Core Lustre
===========

node (TS$3 : bool, CLK1$2 : bool, CLK3$2 : bool, CLK2$2 : bool, CLK4$2 : bool)
  returns (LPFS, RPFS)
  assumes (Or, clocks_are_quasi_synchronous)
  shows (left_side_initial_pilot_flying_side, at_least_one_pilot_flying_side, r_is_bounded, r_is_bounded$1, r_is_bounded$2, r_is_bounded$3, r_is_bounded$4, r_is_bounded$5)
let
  CLK4$1 : bool
    = CLK4$2
   
  QS_Properties_Clock_Name$5 : bool
    = CLK4$1
   
  QS_Properties_Init_Bool$1 : bool
    = false
   
  pre_I$5 : bool
    = pre I
   
  init_pre_I$1 : bool
    = QS_Properties_Init_Bool$1 -> pre_I$5
   
  pre_prev_I$1 : bool
    = pre prev_I$1
   
  init_pre_prev_I$1 : bool
    = QS_Properties_Init_Bool$1 -> pre_prev_I$1
   
  prev_I$1 : bool
    = ITE(QS_Properties_Clock_Name$5, init_pre_I$1, init_pre_prev_I$1)
   
  pre_RL_O : bool
    = pre RL_O
   
  init_pre_RL_O : bool
    = QS_Properties_Init_Bool$1 -> pre_RL_O
   
  RL_O : bool
    = ITE(QS_Properties_Clock_Name$5, prev_I$1, init_pre_RL_O)
   
  OSPF$1 : bool
    = RL_O
   
  I$5 : bool
    = OSPF$1
   
  pre_pre_I$7 : bool
    = pre pre_I$2
   
  riseOSPF_O$1 : bool
    = false -> And(Not(pre_pre_I$7), I$5)
   
  riseOSPF$1 : bool
    = riseOSPF_O$1
   
  CLK1$1 : bool
    = CLK1$2
   
  QS_Properties_Clock_Name$4 : bool
    = CLK1$1
   
  QS_Properties_Clock_Name$3 : bool
    = QS_Properties_Clock_Name$4
   
  pre_state$13 : int
    = pre state$1
   
  init_pre_state$13 : int
    = 1 -> pre_state$13
   
  T6$1 : bool
    = And(And(QS_Properties_Clock_Name$3, Eq(init_pre_state$13, 4)), riseOSPF$1)
   
  TS$2 : bool
    = TS$3
   
  TS$1 : bool
    = TS$2
   
  I$4 : bool
    = TS$1
   
  pre_pre_I$6 : bool
    = pre pre_I$3
   
  riseTS_O$1 : bool
    = false -> And(Not(pre_pre_I$6), I$4)
   
  riseTS$1 : bool
    = riseTS_O$1
   
  pre_state$12 : int
    = pre state$1
   
  init_pre_state$12 : int
    = 1 -> pre_state$12
   
  T5$1 : bool
    = And(And(QS_Properties_Clock_Name$3, Eq(init_pre_state$12, 3)), riseTS$1)
   
  QS_Properties_Primary_Side$3 : bool
    = true
   
  QS_Properties_Primary_Side$2 : bool
    = QS_Properties_Primary_Side$3
   
  pre_state$11 : int
    = pre state$1
   
  init_pre_state$11 : int
    = 1 -> pre_state$11
   
  T2$1 : bool
    = And(And(QS_Properties_Clock_Name$3, Eq(init_pre_state$11, 1)), Not(QS_Properties_Primary_Side$2))
   
  pre_state$10 : int
    = pre state$1
   
  init_pre_state$10 : int
    = 1 -> pre_state$10
   
  T1$1 : bool
    = And(And(QS_Properties_Clock_Name$3, Eq(init_pre_state$10, 1)), QS_Properties_Primary_Side$2)
   
  pre_PFSL_PFS$1 : bool
    = pre PFSL_PFS$1
   
  init_pre_PFSL_PFS$1 : bool
    = QS_Properties_Primary_Side$2 -> pre_PFSL_PFS$1
   
  PFSL_PFS$1 : bool
    = ITE(T5$1, true, ITE(T6$1, false, ITE(T2$1, false, ITE(T1$1, true, init_pre_PFSL_PFS$1))))
   
  LS_PFS : bool
    = PFSL_PFS$1
   
  LPFS : bool
    = LS_PFS
   
  CLK2$1 : bool
    = CLK2$2
   
  QS_Properties_Clock_Name$2 : bool
    = CLK2$1
   
  QS_Properties_Init_Bool : bool
    = true
   
  pre_I$4 : bool
    = pre I$1
   
  init_pre_I : bool
    = QS_Properties_Init_Bool -> pre_I$4
   
  pre_prev_I : bool
    = pre prev_I
   
  init_pre_prev_I : bool
    = QS_Properties_Init_Bool -> pre_prev_I
   
  prev_I : bool
    = ITE(QS_Properties_Clock_Name$2, init_pre_I, init_pre_prev_I)
   
  pre_LR_O : bool
    = pre LR_O
   
  init_pre_LR_O : bool
    = QS_Properties_Init_Bool -> pre_LR_O
   
  LR_O : bool
    = ITE(QS_Properties_Clock_Name$2, prev_I, init_pre_LR_O)
   
  OSPF : bool
    = LR_O
   
  I$3 : bool
    = OSPF
   
  pre_pre_I$5 : bool
    = pre pre_I
   
  riseOSPF_O : bool
    = false -> And(Not(pre_pre_I$5), I$3)
   
  riseOSPF : bool
    = riseOSPF_O
   
  CLK3$1 : bool
    = CLK3$2
   
  QS_Properties_Clock_Name$1 : bool
    = CLK3$1
   
  QS_Properties_Clock_Name : bool
    = QS_Properties_Clock_Name$1
   
  pre_state$9 : int
    = pre state
   
  init_pre_state$9 : int
    = 1 -> pre_state$9
   
  T6 : bool
    = And(And(QS_Properties_Clock_Name, Eq(init_pre_state$9, 4)), riseOSPF)
   
  TS : bool
    = TS$2
   
  I$2 : bool
    = TS
   
  pre_pre_I$4 : bool
    = pre pre_I$1
   
  riseTS_O : bool
    = false -> And(Not(pre_pre_I$4), I$2)
   
  riseTS : bool
    = riseTS_O
   
  pre_state$8 : int
    = pre state
   
  init_pre_state$8 : int
    = 1 -> pre_state$8
   
  T5 : bool
    = And(And(QS_Properties_Clock_Name, Eq(init_pre_state$8, 3)), riseTS)
   
  QS_Properties_Primary_Side$1 : bool
    = false
   
  QS_Properties_Primary_Side : bool
    = QS_Properties_Primary_Side$1
   
  pre_state$7 : int
    = pre state
   
  init_pre_state$7 : int
    = 1 -> pre_state$7
   
  T2 : bool
    = And(And(QS_Properties_Clock_Name, Eq(init_pre_state$7, 1)), Not(QS_Properties_Primary_Side))
   
  pre_state$6 : int
    = pre state
   
  init_pre_state$6 : int
    = 1 -> pre_state$6
   
  T1 : bool
    = And(And(QS_Properties_Clock_Name, Eq(init_pre_state$6, 1)), QS_Properties_Primary_Side)
   
  pre_PFSL_PFS : bool
    = pre PFSL_PFS
   
  init_pre_PFSL_PFS : bool
    = QS_Properties_Primary_Side -> pre_PFSL_PFS
   
  PFSL_PFS : bool
    = ITE(T5, true, ITE(T6, false, ITE(T2, false, ITE(T1, true, init_pre_PFSL_PFS))))
   
  RS_PFS : bool
    = PFSL_PFS
   
  RPFS : bool
    = RS_PFS
   
  CLK3 : bool
    = CLK2$2
   
  p$12 : bool
    = CLK3
   
  CLK4 : bool
    = CLK4$2
   
  q$5 : bool
    = CLK4
   
  pre_r$41 : int
    = pre r
   
  init_pre_r$41 : int
    = 0 -> pre_r$41
   
  pre_r$40 : int
    = pre r
   
  init_pre_r$40 : int
    = 0 -> pre_r$40
   
  qs_dfa$5 : bool
    = Not(Or(And(Eq(init_pre_r$41, 2), p$12), And(Eq(init_pre_r$40, Neg(2)), q$5)))
   
  CLK2 : bool
    = CLK3$2
   
  p$11 : bool
    = CLK2
   
  q$4 : bool
    = CLK4
   
  pre_r$39 : int
    = pre r$1
   
  init_pre_r$39 : int
    = 0 -> pre_r$39
   
  pre_r$38 : int
    = pre r$1
   
  init_pre_r$38 : int
    = 0 -> pre_r$38
   
  qs_dfa$4 : bool
    = Not(Or(And(Eq(init_pre_r$39, 2), p$11), And(Eq(init_pre_r$38, Neg(2)), q$4)))
   
  p$10 : bool
    = CLK2
   
  q$3 : bool
    = CLK3
   
  pre_r$37 : int
    = pre r$2
   
  init_pre_r$37 : int
    = 0 -> pre_r$37
   
  pre_r$36 : int
    = pre r$2
   
  init_pre_r$36 : int
    = 0 -> pre_r$36
   
  qs_dfa$3 : bool
    = Not(Or(And(Eq(init_pre_r$37, 2), p$10), And(Eq(init_pre_r$36, Neg(2)), q$3)))
   
  CLK1 : bool
    = CLK1$2
   
  p$9 : bool
    = CLK1
   
  q$2 : bool
    = CLK4
   
  pre_r$35 : int
    = pre r$3
   
  init_pre_r$35 : int
    = 0 -> pre_r$35
   
  pre_r$34 : int
    = pre r$3
   
  init_pre_r$34 : int
    = 0 -> pre_r$34
   
  qs_dfa$2 : bool
    = Not(Or(And(Eq(init_pre_r$35, 2), p$9), And(Eq(init_pre_r$34, Neg(2)), q$2)))
   
  p$8 : bool
    = CLK1
   
  q$1 : bool
    = CLK3
   
  pre_r$33 : int
    = pre r$4
   
  init_pre_r$33 : int
    = 0 -> pre_r$33
   
  pre_r$32 : int
    = pre r$4
   
  init_pre_r$32 : int
    = 0 -> pre_r$32
   
  qs_dfa$1 : bool
    = Not(Or(And(Eq(init_pre_r$33, 2), p$8), And(Eq(init_pre_r$32, Neg(2)), q$1)))
   
  p$7 : bool
    = CLK1
   
  q : bool
    = CLK2
   
  pre_r$31 : int
    = pre r$5
   
  init_pre_r$31 : int
    = 0 -> pre_r$31
   
  pre_r$30 : int
    = pre r$5
   
  init_pre_r$30 : int
    = 0 -> pre_r$30
   
  qs_dfa : bool
    = Not(Or(And(Eq(init_pre_r$31, 2), p$7), And(Eq(init_pre_r$30, Neg(2)), q)))
   
  clocks_are_quasi_synchronous : bool
    = And(And(And(And(And(qs_dfa, qs_dfa$1), qs_dfa$2), qs_dfa$3), qs_dfa$4), qs_dfa$5)
   
  p$6 : bool
    = pre TS$3
   
  pre_p$6 : bool
    = pre p$6
   
  PRESSED$4 : bool
    = false -> And(Not(pre_p$6), p$6)
   
  stable_state : bool
    = Not(PRESSED$4)
   
  c$3 : bool
    = CLK1$2
   
  pre_ticked$3 : bool
    = pre ticked$3
   
  init_pre_ticked$3 : bool
    = false -> pre_ticked$3
   
  ticked$3 : bool
    = Or(init_pre_ticked$3, c$3)
   
  c$2 : bool
    = CLK2$2
   
  pre_ticked$2 : bool
    = pre ticked$2
   
  init_pre_ticked$2 : bool
    = false -> pre_ticked$2
   
  ticked$2 : bool
    = Or(init_pre_ticked$2, c$2)
   
  c$1 : bool
    = CLK3$2
   
  pre_ticked$1 : bool
    = pre ticked$1
   
  init_pre_ticked$1 : bool
    = false -> pre_ticked$1
   
  ticked$1 : bool
    = Or(init_pre_ticked$1, c$1)
   
  c : bool
    = CLK4$2
   
  pre_ticked : bool
    = pre ticked
   
  init_pre_ticked : bool
    = false -> pre_ticked
   
  ticked : bool
    = Or(init_pre_ticked, c)
   
  all_clocks_ticked_once : bool
    = And(And(And(ticked$3, ticked$2), ticked$1), ticked)
   
  at_least_one_pilot_flying_side : bool
    = Implies(And(clocks_are_quasi_synchronous, all_clocks_ticked_once), Or(LPFS, RPFS))
   
  p$5 : bool
    = TS$3
   
  pre_p$5 : bool
    = pre p$5
   
  PRESSED$3 : bool
    = false -> And(Not(pre_p$5), p$5)
   
  agree_on_pilot_flying_side : bool
    = And(Or(clocks_are_quasi_synchronous, Not(clocks_are_quasi_synchronous)), Implies(Not(PRESSED$3), Eq(LPFS, Not(RPFS))))
   
  p$4 : bool
    = TS$3
   
  pre_p$4 : bool
    = pre p$4
   
  PRESSED$2 : bool
    = false -> And(Not(pre_p$4), p$4)
   
  p$3 : bool
    = TS$3
   
  pre_p$3 : bool
    = pre p$3
   
  PRESSED$1 : bool
    = false -> And(Not(pre_p$3), p$3)
   
  transfer_switch_changes_sides : bool
    = And(And(Or(clocks_are_quasi_synchronous, Not(clocks_are_quasi_synchronous)), Implies(And(Not(LPFS), PRESSED$2), LPFS)), Implies(And(Not(RPFS), PRESSED$1), RPFS))
   
  left_side_initial_pilot_flying_side : bool
    = And(Or(clocks_are_quasi_synchronous, Not(clocks_are_quasi_synchronous)), LPFS) -> true
   
  p$2 : bool
    = TS$3
   
  pre_p$2 : bool
    = pre p$2
   
  PRESSED : bool
    = false -> And(Not(pre_p$2), p$2)
   
  p$1 : bool
    = RPFS
   
  pre_p$1 : bool
    = pre p$1
   
  CHANGED$1 : bool
    = false -> Not(Eq(p$1, pre_p$1))
   
  p : bool
    = LPFS
   
  pre_p : bool
    = pre p
   
  CHANGED : bool
    = false -> Not(Eq(p, pre_p))
   
  pilot_flying_side_unchanged_unless_transfer_switch_pressed : bool
    = Implies(And(Or(clocks_are_quasi_synchronous, Not(clocks_are_quasi_synchronous)), stable_state), Implies(Not(PRESSED), Not(Or(CHANGED$1, CHANGED))))
   
  pre_r$29 : int
    = pre r$5
   
  init_pre_r$29 : int
    = 0 -> pre_r$29
   
  pre_r$28 : int
    = pre r$5
   
  init_pre_r$28 : int
    = 0 -> pre_r$28
   
  pre_r$27 : int
    = pre r$5
   
  init_pre_r$27 : int
    = 0 -> pre_r$27
   
  pre_r$26 : int
    = pre r$5
   
  init_pre_r$26 : int
    = 0 -> pre_r$26
   
  pre_r$25 : int
    = pre r$5
   
  init_pre_r$25 : int
    = 0 -> pre_r$25
   
  r$5 : int
    = ITE(And(p$7, q), 0, ITE(p$7, ITE(Lt(init_pre_r$29, 0), 1, Add(init_pre_r$28, 1)), ITE(q, ITE(Gt(init_pre_r$27, 0), Neg(1), Sub(init_pre_r$26, 1)), init_pre_r$25)))
   
  r_is_bounded$5 : bool
    = And(Leq(r$5, 2), Geq(r$5, Neg(2)))
   
  pre_r$24 : int
    = pre r$4
   
  init_pre_r$24 : int
    = 0 -> pre_r$24
   
  pre_r$23 : int
    = pre r$4
   
  init_pre_r$23 : int
    = 0 -> pre_r$23
   
  pre_r$22 : int
    = pre r$4
   
  init_pre_r$22 : int
    = 0 -> pre_r$22
   
  pre_r$21 : int
    = pre r$4
   
  init_pre_r$21 : int
    = 0 -> pre_r$21
   
  pre_r$20 : int
    = pre r$4
   
  init_pre_r$20 : int
    = 0 -> pre_r$20
   
  r$4 : int
    = ITE(And(p$8, q$1), 0, ITE(p$8, ITE(Lt(init_pre_r$24, 0), 1, Add(init_pre_r$23, 1)), ITE(q$1, ITE(Gt(init_pre_r$22, 0), Neg(1), Sub(init_pre_r$21, 1)), init_pre_r$20)))
   
  r_is_bounded$4 : bool
    = And(Leq(r$4, 2), Geq(r$4, Neg(2)))
   
  pre_r$19 : int
    = pre r$3
   
  init_pre_r$19 : int
    = 0 -> pre_r$19
   
  pre_r$18 : int
    = pre r$3
   
  init_pre_r$18 : int
    = 0 -> pre_r$18
   
  pre_r$17 : int
    = pre r$3
   
  init_pre_r$17 : int
    = 0 -> pre_r$17
   
  pre_r$16 : int
    = pre r$3
   
  init_pre_r$16 : int
    = 0 -> pre_r$16
   
  pre_r$15 : int
    = pre r$3
   
  init_pre_r$15 : int
    = 0 -> pre_r$15
   
  r$3 : int
    = ITE(And(p$9, q$2), 0, ITE(p$9, ITE(Lt(init_pre_r$19, 0), 1, Add(init_pre_r$18, 1)), ITE(q$2, ITE(Gt(init_pre_r$17, 0), Neg(1), Sub(init_pre_r$16, 1)), init_pre_r$15)))
   
  r_is_bounded$3 : bool
    = And(Leq(r$3, 2), Geq(r$3, Neg(2)))
   
  pre_r$14 : int
    = pre r$2
   
  init_pre_r$14 : int
    = 0 -> pre_r$14
   
  pre_r$13 : int
    = pre r$2
   
  init_pre_r$13 : int
    = 0 -> pre_r$13
   
  pre_r$12 : int
    = pre r$2
   
  init_pre_r$12 : int
    = 0 -> pre_r$12
   
  pre_r$11 : int
    = pre r$2
   
  init_pre_r$11 : int
    = 0 -> pre_r$11
   
  pre_r$10 : int
    = pre r$2
   
  init_pre_r$10 : int
    = 0 -> pre_r$10
   
  r$2 : int
    = ITE(And(p$10, q$3), 0, ITE(p$10, ITE(Lt(init_pre_r$14, 0), 1, Add(init_pre_r$13, 1)), ITE(q$3, ITE(Gt(init_pre_r$12, 0), Neg(1), Sub(init_pre_r$11, 1)), init_pre_r$10)))
   
  r_is_bounded$2 : bool
    = And(Leq(r$2, 2), Geq(r$2, Neg(2)))
   
  pre_r$9 : int
    = pre r$1
   
  init_pre_r$9 : int
    = 0 -> pre_r$9
   
  pre_r$8 : int
    = pre r$1
   
  init_pre_r$8 : int
    = 0 -> pre_r$8
   
  pre_r$7 : int
    = pre r$1
   
  init_pre_r$7 : int
    = 0 -> pre_r$7
   
  pre_r$6 : int
    = pre r$1
   
  init_pre_r$6 : int
    = 0 -> pre_r$6
   
  pre_r$5 : int
    = pre r$1
   
  init_pre_r$5 : int
    = 0 -> pre_r$5
   
  r$1 : int
    = ITE(And(p$11, q$4), 0, ITE(p$11, ITE(Lt(init_pre_r$9, 0), 1, Add(init_pre_r$8, 1)), ITE(q$4, ITE(Gt(init_pre_r$7, 0), Neg(1), Sub(init_pre_r$6, 1)), init_pre_r$5)))
   
  r_is_bounded$1 : bool
    = And(Leq(r$1, 2), Geq(r$1, Neg(2)))
   
  pre_r$4 : int
    = pre r
   
  init_pre_r$4 : int
    = 0 -> pre_r$4
   
  pre_r$3 : int
    = pre r
   
  init_pre_r$3 : int
    = 0 -> pre_r$3
   
  pre_r$2 : int
    = pre r
   
  init_pre_r$2 : int
    = 0 -> pre_r$2
   
  pre_r$1 : int
    = pre r
   
  init_pre_r$1 : int
    = 0 -> pre_r$1
   
  pre_r : int
    = pre r
   
  init_pre_r : int
    = 0 -> pre_r
   
  r : int
    = ITE(And(p$12, q$5), 0, ITE(p$12, ITE(Lt(init_pre_r$4, 0), 1, Add(init_pre_r$3, 1)), ITE(q$5, ITE(Gt(init_pre_r$2, 0), Neg(1), Sub(init_pre_r$1, 1)), init_pre_r)))
   
  r_is_bounded : bool
    = And(Leq(r, 2), Geq(r, Neg(2)))
   
  St_Start$1 : int
    = 1
   
  St_Wait$1 : int
    = 5
   
  St_Stop$1 : int
    = 6
   
  St_Pilot_Flying$1 : int
    = 4
   
  pre_state$5 : int
    = pre state$1
   
  init_pre_state$5 : int
    = 1 -> pre_state$5
   
  T4$1 : bool
    = And(QS_Properties_Clock_Name$3, Eq(init_pre_state$5, 2))
   
  pre_state$4 : int
    = pre state$1
   
  init_pre_state$4 : int
    = 1 -> pre_state$4
   
  T3$1 : bool
    = And(QS_Properties_Clock_Name$3, Eq(init_pre_state$4, 5))
   
  St_Not_Pilot_Flying$1 : int
    = 3
   
  St_Inhibit$1 : int
    = 2
   
  pre_state$3 : int
    = pre state$1
   
  init_pre_state$3 : int
    = 1 -> pre_state$3
   
  state$1 : int
    = ITE(Or(T6$1, T2$1), 2, ITE(T4$1, 3, ITE(T3$1, 4, ITE(Or(T5$1, T1$1), 5, init_pre_state$3))))
   
  clk$3 : bool
    = QS_Properties_Clock_Name$4
   
  pre_pre_I$3 : bool
    = pre pre_I$3
   
  init_pre_pre_I$3 : bool
    = false -> pre_pre_I$3
   
  pre_I$3 : bool
    = And(Implies(clk$3, I$4), Implies(Not(clk$3), init_pre_pre_I$3))
   
  clk$2 : bool
    = QS_Properties_Clock_Name$4
   
  pre_pre_I$2 : bool
    = pre pre_I$2
   
  init_pre_pre_I$2 : bool
    = false -> pre_pre_I$2
   
  pre_I$2 : bool
    = And(Implies(clk$2, I$5), Implies(Not(clk$2), init_pre_pre_I$2))
   
  St_Start : int
    = 1
   
  St_Wait : int
    = 5
   
  St_Stop : int
    = 6
   
  St_Pilot_Flying : int
    = 4
   
  pre_state$2 : int
    = pre state
   
  init_pre_state$2 : int
    = 1 -> pre_state$2
   
  T4 : bool
    = And(QS_Properties_Clock_Name, Eq(init_pre_state$2, 2))
   
  pre_state$1 : int
    = pre state
   
  init_pre_state$1 : int
    = 1 -> pre_state$1
   
  T3 : bool
    = And(QS_Properties_Clock_Name, Eq(init_pre_state$1, 5))
   
  St_Not_Pilot_Flying : int
    = 3
   
  St_Inhibit : int
    = 2
   
  pre_state : int
    = pre state
   
  init_pre_state : int
    = 1 -> pre_state
   
  state : int
    = ITE(Or(T6, T2), 2, ITE(T4, 3, ITE(T3, 4, ITE(Or(T5, T1), 5, init_pre_state))))
   
  clk$1 : bool
    = QS_Properties_Clock_Name$1
   
  pre_pre_I$1 : bool
    = pre pre_I$1
   
  init_pre_pre_I$1 : bool
    = false -> pre_pre_I$1
   
  pre_I$1 : bool
    = And(Implies(clk$1, I$2), Implies(Not(clk$1), init_pre_pre_I$1))
   
  clk : bool
    = QS_Properties_Clock_Name$1
   
  pre_pre_I : bool
    = pre pre_I
   
  init_pre_pre_I : bool
    = false -> pre_pre_I
   
  pre_I : bool
    = And(Implies(clk, I$3), Implies(Not(clk), init_pre_pre_I))
   
  I$1 : bool
    = LS_PFS
   
  I : bool
    = RS_PFS
   
  Or : bool
    = Or(Or(Or(CLK1$2, CLK3$2), CLK2$2), CLK4$2)
tel
Sally Model
===========

(define-state-type
   S
   (
     (CHANGED Bool)
     (CLK1 Bool)
     (CLK2 Bool)
     (CLK3 Bool)
     (CLK4 Bool)
     (I Bool)
     (LPFS Bool)
     (OSPF Bool)
     (Or Bool)
     (PRESSED Bool)
     (RPFS Bool)
     (T1 Bool)
     (T2 Bool)
     (T3 Bool)
     (T4 Bool)
     (T5 Bool)
     (T6 Bool)
     (TS Bool)
     (c Bool)
     (clk Bool)
     (p Bool)
     (q Bool)
     (r Int)
     (riseOSPF Bool)
     (riseTS Bool)
     (state Int)
     (ticked Bool)
     (|CHANGED:1:init| Bool)
     (|CHANGED:1| Bool)
     (|CHANGED:init| Bool)
     (|CLK1:1| Bool)
     (|CLK1:2| Bool)
     (|CLK2:1| Bool)
     (|CLK2:2| Bool)
     (|CLK3:1| Bool)
     (|CLK3:2| Bool)
     (|CLK4:1| Bool)
     (|CLK4:2| Bool)
     (|I:1| Bool)
     (|I:2| Bool)
     (|I:3| Bool)
     (|I:4| Bool)
     (|I:5| Bool)
     (|LR_O| Bool)
     (|LS_PFS| Bool)
     (|OSPF:1| Bool)
     (|PFSL_PFS:1| Bool)
     (|PFSL_PFS| Bool)
     (|PRESSED:1:init| Bool)
     (|PRESSED:1| Bool)
     (|PRESSED:2:init| Bool)
     (|PRESSED:2| Bool)
     (|PRESSED:3:init| Bool)
     (|PRESSED:3| Bool)
     (|PRESSED:4:init| Bool)
     (|PRESSED:4| Bool)
     (|PRESSED:init| Bool)
     (|QS_Properties_Clock_Name:1| Bool)
     (|QS_Properties_Clock_Name:2| Bool)
     (|QS_Properties_Clock_Name:3| Bool)
     (|QS_Properties_Clock_Name:4| Bool)
     (|QS_Properties_Clock_Name:5| Bool)
     (|QS_Properties_Clock_Name| Bool)
     (|QS_Properties_Init_Bool:1| Bool)
     (|QS_Properties_Init_Bool| Bool)
     (|QS_Properties_Primary_Side:1| Bool)
     (|QS_Properties_Primary_Side:2| Bool)
     (|QS_Properties_Primary_Side:3| Bool)
     (|QS_Properties_Primary_Side| Bool)
     (|RL_O| Bool)
     (|RS_PFS| Bool)
     (|St_Inhibit:1| Int)
     (|St_Inhibit| Int)
     (|St_Not_Pilot_Flying:1| Int)
     (|St_Not_Pilot_Flying| Int)
     (|St_Pilot_Flying:1| Int)
     (|St_Pilot_Flying| Int)
     (|St_Start:1| Int)
     (|St_Start| Int)
     (|St_Stop:1| Int)
     (|St_Stop| Int)
     (|St_Wait:1| Int)
     (|St_Wait| Int)
     (|T1:1| Bool)
     (|T2:1| Bool)
     (|T3:1| Bool)
     (|T4:1| Bool)
     (|T5:1| Bool)
     (|T6:1| Bool)
     (|TS:1| Bool)
     (|TS:2| Bool)
     (|TS:3| Bool)
     (|agree_on_pilot_flying_side| Bool)
     (|all_clocks_ticked_once| Bool)
     (|at_least_one_pilot_flying_side| Bool)
     (|c:1| Bool)
     (|c:2| Bool)
     (|c:3| Bool)
     (|clk:1| Bool)
     (|clk:2| Bool)
     (|clk:3| Bool)
     (|clocks_are_quasi_synchronous| Bool)
     (|gal-initializing| Bool)
     (|init_pre_I:1:init| Bool)
     (|init_pre_I:1| Bool)
     (|init_pre_I:init| Bool)
     (|init_pre_I| Bool)
     (|init_pre_LR_O:init| Bool)
     (|init_pre_LR_O| Bool)
     (|init_pre_PFSL_PFS:1:init| Bool)
     (|init_pre_PFSL_PFS:1| Bool)
     (|init_pre_PFSL_PFS:init| Bool)
     (|init_pre_PFSL_PFS| Bool)
     (|init_pre_RL_O:init| Bool)
     (|init_pre_RL_O| Bool)
     (|init_pre_pre_I:1:init| Bool)
     (|init_pre_pre_I:1| Bool)
     (|init_pre_pre_I:2:init| Bool)
     (|init_pre_pre_I:2| Bool)
     (|init_pre_pre_I:3:init| Bool)
     (|init_pre_pre_I:3| Bool)
     (|init_pre_pre_I:init| Bool)
     (|init_pre_pre_I| Bool)
     (|init_pre_prev_I:1:init| Bool)
     (|init_pre_prev_I:1| Bool)
     (|init_pre_prev_I:init| Bool)
     (|init_pre_prev_I| Bool)
     (|init_pre_r:10:init| Bool)
     (|init_pre_r:10| Int)
     (|init_pre_r:11:init| Bool)
     (|init_pre_r:11| Int)
     (|init_pre_r:12:init| Bool)
     (|init_pre_r:12| Int)
     (|init_pre_r:13:init| Bool)
     (|init_pre_r:13| Int)
     (|init_pre_r:14:init| Bool)
     (|init_pre_r:14| Int)
     (|init_pre_r:15:init| Bool)
     (|init_pre_r:15| Int)
     (|init_pre_r:16:init| Bool)
     (|init_pre_r:16| Int)
     (|init_pre_r:17:init| Bool)
     (|init_pre_r:17| Int)
     (|init_pre_r:18:init| Bool)
     (|init_pre_r:18| Int)
     (|init_pre_r:19:init| Bool)
     (|init_pre_r:19| Int)
     (|init_pre_r:1:init| Bool)
     (|init_pre_r:1| Int)
     (|init_pre_r:20:init| Bool)
     (|init_pre_r:20| Int)
     (|init_pre_r:21:init| Bool)
     (|init_pre_r:21| Int)
     (|init_pre_r:22:init| Bool)
     (|init_pre_r:22| Int)
     (|init_pre_r:23:init| Bool)
     (|init_pre_r:23| Int)
     (|init_pre_r:24:init| Bool)
     (|init_pre_r:24| Int)
     (|init_pre_r:25:init| Bool)
     (|init_pre_r:25| Int)
     (|init_pre_r:26:init| Bool)
     (|init_pre_r:26| Int)
     (|init_pre_r:27:init| Bool)
     (|init_pre_r:27| Int)
     (|init_pre_r:28:init| Bool)
     (|init_pre_r:28| Int)
     (|init_pre_r:29:init| Bool)
     (|init_pre_r:29| Int)
     (|init_pre_r:2:init| Bool)
     (|init_pre_r:2| Int)
     (|init_pre_r:30:init| Bool)
     (|init_pre_r:30| Int)
     (|init_pre_r:31:init| Bool)
     (|init_pre_r:31| Int)
     (|init_pre_r:32:init| Bool)
     (|init_pre_r:32| Int)
     (|init_pre_r:33:init| Bool)
     (|init_pre_r:33| Int)
     (|init_pre_r:34:init| Bool)
     (|init_pre_r:34| Int)
     (|init_pre_r:35:init| Bool)
     (|init_pre_r:35| Int)
     (|init_pre_r:36:init| Bool)
     (|init_pre_r:36| Int)
     (|init_pre_r:37:init| Bool)
     (|init_pre_r:37| Int)
     (|init_pre_r:38:init| Bool)
     (|init_pre_r:38| Int)
     (|init_pre_r:39:init| Bool)
     (|init_pre_r:39| Int)
     (|init_pre_r:3:init| Bool)
     (|init_pre_r:3| Int)
     (|init_pre_r:40:init| Bool)
     (|init_pre_r:40| Int)
     (|init_pre_r:41:init| Bool)
     (|init_pre_r:41| Int)
     (|init_pre_r:4:init| Bool)
     (|init_pre_r:4| Int)
     (|init_pre_r:5:init| Bool)
     (|init_pre_r:5| Int)
     (|init_pre_r:6:init| Bool)
     (|init_pre_r:6| Int)
     (|init_pre_r:7:init| Bool)
     (|init_pre_r:7| Int)
     (|init_pre_r:8:init| Bool)
     (|init_pre_r:8| Int)
     (|init_pre_r:9:init| Bool)
     (|init_pre_r:9| Int)
     (|init_pre_r:init| Bool)
     (|init_pre_r| Int)
     (|init_pre_state:10:init| Bool)
     (|init_pre_state:10| Int)
     (|init_pre_state:11:init| Bool)
     (|init_pre_state:11| Int)
     (|init_pre_state:12:init| Bool)
     (|init_pre_state:12| Int)
     (|init_pre_state:13:init| Bool)
     (|init_pre_state:13| Int)
     (|init_pre_state:1:init| Bool)
     (|init_pre_state:1| Int)
     (|init_pre_state:2:init| Bool)
     (|init_pre_state:2| Int)
     (|init_pre_state:3:init| Bool)
     (|init_pre_state:3| Int)
     (|init_pre_state:4:init| Bool)
     (|init_pre_state:4| Int)
     (|init_pre_state:5:init| Bool)
     (|init_pre_state:5| Int)
     (|init_pre_state:6:init| Bool)
     (|init_pre_state:6| Int)
     (|init_pre_state:7:init| Bool)
     (|init_pre_state:7| Int)
     (|init_pre_state:8:init| Bool)
     (|init_pre_state:8| Int)
     (|init_pre_state:9:init| Bool)
     (|init_pre_state:9| Int)
     (|init_pre_state:init| Bool)
     (|init_pre_state| Int)
     (|init_pre_ticked:1:init| Bool)
     (|init_pre_ticked:1| Bool)
     (|init_pre_ticked:2:init| Bool)
     (|init_pre_ticked:2| Bool)
     (|init_pre_ticked:3:init| Bool)
     (|init_pre_ticked:3| Bool)
     (|init_pre_ticked:init| Bool)
     (|init_pre_ticked| Bool)
     (|left_side_initial_pilot_flying_side:init| Bool)
     (|left_side_initial_pilot_flying_side| Bool)
     (|p:10| Bool)
     (|p:11| Bool)
     (|p:12| Bool)
     (|p:1| Bool)
     (|p:2| Bool)
     (|p:3| Bool)
     (|p:4| Bool)
     (|p:5| Bool)
     (|p:6| Bool)
     (|p:7| Bool)
     (|p:8| Bool)
     (|p:9| Bool)
     (|pilot_flying_side_unchanged_unless_transfer_switch_pressed| Bool)
     (|pre_I:1| Bool)
     (|pre_I:2| Bool)
     (|pre_I:3| Bool)
     (|pre_I:4| Bool)
     (|pre_I:5| Bool)
     (|pre_I| Bool)
     (|pre_LR_O| Bool)
     (|pre_PFSL_PFS:1| Bool)
     (|pre_PFSL_PFS| Bool)
     (|pre_RL_O| Bool)
     (|pre_p:1| Bool)
     (|pre_p:2| Bool)
     (|pre_p:3| Bool)
     (|pre_p:4| Bool)
     (|pre_p:5| Bool)
     (|pre_p:6| Bool)
     (|pre_pre_I:1| Bool)
     (|pre_pre_I:2| Bool)
     (|pre_pre_I:3| Bool)
     (|pre_pre_I:4| Bool)
     (|pre_pre_I:5| Bool)
     (|pre_pre_I:6| Bool)
     (|pre_pre_I:7| Bool)
     (|pre_pre_I| Bool)
     (|pre_prev_I:1| Bool)
     (|pre_prev_I| Bool)
     (|pre_p| Bool)
     (|pre_r:10| Int)
     (|pre_r:11| Int)
     (|pre_r:12| Int)
     (|pre_r:13| Int)
     (|pre_r:14| Int)
     (|pre_r:15| Int)
     (|pre_r:16| Int)
     (|pre_r:17| Int)
     (|pre_r:18| Int)
     (|pre_r:19| Int)
     (|pre_r:1| Int)
     (|pre_r:20| Int)
     (|pre_r:21| Int)
     (|pre_r:22| Int)
     (|pre_r:23| Int)
     (|pre_r:24| Int)
     (|pre_r:25| Int)
     (|pre_r:26| Int)
     (|pre_r:27| Int)
     (|pre_r:28| Int)
     (|pre_r:29| Int)
     (|pre_r:2| Int)
     (|pre_r:30| Int)
     (|pre_r:31| Int)
     (|pre_r:32| Int)
     (|pre_r:33| Int)
     (|pre_r:34| Int)
     (|pre_r:35| Int)
     (|pre_r:36| Int)
     (|pre_r:37| Int)
     (|pre_r:38| Int)
     (|pre_r:39| Int)
     (|pre_r:3| Int)
     (|pre_r:40| Int)
     (|pre_r:41| Int)
     (|pre_r:4| Int)
     (|pre_r:5| Int)
     (|pre_r:6| Int)
     (|pre_r:7| Int)
     (|pre_r:8| Int)
     (|pre_r:9| Int)
     (|pre_r| Int)
     (|pre_state:10| Int)
     (|pre_state:11| Int)
     (|pre_state:12| Int)
     (|pre_state:13| Int)
     (|pre_state:1| Int)
     (|pre_state:2| Int)
     (|pre_state:3| Int)
     (|pre_state:4| Int)
     (|pre_state:5| Int)
     (|pre_state:6| Int)
     (|pre_state:7| Int)
     (|pre_state:8| Int)
     (|pre_state:9| Int)
     (|pre_state| Int)
     (|pre_ticked:1| Bool)
     (|pre_ticked:2| Bool)
     (|pre_ticked:3| Bool)
     (|pre_ticked| Bool)
     (|prev_I:1| Bool)
     (|prev_I| Bool)
     (|q:1| Bool)
     (|q:2| Bool)
     (|q:3| Bool)
     (|q:4| Bool)
     (|q:5| Bool)
     (|qs_dfa:1| Bool)
     (|qs_dfa:2| Bool)
     (|qs_dfa:3| Bool)
     (|qs_dfa:4| Bool)
     (|qs_dfa:5| Bool)
     (|qs_dfa| Bool)
     (|r:1| Int)
     (|r:2| Int)
     (|r:3| Int)
     (|r:4| Int)
     (|r:5| Int)
     (|r_is_bounded:1| Bool)
     (|r_is_bounded:2| Bool)
     (|r_is_bounded:3| Bool)
     (|r_is_bounded:4| Bool)
     (|r_is_bounded:5| Bool)
     (|r_is_bounded| Bool)
     (|riseOSPF:1| Bool)
     (|riseOSPF_O:1:init| Bool)
     (|riseOSPF_O:1| Bool)
     (|riseOSPF_O:init| Bool)
     (|riseOSPF_O| Bool)
     (|riseTS:1| Bool)
     (|riseTS_O:1:init| Bool)
     (|riseTS_O:1| Bool)
     (|riseTS_O:init| Bool)
     (|riseTS_O| Bool)
     (|stable_state| Bool)
     (|state:1| Int)
     (|ticked:1| Bool)
     (|ticked:2| Bool)
     (|ticked:3| Bool)
     (|transfer_switch_changes_sides| Bool))
   (
     (|CLK1:2| Bool)
     (|CLK2:2| Bool)
     (|CLK3:2| Bool)
     (|CLK4:2| Bool)
     (|TS:3| Bool)))
(define-transition-system
   TS
   S
   (and
      (= |gal-initializing| true)
      (= |init_pre_I:1:init| true)
      (= |init_pre_prev_I:1:init| true)
      (= |init_pre_RL_O:init| true)
      (= |riseOSPF_O:1:init| true)
      (= |init_pre_state:13:init| true)
      (= |riseTS_O:1:init| true)
      (= |init_pre_state:12:init| true)
      (= |init_pre_state:11:init| true)
      (= |init_pre_state:10:init| true)
      (= |init_pre_PFSL_PFS:1:init| true)
      (= |init_pre_I:init| true)
      (= |init_pre_prev_I:init| true)
      (= |init_pre_LR_O:init| true)
      (= |riseOSPF_O:init| true)
      (= |init_pre_state:9:init| true)
      (= |riseTS_O:init| true)
      (= |init_pre_state:8:init| true)
      (= |init_pre_state:7:init| true)
      (= |init_pre_state:6:init| true)
      (= |init_pre_PFSL_PFS:init| true)
      (= |init_pre_r:41:init| true)
      (= |init_pre_r:40:init| true)
      (= |init_pre_r:39:init| true)
      (= |init_pre_r:38:init| true)
      (= |init_pre_r:37:init| true)
      (= |init_pre_r:36:init| true)
      (= |init_pre_r:35:init| true)
      (= |init_pre_r:34:init| true)
      (= |init_pre_r:33:init| true)
      (= |init_pre_r:32:init| true)
      (= |init_pre_r:31:init| true)
      (= |init_pre_r:30:init| true)
      (= |PRESSED:4:init| true)
      (= |init_pre_ticked:3:init| true)
      (= |init_pre_ticked:2:init| true)
      (= |init_pre_ticked:1:init| true)
      (= |init_pre_ticked:init| true)
      (= |PRESSED:3:init| true)
      (= |PRESSED:2:init| true)
      (= |PRESSED:1:init| true)
      (= |left_side_initial_pilot_flying_side:init| true)
      (= |PRESSED:init| true)
      (= |CHANGED:1:init| true)
      (= |CHANGED:init| true)
      (= |init_pre_r:29:init| true)
      (= |init_pre_r:28:init| true)
      (= |init_pre_r:27:init| true)
      (= |init_pre_r:26:init| true)
      (= |init_pre_r:25:init| true)
      (= |init_pre_r:24:init| true)
      (= |init_pre_r:23:init| true)
      (= |init_pre_r:22:init| true)
      (= |init_pre_r:21:init| true)
      (= |init_pre_r:20:init| true)
      (= |init_pre_r:19:init| true)
      (= |init_pre_r:18:init| true)
      (= |init_pre_r:17:init| true)
      (= |init_pre_r:16:init| true)
      (= |init_pre_r:15:init| true)
      (= |init_pre_r:14:init| true)
      (= |init_pre_r:13:init| true)
      (= |init_pre_r:12:init| true)
      (= |init_pre_r:11:init| true)
      (= |init_pre_r:10:init| true)
      (= |init_pre_r:9:init| true)
      (= |init_pre_r:8:init| true)
      (= |init_pre_r:7:init| true)
      (= |init_pre_r:6:init| true)
      (= |init_pre_r:5:init| true)
      (= |init_pre_r:4:init| true)
      (= |init_pre_r:3:init| true)
      (= |init_pre_r:2:init| true)
      (= |init_pre_r:1:init| true)
      (= |init_pre_r:init| true)
      (= |init_pre_state:5:init| true)
      (= |init_pre_state:4:init| true)
      (= |init_pre_state:3:init| true)
      (= |init_pre_pre_I:3:init| true)
      (= |init_pre_pre_I:2:init| true)
      (= |init_pre_state:2:init| true)
      (= |init_pre_state:1:init| true)
      (= |init_pre_state:init| true)
      (= |init_pre_pre_I:1:init| true)
      (= |init_pre_pre_I:init| true))
   (and
      (= next.|gal-initializing| false)
      (= next.|TS:3| input.|TS:3|)
      (= next.|CLK1:2| input.|CLK1:2|)
      (= next.|CLK3:2| input.|CLK3:2|)
      (= next.|CLK2:2| input.|CLK2:2|)
      (= next.|CLK4:2| input.|CLK4:2|)
      next.Or
      next.|clocks_are_quasi_synchronous|
      (= next.|CLK4:1| next.|CLK4:2|)
      (= next.|QS_Properties_Clock_Name:5| next.|CLK4:1|)
      (= next.|QS_Properties_Init_Bool:1| false)
      (= next.|pre_I:5| state.I)
      (ite
         state.|init_pre_I:1:init|
         (= next.|init_pre_I:1| next.|QS_Properties_Init_Bool:1|)
         (= next.|init_pre_I:1| next.|pre_I:5|))
      (= next.|init_pre_I:1:init| false)
      (= next.|pre_prev_I:1| state.|prev_I:1|)
      (ite
         state.|init_pre_prev_I:1:init|
         (= next.|init_pre_prev_I:1| next.|QS_Properties_Init_Bool:1|)
         (= next.|init_pre_prev_I:1| next.|pre_prev_I:1|))
      (= next.|init_pre_prev_I:1:init| false)
      (=
         next.|prev_I:1|
         (ite next.|QS_Properties_Clock_Name:5| next.|init_pre_I:1| next.|init_pre_prev_I:1|))
      (= next.|pre_RL_O| state.|RL_O|)
      (ite
         state.|init_pre_RL_O:init|
         (= next.|init_pre_RL_O| next.|QS_Properties_Init_Bool:1|)
         (= next.|init_pre_RL_O| next.|pre_RL_O|))
      (= next.|init_pre_RL_O:init| false)
      (=
         next.|RL_O|
         (ite next.|QS_Properties_Clock_Name:5| next.|prev_I:1| next.|init_pre_RL_O|))
      (= next.|OSPF:1| next.|RL_O|)
      (= next.|I:5| next.|OSPF:1|)
      (= next.|pre_pre_I:7| state.|pre_I:2|)
      (ite
         state.|riseOSPF_O:1:init|
         (= next.|riseOSPF_O:1| false)
         (=
            next.|riseOSPF_O:1|
            (and
               (not next.|pre_pre_I:7|)
               next.|I:5|)))
      (= next.|riseOSPF_O:1:init| false)
      (= next.|riseOSPF:1| next.|riseOSPF_O:1|)
      (= next.|CLK1:1| next.|CLK1:2|)
      (= next.|QS_Properties_Clock_Name:4| next.|CLK1:1|)
      (= next.|QS_Properties_Clock_Name:3| next.|QS_Properties_Clock_Name:4|)
      (= next.|pre_state:13| state.|state:1|)
      (ite
         state.|init_pre_state:13:init|
         (= next.|init_pre_state:13| 1)
         (= next.|init_pre_state:13| next.|pre_state:13|))
      (= next.|init_pre_state:13:init| false)
      (=
         next.|T6:1|
         (and
            next.|QS_Properties_Clock_Name:3|
            (= next.|init_pre_state:13| 4)
            next.|riseOSPF:1|))
      (= next.|TS:2| next.|TS:3|)
      (= next.|TS:1| next.|TS:2|)
      (= next.|I:4| next.|TS:1|)
      (= next.|pre_pre_I:6| state.|pre_I:3|)
      (ite
         state.|riseTS_O:1:init|
         (= next.|riseTS_O:1| false)
         (=
            next.|riseTS_O:1|
            (and
               (not next.|pre_pre_I:6|)
               next.|I:4|)))
      (= next.|riseTS_O:1:init| false)
      (= next.|riseTS:1| next.|riseTS_O:1|)
      (= next.|pre_state:12| state.|state:1|)
      (ite
         state.|init_pre_state:12:init|
         (= next.|init_pre_state:12| 1)
         (= next.|init_pre_state:12| next.|pre_state:12|))
      (= next.|init_pre_state:12:init| false)
      (=
         next.|T5:1|
         (and
            next.|QS_Properties_Clock_Name:3|
            (= next.|init_pre_state:12| 3)
            next.|riseTS:1|))
      (= next.|QS_Properties_Primary_Side:3| true)
      (= next.|QS_Properties_Primary_Side:2| next.|QS_Properties_Primary_Side:3|)
      (= next.|pre_state:11| state.|state:1|)
      (ite
         state.|init_pre_state:11:init|
         (= next.|init_pre_state:11| 1)
         (= next.|init_pre_state:11| next.|pre_state:11|))
      (= next.|init_pre_state:11:init| false)
      (=
         next.|T2:1|
         (and
            next.|QS_Properties_Clock_Name:3|
            (= next.|init_pre_state:11| 1)
            (not next.|QS_Properties_Primary_Side:2|)))
      (= next.|pre_state:10| state.|state:1|)
      (ite
         state.|init_pre_state:10:init|
         (= next.|init_pre_state:10| 1)
         (= next.|init_pre_state:10| next.|pre_state:10|))
      (= next.|init_pre_state:10:init| false)
      (=
         next.|T1:1|
         (and
            next.|QS_Properties_Clock_Name:3|
            (= next.|init_pre_state:10| 1)
            next.|QS_Properties_Primary_Side:2|))
      (= next.|pre_PFSL_PFS:1| state.|PFSL_PFS:1|)
      (ite
         state.|init_pre_PFSL_PFS:1:init|
         (= next.|init_pre_PFSL_PFS:1| next.|QS_Properties_Primary_Side:2|)
         (= next.|init_pre_PFSL_PFS:1| next.|pre_PFSL_PFS:1|))
      (= next.|init_pre_PFSL_PFS:1:init| false)
      (=
         next.|PFSL_PFS:1|
         (ite
            next.|T5:1|
            true
            (ite
               next.|T6:1|
               false
               (ite
                  next.|T2:1|
                  false
                  (ite next.|T1:1| true next.|init_pre_PFSL_PFS:1|)))))
      (= next.|LS_PFS| next.|PFSL_PFS:1|)
      (= next.LPFS next.|LS_PFS|)
      (= next.|CLK2:1| next.|CLK2:2|)
      (= next.|QS_Properties_Clock_Name:2| next.|CLK2:1|)
      (= next.|QS_Properties_Init_Bool| true)
      (= next.|pre_I:4| state.|I:1|)
      (ite
         state.|init_pre_I:init|
         (= next.|init_pre_I| next.|QS_Properties_Init_Bool|)
         (= next.|init_pre_I| next.|pre_I:4|))
      (= next.|init_pre_I:init| false)
      (= next.|pre_prev_I| state.|prev_I|)
      (ite
         state.|init_pre_prev_I:init|
         (= next.|init_pre_prev_I| next.|QS_Properties_Init_Bool|)
         (= next.|init_pre_prev_I| next.|pre_prev_I|))
      (= next.|init_pre_prev_I:init| false)
      (=
         next.|prev_I|
         (ite next.|QS_Properties_Clock_Name:2| next.|init_pre_I| next.|init_pre_prev_I|))
      (= next.|pre_LR_O| state.|LR_O|)
      (ite
         state.|init_pre_LR_O:init|
         (= next.|init_pre_LR_O| next.|QS_Properties_Init_Bool|)
         (= next.|init_pre_LR_O| next.|pre_LR_O|))
      (= next.|init_pre_LR_O:init| false)
      (=
         next.|LR_O|
         (ite next.|QS_Properties_Clock_Name:2| next.|prev_I| next.|init_pre_LR_O|))
      (= next.OSPF next.|LR_O|)
      (= next.|I:3| next.OSPF)
      (= next.|pre_pre_I:5| state.|pre_I|)
      (ite
         state.|riseOSPF_O:init|
         (= next.|riseOSPF_O| false)
         (=
            next.|riseOSPF_O|
            (and
               (not next.|pre_pre_I:5|)
               next.|I:3|)))
      (= next.|riseOSPF_O:init| false)
      (= next.riseOSPF next.|riseOSPF_O|)
      (= next.|CLK3:1| next.|CLK3:2|)
      (= next.|QS_Properties_Clock_Name:1| next.|CLK3:1|)
      (= next.|QS_Properties_Clock_Name| next.|QS_Properties_Clock_Name:1|)
      (= next.|pre_state:9| state.state)
      (ite
         state.|init_pre_state:9:init|
         (= next.|init_pre_state:9| 1)
         (= next.|init_pre_state:9| next.|pre_state:9|))
      (= next.|init_pre_state:9:init| false)
      (=
         next.T6
         (and
            next.|QS_Properties_Clock_Name|
            (= next.|init_pre_state:9| 4)
            next.riseOSPF))
      (= next.TS next.|TS:2|)
      (= next.|I:2| next.TS)
      (= next.|pre_pre_I:4| state.|pre_I:1|)
      (ite
         state.|riseTS_O:init|
         (= next.|riseTS_O| false)
         (=
            next.|riseTS_O|
            (and
               (not next.|pre_pre_I:4|)
               next.|I:2|)))
      (= next.|riseTS_O:init| false)
      (= next.riseTS next.|riseTS_O|)
      (= next.|pre_state:8| state.state)
      (ite
         state.|init_pre_state:8:init|
         (= next.|init_pre_state:8| 1)
         (= next.|init_pre_state:8| next.|pre_state:8|))
      (= next.|init_pre_state:8:init| false)
      (=
         next.T5
         (and
            next.|QS_Properties_Clock_Name|
            (= next.|init_pre_state:8| 3)
            next.riseTS))
      (= next.|QS_Properties_Primary_Side:1| false)
      (= next.|QS_Properties_Primary_Side| next.|QS_Properties_Primary_Side:1|)
      (= next.|pre_state:7| state.state)
      (ite
         state.|init_pre_state:7:init|
         (= next.|init_pre_state:7| 1)
         (= next.|init_pre_state:7| next.|pre_state:7|))
      (= next.|init_pre_state:7:init| false)
      (=
         next.T2
         (and
            next.|QS_Properties_Clock_Name|
            (= next.|init_pre_state:7| 1)
            (not next.|QS_Properties_Primary_Side|)))
      (= next.|pre_state:6| state.state)
      (ite
         state.|init_pre_state:6:init|
         (= next.|init_pre_state:6| 1)
         (= next.|init_pre_state:6| next.|pre_state:6|))
      (= next.|init_pre_state:6:init| false)
      (=
         next.T1
         (and
            next.|QS_Properties_Clock_Name|
            (= next.|init_pre_state:6| 1)
            next.|QS_Properties_Primary_Side|))
      (= next.|pre_PFSL_PFS| state.|PFSL_PFS|)
      (ite
         state.|init_pre_PFSL_PFS:init|
         (= next.|init_pre_PFSL_PFS| next.|QS_Properties_Primary_Side|)
         (= next.|init_pre_PFSL_PFS| next.|pre_PFSL_PFS|))
      (= next.|init_pre_PFSL_PFS:init| false)
      (=
         next.|PFSL_PFS|
         (ite
            next.T5
            true
            (ite
               next.T6
               false
               (ite
                  next.T2
                  false
                  (ite next.T1 true next.|init_pre_PFSL_PFS|)))))
      (= next.|RS_PFS| next.|PFSL_PFS|)
      (= next.RPFS next.|RS_PFS|)
      (= next.CLK3 next.|CLK2:2|)
      (= next.|p:12| next.CLK3)
      (= next.CLK4 next.|CLK4:2|)
      (= next.|q:5| next.CLK4)
      (= next.|pre_r:41| state.r)
      (ite
         state.|init_pre_r:41:init|
         (= next.|init_pre_r:41| 0)
         (= next.|init_pre_r:41| next.|pre_r:41|))
      (= next.|init_pre_r:41:init| false)
      (= next.|pre_r:40| state.r)
      (ite
         state.|init_pre_r:40:init|
         (= next.|init_pre_r:40| 0)
         (= next.|init_pre_r:40| next.|pre_r:40|))
      (= next.|init_pre_r:40:init| false)
      (=
         next.|qs_dfa:5|
         (not
            (or
               (and
                  (= next.|init_pre_r:41| 2)
                  next.|p:12|)
               (and
                  (=
                     next.|init_pre_r:40|
                     (- 2))
                  next.|q:5|))))
      (= next.CLK2 next.|CLK3:2|)
      (= next.|p:11| next.CLK2)
      (= next.|q:4| next.CLK4)
      (= next.|pre_r:39| state.|r:1|)
      (ite
         state.|init_pre_r:39:init|
         (= next.|init_pre_r:39| 0)
         (= next.|init_pre_r:39| next.|pre_r:39|))
      (= next.|init_pre_r:39:init| false)
      (= next.|pre_r:38| state.|r:1|)
      (ite
         state.|init_pre_r:38:init|
         (= next.|init_pre_r:38| 0)
         (= next.|init_pre_r:38| next.|pre_r:38|))
      (= next.|init_pre_r:38:init| false)
      (=
         next.|qs_dfa:4|
         (not
            (or
               (and
                  (= next.|init_pre_r:39| 2)
                  next.|p:11|)
               (and
                  (=
                     next.|init_pre_r:38|
                     (- 2))
                  next.|q:4|))))
      (= next.|p:10| next.CLK2)
      (= next.|q:3| next.CLK3)
      (= next.|pre_r:37| state.|r:2|)
      (ite
         state.|init_pre_r:37:init|
         (= next.|init_pre_r:37| 0)
         (= next.|init_pre_r:37| next.|pre_r:37|))
      (= next.|init_pre_r:37:init| false)
      (= next.|pre_r:36| state.|r:2|)
      (ite
         state.|init_pre_r:36:init|
         (= next.|init_pre_r:36| 0)
         (= next.|init_pre_r:36| next.|pre_r:36|))
      (= next.|init_pre_r:36:init| false)
      (=
         next.|qs_dfa:3|
         (not
            (or
               (and
                  (= next.|init_pre_r:37| 2)
                  next.|p:10|)
               (and
                  (=
                     next.|init_pre_r:36|
                     (- 2))
                  next.|q:3|))))
      (= next.CLK1 next.|CLK1:2|)
      (= next.|p:9| next.CLK1)
      (= next.|q:2| next.CLK4)
      (= next.|pre_r:35| state.|r:3|)
      (ite
         state.|init_pre_r:35:init|
         (= next.|init_pre_r:35| 0)
         (= next.|init_pre_r:35| next.|pre_r:35|))
      (= next.|init_pre_r:35:init| false)
      (= next.|pre_r:34| state.|r:3|)
      (ite
         state.|init_pre_r:34:init|
         (= next.|init_pre_r:34| 0)
         (= next.|init_pre_r:34| next.|pre_r:34|))
      (= next.|init_pre_r:34:init| false)
      (=
         next.|qs_dfa:2|
         (not
            (or
               (and
                  (= next.|init_pre_r:35| 2)
                  next.|p:9|)
               (and
                  (=
                     next.|init_pre_r:34|
                     (- 2))
                  next.|q:2|))))
      (= next.|p:8| next.CLK1)
      (= next.|q:1| next.CLK3)
      (= next.|pre_r:33| state.|r:4|)
      (ite
         state.|init_pre_r:33:init|
         (= next.|init_pre_r:33| 0)
         (= next.|init_pre_r:33| next.|pre_r:33|))
      (= next.|init_pre_r:33:init| false)
      (= next.|pre_r:32| state.|r:4|)
      (ite
         state.|init_pre_r:32:init|
         (= next.|init_pre_r:32| 0)
         (= next.|init_pre_r:32| next.|pre_r:32|))
      (= next.|init_pre_r:32:init| false)
      (=
         next.|qs_dfa:1|
         (not
            (or
               (and
                  (= next.|init_pre_r:33| 2)
                  next.|p:8|)
               (and
                  (=
                     next.|init_pre_r:32|
                     (- 2))
                  next.|q:1|))))
      (= next.|p:7| next.CLK1)
      (= next.q next.CLK2)
      (= next.|pre_r:31| state.|r:5|)
      (ite
         state.|init_pre_r:31:init|
         (= next.|init_pre_r:31| 0)
         (= next.|init_pre_r:31| next.|pre_r:31|))
      (= next.|init_pre_r:31:init| false)
      (= next.|pre_r:30| state.|r:5|)
      (ite
         state.|init_pre_r:30:init|
         (= next.|init_pre_r:30| 0)
         (= next.|init_pre_r:30| next.|pre_r:30|))
      (= next.|init_pre_r:30:init| false)
      (=
         next.|qs_dfa|
         (not
            (or
               (and
                  (= next.|init_pre_r:31| 2)
                  next.|p:7|)
               (and
                  (=
                     next.|init_pre_r:30|
                     (- 2))
                  next.q))))
      (=
         next.|clocks_are_quasi_synchronous|
         (and
            next.|qs_dfa|
            next.|qs_dfa:1|
            next.|qs_dfa:2|
            next.|qs_dfa:3|
            next.|qs_dfa:4|
            next.|qs_dfa:5|))
      (= next.|p:6| state.|TS:3|)
      (= next.|pre_p:6| state.|p:6|)
      (ite
         state.|PRESSED:4:init|
         (= next.|PRESSED:4| false)
         (=
            next.|PRESSED:4|
            (and
               (not next.|pre_p:6|)
               next.|p:6|)))
      (= next.|PRESSED:4:init| false)
      (=
         next.|stable_state|
         (not next.|PRESSED:4|))
      (= next.|c:3| next.|CLK1:2|)
      (= next.|pre_ticked:3| state.|ticked:3|)
      (ite
         state.|init_pre_ticked:3:init|
         (= next.|init_pre_ticked:3| false)
         (= next.|init_pre_ticked:3| next.|pre_ticked:3|))
      (= next.|init_pre_ticked:3:init| false)
      (=
         next.|ticked:3|
         (or next.|init_pre_ticked:3| next.|c:3|))
      (= next.|c:2| next.|CLK2:2|)
      (= next.|pre_ticked:2| state.|ticked:2|)
      (ite
         state.|init_pre_ticked:2:init|
         (= next.|init_pre_ticked:2| false)
         (= next.|init_pre_ticked:2| next.|pre_ticked:2|))
      (= next.|init_pre_ticked:2:init| false)
      (=
         next.|ticked:2|
         (or next.|init_pre_ticked:2| next.|c:2|))
      (= next.|c:1| next.|CLK3:2|)
      (= next.|pre_ticked:1| state.|ticked:1|)
      (ite
         state.|init_pre_ticked:1:init|
         (= next.|init_pre_ticked:1| false)
         (= next.|init_pre_ticked:1| next.|pre_ticked:1|))
      (= next.|init_pre_ticked:1:init| false)
      (=
         next.|ticked:1|
         (or next.|init_pre_ticked:1| next.|c:1|))
      (= next.c next.|CLK4:2|)
      (= next.|pre_ticked| state.ticked)
      (ite
         state.|init_pre_ticked:init|
         (= next.|init_pre_ticked| false)
         (= next.|init_pre_ticked| next.|pre_ticked|))
      (= next.|init_pre_ticked:init| false)
      (=
         next.ticked
         (or next.|init_pre_ticked| next.c))
      (=
         next.|all_clocks_ticked_once|
         (and next.|ticked:3| next.|ticked:2| next.|ticked:1| next.ticked))
      (=
         next.|at_least_one_pilot_flying_side|
         (=>
            (and next.|clocks_are_quasi_synchronous| next.|all_clocks_ticked_once|)
            (or next.LPFS next.RPFS)))
      (= next.|p:5| next.|TS:3|)
      (= next.|pre_p:5| state.|p:5|)
      (ite
         state.|PRESSED:3:init|
         (= next.|PRESSED:3| false)
         (=
            next.|PRESSED:3|
            (and
               (not next.|pre_p:5|)
               next.|p:5|)))
      (= next.|PRESSED:3:init| false)
      (=
         next.|agree_on_pilot_flying_side|
         (and
            (or
               next.|clocks_are_quasi_synchronous|
               (not next.|clocks_are_quasi_synchronous|))
            (=>
               (not next.|PRESSED:3|)
               (=
                  next.LPFS
                  (not next.RPFS)))))
      (= next.|p:4| next.|TS:3|)
      (= next.|pre_p:4| state.|p:4|)
      (ite
         state.|PRESSED:2:init|
         (= next.|PRESSED:2| false)
         (=
            next.|PRESSED:2|
            (and
               (not next.|pre_p:4|)
               next.|p:4|)))
      (= next.|PRESSED:2:init| false)
      (= next.|p:3| next.|TS:3|)
      (= next.|pre_p:3| state.|p:3|)
      (ite
         state.|PRESSED:1:init|
         (= next.|PRESSED:1| false)
         (=
            next.|PRESSED:1|
            (and
               (not next.|pre_p:3|)
               next.|p:3|)))
      (= next.|PRESSED:1:init| false)
      (=
         next.|transfer_switch_changes_sides|
         (and
            (or
               next.|clocks_are_quasi_synchronous|
               (not next.|clocks_are_quasi_synchronous|))
            (=>
               (and
                  (not next.LPFS)
                  next.|PRESSED:2|)
               next.LPFS)
            (=>
               (and
                  (not next.RPFS)
                  next.|PRESSED:1|)
               next.RPFS)))
      (ite
         state.|left_side_initial_pilot_flying_side:init|
         (=
            next.|left_side_initial_pilot_flying_side|
            (and
               (or
                  next.|clocks_are_quasi_synchronous|
                  (not next.|clocks_are_quasi_synchronous|))
               next.LPFS))
         (= next.|left_side_initial_pilot_flying_side| true))
      (= next.|left_side_initial_pilot_flying_side:init| false)
      (= next.|p:2| next.|TS:3|)
      (= next.|pre_p:2| state.|p:2|)
      (ite
         state.|PRESSED:init|
         (= next.PRESSED false)
         (=
            next.PRESSED
            (and
               (not next.|pre_p:2|)
               next.|p:2|)))
      (= next.|PRESSED:init| false)
      (= next.|p:1| next.RPFS)
      (= next.|pre_p:1| state.|p:1|)
      (ite
         state.|CHANGED:1:init|
         (= next.|CHANGED:1| false)
         (=
            next.|CHANGED:1|
            (not
               (= next.|p:1| next.|pre_p:1|))))
      (= next.|CHANGED:1:init| false)
      (= next.p next.LPFS)
      (= next.|pre_p| state.p)
      (ite
         state.|CHANGED:init|
         (= next.CHANGED false)
         (=
            next.CHANGED
            (not
               (= next.p next.|pre_p|))))
      (= next.|CHANGED:init| false)
      (=
         next.|pilot_flying_side_unchanged_unless_transfer_switch_pressed|
         (=>
            (and
               (or
                  next.|clocks_are_quasi_synchronous|
                  (not next.|clocks_are_quasi_synchronous|))
               next.|stable_state|)
            (=>
               (not next.PRESSED)
               (not
                  (or next.|CHANGED:1| next.CHANGED)))))
      (= next.|pre_r:29| state.|r:5|)
      (ite
         state.|init_pre_r:29:init|
         (= next.|init_pre_r:29| 0)
         (= next.|init_pre_r:29| next.|pre_r:29|))
      (= next.|init_pre_r:29:init| false)
      (= next.|pre_r:28| state.|r:5|)
      (ite
         state.|init_pre_r:28:init|
         (= next.|init_pre_r:28| 0)
         (= next.|init_pre_r:28| next.|pre_r:28|))
      (= next.|init_pre_r:28:init| false)
      (= next.|pre_r:27| state.|r:5|)
      (ite
         state.|init_pre_r:27:init|
         (= next.|init_pre_r:27| 0)
         (= next.|init_pre_r:27| next.|pre_r:27|))
      (= next.|init_pre_r:27:init| false)
      (= next.|pre_r:26| state.|r:5|)
      (ite
         state.|init_pre_r:26:init|
         (= next.|init_pre_r:26| 0)
         (= next.|init_pre_r:26| next.|pre_r:26|))
      (= next.|init_pre_r:26:init| false)
      (= next.|pre_r:25| state.|r:5|)
      (ite
         state.|init_pre_r:25:init|
         (= next.|init_pre_r:25| 0)
         (= next.|init_pre_r:25| next.|pre_r:25|))
      (= next.|init_pre_r:25:init| false)
      (=
         next.|r:5|
         (ite
            (and next.|p:7| next.q)
            0
            (ite
               next.|p:7|
               (ite
                  (< next.|init_pre_r:29| 0)
                  1
                  (+ next.|init_pre_r:28| 1))
               (ite
                  next.q
                  (ite
                     (< 0 next.|init_pre_r:27|)
                     (- 1)
                     (- next.|init_pre_r:26| 1))
                  next.|init_pre_r:25|))))
      (=
         next.|r_is_bounded:5|
         (and
            (<= next.|r:5| 2)
            (<=
               (- 2)
               next.|r:5|)))
      (= next.|pre_r:24| state.|r:4|)
      (ite
         state.|init_pre_r:24:init|
         (= next.|init_pre_r:24| 0)
         (= next.|init_pre_r:24| next.|pre_r:24|))
      (= next.|init_pre_r:24:init| false)
      (= next.|pre_r:23| state.|r:4|)
      (ite
         state.|init_pre_r:23:init|
         (= next.|init_pre_r:23| 0)
         (= next.|init_pre_r:23| next.|pre_r:23|))
      (= next.|init_pre_r:23:init| false)
      (= next.|pre_r:22| state.|r:4|)
      (ite
         state.|init_pre_r:22:init|
         (= next.|init_pre_r:22| 0)
         (= next.|init_pre_r:22| next.|pre_r:22|))
      (= next.|init_pre_r:22:init| false)
      (= next.|pre_r:21| state.|r:4|)
      (ite
         state.|init_pre_r:21:init|
         (= next.|init_pre_r:21| 0)
         (= next.|init_pre_r:21| next.|pre_r:21|))
      (= next.|init_pre_r:21:init| false)
      (= next.|pre_r:20| state.|r:4|)
      (ite
         state.|init_pre_r:20:init|
         (= next.|init_pre_r:20| 0)
         (= next.|init_pre_r:20| next.|pre_r:20|))
      (= next.|init_pre_r:20:init| false)
      (=
         next.|r:4|
         (ite
            (and next.|p:8| next.|q:1|)
            0
            (ite
               next.|p:8|
               (ite
                  (< next.|init_pre_r:24| 0)
                  1
                  (+ next.|init_pre_r:23| 1))
               (ite
                  next.|q:1|
                  (ite
                     (< 0 next.|init_pre_r:22|)
                     (- 1)
                     (- next.|init_pre_r:21| 1))
                  next.|init_pre_r:20|))))
      (=
         next.|r_is_bounded:4|
         (and
            (<= next.|r:4| 2)
            (<=
               (- 2)
               next.|r:4|)))
      (= next.|pre_r:19| state.|r:3|)
      (ite
         state.|init_pre_r:19:init|
         (= next.|init_pre_r:19| 0)
         (= next.|init_pre_r:19| next.|pre_r:19|))
      (= next.|init_pre_r:19:init| false)
      (= next.|pre_r:18| state.|r:3|)
      (ite
         state.|init_pre_r:18:init|
         (= next.|init_pre_r:18| 0)
         (= next.|init_pre_r:18| next.|pre_r:18|))
      (= next.|init_pre_r:18:init| false)
      (= next.|pre_r:17| state.|r:3|)
      (ite
         state.|init_pre_r:17:init|
         (= next.|init_pre_r:17| 0)
         (= next.|init_pre_r:17| next.|pre_r:17|))
      (= next.|init_pre_r:17:init| false)
      (= next.|pre_r:16| state.|r:3|)
      (ite
         state.|init_pre_r:16:init|
         (= next.|init_pre_r:16| 0)
         (= next.|init_pre_r:16| next.|pre_r:16|))
      (= next.|init_pre_r:16:init| false)
      (= next.|pre_r:15| state.|r:3|)
      (ite
         state.|init_pre_r:15:init|
         (= next.|init_pre_r:15| 0)
         (= next.|init_pre_r:15| next.|pre_r:15|))
      (= next.|init_pre_r:15:init| false)
      (=
         next.|r:3|
         (ite
            (and next.|p:9| next.|q:2|)
            0
            (ite
               next.|p:9|
               (ite
                  (< next.|init_pre_r:19| 0)
                  1
                  (+ next.|init_pre_r:18| 1))
               (ite
                  next.|q:2|
                  (ite
                     (< 0 next.|init_pre_r:17|)
                     (- 1)
                     (- next.|init_pre_r:16| 1))
                  next.|init_pre_r:15|))))
      (=
         next.|r_is_bounded:3|
         (and
            (<= next.|r:3| 2)
            (<=
               (- 2)
               next.|r:3|)))
      (= next.|pre_r:14| state.|r:2|)
      (ite
         state.|init_pre_r:14:init|
         (= next.|init_pre_r:14| 0)
         (= next.|init_pre_r:14| next.|pre_r:14|))
      (= next.|init_pre_r:14:init| false)
      (= next.|pre_r:13| state.|r:2|)
      (ite
         state.|init_pre_r:13:init|
         (= next.|init_pre_r:13| 0)
         (= next.|init_pre_r:13| next.|pre_r:13|))
      (= next.|init_pre_r:13:init| false)
      (= next.|pre_r:12| state.|r:2|)
      (ite
         state.|init_pre_r:12:init|
         (= next.|init_pre_r:12| 0)
         (= next.|init_pre_r:12| next.|pre_r:12|))
      (= next.|init_pre_r:12:init| false)
      (= next.|pre_r:11| state.|r:2|)
      (ite
         state.|init_pre_r:11:init|
         (= next.|init_pre_r:11| 0)
         (= next.|init_pre_r:11| next.|pre_r:11|))
      (= next.|init_pre_r:11:init| false)
      (= next.|pre_r:10| state.|r:2|)
      (ite
         state.|init_pre_r:10:init|
         (= next.|init_pre_r:10| 0)
         (= next.|init_pre_r:10| next.|pre_r:10|))
      (= next.|init_pre_r:10:init| false)
      (=
         next.|r:2|
         (ite
            (and next.|p:10| next.|q:3|)
            0
            (ite
               next.|p:10|
               (ite
                  (< next.|init_pre_r:14| 0)
                  1
                  (+ next.|init_pre_r:13| 1))
               (ite
                  next.|q:3|
                  (ite
                     (< 0 next.|init_pre_r:12|)
                     (- 1)
                     (- next.|init_pre_r:11| 1))
                  next.|init_pre_r:10|))))
      (=
         next.|r_is_bounded:2|
         (and
            (<= next.|r:2| 2)
            (<=
               (- 2)
               next.|r:2|)))
      (= next.|pre_r:9| state.|r:1|)
      (ite
         state.|init_pre_r:9:init|
         (= next.|init_pre_r:9| 0)
         (= next.|init_pre_r:9| next.|pre_r:9|))
      (= next.|init_pre_r:9:init| false)
      (= next.|pre_r:8| state.|r:1|)
      (ite
         state.|init_pre_r:8:init|
         (= next.|init_pre_r:8| 0)
         (= next.|init_pre_r:8| next.|pre_r:8|))
      (= next.|init_pre_r:8:init| false)
      (= next.|pre_r:7| state.|r:1|)
      (ite
         state.|init_pre_r:7:init|
         (= next.|init_pre_r:7| 0)
         (= next.|init_pre_r:7| next.|pre_r:7|))
      (= next.|init_pre_r:7:init| false)
      (= next.|pre_r:6| state.|r:1|)
      (ite
         state.|init_pre_r:6:init|
         (= next.|init_pre_r:6| 0)
         (= next.|init_pre_r:6| next.|pre_r:6|))
      (= next.|init_pre_r:6:init| false)
      (= next.|pre_r:5| state.|r:1|)
      (ite
         state.|init_pre_r:5:init|
         (= next.|init_pre_r:5| 0)
         (= next.|init_pre_r:5| next.|pre_r:5|))
      (= next.|init_pre_r:5:init| false)
      (=
         next.|r:1|
         (ite
            (and next.|p:11| next.|q:4|)
            0
            (ite
               next.|p:11|
               (ite
                  (< next.|init_pre_r:9| 0)
                  1
                  (+ next.|init_pre_r:8| 1))
               (ite
                  next.|q:4|
                  (ite
                     (< 0 next.|init_pre_r:7|)
                     (- 1)
                     (- next.|init_pre_r:6| 1))
                  next.|init_pre_r:5|))))
      (=
         next.|r_is_bounded:1|
         (and
            (<= next.|r:1| 2)
            (<=
               (- 2)
               next.|r:1|)))
      (= next.|pre_r:4| state.r)
      (ite
         state.|init_pre_r:4:init|
         (= next.|init_pre_r:4| 0)
         (= next.|init_pre_r:4| next.|pre_r:4|))
      (= next.|init_pre_r:4:init| false)
      (= next.|pre_r:3| state.r)
      (ite
         state.|init_pre_r:3:init|
         (= next.|init_pre_r:3| 0)
         (= next.|init_pre_r:3| next.|pre_r:3|))
      (= next.|init_pre_r:3:init| false)
      (= next.|pre_r:2| state.r)
      (ite
         state.|init_pre_r:2:init|
         (= next.|init_pre_r:2| 0)
         (= next.|init_pre_r:2| next.|pre_r:2|))
      (= next.|init_pre_r:2:init| false)
      (= next.|pre_r:1| state.r)
      (ite
         state.|init_pre_r:1:init|
         (= next.|init_pre_r:1| 0)
         (= next.|init_pre_r:1| next.|pre_r:1|))
      (= next.|init_pre_r:1:init| false)
      (= next.|pre_r| state.r)
      (ite
         state.|init_pre_r:init|
         (= next.|init_pre_r| 0)
         (= next.|init_pre_r| next.|pre_r|))
      (= next.|init_pre_r:init| false)
      (=
         next.r
         (ite
            (and next.|p:12| next.|q:5|)
            0
            (ite
               next.|p:12|
               (ite
                  (< next.|init_pre_r:4| 0)
                  1
                  (+ next.|init_pre_r:3| 1))
               (ite
                  next.|q:5|
                  (ite
                     (< 0 next.|init_pre_r:2|)
                     (- 1)
                     (- next.|init_pre_r:1| 1))
                  next.|init_pre_r|))))
      (=
         next.|r_is_bounded|
         (and
            (<= next.r 2)
            (<=
               (- 2)
               next.r)))
      (= next.|St_Start:1| 1)
      (= next.|St_Wait:1| 5)
      (= next.|St_Stop:1| 6)
      (= next.|St_Pilot_Flying:1| 4)
      (= next.|pre_state:5| state.|state:1|)
      (ite
         state.|init_pre_state:5:init|
         (= next.|init_pre_state:5| 1)
         (= next.|init_pre_state:5| next.|pre_state:5|))
      (= next.|init_pre_state:5:init| false)
      (=
         next.|T4:1|
         (and
            next.|QS_Properties_Clock_Name:3|
            (= next.|init_pre_state:5| 2)))
      (= next.|pre_state:4| state.|state:1|)
      (ite
         state.|init_pre_state:4:init|
         (= next.|init_pre_state:4| 1)
         (= next.|init_pre_state:4| next.|pre_state:4|))
      (= next.|init_pre_state:4:init| false)
      (=
         next.|T3:1|
         (and
            next.|QS_Properties_Clock_Name:3|
            (= next.|init_pre_state:4| 5)))
      (= next.|St_Not_Pilot_Flying:1| 3)
      (= next.|St_Inhibit:1| 2)
      (= next.|pre_state:3| state.|state:1|)
      (ite
         state.|init_pre_state:3:init|
         (= next.|init_pre_state:3| 1)
         (= next.|init_pre_state:3| next.|pre_state:3|))
      (= next.|init_pre_state:3:init| false)
      (=
         next.|state:1|
         (ite
            (or next.|T6:1| next.|T2:1|)
            2
            (ite
               next.|T4:1|
               3
               (ite
                  next.|T3:1|
                  4
                  (ite
                     (or next.|T5:1| next.|T1:1|)
                     5
                     next.|init_pre_state:3|)))))
      (= next.|clk:3| next.|QS_Properties_Clock_Name:4|)
      (= next.|pre_pre_I:3| state.|pre_I:3|)
      (ite
         state.|init_pre_pre_I:3:init|
         (= next.|init_pre_pre_I:3| false)
         (= next.|init_pre_pre_I:3| next.|pre_pre_I:3|))
      (= next.|init_pre_pre_I:3:init| false)
      (=
         next.|pre_I:3|
         (and
            (=> next.|clk:3| next.|I:4|)
            (=>
               (not next.|clk:3|)
               next.|init_pre_pre_I:3|)))
      (= next.|clk:2| next.|QS_Properties_Clock_Name:4|)
      (= next.|pre_pre_I:2| state.|pre_I:2|)
      (ite
         state.|init_pre_pre_I:2:init|
         (= next.|init_pre_pre_I:2| false)
         (= next.|init_pre_pre_I:2| next.|pre_pre_I:2|))
      (= next.|init_pre_pre_I:2:init| false)
      (=
         next.|pre_I:2|
         (and
            (=> next.|clk:2| next.|I:5|)
            (=>
               (not next.|clk:2|)
               next.|init_pre_pre_I:2|)))
      (= next.|St_Start| 1)
      (= next.|St_Wait| 5)
      (= next.|St_Stop| 6)
      (= next.|St_Pilot_Flying| 4)
      (= next.|pre_state:2| state.state)
      (ite
         state.|init_pre_state:2:init|
         (= next.|init_pre_state:2| 1)
         (= next.|init_pre_state:2| next.|pre_state:2|))
      (= next.|init_pre_state:2:init| false)
      (=
         next.T4
         (and
            next.|QS_Properties_Clock_Name|
            (= next.|init_pre_state:2| 2)))
      (= next.|pre_state:1| state.state)
      (ite
         state.|init_pre_state:1:init|
         (= next.|init_pre_state:1| 1)
         (= next.|init_pre_state:1| next.|pre_state:1|))
      (= next.|init_pre_state:1:init| false)
      (=
         next.T3
         (and
            next.|QS_Properties_Clock_Name|
            (= next.|init_pre_state:1| 5)))
      (= next.|St_Not_Pilot_Flying| 3)
      (= next.|St_Inhibit| 2)
      (= next.|pre_state| state.state)
      (ite
         state.|init_pre_state:init|
         (= next.|init_pre_state| 1)
         (= next.|init_pre_state| next.|pre_state|))
      (= next.|init_pre_state:init| false)
      (=
         next.state
         (ite
            (or next.T6 next.T2)
            2
            (ite
               next.T4
               3
               (ite
                  next.T3
                  4
                  (ite
                     (or next.T5 next.T1)
                     5
                     next.|init_pre_state|)))))
      (= next.|clk:1| next.|QS_Properties_Clock_Name:1|)
      (= next.|pre_pre_I:1| state.|pre_I:1|)
      (ite
         state.|init_pre_pre_I:1:init|
         (= next.|init_pre_pre_I:1| false)
         (= next.|init_pre_pre_I:1| next.|pre_pre_I:1|))
      (= next.|init_pre_pre_I:1:init| false)
      (=
         next.|pre_I:1|
         (and
            (=> next.|clk:1| next.|I:2|)
            (=>
               (not next.|clk:1|)
               next.|init_pre_pre_I:1|)))
      (= next.clk next.|QS_Properties_Clock_Name:1|)
      (= next.|pre_pre_I| state.|pre_I|)
      (ite
         state.|init_pre_pre_I:init|
         (= next.|init_pre_pre_I| false)
         (= next.|init_pre_pre_I| next.|pre_pre_I|))
      (= next.|init_pre_pre_I:init| false)
      (=
         next.|pre_I|
         (and
            (=> next.clk next.|I:3|)
            (=>
               (not next.clk)
               next.|init_pre_pre_I|)))
      (= next.|I:1| next.|LS_PFS|)
      (= next.I next.|RS_PFS|)
      (=
         next.Or
         (or next.|CLK1:2| next.|CLK3:2| next.|CLK2:2| next.|CLK4:2|))))

(query
   TS
   (or |gal-initializing| |left_side_initial_pilot_flying_side|))
(query
   TS
   (or |gal-initializing| |at_least_one_pilot_flying_side|))
(query
   TS
   (or |gal-initializing| |r_is_bounded|))
(query
   TS
   (or |gal-initializing| |r_is_bounded:1|))
(query
   TS
   (or |gal-initializing| |r_is_bounded:2|))
(query
   TS
   (or |gal-initializing| |r_is_bounded:3|))
(query
   TS
   (or |gal-initializing| |r_is_bounded:4|))
(query
   TS
   (or |gal-initializing| |r_is_bounded:5|))

[Lustre] Validating properties:
[Lustre] Property left_side_initial_pilot_flying_side... considering simultaneous states to depth 0
considering simultaneous states to depth 0
considering simultaneous states to depth 1
considering simultaneous states to depth 1
[[1;92mValid[0m] considering simultaneous states to depth 1
[Lustre] Property at_least_one_pilot_flying_side... considering simultaneous states to depth 0
considering simultaneous states to depth 0
considering simultaneous states to depth 1
considering simultaneous states to depth 1
considering simultaneous states to depth 2
considering simultaneous states to depth 2
considering simultaneous states to depth 3
considering simultaneous states to depth 3
considering simultaneous states to depth 4
considering simultaneous states to depth 4
considering simultaneous states to depth 5
considering simultaneous states to depth 5
considering simultaneous states to depth 6
considering simultaneous states to depth 6
considering simultaneous states to depth 7
considering simultaneous states to depth 7
considering simultaneous states to depth 8
considering simultaneous states to depth 8
considering simultaneous states to depth 9
considering simultaneous states to depth 9
considering simultaneous states to depth 10
considering simultaneous states to depth 10
counter-example search depth 0
counter-example search depth 1
counter-example search depth 2
counter-example search depth 3
counter-example search depth 4
counter-example search depth 5
counter-example search depth 6
counter-example search depth 7
counter-example search depth 8
counter-example search depth 9
counter-example search depth 10
[[1;93mUnknown[0m] Valid up to depth 10
[Lustre] Property r_is_bounded... considering simultaneous states to depth 0
considering simultaneous states to depth 0
considering simultaneous states to depth 1
considering simultaneous states to depth 1
[[1;92mValid[0m] considering simultaneous states to depth 1
[Lustre] Property r_is_bounded... considering simultaneous states to depth 0
considering simultaneous states to depth 0
considering simultaneous states to depth 1
considering simultaneous states to depth 1
[[1;92mValid[0m] considering simultaneous states to depth 1
[Lustre] Property r_is_bounded... considering simultaneous states to depth 0
considering simultaneous states to depth 0
considering simultaneous states to depth 1
considering simultaneous states to depth 1
[[1;92mValid[0m] considering simultaneous states to depth 1
[Lustre] Property r_is_bounded... considering simultaneous states to depth 0
considering simultaneous states to depth 0
considering simultaneous states to depth 1
considering simultaneous states to depth 1
[[1;92mValid[0m] considering simultaneous states to depth 1
[Lustre] Property r_is_bounded... considering simultaneous states to depth 0
considering simultaneous states to depth 0
considering simultaneous states to depth 1
considering simultaneous states to depth 1
[[1;92mValid[0m] considering simultaneous states to depth 1
[Lustre] Property r_is_bounded... considering simultaneous states to depth 0
considering simultaneous states to depth 0
considering simultaneous states to depth 1
considering simultaneous states to depth 1
[[1;92mValid[0m] considering simultaneous states to depth 1
[Lustre] Model status: [[1;93mUnknown[0m] 
