<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<title>Octeon Software Development Kit: cvmx-hwfau.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link href="doxygen.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<!-- Generated by Doxygen 1.6.1 -->
<div class="navigation" id="top">
  <div class="tabs">
    <ul>
      <li><a href="main.html"><span>Main&nbsp;Page</span></a></li>
      <li><a href="pages.html"><span>Related&nbsp;Pages</span></a></li>
      <li><a href="annotated.html"><span>Data&nbsp;Structures</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
    </ul>
  </div>
  <div class="tabs">
    <ul>
      <li><a href="files.html"><span>File&nbsp;List</span></a></li>
      <li><a href="globals.html"><span>Globals</span></a></li>
    </ul>
  </div>
<h1>cvmx-hwfau.h</h1><a href="cvmx-hwfau_8h.html">Go to the documentation of this file.</a><div class="fragment"><pre class="fragment"><a name="l00001"></a>00001 
<a name="l00002"></a>00002 <span class="comment">/***********************license start***************</span>
<a name="l00003"></a>00003 <span class="comment"> * Copyright (c) 2003-2010  Cavium Inc. (support@cavium.com). All rights</span>
<a name="l00004"></a>00004 <span class="comment"> * reserved.</span>
<a name="l00005"></a>00005 <span class="comment"> *</span>
<a name="l00006"></a>00006 <span class="comment"> *</span>
<a name="l00007"></a>00007 <span class="comment"> * Redistribution and use in source and binary forms, with or without</span>
<a name="l00008"></a>00008 <span class="comment"> * modification, are permitted provided that the following conditions are</span>
<a name="l00009"></a>00009 <span class="comment"> * met:</span>
<a name="l00010"></a>00010 <span class="comment"> *</span>
<a name="l00011"></a>00011 <span class="comment"> *   * Redistributions of source code must retain the above copyright</span>
<a name="l00012"></a>00012 <span class="comment"> *     notice, this list of conditions and the following disclaimer.</span>
<a name="l00013"></a>00013 <span class="comment"> *</span>
<a name="l00014"></a>00014 <span class="comment"> *   * Redistributions in binary form must reproduce the above</span>
<a name="l00015"></a>00015 <span class="comment"> *     copyright notice, this list of conditions and the following</span>
<a name="l00016"></a>00016 <span class="comment"> *     disclaimer in the documentation and/or other materials provided</span>
<a name="l00017"></a>00017 <span class="comment"> *     with the distribution.</span>
<a name="l00018"></a>00018 <span class="comment"></span>
<a name="l00019"></a>00019 <span class="comment"> *   * Neither the name of Cavium Inc. nor the names of</span>
<a name="l00020"></a>00020 <span class="comment"> *     its contributors may be used to endorse or promote products</span>
<a name="l00021"></a>00021 <span class="comment"> *     derived from this software without specific prior written</span>
<a name="l00022"></a>00022 <span class="comment"> *     permission.</span>
<a name="l00023"></a>00023 <span class="comment"></span>
<a name="l00024"></a>00024 <span class="comment"> * This Software, including technical data, may be subject to U.S. export  control</span>
<a name="l00025"></a>00025 <span class="comment"> * laws, including the U.S. Export Administration Act and its  associated</span>
<a name="l00026"></a>00026 <span class="comment"> * regulations, and may be subject to export or import  regulations in other</span>
<a name="l00027"></a>00027 <span class="comment"> * countries.</span>
<a name="l00028"></a>00028 <span class="comment"></span>
<a name="l00029"></a>00029 <span class="comment"> * TO THE MAXIMUM EXTENT PERMITTED BY LAW, THE SOFTWARE IS PROVIDED &quot;AS IS&quot;</span>
<a name="l00030"></a>00030 <span class="comment"> * AND WITH ALL FAULTS AND CAVIUM INC. MAKES NO PROMISES, REPRESENTATIONS OR</span>
<a name="l00031"></a>00031 <span class="comment"> * WARRANTIES, EITHER EXPRESS, IMPLIED, STATUTORY, OR OTHERWISE, WITH RESPECT TO</span>
<a name="l00032"></a>00032 <span class="comment"> * THE SOFTWARE, INCLUDING ITS CONDITION, ITS CONFORMITY TO ANY REPRESENTATION OR</span>
<a name="l00033"></a>00033 <span class="comment"> * DESCRIPTION, OR THE EXISTENCE OF ANY LATENT OR PATENT DEFECTS, AND CAVIUM</span>
<a name="l00034"></a>00034 <span class="comment"> * SPECIFICALLY DISCLAIMS ALL IMPLIED (IF ANY) WARRANTIES OF TITLE,</span>
<a name="l00035"></a>00035 <span class="comment"> * MERCHANTABILITY, NONINFRINGEMENT, FITNESS FOR A PARTICULAR PURPOSE, LACK OF</span>
<a name="l00036"></a>00036 <span class="comment"> * VIRUSES, ACCURACY OR COMPLETENESS, QUIET ENJOYMENT, QUIET POSSESSION OR</span>
<a name="l00037"></a>00037 <span class="comment"> * CORRESPONDENCE TO DESCRIPTION. THE ENTIRE  RISK ARISING OUT OF USE OR</span>
<a name="l00038"></a>00038 <span class="comment"> * PERFORMANCE OF THE SOFTWARE LIES WITH YOU.</span>
<a name="l00039"></a>00039 <span class="comment"> ***********************license end**************************************/</span>
<a name="l00040"></a>00040 <span class="comment"></span>
<a name="l00041"></a>00041 <span class="comment">/**</span>
<a name="l00042"></a>00042 <span class="comment"> * @file</span>
<a name="l00043"></a>00043 <span class="comment"> *</span>
<a name="l00044"></a>00044 <span class="comment"> * Interface to the hardware Fetch and Add Unit.</span>
<a name="l00045"></a>00045 <span class="comment"> *</span>
<a name="l00046"></a>00046 <span class="comment"> */</span>
<a name="l00047"></a>00047 
<a name="l00048"></a>00048 <span class="preprocessor">#ifndef __CVMX_HWFAU_H__</span>
<a name="l00049"></a>00049 <span class="preprocessor"></span><span class="preprocessor">#define __CVMX_HWFAU_H__</span>
<a name="l00050"></a>00050 <span class="preprocessor"></span>
<a name="l00051"></a><a class="code" href="cvmx-hwfau_8h.html#a3465c3c7d4e2ad221ea653738a750192">00051</a> <span class="keyword">typedef</span> <span class="keywordtype">int</span> <a class="code" href="cvmx-hwfau_8h.html#a3465c3c7d4e2ad221ea653738a750192">cvmx_fau_reg64_t</a>;
<a name="l00052"></a><a class="code" href="cvmx-hwfau_8h.html#a3a150398b7be73063c36a8f346dac05f">00052</a> <span class="keyword">typedef</span> <span class="keywordtype">int</span> <a class="code" href="cvmx-hwfau_8h.html#a3a150398b7be73063c36a8f346dac05f">cvmx_fau_reg32_t</a>;
<a name="l00053"></a><a class="code" href="cvmx-hwfau_8h.html#ade6a077fdd26b61ed33f4e8ce904b265">00053</a> <span class="keyword">typedef</span> <span class="keywordtype">int</span> <a class="code" href="cvmx-hwfau_8h.html#ade6a077fdd26b61ed33f4e8ce904b265">cvmx_fau_reg16_t</a>;
<a name="l00054"></a><a class="code" href="cvmx-hwfau_8h.html#a48f33dfa7cba07ea5e58029ddb1a8801">00054</a> <span class="keyword">typedef</span> <span class="keywordtype">int</span> <a class="code" href="cvmx-hwfau_8h.html#a48f33dfa7cba07ea5e58029ddb1a8801">cvmx_fau_reg8_t</a>;
<a name="l00055"></a>00055 
<a name="l00056"></a><a class="code" href="cvmx-hwfau_8h.html#afef93f73c08e9b06fa8d43448f725d4b">00056</a> <span class="preprocessor">#define CVMX_FAU_REG_ANY    -1</span>
<a name="l00057"></a>00057 <span class="preprocessor"></span>
<a name="l00058"></a>00058 <span class="preprocessor">#ifdef  __cplusplus</span>
<a name="l00059"></a>00059 <span class="preprocessor"></span><span class="comment">/* *INDENT-OFF* */</span>
<a name="l00060"></a>00060 <span class="keyword">extern</span> <span class="stringliteral">&quot;C&quot;</span> {
<a name="l00061"></a>00061 <span class="comment">/* *INDENT-ON* */</span>
<a name="l00062"></a>00062 <span class="preprocessor">#endif</span>
<a name="l00063"></a>00063 <span class="preprocessor"></span>
<a name="l00064"></a>00064 <span class="comment">/*</span>
<a name="l00065"></a>00065 <span class="comment"> * Octeon Fetch and Add Unit (FAU)</span>
<a name="l00066"></a>00066 <span class="comment"> */</span>
<a name="l00067"></a>00067 
<a name="l00068"></a><a class="code" href="cvmx-hwfau_8h.html#a18c0dab28de6f6819c37a81538e1e5d5">00068</a> <span class="preprocessor">#define CVMX_FAU_LOAD_IO_ADDRESS    cvmx_build_io_address(0x1e, 0)</span>
<a name="l00069"></a><a class="code" href="cvmx-hwfau_8h.html#a872e293c28803679ec85edb91e1c1d7c">00069</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_FAU_BITS_SCRADDR       63,56</span>
<a name="l00070"></a><a class="code" href="cvmx-hwfau_8h.html#a40ff5d92b1743cda87fece483b19e7ed">00070</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_FAU_BITS_LEN           55,48</span>
<a name="l00071"></a><a class="code" href="cvmx-hwfau_8h.html#a215cae52e048f97e529fb699e73ced98">00071</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_FAU_BITS_INEVAL        35,14</span>
<a name="l00072"></a><a class="code" href="cvmx-hwfau_8h.html#a291a6803a7a02040b7ac482b4ece2ed3">00072</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_FAU_BITS_TAGWAIT       13,13</span>
<a name="l00073"></a><a class="code" href="cvmx-hwfau_8h.html#a5b808a1d9fcc1793ffe2aa9db937baeb">00073</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_FAU_BITS_NOADD         13,13</span>
<a name="l00074"></a><a class="code" href="cvmx-hwfau_8h.html#ade8356267c72d662dc82565b6733c79f">00074</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_FAU_BITS_SIZE          12,11</span>
<a name="l00075"></a><a class="code" href="cvmx-hwfau_8h.html#adc489619fe8806613003c3a8cebdfb0d">00075</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_FAU_BITS_REGISTER      10,0</span>
<a name="l00076"></a>00076 <span class="preprocessor"></span>
<a name="l00077"></a><a class="code" href="cvmx-hwfau_8h.html#a0be3091410c191cd43e175c717edf47e">00077</a> <span class="preprocessor">#define CVMX_FAU_MAX_REGISTERS_8  (2048)</span>
<a name="l00078"></a>00078 <span class="preprocessor"></span>
<a name="l00079"></a><a class="code" href="cvmx-hwfau_8h.html#a9cef46258ff45c826eb2e397103c5aef">00079</a> <span class="keyword">typedef</span> <span class="keyword">enum</span> {
<a name="l00080"></a><a class="code" href="cvmx-hwfau_8h.html#a9cef46258ff45c826eb2e397103c5aefab7b0fde9afae847fc82176a8737eed7c">00080</a>     <a class="code" href="cvmx-hwfau_8h.html#a9cef46258ff45c826eb2e397103c5aefab7b0fde9afae847fc82176a8737eed7c">CVMX_FAU_OP_SIZE_8</a> = 0,
<a name="l00081"></a><a class="code" href="cvmx-hwfau_8h.html#a9cef46258ff45c826eb2e397103c5aefaa3dbd53f1d6278df6a0c660f66dac4fe">00081</a>     <a class="code" href="cvmx-hwfau_8h.html#a9cef46258ff45c826eb2e397103c5aefaa3dbd53f1d6278df6a0c660f66dac4fe">CVMX_FAU_OP_SIZE_16</a> = 1,
<a name="l00082"></a><a class="code" href="cvmx-hwfau_8h.html#a9cef46258ff45c826eb2e397103c5aefad1aea53d9aa5ee1c2d5b877186d6828b">00082</a>     <a class="code" href="cvmx-hwfau_8h.html#a9cef46258ff45c826eb2e397103c5aefad1aea53d9aa5ee1c2d5b877186d6828b">CVMX_FAU_OP_SIZE_32</a> = 2,
<a name="l00083"></a><a class="code" href="cvmx-hwfau_8h.html#a9cef46258ff45c826eb2e397103c5aefa579705e212766d19ab7ccb280a79c954">00083</a>     <a class="code" href="cvmx-hwfau_8h.html#a9cef46258ff45c826eb2e397103c5aefa579705e212766d19ab7ccb280a79c954">CVMX_FAU_OP_SIZE_64</a> = 3
<a name="l00084"></a>00084 } <a class="code" href="cvmx-hwfau_8h.html#a9cef46258ff45c826eb2e397103c5aef">cvmx_fau_op_size_t</a>;
<a name="l00085"></a>00085 <span class="comment"></span>
<a name="l00086"></a>00086 <span class="comment">/**</span>
<a name="l00087"></a>00087 <span class="comment"> * Tagwait return definition. If a timeout occurs, the error</span>
<a name="l00088"></a>00088 <span class="comment"> * bit will be set. Otherwise the value of the register before</span>
<a name="l00089"></a>00089 <span class="comment"> * the update will be returned.</span>
<a name="l00090"></a>00090 <span class="comment"> */</span>
<a name="l00091"></a><a class="code" href="structcvmx__fau__tagwait64__t.html">00091</a> <span class="keyword">typedef</span> <span class="keyword">struct </span>{
<a name="l00092"></a><a class="code" href="structcvmx__fau__tagwait64__t.html#abfbc1fc7a7bf65c1dc5874ff7c40bbbd">00092</a>     uint64_t error:1;
<a name="l00093"></a><a class="code" href="structcvmx__fau__tagwait64__t.html#ac99a508417b4b6f42c868a3bd3ae9b4a">00093</a>     int64_t value:63;
<a name="l00094"></a>00094 } <a class="code" href="structcvmx__fau__tagwait64__t.html" title="Tagwait return definition.">cvmx_fau_tagwait64_t</a>;
<a name="l00095"></a>00095 <span class="comment"></span>
<a name="l00096"></a>00096 <span class="comment">/**</span>
<a name="l00097"></a>00097 <span class="comment"> * Tagwait return definition. If a timeout occurs, the error</span>
<a name="l00098"></a>00098 <span class="comment"> * bit will be set. Otherwise the value of the register before</span>
<a name="l00099"></a>00099 <span class="comment"> * the update will be returned.</span>
<a name="l00100"></a>00100 <span class="comment"> */</span>
<a name="l00101"></a><a class="code" href="structcvmx__fau__tagwait32__t.html">00101</a> <span class="keyword">typedef</span> <span class="keyword">struct </span>{
<a name="l00102"></a><a class="code" href="structcvmx__fau__tagwait32__t.html#ac667a514fc2484881c94512e4695099f">00102</a>     uint64_t error:1;
<a name="l00103"></a><a class="code" href="structcvmx__fau__tagwait32__t.html#a45b17cddec4211bf42d2c0b5dc2936ce">00103</a>     int32_t value:31;
<a name="l00104"></a>00104 } <a class="code" href="structcvmx__fau__tagwait32__t.html" title="Tagwait return definition.">cvmx_fau_tagwait32_t</a>;
<a name="l00105"></a>00105 <span class="comment"></span>
<a name="l00106"></a>00106 <span class="comment">/**</span>
<a name="l00107"></a>00107 <span class="comment"> * Tagwait return definition. If a timeout occurs, the error</span>
<a name="l00108"></a>00108 <span class="comment"> * bit will be set. Otherwise the value of the register before</span>
<a name="l00109"></a>00109 <span class="comment"> * the update will be returned.</span>
<a name="l00110"></a>00110 <span class="comment"> */</span>
<a name="l00111"></a><a class="code" href="structcvmx__fau__tagwait16__t.html">00111</a> <span class="keyword">typedef</span> <span class="keyword">struct </span>{
<a name="l00112"></a><a class="code" href="structcvmx__fau__tagwait16__t.html#a56c11e13d3d7d03f5191ade0a1f077ae">00112</a>     uint64_t error:1;
<a name="l00113"></a><a class="code" href="structcvmx__fau__tagwait16__t.html#a7ec18d282e86cbe492ad9938b593d8e9">00113</a>     int16_t value:15;
<a name="l00114"></a>00114 } <a class="code" href="structcvmx__fau__tagwait16__t.html" title="Tagwait return definition.">cvmx_fau_tagwait16_t</a>;
<a name="l00115"></a>00115 <span class="comment"></span>
<a name="l00116"></a>00116 <span class="comment">/**</span>
<a name="l00117"></a>00117 <span class="comment"> * Tagwait return definition. If a timeout occurs, the error</span>
<a name="l00118"></a>00118 <span class="comment"> * bit will be set. Otherwise the value of the register before</span>
<a name="l00119"></a>00119 <span class="comment"> * the update will be returned.</span>
<a name="l00120"></a>00120 <span class="comment"> */</span>
<a name="l00121"></a><a class="code" href="structcvmx__fau__tagwait8__t.html">00121</a> <span class="keyword">typedef</span> <span class="keyword">struct </span>{
<a name="l00122"></a><a class="code" href="structcvmx__fau__tagwait8__t.html#a072c74488832b47e2584a91564bc4b6b">00122</a>     uint64_t error:1;
<a name="l00123"></a><a class="code" href="structcvmx__fau__tagwait8__t.html#a9299116c7cc004f61a701d0c1cd61db3">00123</a>     int8_t value:7;
<a name="l00124"></a>00124 } <a class="code" href="structcvmx__fau__tagwait8__t.html" title="Tagwait return definition.">cvmx_fau_tagwait8_t</a>;
<a name="l00125"></a>00125 <span class="comment"></span>
<a name="l00126"></a>00126 <span class="comment">/**</span>
<a name="l00127"></a>00127 <span class="comment"> * Asynchronous tagwait return definition. If a timeout occurs,</span>
<a name="l00128"></a>00128 <span class="comment"> * the error bit will be set. Otherwise the value of the</span>
<a name="l00129"></a>00129 <span class="comment"> * register before the update will be returned.</span>
<a name="l00130"></a>00130 <span class="comment"> */</span>
<a name="l00131"></a><a class="code" href="unioncvmx__fau__async__tagwait__result__t.html">00131</a> <span class="keyword">typedef</span> <span class="keyword">union </span>{
<a name="l00132"></a><a class="code" href="unioncvmx__fau__async__tagwait__result__t.html#a8c0fdc950b6980d2efc5160f3e04aabd">00132</a>     uint64_t u64;
<a name="l00133"></a>00133     <span class="keyword">struct </span>{
<a name="l00134"></a><a class="code" href="unioncvmx__fau__async__tagwait__result__t.html#ad43e00c54db5d3dffebfd45bcf49eaf2">00134</a>         uint64_t invalid:1;
<a name="l00135"></a><a class="code" href="unioncvmx__fau__async__tagwait__result__t.html#a6d8c5524c0bb1c3dbf283b2755bdf7b9">00135</a>         uint64_t data:63;   <span class="comment">/* unpredictable if invalid is set */</span>
<a name="l00136"></a>00136     } <a class="code" href="cvmx-coremask_8c.html#a7cc33a7fd56e1ab82f778fe3f0e88c25">s</a>;
<a name="l00137"></a>00137 } <a class="code" href="unioncvmx__fau__async__tagwait__result__t.html" title="Asynchronous tagwait return definition.">cvmx_fau_async_tagwait_result_t</a>;
<a name="l00138"></a>00138 
<a name="l00139"></a>00139 <span class="preprocessor">#ifdef __LITTLE_ENDIAN_BITFIELD</span>
<a name="l00140"></a>00140 <span class="preprocessor"></span><span class="preprocessor">#define SWIZZLE_8  0x7</span>
<a name="l00141"></a>00141 <span class="preprocessor"></span><span class="preprocessor">#define SWIZZLE_16 0x6</span>
<a name="l00142"></a>00142 <span class="preprocessor"></span><span class="preprocessor">#define SWIZZLE_32 0x4</span>
<a name="l00143"></a>00143 <span class="preprocessor"></span><span class="preprocessor">#else</span>
<a name="l00144"></a><a class="code" href="cvmx-hwfau_8h.html#a0e9a0c4ed2ad2e5948694715c4c3d640">00144</a> <span class="preprocessor"></span><span class="preprocessor">#define SWIZZLE_8  0</span>
<a name="l00145"></a><a class="code" href="cvmx-hwfau_8h.html#a4e8b4bae3f12c4653c76f7a83dee9ce8">00145</a> <span class="preprocessor"></span><span class="preprocessor">#define SWIZZLE_16 0</span>
<a name="l00146"></a><a class="code" href="cvmx-hwfau_8h.html#ab39a1e2a3afe6ceb0ef77a40551f4a5b">00146</a> <span class="preprocessor"></span><span class="preprocessor">#define SWIZZLE_32 0</span>
<a name="l00147"></a>00147 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00148"></a>00148 <span class="preprocessor"></span><span class="comment"></span>
<a name="l00149"></a>00149 <span class="comment">/**</span>
<a name="l00150"></a>00150 <span class="comment"> * @INTERNAL</span>
<a name="l00151"></a>00151 <span class="comment"> * Builds a store I/O address for writing to the FAU</span>
<a name="l00152"></a>00152 <span class="comment"> *</span>
<a name="l00153"></a>00153 <span class="comment"> * @param noadd  0 = Store value is atomically added to the current value</span>
<a name="l00154"></a>00154 <span class="comment"> *               1 = Store value is atomically written over the current value</span>
<a name="l00155"></a>00155 <span class="comment"> * @param reg    FAU atomic register to access. 0 &lt;= reg &lt; 2048.</span>
<a name="l00156"></a>00156 <span class="comment"> *               - Step by 2 for 16 bit access.</span>
<a name="l00157"></a>00157 <span class="comment"> *               - Step by 4 for 32 bit access.</span>
<a name="l00158"></a>00158 <span class="comment"> *               - Step by 8 for 64 bit access.</span>
<a name="l00159"></a>00159 <span class="comment"> * @return Address to store for atomic update</span>
<a name="l00160"></a>00160 <span class="comment"> */</span>
<a name="l00161"></a><a class="code" href="cvmx-hwfau_8h.html#abaa236d4ab91f1145dc24a30842af3e5">00161</a> <span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-hwfau_8h.html#abaa236d4ab91f1145dc24a30842af3e5" title="Internal use function.">__cvmx_hwfau_store_address</a>(uint64_t noadd, uint64_t reg)
<a name="l00162"></a>00162 {
<a name="l00163"></a>00163     <span class="keywordflow">return</span> (<a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(<a class="code" href="cvmx-hwfau_8h.html#a18c0dab28de6f6819c37a81538e1e5d5">CVMX_FAU_LOAD_IO_ADDRESS</a>) |
<a name="l00164"></a>00164         <a class="code" href="cvmx-utils_8h.html#a5e35275ad87abceafa0212fa7cb8450f" title="Perform mask and shift to place the supplied value into the supplied bit rage.">cvmx_build_bits</a>(<a class="code" href="cvmx-hwfau_8h.html#a5b808a1d9fcc1793ffe2aa9db937baeb">CVMX_FAU_BITS_NOADD</a>, noadd) |
<a name="l00165"></a>00165         <a class="code" href="cvmx-utils_8h.html#a5e35275ad87abceafa0212fa7cb8450f" title="Perform mask and shift to place the supplied value into the supplied bit rage.">cvmx_build_bits</a>(<a class="code" href="cvmx-hwfau_8h.html#adc489619fe8806613003c3a8cebdfb0d">CVMX_FAU_BITS_REGISTER</a>, reg));
<a name="l00166"></a>00166 }
<a name="l00167"></a>00167 <span class="comment"></span>
<a name="l00168"></a>00168 <span class="comment">/**</span>
<a name="l00169"></a>00169 <span class="comment"> * @INTERNAL</span>
<a name="l00170"></a>00170 <span class="comment"> * Builds a I/O address for accessing the FAU</span>
<a name="l00171"></a>00171 <span class="comment"> *</span>
<a name="l00172"></a>00172 <span class="comment"> * @param tagwait Should the atomic add wait for the current tag switch</span>
<a name="l00173"></a>00173 <span class="comment"> *                operation to complete.</span>
<a name="l00174"></a>00174 <span class="comment"> *                - 0 = Don&apos;t wait</span>
<a name="l00175"></a>00175 <span class="comment"> *                - 1 = Wait for tag switch to complete</span>
<a name="l00176"></a>00176 <span class="comment"> * @param reg     FAU atomic register to access. 0 &lt;= reg &lt; 2048.</span>
<a name="l00177"></a>00177 <span class="comment"> *                - Step by 2 for 16 bit access.</span>
<a name="l00178"></a>00178 <span class="comment"> *                - Step by 4 for 32 bit access.</span>
<a name="l00179"></a>00179 <span class="comment"> *                - Step by 8 for 64 bit access.</span>
<a name="l00180"></a>00180 <span class="comment"> * @param value   Signed value to add.</span>
<a name="l00181"></a>00181 <span class="comment"> *                Note: When performing 32 and 64 bit access, only the low</span>
<a name="l00182"></a>00182 <span class="comment"> *                22 bits are available.</span>
<a name="l00183"></a>00183 <span class="comment"> * @return Address to read from for atomic update</span>
<a name="l00184"></a><a class="code" href="cvmx-hwfau_8h.html#ac68c436008b7ac378f8b92ea1818c4c6">00184</a> <span class="comment"> */</span> <span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-hwfau_8h.html#ac68c436008b7ac378f8b92ea1818c4c6" title="Internal use function.">__cvmx_hwfau_atomic_address</a>(uint64_t tagwait, uint64_t reg, int64_t value)
<a name="l00185"></a>00185 {
<a name="l00186"></a>00186     <span class="keywordflow">return</span> (<a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(<a class="code" href="cvmx-hwfau_8h.html#a18c0dab28de6f6819c37a81538e1e5d5">CVMX_FAU_LOAD_IO_ADDRESS</a>) |
<a name="l00187"></a>00187         <a class="code" href="cvmx-utils_8h.html#a5e35275ad87abceafa0212fa7cb8450f" title="Perform mask and shift to place the supplied value into the supplied bit rage.">cvmx_build_bits</a>(<a class="code" href="cvmx-hwfau_8h.html#a215cae52e048f97e529fb699e73ced98">CVMX_FAU_BITS_INEVAL</a>, value) |
<a name="l00188"></a>00188         <a class="code" href="cvmx-utils_8h.html#a5e35275ad87abceafa0212fa7cb8450f" title="Perform mask and shift to place the supplied value into the supplied bit rage.">cvmx_build_bits</a>(<a class="code" href="cvmx-hwfau_8h.html#a291a6803a7a02040b7ac482b4ece2ed3">CVMX_FAU_BITS_TAGWAIT</a>, tagwait) |
<a name="l00189"></a>00189         <a class="code" href="cvmx-utils_8h.html#a5e35275ad87abceafa0212fa7cb8450f" title="Perform mask and shift to place the supplied value into the supplied bit rage.">cvmx_build_bits</a>(<a class="code" href="cvmx-hwfau_8h.html#adc489619fe8806613003c3a8cebdfb0d">CVMX_FAU_BITS_REGISTER</a>, reg));
<a name="l00190"></a>00190 }
<a name="l00191"></a>00191 <span class="comment"></span>
<a name="l00192"></a>00192 <span class="comment">/**</span>
<a name="l00193"></a>00193 <span class="comment"> * Perform an atomic 64 bit add</span>
<a name="l00194"></a>00194 <span class="comment"> *</span>
<a name="l00195"></a>00195 <span class="comment"> * @param reg     FAU atomic register to access. 0 &lt;= reg &lt; 2048.</span>
<a name="l00196"></a>00196 <span class="comment"> *                - Step by 8 for 64 bit access.</span>
<a name="l00197"></a>00197 <span class="comment"> * @param value   Signed value to add.</span>
<a name="l00198"></a>00198 <span class="comment"> *                Note: Only the low 22 bits are available.</span>
<a name="l00199"></a>00199 <span class="comment"> * @return Value of the register before the update</span>
<a name="l00200"></a>00200 <span class="comment"> */</span>
<a name="l00201"></a><a class="code" href="cvmx-hwfau_8h.html#abc9635a6bafd8e51153623ea44e23e1f">00201</a> <span class="keyword">static</span> <span class="keyword">inline</span> int64_t <a class="code" href="cvmx-hwfau_8h.html#abc9635a6bafd8e51153623ea44e23e1f" title="Perform an atomic 64 bit add.">cvmx_hwfau_fetch_and_add64</a>(<a class="code" href="cvmx-hwfau_8h.html#a3465c3c7d4e2ad221ea653738a750192">cvmx_fau_reg64_t</a> reg, int64_t value)
<a name="l00202"></a>00202 {
<a name="l00203"></a>00203     <span class="keywordflow">return</span> <a class="code" href="cvmx-access_8h.html#ab38bd71cff3ff0836043d68cc34fd908">cvmx_read64_int64</a>(<a class="code" href="cvmx-hwfau_8h.html#ac68c436008b7ac378f8b92ea1818c4c6" title="Internal use function.">__cvmx_hwfau_atomic_address</a>(0, reg, value));
<a name="l00204"></a>00204 }
<a name="l00205"></a>00205 <span class="comment"></span>
<a name="l00206"></a>00206 <span class="comment">/**</span>
<a name="l00207"></a>00207 <span class="comment"> * Perform an atomic 32 bit add</span>
<a name="l00208"></a>00208 <span class="comment"> *</span>
<a name="l00209"></a>00209 <span class="comment"> * @param reg     FAU atomic register to access. 0 &lt;= reg &lt; 2048.</span>
<a name="l00210"></a>00210 <span class="comment"> *                - Step by 4 for 32 bit access.</span>
<a name="l00211"></a>00211 <span class="comment"> * @param value   Signed value to add.</span>
<a name="l00212"></a>00212 <span class="comment"> *                Note: Only the low 22 bits are available.</span>
<a name="l00213"></a>00213 <span class="comment"> * @return Value of the register before the update</span>
<a name="l00214"></a>00214 <span class="comment"> */</span>
<a name="l00215"></a><a class="code" href="cvmx-hwfau_8h.html#ac1d8f66e29a8f4018fcac31031a36f32">00215</a> <span class="keyword">static</span> <span class="keyword">inline</span> int32_t <a class="code" href="cvmx-hwfau_8h.html#ac1d8f66e29a8f4018fcac31031a36f32" title="Perform an atomic 32 bit add.">cvmx_hwfau_fetch_and_add32</a>(<a class="code" href="cvmx-hwfau_8h.html#a3a150398b7be73063c36a8f346dac05f">cvmx_fau_reg32_t</a> reg, int32_t value)
<a name="l00216"></a>00216 {
<a name="l00217"></a>00217     reg ^= <a class="code" href="cvmx-hwfau_8h.html#ab39a1e2a3afe6ceb0ef77a40551f4a5b">SWIZZLE_32</a>;
<a name="l00218"></a>00218     <span class="keywordflow">return</span> <a class="code" href="cvmx-access_8h.html#a72f4c01252d56402e0d80f1018f3916f">cvmx_read64_int32</a>(<a class="code" href="cvmx-hwfau_8h.html#ac68c436008b7ac378f8b92ea1818c4c6" title="Internal use function.">__cvmx_hwfau_atomic_address</a>(0, reg, value));
<a name="l00219"></a>00219 }
<a name="l00220"></a>00220 <span class="comment"></span>
<a name="l00221"></a>00221 <span class="comment">/**</span>
<a name="l00222"></a>00222 <span class="comment"> * Perform an atomic 16 bit add</span>
<a name="l00223"></a>00223 <span class="comment"> *</span>
<a name="l00224"></a>00224 <span class="comment"> * @param reg     FAU atomic register to access. 0 &lt;= reg &lt; 2048.</span>
<a name="l00225"></a>00225 <span class="comment"> *                - Step by 2 for 16 bit access.</span>
<a name="l00226"></a>00226 <span class="comment"> * @param value   Signed value to add.</span>
<a name="l00227"></a>00227 <span class="comment"> * @return Value of the register before the update</span>
<a name="l00228"></a>00228 <span class="comment"> */</span>
<a name="l00229"></a><a class="code" href="cvmx-hwfau_8h.html#aa18c9e999b7d78c69e91633d99f04a75">00229</a> <span class="keyword">static</span> <span class="keyword">inline</span> int16_t <a class="code" href="cvmx-hwfau_8h.html#aa18c9e999b7d78c69e91633d99f04a75" title="Perform an atomic 16 bit add.">cvmx_hwfau_fetch_and_add16</a>(<a class="code" href="cvmx-hwfau_8h.html#ade6a077fdd26b61ed33f4e8ce904b265">cvmx_fau_reg16_t</a> reg, int16_t value)
<a name="l00230"></a>00230 {
<a name="l00231"></a>00231     reg ^= <a class="code" href="cvmx-hwfau_8h.html#a4e8b4bae3f12c4653c76f7a83dee9ce8">SWIZZLE_16</a>;
<a name="l00232"></a>00232     <span class="keywordflow">return</span> <a class="code" href="cvmx-access_8h.html#a550b0806f4d485f4968ac7e6e3423f20">cvmx_read64_int16</a>(<a class="code" href="cvmx-hwfau_8h.html#ac68c436008b7ac378f8b92ea1818c4c6" title="Internal use function.">__cvmx_hwfau_atomic_address</a>(0, reg, value));
<a name="l00233"></a>00233 }
<a name="l00234"></a>00234 <span class="comment"></span>
<a name="l00235"></a>00235 <span class="comment">/**</span>
<a name="l00236"></a>00236 <span class="comment"> * Perform an atomic 8 bit add</span>
<a name="l00237"></a>00237 <span class="comment"> *</span>
<a name="l00238"></a>00238 <span class="comment"> * @param reg     FAU atomic register to access. 0 &lt;= reg &lt; 2048.</span>
<a name="l00239"></a>00239 <span class="comment"> * @param value   Signed value to add.</span>
<a name="l00240"></a>00240 <span class="comment"> * @return Value of the register before the update</span>
<a name="l00241"></a>00241 <span class="comment"> */</span>
<a name="l00242"></a><a class="code" href="cvmx-hwfau_8h.html#afc39aeb299152c0310563f07a2e9a5eb">00242</a> <span class="keyword">static</span> <span class="keyword">inline</span> int8_t <a class="code" href="cvmx-hwfau_8h.html#afc39aeb299152c0310563f07a2e9a5eb" title="Perform an atomic 8 bit add.">cvmx_hwfau_fetch_and_add8</a>(<a class="code" href="cvmx-hwfau_8h.html#a48f33dfa7cba07ea5e58029ddb1a8801">cvmx_fau_reg8_t</a> reg, int8_t value)
<a name="l00243"></a>00243 {
<a name="l00244"></a>00244     reg ^= <a class="code" href="cvmx-hwfau_8h.html#a0e9a0c4ed2ad2e5948694715c4c3d640">SWIZZLE_8</a>;
<a name="l00245"></a>00245     <span class="keywordflow">return</span> <a class="code" href="cvmx-access_8h.html#adead3d3ca39947be354b81f934c5e9ff">cvmx_read64_int8</a>(<a class="code" href="cvmx-hwfau_8h.html#ac68c436008b7ac378f8b92ea1818c4c6" title="Internal use function.">__cvmx_hwfau_atomic_address</a>(0, reg, value));
<a name="l00246"></a>00246 }
<a name="l00247"></a>00247 <span class="comment"></span>
<a name="l00248"></a>00248 <span class="comment">/**</span>
<a name="l00249"></a>00249 <span class="comment"> * Perform an atomic 64 bit add after the current tag switch</span>
<a name="l00250"></a>00250 <span class="comment"> * completes</span>
<a name="l00251"></a>00251 <span class="comment"> *</span>
<a name="l00252"></a>00252 <span class="comment"> * @param reg    FAU atomic register to access. 0 &lt;= reg &lt; 2048.</span>
<a name="l00253"></a>00253 <span class="comment"> *               - Step by 8 for 64 bit access.</span>
<a name="l00254"></a>00254 <span class="comment"> * @param value  Signed value to add.</span>
<a name="l00255"></a>00255 <span class="comment"> *               Note: Only the low 22 bits are available.</span>
<a name="l00256"></a>00256 <span class="comment"> * @return If a timeout occurs, the error bit will be set. Otherwise</span>
<a name="l00257"></a>00257 <span class="comment"> *         the value of the register before the update will be</span>
<a name="l00258"></a>00258 <span class="comment"> *         returned</span>
<a name="l00259"></a>00259 <span class="comment"> */</span>
<a name="l00260"></a><a class="code" href="cvmx-hwfau_8h.html#a0e86a2396820007227adb034478d94e7">00260</a> <span class="keyword">static</span> <span class="keyword">inline</span> <a class="code" href="structcvmx__fau__tagwait64__t.html" title="Tagwait return definition.">cvmx_fau_tagwait64_t</a> <a class="code" href="cvmx-hwfau_8h.html#a0e86a2396820007227adb034478d94e7" title="Perform an atomic 64 bit add after the current tag switch completes.">cvmx_hwfau_tagwait_fetch_and_add64</a>(<a class="code" href="cvmx-hwfau_8h.html#a3465c3c7d4e2ad221ea653738a750192">cvmx_fau_reg64_t</a> reg, int64_t value)
<a name="l00261"></a>00261 {
<a name="l00262"></a>00262     <span class="keyword">union </span>{
<a name="l00263"></a>00263         uint64_t i64;
<a name="l00264"></a>00264         <a class="code" href="structcvmx__fau__tagwait64__t.html" title="Tagwait return definition.">cvmx_fau_tagwait64_t</a> t;
<a name="l00265"></a>00265     } result;
<a name="l00266"></a>00266     result.i64 = <a class="code" href="cvmx-access_8h.html#ab38bd71cff3ff0836043d68cc34fd908">cvmx_read64_int64</a>(<a class="code" href="cvmx-hwfau_8h.html#ac68c436008b7ac378f8b92ea1818c4c6" title="Internal use function.">__cvmx_hwfau_atomic_address</a>(1, reg, value));
<a name="l00267"></a>00267         
<a name="l00268"></a>00268     <span class="keywordflow">return</span> result.t;
<a name="l00269"></a>00269 }
<a name="l00270"></a>00270 <span class="comment"></span>
<a name="l00271"></a>00271 <span class="comment">/**</span>
<a name="l00272"></a>00272 <span class="comment"> * Perform an atomic 32 bit add after the current tag switch</span>
<a name="l00273"></a>00273 <span class="comment"> * completes</span>
<a name="l00274"></a>00274 <span class="comment"> *</span>
<a name="l00275"></a>00275 <span class="comment"> * @param reg    FAU atomic register to access. 0 &lt;= reg &lt; 2048.</span>
<a name="l00276"></a>00276 <span class="comment"> *               - Step by 4 for 32 bit access.</span>
<a name="l00277"></a>00277 <span class="comment"> * @param value  Signed value to add.</span>
<a name="l00278"></a>00278 <span class="comment"> *               Note: Only the low 22 bits are available.</span>
<a name="l00279"></a>00279 <span class="comment"> * @return If a timeout occurs, the error bit will be set. Otherwise</span>
<a name="l00280"></a>00280 <span class="comment"> *         the value of the register before the update will be</span>
<a name="l00281"></a>00281 <span class="comment"> *         returned</span>
<a name="l00282"></a>00282 <span class="comment"> */</span>
<a name="l00283"></a><a class="code" href="cvmx-hwfau_8h.html#a04cffc85063ba00e56bc6c685141a098">00283</a> <span class="keyword">static</span> <span class="keyword">inline</span> <a class="code" href="structcvmx__fau__tagwait32__t.html" title="Tagwait return definition.">cvmx_fau_tagwait32_t</a> <a class="code" href="cvmx-hwfau_8h.html#a04cffc85063ba00e56bc6c685141a098" title="Perform an atomic 32 bit add after the current tag switch completes.">cvmx_hwfau_tagwait_fetch_and_add32</a>(<a class="code" href="cvmx-hwfau_8h.html#a3a150398b7be73063c36a8f346dac05f">cvmx_fau_reg32_t</a> reg, int32_t value)
<a name="l00284"></a>00284 {
<a name="l00285"></a>00285     <span class="keyword">union </span>{
<a name="l00286"></a>00286         uint64_t i32;
<a name="l00287"></a>00287         <a class="code" href="structcvmx__fau__tagwait32__t.html" title="Tagwait return definition.">cvmx_fau_tagwait32_t</a> t;
<a name="l00288"></a>00288     } result;
<a name="l00289"></a>00289     reg ^= <a class="code" href="cvmx-hwfau_8h.html#ab39a1e2a3afe6ceb0ef77a40551f4a5b">SWIZZLE_32</a>;
<a name="l00290"></a>00290     result.i32 = <a class="code" href="cvmx-access_8h.html#a72f4c01252d56402e0d80f1018f3916f">cvmx_read64_int32</a>(<a class="code" href="cvmx-hwfau_8h.html#ac68c436008b7ac378f8b92ea1818c4c6" title="Internal use function.">__cvmx_hwfau_atomic_address</a>(1, reg, value));
<a name="l00291"></a>00291     <span class="keywordflow">return</span> result.t;
<a name="l00292"></a>00292 }
<a name="l00293"></a>00293 <span class="comment"></span>
<a name="l00294"></a>00294 <span class="comment">/**</span>
<a name="l00295"></a>00295 <span class="comment"> * Perform an atomic 16 bit add after the current tag switch</span>
<a name="l00296"></a>00296 <span class="comment"> * completes</span>
<a name="l00297"></a>00297 <span class="comment"> *</span>
<a name="l00298"></a>00298 <span class="comment"> * @param reg    FAU atomic register to access. 0 &lt;= reg &lt; 2048.</span>
<a name="l00299"></a>00299 <span class="comment"> *               - Step by 2 for 16 bit access.</span>
<a name="l00300"></a>00300 <span class="comment"> * @param value  Signed value to add.</span>
<a name="l00301"></a>00301 <span class="comment"> * @return If a timeout occurs, the error bit will be set. Otherwise</span>
<a name="l00302"></a>00302 <span class="comment"> *         the value of the register before the update will be</span>
<a name="l00303"></a>00303 <span class="comment"> *         returned</span>
<a name="l00304"></a>00304 <span class="comment"> */</span>
<a name="l00305"></a><a class="code" href="cvmx-hwfau_8h.html#acff6e06d215b17ee7aa1d5c271fbd93e">00305</a> <span class="keyword">static</span> <span class="keyword">inline</span> <a class="code" href="structcvmx__fau__tagwait16__t.html" title="Tagwait return definition.">cvmx_fau_tagwait16_t</a> <a class="code" href="cvmx-hwfau_8h.html#acff6e06d215b17ee7aa1d5c271fbd93e" title="Perform an atomic 16 bit add after the current tag switch completes.">cvmx_hwfau_tagwait_fetch_and_add16</a>(<a class="code" href="cvmx-hwfau_8h.html#ade6a077fdd26b61ed33f4e8ce904b265">cvmx_fau_reg16_t</a> reg, int16_t value)
<a name="l00306"></a>00306 {
<a name="l00307"></a>00307     <span class="keyword">union </span>{
<a name="l00308"></a>00308         uint64_t i16;
<a name="l00309"></a>00309         <a class="code" href="structcvmx__fau__tagwait16__t.html" title="Tagwait return definition.">cvmx_fau_tagwait16_t</a> t;
<a name="l00310"></a>00310     } result;
<a name="l00311"></a>00311     reg ^= <a class="code" href="cvmx-hwfau_8h.html#a4e8b4bae3f12c4653c76f7a83dee9ce8">SWIZZLE_16</a>;
<a name="l00312"></a>00312     result.i16 = <a class="code" href="cvmx-access_8h.html#a550b0806f4d485f4968ac7e6e3423f20">cvmx_read64_int16</a>(<a class="code" href="cvmx-hwfau_8h.html#ac68c436008b7ac378f8b92ea1818c4c6" title="Internal use function.">__cvmx_hwfau_atomic_address</a>(1, reg, value));
<a name="l00313"></a>00313     <span class="keywordflow">return</span> result.t;
<a name="l00314"></a>00314 }
<a name="l00315"></a>00315 <span class="comment"></span>
<a name="l00316"></a>00316 <span class="comment">/**</span>
<a name="l00317"></a>00317 <span class="comment"> * Perform an atomic 8 bit add after the current tag switch</span>
<a name="l00318"></a>00318 <span class="comment"> * completes</span>
<a name="l00319"></a>00319 <span class="comment"> *</span>
<a name="l00320"></a>00320 <span class="comment"> * @param reg    FAU atomic register to access. 0 &lt;= reg &lt; 2048.</span>
<a name="l00321"></a>00321 <span class="comment"> * @param value  Signed value to add.</span>
<a name="l00322"></a>00322 <span class="comment"> * @return If a timeout occurs, the error bit will be set. Otherwise</span>
<a name="l00323"></a>00323 <span class="comment"> *         the value of the register before the update will be</span>
<a name="l00324"></a>00324 <span class="comment"> *         returned</span>
<a name="l00325"></a>00325 <span class="comment"> */</span>
<a name="l00326"></a><a class="code" href="cvmx-hwfau_8h.html#aea8d3e3ae81b2e29a4b0702294ed63d8">00326</a> <span class="keyword">static</span> <span class="keyword">inline</span> <a class="code" href="structcvmx__fau__tagwait8__t.html" title="Tagwait return definition.">cvmx_fau_tagwait8_t</a> <a class="code" href="cvmx-hwfau_8h.html#aea8d3e3ae81b2e29a4b0702294ed63d8" title="Perform an atomic 8 bit add after the current tag switch completes.">cvmx_hwfau_tagwait_fetch_and_add8</a>(<a class="code" href="cvmx-hwfau_8h.html#a48f33dfa7cba07ea5e58029ddb1a8801">cvmx_fau_reg8_t</a> reg, int8_t value)
<a name="l00327"></a>00327 {
<a name="l00328"></a>00328     <span class="keyword">union </span>{
<a name="l00329"></a>00329         uint64_t i8;
<a name="l00330"></a>00330         <a class="code" href="structcvmx__fau__tagwait8__t.html" title="Tagwait return definition.">cvmx_fau_tagwait8_t</a> t;
<a name="l00331"></a>00331     } result;
<a name="l00332"></a>00332     reg ^= <a class="code" href="cvmx-hwfau_8h.html#a0e9a0c4ed2ad2e5948694715c4c3d640">SWIZZLE_8</a>;
<a name="l00333"></a>00333     result.i8 = <a class="code" href="cvmx-access_8h.html#adead3d3ca39947be354b81f934c5e9ff">cvmx_read64_int8</a>(<a class="code" href="cvmx-hwfau_8h.html#ac68c436008b7ac378f8b92ea1818c4c6" title="Internal use function.">__cvmx_hwfau_atomic_address</a>(1, reg, value));
<a name="l00334"></a>00334     <span class="keywordflow">return</span> result.t;
<a name="l00335"></a>00335 }
<a name="l00336"></a>00336 <span class="comment"></span>
<a name="l00337"></a>00337 <span class="comment">/**</span>
<a name="l00338"></a>00338 <span class="comment"> * @INTERNAL</span>
<a name="l00339"></a>00339 <span class="comment"> * Builds I/O data for async operations</span>
<a name="l00340"></a>00340 <span class="comment"> *</span>
<a name="l00341"></a>00341 <span class="comment"> * @param scraddr Scratch pad byte addres to write to.  Must be 8 byte aligned</span>
<a name="l00342"></a>00342 <span class="comment"> * @param value   Signed value to add.</span>
<a name="l00343"></a>00343 <span class="comment"> *                Note: When performing 32 and 64 bit access, only the low</span>
<a name="l00344"></a>00344 <span class="comment"> *                22 bits are available.</span>
<a name="l00345"></a>00345 <span class="comment"> * @param tagwait Should the atomic add wait for the current tag switch</span>
<a name="l00346"></a>00346 <span class="comment"> *                operation to complete.</span>
<a name="l00347"></a>00347 <span class="comment"> *                - 0 = Don&apos;t wait</span>
<a name="l00348"></a>00348 <span class="comment"> *                - 1 = Wait for tag switch to complete</span>
<a name="l00349"></a>00349 <span class="comment"> * @param size    The size of the operation:</span>
<a name="l00350"></a>00350 <span class="comment"> *                - CVMX_FAU_OP_SIZE_8  (0) = 8 bits</span>
<a name="l00351"></a>00351 <span class="comment"> *                - CVMX_FAU_OP_SIZE_16 (1) = 16 bits</span>
<a name="l00352"></a>00352 <span class="comment"> *                - CVMX_FAU_OP_SIZE_32 (2) = 32 bits</span>
<a name="l00353"></a>00353 <span class="comment"> *                - CVMX_FAU_OP_SIZE_64 (3) = 64 bits</span>
<a name="l00354"></a>00354 <span class="comment"> * @param reg     FAU atomic register to access. 0 &lt;= reg &lt; 2048.</span>
<a name="l00355"></a>00355 <span class="comment"> *                - Step by 2 for 16 bit access.</span>
<a name="l00356"></a>00356 <span class="comment"> *                - Step by 4 for 32 bit access.</span>
<a name="l00357"></a>00357 <span class="comment"> *                - Step by 8 for 64 bit access.</span>
<a name="l00358"></a>00358 <span class="comment"> * @return Data to write using cvmx_send_single</span>
<a name="l00359"></a>00359 <span class="comment"> */</span>
<a name="l00360"></a><a class="code" href="cvmx-hwfau_8h.html#ad29252764b0848502bab20ee622e2814">00360</a> <span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-hwfau_8h.html#ad29252764b0848502bab20ee622e2814" title="Internal use function.">__cvmx_fau_iobdma_data</a>(uint64_t scraddr, int64_t value, uint64_t tagwait, <a class="code" href="cvmx-hwfau_8h.html#a9cef46258ff45c826eb2e397103c5aef">cvmx_fau_op_size_t</a> size, uint64_t reg)
<a name="l00361"></a>00361 {
<a name="l00362"></a>00362     <span class="keywordflow">return</span> (<a class="code" href="cvmx-hwfau_8h.html#a18c0dab28de6f6819c37a81538e1e5d5">CVMX_FAU_LOAD_IO_ADDRESS</a> |
<a name="l00363"></a>00363         <a class="code" href="cvmx-utils_8h.html#a5e35275ad87abceafa0212fa7cb8450f" title="Perform mask and shift to place the supplied value into the supplied bit rage.">cvmx_build_bits</a>(<a class="code" href="cvmx-hwfau_8h.html#a872e293c28803679ec85edb91e1c1d7c">CVMX_FAU_BITS_SCRADDR</a>, scraddr &gt;&gt; 3) |
<a name="l00364"></a>00364         <a class="code" href="cvmx-utils_8h.html#a5e35275ad87abceafa0212fa7cb8450f" title="Perform mask and shift to place the supplied value into the supplied bit rage.">cvmx_build_bits</a>(<a class="code" href="cvmx-hwfau_8h.html#a40ff5d92b1743cda87fece483b19e7ed">CVMX_FAU_BITS_LEN</a>, 1) |
<a name="l00365"></a>00365         <a class="code" href="cvmx-utils_8h.html#a5e35275ad87abceafa0212fa7cb8450f" title="Perform mask and shift to place the supplied value into the supplied bit rage.">cvmx_build_bits</a>(<a class="code" href="cvmx-hwfau_8h.html#a215cae52e048f97e529fb699e73ced98">CVMX_FAU_BITS_INEVAL</a>, value) |
<a name="l00366"></a>00366         <a class="code" href="cvmx-utils_8h.html#a5e35275ad87abceafa0212fa7cb8450f" title="Perform mask and shift to place the supplied value into the supplied bit rage.">cvmx_build_bits</a>(<a class="code" href="cvmx-hwfau_8h.html#a291a6803a7a02040b7ac482b4ece2ed3">CVMX_FAU_BITS_TAGWAIT</a>, tagwait) |
<a name="l00367"></a>00367         <a class="code" href="cvmx-utils_8h.html#a5e35275ad87abceafa0212fa7cb8450f" title="Perform mask and shift to place the supplied value into the supplied bit rage.">cvmx_build_bits</a>(<a class="code" href="cvmx-hwfau_8h.html#ade8356267c72d662dc82565b6733c79f">CVMX_FAU_BITS_SIZE</a>, size) |
<a name="l00368"></a>00368         <a class="code" href="cvmx-utils_8h.html#a5e35275ad87abceafa0212fa7cb8450f" title="Perform mask and shift to place the supplied value into the supplied bit rage.">cvmx_build_bits</a>(<a class="code" href="cvmx-hwfau_8h.html#adc489619fe8806613003c3a8cebdfb0d">CVMX_FAU_BITS_REGISTER</a>, reg));
<a name="l00369"></a>00369 }
<a name="l00370"></a>00370 <span class="comment"></span>
<a name="l00371"></a>00371 <span class="comment">/**</span>
<a name="l00372"></a>00372 <span class="comment"> * Perform an async atomic 64 bit add. The old value is</span>
<a name="l00373"></a>00373 <span class="comment"> * placed in the scratch memory at byte address scraddr.</span>
<a name="l00374"></a>00374 <span class="comment"> *</span>
<a name="l00375"></a>00375 <span class="comment"> * @param scraddr Scratch memory byte address to put response in.</span>
<a name="l00376"></a>00376 <span class="comment"> *                Must be 8 byte aligned.</span>
<a name="l00377"></a>00377 <span class="comment"> * @param reg     FAU atomic register to access. 0 &lt;= reg &lt; 2048.</span>
<a name="l00378"></a>00378 <span class="comment"> *                - Step by 8 for 64 bit access.</span>
<a name="l00379"></a>00379 <span class="comment"> * @param value   Signed value to add.</span>
<a name="l00380"></a>00380 <span class="comment"> *                Note: Only the low 22 bits are available.</span>
<a name="l00381"></a>00381 <span class="comment"> * @return Placed in the scratch pad register</span>
<a name="l00382"></a>00382 <span class="comment"> */</span>
<a name="l00383"></a><a class="code" href="cvmx-hwfau_8h.html#a73081f0ee2c72f9b11e26a8fe71976ed">00383</a> <span class="keyword">static</span> <span class="keyword">inline</span> <span class="keywordtype">void</span> <a class="code" href="cvmx-hwfau_8h.html#a73081f0ee2c72f9b11e26a8fe71976ed" title="Perform an async atomic 64 bit add.">cvmx_hwfau_async_fetch_and_add64</a>(uint64_t scraddr, <a class="code" href="cvmx-hwfau_8h.html#a3465c3c7d4e2ad221ea653738a750192">cvmx_fau_reg64_t</a> reg, int64_t value)
<a name="l00384"></a>00384 {
<a name="l00385"></a>00385     <a class="code" href="cvmx-access_8h.html#af44b606589eb9a0fd494b58d84c8b8ba">cvmx_send_single</a>(<a class="code" href="cvmx-hwfau_8h.html#ad29252764b0848502bab20ee622e2814" title="Internal use function.">__cvmx_fau_iobdma_data</a>(scraddr, value, 0, <a class="code" href="cvmx-hwfau_8h.html#a9cef46258ff45c826eb2e397103c5aefa579705e212766d19ab7ccb280a79c954">CVMX_FAU_OP_SIZE_64</a>, reg));
<a name="l00386"></a>00386 }
<a name="l00387"></a>00387 <span class="comment"></span>
<a name="l00388"></a>00388 <span class="comment">/**</span>
<a name="l00389"></a>00389 <span class="comment"> * Perform an async atomic 32 bit add. The old value is</span>
<a name="l00390"></a>00390 <span class="comment"> * placed in the scratch memory at byte address scraddr.</span>
<a name="l00391"></a>00391 <span class="comment"> *</span>
<a name="l00392"></a>00392 <span class="comment"> * @param scraddr Scratch memory byte address to put response in.</span>
<a name="l00393"></a>00393 <span class="comment"> *                Must be 8 byte aligned.</span>
<a name="l00394"></a>00394 <span class="comment"> * @param reg     FAU atomic register to access. 0 &lt;= reg &lt; 2048.</span>
<a name="l00395"></a>00395 <span class="comment"> *                - Step by 4 for 32 bit access.</span>
<a name="l00396"></a>00396 <span class="comment"> * @param value   Signed value to add.</span>
<a name="l00397"></a>00397 <span class="comment"> *                Note: Only the low 22 bits are available.</span>
<a name="l00398"></a>00398 <span class="comment"> * @return Placed in the scratch pad register</span>
<a name="l00399"></a>00399 <span class="comment"> */</span>
<a name="l00400"></a><a class="code" href="cvmx-hwfau_8h.html#a9b8efbca5231906bb01501fe7879887e">00400</a> <span class="keyword">static</span> <span class="keyword">inline</span> <span class="keywordtype">void</span> <a class="code" href="cvmx-hwfau_8h.html#a9b8efbca5231906bb01501fe7879887e" title="Perform an async atomic 32 bit add.">cvmx_hwfau_async_fetch_and_add32</a>(uint64_t scraddr, <a class="code" href="cvmx-hwfau_8h.html#a3a150398b7be73063c36a8f346dac05f">cvmx_fau_reg32_t</a> reg, int32_t value)
<a name="l00401"></a>00401 {
<a name="l00402"></a>00402     <a class="code" href="cvmx-access_8h.html#af44b606589eb9a0fd494b58d84c8b8ba">cvmx_send_single</a>(<a class="code" href="cvmx-hwfau_8h.html#ad29252764b0848502bab20ee622e2814" title="Internal use function.">__cvmx_fau_iobdma_data</a>(scraddr, value, 0, <a class="code" href="cvmx-hwfau_8h.html#a9cef46258ff45c826eb2e397103c5aefad1aea53d9aa5ee1c2d5b877186d6828b">CVMX_FAU_OP_SIZE_32</a>, reg));
<a name="l00403"></a>00403 }
<a name="l00404"></a>00404 <span class="comment"></span>
<a name="l00405"></a>00405 <span class="comment">/**</span>
<a name="l00406"></a>00406 <span class="comment"> * Perform an async atomic 16 bit add. The old value is</span>
<a name="l00407"></a>00407 <span class="comment"> * placed in the scratch memory at byte address scraddr.</span>
<a name="l00408"></a>00408 <span class="comment"> *</span>
<a name="l00409"></a>00409 <span class="comment"> * @param scraddr Scratch memory byte address to put response in.</span>
<a name="l00410"></a>00410 <span class="comment"> *                Must be 8 byte aligned.</span>
<a name="l00411"></a>00411 <span class="comment"> * @param reg     FAU atomic register to access. 0 &lt;= reg &lt; 2048.</span>
<a name="l00412"></a>00412 <span class="comment"> *                - Step by 2 for 16 bit access.</span>
<a name="l00413"></a>00413 <span class="comment"> * @param value   Signed value to add.</span>
<a name="l00414"></a>00414 <span class="comment"> * @return Placed in the scratch pad register</span>
<a name="l00415"></a>00415 <span class="comment"> */</span>
<a name="l00416"></a><a class="code" href="cvmx-hwfau_8h.html#a7686bb40e4af3fe200f5f649a024099d">00416</a> <span class="keyword">static</span> <span class="keyword">inline</span> <span class="keywordtype">void</span> <a class="code" href="cvmx-hwfau_8h.html#a7686bb40e4af3fe200f5f649a024099d" title="Perform an async atomic 16 bit add.">cvmx_hwfau_async_fetch_and_add16</a>(uint64_t scraddr, <a class="code" href="cvmx-hwfau_8h.html#ade6a077fdd26b61ed33f4e8ce904b265">cvmx_fau_reg16_t</a> reg, int16_t value)
<a name="l00417"></a>00417 {
<a name="l00418"></a>00418     <a class="code" href="cvmx-access_8h.html#af44b606589eb9a0fd494b58d84c8b8ba">cvmx_send_single</a>(<a class="code" href="cvmx-hwfau_8h.html#ad29252764b0848502bab20ee622e2814" title="Internal use function.">__cvmx_fau_iobdma_data</a>(scraddr, value, 0, <a class="code" href="cvmx-hwfau_8h.html#a9cef46258ff45c826eb2e397103c5aefaa3dbd53f1d6278df6a0c660f66dac4fe">CVMX_FAU_OP_SIZE_16</a>, reg));
<a name="l00419"></a>00419 }
<a name="l00420"></a>00420 <span class="comment"></span>
<a name="l00421"></a>00421 <span class="comment">/**</span>
<a name="l00422"></a>00422 <span class="comment"> * Perform an async atomic 8 bit add. The old value is</span>
<a name="l00423"></a>00423 <span class="comment"> * placed in the scratch memory at byte address scraddr.</span>
<a name="l00424"></a>00424 <span class="comment"> *</span>
<a name="l00425"></a>00425 <span class="comment"> * @param scraddr Scratch memory byte address to put response in.</span>
<a name="l00426"></a>00426 <span class="comment"> *                Must be 8 byte aligned.</span>
<a name="l00427"></a>00427 <span class="comment"> * @param reg     FAU atomic register to access. 0 &lt;= reg &lt; 2048.</span>
<a name="l00428"></a>00428 <span class="comment"> * @param value   Signed value to add.</span>
<a name="l00429"></a>00429 <span class="comment"> * @return Placed in the scratch pad register</span>
<a name="l00430"></a>00430 <span class="comment"> */</span>
<a name="l00431"></a><a class="code" href="cvmx-hwfau_8h.html#a46e88cb1493a2c645b743fd5e21182cd">00431</a> <span class="keyword">static</span> <span class="keyword">inline</span> <span class="keywordtype">void</span> <a class="code" href="cvmx-hwfau_8h.html#a46e88cb1493a2c645b743fd5e21182cd" title="Perform an async atomic 8 bit add.">cvmx_hwfau_async_fetch_and_add8</a>(uint64_t scraddr, <a class="code" href="cvmx-hwfau_8h.html#a48f33dfa7cba07ea5e58029ddb1a8801">cvmx_fau_reg8_t</a> reg, int8_t value)
<a name="l00432"></a>00432 {
<a name="l00433"></a>00433     <a class="code" href="cvmx-access_8h.html#af44b606589eb9a0fd494b58d84c8b8ba">cvmx_send_single</a>(<a class="code" href="cvmx-hwfau_8h.html#ad29252764b0848502bab20ee622e2814" title="Internal use function.">__cvmx_fau_iobdma_data</a>(scraddr, value, 0, <a class="code" href="cvmx-hwfau_8h.html#a9cef46258ff45c826eb2e397103c5aefab7b0fde9afae847fc82176a8737eed7c">CVMX_FAU_OP_SIZE_8</a>, reg));
<a name="l00434"></a>00434 }
<a name="l00435"></a>00435 <span class="comment"></span>
<a name="l00436"></a>00436 <span class="comment">/**</span>
<a name="l00437"></a>00437 <span class="comment"> * Perform an async atomic 64 bit add after the current tag</span>
<a name="l00438"></a>00438 <span class="comment"> * switch completes.</span>
<a name="l00439"></a>00439 <span class="comment"> *</span>
<a name="l00440"></a>00440 <span class="comment"> * @param scraddr Scratch memory byte address to put response in.</span>
<a name="l00441"></a>00441 <span class="comment"> *                Must be 8 byte aligned.</span>
<a name="l00442"></a>00442 <span class="comment"> *                If a timeout occurs, the error bit (63) will be set. Otherwise</span>
<a name="l00443"></a>00443 <span class="comment"> *                the value of the register before the update will be</span>
<a name="l00444"></a>00444 <span class="comment"> *                returned</span>
<a name="l00445"></a>00445 <span class="comment"> * @param reg     FAU atomic register to access. 0 &lt;= reg &lt; 2048.</span>
<a name="l00446"></a>00446 <span class="comment"> *                - Step by 8 for 64 bit access.</span>
<a name="l00447"></a>00447 <span class="comment"> * @param value   Signed value to add.</span>
<a name="l00448"></a>00448 <span class="comment"> *                Note: Only the low 22 bits are available.</span>
<a name="l00449"></a>00449 <span class="comment"> * @return Placed in the scratch pad register</span>
<a name="l00450"></a>00450 <span class="comment"> */</span>
<a name="l00451"></a><a class="code" href="cvmx-hwfau_8h.html#a490f67bfdd755181d8ffecc26693b6a3">00451</a> <span class="keyword">static</span> <span class="keyword">inline</span> <span class="keywordtype">void</span> <a class="code" href="cvmx-hwfau_8h.html#a490f67bfdd755181d8ffecc26693b6a3" title="Perform an async atomic 64 bit add after the current tag switch completes.">cvmx_hwfau_async_tagwait_fetch_and_add64</a>(uint64_t scraddr, <a class="code" href="cvmx-hwfau_8h.html#a3465c3c7d4e2ad221ea653738a750192">cvmx_fau_reg64_t</a> reg, int64_t value)
<a name="l00452"></a>00452 {
<a name="l00453"></a>00453     <a class="code" href="cvmx-access_8h.html#af44b606589eb9a0fd494b58d84c8b8ba">cvmx_send_single</a>(<a class="code" href="cvmx-hwfau_8h.html#ad29252764b0848502bab20ee622e2814" title="Internal use function.">__cvmx_fau_iobdma_data</a>(scraddr, value, 1, <a class="code" href="cvmx-hwfau_8h.html#a9cef46258ff45c826eb2e397103c5aefa579705e212766d19ab7ccb280a79c954">CVMX_FAU_OP_SIZE_64</a>, reg));
<a name="l00454"></a>00454 }
<a name="l00455"></a>00455 <span class="comment"></span>
<a name="l00456"></a>00456 <span class="comment">/**</span>
<a name="l00457"></a>00457 <span class="comment"> * Perform an async atomic 32 bit add after the current tag</span>
<a name="l00458"></a>00458 <span class="comment"> * switch completes.</span>
<a name="l00459"></a>00459 <span class="comment"> *</span>
<a name="l00460"></a>00460 <span class="comment"> * @param scraddr Scratch memory byte address to put response in.</span>
<a name="l00461"></a>00461 <span class="comment"> *                Must be 8 byte aligned.</span>
<a name="l00462"></a>00462 <span class="comment"> *                If a timeout occurs, the error bit (63) will be set. Otherwise</span>
<a name="l00463"></a>00463 <span class="comment"> *                the value of the register before the update will be</span>
<a name="l00464"></a>00464 <span class="comment"> *                returned</span>
<a name="l00465"></a>00465 <span class="comment"> * @param reg     FAU atomic register to access. 0 &lt;= reg &lt; 2048.</span>
<a name="l00466"></a>00466 <span class="comment"> *                - Step by 4 for 32 bit access.</span>
<a name="l00467"></a>00467 <span class="comment"> * @param value   Signed value to add.</span>
<a name="l00468"></a>00468 <span class="comment"> *                Note: Only the low 22 bits are available.</span>
<a name="l00469"></a>00469 <span class="comment"> * @return Placed in the scratch pad register</span>
<a name="l00470"></a>00470 <span class="comment"> */</span>
<a name="l00471"></a><a class="code" href="cvmx-hwfau_8h.html#a69592d6f1548a63680a2e7a426ca4a8c">00471</a> <span class="keyword">static</span> <span class="keyword">inline</span> <span class="keywordtype">void</span> <a class="code" href="cvmx-hwfau_8h.html#a69592d6f1548a63680a2e7a426ca4a8c" title="Perform an async atomic 32 bit add after the current tag switch completes.">cvmx_hwfau_async_tagwait_fetch_and_add32</a>(uint64_t scraddr, <a class="code" href="cvmx-hwfau_8h.html#a3a150398b7be73063c36a8f346dac05f">cvmx_fau_reg32_t</a> reg, int32_t value)
<a name="l00472"></a>00472 {
<a name="l00473"></a>00473     <a class="code" href="cvmx-access_8h.html#af44b606589eb9a0fd494b58d84c8b8ba">cvmx_send_single</a>(<a class="code" href="cvmx-hwfau_8h.html#ad29252764b0848502bab20ee622e2814" title="Internal use function.">__cvmx_fau_iobdma_data</a>(scraddr, value, 1, <a class="code" href="cvmx-hwfau_8h.html#a9cef46258ff45c826eb2e397103c5aefad1aea53d9aa5ee1c2d5b877186d6828b">CVMX_FAU_OP_SIZE_32</a>, reg));
<a name="l00474"></a>00474 }
<a name="l00475"></a>00475 <span class="comment"></span>
<a name="l00476"></a>00476 <span class="comment">/**</span>
<a name="l00477"></a>00477 <span class="comment"> * Perform an async atomic 16 bit add after the current tag</span>
<a name="l00478"></a>00478 <span class="comment"> * switch completes.</span>
<a name="l00479"></a>00479 <span class="comment"> *</span>
<a name="l00480"></a>00480 <span class="comment"> * @param scraddr Scratch memory byte address to put response in.</span>
<a name="l00481"></a>00481 <span class="comment"> *                Must be 8 byte aligned.</span>
<a name="l00482"></a>00482 <span class="comment"> *                If a timeout occurs, the error bit (63) will be set. Otherwise</span>
<a name="l00483"></a>00483 <span class="comment"> *                the value of the register before the update will be</span>
<a name="l00484"></a>00484 <span class="comment"> *                returned</span>
<a name="l00485"></a>00485 <span class="comment"> * @param reg     FAU atomic register to access. 0 &lt;= reg &lt; 2048.</span>
<a name="l00486"></a>00486 <span class="comment"> *                - Step by 2 for 16 bit access.</span>
<a name="l00487"></a>00487 <span class="comment"> * @param value   Signed value to add.</span>
<a name="l00488"></a>00488 <span class="comment"> * @return Placed in the scratch pad register</span>
<a name="l00489"></a>00489 <span class="comment"> */</span>
<a name="l00490"></a><a class="code" href="cvmx-hwfau_8h.html#a8e3e31180dfec9cc2a97541f588c1d5f">00490</a> <span class="keyword">static</span> <span class="keyword">inline</span> <span class="keywordtype">void</span> <a class="code" href="cvmx-hwfau_8h.html#a8e3e31180dfec9cc2a97541f588c1d5f" title="Perform an async atomic 16 bit add after the current tag switch completes.">cvmx_hwfau_async_tagwait_fetch_and_add16</a>(uint64_t scraddr, <a class="code" href="cvmx-hwfau_8h.html#ade6a077fdd26b61ed33f4e8ce904b265">cvmx_fau_reg16_t</a> reg, int16_t value)
<a name="l00491"></a>00491 {
<a name="l00492"></a>00492     <a class="code" href="cvmx-access_8h.html#af44b606589eb9a0fd494b58d84c8b8ba">cvmx_send_single</a>(<a class="code" href="cvmx-hwfau_8h.html#ad29252764b0848502bab20ee622e2814" title="Internal use function.">__cvmx_fau_iobdma_data</a>(scraddr, value, 1, <a class="code" href="cvmx-hwfau_8h.html#a9cef46258ff45c826eb2e397103c5aefaa3dbd53f1d6278df6a0c660f66dac4fe">CVMX_FAU_OP_SIZE_16</a>, reg));
<a name="l00493"></a>00493 }
<a name="l00494"></a>00494 <span class="comment"></span>
<a name="l00495"></a>00495 <span class="comment">/**</span>
<a name="l00496"></a>00496 <span class="comment"> * Perform an async atomic 8 bit add after the current tag</span>
<a name="l00497"></a>00497 <span class="comment"> * switch completes.</span>
<a name="l00498"></a>00498 <span class="comment"> *</span>
<a name="l00499"></a>00499 <span class="comment"> * @param scraddr Scratch memory byte address to put response in.</span>
<a name="l00500"></a>00500 <span class="comment"> *                Must be 8 byte aligned.</span>
<a name="l00501"></a>00501 <span class="comment"> *                If a timeout occurs, the error bit (63) will be set. Otherwise</span>
<a name="l00502"></a>00502 <span class="comment"> *                the value of the register before the update will be</span>
<a name="l00503"></a>00503 <span class="comment"> *                returned</span>
<a name="l00504"></a>00504 <span class="comment"> * @param reg     FAU atomic register to access. 0 &lt;= reg &lt; 2048.</span>
<a name="l00505"></a>00505 <span class="comment"> * @param value   Signed value to add.</span>
<a name="l00506"></a>00506 <span class="comment"> * @return Placed in the scratch pad register</span>
<a name="l00507"></a>00507 <span class="comment"> */</span>
<a name="l00508"></a><a class="code" href="cvmx-hwfau_8h.html#a690f4a001dd6fd34c6c3d39f5b6837e1">00508</a> <span class="keyword">static</span> <span class="keyword">inline</span> <span class="keywordtype">void</span> <a class="code" href="cvmx-hwfau_8h.html#a690f4a001dd6fd34c6c3d39f5b6837e1" title="Perform an async atomic 8 bit add after the current tag switch completes.">cvmx_hwfau_async_tagwait_fetch_and_add8</a>(uint64_t scraddr, <a class="code" href="cvmx-hwfau_8h.html#a48f33dfa7cba07ea5e58029ddb1a8801">cvmx_fau_reg8_t</a> reg, int8_t value)
<a name="l00509"></a>00509 {
<a name="l00510"></a>00510     <a class="code" href="cvmx-access_8h.html#af44b606589eb9a0fd494b58d84c8b8ba">cvmx_send_single</a>(<a class="code" href="cvmx-hwfau_8h.html#ad29252764b0848502bab20ee622e2814" title="Internal use function.">__cvmx_fau_iobdma_data</a>(scraddr, value, 1, <a class="code" href="cvmx-hwfau_8h.html#a9cef46258ff45c826eb2e397103c5aefab7b0fde9afae847fc82176a8737eed7c">CVMX_FAU_OP_SIZE_8</a>, reg));
<a name="l00511"></a>00511 }
<a name="l00512"></a>00512 <span class="comment"></span>
<a name="l00513"></a>00513 <span class="comment">/**</span>
<a name="l00514"></a>00514 <span class="comment"> * Perform an atomic 64 bit add</span>
<a name="l00515"></a>00515 <span class="comment"> *</span>
<a name="l00516"></a>00516 <span class="comment"> * @param reg     FAU atomic register to access. 0 &lt;= reg &lt; 2048.</span>
<a name="l00517"></a>00517 <span class="comment"> *                - Step by 8 for 64 bit access.</span>
<a name="l00518"></a>00518 <span class="comment"> * @param value   Signed value to add.</span>
<a name="l00519"></a>00519 <span class="comment"> */</span>
<a name="l00520"></a><a class="code" href="cvmx-hwfau_8h.html#acfc955468215efbcceb6f8bb53ac2139">00520</a> <span class="keyword">static</span> <span class="keyword">inline</span> <span class="keywordtype">void</span> <a class="code" href="cvmx-hwfau_8h.html#acfc955468215efbcceb6f8bb53ac2139" title="Perform an atomic 64 bit add.">cvmx_hwfau_atomic_add64</a>(<a class="code" href="cvmx-hwfau_8h.html#a3465c3c7d4e2ad221ea653738a750192">cvmx_fau_reg64_t</a> reg, int64_t value)
<a name="l00521"></a>00521 {
<a name="l00522"></a>00522     <a class="code" href="cvmx-access_8h.html#a4f6979958e5bbe0d3f242e1af8d31114">cvmx_write64_int64</a>(<a class="code" href="cvmx-hwfau_8h.html#abaa236d4ab91f1145dc24a30842af3e5" title="Internal use function.">__cvmx_hwfau_store_address</a>(0, reg), value);
<a name="l00523"></a>00523 }
<a name="l00524"></a>00524 <span class="comment"></span>
<a name="l00525"></a>00525 <span class="comment">/**</span>
<a name="l00526"></a>00526 <span class="comment"> * Perform an atomic 32 bit add</span>
<a name="l00527"></a>00527 <span class="comment"> *</span>
<a name="l00528"></a>00528 <span class="comment"> * @param reg     FAU atomic register to access. 0 &lt;= reg &lt; 2048.</span>
<a name="l00529"></a>00529 <span class="comment"> *                - Step by 4 for 32 bit access.</span>
<a name="l00530"></a>00530 <span class="comment"> * @param value   Signed value to add.</span>
<a name="l00531"></a>00531 <span class="comment"> */</span>
<a name="l00532"></a><a class="code" href="cvmx-hwfau_8h.html#a9683b9580ec02d32ac4a38e933d3d5d3">00532</a> <span class="keyword">static</span> <span class="keyword">inline</span> <span class="keywordtype">void</span> <a class="code" href="cvmx-hwfau_8h.html#a9683b9580ec02d32ac4a38e933d3d5d3" title="Perform an atomic 32 bit add.">cvmx_hwfau_atomic_add32</a>(<a class="code" href="cvmx-hwfau_8h.html#a3a150398b7be73063c36a8f346dac05f">cvmx_fau_reg32_t</a> reg, int32_t value)
<a name="l00533"></a>00533 {
<a name="l00534"></a>00534     reg ^= <a class="code" href="cvmx-hwfau_8h.html#ab39a1e2a3afe6ceb0ef77a40551f4a5b">SWIZZLE_32</a>;
<a name="l00535"></a>00535     <a class="code" href="cvmx-access_8h.html#ada1527f45e7d58aa4400572a9538a2f2">cvmx_write64_int32</a>(<a class="code" href="cvmx-hwfau_8h.html#abaa236d4ab91f1145dc24a30842af3e5" title="Internal use function.">__cvmx_hwfau_store_address</a>(0, reg), value);
<a name="l00536"></a>00536 }
<a name="l00537"></a>00537 <span class="comment"></span>
<a name="l00538"></a>00538 <span class="comment">/**</span>
<a name="l00539"></a>00539 <span class="comment"> * Perform an atomic 16 bit add</span>
<a name="l00540"></a>00540 <span class="comment"> *</span>
<a name="l00541"></a>00541 <span class="comment"> * @param reg     FAU atomic register to access. 0 &lt;= reg &lt; 2048.</span>
<a name="l00542"></a>00542 <span class="comment"> *                - Step by 2 for 16 bit access.</span>
<a name="l00543"></a>00543 <span class="comment"> * @param value   Signed value to add.</span>
<a name="l00544"></a>00544 <span class="comment"> */</span>
<a name="l00545"></a><a class="code" href="cvmx-hwfau_8h.html#a02b37987b3ac86df0f0452eca2b24aef">00545</a> <span class="keyword">static</span> <span class="keyword">inline</span> <span class="keywordtype">void</span> <a class="code" href="cvmx-hwfau_8h.html#a02b37987b3ac86df0f0452eca2b24aef" title="Perform an atomic 16 bit add.">cvmx_hwfau_atomic_add16</a>(<a class="code" href="cvmx-hwfau_8h.html#ade6a077fdd26b61ed33f4e8ce904b265">cvmx_fau_reg16_t</a> reg, int16_t value)
<a name="l00546"></a>00546 {
<a name="l00547"></a>00547     reg ^= <a class="code" href="cvmx-hwfau_8h.html#a4e8b4bae3f12c4653c76f7a83dee9ce8">SWIZZLE_16</a>;
<a name="l00548"></a>00548     <a class="code" href="cvmx-access_8h.html#a5fa0e33c0c5e396fc63785477707a7b7">cvmx_write64_int16</a>(<a class="code" href="cvmx-hwfau_8h.html#abaa236d4ab91f1145dc24a30842af3e5" title="Internal use function.">__cvmx_hwfau_store_address</a>(0, reg), value);
<a name="l00549"></a>00549 }
<a name="l00550"></a>00550 <span class="comment"></span>
<a name="l00551"></a>00551 <span class="comment">/**</span>
<a name="l00552"></a>00552 <span class="comment"> * Perform an atomic 8 bit add</span>
<a name="l00553"></a>00553 <span class="comment"> *</span>
<a name="l00554"></a>00554 <span class="comment"> * @param reg     FAU atomic register to access. 0 &lt;= reg &lt; 2048.</span>
<a name="l00555"></a>00555 <span class="comment"> * @param value   Signed value to add.</span>
<a name="l00556"></a>00556 <span class="comment"> */</span>
<a name="l00557"></a><a class="code" href="cvmx-hwfau_8h.html#aef0d8350322fdcd13e6841884e6fa712">00557</a> <span class="keyword">static</span> <span class="keyword">inline</span> <span class="keywordtype">void</span> <a class="code" href="cvmx-hwfau_8h.html#aef0d8350322fdcd13e6841884e6fa712" title="Perform an atomic 8 bit add.">cvmx_hwfau_atomic_add8</a>(<a class="code" href="cvmx-hwfau_8h.html#a48f33dfa7cba07ea5e58029ddb1a8801">cvmx_fau_reg8_t</a> reg, int8_t value)
<a name="l00558"></a>00558 {
<a name="l00559"></a>00559     reg ^= <a class="code" href="cvmx-hwfau_8h.html#a0e9a0c4ed2ad2e5948694715c4c3d640">SWIZZLE_8</a>;
<a name="l00560"></a>00560     <a class="code" href="cvmx-access_8h.html#ac200b10e2bc3ffb55eb372b74cdc0d1c">cvmx_write64_int8</a>(<a class="code" href="cvmx-hwfau_8h.html#abaa236d4ab91f1145dc24a30842af3e5" title="Internal use function.">__cvmx_hwfau_store_address</a>(0, reg), value);
<a name="l00561"></a>00561 }
<a name="l00562"></a>00562 <span class="comment"></span>
<a name="l00563"></a>00563 <span class="comment">/**</span>
<a name="l00564"></a>00564 <span class="comment"> * Perform an atomic 64 bit write</span>
<a name="l00565"></a>00565 <span class="comment"> *</span>
<a name="l00566"></a>00566 <span class="comment"> * @param reg     FAU atomic register to access. 0 &lt;= reg &lt; 2048.</span>
<a name="l00567"></a>00567 <span class="comment"> *                - Step by 8 for 64 bit access.</span>
<a name="l00568"></a>00568 <span class="comment"> * @param value   Signed value to write.</span>
<a name="l00569"></a>00569 <span class="comment"> */</span>
<a name="l00570"></a><a class="code" href="cvmx-hwfau_8h.html#aa8005397918b5e63de30579c6c8643ef">00570</a> <span class="keyword">static</span> <span class="keyword">inline</span> <span class="keywordtype">void</span> <a class="code" href="cvmx-hwfau_8h.html#aa8005397918b5e63de30579c6c8643ef" title="Perform an atomic 64 bit write.">cvmx_hwfau_atomic_write64</a>(<a class="code" href="cvmx-hwfau_8h.html#a3465c3c7d4e2ad221ea653738a750192">cvmx_fau_reg64_t</a> reg, int64_t value)
<a name="l00571"></a>00571 {
<a name="l00572"></a>00572     <a class="code" href="cvmx-access_8h.html#a4f6979958e5bbe0d3f242e1af8d31114">cvmx_write64_int64</a>(<a class="code" href="cvmx-hwfau_8h.html#abaa236d4ab91f1145dc24a30842af3e5" title="Internal use function.">__cvmx_hwfau_store_address</a>(1, reg), value);
<a name="l00573"></a>00573 }
<a name="l00574"></a>00574 <span class="comment"></span>
<a name="l00575"></a>00575 <span class="comment">/**</span>
<a name="l00576"></a>00576 <span class="comment"> * Perform an atomic 32 bit write</span>
<a name="l00577"></a>00577 <span class="comment"> *</span>
<a name="l00578"></a>00578 <span class="comment"> * @param reg     FAU atomic register to access. 0 &lt;= reg &lt; 2048.</span>
<a name="l00579"></a>00579 <span class="comment"> *                - Step by 4 for 32 bit access.</span>
<a name="l00580"></a>00580 <span class="comment"> * @param value   Signed value to write.</span>
<a name="l00581"></a>00581 <span class="comment"> */</span>
<a name="l00582"></a><a class="code" href="cvmx-hwfau_8h.html#a0012664a88d76311a6628eee2f91f522">00582</a> <span class="keyword">static</span> <span class="keyword">inline</span> <span class="keywordtype">void</span> <a class="code" href="cvmx-hwfau_8h.html#a0012664a88d76311a6628eee2f91f522" title="Perform an atomic 32 bit write.">cvmx_hwfau_atomic_write32</a>(<a class="code" href="cvmx-hwfau_8h.html#a3a150398b7be73063c36a8f346dac05f">cvmx_fau_reg32_t</a> reg, int32_t value)
<a name="l00583"></a>00583 {
<a name="l00584"></a>00584     reg ^= <a class="code" href="cvmx-hwfau_8h.html#ab39a1e2a3afe6ceb0ef77a40551f4a5b">SWIZZLE_32</a>;
<a name="l00585"></a>00585     <a class="code" href="cvmx-access_8h.html#ada1527f45e7d58aa4400572a9538a2f2">cvmx_write64_int32</a>(<a class="code" href="cvmx-hwfau_8h.html#abaa236d4ab91f1145dc24a30842af3e5" title="Internal use function.">__cvmx_hwfau_store_address</a>(1, reg), value);
<a name="l00586"></a>00586 }
<a name="l00587"></a>00587 <span class="comment"></span>
<a name="l00588"></a>00588 <span class="comment">/**</span>
<a name="l00589"></a>00589 <span class="comment"> * Perform an atomic 16 bit write</span>
<a name="l00590"></a>00590 <span class="comment"> *</span>
<a name="l00591"></a>00591 <span class="comment"> * @param reg     FAU atomic register to access. 0 &lt;= reg &lt; 2048.</span>
<a name="l00592"></a>00592 <span class="comment"> *                - Step by 2 for 16 bit access.</span>
<a name="l00593"></a>00593 <span class="comment"> * @param value   Signed value to write.</span>
<a name="l00594"></a>00594 <span class="comment"> */</span>
<a name="l00595"></a><a class="code" href="cvmx-hwfau_8h.html#a5d5db5378c68de1e298453548807960a">00595</a> <span class="keyword">static</span> <span class="keyword">inline</span> <span class="keywordtype">void</span> <a class="code" href="cvmx-hwfau_8h.html#a5d5db5378c68de1e298453548807960a" title="Perform an atomic 16 bit write.">cvmx_hwfau_atomic_write16</a>(<a class="code" href="cvmx-hwfau_8h.html#ade6a077fdd26b61ed33f4e8ce904b265">cvmx_fau_reg16_t</a> reg, int16_t value)
<a name="l00596"></a>00596 {
<a name="l00597"></a>00597     reg ^= <a class="code" href="cvmx-hwfau_8h.html#a4e8b4bae3f12c4653c76f7a83dee9ce8">SWIZZLE_16</a>;
<a name="l00598"></a>00598     <a class="code" href="cvmx-access_8h.html#a5fa0e33c0c5e396fc63785477707a7b7">cvmx_write64_int16</a>(<a class="code" href="cvmx-hwfau_8h.html#abaa236d4ab91f1145dc24a30842af3e5" title="Internal use function.">__cvmx_hwfau_store_address</a>(1, reg), value);
<a name="l00599"></a>00599 }
<a name="l00600"></a>00600 <span class="comment"></span>
<a name="l00601"></a>00601 <span class="comment">/**</span>
<a name="l00602"></a>00602 <span class="comment"> * Perform an atomic 8 bit write</span>
<a name="l00603"></a>00603 <span class="comment"> *</span>
<a name="l00604"></a>00604 <span class="comment"> * @param reg     FAU atomic register to access. 0 &lt;= reg &lt; 2048.</span>
<a name="l00605"></a>00605 <span class="comment"> * @param value   Signed value to write.</span>
<a name="l00606"></a>00606 <span class="comment"> */</span>
<a name="l00607"></a><a class="code" href="cvmx-hwfau_8h.html#ac64997e3f22a7bfe6383f2e8ebef0a04">00607</a> <span class="keyword">static</span> <span class="keyword">inline</span> <span class="keywordtype">void</span> <a class="code" href="cvmx-hwfau_8h.html#ac64997e3f22a7bfe6383f2e8ebef0a04" title="Perform an atomic 8 bit write.">cvmx_hwfau_atomic_write8</a>(<a class="code" href="cvmx-hwfau_8h.html#a48f33dfa7cba07ea5e58029ddb1a8801">cvmx_fau_reg8_t</a> reg, int8_t value)
<a name="l00608"></a>00608 {
<a name="l00609"></a>00609     reg ^= <a class="code" href="cvmx-hwfau_8h.html#a0e9a0c4ed2ad2e5948694715c4c3d640">SWIZZLE_8</a>;
<a name="l00610"></a>00610     <a class="code" href="cvmx-access_8h.html#ac200b10e2bc3ffb55eb372b74cdc0d1c">cvmx_write64_int8</a>(<a class="code" href="cvmx-hwfau_8h.html#abaa236d4ab91f1145dc24a30842af3e5" title="Internal use function.">__cvmx_hwfau_store_address</a>(1, reg), value);
<a name="l00611"></a>00611 }
<a name="l00612"></a>00612 <span class="comment"></span>
<a name="l00613"></a>00613 <span class="comment">/** Allocates 64bit FAU register.</span>
<a name="l00614"></a>00614 <span class="comment"> *  @return value is the base address of allocated FAU register</span>
<a name="l00615"></a>00615 <span class="comment"> */</span>
<a name="l00616"></a>00616 <span class="keyword">extern</span> <span class="keywordtype">int</span> <a class="code" href="cvmx-fau_8c.html#a4b97159bd1d90db3541c9d2428d81014" title="Allocates 64bit FAU register.">cvmx_fau64_alloc</a>(<span class="keywordtype">int</span> reserve);
<a name="l00617"></a>00617 <span class="comment"></span>
<a name="l00618"></a>00618 <span class="comment">/** Allocates 32bit FAU register.</span>
<a name="l00619"></a>00619 <span class="comment"> *  @return value is the base address of allocated FAU register</span>
<a name="l00620"></a>00620 <span class="comment"> */</span>
<a name="l00621"></a>00621 <span class="keyword">extern</span> <span class="keywordtype">int</span> <a class="code" href="cvmx-fau_8c.html#a4c4e30a93f2d9d0417972ccecb7d0c6e" title="Allocates 32bit FAU register.">cvmx_fau32_alloc</a>(<span class="keywordtype">int</span> reserve);
<a name="l00622"></a>00622 <span class="comment"></span>
<a name="l00623"></a>00623 <span class="comment">/** Allocates 16bit FAU register.</span>
<a name="l00624"></a>00624 <span class="comment"> *  @return value is the base address of allocated FAU register</span>
<a name="l00625"></a>00625 <span class="comment"> */</span>
<a name="l00626"></a>00626 <span class="keyword">extern</span> <span class="keywordtype">int</span> <a class="code" href="cvmx-fau_8c.html#a3871a274913e1ad0f427dc80d63e5ab3" title="Allocates 16bit FAU register.">cvmx_fau16_alloc</a>(<span class="keywordtype">int</span> reserve);
<a name="l00627"></a>00627 <span class="comment"></span>
<a name="l00628"></a>00628 <span class="comment">/** Allocates 8bit FAU register.</span>
<a name="l00629"></a>00629 <span class="comment"> *  @return value is the base address of allocated FAU register</span>
<a name="l00630"></a>00630 <span class="comment"> */</span>
<a name="l00631"></a>00631 <span class="keyword">extern</span> <span class="keywordtype">int</span> <a class="code" href="cvmx-fau_8c.html#a9a9999564cb93a941bf9ed44c9575755" title="Allocates 8bit FAU register.">cvmx_fau8_alloc</a>(<span class="keywordtype">int</span> reserve);
<a name="l00632"></a>00632 <span class="comment"></span>
<a name="l00633"></a>00633 <span class="comment">/** Frees the specified FAU register.</span>
<a name="l00634"></a>00634 <span class="comment"> *  @param address Base address of register to release.</span>
<a name="l00635"></a>00635 <span class="comment"> *  @return 0 on success; -1 on failure</span>
<a name="l00636"></a>00636 <span class="comment"> */</span>
<a name="l00637"></a>00637 <span class="keyword">extern</span> <span class="keywordtype">int</span> <a class="code" href="cvmx-fau_8c.html#adddc6f33c92c7587f3ac816d3ebf7503" title="Frees the specified FAU register.">cvmx_fau_free</a>(<span class="keywordtype">int</span> address);
<a name="l00638"></a>00638 <span class="comment"></span>
<a name="l00639"></a>00639 <span class="comment">/** Display the fau registers array</span>
<a name="l00640"></a>00640 <span class="comment"> */</span>
<a name="l00641"></a>00641 <span class="keyword">extern</span> <span class="keywordtype">void</span> <a class="code" href="cvmx-fau_8c.html#a89cad4095641d3e73b62b9bcb6bb0fec" title="Display the fau registers array.">cvmx_fau_show</a>(<span class="keywordtype">void</span>);
<a name="l00642"></a>00642 
<a name="l00643"></a>00643 <span class="preprocessor">#ifdef  __cplusplus</span>
<a name="l00644"></a>00644 <span class="preprocessor"></span><span class="comment">/* *INDENT-OFF* */</span>
<a name="l00645"></a>00645 }
<a name="l00646"></a>00646 <span class="comment">/* *INDENT-ON* */</span>
<a name="l00647"></a>00647 <span class="preprocessor">#endif</span>
<a name="l00648"></a>00648 <span class="preprocessor"></span>
<a name="l00649"></a>00649 <span class="preprocessor">#endif </span><span class="comment">/* __CVMX_HWFAU_H__ */</span>
</pre></div></div>
<hr size="1"/><address style="text-align: right;"><small>Generated on 27 Oct 2017 for Octeon Software Development Kit by&nbsp;
<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.6.1 </small></address>
</body>
</html>
