

================================================================
== Vitis HLS Report for 'mult_mxint_exp'
================================================================
* Date:           Wed Oct 15 16:11:03 2025

* Version:        2025.1 (Build 6135595 on May 21 2025)
* Project:        solution_multiplication_exp_component
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  2.759 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        1|        1|  4.000 ns|  4.000 ns|    2|    2|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     30|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       0|     14|    -|
|Register         |        -|    -|       6|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|       6|     44|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------+----------+----+---+----+------------+------------+
    |    Variable Name   | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------+----------+----+---+----+------------+------------+
    |add_ln4_1_fu_54_p2  |         +|   0|  0|  13|           4|           2|
    |add_ln4_fu_48_p2    |         +|   0|  0|  13|           4|           4|
    |ap_return           |    select|   0|  0|   4|           1|           4|
    +--------------------+----------+----+---+----+------------+------------+
    |Total               |          |   0|  0|  30|           9|          10|
    +--------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------+----+-----------+-----+-----------+
    |    Name   | LUT| Input Size| Bits| Total Bits|
    +-----------+----+-----------+-----+-----------+
    |ap_NS_fsm  |  14|          3|    1|          3|
    +-----------+----+-----------+-----+-----------+
    |Total      |  14|          3|    1|          3|
    +-----------+----+-----------+-----+-----------+

    * Register: 
    +----------------+---+----+-----+-----------+
    |      Name      | FF| LUT| Bits| Const Bits|
    +----------------+---+----+-----+-----------+
    |add_ln4_reg_66  |  4|   0|    4|          0|
    |ap_CS_fsm       |  2|   0|    2|          0|
    +----------------+---+----+-----+-----------+
    |Total           |  6|   0|    6|          0|
    +----------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------+-----+-----+------------+----------------+--------------+
|  RTL Ports  | Dir | Bits|  Protocol  |  Source Object |    C Type    |
+-------------+-----+-----+------------+----------------+--------------+
|ap_clk       |   in|    1|  ap_ctrl_hs|  mult_mxint_exp|  return value|
|ap_rst       |   in|    1|  ap_ctrl_hs|  mult_mxint_exp|  return value|
|ap_start     |   in|    1|  ap_ctrl_hs|  mult_mxint_exp|  return value|
|ap_done      |  out|    1|  ap_ctrl_hs|  mult_mxint_exp|  return value|
|ap_idle      |  out|    1|  ap_ctrl_hs|  mult_mxint_exp|  return value|
|ap_ready     |  out|    1|  ap_ctrl_hs|  mult_mxint_exp|  return value|
|ap_return    |  out|    4|  ap_ctrl_hs|  mult_mxint_exp|  return value|
|e1           |   in|    4|     ap_none|              e1|        scalar|
|e2           |   in|    4|     ap_none|              e2|        scalar|
|renorm_flag  |   in|    1|     ap_none|     renorm_flag|        scalar|
+-------------+-----+-----+------------+----------------+--------------+

