# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../lab2_top_level_module_v2.srcs/sim_1/new/lab2_testbench_top_module_level_v2.vhd" \

# Do not sort compile order
nosort
