<!DOCTYPE html><html lang="en"><head><meta charset="utf-8" /><title>dblp: 32. ISCA 2005</title><link id="favicon" rel="shortcut icon" href="http://www.informatik.uni-trier.de/~ley/img/favicon.ico" /><link rel="stylesheet" type="text/css" href="http://www.informatik.uni-trier.de/~ley/css/dblp20130605.css" /><!--[if IE 8]><link rel="stylesheet" href="http://www.informatik.uni-trier.de/~ley/css/dblp-ie8-fix.css" /><script src="http://www.informatik.uni-trier.de/~ley/js/html5.js"></script><![endif]--><link href="http://fonts.googleapis.com/css?family=Open+Sans:300,400,600,700,800,subset=latin,cyrillic-ext,greek-ext,cyrillic,greek,latin-ext,vietnamese" rel="stylesheet" type="text/css" /></head>
<body class="no-js"><script>var el = document.getElementsByTagName("body")[0];el.className = "js";</script>
<div id="main"><!-- logo --><div id="logo"><a href="http://www.informatik.uni-trier.de/~ley/db"><img src="http://www.informatik.uni-trier.de/~ley/img/logo.png" alt="dblp computer science bibliography"/></a></div><!-- top menu --><nav class="top"><ul><li class="drop-down"><div class="head"><a href="http://www.informatik.uni-trier.de/~ley/db">home</a></div><div class="body"><ul><li><a href="http://www.dagstuhl.de/en/about-dagstuhl/news/">news</a></li><li><a href="http://dblps.uni-trier.de/~mwagner/statistics/">Statistics</a></li></ul></div></li><li class="drop-down"><div class="head"><a href="http://www.informatik.uni-trier.de/~ley/db/welcome.html">browse</a></div><div class="body"><ul><li><a href="http://www.informatik.uni-trier.de/~ley/db/conf/indexa.html">conferences</a></li><li><a href="http://www.informatik.uni-trier.de/~ley/db/journals/">journals</a></li><li><a href="http://www.informatik.uni-trier.de/~ley/db/series/">series</a></li></ul></div></li><li class="drop-down"><div class="head"><a href="http://dblp.org/search/">search</a></div><div class="body"><ul><li><a href="http://www.informatik.uni-trier.de/~ley/pers/hs">author</a></li><li class="separator"></li><li><a href="http://dblp.org/search/">CompleteSearch</a></li><li><a href="http://dblp.l3s.de">Faceted Search @ L3S</a></li><li><a href="http://dblp.isearch-it-solutions.net">Free Search @ isearch</a></li></ul></div></li><li class="drop-down"><div class="head"><a href="http://www.informatik.uni-trier.de/~ley/db/about/">about</a></div><div class="body"><ul><li><a href="http://www.informatik.uni-trier.de/~ley/db/about/faq.html">f.a.q.</a></li><li><a href="http://www.informatik.uni-trier.de/~ley/db/about/team.html">team</a></li><li><a href="http://www.informatik.uni-trier.de/~ley/db/copyright.html">legal bits</a></li></ul></div></li></ul></nav><!-- search form --><div id="search"><form method="GET" action="http://www.informatik.uni-trier.de/~ley/pers/hs"><img class="icon" src="http://www.informatik.uni-trier.de/~ley/img/search-author.dark.16x16.png" alt="search author" title="search author" /><input type="text" name="q" /></form></div>  
<div id="headline"><h1>32. <a href="http://www.informatik.uni-trier.de/~ley/db/conf/isca/index.html">ISCA</a> 2005:
Madison, Wisconsin, USA</h1></div> <ul class="publ-list"><li class="entry editor" id="conf/isca/2005"><div class="box"><img alt="" src="http://www.informatik.uni-trier.de/~ley/img/n.png" /></div><nav class="publ"><ul><li class="drop-down"><div class="head"><a><img alt="" src="http://www.informatik.uni-trier.de/~ley/img/paper.dark.empty.16x16.png" class="icon" /></a></div><div class="body"><p><b>no documents available</b></p></div></li><li class="drop-down"><div class="head"><a href="http://dblp.uni-trier.de/rec/bibtex/conf/isca/2005"><img alt="" src="http://www.informatik.uni-trier.de/~ley/img/download.dark.hollow.16x16.png" class="icon" /></a></div><div class="body"><p><b>export record as</b></p><ul><li><a href="http://dblp.uni-trier.de/rec/bibtex/conf/isca/2005"><img alt="" src="http://www.informatik.uni-trier.de/~ley/img/bibtex.dark.16x16.png" class="icon" /> BibTeX</a></li><li><a href="http://dblp.uni-trier.de/rec/bibtex/conf/isca/2005.xml"><img alt="" src="http://www.informatik.uni-trier.de/~ley/img/xml.dark.16x16.png" class="icon" /> XML</a></li></ul><p><em>dblp key:</em></p><ul class="bullets"><li><small>conf/isca/2005</small></li></ul></div></li><li class="drop-down"><div class="head"><a href="http://google.com/search?q=32st+International+Symposium+on+Computer+Architecture+%28ISCA+2005%29%2C+4-8+June+2005%2C+Madison%2C+Wisconsin%2C+USA"><img alt="" src="http://www.informatik.uni-trier.de/~ley/img/search-external.dark.hollow.16x16.png" class="icon" /></a></div><div class="body"><p><b>ask others</b></p><ul><li><a href="http://google.com/search?q=32st+International+Symposium+on+Computer+Architecture+%28ISCA+2005%29%2C+4-8+June+2005%2C+Madison%2C+Wisconsin%2C+USA"><img alt="" src="http://www.informatik.uni-trier.de/~ley/img/google.dark.16x16.png" class="icon" /> Google</a></li><li><a href="http://scholar.google.com/scholar?q=32st+International+Symposium+on+Computer+Architecture+%28ISCA+2005%29%2C+4-8+June+2005%2C+Madison%2C+Wisconsin%2C+USA"><img alt="" src="http://www.informatik.uni-trier.de/~ley/img/google-scholar.dark.16x16.png" class="icon" /> Google Scholar</a></li><li><a href="http://academic.research.microsoft.com/search?query=32st+International+Symposium+on+Computer+Architecture+%28ISCA+2005%29%2C+4-8+June+2005%2C+Madison%2C+Wisconsin%2C+USA"><img alt="" src="http://www.informatik.uni-trier.de/~ley/img/ms-academic.dark.16x16.png" class="icon" /> MS Academic Search</a></li><li><a href="http://pubzone.org/dblp/conf/isca/2005"><img alt="" src="http://www.informatik.uni-trier.de/~ley/img/pubzone.dark.16x16.png" class="icon" /> PubZone</a></li></ul></div></li></ul></nav><div class="data"> <span class="title">32st International Symposium on Computer Architecture (ISCA 2005), 4-8 June 2005, Madison, Wisconsin, USA.</span> IEEE Computer Society 2005</div></li>
</ul>
 
<header><h2>Session 1:
Security</h2></header> 
<ul class="publ-list"><li class="entry inproceedings" id="conf/isca/LeeKMDW05"><div class="box"><img alt="" src="http://www.informatik.uni-trier.de/~ley/img/n.png" /></div><nav class="publ"><ul><li class="drop-down"><div class="head"><a href="http://doi.ieeecomputersociety.org/10.1109/ISCA.2005.14"><img alt="" src="http://dblp.uni-trier.de/img/paper.dark.hollow.16x16.png" class="icon" /></a></div><div class="body"><p><b>view</b></p><ul><li><a href="http://doi.ieeecomputersociety.org/10.1109/ISCA.2005.14"><img alt="" src="http://www.informatik.uni-trier.de/~ley/img/paper.dark.16x16.png" class="icon" /> electronic edition @ ieeecomputersociety.org</a></li></ul></div></li><li class="drop-down"><div class="head"><a href="http://dblp.uni-trier.de/rec/bibtex/conf/isca/LeeKMDW05"><img alt="" src="http://www.informatik.uni-trier.de/~ley/img/download.dark.hollow.16x16.png" class="icon" /></a></div><div class="body"><p><b>export record as</b></p><ul><li><a href="http://dblp.uni-trier.de/rec/bibtex/conf/isca/LeeKMDW05"><img alt="" src="http://www.informatik.uni-trier.de/~ley/img/bibtex.dark.16x16.png" class="icon" /> BibTeX</a></li><li><a href="http://dblp.uni-trier.de/rec/bibtex/conf/isca/LeeKMDW05.xml"><img alt="" src="http://www.informatik.uni-trier.de/~ley/img/xml.dark.16x16.png" class="icon" /> XML</a></li></ul><p><em>dblp key:</em></p><ul class="bullets"><li><small>conf/isca/LeeKMDW05</small></li></ul></div></li><li class="drop-down"><div class="head"><a href="http://google.com/search?q=Architecture+for+Protecting+Critical+Secrets+in+Microprocessors."><img alt="" src="http://www.informatik.uni-trier.de/~ley/img/search-external.dark.hollow.16x16.png" class="icon" /></a></div><div class="body"><p><b>ask others</b></p><ul><li><a href="http://google.com/search?q=Architecture+for+Protecting+Critical+Secrets+in+Microprocessors."><img alt="" src="http://www.informatik.uni-trier.de/~ley/img/google.dark.16x16.png" class="icon" /> Google</a></li><li><a href="http://scholar.google.com/scholar?q=Architecture+for+Protecting+Critical+Secrets+in+Microprocessors."><img alt="" src="http://www.informatik.uni-trier.de/~ley/img/google-scholar.dark.16x16.png" class="icon" /> Google Scholar</a></li><li><a href="http://academic.research.microsoft.com/search?query=Architecture+for+Protecting+Critical+Secrets+in+Microprocessors."><img alt="" src="http://www.informatik.uni-trier.de/~ley/img/ms-academic.dark.16x16.png" class="icon" /> MS Academic Search</a></li><li><a href="http://pubzone.org/dblp/conf/isca/LeeKMDW05"><img alt="" src="http://www.informatik.uni-trier.de/~ley/img/pubzone.dark.16x16.png" class="icon" /> PubZone</a></li></ul></div></li></ul></nav><div class="data"><a href="http://www.informatik.uni-trier.de/~ley/pers/hd/l/Lee:Ruby_B=">Ruby B. Lee</a>, <a href="http://www.informatik.uni-trier.de/~ley/pers/hd/k/Kwan:Peter_C=_S=">Peter C. S. Kwan</a>, <a href="http://www.informatik.uni-trier.de/~ley/pers/hd/m/McGregor:John_Patrick">John Patrick McGregor</a>, <a href="http://www.informatik.uni-trier.de/~ley/pers/hd/d/Dwoskin:Jeffrey_S=">Jeffrey S. Dwoskin</a>, <a href="http://www.informatik.uni-trier.de/~ley/pers/hd/w/Wang:Zhenghong">Zhenghong Wang</a>: <span class="title">Architecture for Protecting Critical Secrets in Microprocessors.</span>  2-13</div></li>
<li class="entry inproceedings" id="conf/isca/ShiLGLB05"><div class="box"><img alt="" src="http://www.informatik.uni-trier.de/~ley/img/n.png" /></div><nav class="publ"><ul><li class="drop-down"><div class="head"><a href="http://doi.ieeecomputersociety.org/10.1109/ISCA.2005.30"><img alt="" src="http://dblp.uni-trier.de/img/paper.dark.hollow.16x16.png" class="icon" /></a></div><div class="body"><p><b>view</b></p><ul><li><a href="http://doi.ieeecomputersociety.org/10.1109/ISCA.2005.30"><img alt="" src="http://www.informatik.uni-trier.de/~ley/img/paper.dark.16x16.png" class="icon" /> electronic edition @ ieeecomputersociety.org</a></li></ul></div></li><li class="drop-down"><div class="head"><a href="http://dblp.uni-trier.de/rec/bibtex/conf/isca/ShiLGLB05"><img alt="" src="http://www.informatik.uni-trier.de/~ley/img/download.dark.hollow.16x16.png" class="icon" /></a></div><div class="body"><p><b>export record as</b></p><ul><li><a href="http://dblp.uni-trier.de/rec/bibtex/conf/isca/ShiLGLB05"><img alt="" src="http://www.informatik.uni-trier.de/~ley/img/bibtex.dark.16x16.png" class="icon" /> BibTeX</a></li><li><a href="http://dblp.uni-trier.de/rec/bibtex/conf/isca/ShiLGLB05.xml"><img alt="" src="http://www.informatik.uni-trier.de/~ley/img/xml.dark.16x16.png" class="icon" /> XML</a></li></ul><p><em>dblp key:</em></p><ul class="bullets"><li><small>conf/isca/ShiLGLB05</small></li></ul></div></li><li class="drop-down"><div class="head"><a href="http://google.com/search?q=High+Efficiency+Counter+Mode+Security+Architecture+via+Prediction+and+Precomputation."><img alt="" src="http://www.informatik.uni-trier.de/~ley/img/search-external.dark.hollow.16x16.png" class="icon" /></a></div><div class="body"><p><b>ask others</b></p><ul><li><a href="http://google.com/search?q=High+Efficiency+Counter+Mode+Security+Architecture+via+Prediction+and+Precomputation."><img alt="" src="http://www.informatik.uni-trier.de/~ley/img/google.dark.16x16.png" class="icon" /> Google</a></li><li><a href="http://scholar.google.com/scholar?q=High+Efficiency+Counter+Mode+Security+Architecture+via+Prediction+and+Precomputation."><img alt="" src="http://www.informatik.uni-trier.de/~ley/img/google-scholar.dark.16x16.png" class="icon" /> Google Scholar</a></li><li><a href="http://academic.research.microsoft.com/search?query=High+Efficiency+Counter+Mode+Security+Architecture+via+Prediction+and+Precomputation."><img alt="" src="http://www.informatik.uni-trier.de/~ley/img/ms-academic.dark.16x16.png" class="icon" /> MS Academic Search</a></li><li><a href="http://pubzone.org/dblp/conf/isca/ShiLGLB05"><img alt="" src="http://www.informatik.uni-trier.de/~ley/img/pubzone.dark.16x16.png" class="icon" /> PubZone</a></li></ul></div></li></ul></nav><div class="data"><a href="http://www.informatik.uni-trier.de/~ley/pers/hd/s/Shi:Weidong">Weidong Shi</a>, <a href="http://www.informatik.uni-trier.de/~ley/pers/hd/l/Lee:Hsien=Hsin_S=">Hsien-Hsin S. Lee</a>, <a href="http://www.informatik.uni-trier.de/~ley/pers/hd/g/Ghosh:Mrinmoy">Mrinmoy Ghosh</a>, <a href="http://www.informatik.uni-trier.de/~ley/pers/hd/l/Lu:Chenghuai">Chenghuai Lu</a>, <a href="http://www.informatik.uni-trier.de/~ley/pers/hd/b/Boldyreva:Alexandra">Alexandra Boldyreva</a>: <span class="title">High Efficiency Counter Mode Security Architecture via Prediction and Precomputation.</span>  14-24</div></li>
<li class="entry inproceedings" id="conf/isca/SuhOSD05"><div class="box"><img alt="" src="http://www.informatik.uni-trier.de/~ley/img/n.png" /></div><nav class="publ"><ul><li class="drop-down"><div class="head"><a href="http://doi.ieeecomputersociety.org/10.1109/ISCA.2005.22"><img alt="" src="http://dblp.uni-trier.de/img/paper.dark.hollow.16x16.png" class="icon" /></a></div><div class="body"><p><b>view</b></p><ul><li><a href="http://doi.ieeecomputersociety.org/10.1109/ISCA.2005.22"><img alt="" src="http://www.informatik.uni-trier.de/~ley/img/paper.dark.16x16.png" class="icon" /> electronic edition @ ieeecomputersociety.org</a></li></ul></div></li><li class="drop-down"><div class="head"><a href="http://dblp.uni-trier.de/rec/bibtex/conf/isca/SuhOSD05"><img alt="" src="http://www.informatik.uni-trier.de/~ley/img/download.dark.hollow.16x16.png" class="icon" /></a></div><div class="body"><p><b>export record as</b></p><ul><li><a href="http://dblp.uni-trier.de/rec/bibtex/conf/isca/SuhOSD05"><img alt="" src="http://www.informatik.uni-trier.de/~ley/img/bibtex.dark.16x16.png" class="icon" /> BibTeX</a></li><li><a href="http://dblp.uni-trier.de/rec/bibtex/conf/isca/SuhOSD05.xml"><img alt="" src="http://www.informatik.uni-trier.de/~ley/img/xml.dark.16x16.png" class="icon" /> XML</a></li></ul><p><em>dblp key:</em></p><ul class="bullets"><li><small>conf/isca/SuhOSD05</small></li></ul></div></li><li class="drop-down"><div class="head"><a href="http://google.com/search?q=Design+and+Implementation+of+the+AEGIS+Single-Chip+Secure+Processor+Using+Physical+Random+Functions."><img alt="" src="http://www.informatik.uni-trier.de/~ley/img/search-external.dark.hollow.16x16.png" class="icon" /></a></div><div class="body"><p><b>ask others</b></p><ul><li><a href="http://google.com/search?q=Design+and+Implementation+of+the+AEGIS+Single-Chip+Secure+Processor+Using+Physical+Random+Functions."><img alt="" src="http://www.informatik.uni-trier.de/~ley/img/google.dark.16x16.png" class="icon" /> Google</a></li><li><a href="http://scholar.google.com/scholar?q=Design+and+Implementation+of+the+AEGIS+Single-Chip+Secure+Processor+Using+Physical+Random+Functions."><img alt="" src="http://www.informatik.uni-trier.de/~ley/img/google-scholar.dark.16x16.png" class="icon" /> Google Scholar</a></li><li><a href="http://academic.research.microsoft.com/search?query=Design+and+Implementation+of+the+AEGIS+Single-Chip+Secure+Processor+Using+Physical+Random+Functions."><img alt="" src="http://www.informatik.uni-trier.de/~ley/img/ms-academic.dark.16x16.png" class="icon" /> MS Academic Search</a></li><li><a href="http://pubzone.org/dblp/conf/isca/SuhOSD05"><img alt="" src="http://www.informatik.uni-trier.de/~ley/img/pubzone.dark.16x16.png" class="icon" /> PubZone</a></li></ul></div></li></ul></nav><div class="data"><a href="http://www.informatik.uni-trier.de/~ley/pers/hd/s/Suh:G=_Edward">G. Edward Suh</a>, <a href="http://www.informatik.uni-trier.de/~ley/pers/hd/o/O=Donnell:Charles_W=">Charles W. O'Donnell</a>, <a href="http://www.informatik.uni-trier.de/~ley/pers/hd/s/Sachdev:Ishan">Ishan Sachdev</a>, <a href="http://www.informatik.uni-trier.de/~ley/pers/hd/d/Devadas:Srinivas">Srinivas Devadas</a>: <span class="title">Design and Implementation of the AEGIS Single-Chip Secure Processor Using Physical Random Functions.</span>  25-36</div></li>
</ul>

<header><h2>Session 2a:
Interacting with Disks and Networks</h2></header> 
<ul class="publ-list"><li class="entry inproceedings" id="conf/isca/GurumurthiSN05"><div class="box"><img alt="" src="http://www.informatik.uni-trier.de/~ley/img/n.png" /></div><nav class="publ"><ul><li class="drop-down"><div class="head"><a href="http://doi.ieeecomputersociety.org/10.1109/ISCA.2005.24"><img alt="" src="http://dblp.uni-trier.de/img/paper.dark.hollow.16x16.png" class="icon" /></a></div><div class="body"><p><b>view</b></p><ul><li><a href="http://doi.ieeecomputersociety.org/10.1109/ISCA.2005.24"><img alt="" src="http://www.informatik.uni-trier.de/~ley/img/paper.dark.16x16.png" class="icon" /> electronic edition @ ieeecomputersociety.org</a></li></ul></div></li><li class="drop-down"><div class="head"><a href="http://dblp.uni-trier.de/rec/bibtex/conf/isca/GurumurthiSN05"><img alt="" src="http://www.informatik.uni-trier.de/~ley/img/download.dark.hollow.16x16.png" class="icon" /></a></div><div class="body"><p><b>export record as</b></p><ul><li><a href="http://dblp.uni-trier.de/rec/bibtex/conf/isca/GurumurthiSN05"><img alt="" src="http://www.informatik.uni-trier.de/~ley/img/bibtex.dark.16x16.png" class="icon" /> BibTeX</a></li><li><a href="http://dblp.uni-trier.de/rec/bibtex/conf/isca/GurumurthiSN05.xml"><img alt="" src="http://www.informatik.uni-trier.de/~ley/img/xml.dark.16x16.png" class="icon" /> XML</a></li></ul><p><em>dblp key:</em></p><ul class="bullets"><li><small>conf/isca/GurumurthiSN05</small></li></ul></div></li><li class="drop-down"><div class="head"><a href="http://google.com/search?q=Disk+Drive+Roadmap+from+the+Thermal+Perspective%3A+A+Case+for+Dynamic+Thermal+Management."><img alt="" src="http://www.informatik.uni-trier.de/~ley/img/search-external.dark.hollow.16x16.png" class="icon" /></a></div><div class="body"><p><b>ask others</b></p><ul><li><a href="http://google.com/search?q=Disk+Drive+Roadmap+from+the+Thermal+Perspective%3A+A+Case+for+Dynamic+Thermal+Management."><img alt="" src="http://www.informatik.uni-trier.de/~ley/img/google.dark.16x16.png" class="icon" /> Google</a></li><li><a href="http://scholar.google.com/scholar?q=Disk+Drive+Roadmap+from+the+Thermal+Perspective%3A+A+Case+for+Dynamic+Thermal+Management."><img alt="" src="http://www.informatik.uni-trier.de/~ley/img/google-scholar.dark.16x16.png" class="icon" /> Google Scholar</a></li><li><a href="http://academic.research.microsoft.com/search?query=Disk+Drive+Roadmap+from+the+Thermal+Perspective%3A+A+Case+for+Dynamic+Thermal+Management."><img alt="" src="http://www.informatik.uni-trier.de/~ley/img/ms-academic.dark.16x16.png" class="icon" /> MS Academic Search</a></li><li><a href="http://pubzone.org/dblp/conf/isca/GurumurthiSN05"><img alt="" src="http://www.informatik.uni-trier.de/~ley/img/pubzone.dark.16x16.png" class="icon" /> PubZone</a></li></ul></div></li></ul></nav><div class="data"><a href="http://www.informatik.uni-trier.de/~ley/pers/hd/g/Gurumurthi:Sudhanva">Sudhanva Gurumurthi</a>, <a href="http://www.informatik.uni-trier.de/~ley/pers/hd/s/Sivasubramaniam:Anand">Anand Sivasubramaniam</a>, <a href="http://www.informatik.uni-trier.de/~ley/pers/hd/n/Natarajan:Vivek_K=">Vivek K. Natarajan</a>: <span class="title">Disk Drive Roadmap from the Thermal Perspective: A Case for Dynamic Thermal Management.</span>  38-49</div></li>
<li class="entry inproceedings" id="conf/isca/HuggahalliIT05"><div class="box"><img alt="" src="http://www.informatik.uni-trier.de/~ley/img/n.png" /></div><nav class="publ"><ul><li class="drop-down"><div class="head"><a href="http://doi.ieeecomputersociety.org/10.1109/ISCA.2005.23"><img alt="" src="http://dblp.uni-trier.de/img/paper.dark.hollow.16x16.png" class="icon" /></a></div><div class="body"><p><b>view</b></p><ul><li><a href="http://doi.ieeecomputersociety.org/10.1109/ISCA.2005.23"><img alt="" src="http://www.informatik.uni-trier.de/~ley/img/paper.dark.16x16.png" class="icon" /> electronic edition @ ieeecomputersociety.org</a></li></ul></div></li><li class="drop-down"><div class="head"><a href="http://dblp.uni-trier.de/rec/bibtex/conf/isca/HuggahalliIT05"><img alt="" src="http://www.informatik.uni-trier.de/~ley/img/download.dark.hollow.16x16.png" class="icon" /></a></div><div class="body"><p><b>export record as</b></p><ul><li><a href="http://dblp.uni-trier.de/rec/bibtex/conf/isca/HuggahalliIT05"><img alt="" src="http://www.informatik.uni-trier.de/~ley/img/bibtex.dark.16x16.png" class="icon" /> BibTeX</a></li><li><a href="http://dblp.uni-trier.de/rec/bibtex/conf/isca/HuggahalliIT05.xml"><img alt="" src="http://www.informatik.uni-trier.de/~ley/img/xml.dark.16x16.png" class="icon" /> XML</a></li></ul><p><em>dblp key:</em></p><ul class="bullets"><li><small>conf/isca/HuggahalliIT05</small></li></ul></div></li><li class="drop-down"><div class="head"><a href="http://google.com/search?q=Direct+Cache+Access+for+High+Bandwidth+Network+I%2FO."><img alt="" src="http://www.informatik.uni-trier.de/~ley/img/search-external.dark.hollow.16x16.png" class="icon" /></a></div><div class="body"><p><b>ask others</b></p><ul><li><a href="http://google.com/search?q=Direct+Cache+Access+for+High+Bandwidth+Network+I%2FO."><img alt="" src="http://www.informatik.uni-trier.de/~ley/img/google.dark.16x16.png" class="icon" /> Google</a></li><li><a href="http://scholar.google.com/scholar?q=Direct+Cache+Access+for+High+Bandwidth+Network+I%2FO."><img alt="" src="http://www.informatik.uni-trier.de/~ley/img/google-scholar.dark.16x16.png" class="icon" /> Google Scholar</a></li><li><a href="http://academic.research.microsoft.com/search?query=Direct+Cache+Access+for+High+Bandwidth+Network+I%2FO."><img alt="" src="http://www.informatik.uni-trier.de/~ley/img/ms-academic.dark.16x16.png" class="icon" /> MS Academic Search</a></li><li><a href="http://pubzone.org/dblp/conf/isca/HuggahalliIT05"><img alt="" src="http://www.informatik.uni-trier.de/~ley/img/pubzone.dark.16x16.png" class="icon" /> PubZone</a></li></ul></div></li></ul></nav><div class="data"><a href="http://www.informatik.uni-trier.de/~ley/pers/hd/h/Huggahalli:Ram">Ram Huggahalli</a>, <a href="http://www.informatik.uni-trier.de/~ley/pers/hd/i/Iyer:Ravi_R=">Ravi R. Iyer</a>, <a href="http://www.informatik.uni-trier.de/~ley/pers/hd/t/Tetrick:Scott">Scott Tetrick</a>: <span class="title">Direct Cache Access for High Bandwidth Network I/O.</span>  50-59</div></li>
<li class="entry inproceedings" id="conf/isca/GunawiAAAS05"><div class="box"><img alt="" src="http://www.informatik.uni-trier.de/~ley/img/n.png" /></div><nav class="publ"><ul><li class="drop-down"><div class="head"><a href="http://doi.ieeecomputersociety.org/10.1109/ISCA.2005.20"><img alt="" src="http://dblp.uni-trier.de/img/paper.dark.hollow.16x16.png" class="icon" /></a></div><div class="body"><p><b>view</b></p><ul><li><a href="http://doi.ieeecomputersociety.org/10.1109/ISCA.2005.20"><img alt="" src="http://www.informatik.uni-trier.de/~ley/img/paper.dark.16x16.png" class="icon" /> electronic edition @ ieeecomputersociety.org</a></li></ul></div></li><li class="drop-down"><div class="head"><a href="http://dblp.uni-trier.de/rec/bibtex/conf/isca/GunawiAAAS05"><img alt="" src="http://www.informatik.uni-trier.de/~ley/img/download.dark.hollow.16x16.png" class="icon" /></a></div><div class="body"><p><b>export record as</b></p><ul><li><a href="http://dblp.uni-trier.de/rec/bibtex/conf/isca/GunawiAAAS05"><img alt="" src="http://www.informatik.uni-trier.de/~ley/img/bibtex.dark.16x16.png" class="icon" /> BibTeX</a></li><li><a href="http://dblp.uni-trier.de/rec/bibtex/conf/isca/GunawiAAAS05.xml"><img alt="" src="http://www.informatik.uni-trier.de/~ley/img/xml.dark.16x16.png" class="icon" /> XML</a></li></ul><p><em>dblp key:</em></p><ul class="bullets"><li><small>conf/isca/GunawiAAAS05</small></li></ul></div></li><li class="drop-down"><div class="head"><a href="http://google.com/search?q=Deconstructing+Commodity+Storage+Clusters."><img alt="" src="http://www.informatik.uni-trier.de/~ley/img/search-external.dark.hollow.16x16.png" class="icon" /></a></div><div class="body"><p><b>ask others</b></p><ul><li><a href="http://google.com/search?q=Deconstructing+Commodity+Storage+Clusters."><img alt="" src="http://www.informatik.uni-trier.de/~ley/img/google.dark.16x16.png" class="icon" /> Google</a></li><li><a href="http://scholar.google.com/scholar?q=Deconstructing+Commodity+Storage+Clusters."><img alt="" src="http://www.informatik.uni-trier.de/~ley/img/google-scholar.dark.16x16.png" class="icon" /> Google Scholar</a></li><li><a href="http://academic.research.microsoft.com/search?query=Deconstructing+Commodity+Storage+Clusters."><img alt="" src="http://www.informatik.uni-trier.de/~ley/img/ms-academic.dark.16x16.png" class="icon" /> MS Academic Search</a></li><li><a href="http://pubzone.org/dblp/conf/isca/GunawiAAAS05"><img alt="" src="http://www.informatik.uni-trier.de/~ley/img/pubzone.dark.16x16.png" class="icon" /> PubZone</a></li></ul></div></li></ul></nav><div class="data"><a href="http://www.informatik.uni-trier.de/~ley/pers/hd/g/Gunawi:Haryadi_S=">Haryadi S. Gunawi</a>, <a href="http://www.informatik.uni-trier.de/~ley/pers/hd/a/Agrawal:Nitin">Nitin Agrawal</a>, <a href="http://www.informatik.uni-trier.de/~ley/pers/hd/a/Arpaci=Dusseau:Andrea_C=">Andrea C. Arpaci-Dusseau</a>, <a href="http://www.informatik.uni-trier.de/~ley/pers/hd/a/Arpaci=Dusseau:Remzi_H=">Remzi H. Arpaci-Dusseau</a>, <a href="http://www.informatik.uni-trier.de/~ley/pers/hd/s/Schindler:Jiri">Jiri Schindler</a>: <span class="title">Deconstructing Commodity Storage Clusters.</span>  60-71</div></li>
</ul>

<header><h2>Session 2b:
Memory Compression and Renamer Optimizations</h2></header> 
<ul class="publ-list"><li class="entry inproceedings" id="conf/isca/X05"><div class="box"><img alt="" src="http://www.informatik.uni-trier.de/~ley/img/n.png" /></div><nav class="publ"><ul><li class="drop-down"><div class="head"><a href="http://doi.ieeecomputersociety.org/10.1109/ISCA.2005.6"><img alt="" src="http://dblp.uni-trier.de/img/paper.dark.hollow.16x16.png" class="icon" /></a></div><div class="body"><p><b>view</b></p><ul><li><a href="http://doi.ieeecomputersociety.org/10.1109/ISCA.2005.6"><img alt="" src="http://www.informatik.uni-trier.de/~ley/img/paper.dark.16x16.png" class="icon" /> electronic edition @ ieeecomputersociety.org</a></li></ul></div></li><li class="drop-down"><div class="head"><a href="http://dblp.uni-trier.de/rec/bibtex/conf/isca/X05"><img alt="" src="http://www.informatik.uni-trier.de/~ley/img/download.dark.hollow.16x16.png" class="icon" /></a></div><div class="body"><p><b>export record as</b></p><ul><li><a href="http://dblp.uni-trier.de/rec/bibtex/conf/isca/X05"><img alt="" src="http://www.informatik.uni-trier.de/~ley/img/bibtex.dark.16x16.png" class="icon" /> BibTeX</a></li><li><a href="http://dblp.uni-trier.de/rec/bibtex/conf/isca/X05.xml"><img alt="" src="http://www.informatik.uni-trier.de/~ley/img/xml.dark.16x16.png" class="icon" /> XML</a></li></ul><p><em>dblp key:</em></p><ul class="bullets"><li><small>conf/isca/X05</small></li></ul></div></li><li class="drop-down"><div class="head"><a href="http://google.com/search?q=A+Robust+Main-Memory+Compression+Scheme."><img alt="" src="http://www.informatik.uni-trier.de/~ley/img/search-external.dark.hollow.16x16.png" class="icon" /></a></div><div class="body"><p><b>ask others</b></p><ul><li><a href="http://google.com/search?q=A+Robust+Main-Memory+Compression+Scheme."><img alt="" src="http://www.informatik.uni-trier.de/~ley/img/google.dark.16x16.png" class="icon" /> Google</a></li><li><a href="http://scholar.google.com/scholar?q=A+Robust+Main-Memory+Compression+Scheme."><img alt="" src="http://www.informatik.uni-trier.de/~ley/img/google-scholar.dark.16x16.png" class="icon" /> Google Scholar</a></li><li><a href="http://academic.research.microsoft.com/search?query=A+Robust+Main-Memory+Compression+Scheme."><img alt="" src="http://www.informatik.uni-trier.de/~ley/img/ms-academic.dark.16x16.png" class="icon" /> MS Academic Search</a></li><li><a href="http://pubzone.org/dblp/conf/isca/X05"><img alt="" src="http://www.informatik.uni-trier.de/~ley/img/pubzone.dark.16x16.png" class="icon" /> PubZone</a></li></ul></div></li></ul></nav><div class="data"><a href="http://www.informatik.uni-trier.de/~ley/pers/hd/e/Ekman:Magnus">Magnus Ekman</a>, <a href="http://www.informatik.uni-trier.de/~ley/pers/hd/s/Stenstr=ouml=m:Per">Per Stenstr&#246;m</a>: <span class="title">A Robust Main-Memory Compression Scheme.</span>  74-85</div></li>
<li class="entry inproceedings" id="conf/isca/X05a"><div class="box"><img alt="" src="http://www.informatik.uni-trier.de/~ley/img/n.png" /></div><nav class="publ"><ul><li class="drop-down"><div class="head"><a href="http://doi.ieeecomputersociety.org/10.1109/ISCA.2005.19"><img alt="" src="http://dblp.uni-trier.de/img/paper.dark.hollow.16x16.png" class="icon" /></a></div><div class="body"><p><b>view</b></p><ul><li><a href="http://doi.ieeecomputersociety.org/10.1109/ISCA.2005.19"><img alt="" src="http://www.informatik.uni-trier.de/~ley/img/paper.dark.16x16.png" class="icon" /> electronic edition @ ieeecomputersociety.org</a></li></ul></div></li><li class="drop-down"><div class="head"><a href="http://dblp.uni-trier.de/rec/bibtex/conf/isca/X05a"><img alt="" src="http://www.informatik.uni-trier.de/~ley/img/download.dark.hollow.16x16.png" class="icon" /></a></div><div class="body"><p><b>export record as</b></p><ul><li><a href="http://dblp.uni-trier.de/rec/bibtex/conf/isca/X05a"><img alt="" src="http://www.informatik.uni-trier.de/~ley/img/bibtex.dark.16x16.png" class="icon" /> BibTeX</a></li><li><a href="http://dblp.uni-trier.de/rec/bibtex/conf/isca/X05a.xml"><img alt="" src="http://www.informatik.uni-trier.de/~ley/img/xml.dark.16x16.png" class="icon" /> XML</a></li></ul><p><em>dblp key:</em></p><ul class="bullets"><li><small>conf/isca/X05a</small></li></ul></div></li><li class="drop-down"><div class="head"><a href="http://google.com/search?q=Continuous+Optimization."><img alt="" src="http://www.informatik.uni-trier.de/~ley/img/search-external.dark.hollow.16x16.png" class="icon" /></a></div><div class="body"><p><b>ask others</b></p><ul><li><a href="http://google.com/search?q=Continuous+Optimization."><img alt="" src="http://www.informatik.uni-trier.de/~ley/img/google.dark.16x16.png" class="icon" /> Google</a></li><li><a href="http://scholar.google.com/scholar?q=Continuous+Optimization."><img alt="" src="http://www.informatik.uni-trier.de/~ley/img/google-scholar.dark.16x16.png" class="icon" /> Google Scholar</a></li><li><a href="http://academic.research.microsoft.com/search?query=Continuous+Optimization."><img alt="" src="http://www.informatik.uni-trier.de/~ley/img/ms-academic.dark.16x16.png" class="icon" /> MS Academic Search</a></li><li><a href="http://pubzone.org/dblp/conf/isca/X05a"><img alt="" src="http://www.informatik.uni-trier.de/~ley/img/pubzone.dark.16x16.png" class="icon" /> PubZone</a></li></ul></div></li></ul></nav><div class="data"><a href="http://www.informatik.uni-trier.de/~ley/pers/hd/f/Fahs:Brian">Brian Fahs</a>, <a href="http://www.informatik.uni-trier.de/~ley/pers/hd/r/Rafacz:Todd_M=">Todd M. Rafacz</a>, <a href="http://www.informatik.uni-trier.de/~ley/pers/hd/p/Patel:Sanjay_J=">Sanjay J. Patel</a>, <a href="http://www.informatik.uni-trier.de/~ley/pers/hd/l/Lumetta:Steven_S=">Steven S. Lumetta</a>: <span class="title">Continuous Optimization.</span>  86-97</div></li>
<li class="entry inproceedings" id="conf/isca/X05b"><div class="box"><img alt="" src="http://www.informatik.uni-trier.de/~ley/img/n.png" /></div><nav class="publ"><ul><li class="drop-down"><div class="head"><a href="http://doi.ieeecomputersociety.org/10.1109/ISCA.2005.43"><img alt="" src="http://dblp.uni-trier.de/img/paper.dark.hollow.16x16.png" class="icon" /></a></div><div class="body"><p><b>view</b></p><ul><li><a href="http://doi.ieeecomputersociety.org/10.1109/ISCA.2005.43"><img alt="" src="http://www.informatik.uni-trier.de/~ley/img/paper.dark.16x16.png" class="icon" /> electronic edition @ ieeecomputersociety.org</a></li></ul></div></li><li class="drop-down"><div class="head"><a href="http://dblp.uni-trier.de/rec/bibtex/conf/isca/X05b"><img alt="" src="http://www.informatik.uni-trier.de/~ley/img/download.dark.hollow.16x16.png" class="icon" /></a></div><div class="body"><p><b>export record as</b></p><ul><li><a href="http://dblp.uni-trier.de/rec/bibtex/conf/isca/X05b"><img alt="" src="http://www.informatik.uni-trier.de/~ley/img/bibtex.dark.16x16.png" class="icon" /> BibTeX</a></li><li><a href="http://dblp.uni-trier.de/rec/bibtex/conf/isca/X05b.xml"><img alt="" src="http://www.informatik.uni-trier.de/~ley/img/xml.dark.16x16.png" class="icon" /> XML</a></li></ul><p><em>dblp key:</em></p><ul class="bullets"><li><small>conf/isca/X05b</small></li></ul></div></li><li class="drop-down"><div class="head"><a href="http://google.com/search?q=RENO+-+A+Rename-Based+Instruction+Optimizer."><img alt="" src="http://www.informatik.uni-trier.de/~ley/img/search-external.dark.hollow.16x16.png" class="icon" /></a></div><div class="body"><p><b>ask others</b></p><ul><li><a href="http://google.com/search?q=RENO+-+A+Rename-Based+Instruction+Optimizer."><img alt="" src="http://www.informatik.uni-trier.de/~ley/img/google.dark.16x16.png" class="icon" /> Google</a></li><li><a href="http://scholar.google.com/scholar?q=RENO+-+A+Rename-Based+Instruction+Optimizer."><img alt="" src="http://www.informatik.uni-trier.de/~ley/img/google-scholar.dark.16x16.png" class="icon" /> Google Scholar</a></li><li><a href="http://academic.research.microsoft.com/search?query=RENO+-+A+Rename-Based+Instruction+Optimizer."><img alt="" src="http://www.informatik.uni-trier.de/~ley/img/ms-academic.dark.16x16.png" class="icon" /> MS Academic Search</a></li><li><a href="http://pubzone.org/dblp/conf/isca/X05b"><img alt="" src="http://www.informatik.uni-trier.de/~ley/img/pubzone.dark.16x16.png" class="icon" /> PubZone</a></li></ul></div></li></ul></nav><div class="data"><a href="http://www.informatik.uni-trier.de/~ley/pers/hd/p/Petric:Vlad">Vlad Petric</a>, <a href="http://www.informatik.uni-trier.de/~ley/pers/hd/s/Sha:Tingting">Tingting Sha</a>, <a href="http://www.informatik.uni-trier.de/~ley/pers/hd/r/Roth:Amir">Amir Roth</a>: <span class="title">RENO - A Rename-Based Instruction Optimizer.</span>  98-109</div></li>
</ul>

<header><h2>Session 3a:
Specialized Processors</h2></header> 
<ul class="publ-list"><li class="entry inproceedings" id="conf/isca/TanS05"><div class="box"><img alt="" src="http://www.informatik.uni-trier.de/~ley/img/n.png" /></div><nav class="publ"><ul><li class="drop-down"><div class="head"><a href="http://doi.ieeecomputersociety.org/10.1109/ISCA.2005.5"><img alt="" src="http://dblp.uni-trier.de/img/paper.dark.hollow.16x16.png" class="icon" /></a></div><div class="body"><p><b>view</b></p><ul><li><a href="http://doi.ieeecomputersociety.org/10.1109/ISCA.2005.5"><img alt="" src="http://www.informatik.uni-trier.de/~ley/img/paper.dark.16x16.png" class="icon" /> electronic edition @ ieeecomputersociety.org</a></li></ul></div></li><li class="drop-down"><div class="head"><a href="http://dblp.uni-trier.de/rec/bibtex/conf/isca/TanS05"><img alt="" src="http://www.informatik.uni-trier.de/~ley/img/download.dark.hollow.16x16.png" class="icon" /></a></div><div class="body"><p><b>export record as</b></p><ul><li><a href="http://dblp.uni-trier.de/rec/bibtex/conf/isca/TanS05"><img alt="" src="http://www.informatik.uni-trier.de/~ley/img/bibtex.dark.16x16.png" class="icon" /> BibTeX</a></li><li><a href="http://dblp.uni-trier.de/rec/bibtex/conf/isca/TanS05.xml"><img alt="" src="http://www.informatik.uni-trier.de/~ley/img/xml.dark.16x16.png" class="icon" /> XML</a></li></ul><p><em>dblp key:</em></p><ul class="bullets"><li><small>conf/isca/TanS05</small></li></ul></div></li><li class="drop-down"><div class="head"><a href="http://google.com/search?q=A+High+Throughput+String+Matching+Architecture+for+Intrusion+Detection+and+Prevention."><img alt="" src="http://www.informatik.uni-trier.de/~ley/img/search-external.dark.hollow.16x16.png" class="icon" /></a></div><div class="body"><p><b>ask others</b></p><ul><li><a href="http://google.com/search?q=A+High+Throughput+String+Matching+Architecture+for+Intrusion+Detection+and+Prevention."><img alt="" src="http://www.informatik.uni-trier.de/~ley/img/google.dark.16x16.png" class="icon" /> Google</a></li><li><a href="http://scholar.google.com/scholar?q=A+High+Throughput+String+Matching+Architecture+for+Intrusion+Detection+and+Prevention."><img alt="" src="http://www.informatik.uni-trier.de/~ley/img/google-scholar.dark.16x16.png" class="icon" /> Google Scholar</a></li><li><a href="http://academic.research.microsoft.com/search?query=A+High+Throughput+String+Matching+Architecture+for+Intrusion+Detection+and+Prevention."><img alt="" src="http://www.informatik.uni-trier.de/~ley/img/ms-academic.dark.16x16.png" class="icon" /> MS Academic Search</a></li><li><a href="http://pubzone.org/dblp/conf/isca/TanS05"><img alt="" src="http://www.informatik.uni-trier.de/~ley/img/pubzone.dark.16x16.png" class="icon" /> PubZone</a></li></ul></div></li></ul></nav><div class="data"><a href="http://www.informatik.uni-trier.de/~ley/pers/hd/t/Tan:Lin">Lin Tan</a>, <a href="http://www.informatik.uni-trier.de/~ley/pers/hd/s/Sherwood:Timothy">Timothy Sherwood</a>: <span class="title">A High Throughput String Matching Architecture for Intrusion Detection and Prevention.</span>  112-122</div></li>
<li class="entry inproceedings" id="conf/isca/BaboescuTRS05"><div class="box"><img alt="" src="http://www.informatik.uni-trier.de/~ley/img/n.png" /></div><nav class="publ"><ul><li class="drop-down"><div class="head"><a href="http://doi.ieeecomputersociety.org/10.1109/ISCA.2005.7"><img alt="" src="http://dblp.uni-trier.de/img/paper.dark.hollow.16x16.png" class="icon" /></a></div><div class="body"><p><b>view</b></p><ul><li><a href="http://doi.ieeecomputersociety.org/10.1109/ISCA.2005.7"><img alt="" src="http://www.informatik.uni-trier.de/~ley/img/paper.dark.16x16.png" class="icon" /> electronic edition @ ieeecomputersociety.org</a></li></ul></div></li><li class="drop-down"><div class="head"><a href="http://dblp.uni-trier.de/rec/bibtex/conf/isca/BaboescuTRS05"><img alt="" src="http://www.informatik.uni-trier.de/~ley/img/download.dark.hollow.16x16.png" class="icon" /></a></div><div class="body"><p><b>export record as</b></p><ul><li><a href="http://dblp.uni-trier.de/rec/bibtex/conf/isca/BaboescuTRS05"><img alt="" src="http://www.informatik.uni-trier.de/~ley/img/bibtex.dark.16x16.png" class="icon" /> BibTeX</a></li><li><a href="http://dblp.uni-trier.de/rec/bibtex/conf/isca/BaboescuTRS05.xml"><img alt="" src="http://www.informatik.uni-trier.de/~ley/img/xml.dark.16x16.png" class="icon" /> XML</a></li></ul><p><em>dblp key:</em></p><ul class="bullets"><li><small>conf/isca/BaboescuTRS05</small></li></ul></div></li><li class="drop-down"><div class="head"><a href="http://google.com/search?q=A+Tree+Based+Router+Search+Engine+Architecture+with+Single+Port+Memories."><img alt="" src="http://www.informatik.uni-trier.de/~ley/img/search-external.dark.hollow.16x16.png" class="icon" /></a></div><div class="body"><p><b>ask others</b></p><ul><li><a href="http://google.com/search?q=A+Tree+Based+Router+Search+Engine+Architecture+with+Single+Port+Memories."><img alt="" src="http://www.informatik.uni-trier.de/~ley/img/google.dark.16x16.png" class="icon" /> Google</a></li><li><a href="http://scholar.google.com/scholar?q=A+Tree+Based+Router+Search+Engine+Architecture+with+Single+Port+Memories."><img alt="" src="http://www.informatik.uni-trier.de/~ley/img/google-scholar.dark.16x16.png" class="icon" /> Google Scholar</a></li><li><a href="http://academic.research.microsoft.com/search?query=A+Tree+Based+Router+Search+Engine+Architecture+with+Single+Port+Memories."><img alt="" src="http://www.informatik.uni-trier.de/~ley/img/ms-academic.dark.16x16.png" class="icon" /> MS Academic Search</a></li><li><a href="http://pubzone.org/dblp/conf/isca/BaboescuTRS05"><img alt="" src="http://www.informatik.uni-trier.de/~ley/img/pubzone.dark.16x16.png" class="icon" /> PubZone</a></li></ul></div></li></ul></nav><div class="data"><a href="http://www.informatik.uni-trier.de/~ley/pers/hd/b/Baboescu:Florin">Florin Baboescu</a>, <a href="http://www.informatik.uni-trier.de/~ley/pers/hd/t/Tullsen:Dean_M=">Dean M. Tullsen</a>, <a href="http://www.informatik.uni-trier.de/~ley/pers/hd/r/Rosu:Grigore">Grigore Rosu</a>, <a href="http://www.informatik.uni-trier.de/~ley/pers/hd/s/Singh:Sumeet">Sumeet Singh</a>: <span class="title">A Tree Based Router Search Engine Architecture with Single Port Memories.</span>  123-133</div></li>
<li class="entry inproceedings" id="conf/isca/KyoOA05"><div class="box"><img alt="" src="http://www.informatik.uni-trier.de/~ley/img/n.png" /></div><nav class="publ"><ul><li class="drop-down"><div class="head"><a href="http://doi.ieeecomputersociety.org/10.1109/ISCA.2005.11"><img alt="" src="http://dblp.uni-trier.de/img/paper.dark.hollow.16x16.png" class="icon" /></a></div><div class="body"><p><b>view</b></p><ul><li><a href="http://doi.ieeecomputersociety.org/10.1109/ISCA.2005.11"><img alt="" src="http://www.informatik.uni-trier.de/~ley/img/paper.dark.16x16.png" class="icon" /> electronic edition @ ieeecomputersociety.org</a></li></ul></div></li><li class="drop-down"><div class="head"><a href="http://dblp.uni-trier.de/rec/bibtex/conf/isca/KyoOA05"><img alt="" src="http://www.informatik.uni-trier.de/~ley/img/download.dark.hollow.16x16.png" class="icon" /></a></div><div class="body"><p><b>export record as</b></p><ul><li><a href="http://dblp.uni-trier.de/rec/bibtex/conf/isca/KyoOA05"><img alt="" src="http://www.informatik.uni-trier.de/~ley/img/bibtex.dark.16x16.png" class="icon" /> BibTeX</a></li><li><a href="http://dblp.uni-trier.de/rec/bibtex/conf/isca/KyoOA05.xml"><img alt="" src="http://www.informatik.uni-trier.de/~ley/img/xml.dark.16x16.png" class="icon" /> XML</a></li></ul><p><em>dblp key:</em></p><ul class="bullets"><li><small>conf/isca/KyoOA05</small></li></ul></div></li><li class="drop-down"><div class="head"><a href="http://google.com/search?q=An+Integrated+Memory+Array+Processor+Architecture+for+Embedded+Image+Recognition+Systems."><img alt="" src="http://www.informatik.uni-trier.de/~ley/img/search-external.dark.hollow.16x16.png" class="icon" /></a></div><div class="body"><p><b>ask others</b></p><ul><li><a href="http://google.com/search?q=An+Integrated+Memory+Array+Processor+Architecture+for+Embedded+Image+Recognition+Systems."><img alt="" src="http://www.informatik.uni-trier.de/~ley/img/google.dark.16x16.png" class="icon" /> Google</a></li><li><a href="http://scholar.google.com/scholar?q=An+Integrated+Memory+Array+Processor+Architecture+for+Embedded+Image+Recognition+Systems."><img alt="" src="http://www.informatik.uni-trier.de/~ley/img/google-scholar.dark.16x16.png" class="icon" /> Google Scholar</a></li><li><a href="http://academic.research.microsoft.com/search?query=An+Integrated+Memory+Array+Processor+Architecture+for+Embedded+Image+Recognition+Systems."><img alt="" src="http://www.informatik.uni-trier.de/~ley/img/ms-academic.dark.16x16.png" class="icon" /> MS Academic Search</a></li><li><a href="http://pubzone.org/dblp/conf/isca/KyoOA05"><img alt="" src="http://www.informatik.uni-trier.de/~ley/img/pubzone.dark.16x16.png" class="icon" /> PubZone</a></li></ul></div></li></ul></nav><div class="data"><a href="http://www.informatik.uni-trier.de/~ley/pers/hd/k/Kyo:Shorin">Shorin Kyo</a>, <a href="http://www.informatik.uni-trier.de/~ley/pers/hd/o/Okazaki:Shin=ichiro">Shin'ichiro Okazaki</a>, <a href="http://www.informatik.uni-trier.de/~ley/pers/hd/a/Arai:Tamio">Tamio Arai</a>: <span class="title">An Integrated Memory Array Processor Architecture for Embedded Image Recognition Systems.</span>  134-145</div></li>
</ul>

<header><h2>Session 3b:
Detecting Faults</h2></header> 
<ul class="publ-list"><li class="entry inproceedings" id="conf/isca/ReisCVRAM05"><div class="box"><img alt="" src="http://www.informatik.uni-trier.de/~ley/img/n.png" /></div><nav class="publ"><ul><li class="drop-down"><div class="head"><a href="http://doi.ieeecomputersociety.org/10.1109/ISCA.2005.21"><img alt="" src="http://dblp.uni-trier.de/img/paper.dark.hollow.16x16.png" class="icon" /></a></div><div class="body"><p><b>view</b></p><ul><li><a href="http://doi.ieeecomputersociety.org/10.1109/ISCA.2005.21"><img alt="" src="http://www.informatik.uni-trier.de/~ley/img/paper.dark.16x16.png" class="icon" /> electronic edition @ ieeecomputersociety.org</a></li></ul></div></li><li class="drop-down"><div class="head"><a href="http://dblp.uni-trier.de/rec/bibtex/conf/isca/ReisCVRAM05"><img alt="" src="http://www.informatik.uni-trier.de/~ley/img/download.dark.hollow.16x16.png" class="icon" /></a></div><div class="body"><p><b>export record as</b></p><ul><li><a href="http://dblp.uni-trier.de/rec/bibtex/conf/isca/ReisCVRAM05"><img alt="" src="http://www.informatik.uni-trier.de/~ley/img/bibtex.dark.16x16.png" class="icon" /> BibTeX</a></li><li><a href="http://dblp.uni-trier.de/rec/bibtex/conf/isca/ReisCVRAM05.xml"><img alt="" src="http://www.informatik.uni-trier.de/~ley/img/xml.dark.16x16.png" class="icon" /> XML</a></li></ul><p><em>dblp key:</em></p><ul class="bullets"><li><small>conf/isca/ReisCVRAM05</small></li></ul></div></li><li class="drop-down"><div class="head"><a href="http://google.com/search?q=Design+and+Evaluation+of+Hybrid+Fault-Detection+Systems."><img alt="" src="http://www.informatik.uni-trier.de/~ley/img/search-external.dark.hollow.16x16.png" class="icon" /></a></div><div class="body"><p><b>ask others</b></p><ul><li><a href="http://google.com/search?q=Design+and+Evaluation+of+Hybrid+Fault-Detection+Systems."><img alt="" src="http://www.informatik.uni-trier.de/~ley/img/google.dark.16x16.png" class="icon" /> Google</a></li><li><a href="http://scholar.google.com/scholar?q=Design+and+Evaluation+of+Hybrid+Fault-Detection+Systems."><img alt="" src="http://www.informatik.uni-trier.de/~ley/img/google-scholar.dark.16x16.png" class="icon" /> Google Scholar</a></li><li><a href="http://academic.research.microsoft.com/search?query=Design+and+Evaluation+of+Hybrid+Fault-Detection+Systems."><img alt="" src="http://www.informatik.uni-trier.de/~ley/img/ms-academic.dark.16x16.png" class="icon" /> MS Academic Search</a></li><li><a href="http://pubzone.org/dblp/conf/isca/ReisCVRAM05"><img alt="" src="http://www.informatik.uni-trier.de/~ley/img/pubzone.dark.16x16.png" class="icon" /> PubZone</a></li></ul></div></li></ul></nav><div class="data"><a href="http://www.informatik.uni-trier.de/~ley/pers/hd/r/Reis:George_A=">George A. Reis</a>, <a href="http://www.informatik.uni-trier.de/~ley/pers/hd/c/Chang:Jonathan">Jonathan Chang</a>, <a href="http://www.informatik.uni-trier.de/~ley/pers/hd/v/Vachharajani:Neil">Neil Vachharajani</a>, <a href="http://www.informatik.uni-trier.de/~ley/pers/hd/r/Rangan:Ram">Ram Rangan</a>, <a href="http://www.informatik.uni-trier.de/~ley/pers/hd/a/August:David_I=">David I. August</a>, <a href="http://www.informatik.uni-trier.de/~ley/pers/hd/m/Mukherjee:Shubhendu_S=">Shubhendu S. Mukherjee</a>: <span class="title">Design and Evaluation of Hybrid Fault-Detection Systems.</span>  148-159</div></li>
<li class="entry inproceedings" id="conf/isca/SchuchmanV05"><div class="box"><img alt="" src="http://www.informatik.uni-trier.de/~ley/img/n.png" /></div><nav class="publ"><ul><li class="drop-down"><div class="head"><a href="http://doi.ieeecomputersociety.org/10.1109/ISCA.2005.44"><img alt="" src="http://dblp.uni-trier.de/img/paper.dark.hollow.16x16.png" class="icon" /></a></div><div class="body"><p><b>view</b></p><ul><li><a href="http://doi.ieeecomputersociety.org/10.1109/ISCA.2005.44"><img alt="" src="http://www.informatik.uni-trier.de/~ley/img/paper.dark.16x16.png" class="icon" /> electronic edition @ ieeecomputersociety.org</a></li></ul></div></li><li class="drop-down"><div class="head"><a href="http://dblp.uni-trier.de/rec/bibtex/conf/isca/SchuchmanV05"><img alt="" src="http://www.informatik.uni-trier.de/~ley/img/download.dark.hollow.16x16.png" class="icon" /></a></div><div class="body"><p><b>export record as</b></p><ul><li><a href="http://dblp.uni-trier.de/rec/bibtex/conf/isca/SchuchmanV05"><img alt="" src="http://www.informatik.uni-trier.de/~ley/img/bibtex.dark.16x16.png" class="icon" /> BibTeX</a></li><li><a href="http://dblp.uni-trier.de/rec/bibtex/conf/isca/SchuchmanV05.xml"><img alt="" src="http://www.informatik.uni-trier.de/~ley/img/xml.dark.16x16.png" class="icon" /> XML</a></li></ul><p><em>dblp key:</em></p><ul class="bullets"><li><small>conf/isca/SchuchmanV05</small></li></ul></div></li><li class="drop-down"><div class="head"><a href="http://google.com/search?q=Rescue%3A+A+Microarchitecture+for+Testability+and+Defect+Tolerance."><img alt="" src="http://www.informatik.uni-trier.de/~ley/img/search-external.dark.hollow.16x16.png" class="icon" /></a></div><div class="body"><p><b>ask others</b></p><ul><li><a href="http://google.com/search?q=Rescue%3A+A+Microarchitecture+for+Testability+and+Defect+Tolerance."><img alt="" src="http://www.informatik.uni-trier.de/~ley/img/google.dark.16x16.png" class="icon" /> Google</a></li><li><a href="http://scholar.google.com/scholar?q=Rescue%3A+A+Microarchitecture+for+Testability+and+Defect+Tolerance."><img alt="" src="http://www.informatik.uni-trier.de/~ley/img/google-scholar.dark.16x16.png" class="icon" /> Google Scholar</a></li><li><a href="http://academic.research.microsoft.com/search?query=Rescue%3A+A+Microarchitecture+for+Testability+and+Defect+Tolerance."><img alt="" src="http://www.informatik.uni-trier.de/~ley/img/ms-academic.dark.16x16.png" class="icon" /> MS Academic Search</a></li><li><a href="http://pubzone.org/dblp/conf/isca/SchuchmanV05"><img alt="" src="http://www.informatik.uni-trier.de/~ley/img/pubzone.dark.16x16.png" class="icon" /> PubZone</a></li></ul></div></li></ul></nav><div class="data"><a href="http://www.informatik.uni-trier.de/~ley/pers/hd/s/Schuchman:Ethan">Ethan Schuchman</a>, <a href="http://www.informatik.uni-trier.de/~ley/pers/hd/v/Vijaykumar:T=_N=">T. N. Vijaykumar</a>: <span class="title">Rescue: A Microarchitecture for Testability and Defect Tolerance.</span>  160-171</div></li>
<li class="entry inproceedings" id="conf/isca/GomaaV05"><div class="box"><img alt="" src="http://www.informatik.uni-trier.de/~ley/img/n.png" /></div><nav class="publ"><ul><li class="drop-down"><div class="head"><a href="http://doi.ieeecomputersociety.org/10.1109/ISCA.2005.38"><img alt="" src="http://dblp.uni-trier.de/img/paper.dark.hollow.16x16.png" class="icon" /></a></div><div class="body"><p><b>view</b></p><ul><li><a href="http://doi.ieeecomputersociety.org/10.1109/ISCA.2005.38"><img alt="" src="http://www.informatik.uni-trier.de/~ley/img/paper.dark.16x16.png" class="icon" /> electronic edition @ ieeecomputersociety.org</a></li></ul></div></li><li class="drop-down"><div class="head"><a href="http://dblp.uni-trier.de/rec/bibtex/conf/isca/GomaaV05"><img alt="" src="http://www.informatik.uni-trier.de/~ley/img/download.dark.hollow.16x16.png" class="icon" /></a></div><div class="body"><p><b>export record as</b></p><ul><li><a href="http://dblp.uni-trier.de/rec/bibtex/conf/isca/GomaaV05"><img alt="" src="http://www.informatik.uni-trier.de/~ley/img/bibtex.dark.16x16.png" class="icon" /> BibTeX</a></li><li><a href="http://dblp.uni-trier.de/rec/bibtex/conf/isca/GomaaV05.xml"><img alt="" src="http://www.informatik.uni-trier.de/~ley/img/xml.dark.16x16.png" class="icon" /> XML</a></li></ul><p><em>dblp key:</em></p><ul class="bullets"><li><small>conf/isca/GomaaV05</small></li></ul></div></li><li class="drop-down"><div class="head"><a href="http://google.com/search?q=Opportunistic+Transient-Fault+Detection."><img alt="" src="http://www.informatik.uni-trier.de/~ley/img/search-external.dark.hollow.16x16.png" class="icon" /></a></div><div class="body"><p><b>ask others</b></p><ul><li><a href="http://google.com/search?q=Opportunistic+Transient-Fault+Detection."><img alt="" src="http://www.informatik.uni-trier.de/~ley/img/google.dark.16x16.png" class="icon" /> Google</a></li><li><a href="http://scholar.google.com/scholar?q=Opportunistic+Transient-Fault+Detection."><img alt="" src="http://www.informatik.uni-trier.de/~ley/img/google-scholar.dark.16x16.png" class="icon" /> Google Scholar</a></li><li><a href="http://academic.research.microsoft.com/search?query=Opportunistic+Transient-Fault+Detection."><img alt="" src="http://www.informatik.uni-trier.de/~ley/img/ms-academic.dark.16x16.png" class="icon" /> MS Academic Search</a></li><li><a href="http://pubzone.org/dblp/conf/isca/GomaaV05"><img alt="" src="http://www.informatik.uni-trier.de/~ley/img/pubzone.dark.16x16.png" class="icon" /> PubZone</a></li></ul></div></li></ul></nav><div class="data"><a href="http://www.informatik.uni-trier.de/~ley/pers/hd/g/Gomaa:Mohamed_A=">Mohamed A. Gomaa</a>, <a href="http://www.informatik.uni-trier.de/~ley/pers/hd/v/Vijaykumar:T=_N=">T. N. Vijaykumar</a>: <span class="title">Opportunistic Transient-Fault Detection.</span>  172-183</div></li>
</ul>

<header><h2>Session 4a:
Quantum Computing and Very Low Power</h2></header> 
<ul class="publ-list"><li class="entry inproceedings" id="conf/isca/BalensieferKO05"><div class="box"><img alt="" src="http://www.informatik.uni-trier.de/~ley/img/n.png" /></div><nav class="publ"><ul><li class="drop-down"><div class="head"><a href="http://doi.ieeecomputersociety.org/10.1109/ISCA.2005.10"><img alt="" src="http://dblp.uni-trier.de/img/paper.dark.hollow.16x16.png" class="icon" /></a></div><div class="body"><p><b>view</b></p><ul><li><a href="http://doi.ieeecomputersociety.org/10.1109/ISCA.2005.10"><img alt="" src="http://www.informatik.uni-trier.de/~ley/img/paper.dark.16x16.png" class="icon" /> electronic edition @ ieeecomputersociety.org</a></li></ul></div></li><li class="drop-down"><div class="head"><a href="http://dblp.uni-trier.de/rec/bibtex/conf/isca/BalensieferKO05"><img alt="" src="http://www.informatik.uni-trier.de/~ley/img/download.dark.hollow.16x16.png" class="icon" /></a></div><div class="body"><p><b>export record as</b></p><ul><li><a href="http://dblp.uni-trier.de/rec/bibtex/conf/isca/BalensieferKO05"><img alt="" src="http://www.informatik.uni-trier.de/~ley/img/bibtex.dark.16x16.png" class="icon" /> BibTeX</a></li><li><a href="http://dblp.uni-trier.de/rec/bibtex/conf/isca/BalensieferKO05.xml"><img alt="" src="http://www.informatik.uni-trier.de/~ley/img/xml.dark.16x16.png" class="icon" /> XML</a></li></ul><p><em>dblp key:</em></p><ul class="bullets"><li><small>conf/isca/BalensieferKO05</small></li></ul></div></li><li class="drop-down"><div class="head"><a href="http://google.com/search?q=An+Evaluation+Framework+and+Instruction+Set+Architecture+for+Ion-Trap+Based+Quantum+Micro-Architectures."><img alt="" src="http://www.informatik.uni-trier.de/~ley/img/search-external.dark.hollow.16x16.png" class="icon" /></a></div><div class="body"><p><b>ask others</b></p><ul><li><a href="http://google.com/search?q=An+Evaluation+Framework+and+Instruction+Set+Architecture+for+Ion-Trap+Based+Quantum+Micro-Architectures."><img alt="" src="http://www.informatik.uni-trier.de/~ley/img/google.dark.16x16.png" class="icon" /> Google</a></li><li><a href="http://scholar.google.com/scholar?q=An+Evaluation+Framework+and+Instruction+Set+Architecture+for+Ion-Trap+Based+Quantum+Micro-Architectures."><img alt="" src="http://www.informatik.uni-trier.de/~ley/img/google-scholar.dark.16x16.png" class="icon" /> Google Scholar</a></li><li><a href="http://academic.research.microsoft.com/search?query=An+Evaluation+Framework+and+Instruction+Set+Architecture+for+Ion-Trap+Based+Quantum+Micro-Architectures."><img alt="" src="http://www.informatik.uni-trier.de/~ley/img/ms-academic.dark.16x16.png" class="icon" /> MS Academic Search</a></li><li><a href="http://pubzone.org/dblp/conf/isca/BalensieferKO05"><img alt="" src="http://www.informatik.uni-trier.de/~ley/img/pubzone.dark.16x16.png" class="icon" /> PubZone</a></li></ul></div></li></ul></nav><div class="data"><a href="http://www.informatik.uni-trier.de/~ley/pers/hd/b/Balensiefer:Steven">Steven Balensiefer</a>, <a href="http://www.informatik.uni-trier.de/~ley/pers/hd/k/Kreger=Stickles:Lucas">Lucas Kreger-Stickles</a>, <a href="http://www.informatik.uni-trier.de/~ley/pers/hd/o/Oskin:Mark">Mark Oskin</a>: <span class="title">An Evaluation Framework and Instruction Set Architecture for Ion-Trap Based Quantum Micro-Architectures.</span>  186-196</div></li>
<li class="entry inproceedings" id="conf/isca/NazhandaliZORMHPAB05"><div class="box"><img alt="" src="http://www.informatik.uni-trier.de/~ley/img/n.png" /></div><nav class="publ"><ul><li class="drop-down"><div class="head"><a href="http://doi.ieeecomputersociety.org/10.1109/ISCA.2005.26"><img alt="" src="http://dblp.uni-trier.de/img/paper.dark.hollow.16x16.png" class="icon" /></a></div><div class="body"><p><b>view</b></p><ul><li><a href="http://doi.ieeecomputersociety.org/10.1109/ISCA.2005.26"><img alt="" src="http://www.informatik.uni-trier.de/~ley/img/paper.dark.16x16.png" class="icon" /> electronic edition @ ieeecomputersociety.org</a></li></ul></div></li><li class="drop-down"><div class="head"><a href="http://dblp.uni-trier.de/rec/bibtex/conf/isca/NazhandaliZORMHPAB05"><img alt="" src="http://www.informatik.uni-trier.de/~ley/img/download.dark.hollow.16x16.png" class="icon" /></a></div><div class="body"><p><b>export record as</b></p><ul><li><a href="http://dblp.uni-trier.de/rec/bibtex/conf/isca/NazhandaliZORMHPAB05"><img alt="" src="http://www.informatik.uni-trier.de/~ley/img/bibtex.dark.16x16.png" class="icon" /> BibTeX</a></li><li><a href="http://dblp.uni-trier.de/rec/bibtex/conf/isca/NazhandaliZORMHPAB05.xml"><img alt="" src="http://www.informatik.uni-trier.de/~ley/img/xml.dark.16x16.png" class="icon" /> XML</a></li></ul><p><em>dblp key:</em></p><ul class="bullets"><li><small>conf/isca/NazhandaliZORMHPAB05</small></li></ul></div></li><li class="drop-down"><div class="head"><a href="http://google.com/search?q=Energy+Optimization+of+Subthreshold-Voltage+Sensor+Network+Processors."><img alt="" src="http://www.informatik.uni-trier.de/~ley/img/search-external.dark.hollow.16x16.png" class="icon" /></a></div><div class="body"><p><b>ask others</b></p><ul><li><a href="http://google.com/search?q=Energy+Optimization+of+Subthreshold-Voltage+Sensor+Network+Processors."><img alt="" src="http://www.informatik.uni-trier.de/~ley/img/google.dark.16x16.png" class="icon" /> Google</a></li><li><a href="http://scholar.google.com/scholar?q=Energy+Optimization+of+Subthreshold-Voltage+Sensor+Network+Processors."><img alt="" src="http://www.informatik.uni-trier.de/~ley/img/google-scholar.dark.16x16.png" class="icon" /> Google Scholar</a></li><li><a href="http://academic.research.microsoft.com/search?query=Energy+Optimization+of+Subthreshold-Voltage+Sensor+Network+Processors."><img alt="" src="http://www.informatik.uni-trier.de/~ley/img/ms-academic.dark.16x16.png" class="icon" /> MS Academic Search</a></li><li><a href="http://pubzone.org/dblp/conf/isca/NazhandaliZORMHPAB05"><img alt="" src="http://www.informatik.uni-trier.de/~ley/img/pubzone.dark.16x16.png" class="icon" /> PubZone</a></li></ul></div></li></ul></nav><div class="data"><a href="http://www.informatik.uni-trier.de/~ley/pers/hd/n/Nazhandali:Leyla">Leyla Nazhandali</a>, <a href="http://www.informatik.uni-trier.de/~ley/pers/hd/z/Zhai:Bo">Bo Zhai</a>, <a href="http://www.informatik.uni-trier.de/~ley/pers/hd/o/Olson:Javin">Javin Olson</a>, <a href="http://www.informatik.uni-trier.de/~ley/pers/hd/r/Reeves:Anna">Anna Reeves</a>, <a href="http://www.informatik.uni-trier.de/~ley/pers/hd/m/Minuth:Michael">Michael Minuth</a>, <a href="http://www.informatik.uni-trier.de/~ley/pers/hd/h/Helfand:Ryan">Ryan Helfand</a>, <a href="http://www.informatik.uni-trier.de/~ley/pers/hd/p/Pant:Sanjay">Sanjay Pant</a>, <a href="http://www.informatik.uni-trier.de/~ley/pers/hd/a/Austin:Todd_M=">Todd M. Austin</a>, <a href="http://www.informatik.uni-trier.de/~ley/pers/hd/b/Blaauw:David">David Blaauw</a>: <span class="title">Energy Optimization of Subthreshold-Voltage Sensor Network Processors.</span>  197-207</div></li>
<li class="entry inproceedings" id="conf/isca/HempsteadTMWB05"><div class="box"><img alt="" src="http://www.informatik.uni-trier.de/~ley/img/n.png" /></div><nav class="publ"><ul><li class="drop-down"><div class="head"><a href="http://doi.ieeecomputersociety.org/10.1109/ISCA.2005.12"><img alt="" src="http://dblp.uni-trier.de/img/paper.dark.hollow.16x16.png" class="icon" /></a></div><div class="body"><p><b>view</b></p><ul><li><a href="http://doi.ieeecomputersociety.org/10.1109/ISCA.2005.12"><img alt="" src="http://www.informatik.uni-trier.de/~ley/img/paper.dark.16x16.png" class="icon" /> electronic edition @ ieeecomputersociety.org</a></li></ul></div></li><li class="drop-down"><div class="head"><a href="http://dblp.uni-trier.de/rec/bibtex/conf/isca/HempsteadTMWB05"><img alt="" src="http://www.informatik.uni-trier.de/~ley/img/download.dark.hollow.16x16.png" class="icon" /></a></div><div class="body"><p><b>export record as</b></p><ul><li><a href="http://dblp.uni-trier.de/rec/bibtex/conf/isca/HempsteadTMWB05"><img alt="" src="http://www.informatik.uni-trier.de/~ley/img/bibtex.dark.16x16.png" class="icon" /> BibTeX</a></li><li><a href="http://dblp.uni-trier.de/rec/bibtex/conf/isca/HempsteadTMWB05.xml"><img alt="" src="http://www.informatik.uni-trier.de/~ley/img/xml.dark.16x16.png" class="icon" /> XML</a></li></ul><p><em>dblp key:</em></p><ul class="bullets"><li><small>conf/isca/HempsteadTMWB05</small></li></ul></div></li><li class="drop-down"><div class="head"><a href="http://google.com/search?q=An+Ultra+Low+Power+System+Architecture+for+Sensor+Network+Applications."><img alt="" src="http://www.informatik.uni-trier.de/~ley/img/search-external.dark.hollow.16x16.png" class="icon" /></a></div><div class="body"><p><b>ask others</b></p><ul><li><a href="http://google.com/search?q=An+Ultra+Low+Power+System+Architecture+for+Sensor+Network+Applications."><img alt="" src="http://www.informatik.uni-trier.de/~ley/img/google.dark.16x16.png" class="icon" /> Google</a></li><li><a href="http://scholar.google.com/scholar?q=An+Ultra+Low+Power+System+Architecture+for+Sensor+Network+Applications."><img alt="" src="http://www.informatik.uni-trier.de/~ley/img/google-scholar.dark.16x16.png" class="icon" /> Google Scholar</a></li><li><a href="http://academic.research.microsoft.com/search?query=An+Ultra+Low+Power+System+Architecture+for+Sensor+Network+Applications."><img alt="" src="http://www.informatik.uni-trier.de/~ley/img/ms-academic.dark.16x16.png" class="icon" /> MS Academic Search</a></li><li><a href="http://pubzone.org/dblp/conf/isca/HempsteadTMWB05"><img alt="" src="http://www.informatik.uni-trier.de/~ley/img/pubzone.dark.16x16.png" class="icon" /> PubZone</a></li></ul></div></li></ul></nav><div class="data"><a href="http://www.informatik.uni-trier.de/~ley/pers/hd/h/Hempstead:Mark">Mark Hempstead</a>, <a href="http://www.informatik.uni-trier.de/~ley/pers/hd/t/Tripathi:Nikhil">Nikhil Tripathi</a>, <a href="http://www.informatik.uni-trier.de/~ley/pers/hd/m/Mauro:Patrick">Patrick Mauro</a>, <a href="http://www.informatik.uni-trier.de/~ley/pers/hd/w/Wei:Gu=Yeon">Gu-Yeon Wei</a>, <a href="http://www.informatik.uni-trier.de/~ley/pers/hd/b/Brooks:David">David Brooks</a>: <span class="title">An Ultra Low Power System Architecture for Sensor Network Applications.</span>  208-219</div></li>
</ul>

<header><h2>Session 4b:
Coherence</h2></header> 
<ul class="publ-list"><li class="entry inproceedings" id="conf/isca/WenischSHKAF05"><div class="box"><img alt="" src="http://www.informatik.uni-trier.de/~ley/img/n.png" /></div><nav class="publ"><ul><li class="drop-down"><div class="head"><a href="http://doi.ieeecomputersociety.org/10.1109/ISCA.2005.50"><img alt="" src="http://dblp.uni-trier.de/img/paper.dark.hollow.16x16.png" class="icon" /></a></div><div class="body"><p><b>view</b></p><ul><li><a href="http://doi.ieeecomputersociety.org/10.1109/ISCA.2005.50"><img alt="" src="http://www.informatik.uni-trier.de/~ley/img/paper.dark.16x16.png" class="icon" /> electronic edition @ ieeecomputersociety.org</a></li></ul></div></li><li class="drop-down"><div class="head"><a href="http://dblp.uni-trier.de/rec/bibtex/conf/isca/WenischSHKAF05"><img alt="" src="http://www.informatik.uni-trier.de/~ley/img/download.dark.hollow.16x16.png" class="icon" /></a></div><div class="body"><p><b>export record as</b></p><ul><li><a href="http://dblp.uni-trier.de/rec/bibtex/conf/isca/WenischSHKAF05"><img alt="" src="http://www.informatik.uni-trier.de/~ley/img/bibtex.dark.16x16.png" class="icon" /> BibTeX</a></li><li><a href="http://dblp.uni-trier.de/rec/bibtex/conf/isca/WenischSHKAF05.xml"><img alt="" src="http://www.informatik.uni-trier.de/~ley/img/xml.dark.16x16.png" class="icon" /> XML</a></li></ul><p><em>dblp key:</em></p><ul class="bullets"><li><small>conf/isca/WenischSHKAF05</small></li></ul></div></li><li class="drop-down"><div class="head"><a href="http://google.com/search?q=Temporal+Streaming+of+Shared+Memory."><img alt="" src="http://www.informatik.uni-trier.de/~ley/img/search-external.dark.hollow.16x16.png" class="icon" /></a></div><div class="body"><p><b>ask others</b></p><ul><li><a href="http://google.com/search?q=Temporal+Streaming+of+Shared+Memory."><img alt="" src="http://www.informatik.uni-trier.de/~ley/img/google.dark.16x16.png" class="icon" /> Google</a></li><li><a href="http://scholar.google.com/scholar?q=Temporal+Streaming+of+Shared+Memory."><img alt="" src="http://www.informatik.uni-trier.de/~ley/img/google-scholar.dark.16x16.png" class="icon" /> Google Scholar</a></li><li><a href="http://academic.research.microsoft.com/search?query=Temporal+Streaming+of+Shared+Memory."><img alt="" src="http://www.informatik.uni-trier.de/~ley/img/ms-academic.dark.16x16.png" class="icon" /> MS Academic Search</a></li><li><a href="http://pubzone.org/dblp/conf/isca/WenischSHKAF05"><img alt="" src="http://www.informatik.uni-trier.de/~ley/img/pubzone.dark.16x16.png" class="icon" /> PubZone</a></li></ul></div></li></ul></nav><div class="data"><a href="http://www.informatik.uni-trier.de/~ley/pers/hd/w/Wenisch:Thomas_F=">Thomas F. Wenisch</a>, <a href="http://www.informatik.uni-trier.de/~ley/pers/hd/s/Somogyi:Stephen">Stephen Somogyi</a>, <a href="http://www.informatik.uni-trier.de/~ley/pers/hd/h/Hardavellas:Nikolaos">Nikolaos Hardavellas</a>, <a href="http://www.informatik.uni-trier.de/~ley/pers/hd/k/Kim:Jangwoo">Jangwoo Kim</a>, <a href="http://www.informatik.uni-trier.de/~ley/pers/hd/a/Ailamaki:Anastasia">Anastassia Ailamaki</a>, <a href="http://www.informatik.uni-trier.de/~ley/pers/hd/f/Falsafi:Babak">Babak Falsafi</a>: <span class="title">Temporal Streaming of Shared Memory.</span>  222-233</div></li>
<li class="entry inproceedings" id="conf/isca/Moshovos05"><div class="box"><img alt="" src="http://www.informatik.uni-trier.de/~ley/img/n.png" /></div><nav class="publ"><ul><li class="drop-down"><div class="head"><a href="http://doi.ieeecomputersociety.org/10.1109/ISCA.2005.42"><img alt="" src="http://dblp.uni-trier.de/img/paper.dark.hollow.16x16.png" class="icon" /></a></div><div class="body"><p><b>view</b></p><ul><li><a href="http://doi.ieeecomputersociety.org/10.1109/ISCA.2005.42"><img alt="" src="http://www.informatik.uni-trier.de/~ley/img/paper.dark.16x16.png" class="icon" /> electronic edition @ ieeecomputersociety.org</a></li></ul></div></li><li class="drop-down"><div class="head"><a href="http://dblp.uni-trier.de/rec/bibtex/conf/isca/Moshovos05"><img alt="" src="http://www.informatik.uni-trier.de/~ley/img/download.dark.hollow.16x16.png" class="icon" /></a></div><div class="body"><p><b>export record as</b></p><ul><li><a href="http://dblp.uni-trier.de/rec/bibtex/conf/isca/Moshovos05"><img alt="" src="http://www.informatik.uni-trier.de/~ley/img/bibtex.dark.16x16.png" class="icon" /> BibTeX</a></li><li><a href="http://dblp.uni-trier.de/rec/bibtex/conf/isca/Moshovos05.xml"><img alt="" src="http://www.informatik.uni-trier.de/~ley/img/xml.dark.16x16.png" class="icon" /> XML</a></li></ul><p><em>dblp key:</em></p><ul class="bullets"><li><small>conf/isca/Moshovos05</small></li></ul></div></li><li class="drop-down"><div class="head"><a href="http://google.com/search?q=RegionScout%3A+Exploiting+Coarse+Grain+Sharing+in+Snoop-Based+Coherence."><img alt="" src="http://www.informatik.uni-trier.de/~ley/img/search-external.dark.hollow.16x16.png" class="icon" /></a></div><div class="body"><p><b>ask others</b></p><ul><li><a href="http://google.com/search?q=RegionScout%3A+Exploiting+Coarse+Grain+Sharing+in+Snoop-Based+Coherence."><img alt="" src="http://www.informatik.uni-trier.de/~ley/img/google.dark.16x16.png" class="icon" /> Google</a></li><li><a href="http://scholar.google.com/scholar?q=RegionScout%3A+Exploiting+Coarse+Grain+Sharing+in+Snoop-Based+Coherence."><img alt="" src="http://www.informatik.uni-trier.de/~ley/img/google-scholar.dark.16x16.png" class="icon" /> Google Scholar</a></li><li><a href="http://academic.research.microsoft.com/search?query=RegionScout%3A+Exploiting+Coarse+Grain+Sharing+in+Snoop-Based+Coherence."><img alt="" src="http://www.informatik.uni-trier.de/~ley/img/ms-academic.dark.16x16.png" class="icon" /> MS Academic Search</a></li><li><a href="http://pubzone.org/dblp/conf/isca/Moshovos05"><img alt="" src="http://www.informatik.uni-trier.de/~ley/img/pubzone.dark.16x16.png" class="icon" /> PubZone</a></li></ul></div></li></ul></nav><div class="data"><a href="http://www.informatik.uni-trier.de/~ley/pers/hd/m/Moshovos:Andreas">Andreas Moshovos</a>: <span class="title">RegionScout: Exploiting Coarse Grain Sharing in Snoop-Based Coherence.</span>  234-245</div></li>
<li class="entry inproceedings" id="conf/isca/CantinLS05"><div class="box"><img alt="" src="http://www.informatik.uni-trier.de/~ley/img/n.png" /></div><nav class="publ"><ul><li class="drop-down"><div class="head"><a href="http://doi.ieeecomputersociety.org/10.1109/ISCA.2005.31"><img alt="" src="http://dblp.uni-trier.de/img/paper.dark.hollow.16x16.png" class="icon" /></a></div><div class="body"><p><b>view</b></p><ul><li><a href="http://doi.ieeecomputersociety.org/10.1109/ISCA.2005.31"><img alt="" src="http://www.informatik.uni-trier.de/~ley/img/paper.dark.16x16.png" class="icon" /> electronic edition @ ieeecomputersociety.org</a></li></ul></div></li><li class="drop-down"><div class="head"><a href="http://dblp.uni-trier.de/rec/bibtex/conf/isca/CantinLS05"><img alt="" src="http://www.informatik.uni-trier.de/~ley/img/download.dark.hollow.16x16.png" class="icon" /></a></div><div class="body"><p><b>export record as</b></p><ul><li><a href="http://dblp.uni-trier.de/rec/bibtex/conf/isca/CantinLS05"><img alt="" src="http://www.informatik.uni-trier.de/~ley/img/bibtex.dark.16x16.png" class="icon" /> BibTeX</a></li><li><a href="http://dblp.uni-trier.de/rec/bibtex/conf/isca/CantinLS05.xml"><img alt="" src="http://www.informatik.uni-trier.de/~ley/img/xml.dark.16x16.png" class="icon" /> XML</a></li></ul><p><em>dblp key:</em></p><ul class="bullets"><li><small>conf/isca/CantinLS05</small></li></ul></div></li><li class="drop-down"><div class="head"><a href="http://google.com/search?q=Improving+Multiprocessor+Performance+with+Coarse-Grain+Coherence+Tracking."><img alt="" src="http://www.informatik.uni-trier.de/~ley/img/search-external.dark.hollow.16x16.png" class="icon" /></a></div><div class="body"><p><b>ask others</b></p><ul><li><a href="http://google.com/search?q=Improving+Multiprocessor+Performance+with+Coarse-Grain+Coherence+Tracking."><img alt="" src="http://www.informatik.uni-trier.de/~ley/img/google.dark.16x16.png" class="icon" /> Google</a></li><li><a href="http://scholar.google.com/scholar?q=Improving+Multiprocessor+Performance+with+Coarse-Grain+Coherence+Tracking."><img alt="" src="http://www.informatik.uni-trier.de/~ley/img/google-scholar.dark.16x16.png" class="icon" /> Google Scholar</a></li><li><a href="http://academic.research.microsoft.com/search?query=Improving+Multiprocessor+Performance+with+Coarse-Grain+Coherence+Tracking."><img alt="" src="http://www.informatik.uni-trier.de/~ley/img/ms-academic.dark.16x16.png" class="icon" /> MS Academic Search</a></li><li><a href="http://pubzone.org/dblp/conf/isca/CantinLS05"><img alt="" src="http://www.informatik.uni-trier.de/~ley/img/pubzone.dark.16x16.png" class="icon" /> PubZone</a></li></ul></div></li></ul></nav><div class="data"><a href="http://www.informatik.uni-trier.de/~ley/pers/hd/c/Cantin:Jason_F=">Jason F. Cantin</a>, <a href="http://www.informatik.uni-trier.de/~ley/pers/hd/l/Lipasti:Mikko_H=">Mikko H. Lipasti</a>, <a href="http://www.informatik.uni-trier.de/~ley/pers/hd/s/Smith:James_E=">James E. Smith</a>: <span class="title">Improving Multiprocessor Performance with Coarse-Grain Coherence Tracking.</span>  246-257</div></li>
</ul>

<header><h2>Session 5a:
Applying Compilers and Debugging Support</h2></header> 
<ul class="publ-list"><li class="entry inproceedings" id="conf/isca/HinesGTW05"><div class="box"><img alt="" src="http://www.informatik.uni-trier.de/~ley/img/n.png" /></div><nav class="publ"><ul><li class="drop-down"><div class="head"><a href="http://doi.ieeecomputersociety.org/10.1109/ISCA.2005.32"><img alt="" src="http://dblp.uni-trier.de/img/paper.dark.hollow.16x16.png" class="icon" /></a></div><div class="body"><p><b>view</b></p><ul><li><a href="http://doi.ieeecomputersociety.org/10.1109/ISCA.2005.32"><img alt="" src="http://www.informatik.uni-trier.de/~ley/img/paper.dark.16x16.png" class="icon" /> electronic edition @ ieeecomputersociety.org</a></li></ul></div></li><li class="drop-down"><div class="head"><a href="http://dblp.uni-trier.de/rec/bibtex/conf/isca/HinesGTW05"><img alt="" src="http://www.informatik.uni-trier.de/~ley/img/download.dark.hollow.16x16.png" class="icon" /></a></div><div class="body"><p><b>export record as</b></p><ul><li><a href="http://dblp.uni-trier.de/rec/bibtex/conf/isca/HinesGTW05"><img alt="" src="http://www.informatik.uni-trier.de/~ley/img/bibtex.dark.16x16.png" class="icon" /> BibTeX</a></li><li><a href="http://dblp.uni-trier.de/rec/bibtex/conf/isca/HinesGTW05.xml"><img alt="" src="http://www.informatik.uni-trier.de/~ley/img/xml.dark.16x16.png" class="icon" /> XML</a></li></ul><p><em>dblp key:</em></p><ul class="bullets"><li><small>conf/isca/HinesGTW05</small></li></ul></div></li><li class="drop-down"><div class="head"><a href="http://google.com/search?q=Improving+Program+Efficiency+by+Packing+Instructions+into+Registers."><img alt="" src="http://www.informatik.uni-trier.de/~ley/img/search-external.dark.hollow.16x16.png" class="icon" /></a></div><div class="body"><p><b>ask others</b></p><ul><li><a href="http://google.com/search?q=Improving+Program+Efficiency+by+Packing+Instructions+into+Registers."><img alt="" src="http://www.informatik.uni-trier.de/~ley/img/google.dark.16x16.png" class="icon" /> Google</a></li><li><a href="http://scholar.google.com/scholar?q=Improving+Program+Efficiency+by+Packing+Instructions+into+Registers."><img alt="" src="http://www.informatik.uni-trier.de/~ley/img/google-scholar.dark.16x16.png" class="icon" /> Google Scholar</a></li><li><a href="http://academic.research.microsoft.com/search?query=Improving+Program+Efficiency+by+Packing+Instructions+into+Registers."><img alt="" src="http://www.informatik.uni-trier.de/~ley/img/ms-academic.dark.16x16.png" class="icon" /> MS Academic Search</a></li><li><a href="http://pubzone.org/dblp/conf/isca/HinesGTW05"><img alt="" src="http://www.informatik.uni-trier.de/~ley/img/pubzone.dark.16x16.png" class="icon" /> PubZone</a></li></ul></div></li></ul></nav><div class="data"><a href="http://www.informatik.uni-trier.de/~ley/pers/hd/h/Hines:Stephen_Roderick">Stephen Hines</a>, <a href="http://www.informatik.uni-trier.de/~ley/pers/hd/g/Green:Joshua">Joshua Green</a>, <a href="http://www.informatik.uni-trier.de/~ley/pers/hd/t/Tyson:Gary_S=">Gary S. Tyson</a>, <a href="http://www.informatik.uni-trier.de/~ley/pers/hd/w/Whalley:David_B=">David B. Whalley</a>: <span class="title">Improving Program Efficiency by Packing Instructions into Registers.</span>  260-271</div></li>
<li class="entry inproceedings" id="conf/isca/ClarkBCMBF05"><div class="box"><img alt="" src="http://www.informatik.uni-trier.de/~ley/img/n.png" /></div><nav class="publ"><ul><li class="drop-down"><div class="head"><a href="http://doi.ieeecomputersociety.org/10.1109/ISCA.2005.9"><img alt="" src="http://dblp.uni-trier.de/img/paper.dark.hollow.16x16.png" class="icon" /></a></div><div class="body"><p><b>view</b></p><ul><li><a href="http://doi.ieeecomputersociety.org/10.1109/ISCA.2005.9"><img alt="" src="http://www.informatik.uni-trier.de/~ley/img/paper.dark.16x16.png" class="icon" /> electronic edition @ ieeecomputersociety.org</a></li></ul></div></li><li class="drop-down"><div class="head"><a href="http://dblp.uni-trier.de/rec/bibtex/conf/isca/ClarkBCMBF05"><img alt="" src="http://www.informatik.uni-trier.de/~ley/img/download.dark.hollow.16x16.png" class="icon" /></a></div><div class="body"><p><b>export record as</b></p><ul><li><a href="http://dblp.uni-trier.de/rec/bibtex/conf/isca/ClarkBCMBF05"><img alt="" src="http://www.informatik.uni-trier.de/~ley/img/bibtex.dark.16x16.png" class="icon" /> BibTeX</a></li><li><a href="http://dblp.uni-trier.de/rec/bibtex/conf/isca/ClarkBCMBF05.xml"><img alt="" src="http://www.informatik.uni-trier.de/~ley/img/xml.dark.16x16.png" class="icon" /> XML</a></li></ul><p><em>dblp key:</em></p><ul class="bullets"><li><small>conf/isca/ClarkBCMBF05</small></li></ul></div></li><li class="drop-down"><div class="head"><a href="http://google.com/search?q=An+Architecture+Framework+for+Transparent+Instruction+Set+Customization+in+Embedded+Processors."><img alt="" src="http://www.informatik.uni-trier.de/~ley/img/search-external.dark.hollow.16x16.png" class="icon" /></a></div><div class="body"><p><b>ask others</b></p><ul><li><a href="http://google.com/search?q=An+Architecture+Framework+for+Transparent+Instruction+Set+Customization+in+Embedded+Processors."><img alt="" src="http://www.informatik.uni-trier.de/~ley/img/google.dark.16x16.png" class="icon" /> Google</a></li><li><a href="http://scholar.google.com/scholar?q=An+Architecture+Framework+for+Transparent+Instruction+Set+Customization+in+Embedded+Processors."><img alt="" src="http://www.informatik.uni-trier.de/~ley/img/google-scholar.dark.16x16.png" class="icon" /> Google Scholar</a></li><li><a href="http://academic.research.microsoft.com/search?query=An+Architecture+Framework+for+Transparent+Instruction+Set+Customization+in+Embedded+Processors."><img alt="" src="http://www.informatik.uni-trier.de/~ley/img/ms-academic.dark.16x16.png" class="icon" /> MS Academic Search</a></li><li><a href="http://pubzone.org/dblp/conf/isca/ClarkBCMBF05"><img alt="" src="http://www.informatik.uni-trier.de/~ley/img/pubzone.dark.16x16.png" class="icon" /> PubZone</a></li></ul></div></li></ul></nav><div class="data"><a href="http://www.informatik.uni-trier.de/~ley/pers/hd/c/Clark:Nathan">Nathan Clark</a>, <a href="http://www.informatik.uni-trier.de/~ley/pers/hd/b/Blome:Jason_A=">Jason A. Blome</a>, <a href="http://www.informatik.uni-trier.de/~ley/pers/hd/c/Chu:Michael_L=">Michael L. Chu</a>, <a href="http://www.informatik.uni-trier.de/~ley/pers/hd/m/Mahlke:Scott_A=">Scott A. Mahlke</a>, <a href="http://www.informatik.uni-trier.de/~ley/pers/hd/b/Biles:Stuart">Stuart Biles</a>, <a href="http://www.informatik.uni-trier.de/~ley/pers/hd/f/Flautner:Kriszti=aacute=n">Kriszti&#225;n Flautner</a>: <span class="title">An Architecture Framework for Transparent Instruction Set Customization in Embedded Processors.</span>  272-283</div></li>
<li class="entry inproceedings" id="conf/isca/NarayanasamyPC05"><div class="box"><img alt="" src="http://www.informatik.uni-trier.de/~ley/img/n.png" /></div><nav class="publ"><ul><li class="drop-down"><div class="head"><a href="http://doi.ieeecomputersociety.org/10.1109/ISCA.2005.16"><img alt="" src="http://dblp.uni-trier.de/img/paper.dark.hollow.16x16.png" class="icon" /></a></div><div class="body"><p><b>view</b></p><ul><li><a href="http://doi.ieeecomputersociety.org/10.1109/ISCA.2005.16"><img alt="" src="http://www.informatik.uni-trier.de/~ley/img/paper.dark.16x16.png" class="icon" /> electronic edition @ ieeecomputersociety.org</a></li></ul></div></li><li class="drop-down"><div class="head"><a href="http://dblp.uni-trier.de/rec/bibtex/conf/isca/NarayanasamyPC05"><img alt="" src="http://www.informatik.uni-trier.de/~ley/img/download.dark.hollow.16x16.png" class="icon" /></a></div><div class="body"><p><b>export record as</b></p><ul><li><a href="http://dblp.uni-trier.de/rec/bibtex/conf/isca/NarayanasamyPC05"><img alt="" src="http://www.informatik.uni-trier.de/~ley/img/bibtex.dark.16x16.png" class="icon" /> BibTeX</a></li><li><a href="http://dblp.uni-trier.de/rec/bibtex/conf/isca/NarayanasamyPC05.xml"><img alt="" src="http://www.informatik.uni-trier.de/~ley/img/xml.dark.16x16.png" class="icon" /> XML</a></li></ul><p><em>dblp key:</em></p><ul class="bullets"><li><small>conf/isca/NarayanasamyPC05</small></li></ul></div></li><li class="drop-down"><div class="head"><a href="http://google.com/search?q=BugNet%3A+Continuously+Recording+Program+Execution+for+Deterministic+Replay+Debugging."><img alt="" src="http://www.informatik.uni-trier.de/~ley/img/search-external.dark.hollow.16x16.png" class="icon" /></a></div><div class="body"><p><b>ask others</b></p><ul><li><a href="http://google.com/search?q=BugNet%3A+Continuously+Recording+Program+Execution+for+Deterministic+Replay+Debugging."><img alt="" src="http://www.informatik.uni-trier.de/~ley/img/google.dark.16x16.png" class="icon" /> Google</a></li><li><a href="http://scholar.google.com/scholar?q=BugNet%3A+Continuously+Recording+Program+Execution+for+Deterministic+Replay+Debugging."><img alt="" src="http://www.informatik.uni-trier.de/~ley/img/google-scholar.dark.16x16.png" class="icon" /> Google Scholar</a></li><li><a href="http://academic.research.microsoft.com/search?query=BugNet%3A+Continuously+Recording+Program+Execution+for+Deterministic+Replay+Debugging."><img alt="" src="http://www.informatik.uni-trier.de/~ley/img/ms-academic.dark.16x16.png" class="icon" /> MS Academic Search</a></li><li><a href="http://pubzone.org/dblp/conf/isca/NarayanasamyPC05"><img alt="" src="http://www.informatik.uni-trier.de/~ley/img/pubzone.dark.16x16.png" class="icon" /> PubZone</a></li></ul></div></li></ul></nav><div class="data"><a href="http://www.informatik.uni-trier.de/~ley/pers/hd/n/Narayanasamy:Satish">Satish Narayanasamy</a>, <a href="http://www.informatik.uni-trier.de/~ley/pers/hd/p/Pokam:Gilles">Gilles Pokam</a>, <a href="http://www.informatik.uni-trier.de/~ley/pers/hd/c/Calder:Brad">Brad Calder</a>: <span class="title">BugNet: Continuously Recording Program Execution for Deterministic Replay Debugging.</span>  284-295</div></li>
</ul>

<header><h2>Session 5b:
Power</h2></header> 
<ul class="publ-list"><li class="entry inproceedings" id="conf/isca/AnnavaramGS05"><div class="box"><img alt="" src="http://www.informatik.uni-trier.de/~ley/img/n.png" /></div><nav class="publ"><ul><li class="drop-down"><div class="head"><a href="http://doi.ieeecomputersociety.org/10.1109/ISCA.2005.36"><img alt="" src="http://dblp.uni-trier.de/img/paper.dark.hollow.16x16.png" class="icon" /></a></div><div class="body"><p><b>view</b></p><ul><li><a href="http://doi.ieeecomputersociety.org/10.1109/ISCA.2005.36"><img alt="" src="http://www.informatik.uni-trier.de/~ley/img/paper.dark.16x16.png" class="icon" /> electronic edition @ ieeecomputersociety.org</a></li></ul></div></li><li class="drop-down"><div class="head"><a href="http://dblp.uni-trier.de/rec/bibtex/conf/isca/AnnavaramGS05"><img alt="" src="http://www.informatik.uni-trier.de/~ley/img/download.dark.hollow.16x16.png" class="icon" /></a></div><div class="body"><p><b>export record as</b></p><ul><li><a href="http://dblp.uni-trier.de/rec/bibtex/conf/isca/AnnavaramGS05"><img alt="" src="http://www.informatik.uni-trier.de/~ley/img/bibtex.dark.16x16.png" class="icon" /> BibTeX</a></li><li><a href="http://dblp.uni-trier.de/rec/bibtex/conf/isca/AnnavaramGS05.xml"><img alt="" src="http://www.informatik.uni-trier.de/~ley/img/xml.dark.16x16.png" class="icon" /> XML</a></li></ul><p><em>dblp key:</em></p><ul class="bullets"><li><small>conf/isca/AnnavaramGS05</small></li></ul></div></li><li class="drop-down"><div class="head"><a href="http://google.com/search?q=Mitigating+Amdahl%27s+Law+through+EPI+Throttling."><img alt="" src="http://www.informatik.uni-trier.de/~ley/img/search-external.dark.hollow.16x16.png" class="icon" /></a></div><div class="body"><p><b>ask others</b></p><ul><li><a href="http://google.com/search?q=Mitigating+Amdahl%27s+Law+through+EPI+Throttling."><img alt="" src="http://www.informatik.uni-trier.de/~ley/img/google.dark.16x16.png" class="icon" /> Google</a></li><li><a href="http://scholar.google.com/scholar?q=Mitigating+Amdahl%27s+Law+through+EPI+Throttling."><img alt="" src="http://www.informatik.uni-trier.de/~ley/img/google-scholar.dark.16x16.png" class="icon" /> Google Scholar</a></li><li><a href="http://academic.research.microsoft.com/search?query=Mitigating+Amdahl%27s+Law+through+EPI+Throttling."><img alt="" src="http://www.informatik.uni-trier.de/~ley/img/ms-academic.dark.16x16.png" class="icon" /> MS Academic Search</a></li><li><a href="http://pubzone.org/dblp/conf/isca/AnnavaramGS05"><img alt="" src="http://www.informatik.uni-trier.de/~ley/img/pubzone.dark.16x16.png" class="icon" /> PubZone</a></li></ul></div></li></ul></nav><div class="data"><a href="http://www.informatik.uni-trier.de/~ley/pers/hd/a/Annavaram:Murali">Murali Annavaram</a>, <a href="http://www.informatik.uni-trier.de/~ley/pers/hd/g/Grochowski:Ed">Ed Grochowski</a>, <a href="http://www.informatik.uni-trier.de/~ley/pers/hd/s/Shen:John_Paul">John Paul Shen</a>: <span class="title">Mitigating Amdahl's Law through EPI Throttling.</span>  298-309</div></li>
<li class="entry inproceedings" id="conf/isca/TalpesM05"><div class="box"><img alt="" src="http://www.informatik.uni-trier.de/~ley/img/n.png" /></div><nav class="publ"><ul><li class="drop-down"><div class="head"><a href="http://doi.ieeecomputersociety.org/10.1109/ISCA.2005.33"><img alt="" src="http://dblp.uni-trier.de/img/paper.dark.hollow.16x16.png" class="icon" /></a></div><div class="body"><p><b>view</b></p><ul><li><a href="http://doi.ieeecomputersociety.org/10.1109/ISCA.2005.33"><img alt="" src="http://www.informatik.uni-trier.de/~ley/img/paper.dark.16x16.png" class="icon" /> electronic edition @ ieeecomputersociety.org</a></li></ul></div></li><li class="drop-down"><div class="head"><a href="http://dblp.uni-trier.de/rec/bibtex/conf/isca/TalpesM05"><img alt="" src="http://www.informatik.uni-trier.de/~ley/img/download.dark.hollow.16x16.png" class="icon" /></a></div><div class="body"><p><b>export record as</b></p><ul><li><a href="http://dblp.uni-trier.de/rec/bibtex/conf/isca/TalpesM05"><img alt="" src="http://www.informatik.uni-trier.de/~ley/img/bibtex.dark.16x16.png" class="icon" /> BibTeX</a></li><li><a href="http://dblp.uni-trier.de/rec/bibtex/conf/isca/TalpesM05.xml"><img alt="" src="http://www.informatik.uni-trier.de/~ley/img/xml.dark.16x16.png" class="icon" /> XML</a></li></ul><p><em>dblp key:</em></p><ul class="bullets"><li><small>conf/isca/TalpesM05</small></li></ul></div></li><li class="drop-down"><div class="head"><a href="http://google.com/search?q=Increased+Scalability+and+Power+Efficiency+by+Using+Multiple+Speed+Pipelines."><img alt="" src="http://www.informatik.uni-trier.de/~ley/img/search-external.dark.hollow.16x16.png" class="icon" /></a></div><div class="body"><p><b>ask others</b></p><ul><li><a href="http://google.com/search?q=Increased+Scalability+and+Power+Efficiency+by+Using+Multiple+Speed+Pipelines."><img alt="" src="http://www.informatik.uni-trier.de/~ley/img/google.dark.16x16.png" class="icon" /> Google</a></li><li><a href="http://scholar.google.com/scholar?q=Increased+Scalability+and+Power+Efficiency+by+Using+Multiple+Speed+Pipelines."><img alt="" src="http://www.informatik.uni-trier.de/~ley/img/google-scholar.dark.16x16.png" class="icon" /> Google Scholar</a></li><li><a href="http://academic.research.microsoft.com/search?query=Increased+Scalability+and+Power+Efficiency+by+Using+Multiple+Speed+Pipelines."><img alt="" src="http://www.informatik.uni-trier.de/~ley/img/ms-academic.dark.16x16.png" class="icon" /> MS Academic Search</a></li><li><a href="http://pubzone.org/dblp/conf/isca/TalpesM05"><img alt="" src="http://www.informatik.uni-trier.de/~ley/img/pubzone.dark.16x16.png" class="icon" /> PubZone</a></li></ul></div></li></ul></nav><div class="data"><a href="http://www.informatik.uni-trier.de/~ley/pers/hd/t/Talpes:Emil">Emil Talpes</a>, <a href="http://www.informatik.uni-trier.de/~ley/pers/hd/m/Marculescu:Diana">Diana Marculescu</a>: <span class="title">Increased Scalability and Power Efficiency by Using Multiple Speed Pipelines.</span>  310-321</div></li>
<li class="entry inproceedings" id="conf/isca/PetricR05"><div class="box"><img alt="" src="http://www.informatik.uni-trier.de/~ley/img/n.png" /></div><nav class="publ"><ul><li class="drop-down"><div class="head"><a href="http://doi.ieeecomputersociety.org/10.1109/ISCA.2005.27"><img alt="" src="http://dblp.uni-trier.de/img/paper.dark.hollow.16x16.png" class="icon" /></a></div><div class="body"><p><b>view</b></p><ul><li><a href="http://doi.ieeecomputersociety.org/10.1109/ISCA.2005.27"><img alt="" src="http://www.informatik.uni-trier.de/~ley/img/paper.dark.16x16.png" class="icon" /> electronic edition @ ieeecomputersociety.org</a></li></ul></div></li><li class="drop-down"><div class="head"><a href="http://dblp.uni-trier.de/rec/bibtex/conf/isca/PetricR05"><img alt="" src="http://www.informatik.uni-trier.de/~ley/img/download.dark.hollow.16x16.png" class="icon" /></a></div><div class="body"><p><b>export record as</b></p><ul><li><a href="http://dblp.uni-trier.de/rec/bibtex/conf/isca/PetricR05"><img alt="" src="http://www.informatik.uni-trier.de/~ley/img/bibtex.dark.16x16.png" class="icon" /> BibTeX</a></li><li><a href="http://dblp.uni-trier.de/rec/bibtex/conf/isca/PetricR05.xml"><img alt="" src="http://www.informatik.uni-trier.de/~ley/img/xml.dark.16x16.png" class="icon" /> XML</a></li></ul><p><em>dblp key:</em></p><ul class="bullets"><li><small>conf/isca/PetricR05</small></li></ul></div></li><li class="drop-down"><div class="head"><a href="http://google.com/search?q=Energy-Effectiveness+of+Pre-Execution+and+Energy-Aware+P-Thread+Selection."><img alt="" src="http://www.informatik.uni-trier.de/~ley/img/search-external.dark.hollow.16x16.png" class="icon" /></a></div><div class="body"><p><b>ask others</b></p><ul><li><a href="http://google.com/search?q=Energy-Effectiveness+of+Pre-Execution+and+Energy-Aware+P-Thread+Selection."><img alt="" src="http://www.informatik.uni-trier.de/~ley/img/google.dark.16x16.png" class="icon" /> Google</a></li><li><a href="http://scholar.google.com/scholar?q=Energy-Effectiveness+of+Pre-Execution+and+Energy-Aware+P-Thread+Selection."><img alt="" src="http://www.informatik.uni-trier.de/~ley/img/google-scholar.dark.16x16.png" class="icon" /> Google Scholar</a></li><li><a href="http://academic.research.microsoft.com/search?query=Energy-Effectiveness+of+Pre-Execution+and+Energy-Aware+P-Thread+Selection."><img alt="" src="http://www.informatik.uni-trier.de/~ley/img/ms-academic.dark.16x16.png" class="icon" /> MS Academic Search</a></li><li><a href="http://pubzone.org/dblp/conf/isca/PetricR05"><img alt="" src="http://www.informatik.uni-trier.de/~ley/img/pubzone.dark.16x16.png" class="icon" /> PubZone</a></li></ul></div></li></ul></nav><div class="data"><a href="http://www.informatik.uni-trier.de/~ley/pers/hd/p/Petric:Vlad">Vlad Petric</a>, <a href="http://www.informatik.uni-trier.de/~ley/pers/hd/r/Roth:Amir">Amir Roth</a>: <span class="title">Energy-Effectiveness of Pre-Execution and Energy-Aware P-Thread Selection.</span>  322-333</div></li>
</ul>

<header><h2>Session 6a:
Chip Multiprocessor Memory Hierarchies</h2></header> 
<ul class="publ-list"><li class="entry inproceedings" id="conf/isca/ZhangA05"><div class="box"><img alt="" src="http://www.informatik.uni-trier.de/~ley/img/n.png" /></div><nav class="publ"><ul><li class="drop-down"><div class="head"><a href="http://doi.ieeecomputersociety.org/10.1109/ISCA.2005.53"><img alt="" src="http://dblp.uni-trier.de/img/paper.dark.hollow.16x16.png" class="icon" /></a></div><div class="body"><p><b>view</b></p><ul><li><a href="http://doi.ieeecomputersociety.org/10.1109/ISCA.2005.53"><img alt="" src="http://www.informatik.uni-trier.de/~ley/img/paper.dark.16x16.png" class="icon" /> electronic edition @ ieeecomputersociety.org</a></li></ul></div></li><li class="drop-down"><div class="head"><a href="http://dblp.uni-trier.de/rec/bibtex/conf/isca/ZhangA05"><img alt="" src="http://www.informatik.uni-trier.de/~ley/img/download.dark.hollow.16x16.png" class="icon" /></a></div><div class="body"><p><b>export record as</b></p><ul><li><a href="http://dblp.uni-trier.de/rec/bibtex/conf/isca/ZhangA05"><img alt="" src="http://www.informatik.uni-trier.de/~ley/img/bibtex.dark.16x16.png" class="icon" /> BibTeX</a></li><li><a href="http://dblp.uni-trier.de/rec/bibtex/conf/isca/ZhangA05.xml"><img alt="" src="http://www.informatik.uni-trier.de/~ley/img/xml.dark.16x16.png" class="icon" /> XML</a></li></ul><p><em>dblp key:</em></p><ul class="bullets"><li><small>conf/isca/ZhangA05</small></li></ul></div></li><li class="drop-down"><div class="head"><a href="http://google.com/search?q=Victim+Replication%3A+Maximizing+Capacity+while+Hiding+Wire+Delay+in+Tiled+Chip+Multiprocessors."><img alt="" src="http://www.informatik.uni-trier.de/~ley/img/search-external.dark.hollow.16x16.png" class="icon" /></a></div><div class="body"><p><b>ask others</b></p><ul><li><a href="http://google.com/search?q=Victim+Replication%3A+Maximizing+Capacity+while+Hiding+Wire+Delay+in+Tiled+Chip+Multiprocessors."><img alt="" src="http://www.informatik.uni-trier.de/~ley/img/google.dark.16x16.png" class="icon" /> Google</a></li><li><a href="http://scholar.google.com/scholar?q=Victim+Replication%3A+Maximizing+Capacity+while+Hiding+Wire+Delay+in+Tiled+Chip+Multiprocessors."><img alt="" src="http://www.informatik.uni-trier.de/~ley/img/google-scholar.dark.16x16.png" class="icon" /> Google Scholar</a></li><li><a href="http://academic.research.microsoft.com/search?query=Victim+Replication%3A+Maximizing+Capacity+while+Hiding+Wire+Delay+in+Tiled+Chip+Multiprocessors."><img alt="" src="http://www.informatik.uni-trier.de/~ley/img/ms-academic.dark.16x16.png" class="icon" /> MS Academic Search</a></li><li><a href="http://pubzone.org/dblp/conf/isca/ZhangA05"><img alt="" src="http://www.informatik.uni-trier.de/~ley/img/pubzone.dark.16x16.png" class="icon" /> PubZone</a></li></ul></div></li></ul></nav><div class="data"><a href="http://www.informatik.uni-trier.de/~ley/pers/hd/z/Zhang:Michael">Michael Zhang</a>, <a href="http://www.informatik.uni-trier.de/~ley/pers/hd/a/Asanovic:Krste">Krste Asanovic</a>: <span class="title">Victim Replication: Maximizing Capacity while Hiding Wire Delay in Tiled Chip Multiprocessors.</span>  336-345</div></li>
<li class="entry inproceedings" id="conf/isca/SpeightSZR05"><div class="box"><img alt="" src="http://www.informatik.uni-trier.de/~ley/img/n.png" /></div><nav class="publ"><ul><li class="drop-down"><div class="head"><a href="http://doi.ieeecomputersociety.org/10.1109/ISCA.2005.8"><img alt="" src="http://dblp.uni-trier.de/img/paper.dark.hollow.16x16.png" class="icon" /></a></div><div class="body"><p><b>view</b></p><ul><li><a href="http://doi.ieeecomputersociety.org/10.1109/ISCA.2005.8"><img alt="" src="http://www.informatik.uni-trier.de/~ley/img/paper.dark.16x16.png" class="icon" /> electronic edition @ ieeecomputersociety.org</a></li></ul></div></li><li class="drop-down"><div class="head"><a href="http://dblp.uni-trier.de/rec/bibtex/conf/isca/SpeightSZR05"><img alt="" src="http://www.informatik.uni-trier.de/~ley/img/download.dark.hollow.16x16.png" class="icon" /></a></div><div class="body"><p><b>export record as</b></p><ul><li><a href="http://dblp.uni-trier.de/rec/bibtex/conf/isca/SpeightSZR05"><img alt="" src="http://www.informatik.uni-trier.de/~ley/img/bibtex.dark.16x16.png" class="icon" /> BibTeX</a></li><li><a href="http://dblp.uni-trier.de/rec/bibtex/conf/isca/SpeightSZR05.xml"><img alt="" src="http://www.informatik.uni-trier.de/~ley/img/xml.dark.16x16.png" class="icon" /> XML</a></li></ul><p><em>dblp key:</em></p><ul class="bullets"><li><small>conf/isca/SpeightSZR05</small></li></ul></div></li><li class="drop-down"><div class="head"><a href="http://google.com/search?q=Adaptive+Mechanisms+and+Policies+for+Managing+Cache+Hierarchies+in+Chip+Multiprocessors."><img alt="" src="http://www.informatik.uni-trier.de/~ley/img/search-external.dark.hollow.16x16.png" class="icon" /></a></div><div class="body"><p><b>ask others</b></p><ul><li><a href="http://google.com/search?q=Adaptive+Mechanisms+and+Policies+for+Managing+Cache+Hierarchies+in+Chip+Multiprocessors."><img alt="" src="http://www.informatik.uni-trier.de/~ley/img/google.dark.16x16.png" class="icon" /> Google</a></li><li><a href="http://scholar.google.com/scholar?q=Adaptive+Mechanisms+and+Policies+for+Managing+Cache+Hierarchies+in+Chip+Multiprocessors."><img alt="" src="http://www.informatik.uni-trier.de/~ley/img/google-scholar.dark.16x16.png" class="icon" /> Google Scholar</a></li><li><a href="http://academic.research.microsoft.com/search?query=Adaptive+Mechanisms+and+Policies+for+Managing+Cache+Hierarchies+in+Chip+Multiprocessors."><img alt="" src="http://www.informatik.uni-trier.de/~ley/img/ms-academic.dark.16x16.png" class="icon" /> MS Academic Search</a></li><li><a href="http://pubzone.org/dblp/conf/isca/SpeightSZR05"><img alt="" src="http://www.informatik.uni-trier.de/~ley/img/pubzone.dark.16x16.png" class="icon" /> PubZone</a></li></ul></div></li></ul></nav><div class="data"><a href="http://www.informatik.uni-trier.de/~ley/pers/hd/s/Speight:William_Evan">Evan Speight</a>, <a href="http://www.informatik.uni-trier.de/~ley/pers/hd/s/Shafi:Hazim">Hazim Shafi</a>, <a href="http://www.informatik.uni-trier.de/~ley/pers/hd/z/Zhang_0002:Lixin">Lixin Zhang</a>, <a href="http://www.informatik.uni-trier.de/~ley/pers/hd/r/Rajamony:Ramakrishnan">Ramakrishnan Rajamony</a>: <span class="title">Adaptive Mechanisms and Policies for Managing Cache Hierarchies in Chip Multiprocessors.</span>  346-356</div></li>
<li class="entry inproceedings" id="conf/isca/ChishtiPV05"><div class="box"><img alt="" src="http://www.informatik.uni-trier.de/~ley/img/n.png" /></div><nav class="publ"><ul><li class="drop-down"><div class="head"><a href="http://doi.ieeecomputersociety.org/10.1109/ISCA.2005.39"><img alt="" src="http://dblp.uni-trier.de/img/paper.dark.hollow.16x16.png" class="icon" /></a></div><div class="body"><p><b>view</b></p><ul><li><a href="http://doi.ieeecomputersociety.org/10.1109/ISCA.2005.39"><img alt="" src="http://www.informatik.uni-trier.de/~ley/img/paper.dark.16x16.png" class="icon" /> electronic edition @ ieeecomputersociety.org</a></li></ul></div></li><li class="drop-down"><div class="head"><a href="http://dblp.uni-trier.de/rec/bibtex/conf/isca/ChishtiPV05"><img alt="" src="http://www.informatik.uni-trier.de/~ley/img/download.dark.hollow.16x16.png" class="icon" /></a></div><div class="body"><p><b>export record as</b></p><ul><li><a href="http://dblp.uni-trier.de/rec/bibtex/conf/isca/ChishtiPV05"><img alt="" src="http://www.informatik.uni-trier.de/~ley/img/bibtex.dark.16x16.png" class="icon" /> BibTeX</a></li><li><a href="http://dblp.uni-trier.de/rec/bibtex/conf/isca/ChishtiPV05.xml"><img alt="" src="http://www.informatik.uni-trier.de/~ley/img/xml.dark.16x16.png" class="icon" /> XML</a></li></ul><p><em>dblp key:</em></p><ul class="bullets"><li><small>conf/isca/ChishtiPV05</small></li></ul></div></li><li class="drop-down"><div class="head"><a href="http://google.com/search?q=Optimizing+Replication%2C+Communication%2C+and+Capacity+Allocation+in+CMPs."><img alt="" src="http://www.informatik.uni-trier.de/~ley/img/search-external.dark.hollow.16x16.png" class="icon" /></a></div><div class="body"><p><b>ask others</b></p><ul><li><a href="http://google.com/search?q=Optimizing+Replication%2C+Communication%2C+and+Capacity+Allocation+in+CMPs."><img alt="" src="http://www.informatik.uni-trier.de/~ley/img/google.dark.16x16.png" class="icon" /> Google</a></li><li><a href="http://scholar.google.com/scholar?q=Optimizing+Replication%2C+Communication%2C+and+Capacity+Allocation+in+CMPs."><img alt="" src="http://www.informatik.uni-trier.de/~ley/img/google-scholar.dark.16x16.png" class="icon" /> Google Scholar</a></li><li><a href="http://academic.research.microsoft.com/search?query=Optimizing+Replication%2C+Communication%2C+and+Capacity+Allocation+in+CMPs."><img alt="" src="http://www.informatik.uni-trier.de/~ley/img/ms-academic.dark.16x16.png" class="icon" /> MS Academic Search</a></li><li><a href="http://pubzone.org/dblp/conf/isca/ChishtiPV05"><img alt="" src="http://www.informatik.uni-trier.de/~ley/img/pubzone.dark.16x16.png" class="icon" /> PubZone</a></li></ul></div></li></ul></nav><div class="data"><a href="http://www.informatik.uni-trier.de/~ley/pers/hd/c/Chishti:Zeshan">Zeshan Chishti</a>, <a href="http://www.informatik.uni-trier.de/~ley/pers/hd/p/Powell:Michael_D=">Michael D. Powell</a>, <a href="http://www.informatik.uni-trier.de/~ley/pers/hd/v/Vijaykumar:T=_N=">T. N. Vijaykumar</a>: <span class="title">Optimizing Replication, Communication, and Capacity Allocation in CMPs.</span>  357-368</div></li>
</ul>

<header><h2>Session 6b:
Runahead and Branch Prediction</h2></header> 
<ul class="publ-list"><li class="entry inproceedings" id="conf/isca/MutluKP05"><div class="box"><img alt="" src="http://www.informatik.uni-trier.de/~ley/img/n.png" /></div><nav class="publ"><ul><li class="drop-down"><div class="head"><a href="http://doi.ieeecomputersociety.org/10.1109/ISCA.2005.49"><img alt="" src="http://dblp.uni-trier.de/img/paper.dark.hollow.16x16.png" class="icon" /></a></div><div class="body"><p><b>view</b></p><ul><li><a href="http://doi.ieeecomputersociety.org/10.1109/ISCA.2005.49"><img alt="" src="http://www.informatik.uni-trier.de/~ley/img/paper.dark.16x16.png" class="icon" /> electronic edition @ ieeecomputersociety.org</a></li></ul></div></li><li class="drop-down"><div class="head"><a href="http://dblp.uni-trier.de/rec/bibtex/conf/isca/MutluKP05"><img alt="" src="http://www.informatik.uni-trier.de/~ley/img/download.dark.hollow.16x16.png" class="icon" /></a></div><div class="body"><p><b>export record as</b></p><ul><li><a href="http://dblp.uni-trier.de/rec/bibtex/conf/isca/MutluKP05"><img alt="" src="http://www.informatik.uni-trier.de/~ley/img/bibtex.dark.16x16.png" class="icon" /> BibTeX</a></li><li><a href="http://dblp.uni-trier.de/rec/bibtex/conf/isca/MutluKP05.xml"><img alt="" src="http://www.informatik.uni-trier.de/~ley/img/xml.dark.16x16.png" class="icon" /> XML</a></li></ul><p><em>dblp key:</em></p><ul class="bullets"><li><small>conf/isca/MutluKP05</small></li></ul></div></li><li class="drop-down"><div class="head"><a href="http://google.com/search?q=Techniques+for+Efficient+Processing+in+Runahead+Execution+Engines."><img alt="" src="http://www.informatik.uni-trier.de/~ley/img/search-external.dark.hollow.16x16.png" class="icon" /></a></div><div class="body"><p><b>ask others</b></p><ul><li><a href="http://google.com/search?q=Techniques+for+Efficient+Processing+in+Runahead+Execution+Engines."><img alt="" src="http://www.informatik.uni-trier.de/~ley/img/google.dark.16x16.png" class="icon" /> Google</a></li><li><a href="http://scholar.google.com/scholar?q=Techniques+for+Efficient+Processing+in+Runahead+Execution+Engines."><img alt="" src="http://www.informatik.uni-trier.de/~ley/img/google-scholar.dark.16x16.png" class="icon" /> Google Scholar</a></li><li><a href="http://academic.research.microsoft.com/search?query=Techniques+for+Efficient+Processing+in+Runahead+Execution+Engines."><img alt="" src="http://www.informatik.uni-trier.de/~ley/img/ms-academic.dark.16x16.png" class="icon" /> MS Academic Search</a></li><li><a href="http://pubzone.org/dblp/conf/isca/MutluKP05"><img alt="" src="http://www.informatik.uni-trier.de/~ley/img/pubzone.dark.16x16.png" class="icon" /> PubZone</a></li></ul></div></li></ul></nav><div class="data"><a href="http://www.informatik.uni-trier.de/~ley/pers/hd/m/Mutlu:Onur">Onur Mutlu</a>, <a href="http://www.informatik.uni-trier.de/~ley/pers/hd/k/Kim:Hyesoon">Hyesoon Kim</a>, <a href="http://www.informatik.uni-trier.de/~ley/pers/hd/p/Patt:Yale_N=">Yale N. Patt</a>: <span class="title">Techniques for Efficient Processing in Runahead Execution Engines.</span>  370-381</div></li>
<li class="entry inproceedings" id="conf/isca/Jimenez05"><div class="box"><img alt="" src="http://www.informatik.uni-trier.de/~ley/img/n.png" /></div><nav class="publ"><ul><li class="drop-down"><div class="head"><a href="http://doi.ieeecomputersociety.org/10.1109/ISCA.2005.40"><img alt="" src="http://dblp.uni-trier.de/img/paper.dark.hollow.16x16.png" class="icon" /></a></div><div class="body"><p><b>view</b></p><ul><li><a href="http://doi.ieeecomputersociety.org/10.1109/ISCA.2005.40"><img alt="" src="http://www.informatik.uni-trier.de/~ley/img/paper.dark.16x16.png" class="icon" /> electronic edition @ ieeecomputersociety.org</a></li></ul></div></li><li class="drop-down"><div class="head"><a href="http://dblp.uni-trier.de/rec/bibtex/conf/isca/Jimenez05"><img alt="" src="http://www.informatik.uni-trier.de/~ley/img/download.dark.hollow.16x16.png" class="icon" /></a></div><div class="body"><p><b>export record as</b></p><ul><li><a href="http://dblp.uni-trier.de/rec/bibtex/conf/isca/Jimenez05"><img alt="" src="http://www.informatik.uni-trier.de/~ley/img/bibtex.dark.16x16.png" class="icon" /> BibTeX</a></li><li><a href="http://dblp.uni-trier.de/rec/bibtex/conf/isca/Jimenez05.xml"><img alt="" src="http://www.informatik.uni-trier.de/~ley/img/xml.dark.16x16.png" class="icon" /> XML</a></li></ul><p><em>dblp key:</em></p><ul class="bullets"><li><small>conf/isca/Jimenez05</small></li></ul></div></li><li class="drop-down"><div class="head"><a href="http://google.com/search?q=Piecewise+Linear+Branch+Prediction."><img alt="" src="http://www.informatik.uni-trier.de/~ley/img/search-external.dark.hollow.16x16.png" class="icon" /></a></div><div class="body"><p><b>ask others</b></p><ul><li><a href="http://google.com/search?q=Piecewise+Linear+Branch+Prediction."><img alt="" src="http://www.informatik.uni-trier.de/~ley/img/google.dark.16x16.png" class="icon" /> Google</a></li><li><a href="http://scholar.google.com/scholar?q=Piecewise+Linear+Branch+Prediction."><img alt="" src="http://www.informatik.uni-trier.de/~ley/img/google-scholar.dark.16x16.png" class="icon" /> Google Scholar</a></li><li><a href="http://academic.research.microsoft.com/search?query=Piecewise+Linear+Branch+Prediction."><img alt="" src="http://www.informatik.uni-trier.de/~ley/img/ms-academic.dark.16x16.png" class="icon" /> MS Academic Search</a></li><li><a href="http://pubzone.org/dblp/conf/isca/Jimenez05"><img alt="" src="http://www.informatik.uni-trier.de/~ley/img/pubzone.dark.16x16.png" class="icon" /> PubZone</a></li></ul></div></li></ul></nav><div class="data"><a href="http://www.informatik.uni-trier.de/~ley/pers/hd/j/Jim=eacute=nez:Daniel_A=">Daniel A. Jim&#233;nez</a>: <span class="title">Piecewise Linear Branch Prediction.</span>  382-393</div></li>
<li class="entry inproceedings" id="conf/isca/Seznec05"><div class="box"><img alt="" src="http://www.informatik.uni-trier.de/~ley/img/n.png" /></div><nav class="publ"><ul><li class="drop-down"><div class="head"><a href="http://doi.ieeecomputersociety.org/10.1109/ISCA.2005.13"><img alt="" src="http://dblp.uni-trier.de/img/paper.dark.hollow.16x16.png" class="icon" /></a></div><div class="body"><p><b>view</b></p><ul><li><a href="http://doi.ieeecomputersociety.org/10.1109/ISCA.2005.13"><img alt="" src="http://www.informatik.uni-trier.de/~ley/img/paper.dark.16x16.png" class="icon" /> electronic edition @ ieeecomputersociety.org</a></li></ul></div></li><li class="drop-down"><div class="head"><a href="http://dblp.uni-trier.de/rec/bibtex/conf/isca/Seznec05"><img alt="" src="http://www.informatik.uni-trier.de/~ley/img/download.dark.hollow.16x16.png" class="icon" /></a></div><div class="body"><p><b>export record as</b></p><ul><li><a href="http://dblp.uni-trier.de/rec/bibtex/conf/isca/Seznec05"><img alt="" src="http://www.informatik.uni-trier.de/~ley/img/bibtex.dark.16x16.png" class="icon" /> BibTeX</a></li><li><a href="http://dblp.uni-trier.de/rec/bibtex/conf/isca/Seznec05.xml"><img alt="" src="http://www.informatik.uni-trier.de/~ley/img/xml.dark.16x16.png" class="icon" /> XML</a></li></ul><p><em>dblp key:</em></p><ul class="bullets"><li><small>conf/isca/Seznec05</small></li></ul></div></li><li class="drop-down"><div class="head"><a href="http://google.com/search?q=Analysis+of+the+O-GEometric+History+Length+Branch+Predictor."><img alt="" src="http://www.informatik.uni-trier.de/~ley/img/search-external.dark.hollow.16x16.png" class="icon" /></a></div><div class="body"><p><b>ask others</b></p><ul><li><a href="http://google.com/search?q=Analysis+of+the+O-GEometric+History+Length+Branch+Predictor."><img alt="" src="http://www.informatik.uni-trier.de/~ley/img/google.dark.16x16.png" class="icon" /> Google</a></li><li><a href="http://scholar.google.com/scholar?q=Analysis+of+the+O-GEometric+History+Length+Branch+Predictor."><img alt="" src="http://www.informatik.uni-trier.de/~ley/img/google-scholar.dark.16x16.png" class="icon" /> Google Scholar</a></li><li><a href="http://academic.research.microsoft.com/search?query=Analysis+of+the+O-GEometric+History+Length+Branch+Predictor."><img alt="" src="http://www.informatik.uni-trier.de/~ley/img/ms-academic.dark.16x16.png" class="icon" /> MS Academic Search</a></li><li><a href="http://pubzone.org/dblp/conf/isca/Seznec05"><img alt="" src="http://www.informatik.uni-trier.de/~ley/img/pubzone.dark.16x16.png" class="icon" /> PubZone</a></li></ul></div></li></ul></nav><div class="data"><a href="http://www.informatik.uni-trier.de/~ley/pers/hd/s/Seznec:Andr=eacute=">Andr&#233; Seznec</a>: <span class="title">Analysis of the O-GEometric History Length Branch Predictor.</span>  394-405</div></li>
</ul>

<header><h2>Session 7a:
Interconnection Networks</h2></header> 
<ul class="publ-list"><li class="entry inproceedings" id="conf/isca/KumarZT05"><div class="box"><img alt="" src="http://www.informatik.uni-trier.de/~ley/img/n.png" /></div><nav class="publ"><ul><li class="drop-down"><div class="head"><a href="http://doi.ieeecomputersociety.org/10.1109/ISCA.2005.34"><img alt="" src="http://dblp.uni-trier.de/img/paper.dark.hollow.16x16.png" class="icon" /></a></div><div class="body"><p><b>view</b></p><ul><li><a href="http://doi.ieeecomputersociety.org/10.1109/ISCA.2005.34"><img alt="" src="http://www.informatik.uni-trier.de/~ley/img/paper.dark.16x16.png" class="icon" /> electronic edition @ ieeecomputersociety.org</a></li></ul></div></li><li class="drop-down"><div class="head"><a href="http://dblp.uni-trier.de/rec/bibtex/conf/isca/KumarZT05"><img alt="" src="http://www.informatik.uni-trier.de/~ley/img/download.dark.hollow.16x16.png" class="icon" /></a></div><div class="body"><p><b>export record as</b></p><ul><li><a href="http://dblp.uni-trier.de/rec/bibtex/conf/isca/KumarZT05"><img alt="" src="http://www.informatik.uni-trier.de/~ley/img/bibtex.dark.16x16.png" class="icon" /> BibTeX</a></li><li><a href="http://dblp.uni-trier.de/rec/bibtex/conf/isca/KumarZT05.xml"><img alt="" src="http://www.informatik.uni-trier.de/~ley/img/xml.dark.16x16.png" class="icon" /> XML</a></li></ul><p><em>dblp key:</em></p><ul class="bullets"><li><small>conf/isca/KumarZT05</small></li></ul></div></li><li class="drop-down"><div class="head"><a href="http://google.com/search?q=Interconnections+in+Multi-Core+Architectures%3A+Understanding+Mechanisms%2C+Overheads+and+Scaling."><img alt="" src="http://www.informatik.uni-trier.de/~ley/img/search-external.dark.hollow.16x16.png" class="icon" /></a></div><div class="body"><p><b>ask others</b></p><ul><li><a href="http://google.com/search?q=Interconnections+in+Multi-Core+Architectures%3A+Understanding+Mechanisms%2C+Overheads+and+Scaling."><img alt="" src="http://www.informatik.uni-trier.de/~ley/img/google.dark.16x16.png" class="icon" /> Google</a></li><li><a href="http://scholar.google.com/scholar?q=Interconnections+in+Multi-Core+Architectures%3A+Understanding+Mechanisms%2C+Overheads+and+Scaling."><img alt="" src="http://www.informatik.uni-trier.de/~ley/img/google-scholar.dark.16x16.png" class="icon" /> Google Scholar</a></li><li><a href="http://academic.research.microsoft.com/search?query=Interconnections+in+Multi-Core+Architectures%3A+Understanding+Mechanisms%2C+Overheads+and+Scaling."><img alt="" src="http://www.informatik.uni-trier.de/~ley/img/ms-academic.dark.16x16.png" class="icon" /> MS Academic Search</a></li><li><a href="http://pubzone.org/dblp/conf/isca/KumarZT05"><img alt="" src="http://www.informatik.uni-trier.de/~ley/img/pubzone.dark.16x16.png" class="icon" /> PubZone</a></li></ul></div></li></ul></nav><div class="data"><a href="http://www.informatik.uni-trier.de/~ley/pers/hd/k/Kumar:Rakesh">Rakesh Kumar</a>, <a href="http://www.informatik.uni-trier.de/~ley/pers/hd/z/Zyuban:Victor_V=">Victor V. Zyuban</a>, <a href="http://www.informatik.uni-trier.de/~ley/pers/hd/t/Tullsen:Dean_M=">Dean M. Tullsen</a>: <span class="title">Interconnections in Multi-Core Architectures: Understanding Mechanisms, Overheads and Scaling.</span>  408-419</div></li>
<li class="entry inproceedings" id="conf/isca/KimDTG05"><div class="box"><img alt="" src="http://www.informatik.uni-trier.de/~ley/img/n.png" /></div><nav class="publ"><ul><li class="drop-down"><div class="head"><a href="http://doi.ieeecomputersociety.org/10.1109/ISCA.2005.35"><img alt="" src="http://dblp.uni-trier.de/img/paper.dark.hollow.16x16.png" class="icon" /></a></div><div class="body"><p><b>view</b></p><ul><li><a href="http://doi.ieeecomputersociety.org/10.1109/ISCA.2005.35"><img alt="" src="http://www.informatik.uni-trier.de/~ley/img/paper.dark.16x16.png" class="icon" /> electronic edition @ ieeecomputersociety.org</a></li></ul></div></li><li class="drop-down"><div class="head"><a href="http://dblp.uni-trier.de/rec/bibtex/conf/isca/KimDTG05"><img alt="" src="http://www.informatik.uni-trier.de/~ley/img/download.dark.hollow.16x16.png" class="icon" /></a></div><div class="body"><p><b>export record as</b></p><ul><li><a href="http://dblp.uni-trier.de/rec/bibtex/conf/isca/KimDTG05"><img alt="" src="http://www.informatik.uni-trier.de/~ley/img/bibtex.dark.16x16.png" class="icon" /> BibTeX</a></li><li><a href="http://dblp.uni-trier.de/rec/bibtex/conf/isca/KimDTG05.xml"><img alt="" src="http://www.informatik.uni-trier.de/~ley/img/xml.dark.16x16.png" class="icon" /> XML</a></li></ul><p><em>dblp key:</em></p><ul class="bullets"><li><small>conf/isca/KimDTG05</small></li></ul></div></li><li class="drop-down"><div class="head"><a href="http://google.com/search?q=Microarchitecture+of+a+High-Radix+Router."><img alt="" src="http://www.informatik.uni-trier.de/~ley/img/search-external.dark.hollow.16x16.png" class="icon" /></a></div><div class="body"><p><b>ask others</b></p><ul><li><a href="http://google.com/search?q=Microarchitecture+of+a+High-Radix+Router."><img alt="" src="http://www.informatik.uni-trier.de/~ley/img/google.dark.16x16.png" class="icon" /> Google</a></li><li><a href="http://scholar.google.com/scholar?q=Microarchitecture+of+a+High-Radix+Router."><img alt="" src="http://www.informatik.uni-trier.de/~ley/img/google-scholar.dark.16x16.png" class="icon" /> Google Scholar</a></li><li><a href="http://academic.research.microsoft.com/search?query=Microarchitecture+of+a+High-Radix+Router."><img alt="" src="http://www.informatik.uni-trier.de/~ley/img/ms-academic.dark.16x16.png" class="icon" /> MS Academic Search</a></li><li><a href="http://pubzone.org/dblp/conf/isca/KimDTG05"><img alt="" src="http://www.informatik.uni-trier.de/~ley/img/pubzone.dark.16x16.png" class="icon" /> PubZone</a></li></ul></div></li></ul></nav><div class="data"><a href="http://www.informatik.uni-trier.de/~ley/pers/hd/k/Kim:John">John Kim</a>, <a href="http://www.informatik.uni-trier.de/~ley/pers/hd/d/Dally:William_J=">William J. Dally</a>, <a href="http://www.informatik.uni-trier.de/~ley/pers/hd/t/Towles:Brian">Brian Towles</a>, <a href="http://www.informatik.uni-trier.de/~ley/pers/hd/g/Gupta:Amit_K=">Amit K. Gupta</a>: <span class="title">Microarchitecture of a High-Radix Router.</span>  420-431</div></li>
<li class="entry inproceedings" id="conf/isca/SeoALRT05"><div class="box"><img alt="" src="http://www.informatik.uni-trier.de/~ley/img/n.png" /></div><nav class="publ"><ul><li class="drop-down"><div class="head"><a href="http://doi.ieeecomputersociety.org/10.1109/ISCA.2005.37"><img alt="" src="http://dblp.uni-trier.de/img/paper.dark.hollow.16x16.png" class="icon" /></a></div><div class="body"><p><b>view</b></p><ul><li><a href="http://doi.ieeecomputersociety.org/10.1109/ISCA.2005.37"><img alt="" src="http://www.informatik.uni-trier.de/~ley/img/paper.dark.16x16.png" class="icon" /> electronic edition @ ieeecomputersociety.org</a></li></ul></div></li><li class="drop-down"><div class="head"><a href="http://dblp.uni-trier.de/rec/bibtex/conf/isca/SeoALRT05"><img alt="" src="http://www.informatik.uni-trier.de/~ley/img/download.dark.hollow.16x16.png" class="icon" /></a></div><div class="body"><p><b>export record as</b></p><ul><li><a href="http://dblp.uni-trier.de/rec/bibtex/conf/isca/SeoALRT05"><img alt="" src="http://www.informatik.uni-trier.de/~ley/img/bibtex.dark.16x16.png" class="icon" /> BibTeX</a></li><li><a href="http://dblp.uni-trier.de/rec/bibtex/conf/isca/SeoALRT05.xml"><img alt="" src="http://www.informatik.uni-trier.de/~ley/img/xml.dark.16x16.png" class="icon" /> XML</a></li></ul><p><em>dblp key:</em></p><ul class="bullets"><li><small>conf/isca/SeoALRT05</small></li></ul></div></li><li class="drop-down"><div class="head"><a href="http://google.com/search?q=Near-Optimal+Worst-Case+Throughput+Routing+for+Two-Dimensional+Mesh+Networks."><img alt="" src="http://www.informatik.uni-trier.de/~ley/img/search-external.dark.hollow.16x16.png" class="icon" /></a></div><div class="body"><p><b>ask others</b></p><ul><li><a href="http://google.com/search?q=Near-Optimal+Worst-Case+Throughput+Routing+for+Two-Dimensional+Mesh+Networks."><img alt="" src="http://www.informatik.uni-trier.de/~ley/img/google.dark.16x16.png" class="icon" /> Google</a></li><li><a href="http://scholar.google.com/scholar?q=Near-Optimal+Worst-Case+Throughput+Routing+for+Two-Dimensional+Mesh+Networks."><img alt="" src="http://www.informatik.uni-trier.de/~ley/img/google-scholar.dark.16x16.png" class="icon" /> Google Scholar</a></li><li><a href="http://academic.research.microsoft.com/search?query=Near-Optimal+Worst-Case+Throughput+Routing+for+Two-Dimensional+Mesh+Networks."><img alt="" src="http://www.informatik.uni-trier.de/~ley/img/ms-academic.dark.16x16.png" class="icon" /> MS Academic Search</a></li><li><a href="http://pubzone.org/dblp/conf/isca/SeoALRT05"><img alt="" src="http://www.informatik.uni-trier.de/~ley/img/pubzone.dark.16x16.png" class="icon" /> PubZone</a></li></ul></div></li></ul></nav><div class="data"><a href="http://www.informatik.uni-trier.de/~ley/pers/hd/s/Seo:Daeho">Daeho Seo</a>, <a href="http://www.informatik.uni-trier.de/~ley/pers/hd/a/Ali:Akif">Akif Ali</a>, <a href="http://www.informatik.uni-trier.de/~ley/pers/hd/l/Lim:Won=Taek">Won-Taek Lim</a>, <a href="http://www.informatik.uni-trier.de/~ley/pers/hd/r/Rafique:Nauman">Nauman Rafique</a>, <a href="http://www.informatik.uni-trier.de/~ley/pers/hd/t/Thottethodi:Mithuna">Mithuna Thottethodi</a>: <span class="title">Near-Optimal Worst-Case Throughput Routing for Two-Dimensional Mesh Networks.</span>  432-443</div></li>
</ul>

<header><h2>Session 7b:
Load and Store Queues</h2></header> 
<ul class="publ-list"><li class="entry inproceedings" id="conf/isca/GandhiARSL05"><div class="box"><img alt="" src="http://www.informatik.uni-trier.de/~ley/img/n.png" /></div><nav class="publ"><ul><li class="drop-down"><div class="head"><a href="http://doi.ieeecomputersociety.org/10.1109/ISCA.2005.46"><img alt="" src="http://dblp.uni-trier.de/img/paper.dark.hollow.16x16.png" class="icon" /></a></div><div class="body"><p><b>view</b></p><ul><li><a href="http://doi.ieeecomputersociety.org/10.1109/ISCA.2005.46"><img alt="" src="http://www.informatik.uni-trier.de/~ley/img/paper.dark.16x16.png" class="icon" /> electronic edition @ ieeecomputersociety.org</a></li></ul></div></li><li class="drop-down"><div class="head"><a href="http://dblp.uni-trier.de/rec/bibtex/conf/isca/GandhiARSL05"><img alt="" src="http://www.informatik.uni-trier.de/~ley/img/download.dark.hollow.16x16.png" class="icon" /></a></div><div class="body"><p><b>export record as</b></p><ul><li><a href="http://dblp.uni-trier.de/rec/bibtex/conf/isca/GandhiARSL05"><img alt="" src="http://www.informatik.uni-trier.de/~ley/img/bibtex.dark.16x16.png" class="icon" /> BibTeX</a></li><li><a href="http://dblp.uni-trier.de/rec/bibtex/conf/isca/GandhiARSL05.xml"><img alt="" src="http://www.informatik.uni-trier.de/~ley/img/xml.dark.16x16.png" class="icon" /> XML</a></li></ul><p><em>dblp key:</em></p><ul class="bullets"><li><small>conf/isca/GandhiARSL05</small></li></ul></div></li><li class="drop-down"><div class="head"><a href="http://google.com/search?q=Scalable+Load+and+Store+Processing+in+Latency+Tolerant+Processors."><img alt="" src="http://www.informatik.uni-trier.de/~ley/img/search-external.dark.hollow.16x16.png" class="icon" /></a></div><div class="body"><p><b>ask others</b></p><ul><li><a href="http://google.com/search?q=Scalable+Load+and+Store+Processing+in+Latency+Tolerant+Processors."><img alt="" src="http://www.informatik.uni-trier.de/~ley/img/google.dark.16x16.png" class="icon" /> Google</a></li><li><a href="http://scholar.google.com/scholar?q=Scalable+Load+and+Store+Processing+in+Latency+Tolerant+Processors."><img alt="" src="http://www.informatik.uni-trier.de/~ley/img/google-scholar.dark.16x16.png" class="icon" /> Google Scholar</a></li><li><a href="http://academic.research.microsoft.com/search?query=Scalable+Load+and+Store+Processing+in+Latency+Tolerant+Processors."><img alt="" src="http://www.informatik.uni-trier.de/~ley/img/ms-academic.dark.16x16.png" class="icon" /> MS Academic Search</a></li><li><a href="http://pubzone.org/dblp/conf/isca/GandhiARSL05"><img alt="" src="http://www.informatik.uni-trier.de/~ley/img/pubzone.dark.16x16.png" class="icon" /> PubZone</a></li></ul></div></li></ul></nav><div class="data"><a href="http://www.informatik.uni-trier.de/~ley/pers/hd/g/Gandhi:Amit">Amit Gandhi</a>, <a href="http://www.informatik.uni-trier.de/~ley/pers/hd/a/Akkary:Haitham">Haitham Akkary</a>, <a href="http://www.informatik.uni-trier.de/~ley/pers/hd/r/Rajwar:Ravi">Ravi Rajwar</a>, <a href="http://www.informatik.uni-trier.de/~ley/pers/hd/s/Srinivasan:Srikanth_T=">Srikanth T. Srinivasan</a>, <a href="http://www.informatik.uni-trier.de/~ley/pers/hd/l/Lai:Konrad">Konrad K. Lai</a>: <span class="title">Scalable Load and Store Processing in Latency Tolerant Processors.</span>  446-457</div></li>
<li class="entry inproceedings" id="conf/isca/Roth05"><div class="box"><img alt="" src="http://www.informatik.uni-trier.de/~ley/img/n.png" /></div><nav class="publ"><ul><li class="drop-down"><div class="head"><a href="http://doi.ieeecomputersociety.org/10.1109/ISCA.2005.48"><img alt="" src="http://dblp.uni-trier.de/img/paper.dark.hollow.16x16.png" class="icon" /></a></div><div class="body"><p><b>view</b></p><ul><li><a href="http://doi.ieeecomputersociety.org/10.1109/ISCA.2005.48"><img alt="" src="http://www.informatik.uni-trier.de/~ley/img/paper.dark.16x16.png" class="icon" /> electronic edition @ ieeecomputersociety.org</a></li></ul></div></li><li class="drop-down"><div class="head"><a href="http://dblp.uni-trier.de/rec/bibtex/conf/isca/Roth05"><img alt="" src="http://www.informatik.uni-trier.de/~ley/img/download.dark.hollow.16x16.png" class="icon" /></a></div><div class="body"><p><b>export record as</b></p><ul><li><a href="http://dblp.uni-trier.de/rec/bibtex/conf/isca/Roth05"><img alt="" src="http://www.informatik.uni-trier.de/~ley/img/bibtex.dark.16x16.png" class="icon" /> BibTeX</a></li><li><a href="http://dblp.uni-trier.de/rec/bibtex/conf/isca/Roth05.xml"><img alt="" src="http://www.informatik.uni-trier.de/~ley/img/xml.dark.16x16.png" class="icon" /> XML</a></li></ul><p><em>dblp key:</em></p><ul class="bullets"><li><small>conf/isca/Roth05</small></li></ul></div></li><li class="drop-down"><div class="head"><a href="http://google.com/search?q=Store+Vulnerability+Window+%28SVW%29%3A+Re-Execution+Filtering+for+Enhanced+Load+Optimization."><img alt="" src="http://www.informatik.uni-trier.de/~ley/img/search-external.dark.hollow.16x16.png" class="icon" /></a></div><div class="body"><p><b>ask others</b></p><ul><li><a href="http://google.com/search?q=Store+Vulnerability+Window+%28SVW%29%3A+Re-Execution+Filtering+for+Enhanced+Load+Optimization."><img alt="" src="http://www.informatik.uni-trier.de/~ley/img/google.dark.16x16.png" class="icon" /> Google</a></li><li><a href="http://scholar.google.com/scholar?q=Store+Vulnerability+Window+%28SVW%29%3A+Re-Execution+Filtering+for+Enhanced+Load+Optimization."><img alt="" src="http://www.informatik.uni-trier.de/~ley/img/google-scholar.dark.16x16.png" class="icon" /> Google Scholar</a></li><li><a href="http://academic.research.microsoft.com/search?query=Store+Vulnerability+Window+%28SVW%29%3A+Re-Execution+Filtering+for+Enhanced+Load+Optimization."><img alt="" src="http://www.informatik.uni-trier.de/~ley/img/ms-academic.dark.16x16.png" class="icon" /> MS Academic Search</a></li><li><a href="http://pubzone.org/dblp/conf/isca/Roth05"><img alt="" src="http://www.informatik.uni-trier.de/~ley/img/pubzone.dark.16x16.png" class="icon" /> PubZone</a></li></ul></div></li></ul></nav><div class="data"><a href="http://www.informatik.uni-trier.de/~ley/pers/hd/r/Roth:Amir">Amir Roth</a>: <span class="title">Store Vulnerability Window (SVW): Re-Execution Filtering for Enhanced Load Optimization.</span>  458-468</div></li>
<li class="entry inproceedings" id="conf/isca/TorresIVL05"><div class="box"><img alt="" src="http://www.informatik.uni-trier.de/~ley/img/n.png" /></div><nav class="publ"><ul><li class="drop-down"><div class="head"><a href="http://doi.ieeecomputersociety.org/10.1109/ISCA.2005.47"><img alt="" src="http://dblp.uni-trier.de/img/paper.dark.hollow.16x16.png" class="icon" /></a></div><div class="body"><p><b>view</b></p><ul><li><a href="http://doi.ieeecomputersociety.org/10.1109/ISCA.2005.47"><img alt="" src="http://www.informatik.uni-trier.de/~ley/img/paper.dark.16x16.png" class="icon" /> electronic edition @ ieeecomputersociety.org</a></li></ul></div></li><li class="drop-down"><div class="head"><a href="http://dblp.uni-trier.de/rec/bibtex/conf/isca/TorresIVL05"><img alt="" src="http://www.informatik.uni-trier.de/~ley/img/download.dark.hollow.16x16.png" class="icon" /></a></div><div class="body"><p><b>export record as</b></p><ul><li><a href="http://dblp.uni-trier.de/rec/bibtex/conf/isca/TorresIVL05"><img alt="" src="http://www.informatik.uni-trier.de/~ley/img/bibtex.dark.16x16.png" class="icon" /> BibTeX</a></li><li><a href="http://dblp.uni-trier.de/rec/bibtex/conf/isca/TorresIVL05.xml"><img alt="" src="http://www.informatik.uni-trier.de/~ley/img/xml.dark.16x16.png" class="icon" /> XML</a></li></ul><p><em>dblp key:</em></p><ul class="bullets"><li><small>conf/isca/TorresIVL05</small></li></ul></div></li><li class="drop-down"><div class="head"><a href="http://google.com/search?q=Store+Buffer+Design+in+First-Level+Multibanked+Data+Caches."><img alt="" src="http://www.informatik.uni-trier.de/~ley/img/search-external.dark.hollow.16x16.png" class="icon" /></a></div><div class="body"><p><b>ask others</b></p><ul><li><a href="http://google.com/search?q=Store+Buffer+Design+in+First-Level+Multibanked+Data+Caches."><img alt="" src="http://www.informatik.uni-trier.de/~ley/img/google.dark.16x16.png" class="icon" /> Google</a></li><li><a href="http://scholar.google.com/scholar?q=Store+Buffer+Design+in+First-Level+Multibanked+Data+Caches."><img alt="" src="http://www.informatik.uni-trier.de/~ley/img/google-scholar.dark.16x16.png" class="icon" /> Google Scholar</a></li><li><a href="http://academic.research.microsoft.com/search?query=Store+Buffer+Design+in+First-Level+Multibanked+Data+Caches."><img alt="" src="http://www.informatik.uni-trier.de/~ley/img/ms-academic.dark.16x16.png" class="icon" /> MS Academic Search</a></li><li><a href="http://pubzone.org/dblp/conf/isca/TorresIVL05"><img alt="" src="http://www.informatik.uni-trier.de/~ley/img/pubzone.dark.16x16.png" class="icon" /> PubZone</a></li></ul></div></li></ul></nav><div class="data"><a href="http://www.informatik.uni-trier.de/~ley/pers/hd/t/Torres:Enrique_F=">Enrique F. Torres</a>, <a href="http://www.informatik.uni-trier.de/~ley/pers/hd/i/Ib=aacute==ntilde=ez:Pablo">Pablo Ib&#225;&#241;ez</a>, <a href="http://www.informatik.uni-trier.de/~ley/pers/hd/v/Vi=ntilde=als:V=iacute=ctor">V&#237;ctor Vi&#241;als</a>, <a href="http://www.informatik.uni-trier.de/~ley/pers/hd/l/Llaber=iacute=a:Jos=eacute=_Mar=iacute=a">Jos&#233; Mar&#237;a Llaber&#237;a</a>: <span class="title">Store Buffer Design in First-Level Multibanked Data Caches.</span>  469-480</div></li>
</ul>

<header><h2>Session 8a:
Multiprocessor Issues</h2></header> 
<ul class="publ-list"><li class="entry inproceedings" id="conf/isca/MeixnerS05"><div class="box"><img alt="" src="http://www.informatik.uni-trier.de/~ley/img/n.png" /></div><nav class="publ"><ul><li class="drop-down"><div class="head"><a href="http://doi.ieeecomputersociety.org/10.1109/ISCA.2005.25"><img alt="" src="http://dblp.uni-trier.de/img/paper.dark.hollow.16x16.png" class="icon" /></a></div><div class="body"><p><b>view</b></p><ul><li><a href="http://doi.ieeecomputersociety.org/10.1109/ISCA.2005.25"><img alt="" src="http://www.informatik.uni-trier.de/~ley/img/paper.dark.16x16.png" class="icon" /> electronic edition @ ieeecomputersociety.org</a></li></ul></div></li><li class="drop-down"><div class="head"><a href="http://dblp.uni-trier.de/rec/bibtex/conf/isca/MeixnerS05"><img alt="" src="http://www.informatik.uni-trier.de/~ley/img/download.dark.hollow.16x16.png" class="icon" /></a></div><div class="body"><p><b>export record as</b></p><ul><li><a href="http://dblp.uni-trier.de/rec/bibtex/conf/isca/MeixnerS05"><img alt="" src="http://www.informatik.uni-trier.de/~ley/img/bibtex.dark.16x16.png" class="icon" /> BibTeX</a></li><li><a href="http://dblp.uni-trier.de/rec/bibtex/conf/isca/MeixnerS05.xml"><img alt="" src="http://www.informatik.uni-trier.de/~ley/img/xml.dark.16x16.png" class="icon" /> XML</a></li></ul><p><em>dblp key:</em></p><ul class="bullets"><li><small>conf/isca/MeixnerS05</small></li></ul></div></li><li class="drop-down"><div class="head"><a href="http://google.com/search?q=Dynamic+Verification+of+Sequential+Consistency."><img alt="" src="http://www.informatik.uni-trier.de/~ley/img/search-external.dark.hollow.16x16.png" class="icon" /></a></div><div class="body"><p><b>ask others</b></p><ul><li><a href="http://google.com/search?q=Dynamic+Verification+of+Sequential+Consistency."><img alt="" src="http://www.informatik.uni-trier.de/~ley/img/google.dark.16x16.png" class="icon" /> Google</a></li><li><a href="http://scholar.google.com/scholar?q=Dynamic+Verification+of+Sequential+Consistency."><img alt="" src="http://www.informatik.uni-trier.de/~ley/img/google-scholar.dark.16x16.png" class="icon" /> Google Scholar</a></li><li><a href="http://academic.research.microsoft.com/search?query=Dynamic+Verification+of+Sequential+Consistency."><img alt="" src="http://www.informatik.uni-trier.de/~ley/img/ms-academic.dark.16x16.png" class="icon" /> MS Academic Search</a></li><li><a href="http://pubzone.org/dblp/conf/isca/MeixnerS05"><img alt="" src="http://www.informatik.uni-trier.de/~ley/img/pubzone.dark.16x16.png" class="icon" /> PubZone</a></li></ul></div></li></ul></nav><div class="data"><a href="http://www.informatik.uni-trier.de/~ley/pers/hd/m/Meixner:Albert">Albert Meixner</a>, <a href="http://www.informatik.uni-trier.de/~ley/pers/hd/s/Sorin:Daniel_J=">Daniel J. Sorin</a>: <span class="title">Dynamic Verification of Sequential Consistency.</span>  482-493</div></li>
<li class="entry inproceedings" id="conf/isca/RajwarHL05"><div class="box"><img alt="" src="http://www.informatik.uni-trier.de/~ley/img/n.png" /></div><nav class="publ"><ul><li class="drop-down"><div class="head"><a href="http://doi.ieeecomputersociety.org/10.1109/ISCA.2005.54"><img alt="" src="http://dblp.uni-trier.de/img/paper.dark.hollow.16x16.png" class="icon" /></a></div><div class="body"><p><b>view</b></p><ul><li><a href="http://doi.ieeecomputersociety.org/10.1109/ISCA.2005.54"><img alt="" src="http://www.informatik.uni-trier.de/~ley/img/paper.dark.16x16.png" class="icon" /> electronic edition @ ieeecomputersociety.org</a></li></ul></div></li><li class="drop-down"><div class="head"><a href="http://dblp.uni-trier.de/rec/bibtex/conf/isca/RajwarHL05"><img alt="" src="http://www.informatik.uni-trier.de/~ley/img/download.dark.hollow.16x16.png" class="icon" /></a></div><div class="body"><p><b>export record as</b></p><ul><li><a href="http://dblp.uni-trier.de/rec/bibtex/conf/isca/RajwarHL05"><img alt="" src="http://www.informatik.uni-trier.de/~ley/img/bibtex.dark.16x16.png" class="icon" /> BibTeX</a></li><li><a href="http://dblp.uni-trier.de/rec/bibtex/conf/isca/RajwarHL05.xml"><img alt="" src="http://www.informatik.uni-trier.de/~ley/img/xml.dark.16x16.png" class="icon" /> XML</a></li></ul><p><em>dblp key:</em></p><ul class="bullets"><li><small>conf/isca/RajwarHL05</small></li></ul></div></li><li class="drop-down"><div class="head"><a href="http://google.com/search?q=Virtualizing+Transactional+Memory."><img alt="" src="http://www.informatik.uni-trier.de/~ley/img/search-external.dark.hollow.16x16.png" class="icon" /></a></div><div class="body"><p><b>ask others</b></p><ul><li><a href="http://google.com/search?q=Virtualizing+Transactional+Memory."><img alt="" src="http://www.informatik.uni-trier.de/~ley/img/google.dark.16x16.png" class="icon" /> Google</a></li><li><a href="http://scholar.google.com/scholar?q=Virtualizing+Transactional+Memory."><img alt="" src="http://www.informatik.uni-trier.de/~ley/img/google-scholar.dark.16x16.png" class="icon" /> Google Scholar</a></li><li><a href="http://academic.research.microsoft.com/search?query=Virtualizing+Transactional+Memory."><img alt="" src="http://www.informatik.uni-trier.de/~ley/img/ms-academic.dark.16x16.png" class="icon" /> MS Academic Search</a></li><li><a href="http://pubzone.org/dblp/conf/isca/RajwarHL05"><img alt="" src="http://www.informatik.uni-trier.de/~ley/img/pubzone.dark.16x16.png" class="icon" /> PubZone</a></li></ul></div></li></ul></nav><div class="data"><a href="http://www.informatik.uni-trier.de/~ley/pers/hd/r/Rajwar:Ravi">Ravi Rajwar</a>, <a href="http://www.informatik.uni-trier.de/~ley/pers/hd/h/Herlihy:Maurice">Maurice Herlihy</a>, <a href="http://www.informatik.uni-trier.de/~ley/pers/hd/l/Lai:Konrad">Konrad K. Lai</a>: <span class="title">Virtualizing Transactional Memory.</span>  494-505</div></li>
<li class="entry inproceedings" id="conf/isca/BalakrishnanRUL05"><div class="box"><img alt="" src="http://www.informatik.uni-trier.de/~ley/img/n.png" /></div><nav class="publ"><ul><li class="drop-down"><div class="head"><a href="http://doi.ieeecomputersociety.org/10.1109/ISCA.2005.51"><img alt="" src="http://dblp.uni-trier.de/img/paper.dark.hollow.16x16.png" class="icon" /></a></div><div class="body"><p><b>view</b></p><ul><li><a href="http://doi.ieeecomputersociety.org/10.1109/ISCA.2005.51"><img alt="" src="http://www.informatik.uni-trier.de/~ley/img/paper.dark.16x16.png" class="icon" /> electronic edition @ ieeecomputersociety.org</a></li></ul></div></li><li class="drop-down"><div class="head"><a href="http://dblp.uni-trier.de/rec/bibtex/conf/isca/BalakrishnanRUL05"><img alt="" src="http://www.informatik.uni-trier.de/~ley/img/download.dark.hollow.16x16.png" class="icon" /></a></div><div class="body"><p><b>export record as</b></p><ul><li><a href="http://dblp.uni-trier.de/rec/bibtex/conf/isca/BalakrishnanRUL05"><img alt="" src="http://www.informatik.uni-trier.de/~ley/img/bibtex.dark.16x16.png" class="icon" /> BibTeX</a></li><li><a href="http://dblp.uni-trier.de/rec/bibtex/conf/isca/BalakrishnanRUL05.xml"><img alt="" src="http://www.informatik.uni-trier.de/~ley/img/xml.dark.16x16.png" class="icon" /> XML</a></li></ul><p><em>dblp key:</em></p><ul class="bullets"><li><small>conf/isca/BalakrishnanRUL05</small></li></ul></div></li><li class="drop-down"><div class="head"><a href="http://google.com/search?q=The+Impact+of+Performance+Asymmetry+in+Emerging+Multicore+Architectures."><img alt="" src="http://www.informatik.uni-trier.de/~ley/img/search-external.dark.hollow.16x16.png" class="icon" /></a></div><div class="body"><p><b>ask others</b></p><ul><li><a href="http://google.com/search?q=The+Impact+of+Performance+Asymmetry+in+Emerging+Multicore+Architectures."><img alt="" src="http://www.informatik.uni-trier.de/~ley/img/google.dark.16x16.png" class="icon" /> Google</a></li><li><a href="http://scholar.google.com/scholar?q=The+Impact+of+Performance+Asymmetry+in+Emerging+Multicore+Architectures."><img alt="" src="http://www.informatik.uni-trier.de/~ley/img/google-scholar.dark.16x16.png" class="icon" /> Google Scholar</a></li><li><a href="http://academic.research.microsoft.com/search?query=The+Impact+of+Performance+Asymmetry+in+Emerging+Multicore+Architectures."><img alt="" src="http://www.informatik.uni-trier.de/~ley/img/ms-academic.dark.16x16.png" class="icon" /> MS Academic Search</a></li><li><a href="http://pubzone.org/dblp/conf/isca/BalakrishnanRUL05"><img alt="" src="http://www.informatik.uni-trier.de/~ley/img/pubzone.dark.16x16.png" class="icon" /> PubZone</a></li></ul></div></li></ul></nav><div class="data"><a href="http://www.informatik.uni-trier.de/~ley/pers/hd/b/Balakrishnan:Saisanthosh">Saisanthosh Balakrishnan</a>, <a href="http://www.informatik.uni-trier.de/~ley/pers/hd/r/Rajwar:Ravi">Ravi Rajwar</a>, <a href="http://www.informatik.uni-trier.de/~ley/pers/hd/u/Upton:Michael">Michael Upton</a>, <a href="http://www.informatik.uni-trier.de/~ley/pers/hd/l/Lai:Konrad">Konrad K. Lai</a>: <span class="title">The Impact of Performance Asymmetry in Emerging Multicore Architectures.</span>  506-517</div></li>
</ul>

<header><h2>Session 8b:
Reliability and a Cache Organization</h2></header> 
<ul class="publ-list"><li class="entry inproceedings" id="conf/isca/SrinivasanABR05"><div class="box"><img alt="" src="http://www.informatik.uni-trier.de/~ley/img/n.png" /></div><nav class="publ"><ul><li class="drop-down"><div class="head"><a href="http://doi.ieeecomputersociety.org/10.1109/ISCA.2005.28"><img alt="" src="http://dblp.uni-trier.de/img/paper.dark.hollow.16x16.png" class="icon" /></a></div><div class="body"><p><b>view</b></p><ul><li><a href="http://doi.ieeecomputersociety.org/10.1109/ISCA.2005.28"><img alt="" src="http://www.informatik.uni-trier.de/~ley/img/paper.dark.16x16.png" class="icon" /> electronic edition @ ieeecomputersociety.org</a></li></ul></div></li><li class="drop-down"><div class="head"><a href="http://dblp.uni-trier.de/rec/bibtex/conf/isca/SrinivasanABR05"><img alt="" src="http://www.informatik.uni-trier.de/~ley/img/download.dark.hollow.16x16.png" class="icon" /></a></div><div class="body"><p><b>export record as</b></p><ul><li><a href="http://dblp.uni-trier.de/rec/bibtex/conf/isca/SrinivasanABR05"><img alt="" src="http://www.informatik.uni-trier.de/~ley/img/bibtex.dark.16x16.png" class="icon" /> BibTeX</a></li><li><a href="http://dblp.uni-trier.de/rec/bibtex/conf/isca/SrinivasanABR05.xml"><img alt="" src="http://www.informatik.uni-trier.de/~ley/img/xml.dark.16x16.png" class="icon" /> XML</a></li></ul><p><em>dblp key:</em></p><ul class="bullets"><li><small>conf/isca/SrinivasanABR05</small></li></ul></div></li><li class="drop-down"><div class="head"><a href="http://google.com/search?q=Exploiting+Structural+Duplication+for+Lifetime+Reliability+Enhancement."><img alt="" src="http://www.informatik.uni-trier.de/~ley/img/search-external.dark.hollow.16x16.png" class="icon" /></a></div><div class="body"><p><b>ask others</b></p><ul><li><a href="http://google.com/search?q=Exploiting+Structural+Duplication+for+Lifetime+Reliability+Enhancement."><img alt="" src="http://www.informatik.uni-trier.de/~ley/img/google.dark.16x16.png" class="icon" /> Google</a></li><li><a href="http://scholar.google.com/scholar?q=Exploiting+Structural+Duplication+for+Lifetime+Reliability+Enhancement."><img alt="" src="http://www.informatik.uni-trier.de/~ley/img/google-scholar.dark.16x16.png" class="icon" /> Google Scholar</a></li><li><a href="http://academic.research.microsoft.com/search?query=Exploiting+Structural+Duplication+for+Lifetime+Reliability+Enhancement."><img alt="" src="http://www.informatik.uni-trier.de/~ley/img/ms-academic.dark.16x16.png" class="icon" /> MS Academic Search</a></li><li><a href="http://pubzone.org/dblp/conf/isca/SrinivasanABR05"><img alt="" src="http://www.informatik.uni-trier.de/~ley/img/pubzone.dark.16x16.png" class="icon" /> PubZone</a></li></ul></div></li></ul></nav><div class="data"><a href="http://www.informatik.uni-trier.de/~ley/pers/hd/s/Srinivasan:Jayanth">Jayanth Srinivasan</a>, <a href="http://www.informatik.uni-trier.de/~ley/pers/hd/a/Adve:Sarita_V=">Sarita V. Adve</a>, <a href="http://www.informatik.uni-trier.de/~ley/pers/hd/b/Bose:Pradip">Pradip Bose</a>, <a href="http://www.informatik.uni-trier.de/~ley/pers/hd/r/Rivers:Jude_A=">Jude A. Rivers</a>: <span class="title">Exploiting Structural Duplication for Lifetime Reliability Enhancement.</span>  520-531</div></li>
<li class="entry inproceedings" id="conf/isca/BiswasRCEMR05"><div class="box"><img alt="" src="http://www.informatik.uni-trier.de/~ley/img/n.png" /></div><nav class="publ"><ul><li class="drop-down"><div class="head"><a href="http://doi.ieeecomputersociety.org/10.1109/ISCA.2005.18"><img alt="" src="http://dblp.uni-trier.de/img/paper.dark.hollow.16x16.png" class="icon" /></a></div><div class="body"><p><b>view</b></p><ul><li><a href="http://doi.ieeecomputersociety.org/10.1109/ISCA.2005.18"><img alt="" src="http://www.informatik.uni-trier.de/~ley/img/paper.dark.16x16.png" class="icon" /> electronic edition @ ieeecomputersociety.org</a></li></ul></div></li><li class="drop-down"><div class="head"><a href="http://dblp.uni-trier.de/rec/bibtex/conf/isca/BiswasRCEMR05"><img alt="" src="http://www.informatik.uni-trier.de/~ley/img/download.dark.hollow.16x16.png" class="icon" /></a></div><div class="body"><p><b>export record as</b></p><ul><li><a href="http://dblp.uni-trier.de/rec/bibtex/conf/isca/BiswasRCEMR05"><img alt="" src="http://www.informatik.uni-trier.de/~ley/img/bibtex.dark.16x16.png" class="icon" /> BibTeX</a></li><li><a href="http://dblp.uni-trier.de/rec/bibtex/conf/isca/BiswasRCEMR05.xml"><img alt="" src="http://www.informatik.uni-trier.de/~ley/img/xml.dark.16x16.png" class="icon" /> XML</a></li></ul><p><em>dblp key:</em></p><ul class="bullets"><li><small>conf/isca/BiswasRCEMR05</small></li></ul></div></li><li class="drop-down"><div class="head"><a href="http://google.com/search?q=Computing+Architectural+Vulnerability+Factors+for+Address-Based+Structures."><img alt="" src="http://www.informatik.uni-trier.de/~ley/img/search-external.dark.hollow.16x16.png" class="icon" /></a></div><div class="body"><p><b>ask others</b></p><ul><li><a href="http://google.com/search?q=Computing+Architectural+Vulnerability+Factors+for+Address-Based+Structures."><img alt="" src="http://www.informatik.uni-trier.de/~ley/img/google.dark.16x16.png" class="icon" /> Google</a></li><li><a href="http://scholar.google.com/scholar?q=Computing+Architectural+Vulnerability+Factors+for+Address-Based+Structures."><img alt="" src="http://www.informatik.uni-trier.de/~ley/img/google-scholar.dark.16x16.png" class="icon" /> Google Scholar</a></li><li><a href="http://academic.research.microsoft.com/search?query=Computing+Architectural+Vulnerability+Factors+for+Address-Based+Structures."><img alt="" src="http://www.informatik.uni-trier.de/~ley/img/ms-academic.dark.16x16.png" class="icon" /> MS Academic Search</a></li><li><a href="http://pubzone.org/dblp/conf/isca/BiswasRCEMR05"><img alt="" src="http://www.informatik.uni-trier.de/~ley/img/pubzone.dark.16x16.png" class="icon" /> PubZone</a></li></ul></div></li></ul></nav><div class="data"><a href="http://www.informatik.uni-trier.de/~ley/pers/hd/b/Biswas:Arijit">Arijit Biswas</a>, <a href="http://www.informatik.uni-trier.de/~ley/pers/hd/r/Racunas:Paul">Paul Racunas</a>, <a href="http://www.informatik.uni-trier.de/~ley/pers/hd/c/Cheveresan:Razvan">Razvan Cheveresan</a>, <a href="http://www.informatik.uni-trier.de/~ley/pers/hd/e/Emer:Joel_S=">Joel S. Emer</a>, <a href="http://www.informatik.uni-trier.de/~ley/pers/hd/m/Mukherjee:Shubhendu_S=">Shubhendu S. Mukherjee</a>, <a href="http://www.informatik.uni-trier.de/~ley/pers/hd/r/Rangan:Ram">Ram Rangan</a>: <span class="title">Computing Architectural Vulnerability Factors for Address-Based Structures.</span>  532-543</div></li>
<li class="entry inproceedings" id="conf/isca/QureshiTP05"><div class="box"><img alt="" src="http://www.informatik.uni-trier.de/~ley/img/n.png" /></div><nav class="publ"><ul><li class="drop-down"><div class="head"><a href="http://doi.ieeecomputersociety.org/10.1109/ISCA.2005.52"><img alt="" src="http://dblp.uni-trier.de/img/paper.dark.hollow.16x16.png" class="icon" /></a></div><div class="body"><p><b>view</b></p><ul><li><a href="http://doi.ieeecomputersociety.org/10.1109/ISCA.2005.52"><img alt="" src="http://www.informatik.uni-trier.de/~ley/img/paper.dark.16x16.png" class="icon" /> electronic edition @ ieeecomputersociety.org</a></li></ul></div></li><li class="drop-down"><div class="head"><a href="http://dblp.uni-trier.de/rec/bibtex/conf/isca/QureshiTP05"><img alt="" src="http://www.informatik.uni-trier.de/~ley/img/download.dark.hollow.16x16.png" class="icon" /></a></div><div class="body"><p><b>export record as</b></p><ul><li><a href="http://dblp.uni-trier.de/rec/bibtex/conf/isca/QureshiTP05"><img alt="" src="http://www.informatik.uni-trier.de/~ley/img/bibtex.dark.16x16.png" class="icon" /> BibTeX</a></li><li><a href="http://dblp.uni-trier.de/rec/bibtex/conf/isca/QureshiTP05.xml"><img alt="" src="http://www.informatik.uni-trier.de/~ley/img/xml.dark.16x16.png" class="icon" /> XML</a></li></ul><p><em>dblp key:</em></p><ul class="bullets"><li><small>conf/isca/QureshiTP05</small></li></ul></div></li><li class="drop-down"><div class="head"><a href="http://google.com/search?q=The+V-Way+Cache%3A+Demand+Based+Associativity+via+Global+Replacement."><img alt="" src="http://www.informatik.uni-trier.de/~ley/img/search-external.dark.hollow.16x16.png" class="icon" /></a></div><div class="body"><p><b>ask others</b></p><ul><li><a href="http://google.com/search?q=The+V-Way+Cache%3A+Demand+Based+Associativity+via+Global+Replacement."><img alt="" src="http://www.informatik.uni-trier.de/~ley/img/google.dark.16x16.png" class="icon" /> Google</a></li><li><a href="http://scholar.google.com/scholar?q=The+V-Way+Cache%3A+Demand+Based+Associativity+via+Global+Replacement."><img alt="" src="http://www.informatik.uni-trier.de/~ley/img/google-scholar.dark.16x16.png" class="icon" /> Google Scholar</a></li><li><a href="http://academic.research.microsoft.com/search?query=The+V-Way+Cache%3A+Demand+Based+Associativity+via+Global+Replacement."><img alt="" src="http://www.informatik.uni-trier.de/~ley/img/ms-academic.dark.16x16.png" class="icon" /> MS Academic Search</a></li><li><a href="http://pubzone.org/dblp/conf/isca/QureshiTP05"><img alt="" src="http://www.informatik.uni-trier.de/~ley/img/pubzone.dark.16x16.png" class="icon" /> PubZone</a></li></ul></div></li></ul></nav><div class="data"><a href="http://www.informatik.uni-trier.de/~ley/pers/hd/q/Qureshi:Moinuddin_K=">Moinuddin K. Qureshi</a>, <a href="http://www.informatik.uni-trier.de/~ley/pers/hd/t/Thompson:David">David Thompson</a>, <a href="http://www.informatik.uni-trier.de/~ley/pers/hd/p/Patt:Yale_N=">Yale N. Patt</a>: <span class="title">The V-Way Cache: Demand Based Associativity via Global Replacement.</span>  544-555</div></li>
</ul>
<!-- footer --><div id="clear-both"></div><div id="footer"><div class="credit"><a href="http://www.uni-trier.de/?L=2"><img src="http://www.informatik.uni-trier.de/~ley/img/utr-logo-bottom.png" title="University of Trier" /></a><a href="http://www.dagstuhl.de/en/"><img src="http://www.informatik.uni-trier.de/~ley/img/lzi-logo-bottom.png" title="Schloss Dagstuhl - Leibniz Center for Informatics" /></a></div><div class="info"><p><a href="http://opendefinition.org/"><img alt="This material is Open Data" src="http://www.informatik.uni-trier.de/~ley/img/od_80x15_blue.png" style="position: relative; top: 3px;"></a> data released under the <a href="http://opendatacommons.org/licenses/by/summary/">ODC-BY&nbsp;1.0 license</a>. See also our <a href="http://www.informatik.uni-trier.de/~ley/db/copyright.html">legal information page</a></p><p>last updated on 2013-08-28T220057 by the <a href="http://www.informatik.uni-trier.de/~ley/db/about/team.html">dblp team</a></p></div></div>
</div></body></html>