
U575VGT6_External_Loader.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000434  20000004  20000004  00001004  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .ARM          00000008  20000438  20000438  00001438  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  2 .init_array   00000004  20000440  20000440  00001440  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  3 .fini_array   00000004  20000444  20000444  00001444  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .data         00000098  20000448  20000448  00001448  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .bss          000002d0  200004e0  200004e0  000014e0  2**2
                  ALLOC
  6 .text         00017c20  200007b0  200007b0  000017b0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  7 .Dev_info     000000c8  200183d0  200183d0  0001a3d0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .rodata       00000200  20018498  20018498  00019498  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  9 ._user_heap_stack 00000600  20018698  20018698  00019698  2**0
                  ALLOC
 10 .ARM.attributes 00000036  00000000  00000000  0001a498  2**0
                  CONTENTS, READONLY
 11 .debug_info   000198d9  00000000  00000000  0001a4ce  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_abbrev 000039d8  00000000  00000000  00033da7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_aranges 00001418  00000000  00000000  00037780  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_macro  00034d53  00000000  00000000  00038b98  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_line   0001c82f  00000000  00000000  0006d8eb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_str    0013b57f  00000000  00000000  0008a11a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .comment      00000043  00000000  00000000  001c5699  2**0
                  CONTENTS, READONLY
 18 .debug_rnglists 00000f11  00000000  00000000  001c56dc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_frame  00005568  00000000  00000000  001c65f0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_line_str 00000070  00000000  00000000  001cbb58  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

200007b0 <__do_global_dtors_aux>:
200007b0:	b510      	push	{r4, lr}
200007b2:	4c05      	ldr	r4, [pc, #20]	@ (200007c8 <__do_global_dtors_aux+0x18>)
200007b4:	7823      	ldrb	r3, [r4, #0]
200007b6:	b933      	cbnz	r3, 200007c6 <__do_global_dtors_aux+0x16>
200007b8:	4b04      	ldr	r3, [pc, #16]	@ (200007cc <__do_global_dtors_aux+0x1c>)
200007ba:	b113      	cbz	r3, 200007c2 <__do_global_dtors_aux+0x12>
200007bc:	4804      	ldr	r0, [pc, #16]	@ (200007d0 <__do_global_dtors_aux+0x20>)
200007be:	f3af 8000 	nop.w
200007c2:	2301      	movs	r3, #1
200007c4:	7023      	strb	r3, [r4, #0]
200007c6:	bd10      	pop	{r4, pc}
200007c8:	200004e0 	.word	0x200004e0
200007cc:	00000000 	.word	0x00000000
200007d0:	2001838c 	.word	0x2001838c

200007d4 <frame_dummy>:
200007d4:	b508      	push	{r3, lr}
200007d6:	4b03      	ldr	r3, [pc, #12]	@ (200007e4 <frame_dummy+0x10>)
200007d8:	b11b      	cbz	r3, 200007e2 <frame_dummy+0xe>
200007da:	4903      	ldr	r1, [pc, #12]	@ (200007e8 <frame_dummy+0x14>)
200007dc:	4803      	ldr	r0, [pc, #12]	@ (200007ec <frame_dummy+0x18>)
200007de:	f3af 8000 	nop.w
200007e2:	bd08      	pop	{r3, pc}
200007e4:	00000000 	.word	0x00000000
200007e8:	200004e4 	.word	0x200004e4
200007ec:	2001838c 	.word	0x2001838c

200007f0 <_stack_init>:
200007f0:	f5a3 3a80 	sub.w	sl, r3, #65536	@ 0x10000
200007f4:	4770      	bx	lr
200007f6:	bf00      	nop

200007f8 <_mainCRTStartup>:
200007f8:	4b17      	ldr	r3, [pc, #92]	@ (20000858 <_mainCRTStartup+0x60>)
200007fa:	2b00      	cmp	r3, #0
200007fc:	bf08      	it	eq
200007fe:	4b13      	ldreq	r3, [pc, #76]	@ (2000084c <_mainCRTStartup+0x54>)
20000800:	469d      	mov	sp, r3
20000802:	f7ff fff5 	bl	200007f0 <_stack_init>
20000806:	2100      	movs	r1, #0
20000808:	468b      	mov	fp, r1
2000080a:	460f      	mov	r7, r1
2000080c:	4813      	ldr	r0, [pc, #76]	@ (2000085c <_mainCRTStartup+0x64>)
2000080e:	4a14      	ldr	r2, [pc, #80]	@ (20000860 <_mainCRTStartup+0x68>)
20000810:	1a12      	subs	r2, r2, r0
20000812:	f017 fb10 	bl	20017e36 <memset>
20000816:	4b0e      	ldr	r3, [pc, #56]	@ (20000850 <_mainCRTStartup+0x58>)
20000818:	2b00      	cmp	r3, #0
2000081a:	d000      	beq.n	2000081e <_mainCRTStartup+0x26>
2000081c:	4798      	blx	r3
2000081e:	4b0d      	ldr	r3, [pc, #52]	@ (20000854 <_mainCRTStartup+0x5c>)
20000820:	2b00      	cmp	r3, #0
20000822:	d000      	beq.n	20000826 <_mainCRTStartup+0x2e>
20000824:	4798      	blx	r3
20000826:	2000      	movs	r0, #0
20000828:	2100      	movs	r1, #0
2000082a:	0004      	movs	r4, r0
2000082c:	000d      	movs	r5, r1
2000082e:	480d      	ldr	r0, [pc, #52]	@ (20000864 <_mainCRTStartup+0x6c>)
20000830:	2800      	cmp	r0, #0
20000832:	d002      	beq.n	2000083a <_mainCRTStartup+0x42>
20000834:	480c      	ldr	r0, [pc, #48]	@ (20000868 <_mainCRTStartup+0x70>)
20000836:	f3af 8000 	nop.w
2000083a:	f017 fbaf 	bl	20017f9c <__libc_init_array>
2000083e:	0020      	movs	r0, r4
20000840:	0029      	movs	r1, r5
20000842:	f001 fa27 	bl	20001c94 <main>
20000846:	f017 f957 	bl	20017af8 <exit>
2000084a:	bf00      	nop
2000084c:	00080000 	.word	0x00080000
	...
2000085c:	200004e0 	.word	0x200004e0
20000860:	200007b0 	.word	0x200007b0
	...
2000086c:	20000448 	.word	0x20000448
20000870:	20000448 	.word	0x20000448
20000874:	200004e0 	.word	0x200004e0
20000878:	200004e0 	.word	0x200004e0
2000087c:	200007b0 	.word	0x200007b0

20000880 <strlen>:
20000880:	4603      	mov	r3, r0
20000882:	f813 2b01 	ldrb.w	r2, [r3], #1
20000886:	2a00      	cmp	r2, #0
20000888:	d1fb      	bne.n	20000882 <strlen+0x2>
2000088a:	1a18      	subs	r0, r3, r0
2000088c:	3801      	subs	r0, #1
2000088e:	4770      	bx	lr

20000890 <__aeabi_uldivmod>:
20000890:	b953      	cbnz	r3, 200008a8 <__aeabi_uldivmod+0x18>
20000892:	b94a      	cbnz	r2, 200008a8 <__aeabi_uldivmod+0x18>
20000894:	2900      	cmp	r1, #0
20000896:	bf08      	it	eq
20000898:	2800      	cmpeq	r0, #0
2000089a:	bf1c      	itt	ne
2000089c:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
200008a0:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
200008a4:	f000 b9b0 	b.w	20000c08 <__aeabi_idiv0>
200008a8:	f1ad 0c08 	sub.w	ip, sp, #8
200008ac:	e96d ce04 	strd	ip, lr, [sp, #-16]!
200008b0:	f000 f806 	bl	200008c0 <__udivmoddi4>
200008b4:	f8dd e004 	ldr.w	lr, [sp, #4]
200008b8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
200008bc:	b004      	add	sp, #16
200008be:	4770      	bx	lr

200008c0 <__udivmoddi4>:
200008c0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
200008c4:	9d09      	ldr	r5, [sp, #36]	@ 0x24
200008c6:	4688      	mov	r8, r1
200008c8:	4604      	mov	r4, r0
200008ca:	468e      	mov	lr, r1
200008cc:	2b00      	cmp	r3, #0
200008ce:	d14a      	bne.n	20000966 <__udivmoddi4+0xa6>
200008d0:	428a      	cmp	r2, r1
200008d2:	4617      	mov	r7, r2
200008d4:	d95f      	bls.n	20000996 <__udivmoddi4+0xd6>
200008d6:	fab2 f682 	clz	r6, r2
200008da:	b14e      	cbz	r6, 200008f0 <__udivmoddi4+0x30>
200008dc:	f1c6 0320 	rsb	r3, r6, #32
200008e0:	fa01 fe06 	lsl.w	lr, r1, r6
200008e4:	40b7      	lsls	r7, r6
200008e6:	40b4      	lsls	r4, r6
200008e8:	fa20 f303 	lsr.w	r3, r0, r3
200008ec:	ea43 0e0e 	orr.w	lr, r3, lr
200008f0:	ea4f 4817 	mov.w	r8, r7, lsr #16
200008f4:	fa1f fc87 	uxth.w	ip, r7
200008f8:	0c23      	lsrs	r3, r4, #16
200008fa:	fbbe f1f8 	udiv	r1, lr, r8
200008fe:	fb08 ee11 	mls	lr, r8, r1, lr
20000902:	fb01 f20c 	mul.w	r2, r1, ip
20000906:	ea43 430e 	orr.w	r3, r3, lr, lsl #16
2000090a:	429a      	cmp	r2, r3
2000090c:	d907      	bls.n	2000091e <__udivmoddi4+0x5e>
2000090e:	18fb      	adds	r3, r7, r3
20000910:	f101 30ff 	add.w	r0, r1, #4294967295	@ 0xffffffff
20000914:	d202      	bcs.n	2000091c <__udivmoddi4+0x5c>
20000916:	429a      	cmp	r2, r3
20000918:	f200 8154 	bhi.w	20000bc4 <__udivmoddi4+0x304>
2000091c:	4601      	mov	r1, r0
2000091e:	1a9b      	subs	r3, r3, r2
20000920:	b2a2      	uxth	r2, r4
20000922:	fbb3 f0f8 	udiv	r0, r3, r8
20000926:	fb08 3310 	mls	r3, r8, r0, r3
2000092a:	fb00 fc0c 	mul.w	ip, r0, ip
2000092e:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
20000932:	4594      	cmp	ip, r2
20000934:	d90b      	bls.n	2000094e <__udivmoddi4+0x8e>
20000936:	18ba      	adds	r2, r7, r2
20000938:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
2000093c:	bf2c      	ite	cs
2000093e:	2401      	movcs	r4, #1
20000940:	2400      	movcc	r4, #0
20000942:	4594      	cmp	ip, r2
20000944:	d902      	bls.n	2000094c <__udivmoddi4+0x8c>
20000946:	2c00      	cmp	r4, #0
20000948:	f000 813f 	beq.w	20000bca <__udivmoddi4+0x30a>
2000094c:	4618      	mov	r0, r3
2000094e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
20000952:	eba2 020c 	sub.w	r2, r2, ip
20000956:	2100      	movs	r1, #0
20000958:	b11d      	cbz	r5, 20000962 <__udivmoddi4+0xa2>
2000095a:	40f2      	lsrs	r2, r6
2000095c:	2300      	movs	r3, #0
2000095e:	e9c5 2300 	strd	r2, r3, [r5]
20000962:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
20000966:	428b      	cmp	r3, r1
20000968:	d905      	bls.n	20000976 <__udivmoddi4+0xb6>
2000096a:	b10d      	cbz	r5, 20000970 <__udivmoddi4+0xb0>
2000096c:	e9c5 0100 	strd	r0, r1, [r5]
20000970:	2100      	movs	r1, #0
20000972:	4608      	mov	r0, r1
20000974:	e7f5      	b.n	20000962 <__udivmoddi4+0xa2>
20000976:	fab3 f183 	clz	r1, r3
2000097a:	2900      	cmp	r1, #0
2000097c:	d14e      	bne.n	20000a1c <__udivmoddi4+0x15c>
2000097e:	4543      	cmp	r3, r8
20000980:	f0c0 8112 	bcc.w	20000ba8 <__udivmoddi4+0x2e8>
20000984:	4282      	cmp	r2, r0
20000986:	f240 810f 	bls.w	20000ba8 <__udivmoddi4+0x2e8>
2000098a:	4608      	mov	r0, r1
2000098c:	2d00      	cmp	r5, #0
2000098e:	d0e8      	beq.n	20000962 <__udivmoddi4+0xa2>
20000990:	e9c5 4e00 	strd	r4, lr, [r5]
20000994:	e7e5      	b.n	20000962 <__udivmoddi4+0xa2>
20000996:	2a00      	cmp	r2, #0
20000998:	f000 80ac 	beq.w	20000af4 <__udivmoddi4+0x234>
2000099c:	fab2 f682 	clz	r6, r2
200009a0:	2e00      	cmp	r6, #0
200009a2:	f040 80bb 	bne.w	20000b1c <__udivmoddi4+0x25c>
200009a6:	1a8b      	subs	r3, r1, r2
200009a8:	ea4f 4e12 	mov.w	lr, r2, lsr #16
200009ac:	b2bc      	uxth	r4, r7
200009ae:	2101      	movs	r1, #1
200009b0:	0c02      	lsrs	r2, r0, #16
200009b2:	b280      	uxth	r0, r0
200009b4:	fbb3 fcfe 	udiv	ip, r3, lr
200009b8:	fb0e 331c 	mls	r3, lr, ip, r3
200009bc:	ea42 4303 	orr.w	r3, r2, r3, lsl #16
200009c0:	fb04 f20c 	mul.w	r2, r4, ip
200009c4:	429a      	cmp	r2, r3
200009c6:	d90e      	bls.n	200009e6 <__udivmoddi4+0x126>
200009c8:	18fb      	adds	r3, r7, r3
200009ca:	f10c 38ff 	add.w	r8, ip, #4294967295	@ 0xffffffff
200009ce:	bf2c      	ite	cs
200009d0:	f04f 0901 	movcs.w	r9, #1
200009d4:	f04f 0900 	movcc.w	r9, #0
200009d8:	429a      	cmp	r2, r3
200009da:	d903      	bls.n	200009e4 <__udivmoddi4+0x124>
200009dc:	f1b9 0f00 	cmp.w	r9, #0
200009e0:	f000 80ec 	beq.w	20000bbc <__udivmoddi4+0x2fc>
200009e4:	46c4      	mov	ip, r8
200009e6:	1a9b      	subs	r3, r3, r2
200009e8:	fbb3 f8fe 	udiv	r8, r3, lr
200009ec:	fb0e 3318 	mls	r3, lr, r8, r3
200009f0:	fb04 f408 	mul.w	r4, r4, r8
200009f4:	ea40 4203 	orr.w	r2, r0, r3, lsl #16
200009f8:	4294      	cmp	r4, r2
200009fa:	d90b      	bls.n	20000a14 <__udivmoddi4+0x154>
200009fc:	18ba      	adds	r2, r7, r2
200009fe:	f108 33ff 	add.w	r3, r8, #4294967295	@ 0xffffffff
20000a02:	bf2c      	ite	cs
20000a04:	2001      	movcs	r0, #1
20000a06:	2000      	movcc	r0, #0
20000a08:	4294      	cmp	r4, r2
20000a0a:	d902      	bls.n	20000a12 <__udivmoddi4+0x152>
20000a0c:	2800      	cmp	r0, #0
20000a0e:	f000 80d1 	beq.w	20000bb4 <__udivmoddi4+0x2f4>
20000a12:	4698      	mov	r8, r3
20000a14:	1b12      	subs	r2, r2, r4
20000a16:	ea48 400c 	orr.w	r0, r8, ip, lsl #16
20000a1a:	e79d      	b.n	20000958 <__udivmoddi4+0x98>
20000a1c:	f1c1 0620 	rsb	r6, r1, #32
20000a20:	408b      	lsls	r3, r1
20000a22:	fa08 f401 	lsl.w	r4, r8, r1
20000a26:	fa00 f901 	lsl.w	r9, r0, r1
20000a2a:	fa22 f706 	lsr.w	r7, r2, r6
20000a2e:	fa28 f806 	lsr.w	r8, r8, r6
20000a32:	408a      	lsls	r2, r1
20000a34:	431f      	orrs	r7, r3
20000a36:	fa20 f306 	lsr.w	r3, r0, r6
20000a3a:	0c38      	lsrs	r0, r7, #16
20000a3c:	4323      	orrs	r3, r4
20000a3e:	fa1f fc87 	uxth.w	ip, r7
20000a42:	0c1c      	lsrs	r4, r3, #16
20000a44:	fbb8 fef0 	udiv	lr, r8, r0
20000a48:	fb00 881e 	mls	r8, r0, lr, r8
20000a4c:	ea44 4408 	orr.w	r4, r4, r8, lsl #16
20000a50:	fb0e f80c 	mul.w	r8, lr, ip
20000a54:	45a0      	cmp	r8, r4
20000a56:	d90e      	bls.n	20000a76 <__udivmoddi4+0x1b6>
20000a58:	193c      	adds	r4, r7, r4
20000a5a:	f10e 3aff 	add.w	sl, lr, #4294967295	@ 0xffffffff
20000a5e:	bf2c      	ite	cs
20000a60:	f04f 0b01 	movcs.w	fp, #1
20000a64:	f04f 0b00 	movcc.w	fp, #0
20000a68:	45a0      	cmp	r8, r4
20000a6a:	d903      	bls.n	20000a74 <__udivmoddi4+0x1b4>
20000a6c:	f1bb 0f00 	cmp.w	fp, #0
20000a70:	f000 80b8 	beq.w	20000be4 <__udivmoddi4+0x324>
20000a74:	46d6      	mov	lr, sl
20000a76:	eba4 0408 	sub.w	r4, r4, r8
20000a7a:	fa1f f883 	uxth.w	r8, r3
20000a7e:	fbb4 f3f0 	udiv	r3, r4, r0
20000a82:	fb00 4413 	mls	r4, r0, r3, r4
20000a86:	fb03 fc0c 	mul.w	ip, r3, ip
20000a8a:	ea48 4404 	orr.w	r4, r8, r4, lsl #16
20000a8e:	45a4      	cmp	ip, r4
20000a90:	d90e      	bls.n	20000ab0 <__udivmoddi4+0x1f0>
20000a92:	193c      	adds	r4, r7, r4
20000a94:	f103 30ff 	add.w	r0, r3, #4294967295	@ 0xffffffff
20000a98:	bf2c      	ite	cs
20000a9a:	f04f 0801 	movcs.w	r8, #1
20000a9e:	f04f 0800 	movcc.w	r8, #0
20000aa2:	45a4      	cmp	ip, r4
20000aa4:	d903      	bls.n	20000aae <__udivmoddi4+0x1ee>
20000aa6:	f1b8 0f00 	cmp.w	r8, #0
20000aaa:	f000 809f 	beq.w	20000bec <__udivmoddi4+0x32c>
20000aae:	4603      	mov	r3, r0
20000ab0:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
20000ab4:	eba4 040c 	sub.w	r4, r4, ip
20000ab8:	fba0 ec02 	umull	lr, ip, r0, r2
20000abc:	4564      	cmp	r4, ip
20000abe:	4673      	mov	r3, lr
20000ac0:	46e0      	mov	r8, ip
20000ac2:	d302      	bcc.n	20000aca <__udivmoddi4+0x20a>
20000ac4:	d107      	bne.n	20000ad6 <__udivmoddi4+0x216>
20000ac6:	45f1      	cmp	r9, lr
20000ac8:	d205      	bcs.n	20000ad6 <__udivmoddi4+0x216>
20000aca:	ebbe 0302 	subs.w	r3, lr, r2
20000ace:	eb6c 0c07 	sbc.w	ip, ip, r7
20000ad2:	3801      	subs	r0, #1
20000ad4:	46e0      	mov	r8, ip
20000ad6:	b15d      	cbz	r5, 20000af0 <__udivmoddi4+0x230>
20000ad8:	ebb9 0203 	subs.w	r2, r9, r3
20000adc:	eb64 0408 	sbc.w	r4, r4, r8
20000ae0:	fa04 f606 	lsl.w	r6, r4, r6
20000ae4:	fa22 f301 	lsr.w	r3, r2, r1
20000ae8:	40cc      	lsrs	r4, r1
20000aea:	431e      	orrs	r6, r3
20000aec:	e9c5 6400 	strd	r6, r4, [r5]
20000af0:	2100      	movs	r1, #0
20000af2:	e736      	b.n	20000962 <__udivmoddi4+0xa2>
20000af4:	fbb1 fcf2 	udiv	ip, r1, r2
20000af8:	0c01      	lsrs	r1, r0, #16
20000afa:	4614      	mov	r4, r2
20000afc:	b280      	uxth	r0, r0
20000afe:	4696      	mov	lr, r2
20000b00:	ea41 4108 	orr.w	r1, r1, r8, lsl #16
20000b04:	2620      	movs	r6, #32
20000b06:	4690      	mov	r8, r2
20000b08:	ea40 4301 	orr.w	r3, r0, r1, lsl #16
20000b0c:	4610      	mov	r0, r2
20000b0e:	fbb1 f1f2 	udiv	r1, r1, r2
20000b12:	eba3 0308 	sub.w	r3, r3, r8
20000b16:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
20000b1a:	e74b      	b.n	200009b4 <__udivmoddi4+0xf4>
20000b1c:	40b7      	lsls	r7, r6
20000b1e:	f1c6 0320 	rsb	r3, r6, #32
20000b22:	fa01 f206 	lsl.w	r2, r1, r6
20000b26:	fa21 f803 	lsr.w	r8, r1, r3
20000b2a:	ea4f 4e17 	mov.w	lr, r7, lsr #16
20000b2e:	fa20 f303 	lsr.w	r3, r0, r3
20000b32:	b2bc      	uxth	r4, r7
20000b34:	40b0      	lsls	r0, r6
20000b36:	4313      	orrs	r3, r2
20000b38:	0c02      	lsrs	r2, r0, #16
20000b3a:	0c19      	lsrs	r1, r3, #16
20000b3c:	b280      	uxth	r0, r0
20000b3e:	fbb8 f9fe 	udiv	r9, r8, lr
20000b42:	fb0e 8819 	mls	r8, lr, r9, r8
20000b46:	ea41 4108 	orr.w	r1, r1, r8, lsl #16
20000b4a:	fb09 f804 	mul.w	r8, r9, r4
20000b4e:	4588      	cmp	r8, r1
20000b50:	d951      	bls.n	20000bf6 <__udivmoddi4+0x336>
20000b52:	1879      	adds	r1, r7, r1
20000b54:	f109 3cff 	add.w	ip, r9, #4294967295	@ 0xffffffff
20000b58:	bf2c      	ite	cs
20000b5a:	f04f 0a01 	movcs.w	sl, #1
20000b5e:	f04f 0a00 	movcc.w	sl, #0
20000b62:	4588      	cmp	r8, r1
20000b64:	d902      	bls.n	20000b6c <__udivmoddi4+0x2ac>
20000b66:	f1ba 0f00 	cmp.w	sl, #0
20000b6a:	d031      	beq.n	20000bd0 <__udivmoddi4+0x310>
20000b6c:	eba1 0108 	sub.w	r1, r1, r8
20000b70:	fbb1 f9fe 	udiv	r9, r1, lr
20000b74:	fb09 f804 	mul.w	r8, r9, r4
20000b78:	fb0e 1119 	mls	r1, lr, r9, r1
20000b7c:	b29b      	uxth	r3, r3
20000b7e:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
20000b82:	4543      	cmp	r3, r8
20000b84:	d235      	bcs.n	20000bf2 <__udivmoddi4+0x332>
20000b86:	18fb      	adds	r3, r7, r3
20000b88:	f109 31ff 	add.w	r1, r9, #4294967295	@ 0xffffffff
20000b8c:	bf2c      	ite	cs
20000b8e:	f04f 0a01 	movcs.w	sl, #1
20000b92:	f04f 0a00 	movcc.w	sl, #0
20000b96:	4543      	cmp	r3, r8
20000b98:	d2bb      	bcs.n	20000b12 <__udivmoddi4+0x252>
20000b9a:	f1ba 0f00 	cmp.w	sl, #0
20000b9e:	d1b8      	bne.n	20000b12 <__udivmoddi4+0x252>
20000ba0:	f1a9 0102 	sub.w	r1, r9, #2
20000ba4:	443b      	add	r3, r7
20000ba6:	e7b4      	b.n	20000b12 <__udivmoddi4+0x252>
20000ba8:	1a84      	subs	r4, r0, r2
20000baa:	eb68 0203 	sbc.w	r2, r8, r3
20000bae:	2001      	movs	r0, #1
20000bb0:	4696      	mov	lr, r2
20000bb2:	e6eb      	b.n	2000098c <__udivmoddi4+0xcc>
20000bb4:	443a      	add	r2, r7
20000bb6:	f1a8 0802 	sub.w	r8, r8, #2
20000bba:	e72b      	b.n	20000a14 <__udivmoddi4+0x154>
20000bbc:	f1ac 0c02 	sub.w	ip, ip, #2
20000bc0:	443b      	add	r3, r7
20000bc2:	e710      	b.n	200009e6 <__udivmoddi4+0x126>
20000bc4:	3902      	subs	r1, #2
20000bc6:	443b      	add	r3, r7
20000bc8:	e6a9      	b.n	2000091e <__udivmoddi4+0x5e>
20000bca:	443a      	add	r2, r7
20000bcc:	3802      	subs	r0, #2
20000bce:	e6be      	b.n	2000094e <__udivmoddi4+0x8e>
20000bd0:	eba7 0808 	sub.w	r8, r7, r8
20000bd4:	f1a9 0c02 	sub.w	ip, r9, #2
20000bd8:	4441      	add	r1, r8
20000bda:	fbb1 f9fe 	udiv	r9, r1, lr
20000bde:	fb09 f804 	mul.w	r8, r9, r4
20000be2:	e7c9      	b.n	20000b78 <__udivmoddi4+0x2b8>
20000be4:	f1ae 0e02 	sub.w	lr, lr, #2
20000be8:	443c      	add	r4, r7
20000bea:	e744      	b.n	20000a76 <__udivmoddi4+0x1b6>
20000bec:	3b02      	subs	r3, #2
20000bee:	443c      	add	r4, r7
20000bf0:	e75e      	b.n	20000ab0 <__udivmoddi4+0x1f0>
20000bf2:	4649      	mov	r1, r9
20000bf4:	e78d      	b.n	20000b12 <__udivmoddi4+0x252>
20000bf6:	eba1 0108 	sub.w	r1, r1, r8
20000bfa:	46cc      	mov	ip, r9
20000bfc:	fbb1 f9fe 	udiv	r9, r1, lr
20000c00:	fb09 f804 	mul.w	r8, r9, r4
20000c04:	e7b8      	b.n	20000b78 <__udivmoddi4+0x2b8>
20000c06:	bf00      	nop

20000c08 <__aeabi_idiv0>:
20000c08:	4770      	bx	lr
20000c0a:	bf00      	nop

20000c0c <Init>:
 * @param  None
 * @retval  LOADER_OK = 1   : Operation succeeded
 * @retval  LOADER_FAIL = 0 : Operation failed
 */
int
Init(void) {
20000c0c:	b580      	push	{r7, lr}
20000c0e:	b084      	sub	sp, #16
20000c10:	af00      	add	r7, sp, #0

    //*(uint32_t*)0xE000EDF0 = 0xA05F0000; //enable interrupts in debug


    SystemInit();
20000c12:	f001 fc01 	bl	20002418 <SystemInit>
     * change VTOR setting for other devices
     * SCB->VTOR = 0x20000000 | 0x200;
     *
     * */

    SCB->VTOR = 0x20000000 | 0x200;
20000c16:	4b29      	ldr	r3, [pc, #164]	@ (20000cbc <Init+0xb0>)
20000c18:	4a29      	ldr	r2, [pc, #164]	@ (20000cc0 <Init+0xb4>)
20000c1a:	609a      	str	r2, [r3, #8]
20000c1c:	2300      	movs	r3, #0
20000c1e:	60fb      	str	r3, [r7, #12]
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
20000c20:	68fb      	ldr	r3, [r7, #12]
20000c22:	f383 8810 	msr	PRIMASK, r3
}
20000c26:	bf00      	nop

    __set_PRIMASK(0); //enable interrupts

    HAL_Init();
20000c28:	f001 fe3a 	bl	200028a0 <HAL_Init>

    SystemClock_Config();
20000c2c:	f001 f89c 	bl	20001d68 <SystemClock_Config>

    MX_GPIO_Init();
20000c30:	f000 fff8 	bl	20001c24 <MX_GPIO_Init>
    MX_USART2_UART_Init();
20000c34:	f001 fd20 	bl	20002678 <MX_USART2_UART_Init>

    __HAL_RCC_OSPI1_FORCE_RESET();  //completely reset peripheral
20000c38:	4b22      	ldr	r3, [pc, #136]	@ (20000cc4 <Init+0xb8>)
20000c3a:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
20000c3c:	4a21      	ldr	r2, [pc, #132]	@ (20000cc4 <Init+0xb8>)
20000c3e:	f043 0310 	orr.w	r3, r3, #16
20000c42:	6693      	str	r3, [r2, #104]	@ 0x68
    __HAL_RCC_OSPI1_RELEASE_RESET();
20000c44:	4b1f      	ldr	r3, [pc, #124]	@ (20000cc4 <Init+0xb8>)
20000c46:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
20000c48:	4a1e      	ldr	r2, [pc, #120]	@ (20000cc4 <Init+0xb8>)
20000c4a:	f023 0310 	bic.w	r3, r3, #16
20000c4e:	6693      	str	r3, [r2, #104]	@ 0x68

    USART_Print("L50 \n\r");
20000c50:	481d      	ldr	r0, [pc, #116]	@ (20000cc8 <Init+0xbc>)
20000c52:	f001 fde5 	bl	20002820 <USART_Print>
    if (W25Q128_OCTO_SPI_Init(&hospi1) != HAL_OK) {
20000c56:	481d      	ldr	r0, [pc, #116]	@ (20000ccc <Init+0xc0>)
20000c58:	f000 fa46 	bl	200010e8 <W25Q128_OCTO_SPI_Init>
20000c5c:	4603      	mov	r3, r0
20000c5e:	2b00      	cmp	r3, #0
20000c60:	d00a      	beq.n	20000c78 <Init+0x6c>
    	 USART_Print("FIni\n\r");
20000c62:	481b      	ldr	r0, [pc, #108]	@ (20000cd0 <Init+0xc4>)
20000c64:	f001 fddc 	bl	20002820 <USART_Print>
20000c68:	2301      	movs	r3, #1
20000c6a:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
20000c6c:	68bb      	ldr	r3, [r7, #8]
20000c6e:	f383 8810 	msr	PRIMASK, r3
}
20000c72:	bf00      	nop
        __set_PRIMASK(1); //disable interrupts

        return LOADER_FAIL;
20000c74:	2300      	movs	r3, #0
20000c76:	e01d      	b.n	20000cb4 <Init+0xa8>
    }
    USART_Print("L55 \n\r");
20000c78:	4816      	ldr	r0, [pc, #88]	@ (20000cd4 <Init+0xc8>)
20000c7a:	f001 fdd1 	bl	20002820 <USART_Print>
    if (W25Q128_OSPI_EnableMemoryMappedMode(&hospi1)  != HAL_OK) {
20000c7e:	4813      	ldr	r0, [pc, #76]	@ (20000ccc <Init+0xc0>)
20000c80:	f000 fe0d 	bl	2000189e <W25Q128_OSPI_EnableMemoryMappedMode>
20000c84:	4603      	mov	r3, r0
20000c86:	2b00      	cmp	r3, #0
20000c88:	d00a      	beq.n	20000ca0 <Init+0x94>
20000c8a:	2301      	movs	r3, #1
20000c8c:	607b      	str	r3, [r7, #4]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
20000c8e:	687b      	ldr	r3, [r7, #4]
20000c90:	f383 8810 	msr	PRIMASK, r3
}
20000c94:	bf00      	nop
        __set_PRIMASK(1); //disable interrupts
        USART_Print("Map Failed\n\r");
20000c96:	4810      	ldr	r0, [pc, #64]	@ (20000cd8 <Init+0xcc>)
20000c98:	f001 fdc2 	bl	20002820 <USART_Print>
        return LOADER_FAIL;
20000c9c:	2300      	movs	r3, #0
20000c9e:	e009      	b.n	20000cb4 <Init+0xa8>
    }

    /*uint32_t a = *(uint32_t*) 0x90000000;
       a++;*/

    USART_Print("Init OK\n\r");
20000ca0:	480e      	ldr	r0, [pc, #56]	@ (20000cdc <Init+0xd0>)
20000ca2:	f001 fdbd 	bl	20002820 <USART_Print>
20000ca6:	2301      	movs	r3, #1
20000ca8:	603b      	str	r3, [r7, #0]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
20000caa:	683b      	ldr	r3, [r7, #0]
20000cac:	f383 8810 	msr	PRIMASK, r3
}
20000cb0:	bf00      	nop
    __set_PRIMASK(1); //disable interrupts
    return LOADER_OK;
20000cb2:	2301      	movs	r3, #1
}
20000cb4:	4618      	mov	r0, r3
20000cb6:	3710      	adds	r7, #16
20000cb8:	46bd      	mov	sp, r7
20000cba:	bd80      	pop	{r7, pc}
20000cbc:	e000ed00 	.word	0xe000ed00
20000cc0:	20000200 	.word	0x20000200
20000cc4:	46020c00 	.word	0x46020c00
20000cc8:	200184bc 	.word	0x200184bc
20000ccc:	20000564 	.word	0x20000564
20000cd0:	200184c4 	.word	0x200184c4
20000cd4:	200184cc 	.word	0x200184cc
20000cd8:	200184d4 	.word	0x200184d4
20000cdc:	200184e4 	.word	0x200184e4

20000ce0 <Write>:
 * @param   buffer : pointer to data buffer
 * @retval  LOADER_OK = 1       : Operation succeeded
 * @retval  LOADER_FAIL = 0 : Operation failed
 */
int
Write(uint32_t Address, uint32_t Size, uint8_t* buffer) {
20000ce0:	b580      	push	{r7, lr}
20000ce2:	b088      	sub	sp, #32
20000ce4:	af00      	add	r7, sp, #0
20000ce6:	60f8      	str	r0, [r7, #12]
20000ce8:	60b9      	str	r1, [r7, #8]
20000cea:	607a      	str	r2, [r7, #4]
20000cec:	2300      	movs	r3, #0
20000cee:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
20000cf0:	69fb      	ldr	r3, [r7, #28]
20000cf2:	f383 8810 	msr	PRIMASK, r3
}
20000cf6:	bf00      	nop

    __set_PRIMASK(0); //enable interrupts

    if (HAL_OSPI_Abort(&hospi1) != HAL_OK) {
20000cf8:	4815      	ldr	r0, [pc, #84]	@ (20000d50 <Write+0x70>)
20000cfa:	f00a f920 	bl	2000af3e <HAL_OSPI_Abort>
20000cfe:	4603      	mov	r3, r0
20000d00:	2b00      	cmp	r3, #0
20000d02:	d007      	beq.n	20000d14 <Write+0x34>
20000d04:	2301      	movs	r3, #1
20000d06:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
20000d08:	69bb      	ldr	r3, [r7, #24]
20000d0a:	f383 8810 	msr	PRIMASK, r3
}
20000d0e:	bf00      	nop
        __set_PRIMASK(1); //disable interrupts
        return LOADER_FAIL;
20000d10:	2300      	movs	r3, #0
20000d12:	e019      	b.n	20000d48 <Write+0x68>
    }


    if (W25Q128_OSPI_Write(&hospi1,(uint8_t*) buffer, (Address & (0x0fffffff)), Size) != HAL_OK) {
20000d14:	68fb      	ldr	r3, [r7, #12]
20000d16:	f023 4270 	bic.w	r2, r3, #4026531840	@ 0xf0000000
20000d1a:	68bb      	ldr	r3, [r7, #8]
20000d1c:	6879      	ldr	r1, [r7, #4]
20000d1e:	480c      	ldr	r0, [pc, #48]	@ (20000d50 <Write+0x70>)
20000d20:	f000 fcbd 	bl	2000169e <W25Q128_OSPI_Write>
20000d24:	4603      	mov	r3, r0
20000d26:	2b00      	cmp	r3, #0
20000d28:	d007      	beq.n	20000d3a <Write+0x5a>
20000d2a:	2301      	movs	r3, #1
20000d2c:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
20000d2e:	697b      	ldr	r3, [r7, #20]
20000d30:	f383 8810 	msr	PRIMASK, r3
}
20000d34:	bf00      	nop
        __set_PRIMASK(1); //disable interrupts
        return LOADER_FAIL;
20000d36:	2300      	movs	r3, #0
20000d38:	e006      	b.n	20000d48 <Write+0x68>
20000d3a:	2301      	movs	r3, #1
20000d3c:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
20000d3e:	693b      	ldr	r3, [r7, #16]
20000d40:	f383 8810 	msr	PRIMASK, r3
}
20000d44:	bf00      	nop
    }

    __set_PRIMASK(1); //disable interrupts
    return LOADER_OK;
20000d46:	2301      	movs	r3, #1
}
20000d48:	4618      	mov	r0, r3
20000d4a:	3720      	adds	r7, #32
20000d4c:	46bd      	mov	sp, r7
20000d4e:	bd80      	pop	{r7, pc}
20000d50:	20000564 	.word	0x20000564

20000d54 <SectorErase>:
 * @param   EraseEndAddress   :  erase end address
 * @retval  LOADER_OK = 1       : Operation succeeded
 * @retval  LOADER_FAIL = 0 : Operation failed
 */
int
SectorErase(uint32_t EraseStartAddress, uint32_t EraseEndAddress) {
20000d54:	b580      	push	{r7, lr}
20000d56:	b086      	sub	sp, #24
20000d58:	af00      	add	r7, sp, #0
20000d5a:	6078      	str	r0, [r7, #4]
20000d5c:	6039      	str	r1, [r7, #0]
20000d5e:	2300      	movs	r3, #0
20000d60:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
20000d62:	697b      	ldr	r3, [r7, #20]
20000d64:	f383 8810 	msr	PRIMASK, r3
}
20000d68:	bf00      	nop

    __set_PRIMASK(0); //enable interrupts

    if (HAL_OSPI_Abort(&hospi1) != HAL_OK) {
20000d6a:	4814      	ldr	r0, [pc, #80]	@ (20000dbc <SectorErase+0x68>)
20000d6c:	f00a f8e7 	bl	2000af3e <HAL_OSPI_Abort>
20000d70:	4603      	mov	r3, r0
20000d72:	2b00      	cmp	r3, #0
20000d74:	d007      	beq.n	20000d86 <SectorErase+0x32>
20000d76:	2301      	movs	r3, #1
20000d78:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
20000d7a:	693b      	ldr	r3, [r7, #16]
20000d7c:	f383 8810 	msr	PRIMASK, r3
}
20000d80:	bf00      	nop
        __set_PRIMASK(1); //disable interrupts
        return LOADER_FAIL;
20000d82:	2300      	movs	r3, #0
20000d84:	e016      	b.n	20000db4 <SectorErase+0x60>
    }


    if (W25Q128_OSPI_EraseSector(&hospi1, EraseStartAddress, EraseEndAddress) != HAL_OK) {
20000d86:	683a      	ldr	r2, [r7, #0]
20000d88:	6879      	ldr	r1, [r7, #4]
20000d8a:	480c      	ldr	r0, [pc, #48]	@ (20000dbc <SectorErase+0x68>)
20000d8c:	f000 fc1d 	bl	200015ca <W25Q128_OSPI_EraseSector>
20000d90:	4603      	mov	r3, r0
20000d92:	2b00      	cmp	r3, #0
20000d94:	d007      	beq.n	20000da6 <SectorErase+0x52>
20000d96:	2301      	movs	r3, #1
20000d98:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
20000d9a:	68fb      	ldr	r3, [r7, #12]
20000d9c:	f383 8810 	msr	PRIMASK, r3
}
20000da0:	bf00      	nop
        __set_PRIMASK(1); //disable interrupts
        return LOADER_FAIL;
20000da2:	2300      	movs	r3, #0
20000da4:	e006      	b.n	20000db4 <SectorErase+0x60>
20000da6:	2301      	movs	r3, #1
20000da8:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
20000daa:	68bb      	ldr	r3, [r7, #8]
20000dac:	f383 8810 	msr	PRIMASK, r3
}
20000db0:	bf00      	nop
    }

    __set_PRIMASK(1); //disable interrupts
    return LOADER_OK;
20000db2:	2301      	movs	r3, #1
}
20000db4:	4618      	mov	r0, r3
20000db6:	3718      	adds	r7, #24
20000db8:	46bd      	mov	sp, r7
20000dba:	bd80      	pop	{r7, pc}
20000dbc:	20000564 	.word	0x20000564

20000dc0 <MassErase>:
 * outputs   :
 *     none
 * Note: Optional for all types of device
 */
int
MassErase(void) {
20000dc0:	b580      	push	{r7, lr}
20000dc2:	b084      	sub	sp, #16
20000dc4:	af00      	add	r7, sp, #0
20000dc6:	2300      	movs	r3, #0
20000dc8:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
20000dca:	68fb      	ldr	r3, [r7, #12]
20000dcc:	f383 8810 	msr	PRIMASK, r3
}
20000dd0:	bf00      	nop

    __set_PRIMASK(0); //enable interrupts

    if (HAL_OSPI_Abort(&hospi1) != HAL_OK) {
20000dd2:	4813      	ldr	r0, [pc, #76]	@ (20000e20 <MassErase+0x60>)
20000dd4:	f00a f8b3 	bl	2000af3e <HAL_OSPI_Abort>
20000dd8:	4603      	mov	r3, r0
20000dda:	2b00      	cmp	r3, #0
20000ddc:	d007      	beq.n	20000dee <MassErase+0x2e>
20000dde:	2301      	movs	r3, #1
20000de0:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
20000de2:	68bb      	ldr	r3, [r7, #8]
20000de4:	f383 8810 	msr	PRIMASK, r3
}
20000de8:	bf00      	nop
        __set_PRIMASK(1); //disable interrupts
        return LOADER_FAIL;
20000dea:	2300      	movs	r3, #0
20000dec:	e014      	b.n	20000e18 <MassErase+0x58>
    }


    if (W25Q128_OSPI_Erase_Chip(&hospi1) != HAL_OK) {
20000dee:	480c      	ldr	r0, [pc, #48]	@ (20000e20 <MassErase+0x60>)
20000df0:	f000 fb8c 	bl	2000150c <W25Q128_OSPI_Erase_Chip>
20000df4:	4603      	mov	r3, r0
20000df6:	2b00      	cmp	r3, #0
20000df8:	d007      	beq.n	20000e0a <MassErase+0x4a>
20000dfa:	2301      	movs	r3, #1
20000dfc:	607b      	str	r3, [r7, #4]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
20000dfe:	687b      	ldr	r3, [r7, #4]
20000e00:	f383 8810 	msr	PRIMASK, r3
}
20000e04:	bf00      	nop
        __set_PRIMASK(1); //disable interrupts
        return LOADER_FAIL;
20000e06:	2300      	movs	r3, #0
20000e08:	e006      	b.n	20000e18 <MassErase+0x58>
20000e0a:	2301      	movs	r3, #1
20000e0c:	603b      	str	r3, [r7, #0]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
20000e0e:	683b      	ldr	r3, [r7, #0]
20000e10:	f383 8810 	msr	PRIMASK, r3
}
20000e14:	bf00      	nop
    }

    __set_PRIMASK(1); //disable interrupts
    return LOADER_OK;
20000e16:	2301      	movs	r3, #1
}
20000e18:	4618      	mov	r0, r3
20000e1a:	3710      	adds	r7, #16
20000e1c:	46bd      	mov	sp, r7
20000e1e:	bd80      	pop	{r7, pc}
20000e20:	20000564 	.word	0x20000564

20000e24 <CheckSum>:
 * outputs   :
 *     R0             : Checksum value
 * Note: Optional for all types of device
 */
uint32_t
CheckSum(uint32_t StartAddress, uint32_t Size, uint32_t InitVal) {
20000e24:	b480      	push	{r7}
20000e26:	b089      	sub	sp, #36	@ 0x24
20000e28:	af00      	add	r7, sp, #0
20000e2a:	60f8      	str	r0, [r7, #12]
20000e2c:	60b9      	str	r1, [r7, #8]
20000e2e:	607a      	str	r2, [r7, #4]
    uint8_t missalignementAddress = StartAddress % 4;
20000e30:	68fb      	ldr	r3, [r7, #12]
20000e32:	b2db      	uxtb	r3, r3
20000e34:	f003 0303 	and.w	r3, r3, #3
20000e38:	77fb      	strb	r3, [r7, #31]
    uint8_t missalignementSize = Size;
20000e3a:	68bb      	ldr	r3, [r7, #8]
20000e3c:	77bb      	strb	r3, [r7, #30]
    int cnt;
    uint32_t Val;

    StartAddress -= StartAddress % 4;
20000e3e:	68fb      	ldr	r3, [r7, #12]
20000e40:	f023 0303 	bic.w	r3, r3, #3
20000e44:	60fb      	str	r3, [r7, #12]
    Size += (Size % 4 == 0) ? 0 : 4 - (Size % 4);
20000e46:	68bb      	ldr	r3, [r7, #8]
20000e48:	f003 0303 	and.w	r3, r3, #3
20000e4c:	2b00      	cmp	r3, #0
20000e4e:	d005      	beq.n	20000e5c <CheckSum+0x38>
20000e50:	68bb      	ldr	r3, [r7, #8]
20000e52:	f003 0303 	and.w	r3, r3, #3
20000e56:	f1c3 0304 	rsb	r3, r3, #4
20000e5a:	e000      	b.n	20000e5e <CheckSum+0x3a>
20000e5c:	2300      	movs	r3, #0
20000e5e:	68ba      	ldr	r2, [r7, #8]
20000e60:	4413      	add	r3, r2
20000e62:	60bb      	str	r3, [r7, #8]

    for (cnt = 0; cnt < Size; cnt += 4) {
20000e64:	2300      	movs	r3, #0
20000e66:	61bb      	str	r3, [r7, #24]
20000e68:	e0b3      	b.n	20000fd2 <CheckSum+0x1ae>
        Val = *(uint32_t*) StartAddress;
20000e6a:	68fb      	ldr	r3, [r7, #12]
20000e6c:	681b      	ldr	r3, [r3, #0]
20000e6e:	617b      	str	r3, [r7, #20]
        if (missalignementAddress) {
20000e70:	7ffb      	ldrb	r3, [r7, #31]
20000e72:	2b00      	cmp	r3, #0
20000e74:	d040      	beq.n	20000ef8 <CheckSum+0xd4>
            switch (missalignementAddress) {
20000e76:	7ffb      	ldrb	r3, [r7, #31]
20000e78:	2b03      	cmp	r3, #3
20000e7a:	d032      	beq.n	20000ee2 <CheckSum+0xbe>
20000e7c:	2b03      	cmp	r3, #3
20000e7e:	f300 80a2 	bgt.w	20000fc6 <CheckSum+0x1a2>
20000e82:	2b01      	cmp	r3, #1
20000e84:	d002      	beq.n	20000e8c <CheckSum+0x68>
20000e86:	2b02      	cmp	r3, #2
20000e88:	d019      	beq.n	20000ebe <CheckSum+0x9a>
20000e8a:	e09c      	b.n	20000fc6 <CheckSum+0x1a2>
                case 1:
                    InitVal += (uint8_t) (Val >> 8 & 0xff);
20000e8c:	697b      	ldr	r3, [r7, #20]
20000e8e:	0a1b      	lsrs	r3, r3, #8
20000e90:	b2db      	uxtb	r3, r3
20000e92:	461a      	mov	r2, r3
20000e94:	687b      	ldr	r3, [r7, #4]
20000e96:	4413      	add	r3, r2
20000e98:	607b      	str	r3, [r7, #4]
                    InitVal += (uint8_t) (Val >> 16 & 0xff);
20000e9a:	697b      	ldr	r3, [r7, #20]
20000e9c:	0c1b      	lsrs	r3, r3, #16
20000e9e:	b2db      	uxtb	r3, r3
20000ea0:	461a      	mov	r2, r3
20000ea2:	687b      	ldr	r3, [r7, #4]
20000ea4:	4413      	add	r3, r2
20000ea6:	607b      	str	r3, [r7, #4]
                    InitVal += (uint8_t) (Val >> 24 & 0xff);
20000ea8:	697b      	ldr	r3, [r7, #20]
20000eaa:	0e1b      	lsrs	r3, r3, #24
20000eac:	b2db      	uxtb	r3, r3
20000eae:	461a      	mov	r2, r3
20000eb0:	687b      	ldr	r3, [r7, #4]
20000eb2:	4413      	add	r3, r2
20000eb4:	607b      	str	r3, [r7, #4]
                    missalignementAddress -= 1;
20000eb6:	7ffb      	ldrb	r3, [r7, #31]
20000eb8:	3b01      	subs	r3, #1
20000eba:	77fb      	strb	r3, [r7, #31]
                    break;
20000ebc:	e083      	b.n	20000fc6 <CheckSum+0x1a2>
                case 2:
                    InitVal += (uint8_t) (Val >> 16 & 0xff);
20000ebe:	697b      	ldr	r3, [r7, #20]
20000ec0:	0c1b      	lsrs	r3, r3, #16
20000ec2:	b2db      	uxtb	r3, r3
20000ec4:	461a      	mov	r2, r3
20000ec6:	687b      	ldr	r3, [r7, #4]
20000ec8:	4413      	add	r3, r2
20000eca:	607b      	str	r3, [r7, #4]
                    InitVal += (uint8_t) (Val >> 24 & 0xff);
20000ecc:	697b      	ldr	r3, [r7, #20]
20000ece:	0e1b      	lsrs	r3, r3, #24
20000ed0:	b2db      	uxtb	r3, r3
20000ed2:	461a      	mov	r2, r3
20000ed4:	687b      	ldr	r3, [r7, #4]
20000ed6:	4413      	add	r3, r2
20000ed8:	607b      	str	r3, [r7, #4]
                    missalignementAddress -= 2;
20000eda:	7ffb      	ldrb	r3, [r7, #31]
20000edc:	3b02      	subs	r3, #2
20000ede:	77fb      	strb	r3, [r7, #31]
                    break;
20000ee0:	e071      	b.n	20000fc6 <CheckSum+0x1a2>
                case 3:
                    InitVal += (uint8_t) (Val >> 24 & 0xff);
20000ee2:	697b      	ldr	r3, [r7, #20]
20000ee4:	0e1b      	lsrs	r3, r3, #24
20000ee6:	b2db      	uxtb	r3, r3
20000ee8:	461a      	mov	r2, r3
20000eea:	687b      	ldr	r3, [r7, #4]
20000eec:	4413      	add	r3, r2
20000eee:	607b      	str	r3, [r7, #4]
                    missalignementAddress -= 3;
20000ef0:	7ffb      	ldrb	r3, [r7, #31]
20000ef2:	3b03      	subs	r3, #3
20000ef4:	77fb      	strb	r3, [r7, #31]
                    break;
20000ef6:	e066      	b.n	20000fc6 <CheckSum+0x1a2>
            }
        } else if ((Size - missalignementSize) % 4 && (Size - cnt) <= 4) {
20000ef8:	7fbb      	ldrb	r3, [r7, #30]
20000efa:	68ba      	ldr	r2, [r7, #8]
20000efc:	1ad3      	subs	r3, r2, r3
20000efe:	f003 0303 	and.w	r3, r3, #3
20000f02:	2b00      	cmp	r3, #0
20000f04:	d044      	beq.n	20000f90 <CheckSum+0x16c>
20000f06:	69bb      	ldr	r3, [r7, #24]
20000f08:	68ba      	ldr	r2, [r7, #8]
20000f0a:	1ad3      	subs	r3, r2, r3
20000f0c:	2b04      	cmp	r3, #4
20000f0e:	d83f      	bhi.n	20000f90 <CheckSum+0x16c>
            switch (Size - missalignementSize) {
20000f10:	7fbb      	ldrb	r3, [r7, #30]
20000f12:	68ba      	ldr	r2, [r7, #8]
20000f14:	1ad3      	subs	r3, r2, r3
20000f16:	2b03      	cmp	r3, #3
20000f18:	d02f      	beq.n	20000f7a <CheckSum+0x156>
20000f1a:	2b03      	cmp	r3, #3
20000f1c:	d853      	bhi.n	20000fc6 <CheckSum+0x1a2>
20000f1e:	2b01      	cmp	r3, #1
20000f20:	d002      	beq.n	20000f28 <CheckSum+0x104>
20000f22:	2b02      	cmp	r3, #2
20000f24:	d018      	beq.n	20000f58 <CheckSum+0x134>
20000f26:	e04e      	b.n	20000fc6 <CheckSum+0x1a2>
                case 1:
                    InitVal += (uint8_t) Val;
20000f28:	697b      	ldr	r3, [r7, #20]
20000f2a:	b2db      	uxtb	r3, r3
20000f2c:	461a      	mov	r2, r3
20000f2e:	687b      	ldr	r3, [r7, #4]
20000f30:	4413      	add	r3, r2
20000f32:	607b      	str	r3, [r7, #4]
                    InitVal += (uint8_t) (Val >> 8 & 0xff);
20000f34:	697b      	ldr	r3, [r7, #20]
20000f36:	0a1b      	lsrs	r3, r3, #8
20000f38:	b2db      	uxtb	r3, r3
20000f3a:	461a      	mov	r2, r3
20000f3c:	687b      	ldr	r3, [r7, #4]
20000f3e:	4413      	add	r3, r2
20000f40:	607b      	str	r3, [r7, #4]
                    InitVal += (uint8_t) (Val >> 16 & 0xff);
20000f42:	697b      	ldr	r3, [r7, #20]
20000f44:	0c1b      	lsrs	r3, r3, #16
20000f46:	b2db      	uxtb	r3, r3
20000f48:	461a      	mov	r2, r3
20000f4a:	687b      	ldr	r3, [r7, #4]
20000f4c:	4413      	add	r3, r2
20000f4e:	607b      	str	r3, [r7, #4]
                    missalignementSize -= 1;
20000f50:	7fbb      	ldrb	r3, [r7, #30]
20000f52:	3b01      	subs	r3, #1
20000f54:	77bb      	strb	r3, [r7, #30]
                    break;
20000f56:	e01a      	b.n	20000f8e <CheckSum+0x16a>
                case 2:
                    InitVal += (uint8_t) Val;
20000f58:	697b      	ldr	r3, [r7, #20]
20000f5a:	b2db      	uxtb	r3, r3
20000f5c:	461a      	mov	r2, r3
20000f5e:	687b      	ldr	r3, [r7, #4]
20000f60:	4413      	add	r3, r2
20000f62:	607b      	str	r3, [r7, #4]
                    InitVal += (uint8_t) (Val >> 8 & 0xff);
20000f64:	697b      	ldr	r3, [r7, #20]
20000f66:	0a1b      	lsrs	r3, r3, #8
20000f68:	b2db      	uxtb	r3, r3
20000f6a:	461a      	mov	r2, r3
20000f6c:	687b      	ldr	r3, [r7, #4]
20000f6e:	4413      	add	r3, r2
20000f70:	607b      	str	r3, [r7, #4]
                    missalignementSize -= 2;
20000f72:	7fbb      	ldrb	r3, [r7, #30]
20000f74:	3b02      	subs	r3, #2
20000f76:	77bb      	strb	r3, [r7, #30]
                    break;
20000f78:	e009      	b.n	20000f8e <CheckSum+0x16a>
                case 3:
                    InitVal += (uint8_t) Val;
20000f7a:	697b      	ldr	r3, [r7, #20]
20000f7c:	b2db      	uxtb	r3, r3
20000f7e:	461a      	mov	r2, r3
20000f80:	687b      	ldr	r3, [r7, #4]
20000f82:	4413      	add	r3, r2
20000f84:	607b      	str	r3, [r7, #4]
                    missalignementSize -= 3;
20000f86:	7fbb      	ldrb	r3, [r7, #30]
20000f88:	3b03      	subs	r3, #3
20000f8a:	77bb      	strb	r3, [r7, #30]
                    break;
20000f8c:	bf00      	nop
            switch (Size - missalignementSize) {
20000f8e:	e01a      	b.n	20000fc6 <CheckSum+0x1a2>
            }
        } else {
            InitVal += (uint8_t) Val;
20000f90:	697b      	ldr	r3, [r7, #20]
20000f92:	b2db      	uxtb	r3, r3
20000f94:	461a      	mov	r2, r3
20000f96:	687b      	ldr	r3, [r7, #4]
20000f98:	4413      	add	r3, r2
20000f9a:	607b      	str	r3, [r7, #4]
            InitVal += (uint8_t) (Val >> 8 & 0xff);
20000f9c:	697b      	ldr	r3, [r7, #20]
20000f9e:	0a1b      	lsrs	r3, r3, #8
20000fa0:	b2db      	uxtb	r3, r3
20000fa2:	461a      	mov	r2, r3
20000fa4:	687b      	ldr	r3, [r7, #4]
20000fa6:	4413      	add	r3, r2
20000fa8:	607b      	str	r3, [r7, #4]
            InitVal += (uint8_t) (Val >> 16 & 0xff);
20000faa:	697b      	ldr	r3, [r7, #20]
20000fac:	0c1b      	lsrs	r3, r3, #16
20000fae:	b2db      	uxtb	r3, r3
20000fb0:	461a      	mov	r2, r3
20000fb2:	687b      	ldr	r3, [r7, #4]
20000fb4:	4413      	add	r3, r2
20000fb6:	607b      	str	r3, [r7, #4]
            InitVal += (uint8_t) (Val >> 24 & 0xff);
20000fb8:	697b      	ldr	r3, [r7, #20]
20000fba:	0e1b      	lsrs	r3, r3, #24
20000fbc:	b2db      	uxtb	r3, r3
20000fbe:	461a      	mov	r2, r3
20000fc0:	687b      	ldr	r3, [r7, #4]
20000fc2:	4413      	add	r3, r2
20000fc4:	607b      	str	r3, [r7, #4]
        }
        StartAddress += 4;
20000fc6:	68fb      	ldr	r3, [r7, #12]
20000fc8:	3304      	adds	r3, #4
20000fca:	60fb      	str	r3, [r7, #12]
    for (cnt = 0; cnt < Size; cnt += 4) {
20000fcc:	69bb      	ldr	r3, [r7, #24]
20000fce:	3304      	adds	r3, #4
20000fd0:	61bb      	str	r3, [r7, #24]
20000fd2:	69bb      	ldr	r3, [r7, #24]
20000fd4:	68ba      	ldr	r2, [r7, #8]
20000fd6:	429a      	cmp	r2, r3
20000fd8:	f63f af47 	bhi.w	20000e6a <CheckSum+0x46>
    }

    return (InitVal);
20000fdc:	687b      	ldr	r3, [r7, #4]
}
20000fde:	4618      	mov	r0, r3
20000fe0:	3724      	adds	r7, #36	@ 0x24
20000fe2:	46bd      	mov	sp, r7
20000fe4:	f85d 7b04 	ldr.w	r7, [sp], #4
20000fe8:	4770      	bx	lr
	...

20000fec <Verify>:
 *     R0             : Operation failed (address of failure)
 *     R1             : Checksum value
 * Note: Optional for all types of device
 */
uint64_t
Verify(uint32_t MemoryAddr, uint32_t RAMBufferAddr, uint32_t Size, uint32_t missalignement) {
20000fec:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
20000ff0:	b08c      	sub	sp, #48	@ 0x30
20000ff2:	af00      	add	r7, sp, #0
20000ff4:	60f8      	str	r0, [r7, #12]
20000ff6:	60b9      	str	r1, [r7, #8]
20000ff8:	607a      	str	r2, [r7, #4]
20000ffa:	603b      	str	r3, [r7, #0]
20000ffc:	2300      	movs	r3, #0
20000ffe:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
20001000:	69fb      	ldr	r3, [r7, #28]
20001002:	f383 8810 	msr	PRIMASK, r3
}
20001006:	bf00      	nop

    __set_PRIMASK(0); //enable interrupts
    uint32_t VerifiedData = 0, InitVal = 0;
20001008:	2300      	movs	r3, #0
2000100a:	62fb      	str	r3, [r7, #44]	@ 0x2c
2000100c:	2300      	movs	r3, #0
2000100e:	62bb      	str	r3, [r7, #40]	@ 0x28
    uint64_t checksum;
    Size *= 4;
20001010:	687b      	ldr	r3, [r7, #4]
20001012:	009b      	lsls	r3, r3, #2
20001014:	607b      	str	r3, [r7, #4]

    if (W25Q128_OSPI_EnableMemoryMappedMode(&hospi1) != HAL_OK) {
20001016:	4833      	ldr	r0, [pc, #204]	@ (200010e4 <Verify+0xf8>)
20001018:	f000 fc41 	bl	2000189e <W25Q128_OSPI_EnableMemoryMappedMode>
2000101c:	4603      	mov	r3, r0
2000101e:	2b00      	cmp	r3, #0
20001020:	d00a      	beq.n	20001038 <Verify+0x4c>
20001022:	2301      	movs	r3, #1
20001024:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
20001026:	69bb      	ldr	r3, [r7, #24]
20001028:	f383 8810 	msr	PRIMASK, r3
}
2000102c:	bf00      	nop
        __set_PRIMASK(1); //disable interrupts
        return LOADER_FAIL;
2000102e:	f04f 0400 	mov.w	r4, #0
20001032:	f04f 0500 	mov.w	r5, #0
20001036:	e04d      	b.n	200010d4 <Verify+0xe8>
    }

    checksum = CheckSum((uint32_t) MemoryAddr + (missalignement & 0xf),
20001038:	683b      	ldr	r3, [r7, #0]
2000103a:	f003 020f 	and.w	r2, r3, #15
2000103e:	68fb      	ldr	r3, [r7, #12]
20001040:	18d0      	adds	r0, r2, r3
                        Size - ((missalignement >> 16) & 0xF), InitVal);
20001042:	683b      	ldr	r3, [r7, #0]
20001044:	0c1b      	lsrs	r3, r3, #16
20001046:	f003 030f 	and.w	r3, r3, #15
    checksum = CheckSum((uint32_t) MemoryAddr + (missalignement & 0xf),
2000104a:	687a      	ldr	r2, [r7, #4]
2000104c:	1ad3      	subs	r3, r2, r3
2000104e:	6aba      	ldr	r2, [r7, #40]	@ 0x28
20001050:	4619      	mov	r1, r3
20001052:	f7ff fee7 	bl	20000e24 <CheckSum>
20001056:	4603      	mov	r3, r0
20001058:	2200      	movs	r2, #0
2000105a:	469a      	mov	sl, r3
2000105c:	4693      	mov	fp, r2
2000105e:	e9c7 ab08 	strd	sl, fp, [r7, #32]
    while (Size > VerifiedData) {
20001062:	e025      	b.n	200010b0 <Verify+0xc4>
        if (*(uint8_t*) MemoryAddr++
20001064:	68fb      	ldr	r3, [r7, #12]
20001066:	1c5a      	adds	r2, r3, #1
20001068:	60fa      	str	r2, [r7, #12]
2000106a:	781a      	ldrb	r2, [r3, #0]
            != *((uint8_t*) RAMBufferAddr + VerifiedData)) {
2000106c:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
2000106e:	68bb      	ldr	r3, [r7, #8]
20001070:	440b      	add	r3, r1
20001072:	781b      	ldrb	r3, [r3, #0]
        if (*(uint8_t*) MemoryAddr++
20001074:	429a      	cmp	r2, r3
20001076:	d018      	beq.n	200010aa <Verify+0xbe>
20001078:	2301      	movs	r3, #1
2000107a:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
2000107c:	697b      	ldr	r3, [r7, #20]
2000107e:	f383 8810 	msr	PRIMASK, r3
}
20001082:	bf00      	nop
            __set_PRIMASK(1); //disable interrupts
            return ((checksum << 32) + (MemoryAddr + VerifiedData));
20001084:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
20001088:	f04f 0200 	mov.w	r2, #0
2000108c:	f04f 0300 	mov.w	r3, #0
20001090:	0003      	movs	r3, r0
20001092:	2200      	movs	r2, #0
20001094:	68f8      	ldr	r0, [r7, #12]
20001096:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
20001098:	4401      	add	r1, r0
2000109a:	2000      	movs	r0, #0
2000109c:	4688      	mov	r8, r1
2000109e:	4681      	mov	r9, r0
200010a0:	eb12 0408 	adds.w	r4, r2, r8
200010a4:	eb43 0509 	adc.w	r5, r3, r9
200010a8:	e014      	b.n	200010d4 <Verify+0xe8>
        }
        VerifiedData++;
200010aa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
200010ac:	3301      	adds	r3, #1
200010ae:	62fb      	str	r3, [r7, #44]	@ 0x2c
    while (Size > VerifiedData) {
200010b0:	687a      	ldr	r2, [r7, #4]
200010b2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
200010b4:	429a      	cmp	r2, r3
200010b6:	d8d5      	bhi.n	20001064 <Verify+0x78>
200010b8:	2301      	movs	r3, #1
200010ba:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
200010bc:	693b      	ldr	r3, [r7, #16]
200010be:	f383 8810 	msr	PRIMASK, r3
}
200010c2:	bf00      	nop
    }

    __set_PRIMASK(1); //disable interrupts
    return (checksum << 32);
200010c4:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
200010c8:	f04f 0400 	mov.w	r4, #0
200010cc:	f04f 0500 	mov.w	r5, #0
200010d0:	0015      	movs	r5, r2
200010d2:	2400      	movs	r4, #0
}
200010d4:	4622      	mov	r2, r4
200010d6:	462b      	mov	r3, r5
200010d8:	4610      	mov	r0, r2
200010da:	4619      	mov	r1, r3
200010dc:	3730      	adds	r7, #48	@ 0x30
200010de:	46bd      	mov	sp, r7
200010e0:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
200010e4:	20000564 	.word	0x20000564

200010e8 <W25Q128_OCTO_SPI_Init>:
#include "octospi.h"
#include "usart.h"

/* OCTO SPI Initial Function */
HAL_StatusTypeDef W25Q128_OCTO_SPI_Init(OSPI_HandleTypeDef* hospi)
{
200010e8:	b580      	push	{r7, lr}
200010ea:	b082      	sub	sp, #8
200010ec:	af00      	add	r7, sp, #0
200010ee:	6078      	str	r0, [r7, #4]
	USART_Print("DEINIT\n\r");
200010f0:	481d      	ldr	r0, [pc, #116]	@ (20001168 <W25Q128_OCTO_SPI_Init+0x80>)
200010f2:	f001 fb95 	bl	20002820 <USART_Print>
	/*if (HAL_OSPI_DeInit(hospi) != HAL_OK) {
		USART_Print("ERR DENIT\n\r");
	    return HAL_ERROR;
	}*/

	MX_OCTOSPI1_Init();
200010f6:	f000 fe99 	bl	20001e2c <MX_OCTOSPI1_Init>
	USART_Print("OK INIT\n\r");
200010fa:	481c      	ldr	r0, [pc, #112]	@ (2000116c <W25Q128_OCTO_SPI_Init+0x84>)
200010fc:	f001 fb90 	bl	20002820 <USART_Print>
	if (W25Q128_OSPI_ResetChip(hospi) != HAL_OK) {
20001100:	6878      	ldr	r0, [r7, #4]
20001102:	f000 f83d 	bl	20001180 <W25Q128_OSPI_ResetChip>
20001106:	4603      	mov	r3, r0
20001108:	2b00      	cmp	r3, #0
2000110a:	d001      	beq.n	20001110 <W25Q128_OCTO_SPI_Init+0x28>
	    return HAL_ERROR;
2000110c:	2301      	movs	r3, #1
2000110e:	e027      	b.n	20001160 <W25Q128_OCTO_SPI_Init+0x78>
	}
	USART_Print("ST CFG\n\r");
20001110:	4817      	ldr	r0, [pc, #92]	@ (20001170 <W25Q128_OCTO_SPI_Init+0x88>)
20001112:	f001 fb85 	bl	20002820 <USART_Print>
	if (W25Q128_OSPI_Configuration(hospi) != HAL_OK) {
20001116:	6878      	ldr	r0, [r7, #4]
20001118:	f000 f8ae 	bl	20001278 <W25Q128_OSPI_Configuration>
2000111c:	4603      	mov	r3, r0
2000111e:	2b00      	cmp	r3, #0
20001120:	d001      	beq.n	20001126 <W25Q128_OCTO_SPI_Init+0x3e>
        return HAL_ERROR;
20001122:	2301      	movs	r3, #1
20001124:	e01c      	b.n	20001160 <W25Q128_OCTO_SPI_Init+0x78>
    }
	USART_Print("OK CFG\n\r");
20001126:	4813      	ldr	r0, [pc, #76]	@ (20001174 <W25Q128_OCTO_SPI_Init+0x8c>)
20001128:	f001 fb7a 	bl	20002820 <USART_Print>
	HAL_Delay(1);
2000112c:	2001      	movs	r0, #1
2000112e:	f001 fd0b 	bl	20002b48 <HAL_Delay>
	if (W25Q128_OSPI_AutoPollingMemReady(hospi) != HAL_OK) {
20001132:	6878      	ldr	r0, [r7, #4]
20001134:	f000 f992 	bl	2000145c <W25Q128_OSPI_AutoPollingMemReady>
20001138:	4603      	mov	r3, r0
2000113a:	2b00      	cmp	r3, #0
2000113c:	d001      	beq.n	20001142 <W25Q128_OCTO_SPI_Init+0x5a>
        return HAL_ERROR;
2000113e:	2301      	movs	r3, #1
20001140:	e00e      	b.n	20001160 <W25Q128_OCTO_SPI_Init+0x78>
    }
	USART_Print("OK AUTOPol\n\r");
20001142:	480d      	ldr	r0, [pc, #52]	@ (20001178 <W25Q128_OCTO_SPI_Init+0x90>)
20001144:	f001 fb6c 	bl	20002820 <USART_Print>
    if (W25Q128_OSPI_WriteEnable(hospi) != HAL_OK) {
20001148:	6878      	ldr	r0, [r7, #4]
2000114a:	f000 f8f9 	bl	20001340 <W25Q128_OSPI_WriteEnable>
2000114e:	4603      	mov	r3, r0
20001150:	2b00      	cmp	r3, #0
20001152:	d001      	beq.n	20001158 <W25Q128_OCTO_SPI_Init+0x70>
        return HAL_ERROR;
20001154:	2301      	movs	r3, #1
20001156:	e003      	b.n	20001160 <W25Q128_OCTO_SPI_Init+0x78>
    }
    USART_Print("OK EN\n\r");
20001158:	4808      	ldr	r0, [pc, #32]	@ (2000117c <W25Q128_OCTO_SPI_Init+0x94>)
2000115a:	f001 fb61 	bl	20002820 <USART_Print>
    return HAL_OK;
2000115e:	2300      	movs	r3, #0
}
20001160:	4618      	mov	r0, r3
20001162:	3708      	adds	r7, #8
20001164:	46bd      	mov	sp, r7
20001166:	bd80      	pop	{r7, pc}
20001168:	200184f0 	.word	0x200184f0
2000116c:	200184fc 	.word	0x200184fc
20001170:	20018508 	.word	0x20018508
20001174:	20018514 	.word	0x20018514
20001178:	20018520 	.word	0x20018520
2000117c:	20018530 	.word	0x20018530

20001180 <W25Q128_OSPI_ResetChip>:

/* Reset Chip Function */
HAL_StatusTypeDef W25Q128_OSPI_ResetChip(OSPI_HandleTypeDef* hospi)
{
20001180:	b580      	push	{r7, lr}
20001182:	b096      	sub	sp, #88	@ 0x58
20001184:	af00      	add	r7, sp, #0
20001186:	6078      	str	r0, [r7, #4]
    OSPI_RegularCmdTypeDef sCommand={0};
20001188:	f107 0308 	add.w	r3, r7, #8
2000118c:	2250      	movs	r2, #80	@ 0x50
2000118e:	2100      	movs	r1, #0
20001190:	4618      	mov	r0, r3
20001192:	f016 fe50 	bl	20017e36 <memset>

    /* Enable Reset --------------------------- */
	/* Common Commands*/
	sCommand.OperationType      		= HAL_OSPI_OPTYPE_COMMON_CFG; 				/* Common configuration (indirect or auto-polling mode) */
20001196:	2300      	movs	r3, #0
20001198:	60bb      	str	r3, [r7, #8]
	sCommand.FlashId            		= HAL_OSPI_FLASH_ID_1; 						/* Set The OCTO SPI Flash ID */
2000119a:	2300      	movs	r3, #0
2000119c:	60fb      	str	r3, [r7, #12]
	sCommand.InstructionDtrMode 		= HAL_OSPI_INSTRUCTION_DTR_DISABLE; 		/* Disable Instruction DDR/DTR Mode */
2000119e:	2300      	movs	r3, #0
200011a0:	61fb      	str	r3, [r7, #28]
	sCommand.AddressDtrMode     		= HAL_OSPI_ADDRESS_DTR_DISABLE; 			/* Disable Address DDR/DTR Mode */
200011a2:	2300      	movs	r3, #0
200011a4:	62fb      	str	r3, [r7, #44]	@ 0x2c
	sCommand.DataDtrMode				= HAL_OSPI_DATA_DTR_DISABLE; 				/* Disable Data DDR/DTR Mode */
200011a6:	2300      	movs	r3, #0
200011a8:	64bb      	str	r3, [r7, #72]	@ 0x48
	sCommand.DQSMode            		= HAL_OSPI_DQS_DISABLE; 					/* Disable Data Strobe */
200011aa:	2300      	movs	r3, #0
200011ac:	653b      	str	r3, [r7, #80]	@ 0x50
	sCommand.SIOOMode          			= HAL_OSPI_SIOO_INST_EVERY_CMD; 			/* SIOO Mode: Send instruction on every transaction */
200011ae:	2300      	movs	r3, #0
200011b0:	657b      	str	r3, [r7, #84]	@ 0x54
	sCommand.AlternateBytesMode 		= HAL_OSPI_ALTERNATE_BYTES_NONE; 			/* Disable Alternate Bytes Mode */
200011b2:	2300      	movs	r3, #0
200011b4:	637b      	str	r3, [r7, #52]	@ 0x34
	sCommand.AlternateBytes				= HAL_OSPI_ALTERNATE_BYTES_NONE; 			/* Alternate Bytes = 0 */
200011b6:	2300      	movs	r3, #0
200011b8:	633b      	str	r3, [r7, #48]	@ 0x30
	sCommand.AlternateBytesSize			= HAL_OSPI_ALTERNATE_BYTES_NONE; 			/* Alternate Bytes Size = 0 */
200011ba:	2300      	movs	r3, #0
200011bc:	63bb      	str	r3, [r7, #56]	@ 0x38
	sCommand.AlternateBytesDtrMode		= HAL_OSPI_ALTERNATE_BYTES_DTR_DISABLE; 	/* Disable Alternate Bytes DDR/DTR Mode */
200011be:	2300      	movs	r3, #0
200011c0:	63fb      	str	r3, [r7, #60]	@ 0x3c
	sCommand.InstructionMode   			= HAL_OSPI_INSTRUCTION_1_LINE;				/* Instruction on a single line */
200011c2:	2301      	movs	r3, #1
200011c4:	617b      	str	r3, [r7, #20]
	sCommand.InstructionSize    		= HAL_OSPI_INSTRUCTION_8_BITS;				/* 8-bit Instruction */
200011c6:	2300      	movs	r3, #0
200011c8:	61bb      	str	r3, [r7, #24]
	sCommand.AddressSize 				= HAL_OSPI_ADDRESS_24_BITS;					/* 24-bit Address */
200011ca:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
200011ce:	62bb      	str	r3, [r7, #40]	@ 0x28
	/* Instruction */
	sCommand.Instruction 				= W25Q_ENABLE_RST_CMD;						/* What We Do? */
200011d0:	2366      	movs	r3, #102	@ 0x66
200011d2:	613b      	str	r3, [r7, #16]
	/* Address */
	sCommand.AddressMode       			= HAL_OSPI_ADDRESS_NONE;					/* Define Address Lines: No Address */
200011d4:	2300      	movs	r3, #0
200011d6:	627b      	str	r3, [r7, #36]	@ 0x24
	sCommand.Address					= 0;										/* Byte Address */
200011d8:	2300      	movs	r3, #0
200011da:	623b      	str	r3, [r7, #32]
	/* Data */
	sCommand.DataMode          			= HAL_OSPI_DATA_NONE;						/* Define Data Lines: No Data */
200011dc:	2300      	movs	r3, #0
200011de:	643b      	str	r3, [r7, #64]	@ 0x40
	sCommand.DummyCycles       			= 0;										/* Bytes Send With No Data */
200011e0:	2300      	movs	r3, #0
200011e2:	64fb      	str	r3, [r7, #76]	@ 0x4c
	sCommand.NbData            			= 0;										/* Bytes Send With Data */
200011e4:	2300      	movs	r3, #0
200011e6:	647b      	str	r3, [r7, #68]	@ 0x44

    if (HAL_OSPI_Command(hospi, &sCommand, HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK) {
200011e8:	f107 0308 	add.w	r3, r7, #8
200011ec:	f241 3288 	movw	r2, #5000	@ 0x1388
200011f0:	4619      	mov	r1, r3
200011f2:	6878      	ldr	r0, [r7, #4]
200011f4:	f008 ff20 	bl	2000a038 <HAL_OSPI_Command>
200011f8:	4603      	mov	r3, r0
200011fa:	2b00      	cmp	r3, #0
200011fc:	d001      	beq.n	20001202 <W25Q128_OSPI_ResetChip+0x82>
        return HAL_ERROR;
200011fe:	2301      	movs	r3, #1
20001200:	e036      	b.n	20001270 <W25Q128_OSPI_ResetChip+0xf0>
    }

    /* Reset Device --------------------------- */
	/* Common Commands*/
	sCommand.OperationType      		= HAL_OSPI_OPTYPE_COMMON_CFG; 				/* Common configuration (indirect or auto-polling mode) */
20001202:	2300      	movs	r3, #0
20001204:	60bb      	str	r3, [r7, #8]
	sCommand.FlashId            		= HAL_OSPI_FLASH_ID_1; 						/* Set The OCTO SPI Flash ID */
20001206:	2300      	movs	r3, #0
20001208:	60fb      	str	r3, [r7, #12]
	sCommand.InstructionDtrMode 		= HAL_OSPI_INSTRUCTION_DTR_DISABLE; 		/* Disable Instruction DDR/DTR Mode */
2000120a:	2300      	movs	r3, #0
2000120c:	61fb      	str	r3, [r7, #28]
	sCommand.AddressDtrMode     		= HAL_OSPI_ADDRESS_DTR_DISABLE; 			/* Disable Address DDR/DTR Mode */
2000120e:	2300      	movs	r3, #0
20001210:	62fb      	str	r3, [r7, #44]	@ 0x2c
	sCommand.DataDtrMode				= HAL_OSPI_DATA_DTR_DISABLE; 				/* Disable Data DDR/DTR Mode */
20001212:	2300      	movs	r3, #0
20001214:	64bb      	str	r3, [r7, #72]	@ 0x48
	sCommand.DQSMode            		= HAL_OSPI_DQS_DISABLE; 					/* Disable Data Strobe */
20001216:	2300      	movs	r3, #0
20001218:	653b      	str	r3, [r7, #80]	@ 0x50
	sCommand.SIOOMode          			= HAL_OSPI_SIOO_INST_EVERY_CMD; 			/* SIOO Mode: Send instruction on every transaction */
2000121a:	2300      	movs	r3, #0
2000121c:	657b      	str	r3, [r7, #84]	@ 0x54
	sCommand.AlternateBytesMode 		= HAL_OSPI_ALTERNATE_BYTES_NONE; 			/* Disable Alternate Bytes Mode */
2000121e:	2300      	movs	r3, #0
20001220:	637b      	str	r3, [r7, #52]	@ 0x34
	sCommand.AlternateBytes				= HAL_OSPI_ALTERNATE_BYTES_NONE; 			/* Alternate Bytes = 0 */
20001222:	2300      	movs	r3, #0
20001224:	633b      	str	r3, [r7, #48]	@ 0x30
	sCommand.AlternateBytesSize			= HAL_OSPI_ALTERNATE_BYTES_NONE; 			/* Alternate Bytes Size = 0 */
20001226:	2300      	movs	r3, #0
20001228:	63bb      	str	r3, [r7, #56]	@ 0x38
	sCommand.AlternateBytesDtrMode		= HAL_OSPI_ALTERNATE_BYTES_DTR_DISABLE; 	/* Disable Alternate Bytes DDR/DTR Mode */
2000122a:	2300      	movs	r3, #0
2000122c:	63fb      	str	r3, [r7, #60]	@ 0x3c
	sCommand.InstructionMode   			= HAL_OSPI_INSTRUCTION_1_LINE;				/* Instruction on a single line */
2000122e:	2301      	movs	r3, #1
20001230:	617b      	str	r3, [r7, #20]
	sCommand.InstructionSize    		= HAL_OSPI_INSTRUCTION_8_BITS;				/* 8-bit Instruction */
20001232:	2300      	movs	r3, #0
20001234:	61bb      	str	r3, [r7, #24]
	sCommand.AddressSize 				= HAL_OSPI_ADDRESS_24_BITS;					/* 24-bit Address */
20001236:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
2000123a:	62bb      	str	r3, [r7, #40]	@ 0x28
	/* Instruction */
	sCommand.Instruction 				= W25Q_RESET_CMD;							/* What We Do? */
2000123c:	2399      	movs	r3, #153	@ 0x99
2000123e:	613b      	str	r3, [r7, #16]
	/* Address */
	sCommand.AddressMode       			= HAL_OSPI_ADDRESS_NONE;					/* Define Address Lines: No Address */
20001240:	2300      	movs	r3, #0
20001242:	627b      	str	r3, [r7, #36]	@ 0x24
	sCommand.Address					= 0;										/* Byte Address */
20001244:	2300      	movs	r3, #0
20001246:	623b      	str	r3, [r7, #32]
	/* Data */
	sCommand.DataMode          			= HAL_OSPI_DATA_NONE;						/* Define Data Lines: No Data */
20001248:	2300      	movs	r3, #0
2000124a:	643b      	str	r3, [r7, #64]	@ 0x40
	sCommand.DummyCycles       			= 0;										/* Bytes Send With No Data */
2000124c:	2300      	movs	r3, #0
2000124e:	64fb      	str	r3, [r7, #76]	@ 0x4c
	sCommand.NbData            			= 0;										/* Bytes Send With Data */
20001250:	2300      	movs	r3, #0
20001252:	647b      	str	r3, [r7, #68]	@ 0x44

    if (HAL_OSPI_Command(hospi, &sCommand, HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK) {
20001254:	f107 0308 	add.w	r3, r7, #8
20001258:	f241 3288 	movw	r2, #5000	@ 0x1388
2000125c:	4619      	mov	r1, r3
2000125e:	6878      	ldr	r0, [r7, #4]
20001260:	f008 feea 	bl	2000a038 <HAL_OSPI_Command>
20001264:	4603      	mov	r3, r0
20001266:	2b00      	cmp	r3, #0
20001268:	d001      	beq.n	2000126e <W25Q128_OSPI_ResetChip+0xee>
        return HAL_ERROR;
2000126a:	2301      	movs	r3, #1
2000126c:	e000      	b.n	20001270 <W25Q128_OSPI_ResetChip+0xf0>
    }
    return HAL_OK;
2000126e:	2300      	movs	r3, #0
}
20001270:	4618      	mov	r0, r3
20001272:	3758      	adds	r7, #88	@ 0x58
20001274:	46bd      	mov	sp, r7
20001276:	bd80      	pop	{r7, pc}

20001278 <W25Q128_OSPI_Configuration>:

/* Enable Quad Mode & Set Dummy Cycles Count */
HAL_StatusTypeDef W25Q128_OSPI_Configuration(OSPI_HandleTypeDef* hospi)
{
20001278:	b580      	push	{r7, lr}
2000127a:	b084      	sub	sp, #16
2000127c:	af00      	add	r7, sp, #0
2000127e:	6078      	str	r0, [r7, #4]
    uint8_t reg1=0, reg2=0, reg3=0;
20001280:	2300      	movs	r3, #0
20001282:	733b      	strb	r3, [r7, #12]
20001284:	2300      	movs	r3, #0
20001286:	72fb      	strb	r3, [r7, #11]
20001288:	2300      	movs	r3, #0
2000128a:	72bb      	strb	r3, [r7, #10]
    uint8_t w_reg1=0, w_reg2=0, w_reg3=0;
2000128c:	2300      	movs	r3, #0
2000128e:	73fb      	strb	r3, [r7, #15]
20001290:	2300      	movs	r3, #0
20001292:	73bb      	strb	r3, [r7, #14]
20001294:	2300      	movs	r3, #0
20001296:	737b      	strb	r3, [r7, #13]

    if (W25Q128_Read_Status_Registers(hospi, &reg1, 1) != HAL_OK)
20001298:	f107 030c 	add.w	r3, r7, #12
2000129c:	2201      	movs	r2, #1
2000129e:	4619      	mov	r1, r3
200012a0:	6878      	ldr	r0, [r7, #4]
200012a2:	f000 fbb1 	bl	20001a08 <W25Q128_Read_Status_Registers>
200012a6:	4603      	mov	r3, r0
200012a8:	2b00      	cmp	r3, #0
200012aa:	d001      	beq.n	200012b0 <W25Q128_OSPI_Configuration+0x38>
    {
        return HAL_ERROR;
200012ac:	2301      	movs	r3, #1
200012ae:	e043      	b.n	20001338 <W25Q128_OSPI_Configuration+0xc0>
    }

    if (W25Q128_Read_Status_Registers(hospi, &reg2, 2) != HAL_OK)
200012b0:	f107 030b 	add.w	r3, r7, #11
200012b4:	2202      	movs	r2, #2
200012b6:	4619      	mov	r1, r3
200012b8:	6878      	ldr	r0, [r7, #4]
200012ba:	f000 fba5 	bl	20001a08 <W25Q128_Read_Status_Registers>
200012be:	4603      	mov	r3, r0
200012c0:	2b00      	cmp	r3, #0
200012c2:	d001      	beq.n	200012c8 <W25Q128_OSPI_Configuration+0x50>
    {
        return HAL_ERROR;
200012c4:	2301      	movs	r3, #1
200012c6:	e037      	b.n	20001338 <W25Q128_OSPI_Configuration+0xc0>
    }

    if (W25Q128_Read_Status_Registers(hospi, &reg3, 3) != HAL_OK)
200012c8:	f107 030a 	add.w	r3, r7, #10
200012cc:	2203      	movs	r2, #3
200012ce:	4619      	mov	r1, r3
200012d0:	6878      	ldr	r0, [r7, #4]
200012d2:	f000 fb99 	bl	20001a08 <W25Q128_Read_Status_Registers>
200012d6:	4603      	mov	r3, r0
200012d8:	2b00      	cmp	r3, #0
200012da:	d001      	beq.n	200012e0 <W25Q128_OSPI_Configuration+0x68>
    {
        return HAL_ERROR;
200012dc:	2301      	movs	r3, #1
200012de:	e02b      	b.n	20001338 <W25Q128_OSPI_Configuration+0xc0>
    }

    w_reg1 = reg1;
200012e0:	7b3b      	ldrb	r3, [r7, #12]
200012e2:	73fb      	strb	r3, [r7, #15]
    w_reg2 = reg2 | W25Q_SR_Quad_Enable;
200012e4:	7afb      	ldrb	r3, [r7, #11]
200012e6:	f043 0302 	orr.w	r3, r3, #2
200012ea:	73bb      	strb	r3, [r7, #14]
    w_reg3 = (reg3 & W25Q_SR_DRV1);
200012ec:	7abb      	ldrb	r3, [r7, #10]
200012ee:	f023 0360 	bic.w	r3, r3, #96	@ 0x60
200012f2:	737b      	strb	r3, [r7, #13]

    if (W25Q128_Write_Status_Registers(hospi, w_reg1, 1) != HAL_OK)
200012f4:	7bfb      	ldrb	r3, [r7, #15]
200012f6:	2201      	movs	r2, #1
200012f8:	4619      	mov	r1, r3
200012fa:	6878      	ldr	r0, [r7, #4]
200012fc:	f000 fbed 	bl	20001ada <W25Q128_Write_Status_Registers>
20001300:	4603      	mov	r3, r0
20001302:	2b00      	cmp	r3, #0
20001304:	d001      	beq.n	2000130a <W25Q128_OSPI_Configuration+0x92>
    {
        return HAL_ERROR;
20001306:	2301      	movs	r3, #1
20001308:	e016      	b.n	20001338 <W25Q128_OSPI_Configuration+0xc0>
    }
    if (W25Q128_Write_Status_Registers(hospi, w_reg2, 2) != HAL_OK)
2000130a:	7bbb      	ldrb	r3, [r7, #14]
2000130c:	2202      	movs	r2, #2
2000130e:	4619      	mov	r1, r3
20001310:	6878      	ldr	r0, [r7, #4]
20001312:	f000 fbe2 	bl	20001ada <W25Q128_Write_Status_Registers>
20001316:	4603      	mov	r3, r0
20001318:	2b00      	cmp	r3, #0
2000131a:	d001      	beq.n	20001320 <W25Q128_OSPI_Configuration+0xa8>
    {
        return HAL_ERROR;
2000131c:	2301      	movs	r3, #1
2000131e:	e00b      	b.n	20001338 <W25Q128_OSPI_Configuration+0xc0>
    }

    if (W25Q128_Write_Status_Registers(hospi, w_reg3, 3) != HAL_OK)
20001320:	7b7b      	ldrb	r3, [r7, #13]
20001322:	2203      	movs	r2, #3
20001324:	4619      	mov	r1, r3
20001326:	6878      	ldr	r0, [r7, #4]
20001328:	f000 fbd7 	bl	20001ada <W25Q128_Write_Status_Registers>
2000132c:	4603      	mov	r3, r0
2000132e:	2b00      	cmp	r3, #0
20001330:	d001      	beq.n	20001336 <W25Q128_OSPI_Configuration+0xbe>
    {
        return HAL_ERROR;
20001332:	2301      	movs	r3, #1
20001334:	e000      	b.n	20001338 <W25Q128_OSPI_Configuration+0xc0>
    }

    return HAL_OK;
20001336:	2300      	movs	r3, #0
}
20001338:	4618      	mov	r0, r3
2000133a:	3710      	adds	r7, #16
2000133c:	46bd      	mov	sp, r7
2000133e:	bd80      	pop	{r7, pc}

20001340 <W25Q128_OSPI_WriteEnable>:

/* Write Enable Function */
HAL_StatusTypeDef W25Q128_OSPI_WriteEnable(OSPI_HandleTypeDef* hospi)
{
20001340:	b580      	push	{r7, lr}
20001342:	b09c      	sub	sp, #112	@ 0x70
20001344:	af00      	add	r7, sp, #0
20001346:	6078      	str	r0, [r7, #4]
    OSPI_RegularCmdTypeDef sCommand;
    OSPI_AutoPollingTypeDef sConfig;

    /* Enable write operations ------------------------------------------ */
	/* Common Commands*/
	sCommand.OperationType      		= HAL_OSPI_OPTYPE_COMMON_CFG; 				/* Common configuration (indirect or auto-polling mode) */
20001348:	2300      	movs	r3, #0
2000134a:	623b      	str	r3, [r7, #32]
	sCommand.FlashId            		= HAL_OSPI_FLASH_ID_1; 						/* Set The OCTO SPI Flash ID */
2000134c:	2300      	movs	r3, #0
2000134e:	627b      	str	r3, [r7, #36]	@ 0x24
	sCommand.InstructionDtrMode 		= HAL_OSPI_INSTRUCTION_DTR_DISABLE; 		/* Disable Instruction DDR/DTR Mode */
20001350:	2300      	movs	r3, #0
20001352:	637b      	str	r3, [r7, #52]	@ 0x34
	sCommand.AddressDtrMode     		= HAL_OSPI_ADDRESS_DTR_DISABLE; 			/* Disable Address DDR/DTR Mode */
20001354:	2300      	movs	r3, #0
20001356:	647b      	str	r3, [r7, #68]	@ 0x44
	sCommand.DataDtrMode				= HAL_OSPI_DATA_DTR_DISABLE; 				/* Disable Data DDR/DTR Mode */
20001358:	2300      	movs	r3, #0
2000135a:	663b      	str	r3, [r7, #96]	@ 0x60
	sCommand.DQSMode            		= HAL_OSPI_DQS_DISABLE; 					/* Disable Data Strobe */
2000135c:	2300      	movs	r3, #0
2000135e:	66bb      	str	r3, [r7, #104]	@ 0x68
	sCommand.SIOOMode          			= HAL_OSPI_SIOO_INST_EVERY_CMD; 			/* SIOO Mode: Send instruction on every transaction */
20001360:	2300      	movs	r3, #0
20001362:	66fb      	str	r3, [r7, #108]	@ 0x6c
	sCommand.AlternateBytesMode 		= HAL_OSPI_ALTERNATE_BYTES_NONE; 			/* Disable Alternate Bytes Mode */
20001364:	2300      	movs	r3, #0
20001366:	64fb      	str	r3, [r7, #76]	@ 0x4c
	sCommand.AlternateBytes				= HAL_OSPI_ALTERNATE_BYTES_NONE; 			/* Alternate Bytes = 0 */
20001368:	2300      	movs	r3, #0
2000136a:	64bb      	str	r3, [r7, #72]	@ 0x48
	sCommand.AlternateBytesSize			= HAL_OSPI_ALTERNATE_BYTES_NONE; 			/* Alternate Bytes Size = 0 */
2000136c:	2300      	movs	r3, #0
2000136e:	653b      	str	r3, [r7, #80]	@ 0x50
	sCommand.AlternateBytesDtrMode		= HAL_OSPI_ALTERNATE_BYTES_DTR_DISABLE; 	/* Disable Alternate Bytes DDR/DTR Mode */
20001370:	2300      	movs	r3, #0
20001372:	657b      	str	r3, [r7, #84]	@ 0x54
	sCommand.InstructionMode   			= HAL_OSPI_INSTRUCTION_1_LINE;				/* Instruction on a single line */
20001374:	2301      	movs	r3, #1
20001376:	62fb      	str	r3, [r7, #44]	@ 0x2c
	sCommand.InstructionSize    		= HAL_OSPI_INSTRUCTION_8_BITS;				/* 8-bit Instruction */
20001378:	2300      	movs	r3, #0
2000137a:	633b      	str	r3, [r7, #48]	@ 0x30
	sCommand.AddressSize 				= HAL_OSPI_ADDRESS_24_BITS;					/* 24-bit Address */
2000137c:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
20001380:	643b      	str	r3, [r7, #64]	@ 0x40
	/* Instruction */
	sCommand.Instruction 				= W25Q_WRITE_ENABLE_CMD;					/* What We Do? */
20001382:	2306      	movs	r3, #6
20001384:	62bb      	str	r3, [r7, #40]	@ 0x28
	/* Address */
	sCommand.AddressMode       			= HAL_OSPI_ADDRESS_NONE;					/* Define Address Lines: No Address */
20001386:	2300      	movs	r3, #0
20001388:	63fb      	str	r3, [r7, #60]	@ 0x3c
	sCommand.Address					= 0;										/* Byte Address */
2000138a:	2300      	movs	r3, #0
2000138c:	63bb      	str	r3, [r7, #56]	@ 0x38
	/* Data */
	sCommand.DataMode          			= HAL_OSPI_DATA_NONE;						/* Define Data Lines: No Data */
2000138e:	2300      	movs	r3, #0
20001390:	65bb      	str	r3, [r7, #88]	@ 0x58
	sCommand.DummyCycles       			= 0;										/* Bytes Send With No Data */
20001392:	2300      	movs	r3, #0
20001394:	667b      	str	r3, [r7, #100]	@ 0x64
	sCommand.NbData            			= 0;										/* Bytes Send With Data */
20001396:	2300      	movs	r3, #0
20001398:	65fb      	str	r3, [r7, #92]	@ 0x5c

    if (HAL_OSPI_Command(hospi, &sCommand, HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK) {
2000139a:	f107 0320 	add.w	r3, r7, #32
2000139e:	f241 3288 	movw	r2, #5000	@ 0x1388
200013a2:	4619      	mov	r1, r3
200013a4:	6878      	ldr	r0, [r7, #4]
200013a6:	f008 fe47 	bl	2000a038 <HAL_OSPI_Command>
200013aa:	4603      	mov	r3, r0
200013ac:	2b00      	cmp	r3, #0
200013ae:	d001      	beq.n	200013b4 <W25Q128_OSPI_WriteEnable+0x74>
        return HAL_ERROR;
200013b0:	2301      	movs	r3, #1
200013b2:	e04f      	b.n	20001454 <W25Q128_OSPI_WriteEnable+0x114>
    }

	/* Common Commands*/
	sCommand.OperationType      		= HAL_OSPI_OPTYPE_COMMON_CFG; 				/* Common configuration (indirect or auto-polling mode) */
200013b4:	2300      	movs	r3, #0
200013b6:	623b      	str	r3, [r7, #32]
	sCommand.FlashId            		= HAL_OSPI_FLASH_ID_1; 						/* Set The OCTO SPI Flash ID */
200013b8:	2300      	movs	r3, #0
200013ba:	627b      	str	r3, [r7, #36]	@ 0x24
	sCommand.InstructionDtrMode 		= HAL_OSPI_INSTRUCTION_DTR_DISABLE; 		/* Disable Instruction DDR/DTR Mode */
200013bc:	2300      	movs	r3, #0
200013be:	637b      	str	r3, [r7, #52]	@ 0x34
	sCommand.AddressDtrMode     		= HAL_OSPI_ADDRESS_DTR_DISABLE; 			/* Disable Address DDR/DTR Mode */
200013c0:	2300      	movs	r3, #0
200013c2:	647b      	str	r3, [r7, #68]	@ 0x44
	sCommand.DataDtrMode				= HAL_OSPI_DATA_DTR_DISABLE; 				/* Disable Data DDR/DTR Mode */
200013c4:	2300      	movs	r3, #0
200013c6:	663b      	str	r3, [r7, #96]	@ 0x60
	sCommand.DQSMode            		= HAL_OSPI_DQS_DISABLE; 					/* Disable Data Strobe */
200013c8:	2300      	movs	r3, #0
200013ca:	66bb      	str	r3, [r7, #104]	@ 0x68
	sCommand.SIOOMode          			= HAL_OSPI_SIOO_INST_EVERY_CMD; 			/* SIOO Mode: Send instruction on every transaction */
200013cc:	2300      	movs	r3, #0
200013ce:	66fb      	str	r3, [r7, #108]	@ 0x6c
	sCommand.AlternateBytesMode 		= HAL_OSPI_ALTERNATE_BYTES_NONE; 			/* Disable Alternate Bytes Mode */
200013d0:	2300      	movs	r3, #0
200013d2:	64fb      	str	r3, [r7, #76]	@ 0x4c
	sCommand.AlternateBytes				= HAL_OSPI_ALTERNATE_BYTES_NONE; 			/* Alternate Bytes = 0 */
200013d4:	2300      	movs	r3, #0
200013d6:	64bb      	str	r3, [r7, #72]	@ 0x48
	sCommand.AlternateBytesSize			= HAL_OSPI_ALTERNATE_BYTES_NONE; 			/* Alternate Bytes Size = 0 */
200013d8:	2300      	movs	r3, #0
200013da:	653b      	str	r3, [r7, #80]	@ 0x50
	sCommand.AlternateBytesDtrMode		= HAL_OSPI_ALTERNATE_BYTES_DTR_DISABLE; 	/* Disable Alternate Bytes DDR/DTR Mode */
200013dc:	2300      	movs	r3, #0
200013de:	657b      	str	r3, [r7, #84]	@ 0x54
	sCommand.InstructionMode   			= HAL_OSPI_INSTRUCTION_1_LINE;				/* Instruction on a single line */
200013e0:	2301      	movs	r3, #1
200013e2:	62fb      	str	r3, [r7, #44]	@ 0x2c
	sCommand.InstructionSize    		= HAL_OSPI_INSTRUCTION_8_BITS;				/* 8-bit Instruction */
200013e4:	2300      	movs	r3, #0
200013e6:	633b      	str	r3, [r7, #48]	@ 0x30
	sCommand.AddressSize 				= HAL_OSPI_ADDRESS_24_BITS;					/* 24-bit Address */
200013e8:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
200013ec:	643b      	str	r3, [r7, #64]	@ 0x40
	/* Instruction */
	sCommand.Instruction 				= W25Q_READ_SR1_CMD;						/* What We Do? */
200013ee:	2305      	movs	r3, #5
200013f0:	62bb      	str	r3, [r7, #40]	@ 0x28
	/* Address */
	sCommand.AddressMode       			= HAL_OSPI_ADDRESS_NONE;					/* Define Address Lines: No Address */
200013f2:	2300      	movs	r3, #0
200013f4:	63fb      	str	r3, [r7, #60]	@ 0x3c
	sCommand.Address					= 0;										/* Byte Address */
200013f6:	2300      	movs	r3, #0
200013f8:	63bb      	str	r3, [r7, #56]	@ 0x38
	/* Data */
	sCommand.DataMode          			= HAL_OSPI_DATA_1_LINE;						/* Define Data Lines: Data On a Single Line */
200013fa:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
200013fe:	65bb      	str	r3, [r7, #88]	@ 0x58
	sCommand.DummyCycles       			= 0;										/* Bytes Send With No Data */
20001400:	2300      	movs	r3, #0
20001402:	667b      	str	r3, [r7, #100]	@ 0x64
	sCommand.NbData            			= 1;										/* Bytes Send With Data */
20001404:	2301      	movs	r3, #1
20001406:	65fb      	str	r3, [r7, #92]	@ 0x5c

    if (HAL_OSPI_Command(hospi, &sCommand, HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK) {
20001408:	f107 0320 	add.w	r3, r7, #32
2000140c:	f241 3288 	movw	r2, #5000	@ 0x1388
20001410:	4619      	mov	r1, r3
20001412:	6878      	ldr	r0, [r7, #4]
20001414:	f008 fe10 	bl	2000a038 <HAL_OSPI_Command>
20001418:	4603      	mov	r3, r0
2000141a:	2b00      	cmp	r3, #0
2000141c:	d001      	beq.n	20001422 <W25Q128_OSPI_WriteEnable+0xe2>
        return HAL_ERROR;
2000141e:	2301      	movs	r3, #1
20001420:	e018      	b.n	20001454 <W25Q128_OSPI_WriteEnable+0x114>
    }

    /* Configure automatic polling mode to wait for write enabling ---- */
    sConfig.Match 					= 0x02U;
20001422:	2302      	movs	r3, #2
20001424:	60fb      	str	r3, [r7, #12]
    sConfig.Mask 					= 0x02U;
20001426:	2302      	movs	r3, #2
20001428:	613b      	str	r3, [r7, #16]
    sConfig.MatchMode 				= HAL_OSPI_MATCH_MODE_AND;
2000142a:	2300      	movs	r3, #0
2000142c:	617b      	str	r3, [r7, #20]
    sConfig.Interval 				= W25Q_AUTOPOLLING_INTERVAL_TIME;
2000142e:	2310      	movs	r3, #16
20001430:	61fb      	str	r3, [r7, #28]
    sConfig.AutomaticStop 			= HAL_OSPI_AUTOMATIC_STOP_ENABLE;
20001432:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
20001436:	61bb      	str	r3, [r7, #24]


    if (HAL_OSPI_AutoPolling(hospi, &sConfig, HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK) {
20001438:	f107 030c 	add.w	r3, r7, #12
2000143c:	f241 3288 	movw	r2, #5000	@ 0x1388
20001440:	4619      	mov	r1, r3
20001442:	6878      	ldr	r0, [r7, #4]
20001444:	f009 fbc8 	bl	2000abd8 <HAL_OSPI_AutoPolling>
20001448:	4603      	mov	r3, r0
2000144a:	2b00      	cmp	r3, #0
2000144c:	d001      	beq.n	20001452 <W25Q128_OSPI_WriteEnable+0x112>
        return HAL_ERROR;
2000144e:	2301      	movs	r3, #1
20001450:	e000      	b.n	20001454 <W25Q128_OSPI_WriteEnable+0x114>
    }

    return HAL_OK;
20001452:	2300      	movs	r3, #0
}
20001454:	4618      	mov	r0, r3
20001456:	3770      	adds	r7, #112	@ 0x70
20001458:	46bd      	mov	sp, r7
2000145a:	bd80      	pop	{r7, pc}

2000145c <W25Q128_OSPI_AutoPollingMemReady>:

/* Auto Polling Memory Function */
HAL_StatusTypeDef W25Q128_OSPI_AutoPollingMemReady(OSPI_HandleTypeDef* hospi)
{
2000145c:	b580      	push	{r7, lr}
2000145e:	b09c      	sub	sp, #112	@ 0x70
20001460:	af00      	add	r7, sp, #0
20001462:	6078      	str	r0, [r7, #4]
    OSPI_RegularCmdTypeDef sCommand;
    OSPI_AutoPollingTypeDef sConfig;

    /* Configure automatic polling mode to wait for memory ready ------ */
	/* Common Commands*/
	sCommand.OperationType      		= HAL_OSPI_OPTYPE_COMMON_CFG; 				/* Common configuration (indirect or auto-polling mode) */
20001464:	2300      	movs	r3, #0
20001466:	623b      	str	r3, [r7, #32]
	sCommand.FlashId            		= HAL_OSPI_FLASH_ID_1; 						/* Set The OCTO SPI Flash ID */
20001468:	2300      	movs	r3, #0
2000146a:	627b      	str	r3, [r7, #36]	@ 0x24
	sCommand.InstructionDtrMode 		= HAL_OSPI_INSTRUCTION_DTR_DISABLE; 		/* Disable Instruction DDR/DTR Mode */
2000146c:	2300      	movs	r3, #0
2000146e:	637b      	str	r3, [r7, #52]	@ 0x34
	sCommand.AddressDtrMode     		= HAL_OSPI_ADDRESS_DTR_DISABLE; 			/* Disable Address DDR/DTR Mode */
20001470:	2300      	movs	r3, #0
20001472:	647b      	str	r3, [r7, #68]	@ 0x44
	sCommand.DataDtrMode				= HAL_OSPI_DATA_DTR_DISABLE; 				/* Disable Data DDR/DTR Mode */
20001474:	2300      	movs	r3, #0
20001476:	663b      	str	r3, [r7, #96]	@ 0x60
	sCommand.DQSMode            		= HAL_OSPI_DQS_DISABLE; 					/* Disable Data Strobe */
20001478:	2300      	movs	r3, #0
2000147a:	66bb      	str	r3, [r7, #104]	@ 0x68
	sCommand.SIOOMode          			= HAL_OSPI_SIOO_INST_EVERY_CMD; 			/* SIOO Mode: Send instruction on every transaction */
2000147c:	2300      	movs	r3, #0
2000147e:	66fb      	str	r3, [r7, #108]	@ 0x6c
	sCommand.AlternateBytesMode 		= HAL_OSPI_ALTERNATE_BYTES_NONE; 			/* Disable Alternate Bytes Mode */
20001480:	2300      	movs	r3, #0
20001482:	64fb      	str	r3, [r7, #76]	@ 0x4c
	sCommand.AlternateBytes				= HAL_OSPI_ALTERNATE_BYTES_NONE; 			/* Alternate Bytes = 0 */
20001484:	2300      	movs	r3, #0
20001486:	64bb      	str	r3, [r7, #72]	@ 0x48
	sCommand.AlternateBytesSize			= HAL_OSPI_ALTERNATE_BYTES_NONE; 			/* Alternate Bytes Size = 0 */
20001488:	2300      	movs	r3, #0
2000148a:	653b      	str	r3, [r7, #80]	@ 0x50
	sCommand.AlternateBytesDtrMode		= HAL_OSPI_ALTERNATE_BYTES_DTR_DISABLE; 	/* Disable Alternate Bytes DDR/DTR Mode */
2000148c:	2300      	movs	r3, #0
2000148e:	657b      	str	r3, [r7, #84]	@ 0x54
	sCommand.InstructionMode   			= HAL_OSPI_INSTRUCTION_1_LINE;				/* Instruction on a single line */
20001490:	2301      	movs	r3, #1
20001492:	62fb      	str	r3, [r7, #44]	@ 0x2c
	sCommand.InstructionSize    		= HAL_OSPI_INSTRUCTION_8_BITS;				/* 8-bit Instruction */
20001494:	2300      	movs	r3, #0
20001496:	633b      	str	r3, [r7, #48]	@ 0x30
	sCommand.AddressSize 				= HAL_OSPI_ADDRESS_24_BITS;					/* 24-bit Address */
20001498:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
2000149c:	643b      	str	r3, [r7, #64]	@ 0x40
	/* Instruction */
	sCommand.Instruction 				= W25Q_READ_SR1_CMD;						/* What We Do? */
2000149e:	2305      	movs	r3, #5
200014a0:	62bb      	str	r3, [r7, #40]	@ 0x28
	/* Address */
	sCommand.AddressMode       			= HAL_OSPI_ADDRESS_NONE;					/* Define Address Lines: No Address */
200014a2:	2300      	movs	r3, #0
200014a4:	63fb      	str	r3, [r7, #60]	@ 0x3c
	sCommand.Address					= 0;										/* Byte Address */
200014a6:	2300      	movs	r3, #0
200014a8:	63bb      	str	r3, [r7, #56]	@ 0x38
	/* Data */
	sCommand.DataMode          			= HAL_OSPI_DATA_1_LINE;						/* Define Data Lines: Data On a Single Line */
200014aa:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
200014ae:	65bb      	str	r3, [r7, #88]	@ 0x58
	sCommand.DummyCycles       			= 0;										/* Bytes Send With No Data */
200014b0:	2300      	movs	r3, #0
200014b2:	667b      	str	r3, [r7, #100]	@ 0x64
	sCommand.NbData            			= 1;										/* Bytes Send With Data */
200014b4:	2301      	movs	r3, #1
200014b6:	65fb      	str	r3, [r7, #92]	@ 0x5c

    if (HAL_OSPI_Command(hospi, &sCommand, HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK) {
200014b8:	f107 0320 	add.w	r3, r7, #32
200014bc:	f241 3288 	movw	r2, #5000	@ 0x1388
200014c0:	4619      	mov	r1, r3
200014c2:	6878      	ldr	r0, [r7, #4]
200014c4:	f008 fdb8 	bl	2000a038 <HAL_OSPI_Command>
200014c8:	4603      	mov	r3, r0
200014ca:	2b00      	cmp	r3, #0
200014cc:	d001      	beq.n	200014d2 <W25Q128_OSPI_AutoPollingMemReady+0x76>
        return HAL_ERROR;
200014ce:	2301      	movs	r3, #1
200014d0:	e018      	b.n	20001504 <W25Q128_OSPI_AutoPollingMemReady+0xa8>
    }

    sConfig.Match           			= 0x00U;
200014d2:	2300      	movs	r3, #0
200014d4:	60fb      	str	r3, [r7, #12]
    sConfig.Mask            			= 0x01U;
200014d6:	2301      	movs	r3, #1
200014d8:	613b      	str	r3, [r7, #16]
    sConfig.MatchMode       			= HAL_OSPI_MATCH_MODE_AND;
200014da:	2300      	movs	r3, #0
200014dc:	617b      	str	r3, [r7, #20]
    sConfig.Interval        			= W25Q_AUTOPOLLING_INTERVAL_TIME;
200014de:	2310      	movs	r3, #16
200014e0:	61fb      	str	r3, [r7, #28]
    sConfig.AutomaticStop   			= HAL_OSPI_AUTOMATIC_STOP_ENABLE;
200014e2:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
200014e6:	61bb      	str	r3, [r7, #24]

    if (HAL_OSPI_AutoPolling(hospi, &sConfig, HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK) {
200014e8:	f107 030c 	add.w	r3, r7, #12
200014ec:	f241 3288 	movw	r2, #5000	@ 0x1388
200014f0:	4619      	mov	r1, r3
200014f2:	6878      	ldr	r0, [r7, #4]
200014f4:	f009 fb70 	bl	2000abd8 <HAL_OSPI_AutoPolling>
200014f8:	4603      	mov	r3, r0
200014fa:	2b00      	cmp	r3, #0
200014fc:	d001      	beq.n	20001502 <W25Q128_OSPI_AutoPollingMemReady+0xa6>
        return HAL_ERROR;
200014fe:	2301      	movs	r3, #1
20001500:	e000      	b.n	20001504 <W25Q128_OSPI_AutoPollingMemReady+0xa8>
    }

    return HAL_OK;
20001502:	2300      	movs	r3, #0
}
20001504:	4618      	mov	r0, r3
20001506:	3770      	adds	r7, #112	@ 0x70
20001508:	46bd      	mov	sp, r7
2000150a:	bd80      	pop	{r7, pc}

2000150c <W25Q128_OSPI_Erase_Chip>:

/* Erase Chip Function */
HAL_StatusTypeDef W25Q128_OSPI_Erase_Chip(OSPI_HandleTypeDef* hospi)
{
2000150c:	b580      	push	{r7, lr}
2000150e:	b096      	sub	sp, #88	@ 0x58
20001510:	af00      	add	r7, sp, #0
20001512:	6078      	str	r0, [r7, #4]
    OSPI_RegularCmdTypeDef sCommand={0};
20001514:	f107 0308 	add.w	r3, r7, #8
20001518:	2250      	movs	r2, #80	@ 0x50
2000151a:	2100      	movs	r1, #0
2000151c:	4618      	mov	r0, r3
2000151e:	f016 fc8a 	bl	20017e36 <memset>
    //uint8_t reg3=0, w_reg3=0;

    /* Erasing Sequence ---------------------------------*/
	/* Common Commands*/
	sCommand.OperationType      		= HAL_OSPI_OPTYPE_COMMON_CFG; 				/* Common configuration (indirect or auto-polling mode) */
20001522:	2300      	movs	r3, #0
20001524:	60bb      	str	r3, [r7, #8]
	sCommand.FlashId            		= HAL_OSPI_FLASH_ID_1; 						/* Set The OCTO SPI Flash ID */
20001526:	2300      	movs	r3, #0
20001528:	60fb      	str	r3, [r7, #12]
	sCommand.InstructionDtrMode 		= HAL_OSPI_INSTRUCTION_DTR_DISABLE; 		/* Disable Instruction DDR/DTR Mode */
2000152a:	2300      	movs	r3, #0
2000152c:	61fb      	str	r3, [r7, #28]
	sCommand.AddressDtrMode     		= HAL_OSPI_ADDRESS_DTR_DISABLE; 			/* Disable Address DDR/DTR Mode */
2000152e:	2300      	movs	r3, #0
20001530:	62fb      	str	r3, [r7, #44]	@ 0x2c
	sCommand.DataDtrMode				= HAL_OSPI_DATA_DTR_DISABLE; 				/* Disable Data DDR/DTR Mode */
20001532:	2300      	movs	r3, #0
20001534:	64bb      	str	r3, [r7, #72]	@ 0x48
	sCommand.DQSMode            		= HAL_OSPI_DQS_DISABLE; 					/* Disable Data Strobe */
20001536:	2300      	movs	r3, #0
20001538:	653b      	str	r3, [r7, #80]	@ 0x50
	sCommand.SIOOMode          			= HAL_OSPI_SIOO_INST_EVERY_CMD; 			/* SIOO Mode: Send instruction on every transaction */
2000153a:	2300      	movs	r3, #0
2000153c:	657b      	str	r3, [r7, #84]	@ 0x54
	sCommand.AlternateBytesMode 		= HAL_OSPI_ALTERNATE_BYTES_NONE; 			/* Disable Alternate Bytes Mode */
2000153e:	2300      	movs	r3, #0
20001540:	637b      	str	r3, [r7, #52]	@ 0x34
	sCommand.AlternateBytes				= HAL_OSPI_ALTERNATE_BYTES_NONE; 			/* Alternate Bytes = 0 */
20001542:	2300      	movs	r3, #0
20001544:	633b      	str	r3, [r7, #48]	@ 0x30
	sCommand.AlternateBytesSize			= HAL_OSPI_ALTERNATE_BYTES_NONE; 			/* Alternate Bytes Size = 0 */
20001546:	2300      	movs	r3, #0
20001548:	63bb      	str	r3, [r7, #56]	@ 0x38
	sCommand.AlternateBytesDtrMode		= HAL_OSPI_ALTERNATE_BYTES_DTR_DISABLE; 	/* Disable Alternate Bytes DDR/DTR Mode */
2000154a:	2300      	movs	r3, #0
2000154c:	63fb      	str	r3, [r7, #60]	@ 0x3c
	sCommand.InstructionMode   			= HAL_OSPI_INSTRUCTION_1_LINE;				/* Instruction on a single line */
2000154e:	2301      	movs	r3, #1
20001550:	617b      	str	r3, [r7, #20]
	sCommand.InstructionSize    		= HAL_OSPI_INSTRUCTION_8_BITS;				/* 8-bit Instruction */
20001552:	2300      	movs	r3, #0
20001554:	61bb      	str	r3, [r7, #24]
	sCommand.AddressSize 				= HAL_OSPI_ADDRESS_24_BITS;					/* 24-bit Address */
20001556:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
2000155a:	62bb      	str	r3, [r7, #40]	@ 0x28
	/* Instruction */
	sCommand.Instruction 				= W25Q_CHIP_ERASE_CMD;						/* What We Do? */
2000155c:	23c7      	movs	r3, #199	@ 0xc7
2000155e:	613b      	str	r3, [r7, #16]
	/* Address */
	sCommand.AddressMode       			= HAL_OSPI_ADDRESS_NONE;					/* Define Address Lines: No Address */
20001560:	2300      	movs	r3, #0
20001562:	627b      	str	r3, [r7, #36]	@ 0x24
	sCommand.Address					= 0;										/* Byte Address */
20001564:	2300      	movs	r3, #0
20001566:	623b      	str	r3, [r7, #32]
	/* Data */
	sCommand.DataMode          			= HAL_OSPI_DATA_NONE;						/* Define Data Lines: No Data */
20001568:	2300      	movs	r3, #0
2000156a:	643b      	str	r3, [r7, #64]	@ 0x40
	sCommand.DummyCycles       			= 0;										/* Bytes Send With No Data */
2000156c:	2300      	movs	r3, #0
2000156e:	64fb      	str	r3, [r7, #76]	@ 0x4c
	sCommand.NbData            			= 1;										/* Bytes Send With Data */
20001570:	2301      	movs	r3, #1
20001572:	647b      	str	r3, [r7, #68]	@ 0x44

    if (W25Q128_OSPI_WriteEnable(hospi) != HAL_OK) {
20001574:	6878      	ldr	r0, [r7, #4]
20001576:	f7ff fee3 	bl	20001340 <W25Q128_OSPI_WriteEnable>
2000157a:	4603      	mov	r3, r0
2000157c:	2b00      	cmp	r3, #0
2000157e:	d001      	beq.n	20001584 <W25Q128_OSPI_Erase_Chip+0x78>
        return HAL_ERROR;
20001580:	2301      	movs	r3, #1
20001582:	e01e      	b.n	200015c2 <W25Q128_OSPI_Erase_Chip+0xb6>
    }

    if (HAL_OSPI_Command(hospi, &sCommand, HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK) {
20001584:	f107 0308 	add.w	r3, r7, #8
20001588:	f241 3288 	movw	r2, #5000	@ 0x1388
2000158c:	4619      	mov	r1, r3
2000158e:	6878      	ldr	r0, [r7, #4]
20001590:	f008 fd52 	bl	2000a038 <HAL_OSPI_Command>
20001594:	4603      	mov	r3, r0
20001596:	2b00      	cmp	r3, #0
20001598:	d004      	beq.n	200015a4 <W25Q128_OSPI_Erase_Chip+0x98>
        return HAL_ERROR;
2000159a:	2301      	movs	r3, #1
2000159c:	e011      	b.n	200015c2 <W25Q128_OSPI_Erase_Chip+0xb6>
    }

    while (W25Q128_IsBusy(hospi)==HAL_ERROR)
    {
    	HAL_Delay(1);
2000159e:	2001      	movs	r0, #1
200015a0:	f001 fad2 	bl	20002b48 <HAL_Delay>
    while (W25Q128_IsBusy(hospi)==HAL_ERROR)
200015a4:	6878      	ldr	r0, [r7, #4]
200015a6:	f000 fa0c 	bl	200019c2 <W25Q128_IsBusy>
200015aa:	4603      	mov	r3, r0
200015ac:	2b01      	cmp	r3, #1
200015ae:	d0f6      	beq.n	2000159e <W25Q128_OSPI_Erase_Chip+0x92>
    }

    if (W25Q128_OSPI_AutoPollingMemReady(hospi) != HAL_OK) {
200015b0:	6878      	ldr	r0, [r7, #4]
200015b2:	f7ff ff53 	bl	2000145c <W25Q128_OSPI_AutoPollingMemReady>
200015b6:	4603      	mov	r3, r0
200015b8:	2b00      	cmp	r3, #0
200015ba:	d001      	beq.n	200015c0 <W25Q128_OSPI_Erase_Chip+0xb4>
        return HAL_ERROR;
200015bc:	2301      	movs	r3, #1
200015be:	e000      	b.n	200015c2 <W25Q128_OSPI_Erase_Chip+0xb6>
    }

    return HAL_OK;
200015c0:	2300      	movs	r3, #0
}
200015c2:	4618      	mov	r0, r3
200015c4:	3758      	adds	r7, #88	@ 0x58
200015c6:	46bd      	mov	sp, r7
200015c8:	bd80      	pop	{r7, pc}

200015ca <W25Q128_OSPI_EraseSector>:

/* Erase Sector Function */
HAL_StatusTypeDef W25Q128_OSPI_EraseSector(OSPI_HandleTypeDef* hospi, uint32_t EraseStartAddress, uint32_t EraseEndAddress)
{
200015ca:	b580      	push	{r7, lr}
200015cc:	b09a      	sub	sp, #104	@ 0x68
200015ce:	af00      	add	r7, sp, #0
200015d0:	60f8      	str	r0, [r7, #12]
200015d2:	60b9      	str	r1, [r7, #8]
200015d4:	607a      	str	r2, [r7, #4]
    OSPI_RegularCmdTypeDef sCommand={0};
200015d6:	f107 0314 	add.w	r3, r7, #20
200015da:	2250      	movs	r2, #80	@ 0x50
200015dc:	2100      	movs	r1, #0
200015de:	4618      	mov	r0, r3
200015e0:	f016 fc29 	bl	20017e36 <memset>
    uint32_t StartAddress=0;
200015e4:	2300      	movs	r3, #0
200015e6:	667b      	str	r3, [r7, #100]	@ 0x64

    StartAddress = EraseStartAddress - (EraseStartAddress % W25Q_SECTOR_SIZE);
200015e8:	68bb      	ldr	r3, [r7, #8]
200015ea:	0c1b      	lsrs	r3, r3, #16
200015ec:	041b      	lsls	r3, r3, #16
200015ee:	667b      	str	r3, [r7, #100]	@ 0x64

    while (EraseEndAddress >= StartAddress)
200015f0:	e04c      	b.n	2000168c <W25Q128_OSPI_EraseSector+0xc2>
    {
    	/* Erasing Sequence -------------------------------------------------- */
    	/* Common Commands*/
    	sCommand.OperationType      		= HAL_OSPI_OPTYPE_COMMON_CFG; 				/* Common configuration (indirect or auto-polling mode) */
200015f2:	2300      	movs	r3, #0
200015f4:	617b      	str	r3, [r7, #20]
    	sCommand.FlashId            		= HAL_OSPI_FLASH_ID_1; 						/* Set The OCTO SPI Flash ID */
200015f6:	2300      	movs	r3, #0
200015f8:	61bb      	str	r3, [r7, #24]
    	sCommand.InstructionDtrMode 		= HAL_OSPI_INSTRUCTION_DTR_DISABLE; 		/* Disable Instruction DDR/DTR Mode */
200015fa:	2300      	movs	r3, #0
200015fc:	62bb      	str	r3, [r7, #40]	@ 0x28
    	sCommand.AddressDtrMode     		= HAL_OSPI_ADDRESS_DTR_DISABLE; 			/* Disable Address DDR/DTR Mode */
200015fe:	2300      	movs	r3, #0
20001600:	63bb      	str	r3, [r7, #56]	@ 0x38
    	sCommand.DataDtrMode				= HAL_OSPI_DATA_DTR_DISABLE; 				/* Disable Data DDR/DTR Mode */
20001602:	2300      	movs	r3, #0
20001604:	657b      	str	r3, [r7, #84]	@ 0x54
    	sCommand.DQSMode            		= HAL_OSPI_DQS_DISABLE; 					/* Disable Data Strobe */
20001606:	2300      	movs	r3, #0
20001608:	65fb      	str	r3, [r7, #92]	@ 0x5c
    	sCommand.SIOOMode          			= HAL_OSPI_SIOO_INST_EVERY_CMD; 			/* SIOO Mode: Send instruction on every transaction */
2000160a:	2300      	movs	r3, #0
2000160c:	663b      	str	r3, [r7, #96]	@ 0x60
    	sCommand.AlternateBytesMode 		= HAL_OSPI_ALTERNATE_BYTES_NONE; 			/* Disable Alternate Bytes Mode */
2000160e:	2300      	movs	r3, #0
20001610:	643b      	str	r3, [r7, #64]	@ 0x40
    	sCommand.AlternateBytes				= HAL_OSPI_ALTERNATE_BYTES_NONE; 			/* Alternate Bytes = 0 */
20001612:	2300      	movs	r3, #0
20001614:	63fb      	str	r3, [r7, #60]	@ 0x3c
    	sCommand.AlternateBytesSize			= HAL_OSPI_ALTERNATE_BYTES_NONE; 			/* Alternate Bytes Size = 0 */
20001616:	2300      	movs	r3, #0
20001618:	647b      	str	r3, [r7, #68]	@ 0x44
    	sCommand.AlternateBytesDtrMode		= HAL_OSPI_ALTERNATE_BYTES_DTR_DISABLE; 	/* Disable Alternate Bytes DDR/DTR Mode */
2000161a:	2300      	movs	r3, #0
2000161c:	64bb      	str	r3, [r7, #72]	@ 0x48
    	sCommand.InstructionMode   			= HAL_OSPI_INSTRUCTION_1_LINE;				/* Instruction on a single line */
2000161e:	2301      	movs	r3, #1
20001620:	623b      	str	r3, [r7, #32]
    	sCommand.InstructionSize    		= HAL_OSPI_INSTRUCTION_8_BITS;				/* 8-bit Instruction */
20001622:	2300      	movs	r3, #0
20001624:	627b      	str	r3, [r7, #36]	@ 0x24
    	sCommand.AddressSize 				= HAL_OSPI_ADDRESS_24_BITS;					/* 24-bit Address */
20001626:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
2000162a:	637b      	str	r3, [r7, #52]	@ 0x34
    	/* Instruction */
    	sCommand.Instruction 				= W25Q_64KB_BLOCK_ERASE_CMD;				/* What We Do? */
2000162c:	23d8      	movs	r3, #216	@ 0xd8
2000162e:	61fb      	str	r3, [r7, #28]
    	/* Address */
    	sCommand.AddressMode       			= HAL_OSPI_ADDRESS_1_LINE;					/* Define Address Lines: Address On a Single Line */
20001630:	f44f 7380 	mov.w	r3, #256	@ 0x100
20001634:	633b      	str	r3, [r7, #48]	@ 0x30
    	sCommand.Address					= (StartAddress & 0xFFFFFF);				/* Byte Address */
20001636:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
20001638:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
2000163c:	62fb      	str	r3, [r7, #44]	@ 0x2c
    	/* Data */
    	sCommand.DataMode          			= HAL_OSPI_DATA_NONE;						/* Define Data Lines: No Data */
2000163e:	2300      	movs	r3, #0
20001640:	64fb      	str	r3, [r7, #76]	@ 0x4c
    	sCommand.DummyCycles       			= 0;										/* Bytes Send With No Data */
20001642:	2300      	movs	r3, #0
20001644:	65bb      	str	r3, [r7, #88]	@ 0x58
    	sCommand.NbData            			= 0;										/* Bytes Send With Data */
20001646:	2300      	movs	r3, #0
20001648:	653b      	str	r3, [r7, #80]	@ 0x50

        if (W25Q128_OSPI_WriteEnable(hospi) != HAL_OK) {
2000164a:	68f8      	ldr	r0, [r7, #12]
2000164c:	f7ff fe78 	bl	20001340 <W25Q128_OSPI_WriteEnable>
20001650:	4603      	mov	r3, r0
20001652:	2b00      	cmp	r3, #0
20001654:	d001      	beq.n	2000165a <W25Q128_OSPI_EraseSector+0x90>
            return HAL_ERROR;
20001656:	2301      	movs	r3, #1
20001658:	e01d      	b.n	20001696 <W25Q128_OSPI_EraseSector+0xcc>
        }

        if (HAL_OSPI_Command(hospi, &sCommand, HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK) {
2000165a:	f107 0314 	add.w	r3, r7, #20
2000165e:	f241 3288 	movw	r2, #5000	@ 0x1388
20001662:	4619      	mov	r1, r3
20001664:	68f8      	ldr	r0, [r7, #12]
20001666:	f008 fce7 	bl	2000a038 <HAL_OSPI_Command>
2000166a:	4603      	mov	r3, r0
2000166c:	2b00      	cmp	r3, #0
2000166e:	d001      	beq.n	20001674 <W25Q128_OSPI_EraseSector+0xaa>
            return HAL_ERROR;
20001670:	2301      	movs	r3, #1
20001672:	e010      	b.n	20001696 <W25Q128_OSPI_EraseSector+0xcc>
        }

        if (W25Q128_OSPI_AutoPollingMemReady(hospi) != HAL_OK) {
20001674:	68f8      	ldr	r0, [r7, #12]
20001676:	f7ff fef1 	bl	2000145c <W25Q128_OSPI_AutoPollingMemReady>
2000167a:	4603      	mov	r3, r0
2000167c:	2b00      	cmp	r3, #0
2000167e:	d001      	beq.n	20001684 <W25Q128_OSPI_EraseSector+0xba>
            return HAL_ERROR;
20001680:	2301      	movs	r3, #1
20001682:	e008      	b.n	20001696 <W25Q128_OSPI_EraseSector+0xcc>
        }

        StartAddress += W25Q_SECTOR_SIZE;
20001684:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
20001686:	f503 3380 	add.w	r3, r3, #65536	@ 0x10000
2000168a:	667b      	str	r3, [r7, #100]	@ 0x64
    while (EraseEndAddress >= StartAddress)
2000168c:	687a      	ldr	r2, [r7, #4]
2000168e:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
20001690:	429a      	cmp	r2, r3
20001692:	d2ae      	bcs.n	200015f2 <W25Q128_OSPI_EraseSector+0x28>
    }

    return HAL_OK;
20001694:	2300      	movs	r3, #0
}
20001696:	4618      	mov	r0, r3
20001698:	3768      	adds	r7, #104	@ 0x68
2000169a:	46bd      	mov	sp, r7
2000169c:	bd80      	pop	{r7, pc}

2000169e <W25Q128_OSPI_Write>:

/* Write Function */
HAL_StatusTypeDef W25Q128_OSPI_Write(OSPI_HandleTypeDef* hospi, uint8_t* pData, uint32_t WriteAddr, uint32_t Size)
{
2000169e:	b580      	push	{r7, lr}
200016a0:	b09c      	sub	sp, #112	@ 0x70
200016a2:	af00      	add	r7, sp, #0
200016a4:	60f8      	str	r0, [r7, #12]
200016a6:	60b9      	str	r1, [r7, #8]
200016a8:	607a      	str	r2, [r7, #4]
200016aa:	603b      	str	r3, [r7, #0]
  OSPI_RegularCmdTypeDef sCommand={0};
200016ac:	f107 0310 	add.w	r3, r7, #16
200016b0:	2250      	movs	r2, #80	@ 0x50
200016b2:	2100      	movs	r1, #0
200016b4:	4618      	mov	r0, r3
200016b6:	f016 fbbe 	bl	20017e36 <memset>
  uint32_t end_addr=0, current_size=0, current_addr=0;
200016ba:	2300      	movs	r3, #0
200016bc:	663b      	str	r3, [r7, #96]	@ 0x60
200016be:	2300      	movs	r3, #0
200016c0:	66fb      	str	r3, [r7, #108]	@ 0x6c
200016c2:	2300      	movs	r3, #0
200016c4:	66bb      	str	r3, [r7, #104]	@ 0x68
  uint32_t data_addr=0;
200016c6:	2300      	movs	r3, #0
200016c8:	667b      	str	r3, [r7, #100]	@ 0x64

  current_addr = 0;
200016ca:	2300      	movs	r3, #0
200016cc:	66bb      	str	r3, [r7, #104]	@ 0x68

  while (current_addr <= WriteAddr) {
200016ce:	e003      	b.n	200016d8 <W25Q128_OSPI_Write+0x3a>
      current_addr += W25Q_PAGE_SIZE;
200016d0:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
200016d2:	f503 7380 	add.w	r3, r3, #256	@ 0x100
200016d6:	66bb      	str	r3, [r7, #104]	@ 0x68
  while (current_addr <= WriteAddr) {
200016d8:	6eba      	ldr	r2, [r7, #104]	@ 0x68
200016da:	687b      	ldr	r3, [r7, #4]
200016dc:	429a      	cmp	r2, r3
200016de:	d9f7      	bls.n	200016d0 <W25Q128_OSPI_Write+0x32>
  }
  current_size = current_addr - WriteAddr;
200016e0:	6eba      	ldr	r2, [r7, #104]	@ 0x68
200016e2:	687b      	ldr	r3, [r7, #4]
200016e4:	1ad3      	subs	r3, r2, r3
200016e6:	66fb      	str	r3, [r7, #108]	@ 0x6c

  /* Check if the size of the data is less than the remaining place in the page */
  if (current_size > Size) {
200016e8:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
200016ea:	683b      	ldr	r3, [r7, #0]
200016ec:	429a      	cmp	r2, r3
200016ee:	d901      	bls.n	200016f4 <W25Q128_OSPI_Write+0x56>
      current_size = Size;
200016f0:	683b      	ldr	r3, [r7, #0]
200016f2:	66fb      	str	r3, [r7, #108]	@ 0x6c
  }

  /* Initialize the adress variables */
  current_addr = WriteAddr;
200016f4:	687b      	ldr	r3, [r7, #4]
200016f6:	66bb      	str	r3, [r7, #104]	@ 0x68
  end_addr = WriteAddr + Size;
200016f8:	687a      	ldr	r2, [r7, #4]
200016fa:	683b      	ldr	r3, [r7, #0]
200016fc:	4413      	add	r3, r2
200016fe:	663b      	str	r3, [r7, #96]	@ 0x60

  data_addr = (uint32_t)pData;
20001700:	68bb      	ldr	r3, [r7, #8]
20001702:	667b      	str	r3, [r7, #100]	@ 0x64
  /* Perform the write page by page */
  do
  {
	/* Initialize the program command */
	/* Common Commands*/
	sCommand.OperationType      		= HAL_OSPI_OPTYPE_COMMON_CFG; 				/* Common configuration (indirect or auto-polling mode) */
20001704:	2300      	movs	r3, #0
20001706:	613b      	str	r3, [r7, #16]
	sCommand.FlashId            		= HAL_OSPI_FLASH_ID_1; 						/* Set The OCTO SPI Flash ID */
20001708:	2300      	movs	r3, #0
2000170a:	617b      	str	r3, [r7, #20]
	sCommand.InstructionDtrMode 		= HAL_OSPI_INSTRUCTION_DTR_DISABLE; 		/* Disable Instruction DDR/DTR Mode */
2000170c:	2300      	movs	r3, #0
2000170e:	627b      	str	r3, [r7, #36]	@ 0x24
	sCommand.AddressDtrMode     		= HAL_OSPI_ADDRESS_DTR_DISABLE; 			/* Disable Address DDR/DTR Mode */
20001710:	2300      	movs	r3, #0
20001712:	637b      	str	r3, [r7, #52]	@ 0x34
	sCommand.DataDtrMode				= HAL_OSPI_DATA_DTR_DISABLE; 				/* Disable Data DDR/DTR Mode */
20001714:	2300      	movs	r3, #0
20001716:	653b      	str	r3, [r7, #80]	@ 0x50
	sCommand.DQSMode            		= HAL_OSPI_DQS_DISABLE; 					/* Disable Data Strobe */
20001718:	2300      	movs	r3, #0
2000171a:	65bb      	str	r3, [r7, #88]	@ 0x58
	sCommand.SIOOMode          			= HAL_OSPI_SIOO_INST_EVERY_CMD; 			/* SIOO Mode: Send instruction on every transaction */
2000171c:	2300      	movs	r3, #0
2000171e:	65fb      	str	r3, [r7, #92]	@ 0x5c
	sCommand.AlternateBytesMode 		= HAL_OSPI_ALTERNATE_BYTES_NONE; 			/* Disable Alternate Bytes Mode */
20001720:	2300      	movs	r3, #0
20001722:	63fb      	str	r3, [r7, #60]	@ 0x3c
	sCommand.AlternateBytes				= HAL_OSPI_ALTERNATE_BYTES_NONE; 			/* Alternate Bytes = 0 */
20001724:	2300      	movs	r3, #0
20001726:	63bb      	str	r3, [r7, #56]	@ 0x38
	sCommand.AlternateBytesSize			= HAL_OSPI_ALTERNATE_BYTES_NONE; 			/* Alternate Bytes Size = 0 */
20001728:	2300      	movs	r3, #0
2000172a:	643b      	str	r3, [r7, #64]	@ 0x40
	sCommand.AlternateBytesDtrMode		= HAL_OSPI_ALTERNATE_BYTES_DTR_DISABLE; 	/* Disable Alternate Bytes DDR/DTR Mode */
2000172c:	2300      	movs	r3, #0
2000172e:	647b      	str	r3, [r7, #68]	@ 0x44
	sCommand.InstructionMode   			= HAL_OSPI_INSTRUCTION_1_LINE;				/* Instruction on a single line */
20001730:	2301      	movs	r3, #1
20001732:	61fb      	str	r3, [r7, #28]
	sCommand.InstructionSize    		= HAL_OSPI_INSTRUCTION_8_BITS;				/* 8-bit Instruction */
20001734:	2300      	movs	r3, #0
20001736:	623b      	str	r3, [r7, #32]
	sCommand.AddressSize 				= HAL_OSPI_ADDRESS_24_BITS;					/* 24-bit Address */
20001738:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
2000173c:	633b      	str	r3, [r7, #48]	@ 0x30
	/* Instruction */
	sCommand.Instruction 				= W25Q_PAGE_PROGRAM_QUAD_INP_CMD;			/* What We Do? */
2000173e:	2332      	movs	r3, #50	@ 0x32
20001740:	61bb      	str	r3, [r7, #24]
	/* Address */
	sCommand.AddressMode       			= HAL_OSPI_ADDRESS_1_LINE;					/* Define Address Lines: Address On a Single Line */
20001742:	f44f 7380 	mov.w	r3, #256	@ 0x100
20001746:	62fb      	str	r3, [r7, #44]	@ 0x2c
	sCommand.Address					= current_addr;								/* Byte Address */
20001748:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
2000174a:	62bb      	str	r3, [r7, #40]	@ 0x28
	/* Data */
	sCommand.DataMode          			= HAL_OSPI_DATA_4_LINES;					/* Define Data Lines: Data On Four Lines */
2000174c:	f04f 7340 	mov.w	r3, #50331648	@ 0x3000000
20001750:	64bb      	str	r3, [r7, #72]	@ 0x48
	sCommand.DummyCycles       			= 0;										/* Bytes Send With No Data */
20001752:	2300      	movs	r3, #0
20001754:	657b      	str	r3, [r7, #84]	@ 0x54
	sCommand.NbData            			= current_size;								/* Bytes Send With Data */
20001756:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
20001758:	64fb      	str	r3, [r7, #76]	@ 0x4c

    if (current_size == 0) {
2000175a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
2000175c:	2b00      	cmp	r3, #0
2000175e:	d101      	bne.n	20001764 <W25Q128_OSPI_Write+0xc6>
        return HAL_OK;
20001760:	2300      	movs	r3, #0
20001762:	e042      	b.n	200017ea <W25Q128_OSPI_Write+0x14c>
    }

    /* Enable write operations */
    if (W25Q128_OSPI_WriteEnable(hospi) != HAL_OK)
20001764:	68f8      	ldr	r0, [r7, #12]
20001766:	f7ff fdeb 	bl	20001340 <W25Q128_OSPI_WriteEnable>
2000176a:	4603      	mov	r3, r0
2000176c:	2b00      	cmp	r3, #0
2000176e:	d001      	beq.n	20001774 <W25Q128_OSPI_Write+0xd6>
    {
      return HAL_ERROR;
20001770:	2301      	movs	r3, #1
20001772:	e03a      	b.n	200017ea <W25Q128_OSPI_Write+0x14c>
    }

    /* Configure the command */
    if (HAL_OSPI_Command(hospi, &sCommand, HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
20001774:	f107 0310 	add.w	r3, r7, #16
20001778:	f241 3288 	movw	r2, #5000	@ 0x1388
2000177c:	4619      	mov	r1, r3
2000177e:	68f8      	ldr	r0, [r7, #12]
20001780:	f008 fc5a 	bl	2000a038 <HAL_OSPI_Command>
20001784:	4603      	mov	r3, r0
20001786:	2b00      	cmp	r3, #0
20001788:	d001      	beq.n	2000178e <W25Q128_OSPI_Write+0xf0>
    {
      return HAL_ERROR;
2000178a:	2301      	movs	r3, #1
2000178c:	e02d      	b.n	200017ea <W25Q128_OSPI_Write+0x14c>
    }

    /* Transmission of the data */
    if (HAL_OSPI_Transmit(hospi, (uint8_t*)data_addr, HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
2000178e:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
20001790:	f241 3288 	movw	r2, #5000	@ 0x1388
20001794:	4619      	mov	r1, r3
20001796:	68f8      	ldr	r0, [r7, #12]
20001798:	f008 fdca 	bl	2000a330 <HAL_OSPI_Transmit>
2000179c:	4603      	mov	r3, r0
2000179e:	2b00      	cmp	r3, #0
200017a0:	d001      	beq.n	200017a6 <W25Q128_OSPI_Write+0x108>
    {
      return HAL_ERROR;
200017a2:	2301      	movs	r3, #1
200017a4:	e021      	b.n	200017ea <W25Q128_OSPI_Write+0x14c>
    }

    /* Configure automatic polling mode to wait for end of program */
    if (W25Q128_OSPI_AutoPollingMemReady(hospi) != HAL_OK)
200017a6:	68f8      	ldr	r0, [r7, #12]
200017a8:	f7ff fe58 	bl	2000145c <W25Q128_OSPI_AutoPollingMemReady>
200017ac:	4603      	mov	r3, r0
200017ae:	2b00      	cmp	r3, #0
200017b0:	d001      	beq.n	200017b6 <W25Q128_OSPI_Write+0x118>
    {
      return HAL_ERROR;
200017b2:	2301      	movs	r3, #1
200017b4:	e019      	b.n	200017ea <W25Q128_OSPI_Write+0x14c>
    }

    /* Update the address and size variables for next page programming */
    current_addr += current_size;
200017b6:	6eba      	ldr	r2, [r7, #104]	@ 0x68
200017b8:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
200017ba:	4413      	add	r3, r2
200017bc:	66bb      	str	r3, [r7, #104]	@ 0x68
    data_addr += current_size;
200017be:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
200017c0:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
200017c2:	4413      	add	r3, r2
200017c4:	667b      	str	r3, [r7, #100]	@ 0x64
    current_size = ((current_addr + W25Q_PAGE_SIZE) > end_addr) ? (end_addr - current_addr) : W25Q_PAGE_SIZE;
200017c6:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
200017c8:	f503 7380 	add.w	r3, r3, #256	@ 0x100
200017cc:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
200017ce:	429a      	cmp	r2, r3
200017d0:	d203      	bcs.n	200017da <W25Q128_OSPI_Write+0x13c>
200017d2:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
200017d4:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
200017d6:	1ad3      	subs	r3, r2, r3
200017d8:	e001      	b.n	200017de <W25Q128_OSPI_Write+0x140>
200017da:	f44f 7380 	mov.w	r3, #256	@ 0x100
200017de:	66fb      	str	r3, [r7, #108]	@ 0x6c
  } while (current_addr <= end_addr);
200017e0:	6eba      	ldr	r2, [r7, #104]	@ 0x68
200017e2:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
200017e4:	429a      	cmp	r2, r3
200017e6:	d98d      	bls.n	20001704 <W25Q128_OSPI_Write+0x66>

  return HAL_OK;
200017e8:	2300      	movs	r3, #0
}
200017ea:	4618      	mov	r0, r3
200017ec:	3770      	adds	r7, #112	@ 0x70
200017ee:	46bd      	mov	sp, r7
200017f0:	bd80      	pop	{r7, pc}

200017f2 <W25Q128_OSPI_Read>:

/* Read Function */
HAL_StatusTypeDef W25Q128_OSPI_Read(OSPI_HandleTypeDef* hospi,uint8_t* pData, uint32_t ReadAddr, uint32_t Size)
{
200017f2:	b580      	push	{r7, lr}
200017f4:	b098      	sub	sp, #96	@ 0x60
200017f6:	af00      	add	r7, sp, #0
200017f8:	60f8      	str	r0, [r7, #12]
200017fa:	60b9      	str	r1, [r7, #8]
200017fc:	607a      	str	r2, [r7, #4]
200017fe:	603b      	str	r3, [r7, #0]
  OSPI_RegularCmdTypeDef sCommand={0};
20001800:	f107 0310 	add.w	r3, r7, #16
20001804:	2250      	movs	r2, #80	@ 0x50
20001806:	2100      	movs	r1, #0
20001808:	4618      	mov	r0, r3
2000180a:	f016 fb14 	bl	20017e36 <memset>
  /* Initialize the read command */
  /* Common Commands*/
  sCommand.OperationType      		= HAL_OSPI_OPTYPE_COMMON_CFG; 				/* Common configuration (indirect or auto-polling mode) */
2000180e:	2300      	movs	r3, #0
20001810:	613b      	str	r3, [r7, #16]
  sCommand.FlashId            		= HAL_OSPI_FLASH_ID_1; 						/* Set The OCTO SPI Flash ID */
20001812:	2300      	movs	r3, #0
20001814:	617b      	str	r3, [r7, #20]
  sCommand.InstructionDtrMode 		= HAL_OSPI_INSTRUCTION_DTR_DISABLE; 		/* Disable Instruction DDR/DTR Mode */
20001816:	2300      	movs	r3, #0
20001818:	627b      	str	r3, [r7, #36]	@ 0x24
  sCommand.AddressDtrMode     		= HAL_OSPI_ADDRESS_DTR_DISABLE; 			/* Disable Address DDR/DTR Mode */
2000181a:	2300      	movs	r3, #0
2000181c:	637b      	str	r3, [r7, #52]	@ 0x34
  sCommand.DataDtrMode				= HAL_OSPI_DATA_DTR_DISABLE; 				/* Disable Data DDR/DTR Mode */
2000181e:	2300      	movs	r3, #0
20001820:	653b      	str	r3, [r7, #80]	@ 0x50
  sCommand.DQSMode            		= HAL_OSPI_DQS_DISABLE; 					/* Disable Data Strobe */
20001822:	2300      	movs	r3, #0
20001824:	65bb      	str	r3, [r7, #88]	@ 0x58
  sCommand.SIOOMode          		= HAL_OSPI_SIOO_INST_EVERY_CMD; 			/* SIOO Mode: Send instruction on every transaction */
20001826:	2300      	movs	r3, #0
20001828:	65fb      	str	r3, [r7, #92]	@ 0x5c
  sCommand.AlternateBytesMode 		= HAL_OSPI_ALTERNATE_BYTES_NONE; 			/* Disable Alternate Bytes Mode */
2000182a:	2300      	movs	r3, #0
2000182c:	63fb      	str	r3, [r7, #60]	@ 0x3c
  sCommand.AlternateBytes			= HAL_OSPI_ALTERNATE_BYTES_NONE; 			/* Alternate Bytes = 0 */
2000182e:	2300      	movs	r3, #0
20001830:	63bb      	str	r3, [r7, #56]	@ 0x38
  sCommand.AlternateBytesSize		= HAL_OSPI_ALTERNATE_BYTES_NONE; 			/* Alternate Bytes Size = 0 */
20001832:	2300      	movs	r3, #0
20001834:	643b      	str	r3, [r7, #64]	@ 0x40
  sCommand.AlternateBytesDtrMode	= HAL_OSPI_ALTERNATE_BYTES_DTR_DISABLE; 	/* Disable Alternate Bytes DDR/DTR Mode */
20001836:	2300      	movs	r3, #0
20001838:	647b      	str	r3, [r7, #68]	@ 0x44
  sCommand.InstructionMode   		= HAL_OSPI_INSTRUCTION_1_LINE;				/* Instruction on a single line */
2000183a:	2301      	movs	r3, #1
2000183c:	61fb      	str	r3, [r7, #28]
  sCommand.InstructionSize    		= HAL_OSPI_INSTRUCTION_8_BITS;				/* 8-bit Instruction */
2000183e:	2300      	movs	r3, #0
20001840:	623b      	str	r3, [r7, #32]
  sCommand.AddressSize 				= HAL_OSPI_ADDRESS_24_BITS;					/* 24-bit Address */
20001842:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
20001846:	633b      	str	r3, [r7, #48]	@ 0x30
  /* Instruction */
  sCommand.Instruction 				= W25Q_FAST_READ_QUAD_IO_CMD;				/* What We Do? */
20001848:	23eb      	movs	r3, #235	@ 0xeb
2000184a:	61bb      	str	r3, [r7, #24]
  /* Address */
  sCommand.AddressMode       		= HAL_OSPI_ADDRESS_4_LINES;					/* Define Address Lines: Address On Four Line */
2000184c:	f44f 7340 	mov.w	r3, #768	@ 0x300
20001850:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sCommand.Address					= ReadAddr;									/* Byte Address */
20001852:	687b      	ldr	r3, [r7, #4]
20001854:	62bb      	str	r3, [r7, #40]	@ 0x28
  /* Data */
  sCommand.DataMode          		= HAL_OSPI_DATA_4_LINES;					/* Define Data Lines: Data On Four Lines */
20001856:	f04f 7340 	mov.w	r3, #50331648	@ 0x3000000
2000185a:	64bb      	str	r3, [r7, #72]	@ 0x48
  sCommand.DummyCycles       		= W25Q_DUMMY_CYCLES_READ_QUAD;										/* Bytes Send With No Data */
2000185c:	2304      	movs	r3, #4
2000185e:	657b      	str	r3, [r7, #84]	@ 0x54
  sCommand.NbData            		= Size;										/* Bytes Send With Data */
20001860:	683b      	ldr	r3, [r7, #0]
20001862:	64fb      	str	r3, [r7, #76]	@ 0x4c

  /* Configure the command */
  if (HAL_OSPI_Command(hospi, &sCommand, HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
20001864:	f107 0310 	add.w	r3, r7, #16
20001868:	f241 3288 	movw	r2, #5000	@ 0x1388
2000186c:	4619      	mov	r1, r3
2000186e:	68f8      	ldr	r0, [r7, #12]
20001870:	f008 fbe2 	bl	2000a038 <HAL_OSPI_Command>
20001874:	4603      	mov	r3, r0
20001876:	2b00      	cmp	r3, #0
20001878:	d001      	beq.n	2000187e <W25Q128_OSPI_Read+0x8c>
  {
    return HAL_ERROR;
2000187a:	2301      	movs	r3, #1
2000187c:	e00b      	b.n	20001896 <W25Q128_OSPI_Read+0xa4>
  }

  /* Reception of the data */
  if (HAL_OSPI_Receive(hospi, pData, HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
2000187e:	f241 3288 	movw	r2, #5000	@ 0x1388
20001882:	68b9      	ldr	r1, [r7, #8]
20001884:	68f8      	ldr	r0, [r7, #12]
20001886:	f008 fdc6 	bl	2000a416 <HAL_OSPI_Receive>
2000188a:	4603      	mov	r3, r0
2000188c:	2b00      	cmp	r3, #0
2000188e:	d001      	beq.n	20001894 <W25Q128_OSPI_Read+0xa2>
  {
    return HAL_ERROR;
20001890:	2301      	movs	r3, #1
20001892:	e000      	b.n	20001896 <W25Q128_OSPI_Read+0xa4>
  }

  return HAL_OK;
20001894:	2300      	movs	r3, #0
}
20001896:	4618      	mov	r0, r3
20001898:	3760      	adds	r7, #96	@ 0x60
2000189a:	46bd      	mov	sp, r7
2000189c:	bd80      	pop	{r7, pc}

2000189e <W25Q128_OSPI_EnableMemoryMappedMode>:

/* Memory Map Enable Function */
HAL_StatusTypeDef W25Q128_OSPI_EnableMemoryMappedMode(OSPI_HandleTypeDef* hospi)
{
2000189e:	b580      	push	{r7, lr}
200018a0:	b098      	sub	sp, #96	@ 0x60
200018a2:	af00      	add	r7, sp, #0
200018a4:	6078      	str	r0, [r7, #4]

    OSPI_RegularCmdTypeDef sCommand={0};
200018a6:	f107 0310 	add.w	r3, r7, #16
200018aa:	2250      	movs	r2, #80	@ 0x50
200018ac:	2100      	movs	r1, #0
200018ae:	4618      	mov	r0, r3
200018b0:	f016 fac1 	bl	20017e36 <memset>
    OSPI_MemoryMappedTypeDef sMemMappedCfg={0};
200018b4:	f107 0308 	add.w	r3, r7, #8
200018b8:	2200      	movs	r2, #0
200018ba:	601a      	str	r2, [r3, #0]
200018bc:	605a      	str	r2, [r3, #4]

    /* Enable Memory-Mapped mode-------------------------------------------------- */
	/* Common Commands*/
    sCommand.OperationType      	= HAL_OSPI_OPTYPE_READ_CFG; 				/* Read Configuration (Memory-Mapped Mode) */
200018be:	2301      	movs	r3, #1
200018c0:	613b      	str	r3, [r7, #16]
    sCommand.FlashId            	= HAL_OSPI_FLASH_ID_1; 						/* Set The OCTO SPI Flash ID */
200018c2:	2300      	movs	r3, #0
200018c4:	617b      	str	r3, [r7, #20]
    sCommand.InstructionDtrMode 	= HAL_OSPI_INSTRUCTION_DTR_DISABLE; 		/* Disable Instruction DDR/DTR Mode */
200018c6:	2300      	movs	r3, #0
200018c8:	627b      	str	r3, [r7, #36]	@ 0x24
    sCommand.AddressDtrMode     	= HAL_OSPI_ADDRESS_DTR_DISABLE; 			/* Disable Address DDR/DTR Mode */
200018ca:	2300      	movs	r3, #0
200018cc:	637b      	str	r3, [r7, #52]	@ 0x34
    sCommand.DataDtrMode			= HAL_OSPI_DATA_DTR_DISABLE; 				/* Disable Data DDR/DTR Mode */
200018ce:	2300      	movs	r3, #0
200018d0:	653b      	str	r3, [r7, #80]	@ 0x50
    sCommand.DQSMode            	= HAL_OSPI_DQS_DISABLE; 					/* Disable Data Strobe */
200018d2:	2300      	movs	r3, #0
200018d4:	65bb      	str	r3, [r7, #88]	@ 0x58
    sCommand.SIOOMode          		= HAL_OSPI_SIOO_INST_EVERY_CMD; 			/* SIOO Mode: Send instruction on every transaction */
200018d6:	2300      	movs	r3, #0
200018d8:	65fb      	str	r3, [r7, #92]	@ 0x5c
    sCommand.AlternateBytesMode 	= HAL_OSPI_ALTERNATE_BYTES_NONE; 			/* Disable Alternate Bytes Mode */
200018da:	2300      	movs	r3, #0
200018dc:	63fb      	str	r3, [r7, #60]	@ 0x3c
    sCommand.AlternateBytes			= HAL_OSPI_ALTERNATE_BYTES_NONE; 			/* Alternate Bytes = 0 */
200018de:	2300      	movs	r3, #0
200018e0:	63bb      	str	r3, [r7, #56]	@ 0x38
    sCommand.AlternateBytesSize		= HAL_OSPI_ALTERNATE_BYTES_NONE; 			/* Alternate Bytes Size = 0 */
200018e2:	2300      	movs	r3, #0
200018e4:	643b      	str	r3, [r7, #64]	@ 0x40
    sCommand.AlternateBytesDtrMode	= HAL_OSPI_ALTERNATE_BYTES_DTR_DISABLE; 	/* Disable Alternate Bytes DDR/DTR Mode */
200018e6:	2300      	movs	r3, #0
200018e8:	647b      	str	r3, [r7, #68]	@ 0x44
    sCommand.InstructionMode   		= HAL_OSPI_INSTRUCTION_1_LINE;				/* Instruction on a single line */
200018ea:	2301      	movs	r3, #1
200018ec:	61fb      	str	r3, [r7, #28]
    sCommand.InstructionSize    	= HAL_OSPI_INSTRUCTION_8_BITS;				/* 8-bit Instruction */
200018ee:	2300      	movs	r3, #0
200018f0:	623b      	str	r3, [r7, #32]
    sCommand.AddressSize 			= HAL_OSPI_ADDRESS_24_BITS;					/* 24-bit Address */
200018f2:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
200018f6:	633b      	str	r3, [r7, #48]	@ 0x30
    /* Instruction */
    sCommand.Instruction 			= W25Q_FAST_READ_QUAD_IO_CMD;				/* What We Do? */
200018f8:	23eb      	movs	r3, #235	@ 0xeb
200018fa:	61bb      	str	r3, [r7, #24]
    /* Address */
    sCommand.AddressMode       		= HAL_OSPI_ADDRESS_4_LINES;					/* Define Address Lines: Address On Four Lines */
200018fc:	f44f 7340 	mov.w	r3, #768	@ 0x300
20001900:	62fb      	str	r3, [r7, #44]	@ 0x2c
    sCommand.Address				= 0;										/* Byte Address */
20001902:	2300      	movs	r3, #0
20001904:	62bb      	str	r3, [r7, #40]	@ 0x28
    /* Data */
    sCommand.DataMode          		= HAL_OSPI_DATA_4_LINES;					/* Define Data Lines: Data On Four Lines */
20001906:	f04f 7340 	mov.w	r3, #50331648	@ 0x3000000
2000190a:	64bb      	str	r3, [r7, #72]	@ 0x48
    sCommand.DummyCycles       		= W25Q_DUMMY_CYCLES_READ_QUAD;				/* Bytes Send With No Data */
2000190c:	2304      	movs	r3, #4
2000190e:	657b      	str	r3, [r7, #84]	@ 0x54
    sCommand.NbData            		= 0;										/* Bytes Send With Data */
20001910:	2300      	movs	r3, #0
20001912:	64fb      	str	r3, [r7, #76]	@ 0x4c

    if (HAL_OSPI_Command(hospi, &sCommand, HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK) {
20001914:	f107 0310 	add.w	r3, r7, #16
20001918:	f241 3288 	movw	r2, #5000	@ 0x1388
2000191c:	4619      	mov	r1, r3
2000191e:	6878      	ldr	r0, [r7, #4]
20001920:	f008 fb8a 	bl	2000a038 <HAL_OSPI_Command>
20001924:	4603      	mov	r3, r0
20001926:	2b00      	cmp	r3, #0
20001928:	d001      	beq.n	2000192e <W25Q128_OSPI_EnableMemoryMappedMode+0x90>
        return HAL_ERROR;
2000192a:	2301      	movs	r3, #1
2000192c:	e045      	b.n	200019ba <W25Q128_OSPI_EnableMemoryMappedMode+0x11c>
    }

    /* Initialize the program command */
	/* Common Commands*/
    sCommand.OperationType      	= HAL_OSPI_OPTYPE_WRITE_CFG; 				/* Write Configuration (Memory-Mapped Mode)) */
2000192e:	2302      	movs	r3, #2
20001930:	613b      	str	r3, [r7, #16]
    sCommand.FlashId            	= HAL_OSPI_FLASH_ID_1; 						/* Set The OCTO SPI Flash ID */
20001932:	2300      	movs	r3, #0
20001934:	617b      	str	r3, [r7, #20]
    sCommand.InstructionDtrMode 	= HAL_OSPI_INSTRUCTION_DTR_DISABLE; 		/* Disable Instruction DDR/DTR Mode */
20001936:	2300      	movs	r3, #0
20001938:	627b      	str	r3, [r7, #36]	@ 0x24
    sCommand.AddressDtrMode     	= HAL_OSPI_ADDRESS_DTR_DISABLE; 			/* Disable Address DDR/DTR Mode */
2000193a:	2300      	movs	r3, #0
2000193c:	637b      	str	r3, [r7, #52]	@ 0x34
    sCommand.DataDtrMode			= HAL_OSPI_DATA_DTR_DISABLE; 				/* Disable Data DDR/DTR Mode */
2000193e:	2300      	movs	r3, #0
20001940:	653b      	str	r3, [r7, #80]	@ 0x50
    sCommand.DQSMode            	= HAL_OSPI_DQS_DISABLE; 					/* Disable Data Strobe */
20001942:	2300      	movs	r3, #0
20001944:	65bb      	str	r3, [r7, #88]	@ 0x58
    sCommand.SIOOMode          		= HAL_OSPI_SIOO_INST_EVERY_CMD; 			/* SIOO Mode: Send instruction on every transaction */
20001946:	2300      	movs	r3, #0
20001948:	65fb      	str	r3, [r7, #92]	@ 0x5c
    sCommand.AlternateBytesMode 	= HAL_OSPI_ALTERNATE_BYTES_NONE; 			/* Disable Alternate Bytes Mode */
2000194a:	2300      	movs	r3, #0
2000194c:	63fb      	str	r3, [r7, #60]	@ 0x3c
    sCommand.AlternateBytes			= HAL_OSPI_ALTERNATE_BYTES_NONE; 			/* Alternate Bytes = 0 */
2000194e:	2300      	movs	r3, #0
20001950:	63bb      	str	r3, [r7, #56]	@ 0x38
    sCommand.AlternateBytesSize		= HAL_OSPI_ALTERNATE_BYTES_NONE; 			/* Alternate Bytes Size = 0 */
20001952:	2300      	movs	r3, #0
20001954:	643b      	str	r3, [r7, #64]	@ 0x40
    sCommand.AlternateBytesDtrMode	= HAL_OSPI_ALTERNATE_BYTES_DTR_DISABLE; 	/* Disable Alternate Bytes DDR/DTR Mode */
20001956:	2300      	movs	r3, #0
20001958:	647b      	str	r3, [r7, #68]	@ 0x44
    sCommand.InstructionMode   		= HAL_OSPI_INSTRUCTION_1_LINE;				/* Instruction on a single line */
2000195a:	2301      	movs	r3, #1
2000195c:	61fb      	str	r3, [r7, #28]
    sCommand.InstructionSize    	= HAL_OSPI_INSTRUCTION_8_BITS;				/* 8-bit Instruction */
2000195e:	2300      	movs	r3, #0
20001960:	623b      	str	r3, [r7, #32]
    sCommand.AddressSize 			= HAL_OSPI_ADDRESS_24_BITS;					/* 24-bit Address */
20001962:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
20001966:	633b      	str	r3, [r7, #48]	@ 0x30
    /* Instruction */
    sCommand.Instruction 			= W25Q_PAGE_PROGRAM_QUAD_INP_CMD;			/* What We Do? */
20001968:	2332      	movs	r3, #50	@ 0x32
2000196a:	61bb      	str	r3, [r7, #24]
    /* Address */
    sCommand.AddressMode       		= HAL_OSPI_ADDRESS_1_LINE;					/* Define Address Lines: Address On a Single Line */
2000196c:	f44f 7380 	mov.w	r3, #256	@ 0x100
20001970:	62fb      	str	r3, [r7, #44]	@ 0x2c
    sCommand.Address				= 0;										/* Byte Address */
20001972:	2300      	movs	r3, #0
20001974:	62bb      	str	r3, [r7, #40]	@ 0x28
    /* Data */
    sCommand.DataMode          		= HAL_OSPI_DATA_4_LINES;					/* Define Data Lines: Data On Four Lines */
20001976:	f04f 7340 	mov.w	r3, #50331648	@ 0x3000000
2000197a:	64bb      	str	r3, [r7, #72]	@ 0x48
    sCommand.DummyCycles       		= 0;										/* Bytes Send With No Data */
2000197c:	2300      	movs	r3, #0
2000197e:	657b      	str	r3, [r7, #84]	@ 0x54
    sCommand.NbData            		= 0;										/* Bytes Send With Data */
20001980:	2300      	movs	r3, #0
20001982:	64fb      	str	r3, [r7, #76]	@ 0x4c

    if (HAL_OSPI_Command(hospi, &sCommand, HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK) {
20001984:	f107 0310 	add.w	r3, r7, #16
20001988:	f241 3288 	movw	r2, #5000	@ 0x1388
2000198c:	4619      	mov	r1, r3
2000198e:	6878      	ldr	r0, [r7, #4]
20001990:	f008 fb52 	bl	2000a038 <HAL_OSPI_Command>
20001994:	4603      	mov	r3, r0
20001996:	2b00      	cmp	r3, #0
20001998:	d001      	beq.n	2000199e <W25Q128_OSPI_EnableMemoryMappedMode+0x100>
        return HAL_ERROR;
2000199a:	2301      	movs	r3, #1
2000199c:	e00d      	b.n	200019ba <W25Q128_OSPI_EnableMemoryMappedMode+0x11c>
    }

    /* Initialize Memory Mapped Command */
    sMemMappedCfg.TimeOutActivation 	= HAL_OSPI_TIMEOUT_COUNTER_DISABLE;		/* Timeout counter disabled, nCS remains active */
2000199e:	2300      	movs	r3, #0
200019a0:	60bb      	str	r3, [r7, #8]

    if (HAL_OSPI_MemoryMapped(hospi, &sMemMappedCfg) != HAL_OK) {
200019a2:	f107 0308 	add.w	r3, r7, #8
200019a6:	4619      	mov	r1, r3
200019a8:	6878      	ldr	r0, [r7, #4]
200019aa:	f009 fa17 	bl	2000addc <HAL_OSPI_MemoryMapped>
200019ae:	4603      	mov	r3, r0
200019b0:	2b00      	cmp	r3, #0
200019b2:	d001      	beq.n	200019b8 <W25Q128_OSPI_EnableMemoryMappedMode+0x11a>
        return HAL_ERROR;
200019b4:	2301      	movs	r3, #1
200019b6:	e000      	b.n	200019ba <W25Q128_OSPI_EnableMemoryMappedMode+0x11c>
    }

    return HAL_OK;
200019b8:	2300      	movs	r3, #0
}
200019ba:	4618      	mov	r0, r3
200019bc:	3760      	adds	r7, #96	@ 0x60
200019be:	46bd      	mov	sp, r7
200019c0:	bd80      	pop	{r7, pc}

200019c2 <W25Q128_IsBusy>:

/* Check Chip is Busy Function */
HAL_StatusTypeDef W25Q128_IsBusy(OSPI_HandleTypeDef* hospi)
{
200019c2:	b580      	push	{r7, lr}
200019c4:	b084      	sub	sp, #16
200019c6:	af00      	add	r7, sp, #0
200019c8:	6078      	str	r0, [r7, #4]
	HAL_StatusTypeDef state;
	uint8_t status_rgister = {0};
200019ca:	2300      	movs	r3, #0
200019cc:	73bb      	strb	r3, [r7, #14]

	state = W25Q128_Read_Status_Registers(hospi, &status_rgister, 1);
200019ce:	f107 030e 	add.w	r3, r7, #14
200019d2:	2201      	movs	r2, #1
200019d4:	4619      	mov	r1, r3
200019d6:	6878      	ldr	r0, [r7, #4]
200019d8:	f000 f816 	bl	20001a08 <W25Q128_Read_Status_Registers>
200019dc:	4603      	mov	r3, r0
200019de:	73fb      	strb	r3, [r7, #15]
	if (state != HAL_OK)
200019e0:	7bfb      	ldrb	r3, [r7, #15]
200019e2:	2b00      	cmp	r3, #0
200019e4:	d001      	beq.n	200019ea <W25Q128_IsBusy+0x28>
		return state;
200019e6:	7bfb      	ldrb	r3, [r7, #15]
200019e8:	e00a      	b.n	20001a00 <W25Q128_IsBusy+0x3e>

	status_rgister = status_rgister & 0b1;
200019ea:	7bbb      	ldrb	r3, [r7, #14]
200019ec:	f003 0301 	and.w	r3, r3, #1
200019f0:	b2db      	uxtb	r3, r3
200019f2:	73bb      	strb	r3, [r7, #14]

	return status_rgister ? HAL_ERROR : HAL_OK;
200019f4:	7bbb      	ldrb	r3, [r7, #14]
200019f6:	2b00      	cmp	r3, #0
200019f8:	bf14      	ite	ne
200019fa:	2301      	movne	r3, #1
200019fc:	2300      	moveq	r3, #0
200019fe:	b2db      	uxtb	r3, r3
}
20001a00:	4618      	mov	r0, r3
20001a02:	3710      	adds	r7, #16
20001a04:	46bd      	mov	sp, r7
20001a06:	bd80      	pop	{r7, pc}

20001a08 <W25Q128_Read_Status_Registers>:

/* Read Status Registers Function */
HAL_StatusTypeDef W25Q128_Read_Status_Registers(OSPI_HandleTypeDef* hospi, uint8_t* register_data, uint8_t register_num)
{
20001a08:	b580      	push	{r7, lr}
20001a0a:	b098      	sub	sp, #96	@ 0x60
20001a0c:	af00      	add	r7, sp, #0
20001a0e:	60f8      	str	r0, [r7, #12]
20001a10:	60b9      	str	r1, [r7, #8]
20001a12:	4613      	mov	r3, r2
20001a14:	71fb      	strb	r3, [r7, #7]
	OSPI_RegularCmdTypeDef sCommand={0};
20001a16:	f107 0310 	add.w	r3, r7, #16
20001a1a:	2250      	movs	r2, #80	@ 0x50
20001a1c:	2100      	movs	r1, #0
20001a1e:	4618      	mov	r0, r3
20001a20:	f016 fa09 	bl	20017e36 <memset>

	/* Common Commands*/
    sCommand.OperationType      	= HAL_OSPI_OPTYPE_COMMON_CFG; 				/* Common configuration (indirect or auto-polling mode) */
20001a24:	2300      	movs	r3, #0
20001a26:	613b      	str	r3, [r7, #16]
    sCommand.FlashId            	= HAL_OSPI_FLASH_ID_1; 						/* Set The OCTO SPI Flash ID */
20001a28:	2300      	movs	r3, #0
20001a2a:	617b      	str	r3, [r7, #20]
    sCommand.InstructionDtrMode 	= HAL_OSPI_INSTRUCTION_DTR_DISABLE; 		/* Disable Instruction DDR/DTR Mode */
20001a2c:	2300      	movs	r3, #0
20001a2e:	627b      	str	r3, [r7, #36]	@ 0x24
    sCommand.AddressDtrMode     	= HAL_OSPI_ADDRESS_DTR_DISABLE; 			/* Disable Address DDR/DTR Mode */
20001a30:	2300      	movs	r3, #0
20001a32:	637b      	str	r3, [r7, #52]	@ 0x34
    sCommand.DataDtrMode			= HAL_OSPI_DATA_DTR_DISABLE; 				/* Disable Data DDR/DTR Mode */
20001a34:	2300      	movs	r3, #0
20001a36:	653b      	str	r3, [r7, #80]	@ 0x50
    sCommand.DQSMode            	= HAL_OSPI_DQS_DISABLE; 					/* Disable Data Strobe */
20001a38:	2300      	movs	r3, #0
20001a3a:	65bb      	str	r3, [r7, #88]	@ 0x58
    sCommand.SIOOMode          		= HAL_OSPI_SIOO_INST_EVERY_CMD; 			/* SIOO Mode: Send instruction on every transaction */
20001a3c:	2300      	movs	r3, #0
20001a3e:	65fb      	str	r3, [r7, #92]	@ 0x5c
    sCommand.AlternateBytesMode 	= HAL_OSPI_ALTERNATE_BYTES_NONE; 			/* Disable Alternate Bytes Mode */
20001a40:	2300      	movs	r3, #0
20001a42:	63fb      	str	r3, [r7, #60]	@ 0x3c
    sCommand.AlternateBytes			= HAL_OSPI_ALTERNATE_BYTES_NONE; 			/* Alternate Bytes = 0 */
20001a44:	2300      	movs	r3, #0
20001a46:	63bb      	str	r3, [r7, #56]	@ 0x38
    sCommand.AlternateBytesSize		= HAL_OSPI_ALTERNATE_BYTES_NONE; 			/* Alternate Bytes Size = 0 */
20001a48:	2300      	movs	r3, #0
20001a4a:	643b      	str	r3, [r7, #64]	@ 0x40
    sCommand.AlternateBytesDtrMode	= HAL_OSPI_ALTERNATE_BYTES_DTR_DISABLE; 	/* Disable Alternate Bytes DDR/DTR Mode */
20001a4c:	2300      	movs	r3, #0
20001a4e:	647b      	str	r3, [r7, #68]	@ 0x44
    sCommand.InstructionMode   		= HAL_OSPI_INSTRUCTION_1_LINE;				/* Instruction on a single line */
20001a50:	2301      	movs	r3, #1
20001a52:	61fb      	str	r3, [r7, #28]
    sCommand.InstructionSize    	= HAL_OSPI_INSTRUCTION_8_BITS;				/* 8-bit Instruction */
20001a54:	2300      	movs	r3, #0
20001a56:	623b      	str	r3, [r7, #32]
    sCommand.AddressSize 			= HAL_OSPI_ADDRESS_24_BITS;					/* 24-bit Address */
20001a58:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
20001a5c:	633b      	str	r3, [r7, #48]	@ 0x30
    /* Instruction */
    sCommand.Instruction 			= 0;										/* What We Do? */
20001a5e:	2300      	movs	r3, #0
20001a60:	61bb      	str	r3, [r7, #24]
    /* Address */
    sCommand.AddressMode       		= HAL_OSPI_ADDRESS_NONE;					/* Define Address Lines: No Address */
20001a62:	2300      	movs	r3, #0
20001a64:	62fb      	str	r3, [r7, #44]	@ 0x2c
    sCommand.Address				= 0;										/* Byte Address */
20001a66:	2300      	movs	r3, #0
20001a68:	62bb      	str	r3, [r7, #40]	@ 0x28
    /* Data */
    sCommand.DataMode          		= HAL_OSPI_DATA_1_LINE;						/* Define Data Lines: Data On a Single Line */
20001a6a:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
20001a6e:	64bb      	str	r3, [r7, #72]	@ 0x48
    sCommand.DummyCycles       		= 0;										/* Bytes Send With No Data */
20001a70:	2300      	movs	r3, #0
20001a72:	657b      	str	r3, [r7, #84]	@ 0x54
    sCommand.NbData            		= 1;										/* Bytes Send With Data */
20001a74:	2301      	movs	r3, #1
20001a76:	64fb      	str	r3, [r7, #76]	@ 0x4c

	if (register_num == 1)
20001a78:	79fb      	ldrb	r3, [r7, #7]
20001a7a:	2b01      	cmp	r3, #1
20001a7c:	d102      	bne.n	20001a84 <W25Q128_Read_Status_Registers+0x7c>
		sCommand.Instruction = W25Q_READ_SR1_CMD;
20001a7e:	2305      	movs	r3, #5
20001a80:	61bb      	str	r3, [r7, #24]
20001a82:	e00d      	b.n	20001aa0 <W25Q128_Read_Status_Registers+0x98>
	else if (register_num == 2)
20001a84:	79fb      	ldrb	r3, [r7, #7]
20001a86:	2b02      	cmp	r3, #2
20001a88:	d102      	bne.n	20001a90 <W25Q128_Read_Status_Registers+0x88>
		sCommand.Instruction = W25Q_READ_SR2_CMD;
20001a8a:	2335      	movs	r3, #53	@ 0x35
20001a8c:	61bb      	str	r3, [r7, #24]
20001a8e:	e007      	b.n	20001aa0 <W25Q128_Read_Status_Registers+0x98>
	else if (register_num == 3)
20001a90:	79fb      	ldrb	r3, [r7, #7]
20001a92:	2b03      	cmp	r3, #3
20001a94:	d102      	bne.n	20001a9c <W25Q128_Read_Status_Registers+0x94>
		sCommand.Instruction = W25Q_READ_SR3_CMD;
20001a96:	2315      	movs	r3, #21
20001a98:	61bb      	str	r3, [r7, #24]
20001a9a:	e001      	b.n	20001aa0 <W25Q128_Read_Status_Registers+0x98>
	else
		return HAL_ERROR;
20001a9c:	2301      	movs	r3, #1
20001a9e:	e018      	b.n	20001ad2 <W25Q128_Read_Status_Registers+0xca>

    if (HAL_OSPI_Command(hospi, &sCommand, HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
20001aa0:	f107 0310 	add.w	r3, r7, #16
20001aa4:	f241 3288 	movw	r2, #5000	@ 0x1388
20001aa8:	4619      	mov	r1, r3
20001aaa:	68f8      	ldr	r0, [r7, #12]
20001aac:	f008 fac4 	bl	2000a038 <HAL_OSPI_Command>
20001ab0:	4603      	mov	r3, r0
20001ab2:	2b00      	cmp	r3, #0
20001ab4:	d001      	beq.n	20001aba <W25Q128_Read_Status_Registers+0xb2>
    {
        return HAL_ERROR;
20001ab6:	2301      	movs	r3, #1
20001ab8:	e00b      	b.n	20001ad2 <W25Q128_Read_Status_Registers+0xca>
    }

    if (HAL_OSPI_Receive(hospi, register_data, HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
20001aba:	f241 3288 	movw	r2, #5000	@ 0x1388
20001abe:	68b9      	ldr	r1, [r7, #8]
20001ac0:	68f8      	ldr	r0, [r7, #12]
20001ac2:	f008 fca8 	bl	2000a416 <HAL_OSPI_Receive>
20001ac6:	4603      	mov	r3, r0
20001ac8:	2b00      	cmp	r3, #0
20001aca:	d001      	beq.n	20001ad0 <W25Q128_Read_Status_Registers+0xc8>
    {
        return HAL_ERROR;
20001acc:	2301      	movs	r3, #1
20001ace:	e000      	b.n	20001ad2 <W25Q128_Read_Status_Registers+0xca>
    }

	return HAL_OK;
20001ad0:	2300      	movs	r3, #0
}
20001ad2:	4618      	mov	r0, r3
20001ad4:	3760      	adds	r7, #96	@ 0x60
20001ad6:	46bd      	mov	sp, r7
20001ad8:	bd80      	pop	{r7, pc}

20001ada <W25Q128_Write_Status_Registers>:

/* Write Status Registers Function */
HAL_StatusTypeDef W25Q128_Write_Status_Registers(OSPI_HandleTypeDef* hospi, uint8_t reg_data, uint8_t reg_num)
{
20001ada:	b580      	push	{r7, lr}
20001adc:	b096      	sub	sp, #88	@ 0x58
20001ade:	af00      	add	r7, sp, #0
20001ae0:	6078      	str	r0, [r7, #4]
20001ae2:	460b      	mov	r3, r1
20001ae4:	70fb      	strb	r3, [r7, #3]
20001ae6:	4613      	mov	r3, r2
20001ae8:	70bb      	strb	r3, [r7, #2]
	OSPI_RegularCmdTypeDef sCommand;

	/* Common Commands*/
    sCommand.OperationType      	= HAL_OSPI_OPTYPE_COMMON_CFG; 				/* Common configuration (indirect or auto-polling mode) */
20001aea:	2300      	movs	r3, #0
20001aec:	60bb      	str	r3, [r7, #8]
    sCommand.FlashId            	= HAL_OSPI_FLASH_ID_1; 						/* Set The OCTO SPI Flash ID */
20001aee:	2300      	movs	r3, #0
20001af0:	60fb      	str	r3, [r7, #12]
    sCommand.InstructionDtrMode 	= HAL_OSPI_INSTRUCTION_DTR_DISABLE; 		/* Disable Instruction DDR/DTR Mode */
20001af2:	2300      	movs	r3, #0
20001af4:	61fb      	str	r3, [r7, #28]
    sCommand.AddressDtrMode     	= HAL_OSPI_ADDRESS_DTR_DISABLE; 			/* Disable Address DDR/DTR Mode */
20001af6:	2300      	movs	r3, #0
20001af8:	62fb      	str	r3, [r7, #44]	@ 0x2c
    sCommand.DataDtrMode			= HAL_OSPI_DATA_DTR_DISABLE; 				/* Disable Data DDR/DTR Mode */
20001afa:	2300      	movs	r3, #0
20001afc:	64bb      	str	r3, [r7, #72]	@ 0x48
    sCommand.DQSMode            	= HAL_OSPI_DQS_DISABLE; 					/* Disable Data Strobe */
20001afe:	2300      	movs	r3, #0
20001b00:	653b      	str	r3, [r7, #80]	@ 0x50
    sCommand.SIOOMode          		= HAL_OSPI_SIOO_INST_EVERY_CMD; 			/* SIOO Mode: Send instruction on every transaction */
20001b02:	2300      	movs	r3, #0
20001b04:	657b      	str	r3, [r7, #84]	@ 0x54
    sCommand.AlternateBytesMode 	= HAL_OSPI_ALTERNATE_BYTES_NONE; 			/* Disable Alternate Bytes Mode */
20001b06:	2300      	movs	r3, #0
20001b08:	637b      	str	r3, [r7, #52]	@ 0x34
    sCommand.AlternateBytes			= HAL_OSPI_ALTERNATE_BYTES_NONE; 			/* Alternate Bytes = 0 */
20001b0a:	2300      	movs	r3, #0
20001b0c:	633b      	str	r3, [r7, #48]	@ 0x30
    sCommand.AlternateBytesSize		= HAL_OSPI_ALTERNATE_BYTES_NONE; 			/* Alternate Bytes Size = 0 */
20001b0e:	2300      	movs	r3, #0
20001b10:	63bb      	str	r3, [r7, #56]	@ 0x38
    sCommand.AlternateBytesDtrMode	= HAL_OSPI_ALTERNATE_BYTES_DTR_DISABLE; 	/* Disable Alternate Bytes DDR/DTR Mode */
20001b12:	2300      	movs	r3, #0
20001b14:	63fb      	str	r3, [r7, #60]	@ 0x3c
    sCommand.InstructionMode   		= HAL_OSPI_INSTRUCTION_1_LINE;				/* Instruction on a single line */
20001b16:	2301      	movs	r3, #1
20001b18:	617b      	str	r3, [r7, #20]
    sCommand.InstructionSize    	= HAL_OSPI_INSTRUCTION_8_BITS;				/* 8-bit Instruction */
20001b1a:	2300      	movs	r3, #0
20001b1c:	61bb      	str	r3, [r7, #24]
    sCommand.AddressSize 			= HAL_OSPI_ADDRESS_24_BITS;					/* 24-bit Address */
20001b1e:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
20001b22:	62bb      	str	r3, [r7, #40]	@ 0x28
    /* Instruction */
    sCommand.Instruction 			= W25Q_WRITE_DISABLE_CMD;					/* What We Do? */
20001b24:	2304      	movs	r3, #4
20001b26:	613b      	str	r3, [r7, #16]
    /* Address */
    sCommand.AddressMode       		= HAL_OSPI_ADDRESS_NONE;					/* Define Address Lines: No Address */
20001b28:	2300      	movs	r3, #0
20001b2a:	627b      	str	r3, [r7, #36]	@ 0x24
    sCommand.Address				= 0;										/* Byte Address */
20001b2c:	2300      	movs	r3, #0
20001b2e:	623b      	str	r3, [r7, #32]
    /* Data */
    sCommand.DataMode          		= HAL_OSPI_DATA_NONE;						/* Define Data Lines: No Data */
20001b30:	2300      	movs	r3, #0
20001b32:	643b      	str	r3, [r7, #64]	@ 0x40
    sCommand.DummyCycles       		= 0;										/* Bytes Send With No Data */
20001b34:	2300      	movs	r3, #0
20001b36:	64fb      	str	r3, [r7, #76]	@ 0x4c
    sCommand.NbData            		= 0;										/* Bytes Send With Data */
20001b38:	2300      	movs	r3, #0
20001b3a:	647b      	str	r3, [r7, #68]	@ 0x44

	if (HAL_OSPI_Command(hospi, &sCommand, HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK) {
20001b3c:	f107 0308 	add.w	r3, r7, #8
20001b40:	f241 3288 	movw	r2, #5000	@ 0x1388
20001b44:	4619      	mov	r1, r3
20001b46:	6878      	ldr	r0, [r7, #4]
20001b48:	f008 fa76 	bl	2000a038 <HAL_OSPI_Command>
20001b4c:	4603      	mov	r3, r0
20001b4e:	2b00      	cmp	r3, #0
20001b50:	d001      	beq.n	20001b56 <W25Q128_Write_Status_Registers+0x7c>
		return HAL_ERROR;
20001b52:	2301      	movs	r3, #1
20001b54:	e061      	b.n	20001c1a <W25Q128_Write_Status_Registers+0x140>
	}
	if (W25Q128_OSPI_AutoPollingMemReady(hospi) != HAL_OK) {
20001b56:	6878      	ldr	r0, [r7, #4]
20001b58:	f7ff fc80 	bl	2000145c <W25Q128_OSPI_AutoPollingMemReady>
20001b5c:	4603      	mov	r3, r0
20001b5e:	2b00      	cmp	r3, #0
20001b60:	d001      	beq.n	20001b66 <W25Q128_Write_Status_Registers+0x8c>
        return HAL_ERROR;
20001b62:	2301      	movs	r3, #1
20001b64:	e059      	b.n	20001c1a <W25Q128_Write_Status_Registers+0x140>
    }

	sCommand.Instruction 			= W25Q_ENABLE_VOLATILE_SR_CMD;				/* What We Do? */
20001b66:	2350      	movs	r3, #80	@ 0x50
20001b68:	613b      	str	r3, [r7, #16]
	if (HAL_OSPI_Command(hospi, &sCommand, HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK) {
20001b6a:	f107 0308 	add.w	r3, r7, #8
20001b6e:	f241 3288 	movw	r2, #5000	@ 0x1388
20001b72:	4619      	mov	r1, r3
20001b74:	6878      	ldr	r0, [r7, #4]
20001b76:	f008 fa5f 	bl	2000a038 <HAL_OSPI_Command>
20001b7a:	4603      	mov	r3, r0
20001b7c:	2b00      	cmp	r3, #0
20001b7e:	d001      	beq.n	20001b84 <W25Q128_Write_Status_Registers+0xaa>
		return HAL_ERROR;
20001b80:	2301      	movs	r3, #1
20001b82:	e04a      	b.n	20001c1a <W25Q128_Write_Status_Registers+0x140>
	}
	if (W25Q128_OSPI_AutoPollingMemReady(hospi) != HAL_OK) {
20001b84:	6878      	ldr	r0, [r7, #4]
20001b86:	f7ff fc69 	bl	2000145c <W25Q128_OSPI_AutoPollingMemReady>
20001b8a:	4603      	mov	r3, r0
20001b8c:	2b00      	cmp	r3, #0
20001b8e:	d001      	beq.n	20001b94 <W25Q128_Write_Status_Registers+0xba>
        return HAL_ERROR;
20001b90:	2301      	movs	r3, #1
20001b92:	e042      	b.n	20001c1a <W25Q128_Write_Status_Registers+0x140>
    }

	if (reg_num == 1)
20001b94:	78bb      	ldrb	r3, [r7, #2]
20001b96:	2b01      	cmp	r3, #1
20001b98:	d102      	bne.n	20001ba0 <W25Q128_Write_Status_Registers+0xc6>
		sCommand.Instruction = W25Q_WRITE_SR1_CMD;
20001b9a:	2301      	movs	r3, #1
20001b9c:	613b      	str	r3, [r7, #16]
20001b9e:	e00d      	b.n	20001bbc <W25Q128_Write_Status_Registers+0xe2>
	else if (reg_num == 2)
20001ba0:	78bb      	ldrb	r3, [r7, #2]
20001ba2:	2b02      	cmp	r3, #2
20001ba4:	d102      	bne.n	20001bac <W25Q128_Write_Status_Registers+0xd2>
		sCommand.Instruction = W25Q_WRITE_SR2_CMD;
20001ba6:	2331      	movs	r3, #49	@ 0x31
20001ba8:	613b      	str	r3, [r7, #16]
20001baa:	e007      	b.n	20001bbc <W25Q128_Write_Status_Registers+0xe2>
	else if (reg_num == 3)
20001bac:	78bb      	ldrb	r3, [r7, #2]
20001bae:	2b03      	cmp	r3, #3
20001bb0:	d102      	bne.n	20001bb8 <W25Q128_Write_Status_Registers+0xde>
		sCommand.Instruction = W25Q_WRITE_SR3_CMD;
20001bb2:	2311      	movs	r3, #17
20001bb4:	613b      	str	r3, [r7, #16]
20001bb6:	e001      	b.n	20001bbc <W25Q128_Write_Status_Registers+0xe2>
	else
		return HAL_ERROR;
20001bb8:	2301      	movs	r3, #1
20001bba:	e02e      	b.n	20001c1a <W25Q128_Write_Status_Registers+0x140>

	sCommand.DataMode          		= HAL_OSPI_DATA_1_LINE;
20001bbc:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
20001bc0:	643b      	str	r3, [r7, #64]	@ 0x40
	sCommand.NbData            		= 1;
20001bc2:	2301      	movs	r3, #1
20001bc4:	647b      	str	r3, [r7, #68]	@ 0x44

	if (W25Q128_OSPI_WriteEnable(hospi) != HAL_OK) {
20001bc6:	6878      	ldr	r0, [r7, #4]
20001bc8:	f7ff fbba 	bl	20001340 <W25Q128_OSPI_WriteEnable>
20001bcc:	4603      	mov	r3, r0
20001bce:	2b00      	cmp	r3, #0
20001bd0:	d001      	beq.n	20001bd6 <W25Q128_Write_Status_Registers+0xfc>
		return HAL_ERROR;
20001bd2:	2301      	movs	r3, #1
20001bd4:	e021      	b.n	20001c1a <W25Q128_Write_Status_Registers+0x140>
	}

	if (HAL_OSPI_Command(hospi, &sCommand, HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK) {
20001bd6:	f107 0308 	add.w	r3, r7, #8
20001bda:	f241 3288 	movw	r2, #5000	@ 0x1388
20001bde:	4619      	mov	r1, r3
20001be0:	6878      	ldr	r0, [r7, #4]
20001be2:	f008 fa29 	bl	2000a038 <HAL_OSPI_Command>
20001be6:	4603      	mov	r3, r0
20001be8:	2b00      	cmp	r3, #0
20001bea:	d001      	beq.n	20001bf0 <W25Q128_Write_Status_Registers+0x116>
		return HAL_ERROR;
20001bec:	2301      	movs	r3, #1
20001bee:	e014      	b.n	20001c1a <W25Q128_Write_Status_Registers+0x140>
	}
	if (HAL_OSPI_Transmit(hospi, &reg_data, HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK) {
20001bf0:	1cfb      	adds	r3, r7, #3
20001bf2:	f241 3288 	movw	r2, #5000	@ 0x1388
20001bf6:	4619      	mov	r1, r3
20001bf8:	6878      	ldr	r0, [r7, #4]
20001bfa:	f008 fb99 	bl	2000a330 <HAL_OSPI_Transmit>
20001bfe:	4603      	mov	r3, r0
20001c00:	2b00      	cmp	r3, #0
20001c02:	d001      	beq.n	20001c08 <W25Q128_Write_Status_Registers+0x12e>
		return HAL_ERROR;
20001c04:	2301      	movs	r3, #1
20001c06:	e008      	b.n	20001c1a <W25Q128_Write_Status_Registers+0x140>
	}
	if (W25Q128_OSPI_AutoPollingMemReady(hospi) != HAL_OK) {
20001c08:	6878      	ldr	r0, [r7, #4]
20001c0a:	f7ff fc27 	bl	2000145c <W25Q128_OSPI_AutoPollingMemReady>
20001c0e:	4603      	mov	r3, r0
20001c10:	2b00      	cmp	r3, #0
20001c12:	d001      	beq.n	20001c18 <W25Q128_Write_Status_Registers+0x13e>
        return HAL_ERROR;
20001c14:	2301      	movs	r3, #1
20001c16:	e000      	b.n	20001c1a <W25Q128_Write_Status_Registers+0x140>
    }

	return HAL_OK;
20001c18:	2300      	movs	r3, #0
}
20001c1a:	4618      	mov	r0, r3
20001c1c:	3758      	adds	r7, #88	@ 0x58
20001c1e:	46bd      	mov	sp, r7
20001c20:	bd80      	pop	{r7, pc}
	...

20001c24 <MX_GPIO_Init>:
/* USER CODE END 1 */

/** Pinout Configuration
*/
void MX_GPIO_Init(void)
{
20001c24:	b480      	push	{r7}
20001c26:	b085      	sub	sp, #20
20001c28:	af00      	add	r7, sp, #0

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
20001c2a:	4b19      	ldr	r3, [pc, #100]	@ (20001c90 <MX_GPIO_Init+0x6c>)
20001c2c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
20001c30:	4a17      	ldr	r2, [pc, #92]	@ (20001c90 <MX_GPIO_Init+0x6c>)
20001c32:	f043 0301 	orr.w	r3, r3, #1
20001c36:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
20001c3a:	4b15      	ldr	r3, [pc, #84]	@ (20001c90 <MX_GPIO_Init+0x6c>)
20001c3c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
20001c40:	f003 0301 	and.w	r3, r3, #1
20001c44:	60fb      	str	r3, [r7, #12]
20001c46:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
20001c48:	4b11      	ldr	r3, [pc, #68]	@ (20001c90 <MX_GPIO_Init+0x6c>)
20001c4a:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
20001c4e:	4a10      	ldr	r2, [pc, #64]	@ (20001c90 <MX_GPIO_Init+0x6c>)
20001c50:	f043 0302 	orr.w	r3, r3, #2
20001c54:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
20001c58:	4b0d      	ldr	r3, [pc, #52]	@ (20001c90 <MX_GPIO_Init+0x6c>)
20001c5a:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
20001c5e:	f003 0302 	and.w	r3, r3, #2
20001c62:	60bb      	str	r3, [r7, #8]
20001c64:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOE_CLK_ENABLE();
20001c66:	4b0a      	ldr	r3, [pc, #40]	@ (20001c90 <MX_GPIO_Init+0x6c>)
20001c68:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
20001c6c:	4a08      	ldr	r2, [pc, #32]	@ (20001c90 <MX_GPIO_Init+0x6c>)
20001c6e:	f043 0310 	orr.w	r3, r3, #16
20001c72:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
20001c76:	4b06      	ldr	r3, [pc, #24]	@ (20001c90 <MX_GPIO_Init+0x6c>)
20001c78:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
20001c7c:	f003 0310 	and.w	r3, r3, #16
20001c80:	607b      	str	r3, [r7, #4]
20001c82:	687b      	ldr	r3, [r7, #4]

}
20001c84:	bf00      	nop
20001c86:	3714      	adds	r7, #20
20001c88:	46bd      	mov	sp, r7
20001c8a:	f85d 7b04 	ldr.w	r7, [sp], #4
20001c8e:	4770      	bx	lr
20001c90:	46020c00 	.word	0x46020c00

20001c94 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
20001c94:	b580      	push	{r7, lr}
20001c96:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
20001c98:	f000 fe02 	bl	200028a0 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
20001c9c:	f000 f864 	bl	20001d68 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
20001ca0:	f7ff ffc0 	bl	20001c24 <MX_GPIO_Init>
  MX_OCTOSPI1_Init();
20001ca4:	f000 f8c2 	bl	20001e2c <MX_OCTOSPI1_Init>
  MX_USART2_UART_Init();
20001ca8:	f000 fce6 	bl	20002678 <MX_USART2_UART_Init>
  /* USER CODE BEGIN 2 */

	W25Q128_OCTO_SPI_Init(&hospi1);
20001cac:	4827      	ldr	r0, [pc, #156]	@ (20001d4c <main+0xb8>)
20001cae:	f7ff fa1b 	bl	200010e8 <W25Q128_OCTO_SPI_Init>
	USART_Print("Init started\n\r");
20001cb2:	4827      	ldr	r0, [pc, #156]	@ (20001d50 <main+0xbc>)
20001cb4:	f000 fdb4 	bl	20002820 <USART_Print>

	ret=W25Q128_OSPI_Erase_Chip(&hospi1);
20001cb8:	4824      	ldr	r0, [pc, #144]	@ (20001d4c <main+0xb8>)
20001cba:	f7ff fc27 	bl	2000150c <W25Q128_OSPI_Erase_Chip>
20001cbe:	4603      	mov	r3, r0
20001cc0:	461a      	mov	r2, r3
20001cc2:	4b24      	ldr	r3, [pc, #144]	@ (20001d54 <main+0xc0>)
20001cc4:	701a      	strb	r2, [r3, #0]
	  ret=W25Q128_OSPI_EraseSector(&hospi1,0,0x7FFFFF);
20001cc6:	4a24      	ldr	r2, [pc, #144]	@ (20001d58 <main+0xc4>)
20001cc8:	2100      	movs	r1, #0
20001cca:	4820      	ldr	r0, [pc, #128]	@ (20001d4c <main+0xb8>)
20001ccc:	f7ff fc7d 	bl	200015ca <W25Q128_OSPI_EraseSector>
20001cd0:	4603      	mov	r3, r0
20001cd2:	461a      	mov	r2, r3
20001cd4:	4b1f      	ldr	r3, [pc, #124]	@ (20001d54 <main+0xc0>)
20001cd6:	701a      	strb	r2, [r3, #0]
	  ret=W25Q128_OSPI_EraseSector(&hospi1,0x800000,0xFFFFFF);
20001cd8:	f06f 427f 	mvn.w	r2, #4278190080	@ 0xff000000
20001cdc:	f44f 0100 	mov.w	r1, #8388608	@ 0x800000
20001ce0:	481a      	ldr	r0, [pc, #104]	@ (20001d4c <main+0xb8>)
20001ce2:	f7ff fc72 	bl	200015ca <W25Q128_OSPI_EraseSector>
20001ce6:	4603      	mov	r3, r0
20001ce8:	461a      	mov	r2, r3
20001cea:	4b1a      	ldr	r3, [pc, #104]	@ (20001d54 <main+0xc0>)
20001cec:	701a      	strb	r2, [r3, #0]
	  ret=W25Q128_OSPI_Read(&hospi1, rxbuf, 0, 100);
20001cee:	2364      	movs	r3, #100	@ 0x64
20001cf0:	2200      	movs	r2, #0
20001cf2:	491a      	ldr	r1, [pc, #104]	@ (20001d5c <main+0xc8>)
20001cf4:	4815      	ldr	r0, [pc, #84]	@ (20001d4c <main+0xb8>)
20001cf6:	f7ff fd7c 	bl	200017f2 <W25Q128_OSPI_Read>
20001cfa:	4603      	mov	r3, r0
20001cfc:	461a      	mov	r2, r3
20001cfe:	4b15      	ldr	r3, [pc, #84]	@ (20001d54 <main+0xc0>)
20001d00:	701a      	strb	r2, [r3, #0]
	  ret=W25Q128_OSPI_Write(&hospi1,txbuf,0,sizeof(txbuf));
20001d02:	2305      	movs	r3, #5
20001d04:	2200      	movs	r2, #0
20001d06:	4916      	ldr	r1, [pc, #88]	@ (20001d60 <main+0xcc>)
20001d08:	4810      	ldr	r0, [pc, #64]	@ (20001d4c <main+0xb8>)
20001d0a:	f7ff fcc8 	bl	2000169e <W25Q128_OSPI_Write>
20001d0e:	4603      	mov	r3, r0
20001d10:	461a      	mov	r2, r3
20001d12:	4b10      	ldr	r3, [pc, #64]	@ (20001d54 <main+0xc0>)
20001d14:	701a      	strb	r2, [r3, #0]
	  ret=W25Q128_OSPI_Read(&hospi1, rxbuf, 0, 100);
20001d16:	2364      	movs	r3, #100	@ 0x64
20001d18:	2200      	movs	r2, #0
20001d1a:	4910      	ldr	r1, [pc, #64]	@ (20001d5c <main+0xc8>)
20001d1c:	480b      	ldr	r0, [pc, #44]	@ (20001d4c <main+0xb8>)
20001d1e:	f7ff fd68 	bl	200017f2 <W25Q128_OSPI_Read>
20001d22:	4603      	mov	r3, r0
20001d24:	461a      	mov	r2, r3
20001d26:	4b0b      	ldr	r3, [pc, #44]	@ (20001d54 <main+0xc0>)
20001d28:	701a      	strb	r2, [r3, #0]
	  ///ret=W25Q128_OSPI_EnableMemoryMappedMode(&hospi1);
	  HAL_Delay(1000);
20001d2a:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
20001d2e:	f000 ff0b 	bl	20002b48 <HAL_Delay>

	if (W25Q128_OSPI_EnableMemoryMappedMode(&hospi1) != HAL_OK) {
20001d32:	4806      	ldr	r0, [pc, #24]	@ (20001d4c <main+0xb8>)
20001d34:	f7ff fdb3 	bl	2000189e <W25Q128_OSPI_EnableMemoryMappedMode>
20001d38:	4603      	mov	r3, r0
20001d3a:	2b00      	cmp	r3, #0
20001d3c:	d001      	beq.n	20001d42 <main+0xae>
		while (1);
20001d3e:	bf00      	nop
20001d40:	e7fd      	b.n	20001d3e <main+0xaa>
	}
	USART_Print("Mapped OK\n\r");
20001d42:	4808      	ldr	r0, [pc, #32]	@ (20001d64 <main+0xd0>)
20001d44:	f000 fd6c 	bl	20002820 <USART_Print>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
	while (1) {
20001d48:	bf00      	nop
20001d4a:	e7fd      	b.n	20001d48 <main+0xb4>
20001d4c:	20000564 	.word	0x20000564
20001d50:	20018538 	.word	0x20018538
20001d54:	200004fc 	.word	0x200004fc
20001d58:	007fffff 	.word	0x007fffff
20001d5c:	20000500 	.word	0x20000500
20001d60:	2000044c 	.word	0x2000044c
20001d64:	20018548 	.word	0x20018548

20001d68 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
20001d68:	b580      	push	{r7, lr}
20001d6a:	b09e      	sub	sp, #120	@ 0x78
20001d6c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
20001d6e:	f107 0318 	add.w	r3, r7, #24
20001d72:	2260      	movs	r2, #96	@ 0x60
20001d74:	2100      	movs	r1, #0
20001d76:	4618      	mov	r0, r3
20001d78:	f016 f85d 	bl	20017e36 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
20001d7c:	463b      	mov	r3, r7
20001d7e:	2200      	movs	r2, #0
20001d80:	601a      	str	r2, [r3, #0]
20001d82:	605a      	str	r2, [r3, #4]
20001d84:	609a      	str	r2, [r3, #8]
20001d86:	60da      	str	r2, [r3, #12]
20001d88:	611a      	str	r2, [r3, #16]
20001d8a:	615a      	str	r2, [r3, #20]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
20001d8c:	f44f 3040 	mov.w	r0, #196608	@ 0x30000
20001d90:	f00a fd18 	bl	2000c7c4 <HAL_PWREx_ControlVoltageScaling>
20001d94:	4603      	mov	r3, r0
20001d96:	2b00      	cmp	r3, #0
20001d98:	d001      	beq.n	20001d9e <SystemClock_Config+0x36>
  {
    Error_Handler();
20001d9a:	f000 f841 	bl	20001e20 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_MSI;
20001d9e:	2310      	movs	r3, #16
20001da0:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
20001da2:	2301      	movs	r3, #1
20001da4:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.MSICalibrationValue = RCC_MSICALIBRATION_DEFAULT;
20001da6:	2310      	movs	r3, #16
20001da8:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_0;
20001daa:	2300      	movs	r3, #0
20001dac:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
20001dae:	2302      	movs	r3, #2
20001db0:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
20001db2:	2301      	movs	r3, #1
20001db4:	657b      	str	r3, [r7, #84]	@ 0x54
  RCC_OscInitStruct.PLL.PLLMBOOST = RCC_PLLMBOOST_DIV4;
20001db6:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
20001dba:	65fb      	str	r3, [r7, #92]	@ 0x5c
  RCC_OscInitStruct.PLL.PLLM = 3;
20001dbc:	2303      	movs	r3, #3
20001dbe:	65bb      	str	r3, [r7, #88]	@ 0x58
  RCC_OscInitStruct.PLL.PLLN = 10;
20001dc0:	230a      	movs	r3, #10
20001dc2:	663b      	str	r3, [r7, #96]	@ 0x60
  RCC_OscInitStruct.PLL.PLLP = 2;
20001dc4:	2302      	movs	r3, #2
20001dc6:	667b      	str	r3, [r7, #100]	@ 0x64
  RCC_OscInitStruct.PLL.PLLQ = 2;
20001dc8:	2302      	movs	r3, #2
20001dca:	66bb      	str	r3, [r7, #104]	@ 0x68
  RCC_OscInitStruct.PLL.PLLR = 1;
20001dcc:	2301      	movs	r3, #1
20001dce:	66fb      	str	r3, [r7, #108]	@ 0x6c
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLLVCIRANGE_1;
20001dd0:	230c      	movs	r3, #12
20001dd2:	673b      	str	r3, [r7, #112]	@ 0x70
  RCC_OscInitStruct.PLL.PLLFRACN = 0;
20001dd4:	2300      	movs	r3, #0
20001dd6:	677b      	str	r3, [r7, #116]	@ 0x74
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
20001dd8:	f107 0318 	add.w	r3, r7, #24
20001ddc:	4618      	mov	r0, r3
20001dde:	f00c f859 	bl	2000de94 <HAL_RCC_OscConfig>
20001de2:	4603      	mov	r3, r0
20001de4:	2b00      	cmp	r3, #0
20001de6:	d001      	beq.n	20001dec <SystemClock_Config+0x84>
  {
    Error_Handler();
20001de8:	f000 f81a 	bl	20001e20 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
20001dec:	231f      	movs	r3, #31
20001dee:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_PCLK3;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
20001df0:	2303      	movs	r3, #3
20001df2:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
20001df4:	2300      	movs	r3, #0
20001df6:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
20001df8:	2300      	movs	r3, #0
20001dfa:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
20001dfc:	2300      	movs	r3, #0
20001dfe:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_HCLK_DIV1;
20001e00:	2300      	movs	r3, #0
20001e02:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
20001e04:	463b      	mov	r3, r7
20001e06:	2104      	movs	r1, #4
20001e08:	4618      	mov	r0, r3
20001e0a:	f00c ff1f 	bl	2000ec4c <HAL_RCC_ClockConfig>
20001e0e:	4603      	mov	r3, r0
20001e10:	2b00      	cmp	r3, #0
20001e12:	d001      	beq.n	20001e18 <SystemClock_Config+0xb0>
  {
    Error_Handler();
20001e14:	f000 f804 	bl	20001e20 <Error_Handler>
  }
}
20001e18:	bf00      	nop
20001e1a:	3778      	adds	r7, #120	@ 0x78
20001e1c:	46bd      	mov	sp, r7
20001e1e:	bd80      	pop	{r7, pc}

20001e20 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
20001e20:	b480      	push	{r7}
20001e22:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
20001e24:	b672      	cpsid	i
}
20001e26:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
20001e28:	bf00      	nop
20001e2a:	e7fd      	b.n	20001e28 <Error_Handler+0x8>

20001e2c <MX_OCTOSPI1_Init>:

OSPI_HandleTypeDef hospi1;

/* OCTOSPI1 init function */
void MX_OCTOSPI1_Init(void)
{
20001e2c:	b580      	push	{r7, lr}
20001e2e:	b086      	sub	sp, #24
20001e30:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN OCTOSPI1_Init 0 */

  /* USER CODE END OCTOSPI1_Init 0 */

  OSPIM_CfgTypeDef sOspiManagerCfg = {0};
20001e32:	463b      	mov	r3, r7
20001e34:	2200      	movs	r2, #0
20001e36:	601a      	str	r2, [r3, #0]
20001e38:	605a      	str	r2, [r3, #4]
20001e3a:	609a      	str	r2, [r3, #8]
20001e3c:	60da      	str	r2, [r3, #12]
20001e3e:	611a      	str	r2, [r3, #16]
20001e40:	615a      	str	r2, [r3, #20]

  /* USER CODE BEGIN OCTOSPI1_Init 1 */

  /* USER CODE END OCTOSPI1_Init 1 */
  hospi1.Instance = OCTOSPI1;
20001e42:	4b27      	ldr	r3, [pc, #156]	@ (20001ee0 <MX_OCTOSPI1_Init+0xb4>)
20001e44:	4a27      	ldr	r2, [pc, #156]	@ (20001ee4 <MX_OCTOSPI1_Init+0xb8>)
20001e46:	601a      	str	r2, [r3, #0]
  hospi1.Init.FifoThreshold = 1;
20001e48:	4b25      	ldr	r3, [pc, #148]	@ (20001ee0 <MX_OCTOSPI1_Init+0xb4>)
20001e4a:	2201      	movs	r2, #1
20001e4c:	605a      	str	r2, [r3, #4]
  hospi1.Init.DualQuad = HAL_OSPI_DUALQUAD_DISABLE;
20001e4e:	4b24      	ldr	r3, [pc, #144]	@ (20001ee0 <MX_OCTOSPI1_Init+0xb4>)
20001e50:	2200      	movs	r2, #0
20001e52:	609a      	str	r2, [r3, #8]
  hospi1.Init.MemoryType = HAL_OSPI_MEMTYPE_MICRON;
20001e54:	4b22      	ldr	r3, [pc, #136]	@ (20001ee0 <MX_OCTOSPI1_Init+0xb4>)
20001e56:	2200      	movs	r2, #0
20001e58:	60da      	str	r2, [r3, #12]
  hospi1.Init.DeviceSize = 22;
20001e5a:	4b21      	ldr	r3, [pc, #132]	@ (20001ee0 <MX_OCTOSPI1_Init+0xb4>)
20001e5c:	2216      	movs	r2, #22
20001e5e:	611a      	str	r2, [r3, #16]
  hospi1.Init.ChipSelectHighTime = 1;
20001e60:	4b1f      	ldr	r3, [pc, #124]	@ (20001ee0 <MX_OCTOSPI1_Init+0xb4>)
20001e62:	2201      	movs	r2, #1
20001e64:	615a      	str	r2, [r3, #20]
  hospi1.Init.FreeRunningClock = HAL_OSPI_FREERUNCLK_DISABLE;
20001e66:	4b1e      	ldr	r3, [pc, #120]	@ (20001ee0 <MX_OCTOSPI1_Init+0xb4>)
20001e68:	2200      	movs	r2, #0
20001e6a:	619a      	str	r2, [r3, #24]
  hospi1.Init.ClockMode = HAL_OSPI_CLOCK_MODE_0;
20001e6c:	4b1c      	ldr	r3, [pc, #112]	@ (20001ee0 <MX_OCTOSPI1_Init+0xb4>)
20001e6e:	2200      	movs	r2, #0
20001e70:	61da      	str	r2, [r3, #28]
  hospi1.Init.WrapSize = HAL_OSPI_WRAP_NOT_SUPPORTED;
20001e72:	4b1b      	ldr	r3, [pc, #108]	@ (20001ee0 <MX_OCTOSPI1_Init+0xb4>)
20001e74:	2200      	movs	r2, #0
20001e76:	621a      	str	r2, [r3, #32]
  hospi1.Init.ClockPrescaler = 2;
20001e78:	4b19      	ldr	r3, [pc, #100]	@ (20001ee0 <MX_OCTOSPI1_Init+0xb4>)
20001e7a:	2202      	movs	r2, #2
20001e7c:	625a      	str	r2, [r3, #36]	@ 0x24
  hospi1.Init.SampleShifting = HAL_OSPI_SAMPLE_SHIFTING_NONE;
20001e7e:	4b18      	ldr	r3, [pc, #96]	@ (20001ee0 <MX_OCTOSPI1_Init+0xb4>)
20001e80:	2200      	movs	r2, #0
20001e82:	629a      	str	r2, [r3, #40]	@ 0x28
  hospi1.Init.DelayHoldQuarterCycle = HAL_OSPI_DHQC_DISABLE;
20001e84:	4b16      	ldr	r3, [pc, #88]	@ (20001ee0 <MX_OCTOSPI1_Init+0xb4>)
20001e86:	2200      	movs	r2, #0
20001e88:	62da      	str	r2, [r3, #44]	@ 0x2c
  hospi1.Init.ChipSelectBoundary = 0;
20001e8a:	4b15      	ldr	r3, [pc, #84]	@ (20001ee0 <MX_OCTOSPI1_Init+0xb4>)
20001e8c:	2200      	movs	r2, #0
20001e8e:	631a      	str	r2, [r3, #48]	@ 0x30
  hospi1.Init.DelayBlockBypass = HAL_OSPI_DELAY_BLOCK_BYPASSED;
20001e90:	4b13      	ldr	r3, [pc, #76]	@ (20001ee0 <MX_OCTOSPI1_Init+0xb4>)
20001e92:	2208      	movs	r2, #8
20001e94:	635a      	str	r2, [r3, #52]	@ 0x34
  hospi1.Init.MaxTran = 0;
20001e96:	4b12      	ldr	r3, [pc, #72]	@ (20001ee0 <MX_OCTOSPI1_Init+0xb4>)
20001e98:	2200      	movs	r2, #0
20001e9a:	639a      	str	r2, [r3, #56]	@ 0x38
  hospi1.Init.Refresh = 0;
20001e9c:	4b10      	ldr	r3, [pc, #64]	@ (20001ee0 <MX_OCTOSPI1_Init+0xb4>)
20001e9e:	2200      	movs	r2, #0
20001ea0:	63da      	str	r2, [r3, #60]	@ 0x3c
  if (HAL_OSPI_Init(&hospi1) != HAL_OK)
20001ea2:	480f      	ldr	r0, [pc, #60]	@ (20001ee0 <MX_OCTOSPI1_Init+0xb4>)
20001ea4:	f007 fe8e 	bl	20009bc4 <HAL_OSPI_Init>
20001ea8:	4603      	mov	r3, r0
20001eaa:	2b00      	cmp	r3, #0
20001eac:	d001      	beq.n	20001eb2 <MX_OCTOSPI1_Init+0x86>
  {
    Error_Handler();
20001eae:	f7ff ffb7 	bl	20001e20 <Error_Handler>
  }
  sOspiManagerCfg.ClkPort = 1;
20001eb2:	2301      	movs	r3, #1
20001eb4:	603b      	str	r3, [r7, #0]
  sOspiManagerCfg.NCSPort = 1;
20001eb6:	2301      	movs	r3, #1
20001eb8:	60bb      	str	r3, [r7, #8]
  sOspiManagerCfg.IOLowPort = HAL_OSPIM_IOPORT_1_LOW;
20001eba:	f04f 1301 	mov.w	r3, #65537	@ 0x10001
20001ebe:	60fb      	str	r3, [r7, #12]
  if (HAL_OSPIM_Config(&hospi1, &sOspiManagerCfg, HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
20001ec0:	463b      	mov	r3, r7
20001ec2:	f241 3288 	movw	r2, #5000	@ 0x1388
20001ec6:	4619      	mov	r1, r3
20001ec8:	4805      	ldr	r0, [pc, #20]	@ (20001ee0 <MX_OCTOSPI1_Init+0xb4>)
20001eca:	f009 f981 	bl	2000b1d0 <HAL_OSPIM_Config>
20001ece:	4603      	mov	r3, r0
20001ed0:	2b00      	cmp	r3, #0
20001ed2:	d001      	beq.n	20001ed8 <MX_OCTOSPI1_Init+0xac>
  {
    Error_Handler();
20001ed4:	f7ff ffa4 	bl	20001e20 <Error_Handler>
  }
  /* USER CODE BEGIN OCTOSPI1_Init 2 */

  /* USER CODE END OCTOSPI1_Init 2 */

}
20001ed8:	bf00      	nop
20001eda:	3718      	adds	r7, #24
20001edc:	46bd      	mov	sp, r7
20001ede:	bd80      	pop	{r7, pc}
20001ee0:	20000564 	.word	0x20000564
20001ee4:	420d1400 	.word	0x420d1400

20001ee8 <HAL_OSPI_MspInit>:

void HAL_OSPI_MspInit(OSPI_HandleTypeDef* ospiHandle)
{
20001ee8:	b580      	push	{r7, lr}
20001eea:	b0be      	sub	sp, #248	@ 0xf8
20001eec:	af00      	add	r7, sp, #0
20001eee:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
20001ef0:	f107 03e4 	add.w	r3, r7, #228	@ 0xe4
20001ef4:	2200      	movs	r2, #0
20001ef6:	601a      	str	r2, [r3, #0]
20001ef8:	605a      	str	r2, [r3, #4]
20001efa:	609a      	str	r2, [r3, #8]
20001efc:	60da      	str	r2, [r3, #12]
20001efe:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
20001f00:	f107 0320 	add.w	r3, r7, #32
20001f04:	22c0      	movs	r2, #192	@ 0xc0
20001f06:	2100      	movs	r1, #0
20001f08:	4618      	mov	r0, r3
20001f0a:	f015 ff94 	bl	20017e36 <memset>
  if(ospiHandle->Instance==OCTOSPI1)
20001f0e:	687b      	ldr	r3, [r7, #4]
20001f10:	681b      	ldr	r3, [r3, #0]
20001f12:	4a5d      	ldr	r2, [pc, #372]	@ (20002088 <HAL_OSPI_MspInit+0x1a0>)
20001f14:	4293      	cmp	r3, r2
20001f16:	f040 80b3 	bne.w	20002080 <HAL_OSPI_MspInit+0x198>

  /* USER CODE END OCTOSPI1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_OSPI;
20001f1a:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
20001f1e:	f04f 0300 	mov.w	r3, #0
20001f22:	e9c7 2308 	strd	r2, r3, [r7, #32]
    PeriphClkInit.OspiClockSelection = RCC_OSPICLKSOURCE_SYSCLK;
20001f26:	2300      	movs	r3, #0
20001f28:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
20001f2c:	f107 0320 	add.w	r3, r7, #32
20001f30:	4618      	mov	r0, r3
20001f32:	f00d fc15 	bl	2000f760 <HAL_RCCEx_PeriphCLKConfig>
20001f36:	4603      	mov	r3, r0
20001f38:	2b00      	cmp	r3, #0
20001f3a:	d001      	beq.n	20001f40 <HAL_OSPI_MspInit+0x58>
    {
      Error_Handler();
20001f3c:	f7ff ff70 	bl	20001e20 <Error_Handler>
    }

    /* OCTOSPI1 clock enable */
    __HAL_RCC_OSPIM_CLK_ENABLE();
20001f40:	4b52      	ldr	r3, [pc, #328]	@ (2000208c <HAL_OSPI_MspInit+0x1a4>)
20001f42:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
20001f46:	4a51      	ldr	r2, [pc, #324]	@ (2000208c <HAL_OSPI_MspInit+0x1a4>)
20001f48:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
20001f4c:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
20001f50:	4b4e      	ldr	r3, [pc, #312]	@ (2000208c <HAL_OSPI_MspInit+0x1a4>)
20001f52:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
20001f56:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
20001f5a:	61fb      	str	r3, [r7, #28]
20001f5c:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_OSPI1_CLK_ENABLE();
20001f5e:	4b4b      	ldr	r3, [pc, #300]	@ (2000208c <HAL_OSPI_MspInit+0x1a4>)
20001f60:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
20001f64:	4a49      	ldr	r2, [pc, #292]	@ (2000208c <HAL_OSPI_MspInit+0x1a4>)
20001f66:	f043 0310 	orr.w	r3, r3, #16
20001f6a:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
20001f6e:	4b47      	ldr	r3, [pc, #284]	@ (2000208c <HAL_OSPI_MspInit+0x1a4>)
20001f70:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
20001f74:	f003 0310 	and.w	r3, r3, #16
20001f78:	61bb      	str	r3, [r7, #24]
20001f7a:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
20001f7c:	4b43      	ldr	r3, [pc, #268]	@ (2000208c <HAL_OSPI_MspInit+0x1a4>)
20001f7e:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
20001f82:	4a42      	ldr	r2, [pc, #264]	@ (2000208c <HAL_OSPI_MspInit+0x1a4>)
20001f84:	f043 0301 	orr.w	r3, r3, #1
20001f88:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
20001f8c:	4b3f      	ldr	r3, [pc, #252]	@ (2000208c <HAL_OSPI_MspInit+0x1a4>)
20001f8e:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
20001f92:	f003 0301 	and.w	r3, r3, #1
20001f96:	617b      	str	r3, [r7, #20]
20001f98:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOB_CLK_ENABLE();
20001f9a:	4b3c      	ldr	r3, [pc, #240]	@ (2000208c <HAL_OSPI_MspInit+0x1a4>)
20001f9c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
20001fa0:	4a3a      	ldr	r2, [pc, #232]	@ (2000208c <HAL_OSPI_MspInit+0x1a4>)
20001fa2:	f043 0302 	orr.w	r3, r3, #2
20001fa6:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
20001faa:	4b38      	ldr	r3, [pc, #224]	@ (2000208c <HAL_OSPI_MspInit+0x1a4>)
20001fac:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
20001fb0:	f003 0302 	and.w	r3, r3, #2
20001fb4:	613b      	str	r3, [r7, #16]
20001fb6:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOE_CLK_ENABLE();
20001fb8:	4b34      	ldr	r3, [pc, #208]	@ (2000208c <HAL_OSPI_MspInit+0x1a4>)
20001fba:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
20001fbe:	4a33      	ldr	r2, [pc, #204]	@ (2000208c <HAL_OSPI_MspInit+0x1a4>)
20001fc0:	f043 0310 	orr.w	r3, r3, #16
20001fc4:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
20001fc8:	4b30      	ldr	r3, [pc, #192]	@ (2000208c <HAL_OSPI_MspInit+0x1a4>)
20001fca:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
20001fce:	f003 0310 	and.w	r3, r3, #16
20001fd2:	60fb      	str	r3, [r7, #12]
20001fd4:	68fb      	ldr	r3, [r7, #12]
    PA7     ------> OCTOSPIM_P1_IO2
    PB0     ------> OCTOSPIM_P1_IO1
    PB1     ------> OCTOSPIM_P1_IO0
    PE10     ------> OCTOSPIM_P1_CLK
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4;
20001fd6:	2310      	movs	r3, #16
20001fd8:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
20001fdc:	2302      	movs	r3, #2
20001fde:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
20001fe2:	2300      	movs	r3, #0
20001fe4:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
20001fe8:	2303      	movs	r3, #3
20001fea:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
    GPIO_InitStruct.Alternate = GPIO_AF3_OCTOSPI1;
20001fee:	2303      	movs	r3, #3
20001ff0:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
20001ff4:	f107 03e4 	add.w	r3, r7, #228	@ 0xe4
20001ff8:	4619      	mov	r1, r3
20001ffa:	4825      	ldr	r0, [pc, #148]	@ (20002090 <HAL_OSPI_MspInit+0x1a8>)
20001ffc:	f007 f948 	bl	20009290 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
20002000:	23c0      	movs	r3, #192	@ 0xc0
20002002:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
20002006:	2302      	movs	r3, #2
20002008:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
2000200c:	2300      	movs	r3, #0
2000200e:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
20002012:	2303      	movs	r3, #3
20002014:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
    GPIO_InitStruct.Alternate = GPIO_AF10_OCTOSPI1;
20002018:	230a      	movs	r3, #10
2000201a:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
2000201e:	f107 03e4 	add.w	r3, r7, #228	@ 0xe4
20002022:	4619      	mov	r1, r3
20002024:	481a      	ldr	r0, [pc, #104]	@ (20002090 <HAL_OSPI_MspInit+0x1a8>)
20002026:	f007 f933 	bl	20009290 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
2000202a:	2303      	movs	r3, #3
2000202c:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
20002030:	2302      	movs	r3, #2
20002032:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
20002036:	2300      	movs	r3, #0
20002038:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
2000203c:	2303      	movs	r3, #3
2000203e:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
    GPIO_InitStruct.Alternate = GPIO_AF10_OCTOSPI1;
20002042:	230a      	movs	r3, #10
20002044:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
20002048:	f107 03e4 	add.w	r3, r7, #228	@ 0xe4
2000204c:	4619      	mov	r1, r3
2000204e:	4811      	ldr	r0, [pc, #68]	@ (20002094 <HAL_OSPI_MspInit+0x1ac>)
20002050:	f007 f91e 	bl	20009290 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
20002054:	f44f 6380 	mov.w	r3, #1024	@ 0x400
20002058:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
2000205c:	2302      	movs	r3, #2
2000205e:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
20002062:	2300      	movs	r3, #0
20002064:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
20002068:	2303      	movs	r3, #3
2000206a:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
    GPIO_InitStruct.Alternate = GPIO_AF10_OCTOSPI1;
2000206e:	230a      	movs	r3, #10
20002070:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
20002074:	f107 03e4 	add.w	r3, r7, #228	@ 0xe4
20002078:	4619      	mov	r1, r3
2000207a:	4807      	ldr	r0, [pc, #28]	@ (20002098 <HAL_OSPI_MspInit+0x1b0>)
2000207c:	f007 f908 	bl	20009290 <HAL_GPIO_Init>

  /* USER CODE BEGIN OCTOSPI1_MspInit 1 */

  /* USER CODE END OCTOSPI1_MspInit 1 */
  }
}
20002080:	bf00      	nop
20002082:	37f8      	adds	r7, #248	@ 0xf8
20002084:	46bd      	mov	sp, r7
20002086:	bd80      	pop	{r7, pc}
20002088:	420d1400 	.word	0x420d1400
2000208c:	46020c00 	.word	0x46020c00
20002090:	42020000 	.word	0x42020000
20002094:	42020400 	.word	0x42020400
20002098:	42021000 	.word	0x42021000

2000209c <HAL_OSPI_MspDeInit>:

void HAL_OSPI_MspDeInit(OSPI_HandleTypeDef* ospiHandle)
{
2000209c:	b580      	push	{r7, lr}
2000209e:	b082      	sub	sp, #8
200020a0:	af00      	add	r7, sp, #0
200020a2:	6078      	str	r0, [r7, #4]

  if(ospiHandle->Instance==OCTOSPI1)
200020a4:	687b      	ldr	r3, [r7, #4]
200020a6:	681b      	ldr	r3, [r3, #0]
200020a8:	4a11      	ldr	r2, [pc, #68]	@ (200020f0 <HAL_OSPI_MspDeInit+0x54>)
200020aa:	4293      	cmp	r3, r2
200020ac:	d11c      	bne.n	200020e8 <HAL_OSPI_MspDeInit+0x4c>
  {
  /* USER CODE BEGIN OCTOSPI1_MspDeInit 0 */

  /* USER CODE END OCTOSPI1_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_OSPIM_CLK_DISABLE();
200020ae:	4b11      	ldr	r3, [pc, #68]	@ (200020f4 <HAL_OSPI_MspDeInit+0x58>)
200020b0:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
200020b4:	4a0f      	ldr	r2, [pc, #60]	@ (200020f4 <HAL_OSPI_MspDeInit+0x58>)
200020b6:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
200020ba:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
    __HAL_RCC_OSPI1_CLK_DISABLE();
200020be:	4b0d      	ldr	r3, [pc, #52]	@ (200020f4 <HAL_OSPI_MspDeInit+0x58>)
200020c0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
200020c4:	4a0b      	ldr	r2, [pc, #44]	@ (200020f4 <HAL_OSPI_MspDeInit+0x58>)
200020c6:	f023 0310 	bic.w	r3, r3, #16
200020ca:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
    PA7     ------> OCTOSPIM_P1_IO2
    PB0     ------> OCTOSPIM_P1_IO1
    PB1     ------> OCTOSPIM_P1_IO0
    PE10     ------> OCTOSPIM_P1_CLK
    */
    HAL_GPIO_DeInit(GPIOA, GPIO_PIN_4|GPIO_PIN_6|GPIO_PIN_7);
200020ce:	21d0      	movs	r1, #208	@ 0xd0
200020d0:	4809      	ldr	r0, [pc, #36]	@ (200020f8 <HAL_OSPI_MspDeInit+0x5c>)
200020d2:	f007 fabd 	bl	20009650 <HAL_GPIO_DeInit>

    HAL_GPIO_DeInit(GPIOB, GPIO_PIN_0|GPIO_PIN_1);
200020d6:	2103      	movs	r1, #3
200020d8:	4808      	ldr	r0, [pc, #32]	@ (200020fc <HAL_OSPI_MspDeInit+0x60>)
200020da:	f007 fab9 	bl	20009650 <HAL_GPIO_DeInit>

    HAL_GPIO_DeInit(GPIOE, GPIO_PIN_10);
200020de:	f44f 6180 	mov.w	r1, #1024	@ 0x400
200020e2:	4807      	ldr	r0, [pc, #28]	@ (20002100 <HAL_OSPI_MspDeInit+0x64>)
200020e4:	f007 fab4 	bl	20009650 <HAL_GPIO_DeInit>

  /* USER CODE BEGIN OCTOSPI1_MspDeInit 1 */

  /* USER CODE END OCTOSPI1_MspDeInit 1 */
  }
}
200020e8:	bf00      	nop
200020ea:	3708      	adds	r7, #8
200020ec:	46bd      	mov	sp, r7
200020ee:	bd80      	pop	{r7, pc}
200020f0:	420d1400 	.word	0x420d1400
200020f4:	46020c00 	.word	0x46020c00
200020f8:	42020000 	.word	0x42020000
200020fc:	42020400 	.word	0x42020400
20002100:	42021000 	.word	0x42021000

20002104 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
20002104:	b480      	push	{r7}
20002106:	b083      	sub	sp, #12
20002108:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_PWR_CLK_ENABLE();
2000210a:	4b0a      	ldr	r3, [pc, #40]	@ (20002134 <HAL_MspInit+0x30>)
2000210c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
20002110:	4a08      	ldr	r2, [pc, #32]	@ (20002134 <HAL_MspInit+0x30>)
20002112:	f043 0304 	orr.w	r3, r3, #4
20002116:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
2000211a:	4b06      	ldr	r3, [pc, #24]	@ (20002134 <HAL_MspInit+0x30>)
2000211c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
20002120:	f003 0304 	and.w	r3, r3, #4
20002124:	607b      	str	r3, [r7, #4]
20002126:	687b      	ldr	r3, [r7, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
20002128:	bf00      	nop
2000212a:	370c      	adds	r7, #12
2000212c:	46bd      	mov	sp, r7
2000212e:	f85d 7b04 	ldr.w	r7, [sp], #4
20002132:	4770      	bx	lr
20002134:	46020c00 	.word	0x46020c00

20002138 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
20002138:	b480      	push	{r7}
2000213a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
2000213c:	bf00      	nop
2000213e:	e7fd      	b.n	2000213c <NMI_Handler+0x4>

20002140 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
20002140:	b480      	push	{r7}
20002142:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
20002144:	bf00      	nop
20002146:	e7fd      	b.n	20002144 <HardFault_Handler+0x4>

20002148 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
20002148:	b480      	push	{r7}
2000214a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
2000214c:	bf00      	nop
2000214e:	e7fd      	b.n	2000214c <MemManage_Handler+0x4>

20002150 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
20002150:	b480      	push	{r7}
20002152:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
20002154:	bf00      	nop
20002156:	e7fd      	b.n	20002154 <BusFault_Handler+0x4>

20002158 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
20002158:	b480      	push	{r7}
2000215a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
2000215c:	bf00      	nop
2000215e:	e7fd      	b.n	2000215c <UsageFault_Handler+0x4>

20002160 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
20002160:	b480      	push	{r7}
20002162:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
20002164:	bf00      	nop
20002166:	46bd      	mov	sp, r7
20002168:	f85d 7b04 	ldr.w	r7, [sp], #4
2000216c:	4770      	bx	lr

2000216e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
2000216e:	b480      	push	{r7}
20002170:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
20002172:	bf00      	nop
20002174:	46bd      	mov	sp, r7
20002176:	f85d 7b04 	ldr.w	r7, [sp], #4
2000217a:	4770      	bx	lr

2000217c <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
2000217c:	b480      	push	{r7}
2000217e:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
20002180:	bf00      	nop
20002182:	46bd      	mov	sp, r7
20002184:	f85d 7b04 	ldr.w	r7, [sp], #4
20002188:	4770      	bx	lr

2000218a <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
2000218a:	b580      	push	{r7, lr}
2000218c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
2000218e:	f000 fc7b 	bl	20002a88 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
20002192:	bf00      	nop
20002194:	bd80      	pop	{r7, pc}

20002196 <initialise_monitor_handles>:
char **environ = __env;


/* Functions */
void initialise_monitor_handles()
{
20002196:	b480      	push	{r7}
20002198:	af00      	add	r7, sp, #0
}
2000219a:	bf00      	nop
2000219c:	46bd      	mov	sp, r7
2000219e:	f85d 7b04 	ldr.w	r7, [sp], #4
200021a2:	4770      	bx	lr

200021a4 <_getpid>:

int _getpid(void)
{
200021a4:	b480      	push	{r7}
200021a6:	af00      	add	r7, sp, #0
  return 1;
200021a8:	2301      	movs	r3, #1
}
200021aa:	4618      	mov	r0, r3
200021ac:	46bd      	mov	sp, r7
200021ae:	f85d 7b04 	ldr.w	r7, [sp], #4
200021b2:	4770      	bx	lr

200021b4 <_kill>:

int _kill(int pid, int sig)
{
200021b4:	b580      	push	{r7, lr}
200021b6:	b082      	sub	sp, #8
200021b8:	af00      	add	r7, sp, #0
200021ba:	6078      	str	r0, [r7, #4]
200021bc:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
200021be:	f015 fee7 	bl	20017f90 <__errno>
200021c2:	4603      	mov	r3, r0
200021c4:	2216      	movs	r2, #22
200021c6:	601a      	str	r2, [r3, #0]
  return -1;
200021c8:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
200021cc:	4618      	mov	r0, r3
200021ce:	3708      	adds	r7, #8
200021d0:	46bd      	mov	sp, r7
200021d2:	bd80      	pop	{r7, pc}

200021d4 <_exit>:

void _exit (int status)
{
200021d4:	b580      	push	{r7, lr}
200021d6:	b082      	sub	sp, #8
200021d8:	af00      	add	r7, sp, #0
200021da:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
200021dc:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
200021e0:	6878      	ldr	r0, [r7, #4]
200021e2:	f7ff ffe7 	bl	200021b4 <_kill>
  while (1) {}    /* Make sure we hang here */
200021e6:	bf00      	nop
200021e8:	e7fd      	b.n	200021e6 <_exit+0x12>

200021ea <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
200021ea:	b580      	push	{r7, lr}
200021ec:	b086      	sub	sp, #24
200021ee:	af00      	add	r7, sp, #0
200021f0:	60f8      	str	r0, [r7, #12]
200021f2:	60b9      	str	r1, [r7, #8]
200021f4:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
200021f6:	2300      	movs	r3, #0
200021f8:	617b      	str	r3, [r7, #20]
200021fa:	e00a      	b.n	20002212 <_read+0x28>
  {
    *ptr++ = __io_getchar();
200021fc:	f3af 8000 	nop.w
20002200:	4601      	mov	r1, r0
20002202:	68bb      	ldr	r3, [r7, #8]
20002204:	1c5a      	adds	r2, r3, #1
20002206:	60ba      	str	r2, [r7, #8]
20002208:	b2ca      	uxtb	r2, r1
2000220a:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
2000220c:	697b      	ldr	r3, [r7, #20]
2000220e:	3301      	adds	r3, #1
20002210:	617b      	str	r3, [r7, #20]
20002212:	697a      	ldr	r2, [r7, #20]
20002214:	687b      	ldr	r3, [r7, #4]
20002216:	429a      	cmp	r2, r3
20002218:	dbf0      	blt.n	200021fc <_read+0x12>
  }

  return len;
2000221a:	687b      	ldr	r3, [r7, #4]
}
2000221c:	4618      	mov	r0, r3
2000221e:	3718      	adds	r7, #24
20002220:	46bd      	mov	sp, r7
20002222:	bd80      	pop	{r7, pc}

20002224 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
20002224:	b580      	push	{r7, lr}
20002226:	b086      	sub	sp, #24
20002228:	af00      	add	r7, sp, #0
2000222a:	60f8      	str	r0, [r7, #12]
2000222c:	60b9      	str	r1, [r7, #8]
2000222e:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
20002230:	2300      	movs	r3, #0
20002232:	617b      	str	r3, [r7, #20]
20002234:	e009      	b.n	2000224a <_write+0x26>
  {
    __io_putchar(*ptr++);
20002236:	68bb      	ldr	r3, [r7, #8]
20002238:	1c5a      	adds	r2, r3, #1
2000223a:	60ba      	str	r2, [r7, #8]
2000223c:	781b      	ldrb	r3, [r3, #0]
2000223e:	4618      	mov	r0, r3
20002240:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
20002244:	697b      	ldr	r3, [r7, #20]
20002246:	3301      	adds	r3, #1
20002248:	617b      	str	r3, [r7, #20]
2000224a:	697a      	ldr	r2, [r7, #20]
2000224c:	687b      	ldr	r3, [r7, #4]
2000224e:	429a      	cmp	r2, r3
20002250:	dbf1      	blt.n	20002236 <_write+0x12>
  }
  return len;
20002252:	687b      	ldr	r3, [r7, #4]
}
20002254:	4618      	mov	r0, r3
20002256:	3718      	adds	r7, #24
20002258:	46bd      	mov	sp, r7
2000225a:	bd80      	pop	{r7, pc}

2000225c <_close>:

int _close(int file)
{
2000225c:	b480      	push	{r7}
2000225e:	b083      	sub	sp, #12
20002260:	af00      	add	r7, sp, #0
20002262:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
20002264:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
20002268:	4618      	mov	r0, r3
2000226a:	370c      	adds	r7, #12
2000226c:	46bd      	mov	sp, r7
2000226e:	f85d 7b04 	ldr.w	r7, [sp], #4
20002272:	4770      	bx	lr

20002274 <_fstat>:


int _fstat(int file, struct stat *st)
{
20002274:	b480      	push	{r7}
20002276:	b083      	sub	sp, #12
20002278:	af00      	add	r7, sp, #0
2000227a:	6078      	str	r0, [r7, #4]
2000227c:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
2000227e:	683b      	ldr	r3, [r7, #0]
20002280:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
20002284:	605a      	str	r2, [r3, #4]
  return 0;
20002286:	2300      	movs	r3, #0
}
20002288:	4618      	mov	r0, r3
2000228a:	370c      	adds	r7, #12
2000228c:	46bd      	mov	sp, r7
2000228e:	f85d 7b04 	ldr.w	r7, [sp], #4
20002292:	4770      	bx	lr

20002294 <_isatty>:

int _isatty(int file)
{
20002294:	b480      	push	{r7}
20002296:	b083      	sub	sp, #12
20002298:	af00      	add	r7, sp, #0
2000229a:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
2000229c:	2301      	movs	r3, #1
}
2000229e:	4618      	mov	r0, r3
200022a0:	370c      	adds	r7, #12
200022a2:	46bd      	mov	sp, r7
200022a4:	f85d 7b04 	ldr.w	r7, [sp], #4
200022a8:	4770      	bx	lr

200022aa <_lseek>:

int _lseek(int file, int ptr, int dir)
{
200022aa:	b480      	push	{r7}
200022ac:	b085      	sub	sp, #20
200022ae:	af00      	add	r7, sp, #0
200022b0:	60f8      	str	r0, [r7, #12]
200022b2:	60b9      	str	r1, [r7, #8]
200022b4:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
200022b6:	2300      	movs	r3, #0
}
200022b8:	4618      	mov	r0, r3
200022ba:	3714      	adds	r7, #20
200022bc:	46bd      	mov	sp, r7
200022be:	f85d 7b04 	ldr.w	r7, [sp], #4
200022c2:	4770      	bx	lr

200022c4 <_open>:

int _open(char *path, int flags, ...)
{
200022c4:	b40e      	push	{r1, r2, r3}
200022c6:	b480      	push	{r7}
200022c8:	b082      	sub	sp, #8
200022ca:	af00      	add	r7, sp, #0
200022cc:	6078      	str	r0, [r7, #4]
  (void)path;
  (void)flags;
  /* Pretend like we always fail */
  return -1;
200022ce:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
200022d2:	4618      	mov	r0, r3
200022d4:	3708      	adds	r7, #8
200022d6:	46bd      	mov	sp, r7
200022d8:	f85d 7b04 	ldr.w	r7, [sp], #4
200022dc:	b003      	add	sp, #12
200022de:	4770      	bx	lr

200022e0 <_wait>:

int _wait(int *status)
{
200022e0:	b580      	push	{r7, lr}
200022e2:	b082      	sub	sp, #8
200022e4:	af00      	add	r7, sp, #0
200022e6:	6078      	str	r0, [r7, #4]
  (void)status;
  errno = ECHILD;
200022e8:	f015 fe52 	bl	20017f90 <__errno>
200022ec:	4603      	mov	r3, r0
200022ee:	220a      	movs	r2, #10
200022f0:	601a      	str	r2, [r3, #0]
  return -1;
200022f2:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
200022f6:	4618      	mov	r0, r3
200022f8:	3708      	adds	r7, #8
200022fa:	46bd      	mov	sp, r7
200022fc:	bd80      	pop	{r7, pc}

200022fe <_unlink>:

int _unlink(char *name)
{
200022fe:	b580      	push	{r7, lr}
20002300:	b082      	sub	sp, #8
20002302:	af00      	add	r7, sp, #0
20002304:	6078      	str	r0, [r7, #4]
  (void)name;
  errno = ENOENT;
20002306:	f015 fe43 	bl	20017f90 <__errno>
2000230a:	4603      	mov	r3, r0
2000230c:	2202      	movs	r2, #2
2000230e:	601a      	str	r2, [r3, #0]
  return -1;
20002310:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
20002314:	4618      	mov	r0, r3
20002316:	3708      	adds	r7, #8
20002318:	46bd      	mov	sp, r7
2000231a:	bd80      	pop	{r7, pc}

2000231c <_times>:

int _times(struct tms *buf)
{
2000231c:	b480      	push	{r7}
2000231e:	b083      	sub	sp, #12
20002320:	af00      	add	r7, sp, #0
20002322:	6078      	str	r0, [r7, #4]
  (void)buf;
  return -1;
20002324:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
20002328:	4618      	mov	r0, r3
2000232a:	370c      	adds	r7, #12
2000232c:	46bd      	mov	sp, r7
2000232e:	f85d 7b04 	ldr.w	r7, [sp], #4
20002332:	4770      	bx	lr

20002334 <_stat>:

int _stat(char *file, struct stat *st)
{
20002334:	b480      	push	{r7}
20002336:	b083      	sub	sp, #12
20002338:	af00      	add	r7, sp, #0
2000233a:	6078      	str	r0, [r7, #4]
2000233c:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
2000233e:	683b      	ldr	r3, [r7, #0]
20002340:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
20002344:	605a      	str	r2, [r3, #4]
  return 0;
20002346:	2300      	movs	r3, #0
}
20002348:	4618      	mov	r0, r3
2000234a:	370c      	adds	r7, #12
2000234c:	46bd      	mov	sp, r7
2000234e:	f85d 7b04 	ldr.w	r7, [sp], #4
20002352:	4770      	bx	lr

20002354 <_link>:

int _link(char *old, char *new)
{
20002354:	b580      	push	{r7, lr}
20002356:	b082      	sub	sp, #8
20002358:	af00      	add	r7, sp, #0
2000235a:	6078      	str	r0, [r7, #4]
2000235c:	6039      	str	r1, [r7, #0]
  (void)old;
  (void)new;
  errno = EMLINK;
2000235e:	f015 fe17 	bl	20017f90 <__errno>
20002362:	4603      	mov	r3, r0
20002364:	221f      	movs	r2, #31
20002366:	601a      	str	r2, [r3, #0]
  return -1;
20002368:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
2000236c:	4618      	mov	r0, r3
2000236e:	3708      	adds	r7, #8
20002370:	46bd      	mov	sp, r7
20002372:	bd80      	pop	{r7, pc}

20002374 <_fork>:

int _fork(void)
{
20002374:	b580      	push	{r7, lr}
20002376:	af00      	add	r7, sp, #0
  errno = EAGAIN;
20002378:	f015 fe0a 	bl	20017f90 <__errno>
2000237c:	4603      	mov	r3, r0
2000237e:	220b      	movs	r2, #11
20002380:	601a      	str	r2, [r3, #0]
  return -1;
20002382:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
20002386:	4618      	mov	r0, r3
20002388:	bd80      	pop	{r7, pc}

2000238a <_execve>:

int _execve(char *name, char **argv, char **env)
{
2000238a:	b580      	push	{r7, lr}
2000238c:	b084      	sub	sp, #16
2000238e:	af00      	add	r7, sp, #0
20002390:	60f8      	str	r0, [r7, #12]
20002392:	60b9      	str	r1, [r7, #8]
20002394:	607a      	str	r2, [r7, #4]
  (void)name;
  (void)argv;
  (void)env;
  errno = ENOMEM;
20002396:	f015 fdfb 	bl	20017f90 <__errno>
2000239a:	4603      	mov	r3, r0
2000239c:	220c      	movs	r2, #12
2000239e:	601a      	str	r2, [r3, #0]
  return -1;
200023a0:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
200023a4:	4618      	mov	r0, r3
200023a6:	3710      	adds	r7, #16
200023a8:	46bd      	mov	sp, r7
200023aa:	bd80      	pop	{r7, pc}

200023ac <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
200023ac:	b580      	push	{r7, lr}
200023ae:	b086      	sub	sp, #24
200023b0:	af00      	add	r7, sp, #0
200023b2:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
200023b4:	4a14      	ldr	r2, [pc, #80]	@ (20002408 <_sbrk+0x5c>)
200023b6:	4b15      	ldr	r3, [pc, #84]	@ (2000240c <_sbrk+0x60>)
200023b8:	1ad3      	subs	r3, r2, r3
200023ba:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
200023bc:	697b      	ldr	r3, [r7, #20]
200023be:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
200023c0:	4b13      	ldr	r3, [pc, #76]	@ (20002410 <_sbrk+0x64>)
200023c2:	681b      	ldr	r3, [r3, #0]
200023c4:	2b00      	cmp	r3, #0
200023c6:	d102      	bne.n	200023ce <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
200023c8:	4b11      	ldr	r3, [pc, #68]	@ (20002410 <_sbrk+0x64>)
200023ca:	4a12      	ldr	r2, [pc, #72]	@ (20002414 <_sbrk+0x68>)
200023cc:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
200023ce:	4b10      	ldr	r3, [pc, #64]	@ (20002410 <_sbrk+0x64>)
200023d0:	681a      	ldr	r2, [r3, #0]
200023d2:	687b      	ldr	r3, [r7, #4]
200023d4:	4413      	add	r3, r2
200023d6:	693a      	ldr	r2, [r7, #16]
200023d8:	429a      	cmp	r2, r3
200023da:	d207      	bcs.n	200023ec <_sbrk+0x40>
  {
    errno = ENOMEM;
200023dc:	f015 fdd8 	bl	20017f90 <__errno>
200023e0:	4603      	mov	r3, r0
200023e2:	220c      	movs	r2, #12
200023e4:	601a      	str	r2, [r3, #0]
    return (void *)-1;
200023e6:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
200023ea:	e009      	b.n	20002400 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
200023ec:	4b08      	ldr	r3, [pc, #32]	@ (20002410 <_sbrk+0x64>)
200023ee:	681b      	ldr	r3, [r3, #0]
200023f0:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
200023f2:	4b07      	ldr	r3, [pc, #28]	@ (20002410 <_sbrk+0x64>)
200023f4:	681a      	ldr	r2, [r3, #0]
200023f6:	687b      	ldr	r3, [r7, #4]
200023f8:	4413      	add	r3, r2
200023fa:	4a05      	ldr	r2, [pc, #20]	@ (20002410 <_sbrk+0x64>)
200023fc:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
200023fe:	68fb      	ldr	r3, [r7, #12]
}
20002400:	4618      	mov	r0, r3
20002402:	3718      	adds	r7, #24
20002404:	46bd      	mov	sp, r7
20002406:	bd80      	pop	{r7, pc}
20002408:	200c0004 	.word	0x200c0004
2000240c:	00000400 	.word	0x00000400
20002410:	200005c4 	.word	0x200005c4
20002414:	20018698 	.word	0x20018698

20002418 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
20002418:	b480      	push	{r7}
2000241a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
   SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
2000241c:	4b18      	ldr	r3, [pc, #96]	@ (20002480 <SystemInit+0x68>)
2000241e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
20002422:	4a17      	ldr	r2, [pc, #92]	@ (20002480 <SystemInit+0x68>)
20002424:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
20002428:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  #endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set MSION bit */
  RCC->CR = RCC_CR_MSISON;
2000242c:	4b15      	ldr	r3, [pc, #84]	@ (20002484 <SystemInit+0x6c>)
2000242e:	2201      	movs	r2, #1
20002430:	601a      	str	r2, [r3, #0]

  /* Reset CFGR register */
  RCC->CFGR1 = 0U;
20002432:	4b14      	ldr	r3, [pc, #80]	@ (20002484 <SystemInit+0x6c>)
20002434:	2200      	movs	r2, #0
20002436:	61da      	str	r2, [r3, #28]
  RCC->CFGR2 = 0U;
20002438:	4b12      	ldr	r3, [pc, #72]	@ (20002484 <SystemInit+0x6c>)
2000243a:	2200      	movs	r2, #0
2000243c:	621a      	str	r2, [r3, #32]
  RCC->CFGR3 = 0U;
2000243e:	4b11      	ldr	r3, [pc, #68]	@ (20002484 <SystemInit+0x6c>)
20002440:	2200      	movs	r2, #0
20002442:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Reset HSEON, CSSON , HSION, PLLxON bits */
  RCC->CR &= ~(RCC_CR_HSEON | RCC_CR_CSSON | RCC_CR_PLL1ON | RCC_CR_PLL2ON | RCC_CR_PLL3ON);
20002444:	4b0f      	ldr	r3, [pc, #60]	@ (20002484 <SystemInit+0x6c>)
20002446:	681b      	ldr	r3, [r3, #0]
20002448:	4a0e      	ldr	r2, [pc, #56]	@ (20002484 <SystemInit+0x6c>)
2000244a:	f023 53a8 	bic.w	r3, r3, #352321536	@ 0x15000000
2000244e:	f423 2310 	bic.w	r3, r3, #589824	@ 0x90000
20002452:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLL1CFGR = 0U;
20002454:	4b0b      	ldr	r3, [pc, #44]	@ (20002484 <SystemInit+0x6c>)
20002456:	2200      	movs	r2, #0
20002458:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Reset HSEBYP bit */
  RCC->CR &= ~(RCC_CR_HSEBYP);
2000245a:	4b0a      	ldr	r3, [pc, #40]	@ (20002484 <SystemInit+0x6c>)
2000245c:	681b      	ldr	r3, [r3, #0]
2000245e:	4a09      	ldr	r2, [pc, #36]	@ (20002484 <SystemInit+0x6c>)
20002460:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
20002464:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0U;
20002466:	4b07      	ldr	r3, [pc, #28]	@ (20002484 <SystemInit+0x6c>)
20002468:	2200      	movs	r2, #0
2000246a:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Configure the Vector Table location add offset address ------------------*/
  #ifdef VECT_TAB_SRAM
    SCB->VTOR = SRAM1_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
  #else
    SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
2000246c:	4b04      	ldr	r3, [pc, #16]	@ (20002480 <SystemInit+0x68>)
2000246e:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
20002472:	609a      	str	r2, [r3, #8]
  #endif
}
20002474:	bf00      	nop
20002476:	46bd      	mov	sp, r7
20002478:	f85d 7b04 	ldr.w	r7, [sp], #4
2000247c:	4770      	bx	lr
2000247e:	bf00      	nop
20002480:	e000ed00 	.word	0xe000ed00
20002484:	46020c00 	.word	0x46020c00

20002488 <SystemCoreClockUpdate>:
  *
  * @param  None
  * @retval None
  */
void SystemCoreClockUpdate(void)
{
20002488:	b480      	push	{r7}
2000248a:	b089      	sub	sp, #36	@ 0x24
2000248c:	af00      	add	r7, sp, #0
  uint32_t pllr, pllsource, pllm , tmp, pllfracen, msirange;
  float_t fracn1, pllvco;

  /* Get MSI Range frequency--------------------------------------------------*/
  if(READ_BIT(RCC->ICSCR1, RCC_ICSCR1_MSIRGSEL) == 0U)
2000248e:	4b73      	ldr	r3, [pc, #460]	@ (2000265c <SystemCoreClockUpdate+0x1d4>)
20002490:	689b      	ldr	r3, [r3, #8]
20002492:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
20002496:	2b00      	cmp	r3, #0
20002498:	d107      	bne.n	200024aa <SystemCoreClockUpdate+0x22>
  {
    /* MSISRANGE from RCC_CSR applies */
    msirange = (RCC->CSR & RCC_CSR_MSISSRANGE) >> RCC_CSR_MSISSRANGE_Pos;
2000249a:	4b70      	ldr	r3, [pc, #448]	@ (2000265c <SystemCoreClockUpdate+0x1d4>)
2000249c:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
200024a0:	0b1b      	lsrs	r3, r3, #12
200024a2:	f003 030f 	and.w	r3, r3, #15
200024a6:	61fb      	str	r3, [r7, #28]
200024a8:	e005      	b.n	200024b6 <SystemCoreClockUpdate+0x2e>
  }
  else
  {
    /* MSIRANGE from RCC_CR applies */
    msirange = (RCC->ICSCR1 & RCC_ICSCR1_MSISRANGE) >> RCC_ICSCR1_MSISRANGE_Pos;
200024aa:	4b6c      	ldr	r3, [pc, #432]	@ (2000265c <SystemCoreClockUpdate+0x1d4>)
200024ac:	689b      	ldr	r3, [r3, #8]
200024ae:	0f1b      	lsrs	r3, r3, #28
200024b0:	f003 030f 	and.w	r3, r3, #15
200024b4:	61fb      	str	r3, [r7, #28]
  }

  /*MSI frequency range in HZ*/
  msirange = MSIRangeTable[msirange];
200024b6:	4a6a      	ldr	r2, [pc, #424]	@ (20002660 <SystemCoreClockUpdate+0x1d8>)
200024b8:	69fb      	ldr	r3, [r7, #28]
200024ba:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
200024be:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR1 & RCC_CFGR1_SWS)
200024c0:	4b66      	ldr	r3, [pc, #408]	@ (2000265c <SystemCoreClockUpdate+0x1d4>)
200024c2:	69db      	ldr	r3, [r3, #28]
200024c4:	f003 030c 	and.w	r3, r3, #12
200024c8:	2b0c      	cmp	r3, #12
200024ca:	f200 80ae 	bhi.w	2000262a <SystemCoreClockUpdate+0x1a2>
200024ce:	a201      	add	r2, pc, #4	@ (adr r2, 200024d4 <SystemCoreClockUpdate+0x4c>)
200024d0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
200024d4:	20002509 	.word	0x20002509
200024d8:	2000262b 	.word	0x2000262b
200024dc:	2000262b 	.word	0x2000262b
200024e0:	2000262b 	.word	0x2000262b
200024e4:	20002511 	.word	0x20002511
200024e8:	2000262b 	.word	0x2000262b
200024ec:	2000262b 	.word	0x2000262b
200024f0:	2000262b 	.word	0x2000262b
200024f4:	20002519 	.word	0x20002519
200024f8:	2000262b 	.word	0x2000262b
200024fc:	2000262b 	.word	0x2000262b
20002500:	2000262b 	.word	0x2000262b
20002504:	20002521 	.word	0x20002521
  {
  case 0x00:  /* MSI used as system clock source */
    SystemCoreClock = msirange;
20002508:	4a56      	ldr	r2, [pc, #344]	@ (20002664 <SystemCoreClockUpdate+0x1dc>)
2000250a:	69fb      	ldr	r3, [r7, #28]
2000250c:	6013      	str	r3, [r2, #0]
    break;
2000250e:	e090      	b.n	20002632 <SystemCoreClockUpdate+0x1aa>

  case 0x04:  /* HSI used as system clock source */
    SystemCoreClock = HSI_VALUE;
20002510:	4b54      	ldr	r3, [pc, #336]	@ (20002664 <SystemCoreClockUpdate+0x1dc>)
20002512:	4a55      	ldr	r2, [pc, #340]	@ (20002668 <SystemCoreClockUpdate+0x1e0>)
20002514:	601a      	str	r2, [r3, #0]
    break;
20002516:	e08c      	b.n	20002632 <SystemCoreClockUpdate+0x1aa>

  case 0x08:  /* HSE used as system clock source */
    SystemCoreClock = HSE_VALUE;
20002518:	4b52      	ldr	r3, [pc, #328]	@ (20002664 <SystemCoreClockUpdate+0x1dc>)
2000251a:	4a53      	ldr	r2, [pc, #332]	@ (20002668 <SystemCoreClockUpdate+0x1e0>)
2000251c:	601a      	str	r2, [r3, #0]
    break;
2000251e:	e088      	b.n	20002632 <SystemCoreClockUpdate+0x1aa>

  case 0x0C:  /* PLL used as system clock source */
    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1SRC);
20002520:	4b4e      	ldr	r3, [pc, #312]	@ (2000265c <SystemCoreClockUpdate+0x1d4>)
20002522:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
20002524:	f003 0303 	and.w	r3, r3, #3
20002528:	617b      	str	r3, [r7, #20]
    pllm = ((RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1M)>> RCC_PLL1CFGR_PLL1M_Pos) + 1U;
2000252a:	4b4c      	ldr	r3, [pc, #304]	@ (2000265c <SystemCoreClockUpdate+0x1d4>)
2000252c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
2000252e:	0a1b      	lsrs	r3, r3, #8
20002530:	f003 030f 	and.w	r3, r3, #15
20002534:	3301      	adds	r3, #1
20002536:	613b      	str	r3, [r7, #16]
    pllfracen = ((RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1FRACEN)>>RCC_PLL1CFGR_PLL1FRACEN_Pos);
20002538:	4b48      	ldr	r3, [pc, #288]	@ (2000265c <SystemCoreClockUpdate+0x1d4>)
2000253a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
2000253c:	091b      	lsrs	r3, r3, #4
2000253e:	f003 0301 	and.w	r3, r3, #1
20002542:	60fb      	str	r3, [r7, #12]
    fracn1 = (float_t)(uint32_t)(pllfracen* ((RCC->PLL1FRACR & RCC_PLL1FRACR_PLL1FRACN)>> RCC_PLL1FRACR_PLL1FRACN_Pos));
20002544:	4b45      	ldr	r3, [pc, #276]	@ (2000265c <SystemCoreClockUpdate+0x1d4>)
20002546:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
20002548:	08db      	lsrs	r3, r3, #3
2000254a:	f3c3 030c 	ubfx	r3, r3, #0, #13
2000254e:	68fa      	ldr	r2, [r7, #12]
20002550:	fb02 f303 	mul.w	r3, r2, r3
20002554:	ee07 3a90 	vmov	s15, r3
20002558:	eef8 7a67 	vcvt.f32.u32	s15, s15
2000255c:	edc7 7a02 	vstr	s15, [r7, #8]

      switch (pllsource)
20002560:	697b      	ldr	r3, [r7, #20]
20002562:	2b03      	cmp	r3, #3
20002564:	d019      	beq.n	2000259a <SystemCoreClockUpdate+0x112>
20002566:	697b      	ldr	r3, [r7, #20]
20002568:	2b03      	cmp	r3, #3
2000256a:	d822      	bhi.n	200025b2 <SystemCoreClockUpdate+0x12a>
2000256c:	697b      	ldr	r3, [r7, #20]
2000256e:	2b00      	cmp	r3, #0
20002570:	d003      	beq.n	2000257a <SystemCoreClockUpdate+0xf2>
20002572:	697b      	ldr	r3, [r7, #20]
20002574:	2b02      	cmp	r3, #2
20002576:	d004      	beq.n	20002582 <SystemCoreClockUpdate+0xfa>
20002578:	e01b      	b.n	200025b2 <SystemCoreClockUpdate+0x12a>
      {
      case 0x00:  /* No clock sent to PLL*/
        pllvco = (float_t)0U;
2000257a:	f04f 0300 	mov.w	r3, #0
2000257e:	61bb      	str	r3, [r7, #24]
        break;
20002580:	e026      	b.n	200025d0 <SystemCoreClockUpdate+0x148>

      case 0x02:  /* HSI used as PLL clock source */
        pllvco = ((float_t)HSI_VALUE / (float_t)pllm);
20002582:	693b      	ldr	r3, [r7, #16]
20002584:	ee07 3a90 	vmov	s15, r3
20002588:	eeb8 7a67 	vcvt.f32.u32	s14, s15
2000258c:	eddf 6a37 	vldr	s13, [pc, #220]	@ 2000266c <SystemCoreClockUpdate+0x1e4>
20002590:	eec6 7a87 	vdiv.f32	s15, s13, s14
20002594:	edc7 7a06 	vstr	s15, [r7, #24]
        break;
20002598:	e01a      	b.n	200025d0 <SystemCoreClockUpdate+0x148>

      case 0x03:  /* HSE used as PLL clock source */
        pllvco = ((float_t)HSE_VALUE / (float_t)pllm);
2000259a:	693b      	ldr	r3, [r7, #16]
2000259c:	ee07 3a90 	vmov	s15, r3
200025a0:	eeb8 7a67 	vcvt.f32.u32	s14, s15
200025a4:	eddf 6a31 	vldr	s13, [pc, #196]	@ 2000266c <SystemCoreClockUpdate+0x1e4>
200025a8:	eec6 7a87 	vdiv.f32	s15, s13, s14
200025ac:	edc7 7a06 	vstr	s15, [r7, #24]
        break;
200025b0:	e00e      	b.n	200025d0 <SystemCoreClockUpdate+0x148>

      default:    /* MSI used as PLL clock source */
        pllvco = ((float_t)msirange / (float_t)pllm);
200025b2:	69fb      	ldr	r3, [r7, #28]
200025b4:	ee07 3a90 	vmov	s15, r3
200025b8:	eef8 6a67 	vcvt.f32.u32	s13, s15
200025bc:	693b      	ldr	r3, [r7, #16]
200025be:	ee07 3a90 	vmov	s15, r3
200025c2:	eeb8 7a67 	vcvt.f32.u32	s14, s15
200025c6:	eec6 7a87 	vdiv.f32	s15, s13, s14
200025ca:	edc7 7a06 	vstr	s15, [r7, #24]
        break;
200025ce:	bf00      	nop
      }

      pllvco = pllvco * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + (fracn1/(float_t)0x2000) + (float_t)1U);
200025d0:	4b22      	ldr	r3, [pc, #136]	@ (2000265c <SystemCoreClockUpdate+0x1d4>)
200025d2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
200025d4:	f3c3 0308 	ubfx	r3, r3, #0, #9
200025d8:	ee07 3a90 	vmov	s15, r3
200025dc:	eeb8 7a67 	vcvt.f32.u32	s14, s15
200025e0:	edd7 6a02 	vldr	s13, [r7, #8]
200025e4:	ed9f 6a22 	vldr	s12, [pc, #136]	@ 20002670 <SystemCoreClockUpdate+0x1e8>
200025e8:	eec6 7a86 	vdiv.f32	s15, s13, s12
200025ec:	ee77 7a27 	vadd.f32	s15, s14, s15
200025f0:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
200025f4:	ee77 7a87 	vadd.f32	s15, s15, s14
200025f8:	ed97 7a06 	vldr	s14, [r7, #24]
200025fc:	ee67 7a27 	vmul.f32	s15, s14, s15
20002600:	edc7 7a06 	vstr	s15, [r7, #24]
      pllr = (((RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1R) >> RCC_PLL1DIVR_PLL1R_Pos) + 1U );
20002604:	4b15      	ldr	r3, [pc, #84]	@ (2000265c <SystemCoreClockUpdate+0x1d4>)
20002606:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
20002608:	0e1b      	lsrs	r3, r3, #24
2000260a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
2000260e:	3301      	adds	r3, #1
20002610:	607b      	str	r3, [r7, #4]
      SystemCoreClock = (uint32_t)((uint32_t)pllvco/pllr);
20002612:	edd7 7a06 	vldr	s15, [r7, #24]
20002616:	eefc 7ae7 	vcvt.u32.f32	s15, s15
2000261a:	ee17 2a90 	vmov	r2, s15
2000261e:	687b      	ldr	r3, [r7, #4]
20002620:	fbb2 f3f3 	udiv	r3, r2, r3
20002624:	4a0f      	ldr	r2, [pc, #60]	@ (20002664 <SystemCoreClockUpdate+0x1dc>)
20002626:	6013      	str	r3, [r2, #0]
      break;
20002628:	e003      	b.n	20002632 <SystemCoreClockUpdate+0x1aa>

  default:
    SystemCoreClock = msirange;
2000262a:	4a0e      	ldr	r2, [pc, #56]	@ (20002664 <SystemCoreClockUpdate+0x1dc>)
2000262c:	69fb      	ldr	r3, [r7, #28]
2000262e:	6013      	str	r3, [r2, #0]
    break;
20002630:	bf00      	nop
  }
  /* Compute HCLK clock frequency --------------------------------------------*/
  /* Get HCLK prescaler */
  tmp = AHBPrescTable[((RCC->CFGR2 & RCC_CFGR2_HPRE) >> RCC_CFGR2_HPRE_Pos)];
20002632:	4b0a      	ldr	r3, [pc, #40]	@ (2000265c <SystemCoreClockUpdate+0x1d4>)
20002634:	6a1b      	ldr	r3, [r3, #32]
20002636:	f003 030f 	and.w	r3, r3, #15
2000263a:	4a0e      	ldr	r2, [pc, #56]	@ (20002674 <SystemCoreClockUpdate+0x1ec>)
2000263c:	5cd3      	ldrb	r3, [r2, r3]
2000263e:	603b      	str	r3, [r7, #0]
  /* HCLK clock frequency */
  SystemCoreClock >>= tmp;
20002640:	4b08      	ldr	r3, [pc, #32]	@ (20002664 <SystemCoreClockUpdate+0x1dc>)
20002642:	681a      	ldr	r2, [r3, #0]
20002644:	683b      	ldr	r3, [r7, #0]
20002646:	fa22 f303 	lsr.w	r3, r2, r3
2000264a:	4a06      	ldr	r2, [pc, #24]	@ (20002664 <SystemCoreClockUpdate+0x1dc>)
2000264c:	6013      	str	r3, [r2, #0]
}
2000264e:	bf00      	nop
20002650:	3724      	adds	r7, #36	@ 0x24
20002652:	46bd      	mov	sp, r7
20002654:	f85d 7b04 	ldr.w	r7, [sp], #4
20002658:	4770      	bx	lr
2000265a:	bf00      	nop
2000265c:	46020c00 	.word	0x46020c00
20002660:	200185b0 	.word	0x200185b0
20002664:	2000045c 	.word	0x2000045c
20002668:	00f42400 	.word	0x00f42400
2000266c:	4b742400 	.word	0x4b742400
20002670:	46000000 	.word	0x46000000
20002674:	20018598 	.word	0x20018598

20002678 <MX_USART2_UART_Init>:
UART_HandleTypeDef huart2;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
20002678:	b580      	push	{r7, lr}
2000267a:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
2000267c:	4b22      	ldr	r3, [pc, #136]	@ (20002708 <MX_USART2_UART_Init+0x90>)
2000267e:	4a23      	ldr	r2, [pc, #140]	@ (2000270c <MX_USART2_UART_Init+0x94>)
20002680:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
20002682:	4b21      	ldr	r3, [pc, #132]	@ (20002708 <MX_USART2_UART_Init+0x90>)
20002684:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
20002688:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
2000268a:	4b1f      	ldr	r3, [pc, #124]	@ (20002708 <MX_USART2_UART_Init+0x90>)
2000268c:	2200      	movs	r2, #0
2000268e:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
20002690:	4b1d      	ldr	r3, [pc, #116]	@ (20002708 <MX_USART2_UART_Init+0x90>)
20002692:	2200      	movs	r2, #0
20002694:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
20002696:	4b1c      	ldr	r3, [pc, #112]	@ (20002708 <MX_USART2_UART_Init+0x90>)
20002698:	2200      	movs	r2, #0
2000269a:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
2000269c:	4b1a      	ldr	r3, [pc, #104]	@ (20002708 <MX_USART2_UART_Init+0x90>)
2000269e:	220c      	movs	r2, #12
200026a0:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
200026a2:	4b19      	ldr	r3, [pc, #100]	@ (20002708 <MX_USART2_UART_Init+0x90>)
200026a4:	2200      	movs	r2, #0
200026a6:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
200026a8:	4b17      	ldr	r3, [pc, #92]	@ (20002708 <MX_USART2_UART_Init+0x90>)
200026aa:	2200      	movs	r2, #0
200026ac:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
200026ae:	4b16      	ldr	r3, [pc, #88]	@ (20002708 <MX_USART2_UART_Init+0x90>)
200026b0:	2200      	movs	r2, #0
200026b2:	621a      	str	r2, [r3, #32]
  huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
200026b4:	4b14      	ldr	r3, [pc, #80]	@ (20002708 <MX_USART2_UART_Init+0x90>)
200026b6:	2200      	movs	r2, #0
200026b8:	625a      	str	r2, [r3, #36]	@ 0x24
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
200026ba:	4b13      	ldr	r3, [pc, #76]	@ (20002708 <MX_USART2_UART_Init+0x90>)
200026bc:	2200      	movs	r2, #0
200026be:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart2) != HAL_OK)
200026c0:	4811      	ldr	r0, [pc, #68]	@ (20002708 <MX_USART2_UART_Init+0x90>)
200026c2:	f010 fc3b 	bl	20012f3c <HAL_UART_Init>
200026c6:	4603      	mov	r3, r0
200026c8:	2b00      	cmp	r3, #0
200026ca:	d001      	beq.n	200026d0 <MX_USART2_UART_Init+0x58>
  {
    Error_Handler();
200026cc:	f7ff fba8 	bl	20001e20 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart2, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
200026d0:	2100      	movs	r1, #0
200026d2:	480d      	ldr	r0, [pc, #52]	@ (20002708 <MX_USART2_UART_Init+0x90>)
200026d4:	f014 fde0 	bl	20017298 <HAL_UARTEx_SetTxFifoThreshold>
200026d8:	4603      	mov	r3, r0
200026da:	2b00      	cmp	r3, #0
200026dc:	d001      	beq.n	200026e2 <MX_USART2_UART_Init+0x6a>
  {
    Error_Handler();
200026de:	f7ff fb9f 	bl	20001e20 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart2, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
200026e2:	2100      	movs	r1, #0
200026e4:	4808      	ldr	r0, [pc, #32]	@ (20002708 <MX_USART2_UART_Init+0x90>)
200026e6:	f014 fe15 	bl	20017314 <HAL_UARTEx_SetRxFifoThreshold>
200026ea:	4603      	mov	r3, r0
200026ec:	2b00      	cmp	r3, #0
200026ee:	d001      	beq.n	200026f4 <MX_USART2_UART_Init+0x7c>
  {
    Error_Handler();
200026f0:	f7ff fb96 	bl	20001e20 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart2) != HAL_OK)
200026f4:	4804      	ldr	r0, [pc, #16]	@ (20002708 <MX_USART2_UART_Init+0x90>)
200026f6:	f014 fd96 	bl	20017226 <HAL_UARTEx_DisableFifoMode>
200026fa:	4603      	mov	r3, r0
200026fc:	2b00      	cmp	r3, #0
200026fe:	d001      	beq.n	20002704 <MX_USART2_UART_Init+0x8c>
  {
    Error_Handler();
20002700:	f7ff fb8e 	bl	20001e20 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
20002704:	bf00      	nop
20002706:	bd80      	pop	{r7, pc}
20002708:	200005c8 	.word	0x200005c8
2000270c:	40004400 	.word	0x40004400

20002710 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
20002710:	b580      	push	{r7, lr}
20002712:	b0ba      	sub	sp, #232	@ 0xe8
20002714:	af00      	add	r7, sp, #0
20002716:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
20002718:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
2000271c:	2200      	movs	r2, #0
2000271e:	601a      	str	r2, [r3, #0]
20002720:	605a      	str	r2, [r3, #4]
20002722:	609a      	str	r2, [r3, #8]
20002724:	60da      	str	r2, [r3, #12]
20002726:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
20002728:	f107 0310 	add.w	r3, r7, #16
2000272c:	22c0      	movs	r2, #192	@ 0xc0
2000272e:	2100      	movs	r1, #0
20002730:	4618      	mov	r0, r3
20002732:	f015 fb80 	bl	20017e36 <memset>
  if(uartHandle->Instance==USART2)
20002736:	687b      	ldr	r3, [r7, #4]
20002738:	681b      	ldr	r3, [r3, #0]
2000273a:	4a26      	ldr	r2, [pc, #152]	@ (200027d4 <HAL_UART_MspInit+0xc4>)
2000273c:	4293      	cmp	r3, r2
2000273e:	d144      	bne.n	200027ca <HAL_UART_MspInit+0xba>

  /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
20002740:	f04f 0202 	mov.w	r2, #2
20002744:	f04f 0300 	mov.w	r3, #0
20002748:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
2000274c:	2300      	movs	r3, #0
2000274e:	667b      	str	r3, [r7, #100]	@ 0x64
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
20002750:	f107 0310 	add.w	r3, r7, #16
20002754:	4618      	mov	r0, r3
20002756:	f00d f803 	bl	2000f760 <HAL_RCCEx_PeriphCLKConfig>
2000275a:	4603      	mov	r3, r0
2000275c:	2b00      	cmp	r3, #0
2000275e:	d001      	beq.n	20002764 <HAL_UART_MspInit+0x54>
    {
      Error_Handler();
20002760:	f7ff fb5e 	bl	20001e20 <Error_Handler>
    }

    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
20002764:	4b1c      	ldr	r3, [pc, #112]	@ (200027d8 <HAL_UART_MspInit+0xc8>)
20002766:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
2000276a:	4a1b      	ldr	r2, [pc, #108]	@ (200027d8 <HAL_UART_MspInit+0xc8>)
2000276c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
20002770:	f8c2 309c 	str.w	r3, [r2, #156]	@ 0x9c
20002774:	4b18      	ldr	r3, [pc, #96]	@ (200027d8 <HAL_UART_MspInit+0xc8>)
20002776:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
2000277a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
2000277e:	60fb      	str	r3, [r7, #12]
20002780:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
20002782:	4b15      	ldr	r3, [pc, #84]	@ (200027d8 <HAL_UART_MspInit+0xc8>)
20002784:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
20002788:	4a13      	ldr	r2, [pc, #76]	@ (200027d8 <HAL_UART_MspInit+0xc8>)
2000278a:	f043 0301 	orr.w	r3, r3, #1
2000278e:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
20002792:	4b11      	ldr	r3, [pc, #68]	@ (200027d8 <HAL_UART_MspInit+0xc8>)
20002794:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
20002798:	f003 0301 	and.w	r3, r3, #1
2000279c:	60bb      	str	r3, [r7, #8]
2000279e:	68bb      	ldr	r3, [r7, #8]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
200027a0:	230c      	movs	r3, #12
200027a2:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
200027a6:	2302      	movs	r3, #2
200027a8:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
200027ac:	2300      	movs	r3, #0
200027ae:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
200027b2:	2300      	movs	r3, #0
200027b4:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
200027b8:	2307      	movs	r3, #7
200027ba:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
200027be:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
200027c2:	4619      	mov	r1, r3
200027c4:	4805      	ldr	r0, [pc, #20]	@ (200027dc <HAL_UART_MspInit+0xcc>)
200027c6:	f006 fd63 	bl	20009290 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
200027ca:	bf00      	nop
200027cc:	37e8      	adds	r7, #232	@ 0xe8
200027ce:	46bd      	mov	sp, r7
200027d0:	bd80      	pop	{r7, pc}
200027d2:	bf00      	nop
200027d4:	40004400 	.word	0x40004400
200027d8:	46020c00 	.word	0x46020c00
200027dc:	42020000 	.word	0x42020000

200027e0 <HAL_UART_MspDeInit>:

void HAL_UART_MspDeInit(UART_HandleTypeDef* uartHandle)
{
200027e0:	b580      	push	{r7, lr}
200027e2:	b082      	sub	sp, #8
200027e4:	af00      	add	r7, sp, #0
200027e6:	6078      	str	r0, [r7, #4]

  if(uartHandle->Instance==USART2)
200027e8:	687b      	ldr	r3, [r7, #4]
200027ea:	681b      	ldr	r3, [r3, #0]
200027ec:	4a09      	ldr	r2, [pc, #36]	@ (20002814 <HAL_UART_MspDeInit+0x34>)
200027ee:	4293      	cmp	r3, r2
200027f0:	d10b      	bne.n	2000280a <HAL_UART_MspDeInit+0x2a>
  {
  /* USER CODE BEGIN USART2_MspDeInit 0 */

  /* USER CODE END USART2_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_USART2_CLK_DISABLE();
200027f2:	4b09      	ldr	r3, [pc, #36]	@ (20002818 <HAL_UART_MspDeInit+0x38>)
200027f4:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
200027f8:	4a07      	ldr	r2, [pc, #28]	@ (20002818 <HAL_UART_MspDeInit+0x38>)
200027fa:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
200027fe:	f8c2 309c 	str.w	r3, [r2, #156]	@ 0x9c

    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    HAL_GPIO_DeInit(GPIOA, GPIO_PIN_2|GPIO_PIN_3);
20002802:	210c      	movs	r1, #12
20002804:	4805      	ldr	r0, [pc, #20]	@ (2000281c <HAL_UART_MspDeInit+0x3c>)
20002806:	f006 ff23 	bl	20009650 <HAL_GPIO_DeInit>

  /* USER CODE BEGIN USART2_MspDeInit 1 */

  /* USER CODE END USART2_MspDeInit 1 */
  }
}
2000280a:	bf00      	nop
2000280c:	3708      	adds	r7, #8
2000280e:	46bd      	mov	sp, r7
20002810:	bd80      	pop	{r7, pc}
20002812:	bf00      	nop
20002814:	40004400 	.word	0x40004400
20002818:	46020c00 	.word	0x46020c00
2000281c:	42020000 	.word	0x42020000

20002820 <USART_Print>:

/* USER CODE BEGIN 1 */
void USART_Print(char *msg)
{
20002820:	b580      	push	{r7, lr}
20002822:	b082      	sub	sp, #8
20002824:	af00      	add	r7, sp, #0
20002826:	6078      	str	r0, [r7, #4]
	HAL_UART_Transmit(&huart2, (const uint8_t *)msg, (uint16_t)strlen(msg), 1000);
20002828:	6878      	ldr	r0, [r7, #4]
2000282a:	f7fe f829 	bl	20000880 <strlen>
2000282e:	4603      	mov	r3, r0
20002830:	b29a      	uxth	r2, r3
20002832:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
20002836:	6879      	ldr	r1, [r7, #4]
20002838:	4803      	ldr	r0, [pc, #12]	@ (20002848 <USART_Print+0x28>)
2000283a:	f010 fd56 	bl	200132ea <HAL_UART_Transmit>
}
2000283e:	bf00      	nop
20002840:	3708      	adds	r7, #8
20002842:	46bd      	mov	sp, r7
20002844:	bd80      	pop	{r7, pc}
20002846:	bf00      	nop
20002848:	200005c8 	.word	0x200005c8

2000284c <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* set stack pointer */
2000284c:	f8df d034 	ldr.w	sp, [pc, #52]	@ 20002884 <LoopForever+0x2>
/* Call the clock system initialization function.*/
  bl  SystemInit
20002850:	f7ff fde2 	bl	20002418 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
20002854:	2100      	movs	r1, #0
  b	LoopCopyDataInit
20002856:	e003      	b.n	20002860 <LoopCopyDataInit>

20002858 <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
20002858:	4b0b      	ldr	r3, [pc, #44]	@ (20002888 <LoopForever+0x6>)
	ldr	r3, [r3, r1]
2000285a:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
2000285c:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
2000285e:	3104      	adds	r1, #4

20002860 <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
20002860:	480a      	ldr	r0, [pc, #40]	@ (2000288c <LoopForever+0xa>)
	ldr	r3, =_edata
20002862:	4b0b      	ldr	r3, [pc, #44]	@ (20002890 <LoopForever+0xe>)
	adds	r2, r0, r1
20002864:	1842      	adds	r2, r0, r1
	cmp	r2, r3
20002866:	429a      	cmp	r2, r3
	bcc	CopyDataInit
20002868:	d3f6      	bcc.n	20002858 <CopyDataInit>
	ldr	r2, =_sbss
2000286a:	4a0a      	ldr	r2, [pc, #40]	@ (20002894 <LoopForever+0x12>)
	b	LoopFillZerobss
2000286c:	e002      	b.n	20002874 <LoopFillZerobss>

2000286e <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
2000286e:	2300      	movs	r3, #0
	str	r3, [r2], #4
20002870:	f842 3b04 	str.w	r3, [r2], #4

20002874 <LoopFillZerobss>:

LoopFillZerobss:
	ldr	r3, = _ebss
20002874:	4b08      	ldr	r3, [pc, #32]	@ (20002898 <LoopForever+0x16>)
	cmp	r2, r3
20002876:	429a      	cmp	r2, r3
	bcc	FillZerobss
20002878:	d3f9      	bcc.n	2000286e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
2000287a:	f015 fb8f 	bl	20017f9c <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
2000287e:	f7ff fa09 	bl	20001c94 <main>

20002882 <LoopForever>:

LoopForever:
    b LoopForever
20002882:	e7fe      	b.n	20002882 <LoopForever>
  ldr   sp, =_estack    /* set stack pointer */
20002884:	200c0004 	.word	0x200c0004
	ldr	r3, =_sidata
20002888:	20000448 	.word	0x20000448
	ldr	r0, =_sdata
2000288c:	20000448 	.word	0x20000448
	ldr	r3, =_edata
20002890:	200004e0 	.word	0x200004e0
	ldr	r2, =_sbss
20002894:	200004e0 	.word	0x200004e0
	ldr	r3, = _ebss
20002898:	200007b0 	.word	0x200007b0

2000289c <ADC1_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
2000289c:	e7fe      	b.n	2000289c <ADC1_IRQHandler>
	...

200028a0 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
200028a0:	b580      	push	{r7, lr}
200028a2:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
200028a4:	4b12      	ldr	r3, [pc, #72]	@ (200028f0 <HAL_Init+0x50>)
200028a6:	681b      	ldr	r3, [r3, #0]
200028a8:	4a11      	ldr	r2, [pc, #68]	@ (200028f0 <HAL_Init+0x50>)
200028aa:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
200028ae:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
200028b0:	2003      	movs	r0, #3
200028b2:	f000 fcf5 	bl	200032a0 <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) >> RCC_CFGR2_HPRE_Pos];
200028b6:	f00c fbf3 	bl	2000f0a0 <HAL_RCC_GetSysClockFreq>
200028ba:	4602      	mov	r2, r0
200028bc:	4b0d      	ldr	r3, [pc, #52]	@ (200028f4 <HAL_Init+0x54>)
200028be:	6a1b      	ldr	r3, [r3, #32]
200028c0:	f003 030f 	and.w	r3, r3, #15
200028c4:	490c      	ldr	r1, [pc, #48]	@ (200028f8 <HAL_Init+0x58>)
200028c6:	5ccb      	ldrb	r3, [r1, r3]
200028c8:	fa22 f303 	lsr.w	r3, r2, r3
200028cc:	4a0b      	ldr	r2, [pc, #44]	@ (200028fc <HAL_Init+0x5c>)
200028ce:	6013      	str	r3, [r2, #0]

  /* Select HCLK as SysTick clock source */
  HAL_SYSTICK_CLKSourceConfig(SYSTICK_CLKSOURCE_HCLK);
200028d0:	2004      	movs	r0, #4
200028d2:	f000 fda5 	bl	20003420 <HAL_SYSTICK_CLKSourceConfig>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
200028d6:	200f      	movs	r0, #15
200028d8:	f000 f860 	bl	2000299c <HAL_InitTick>
200028dc:	4603      	mov	r3, r0
200028de:	2b00      	cmp	r3, #0
200028e0:	d001      	beq.n	200028e6 <HAL_Init+0x46>
  {
    return HAL_ERROR;
200028e2:	2301      	movs	r3, #1
200028e4:	e002      	b.n	200028ec <HAL_Init+0x4c>
  }

  /* Init the low level hardware */
  HAL_MspInit();
200028e6:	f7ff fc0d 	bl	20002104 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
200028ea:	2300      	movs	r3, #0
}
200028ec:	4618      	mov	r0, r3
200028ee:	bd80      	pop	{r7, pc}
200028f0:	40022000 	.word	0x40022000
200028f4:	46020c00 	.word	0x46020c00
200028f8:	20018598 	.word	0x20018598
200028fc:	2000045c 	.word	0x2000045c

20002900 <HAL_DeInit>:
  * @brief  This function de-Initializes common part of the HAL and stops the systick.
  *         This function is optional.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DeInit(void)
{
20002900:	b580      	push	{r7, lr}
20002902:	af00      	add	r7, sp, #0
  /* Reset of all peripherals */
  __HAL_RCC_APB1_FORCE_RESET();
20002904:	4b18      	ldr	r3, [pc, #96]	@ (20002968 <HAL_DeInit+0x68>)
20002906:	4a19      	ldr	r2, [pc, #100]	@ (2000296c <HAL_DeInit+0x6c>)
20002908:	675a      	str	r2, [r3, #116]	@ 0x74
2000290a:	4b17      	ldr	r3, [pc, #92]	@ (20002968 <HAL_DeInit+0x68>)
2000290c:	4a18      	ldr	r2, [pc, #96]	@ (20002970 <HAL_DeInit+0x70>)
2000290e:	679a      	str	r2, [r3, #120]	@ 0x78
  __HAL_RCC_APB1_RELEASE_RESET();
20002910:	4b15      	ldr	r3, [pc, #84]	@ (20002968 <HAL_DeInit+0x68>)
20002912:	2200      	movs	r2, #0
20002914:	675a      	str	r2, [r3, #116]	@ 0x74
20002916:	4b14      	ldr	r3, [pc, #80]	@ (20002968 <HAL_DeInit+0x68>)
20002918:	2200      	movs	r2, #0
2000291a:	679a      	str	r2, [r3, #120]	@ 0x78

  __HAL_RCC_APB2_FORCE_RESET();
2000291c:	4b12      	ldr	r3, [pc, #72]	@ (20002968 <HAL_DeInit+0x68>)
2000291e:	4a15      	ldr	r2, [pc, #84]	@ (20002974 <HAL_DeInit+0x74>)
20002920:	67da      	str	r2, [r3, #124]	@ 0x7c
  __HAL_RCC_APB2_RELEASE_RESET();
20002922:	4b11      	ldr	r3, [pc, #68]	@ (20002968 <HAL_DeInit+0x68>)
20002924:	2200      	movs	r2, #0
20002926:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_RCC_AHB1_FORCE_RESET();
20002928:	4b0f      	ldr	r3, [pc, #60]	@ (20002968 <HAL_DeInit+0x68>)
2000292a:	4a13      	ldr	r2, [pc, #76]	@ (20002978 <HAL_DeInit+0x78>)
2000292c:	661a      	str	r2, [r3, #96]	@ 0x60
  __HAL_RCC_AHB1_RELEASE_RESET();
2000292e:	4b0e      	ldr	r3, [pc, #56]	@ (20002968 <HAL_DeInit+0x68>)
20002930:	2200      	movs	r2, #0
20002932:	661a      	str	r2, [r3, #96]	@ 0x60

  __HAL_RCC_AHB2_FORCE_RESET();
20002934:	4b0c      	ldr	r3, [pc, #48]	@ (20002968 <HAL_DeInit+0x68>)
20002936:	4a11      	ldr	r2, [pc, #68]	@ (2000297c <HAL_DeInit+0x7c>)
20002938:	665a      	str	r2, [r3, #100]	@ 0x64
2000293a:	4b0b      	ldr	r3, [pc, #44]	@ (20002968 <HAL_DeInit+0x68>)
2000293c:	f240 1211 	movw	r2, #273	@ 0x111
20002940:	669a      	str	r2, [r3, #104]	@ 0x68
  __HAL_RCC_AHB2_RELEASE_RESET();
20002942:	4b09      	ldr	r3, [pc, #36]	@ (20002968 <HAL_DeInit+0x68>)
20002944:	2200      	movs	r2, #0
20002946:	665a      	str	r2, [r3, #100]	@ 0x64
20002948:	4b07      	ldr	r3, [pc, #28]	@ (20002968 <HAL_DeInit+0x68>)
2000294a:	2200      	movs	r2, #0
2000294c:	669a      	str	r2, [r3, #104]	@ 0x68

  __HAL_RCC_AHB3_FORCE_RESET();
2000294e:	4b06      	ldr	r3, [pc, #24]	@ (20002968 <HAL_DeInit+0x68>)
20002950:	f240 6261 	movw	r2, #1633	@ 0x661
20002954:	66da      	str	r2, [r3, #108]	@ 0x6c
  __HAL_RCC_AHB3_RELEASE_RESET();
20002956:	4b04      	ldr	r3, [pc, #16]	@ (20002968 <HAL_DeInit+0x68>)
20002958:	2200      	movs	r2, #0
2000295a:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* De-Init the low level hardware */
  HAL_MspDeInit();
2000295c:	f000 f817 	bl	2000298e <HAL_MspDeInit>

  /* Return function status */
  return HAL_OK;
20002960:	2300      	movs	r3, #0
}
20002962:	4618      	mov	r0, r3
20002964:	bd80      	pop	{r7, pc}
20002966:	bf00      	nop
20002968:	46020c00 	.word	0x46020c00
2000296c:	027e403f 	.word	0x027e403f
20002970:	00800222 	.word	0x00800222
20002974:	00677800 	.word	0x00677800
20002978:	0007100f 	.word	0x0007100f
2000297c:	19bf55ff 	.word	0x19bf55ff
/**
  * @brief  Initializes the MSP.
  * @retval None
  */
__weak void HAL_MspInit(void)
{
20002980:	b480      	push	{r7}
20002982:	af00      	add	r7, sp, #0
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_MspInit could be implemented in the user file
   */
}
20002984:	bf00      	nop
20002986:	46bd      	mov	sp, r7
20002988:	f85d 7b04 	ldr.w	r7, [sp], #4
2000298c:	4770      	bx	lr

2000298e <HAL_MspDeInit>:
/**
  * @brief  DeInitializes the MSP.
  * @retval None
  */
__weak void HAL_MspDeInit(void)
{
2000298e:	b480      	push	{r7}
20002990:	af00      	add	r7, sp, #0
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_MspDeInit could be implemented in the user file
   */
}
20002992:	bf00      	nop
20002994:	46bd      	mov	sp, r7
20002996:	f85d 7b04 	ldr.w	r7, [sp], #4
2000299a:	4770      	bx	lr

2000299c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
2000299c:	b580      	push	{r7, lr}
2000299e:	b084      	sub	sp, #16
200029a0:	af00      	add	r7, sp, #0
200029a2:	6078      	str	r0, [r7, #4]
  uint32_t ticknumber = 0U;
200029a4:	2300      	movs	r3, #0
200029a6:	60fb      	str	r3, [r7, #12]
  uint32_t systicksel;

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if ((uint32_t)uwTickFreq == 0UL)
200029a8:	4b33      	ldr	r3, [pc, #204]	@ (20002a78 <HAL_InitTick+0xdc>)
200029aa:	781b      	ldrb	r3, [r3, #0]
200029ac:	2b00      	cmp	r3, #0
200029ae:	d101      	bne.n	200029b4 <HAL_InitTick+0x18>
  {
    return HAL_ERROR;
200029b0:	2301      	movs	r3, #1
200029b2:	e05c      	b.n	20002a6e <HAL_InitTick+0xd2>
  }

  /* Check Clock source to calculate the tickNumber */
  if (READ_BIT(SysTick->CTRL, SysTick_CTRL_CLKSOURCE_Msk) == SysTick_CTRL_CLKSOURCE_Msk)
200029b4:	4b31      	ldr	r3, [pc, #196]	@ (20002a7c <HAL_InitTick+0xe0>)
200029b6:	681b      	ldr	r3, [r3, #0]
200029b8:	f003 0304 	and.w	r3, r3, #4
200029bc:	2b04      	cmp	r3, #4
200029be:	d10c      	bne.n	200029da <HAL_InitTick+0x3e>
  {
    /* HCLK selected as SysTick clock source */
    ticknumber = SystemCoreClock / (1000UL / (uint32_t)uwTickFreq);
200029c0:	4b2f      	ldr	r3, [pc, #188]	@ (20002a80 <HAL_InitTick+0xe4>)
200029c2:	681a      	ldr	r2, [r3, #0]
200029c4:	4b2c      	ldr	r3, [pc, #176]	@ (20002a78 <HAL_InitTick+0xdc>)
200029c6:	781b      	ldrb	r3, [r3, #0]
200029c8:	4619      	mov	r1, r3
200029ca:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
200029ce:	fbb3 f3f1 	udiv	r3, r3, r1
200029d2:	fbb2 f3f3 	udiv	r3, r2, r3
200029d6:	60fb      	str	r3, [r7, #12]
200029d8:	e037      	b.n	20002a4a <HAL_InitTick+0xae>
  }
  else
  {
    systicksel = HAL_SYSTICK_GetCLKSourceConfig();
200029da:	f000 fd79 	bl	200034d0 <HAL_SYSTICK_GetCLKSourceConfig>
200029de:	60b8      	str	r0, [r7, #8]
    switch (systicksel)
200029e0:	68bb      	ldr	r3, [r7, #8]
200029e2:	2b02      	cmp	r3, #2
200029e4:	d023      	beq.n	20002a2e <HAL_InitTick+0x92>
200029e6:	68bb      	ldr	r3, [r7, #8]
200029e8:	2b02      	cmp	r3, #2
200029ea:	d82d      	bhi.n	20002a48 <HAL_InitTick+0xac>
200029ec:	68bb      	ldr	r3, [r7, #8]
200029ee:	2b00      	cmp	r3, #0
200029f0:	d003      	beq.n	200029fa <HAL_InitTick+0x5e>
200029f2:	68bb      	ldr	r3, [r7, #8]
200029f4:	2b01      	cmp	r3, #1
200029f6:	d00d      	beq.n	20002a14 <HAL_InitTick+0x78>
        /* Calculate tick value */
        ticknumber = (LSE_VALUE / (1000UL / (uint32_t)uwTickFreq));
        break;
      default:
        /* Nothing to do */
        break;
200029f8:	e026      	b.n	20002a48 <HAL_InitTick+0xac>
        ticknumber = (SystemCoreClock / (8000UL / (uint32_t)uwTickFreq));
200029fa:	4b21      	ldr	r3, [pc, #132]	@ (20002a80 <HAL_InitTick+0xe4>)
200029fc:	681a      	ldr	r2, [r3, #0]
200029fe:	4b1e      	ldr	r3, [pc, #120]	@ (20002a78 <HAL_InitTick+0xdc>)
20002a00:	781b      	ldrb	r3, [r3, #0]
20002a02:	4619      	mov	r1, r3
20002a04:	f44f 53fa 	mov.w	r3, #8000	@ 0x1f40
20002a08:	fbb3 f3f1 	udiv	r3, r3, r1
20002a0c:	fbb2 f3f3 	udiv	r3, r2, r3
20002a10:	60fb      	str	r3, [r7, #12]
        break;
20002a12:	e01a      	b.n	20002a4a <HAL_InitTick+0xae>
        ticknumber = (LSI_VALUE / (1000UL / (uint32_t)uwTickFreq));
20002a14:	4b18      	ldr	r3, [pc, #96]	@ (20002a78 <HAL_InitTick+0xdc>)
20002a16:	781b      	ldrb	r3, [r3, #0]
20002a18:	461a      	mov	r2, r3
20002a1a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
20002a1e:	fbb3 f3f2 	udiv	r3, r3, r2
20002a22:	f44f 42fa 	mov.w	r2, #32000	@ 0x7d00
20002a26:	fbb2 f3f3 	udiv	r3, r2, r3
20002a2a:	60fb      	str	r3, [r7, #12]
        break;
20002a2c:	e00d      	b.n	20002a4a <HAL_InitTick+0xae>
        ticknumber = (LSE_VALUE / (1000UL / (uint32_t)uwTickFreq));
20002a2e:	4b12      	ldr	r3, [pc, #72]	@ (20002a78 <HAL_InitTick+0xdc>)
20002a30:	781b      	ldrb	r3, [r3, #0]
20002a32:	461a      	mov	r2, r3
20002a34:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
20002a38:	fbb3 f3f2 	udiv	r3, r3, r2
20002a3c:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
20002a40:	fbb2 f3f3 	udiv	r3, r2, r3
20002a44:	60fb      	str	r3, [r7, #12]
        break;
20002a46:	e000      	b.n	20002a4a <HAL_InitTick+0xae>
        break;
20002a48:	bf00      	nop
    }
  }

  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(ticknumber) > 0U)
20002a4a:	68f8      	ldr	r0, [r7, #12]
20002a4c:	f000 fc6e 	bl	2000332c <HAL_SYSTICK_Config>
20002a50:	4603      	mov	r3, r0
20002a52:	2b00      	cmp	r3, #0
20002a54:	d001      	beq.n	20002a5a <HAL_InitTick+0xbe>
  {
    return HAL_ERROR;
20002a56:	2301      	movs	r3, #1
20002a58:	e009      	b.n	20002a6e <HAL_InitTick+0xd2>
  }

  /* Configure the SysTick IRQ priority */
  HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
20002a5a:	2200      	movs	r2, #0
20002a5c:	6879      	ldr	r1, [r7, #4]
20002a5e:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
20002a62:	f000 fc28 	bl	200032b6 <HAL_NVIC_SetPriority>
  uwTickPrio = TickPriority;
20002a66:	4a07      	ldr	r2, [pc, #28]	@ (20002a84 <HAL_InitTick+0xe8>)
20002a68:	687b      	ldr	r3, [r7, #4]
20002a6a:	6013      	str	r3, [r2, #0]

  /* Return function status */
  return HAL_OK;
20002a6c:	2300      	movs	r3, #0
}
20002a6e:	4618      	mov	r0, r3
20002a70:	3710      	adds	r7, #16
20002a72:	46bd      	mov	sp, r7
20002a74:	bd80      	pop	{r7, pc}
20002a76:	bf00      	nop
20002a78:	20000464 	.word	0x20000464
20002a7c:	e000e010 	.word	0xe000e010
20002a80:	2000045c 	.word	0x2000045c
20002a84:	20000460 	.word	0x20000460

20002a88 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
20002a88:	b480      	push	{r7}
20002a8a:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
20002a8c:	4b06      	ldr	r3, [pc, #24]	@ (20002aa8 <HAL_IncTick+0x20>)
20002a8e:	781b      	ldrb	r3, [r3, #0]
20002a90:	461a      	mov	r2, r3
20002a92:	4b06      	ldr	r3, [pc, #24]	@ (20002aac <HAL_IncTick+0x24>)
20002a94:	681b      	ldr	r3, [r3, #0]
20002a96:	4413      	add	r3, r2
20002a98:	4a04      	ldr	r2, [pc, #16]	@ (20002aac <HAL_IncTick+0x24>)
20002a9a:	6013      	str	r3, [r2, #0]
}
20002a9c:	bf00      	nop
20002a9e:	46bd      	mov	sp, r7
20002aa0:	f85d 7b04 	ldr.w	r7, [sp], #4
20002aa4:	4770      	bx	lr
20002aa6:	bf00      	nop
20002aa8:	20000464 	.word	0x20000464
20002aac:	2000065c 	.word	0x2000065c

20002ab0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
20002ab0:	b480      	push	{r7}
20002ab2:	af00      	add	r7, sp, #0
  return uwTick;
20002ab4:	4b03      	ldr	r3, [pc, #12]	@ (20002ac4 <HAL_GetTick+0x14>)
20002ab6:	681b      	ldr	r3, [r3, #0]
}
20002ab8:	4618      	mov	r0, r3
20002aba:	46bd      	mov	sp, r7
20002abc:	f85d 7b04 	ldr.w	r7, [sp], #4
20002ac0:	4770      	bx	lr
20002ac2:	bf00      	nop
20002ac4:	2000065c 	.word	0x2000065c

20002ac8 <HAL_GetTickPrio>:
/**
  * @brief This function returns a tick priority.
  * @retval tick priority
  */
uint32_t HAL_GetTickPrio(void)
{
20002ac8:	b480      	push	{r7}
20002aca:	af00      	add	r7, sp, #0
  return uwTickPrio;
20002acc:	4b03      	ldr	r3, [pc, #12]	@ (20002adc <HAL_GetTickPrio+0x14>)
20002ace:	681b      	ldr	r3, [r3, #0]
}
20002ad0:	4618      	mov	r0, r3
20002ad2:	46bd      	mov	sp, r7
20002ad4:	f85d 7b04 	ldr.w	r7, [sp], #4
20002ad8:	4770      	bx	lr
20002ada:	bf00      	nop
20002adc:	20000460 	.word	0x20000460

20002ae0 <HAL_SetTickFreq>:
/**
  * @brief Set new tick Freq.
  * @retval Status
  */
HAL_StatusTypeDef HAL_SetTickFreq(HAL_TickFreqTypeDef Freq)
{
20002ae0:	b580      	push	{r7, lr}
20002ae2:	b084      	sub	sp, #16
20002ae4:	af00      	add	r7, sp, #0
20002ae6:	4603      	mov	r3, r0
20002ae8:	71fb      	strb	r3, [r7, #7]
  HAL_StatusTypeDef status  = HAL_OK;
20002aea:	2300      	movs	r3, #0
20002aec:	73fb      	strb	r3, [r7, #15]
  HAL_TickFreqTypeDef prevTickFreq;

  assert_param(IS_TICKFREQ(Freq));

  if (uwTickFreq != Freq)
20002aee:	4b0e      	ldr	r3, [pc, #56]	@ (20002b28 <HAL_SetTickFreq+0x48>)
20002af0:	781b      	ldrb	r3, [r3, #0]
20002af2:	79fa      	ldrb	r2, [r7, #7]
20002af4:	429a      	cmp	r2, r3
20002af6:	d012      	beq.n	20002b1e <HAL_SetTickFreq+0x3e>
  {

    /* Back up uwTickFreq frequency */
    prevTickFreq = uwTickFreq;
20002af8:	4b0b      	ldr	r3, [pc, #44]	@ (20002b28 <HAL_SetTickFreq+0x48>)
20002afa:	781b      	ldrb	r3, [r3, #0]
20002afc:	73bb      	strb	r3, [r7, #14]

    /* Update uwTickFreq global variable used by HAL_InitTick() */
    uwTickFreq = Freq;
20002afe:	4a0a      	ldr	r2, [pc, #40]	@ (20002b28 <HAL_SetTickFreq+0x48>)
20002b00:	79fb      	ldrb	r3, [r7, #7]
20002b02:	7013      	strb	r3, [r2, #0]

    /* Apply the new tick Freq  */
    status = HAL_InitTick(uwTickPrio);
20002b04:	4b09      	ldr	r3, [pc, #36]	@ (20002b2c <HAL_SetTickFreq+0x4c>)
20002b06:	681b      	ldr	r3, [r3, #0]
20002b08:	4618      	mov	r0, r3
20002b0a:	f7ff ff47 	bl	2000299c <HAL_InitTick>
20002b0e:	4603      	mov	r3, r0
20002b10:	73fb      	strb	r3, [r7, #15]
    if (status != HAL_OK)
20002b12:	7bfb      	ldrb	r3, [r7, #15]
20002b14:	2b00      	cmp	r3, #0
20002b16:	d002      	beq.n	20002b1e <HAL_SetTickFreq+0x3e>
    {
      /* Restore previous tick frequency */
      uwTickFreq = prevTickFreq;
20002b18:	4a03      	ldr	r2, [pc, #12]	@ (20002b28 <HAL_SetTickFreq+0x48>)
20002b1a:	7bbb      	ldrb	r3, [r7, #14]
20002b1c:	7013      	strb	r3, [r2, #0]
    }
  }

  return status;
20002b1e:	7bfb      	ldrb	r3, [r7, #15]
}
20002b20:	4618      	mov	r0, r3
20002b22:	3710      	adds	r7, #16
20002b24:	46bd      	mov	sp, r7
20002b26:	bd80      	pop	{r7, pc}
20002b28:	20000464 	.word	0x20000464
20002b2c:	20000460 	.word	0x20000460

20002b30 <HAL_GetTickFreq>:
  * @brief Return tick frequency.
  * @retval Tick frequency.
  *         Value of @ref HAL_TickFreqTypeDef.
  */
HAL_TickFreqTypeDef HAL_GetTickFreq(void)
{
20002b30:	b480      	push	{r7}
20002b32:	af00      	add	r7, sp, #0
  return uwTickFreq;
20002b34:	4b03      	ldr	r3, [pc, #12]	@ (20002b44 <HAL_GetTickFreq+0x14>)
20002b36:	781b      	ldrb	r3, [r3, #0]
}
20002b38:	4618      	mov	r0, r3
20002b3a:	46bd      	mov	sp, r7
20002b3c:	f85d 7b04 	ldr.w	r7, [sp], #4
20002b40:	4770      	bx	lr
20002b42:	bf00      	nop
20002b44:	20000464 	.word	0x20000464

20002b48 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
20002b48:	b580      	push	{r7, lr}
20002b4a:	b084      	sub	sp, #16
20002b4c:	af00      	add	r7, sp, #0
20002b4e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
20002b50:	f7ff ffae 	bl	20002ab0 <HAL_GetTick>
20002b54:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
20002b56:	687b      	ldr	r3, [r7, #4]
20002b58:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
20002b5a:	68fb      	ldr	r3, [r7, #12]
20002b5c:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
20002b60:	d005      	beq.n	20002b6e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
20002b62:	4b0a      	ldr	r3, [pc, #40]	@ (20002b8c <HAL_Delay+0x44>)
20002b64:	781b      	ldrb	r3, [r3, #0]
20002b66:	461a      	mov	r2, r3
20002b68:	68fb      	ldr	r3, [r7, #12]
20002b6a:	4413      	add	r3, r2
20002b6c:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
20002b6e:	bf00      	nop
20002b70:	f7ff ff9e 	bl	20002ab0 <HAL_GetTick>
20002b74:	4602      	mov	r2, r0
20002b76:	68bb      	ldr	r3, [r7, #8]
20002b78:	1ad3      	subs	r3, r2, r3
20002b7a:	68fa      	ldr	r2, [r7, #12]
20002b7c:	429a      	cmp	r2, r3
20002b7e:	d8f7      	bhi.n	20002b70 <HAL_Delay+0x28>
  {
  }
}
20002b80:	bf00      	nop
20002b82:	bf00      	nop
20002b84:	3710      	adds	r7, #16
20002b86:	46bd      	mov	sp, r7
20002b88:	bd80      	pop	{r7, pc}
20002b8a:	bf00      	nop
20002b8c:	20000464 	.word	0x20000464

20002b90 <HAL_SuspendTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_SuspendTick(void)
{
20002b90:	b480      	push	{r7}
20002b92:	af00      	add	r7, sp, #0
  /* Disable SysTick Interrupt */
  SysTick->CTRL &= ~SysTick_CTRL_TICKINT_Msk;
20002b94:	4b05      	ldr	r3, [pc, #20]	@ (20002bac <HAL_SuspendTick+0x1c>)
20002b96:	681b      	ldr	r3, [r3, #0]
20002b98:	4a04      	ldr	r2, [pc, #16]	@ (20002bac <HAL_SuspendTick+0x1c>)
20002b9a:	f023 0302 	bic.w	r3, r3, #2
20002b9e:	6013      	str	r3, [r2, #0]
}
20002ba0:	bf00      	nop
20002ba2:	46bd      	mov	sp, r7
20002ba4:	f85d 7b04 	ldr.w	r7, [sp], #4
20002ba8:	4770      	bx	lr
20002baa:	bf00      	nop
20002bac:	e000e010 	.word	0xe000e010

20002bb0 <HAL_ResumeTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_ResumeTick(void)
{
20002bb0:	b480      	push	{r7}
20002bb2:	af00      	add	r7, sp, #0
  /* Enable SysTick Interrupt */
  SysTick->CTRL  |= SysTick_CTRL_TICKINT_Msk;
20002bb4:	4b05      	ldr	r3, [pc, #20]	@ (20002bcc <HAL_ResumeTick+0x1c>)
20002bb6:	681b      	ldr	r3, [r3, #0]
20002bb8:	4a04      	ldr	r2, [pc, #16]	@ (20002bcc <HAL_ResumeTick+0x1c>)
20002bba:	f043 0302 	orr.w	r3, r3, #2
20002bbe:	6013      	str	r3, [r2, #0]
}
20002bc0:	bf00      	nop
20002bc2:	46bd      	mov	sp, r7
20002bc4:	f85d 7b04 	ldr.w	r7, [sp], #4
20002bc8:	4770      	bx	lr
20002bca:	bf00      	nop
20002bcc:	e000e010 	.word	0xe000e010

20002bd0 <HAL_GetHalVersion>:
/**
  * @brief  Returns the HAL revision
  * @retval version : 0xXYZR (8bits for each decimal, R for RC)
  */
uint32_t HAL_GetHalVersion(void)
{
20002bd0:	b480      	push	{r7}
20002bd2:	af00      	add	r7, sp, #0
  return __STM32U5xx_HAL_VERSION;
20002bd4:	4b02      	ldr	r3, [pc, #8]	@ (20002be0 <HAL_GetHalVersion+0x10>)
}
20002bd6:	4618      	mov	r0, r3
20002bd8:	46bd      	mov	sp, r7
20002bda:	f85d 7b04 	ldr.w	r7, [sp], #4
20002bde:	4770      	bx	lr
20002be0:	01060200 	.word	0x01060200

20002be4 <HAL_GetREVID>:
/**
  * @brief  Returns the device revision identifier.
  * @retval Device revision identifier
  */
uint32_t HAL_GetREVID(void)
{
20002be4:	b480      	push	{r7}
20002be6:	af00      	add	r7, sp, #0
  return ((DBGMCU->IDCODE & DBGMCU_IDCODE_REV_ID) >> 16);
20002be8:	4b04      	ldr	r3, [pc, #16]	@ (20002bfc <HAL_GetREVID+0x18>)
20002bea:	681b      	ldr	r3, [r3, #0]
20002bec:	0c1b      	lsrs	r3, r3, #16
20002bee:	b29b      	uxth	r3, r3
}
20002bf0:	4618      	mov	r0, r3
20002bf2:	46bd      	mov	sp, r7
20002bf4:	f85d 7b04 	ldr.w	r7, [sp], #4
20002bf8:	4770      	bx	lr
20002bfa:	bf00      	nop
20002bfc:	e0044000 	.word	0xe0044000

20002c00 <HAL_GetDEVID>:
/**
  * @brief  Returns the device identifier.
  * @retval Device identifier
  */
uint32_t HAL_GetDEVID(void)
{
20002c00:	b480      	push	{r7}
20002c02:	af00      	add	r7, sp, #0
  return (DBGMCU->IDCODE & DBGMCU_IDCODE_DEV_ID);
20002c04:	4b04      	ldr	r3, [pc, #16]	@ (20002c18 <HAL_GetDEVID+0x18>)
20002c06:	681b      	ldr	r3, [r3, #0]
20002c08:	f3c3 030b 	ubfx	r3, r3, #0, #12
}
20002c0c:	4618      	mov	r0, r3
20002c0e:	46bd      	mov	sp, r7
20002c10:	f85d 7b04 	ldr.w	r7, [sp], #4
20002c14:	4770      	bx	lr
20002c16:	bf00      	nop
20002c18:	e0044000 	.word	0xe0044000

20002c1c <HAL_GetUIDw0>:
/**
  * @brief  Return the first word of the unique device identifier (UID based on 96 bits)
  * @retval Device identifier
  */
uint32_t HAL_GetUIDw0(void)
{
20002c1c:	b480      	push	{r7}
20002c1e:	af00      	add	r7, sp, #0
  return (READ_REG(*((uint32_t *)UID_BASE)));
20002c20:	4b03      	ldr	r3, [pc, #12]	@ (20002c30 <HAL_GetUIDw0+0x14>)
20002c22:	681b      	ldr	r3, [r3, #0]
}
20002c24:	4618      	mov	r0, r3
20002c26:	46bd      	mov	sp, r7
20002c28:	f85d 7b04 	ldr.w	r7, [sp], #4
20002c2c:	4770      	bx	lr
20002c2e:	bf00      	nop
20002c30:	0bfa0700 	.word	0x0bfa0700

20002c34 <HAL_GetUIDw1>:
/**
  * @brief  Return the second word of the unique device identifier (UID based on 96 bits)
  * @retval Device identifier
  */
uint32_t HAL_GetUIDw1(void)
{
20002c34:	b480      	push	{r7}
20002c36:	af00      	add	r7, sp, #0
  return (READ_REG(*((uint32_t *)(UID_BASE + 4U))));
20002c38:	4b03      	ldr	r3, [pc, #12]	@ (20002c48 <HAL_GetUIDw1+0x14>)
20002c3a:	681b      	ldr	r3, [r3, #0]
}
20002c3c:	4618      	mov	r0, r3
20002c3e:	46bd      	mov	sp, r7
20002c40:	f85d 7b04 	ldr.w	r7, [sp], #4
20002c44:	4770      	bx	lr
20002c46:	bf00      	nop
20002c48:	0bfa0704 	.word	0x0bfa0704

20002c4c <HAL_GetUIDw2>:
/**
  * @brief  Return the third word of the unique device identifier (UID based on 96 bits)
  * @retval Device identifier
  */
uint32_t HAL_GetUIDw2(void)
{
20002c4c:	b480      	push	{r7}
20002c4e:	af00      	add	r7, sp, #0
  return (READ_REG(*((uint32_t *)(UID_BASE + 8U))));
20002c50:	4b03      	ldr	r3, [pc, #12]	@ (20002c60 <HAL_GetUIDw2+0x14>)
20002c52:	681b      	ldr	r3, [r3, #0]
}
20002c54:	4618      	mov	r0, r3
20002c56:	46bd      	mov	sp, r7
20002c58:	f85d 7b04 	ldr.w	r7, [sp], #4
20002c5c:	4770      	bx	lr
20002c5e:	bf00      	nop
20002c60:	0bfa0708 	.word	0x0bfa0708

20002c64 <HAL_DBGMCU_EnableDBGStopMode>:
/**
  * @brief  Enable the Debug Module during STOP0/STOP1/STOP2 modes.
  * @retval None
  */
void HAL_DBGMCU_EnableDBGStopMode(void)
{
20002c64:	b480      	push	{r7}
20002c66:	af00      	add	r7, sp, #0
  SET_BIT(DBGMCU->CR, DBGMCU_CR_DBG_STOP);
20002c68:	4b05      	ldr	r3, [pc, #20]	@ (20002c80 <HAL_DBGMCU_EnableDBGStopMode+0x1c>)
20002c6a:	685b      	ldr	r3, [r3, #4]
20002c6c:	4a04      	ldr	r2, [pc, #16]	@ (20002c80 <HAL_DBGMCU_EnableDBGStopMode+0x1c>)
20002c6e:	f043 0302 	orr.w	r3, r3, #2
20002c72:	6053      	str	r3, [r2, #4]
}
20002c74:	bf00      	nop
20002c76:	46bd      	mov	sp, r7
20002c78:	f85d 7b04 	ldr.w	r7, [sp], #4
20002c7c:	4770      	bx	lr
20002c7e:	bf00      	nop
20002c80:	e0044000 	.word	0xe0044000

20002c84 <HAL_DBGMCU_DisableDBGStopMode>:
/**
  * @brief  Disable the Debug Module during STOP0/STOP1/STOP2 modes.
  * @retval None
  */
void HAL_DBGMCU_DisableDBGStopMode(void)
{
20002c84:	b480      	push	{r7}
20002c86:	af00      	add	r7, sp, #0
  CLEAR_BIT(DBGMCU->CR, DBGMCU_CR_DBG_STOP);
20002c88:	4b05      	ldr	r3, [pc, #20]	@ (20002ca0 <HAL_DBGMCU_DisableDBGStopMode+0x1c>)
20002c8a:	685b      	ldr	r3, [r3, #4]
20002c8c:	4a04      	ldr	r2, [pc, #16]	@ (20002ca0 <HAL_DBGMCU_DisableDBGStopMode+0x1c>)
20002c8e:	f023 0302 	bic.w	r3, r3, #2
20002c92:	6053      	str	r3, [r2, #4]
}
20002c94:	bf00      	nop
20002c96:	46bd      	mov	sp, r7
20002c98:	f85d 7b04 	ldr.w	r7, [sp], #4
20002c9c:	4770      	bx	lr
20002c9e:	bf00      	nop
20002ca0:	e0044000 	.word	0xe0044000

20002ca4 <HAL_DBGMCU_EnableDBGStandbyMode>:
/**
  * @brief  Enable the Debug Module during STANDBY mode.
  * @retval None
  */
void HAL_DBGMCU_EnableDBGStandbyMode(void)
{
20002ca4:	b480      	push	{r7}
20002ca6:	af00      	add	r7, sp, #0
  SET_BIT(DBGMCU->CR, DBGMCU_CR_DBG_STANDBY);
20002ca8:	4b05      	ldr	r3, [pc, #20]	@ (20002cc0 <HAL_DBGMCU_EnableDBGStandbyMode+0x1c>)
20002caa:	685b      	ldr	r3, [r3, #4]
20002cac:	4a04      	ldr	r2, [pc, #16]	@ (20002cc0 <HAL_DBGMCU_EnableDBGStandbyMode+0x1c>)
20002cae:	f043 0304 	orr.w	r3, r3, #4
20002cb2:	6053      	str	r3, [r2, #4]
}
20002cb4:	bf00      	nop
20002cb6:	46bd      	mov	sp, r7
20002cb8:	f85d 7b04 	ldr.w	r7, [sp], #4
20002cbc:	4770      	bx	lr
20002cbe:	bf00      	nop
20002cc0:	e0044000 	.word	0xe0044000

20002cc4 <HAL_DBGMCU_DisableDBGStandbyMode>:
/**
  * @brief  Disable the Debug Module during STANDBY mode.
  * @retval None
  */
void HAL_DBGMCU_DisableDBGStandbyMode(void)
{
20002cc4:	b480      	push	{r7}
20002cc6:	af00      	add	r7, sp, #0
  CLEAR_BIT(DBGMCU->CR, DBGMCU_CR_DBG_STANDBY);
20002cc8:	4b05      	ldr	r3, [pc, #20]	@ (20002ce0 <HAL_DBGMCU_DisableDBGStandbyMode+0x1c>)
20002cca:	685b      	ldr	r3, [r3, #4]
20002ccc:	4a04      	ldr	r2, [pc, #16]	@ (20002ce0 <HAL_DBGMCU_DisableDBGStandbyMode+0x1c>)
20002cce:	f023 0304 	bic.w	r3, r3, #4
20002cd2:	6053      	str	r3, [r2, #4]
}
20002cd4:	bf00      	nop
20002cd6:	46bd      	mov	sp, r7
20002cd8:	f85d 7b04 	ldr.w	r7, [sp], #4
20002cdc:	4770      	bx	lr
20002cde:	bf00      	nop
20002ce0:	e0044000 	.word	0xe0044000

20002ce4 <HAL_SYSCFG_VREFBUF_VoltageScalingConfig>:
  *            @arg SYSCFG_VREFBUF_VOLTAGE_SCALE3: VREF_OUT1 around 2.5 V.
  *                                                This requires VDDA equal to or higher than 2.8 V.
  * @retval None
  */
void HAL_SYSCFG_VREFBUF_VoltageScalingConfig(uint32_t VoltageScaling)
{
20002ce4:	b480      	push	{r7}
20002ce6:	b083      	sub	sp, #12
20002ce8:	af00      	add	r7, sp, #0
20002cea:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_SYSCFG_VREFBUF_VOLTAGE_SCALE(VoltageScaling));

  MODIFY_REG(VREFBUF->CSR, VREFBUF_CSR_VRS, VoltageScaling);
20002cec:	4b06      	ldr	r3, [pc, #24]	@ (20002d08 <HAL_SYSCFG_VREFBUF_VoltageScalingConfig+0x24>)
20002cee:	681b      	ldr	r3, [r3, #0]
20002cf0:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
20002cf4:	4904      	ldr	r1, [pc, #16]	@ (20002d08 <HAL_SYSCFG_VREFBUF_VoltageScalingConfig+0x24>)
20002cf6:	687b      	ldr	r3, [r7, #4]
20002cf8:	4313      	orrs	r3, r2
20002cfa:	600b      	str	r3, [r1, #0]
}
20002cfc:	bf00      	nop
20002cfe:	370c      	adds	r7, #12
20002d00:	46bd      	mov	sp, r7
20002d02:	f85d 7b04 	ldr.w	r7, [sp], #4
20002d06:	4770      	bx	lr
20002d08:	46007400 	.word	0x46007400

20002d0c <HAL_SYSCFG_VREFBUF_HighImpedanceConfig>:
  *            @arg SYSCFG_VREFBUF_HIGH_IMPEDANCE_DISABLE: VREF+ pin is internally connect to VREFINT output.
  *            @arg SYSCFG_VREFBUF_HIGH_IMPEDANCE_ENABLE: VREF+ pin is high impedance.
  * @retval None
  */
void HAL_SYSCFG_VREFBUF_HighImpedanceConfig(uint32_t Mode)
{
20002d0c:	b480      	push	{r7}
20002d0e:	b083      	sub	sp, #12
20002d10:	af00      	add	r7, sp, #0
20002d12:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_SYSCFG_VREFBUF_HIGH_IMPEDANCE(Mode));

  MODIFY_REG(VREFBUF->CSR, VREFBUF_CSR_HIZ, Mode);
20002d14:	4b06      	ldr	r3, [pc, #24]	@ (20002d30 <HAL_SYSCFG_VREFBUF_HighImpedanceConfig+0x24>)
20002d16:	681b      	ldr	r3, [r3, #0]
20002d18:	f023 0202 	bic.w	r2, r3, #2
20002d1c:	4904      	ldr	r1, [pc, #16]	@ (20002d30 <HAL_SYSCFG_VREFBUF_HighImpedanceConfig+0x24>)
20002d1e:	687b      	ldr	r3, [r7, #4]
20002d20:	4313      	orrs	r3, r2
20002d22:	600b      	str	r3, [r1, #0]
}
20002d24:	bf00      	nop
20002d26:	370c      	adds	r7, #12
20002d28:	46bd      	mov	sp, r7
20002d2a:	f85d 7b04 	ldr.w	r7, [sp], #4
20002d2e:	4770      	bx	lr
20002d30:	46007400 	.word	0x46007400

20002d34 <HAL_SYSCFG_VREFBUF_TrimmingConfig>:
/**
  * @brief  Tune the Internal Voltage Reference buffer (VREFBUF).
  * @retval None
  */
void HAL_SYSCFG_VREFBUF_TrimmingConfig(uint32_t TrimmingValue)
{
20002d34:	b480      	push	{r7}
20002d36:	b083      	sub	sp, #12
20002d38:	af00      	add	r7, sp, #0
20002d3a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_SYSCFG_VREFBUF_TRIMMING(TrimmingValue));

  MODIFY_REG(VREFBUF->CCR, VREFBUF_CCR_TRIM, TrimmingValue);
20002d3c:	4b06      	ldr	r3, [pc, #24]	@ (20002d58 <HAL_SYSCFG_VREFBUF_TrimmingConfig+0x24>)
20002d3e:	685b      	ldr	r3, [r3, #4]
20002d40:	f023 023f 	bic.w	r2, r3, #63	@ 0x3f
20002d44:	4904      	ldr	r1, [pc, #16]	@ (20002d58 <HAL_SYSCFG_VREFBUF_TrimmingConfig+0x24>)
20002d46:	687b      	ldr	r3, [r7, #4]
20002d48:	4313      	orrs	r3, r2
20002d4a:	604b      	str	r3, [r1, #4]
}
20002d4c:	bf00      	nop
20002d4e:	370c      	adds	r7, #12
20002d50:	46bd      	mov	sp, r7
20002d52:	f85d 7b04 	ldr.w	r7, [sp], #4
20002d56:	4770      	bx	lr
20002d58:	46007400 	.word	0x46007400

20002d5c <HAL_SYSCFG_EnableVREFBUF>:
/**
  * @brief  Enable the Internal Voltage Reference buffer (VREFBUF).
  * @retval HAL_OK/HAL_TIMEOUT
  */
HAL_StatusTypeDef HAL_SYSCFG_EnableVREFBUF(void)
{
20002d5c:	b580      	push	{r7, lr}
20002d5e:	b082      	sub	sp, #8
20002d60:	af00      	add	r7, sp, #0
  uint32_t  tickstart;

  SET_BIT(VREFBUF->CSR, VREFBUF_CSR_ENVR);
20002d62:	4b0f      	ldr	r3, [pc, #60]	@ (20002da0 <HAL_SYSCFG_EnableVREFBUF+0x44>)
20002d64:	681b      	ldr	r3, [r3, #0]
20002d66:	4a0e      	ldr	r2, [pc, #56]	@ (20002da0 <HAL_SYSCFG_EnableVREFBUF+0x44>)
20002d68:	f043 0301 	orr.w	r3, r3, #1
20002d6c:	6013      	str	r3, [r2, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
20002d6e:	f7ff fe9f 	bl	20002ab0 <HAL_GetTick>
20002d72:	6078      	str	r0, [r7, #4]

  /* Wait for VRR bit  */
  while (READ_BIT(VREFBUF->CSR, VREFBUF_CSR_VRR) == 0UL)
20002d74:	e008      	b.n	20002d88 <HAL_SYSCFG_EnableVREFBUF+0x2c>
  {
    if ((HAL_GetTick() - tickstart) > VREFBUF_TIMEOUT_VALUE)
20002d76:	f7ff fe9b 	bl	20002ab0 <HAL_GetTick>
20002d7a:	4602      	mov	r2, r0
20002d7c:	687b      	ldr	r3, [r7, #4]
20002d7e:	1ad3      	subs	r3, r2, r3
20002d80:	2b0a      	cmp	r3, #10
20002d82:	d901      	bls.n	20002d88 <HAL_SYSCFG_EnableVREFBUF+0x2c>
    {
      return HAL_TIMEOUT;
20002d84:	2303      	movs	r3, #3
20002d86:	e006      	b.n	20002d96 <HAL_SYSCFG_EnableVREFBUF+0x3a>
  while (READ_BIT(VREFBUF->CSR, VREFBUF_CSR_VRR) == 0UL)
20002d88:	4b05      	ldr	r3, [pc, #20]	@ (20002da0 <HAL_SYSCFG_EnableVREFBUF+0x44>)
20002d8a:	681b      	ldr	r3, [r3, #0]
20002d8c:	f003 0308 	and.w	r3, r3, #8
20002d90:	2b00      	cmp	r3, #0
20002d92:	d0f0      	beq.n	20002d76 <HAL_SYSCFG_EnableVREFBUF+0x1a>
    }
  }

  return HAL_OK;
20002d94:	2300      	movs	r3, #0
}
20002d96:	4618      	mov	r0, r3
20002d98:	3708      	adds	r7, #8
20002d9a:	46bd      	mov	sp, r7
20002d9c:	bd80      	pop	{r7, pc}
20002d9e:	bf00      	nop
20002da0:	46007400 	.word	0x46007400

20002da4 <HAL_SYSCFG_DisableVREFBUF>:
  * @brief  Disable the Internal Voltage Reference buffer (VREFBUF).
  *
  * @retval None
  */
void HAL_SYSCFG_DisableVREFBUF(void)
{
20002da4:	b480      	push	{r7}
20002da6:	af00      	add	r7, sp, #0
  CLEAR_BIT(VREFBUF->CSR, VREFBUF_CSR_ENVR);
20002da8:	4b05      	ldr	r3, [pc, #20]	@ (20002dc0 <HAL_SYSCFG_DisableVREFBUF+0x1c>)
20002daa:	681b      	ldr	r3, [r3, #0]
20002dac:	4a04      	ldr	r2, [pc, #16]	@ (20002dc0 <HAL_SYSCFG_DisableVREFBUF+0x1c>)
20002dae:	f023 0301 	bic.w	r3, r3, #1
20002db2:	6013      	str	r3, [r2, #0]
}
20002db4:	bf00      	nop
20002db6:	46bd      	mov	sp, r7
20002db8:	f85d 7b04 	ldr.w	r7, [sp], #4
20002dbc:	4770      	bx	lr
20002dbe:	bf00      	nop
20002dc0:	46007400 	.word	0x46007400

20002dc4 <HAL_SYSCFG_EnableIOAnalogBooster>:
  * @brief  Enable the I/O analog switch voltage booster
  *
  * @retval None
  */
void HAL_SYSCFG_EnableIOAnalogBooster(void)
{
20002dc4:	b480      	push	{r7}
20002dc6:	af00      	add	r7, sp, #0
  SET_BIT(SYSCFG->CFGR1, SYSCFG_CFGR1_BOOSTEN);
20002dc8:	4b05      	ldr	r3, [pc, #20]	@ (20002de0 <HAL_SYSCFG_EnableIOAnalogBooster+0x1c>)
20002dca:	685b      	ldr	r3, [r3, #4]
20002dcc:	4a04      	ldr	r2, [pc, #16]	@ (20002de0 <HAL_SYSCFG_EnableIOAnalogBooster+0x1c>)
20002dce:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
20002dd2:	6053      	str	r3, [r2, #4]
}
20002dd4:	bf00      	nop
20002dd6:	46bd      	mov	sp, r7
20002dd8:	f85d 7b04 	ldr.w	r7, [sp], #4
20002ddc:	4770      	bx	lr
20002dde:	bf00      	nop
20002de0:	46000400 	.word	0x46000400

20002de4 <HAL_SYSCFG_DisableIOAnalogBooster>:
  * @brief  Disable the I/O analog switch voltage booster
  *
  * @retval None
  */
void HAL_SYSCFG_DisableIOAnalogBooster(void)
{
20002de4:	b480      	push	{r7}
20002de6:	af00      	add	r7, sp, #0
  CLEAR_BIT(SYSCFG->CFGR1, SYSCFG_CFGR1_BOOSTEN);
20002de8:	4b05      	ldr	r3, [pc, #20]	@ (20002e00 <HAL_SYSCFG_DisableIOAnalogBooster+0x1c>)
20002dea:	685b      	ldr	r3, [r3, #4]
20002dec:	4a04      	ldr	r2, [pc, #16]	@ (20002e00 <HAL_SYSCFG_DisableIOAnalogBooster+0x1c>)
20002dee:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
20002df2:	6053      	str	r3, [r2, #4]
}
20002df4:	bf00      	nop
20002df6:	46bd      	mov	sp, r7
20002df8:	f85d 7b04 	ldr.w	r7, [sp], #4
20002dfc:	4770      	bx	lr
20002dfe:	bf00      	nop
20002e00:	46000400 	.word	0x46000400

20002e04 <HAL_SYSCFG_EnableIOAnalogVoltageSelection>:
  * @brief  Enable the I/O analog switch voltage selection
  *
  * @retval None
  */
void HAL_SYSCFG_EnableIOAnalogVoltageSelection(void)
{
20002e04:	b480      	push	{r7}
20002e06:	af00      	add	r7, sp, #0
  SET_BIT(SYSCFG->CFGR1, SYSCFG_CFGR1_ANASWVDD);
20002e08:	4b05      	ldr	r3, [pc, #20]	@ (20002e20 <HAL_SYSCFG_EnableIOAnalogVoltageSelection+0x1c>)
20002e0a:	685b      	ldr	r3, [r3, #4]
20002e0c:	4a04      	ldr	r2, [pc, #16]	@ (20002e20 <HAL_SYSCFG_EnableIOAnalogVoltageSelection+0x1c>)
20002e0e:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
20002e12:	6053      	str	r3, [r2, #4]
}
20002e14:	bf00      	nop
20002e16:	46bd      	mov	sp, r7
20002e18:	f85d 7b04 	ldr.w	r7, [sp], #4
20002e1c:	4770      	bx	lr
20002e1e:	bf00      	nop
20002e20:	46000400 	.word	0x46000400

20002e24 <HAL_SYSCFG_DisableIOAnalogVoltageSelection>:
  * @brief  Disable the I/O analog switch voltage selection
  *
  * @retval None
  */
void HAL_SYSCFG_DisableIOAnalogVoltageSelection(void)
{
20002e24:	b480      	push	{r7}
20002e26:	af00      	add	r7, sp, #0
  CLEAR_BIT(SYSCFG->CFGR1, SYSCFG_CFGR1_ANASWVDD);
20002e28:	4b05      	ldr	r3, [pc, #20]	@ (20002e40 <HAL_SYSCFG_DisableIOAnalogVoltageSelection+0x1c>)
20002e2a:	685b      	ldr	r3, [r3, #4]
20002e2c:	4a04      	ldr	r2, [pc, #16]	@ (20002e40 <HAL_SYSCFG_DisableIOAnalogVoltageSelection+0x1c>)
20002e2e:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
20002e32:	6053      	str	r3, [r2, #4]
}
20002e34:	bf00      	nop
20002e36:	46bd      	mov	sp, r7
20002e38:	f85d 7b04 	ldr.w	r7, [sp], #4
20002e3c:	4770      	bx	lr
20002e3e:	bf00      	nop
20002e40:	46000400 	.word	0x46000400

20002e44 <HAL_SYSCFG_EnableVddCompensationCell>:
  * @note   The vdd compensation cell can be used only when the device supply
  *         voltage ranges from 1.71 to 3.6 V
  * @retval None
  */
void HAL_SYSCFG_EnableVddCompensationCell(void)
{
20002e44:	b480      	push	{r7}
20002e46:	af00      	add	r7, sp, #0
  SET_BIT(SYSCFG->CCCSR, SYSCFG_CCCSR_EN1);
20002e48:	4b05      	ldr	r3, [pc, #20]	@ (20002e60 <HAL_SYSCFG_EnableVddCompensationCell+0x1c>)
20002e4a:	69db      	ldr	r3, [r3, #28]
20002e4c:	4a04      	ldr	r2, [pc, #16]	@ (20002e60 <HAL_SYSCFG_EnableVddCompensationCell+0x1c>)
20002e4e:	f043 0301 	orr.w	r3, r3, #1
20002e52:	61d3      	str	r3, [r2, #28]
}
20002e54:	bf00      	nop
20002e56:	46bd      	mov	sp, r7
20002e58:	f85d 7b04 	ldr.w	r7, [sp], #4
20002e5c:	4770      	bx	lr
20002e5e:	bf00      	nop
20002e60:	46000400 	.word	0x46000400

20002e64 <HAL_SYSCFG_EnableVddIO2CompensationCell>:
  * @note   The Vdd I/O compensation cell can be used only when the device supply
  *         voltage ranges from 1.08 to 3.6 V
  * @retval None
  */
void HAL_SYSCFG_EnableVddIO2CompensationCell(void)
{
20002e64:	b480      	push	{r7}
20002e66:	af00      	add	r7, sp, #0
  SET_BIT(SYSCFG->CCCSR, SYSCFG_CCCSR_EN2);
20002e68:	4b05      	ldr	r3, [pc, #20]	@ (20002e80 <HAL_SYSCFG_EnableVddIO2CompensationCell+0x1c>)
20002e6a:	69db      	ldr	r3, [r3, #28]
20002e6c:	4a04      	ldr	r2, [pc, #16]	@ (20002e80 <HAL_SYSCFG_EnableVddIO2CompensationCell+0x1c>)
20002e6e:	f043 0304 	orr.w	r3, r3, #4
20002e72:	61d3      	str	r3, [r2, #28]
}
20002e74:	bf00      	nop
20002e76:	46bd      	mov	sp, r7
20002e78:	f85d 7b04 	ldr.w	r7, [sp], #4
20002e7c:	4770      	bx	lr
20002e7e:	bf00      	nop
20002e80:	46000400 	.word	0x46000400

20002e84 <HAL_SYSCFG_DisableVddCompensationCell>:
  * @note   The Vdd compensation cell can be used only when the device supply
  *         voltage ranges from 1.71 to 3.6 V
  * @retval None
  */
void HAL_SYSCFG_DisableVddCompensationCell(void)
{
20002e84:	b480      	push	{r7}
20002e86:	af00      	add	r7, sp, #0
  CLEAR_BIT(SYSCFG->CCCSR, SYSCFG_CCCSR_EN1);
20002e88:	4b05      	ldr	r3, [pc, #20]	@ (20002ea0 <HAL_SYSCFG_DisableVddCompensationCell+0x1c>)
20002e8a:	69db      	ldr	r3, [r3, #28]
20002e8c:	4a04      	ldr	r2, [pc, #16]	@ (20002ea0 <HAL_SYSCFG_DisableVddCompensationCell+0x1c>)
20002e8e:	f023 0301 	bic.w	r3, r3, #1
20002e92:	61d3      	str	r3, [r2, #28]
}
20002e94:	bf00      	nop
20002e96:	46bd      	mov	sp, r7
20002e98:	f85d 7b04 	ldr.w	r7, [sp], #4
20002e9c:	4770      	bx	lr
20002e9e:	bf00      	nop
20002ea0:	46000400 	.word	0x46000400

20002ea4 <HAL_SYSCFG_DisableVddIO2CompensationCell>:
  * @note   The Vdd I/O compensation cell can be used only when the device supply
  *         voltage ranges from 1.08 to 3.6 V
  * @retval None
  */
void HAL_SYSCFG_DisableVddIO2CompensationCell(void)
{
20002ea4:	b480      	push	{r7}
20002ea6:	af00      	add	r7, sp, #0
  CLEAR_BIT(SYSCFG->CCCSR, SYSCFG_CCCSR_EN2);
20002ea8:	4b05      	ldr	r3, [pc, #20]	@ (20002ec0 <HAL_SYSCFG_DisableVddIO2CompensationCell+0x1c>)
20002eaa:	69db      	ldr	r3, [r3, #28]
20002eac:	4a04      	ldr	r2, [pc, #16]	@ (20002ec0 <HAL_SYSCFG_DisableVddIO2CompensationCell+0x1c>)
20002eae:	f023 0304 	bic.w	r3, r3, #4
20002eb2:	61d3      	str	r3, [r2, #28]
}
20002eb4:	bf00      	nop
20002eb6:	46bd      	mov	sp, r7
20002eb8:	f85d 7b04 	ldr.w	r7, [sp], #4
20002ebc:	4770      	bx	lr
20002ebe:	bf00      	nop
20002ec0:	46000400 	.word	0x46000400

20002ec4 <HAL_SYSCFG_Lock>:
  * @param  Item Item(s) to set lock on.
  *         This parameter can be a combination of @ref SYSCFG_Lock_items
  * @retval None
  */
void HAL_SYSCFG_Lock(uint32_t Item)
{
20002ec4:	b480      	push	{r7}
20002ec6:	b083      	sub	sp, #12
20002ec8:	af00      	add	r7, sp, #0
20002eca:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_SYSCFG_LOCK_ITEMS(Item));

  /* Privilege secure/non-secure locks */
  SYSCFG->CNSLCKR = (0xFFFFU & Item);  /* non-secure lock item in 16 lowest bits */
20002ecc:	4a04      	ldr	r2, [pc, #16]	@ (20002ee0 <HAL_SYSCFG_Lock+0x1c>)
20002ece:	687b      	ldr	r3, [r7, #4]
20002ed0:	b29b      	uxth	r3, r3
20002ed2:	60d3      	str	r3, [r2, #12]

#if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U)
  /* Privilege secure only locks */
  SYSCFG->CSLCKR = ((0xFFFF0000U & Item) >> 16U);  /* Secure-only lock item in 16 highest bits */
#endif /* __ARM_FEATURE_CMSE */
}
20002ed4:	bf00      	nop
20002ed6:	370c      	adds	r7, #12
20002ed8:	46bd      	mov	sp, r7
20002eda:	f85d 7b04 	ldr.w	r7, [sp], #4
20002ede:	4770      	bx	lr
20002ee0:	46000400 	.word	0x46000400

20002ee4 <HAL_SYSCFG_GetLock>:
  * @param  pItem pointer to return locked items
  *         the return value can be a combination of @ref SYSCFG_Lock_items
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SYSCFG_GetLock(uint32_t *pItem)
{
20002ee4:	b480      	push	{r7}
20002ee6:	b085      	sub	sp, #20
20002ee8:	af00      	add	r7, sp, #0
20002eea:	6078      	str	r0, [r7, #4]
  uint32_t tmp_lock;

  /* Check null pointer */
  if (pItem == NULL)
20002eec:	687b      	ldr	r3, [r7, #4]
20002eee:	2b00      	cmp	r3, #0
20002ef0:	d101      	bne.n	20002ef6 <HAL_SYSCFG_GetLock+0x12>
  {
    return HAL_ERROR;
20002ef2:	2301      	movs	r3, #1
20002ef4:	e006      	b.n	20002f04 <HAL_SYSCFG_GetLock+0x20>
  }

  /* Get the non-secure lock state */
  tmp_lock = SYSCFG->CNSLCKR;
20002ef6:	4b06      	ldr	r3, [pc, #24]	@ (20002f10 <HAL_SYSCFG_GetLock+0x2c>)
20002ef8:	68db      	ldr	r3, [r3, #12]
20002efa:	60fb      	str	r3, [r7, #12]
#if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U)
  tmp_lock |= (SYSCFG->CSLCKR << 16U);
#endif /* __ARM_FEATURE_CMSE */

  /* Return overall lock status */
  *pItem = tmp_lock;
20002efc:	687b      	ldr	r3, [r7, #4]
20002efe:	68fa      	ldr	r2, [r7, #12]
20002f00:	601a      	str	r2, [r3, #0]

  return HAL_OK;
20002f02:	2300      	movs	r3, #0
}
20002f04:	4618      	mov	r0, r3
20002f06:	3714      	adds	r7, #20
20002f08:	46bd      	mov	sp, r7
20002f0a:	f85d 7b04 	ldr.w	r7, [sp], #4
20002f0e:	4770      	bx	lr
20002f10:	46000400 	.word	0x46000400

20002f14 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
20002f14:	b480      	push	{r7}
20002f16:	b085      	sub	sp, #20
20002f18:	af00      	add	r7, sp, #0
20002f1a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
20002f1c:	687b      	ldr	r3, [r7, #4]
20002f1e:	f003 0307 	and.w	r3, r3, #7
20002f22:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
20002f24:	4b0c      	ldr	r3, [pc, #48]	@ (20002f58 <__NVIC_SetPriorityGrouping+0x44>)
20002f26:	68db      	ldr	r3, [r3, #12]
20002f28:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
20002f2a:	68ba      	ldr	r2, [r7, #8]
20002f2c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
20002f30:	4013      	ands	r3, r2
20002f32:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
20002f34:	68fb      	ldr	r3, [r7, #12]
20002f36:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
20002f38:	68bb      	ldr	r3, [r7, #8]
20002f3a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
20002f3c:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
20002f40:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
20002f44:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
20002f46:	4a04      	ldr	r2, [pc, #16]	@ (20002f58 <__NVIC_SetPriorityGrouping+0x44>)
20002f48:	68bb      	ldr	r3, [r7, #8]
20002f4a:	60d3      	str	r3, [r2, #12]
}
20002f4c:	bf00      	nop
20002f4e:	3714      	adds	r7, #20
20002f50:	46bd      	mov	sp, r7
20002f52:	f85d 7b04 	ldr.w	r7, [sp], #4
20002f56:	4770      	bx	lr
20002f58:	e000ed00 	.word	0xe000ed00

20002f5c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
20002f5c:	b480      	push	{r7}
20002f5e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
20002f60:	4b04      	ldr	r3, [pc, #16]	@ (20002f74 <__NVIC_GetPriorityGrouping+0x18>)
20002f62:	68db      	ldr	r3, [r3, #12]
20002f64:	0a1b      	lsrs	r3, r3, #8
20002f66:	f003 0307 	and.w	r3, r3, #7
}
20002f6a:	4618      	mov	r0, r3
20002f6c:	46bd      	mov	sp, r7
20002f6e:	f85d 7b04 	ldr.w	r7, [sp], #4
20002f72:	4770      	bx	lr
20002f74:	e000ed00 	.word	0xe000ed00

20002f78 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
20002f78:	b480      	push	{r7}
20002f7a:	b083      	sub	sp, #12
20002f7c:	af00      	add	r7, sp, #0
20002f7e:	4603      	mov	r3, r0
20002f80:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
20002f82:	f997 3007 	ldrsb.w	r3, [r7, #7]
20002f86:	2b00      	cmp	r3, #0
20002f88:	db0b      	blt.n	20002fa2 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
20002f8a:	79fb      	ldrb	r3, [r7, #7]
20002f8c:	f003 021f 	and.w	r2, r3, #31
20002f90:	4907      	ldr	r1, [pc, #28]	@ (20002fb0 <__NVIC_EnableIRQ+0x38>)
20002f92:	f997 3007 	ldrsb.w	r3, [r7, #7]
20002f96:	095b      	lsrs	r3, r3, #5
20002f98:	2001      	movs	r0, #1
20002f9a:	fa00 f202 	lsl.w	r2, r0, r2
20002f9e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
20002fa2:	bf00      	nop
20002fa4:	370c      	adds	r7, #12
20002fa6:	46bd      	mov	sp, r7
20002fa8:	f85d 7b04 	ldr.w	r7, [sp], #4
20002fac:	4770      	bx	lr
20002fae:	bf00      	nop
20002fb0:	e000e100 	.word	0xe000e100

20002fb4 <__NVIC_DisableIRQ>:
  \details Disables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
{
20002fb4:	b480      	push	{r7}
20002fb6:	b083      	sub	sp, #12
20002fb8:	af00      	add	r7, sp, #0
20002fba:	4603      	mov	r3, r0
20002fbc:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
20002fbe:	f997 3007 	ldrsb.w	r3, [r7, #7]
20002fc2:	2b00      	cmp	r3, #0
20002fc4:	db12      	blt.n	20002fec <__NVIC_DisableIRQ+0x38>
  {
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
20002fc6:	79fb      	ldrb	r3, [r7, #7]
20002fc8:	f003 021f 	and.w	r2, r3, #31
20002fcc:	490a      	ldr	r1, [pc, #40]	@ (20002ff8 <__NVIC_DisableIRQ+0x44>)
20002fce:	f997 3007 	ldrsb.w	r3, [r7, #7]
20002fd2:	095b      	lsrs	r3, r3, #5
20002fd4:	2001      	movs	r0, #1
20002fd6:	fa00 f202 	lsl.w	r2, r0, r2
20002fda:	3320      	adds	r3, #32
20002fdc:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  __ASM volatile ("dsb 0xF":::"memory");
20002fe0:	f3bf 8f4f 	dsb	sy
}
20002fe4:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
20002fe6:	f3bf 8f6f 	isb	sy
}
20002fea:	bf00      	nop
    __DSB();
    __ISB();
  }
}
20002fec:	bf00      	nop
20002fee:	370c      	adds	r7, #12
20002ff0:	46bd      	mov	sp, r7
20002ff2:	f85d 7b04 	ldr.w	r7, [sp], #4
20002ff6:	4770      	bx	lr
20002ff8:	e000e100 	.word	0xe000e100

20002ffc <__NVIC_GetPendingIRQ>:
  \return             0  Interrupt status is not pending.
  \return             1  Interrupt status is pending.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE uint32_t __NVIC_GetPendingIRQ(IRQn_Type IRQn)
{
20002ffc:	b480      	push	{r7}
20002ffe:	b083      	sub	sp, #12
20003000:	af00      	add	r7, sp, #0
20003002:	4603      	mov	r3, r0
20003004:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
20003006:	f997 3007 	ldrsb.w	r3, [r7, #7]
2000300a:	2b00      	cmp	r3, #0
2000300c:	db0e      	blt.n	2000302c <__NVIC_GetPendingIRQ+0x30>
  {
    return((uint32_t)(((NVIC->ISPR[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL));
2000300e:	4a0b      	ldr	r2, [pc, #44]	@ (2000303c <__NVIC_GetPendingIRQ+0x40>)
20003010:	f997 3007 	ldrsb.w	r3, [r7, #7]
20003014:	095b      	lsrs	r3, r3, #5
20003016:	3340      	adds	r3, #64	@ 0x40
20003018:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
2000301c:	79fb      	ldrb	r3, [r7, #7]
2000301e:	f003 031f 	and.w	r3, r3, #31
20003022:	fa22 f303 	lsr.w	r3, r2, r3
20003026:	f003 0301 	and.w	r3, r3, #1
2000302a:	e000      	b.n	2000302e <__NVIC_GetPendingIRQ+0x32>
  }
  else
  {
    return(0U);
2000302c:	2300      	movs	r3, #0
  }
}
2000302e:	4618      	mov	r0, r3
20003030:	370c      	adds	r7, #12
20003032:	46bd      	mov	sp, r7
20003034:	f85d 7b04 	ldr.w	r7, [sp], #4
20003038:	4770      	bx	lr
2000303a:	bf00      	nop
2000303c:	e000e100 	.word	0xe000e100

20003040 <__NVIC_SetPendingIRQ>:
  \details Sets the pending bit of a device specific interrupt in the NVIC pending register.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_SetPendingIRQ(IRQn_Type IRQn)
{
20003040:	b480      	push	{r7}
20003042:	b083      	sub	sp, #12
20003044:	af00      	add	r7, sp, #0
20003046:	4603      	mov	r3, r0
20003048:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
2000304a:	f997 3007 	ldrsb.w	r3, [r7, #7]
2000304e:	2b00      	cmp	r3, #0
20003050:	db0c      	blt.n	2000306c <__NVIC_SetPendingIRQ+0x2c>
  {
    NVIC->ISPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
20003052:	79fb      	ldrb	r3, [r7, #7]
20003054:	f003 021f 	and.w	r2, r3, #31
20003058:	4907      	ldr	r1, [pc, #28]	@ (20003078 <__NVIC_SetPendingIRQ+0x38>)
2000305a:	f997 3007 	ldrsb.w	r3, [r7, #7]
2000305e:	095b      	lsrs	r3, r3, #5
20003060:	2001      	movs	r0, #1
20003062:	fa00 f202 	lsl.w	r2, r0, r2
20003066:	3340      	adds	r3, #64	@ 0x40
20003068:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
2000306c:	bf00      	nop
2000306e:	370c      	adds	r7, #12
20003070:	46bd      	mov	sp, r7
20003072:	f85d 7b04 	ldr.w	r7, [sp], #4
20003076:	4770      	bx	lr
20003078:	e000e100 	.word	0xe000e100

2000307c <__NVIC_ClearPendingIRQ>:
  \details Clears the pending bit of a device specific interrupt in the NVIC pending register.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
2000307c:	b480      	push	{r7}
2000307e:	b083      	sub	sp, #12
20003080:	af00      	add	r7, sp, #0
20003082:	4603      	mov	r3, r0
20003084:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
20003086:	f997 3007 	ldrsb.w	r3, [r7, #7]
2000308a:	2b00      	cmp	r3, #0
2000308c:	db0c      	blt.n	200030a8 <__NVIC_ClearPendingIRQ+0x2c>
  {
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
2000308e:	79fb      	ldrb	r3, [r7, #7]
20003090:	f003 021f 	and.w	r2, r3, #31
20003094:	4907      	ldr	r1, [pc, #28]	@ (200030b4 <__NVIC_ClearPendingIRQ+0x38>)
20003096:	f997 3007 	ldrsb.w	r3, [r7, #7]
2000309a:	095b      	lsrs	r3, r3, #5
2000309c:	2001      	movs	r0, #1
2000309e:	fa00 f202 	lsl.w	r2, r0, r2
200030a2:	3360      	adds	r3, #96	@ 0x60
200030a4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
200030a8:	bf00      	nop
200030aa:	370c      	adds	r7, #12
200030ac:	46bd      	mov	sp, r7
200030ae:	f85d 7b04 	ldr.w	r7, [sp], #4
200030b2:	4770      	bx	lr
200030b4:	e000e100 	.word	0xe000e100

200030b8 <__NVIC_GetActive>:
  \return             0  Interrupt status is not active.
  \return             1  Interrupt status is active.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE uint32_t __NVIC_GetActive(IRQn_Type IRQn)
{
200030b8:	b480      	push	{r7}
200030ba:	b083      	sub	sp, #12
200030bc:	af00      	add	r7, sp, #0
200030be:	4603      	mov	r3, r0
200030c0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
200030c2:	f997 3007 	ldrsb.w	r3, [r7, #7]
200030c6:	2b00      	cmp	r3, #0
200030c8:	db0e      	blt.n	200030e8 <__NVIC_GetActive+0x30>
  {
    return((uint32_t)(((NVIC->IABR[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL));
200030ca:	4a0b      	ldr	r2, [pc, #44]	@ (200030f8 <__NVIC_GetActive+0x40>)
200030cc:	f997 3007 	ldrsb.w	r3, [r7, #7]
200030d0:	095b      	lsrs	r3, r3, #5
200030d2:	3380      	adds	r3, #128	@ 0x80
200030d4:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
200030d8:	79fb      	ldrb	r3, [r7, #7]
200030da:	f003 031f 	and.w	r3, r3, #31
200030de:	fa22 f303 	lsr.w	r3, r2, r3
200030e2:	f003 0301 	and.w	r3, r3, #1
200030e6:	e000      	b.n	200030ea <__NVIC_GetActive+0x32>
  }
  else
  {
    return(0U);
200030e8:	2300      	movs	r3, #0
  }
}
200030ea:	4618      	mov	r0, r3
200030ec:	370c      	adds	r7, #12
200030ee:	46bd      	mov	sp, r7
200030f0:	f85d 7b04 	ldr.w	r7, [sp], #4
200030f4:	4770      	bx	lr
200030f6:	bf00      	nop
200030f8:	e000e100 	.word	0xe000e100

200030fc <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
200030fc:	b480      	push	{r7}
200030fe:	b083      	sub	sp, #12
20003100:	af00      	add	r7, sp, #0
20003102:	4603      	mov	r3, r0
20003104:	6039      	str	r1, [r7, #0]
20003106:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
20003108:	f997 3007 	ldrsb.w	r3, [r7, #7]
2000310c:	2b00      	cmp	r3, #0
2000310e:	db0a      	blt.n	20003126 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IPR[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
20003110:	683b      	ldr	r3, [r7, #0]
20003112:	b2da      	uxtb	r2, r3
20003114:	490c      	ldr	r1, [pc, #48]	@ (20003148 <__NVIC_SetPriority+0x4c>)
20003116:	f997 3007 	ldrsb.w	r3, [r7, #7]
2000311a:	0112      	lsls	r2, r2, #4
2000311c:	b2d2      	uxtb	r2, r2
2000311e:	440b      	add	r3, r1
20003120:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
20003124:	e00a      	b.n	2000313c <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
20003126:	683b      	ldr	r3, [r7, #0]
20003128:	b2da      	uxtb	r2, r3
2000312a:	4908      	ldr	r1, [pc, #32]	@ (2000314c <__NVIC_SetPriority+0x50>)
2000312c:	79fb      	ldrb	r3, [r7, #7]
2000312e:	f003 030f 	and.w	r3, r3, #15
20003132:	3b04      	subs	r3, #4
20003134:	0112      	lsls	r2, r2, #4
20003136:	b2d2      	uxtb	r2, r2
20003138:	440b      	add	r3, r1
2000313a:	761a      	strb	r2, [r3, #24]
}
2000313c:	bf00      	nop
2000313e:	370c      	adds	r7, #12
20003140:	46bd      	mov	sp, r7
20003142:	f85d 7b04 	ldr.w	r7, [sp], #4
20003146:	4770      	bx	lr
20003148:	e000e100 	.word	0xe000e100
2000314c:	e000ed00 	.word	0xe000ed00

20003150 <__NVIC_GetPriority>:
  \param [in]   IRQn  Interrupt number.
  \return             Interrupt Priority.
                      Value is aligned automatically to the implemented priority bits of the microcontroller.
 */
__STATIC_INLINE uint32_t __NVIC_GetPriority(IRQn_Type IRQn)
{
20003150:	b480      	push	{r7}
20003152:	b083      	sub	sp, #12
20003154:	af00      	add	r7, sp, #0
20003156:	4603      	mov	r3, r0
20003158:	71fb      	strb	r3, [r7, #7]

  if ((int32_t)(IRQn) >= 0)
2000315a:	f997 3007 	ldrsb.w	r3, [r7, #7]
2000315e:	2b00      	cmp	r3, #0
20003160:	db09      	blt.n	20003176 <__NVIC_GetPriority+0x26>
  {
    return(((uint32_t)NVIC->IPR[((uint32_t)IRQn)]               >> (8U - __NVIC_PRIO_BITS)));
20003162:	4a0d      	ldr	r2, [pc, #52]	@ (20003198 <__NVIC_GetPriority+0x48>)
20003164:	f997 3007 	ldrsb.w	r3, [r7, #7]
20003168:	4413      	add	r3, r2
2000316a:	f893 3300 	ldrb.w	r3, [r3, #768]	@ 0x300
2000316e:	b2db      	uxtb	r3, r3
20003170:	091b      	lsrs	r3, r3, #4
20003172:	b2db      	uxtb	r3, r3
20003174:	e009      	b.n	2000318a <__NVIC_GetPriority+0x3a>
  }
  else
  {
    return(((uint32_t)SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] >> (8U - __NVIC_PRIO_BITS)));
20003176:	4a09      	ldr	r2, [pc, #36]	@ (2000319c <__NVIC_GetPriority+0x4c>)
20003178:	79fb      	ldrb	r3, [r7, #7]
2000317a:	f003 030f 	and.w	r3, r3, #15
2000317e:	3b04      	subs	r3, #4
20003180:	4413      	add	r3, r2
20003182:	7e1b      	ldrb	r3, [r3, #24]
20003184:	b2db      	uxtb	r3, r3
20003186:	091b      	lsrs	r3, r3, #4
20003188:	b2db      	uxtb	r3, r3
  }
}
2000318a:	4618      	mov	r0, r3
2000318c:	370c      	adds	r7, #12
2000318e:	46bd      	mov	sp, r7
20003190:	f85d 7b04 	ldr.w	r7, [sp], #4
20003194:	4770      	bx	lr
20003196:	bf00      	nop
20003198:	e000e100 	.word	0xe000e100
2000319c:	e000ed00 	.word	0xe000ed00

200031a0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
200031a0:	b480      	push	{r7}
200031a2:	b089      	sub	sp, #36	@ 0x24
200031a4:	af00      	add	r7, sp, #0
200031a6:	60f8      	str	r0, [r7, #12]
200031a8:	60b9      	str	r1, [r7, #8]
200031aa:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
200031ac:	68fb      	ldr	r3, [r7, #12]
200031ae:	f003 0307 	and.w	r3, r3, #7
200031b2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
200031b4:	69fb      	ldr	r3, [r7, #28]
200031b6:	f1c3 0307 	rsb	r3, r3, #7
200031ba:	2b04      	cmp	r3, #4
200031bc:	bf28      	it	cs
200031be:	2304      	movcs	r3, #4
200031c0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
200031c2:	69fb      	ldr	r3, [r7, #28]
200031c4:	3304      	adds	r3, #4
200031c6:	2b06      	cmp	r3, #6
200031c8:	d902      	bls.n	200031d0 <NVIC_EncodePriority+0x30>
200031ca:	69fb      	ldr	r3, [r7, #28]
200031cc:	3b03      	subs	r3, #3
200031ce:	e000      	b.n	200031d2 <NVIC_EncodePriority+0x32>
200031d0:	2300      	movs	r3, #0
200031d2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
200031d4:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
200031d8:	69bb      	ldr	r3, [r7, #24]
200031da:	fa02 f303 	lsl.w	r3, r2, r3
200031de:	43da      	mvns	r2, r3
200031e0:	68bb      	ldr	r3, [r7, #8]
200031e2:	401a      	ands	r2, r3
200031e4:	697b      	ldr	r3, [r7, #20]
200031e6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
200031e8:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
200031ec:	697b      	ldr	r3, [r7, #20]
200031ee:	fa01 f303 	lsl.w	r3, r1, r3
200031f2:	43d9      	mvns	r1, r3
200031f4:	687b      	ldr	r3, [r7, #4]
200031f6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
200031f8:	4313      	orrs	r3, r2
         );
}
200031fa:	4618      	mov	r0, r3
200031fc:	3724      	adds	r7, #36	@ 0x24
200031fe:	46bd      	mov	sp, r7
20003200:	f85d 7b04 	ldr.w	r7, [sp], #4
20003204:	4770      	bx	lr

20003206 <NVIC_DecodePriority>:
  \param [in]     PriorityGroup  Used priority group.
  \param [out] pPreemptPriority  Preemptive priority value (starting from 0).
  \param [out]     pSubPriority  Subpriority value (starting from 0).
 */
__STATIC_INLINE void NVIC_DecodePriority (uint32_t Priority, uint32_t PriorityGroup, uint32_t* const pPreemptPriority, uint32_t* const pSubPriority)
{
20003206:	b480      	push	{r7}
20003208:	b089      	sub	sp, #36	@ 0x24
2000320a:	af00      	add	r7, sp, #0
2000320c:	60f8      	str	r0, [r7, #12]
2000320e:	60b9      	str	r1, [r7, #8]
20003210:	607a      	str	r2, [r7, #4]
20003212:	603b      	str	r3, [r7, #0]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
20003214:	68bb      	ldr	r3, [r7, #8]
20003216:	f003 0307 	and.w	r3, r3, #7
2000321a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
2000321c:	69fb      	ldr	r3, [r7, #28]
2000321e:	f1c3 0307 	rsb	r3, r3, #7
20003222:	2b04      	cmp	r3, #4
20003224:	bf28      	it	cs
20003226:	2304      	movcs	r3, #4
20003228:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
2000322a:	69fb      	ldr	r3, [r7, #28]
2000322c:	3304      	adds	r3, #4
2000322e:	2b06      	cmp	r3, #6
20003230:	d902      	bls.n	20003238 <NVIC_DecodePriority+0x32>
20003232:	69fb      	ldr	r3, [r7, #28]
20003234:	3b03      	subs	r3, #3
20003236:	e000      	b.n	2000323a <NVIC_DecodePriority+0x34>
20003238:	2300      	movs	r3, #0
2000323a:	617b      	str	r3, [r7, #20]

  *pPreemptPriority = (Priority >> SubPriorityBits) & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL);
2000323c:	68fa      	ldr	r2, [r7, #12]
2000323e:	697b      	ldr	r3, [r7, #20]
20003240:	40da      	lsrs	r2, r3
20003242:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
20003246:	69bb      	ldr	r3, [r7, #24]
20003248:	fa01 f303 	lsl.w	r3, r1, r3
2000324c:	43db      	mvns	r3, r3
2000324e:	401a      	ands	r2, r3
20003250:	687b      	ldr	r3, [r7, #4]
20003252:	601a      	str	r2, [r3, #0]
  *pSubPriority     = (Priority                   ) & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL);
20003254:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
20003258:	697b      	ldr	r3, [r7, #20]
2000325a:	fa02 f303 	lsl.w	r3, r2, r3
2000325e:	43da      	mvns	r2, r3
20003260:	68fb      	ldr	r3, [r7, #12]
20003262:	401a      	ands	r2, r3
20003264:	683b      	ldr	r3, [r7, #0]
20003266:	601a      	str	r2, [r3, #0]
}
20003268:	bf00      	nop
2000326a:	3724      	adds	r7, #36	@ 0x24
2000326c:	46bd      	mov	sp, r7
2000326e:	f85d 7b04 	ldr.w	r7, [sp], #4
20003272:	4770      	bx	lr

20003274 <__NVIC_SystemReset>:
/**
  \brief   System Reset
  \details Initiates a system reset request to reset the MCU.
 */
__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
{
20003274:	b480      	push	{r7}
20003276:	af00      	add	r7, sp, #0
  __ASM volatile ("dsb 0xF":::"memory");
20003278:	f3bf 8f4f 	dsb	sy
}
2000327c:	bf00      	nop
  __DSB();                                                          /* Ensure all outstanding memory accesses included
                                                                       buffered write are completed before reset */
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
2000327e:	4b06      	ldr	r3, [pc, #24]	@ (20003298 <__NVIC_SystemReset+0x24>)
20003280:	68db      	ldr	r3, [r3, #12]
20003282:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
20003286:	4904      	ldr	r1, [pc, #16]	@ (20003298 <__NVIC_SystemReset+0x24>)
20003288:	4b04      	ldr	r3, [pc, #16]	@ (2000329c <__NVIC_SystemReset+0x28>)
2000328a:	4313      	orrs	r3, r2
2000328c:	60cb      	str	r3, [r1, #12]
  __ASM volatile ("dsb 0xF":::"memory");
2000328e:	f3bf 8f4f 	dsb	sy
}
20003292:	bf00      	nop
                            SCB_AIRCR_SYSRESETREQ_Msk    );         /* Keep priority group unchanged */
  __DSB();                                                          /* Ensure completion of memory access */

  for(;;)                                                           /* wait until reset */
  {
    __NOP();
20003294:	bf00      	nop
20003296:	e7fd      	b.n	20003294 <__NVIC_SystemReset+0x20>
20003298:	e000ed00 	.word	0xe000ed00
2000329c:	05fa0004 	.word	0x05fa0004

200032a0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
200032a0:	b580      	push	{r7, lr}
200032a2:	b082      	sub	sp, #8
200032a4:	af00      	add	r7, sp, #0
200032a6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
200032a8:	6878      	ldr	r0, [r7, #4]
200032aa:	f7ff fe33 	bl	20002f14 <__NVIC_SetPriorityGrouping>
}
200032ae:	bf00      	nop
200032b0:	3708      	adds	r7, #8
200032b2:	46bd      	mov	sp, r7
200032b4:	bd80      	pop	{r7, pc}

200032b6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
200032b6:	b580      	push	{r7, lr}
200032b8:	b086      	sub	sp, #24
200032ba:	af00      	add	r7, sp, #0
200032bc:	4603      	mov	r3, r0
200032be:	60b9      	str	r1, [r7, #8]
200032c0:	607a      	str	r2, [r7, #4]
200032c2:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
200032c4:	f7ff fe4a 	bl	20002f5c <__NVIC_GetPriorityGrouping>
200032c8:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
200032ca:	687a      	ldr	r2, [r7, #4]
200032cc:	68b9      	ldr	r1, [r7, #8]
200032ce:	6978      	ldr	r0, [r7, #20]
200032d0:	f7ff ff66 	bl	200031a0 <NVIC_EncodePriority>
200032d4:	4602      	mov	r2, r0
200032d6:	f997 300f 	ldrsb.w	r3, [r7, #15]
200032da:	4611      	mov	r1, r2
200032dc:	4618      	mov	r0, r3
200032de:	f7ff ff0d 	bl	200030fc <__NVIC_SetPriority>
}
200032e2:	bf00      	nop
200032e4:	3718      	adds	r7, #24
200032e6:	46bd      	mov	sp, r7
200032e8:	bd80      	pop	{r7, pc}

200032ea <HAL_NVIC_EnableIRQ>:
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate
  *          CMSIS device file (stm32u5xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
200032ea:	b580      	push	{r7, lr}
200032ec:	b082      	sub	sp, #8
200032ee:	af00      	add	r7, sp, #0
200032f0:	4603      	mov	r3, r0
200032f2:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
200032f4:	f997 3007 	ldrsb.w	r3, [r7, #7]
200032f8:	4618      	mov	r0, r3
200032fa:	f7ff fe3d 	bl	20002f78 <__NVIC_EnableIRQ>
}
200032fe:	bf00      	nop
20003300:	3708      	adds	r7, #8
20003302:	46bd      	mov	sp, r7
20003304:	bd80      	pop	{r7, pc}

20003306 <HAL_NVIC_DisableIRQ>:
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate
  *          CMSIS device file (stm32u5xxxx.h))
  * @retval None
  */
void HAL_NVIC_DisableIRQ(IRQn_Type IRQn)
{
20003306:	b580      	push	{r7, lr}
20003308:	b082      	sub	sp, #8
2000330a:	af00      	add	r7, sp, #0
2000330c:	4603      	mov	r3, r0
2000330e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Disable interrupt */
  NVIC_DisableIRQ(IRQn);
20003310:	f997 3007 	ldrsb.w	r3, [r7, #7]
20003314:	4618      	mov	r0, r3
20003316:	f7ff fe4d 	bl	20002fb4 <__NVIC_DisableIRQ>
}
2000331a:	bf00      	nop
2000331c:	3708      	adds	r7, #8
2000331e:	46bd      	mov	sp, r7
20003320:	bd80      	pop	{r7, pc}

20003322 <HAL_NVIC_SystemReset>:
/**
  * @brief  Initiate a system reset request to reset the MCU.
  * @retval None
  */
void HAL_NVIC_SystemReset(void)
{
20003322:	b580      	push	{r7, lr}
20003324:	af00      	add	r7, sp, #0
  /* System Reset */
  NVIC_SystemReset();
20003326:	f7ff ffa5 	bl	20003274 <__NVIC_SystemReset>
	...

2000332c <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
2000332c:	b480      	push	{r7}
2000332e:	b083      	sub	sp, #12
20003330:	af00      	add	r7, sp, #0
20003332:	6078      	str	r0, [r7, #4]
  if ((TicksNumb - 1UL) > SysTick_LOAD_RELOAD_Msk)
20003334:	687b      	ldr	r3, [r7, #4]
20003336:	3b01      	subs	r3, #1
20003338:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
2000333c:	d301      	bcc.n	20003342 <HAL_SYSTICK_Config+0x16>
  {
    /* Reload value impossible */
    return (1UL);
2000333e:	2301      	movs	r3, #1
20003340:	e00d      	b.n	2000335e <HAL_SYSTICK_Config+0x32>
  }

  /* Set reload register */
  WRITE_REG(SysTick->LOAD, (uint32_t)(TicksNumb - 1UL));
20003342:	4a0a      	ldr	r2, [pc, #40]	@ (2000336c <HAL_SYSTICK_Config+0x40>)
20003344:	687b      	ldr	r3, [r7, #4]
20003346:	3b01      	subs	r3, #1
20003348:	6053      	str	r3, [r2, #4]

  /* Load the SysTick Counter Value */
  WRITE_REG(SysTick->VAL, 0UL);
2000334a:	4b08      	ldr	r3, [pc, #32]	@ (2000336c <HAL_SYSTICK_Config+0x40>)
2000334c:	2200      	movs	r2, #0
2000334e:	609a      	str	r2, [r3, #8]

  /* Enable SysTick IRQ and SysTick Timer */
  SET_BIT(SysTick->CTRL, (SysTick_CTRL_TICKINT_Msk | SysTick_CTRL_ENABLE_Msk));
20003350:	4b06      	ldr	r3, [pc, #24]	@ (2000336c <HAL_SYSTICK_Config+0x40>)
20003352:	681b      	ldr	r3, [r3, #0]
20003354:	4a05      	ldr	r2, [pc, #20]	@ (2000336c <HAL_SYSTICK_Config+0x40>)
20003356:	f043 0303 	orr.w	r3, r3, #3
2000335a:	6013      	str	r3, [r2, #0]

  /* Function successful */
  return (0UL);
2000335c:	2300      	movs	r3, #0
}
2000335e:	4618      	mov	r0, r3
20003360:	370c      	adds	r7, #12
20003362:	46bd      	mov	sp, r7
20003364:	f85d 7b04 	ldr.w	r7, [sp], #4
20003368:	4770      	bx	lr
2000336a:	bf00      	nop
2000336c:	e000e010 	.word	0xe000e010

20003370 <HAL_NVIC_GetPriorityGrouping>:
/**
  * @brief  Get the priority grouping field from the NVIC Interrupt Controller.
  * @retval Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field)
  */
uint32_t HAL_NVIC_GetPriorityGrouping(void)
{
20003370:	b580      	push	{r7, lr}
20003372:	af00      	add	r7, sp, #0
  /* Get the PRIGROUP[10:8] field value */
  return NVIC_GetPriorityGrouping();
20003374:	f7ff fdf2 	bl	20002f5c <__NVIC_GetPriorityGrouping>
20003378:	4603      	mov	r3, r0
}
2000337a:	4618      	mov	r0, r3
2000337c:	bd80      	pop	{r7, pc}

2000337e <HAL_NVIC_GetPriority>:
  * @param  pSubPriority: Pointer on the Subpriority value (starting from 0).
  * @retval None
  */
void HAL_NVIC_GetPriority(IRQn_Type IRQn, uint32_t PriorityGroup, uint32_t *const pPreemptPriority,
                          uint32_t *const pSubPriority)
{
2000337e:	b580      	push	{r7, lr}
20003380:	b084      	sub	sp, #16
20003382:	af00      	add	r7, sp, #0
20003384:	60b9      	str	r1, [r7, #8]
20003386:	607a      	str	r2, [r7, #4]
20003388:	603b      	str	r3, [r7, #0]
2000338a:	4603      	mov	r3, r0
2000338c:	73fb      	strb	r3, [r7, #15]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  /* Get priority for Cortex-M system or device specific interrupts */
  NVIC_DecodePriority(NVIC_GetPriority(IRQn), PriorityGroup, pPreemptPriority, pSubPriority);
2000338e:	f997 300f 	ldrsb.w	r3, [r7, #15]
20003392:	4618      	mov	r0, r3
20003394:	f7ff fedc 	bl	20003150 <__NVIC_GetPriority>
20003398:	683b      	ldr	r3, [r7, #0]
2000339a:	687a      	ldr	r2, [r7, #4]
2000339c:	68b9      	ldr	r1, [r7, #8]
2000339e:	f7ff ff32 	bl	20003206 <NVIC_DecodePriority>
}
200033a2:	bf00      	nop
200033a4:	3710      	adds	r7, #16
200033a6:	46bd      	mov	sp, r7
200033a8:	bd80      	pop	{r7, pc}

200033aa <HAL_NVIC_SetPendingIRQ>:
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate
  *          CMSIS device file (stm32u5xxxx.h))
  * @retval None
  */
void HAL_NVIC_SetPendingIRQ(IRQn_Type IRQn)
{
200033aa:	b580      	push	{r7, lr}
200033ac:	b082      	sub	sp, #8
200033ae:	af00      	add	r7, sp, #0
200033b0:	4603      	mov	r3, r0
200033b2:	71fb      	strb	r3, [r7, #7]
  /* Set interrupt pending */
  NVIC_SetPendingIRQ(IRQn);
200033b4:	f997 3007 	ldrsb.w	r3, [r7, #7]
200033b8:	4618      	mov	r0, r3
200033ba:	f7ff fe41 	bl	20003040 <__NVIC_SetPendingIRQ>
}
200033be:	bf00      	nop
200033c0:	3708      	adds	r7, #8
200033c2:	46bd      	mov	sp, r7
200033c4:	bd80      	pop	{r7, pc}

200033c6 <HAL_NVIC_GetPendingIRQ>:
  *          CMSIS device file (stm32u5xxxx.h))
  * @retval status: - 0  Interrupt status is not pending.
  *                 - 1  Interrupt status is pending.
  */
uint32_t HAL_NVIC_GetPendingIRQ(IRQn_Type IRQn)
{
200033c6:	b580      	push	{r7, lr}
200033c8:	b082      	sub	sp, #8
200033ca:	af00      	add	r7, sp, #0
200033cc:	4603      	mov	r3, r0
200033ce:	71fb      	strb	r3, [r7, #7]
  /* Return 1 if pending else 0 */
  return NVIC_GetPendingIRQ(IRQn);
200033d0:	f997 3007 	ldrsb.w	r3, [r7, #7]
200033d4:	4618      	mov	r0, r3
200033d6:	f7ff fe11 	bl	20002ffc <__NVIC_GetPendingIRQ>
200033da:	4603      	mov	r3, r0
}
200033dc:	4618      	mov	r0, r3
200033de:	3708      	adds	r7, #8
200033e0:	46bd      	mov	sp, r7
200033e2:	bd80      	pop	{r7, pc}

200033e4 <HAL_NVIC_ClearPendingIRQ>:
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate
  *          CMSIS device file (stm32u5xxxx.h))
  * @retval None
  */
void HAL_NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
200033e4:	b580      	push	{r7, lr}
200033e6:	b082      	sub	sp, #8
200033e8:	af00      	add	r7, sp, #0
200033ea:	4603      	mov	r3, r0
200033ec:	71fb      	strb	r3, [r7, #7]
  /* Clear pending interrupt */
  NVIC_ClearPendingIRQ(IRQn);
200033ee:	f997 3007 	ldrsb.w	r3, [r7, #7]
200033f2:	4618      	mov	r0, r3
200033f4:	f7ff fe42 	bl	2000307c <__NVIC_ClearPendingIRQ>
}
200033f8:	bf00      	nop
200033fa:	3708      	adds	r7, #8
200033fc:	46bd      	mov	sp, r7
200033fe:	bd80      	pop	{r7, pc}

20003400 <HAL_NVIC_GetActive>:
  *          CMSIS device file (stm32u5xxxx.h))
  * @retval status: - 0  Interrupt status is not pending.
  *                 - 1  Interrupt status is pending.
  */
uint32_t HAL_NVIC_GetActive(IRQn_Type IRQn)
{
20003400:	b580      	push	{r7, lr}
20003402:	b082      	sub	sp, #8
20003404:	af00      	add	r7, sp, #0
20003406:	4603      	mov	r3, r0
20003408:	71fb      	strb	r3, [r7, #7]
  /* Return 1 if active else 0 */
  return NVIC_GetActive(IRQn);
2000340a:	f997 3007 	ldrsb.w	r3, [r7, #7]
2000340e:	4618      	mov	r0, r3
20003410:	f7ff fe52 	bl	200030b8 <__NVIC_GetActive>
20003414:	4603      	mov	r3, r0
}
20003416:	4618      	mov	r0, r3
20003418:	3708      	adds	r7, #8
2000341a:	46bd      	mov	sp, r7
2000341c:	bd80      	pop	{r7, pc}
	...

20003420 <HAL_SYSTICK_CLKSourceConfig>:
  *             @arg SYSTICK_CLKSOURCE_HCLK: AHB clock selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK_DIV8: AHB clock divided by 8 selected as SysTick clock source.
  * @retval None
  */
void HAL_SYSTICK_CLKSourceConfig(uint32_t CLKSource)
{
20003420:	b480      	push	{r7}
20003422:	b083      	sub	sp, #12
20003424:	af00      	add	r7, sp, #0
20003426:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_SYSTICK_CLK_SOURCE(CLKSource));
  switch (CLKSource)
20003428:	687b      	ldr	r3, [r7, #4]
2000342a:	2b04      	cmp	r3, #4
2000342c:	d844      	bhi.n	200034b8 <HAL_SYSTICK_CLKSourceConfig+0x98>
2000342e:	a201      	add	r2, pc, #4	@ (adr r2, 20003434 <HAL_SYSTICK_CLKSourceConfig+0x14>)
20003430:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
20003434:	20003457 	.word	0x20003457
20003438:	20003475 	.word	0x20003475
2000343c:	20003497 	.word	0x20003497
20003440:	200034b9 	.word	0x200034b9
20003444:	20003449 	.word	0x20003449
  {
    /* Select HCLK as Systick clock source */
    case SYSTICK_CLKSOURCE_HCLK:
      SET_BIT(SysTick->CTRL, SysTick_CTRL_CLKSOURCE_Msk);
20003448:	4b1f      	ldr	r3, [pc, #124]	@ (200034c8 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
2000344a:	681b      	ldr	r3, [r3, #0]
2000344c:	4a1e      	ldr	r2, [pc, #120]	@ (200034c8 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
2000344e:	f043 0304 	orr.w	r3, r3, #4
20003452:	6013      	str	r3, [r2, #0]
      break;
20003454:	e031      	b.n	200034ba <HAL_SYSTICK_CLKSourceConfig+0x9a>
    /* Select HCLK_DIV8 as Systick clock source */
    case SYSTICK_CLKSOURCE_HCLK_DIV8:
      CLEAR_BIT(SysTick->CTRL, SysTick_CTRL_CLKSOURCE_Msk);
20003456:	4b1c      	ldr	r3, [pc, #112]	@ (200034c8 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
20003458:	681b      	ldr	r3, [r3, #0]
2000345a:	4a1b      	ldr	r2, [pc, #108]	@ (200034c8 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
2000345c:	f023 0304 	bic.w	r3, r3, #4
20003460:	6013      	str	r3, [r2, #0]
      MODIFY_REG(RCC->CCIPR1, RCC_CCIPR1_SYSTICKSEL, (0x00000000U));
20003462:	4b1a      	ldr	r3, [pc, #104]	@ (200034cc <HAL_SYSTICK_CLKSourceConfig+0xac>)
20003464:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
20003468:	4a18      	ldr	r2, [pc, #96]	@ (200034cc <HAL_SYSTICK_CLKSourceConfig+0xac>)
2000346a:	f423 0340 	bic.w	r3, r3, #12582912	@ 0xc00000
2000346e:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
      break;
20003472:	e022      	b.n	200034ba <HAL_SYSTICK_CLKSourceConfig+0x9a>
    /* Select LSI as Systick clock source */
    case SYSTICK_CLKSOURCE_LSI:
      CLEAR_BIT(SysTick->CTRL, SysTick_CTRL_CLKSOURCE_Msk);
20003474:	4b14      	ldr	r3, [pc, #80]	@ (200034c8 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
20003476:	681b      	ldr	r3, [r3, #0]
20003478:	4a13      	ldr	r2, [pc, #76]	@ (200034c8 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
2000347a:	f023 0304 	bic.w	r3, r3, #4
2000347e:	6013      	str	r3, [r2, #0]
      MODIFY_REG(RCC->CCIPR1, RCC_CCIPR1_SYSTICKSEL, RCC_CCIPR1_SYSTICKSEL_0);
20003480:	4b12      	ldr	r3, [pc, #72]	@ (200034cc <HAL_SYSTICK_CLKSourceConfig+0xac>)
20003482:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
20003486:	f423 0340 	bic.w	r3, r3, #12582912	@ 0xc00000
2000348a:	4a10      	ldr	r2, [pc, #64]	@ (200034cc <HAL_SYSTICK_CLKSourceConfig+0xac>)
2000348c:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
20003490:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
      break;
20003494:	e011      	b.n	200034ba <HAL_SYSTICK_CLKSourceConfig+0x9a>
    /* Select LSE as Systick clock source */
    case SYSTICK_CLKSOURCE_LSE:
      CLEAR_BIT(SysTick->CTRL, SysTick_CTRL_CLKSOURCE_Msk);
20003496:	4b0c      	ldr	r3, [pc, #48]	@ (200034c8 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
20003498:	681b      	ldr	r3, [r3, #0]
2000349a:	4a0b      	ldr	r2, [pc, #44]	@ (200034c8 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
2000349c:	f023 0304 	bic.w	r3, r3, #4
200034a0:	6013      	str	r3, [r2, #0]
      MODIFY_REG(RCC->CCIPR1, RCC_CCIPR1_SYSTICKSEL, RCC_CCIPR1_SYSTICKSEL_1);
200034a2:	4b0a      	ldr	r3, [pc, #40]	@ (200034cc <HAL_SYSTICK_CLKSourceConfig+0xac>)
200034a4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
200034a8:	f423 0340 	bic.w	r3, r3, #12582912	@ 0xc00000
200034ac:	4a07      	ldr	r2, [pc, #28]	@ (200034cc <HAL_SYSTICK_CLKSourceConfig+0xac>)
200034ae:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
200034b2:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
      break;
200034b6:	e000      	b.n	200034ba <HAL_SYSTICK_CLKSourceConfig+0x9a>
    default:
      /* Nothing to do */
      break;
200034b8:	bf00      	nop
  }
}
200034ba:	bf00      	nop
200034bc:	370c      	adds	r7, #12
200034be:	46bd      	mov	sp, r7
200034c0:	f85d 7b04 	ldr.w	r7, [sp], #4
200034c4:	4770      	bx	lr
200034c6:	bf00      	nop
200034c8:	e000e010 	.word	0xe000e010
200034cc:	46020c00 	.word	0x46020c00

200034d0 <HAL_SYSTICK_GetCLKSourceConfig>:
  *             @arg SYSTICK_CLKSOURCE_LSE: LSE clock selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK: AHB clock selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK_DIV8: AHB clock divided by 8 selected as SysTick clock source.
  */
uint32_t HAL_SYSTICK_GetCLKSourceConfig(void)
{
200034d0:	b480      	push	{r7}
200034d2:	b083      	sub	sp, #12
200034d4:	af00      	add	r7, sp, #0
  uint32_t systick_source;
  uint32_t systick_rcc_source;

  /* Read SysTick->CTRL register for internal or external clock source */
  if (READ_BIT(SysTick->CTRL, SysTick_CTRL_CLKSOURCE_Msk) != 0U)
200034d6:	4b19      	ldr	r3, [pc, #100]	@ (2000353c <HAL_SYSTICK_GetCLKSourceConfig+0x6c>)
200034d8:	681b      	ldr	r3, [r3, #0]
200034da:	f003 0304 	and.w	r3, r3, #4
200034de:	2b00      	cmp	r3, #0
200034e0:	d002      	beq.n	200034e8 <HAL_SYSTICK_GetCLKSourceConfig+0x18>
  {
    /* Internal clock source */
    systick_source = SYSTICK_CLKSOURCE_HCLK;
200034e2:	2304      	movs	r3, #4
200034e4:	607b      	str	r3, [r7, #4]
200034e6:	e021      	b.n	2000352c <HAL_SYSTICK_GetCLKSourceConfig+0x5c>
  }
  else
  {
    /* External clock source, check the selected one in RCC */
    systick_rcc_source = READ_BIT(RCC->CCIPR1, RCC_CCIPR1_SYSTICKSEL);
200034e8:	4b15      	ldr	r3, [pc, #84]	@ (20003540 <HAL_SYSTICK_GetCLKSourceConfig+0x70>)
200034ea:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
200034ee:	f403 0340 	and.w	r3, r3, #12582912	@ 0xc00000
200034f2:	603b      	str	r3, [r7, #0]

    switch (systick_rcc_source)
200034f4:	683b      	ldr	r3, [r7, #0]
200034f6:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
200034fa:	d011      	beq.n	20003520 <HAL_SYSTICK_GetCLKSourceConfig+0x50>
200034fc:	683b      	ldr	r3, [r7, #0]
200034fe:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
20003502:	d810      	bhi.n	20003526 <HAL_SYSTICK_GetCLKSourceConfig+0x56>
20003504:	683b      	ldr	r3, [r7, #0]
20003506:	2b00      	cmp	r3, #0
20003508:	d004      	beq.n	20003514 <HAL_SYSTICK_GetCLKSourceConfig+0x44>
2000350a:	683b      	ldr	r3, [r7, #0]
2000350c:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
20003510:	d003      	beq.n	2000351a <HAL_SYSTICK_GetCLKSourceConfig+0x4a>
20003512:	e008      	b.n	20003526 <HAL_SYSTICK_GetCLKSourceConfig+0x56>
    {
      case (0x00000000U):
        systick_source = SYSTICK_CLKSOURCE_HCLK_DIV8;
20003514:	2300      	movs	r3, #0
20003516:	607b      	str	r3, [r7, #4]
        break;
20003518:	e008      	b.n	2000352c <HAL_SYSTICK_GetCLKSourceConfig+0x5c>

      case (RCC_CCIPR1_SYSTICKSEL_0):
        systick_source = SYSTICK_CLKSOURCE_LSI;
2000351a:	2301      	movs	r3, #1
2000351c:	607b      	str	r3, [r7, #4]
        break;
2000351e:	e005      	b.n	2000352c <HAL_SYSTICK_GetCLKSourceConfig+0x5c>

      case (RCC_CCIPR1_SYSTICKSEL_1):
        systick_source = SYSTICK_CLKSOURCE_LSE;
20003520:	2302      	movs	r3, #2
20003522:	607b      	str	r3, [r7, #4]
        break;
20003524:	e002      	b.n	2000352c <HAL_SYSTICK_GetCLKSourceConfig+0x5c>

      default:
        systick_source = SYSTICK_CLKSOURCE_HCLK_DIV8;
20003526:	2300      	movs	r3, #0
20003528:	607b      	str	r3, [r7, #4]
        break;
2000352a:	bf00      	nop
    }
  }
  return systick_source;
2000352c:	687b      	ldr	r3, [r7, #4]
}
2000352e:	4618      	mov	r0, r3
20003530:	370c      	adds	r7, #12
20003532:	46bd      	mov	sp, r7
20003534:	f85d 7b04 	ldr.w	r7, [sp], #4
20003538:	4770      	bx	lr
2000353a:	bf00      	nop
2000353c:	e000e010 	.word	0xe000e010
20003540:	46020c00 	.word	0x46020c00

20003544 <HAL_SYSTICK_IRQHandler>:
/**
  * @brief  Handle SYSTICK interrupt request.
  * @retval None
  */
void HAL_SYSTICK_IRQHandler(void)
{
20003544:	b580      	push	{r7, lr}
20003546:	af00      	add	r7, sp, #0
  HAL_SYSTICK_Callback();
20003548:	f000 f802 	bl	20003550 <HAL_SYSTICK_Callback>
}
2000354c:	bf00      	nop
2000354e:	bd80      	pop	{r7, pc}

20003550 <HAL_SYSTICK_Callback>:
/**
  * @brief  SYSTICK callback.
  * @retval None
  */
__weak void HAL_SYSTICK_Callback(void)
{
20003550:	b480      	push	{r7}
20003552:	af00      	add	r7, sp, #0
  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SYSTICK_Callback could be implemented in the user file
   */
}
20003554:	bf00      	nop
20003556:	46bd      	mov	sp, r7
20003558:	f85d 7b04 	ldr.w	r7, [sp], #4
2000355c:	4770      	bx	lr
	...

20003560 <HAL_MPU_Enable>:
  *            @arg MPU_PRIVILEGED_DEFAULT
  *            @arg MPU_HFNMI_PRIVDEF
  * @retval None
  */
void HAL_MPU_Enable(uint32_t MPU_Control)
{
20003560:	b480      	push	{r7}
20003562:	b083      	sub	sp, #12
20003564:	af00      	add	r7, sp, #0
20003566:	6078      	str	r0, [r7, #4]
  __ASM volatile ("dmb 0xF":::"memory");
20003568:	f3bf 8f5f 	dmb	sy
}
2000356c:	bf00      	nop
  __DMB(); /* Data Memory Barrier operation to force any outstanding writes to memory before enabling the MPU */

  /* Enable the MPU */
  MPU->CTRL   = MPU_Control | MPU_CTRL_ENABLE_Msk;
2000356e:	4a0b      	ldr	r2, [pc, #44]	@ (2000359c <HAL_MPU_Enable+0x3c>)
20003570:	687b      	ldr	r3, [r7, #4]
20003572:	f043 0301 	orr.w	r3, r3, #1
20003576:	6053      	str	r3, [r2, #4]

  /* Enable fault exceptions */
  SCB->SHCSR |= SCB_SHCSR_MEMFAULTENA_Msk;
20003578:	4b09      	ldr	r3, [pc, #36]	@ (200035a0 <HAL_MPU_Enable+0x40>)
2000357a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
2000357c:	4a08      	ldr	r2, [pc, #32]	@ (200035a0 <HAL_MPU_Enable+0x40>)
2000357e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
20003582:	6253      	str	r3, [r2, #36]	@ 0x24
  __ASM volatile ("dsb 0xF":::"memory");
20003584:	f3bf 8f4f 	dsb	sy
}
20003588:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
2000358a:	f3bf 8f6f 	isb	sy
}
2000358e:	bf00      	nop

  /* Follow ARM recommendation with */
  /* Data Synchronization and Instruction Synchronization Barriers to ensure MPU configuration */
  __DSB(); /* Ensure that the subsequent instruction is executed only after the write to memory */
  __ISB(); /* Flush and refill pipeline with updated MPU configuration settings */
}
20003590:	bf00      	nop
20003592:	370c      	adds	r7, #12
20003594:	46bd      	mov	sp, r7
20003596:	f85d 7b04 	ldr.w	r7, [sp], #4
2000359a:	4770      	bx	lr
2000359c:	e000ed90 	.word	0xe000ed90
200035a0:	e000ed00 	.word	0xe000ed00

200035a4 <HAL_MPU_Disable>:
/**
  * @brief  Disable the MPU.
  * @retval None
  */
void HAL_MPU_Disable(void)
{
200035a4:	b480      	push	{r7}
200035a6:	af00      	add	r7, sp, #0
  __ASM volatile ("dmb 0xF":::"memory");
200035a8:	f3bf 8f5f 	dmb	sy
}
200035ac:	bf00      	nop
  __DMB(); /* Force any outstanding transfers to complete before disabling MPU */

  /* Disable fault exceptions */
  SCB->SHCSR &= ~SCB_SHCSR_MEMFAULTENA_Msk;
200035ae:	4b0b      	ldr	r3, [pc, #44]	@ (200035dc <HAL_MPU_Disable+0x38>)
200035b0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
200035b2:	4a0a      	ldr	r2, [pc, #40]	@ (200035dc <HAL_MPU_Disable+0x38>)
200035b4:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
200035b8:	6253      	str	r3, [r2, #36]	@ 0x24

  /* Disable the MPU */
  MPU->CTRL  &= ~MPU_CTRL_ENABLE_Msk;
200035ba:	4b09      	ldr	r3, [pc, #36]	@ (200035e0 <HAL_MPU_Disable+0x3c>)
200035bc:	685b      	ldr	r3, [r3, #4]
200035be:	4a08      	ldr	r2, [pc, #32]	@ (200035e0 <HAL_MPU_Disable+0x3c>)
200035c0:	f023 0301 	bic.w	r3, r3, #1
200035c4:	6053      	str	r3, [r2, #4]
  __ASM volatile ("dsb 0xF":::"memory");
200035c6:	f3bf 8f4f 	dsb	sy
}
200035ca:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
200035cc:	f3bf 8f6f 	isb	sy
}
200035d0:	bf00      	nop

  /* Follow ARM recommendation with */
  /* Data Synchronization and Instruction Synchronization Barriers to ensure MPU configuration */
  __DSB(); /* Ensure that the subsequent instruction is executed only after the write to memory */
  __ISB(); /* Flush and refill pipeline with updated MPU configuration settings */
}
200035d2:	bf00      	nop
200035d4:	46bd      	mov	sp, r7
200035d6:	f85d 7b04 	ldr.w	r7, [sp], #4
200035da:	4770      	bx	lr
200035dc:	e000ed00 	.word	0xe000ed00
200035e0:	e000ed90 	.word	0xe000ed90

200035e4 <HAL_MPU_EnableRegion>:
  * @retval None
  * @param  RegionNumber Specifies the index of the region to enable.
  *         this parameter can be a value of @ref CORTEX_MPU_Region_Number
  */
void HAL_MPU_EnableRegion(uint32_t RegionNumber)
{
200035e4:	b480      	push	{r7}
200035e6:	b083      	sub	sp, #12
200035e8:	af00      	add	r7, sp, #0
200035ea:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_MPU_REGION_NUMBER(RegionNumber));

  /* Set the Region number */
  MPU->RNR = RegionNumber;
200035ec:	4a07      	ldr	r2, [pc, #28]	@ (2000360c <HAL_MPU_EnableRegion+0x28>)
200035ee:	687b      	ldr	r3, [r7, #4]
200035f0:	6093      	str	r3, [r2, #8]

  /* Enable the Region */
  SET_BIT(MPU->RLAR, MPU_RLAR_EN_Msk);
200035f2:	4b06      	ldr	r3, [pc, #24]	@ (2000360c <HAL_MPU_EnableRegion+0x28>)
200035f4:	691b      	ldr	r3, [r3, #16]
200035f6:	4a05      	ldr	r2, [pc, #20]	@ (2000360c <HAL_MPU_EnableRegion+0x28>)
200035f8:	f043 0301 	orr.w	r3, r3, #1
200035fc:	6113      	str	r3, [r2, #16]
}
200035fe:	bf00      	nop
20003600:	370c      	adds	r7, #12
20003602:	46bd      	mov	sp, r7
20003604:	f85d 7b04 	ldr.w	r7, [sp], #4
20003608:	4770      	bx	lr
2000360a:	bf00      	nop
2000360c:	e000ed90 	.word	0xe000ed90

20003610 <HAL_MPU_DisableRegion>:
  * @retval None
  * @param  RegionNumber Specifies the index of the region to disable.
  *         this parameter can be a value of @ref CORTEX_MPU_Region_Number
  */
void HAL_MPU_DisableRegion(uint32_t RegionNumber)
{
20003610:	b480      	push	{r7}
20003612:	b083      	sub	sp, #12
20003614:	af00      	add	r7, sp, #0
20003616:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_MPU_REGION_NUMBER(RegionNumber));

  /* Set the Region number */
  MPU->RNR = RegionNumber;
20003618:	4a07      	ldr	r2, [pc, #28]	@ (20003638 <HAL_MPU_DisableRegion+0x28>)
2000361a:	687b      	ldr	r3, [r7, #4]
2000361c:	6093      	str	r3, [r2, #8]

  /* Disable the Region */
  CLEAR_BIT(MPU->RLAR, MPU_RLAR_EN_Msk);
2000361e:	4b06      	ldr	r3, [pc, #24]	@ (20003638 <HAL_MPU_DisableRegion+0x28>)
20003620:	691b      	ldr	r3, [r3, #16]
20003622:	4a05      	ldr	r2, [pc, #20]	@ (20003638 <HAL_MPU_DisableRegion+0x28>)
20003624:	f023 0301 	bic.w	r3, r3, #1
20003628:	6113      	str	r3, [r2, #16]
}
2000362a:	bf00      	nop
2000362c:	370c      	adds	r7, #12
2000362e:	46bd      	mov	sp, r7
20003630:	f85d 7b04 	ldr.w	r7, [sp], #4
20003634:	4770      	bx	lr
20003636:	bf00      	nop
20003638:	e000ed90 	.word	0xe000ed90

2000363c <HAL_MPU_ConfigRegion>:
  * @param  pMPU_RegionInit: Pointer to a MPU_Region_InitTypeDef structure that contains
  *                the initialization and configuration information.
  * @retval None
  */
void HAL_MPU_ConfigRegion(const MPU_Region_InitTypeDef *const pMPU_RegionInit)
{
2000363c:	b580      	push	{r7, lr}
2000363e:	b082      	sub	sp, #8
20003640:	af00      	add	r7, sp, #0
20003642:	6078      	str	r0, [r7, #4]
  MPU_ConfigRegion(MPU, pMPU_RegionInit);
20003644:	6879      	ldr	r1, [r7, #4]
20003646:	4803      	ldr	r0, [pc, #12]	@ (20003654 <HAL_MPU_ConfigRegion+0x18>)
20003648:	f000 f814 	bl	20003674 <MPU_ConfigRegion>
}
2000364c:	bf00      	nop
2000364e:	3708      	adds	r7, #8
20003650:	46bd      	mov	sp, r7
20003652:	bd80      	pop	{r7, pc}
20003654:	e000ed90 	.word	0xe000ed90

20003658 <HAL_MPU_ConfigMemoryAttributes>:
  * @param  pMPU_AttributesInit: Pointer to a MPU_Attributes_InitTypeDef structure that contains
  *                the initialization and configuration information.
  * @retval None
  */
void HAL_MPU_ConfigMemoryAttributes(const MPU_Attributes_InitTypeDef *const pMPU_AttributesInit)
{
20003658:	b580      	push	{r7, lr}
2000365a:	b082      	sub	sp, #8
2000365c:	af00      	add	r7, sp, #0
2000365e:	6078      	str	r0, [r7, #4]
  MPU_ConfigMemoryAttributes(MPU, pMPU_AttributesInit);
20003660:	6879      	ldr	r1, [r7, #4]
20003662:	4803      	ldr	r0, [pc, #12]	@ (20003670 <HAL_MPU_ConfigMemoryAttributes+0x18>)
20003664:	f000 f83d 	bl	200036e2 <MPU_ConfigMemoryAttributes>
}
20003668:	bf00      	nop
2000366a:	3708      	adds	r7, #8
2000366c:	46bd      	mov	sp, r7
2000366e:	bd80      	pop	{r7, pc}
20003670:	e000ed90 	.word	0xe000ed90

20003674 <MPU_ConfigRegion>:

/** @addtogroup CORTEX_Private_Functions
  * @{
  */
static void MPU_ConfigRegion(MPU_Type *MPUx, const MPU_Region_InitTypeDef *const pMPU_RegionInit)
{
20003674:	b480      	push	{r7}
20003676:	b083      	sub	sp, #12
20003678:	af00      	add	r7, sp, #0
2000367a:	6078      	str	r0, [r7, #4]
2000367c:	6039      	str	r1, [r7, #0]
  __ASM volatile ("dmb 0xF":::"memory");
2000367e:	f3bf 8f5f 	dmb	sy
}
20003682:	bf00      	nop

  /* Follow ARM recommendation with Data Memory Barrier prior to MPU configuration */
  __DMB();

  /* Set the Region number */
  MPUx->RNR = pMPU_RegionInit->Number;
20003684:	683b      	ldr	r3, [r7, #0]
20003686:	785b      	ldrb	r3, [r3, #1]
20003688:	461a      	mov	r2, r3
2000368a:	687b      	ldr	r3, [r7, #4]
2000368c:	609a      	str	r2, [r3, #8]

  /* Disable the Region */
  CLEAR_BIT(MPUx->RLAR, MPU_RLAR_EN_Msk);
2000368e:	687b      	ldr	r3, [r7, #4]
20003690:	691b      	ldr	r3, [r3, #16]
20003692:	f023 0201 	bic.w	r2, r3, #1
20003696:	687b      	ldr	r3, [r7, #4]
20003698:	611a      	str	r2, [r3, #16]

  MPUx->RBAR = (((uint32_t)pMPU_RegionInit->BaseAddress               & 0xFFFFFFE0UL)  |
2000369a:	683b      	ldr	r3, [r7, #0]
2000369c:	685b      	ldr	r3, [r3, #4]
2000369e:	f023 021f 	bic.w	r2, r3, #31
                ((uint32_t)pMPU_RegionInit->IsShareable           << MPU_RBAR_SH_Pos)  |
200036a2:	683b      	ldr	r3, [r7, #0]
200036a4:	7bdb      	ldrb	r3, [r3, #15]
200036a6:	00db      	lsls	r3, r3, #3
  MPUx->RBAR = (((uint32_t)pMPU_RegionInit->BaseAddress               & 0xFFFFFFE0UL)  |
200036a8:	431a      	orrs	r2, r3
                ((uint32_t)pMPU_RegionInit->AccessPermission      << MPU_RBAR_AP_Pos)  |
200036aa:	683b      	ldr	r3, [r7, #0]
200036ac:	7b5b      	ldrb	r3, [r3, #13]
200036ae:	005b      	lsls	r3, r3, #1
                ((uint32_t)pMPU_RegionInit->IsShareable           << MPU_RBAR_SH_Pos)  |
200036b0:	4313      	orrs	r3, r2
                ((uint32_t)pMPU_RegionInit->DisableExec           << MPU_RBAR_XN_Pos));
200036b2:	683a      	ldr	r2, [r7, #0]
200036b4:	7b92      	ldrb	r2, [r2, #14]
                ((uint32_t)pMPU_RegionInit->AccessPermission      << MPU_RBAR_AP_Pos)  |
200036b6:	431a      	orrs	r2, r3
  MPUx->RBAR = (((uint32_t)pMPU_RegionInit->BaseAddress               & 0xFFFFFFE0UL)  |
200036b8:	687b      	ldr	r3, [r7, #4]
200036ba:	60da      	str	r2, [r3, #12]

  MPUx->RLAR = (((uint32_t)pMPU_RegionInit->LimitAddress                    & 0xFFFFFFE0UL) |
200036bc:	683b      	ldr	r3, [r7, #0]
200036be:	689b      	ldr	r3, [r3, #8]
200036c0:	f023 021f 	bic.w	r2, r3, #31
                ((uint32_t)pMPU_RegionInit->AttributesIndex       << MPU_RLAR_AttrIndx_Pos) |
200036c4:	683b      	ldr	r3, [r7, #0]
200036c6:	7b1b      	ldrb	r3, [r3, #12]
200036c8:	005b      	lsls	r3, r3, #1
  MPUx->RLAR = (((uint32_t)pMPU_RegionInit->LimitAddress                    & 0xFFFFFFE0UL) |
200036ca:	4313      	orrs	r3, r2
                ((uint32_t)pMPU_RegionInit->Enable                << MPU_RLAR_EN_Pos));
200036cc:	683a      	ldr	r2, [r7, #0]
200036ce:	7812      	ldrb	r2, [r2, #0]
                ((uint32_t)pMPU_RegionInit->AttributesIndex       << MPU_RLAR_AttrIndx_Pos) |
200036d0:	431a      	orrs	r2, r3
  MPUx->RLAR = (((uint32_t)pMPU_RegionInit->LimitAddress                    & 0xFFFFFFE0UL) |
200036d2:	687b      	ldr	r3, [r7, #4]
200036d4:	611a      	str	r2, [r3, #16]
}
200036d6:	bf00      	nop
200036d8:	370c      	adds	r7, #12
200036da:	46bd      	mov	sp, r7
200036dc:	f85d 7b04 	ldr.w	r7, [sp], #4
200036e0:	4770      	bx	lr

200036e2 <MPU_ConfigMemoryAttributes>:


static void MPU_ConfigMemoryAttributes(MPU_Type *MPUx, const MPU_Attributes_InitTypeDef *const pMPU_AttributesInit)
{
200036e2:	b480      	push	{r7}
200036e4:	b087      	sub	sp, #28
200036e6:	af00      	add	r7, sp, #0
200036e8:	6078      	str	r0, [r7, #4]
200036ea:	6039      	str	r1, [r7, #0]
  __ASM volatile ("dmb 0xF":::"memory");
200036ec:	f3bf 8f5f 	dmb	sy
}
200036f0:	bf00      	nop
  /* No need to check Attributes value as all 0x0..0xFF possible */

  /* Follow ARM recommendation with Data Memory Barrier prior to MPUx configuration */
  __DMB();

  if (pMPU_AttributesInit->Number < MPU_ATTRIBUTES_NUMBER4)
200036f2:	683b      	ldr	r3, [r7, #0]
200036f4:	781b      	ldrb	r3, [r3, #0]
200036f6:	2b03      	cmp	r3, #3
200036f8:	d806      	bhi.n	20003708 <MPU_ConfigMemoryAttributes+0x26>
  {
    /* Program MPU_MAIR0 */
    p_mair = &(MPUx->MAIR0);
200036fa:	687b      	ldr	r3, [r7, #4]
200036fc:	3330      	adds	r3, #48	@ 0x30
200036fe:	617b      	str	r3, [r7, #20]
    attr_number = pMPU_AttributesInit->Number;
20003700:	683b      	ldr	r3, [r7, #0]
20003702:	781b      	ldrb	r3, [r3, #0]
20003704:	613b      	str	r3, [r7, #16]
20003706:	e006      	b.n	20003716 <MPU_ConfigMemoryAttributes+0x34>
  }
  else
  {
    /* Program MPU_MAIR1 */
    p_mair = &(MPUx->MAIR1);
20003708:	687b      	ldr	r3, [r7, #4]
2000370a:	3334      	adds	r3, #52	@ 0x34
2000370c:	617b      	str	r3, [r7, #20]
    attr_number = (uint32_t)pMPU_AttributesInit->Number - 4U;
2000370e:	683b      	ldr	r3, [r7, #0]
20003710:	781b      	ldrb	r3, [r3, #0]
20003712:	3b04      	subs	r3, #4
20003714:	613b      	str	r3, [r7, #16]
  }

  attr_values = *(p_mair);
20003716:	697b      	ldr	r3, [r7, #20]
20003718:	681b      	ldr	r3, [r3, #0]
2000371a:	60fb      	str	r3, [r7, #12]
  attr_values &=  ~(0xFFUL << (attr_number * 8U));
2000371c:	693b      	ldr	r3, [r7, #16]
2000371e:	00db      	lsls	r3, r3, #3
20003720:	22ff      	movs	r2, #255	@ 0xff
20003722:	fa02 f303 	lsl.w	r3, r2, r3
20003726:	43db      	mvns	r3, r3
20003728:	68fa      	ldr	r2, [r7, #12]
2000372a:	4013      	ands	r3, r2
2000372c:	60fb      	str	r3, [r7, #12]
  *(p_mair) = attr_values | ((uint32_t)pMPU_AttributesInit->Attributes << (attr_number * 8U));
2000372e:	683b      	ldr	r3, [r7, #0]
20003730:	785b      	ldrb	r3, [r3, #1]
20003732:	461a      	mov	r2, r3
20003734:	693b      	ldr	r3, [r7, #16]
20003736:	00db      	lsls	r3, r3, #3
20003738:	409a      	lsls	r2, r3
2000373a:	68fb      	ldr	r3, [r7, #12]
2000373c:	431a      	orrs	r2, r3
2000373e:	697b      	ldr	r3, [r7, #20]
20003740:	601a      	str	r2, [r3, #0]
}
20003742:	bf00      	nop
20003744:	371c      	adds	r7, #28
20003746:	46bd      	mov	sp, r7
20003748:	f85d 7b04 	ldr.w	r7, [sp], #4
2000374c:	4770      	bx	lr
	...

20003750 <HAL_DMA_Init>:
  * @param  hdma : Pointer to a DMA_HandleTypeDef structure that contains the configuration information for the
  *                specified DMA Channel.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *const hdma)
{
20003750:	b580      	push	{r7, lr}
20003752:	b084      	sub	sp, #16
20003754:	af00      	add	r7, sp, #0
20003756:	6078      	str	r0, [r7, #4]
  /* Get tick number */
  uint32_t tickstart = HAL_GetTick();
20003758:	f7ff f9aa 	bl	20002ab0 <HAL_GetTick>
2000375c:	60f8      	str	r0, [r7, #12]

  /* Check the DMA peripheral handle parameter */
  if (hdma == NULL)
2000375e:	687b      	ldr	r3, [r7, #4]
20003760:	2b00      	cmp	r3, #0
20003762:	d101      	bne.n	20003768 <HAL_DMA_Init+0x18>
  {
    return HAL_ERROR;
20003764:	2301      	movs	r3, #1
20003766:	e0f0      	b.n	2000394a <HAL_DMA_Init+0x1fa>
  assert_param(IS_DMA_DESTINATION_DATA_WIDTH(hdma->Init.DestDataWidth));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));
  assert_param(IS_DMA_TCEM_EVENT_MODE(hdma->Init.TransferEventMode));
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  /* Check DMA channel instance */
  if (IS_GPDMA_INSTANCE(hdma->Instance) != 0U)
20003768:	687b      	ldr	r3, [r7, #4]
2000376a:	681b      	ldr	r3, [r3, #0]
2000376c:	4a79      	ldr	r2, [pc, #484]	@ (20003954 <HAL_DMA_Init+0x204>)
2000376e:	4293      	cmp	r3, r2
20003770:	f000 809f 	beq.w	200038b2 <HAL_DMA_Init+0x162>
20003774:	687b      	ldr	r3, [r7, #4]
20003776:	681b      	ldr	r3, [r3, #0]
20003778:	4a77      	ldr	r2, [pc, #476]	@ (20003958 <HAL_DMA_Init+0x208>)
2000377a:	4293      	cmp	r3, r2
2000377c:	f000 8099 	beq.w	200038b2 <HAL_DMA_Init+0x162>
20003780:	687b      	ldr	r3, [r7, #4]
20003782:	681b      	ldr	r3, [r3, #0]
20003784:	4a75      	ldr	r2, [pc, #468]	@ (2000395c <HAL_DMA_Init+0x20c>)
20003786:	4293      	cmp	r3, r2
20003788:	f000 8093 	beq.w	200038b2 <HAL_DMA_Init+0x162>
2000378c:	687b      	ldr	r3, [r7, #4]
2000378e:	681b      	ldr	r3, [r3, #0]
20003790:	4a73      	ldr	r2, [pc, #460]	@ (20003960 <HAL_DMA_Init+0x210>)
20003792:	4293      	cmp	r3, r2
20003794:	f000 808d 	beq.w	200038b2 <HAL_DMA_Init+0x162>
20003798:	687b      	ldr	r3, [r7, #4]
2000379a:	681b      	ldr	r3, [r3, #0]
2000379c:	4a71      	ldr	r2, [pc, #452]	@ (20003964 <HAL_DMA_Init+0x214>)
2000379e:	4293      	cmp	r3, r2
200037a0:	f000 8087 	beq.w	200038b2 <HAL_DMA_Init+0x162>
200037a4:	687b      	ldr	r3, [r7, #4]
200037a6:	681b      	ldr	r3, [r3, #0]
200037a8:	4a6f      	ldr	r2, [pc, #444]	@ (20003968 <HAL_DMA_Init+0x218>)
200037aa:	4293      	cmp	r3, r2
200037ac:	f000 8081 	beq.w	200038b2 <HAL_DMA_Init+0x162>
200037b0:	687b      	ldr	r3, [r7, #4]
200037b2:	681b      	ldr	r3, [r3, #0]
200037b4:	4a6d      	ldr	r2, [pc, #436]	@ (2000396c <HAL_DMA_Init+0x21c>)
200037b6:	4293      	cmp	r3, r2
200037b8:	d07b      	beq.n	200038b2 <HAL_DMA_Init+0x162>
200037ba:	687b      	ldr	r3, [r7, #4]
200037bc:	681b      	ldr	r3, [r3, #0]
200037be:	4a6c      	ldr	r2, [pc, #432]	@ (20003970 <HAL_DMA_Init+0x220>)
200037c0:	4293      	cmp	r3, r2
200037c2:	d076      	beq.n	200038b2 <HAL_DMA_Init+0x162>
200037c4:	687b      	ldr	r3, [r7, #4]
200037c6:	681b      	ldr	r3, [r3, #0]
200037c8:	4a6a      	ldr	r2, [pc, #424]	@ (20003974 <HAL_DMA_Init+0x224>)
200037ca:	4293      	cmp	r3, r2
200037cc:	d071      	beq.n	200038b2 <HAL_DMA_Init+0x162>
200037ce:	687b      	ldr	r3, [r7, #4]
200037d0:	681b      	ldr	r3, [r3, #0]
200037d2:	4a69      	ldr	r2, [pc, #420]	@ (20003978 <HAL_DMA_Init+0x228>)
200037d4:	4293      	cmp	r3, r2
200037d6:	d06c      	beq.n	200038b2 <HAL_DMA_Init+0x162>
200037d8:	687b      	ldr	r3, [r7, #4]
200037da:	681b      	ldr	r3, [r3, #0]
200037dc:	4a67      	ldr	r2, [pc, #412]	@ (2000397c <HAL_DMA_Init+0x22c>)
200037de:	4293      	cmp	r3, r2
200037e0:	d067      	beq.n	200038b2 <HAL_DMA_Init+0x162>
200037e2:	687b      	ldr	r3, [r7, #4]
200037e4:	681b      	ldr	r3, [r3, #0]
200037e6:	4a66      	ldr	r2, [pc, #408]	@ (20003980 <HAL_DMA_Init+0x230>)
200037e8:	4293      	cmp	r3, r2
200037ea:	d062      	beq.n	200038b2 <HAL_DMA_Init+0x162>
200037ec:	687b      	ldr	r3, [r7, #4]
200037ee:	681b      	ldr	r3, [r3, #0]
200037f0:	4a64      	ldr	r2, [pc, #400]	@ (20003984 <HAL_DMA_Init+0x234>)
200037f2:	4293      	cmp	r3, r2
200037f4:	d05d      	beq.n	200038b2 <HAL_DMA_Init+0x162>
200037f6:	687b      	ldr	r3, [r7, #4]
200037f8:	681b      	ldr	r3, [r3, #0]
200037fa:	4a63      	ldr	r2, [pc, #396]	@ (20003988 <HAL_DMA_Init+0x238>)
200037fc:	4293      	cmp	r3, r2
200037fe:	d058      	beq.n	200038b2 <HAL_DMA_Init+0x162>
20003800:	687b      	ldr	r3, [r7, #4]
20003802:	681b      	ldr	r3, [r3, #0]
20003804:	4a61      	ldr	r2, [pc, #388]	@ (2000398c <HAL_DMA_Init+0x23c>)
20003806:	4293      	cmp	r3, r2
20003808:	d053      	beq.n	200038b2 <HAL_DMA_Init+0x162>
2000380a:	687b      	ldr	r3, [r7, #4]
2000380c:	681b      	ldr	r3, [r3, #0]
2000380e:	4a60      	ldr	r2, [pc, #384]	@ (20003990 <HAL_DMA_Init+0x240>)
20003810:	4293      	cmp	r3, r2
20003812:	d04e      	beq.n	200038b2 <HAL_DMA_Init+0x162>
20003814:	687b      	ldr	r3, [r7, #4]
20003816:	681b      	ldr	r3, [r3, #0]
20003818:	4a5e      	ldr	r2, [pc, #376]	@ (20003994 <HAL_DMA_Init+0x244>)
2000381a:	4293      	cmp	r3, r2
2000381c:	d049      	beq.n	200038b2 <HAL_DMA_Init+0x162>
2000381e:	687b      	ldr	r3, [r7, #4]
20003820:	681b      	ldr	r3, [r3, #0]
20003822:	4a5d      	ldr	r2, [pc, #372]	@ (20003998 <HAL_DMA_Init+0x248>)
20003824:	4293      	cmp	r3, r2
20003826:	d044      	beq.n	200038b2 <HAL_DMA_Init+0x162>
20003828:	687b      	ldr	r3, [r7, #4]
2000382a:	681b      	ldr	r3, [r3, #0]
2000382c:	4a5b      	ldr	r2, [pc, #364]	@ (2000399c <HAL_DMA_Init+0x24c>)
2000382e:	4293      	cmp	r3, r2
20003830:	d03f      	beq.n	200038b2 <HAL_DMA_Init+0x162>
20003832:	687b      	ldr	r3, [r7, #4]
20003834:	681b      	ldr	r3, [r3, #0]
20003836:	4a5a      	ldr	r2, [pc, #360]	@ (200039a0 <HAL_DMA_Init+0x250>)
20003838:	4293      	cmp	r3, r2
2000383a:	d03a      	beq.n	200038b2 <HAL_DMA_Init+0x162>
2000383c:	687b      	ldr	r3, [r7, #4]
2000383e:	681b      	ldr	r3, [r3, #0]
20003840:	4a58      	ldr	r2, [pc, #352]	@ (200039a4 <HAL_DMA_Init+0x254>)
20003842:	4293      	cmp	r3, r2
20003844:	d035      	beq.n	200038b2 <HAL_DMA_Init+0x162>
20003846:	687b      	ldr	r3, [r7, #4]
20003848:	681b      	ldr	r3, [r3, #0]
2000384a:	4a57      	ldr	r2, [pc, #348]	@ (200039a8 <HAL_DMA_Init+0x258>)
2000384c:	4293      	cmp	r3, r2
2000384e:	d030      	beq.n	200038b2 <HAL_DMA_Init+0x162>
20003850:	687b      	ldr	r3, [r7, #4]
20003852:	681b      	ldr	r3, [r3, #0]
20003854:	4a55      	ldr	r2, [pc, #340]	@ (200039ac <HAL_DMA_Init+0x25c>)
20003856:	4293      	cmp	r3, r2
20003858:	d02b      	beq.n	200038b2 <HAL_DMA_Init+0x162>
2000385a:	687b      	ldr	r3, [r7, #4]
2000385c:	681b      	ldr	r3, [r3, #0]
2000385e:	4a54      	ldr	r2, [pc, #336]	@ (200039b0 <HAL_DMA_Init+0x260>)
20003860:	4293      	cmp	r3, r2
20003862:	d026      	beq.n	200038b2 <HAL_DMA_Init+0x162>
20003864:	687b      	ldr	r3, [r7, #4]
20003866:	681b      	ldr	r3, [r3, #0]
20003868:	4a52      	ldr	r2, [pc, #328]	@ (200039b4 <HAL_DMA_Init+0x264>)
2000386a:	4293      	cmp	r3, r2
2000386c:	d021      	beq.n	200038b2 <HAL_DMA_Init+0x162>
2000386e:	687b      	ldr	r3, [r7, #4]
20003870:	681b      	ldr	r3, [r3, #0]
20003872:	4a51      	ldr	r2, [pc, #324]	@ (200039b8 <HAL_DMA_Init+0x268>)
20003874:	4293      	cmp	r3, r2
20003876:	d01c      	beq.n	200038b2 <HAL_DMA_Init+0x162>
20003878:	687b      	ldr	r3, [r7, #4]
2000387a:	681b      	ldr	r3, [r3, #0]
2000387c:	4a4f      	ldr	r2, [pc, #316]	@ (200039bc <HAL_DMA_Init+0x26c>)
2000387e:	4293      	cmp	r3, r2
20003880:	d017      	beq.n	200038b2 <HAL_DMA_Init+0x162>
20003882:	687b      	ldr	r3, [r7, #4]
20003884:	681b      	ldr	r3, [r3, #0]
20003886:	4a4e      	ldr	r2, [pc, #312]	@ (200039c0 <HAL_DMA_Init+0x270>)
20003888:	4293      	cmp	r3, r2
2000388a:	d012      	beq.n	200038b2 <HAL_DMA_Init+0x162>
2000388c:	687b      	ldr	r3, [r7, #4]
2000388e:	681b      	ldr	r3, [r3, #0]
20003890:	4a4c      	ldr	r2, [pc, #304]	@ (200039c4 <HAL_DMA_Init+0x274>)
20003892:	4293      	cmp	r3, r2
20003894:	d00d      	beq.n	200038b2 <HAL_DMA_Init+0x162>
20003896:	687b      	ldr	r3, [r7, #4]
20003898:	681b      	ldr	r3, [r3, #0]
2000389a:	4a4b      	ldr	r2, [pc, #300]	@ (200039c8 <HAL_DMA_Init+0x278>)
2000389c:	4293      	cmp	r3, r2
2000389e:	d008      	beq.n	200038b2 <HAL_DMA_Init+0x162>
200038a0:	687b      	ldr	r3, [r7, #4]
200038a2:	681b      	ldr	r3, [r3, #0]
200038a4:	4a49      	ldr	r2, [pc, #292]	@ (200039cc <HAL_DMA_Init+0x27c>)
200038a6:	4293      	cmp	r3, r2
200038a8:	d003      	beq.n	200038b2 <HAL_DMA_Init+0x162>
200038aa:	687b      	ldr	r3, [r7, #4]
200038ac:	681b      	ldr	r3, [r3, #0]
200038ae:	4a48      	ldr	r2, [pc, #288]	@ (200039d0 <HAL_DMA_Init+0x280>)
200038b0:	4293      	cmp	r3, r2
    assert_param(IS_DMA_BURST_LENGTH(hdma->Init.DestBurstLength));
    assert_param(IS_DMA_TRANSFER_ALLOCATED_PORT(hdma->Init.TransferAllocatedPort));
  }

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
200038b2:	687b      	ldr	r3, [r7, #4]
200038b4:	2200      	movs	r2, #0
200038b6:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c

  /* Initialize the callbacks */
  if (hdma->State == HAL_DMA_STATE_RESET)
200038ba:	687b      	ldr	r3, [r7, #4]
200038bc:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
200038c0:	b2db      	uxtb	r3, r3
200038c2:	2b00      	cmp	r3, #0
200038c4:	d10e      	bne.n	200038e4 <HAL_DMA_Init+0x194>
  {
    /* Clean all callbacks */
    hdma->XferCpltCallback     = NULL;
200038c6:	687b      	ldr	r3, [r7, #4]
200038c8:	2200      	movs	r2, #0
200038ca:	661a      	str	r2, [r3, #96]	@ 0x60
    hdma->XferHalfCpltCallback = NULL;
200038cc:	687b      	ldr	r3, [r7, #4]
200038ce:	2200      	movs	r2, #0
200038d0:	665a      	str	r2, [r3, #100]	@ 0x64
    hdma->XferErrorCallback    = NULL;
200038d2:	687b      	ldr	r3, [r7, #4]
200038d4:	2200      	movs	r2, #0
200038d6:	669a      	str	r2, [r3, #104]	@ 0x68
    hdma->XferAbortCallback    = NULL;
200038d8:	687b      	ldr	r3, [r7, #4]
200038da:	2200      	movs	r2, #0
200038dc:	66da      	str	r2, [r3, #108]	@ 0x6c
    hdma->XferSuspendCallback  = NULL;
200038de:	687b      	ldr	r3, [r7, #4]
200038e0:	2200      	movs	r2, #0
200038e2:	671a      	str	r2, [r3, #112]	@ 0x70
  }

  /* Update the DMA channel state */
  hdma->State = HAL_DMA_STATE_BUSY;
200038e4:	687b      	ldr	r3, [r7, #4]
200038e6:	2202      	movs	r2, #2
200038e8:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

  /* Disable the DMA channel */
  __HAL_DMA_DISABLE(hdma);
200038ec:	687b      	ldr	r3, [r7, #4]
200038ee:	681b      	ldr	r3, [r3, #0]
200038f0:	695a      	ldr	r2, [r3, #20]
200038f2:	687b      	ldr	r3, [r7, #4]
200038f4:	681b      	ldr	r3, [r3, #0]
200038f6:	f042 0206 	orr.w	r2, r2, #6
200038fa:	615a      	str	r2, [r3, #20]

  /* Check if the DMA channel is effectively disabled */
  while ((hdma->Instance->CCR & DMA_CCR_EN) != 0U)
200038fc:	e00f      	b.n	2000391e <HAL_DMA_Init+0x1ce>
  {
    /* Check for the Timeout */
    if ((HAL_GetTick() - tickstart) > HAL_TIMEOUT_DMA_ABORT)
200038fe:	f7ff f8d7 	bl	20002ab0 <HAL_GetTick>
20003902:	4602      	mov	r2, r0
20003904:	68fb      	ldr	r3, [r7, #12]
20003906:	1ad3      	subs	r3, r2, r3
20003908:	2b05      	cmp	r3, #5
2000390a:	d908      	bls.n	2000391e <HAL_DMA_Init+0x1ce>
    {
      /* Update the DMA channel error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
2000390c:	687b      	ldr	r3, [r7, #4]
2000390e:	2210      	movs	r2, #16
20003910:	659a      	str	r2, [r3, #88]	@ 0x58

      /* Update the DMA channel state */
      hdma->State = HAL_DMA_STATE_ERROR;
20003912:	687b      	ldr	r3, [r7, #4]
20003914:	2203      	movs	r2, #3
20003916:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

      return HAL_ERROR;
2000391a:	2301      	movs	r3, #1
2000391c:	e015      	b.n	2000394a <HAL_DMA_Init+0x1fa>
  while ((hdma->Instance->CCR & DMA_CCR_EN) != 0U)
2000391e:	687b      	ldr	r3, [r7, #4]
20003920:	681b      	ldr	r3, [r3, #0]
20003922:	695b      	ldr	r3, [r3, #20]
20003924:	f003 0301 	and.w	r3, r3, #1
20003928:	2b00      	cmp	r3, #0
2000392a:	d1e8      	bne.n	200038fe <HAL_DMA_Init+0x1ae>
    }
  }

  /* Initialize the DMA channel registers */
  DMA_Init(hdma);
2000392c:	6878      	ldr	r0, [r7, #4]
2000392e:	f000 fe57 	bl	200045e0 <DMA_Init>

  /* Update DMA channel operation mode */
  hdma->Mode = hdma->Init.Mode;
20003932:	687b      	ldr	r3, [r7, #4]
20003934:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
20003936:	687b      	ldr	r3, [r7, #4]
20003938:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Update the DMA channel error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
2000393a:	687b      	ldr	r3, [r7, #4]
2000393c:	2200      	movs	r2, #0
2000393e:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Update the DMA channel state */
  hdma->State = HAL_DMA_STATE_READY;
20003940:	687b      	ldr	r3, [r7, #4]
20003942:	2201      	movs	r2, #1
20003944:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

  return HAL_OK;
20003948:	2300      	movs	r3, #0
}
2000394a:	4618      	mov	r0, r3
2000394c:	3710      	adds	r7, #16
2000394e:	46bd      	mov	sp, r7
20003950:	bd80      	pop	{r7, pc}
20003952:	bf00      	nop
20003954:	40020050 	.word	0x40020050
20003958:	50020050 	.word	0x50020050
2000395c:	400200d0 	.word	0x400200d0
20003960:	500200d0 	.word	0x500200d0
20003964:	40020150 	.word	0x40020150
20003968:	50020150 	.word	0x50020150
2000396c:	400201d0 	.word	0x400201d0
20003970:	500201d0 	.word	0x500201d0
20003974:	40020250 	.word	0x40020250
20003978:	50020250 	.word	0x50020250
2000397c:	400202d0 	.word	0x400202d0
20003980:	500202d0 	.word	0x500202d0
20003984:	40020350 	.word	0x40020350
20003988:	50020350 	.word	0x50020350
2000398c:	400203d0 	.word	0x400203d0
20003990:	500203d0 	.word	0x500203d0
20003994:	40020450 	.word	0x40020450
20003998:	50020450 	.word	0x50020450
2000399c:	400204d0 	.word	0x400204d0
200039a0:	500204d0 	.word	0x500204d0
200039a4:	40020550 	.word	0x40020550
200039a8:	50020550 	.word	0x50020550
200039ac:	400205d0 	.word	0x400205d0
200039b0:	500205d0 	.word	0x500205d0
200039b4:	40020650 	.word	0x40020650
200039b8:	50020650 	.word	0x50020650
200039bc:	400206d0 	.word	0x400206d0
200039c0:	500206d0 	.word	0x500206d0
200039c4:	40020750 	.word	0x40020750
200039c8:	50020750 	.word	0x50020750
200039cc:	400207d0 	.word	0x400207d0
200039d0:	500207d0 	.word	0x500207d0

200039d4 <HAL_DMA_DeInit>:
  * @param  hdma : Pointer to a DMA_HandleTypeDef structure that contains the configuration information for the
  *                specified DMA Channel.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_DMA_DeInit(DMA_HandleTypeDef *const hdma)
{
200039d4:	b580      	push	{r7, lr}
200039d6:	b084      	sub	sp, #16
200039d8:	af00      	add	r7, sp, #0
200039da:	6078      	str	r0, [r7, #4]

  DMA_TypeDef *p_dma_instance;

  uint32_t tickstart = HAL_GetTick();
200039dc:	f7ff f868 	bl	20002ab0 <HAL_GetTick>
200039e0:	60f8      	str	r0, [r7, #12]

  /* Check the DMA peripheral handle parameter */
  if (hdma == NULL)
200039e2:	687b      	ldr	r3, [r7, #4]
200039e4:	2b00      	cmp	r3, #0
200039e6:	d101      	bne.n	200039ec <HAL_DMA_DeInit+0x18>
  {
    return HAL_ERROR;
200039e8:	2301      	movs	r3, #1
200039ea:	e0b9      	b.n	20003b60 <HAL_DMA_DeInit+0x18c>

  /* Check the parameters */
  assert_param(IS_DMA_ALL_INSTANCE(hdma->Instance));

  /* Get DMA instance */
  p_dma_instance = GET_DMA_INSTANCE(hdma);
200039ec:	687b      	ldr	r3, [r7, #4]
200039ee:	681b      	ldr	r3, [r3, #0]
200039f0:	f423 637f 	bic.w	r3, r3, #4080	@ 0xff0
200039f4:	f023 030f 	bic.w	r3, r3, #15
200039f8:	60bb      	str	r3, [r7, #8]

  /* Disable the selected DMA Channel */
  __HAL_DMA_DISABLE(hdma);
200039fa:	687b      	ldr	r3, [r7, #4]
200039fc:	681b      	ldr	r3, [r3, #0]
200039fe:	695a      	ldr	r2, [r3, #20]
20003a00:	687b      	ldr	r3, [r7, #4]
20003a02:	681b      	ldr	r3, [r3, #0]
20003a04:	f042 0206 	orr.w	r2, r2, #6
20003a08:	615a      	str	r2, [r3, #20]

  /* Check if the DMA channel is effectively disabled */
  while ((hdma->Instance->CCR & DMA_CCR_EN) != 0U)
20003a0a:	e00f      	b.n	20003a2c <HAL_DMA_DeInit+0x58>
  {
    /* Check for the Timeout */
    if ((HAL_GetTick() - tickstart) > HAL_TIMEOUT_DMA_ABORT)
20003a0c:	f7ff f850 	bl	20002ab0 <HAL_GetTick>
20003a10:	4602      	mov	r2, r0
20003a12:	68fb      	ldr	r3, [r7, #12]
20003a14:	1ad3      	subs	r3, r2, r3
20003a16:	2b05      	cmp	r3, #5
20003a18:	d908      	bls.n	20003a2c <HAL_DMA_DeInit+0x58>
    {
      /* Update the DMA channel error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
20003a1a:	687b      	ldr	r3, [r7, #4]
20003a1c:	2210      	movs	r2, #16
20003a1e:	659a      	str	r2, [r3, #88]	@ 0x58

      /* Update the DMA channel state */
      hdma->State = HAL_DMA_STATE_ERROR;
20003a20:	687b      	ldr	r3, [r7, #4]
20003a22:	2203      	movs	r2, #3
20003a24:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

      return HAL_ERROR;
20003a28:	2301      	movs	r3, #1
20003a2a:	e099      	b.n	20003b60 <HAL_DMA_DeInit+0x18c>
  while ((hdma->Instance->CCR & DMA_CCR_EN) != 0U)
20003a2c:	687b      	ldr	r3, [r7, #4]
20003a2e:	681b      	ldr	r3, [r3, #0]
20003a30:	695b      	ldr	r3, [r3, #20]
20003a32:	f003 0301 	and.w	r3, r3, #1
20003a36:	2b00      	cmp	r3, #0
20003a38:	d1e8      	bne.n	20003a0c <HAL_DMA_DeInit+0x38>
    }
  }

  /* Reset DMA Channel registers */
  hdma->Instance->CLBAR = 0U;
20003a3a:	687b      	ldr	r3, [r7, #4]
20003a3c:	681b      	ldr	r3, [r3, #0]
20003a3e:	2200      	movs	r2, #0
20003a40:	601a      	str	r2, [r3, #0]
  hdma->Instance->CCR   = 0U;
20003a42:	687b      	ldr	r3, [r7, #4]
20003a44:	681b      	ldr	r3, [r3, #0]
20003a46:	2200      	movs	r2, #0
20003a48:	615a      	str	r2, [r3, #20]
  hdma->Instance->CTR1  = 0U;
20003a4a:	687b      	ldr	r3, [r7, #4]
20003a4c:	681b      	ldr	r3, [r3, #0]
20003a4e:	2200      	movs	r2, #0
20003a50:	641a      	str	r2, [r3, #64]	@ 0x40
  hdma->Instance->CTR2  = 0U;
20003a52:	687b      	ldr	r3, [r7, #4]
20003a54:	681b      	ldr	r3, [r3, #0]
20003a56:	2200      	movs	r2, #0
20003a58:	645a      	str	r2, [r3, #68]	@ 0x44
  hdma->Instance->CBR1  = 0U;
20003a5a:	687b      	ldr	r3, [r7, #4]
20003a5c:	681b      	ldr	r3, [r3, #0]
20003a5e:	2200      	movs	r2, #0
20003a60:	649a      	str	r2, [r3, #72]	@ 0x48
  hdma->Instance->CSAR  = 0U;
20003a62:	687b      	ldr	r3, [r7, #4]
20003a64:	681b      	ldr	r3, [r3, #0]
20003a66:	2200      	movs	r2, #0
20003a68:	64da      	str	r2, [r3, #76]	@ 0x4c
  hdma->Instance->CDAR  = 0U;
20003a6a:	687b      	ldr	r3, [r7, #4]
20003a6c:	681b      	ldr	r3, [r3, #0]
20003a6e:	2200      	movs	r2, #0
20003a70:	651a      	str	r2, [r3, #80]	@ 0x50
  hdma->Instance->CLLR  = 0U;
20003a72:	687b      	ldr	r3, [r7, #4]
20003a74:	681b      	ldr	r3, [r3, #0]
20003a76:	2200      	movs	r2, #0
20003a78:	67da      	str	r2, [r3, #124]	@ 0x7c

  /* Reset 2D Addressing registers */
  if (IS_DMA_2D_ADDRESSING_INSTANCE(hdma->Instance) != 0U)
20003a7a:	687b      	ldr	r3, [r7, #4]
20003a7c:	681b      	ldr	r3, [r3, #0]
20003a7e:	4a3a      	ldr	r2, [pc, #232]	@ (20003b68 <HAL_DMA_DeInit+0x194>)
20003a80:	4293      	cmp	r3, r2
20003a82:	d022      	beq.n	20003aca <HAL_DMA_DeInit+0xf6>
20003a84:	687b      	ldr	r3, [r7, #4]
20003a86:	681b      	ldr	r3, [r3, #0]
20003a88:	4a38      	ldr	r2, [pc, #224]	@ (20003b6c <HAL_DMA_DeInit+0x198>)
20003a8a:	4293      	cmp	r3, r2
20003a8c:	d01d      	beq.n	20003aca <HAL_DMA_DeInit+0xf6>
20003a8e:	687b      	ldr	r3, [r7, #4]
20003a90:	681b      	ldr	r3, [r3, #0]
20003a92:	4a37      	ldr	r2, [pc, #220]	@ (20003b70 <HAL_DMA_DeInit+0x19c>)
20003a94:	4293      	cmp	r3, r2
20003a96:	d018      	beq.n	20003aca <HAL_DMA_DeInit+0xf6>
20003a98:	687b      	ldr	r3, [r7, #4]
20003a9a:	681b      	ldr	r3, [r3, #0]
20003a9c:	4a35      	ldr	r2, [pc, #212]	@ (20003b74 <HAL_DMA_DeInit+0x1a0>)
20003a9e:	4293      	cmp	r3, r2
20003aa0:	d013      	beq.n	20003aca <HAL_DMA_DeInit+0xf6>
20003aa2:	687b      	ldr	r3, [r7, #4]
20003aa4:	681b      	ldr	r3, [r3, #0]
20003aa6:	4a34      	ldr	r2, [pc, #208]	@ (20003b78 <HAL_DMA_DeInit+0x1a4>)
20003aa8:	4293      	cmp	r3, r2
20003aaa:	d00e      	beq.n	20003aca <HAL_DMA_DeInit+0xf6>
20003aac:	687b      	ldr	r3, [r7, #4]
20003aae:	681b      	ldr	r3, [r3, #0]
20003ab0:	4a32      	ldr	r2, [pc, #200]	@ (20003b7c <HAL_DMA_DeInit+0x1a8>)
20003ab2:	4293      	cmp	r3, r2
20003ab4:	d009      	beq.n	20003aca <HAL_DMA_DeInit+0xf6>
20003ab6:	687b      	ldr	r3, [r7, #4]
20003ab8:	681b      	ldr	r3, [r3, #0]
20003aba:	4a31      	ldr	r2, [pc, #196]	@ (20003b80 <HAL_DMA_DeInit+0x1ac>)
20003abc:	4293      	cmp	r3, r2
20003abe:	d004      	beq.n	20003aca <HAL_DMA_DeInit+0xf6>
20003ac0:	687b      	ldr	r3, [r7, #4]
20003ac2:	681b      	ldr	r3, [r3, #0]
20003ac4:	4a2f      	ldr	r2, [pc, #188]	@ (20003b84 <HAL_DMA_DeInit+0x1b0>)
20003ac6:	4293      	cmp	r3, r2
20003ac8:	d101      	bne.n	20003ace <HAL_DMA_DeInit+0xfa>
20003aca:	2301      	movs	r3, #1
20003acc:	e000      	b.n	20003ad0 <HAL_DMA_DeInit+0xfc>
20003ace:	2300      	movs	r3, #0
20003ad0:	2b00      	cmp	r3, #0
20003ad2:	d007      	beq.n	20003ae4 <HAL_DMA_DeInit+0x110>
  {
    hdma->Instance->CTR3 = 0U;
20003ad4:	687b      	ldr	r3, [r7, #4]
20003ad6:	681b      	ldr	r3, [r3, #0]
20003ad8:	2200      	movs	r2, #0
20003ada:	655a      	str	r2, [r3, #84]	@ 0x54
    hdma->Instance->CBR2 = 0U;
20003adc:	687b      	ldr	r3, [r7, #4]
20003ade:	681b      	ldr	r3, [r3, #0]
20003ae0:	2200      	movs	r2, #0
20003ae2:	659a      	str	r2, [r3, #88]	@ 0x58
  }

  /* Clear privilege attribute */
  CLEAR_BIT(p_dma_instance->PRIVCFGR, (1UL << (GET_DMA_CHANNEL(hdma) & 0x1FU)));
20003ae4:	68bb      	ldr	r3, [r7, #8]
20003ae6:	685a      	ldr	r2, [r3, #4]
20003ae8:	687b      	ldr	r3, [r7, #4]
20003aea:	681b      	ldr	r3, [r3, #0]
20003aec:	f3c3 030b 	ubfx	r3, r3, #0, #12
20003af0:	3b50      	subs	r3, #80	@ 0x50
20003af2:	09db      	lsrs	r3, r3, #7
20003af4:	f003 031f 	and.w	r3, r3, #31
20003af8:	2101      	movs	r1, #1
20003afa:	fa01 f303 	lsl.w	r3, r1, r3
20003afe:	43db      	mvns	r3, r3
20003b00:	401a      	ands	r2, r3
20003b02:	68bb      	ldr	r3, [r7, #8]
20003b04:	605a      	str	r2, [r3, #4]
  /* Clear secure attribute */
  CLEAR_BIT(p_dma_instance->SECCFGR, (1UL << (GET_DMA_CHANNEL(hdma) & 0x1FU)));
#endif /* (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U) */

  /* Clear all flags */
  __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_TC | DMA_FLAG_HT | DMA_FLAG_DTE | DMA_FLAG_ULE | DMA_FLAG_USE | DMA_FLAG_SUSP |
20003b06:	687b      	ldr	r3, [r7, #4]
20003b08:	681b      	ldr	r3, [r3, #0]
20003b0a:	f44f 42fe 	mov.w	r2, #32512	@ 0x7f00
20003b0e:	60da      	str	r2, [r3, #12]
                              DMA_FLAG_TO));

  /* Clean all callbacks */
  hdma->XferCpltCallback     = NULL;
20003b10:	687b      	ldr	r3, [r7, #4]
20003b12:	2200      	movs	r2, #0
20003b14:	661a      	str	r2, [r3, #96]	@ 0x60
  hdma->XferHalfCpltCallback = NULL;
20003b16:	687b      	ldr	r3, [r7, #4]
20003b18:	2200      	movs	r2, #0
20003b1a:	665a      	str	r2, [r3, #100]	@ 0x64
  hdma->XferErrorCallback    = NULL;
20003b1c:	687b      	ldr	r3, [r7, #4]
20003b1e:	2200      	movs	r2, #0
20003b20:	669a      	str	r2, [r3, #104]	@ 0x68
  hdma->XferAbortCallback    = NULL;
20003b22:	687b      	ldr	r3, [r7, #4]
20003b24:	2200      	movs	r2, #0
20003b26:	66da      	str	r2, [r3, #108]	@ 0x6c
  hdma->XferSuspendCallback  = NULL;
20003b28:	687b      	ldr	r3, [r7, #4]
20003b2a:	2200      	movs	r2, #0
20003b2c:	671a      	str	r2, [r3, #112]	@ 0x70

  /* Clean DMA queue */
  hdma->LinkedListQueue = NULL;
20003b2e:	687b      	ldr	r3, [r7, #4]
20003b30:	2200      	movs	r2, #0
20003b32:	675a      	str	r2, [r3, #116]	@ 0x74

  /* Clean DMA parent */
  if (hdma->Parent != NULL)
20003b34:	687b      	ldr	r3, [r7, #4]
20003b36:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
20003b38:	2b00      	cmp	r3, #0
20003b3a:	d002      	beq.n	20003b42 <HAL_DMA_DeInit+0x16e>
  {
    hdma->Parent = NULL;
20003b3c:	687b      	ldr	r3, [r7, #4]
20003b3e:	2200      	movs	r2, #0
20003b40:	65da      	str	r2, [r3, #92]	@ 0x5c
  }

  /* Update DMA channel operation mode */
  hdma->Mode = DMA_NORMAL;
20003b42:	687b      	ldr	r3, [r7, #4]
20003b44:	2200      	movs	r2, #0
20003b46:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Update the DMA channel error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
20003b48:	687b      	ldr	r3, [r7, #4]
20003b4a:	2200      	movs	r2, #0
20003b4c:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Update the DMA channel state */
  hdma->State = HAL_DMA_STATE_RESET;
20003b4e:	687b      	ldr	r3, [r7, #4]
20003b50:	2200      	movs	r2, #0
20003b52:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

  /* Release Lock */
  __HAL_UNLOCK(hdma);
20003b56:	687b      	ldr	r3, [r7, #4]
20003b58:	2200      	movs	r2, #0
20003b5a:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c

  return HAL_OK;
20003b5e:	2300      	movs	r3, #0
}
20003b60:	4618      	mov	r0, r3
20003b62:	3710      	adds	r7, #16
20003b64:	46bd      	mov	sp, r7
20003b66:	bd80      	pop	{r7, pc}
20003b68:	40020650 	.word	0x40020650
20003b6c:	50020650 	.word	0x50020650
20003b70:	400206d0 	.word	0x400206d0
20003b74:	500206d0 	.word	0x500206d0
20003b78:	40020750 	.word	0x40020750
20003b7c:	50020750 	.word	0x50020750
20003b80:	400207d0 	.word	0x400207d0
20003b84:	500207d0 	.word	0x500207d0

20003b88 <HAL_DMA_Start>:
  */
HAL_StatusTypeDef HAL_DMA_Start(DMA_HandleTypeDef *const hdma,
                                uint32_t SrcAddress,
                                uint32_t DstAddress,
                                uint32_t SrcDataSize)
{
20003b88:	b580      	push	{r7, lr}
20003b8a:	b084      	sub	sp, #16
20003b8c:	af00      	add	r7, sp, #0
20003b8e:	60f8      	str	r0, [r7, #12]
20003b90:	60b9      	str	r1, [r7, #8]
20003b92:	607a      	str	r2, [r7, #4]
20003b94:	603b      	str	r3, [r7, #0]
  /* Check the DMA peripheral handle parameter */
  if (hdma == NULL)
20003b96:	68fb      	ldr	r3, [r7, #12]
20003b98:	2b00      	cmp	r3, #0
20003b9a:	d101      	bne.n	20003ba0 <HAL_DMA_Start+0x18>
  {
    return HAL_ERROR;
20003b9c:	2301      	movs	r3, #1
20003b9e:	e02f      	b.n	20003c00 <HAL_DMA_Start+0x78>

  /* Check the parameters */
  assert_param(IS_DMA_BLOCK_SIZE(SrcDataSize));

  /* Process locked */
  __HAL_LOCK(hdma);
20003ba0:	68fb      	ldr	r3, [r7, #12]
20003ba2:	f893 304c 	ldrb.w	r3, [r3, #76]	@ 0x4c
20003ba6:	2b01      	cmp	r3, #1
20003ba8:	d101      	bne.n	20003bae <HAL_DMA_Start+0x26>
20003baa:	2302      	movs	r3, #2
20003bac:	e028      	b.n	20003c00 <HAL_DMA_Start+0x78>
20003bae:	68fb      	ldr	r3, [r7, #12]
20003bb0:	2201      	movs	r2, #1
20003bb2:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c

  /* Check DMA channel state */
  if (hdma->State == HAL_DMA_STATE_READY)
20003bb6:	68fb      	ldr	r3, [r7, #12]
20003bb8:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
20003bbc:	b2db      	uxtb	r3, r3
20003bbe:	2b01      	cmp	r3, #1
20003bc0:	d116      	bne.n	20003bf0 <HAL_DMA_Start+0x68>
  {
    /* Update the DMA channel state */
    hdma->State = HAL_DMA_STATE_BUSY;
20003bc2:	68fb      	ldr	r3, [r7, #12]
20003bc4:	2202      	movs	r2, #2
20003bc6:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

    /* Update the DMA channel error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
20003bca:	68fb      	ldr	r3, [r7, #12]
20003bcc:	2200      	movs	r2, #0
20003bce:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Configure the source address, destination address, the data size and clear flags */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, SrcDataSize);
20003bd0:	683b      	ldr	r3, [r7, #0]
20003bd2:	687a      	ldr	r2, [r7, #4]
20003bd4:	68b9      	ldr	r1, [r7, #8]
20003bd6:	68f8      	ldr	r0, [r7, #12]
20003bd8:	f000 fcdd 	bl	20004596 <DMA_SetConfig>

    /* Enable DMA channel */
    __HAL_DMA_ENABLE(hdma);
20003bdc:	68fb      	ldr	r3, [r7, #12]
20003bde:	681b      	ldr	r3, [r3, #0]
20003be0:	695a      	ldr	r2, [r3, #20]
20003be2:	68fb      	ldr	r3, [r7, #12]
20003be4:	681b      	ldr	r3, [r3, #0]
20003be6:	f042 0201 	orr.w	r2, r2, #1
20003bea:	615a      	str	r2, [r3, #20]
    __HAL_UNLOCK(hdma);

    return HAL_ERROR;
  }

  return HAL_OK;
20003bec:	2300      	movs	r3, #0
20003bee:	e007      	b.n	20003c00 <HAL_DMA_Start+0x78>
    hdma->ErrorCode = HAL_DMA_ERROR_BUSY;
20003bf0:	68fb      	ldr	r3, [r7, #12]
20003bf2:	2240      	movs	r2, #64	@ 0x40
20003bf4:	659a      	str	r2, [r3, #88]	@ 0x58
    __HAL_UNLOCK(hdma);
20003bf6:	68fb      	ldr	r3, [r7, #12]
20003bf8:	2200      	movs	r2, #0
20003bfa:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
    return HAL_ERROR;
20003bfe:	2301      	movs	r3, #1
}
20003c00:	4618      	mov	r0, r3
20003c02:	3710      	adds	r7, #16
20003c04:	46bd      	mov	sp, r7
20003c06:	bd80      	pop	{r7, pc}

20003c08 <HAL_DMA_Start_IT>:
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *const hdma,
                                   uint32_t SrcAddress,
                                   uint32_t DstAddress,
                                   uint32_t SrcDataSize)
{
20003c08:	b580      	push	{r7, lr}
20003c0a:	b084      	sub	sp, #16
20003c0c:	af00      	add	r7, sp, #0
20003c0e:	60f8      	str	r0, [r7, #12]
20003c10:	60b9      	str	r1, [r7, #8]
20003c12:	607a      	str	r2, [r7, #4]
20003c14:	603b      	str	r3, [r7, #0]
  /* Check the DMA peripheral handle parameter */
  if (hdma == NULL)
20003c16:	68fb      	ldr	r3, [r7, #12]
20003c18:	2b00      	cmp	r3, #0
20003c1a:	d101      	bne.n	20003c20 <HAL_DMA_Start_IT+0x18>
  {
    return HAL_ERROR;
20003c1c:	2301      	movs	r3, #1
20003c1e:	e04f      	b.n	20003cc0 <HAL_DMA_Start_IT+0xb8>

  /* Check the parameters */
  assert_param(IS_DMA_BLOCK_SIZE(SrcDataSize));

  /* Process locked */
  __HAL_LOCK(hdma);
20003c20:	68fb      	ldr	r3, [r7, #12]
20003c22:	f893 304c 	ldrb.w	r3, [r3, #76]	@ 0x4c
20003c26:	2b01      	cmp	r3, #1
20003c28:	d101      	bne.n	20003c2e <HAL_DMA_Start_IT+0x26>
20003c2a:	2302      	movs	r3, #2
20003c2c:	e048      	b.n	20003cc0 <HAL_DMA_Start_IT+0xb8>
20003c2e:	68fb      	ldr	r3, [r7, #12]
20003c30:	2201      	movs	r2, #1
20003c32:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c

  /* Check DMA channel state */
  if (hdma->State == HAL_DMA_STATE_READY)
20003c36:	68fb      	ldr	r3, [r7, #12]
20003c38:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
20003c3c:	b2db      	uxtb	r3, r3
20003c3e:	2b01      	cmp	r3, #1
20003c40:	d136      	bne.n	20003cb0 <HAL_DMA_Start_IT+0xa8>
  {
    /* Update the DMA channel state */
    hdma->State = HAL_DMA_STATE_BUSY;
20003c42:	68fb      	ldr	r3, [r7, #12]
20003c44:	2202      	movs	r2, #2
20003c46:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

    /* Update the DMA channel error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
20003c4a:	68fb      	ldr	r3, [r7, #12]
20003c4c:	2200      	movs	r2, #0
20003c4e:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Configure the source address, destination address, the data size and clear flags */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, SrcDataSize);
20003c50:	683b      	ldr	r3, [r7, #0]
20003c52:	687a      	ldr	r2, [r7, #4]
20003c54:	68b9      	ldr	r1, [r7, #8]
20003c56:	68f8      	ldr	r0, [r7, #12]
20003c58:	f000 fc9d 	bl	20004596 <DMA_SetConfig>

    /* Enable common interrupts: Transfer Complete and Transfer Errors ITs */
    __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_DTE | DMA_IT_ULE | DMA_IT_USE | DMA_IT_TO));
20003c5c:	68fb      	ldr	r3, [r7, #12]
20003c5e:	681b      	ldr	r3, [r3, #0]
20003c60:	695a      	ldr	r2, [r3, #20]
20003c62:	68fb      	ldr	r3, [r7, #12]
20003c64:	681b      	ldr	r3, [r3, #0]
20003c66:	f442 42ba 	orr.w	r2, r2, #23808	@ 0x5d00
20003c6a:	615a      	str	r2, [r3, #20]

    /* Check half transfer complete callback */
    if (hdma->XferHalfCpltCallback != NULL)
20003c6c:	68fb      	ldr	r3, [r7, #12]
20003c6e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
20003c70:	2b00      	cmp	r3, #0
20003c72:	d007      	beq.n	20003c84 <HAL_DMA_Start_IT+0x7c>
    {
      /* If Half Transfer complete callback is set, enable the corresponding IT */
      __HAL_DMA_ENABLE_IT(hdma, DMA_IT_HT);
20003c74:	68fb      	ldr	r3, [r7, #12]
20003c76:	681b      	ldr	r3, [r3, #0]
20003c78:	695a      	ldr	r2, [r3, #20]
20003c7a:	68fb      	ldr	r3, [r7, #12]
20003c7c:	681b      	ldr	r3, [r3, #0]
20003c7e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
20003c82:	615a      	str	r2, [r3, #20]
    }

    /* Check Half suspend callback */
    if (hdma->XferSuspendCallback != NULL)
20003c84:	68fb      	ldr	r3, [r7, #12]
20003c86:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
20003c88:	2b00      	cmp	r3, #0
20003c8a:	d007      	beq.n	20003c9c <HAL_DMA_Start_IT+0x94>
    {
      /* If Transfer suspend callback is set, enable the corresponding IT */
      __HAL_DMA_ENABLE_IT(hdma, DMA_IT_SUSP);
20003c8c:	68fb      	ldr	r3, [r7, #12]
20003c8e:	681b      	ldr	r3, [r3, #0]
20003c90:	695a      	ldr	r2, [r3, #20]
20003c92:	68fb      	ldr	r3, [r7, #12]
20003c94:	681b      	ldr	r3, [r3, #0]
20003c96:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
20003c9a:	615a      	str	r2, [r3, #20]
    }

    /* Enable DMA channel */
    __HAL_DMA_ENABLE(hdma);
20003c9c:	68fb      	ldr	r3, [r7, #12]
20003c9e:	681b      	ldr	r3, [r3, #0]
20003ca0:	695a      	ldr	r2, [r3, #20]
20003ca2:	68fb      	ldr	r3, [r7, #12]
20003ca4:	681b      	ldr	r3, [r3, #0]
20003ca6:	f042 0201 	orr.w	r2, r2, #1
20003caa:	615a      	str	r2, [r3, #20]
    __HAL_UNLOCK(hdma);

    return HAL_ERROR;
  }

  return HAL_OK;
20003cac:	2300      	movs	r3, #0
20003cae:	e007      	b.n	20003cc0 <HAL_DMA_Start_IT+0xb8>
    hdma->ErrorCode = HAL_DMA_ERROR_BUSY;
20003cb0:	68fb      	ldr	r3, [r7, #12]
20003cb2:	2240      	movs	r2, #64	@ 0x40
20003cb4:	659a      	str	r2, [r3, #88]	@ 0x58
    __HAL_UNLOCK(hdma);
20003cb6:	68fb      	ldr	r3, [r7, #12]
20003cb8:	2200      	movs	r2, #0
20003cba:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
    return HAL_ERROR;
20003cbe:	2301      	movs	r3, #1
}
20003cc0:	4618      	mov	r0, r3
20003cc2:	3710      	adds	r7, #16
20003cc4:	46bd      	mov	sp, r7
20003cc6:	bd80      	pop	{r7, pc}

20003cc8 <HAL_DMA_Abort>:
  *         is suspended while a data transfer is on-going, the current data will be transferred and the channel will be
  *         effectively suspended only after the transfer of any on-going data is finished.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *const hdma)
{
20003cc8:	b580      	push	{r7, lr}
20003cca:	b084      	sub	sp, #16
20003ccc:	af00      	add	r7, sp, #0
20003cce:	6078      	str	r0, [r7, #4]
  /* Get tick number */
  uint32_t tickstart =  HAL_GetTick();
20003cd0:	f7fe feee 	bl	20002ab0 <HAL_GetTick>
20003cd4:	60f8      	str	r0, [r7, #12]

  /* Check the DMA peripheral handle parameter */
  if (hdma == NULL)
20003cd6:	687b      	ldr	r3, [r7, #4]
20003cd8:	2b00      	cmp	r3, #0
20003cda:	d101      	bne.n	20003ce0 <HAL_DMA_Abort+0x18>
  {
    return HAL_ERROR;
20003cdc:	2301      	movs	r3, #1
20003cde:	e06b      	b.n	20003db8 <HAL_DMA_Abort+0xf0>
  }

  /* Check DMA channel state */
  if (hdma->State != HAL_DMA_STATE_BUSY)
20003ce0:	687b      	ldr	r3, [r7, #4]
20003ce2:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
20003ce6:	b2db      	uxtb	r3, r3
20003ce8:	2b02      	cmp	r3, #2
20003cea:	d008      	beq.n	20003cfe <HAL_DMA_Abort+0x36>
  {
    /* Update the DMA channel error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
20003cec:	687b      	ldr	r3, [r7, #4]
20003cee:	2220      	movs	r2, #32
20003cf0:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
20003cf2:	687b      	ldr	r3, [r7, #4]
20003cf4:	2200      	movs	r2, #0
20003cf6:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c

    return HAL_ERROR;
20003cfa:	2301      	movs	r3, #1
20003cfc:	e05c      	b.n	20003db8 <HAL_DMA_Abort+0xf0>
  }
  else
  {
    /* Suspend the channel */
    hdma->Instance->CCR |= DMA_CCR_SUSP;
20003cfe:	687b      	ldr	r3, [r7, #4]
20003d00:	681b      	ldr	r3, [r3, #0]
20003d02:	695a      	ldr	r2, [r3, #20]
20003d04:	687b      	ldr	r3, [r7, #4]
20003d06:	681b      	ldr	r3, [r3, #0]
20003d08:	f042 0204 	orr.w	r2, r2, #4
20003d0c:	615a      	str	r2, [r3, #20]

    /* Update the DMA channel state */
    hdma->State = HAL_DMA_STATE_SUSPEND;
20003d0e:	687b      	ldr	r3, [r7, #4]
20003d10:	2205      	movs	r2, #5
20003d12:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

    /* Check if the DMA Channel is suspended */
    while ((hdma->Instance->CSR & DMA_CSR_SUSPF) == 0U)
20003d16:	e020      	b.n	20003d5a <HAL_DMA_Abort+0x92>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > HAL_TIMEOUT_DMA_ABORT)
20003d18:	f7fe feca 	bl	20002ab0 <HAL_GetTick>
20003d1c:	4602      	mov	r2, r0
20003d1e:	68fb      	ldr	r3, [r7, #12]
20003d20:	1ad3      	subs	r3, r2, r3
20003d22:	2b05      	cmp	r3, #5
20003d24:	d919      	bls.n	20003d5a <HAL_DMA_Abort+0x92>
      {
        /* Update the DMA channel error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_TIMEOUT;
20003d26:	687b      	ldr	r3, [r7, #4]
20003d28:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
20003d2a:	f043 0210 	orr.w	r2, r3, #16
20003d2e:	687b      	ldr	r3, [r7, #4]
20003d30:	659a      	str	r2, [r3, #88]	@ 0x58

        /* Update the DMA channel state */
        hdma->State = HAL_DMA_STATE_ERROR;
20003d32:	687b      	ldr	r3, [r7, #4]
20003d34:	2203      	movs	r2, #3
20003d36:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

        /* Check DMA channel transfer mode */
        if ((hdma->Mode & DMA_LINKEDLIST) == DMA_LINKEDLIST)
20003d3a:	687b      	ldr	r3, [r7, #4]
20003d3c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
20003d3e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
20003d42:	2b00      	cmp	r3, #0
20003d44:	d003      	beq.n	20003d4e <HAL_DMA_Abort+0x86>
        {
          /* Update the linked-list queue state */
          hdma->LinkedListQueue->State = HAL_DMA_QUEUE_STATE_READY;
20003d46:	687b      	ldr	r3, [r7, #4]
20003d48:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
20003d4a:	2201      	movs	r2, #1
20003d4c:	731a      	strb	r2, [r3, #12]
        }

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
20003d4e:	687b      	ldr	r3, [r7, #4]
20003d50:	2200      	movs	r2, #0
20003d52:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c

        return HAL_ERROR;
20003d56:	2301      	movs	r3, #1
20003d58:	e02e      	b.n	20003db8 <HAL_DMA_Abort+0xf0>
    while ((hdma->Instance->CSR & DMA_CSR_SUSPF) == 0U)
20003d5a:	687b      	ldr	r3, [r7, #4]
20003d5c:	681b      	ldr	r3, [r3, #0]
20003d5e:	691b      	ldr	r3, [r3, #16]
20003d60:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
20003d64:	2b00      	cmp	r3, #0
20003d66:	d0d7      	beq.n	20003d18 <HAL_DMA_Abort+0x50>
      }
    }

    /* Reset the channel */
    hdma->Instance->CCR |= DMA_CCR_RESET;
20003d68:	687b      	ldr	r3, [r7, #4]
20003d6a:	681b      	ldr	r3, [r3, #0]
20003d6c:	695a      	ldr	r2, [r3, #20]
20003d6e:	687b      	ldr	r3, [r7, #4]
20003d70:	681b      	ldr	r3, [r3, #0]
20003d72:	f042 0202 	orr.w	r2, r2, #2
20003d76:	615a      	str	r2, [r3, #20]

    /* Update the DMA channel state */
    hdma->State = HAL_DMA_STATE_ABORT;
20003d78:	687b      	ldr	r3, [r7, #4]
20003d7a:	2204      	movs	r2, #4
20003d7c:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

    /* Clear all status flags */
    __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_TC | DMA_FLAG_HT | DMA_FLAG_DTE | DMA_FLAG_ULE | DMA_FLAG_USE | DMA_FLAG_SUSP |
20003d80:	687b      	ldr	r3, [r7, #4]
20003d82:	681b      	ldr	r3, [r3, #0]
20003d84:	f44f 42fe 	mov.w	r2, #32512	@ 0x7f00
20003d88:	60da      	str	r2, [r3, #12]
                                DMA_FLAG_TO));

    /* Update the DMA channel state */
    hdma->State = HAL_DMA_STATE_READY;
20003d8a:	687b      	ldr	r3, [r7, #4]
20003d8c:	2201      	movs	r2, #1
20003d8e:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

    /* Check DMA channel transfer mode */
    if ((hdma->Mode & DMA_LINKEDLIST) == DMA_LINKEDLIST)
20003d92:	687b      	ldr	r3, [r7, #4]
20003d94:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
20003d96:	f003 0380 	and.w	r3, r3, #128	@ 0x80
20003d9a:	2b00      	cmp	r3, #0
20003d9c:	d007      	beq.n	20003dae <HAL_DMA_Abort+0xe6>
    {
      /* Update the linked-list queue state */
      hdma->LinkedListQueue->State = HAL_DMA_QUEUE_STATE_READY;
20003d9e:	687b      	ldr	r3, [r7, #4]
20003da0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
20003da2:	2201      	movs	r2, #1
20003da4:	731a      	strb	r2, [r3, #12]

      /* Clear remaining data size to ensure loading linked-list from memory next start */
      hdma->Instance->CBR1 = 0U;
20003da6:	687b      	ldr	r3, [r7, #4]
20003da8:	681b      	ldr	r3, [r3, #0]
20003daa:	2200      	movs	r2, #0
20003dac:	649a      	str	r2, [r3, #72]	@ 0x48
    }

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
20003dae:	687b      	ldr	r3, [r7, #4]
20003db0:	2200      	movs	r2, #0
20003db2:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
  }

  return HAL_OK;
20003db6:	2300      	movs	r3, #0
}
20003db8:	4618      	mov	r0, r3
20003dba:	3710      	adds	r7, #16
20003dbc:	46bd      	mov	sp, r7
20003dbe:	bd80      	pop	{r7, pc}

20003dc0 <HAL_DMA_Abort_IT>:
  * @param  hdma : Pointer to a DMA_HandleTypeDef structure that contains the configuration information for the
  *                specified DMA Channel.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *const hdma)
{
20003dc0:	b480      	push	{r7}
20003dc2:	b083      	sub	sp, #12
20003dc4:	af00      	add	r7, sp, #0
20003dc6:	6078      	str	r0, [r7, #4]
  /* Check the DMA peripheral handle parameter */
  if (hdma == NULL)
20003dc8:	687b      	ldr	r3, [r7, #4]
20003dca:	2b00      	cmp	r3, #0
20003dcc:	d101      	bne.n	20003dd2 <HAL_DMA_Abort_IT+0x12>
  {
    return HAL_ERROR;
20003dce:	2301      	movs	r3, #1
20003dd0:	e019      	b.n	20003e06 <HAL_DMA_Abort_IT+0x46>
  }

  /* Check DMA channel state */
  if (hdma->State != HAL_DMA_STATE_BUSY)
20003dd2:	687b      	ldr	r3, [r7, #4]
20003dd4:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
20003dd8:	b2db      	uxtb	r3, r3
20003dda:	2b02      	cmp	r3, #2
20003ddc:	d004      	beq.n	20003de8 <HAL_DMA_Abort_IT+0x28>
  {
    /* Update the DMA channel error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
20003dde:	687b      	ldr	r3, [r7, #4]
20003de0:	2220      	movs	r2, #32
20003de2:	659a      	str	r2, [r3, #88]	@ 0x58

    return HAL_ERROR;
20003de4:	2301      	movs	r3, #1
20003de6:	e00e      	b.n	20003e06 <HAL_DMA_Abort_IT+0x46>
  }
  else
  {
    /* Update the DMA channel state */
    hdma->State = HAL_DMA_STATE_ABORT;
20003de8:	687b      	ldr	r3, [r7, #4]
20003dea:	2204      	movs	r2, #4
20003dec:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

    /* Suspend the channel and activate suspend interrupt */
    hdma->Instance->CCR |= (DMA_CCR_SUSP | DMA_CCR_SUSPIE);
20003df0:	687b      	ldr	r3, [r7, #4]
20003df2:	681b      	ldr	r3, [r3, #0]
20003df4:	695b      	ldr	r3, [r3, #20]
20003df6:	687a      	ldr	r2, [r7, #4]
20003df8:	6812      	ldr	r2, [r2, #0]
20003dfa:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
20003dfe:	f043 0304 	orr.w	r3, r3, #4
20003e02:	6153      	str	r3, [r2, #20]
  }

  return HAL_OK;
20003e04:	2300      	movs	r3, #0
}
20003e06:	4618      	mov	r0, r3
20003e08:	370c      	adds	r7, #12
20003e0a:	46bd      	mov	sp, r7
20003e0c:	f85d 7b04 	ldr.w	r7, [sp], #4
20003e10:	4770      	bx	lr

20003e12 <HAL_DMA_PollForTransfer>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_PollForTransfer(DMA_HandleTypeDef *const hdma,
                                          HAL_DMA_LevelCompleteTypeDef CompleteLevel,
                                          uint32_t Timeout)
{
20003e12:	b580      	push	{r7, lr}
20003e14:	b088      	sub	sp, #32
20003e16:	af00      	add	r7, sp, #0
20003e18:	60f8      	str	r0, [r7, #12]
20003e1a:	460b      	mov	r3, r1
20003e1c:	607a      	str	r2, [r7, #4]
20003e1e:	72fb      	strb	r3, [r7, #11]
  /* Get tick number */
  uint32_t tickstart = HAL_GetTick();
20003e20:	f7fe fe46 	bl	20002ab0 <HAL_GetTick>
20003e24:	61b8      	str	r0, [r7, #24]
  uint32_t level_flag;
  uint32_t tmp_csr;

  /* Check the DMA peripheral handle parameter */
  if (hdma == NULL)
20003e26:	68fb      	ldr	r3, [r7, #12]
20003e28:	2b00      	cmp	r3, #0
20003e2a:	d101      	bne.n	20003e30 <HAL_DMA_PollForTransfer+0x1e>
  {
    return HAL_ERROR;
20003e2c:	2301      	movs	r3, #1
20003e2e:	e0d2      	b.n	20003fd6 <HAL_DMA_PollForTransfer+0x1c4>

  /* Check the parameters */
  assert_param(IS_DMA_LEVEL_COMPLETE(CompleteLevel));

  /* Check DMA channel state */
  if (hdma->State != HAL_DMA_STATE_BUSY)
20003e30:	68fb      	ldr	r3, [r7, #12]
20003e32:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
20003e36:	b2db      	uxtb	r3, r3
20003e38:	2b02      	cmp	r3, #2
20003e3a:	d008      	beq.n	20003e4e <HAL_DMA_PollForTransfer+0x3c>
  {
    /* Update the DMA channel error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
20003e3c:	68fb      	ldr	r3, [r7, #12]
20003e3e:	2220      	movs	r2, #32
20003e40:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
20003e42:	68fb      	ldr	r3, [r7, #12]
20003e44:	2200      	movs	r2, #0
20003e46:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c

    return HAL_ERROR;
20003e4a:	2301      	movs	r3, #1
20003e4c:	e0c3      	b.n	20003fd6 <HAL_DMA_PollForTransfer+0x1c4>
  }

  /* Polling mode is not supported in circular mode */
  if ((hdma->Mode & DMA_LINKEDLIST_CIRCULAR) == DMA_LINKEDLIST_CIRCULAR)
20003e4e:	68fb      	ldr	r3, [r7, #12]
20003e50:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
20003e52:	f003 0381 	and.w	r3, r3, #129	@ 0x81
20003e56:	2b81      	cmp	r3, #129	@ 0x81
20003e58:	d105      	bne.n	20003e66 <HAL_DMA_PollForTransfer+0x54>
  {
    /* Update the DMA channel error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NOT_SUPPORTED;
20003e5a:	68fb      	ldr	r3, [r7, #12]
20003e5c:	f44f 7280 	mov.w	r2, #256	@ 0x100
20003e60:	659a      	str	r2, [r3, #88]	@ 0x58

    return HAL_ERROR;
20003e62:	2301      	movs	r3, #1
20003e64:	e0b7      	b.n	20003fd6 <HAL_DMA_PollForTransfer+0x1c4>
  }

  /* Get the level transfer complete flag */
  level_flag = ((CompleteLevel == HAL_DMA_FULL_TRANSFER) ? DMA_FLAG_IDLE : DMA_FLAG_HT);
20003e66:	7afb      	ldrb	r3, [r7, #11]
20003e68:	2b00      	cmp	r3, #0
20003e6a:	d101      	bne.n	20003e70 <HAL_DMA_PollForTransfer+0x5e>
20003e6c:	2301      	movs	r3, #1
20003e6e:	e001      	b.n	20003e74 <HAL_DMA_PollForTransfer+0x62>
20003e70:	f44f 7300 	mov.w	r3, #512	@ 0x200
20003e74:	617b      	str	r3, [r7, #20]

  /* Get DMA channel status */
  tmp_csr = hdma->Instance->CSR;
20003e76:	68fb      	ldr	r3, [r7, #12]
20003e78:	681b      	ldr	r3, [r3, #0]
20003e7a:	691b      	ldr	r3, [r3, #16]
20003e7c:	61fb      	str	r3, [r7, #28]

  while ((tmp_csr & level_flag) == 0U)
20003e7e:	e01d      	b.n	20003ebc <HAL_DMA_PollForTransfer+0xaa>
  {
    /* Check for the timeout */
    if (Timeout != HAL_MAX_DELAY)
20003e80:	687b      	ldr	r3, [r7, #4]
20003e82:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
20003e86:	d015      	beq.n	20003eb4 <HAL_DMA_PollForTransfer+0xa2>
    {
      if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
20003e88:	f7fe fe12 	bl	20002ab0 <HAL_GetTick>
20003e8c:	4602      	mov	r2, r0
20003e8e:	69bb      	ldr	r3, [r7, #24]
20003e90:	1ad3      	subs	r3, r2, r3
20003e92:	687a      	ldr	r2, [r7, #4]
20003e94:	429a      	cmp	r2, r3
20003e96:	d302      	bcc.n	20003e9e <HAL_DMA_PollForTransfer+0x8c>
20003e98:	687b      	ldr	r3, [r7, #4]
20003e9a:	2b00      	cmp	r3, #0
20003e9c:	d10a      	bne.n	20003eb4 <HAL_DMA_PollForTransfer+0xa2>
      {
        /* Update the DMA channel error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_TIMEOUT;
20003e9e:	68fb      	ldr	r3, [r7, #12]
20003ea0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
20003ea2:	f043 0210 	orr.w	r2, r3, #16
20003ea6:	68fb      	ldr	r3, [r7, #12]
20003ea8:	659a      	str	r2, [r3, #88]	@ 0x58
          Note that the Abort function will
          - Clear all transfer flags.
          - Unlock.
          - Set the State.
        */
        (void)HAL_DMA_Abort(hdma);
20003eaa:	68f8      	ldr	r0, [r7, #12]
20003eac:	f7ff ff0c 	bl	20003cc8 <HAL_DMA_Abort>

        return HAL_ERROR;
20003eb0:	2301      	movs	r3, #1
20003eb2:	e090      	b.n	20003fd6 <HAL_DMA_PollForTransfer+0x1c4>
      }
    }

    /* Get a newer CSR register value */
    tmp_csr = hdma->Instance->CSR;
20003eb4:	68fb      	ldr	r3, [r7, #12]
20003eb6:	681b      	ldr	r3, [r3, #0]
20003eb8:	691b      	ldr	r3, [r3, #16]
20003eba:	61fb      	str	r3, [r7, #28]
  while ((tmp_csr & level_flag) == 0U)
20003ebc:	69fa      	ldr	r2, [r7, #28]
20003ebe:	697b      	ldr	r3, [r7, #20]
20003ec0:	4013      	ands	r3, r2
20003ec2:	2b00      	cmp	r3, #0
20003ec4:	d0dc      	beq.n	20003e80 <HAL_DMA_PollForTransfer+0x6e>
  }

  /* Check trigger overrun flag */
  if ((tmp_csr & DMA_FLAG_TO) != 0U)
20003ec6:	69fb      	ldr	r3, [r7, #28]
20003ec8:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
20003ecc:	2b00      	cmp	r3, #0
20003ece:	d00a      	beq.n	20003ee6 <HAL_DMA_PollForTransfer+0xd4>
  {
    /* Update the DMA channel error code */
    hdma->ErrorCode |= HAL_DMA_ERROR_TO;
20003ed0:	68fb      	ldr	r3, [r7, #12]
20003ed2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
20003ed4:	f043 0208 	orr.w	r2, r3, #8
20003ed8:	68fb      	ldr	r3, [r7, #12]
20003eda:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Clear the error flag */
    __HAL_DMA_CLEAR_FLAG(hdma, DMA_FLAG_TO);
20003edc:	68fb      	ldr	r3, [r7, #12]
20003ede:	681b      	ldr	r3, [r3, #0]
20003ee0:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
20003ee4:	60da      	str	r2, [r3, #12]
  }

  /* Check error flags */
  if ((tmp_csr & (DMA_FLAG_DTE | DMA_FLAG_ULE | DMA_FLAG_USE)) != 0U)
20003ee6:	69fb      	ldr	r3, [r7, #28]
20003ee8:	f403 53e0 	and.w	r3, r3, #7168	@ 0x1c00
20003eec:	2b00      	cmp	r3, #0
20003eee:	d04b      	beq.n	20003f88 <HAL_DMA_PollForTransfer+0x176>
  {
    /* Check the data transfer error flag */
    if ((tmp_csr & DMA_FLAG_DTE) != 0U)
20003ef0:	69fb      	ldr	r3, [r7, #28]
20003ef2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
20003ef6:	2b00      	cmp	r3, #0
20003ef8:	d00a      	beq.n	20003f10 <HAL_DMA_PollForTransfer+0xfe>
    {
      /* Update the DMA channel error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DTE;
20003efa:	68fb      	ldr	r3, [r7, #12]
20003efc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
20003efe:	f043 0201 	orr.w	r2, r3, #1
20003f02:	68fb      	ldr	r3, [r7, #12]
20003f04:	659a      	str	r2, [r3, #88]	@ 0x58

      /* Clear the error flag */
      __HAL_DMA_CLEAR_FLAG(hdma, DMA_FLAG_DTE);
20003f06:	68fb      	ldr	r3, [r7, #12]
20003f08:	681b      	ldr	r3, [r3, #0]
20003f0a:	f44f 6280 	mov.w	r2, #1024	@ 0x400
20003f0e:	60da      	str	r2, [r3, #12]
    }

    /* Check the update link error flag */
    if ((tmp_csr & DMA_FLAG_ULE) != 0U)
20003f10:	69fb      	ldr	r3, [r7, #28]
20003f12:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
20003f16:	2b00      	cmp	r3, #0
20003f18:	d00a      	beq.n	20003f30 <HAL_DMA_PollForTransfer+0x11e>
    {
      /* Update the DMA channel error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_ULE;
20003f1a:	68fb      	ldr	r3, [r7, #12]
20003f1c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
20003f1e:	f043 0202 	orr.w	r2, r3, #2
20003f22:	68fb      	ldr	r3, [r7, #12]
20003f24:	659a      	str	r2, [r3, #88]	@ 0x58

      /* Clear the error flag */
      __HAL_DMA_CLEAR_FLAG(hdma, DMA_FLAG_ULE);
20003f26:	68fb      	ldr	r3, [r7, #12]
20003f28:	681b      	ldr	r3, [r3, #0]
20003f2a:	f44f 6200 	mov.w	r2, #2048	@ 0x800
20003f2e:	60da      	str	r2, [r3, #12]
    }

    /* Check the user setting error flag */
    if ((tmp_csr & DMA_FLAG_USE) != 0U)
20003f30:	69fb      	ldr	r3, [r7, #28]
20003f32:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
20003f36:	2b00      	cmp	r3, #0
20003f38:	d00a      	beq.n	20003f50 <HAL_DMA_PollForTransfer+0x13e>
    {
      /* Update the DMA channel error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_USE;
20003f3a:	68fb      	ldr	r3, [r7, #12]
20003f3c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
20003f3e:	f043 0204 	orr.w	r2, r3, #4
20003f42:	68fb      	ldr	r3, [r7, #12]
20003f44:	659a      	str	r2, [r3, #88]	@ 0x58

      /* Clear the error flag */
      __HAL_DMA_CLEAR_FLAG(hdma, DMA_FLAG_USE);
20003f46:	68fb      	ldr	r3, [r7, #12]
20003f48:	681b      	ldr	r3, [r3, #0]
20003f4a:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
20003f4e:	60da      	str	r2, [r3, #12]
    }

    /* Reset the channel */
    hdma->Instance->CCR |= DMA_CCR_RESET;
20003f50:	68fb      	ldr	r3, [r7, #12]
20003f52:	681b      	ldr	r3, [r3, #0]
20003f54:	695a      	ldr	r2, [r3, #20]
20003f56:	68fb      	ldr	r3, [r7, #12]
20003f58:	681b      	ldr	r3, [r3, #0]
20003f5a:	f042 0202 	orr.w	r2, r2, #2
20003f5e:	615a      	str	r2, [r3, #20]

    /* Update the DMA channel state */
    hdma->State = HAL_DMA_STATE_READY;
20003f60:	68fb      	ldr	r3, [r7, #12]
20003f62:	2201      	movs	r2, #1
20003f64:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

    /* Check DMA channel transfer mode */
    if ((hdma->Mode & DMA_LINKEDLIST) == DMA_LINKEDLIST)
20003f68:	68fb      	ldr	r3, [r7, #12]
20003f6a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
20003f6c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
20003f70:	2b00      	cmp	r3, #0
20003f72:	d003      	beq.n	20003f7c <HAL_DMA_PollForTransfer+0x16a>
    {
      /* Update the linked-list queue state */
      hdma->LinkedListQueue->State = HAL_DMA_QUEUE_STATE_READY;
20003f74:	68fb      	ldr	r3, [r7, #12]
20003f76:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
20003f78:	2201      	movs	r2, #1
20003f7a:	731a      	strb	r2, [r3, #12]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
20003f7c:	68fb      	ldr	r3, [r7, #12]
20003f7e:	2200      	movs	r2, #0
20003f80:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c

    return HAL_ERROR;
20003f84:	2301      	movs	r3, #1
20003f86:	e026      	b.n	20003fd6 <HAL_DMA_PollForTransfer+0x1c4>
  }

  /* Clear the transfer level flag */
  if (CompleteLevel == HAL_DMA_HALF_TRANSFER)
20003f88:	7afb      	ldrb	r3, [r7, #11]
20003f8a:	2b01      	cmp	r3, #1
20003f8c:	d105      	bne.n	20003f9a <HAL_DMA_PollForTransfer+0x188>
  {
    /* Clear the Half Transfer flag */
    __HAL_DMA_CLEAR_FLAG(hdma, DMA_FLAG_HT);
20003f8e:	68fb      	ldr	r3, [r7, #12]
20003f90:	681b      	ldr	r3, [r3, #0]
20003f92:	f44f 7200 	mov.w	r2, #512	@ 0x200
20003f96:	60da      	str	r2, [r3, #12]
20003f98:	e01c      	b.n	20003fd4 <HAL_DMA_PollForTransfer+0x1c2>
  }
  else if (CompleteLevel == HAL_DMA_FULL_TRANSFER)
20003f9a:	7afb      	ldrb	r3, [r7, #11]
20003f9c:	2b00      	cmp	r3, #0
20003f9e:	d117      	bne.n	20003fd0 <HAL_DMA_PollForTransfer+0x1be>
  {
    /* Clear the transfer flags */
    __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_TC | DMA_FLAG_HT));
20003fa0:	68fb      	ldr	r3, [r7, #12]
20003fa2:	681b      	ldr	r3, [r3, #0]
20003fa4:	f44f 7240 	mov.w	r2, #768	@ 0x300
20003fa8:	60da      	str	r2, [r3, #12]

    /* Update the DMA channel state */
    hdma->State = HAL_DMA_STATE_READY;
20003faa:	68fb      	ldr	r3, [r7, #12]
20003fac:	2201      	movs	r2, #1
20003fae:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

    /* Check DMA channel transfer mode */
    if ((hdma->Mode & DMA_LINKEDLIST) == DMA_LINKEDLIST)
20003fb2:	68fb      	ldr	r3, [r7, #12]
20003fb4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
20003fb6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
20003fba:	2b00      	cmp	r3, #0
20003fbc:	d003      	beq.n	20003fc6 <HAL_DMA_PollForTransfer+0x1b4>
    {
      /* Update the linked-list queue state */
      hdma->LinkedListQueue->State = HAL_DMA_QUEUE_STATE_READY;
20003fbe:	68fb      	ldr	r3, [r7, #12]
20003fc0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
20003fc2:	2201      	movs	r2, #1
20003fc4:	731a      	strb	r2, [r3, #12]
    }

    /* Process unlocked */
    __HAL_UNLOCK(hdma);
20003fc6:	68fb      	ldr	r3, [r7, #12]
20003fc8:	2200      	movs	r2, #0
20003fca:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
20003fce:	e001      	b.n	20003fd4 <HAL_DMA_PollForTransfer+0x1c2>
  }
  else
  {
    return HAL_ERROR;
20003fd0:	2301      	movs	r3, #1
20003fd2:	e000      	b.n	20003fd6 <HAL_DMA_PollForTransfer+0x1c4>
  }

  return HAL_OK;
20003fd4:	2300      	movs	r3, #0
}
20003fd6:	4618      	mov	r0, r3
20003fd8:	3720      	adds	r7, #32
20003fda:	46bd      	mov	sp, r7
20003fdc:	bd80      	pop	{r7, pc}

20003fde <HAL_DMA_IRQHandler>:
  * @param  hdma : Pointer to a DMA_HandleTypeDef structure that contains the configuration information for the
  *                specified DMA Channel.
  * @retval None.
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *const hdma)
{
20003fde:	b580      	push	{r7, lr}
20003fe0:	b086      	sub	sp, #24
20003fe2:	af00      	add	r7, sp, #0
20003fe4:	6078      	str	r0, [r7, #4]
  const DMA_TypeDef *p_dma_instance = GET_DMA_INSTANCE(hdma);
20003fe6:	687b      	ldr	r3, [r7, #4]
20003fe8:	681b      	ldr	r3, [r3, #0]
20003fea:	f423 637f 	bic.w	r3, r3, #4080	@ 0xff0
20003fee:	f023 030f 	bic.w	r3, r3, #15
20003ff2:	617b      	str	r3, [r7, #20]
  uint32_t global_it_flag =  1UL << (GET_DMA_CHANNEL(hdma) & 0x1FU);
20003ff4:	687b      	ldr	r3, [r7, #4]
20003ff6:	681b      	ldr	r3, [r3, #0]
20003ff8:	f3c3 030b 	ubfx	r3, r3, #0, #12
20003ffc:	3b50      	subs	r3, #80	@ 0x50
20003ffe:	09db      	lsrs	r3, r3, #7
20004000:	f003 031f 	and.w	r3, r3, #31
20004004:	2201      	movs	r2, #1
20004006:	fa02 f303 	lsl.w	r3, r2, r3
2000400a:	613b      	str	r3, [r7, #16]
  uint32_t global_active_flag_ns = IS_DMA_GLOBAL_ACTIVE_FLAG_NS(p_dma_instance, global_it_flag);
2000400c:	697b      	ldr	r3, [r7, #20]
2000400e:	68db      	ldr	r3, [r3, #12]
20004010:	693a      	ldr	r2, [r7, #16]
20004012:	4013      	ands	r3, r2
20004014:	60fb      	str	r3, [r7, #12]

  /* Global Interrupt Flag management *********************************************************************************/
#if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U)
  if ((global_active_flag_s == 0U) && (global_active_flag_ns == 0U))
#else
  if (global_active_flag_ns == 0U)
20004016:	68fb      	ldr	r3, [r7, #12]
20004018:	2b00      	cmp	r3, #0
2000401a:	f000 813b 	beq.w	20004294 <HAL_DMA_IRQHandler+0x2b6>
  {
    return; /* the global interrupt flag for the current channel is down , nothing to do */
  }

  /* Data Transfer Error Interrupt management *************************************************************************/
  if (__HAL_DMA_GET_FLAG(hdma, DMA_FLAG_DTE) != 0U)
2000401e:	687b      	ldr	r3, [r7, #4]
20004020:	681b      	ldr	r3, [r3, #0]
20004022:	691b      	ldr	r3, [r3, #16]
20004024:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
20004028:	2b00      	cmp	r3, #0
2000402a:	d011      	beq.n	20004050 <HAL_DMA_IRQHandler+0x72>
  {
    /* Check if interrupt source is enabled */
    if (__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DTE) != 0U)
2000402c:	687b      	ldr	r3, [r7, #4]
2000402e:	681b      	ldr	r3, [r3, #0]
20004030:	695b      	ldr	r3, [r3, #20]
20004032:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
20004036:	2b00      	cmp	r3, #0
20004038:	d00a      	beq.n	20004050 <HAL_DMA_IRQHandler+0x72>
    {
      /* Clear the transfer error flag */
      __HAL_DMA_CLEAR_FLAG(hdma, DMA_FLAG_DTE);
2000403a:	687b      	ldr	r3, [r7, #4]
2000403c:	681b      	ldr	r3, [r3, #0]
2000403e:	f44f 6280 	mov.w	r2, #1024	@ 0x400
20004042:	60da      	str	r2, [r3, #12]

      /* Update the DMA channel error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DTE;
20004044:	687b      	ldr	r3, [r7, #4]
20004046:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
20004048:	f043 0201 	orr.w	r2, r3, #1
2000404c:	687b      	ldr	r3, [r7, #4]
2000404e:	659a      	str	r2, [r3, #88]	@ 0x58
    }
  }

  /* Update Linked-list Error Interrupt management ********************************************************************/
  if (__HAL_DMA_GET_FLAG(hdma, DMA_FLAG_ULE) != 0U)
20004050:	687b      	ldr	r3, [r7, #4]
20004052:	681b      	ldr	r3, [r3, #0]
20004054:	691b      	ldr	r3, [r3, #16]
20004056:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
2000405a:	2b00      	cmp	r3, #0
2000405c:	d011      	beq.n	20004082 <HAL_DMA_IRQHandler+0xa4>
  {
    /* Check if interrupt source is enabled */
    if (__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_ULE) != 0U)
2000405e:	687b      	ldr	r3, [r7, #4]
20004060:	681b      	ldr	r3, [r3, #0]
20004062:	695b      	ldr	r3, [r3, #20]
20004064:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
20004068:	2b00      	cmp	r3, #0
2000406a:	d00a      	beq.n	20004082 <HAL_DMA_IRQHandler+0xa4>
    {
      /* Clear the update linked-list error flag */
      __HAL_DMA_CLEAR_FLAG(hdma, DMA_FLAG_ULE);
2000406c:	687b      	ldr	r3, [r7, #4]
2000406e:	681b      	ldr	r3, [r3, #0]
20004070:	f44f 6200 	mov.w	r2, #2048	@ 0x800
20004074:	60da      	str	r2, [r3, #12]

      /* Update the DMA channel error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_ULE;
20004076:	687b      	ldr	r3, [r7, #4]
20004078:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
2000407a:	f043 0202 	orr.w	r2, r3, #2
2000407e:	687b      	ldr	r3, [r7, #4]
20004080:	659a      	str	r2, [r3, #88]	@ 0x58
    }
  }

  /* User Setting Error Interrupt management **************************************************************************/
  if (__HAL_DMA_GET_FLAG(hdma, DMA_FLAG_USE) != 0U)
20004082:	687b      	ldr	r3, [r7, #4]
20004084:	681b      	ldr	r3, [r3, #0]
20004086:	691b      	ldr	r3, [r3, #16]
20004088:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
2000408c:	2b00      	cmp	r3, #0
2000408e:	d011      	beq.n	200040b4 <HAL_DMA_IRQHandler+0xd6>
  {
    /* Check if interrupt source is enabled */
    if (__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_USE) != 0U)
20004090:	687b      	ldr	r3, [r7, #4]
20004092:	681b      	ldr	r3, [r3, #0]
20004094:	695b      	ldr	r3, [r3, #20]
20004096:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
2000409a:	2b00      	cmp	r3, #0
2000409c:	d00a      	beq.n	200040b4 <HAL_DMA_IRQHandler+0xd6>
    {
      /* Clear the user setting error flag */
      __HAL_DMA_CLEAR_FLAG(hdma, DMA_FLAG_USE);
2000409e:	687b      	ldr	r3, [r7, #4]
200040a0:	681b      	ldr	r3, [r3, #0]
200040a2:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
200040a6:	60da      	str	r2, [r3, #12]

      /* Update the DMA channel error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_USE;
200040a8:	687b      	ldr	r3, [r7, #4]
200040aa:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
200040ac:	f043 0204 	orr.w	r2, r3, #4
200040b0:	687b      	ldr	r3, [r7, #4]
200040b2:	659a      	str	r2, [r3, #88]	@ 0x58
    }
  }

  /* Trigger Overrun Interrupt management *****************************************************************************/
  if (__HAL_DMA_GET_FLAG(hdma, DMA_FLAG_TO) != 0U)
200040b4:	687b      	ldr	r3, [r7, #4]
200040b6:	681b      	ldr	r3, [r3, #0]
200040b8:	691b      	ldr	r3, [r3, #16]
200040ba:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
200040be:	2b00      	cmp	r3, #0
200040c0:	d011      	beq.n	200040e6 <HAL_DMA_IRQHandler+0x108>
  {
    /* Check if interrupt source is enabled */
    if (__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TO) != 0U)
200040c2:	687b      	ldr	r3, [r7, #4]
200040c4:	681b      	ldr	r3, [r3, #0]
200040c6:	695b      	ldr	r3, [r3, #20]
200040c8:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
200040cc:	2b00      	cmp	r3, #0
200040ce:	d00a      	beq.n	200040e6 <HAL_DMA_IRQHandler+0x108>
    {
      /* Clear the trigger overrun flag */
      __HAL_DMA_CLEAR_FLAG(hdma, DMA_FLAG_TO);
200040d0:	687b      	ldr	r3, [r7, #4]
200040d2:	681b      	ldr	r3, [r3, #0]
200040d4:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
200040d8:	60da      	str	r2, [r3, #12]

      /* Update the DMA channel error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TO;
200040da:	687b      	ldr	r3, [r7, #4]
200040dc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
200040de:	f043 0208 	orr.w	r2, r3, #8
200040e2:	687b      	ldr	r3, [r7, #4]
200040e4:	659a      	str	r2, [r3, #88]	@ 0x58
    }
  }

  /* Half Transfer Complete Interrupt management **********************************************************************/
  if (__HAL_DMA_GET_FLAG(hdma, DMA_FLAG_HT) != 0U)
200040e6:	687b      	ldr	r3, [r7, #4]
200040e8:	681b      	ldr	r3, [r3, #0]
200040ea:	691b      	ldr	r3, [r3, #16]
200040ec:	f403 7300 	and.w	r3, r3, #512	@ 0x200
200040f0:	2b00      	cmp	r3, #0
200040f2:	d013      	beq.n	2000411c <HAL_DMA_IRQHandler+0x13e>
  {
    /* Check if interrupt source is enabled */
    if (__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != 0U)
200040f4:	687b      	ldr	r3, [r7, #4]
200040f6:	681b      	ldr	r3, [r3, #0]
200040f8:	695b      	ldr	r3, [r3, #20]
200040fa:	f403 7300 	and.w	r3, r3, #512	@ 0x200
200040fe:	2b00      	cmp	r3, #0
20004100:	d00c      	beq.n	2000411c <HAL_DMA_IRQHandler+0x13e>
    {
      /* Clear the half transfer flag */
      __HAL_DMA_CLEAR_FLAG(hdma, DMA_FLAG_HT);
20004102:	687b      	ldr	r3, [r7, #4]
20004104:	681b      	ldr	r3, [r3, #0]
20004106:	f44f 7200 	mov.w	r2, #512	@ 0x200
2000410a:	60da      	str	r2, [r3, #12]

      /* Check half transfer complete callback */
      if (hdma->XferHalfCpltCallback != NULL)
2000410c:	687b      	ldr	r3, [r7, #4]
2000410e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
20004110:	2b00      	cmp	r3, #0
20004112:	d003      	beq.n	2000411c <HAL_DMA_IRQHandler+0x13e>
      {
        /* Half transfer callback */
        hdma->XferHalfCpltCallback(hdma);
20004114:	687b      	ldr	r3, [r7, #4]
20004116:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
20004118:	6878      	ldr	r0, [r7, #4]
2000411a:	4798      	blx	r3
      }
    }
  }

  /* Suspend Transfer Interrupt management ****************************************************************************/
  if (__HAL_DMA_GET_FLAG(hdma, DMA_FLAG_SUSP) != 0U)
2000411c:	687b      	ldr	r3, [r7, #4]
2000411e:	681b      	ldr	r3, [r3, #0]
20004120:	691b      	ldr	r3, [r3, #16]
20004122:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
20004126:	2b00      	cmp	r3, #0
20004128:	d04c      	beq.n	200041c4 <HAL_DMA_IRQHandler+0x1e6>
  {
    /* Check if interrupt source is enabled */
    if (__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_SUSP) != 0U)
2000412a:	687b      	ldr	r3, [r7, #4]
2000412c:	681b      	ldr	r3, [r3, #0]
2000412e:	695b      	ldr	r3, [r3, #20]
20004130:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
20004134:	2b00      	cmp	r3, #0
20004136:	d045      	beq.n	200041c4 <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Clear the block transfer complete flag */
      __HAL_DMA_CLEAR_FLAG(hdma, DMA_FLAG_SUSP);
20004138:	687b      	ldr	r3, [r7, #4]
2000413a:	681b      	ldr	r3, [r3, #0]
2000413c:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
20004140:	60da      	str	r2, [r3, #12]

      /* Check DMA channel state */
      if (hdma->State == HAL_DMA_STATE_ABORT)
20004142:	687b      	ldr	r3, [r7, #4]
20004144:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
20004148:	b2db      	uxtb	r3, r3
2000414a:	2b04      	cmp	r3, #4
2000414c:	d12e      	bne.n	200041ac <HAL_DMA_IRQHandler+0x1ce>
      {
        /* Disable the suspend transfer interrupt */
        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_SUSP);
2000414e:	687b      	ldr	r3, [r7, #4]
20004150:	681b      	ldr	r3, [r3, #0]
20004152:	695a      	ldr	r2, [r3, #20]
20004154:	687b      	ldr	r3, [r7, #4]
20004156:	681b      	ldr	r3, [r3, #0]
20004158:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
2000415c:	615a      	str	r2, [r3, #20]

        /* Reset the channel internal state and reset the FIFO */
        hdma->Instance->CCR |= DMA_CCR_RESET;
2000415e:	687b      	ldr	r3, [r7, #4]
20004160:	681b      	ldr	r3, [r3, #0]
20004162:	695a      	ldr	r2, [r3, #20]
20004164:	687b      	ldr	r3, [r7, #4]
20004166:	681b      	ldr	r3, [r3, #0]
20004168:	f042 0202 	orr.w	r2, r2, #2
2000416c:	615a      	str	r2, [r3, #20]

        /* Update the DMA channel state */
        hdma->State = HAL_DMA_STATE_READY;
2000416e:	687b      	ldr	r3, [r7, #4]
20004170:	2201      	movs	r2, #1
20004172:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

        /* Check DMA channel transfer mode */
        if ((hdma->Mode & DMA_LINKEDLIST) == DMA_LINKEDLIST)
20004176:	687b      	ldr	r3, [r7, #4]
20004178:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
2000417a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
2000417e:	2b00      	cmp	r3, #0
20004180:	d007      	beq.n	20004192 <HAL_DMA_IRQHandler+0x1b4>
        {
          /* Update the linked-list queue state */
          hdma->LinkedListQueue->State = HAL_DMA_QUEUE_STATE_READY;
20004182:	687b      	ldr	r3, [r7, #4]
20004184:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
20004186:	2201      	movs	r2, #1
20004188:	731a      	strb	r2, [r3, #12]

          /* Clear remaining data size to ensure loading linked-list from memory next start */
          hdma->Instance->CBR1 = 0U;
2000418a:	687b      	ldr	r3, [r7, #4]
2000418c:	681b      	ldr	r3, [r3, #0]
2000418e:	2200      	movs	r2, #0
20004190:	649a      	str	r2, [r3, #72]	@ 0x48
        }

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
20004192:	687b      	ldr	r3, [r7, #4]
20004194:	2200      	movs	r2, #0
20004196:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c

        /* Check transfer abort callback */
        if (hdma->XferAbortCallback != NULL)
2000419a:	687b      	ldr	r3, [r7, #4]
2000419c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
2000419e:	2b00      	cmp	r3, #0
200041a0:	d07a      	beq.n	20004298 <HAL_DMA_IRQHandler+0x2ba>
        {
          /* Transfer abort callback */
          hdma->XferAbortCallback(hdma);
200041a2:	687b      	ldr	r3, [r7, #4]
200041a4:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
200041a6:	6878      	ldr	r0, [r7, #4]
200041a8:	4798      	blx	r3
        }

        return;
200041aa:	e075      	b.n	20004298 <HAL_DMA_IRQHandler+0x2ba>
      }
      else
      {
        /* Update the DMA channel state */
        hdma->State = HAL_DMA_STATE_SUSPEND;
200041ac:	687b      	ldr	r3, [r7, #4]
200041ae:	2205      	movs	r2, #5
200041b0:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

        /* Check transfer suspend callback */
        if (hdma->XferSuspendCallback != NULL)
200041b4:	687b      	ldr	r3, [r7, #4]
200041b6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
200041b8:	2b00      	cmp	r3, #0
200041ba:	d003      	beq.n	200041c4 <HAL_DMA_IRQHandler+0x1e6>
        {
          /* Transfer suspend callback */
          hdma->XferSuspendCallback(hdma);
200041bc:	687b      	ldr	r3, [r7, #4]
200041be:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
200041c0:	6878      	ldr	r0, [r7, #4]
200041c2:	4798      	blx	r3
      }
    }
  }

  /* Transfer Complete Interrupt management ***************************************************************************/
  if (__HAL_DMA_GET_FLAG(hdma, DMA_FLAG_TC) != 0U)
200041c4:	687b      	ldr	r3, [r7, #4]
200041c6:	681b      	ldr	r3, [r3, #0]
200041c8:	691b      	ldr	r3, [r3, #16]
200041ca:	f403 7380 	and.w	r3, r3, #256	@ 0x100
200041ce:	2b00      	cmp	r3, #0
200041d0:	d039      	beq.n	20004246 <HAL_DMA_IRQHandler+0x268>
  {
    /* Check if interrupt source is enabled */
    if (__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != 0U)
200041d2:	687b      	ldr	r3, [r7, #4]
200041d4:	681b      	ldr	r3, [r3, #0]
200041d6:	695b      	ldr	r3, [r3, #20]
200041d8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
200041dc:	2b00      	cmp	r3, #0
200041de:	d032      	beq.n	20004246 <HAL_DMA_IRQHandler+0x268>
    {
      /* Check DMA channel transfer mode */
      if ((hdma->Mode & DMA_LINKEDLIST) == DMA_LINKEDLIST)
200041e0:	687b      	ldr	r3, [r7, #4]
200041e2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
200041e4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
200041e8:	2b00      	cmp	r3, #0
200041ea:	d012      	beq.n	20004212 <HAL_DMA_IRQHandler+0x234>
      {
        /* If linked-list transfer */
        if (hdma->Instance->CLLR == 0U)
200041ec:	687b      	ldr	r3, [r7, #4]
200041ee:	681b      	ldr	r3, [r3, #0]
200041f0:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
200041f2:	2b00      	cmp	r3, #0
200041f4:	d116      	bne.n	20004224 <HAL_DMA_IRQHandler+0x246>
        {
          if (hdma->Instance->CBR1 == 0U)
200041f6:	687b      	ldr	r3, [r7, #4]
200041f8:	681b      	ldr	r3, [r3, #0]
200041fa:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
200041fc:	2b00      	cmp	r3, #0
200041fe:	d111      	bne.n	20004224 <HAL_DMA_IRQHandler+0x246>
          {
            /* Update the DMA channel state */
            hdma->State = HAL_DMA_STATE_READY;
20004200:	687b      	ldr	r3, [r7, #4]
20004202:	2201      	movs	r2, #1
20004204:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

            /* Update the linked-list queue state */
            hdma->LinkedListQueue->State = HAL_DMA_QUEUE_STATE_READY;
20004208:	687b      	ldr	r3, [r7, #4]
2000420a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
2000420c:	2201      	movs	r2, #1
2000420e:	731a      	strb	r2, [r3, #12]
20004210:	e008      	b.n	20004224 <HAL_DMA_IRQHandler+0x246>
        }
      }
      else
      {
        /* If normal transfer */
        if (hdma->Instance->CBR1 == 0U)
20004212:	687b      	ldr	r3, [r7, #4]
20004214:	681b      	ldr	r3, [r3, #0]
20004216:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
20004218:	2b00      	cmp	r3, #0
2000421a:	d103      	bne.n	20004224 <HAL_DMA_IRQHandler+0x246>
        {
          /* Update the DMA channel state */
          hdma->State = HAL_DMA_STATE_READY;
2000421c:	687b      	ldr	r3, [r7, #4]
2000421e:	2201      	movs	r2, #1
20004220:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54
        }
      }

      /* Clear TC and HT transfer flags */
      __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_TC | DMA_FLAG_HT));
20004224:	687b      	ldr	r3, [r7, #4]
20004226:	681b      	ldr	r3, [r3, #0]
20004228:	f44f 7240 	mov.w	r2, #768	@ 0x300
2000422c:	60da      	str	r2, [r3, #12]

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
2000422e:	687b      	ldr	r3, [r7, #4]
20004230:	2200      	movs	r2, #0
20004232:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c

      /* Check transfer complete callback */
      if (hdma->XferCpltCallback != NULL)
20004236:	687b      	ldr	r3, [r7, #4]
20004238:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
2000423a:	2b00      	cmp	r3, #0
2000423c:	d003      	beq.n	20004246 <HAL_DMA_IRQHandler+0x268>
      {
        /* Channel Transfer Complete callback */
        hdma->XferCpltCallback(hdma);
2000423e:	687b      	ldr	r3, [r7, #4]
20004240:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
20004242:	6878      	ldr	r0, [r7, #4]
20004244:	4798      	blx	r3
      }
    }
  }

  /* Manage error case ************************************************************************************************/
  if (hdma->ErrorCode != HAL_DMA_ERROR_NONE)
20004246:	687b      	ldr	r3, [r7, #4]
20004248:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
2000424a:	2b00      	cmp	r3, #0
2000424c:	d025      	beq.n	2000429a <HAL_DMA_IRQHandler+0x2bc>
  {
    /* Reset the channel internal state and reset the FIFO */
    hdma->Instance->CCR |= DMA_CCR_RESET;
2000424e:	687b      	ldr	r3, [r7, #4]
20004250:	681b      	ldr	r3, [r3, #0]
20004252:	695a      	ldr	r2, [r3, #20]
20004254:	687b      	ldr	r3, [r7, #4]
20004256:	681b      	ldr	r3, [r3, #0]
20004258:	f042 0202 	orr.w	r2, r2, #2
2000425c:	615a      	str	r2, [r3, #20]

    /* Update the DMA channel state */
    hdma->State = HAL_DMA_STATE_READY;
2000425e:	687b      	ldr	r3, [r7, #4]
20004260:	2201      	movs	r2, #1
20004262:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

    /* Check DMA channel transfer mode */
    if ((hdma->Mode & DMA_LINKEDLIST) == DMA_LINKEDLIST)
20004266:	687b      	ldr	r3, [r7, #4]
20004268:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
2000426a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
2000426e:	2b00      	cmp	r3, #0
20004270:	d003      	beq.n	2000427a <HAL_DMA_IRQHandler+0x29c>
    {
      /* Update the linked-list queue state */
      hdma->LinkedListQueue->State = HAL_DMA_QUEUE_STATE_READY;
20004272:	687b      	ldr	r3, [r7, #4]
20004274:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
20004276:	2201      	movs	r2, #1
20004278:	731a      	strb	r2, [r3, #12]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
2000427a:	687b      	ldr	r3, [r7, #4]
2000427c:	2200      	movs	r2, #0
2000427e:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c

    /* Check transfer error callback */
    if (hdma->XferErrorCallback != NULL)
20004282:	687b      	ldr	r3, [r7, #4]
20004284:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
20004286:	2b00      	cmp	r3, #0
20004288:	d007      	beq.n	2000429a <HAL_DMA_IRQHandler+0x2bc>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
2000428a:	687b      	ldr	r3, [r7, #4]
2000428c:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
2000428e:	6878      	ldr	r0, [r7, #4]
20004290:	4798      	blx	r3
20004292:	e002      	b.n	2000429a <HAL_DMA_IRQHandler+0x2bc>
    return; /* the global interrupt flag for the current channel is down , nothing to do */
20004294:	bf00      	nop
20004296:	e000      	b.n	2000429a <HAL_DMA_IRQHandler+0x2bc>
        return;
20004298:	bf00      	nop
    }
  }
}
2000429a:	3718      	adds	r7, #24
2000429c:	46bd      	mov	sp, r7
2000429e:	bd80      	pop	{r7, pc}

200042a0 <HAL_DMA_RegisterCallback>:
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_DMA_RegisterCallback(DMA_HandleTypeDef *const hdma,
                                           HAL_DMA_CallbackIDTypeDef CallbackID,
                                           void (*const pCallback)(DMA_HandleTypeDef *const _hdma))
{
200042a0:	b480      	push	{r7}
200042a2:	b087      	sub	sp, #28
200042a4:	af00      	add	r7, sp, #0
200042a6:	60f8      	str	r0, [r7, #12]
200042a8:	460b      	mov	r3, r1
200042aa:	607a      	str	r2, [r7, #4]
200042ac:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef status = HAL_OK;
200042ae:	2300      	movs	r3, #0
200042b0:	75fb      	strb	r3, [r7, #23]

  /* Check the DMA peripheral handle parameter */
  if (hdma == NULL)
200042b2:	68fb      	ldr	r3, [r7, #12]
200042b4:	2b00      	cmp	r3, #0
200042b6:	d101      	bne.n	200042bc <HAL_DMA_RegisterCallback+0x1c>
  {
    return HAL_ERROR;
200042b8:	2301      	movs	r3, #1
200042ba:	e02f      	b.n	2000431c <HAL_DMA_RegisterCallback+0x7c>
  }

  /* Check DMA channel state */
  if (hdma->State == HAL_DMA_STATE_READY)
200042bc:	68fb      	ldr	r3, [r7, #12]
200042be:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
200042c2:	b2db      	uxtb	r3, r3
200042c4:	2b01      	cmp	r3, #1
200042c6:	d126      	bne.n	20004316 <HAL_DMA_RegisterCallback+0x76>
  {
    /* Check callback ID */
    switch (CallbackID)
200042c8:	7afb      	ldrb	r3, [r7, #11]
200042ca:	2b04      	cmp	r3, #4
200042cc:	d820      	bhi.n	20004310 <HAL_DMA_RegisterCallback+0x70>
200042ce:	a201      	add	r2, pc, #4	@ (adr r2, 200042d4 <HAL_DMA_RegisterCallback+0x34>)
200042d0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
200042d4:	200042e9 	.word	0x200042e9
200042d8:	200042f1 	.word	0x200042f1
200042dc:	200042f9 	.word	0x200042f9
200042e0:	20004301 	.word	0x20004301
200042e4:	20004309 	.word	0x20004309
    {
      case HAL_DMA_XFER_CPLT_CB_ID:
      {
        /* Register transfer complete callback */
        hdma->XferCpltCallback = pCallback;
200042e8:	68fb      	ldr	r3, [r7, #12]
200042ea:	687a      	ldr	r2, [r7, #4]
200042ec:	661a      	str	r2, [r3, #96]	@ 0x60
        break;
200042ee:	e014      	b.n	2000431a <HAL_DMA_RegisterCallback+0x7a>
      }

      case HAL_DMA_XFER_HALFCPLT_CB_ID:
      {
        /* Register half transfer callback */
        hdma->XferHalfCpltCallback = pCallback;
200042f0:	68fb      	ldr	r3, [r7, #12]
200042f2:	687a      	ldr	r2, [r7, #4]
200042f4:	665a      	str	r2, [r3, #100]	@ 0x64
        break;
200042f6:	e010      	b.n	2000431a <HAL_DMA_RegisterCallback+0x7a>
      }

      case HAL_DMA_XFER_ERROR_CB_ID:
      {
        /* Register transfer error callback */
        hdma->XferErrorCallback = pCallback;
200042f8:	68fb      	ldr	r3, [r7, #12]
200042fa:	687a      	ldr	r2, [r7, #4]
200042fc:	669a      	str	r2, [r3, #104]	@ 0x68
        break;
200042fe:	e00c      	b.n	2000431a <HAL_DMA_RegisterCallback+0x7a>
      }

      case HAL_DMA_XFER_ABORT_CB_ID:
      {
        /* Register abort callback */
        hdma->XferAbortCallback = pCallback;
20004300:	68fb      	ldr	r3, [r7, #12]
20004302:	687a      	ldr	r2, [r7, #4]
20004304:	66da      	str	r2, [r3, #108]	@ 0x6c
        break;
20004306:	e008      	b.n	2000431a <HAL_DMA_RegisterCallback+0x7a>
      }

      case HAL_DMA_XFER_SUSPEND_CB_ID:
      {
        /* Register suspend callback */
        hdma->XferSuspendCallback = pCallback;
20004308:	68fb      	ldr	r3, [r7, #12]
2000430a:	687a      	ldr	r2, [r7, #4]
2000430c:	671a      	str	r2, [r3, #112]	@ 0x70
        break;
2000430e:	e004      	b.n	2000431a <HAL_DMA_RegisterCallback+0x7a>
      }

      default:
      {
        /* Update error status */
        status = HAL_ERROR;
20004310:	2301      	movs	r3, #1
20004312:	75fb      	strb	r3, [r7, #23]
        break;
20004314:	e001      	b.n	2000431a <HAL_DMA_RegisterCallback+0x7a>
    }
  }
  else
  {
    /* Update error status */
    status =  HAL_ERROR;
20004316:	2301      	movs	r3, #1
20004318:	75fb      	strb	r3, [r7, #23]
  }

  return status;
2000431a:	7dfb      	ldrb	r3, [r7, #23]
}
2000431c:	4618      	mov	r0, r3
2000431e:	371c      	adds	r7, #28
20004320:	46bd      	mov	sp, r7
20004322:	f85d 7b04 	ldr.w	r7, [sp], #4
20004326:	4770      	bx	lr

20004328 <HAL_DMA_UnRegisterCallback>:
  * @param  CallbackID : User Callback identifier which could be a value of HAL_DMA_CallbackIDTypeDef enum.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_DMA_UnRegisterCallback(DMA_HandleTypeDef *const hdma,
                                             HAL_DMA_CallbackIDTypeDef CallbackID)
{
20004328:	b480      	push	{r7}
2000432a:	b085      	sub	sp, #20
2000432c:	af00      	add	r7, sp, #0
2000432e:	6078      	str	r0, [r7, #4]
20004330:	460b      	mov	r3, r1
20004332:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef status = HAL_OK;
20004334:	2300      	movs	r3, #0
20004336:	73fb      	strb	r3, [r7, #15]

  /* Check the DMA peripheral handle parameter */
  if (hdma == NULL)
20004338:	687b      	ldr	r3, [r7, #4]
2000433a:	2b00      	cmp	r3, #0
2000433c:	d101      	bne.n	20004342 <HAL_DMA_UnRegisterCallback+0x1a>
  {
    return HAL_ERROR;
2000433e:	2301      	movs	r3, #1
20004340:	e042      	b.n	200043c8 <HAL_DMA_UnRegisterCallback+0xa0>
  }

  /* Check DMA channel state */
  if (hdma->State == HAL_DMA_STATE_READY)
20004342:	687b      	ldr	r3, [r7, #4]
20004344:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
20004348:	b2db      	uxtb	r3, r3
2000434a:	2b01      	cmp	r3, #1
2000434c:	d139      	bne.n	200043c2 <HAL_DMA_UnRegisterCallback+0x9a>
  {
    /* Check callback ID */
    switch (CallbackID)
2000434e:	78fb      	ldrb	r3, [r7, #3]
20004350:	2b05      	cmp	r3, #5
20004352:	d833      	bhi.n	200043bc <HAL_DMA_UnRegisterCallback+0x94>
20004354:	a201      	add	r2, pc, #4	@ (adr r2, 2000435c <HAL_DMA_UnRegisterCallback+0x34>)
20004356:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
2000435a:	bf00      	nop
2000435c:	20004375 	.word	0x20004375
20004360:	2000437d 	.word	0x2000437d
20004364:	20004385 	.word	0x20004385
20004368:	2000438d 	.word	0x2000438d
2000436c:	20004395 	.word	0x20004395
20004370:	2000439d 	.word	0x2000439d
    {
      case HAL_DMA_XFER_CPLT_CB_ID:
      {
        /* UnRegister transfer complete callback */
        hdma->XferCpltCallback = NULL;
20004374:	687b      	ldr	r3, [r7, #4]
20004376:	2200      	movs	r2, #0
20004378:	661a      	str	r2, [r3, #96]	@ 0x60
        break;
2000437a:	e024      	b.n	200043c6 <HAL_DMA_UnRegisterCallback+0x9e>
      }

      case HAL_DMA_XFER_HALFCPLT_CB_ID:
      {
        /* UnRegister half transfer callback */
        hdma->XferHalfCpltCallback = NULL;
2000437c:	687b      	ldr	r3, [r7, #4]
2000437e:	2200      	movs	r2, #0
20004380:	665a      	str	r2, [r3, #100]	@ 0x64
        break;
20004382:	e020      	b.n	200043c6 <HAL_DMA_UnRegisterCallback+0x9e>
      }

      case HAL_DMA_XFER_ERROR_CB_ID:
      {
        /* UnRegister transfer error callback */
        hdma->XferErrorCallback = NULL;
20004384:	687b      	ldr	r3, [r7, #4]
20004386:	2200      	movs	r2, #0
20004388:	669a      	str	r2, [r3, #104]	@ 0x68
        break;
2000438a:	e01c      	b.n	200043c6 <HAL_DMA_UnRegisterCallback+0x9e>
      }

      case HAL_DMA_XFER_ABORT_CB_ID:
      {
        /* UnRegister abort callback */
        hdma->XferAbortCallback = NULL;
2000438c:	687b      	ldr	r3, [r7, #4]
2000438e:	2200      	movs	r2, #0
20004390:	66da      	str	r2, [r3, #108]	@ 0x6c
        break;
20004392:	e018      	b.n	200043c6 <HAL_DMA_UnRegisterCallback+0x9e>
      }

      case HAL_DMA_XFER_SUSPEND_CB_ID:
      {
        /* UnRegister suspend callback */
        hdma->XferSuspendCallback = NULL;
20004394:	687b      	ldr	r3, [r7, #4]
20004396:	2200      	movs	r2, #0
20004398:	671a      	str	r2, [r3, #112]	@ 0x70
        break;
2000439a:	e014      	b.n	200043c6 <HAL_DMA_UnRegisterCallback+0x9e>
      }

      case HAL_DMA_XFER_ALL_CB_ID:
      {
        /* UnRegister all available callbacks */
        hdma->XferCpltCallback     = NULL;
2000439c:	687b      	ldr	r3, [r7, #4]
2000439e:	2200      	movs	r2, #0
200043a0:	661a      	str	r2, [r3, #96]	@ 0x60
        hdma->XferHalfCpltCallback = NULL;
200043a2:	687b      	ldr	r3, [r7, #4]
200043a4:	2200      	movs	r2, #0
200043a6:	665a      	str	r2, [r3, #100]	@ 0x64
        hdma->XferErrorCallback    = NULL;
200043a8:	687b      	ldr	r3, [r7, #4]
200043aa:	2200      	movs	r2, #0
200043ac:	669a      	str	r2, [r3, #104]	@ 0x68
        hdma->XferAbortCallback    = NULL;
200043ae:	687b      	ldr	r3, [r7, #4]
200043b0:	2200      	movs	r2, #0
200043b2:	66da      	str	r2, [r3, #108]	@ 0x6c
        hdma->XferSuspendCallback  = NULL;
200043b4:	687b      	ldr	r3, [r7, #4]
200043b6:	2200      	movs	r2, #0
200043b8:	671a      	str	r2, [r3, #112]	@ 0x70
        break;
200043ba:	e004      	b.n	200043c6 <HAL_DMA_UnRegisterCallback+0x9e>
      }

      default:
      {
        /* Update error status */
        status = HAL_ERROR;
200043bc:	2301      	movs	r3, #1
200043be:	73fb      	strb	r3, [r7, #15]
        break;
200043c0:	e001      	b.n	200043c6 <HAL_DMA_UnRegisterCallback+0x9e>
    }
  }
  else
  {
    /* Update error status */
    status = HAL_ERROR;
200043c2:	2301      	movs	r3, #1
200043c4:	73fb      	strb	r3, [r7, #15]
  }

  return status;
200043c6:	7bfb      	ldrb	r3, [r7, #15]
}
200043c8:	4618      	mov	r0, r3
200043ca:	3714      	adds	r7, #20
200043cc:	46bd      	mov	sp, r7
200043ce:	f85d 7b04 	ldr.w	r7, [sp], #4
200043d2:	4770      	bx	lr

200043d4 <HAL_DMA_GetState>:
  * @param  hdma : Pointer to a DMA_HandleTypeDef structure that contains the configuration information for the
  *                specified DMA Channel.
  * @retval DMA state.
  */
HAL_DMA_StateTypeDef HAL_DMA_GetState(DMA_HandleTypeDef const *const hdma)
{
200043d4:	b480      	push	{r7}
200043d6:	b083      	sub	sp, #12
200043d8:	af00      	add	r7, sp, #0
200043da:	6078      	str	r0, [r7, #4]
  /* Return the DMA channel state */
  return hdma->State;
200043dc:	687b      	ldr	r3, [r7, #4]
200043de:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
200043e2:	b2db      	uxtb	r3, r3
}
200043e4:	4618      	mov	r0, r3
200043e6:	370c      	adds	r7, #12
200043e8:	46bd      	mov	sp, r7
200043ea:	f85d 7b04 	ldr.w	r7, [sp], #4
200043ee:	4770      	bx	lr

200043f0 <HAL_DMA_GetError>:
  * @param  hdma : Pointer to a DMA_HandleTypeDef structure that contains the configuration information for the
  *                specified DMA Channel.
  * @retval DMA Error Code.
  */
uint32_t HAL_DMA_GetError(DMA_HandleTypeDef const *const hdma)
{
200043f0:	b480      	push	{r7}
200043f2:	b083      	sub	sp, #12
200043f4:	af00      	add	r7, sp, #0
200043f6:	6078      	str	r0, [r7, #4]
  /* Return the DMA channel error code */
  return hdma->ErrorCode;
200043f8:	687b      	ldr	r3, [r7, #4]
200043fa:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
200043fc:	4618      	mov	r0, r3
200043fe:	370c      	adds	r7, #12
20004400:	46bd      	mov	sp, r7
20004402:	f85d 7b04 	ldr.w	r7, [sp], #4
20004406:	4770      	bx	lr

20004408 <HAL_DMA_ConfigChannelAttributes>:
  * @param  ChannelAttributes : Specifies the DMA channel secure/privilege attributes.
  *                             This parameter can be a one or a combination of @ref DMA_Channel_Attributes.
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_DMA_ConfigChannelAttributes(DMA_HandleTypeDef *const hdma, uint32_t ChannelAttributes)
{
20004408:	b480      	push	{r7}
2000440a:	b085      	sub	sp, #20
2000440c:	af00      	add	r7, sp, #0
2000440e:	6078      	str	r0, [r7, #4]
20004410:	6039      	str	r1, [r7, #0]
  DMA_TypeDef *p_dma_instance;
  uint32_t channel_idx;

  /* Check the DMA peripheral handle parameter */
  if (hdma == NULL)
20004412:	687b      	ldr	r3, [r7, #4]
20004414:	2b00      	cmp	r3, #0
20004416:	d101      	bne.n	2000441c <HAL_DMA_ConfigChannelAttributes+0x14>
  {
    return HAL_ERROR;
20004418:	2301      	movs	r3, #1
2000441a:	e02b      	b.n	20004474 <HAL_DMA_ConfigChannelAttributes+0x6c>

  /* Check the parameters */
  assert_param(IS_DMA_ATTRIBUTES(ChannelAttributes));

  /* Get DMA instance */
  p_dma_instance = GET_DMA_INSTANCE(hdma);
2000441c:	687b      	ldr	r3, [r7, #4]
2000441e:	681b      	ldr	r3, [r3, #0]
20004420:	f423 637f 	bic.w	r3, r3, #4080	@ 0xff0
20004424:	f023 030f 	bic.w	r3, r3, #15
20004428:	60fb      	str	r3, [r7, #12]

  /* Get channel index */
  channel_idx = 1UL << (GET_DMA_CHANNEL(hdma) & 0x1FU);
2000442a:	687b      	ldr	r3, [r7, #4]
2000442c:	681b      	ldr	r3, [r3, #0]
2000442e:	f3c3 030b 	ubfx	r3, r3, #0, #12
20004432:	3b50      	subs	r3, #80	@ 0x50
20004434:	09db      	lsrs	r3, r3, #7
20004436:	f003 031f 	and.w	r3, r3, #31
2000443a:	2201      	movs	r2, #1
2000443c:	fa02 f303 	lsl.w	r3, r2, r3
20004440:	60bb      	str	r3, [r7, #8]

  /* Check DMA channel privilege attribute management */
  if ((ChannelAttributes & DMA_CHANNEL_ATTR_PRIV_MASK) == DMA_CHANNEL_ATTR_PRIV_MASK)
20004442:	683b      	ldr	r3, [r7, #0]
20004444:	f003 0310 	and.w	r3, r3, #16
20004448:	2b00      	cmp	r3, #0
2000444a:	d012      	beq.n	20004472 <HAL_DMA_ConfigChannelAttributes+0x6a>
  {
    /* Configure DMA channel privilege attribute */
    if ((ChannelAttributes & DMA_CHANNEL_PRIV) == DMA_CHANNEL_PRIV)
2000444c:	683b      	ldr	r3, [r7, #0]
2000444e:	f003 0311 	and.w	r3, r3, #17
20004452:	2b11      	cmp	r3, #17
20004454:	d106      	bne.n	20004464 <HAL_DMA_ConfigChannelAttributes+0x5c>
    {
      p_dma_instance->PRIVCFGR |= channel_idx;
20004456:	68fb      	ldr	r3, [r7, #12]
20004458:	685a      	ldr	r2, [r3, #4]
2000445a:	68bb      	ldr	r3, [r7, #8]
2000445c:	431a      	orrs	r2, r3
2000445e:	68fb      	ldr	r3, [r7, #12]
20004460:	605a      	str	r2, [r3, #4]
20004462:	e006      	b.n	20004472 <HAL_DMA_ConfigChannelAttributes+0x6a>
    }
    else
    {
      p_dma_instance->PRIVCFGR &= (~channel_idx);
20004464:	68fb      	ldr	r3, [r7, #12]
20004466:	685a      	ldr	r2, [r3, #4]
20004468:	68bb      	ldr	r3, [r7, #8]
2000446a:	43db      	mvns	r3, r3
2000446c:	401a      	ands	r2, r3
2000446e:	68fb      	ldr	r3, [r7, #12]
20004470:	605a      	str	r2, [r3, #4]
      hdma->Instance->CTR1 &= (~DMA_CTR1_DSEC);
    }
  }
#endif /* (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U) */

  return HAL_OK;
20004472:	2300      	movs	r3, #0
}
20004474:	4618      	mov	r0, r3
20004476:	3714      	adds	r7, #20
20004478:	46bd      	mov	sp, r7
2000447a:	f85d 7b04 	ldr.w	r7, [sp], #4
2000447e:	4770      	bx	lr

20004480 <HAL_DMA_GetConfigChannelAttributes>:
  * @param  pChannelAttributes : Pointer to the returned attributes.
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_DMA_GetConfigChannelAttributes(DMA_HandleTypeDef const *const hdma,
                                                     uint32_t *const pChannelAttributes)
{
20004480:	b480      	push	{r7}
20004482:	b087      	sub	sp, #28
20004484:	af00      	add	r7, sp, #0
20004486:	6078      	str	r0, [r7, #4]
20004488:	6039      	str	r1, [r7, #0]
  const DMA_TypeDef *p_dma_instance;
  uint32_t attributes;
  uint32_t channel_idx;

  /* Check the DMA peripheral handle and channel attributes parameters */
  if ((hdma == NULL) || (pChannelAttributes == NULL))
2000448a:	687b      	ldr	r3, [r7, #4]
2000448c:	2b00      	cmp	r3, #0
2000448e:	d002      	beq.n	20004496 <HAL_DMA_GetConfigChannelAttributes+0x16>
20004490:	683b      	ldr	r3, [r7, #0]
20004492:	2b00      	cmp	r3, #0
20004494:	d101      	bne.n	2000449a <HAL_DMA_GetConfigChannelAttributes+0x1a>
  {
    return HAL_ERROR;
20004496:	2301      	movs	r3, #1
20004498:	e044      	b.n	20004524 <HAL_DMA_GetConfigChannelAttributes+0xa4>
  }

  /* Get DMA instance */
  p_dma_instance = GET_DMA_INSTANCE(hdma);
2000449a:	687b      	ldr	r3, [r7, #4]
2000449c:	681b      	ldr	r3, [r3, #0]
2000449e:	f423 637f 	bic.w	r3, r3, #4080	@ 0xff0
200044a2:	f023 030f 	bic.w	r3, r3, #15
200044a6:	617b      	str	r3, [r7, #20]

  /* Get channel index */
  channel_idx = 1UL << (GET_DMA_CHANNEL(hdma) & 0x1FU);
200044a8:	687b      	ldr	r3, [r7, #4]
200044aa:	681b      	ldr	r3, [r3, #0]
200044ac:	f3c3 030b 	ubfx	r3, r3, #0, #12
200044b0:	3b50      	subs	r3, #80	@ 0x50
200044b2:	09db      	lsrs	r3, r3, #7
200044b4:	f003 031f 	and.w	r3, r3, #31
200044b8:	2201      	movs	r2, #1
200044ba:	fa02 f303 	lsl.w	r3, r2, r3
200044be:	613b      	str	r3, [r7, #16]

  /* Get DMA channel privilege attribute */
  attributes = ((p_dma_instance->PRIVCFGR & channel_idx) == 0U) ? DMA_CHANNEL_NPRIV : DMA_CHANNEL_PRIV;
200044c0:	697b      	ldr	r3, [r7, #20]
200044c2:	685a      	ldr	r2, [r3, #4]
200044c4:	693b      	ldr	r3, [r7, #16]
200044c6:	4013      	ands	r3, r2
200044c8:	2b00      	cmp	r3, #0
200044ca:	d101      	bne.n	200044d0 <HAL_DMA_GetConfigChannelAttributes+0x50>
200044cc:	2310      	movs	r3, #16
200044ce:	e000      	b.n	200044d2 <HAL_DMA_GetConfigChannelAttributes+0x52>
200044d0:	2311      	movs	r3, #17
200044d2:	60fb      	str	r3, [r7, #12]

  /* Get DMA channel security attribute */
  attributes |= ((p_dma_instance->SECCFGR & channel_idx) == 0U) ? DMA_CHANNEL_NSEC : DMA_CHANNEL_SEC;
200044d4:	697b      	ldr	r3, [r7, #20]
200044d6:	681a      	ldr	r2, [r3, #0]
200044d8:	693b      	ldr	r3, [r7, #16]
200044da:	4013      	ands	r3, r2
200044dc:	2b00      	cmp	r3, #0
200044de:	d101      	bne.n	200044e4 <HAL_DMA_GetConfigChannelAttributes+0x64>
200044e0:	2320      	movs	r3, #32
200044e2:	e000      	b.n	200044e6 <HAL_DMA_GetConfigChannelAttributes+0x66>
200044e4:	2322      	movs	r3, #34	@ 0x22
200044e6:	68fa      	ldr	r2, [r7, #12]
200044e8:	4313      	orrs	r3, r2
200044ea:	60fb      	str	r3, [r7, #12]

  /* Get DMA channel source security attribute */
  attributes |= ((hdma->Instance->CTR1 & DMA_CTR1_SSEC) == 0U) ? DMA_CHANNEL_SRC_NSEC : DMA_CHANNEL_SRC_SEC;
200044ec:	687b      	ldr	r3, [r7, #4]
200044ee:	681b      	ldr	r3, [r3, #0]
200044f0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
200044f2:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
200044f6:	2b00      	cmp	r3, #0
200044f8:	d101      	bne.n	200044fe <HAL_DMA_GetConfigChannelAttributes+0x7e>
200044fa:	2340      	movs	r3, #64	@ 0x40
200044fc:	e000      	b.n	20004500 <HAL_DMA_GetConfigChannelAttributes+0x80>
200044fe:	2344      	movs	r3, #68	@ 0x44
20004500:	68fa      	ldr	r2, [r7, #12]
20004502:	4313      	orrs	r3, r2
20004504:	60fb      	str	r3, [r7, #12]

  /* Get DMA channel destination security attribute */
  attributes |= ((hdma->Instance->CTR1 & DMA_CTR1_DSEC) == 0U) ? DMA_CHANNEL_DEST_NSEC : DMA_CHANNEL_DEST_SEC;
20004506:	687b      	ldr	r3, [r7, #4]
20004508:	681b      	ldr	r3, [r3, #0]
2000450a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
2000450c:	2b00      	cmp	r3, #0
2000450e:	db01      	blt.n	20004514 <HAL_DMA_GetConfigChannelAttributes+0x94>
20004510:	2380      	movs	r3, #128	@ 0x80
20004512:	e000      	b.n	20004516 <HAL_DMA_GetConfigChannelAttributes+0x96>
20004514:	2388      	movs	r3, #136	@ 0x88
20004516:	68fa      	ldr	r2, [r7, #12]
20004518:	4313      	orrs	r3, r2
2000451a:	60fb      	str	r3, [r7, #12]

  /* return value */
  *pChannelAttributes = attributes;
2000451c:	683b      	ldr	r3, [r7, #0]
2000451e:	68fa      	ldr	r2, [r7, #12]
20004520:	601a      	str	r2, [r3, #0]

  return HAL_OK;
20004522:	2300      	movs	r3, #0
}
20004524:	4618      	mov	r0, r3
20004526:	371c      	adds	r7, #28
20004528:	46bd      	mov	sp, r7
2000452a:	f85d 7b04 	ldr.w	r7, [sp], #4
2000452e:	4770      	bx	lr

20004530 <HAL_DMA_GetLockChannelAttributes>:
  * @param  pLockState : Pointer to lock state (returned value can be DMA_CHANNEL_ATTRIBUTE_UNLOCKED or
  *                      DMA_CHANNEL_ATTRIBUTE_LOCKED).
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_DMA_GetLockChannelAttributes(DMA_HandleTypeDef const *const hdma, uint32_t *const pLockState)
{
20004530:	b480      	push	{r7}
20004532:	b085      	sub	sp, #20
20004534:	af00      	add	r7, sp, #0
20004536:	6078      	str	r0, [r7, #4]
20004538:	6039      	str	r1, [r7, #0]
  const DMA_TypeDef *p_dma_instance;
  uint32_t channel_idx;

  /* Check the DMA peripheral handle and lock state parameters */
  if ((hdma == NULL) || (pLockState == NULL))
2000453a:	687b      	ldr	r3, [r7, #4]
2000453c:	2b00      	cmp	r3, #0
2000453e:	d002      	beq.n	20004546 <HAL_DMA_GetLockChannelAttributes+0x16>
20004540:	683b      	ldr	r3, [r7, #0]
20004542:	2b00      	cmp	r3, #0
20004544:	d101      	bne.n	2000454a <HAL_DMA_GetLockChannelAttributes+0x1a>
  {
    return HAL_ERROR;
20004546:	2301      	movs	r3, #1
20004548:	e01f      	b.n	2000458a <HAL_DMA_GetLockChannelAttributes+0x5a>
  }

  /* Get DMA instance */
  p_dma_instance = GET_DMA_INSTANCE(hdma);
2000454a:	687b      	ldr	r3, [r7, #4]
2000454c:	681b      	ldr	r3, [r3, #0]
2000454e:	f423 637f 	bic.w	r3, r3, #4080	@ 0xff0
20004552:	f023 030f 	bic.w	r3, r3, #15
20004556:	60fb      	str	r3, [r7, #12]

  /* Get channel index */
  channel_idx = 1UL << (GET_DMA_CHANNEL(hdma) & 0x1FU);
20004558:	687b      	ldr	r3, [r7, #4]
2000455a:	681b      	ldr	r3, [r3, #0]
2000455c:	f3c3 030b 	ubfx	r3, r3, #0, #12
20004560:	3b50      	subs	r3, #80	@ 0x50
20004562:	09db      	lsrs	r3, r3, #7
20004564:	f003 031f 	and.w	r3, r3, #31
20004568:	2201      	movs	r2, #1
2000456a:	fa02 f303 	lsl.w	r3, r2, r3
2000456e:	60bb      	str	r3, [r7, #8]

  /* Get channel lock attribute state */
  *pLockState = ((p_dma_instance->RCFGLOCKR & channel_idx) == 0U) ? DMA_CHANNEL_ATTRIBUTE_UNLOCKED : \
20004570:	68fb      	ldr	r3, [r7, #12]
20004572:	689a      	ldr	r2, [r3, #8]
20004574:	68bb      	ldr	r3, [r7, #8]
20004576:	4013      	ands	r3, r2
20004578:	2b00      	cmp	r3, #0
2000457a:	bf14      	ite	ne
2000457c:	2301      	movne	r3, #1
2000457e:	2300      	moveq	r3, #0
20004580:	b2db      	uxtb	r3, r3
20004582:	461a      	mov	r2, r3
20004584:	683b      	ldr	r3, [r7, #0]
20004586:	601a      	str	r2, [r3, #0]
                DMA_CHANNEL_ATTRIBUTE_LOCKED;

  return HAL_OK;
20004588:	2300      	movs	r3, #0
}
2000458a:	4618      	mov	r0, r3
2000458c:	3714      	adds	r7, #20
2000458e:	46bd      	mov	sp, r7
20004590:	f85d 7b04 	ldr.w	r7, [sp], #4
20004594:	4770      	bx	lr

20004596 <DMA_SetConfig>:
  */
static void DMA_SetConfig(DMA_HandleTypeDef const *const hdma,
                          uint32_t SrcAddress,
                          uint32_t DstAddress,
                          uint32_t SrcDataSize)
{
20004596:	b480      	push	{r7}
20004598:	b085      	sub	sp, #20
2000459a:	af00      	add	r7, sp, #0
2000459c:	60f8      	str	r0, [r7, #12]
2000459e:	60b9      	str	r1, [r7, #8]
200045a0:	607a      	str	r2, [r7, #4]
200045a2:	603b      	str	r3, [r7, #0]
  /* Configure the DMA channel data size */
  MODIFY_REG(hdma->Instance->CBR1, DMA_CBR1_BNDT, (SrcDataSize & DMA_CBR1_BNDT));
200045a4:	68fb      	ldr	r3, [r7, #12]
200045a6:	681b      	ldr	r3, [r3, #0]
200045a8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
200045aa:	0c1b      	lsrs	r3, r3, #16
200045ac:	041b      	lsls	r3, r3, #16
200045ae:	683a      	ldr	r2, [r7, #0]
200045b0:	b291      	uxth	r1, r2
200045b2:	68fa      	ldr	r2, [r7, #12]
200045b4:	6812      	ldr	r2, [r2, #0]
200045b6:	430b      	orrs	r3, r1
200045b8:	6493      	str	r3, [r2, #72]	@ 0x48

  /* Clear all interrupt flags */
  __HAL_DMA_CLEAR_FLAG(hdma, DMA_FLAG_TC | DMA_FLAG_HT | DMA_FLAG_DTE | DMA_FLAG_ULE | DMA_FLAG_USE | DMA_FLAG_SUSP |
200045ba:	68fb      	ldr	r3, [r7, #12]
200045bc:	681b      	ldr	r3, [r3, #0]
200045be:	f44f 42fe 	mov.w	r2, #32512	@ 0x7f00
200045c2:	60da      	str	r2, [r3, #12]
                       DMA_FLAG_TO);

  /* Configure DMA channel source address */
  hdma->Instance->CSAR = SrcAddress;
200045c4:	68fb      	ldr	r3, [r7, #12]
200045c6:	681b      	ldr	r3, [r3, #0]
200045c8:	68ba      	ldr	r2, [r7, #8]
200045ca:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Configure DMA channel destination address */
  hdma->Instance->CDAR = DstAddress;
200045cc:	68fb      	ldr	r3, [r7, #12]
200045ce:	681b      	ldr	r3, [r3, #0]
200045d0:	687a      	ldr	r2, [r7, #4]
200045d2:	651a      	str	r2, [r3, #80]	@ 0x50
}
200045d4:	bf00      	nop
200045d6:	3714      	adds	r7, #20
200045d8:	46bd      	mov	sp, r7
200045da:	f85d 7b04 	ldr.w	r7, [sp], #4
200045de:	4770      	bx	lr

200045e0 <DMA_Init>:
  * @param  hdma : pointer to a DMA_HandleTypeDef structure that contains the configuration information for the
  *                specified DMA Channel.
  * @retval None.
  */
static void DMA_Init(DMA_HandleTypeDef const *const hdma)
{
200045e0:	b480      	push	{r7}
200045e2:	b085      	sub	sp, #20
200045e4:	af00      	add	r7, sp, #0
200045e6:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  /* Prepare DMA Channel Control Register (CCR) value *****************************************************************/
  tmpreg = hdma->Init.Priority;
200045e8:	687b      	ldr	r3, [r7, #4]
200045ea:	6a1b      	ldr	r3, [r3, #32]
200045ec:	60fb      	str	r3, [r7, #12]

  /* Write DMA Channel Control Register (CCR) */
  MODIFY_REG(hdma->Instance->CCR, DMA_CCR_PRIO | DMA_CCR_LAP | DMA_CCR_LSM, tmpreg);
200045ee:	687b      	ldr	r3, [r7, #4]
200045f0:	681b      	ldr	r3, [r3, #0]
200045f2:	695b      	ldr	r3, [r3, #20]
200045f4:	f423 0143 	bic.w	r1, r3, #12779520	@ 0xc30000
200045f8:	687b      	ldr	r3, [r7, #4]
200045fa:	681b      	ldr	r3, [r3, #0]
200045fc:	68fa      	ldr	r2, [r7, #12]
200045fe:	430a      	orrs	r2, r1
20004600:	615a      	str	r2, [r3, #20]

  /* Prepare DMA Channel Transfer Register (CTR1) value ***************************************************************/
  tmpreg = hdma->Init.DestInc | hdma->Init.DestDataWidth | hdma->Init.SrcInc | hdma->Init.SrcDataWidth;
20004602:	687b      	ldr	r3, [r7, #4]
20004604:	695a      	ldr	r2, [r3, #20]
20004606:	687b      	ldr	r3, [r7, #4]
20004608:	69db      	ldr	r3, [r3, #28]
2000460a:	431a      	orrs	r2, r3
2000460c:	687b      	ldr	r3, [r7, #4]
2000460e:	691b      	ldr	r3, [r3, #16]
20004610:	431a      	orrs	r2, r3
20004612:	687b      	ldr	r3, [r7, #4]
20004614:	699b      	ldr	r3, [r3, #24]
20004616:	4313      	orrs	r3, r2
20004618:	60fb      	str	r3, [r7, #12]

  /* Add parameters specific to GPDMA */
  if (IS_GPDMA_INSTANCE(hdma->Instance) != 0U)
2000461a:	687b      	ldr	r3, [r7, #4]
2000461c:	681b      	ldr	r3, [r3, #0]
2000461e:	4a53      	ldr	r2, [pc, #332]	@ (2000476c <DMA_Init+0x18c>)
20004620:	4293      	cmp	r3, r2
20004622:	f000 80a0 	beq.w	20004766 <DMA_Init+0x186>
20004626:	687b      	ldr	r3, [r7, #4]
20004628:	681b      	ldr	r3, [r3, #0]
2000462a:	4a51      	ldr	r2, [pc, #324]	@ (20004770 <DMA_Init+0x190>)
2000462c:	4293      	cmp	r3, r2
2000462e:	f000 809a 	beq.w	20004766 <DMA_Init+0x186>
20004632:	687b      	ldr	r3, [r7, #4]
20004634:	681b      	ldr	r3, [r3, #0]
20004636:	4a4f      	ldr	r2, [pc, #316]	@ (20004774 <DMA_Init+0x194>)
20004638:	4293      	cmp	r3, r2
2000463a:	f000 8094 	beq.w	20004766 <DMA_Init+0x186>
2000463e:	687b      	ldr	r3, [r7, #4]
20004640:	681b      	ldr	r3, [r3, #0]
20004642:	4a4d      	ldr	r2, [pc, #308]	@ (20004778 <DMA_Init+0x198>)
20004644:	4293      	cmp	r3, r2
20004646:	f000 808e 	beq.w	20004766 <DMA_Init+0x186>
2000464a:	687b      	ldr	r3, [r7, #4]
2000464c:	681b      	ldr	r3, [r3, #0]
2000464e:	4a4b      	ldr	r2, [pc, #300]	@ (2000477c <DMA_Init+0x19c>)
20004650:	4293      	cmp	r3, r2
20004652:	f000 8088 	beq.w	20004766 <DMA_Init+0x186>
20004656:	687b      	ldr	r3, [r7, #4]
20004658:	681b      	ldr	r3, [r3, #0]
2000465a:	4a49      	ldr	r2, [pc, #292]	@ (20004780 <DMA_Init+0x1a0>)
2000465c:	4293      	cmp	r3, r2
2000465e:	f000 8082 	beq.w	20004766 <DMA_Init+0x186>
20004662:	687b      	ldr	r3, [r7, #4]
20004664:	681b      	ldr	r3, [r3, #0]
20004666:	4a47      	ldr	r2, [pc, #284]	@ (20004784 <DMA_Init+0x1a4>)
20004668:	4293      	cmp	r3, r2
2000466a:	d07c      	beq.n	20004766 <DMA_Init+0x186>
2000466c:	687b      	ldr	r3, [r7, #4]
2000466e:	681b      	ldr	r3, [r3, #0]
20004670:	4a45      	ldr	r2, [pc, #276]	@ (20004788 <DMA_Init+0x1a8>)
20004672:	4293      	cmp	r3, r2
20004674:	d077      	beq.n	20004766 <DMA_Init+0x186>
20004676:	687b      	ldr	r3, [r7, #4]
20004678:	681b      	ldr	r3, [r3, #0]
2000467a:	4a44      	ldr	r2, [pc, #272]	@ (2000478c <DMA_Init+0x1ac>)
2000467c:	4293      	cmp	r3, r2
2000467e:	d072      	beq.n	20004766 <DMA_Init+0x186>
20004680:	687b      	ldr	r3, [r7, #4]
20004682:	681b      	ldr	r3, [r3, #0]
20004684:	4a42      	ldr	r2, [pc, #264]	@ (20004790 <DMA_Init+0x1b0>)
20004686:	4293      	cmp	r3, r2
20004688:	d06d      	beq.n	20004766 <DMA_Init+0x186>
2000468a:	687b      	ldr	r3, [r7, #4]
2000468c:	681b      	ldr	r3, [r3, #0]
2000468e:	4a41      	ldr	r2, [pc, #260]	@ (20004794 <DMA_Init+0x1b4>)
20004690:	4293      	cmp	r3, r2
20004692:	d068      	beq.n	20004766 <DMA_Init+0x186>
20004694:	687b      	ldr	r3, [r7, #4]
20004696:	681b      	ldr	r3, [r3, #0]
20004698:	4a3f      	ldr	r2, [pc, #252]	@ (20004798 <DMA_Init+0x1b8>)
2000469a:	4293      	cmp	r3, r2
2000469c:	d063      	beq.n	20004766 <DMA_Init+0x186>
2000469e:	687b      	ldr	r3, [r7, #4]
200046a0:	681b      	ldr	r3, [r3, #0]
200046a2:	4a3e      	ldr	r2, [pc, #248]	@ (2000479c <DMA_Init+0x1bc>)
200046a4:	4293      	cmp	r3, r2
200046a6:	d05e      	beq.n	20004766 <DMA_Init+0x186>
200046a8:	687b      	ldr	r3, [r7, #4]
200046aa:	681b      	ldr	r3, [r3, #0]
200046ac:	4a3c      	ldr	r2, [pc, #240]	@ (200047a0 <DMA_Init+0x1c0>)
200046ae:	4293      	cmp	r3, r2
200046b0:	d059      	beq.n	20004766 <DMA_Init+0x186>
200046b2:	687b      	ldr	r3, [r7, #4]
200046b4:	681b      	ldr	r3, [r3, #0]
200046b6:	4a3b      	ldr	r2, [pc, #236]	@ (200047a4 <DMA_Init+0x1c4>)
200046b8:	4293      	cmp	r3, r2
200046ba:	d054      	beq.n	20004766 <DMA_Init+0x186>
200046bc:	687b      	ldr	r3, [r7, #4]
200046be:	681b      	ldr	r3, [r3, #0]
200046c0:	4a39      	ldr	r2, [pc, #228]	@ (200047a8 <DMA_Init+0x1c8>)
200046c2:	4293      	cmp	r3, r2
200046c4:	d04f      	beq.n	20004766 <DMA_Init+0x186>
200046c6:	687b      	ldr	r3, [r7, #4]
200046c8:	681b      	ldr	r3, [r3, #0]
200046ca:	4a38      	ldr	r2, [pc, #224]	@ (200047ac <DMA_Init+0x1cc>)
200046cc:	4293      	cmp	r3, r2
200046ce:	d04a      	beq.n	20004766 <DMA_Init+0x186>
200046d0:	687b      	ldr	r3, [r7, #4]
200046d2:	681b      	ldr	r3, [r3, #0]
200046d4:	4a36      	ldr	r2, [pc, #216]	@ (200047b0 <DMA_Init+0x1d0>)
200046d6:	4293      	cmp	r3, r2
200046d8:	d045      	beq.n	20004766 <DMA_Init+0x186>
200046da:	687b      	ldr	r3, [r7, #4]
200046dc:	681b      	ldr	r3, [r3, #0]
200046de:	4a35      	ldr	r2, [pc, #212]	@ (200047b4 <DMA_Init+0x1d4>)
200046e0:	4293      	cmp	r3, r2
200046e2:	d040      	beq.n	20004766 <DMA_Init+0x186>
200046e4:	687b      	ldr	r3, [r7, #4]
200046e6:	681b      	ldr	r3, [r3, #0]
200046e8:	4a33      	ldr	r2, [pc, #204]	@ (200047b8 <DMA_Init+0x1d8>)
200046ea:	4293      	cmp	r3, r2
200046ec:	d03b      	beq.n	20004766 <DMA_Init+0x186>
200046ee:	687b      	ldr	r3, [r7, #4]
200046f0:	681b      	ldr	r3, [r3, #0]
200046f2:	4a32      	ldr	r2, [pc, #200]	@ (200047bc <DMA_Init+0x1dc>)
200046f4:	4293      	cmp	r3, r2
200046f6:	d036      	beq.n	20004766 <DMA_Init+0x186>
200046f8:	687b      	ldr	r3, [r7, #4]
200046fa:	681b      	ldr	r3, [r3, #0]
200046fc:	4a30      	ldr	r2, [pc, #192]	@ (200047c0 <DMA_Init+0x1e0>)
200046fe:	4293      	cmp	r3, r2
20004700:	d031      	beq.n	20004766 <DMA_Init+0x186>
20004702:	687b      	ldr	r3, [r7, #4]
20004704:	681b      	ldr	r3, [r3, #0]
20004706:	4a2f      	ldr	r2, [pc, #188]	@ (200047c4 <DMA_Init+0x1e4>)
20004708:	4293      	cmp	r3, r2
2000470a:	d02c      	beq.n	20004766 <DMA_Init+0x186>
2000470c:	687b      	ldr	r3, [r7, #4]
2000470e:	681b      	ldr	r3, [r3, #0]
20004710:	4a2d      	ldr	r2, [pc, #180]	@ (200047c8 <DMA_Init+0x1e8>)
20004712:	4293      	cmp	r3, r2
20004714:	d027      	beq.n	20004766 <DMA_Init+0x186>
20004716:	687b      	ldr	r3, [r7, #4]
20004718:	681b      	ldr	r3, [r3, #0]
2000471a:	4a2c      	ldr	r2, [pc, #176]	@ (200047cc <DMA_Init+0x1ec>)
2000471c:	4293      	cmp	r3, r2
2000471e:	d022      	beq.n	20004766 <DMA_Init+0x186>
20004720:	687b      	ldr	r3, [r7, #4]
20004722:	681b      	ldr	r3, [r3, #0]
20004724:	4a2a      	ldr	r2, [pc, #168]	@ (200047d0 <DMA_Init+0x1f0>)
20004726:	4293      	cmp	r3, r2
20004728:	d01d      	beq.n	20004766 <DMA_Init+0x186>
2000472a:	687b      	ldr	r3, [r7, #4]
2000472c:	681b      	ldr	r3, [r3, #0]
2000472e:	4a29      	ldr	r2, [pc, #164]	@ (200047d4 <DMA_Init+0x1f4>)
20004730:	4293      	cmp	r3, r2
20004732:	d018      	beq.n	20004766 <DMA_Init+0x186>
20004734:	687b      	ldr	r3, [r7, #4]
20004736:	681b      	ldr	r3, [r3, #0]
20004738:	4a27      	ldr	r2, [pc, #156]	@ (200047d8 <DMA_Init+0x1f8>)
2000473a:	4293      	cmp	r3, r2
2000473c:	d013      	beq.n	20004766 <DMA_Init+0x186>
2000473e:	687b      	ldr	r3, [r7, #4]
20004740:	681b      	ldr	r3, [r3, #0]
20004742:	4a26      	ldr	r2, [pc, #152]	@ (200047dc <DMA_Init+0x1fc>)
20004744:	4293      	cmp	r3, r2
20004746:	d00e      	beq.n	20004766 <DMA_Init+0x186>
20004748:	687b      	ldr	r3, [r7, #4]
2000474a:	681b      	ldr	r3, [r3, #0]
2000474c:	4a24      	ldr	r2, [pc, #144]	@ (200047e0 <DMA_Init+0x200>)
2000474e:	4293      	cmp	r3, r2
20004750:	d009      	beq.n	20004766 <DMA_Init+0x186>
20004752:	687b      	ldr	r3, [r7, #4]
20004754:	681b      	ldr	r3, [r3, #0]
20004756:	4a23      	ldr	r2, [pc, #140]	@ (200047e4 <DMA_Init+0x204>)
20004758:	4293      	cmp	r3, r2
2000475a:	d004      	beq.n	20004766 <DMA_Init+0x186>
2000475c:	687b      	ldr	r3, [r7, #4]
2000475e:	681b      	ldr	r3, [r3, #0]
20004760:	4a21      	ldr	r2, [pc, #132]	@ (200047e8 <DMA_Init+0x208>)
20004762:	4293      	cmp	r3, r2
20004764:	d142      	bne.n	200047ec <DMA_Init+0x20c>
20004766:	2301      	movs	r3, #1
20004768:	e041      	b.n	200047ee <DMA_Init+0x20e>
2000476a:	bf00      	nop
2000476c:	40020050 	.word	0x40020050
20004770:	50020050 	.word	0x50020050
20004774:	400200d0 	.word	0x400200d0
20004778:	500200d0 	.word	0x500200d0
2000477c:	40020150 	.word	0x40020150
20004780:	50020150 	.word	0x50020150
20004784:	400201d0 	.word	0x400201d0
20004788:	500201d0 	.word	0x500201d0
2000478c:	40020250 	.word	0x40020250
20004790:	50020250 	.word	0x50020250
20004794:	400202d0 	.word	0x400202d0
20004798:	500202d0 	.word	0x500202d0
2000479c:	40020350 	.word	0x40020350
200047a0:	50020350 	.word	0x50020350
200047a4:	400203d0 	.word	0x400203d0
200047a8:	500203d0 	.word	0x500203d0
200047ac:	40020450 	.word	0x40020450
200047b0:	50020450 	.word	0x50020450
200047b4:	400204d0 	.word	0x400204d0
200047b8:	500204d0 	.word	0x500204d0
200047bc:	40020550 	.word	0x40020550
200047c0:	50020550 	.word	0x50020550
200047c4:	400205d0 	.word	0x400205d0
200047c8:	500205d0 	.word	0x500205d0
200047cc:	40020650 	.word	0x40020650
200047d0:	50020650 	.word	0x50020650
200047d4:	400206d0 	.word	0x400206d0
200047d8:	500206d0 	.word	0x500206d0
200047dc:	40020750 	.word	0x40020750
200047e0:	50020750 	.word	0x50020750
200047e4:	400207d0 	.word	0x400207d0
200047e8:	500207d0 	.word	0x500207d0
200047ec:	2300      	movs	r3, #0
200047ee:	2b00      	cmp	r3, #0
200047f0:	d012      	beq.n	20004818 <DMA_Init+0x238>
  {
    tmpreg |= (hdma->Init.TransferAllocatedPort                                             |
200047f2:	687b      	ldr	r3, [r7, #4]
200047f4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
               (((hdma->Init.DestBurstLength - 1U) << DMA_CTR1_DBL_1_Pos) & DMA_CTR1_DBL_1) |
200047f6:	687b      	ldr	r3, [r7, #4]
200047f8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
200047fa:	3b01      	subs	r3, #1
200047fc:	051b      	lsls	r3, r3, #20
200047fe:	f003 737c 	and.w	r3, r3, #66060288	@ 0x3f00000
    tmpreg |= (hdma->Init.TransferAllocatedPort                                             |
20004802:	431a      	orrs	r2, r3
               (((hdma->Init.SrcBurstLength - 1U) << DMA_CTR1_SBL_1_Pos) & DMA_CTR1_SBL_1));
20004804:	687b      	ldr	r3, [r7, #4]
20004806:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
20004808:	3b01      	subs	r3, #1
2000480a:	011b      	lsls	r3, r3, #4
2000480c:	f403 737c 	and.w	r3, r3, #1008	@ 0x3f0
               (((hdma->Init.DestBurstLength - 1U) << DMA_CTR1_DBL_1_Pos) & DMA_CTR1_DBL_1) |
20004810:	4313      	orrs	r3, r2
    tmpreg |= (hdma->Init.TransferAllocatedPort                                             |
20004812:	68fa      	ldr	r2, [r7, #12]
20004814:	4313      	orrs	r3, r2
20004816:	60fb      	str	r3, [r7, #12]
  }

  /* Write DMA Channel Transfer Register 1 (CTR1) */
  MODIFY_REG(hdma->Instance->CTR1, ~(DMA_CTR1_SSEC | DMA_CTR1_DSEC), tmpreg);
20004818:	687b      	ldr	r3, [r7, #4]
2000481a:	681b      	ldr	r3, [r3, #0]
2000481c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
2000481e:	f003 2180 	and.w	r1, r3, #2147516416	@ 0x80008000
20004822:	687b      	ldr	r3, [r7, #4]
20004824:	681b      	ldr	r3, [r3, #0]
20004826:	68fa      	ldr	r2, [r7, #12]
20004828:	430a      	orrs	r2, r1
2000482a:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Prepare DMA Channel Transfer Register 2 (CTR2) value *************************************************************/
  tmpreg = hdma->Init.BlkHWRequest | (hdma->Init.Request & DMA_CTR2_REQSEL) | hdma->Init.TransferEventMode;
2000482c:	687b      	ldr	r3, [r7, #4]
2000482e:	689a      	ldr	r2, [r3, #8]
20004830:	687b      	ldr	r3, [r7, #4]
20004832:	685b      	ldr	r3, [r3, #4]
20004834:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
20004838:	431a      	orrs	r2, r3
2000483a:	687b      	ldr	r3, [r7, #4]
2000483c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
2000483e:	4313      	orrs	r3, r2
20004840:	60fb      	str	r3, [r7, #12]

  /* Memory to Peripheral Transfer */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
20004842:	687b      	ldr	r3, [r7, #4]
20004844:	68db      	ldr	r3, [r3, #12]
20004846:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
2000484a:	f040 80b0 	bne.w	200049ae <DMA_Init+0x3ce>
  {
    if (IS_GPDMA_INSTANCE(hdma->Instance) != 0U)
2000484e:	687b      	ldr	r3, [r7, #4]
20004850:	681b      	ldr	r3, [r3, #0]
20004852:	4a82      	ldr	r2, [pc, #520]	@ (20004a5c <DMA_Init+0x47c>)
20004854:	4293      	cmp	r3, r2
20004856:	f000 80a0 	beq.w	2000499a <DMA_Init+0x3ba>
2000485a:	687b      	ldr	r3, [r7, #4]
2000485c:	681b      	ldr	r3, [r3, #0]
2000485e:	4a80      	ldr	r2, [pc, #512]	@ (20004a60 <DMA_Init+0x480>)
20004860:	4293      	cmp	r3, r2
20004862:	f000 809a 	beq.w	2000499a <DMA_Init+0x3ba>
20004866:	687b      	ldr	r3, [r7, #4]
20004868:	681b      	ldr	r3, [r3, #0]
2000486a:	4a7e      	ldr	r2, [pc, #504]	@ (20004a64 <DMA_Init+0x484>)
2000486c:	4293      	cmp	r3, r2
2000486e:	f000 8094 	beq.w	2000499a <DMA_Init+0x3ba>
20004872:	687b      	ldr	r3, [r7, #4]
20004874:	681b      	ldr	r3, [r3, #0]
20004876:	4a7c      	ldr	r2, [pc, #496]	@ (20004a68 <DMA_Init+0x488>)
20004878:	4293      	cmp	r3, r2
2000487a:	f000 808e 	beq.w	2000499a <DMA_Init+0x3ba>
2000487e:	687b      	ldr	r3, [r7, #4]
20004880:	681b      	ldr	r3, [r3, #0]
20004882:	4a7a      	ldr	r2, [pc, #488]	@ (20004a6c <DMA_Init+0x48c>)
20004884:	4293      	cmp	r3, r2
20004886:	f000 8088 	beq.w	2000499a <DMA_Init+0x3ba>
2000488a:	687b      	ldr	r3, [r7, #4]
2000488c:	681b      	ldr	r3, [r3, #0]
2000488e:	4a78      	ldr	r2, [pc, #480]	@ (20004a70 <DMA_Init+0x490>)
20004890:	4293      	cmp	r3, r2
20004892:	f000 8082 	beq.w	2000499a <DMA_Init+0x3ba>
20004896:	687b      	ldr	r3, [r7, #4]
20004898:	681b      	ldr	r3, [r3, #0]
2000489a:	4a76      	ldr	r2, [pc, #472]	@ (20004a74 <DMA_Init+0x494>)
2000489c:	4293      	cmp	r3, r2
2000489e:	d07c      	beq.n	2000499a <DMA_Init+0x3ba>
200048a0:	687b      	ldr	r3, [r7, #4]
200048a2:	681b      	ldr	r3, [r3, #0]
200048a4:	4a74      	ldr	r2, [pc, #464]	@ (20004a78 <DMA_Init+0x498>)
200048a6:	4293      	cmp	r3, r2
200048a8:	d077      	beq.n	2000499a <DMA_Init+0x3ba>
200048aa:	687b      	ldr	r3, [r7, #4]
200048ac:	681b      	ldr	r3, [r3, #0]
200048ae:	4a73      	ldr	r2, [pc, #460]	@ (20004a7c <DMA_Init+0x49c>)
200048b0:	4293      	cmp	r3, r2
200048b2:	d072      	beq.n	2000499a <DMA_Init+0x3ba>
200048b4:	687b      	ldr	r3, [r7, #4]
200048b6:	681b      	ldr	r3, [r3, #0]
200048b8:	4a71      	ldr	r2, [pc, #452]	@ (20004a80 <DMA_Init+0x4a0>)
200048ba:	4293      	cmp	r3, r2
200048bc:	d06d      	beq.n	2000499a <DMA_Init+0x3ba>
200048be:	687b      	ldr	r3, [r7, #4]
200048c0:	681b      	ldr	r3, [r3, #0]
200048c2:	4a70      	ldr	r2, [pc, #448]	@ (20004a84 <DMA_Init+0x4a4>)
200048c4:	4293      	cmp	r3, r2
200048c6:	d068      	beq.n	2000499a <DMA_Init+0x3ba>
200048c8:	687b      	ldr	r3, [r7, #4]
200048ca:	681b      	ldr	r3, [r3, #0]
200048cc:	4a6e      	ldr	r2, [pc, #440]	@ (20004a88 <DMA_Init+0x4a8>)
200048ce:	4293      	cmp	r3, r2
200048d0:	d063      	beq.n	2000499a <DMA_Init+0x3ba>
200048d2:	687b      	ldr	r3, [r7, #4]
200048d4:	681b      	ldr	r3, [r3, #0]
200048d6:	4a6d      	ldr	r2, [pc, #436]	@ (20004a8c <DMA_Init+0x4ac>)
200048d8:	4293      	cmp	r3, r2
200048da:	d05e      	beq.n	2000499a <DMA_Init+0x3ba>
200048dc:	687b      	ldr	r3, [r7, #4]
200048de:	681b      	ldr	r3, [r3, #0]
200048e0:	4a6b      	ldr	r2, [pc, #428]	@ (20004a90 <DMA_Init+0x4b0>)
200048e2:	4293      	cmp	r3, r2
200048e4:	d059      	beq.n	2000499a <DMA_Init+0x3ba>
200048e6:	687b      	ldr	r3, [r7, #4]
200048e8:	681b      	ldr	r3, [r3, #0]
200048ea:	4a6a      	ldr	r2, [pc, #424]	@ (20004a94 <DMA_Init+0x4b4>)
200048ec:	4293      	cmp	r3, r2
200048ee:	d054      	beq.n	2000499a <DMA_Init+0x3ba>
200048f0:	687b      	ldr	r3, [r7, #4]
200048f2:	681b      	ldr	r3, [r3, #0]
200048f4:	4a68      	ldr	r2, [pc, #416]	@ (20004a98 <DMA_Init+0x4b8>)
200048f6:	4293      	cmp	r3, r2
200048f8:	d04f      	beq.n	2000499a <DMA_Init+0x3ba>
200048fa:	687b      	ldr	r3, [r7, #4]
200048fc:	681b      	ldr	r3, [r3, #0]
200048fe:	4a67      	ldr	r2, [pc, #412]	@ (20004a9c <DMA_Init+0x4bc>)
20004900:	4293      	cmp	r3, r2
20004902:	d04a      	beq.n	2000499a <DMA_Init+0x3ba>
20004904:	687b      	ldr	r3, [r7, #4]
20004906:	681b      	ldr	r3, [r3, #0]
20004908:	4a65      	ldr	r2, [pc, #404]	@ (20004aa0 <DMA_Init+0x4c0>)
2000490a:	4293      	cmp	r3, r2
2000490c:	d045      	beq.n	2000499a <DMA_Init+0x3ba>
2000490e:	687b      	ldr	r3, [r7, #4]
20004910:	681b      	ldr	r3, [r3, #0]
20004912:	4a64      	ldr	r2, [pc, #400]	@ (20004aa4 <DMA_Init+0x4c4>)
20004914:	4293      	cmp	r3, r2
20004916:	d040      	beq.n	2000499a <DMA_Init+0x3ba>
20004918:	687b      	ldr	r3, [r7, #4]
2000491a:	681b      	ldr	r3, [r3, #0]
2000491c:	4a62      	ldr	r2, [pc, #392]	@ (20004aa8 <DMA_Init+0x4c8>)
2000491e:	4293      	cmp	r3, r2
20004920:	d03b      	beq.n	2000499a <DMA_Init+0x3ba>
20004922:	687b      	ldr	r3, [r7, #4]
20004924:	681b      	ldr	r3, [r3, #0]
20004926:	4a61      	ldr	r2, [pc, #388]	@ (20004aac <DMA_Init+0x4cc>)
20004928:	4293      	cmp	r3, r2
2000492a:	d036      	beq.n	2000499a <DMA_Init+0x3ba>
2000492c:	687b      	ldr	r3, [r7, #4]
2000492e:	681b      	ldr	r3, [r3, #0]
20004930:	4a5f      	ldr	r2, [pc, #380]	@ (20004ab0 <DMA_Init+0x4d0>)
20004932:	4293      	cmp	r3, r2
20004934:	d031      	beq.n	2000499a <DMA_Init+0x3ba>
20004936:	687b      	ldr	r3, [r7, #4]
20004938:	681b      	ldr	r3, [r3, #0]
2000493a:	4a5e      	ldr	r2, [pc, #376]	@ (20004ab4 <DMA_Init+0x4d4>)
2000493c:	4293      	cmp	r3, r2
2000493e:	d02c      	beq.n	2000499a <DMA_Init+0x3ba>
20004940:	687b      	ldr	r3, [r7, #4]
20004942:	681b      	ldr	r3, [r3, #0]
20004944:	4a5c      	ldr	r2, [pc, #368]	@ (20004ab8 <DMA_Init+0x4d8>)
20004946:	4293      	cmp	r3, r2
20004948:	d027      	beq.n	2000499a <DMA_Init+0x3ba>
2000494a:	687b      	ldr	r3, [r7, #4]
2000494c:	681b      	ldr	r3, [r3, #0]
2000494e:	4a5b      	ldr	r2, [pc, #364]	@ (20004abc <DMA_Init+0x4dc>)
20004950:	4293      	cmp	r3, r2
20004952:	d022      	beq.n	2000499a <DMA_Init+0x3ba>
20004954:	687b      	ldr	r3, [r7, #4]
20004956:	681b      	ldr	r3, [r3, #0]
20004958:	4a59      	ldr	r2, [pc, #356]	@ (20004ac0 <DMA_Init+0x4e0>)
2000495a:	4293      	cmp	r3, r2
2000495c:	d01d      	beq.n	2000499a <DMA_Init+0x3ba>
2000495e:	687b      	ldr	r3, [r7, #4]
20004960:	681b      	ldr	r3, [r3, #0]
20004962:	4a58      	ldr	r2, [pc, #352]	@ (20004ac4 <DMA_Init+0x4e4>)
20004964:	4293      	cmp	r3, r2
20004966:	d018      	beq.n	2000499a <DMA_Init+0x3ba>
20004968:	687b      	ldr	r3, [r7, #4]
2000496a:	681b      	ldr	r3, [r3, #0]
2000496c:	4a56      	ldr	r2, [pc, #344]	@ (20004ac8 <DMA_Init+0x4e8>)
2000496e:	4293      	cmp	r3, r2
20004970:	d013      	beq.n	2000499a <DMA_Init+0x3ba>
20004972:	687b      	ldr	r3, [r7, #4]
20004974:	681b      	ldr	r3, [r3, #0]
20004976:	4a55      	ldr	r2, [pc, #340]	@ (20004acc <DMA_Init+0x4ec>)
20004978:	4293      	cmp	r3, r2
2000497a:	d00e      	beq.n	2000499a <DMA_Init+0x3ba>
2000497c:	687b      	ldr	r3, [r7, #4]
2000497e:	681b      	ldr	r3, [r3, #0]
20004980:	4a53      	ldr	r2, [pc, #332]	@ (20004ad0 <DMA_Init+0x4f0>)
20004982:	4293      	cmp	r3, r2
20004984:	d009      	beq.n	2000499a <DMA_Init+0x3ba>
20004986:	687b      	ldr	r3, [r7, #4]
20004988:	681b      	ldr	r3, [r3, #0]
2000498a:	4a52      	ldr	r2, [pc, #328]	@ (20004ad4 <DMA_Init+0x4f4>)
2000498c:	4293      	cmp	r3, r2
2000498e:	d004      	beq.n	2000499a <DMA_Init+0x3ba>
20004990:	687b      	ldr	r3, [r7, #4]
20004992:	681b      	ldr	r3, [r3, #0]
20004994:	4a50      	ldr	r2, [pc, #320]	@ (20004ad8 <DMA_Init+0x4f8>)
20004996:	4293      	cmp	r3, r2
20004998:	d101      	bne.n	2000499e <DMA_Init+0x3be>
2000499a:	2301      	movs	r3, #1
2000499c:	e000      	b.n	200049a0 <DMA_Init+0x3c0>
2000499e:	2300      	movs	r3, #0
200049a0:	2b00      	cmp	r3, #0
200049a2:	d00d      	beq.n	200049c0 <DMA_Init+0x3e0>
    {
      tmpreg |= DMA_CTR2_DREQ;
200049a4:	68fb      	ldr	r3, [r7, #12]
200049a6:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
200049aa:	60fb      	str	r3, [r7, #12]
200049ac:	e008      	b.n	200049c0 <DMA_Init+0x3e0>
    }
  }
  /* Memory to Memory Transfer */
  else if ((hdma->Init.Direction) == DMA_MEMORY_TO_MEMORY)
200049ae:	687b      	ldr	r3, [r7, #4]
200049b0:	68db      	ldr	r3, [r3, #12]
200049b2:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
200049b6:	d103      	bne.n	200049c0 <DMA_Init+0x3e0>
  {
    tmpreg |= DMA_CTR2_SWREQ;
200049b8:	68fb      	ldr	r3, [r7, #12]
200049ba:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
200049be:	60fb      	str	r3, [r7, #12]
  {
    /* Nothing to do */
  }

  /* Write DMA Channel Transfer Register 2 (CTR2) */
  MODIFY_REG(hdma->Instance->CTR2, (DMA_CTR2_TCEM  | DMA_CTR2_TRIGPOL | DMA_CTR2_TRIGSEL | DMA_CTR2_TRIGM |
200049c0:	687b      	ldr	r3, [r7, #4]
200049c2:	681b      	ldr	r3, [r3, #0]
200049c4:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
200049c6:	4b45      	ldr	r3, [pc, #276]	@ (20004adc <DMA_Init+0x4fc>)
200049c8:	4013      	ands	r3, r2
200049ca:	687a      	ldr	r2, [r7, #4]
200049cc:	6812      	ldr	r2, [r2, #0]
200049ce:	68f9      	ldr	r1, [r7, #12]
200049d0:	430b      	orrs	r3, r1
200049d2:	6453      	str	r3, [r2, #68]	@ 0x44
                                    DMA_CTR2_BREQ  | DMA_CTR2_DREQ    | DMA_CTR2_SWREQ   | DMA_CTR2_REQSEL), tmpreg);


  /* Write DMA Channel Block Register 1 (CBR1) ************************************************************************/
  WRITE_REG(hdma->Instance->CBR1, 0U);
200049d4:	687b      	ldr	r3, [r7, #4]
200049d6:	681b      	ldr	r3, [r3, #0]
200049d8:	2200      	movs	r2, #0
200049da:	649a      	str	r2, [r3, #72]	@ 0x48

  /* If 2D Addressing is supported by current channel */
  if (IS_DMA_2D_ADDRESSING_INSTANCE(hdma->Instance) != 0U)
200049dc:	687b      	ldr	r3, [r7, #4]
200049de:	681b      	ldr	r3, [r3, #0]
200049e0:	4a36      	ldr	r2, [pc, #216]	@ (20004abc <DMA_Init+0x4dc>)
200049e2:	4293      	cmp	r3, r2
200049e4:	d022      	beq.n	20004a2c <DMA_Init+0x44c>
200049e6:	687b      	ldr	r3, [r7, #4]
200049e8:	681b      	ldr	r3, [r3, #0]
200049ea:	4a35      	ldr	r2, [pc, #212]	@ (20004ac0 <DMA_Init+0x4e0>)
200049ec:	4293      	cmp	r3, r2
200049ee:	d01d      	beq.n	20004a2c <DMA_Init+0x44c>
200049f0:	687b      	ldr	r3, [r7, #4]
200049f2:	681b      	ldr	r3, [r3, #0]
200049f4:	4a33      	ldr	r2, [pc, #204]	@ (20004ac4 <DMA_Init+0x4e4>)
200049f6:	4293      	cmp	r3, r2
200049f8:	d018      	beq.n	20004a2c <DMA_Init+0x44c>
200049fa:	687b      	ldr	r3, [r7, #4]
200049fc:	681b      	ldr	r3, [r3, #0]
200049fe:	4a32      	ldr	r2, [pc, #200]	@ (20004ac8 <DMA_Init+0x4e8>)
20004a00:	4293      	cmp	r3, r2
20004a02:	d013      	beq.n	20004a2c <DMA_Init+0x44c>
20004a04:	687b      	ldr	r3, [r7, #4]
20004a06:	681b      	ldr	r3, [r3, #0]
20004a08:	4a30      	ldr	r2, [pc, #192]	@ (20004acc <DMA_Init+0x4ec>)
20004a0a:	4293      	cmp	r3, r2
20004a0c:	d00e      	beq.n	20004a2c <DMA_Init+0x44c>
20004a0e:	687b      	ldr	r3, [r7, #4]
20004a10:	681b      	ldr	r3, [r3, #0]
20004a12:	4a2f      	ldr	r2, [pc, #188]	@ (20004ad0 <DMA_Init+0x4f0>)
20004a14:	4293      	cmp	r3, r2
20004a16:	d009      	beq.n	20004a2c <DMA_Init+0x44c>
20004a18:	687b      	ldr	r3, [r7, #4]
20004a1a:	681b      	ldr	r3, [r3, #0]
20004a1c:	4a2d      	ldr	r2, [pc, #180]	@ (20004ad4 <DMA_Init+0x4f4>)
20004a1e:	4293      	cmp	r3, r2
20004a20:	d004      	beq.n	20004a2c <DMA_Init+0x44c>
20004a22:	687b      	ldr	r3, [r7, #4]
20004a24:	681b      	ldr	r3, [r3, #0]
20004a26:	4a2c      	ldr	r2, [pc, #176]	@ (20004ad8 <DMA_Init+0x4f8>)
20004a28:	4293      	cmp	r3, r2
20004a2a:	d101      	bne.n	20004a30 <DMA_Init+0x450>
20004a2c:	2301      	movs	r3, #1
20004a2e:	e000      	b.n	20004a32 <DMA_Init+0x452>
20004a30:	2300      	movs	r3, #0
20004a32:	2b00      	cmp	r3, #0
20004a34:	d007      	beq.n	20004a46 <DMA_Init+0x466>
  {
    /* Write DMA Channel Transfer Register 3 (CTR3) *******************************************************************/
    WRITE_REG(hdma->Instance->CTR3, 0U);
20004a36:	687b      	ldr	r3, [r7, #4]
20004a38:	681b      	ldr	r3, [r3, #0]
20004a3a:	2200      	movs	r2, #0
20004a3c:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Write DMA Channel Block Register 2 (CBR2) **********************************************************************/
    WRITE_REG(hdma->Instance->CBR2, 0U);
20004a3e:	687b      	ldr	r3, [r7, #4]
20004a40:	681b      	ldr	r3, [r3, #0]
20004a42:	2200      	movs	r2, #0
20004a44:	659a      	str	r2, [r3, #88]	@ 0x58
  }

  /* Write DMA Channel linked-list address register (CLLR) ************************************************************/
  WRITE_REG(hdma->Instance->CLLR, 0U);
20004a46:	687b      	ldr	r3, [r7, #4]
20004a48:	681b      	ldr	r3, [r3, #0]
20004a4a:	2200      	movs	r2, #0
20004a4c:	67da      	str	r2, [r3, #124]	@ 0x7c
}
20004a4e:	bf00      	nop
20004a50:	3714      	adds	r7, #20
20004a52:	46bd      	mov	sp, r7
20004a54:	f85d 7b04 	ldr.w	r7, [sp], #4
20004a58:	4770      	bx	lr
20004a5a:	bf00      	nop
20004a5c:	40020050 	.word	0x40020050
20004a60:	50020050 	.word	0x50020050
20004a64:	400200d0 	.word	0x400200d0
20004a68:	500200d0 	.word	0x500200d0
20004a6c:	40020150 	.word	0x40020150
20004a70:	50020150 	.word	0x50020150
20004a74:	400201d0 	.word	0x400201d0
20004a78:	500201d0 	.word	0x500201d0
20004a7c:	40020250 	.word	0x40020250
20004a80:	50020250 	.word	0x50020250
20004a84:	400202d0 	.word	0x400202d0
20004a88:	500202d0 	.word	0x500202d0
20004a8c:	40020350 	.word	0x40020350
20004a90:	50020350 	.word	0x50020350
20004a94:	400203d0 	.word	0x400203d0
20004a98:	500203d0 	.word	0x500203d0
20004a9c:	40020450 	.word	0x40020450
20004aa0:	50020450 	.word	0x50020450
20004aa4:	400204d0 	.word	0x400204d0
20004aa8:	500204d0 	.word	0x500204d0
20004aac:	40020550 	.word	0x40020550
20004ab0:	50020550 	.word	0x50020550
20004ab4:	400205d0 	.word	0x400205d0
20004ab8:	500205d0 	.word	0x500205d0
20004abc:	40020650 	.word	0x40020650
20004ac0:	50020650 	.word	0x50020650
20004ac4:	400206d0 	.word	0x400206d0
20004ac8:	500206d0 	.word	0x500206d0
20004acc:	40020750 	.word	0x40020750
20004ad0:	50020750 	.word	0x50020750
20004ad4:	400207d0 	.word	0x400207d0
20004ad8:	500207d0 	.word	0x500207d0
20004adc:	3cc03180 	.word	0x3cc03180

20004ae0 <HAL_DMAEx_List_Init>:
  * @param  hdma : Pointer to a DMA_HandleTypeDef structure that contains the configuration information for the
  *                specified DMA Channel.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_DMAEx_List_Init(DMA_HandleTypeDef *const hdma)
{
20004ae0:	b580      	push	{r7, lr}
20004ae2:	b084      	sub	sp, #16
20004ae4:	af00      	add	r7, sp, #0
20004ae6:	6078      	str	r0, [r7, #4]
  /* Get tick number */
  uint32_t tickstart = HAL_GetTick();
20004ae8:	f7fd ffe2 	bl	20002ab0 <HAL_GetTick>
20004aec:	60f8      	str	r0, [r7, #12]

  /* Check the DMA channel handle parameter */
  if (hdma == NULL)
20004aee:	687b      	ldr	r3, [r7, #4]
20004af0:	2b00      	cmp	r3, #0
20004af2:	d101      	bne.n	20004af8 <HAL_DMAEx_List_Init+0x18>
  {
    return HAL_ERROR;
20004af4:	2301      	movs	r3, #1
20004af6:	e0db      	b.n	20004cb0 <HAL_DMAEx_List_Init+0x1d0>
  assert_param(IS_DMA_PRIORITY(hdma->InitLinkedList.Priority));
  assert_param(IS_DMA_LINK_STEP_MODE(hdma->InitLinkedList.LinkStepMode));
  assert_param(IS_DMA_TCEM_LINKEDLIST_EVENT_MODE(hdma->InitLinkedList.TransferEventMode));
  assert_param(IS_DMA_LINKEDLIST_MODE(hdma->InitLinkedList.LinkedListMode));
  /* Check DMA channel instance */
  if (IS_GPDMA_INSTANCE(hdma->Instance) != 0U)
20004af8:	687b      	ldr	r3, [r7, #4]
20004afa:	681b      	ldr	r3, [r3, #0]
20004afc:	4a6e      	ldr	r2, [pc, #440]	@ (20004cb8 <HAL_DMAEx_List_Init+0x1d8>)
20004afe:	4293      	cmp	r3, r2
20004b00:	f000 809f 	beq.w	20004c42 <HAL_DMAEx_List_Init+0x162>
20004b04:	687b      	ldr	r3, [r7, #4]
20004b06:	681b      	ldr	r3, [r3, #0]
20004b08:	4a6c      	ldr	r2, [pc, #432]	@ (20004cbc <HAL_DMAEx_List_Init+0x1dc>)
20004b0a:	4293      	cmp	r3, r2
20004b0c:	f000 8099 	beq.w	20004c42 <HAL_DMAEx_List_Init+0x162>
20004b10:	687b      	ldr	r3, [r7, #4]
20004b12:	681b      	ldr	r3, [r3, #0]
20004b14:	4a6a      	ldr	r2, [pc, #424]	@ (20004cc0 <HAL_DMAEx_List_Init+0x1e0>)
20004b16:	4293      	cmp	r3, r2
20004b18:	f000 8093 	beq.w	20004c42 <HAL_DMAEx_List_Init+0x162>
20004b1c:	687b      	ldr	r3, [r7, #4]
20004b1e:	681b      	ldr	r3, [r3, #0]
20004b20:	4a68      	ldr	r2, [pc, #416]	@ (20004cc4 <HAL_DMAEx_List_Init+0x1e4>)
20004b22:	4293      	cmp	r3, r2
20004b24:	f000 808d 	beq.w	20004c42 <HAL_DMAEx_List_Init+0x162>
20004b28:	687b      	ldr	r3, [r7, #4]
20004b2a:	681b      	ldr	r3, [r3, #0]
20004b2c:	4a66      	ldr	r2, [pc, #408]	@ (20004cc8 <HAL_DMAEx_List_Init+0x1e8>)
20004b2e:	4293      	cmp	r3, r2
20004b30:	f000 8087 	beq.w	20004c42 <HAL_DMAEx_List_Init+0x162>
20004b34:	687b      	ldr	r3, [r7, #4]
20004b36:	681b      	ldr	r3, [r3, #0]
20004b38:	4a64      	ldr	r2, [pc, #400]	@ (20004ccc <HAL_DMAEx_List_Init+0x1ec>)
20004b3a:	4293      	cmp	r3, r2
20004b3c:	f000 8081 	beq.w	20004c42 <HAL_DMAEx_List_Init+0x162>
20004b40:	687b      	ldr	r3, [r7, #4]
20004b42:	681b      	ldr	r3, [r3, #0]
20004b44:	4a62      	ldr	r2, [pc, #392]	@ (20004cd0 <HAL_DMAEx_List_Init+0x1f0>)
20004b46:	4293      	cmp	r3, r2
20004b48:	d07b      	beq.n	20004c42 <HAL_DMAEx_List_Init+0x162>
20004b4a:	687b      	ldr	r3, [r7, #4]
20004b4c:	681b      	ldr	r3, [r3, #0]
20004b4e:	4a61      	ldr	r2, [pc, #388]	@ (20004cd4 <HAL_DMAEx_List_Init+0x1f4>)
20004b50:	4293      	cmp	r3, r2
20004b52:	d076      	beq.n	20004c42 <HAL_DMAEx_List_Init+0x162>
20004b54:	687b      	ldr	r3, [r7, #4]
20004b56:	681b      	ldr	r3, [r3, #0]
20004b58:	4a5f      	ldr	r2, [pc, #380]	@ (20004cd8 <HAL_DMAEx_List_Init+0x1f8>)
20004b5a:	4293      	cmp	r3, r2
20004b5c:	d071      	beq.n	20004c42 <HAL_DMAEx_List_Init+0x162>
20004b5e:	687b      	ldr	r3, [r7, #4]
20004b60:	681b      	ldr	r3, [r3, #0]
20004b62:	4a5e      	ldr	r2, [pc, #376]	@ (20004cdc <HAL_DMAEx_List_Init+0x1fc>)
20004b64:	4293      	cmp	r3, r2
20004b66:	d06c      	beq.n	20004c42 <HAL_DMAEx_List_Init+0x162>
20004b68:	687b      	ldr	r3, [r7, #4]
20004b6a:	681b      	ldr	r3, [r3, #0]
20004b6c:	4a5c      	ldr	r2, [pc, #368]	@ (20004ce0 <HAL_DMAEx_List_Init+0x200>)
20004b6e:	4293      	cmp	r3, r2
20004b70:	d067      	beq.n	20004c42 <HAL_DMAEx_List_Init+0x162>
20004b72:	687b      	ldr	r3, [r7, #4]
20004b74:	681b      	ldr	r3, [r3, #0]
20004b76:	4a5b      	ldr	r2, [pc, #364]	@ (20004ce4 <HAL_DMAEx_List_Init+0x204>)
20004b78:	4293      	cmp	r3, r2
20004b7a:	d062      	beq.n	20004c42 <HAL_DMAEx_List_Init+0x162>
20004b7c:	687b      	ldr	r3, [r7, #4]
20004b7e:	681b      	ldr	r3, [r3, #0]
20004b80:	4a59      	ldr	r2, [pc, #356]	@ (20004ce8 <HAL_DMAEx_List_Init+0x208>)
20004b82:	4293      	cmp	r3, r2
20004b84:	d05d      	beq.n	20004c42 <HAL_DMAEx_List_Init+0x162>
20004b86:	687b      	ldr	r3, [r7, #4]
20004b88:	681b      	ldr	r3, [r3, #0]
20004b8a:	4a58      	ldr	r2, [pc, #352]	@ (20004cec <HAL_DMAEx_List_Init+0x20c>)
20004b8c:	4293      	cmp	r3, r2
20004b8e:	d058      	beq.n	20004c42 <HAL_DMAEx_List_Init+0x162>
20004b90:	687b      	ldr	r3, [r7, #4]
20004b92:	681b      	ldr	r3, [r3, #0]
20004b94:	4a56      	ldr	r2, [pc, #344]	@ (20004cf0 <HAL_DMAEx_List_Init+0x210>)
20004b96:	4293      	cmp	r3, r2
20004b98:	d053      	beq.n	20004c42 <HAL_DMAEx_List_Init+0x162>
20004b9a:	687b      	ldr	r3, [r7, #4]
20004b9c:	681b      	ldr	r3, [r3, #0]
20004b9e:	4a55      	ldr	r2, [pc, #340]	@ (20004cf4 <HAL_DMAEx_List_Init+0x214>)
20004ba0:	4293      	cmp	r3, r2
20004ba2:	d04e      	beq.n	20004c42 <HAL_DMAEx_List_Init+0x162>
20004ba4:	687b      	ldr	r3, [r7, #4]
20004ba6:	681b      	ldr	r3, [r3, #0]
20004ba8:	4a53      	ldr	r2, [pc, #332]	@ (20004cf8 <HAL_DMAEx_List_Init+0x218>)
20004baa:	4293      	cmp	r3, r2
20004bac:	d049      	beq.n	20004c42 <HAL_DMAEx_List_Init+0x162>
20004bae:	687b      	ldr	r3, [r7, #4]
20004bb0:	681b      	ldr	r3, [r3, #0]
20004bb2:	4a52      	ldr	r2, [pc, #328]	@ (20004cfc <HAL_DMAEx_List_Init+0x21c>)
20004bb4:	4293      	cmp	r3, r2
20004bb6:	d044      	beq.n	20004c42 <HAL_DMAEx_List_Init+0x162>
20004bb8:	687b      	ldr	r3, [r7, #4]
20004bba:	681b      	ldr	r3, [r3, #0]
20004bbc:	4a50      	ldr	r2, [pc, #320]	@ (20004d00 <HAL_DMAEx_List_Init+0x220>)
20004bbe:	4293      	cmp	r3, r2
20004bc0:	d03f      	beq.n	20004c42 <HAL_DMAEx_List_Init+0x162>
20004bc2:	687b      	ldr	r3, [r7, #4]
20004bc4:	681b      	ldr	r3, [r3, #0]
20004bc6:	4a4f      	ldr	r2, [pc, #316]	@ (20004d04 <HAL_DMAEx_List_Init+0x224>)
20004bc8:	4293      	cmp	r3, r2
20004bca:	d03a      	beq.n	20004c42 <HAL_DMAEx_List_Init+0x162>
20004bcc:	687b      	ldr	r3, [r7, #4]
20004bce:	681b      	ldr	r3, [r3, #0]
20004bd0:	4a4d      	ldr	r2, [pc, #308]	@ (20004d08 <HAL_DMAEx_List_Init+0x228>)
20004bd2:	4293      	cmp	r3, r2
20004bd4:	d035      	beq.n	20004c42 <HAL_DMAEx_List_Init+0x162>
20004bd6:	687b      	ldr	r3, [r7, #4]
20004bd8:	681b      	ldr	r3, [r3, #0]
20004bda:	4a4c      	ldr	r2, [pc, #304]	@ (20004d0c <HAL_DMAEx_List_Init+0x22c>)
20004bdc:	4293      	cmp	r3, r2
20004bde:	d030      	beq.n	20004c42 <HAL_DMAEx_List_Init+0x162>
20004be0:	687b      	ldr	r3, [r7, #4]
20004be2:	681b      	ldr	r3, [r3, #0]
20004be4:	4a4a      	ldr	r2, [pc, #296]	@ (20004d10 <HAL_DMAEx_List_Init+0x230>)
20004be6:	4293      	cmp	r3, r2
20004be8:	d02b      	beq.n	20004c42 <HAL_DMAEx_List_Init+0x162>
20004bea:	687b      	ldr	r3, [r7, #4]
20004bec:	681b      	ldr	r3, [r3, #0]
20004bee:	4a49      	ldr	r2, [pc, #292]	@ (20004d14 <HAL_DMAEx_List_Init+0x234>)
20004bf0:	4293      	cmp	r3, r2
20004bf2:	d026      	beq.n	20004c42 <HAL_DMAEx_List_Init+0x162>
20004bf4:	687b      	ldr	r3, [r7, #4]
20004bf6:	681b      	ldr	r3, [r3, #0]
20004bf8:	4a47      	ldr	r2, [pc, #284]	@ (20004d18 <HAL_DMAEx_List_Init+0x238>)
20004bfa:	4293      	cmp	r3, r2
20004bfc:	d021      	beq.n	20004c42 <HAL_DMAEx_List_Init+0x162>
20004bfe:	687b      	ldr	r3, [r7, #4]
20004c00:	681b      	ldr	r3, [r3, #0]
20004c02:	4a46      	ldr	r2, [pc, #280]	@ (20004d1c <HAL_DMAEx_List_Init+0x23c>)
20004c04:	4293      	cmp	r3, r2
20004c06:	d01c      	beq.n	20004c42 <HAL_DMAEx_List_Init+0x162>
20004c08:	687b      	ldr	r3, [r7, #4]
20004c0a:	681b      	ldr	r3, [r3, #0]
20004c0c:	4a44      	ldr	r2, [pc, #272]	@ (20004d20 <HAL_DMAEx_List_Init+0x240>)
20004c0e:	4293      	cmp	r3, r2
20004c10:	d017      	beq.n	20004c42 <HAL_DMAEx_List_Init+0x162>
20004c12:	687b      	ldr	r3, [r7, #4]
20004c14:	681b      	ldr	r3, [r3, #0]
20004c16:	4a43      	ldr	r2, [pc, #268]	@ (20004d24 <HAL_DMAEx_List_Init+0x244>)
20004c18:	4293      	cmp	r3, r2
20004c1a:	d012      	beq.n	20004c42 <HAL_DMAEx_List_Init+0x162>
20004c1c:	687b      	ldr	r3, [r7, #4]
20004c1e:	681b      	ldr	r3, [r3, #0]
20004c20:	4a41      	ldr	r2, [pc, #260]	@ (20004d28 <HAL_DMAEx_List_Init+0x248>)
20004c22:	4293      	cmp	r3, r2
20004c24:	d00d      	beq.n	20004c42 <HAL_DMAEx_List_Init+0x162>
20004c26:	687b      	ldr	r3, [r7, #4]
20004c28:	681b      	ldr	r3, [r3, #0]
20004c2a:	4a40      	ldr	r2, [pc, #256]	@ (20004d2c <HAL_DMAEx_List_Init+0x24c>)
20004c2c:	4293      	cmp	r3, r2
20004c2e:	d008      	beq.n	20004c42 <HAL_DMAEx_List_Init+0x162>
20004c30:	687b      	ldr	r3, [r7, #4]
20004c32:	681b      	ldr	r3, [r3, #0]
20004c34:	4a3e      	ldr	r2, [pc, #248]	@ (20004d30 <HAL_DMAEx_List_Init+0x250>)
20004c36:	4293      	cmp	r3, r2
20004c38:	d003      	beq.n	20004c42 <HAL_DMAEx_List_Init+0x162>
20004c3a:	687b      	ldr	r3, [r7, #4]
20004c3c:	681b      	ldr	r3, [r3, #0]
20004c3e:	4a3d      	ldr	r2, [pc, #244]	@ (20004d34 <HAL_DMAEx_List_Init+0x254>)
20004c40:	4293      	cmp	r3, r2
  {
    assert_param(IS_DMA_LINK_ALLOCATED_PORT(hdma->InitLinkedList.LinkAllocatedPort));
  }

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
20004c42:	687b      	ldr	r3, [r7, #4]
20004c44:	2200      	movs	r2, #0
20004c46:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
20004c4a:	687b      	ldr	r3, [r7, #4]
20004c4c:	2202      	movs	r2, #2
20004c4e:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

  /* Disable the DMA channel */
  __HAL_DMA_DISABLE(hdma);
20004c52:	687b      	ldr	r3, [r7, #4]
20004c54:	681b      	ldr	r3, [r3, #0]
20004c56:	695a      	ldr	r2, [r3, #20]
20004c58:	687b      	ldr	r3, [r7, #4]
20004c5a:	681b      	ldr	r3, [r3, #0]
20004c5c:	f042 0206 	orr.w	r2, r2, #6
20004c60:	615a      	str	r2, [r3, #20]

  /* Check if the DMA channel is effectively disabled */
  while ((hdma->Instance->CCR & DMA_CCR_EN) != 0U)
20004c62:	e00f      	b.n	20004c84 <HAL_DMAEx_List_Init+0x1a4>
  {
    /* Check for the Timeout */
    if ((HAL_GetTick() - tickstart) > HAL_TIMEOUT_DMA_ABORT)
20004c64:	f7fd ff24 	bl	20002ab0 <HAL_GetTick>
20004c68:	4602      	mov	r2, r0
20004c6a:	68fb      	ldr	r3, [r7, #12]
20004c6c:	1ad3      	subs	r3, r2, r3
20004c6e:	2b05      	cmp	r3, #5
20004c70:	d908      	bls.n	20004c84 <HAL_DMAEx_List_Init+0x1a4>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
20004c72:	687b      	ldr	r3, [r7, #4]
20004c74:	2210      	movs	r2, #16
20004c76:	659a      	str	r2, [r3, #88]	@ 0x58

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_ERROR;
20004c78:	687b      	ldr	r3, [r7, #4]
20004c7a:	2203      	movs	r2, #3
20004c7c:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

      return HAL_ERROR;
20004c80:	2301      	movs	r3, #1
20004c82:	e015      	b.n	20004cb0 <HAL_DMAEx_List_Init+0x1d0>
  while ((hdma->Instance->CCR & DMA_CCR_EN) != 0U)
20004c84:	687b      	ldr	r3, [r7, #4]
20004c86:	681b      	ldr	r3, [r3, #0]
20004c88:	695b      	ldr	r3, [r3, #20]
20004c8a:	f003 0301 	and.w	r3, r3, #1
20004c8e:	2b00      	cmp	r3, #0
20004c90:	d1e8      	bne.n	20004c64 <HAL_DMAEx_List_Init+0x184>
    }
  }

  /* Initialize the DMA channel registers */
  DMA_List_Init(hdma);
20004c92:	6878      	ldr	r0, [r7, #4]
20004c94:	f001 ff54 	bl	20006b40 <DMA_List_Init>

  /* Update DMA channel operation mode */
  hdma->Mode = hdma->InitLinkedList.LinkedListMode;
20004c98:	687b      	ldr	r3, [r7, #4]
20004c9a:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
20004c9c:	687b      	ldr	r3, [r7, #4]
20004c9e:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Update the DMA channel error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
20004ca0:	687b      	ldr	r3, [r7, #4]
20004ca2:	2200      	movs	r2, #0
20004ca4:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Update the DMA channel state */
  hdma->State = HAL_DMA_STATE_READY;
20004ca6:	687b      	ldr	r3, [r7, #4]
20004ca8:	2201      	movs	r2, #1
20004caa:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

  return HAL_OK;
20004cae:	2300      	movs	r3, #0
}
20004cb0:	4618      	mov	r0, r3
20004cb2:	3710      	adds	r7, #16
20004cb4:	46bd      	mov	sp, r7
20004cb6:	bd80      	pop	{r7, pc}
20004cb8:	40020050 	.word	0x40020050
20004cbc:	50020050 	.word	0x50020050
20004cc0:	400200d0 	.word	0x400200d0
20004cc4:	500200d0 	.word	0x500200d0
20004cc8:	40020150 	.word	0x40020150
20004ccc:	50020150 	.word	0x50020150
20004cd0:	400201d0 	.word	0x400201d0
20004cd4:	500201d0 	.word	0x500201d0
20004cd8:	40020250 	.word	0x40020250
20004cdc:	50020250 	.word	0x50020250
20004ce0:	400202d0 	.word	0x400202d0
20004ce4:	500202d0 	.word	0x500202d0
20004ce8:	40020350 	.word	0x40020350
20004cec:	50020350 	.word	0x50020350
20004cf0:	400203d0 	.word	0x400203d0
20004cf4:	500203d0 	.word	0x500203d0
20004cf8:	40020450 	.word	0x40020450
20004cfc:	50020450 	.word	0x50020450
20004d00:	400204d0 	.word	0x400204d0
20004d04:	500204d0 	.word	0x500204d0
20004d08:	40020550 	.word	0x40020550
20004d0c:	50020550 	.word	0x50020550
20004d10:	400205d0 	.word	0x400205d0
20004d14:	500205d0 	.word	0x500205d0
20004d18:	40020650 	.word	0x40020650
20004d1c:	50020650 	.word	0x50020650
20004d20:	400206d0 	.word	0x400206d0
20004d24:	500206d0 	.word	0x500206d0
20004d28:	40020750 	.word	0x40020750
20004d2c:	50020750 	.word	0x50020750
20004d30:	400207d0 	.word	0x400207d0
20004d34:	500207d0 	.word	0x500207d0

20004d38 <HAL_DMAEx_List_DeInit>:
  * @param  hdma : Pointer to a DMA_HandleTypeDef structure that contains the configuration information for the
  *                specified DMA Channel.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_DMAEx_List_DeInit(DMA_HandleTypeDef *const hdma)
{
20004d38:	b580      	push	{r7, lr}
20004d3a:	b084      	sub	sp, #16
20004d3c:	af00      	add	r7, sp, #0
20004d3e:	6078      	str	r0, [r7, #4]

  /* Get DMA instance */
  DMA_TypeDef *p_dma_instance;

  /* Get tick number */
  uint32_t tickstart = HAL_GetTick();
20004d40:	f7fd feb6 	bl	20002ab0 <HAL_GetTick>
20004d44:	60f8      	str	r0, [r7, #12]

  /* Check the DMA peripheral handle parameter */
  if (hdma == NULL)
20004d46:	687b      	ldr	r3, [r7, #4]
20004d48:	2b00      	cmp	r3, #0
20004d4a:	d101      	bne.n	20004d50 <HAL_DMAEx_List_DeInit+0x18>
  {
    return HAL_ERROR;
20004d4c:	2301      	movs	r3, #1
20004d4e:	e0c5      	b.n	20004edc <HAL_DMAEx_List_DeInit+0x1a4>
  /* Check the parameters */
  assert_param(IS_DMA_ALL_INSTANCE(hdma->Instance));


  /* Get DMA instance */
  p_dma_instance = GET_DMA_INSTANCE(hdma);
20004d50:	687b      	ldr	r3, [r7, #4]
20004d52:	681b      	ldr	r3, [r3, #0]
20004d54:	f423 637f 	bic.w	r3, r3, #4080	@ 0xff0
20004d58:	f023 030f 	bic.w	r3, r3, #15
20004d5c:	60bb      	str	r3, [r7, #8]

  /* Disable the selected DMA Channel */
  __HAL_DMA_DISABLE(hdma);
20004d5e:	687b      	ldr	r3, [r7, #4]
20004d60:	681b      	ldr	r3, [r3, #0]
20004d62:	695a      	ldr	r2, [r3, #20]
20004d64:	687b      	ldr	r3, [r7, #4]
20004d66:	681b      	ldr	r3, [r3, #0]
20004d68:	f042 0206 	orr.w	r2, r2, #6
20004d6c:	615a      	str	r2, [r3, #20]

  /* Check if the DMA channel is effectively disabled */
  while ((hdma->Instance->CCR & DMA_CCR_EN) != 0U)
20004d6e:	e00f      	b.n	20004d90 <HAL_DMAEx_List_DeInit+0x58>
  {
    /* Check for the Timeout */
    if ((HAL_GetTick() - tickstart) > HAL_TIMEOUT_DMA_ABORT)
20004d70:	f7fd fe9e 	bl	20002ab0 <HAL_GetTick>
20004d74:	4602      	mov	r2, r0
20004d76:	68fb      	ldr	r3, [r7, #12]
20004d78:	1ad3      	subs	r3, r2, r3
20004d7a:	2b05      	cmp	r3, #5
20004d7c:	d908      	bls.n	20004d90 <HAL_DMAEx_List_DeInit+0x58>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
20004d7e:	687b      	ldr	r3, [r7, #4]
20004d80:	2210      	movs	r2, #16
20004d82:	659a      	str	r2, [r3, #88]	@ 0x58

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_ERROR;
20004d84:	687b      	ldr	r3, [r7, #4]
20004d86:	2203      	movs	r2, #3
20004d88:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

      return HAL_ERROR;
20004d8c:	2301      	movs	r3, #1
20004d8e:	e0a5      	b.n	20004edc <HAL_DMAEx_List_DeInit+0x1a4>
  while ((hdma->Instance->CCR & DMA_CCR_EN) != 0U)
20004d90:	687b      	ldr	r3, [r7, #4]
20004d92:	681b      	ldr	r3, [r3, #0]
20004d94:	695b      	ldr	r3, [r3, #20]
20004d96:	f003 0301 	and.w	r3, r3, #1
20004d9a:	2b00      	cmp	r3, #0
20004d9c:	d1e8      	bne.n	20004d70 <HAL_DMAEx_List_DeInit+0x38>
    }
  }

  /* Reset DMA Channel registers */
  hdma->Instance->CCR   = 0U;
20004d9e:	687b      	ldr	r3, [r7, #4]
20004da0:	681b      	ldr	r3, [r3, #0]
20004da2:	2200      	movs	r2, #0
20004da4:	615a      	str	r2, [r3, #20]
  hdma->Instance->CLBAR = 0U;
20004da6:	687b      	ldr	r3, [r7, #4]
20004da8:	681b      	ldr	r3, [r3, #0]
20004daa:	2200      	movs	r2, #0
20004dac:	601a      	str	r2, [r3, #0]
  hdma->Instance->CTR1  = 0U;
20004dae:	687b      	ldr	r3, [r7, #4]
20004db0:	681b      	ldr	r3, [r3, #0]
20004db2:	2200      	movs	r2, #0
20004db4:	641a      	str	r2, [r3, #64]	@ 0x40
  hdma->Instance->CTR2  = 0U;
20004db6:	687b      	ldr	r3, [r7, #4]
20004db8:	681b      	ldr	r3, [r3, #0]
20004dba:	2200      	movs	r2, #0
20004dbc:	645a      	str	r2, [r3, #68]	@ 0x44
  hdma->Instance->CBR1  = 0U;
20004dbe:	687b      	ldr	r3, [r7, #4]
20004dc0:	681b      	ldr	r3, [r3, #0]
20004dc2:	2200      	movs	r2, #0
20004dc4:	649a      	str	r2, [r3, #72]	@ 0x48
  hdma->Instance->CSAR  = 0U;
20004dc6:	687b      	ldr	r3, [r7, #4]
20004dc8:	681b      	ldr	r3, [r3, #0]
20004dca:	2200      	movs	r2, #0
20004dcc:	64da      	str	r2, [r3, #76]	@ 0x4c
  hdma->Instance->CDAR  = 0U;
20004dce:	687b      	ldr	r3, [r7, #4]
20004dd0:	681b      	ldr	r3, [r3, #0]
20004dd2:	2200      	movs	r2, #0
20004dd4:	651a      	str	r2, [r3, #80]	@ 0x50
  hdma->Instance->CLLR  = 0U;
20004dd6:	687b      	ldr	r3, [r7, #4]
20004dd8:	681b      	ldr	r3, [r3, #0]
20004dda:	2200      	movs	r2, #0
20004ddc:	67da      	str	r2, [r3, #124]	@ 0x7c

  /* Reset 2D Addressing registers */
  if (IS_DMA_2D_ADDRESSING_INSTANCE(hdma->Instance) != 0U)
20004dde:	687b      	ldr	r3, [r7, #4]
20004de0:	681b      	ldr	r3, [r3, #0]
20004de2:	4a40      	ldr	r2, [pc, #256]	@ (20004ee4 <HAL_DMAEx_List_DeInit+0x1ac>)
20004de4:	4293      	cmp	r3, r2
20004de6:	d022      	beq.n	20004e2e <HAL_DMAEx_List_DeInit+0xf6>
20004de8:	687b      	ldr	r3, [r7, #4]
20004dea:	681b      	ldr	r3, [r3, #0]
20004dec:	4a3e      	ldr	r2, [pc, #248]	@ (20004ee8 <HAL_DMAEx_List_DeInit+0x1b0>)
20004dee:	4293      	cmp	r3, r2
20004df0:	d01d      	beq.n	20004e2e <HAL_DMAEx_List_DeInit+0xf6>
20004df2:	687b      	ldr	r3, [r7, #4]
20004df4:	681b      	ldr	r3, [r3, #0]
20004df6:	4a3d      	ldr	r2, [pc, #244]	@ (20004eec <HAL_DMAEx_List_DeInit+0x1b4>)
20004df8:	4293      	cmp	r3, r2
20004dfa:	d018      	beq.n	20004e2e <HAL_DMAEx_List_DeInit+0xf6>
20004dfc:	687b      	ldr	r3, [r7, #4]
20004dfe:	681b      	ldr	r3, [r3, #0]
20004e00:	4a3b      	ldr	r2, [pc, #236]	@ (20004ef0 <HAL_DMAEx_List_DeInit+0x1b8>)
20004e02:	4293      	cmp	r3, r2
20004e04:	d013      	beq.n	20004e2e <HAL_DMAEx_List_DeInit+0xf6>
20004e06:	687b      	ldr	r3, [r7, #4]
20004e08:	681b      	ldr	r3, [r3, #0]
20004e0a:	4a3a      	ldr	r2, [pc, #232]	@ (20004ef4 <HAL_DMAEx_List_DeInit+0x1bc>)
20004e0c:	4293      	cmp	r3, r2
20004e0e:	d00e      	beq.n	20004e2e <HAL_DMAEx_List_DeInit+0xf6>
20004e10:	687b      	ldr	r3, [r7, #4]
20004e12:	681b      	ldr	r3, [r3, #0]
20004e14:	4a38      	ldr	r2, [pc, #224]	@ (20004ef8 <HAL_DMAEx_List_DeInit+0x1c0>)
20004e16:	4293      	cmp	r3, r2
20004e18:	d009      	beq.n	20004e2e <HAL_DMAEx_List_DeInit+0xf6>
20004e1a:	687b      	ldr	r3, [r7, #4]
20004e1c:	681b      	ldr	r3, [r3, #0]
20004e1e:	4a37      	ldr	r2, [pc, #220]	@ (20004efc <HAL_DMAEx_List_DeInit+0x1c4>)
20004e20:	4293      	cmp	r3, r2
20004e22:	d004      	beq.n	20004e2e <HAL_DMAEx_List_DeInit+0xf6>
20004e24:	687b      	ldr	r3, [r7, #4]
20004e26:	681b      	ldr	r3, [r3, #0]
20004e28:	4a35      	ldr	r2, [pc, #212]	@ (20004f00 <HAL_DMAEx_List_DeInit+0x1c8>)
20004e2a:	4293      	cmp	r3, r2
20004e2c:	d101      	bne.n	20004e32 <HAL_DMAEx_List_DeInit+0xfa>
20004e2e:	2301      	movs	r3, #1
20004e30:	e000      	b.n	20004e34 <HAL_DMAEx_List_DeInit+0xfc>
20004e32:	2300      	movs	r3, #0
20004e34:	2b00      	cmp	r3, #0
20004e36:	d007      	beq.n	20004e48 <HAL_DMAEx_List_DeInit+0x110>
  {
    hdma->Instance->CTR3 = 0U;
20004e38:	687b      	ldr	r3, [r7, #4]
20004e3a:	681b      	ldr	r3, [r3, #0]
20004e3c:	2200      	movs	r2, #0
20004e3e:	655a      	str	r2, [r3, #84]	@ 0x54
    hdma->Instance->CBR2 = 0U;
20004e40:	687b      	ldr	r3, [r7, #4]
20004e42:	681b      	ldr	r3, [r3, #0]
20004e44:	2200      	movs	r2, #0
20004e46:	659a      	str	r2, [r3, #88]	@ 0x58
  }


  /* Clear privilege attribute */
  CLEAR_BIT(p_dma_instance->PRIVCFGR, (1UL << (GET_DMA_CHANNEL(hdma) & 0x1FU)));
20004e48:	68bb      	ldr	r3, [r7, #8]
20004e4a:	685a      	ldr	r2, [r3, #4]
20004e4c:	687b      	ldr	r3, [r7, #4]
20004e4e:	681b      	ldr	r3, [r3, #0]
20004e50:	f3c3 030b 	ubfx	r3, r3, #0, #12
20004e54:	3b50      	subs	r3, #80	@ 0x50
20004e56:	09db      	lsrs	r3, r3, #7
20004e58:	f003 031f 	and.w	r3, r3, #31
20004e5c:	2101      	movs	r1, #1
20004e5e:	fa01 f303 	lsl.w	r3, r1, r3
20004e62:	43db      	mvns	r3, r3
20004e64:	401a      	ands	r2, r3
20004e66:	68bb      	ldr	r3, [r7, #8]
20004e68:	605a      	str	r2, [r3, #4]
  /* Clear secure attribute */
  CLEAR_BIT(p_dma_instance->SECCFGR, (1UL << (GET_DMA_CHANNEL(hdma) & 0x1FU)));
#endif /* (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U) */

  /* Clear all flags */
  __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_TC | DMA_FLAG_HT | DMA_FLAG_DTE | DMA_FLAG_ULE | DMA_FLAG_USE | DMA_FLAG_SUSP |
20004e6a:	687b      	ldr	r3, [r7, #4]
20004e6c:	681b      	ldr	r3, [r3, #0]
20004e6e:	f44f 42fe 	mov.w	r2, #32512	@ 0x7f00
20004e72:	60da      	str	r2, [r3, #12]
                              DMA_FLAG_TO));

  /* Clean all callbacks */
  hdma->XferCpltCallback     = NULL;
20004e74:	687b      	ldr	r3, [r7, #4]
20004e76:	2200      	movs	r2, #0
20004e78:	661a      	str	r2, [r3, #96]	@ 0x60
  hdma->XferHalfCpltCallback = NULL;
20004e7a:	687b      	ldr	r3, [r7, #4]
20004e7c:	2200      	movs	r2, #0
20004e7e:	665a      	str	r2, [r3, #100]	@ 0x64
  hdma->XferErrorCallback    = NULL;
20004e80:	687b      	ldr	r3, [r7, #4]
20004e82:	2200      	movs	r2, #0
20004e84:	669a      	str	r2, [r3, #104]	@ 0x68
  hdma->XferAbortCallback    = NULL;
20004e86:	687b      	ldr	r3, [r7, #4]
20004e88:	2200      	movs	r2, #0
20004e8a:	66da      	str	r2, [r3, #108]	@ 0x6c
  hdma->XferSuspendCallback  = NULL;
20004e8c:	687b      	ldr	r3, [r7, #4]
20004e8e:	2200      	movs	r2, #0
20004e90:	671a      	str	r2, [r3, #112]	@ 0x70

  /* Check the linked-list queue */
  if (hdma->LinkedListQueue != NULL)
20004e92:	687b      	ldr	r3, [r7, #4]
20004e94:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
20004e96:	2b00      	cmp	r3, #0
20004e98:	d00a      	beq.n	20004eb0 <HAL_DMAEx_List_DeInit+0x178>
  {
    /* Update the queue state and error code */
    hdma->LinkedListQueue->State     = HAL_DMA_QUEUE_STATE_READY;
20004e9a:	687b      	ldr	r3, [r7, #4]
20004e9c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
20004e9e:	2201      	movs	r2, #1
20004ea0:	731a      	strb	r2, [r3, #12]
    hdma->LinkedListQueue->ErrorCode = HAL_DMA_QUEUE_ERROR_NONE;
20004ea2:	687b      	ldr	r3, [r7, #4]
20004ea4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
20004ea6:	2200      	movs	r2, #0
20004ea8:	611a      	str	r2, [r3, #16]

    /* Clean DMA queue */
    hdma->LinkedListQueue = NULL;
20004eaa:	687b      	ldr	r3, [r7, #4]
20004eac:	2200      	movs	r2, #0
20004eae:	675a      	str	r2, [r3, #116]	@ 0x74
  }

  /* Clean DMA parent */
  if (hdma->Parent != NULL)
20004eb0:	687b      	ldr	r3, [r7, #4]
20004eb2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
20004eb4:	2b00      	cmp	r3, #0
20004eb6:	d002      	beq.n	20004ebe <HAL_DMAEx_List_DeInit+0x186>
  {
    hdma->Parent = NULL;
20004eb8:	687b      	ldr	r3, [r7, #4]
20004eba:	2200      	movs	r2, #0
20004ebc:	65da      	str	r2, [r3, #92]	@ 0x5c
  }

  /* Update DMA channel operation mode */
  hdma->Mode = DMA_NORMAL;
20004ebe:	687b      	ldr	r3, [r7, #4]
20004ec0:	2200      	movs	r2, #0
20004ec2:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Update the DMA channel error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
20004ec4:	687b      	ldr	r3, [r7, #4]
20004ec6:	2200      	movs	r2, #0
20004ec8:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Update the DMA channel state */
  hdma->State = HAL_DMA_STATE_RESET;
20004eca:	687b      	ldr	r3, [r7, #4]
20004ecc:	2200      	movs	r2, #0
20004ece:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

  /* Release Lock */
  __HAL_UNLOCK(hdma);
20004ed2:	687b      	ldr	r3, [r7, #4]
20004ed4:	2200      	movs	r2, #0
20004ed6:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c

  return HAL_OK;
20004eda:	2300      	movs	r3, #0
}
20004edc:	4618      	mov	r0, r3
20004ede:	3710      	adds	r7, #16
20004ee0:	46bd      	mov	sp, r7
20004ee2:	bd80      	pop	{r7, pc}
20004ee4:	40020650 	.word	0x40020650
20004ee8:	50020650 	.word	0x50020650
20004eec:	400206d0 	.word	0x400206d0
20004ef0:	500206d0 	.word	0x500206d0
20004ef4:	40020750 	.word	0x40020750
20004ef8:	50020750 	.word	0x50020750
20004efc:	400207d0 	.word	0x400207d0
20004f00:	500207d0 	.word	0x500207d0

20004f04 <HAL_DMAEx_List_Start>:
  * @param  hdma : Pointer to a DMA_HandleTypeDef structure that contains the configuration information for the
  *                specified DMA Channel.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_DMAEx_List_Start(DMA_HandleTypeDef *const hdma)
{
20004f04:	b580      	push	{r7, lr}
20004f06:	b086      	sub	sp, #24
20004f08:	af00      	add	r7, sp, #0
20004f0a:	6078      	str	r0, [r7, #4]
  HAL_DMA_StateTypeDef dma_state;
  uint32_t ccr_value;
  uint32_t cllr_mask;

  /* Check the DMA peripheral handle and the linked-list queue parameters */
  if ((hdma == NULL) || (hdma->LinkedListQueue == NULL))
20004f0c:	687b      	ldr	r3, [r7, #4]
20004f0e:	2b00      	cmp	r3, #0
20004f10:	d003      	beq.n	20004f1a <HAL_DMAEx_List_Start+0x16>
20004f12:	687b      	ldr	r3, [r7, #4]
20004f14:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
20004f16:	2b00      	cmp	r3, #0
20004f18:	d101      	bne.n	20004f1e <HAL_DMAEx_List_Start+0x1a>
  {
    return HAL_ERROR;
20004f1a:	2301      	movs	r3, #1
20004f1c:	e062      	b.n	20004fe4 <HAL_DMAEx_List_Start+0xe0>
  }

  /* Check DMA channel state */
  dma_state = hdma->State;
20004f1e:	687b      	ldr	r3, [r7, #4]
20004f20:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
20004f24:	75fb      	strb	r3, [r7, #23]
  ccr_value = hdma->Instance->CCR & DMA_CCR_LSM;
20004f26:	687b      	ldr	r3, [r7, #4]
20004f28:	681b      	ldr	r3, [r3, #0]
20004f2a:	695b      	ldr	r3, [r3, #20]
20004f2c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
20004f30:	613b      	str	r3, [r7, #16]
  if ((dma_state == HAL_DMA_STATE_READY) || ((dma_state == HAL_DMA_STATE_BUSY) && (ccr_value != 0U)))
20004f32:	7dfb      	ldrb	r3, [r7, #23]
20004f34:	2b01      	cmp	r3, #1
20004f36:	d005      	beq.n	20004f44 <HAL_DMAEx_List_Start+0x40>
20004f38:	7dfb      	ldrb	r3, [r7, #23]
20004f3a:	2b02      	cmp	r3, #2
20004f3c:	d14a      	bne.n	20004fd4 <HAL_DMAEx_List_Start+0xd0>
20004f3e:	693b      	ldr	r3, [r7, #16]
20004f40:	2b00      	cmp	r3, #0
20004f42:	d047      	beq.n	20004fd4 <HAL_DMAEx_List_Start+0xd0>
  {
    /* Check DMA channel state is ready */
    if (hdma->State == HAL_DMA_STATE_READY)
20004f44:	687b      	ldr	r3, [r7, #4]
20004f46:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
20004f4a:	b2db      	uxtb	r3, r3
20004f4c:	2b01      	cmp	r3, #1
20004f4e:	d137      	bne.n	20004fc0 <HAL_DMAEx_List_Start+0xbc>
    {
      /* Process locked */
      __HAL_LOCK(hdma);
20004f50:	687b      	ldr	r3, [r7, #4]
20004f52:	f893 304c 	ldrb.w	r3, [r3, #76]	@ 0x4c
20004f56:	2b01      	cmp	r3, #1
20004f58:	d101      	bne.n	20004f5e <HAL_DMAEx_List_Start+0x5a>
20004f5a:	2302      	movs	r3, #2
20004f5c:	e042      	b.n	20004fe4 <HAL_DMAEx_List_Start+0xe0>
20004f5e:	687b      	ldr	r3, [r7, #4]
20004f60:	2201      	movs	r2, #1
20004f62:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c

      /* Update the DMA channel and the queue states */
      hdma->State                  = HAL_DMA_STATE_BUSY;
20004f66:	687b      	ldr	r3, [r7, #4]
20004f68:	2202      	movs	r2, #2
20004f6a:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54
      hdma->LinkedListQueue->State = HAL_DMA_QUEUE_STATE_BUSY;
20004f6e:	687b      	ldr	r3, [r7, #4]
20004f70:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
20004f72:	2202      	movs	r2, #2
20004f74:	731a      	strb	r2, [r3, #12]

      /* Update the DMA channel and the queue error codes */
      hdma->ErrorCode                  = HAL_DMA_ERROR_NONE;
20004f76:	687b      	ldr	r3, [r7, #4]
20004f78:	2200      	movs	r2, #0
20004f7a:	659a      	str	r2, [r3, #88]	@ 0x58
      hdma->LinkedListQueue->ErrorCode = HAL_DMA_QUEUE_ERROR_NONE;
20004f7c:	687b      	ldr	r3, [r7, #4]
20004f7e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
20004f80:	2200      	movs	r2, #0
20004f82:	611a      	str	r2, [r3, #16]

      /* Get CLLR register mask and offset */
      DMA_List_GetCLLRNodeInfo(hdma->LinkedListQueue->Head, &cllr_mask, NULL);
20004f84:	687b      	ldr	r3, [r7, #4]
20004f86:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
20004f88:	681b      	ldr	r3, [r3, #0]
20004f8a:	f107 010c 	add.w	r1, r7, #12
20004f8e:	2200      	movs	r2, #0
20004f90:	4618      	mov	r0, r3
20004f92:	f002 f9f5 	bl	20007380 <DMA_List_GetCLLRNodeInfo>

      /* Update DMA registers for linked-list transfer */
      hdma->Instance->CLBAR = ((uint32_t)hdma->LinkedListQueue->Head & DMA_CLBAR_LBA);
20004f96:	687b      	ldr	r3, [r7, #4]
20004f98:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
20004f9a:	681b      	ldr	r3, [r3, #0]
20004f9c:	4619      	mov	r1, r3
20004f9e:	687b      	ldr	r3, [r7, #4]
20004fa0:	681a      	ldr	r2, [r3, #0]
20004fa2:	0c0b      	lsrs	r3, r1, #16
20004fa4:	041b      	lsls	r3, r3, #16
20004fa6:	6013      	str	r3, [r2, #0]
      hdma->Instance->CLLR  = ((uint32_t)hdma->LinkedListQueue->Head & DMA_CLLR_LA) | cllr_mask;
20004fa8:	687b      	ldr	r3, [r7, #4]
20004faa:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
20004fac:	681b      	ldr	r3, [r3, #0]
20004fae:	461a      	mov	r2, r3
20004fb0:	f64f 73fc 	movw	r3, #65532	@ 0xfffc
20004fb4:	4013      	ands	r3, r2
20004fb6:	68f9      	ldr	r1, [r7, #12]
20004fb8:	687a      	ldr	r2, [r7, #4]
20004fba:	6812      	ldr	r2, [r2, #0]
20004fbc:	430b      	orrs	r3, r1
20004fbe:	67d3      	str	r3, [r2, #124]	@ 0x7c
    }

    /* Enable DMA channel */
    __HAL_DMA_ENABLE(hdma);
20004fc0:	687b      	ldr	r3, [r7, #4]
20004fc2:	681b      	ldr	r3, [r3, #0]
20004fc4:	695a      	ldr	r2, [r3, #20]
20004fc6:	687b      	ldr	r3, [r7, #4]
20004fc8:	681b      	ldr	r3, [r3, #0]
20004fca:	f042 0201 	orr.w	r2, r2, #1
20004fce:	615a      	str	r2, [r3, #20]
    __HAL_UNLOCK(hdma);

    return HAL_ERROR;
  }

  return HAL_OK;
20004fd0:	2300      	movs	r3, #0
20004fd2:	e007      	b.n	20004fe4 <HAL_DMAEx_List_Start+0xe0>
    hdma->ErrorCode = HAL_DMA_ERROR_BUSY;
20004fd4:	687b      	ldr	r3, [r7, #4]
20004fd6:	2240      	movs	r2, #64	@ 0x40
20004fd8:	659a      	str	r2, [r3, #88]	@ 0x58
    __HAL_UNLOCK(hdma);
20004fda:	687b      	ldr	r3, [r7, #4]
20004fdc:	2200      	movs	r2, #0
20004fde:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
    return HAL_ERROR;
20004fe2:	2301      	movs	r3, #1
}
20004fe4:	4618      	mov	r0, r3
20004fe6:	3718      	adds	r7, #24
20004fe8:	46bd      	mov	sp, r7
20004fea:	bd80      	pop	{r7, pc}

20004fec <HAL_DMAEx_List_Start_IT>:
  * @param  hdma : Pointer to a DMA_HandleTypeDef structure that contains the configuration information for the
  *                specified DMA Channel.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_DMAEx_List_Start_IT(DMA_HandleTypeDef *const hdma)
{
20004fec:	b580      	push	{r7, lr}
20004fee:	b086      	sub	sp, #24
20004ff0:	af00      	add	r7, sp, #0
20004ff2:	6078      	str	r0, [r7, #4]
  HAL_DMA_StateTypeDef dma_state;
  uint32_t ccr_value;
  uint32_t cllr_mask;

  /* Check the DMA peripheral handle and the linked-list queue parameters */
  if ((hdma == NULL) || (hdma->LinkedListQueue == NULL))
20004ff4:	687b      	ldr	r3, [r7, #4]
20004ff6:	2b00      	cmp	r3, #0
20004ff8:	d003      	beq.n	20005002 <HAL_DMAEx_List_Start_IT+0x16>
20004ffa:	687b      	ldr	r3, [r7, #4]
20004ffc:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
20004ffe:	2b00      	cmp	r3, #0
20005000:	d101      	bne.n	20005006 <HAL_DMAEx_List_Start_IT+0x1a>
  {
    return HAL_ERROR;
20005002:	2301      	movs	r3, #1
20005004:	e082      	b.n	2000510c <HAL_DMAEx_List_Start_IT+0x120>
  }

  /* Check DMA channel state */
  dma_state = hdma->State;
20005006:	687b      	ldr	r3, [r7, #4]
20005008:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
2000500c:	75fb      	strb	r3, [r7, #23]
  ccr_value = hdma->Instance->CCR & DMA_CCR_LSM;
2000500e:	687b      	ldr	r3, [r7, #4]
20005010:	681b      	ldr	r3, [r3, #0]
20005012:	695b      	ldr	r3, [r3, #20]
20005014:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
20005018:	613b      	str	r3, [r7, #16]
  if ((dma_state == HAL_DMA_STATE_READY) || ((dma_state == HAL_DMA_STATE_BUSY) && (ccr_value != 0U)))
2000501a:	7dfb      	ldrb	r3, [r7, #23]
2000501c:	2b01      	cmp	r3, #1
2000501e:	d005      	beq.n	2000502c <HAL_DMAEx_List_Start_IT+0x40>
20005020:	7dfb      	ldrb	r3, [r7, #23]
20005022:	2b02      	cmp	r3, #2
20005024:	d16a      	bne.n	200050fc <HAL_DMAEx_List_Start_IT+0x110>
20005026:	693b      	ldr	r3, [r7, #16]
20005028:	2b00      	cmp	r3, #0
2000502a:	d067      	beq.n	200050fc <HAL_DMAEx_List_Start_IT+0x110>
  {
    /* Check DMA channel state is ready */
    if (hdma->State == HAL_DMA_STATE_READY)
2000502c:	687b      	ldr	r3, [r7, #4]
2000502e:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
20005032:	b2db      	uxtb	r3, r3
20005034:	2b01      	cmp	r3, #1
20005036:	d157      	bne.n	200050e8 <HAL_DMAEx_List_Start_IT+0xfc>
    {
      /* Process locked */
      __HAL_LOCK(hdma);
20005038:	687b      	ldr	r3, [r7, #4]
2000503a:	f893 304c 	ldrb.w	r3, [r3, #76]	@ 0x4c
2000503e:	2b01      	cmp	r3, #1
20005040:	d101      	bne.n	20005046 <HAL_DMAEx_List_Start_IT+0x5a>
20005042:	2302      	movs	r3, #2
20005044:	e062      	b.n	2000510c <HAL_DMAEx_List_Start_IT+0x120>
20005046:	687b      	ldr	r3, [r7, #4]
20005048:	2201      	movs	r2, #1
2000504a:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c

      /* Update the DMA channel and the queue states */
      hdma->State                  = HAL_DMA_STATE_BUSY;
2000504e:	687b      	ldr	r3, [r7, #4]
20005050:	2202      	movs	r2, #2
20005052:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54
      hdma->LinkedListQueue->State = HAL_DMA_QUEUE_STATE_BUSY;
20005056:	687b      	ldr	r3, [r7, #4]
20005058:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
2000505a:	2202      	movs	r2, #2
2000505c:	731a      	strb	r2, [r3, #12]

      /* Update the DMA channel and the queue error codes */
      hdma->ErrorCode                  = HAL_DMA_ERROR_NONE;
2000505e:	687b      	ldr	r3, [r7, #4]
20005060:	2200      	movs	r2, #0
20005062:	659a      	str	r2, [r3, #88]	@ 0x58
      hdma->LinkedListQueue->ErrorCode = HAL_DMA_QUEUE_ERROR_NONE;
20005064:	687b      	ldr	r3, [r7, #4]
20005066:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
20005068:	2200      	movs	r2, #0
2000506a:	611a      	str	r2, [r3, #16]

      /* Enable common interrupts: Transfer Complete and Transfer Errors ITs */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_DTE | DMA_IT_ULE | DMA_IT_USE | DMA_IT_TO));
2000506c:	687b      	ldr	r3, [r7, #4]
2000506e:	681b      	ldr	r3, [r3, #0]
20005070:	695a      	ldr	r2, [r3, #20]
20005072:	687b      	ldr	r3, [r7, #4]
20005074:	681b      	ldr	r3, [r3, #0]
20005076:	f442 42ba 	orr.w	r2, r2, #23808	@ 0x5d00
2000507a:	615a      	str	r2, [r3, #20]

      /* Check half transfer complete callback */
      if (hdma->XferHalfCpltCallback != NULL)
2000507c:	687b      	ldr	r3, [r7, #4]
2000507e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
20005080:	2b00      	cmp	r3, #0
20005082:	d007      	beq.n	20005094 <HAL_DMAEx_List_Start_IT+0xa8>
      {
        /* If half transfer complete callback is set, enable the corresponding IT */
        __HAL_DMA_ENABLE_IT(hdma, DMA_IT_HT);
20005084:	687b      	ldr	r3, [r7, #4]
20005086:	681b      	ldr	r3, [r3, #0]
20005088:	695a      	ldr	r2, [r3, #20]
2000508a:	687b      	ldr	r3, [r7, #4]
2000508c:	681b      	ldr	r3, [r3, #0]
2000508e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
20005092:	615a      	str	r2, [r3, #20]
      }

      /* Check suspend callback */
      if (hdma->XferSuspendCallback != NULL)
20005094:	687b      	ldr	r3, [r7, #4]
20005096:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
20005098:	2b00      	cmp	r3, #0
2000509a:	d007      	beq.n	200050ac <HAL_DMAEx_List_Start_IT+0xc0>
      {
        /* If transfer suspend callback is set, enable the corresponding IT */
        __HAL_DMA_ENABLE_IT(hdma, DMA_IT_SUSP);
2000509c:	687b      	ldr	r3, [r7, #4]
2000509e:	681b      	ldr	r3, [r3, #0]
200050a0:	695a      	ldr	r2, [r3, #20]
200050a2:	687b      	ldr	r3, [r7, #4]
200050a4:	681b      	ldr	r3, [r3, #0]
200050a6:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
200050aa:	615a      	str	r2, [r3, #20]
      }

      /* Get CLLR register mask and offset */
      DMA_List_GetCLLRNodeInfo(hdma->LinkedListQueue->Head, &cllr_mask, NULL);
200050ac:	687b      	ldr	r3, [r7, #4]
200050ae:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
200050b0:	681b      	ldr	r3, [r3, #0]
200050b2:	f107 010c 	add.w	r1, r7, #12
200050b6:	2200      	movs	r2, #0
200050b8:	4618      	mov	r0, r3
200050ba:	f002 f961 	bl	20007380 <DMA_List_GetCLLRNodeInfo>

      /* Update DMA registers for linked-list transfer */
      hdma->Instance->CLBAR = ((uint32_t)hdma->LinkedListQueue->Head & DMA_CLBAR_LBA);
200050be:	687b      	ldr	r3, [r7, #4]
200050c0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
200050c2:	681b      	ldr	r3, [r3, #0]
200050c4:	4619      	mov	r1, r3
200050c6:	687b      	ldr	r3, [r7, #4]
200050c8:	681a      	ldr	r2, [r3, #0]
200050ca:	0c0b      	lsrs	r3, r1, #16
200050cc:	041b      	lsls	r3, r3, #16
200050ce:	6013      	str	r3, [r2, #0]
      hdma->Instance->CLLR  = ((uint32_t)hdma->LinkedListQueue->Head & DMA_CLLR_LA) | cllr_mask;
200050d0:	687b      	ldr	r3, [r7, #4]
200050d2:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
200050d4:	681b      	ldr	r3, [r3, #0]
200050d6:	461a      	mov	r2, r3
200050d8:	f64f 73fc 	movw	r3, #65532	@ 0xfffc
200050dc:	4013      	ands	r3, r2
200050de:	68f9      	ldr	r1, [r7, #12]
200050e0:	687a      	ldr	r2, [r7, #4]
200050e2:	6812      	ldr	r2, [r2, #0]
200050e4:	430b      	orrs	r3, r1
200050e6:	67d3      	str	r3, [r2, #124]	@ 0x7c
    }

    /* Enable DMA channel */
    __HAL_DMA_ENABLE(hdma);
200050e8:	687b      	ldr	r3, [r7, #4]
200050ea:	681b      	ldr	r3, [r3, #0]
200050ec:	695a      	ldr	r2, [r3, #20]
200050ee:	687b      	ldr	r3, [r7, #4]
200050f0:	681b      	ldr	r3, [r3, #0]
200050f2:	f042 0201 	orr.w	r2, r2, #1
200050f6:	615a      	str	r2, [r3, #20]
    __HAL_UNLOCK(hdma);

    return HAL_ERROR;
  }

  return HAL_OK;
200050f8:	2300      	movs	r3, #0
200050fa:	e007      	b.n	2000510c <HAL_DMAEx_List_Start_IT+0x120>
    hdma->ErrorCode = HAL_DMA_ERROR_BUSY;
200050fc:	687b      	ldr	r3, [r7, #4]
200050fe:	2240      	movs	r2, #64	@ 0x40
20005100:	659a      	str	r2, [r3, #88]	@ 0x58
    __HAL_UNLOCK(hdma);
20005102:	687b      	ldr	r3, [r7, #4]
20005104:	2200      	movs	r2, #0
20005106:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
    return HAL_ERROR;
2000510a:	2301      	movs	r3, #1
}
2000510c:	4618      	mov	r0, r3
2000510e:	3718      	adds	r7, #24
20005110:	46bd      	mov	sp, r7
20005112:	bd80      	pop	{r7, pc}

20005114 <HAL_DMAEx_List_BuildNode>:
  *         addressable space.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_DMAEx_List_BuildNode(DMA_NodeConfTypeDef const *const pNodeConfig,
                                           DMA_NodeTypeDef *const pNode)
{
20005114:	b580      	push	{r7, lr}
20005116:	b082      	sub	sp, #8
20005118:	af00      	add	r7, sp, #0
2000511a:	6078      	str	r0, [r7, #4]
2000511c:	6039      	str	r1, [r7, #0]
  /* Check the node configuration and physical node parameters */
  if ((pNodeConfig == NULL) || (pNode == NULL))
2000511e:	687b      	ldr	r3, [r7, #4]
20005120:	2b00      	cmp	r3, #0
20005122:	d002      	beq.n	2000512a <HAL_DMAEx_List_BuildNode+0x16>
20005124:	683b      	ldr	r3, [r7, #0]
20005126:	2b00      	cmp	r3, #0
20005128:	d101      	bne.n	2000512e <HAL_DMAEx_List_BuildNode+0x1a>
  {
    return HAL_ERROR;
2000512a:	2301      	movs	r3, #1
2000512c:	e004      	b.n	20005138 <HAL_DMAEx_List_BuildNode+0x24>
  assert_param(IS_DMA_ATTRIBUTES(pNodeConfig->SrcSecure));
  assert_param(IS_DMA_ATTRIBUTES(pNodeConfig->DestSecure));
#endif /* (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U) */

  /* Build the DMA channel node */
  DMA_List_BuildNode(pNodeConfig, pNode);
2000512e:	6839      	ldr	r1, [r7, #0]
20005130:	6878      	ldr	r0, [r7, #4]
20005132:	f001 fe5d 	bl	20006df0 <DMA_List_BuildNode>

  return HAL_OK;
20005136:	2300      	movs	r3, #0
}
20005138:	4618      	mov	r0, r3
2000513a:	3708      	adds	r7, #8
2000513c:	46bd      	mov	sp, r7
2000513e:	bd80      	pop	{r7, pc}

20005140 <HAL_DMAEx_List_GetNodeConfig>:
  *                       configurations.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_DMAEx_List_GetNodeConfig(DMA_NodeConfTypeDef *const pNodeConfig,
                                               DMA_NodeTypeDef const *const pNode)
{
20005140:	b580      	push	{r7, lr}
20005142:	b082      	sub	sp, #8
20005144:	af00      	add	r7, sp, #0
20005146:	6078      	str	r0, [r7, #4]
20005148:	6039      	str	r1, [r7, #0]
  /* Check the node configuration and physical node parameters */
  if ((pNodeConfig == NULL) || (pNode == NULL))
2000514a:	687b      	ldr	r3, [r7, #4]
2000514c:	2b00      	cmp	r3, #0
2000514e:	d002      	beq.n	20005156 <HAL_DMAEx_List_GetNodeConfig+0x16>
20005150:	683b      	ldr	r3, [r7, #0]
20005152:	2b00      	cmp	r3, #0
20005154:	d101      	bne.n	2000515a <HAL_DMAEx_List_GetNodeConfig+0x1a>
  {
    return HAL_ERROR;
20005156:	2301      	movs	r3, #1
20005158:	e004      	b.n	20005164 <HAL_DMAEx_List_GetNodeConfig+0x24>
  }

  /* Get the DMA channel node configuration */
  DMA_List_GetNodeConfig(pNodeConfig, pNode);
2000515a:	6839      	ldr	r1, [r7, #0]
2000515c:	6878      	ldr	r0, [r7, #4]
2000515e:	f001 ff99 	bl	20007094 <DMA_List_GetNodeConfig>

  return HAL_OK;
20005162:	2300      	movs	r3, #0
}
20005164:	4618      	mov	r0, r3
20005166:	3708      	adds	r7, #8
20005168:	46bd      	mov	sp, r7
2000516a:	bd80      	pop	{r7, pc}

2000516c <HAL_DMAEx_List_InsertNode>:
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_DMAEx_List_InsertNode(DMA_QListTypeDef *const pQList,
                                            DMA_NodeTypeDef *const pPrevNode,
                                            DMA_NodeTypeDef *const pNewNode)
{
2000516c:	b580      	push	{r7, lr}
2000516e:	b08c      	sub	sp, #48	@ 0x30
20005170:	af00      	add	r7, sp, #0
20005172:	60f8      	str	r0, [r7, #12]
20005174:	60b9      	str	r1, [r7, #8]
20005176:	607a      	str	r2, [r7, #4]
  uint32_t cllr_mask;
  uint32_t cllr_offset;
  DMA_NodeInQInfoTypeDef node_info;

  /* Check the queue and the new node parameters */
  if ((pQList == NULL) || (pNewNode == NULL))
20005178:	68fb      	ldr	r3, [r7, #12]
2000517a:	2b00      	cmp	r3, #0
2000517c:	d002      	beq.n	20005184 <HAL_DMAEx_List_InsertNode+0x18>
2000517e:	687b      	ldr	r3, [r7, #4]
20005180:	2b00      	cmp	r3, #0
20005182:	d101      	bne.n	20005188 <HAL_DMAEx_List_InsertNode+0x1c>
  {
    return HAL_ERROR;
20005184:	2301      	movs	r3, #1
20005186:	e0b6      	b.n	200052f6 <HAL_DMAEx_List_InsertNode+0x18a>
  }

  /* Check queue type */
  if (pQList->Type == QUEUE_TYPE_DYNAMIC)
20005188:	68fb      	ldr	r3, [r7, #12]
2000518a:	695b      	ldr	r3, [r3, #20]
2000518c:	2b01      	cmp	r3, #1
2000518e:	d104      	bne.n	2000519a <HAL_DMAEx_List_InsertNode+0x2e>
  {
    /* Update the queue error code */
    pQList->ErrorCode = HAL_DMA_QUEUE_ERROR_INVALIDTYPE;
20005190:	68fb      	ldr	r3, [r7, #12]
20005192:	2204      	movs	r2, #4
20005194:	611a      	str	r2, [r3, #16]

    return HAL_ERROR;
20005196:	2301      	movs	r3, #1
20005198:	e0ad      	b.n	200052f6 <HAL_DMAEx_List_InsertNode+0x18a>
  }

  /* Check nodes base addresses */
  if (DMA_List_CheckNodesBaseAddresses(pQList->Head, pPrevNode, pNewNode) != 0U)
2000519a:	68fb      	ldr	r3, [r7, #12]
2000519c:	681b      	ldr	r3, [r3, #0]
2000519e:	687a      	ldr	r2, [r7, #4]
200051a0:	68b9      	ldr	r1, [r7, #8]
200051a2:	4618      	mov	r0, r3
200051a4:	f002 f880 	bl	200072a8 <DMA_List_CheckNodesBaseAddresses>
200051a8:	4603      	mov	r3, r0
200051aa:	2b00      	cmp	r3, #0
200051ac:	d004      	beq.n	200051b8 <HAL_DMAEx_List_InsertNode+0x4c>
  {
    /* Update the queue error code */
    pQList->ErrorCode = HAL_DMA_QUEUE_ERROR_OUTOFRANGE;
200051ae:	68fb      	ldr	r3, [r7, #12]
200051b0:	2205      	movs	r2, #5
200051b2:	611a      	str	r2, [r3, #16]

    return HAL_ERROR;
200051b4:	2301      	movs	r3, #1
200051b6:	e09e      	b.n	200052f6 <HAL_DMAEx_List_InsertNode+0x18a>
  }

  /* Check nodes types compatibility */
  if (DMA_List_CheckNodesTypes(pQList->Head, pPrevNode, pNewNode) != 0U)
200051b8:	68fb      	ldr	r3, [r7, #12]
200051ba:	681b      	ldr	r3, [r3, #0]
200051bc:	687a      	ldr	r2, [r7, #4]
200051be:	68b9      	ldr	r1, [r7, #8]
200051c0:	4618      	mov	r0, r3
200051c2:	f002 f8a1 	bl	20007308 <DMA_List_CheckNodesTypes>
200051c6:	4603      	mov	r3, r0
200051c8:	2b00      	cmp	r3, #0
200051ca:	d004      	beq.n	200051d6 <HAL_DMAEx_List_InsertNode+0x6a>
  {
    /* Update the queue error code */
    pQList->ErrorCode = HAL_DMA_QUEUE_ERROR_INVALIDTYPE;
200051cc:	68fb      	ldr	r3, [r7, #12]
200051ce:	2204      	movs	r2, #4
200051d0:	611a      	str	r2, [r3, #16]

    return HAL_ERROR;
200051d2:	2301      	movs	r3, #1
200051d4:	e08f      	b.n	200052f6 <HAL_DMAEx_List_InsertNode+0x18a>
  }

  /* Update the queue state */
  pQList->State = HAL_DMA_QUEUE_STATE_BUSY;
200051d6:	68fb      	ldr	r3, [r7, #12]
200051d8:	2202      	movs	r2, #2
200051da:	731a      	strb	r2, [r3, #12]

  /* Update the queue error code */
  pQList->ErrorCode = HAL_DMA_QUEUE_ERROR_NONE;
200051dc:	68fb      	ldr	r3, [r7, #12]
200051de:	2200      	movs	r2, #0
200051e0:	611a      	str	r2, [r3, #16]

  /* Get CLLR register mask and offset */
  DMA_List_GetCLLRNodeInfo(pNewNode, &cllr_mask, &cllr_offset);
200051e2:	f107 0228 	add.w	r2, r7, #40	@ 0x28
200051e6:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
200051ea:	4619      	mov	r1, r3
200051ec:	6878      	ldr	r0, [r7, #4]
200051ee:	f002 f8c7 	bl	20007380 <DMA_List_GetCLLRNodeInfo>

  /* Empty queue */
  if (pQList->Head == NULL)
200051f2:	68fb      	ldr	r3, [r7, #12]
200051f4:	681b      	ldr	r3, [r3, #0]
200051f6:	2b00      	cmp	r3, #0
200051f8:	d11a      	bne.n	20005230 <HAL_DMAEx_List_InsertNode+0xc4>
  {
    /* Add only new node to queue */
    if (pPrevNode == NULL)
200051fa:	68bb      	ldr	r3, [r7, #8]
200051fc:	2b00      	cmp	r3, #0
200051fe:	d106      	bne.n	2000520e <HAL_DMAEx_List_InsertNode+0xa2>
    {
      pQList->Head       = pNewNode;
20005200:	68fb      	ldr	r3, [r7, #12]
20005202:	687a      	ldr	r2, [r7, #4]
20005204:	601a      	str	r2, [r3, #0]
      pQList->NodeNumber = 1U;
20005206:	68fb      	ldr	r3, [r7, #12]
20005208:	2201      	movs	r2, #1
2000520a:	609a      	str	r2, [r3, #8]
2000520c:	e06c      	b.n	200052e8 <HAL_DMAEx_List_InsertNode+0x17c>
    }
    /* Add previous node then new node to queue */
    else
    {
      pQList->Head                          = pPrevNode;
2000520e:	68fb      	ldr	r3, [r7, #12]
20005210:	68ba      	ldr	r2, [r7, #8]
20005212:	601a      	str	r2, [r3, #0]
      pPrevNode->LinkRegisters[cllr_offset] = ((uint32_t)pNewNode & DMA_CLLR_LA) | cllr_mask;
20005214:	687a      	ldr	r2, [r7, #4]
20005216:	f64f 73fc 	movw	r3, #65532	@ 0xfffc
2000521a:	4013      	ands	r3, r2
2000521c:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
2000521e:	6aba      	ldr	r2, [r7, #40]	@ 0x28
20005220:	4319      	orrs	r1, r3
20005222:	68bb      	ldr	r3, [r7, #8]
20005224:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      pQList->NodeNumber                    = 2U;
20005228:	68fb      	ldr	r3, [r7, #12]
2000522a:	2202      	movs	r2, #2
2000522c:	609a      	str	r2, [r3, #8]
2000522e:	e05b      	b.n	200052e8 <HAL_DMAEx_List_InsertNode+0x17c>
  }
  /* Not empty queue */
  else
  {
    /* Add new node at the head of queue */
    if (pPrevNode == NULL)
20005230:	68bb      	ldr	r3, [r7, #8]
20005232:	2b00      	cmp	r3, #0
20005234:	d10f      	bne.n	20005256 <HAL_DMAEx_List_InsertNode+0xea>
    {
      pNewNode->LinkRegisters[cllr_offset] = ((uint32_t)pQList->Head & DMA_CLLR_LA) | cllr_mask;
20005236:	68fb      	ldr	r3, [r7, #12]
20005238:	681b      	ldr	r3, [r3, #0]
2000523a:	461a      	mov	r2, r3
2000523c:	f64f 73fc 	movw	r3, #65532	@ 0xfffc
20005240:	4013      	ands	r3, r2
20005242:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
20005244:	6aba      	ldr	r2, [r7, #40]	@ 0x28
20005246:	4319      	orrs	r1, r3
20005248:	687b      	ldr	r3, [r7, #4]
2000524a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      pQList->Head                         = pNewNode;
2000524e:	68fb      	ldr	r3, [r7, #12]
20005250:	687a      	ldr	r2, [r7, #4]
20005252:	601a      	str	r2, [r3, #0]
20005254:	e043      	b.n	200052de <HAL_DMAEx_List_InsertNode+0x172>
    }
    /* Add new node according to selected position */
    else
    {
      /* Find node and get its position in selected queue */
      node_info.cllr_offset = cllr_offset;
20005256:	6abb      	ldr	r3, [r7, #40]	@ 0x28
20005258:	617b      	str	r3, [r7, #20]
      if (DMA_List_FindNode(pQList, pPrevNode, &node_info) == 0U)
2000525a:	f107 0314 	add.w	r3, r7, #20
2000525e:	461a      	mov	r2, r3
20005260:	68b9      	ldr	r1, [r7, #8]
20005262:	68f8      	ldr	r0, [r7, #12]
20005264:	f002 f8bc 	bl	200073e0 <DMA_List_FindNode>
20005268:	4603      	mov	r3, r0
2000526a:	2b00      	cmp	r3, #0
2000526c:	d132      	bne.n	200052d4 <HAL_DMAEx_List_InsertNode+0x168>
      {
        /* Selected node is the last queue node */
        if (node_info.currentnode_pos == pQList->NodeNumber)
2000526e:	69fa      	ldr	r2, [r7, #28]
20005270:	68fb      	ldr	r3, [r7, #12]
20005272:	689b      	ldr	r3, [r3, #8]
20005274:	429a      	cmp	r2, r3
20005276:	d11a      	bne.n	200052ae <HAL_DMAEx_List_InsertNode+0x142>
        {
          /* Check if queue is circular */
          if (pQList->FirstCircularNode != NULL)
20005278:	68fb      	ldr	r3, [r7, #12]
2000527a:	685b      	ldr	r3, [r3, #4]
2000527c:	2b00      	cmp	r3, #0
2000527e:	d00b      	beq.n	20005298 <HAL_DMAEx_List_InsertNode+0x12c>
          {
            pNewNode->LinkRegisters[cllr_offset] = ((uint32_t)pQList->FirstCircularNode & DMA_CLLR_LA) | cllr_mask;
20005280:	68fb      	ldr	r3, [r7, #12]
20005282:	685b      	ldr	r3, [r3, #4]
20005284:	461a      	mov	r2, r3
20005286:	f64f 73fc 	movw	r3, #65532	@ 0xfffc
2000528a:	4013      	ands	r3, r2
2000528c:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
2000528e:	6aba      	ldr	r2, [r7, #40]	@ 0x28
20005290:	4319      	orrs	r1, r3
20005292:	687b      	ldr	r3, [r7, #4]
20005294:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
          }

          pPrevNode->LinkRegisters[cllr_offset] = ((uint32_t)pNewNode & DMA_CLLR_LA) | cllr_mask;
20005298:	687a      	ldr	r2, [r7, #4]
2000529a:	f64f 73fc 	movw	r3, #65532	@ 0xfffc
2000529e:	4013      	ands	r3, r2
200052a0:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
200052a2:	6aba      	ldr	r2, [r7, #40]	@ 0x28
200052a4:	4319      	orrs	r1, r3
200052a6:	68bb      	ldr	r3, [r7, #8]
200052a8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
200052ac:	e017      	b.n	200052de <HAL_DMAEx_List_InsertNode+0x172>
        }
        /* Selected node is not the last queue node */
        else
        {
          pNewNode->LinkRegisters[cllr_offset] = pPrevNode->LinkRegisters[cllr_offset];
200052ae:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
200052b0:	6aba      	ldr	r2, [r7, #40]	@ 0x28
200052b2:	68bb      	ldr	r3, [r7, #8]
200052b4:	f853 1021 	ldr.w	r1, [r3, r1, lsl #2]
200052b8:	687b      	ldr	r3, [r7, #4]
200052ba:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
          pPrevNode->LinkRegisters[cllr_offset] = ((uint32_t)pNewNode & DMA_CLLR_LA) | cllr_mask;
200052be:	687a      	ldr	r2, [r7, #4]
200052c0:	f64f 73fc 	movw	r3, #65532	@ 0xfffc
200052c4:	4013      	ands	r3, r2
200052c6:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
200052c8:	6aba      	ldr	r2, [r7, #40]	@ 0x28
200052ca:	4319      	orrs	r1, r3
200052cc:	68bb      	ldr	r3, [r7, #8]
200052ce:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
200052d2:	e004      	b.n	200052de <HAL_DMAEx_List_InsertNode+0x172>
        }
      }
      else
      {
        /* Update the queue error code */
        pQList->ErrorCode = HAL_DMA_QUEUE_ERROR_NOTFOUND;
200052d4:	68fb      	ldr	r3, [r7, #12]
200052d6:	2206      	movs	r2, #6
200052d8:	611a      	str	r2, [r3, #16]

        return HAL_ERROR;
200052da:	2301      	movs	r3, #1
200052dc:	e00b      	b.n	200052f6 <HAL_DMAEx_List_InsertNode+0x18a>
      }
    }

    /* Increment queue node number */
    pQList->NodeNumber++;
200052de:	68fb      	ldr	r3, [r7, #12]
200052e0:	689b      	ldr	r3, [r3, #8]
200052e2:	1c5a      	adds	r2, r3, #1
200052e4:	68fb      	ldr	r3, [r7, #12]
200052e6:	609a      	str	r2, [r3, #8]
  }

  /* Update the queue error code */
  pQList->ErrorCode = HAL_DMA_QUEUE_ERROR_NONE;
200052e8:	68fb      	ldr	r3, [r7, #12]
200052ea:	2200      	movs	r2, #0
200052ec:	611a      	str	r2, [r3, #16]

  /* Update the queue state */
  pQList->State = HAL_DMA_QUEUE_STATE_READY;
200052ee:	68fb      	ldr	r3, [r7, #12]
200052f0:	2201      	movs	r2, #1
200052f2:	731a      	strb	r2, [r3, #12]

  return HAL_OK;
200052f4:	2300      	movs	r3, #0
}
200052f6:	4618      	mov	r0, r3
200052f8:	3730      	adds	r7, #48	@ 0x30
200052fa:	46bd      	mov	sp, r7
200052fc:	bd80      	pop	{r7, pc}

200052fe <HAL_DMAEx_List_InsertNode_Head>:
  *                     configurations.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_DMAEx_List_InsertNode_Head(DMA_QListTypeDef *const pQList,
                                                 DMA_NodeTypeDef *const pNewNode)
{
200052fe:	b580      	push	{r7, lr}
20005300:	b084      	sub	sp, #16
20005302:	af00      	add	r7, sp, #0
20005304:	6078      	str	r0, [r7, #4]
20005306:	6039      	str	r1, [r7, #0]
  uint32_t cllr_mask;
  uint32_t cllr_offset;

  /* Check the queue and the new node parameters */
  if ((pQList == NULL) || (pNewNode == NULL))
20005308:	687b      	ldr	r3, [r7, #4]
2000530a:	2b00      	cmp	r3, #0
2000530c:	d002      	beq.n	20005314 <HAL_DMAEx_List_InsertNode_Head+0x16>
2000530e:	683b      	ldr	r3, [r7, #0]
20005310:	2b00      	cmp	r3, #0
20005312:	d101      	bne.n	20005318 <HAL_DMAEx_List_InsertNode_Head+0x1a>
  {
    return HAL_ERROR;
20005314:	2301      	movs	r3, #1
20005316:	e057      	b.n	200053c8 <HAL_DMAEx_List_InsertNode_Head+0xca>
  }

  /* Check queue type */
  if (pQList->Type == QUEUE_TYPE_DYNAMIC)
20005318:	687b      	ldr	r3, [r7, #4]
2000531a:	695b      	ldr	r3, [r3, #20]
2000531c:	2b01      	cmp	r3, #1
2000531e:	d104      	bne.n	2000532a <HAL_DMAEx_List_InsertNode_Head+0x2c>
  {
    /* Update the queue error code */
    pQList->ErrorCode = HAL_DMA_QUEUE_ERROR_INVALIDTYPE;
20005320:	687b      	ldr	r3, [r7, #4]
20005322:	2204      	movs	r2, #4
20005324:	611a      	str	r2, [r3, #16]

    return HAL_ERROR;
20005326:	2301      	movs	r3, #1
20005328:	e04e      	b.n	200053c8 <HAL_DMAEx_List_InsertNode_Head+0xca>
  }

  /* Check nodes base addresses */
  if (DMA_List_CheckNodesBaseAddresses(pQList->Head, pNewNode, NULL) != 0U)
2000532a:	687b      	ldr	r3, [r7, #4]
2000532c:	681b      	ldr	r3, [r3, #0]
2000532e:	2200      	movs	r2, #0
20005330:	6839      	ldr	r1, [r7, #0]
20005332:	4618      	mov	r0, r3
20005334:	f001 ffb8 	bl	200072a8 <DMA_List_CheckNodesBaseAddresses>
20005338:	4603      	mov	r3, r0
2000533a:	2b00      	cmp	r3, #0
2000533c:	d004      	beq.n	20005348 <HAL_DMAEx_List_InsertNode_Head+0x4a>
  {
    /* Update the queue error code */
    pQList->ErrorCode = HAL_DMA_QUEUE_ERROR_OUTOFRANGE;
2000533e:	687b      	ldr	r3, [r7, #4]
20005340:	2205      	movs	r2, #5
20005342:	611a      	str	r2, [r3, #16]

    return HAL_ERROR;
20005344:	2301      	movs	r3, #1
20005346:	e03f      	b.n	200053c8 <HAL_DMAEx_List_InsertNode_Head+0xca>
  }

  /* Check nodes types compatibility */
  if (DMA_List_CheckNodesTypes(pQList->Head, pNewNode, NULL) != 0U)
20005348:	687b      	ldr	r3, [r7, #4]
2000534a:	681b      	ldr	r3, [r3, #0]
2000534c:	2200      	movs	r2, #0
2000534e:	6839      	ldr	r1, [r7, #0]
20005350:	4618      	mov	r0, r3
20005352:	f001 ffd9 	bl	20007308 <DMA_List_CheckNodesTypes>
20005356:	4603      	mov	r3, r0
20005358:	2b00      	cmp	r3, #0
2000535a:	d004      	beq.n	20005366 <HAL_DMAEx_List_InsertNode_Head+0x68>
  {
    /* Update the queue error code */
    pQList->ErrorCode = HAL_DMA_QUEUE_ERROR_INVALIDTYPE;
2000535c:	687b      	ldr	r3, [r7, #4]
2000535e:	2204      	movs	r2, #4
20005360:	611a      	str	r2, [r3, #16]

    return HAL_ERROR;
20005362:	2301      	movs	r3, #1
20005364:	e030      	b.n	200053c8 <HAL_DMAEx_List_InsertNode_Head+0xca>
  }

  /* Update the queue state */
  pQList->State = HAL_DMA_QUEUE_STATE_BUSY;
20005366:	687b      	ldr	r3, [r7, #4]
20005368:	2202      	movs	r2, #2
2000536a:	731a      	strb	r2, [r3, #12]

  /* Update the queue error code */
  pQList->ErrorCode = HAL_DMA_QUEUE_ERROR_NONE;
2000536c:	687b      	ldr	r3, [r7, #4]
2000536e:	2200      	movs	r2, #0
20005370:	611a      	str	r2, [r3, #16]

  /* Empty queue */
  if (pQList->Head == NULL)
20005372:	687b      	ldr	r3, [r7, #4]
20005374:	681b      	ldr	r3, [r3, #0]
20005376:	2b00      	cmp	r3, #0
20005378:	d103      	bne.n	20005382 <HAL_DMAEx_List_InsertNode_Head+0x84>
  {
    pQList->Head = pNewNode;
2000537a:	687b      	ldr	r3, [r7, #4]
2000537c:	683a      	ldr	r2, [r7, #0]
2000537e:	601a      	str	r2, [r3, #0]
20005380:	e016      	b.n	200053b0 <HAL_DMAEx_List_InsertNode_Head+0xb2>
  }
  /* Not empty queue */
  else
  {
    /* Get CLLR register mask and offset */
    DMA_List_GetCLLRNodeInfo(pNewNode, &cllr_mask, &cllr_offset);
20005382:	f107 0208 	add.w	r2, r7, #8
20005386:	f107 030c 	add.w	r3, r7, #12
2000538a:	4619      	mov	r1, r3
2000538c:	6838      	ldr	r0, [r7, #0]
2000538e:	f001 fff7 	bl	20007380 <DMA_List_GetCLLRNodeInfo>

    pNewNode->LinkRegisters[cllr_offset] = ((uint32_t)pQList->Head & DMA_CLLR_LA) | cllr_mask;
20005392:	687b      	ldr	r3, [r7, #4]
20005394:	681b      	ldr	r3, [r3, #0]
20005396:	461a      	mov	r2, r3
20005398:	f64f 73fc 	movw	r3, #65532	@ 0xfffc
2000539c:	4013      	ands	r3, r2
2000539e:	68f9      	ldr	r1, [r7, #12]
200053a0:	68ba      	ldr	r2, [r7, #8]
200053a2:	4319      	orrs	r1, r3
200053a4:	683b      	ldr	r3, [r7, #0]
200053a6:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    pQList->Head                         = pNewNode;
200053aa:	687b      	ldr	r3, [r7, #4]
200053ac:	683a      	ldr	r2, [r7, #0]
200053ae:	601a      	str	r2, [r3, #0]
  }

  /* Increment queue node number */
  pQList->NodeNumber++;
200053b0:	687b      	ldr	r3, [r7, #4]
200053b2:	689b      	ldr	r3, [r3, #8]
200053b4:	1c5a      	adds	r2, r3, #1
200053b6:	687b      	ldr	r3, [r7, #4]
200053b8:	609a      	str	r2, [r3, #8]

  /* Update the queue error code */
  pQList->ErrorCode = HAL_DMA_QUEUE_ERROR_NONE;
200053ba:	687b      	ldr	r3, [r7, #4]
200053bc:	2200      	movs	r2, #0
200053be:	611a      	str	r2, [r3, #16]

  /* Update the queue state */
  pQList->State = HAL_DMA_QUEUE_STATE_READY;
200053c0:	687b      	ldr	r3, [r7, #4]
200053c2:	2201      	movs	r2, #1
200053c4:	731a      	strb	r2, [r3, #12]

  return HAL_OK;
200053c6:	2300      	movs	r3, #0
}
200053c8:	4618      	mov	r0, r3
200053ca:	3710      	adds	r7, #16
200053cc:	46bd      	mov	sp, r7
200053ce:	bd80      	pop	{r7, pc}

200053d0 <HAL_DMAEx_List_InsertNode_Tail>:
  *                     configurations.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_DMAEx_List_InsertNode_Tail(DMA_QListTypeDef *const pQList,
                                                 DMA_NodeTypeDef *const pNewNode)
{
200053d0:	b580      	push	{r7, lr}
200053d2:	b08a      	sub	sp, #40	@ 0x28
200053d4:	af00      	add	r7, sp, #0
200053d6:	6078      	str	r0, [r7, #4]
200053d8:	6039      	str	r1, [r7, #0]
  uint32_t cllr_mask;
  uint32_t cllr_offset;
  DMA_NodeInQInfoTypeDef node_info;

  /* Check the queue and the new node parameters */
  if ((pQList == NULL) || (pNewNode == NULL))
200053da:	687b      	ldr	r3, [r7, #4]
200053dc:	2b00      	cmp	r3, #0
200053de:	d002      	beq.n	200053e6 <HAL_DMAEx_List_InsertNode_Tail+0x16>
200053e0:	683b      	ldr	r3, [r7, #0]
200053e2:	2b00      	cmp	r3, #0
200053e4:	d101      	bne.n	200053ea <HAL_DMAEx_List_InsertNode_Tail+0x1a>
  {
    return HAL_ERROR;
200053e6:	2301      	movs	r3, #1
200053e8:	e066      	b.n	200054b8 <HAL_DMAEx_List_InsertNode_Tail+0xe8>
  }

  /* Check queue type */
  if (pQList->Type == QUEUE_TYPE_DYNAMIC)
200053ea:	687b      	ldr	r3, [r7, #4]
200053ec:	695b      	ldr	r3, [r3, #20]
200053ee:	2b01      	cmp	r3, #1
200053f0:	d104      	bne.n	200053fc <HAL_DMAEx_List_InsertNode_Tail+0x2c>
  {
    /* Update the queue error code */
    pQList->ErrorCode = HAL_DMA_QUEUE_ERROR_INVALIDTYPE;
200053f2:	687b      	ldr	r3, [r7, #4]
200053f4:	2204      	movs	r2, #4
200053f6:	611a      	str	r2, [r3, #16]

    return HAL_ERROR;
200053f8:	2301      	movs	r3, #1
200053fa:	e05d      	b.n	200054b8 <HAL_DMAEx_List_InsertNode_Tail+0xe8>
  }

  /* Check nodes base addresses */
  if (DMA_List_CheckNodesBaseAddresses(pQList->Head, pNewNode, NULL) != 0U)
200053fc:	687b      	ldr	r3, [r7, #4]
200053fe:	681b      	ldr	r3, [r3, #0]
20005400:	2200      	movs	r2, #0
20005402:	6839      	ldr	r1, [r7, #0]
20005404:	4618      	mov	r0, r3
20005406:	f001 ff4f 	bl	200072a8 <DMA_List_CheckNodesBaseAddresses>
2000540a:	4603      	mov	r3, r0
2000540c:	2b00      	cmp	r3, #0
2000540e:	d004      	beq.n	2000541a <HAL_DMAEx_List_InsertNode_Tail+0x4a>
  {
    /* Update the queue error code */
    pQList->ErrorCode = HAL_DMA_QUEUE_ERROR_OUTOFRANGE;
20005410:	687b      	ldr	r3, [r7, #4]
20005412:	2205      	movs	r2, #5
20005414:	611a      	str	r2, [r3, #16]

    return HAL_ERROR;
20005416:	2301      	movs	r3, #1
20005418:	e04e      	b.n	200054b8 <HAL_DMAEx_List_InsertNode_Tail+0xe8>
  }

  /* Check nodes types compatibility */
  if (DMA_List_CheckNodesTypes(pQList->Head, pNewNode, NULL) != 0U)
2000541a:	687b      	ldr	r3, [r7, #4]
2000541c:	681b      	ldr	r3, [r3, #0]
2000541e:	2200      	movs	r2, #0
20005420:	6839      	ldr	r1, [r7, #0]
20005422:	4618      	mov	r0, r3
20005424:	f001 ff70 	bl	20007308 <DMA_List_CheckNodesTypes>
20005428:	4603      	mov	r3, r0
2000542a:	2b00      	cmp	r3, #0
2000542c:	d004      	beq.n	20005438 <HAL_DMAEx_List_InsertNode_Tail+0x68>
  {
    /* Update the queue error code */
    pQList->ErrorCode = HAL_DMA_QUEUE_ERROR_INVALIDTYPE;
2000542e:	687b      	ldr	r3, [r7, #4]
20005430:	2204      	movs	r2, #4
20005432:	611a      	str	r2, [r3, #16]

    return HAL_ERROR;
20005434:	2301      	movs	r3, #1
20005436:	e03f      	b.n	200054b8 <HAL_DMAEx_List_InsertNode_Tail+0xe8>
  }

  /* Empty queue */
  if (pQList->Head == NULL)
20005438:	687b      	ldr	r3, [r7, #4]
2000543a:	681b      	ldr	r3, [r3, #0]
2000543c:	2b00      	cmp	r3, #0
2000543e:	d103      	bne.n	20005448 <HAL_DMAEx_List_InsertNode_Tail+0x78>
  {
    pQList->Head = pNewNode;
20005440:	687b      	ldr	r3, [r7, #4]
20005442:	683a      	ldr	r2, [r7, #0]
20005444:	601a      	str	r2, [r3, #0]
20005446:	e02b      	b.n	200054a0 <HAL_DMAEx_List_InsertNode_Tail+0xd0>
  }
  /* Not empty queue */
  else
  {
    /* Get CLLR register mask and offset */
    DMA_List_GetCLLRNodeInfo(pNewNode, &cllr_mask, &cllr_offset);
20005448:	f107 0220 	add.w	r2, r7, #32
2000544c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
20005450:	4619      	mov	r1, r3
20005452:	6838      	ldr	r0, [r7, #0]
20005454:	f001 ff94 	bl	20007380 <DMA_List_GetCLLRNodeInfo>

    /* Find node and get its position in selected queue */
    node_info.cllr_offset = cllr_offset;
20005458:	6a3b      	ldr	r3, [r7, #32]
2000545a:	60fb      	str	r3, [r7, #12]
    (void)DMA_List_FindNode(pQList, NULL, &node_info);
2000545c:	f107 030c 	add.w	r3, r7, #12
20005460:	461a      	mov	r2, r3
20005462:	2100      	movs	r1, #0
20005464:	6878      	ldr	r0, [r7, #4]
20005466:	f001 ffbb 	bl	200073e0 <DMA_List_FindNode>

    /* Check if queue is circular */
    if (pQList->FirstCircularNode != NULL)
2000546a:	687b      	ldr	r3, [r7, #4]
2000546c:	685b      	ldr	r3, [r3, #4]
2000546e:	2b00      	cmp	r3, #0
20005470:	d00b      	beq.n	2000548a <HAL_DMAEx_List_InsertNode_Tail+0xba>
    {
      pNewNode->LinkRegisters[cllr_offset] = ((uint32_t)pQList->FirstCircularNode & DMA_CLLR_LA) | cllr_mask;
20005472:	687b      	ldr	r3, [r7, #4]
20005474:	685b      	ldr	r3, [r3, #4]
20005476:	461a      	mov	r2, r3
20005478:	f64f 73fc 	movw	r3, #65532	@ 0xfffc
2000547c:	4013      	ands	r3, r2
2000547e:	6a79      	ldr	r1, [r7, #36]	@ 0x24
20005480:	6a3a      	ldr	r2, [r7, #32]
20005482:	4319      	orrs	r1, r3
20005484:	683b      	ldr	r3, [r7, #0]
20005486:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    }

    ((DMA_NodeTypeDef *)node_info.currentnode_addr)->LinkRegisters[cllr_offset] =
      ((uint32_t)pNewNode & DMA_CLLR_LA) | cllr_mask;
2000548a:	683a      	ldr	r2, [r7, #0]
2000548c:	f64f 73fc 	movw	r3, #65532	@ 0xfffc
20005490:	4013      	ands	r3, r2
20005492:	6a79      	ldr	r1, [r7, #36]	@ 0x24
    ((DMA_NodeTypeDef *)node_info.currentnode_addr)->LinkRegisters[cllr_offset] =
20005494:	69ba      	ldr	r2, [r7, #24]
20005496:	4610      	mov	r0, r2
20005498:	6a3a      	ldr	r2, [r7, #32]
      ((uint32_t)pNewNode & DMA_CLLR_LA) | cllr_mask;
2000549a:	430b      	orrs	r3, r1
    ((DMA_NodeTypeDef *)node_info.currentnode_addr)->LinkRegisters[cllr_offset] =
2000549c:	f840 3022 	str.w	r3, [r0, r2, lsl #2]
  }

  /* Increment queue node number */
  pQList->NodeNumber++;
200054a0:	687b      	ldr	r3, [r7, #4]
200054a2:	689b      	ldr	r3, [r3, #8]
200054a4:	1c5a      	adds	r2, r3, #1
200054a6:	687b      	ldr	r3, [r7, #4]
200054a8:	609a      	str	r2, [r3, #8]

  /* Update the queue error code */
  pQList->ErrorCode = HAL_DMA_QUEUE_ERROR_NONE;
200054aa:	687b      	ldr	r3, [r7, #4]
200054ac:	2200      	movs	r2, #0
200054ae:	611a      	str	r2, [r3, #16]

  /* Update the queue state */
  pQList->State = HAL_DMA_QUEUE_STATE_READY;
200054b0:	687b      	ldr	r3, [r7, #4]
200054b2:	2201      	movs	r2, #1
200054b4:	731a      	strb	r2, [r3, #12]

  /* Prevent MISRA-C2012-Rule-2.2_b */
  UNUSED(node_info);

  return HAL_OK;
200054b6:	2300      	movs	r3, #0
}
200054b8:	4618      	mov	r0, r3
200054ba:	3728      	adds	r7, #40	@ 0x28
200054bc:	46bd      	mov	sp, r7
200054be:	bd80      	pop	{r7, pc}

200054c0 <HAL_DMAEx_List_RemoveNode>:
  *                  configurations.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_DMAEx_List_RemoveNode(DMA_QListTypeDef *const pQList,
                                            DMA_NodeTypeDef *const pNode)
{
200054c0:	b580      	push	{r7, lr}
200054c2:	b08a      	sub	sp, #40	@ 0x28
200054c4:	af00      	add	r7, sp, #0
200054c6:	6078      	str	r0, [r7, #4]
200054c8:	6039      	str	r1, [r7, #0]
  uint32_t previousnode_addr;
  uint32_t cllr_offset;
  DMA_NodeInQInfoTypeDef node_info;

  /* Check the queue and the node parameters */
  if ((pQList == NULL) || (pNode == NULL))
200054ca:	687b      	ldr	r3, [r7, #4]
200054cc:	2b00      	cmp	r3, #0
200054ce:	d002      	beq.n	200054d6 <HAL_DMAEx_List_RemoveNode+0x16>
200054d0:	683b      	ldr	r3, [r7, #0]
200054d2:	2b00      	cmp	r3, #0
200054d4:	d101      	bne.n	200054da <HAL_DMAEx_List_RemoveNode+0x1a>
  {
    return HAL_ERROR;
200054d6:	2301      	movs	r3, #1
200054d8:	e0aa      	b.n	20005630 <HAL_DMAEx_List_RemoveNode+0x170>
  }

  /* Check the queue */
  if (pQList->Head == NULL)
200054da:	687b      	ldr	r3, [r7, #4]
200054dc:	681b      	ldr	r3, [r3, #0]
200054de:	2b00      	cmp	r3, #0
200054e0:	d104      	bne.n	200054ec <HAL_DMAEx_List_RemoveNode+0x2c>
  {
    /* Update the queue error code */
    pQList->ErrorCode = HAL_DMA_QUEUE_ERROR_EMPTY;
200054e2:	687b      	ldr	r3, [r7, #4]
200054e4:	2202      	movs	r2, #2
200054e6:	611a      	str	r2, [r3, #16]

    return HAL_ERROR;
200054e8:	2301      	movs	r3, #1
200054ea:	e0a1      	b.n	20005630 <HAL_DMAEx_List_RemoveNode+0x170>
  }

  /* Check queue type */
  if (pQList->Type == QUEUE_TYPE_DYNAMIC)
200054ec:	687b      	ldr	r3, [r7, #4]
200054ee:	695b      	ldr	r3, [r3, #20]
200054f0:	2b01      	cmp	r3, #1
200054f2:	d104      	bne.n	200054fe <HAL_DMAEx_List_RemoveNode+0x3e>
  {
    /* Update the queue error code */
    pQList->ErrorCode = HAL_DMA_QUEUE_ERROR_INVALIDTYPE;
200054f4:	687b      	ldr	r3, [r7, #4]
200054f6:	2204      	movs	r2, #4
200054f8:	611a      	str	r2, [r3, #16]

    return HAL_ERROR;
200054fa:	2301      	movs	r3, #1
200054fc:	e098      	b.n	20005630 <HAL_DMAEx_List_RemoveNode+0x170>
  }

  /* Update the queue state */
  pQList->State = HAL_DMA_QUEUE_STATE_BUSY;
200054fe:	687b      	ldr	r3, [r7, #4]
20005500:	2202      	movs	r2, #2
20005502:	731a      	strb	r2, [r3, #12]

  /* Update the queue error code */
  pQList->ErrorCode = HAL_DMA_QUEUE_ERROR_NONE;
20005504:	687b      	ldr	r3, [r7, #4]
20005506:	2200      	movs	r2, #0
20005508:	611a      	str	r2, [r3, #16]

  /* Get CLLR register mask and offset */
  DMA_List_GetCLLRNodeInfo(pNode, NULL, &cllr_offset);
2000550a:	f107 0320 	add.w	r3, r7, #32
2000550e:	461a      	mov	r2, r3
20005510:	2100      	movs	r1, #0
20005512:	6838      	ldr	r0, [r7, #0]
20005514:	f001 ff34 	bl	20007380 <DMA_List_GetCLLRNodeInfo>

  /* Find node and get its position in selected queue */
  node_info.cllr_offset = cllr_offset;
20005518:	6a3b      	ldr	r3, [r7, #32]
2000551a:	60fb      	str	r3, [r7, #12]
  if (DMA_List_FindNode(pQList, pNode, &node_info) == 0U)
2000551c:	f107 030c 	add.w	r3, r7, #12
20005520:	461a      	mov	r2, r3
20005522:	6839      	ldr	r1, [r7, #0]
20005524:	6878      	ldr	r0, [r7, #4]
20005526:	f001 ff5b 	bl	200073e0 <DMA_List_FindNode>
2000552a:	4603      	mov	r3, r0
2000552c:	2b00      	cmp	r3, #0
2000552e:	d16f      	bne.n	20005610 <HAL_DMAEx_List_RemoveNode+0x150>
  {
    /* Removed node is the head node */
    if (node_info.currentnode_pos == 1U)
20005530:	697b      	ldr	r3, [r7, #20]
20005532:	2b01      	cmp	r3, #1
20005534:	d129      	bne.n	2000558a <HAL_DMAEx_List_RemoveNode+0xca>
    {
      /* Check if first circular node queue is the first node */
      if (pQList->FirstCircularNode == ((DMA_NodeTypeDef *)node_info.currentnode_addr))
20005536:	687b      	ldr	r3, [r7, #4]
20005538:	685b      	ldr	r3, [r3, #4]
2000553a:	69ba      	ldr	r2, [r7, #24]
2000553c:	4293      	cmp	r3, r2
2000553e:	d10f      	bne.n	20005560 <HAL_DMAEx_List_RemoveNode+0xa0>
      {
        /* Find last queue node */
        (void)DMA_List_FindNode(pQList, NULL, &node_info);
20005540:	f107 030c 	add.w	r3, r7, #12
20005544:	461a      	mov	r2, r3
20005546:	2100      	movs	r1, #0
20005548:	6878      	ldr	r0, [r7, #4]
2000554a:	f001 ff49 	bl	200073e0 <DMA_List_FindNode>

        /* Clear last node link */
        ((DMA_NodeTypeDef *)(node_info.currentnode_addr))->LinkRegisters[cllr_offset] = 0U;
2000554e:	69bb      	ldr	r3, [r7, #24]
20005550:	4619      	mov	r1, r3
20005552:	6a3b      	ldr	r3, [r7, #32]
20005554:	2200      	movs	r2, #0
20005556:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear first circular node */
        pQList->FirstCircularNode = NULL;
2000555a:	687b      	ldr	r3, [r7, #4]
2000555c:	2200      	movs	r2, #0
2000555e:	605a      	str	r2, [r3, #4]
      }

      /* Update the queue head node */
      pQList->Head = (DMA_NodeTypeDef *)(((uint32_t)pQList->Head & DMA_CLBAR_LBA) +
20005560:	687b      	ldr	r3, [r7, #4]
20005562:	681b      	ldr	r3, [r3, #0]
20005564:	0c1b      	lsrs	r3, r3, #16
20005566:	041b      	lsls	r3, r3, #16
                                         (pNode->LinkRegisters[cllr_offset] & DMA_CLLR_LA));
20005568:	6a39      	ldr	r1, [r7, #32]
2000556a:	683a      	ldr	r2, [r7, #0]
2000556c:	f852 1021 	ldr.w	r1, [r2, r1, lsl #2]
20005570:	f64f 72fc 	movw	r2, #65532	@ 0xfffc
20005574:	400a      	ands	r2, r1
      pQList->Head = (DMA_NodeTypeDef *)(((uint32_t)pQList->Head & DMA_CLBAR_LBA) +
20005576:	4313      	orrs	r3, r2
20005578:	461a      	mov	r2, r3
2000557a:	687b      	ldr	r3, [r7, #4]
2000557c:	601a      	str	r2, [r3, #0]
      /* Unlink node to be removed */
      pNode->LinkRegisters[cllr_offset] = 0U;
2000557e:	6a3a      	ldr	r2, [r7, #32]
20005580:	683b      	ldr	r3, [r7, #0]
20005582:	2100      	movs	r1, #0
20005584:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
20005588:	e038      	b.n	200055fc <HAL_DMAEx_List_RemoveNode+0x13c>
    }
    /* Removed node is the last node */
    else if (node_info.currentnode_pos == pQList->NodeNumber)
2000558a:	697a      	ldr	r2, [r7, #20]
2000558c:	687b      	ldr	r3, [r7, #4]
2000558e:	689b      	ldr	r3, [r3, #8]
20005590:	429a      	cmp	r2, r3
20005592:	d10f      	bne.n	200055b4 <HAL_DMAEx_List_RemoveNode+0xf4>
    {
      /* Clear CLLR for previous node */
      ((DMA_NodeTypeDef *)(node_info.previousnode_addr))->LinkRegisters[cllr_offset] = 0U;
20005594:	693b      	ldr	r3, [r7, #16]
20005596:	4619      	mov	r1, r3
20005598:	6a3b      	ldr	r3, [r7, #32]
2000559a:	2200      	movs	r2, #0
2000559c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

      /* Clear CLLR for last node */
      ((DMA_NodeTypeDef *)(node_info.currentnode_addr))->LinkRegisters[cllr_offset] = 0U;
200055a0:	69bb      	ldr	r3, [r7, #24]
200055a2:	4619      	mov	r1, r3
200055a4:	6a3b      	ldr	r3, [r7, #32]
200055a6:	2200      	movs	r2, #0
200055a8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

      /* Clear first circular node */
      pQList->FirstCircularNode = NULL;
200055ac:	687b      	ldr	r3, [r7, #4]
200055ae:	2200      	movs	r2, #0
200055b0:	605a      	str	r2, [r3, #4]
200055b2:	e023      	b.n	200055fc <HAL_DMAEx_List_RemoveNode+0x13c>
    }
    /* Removed node is in the middle */
    else
    {
      /* Store previous node address to be updated later */
      previousnode_addr = node_info.previousnode_addr;
200055b4:	693b      	ldr	r3, [r7, #16]
200055b6:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Check if first circular node queue is the current node */
      if (pQList->FirstCircularNode == ((DMA_NodeTypeDef *)node_info.currentnode_addr))
200055b8:	687b      	ldr	r3, [r7, #4]
200055ba:	685b      	ldr	r3, [r3, #4]
200055bc:	69ba      	ldr	r2, [r7, #24]
200055be:	4293      	cmp	r3, r2
200055c0:	d10f      	bne.n	200055e2 <HAL_DMAEx_List_RemoveNode+0x122>
      {
        /* Find last queue node */
        (void)DMA_List_FindNode(pQList, NULL, &node_info);
200055c2:	f107 030c 	add.w	r3, r7, #12
200055c6:	461a      	mov	r2, r3
200055c8:	2100      	movs	r1, #0
200055ca:	6878      	ldr	r0, [r7, #4]
200055cc:	f001 ff08 	bl	200073e0 <DMA_List_FindNode>

        /* Clear last node link */
        ((DMA_NodeTypeDef *)(node_info.currentnode_addr))->LinkRegisters[cllr_offset] = 0U;
200055d0:	69bb      	ldr	r3, [r7, #24]
200055d2:	4619      	mov	r1, r3
200055d4:	6a3b      	ldr	r3, [r7, #32]
200055d6:	2200      	movs	r2, #0
200055d8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear first circular node */
        pQList->FirstCircularNode = NULL;
200055dc:	687b      	ldr	r3, [r7, #4]
200055de:	2200      	movs	r2, #0
200055e0:	605a      	str	r2, [r3, #4]
      }

      /* Link previous node */
      ((DMA_NodeTypeDef *)(previousnode_addr))->LinkRegisters[cllr_offset] = pNode->LinkRegisters[cllr_offset];
200055e2:	6a38      	ldr	r0, [r7, #32]
200055e4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
200055e6:	6a3a      	ldr	r2, [r7, #32]
200055e8:	6839      	ldr	r1, [r7, #0]
200055ea:	f851 1020 	ldr.w	r1, [r1, r0, lsl #2]
200055ee:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

      /* Unlink node to be removed */
      pNode->LinkRegisters[cllr_offset] = 0U;
200055f2:	6a3a      	ldr	r2, [r7, #32]
200055f4:	683b      	ldr	r3, [r7, #0]
200055f6:	2100      	movs	r1, #0
200055f8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    }

    /* Decrement node number */
    pQList->NodeNumber--;
200055fc:	687b      	ldr	r3, [r7, #4]
200055fe:	689b      	ldr	r3, [r3, #8]
20005600:	1e5a      	subs	r2, r3, #1
20005602:	687b      	ldr	r3, [r7, #4]
20005604:	609a      	str	r2, [r3, #8]

    return HAL_ERROR;
  }

  /* Check if queue is empty */
  if (pQList->NodeNumber == 0U)
20005606:	687b      	ldr	r3, [r7, #4]
20005608:	689b      	ldr	r3, [r3, #8]
2000560a:	2b00      	cmp	r3, #0
2000560c:	d109      	bne.n	20005622 <HAL_DMAEx_List_RemoveNode+0x162>
2000560e:	e004      	b.n	2000561a <HAL_DMAEx_List_RemoveNode+0x15a>
    pQList->ErrorCode = HAL_DMA_QUEUE_ERROR_NOTFOUND;
20005610:	687b      	ldr	r3, [r7, #4]
20005612:	2206      	movs	r2, #6
20005614:	611a      	str	r2, [r3, #16]
    return HAL_ERROR;
20005616:	2301      	movs	r3, #1
20005618:	e00a      	b.n	20005630 <HAL_DMAEx_List_RemoveNode+0x170>
  {
    /* Clean empty queue parameter */
    DMA_List_CleanQueue(pQList);
2000561a:	6878      	ldr	r0, [r7, #4]
2000561c:	f002 f9fb 	bl	20007a16 <DMA_List_CleanQueue>
20005620:	e005      	b.n	2000562e <HAL_DMAEx_List_RemoveNode+0x16e>
  }
  else
  {
    /* Update the queue error code */
    pQList->ErrorCode = HAL_DMA_QUEUE_ERROR_NONE;
20005622:	687b      	ldr	r3, [r7, #4]
20005624:	2200      	movs	r2, #0
20005626:	611a      	str	r2, [r3, #16]

    /* Update the queue state */
    pQList->State = HAL_DMA_QUEUE_STATE_READY;
20005628:	687b      	ldr	r3, [r7, #4]
2000562a:	2201      	movs	r2, #1
2000562c:	731a      	strb	r2, [r3, #12]
  }

  /* Prevent MISRA-C2012-Rule-2.2_b */
  UNUSED(node_info);

  return HAL_OK;
2000562e:	2300      	movs	r3, #0
}
20005630:	4618      	mov	r0, r3
20005632:	3728      	adds	r7, #40	@ 0x28
20005634:	46bd      	mov	sp, r7
20005636:	bd80      	pop	{r7, pc}

20005638 <HAL_DMAEx_List_RemoveNode_Head>:
  * @brief  Remove the head node from linked-list queue.
  * @param  pQList : Pointer to a DMA_QListTypeDef structure that contains queue information.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_DMAEx_List_RemoveNode_Head(DMA_QListTypeDef *const pQList)
{
20005638:	b580      	push	{r7, lr}
2000563a:	b08a      	sub	sp, #40	@ 0x28
2000563c:	af00      	add	r7, sp, #0
2000563e:	6078      	str	r0, [r7, #4]
  uint32_t cllr_offset;
  uint32_t current_addr;
  DMA_NodeInQInfoTypeDef node_info;

  /* Check the queue parameter */
  if (pQList == NULL)
20005640:	687b      	ldr	r3, [r7, #4]
20005642:	2b00      	cmp	r3, #0
20005644:	d101      	bne.n	2000564a <HAL_DMAEx_List_RemoveNode_Head+0x12>
  {
    return HAL_ERROR;
20005646:	2301      	movs	r3, #1
20005648:	e074      	b.n	20005734 <HAL_DMAEx_List_RemoveNode_Head+0xfc>
  }

  /* Check the queue */
  if (pQList->Head == NULL)
2000564a:	687b      	ldr	r3, [r7, #4]
2000564c:	681b      	ldr	r3, [r3, #0]
2000564e:	2b00      	cmp	r3, #0
20005650:	d104      	bne.n	2000565c <HAL_DMAEx_List_RemoveNode_Head+0x24>
  {
    /* Update the queue error code */
    pQList->ErrorCode = HAL_DMA_QUEUE_ERROR_EMPTY;
20005652:	687b      	ldr	r3, [r7, #4]
20005654:	2202      	movs	r2, #2
20005656:	611a      	str	r2, [r3, #16]

    return HAL_ERROR;
20005658:	2301      	movs	r3, #1
2000565a:	e06b      	b.n	20005734 <HAL_DMAEx_List_RemoveNode_Head+0xfc>
  }

  /* Check queue type */
  if (pQList->Type == QUEUE_TYPE_DYNAMIC)
2000565c:	687b      	ldr	r3, [r7, #4]
2000565e:	695b      	ldr	r3, [r3, #20]
20005660:	2b01      	cmp	r3, #1
20005662:	d104      	bne.n	2000566e <HAL_DMAEx_List_RemoveNode_Head+0x36>
  {
    /* Update the queue error code */
    pQList->ErrorCode = HAL_DMA_QUEUE_ERROR_INVALIDTYPE;
20005664:	687b      	ldr	r3, [r7, #4]
20005666:	2204      	movs	r2, #4
20005668:	611a      	str	r2, [r3, #16]

    return HAL_ERROR;
2000566a:	2301      	movs	r3, #1
2000566c:	e062      	b.n	20005734 <HAL_DMAEx_List_RemoveNode_Head+0xfc>
  }

  /* Update the queue state */
  pQList->State = HAL_DMA_QUEUE_STATE_BUSY;
2000566e:	687b      	ldr	r3, [r7, #4]
20005670:	2202      	movs	r2, #2
20005672:	731a      	strb	r2, [r3, #12]

  /* Update the queue error code */
  pQList->ErrorCode = HAL_DMA_QUEUE_ERROR_NONE;
20005674:	687b      	ldr	r3, [r7, #4]
20005676:	2200      	movs	r2, #0
20005678:	611a      	str	r2, [r3, #16]

  /* Get CLLR register mask and offset */
  DMA_List_GetCLLRNodeInfo(pQList->Head, NULL, &cllr_offset);
2000567a:	687b      	ldr	r3, [r7, #4]
2000567c:	681b      	ldr	r3, [r3, #0]
2000567e:	f107 0220 	add.w	r2, r7, #32
20005682:	2100      	movs	r1, #0
20005684:	4618      	mov	r0, r3
20005686:	f001 fe7b 	bl	20007380 <DMA_List_GetCLLRNodeInfo>

  /* Queue contains only one node */
  if (pQList->NodeNumber == 1U)
2000568a:	687b      	ldr	r3, [r7, #4]
2000568c:	689b      	ldr	r3, [r3, #8]
2000568e:	2b01      	cmp	r3, #1
20005690:	d10c      	bne.n	200056ac <HAL_DMAEx_List_RemoveNode_Head+0x74>
  {
    pQList->Head->LinkRegisters[cllr_offset] = 0U;
20005692:	687b      	ldr	r3, [r7, #4]
20005694:	681b      	ldr	r3, [r3, #0]
20005696:	6a3a      	ldr	r2, [r7, #32]
20005698:	2100      	movs	r1, #0
2000569a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    pQList->FirstCircularNode = 0U;
2000569e:	687b      	ldr	r3, [r7, #4]
200056a0:	2200      	movs	r2, #0
200056a2:	605a      	str	r2, [r3, #4]
    pQList->ErrorCode = HAL_DMA_QUEUE_ERROR_NONE;
200056a4:	687b      	ldr	r3, [r7, #4]
200056a6:	2200      	movs	r2, #0
200056a8:	611a      	str	r2, [r3, #16]
200056aa:	e02f      	b.n	2000570c <HAL_DMAEx_List_RemoveNode_Head+0xd4>
  }
  /* Queue contains more then one node */
  else
  {
    /* Check if first circular node queue is the first node */
    if (pQList->FirstCircularNode == pQList->Head)
200056ac:	687b      	ldr	r3, [r7, #4]
200056ae:	685a      	ldr	r2, [r3, #4]
200056b0:	687b      	ldr	r3, [r7, #4]
200056b2:	681b      	ldr	r3, [r3, #0]
200056b4:	429a      	cmp	r2, r3
200056b6:	d111      	bne.n	200056dc <HAL_DMAEx_List_RemoveNode_Head+0xa4>
    {
      /* Find last queue node */
      node_info.cllr_offset = cllr_offset;
200056b8:	6a3b      	ldr	r3, [r7, #32]
200056ba:	60fb      	str	r3, [r7, #12]
      (void)DMA_List_FindNode(pQList, NULL, &node_info);
200056bc:	f107 030c 	add.w	r3, r7, #12
200056c0:	461a      	mov	r2, r3
200056c2:	2100      	movs	r1, #0
200056c4:	6878      	ldr	r0, [r7, #4]
200056c6:	f001 fe8b 	bl	200073e0 <DMA_List_FindNode>

      /* Clear last node link */
      ((DMA_NodeTypeDef *)(node_info.currentnode_addr))->LinkRegisters[cllr_offset] = 0U;
200056ca:	69bb      	ldr	r3, [r7, #24]
200056cc:	4619      	mov	r1, r3
200056ce:	6a3b      	ldr	r3, [r7, #32]
200056d0:	2200      	movs	r2, #0
200056d2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

      /* Clear first circular node */
      pQList->FirstCircularNode = NULL;
200056d6:	687b      	ldr	r3, [r7, #4]
200056d8:	2200      	movs	r2, #0
200056da:	605a      	str	r2, [r3, #4]
    }

    current_addr = pQList->Head->LinkRegisters[cllr_offset] & DMA_CLLR_LA;
200056dc:	687b      	ldr	r3, [r7, #4]
200056de:	681b      	ldr	r3, [r3, #0]
200056e0:	6a3a      	ldr	r2, [r7, #32]
200056e2:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
200056e6:	f64f 73fc 	movw	r3, #65532	@ 0xfffc
200056ea:	4013      	ands	r3, r2
200056ec:	627b      	str	r3, [r7, #36]	@ 0x24
    pQList->Head->LinkRegisters[cllr_offset] = 0U;
200056ee:	687b      	ldr	r3, [r7, #4]
200056f0:	681b      	ldr	r3, [r3, #0]
200056f2:	6a3a      	ldr	r2, [r7, #32]
200056f4:	2100      	movs	r1, #0
200056f6:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    pQList->Head = ((DMA_NodeTypeDef *)(current_addr + ((uint32_t)pQList->Head & DMA_CLBAR_LBA)));
200056fa:	687b      	ldr	r3, [r7, #4]
200056fc:	681b      	ldr	r3, [r3, #0]
200056fe:	0c1b      	lsrs	r3, r3, #16
20005700:	041b      	lsls	r3, r3, #16
20005702:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
20005704:	4413      	add	r3, r2
20005706:	461a      	mov	r2, r3
20005708:	687b      	ldr	r3, [r7, #4]
2000570a:	601a      	str	r2, [r3, #0]
  }

  /* Decrement node number */
  pQList->NodeNumber--;
2000570c:	687b      	ldr	r3, [r7, #4]
2000570e:	689b      	ldr	r3, [r3, #8]
20005710:	1e5a      	subs	r2, r3, #1
20005712:	687b      	ldr	r3, [r7, #4]
20005714:	609a      	str	r2, [r3, #8]

  /* Check if queue is empty */
  if (pQList->NodeNumber == 0U)
20005716:	687b      	ldr	r3, [r7, #4]
20005718:	689b      	ldr	r3, [r3, #8]
2000571a:	2b00      	cmp	r3, #0
2000571c:	d103      	bne.n	20005726 <HAL_DMAEx_List_RemoveNode_Head+0xee>
  {
    /* Clean empty queue parameter */
    DMA_List_CleanQueue(pQList);
2000571e:	6878      	ldr	r0, [r7, #4]
20005720:	f002 f979 	bl	20007a16 <DMA_List_CleanQueue>
20005724:	e005      	b.n	20005732 <HAL_DMAEx_List_RemoveNode_Head+0xfa>
  }
  else
  {
    /* Update the queue error code */
    pQList->ErrorCode = HAL_DMA_QUEUE_ERROR_NONE;
20005726:	687b      	ldr	r3, [r7, #4]
20005728:	2200      	movs	r2, #0
2000572a:	611a      	str	r2, [r3, #16]

    /* Update the queue state */
    pQList->State = HAL_DMA_QUEUE_STATE_READY;
2000572c:	687b      	ldr	r3, [r7, #4]
2000572e:	2201      	movs	r2, #1
20005730:	731a      	strb	r2, [r3, #12]
  }

  /* Prevent MISRA-C2012-Rule-2.2_b */
  UNUSED(node_info);

  return HAL_OK;
20005732:	2300      	movs	r3, #0
}
20005734:	4618      	mov	r0, r3
20005736:	3728      	adds	r7, #40	@ 0x28
20005738:	46bd      	mov	sp, r7
2000573a:	bd80      	pop	{r7, pc}

2000573c <HAL_DMAEx_List_RemoveNode_Tail>:
  * @brief  Remove the tail node from linked-list queue.
  * @param  pQList : Pointer to a DMA_QListTypeDef structure that contains queue information.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_DMAEx_List_RemoveNode_Tail(DMA_QListTypeDef *const pQList)
{
2000573c:	b580      	push	{r7, lr}
2000573e:	b088      	sub	sp, #32
20005740:	af00      	add	r7, sp, #0
20005742:	6078      	str	r0, [r7, #4]
  uint32_t cllr_offset;
  DMA_NodeInQInfoTypeDef node_info;

  /* Check the queue parameter */
  if (pQList == NULL)
20005744:	687b      	ldr	r3, [r7, #4]
20005746:	2b00      	cmp	r3, #0
20005748:	d101      	bne.n	2000574e <HAL_DMAEx_List_RemoveNode_Tail+0x12>
  {
    return HAL_ERROR;
2000574a:	2301      	movs	r3, #1
2000574c:	e05c      	b.n	20005808 <HAL_DMAEx_List_RemoveNode_Tail+0xcc>
  }

  /* Check the queue */
  if (pQList->Head == NULL)
2000574e:	687b      	ldr	r3, [r7, #4]
20005750:	681b      	ldr	r3, [r3, #0]
20005752:	2b00      	cmp	r3, #0
20005754:	d104      	bne.n	20005760 <HAL_DMAEx_List_RemoveNode_Tail+0x24>
  {
    /* Update the queue error code */
    pQList->ErrorCode = HAL_DMA_QUEUE_ERROR_EMPTY;
20005756:	687b      	ldr	r3, [r7, #4]
20005758:	2202      	movs	r2, #2
2000575a:	611a      	str	r2, [r3, #16]

    return HAL_ERROR;
2000575c:	2301      	movs	r3, #1
2000575e:	e053      	b.n	20005808 <HAL_DMAEx_List_RemoveNode_Tail+0xcc>
  }

  /* Check queue type */
  if (pQList->Type == QUEUE_TYPE_DYNAMIC)
20005760:	687b      	ldr	r3, [r7, #4]
20005762:	695b      	ldr	r3, [r3, #20]
20005764:	2b01      	cmp	r3, #1
20005766:	d104      	bne.n	20005772 <HAL_DMAEx_List_RemoveNode_Tail+0x36>
  {
    /* Update the queue error code */
    pQList->ErrorCode = HAL_DMA_QUEUE_ERROR_INVALIDTYPE;
20005768:	687b      	ldr	r3, [r7, #4]
2000576a:	2204      	movs	r2, #4
2000576c:	611a      	str	r2, [r3, #16]

    return HAL_ERROR;
2000576e:	2301      	movs	r3, #1
20005770:	e04a      	b.n	20005808 <HAL_DMAEx_List_RemoveNode_Tail+0xcc>
  }

  /* Update the queue state */
  pQList->State = HAL_DMA_QUEUE_STATE_BUSY;
20005772:	687b      	ldr	r3, [r7, #4]
20005774:	2202      	movs	r2, #2
20005776:	731a      	strb	r2, [r3, #12]

  /* Update the queue error code */
  pQList->ErrorCode = HAL_DMA_QUEUE_ERROR_NONE;
20005778:	687b      	ldr	r3, [r7, #4]
2000577a:	2200      	movs	r2, #0
2000577c:	611a      	str	r2, [r3, #16]

  /* Get CLLR register mask and offset */
  DMA_List_GetCLLRNodeInfo(pQList->Head, NULL, &cllr_offset);
2000577e:	687b      	ldr	r3, [r7, #4]
20005780:	681b      	ldr	r3, [r3, #0]
20005782:	f107 021c 	add.w	r2, r7, #28
20005786:	2100      	movs	r1, #0
20005788:	4618      	mov	r0, r3
2000578a:	f001 fdf9 	bl	20007380 <DMA_List_GetCLLRNodeInfo>

  /* Queue contains only one node */
  if (pQList->NodeNumber == 1U)
2000578e:	687b      	ldr	r3, [r7, #4]
20005790:	689b      	ldr	r3, [r3, #8]
20005792:	2b01      	cmp	r3, #1
20005794:	d10c      	bne.n	200057b0 <HAL_DMAEx_List_RemoveNode_Tail+0x74>
  {
    pQList->Head->LinkRegisters[cllr_offset] = 0U;
20005796:	687b      	ldr	r3, [r7, #4]
20005798:	681b      	ldr	r3, [r3, #0]
2000579a:	69fa      	ldr	r2, [r7, #28]
2000579c:	2100      	movs	r1, #0
2000579e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    pQList->FirstCircularNode = 0U;
200057a2:	687b      	ldr	r3, [r7, #4]
200057a4:	2200      	movs	r2, #0
200057a6:	605a      	str	r2, [r3, #4]
    pQList->ErrorCode = HAL_DMA_QUEUE_ERROR_NONE;
200057a8:	687b      	ldr	r3, [r7, #4]
200057aa:	2200      	movs	r2, #0
200057ac:	611a      	str	r2, [r3, #16]
200057ae:	e017      	b.n	200057e0 <HAL_DMAEx_List_RemoveNode_Tail+0xa4>
  }
  /* Queue contains more then one node */
  else
  {
    /* Find node and get its position in selected queue */
    node_info.cllr_offset = cllr_offset;
200057b0:	69fb      	ldr	r3, [r7, #28]
200057b2:	60bb      	str	r3, [r7, #8]
    (void)DMA_List_FindNode(pQList, NULL, &node_info);
200057b4:	f107 0308 	add.w	r3, r7, #8
200057b8:	461a      	mov	r2, r3
200057ba:	2100      	movs	r1, #0
200057bc:	6878      	ldr	r0, [r7, #4]
200057be:	f001 fe0f 	bl	200073e0 <DMA_List_FindNode>

    /* Clear CLLR for previous node */
    ((DMA_NodeTypeDef *)(node_info.previousnode_addr))->LinkRegisters[cllr_offset] = 0U;
200057c2:	68fb      	ldr	r3, [r7, #12]
200057c4:	4619      	mov	r1, r3
200057c6:	69fb      	ldr	r3, [r7, #28]
200057c8:	2200      	movs	r2, #0
200057ca:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

    /* Clear CLLR for last node */
    ((DMA_NodeTypeDef *)(node_info.currentnode_addr))->LinkRegisters[cllr_offset] = 0U;
200057ce:	697b      	ldr	r3, [r7, #20]
200057d0:	4619      	mov	r1, r3
200057d2:	69fb      	ldr	r3, [r7, #28]
200057d4:	2200      	movs	r2, #0
200057d6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

    /* Clear first circular node */
    pQList->FirstCircularNode = NULL;
200057da:	687b      	ldr	r3, [r7, #4]
200057dc:	2200      	movs	r2, #0
200057de:	605a      	str	r2, [r3, #4]
  }

  /* Decrement node number */
  pQList->NodeNumber--;
200057e0:	687b      	ldr	r3, [r7, #4]
200057e2:	689b      	ldr	r3, [r3, #8]
200057e4:	1e5a      	subs	r2, r3, #1
200057e6:	687b      	ldr	r3, [r7, #4]
200057e8:	609a      	str	r2, [r3, #8]

  /* Check if queue is empty */
  if (pQList->NodeNumber == 0U)
200057ea:	687b      	ldr	r3, [r7, #4]
200057ec:	689b      	ldr	r3, [r3, #8]
200057ee:	2b00      	cmp	r3, #0
200057f0:	d103      	bne.n	200057fa <HAL_DMAEx_List_RemoveNode_Tail+0xbe>
  {
    /* Clean empty queue parameter */
    DMA_List_CleanQueue(pQList);
200057f2:	6878      	ldr	r0, [r7, #4]
200057f4:	f002 f90f 	bl	20007a16 <DMA_List_CleanQueue>
200057f8:	e005      	b.n	20005806 <HAL_DMAEx_List_RemoveNode_Tail+0xca>
  }
  else
  {
    /* Update the queue error code */
    pQList->ErrorCode = HAL_DMA_QUEUE_ERROR_NONE;
200057fa:	687b      	ldr	r3, [r7, #4]
200057fc:	2200      	movs	r2, #0
200057fe:	611a      	str	r2, [r3, #16]

    /* Update the queue state */
    pQList->State = HAL_DMA_QUEUE_STATE_READY;
20005800:	687b      	ldr	r3, [r7, #4]
20005802:	2201      	movs	r2, #1
20005804:	731a      	strb	r2, [r3, #12]
  }

  /* Prevent MISRA-C2012-Rule-2.2_b */
  UNUSED(node_info);

  return HAL_OK;
20005806:	2300      	movs	r3, #0
}
20005808:	4618      	mov	r0, r3
2000580a:	3720      	adds	r7, #32
2000580c:	46bd      	mov	sp, r7
2000580e:	bd80      	pop	{r7, pc}

20005810 <HAL_DMAEx_List_ReplaceNode>:
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_DMAEx_List_ReplaceNode(DMA_QListTypeDef *const pQList,
                                             DMA_NodeTypeDef *const pOldNode,
                                             DMA_NodeTypeDef *const pNewNode)
{
20005810:	b580      	push	{r7, lr}
20005812:	b08c      	sub	sp, #48	@ 0x30
20005814:	af00      	add	r7, sp, #0
20005816:	60f8      	str	r0, [r7, #12]
20005818:	60b9      	str	r1, [r7, #8]
2000581a:	607a      	str	r2, [r7, #4]
  uint32_t cllr_mask;
  uint32_t cllr_offset;
  DMA_NodeInQInfoTypeDef node_info;

  /* Check the queue and the nodes parameters */
  if ((pQList == NULL) || (pOldNode == NULL) || (pNewNode == NULL))
2000581c:	68fb      	ldr	r3, [r7, #12]
2000581e:	2b00      	cmp	r3, #0
20005820:	d005      	beq.n	2000582e <HAL_DMAEx_List_ReplaceNode+0x1e>
20005822:	68bb      	ldr	r3, [r7, #8]
20005824:	2b00      	cmp	r3, #0
20005826:	d002      	beq.n	2000582e <HAL_DMAEx_List_ReplaceNode+0x1e>
20005828:	687b      	ldr	r3, [r7, #4]
2000582a:	2b00      	cmp	r3, #0
2000582c:	d101      	bne.n	20005832 <HAL_DMAEx_List_ReplaceNode+0x22>
  {
    return HAL_ERROR;
2000582e:	2301      	movs	r3, #1
20005830:	e0f6      	b.n	20005a20 <HAL_DMAEx_List_ReplaceNode+0x210>
  }

  /* Check the queue */
  if (pQList->Head == NULL)
20005832:	68fb      	ldr	r3, [r7, #12]
20005834:	681b      	ldr	r3, [r3, #0]
20005836:	2b00      	cmp	r3, #0
20005838:	d104      	bne.n	20005844 <HAL_DMAEx_List_ReplaceNode+0x34>
  {
    /* Update the queue error code */
    pQList->ErrorCode = HAL_DMA_QUEUE_ERROR_EMPTY;
2000583a:	68fb      	ldr	r3, [r7, #12]
2000583c:	2202      	movs	r2, #2
2000583e:	611a      	str	r2, [r3, #16]

    return HAL_ERROR;
20005840:	2301      	movs	r3, #1
20005842:	e0ed      	b.n	20005a20 <HAL_DMAEx_List_ReplaceNode+0x210>
  }

  /* Check queue type */
  if (pQList->Type == QUEUE_TYPE_DYNAMIC)
20005844:	68fb      	ldr	r3, [r7, #12]
20005846:	695b      	ldr	r3, [r3, #20]
20005848:	2b01      	cmp	r3, #1
2000584a:	d104      	bne.n	20005856 <HAL_DMAEx_List_ReplaceNode+0x46>
  {
    /* Update the queue error code */
    pQList->ErrorCode = HAL_DMA_QUEUE_ERROR_INVALIDTYPE;
2000584c:	68fb      	ldr	r3, [r7, #12]
2000584e:	2204      	movs	r2, #4
20005850:	611a      	str	r2, [r3, #16]

    return HAL_ERROR;
20005852:	2301      	movs	r3, #1
20005854:	e0e4      	b.n	20005a20 <HAL_DMAEx_List_ReplaceNode+0x210>
  }

  /* Check nodes base addresses */
  if (DMA_List_CheckNodesBaseAddresses(pQList->Head, pOldNode, pNewNode) != 0U)
20005856:	68fb      	ldr	r3, [r7, #12]
20005858:	681b      	ldr	r3, [r3, #0]
2000585a:	687a      	ldr	r2, [r7, #4]
2000585c:	68b9      	ldr	r1, [r7, #8]
2000585e:	4618      	mov	r0, r3
20005860:	f001 fd22 	bl	200072a8 <DMA_List_CheckNodesBaseAddresses>
20005864:	4603      	mov	r3, r0
20005866:	2b00      	cmp	r3, #0
20005868:	d004      	beq.n	20005874 <HAL_DMAEx_List_ReplaceNode+0x64>
  {
    /* Update the queue error code */
    pQList->ErrorCode = HAL_DMA_QUEUE_ERROR_OUTOFRANGE;
2000586a:	68fb      	ldr	r3, [r7, #12]
2000586c:	2205      	movs	r2, #5
2000586e:	611a      	str	r2, [r3, #16]

    return HAL_ERROR;
20005870:	2301      	movs	r3, #1
20005872:	e0d5      	b.n	20005a20 <HAL_DMAEx_List_ReplaceNode+0x210>
  }

  /* Check nodes types compatibility */
  if (DMA_List_CheckNodesTypes(pQList->Head, pOldNode, pNewNode) != 0U)
20005874:	68fb      	ldr	r3, [r7, #12]
20005876:	681b      	ldr	r3, [r3, #0]
20005878:	687a      	ldr	r2, [r7, #4]
2000587a:	68b9      	ldr	r1, [r7, #8]
2000587c:	4618      	mov	r0, r3
2000587e:	f001 fd43 	bl	20007308 <DMA_List_CheckNodesTypes>
20005882:	4603      	mov	r3, r0
20005884:	2b00      	cmp	r3, #0
20005886:	d004      	beq.n	20005892 <HAL_DMAEx_List_ReplaceNode+0x82>
  {
    /* Update the queue error code */
    pQList->ErrorCode = HAL_DMA_QUEUE_ERROR_INVALIDTYPE;
20005888:	68fb      	ldr	r3, [r7, #12]
2000588a:	2204      	movs	r2, #4
2000588c:	611a      	str	r2, [r3, #16]

    return HAL_ERROR;
2000588e:	2301      	movs	r3, #1
20005890:	e0c6      	b.n	20005a20 <HAL_DMAEx_List_ReplaceNode+0x210>
  }

  /* Update the queue state */
  pQList->State = HAL_DMA_QUEUE_STATE_BUSY;
20005892:	68fb      	ldr	r3, [r7, #12]
20005894:	2202      	movs	r2, #2
20005896:	731a      	strb	r2, [r3, #12]

  /* Update the queue error code */
  pQList->ErrorCode = HAL_DMA_QUEUE_ERROR_NONE;
20005898:	68fb      	ldr	r3, [r7, #12]
2000589a:	2200      	movs	r2, #0
2000589c:	611a      	str	r2, [r3, #16]

  /* Get CLLR register mask and offset */
  DMA_List_GetCLLRNodeInfo(pNewNode, &cllr_mask, &cllr_offset);
2000589e:	f107 0228 	add.w	r2, r7, #40	@ 0x28
200058a2:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
200058a6:	4619      	mov	r1, r3
200058a8:	6878      	ldr	r0, [r7, #4]
200058aa:	f001 fd69 	bl	20007380 <DMA_List_GetCLLRNodeInfo>

  /* Find node and get its position in selected queue */
  node_info.cllr_offset = cllr_offset;
200058ae:	6abb      	ldr	r3, [r7, #40]	@ 0x28
200058b0:	617b      	str	r3, [r7, #20]
  if (DMA_List_FindNode(pQList, pOldNode, &node_info) == 0U)
200058b2:	f107 0314 	add.w	r3, r7, #20
200058b6:	461a      	mov	r2, r3
200058b8:	68b9      	ldr	r1, [r7, #8]
200058ba:	68f8      	ldr	r0, [r7, #12]
200058bc:	f001 fd90 	bl	200073e0 <DMA_List_FindNode>
200058c0:	4603      	mov	r3, r0
200058c2:	2b00      	cmp	r3, #0
200058c4:	f040 80a0 	bne.w	20005a08 <HAL_DMAEx_List_ReplaceNode+0x1f8>
  {
    /* Replaced node is the head node */
    if (node_info.currentnode_pos == 1U)
200058c8:	69fb      	ldr	r3, [r7, #28]
200058ca:	2b01      	cmp	r3, #1
200058cc:	d12d      	bne.n	2000592a <HAL_DMAEx_List_ReplaceNode+0x11a>
    {
      pNewNode->LinkRegisters[cllr_offset] =
        ((DMA_NodeTypeDef *)(node_info.currentnode_addr))->LinkRegisters[cllr_offset];
200058ce:	6a3b      	ldr	r3, [r7, #32]
200058d0:	4619      	mov	r1, r3
200058d2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
      pNewNode->LinkRegisters[cllr_offset] =
200058d4:	6aba      	ldr	r2, [r7, #40]	@ 0x28
        ((DMA_NodeTypeDef *)(node_info.currentnode_addr))->LinkRegisters[cllr_offset];
200058d6:	f851 1023 	ldr.w	r1, [r1, r3, lsl #2]
      pNewNode->LinkRegisters[cllr_offset] =
200058da:	687b      	ldr	r3, [r7, #4]
200058dc:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      pQList->Head = pNewNode;
200058e0:	68fb      	ldr	r3, [r7, #12]
200058e2:	687a      	ldr	r2, [r7, #4]
200058e4:	601a      	str	r2, [r3, #0]
      ((DMA_NodeTypeDef *)(node_info.currentnode_addr))->LinkRegisters[cllr_offset] = 0U;
200058e6:	6a3b      	ldr	r3, [r7, #32]
200058e8:	4619      	mov	r1, r3
200058ea:	6abb      	ldr	r3, [r7, #40]	@ 0x28
200058ec:	2200      	movs	r2, #0
200058ee:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

      /* Check if first circular node queue is the first node */
      if (pQList->FirstCircularNode == ((DMA_NodeTypeDef *)node_info.currentnode_addr))
200058f2:	68fb      	ldr	r3, [r7, #12]
200058f4:	685b      	ldr	r3, [r3, #4]
200058f6:	6a3a      	ldr	r2, [r7, #32]
200058f8:	4293      	cmp	r3, r2
200058fa:	f040 808a 	bne.w	20005a12 <HAL_DMAEx_List_ReplaceNode+0x202>
      {
        /* Find last queue node */
        (void)DMA_List_FindNode(pQList, NULL, &node_info);
200058fe:	f107 0314 	add.w	r3, r7, #20
20005902:	461a      	mov	r2, r3
20005904:	2100      	movs	r1, #0
20005906:	68f8      	ldr	r0, [r7, #12]
20005908:	f001 fd6a 	bl	200073e0 <DMA_List_FindNode>

        /* Clear last node link */
        ((DMA_NodeTypeDef *)(node_info.currentnode_addr))->LinkRegisters[cllr_offset] =
          ((uint32_t)pNewNode & DMA_CLLR_LA) | cllr_mask;
2000590c:	687a      	ldr	r2, [r7, #4]
2000590e:	f64f 73fc 	movw	r3, #65532	@ 0xfffc
20005912:	4013      	ands	r3, r2
20005914:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
        ((DMA_NodeTypeDef *)(node_info.currentnode_addr))->LinkRegisters[cllr_offset] =
20005916:	6a3a      	ldr	r2, [r7, #32]
20005918:	4610      	mov	r0, r2
2000591a:	6aba      	ldr	r2, [r7, #40]	@ 0x28
          ((uint32_t)pNewNode & DMA_CLLR_LA) | cllr_mask;
2000591c:	430b      	orrs	r3, r1
        ((DMA_NodeTypeDef *)(node_info.currentnode_addr))->LinkRegisters[cllr_offset] =
2000591e:	f840 3022 	str.w	r3, [r0, r2, lsl #2]

        /* Set new node as first circular node */
        pQList->FirstCircularNode = pNewNode;
20005922:	68fb      	ldr	r3, [r7, #12]
20005924:	687a      	ldr	r2, [r7, #4]
20005926:	605a      	str	r2, [r3, #4]
20005928:	e073      	b.n	20005a12 <HAL_DMAEx_List_ReplaceNode+0x202>
      }
    }
    /* Replaced node is the last */
    else if (node_info.currentnode_pos == pQList->NodeNumber)
2000592a:	69fa      	ldr	r2, [r7, #28]
2000592c:	68fb      	ldr	r3, [r7, #12]
2000592e:	689b      	ldr	r3, [r3, #8]
20005930:	429a      	cmp	r2, r3
20005932:	d134      	bne.n	2000599e <HAL_DMAEx_List_ReplaceNode+0x18e>
    {
      ((DMA_NodeTypeDef *)(node_info.previousnode_addr))->LinkRegisters[cllr_offset] =
        ((uint32_t)pNewNode & DMA_CLLR_LA) | cllr_mask;
20005934:	687a      	ldr	r2, [r7, #4]
20005936:	f64f 73fc 	movw	r3, #65532	@ 0xfffc
2000593a:	4013      	ands	r3, r2
2000593c:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
      ((DMA_NodeTypeDef *)(node_info.previousnode_addr))->LinkRegisters[cllr_offset] =
2000593e:	69ba      	ldr	r2, [r7, #24]
20005940:	4610      	mov	r0, r2
20005942:	6aba      	ldr	r2, [r7, #40]	@ 0x28
        ((uint32_t)pNewNode & DMA_CLLR_LA) | cllr_mask;
20005944:	430b      	orrs	r3, r1
      ((DMA_NodeTypeDef *)(node_info.previousnode_addr))->LinkRegisters[cllr_offset] =
20005946:	f840 3022 	str.w	r3, [r0, r2, lsl #2]
      ((DMA_NodeTypeDef *)(node_info.currentnode_addr))->LinkRegisters[cllr_offset] = 0U;
2000594a:	6a3b      	ldr	r3, [r7, #32]
2000594c:	4619      	mov	r1, r3
2000594e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
20005950:	2200      	movs	r2, #0
20005952:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

      /* Check if first circular node queue is the last node */
      if (pQList->FirstCircularNode == ((DMA_NodeTypeDef *)(node_info.currentnode_addr)))
20005956:	68fb      	ldr	r3, [r7, #12]
20005958:	685b      	ldr	r3, [r3, #4]
2000595a:	6a3a      	ldr	r2, [r7, #32]
2000595c:	4293      	cmp	r3, r2
2000595e:	d10d      	bne.n	2000597c <HAL_DMAEx_List_ReplaceNode+0x16c>
      {
        /* Link first circular node to new node */
        pNewNode->LinkRegisters[cllr_offset] = ((uint32_t)pNewNode & DMA_CLLR_LA) | cllr_mask;
20005960:	687a      	ldr	r2, [r7, #4]
20005962:	f64f 73fc 	movw	r3, #65532	@ 0xfffc
20005966:	4013      	ands	r3, r2
20005968:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
2000596a:	6aba      	ldr	r2, [r7, #40]	@ 0x28
2000596c:	4319      	orrs	r1, r3
2000596e:	687b      	ldr	r3, [r7, #4]
20005970:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

        /* Set new node as first circular node */
        pQList->FirstCircularNode = pNewNode;
20005974:	68fb      	ldr	r3, [r7, #12]
20005976:	687a      	ldr	r2, [r7, #4]
20005978:	605a      	str	r2, [r3, #4]
2000597a:	e04a      	b.n	20005a12 <HAL_DMAEx_List_ReplaceNode+0x202>
      }
      /* Check if first circular node queue is not the last node */
      else if (pQList->FirstCircularNode != NULL)
2000597c:	68fb      	ldr	r3, [r7, #12]
2000597e:	685b      	ldr	r3, [r3, #4]
20005980:	2b00      	cmp	r3, #0
20005982:	d046      	beq.n	20005a12 <HAL_DMAEx_List_ReplaceNode+0x202>
      {
        /* Link first circular node to new node */
        pNewNode->LinkRegisters[cllr_offset] = ((uint32_t)pQList->FirstCircularNode & DMA_CLLR_LA) | cllr_mask;
20005984:	68fb      	ldr	r3, [r7, #12]
20005986:	685b      	ldr	r3, [r3, #4]
20005988:	461a      	mov	r2, r3
2000598a:	f64f 73fc 	movw	r3, #65532	@ 0xfffc
2000598e:	4013      	ands	r3, r2
20005990:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
20005992:	6aba      	ldr	r2, [r7, #40]	@ 0x28
20005994:	4319      	orrs	r1, r3
20005996:	687b      	ldr	r3, [r7, #4]
20005998:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
2000599c:	e039      	b.n	20005a12 <HAL_DMAEx_List_ReplaceNode+0x202>
    }
    /* Replaced node is in the middle */
    else
    {
      ((DMA_NodeTypeDef *)(node_info.previousnode_addr))->LinkRegisters[cllr_offset] =
        ((uint32_t)pNewNode & DMA_CLLR_LA) | cllr_mask;
2000599e:	687a      	ldr	r2, [r7, #4]
200059a0:	f64f 73fc 	movw	r3, #65532	@ 0xfffc
200059a4:	4013      	ands	r3, r2
200059a6:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
      ((DMA_NodeTypeDef *)(node_info.previousnode_addr))->LinkRegisters[cllr_offset] =
200059a8:	69ba      	ldr	r2, [r7, #24]
200059aa:	4610      	mov	r0, r2
200059ac:	6aba      	ldr	r2, [r7, #40]	@ 0x28
        ((uint32_t)pNewNode & DMA_CLLR_LA) | cllr_mask;
200059ae:	430b      	orrs	r3, r1
      ((DMA_NodeTypeDef *)(node_info.previousnode_addr))->LinkRegisters[cllr_offset] =
200059b0:	f840 3022 	str.w	r3, [r0, r2, lsl #2]
      pNewNode->LinkRegisters[cllr_offset] =
        ((DMA_NodeTypeDef *)(node_info.currentnode_addr))->LinkRegisters[cllr_offset];
200059b4:	6a3b      	ldr	r3, [r7, #32]
200059b6:	4619      	mov	r1, r3
200059b8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
      pNewNode->LinkRegisters[cllr_offset] =
200059ba:	6aba      	ldr	r2, [r7, #40]	@ 0x28
        ((DMA_NodeTypeDef *)(node_info.currentnode_addr))->LinkRegisters[cllr_offset];
200059bc:	f851 1023 	ldr.w	r1, [r1, r3, lsl #2]
      pNewNode->LinkRegisters[cllr_offset] =
200059c0:	687b      	ldr	r3, [r7, #4]
200059c2:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      ((DMA_NodeTypeDef *)(node_info.currentnode_addr))->LinkRegisters[cllr_offset] = 0U;
200059c6:	6a3b      	ldr	r3, [r7, #32]
200059c8:	4619      	mov	r1, r3
200059ca:	6abb      	ldr	r3, [r7, #40]	@ 0x28
200059cc:	2200      	movs	r2, #0
200059ce:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

      /* Check if first circular node queue is the current node */
      if (pQList->FirstCircularNode == ((DMA_NodeTypeDef *)(node_info.currentnode_addr)))
200059d2:	68fb      	ldr	r3, [r7, #12]
200059d4:	685b      	ldr	r3, [r3, #4]
200059d6:	6a3a      	ldr	r2, [r7, #32]
200059d8:	4293      	cmp	r3, r2
200059da:	d11a      	bne.n	20005a12 <HAL_DMAEx_List_ReplaceNode+0x202>
      {
        /* Find last node and get its position in selected queue */
        (void)DMA_List_FindNode(pQList, NULL, &node_info);
200059dc:	f107 0314 	add.w	r3, r7, #20
200059e0:	461a      	mov	r2, r3
200059e2:	2100      	movs	r1, #0
200059e4:	68f8      	ldr	r0, [r7, #12]
200059e6:	f001 fcfb 	bl	200073e0 <DMA_List_FindNode>

        /* Link last queue node to new node */
        ((DMA_NodeTypeDef *)(node_info.currentnode_addr))->LinkRegisters[cllr_offset] =
          ((uint32_t)pNewNode & DMA_CLLR_LA) | cllr_mask;
200059ea:	687a      	ldr	r2, [r7, #4]
200059ec:	f64f 73fc 	movw	r3, #65532	@ 0xfffc
200059f0:	4013      	ands	r3, r2
200059f2:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
        ((DMA_NodeTypeDef *)(node_info.currentnode_addr))->LinkRegisters[cllr_offset] =
200059f4:	6a3a      	ldr	r2, [r7, #32]
200059f6:	4610      	mov	r0, r2
200059f8:	6aba      	ldr	r2, [r7, #40]	@ 0x28
          ((uint32_t)pNewNode & DMA_CLLR_LA) | cllr_mask;
200059fa:	430b      	orrs	r3, r1
        ((DMA_NodeTypeDef *)(node_info.currentnode_addr))->LinkRegisters[cllr_offset] =
200059fc:	f840 3022 	str.w	r3, [r0, r2, lsl #2]

        /* Set new node as first circular node */
        pQList->FirstCircularNode = pNewNode;
20005a00:	68fb      	ldr	r3, [r7, #12]
20005a02:	687a      	ldr	r2, [r7, #4]
20005a04:	605a      	str	r2, [r3, #4]
20005a06:	e004      	b.n	20005a12 <HAL_DMAEx_List_ReplaceNode+0x202>
    }
  }
  else
  {
    /* Update the queue error code */
    pQList->ErrorCode = HAL_DMA_QUEUE_ERROR_NOTFOUND;
20005a08:	68fb      	ldr	r3, [r7, #12]
20005a0a:	2206      	movs	r2, #6
20005a0c:	611a      	str	r2, [r3, #16]

    return HAL_ERROR;
20005a0e:	2301      	movs	r3, #1
20005a10:	e006      	b.n	20005a20 <HAL_DMAEx_List_ReplaceNode+0x210>
  }

  /* Update the queue error code */
  pQList->ErrorCode = HAL_DMA_QUEUE_ERROR_NONE;
20005a12:	68fb      	ldr	r3, [r7, #12]
20005a14:	2200      	movs	r2, #0
20005a16:	611a      	str	r2, [r3, #16]

  /* Update the queue state */
  pQList->State = HAL_DMA_QUEUE_STATE_READY;
20005a18:	68fb      	ldr	r3, [r7, #12]
20005a1a:	2201      	movs	r2, #1
20005a1c:	731a      	strb	r2, [r3, #12]

  /* Prevent MISRA-C2012-Rule-2.2_b */
  UNUSED(node_info);

  return HAL_OK;
20005a1e:	2300      	movs	r3, #0
}
20005a20:	4618      	mov	r0, r3
20005a22:	3730      	adds	r7, #48	@ 0x30
20005a24:	46bd      	mov	sp, r7
20005a26:	bd80      	pop	{r7, pc}

20005a28 <HAL_DMAEx_List_ReplaceNode_Head>:
  *                    configurations.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_DMAEx_List_ReplaceNode_Head(DMA_QListTypeDef *const pQList,
                                                  DMA_NodeTypeDef *const pNewNode)
{
20005a28:	b580      	push	{r7, lr}
20005a2a:	b08a      	sub	sp, #40	@ 0x28
20005a2c:	af00      	add	r7, sp, #0
20005a2e:	6078      	str	r0, [r7, #4]
20005a30:	6039      	str	r1, [r7, #0]
  uint32_t cllr_offset;
  uint32_t cllr_mask;
  DMA_NodeInQInfoTypeDef node_info;

  /* Check the queue and the new node parameters */
  if ((pQList == NULL) || (pNewNode == NULL))
20005a32:	687b      	ldr	r3, [r7, #4]
20005a34:	2b00      	cmp	r3, #0
20005a36:	d002      	beq.n	20005a3e <HAL_DMAEx_List_ReplaceNode_Head+0x16>
20005a38:	683b      	ldr	r3, [r7, #0]
20005a3a:	2b00      	cmp	r3, #0
20005a3c:	d101      	bne.n	20005a42 <HAL_DMAEx_List_ReplaceNode_Head+0x1a>
  {
    return HAL_ERROR;
20005a3e:	2301      	movs	r3, #1
20005a40:	e073      	b.n	20005b2a <HAL_DMAEx_List_ReplaceNode_Head+0x102>
  }

  /* Check the queue */
  if (pQList->Head == NULL)
20005a42:	687b      	ldr	r3, [r7, #4]
20005a44:	681b      	ldr	r3, [r3, #0]
20005a46:	2b00      	cmp	r3, #0
20005a48:	d104      	bne.n	20005a54 <HAL_DMAEx_List_ReplaceNode_Head+0x2c>
  {
    /* Update the queue error code */
    pQList->ErrorCode = HAL_DMA_QUEUE_ERROR_EMPTY;
20005a4a:	687b      	ldr	r3, [r7, #4]
20005a4c:	2202      	movs	r2, #2
20005a4e:	611a      	str	r2, [r3, #16]

    return HAL_ERROR;
20005a50:	2301      	movs	r3, #1
20005a52:	e06a      	b.n	20005b2a <HAL_DMAEx_List_ReplaceNode_Head+0x102>
  }

  /* Check queue type */
  if (pQList->Type == QUEUE_TYPE_DYNAMIC)
20005a54:	687b      	ldr	r3, [r7, #4]
20005a56:	695b      	ldr	r3, [r3, #20]
20005a58:	2b01      	cmp	r3, #1
20005a5a:	d104      	bne.n	20005a66 <HAL_DMAEx_List_ReplaceNode_Head+0x3e>
  {
    /* Update the queue error code */
    pQList->ErrorCode = HAL_DMA_QUEUE_ERROR_INVALIDTYPE;
20005a5c:	687b      	ldr	r3, [r7, #4]
20005a5e:	2204      	movs	r2, #4
20005a60:	611a      	str	r2, [r3, #16]

    return HAL_ERROR;
20005a62:	2301      	movs	r3, #1
20005a64:	e061      	b.n	20005b2a <HAL_DMAEx_List_ReplaceNode_Head+0x102>
  }

  /* Check nodes base addresses */
  if (DMA_List_CheckNodesBaseAddresses(pQList->Head, pNewNode, NULL) != 0U)
20005a66:	687b      	ldr	r3, [r7, #4]
20005a68:	681b      	ldr	r3, [r3, #0]
20005a6a:	2200      	movs	r2, #0
20005a6c:	6839      	ldr	r1, [r7, #0]
20005a6e:	4618      	mov	r0, r3
20005a70:	f001 fc1a 	bl	200072a8 <DMA_List_CheckNodesBaseAddresses>
20005a74:	4603      	mov	r3, r0
20005a76:	2b00      	cmp	r3, #0
20005a78:	d004      	beq.n	20005a84 <HAL_DMAEx_List_ReplaceNode_Head+0x5c>
  {
    /* Update the queue error code */
    pQList->ErrorCode = HAL_DMA_QUEUE_ERROR_OUTOFRANGE;
20005a7a:	687b      	ldr	r3, [r7, #4]
20005a7c:	2205      	movs	r2, #5
20005a7e:	611a      	str	r2, [r3, #16]

    return HAL_ERROR;
20005a80:	2301      	movs	r3, #1
20005a82:	e052      	b.n	20005b2a <HAL_DMAEx_List_ReplaceNode_Head+0x102>
  }

  /* Check nodes types compatibility */
  if (DMA_List_CheckNodesTypes(pQList->Head, pNewNode, NULL) != 0U)
20005a84:	687b      	ldr	r3, [r7, #4]
20005a86:	681b      	ldr	r3, [r3, #0]
20005a88:	2200      	movs	r2, #0
20005a8a:	6839      	ldr	r1, [r7, #0]
20005a8c:	4618      	mov	r0, r3
20005a8e:	f001 fc3b 	bl	20007308 <DMA_List_CheckNodesTypes>
20005a92:	4603      	mov	r3, r0
20005a94:	2b00      	cmp	r3, #0
20005a96:	d004      	beq.n	20005aa2 <HAL_DMAEx_List_ReplaceNode_Head+0x7a>
  {
    /* Update the queue error code */
    pQList->ErrorCode = HAL_DMA_QUEUE_ERROR_INVALIDTYPE;
20005a98:	687b      	ldr	r3, [r7, #4]
20005a9a:	2204      	movs	r2, #4
20005a9c:	611a      	str	r2, [r3, #16]

    return HAL_ERROR;
20005a9e:	2301      	movs	r3, #1
20005aa0:	e043      	b.n	20005b2a <HAL_DMAEx_List_ReplaceNode_Head+0x102>
  }

  /* Update the queue state */
  pQList->State = HAL_DMA_QUEUE_STATE_BUSY;
20005aa2:	687b      	ldr	r3, [r7, #4]
20005aa4:	2202      	movs	r2, #2
20005aa6:	731a      	strb	r2, [r3, #12]

  /* Update the queue error code */
  pQList->ErrorCode = HAL_DMA_QUEUE_ERROR_NONE;
20005aa8:	687b      	ldr	r3, [r7, #4]
20005aaa:	2200      	movs	r2, #0
20005aac:	611a      	str	r2, [r3, #16]

  /* Get CLLR register mask and offset */
  DMA_List_GetCLLRNodeInfo(pNewNode, &cllr_mask, &cllr_offset);
20005aae:	f107 0224 	add.w	r2, r7, #36	@ 0x24
20005ab2:	f107 0320 	add.w	r3, r7, #32
20005ab6:	4619      	mov	r1, r3
20005ab8:	6838      	ldr	r0, [r7, #0]
20005aba:	f001 fc61 	bl	20007380 <DMA_List_GetCLLRNodeInfo>

  /* Check if first circular node queue is the first node */
  if (pQList->FirstCircularNode == pQList->Head)
20005abe:	687b      	ldr	r3, [r7, #4]
20005ac0:	685a      	ldr	r2, [r3, #4]
20005ac2:	687b      	ldr	r3, [r7, #4]
20005ac4:	681b      	ldr	r3, [r3, #0]
20005ac6:	429a      	cmp	r2, r3
20005ac8:	d116      	bne.n	20005af8 <HAL_DMAEx_List_ReplaceNode_Head+0xd0>
  {
    /* Find last queue node */
    node_info.cllr_offset = cllr_offset;
20005aca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
20005acc:	60fb      	str	r3, [r7, #12]
    (void)DMA_List_FindNode(pQList, NULL, &node_info);
20005ace:	f107 030c 	add.w	r3, r7, #12
20005ad2:	461a      	mov	r2, r3
20005ad4:	2100      	movs	r1, #0
20005ad6:	6878      	ldr	r0, [r7, #4]
20005ad8:	f001 fc82 	bl	200073e0 <DMA_List_FindNode>

    /* Clear last node link */
    ((DMA_NodeTypeDef *)(node_info.currentnode_addr))->LinkRegisters[cllr_offset] =
      ((uint32_t)pNewNode & DMA_CLLR_LA) | cllr_mask;
20005adc:	683a      	ldr	r2, [r7, #0]
20005ade:	f64f 73fc 	movw	r3, #65532	@ 0xfffc
20005ae2:	4013      	ands	r3, r2
20005ae4:	6a39      	ldr	r1, [r7, #32]
    ((DMA_NodeTypeDef *)(node_info.currentnode_addr))->LinkRegisters[cllr_offset] =
20005ae6:	69ba      	ldr	r2, [r7, #24]
20005ae8:	4610      	mov	r0, r2
20005aea:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
      ((uint32_t)pNewNode & DMA_CLLR_LA) | cllr_mask;
20005aec:	430b      	orrs	r3, r1
    ((DMA_NodeTypeDef *)(node_info.currentnode_addr))->LinkRegisters[cllr_offset] =
20005aee:	f840 3022 	str.w	r3, [r0, r2, lsl #2]

    /* Set new node as first circular node */
    pQList->FirstCircularNode = pNewNode;
20005af2:	687b      	ldr	r3, [r7, #4]
20005af4:	683a      	ldr	r2, [r7, #0]
20005af6:	605a      	str	r2, [r3, #4]
  }

  /* Replace head node */
  pNewNode->LinkRegisters[cllr_offset] = pQList->Head->LinkRegisters[cllr_offset];
20005af8:	687b      	ldr	r3, [r7, #4]
20005afa:	681b      	ldr	r3, [r3, #0]
20005afc:	6a79      	ldr	r1, [r7, #36]	@ 0x24
20005afe:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
20005b00:	f853 1021 	ldr.w	r1, [r3, r1, lsl #2]
20005b04:	683b      	ldr	r3, [r7, #0]
20005b06:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  pQList->Head->LinkRegisters[cllr_offset] = 0U;
20005b0a:	687b      	ldr	r3, [r7, #4]
20005b0c:	681b      	ldr	r3, [r3, #0]
20005b0e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
20005b10:	2100      	movs	r1, #0
20005b12:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  pQList->Head = pNewNode;
20005b16:	687b      	ldr	r3, [r7, #4]
20005b18:	683a      	ldr	r2, [r7, #0]
20005b1a:	601a      	str	r2, [r3, #0]

  /* Update the queue error code */
  pQList->ErrorCode = HAL_DMA_QUEUE_ERROR_NONE;
20005b1c:	687b      	ldr	r3, [r7, #4]
20005b1e:	2200      	movs	r2, #0
20005b20:	611a      	str	r2, [r3, #16]

  /* Update the queue state */
  pQList->State = HAL_DMA_QUEUE_STATE_READY;
20005b22:	687b      	ldr	r3, [r7, #4]
20005b24:	2201      	movs	r2, #1
20005b26:	731a      	strb	r2, [r3, #12]

  /* Prevent MISRA-C2012-Rule-2.2_b */
  UNUSED(node_info);

  return HAL_OK;
20005b28:	2300      	movs	r3, #0
}
20005b2a:	4618      	mov	r0, r3
20005b2c:	3728      	adds	r7, #40	@ 0x28
20005b2e:	46bd      	mov	sp, r7
20005b30:	bd80      	pop	{r7, pc}

20005b32 <HAL_DMAEx_List_ReplaceNode_Tail>:
  *                    configurations.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_DMAEx_List_ReplaceNode_Tail(DMA_QListTypeDef *const pQList,
                                                  DMA_NodeTypeDef *const pNewNode)
{
20005b32:	b580      	push	{r7, lr}
20005b34:	b08a      	sub	sp, #40	@ 0x28
20005b36:	af00      	add	r7, sp, #0
20005b38:	6078      	str	r0, [r7, #4]
20005b3a:	6039      	str	r1, [r7, #0]
  uint32_t cllr_mask;
  uint32_t cllr_offset;
  DMA_NodeInQInfoTypeDef node_info;

  /* Check the queue and the new node parameters */
  if ((pQList == NULL) || (pNewNode == NULL))
20005b3c:	687b      	ldr	r3, [r7, #4]
20005b3e:	2b00      	cmp	r3, #0
20005b40:	d002      	beq.n	20005b48 <HAL_DMAEx_List_ReplaceNode_Tail+0x16>
20005b42:	683b      	ldr	r3, [r7, #0]
20005b44:	2b00      	cmp	r3, #0
20005b46:	d101      	bne.n	20005b4c <HAL_DMAEx_List_ReplaceNode_Tail+0x1a>
  {
    return HAL_ERROR;
20005b48:	2301      	movs	r3, #1
20005b4a:	e06a      	b.n	20005c22 <HAL_DMAEx_List_ReplaceNode_Tail+0xf0>
  }

  /* Check the queue */
  if (pQList->Head == NULL)
20005b4c:	687b      	ldr	r3, [r7, #4]
20005b4e:	681b      	ldr	r3, [r3, #0]
20005b50:	2b00      	cmp	r3, #0
20005b52:	d104      	bne.n	20005b5e <HAL_DMAEx_List_ReplaceNode_Tail+0x2c>
  {
    /* Update the queue error code */
    pQList->ErrorCode = HAL_DMA_QUEUE_ERROR_EMPTY;
20005b54:	687b      	ldr	r3, [r7, #4]
20005b56:	2202      	movs	r2, #2
20005b58:	611a      	str	r2, [r3, #16]

    return HAL_ERROR;
20005b5a:	2301      	movs	r3, #1
20005b5c:	e061      	b.n	20005c22 <HAL_DMAEx_List_ReplaceNode_Tail+0xf0>
  }

  /* Check queue type */
  if (pQList->Type == QUEUE_TYPE_DYNAMIC)
20005b5e:	687b      	ldr	r3, [r7, #4]
20005b60:	695b      	ldr	r3, [r3, #20]
20005b62:	2b01      	cmp	r3, #1
20005b64:	d104      	bne.n	20005b70 <HAL_DMAEx_List_ReplaceNode_Tail+0x3e>
  {
    /* Update the queue error code */
    pQList->ErrorCode = HAL_DMA_QUEUE_ERROR_INVALIDTYPE;
20005b66:	687b      	ldr	r3, [r7, #4]
20005b68:	2204      	movs	r2, #4
20005b6a:	611a      	str	r2, [r3, #16]

    return HAL_ERROR;
20005b6c:	2301      	movs	r3, #1
20005b6e:	e058      	b.n	20005c22 <HAL_DMAEx_List_ReplaceNode_Tail+0xf0>
  }

  /* Update the queue state */
  pQList->State = HAL_DMA_QUEUE_STATE_BUSY;
20005b70:	687b      	ldr	r3, [r7, #4]
20005b72:	2202      	movs	r2, #2
20005b74:	731a      	strb	r2, [r3, #12]

  /* Update the queue error code */
  pQList->ErrorCode = HAL_DMA_QUEUE_ERROR_NONE;
20005b76:	687b      	ldr	r3, [r7, #4]
20005b78:	2200      	movs	r2, #0
20005b7a:	611a      	str	r2, [r3, #16]

  /* Get CLLR register mask and offset */
  DMA_List_GetCLLRNodeInfo(pNewNode, &cllr_mask, &cllr_offset);
20005b7c:	f107 0220 	add.w	r2, r7, #32
20005b80:	f107 0324 	add.w	r3, r7, #36	@ 0x24
20005b84:	4619      	mov	r1, r3
20005b86:	6838      	ldr	r0, [r7, #0]
20005b88:	f001 fbfa 	bl	20007380 <DMA_List_GetCLLRNodeInfo>

  /* Find last node and get its position in selected queue */
  node_info.cllr_offset = cllr_offset;
20005b8c:	6a3b      	ldr	r3, [r7, #32]
20005b8e:	60fb      	str	r3, [r7, #12]
  (void)DMA_List_FindNode(pQList, NULL, &node_info);
20005b90:	f107 030c 	add.w	r3, r7, #12
20005b94:	461a      	mov	r2, r3
20005b96:	2100      	movs	r1, #0
20005b98:	6878      	ldr	r0, [r7, #4]
20005b9a:	f001 fc21 	bl	200073e0 <DMA_List_FindNode>

  /* Link previous node to new node */
  ((DMA_NodeTypeDef *)(node_info.previousnode_addr))->LinkRegisters[cllr_offset] =
    ((uint32_t)pNewNode & DMA_CLLR_LA) | cllr_mask;
20005b9e:	683a      	ldr	r2, [r7, #0]
20005ba0:	f64f 73fc 	movw	r3, #65532	@ 0xfffc
20005ba4:	4013      	ands	r3, r2
20005ba6:	6a79      	ldr	r1, [r7, #36]	@ 0x24
  ((DMA_NodeTypeDef *)(node_info.previousnode_addr))->LinkRegisters[cllr_offset] =
20005ba8:	693a      	ldr	r2, [r7, #16]
20005baa:	4610      	mov	r0, r2
20005bac:	6a3a      	ldr	r2, [r7, #32]
    ((uint32_t)pNewNode & DMA_CLLR_LA) | cllr_mask;
20005bae:	430b      	orrs	r3, r1
  ((DMA_NodeTypeDef *)(node_info.previousnode_addr))->LinkRegisters[cllr_offset] =
20005bb0:	f840 3022 	str.w	r3, [r0, r2, lsl #2]

  /* Clear CLLR for current node */
  ((DMA_NodeTypeDef *)(node_info.currentnode_addr))->LinkRegisters[cllr_offset] = 0U;
20005bb4:	69bb      	ldr	r3, [r7, #24]
20005bb6:	4619      	mov	r1, r3
20005bb8:	6a3b      	ldr	r3, [r7, #32]
20005bba:	2200      	movs	r2, #0
20005bbc:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

  /* Check if first circular node queue is the last node */
  if (pQList->FirstCircularNode == ((DMA_NodeTypeDef *)(node_info.currentnode_addr)))
20005bc0:	687b      	ldr	r3, [r7, #4]
20005bc2:	685b      	ldr	r3, [r3, #4]
20005bc4:	69ba      	ldr	r2, [r7, #24]
20005bc6:	4293      	cmp	r3, r2
20005bc8:	d10d      	bne.n	20005be6 <HAL_DMAEx_List_ReplaceNode_Tail+0xb4>
  {
    /* Link first circular node to new node */
    pNewNode->LinkRegisters[cllr_offset] = ((uint32_t)pNewNode & DMA_CLLR_LA) | cllr_mask;
20005bca:	683a      	ldr	r2, [r7, #0]
20005bcc:	f64f 73fc 	movw	r3, #65532	@ 0xfffc
20005bd0:	4013      	ands	r3, r2
20005bd2:	6a79      	ldr	r1, [r7, #36]	@ 0x24
20005bd4:	6a3a      	ldr	r2, [r7, #32]
20005bd6:	4319      	orrs	r1, r3
20005bd8:	683b      	ldr	r3, [r7, #0]
20005bda:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

    /* Set new node as first circular node */
    pQList->FirstCircularNode = pNewNode;
20005bde:	687b      	ldr	r3, [r7, #4]
20005be0:	683a      	ldr	r2, [r7, #0]
20005be2:	605a      	str	r2, [r3, #4]
20005be4:	e00f      	b.n	20005c06 <HAL_DMAEx_List_ReplaceNode_Tail+0xd4>
  }
  /* Check if first circular node queue is not the last node */
  else if (pQList->FirstCircularNode != NULL)
20005be6:	687b      	ldr	r3, [r7, #4]
20005be8:	685b      	ldr	r3, [r3, #4]
20005bea:	2b00      	cmp	r3, #0
20005bec:	d00b      	beq.n	20005c06 <HAL_DMAEx_List_ReplaceNode_Tail+0xd4>
  {
    /* Link first circular node to new node */
    pNewNode->LinkRegisters[cllr_offset] = ((uint32_t)pQList->FirstCircularNode & DMA_CLLR_LA) | cllr_mask;
20005bee:	687b      	ldr	r3, [r7, #4]
20005bf0:	685b      	ldr	r3, [r3, #4]
20005bf2:	461a      	mov	r2, r3
20005bf4:	f64f 73fc 	movw	r3, #65532	@ 0xfffc
20005bf8:	4013      	ands	r3, r2
20005bfa:	6a79      	ldr	r1, [r7, #36]	@ 0x24
20005bfc:	6a3a      	ldr	r2, [r7, #32]
20005bfe:	4319      	orrs	r1, r3
20005c00:	683b      	ldr	r3, [r7, #0]
20005c02:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  {
    /* Prevent MISRA-C2012-Rule-15.7 */
  }

  /* Check if queue contains one node */
  if (pQList->NodeNumber == 1U)
20005c06:	687b      	ldr	r3, [r7, #4]
20005c08:	689b      	ldr	r3, [r3, #8]
20005c0a:	2b01      	cmp	r3, #1
20005c0c:	d102      	bne.n	20005c14 <HAL_DMAEx_List_ReplaceNode_Tail+0xe2>
  {
    pQList->Head = pNewNode;
20005c0e:	687b      	ldr	r3, [r7, #4]
20005c10:	683a      	ldr	r2, [r7, #0]
20005c12:	601a      	str	r2, [r3, #0]
  }

  /* Update the queue error code */
  pQList->ErrorCode = HAL_DMA_QUEUE_ERROR_NONE;
20005c14:	687b      	ldr	r3, [r7, #4]
20005c16:	2200      	movs	r2, #0
20005c18:	611a      	str	r2, [r3, #16]

  /* Update the queue state */
  pQList->State = HAL_DMA_QUEUE_STATE_READY;
20005c1a:	687b      	ldr	r3, [r7, #4]
20005c1c:	2201      	movs	r2, #1
20005c1e:	731a      	strb	r2, [r3, #12]

  return HAL_OK;
20005c20:	2300      	movs	r3, #0
}
20005c22:	4618      	mov	r0, r3
20005c24:	3728      	adds	r7, #40	@ 0x28
20005c26:	46bd      	mov	sp, r7
20005c28:	bd80      	pop	{r7, pc}

20005c2a <HAL_DMAEx_List_ResetQ>:
  * @brief  Reset the linked-list queue and unlink queue nodes.
  * @param  pQList : Pointer to a DMA_QListTypeDef structure that contains queue information.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_DMAEx_List_ResetQ(DMA_QListTypeDef *const pQList)
{
20005c2a:	b580      	push	{r7, lr}
20005c2c:	b088      	sub	sp, #32
20005c2e:	af00      	add	r7, sp, #0
20005c30:	6078      	str	r0, [r7, #4]
  uint32_t cllr_offset;
  DMA_NodeInQInfoTypeDef node_info;

  /* Check the queue parameter */
  if (pQList == NULL)
20005c32:	687b      	ldr	r3, [r7, #4]
20005c34:	2b00      	cmp	r3, #0
20005c36:	d101      	bne.n	20005c3c <HAL_DMAEx_List_ResetQ+0x12>
  {
    return HAL_ERROR;
20005c38:	2301      	movs	r3, #1
20005c3a:	e03c      	b.n	20005cb6 <HAL_DMAEx_List_ResetQ+0x8c>
  }

  /* Check queue state */
  if (pQList->State == HAL_DMA_QUEUE_STATE_BUSY)
20005c3c:	687b      	ldr	r3, [r7, #4]
20005c3e:	7b1b      	ldrb	r3, [r3, #12]
20005c40:	b2db      	uxtb	r3, r3
20005c42:	2b02      	cmp	r3, #2
20005c44:	d104      	bne.n	20005c50 <HAL_DMAEx_List_ResetQ+0x26>
  {
    /* Update the queue error code */
    pQList->ErrorCode = HAL_DMA_QUEUE_ERROR_BUSY;
20005c46:	687b      	ldr	r3, [r7, #4]
20005c48:	2201      	movs	r2, #1
20005c4a:	611a      	str	r2, [r3, #16]

    return HAL_ERROR;
20005c4c:	2301      	movs	r3, #1
20005c4e:	e032      	b.n	20005cb6 <HAL_DMAEx_List_ResetQ+0x8c>
  }

  /* Check queue type */
  if (pQList->Type == QUEUE_TYPE_DYNAMIC)
20005c50:	687b      	ldr	r3, [r7, #4]
20005c52:	695b      	ldr	r3, [r3, #20]
20005c54:	2b01      	cmp	r3, #1
20005c56:	d104      	bne.n	20005c62 <HAL_DMAEx_List_ResetQ+0x38>
  {
    /* Update the queue error code */
    pQList->ErrorCode = HAL_DMA_QUEUE_ERROR_INVALIDTYPE;
20005c58:	687b      	ldr	r3, [r7, #4]
20005c5a:	2204      	movs	r2, #4
20005c5c:	611a      	str	r2, [r3, #16]

    return HAL_ERROR;
20005c5e:	2301      	movs	r3, #1
20005c60:	e029      	b.n	20005cb6 <HAL_DMAEx_List_ResetQ+0x8c>
  }

  /* Update the queue state */
  pQList->State = HAL_DMA_QUEUE_STATE_BUSY;
20005c62:	687b      	ldr	r3, [r7, #4]
20005c64:	2202      	movs	r2, #2
20005c66:	731a      	strb	r2, [r3, #12]

  /* Update the queue error code */
  pQList->ErrorCode = HAL_DMA_QUEUE_ERROR_NONE;
20005c68:	687b      	ldr	r3, [r7, #4]
20005c6a:	2200      	movs	r2, #0
20005c6c:	611a      	str	r2, [r3, #16]

  /* Check the queue */
  if (pQList->Head != NULL)
20005c6e:	687b      	ldr	r3, [r7, #4]
20005c70:	681b      	ldr	r3, [r3, #0]
20005c72:	2b00      	cmp	r3, #0
20005c74:	d00f      	beq.n	20005c96 <HAL_DMAEx_List_ResetQ+0x6c>
  {
    /* Get CLLR register mask and offset */
    DMA_List_GetCLLRNodeInfo(pQList->Head, NULL, &cllr_offset);
20005c76:	687b      	ldr	r3, [r7, #4]
20005c78:	681b      	ldr	r3, [r3, #0]
20005c7a:	f107 021c 	add.w	r2, r7, #28
20005c7e:	2100      	movs	r1, #0
20005c80:	4618      	mov	r0, r3
20005c82:	f001 fb7d 	bl	20007380 <DMA_List_GetCLLRNodeInfo>

    /* Reset selected queue nodes */
    node_info.cllr_offset = cllr_offset;
20005c86:	69fb      	ldr	r3, [r7, #28]
20005c88:	60bb      	str	r3, [r7, #8]
    DMA_List_ResetQueueNodes(pQList, &node_info);
20005c8a:	f107 0308 	add.w	r3, r7, #8
20005c8e:	4619      	mov	r1, r3
20005c90:	6878      	ldr	r0, [r7, #4]
20005c92:	f001 fc44 	bl	2000751e <DMA_List_ResetQueueNodes>
  }

  /* Reset head node address */
  pQList->Head = NULL;
20005c96:	687b      	ldr	r3, [r7, #4]
20005c98:	2200      	movs	r2, #0
20005c9a:	601a      	str	r2, [r3, #0]

  /* Reset node number */
  pQList->NodeNumber = 0U;
20005c9c:	687b      	ldr	r3, [r7, #4]
20005c9e:	2200      	movs	r2, #0
20005ca0:	609a      	str	r2, [r3, #8]

  /* Reset first circular node */
  pQList->FirstCircularNode = NULL;
20005ca2:	687b      	ldr	r3, [r7, #4]
20005ca4:	2200      	movs	r2, #0
20005ca6:	605a      	str	r2, [r3, #4]

  /* Update the queue error code */
  pQList->ErrorCode = HAL_DMA_QUEUE_ERROR_NONE;
20005ca8:	687b      	ldr	r3, [r7, #4]
20005caa:	2200      	movs	r2, #0
20005cac:	611a      	str	r2, [r3, #16]

  /* Update the queue state */
  pQList->State = HAL_DMA_QUEUE_STATE_RESET;
20005cae:	687b      	ldr	r3, [r7, #4]
20005cb0:	2200      	movs	r2, #0
20005cb2:	731a      	strb	r2, [r3, #12]

  return HAL_OK;
20005cb4:	2300      	movs	r3, #0
}
20005cb6:	4618      	mov	r0, r3
20005cb8:	3720      	adds	r7, #32
20005cba:	46bd      	mov	sp, r7
20005cbc:	bd80      	pop	{r7, pc}

20005cbe <HAL_DMAEx_List_InsertQ>:
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_DMAEx_List_InsertQ(DMA_QListTypeDef *const pSrcQList,
                                         DMA_NodeTypeDef const *const pPrevNode,
                                         DMA_QListTypeDef *const pDestQList)
{
20005cbe:	b580      	push	{r7, lr}
20005cc0:	b090      	sub	sp, #64	@ 0x40
20005cc2:	af00      	add	r7, sp, #0
20005cc4:	60f8      	str	r0, [r7, #12]
20005cc6:	60b9      	str	r1, [r7, #8]
20005cc8:	607a      	str	r2, [r7, #4]
  uint32_t cllr_offset;
  DMA_NodeInQInfoTypeDef src_q_node_info;
  DMA_NodeInQInfoTypeDef dest_q_node_info;

  /* Check the source and destination queues and the previous node parameters */
  if ((pSrcQList == NULL) || (pDestQList == NULL))
20005cca:	68fb      	ldr	r3, [r7, #12]
20005ccc:	2b00      	cmp	r3, #0
20005cce:	d002      	beq.n	20005cd6 <HAL_DMAEx_List_InsertQ+0x18>
20005cd0:	687b      	ldr	r3, [r7, #4]
20005cd2:	2b00      	cmp	r3, #0
20005cd4:	d101      	bne.n	20005cda <HAL_DMAEx_List_InsertQ+0x1c>
  {
    return HAL_ERROR;
20005cd6:	2301      	movs	r3, #1
20005cd8:	e12e      	b.n	20005f38 <HAL_DMAEx_List_InsertQ+0x27a>
  }

  /* Check the source queue */
  if (pSrcQList->Head == NULL)
20005cda:	68fb      	ldr	r3, [r7, #12]
20005cdc:	681b      	ldr	r3, [r3, #0]
20005cde:	2b00      	cmp	r3, #0
20005ce0:	d104      	bne.n	20005cec <HAL_DMAEx_List_InsertQ+0x2e>
  {
    /* Update the queue error code */
    pSrcQList->ErrorCode = HAL_DMA_QUEUE_ERROR_EMPTY;
20005ce2:	68fb      	ldr	r3, [r7, #12]
20005ce4:	2202      	movs	r2, #2
20005ce6:	611a      	str	r2, [r3, #16]

    return HAL_ERROR;
20005ce8:	2301      	movs	r3, #1
20005cea:	e125      	b.n	20005f38 <HAL_DMAEx_List_InsertQ+0x27a>
  }

  /* Check the source queue type */
  if (pSrcQList->Type == QUEUE_TYPE_DYNAMIC)
20005cec:	68fb      	ldr	r3, [r7, #12]
20005cee:	695b      	ldr	r3, [r3, #20]
20005cf0:	2b01      	cmp	r3, #1
20005cf2:	d104      	bne.n	20005cfe <HAL_DMAEx_List_InsertQ+0x40>
  {
    /* Update the queue error code */
    pSrcQList->ErrorCode = HAL_DMA_QUEUE_ERROR_INVALIDTYPE;
20005cf4:	68fb      	ldr	r3, [r7, #12]
20005cf6:	2204      	movs	r2, #4
20005cf8:	611a      	str	r2, [r3, #16]

    return HAL_ERROR;
20005cfa:	2301      	movs	r3, #1
20005cfc:	e11c      	b.n	20005f38 <HAL_DMAEx_List_InsertQ+0x27a>
  }

  /* Check the destination queue type */
  if (pDestQList->Type == QUEUE_TYPE_DYNAMIC)
20005cfe:	687b      	ldr	r3, [r7, #4]
20005d00:	695b      	ldr	r3, [r3, #20]
20005d02:	2b01      	cmp	r3, #1
20005d04:	d104      	bne.n	20005d10 <HAL_DMAEx_List_InsertQ+0x52>
  {
    /* Update the queue error code */
    pDestQList->ErrorCode = HAL_DMA_QUEUE_ERROR_INVALIDTYPE;
20005d06:	687b      	ldr	r3, [r7, #4]
20005d08:	2204      	movs	r2, #4
20005d0a:	611a      	str	r2, [r3, #16]

    return HAL_ERROR;
20005d0c:	2301      	movs	r3, #1
20005d0e:	e113      	b.n	20005f38 <HAL_DMAEx_List_InsertQ+0x27a>
  }

  /* Check the source queue circularity */
  if (pSrcQList->FirstCircularNode != NULL)
20005d10:	68fb      	ldr	r3, [r7, #12]
20005d12:	685b      	ldr	r3, [r3, #4]
20005d14:	2b00      	cmp	r3, #0
20005d16:	d004      	beq.n	20005d22 <HAL_DMAEx_List_InsertQ+0x64>
  {
    /* Update the source queue error code */
    pSrcQList->ErrorCode = HAL_DMA_QUEUE_ERROR_INVALIDTYPE;
20005d18:	68fb      	ldr	r3, [r7, #12]
20005d1a:	2204      	movs	r2, #4
20005d1c:	611a      	str	r2, [r3, #16]

    return HAL_ERROR;
20005d1e:	2301      	movs	r3, #1
20005d20:	e10a      	b.n	20005f38 <HAL_DMAEx_List_InsertQ+0x27a>
  }

  /* Check nodes base addresses */
  if (DMA_List_CheckNodesBaseAddresses(pSrcQList->Head, pPrevNode, pDestQList->Head) != 0U)
20005d22:	68fb      	ldr	r3, [r7, #12]
20005d24:	6818      	ldr	r0, [r3, #0]
20005d26:	687b      	ldr	r3, [r7, #4]
20005d28:	681b      	ldr	r3, [r3, #0]
20005d2a:	461a      	mov	r2, r3
20005d2c:	68b9      	ldr	r1, [r7, #8]
20005d2e:	f001 fabb 	bl	200072a8 <DMA_List_CheckNodesBaseAddresses>
20005d32:	4603      	mov	r3, r0
20005d34:	2b00      	cmp	r3, #0
20005d36:	d007      	beq.n	20005d48 <HAL_DMAEx_List_InsertQ+0x8a>
  {
    /* Update the source queue error code */
    pSrcQList->ErrorCode = HAL_DMA_QUEUE_ERROR_OUTOFRANGE;
20005d38:	68fb      	ldr	r3, [r7, #12]
20005d3a:	2205      	movs	r2, #5
20005d3c:	611a      	str	r2, [r3, #16]

    /* Update the destination queue error code */
    pDestQList->ErrorCode = HAL_DMA_QUEUE_ERROR_OUTOFRANGE;
20005d3e:	687b      	ldr	r3, [r7, #4]
20005d40:	2205      	movs	r2, #5
20005d42:	611a      	str	r2, [r3, #16]

    return HAL_ERROR;
20005d44:	2301      	movs	r3, #1
20005d46:	e0f7      	b.n	20005f38 <HAL_DMAEx_List_InsertQ+0x27a>
  }

  /* Check nodes types compatibility */
  if (DMA_List_CheckNodesTypes(pSrcQList->Head, pPrevNode, pDestQList->Head) != 0U)
20005d48:	68fb      	ldr	r3, [r7, #12]
20005d4a:	6818      	ldr	r0, [r3, #0]
20005d4c:	687b      	ldr	r3, [r7, #4]
20005d4e:	681b      	ldr	r3, [r3, #0]
20005d50:	461a      	mov	r2, r3
20005d52:	68b9      	ldr	r1, [r7, #8]
20005d54:	f001 fad8 	bl	20007308 <DMA_List_CheckNodesTypes>
20005d58:	4603      	mov	r3, r0
20005d5a:	2b00      	cmp	r3, #0
20005d5c:	d007      	beq.n	20005d6e <HAL_DMAEx_List_InsertQ+0xb0>
  {
    /* Update the source queue error code */
    pSrcQList->ErrorCode = HAL_DMA_QUEUE_ERROR_INVALIDTYPE;
20005d5e:	68fb      	ldr	r3, [r7, #12]
20005d60:	2204      	movs	r2, #4
20005d62:	611a      	str	r2, [r3, #16]

    /* Update the destination queue error code */
    pDestQList->ErrorCode = HAL_DMA_QUEUE_ERROR_INVALIDTYPE;
20005d64:	687b      	ldr	r3, [r7, #4]
20005d66:	2204      	movs	r2, #4
20005d68:	611a      	str	r2, [r3, #16]

    return HAL_ERROR;
20005d6a:	2301      	movs	r3, #1
20005d6c:	e0e4      	b.n	20005f38 <HAL_DMAEx_List_InsertQ+0x27a>
  }

  /* Update the source queue state */
  pSrcQList->State = HAL_DMA_QUEUE_STATE_BUSY;
20005d6e:	68fb      	ldr	r3, [r7, #12]
20005d70:	2202      	movs	r2, #2
20005d72:	731a      	strb	r2, [r3, #12]

  /* Update the source queue error code */
  pSrcQList->ErrorCode = HAL_DMA_QUEUE_ERROR_NONE;
20005d74:	68fb      	ldr	r3, [r7, #12]
20005d76:	2200      	movs	r2, #0
20005d78:	611a      	str	r2, [r3, #16]

  /* Update the destination queue state */
  pDestQList->State = HAL_DMA_QUEUE_STATE_BUSY;
20005d7a:	687b      	ldr	r3, [r7, #4]
20005d7c:	2202      	movs	r2, #2
20005d7e:	731a      	strb	r2, [r3, #12]

  /* Update the destination queue error code */
  pDestQList->ErrorCode = HAL_DMA_QUEUE_ERROR_NONE;
20005d80:	687b      	ldr	r3, [r7, #4]
20005d82:	2200      	movs	r2, #0
20005d84:	611a      	str	r2, [r3, #16]

  /* Get CLLR register mask and offset */
  DMA_List_GetCLLRNodeInfo(pSrcQList->Head, &cllr_mask, &cllr_offset);
20005d86:	68fb      	ldr	r3, [r7, #12]
20005d88:	681b      	ldr	r3, [r3, #0]
20005d8a:	f107 0238 	add.w	r2, r7, #56	@ 0x38
20005d8e:	f107 013c 	add.w	r1, r7, #60	@ 0x3c
20005d92:	4618      	mov	r0, r3
20005d94:	f001 faf4 	bl	20007380 <DMA_List_GetCLLRNodeInfo>

  /* Empty destination queue */
  if (pDestQList->Head == NULL)
20005d98:	687b      	ldr	r3, [r7, #4]
20005d9a:	681b      	ldr	r3, [r3, #0]
20005d9c:	2b00      	cmp	r3, #0
20005d9e:	d108      	bne.n	20005db2 <HAL_DMAEx_List_InsertQ+0xf4>
  {
    pDestQList->Head       = pSrcQList->Head;
20005da0:	68fb      	ldr	r3, [r7, #12]
20005da2:	681a      	ldr	r2, [r3, #0]
20005da4:	687b      	ldr	r3, [r7, #4]
20005da6:	601a      	str	r2, [r3, #0]
    pDestQList->NodeNumber = pSrcQList->NodeNumber;
20005da8:	68fb      	ldr	r3, [r7, #12]
20005daa:	689a      	ldr	r2, [r3, #8]
20005dac:	687b      	ldr	r3, [r7, #4]
20005dae:	609a      	str	r2, [r3, #8]
20005db0:	e0b8      	b.n	20005f24 <HAL_DMAEx_List_InsertQ+0x266>
  }
  /* Not empty destination queue */
  else
  {
    /* Previous node is empty */
    if (pPrevNode == NULL)
20005db2:	68bb      	ldr	r3, [r7, #8]
20005db4:	2b00      	cmp	r3, #0
20005db6:	d141      	bne.n	20005e3c <HAL_DMAEx_List_InsertQ+0x17e>
    {
      /* Find node and get its position in selected queue */
      src_q_node_info.cllr_offset = cllr_offset;
20005db8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
20005dba:	627b      	str	r3, [r7, #36]	@ 0x24
      (void)DMA_List_FindNode(pSrcQList, NULL, &src_q_node_info);
20005dbc:	f107 0324 	add.w	r3, r7, #36	@ 0x24
20005dc0:	461a      	mov	r2, r3
20005dc2:	2100      	movs	r1, #0
20005dc4:	68f8      	ldr	r0, [r7, #12]
20005dc6:	f001 fb0b 	bl	200073e0 <DMA_List_FindNode>

      /* Check if first circular node queue is the first node */
      if (pDestQList->FirstCircularNode == pDestQList->Head)
20005dca:	687b      	ldr	r3, [r7, #4]
20005dcc:	685a      	ldr	r2, [r3, #4]
20005dce:	687b      	ldr	r3, [r7, #4]
20005dd0:	681b      	ldr	r3, [r3, #0]
20005dd2:	429a      	cmp	r2, r3
20005dd4:	d119      	bne.n	20005e0a <HAL_DMAEx_List_InsertQ+0x14c>
      {
        /* Find node and get its position in selected queue */
        dest_q_node_info.cllr_offset = cllr_offset;
20005dd6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
20005dd8:	613b      	str	r3, [r7, #16]
        (void)DMA_List_FindNode(pDestQList, NULL, &dest_q_node_info);
20005dda:	f107 0310 	add.w	r3, r7, #16
20005dde:	461a      	mov	r2, r3
20005de0:	2100      	movs	r1, #0
20005de2:	6878      	ldr	r0, [r7, #4]
20005de4:	f001 fafc 	bl	200073e0 <DMA_List_FindNode>

        /* Link destination queue tail node to new first circular node */
        ((DMA_NodeTypeDef *)dest_q_node_info.currentnode_addr)->LinkRegisters[cllr_offset] =
          ((uint32_t)pSrcQList->Head & DMA_CLLR_LA) | cllr_mask;
20005de8:	68fb      	ldr	r3, [r7, #12]
20005dea:	681b      	ldr	r3, [r3, #0]
20005dec:	461a      	mov	r2, r3
20005dee:	f64f 73fc 	movw	r3, #65532	@ 0xfffc
20005df2:	4013      	ands	r3, r2
20005df4:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
        ((DMA_NodeTypeDef *)dest_q_node_info.currentnode_addr)->LinkRegisters[cllr_offset] =
20005df6:	69fa      	ldr	r2, [r7, #28]
20005df8:	4610      	mov	r0, r2
20005dfa:	6bba      	ldr	r2, [r7, #56]	@ 0x38
          ((uint32_t)pSrcQList->Head & DMA_CLLR_LA) | cllr_mask;
20005dfc:	430b      	orrs	r3, r1
        ((DMA_NodeTypeDef *)dest_q_node_info.currentnode_addr)->LinkRegisters[cllr_offset] =
20005dfe:	f840 3022 	str.w	r3, [r0, r2, lsl #2]

        /* Set the head node of source queue as the first circular node */
        pDestQList->FirstCircularNode = pSrcQList->Head;
20005e02:	68fb      	ldr	r3, [r7, #12]
20005e04:	681a      	ldr	r2, [r3, #0]
20005e06:	687b      	ldr	r3, [r7, #4]
20005e08:	605a      	str	r2, [r3, #4]
      }

      /* Link the last node of source queue to the fist node of destination queue */
      ((DMA_NodeTypeDef *)(src_q_node_info.currentnode_addr))->LinkRegisters[cllr_offset] =
        ((uint32_t)pDestQList->Head & DMA_CLLR_LA) | cllr_mask;
20005e0a:	687b      	ldr	r3, [r7, #4]
20005e0c:	681b      	ldr	r3, [r3, #0]
20005e0e:	461a      	mov	r2, r3
20005e10:	f64f 73fc 	movw	r3, #65532	@ 0xfffc
20005e14:	4013      	ands	r3, r2
20005e16:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
      ((DMA_NodeTypeDef *)(src_q_node_info.currentnode_addr))->LinkRegisters[cllr_offset] =
20005e18:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
20005e1a:	4610      	mov	r0, r2
20005e1c:	6bba      	ldr	r2, [r7, #56]	@ 0x38
        ((uint32_t)pDestQList->Head & DMA_CLLR_LA) | cllr_mask;
20005e1e:	430b      	orrs	r3, r1
      ((DMA_NodeTypeDef *)(src_q_node_info.currentnode_addr))->LinkRegisters[cllr_offset] =
20005e20:	f840 3022 	str.w	r3, [r0, r2, lsl #2]
      pDestQList->Head        = pSrcQList->Head;
20005e24:	68fb      	ldr	r3, [r7, #12]
20005e26:	681a      	ldr	r2, [r3, #0]
20005e28:	687b      	ldr	r3, [r7, #4]
20005e2a:	601a      	str	r2, [r3, #0]
      pDestQList->NodeNumber += pSrcQList->NodeNumber;
20005e2c:	687b      	ldr	r3, [r7, #4]
20005e2e:	689a      	ldr	r2, [r3, #8]
20005e30:	68fb      	ldr	r3, [r7, #12]
20005e32:	689b      	ldr	r3, [r3, #8]
20005e34:	441a      	add	r2, r3
20005e36:	687b      	ldr	r3, [r7, #4]
20005e38:	609a      	str	r2, [r3, #8]
20005e3a:	e073      	b.n	20005f24 <HAL_DMAEx_List_InsertQ+0x266>
    }
    /* Previous node is not empty */
    else
    {
      /* Find node and get its position in selected queue */
      dest_q_node_info.cllr_offset = cllr_offset;
20005e3c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
20005e3e:	613b      	str	r3, [r7, #16]
      if (DMA_List_FindNode(pDestQList, pPrevNode, &dest_q_node_info) == 0U)
20005e40:	f107 0310 	add.w	r3, r7, #16
20005e44:	461a      	mov	r2, r3
20005e46:	68b9      	ldr	r1, [r7, #8]
20005e48:	6878      	ldr	r0, [r7, #4]
20005e4a:	f001 fac9 	bl	200073e0 <DMA_List_FindNode>
20005e4e:	4603      	mov	r3, r0
20005e50:	2b00      	cmp	r3, #0
20005e52:	d162      	bne.n	20005f1a <HAL_DMAEx_List_InsertQ+0x25c>
      {
        /* Selected node is the last destination queue node */
        if (dest_q_node_info.currentnode_pos == pDestQList->NodeNumber)
20005e54:	69ba      	ldr	r2, [r7, #24]
20005e56:	687b      	ldr	r3, [r7, #4]
20005e58:	689b      	ldr	r3, [r3, #8]
20005e5a:	429a      	cmp	r2, r3
20005e5c:	d134      	bne.n	20005ec8 <HAL_DMAEx_List_InsertQ+0x20a>
        {
          /* Link the first node of source queue to the last node of destination queue */
          ((DMA_NodeTypeDef *)(dest_q_node_info.currentnode_addr))->LinkRegisters[cllr_offset] =
            ((uint32_t)pSrcQList->Head & DMA_CLLR_LA) | cllr_mask;
20005e5e:	68fb      	ldr	r3, [r7, #12]
20005e60:	681b      	ldr	r3, [r3, #0]
20005e62:	461a      	mov	r2, r3
20005e64:	f64f 73fc 	movw	r3, #65532	@ 0xfffc
20005e68:	4013      	ands	r3, r2
20005e6a:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
          ((DMA_NodeTypeDef *)(dest_q_node_info.currentnode_addr))->LinkRegisters[cllr_offset] =
20005e6c:	69fa      	ldr	r2, [r7, #28]
20005e6e:	4610      	mov	r0, r2
20005e70:	6bba      	ldr	r2, [r7, #56]	@ 0x38
            ((uint32_t)pSrcQList->Head & DMA_CLLR_LA) | cllr_mask;
20005e72:	430b      	orrs	r3, r1
          ((DMA_NodeTypeDef *)(dest_q_node_info.currentnode_addr))->LinkRegisters[cllr_offset] =
20005e74:	f840 3022 	str.w	r3, [r0, r2, lsl #2]
          pDestQList->NodeNumber += pSrcQList->NodeNumber;
20005e78:	687b      	ldr	r3, [r7, #4]
20005e7a:	689a      	ldr	r2, [r3, #8]
20005e7c:	68fb      	ldr	r3, [r7, #12]
20005e7e:	689b      	ldr	r3, [r3, #8]
20005e80:	441a      	add	r2, r3
20005e82:	687b      	ldr	r3, [r7, #4]
20005e84:	609a      	str	r2, [r3, #8]

          /* Check if first circular node queue is not empty */
          if (pDestQList->FirstCircularNode != NULL)
20005e86:	687b      	ldr	r3, [r7, #4]
20005e88:	685b      	ldr	r3, [r3, #4]
20005e8a:	2b00      	cmp	r3, #0
20005e8c:	d04a      	beq.n	20005f24 <HAL_DMAEx_List_InsertQ+0x266>
          {
            /* Find node and get its position in selected queue */
            src_q_node_info.cllr_offset = cllr_offset;
20005e8e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
20005e90:	627b      	str	r3, [r7, #36]	@ 0x24
            (void)DMA_List_FindNode(pSrcQList, NULL, &src_q_node_info);
20005e92:	f107 0324 	add.w	r3, r7, #36	@ 0x24
20005e96:	461a      	mov	r2, r3
20005e98:	2100      	movs	r1, #0
20005e9a:	68f8      	ldr	r0, [r7, #12]
20005e9c:	f001 faa0 	bl	200073e0 <DMA_List_FindNode>

            /* Find first circular node */
            (void)DMA_List_FindNode(pDestQList, pDestQList->FirstCircularNode, &dest_q_node_info);
20005ea0:	687b      	ldr	r3, [r7, #4]
20005ea2:	685b      	ldr	r3, [r3, #4]
20005ea4:	f107 0210 	add.w	r2, r7, #16
20005ea8:	4619      	mov	r1, r3
20005eaa:	6878      	ldr	r0, [r7, #4]
20005eac:	f001 fa98 	bl	200073e0 <DMA_List_FindNode>

            /* Link last source queue node to first destination queue */
            ((DMA_NodeTypeDef *)src_q_node_info.currentnode_addr)->LinkRegisters[cllr_offset] =
              (dest_q_node_info.currentnode_addr & DMA_CLLR_LA) | cllr_mask;
20005eb0:	69fa      	ldr	r2, [r7, #28]
20005eb2:	f64f 73fc 	movw	r3, #65532	@ 0xfffc
20005eb6:	4013      	ands	r3, r2
20005eb8:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
            ((DMA_NodeTypeDef *)src_q_node_info.currentnode_addr)->LinkRegisters[cllr_offset] =
20005eba:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
20005ebc:	4610      	mov	r0, r2
20005ebe:	6bba      	ldr	r2, [r7, #56]	@ 0x38
              (dest_q_node_info.currentnode_addr & DMA_CLLR_LA) | cllr_mask;
20005ec0:	430b      	orrs	r3, r1
            ((DMA_NodeTypeDef *)src_q_node_info.currentnode_addr)->LinkRegisters[cllr_offset] =
20005ec2:	f840 3022 	str.w	r3, [r0, r2, lsl #2]
20005ec6:	e02d      	b.n	20005f24 <HAL_DMAEx_List_InsertQ+0x266>
        /* Selected node is not the last destination queue node */
        else
        {
          /* Link the first node of source queue to the previous node of destination queue */
          ((DMA_NodeTypeDef *)(dest_q_node_info.currentnode_addr))->LinkRegisters[cllr_offset] =
            ((uint32_t)pSrcQList->Head & DMA_CLLR_LA) | cllr_mask;
20005ec8:	68fb      	ldr	r3, [r7, #12]
20005eca:	681b      	ldr	r3, [r3, #0]
20005ecc:	461a      	mov	r2, r3
20005ece:	f64f 73fc 	movw	r3, #65532	@ 0xfffc
20005ed2:	4013      	ands	r3, r2
20005ed4:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
          ((DMA_NodeTypeDef *)(dest_q_node_info.currentnode_addr))->LinkRegisters[cllr_offset] =
20005ed6:	69fa      	ldr	r2, [r7, #28]
20005ed8:	4610      	mov	r0, r2
20005eda:	6bba      	ldr	r2, [r7, #56]	@ 0x38
            ((uint32_t)pSrcQList->Head & DMA_CLLR_LA) | cllr_mask;
20005edc:	430b      	orrs	r3, r1
          ((DMA_NodeTypeDef *)(dest_q_node_info.currentnode_addr))->LinkRegisters[cllr_offset] =
20005ede:	f840 3022 	str.w	r3, [r0, r2, lsl #2]

          /* Find node and get its position in selected queue */
          src_q_node_info.cllr_offset = cllr_offset;
20005ee2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
20005ee4:	627b      	str	r3, [r7, #36]	@ 0x24
          (void)DMA_List_FindNode(pSrcQList, NULL, &src_q_node_info);
20005ee6:	f107 0324 	add.w	r3, r7, #36	@ 0x24
20005eea:	461a      	mov	r2, r3
20005eec:	2100      	movs	r1, #0
20005eee:	68f8      	ldr	r0, [r7, #12]
20005ef0:	f001 fa76 	bl	200073e0 <DMA_List_FindNode>

          /* Link the last node of source queue to the next node of destination queue */
          ((DMA_NodeTypeDef *)(src_q_node_info.currentnode_addr))->LinkRegisters[cllr_offset] =
            (dest_q_node_info.nextnode_addr & DMA_CLLR_LA) | cllr_mask;
20005ef4:	6a3a      	ldr	r2, [r7, #32]
20005ef6:	f64f 73fc 	movw	r3, #65532	@ 0xfffc
20005efa:	4013      	ands	r3, r2
20005efc:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
          ((DMA_NodeTypeDef *)(src_q_node_info.currentnode_addr))->LinkRegisters[cllr_offset] =
20005efe:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
20005f00:	4610      	mov	r0, r2
20005f02:	6bba      	ldr	r2, [r7, #56]	@ 0x38
            (dest_q_node_info.nextnode_addr & DMA_CLLR_LA) | cllr_mask;
20005f04:	430b      	orrs	r3, r1
          ((DMA_NodeTypeDef *)(src_q_node_info.currentnode_addr))->LinkRegisters[cllr_offset] =
20005f06:	f840 3022 	str.w	r3, [r0, r2, lsl #2]

          /* Update queues counter */
          pDestQList->NodeNumber += pSrcQList->NodeNumber;
20005f0a:	687b      	ldr	r3, [r7, #4]
20005f0c:	689a      	ldr	r2, [r3, #8]
20005f0e:	68fb      	ldr	r3, [r7, #12]
20005f10:	689b      	ldr	r3, [r3, #8]
20005f12:	441a      	add	r2, r3
20005f14:	687b      	ldr	r3, [r7, #4]
20005f16:	609a      	str	r2, [r3, #8]
20005f18:	e004      	b.n	20005f24 <HAL_DMAEx_List_InsertQ+0x266>
        }
      }
      else
      {
        /* Update the destination queue error code */
        pDestQList->ErrorCode = HAL_DMA_QUEUE_ERROR_NOTFOUND;
20005f1a:	687b      	ldr	r3, [r7, #4]
20005f1c:	2206      	movs	r2, #6
20005f1e:	611a      	str	r2, [r3, #16]

        return HAL_ERROR;
20005f20:	2301      	movs	r3, #1
20005f22:	e009      	b.n	20005f38 <HAL_DMAEx_List_InsertQ+0x27a>
      }
    }
  }

  /* Clean the source queue variable as it is obsolete */
  DMA_List_CleanQueue(pSrcQList);
20005f24:	68f8      	ldr	r0, [r7, #12]
20005f26:	f001 fd76 	bl	20007a16 <DMA_List_CleanQueue>

  /* Update the destination queue error code */
  pDestQList->ErrorCode = HAL_DMA_QUEUE_ERROR_NONE;
20005f2a:	687b      	ldr	r3, [r7, #4]
20005f2c:	2200      	movs	r2, #0
20005f2e:	611a      	str	r2, [r3, #16]

  /* Update the destination queue state */
  pDestQList->State = HAL_DMA_QUEUE_STATE_READY;
20005f30:	687b      	ldr	r3, [r7, #4]
20005f32:	2201      	movs	r2, #1
20005f34:	731a      	strb	r2, [r3, #12]

  /* Prevent MISRA-C2012-Rule-2.2_b */
  UNUSED(src_q_node_info);
  UNUSED(dest_q_node_info);

  return HAL_OK;
20005f36:	2300      	movs	r3, #0
}
20005f38:	4618      	mov	r0, r3
20005f3a:	3740      	adds	r7, #64	@ 0x40
20005f3c:	46bd      	mov	sp, r7
20005f3e:	bd80      	pop	{r7, pc}

20005f40 <HAL_DMAEx_List_InsertQ_Head>:
  * @param  pDestQList : Pointer to a DMA_QListTypeDef structure that contains destination queue information.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_DMAEx_List_InsertQ_Head(DMA_QListTypeDef *const pSrcQList,
                                              DMA_QListTypeDef *const pDestQList)
{
20005f40:	b580      	push	{r7, lr}
20005f42:	b08e      	sub	sp, #56	@ 0x38
20005f44:	af00      	add	r7, sp, #0
20005f46:	6078      	str	r0, [r7, #4]
20005f48:	6039      	str	r1, [r7, #0]
  uint32_t cllr_offset;
  DMA_NodeInQInfoTypeDef src_q_node_info;
  DMA_NodeInQInfoTypeDef dest_q_node_info;

  /* Check the source and destination queues and the previous node parameters */
  if ((pSrcQList == NULL) || (pDestQList == NULL))
20005f4a:	687b      	ldr	r3, [r7, #4]
20005f4c:	2b00      	cmp	r3, #0
20005f4e:	d002      	beq.n	20005f56 <HAL_DMAEx_List_InsertQ_Head+0x16>
20005f50:	683b      	ldr	r3, [r7, #0]
20005f52:	2b00      	cmp	r3, #0
20005f54:	d101      	bne.n	20005f5a <HAL_DMAEx_List_InsertQ_Head+0x1a>
  {
    return HAL_ERROR;
20005f56:	2301      	movs	r3, #1
20005f58:	e0ad      	b.n	200060b6 <HAL_DMAEx_List_InsertQ_Head+0x176>
  }

  /* Check the source queue */
  if (pSrcQList->Head == NULL)
20005f5a:	687b      	ldr	r3, [r7, #4]
20005f5c:	681b      	ldr	r3, [r3, #0]
20005f5e:	2b00      	cmp	r3, #0
20005f60:	d104      	bne.n	20005f6c <HAL_DMAEx_List_InsertQ_Head+0x2c>
  {
    /* Update the queue error code */
    pSrcQList->ErrorCode = HAL_DMA_QUEUE_ERROR_EMPTY;
20005f62:	687b      	ldr	r3, [r7, #4]
20005f64:	2202      	movs	r2, #2
20005f66:	611a      	str	r2, [r3, #16]

    return HAL_ERROR;
20005f68:	2301      	movs	r3, #1
20005f6a:	e0a4      	b.n	200060b6 <HAL_DMAEx_List_InsertQ_Head+0x176>
  }

  /* Check the source queue type */
  if (pSrcQList->Type == QUEUE_TYPE_DYNAMIC)
20005f6c:	687b      	ldr	r3, [r7, #4]
20005f6e:	695b      	ldr	r3, [r3, #20]
20005f70:	2b01      	cmp	r3, #1
20005f72:	d104      	bne.n	20005f7e <HAL_DMAEx_List_InsertQ_Head+0x3e>
  {
    /* Update the queue error code */
    pSrcQList->ErrorCode = HAL_DMA_QUEUE_ERROR_INVALIDTYPE;
20005f74:	687b      	ldr	r3, [r7, #4]
20005f76:	2204      	movs	r2, #4
20005f78:	611a      	str	r2, [r3, #16]

    return HAL_ERROR;
20005f7a:	2301      	movs	r3, #1
20005f7c:	e09b      	b.n	200060b6 <HAL_DMAEx_List_InsertQ_Head+0x176>
  }

  /* Check the destination queue type */
  if (pDestQList->Type == QUEUE_TYPE_DYNAMIC)
20005f7e:	683b      	ldr	r3, [r7, #0]
20005f80:	695b      	ldr	r3, [r3, #20]
20005f82:	2b01      	cmp	r3, #1
20005f84:	d104      	bne.n	20005f90 <HAL_DMAEx_List_InsertQ_Head+0x50>
  {
    /* Update the queue error code */
    pDestQList->ErrorCode = HAL_DMA_QUEUE_ERROR_INVALIDTYPE;
20005f86:	683b      	ldr	r3, [r7, #0]
20005f88:	2204      	movs	r2, #4
20005f8a:	611a      	str	r2, [r3, #16]

    return HAL_ERROR;
20005f8c:	2301      	movs	r3, #1
20005f8e:	e092      	b.n	200060b6 <HAL_DMAEx_List_InsertQ_Head+0x176>
  }

  /* Check nodes base addresses */
  if (DMA_List_CheckNodesBaseAddresses(pSrcQList->Head, pDestQList->Head, NULL) != 0U)
20005f90:	687b      	ldr	r3, [r7, #4]
20005f92:	6818      	ldr	r0, [r3, #0]
20005f94:	683b      	ldr	r3, [r7, #0]
20005f96:	681b      	ldr	r3, [r3, #0]
20005f98:	2200      	movs	r2, #0
20005f9a:	4619      	mov	r1, r3
20005f9c:	f001 f984 	bl	200072a8 <DMA_List_CheckNodesBaseAddresses>
20005fa0:	4603      	mov	r3, r0
20005fa2:	2b00      	cmp	r3, #0
20005fa4:	d007      	beq.n	20005fb6 <HAL_DMAEx_List_InsertQ_Head+0x76>
  {
    /* Update the source queue error code */
    pSrcQList->ErrorCode = HAL_DMA_QUEUE_ERROR_OUTOFRANGE;
20005fa6:	687b      	ldr	r3, [r7, #4]
20005fa8:	2205      	movs	r2, #5
20005faa:	611a      	str	r2, [r3, #16]

    /* Update the destination queue error code */
    pDestQList->ErrorCode = HAL_DMA_QUEUE_ERROR_OUTOFRANGE;
20005fac:	683b      	ldr	r3, [r7, #0]
20005fae:	2205      	movs	r2, #5
20005fb0:	611a      	str	r2, [r3, #16]

    return HAL_ERROR;
20005fb2:	2301      	movs	r3, #1
20005fb4:	e07f      	b.n	200060b6 <HAL_DMAEx_List_InsertQ_Head+0x176>
  }

  /* Check nodes types compatibility */
  if (DMA_List_CheckNodesTypes(pSrcQList->Head, pDestQList->Head, NULL) != 0U)
20005fb6:	687b      	ldr	r3, [r7, #4]
20005fb8:	6818      	ldr	r0, [r3, #0]
20005fba:	683b      	ldr	r3, [r7, #0]
20005fbc:	681b      	ldr	r3, [r3, #0]
20005fbe:	2200      	movs	r2, #0
20005fc0:	4619      	mov	r1, r3
20005fc2:	f001 f9a1 	bl	20007308 <DMA_List_CheckNodesTypes>
20005fc6:	4603      	mov	r3, r0
20005fc8:	2b00      	cmp	r3, #0
20005fca:	d007      	beq.n	20005fdc <HAL_DMAEx_List_InsertQ_Head+0x9c>
  {
    /* Update the source queue error code */
    pSrcQList->ErrorCode = HAL_DMA_QUEUE_ERROR_INVALIDTYPE;
20005fcc:	687b      	ldr	r3, [r7, #4]
20005fce:	2204      	movs	r2, #4
20005fd0:	611a      	str	r2, [r3, #16]

    /* Update the destination queue error code */
    pDestQList->ErrorCode = HAL_DMA_QUEUE_ERROR_INVALIDTYPE;
20005fd2:	683b      	ldr	r3, [r7, #0]
20005fd4:	2204      	movs	r2, #4
20005fd6:	611a      	str	r2, [r3, #16]

    return HAL_ERROR;
20005fd8:	2301      	movs	r3, #1
20005fda:	e06c      	b.n	200060b6 <HAL_DMAEx_List_InsertQ_Head+0x176>
  }

  /* Update the source queue state */
  pSrcQList->State = HAL_DMA_QUEUE_STATE_BUSY;
20005fdc:	687b      	ldr	r3, [r7, #4]
20005fde:	2202      	movs	r2, #2
20005fe0:	731a      	strb	r2, [r3, #12]

  /* Update the source queue error code */
  pSrcQList->ErrorCode = HAL_DMA_QUEUE_ERROR_NONE;
20005fe2:	687b      	ldr	r3, [r7, #4]
20005fe4:	2200      	movs	r2, #0
20005fe6:	611a      	str	r2, [r3, #16]

  /* Update the destination queue state */
  pDestQList->State = HAL_DMA_QUEUE_STATE_BUSY;
20005fe8:	683b      	ldr	r3, [r7, #0]
20005fea:	2202      	movs	r2, #2
20005fec:	731a      	strb	r2, [r3, #12]

  /* Update the destination queue error code */
  pDestQList->ErrorCode = HAL_DMA_QUEUE_ERROR_NONE;
20005fee:	683b      	ldr	r3, [r7, #0]
20005ff0:	2200      	movs	r2, #0
20005ff2:	611a      	str	r2, [r3, #16]

  /* Get CLLR register mask and offset */
  DMA_List_GetCLLRNodeInfo(pSrcQList->Head, &cllr_mask, &cllr_offset);
20005ff4:	687b      	ldr	r3, [r7, #4]
20005ff6:	681b      	ldr	r3, [r3, #0]
20005ff8:	f107 0230 	add.w	r2, r7, #48	@ 0x30
20005ffc:	f107 0134 	add.w	r1, r7, #52	@ 0x34
20006000:	4618      	mov	r0, r3
20006002:	f001 f9bd 	bl	20007380 <DMA_List_GetCLLRNodeInfo>

  /* Empty destination queue */
  if (pDestQList->Head == NULL)
20006006:	683b      	ldr	r3, [r7, #0]
20006008:	681b      	ldr	r3, [r3, #0]
2000600a:	2b00      	cmp	r3, #0
2000600c:	d108      	bne.n	20006020 <HAL_DMAEx_List_InsertQ_Head+0xe0>
  {
    pDestQList->Head       = pSrcQList->Head;
2000600e:	687b      	ldr	r3, [r7, #4]
20006010:	681a      	ldr	r2, [r3, #0]
20006012:	683b      	ldr	r3, [r7, #0]
20006014:	601a      	str	r2, [r3, #0]
    pDestQList->NodeNumber = pSrcQList->NodeNumber;
20006016:	687b      	ldr	r3, [r7, #4]
20006018:	689a      	ldr	r2, [r3, #8]
2000601a:	683b      	ldr	r3, [r7, #0]
2000601c:	609a      	str	r2, [r3, #8]
2000601e:	e040      	b.n	200060a2 <HAL_DMAEx_List_InsertQ_Head+0x162>
  }
  /* Not empty destination queue */
  else
  {
    /* Find node and get its position in selected queue */
    src_q_node_info.cllr_offset = cllr_offset;
20006020:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
20006022:	61fb      	str	r3, [r7, #28]
    (void)DMA_List_FindNode(pSrcQList, NULL, &src_q_node_info);
20006024:	f107 031c 	add.w	r3, r7, #28
20006028:	461a      	mov	r2, r3
2000602a:	2100      	movs	r1, #0
2000602c:	6878      	ldr	r0, [r7, #4]
2000602e:	f001 f9d7 	bl	200073e0 <DMA_List_FindNode>

    /* Check if first circular node queue is the first node */
    if (pDestQList->FirstCircularNode == pDestQList->Head)
20006032:	683b      	ldr	r3, [r7, #0]
20006034:	685a      	ldr	r2, [r3, #4]
20006036:	683b      	ldr	r3, [r7, #0]
20006038:	681b      	ldr	r3, [r3, #0]
2000603a:	429a      	cmp	r2, r3
2000603c:	d119      	bne.n	20006072 <HAL_DMAEx_List_InsertQ_Head+0x132>
    {
      /* Find node and get its position in selected queue */
      dest_q_node_info.cllr_offset = cllr_offset;
2000603e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
20006040:	60bb      	str	r3, [r7, #8]
      (void)DMA_List_FindNode(pDestQList, NULL, &dest_q_node_info);
20006042:	f107 0308 	add.w	r3, r7, #8
20006046:	461a      	mov	r2, r3
20006048:	2100      	movs	r1, #0
2000604a:	6838      	ldr	r0, [r7, #0]
2000604c:	f001 f9c8 	bl	200073e0 <DMA_List_FindNode>

      /* Link destination queue tail node to new first circular node */
      ((DMA_NodeTypeDef *)dest_q_node_info.currentnode_addr)->LinkRegisters[cllr_offset] =
        ((uint32_t)pSrcQList->Head & DMA_CLLR_LA) | cllr_mask;
20006050:	687b      	ldr	r3, [r7, #4]
20006052:	681b      	ldr	r3, [r3, #0]
20006054:	461a      	mov	r2, r3
20006056:	f64f 73fc 	movw	r3, #65532	@ 0xfffc
2000605a:	4013      	ands	r3, r2
2000605c:	6b79      	ldr	r1, [r7, #52]	@ 0x34
      ((DMA_NodeTypeDef *)dest_q_node_info.currentnode_addr)->LinkRegisters[cllr_offset] =
2000605e:	697a      	ldr	r2, [r7, #20]
20006060:	4610      	mov	r0, r2
20006062:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
        ((uint32_t)pSrcQList->Head & DMA_CLLR_LA) | cllr_mask;
20006064:	430b      	orrs	r3, r1
      ((DMA_NodeTypeDef *)dest_q_node_info.currentnode_addr)->LinkRegisters[cllr_offset] =
20006066:	f840 3022 	str.w	r3, [r0, r2, lsl #2]

      /* Set the head node of source queue as the first circular node */
      pDestQList->FirstCircularNode = pSrcQList->Head;
2000606a:	687b      	ldr	r3, [r7, #4]
2000606c:	681a      	ldr	r2, [r3, #0]
2000606e:	683b      	ldr	r3, [r7, #0]
20006070:	605a      	str	r2, [r3, #4]
    }

    /* Link the last node of source queue to the fist node of destination queue */
    ((DMA_NodeTypeDef *)(src_q_node_info.currentnode_addr))->LinkRegisters[cllr_offset] =
      ((uint32_t)pDestQList->Head & DMA_CLLR_LA) | cllr_mask;
20006072:	683b      	ldr	r3, [r7, #0]
20006074:	681b      	ldr	r3, [r3, #0]
20006076:	461a      	mov	r2, r3
20006078:	f64f 73fc 	movw	r3, #65532	@ 0xfffc
2000607c:	4013      	ands	r3, r2
2000607e:	6b79      	ldr	r1, [r7, #52]	@ 0x34
    ((DMA_NodeTypeDef *)(src_q_node_info.currentnode_addr))->LinkRegisters[cllr_offset] =
20006080:	6aba      	ldr	r2, [r7, #40]	@ 0x28
20006082:	4610      	mov	r0, r2
20006084:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
      ((uint32_t)pDestQList->Head & DMA_CLLR_LA) | cllr_mask;
20006086:	430b      	orrs	r3, r1
    ((DMA_NodeTypeDef *)(src_q_node_info.currentnode_addr))->LinkRegisters[cllr_offset] =
20006088:	f840 3022 	str.w	r3, [r0, r2, lsl #2]
    pDestQList->Head        = pSrcQList->Head;
2000608c:	687b      	ldr	r3, [r7, #4]
2000608e:	681a      	ldr	r2, [r3, #0]
20006090:	683b      	ldr	r3, [r7, #0]
20006092:	601a      	str	r2, [r3, #0]
    pDestQList->NodeNumber += pSrcQList->NodeNumber;
20006094:	683b      	ldr	r3, [r7, #0]
20006096:	689a      	ldr	r2, [r3, #8]
20006098:	687b      	ldr	r3, [r7, #4]
2000609a:	689b      	ldr	r3, [r3, #8]
2000609c:	441a      	add	r2, r3
2000609e:	683b      	ldr	r3, [r7, #0]
200060a0:	609a      	str	r2, [r3, #8]
  }

  /* Clean the source queue variable as it is obsolete */
  DMA_List_CleanQueue(pSrcQList);
200060a2:	6878      	ldr	r0, [r7, #4]
200060a4:	f001 fcb7 	bl	20007a16 <DMA_List_CleanQueue>

  /* Update the destination queue error code */
  pDestQList->ErrorCode = HAL_DMA_QUEUE_ERROR_NONE;
200060a8:	683b      	ldr	r3, [r7, #0]
200060aa:	2200      	movs	r2, #0
200060ac:	611a      	str	r2, [r3, #16]

  /* Update the destination queue state */
  pDestQList->State = HAL_DMA_QUEUE_STATE_READY;
200060ae:	683b      	ldr	r3, [r7, #0]
200060b0:	2201      	movs	r2, #1
200060b2:	731a      	strb	r2, [r3, #12]

  /* Prevent MISRA-C2012-Rule-2.2_b */
  UNUSED(src_q_node_info);
  UNUSED(dest_q_node_info);

  return HAL_OK;
200060b4:	2300      	movs	r3, #0
}
200060b6:	4618      	mov	r0, r3
200060b8:	3738      	adds	r7, #56	@ 0x38
200060ba:	46bd      	mov	sp, r7
200060bc:	bd80      	pop	{r7, pc}

200060be <HAL_DMAEx_List_InsertQ_Tail>:
  * @param  pDestQList : Pointer to a DMA_QListTypeDef structure that contains destination queue information.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_DMAEx_List_InsertQ_Tail(DMA_QListTypeDef *const pSrcQList,
                                              DMA_QListTypeDef *const pDestQList)
{
200060be:	b580      	push	{r7, lr}
200060c0:	b08e      	sub	sp, #56	@ 0x38
200060c2:	af00      	add	r7, sp, #0
200060c4:	6078      	str	r0, [r7, #4]
200060c6:	6039      	str	r1, [r7, #0]
  uint32_t cllr_offset;
  DMA_NodeInQInfoTypeDef src_q_node_info;
  DMA_NodeInQInfoTypeDef dest_q_node_info;

  /* Check the source and destination queues and the previous node parameters */
  if ((pSrcQList == NULL) || (pDestQList == NULL))
200060c8:	687b      	ldr	r3, [r7, #4]
200060ca:	2b00      	cmp	r3, #0
200060cc:	d002      	beq.n	200060d4 <HAL_DMAEx_List_InsertQ_Tail+0x16>
200060ce:	683b      	ldr	r3, [r7, #0]
200060d0:	2b00      	cmp	r3, #0
200060d2:	d101      	bne.n	200060d8 <HAL_DMAEx_List_InsertQ_Tail+0x1a>
  {
    return HAL_ERROR;
200060d4:	2301      	movs	r3, #1
200060d6:	e0a9      	b.n	2000622c <HAL_DMAEx_List_InsertQ_Tail+0x16e>
  }

  /* Check the source queue */
  if (pSrcQList->Head == NULL)
200060d8:	687b      	ldr	r3, [r7, #4]
200060da:	681b      	ldr	r3, [r3, #0]
200060dc:	2b00      	cmp	r3, #0
200060de:	d104      	bne.n	200060ea <HAL_DMAEx_List_InsertQ_Tail+0x2c>
  {
    /* Update the queue error code */
    pSrcQList->ErrorCode = HAL_DMA_QUEUE_ERROR_EMPTY;
200060e0:	687b      	ldr	r3, [r7, #4]
200060e2:	2202      	movs	r2, #2
200060e4:	611a      	str	r2, [r3, #16]

    return HAL_ERROR;
200060e6:	2301      	movs	r3, #1
200060e8:	e0a0      	b.n	2000622c <HAL_DMAEx_List_InsertQ_Tail+0x16e>
  }

  /* Check the source queue type */
  if (pSrcQList->Type == QUEUE_TYPE_DYNAMIC)
200060ea:	687b      	ldr	r3, [r7, #4]
200060ec:	695b      	ldr	r3, [r3, #20]
200060ee:	2b01      	cmp	r3, #1
200060f0:	d104      	bne.n	200060fc <HAL_DMAEx_List_InsertQ_Tail+0x3e>
  {
    /* Update the queue error code */
    pSrcQList->ErrorCode = HAL_DMA_QUEUE_ERROR_INVALIDTYPE;
200060f2:	687b      	ldr	r3, [r7, #4]
200060f4:	2204      	movs	r2, #4
200060f6:	611a      	str	r2, [r3, #16]

    return HAL_ERROR;
200060f8:	2301      	movs	r3, #1
200060fa:	e097      	b.n	2000622c <HAL_DMAEx_List_InsertQ_Tail+0x16e>
  }

  /* Check the destination queue type */
  if (pDestQList->Type == QUEUE_TYPE_DYNAMIC)
200060fc:	683b      	ldr	r3, [r7, #0]
200060fe:	695b      	ldr	r3, [r3, #20]
20006100:	2b01      	cmp	r3, #1
20006102:	d104      	bne.n	2000610e <HAL_DMAEx_List_InsertQ_Tail+0x50>
  {
    /* Update the queue error code */
    pDestQList->ErrorCode = HAL_DMA_QUEUE_ERROR_INVALIDTYPE;
20006104:	683b      	ldr	r3, [r7, #0]
20006106:	2204      	movs	r2, #4
20006108:	611a      	str	r2, [r3, #16]

    return HAL_ERROR;
2000610a:	2301      	movs	r3, #1
2000610c:	e08e      	b.n	2000622c <HAL_DMAEx_List_InsertQ_Tail+0x16e>
  }

  /* Check nodes base addresses */
  if (DMA_List_CheckNodesBaseAddresses(pSrcQList->Head, pDestQList->Head, NULL) != 0U)
2000610e:	687b      	ldr	r3, [r7, #4]
20006110:	6818      	ldr	r0, [r3, #0]
20006112:	683b      	ldr	r3, [r7, #0]
20006114:	681b      	ldr	r3, [r3, #0]
20006116:	2200      	movs	r2, #0
20006118:	4619      	mov	r1, r3
2000611a:	f001 f8c5 	bl	200072a8 <DMA_List_CheckNodesBaseAddresses>
2000611e:	4603      	mov	r3, r0
20006120:	2b00      	cmp	r3, #0
20006122:	d007      	beq.n	20006134 <HAL_DMAEx_List_InsertQ_Tail+0x76>
  {
    /* Update the source queue error code */
    pSrcQList->ErrorCode = HAL_DMA_QUEUE_ERROR_OUTOFRANGE;
20006124:	687b      	ldr	r3, [r7, #4]
20006126:	2205      	movs	r2, #5
20006128:	611a      	str	r2, [r3, #16]

    /* Update the destination queue error code */
    pDestQList->ErrorCode = HAL_DMA_QUEUE_ERROR_OUTOFRANGE;
2000612a:	683b      	ldr	r3, [r7, #0]
2000612c:	2205      	movs	r2, #5
2000612e:	611a      	str	r2, [r3, #16]

    return HAL_ERROR;
20006130:	2301      	movs	r3, #1
20006132:	e07b      	b.n	2000622c <HAL_DMAEx_List_InsertQ_Tail+0x16e>
  }

  /* Check nodes types compatibility */
  if (DMA_List_CheckNodesTypes(pSrcQList->Head, pDestQList->Head, NULL) != 0U)
20006134:	687b      	ldr	r3, [r7, #4]
20006136:	6818      	ldr	r0, [r3, #0]
20006138:	683b      	ldr	r3, [r7, #0]
2000613a:	681b      	ldr	r3, [r3, #0]
2000613c:	2200      	movs	r2, #0
2000613e:	4619      	mov	r1, r3
20006140:	f001 f8e2 	bl	20007308 <DMA_List_CheckNodesTypes>
20006144:	4603      	mov	r3, r0
20006146:	2b00      	cmp	r3, #0
20006148:	d007      	beq.n	2000615a <HAL_DMAEx_List_InsertQ_Tail+0x9c>
  {
    /* Update the source queue error code */
    pSrcQList->ErrorCode = HAL_DMA_QUEUE_ERROR_INVALIDTYPE;
2000614a:	687b      	ldr	r3, [r7, #4]
2000614c:	2204      	movs	r2, #4
2000614e:	611a      	str	r2, [r3, #16]

    /* Update the destination queue error code */
    pDestQList->ErrorCode = HAL_DMA_QUEUE_ERROR_INVALIDTYPE;
20006150:	683b      	ldr	r3, [r7, #0]
20006152:	2204      	movs	r2, #4
20006154:	611a      	str	r2, [r3, #16]

    return HAL_ERROR;
20006156:	2301      	movs	r3, #1
20006158:	e068      	b.n	2000622c <HAL_DMAEx_List_InsertQ_Tail+0x16e>
  }

  /* Update the source queue state */
  pSrcQList->State = HAL_DMA_QUEUE_STATE_BUSY;
2000615a:	687b      	ldr	r3, [r7, #4]
2000615c:	2202      	movs	r2, #2
2000615e:	731a      	strb	r2, [r3, #12]

  /* Update the source queue error code */
  pSrcQList->ErrorCode = HAL_DMA_QUEUE_ERROR_NONE;
20006160:	687b      	ldr	r3, [r7, #4]
20006162:	2200      	movs	r2, #0
20006164:	611a      	str	r2, [r3, #16]

  /* Update the destination queue state */
  pDestQList->State = HAL_DMA_QUEUE_STATE_BUSY;
20006166:	683b      	ldr	r3, [r7, #0]
20006168:	2202      	movs	r2, #2
2000616a:	731a      	strb	r2, [r3, #12]

  /* Update the destination queue error code */
  pDestQList->ErrorCode = HAL_DMA_QUEUE_ERROR_NONE;
2000616c:	683b      	ldr	r3, [r7, #0]
2000616e:	2200      	movs	r2, #0
20006170:	611a      	str	r2, [r3, #16]

  /* Get CLLR register mask and offset */
  DMA_List_GetCLLRNodeInfo(pSrcQList->Head, &cllr_mask, &cllr_offset);
20006172:	687b      	ldr	r3, [r7, #4]
20006174:	681b      	ldr	r3, [r3, #0]
20006176:	f107 0230 	add.w	r2, r7, #48	@ 0x30
2000617a:	f107 0134 	add.w	r1, r7, #52	@ 0x34
2000617e:	4618      	mov	r0, r3
20006180:	f001 f8fe 	bl	20007380 <DMA_List_GetCLLRNodeInfo>

  /* Empty destination queue */
  if (pDestQList->Head == NULL)
20006184:	683b      	ldr	r3, [r7, #0]
20006186:	681b      	ldr	r3, [r3, #0]
20006188:	2b00      	cmp	r3, #0
2000618a:	d108      	bne.n	2000619e <HAL_DMAEx_List_InsertQ_Tail+0xe0>
  {
    pDestQList->Head       = pSrcQList->Head;
2000618c:	687b      	ldr	r3, [r7, #4]
2000618e:	681a      	ldr	r2, [r3, #0]
20006190:	683b      	ldr	r3, [r7, #0]
20006192:	601a      	str	r2, [r3, #0]
    pDestQList->NodeNumber = pSrcQList->NodeNumber;
20006194:	687b      	ldr	r3, [r7, #4]
20006196:	689a      	ldr	r2, [r3, #8]
20006198:	683b      	ldr	r3, [r7, #0]
2000619a:	609a      	str	r2, [r3, #8]
2000619c:	e03c      	b.n	20006218 <HAL_DMAEx_List_InsertQ_Tail+0x15a>
  }
  /* Not empty destination queue */
  else
  {
    /* Find node and get its position in selected queue */
    dest_q_node_info.cllr_offset = cllr_offset;
2000619e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
200061a0:	60bb      	str	r3, [r7, #8]
    (void)DMA_List_FindNode(pDestQList, NULL, &dest_q_node_info);
200061a2:	f107 0308 	add.w	r3, r7, #8
200061a6:	461a      	mov	r2, r3
200061a8:	2100      	movs	r1, #0
200061aa:	6838      	ldr	r0, [r7, #0]
200061ac:	f001 f918 	bl	200073e0 <DMA_List_FindNode>

    /* Update source queue last node CLLR to link it with destination first node */
    ((DMA_NodeTypeDef *)(dest_q_node_info.currentnode_addr))->LinkRegisters[cllr_offset] =
      ((uint32_t)pSrcQList->Head & DMA_CLLR_LA) | cllr_mask;
200061b0:	687b      	ldr	r3, [r7, #4]
200061b2:	681b      	ldr	r3, [r3, #0]
200061b4:	461a      	mov	r2, r3
200061b6:	f64f 73fc 	movw	r3, #65532	@ 0xfffc
200061ba:	4013      	ands	r3, r2
200061bc:	6b79      	ldr	r1, [r7, #52]	@ 0x34
    ((DMA_NodeTypeDef *)(dest_q_node_info.currentnode_addr))->LinkRegisters[cllr_offset] =
200061be:	697a      	ldr	r2, [r7, #20]
200061c0:	4610      	mov	r0, r2
200061c2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
      ((uint32_t)pSrcQList->Head & DMA_CLLR_LA) | cllr_mask;
200061c4:	430b      	orrs	r3, r1
    ((DMA_NodeTypeDef *)(dest_q_node_info.currentnode_addr))->LinkRegisters[cllr_offset] =
200061c6:	f840 3022 	str.w	r3, [r0, r2, lsl #2]
    pDestQList->NodeNumber += pSrcQList->NodeNumber;
200061ca:	683b      	ldr	r3, [r7, #0]
200061cc:	689a      	ldr	r2, [r3, #8]
200061ce:	687b      	ldr	r3, [r7, #4]
200061d0:	689b      	ldr	r3, [r3, #8]
200061d2:	441a      	add	r2, r3
200061d4:	683b      	ldr	r3, [r7, #0]
200061d6:	609a      	str	r2, [r3, #8]

    /* Check if first circular node queue is not empty */
    if (pDestQList->FirstCircularNode != NULL)
200061d8:	683b      	ldr	r3, [r7, #0]
200061da:	685b      	ldr	r3, [r3, #4]
200061dc:	2b00      	cmp	r3, #0
200061de:	d01b      	beq.n	20006218 <HAL_DMAEx_List_InsertQ_Tail+0x15a>
    {
      /* Find node and get its position in selected queue */
      src_q_node_info.cllr_offset = cllr_offset;
200061e0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
200061e2:	61fb      	str	r3, [r7, #28]
      (void)DMA_List_FindNode(pSrcQList, NULL, &src_q_node_info);
200061e4:	f107 031c 	add.w	r3, r7, #28
200061e8:	461a      	mov	r2, r3
200061ea:	2100      	movs	r1, #0
200061ec:	6878      	ldr	r0, [r7, #4]
200061ee:	f001 f8f7 	bl	200073e0 <DMA_List_FindNode>

      /* Find first circular node */
      (void)DMA_List_FindNode(pDestQList, pDestQList->FirstCircularNode, &dest_q_node_info);
200061f2:	683b      	ldr	r3, [r7, #0]
200061f4:	685b      	ldr	r3, [r3, #4]
200061f6:	f107 0208 	add.w	r2, r7, #8
200061fa:	4619      	mov	r1, r3
200061fc:	6838      	ldr	r0, [r7, #0]
200061fe:	f001 f8ef 	bl	200073e0 <DMA_List_FindNode>

      /* Link last source queue node to first destination queue */
      ((DMA_NodeTypeDef *)src_q_node_info.currentnode_addr)->LinkRegisters[cllr_offset] =
        (dest_q_node_info.currentnode_addr & DMA_CLLR_LA) | cllr_mask;
20006202:	697a      	ldr	r2, [r7, #20]
20006204:	f64f 73fc 	movw	r3, #65532	@ 0xfffc
20006208:	4013      	ands	r3, r2
2000620a:	6b79      	ldr	r1, [r7, #52]	@ 0x34
      ((DMA_NodeTypeDef *)src_q_node_info.currentnode_addr)->LinkRegisters[cllr_offset] =
2000620c:	6aba      	ldr	r2, [r7, #40]	@ 0x28
2000620e:	4610      	mov	r0, r2
20006210:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
        (dest_q_node_info.currentnode_addr & DMA_CLLR_LA) | cllr_mask;
20006212:	430b      	orrs	r3, r1
      ((DMA_NodeTypeDef *)src_q_node_info.currentnode_addr)->LinkRegisters[cllr_offset] =
20006214:	f840 3022 	str.w	r3, [r0, r2, lsl #2]
    }
  }

  /* Clean the source queue variable as it is obsolete */
  DMA_List_CleanQueue(pSrcQList);
20006218:	6878      	ldr	r0, [r7, #4]
2000621a:	f001 fbfc 	bl	20007a16 <DMA_List_CleanQueue>

  /* Update the destination queue error code */
  pDestQList->ErrorCode = HAL_DMA_QUEUE_ERROR_NONE;
2000621e:	683b      	ldr	r3, [r7, #0]
20006220:	2200      	movs	r2, #0
20006222:	611a      	str	r2, [r3, #16]

  /* Update the destination queue state */
  pDestQList->State = HAL_DMA_QUEUE_STATE_READY;
20006224:	683b      	ldr	r3, [r7, #0]
20006226:	2201      	movs	r2, #1
20006228:	731a      	strb	r2, [r3, #12]

  /* Prevent MISRA-C2012-Rule-2.2_b */
  UNUSED(src_q_node_info);

  return HAL_OK;
2000622a:	2300      	movs	r3, #0
}
2000622c:	4618      	mov	r0, r3
2000622e:	3738      	adds	r7, #56	@ 0x38
20006230:	46bd      	mov	sp, r7
20006232:	bd80      	pop	{r7, pc}

20006234 <HAL_DMAEx_List_SetCircularModeConfig>:
  *                              registers configurations.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_DMAEx_List_SetCircularModeConfig(DMA_QListTypeDef *const pQList,
                                                       DMA_NodeTypeDef *const pFirstCircularNode)
{
20006234:	b580      	push	{r7, lr}
20006236:	b08a      	sub	sp, #40	@ 0x28
20006238:	af00      	add	r7, sp, #0
2000623a:	6078      	str	r0, [r7, #4]
2000623c:	6039      	str	r1, [r7, #0]
  uint32_t cllr_mask;
  uint32_t cllr_offset;
  DMA_NodeInQInfoTypeDef node_info;

  /* Check the queue and the first circular node parameters */
  if ((pQList == NULL) || (pFirstCircularNode == NULL))
2000623e:	687b      	ldr	r3, [r7, #4]
20006240:	2b00      	cmp	r3, #0
20006242:	d002      	beq.n	2000624a <HAL_DMAEx_List_SetCircularModeConfig+0x16>
20006244:	683b      	ldr	r3, [r7, #0]
20006246:	2b00      	cmp	r3, #0
20006248:	d101      	bne.n	2000624e <HAL_DMAEx_List_SetCircularModeConfig+0x1a>
  {
    return HAL_ERROR;
2000624a:	2301      	movs	r3, #1
2000624c:	e05c      	b.n	20006308 <HAL_DMAEx_List_SetCircularModeConfig+0xd4>
  }

  /* Check the queue */
  if (pQList->Head == NULL)
2000624e:	687b      	ldr	r3, [r7, #4]
20006250:	681b      	ldr	r3, [r3, #0]
20006252:	2b00      	cmp	r3, #0
20006254:	d104      	bne.n	20006260 <HAL_DMAEx_List_SetCircularModeConfig+0x2c>
  {
    /* Update the queue error code */
    pQList->ErrorCode = HAL_DMA_QUEUE_ERROR_EMPTY;
20006256:	687b      	ldr	r3, [r7, #4]
20006258:	2202      	movs	r2, #2
2000625a:	611a      	str	r2, [r3, #16]

    return HAL_ERROR;
2000625c:	2301      	movs	r3, #1
2000625e:	e053      	b.n	20006308 <HAL_DMAEx_List_SetCircularModeConfig+0xd4>
  }

  /* Check queue circular mode */
  if (pQList->FirstCircularNode != NULL)
20006260:	687b      	ldr	r3, [r7, #4]
20006262:	685b      	ldr	r3, [r3, #4]
20006264:	2b00      	cmp	r3, #0
20006266:	d00b      	beq.n	20006280 <HAL_DMAEx_List_SetCircularModeConfig+0x4c>
  {
    if (pQList->FirstCircularNode == pFirstCircularNode)
20006268:	687b      	ldr	r3, [r7, #4]
2000626a:	685b      	ldr	r3, [r3, #4]
2000626c:	683a      	ldr	r2, [r7, #0]
2000626e:	429a      	cmp	r2, r3
20006270:	d101      	bne.n	20006276 <HAL_DMAEx_List_SetCircularModeConfig+0x42>
    {
      return HAL_OK;
20006272:	2300      	movs	r3, #0
20006274:	e048      	b.n	20006308 <HAL_DMAEx_List_SetCircularModeConfig+0xd4>
    }
    else
    {
      /* Update the queue error code */
      pQList->ErrorCode = HAL_DMA_QUEUE_ERROR_INVALIDTYPE;
20006276:	687b      	ldr	r3, [r7, #4]
20006278:	2204      	movs	r2, #4
2000627a:	611a      	str	r2, [r3, #16]

      return HAL_ERROR;
2000627c:	2301      	movs	r3, #1
2000627e:	e043      	b.n	20006308 <HAL_DMAEx_List_SetCircularModeConfig+0xd4>
    }
  }

  /* Check queue type */
  if (pQList->Type == QUEUE_TYPE_DYNAMIC)
20006280:	687b      	ldr	r3, [r7, #4]
20006282:	695b      	ldr	r3, [r3, #20]
20006284:	2b01      	cmp	r3, #1
20006286:	d104      	bne.n	20006292 <HAL_DMAEx_List_SetCircularModeConfig+0x5e>
  {
    /* Update the queue error code */
    pQList->ErrorCode = HAL_DMA_QUEUE_ERROR_INVALIDTYPE;
20006288:	687b      	ldr	r3, [r7, #4]
2000628a:	2204      	movs	r2, #4
2000628c:	611a      	str	r2, [r3, #16]

    return HAL_ERROR;
2000628e:	2301      	movs	r3, #1
20006290:	e03a      	b.n	20006308 <HAL_DMAEx_List_SetCircularModeConfig+0xd4>
  }

  /* Update the queue state */
  pQList->State = HAL_DMA_QUEUE_STATE_BUSY;
20006292:	687b      	ldr	r3, [r7, #4]
20006294:	2202      	movs	r2, #2
20006296:	731a      	strb	r2, [r3, #12]

  /* Update the queue error code */
  pQList->ErrorCode = HAL_DMA_QUEUE_ERROR_NONE;
20006298:	687b      	ldr	r3, [r7, #4]
2000629a:	2200      	movs	r2, #0
2000629c:	611a      	str	r2, [r3, #16]

  /* Get CLLR register mask and offset */
  DMA_List_GetCLLRNodeInfo(pFirstCircularNode, &cllr_mask, &cllr_offset);
2000629e:	f107 0220 	add.w	r2, r7, #32
200062a2:	f107 0324 	add.w	r3, r7, #36	@ 0x24
200062a6:	4619      	mov	r1, r3
200062a8:	6838      	ldr	r0, [r7, #0]
200062aa:	f001 f869 	bl	20007380 <DMA_List_GetCLLRNodeInfo>

  /* Find the first circular node and get its position in selected queue */
  node_info.cllr_offset = cllr_offset;
200062ae:	6a3b      	ldr	r3, [r7, #32]
200062b0:	60fb      	str	r3, [r7, #12]
  if (DMA_List_FindNode(pQList, pFirstCircularNode, &node_info) == 0U)
200062b2:	f107 030c 	add.w	r3, r7, #12
200062b6:	461a      	mov	r2, r3
200062b8:	6839      	ldr	r1, [r7, #0]
200062ba:	6878      	ldr	r0, [r7, #4]
200062bc:	f001 f890 	bl	200073e0 <DMA_List_FindNode>
200062c0:	4603      	mov	r3, r0
200062c2:	2b00      	cmp	r3, #0
200062c4:	d11c      	bne.n	20006300 <HAL_DMAEx_List_SetCircularModeConfig+0xcc>
  {
    /* Find the last queue node and get its position in selected queue */
    (void)DMA_List_FindNode(pQList, NULL, &node_info);
200062c6:	f107 030c 	add.w	r3, r7, #12
200062ca:	461a      	mov	r2, r3
200062cc:	2100      	movs	r1, #0
200062ce:	6878      	ldr	r0, [r7, #4]
200062d0:	f001 f886 	bl	200073e0 <DMA_List_FindNode>

    /* Set circular mode */
    ((DMA_NodeTypeDef *)(node_info.currentnode_addr))->LinkRegisters[cllr_offset] =
      ((uint32_t)pFirstCircularNode & DMA_CLLR_LA) | cllr_mask;
200062d4:	683a      	ldr	r2, [r7, #0]
200062d6:	f64f 73fc 	movw	r3, #65532	@ 0xfffc
200062da:	4013      	ands	r3, r2
200062dc:	6a79      	ldr	r1, [r7, #36]	@ 0x24
    ((DMA_NodeTypeDef *)(node_info.currentnode_addr))->LinkRegisters[cllr_offset] =
200062de:	69ba      	ldr	r2, [r7, #24]
200062e0:	4610      	mov	r0, r2
200062e2:	6a3a      	ldr	r2, [r7, #32]
      ((uint32_t)pFirstCircularNode & DMA_CLLR_LA) | cllr_mask;
200062e4:	430b      	orrs	r3, r1
    ((DMA_NodeTypeDef *)(node_info.currentnode_addr))->LinkRegisters[cllr_offset] =
200062e6:	f840 3022 	str.w	r3, [r0, r2, lsl #2]

    /* Update first circular node in queue */
    pQList->FirstCircularNode = pFirstCircularNode;
200062ea:	687b      	ldr	r3, [r7, #4]
200062ec:	683a      	ldr	r2, [r7, #0]
200062ee:	605a      	str	r2, [r3, #4]

    return HAL_ERROR;
  }

  /* Update the queue error code */
  pQList->ErrorCode = HAL_DMA_QUEUE_ERROR_NONE;
200062f0:	687b      	ldr	r3, [r7, #4]
200062f2:	2200      	movs	r2, #0
200062f4:	611a      	str	r2, [r3, #16]

  /* Update the queue state */
  pQList->State = HAL_DMA_QUEUE_STATE_READY;
200062f6:	687b      	ldr	r3, [r7, #4]
200062f8:	2201      	movs	r2, #1
200062fa:	731a      	strb	r2, [r3, #12]

  /* Prevent MISRA-C2012-Rule-2.2_b */
  UNUSED(node_info);

  return HAL_OK;
200062fc:	2300      	movs	r3, #0
200062fe:	e003      	b.n	20006308 <HAL_DMAEx_List_SetCircularModeConfig+0xd4>
    pQList->ErrorCode = HAL_DMA_QUEUE_ERROR_NOTFOUND;
20006300:	687b      	ldr	r3, [r7, #4]
20006302:	2206      	movs	r2, #6
20006304:	611a      	str	r2, [r3, #16]
    return HAL_ERROR;
20006306:	2301      	movs	r3, #1
}
20006308:	4618      	mov	r0, r3
2000630a:	3728      	adds	r7, #40	@ 0x28
2000630c:	46bd      	mov	sp, r7
2000630e:	bd80      	pop	{r7, pc}

20006310 <HAL_DMAEx_List_SetCircularMode>:
  * @brief  Set circular mode for linked-list queue.
  * @param  pQList : Pointer to a DMA_QListTypeDef structure that contains queue information.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_DMAEx_List_SetCircularMode(DMA_QListTypeDef *const pQList)
{
20006310:	b580      	push	{r7, lr}
20006312:	b08a      	sub	sp, #40	@ 0x28
20006314:	af00      	add	r7, sp, #0
20006316:	6078      	str	r0, [r7, #4]
  uint32_t cllr_mask;
  uint32_t cllr_offset;
  DMA_NodeInQInfoTypeDef node_info;

  /* Check the queue parameter */
  if (pQList == NULL)
20006318:	687b      	ldr	r3, [r7, #4]
2000631a:	2b00      	cmp	r3, #0
2000631c:	d101      	bne.n	20006322 <HAL_DMAEx_List_SetCircularMode+0x12>
  {
    return HAL_ERROR;
2000631e:	2301      	movs	r3, #1
20006320:	e052      	b.n	200063c8 <HAL_DMAEx_List_SetCircularMode+0xb8>
  }

  /* Check the queue */
  if (pQList->Head == NULL)
20006322:	687b      	ldr	r3, [r7, #4]
20006324:	681b      	ldr	r3, [r3, #0]
20006326:	2b00      	cmp	r3, #0
20006328:	d104      	bne.n	20006334 <HAL_DMAEx_List_SetCircularMode+0x24>
  {
    /* Update the queue error code */
    pQList->ErrorCode = HAL_DMA_QUEUE_ERROR_EMPTY;
2000632a:	687b      	ldr	r3, [r7, #4]
2000632c:	2202      	movs	r2, #2
2000632e:	611a      	str	r2, [r3, #16]

    return HAL_ERROR;
20006330:	2301      	movs	r3, #1
20006332:	e049      	b.n	200063c8 <HAL_DMAEx_List_SetCircularMode+0xb8>
  }

  /* Check queue circular mode */
  if (pQList->FirstCircularNode != NULL)
20006334:	687b      	ldr	r3, [r7, #4]
20006336:	685b      	ldr	r3, [r3, #4]
20006338:	2b00      	cmp	r3, #0
2000633a:	d00c      	beq.n	20006356 <HAL_DMAEx_List_SetCircularMode+0x46>
  {
    if (pQList->FirstCircularNode == pQList->Head)
2000633c:	687b      	ldr	r3, [r7, #4]
2000633e:	685a      	ldr	r2, [r3, #4]
20006340:	687b      	ldr	r3, [r7, #4]
20006342:	681b      	ldr	r3, [r3, #0]
20006344:	429a      	cmp	r2, r3
20006346:	d101      	bne.n	2000634c <HAL_DMAEx_List_SetCircularMode+0x3c>
    {
      return HAL_OK;
20006348:	2300      	movs	r3, #0
2000634a:	e03d      	b.n	200063c8 <HAL_DMAEx_List_SetCircularMode+0xb8>
    }
    else
    {
      /* Update the queue error code */
      pQList->ErrorCode = HAL_DMA_QUEUE_ERROR_INVALIDTYPE;
2000634c:	687b      	ldr	r3, [r7, #4]
2000634e:	2204      	movs	r2, #4
20006350:	611a      	str	r2, [r3, #16]

      return HAL_ERROR;
20006352:	2301      	movs	r3, #1
20006354:	e038      	b.n	200063c8 <HAL_DMAEx_List_SetCircularMode+0xb8>
    }
  }

  /* Check queue type */
  if (pQList->Type == QUEUE_TYPE_DYNAMIC)
20006356:	687b      	ldr	r3, [r7, #4]
20006358:	695b      	ldr	r3, [r3, #20]
2000635a:	2b01      	cmp	r3, #1
2000635c:	d104      	bne.n	20006368 <HAL_DMAEx_List_SetCircularMode+0x58>
  {
    /* Update the queue error code */
    pQList->ErrorCode = HAL_DMA_QUEUE_ERROR_INVALIDTYPE;
2000635e:	687b      	ldr	r3, [r7, #4]
20006360:	2204      	movs	r2, #4
20006362:	611a      	str	r2, [r3, #16]

    return HAL_ERROR;
20006364:	2301      	movs	r3, #1
20006366:	e02f      	b.n	200063c8 <HAL_DMAEx_List_SetCircularMode+0xb8>
  }

  /* Update the queue state */
  pQList->State = HAL_DMA_QUEUE_STATE_BUSY;
20006368:	687b      	ldr	r3, [r7, #4]
2000636a:	2202      	movs	r2, #2
2000636c:	731a      	strb	r2, [r3, #12]

  /* Update the queue error code */
  pQList->ErrorCode = HAL_DMA_QUEUE_ERROR_NONE;
2000636e:	687b      	ldr	r3, [r7, #4]
20006370:	2200      	movs	r2, #0
20006372:	611a      	str	r2, [r3, #16]

  /* Get CLLR register mask and offset */
  DMA_List_GetCLLRNodeInfo(pQList->Head, &cllr_mask, &cllr_offset);
20006374:	687b      	ldr	r3, [r7, #4]
20006376:	681b      	ldr	r3, [r3, #0]
20006378:	f107 0220 	add.w	r2, r7, #32
2000637c:	f107 0124 	add.w	r1, r7, #36	@ 0x24
20006380:	4618      	mov	r0, r3
20006382:	f000 fffd 	bl	20007380 <DMA_List_GetCLLRNodeInfo>

  /* Find the last queue node and get its position in selected queue */
  node_info.cllr_offset = cllr_offset;
20006386:	6a3b      	ldr	r3, [r7, #32]
20006388:	60fb      	str	r3, [r7, #12]
  (void)DMA_List_FindNode(pQList, NULL, &node_info);
2000638a:	f107 030c 	add.w	r3, r7, #12
2000638e:	461a      	mov	r2, r3
20006390:	2100      	movs	r1, #0
20006392:	6878      	ldr	r0, [r7, #4]
20006394:	f001 f824 	bl	200073e0 <DMA_List_FindNode>

  /* Set circular mode */
  ((DMA_NodeTypeDef *)(node_info.currentnode_addr))->LinkRegisters[cllr_offset] =
    ((uint32_t)pQList->Head & DMA_CLLR_LA) | cllr_mask;
20006398:	687b      	ldr	r3, [r7, #4]
2000639a:	681b      	ldr	r3, [r3, #0]
2000639c:	461a      	mov	r2, r3
2000639e:	f64f 73fc 	movw	r3, #65532	@ 0xfffc
200063a2:	4013      	ands	r3, r2
200063a4:	6a79      	ldr	r1, [r7, #36]	@ 0x24
  ((DMA_NodeTypeDef *)(node_info.currentnode_addr))->LinkRegisters[cllr_offset] =
200063a6:	69ba      	ldr	r2, [r7, #24]
200063a8:	4610      	mov	r0, r2
200063aa:	6a3a      	ldr	r2, [r7, #32]
    ((uint32_t)pQList->Head & DMA_CLLR_LA) | cllr_mask;
200063ac:	430b      	orrs	r3, r1
  ((DMA_NodeTypeDef *)(node_info.currentnode_addr))->LinkRegisters[cllr_offset] =
200063ae:	f840 3022 	str.w	r3, [r0, r2, lsl #2]

  /* Update linked-list circular state */
  pQList->FirstCircularNode = pQList->Head;
200063b2:	687b      	ldr	r3, [r7, #4]
200063b4:	681a      	ldr	r2, [r3, #0]
200063b6:	687b      	ldr	r3, [r7, #4]
200063b8:	605a      	str	r2, [r3, #4]

  /* Update the queue error code */
  pQList->ErrorCode = HAL_DMA_QUEUE_ERROR_NONE;
200063ba:	687b      	ldr	r3, [r7, #4]
200063bc:	2200      	movs	r2, #0
200063be:	611a      	str	r2, [r3, #16]

  /* Update the queue state */
  pQList->State = HAL_DMA_QUEUE_STATE_READY;
200063c0:	687b      	ldr	r3, [r7, #4]
200063c2:	2201      	movs	r2, #1
200063c4:	731a      	strb	r2, [r3, #12]

  /* Prevent MISRA-C2012-Rule-2.2_b */
  UNUSED(node_info);

  return HAL_OK;
200063c6:	2300      	movs	r3, #0
}
200063c8:	4618      	mov	r0, r3
200063ca:	3728      	adds	r7, #40	@ 0x28
200063cc:	46bd      	mov	sp, r7
200063ce:	bd80      	pop	{r7, pc}

200063d0 <HAL_DMAEx_List_ClearCircularMode>:
  * @brief  Clear circular mode for linked-list queue.
  * @param  pQList : Pointer to a DMA_QListTypeDef structure that contains queue information.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_DMAEx_List_ClearCircularMode(DMA_QListTypeDef *const pQList)
{
200063d0:	b580      	push	{r7, lr}
200063d2:	b088      	sub	sp, #32
200063d4:	af00      	add	r7, sp, #0
200063d6:	6078      	str	r0, [r7, #4]
  uint32_t cllr_offset;
  DMA_NodeInQInfoTypeDef node_info;

  /* Check the queue parameter */
  if (pQList == NULL)
200063d8:	687b      	ldr	r3, [r7, #4]
200063da:	2b00      	cmp	r3, #0
200063dc:	d101      	bne.n	200063e2 <HAL_DMAEx_List_ClearCircularMode+0x12>
  {
    return HAL_ERROR;
200063de:	2301      	movs	r3, #1
200063e0:	e03e      	b.n	20006460 <HAL_DMAEx_List_ClearCircularMode+0x90>
  }

  /* Check the queue */
  if (pQList->Head == NULL)
200063e2:	687b      	ldr	r3, [r7, #4]
200063e4:	681b      	ldr	r3, [r3, #0]
200063e6:	2b00      	cmp	r3, #0
200063e8:	d104      	bne.n	200063f4 <HAL_DMAEx_List_ClearCircularMode+0x24>
  {
    /* Update the queue error code */
    pQList->ErrorCode = HAL_DMA_QUEUE_ERROR_EMPTY;
200063ea:	687b      	ldr	r3, [r7, #4]
200063ec:	2202      	movs	r2, #2
200063ee:	611a      	str	r2, [r3, #16]

    return HAL_ERROR;
200063f0:	2301      	movs	r3, #1
200063f2:	e035      	b.n	20006460 <HAL_DMAEx_List_ClearCircularMode+0x90>
  }

  /* Check queue circular mode */
  if (pQList->FirstCircularNode == NULL)
200063f4:	687b      	ldr	r3, [r7, #4]
200063f6:	685b      	ldr	r3, [r3, #4]
200063f8:	2b00      	cmp	r3, #0
200063fa:	d101      	bne.n	20006400 <HAL_DMAEx_List_ClearCircularMode+0x30>
  {
    return HAL_OK;
200063fc:	2300      	movs	r3, #0
200063fe:	e02f      	b.n	20006460 <HAL_DMAEx_List_ClearCircularMode+0x90>
  }

  /* Check queue type */
  if (pQList->Type == QUEUE_TYPE_DYNAMIC)
20006400:	687b      	ldr	r3, [r7, #4]
20006402:	695b      	ldr	r3, [r3, #20]
20006404:	2b01      	cmp	r3, #1
20006406:	d104      	bne.n	20006412 <HAL_DMAEx_List_ClearCircularMode+0x42>
  {
    /* Update the queue error code */
    pQList->ErrorCode = HAL_DMA_QUEUE_ERROR_INVALIDTYPE;
20006408:	687b      	ldr	r3, [r7, #4]
2000640a:	2204      	movs	r2, #4
2000640c:	611a      	str	r2, [r3, #16]

    return HAL_ERROR;
2000640e:	2301      	movs	r3, #1
20006410:	e026      	b.n	20006460 <HAL_DMAEx_List_ClearCircularMode+0x90>
  }

  /* Update the queue state */
  pQList->State = HAL_DMA_QUEUE_STATE_BUSY;
20006412:	687b      	ldr	r3, [r7, #4]
20006414:	2202      	movs	r2, #2
20006416:	731a      	strb	r2, [r3, #12]

  /* Update the queue error code */
  pQList->ErrorCode = HAL_DMA_QUEUE_ERROR_NONE;
20006418:	687b      	ldr	r3, [r7, #4]
2000641a:	2200      	movs	r2, #0
2000641c:	611a      	str	r2, [r3, #16]

  /* Get CLLR register offset */
  DMA_List_GetCLLRNodeInfo(pQList->Head, NULL, &cllr_offset);
2000641e:	687b      	ldr	r3, [r7, #4]
20006420:	681b      	ldr	r3, [r3, #0]
20006422:	f107 021c 	add.w	r2, r7, #28
20006426:	2100      	movs	r1, #0
20006428:	4618      	mov	r0, r3
2000642a:	f000 ffa9 	bl	20007380 <DMA_List_GetCLLRNodeInfo>

  /* Find the last queue node and get its position in selected queue */
  node_info.cllr_offset = cllr_offset;
2000642e:	69fb      	ldr	r3, [r7, #28]
20006430:	60bb      	str	r3, [r7, #8]
  (void)DMA_List_FindNode(pQList, NULL, &node_info);
20006432:	f107 0308 	add.w	r3, r7, #8
20006436:	461a      	mov	r2, r3
20006438:	2100      	movs	r1, #0
2000643a:	6878      	ldr	r0, [r7, #4]
2000643c:	f000 ffd0 	bl	200073e0 <DMA_List_FindNode>

  /* Clear circular mode */
  ((DMA_NodeTypeDef *)(node_info.currentnode_addr))->LinkRegisters[cllr_offset] = 0U;
20006440:	697b      	ldr	r3, [r7, #20]
20006442:	4619      	mov	r1, r3
20006444:	69fb      	ldr	r3, [r7, #28]
20006446:	2200      	movs	r2, #0
20006448:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

  /* Update linked-list circular configuration */
  pQList->FirstCircularNode = NULL;
2000644c:	687b      	ldr	r3, [r7, #4]
2000644e:	2200      	movs	r2, #0
20006450:	605a      	str	r2, [r3, #4]

  /* Update the queue error code */
  pQList->ErrorCode = HAL_DMA_QUEUE_ERROR_NONE;
20006452:	687b      	ldr	r3, [r7, #4]
20006454:	2200      	movs	r2, #0
20006456:	611a      	str	r2, [r3, #16]

  /* Update the queue state */
  pQList->State = HAL_DMA_QUEUE_STATE_READY;
20006458:	687b      	ldr	r3, [r7, #4]
2000645a:	2201      	movs	r2, #1
2000645c:	731a      	strb	r2, [r3, #12]

  /* Prevent MISRA-C2012-Rule-2.2_b */
  UNUSED(node_info);

  return HAL_OK;
2000645e:	2300      	movs	r3, #0
}
20006460:	4618      	mov	r0, r3
20006462:	3720      	adds	r7, #32
20006464:	46bd      	mov	sp, r7
20006466:	bd80      	pop	{r7, pc}

20006468 <HAL_DMAEx_List_ConvertQToDynamic>:
  * @brief  Convert a linked-list queue to dynamic (Optimized DMA queue execution).
  * @param  pQList : Pointer to a DMA_QListTypeDef structure that contains queue information.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_DMAEx_List_ConvertQToDynamic(DMA_QListTypeDef *const pQList)
{
20006468:	b580      	push	{r7, lr}
2000646a:	b094      	sub	sp, #80	@ 0x50
2000646c:	af00      	add	r7, sp, #0
2000646e:	6078      	str	r0, [r7, #4]
  uint32_t currentnode_addr;
  DMA_NodeTypeDef context_node;
  DMA_NodeInQInfoTypeDef node_info;

  /* Check the queue parameter */
  if (pQList == NULL)
20006470:	687b      	ldr	r3, [r7, #4]
20006472:	2b00      	cmp	r3, #0
20006474:	d101      	bne.n	2000647a <HAL_DMAEx_List_ConvertQToDynamic+0x12>
  {
    return HAL_ERROR;
20006476:	2301      	movs	r3, #1
20006478:	e08d      	b.n	20006596 <HAL_DMAEx_List_ConvertQToDynamic+0x12e>
  }

  /* Check the queue */
  if (pQList->Head == NULL)
2000647a:	687b      	ldr	r3, [r7, #4]
2000647c:	681b      	ldr	r3, [r3, #0]
2000647e:	2b00      	cmp	r3, #0
20006480:	d104      	bne.n	2000648c <HAL_DMAEx_List_ConvertQToDynamic+0x24>
  {
    /* Update the queue error code */
    pQList->ErrorCode = HAL_DMA_QUEUE_ERROR_EMPTY;
20006482:	687b      	ldr	r3, [r7, #4]
20006484:	2202      	movs	r2, #2
20006486:	611a      	str	r2, [r3, #16]

    return HAL_ERROR;
20006488:	2301      	movs	r3, #1
2000648a:	e084      	b.n	20006596 <HAL_DMAEx_List_ConvertQToDynamic+0x12e>
  }

  /* Check if queue is dynamic */
  if (pQList->Type == QUEUE_TYPE_DYNAMIC)
2000648c:	687b      	ldr	r3, [r7, #4]
2000648e:	695b      	ldr	r3, [r3, #20]
20006490:	2b01      	cmp	r3, #1
20006492:	d101      	bne.n	20006498 <HAL_DMAEx_List_ConvertQToDynamic+0x30>
  {
    return HAL_OK;
20006494:	2300      	movs	r3, #0
20006496:	e07e      	b.n	20006596 <HAL_DMAEx_List_ConvertQToDynamic+0x12e>
  }

  /* Update the queue state */
  pQList->State = HAL_DMA_QUEUE_STATE_BUSY;
20006498:	687b      	ldr	r3, [r7, #4]
2000649a:	2202      	movs	r2, #2
2000649c:	731a      	strb	r2, [r3, #12]

  /* Update the queue error code */
  pQList->ErrorCode = HAL_DMA_QUEUE_ERROR_NONE;
2000649e:	687b      	ldr	r3, [r7, #4]
200064a0:	2200      	movs	r2, #0
200064a2:	611a      	str	r2, [r3, #16]

  /* Get CLLR register mask and offset */
  DMA_List_GetCLLRNodeInfo(pQList->Head, NULL, &cllr_offset);
200064a4:	687b      	ldr	r3, [r7, #4]
200064a6:	681b      	ldr	r3, [r3, #0]
200064a8:	f107 0244 	add.w	r2, r7, #68	@ 0x44
200064ac:	2100      	movs	r1, #0
200064ae:	4618      	mov	r0, r3
200064b0:	f000 ff66 	bl	20007380 <DMA_List_GetCLLRNodeInfo>

  /* Check queue circularity */
  if (pQList->FirstCircularNode != 0U)
200064b4:	687b      	ldr	r3, [r7, #4]
200064b6:	685b      	ldr	r3, [r3, #4]
200064b8:	2b00      	cmp	r3, #0
200064ba:	d008      	beq.n	200064ce <HAL_DMAEx_List_ConvertQToDynamic+0x66>
  {
    /* Find the last queue node and get its position in selected queue */
    node_info.cllr_offset = cllr_offset;
200064bc:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
200064be:	60fb      	str	r3, [r7, #12]
    (void)DMA_List_FindNode(pQList, NULL, &node_info);
200064c0:	f107 030c 	add.w	r3, r7, #12
200064c4:	461a      	mov	r2, r3
200064c6:	2100      	movs	r1, #0
200064c8:	6878      	ldr	r0, [r7, #4]
200064ca:	f000 ff89 	bl	200073e0 <DMA_List_FindNode>
  }

  /* Set current node address */
  currentnode_addr = (uint32_t)pQList->Head;
200064ce:	687b      	ldr	r3, [r7, #4]
200064d0:	681b      	ldr	r3, [r3, #0]
200064d2:	64fb      	str	r3, [r7, #76]	@ 0x4c

  /* Store register value */
  DMA_List_FillNode(pQList->Head, &context_node);
200064d4:	687b      	ldr	r3, [r7, #4]
200064d6:	681b      	ldr	r3, [r3, #0]
200064d8:	f107 0220 	add.w	r2, r7, #32
200064dc:	4611      	mov	r1, r2
200064de:	4618      	mov	r0, r3
200064e0:	f001 f868 	bl	200075b4 <DMA_List_FillNode>

  /* Convert all nodes to dyncamic (Bypass head node) */
  for (uint32_t node_count = 1U; node_count < pQList->NodeNumber; node_count++)
200064e4:	2301      	movs	r3, #1
200064e6:	64bb      	str	r3, [r7, #72]	@ 0x48
200064e8:	e033      	b.n	20006552 <HAL_DMAEx_List_ConvertQToDynamic+0xea>
  {
    /* Update node address */
    MODIFY_REG(currentnode_addr, DMA_CLLR_LA, (context_node.LinkRegisters[cllr_offset] & DMA_CLLR_LA));
200064ea:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
200064ec:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
200064f0:	f023 03fc 	bic.w	r3, r3, #252	@ 0xfc
200064f4:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
200064f6:	0092      	lsls	r2, r2, #2
200064f8:	3250      	adds	r2, #80	@ 0x50
200064fa:	443a      	add	r2, r7
200064fc:	f852 1c30 	ldr.w	r1, [r2, #-48]
20006500:	f64f 72fc 	movw	r2, #65532	@ 0xfffc
20006504:	400a      	ands	r2, r1
20006506:	4313      	orrs	r3, r2
20006508:	64fb      	str	r3, [r7, #76]	@ 0x4c

    /* Bypass the first circular node when first circular node isn't the last queue node */
    if (((uint32_t)pQList->FirstCircularNode != 0U)                         &&
2000650a:	687b      	ldr	r3, [r7, #4]
2000650c:	685b      	ldr	r3, [r3, #4]
2000650e:	2b00      	cmp	r3, #0
20006510:	d014      	beq.n	2000653c <HAL_DMAEx_List_ConvertQToDynamic+0xd4>
        ((uint32_t)pQList->FirstCircularNode != node_info.currentnode_addr) &&
20006512:	687b      	ldr	r3, [r7, #4]
20006514:	685b      	ldr	r3, [r3, #4]
20006516:	461a      	mov	r2, r3
20006518:	69bb      	ldr	r3, [r7, #24]
    if (((uint32_t)pQList->FirstCircularNode != 0U)                         &&
2000651a:	429a      	cmp	r2, r3
2000651c:	d00e      	beq.n	2000653c <HAL_DMAEx_List_ConvertQToDynamic+0xd4>
        ((uint32_t)pQList->FirstCircularNode == currentnode_addr))
2000651e:	687b      	ldr	r3, [r7, #4]
20006520:	685b      	ldr	r3, [r3, #4]
20006522:	461a      	mov	r2, r3
        ((uint32_t)pQList->FirstCircularNode != node_info.currentnode_addr) &&
20006524:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
20006526:	4293      	cmp	r3, r2
20006528:	d108      	bne.n	2000653c <HAL_DMAEx_List_ConvertQToDynamic+0xd4>
    {
      /* Copy first circular node to context node */
      DMA_List_FillNode(pQList->FirstCircularNode, &context_node);
2000652a:	687b      	ldr	r3, [r7, #4]
2000652c:	685b      	ldr	r3, [r3, #4]
2000652e:	f107 0220 	add.w	r2, r7, #32
20006532:	4611      	mov	r1, r2
20006534:	4618      	mov	r0, r3
20006536:	f001 f83d 	bl	200075b4 <DMA_List_FillNode>
2000653a:	e007      	b.n	2000654c <HAL_DMAEx_List_ConvertQToDynamic+0xe4>
    }
    else
    {
      /* Convert current node to dynamic */
      DMA_List_ConvertNodeToDynamic((uint32_t)&context_node, currentnode_addr, (cllr_offset + 1U));
2000653c:	f107 0020 	add.w	r0, r7, #32
20006540:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
20006542:	3301      	adds	r3, #1
20006544:	461a      	mov	r2, r3
20006546:	6cf9      	ldr	r1, [r7, #76]	@ 0x4c
20006548:	f001 f854 	bl	200075f4 <DMA_List_ConvertNodeToDynamic>
  for (uint32_t node_count = 1U; node_count < pQList->NodeNumber; node_count++)
2000654c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
2000654e:	3301      	adds	r3, #1
20006550:	64bb      	str	r3, [r7, #72]	@ 0x48
20006552:	687b      	ldr	r3, [r7, #4]
20006554:	689b      	ldr	r3, [r3, #8]
20006556:	6cba      	ldr	r2, [r7, #72]	@ 0x48
20006558:	429a      	cmp	r2, r3
2000655a:	d3c6      	bcc.n	200064ea <HAL_DMAEx_List_ConvertQToDynamic+0x82>
    }
  }

  /* Check if first circular node is the last node queue */
  if (((uint32_t)pQList->FirstCircularNode != 0U) &&
2000655c:	687b      	ldr	r3, [r7, #4]
2000655e:	685b      	ldr	r3, [r3, #4]
20006560:	2b00      	cmp	r3, #0
20006562:	d00a      	beq.n	2000657a <HAL_DMAEx_List_ConvertQToDynamic+0x112>
      ((uint32_t)pQList->FirstCircularNode != node_info.currentnode_addr))
20006564:	687b      	ldr	r3, [r7, #4]
20006566:	685b      	ldr	r3, [r3, #4]
20006568:	461a      	mov	r2, r3
2000656a:	69bb      	ldr	r3, [r7, #24]
  if (((uint32_t)pQList->FirstCircularNode != 0U) &&
2000656c:	429a      	cmp	r2, r3
2000656e:	d004      	beq.n	2000657a <HAL_DMAEx_List_ConvertQToDynamic+0x112>
  {
    /* Update all queue nodes CLLR */
    DMA_List_UpdateDynamicQueueNodesCLLR(pQList, LASTNODE_ISNOT_CIRCULAR);
20006570:	2100      	movs	r1, #0
20006572:	6878      	ldr	r0, [r7, #4]
20006574:	f001 f975 	bl	20007862 <DMA_List_UpdateDynamicQueueNodesCLLR>
20006578:	e003      	b.n	20006582 <HAL_DMAEx_List_ConvertQToDynamic+0x11a>
  }
  else
  {
    /* Update all queue nodes CLLR */
    DMA_List_UpdateDynamicQueueNodesCLLR(pQList, LASTNODE_IS_CIRCULAR);
2000657a:	2101      	movs	r1, #1
2000657c:	6878      	ldr	r0, [r7, #4]
2000657e:	f001 f970 	bl	20007862 <DMA_List_UpdateDynamicQueueNodesCLLR>
  }

  /* Set queue type */
  pQList->Type = QUEUE_TYPE_DYNAMIC;
20006582:	687b      	ldr	r3, [r7, #4]
20006584:	2201      	movs	r2, #1
20006586:	615a      	str	r2, [r3, #20]

  /* Update the queue error code */
  pQList->ErrorCode = HAL_DMA_QUEUE_ERROR_NONE;
20006588:	687b      	ldr	r3, [r7, #4]
2000658a:	2200      	movs	r2, #0
2000658c:	611a      	str	r2, [r3, #16]

  /* Update the queue state */
  pQList->State = HAL_DMA_QUEUE_STATE_READY;
2000658e:	687b      	ldr	r3, [r7, #4]
20006590:	2201      	movs	r2, #1
20006592:	731a      	strb	r2, [r3, #12]

  return HAL_OK;
20006594:	2300      	movs	r3, #0
}
20006596:	4618      	mov	r0, r3
20006598:	3750      	adds	r7, #80	@ 0x50
2000659a:	46bd      	mov	sp, r7
2000659c:	bd80      	pop	{r7, pc}

2000659e <HAL_DMAEx_List_ConvertQToStatic>:
  * @brief  Convert a linked-list queue to static (Not optimized DMA queue execution).
  * @param  pQList : Pointer to a DMA_QListTypeDef structure that contains queue information.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_DMAEx_List_ConvertQToStatic(DMA_QListTypeDef *const pQList)
{
2000659e:	b580      	push	{r7, lr}
200065a0:	b08e      	sub	sp, #56	@ 0x38
200065a2:	af00      	add	r7, sp, #0
200065a4:	6078      	str	r0, [r7, #4]
  uint32_t cllr_offset;
  uint32_t currentnode_addr;
  DMA_NodeTypeDef context_node;

  /* Check the queue parameter */
  if (pQList == NULL)
200065a6:	687b      	ldr	r3, [r7, #4]
200065a8:	2b00      	cmp	r3, #0
200065aa:	d101      	bne.n	200065b0 <HAL_DMAEx_List_ConvertQToStatic+0x12>
  {
    return HAL_ERROR;
200065ac:	2301      	movs	r3, #1
200065ae:	e05b      	b.n	20006668 <HAL_DMAEx_List_ConvertQToStatic+0xca>
  }

  /* Check the queue */
  if (pQList->Head == NULL)
200065b0:	687b      	ldr	r3, [r7, #4]
200065b2:	681b      	ldr	r3, [r3, #0]
200065b4:	2b00      	cmp	r3, #0
200065b6:	d104      	bne.n	200065c2 <HAL_DMAEx_List_ConvertQToStatic+0x24>
  {
    /* Update the queue error code */
    pQList->ErrorCode = HAL_DMA_QUEUE_ERROR_EMPTY;
200065b8:	687b      	ldr	r3, [r7, #4]
200065ba:	2202      	movs	r2, #2
200065bc:	611a      	str	r2, [r3, #16]

    return HAL_ERROR;
200065be:	2301      	movs	r3, #1
200065c0:	e052      	b.n	20006668 <HAL_DMAEx_List_ConvertQToStatic+0xca>
  }

  /* Check if queue is static */
  if (pQList->Type == QUEUE_TYPE_STATIC)
200065c2:	687b      	ldr	r3, [r7, #4]
200065c4:	695b      	ldr	r3, [r3, #20]
200065c6:	2b00      	cmp	r3, #0
200065c8:	d101      	bne.n	200065ce <HAL_DMAEx_List_ConvertQToStatic+0x30>
  {
    return HAL_OK;
200065ca:	2300      	movs	r3, #0
200065cc:	e04c      	b.n	20006668 <HAL_DMAEx_List_ConvertQToStatic+0xca>
  }

  /* Set current node address */
  currentnode_addr = (uint32_t)pQList->Head;
200065ce:	687b      	ldr	r3, [r7, #4]
200065d0:	681b      	ldr	r3, [r3, #0]
200065d2:	637b      	str	r3, [r7, #52]	@ 0x34

  /* Update the queue state */
  pQList->State = HAL_DMA_QUEUE_STATE_BUSY;
200065d4:	687b      	ldr	r3, [r7, #4]
200065d6:	2202      	movs	r2, #2
200065d8:	731a      	strb	r2, [r3, #12]

  /* Update the queue error code */
  pQList->ErrorCode = HAL_DMA_QUEUE_ERROR_NONE;
200065da:	687b      	ldr	r3, [r7, #4]
200065dc:	2200      	movs	r2, #0
200065de:	611a      	str	r2, [r3, #16]

  /* Get CLLR register mask and offset */
  DMA_List_GetCLLRNodeInfo(pQList->Head, NULL, &cllr_offset);
200065e0:	687b      	ldr	r3, [r7, #4]
200065e2:	681b      	ldr	r3, [r3, #0]
200065e4:	f107 022c 	add.w	r2, r7, #44	@ 0x2c
200065e8:	2100      	movs	r1, #0
200065ea:	4618      	mov	r0, r3
200065ec:	f000 fec8 	bl	20007380 <DMA_List_GetCLLRNodeInfo>

  /* Set all CLLR queue nodes to their default positions */
  DMA_List_UpdateStaticQueueNodesCLLR(pQList, UPDATE_CLLR_POSITION);
200065f0:	2100      	movs	r1, #0
200065f2:	6878      	ldr	r0, [r7, #4]
200065f4:	f001 f9b0 	bl	20007958 <DMA_List_UpdateStaticQueueNodesCLLR>

  /* Convert all nodes to static (Bypass head node) */
  for (uint32_t node_count = 1U; node_count < pQList->NodeNumber; node_count++)
200065f8:	2301      	movs	r3, #1
200065fa:	633b      	str	r3, [r7, #48]	@ 0x30
200065fc:	e021      	b.n	20006642 <HAL_DMAEx_List_ConvertQToStatic+0xa4>
  {
    /* Update context node register values */
    DMA_List_FillNode((DMA_NodeTypeDef *)currentnode_addr, &context_node);
200065fe:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
20006600:	f107 0208 	add.w	r2, r7, #8
20006604:	4611      	mov	r1, r2
20006606:	4618      	mov	r0, r3
20006608:	f000 ffd4 	bl	200075b4 <DMA_List_FillNode>

    /* Update node address */
    MODIFY_REG(currentnode_addr, DMA_CLLR_LA, (context_node.LinkRegisters[cllr_offset] & DMA_CLLR_LA));
2000660c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
2000660e:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
20006612:	f023 03fc 	bic.w	r3, r3, #252	@ 0xfc
20006616:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
20006618:	0092      	lsls	r2, r2, #2
2000661a:	3238      	adds	r2, #56	@ 0x38
2000661c:	443a      	add	r2, r7
2000661e:	f852 1c30 	ldr.w	r1, [r2, #-48]
20006622:	f64f 72fc 	movw	r2, #65532	@ 0xfffc
20006626:	400a      	ands	r2, r1
20006628:	4313      	orrs	r3, r2
2000662a:	637b      	str	r3, [r7, #52]	@ 0x34

    /* Convert current node to static */
    DMA_List_ConvertNodeToStatic((uint32_t)&context_node, currentnode_addr, (cllr_offset + 1U));
2000662c:	f107 0008 	add.w	r0, r7, #8
20006630:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
20006632:	3301      	adds	r3, #1
20006634:	461a      	mov	r2, r3
20006636:	6b79      	ldr	r1, [r7, #52]	@ 0x34
20006638:	f001 f866 	bl	20007708 <DMA_List_ConvertNodeToStatic>
  for (uint32_t node_count = 1U; node_count < pQList->NodeNumber; node_count++)
2000663c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
2000663e:	3301      	adds	r3, #1
20006640:	633b      	str	r3, [r7, #48]	@ 0x30
20006642:	687b      	ldr	r3, [r7, #4]
20006644:	689b      	ldr	r3, [r3, #8]
20006646:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
20006648:	429a      	cmp	r2, r3
2000664a:	d3d8      	bcc.n	200065fe <HAL_DMAEx_List_ConvertQToStatic+0x60>
  }

  /* Set all CLLR queue nodes to their default values */
  DMA_List_UpdateStaticQueueNodesCLLR(pQList, UPDATE_CLLR_VALUE);
2000664c:	2101      	movs	r1, #1
2000664e:	6878      	ldr	r0, [r7, #4]
20006650:	f001 f982 	bl	20007958 <DMA_List_UpdateStaticQueueNodesCLLR>

  /* Set queue type */
  pQList->Type = QUEUE_TYPE_STATIC;
20006654:	687b      	ldr	r3, [r7, #4]
20006656:	2200      	movs	r2, #0
20006658:	615a      	str	r2, [r3, #20]

  /* Update the queue error code */
  pQList->ErrorCode = HAL_DMA_QUEUE_ERROR_NONE;
2000665a:	687b      	ldr	r3, [r7, #4]
2000665c:	2200      	movs	r2, #0
2000665e:	611a      	str	r2, [r3, #16]

  /* Update the queue state */
  pQList->State = HAL_DMA_QUEUE_STATE_READY;
20006660:	687b      	ldr	r3, [r7, #4]
20006662:	2201      	movs	r2, #1
20006664:	731a      	strb	r2, [r3, #12]

  return HAL_OK;
20006666:	2300      	movs	r3, #0
}
20006668:	4618      	mov	r0, r3
2000666a:	3738      	adds	r7, #56	@ 0x38
2000666c:	46bd      	mov	sp, r7
2000666e:	bd80      	pop	{r7, pc}

20006670 <HAL_DMAEx_List_LinkQ>:
  * @param  pQList : Pointer to a DMA_QListTypeDef structure that contains queue information.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_DMAEx_List_LinkQ(DMA_HandleTypeDef *const hdma,
                                       DMA_QListTypeDef *const pQList)
{
20006670:	b480      	push	{r7}
20006672:	b085      	sub	sp, #20
20006674:	af00      	add	r7, sp, #0
20006676:	6078      	str	r0, [r7, #4]
20006678:	6039      	str	r1, [r7, #0]
  HAL_DMA_StateTypeDef state;

  /* Check the DMA channel handle and the queue parameters */
  if ((hdma == NULL) || (pQList == NULL))
2000667a:	687b      	ldr	r3, [r7, #4]
2000667c:	2b00      	cmp	r3, #0
2000667e:	d002      	beq.n	20006686 <HAL_DMAEx_List_LinkQ+0x16>
20006680:	683b      	ldr	r3, [r7, #0]
20006682:	2b00      	cmp	r3, #0
20006684:	d101      	bne.n	2000668a <HAL_DMAEx_List_LinkQ+0x1a>
  {
    return HAL_ERROR;
20006686:	2301      	movs	r3, #1
20006688:	e072      	b.n	20006770 <HAL_DMAEx_List_LinkQ+0x100>
  }

  /* Get DMA state */
  state = hdma->State;
2000668a:	687b      	ldr	r3, [r7, #4]
2000668c:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
20006690:	73fb      	strb	r3, [r7, #15]

  /* Check DMA channel state */
  if ((hdma->State == HAL_DMA_STATE_BUSY) || (state == HAL_DMA_STATE_SUSPEND))
20006692:	687b      	ldr	r3, [r7, #4]
20006694:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
20006698:	b2db      	uxtb	r3, r3
2000669a:	2b02      	cmp	r3, #2
2000669c:	d002      	beq.n	200066a4 <HAL_DMAEx_List_LinkQ+0x34>
2000669e:	7bfb      	ldrb	r3, [r7, #15]
200066a0:	2b05      	cmp	r3, #5
200066a2:	d108      	bne.n	200066b6 <HAL_DMAEx_List_LinkQ+0x46>
  {
    /* Update the DMA channel error code */
    hdma->ErrorCode = HAL_DMA_ERROR_BUSY;
200066a4:	687b      	ldr	r3, [r7, #4]
200066a6:	2240      	movs	r2, #64	@ 0x40
200066a8:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Process unlocked */
    __HAL_UNLOCK(hdma);
200066aa:	687b      	ldr	r3, [r7, #4]
200066ac:	2200      	movs	r2, #0
200066ae:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c

    return HAL_ERROR;
200066b2:	2301      	movs	r3, #1
200066b4:	e05c      	b.n	20006770 <HAL_DMAEx_List_LinkQ+0x100>
  }

  /* Check queue state */
  if (pQList->State == HAL_DMA_QUEUE_STATE_BUSY)
200066b6:	683b      	ldr	r3, [r7, #0]
200066b8:	7b1b      	ldrb	r3, [r3, #12]
200066ba:	b2db      	uxtb	r3, r3
200066bc:	2b02      	cmp	r3, #2
200066be:	d104      	bne.n	200066ca <HAL_DMAEx_List_LinkQ+0x5a>
  {
    /* Update the queue error code */
    pQList->ErrorCode = HAL_DMA_QUEUE_ERROR_BUSY;
200066c0:	683b      	ldr	r3, [r7, #0]
200066c2:	2201      	movs	r2, #1
200066c4:	611a      	str	r2, [r3, #16]

    return HAL_ERROR;
200066c6:	2301      	movs	r3, #1
200066c8:	e052      	b.n	20006770 <HAL_DMAEx_List_LinkQ+0x100>
  }

  /* Check linearity compatibility */
  if ((IS_DMA_2D_ADDRESSING_INSTANCE(hdma->Instance) == 0U) &&
200066ca:	687b      	ldr	r3, [r7, #4]
200066cc:	681b      	ldr	r3, [r3, #0]
200066ce:	4a2b      	ldr	r2, [pc, #172]	@ (2000677c <HAL_DMAEx_List_LinkQ+0x10c>)
200066d0:	4293      	cmp	r3, r2
200066d2:	d022      	beq.n	2000671a <HAL_DMAEx_List_LinkQ+0xaa>
200066d4:	687b      	ldr	r3, [r7, #4]
200066d6:	681b      	ldr	r3, [r3, #0]
200066d8:	4a29      	ldr	r2, [pc, #164]	@ (20006780 <HAL_DMAEx_List_LinkQ+0x110>)
200066da:	4293      	cmp	r3, r2
200066dc:	d01d      	beq.n	2000671a <HAL_DMAEx_List_LinkQ+0xaa>
200066de:	687b      	ldr	r3, [r7, #4]
200066e0:	681b      	ldr	r3, [r3, #0]
200066e2:	4a28      	ldr	r2, [pc, #160]	@ (20006784 <HAL_DMAEx_List_LinkQ+0x114>)
200066e4:	4293      	cmp	r3, r2
200066e6:	d018      	beq.n	2000671a <HAL_DMAEx_List_LinkQ+0xaa>
200066e8:	687b      	ldr	r3, [r7, #4]
200066ea:	681b      	ldr	r3, [r3, #0]
200066ec:	4a26      	ldr	r2, [pc, #152]	@ (20006788 <HAL_DMAEx_List_LinkQ+0x118>)
200066ee:	4293      	cmp	r3, r2
200066f0:	d013      	beq.n	2000671a <HAL_DMAEx_List_LinkQ+0xaa>
200066f2:	687b      	ldr	r3, [r7, #4]
200066f4:	681b      	ldr	r3, [r3, #0]
200066f6:	4a25      	ldr	r2, [pc, #148]	@ (2000678c <HAL_DMAEx_List_LinkQ+0x11c>)
200066f8:	4293      	cmp	r3, r2
200066fa:	d00e      	beq.n	2000671a <HAL_DMAEx_List_LinkQ+0xaa>
200066fc:	687b      	ldr	r3, [r7, #4]
200066fe:	681b      	ldr	r3, [r3, #0]
20006700:	4a23      	ldr	r2, [pc, #140]	@ (20006790 <HAL_DMAEx_List_LinkQ+0x120>)
20006702:	4293      	cmp	r3, r2
20006704:	d009      	beq.n	2000671a <HAL_DMAEx_List_LinkQ+0xaa>
20006706:	687b      	ldr	r3, [r7, #4]
20006708:	681b      	ldr	r3, [r3, #0]
2000670a:	4a22      	ldr	r2, [pc, #136]	@ (20006794 <HAL_DMAEx_List_LinkQ+0x124>)
2000670c:	4293      	cmp	r3, r2
2000670e:	d004      	beq.n	2000671a <HAL_DMAEx_List_LinkQ+0xaa>
20006710:	687b      	ldr	r3, [r7, #4]
20006712:	681b      	ldr	r3, [r3, #0]
20006714:	4a20      	ldr	r2, [pc, #128]	@ (20006798 <HAL_DMAEx_List_LinkQ+0x128>)
20006716:	4293      	cmp	r3, r2
20006718:	d101      	bne.n	2000671e <HAL_DMAEx_List_LinkQ+0xae>
2000671a:	2301      	movs	r3, #1
2000671c:	e000      	b.n	20006720 <HAL_DMAEx_List_LinkQ+0xb0>
2000671e:	2300      	movs	r3, #0
20006720:	2b00      	cmp	r3, #0
20006722:	d10b      	bne.n	2000673c <HAL_DMAEx_List_LinkQ+0xcc>
      ((pQList->Head->NodeInfo & DMA_CHANNEL_TYPE_2D_ADDR) == DMA_CHANNEL_TYPE_2D_ADDR))
20006724:	683b      	ldr	r3, [r7, #0]
20006726:	681b      	ldr	r3, [r3, #0]
20006728:	6a1b      	ldr	r3, [r3, #32]
2000672a:	f003 0302 	and.w	r3, r3, #2
  if ((IS_DMA_2D_ADDRESSING_INSTANCE(hdma->Instance) == 0U) &&
2000672e:	2b00      	cmp	r3, #0
20006730:	d004      	beq.n	2000673c <HAL_DMAEx_List_LinkQ+0xcc>
  {
    /* Update the queue error code */
    pQList->ErrorCode = HAL_DMA_QUEUE_ERROR_UNSUPPORTED;
20006732:	683b      	ldr	r3, [r7, #0]
20006734:	2203      	movs	r2, #3
20006736:	611a      	str	r2, [r3, #16]

    return HAL_ERROR;
20006738:	2301      	movs	r3, #1
2000673a:	e019      	b.n	20006770 <HAL_DMAEx_List_LinkQ+0x100>
  }

  /* Check circularity compatibility */
  if (hdma->Mode == DMA_LINKEDLIST_CIRCULAR)
2000673c:	687b      	ldr	r3, [r7, #4]
2000673e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
20006740:	2b81      	cmp	r3, #129	@ 0x81
20006742:	d108      	bne.n	20006756 <HAL_DMAEx_List_LinkQ+0xe6>
  {
    /* Check first circular node */
    if (pQList->FirstCircularNode == NULL)
20006744:	683b      	ldr	r3, [r7, #0]
20006746:	685b      	ldr	r3, [r3, #4]
20006748:	2b00      	cmp	r3, #0
2000674a:	d10d      	bne.n	20006768 <HAL_DMAEx_List_LinkQ+0xf8>
    {
      /* Update the queue error code */
      pQList->ErrorCode = HAL_DMA_QUEUE_ERROR_INVALIDTYPE;
2000674c:	683b      	ldr	r3, [r7, #0]
2000674e:	2204      	movs	r2, #4
20006750:	611a      	str	r2, [r3, #16]

      return HAL_ERROR;
20006752:	2301      	movs	r3, #1
20006754:	e00c      	b.n	20006770 <HAL_DMAEx_List_LinkQ+0x100>
    }
  }
  else
  {
    /* Check first circular node */
    if (pQList->FirstCircularNode != NULL)
20006756:	683b      	ldr	r3, [r7, #0]
20006758:	685b      	ldr	r3, [r3, #4]
2000675a:	2b00      	cmp	r3, #0
2000675c:	d004      	beq.n	20006768 <HAL_DMAEx_List_LinkQ+0xf8>
    {
      /* Update the queue error code */
      pQList->ErrorCode = HAL_DMA_QUEUE_ERROR_INVALIDTYPE;
2000675e:	683b      	ldr	r3, [r7, #0]
20006760:	2204      	movs	r2, #4
20006762:	611a      	str	r2, [r3, #16]

      return HAL_ERROR;
20006764:	2301      	movs	r3, #1
20006766:	e003      	b.n	20006770 <HAL_DMAEx_List_LinkQ+0x100>
    }
  }

  /* Register queue to DMA handle */
  hdma->LinkedListQueue = pQList;
20006768:	687b      	ldr	r3, [r7, #4]
2000676a:	683a      	ldr	r2, [r7, #0]
2000676c:	675a      	str	r2, [r3, #116]	@ 0x74

  return HAL_OK;
2000676e:	2300      	movs	r3, #0
}
20006770:	4618      	mov	r0, r3
20006772:	3714      	adds	r7, #20
20006774:	46bd      	mov	sp, r7
20006776:	f85d 7b04 	ldr.w	r7, [sp], #4
2000677a:	4770      	bx	lr
2000677c:	40020650 	.word	0x40020650
20006780:	50020650 	.word	0x50020650
20006784:	400206d0 	.word	0x400206d0
20006788:	500206d0 	.word	0x500206d0
2000678c:	40020750 	.word	0x40020750
20006790:	50020750 	.word	0x50020750
20006794:	400207d0 	.word	0x400207d0
20006798:	500207d0 	.word	0x500207d0

2000679c <HAL_DMAEx_List_UnLinkQ>:
  * @param  hdma : Pointer to a DMA_HandleTypeDef structure that contains the configuration information for the
  *                specified DMA Channel.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_DMAEx_List_UnLinkQ(DMA_HandleTypeDef *const hdma)
{
2000679c:	b480      	push	{r7}
2000679e:	b085      	sub	sp, #20
200067a0:	af00      	add	r7, sp, #0
200067a2:	6078      	str	r0, [r7, #4]
  HAL_DMA_StateTypeDef state;

  /* Check the DMA channel parameter */
  if (hdma == NULL)
200067a4:	687b      	ldr	r3, [r7, #4]
200067a6:	2b00      	cmp	r3, #0
200067a8:	d101      	bne.n	200067ae <HAL_DMAEx_List_UnLinkQ+0x12>
  {
    return HAL_ERROR;
200067aa:	2301      	movs	r3, #1
200067ac:	e019      	b.n	200067e2 <HAL_DMAEx_List_UnLinkQ+0x46>
  }

  /* Get DMA state */
  state = hdma->State;
200067ae:	687b      	ldr	r3, [r7, #4]
200067b0:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
200067b4:	73fb      	strb	r3, [r7, #15]

  /* Check DMA channel state */
  if ((hdma->State == HAL_DMA_STATE_BUSY) || (state == HAL_DMA_STATE_SUSPEND))
200067b6:	687b      	ldr	r3, [r7, #4]
200067b8:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
200067bc:	b2db      	uxtb	r3, r3
200067be:	2b02      	cmp	r3, #2
200067c0:	d002      	beq.n	200067c8 <HAL_DMAEx_List_UnLinkQ+0x2c>
200067c2:	7bfb      	ldrb	r3, [r7, #15]
200067c4:	2b05      	cmp	r3, #5
200067c6:	d108      	bne.n	200067da <HAL_DMAEx_List_UnLinkQ+0x3e>
  {
    /* Update the DMA channel error code */
    hdma->ErrorCode = HAL_DMA_ERROR_BUSY;
200067c8:	687b      	ldr	r3, [r7, #4]
200067ca:	2240      	movs	r2, #64	@ 0x40
200067cc:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Process unlocked */
    __HAL_UNLOCK(hdma);
200067ce:	687b      	ldr	r3, [r7, #4]
200067d0:	2200      	movs	r2, #0
200067d2:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c

    return HAL_ERROR;
200067d6:	2301      	movs	r3, #1
200067d8:	e003      	b.n	200067e2 <HAL_DMAEx_List_UnLinkQ+0x46>
  }

  /* Clear queue information from DMA channel handle */
  hdma->LinkedListQueue = NULL;
200067da:	687b      	ldr	r3, [r7, #4]
200067dc:	2200      	movs	r2, #0
200067de:	675a      	str	r2, [r3, #116]	@ 0x74

  return HAL_OK;
200067e0:	2300      	movs	r3, #0
}
200067e2:	4618      	mov	r0, r3
200067e4:	3714      	adds	r7, #20
200067e6:	46bd      	mov	sp, r7
200067e8:	f85d 7b04 	ldr.w	r7, [sp], #4
200067ec:	4770      	bx	lr

200067ee <HAL_DMAEx_ConfigDataHandling>:
  *                               configuration.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_DMAEx_ConfigDataHandling(DMA_HandleTypeDef *const hdma,
                                               DMA_DataHandlingConfTypeDef const *const pConfigDataHandling)
{
200067ee:	b480      	push	{r7}
200067f0:	b083      	sub	sp, #12
200067f2:	af00      	add	r7, sp, #0
200067f4:	6078      	str	r0, [r7, #4]
200067f6:	6039      	str	r1, [r7, #0]
  /* Check the DMA peripheral handle and data handling parameters */
  if ((hdma == NULL) || (pConfigDataHandling == NULL))
200067f8:	687b      	ldr	r3, [r7, #4]
200067fa:	2b00      	cmp	r3, #0
200067fc:	d002      	beq.n	20006804 <HAL_DMAEx_ConfigDataHandling+0x16>
200067fe:	683b      	ldr	r3, [r7, #0]
20006800:	2b00      	cmp	r3, #0
20006802:	d101      	bne.n	20006808 <HAL_DMAEx_ConfigDataHandling+0x1a>
  {
    return HAL_ERROR;
20006804:	2301      	movs	r3, #1
20006806:	e01f      	b.n	20006848 <HAL_DMAEx_ConfigDataHandling+0x5a>
  /* Check the parameters */
  assert_param(IS_DMA_DATA_ALIGNMENT(pConfigDataHandling->DataAlignment));
  assert_param(IS_DMA_DATA_EXCHANGE(pConfigDataHandling->DataExchange));

  /* Check DMA channel state */
  if (hdma->State == HAL_DMA_STATE_READY)
20006808:	687b      	ldr	r3, [r7, #4]
2000680a:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
2000680e:	b2db      	uxtb	r3, r3
20006810:	2b01      	cmp	r3, #1
20006812:	d111      	bne.n	20006838 <HAL_DMAEx_ConfigDataHandling+0x4a>
  {
    MODIFY_REG(hdma->Instance->CTR1, (DMA_CTR1_DHX | DMA_CTR1_DBX | DMA_CTR1_SBX | DMA_CTR1_PAM),
20006814:	687b      	ldr	r3, [r7, #4]
20006816:	681b      	ldr	r3, [r3, #0]
20006818:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
2000681a:	f023 6340 	bic.w	r3, r3, #201326592	@ 0xc000000
2000681e:	f423 5360 	bic.w	r3, r3, #14336	@ 0x3800
20006822:	683a      	ldr	r2, [r7, #0]
20006824:	6851      	ldr	r1, [r2, #4]
20006826:	683a      	ldr	r2, [r7, #0]
20006828:	6812      	ldr	r2, [r2, #0]
2000682a:	4311      	orrs	r1, r2
2000682c:	687a      	ldr	r2, [r7, #4]
2000682e:	6812      	ldr	r2, [r2, #0]
20006830:	430b      	orrs	r3, r1
20006832:	6413      	str	r3, [r2, #64]	@ 0x40
    __HAL_UNLOCK(hdma);

    return HAL_ERROR;
  }

  return HAL_OK;
20006834:	2300      	movs	r3, #0
20006836:	e007      	b.n	20006848 <HAL_DMAEx_ConfigDataHandling+0x5a>
    hdma->ErrorCode = HAL_DMA_ERROR_BUSY;
20006838:	687b      	ldr	r3, [r7, #4]
2000683a:	2240      	movs	r2, #64	@ 0x40
2000683c:	659a      	str	r2, [r3, #88]	@ 0x58
    __HAL_UNLOCK(hdma);
2000683e:	687b      	ldr	r3, [r7, #4]
20006840:	2200      	movs	r2, #0
20006842:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
    return HAL_ERROR;
20006846:	2301      	movs	r3, #1
}
20006848:	4618      	mov	r0, r3
2000684a:	370c      	adds	r7, #12
2000684c:	46bd      	mov	sp, r7
2000684e:	f85d 7b04 	ldr.w	r7, [sp], #4
20006852:	4770      	bx	lr

20006854 <HAL_DMAEx_ConfigTrigger>:
  * @param  pConfigTrigger : Pointer to a DMA_TriggerConfTypeDef structure that contains the trigger configuration.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_DMAEx_ConfigTrigger(DMA_HandleTypeDef *const hdma,
                                          DMA_TriggerConfTypeDef const *const pConfigTrigger)
{
20006854:	b480      	push	{r7}
20006856:	b083      	sub	sp, #12
20006858:	af00      	add	r7, sp, #0
2000685a:	6078      	str	r0, [r7, #4]
2000685c:	6039      	str	r1, [r7, #0]
  /* Check the DMA peripheral handle and trigger parameters */
  if ((hdma == NULL) || (pConfigTrigger == NULL))
2000685e:	687b      	ldr	r3, [r7, #4]
20006860:	2b00      	cmp	r3, #0
20006862:	d002      	beq.n	2000686a <HAL_DMAEx_ConfigTrigger+0x16>
20006864:	683b      	ldr	r3, [r7, #0]
20006866:	2b00      	cmp	r3, #0
20006868:	d101      	bne.n	2000686e <HAL_DMAEx_ConfigTrigger+0x1a>
  {
    return HAL_ERROR;
2000686a:	2301      	movs	r3, #1
2000686c:	e023      	b.n	200068b6 <HAL_DMAEx_ConfigTrigger+0x62>
  assert_param(IS_DMA_TRIGGER_POLARITY(pConfigTrigger->TriggerPolarity));
  assert_param(IS_DMA_TRIGGER_MODE(pConfigTrigger->TriggerMode));
  assert_param(IS_DMA_TRIGGER_SELECTION(pConfigTrigger->TriggerSelection));

  /* Check DMA channel state */
  if (hdma->State == HAL_DMA_STATE_READY)
2000686e:	687b      	ldr	r3, [r7, #4]
20006870:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
20006874:	b2db      	uxtb	r3, r3
20006876:	2b01      	cmp	r3, #1
20006878:	d115      	bne.n	200068a6 <HAL_DMAEx_ConfigTrigger+0x52>
  {
    MODIFY_REG(hdma->Instance->CTR2, (DMA_CTR2_TRIGPOL | DMA_CTR2_TRIGSEL | DMA_CTR2_TRIGM),
2000687a:	687b      	ldr	r3, [r7, #4]
2000687c:	681b      	ldr	r3, [r3, #0]
2000687e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
20006880:	f023 734f 	bic.w	r3, r3, #54263808	@ 0x33c0000
20006884:	f423 3370 	bic.w	r3, r3, #245760	@ 0x3c000
20006888:	683a      	ldr	r2, [r7, #0]
2000688a:	6851      	ldr	r1, [r2, #4]
2000688c:	683a      	ldr	r2, [r7, #0]
2000688e:	6812      	ldr	r2, [r2, #0]
20006890:	4311      	orrs	r1, r2
20006892:	683a      	ldr	r2, [r7, #0]
20006894:	6892      	ldr	r2, [r2, #8]
20006896:	0412      	lsls	r2, r2, #16
20006898:	4311      	orrs	r1, r2
2000689a:	687a      	ldr	r2, [r7, #4]
2000689c:	6812      	ldr	r2, [r2, #0]
2000689e:	430b      	orrs	r3, r1
200068a0:	6453      	str	r3, [r2, #68]	@ 0x44
    __HAL_UNLOCK(hdma);

    return HAL_ERROR;
  }

  return HAL_OK;
200068a2:	2300      	movs	r3, #0
200068a4:	e007      	b.n	200068b6 <HAL_DMAEx_ConfigTrigger+0x62>
    hdma->ErrorCode = HAL_DMA_ERROR_BUSY;
200068a6:	687b      	ldr	r3, [r7, #4]
200068a8:	2240      	movs	r2, #64	@ 0x40
200068aa:	659a      	str	r2, [r3, #88]	@ 0x58
    __HAL_UNLOCK(hdma);
200068ac:	687b      	ldr	r3, [r7, #4]
200068ae:	2200      	movs	r2, #0
200068b0:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
    return HAL_ERROR;
200068b4:	2301      	movs	r3, #1
}
200068b6:	4618      	mov	r0, r3
200068b8:	370c      	adds	r7, #12
200068ba:	46bd      	mov	sp, r7
200068bc:	f85d 7b04 	ldr.w	r7, [sp], #4
200068c0:	4770      	bx	lr

200068c2 <HAL_DMAEx_ConfigRepeatBlock>:
  *                              configuration.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_DMAEx_ConfigRepeatBlock(DMA_HandleTypeDef *const hdma,
                                              DMA_RepeatBlockConfTypeDef const *const pConfigRepeatBlock)
{
200068c2:	b480      	push	{r7}
200068c4:	b085      	sub	sp, #20
200068c6:	af00      	add	r7, sp, #0
200068c8:	6078      	str	r0, [r7, #4]
200068ca:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg1;
  uint32_t tmpreg2;

  /* Check the DMA peripheral handle and repeated block parameters */
  if ((hdma == NULL) || (pConfigRepeatBlock == NULL))
200068cc:	687b      	ldr	r3, [r7, #4]
200068ce:	2b00      	cmp	r3, #0
200068d0:	d002      	beq.n	200068d8 <HAL_DMAEx_ConfigRepeatBlock+0x16>
200068d2:	683b      	ldr	r3, [r7, #0]
200068d4:	2b00      	cmp	r3, #0
200068d6:	d101      	bne.n	200068dc <HAL_DMAEx_ConfigRepeatBlock+0x1a>
  {
    return HAL_ERROR;
200068d8:	2301      	movs	r3, #1
200068da:	e074      	b.n	200069c6 <HAL_DMAEx_ConfigRepeatBlock+0x104>
  assert_param(IS_DMA_BURST_ADDR_OFFSET(pConfigRepeatBlock->DestAddrOffset));
  assert_param(IS_DMA_BLOCK_ADDR_OFFSET(pConfigRepeatBlock->BlkSrcAddrOffset));
  assert_param(IS_DMA_BLOCK_ADDR_OFFSET(pConfigRepeatBlock->BlkDestAddrOffset));

  /* Check DMA channel state */
  if (hdma->State == HAL_DMA_STATE_READY)
200068dc:	687b      	ldr	r3, [r7, #4]
200068de:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
200068e2:	b2db      	uxtb	r3, r3
200068e4:	2b01      	cmp	r3, #1
200068e6:	d166      	bne.n	200069b6 <HAL_DMAEx_ConfigRepeatBlock+0xf4>
  {
    /* Store repeat block count */
    tmpreg1 = ((pConfigRepeatBlock->RepeatCount - 1U) << DMA_CBR1_BRC_Pos);
200068e8:	683b      	ldr	r3, [r7, #0]
200068ea:	681b      	ldr	r3, [r3, #0]
200068ec:	3b01      	subs	r3, #1
200068ee:	041b      	lsls	r3, r3, #16
200068f0:	60fb      	str	r3, [r7, #12]

    /* Check the sign of single/burst destination address offset value */
    if (pConfigRepeatBlock->DestAddrOffset < 0)
200068f2:	683b      	ldr	r3, [r7, #0]
200068f4:	689b      	ldr	r3, [r3, #8]
200068f6:	2b00      	cmp	r3, #0
200068f8:	da0b      	bge.n	20006912 <HAL_DMAEx_ConfigRepeatBlock+0x50>
    {
      /* Store single/burst destination address offset configuration (signed case) */
      tmpreg1 |= DMA_CBR1_DDEC;
200068fa:	68fb      	ldr	r3, [r7, #12]
200068fc:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
20006900:	60fb      	str	r3, [r7, #12]
      tmpreg2 = (uint32_t)(- pConfigRepeatBlock->DestAddrOffset);
20006902:	683b      	ldr	r3, [r7, #0]
20006904:	689b      	ldr	r3, [r3, #8]
20006906:	425b      	negs	r3, r3
20006908:	60bb      	str	r3, [r7, #8]
      tmpreg2 = tmpreg2 << DMA_CTR3_DAO_Pos;
2000690a:	68bb      	ldr	r3, [r7, #8]
2000690c:	041b      	lsls	r3, r3, #16
2000690e:	60bb      	str	r3, [r7, #8]
20006910:	e003      	b.n	2000691a <HAL_DMAEx_ConfigRepeatBlock+0x58>
    }
    else
    {
      /* Store single/burst destination address offset configuration (unsigned case) */
      tmpreg2 = ((uint32_t)pConfigRepeatBlock->DestAddrOffset << DMA_CTR3_DAO_Pos);
20006912:	683b      	ldr	r3, [r7, #0]
20006914:	689b      	ldr	r3, [r3, #8]
20006916:	041b      	lsls	r3, r3, #16
20006918:	60bb      	str	r3, [r7, #8]
    }

    /* Check the sign of single/burst source address offset value */
    if (pConfigRepeatBlock->SrcAddrOffset < 0)
2000691a:	683b      	ldr	r3, [r7, #0]
2000691c:	685b      	ldr	r3, [r3, #4]
2000691e:	2b00      	cmp	r3, #0
20006920:	da0b      	bge.n	2000693a <HAL_DMAEx_ConfigRepeatBlock+0x78>
    {
      /* Store single/burst source address offset configuration (signed case) */
      tmpreg1 |= DMA_CBR1_SDEC;
20006922:	68fb      	ldr	r3, [r7, #12]
20006924:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
20006928:	60fb      	str	r3, [r7, #12]
      tmpreg2 |= (uint32_t)(- pConfigRepeatBlock->SrcAddrOffset);
2000692a:	683b      	ldr	r3, [r7, #0]
2000692c:	685b      	ldr	r3, [r3, #4]
2000692e:	425b      	negs	r3, r3
20006930:	461a      	mov	r2, r3
20006932:	68bb      	ldr	r3, [r7, #8]
20006934:	4313      	orrs	r3, r2
20006936:	60bb      	str	r3, [r7, #8]
20006938:	e005      	b.n	20006946 <HAL_DMAEx_ConfigRepeatBlock+0x84>
    }
    else
    {
      /* Store single/burst source address offset configuration (unsigned case) */
      tmpreg2 |= (uint32_t)pConfigRepeatBlock->SrcAddrOffset;
2000693a:	683b      	ldr	r3, [r7, #0]
2000693c:	685b      	ldr	r3, [r3, #4]
2000693e:	461a      	mov	r2, r3
20006940:	68bb      	ldr	r3, [r7, #8]
20006942:	4313      	orrs	r3, r2
20006944:	60bb      	str	r3, [r7, #8]
    }

    /* Write DMA Channel Transfer Register 3 (CTR3) */
    WRITE_REG(hdma->Instance->CTR3, tmpreg2);
20006946:	687b      	ldr	r3, [r7, #4]
20006948:	681b      	ldr	r3, [r3, #0]
2000694a:	68ba      	ldr	r2, [r7, #8]
2000694c:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Check the sign of block destination address offset value */
    if (pConfigRepeatBlock->BlkDestAddrOffset < 0)
2000694e:	683b      	ldr	r3, [r7, #0]
20006950:	691b      	ldr	r3, [r3, #16]
20006952:	2b00      	cmp	r3, #0
20006954:	da0b      	bge.n	2000696e <HAL_DMAEx_ConfigRepeatBlock+0xac>
    {
      /* Store block destination address offset configuration (signed case) */
      tmpreg1 |= DMA_CBR1_BRDDEC;
20006956:	68fb      	ldr	r3, [r7, #12]
20006958:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
2000695c:	60fb      	str	r3, [r7, #12]
      tmpreg2 = (uint32_t)(- pConfigRepeatBlock->BlkDestAddrOffset);
2000695e:	683b      	ldr	r3, [r7, #0]
20006960:	691b      	ldr	r3, [r3, #16]
20006962:	425b      	negs	r3, r3
20006964:	60bb      	str	r3, [r7, #8]
      tmpreg2 = tmpreg2 << DMA_CBR2_BRDAO_Pos;
20006966:	68bb      	ldr	r3, [r7, #8]
20006968:	041b      	lsls	r3, r3, #16
2000696a:	60bb      	str	r3, [r7, #8]
2000696c:	e003      	b.n	20006976 <HAL_DMAEx_ConfigRepeatBlock+0xb4>
    }
    else
    {
      /* Store block destination address offset configuration (unsigned case) */
      tmpreg2 = ((uint32_t)pConfigRepeatBlock->BlkDestAddrOffset << DMA_CBR2_BRDAO_Pos);
2000696e:	683b      	ldr	r3, [r7, #0]
20006970:	691b      	ldr	r3, [r3, #16]
20006972:	041b      	lsls	r3, r3, #16
20006974:	60bb      	str	r3, [r7, #8]
    }

    /* Check the sign of block source address offset value */
    if (pConfigRepeatBlock->BlkSrcAddrOffset < 0)
20006976:	683b      	ldr	r3, [r7, #0]
20006978:	68db      	ldr	r3, [r3, #12]
2000697a:	2b00      	cmp	r3, #0
2000697c:	da0b      	bge.n	20006996 <HAL_DMAEx_ConfigRepeatBlock+0xd4>
    {
      /* Store block source address offset configuration (signed case) */
      tmpreg1 |= DMA_CBR1_BRSDEC;
2000697e:	68fb      	ldr	r3, [r7, #12]
20006980:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
20006984:	60fb      	str	r3, [r7, #12]
      tmpreg2 |= (uint32_t)(- pConfigRepeatBlock->BlkSrcAddrOffset);
20006986:	683b      	ldr	r3, [r7, #0]
20006988:	68db      	ldr	r3, [r3, #12]
2000698a:	425b      	negs	r3, r3
2000698c:	461a      	mov	r2, r3
2000698e:	68bb      	ldr	r3, [r7, #8]
20006990:	4313      	orrs	r3, r2
20006992:	60bb      	str	r3, [r7, #8]
20006994:	e005      	b.n	200069a2 <HAL_DMAEx_ConfigRepeatBlock+0xe0>
    }
    else
    {
      /* Store block source address offset configuration (unsigned case) */
      tmpreg2 |= (uint32_t)pConfigRepeatBlock->BlkSrcAddrOffset;
20006996:	683b      	ldr	r3, [r7, #0]
20006998:	68db      	ldr	r3, [r3, #12]
2000699a:	461a      	mov	r2, r3
2000699c:	68bb      	ldr	r3, [r7, #8]
2000699e:	4313      	orrs	r3, r2
200069a0:	60bb      	str	r3, [r7, #8]
    }

    /* Write DMA Channel block register 2 (CBR2) */
    WRITE_REG(hdma->Instance->CBR2, tmpreg2);
200069a2:	687b      	ldr	r3, [r7, #4]
200069a4:	681b      	ldr	r3, [r3, #0]
200069a6:	68ba      	ldr	r2, [r7, #8]
200069a8:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Write DMA Channel block register 1 (CBR1) */
    WRITE_REG(hdma->Instance->CBR1, tmpreg1);
200069aa:	687b      	ldr	r3, [r7, #4]
200069ac:	681b      	ldr	r3, [r3, #0]
200069ae:	68fa      	ldr	r2, [r7, #12]
200069b0:	649a      	str	r2, [r3, #72]	@ 0x48
    __HAL_UNLOCK(hdma);

    return HAL_ERROR;
  }

  return HAL_OK;
200069b2:	2300      	movs	r3, #0
200069b4:	e007      	b.n	200069c6 <HAL_DMAEx_ConfigRepeatBlock+0x104>
    hdma->ErrorCode = HAL_DMA_ERROR_BUSY;
200069b6:	687b      	ldr	r3, [r7, #4]
200069b8:	2240      	movs	r2, #64	@ 0x40
200069ba:	659a      	str	r2, [r3, #88]	@ 0x58
    __HAL_UNLOCK(hdma);
200069bc:	687b      	ldr	r3, [r7, #4]
200069be:	2200      	movs	r2, #0
200069c0:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
    return HAL_ERROR;
200069c4:	2301      	movs	r3, #1
}
200069c6:	4618      	mov	r0, r3
200069c8:	3714      	adds	r7, #20
200069ca:	46bd      	mov	sp, r7
200069cc:	f85d 7b04 	ldr.w	r7, [sp], #4
200069d0:	4770      	bx	lr

200069d2 <HAL_DMAEx_Suspend>:
  *         a channel is suspended while a data transfer is ongoing, the current data will be transferred and the
  *         channel will be effectively suspended only after the transfer of this single/burst data is finished.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_DMAEx_Suspend(DMA_HandleTypeDef *const hdma)
{
200069d2:	b580      	push	{r7, lr}
200069d4:	b084      	sub	sp, #16
200069d6:	af00      	add	r7, sp, #0
200069d8:	6078      	str	r0, [r7, #4]
  /* Get tick number */
  uint32_t tickstart = HAL_GetTick();
200069da:	f7fc f869 	bl	20002ab0 <HAL_GetTick>
200069de:	60f8      	str	r0, [r7, #12]

  /* Check the DMA peripheral handle */
  if (hdma == NULL)
200069e0:	687b      	ldr	r3, [r7, #4]
200069e2:	2b00      	cmp	r3, #0
200069e4:	d101      	bne.n	200069ea <HAL_DMAEx_Suspend+0x18>
  {
    return HAL_ERROR;
200069e6:	2301      	movs	r3, #1
200069e8:	e03a      	b.n	20006a60 <HAL_DMAEx_Suspend+0x8e>
  }

  /* Check DMA channel state */
  if (hdma->State != HAL_DMA_STATE_BUSY)
200069ea:	687b      	ldr	r3, [r7, #4]
200069ec:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
200069f0:	b2db      	uxtb	r3, r3
200069f2:	2b02      	cmp	r3, #2
200069f4:	d008      	beq.n	20006a08 <HAL_DMAEx_Suspend+0x36>
  {
    /* Update the DMA channel error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
200069f6:	687b      	ldr	r3, [r7, #4]
200069f8:	2220      	movs	r2, #32
200069fa:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Process unlocked */
    __HAL_UNLOCK(hdma);
200069fc:	687b      	ldr	r3, [r7, #4]
200069fe:	2200      	movs	r2, #0
20006a00:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c

    return HAL_ERROR;
20006a04:	2301      	movs	r3, #1
20006a06:	e02b      	b.n	20006a60 <HAL_DMAEx_Suspend+0x8e>
  }
  else
  {
    /* Suspend the channel */
    hdma->Instance->CCR |= DMA_CCR_SUSP;
20006a08:	687b      	ldr	r3, [r7, #4]
20006a0a:	681b      	ldr	r3, [r3, #0]
20006a0c:	695a      	ldr	r2, [r3, #20]
20006a0e:	687b      	ldr	r3, [r7, #4]
20006a10:	681b      	ldr	r3, [r3, #0]
20006a12:	f042 0204 	orr.w	r2, r2, #4
20006a16:	615a      	str	r2, [r3, #20]

    /* Check if the DMA channel is suspended */
    while ((hdma->Instance->CSR & DMA_CSR_SUSPF) == 0U)
20006a18:	e016      	b.n	20006a48 <HAL_DMAEx_Suspend+0x76>
    {
      /* Check for the timeout */
      if ((HAL_GetTick() - tickstart) > HAL_TIMEOUT_DMA_ABORT)
20006a1a:	f7fc f849 	bl	20002ab0 <HAL_GetTick>
20006a1e:	4602      	mov	r2, r0
20006a20:	68fb      	ldr	r3, [r7, #12]
20006a22:	1ad3      	subs	r3, r2, r3
20006a24:	2b05      	cmp	r3, #5
20006a26:	d90f      	bls.n	20006a48 <HAL_DMAEx_Suspend+0x76>
      {
        /* Update the DMA channel error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_TIMEOUT;
20006a28:	687b      	ldr	r3, [r7, #4]
20006a2a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
20006a2c:	f043 0210 	orr.w	r2, r3, #16
20006a30:	687b      	ldr	r3, [r7, #4]
20006a32:	659a      	str	r2, [r3, #88]	@ 0x58

        /* Update the DMA channel state */
        hdma->State = HAL_DMA_STATE_ERROR;
20006a34:	687b      	ldr	r3, [r7, #4]
20006a36:	2203      	movs	r2, #3
20006a38:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
20006a3c:	687b      	ldr	r3, [r7, #4]
20006a3e:	2200      	movs	r2, #0
20006a40:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c

        return HAL_ERROR;
20006a44:	2301      	movs	r3, #1
20006a46:	e00b      	b.n	20006a60 <HAL_DMAEx_Suspend+0x8e>
    while ((hdma->Instance->CSR & DMA_CSR_SUSPF) == 0U)
20006a48:	687b      	ldr	r3, [r7, #4]
20006a4a:	681b      	ldr	r3, [r3, #0]
20006a4c:	691b      	ldr	r3, [r3, #16]
20006a4e:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
20006a52:	2b00      	cmp	r3, #0
20006a54:	d0e1      	beq.n	20006a1a <HAL_DMAEx_Suspend+0x48>
      }
    }

    /* Update the DMA channel state */
    hdma->State = HAL_DMA_STATE_SUSPEND;
20006a56:	687b      	ldr	r3, [r7, #4]
20006a58:	2205      	movs	r2, #5
20006a5a:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54
  }

  return HAL_OK;
20006a5e:	2300      	movs	r3, #0
}
20006a60:	4618      	mov	r0, r3
20006a62:	3710      	adds	r7, #16
20006a64:	46bd      	mov	sp, r7
20006a66:	bd80      	pop	{r7, pc}

20006a68 <HAL_DMAEx_Suspend_IT>:
  * @param  hdma : Pointer to a DMA_HandleTypeDef structure that contains the configuration information for the
  *                specified DMA Channel.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_DMAEx_Suspend_IT(DMA_HandleTypeDef *const hdma)
{
20006a68:	b480      	push	{r7}
20006a6a:	b083      	sub	sp, #12
20006a6c:	af00      	add	r7, sp, #0
20006a6e:	6078      	str	r0, [r7, #4]
  /* Check the DMA peripheral handle parameter */
  if (hdma == NULL)
20006a70:	687b      	ldr	r3, [r7, #4]
20006a72:	2b00      	cmp	r3, #0
20006a74:	d101      	bne.n	20006a7a <HAL_DMAEx_Suspend_IT+0x12>
  {
    return HAL_ERROR;
20006a76:	2301      	movs	r3, #1
20006a78:	e019      	b.n	20006aae <HAL_DMAEx_Suspend_IT+0x46>
  }

  /* Check DMA channel state */
  if (hdma->State != HAL_DMA_STATE_BUSY)
20006a7a:	687b      	ldr	r3, [r7, #4]
20006a7c:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
20006a80:	b2db      	uxtb	r3, r3
20006a82:	2b02      	cmp	r3, #2
20006a84:	d008      	beq.n	20006a98 <HAL_DMAEx_Suspend_IT+0x30>
  {
    /* Update the DMA channel error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
20006a86:	687b      	ldr	r3, [r7, #4]
20006a88:	2220      	movs	r2, #32
20006a8a:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Process unlocked */
    __HAL_UNLOCK(hdma);
20006a8c:	687b      	ldr	r3, [r7, #4]
20006a8e:	2200      	movs	r2, #0
20006a90:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c

    return HAL_ERROR;
20006a94:	2301      	movs	r3, #1
20006a96:	e00a      	b.n	20006aae <HAL_DMAEx_Suspend_IT+0x46>
  }
  else
  {
    /* Suspend the DMA channel and activate suspend interrupt */
    hdma->Instance->CCR |= (DMA_CCR_SUSP | DMA_CCR_SUSPIE);
20006a98:	687b      	ldr	r3, [r7, #4]
20006a9a:	681b      	ldr	r3, [r3, #0]
20006a9c:	695b      	ldr	r3, [r3, #20]
20006a9e:	687a      	ldr	r2, [r7, #4]
20006aa0:	6812      	ldr	r2, [r2, #0]
20006aa2:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
20006aa6:	f043 0304 	orr.w	r3, r3, #4
20006aaa:	6153      	str	r3, [r2, #20]
  }

  return HAL_OK;
20006aac:	2300      	movs	r3, #0
}
20006aae:	4618      	mov	r0, r3
20006ab0:	370c      	adds	r7, #12
20006ab2:	46bd      	mov	sp, r7
20006ab4:	f85d 7b04 	ldr.w	r7, [sp], #4
20006ab8:	4770      	bx	lr

20006aba <HAL_DMAEx_Resume>:
  * @param  hdma : Pointer to a DMA_HandleTypeDef structure that contains the configuration information for the
  *                specified DMA Channel.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_DMAEx_Resume(DMA_HandleTypeDef *const hdma)
{
20006aba:	b480      	push	{r7}
20006abc:	b083      	sub	sp, #12
20006abe:	af00      	add	r7, sp, #0
20006ac0:	6078      	str	r0, [r7, #4]
  /* Check the DMA peripheral handle parameter */
  if (hdma == NULL)
20006ac2:	687b      	ldr	r3, [r7, #4]
20006ac4:	2b00      	cmp	r3, #0
20006ac6:	d101      	bne.n	20006acc <HAL_DMAEx_Resume+0x12>
  {
    return HAL_ERROR;
20006ac8:	2301      	movs	r3, #1
20006aca:	e023      	b.n	20006b14 <HAL_DMAEx_Resume+0x5a>
  }

  /* Check DMA channel state */
  if (hdma->State != HAL_DMA_STATE_SUSPEND)
20006acc:	687b      	ldr	r3, [r7, #4]
20006ace:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
20006ad2:	b2db      	uxtb	r3, r3
20006ad4:	2b05      	cmp	r3, #5
20006ad6:	d008      	beq.n	20006aea <HAL_DMAEx_Resume+0x30>
  {
    /* Update the DMA channel error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
20006ad8:	687b      	ldr	r3, [r7, #4]
20006ada:	2220      	movs	r2, #32
20006adc:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Process unlocked */
    __HAL_UNLOCK(hdma);
20006ade:	687b      	ldr	r3, [r7, #4]
20006ae0:	2200      	movs	r2, #0
20006ae2:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c

    return HAL_ERROR;
20006ae6:	2301      	movs	r3, #1
20006ae8:	e014      	b.n	20006b14 <HAL_DMAEx_Resume+0x5a>
  }
  else
  {
    /* Resume the DMA channel */
    hdma->Instance->CCR &= (~DMA_CCR_SUSP);
20006aea:	687b      	ldr	r3, [r7, #4]
20006aec:	681b      	ldr	r3, [r3, #0]
20006aee:	695a      	ldr	r2, [r3, #20]
20006af0:	687b      	ldr	r3, [r7, #4]
20006af2:	681b      	ldr	r3, [r3, #0]
20006af4:	f022 0204 	bic.w	r2, r2, #4
20006af8:	615a      	str	r2, [r3, #20]

    /* Clear the suspend flag */
    hdma->Instance->CFCR |= DMA_CFCR_SUSPF;
20006afa:	687b      	ldr	r3, [r7, #4]
20006afc:	681b      	ldr	r3, [r3, #0]
20006afe:	68da      	ldr	r2, [r3, #12]
20006b00:	687b      	ldr	r3, [r7, #4]
20006b02:	681b      	ldr	r3, [r3, #0]
20006b04:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
20006b08:	60da      	str	r2, [r3, #12]

    /* Update the DMA channel state */
    hdma->State = HAL_DMA_STATE_BUSY;
20006b0a:	687b      	ldr	r3, [r7, #4]
20006b0c:	2202      	movs	r2, #2
20006b0e:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54
  }

  return HAL_OK;
20006b12:	2300      	movs	r3, #0
}
20006b14:	4618      	mov	r0, r3
20006b16:	370c      	adds	r7, #12
20006b18:	46bd      	mov	sp, r7
20006b1a:	f85d 7b04 	ldr.w	r7, [sp], #4
20006b1e:	4770      	bx	lr

20006b20 <HAL_DMAEx_GetFifoLevel>:
  * @param  hdma : Pointer to a DMA_HandleTypeDef structure that contains the configuration information for the
  *                specified DMA Channel.
  * @retval Returns the number of available beats in FIFO.
  */
uint32_t HAL_DMAEx_GetFifoLevel(DMA_HandleTypeDef const *const hdma)
{
20006b20:	b480      	push	{r7}
20006b22:	b083      	sub	sp, #12
20006b24:	af00      	add	r7, sp, #0
20006b26:	6078      	str	r0, [r7, #4]
  return ((hdma->Instance->CSR & DMA_CSR_FIFOL) >> DMA_CSR_FIFOL_Pos);
20006b28:	687b      	ldr	r3, [r7, #4]
20006b2a:	681b      	ldr	r3, [r3, #0]
20006b2c:	691b      	ldr	r3, [r3, #16]
20006b2e:	0c1b      	lsrs	r3, r3, #16
20006b30:	b2db      	uxtb	r3, r3
}
20006b32:	4618      	mov	r0, r3
20006b34:	370c      	adds	r7, #12
20006b36:	46bd      	mov	sp, r7
20006b38:	f85d 7b04 	ldr.w	r7, [sp], #4
20006b3c:	4770      	bx	lr
	...

20006b40 <DMA_List_Init>:
  * @param  hdma : pointer to a DMA_HandleTypeDef structure that contains the configuration information for the
  *                specified DMA Channel.
  * @retval None.
  */
static void DMA_List_Init(DMA_HandleTypeDef const *const hdma)
{
20006b40:	b480      	push	{r7}
20006b42:	b085      	sub	sp, #20
20006b44:	af00      	add	r7, sp, #0
20006b46:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  /* Prepare DMA Channel Control Register (CCR) value */
  tmpreg = hdma->InitLinkedList.Priority | hdma->InitLinkedList.LinkStepMode;
20006b48:	687b      	ldr	r3, [r7, #4]
20006b4a:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
20006b4c:	687b      	ldr	r3, [r7, #4]
20006b4e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
20006b50:	4313      	orrs	r3, r2
20006b52:	60fb      	str	r3, [r7, #12]

  /* Check DMA channel instance */
  if (IS_GPDMA_INSTANCE(hdma->Instance) != 0U)
20006b54:	687b      	ldr	r3, [r7, #4]
20006b56:	681b      	ldr	r3, [r3, #0]
20006b58:	4a85      	ldr	r2, [pc, #532]	@ (20006d70 <DMA_List_Init+0x230>)
20006b5a:	4293      	cmp	r3, r2
20006b5c:	f000 80a0 	beq.w	20006ca0 <DMA_List_Init+0x160>
20006b60:	687b      	ldr	r3, [r7, #4]
20006b62:	681b      	ldr	r3, [r3, #0]
20006b64:	4a83      	ldr	r2, [pc, #524]	@ (20006d74 <DMA_List_Init+0x234>)
20006b66:	4293      	cmp	r3, r2
20006b68:	f000 809a 	beq.w	20006ca0 <DMA_List_Init+0x160>
20006b6c:	687b      	ldr	r3, [r7, #4]
20006b6e:	681b      	ldr	r3, [r3, #0]
20006b70:	4a81      	ldr	r2, [pc, #516]	@ (20006d78 <DMA_List_Init+0x238>)
20006b72:	4293      	cmp	r3, r2
20006b74:	f000 8094 	beq.w	20006ca0 <DMA_List_Init+0x160>
20006b78:	687b      	ldr	r3, [r7, #4]
20006b7a:	681b      	ldr	r3, [r3, #0]
20006b7c:	4a7f      	ldr	r2, [pc, #508]	@ (20006d7c <DMA_List_Init+0x23c>)
20006b7e:	4293      	cmp	r3, r2
20006b80:	f000 808e 	beq.w	20006ca0 <DMA_List_Init+0x160>
20006b84:	687b      	ldr	r3, [r7, #4]
20006b86:	681b      	ldr	r3, [r3, #0]
20006b88:	4a7d      	ldr	r2, [pc, #500]	@ (20006d80 <DMA_List_Init+0x240>)
20006b8a:	4293      	cmp	r3, r2
20006b8c:	f000 8088 	beq.w	20006ca0 <DMA_List_Init+0x160>
20006b90:	687b      	ldr	r3, [r7, #4]
20006b92:	681b      	ldr	r3, [r3, #0]
20006b94:	4a7b      	ldr	r2, [pc, #492]	@ (20006d84 <DMA_List_Init+0x244>)
20006b96:	4293      	cmp	r3, r2
20006b98:	f000 8082 	beq.w	20006ca0 <DMA_List_Init+0x160>
20006b9c:	687b      	ldr	r3, [r7, #4]
20006b9e:	681b      	ldr	r3, [r3, #0]
20006ba0:	4a79      	ldr	r2, [pc, #484]	@ (20006d88 <DMA_List_Init+0x248>)
20006ba2:	4293      	cmp	r3, r2
20006ba4:	d07c      	beq.n	20006ca0 <DMA_List_Init+0x160>
20006ba6:	687b      	ldr	r3, [r7, #4]
20006ba8:	681b      	ldr	r3, [r3, #0]
20006baa:	4a78      	ldr	r2, [pc, #480]	@ (20006d8c <DMA_List_Init+0x24c>)
20006bac:	4293      	cmp	r3, r2
20006bae:	d077      	beq.n	20006ca0 <DMA_List_Init+0x160>
20006bb0:	687b      	ldr	r3, [r7, #4]
20006bb2:	681b      	ldr	r3, [r3, #0]
20006bb4:	4a76      	ldr	r2, [pc, #472]	@ (20006d90 <DMA_List_Init+0x250>)
20006bb6:	4293      	cmp	r3, r2
20006bb8:	d072      	beq.n	20006ca0 <DMA_List_Init+0x160>
20006bba:	687b      	ldr	r3, [r7, #4]
20006bbc:	681b      	ldr	r3, [r3, #0]
20006bbe:	4a75      	ldr	r2, [pc, #468]	@ (20006d94 <DMA_List_Init+0x254>)
20006bc0:	4293      	cmp	r3, r2
20006bc2:	d06d      	beq.n	20006ca0 <DMA_List_Init+0x160>
20006bc4:	687b      	ldr	r3, [r7, #4]
20006bc6:	681b      	ldr	r3, [r3, #0]
20006bc8:	4a73      	ldr	r2, [pc, #460]	@ (20006d98 <DMA_List_Init+0x258>)
20006bca:	4293      	cmp	r3, r2
20006bcc:	d068      	beq.n	20006ca0 <DMA_List_Init+0x160>
20006bce:	687b      	ldr	r3, [r7, #4]
20006bd0:	681b      	ldr	r3, [r3, #0]
20006bd2:	4a72      	ldr	r2, [pc, #456]	@ (20006d9c <DMA_List_Init+0x25c>)
20006bd4:	4293      	cmp	r3, r2
20006bd6:	d063      	beq.n	20006ca0 <DMA_List_Init+0x160>
20006bd8:	687b      	ldr	r3, [r7, #4]
20006bda:	681b      	ldr	r3, [r3, #0]
20006bdc:	4a70      	ldr	r2, [pc, #448]	@ (20006da0 <DMA_List_Init+0x260>)
20006bde:	4293      	cmp	r3, r2
20006be0:	d05e      	beq.n	20006ca0 <DMA_List_Init+0x160>
20006be2:	687b      	ldr	r3, [r7, #4]
20006be4:	681b      	ldr	r3, [r3, #0]
20006be6:	4a6f      	ldr	r2, [pc, #444]	@ (20006da4 <DMA_List_Init+0x264>)
20006be8:	4293      	cmp	r3, r2
20006bea:	d059      	beq.n	20006ca0 <DMA_List_Init+0x160>
20006bec:	687b      	ldr	r3, [r7, #4]
20006bee:	681b      	ldr	r3, [r3, #0]
20006bf0:	4a6d      	ldr	r2, [pc, #436]	@ (20006da8 <DMA_List_Init+0x268>)
20006bf2:	4293      	cmp	r3, r2
20006bf4:	d054      	beq.n	20006ca0 <DMA_List_Init+0x160>
20006bf6:	687b      	ldr	r3, [r7, #4]
20006bf8:	681b      	ldr	r3, [r3, #0]
20006bfa:	4a6c      	ldr	r2, [pc, #432]	@ (20006dac <DMA_List_Init+0x26c>)
20006bfc:	4293      	cmp	r3, r2
20006bfe:	d04f      	beq.n	20006ca0 <DMA_List_Init+0x160>
20006c00:	687b      	ldr	r3, [r7, #4]
20006c02:	681b      	ldr	r3, [r3, #0]
20006c04:	4a6a      	ldr	r2, [pc, #424]	@ (20006db0 <DMA_List_Init+0x270>)
20006c06:	4293      	cmp	r3, r2
20006c08:	d04a      	beq.n	20006ca0 <DMA_List_Init+0x160>
20006c0a:	687b      	ldr	r3, [r7, #4]
20006c0c:	681b      	ldr	r3, [r3, #0]
20006c0e:	4a69      	ldr	r2, [pc, #420]	@ (20006db4 <DMA_List_Init+0x274>)
20006c10:	4293      	cmp	r3, r2
20006c12:	d045      	beq.n	20006ca0 <DMA_List_Init+0x160>
20006c14:	687b      	ldr	r3, [r7, #4]
20006c16:	681b      	ldr	r3, [r3, #0]
20006c18:	4a67      	ldr	r2, [pc, #412]	@ (20006db8 <DMA_List_Init+0x278>)
20006c1a:	4293      	cmp	r3, r2
20006c1c:	d040      	beq.n	20006ca0 <DMA_List_Init+0x160>
20006c1e:	687b      	ldr	r3, [r7, #4]
20006c20:	681b      	ldr	r3, [r3, #0]
20006c22:	4a66      	ldr	r2, [pc, #408]	@ (20006dbc <DMA_List_Init+0x27c>)
20006c24:	4293      	cmp	r3, r2
20006c26:	d03b      	beq.n	20006ca0 <DMA_List_Init+0x160>
20006c28:	687b      	ldr	r3, [r7, #4]
20006c2a:	681b      	ldr	r3, [r3, #0]
20006c2c:	4a64      	ldr	r2, [pc, #400]	@ (20006dc0 <DMA_List_Init+0x280>)
20006c2e:	4293      	cmp	r3, r2
20006c30:	d036      	beq.n	20006ca0 <DMA_List_Init+0x160>
20006c32:	687b      	ldr	r3, [r7, #4]
20006c34:	681b      	ldr	r3, [r3, #0]
20006c36:	4a63      	ldr	r2, [pc, #396]	@ (20006dc4 <DMA_List_Init+0x284>)
20006c38:	4293      	cmp	r3, r2
20006c3a:	d031      	beq.n	20006ca0 <DMA_List_Init+0x160>
20006c3c:	687b      	ldr	r3, [r7, #4]
20006c3e:	681b      	ldr	r3, [r3, #0]
20006c40:	4a61      	ldr	r2, [pc, #388]	@ (20006dc8 <DMA_List_Init+0x288>)
20006c42:	4293      	cmp	r3, r2
20006c44:	d02c      	beq.n	20006ca0 <DMA_List_Init+0x160>
20006c46:	687b      	ldr	r3, [r7, #4]
20006c48:	681b      	ldr	r3, [r3, #0]
20006c4a:	4a60      	ldr	r2, [pc, #384]	@ (20006dcc <DMA_List_Init+0x28c>)
20006c4c:	4293      	cmp	r3, r2
20006c4e:	d027      	beq.n	20006ca0 <DMA_List_Init+0x160>
20006c50:	687b      	ldr	r3, [r7, #4]
20006c52:	681b      	ldr	r3, [r3, #0]
20006c54:	4a5e      	ldr	r2, [pc, #376]	@ (20006dd0 <DMA_List_Init+0x290>)
20006c56:	4293      	cmp	r3, r2
20006c58:	d022      	beq.n	20006ca0 <DMA_List_Init+0x160>
20006c5a:	687b      	ldr	r3, [r7, #4]
20006c5c:	681b      	ldr	r3, [r3, #0]
20006c5e:	4a5d      	ldr	r2, [pc, #372]	@ (20006dd4 <DMA_List_Init+0x294>)
20006c60:	4293      	cmp	r3, r2
20006c62:	d01d      	beq.n	20006ca0 <DMA_List_Init+0x160>
20006c64:	687b      	ldr	r3, [r7, #4]
20006c66:	681b      	ldr	r3, [r3, #0]
20006c68:	4a5b      	ldr	r2, [pc, #364]	@ (20006dd8 <DMA_List_Init+0x298>)
20006c6a:	4293      	cmp	r3, r2
20006c6c:	d018      	beq.n	20006ca0 <DMA_List_Init+0x160>
20006c6e:	687b      	ldr	r3, [r7, #4]
20006c70:	681b      	ldr	r3, [r3, #0]
20006c72:	4a5a      	ldr	r2, [pc, #360]	@ (20006ddc <DMA_List_Init+0x29c>)
20006c74:	4293      	cmp	r3, r2
20006c76:	d013      	beq.n	20006ca0 <DMA_List_Init+0x160>
20006c78:	687b      	ldr	r3, [r7, #4]
20006c7a:	681b      	ldr	r3, [r3, #0]
20006c7c:	4a58      	ldr	r2, [pc, #352]	@ (20006de0 <DMA_List_Init+0x2a0>)
20006c7e:	4293      	cmp	r3, r2
20006c80:	d00e      	beq.n	20006ca0 <DMA_List_Init+0x160>
20006c82:	687b      	ldr	r3, [r7, #4]
20006c84:	681b      	ldr	r3, [r3, #0]
20006c86:	4a57      	ldr	r2, [pc, #348]	@ (20006de4 <DMA_List_Init+0x2a4>)
20006c88:	4293      	cmp	r3, r2
20006c8a:	d009      	beq.n	20006ca0 <DMA_List_Init+0x160>
20006c8c:	687b      	ldr	r3, [r7, #4]
20006c8e:	681b      	ldr	r3, [r3, #0]
20006c90:	4a55      	ldr	r2, [pc, #340]	@ (20006de8 <DMA_List_Init+0x2a8>)
20006c92:	4293      	cmp	r3, r2
20006c94:	d004      	beq.n	20006ca0 <DMA_List_Init+0x160>
20006c96:	687b      	ldr	r3, [r7, #4]
20006c98:	681b      	ldr	r3, [r3, #0]
20006c9a:	4a54      	ldr	r2, [pc, #336]	@ (20006dec <DMA_List_Init+0x2ac>)
20006c9c:	4293      	cmp	r3, r2
20006c9e:	d101      	bne.n	20006ca4 <DMA_List_Init+0x164>
20006ca0:	2301      	movs	r3, #1
20006ca2:	e000      	b.n	20006ca6 <DMA_List_Init+0x166>
20006ca4:	2300      	movs	r3, #0
20006ca6:	2b00      	cmp	r3, #0
20006ca8:	d004      	beq.n	20006cb4 <DMA_List_Init+0x174>
  {
    tmpreg |= hdma->InitLinkedList.LinkAllocatedPort;
20006caa:	687b      	ldr	r3, [r7, #4]
20006cac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
20006cae:	68fa      	ldr	r2, [r7, #12]
20006cb0:	4313      	orrs	r3, r2
20006cb2:	60fb      	str	r3, [r7, #12]
  }

  /* Write DMA Channel Control Register (CCR) */
  MODIFY_REG(hdma->Instance->CCR, DMA_CCR_PRIO | DMA_CCR_LAP | DMA_CCR_LSM, tmpreg);
20006cb4:	687b      	ldr	r3, [r7, #4]
20006cb6:	681b      	ldr	r3, [r3, #0]
20006cb8:	695b      	ldr	r3, [r3, #20]
20006cba:	f423 0143 	bic.w	r1, r3, #12779520	@ 0xc30000
20006cbe:	687b      	ldr	r3, [r7, #4]
20006cc0:	681b      	ldr	r3, [r3, #0]
20006cc2:	68fa      	ldr	r2, [r7, #12]
20006cc4:	430a      	orrs	r2, r1
20006cc6:	615a      	str	r2, [r3, #20]

  /* Write DMA Channel Control Register (CTR1) */
  WRITE_REG(hdma->Instance->CTR1, 0U);
20006cc8:	687b      	ldr	r3, [r7, #4]
20006cca:	681b      	ldr	r3, [r3, #0]
20006ccc:	2200      	movs	r2, #0
20006cce:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write DMA Channel Control Register (CTR2) */
  WRITE_REG(hdma->Instance->CTR2, hdma->InitLinkedList.TransferEventMode);
20006cd0:	687b      	ldr	r3, [r7, #4]
20006cd2:	681b      	ldr	r3, [r3, #0]
20006cd4:	687a      	ldr	r2, [r7, #4]
20006cd6:	6c52      	ldr	r2, [r2, #68]	@ 0x44
20006cd8:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Write DMA Channel Control Register (CBR1) */
  WRITE_REG(hdma->Instance->CBR1, 0U);
20006cda:	687b      	ldr	r3, [r7, #4]
20006cdc:	681b      	ldr	r3, [r3, #0]
20006cde:	2200      	movs	r2, #0
20006ce0:	649a      	str	r2, [r3, #72]	@ 0x48

  /* Write DMA Channel Control Register (CSAR) */
  WRITE_REG(hdma->Instance->CSAR, 0U);
20006ce2:	687b      	ldr	r3, [r7, #4]
20006ce4:	681b      	ldr	r3, [r3, #0]
20006ce6:	2200      	movs	r2, #0
20006ce8:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Write DMA Channel Control Register (CDAR) */
  WRITE_REG(hdma->Instance->CDAR, 0U);
20006cea:	687b      	ldr	r3, [r7, #4]
20006cec:	681b      	ldr	r3, [r3, #0]
20006cee:	2200      	movs	r2, #0
20006cf0:	651a      	str	r2, [r3, #80]	@ 0x50

  /* If 2D Addressing is supported by current channel */
  if (IS_DMA_2D_ADDRESSING_INSTANCE(hdma->Instance) != 0U)
20006cf2:	687b      	ldr	r3, [r7, #4]
20006cf4:	681b      	ldr	r3, [r3, #0]
20006cf6:	4a36      	ldr	r2, [pc, #216]	@ (20006dd0 <DMA_List_Init+0x290>)
20006cf8:	4293      	cmp	r3, r2
20006cfa:	d022      	beq.n	20006d42 <DMA_List_Init+0x202>
20006cfc:	687b      	ldr	r3, [r7, #4]
20006cfe:	681b      	ldr	r3, [r3, #0]
20006d00:	4a34      	ldr	r2, [pc, #208]	@ (20006dd4 <DMA_List_Init+0x294>)
20006d02:	4293      	cmp	r3, r2
20006d04:	d01d      	beq.n	20006d42 <DMA_List_Init+0x202>
20006d06:	687b      	ldr	r3, [r7, #4]
20006d08:	681b      	ldr	r3, [r3, #0]
20006d0a:	4a33      	ldr	r2, [pc, #204]	@ (20006dd8 <DMA_List_Init+0x298>)
20006d0c:	4293      	cmp	r3, r2
20006d0e:	d018      	beq.n	20006d42 <DMA_List_Init+0x202>
20006d10:	687b      	ldr	r3, [r7, #4]
20006d12:	681b      	ldr	r3, [r3, #0]
20006d14:	4a31      	ldr	r2, [pc, #196]	@ (20006ddc <DMA_List_Init+0x29c>)
20006d16:	4293      	cmp	r3, r2
20006d18:	d013      	beq.n	20006d42 <DMA_List_Init+0x202>
20006d1a:	687b      	ldr	r3, [r7, #4]
20006d1c:	681b      	ldr	r3, [r3, #0]
20006d1e:	4a30      	ldr	r2, [pc, #192]	@ (20006de0 <DMA_List_Init+0x2a0>)
20006d20:	4293      	cmp	r3, r2
20006d22:	d00e      	beq.n	20006d42 <DMA_List_Init+0x202>
20006d24:	687b      	ldr	r3, [r7, #4]
20006d26:	681b      	ldr	r3, [r3, #0]
20006d28:	4a2e      	ldr	r2, [pc, #184]	@ (20006de4 <DMA_List_Init+0x2a4>)
20006d2a:	4293      	cmp	r3, r2
20006d2c:	d009      	beq.n	20006d42 <DMA_List_Init+0x202>
20006d2e:	687b      	ldr	r3, [r7, #4]
20006d30:	681b      	ldr	r3, [r3, #0]
20006d32:	4a2d      	ldr	r2, [pc, #180]	@ (20006de8 <DMA_List_Init+0x2a8>)
20006d34:	4293      	cmp	r3, r2
20006d36:	d004      	beq.n	20006d42 <DMA_List_Init+0x202>
20006d38:	687b      	ldr	r3, [r7, #4]
20006d3a:	681b      	ldr	r3, [r3, #0]
20006d3c:	4a2b      	ldr	r2, [pc, #172]	@ (20006dec <DMA_List_Init+0x2ac>)
20006d3e:	4293      	cmp	r3, r2
20006d40:	d101      	bne.n	20006d46 <DMA_List_Init+0x206>
20006d42:	2301      	movs	r3, #1
20006d44:	e000      	b.n	20006d48 <DMA_List_Init+0x208>
20006d46:	2300      	movs	r3, #0
20006d48:	2b00      	cmp	r3, #0
20006d4a:	d007      	beq.n	20006d5c <DMA_List_Init+0x21c>
  {
    /* Write DMA Channel Control Register (CTR3) */
    WRITE_REG(hdma->Instance->CTR3, 0U);
20006d4c:	687b      	ldr	r3, [r7, #4]
20006d4e:	681b      	ldr	r3, [r3, #0]
20006d50:	2200      	movs	r2, #0
20006d52:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Write DMA Channel Control Register (CBR2) */
    WRITE_REG(hdma->Instance->CBR2, 0U);
20006d54:	687b      	ldr	r3, [r7, #4]
20006d56:	681b      	ldr	r3, [r3, #0]
20006d58:	2200      	movs	r2, #0
20006d5a:	659a      	str	r2, [r3, #88]	@ 0x58
  }

  /* Write DMA Channel linked-list address register (CLLR) */
  WRITE_REG(hdma->Instance->CLLR, 0U);
20006d5c:	687b      	ldr	r3, [r7, #4]
20006d5e:	681b      	ldr	r3, [r3, #0]
20006d60:	2200      	movs	r2, #0
20006d62:	67da      	str	r2, [r3, #124]	@ 0x7c
}
20006d64:	bf00      	nop
20006d66:	3714      	adds	r7, #20
20006d68:	46bd      	mov	sp, r7
20006d6a:	f85d 7b04 	ldr.w	r7, [sp], #4
20006d6e:	4770      	bx	lr
20006d70:	40020050 	.word	0x40020050
20006d74:	50020050 	.word	0x50020050
20006d78:	400200d0 	.word	0x400200d0
20006d7c:	500200d0 	.word	0x500200d0
20006d80:	40020150 	.word	0x40020150
20006d84:	50020150 	.word	0x50020150
20006d88:	400201d0 	.word	0x400201d0
20006d8c:	500201d0 	.word	0x500201d0
20006d90:	40020250 	.word	0x40020250
20006d94:	50020250 	.word	0x50020250
20006d98:	400202d0 	.word	0x400202d0
20006d9c:	500202d0 	.word	0x500202d0
20006da0:	40020350 	.word	0x40020350
20006da4:	50020350 	.word	0x50020350
20006da8:	400203d0 	.word	0x400203d0
20006dac:	500203d0 	.word	0x500203d0
20006db0:	40020450 	.word	0x40020450
20006db4:	50020450 	.word	0x50020450
20006db8:	400204d0 	.word	0x400204d0
20006dbc:	500204d0 	.word	0x500204d0
20006dc0:	40020550 	.word	0x40020550
20006dc4:	50020550 	.word	0x50020550
20006dc8:	400205d0 	.word	0x400205d0
20006dcc:	500205d0 	.word	0x500205d0
20006dd0:	40020650 	.word	0x40020650
20006dd4:	50020650 	.word	0x50020650
20006dd8:	400206d0 	.word	0x400206d0
20006ddc:	500206d0 	.word	0x500206d0
20006de0:	40020750 	.word	0x40020750
20006de4:	50020750 	.word	0x50020750
20006de8:	400207d0 	.word	0x400207d0
20006dec:	500207d0 	.word	0x500207d0

20006df0 <DMA_List_BuildNode>:
  *                       configurations.
  * @retval None.
  */
static void DMA_List_BuildNode(DMA_NodeConfTypeDef const *const pNodeConfig,
                               DMA_NodeTypeDef *const pNode)
{
20006df0:	b480      	push	{r7}
20006df2:	b085      	sub	sp, #20
20006df4:	af00      	add	r7, sp, #0
20006df6:	6078      	str	r0, [r7, #4]
20006df8:	6039      	str	r1, [r7, #0]
  int32_t blockoffset;

  /* Update CTR1 register value ***************************************************************************************/
  /* Prepare DMA channel transfer register (CTR1) value */
  pNode->LinkRegisters[NODE_CTR1_DEFAULT_OFFSET] = pNodeConfig->Init.DestInc                     |
20006dfa:	687b      	ldr	r3, [r7, #4]
20006dfc:	695a      	ldr	r2, [r3, #20]
                                                   pNodeConfig->Init.DestDataWidth               |
20006dfe:	687b      	ldr	r3, [r7, #4]
20006e00:	69db      	ldr	r3, [r3, #28]
  pNode->LinkRegisters[NODE_CTR1_DEFAULT_OFFSET] = pNodeConfig->Init.DestInc                     |
20006e02:	431a      	orrs	r2, r3
                                                   pNodeConfig->DataHandlingConfig.DataAlignment |
20006e04:	687b      	ldr	r3, [r7, #4]
20006e06:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
                                                   pNodeConfig->Init.DestDataWidth               |
20006e08:	431a      	orrs	r2, r3
                                                   pNodeConfig->Init.SrcInc                      |
20006e0a:	687b      	ldr	r3, [r7, #4]
20006e0c:	691b      	ldr	r3, [r3, #16]
                                                   pNodeConfig->DataHandlingConfig.DataAlignment |
20006e0e:	431a      	orrs	r2, r3
                                                   pNodeConfig->Init.SrcDataWidth;
20006e10:	687b      	ldr	r3, [r7, #4]
20006e12:	699b      	ldr	r3, [r3, #24]
                                                   pNodeConfig->Init.SrcInc                      |
20006e14:	431a      	orrs	r2, r3
  pNode->LinkRegisters[NODE_CTR1_DEFAULT_OFFSET] = pNodeConfig->Init.DestInc                     |
20006e16:	683b      	ldr	r3, [r7, #0]
20006e18:	601a      	str	r2, [r3, #0]
    pNode->LinkRegisters[NODE_CTR1_DEFAULT_OFFSET] |= DMA_CTR1_DSEC;
  }
#endif /* (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U) */

  /* Add parameters related to DMA configuration */
  if ((pNodeConfig->NodeType & DMA_CHANNEL_TYPE_GPDMA) == DMA_CHANNEL_TYPE_GPDMA)
20006e1a:	687b      	ldr	r3, [r7, #4]
20006e1c:	681b      	ldr	r3, [r3, #0]
20006e1e:	f003 0320 	and.w	r3, r3, #32
20006e22:	2b00      	cmp	r3, #0
20006e24:	d017      	beq.n	20006e56 <DMA_List_BuildNode+0x66>
  {
    /* Prepare DMA channel transfer register (CTR1) value */
    pNode->LinkRegisters[NODE_CTR1_DEFAULT_OFFSET] |=
20006e26:	683b      	ldr	r3, [r7, #0]
20006e28:	681a      	ldr	r2, [r3, #0]
      (pNodeConfig->Init.TransferAllocatedPort | pNodeConfig->DataHandlingConfig.DataExchange |
20006e2a:	687b      	ldr	r3, [r7, #4]
20006e2c:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
20006e2e:	687b      	ldr	r3, [r7, #4]
20006e30:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
20006e32:	4319      	orrs	r1, r3
       (((pNodeConfig->Init.DestBurstLength - 1U) << DMA_CTR1_DBL_1_Pos) & DMA_CTR1_DBL_1)    |
20006e34:	687b      	ldr	r3, [r7, #4]
20006e36:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
20006e38:	3b01      	subs	r3, #1
20006e3a:	051b      	lsls	r3, r3, #20
20006e3c:	f003 737c 	and.w	r3, r3, #66060288	@ 0x3f00000
      (pNodeConfig->Init.TransferAllocatedPort | pNodeConfig->DataHandlingConfig.DataExchange |
20006e40:	4319      	orrs	r1, r3
       (((pNodeConfig->Init.SrcBurstLength - 1U) << DMA_CTR1_SBL_1_Pos) & DMA_CTR1_SBL_1));
20006e42:	687b      	ldr	r3, [r7, #4]
20006e44:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
20006e46:	3b01      	subs	r3, #1
20006e48:	011b      	lsls	r3, r3, #4
20006e4a:	f403 737c 	and.w	r3, r3, #1008	@ 0x3f0
       (((pNodeConfig->Init.DestBurstLength - 1U) << DMA_CTR1_DBL_1_Pos) & DMA_CTR1_DBL_1)    |
20006e4e:	430b      	orrs	r3, r1
    pNode->LinkRegisters[NODE_CTR1_DEFAULT_OFFSET] |=
20006e50:	431a      	orrs	r2, r3
20006e52:	683b      	ldr	r3, [r7, #0]
20006e54:	601a      	str	r2, [r3, #0]
  /*********************************************************************************** CTR1 register value is updated */


  /* Update CTR2 register value ***************************************************************************************/
  /* Prepare DMA channel transfer register 2 (CTR2) value */
  pNode->LinkRegisters[NODE_CTR2_DEFAULT_OFFSET] = pNodeConfig->Init.TransferEventMode |
20006e56:	687b      	ldr	r3, [r7, #4]
20006e58:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
                                                   (pNodeConfig->Init.Request & (DMA_CTR2_REQSEL | DMA_CTR2_SWREQ));
20006e5a:	687b      	ldr	r3, [r7, #4]
20006e5c:	6859      	ldr	r1, [r3, #4]
20006e5e:	f240 237f 	movw	r3, #639	@ 0x27f
20006e62:	400b      	ands	r3, r1
  pNode->LinkRegisters[NODE_CTR2_DEFAULT_OFFSET] = pNodeConfig->Init.TransferEventMode |
20006e64:	431a      	orrs	r2, r3
20006e66:	683b      	ldr	r3, [r7, #0]
20006e68:	605a      	str	r2, [r3, #4]

  /* Check for memory to peripheral transfer */
  if ((pNodeConfig->Init.Direction) == DMA_MEMORY_TO_PERIPH)
20006e6a:	687b      	ldr	r3, [r7, #4]
20006e6c:	68db      	ldr	r3, [r3, #12]
20006e6e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
20006e72:	d10c      	bne.n	20006e8e <DMA_List_BuildNode+0x9e>
  {
    /* Check for GPDMA */
    if ((pNodeConfig->NodeType & DMA_CHANNEL_TYPE_GPDMA) == DMA_CHANNEL_TYPE_GPDMA)
20006e74:	687b      	ldr	r3, [r7, #4]
20006e76:	681b      	ldr	r3, [r3, #0]
20006e78:	f003 0320 	and.w	r3, r3, #32
20006e7c:	2b00      	cmp	r3, #0
20006e7e:	d011      	beq.n	20006ea4 <DMA_List_BuildNode+0xb4>
    {
      pNode->LinkRegisters[NODE_CTR2_DEFAULT_OFFSET] |= DMA_CTR2_DREQ;
20006e80:	683b      	ldr	r3, [r7, #0]
20006e82:	685b      	ldr	r3, [r3, #4]
20006e84:	f443 6280 	orr.w	r2, r3, #1024	@ 0x400
20006e88:	683b      	ldr	r3, [r7, #0]
20006e8a:	605a      	str	r2, [r3, #4]
20006e8c:	e00a      	b.n	20006ea4 <DMA_List_BuildNode+0xb4>
    }
  }
  /* Memory to memory transfer */
  else if ((pNodeConfig->Init.Direction) == DMA_MEMORY_TO_MEMORY)
20006e8e:	687b      	ldr	r3, [r7, #4]
20006e90:	68db      	ldr	r3, [r3, #12]
20006e92:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
20006e96:	d105      	bne.n	20006ea4 <DMA_List_BuildNode+0xb4>
  {
    pNode->LinkRegisters[NODE_CTR2_DEFAULT_OFFSET] |= DMA_CTR2_SWREQ;
20006e98:	683b      	ldr	r3, [r7, #0]
20006e9a:	685b      	ldr	r3, [r3, #4]
20006e9c:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
20006ea0:	683b      	ldr	r3, [r7, #0]
20006ea2:	605a      	str	r2, [r3, #4]
  {
    /* Prevent MISRA-C2012-Rule-15.7 */
  }

  /* Check if trigger feature is active */
  if (pNodeConfig->TriggerConfig.TriggerPolarity != DMA_TRIG_POLARITY_MASKED)
20006ea4:	687b      	ldr	r3, [r7, #4]
20006ea6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
20006ea8:	2b00      	cmp	r3, #0
20006eaa:	d00f      	beq.n	20006ecc <DMA_List_BuildNode+0xdc>
  {
    /* Prepare DMA channel transfer register 2 (CTR2) value */
    pNode->LinkRegisters[NODE_CTR2_DEFAULT_OFFSET] |=
20006eac:	683b      	ldr	r3, [r7, #0]
20006eae:	685a      	ldr	r2, [r3, #4]
      pNodeConfig->TriggerConfig.TriggerMode | pNodeConfig->TriggerConfig.TriggerPolarity |
20006eb0:	687b      	ldr	r3, [r7, #4]
20006eb2:	6c19      	ldr	r1, [r3, #64]	@ 0x40
20006eb4:	687b      	ldr	r3, [r7, #4]
20006eb6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
20006eb8:	4319      	orrs	r1, r3
      ((pNodeConfig->TriggerConfig.TriggerSelection << DMA_CTR2_TRIGSEL_Pos) & DMA_CTR2_TRIGSEL);
20006eba:	687b      	ldr	r3, [r7, #4]
20006ebc:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
20006ebe:	041b      	lsls	r3, r3, #16
20006ec0:	f403 137c 	and.w	r3, r3, #4128768	@ 0x3f0000
      pNodeConfig->TriggerConfig.TriggerMode | pNodeConfig->TriggerConfig.TriggerPolarity |
20006ec4:	430b      	orrs	r3, r1
    pNode->LinkRegisters[NODE_CTR2_DEFAULT_OFFSET] |=
20006ec6:	431a      	orrs	r2, r3
20006ec8:	683b      	ldr	r3, [r7, #0]
20006eca:	605a      	str	r2, [r3, #4]
  /*********************************************************************************** CTR2 register value is updated */


  /* Update CBR1 register value ***************************************************************************************/
  /* Prepare DMA channel block register 1 (CBR1) value */
  pNode->LinkRegisters[NODE_CBR1_DEFAULT_OFFSET] = (pNodeConfig->DataSize & DMA_CBR1_BNDT);
20006ecc:	687b      	ldr	r3, [r7, #4]
20006ece:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
20006ed0:	b29a      	uxth	r2, r3
20006ed2:	683b      	ldr	r3, [r7, #0]
20006ed4:	609a      	str	r2, [r3, #8]

  /* If 2D addressing is supported by the selected DMA channel */
  if ((pNodeConfig->NodeType & DMA_CHANNEL_TYPE_2D_ADDR) == DMA_CHANNEL_TYPE_2D_ADDR)
20006ed6:	687b      	ldr	r3, [r7, #4]
20006ed8:	681b      	ldr	r3, [r3, #0]
20006eda:	f003 0302 	and.w	r3, r3, #2
20006ede:	2b00      	cmp	r3, #0
20006ee0:	d04e      	beq.n	20006f80 <DMA_List_BuildNode+0x190>
  {
    /* Set the new CBR1 Register value */
    pNode->LinkRegisters[NODE_CBR1_DEFAULT_OFFSET] |=
20006ee2:	683b      	ldr	r3, [r7, #0]
20006ee4:	689a      	ldr	r2, [r3, #8]
      (((pNodeConfig->RepeatBlockConfig.RepeatCount - 1U) << DMA_CBR1_BRC_Pos) & DMA_CBR1_BRC);
20006ee6:	687b      	ldr	r3, [r7, #4]
20006ee8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
20006eea:	3b01      	subs	r3, #1
20006eec:	0419      	lsls	r1, r3, #16
20006eee:	4b67      	ldr	r3, [pc, #412]	@ (2000708c <DMA_List_BuildNode+0x29c>)
20006ef0:	400b      	ands	r3, r1
    pNode->LinkRegisters[NODE_CBR1_DEFAULT_OFFSET] |=
20006ef2:	431a      	orrs	r2, r3
20006ef4:	683b      	ldr	r3, [r7, #0]
20006ef6:	609a      	str	r2, [r3, #8]

    /* If the source address offset is negative, set SDEC bit */
    if (pNodeConfig->RepeatBlockConfig.SrcAddrOffset < 0)
20006ef8:	687b      	ldr	r3, [r7, #4]
20006efa:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
20006efc:	2b00      	cmp	r3, #0
20006efe:	da06      	bge.n	20006f0e <DMA_List_BuildNode+0x11e>
    {
      pNode->LinkRegisters[NODE_CBR1_DEFAULT_OFFSET] |= DMA_CBR1_SDEC;
20006f00:	683b      	ldr	r3, [r7, #0]
20006f02:	689b      	ldr	r3, [r3, #8]
20006f04:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
20006f08:	683b      	ldr	r3, [r7, #0]
20006f0a:	609a      	str	r2, [r3, #8]
20006f0c:	e005      	b.n	20006f1a <DMA_List_BuildNode+0x12a>
    }
    else
    {
      pNode->LinkRegisters[NODE_CBR1_DEFAULT_OFFSET] &= (~DMA_CBR1_SDEC);
20006f0e:	683b      	ldr	r3, [r7, #0]
20006f10:	689b      	ldr	r3, [r3, #8]
20006f12:	f023 5280 	bic.w	r2, r3, #268435456	@ 0x10000000
20006f16:	683b      	ldr	r3, [r7, #0]
20006f18:	609a      	str	r2, [r3, #8]
    }

    /* If the destination address offset is negative, set DDEC bit */
    if (pNodeConfig->RepeatBlockConfig.DestAddrOffset < 0)
20006f1a:	687b      	ldr	r3, [r7, #4]
20006f1c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
20006f1e:	2b00      	cmp	r3, #0
20006f20:	da06      	bge.n	20006f30 <DMA_List_BuildNode+0x140>
    {
      pNode->LinkRegisters[NODE_CBR1_DEFAULT_OFFSET] |= DMA_CBR1_DDEC;
20006f22:	683b      	ldr	r3, [r7, #0]
20006f24:	689b      	ldr	r3, [r3, #8]
20006f26:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
20006f2a:	683b      	ldr	r3, [r7, #0]
20006f2c:	609a      	str	r2, [r3, #8]
20006f2e:	e005      	b.n	20006f3c <DMA_List_BuildNode+0x14c>
    }
    else
    {
      pNode->LinkRegisters[NODE_CBR1_DEFAULT_OFFSET] &= (~DMA_CBR1_DDEC);
20006f30:	683b      	ldr	r3, [r7, #0]
20006f32:	689b      	ldr	r3, [r3, #8]
20006f34:	f023 5200 	bic.w	r2, r3, #536870912	@ 0x20000000
20006f38:	683b      	ldr	r3, [r7, #0]
20006f3a:	609a      	str	r2, [r3, #8]
    }

    /* If the repeated block source address offset is negative, set BRSEC bit */
    if (pNodeConfig->RepeatBlockConfig.BlkSrcAddrOffset < 0)
20006f3c:	687b      	ldr	r3, [r7, #4]
20006f3e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
20006f40:	2b00      	cmp	r3, #0
20006f42:	da06      	bge.n	20006f52 <DMA_List_BuildNode+0x162>
    {
      pNode->LinkRegisters[NODE_CBR1_DEFAULT_OFFSET] |= DMA_CBR1_BRSDEC;
20006f44:	683b      	ldr	r3, [r7, #0]
20006f46:	689b      	ldr	r3, [r3, #8]
20006f48:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
20006f4c:	683b      	ldr	r3, [r7, #0]
20006f4e:	609a      	str	r2, [r3, #8]
20006f50:	e005      	b.n	20006f5e <DMA_List_BuildNode+0x16e>
    }
    else
    {
      pNode->LinkRegisters[NODE_CBR1_DEFAULT_OFFSET] &= (~DMA_CBR1_BRSDEC);
20006f52:	683b      	ldr	r3, [r7, #0]
20006f54:	689b      	ldr	r3, [r3, #8]
20006f56:	f023 4280 	bic.w	r2, r3, #1073741824	@ 0x40000000
20006f5a:	683b      	ldr	r3, [r7, #0]
20006f5c:	609a      	str	r2, [r3, #8]
    }

    /* if the repeated block destination address offset is negative, set BRDEC bit */
    if (pNodeConfig->RepeatBlockConfig.BlkDestAddrOffset < 0)
20006f5e:	687b      	ldr	r3, [r7, #4]
20006f60:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
20006f62:	2b00      	cmp	r3, #0
20006f64:	da06      	bge.n	20006f74 <DMA_List_BuildNode+0x184>
    {
      pNode->LinkRegisters[NODE_CBR1_DEFAULT_OFFSET] |= DMA_CBR1_BRDDEC;
20006f66:	683b      	ldr	r3, [r7, #0]
20006f68:	689b      	ldr	r3, [r3, #8]
20006f6a:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
20006f6e:	683b      	ldr	r3, [r7, #0]
20006f70:	609a      	str	r2, [r3, #8]
20006f72:	e005      	b.n	20006f80 <DMA_List_BuildNode+0x190>
    }
    else
    {
      pNode->LinkRegisters[NODE_CBR1_DEFAULT_OFFSET] &= (~DMA_CBR1_BRDDEC);
20006f74:	683b      	ldr	r3, [r7, #0]
20006f76:	689b      	ldr	r3, [r3, #8]
20006f78:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
20006f7c:	683b      	ldr	r3, [r7, #0]
20006f7e:	609a      	str	r2, [r3, #8]
  }
  /*********************************************************************************** CBR1 register value is updated */


  /* Update CSAR register value ***************************************************************************************/
  pNode->LinkRegisters[NODE_CSAR_DEFAULT_OFFSET] = pNodeConfig->SrcAddress;
20006f80:	687b      	ldr	r3, [r7, #4]
20006f82:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
20006f84:	683b      	ldr	r3, [r7, #0]
20006f86:	60da      	str	r2, [r3, #12]
  /*********************************************************************************** CSAR register value is updated */


  /* Update CDAR register value ***************************************************************************************/
  pNode->LinkRegisters[NODE_CDAR_DEFAULT_OFFSET] = pNodeConfig->DstAddress;
20006f88:	687b      	ldr	r3, [r7, #4]
20006f8a:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
20006f8c:	683b      	ldr	r3, [r7, #0]
20006f8e:	611a      	str	r2, [r3, #16]
  /*********************************************************************************** CDAR register value is updated */

  /* Check if the selected channel is 2D addressing */
  if ((pNodeConfig->NodeType & DMA_CHANNEL_TYPE_2D_ADDR) == DMA_CHANNEL_TYPE_2D_ADDR)
20006f90:	687b      	ldr	r3, [r7, #4]
20006f92:	681b      	ldr	r3, [r3, #0]
20006f94:	f003 0302 	and.w	r3, r3, #2
20006f98:	2b00      	cmp	r3, #0
20006f9a:	d059      	beq.n	20007050 <DMA_List_BuildNode+0x260>
  {
    /* Update CTR3 register value *************************************************************************************/
    /* Write new CTR3 Register value : source address offset */
    if (pNodeConfig->RepeatBlockConfig.SrcAddrOffset < 0)
20006f9c:	687b      	ldr	r3, [r7, #4]
20006f9e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
20006fa0:	2b00      	cmp	r3, #0
20006fa2:	da09      	bge.n	20006fb8 <DMA_List_BuildNode+0x1c8>
    {
      blockoffset = (- pNodeConfig->RepeatBlockConfig.SrcAddrOffset);
20006fa4:	687b      	ldr	r3, [r7, #4]
20006fa6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
20006fa8:	425b      	negs	r3, r3
20006faa:	60fb      	str	r3, [r7, #12]
      pNode->LinkRegisters[NODE_CTR3_DEFAULT_OFFSET] = ((uint32_t)blockoffset & DMA_CTR3_SAO);
20006fac:	68fb      	ldr	r3, [r7, #12]
20006fae:	f3c3 020c 	ubfx	r2, r3, #0, #13
20006fb2:	683b      	ldr	r3, [r7, #0]
20006fb4:	615a      	str	r2, [r3, #20]
20006fb6:	e005      	b.n	20006fc4 <DMA_List_BuildNode+0x1d4>
    }
    else
    {
      pNode->LinkRegisters[NODE_CTR3_DEFAULT_OFFSET] =
        ((uint32_t)pNodeConfig->RepeatBlockConfig.SrcAddrOffset & DMA_CTR3_SAO);
20006fb8:	687b      	ldr	r3, [r7, #4]
20006fba:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
20006fbc:	f3c3 020c 	ubfx	r2, r3, #0, #13
      pNode->LinkRegisters[NODE_CTR3_DEFAULT_OFFSET] =
20006fc0:	683b      	ldr	r3, [r7, #0]
20006fc2:	615a      	str	r2, [r3, #20]
    }

    /* Write new CTR3 Register value : destination address offset */
    if (pNodeConfig->RepeatBlockConfig.DestAddrOffset < 0)
20006fc4:	687b      	ldr	r3, [r7, #4]
20006fc6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
20006fc8:	2b00      	cmp	r3, #0
20006fca:	da0d      	bge.n	20006fe8 <DMA_List_BuildNode+0x1f8>
    {
      blockoffset = (- pNodeConfig->RepeatBlockConfig.DestAddrOffset);
20006fcc:	687b      	ldr	r3, [r7, #4]
20006fce:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
20006fd0:	425b      	negs	r3, r3
20006fd2:	60fb      	str	r3, [r7, #12]
      pNode->LinkRegisters[NODE_CTR3_DEFAULT_OFFSET] |= (((uint32_t)blockoffset << DMA_CTR3_DAO_Pos) & DMA_CTR3_DAO);
20006fd4:	683b      	ldr	r3, [r7, #0]
20006fd6:	695a      	ldr	r2, [r3, #20]
20006fd8:	68fb      	ldr	r3, [r7, #12]
20006fda:	0419      	lsls	r1, r3, #16
20006fdc:	4b2c      	ldr	r3, [pc, #176]	@ (20007090 <DMA_List_BuildNode+0x2a0>)
20006fde:	400b      	ands	r3, r1
20006fe0:	431a      	orrs	r2, r3
20006fe2:	683b      	ldr	r3, [r7, #0]
20006fe4:	615a      	str	r2, [r3, #20]
20006fe6:	e009      	b.n	20006ffc <DMA_List_BuildNode+0x20c>
    }
    else
    {
      pNode->LinkRegisters[NODE_CTR3_DEFAULT_OFFSET] |=
20006fe8:	683b      	ldr	r3, [r7, #0]
20006fea:	695a      	ldr	r2, [r3, #20]
        (((uint32_t)pNodeConfig->RepeatBlockConfig.DestAddrOffset << DMA_CTR3_DAO_Pos) & DMA_CTR3_DAO);
20006fec:	687b      	ldr	r3, [r7, #4]
20006fee:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
20006ff0:	0419      	lsls	r1, r3, #16
20006ff2:	4b27      	ldr	r3, [pc, #156]	@ (20007090 <DMA_List_BuildNode+0x2a0>)
20006ff4:	400b      	ands	r3, r1
      pNode->LinkRegisters[NODE_CTR3_DEFAULT_OFFSET] |=
20006ff6:	431a      	orrs	r2, r3
20006ff8:	683b      	ldr	r3, [r7, #0]
20006ffa:	615a      	str	r2, [r3, #20]
    /********************************************************************************* CTR3 register value is updated */


    /* Update CBR2 register value *************************************************************************************/
    /* Write new CBR2 Register value : repeated block source address offset */
    if (pNodeConfig->RepeatBlockConfig.BlkSrcAddrOffset < 0)
20006ffc:	687b      	ldr	r3, [r7, #4]
20006ffe:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
20007000:	2b00      	cmp	r3, #0
20007002:	da08      	bge.n	20007016 <DMA_List_BuildNode+0x226>
    {
      blockoffset = (- pNodeConfig->RepeatBlockConfig.BlkSrcAddrOffset);
20007004:	687b      	ldr	r3, [r7, #4]
20007006:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
20007008:	425b      	negs	r3, r3
2000700a:	60fb      	str	r3, [r7, #12]
      pNode->LinkRegisters[NODE_CBR2_DEFAULT_OFFSET] = ((uint32_t)blockoffset & DMA_CBR2_BRSAO);
2000700c:	68fb      	ldr	r3, [r7, #12]
2000700e:	b29a      	uxth	r2, r3
20007010:	683b      	ldr	r3, [r7, #0]
20007012:	619a      	str	r2, [r3, #24]
20007014:	e004      	b.n	20007020 <DMA_List_BuildNode+0x230>
    }
    else
    {
      pNode->LinkRegisters[NODE_CBR2_DEFAULT_OFFSET] =
        ((uint32_t)pNodeConfig->RepeatBlockConfig.BlkSrcAddrOffset & DMA_CBR2_BRSAO);
20007016:	687b      	ldr	r3, [r7, #4]
20007018:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
2000701a:	b29a      	uxth	r2, r3
      pNode->LinkRegisters[NODE_CBR2_DEFAULT_OFFSET] =
2000701c:	683b      	ldr	r3, [r7, #0]
2000701e:	619a      	str	r2, [r3, #24]
    }

    /* Write new CBR2 Register value : repeated block destination address offset */
    if (pNodeConfig->RepeatBlockConfig.BlkDestAddrOffset < 0)
20007020:	687b      	ldr	r3, [r7, #4]
20007022:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
20007024:	2b00      	cmp	r3, #0
20007026:	da0b      	bge.n	20007040 <DMA_List_BuildNode+0x250>
    {
      blockoffset = (- pNodeConfig->RepeatBlockConfig.BlkDestAddrOffset);
20007028:	687b      	ldr	r3, [r7, #4]
2000702a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
2000702c:	425b      	negs	r3, r3
2000702e:	60fb      	str	r3, [r7, #12]
      pNode->LinkRegisters[NODE_CBR2_DEFAULT_OFFSET] |=
20007030:	683b      	ldr	r3, [r7, #0]
20007032:	699a      	ldr	r2, [r3, #24]
        (((uint32_t)blockoffset & DMA_CBR2_BRSAO) << DMA_CBR2_BRDAO_Pos);
20007034:	68fb      	ldr	r3, [r7, #12]
20007036:	041b      	lsls	r3, r3, #16
      pNode->LinkRegisters[NODE_CBR2_DEFAULT_OFFSET] |=
20007038:	431a      	orrs	r2, r3
2000703a:	683b      	ldr	r3, [r7, #0]
2000703c:	619a      	str	r2, [r3, #24]
2000703e:	e007      	b.n	20007050 <DMA_List_BuildNode+0x260>
    }
    else
    {
      pNode->LinkRegisters[NODE_CBR2_DEFAULT_OFFSET] |=
20007040:	683b      	ldr	r3, [r7, #0]
20007042:	699a      	ldr	r2, [r3, #24]
        (((uint32_t)pNodeConfig->RepeatBlockConfig.BlkDestAddrOffset << DMA_CBR2_BRDAO_Pos) & DMA_CBR2_BRDAO);
20007044:	687b      	ldr	r3, [r7, #4]
20007046:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
20007048:	041b      	lsls	r3, r3, #16
      pNode->LinkRegisters[NODE_CBR2_DEFAULT_OFFSET] |=
2000704a:	431a      	orrs	r2, r3
2000704c:	683b      	ldr	r3, [r7, #0]
2000704e:	619a      	str	r2, [r3, #24]
    /********************************************************************************* CBR2 register value is updated */
  }

  /* Update node information value ************************************************************************************/
  /* Set node information */
  pNode->NodeInfo = pNodeConfig->NodeType;
20007050:	687b      	ldr	r3, [r7, #4]
20007052:	681a      	ldr	r2, [r3, #0]
20007054:	683b      	ldr	r3, [r7, #0]
20007056:	621a      	str	r2, [r3, #32]
  if ((pNodeConfig->NodeType & DMA_CHANNEL_TYPE_2D_ADDR) == DMA_CHANNEL_TYPE_2D_ADDR)
20007058:	687b      	ldr	r3, [r7, #4]
2000705a:	681b      	ldr	r3, [r3, #0]
2000705c:	f003 0302 	and.w	r3, r3, #2
20007060:	2b00      	cmp	r3, #0
20007062:	d006      	beq.n	20007072 <DMA_List_BuildNode+0x282>
  {
    pNode->NodeInfo |= (NODE_CLLR_2D_DEFAULT_OFFSET << NODE_CLLR_IDX_POS);
20007064:	683b      	ldr	r3, [r7, #0]
20007066:	6a1b      	ldr	r3, [r3, #32]
20007068:	f443 62e0 	orr.w	r2, r3, #1792	@ 0x700
2000706c:	683b      	ldr	r3, [r7, #0]
2000706e:	621a      	str	r2, [r3, #32]
  else
  {
    pNode->NodeInfo |= (NODE_CLLR_LINEAR_DEFAULT_OFFSET << NODE_CLLR_IDX_POS);
  }
  /******************************************************************************** Node information value is updated */
}
20007070:	e005      	b.n	2000707e <DMA_List_BuildNode+0x28e>
    pNode->NodeInfo |= (NODE_CLLR_LINEAR_DEFAULT_OFFSET << NODE_CLLR_IDX_POS);
20007072:	683b      	ldr	r3, [r7, #0]
20007074:	6a1b      	ldr	r3, [r3, #32]
20007076:	f443 62a0 	orr.w	r2, r3, #1280	@ 0x500
2000707a:	683b      	ldr	r3, [r7, #0]
2000707c:	621a      	str	r2, [r3, #32]
}
2000707e:	bf00      	nop
20007080:	3714      	adds	r7, #20
20007082:	46bd      	mov	sp, r7
20007084:	f85d 7b04 	ldr.w	r7, [sp], #4
20007088:	4770      	bx	lr
2000708a:	bf00      	nop
2000708c:	07ff0000 	.word	0x07ff0000
20007090:	1fff0000 	.word	0x1fff0000

20007094 <DMA_List_GetNodeConfig>:
  *                       configurations.
  * @retval None.
  */
static void DMA_List_GetNodeConfig(DMA_NodeConfTypeDef *const pNodeConfig,
                                   DMA_NodeTypeDef const *const pNode)
{
20007094:	b480      	push	{r7}
20007096:	b085      	sub	sp, #20
20007098:	af00      	add	r7, sp, #0
2000709a:	6078      	str	r0, [r7, #4]
2000709c:	6039      	str	r1, [r7, #0]
  uint16_t offset;

  /* Get node information *********************************************************************************************/
  pNodeConfig->NodeType = (pNode->NodeInfo & NODE_TYPE_MASK);
2000709e:	683b      	ldr	r3, [r7, #0]
200070a0:	6a1b      	ldr	r3, [r3, #32]
200070a2:	b2da      	uxtb	r2, r3
200070a4:	687b      	ldr	r3, [r7, #4]
200070a6:	601a      	str	r2, [r3, #0]
  /*************************************************************************************** Node type value is updated */


  /* Get CTR1 fields values *******************************************************************************************/
  pNodeConfig->Init.SrcInc                      = pNode->LinkRegisters[NODE_CTR1_DEFAULT_OFFSET]   & DMA_CTR1_SINC;
200070a8:	683b      	ldr	r3, [r7, #0]
200070aa:	681b      	ldr	r3, [r3, #0]
200070ac:	f003 0208 	and.w	r2, r3, #8
200070b0:	687b      	ldr	r3, [r7, #4]
200070b2:	611a      	str	r2, [r3, #16]
  pNodeConfig->Init.DestInc                     = pNode->LinkRegisters[NODE_CTR1_DEFAULT_OFFSET]   & DMA_CTR1_DINC;
200070b4:	683b      	ldr	r3, [r7, #0]
200070b6:	681b      	ldr	r3, [r3, #0]
200070b8:	f403 2200 	and.w	r2, r3, #524288	@ 0x80000
200070bc:	687b      	ldr	r3, [r7, #4]
200070be:	615a      	str	r2, [r3, #20]
  pNodeConfig->Init.SrcDataWidth                = pNode->LinkRegisters[NODE_CTR1_DEFAULT_OFFSET]   & DMA_CTR1_SDW_LOG2;
200070c0:	683b      	ldr	r3, [r7, #0]
200070c2:	681b      	ldr	r3, [r3, #0]
200070c4:	f003 0203 	and.w	r2, r3, #3
200070c8:	687b      	ldr	r3, [r7, #4]
200070ca:	619a      	str	r2, [r3, #24]
  pNodeConfig->Init.DestDataWidth               = pNode->LinkRegisters[NODE_CTR1_DEFAULT_OFFSET]   & DMA_CTR1_DDW_LOG2;
200070cc:	683b      	ldr	r3, [r7, #0]
200070ce:	681b      	ldr	r3, [r3, #0]
200070d0:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
200070d4:	687b      	ldr	r3, [r7, #4]
200070d6:	61da      	str	r2, [r3, #28]
  pNodeConfig->Init.SrcBurstLength              = ((pNode->LinkRegisters[NODE_CTR1_DEFAULT_OFFSET] &
200070d8:	683b      	ldr	r3, [r7, #0]
200070da:	681b      	ldr	r3, [r3, #0]
                                                    DMA_CTR1_SBL_1) >> DMA_CTR1_SBL_1_Pos) + 1U;
200070dc:	091b      	lsrs	r3, r3, #4
200070de:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
200070e2:	1c5a      	adds	r2, r3, #1
  pNodeConfig->Init.SrcBurstLength              = ((pNode->LinkRegisters[NODE_CTR1_DEFAULT_OFFSET] &
200070e4:	687b      	ldr	r3, [r7, #4]
200070e6:	625a      	str	r2, [r3, #36]	@ 0x24
  pNodeConfig->Init.DestBurstLength             = ((pNode->LinkRegisters[NODE_CTR1_DEFAULT_OFFSET] &
200070e8:	683b      	ldr	r3, [r7, #0]
200070ea:	681b      	ldr	r3, [r3, #0]
                                                    DMA_CTR1_DBL_1) >> DMA_CTR1_DBL_1_Pos) + 1U;
200070ec:	0d1b      	lsrs	r3, r3, #20
200070ee:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
200070f2:	1c5a      	adds	r2, r3, #1
  pNodeConfig->Init.DestBurstLength             = ((pNode->LinkRegisters[NODE_CTR1_DEFAULT_OFFSET] &
200070f4:	687b      	ldr	r3, [r7, #4]
200070f6:	629a      	str	r2, [r3, #40]	@ 0x28
  pNodeConfig->Init.TransferAllocatedPort       = pNode->LinkRegisters[NODE_CTR1_DEFAULT_OFFSET]   &
200070f8:	683b      	ldr	r3, [r7, #0]
200070fa:	681b      	ldr	r3, [r3, #0]
200070fc:	f003 2240 	and.w	r2, r3, #1073758208	@ 0x40004000
20007100:	687b      	ldr	r3, [r7, #4]
20007102:	62da      	str	r2, [r3, #44]	@ 0x2c
                                                  (DMA_CTR1_SAP | DMA_CTR1_DAP);
  pNodeConfig->DataHandlingConfig.DataExchange  = pNode->LinkRegisters[NODE_CTR1_DEFAULT_OFFSET]   &
20007104:	683b      	ldr	r3, [r7, #0]
20007106:	681a      	ldr	r2, [r3, #0]
20007108:	4b66      	ldr	r3, [pc, #408]	@ (200072a4 <DMA_List_GetNodeConfig+0x210>)
2000710a:	4013      	ands	r3, r2
2000710c:	687a      	ldr	r2, [r7, #4]
2000710e:	6393      	str	r3, [r2, #56]	@ 0x38
                                                  (DMA_CTR1_SBX | DMA_CTR1_DBX | DMA_CTR1_DHX);
  pNodeConfig->DataHandlingConfig.DataAlignment = pNode->LinkRegisters[NODE_CTR1_DEFAULT_OFFSET]   & DMA_CTR1_PAM;
20007110:	683b      	ldr	r3, [r7, #0]
20007112:	681b      	ldr	r3, [r3, #0]
20007114:	f403 52c0 	and.w	r2, r3, #6144	@ 0x1800
20007118:	687b      	ldr	r3, [r7, #4]
2000711a:	63da      	str	r2, [r3, #60]	@ 0x3c
#endif /* (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U) */
  /*********************************************************************************** CTR1 fields values are updated */


  /* Get CTR2 fields values *******************************************************************************************/
  if ((pNode->LinkRegisters[NODE_CTR2_DEFAULT_OFFSET] & DMA_CTR2_SWREQ) != 0U)
2000711c:	683b      	ldr	r3, [r7, #0]
2000711e:	685b      	ldr	r3, [r3, #4]
20007120:	f403 7300 	and.w	r3, r3, #512	@ 0x200
20007124:	2b00      	cmp	r3, #0
20007126:	d008      	beq.n	2000713a <DMA_List_GetNodeConfig+0xa6>
  {
    pNodeConfig->Init.Request   = DMA_REQUEST_SW;
20007128:	687b      	ldr	r3, [r7, #4]
2000712a:	f44f 7200 	mov.w	r2, #512	@ 0x200
2000712e:	605a      	str	r2, [r3, #4]
    pNodeConfig->Init.Direction = DMA_MEMORY_TO_MEMORY;
20007130:	687b      	ldr	r3, [r7, #4]
20007132:	f44f 7200 	mov.w	r2, #512	@ 0x200
20007136:	60da      	str	r2, [r3, #12]
20007138:	e013      	b.n	20007162 <DMA_List_GetNodeConfig+0xce>
  }
  else
  {
    pNodeConfig->Init.Request   = pNode->LinkRegisters[NODE_CTR2_DEFAULT_OFFSET] & DMA_CTR2_REQSEL;
2000713a:	683b      	ldr	r3, [r7, #0]
2000713c:	685b      	ldr	r3, [r3, #4]
2000713e:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
20007142:	687b      	ldr	r3, [r7, #4]
20007144:	605a      	str	r2, [r3, #4]

    if ((pNode->LinkRegisters[NODE_CTR2_DEFAULT_OFFSET] & DMA_CTR2_DREQ) != 0U)
20007146:	683b      	ldr	r3, [r7, #0]
20007148:	685b      	ldr	r3, [r3, #4]
2000714a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
2000714e:	2b00      	cmp	r3, #0
20007150:	d004      	beq.n	2000715c <DMA_List_GetNodeConfig+0xc8>
    {
      pNodeConfig->Init.Direction = DMA_MEMORY_TO_PERIPH;
20007152:	687b      	ldr	r3, [r7, #4]
20007154:	f44f 6280 	mov.w	r2, #1024	@ 0x400
20007158:	60da      	str	r2, [r3, #12]
2000715a:	e002      	b.n	20007162 <DMA_List_GetNodeConfig+0xce>
    }
    else
    {
      pNodeConfig->Init.Direction = DMA_PERIPH_TO_MEMORY;
2000715c:	687b      	ldr	r3, [r7, #4]
2000715e:	2200      	movs	r2, #0
20007160:	60da      	str	r2, [r3, #12]
    }
  }

  pNodeConfig->Init.BlkHWRequest              = (pNode->LinkRegisters[NODE_CTR2_DEFAULT_OFFSET] & DMA_CTR2_BREQ);
20007162:	683b      	ldr	r3, [r7, #0]
20007164:	685b      	ldr	r3, [r3, #4]
20007166:	f403 6200 	and.w	r2, r3, #2048	@ 0x800
2000716a:	687b      	ldr	r3, [r7, #4]
2000716c:	609a      	str	r2, [r3, #8]
  pNodeConfig->TriggerConfig.TriggerMode      = pNode->LinkRegisters[NODE_CTR2_DEFAULT_OFFSET]  & DMA_CTR2_TRIGM;
2000716e:	683b      	ldr	r3, [r7, #0]
20007170:	685b      	ldr	r3, [r3, #4]
20007172:	f403 4240 	and.w	r2, r3, #49152	@ 0xc000
20007176:	687b      	ldr	r3, [r7, #4]
20007178:	641a      	str	r2, [r3, #64]	@ 0x40
  pNodeConfig->TriggerConfig.TriggerPolarity  = pNode->LinkRegisters[NODE_CTR2_DEFAULT_OFFSET]  & DMA_CTR2_TRIGPOL;
2000717a:	683b      	ldr	r3, [r7, #0]
2000717c:	685b      	ldr	r3, [r3, #4]
2000717e:	f003 7240 	and.w	r2, r3, #50331648	@ 0x3000000
20007182:	687b      	ldr	r3, [r7, #4]
20007184:	645a      	str	r2, [r3, #68]	@ 0x44
  pNodeConfig->TriggerConfig.TriggerSelection = (pNode->LinkRegisters[NODE_CTR2_DEFAULT_OFFSET] &
20007186:	683b      	ldr	r3, [r7, #0]
20007188:	685b      	ldr	r3, [r3, #4]
                                                 DMA_CTR2_TRIGSEL) >> DMA_CTR2_TRIGSEL_Pos;
2000718a:	0c1b      	lsrs	r3, r3, #16
2000718c:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
  pNodeConfig->TriggerConfig.TriggerSelection = (pNode->LinkRegisters[NODE_CTR2_DEFAULT_OFFSET] &
20007190:	687b      	ldr	r3, [r7, #4]
20007192:	649a      	str	r2, [r3, #72]	@ 0x48
  pNodeConfig->Init.TransferEventMode         = pNode->LinkRegisters[NODE_CTR2_DEFAULT_OFFSET]  & DMA_CTR2_TCEM;
20007194:	683b      	ldr	r3, [r7, #0]
20007196:	685b      	ldr	r3, [r3, #4]
20007198:	f003 4240 	and.w	r2, r3, #3221225472	@ 0xc0000000
2000719c:	687b      	ldr	r3, [r7, #4]
2000719e:	631a      	str	r2, [r3, #48]	@ 0x30
  /*********************************************************************************** CTR2 fields values are updated */


  /* Get CBR1 fields **************************************************************************************************/
  pNodeConfig->DataSize = pNode->LinkRegisters[NODE_CBR1_DEFAULT_OFFSET] & DMA_CBR1_BNDT;
200071a0:	683b      	ldr	r3, [r7, #0]
200071a2:	689b      	ldr	r3, [r3, #8]
200071a4:	b29a      	uxth	r2, r3
200071a6:	687b      	ldr	r3, [r7, #4]
200071a8:	669a      	str	r2, [r3, #104]	@ 0x68

  if ((pNodeConfig->NodeType & DMA_CHANNEL_TYPE_2D_ADDR) == DMA_CHANNEL_TYPE_2D_ADDR)
200071aa:	687b      	ldr	r3, [r7, #4]
200071ac:	681b      	ldr	r3, [r3, #0]
200071ae:	f003 0302 	and.w	r3, r3, #2
200071b2:	2b00      	cmp	r3, #0
200071b4:	d008      	beq.n	200071c8 <DMA_List_GetNodeConfig+0x134>
  {
    pNodeConfig->RepeatBlockConfig.RepeatCount =
      ((pNode->LinkRegisters[NODE_CBR1_DEFAULT_OFFSET] & DMA_CBR1_BRC) >> DMA_CBR1_BRC_Pos) + 1U;
200071b6:	683b      	ldr	r3, [r7, #0]
200071b8:	689b      	ldr	r3, [r3, #8]
200071ba:	0c1b      	lsrs	r3, r3, #16
200071bc:	f3c3 030a 	ubfx	r3, r3, #0, #11
200071c0:	1c5a      	adds	r2, r3, #1
    pNodeConfig->RepeatBlockConfig.RepeatCount =
200071c2:	687b      	ldr	r3, [r7, #4]
200071c4:	64da      	str	r2, [r3, #76]	@ 0x4c
200071c6:	e002      	b.n	200071ce <DMA_List_GetNodeConfig+0x13a>
  }
  else
  {
    pNodeConfig->RepeatBlockConfig.RepeatCount = 1U;
200071c8:	687b      	ldr	r3, [r7, #4]
200071ca:	2201      	movs	r2, #1
200071cc:	64da      	str	r2, [r3, #76]	@ 0x4c
  }
  /*********************************************************************************** CBR1 fields values are updated */


  /* Get CSAR field ***************************************************************************************************/
  pNodeConfig->SrcAddress = pNode->LinkRegisters[NODE_CSAR_DEFAULT_OFFSET];
200071ce:	683b      	ldr	r3, [r7, #0]
200071d0:	68da      	ldr	r2, [r3, #12]
200071d2:	687b      	ldr	r3, [r7, #4]
200071d4:	661a      	str	r2, [r3, #96]	@ 0x60
  /************************************************************************************** CSAR field value is updated */


  /* Get CDAR field ***************************************************************************************************/
  pNodeConfig->DstAddress = pNode->LinkRegisters[NODE_CDAR_DEFAULT_OFFSET];
200071d6:	683b      	ldr	r3, [r7, #0]
200071d8:	691a      	ldr	r2, [r3, #16]
200071da:	687b      	ldr	r3, [r7, #4]
200071dc:	665a      	str	r2, [r3, #100]	@ 0x64
  /************************************************************************************** CDAR field value is updated */

  /* Check if the selected channel is 2D addressing */
  if ((pNodeConfig->NodeType & DMA_CHANNEL_TYPE_2D_ADDR) == DMA_CHANNEL_TYPE_2D_ADDR)
200071de:	687b      	ldr	r3, [r7, #4]
200071e0:	681b      	ldr	r3, [r3, #0]
200071e2:	f003 0302 	and.w	r3, r3, #2
200071e6:	2b00      	cmp	r3, #0
200071e8:	d04a      	beq.n	20007280 <DMA_List_GetNodeConfig+0x1ec>
  {
    /* Get CTR3 field *************************************************************************************************/
    offset = (uint16_t)(pNode->LinkRegisters[NODE_CTR3_DEFAULT_OFFSET] & DMA_CTR3_SAO);
200071ea:	683b      	ldr	r3, [r7, #0]
200071ec:	695b      	ldr	r3, [r3, #20]
200071ee:	b29b      	uxth	r3, r3
200071f0:	f3c3 030c 	ubfx	r3, r3, #0, #13
200071f4:	81fb      	strh	r3, [r7, #14]
    pNodeConfig->RepeatBlockConfig.SrcAddrOffset  = (int32_t)offset;
200071f6:	89fa      	ldrh	r2, [r7, #14]
200071f8:	687b      	ldr	r3, [r7, #4]
200071fa:	651a      	str	r2, [r3, #80]	@ 0x50

    offset = (uint16_t)((pNode->LinkRegisters[NODE_CTR3_DEFAULT_OFFSET] & DMA_CTR3_DAO) >> DMA_CTR3_DAO_Pos);
200071fc:	683b      	ldr	r3, [r7, #0]
200071fe:	695b      	ldr	r3, [r3, #20]
20007200:	0c1b      	lsrs	r3, r3, #16
20007202:	b29b      	uxth	r3, r3
20007204:	f3c3 030c 	ubfx	r3, r3, #0, #13
20007208:	81fb      	strh	r3, [r7, #14]
    pNodeConfig->RepeatBlockConfig.DestAddrOffset = (int32_t)offset;
2000720a:	89fa      	ldrh	r2, [r7, #14]
2000720c:	687b      	ldr	r3, [r7, #4]
2000720e:	655a      	str	r2, [r3, #84]	@ 0x54

    if ((pNode->LinkRegisters[NODE_CBR1_DEFAULT_OFFSET] & DMA_CBR1_SDEC) != 0U)
20007210:	683b      	ldr	r3, [r7, #0]
20007212:	689b      	ldr	r3, [r3, #8]
20007214:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
20007218:	2b00      	cmp	r3, #0
2000721a:	d004      	beq.n	20007226 <DMA_List_GetNodeConfig+0x192>
    {
      pNodeConfig->RepeatBlockConfig.SrcAddrOffset *= (-1);
2000721c:	687b      	ldr	r3, [r7, #4]
2000721e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
20007220:	425a      	negs	r2, r3
20007222:	687b      	ldr	r3, [r7, #4]
20007224:	651a      	str	r2, [r3, #80]	@ 0x50
    }

    if ((pNode->LinkRegisters[NODE_CBR1_DEFAULT_OFFSET] & DMA_CBR1_DDEC) != 0U)
20007226:	683b      	ldr	r3, [r7, #0]
20007228:	689b      	ldr	r3, [r3, #8]
2000722a:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
2000722e:	2b00      	cmp	r3, #0
20007230:	d004      	beq.n	2000723c <DMA_List_GetNodeConfig+0x1a8>
    {
      pNodeConfig->RepeatBlockConfig.DestAddrOffset *= (-1);
20007232:	687b      	ldr	r3, [r7, #4]
20007234:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
20007236:	425a      	negs	r2, r3
20007238:	687b      	ldr	r3, [r7, #4]
2000723a:	655a      	str	r2, [r3, #84]	@ 0x54
    }
    /************************************************************************************ CTR3 field value is updated */


    /* Get CBR2 fields ************************************************************************************************/
    offset = (uint16_t)(pNode->LinkRegisters[NODE_CBR2_DEFAULT_OFFSET] & DMA_CBR2_BRSAO);
2000723c:	683b      	ldr	r3, [r7, #0]
2000723e:	699b      	ldr	r3, [r3, #24]
20007240:	81fb      	strh	r3, [r7, #14]
    pNodeConfig->RepeatBlockConfig.BlkSrcAddrOffset = (int32_t)offset;
20007242:	89fa      	ldrh	r2, [r7, #14]
20007244:	687b      	ldr	r3, [r7, #4]
20007246:	659a      	str	r2, [r3, #88]	@ 0x58

    offset = (uint16_t)((pNode->LinkRegisters[NODE_CBR2_DEFAULT_OFFSET] & DMA_CBR2_BRDAO) >> DMA_CBR2_BRDAO_Pos);
20007248:	683b      	ldr	r3, [r7, #0]
2000724a:	699b      	ldr	r3, [r3, #24]
2000724c:	0c1b      	lsrs	r3, r3, #16
2000724e:	81fb      	strh	r3, [r7, #14]
    pNodeConfig->RepeatBlockConfig.BlkDestAddrOffset = (int32_t)offset;
20007250:	89fa      	ldrh	r2, [r7, #14]
20007252:	687b      	ldr	r3, [r7, #4]
20007254:	65da      	str	r2, [r3, #92]	@ 0x5c

    if ((pNode->LinkRegisters[NODE_CBR1_DEFAULT_OFFSET] & DMA_CBR1_BRSDEC) != 0U)
20007256:	683b      	ldr	r3, [r7, #0]
20007258:	689b      	ldr	r3, [r3, #8]
2000725a:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
2000725e:	2b00      	cmp	r3, #0
20007260:	d004      	beq.n	2000726c <DMA_List_GetNodeConfig+0x1d8>
    {
      pNodeConfig->RepeatBlockConfig.BlkSrcAddrOffset *= (-1);
20007262:	687b      	ldr	r3, [r7, #4]
20007264:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
20007266:	425a      	negs	r2, r3
20007268:	687b      	ldr	r3, [r7, #4]
2000726a:	659a      	str	r2, [r3, #88]	@ 0x58
    }

    if ((pNode->LinkRegisters[NODE_CBR1_DEFAULT_OFFSET] & DMA_CBR1_BRDDEC) != 0U)
2000726c:	683b      	ldr	r3, [r7, #0]
2000726e:	689b      	ldr	r3, [r3, #8]
20007270:	2b00      	cmp	r3, #0
20007272:	da11      	bge.n	20007298 <DMA_List_GetNodeConfig+0x204>
    {
      pNodeConfig->RepeatBlockConfig.BlkDestAddrOffset *= (-1);
20007274:	687b      	ldr	r3, [r7, #4]
20007276:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
20007278:	425a      	negs	r2, r3
2000727a:	687b      	ldr	r3, [r7, #4]
2000727c:	65da      	str	r2, [r3, #92]	@ 0x5c
    /* Get CBR2 fields ************************************************************************************************/
    pNodeConfig->RepeatBlockConfig.BlkSrcAddrOffset  = 0;
    pNodeConfig->RepeatBlockConfig.BlkDestAddrOffset = 0;
    /************************************************************************************ CBR2 field value is updated */
  }
}
2000727e:	e00b      	b.n	20007298 <DMA_List_GetNodeConfig+0x204>
    pNodeConfig->RepeatBlockConfig.SrcAddrOffset     = 0;
20007280:	687b      	ldr	r3, [r7, #4]
20007282:	2200      	movs	r2, #0
20007284:	651a      	str	r2, [r3, #80]	@ 0x50
    pNodeConfig->RepeatBlockConfig.DestAddrOffset    = 0;
20007286:	687b      	ldr	r3, [r7, #4]
20007288:	2200      	movs	r2, #0
2000728a:	655a      	str	r2, [r3, #84]	@ 0x54
    pNodeConfig->RepeatBlockConfig.BlkSrcAddrOffset  = 0;
2000728c:	687b      	ldr	r3, [r7, #4]
2000728e:	2200      	movs	r2, #0
20007290:	659a      	str	r2, [r3, #88]	@ 0x58
    pNodeConfig->RepeatBlockConfig.BlkDestAddrOffset = 0;
20007292:	687b      	ldr	r3, [r7, #4]
20007294:	2200      	movs	r2, #0
20007296:	65da      	str	r2, [r3, #92]	@ 0x5c
}
20007298:	bf00      	nop
2000729a:	3714      	adds	r7, #20
2000729c:	46bd      	mov	sp, r7
2000729e:	f85d 7b04 	ldr.w	r7, [sp], #4
200072a2:	4770      	bx	lr
200072a4:	0c002000 	.word	0x0c002000

200072a8 <DMA_List_CheckNodesBaseAddresses>:
#else
static uint32_t DMA_List_CheckNodesBaseAddresses(DMA_NodeTypeDef const *const pNode1,
                                                 DMA_NodeTypeDef const *const pNode2,
                                                 DMA_NodeTypeDef const *const pNode3)
#endif /* __GNUC__ && !__CC_ARM */
{
200072a8:	b480      	push	{r7}
200072aa:	b087      	sub	sp, #28
200072ac:	af00      	add	r7, sp, #0
200072ae:	60f8      	str	r0, [r7, #12]
200072b0:	60b9      	str	r1, [r7, #8]
200072b2:	607a      	str	r2, [r7, #4]
  uint32_t temp = (((uint32_t)pNode1 | (uint32_t)pNode2 | (uint32_t)pNode3) & DMA_CLBAR_LBA);
200072b4:	68fa      	ldr	r2, [r7, #12]
200072b6:	68bb      	ldr	r3, [r7, #8]
200072b8:	431a      	orrs	r2, r3
200072ba:	687b      	ldr	r3, [r7, #4]
200072bc:	4313      	orrs	r3, r2
200072be:	0c1b      	lsrs	r3, r3, #16
200072c0:	041b      	lsls	r3, r3, #16
200072c2:	613b      	str	r3, [r7, #16]
  uint32_t ref  = 0U;
200072c4:	2300      	movs	r3, #0
200072c6:	617b      	str	r3, [r7, #20]

  /* Check node 1 address */
  if ((uint32_t)pNode1 != 0U)
200072c8:	68fb      	ldr	r3, [r7, #12]
200072ca:	2b00      	cmp	r3, #0
200072cc:	d002      	beq.n	200072d4 <DMA_List_CheckNodesBaseAddresses+0x2c>
  {
    ref = (uint32_t)pNode1;
200072ce:	68fb      	ldr	r3, [r7, #12]
200072d0:	617b      	str	r3, [r7, #20]
200072d2:	e00a      	b.n	200072ea <DMA_List_CheckNodesBaseAddresses+0x42>
  }
  /* Check node 2 address */
  else if ((uint32_t)pNode2 != 0U)
200072d4:	68bb      	ldr	r3, [r7, #8]
200072d6:	2b00      	cmp	r3, #0
200072d8:	d002      	beq.n	200072e0 <DMA_List_CheckNodesBaseAddresses+0x38>
  {
    ref = (uint32_t)pNode2;
200072da:	68bb      	ldr	r3, [r7, #8]
200072dc:	617b      	str	r3, [r7, #20]
200072de:	e004      	b.n	200072ea <DMA_List_CheckNodesBaseAddresses+0x42>
  }
  /* Check node 3 address */
  else if ((uint32_t)pNode3 != 0U)
200072e0:	687b      	ldr	r3, [r7, #4]
200072e2:	2b00      	cmp	r3, #0
200072e4:	d001      	beq.n	200072ea <DMA_List_CheckNodesBaseAddresses+0x42>
  {
    ref = (uint32_t)pNode3;
200072e6:	687b      	ldr	r3, [r7, #4]
200072e8:	617b      	str	r3, [r7, #20]
  {
    /* Prevent MISRA-C2012-Rule-15.7 */
  }

  /* Check addresses compatibility */
  if (temp != ((uint32_t)ref & DMA_CLBAR_LBA))
200072ea:	697b      	ldr	r3, [r7, #20]
200072ec:	0c1b      	lsrs	r3, r3, #16
200072ee:	041b      	lsls	r3, r3, #16
200072f0:	693a      	ldr	r2, [r7, #16]
200072f2:	429a      	cmp	r2, r3
200072f4:	d001      	beq.n	200072fa <DMA_List_CheckNodesBaseAddresses+0x52>
  {
    return 1U;
200072f6:	2301      	movs	r3, #1
200072f8:	e000      	b.n	200072fc <DMA_List_CheckNodesBaseAddresses+0x54>
  }

  return 0U;
200072fa:	2300      	movs	r3, #0
}
200072fc:	4618      	mov	r0, r3
200072fe:	371c      	adds	r7, #28
20007300:	46bd      	mov	sp, r7
20007302:	f85d 7b04 	ldr.w	r7, [sp], #4
20007306:	4770      	bx	lr

20007308 <DMA_List_CheckNodesTypes>:
  * @retval Return 0 when nodes types are compatible, otherwise nodes types are not compatible.
  */
static uint32_t DMA_List_CheckNodesTypes(DMA_NodeTypeDef const *const pNode1,
                                         DMA_NodeTypeDef const *const pNode2,
                                         DMA_NodeTypeDef const *const pNode3)
{
20007308:	b480      	push	{r7}
2000730a:	b087      	sub	sp, #28
2000730c:	af00      	add	r7, sp, #0
2000730e:	60f8      	str	r0, [r7, #12]
20007310:	60b9      	str	r1, [r7, #8]
20007312:	607a      	str	r2, [r7, #4]
  uint32_t ref = 0U;
20007314:	2300      	movs	r3, #0
20007316:	617b      	str	r3, [r7, #20]

  /* Check node 1 parameter */
  if (pNode1 != NULL)
20007318:	68fb      	ldr	r3, [r7, #12]
2000731a:	2b00      	cmp	r3, #0
2000731c:	d004      	beq.n	20007328 <DMA_List_CheckNodesTypes+0x20>
  {
    ref = pNode1->NodeInfo & NODE_TYPE_MASK;
2000731e:	68fb      	ldr	r3, [r7, #12]
20007320:	6a1b      	ldr	r3, [r3, #32]
20007322:	b2db      	uxtb	r3, r3
20007324:	617b      	str	r3, [r7, #20]
20007326:	e00e      	b.n	20007346 <DMA_List_CheckNodesTypes+0x3e>
  }
  /* Check node 2 parameter */
  else if (pNode2 != NULL)
20007328:	68bb      	ldr	r3, [r7, #8]
2000732a:	2b00      	cmp	r3, #0
2000732c:	d004      	beq.n	20007338 <DMA_List_CheckNodesTypes+0x30>
  {
    ref = pNode2->NodeInfo & NODE_TYPE_MASK;
2000732e:	68bb      	ldr	r3, [r7, #8]
20007330:	6a1b      	ldr	r3, [r3, #32]
20007332:	b2db      	uxtb	r3, r3
20007334:	617b      	str	r3, [r7, #20]
20007336:	e006      	b.n	20007346 <DMA_List_CheckNodesTypes+0x3e>
  }
  /* Check node 3 parameter */
  else if (pNode3 != NULL)
20007338:	687b      	ldr	r3, [r7, #4]
2000733a:	2b00      	cmp	r3, #0
2000733c:	d003      	beq.n	20007346 <DMA_List_CheckNodesTypes+0x3e>
  {
    ref = pNode3->NodeInfo & NODE_TYPE_MASK;
2000733e:	687b      	ldr	r3, [r7, #4]
20007340:	6a1b      	ldr	r3, [r3, #32]
20007342:	b2db      	uxtb	r3, r3
20007344:	617b      	str	r3, [r7, #20]
  {
    /* Prevent MISRA-C2012-Rule-15.7 */
  }

  /* Check node 2 parameter */
  if (pNode2 != NULL)
20007346:	68bb      	ldr	r3, [r7, #8]
20007348:	2b00      	cmp	r3, #0
2000734a:	d007      	beq.n	2000735c <DMA_List_CheckNodesTypes+0x54>
  {
    /* Check node type compatibility */
    if (ref != (pNode2->NodeInfo & NODE_TYPE_MASK))
2000734c:	68bb      	ldr	r3, [r7, #8]
2000734e:	6a1b      	ldr	r3, [r3, #32]
20007350:	b2db      	uxtb	r3, r3
20007352:	697a      	ldr	r2, [r7, #20]
20007354:	429a      	cmp	r2, r3
20007356:	d001      	beq.n	2000735c <DMA_List_CheckNodesTypes+0x54>
    {
      return 2U;
20007358:	2302      	movs	r3, #2
2000735a:	e00b      	b.n	20007374 <DMA_List_CheckNodesTypes+0x6c>
    }
  }

  /* Check node 3 parameter */
  if (pNode3 != NULL)
2000735c:	687b      	ldr	r3, [r7, #4]
2000735e:	2b00      	cmp	r3, #0
20007360:	d007      	beq.n	20007372 <DMA_List_CheckNodesTypes+0x6a>
  {
    /* Check node type compatibility */
    if (ref != (pNode3->NodeInfo & NODE_TYPE_MASK))
20007362:	687b      	ldr	r3, [r7, #4]
20007364:	6a1b      	ldr	r3, [r3, #32]
20007366:	b2db      	uxtb	r3, r3
20007368:	697a      	ldr	r2, [r7, #20]
2000736a:	429a      	cmp	r2, r3
2000736c:	d001      	beq.n	20007372 <DMA_List_CheckNodesTypes+0x6a>
    {
      return 3U;
2000736e:	2303      	movs	r3, #3
20007370:	e000      	b.n	20007374 <DMA_List_CheckNodesTypes+0x6c>
    }
  }

  return 0U;
20007372:	2300      	movs	r3, #0
}
20007374:	4618      	mov	r0, r3
20007376:	371c      	adds	r7, #28
20007378:	46bd      	mov	sp, r7
2000737a:	f85d 7b04 	ldr.w	r7, [sp], #4
2000737e:	4770      	bx	lr

20007380 <DMA_List_GetCLLRNodeInfo>:
  * @retval None.
  */
static void DMA_List_GetCLLRNodeInfo(DMA_NodeTypeDef const *const pNode,
                                     uint32_t *const cllr_mask,
                                     uint32_t *const cllr_offset)
{
20007380:	b480      	push	{r7}
20007382:	b085      	sub	sp, #20
20007384:	af00      	add	r7, sp, #0
20007386:	60f8      	str	r0, [r7, #12]
20007388:	60b9      	str	r1, [r7, #8]
2000738a:	607a      	str	r2, [r7, #4]
  /* Check node type */
  if ((pNode->NodeInfo & DMA_CHANNEL_TYPE_2D_ADDR) == DMA_CHANNEL_TYPE_2D_ADDR)
2000738c:	68fb      	ldr	r3, [r7, #12]
2000738e:	6a1b      	ldr	r3, [r3, #32]
20007390:	f003 0302 	and.w	r3, r3, #2
20007394:	2b00      	cmp	r3, #0
20007396:	d00c      	beq.n	200073b2 <DMA_List_GetCLLRNodeInfo+0x32>
  {
    /* Update CLLR register mask value */
    if (cllr_mask != NULL)
20007398:	68bb      	ldr	r3, [r7, #8]
2000739a:	2b00      	cmp	r3, #0
2000739c:	d002      	beq.n	200073a4 <DMA_List_GetCLLRNodeInfo+0x24>
    {
      *cllr_mask = DMA_CLLR_UT1 | DMA_CLLR_UT2 | DMA_CLLR_UB1 | DMA_CLLR_USA | DMA_CLLR_UDA | DMA_CLLR_UT3 |
2000739e:	68bb      	ldr	r3, [r7, #8]
200073a0:	4a0d      	ldr	r2, [pc, #52]	@ (200073d8 <DMA_List_GetCLLRNodeInfo+0x58>)
200073a2:	601a      	str	r2, [r3, #0]
                   DMA_CLLR_UB2 | DMA_CLLR_ULL;
    }

    /* Update CLLR register offset */
    if (cllr_offset != NULL)
200073a4:	687b      	ldr	r3, [r7, #4]
200073a6:	2b00      	cmp	r3, #0
200073a8:	d00f      	beq.n	200073ca <DMA_List_GetCLLRNodeInfo+0x4a>
    {
      *cllr_offset = NODE_CLLR_2D_DEFAULT_OFFSET;
200073aa:	687b      	ldr	r3, [r7, #4]
200073ac:	2207      	movs	r2, #7
200073ae:	601a      	str	r2, [r3, #0]
    if (cllr_offset != NULL)
    {
      *cllr_offset = NODE_CLLR_LINEAR_DEFAULT_OFFSET;
    }
  }
}
200073b0:	e00b      	b.n	200073ca <DMA_List_GetCLLRNodeInfo+0x4a>
    if (cllr_mask != NULL)
200073b2:	68bb      	ldr	r3, [r7, #8]
200073b4:	2b00      	cmp	r3, #0
200073b6:	d002      	beq.n	200073be <DMA_List_GetCLLRNodeInfo+0x3e>
      *cllr_mask = DMA_CLLR_UT1 | DMA_CLLR_UT2 | DMA_CLLR_UB1 | DMA_CLLR_USA | DMA_CLLR_UDA | DMA_CLLR_ULL;
200073b8:	68bb      	ldr	r3, [r7, #8]
200073ba:	4a08      	ldr	r2, [pc, #32]	@ (200073dc <DMA_List_GetCLLRNodeInfo+0x5c>)
200073bc:	601a      	str	r2, [r3, #0]
    if (cllr_offset != NULL)
200073be:	687b      	ldr	r3, [r7, #4]
200073c0:	2b00      	cmp	r3, #0
200073c2:	d002      	beq.n	200073ca <DMA_List_GetCLLRNodeInfo+0x4a>
      *cllr_offset = NODE_CLLR_LINEAR_DEFAULT_OFFSET;
200073c4:	687b      	ldr	r3, [r7, #4]
200073c6:	2205      	movs	r2, #5
200073c8:	601a      	str	r2, [r3, #0]
}
200073ca:	bf00      	nop
200073cc:	3714      	adds	r7, #20
200073ce:	46bd      	mov	sp, r7
200073d0:	f85d 7b04 	ldr.w	r7, [sp], #4
200073d4:	4770      	bx	lr
200073d6:	bf00      	nop
200073d8:	fe010000 	.word	0xfe010000
200073dc:	f8010000 	.word	0xf8010000

200073e0 <DMA_List_FindNode>:
  * @retval Return 0 when node is found in selected queue, otherwise node is not found.
  */
static uint32_t DMA_List_FindNode(DMA_QListTypeDef const *const pQList,
                                  DMA_NodeTypeDef const *const pNode,
                                  DMA_NodeInQInfoTypeDef *const NodeInfo)
{
200073e0:	b480      	push	{r7}
200073e2:	b089      	sub	sp, #36	@ 0x24
200073e4:	af00      	add	r7, sp, #0
200073e6:	60f8      	str	r0, [r7, #12]
200073e8:	60b9      	str	r1, [r7, #8]
200073ea:	607a      	str	r2, [r7, #4]
  uint32_t node_idx = 0U;
200073ec:	2300      	movs	r3, #0
200073ee:	61fb      	str	r3, [r7, #28]
  uint32_t currentnode_address  = 0U;
200073f0:	2300      	movs	r3, #0
200073f2:	61bb      	str	r3, [r7, #24]
  uint32_t previousnode_address  = 0U;
200073f4:	2300      	movs	r3, #0
200073f6:	617b      	str	r3, [r7, #20]
  uint32_t cllr_offset = NodeInfo->cllr_offset;
200073f8:	687b      	ldr	r3, [r7, #4]
200073fa:	681b      	ldr	r3, [r3, #0]
200073fc:	613b      	str	r3, [r7, #16]

  /* Find last node in queue */
  if (pNode ==  NULL)
200073fe:	68bb      	ldr	r3, [r7, #8]
20007400:	2b00      	cmp	r3, #0
20007402:	d142      	bne.n	2000748a <DMA_List_FindNode+0xaa>
  {
    /* Check that previous node is linked to the selected queue */
    while (node_idx < pQList->NodeNumber)
20007404:	e01d      	b.n	20007442 <DMA_List_FindNode+0x62>
    {
      /* Get head node address */
      if (node_idx == 0U)
20007406:	69fb      	ldr	r3, [r7, #28]
20007408:	2b00      	cmp	r3, #0
2000740a:	d107      	bne.n	2000741c <DMA_List_FindNode+0x3c>
      {
        currentnode_address = (uint32_t)pQList->Head & DMA_CLLR_LA;
2000740c:	68fb      	ldr	r3, [r7, #12]
2000740e:	681b      	ldr	r3, [r3, #0]
20007410:	461a      	mov	r2, r3
20007412:	f64f 73fc 	movw	r3, #65532	@ 0xfffc
20007416:	4013      	ands	r3, r2
20007418:	61bb      	str	r3, [r7, #24]
2000741a:	e00f      	b.n	2000743c <DMA_List_FindNode+0x5c>
      }
      /* Calculate nodes addresses */
      else
      {
        previousnode_address = currentnode_address;
2000741c:	69bb      	ldr	r3, [r7, #24]
2000741e:	617b      	str	r3, [r7, #20]
        currentnode_address =
          ((DMA_NodeTypeDef *)(currentnode_address +
                               ((uint32_t)pQList->Head & DMA_CLBAR_LBA)))->LinkRegisters[cllr_offset] & DMA_CLLR_LA;
20007420:	68fb      	ldr	r3, [r7, #12]
20007422:	681b      	ldr	r3, [r3, #0]
20007424:	0c1b      	lsrs	r3, r3, #16
20007426:	041b      	lsls	r3, r3, #16
          ((DMA_NodeTypeDef *)(currentnode_address +
20007428:	69ba      	ldr	r2, [r7, #24]
2000742a:	4413      	add	r3, r2
2000742c:	461a      	mov	r2, r3
                               ((uint32_t)pQList->Head & DMA_CLBAR_LBA)))->LinkRegisters[cllr_offset] & DMA_CLLR_LA;
2000742e:	693b      	ldr	r3, [r7, #16]
20007430:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
        currentnode_address =
20007434:	f64f 73fc 	movw	r3, #65532	@ 0xfffc
20007438:	4013      	ands	r3, r2
2000743a:	61bb      	str	r3, [r7, #24]
      }

      /* Increment node index */
      node_idx++;
2000743c:	69fb      	ldr	r3, [r7, #28]
2000743e:	3301      	adds	r3, #1
20007440:	61fb      	str	r3, [r7, #28]
    while (node_idx < pQList->NodeNumber)
20007442:	68fb      	ldr	r3, [r7, #12]
20007444:	689b      	ldr	r3, [r3, #8]
20007446:	69fa      	ldr	r2, [r7, #28]
20007448:	429a      	cmp	r2, r3
2000744a:	d3dc      	bcc.n	20007406 <DMA_List_FindNode+0x26>
2000744c:	e029      	b.n	200074a2 <DMA_List_FindNode+0xc2>
  {
    /* Check that previous node is linked to the selected queue */
    while ((node_idx < pQList->NodeNumber) && (currentnode_address != ((uint32_t)pNode & DMA_CLLR_LA)))
    {
      /* Get head node address */
      if (node_idx == 0U)
2000744e:	69fb      	ldr	r3, [r7, #28]
20007450:	2b00      	cmp	r3, #0
20007452:	d107      	bne.n	20007464 <DMA_List_FindNode+0x84>
      {
        currentnode_address = (uint32_t)pQList->Head & DMA_CLLR_LA;
20007454:	68fb      	ldr	r3, [r7, #12]
20007456:	681b      	ldr	r3, [r3, #0]
20007458:	461a      	mov	r2, r3
2000745a:	f64f 73fc 	movw	r3, #65532	@ 0xfffc
2000745e:	4013      	ands	r3, r2
20007460:	61bb      	str	r3, [r7, #24]
20007462:	e00f      	b.n	20007484 <DMA_List_FindNode+0xa4>
      }
      /* Calculate nodes addresses */
      else
      {
        previousnode_address = currentnode_address;
20007464:	69bb      	ldr	r3, [r7, #24]
20007466:	617b      	str	r3, [r7, #20]
        currentnode_address =
          ((DMA_NodeTypeDef *)(currentnode_address +
                               ((uint32_t)pQList->Head & DMA_CLBAR_LBA)))->LinkRegisters[cllr_offset] & DMA_CLLR_LA;
20007468:	68fb      	ldr	r3, [r7, #12]
2000746a:	681b      	ldr	r3, [r3, #0]
2000746c:	0c1b      	lsrs	r3, r3, #16
2000746e:	041b      	lsls	r3, r3, #16
          ((DMA_NodeTypeDef *)(currentnode_address +
20007470:	69ba      	ldr	r2, [r7, #24]
20007472:	4413      	add	r3, r2
20007474:	461a      	mov	r2, r3
                               ((uint32_t)pQList->Head & DMA_CLBAR_LBA)))->LinkRegisters[cllr_offset] & DMA_CLLR_LA;
20007476:	693b      	ldr	r3, [r7, #16]
20007478:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
        currentnode_address =
2000747c:	f64f 73fc 	movw	r3, #65532	@ 0xfffc
20007480:	4013      	ands	r3, r2
20007482:	61bb      	str	r3, [r7, #24]
      }

      /* Increment node index */
      node_idx++;
20007484:	69fb      	ldr	r3, [r7, #28]
20007486:	3301      	adds	r3, #1
20007488:	61fb      	str	r3, [r7, #28]
    while ((node_idx < pQList->NodeNumber) && (currentnode_address != ((uint32_t)pNode & DMA_CLLR_LA)))
2000748a:	68fb      	ldr	r3, [r7, #12]
2000748c:	689b      	ldr	r3, [r3, #8]
2000748e:	69fa      	ldr	r2, [r7, #28]
20007490:	429a      	cmp	r2, r3
20007492:	d206      	bcs.n	200074a2 <DMA_List_FindNode+0xc2>
20007494:	68ba      	ldr	r2, [r7, #8]
20007496:	f64f 73fc 	movw	r3, #65532	@ 0xfffc
2000749a:	4013      	ands	r3, r2
2000749c:	69ba      	ldr	r2, [r7, #24]
2000749e:	429a      	cmp	r2, r3
200074a0:	d1d5      	bne.n	2000744e <DMA_List_FindNode+0x6e>
    }
  }

  /* Check stored address */
  if (pNode != NULL)
200074a2:	68bb      	ldr	r3, [r7, #8]
200074a4:	2b00      	cmp	r3, #0
200074a6:	d008      	beq.n	200074ba <DMA_List_FindNode+0xda>
  {
    if (currentnode_address != ((uint32_t)pNode & DMA_CLLR_LA))
200074a8:	68ba      	ldr	r2, [r7, #8]
200074aa:	f64f 73fc 	movw	r3, #65532	@ 0xfffc
200074ae:	4013      	ands	r3, r2
200074b0:	69ba      	ldr	r2, [r7, #24]
200074b2:	429a      	cmp	r2, r3
200074b4:	d001      	beq.n	200074ba <DMA_List_FindNode+0xda>
    {
      return 1U;
200074b6:	2301      	movs	r3, #1
200074b8:	e02b      	b.n	20007512 <DMA_List_FindNode+0x132>
    }
  }

  /* Update current node position */
  NodeInfo->currentnode_pos = node_idx;
200074ba:	687b      	ldr	r3, [r7, #4]
200074bc:	69fa      	ldr	r2, [r7, #28]
200074be:	609a      	str	r2, [r3, #8]

  /* Update previous node address */
  NodeInfo->previousnode_addr = previousnode_address | ((uint32_t)pQList->Head & DMA_CLBAR_LBA);
200074c0:	68fb      	ldr	r3, [r7, #12]
200074c2:	681b      	ldr	r3, [r3, #0]
200074c4:	0c1b      	lsrs	r3, r3, #16
200074c6:	041b      	lsls	r3, r3, #16
200074c8:	697a      	ldr	r2, [r7, #20]
200074ca:	431a      	orrs	r2, r3
200074cc:	687b      	ldr	r3, [r7, #4]
200074ce:	605a      	str	r2, [r3, #4]

  /* Update current node address */
  NodeInfo->currentnode_addr = currentnode_address | ((uint32_t)pQList->Head & DMA_CLBAR_LBA);
200074d0:	68fb      	ldr	r3, [r7, #12]
200074d2:	681b      	ldr	r3, [r3, #0]
200074d4:	0c1b      	lsrs	r3, r3, #16
200074d6:	041b      	lsls	r3, r3, #16
200074d8:	69ba      	ldr	r2, [r7, #24]
200074da:	431a      	orrs	r2, r3
200074dc:	687b      	ldr	r3, [r7, #4]
200074de:	60da      	str	r2, [r3, #12]

  /* Update next node address */
  if (((DMA_NodeTypeDef *)NodeInfo->currentnode_addr)->LinkRegisters[cllr_offset] != 0U)
200074e0:	687b      	ldr	r3, [r7, #4]
200074e2:	68db      	ldr	r3, [r3, #12]
200074e4:	461a      	mov	r2, r3
200074e6:	693b      	ldr	r3, [r7, #16]
200074e8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
200074ec:	2b00      	cmp	r3, #0
200074ee:	d00f      	beq.n	20007510 <DMA_List_FindNode+0x130>
  {
    NodeInfo->nextnode_addr = (((DMA_NodeTypeDef *)NodeInfo->currentnode_addr)->LinkRegisters[cllr_offset] &
200074f0:	687b      	ldr	r3, [r7, #4]
200074f2:	68db      	ldr	r3, [r3, #12]
200074f4:	461a      	mov	r2, r3
200074f6:	693b      	ldr	r3, [r7, #16]
200074f8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
200074fc:	f64f 72fc 	movw	r2, #65532	@ 0xfffc
20007500:	401a      	ands	r2, r3
                               DMA_CLLR_LA) | ((uint32_t)pQList->Head & DMA_CLBAR_LBA);
20007502:	68fb      	ldr	r3, [r7, #12]
20007504:	681b      	ldr	r3, [r3, #0]
20007506:	0c1b      	lsrs	r3, r3, #16
20007508:	041b      	lsls	r3, r3, #16
2000750a:	431a      	orrs	r2, r3
    NodeInfo->nextnode_addr = (((DMA_NodeTypeDef *)NodeInfo->currentnode_addr)->LinkRegisters[cllr_offset] &
2000750c:	687b      	ldr	r3, [r7, #4]
2000750e:	611a      	str	r2, [r3, #16]
  }

  return 0U;
20007510:	2300      	movs	r3, #0
}
20007512:	4618      	mov	r0, r3
20007514:	3724      	adds	r7, #36	@ 0x24
20007516:	46bd      	mov	sp, r7
20007518:	f85d 7b04 	ldr.w	r7, [sp], #4
2000751c:	4770      	bx	lr

2000751e <DMA_List_ResetQueueNodes>:
  * @param  NodeInfo : Pointer to a DMA_NodeInQInfoTypeDef structure that contains node linked to queue information.
  * @retval None.
  */
static void DMA_List_ResetQueueNodes(DMA_QListTypeDef const *const pQList,
                                     DMA_NodeInQInfoTypeDef const *const NodeInfo)
{
2000751e:	b480      	push	{r7}
20007520:	b087      	sub	sp, #28
20007522:	af00      	add	r7, sp, #0
20007524:	6078      	str	r0, [r7, #4]
20007526:	6039      	str	r1, [r7, #0]
  uint32_t node_idx = 0U;
20007528:	2300      	movs	r3, #0
2000752a:	617b      	str	r3, [r7, #20]
  uint32_t currentnode_address  = 0U;
2000752c:	2300      	movs	r3, #0
2000752e:	613b      	str	r3, [r7, #16]
  uint32_t previousnode_address;
  uint32_t cllr_offset = NodeInfo->cllr_offset;
20007530:	683b      	ldr	r3, [r7, #0]
20007532:	681b      	ldr	r3, [r3, #0]
20007534:	60bb      	str	r3, [r7, #8]

  /* Check that previous node is linked to the selected queue */
  while (node_idx < pQList->NodeNumber)
20007536:	e031      	b.n	2000759c <DMA_List_ResetQueueNodes+0x7e>
  {
    /* Get head node address */
    if (node_idx == 0U)
20007538:	697b      	ldr	r3, [r7, #20]
2000753a:	2b00      	cmp	r3, #0
2000753c:	d110      	bne.n	20007560 <DMA_List_ResetQueueNodes+0x42>
    {
      previousnode_address = (uint32_t)pQList->Head & DMA_CLLR_LA;
2000753e:	687b      	ldr	r3, [r7, #4]
20007540:	681b      	ldr	r3, [r3, #0]
20007542:	461a      	mov	r2, r3
20007544:	f64f 73fc 	movw	r3, #65532	@ 0xfffc
20007548:	4013      	ands	r3, r2
2000754a:	60fb      	str	r3, [r7, #12]
      currentnode_address  = (pQList->Head->LinkRegisters[cllr_offset] & DMA_CLLR_LA);
2000754c:	687b      	ldr	r3, [r7, #4]
2000754e:	681b      	ldr	r3, [r3, #0]
20007550:	68ba      	ldr	r2, [r7, #8]
20007552:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
20007556:	f64f 73fc 	movw	r3, #65532	@ 0xfffc
2000755a:	4013      	ands	r3, r2
2000755c:	613b      	str	r3, [r7, #16]
2000755e:	e00f      	b.n	20007580 <DMA_List_ResetQueueNodes+0x62>
    }
    /* Calculate nodes addresses */
    else
    {
      previousnode_address = currentnode_address;
20007560:	693b      	ldr	r3, [r7, #16]
20007562:	60fb      	str	r3, [r7, #12]
      currentnode_address =
        ((DMA_NodeTypeDef *)(currentnode_address +
                             ((uint32_t)pQList->Head & DMA_CLBAR_LBA)))->LinkRegisters[cllr_offset] & DMA_CLLR_LA;
20007564:	687b      	ldr	r3, [r7, #4]
20007566:	681b      	ldr	r3, [r3, #0]
20007568:	0c1b      	lsrs	r3, r3, #16
2000756a:	041b      	lsls	r3, r3, #16
        ((DMA_NodeTypeDef *)(currentnode_address +
2000756c:	693a      	ldr	r2, [r7, #16]
2000756e:	4413      	add	r3, r2
20007570:	461a      	mov	r2, r3
                             ((uint32_t)pQList->Head & DMA_CLBAR_LBA)))->LinkRegisters[cllr_offset] & DMA_CLLR_LA;
20007572:	68bb      	ldr	r3, [r7, #8]
20007574:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
      currentnode_address =
20007578:	f64f 73fc 	movw	r3, #65532	@ 0xfffc
2000757c:	4013      	ands	r3, r2
2000757e:	613b      	str	r3, [r7, #16]
    }

    /* Reset node */
    ((DMA_NodeTypeDef *)(previousnode_address +
                         ((uint32_t)pQList->Head & DMA_CLBAR_LBA)))->LinkRegisters[cllr_offset] = 0U;
20007580:	687b      	ldr	r3, [r7, #4]
20007582:	681b      	ldr	r3, [r3, #0]
20007584:	0c1b      	lsrs	r3, r3, #16
20007586:	041b      	lsls	r3, r3, #16
    ((DMA_NodeTypeDef *)(previousnode_address +
20007588:	68fa      	ldr	r2, [r7, #12]
2000758a:	4413      	add	r3, r2
2000758c:	4619      	mov	r1, r3
                         ((uint32_t)pQList->Head & DMA_CLBAR_LBA)))->LinkRegisters[cllr_offset] = 0U;
2000758e:	68bb      	ldr	r3, [r7, #8]
20007590:	2200      	movs	r2, #0
20007592:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

    /* Increment node index */
    node_idx++;
20007596:	697b      	ldr	r3, [r7, #20]
20007598:	3301      	adds	r3, #1
2000759a:	617b      	str	r3, [r7, #20]
  while (node_idx < pQList->NodeNumber)
2000759c:	687b      	ldr	r3, [r7, #4]
2000759e:	689b      	ldr	r3, [r3, #8]
200075a0:	697a      	ldr	r2, [r7, #20]
200075a2:	429a      	cmp	r2, r3
200075a4:	d3c8      	bcc.n	20007538 <DMA_List_ResetQueueNodes+0x1a>
  }
}
200075a6:	bf00      	nop
200075a8:	bf00      	nop
200075aa:	371c      	adds	r7, #28
200075ac:	46bd      	mov	sp, r7
200075ae:	f85d 7b04 	ldr.w	r7, [sp], #4
200075b2:	4770      	bx	lr

200075b4 <DMA_List_FillNode>:
  *                     configurations.
  * @retval None.
  */
static void DMA_List_FillNode(DMA_NodeTypeDef const *const pSrcNode,
                              DMA_NodeTypeDef *const pDestNode)
{
200075b4:	b480      	push	{r7}
200075b6:	b085      	sub	sp, #20
200075b8:	af00      	add	r7, sp, #0
200075ba:	6078      	str	r0, [r7, #4]
200075bc:	6039      	str	r1, [r7, #0]
  /* Repeat for all register nodes */
  for (uint32_t reg_idx = 0U; reg_idx < NODE_MAXIMUM_SIZE; reg_idx++)
200075be:	2300      	movs	r3, #0
200075c0:	60fb      	str	r3, [r7, #12]
200075c2:	e00a      	b.n	200075da <DMA_List_FillNode+0x26>
  {
    pDestNode->LinkRegisters[reg_idx] = pSrcNode->LinkRegisters[reg_idx];
200075c4:	687b      	ldr	r3, [r7, #4]
200075c6:	68fa      	ldr	r2, [r7, #12]
200075c8:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
200075cc:	683b      	ldr	r3, [r7, #0]
200075ce:	68fa      	ldr	r2, [r7, #12]
200075d0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  for (uint32_t reg_idx = 0U; reg_idx < NODE_MAXIMUM_SIZE; reg_idx++)
200075d4:	68fb      	ldr	r3, [r7, #12]
200075d6:	3301      	adds	r3, #1
200075d8:	60fb      	str	r3, [r7, #12]
200075da:	68fb      	ldr	r3, [r7, #12]
200075dc:	2b07      	cmp	r3, #7
200075de:	d9f1      	bls.n	200075c4 <DMA_List_FillNode+0x10>
  }

  /* Fill node information */
  pDestNode->NodeInfo = pSrcNode->NodeInfo;
200075e0:	687b      	ldr	r3, [r7, #4]
200075e2:	6a1a      	ldr	r2, [r3, #32]
200075e4:	683b      	ldr	r3, [r7, #0]
200075e6:	621a      	str	r2, [r3, #32]
}
200075e8:	bf00      	nop
200075ea:	3714      	adds	r7, #20
200075ec:	46bd      	mov	sp, r7
200075ee:	f85d 7b04 	ldr.w	r7, [sp], #4
200075f2:	4770      	bx	lr

200075f4 <DMA_List_ConvertNodeToDynamic>:
  * @retval None.
  */
static void DMA_List_ConvertNodeToDynamic(uint32_t ContextNodeAddr,
                                          uint32_t CurrentNodeAddr,
                                          uint32_t RegisterNumber)
{
200075f4:	b5b0      	push	{r4, r5, r7, lr}
200075f6:	b092      	sub	sp, #72	@ 0x48
200075f8:	af00      	add	r7, sp, #0
200075fa:	60f8      	str	r0, [r7, #12]
200075fc:	60b9      	str	r1, [r7, #8]
200075fe:	607a      	str	r2, [r7, #4]
  uint32_t currentnode_reg_counter = 0U;
20007600:	2300      	movs	r3, #0
20007602:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t contextnode_reg_counter = 0U;
20007604:	2300      	movs	r3, #0
20007606:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t cllr_idx = RegisterNumber - 1U;
20007608:	687b      	ldr	r3, [r7, #4]
2000760a:	3b01      	subs	r3, #1
2000760c:	63fb      	str	r3, [r7, #60]	@ 0x3c
  DMA_NodeTypeDef *context_node = (DMA_NodeTypeDef *)ContextNodeAddr;
2000760e:	68fb      	ldr	r3, [r7, #12]
20007610:	63bb      	str	r3, [r7, #56]	@ 0x38
  DMA_NodeTypeDef *current_node = (DMA_NodeTypeDef *)CurrentNodeAddr;
20007612:	68bb      	ldr	r3, [r7, #8]
20007614:	637b      	str	r3, [r7, #52]	@ 0x34
  uint32_t update_link[NODE_MAXIMUM_SIZE] = {DMA_CLLR_UT1, DMA_CLLR_UT2, DMA_CLLR_UB1, DMA_CLLR_USA,
20007616:	4b3b      	ldr	r3, [pc, #236]	@ (20007704 <DMA_List_ConvertNodeToDynamic+0x110>)
20007618:	f107 0414 	add.w	r4, r7, #20
2000761c:	461d      	mov	r5, r3
2000761e:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
20007620:	c40f      	stmia	r4!, {r0, r1, r2, r3}
20007622:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
20007626:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
                                             DMA_CLLR_UDA, DMA_CLLR_UT3, DMA_CLLR_UB2, DMA_CLLR_ULL
                                            };

  /* Update ULL position according to register number */
  update_link[cllr_idx] = update_link[NODE_MAXIMUM_SIZE - 1U];
2000762a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
2000762c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
2000762e:	009b      	lsls	r3, r3, #2
20007630:	3348      	adds	r3, #72	@ 0x48
20007632:	443b      	add	r3, r7
20007634:	f843 2c34 	str.w	r2, [r3, #-52]

  /* Repeat for all node registers */
  while (contextnode_reg_counter != RegisterNumber)
20007638:	e04d      	b.n	200076d6 <DMA_List_ConvertNodeToDynamic+0xe2>
  {
    /* Check if register values are equal (exception for CSAR, CDAR and CLLR registers) */
    if ((context_node->LinkRegisters[contextnode_reg_counter]  ==
2000763a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
2000763c:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
2000763e:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
         current_node->LinkRegisters[currentnode_reg_counter]) &&
20007642:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
20007644:	6c79      	ldr	r1, [r7, #68]	@ 0x44
20007646:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
    if ((context_node->LinkRegisters[contextnode_reg_counter]  ==
2000764a:	429a      	cmp	r2, r3
2000764c:	d125      	bne.n	2000769a <DMA_List_ConvertNodeToDynamic+0xa6>
         current_node->LinkRegisters[currentnode_reg_counter]) &&
2000764e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
20007650:	2b03      	cmp	r3, #3
20007652:	d022      	beq.n	2000769a <DMA_List_ConvertNodeToDynamic+0xa6>
        (contextnode_reg_counter != NODE_CSAR_DEFAULT_OFFSET)  &&
20007654:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
20007656:	2b04      	cmp	r3, #4
20007658:	d01f      	beq.n	2000769a <DMA_List_ConvertNodeToDynamic+0xa6>
        (contextnode_reg_counter != NODE_CDAR_DEFAULT_OFFSET)  &&
        (contextnode_reg_counter != (RegisterNumber - 1U)))
2000765a:	687b      	ldr	r3, [r7, #4]
2000765c:	3b01      	subs	r3, #1
        (contextnode_reg_counter != NODE_CDAR_DEFAULT_OFFSET)  &&
2000765e:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
20007660:	429a      	cmp	r2, r3
20007662:	d01a      	beq.n	2000769a <DMA_List_ConvertNodeToDynamic+0xa6>
    {
      /* Format the node according to unused registers */
      DMA_List_FormatNode(current_node, currentnode_reg_counter, RegisterNumber, NODE_DYNAMIC_FORMAT);
20007664:	2301      	movs	r3, #1
20007666:	687a      	ldr	r2, [r7, #4]
20007668:	6c79      	ldr	r1, [r7, #68]	@ 0x44
2000766a:	6b78      	ldr	r0, [r7, #52]	@ 0x34
2000766c:	f000 f8a6 	bl	200077bc <DMA_List_FormatNode>

      /* Update CLLR index */
      cllr_idx --;
20007670:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
20007672:	3b01      	subs	r3, #1
20007674:	63fb      	str	r3, [r7, #60]	@ 0x3c

      /* Update CLLR fields */
      current_node->LinkRegisters[cllr_idx] &= ~update_link[contextnode_reg_counter];
20007676:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
20007678:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
2000767a:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
2000767e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
20007680:	009b      	lsls	r3, r3, #2
20007682:	3348      	adds	r3, #72	@ 0x48
20007684:	443b      	add	r3, r7
20007686:	f853 3c34 	ldr.w	r3, [r3, #-52]
2000768a:	43db      	mvns	r3, r3
2000768c:	ea02 0103 	and.w	r1, r2, r3
20007690:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
20007692:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
20007694:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
20007698:	e01a      	b.n	200076d0 <DMA_List_ConvertNodeToDynamic+0xdc>
    }
    else
    {
      /* Update context node register fields with new values */
      context_node->LinkRegisters[contextnode_reg_counter] = current_node->LinkRegisters[currentnode_reg_counter];
2000769a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
2000769c:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
2000769e:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
200076a2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
200076a4:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
200076a6:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

      /* Update CLLR fields */
      current_node->LinkRegisters[cllr_idx] |= update_link[contextnode_reg_counter];
200076aa:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
200076ac:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
200076ae:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
200076b2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
200076b4:	009b      	lsls	r3, r3, #2
200076b6:	3348      	adds	r3, #72	@ 0x48
200076b8:	443b      	add	r3, r7
200076ba:	f853 3c34 	ldr.w	r3, [r3, #-52]
200076be:	ea42 0103 	orr.w	r1, r2, r3
200076c2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
200076c4:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
200076c6:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

      /* Increment current node number register counter */
      currentnode_reg_counter++;
200076ca:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
200076cc:	3301      	adds	r3, #1
200076ce:	647b      	str	r3, [r7, #68]	@ 0x44
    }

    /* Increment context node number register counter */
    contextnode_reg_counter++;
200076d0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
200076d2:	3301      	adds	r3, #1
200076d4:	643b      	str	r3, [r7, #64]	@ 0x40
  while (contextnode_reg_counter != RegisterNumber)
200076d6:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
200076d8:	687b      	ldr	r3, [r7, #4]
200076da:	429a      	cmp	r2, r3
200076dc:	d1ad      	bne.n	2000763a <DMA_List_ConvertNodeToDynamic+0x46>
  }

  /* Update node information */
  MODIFY_REG(current_node->NodeInfo, NODE_CLLR_IDX, ((currentnode_reg_counter - 1U) << NODE_CLLR_IDX_POS));
200076de:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
200076e0:	6a1b      	ldr	r3, [r3, #32]
200076e2:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
200076e6:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
200076e8:	3b01      	subs	r3, #1
200076ea:	021b      	lsls	r3, r3, #8
200076ec:	431a      	orrs	r2, r3
200076ee:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
200076f0:	621a      	str	r2, [r3, #32]

  /* Clear unused node fields */
  DMA_List_ClearUnusedFields(current_node, currentnode_reg_counter);
200076f2:	6c79      	ldr	r1, [r7, #68]	@ 0x44
200076f4:	6b78      	ldr	r0, [r7, #52]	@ 0x34
200076f6:	f000 f89a 	bl	2000782e <DMA_List_ClearUnusedFields>
}
200076fa:	bf00      	nop
200076fc:	3748      	adds	r7, #72	@ 0x48
200076fe:	46bd      	mov	sp, r7
20007700:	bdb0      	pop	{r4, r5, r7, pc}
20007702:	bf00      	nop
20007704:	20018554 	.word	0x20018554

20007708 <DMA_List_ConvertNodeToStatic>:
  * @retval None.
  */
static void DMA_List_ConvertNodeToStatic(uint32_t ContextNodeAddr,
                                         uint32_t CurrentNodeAddr,
                                         uint32_t RegisterNumber)
{
20007708:	b5b0      	push	{r4, r5, r7, lr}
2000770a:	b092      	sub	sp, #72	@ 0x48
2000770c:	af00      	add	r7, sp, #0
2000770e:	60f8      	str	r0, [r7, #12]
20007710:	60b9      	str	r1, [r7, #8]
20007712:	607a      	str	r2, [r7, #4]
  uint32_t contextnode_reg_counter = 0U;
20007714:	2300      	movs	r3, #0
20007716:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t cllr_idx;
  uint32_t cllr_mask;
  const DMA_NodeTypeDef *context_node = (DMA_NodeTypeDef *)ContextNodeAddr;
20007718:	68fb      	ldr	r3, [r7, #12]
2000771a:	643b      	str	r3, [r7, #64]	@ 0x40
  DMA_NodeTypeDef *current_node = (DMA_NodeTypeDef *)CurrentNodeAddr;
2000771c:	68bb      	ldr	r3, [r7, #8]
2000771e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  uint32_t update_link[NODE_MAXIMUM_SIZE] = {DMA_CLLR_UT1, DMA_CLLR_UT2, DMA_CLLR_UB1, DMA_CLLR_USA,
20007720:	4b25      	ldr	r3, [pc, #148]	@ (200077b8 <DMA_List_ConvertNodeToStatic+0xb0>)
20007722:	f107 0414 	add.w	r4, r7, #20
20007726:	461d      	mov	r5, r3
20007728:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
2000772a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
2000772c:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
20007730:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
                                             DMA_CLLR_UDA, DMA_CLLR_UT3, DMA_CLLR_UB2, DMA_CLLR_ULL
                                            };

  /* Update ULL position according to register number */
  update_link[RegisterNumber - 1U] = update_link[NODE_MAXIMUM_SIZE - 1U];
20007734:	687b      	ldr	r3, [r7, #4]
20007736:	3b01      	subs	r3, #1
20007738:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
2000773a:	009b      	lsls	r3, r3, #2
2000773c:	3348      	adds	r3, #72	@ 0x48
2000773e:	443b      	add	r3, r7
20007740:	f843 2c34 	str.w	r2, [r3, #-52]

  /* Get context node CLLR information */
  cllr_idx  = (context_node->NodeInfo & NODE_CLLR_IDX) >> NODE_CLLR_IDX_POS;
20007744:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
20007746:	6a1b      	ldr	r3, [r3, #32]
20007748:	0a1b      	lsrs	r3, r3, #8
2000774a:	f003 0307 	and.w	r3, r3, #7
2000774e:	63bb      	str	r3, [r7, #56]	@ 0x38
  cllr_mask = context_node->LinkRegisters[cllr_idx];
20007750:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
20007752:	6bba      	ldr	r2, [r7, #56]	@ 0x38
20007754:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
20007758:	637b      	str	r3, [r7, #52]	@ 0x34

  /* Repeat for all node registers */
  while (contextnode_reg_counter != RegisterNumber)
2000775a:	e01a      	b.n	20007792 <DMA_List_ConvertNodeToStatic+0x8a>
  {
    /* Check if node field is dynamic */
    if ((cllr_mask & update_link[contextnode_reg_counter]) == 0U)
2000775c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
2000775e:	009b      	lsls	r3, r3, #2
20007760:	3348      	adds	r3, #72	@ 0x48
20007762:	443b      	add	r3, r7
20007764:	f853 2c34 	ldr.w	r2, [r3, #-52]
20007768:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
2000776a:	4013      	ands	r3, r2
2000776c:	2b00      	cmp	r3, #0
2000776e:	d10d      	bne.n	2000778c <DMA_List_ConvertNodeToStatic+0x84>
    {
      /* Format the node according to unused registers */
      DMA_List_FormatNode(current_node, contextnode_reg_counter, RegisterNumber, NODE_STATIC_FORMAT);
20007770:	2300      	movs	r3, #0
20007772:	687a      	ldr	r2, [r7, #4]
20007774:	6c79      	ldr	r1, [r7, #68]	@ 0x44
20007776:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
20007778:	f000 f820 	bl	200077bc <DMA_List_FormatNode>

      /* Update node field */
      current_node->LinkRegisters[contextnode_reg_counter] = context_node->LinkRegisters[contextnode_reg_counter];
2000777c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
2000777e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
20007780:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
20007784:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
20007786:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
20007788:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    }

    /* Increment context node number register counter */
    contextnode_reg_counter++;
2000778c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
2000778e:	3301      	adds	r3, #1
20007790:	647b      	str	r3, [r7, #68]	@ 0x44
  while (contextnode_reg_counter != RegisterNumber)
20007792:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
20007794:	687b      	ldr	r3, [r7, #4]
20007796:	429a      	cmp	r2, r3
20007798:	d1e0      	bne.n	2000775c <DMA_List_ConvertNodeToStatic+0x54>
  }

  /* Update node information */
  MODIFY_REG(current_node->NodeInfo, NODE_CLLR_IDX, ((RegisterNumber - 1U) << NODE_CLLR_IDX_POS));
2000779a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
2000779c:	6a1b      	ldr	r3, [r3, #32]
2000779e:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
200077a2:	687b      	ldr	r3, [r7, #4]
200077a4:	3b01      	subs	r3, #1
200077a6:	021b      	lsls	r3, r3, #8
200077a8:	431a      	orrs	r2, r3
200077aa:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
200077ac:	621a      	str	r2, [r3, #32]
}
200077ae:	bf00      	nop
200077b0:	3748      	adds	r7, #72	@ 0x48
200077b2:	46bd      	mov	sp, r7
200077b4:	bdb0      	pop	{r4, r5, r7, pc}
200077b6:	bf00      	nop
200077b8:	20018554 	.word	0x20018554

200077bc <DMA_List_FormatNode>:
  */
static void DMA_List_FormatNode(DMA_NodeTypeDef *const pNode,
                                uint32_t RegisterIdx,
                                uint32_t RegisterNumber,
                                uint32_t Format)
{
200077bc:	b480      	push	{r7}
200077be:	b087      	sub	sp, #28
200077c0:	af00      	add	r7, sp, #0
200077c2:	60f8      	str	r0, [r7, #12]
200077c4:	60b9      	str	r1, [r7, #8]
200077c6:	607a      	str	r2, [r7, #4]
200077c8:	603b      	str	r3, [r7, #0]
  if (Format == NODE_DYNAMIC_FORMAT)
200077ca:	683b      	ldr	r3, [r7, #0]
200077cc:	2b01      	cmp	r3, #1
200077ce:	d114      	bne.n	200077fa <DMA_List_FormatNode+0x3e>
  {
    /* Repeat for all registers to be formatted */
    for (uint32_t reg_idx = RegisterIdx; reg_idx < (RegisterNumber - 1U); reg_idx++)
200077d0:	68bb      	ldr	r3, [r7, #8]
200077d2:	617b      	str	r3, [r7, #20]
200077d4:	e00b      	b.n	200077ee <DMA_List_FormatNode+0x32>
    {
      pNode->LinkRegisters[reg_idx] = pNode->LinkRegisters[reg_idx + 1U];
200077d6:	697b      	ldr	r3, [r7, #20]
200077d8:	1c5a      	adds	r2, r3, #1
200077da:	68fb      	ldr	r3, [r7, #12]
200077dc:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
200077e0:	68fb      	ldr	r3, [r7, #12]
200077e2:	697a      	ldr	r2, [r7, #20]
200077e4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    for (uint32_t reg_idx = RegisterIdx; reg_idx < (RegisterNumber - 1U); reg_idx++)
200077e8:	697b      	ldr	r3, [r7, #20]
200077ea:	3301      	adds	r3, #1
200077ec:	617b      	str	r3, [r7, #20]
200077ee:	687b      	ldr	r3, [r7, #4]
200077f0:	3b01      	subs	r3, #1
200077f2:	697a      	ldr	r2, [r7, #20]
200077f4:	429a      	cmp	r2, r3
200077f6:	d3ee      	bcc.n	200077d6 <DMA_List_FormatNode+0x1a>
    for (uint32_t reg_idx = (RegisterNumber - 2U); reg_idx > RegisterIdx; reg_idx--)
    {
      pNode->LinkRegisters[reg_idx] = pNode->LinkRegisters[reg_idx - 1U];
    }
  }
}
200077f8:	e013      	b.n	20007822 <DMA_List_FormatNode+0x66>
    for (uint32_t reg_idx = (RegisterNumber - 2U); reg_idx > RegisterIdx; reg_idx--)
200077fa:	687b      	ldr	r3, [r7, #4]
200077fc:	3b02      	subs	r3, #2
200077fe:	613b      	str	r3, [r7, #16]
20007800:	e00b      	b.n	2000781a <DMA_List_FormatNode+0x5e>
      pNode->LinkRegisters[reg_idx] = pNode->LinkRegisters[reg_idx - 1U];
20007802:	693b      	ldr	r3, [r7, #16]
20007804:	1e5a      	subs	r2, r3, #1
20007806:	68fb      	ldr	r3, [r7, #12]
20007808:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
2000780c:	68fb      	ldr	r3, [r7, #12]
2000780e:	693a      	ldr	r2, [r7, #16]
20007810:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    for (uint32_t reg_idx = (RegisterNumber - 2U); reg_idx > RegisterIdx; reg_idx--)
20007814:	693b      	ldr	r3, [r7, #16]
20007816:	3b01      	subs	r3, #1
20007818:	613b      	str	r3, [r7, #16]
2000781a:	693a      	ldr	r2, [r7, #16]
2000781c:	68bb      	ldr	r3, [r7, #8]
2000781e:	429a      	cmp	r2, r3
20007820:	d8ef      	bhi.n	20007802 <DMA_List_FormatNode+0x46>
}
20007822:	bf00      	nop
20007824:	371c      	adds	r7, #28
20007826:	46bd      	mov	sp, r7
20007828:	f85d 7b04 	ldr.w	r7, [sp], #4
2000782c:	4770      	bx	lr

2000782e <DMA_List_ClearUnusedFields>:
  * @param  FirstUnusedField : The first unused field to be cleared.
  * @retval None.
  */
static void DMA_List_ClearUnusedFields(DMA_NodeTypeDef *const pNode,
                                       uint32_t FirstUnusedField)
{
2000782e:	b480      	push	{r7}
20007830:	b085      	sub	sp, #20
20007832:	af00      	add	r7, sp, #0
20007834:	6078      	str	r0, [r7, #4]
20007836:	6039      	str	r1, [r7, #0]
  /* Repeat for all unused fields */
  for (uint32_t reg_idx = FirstUnusedField; reg_idx < NODE_MAXIMUM_SIZE; reg_idx++)
20007838:	683b      	ldr	r3, [r7, #0]
2000783a:	60fb      	str	r3, [r7, #12]
2000783c:	e007      	b.n	2000784e <DMA_List_ClearUnusedFields+0x20>
  {
    pNode->LinkRegisters[reg_idx] = 0U;
2000783e:	687b      	ldr	r3, [r7, #4]
20007840:	68fa      	ldr	r2, [r7, #12]
20007842:	2100      	movs	r1, #0
20007844:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  for (uint32_t reg_idx = FirstUnusedField; reg_idx < NODE_MAXIMUM_SIZE; reg_idx++)
20007848:	68fb      	ldr	r3, [r7, #12]
2000784a:	3301      	adds	r3, #1
2000784c:	60fb      	str	r3, [r7, #12]
2000784e:	68fb      	ldr	r3, [r7, #12]
20007850:	2b07      	cmp	r3, #7
20007852:	d9f4      	bls.n	2000783e <DMA_List_ClearUnusedFields+0x10>
  }
}
20007854:	bf00      	nop
20007856:	bf00      	nop
20007858:	3714      	adds	r7, #20
2000785a:	46bd      	mov	sp, r7
2000785c:	f85d 7b04 	ldr.w	r7, [sp], #4
20007860:	4770      	bx	lr

20007862 <DMA_List_UpdateDynamicQueueNodesCLLR>:
  * @param  LastNode_IsCircular : The first circular node is the last queue node or not.
  * @retval None.
  */
static void DMA_List_UpdateDynamicQueueNodesCLLR(DMA_QListTypeDef const *const pQList,
                                                 uint32_t LastNode_IsCircular)
{
20007862:	b580      	push	{r7, lr}
20007864:	b088      	sub	sp, #32
20007866:	af00      	add	r7, sp, #0
20007868:	6078      	str	r0, [r7, #4]
2000786a:	6039      	str	r1, [r7, #0]
  uint32_t previous_cllr_offset;
  uint32_t current_cllr_offset = 0U;
2000786c:	2300      	movs	r3, #0
2000786e:	61fb      	str	r3, [r7, #28]
  uint32_t previousnode_addr;
  uint32_t currentnode_addr = (uint32_t)pQList->Head;
20007870:	687b      	ldr	r3, [r7, #4]
20007872:	681b      	ldr	r3, [r3, #0]
20007874:	61bb      	str	r3, [r7, #24]
  uint32_t cllr_mask;
  uint32_t node_idx = 0U;
20007876:	2300      	movs	r3, #0
20007878:	617b      	str	r3, [r7, #20]

  /*  Repeat for all register nodes */
  while (node_idx < pQList->NodeNumber)
2000787a:	e039      	b.n	200078f0 <DMA_List_UpdateDynamicQueueNodesCLLR+0x8e>
  {
    /* Get head node address */
    if (node_idx == 0U)
2000787c:	697b      	ldr	r3, [r7, #20]
2000787e:	2b00      	cmp	r3, #0
20007880:	d106      	bne.n	20007890 <DMA_List_UpdateDynamicQueueNodesCLLR+0x2e>
    {
      /* Get current node information */
      current_cllr_offset = (((DMA_NodeTypeDef *)currentnode_addr)->NodeInfo & NODE_CLLR_IDX) >> NODE_CLLR_IDX_POS;
20007882:	69bb      	ldr	r3, [r7, #24]
20007884:	6a1b      	ldr	r3, [r3, #32]
20007886:	0a1b      	lsrs	r3, r3, #8
20007888:	f003 0307 	and.w	r3, r3, #7
2000788c:	61fb      	str	r3, [r7, #28]
2000788e:	e02c      	b.n	200078ea <DMA_List_UpdateDynamicQueueNodesCLLR+0x88>
    }
    /* Calculate nodes addresses */
    else
    {
      /* Get previous node information */
      previousnode_addr = currentnode_addr;
20007890:	69bb      	ldr	r3, [r7, #24]
20007892:	613b      	str	r3, [r7, #16]
      previous_cllr_offset = current_cllr_offset;
20007894:	69fb      	ldr	r3, [r7, #28]
20007896:	60fb      	str	r3, [r7, #12]

      /* Get current node information */
      currentnode_addr = (((DMA_NodeTypeDef *)(previousnode_addr))->LinkRegisters[previous_cllr_offset] & DMA_CLLR_LA) +
20007898:	693b      	ldr	r3, [r7, #16]
2000789a:	68fa      	ldr	r2, [r7, #12]
2000789c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
200078a0:	f64f 72fc 	movw	r2, #65532	@ 0xfffc
200078a4:	401a      	ands	r2, r3
                         ((uint32_t)pQList->Head & DMA_CLBAR_LBA);
200078a6:	687b      	ldr	r3, [r7, #4]
200078a8:	681b      	ldr	r3, [r3, #0]
200078aa:	0c1b      	lsrs	r3, r3, #16
200078ac:	041b      	lsls	r3, r3, #16
      currentnode_addr = (((DMA_NodeTypeDef *)(previousnode_addr))->LinkRegisters[previous_cllr_offset] & DMA_CLLR_LA) +
200078ae:	4313      	orrs	r3, r2
200078b0:	61bb      	str	r3, [r7, #24]
      current_cllr_offset = (((DMA_NodeTypeDef *)currentnode_addr)->NodeInfo & NODE_CLLR_IDX) >> NODE_CLLR_IDX_POS;
200078b2:	69bb      	ldr	r3, [r7, #24]
200078b4:	6a1b      	ldr	r3, [r3, #32]
200078b6:	0a1b      	lsrs	r3, r3, #8
200078b8:	f003 0307 	and.w	r3, r3, #7
200078bc:	61fb      	str	r3, [r7, #28]

      /* Calculate CLLR register value to be updated */
      cllr_mask = (((DMA_NodeTypeDef *)currentnode_addr)->LinkRegisters[current_cllr_offset] & ~DMA_CLLR_LA) |
200078be:	69bb      	ldr	r3, [r7, #24]
200078c0:	69fa      	ldr	r2, [r7, #28]
200078c2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
200078c6:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
200078ca:	f023 03fc 	bic.w	r3, r3, #252	@ 0xfc
                  (((DMA_NodeTypeDef *)(previousnode_addr))->LinkRegisters[previous_cllr_offset] & DMA_CLLR_LA);
200078ce:	693a      	ldr	r2, [r7, #16]
200078d0:	68f9      	ldr	r1, [r7, #12]
200078d2:	f852 1021 	ldr.w	r1, [r2, r1, lsl #2]
200078d6:	f64f 72fc 	movw	r2, #65532	@ 0xfffc
200078da:	400a      	ands	r2, r1
      cllr_mask = (((DMA_NodeTypeDef *)currentnode_addr)->LinkRegisters[current_cllr_offset] & ~DMA_CLLR_LA) |
200078dc:	4313      	orrs	r3, r2
200078de:	60bb      	str	r3, [r7, #8]

      /* Set new CLLR value to previous node */
      ((DMA_NodeTypeDef *)(previousnode_addr))->LinkRegisters[previous_cllr_offset] = cllr_mask;
200078e0:	693b      	ldr	r3, [r7, #16]
200078e2:	68b9      	ldr	r1, [r7, #8]
200078e4:	68fa      	ldr	r2, [r7, #12]
200078e6:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    }

    /* Increment node index */
    node_idx++;
200078ea:	697b      	ldr	r3, [r7, #20]
200078ec:	3301      	adds	r3, #1
200078ee:	617b      	str	r3, [r7, #20]
  while (node_idx < pQList->NodeNumber)
200078f0:	687b      	ldr	r3, [r7, #4]
200078f2:	689b      	ldr	r3, [r3, #8]
200078f4:	697a      	ldr	r2, [r7, #20]
200078f6:	429a      	cmp	r2, r3
200078f8:	d3c0      	bcc.n	2000787c <DMA_List_UpdateDynamicQueueNodesCLLR+0x1a>
  }

  /* Check queue circularity */
  if (pQList->FirstCircularNode != 0U)
200078fa:	687b      	ldr	r3, [r7, #4]
200078fc:	685b      	ldr	r3, [r3, #4]
200078fe:	2b00      	cmp	r3, #0
20007900:	d021      	beq.n	20007946 <DMA_List_UpdateDynamicQueueNodesCLLR+0xe4>
  {
    /* First circular queue is not last queue node */
    if (LastNode_IsCircular == 0U)
20007902:	683b      	ldr	r3, [r7, #0]
20007904:	2b00      	cmp	r3, #0
20007906:	d113      	bne.n	20007930 <DMA_List_UpdateDynamicQueueNodesCLLR+0xce>
    {
      /* Get CLLR node information */
      DMA_List_GetCLLRNodeInfo(((DMA_NodeTypeDef *)currentnode_addr), &cllr_mask, NULL);
20007908:	69bb      	ldr	r3, [r7, #24]
2000790a:	f107 0108 	add.w	r1, r7, #8
2000790e:	2200      	movs	r2, #0
20007910:	4618      	mov	r0, r3
20007912:	f7ff fd35 	bl	20007380 <DMA_List_GetCLLRNodeInfo>

      /* Update CLLR register for last circular node */
      ((DMA_NodeTypeDef *)currentnode_addr)->LinkRegisters[current_cllr_offset] =
        ((uint32_t)pQList->Head & DMA_CLLR_LA) | cllr_mask;
20007916:	687b      	ldr	r3, [r7, #4]
20007918:	681b      	ldr	r3, [r3, #0]
2000791a:	461a      	mov	r2, r3
2000791c:	f64f 73fc 	movw	r3, #65532	@ 0xfffc
20007920:	4013      	ands	r3, r2
20007922:	68b9      	ldr	r1, [r7, #8]
      ((DMA_NodeTypeDef *)currentnode_addr)->LinkRegisters[current_cllr_offset] =
20007924:	69ba      	ldr	r2, [r7, #24]
        ((uint32_t)pQList->Head & DMA_CLLR_LA) | cllr_mask;
20007926:	4319      	orrs	r1, r3
      ((DMA_NodeTypeDef *)currentnode_addr)->LinkRegisters[current_cllr_offset] =
20007928:	69fb      	ldr	r3, [r7, #28]
2000792a:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
  else
  {
    /* Clear CLLR register for last node */
    ((DMA_NodeTypeDef *)currentnode_addr)->LinkRegisters[current_cllr_offset] = 0U;
  }
}
2000792e:	e00f      	b.n	20007950 <DMA_List_UpdateDynamicQueueNodesCLLR+0xee>
      ((DMA_NodeTypeDef *)currentnode_addr)->LinkRegisters[current_cllr_offset] &= ~DMA_CLLR_ULL;
20007930:	69bb      	ldr	r3, [r7, #24]
20007932:	69fa      	ldr	r2, [r7, #28]
20007934:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
20007938:	69bb      	ldr	r3, [r7, #24]
2000793a:	f422 3180 	bic.w	r1, r2, #65536	@ 0x10000
2000793e:	69fa      	ldr	r2, [r7, #28]
20007940:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
20007944:	e004      	b.n	20007950 <DMA_List_UpdateDynamicQueueNodesCLLR+0xee>
    ((DMA_NodeTypeDef *)currentnode_addr)->LinkRegisters[current_cllr_offset] = 0U;
20007946:	69bb      	ldr	r3, [r7, #24]
20007948:	69fa      	ldr	r2, [r7, #28]
2000794a:	2100      	movs	r1, #0
2000794c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
20007950:	bf00      	nop
20007952:	3720      	adds	r7, #32
20007954:	46bd      	mov	sp, r7
20007956:	bd80      	pop	{r7, pc}

20007958 <DMA_List_UpdateStaticQueueNodesCLLR>:
  * @param  operation : The operation type.
  * @retval None.
  */
static void DMA_List_UpdateStaticQueueNodesCLLR(DMA_QListTypeDef const *const pQList,
                                                uint32_t operation)
{
20007958:	b580      	push	{r7, lr}
2000795a:	b088      	sub	sp, #32
2000795c:	af00      	add	r7, sp, #0
2000795e:	6078      	str	r0, [r7, #4]
20007960:	6039      	str	r1, [r7, #0]
  uint32_t currentnode_addr = (uint32_t)pQList->Head;
20007962:	687b      	ldr	r3, [r7, #4]
20007964:	681b      	ldr	r3, [r3, #0]
20007966:	61fb      	str	r3, [r7, #28]
  uint32_t current_cllr_offset = ((uint32_t)pQList->Head->NodeInfo & NODE_CLLR_IDX) >> NODE_CLLR_IDX_POS;
20007968:	687b      	ldr	r3, [r7, #4]
2000796a:	681b      	ldr	r3, [r3, #0]
2000796c:	6a1b      	ldr	r3, [r3, #32]
2000796e:	0a1b      	lsrs	r3, r3, #8
20007970:	f003 0307 	and.w	r3, r3, #7
20007974:	61bb      	str	r3, [r7, #24]
  uint32_t cllr_default_offset;
  uint32_t cllr_default_mask;
  uint32_t cllr_mask;
  uint32_t node_idx = 0U;
20007976:	2300      	movs	r3, #0
20007978:	613b      	str	r3, [r7, #16]

  /* Get CLLR node information */
  DMA_List_GetCLLRNodeInfo(pQList->Head, &cllr_default_mask, &cllr_default_offset);
2000797a:	687b      	ldr	r3, [r7, #4]
2000797c:	681b      	ldr	r3, [r3, #0]
2000797e:	f107 020c 	add.w	r2, r7, #12
20007982:	f107 0108 	add.w	r1, r7, #8
20007986:	4618      	mov	r0, r3
20007988:	f7ff fcfa 	bl	20007380 <DMA_List_GetCLLRNodeInfo>

  /*  Repeat for all register nodes (Bypass last queue node) */
  while (node_idx < pQList->NodeNumber)
2000798c:	e039      	b.n	20007a02 <DMA_List_UpdateStaticQueueNodesCLLR+0xaa>
  {
    if (operation == UPDATE_CLLR_POSITION)
2000798e:	683b      	ldr	r3, [r7, #0]
20007990:	2b00      	cmp	r3, #0
20007992:	d105      	bne.n	200079a0 <DMA_List_UpdateStaticQueueNodesCLLR+0x48>
    {
      /* Get CLLR value */
      cllr_mask = ((DMA_NodeTypeDef *)currentnode_addr)->LinkRegisters[current_cllr_offset];
20007994:	69fb      	ldr	r3, [r7, #28]
20007996:	69ba      	ldr	r2, [r7, #24]
20007998:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
2000799c:	617b      	str	r3, [r7, #20]
2000799e:	e009      	b.n	200079b4 <DMA_List_UpdateStaticQueueNodesCLLR+0x5c>
    }
    else
    {
      /* Calculate CLLR value */
      cllr_mask = (((DMA_NodeTypeDef *)currentnode_addr)->LinkRegisters[current_cllr_offset] & DMA_CLLR_LA) |
200079a0:	69fb      	ldr	r3, [r7, #28]
200079a2:	69ba      	ldr	r2, [r7, #24]
200079a4:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
200079a8:	f64f 73fc 	movw	r3, #65532	@ 0xfffc
200079ac:	4013      	ands	r3, r2
200079ae:	68ba      	ldr	r2, [r7, #8]
200079b0:	4313      	orrs	r3, r2
200079b2:	617b      	str	r3, [r7, #20]
                  cllr_default_mask;
    }

    /* Set new CLLR value to default position */
    if ((node_idx == (pQList->NodeNumber - 1U)) && (pQList->FirstCircularNode == NULL))
200079b4:	687b      	ldr	r3, [r7, #4]
200079b6:	689b      	ldr	r3, [r3, #8]
200079b8:	3b01      	subs	r3, #1
200079ba:	693a      	ldr	r2, [r7, #16]
200079bc:	429a      	cmp	r2, r3
200079be:	d109      	bne.n	200079d4 <DMA_List_UpdateStaticQueueNodesCLLR+0x7c>
200079c0:	687b      	ldr	r3, [r7, #4]
200079c2:	685b      	ldr	r3, [r3, #4]
200079c4:	2b00      	cmp	r3, #0
200079c6:	d105      	bne.n	200079d4 <DMA_List_UpdateStaticQueueNodesCLLR+0x7c>
    {
      ((DMA_NodeTypeDef *)(currentnode_addr))->LinkRegisters[cllr_default_offset] = 0U;
200079c8:	69fb      	ldr	r3, [r7, #28]
200079ca:	68fa      	ldr	r2, [r7, #12]
200079cc:	2100      	movs	r1, #0
200079ce:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
200079d2:	e004      	b.n	200079de <DMA_List_UpdateStaticQueueNodesCLLR+0x86>
    }
    else
    {
      ((DMA_NodeTypeDef *)(currentnode_addr))->LinkRegisters[cllr_default_offset] = cllr_mask;
200079d4:	69fb      	ldr	r3, [r7, #28]
200079d6:	68fa      	ldr	r2, [r7, #12]
200079d8:	6979      	ldr	r1, [r7, #20]
200079da:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    }

    /* Update current node address with next node address */
    currentnode_addr = (currentnode_addr & DMA_CLBAR_LBA) | (cllr_mask & DMA_CLLR_LA);
200079de:	69fb      	ldr	r3, [r7, #28]
200079e0:	0c1b      	lsrs	r3, r3, #16
200079e2:	041b      	lsls	r3, r3, #16
200079e4:	6979      	ldr	r1, [r7, #20]
200079e6:	f64f 72fc 	movw	r2, #65532	@ 0xfffc
200079ea:	400a      	ands	r2, r1
200079ec:	4313      	orrs	r3, r2
200079ee:	61fb      	str	r3, [r7, #28]

    /* Update current CLLR offset with next CLLR offset */
    current_cllr_offset = (((DMA_NodeTypeDef *)currentnode_addr)->NodeInfo & NODE_CLLR_IDX) >> NODE_CLLR_IDX_POS;
200079f0:	69fb      	ldr	r3, [r7, #28]
200079f2:	6a1b      	ldr	r3, [r3, #32]
200079f4:	0a1b      	lsrs	r3, r3, #8
200079f6:	f003 0307 	and.w	r3, r3, #7
200079fa:	61bb      	str	r3, [r7, #24]

    /* Increment node index */
    node_idx++;
200079fc:	693b      	ldr	r3, [r7, #16]
200079fe:	3301      	adds	r3, #1
20007a00:	613b      	str	r3, [r7, #16]
  while (node_idx < pQList->NodeNumber)
20007a02:	687b      	ldr	r3, [r7, #4]
20007a04:	689b      	ldr	r3, [r3, #8]
20007a06:	693a      	ldr	r2, [r7, #16]
20007a08:	429a      	cmp	r2, r3
20007a0a:	d3c0      	bcc.n	2000798e <DMA_List_UpdateStaticQueueNodesCLLR+0x36>
  }
}
20007a0c:	bf00      	nop
20007a0e:	bf00      	nop
20007a10:	3720      	adds	r7, #32
20007a12:	46bd      	mov	sp, r7
20007a14:	bd80      	pop	{r7, pc}

20007a16 <DMA_List_CleanQueue>:
  * @brief  Clean linked-list queue variable.
  * @param  pQList    : Pointer to a DMA_QListTypeDef structure that contains queue information.
  * @retval None.
  */
static void DMA_List_CleanQueue(DMA_QListTypeDef *const pQList)
{
20007a16:	b480      	push	{r7}
20007a18:	b083      	sub	sp, #12
20007a1a:	af00      	add	r7, sp, #0
20007a1c:	6078      	str	r0, [r7, #4]
  /* Clear head node */
  pQList->Head = NULL;
20007a1e:	687b      	ldr	r3, [r7, #4]
20007a20:	2200      	movs	r2, #0
20007a22:	601a      	str	r2, [r3, #0]

  /* Clear first circular queue node */
  pQList->FirstCircularNode = NULL;
20007a24:	687b      	ldr	r3, [r7, #4]
20007a26:	2200      	movs	r2, #0
20007a28:	605a      	str	r2, [r3, #4]

  /* Reset node number */
  pQList->NodeNumber = 0U;
20007a2a:	687b      	ldr	r3, [r7, #4]
20007a2c:	2200      	movs	r2, #0
20007a2e:	609a      	str	r2, [r3, #8]

  /* Reset queue state */
  pQList->State = HAL_DMA_QUEUE_STATE_RESET;
20007a30:	687b      	ldr	r3, [r7, #4]
20007a32:	2200      	movs	r2, #0
20007a34:	731a      	strb	r2, [r3, #12]

  /* Reset queue error code */
  pQList->ErrorCode = HAL_DMA_QUEUE_ERROR_NONE;
20007a36:	687b      	ldr	r3, [r7, #4]
20007a38:	2200      	movs	r2, #0
20007a3a:	611a      	str	r2, [r3, #16]

  /* Reset queue type */
  pQList->Type = QUEUE_TYPE_STATIC;
20007a3c:	687b      	ldr	r3, [r7, #4]
20007a3e:	2200      	movs	r2, #0
20007a40:	615a      	str	r2, [r3, #20]
}
20007a42:	bf00      	nop
20007a44:	370c      	adds	r7, #12
20007a46:	46bd      	mov	sp, r7
20007a48:	f85d 7b04 	ldr.w	r7, [sp], #4
20007a4c:	4770      	bx	lr
	...

20007a50 <HAL_EXTI_SetConfigLine>:
  * @param  hexti Exti handle.
  * @param  pExtiConfig Pointer on EXTI configuration to be set.
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_EXTI_SetConfigLine(EXTI_HandleTypeDef *hexti, EXTI_ConfigTypeDef *pExtiConfig)
{
20007a50:	b480      	push	{r7}
20007a52:	b089      	sub	sp, #36	@ 0x24
20007a54:	af00      	add	r7, sp, #0
20007a56:	6078      	str	r0, [r7, #4]
20007a58:	6039      	str	r1, [r7, #0]
  uint32_t linepos;
  uint32_t maskline;
  uint32_t offset;

  /* Check null pointer */
  if ((hexti == NULL) || (pExtiConfig == NULL))
20007a5a:	687b      	ldr	r3, [r7, #4]
20007a5c:	2b00      	cmp	r3, #0
20007a5e:	d002      	beq.n	20007a66 <HAL_EXTI_SetConfigLine+0x16>
20007a60:	683b      	ldr	r3, [r7, #0]
20007a62:	2b00      	cmp	r3, #0
20007a64:	d101      	bne.n	20007a6a <HAL_EXTI_SetConfigLine+0x1a>
  {
    return HAL_ERROR;
20007a66:	2301      	movs	r3, #1
20007a68:	e0b7      	b.n	20007bda <HAL_EXTI_SetConfigLine+0x18a>
  /* Check the parameters */
  assert_param(IS_EXTI_LINE(pExtiConfig->Line));
  assert_param(IS_EXTI_MODE(pExtiConfig->Mode));

  /* Assign line number to handle */
  hexti->Line = pExtiConfig->Line;
20007a6a:	683b      	ldr	r3, [r7, #0]
20007a6c:	681a      	ldr	r2, [r3, #0]
20007a6e:	687b      	ldr	r3, [r7, #4]
20007a70:	601a      	str	r2, [r3, #0]

  /* compute line register offset and line mask */
  offset = ((pExtiConfig->Line & EXTI_REG_MASK) >> EXTI_REG_SHIFT);
20007a72:	683b      	ldr	r3, [r7, #0]
20007a74:	681b      	ldr	r3, [r3, #0]
20007a76:	0c1b      	lsrs	r3, r3, #16
20007a78:	f003 0301 	and.w	r3, r3, #1
20007a7c:	61bb      	str	r3, [r7, #24]
  linepos = (pExtiConfig->Line & EXTI_PIN_MASK);
20007a7e:	683b      	ldr	r3, [r7, #0]
20007a80:	681b      	ldr	r3, [r3, #0]
20007a82:	f003 031f 	and.w	r3, r3, #31
20007a86:	617b      	str	r3, [r7, #20]
  maskline = (1UL << linepos);
20007a88:	2201      	movs	r2, #1
20007a8a:	697b      	ldr	r3, [r7, #20]
20007a8c:	fa02 f303 	lsl.w	r3, r2, r3
20007a90:	613b      	str	r3, [r7, #16]

  /* Configure triggers for configurable lines */
  if ((pExtiConfig->Line & EXTI_CONFIG) != 0U)
20007a92:	683b      	ldr	r3, [r7, #0]
20007a94:	681b      	ldr	r3, [r3, #0]
20007a96:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
20007a9a:	2b00      	cmp	r3, #0
20007a9c:	d066      	beq.n	20007b6c <HAL_EXTI_SetConfigLine+0x11c>
  {
    assert_param(IS_EXTI_TRIGGER(pExtiConfig->Trigger));

    /* Configure rising trigger */
    regaddr = (__IO uint32_t *)(&EXTI->RTSR1 + (EXTI_CONFIG_OFFSET * offset));
20007a9e:	69bb      	ldr	r3, [r7, #24]
20007aa0:	015b      	lsls	r3, r3, #5
20007aa2:	f103 438c 	add.w	r3, r3, #1174405120	@ 0x46000000
20007aa6:	f503 3308 	add.w	r3, r3, #139264	@ 0x22000
20007aaa:	60fb      	str	r3, [r7, #12]
    regval = *regaddr;
20007aac:	68fb      	ldr	r3, [r7, #12]
20007aae:	681b      	ldr	r3, [r3, #0]
20007ab0:	61fb      	str	r3, [r7, #28]

    /* Mask or set line */
    if ((pExtiConfig->Trigger & EXTI_TRIGGER_RISING) != 0U)
20007ab2:	683b      	ldr	r3, [r7, #0]
20007ab4:	689b      	ldr	r3, [r3, #8]
20007ab6:	f003 0301 	and.w	r3, r3, #1
20007aba:	2b00      	cmp	r3, #0
20007abc:	d004      	beq.n	20007ac8 <HAL_EXTI_SetConfigLine+0x78>
    {
      regval |= maskline;
20007abe:	69fa      	ldr	r2, [r7, #28]
20007ac0:	693b      	ldr	r3, [r7, #16]
20007ac2:	4313      	orrs	r3, r2
20007ac4:	61fb      	str	r3, [r7, #28]
20007ac6:	e004      	b.n	20007ad2 <HAL_EXTI_SetConfigLine+0x82>
    }
    else
    {
      regval &= ~maskline;
20007ac8:	693b      	ldr	r3, [r7, #16]
20007aca:	43db      	mvns	r3, r3
20007acc:	69fa      	ldr	r2, [r7, #28]
20007ace:	4013      	ands	r3, r2
20007ad0:	61fb      	str	r3, [r7, #28]
    }

    /* Store rising trigger mode */
    *regaddr = regval;
20007ad2:	68fb      	ldr	r3, [r7, #12]
20007ad4:	69fa      	ldr	r2, [r7, #28]
20007ad6:	601a      	str	r2, [r3, #0]

    /* Configure falling trigger */
    regaddr = (__IO uint32_t *)(&EXTI->FTSR1 + (EXTI_CONFIG_OFFSET * offset));
20007ad8:	69bb      	ldr	r3, [r7, #24]
20007ada:	015a      	lsls	r2, r3, #5
20007adc:	4b42      	ldr	r3, [pc, #264]	@ (20007be8 <HAL_EXTI_SetConfigLine+0x198>)
20007ade:	4413      	add	r3, r2
20007ae0:	60fb      	str	r3, [r7, #12]
    regval = *regaddr;
20007ae2:	68fb      	ldr	r3, [r7, #12]
20007ae4:	681b      	ldr	r3, [r3, #0]
20007ae6:	61fb      	str	r3, [r7, #28]

    /* Mask or set line */
    if ((pExtiConfig->Trigger & EXTI_TRIGGER_FALLING) != 0U)
20007ae8:	683b      	ldr	r3, [r7, #0]
20007aea:	689b      	ldr	r3, [r3, #8]
20007aec:	f003 0302 	and.w	r3, r3, #2
20007af0:	2b00      	cmp	r3, #0
20007af2:	d004      	beq.n	20007afe <HAL_EXTI_SetConfigLine+0xae>
    {
      regval |= maskline;
20007af4:	69fa      	ldr	r2, [r7, #28]
20007af6:	693b      	ldr	r3, [r7, #16]
20007af8:	4313      	orrs	r3, r2
20007afa:	61fb      	str	r3, [r7, #28]
20007afc:	e004      	b.n	20007b08 <HAL_EXTI_SetConfigLine+0xb8>
    }
    else
    {
      regval &= ~maskline;
20007afe:	693b      	ldr	r3, [r7, #16]
20007b00:	43db      	mvns	r3, r3
20007b02:	69fa      	ldr	r2, [r7, #28]
20007b04:	4013      	ands	r3, r2
20007b06:	61fb      	str	r3, [r7, #28]
    }

    /* Store falling trigger mode */
    *regaddr = regval;
20007b08:	68fb      	ldr	r3, [r7, #12]
20007b0a:	69fa      	ldr	r2, [r7, #28]
20007b0c:	601a      	str	r2, [r3, #0]

    /* Configure gpio port selection in case of gpio exti line */
    if ((pExtiConfig->Line & EXTI_GPIO) == EXTI_GPIO)
20007b0e:	683b      	ldr	r3, [r7, #0]
20007b10:	681b      	ldr	r3, [r3, #0]
20007b12:	f003 63c0 	and.w	r3, r3, #100663296	@ 0x6000000
20007b16:	f1b3 6fc0 	cmp.w	r3, #100663296	@ 0x6000000
20007b1a:	d127      	bne.n	20007b6c <HAL_EXTI_SetConfigLine+0x11c>
    {
      assert_param(IS_EXTI_GPIO_PORT(pExtiConfig->GPIOSel));
      assert_param(IS_EXTI_GPIO_PIN(linepos));

      regval = EXTI->EXTICR[(linepos >> 2U) & 0x03UL];
20007b1c:	4a33      	ldr	r2, [pc, #204]	@ (20007bec <HAL_EXTI_SetConfigLine+0x19c>)
20007b1e:	697b      	ldr	r3, [r7, #20]
20007b20:	089b      	lsrs	r3, r3, #2
20007b22:	f003 0303 	and.w	r3, r3, #3
20007b26:	3318      	adds	r3, #24
20007b28:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
20007b2c:	61fb      	str	r3, [r7, #28]
      regval &= ~(EXTI_EXTICR1_EXTI0 << (EXTI_EXTICR1_EXTI1_Pos * (linepos & 0x03U)));
20007b2e:	697b      	ldr	r3, [r7, #20]
20007b30:	f003 0303 	and.w	r3, r3, #3
20007b34:	00db      	lsls	r3, r3, #3
20007b36:	220f      	movs	r2, #15
20007b38:	fa02 f303 	lsl.w	r3, r2, r3
20007b3c:	43db      	mvns	r3, r3
20007b3e:	69fa      	ldr	r2, [r7, #28]
20007b40:	4013      	ands	r3, r2
20007b42:	61fb      	str	r3, [r7, #28]
      regval |= (pExtiConfig->GPIOSel << (EXTI_EXTICR1_EXTI1_Pos * (linepos & 0x03U)));
20007b44:	683b      	ldr	r3, [r7, #0]
20007b46:	68da      	ldr	r2, [r3, #12]
20007b48:	697b      	ldr	r3, [r7, #20]
20007b4a:	f003 0303 	and.w	r3, r3, #3
20007b4e:	00db      	lsls	r3, r3, #3
20007b50:	fa02 f303 	lsl.w	r3, r2, r3
20007b54:	69fa      	ldr	r2, [r7, #28]
20007b56:	4313      	orrs	r3, r2
20007b58:	61fb      	str	r3, [r7, #28]
      EXTI->EXTICR[(linepos >> 2U) & 0x03UL] = regval;
20007b5a:	4924      	ldr	r1, [pc, #144]	@ (20007bec <HAL_EXTI_SetConfigLine+0x19c>)
20007b5c:	697b      	ldr	r3, [r7, #20]
20007b5e:	089b      	lsrs	r3, r3, #2
20007b60:	f003 0303 	and.w	r3, r3, #3
20007b64:	3318      	adds	r3, #24
20007b66:	69fa      	ldr	r2, [r7, #28]
20007b68:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    }
  }

  /* Configure interrupt mode : read current mode */
  regaddr = (__IO uint32_t *)(&EXTI->IMR1 + (EXTI_MODE_OFFSET * offset));
20007b6c:	69bb      	ldr	r3, [r7, #24]
20007b6e:	011a      	lsls	r2, r3, #4
20007b70:	4b1f      	ldr	r3, [pc, #124]	@ (20007bf0 <HAL_EXTI_SetConfigLine+0x1a0>)
20007b72:	4413      	add	r3, r2
20007b74:	60fb      	str	r3, [r7, #12]
  regval = *regaddr;
20007b76:	68fb      	ldr	r3, [r7, #12]
20007b78:	681b      	ldr	r3, [r3, #0]
20007b7a:	61fb      	str	r3, [r7, #28]

  /* Mask or set line */
  if ((pExtiConfig->Mode & EXTI_MODE_INTERRUPT) != 0U)
20007b7c:	683b      	ldr	r3, [r7, #0]
20007b7e:	685b      	ldr	r3, [r3, #4]
20007b80:	f003 0301 	and.w	r3, r3, #1
20007b84:	2b00      	cmp	r3, #0
20007b86:	d004      	beq.n	20007b92 <HAL_EXTI_SetConfigLine+0x142>
  {
    regval |= maskline;
20007b88:	69fa      	ldr	r2, [r7, #28]
20007b8a:	693b      	ldr	r3, [r7, #16]
20007b8c:	4313      	orrs	r3, r2
20007b8e:	61fb      	str	r3, [r7, #28]
20007b90:	e004      	b.n	20007b9c <HAL_EXTI_SetConfigLine+0x14c>
  }
  else
  {
    regval &= ~maskline;
20007b92:	693b      	ldr	r3, [r7, #16]
20007b94:	43db      	mvns	r3, r3
20007b96:	69fa      	ldr	r2, [r7, #28]
20007b98:	4013      	ands	r3, r2
20007b9a:	61fb      	str	r3, [r7, #28]
  }

  /* Store interrupt mode */
  *regaddr = regval;
20007b9c:	68fb      	ldr	r3, [r7, #12]
20007b9e:	69fa      	ldr	r2, [r7, #28]
20007ba0:	601a      	str	r2, [r3, #0]

  /* Configure event mode : read current mode */
  regaddr = (__IO uint32_t *)(&EXTI->EMR1 + (EXTI_MODE_OFFSET * offset));
20007ba2:	69bb      	ldr	r3, [r7, #24]
20007ba4:	011a      	lsls	r2, r3, #4
20007ba6:	4b13      	ldr	r3, [pc, #76]	@ (20007bf4 <HAL_EXTI_SetConfigLine+0x1a4>)
20007ba8:	4413      	add	r3, r2
20007baa:	60fb      	str	r3, [r7, #12]
  regval = *regaddr;
20007bac:	68fb      	ldr	r3, [r7, #12]
20007bae:	681b      	ldr	r3, [r3, #0]
20007bb0:	61fb      	str	r3, [r7, #28]

  /* Mask or set line */
  if ((pExtiConfig->Mode & EXTI_MODE_EVENT) != 0U)
20007bb2:	683b      	ldr	r3, [r7, #0]
20007bb4:	685b      	ldr	r3, [r3, #4]
20007bb6:	f003 0302 	and.w	r3, r3, #2
20007bba:	2b00      	cmp	r3, #0
20007bbc:	d004      	beq.n	20007bc8 <HAL_EXTI_SetConfigLine+0x178>
  {
    regval |= maskline;
20007bbe:	69fa      	ldr	r2, [r7, #28]
20007bc0:	693b      	ldr	r3, [r7, #16]
20007bc2:	4313      	orrs	r3, r2
20007bc4:	61fb      	str	r3, [r7, #28]
20007bc6:	e004      	b.n	20007bd2 <HAL_EXTI_SetConfigLine+0x182>
  }
  else
  {
    regval &= ~maskline;
20007bc8:	693b      	ldr	r3, [r7, #16]
20007bca:	43db      	mvns	r3, r3
20007bcc:	69fa      	ldr	r2, [r7, #28]
20007bce:	4013      	ands	r3, r2
20007bd0:	61fb      	str	r3, [r7, #28]
  }

  /* Store event mode */
  *regaddr = regval;
20007bd2:	68fb      	ldr	r3, [r7, #12]
20007bd4:	69fa      	ldr	r2, [r7, #28]
20007bd6:	601a      	str	r2, [r3, #0]

  return HAL_OK;
20007bd8:	2300      	movs	r3, #0
}
20007bda:	4618      	mov	r0, r3
20007bdc:	3724      	adds	r7, #36	@ 0x24
20007bde:	46bd      	mov	sp, r7
20007be0:	f85d 7b04 	ldr.w	r7, [sp], #4
20007be4:	4770      	bx	lr
20007be6:	bf00      	nop
20007be8:	46022004 	.word	0x46022004
20007bec:	46022000 	.word	0x46022000
20007bf0:	46022080 	.word	0x46022080
20007bf4:	46022084 	.word	0x46022084

20007bf8 <HAL_EXTI_GetConfigLine>:
  * @param  hexti Exti handle.
  * @param  pExtiConfig Pointer on structure to store Exti configuration.
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_EXTI_GetConfigLine(EXTI_HandleTypeDef *hexti, EXTI_ConfigTypeDef *pExtiConfig)
{
20007bf8:	b480      	push	{r7}
20007bfa:	b089      	sub	sp, #36	@ 0x24
20007bfc:	af00      	add	r7, sp, #0
20007bfe:	6078      	str	r0, [r7, #4]
20007c00:	6039      	str	r1, [r7, #0]
  uint32_t linepos;
  uint32_t maskline;
  uint32_t offset;

  /* Check null pointer */
  if ((hexti == NULL) || (pExtiConfig == NULL))
20007c02:	687b      	ldr	r3, [r7, #4]
20007c04:	2b00      	cmp	r3, #0
20007c06:	d002      	beq.n	20007c0e <HAL_EXTI_GetConfigLine+0x16>
20007c08:	683b      	ldr	r3, [r7, #0]
20007c0a:	2b00      	cmp	r3, #0
20007c0c:	d101      	bne.n	20007c12 <HAL_EXTI_GetConfigLine+0x1a>
  {
    return HAL_ERROR;
20007c0e:	2301      	movs	r3, #1
20007c10:	e087      	b.n	20007d22 <HAL_EXTI_GetConfigLine+0x12a>

  /* Check the parameter */
  assert_param(IS_EXTI_LINE(hexti->Line));

  /* Store handle line number to configiguration structure */
  pExtiConfig->Line = hexti->Line;
20007c12:	687b      	ldr	r3, [r7, #4]
20007c14:	681a      	ldr	r2, [r3, #0]
20007c16:	683b      	ldr	r3, [r7, #0]
20007c18:	601a      	str	r2, [r3, #0]

  /* compute line register offset and line mask */
  offset = ((pExtiConfig->Line & EXTI_REG_MASK) >> EXTI_REG_SHIFT);
20007c1a:	683b      	ldr	r3, [r7, #0]
20007c1c:	681b      	ldr	r3, [r3, #0]
20007c1e:	0c1b      	lsrs	r3, r3, #16
20007c20:	f003 0301 	and.w	r3, r3, #1
20007c24:	61fb      	str	r3, [r7, #28]
  linepos = (pExtiConfig->Line & EXTI_PIN_MASK);
20007c26:	683b      	ldr	r3, [r7, #0]
20007c28:	681b      	ldr	r3, [r3, #0]
20007c2a:	f003 031f 	and.w	r3, r3, #31
20007c2e:	61bb      	str	r3, [r7, #24]
  maskline = (1UL << linepos);
20007c30:	2201      	movs	r2, #1
20007c32:	69bb      	ldr	r3, [r7, #24]
20007c34:	fa02 f303 	lsl.w	r3, r2, r3
20007c38:	617b      	str	r3, [r7, #20]

  /* 1] Get core mode : interrupt */
  regaddr = (__IO uint32_t *)(&EXTI->IMR1 + (EXTI_MODE_OFFSET * offset));
20007c3a:	69fb      	ldr	r3, [r7, #28]
20007c3c:	011a      	lsls	r2, r3, #4
20007c3e:	4b3c      	ldr	r3, [pc, #240]	@ (20007d30 <HAL_EXTI_GetConfigLine+0x138>)
20007c40:	4413      	add	r3, r2
20007c42:	613b      	str	r3, [r7, #16]
  regval = *regaddr;
20007c44:	693b      	ldr	r3, [r7, #16]
20007c46:	681b      	ldr	r3, [r3, #0]
20007c48:	60fb      	str	r3, [r7, #12]

  /* Check if selected line is enable */
  if ((regval & maskline) != 0U)
20007c4a:	68fa      	ldr	r2, [r7, #12]
20007c4c:	697b      	ldr	r3, [r7, #20]
20007c4e:	4013      	ands	r3, r2
20007c50:	2b00      	cmp	r3, #0
20007c52:	d003      	beq.n	20007c5c <HAL_EXTI_GetConfigLine+0x64>
  {
    pExtiConfig->Mode = EXTI_MODE_INTERRUPT;
20007c54:	683b      	ldr	r3, [r7, #0]
20007c56:	2201      	movs	r2, #1
20007c58:	605a      	str	r2, [r3, #4]
20007c5a:	e002      	b.n	20007c62 <HAL_EXTI_GetConfigLine+0x6a>
  }
  else
  {
    pExtiConfig->Mode = EXTI_MODE_NONE;
20007c5c:	683b      	ldr	r3, [r7, #0]
20007c5e:	2200      	movs	r2, #0
20007c60:	605a      	str	r2, [r3, #4]
  }

  /* Get event mode */
  regaddr = (__IO uint32_t *)(&EXTI->EMR1 + (EXTI_MODE_OFFSET * offset));
20007c62:	69fb      	ldr	r3, [r7, #28]
20007c64:	011a      	lsls	r2, r3, #4
20007c66:	4b33      	ldr	r3, [pc, #204]	@ (20007d34 <HAL_EXTI_GetConfigLine+0x13c>)
20007c68:	4413      	add	r3, r2
20007c6a:	613b      	str	r3, [r7, #16]
  regval = *regaddr;
20007c6c:	693b      	ldr	r3, [r7, #16]
20007c6e:	681b      	ldr	r3, [r3, #0]
20007c70:	60fb      	str	r3, [r7, #12]

  /* Check if selected line is enable */
  if ((regval & maskline) != 0U)
20007c72:	68fa      	ldr	r2, [r7, #12]
20007c74:	697b      	ldr	r3, [r7, #20]
20007c76:	4013      	ands	r3, r2
20007c78:	2b00      	cmp	r3, #0
20007c7a:	d005      	beq.n	20007c88 <HAL_EXTI_GetConfigLine+0x90>
  {
    pExtiConfig->Mode |= EXTI_MODE_EVENT;
20007c7c:	683b      	ldr	r3, [r7, #0]
20007c7e:	685b      	ldr	r3, [r3, #4]
20007c80:	f043 0202 	orr.w	r2, r3, #2
20007c84:	683b      	ldr	r3, [r7, #0]
20007c86:	605a      	str	r2, [r3, #4]
  }

  /* 2] Get trigger for configurable lines : rising */
  if ((pExtiConfig->Line & EXTI_CONFIG) != 0U)
20007c88:	683b      	ldr	r3, [r7, #0]
20007c8a:	681b      	ldr	r3, [r3, #0]
20007c8c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
20007c90:	2b00      	cmp	r3, #0
20007c92:	d045      	beq.n	20007d20 <HAL_EXTI_GetConfigLine+0x128>
  {
    regaddr = (__IO uint32_t *)(&EXTI->RTSR1 + (EXTI_CONFIG_OFFSET * offset));
20007c94:	69fb      	ldr	r3, [r7, #28]
20007c96:	015b      	lsls	r3, r3, #5
20007c98:	f103 438c 	add.w	r3, r3, #1174405120	@ 0x46000000
20007c9c:	f503 3308 	add.w	r3, r3, #139264	@ 0x22000
20007ca0:	613b      	str	r3, [r7, #16]
    regval = *regaddr;
20007ca2:	693b      	ldr	r3, [r7, #16]
20007ca4:	681b      	ldr	r3, [r3, #0]
20007ca6:	60fb      	str	r3, [r7, #12]

    /* Get default Trigger and GPIOSel configuration */
    pExtiConfig->Trigger = EXTI_TRIGGER_NONE;
20007ca8:	683b      	ldr	r3, [r7, #0]
20007caa:	2200      	movs	r2, #0
20007cac:	609a      	str	r2, [r3, #8]
    pExtiConfig->GPIOSel = 0x00u;
20007cae:	683b      	ldr	r3, [r7, #0]
20007cb0:	2200      	movs	r2, #0
20007cb2:	60da      	str	r2, [r3, #12]

    /* Check if configuration of selected line is enable */
    if ((regval & maskline) != 0U)
20007cb4:	68fa      	ldr	r2, [r7, #12]
20007cb6:	697b      	ldr	r3, [r7, #20]
20007cb8:	4013      	ands	r3, r2
20007cba:	2b00      	cmp	r3, #0
20007cbc:	d002      	beq.n	20007cc4 <HAL_EXTI_GetConfigLine+0xcc>
    {
      pExtiConfig->Trigger = EXTI_TRIGGER_RISING;
20007cbe:	683b      	ldr	r3, [r7, #0]
20007cc0:	2201      	movs	r2, #1
20007cc2:	609a      	str	r2, [r3, #8]
    }

    /* Get falling configuration */
    regaddr = (__IO uint32_t *)(&EXTI->FTSR1 + (EXTI_CONFIG_OFFSET * offset));
20007cc4:	69fb      	ldr	r3, [r7, #28]
20007cc6:	015a      	lsls	r2, r3, #5
20007cc8:	4b1b      	ldr	r3, [pc, #108]	@ (20007d38 <HAL_EXTI_GetConfigLine+0x140>)
20007cca:	4413      	add	r3, r2
20007ccc:	613b      	str	r3, [r7, #16]
    regval = *regaddr;
20007cce:	693b      	ldr	r3, [r7, #16]
20007cd0:	681b      	ldr	r3, [r3, #0]
20007cd2:	60fb      	str	r3, [r7, #12]

    /* Check if configuration of selected line is enable */
    if ((regval & maskline) != 0U)
20007cd4:	68fa      	ldr	r2, [r7, #12]
20007cd6:	697b      	ldr	r3, [r7, #20]
20007cd8:	4013      	ands	r3, r2
20007cda:	2b00      	cmp	r3, #0
20007cdc:	d005      	beq.n	20007cea <HAL_EXTI_GetConfigLine+0xf2>
    {
      pExtiConfig->Trigger |= EXTI_TRIGGER_FALLING;
20007cde:	683b      	ldr	r3, [r7, #0]
20007ce0:	689b      	ldr	r3, [r3, #8]
20007ce2:	f043 0202 	orr.w	r2, r3, #2
20007ce6:	683b      	ldr	r3, [r7, #0]
20007ce8:	609a      	str	r2, [r3, #8]
    }

    /* Get Gpio port selection for gpio lines */
    if ((pExtiConfig->Line & EXTI_GPIO) == EXTI_GPIO)
20007cea:	683b      	ldr	r3, [r7, #0]
20007cec:	681b      	ldr	r3, [r3, #0]
20007cee:	f003 63c0 	and.w	r3, r3, #100663296	@ 0x6000000
20007cf2:	f1b3 6fc0 	cmp.w	r3, #100663296	@ 0x6000000
20007cf6:	d113      	bne.n	20007d20 <HAL_EXTI_GetConfigLine+0x128>
    {
      assert_param(IS_EXTI_GPIO_PIN(linepos));

      regval = EXTI->EXTICR[(linepos >> 2U) & 0x03UL];
20007cf8:	4a10      	ldr	r2, [pc, #64]	@ (20007d3c <HAL_EXTI_GetConfigLine+0x144>)
20007cfa:	69bb      	ldr	r3, [r7, #24]
20007cfc:	089b      	lsrs	r3, r3, #2
20007cfe:	f003 0303 	and.w	r3, r3, #3
20007d02:	3318      	adds	r3, #24
20007d04:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
20007d08:	60fb      	str	r3, [r7, #12]
      pExtiConfig->GPIOSel = (regval >> (EXTI_EXTICR1_EXTI1_Pos * (linepos & 0x03U))) & EXTI_EXTICR1_EXTI0;
20007d0a:	69bb      	ldr	r3, [r7, #24]
20007d0c:	f003 0303 	and.w	r3, r3, #3
20007d10:	00db      	lsls	r3, r3, #3
20007d12:	68fa      	ldr	r2, [r7, #12]
20007d14:	fa22 f303 	lsr.w	r3, r2, r3
20007d18:	f003 020f 	and.w	r2, r3, #15
20007d1c:	683b      	ldr	r3, [r7, #0]
20007d1e:	60da      	str	r2, [r3, #12]
    }
  }

  return HAL_OK;
20007d20:	2300      	movs	r3, #0
}
20007d22:	4618      	mov	r0, r3
20007d24:	3724      	adds	r7, #36	@ 0x24
20007d26:	46bd      	mov	sp, r7
20007d28:	f85d 7b04 	ldr.w	r7, [sp], #4
20007d2c:	4770      	bx	lr
20007d2e:	bf00      	nop
20007d30:	46022080 	.word	0x46022080
20007d34:	46022084 	.word	0x46022084
20007d38:	46022004 	.word	0x46022004
20007d3c:	46022000 	.word	0x46022000

20007d40 <HAL_EXTI_ClearConfigLine>:
  * @brief  Clear whole configuration of a dedicated Exti line.
  * @param  hexti Exti handle.
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_EXTI_ClearConfigLine(const EXTI_HandleTypeDef *hexti)
{
20007d40:	b480      	push	{r7}
20007d42:	b089      	sub	sp, #36	@ 0x24
20007d44:	af00      	add	r7, sp, #0
20007d46:	6078      	str	r0, [r7, #4]
  uint32_t linepos;
  uint32_t maskline;
  uint32_t offset;

  /* Check null pointer */
  if (hexti == NULL)
20007d48:	687b      	ldr	r3, [r7, #4]
20007d4a:	2b00      	cmp	r3, #0
20007d4c:	d101      	bne.n	20007d52 <HAL_EXTI_ClearConfigLine+0x12>
  {
    return HAL_ERROR;
20007d4e:	2301      	movs	r3, #1
20007d50:	e074      	b.n	20007e3c <HAL_EXTI_ClearConfigLine+0xfc>

  /* Check the parameter */
  assert_param(IS_EXTI_LINE(hexti->Line));

  /* compute line register offset and line mask */
  offset = ((hexti->Line & EXTI_REG_MASK) >> EXTI_REG_SHIFT);
20007d52:	687b      	ldr	r3, [r7, #4]
20007d54:	681b      	ldr	r3, [r3, #0]
20007d56:	0c1b      	lsrs	r3, r3, #16
20007d58:	f003 0301 	and.w	r3, r3, #1
20007d5c:	61fb      	str	r3, [r7, #28]
  linepos = (hexti->Line & EXTI_PIN_MASK);
20007d5e:	687b      	ldr	r3, [r7, #4]
20007d60:	681b      	ldr	r3, [r3, #0]
20007d62:	f003 031f 	and.w	r3, r3, #31
20007d66:	61bb      	str	r3, [r7, #24]
  maskline = (1UL << linepos);
20007d68:	2201      	movs	r2, #1
20007d6a:	69bb      	ldr	r3, [r7, #24]
20007d6c:	fa02 f303 	lsl.w	r3, r2, r3
20007d70:	617b      	str	r3, [r7, #20]

  /* 1] Clear interrupt mode */
  regaddr = (__IO uint32_t *)(&EXTI->IMR1 + (EXTI_MODE_OFFSET * offset));
20007d72:	69fb      	ldr	r3, [r7, #28]
20007d74:	011a      	lsls	r2, r3, #4
20007d76:	4b34      	ldr	r3, [pc, #208]	@ (20007e48 <HAL_EXTI_ClearConfigLine+0x108>)
20007d78:	4413      	add	r3, r2
20007d7a:	613b      	str	r3, [r7, #16]
  regval = (*regaddr & ~maskline);
20007d7c:	693b      	ldr	r3, [r7, #16]
20007d7e:	681a      	ldr	r2, [r3, #0]
20007d80:	697b      	ldr	r3, [r7, #20]
20007d82:	43db      	mvns	r3, r3
20007d84:	4013      	ands	r3, r2
20007d86:	60fb      	str	r3, [r7, #12]
  *regaddr = regval;
20007d88:	693b      	ldr	r3, [r7, #16]
20007d8a:	68fa      	ldr	r2, [r7, #12]
20007d8c:	601a      	str	r2, [r3, #0]

  /* 2] Clear event mode */
  regaddr = (__IO uint32_t *)(&EXTI->EMR1 + (EXTI_MODE_OFFSET * offset));
20007d8e:	69fb      	ldr	r3, [r7, #28]
20007d90:	011a      	lsls	r2, r3, #4
20007d92:	4b2e      	ldr	r3, [pc, #184]	@ (20007e4c <HAL_EXTI_ClearConfigLine+0x10c>)
20007d94:	4413      	add	r3, r2
20007d96:	613b      	str	r3, [r7, #16]
  regval = (*regaddr & ~maskline);
20007d98:	693b      	ldr	r3, [r7, #16]
20007d9a:	681a      	ldr	r2, [r3, #0]
20007d9c:	697b      	ldr	r3, [r7, #20]
20007d9e:	43db      	mvns	r3, r3
20007da0:	4013      	ands	r3, r2
20007da2:	60fb      	str	r3, [r7, #12]
  *regaddr = regval;
20007da4:	693b      	ldr	r3, [r7, #16]
20007da6:	68fa      	ldr	r2, [r7, #12]
20007da8:	601a      	str	r2, [r3, #0]

  /* 3] Clear triggers in case of configurable lines */
  if ((hexti->Line & EXTI_CONFIG) != 0U)
20007daa:	687b      	ldr	r3, [r7, #4]
20007dac:	681b      	ldr	r3, [r3, #0]
20007dae:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
20007db2:	2b00      	cmp	r3, #0
20007db4:	d041      	beq.n	20007e3a <HAL_EXTI_ClearConfigLine+0xfa>
  {
    regaddr = (__IO uint32_t *)(&EXTI->RTSR1 + (EXTI_CONFIG_OFFSET * offset));
20007db6:	69fb      	ldr	r3, [r7, #28]
20007db8:	015b      	lsls	r3, r3, #5
20007dba:	f103 438c 	add.w	r3, r3, #1174405120	@ 0x46000000
20007dbe:	f503 3308 	add.w	r3, r3, #139264	@ 0x22000
20007dc2:	613b      	str	r3, [r7, #16]
    regval = (*regaddr & ~maskline);
20007dc4:	693b      	ldr	r3, [r7, #16]
20007dc6:	681a      	ldr	r2, [r3, #0]
20007dc8:	697b      	ldr	r3, [r7, #20]
20007dca:	43db      	mvns	r3, r3
20007dcc:	4013      	ands	r3, r2
20007dce:	60fb      	str	r3, [r7, #12]
    *regaddr = regval;
20007dd0:	693b      	ldr	r3, [r7, #16]
20007dd2:	68fa      	ldr	r2, [r7, #12]
20007dd4:	601a      	str	r2, [r3, #0]

    regaddr = (__IO uint32_t *)(&EXTI->FTSR1 + (EXTI_CONFIG_OFFSET * offset));
20007dd6:	69fb      	ldr	r3, [r7, #28]
20007dd8:	015a      	lsls	r2, r3, #5
20007dda:	4b1d      	ldr	r3, [pc, #116]	@ (20007e50 <HAL_EXTI_ClearConfigLine+0x110>)
20007ddc:	4413      	add	r3, r2
20007dde:	613b      	str	r3, [r7, #16]
    regval = (*regaddr & ~maskline);
20007de0:	693b      	ldr	r3, [r7, #16]
20007de2:	681a      	ldr	r2, [r3, #0]
20007de4:	697b      	ldr	r3, [r7, #20]
20007de6:	43db      	mvns	r3, r3
20007de8:	4013      	ands	r3, r2
20007dea:	60fb      	str	r3, [r7, #12]
    *regaddr = regval;
20007dec:	693b      	ldr	r3, [r7, #16]
20007dee:	68fa      	ldr	r2, [r7, #12]
20007df0:	601a      	str	r2, [r3, #0]

    /* Get Gpio port selection for gpio lines */
    if ((hexti->Line & EXTI_GPIO) == EXTI_GPIO)
20007df2:	687b      	ldr	r3, [r7, #4]
20007df4:	681b      	ldr	r3, [r3, #0]
20007df6:	f003 63c0 	and.w	r3, r3, #100663296	@ 0x6000000
20007dfa:	f1b3 6fc0 	cmp.w	r3, #100663296	@ 0x6000000
20007dfe:	d11c      	bne.n	20007e3a <HAL_EXTI_ClearConfigLine+0xfa>
    {
      assert_param(IS_EXTI_GPIO_PIN(linepos));

      regval = EXTI->EXTICR[(linepos >> 2U) & 0x03UL];
20007e00:	4a14      	ldr	r2, [pc, #80]	@ (20007e54 <HAL_EXTI_ClearConfigLine+0x114>)
20007e02:	69bb      	ldr	r3, [r7, #24]
20007e04:	089b      	lsrs	r3, r3, #2
20007e06:	f003 0303 	and.w	r3, r3, #3
20007e0a:	3318      	adds	r3, #24
20007e0c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
20007e10:	60fb      	str	r3, [r7, #12]
      regval &= ~(EXTI_EXTICR1_EXTI0 << (EXTI_EXTICR1_EXTI1_Pos * (linepos & 0x03U)));
20007e12:	69bb      	ldr	r3, [r7, #24]
20007e14:	f003 0303 	and.w	r3, r3, #3
20007e18:	00db      	lsls	r3, r3, #3
20007e1a:	220f      	movs	r2, #15
20007e1c:	fa02 f303 	lsl.w	r3, r2, r3
20007e20:	43db      	mvns	r3, r3
20007e22:	68fa      	ldr	r2, [r7, #12]
20007e24:	4013      	ands	r3, r2
20007e26:	60fb      	str	r3, [r7, #12]
      EXTI->EXTICR[(linepos >> 2U) & 0x03UL] = regval;
20007e28:	490a      	ldr	r1, [pc, #40]	@ (20007e54 <HAL_EXTI_ClearConfigLine+0x114>)
20007e2a:	69bb      	ldr	r3, [r7, #24]
20007e2c:	089b      	lsrs	r3, r3, #2
20007e2e:	f003 0303 	and.w	r3, r3, #3
20007e32:	3318      	adds	r3, #24
20007e34:	68fa      	ldr	r2, [r7, #12]
20007e36:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    }
  }

  return HAL_OK;
20007e3a:	2300      	movs	r3, #0
}
20007e3c:	4618      	mov	r0, r3
20007e3e:	3724      	adds	r7, #36	@ 0x24
20007e40:	46bd      	mov	sp, r7
20007e42:	f85d 7b04 	ldr.w	r7, [sp], #4
20007e46:	4770      	bx	lr
20007e48:	46022080 	.word	0x46022080
20007e4c:	46022084 	.word	0x46022084
20007e50:	46022004 	.word	0x46022004
20007e54:	46022000 	.word	0x46022000

20007e58 <HAL_EXTI_RegisterCallback>:
  * @param  pPendingCbfn function pointer to be stored as callback.
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_EXTI_RegisterCallback(EXTI_HandleTypeDef *hexti, EXTI_CallbackIDTypeDef CallbackID,
                                            void (*pPendingCbfn)(void))
{
20007e58:	b480      	push	{r7}
20007e5a:	b087      	sub	sp, #28
20007e5c:	af00      	add	r7, sp, #0
20007e5e:	60f8      	str	r0, [r7, #12]
20007e60:	460b      	mov	r3, r1
20007e62:	607a      	str	r2, [r7, #4]
20007e64:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef status = HAL_OK;
20007e66:	2300      	movs	r3, #0
20007e68:	75fb      	strb	r3, [r7, #23]

  switch (CallbackID)
20007e6a:	7afb      	ldrb	r3, [r7, #11]
20007e6c:	2b02      	cmp	r3, #2
20007e6e:	d011      	beq.n	20007e94 <HAL_EXTI_RegisterCallback+0x3c>
20007e70:	2b02      	cmp	r3, #2
20007e72:	dc13      	bgt.n	20007e9c <HAL_EXTI_RegisterCallback+0x44>
20007e74:	2b00      	cmp	r3, #0
20007e76:	d002      	beq.n	20007e7e <HAL_EXTI_RegisterCallback+0x26>
20007e78:	2b01      	cmp	r3, #1
20007e7a:	d007      	beq.n	20007e8c <HAL_EXTI_RegisterCallback+0x34>
20007e7c:	e00e      	b.n	20007e9c <HAL_EXTI_RegisterCallback+0x44>
  {
    case  HAL_EXTI_COMMON_CB_ID:
      hexti->RisingCallback = pPendingCbfn;
20007e7e:	68fb      	ldr	r3, [r7, #12]
20007e80:	687a      	ldr	r2, [r7, #4]
20007e82:	605a      	str	r2, [r3, #4]
      hexti->FallingCallback = pPendingCbfn;
20007e84:	68fb      	ldr	r3, [r7, #12]
20007e86:	687a      	ldr	r2, [r7, #4]
20007e88:	609a      	str	r2, [r3, #8]
      break;
20007e8a:	e00a      	b.n	20007ea2 <HAL_EXTI_RegisterCallback+0x4a>

    case  HAL_EXTI_RISING_CB_ID:
      hexti->RisingCallback = pPendingCbfn;
20007e8c:	68fb      	ldr	r3, [r7, #12]
20007e8e:	687a      	ldr	r2, [r7, #4]
20007e90:	605a      	str	r2, [r3, #4]
      break;
20007e92:	e006      	b.n	20007ea2 <HAL_EXTI_RegisterCallback+0x4a>

    case  HAL_EXTI_FALLING_CB_ID:
      hexti->FallingCallback = pPendingCbfn;
20007e94:	68fb      	ldr	r3, [r7, #12]
20007e96:	687a      	ldr	r2, [r7, #4]
20007e98:	609a      	str	r2, [r3, #8]
      break;
20007e9a:	e002      	b.n	20007ea2 <HAL_EXTI_RegisterCallback+0x4a>

    default:
      status = HAL_ERROR;
20007e9c:	2301      	movs	r3, #1
20007e9e:	75fb      	strb	r3, [r7, #23]
      break;
20007ea0:	bf00      	nop
  }

  return status;
20007ea2:	7dfb      	ldrb	r3, [r7, #23]
}
20007ea4:	4618      	mov	r0, r3
20007ea6:	371c      	adds	r7, #28
20007ea8:	46bd      	mov	sp, r7
20007eaa:	f85d 7b04 	ldr.w	r7, [sp], #4
20007eae:	4770      	bx	lr

20007eb0 <HAL_EXTI_GetHandle>:
  * @param  ExtiLine Exti line number.
  *         This parameter can be from 0 to @ref EXTI_LINE_NB.
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_EXTI_GetHandle(EXTI_HandleTypeDef *hexti, uint32_t ExtiLine)
{
20007eb0:	b480      	push	{r7}
20007eb2:	b083      	sub	sp, #12
20007eb4:	af00      	add	r7, sp, #0
20007eb6:	6078      	str	r0, [r7, #4]
20007eb8:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_EXTI_LINE(ExtiLine));

  /* Check null pointer */
  if (hexti == NULL)
20007eba:	687b      	ldr	r3, [r7, #4]
20007ebc:	2b00      	cmp	r3, #0
20007ebe:	d101      	bne.n	20007ec4 <HAL_EXTI_GetHandle+0x14>
  {
    return HAL_ERROR;
20007ec0:	2301      	movs	r3, #1
20007ec2:	e003      	b.n	20007ecc <HAL_EXTI_GetHandle+0x1c>
  }
  else
  {
    /* Store line number as handle private field */
    hexti->Line = ExtiLine;
20007ec4:	687b      	ldr	r3, [r7, #4]
20007ec6:	683a      	ldr	r2, [r7, #0]
20007ec8:	601a      	str	r2, [r3, #0]

    return HAL_OK;
20007eca:	2300      	movs	r3, #0
  }
}
20007ecc:	4618      	mov	r0, r3
20007ece:	370c      	adds	r7, #12
20007ed0:	46bd      	mov	sp, r7
20007ed2:	f85d 7b04 	ldr.w	r7, [sp], #4
20007ed6:	4770      	bx	lr

20007ed8 <HAL_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  hexti Exti handle.
  * @retval none.
  */
void HAL_EXTI_IRQHandler(const EXTI_HandleTypeDef *hexti)
{
20007ed8:	b580      	push	{r7, lr}
20007eda:	b086      	sub	sp, #24
20007edc:	af00      	add	r7, sp, #0
20007ede:	6078      	str	r0, [r7, #4]
  uint32_t regval;
  uint32_t maskline;
  uint32_t offset;

  /* Compute line register offset and line mask */
  offset = ((hexti->Line & EXTI_REG_MASK) >> EXTI_REG_SHIFT);
20007ee0:	687b      	ldr	r3, [r7, #4]
20007ee2:	681b      	ldr	r3, [r3, #0]
20007ee4:	0c1b      	lsrs	r3, r3, #16
20007ee6:	f003 0301 	and.w	r3, r3, #1
20007eea:	617b      	str	r3, [r7, #20]
  maskline = (1UL << (hexti->Line & EXTI_PIN_MASK));
20007eec:	687b      	ldr	r3, [r7, #4]
20007eee:	681b      	ldr	r3, [r3, #0]
20007ef0:	f003 031f 	and.w	r3, r3, #31
20007ef4:	2201      	movs	r2, #1
20007ef6:	fa02 f303 	lsl.w	r3, r2, r3
20007efa:	613b      	str	r3, [r7, #16]

  /* Get rising edge pending bit  */
  regaddr = (__IO uint32_t *)(&EXTI->RPR1 + (EXTI_CONFIG_OFFSET * offset));
20007efc:	697b      	ldr	r3, [r7, #20]
20007efe:	015a      	lsls	r2, r3, #5
20007f00:	4b17      	ldr	r3, [pc, #92]	@ (20007f60 <HAL_EXTI_IRQHandler+0x88>)
20007f02:	4413      	add	r3, r2
20007f04:	60fb      	str	r3, [r7, #12]
  regval = (*regaddr & maskline);
20007f06:	68fb      	ldr	r3, [r7, #12]
20007f08:	681b      	ldr	r3, [r3, #0]
20007f0a:	693a      	ldr	r2, [r7, #16]
20007f0c:	4013      	ands	r3, r2
20007f0e:	60bb      	str	r3, [r7, #8]

  if (regval != 0U)
20007f10:	68bb      	ldr	r3, [r7, #8]
20007f12:	2b00      	cmp	r3, #0
20007f14:	d009      	beq.n	20007f2a <HAL_EXTI_IRQHandler+0x52>
  {
    /* Clear pending bit */
    *regaddr = maskline;
20007f16:	68fb      	ldr	r3, [r7, #12]
20007f18:	693a      	ldr	r2, [r7, #16]
20007f1a:	601a      	str	r2, [r3, #0]

    /* Call rising callback */
    if (hexti->RisingCallback != NULL)
20007f1c:	687b      	ldr	r3, [r7, #4]
20007f1e:	685b      	ldr	r3, [r3, #4]
20007f20:	2b00      	cmp	r3, #0
20007f22:	d002      	beq.n	20007f2a <HAL_EXTI_IRQHandler+0x52>
    {
      hexti->RisingCallback();
20007f24:	687b      	ldr	r3, [r7, #4]
20007f26:	685b      	ldr	r3, [r3, #4]
20007f28:	4798      	blx	r3
    }
  }

  /* Get falling edge pending bit  */
  regaddr = (__IO uint32_t *)(&EXTI->FPR1 + (EXTI_CONFIG_OFFSET * offset));
20007f2a:	697b      	ldr	r3, [r7, #20]
20007f2c:	015a      	lsls	r2, r3, #5
20007f2e:	4b0d      	ldr	r3, [pc, #52]	@ (20007f64 <HAL_EXTI_IRQHandler+0x8c>)
20007f30:	4413      	add	r3, r2
20007f32:	60fb      	str	r3, [r7, #12]
  regval = (*regaddr & maskline);
20007f34:	68fb      	ldr	r3, [r7, #12]
20007f36:	681b      	ldr	r3, [r3, #0]
20007f38:	693a      	ldr	r2, [r7, #16]
20007f3a:	4013      	ands	r3, r2
20007f3c:	60bb      	str	r3, [r7, #8]

  if (regval != 0U)
20007f3e:	68bb      	ldr	r3, [r7, #8]
20007f40:	2b00      	cmp	r3, #0
20007f42:	d009      	beq.n	20007f58 <HAL_EXTI_IRQHandler+0x80>
  {
    /* Clear pending bit */
    *regaddr = maskline;
20007f44:	68fb      	ldr	r3, [r7, #12]
20007f46:	693a      	ldr	r2, [r7, #16]
20007f48:	601a      	str	r2, [r3, #0]

    /* Call rising callback */
    if (hexti->FallingCallback != NULL)
20007f4a:	687b      	ldr	r3, [r7, #4]
20007f4c:	689b      	ldr	r3, [r3, #8]
20007f4e:	2b00      	cmp	r3, #0
20007f50:	d002      	beq.n	20007f58 <HAL_EXTI_IRQHandler+0x80>
    {
      hexti->FallingCallback();
20007f52:	687b      	ldr	r3, [r7, #4]
20007f54:	689b      	ldr	r3, [r3, #8]
20007f56:	4798      	blx	r3
    }
  }
}
20007f58:	bf00      	nop
20007f5a:	3718      	adds	r7, #24
20007f5c:	46bd      	mov	sp, r7
20007f5e:	bd80      	pop	{r7, pc}
20007f60:	4602200c 	.word	0x4602200c
20007f64:	46022010 	.word	0x46022010

20007f68 <HAL_EXTI_GetPending>:
  *           @arg @ref EXTI_TRIGGER_RISING
  *           @arg @ref EXTI_TRIGGER_FALLING
  * @retval 1 if interrupt is pending else 0.
  */
uint32_t HAL_EXTI_GetPending(const EXTI_HandleTypeDef *hexti, uint32_t Edge)
{
20007f68:	b480      	push	{r7}
20007f6a:	b089      	sub	sp, #36	@ 0x24
20007f6c:	af00      	add	r7, sp, #0
20007f6e:	6078      	str	r0, [r7, #4]
20007f70:	6039      	str	r1, [r7, #0]
  assert_param(IS_EXTI_LINE(hexti->Line));
  assert_param(IS_EXTI_CONFIG_LINE(hexti->Line));
  assert_param(IS_EXTI_PENDING_EDGE(Edge));

  /* compute line register offset and line mask */
  offset = ((hexti->Line & EXTI_REG_MASK) >> EXTI_REG_SHIFT);
20007f72:	687b      	ldr	r3, [r7, #4]
20007f74:	681b      	ldr	r3, [r3, #0]
20007f76:	0c1b      	lsrs	r3, r3, #16
20007f78:	f003 0301 	and.w	r3, r3, #1
20007f7c:	61bb      	str	r3, [r7, #24]
  linepos = (hexti->Line & EXTI_PIN_MASK);
20007f7e:	687b      	ldr	r3, [r7, #4]
20007f80:	681b      	ldr	r3, [r3, #0]
20007f82:	f003 031f 	and.w	r3, r3, #31
20007f86:	617b      	str	r3, [r7, #20]
  maskline = (1UL << linepos);
20007f88:	2201      	movs	r2, #1
20007f8a:	697b      	ldr	r3, [r7, #20]
20007f8c:	fa02 f303 	lsl.w	r3, r2, r3
20007f90:	613b      	str	r3, [r7, #16]

  if (Edge != EXTI_TRIGGER_RISING)
20007f92:	683b      	ldr	r3, [r7, #0]
20007f94:	2b01      	cmp	r3, #1
20007f96:	d005      	beq.n	20007fa4 <HAL_EXTI_GetPending+0x3c>
  {
    /* Get falling edge pending bit */
    regaddr = (__IO uint32_t *)(&EXTI->FPR1 + (EXTI_CONFIG_OFFSET * offset));
20007f98:	69bb      	ldr	r3, [r7, #24]
20007f9a:	015a      	lsls	r2, r3, #5
20007f9c:	4b0b      	ldr	r3, [pc, #44]	@ (20007fcc <HAL_EXTI_GetPending+0x64>)
20007f9e:	4413      	add	r3, r2
20007fa0:	61fb      	str	r3, [r7, #28]
20007fa2:	e004      	b.n	20007fae <HAL_EXTI_GetPending+0x46>
  }
  else
  {
    /* Get rising edge pending bit */
    regaddr = (__IO uint32_t *)(&EXTI->RPR1 + (EXTI_CONFIG_OFFSET * offset));
20007fa4:	69bb      	ldr	r3, [r7, #24]
20007fa6:	015a      	lsls	r2, r3, #5
20007fa8:	4b09      	ldr	r3, [pc, #36]	@ (20007fd0 <HAL_EXTI_GetPending+0x68>)
20007faa:	4413      	add	r3, r2
20007fac:	61fb      	str	r3, [r7, #28]
  }

  /* return 1 if bit is set else 0 */
  regval = ((*regaddr & maskline) >> linepos);
20007fae:	69fb      	ldr	r3, [r7, #28]
20007fb0:	681a      	ldr	r2, [r3, #0]
20007fb2:	693b      	ldr	r3, [r7, #16]
20007fb4:	401a      	ands	r2, r3
20007fb6:	697b      	ldr	r3, [r7, #20]
20007fb8:	fa22 f303 	lsr.w	r3, r2, r3
20007fbc:	60fb      	str	r3, [r7, #12]
  return regval;
20007fbe:	68fb      	ldr	r3, [r7, #12]
}
20007fc0:	4618      	mov	r0, r3
20007fc2:	3724      	adds	r7, #36	@ 0x24
20007fc4:	46bd      	mov	sp, r7
20007fc6:	f85d 7b04 	ldr.w	r7, [sp], #4
20007fca:	4770      	bx	lr
20007fcc:	46022010 	.word	0x46022010
20007fd0:	4602200c 	.word	0x4602200c

20007fd4 <HAL_EXTI_ClearPending>:
  *           @arg @ref EXTI_TRIGGER_RISING
  *           @arg @ref EXTI_TRIGGER_FALLING
  * @retval None.
  */
void HAL_EXTI_ClearPending(const EXTI_HandleTypeDef *hexti, uint32_t Edge)
{
20007fd4:	b480      	push	{r7}
20007fd6:	b087      	sub	sp, #28
20007fd8:	af00      	add	r7, sp, #0
20007fda:	6078      	str	r0, [r7, #4]
20007fdc:	6039      	str	r1, [r7, #0]
  assert_param(IS_EXTI_LINE(hexti->Line));
  assert_param(IS_EXTI_CONFIG_LINE(hexti->Line));
  assert_param(IS_EXTI_PENDING_EDGE(Edge));

  /* compute line register offset and line mask */
  offset = ((hexti->Line & EXTI_REG_MASK) >> EXTI_REG_SHIFT);
20007fde:	687b      	ldr	r3, [r7, #4]
20007fe0:	681b      	ldr	r3, [r3, #0]
20007fe2:	0c1b      	lsrs	r3, r3, #16
20007fe4:	f003 0301 	and.w	r3, r3, #1
20007fe8:	613b      	str	r3, [r7, #16]
  maskline = (1UL << (hexti->Line & EXTI_PIN_MASK));
20007fea:	687b      	ldr	r3, [r7, #4]
20007fec:	681b      	ldr	r3, [r3, #0]
20007fee:	f003 031f 	and.w	r3, r3, #31
20007ff2:	2201      	movs	r2, #1
20007ff4:	fa02 f303 	lsl.w	r3, r2, r3
20007ff8:	60fb      	str	r3, [r7, #12]

  if (Edge != EXTI_TRIGGER_RISING)
20007ffa:	683b      	ldr	r3, [r7, #0]
20007ffc:	2b01      	cmp	r3, #1
20007ffe:	d005      	beq.n	2000800c <HAL_EXTI_ClearPending+0x38>
  {
    /* Get falling edge pending register address */
    regaddr = (__IO uint32_t *)(&EXTI->FPR1 + (EXTI_CONFIG_OFFSET * offset));
20008000:	693b      	ldr	r3, [r7, #16]
20008002:	015a      	lsls	r2, r3, #5
20008004:	4b08      	ldr	r3, [pc, #32]	@ (20008028 <HAL_EXTI_ClearPending+0x54>)
20008006:	4413      	add	r3, r2
20008008:	617b      	str	r3, [r7, #20]
2000800a:	e004      	b.n	20008016 <HAL_EXTI_ClearPending+0x42>
  }
  else
  {
    /* Get falling edge pending register address */
    regaddr = (__IO uint32_t *)(&EXTI->RPR1 + (EXTI_CONFIG_OFFSET * offset));
2000800c:	693b      	ldr	r3, [r7, #16]
2000800e:	015a      	lsls	r2, r3, #5
20008010:	4b06      	ldr	r3, [pc, #24]	@ (2000802c <HAL_EXTI_ClearPending+0x58>)
20008012:	4413      	add	r3, r2
20008014:	617b      	str	r3, [r7, #20]
  }

  /* Clear Pending bit */
  *regaddr =  maskline;
20008016:	697b      	ldr	r3, [r7, #20]
20008018:	68fa      	ldr	r2, [r7, #12]
2000801a:	601a      	str	r2, [r3, #0]
}
2000801c:	bf00      	nop
2000801e:	371c      	adds	r7, #28
20008020:	46bd      	mov	sp, r7
20008022:	f85d 7b04 	ldr.w	r7, [sp], #4
20008026:	4770      	bx	lr
20008028:	46022010 	.word	0x46022010
2000802c:	4602200c 	.word	0x4602200c

20008030 <HAL_EXTI_GenerateSWI>:
  * @brief  Generate a software interrupt for a dedicated line.
  * @param  hexti Exti handle.
  * @retval None.
  */
void HAL_EXTI_GenerateSWI(const EXTI_HandleTypeDef *hexti)
{
20008030:	b480      	push	{r7}
20008032:	b087      	sub	sp, #28
20008034:	af00      	add	r7, sp, #0
20008036:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_EXTI_LINE(hexti->Line));
  assert_param(IS_EXTI_CONFIG_LINE(hexti->Line));

  /* compute line register offset and line mask */
  offset = ((hexti->Line & EXTI_REG_MASK) >> EXTI_REG_SHIFT);
20008038:	687b      	ldr	r3, [r7, #4]
2000803a:	681b      	ldr	r3, [r3, #0]
2000803c:	0c1b      	lsrs	r3, r3, #16
2000803e:	f003 0301 	and.w	r3, r3, #1
20008042:	617b      	str	r3, [r7, #20]
  maskline = (1UL << (hexti->Line & EXTI_PIN_MASK));
20008044:	687b      	ldr	r3, [r7, #4]
20008046:	681b      	ldr	r3, [r3, #0]
20008048:	f003 031f 	and.w	r3, r3, #31
2000804c:	2201      	movs	r2, #1
2000804e:	fa02 f303 	lsl.w	r3, r2, r3
20008052:	613b      	str	r3, [r7, #16]

  regaddr = (__IO uint32_t *)(&EXTI->SWIER1 + (EXTI_CONFIG_OFFSET * offset));
20008054:	697b      	ldr	r3, [r7, #20]
20008056:	015a      	lsls	r2, r3, #5
20008058:	4b05      	ldr	r3, [pc, #20]	@ (20008070 <HAL_EXTI_GenerateSWI+0x40>)
2000805a:	4413      	add	r3, r2
2000805c:	60fb      	str	r3, [r7, #12]
  *regaddr = maskline;
2000805e:	68fb      	ldr	r3, [r7, #12]
20008060:	693a      	ldr	r2, [r7, #16]
20008062:	601a      	str	r2, [r3, #0]
}
20008064:	bf00      	nop
20008066:	371c      	adds	r7, #28
20008068:	46bd      	mov	sp, r7
2000806a:	f85d 7b04 	ldr.w	r7, [sp], #4
2000806e:	4770      	bx	lr
20008070:	46022008 	.word	0x46022008

20008074 <HAL_EXTI_ConfigLineAttributes>:
  *            @arg @ref EXTI_LINE_SEC          Secure-only access
  *            @arg @ref EXTI_LINE_NSEC         Secure/Non-secure access
  * @retval None
  */
void HAL_EXTI_ConfigLineAttributes(uint32_t ExtiLine, uint32_t LineAttributes)
{
20008074:	b480      	push	{r7}
20008076:	b089      	sub	sp, #36	@ 0x24
20008078:	af00      	add	r7, sp, #0
2000807a:	6078      	str	r0, [r7, #4]
2000807c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_EXTI_LINE(ExtiLine));
  assert_param(IS_EXTI_LINE_ATTRIBUTES(LineAttributes));

  /* compute line register offset and line mask */
  offset = ((ExtiLine & EXTI_REG_MASK) >> EXTI_REG_SHIFT);
2000807e:	687b      	ldr	r3, [r7, #4]
20008080:	0c1b      	lsrs	r3, r3, #16
20008082:	f003 0301 	and.w	r3, r3, #1
20008086:	61bb      	str	r3, [r7, #24]
  linepos = (ExtiLine & EXTI_PIN_MASK);
20008088:	687b      	ldr	r3, [r7, #4]
2000808a:	f003 031f 	and.w	r3, r3, #31
2000808e:	617b      	str	r3, [r7, #20]
  maskline = (1UL << linepos);
20008090:	2201      	movs	r2, #1
20008092:	697b      	ldr	r3, [r7, #20]
20008094:	fa02 f303 	lsl.w	r3, r2, r3
20008098:	613b      	str	r3, [r7, #16]

  /* Configure privilege or non-privilege attributes */
  regaddr = (__IO uint32_t *)(&EXTI->PRIVCFGR1 + (EXTI_PRIVCFGR_OFFSET * offset));
2000809a:	69bb      	ldr	r3, [r7, #24]
2000809c:	011a      	lsls	r2, r3, #4
2000809e:	4b13      	ldr	r3, [pc, #76]	@ (200080ec <HAL_EXTI_ConfigLineAttributes+0x78>)
200080a0:	4413      	add	r3, r2
200080a2:	60fb      	str	r3, [r7, #12]
  regval = *regaddr;
200080a4:	68fb      	ldr	r3, [r7, #12]
200080a6:	681b      	ldr	r3, [r3, #0]
200080a8:	61fb      	str	r3, [r7, #28]

  /* Mask or set line */
  if ((LineAttributes & EXTI_LINE_PRIV) == EXTI_LINE_PRIV)
200080aa:	683a      	ldr	r2, [r7, #0]
200080ac:	f240 2302 	movw	r3, #514	@ 0x202
200080b0:	4013      	ands	r3, r2
200080b2:	f240 2202 	movw	r2, #514	@ 0x202
200080b6:	4293      	cmp	r3, r2
200080b8:	d104      	bne.n	200080c4 <HAL_EXTI_ConfigLineAttributes+0x50>
  {
    regval |= maskline;
200080ba:	69fa      	ldr	r2, [r7, #28]
200080bc:	693b      	ldr	r3, [r7, #16]
200080be:	4313      	orrs	r3, r2
200080c0:	61fb      	str	r3, [r7, #28]
200080c2:	e009      	b.n	200080d8 <HAL_EXTI_ConfigLineAttributes+0x64>
  }
  else if ((LineAttributes & EXTI_LINE_NPRIV) == EXTI_LINE_NPRIV)
200080c4:	683b      	ldr	r3, [r7, #0]
200080c6:	f403 7300 	and.w	r3, r3, #512	@ 0x200
200080ca:	2b00      	cmp	r3, #0
200080cc:	d004      	beq.n	200080d8 <HAL_EXTI_ConfigLineAttributes+0x64>
  {
    regval &= ~maskline;
200080ce:	693b      	ldr	r3, [r7, #16]
200080d0:	43db      	mvns	r3, r3
200080d2:	69fa      	ldr	r2, [r7, #28]
200080d4:	4013      	ands	r3, r2
200080d6:	61fb      	str	r3, [r7, #28]
  {
    /* do nothing */
  }

  /* Store privilege or non-privilege attribute */
  *regaddr = regval;
200080d8:	68fb      	ldr	r3, [r7, #12]
200080da:	69fa      	ldr	r2, [r7, #28]
200080dc:	601a      	str	r2, [r3, #0]

  /* Store secure or non-secure attribute */
  *regaddr = regval;

#endif /* __ARM_FEATURE_CMSE */
}
200080de:	bf00      	nop
200080e0:	3724      	adds	r7, #36	@ 0x24
200080e2:	46bd      	mov	sp, r7
200080e4:	f85d 7b04 	ldr.w	r7, [sp], #4
200080e8:	4770      	bx	lr
200080ea:	bf00      	nop
200080ec:	46022018 	.word	0x46022018

200080f0 <HAL_EXTI_GetConfigLineAttributes>:
  *         This parameter can be from 0 to @ref EXTI_LINE_NB.
  * @param  pLineAttributes: pointer to return line attributes.
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_EXTI_GetConfigLineAttributes(uint32_t ExtiLine, uint32_t *pLineAttributes)
{
200080f0:	b480      	push	{r7}
200080f2:	b089      	sub	sp, #36	@ 0x24
200080f4:	af00      	add	r7, sp, #0
200080f6:	6078      	str	r0, [r7, #4]
200080f8:	6039      	str	r1, [r7, #0]
  uint32_t maskline;
  uint32_t offset;
  uint32_t attributes;

  /* Check null pointer */
  if (pLineAttributes == NULL)
200080fa:	683b      	ldr	r3, [r7, #0]
200080fc:	2b00      	cmp	r3, #0
200080fe:	d101      	bne.n	20008104 <HAL_EXTI_GetConfigLineAttributes+0x14>
  {
    return HAL_ERROR;
20008100:	2301      	movs	r3, #1
20008102:	e023      	b.n	2000814c <HAL_EXTI_GetConfigLineAttributes+0x5c>

  /* Check the parameters */
  assert_param(IS_EXTI_LINE(ExtiLine));

  /* Compute line register offset and line mask */
  offset = ((ExtiLine & EXTI_REG_MASK) >> EXTI_REG_SHIFT);
20008104:	687b      	ldr	r3, [r7, #4]
20008106:	0c1b      	lsrs	r3, r3, #16
20008108:	f003 0301 	and.w	r3, r3, #1
2000810c:	61bb      	str	r3, [r7, #24]
  linepos = (ExtiLine & EXTI_PIN_MASK);
2000810e:	687b      	ldr	r3, [r7, #4]
20008110:	f003 031f 	and.w	r3, r3, #31
20008114:	617b      	str	r3, [r7, #20]
  maskline = (1UL << linepos);
20008116:	2201      	movs	r2, #1
20008118:	697b      	ldr	r3, [r7, #20]
2000811a:	fa02 f303 	lsl.w	r3, r2, r3
2000811e:	613b      	str	r3, [r7, #16]

  /* Get privilege or non-privilege attribute */
  regaddr = (__IO uint32_t *)(&EXTI->PRIVCFGR1 + (EXTI_PRIVCFGR_OFFSET * offset));
20008120:	69bb      	ldr	r3, [r7, #24]
20008122:	011a      	lsls	r2, r3, #4
20008124:	4b0c      	ldr	r3, [pc, #48]	@ (20008158 <HAL_EXTI_GetConfigLineAttributes+0x68>)
20008126:	4413      	add	r3, r2
20008128:	60fb      	str	r3, [r7, #12]

  if ((*regaddr & maskline) != 0U)
2000812a:	68fb      	ldr	r3, [r7, #12]
2000812c:	681a      	ldr	r2, [r3, #0]
2000812e:	693b      	ldr	r3, [r7, #16]
20008130:	4013      	ands	r3, r2
20008132:	2b00      	cmp	r3, #0
20008134:	d003      	beq.n	2000813e <HAL_EXTI_GetConfigLineAttributes+0x4e>
  {
    attributes = EXTI_LINE_PRIV;
20008136:	f240 2302 	movw	r3, #514	@ 0x202
2000813a:	61fb      	str	r3, [r7, #28]
2000813c:	e002      	b.n	20008144 <HAL_EXTI_GetConfigLineAttributes+0x54>
  }
  else
  {
    attributes = EXTI_LINE_NPRIV;
2000813e:	f44f 7300 	mov.w	r3, #512	@ 0x200
20008142:	61fb      	str	r3, [r7, #28]
  }

#endif /* __ARM_FEATURE_CMSE */

  /* return value */
  *pLineAttributes = attributes;
20008144:	683b      	ldr	r3, [r7, #0]
20008146:	69fa      	ldr	r2, [r7, #28]
20008148:	601a      	str	r2, [r3, #0]

  return HAL_OK;
2000814a:	2300      	movs	r3, #0
}
2000814c:	4618      	mov	r0, r3
2000814e:	3724      	adds	r7, #36	@ 0x24
20008150:	46bd      	mov	sp, r7
20008152:	f85d 7b04 	ldr.w	r7, [sp], #4
20008156:	4770      	bx	lr
20008158:	46022018 	.word	0x46022018

2000815c <HAL_FLASH_Program>:
  *         This parameter shall be 32-bit aligned
  *
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Program(uint32_t TypeProgram, uint32_t Address, uint32_t DataAddress)
{
2000815c:	b580      	push	{r7, lr}
2000815e:	b086      	sub	sp, #24
20008160:	af00      	add	r7, sp, #0
20008162:	60f8      	str	r0, [r7, #12]
20008164:	60b9      	str	r1, [r7, #8]
20008166:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_FLASH_TYPEPROGRAM(TypeProgram));

  /* Process Locked */
  __HAL_LOCK(&pFlash);
20008168:	4b1f      	ldr	r3, [pc, #124]	@ (200081e8 <HAL_FLASH_Program+0x8c>)
2000816a:	781b      	ldrb	r3, [r3, #0]
2000816c:	2b01      	cmp	r3, #1
2000816e:	d101      	bne.n	20008174 <HAL_FLASH_Program+0x18>
20008170:	2302      	movs	r3, #2
20008172:	e034      	b.n	200081de <HAL_FLASH_Program+0x82>
20008174:	4b1c      	ldr	r3, [pc, #112]	@ (200081e8 <HAL_FLASH_Program+0x8c>)
20008176:	2201      	movs	r2, #1
20008178:	701a      	strb	r2, [r3, #0]

  /* Reset error code */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
2000817a:	4b1b      	ldr	r3, [pc, #108]	@ (200081e8 <HAL_FLASH_Program+0x8c>)
2000817c:	2200      	movs	r2, #0
2000817e:	605a      	str	r2, [r3, #4]

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
20008180:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
20008184:	f000 f9be 	bl	20008504 <FLASH_WaitForLastOperation>
20008188:	4603      	mov	r3, r0
2000818a:	75fb      	strb	r3, [r7, #23]

  if (status == HAL_OK)
2000818c:	7dfb      	ldrb	r3, [r7, #23]
2000818e:	2b00      	cmp	r3, #0
20008190:	d121      	bne.n	200081d6 <HAL_FLASH_Program+0x7a>
  {
    /* Set current operation type */
    pFlash.ProcedureOnGoing = TypeProgram;
20008192:	4a15      	ldr	r2, [pc, #84]	@ (200081e8 <HAL_FLASH_Program+0x8c>)
20008194:	68fb      	ldr	r3, [r7, #12]
20008196:	6093      	str	r3, [r2, #8]

    /* Access to SECCR or NSCR depends on operation type */
    reg_cr = IS_FLASH_SECURE_OPERATION() ? &(FLASH->SECCR) : &(FLASH_NS->NSCR);
20008198:	4b14      	ldr	r3, [pc, #80]	@ (200081ec <HAL_FLASH_Program+0x90>)
2000819a:	613b      	str	r3, [r7, #16]

    if ((TypeProgram & (~FLASH_NON_SECURE_MASK)) == FLASH_TYPEPROGRAM_QUADWORD)
2000819c:	68fb      	ldr	r3, [r7, #12]
2000819e:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
200081a2:	2b01      	cmp	r3, #1
200081a4:	d104      	bne.n	200081b0 <HAL_FLASH_Program+0x54>
    {
      /* Program a quad-word (128-bit) at a specified address */
      FLASH_Program_QuadWord(Address, DataAddress);
200081a6:	6879      	ldr	r1, [r7, #4]
200081a8:	68b8      	ldr	r0, [r7, #8]
200081aa:	f000 f9f3 	bl	20008594 <FLASH_Program_QuadWord>
200081ae:	e003      	b.n	200081b8 <HAL_FLASH_Program+0x5c>
    }
    else
    {
      /* Program a burst of 8 quad-words at a specified address */
      FLASH_Program_Burst(Address, DataAddress);
200081b0:	6879      	ldr	r1, [r7, #4]
200081b2:	68b8      	ldr	r0, [r7, #8]
200081b4:	f000 fa2a 	bl	2000860c <FLASH_Program_Burst>
    }

    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
200081b8:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
200081bc:	f000 f9a2 	bl	20008504 <FLASH_WaitForLastOperation>
200081c0:	4603      	mov	r3, r0
200081c2:	75fb      	strb	r3, [r7, #23]

    /* If the program operation is completed, disable the PG (and BWR Bit in Burst programming mode) */
    CLEAR_BIT((*reg_cr), (TypeProgram & ~(FLASH_NON_SECURE_MASK)));
200081c4:	693b      	ldr	r3, [r7, #16]
200081c6:	681a      	ldr	r2, [r3, #0]
200081c8:	68fb      	ldr	r3, [r7, #12]
200081ca:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
200081ce:	43db      	mvns	r3, r3
200081d0:	401a      	ands	r2, r3
200081d2:	693b      	ldr	r3, [r7, #16]
200081d4:	601a      	str	r2, [r3, #0]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
200081d6:	4b04      	ldr	r3, [pc, #16]	@ (200081e8 <HAL_FLASH_Program+0x8c>)
200081d8:	2200      	movs	r2, #0
200081da:	701a      	strb	r2, [r3, #0]

  /* return status */
  return status;
200081dc:	7dfb      	ldrb	r3, [r7, #23]
}
200081de:	4618      	mov	r0, r3
200081e0:	3718      	adds	r7, #24
200081e2:	46bd      	mov	sp, r7
200081e4:	bd80      	pop	{r7, pc}
200081e6:	bf00      	nop
200081e8:	20000468 	.word	0x20000468
200081ec:	40022028 	.word	0x40022028

200081f0 <HAL_FLASH_Program_IT>:
  *         This parameter shall be 32-bit aligned
  *
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Program_IT(uint32_t TypeProgram, uint32_t Address, uint32_t DataAddress)
{
200081f0:	b580      	push	{r7, lr}
200081f2:	b086      	sub	sp, #24
200081f4:	af00      	add	r7, sp, #0
200081f6:	60f8      	str	r0, [r7, #12]
200081f8:	60b9      	str	r1, [r7, #8]
200081fa:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_FLASH_TYPEPROGRAM(TypeProgram));

  /* Process Locked */
  __HAL_LOCK(&pFlash);
200081fc:	4b1c      	ldr	r3, [pc, #112]	@ (20008270 <HAL_FLASH_Program_IT+0x80>)
200081fe:	781b      	ldrb	r3, [r3, #0]
20008200:	2b01      	cmp	r3, #1
20008202:	d101      	bne.n	20008208 <HAL_FLASH_Program_IT+0x18>
20008204:	2302      	movs	r3, #2
20008206:	e02f      	b.n	20008268 <HAL_FLASH_Program_IT+0x78>
20008208:	4b19      	ldr	r3, [pc, #100]	@ (20008270 <HAL_FLASH_Program_IT+0x80>)
2000820a:	2201      	movs	r2, #1
2000820c:	701a      	strb	r2, [r3, #0]

  /* Reset error code */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
2000820e:	4b18      	ldr	r3, [pc, #96]	@ (20008270 <HAL_FLASH_Program_IT+0x80>)
20008210:	2200      	movs	r2, #0
20008212:	605a      	str	r2, [r3, #4]

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
20008214:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
20008218:	f000 f974 	bl	20008504 <FLASH_WaitForLastOperation>
2000821c:	4603      	mov	r3, r0
2000821e:	75fb      	strb	r3, [r7, #23]

  if (status != HAL_OK)
20008220:	7dfb      	ldrb	r3, [r7, #23]
20008222:	2b00      	cmp	r3, #0
20008224:	d003      	beq.n	2000822e <HAL_FLASH_Program_IT+0x3e>
  {
    /* Process Unlocked */
    __HAL_UNLOCK(&pFlash);
20008226:	4b12      	ldr	r3, [pc, #72]	@ (20008270 <HAL_FLASH_Program_IT+0x80>)
20008228:	2200      	movs	r2, #0
2000822a:	701a      	strb	r2, [r3, #0]
2000822c:	e01b      	b.n	20008266 <HAL_FLASH_Program_IT+0x76>
  }
  else
  {
    /* Set internal variables used by the IRQ handler */
    pFlash.ProcedureOnGoing = TypeProgram;
2000822e:	4a10      	ldr	r2, [pc, #64]	@ (20008270 <HAL_FLASH_Program_IT+0x80>)
20008230:	68fb      	ldr	r3, [r7, #12]
20008232:	6093      	str	r3, [r2, #8]
    pFlash.Address = Address;
20008234:	4a0e      	ldr	r2, [pc, #56]	@ (20008270 <HAL_FLASH_Program_IT+0x80>)
20008236:	68bb      	ldr	r3, [r7, #8]
20008238:	60d3      	str	r3, [r2, #12]

    /* Access to SECCR or NSCR depends on operation type */
    reg_cr = IS_FLASH_SECURE_OPERATION() ? &(FLASH->SECCR) : &(FLASH_NS->NSCR);
2000823a:	4b0e      	ldr	r3, [pc, #56]	@ (20008274 <HAL_FLASH_Program_IT+0x84>)
2000823c:	613b      	str	r3, [r7, #16]

    /* Enable End of Operation and Error interrupts */
    (*reg_cr) |= (FLASH_IT_EOP | FLASH_IT_OPERR);
2000823e:	693b      	ldr	r3, [r7, #16]
20008240:	681b      	ldr	r3, [r3, #0]
20008242:	f043 7240 	orr.w	r2, r3, #50331648	@ 0x3000000
20008246:	693b      	ldr	r3, [r7, #16]
20008248:	601a      	str	r2, [r3, #0]

    if ((TypeProgram & (~FLASH_NON_SECURE_MASK)) == FLASH_TYPEPROGRAM_QUADWORD)
2000824a:	68fb      	ldr	r3, [r7, #12]
2000824c:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
20008250:	2b01      	cmp	r3, #1
20008252:	d104      	bne.n	2000825e <HAL_FLASH_Program_IT+0x6e>
    {
      /* Program a quad-word (128-bit) at a specified address */
      FLASH_Program_QuadWord(Address, DataAddress);
20008254:	6879      	ldr	r1, [r7, #4]
20008256:	68b8      	ldr	r0, [r7, #8]
20008258:	f000 f99c 	bl	20008594 <FLASH_Program_QuadWord>
2000825c:	e003      	b.n	20008266 <HAL_FLASH_Program_IT+0x76>
    }
    else
    {
      /* Program a burst of 8 quad-words at a specified address */
      FLASH_Program_Burst(Address, DataAddress);
2000825e:	6879      	ldr	r1, [r7, #4]
20008260:	68b8      	ldr	r0, [r7, #8]
20008262:	f000 f9d3 	bl	2000860c <FLASH_Program_Burst>
    }
  }

  return status;
20008266:	7dfb      	ldrb	r3, [r7, #23]
}
20008268:	4618      	mov	r0, r3
2000826a:	3718      	adds	r7, #24
2000826c:	46bd      	mov	sp, r7
2000826e:	bd80      	pop	{r7, pc}
20008270:	20000468 	.word	0x20000468
20008274:	40022028 	.word	0x40022028

20008278 <HAL_FLASH_IRQHandler>:
/**
  * @brief  Handle FLASH interrupt request.
  * @retval None
  */
void HAL_FLASH_IRQHandler(void)
{
20008278:	b580      	push	{r7, lr}
2000827a:	b084      	sub	sp, #16
2000827c:	af00      	add	r7, sp, #0
  uint32_t param = 0U;
2000827e:	2300      	movs	r3, #0
20008280:	60fb      	str	r3, [r7, #12]
  uint32_t error;
  __IO uint32_t *reg_cr;
  __IO uint32_t *reg_sr;

  /* Access to CR and SR registers depends on operation type */
  reg_cr = IS_FLASH_SECURE_OPERATION() ? &(FLASH->SECCR) : &(FLASH_NS->NSCR);
20008282:	4b4a      	ldr	r3, [pc, #296]	@ (200083ac <HAL_FLASH_IRQHandler+0x134>)
20008284:	60bb      	str	r3, [r7, #8]
  reg_sr = IS_FLASH_SECURE_OPERATION() ? &(FLASH->SECSR) : &(FLASH_NS->NSSR);
20008286:	4b4a      	ldr	r3, [pc, #296]	@ (200083b0 <HAL_FLASH_IRQHandler+0x138>)
20008288:	607b      	str	r3, [r7, #4]

  /* Save Flash errors */
  error = (*reg_sr) & FLASH_FLAG_SR_ERRORS;
2000828a:	687b      	ldr	r3, [r7, #4]
2000828c:	681a      	ldr	r2, [r3, #0]
2000828e:	f242 03fa 	movw	r3, #8442	@ 0x20fa
20008292:	4013      	ands	r3, r2
20008294:	603b      	str	r3, [r7, #0]
#if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U)
  error |= (FLASH->NSSR & FLASH_FLAG_OPTWERR);
#endif /* __ARM_FEATURE_CMSE */

  /* Set parameter of the callback */
  if ((pFlash.ProcedureOnGoing & (~FLASH_NON_SECURE_MASK)) == FLASH_TYPEERASE_PAGES)
20008296:	4b47      	ldr	r3, [pc, #284]	@ (200083b4 <HAL_FLASH_IRQHandler+0x13c>)
20008298:	689b      	ldr	r3, [r3, #8]
2000829a:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
2000829e:	2b02      	cmp	r3, #2
200082a0:	d103      	bne.n	200082aa <HAL_FLASH_IRQHandler+0x32>
  {
    param = pFlash.Page;
200082a2:	4b44      	ldr	r3, [pc, #272]	@ (200083b4 <HAL_FLASH_IRQHandler+0x13c>)
200082a4:	695b      	ldr	r3, [r3, #20]
200082a6:	60fb      	str	r3, [r7, #12]
200082a8:	e020      	b.n	200082ec <HAL_FLASH_IRQHandler+0x74>
  }
  else if ((pFlash.ProcedureOnGoing & (~FLASH_NON_SECURE_MASK)) == FLASH_TYPEERASE_MASSERASE)
200082aa:	4b42      	ldr	r3, [pc, #264]	@ (200083b4 <HAL_FLASH_IRQHandler+0x13c>)
200082ac:	689b      	ldr	r3, [r3, #8]
200082ae:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
200082b2:	f248 0204 	movw	r2, #32772	@ 0x8004
200082b6:	4293      	cmp	r3, r2
200082b8:	d103      	bne.n	200082c2 <HAL_FLASH_IRQHandler+0x4a>
  {
    param = pFlash.Bank;
200082ba:	4b3e      	ldr	r3, [pc, #248]	@ (200083b4 <HAL_FLASH_IRQHandler+0x13c>)
200082bc:	691b      	ldr	r3, [r3, #16]
200082be:	60fb      	str	r3, [r7, #12]
200082c0:	e014      	b.n	200082ec <HAL_FLASH_IRQHandler+0x74>
  }
  else if ((pFlash.ProcedureOnGoing & (~FLASH_NON_SECURE_MASK)) == FLASH_TYPEPROGRAM_QUADWORD)
200082c2:	4b3c      	ldr	r3, [pc, #240]	@ (200083b4 <HAL_FLASH_IRQHandler+0x13c>)
200082c4:	689b      	ldr	r3, [r3, #8]
200082c6:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
200082ca:	2b01      	cmp	r3, #1
200082cc:	d103      	bne.n	200082d6 <HAL_FLASH_IRQHandler+0x5e>
  {
    param = pFlash.Address;
200082ce:	4b39      	ldr	r3, [pc, #228]	@ (200083b4 <HAL_FLASH_IRQHandler+0x13c>)
200082d0:	68db      	ldr	r3, [r3, #12]
200082d2:	60fb      	str	r3, [r7, #12]
200082d4:	e00a      	b.n	200082ec <HAL_FLASH_IRQHandler+0x74>
  }
  else if ((pFlash.ProcedureOnGoing & (~FLASH_NON_SECURE_MASK)) == FLASH_TYPEPROGRAM_BURST)
200082d6:	4b37      	ldr	r3, [pc, #220]	@ (200083b4 <HAL_FLASH_IRQHandler+0x13c>)
200082d8:	689b      	ldr	r3, [r3, #8]
200082da:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
200082de:	f244 0201 	movw	r2, #16385	@ 0x4001
200082e2:	4293      	cmp	r3, r2
200082e4:	d102      	bne.n	200082ec <HAL_FLASH_IRQHandler+0x74>
  {
    param = pFlash.Address;
200082e6:	4b33      	ldr	r3, [pc, #204]	@ (200083b4 <HAL_FLASH_IRQHandler+0x13c>)
200082e8:	68db      	ldr	r3, [r3, #12]
200082ea:	60fb      	str	r3, [r7, #12]
  {
    /* Empty statement (to be compliant MISRA 15.7) */
  }

  /* Clear operation bit on the on-going procedure */
  CLEAR_BIT((*reg_cr), (pFlash.ProcedureOnGoing & ~(FLASH_NON_SECURE_MASK)));
200082ec:	68bb      	ldr	r3, [r7, #8]
200082ee:	681a      	ldr	r2, [r3, #0]
200082f0:	4b30      	ldr	r3, [pc, #192]	@ (200083b4 <HAL_FLASH_IRQHandler+0x13c>)
200082f2:	689b      	ldr	r3, [r3, #8]
200082f4:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
200082f8:	43db      	mvns	r3, r3
200082fa:	401a      	ands	r2, r3
200082fc:	68bb      	ldr	r3, [r7, #8]
200082fe:	601a      	str	r2, [r3, #0]

  /* Check FLASH operation error flags */
  if (error != 0U)
20008300:	683b      	ldr	r3, [r7, #0]
20008302:	2b00      	cmp	r3, #0
20008304:	d00e      	beq.n	20008324 <HAL_FLASH_IRQHandler+0xac>
  {
    /* Save the error code */
    pFlash.ErrorCode |= error;
20008306:	4b2b      	ldr	r3, [pc, #172]	@ (200083b4 <HAL_FLASH_IRQHandler+0x13c>)
20008308:	685a      	ldr	r2, [r3, #4]
2000830a:	683b      	ldr	r3, [r7, #0]
2000830c:	4313      	orrs	r3, r2
2000830e:	4a29      	ldr	r2, [pc, #164]	@ (200083b4 <HAL_FLASH_IRQHandler+0x13c>)
20008310:	6053      	str	r3, [r2, #4]

    /* Clear error programming flags */
    (*reg_sr) = error;
20008312:	687b      	ldr	r3, [r7, #4]
20008314:	683a      	ldr	r2, [r7, #0]
20008316:	601a      	str	r2, [r3, #0]
      FLASH->NSSR = FLASH_FLAG_OPTWERR;
    }
#endif /* __ARM_FEATURE_CMSE */

    /* Stop the procedure ongoing */
    pFlash.ProcedureOnGoing = 0U;
20008318:	4b26      	ldr	r3, [pc, #152]	@ (200083b4 <HAL_FLASH_IRQHandler+0x13c>)
2000831a:	2200      	movs	r2, #0
2000831c:	609a      	str	r2, [r3, #8]

    /* FLASH error interrupt user callback */
    HAL_FLASH_OperationErrorCallback(param);
2000831e:	68f8      	ldr	r0, [r7, #12]
20008320:	f000 f854 	bl	200083cc <HAL_FLASH_OperationErrorCallback>
  }

  /* Check FLASH End of Operation flag  */
  if (((*reg_sr) & FLASH_FLAG_EOP) != 0U)
20008324:	687b      	ldr	r3, [r7, #4]
20008326:	681b      	ldr	r3, [r3, #0]
20008328:	f003 0301 	and.w	r3, r3, #1
2000832c:	2b00      	cmp	r3, #0
2000832e:	d02c      	beq.n	2000838a <HAL_FLASH_IRQHandler+0x112>
  {
    /* Clear FLASH End of Operation pending bit */
    (*reg_sr) = FLASH_FLAG_EOP;
20008330:	687b      	ldr	r3, [r7, #4]
20008332:	2201      	movs	r2, #1
20008334:	601a      	str	r2, [r3, #0]

    if ((pFlash.ProcedureOnGoing & (~FLASH_NON_SECURE_MASK)) == FLASH_TYPEERASE_PAGES)
20008336:	4b1f      	ldr	r3, [pc, #124]	@ (200083b4 <HAL_FLASH_IRQHandler+0x13c>)
20008338:	689b      	ldr	r3, [r3, #8]
2000833a:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
2000833e:	2b02      	cmp	r3, #2
20008340:	d11d      	bne.n	2000837e <HAL_FLASH_IRQHandler+0x106>
    {
      /* Nb of pages to erase can be decreased */
      pFlash.NbPagesToErase--;
20008342:	4b1c      	ldr	r3, [pc, #112]	@ (200083b4 <HAL_FLASH_IRQHandler+0x13c>)
20008344:	699b      	ldr	r3, [r3, #24]
20008346:	3b01      	subs	r3, #1
20008348:	4a1a      	ldr	r2, [pc, #104]	@ (200083b4 <HAL_FLASH_IRQHandler+0x13c>)
2000834a:	6193      	str	r3, [r2, #24]

      /* Check if there are still pages to erase */
      if (pFlash.NbPagesToErase != 0U)
2000834c:	4b19      	ldr	r3, [pc, #100]	@ (200083b4 <HAL_FLASH_IRQHandler+0x13c>)
2000834e:	699b      	ldr	r3, [r3, #24]
20008350:	2b00      	cmp	r3, #0
20008352:	d00d      	beq.n	20008370 <HAL_FLASH_IRQHandler+0xf8>
      {
        /* Increment page number */
        pFlash.Page++;
20008354:	4b17      	ldr	r3, [pc, #92]	@ (200083b4 <HAL_FLASH_IRQHandler+0x13c>)
20008356:	695b      	ldr	r3, [r3, #20]
20008358:	3301      	adds	r3, #1
2000835a:	4a16      	ldr	r2, [pc, #88]	@ (200083b4 <HAL_FLASH_IRQHandler+0x13c>)
2000835c:	6153      	str	r3, [r2, #20]
        FLASH_PageErase(pFlash.Page, pFlash.Bank);
2000835e:	4b15      	ldr	r3, [pc, #84]	@ (200083b4 <HAL_FLASH_IRQHandler+0x13c>)
20008360:	695b      	ldr	r3, [r3, #20]
20008362:	4a14      	ldr	r2, [pc, #80]	@ (200083b4 <HAL_FLASH_IRQHandler+0x13c>)
20008364:	6912      	ldr	r2, [r2, #16]
20008366:	4611      	mov	r1, r2
20008368:	4618      	mov	r0, r3
2000836a:	f000 fcb7 	bl	20008cdc <FLASH_PageErase>
2000836e:	e009      	b.n	20008384 <HAL_FLASH_IRQHandler+0x10c>
      }
      else
      {
        /* No more pages to Erase */
        pFlash.ProcedureOnGoing = 0U;
20008370:	4b10      	ldr	r3, [pc, #64]	@ (200083b4 <HAL_FLASH_IRQHandler+0x13c>)
20008372:	2200      	movs	r2, #0
20008374:	609a      	str	r2, [r3, #8]
        param = 0xFFFFFFFFU;
20008376:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
2000837a:	60fb      	str	r3, [r7, #12]
2000837c:	e002      	b.n	20008384 <HAL_FLASH_IRQHandler+0x10c>
      }
    }
    else
    {
      /*Clear the procedure ongoing*/
      pFlash.ProcedureOnGoing = 0U;
2000837e:	4b0d      	ldr	r3, [pc, #52]	@ (200083b4 <HAL_FLASH_IRQHandler+0x13c>)
20008380:	2200      	movs	r2, #0
20008382:	609a      	str	r2, [r3, #8]
    }

    /* FLASH EOP interrupt user callback */
    HAL_FLASH_EndOfOperationCallback(param);
20008384:	68f8      	ldr	r0, [r7, #12]
20008386:	f000 f817 	bl	200083b8 <HAL_FLASH_EndOfOperationCallback>
  }

  if (pFlash.ProcedureOnGoing == 0U)
2000838a:	4b0a      	ldr	r3, [pc, #40]	@ (200083b4 <HAL_FLASH_IRQHandler+0x13c>)
2000838c:	689b      	ldr	r3, [r3, #8]
2000838e:	2b00      	cmp	r3, #0
20008390:	d108      	bne.n	200083a4 <HAL_FLASH_IRQHandler+0x12c>
  {
    /* Disable End of Operation and Error interrupts */
    (*reg_cr) &= ~(FLASH_IT_EOP | FLASH_IT_OPERR);
20008392:	68bb      	ldr	r3, [r7, #8]
20008394:	681b      	ldr	r3, [r3, #0]
20008396:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
2000839a:	68bb      	ldr	r3, [r7, #8]
2000839c:	601a      	str	r2, [r3, #0]

    /* Process Unlocked */
    __HAL_UNLOCK(&pFlash);
2000839e:	4b05      	ldr	r3, [pc, #20]	@ (200083b4 <HAL_FLASH_IRQHandler+0x13c>)
200083a0:	2200      	movs	r2, #0
200083a2:	701a      	strb	r2, [r3, #0]
  }
}
200083a4:	bf00      	nop
200083a6:	3710      	adds	r7, #16
200083a8:	46bd      	mov	sp, r7
200083aa:	bd80      	pop	{r7, pc}
200083ac:	40022028 	.word	0x40022028
200083b0:	40022020 	.word	0x40022020
200083b4:	20000468 	.word	0x20000468

200083b8 <HAL_FLASH_EndOfOperationCallback>:
  *                    (if 0xFFFFFFFF, it means that all the selected pages have been erased)
  *                  Program: Address which was selected for data program
  * @retval None
  */
__weak void HAL_FLASH_EndOfOperationCallback(uint32_t ReturnValue)
{
200083b8:	b480      	push	{r7}
200083ba:	b083      	sub	sp, #12
200083bc:	af00      	add	r7, sp, #0
200083be:	6078      	str	r0, [r7, #4]
  UNUSED(ReturnValue);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_FLASH_EndOfOperationCallback could be implemented in the user file
   */
}
200083c0:	bf00      	nop
200083c2:	370c      	adds	r7, #12
200083c4:	46bd      	mov	sp, r7
200083c6:	f85d 7b04 	ldr.w	r7, [sp], #4
200083ca:	4770      	bx	lr

200083cc <HAL_FLASH_OperationErrorCallback>:
  *                 Page Erase: Page number which returned an error
  *                 Program: Address which was selected for data program
  * @retval None
  */
__weak void HAL_FLASH_OperationErrorCallback(uint32_t ReturnValue)
{
200083cc:	b480      	push	{r7}
200083ce:	b083      	sub	sp, #12
200083d0:	af00      	add	r7, sp, #0
200083d2:	6078      	str	r0, [r7, #4]
  UNUSED(ReturnValue);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_FLASH_OperationErrorCallback could be implemented in the user file
   */
}
200083d4:	bf00      	nop
200083d6:	370c      	adds	r7, #12
200083d8:	46bd      	mov	sp, r7
200083da:	f85d 7b04 	ldr.w	r7, [sp], #4
200083de:	4770      	bx	lr

200083e0 <HAL_FLASH_Unlock>:
/**
  * @brief  Unlock the FLASH control register access.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Unlock(void)
{
200083e0:	b480      	push	{r7}
200083e2:	b083      	sub	sp, #12
200083e4:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef status = HAL_OK;
200083e6:	2300      	movs	r3, #0
200083e8:	71fb      	strb	r3, [r7, #7]

  if (READ_BIT(FLASH->NSCR, FLASH_NSCR_LOCK) != 0U)
200083ea:	4b0b      	ldr	r3, [pc, #44]	@ (20008418 <HAL_FLASH_Unlock+0x38>)
200083ec:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
200083ee:	2b00      	cmp	r3, #0
200083f0:	da0b      	bge.n	2000840a <HAL_FLASH_Unlock+0x2a>
  {
    /* Authorize the FLASH Registers access */
    WRITE_REG(FLASH->NSKEYR, FLASH_KEY1);
200083f2:	4b09      	ldr	r3, [pc, #36]	@ (20008418 <HAL_FLASH_Unlock+0x38>)
200083f4:	4a09      	ldr	r2, [pc, #36]	@ (2000841c <HAL_FLASH_Unlock+0x3c>)
200083f6:	609a      	str	r2, [r3, #8]
    WRITE_REG(FLASH->NSKEYR, FLASH_KEY2);
200083f8:	4b07      	ldr	r3, [pc, #28]	@ (20008418 <HAL_FLASH_Unlock+0x38>)
200083fa:	4a09      	ldr	r2, [pc, #36]	@ (20008420 <HAL_FLASH_Unlock+0x40>)
200083fc:	609a      	str	r2, [r3, #8]

    /* verify Flash is unlocked */
    if (READ_BIT(FLASH->NSCR, FLASH_NSCR_LOCK) != 0U)
200083fe:	4b06      	ldr	r3, [pc, #24]	@ (20008418 <HAL_FLASH_Unlock+0x38>)
20008400:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
20008402:	2b00      	cmp	r3, #0
20008404:	da01      	bge.n	2000840a <HAL_FLASH_Unlock+0x2a>
    {
      status = HAL_ERROR;
20008406:	2301      	movs	r3, #1
20008408:	71fb      	strb	r3, [r7, #7]
      }
    }
  }
#endif /* __ARM_FEATURE_CMSE */

  return status;
2000840a:	79fb      	ldrb	r3, [r7, #7]
}
2000840c:	4618      	mov	r0, r3
2000840e:	370c      	adds	r7, #12
20008410:	46bd      	mov	sp, r7
20008412:	f85d 7b04 	ldr.w	r7, [sp], #4
20008416:	4770      	bx	lr
20008418:	40022000 	.word	0x40022000
2000841c:	45670123 	.word	0x45670123
20008420:	cdef89ab 	.word	0xcdef89ab

20008424 <HAL_FLASH_Lock>:
/**
  * @brief  Lock the FLASH control register access.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Lock(void)
{
20008424:	b480      	push	{r7}
20008426:	b083      	sub	sp, #12
20008428:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef status = HAL_ERROR;
2000842a:	2301      	movs	r3, #1
2000842c:	71fb      	strb	r3, [r7, #7]

  /* Set the LOCK Bit to lock the FLASH Registers access */
  SET_BIT(FLASH->NSCR, FLASH_NSCR_LOCK);
2000842e:	4b09      	ldr	r3, [pc, #36]	@ (20008454 <HAL_FLASH_Lock+0x30>)
20008430:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
20008432:	4a08      	ldr	r2, [pc, #32]	@ (20008454 <HAL_FLASH_Lock+0x30>)
20008434:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
20008438:	6293      	str	r3, [r2, #40]	@ 0x28

  /* verify Flash is locked */
  if (READ_BIT(FLASH->NSCR, FLASH_NSCR_LOCK) != 0U)
2000843a:	4b06      	ldr	r3, [pc, #24]	@ (20008454 <HAL_FLASH_Lock+0x30>)
2000843c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
2000843e:	2b00      	cmp	r3, #0
20008440:	da01      	bge.n	20008446 <HAL_FLASH_Lock+0x22>
  {
    status = HAL_OK;
20008442:	2300      	movs	r3, #0
20008444:	71fb      	strb	r3, [r7, #7]
      status = HAL_OK;
    }
  }
#endif /* __ARM_FEATURE_CMSE */

  return status;
20008446:	79fb      	ldrb	r3, [r7, #7]
}
20008448:	4618      	mov	r0, r3
2000844a:	370c      	adds	r7, #12
2000844c:	46bd      	mov	sp, r7
2000844e:	f85d 7b04 	ldr.w	r7, [sp], #4
20008452:	4770      	bx	lr
20008454:	40022000 	.word	0x40022000

20008458 <HAL_FLASH_OB_Unlock>:
/**
  * @brief  Unlock the FLASH Option Bytes Registers access.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_OB_Unlock(void)
{
20008458:	b480      	push	{r7}
2000845a:	af00      	add	r7, sp, #0
  if (READ_BIT(FLASH->NSCR, FLASH_NSCR_OPTLOCK) != 0U)
2000845c:	4b0c      	ldr	r3, [pc, #48]	@ (20008490 <HAL_FLASH_OB_Unlock+0x38>)
2000845e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
20008460:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
20008464:	2b00      	cmp	r3, #0
20008466:	d00d      	beq.n	20008484 <HAL_FLASH_OB_Unlock+0x2c>
  {
    /* Authorizes the Option Byte register programming */
    WRITE_REG(FLASH->OPTKEYR, FLASH_OPTKEY1);
20008468:	4b09      	ldr	r3, [pc, #36]	@ (20008490 <HAL_FLASH_OB_Unlock+0x38>)
2000846a:	4a0a      	ldr	r2, [pc, #40]	@ (20008494 <HAL_FLASH_OB_Unlock+0x3c>)
2000846c:	611a      	str	r2, [r3, #16]
    WRITE_REG(FLASH->OPTKEYR, FLASH_OPTKEY2);
2000846e:	4b08      	ldr	r3, [pc, #32]	@ (20008490 <HAL_FLASH_OB_Unlock+0x38>)
20008470:	4a09      	ldr	r2, [pc, #36]	@ (20008498 <HAL_FLASH_OB_Unlock+0x40>)
20008472:	611a      	str	r2, [r3, #16]

    /* Verify that the Option Bytes are unlocked */
    if (READ_BIT(FLASH->NSCR, FLASH_NSCR_OPTLOCK) != 0U)
20008474:	4b06      	ldr	r3, [pc, #24]	@ (20008490 <HAL_FLASH_OB_Unlock+0x38>)
20008476:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
20008478:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
2000847c:	2b00      	cmp	r3, #0
2000847e:	d001      	beq.n	20008484 <HAL_FLASH_OB_Unlock+0x2c>
    {
      return HAL_ERROR;
20008480:	2301      	movs	r3, #1
20008482:	e000      	b.n	20008486 <HAL_FLASH_OB_Unlock+0x2e>
    }
  }

  return HAL_OK;
20008484:	2300      	movs	r3, #0
}
20008486:	4618      	mov	r0, r3
20008488:	46bd      	mov	sp, r7
2000848a:	f85d 7b04 	ldr.w	r7, [sp], #4
2000848e:	4770      	bx	lr
20008490:	40022000 	.word	0x40022000
20008494:	08192a3b 	.word	0x08192a3b
20008498:	4c5d6e7f 	.word	0x4c5d6e7f

2000849c <HAL_FLASH_OB_Lock>:
/**
  * @brief  Lock the FLASH Option Bytes Registers access.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_OB_Lock(void)
{
2000849c:	b480      	push	{r7}
2000849e:	af00      	add	r7, sp, #0
  /* Set the OPTLOCK Bit to lock the FLASH Option Byte Registers access */
  SET_BIT(FLASH->NSCR, FLASH_NSCR_OPTLOCK);
200084a0:	4b09      	ldr	r3, [pc, #36]	@ (200084c8 <HAL_FLASH_OB_Lock+0x2c>)
200084a2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
200084a4:	4a08      	ldr	r2, [pc, #32]	@ (200084c8 <HAL_FLASH_OB_Lock+0x2c>)
200084a6:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
200084aa:	6293      	str	r3, [r2, #40]	@ 0x28

  /* Verify that the Option Bytes are locked */
  if (READ_BIT(FLASH->NSCR, FLASH_NSCR_OPTLOCK) != 0U)
200084ac:	4b06      	ldr	r3, [pc, #24]	@ (200084c8 <HAL_FLASH_OB_Lock+0x2c>)
200084ae:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
200084b0:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
200084b4:	2b00      	cmp	r3, #0
200084b6:	d001      	beq.n	200084bc <HAL_FLASH_OB_Lock+0x20>
  {
    return HAL_OK;
200084b8:	2300      	movs	r3, #0
200084ba:	e000      	b.n	200084be <HAL_FLASH_OB_Lock+0x22>
  }

  return HAL_ERROR;
200084bc:	2301      	movs	r3, #1
}
200084be:	4618      	mov	r0, r3
200084c0:	46bd      	mov	sp, r7
200084c2:	f85d 7b04 	ldr.w	r7, [sp], #4
200084c6:	4770      	bx	lr
200084c8:	40022000 	.word	0x40022000

200084cc <HAL_FLASH_OB_Launch>:
/**
  * @brief  Launch the option byte loading.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_OB_Launch(void)
{
200084cc:	b480      	push	{r7}
200084ce:	af00      	add	r7, sp, #0
  /* Set the bit to force the option byte reloading */
  SET_BIT(FLASH->NSCR, FLASH_NSCR_OBL_LAUNCH);
200084d0:	4b05      	ldr	r3, [pc, #20]	@ (200084e8 <HAL_FLASH_OB_Launch+0x1c>)
200084d2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
200084d4:	4a04      	ldr	r2, [pc, #16]	@ (200084e8 <HAL_FLASH_OB_Launch+0x1c>)
200084d6:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
200084da:	6293      	str	r3, [r2, #40]	@ 0x28

  /* We should not reach here : Option byte launch generates Option byte reset
     so return error */
  return HAL_ERROR;
200084dc:	2301      	movs	r3, #1
}
200084de:	4618      	mov	r0, r3
200084e0:	46bd      	mov	sp, r7
200084e2:	f85d 7b04 	ldr.w	r7, [sp], #4
200084e6:	4770      	bx	lr
200084e8:	40022000 	.word	0x40022000

200084ec <HAL_FLASH_GetError>:
  *            @arg HAL_FLASH_ERROR_SIZ: FLASH Size error
  *            @arg HAL_FLASH_ERROR_PGS: FLASH Programming sequence error
  *            @arg HAL_FLASH_ERROR_OPTW: FLASH Option modification error
  */
uint32_t HAL_FLASH_GetError(void)
{
200084ec:	b480      	push	{r7}
200084ee:	af00      	add	r7, sp, #0
  return pFlash.ErrorCode;
200084f0:	4b03      	ldr	r3, [pc, #12]	@ (20008500 <HAL_FLASH_GetError+0x14>)
200084f2:	685b      	ldr	r3, [r3, #4]
}
200084f4:	4618      	mov	r0, r3
200084f6:	46bd      	mov	sp, r7
200084f8:	f85d 7b04 	ldr.w	r7, [sp], #4
200084fc:	4770      	bx	lr
200084fe:	bf00      	nop
20008500:	20000468 	.word	0x20000468

20008504 <FLASH_WaitForLastOperation>:
  * @brief  Wait for a FLASH operation to complete.
  * @param  Timeout maximum flash operation timeout
  * @retval HAL Status
  */
HAL_StatusTypeDef FLASH_WaitForLastOperation(uint32_t Timeout)
{
20008504:	b580      	push	{r7, lr}
20008506:	b086      	sub	sp, #24
20008508:	af00      	add	r7, sp, #0
2000850a:	6078      	str	r0, [r7, #4]
  /* Wait for the FLASH operation to complete by polling on BUSY and WDW flags to be reset.
     Even if the FLASH operation fails, the BUSY & WDW flags will be reset, and an error flag will be set */

  uint32_t tickstart = HAL_GetTick();
2000850c:	f7fa fad0 	bl	20002ab0 <HAL_GetTick>
20008510:	6178      	str	r0, [r7, #20]
  uint32_t error;
  __IO uint32_t *reg_sr;

  /* Access to SECSR or NSSR registers depends on operation type */
  reg_sr = IS_FLASH_SECURE_OPERATION() ? &(FLASH->SECSR) : &(FLASH_NS->NSSR);
20008512:	4b1e      	ldr	r3, [pc, #120]	@ (2000858c <FLASH_WaitForLastOperation+0x88>)
20008514:	613b      	str	r3, [r7, #16]

  while (((*reg_sr) & (FLASH_FLAG_BSY | FLASH_FLAG_WDW)) != 0U)
20008516:	e010      	b.n	2000853a <FLASH_WaitForLastOperation+0x36>
  {
    if (Timeout != HAL_MAX_DELAY)
20008518:	687b      	ldr	r3, [r7, #4]
2000851a:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
2000851e:	d00c      	beq.n	2000853a <FLASH_WaitForLastOperation+0x36>
    {
      if(((HAL_GetTick() - tickstart) >= Timeout) || (Timeout == 0U))
20008520:	f7fa fac6 	bl	20002ab0 <HAL_GetTick>
20008524:	4602      	mov	r2, r0
20008526:	697b      	ldr	r3, [r7, #20]
20008528:	1ad3      	subs	r3, r2, r3
2000852a:	687a      	ldr	r2, [r7, #4]
2000852c:	429a      	cmp	r2, r3
2000852e:	d902      	bls.n	20008536 <FLASH_WaitForLastOperation+0x32>
20008530:	687b      	ldr	r3, [r7, #4]
20008532:	2b00      	cmp	r3, #0
20008534:	d101      	bne.n	2000853a <FLASH_WaitForLastOperation+0x36>
      {
        return HAL_TIMEOUT;
20008536:	2303      	movs	r3, #3
20008538:	e023      	b.n	20008582 <FLASH_WaitForLastOperation+0x7e>
  while (((*reg_sr) & (FLASH_FLAG_BSY | FLASH_FLAG_WDW)) != 0U)
2000853a:	693b      	ldr	r3, [r7, #16]
2000853c:	681b      	ldr	r3, [r3, #0]
2000853e:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
20008542:	2b00      	cmp	r3, #0
20008544:	d1e8      	bne.n	20008518 <FLASH_WaitForLastOperation+0x14>
      }
    }
  }

  /* Check FLASH operation error flags */
  error = ((*reg_sr) & FLASH_FLAG_SR_ERRORS);
20008546:	693b      	ldr	r3, [r7, #16]
20008548:	681a      	ldr	r2, [r3, #0]
2000854a:	f242 03fa 	movw	r3, #8442	@ 0x20fa
2000854e:	4013      	ands	r3, r2
20008550:	60fb      	str	r3, [r7, #12]
#if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U)
  error |= (FLASH->NSSR & FLASH_FLAG_OPTWERR);
#endif /* __ARM_FEATURE_CMSE */

  if (error != 0U)
20008552:	68fb      	ldr	r3, [r7, #12]
20008554:	2b00      	cmp	r3, #0
20008556:	d00a      	beq.n	2000856e <FLASH_WaitForLastOperation+0x6a>
  {
    /*Save the error code*/
    pFlash.ErrorCode |= error;
20008558:	4b0d      	ldr	r3, [pc, #52]	@ (20008590 <FLASH_WaitForLastOperation+0x8c>)
2000855a:	685a      	ldr	r2, [r3, #4]
2000855c:	68fb      	ldr	r3, [r7, #12]
2000855e:	4313      	orrs	r3, r2
20008560:	4a0b      	ldr	r2, [pc, #44]	@ (20008590 <FLASH_WaitForLastOperation+0x8c>)
20008562:	6053      	str	r3, [r2, #4]

    /* Clear error programming flags */
    (*reg_sr) = error;
20008564:	693b      	ldr	r3, [r7, #16]
20008566:	68fa      	ldr	r2, [r7, #12]
20008568:	601a      	str	r2, [r3, #0]
    {
      FLASH->NSSR = FLASH_FLAG_OPTWERR;
    }
#endif /* __ARM_FEATURE_CMSE */

    return HAL_ERROR;
2000856a:	2301      	movs	r3, #1
2000856c:	e009      	b.n	20008582 <FLASH_WaitForLastOperation+0x7e>
  }

  /* Check FLASH End of Operation flag  */
  if (((*reg_sr) & FLASH_FLAG_EOP) != 0U)
2000856e:	693b      	ldr	r3, [r7, #16]
20008570:	681b      	ldr	r3, [r3, #0]
20008572:	f003 0301 	and.w	r3, r3, #1
20008576:	2b00      	cmp	r3, #0
20008578:	d002      	beq.n	20008580 <FLASH_WaitForLastOperation+0x7c>
  {
    /* Clear FLASH End of Operation pending bit */
    (*reg_sr) = FLASH_FLAG_EOP;
2000857a:	693b      	ldr	r3, [r7, #16]
2000857c:	2201      	movs	r2, #1
2000857e:	601a      	str	r2, [r3, #0]
  }

  /* If there is no error flag set */
  return HAL_OK;
20008580:	2300      	movs	r3, #0
}
20008582:	4618      	mov	r0, r3
20008584:	3718      	adds	r7, #24
20008586:	46bd      	mov	sp, r7
20008588:	bd80      	pop	{r7, pc}
2000858a:	bf00      	nop
2000858c:	40022020 	.word	0x40022020
20008590:	20000468 	.word	0x20000468

20008594 <FLASH_Program_QuadWord>:
  * @param  Address specifies the address to be programmed.
  * @param  DataAddress specifies the address of data to be programmed.
  * @retval None
  */
static void FLASH_Program_QuadWord(uint32_t Address, uint32_t DataAddress)
{
20008594:	b480      	push	{r7}
20008596:	b08b      	sub	sp, #44	@ 0x2c
20008598:	af00      	add	r7, sp, #0
2000859a:	6078      	str	r0, [r7, #4]
2000859c:	6039      	str	r1, [r7, #0]
  uint8_t index = 4;
2000859e:	2304      	movs	r3, #4
200085a0:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint32_t *dest_addr = (uint32_t *)Address;
200085a4:	687b      	ldr	r3, [r7, #4]
200085a6:	623b      	str	r3, [r7, #32]
  uint32_t *src_addr  = (uint32_t *)DataAddress;
200085a8:	683b      	ldr	r3, [r7, #0]
200085aa:	61fb      	str	r3, [r7, #28]

  /* Check the parameters */
  assert_param(IS_FLASH_PROGRAM_ADDRESS(Address));

  /* Access to SECCR or NSCR registers depends on operation type */
  reg_cr = IS_FLASH_SECURE_OPERATION() ? &(FLASH->SECCR) : &(FLASH_NS->NSCR);
200085ac:	4b16      	ldr	r3, [pc, #88]	@ (20008608 <FLASH_Program_QuadWord+0x74>)
200085ae:	61bb      	str	r3, [r7, #24]

  /* Set PG bit */
  SET_BIT((*reg_cr), FLASH_NSCR_PG);
200085b0:	69bb      	ldr	r3, [r7, #24]
200085b2:	681b      	ldr	r3, [r3, #0]
200085b4:	f043 0201 	orr.w	r2, r3, #1
200085b8:	69bb      	ldr	r3, [r7, #24]
200085ba:	601a      	str	r2, [r3, #0]
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
200085bc:	f3ef 8310 	mrs	r3, PRIMASK
200085c0:	613b      	str	r3, [r7, #16]
  return(result);
200085c2:	693b      	ldr	r3, [r7, #16]

  /* Enter critical section: Disable interrupts to avoid any interruption during the loop */
  primask_bit = __get_PRIMASK();
200085c4:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
200085c6:	b672      	cpsid	i
}
200085c8:	bf00      	nop
  __disable_irq();

  /* Program the quad-word */
  do
  {
    *dest_addr = *src_addr;
200085ca:	69fb      	ldr	r3, [r7, #28]
200085cc:	681a      	ldr	r2, [r3, #0]
200085ce:	6a3b      	ldr	r3, [r7, #32]
200085d0:	601a      	str	r2, [r3, #0]
    dest_addr++;
200085d2:	6a3b      	ldr	r3, [r7, #32]
200085d4:	3304      	adds	r3, #4
200085d6:	623b      	str	r3, [r7, #32]
    src_addr++;
200085d8:	69fb      	ldr	r3, [r7, #28]
200085da:	3304      	adds	r3, #4
200085dc:	61fb      	str	r3, [r7, #28]
    index--;
200085de:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
200085e2:	3b01      	subs	r3, #1
200085e4:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  } while (index != 0U);
200085e8:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
200085ec:	2b00      	cmp	r3, #0
200085ee:	d1ec      	bne.n	200085ca <FLASH_Program_QuadWord+0x36>
200085f0:	697b      	ldr	r3, [r7, #20]
200085f2:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
200085f4:	68fb      	ldr	r3, [r7, #12]
200085f6:	f383 8810 	msr	PRIMASK, r3
}
200085fa:	bf00      	nop

  /* Exit critical section: restore previous priority mask */
  __set_PRIMASK(primask_bit);
}
200085fc:	bf00      	nop
200085fe:	372c      	adds	r7, #44	@ 0x2c
20008600:	46bd      	mov	sp, r7
20008602:	f85d 7b04 	ldr.w	r7, [sp], #4
20008606:	4770      	bx	lr
20008608:	40022028 	.word	0x40022028

2000860c <FLASH_Program_Burst>:
  * @param  Address: specifies the address to be programmed.
  * @param  DataAddress: specifies the address where the data are stored.
  * @retval None
  */
static void FLASH_Program_Burst(uint32_t Address, uint32_t DataAddress)
{
2000860c:	b480      	push	{r7}
2000860e:	b08b      	sub	sp, #44	@ 0x2c
20008610:	af00      	add	r7, sp, #0
20008612:	6078      	str	r0, [r7, #4]
20008614:	6039      	str	r1, [r7, #0]
  uint8_t burst_index = FLASH_NB_WORDS_IN_BURST;
20008616:	2320      	movs	r3, #32
20008618:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint32_t *dest_addr = (uint32_t *)Address;
2000861c:	687b      	ldr	r3, [r7, #4]
2000861e:	623b      	str	r3, [r7, #32]
  uint32_t *src_addr = (uint32_t *)DataAddress;
20008620:	683b      	ldr	r3, [r7, #0]
20008622:	61fb      	str	r3, [r7, #28]

  /* Check the parameters */
  assert_param(IS_FLASH_MAIN_MEM_ADDRESS(Address));

  /* Access to SECCR or NSCR registers depends on operation type */
  reg_cr = IS_FLASH_SECURE_OPERATION() ? &(FLASH->SECCR) : &(FLASH_NS->NSCR);
20008624:	4b17      	ldr	r3, [pc, #92]	@ (20008684 <FLASH_Program_Burst+0x78>)
20008626:	61bb      	str	r3, [r7, #24]

  /* Set PG and BWR bits */
  SET_BIT((*reg_cr), (FLASH_NSCR_PG | FLASH_NSCR_BWR));
20008628:	69bb      	ldr	r3, [r7, #24]
2000862a:	681b      	ldr	r3, [r3, #0]
2000862c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
20008630:	f043 0301 	orr.w	r3, r3, #1
20008634:	69ba      	ldr	r2, [r7, #24]
20008636:	6013      	str	r3, [r2, #0]
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
20008638:	f3ef 8310 	mrs	r3, PRIMASK
2000863c:	613b      	str	r3, [r7, #16]
  return(result);
2000863e:	693b      	ldr	r3, [r7, #16]

  /* Enter critical section: Disable interrupts to avoid any interruption during the loop */
  primask_bit = __get_PRIMASK();
20008640:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
20008642:	b672      	cpsid	i
}
20008644:	bf00      	nop
  __disable_irq();

  /* Program the burst */
  do
  {
    *dest_addr = *src_addr;
20008646:	69fb      	ldr	r3, [r7, #28]
20008648:	681a      	ldr	r2, [r3, #0]
2000864a:	6a3b      	ldr	r3, [r7, #32]
2000864c:	601a      	str	r2, [r3, #0]
    dest_addr++;
2000864e:	6a3b      	ldr	r3, [r7, #32]
20008650:	3304      	adds	r3, #4
20008652:	623b      	str	r3, [r7, #32]
    src_addr++;
20008654:	69fb      	ldr	r3, [r7, #28]
20008656:	3304      	adds	r3, #4
20008658:	61fb      	str	r3, [r7, #28]
    burst_index--;
2000865a:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
2000865e:	3b01      	subs	r3, #1
20008660:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  } while (burst_index != 0U);
20008664:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
20008668:	2b00      	cmp	r3, #0
2000866a:	d1ec      	bne.n	20008646 <FLASH_Program_Burst+0x3a>
2000866c:	697b      	ldr	r3, [r7, #20]
2000866e:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
20008670:	68fb      	ldr	r3, [r7, #12]
20008672:	f383 8810 	msr	PRIMASK, r3
}
20008676:	bf00      	nop

  /* Exit critical section: restore previous priority mask */
  __set_PRIMASK(primask_bit);
}
20008678:	bf00      	nop
2000867a:	372c      	adds	r7, #44	@ 0x2c
2000867c:	46bd      	mov	sp, r7
2000867e:	f85d 7b04 	ldr.w	r7, [sp], #4
20008682:	4770      	bx	lr
20008684:	40022028 	.word	0x40022028

20008688 <HAL_FLASHEx_Erase>:
  *         the pages have been correctly erased).
  *
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASHEx_Erase(FLASH_EraseInitTypeDef *pEraseInit, uint32_t *PageError)
{
20008688:	b580      	push	{r7, lr}
2000868a:	b086      	sub	sp, #24
2000868c:	af00      	add	r7, sp, #0
2000868e:	6078      	str	r0, [r7, #4]
20008690:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_FLASH_TYPEERASE(pEraseInit->TypeErase));

  /* Process Locked */
  __HAL_LOCK(&pFlash);
20008692:	4b33      	ldr	r3, [pc, #204]	@ (20008760 <HAL_FLASHEx_Erase+0xd8>)
20008694:	781b      	ldrb	r3, [r3, #0]
20008696:	2b01      	cmp	r3, #1
20008698:	d101      	bne.n	2000869e <HAL_FLASHEx_Erase+0x16>
2000869a:	2302      	movs	r3, #2
2000869c:	e05c      	b.n	20008758 <HAL_FLASHEx_Erase+0xd0>
2000869e:	4b30      	ldr	r3, [pc, #192]	@ (20008760 <HAL_FLASHEx_Erase+0xd8>)
200086a0:	2201      	movs	r2, #1
200086a2:	701a      	strb	r2, [r3, #0]

  /* Reset error code */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
200086a4:	4b2e      	ldr	r3, [pc, #184]	@ (20008760 <HAL_FLASHEx_Erase+0xd8>)
200086a6:	2200      	movs	r2, #0
200086a8:	605a      	str	r2, [r3, #4]

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
200086aa:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
200086ae:	f7ff ff29 	bl	20008504 <FLASH_WaitForLastOperation>
200086b2:	4603      	mov	r3, r0
200086b4:	75fb      	strb	r3, [r7, #23]

  if (status == HAL_OK)
200086b6:	7dfb      	ldrb	r3, [r7, #23]
200086b8:	2b00      	cmp	r3, #0
200086ba:	d149      	bne.n	20008750 <HAL_FLASHEx_Erase+0xc8>
  {
    /* Current operation type */
    pFlash.ProcedureOnGoing = pEraseInit->TypeErase;
200086bc:	687b      	ldr	r3, [r7, #4]
200086be:	681b      	ldr	r3, [r3, #0]
200086c0:	4a27      	ldr	r2, [pc, #156]	@ (20008760 <HAL_FLASHEx_Erase+0xd8>)
200086c2:	6093      	str	r3, [r2, #8]

    /* Access to SECCR or NSCR depends on operation type */
    reg_cr = IS_FLASH_SECURE_OPERATION() ? &(FLASH->SECCR) : &(FLASH->NSCR);
200086c4:	4b27      	ldr	r3, [pc, #156]	@ (20008764 <HAL_FLASHEx_Erase+0xdc>)
200086c6:	60fb      	str	r3, [r7, #12]

    if ((pEraseInit->TypeErase & (~FLASH_NON_SECURE_MASK)) == FLASH_TYPEERASE_MASSERASE)
200086c8:	687b      	ldr	r3, [r7, #4]
200086ca:	681b      	ldr	r3, [r3, #0]
200086cc:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
200086d0:	f248 0204 	movw	r2, #32772	@ 0x8004
200086d4:	4293      	cmp	r3, r2
200086d6:	d10b      	bne.n	200086f0 <HAL_FLASHEx_Erase+0x68>
    {
      /* Mass erase to be done */
      FLASH_MassErase(pEraseInit->Banks);
200086d8:	687b      	ldr	r3, [r7, #4]
200086da:	685b      	ldr	r3, [r3, #4]
200086dc:	4618      	mov	r0, r3
200086de:	f000 fad7 	bl	20008c90 <FLASH_MassErase>

      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
200086e2:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
200086e6:	f7ff ff0d 	bl	20008504 <FLASH_WaitForLastOperation>
200086ea:	4603      	mov	r3, r0
200086ec:	75fb      	strb	r3, [r7, #23]
200086ee:	e025      	b.n	2000873c <HAL_FLASHEx_Erase+0xb4>
    }
    else
    {
      /*Initialization of PageError variable*/
      *PageError = 0xFFFFFFFFU;
200086f0:	683b      	ldr	r3, [r7, #0]
200086f2:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
200086f6:	601a      	str	r2, [r3, #0]

      for (page_index = pEraseInit->Page; page_index < (pEraseInit->Page + pEraseInit->NbPages); page_index++)
200086f8:	687b      	ldr	r3, [r7, #4]
200086fa:	689b      	ldr	r3, [r3, #8]
200086fc:	613b      	str	r3, [r7, #16]
200086fe:	e015      	b.n	2000872c <HAL_FLASHEx_Erase+0xa4>
      {
        FLASH_PageErase(page_index, pEraseInit->Banks);
20008700:	687b      	ldr	r3, [r7, #4]
20008702:	685b      	ldr	r3, [r3, #4]
20008704:	4619      	mov	r1, r3
20008706:	6938      	ldr	r0, [r7, #16]
20008708:	f000 fae8 	bl	20008cdc <FLASH_PageErase>

        /* Wait for last operation to be completed */
        status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
2000870c:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
20008710:	f7ff fef8 	bl	20008504 <FLASH_WaitForLastOperation>
20008714:	4603      	mov	r3, r0
20008716:	75fb      	strb	r3, [r7, #23]

        if (status != HAL_OK)
20008718:	7dfb      	ldrb	r3, [r7, #23]
2000871a:	2b00      	cmp	r3, #0
2000871c:	d003      	beq.n	20008726 <HAL_FLASHEx_Erase+0x9e>
        {
          /* In case of error, stop erase procedure and return the faulty page */
          *PageError = page_index;
2000871e:	683b      	ldr	r3, [r7, #0]
20008720:	693a      	ldr	r2, [r7, #16]
20008722:	601a      	str	r2, [r3, #0]
          break;
20008724:	e00a      	b.n	2000873c <HAL_FLASHEx_Erase+0xb4>
      for (page_index = pEraseInit->Page; page_index < (pEraseInit->Page + pEraseInit->NbPages); page_index++)
20008726:	693b      	ldr	r3, [r7, #16]
20008728:	3301      	adds	r3, #1
2000872a:	613b      	str	r3, [r7, #16]
2000872c:	687b      	ldr	r3, [r7, #4]
2000872e:	689a      	ldr	r2, [r3, #8]
20008730:	687b      	ldr	r3, [r7, #4]
20008732:	68db      	ldr	r3, [r3, #12]
20008734:	4413      	add	r3, r2
20008736:	693a      	ldr	r2, [r7, #16]
20008738:	429a      	cmp	r2, r3
2000873a:	d3e1      	bcc.n	20008700 <HAL_FLASHEx_Erase+0x78>
        }
      }
    }

    /* If the erase operation is completed, disable the associated bits */
    CLEAR_BIT((*reg_cr), (pEraseInit->TypeErase) & (~(FLASH_NON_SECURE_MASK)));
2000873c:	68fb      	ldr	r3, [r7, #12]
2000873e:	681a      	ldr	r2, [r3, #0]
20008740:	687b      	ldr	r3, [r7, #4]
20008742:	681b      	ldr	r3, [r3, #0]
20008744:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
20008748:	43db      	mvns	r3, r3
2000874a:	401a      	ands	r2, r3
2000874c:	68fb      	ldr	r3, [r7, #12]
2000874e:	601a      	str	r2, [r3, #0]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
20008750:	4b03      	ldr	r3, [pc, #12]	@ (20008760 <HAL_FLASHEx_Erase+0xd8>)
20008752:	2200      	movs	r2, #0
20008754:	701a      	strb	r2, [r3, #0]

  return status;
20008756:	7dfb      	ldrb	r3, [r7, #23]
}
20008758:	4618      	mov	r0, r3
2000875a:	3718      	adds	r7, #24
2000875c:	46bd      	mov	sp, r7
2000875e:	bd80      	pop	{r7, pc}
20008760:	20000468 	.word	0x20000468
20008764:	40022028 	.word	0x40022028

20008768 <HAL_FLASHEx_Erase_IT>:
  *         contains the configuration information for the erasing.
  *
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASHEx_Erase_IT(FLASH_EraseInitTypeDef *pEraseInit)
{
20008768:	b580      	push	{r7, lr}
2000876a:	b084      	sub	sp, #16
2000876c:	af00      	add	r7, sp, #0
2000876e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_FLASH_TYPEERASE(pEraseInit->TypeErase));

  /* Process Locked */
  __HAL_LOCK(&pFlash);
20008770:	4b25      	ldr	r3, [pc, #148]	@ (20008808 <HAL_FLASHEx_Erase_IT+0xa0>)
20008772:	781b      	ldrb	r3, [r3, #0]
20008774:	2b01      	cmp	r3, #1
20008776:	d101      	bne.n	2000877c <HAL_FLASHEx_Erase_IT+0x14>
20008778:	2302      	movs	r3, #2
2000877a:	e041      	b.n	20008800 <HAL_FLASHEx_Erase_IT+0x98>
2000877c:	4b22      	ldr	r3, [pc, #136]	@ (20008808 <HAL_FLASHEx_Erase_IT+0xa0>)
2000877e:	2201      	movs	r2, #1
20008780:	701a      	strb	r2, [r3, #0]

  /* Reset error code */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
20008782:	4b21      	ldr	r3, [pc, #132]	@ (20008808 <HAL_FLASHEx_Erase_IT+0xa0>)
20008784:	2200      	movs	r2, #0
20008786:	605a      	str	r2, [r3, #4]

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
20008788:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
2000878c:	f7ff feba 	bl	20008504 <FLASH_WaitForLastOperation>
20008790:	4603      	mov	r3, r0
20008792:	73fb      	strb	r3, [r7, #15]

  if (status != HAL_OK)
20008794:	7bfb      	ldrb	r3, [r7, #15]
20008796:	2b00      	cmp	r3, #0
20008798:	d003      	beq.n	200087a2 <HAL_FLASHEx_Erase_IT+0x3a>
  {
    /* Process Unlocked */
    __HAL_UNLOCK(&pFlash);
2000879a:	4b1b      	ldr	r3, [pc, #108]	@ (20008808 <HAL_FLASHEx_Erase_IT+0xa0>)
2000879c:	2200      	movs	r2, #0
2000879e:	701a      	strb	r2, [r3, #0]
200087a0:	e02d      	b.n	200087fe <HAL_FLASHEx_Erase_IT+0x96>
  }
  else
  {
    /* Set internal variables used by the IRQ handler */
    pFlash.ProcedureOnGoing = pEraseInit->TypeErase;
200087a2:	687b      	ldr	r3, [r7, #4]
200087a4:	681b      	ldr	r3, [r3, #0]
200087a6:	4a18      	ldr	r2, [pc, #96]	@ (20008808 <HAL_FLASHEx_Erase_IT+0xa0>)
200087a8:	6093      	str	r3, [r2, #8]
    pFlash.Bank = pEraseInit->Banks;
200087aa:	687b      	ldr	r3, [r7, #4]
200087ac:	685b      	ldr	r3, [r3, #4]
200087ae:	4a16      	ldr	r2, [pc, #88]	@ (20008808 <HAL_FLASHEx_Erase_IT+0xa0>)
200087b0:	6113      	str	r3, [r2, #16]

    /* Access to SECCR or NSCR depends on operation type */
    reg_cr = IS_FLASH_SECURE_OPERATION() ? &(FLASH->SECCR) : &(FLASH->NSCR);
200087b2:	4b16      	ldr	r3, [pc, #88]	@ (2000880c <HAL_FLASHEx_Erase_IT+0xa4>)
200087b4:	60bb      	str	r3, [r7, #8]

    /* Enable End of Operation and Error interrupts */
    (*reg_cr) |= (FLASH_IT_EOP | FLASH_IT_OPERR);
200087b6:	68bb      	ldr	r3, [r7, #8]
200087b8:	681b      	ldr	r3, [r3, #0]
200087ba:	f043 7240 	orr.w	r2, r3, #50331648	@ 0x3000000
200087be:	68bb      	ldr	r3, [r7, #8]
200087c0:	601a      	str	r2, [r3, #0]

    if ((pEraseInit->TypeErase & (~FLASH_NON_SECURE_MASK)) == FLASH_TYPEERASE_MASSERASE)
200087c2:	687b      	ldr	r3, [r7, #4]
200087c4:	681b      	ldr	r3, [r3, #0]
200087c6:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
200087ca:	f248 0204 	movw	r2, #32772	@ 0x8004
200087ce:	4293      	cmp	r3, r2
200087d0:	d105      	bne.n	200087de <HAL_FLASHEx_Erase_IT+0x76>
    {
      /* Mass erase to be done */
      FLASH_MassErase(pEraseInit->Banks);
200087d2:	687b      	ldr	r3, [r7, #4]
200087d4:	685b      	ldr	r3, [r3, #4]
200087d6:	4618      	mov	r0, r3
200087d8:	f000 fa5a 	bl	20008c90 <FLASH_MassErase>
200087dc:	e00f      	b.n	200087fe <HAL_FLASHEx_Erase_IT+0x96>
    }
    else
    {
      /* Erase by page to be done */
      pFlash.NbPagesToErase = pEraseInit->NbPages;
200087de:	687b      	ldr	r3, [r7, #4]
200087e0:	68db      	ldr	r3, [r3, #12]
200087e2:	4a09      	ldr	r2, [pc, #36]	@ (20008808 <HAL_FLASHEx_Erase_IT+0xa0>)
200087e4:	6193      	str	r3, [r2, #24]
      pFlash.Page = pEraseInit->Page;
200087e6:	687b      	ldr	r3, [r7, #4]
200087e8:	689b      	ldr	r3, [r3, #8]
200087ea:	4a07      	ldr	r2, [pc, #28]	@ (20008808 <HAL_FLASHEx_Erase_IT+0xa0>)
200087ec:	6153      	str	r3, [r2, #20]

      /* Erase first page and wait for IT */
      FLASH_PageErase(pEraseInit->Page, pEraseInit->Banks);
200087ee:	687b      	ldr	r3, [r7, #4]
200087f0:	689a      	ldr	r2, [r3, #8]
200087f2:	687b      	ldr	r3, [r7, #4]
200087f4:	685b      	ldr	r3, [r3, #4]
200087f6:	4619      	mov	r1, r3
200087f8:	4610      	mov	r0, r2
200087fa:	f000 fa6f 	bl	20008cdc <FLASH_PageErase>
    }
  }

  return status;
200087fe:	7bfb      	ldrb	r3, [r7, #15]
}
20008800:	4618      	mov	r0, r3
20008802:	3710      	adds	r7, #16
20008804:	46bd      	mov	sp, r7
20008806:	bd80      	pop	{r7, pc}
20008808:	20000468 	.word	0x20000468
2000880c:	40022028 	.word	0x40022028

20008810 <HAL_FLASHEx_OBProgram>:
  *         - after a power reset (BOR reset or exit from Standby/Shutdown modes)
  *
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASHEx_OBProgram(FLASH_OBProgramInitTypeDef *pOBInit)
{
20008810:	b580      	push	{r7, lr}
20008812:	b084      	sub	sp, #16
20008814:	af00      	add	r7, sp, #0
20008816:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_OPTIONBYTE(pOBInit->OptionType));

  /* Process Locked */
  __HAL_LOCK(&pFlash);
20008818:	4b37      	ldr	r3, [pc, #220]	@ (200088f8 <HAL_FLASHEx_OBProgram+0xe8>)
2000881a:	781b      	ldrb	r3, [r3, #0]
2000881c:	2b01      	cmp	r3, #1
2000881e:	d101      	bne.n	20008824 <HAL_FLASHEx_OBProgram+0x14>
20008820:	2302      	movs	r3, #2
20008822:	e064      	b.n	200088ee <HAL_FLASHEx_OBProgram+0xde>
20008824:	4b34      	ldr	r3, [pc, #208]	@ (200088f8 <HAL_FLASHEx_OBProgram+0xe8>)
20008826:	2201      	movs	r2, #1
20008828:	701a      	strb	r2, [r3, #0]

  /* Reset error code */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
2000882a:	4b33      	ldr	r3, [pc, #204]	@ (200088f8 <HAL_FLASHEx_OBProgram+0xe8>)
2000882c:	2200      	movs	r2, #0
2000882e:	605a      	str	r2, [r3, #4]

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
20008830:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
20008834:	f7ff fe66 	bl	20008504 <FLASH_WaitForLastOperation>
20008838:	4603      	mov	r3, r0
2000883a:	73fb      	strb	r3, [r7, #15]

  if (status == HAL_OK)
2000883c:	7bfb      	ldrb	r3, [r7, #15]
2000883e:	2b00      	cmp	r3, #0
20008840:	d151      	bne.n	200088e6 <HAL_FLASHEx_OBProgram+0xd6>
  {
    /* Write protection configuration */
    if ((pOBInit->OptionType & OPTIONBYTE_WRP) != 0U)
20008842:	687b      	ldr	r3, [r7, #4]
20008844:	681b      	ldr	r3, [r3, #0]
20008846:	f003 0301 	and.w	r3, r3, #1
2000884a:	2b00      	cmp	r3, #0
2000884c:	d009      	beq.n	20008862 <HAL_FLASHEx_OBProgram+0x52>
    {
      /* Configure of Write protection on the selected area */
      FLASH_OB_WRPConfig(pOBInit->WRPArea, pOBInit->WRPStartOffset, pOBInit->WRPEndOffset, pOBInit->WRPLock);
2000884e:	687b      	ldr	r3, [r7, #4]
20008850:	6858      	ldr	r0, [r3, #4]
20008852:	687b      	ldr	r3, [r7, #4]
20008854:	6899      	ldr	r1, [r3, #8]
20008856:	687b      	ldr	r3, [r7, #4]
20008858:	68da      	ldr	r2, [r3, #12]
2000885a:	687b      	ldr	r3, [r7, #4]
2000885c:	7c1b      	ldrb	r3, [r3, #16]
2000885e:	f000 fa6d 	bl	20008d3c <FLASH_OB_WRPConfig>
    }

    /* Read protection configuration */
    if ((pOBInit->OptionType & OPTIONBYTE_RDP) != 0U)
20008862:	687b      	ldr	r3, [r7, #4]
20008864:	681b      	ldr	r3, [r3, #0]
20008866:	f003 0302 	and.w	r3, r3, #2
2000886a:	2b00      	cmp	r3, #0
2000886c:	d004      	beq.n	20008878 <HAL_FLASHEx_OBProgram+0x68>
    {
      /* Configure the Read protection level */
      FLASH_OB_RDPConfig(pOBInit->RDPLevel);
2000886e:	687b      	ldr	r3, [r7, #4]
20008870:	695b      	ldr	r3, [r3, #20]
20008872:	4618      	mov	r0, r3
20008874:	f000 faa8 	bl	20008dc8 <FLASH_OB_RDPConfig>
    }

    /* Read protection key configuration */
    if ((pOBInit->OptionType & OPTIONBYTE_RDPKEY) != 0U)
20008878:	687b      	ldr	r3, [r7, #4]
2000887a:	681b      	ldr	r3, [r3, #0]
2000887c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
20008880:	2b00      	cmp	r3, #0
20008882:	d008      	beq.n	20008896 <HAL_FLASHEx_OBProgram+0x86>
    {
      /* Configure the Read protection key */
      FLASH_OB_RDPKeyConfig(pOBInit->RDPKeyType, pOBInit->RDPKey1, pOBInit->RDPKey2);
20008884:	687b      	ldr	r3, [r7, #4]
20008886:	6a98      	ldr	r0, [r3, #40]	@ 0x28
20008888:	687b      	ldr	r3, [r7, #4]
2000888a:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
2000888c:	687b      	ldr	r3, [r7, #4]
2000888e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
20008890:	461a      	mov	r2, r3
20008892:	f000 faad 	bl	20008df0 <FLASH_OB_RDPKeyConfig>
    }

    /* User Configuration */
    if ((pOBInit->OptionType & OPTIONBYTE_USER) != 0U)
20008896:	687b      	ldr	r3, [r7, #4]
20008898:	681b      	ldr	r3, [r3, #0]
2000889a:	f003 0304 	and.w	r3, r3, #4
2000889e:	2b00      	cmp	r3, #0
200088a0:	d007      	beq.n	200088b2 <HAL_FLASHEx_OBProgram+0xa2>
    {
      /* Configure the user option bytes */
      FLASH_OB_UserConfig(pOBInit->USERType, pOBInit->USERConfig);
200088a2:	687b      	ldr	r3, [r7, #4]
200088a4:	699a      	ldr	r2, [r3, #24]
200088a6:	687b      	ldr	r3, [r7, #4]
200088a8:	69db      	ldr	r3, [r3, #28]
200088aa:	4619      	mov	r1, r3
200088ac:	4610      	mov	r0, r2
200088ae:	f000 fabd 	bl	20008e2c <FLASH_OB_UserConfig>
      FLASH_OB_BootLockConfig(pOBInit->BootLock);
    }
#endif /* __ARM_FEATURE_CMSE */

    /* Boot address configuration */
    if ((pOBInit->OptionType & OPTIONBYTE_BOOTADDR) != 0U)
200088b2:	687b      	ldr	r3, [r7, #4]
200088b4:	681b      	ldr	r3, [r3, #0]
200088b6:	f003 0308 	and.w	r3, r3, #8
200088ba:	2b00      	cmp	r3, #0
200088bc:	d007      	beq.n	200088ce <HAL_FLASHEx_OBProgram+0xbe>
    {
      /* Configure the boot address */
      FLASH_OB_BootAddrConfig(pOBInit->BootAddrConfig, pOBInit->BootAddr);
200088be:	687b      	ldr	r3, [r7, #4]
200088c0:	6a1a      	ldr	r2, [r3, #32]
200088c2:	687b      	ldr	r3, [r7, #4]
200088c4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
200088c6:	4619      	mov	r1, r3
200088c8:	4610      	mov	r0, r2
200088ca:	f000 fc05 	bl	200090d8 <FLASH_OB_BootAddrConfig>
    }

    /* Set OPTSTRT Bit */
    SET_BIT(FLASH->NSCR, FLASH_NSCR_OPTSTRT);
200088ce:	4b0b      	ldr	r3, [pc, #44]	@ (200088fc <HAL_FLASHEx_OBProgram+0xec>)
200088d0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
200088d2:	4a0a      	ldr	r2, [pc, #40]	@ (200088fc <HAL_FLASHEx_OBProgram+0xec>)
200088d4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
200088d8:	6293      	str	r3, [r2, #40]	@ 0x28

    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
200088da:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
200088de:	f7ff fe11 	bl	20008504 <FLASH_WaitForLastOperation>
200088e2:	4603      	mov	r3, r0
200088e4:	73fb      	strb	r3, [r7, #15]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
200088e6:	4b04      	ldr	r3, [pc, #16]	@ (200088f8 <HAL_FLASHEx_OBProgram+0xe8>)
200088e8:	2200      	movs	r2, #0
200088ea:	701a      	strb	r2, [r3, #0]

  return status;
200088ec:	7bfb      	ldrb	r3, [r7, #15]
}
200088ee:	4618      	mov	r0, r3
200088f0:	3710      	adds	r7, #16
200088f2:	46bd      	mov	sp, r7
200088f4:	bd80      	pop	{r7, pc}
200088f6:	bf00      	nop
200088f8:	20000468 	.word	0x20000468
200088fc:	40022000 	.word	0x40022000

20008900 <HAL_FLASHEx_OBGetConfig>:
  *         Boot Address, else no information will be returned
  *
  * @retval None
  */
void HAL_FLASHEx_OBGetConfig(FLASH_OBProgramInitTypeDef *pOBInit)
{
20008900:	b580      	push	{r7, lr}
20008902:	b082      	sub	sp, #8
20008904:	af00      	add	r7, sp, #0
20008906:	6078      	str	r0, [r7, #4]
  pOBInit->OptionType = (OPTIONBYTE_RDP | OPTIONBYTE_USER);
20008908:	687b      	ldr	r3, [r7, #4]
2000890a:	2206      	movs	r2, #6
2000890c:	601a      	str	r2, [r3, #0]

  if ((pOBInit->WRPArea == OB_WRPAREA_BANK1_AREAA) || (pOBInit->WRPArea == OB_WRPAREA_BANK1_AREAB) ||
2000890e:	687b      	ldr	r3, [r7, #4]
20008910:	685b      	ldr	r3, [r3, #4]
20008912:	2b01      	cmp	r3, #1
20008914:	d00b      	beq.n	2000892e <HAL_FLASHEx_OBGetConfig+0x2e>
20008916:	687b      	ldr	r3, [r7, #4]
20008918:	685b      	ldr	r3, [r3, #4]
2000891a:	2b02      	cmp	r3, #2
2000891c:	d007      	beq.n	2000892e <HAL_FLASHEx_OBGetConfig+0x2e>
      (pOBInit->WRPArea == OB_WRPAREA_BANK2_AREAA) || (pOBInit->WRPArea == OB_WRPAREA_BANK2_AREAB))
2000891e:	687b      	ldr	r3, [r7, #4]
20008920:	685b      	ldr	r3, [r3, #4]
  if ((pOBInit->WRPArea == OB_WRPAREA_BANK1_AREAA) || (pOBInit->WRPArea == OB_WRPAREA_BANK1_AREAB) ||
20008922:	2b04      	cmp	r3, #4
20008924:	d003      	beq.n	2000892e <HAL_FLASHEx_OBGetConfig+0x2e>
      (pOBInit->WRPArea == OB_WRPAREA_BANK2_AREAA) || (pOBInit->WRPArea == OB_WRPAREA_BANK2_AREAB))
20008926:	687b      	ldr	r3, [r7, #4]
20008928:	685b      	ldr	r3, [r3, #4]
2000892a:	2b08      	cmp	r3, #8
2000892c:	d111      	bne.n	20008952 <HAL_FLASHEx_OBGetConfig+0x52>
  {
    pOBInit->OptionType |= OPTIONBYTE_WRP;
2000892e:	687b      	ldr	r3, [r7, #4]
20008930:	681b      	ldr	r3, [r3, #0]
20008932:	f043 0201 	orr.w	r2, r3, #1
20008936:	687b      	ldr	r3, [r7, #4]
20008938:	601a      	str	r2, [r3, #0]
    /* Get write protection on the selected area */
    FLASH_OB_GetWRP(pOBInit->WRPArea, &(pOBInit->WRPStartOffset), &(pOBInit->WRPEndOffset), &(pOBInit->WRPLock));
2000893a:	687b      	ldr	r3, [r7, #4]
2000893c:	6858      	ldr	r0, [r3, #4]
2000893e:	687b      	ldr	r3, [r7, #4]
20008940:	f103 0108 	add.w	r1, r3, #8
20008944:	687b      	ldr	r3, [r7, #4]
20008946:	f103 020c 	add.w	r2, r3, #12
2000894a:	687b      	ldr	r3, [r7, #4]
2000894c:	3310      	adds	r3, #16
2000894e:	f000 fbdd 	bl	2000910c <FLASH_OB_GetWRP>
  }

  /* Get Read protection level */
  pOBInit->RDPLevel = FLASH_OB_GetRDP();
20008952:	f000 fc4d 	bl	200091f0 <FLASH_OB_GetRDP>
20008956:	4602      	mov	r2, r0
20008958:	687b      	ldr	r3, [r7, #4]
2000895a:	615a      	str	r2, [r3, #20]

  /* Get the user option bytes */
  pOBInit->USERConfig = FLASH_OB_GetUser();
2000895c:	f000 fc64 	bl	20009228 <FLASH_OB_GetUser>
20008960:	4602      	mov	r2, r0
20008962:	687b      	ldr	r3, [r7, #4]
20008964:	61da      	str	r2, [r3, #28]
  /* Get the value of the selected boot address */
#if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U)
  if ((pOBInit->BootAddrConfig == OB_BOOTADDR_NS0) || (pOBInit->BootAddrConfig == OB_BOOTADDR_NS1) ||
      (pOBInit->BootAddrConfig == OB_BOOTADDR_SEC0))
#else
  if ((pOBInit->BootAddrConfig == OB_BOOTADDR_NS0) || (pOBInit->BootAddrConfig == OB_BOOTADDR_NS1))
20008966:	687b      	ldr	r3, [r7, #4]
20008968:	6a1b      	ldr	r3, [r3, #32]
2000896a:	2b01      	cmp	r3, #1
2000896c:	d003      	beq.n	20008976 <HAL_FLASHEx_OBGetConfig+0x76>
2000896e:	687b      	ldr	r3, [r7, #4]
20008970:	6a1b      	ldr	r3, [r3, #32]
20008972:	2b02      	cmp	r3, #2
20008974:	d10d      	bne.n	20008992 <HAL_FLASHEx_OBGetConfig+0x92>
#endif /* __ARM_FEATURE_CMSE */
  {
    pOBInit->OptionType |= OPTIONBYTE_BOOTADDR;
20008976:	687b      	ldr	r3, [r7, #4]
20008978:	681b      	ldr	r3, [r3, #0]
2000897a:	f043 0208 	orr.w	r2, r3, #8
2000897e:	687b      	ldr	r3, [r7, #4]
20008980:	601a      	str	r2, [r3, #0]
    FLASH_OB_GetBootAddr(pOBInit->BootAddrConfig, &(pOBInit->BootAddr));
20008982:	687b      	ldr	r3, [r7, #4]
20008984:	6a1a      	ldr	r2, [r3, #32]
20008986:	687b      	ldr	r3, [r7, #4]
20008988:	3324      	adds	r3, #36	@ 0x24
2000898a:	4619      	mov	r1, r3
2000898c:	4610      	mov	r0, r2
2000898e:	f000 fc5f 	bl	20009250 <FLASH_OB_GetBootAddr>
  }
}
20008992:	bf00      	nop
20008994:	3708      	adds	r7, #8
20008996:	46bd      	mov	sp, r7
20008998:	bd80      	pop	{r7, pc}
	...

2000899c <HAL_FLASHEx_ConfigBBAttributes>:
  *         block-base attribute type is requested: Secure or Privilege.
  *
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASHEx_ConfigBBAttributes(FLASH_BBAttributesTypeDef *pBBAttributes)
{
2000899c:	b580      	push	{r7, lr}
2000899e:	b084      	sub	sp, #16
200089a0:	af00      	add	r7, sp, #0
200089a2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_FLASH_BANK_EXCLUSIVE(pBBAttributes->Bank));
  assert_param(IS_FLASH_BB_EXCLUSIVE(pBBAttributes->BBAttributesType));

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
200089a4:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
200089a8:	f7ff fdac 	bl	20008504 <FLASH_WaitForLastOperation>
200089ac:	4603      	mov	r3, r0
200089ae:	73fb      	strb	r3, [r7, #15]

  if (status == HAL_OK)
200089b0:	7bfb      	ldrb	r3, [r7, #15]
200089b2:	2b00      	cmp	r3, #0
200089b4:	d129      	bne.n	20008a0a <HAL_FLASHEx_ConfigBBAttributes+0x6e>
      }
    }
    else
#endif /* __ARM_FEATURE_CMSE */
    {
      if (pBBAttributes->Bank == FLASH_BANK_1)
200089b6:	687b      	ldr	r3, [r7, #4]
200089b8:	681b      	ldr	r3, [r3, #0]
200089ba:	2b01      	cmp	r3, #1
200089bc:	d102      	bne.n	200089c4 <HAL_FLASHEx_ConfigBBAttributes+0x28>
      {
        reg = &(FLASH->PRIVBB1R1);
200089be:	4b17      	ldr	r3, [pc, #92]	@ (20008a1c <HAL_FLASHEx_ConfigBBAttributes+0x80>)
200089c0:	60bb      	str	r3, [r7, #8]
200089c2:	e001      	b.n	200089c8 <HAL_FLASHEx_ConfigBBAttributes+0x2c>
      }
      else
      {
        reg = &(FLASH->PRIVBB2R1);
200089c4:	4b16      	ldr	r3, [pc, #88]	@ (20008a20 <HAL_FLASHEx_ConfigBBAttributes+0x84>)
200089c6:	60bb      	str	r3, [r7, #8]
      }
    }

    /* Modify the register values and check that new attributes are taken in account */
    for (index = 0; index < FLASH_BLOCKBASED_NB_REG; index++)
200089c8:	2300      	movs	r3, #0
200089ca:	73bb      	strb	r3, [r7, #14]
200089cc:	e017      	b.n	200089fe <HAL_FLASHEx_ConfigBBAttributes+0x62>
    {
      *reg = pBBAttributes->BBAttributes_array[index];
200089ce:	7bba      	ldrb	r2, [r7, #14]
200089d0:	687b      	ldr	r3, [r7, #4]
200089d2:	3202      	adds	r2, #2
200089d4:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
200089d8:	68bb      	ldr	r3, [r7, #8]
200089da:	601a      	str	r2, [r3, #0]
      if ((*reg) != pBBAttributes->BBAttributes_array[index])
200089dc:	68bb      	ldr	r3, [r7, #8]
200089de:	681a      	ldr	r2, [r3, #0]
200089e0:	7bb9      	ldrb	r1, [r7, #14]
200089e2:	687b      	ldr	r3, [r7, #4]
200089e4:	3102      	adds	r1, #2
200089e6:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
200089ea:	429a      	cmp	r2, r3
200089ec:	d001      	beq.n	200089f2 <HAL_FLASHEx_ConfigBBAttributes+0x56>
      {
        status = HAL_ERROR;
200089ee:	2301      	movs	r3, #1
200089f0:	73fb      	strb	r3, [r7, #15]
      }
      reg++;
200089f2:	68bb      	ldr	r3, [r7, #8]
200089f4:	3304      	adds	r3, #4
200089f6:	60bb      	str	r3, [r7, #8]
    for (index = 0; index < FLASH_BLOCKBASED_NB_REG; index++)
200089f8:	7bbb      	ldrb	r3, [r7, #14]
200089fa:	3301      	adds	r3, #1
200089fc:	73bb      	strb	r3, [r7, #14]
200089fe:	7bbb      	ldrb	r3, [r7, #14]
20008a00:	2b03      	cmp	r3, #3
20008a02:	d9e4      	bls.n	200089ce <HAL_FLASHEx_ConfigBBAttributes+0x32>
  __ASM volatile ("isb 0xF":::"memory");
20008a04:	f3bf 8f6f 	isb	sy
}
20008a08:	bf00      	nop
    /* ISB instruction is called to be sure next instructions are performed with correct attributes */
    __ISB();
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
20008a0a:	4b06      	ldr	r3, [pc, #24]	@ (20008a24 <HAL_FLASHEx_ConfigBBAttributes+0x88>)
20008a0c:	2200      	movs	r2, #0
20008a0e:	701a      	strb	r2, [r3, #0]

  return status;
20008a10:	7bfb      	ldrb	r3, [r7, #15]
}
20008a12:	4618      	mov	r0, r3
20008a14:	3710      	adds	r7, #16
20008a16:	46bd      	mov	sp, r7
20008a18:	bd80      	pop	{r7, pc}
20008a1a:	bf00      	nop
20008a1c:	400220d0 	.word	0x400220d0
20008a20:	400220f0 	.word	0x400220f0
20008a24:	20000468 	.word	0x20000468

20008a28 <HAL_FLASHEx_GetConfigBBAttributes>:
  *         block-base attribute type is requested: Secure or Privilege.
  *
  * @retval None
  */
void HAL_FLASHEx_GetConfigBBAttributes(FLASH_BBAttributesTypeDef *pBBAttributes)
{
20008a28:	b480      	push	{r7}
20008a2a:	b085      	sub	sp, #20
20008a2c:	af00      	add	r7, sp, #0
20008a2e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_FLASH_BANK_EXCLUSIVE(pBBAttributes->Bank));
  assert_param(IS_FLASH_BB_EXCLUSIVE(pBBAttributes->BBAttributesType));

  /* Set the first Block-Based register to read */
  if (pBBAttributes->BBAttributesType == FLASH_BB_SEC)
20008a30:	687b      	ldr	r3, [r7, #4]
20008a32:	685b      	ldr	r3, [r3, #4]
20008a34:	2b01      	cmp	r3, #1
20008a36:	d109      	bne.n	20008a4c <HAL_FLASHEx_GetConfigBBAttributes+0x24>
  {
    if (pBBAttributes->Bank == FLASH_BANK_1)
20008a38:	687b      	ldr	r3, [r7, #4]
20008a3a:	681b      	ldr	r3, [r3, #0]
20008a3c:	2b01      	cmp	r3, #1
20008a3e:	d102      	bne.n	20008a46 <HAL_FLASHEx_GetConfigBBAttributes+0x1e>
    {
      reg = &(FLASH->SECBB1R1);
20008a40:	4b14      	ldr	r3, [pc, #80]	@ (20008a94 <HAL_FLASHEx_GetConfigBBAttributes+0x6c>)
20008a42:	60bb      	str	r3, [r7, #8]
20008a44:	e00b      	b.n	20008a5e <HAL_FLASHEx_GetConfigBBAttributes+0x36>
    }
    else
    {
      reg = &(FLASH->SECBB2R1);
20008a46:	4b14      	ldr	r3, [pc, #80]	@ (20008a98 <HAL_FLASHEx_GetConfigBBAttributes+0x70>)
20008a48:	60bb      	str	r3, [r7, #8]
20008a4a:	e008      	b.n	20008a5e <HAL_FLASHEx_GetConfigBBAttributes+0x36>
    }
  }
  else
  {
    if (pBBAttributes->Bank == FLASH_BANK_1)
20008a4c:	687b      	ldr	r3, [r7, #4]
20008a4e:	681b      	ldr	r3, [r3, #0]
20008a50:	2b01      	cmp	r3, #1
20008a52:	d102      	bne.n	20008a5a <HAL_FLASHEx_GetConfigBBAttributes+0x32>
    {
      reg = &(FLASH->PRIVBB1R1);
20008a54:	4b11      	ldr	r3, [pc, #68]	@ (20008a9c <HAL_FLASHEx_GetConfigBBAttributes+0x74>)
20008a56:	60bb      	str	r3, [r7, #8]
20008a58:	e001      	b.n	20008a5e <HAL_FLASHEx_GetConfigBBAttributes+0x36>
    }
    else
    {
      reg = &(FLASH->PRIVBB2R1);
20008a5a:	4b11      	ldr	r3, [pc, #68]	@ (20008aa0 <HAL_FLASHEx_GetConfigBBAttributes+0x78>)
20008a5c:	60bb      	str	r3, [r7, #8]
    }
  }

  /* Read the register values */
  for (index = 0; index < FLASH_BLOCKBASED_NB_REG; index++)
20008a5e:	2300      	movs	r3, #0
20008a60:	73fb      	strb	r3, [r7, #15]
20008a62:	e00c      	b.n	20008a7e <HAL_FLASHEx_GetConfigBBAttributes+0x56>
  {
    pBBAttributes->BBAttributes_array[index] = (*reg);
20008a64:	7bfa      	ldrb	r2, [r7, #15]
20008a66:	68bb      	ldr	r3, [r7, #8]
20008a68:	6819      	ldr	r1, [r3, #0]
20008a6a:	687b      	ldr	r3, [r7, #4]
20008a6c:	3202      	adds	r2, #2
20008a6e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    reg++;
20008a72:	68bb      	ldr	r3, [r7, #8]
20008a74:	3304      	adds	r3, #4
20008a76:	60bb      	str	r3, [r7, #8]
  for (index = 0; index < FLASH_BLOCKBASED_NB_REG; index++)
20008a78:	7bfb      	ldrb	r3, [r7, #15]
20008a7a:	3301      	adds	r3, #1
20008a7c:	73fb      	strb	r3, [r7, #15]
20008a7e:	7bfb      	ldrb	r3, [r7, #15]
20008a80:	2b03      	cmp	r3, #3
20008a82:	d9ef      	bls.n	20008a64 <HAL_FLASHEx_GetConfigBBAttributes+0x3c>
  }
}
20008a84:	bf00      	nop
20008a86:	bf00      	nop
20008a88:	3714      	adds	r7, #20
20008a8a:	46bd      	mov	sp, r7
20008a8c:	f85d 7b04 	ldr.w	r7, [sp], #4
20008a90:	4770      	bx	lr
20008a92:	bf00      	nop
20008a94:	40022080 	.word	0x40022080
20008a98:	400220a0 	.word	0x400220a0
20008a9c:	400220d0 	.word	0x400220d0
20008aa0:	400220f0 	.word	0x400220f0

20008aa4 <HAL_FLASHEx_ConfigPrivMode>:
  *                                       to unprivilege access
  *
  * @retval None
  */
void HAL_FLASHEx_ConfigPrivMode(uint32_t PrivMode)
{
20008aa4:	b480      	push	{r7}
20008aa6:	b083      	sub	sp, #12
20008aa8:	af00      	add	r7, sp, #0
20008aaa:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_FLASH_CFGPRIVMODE(PrivMode));

  MODIFY_REG(FLASH->PRIVCFGR, (FLASH_PRIVCFGR_SPRIV | FLASH_PRIVCFGR_NSPRIV), PrivMode);
20008aac:	4b07      	ldr	r3, [pc, #28]	@ (20008acc <HAL_FLASHEx_ConfigPrivMode+0x28>)
20008aae:	f8d3 30c4 	ldr.w	r3, [r3, #196]	@ 0xc4
20008ab2:	f023 0203 	bic.w	r2, r3, #3
20008ab6:	4905      	ldr	r1, [pc, #20]	@ (20008acc <HAL_FLASHEx_ConfigPrivMode+0x28>)
20008ab8:	687b      	ldr	r3, [r7, #4]
20008aba:	4313      	orrs	r3, r2
20008abc:	f8c1 30c4 	str.w	r3, [r1, #196]	@ 0xc4
}
20008ac0:	bf00      	nop
20008ac2:	370c      	adds	r7, #12
20008ac4:	46bd      	mov	sp, r7
20008ac6:	f85d 7b04 	ldr.w	r7, [sp], #4
20008aca:	4770      	bx	lr
20008acc:	40022000 	.word	0x40022000

20008ad0 <HAL_FLASHEx_GetPrivMode>:
  *                                       or unprivileged access
  *            @arg FLASH_NSPRIV_DENIED:  access to Flash registers is denied
  *                                       to unprivilege accessP
  */
uint32_t HAL_FLASHEx_GetPrivMode(void)
{
20008ad0:	b480      	push	{r7}
20008ad2:	af00      	add	r7, sp, #0
  return (FLASH->PRIVCFGR & (FLASH_PRIVCFGR_SPRIV | FLASH_PRIVCFGR_NSPRIV));
20008ad4:	4b04      	ldr	r3, [pc, #16]	@ (20008ae8 <HAL_FLASHEx_GetPrivMode+0x18>)
20008ad6:	f8d3 30c4 	ldr.w	r3, [r3, #196]	@ 0xc4
20008ada:	f003 0303 	and.w	r3, r3, #3
}
20008ade:	4618      	mov	r0, r3
20008ae0:	46bd      	mov	sp, r7
20008ae2:	f85d 7b04 	ldr.w	r7, [sp], #4
20008ae6:	4770      	bx	lr
20008ae8:	40022000 	.word	0x40022000

20008aec <HAL_FLASHEx_EnablePowerDown>:
  *            @arg FLASH_BANK_2: Flash Bank 2
  *            @arg FLASH_BANK_BOTH: Flash Bank 1 and Bank 2
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASHEx_EnablePowerDown(uint32_t Banks)
{
20008aec:	b580      	push	{r7, lr}
20008aee:	b084      	sub	sp, #16
20008af0:	af00      	add	r7, sp, #0
20008af2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
20008af4:	2300      	movs	r3, #0
20008af6:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_FLASH_BANK(Banks));

  /* Request power-down mode for Bank 1 */
  if ((Banks & FLASH_BANK_1) != 0U)
20008af8:	687b      	ldr	r3, [r7, #4]
20008afa:	f003 0301 	and.w	r3, r3, #1
20008afe:	2b00      	cmp	r3, #0
20008b00:	d032      	beq.n	20008b68 <HAL_FLASHEx_EnablePowerDown+0x7c>
  {
    /* Check PD1 and PDREQ1 bits (Bank 1 is not in power-down mode and not being
       already under power-down request) */
    if ((FLASH->NSSR & FLASH_NSSR_PD1) != 0U)
20008b02:	4b38      	ldr	r3, [pc, #224]	@ (20008be4 <HAL_FLASHEx_EnablePowerDown+0xf8>)
20008b04:	6a1b      	ldr	r3, [r3, #32]
20008b06:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
20008b0a:	2b00      	cmp	r3, #0
20008b0c:	d002      	beq.n	20008b14 <HAL_FLASHEx_EnablePowerDown+0x28>
    {
      status = HAL_ERROR;
20008b0e:	2301      	movs	r3, #1
20008b10:	73fb      	strb	r3, [r7, #15]
20008b12:	e029      	b.n	20008b68 <HAL_FLASHEx_EnablePowerDown+0x7c>
    }
    else if ((FLASH->ACR & FLASH_ACR_PDREQ1) != 0U)
20008b14:	4b33      	ldr	r3, [pc, #204]	@ (20008be4 <HAL_FLASHEx_EnablePowerDown+0xf8>)
20008b16:	681b      	ldr	r3, [r3, #0]
20008b18:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
20008b1c:	2b00      	cmp	r3, #0
20008b1e:	d002      	beq.n	20008b26 <HAL_FLASHEx_EnablePowerDown+0x3a>
    {
      status = HAL_ERROR;
20008b20:	2301      	movs	r3, #1
20008b22:	73fb      	strb	r3, [r7, #15]
20008b24:	e020      	b.n	20008b68 <HAL_FLASHEx_EnablePowerDown+0x7c>
    }
    else
    {
      /* Unlock PDREQ1 bit */
      WRITE_REG(FLASH->PDKEY1R, FLASH_PDKEY1_1);
20008b26:	4b2f      	ldr	r3, [pc, #188]	@ (20008be4 <HAL_FLASHEx_EnablePowerDown+0xf8>)
20008b28:	4a2f      	ldr	r2, [pc, #188]	@ (20008be8 <HAL_FLASHEx_EnablePowerDown+0xfc>)
20008b2a:	619a      	str	r2, [r3, #24]
      WRITE_REG(FLASH->PDKEY1R, FLASH_PDKEY1_2);
20008b2c:	4b2d      	ldr	r3, [pc, #180]	@ (20008be4 <HAL_FLASHEx_EnablePowerDown+0xf8>)
20008b2e:	4a2f      	ldr	r2, [pc, #188]	@ (20008bec <HAL_FLASHEx_EnablePowerDown+0x100>)
20008b30:	619a      	str	r2, [r3, #24]

      /* Set PDREQ1 in FLASH_ACR register */
      SET_BIT(FLASH->ACR, FLASH_ACR_PDREQ1);
20008b32:	4b2c      	ldr	r3, [pc, #176]	@ (20008be4 <HAL_FLASHEx_EnablePowerDown+0xf8>)
20008b34:	681b      	ldr	r3, [r3, #0]
20008b36:	4a2b      	ldr	r2, [pc, #172]	@ (20008be4 <HAL_FLASHEx_EnablePowerDown+0xf8>)
20008b38:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
20008b3c:	6013      	str	r3, [r2, #0]

      /* Check PD1 bit */
      tickstart = HAL_GetTick();
20008b3e:	f7f9 ffb7 	bl	20002ab0 <HAL_GetTick>
20008b42:	60b8      	str	r0, [r7, #8]
      while (((FLASH->NSSR & FLASH_NSSR_PD1) != FLASH_NSSR_PD1))
20008b44:	e009      	b.n	20008b5a <HAL_FLASHEx_EnablePowerDown+0x6e>
      {
        if ((HAL_GetTick() - tickstart) > FLASH_TIMEOUT_VALUE)
20008b46:	f7f9 ffb3 	bl	20002ab0 <HAL_GetTick>
20008b4a:	4602      	mov	r2, r0
20008b4c:	68bb      	ldr	r3, [r7, #8]
20008b4e:	1ad3      	subs	r3, r2, r3
20008b50:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
20008b54:	d901      	bls.n	20008b5a <HAL_FLASHEx_EnablePowerDown+0x6e>
        {
          return HAL_TIMEOUT;
20008b56:	2303      	movs	r3, #3
20008b58:	e03f      	b.n	20008bda <HAL_FLASHEx_EnablePowerDown+0xee>
      while (((FLASH->NSSR & FLASH_NSSR_PD1) != FLASH_NSSR_PD1))
20008b5a:	4b22      	ldr	r3, [pc, #136]	@ (20008be4 <HAL_FLASHEx_EnablePowerDown+0xf8>)
20008b5c:	6a1b      	ldr	r3, [r3, #32]
20008b5e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
20008b62:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
20008b66:	d1ee      	bne.n	20008b46 <HAL_FLASHEx_EnablePowerDown+0x5a>
      }
    }
  }

  /* Request power-down mode for Bank 2 */
  if ((Banks & FLASH_BANK_2) != 0U)
20008b68:	687b      	ldr	r3, [r7, #4]
20008b6a:	f003 0302 	and.w	r3, r3, #2
20008b6e:	2b00      	cmp	r3, #0
20008b70:	d032      	beq.n	20008bd8 <HAL_FLASHEx_EnablePowerDown+0xec>
  {
    /* Check PD2 and PDREQ2 bits (Bank 2 is not in power-down mode and not being
       already under power-down request) */
    if ((FLASH->NSSR & FLASH_NSSR_PD2) != 0U)
20008b72:	4b1c      	ldr	r3, [pc, #112]	@ (20008be4 <HAL_FLASHEx_EnablePowerDown+0xf8>)
20008b74:	6a1b      	ldr	r3, [r3, #32]
20008b76:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
20008b7a:	2b00      	cmp	r3, #0
20008b7c:	d002      	beq.n	20008b84 <HAL_FLASHEx_EnablePowerDown+0x98>
    {
      status = HAL_ERROR;
20008b7e:	2301      	movs	r3, #1
20008b80:	73fb      	strb	r3, [r7, #15]
20008b82:	e029      	b.n	20008bd8 <HAL_FLASHEx_EnablePowerDown+0xec>
    }
    else if ((FLASH->ACR & FLASH_ACR_PDREQ2) != 0U)
20008b84:	4b17      	ldr	r3, [pc, #92]	@ (20008be4 <HAL_FLASHEx_EnablePowerDown+0xf8>)
20008b86:	681b      	ldr	r3, [r3, #0]
20008b88:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
20008b8c:	2b00      	cmp	r3, #0
20008b8e:	d002      	beq.n	20008b96 <HAL_FLASHEx_EnablePowerDown+0xaa>
    {
      status = HAL_ERROR;
20008b90:	2301      	movs	r3, #1
20008b92:	73fb      	strb	r3, [r7, #15]
20008b94:	e020      	b.n	20008bd8 <HAL_FLASHEx_EnablePowerDown+0xec>
    }
    else
    {
      /* Unlock PDREQ2 bit */
      WRITE_REG(FLASH->PDKEY2R, FLASH_PDKEY2_1);
20008b96:	4b13      	ldr	r3, [pc, #76]	@ (20008be4 <HAL_FLASHEx_EnablePowerDown+0xf8>)
20008b98:	4a15      	ldr	r2, [pc, #84]	@ (20008bf0 <HAL_FLASHEx_EnablePowerDown+0x104>)
20008b9a:	61da      	str	r2, [r3, #28]
      WRITE_REG(FLASH->PDKEY2R, FLASH_PDKEY2_2);
20008b9c:	4b11      	ldr	r3, [pc, #68]	@ (20008be4 <HAL_FLASHEx_EnablePowerDown+0xf8>)
20008b9e:	4a15      	ldr	r2, [pc, #84]	@ (20008bf4 <HAL_FLASHEx_EnablePowerDown+0x108>)
20008ba0:	61da      	str	r2, [r3, #28]

      /* Set PDREQ2 in FLASH_ACR register */
      SET_BIT(FLASH->ACR, FLASH_ACR_PDREQ2);
20008ba2:	4b10      	ldr	r3, [pc, #64]	@ (20008be4 <HAL_FLASHEx_EnablePowerDown+0xf8>)
20008ba4:	681b      	ldr	r3, [r3, #0]
20008ba6:	4a0f      	ldr	r2, [pc, #60]	@ (20008be4 <HAL_FLASHEx_EnablePowerDown+0xf8>)
20008ba8:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
20008bac:	6013      	str	r3, [r2, #0]

      /* Check PD2 bit */
      tickstart = HAL_GetTick();
20008bae:	f7f9 ff7f 	bl	20002ab0 <HAL_GetTick>
20008bb2:	60b8      	str	r0, [r7, #8]
      while (((FLASH->NSSR & FLASH_NSSR_PD2) != FLASH_NSSR_PD2))
20008bb4:	e009      	b.n	20008bca <HAL_FLASHEx_EnablePowerDown+0xde>
      {
        if ((HAL_GetTick() - tickstart) > FLASH_TIMEOUT_VALUE)
20008bb6:	f7f9 ff7b 	bl	20002ab0 <HAL_GetTick>
20008bba:	4602      	mov	r2, r0
20008bbc:	68bb      	ldr	r3, [r7, #8]
20008bbe:	1ad3      	subs	r3, r2, r3
20008bc0:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
20008bc4:	d901      	bls.n	20008bca <HAL_FLASHEx_EnablePowerDown+0xde>
        {
          return HAL_TIMEOUT;
20008bc6:	2303      	movs	r3, #3
20008bc8:	e007      	b.n	20008bda <HAL_FLASHEx_EnablePowerDown+0xee>
      while (((FLASH->NSSR & FLASH_NSSR_PD2) != FLASH_NSSR_PD2))
20008bca:	4b06      	ldr	r3, [pc, #24]	@ (20008be4 <HAL_FLASHEx_EnablePowerDown+0xf8>)
20008bcc:	6a1b      	ldr	r3, [r3, #32]
20008bce:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
20008bd2:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
20008bd6:	d1ee      	bne.n	20008bb6 <HAL_FLASHEx_EnablePowerDown+0xca>
        }
      }
    }
  }

  return status;
20008bd8:	7bfb      	ldrb	r3, [r7, #15]
}
20008bda:	4618      	mov	r0, r3
20008bdc:	3710      	adds	r7, #16
20008bde:	46bd      	mov	sp, r7
20008be0:	bd80      	pop	{r7, pc}
20008be2:	bf00      	nop
20008be4:	40022000 	.word	0x40022000
20008be8:	04152637 	.word	0x04152637
20008bec:	fafbfcfd 	.word	0xfafbfcfd
20008bf0:	40516273 	.word	0x40516273
20008bf4:	afbfcfdf 	.word	0xafbfcfdf

20008bf8 <HAL_FLASHEx_ConfigLowPowerRead>:
  *           @arg FLASH_LPM_DISABLE: Flash is in normal read mode
  *
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASHEx_ConfigLowPowerRead(uint32_t ConfigLPM)
{
20008bf8:	b480      	push	{r7}
20008bfa:	b085      	sub	sp, #20
20008bfc:	af00      	add	r7, sp, #0
20008bfe:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
20008c00:	2300      	movs	r3, #0
20008c02:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_FLASH_CFGLPM(ConfigLPM));

  /* Set LPM Bit in FLASH_ACR register */
  MODIFY_REG(FLASH->ACR, FLASH_ACR_LPM, ConfigLPM);
20008c04:	4b0b      	ldr	r3, [pc, #44]	@ (20008c34 <HAL_FLASHEx_ConfigLowPowerRead+0x3c>)
20008c06:	681b      	ldr	r3, [r3, #0]
20008c08:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
20008c0c:	4909      	ldr	r1, [pc, #36]	@ (20008c34 <HAL_FLASHEx_ConfigLowPowerRead+0x3c>)
20008c0e:	687b      	ldr	r3, [r7, #4]
20008c10:	4313      	orrs	r3, r2
20008c12:	600b      	str	r3, [r1, #0]

  /* Check that low power read mode has been activated */
  if (READ_BIT(FLASH->ACR, FLASH_ACR_LPM) != ConfigLPM)
20008c14:	4b07      	ldr	r3, [pc, #28]	@ (20008c34 <HAL_FLASHEx_ConfigLowPowerRead+0x3c>)
20008c16:	681b      	ldr	r3, [r3, #0]
20008c18:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
20008c1c:	687a      	ldr	r2, [r7, #4]
20008c1e:	429a      	cmp	r2, r3
20008c20:	d001      	beq.n	20008c26 <HAL_FLASHEx_ConfigLowPowerRead+0x2e>
  {
    status = HAL_ERROR;
20008c22:	2301      	movs	r3, #1
20008c24:	73fb      	strb	r3, [r7, #15]
  }

  return status;
20008c26:	7bfb      	ldrb	r3, [r7, #15]
}
20008c28:	4618      	mov	r0, r3
20008c2a:	3714      	adds	r7, #20
20008c2c:	46bd      	mov	sp, r7
20008c2e:	f85d 7b04 	ldr.w	r7, [sp], #4
20008c32:	4770      	bx	lr
20008c34:	40022000 	.word	0x40022000

20008c38 <HAL_FLASHEx_GetLowPowerRead>:
  *          This return value can be one of the following values:
  *            @arg FLASH_LPM_ENABLE: Flash is in low-power read mode
  *            @arg FLASH_LPM_DISABLE: Flash is in normal read mode
  */
uint32_t HAL_FLASHEx_GetLowPowerRead(void)
{
20008c38:	b480      	push	{r7}
20008c3a:	af00      	add	r7, sp, #0
  return (FLASH->ACR & FLASH_ACR_LPM);
20008c3c:	4b04      	ldr	r3, [pc, #16]	@ (20008c50 <HAL_FLASHEx_GetLowPowerRead+0x18>)
20008c3e:	681b      	ldr	r3, [r3, #0]
20008c40:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
}
20008c44:	4618      	mov	r0, r3
20008c46:	46bd      	mov	sp, r7
20008c48:	f85d 7b04 	ldr.w	r7, [sp], #4
20008c4c:	4770      	bx	lr
20008c4e:	bf00      	nop
20008c50:	40022000 	.word	0x40022000

20008c54 <HAL_FLASHEx_GetOperation>:
  *                 that contains the Flash operation information.
  *
  * @retval None
  */
void HAL_FLASHEx_GetOperation(FLASH_OperationTypeDef *pFlashOperation)
{
20008c54:	b480      	push	{r7}
20008c56:	b085      	sub	sp, #20
20008c58:	af00      	add	r7, sp, #0
20008c5a:	6078      	str	r0, [r7, #4]
  uint32_t opsr_reg = FLASH->OPSR;
20008c5c:	4b0b      	ldr	r3, [pc, #44]	@ (20008c8c <HAL_FLASHEx_GetOperation+0x38>)
20008c5e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
20008c60:	60fb      	str	r3, [r7, #12]

  /* Get Flash operation Type */
  pFlashOperation->OperationType = opsr_reg & FLASH_OPSR_CODE_OP;
20008c62:	68fb      	ldr	r3, [r7, #12]
20008c64:	f003 4260 	and.w	r2, r3, #3758096384	@ 0xe0000000
20008c68:	687b      	ldr	r3, [r7, #4]
20008c6a:	601a      	str	r2, [r3, #0]

  /* Get Flash operation memory */
  pFlashOperation->FlashArea = opsr_reg & (FLASH_OPSR_SYSF_OP | FLASH_OPSR_BK_OP);
20008c6c:	68fb      	ldr	r3, [r7, #12]
20008c6e:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
20008c72:	687b      	ldr	r3, [r7, #4]
20008c74:	605a      	str	r2, [r3, #4]

  /* Get Flash operation address */
  pFlashOperation->Address = opsr_reg & FLASH_OPSR_ADDR_OP;
20008c76:	68fb      	ldr	r3, [r7, #12]
20008c78:	f3c3 0213 	ubfx	r2, r3, #0, #20
20008c7c:	687b      	ldr	r3, [r7, #4]
20008c7e:	609a      	str	r2, [r3, #8]
}
20008c80:	bf00      	nop
20008c82:	3714      	adds	r7, #20
20008c84:	46bd      	mov	sp, r7
20008c86:	f85d 7b04 	ldr.w	r7, [sp], #4
20008c8a:	4770      	bx	lr
20008c8c:	40022000 	.word	0x40022000

20008c90 <FLASH_MassErase>:
  *            @arg FLASH_BANK_2: Bank2 to be erased
  *            @arg FLASH_BANK_BOTH: Bank1 and Bank2 to be erased
  * @retval None
  */
static void FLASH_MassErase(uint32_t Banks)
{
20008c90:	b480      	push	{r7}
20008c92:	b085      	sub	sp, #20
20008c94:	af00      	add	r7, sp, #0
20008c96:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_FLASH_BANK(Banks));

  /* Access to SECCR or NSCR registers depends on operation type */
  reg_cr = IS_FLASH_SECURE_OPERATION() ? &(FLASH->SECCR) : &(FLASH_NS->NSCR);
20008c98:	4b0f      	ldr	r3, [pc, #60]	@ (20008cd8 <FLASH_MassErase+0x48>)
20008c9a:	60fb      	str	r3, [r7, #12]

  /* Set the Mass Erase Bit for the bank 1 and proceed to erase */
  if ((Banks & FLASH_BANK_1) != 0U)
20008c9c:	687b      	ldr	r3, [r7, #4]
20008c9e:	f003 0301 	and.w	r3, r3, #1
20008ca2:	2b00      	cmp	r3, #0
20008ca4:	d007      	beq.n	20008cb6 <FLASH_MassErase+0x26>
  {
    SET_BIT((*reg_cr), FLASH_NSCR_MER1 | FLASH_NSCR_STRT);
20008ca6:	68fb      	ldr	r3, [r7, #12]
20008ca8:	681b      	ldr	r3, [r3, #0]
20008caa:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
20008cae:	f043 0304 	orr.w	r3, r3, #4
20008cb2:	68fa      	ldr	r2, [r7, #12]
20008cb4:	6013      	str	r3, [r2, #0]
  }

  /* Set the Mass Erase Bit for the bank 2 and proceed to erase */
  if ((Banks & FLASH_BANK_2) != 0U)
20008cb6:	687b      	ldr	r3, [r7, #4]
20008cb8:	f003 0302 	and.w	r3, r3, #2
20008cbc:	2b00      	cmp	r3, #0
20008cbe:	d005      	beq.n	20008ccc <FLASH_MassErase+0x3c>
  {
    SET_BIT((*reg_cr), FLASH_NSCR_MER2 | FLASH_NSCR_STRT);
20008cc0:	68fb      	ldr	r3, [r7, #12]
20008cc2:	681b      	ldr	r3, [r3, #0]
20008cc4:	f443 32c0 	orr.w	r2, r3, #98304	@ 0x18000
20008cc8:	68fb      	ldr	r3, [r7, #12]
20008cca:	601a      	str	r2, [r3, #0]
  }
}
20008ccc:	bf00      	nop
20008cce:	3714      	adds	r7, #20
20008cd0:	46bd      	mov	sp, r7
20008cd2:	f85d 7b04 	ldr.w	r7, [sp], #4
20008cd6:	4770      	bx	lr
20008cd8:	40022028 	.word	0x40022028

20008cdc <FLASH_PageErase>:
  *            @arg FLASH_BANK_1: Page in bank 1 to be erased
  *            @arg FLASH_BANK_2: Page in bank 2 to be erased
  * @retval None
  */
void FLASH_PageErase(uint32_t Page, uint32_t Banks)
{
20008cdc:	b480      	push	{r7}
20008cde:	b085      	sub	sp, #20
20008ce0:	af00      	add	r7, sp, #0
20008ce2:	6078      	str	r0, [r7, #4]
20008ce4:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_FLASH_PAGE(Page));
  assert_param(IS_FLASH_BANK_EXCLUSIVE(Banks));

  /* Access to SECCR or NSCR registers depends on operation type */
  reg_cr = IS_FLASH_SECURE_OPERATION() ? &(FLASH->SECCR) : &(FLASH_NS->NSCR);
20008ce6:	4b14      	ldr	r3, [pc, #80]	@ (20008d38 <FLASH_PageErase+0x5c>)
20008ce8:	60fb      	str	r3, [r7, #12]

  if ((Banks & FLASH_BANK_1) != 0U)
20008cea:	683b      	ldr	r3, [r7, #0]
20008cec:	f003 0301 	and.w	r3, r3, #1
20008cf0:	2b00      	cmp	r3, #0
20008cf2:	d006      	beq.n	20008d02 <FLASH_PageErase+0x26>
  {
    CLEAR_BIT((*reg_cr), FLASH_NSCR_BKER);
20008cf4:	68fb      	ldr	r3, [r7, #12]
20008cf6:	681b      	ldr	r3, [r3, #0]
20008cf8:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
20008cfc:	68fb      	ldr	r3, [r7, #12]
20008cfe:	601a      	str	r2, [r3, #0]
20008d00:	e005      	b.n	20008d0e <FLASH_PageErase+0x32>
  }
  else
  {
    SET_BIT((*reg_cr), FLASH_NSCR_BKER);
20008d02:	68fb      	ldr	r3, [r7, #12]
20008d04:	681b      	ldr	r3, [r3, #0]
20008d06:	f443 6200 	orr.w	r2, r3, #2048	@ 0x800
20008d0a:	68fb      	ldr	r3, [r7, #12]
20008d0c:	601a      	str	r2, [r3, #0]
  }

  /* Proceed to erase the page */
  MODIFY_REG((*reg_cr), (FLASH_NSCR_PNB | FLASH_NSCR_PER | FLASH_NSCR_STRT), \
20008d0e:	68fb      	ldr	r3, [r7, #12]
20008d10:	681b      	ldr	r3, [r3, #0]
20008d12:	f423 3381 	bic.w	r3, r3, #66048	@ 0x10200
20008d16:	f423 73fd 	bic.w	r3, r3, #506	@ 0x1fa
20008d1a:	687a      	ldr	r2, [r7, #4]
20008d1c:	00d2      	lsls	r2, r2, #3
20008d1e:	4313      	orrs	r3, r2
20008d20:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
20008d24:	f043 0302 	orr.w	r3, r3, #2
20008d28:	68fa      	ldr	r2, [r7, #12]
20008d2a:	6013      	str	r3, [r2, #0]
             ((Page << FLASH_NSCR_PNB_Pos) | FLASH_NSCR_PER | FLASH_NSCR_STRT));
}
20008d2c:	bf00      	nop
20008d2e:	3714      	adds	r7, #20
20008d30:	46bd      	mov	sp, r7
20008d32:	f85d 7b04 	ldr.w	r7, [sp], #4
20008d36:	4770      	bx	lr
20008d38:	40022028 	.word	0x40022028

20008d3c <FLASH_OB_WRPConfig>:
  *
  * @retval None
  */
static void FLASH_OB_WRPConfig(uint32_t WRPArea, uint32_t WRPStartOffset, uint32_t WRPEndOffset,
                               FunctionalState WRPLock)
{
20008d3c:	b480      	push	{r7}
20008d3e:	b085      	sub	sp, #20
20008d40:	af00      	add	r7, sp, #0
20008d42:	60f8      	str	r0, [r7, #12]
20008d44:	60b9      	str	r1, [r7, #8]
20008d46:	607a      	str	r2, [r7, #4]
20008d48:	70fb      	strb	r3, [r7, #3]
  assert_param(IS_FLASH_PAGE(WRPStartOffset));
  assert_param(IS_FLASH_PAGE(WRPEndOffset));
  assert_param(IS_FUNCTIONAL_STATE(WRPLock));

  /* Configure the write protected area */
  if (WRPArea == OB_WRPAREA_BANK1_AREAA)
20008d4a:	68fb      	ldr	r3, [r7, #12]
20008d4c:	2b01      	cmp	r3, #1
20008d4e:	d10a      	bne.n	20008d66 <FLASH_OB_WRPConfig+0x2a>
  {
    FLASH->WRP1AR = (((uint32_t)(~WRPLock) << FLASH_WRP1AR_UNLOCK_Pos)       | \
20008d50:	78fb      	ldrb	r3, [r7, #3]
20008d52:	43db      	mvns	r3, r3
20008d54:	07da      	lsls	r2, r3, #31
                     (WRPEndOffset << FLASH_WRP1AR_WRP1A_PEND_Pos) | \
20008d56:	687b      	ldr	r3, [r7, #4]
20008d58:	041b      	lsls	r3, r3, #16
    FLASH->WRP1AR = (((uint32_t)(~WRPLock) << FLASH_WRP1AR_UNLOCK_Pos)       | \
20008d5a:	431a      	orrs	r2, r3
20008d5c:	4919      	ldr	r1, [pc, #100]	@ (20008dc4 <FLASH_OB_WRPConfig+0x88>)
                     (WRPEndOffset << FLASH_WRP1AR_WRP1A_PEND_Pos) | \
20008d5e:	68bb      	ldr	r3, [r7, #8]
20008d60:	4313      	orrs	r3, r2
    FLASH->WRP1AR = (((uint32_t)(~WRPLock) << FLASH_WRP1AR_UNLOCK_Pos)       | \
20008d62:	658b      	str	r3, [r1, #88]	@ 0x58
  }
  else
  {
    /* Empty statement (to be compliant MISRA 15.7) */
  }
}
20008d64:	e028      	b.n	20008db8 <FLASH_OB_WRPConfig+0x7c>
  else if (WRPArea == OB_WRPAREA_BANK1_AREAB)
20008d66:	68fb      	ldr	r3, [r7, #12]
20008d68:	2b02      	cmp	r3, #2
20008d6a:	d10a      	bne.n	20008d82 <FLASH_OB_WRPConfig+0x46>
    FLASH->WRP1BR = (((uint32_t)(~WRPLock) << FLASH_WRP1BR_UNLOCK_Pos)       | \
20008d6c:	78fb      	ldrb	r3, [r7, #3]
20008d6e:	43db      	mvns	r3, r3
20008d70:	07da      	lsls	r2, r3, #31
                     (WRPEndOffset << FLASH_WRP1BR_WRP1B_PEND_Pos) | \
20008d72:	687b      	ldr	r3, [r7, #4]
20008d74:	041b      	lsls	r3, r3, #16
    FLASH->WRP1BR = (((uint32_t)(~WRPLock) << FLASH_WRP1BR_UNLOCK_Pos)       | \
20008d76:	431a      	orrs	r2, r3
20008d78:	4912      	ldr	r1, [pc, #72]	@ (20008dc4 <FLASH_OB_WRPConfig+0x88>)
                     (WRPEndOffset << FLASH_WRP1BR_WRP1B_PEND_Pos) | \
20008d7a:	68bb      	ldr	r3, [r7, #8]
20008d7c:	4313      	orrs	r3, r2
    FLASH->WRP1BR = (((uint32_t)(~WRPLock) << FLASH_WRP1BR_UNLOCK_Pos)       | \
20008d7e:	65cb      	str	r3, [r1, #92]	@ 0x5c
}
20008d80:	e01a      	b.n	20008db8 <FLASH_OB_WRPConfig+0x7c>
  else if (WRPArea == OB_WRPAREA_BANK2_AREAA)
20008d82:	68fb      	ldr	r3, [r7, #12]
20008d84:	2b04      	cmp	r3, #4
20008d86:	d10a      	bne.n	20008d9e <FLASH_OB_WRPConfig+0x62>
    FLASH->WRP2AR = (((uint32_t)(~WRPLock) << FLASH_WRP2AR_UNLOCK_Pos)       | \
20008d88:	78fb      	ldrb	r3, [r7, #3]
20008d8a:	43db      	mvns	r3, r3
20008d8c:	07da      	lsls	r2, r3, #31
                     (WRPEndOffset << FLASH_WRP2AR_WRP2A_PEND_Pos) | \
20008d8e:	687b      	ldr	r3, [r7, #4]
20008d90:	041b      	lsls	r3, r3, #16
    FLASH->WRP2AR = (((uint32_t)(~WRPLock) << FLASH_WRP2AR_UNLOCK_Pos)       | \
20008d92:	431a      	orrs	r2, r3
20008d94:	490b      	ldr	r1, [pc, #44]	@ (20008dc4 <FLASH_OB_WRPConfig+0x88>)
                     (WRPEndOffset << FLASH_WRP2AR_WRP2A_PEND_Pos) | \
20008d96:	68bb      	ldr	r3, [r7, #8]
20008d98:	4313      	orrs	r3, r2
    FLASH->WRP2AR = (((uint32_t)(~WRPLock) << FLASH_WRP2AR_UNLOCK_Pos)       | \
20008d9a:	668b      	str	r3, [r1, #104]	@ 0x68
}
20008d9c:	e00c      	b.n	20008db8 <FLASH_OB_WRPConfig+0x7c>
  else if (WRPArea == OB_WRPAREA_BANK2_AREAB)
20008d9e:	68fb      	ldr	r3, [r7, #12]
20008da0:	2b08      	cmp	r3, #8
20008da2:	d109      	bne.n	20008db8 <FLASH_OB_WRPConfig+0x7c>
    FLASH->WRP2BR = (((uint32_t)(~WRPLock) << FLASH_WRP2BR_UNLOCK_Pos)       | \
20008da4:	78fb      	ldrb	r3, [r7, #3]
20008da6:	43db      	mvns	r3, r3
20008da8:	07da      	lsls	r2, r3, #31
                     (WRPEndOffset << FLASH_WRP2BR_WRP2B_PEND_Pos) | \
20008daa:	687b      	ldr	r3, [r7, #4]
20008dac:	041b      	lsls	r3, r3, #16
    FLASH->WRP2BR = (((uint32_t)(~WRPLock) << FLASH_WRP2BR_UNLOCK_Pos)       | \
20008dae:	431a      	orrs	r2, r3
20008db0:	4904      	ldr	r1, [pc, #16]	@ (20008dc4 <FLASH_OB_WRPConfig+0x88>)
                     (WRPEndOffset << FLASH_WRP2BR_WRP2B_PEND_Pos) | \
20008db2:	68bb      	ldr	r3, [r7, #8]
20008db4:	4313      	orrs	r3, r2
    FLASH->WRP2BR = (((uint32_t)(~WRPLock) << FLASH_WRP2BR_UNLOCK_Pos)       | \
20008db6:	66cb      	str	r3, [r1, #108]	@ 0x6c
}
20008db8:	bf00      	nop
20008dba:	3714      	adds	r7, #20
20008dbc:	46bd      	mov	sp, r7
20008dbe:	f85d 7b04 	ldr.w	r7, [sp], #4
20008dc2:	4770      	bx	lr
20008dc4:	40022000 	.word	0x40022000

20008dc8 <FLASH_OB_RDPConfig>:
  *            @arg OB_RDP_LEVEL_2: Full chip protection
  *
  * @retval None
  */
static void FLASH_OB_RDPConfig(uint32_t RDPLevel)
{
20008dc8:	b480      	push	{r7}
20008dca:	b083      	sub	sp, #12
20008dcc:	af00      	add	r7, sp, #0
20008dce:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_OB_RDP_LEVEL(RDPLevel));

  /* Configure the RDP level in the option bytes register */
  MODIFY_REG(FLASH->OPTR, FLASH_OPTR_RDP, RDPLevel);
20008dd0:	4b06      	ldr	r3, [pc, #24]	@ (20008dec <FLASH_OB_RDPConfig+0x24>)
20008dd2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
20008dd4:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
20008dd8:	4904      	ldr	r1, [pc, #16]	@ (20008dec <FLASH_OB_RDPConfig+0x24>)
20008dda:	687b      	ldr	r3, [r7, #4]
20008ddc:	4313      	orrs	r3, r2
20008dde:	640b      	str	r3, [r1, #64]	@ 0x40
}
20008de0:	bf00      	nop
20008de2:	370c      	adds	r7, #12
20008de4:	46bd      	mov	sp, r7
20008de6:	f85d 7b04 	ldr.w	r7, [sp], #4
20008dea:	4770      	bx	lr
20008dec:	40022000 	.word	0x40022000

20008df0 <FLASH_OB_RDPKeyConfig>:
  * @param  RDPKey1 specifies the RDP key 1.
  * @param  RDPKey2 specifies the RDP key 2.
  * @retval None
  */
static void FLASH_OB_RDPKeyConfig(uint32_t RDPKeyType, uint32_t RDPKey1, uint32_t RDPKey2)
{
20008df0:	b480      	push	{r7}
20008df2:	b085      	sub	sp, #20
20008df4:	af00      	add	r7, sp, #0
20008df6:	60f8      	str	r0, [r7, #12]
20008df8:	60b9      	str	r1, [r7, #8]
20008dfa:	607a      	str	r2, [r7, #4]
  /* Check the parameters */
  assert_param(IS_OB_RDP_KEY_TYPE(RDPKeyType));

  /* Configure the RDP OEM key */
  if (RDPKeyType == OB_RDP_KEY_OEM1)
20008dfc:	68fb      	ldr	r3, [r7, #12]
20008dfe:	2b01      	cmp	r3, #1
20008e00:	d106      	bne.n	20008e10 <FLASH_OB_RDPKeyConfig+0x20>
  {
    WRITE_REG(FLASH->OEM1KEYR1, RDPKey1);
20008e02:	4a09      	ldr	r2, [pc, #36]	@ (20008e28 <FLASH_OB_RDPKeyConfig+0x38>)
20008e04:	68bb      	ldr	r3, [r7, #8]
20008e06:	6713      	str	r3, [r2, #112]	@ 0x70
    WRITE_REG(FLASH->OEM1KEYR2, RDPKey2);
20008e08:	4a07      	ldr	r2, [pc, #28]	@ (20008e28 <FLASH_OB_RDPKeyConfig+0x38>)
20008e0a:	687b      	ldr	r3, [r7, #4]
20008e0c:	6753      	str	r3, [r2, #116]	@ 0x74
  else
  {
    WRITE_REG(FLASH->OEM2KEYR1, RDPKey1);
    WRITE_REG(FLASH->OEM2KEYR2, RDPKey2);
  }
}
20008e0e:	e005      	b.n	20008e1c <FLASH_OB_RDPKeyConfig+0x2c>
    WRITE_REG(FLASH->OEM2KEYR1, RDPKey1);
20008e10:	4a05      	ldr	r2, [pc, #20]	@ (20008e28 <FLASH_OB_RDPKeyConfig+0x38>)
20008e12:	68bb      	ldr	r3, [r7, #8]
20008e14:	6793      	str	r3, [r2, #120]	@ 0x78
    WRITE_REG(FLASH->OEM2KEYR2, RDPKey2);
20008e16:	4a04      	ldr	r2, [pc, #16]	@ (20008e28 <FLASH_OB_RDPKeyConfig+0x38>)
20008e18:	687b      	ldr	r3, [r7, #4]
20008e1a:	67d3      	str	r3, [r2, #124]	@ 0x7c
}
20008e1c:	bf00      	nop
20008e1e:	3714      	adds	r7, #20
20008e20:	46bd      	mov	sp, r7
20008e22:	f85d 7b04 	ldr.w	r7, [sp], #4
20008e26:	4770      	bx	lr
20008e28:	40022000 	.word	0x40022000

20008e2c <FLASH_OB_UserConfig>:
  *         @ref FLASH_OB_USER_PA15_PUPEN, @ref FLASH_OB_USER_IO_VDD_HSLV,
  *         @ref FLASH_OB_USER_IO_VDDIO2_HSLV and @ref OB_USER_TZEN
  * @retval None
  */
static void FLASH_OB_UserConfig(uint32_t UserType, uint32_t UserConfig)
{
20008e2c:	b480      	push	{r7}
20008e2e:	b085      	sub	sp, #20
20008e30:	af00      	add	r7, sp, #0
20008e32:	6078      	str	r0, [r7, #4]
20008e34:	6039      	str	r1, [r7, #0]
  uint32_t optr_reg_val = 0;
20008e36:	2300      	movs	r3, #0
20008e38:	60fb      	str	r3, [r7, #12]
  uint32_t optr_reg_mask = 0;
20008e3a:	2300      	movs	r3, #0
20008e3c:	60bb      	str	r3, [r7, #8]

  /* Check the parameters */
  assert_param(IS_OB_USER_TYPE(UserType));

  if ((UserType & OB_USER_BOR_LEV) != 0U)
20008e3e:	687b      	ldr	r3, [r7, #4]
20008e40:	f003 0301 	and.w	r3, r3, #1
20008e44:	2b00      	cmp	r3, #0
20008e46:	d009      	beq.n	20008e5c <FLASH_OB_UserConfig+0x30>
  {
    /* BOR level option byte should be modified */
    assert_param(IS_OB_USER_BOR_LEVEL(UserConfig & FLASH_OPTR_BOR_LEV));

    /* Set value and mask for BOR level option byte */
    optr_reg_val |= (UserConfig & FLASH_OPTR_BOR_LEV);
20008e48:	683b      	ldr	r3, [r7, #0]
20008e4a:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
20008e4e:	68fa      	ldr	r2, [r7, #12]
20008e50:	4313      	orrs	r3, r2
20008e52:	60fb      	str	r3, [r7, #12]
    optr_reg_mask |= FLASH_OPTR_BOR_LEV;
20008e54:	68bb      	ldr	r3, [r7, #8]
20008e56:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
20008e5a:	60bb      	str	r3, [r7, #8]
  }

  if ((UserType & OB_USER_NRST_STOP) != 0U)
20008e5c:	687b      	ldr	r3, [r7, #4]
20008e5e:	f003 0302 	and.w	r3, r3, #2
20008e62:	2b00      	cmp	r3, #0
20008e64:	d009      	beq.n	20008e7a <FLASH_OB_UserConfig+0x4e>
  {
    /* nRST_STOP option byte should be modified */
    assert_param(IS_OB_USER_STOP(UserConfig & FLASH_OPTR_nRST_STOP));

    /* Set value and mask for nRST_STOP option byte */
    optr_reg_val |= (UserConfig & FLASH_OPTR_nRST_STOP);
20008e66:	683b      	ldr	r3, [r7, #0]
20008e68:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
20008e6c:	68fa      	ldr	r2, [r7, #12]
20008e6e:	4313      	orrs	r3, r2
20008e70:	60fb      	str	r3, [r7, #12]
    optr_reg_mask |= FLASH_OPTR_nRST_STOP;
20008e72:	68bb      	ldr	r3, [r7, #8]
20008e74:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
20008e78:	60bb      	str	r3, [r7, #8]
  }

  if ((UserType & OB_USER_NRST_STDBY) != 0U)
20008e7a:	687b      	ldr	r3, [r7, #4]
20008e7c:	f003 0304 	and.w	r3, r3, #4
20008e80:	2b00      	cmp	r3, #0
20008e82:	d009      	beq.n	20008e98 <FLASH_OB_UserConfig+0x6c>
  {
    /* nRST_STDBY option byte should be modified */
    assert_param(IS_OB_USER_STANDBY(UserConfig & FLASH_OPTR_nRST_STDBY));

    /* Set value and mask for nRST_STDBY option byte */
    optr_reg_val |= (UserConfig & FLASH_OPTR_nRST_STDBY);
20008e84:	683b      	ldr	r3, [r7, #0]
20008e86:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
20008e8a:	68fa      	ldr	r2, [r7, #12]
20008e8c:	4313      	orrs	r3, r2
20008e8e:	60fb      	str	r3, [r7, #12]
    optr_reg_mask |= FLASH_OPTR_nRST_STDBY;
20008e90:	68bb      	ldr	r3, [r7, #8]
20008e92:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
20008e96:	60bb      	str	r3, [r7, #8]
  }

  if ((UserType & OB_USER_NRST_SHDW) != 0U)
20008e98:	687b      	ldr	r3, [r7, #4]
20008e9a:	f003 0308 	and.w	r3, r3, #8
20008e9e:	2b00      	cmp	r3, #0
20008ea0:	d009      	beq.n	20008eb6 <FLASH_OB_UserConfig+0x8a>
  {
    /* nRST_SHDW option byte should be modified */
    assert_param(IS_OB_USER_SHUTDOWN(UserConfig & FLASH_OPTR_nRST_SHDW));

    /* Set value and mask for nRST_SHDW option byte */
    optr_reg_val |= (UserConfig & FLASH_OPTR_nRST_SHDW);
20008ea2:	683b      	ldr	r3, [r7, #0]
20008ea4:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
20008ea8:	68fa      	ldr	r2, [r7, #12]
20008eaa:	4313      	orrs	r3, r2
20008eac:	60fb      	str	r3, [r7, #12]
    optr_reg_mask |= FLASH_OPTR_nRST_SHDW;
20008eae:	68bb      	ldr	r3, [r7, #8]
20008eb0:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
20008eb4:	60bb      	str	r3, [r7, #8]
  }

  if ((UserType & OB_USER_SRAM_RST) != 0U)
20008eb6:	687b      	ldr	r3, [r7, #4]
20008eb8:	f003 0310 	and.w	r3, r3, #16
20008ebc:	2b00      	cmp	r3, #0
20008ebe:	d009      	beq.n	20008ed4 <FLASH_OB_UserConfig+0xa8>
  {
    /* SRAM_RST option byte should be modified */
    assert_param(IS_OB_USER_SRAM_RST(UserConfig & FLASH_OPTR_SRAM_RST));

    /* Set value and mask for SRAM_RST option byte */
    optr_reg_val |= (UserConfig & FLASH_OPTR_SRAM_RST);
20008ec0:	683b      	ldr	r3, [r7, #0]
20008ec2:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
20008ec6:	68fa      	ldr	r2, [r7, #12]
20008ec8:	4313      	orrs	r3, r2
20008eca:	60fb      	str	r3, [r7, #12]
    optr_reg_mask |= FLASH_OPTR_SRAM_RST;
20008ecc:	68bb      	ldr	r3, [r7, #8]
20008ece:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
20008ed2:	60bb      	str	r3, [r7, #8]
  }

  if ((UserType & OB_USER_IWDG_SW) != 0U)
20008ed4:	687b      	ldr	r3, [r7, #4]
20008ed6:	f003 0320 	and.w	r3, r3, #32
20008eda:	2b00      	cmp	r3, #0
20008edc:	d009      	beq.n	20008ef2 <FLASH_OB_UserConfig+0xc6>
  {
    /* IWDG_SW option byte should be modified */
    assert_param(IS_OB_USER_IWDG(UserConfig & FLASH_OPTR_IWDG_SW));

    /* Set value and mask for IWDG_SW option byte */
    optr_reg_val |= (UserConfig & FLASH_OPTR_IWDG_SW);
20008ede:	683b      	ldr	r3, [r7, #0]
20008ee0:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
20008ee4:	68fa      	ldr	r2, [r7, #12]
20008ee6:	4313      	orrs	r3, r2
20008ee8:	60fb      	str	r3, [r7, #12]
    optr_reg_mask |= FLASH_OPTR_IWDG_SW;
20008eea:	68bb      	ldr	r3, [r7, #8]
20008eec:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
20008ef0:	60bb      	str	r3, [r7, #8]
  }

  if ((UserType & OB_USER_IWDG_STOP) != 0U)
20008ef2:	687b      	ldr	r3, [r7, #4]
20008ef4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
20008ef8:	2b00      	cmp	r3, #0
20008efa:	d009      	beq.n	20008f10 <FLASH_OB_UserConfig+0xe4>
  {
    /* IWDG_STOP option byte should be modified */
    assert_param(IS_OB_USER_IWDG_STOP(UserConfig & FLASH_OPTR_IWDG_STOP));

    /* Set value and mask for IWDG_STOP option byte */
    optr_reg_val |= (UserConfig & FLASH_OPTR_IWDG_STOP);
20008efc:	683b      	ldr	r3, [r7, #0]
20008efe:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
20008f02:	68fa      	ldr	r2, [r7, #12]
20008f04:	4313      	orrs	r3, r2
20008f06:	60fb      	str	r3, [r7, #12]
    optr_reg_mask |= FLASH_OPTR_IWDG_STOP;
20008f08:	68bb      	ldr	r3, [r7, #8]
20008f0a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
20008f0e:	60bb      	str	r3, [r7, #8]
  }

  if ((UserType & OB_USER_IWDG_STDBY) != 0U)
20008f10:	687b      	ldr	r3, [r7, #4]
20008f12:	f003 0380 	and.w	r3, r3, #128	@ 0x80
20008f16:	2b00      	cmp	r3, #0
20008f18:	d009      	beq.n	20008f2e <FLASH_OB_UserConfig+0x102>
  {
    /* IWDG_STDBY option byte should be modified */
    assert_param(IS_OB_USER_IWDG_STDBY(UserConfig & FLASH_OPTR_IWDG_STDBY));

    /* Set value and mask for IWDG_STDBY option byte */
    optr_reg_val |= (UserConfig & FLASH_OPTR_IWDG_STDBY);
20008f1a:	683b      	ldr	r3, [r7, #0]
20008f1c:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
20008f20:	68fa      	ldr	r2, [r7, #12]
20008f22:	4313      	orrs	r3, r2
20008f24:	60fb      	str	r3, [r7, #12]
    optr_reg_mask |= FLASH_OPTR_IWDG_STDBY;
20008f26:	68bb      	ldr	r3, [r7, #8]
20008f28:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
20008f2c:	60bb      	str	r3, [r7, #8]
  }

  if ((UserType & OB_USER_WWDG_SW) != 0U)
20008f2e:	687b      	ldr	r3, [r7, #4]
20008f30:	f403 7380 	and.w	r3, r3, #256	@ 0x100
20008f34:	2b00      	cmp	r3, #0
20008f36:	d009      	beq.n	20008f4c <FLASH_OB_UserConfig+0x120>
  {
    /* WWDG_SW option byte should be modified */
    assert_param(IS_OB_USER_WWDG(UserConfig & FLASH_OPTR_WWDG_SW));

    /* Set value and mask for WWDG_SW option byte */
    optr_reg_val |= (UserConfig & FLASH_OPTR_WWDG_SW);
20008f38:	683b      	ldr	r3, [r7, #0]
20008f3a:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
20008f3e:	68fa      	ldr	r2, [r7, #12]
20008f40:	4313      	orrs	r3, r2
20008f42:	60fb      	str	r3, [r7, #12]
    optr_reg_mask |= FLASH_OPTR_WWDG_SW;
20008f44:	68bb      	ldr	r3, [r7, #8]
20008f46:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
20008f4a:	60bb      	str	r3, [r7, #8]
  }

  if ((UserType & OB_USER_SWAP_BANK) != 0U)
20008f4c:	687b      	ldr	r3, [r7, #4]
20008f4e:	f403 7300 	and.w	r3, r3, #512	@ 0x200
20008f52:	2b00      	cmp	r3, #0
20008f54:	d009      	beq.n	20008f6a <FLASH_OB_UserConfig+0x13e>
  {
    /* SWAP_BANK option byte should be modified */
    assert_param(IS_OB_USER_SWAP_BANK(UserConfig & FLASH_OPTR_SWAP_BANK));

    /* Set value and mask for SWAP_BANK option byte */
    optr_reg_val |= (UserConfig & FLASH_OPTR_SWAP_BANK);
20008f56:	683b      	ldr	r3, [r7, #0]
20008f58:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
20008f5c:	68fa      	ldr	r2, [r7, #12]
20008f5e:	4313      	orrs	r3, r2
20008f60:	60fb      	str	r3, [r7, #12]
    optr_reg_mask |= FLASH_OPTR_SWAP_BANK;
20008f62:	68bb      	ldr	r3, [r7, #8]
20008f64:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
20008f68:	60bb      	str	r3, [r7, #8]
  }

  if ((UserType & OB_USER_DUALBANK) != 0U)
20008f6a:	687b      	ldr	r3, [r7, #4]
20008f6c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
20008f70:	2b00      	cmp	r3, #0
20008f72:	d009      	beq.n	20008f88 <FLASH_OB_UserConfig+0x15c>
  {
    /* DUALBANK option byte should be modified */
    assert_param(IS_OB_USER_DUALBANK(UserConfig & FLASH_OPTR_DUALBANK));

    /* Set value and mask for DUALBANK option byte */
    optr_reg_val |= (UserConfig & FLASH_OPTR_DUALBANK);
20008f74:	683b      	ldr	r3, [r7, #0]
20008f76:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
20008f7a:	68fa      	ldr	r2, [r7, #12]
20008f7c:	4313      	orrs	r3, r2
20008f7e:	60fb      	str	r3, [r7, #12]
    optr_reg_mask |= FLASH_OPTR_DUALBANK;
20008f80:	68bb      	ldr	r3, [r7, #8]
20008f82:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
20008f86:	60bb      	str	r3, [r7, #8]
  }

  if ((UserType & OB_USER_BKPRAM_ECC) != 0U)
20008f88:	687b      	ldr	r3, [r7, #4]
20008f8a:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
20008f8e:	2b00      	cmp	r3, #0
20008f90:	d009      	beq.n	20008fa6 <FLASH_OB_UserConfig+0x17a>
  {
    /* BKPRAM_ECC option byte should be modified */
    assert_param(IS_OB_USER_BKPRAM_ECC(UserConfig & FLASH_OPTR_BKPRAM_ECC));

    /* Set value and mask for BKPRAM_ECC option byte */
    optr_reg_val |= (UserConfig & FLASH_OPTR_BKPRAM_ECC);
20008f92:	683b      	ldr	r3, [r7, #0]
20008f94:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
20008f98:	68fa      	ldr	r2, [r7, #12]
20008f9a:	4313      	orrs	r3, r2
20008f9c:	60fb      	str	r3, [r7, #12]
    optr_reg_mask |= FLASH_OPTR_BKPRAM_ECC;
20008f9e:	68bb      	ldr	r3, [r7, #8]
20008fa0:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
20008fa4:	60bb      	str	r3, [r7, #8]
  }
#if defined(SRAM3_BASE)
  if ((UserType & OB_USER_SRAM3_ECC) != 0U)
20008fa6:	687b      	ldr	r3, [r7, #4]
20008fa8:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
20008fac:	2b00      	cmp	r3, #0
20008fae:	d009      	beq.n	20008fc4 <FLASH_OB_UserConfig+0x198>
  {
    /* SRAM3_ECC option byte should be modified */
    assert_param(IS_OB_USER_SRAM3_ECC(UserConfig & FLASH_OPTR_SRAM3_ECC));

    /* Set value and mask for SRAM3_ECC option byte */
    optr_reg_val |= (UserConfig & FLASH_OPTR_SRAM3_ECC);
20008fb0:	683b      	ldr	r3, [r7, #0]
20008fb2:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
20008fb6:	68fa      	ldr	r2, [r7, #12]
20008fb8:	4313      	orrs	r3, r2
20008fba:	60fb      	str	r3, [r7, #12]
    optr_reg_mask |= FLASH_OPTR_SRAM3_ECC;
20008fbc:	68bb      	ldr	r3, [r7, #8]
20008fbe:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
20008fc2:	60bb      	str	r3, [r7, #8]
  }
#endif /* SRAM3_BASE */
  if ((UserType & OB_USER_SRAM2_ECC) != 0U)
20008fc4:	687b      	ldr	r3, [r7, #4]
20008fc6:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
20008fca:	2b00      	cmp	r3, #0
20008fcc:	d009      	beq.n	20008fe2 <FLASH_OB_UserConfig+0x1b6>
  {
    /* SRAM2_ECC option byte should be modified */
    assert_param(IS_OB_USER_SRAM2_ECC(UserConfig & FLASH_OPTR_SRAM2_ECC));

    /* Set value and mask for SRAM2_ECC option byte */
    optr_reg_val |= (UserConfig & FLASH_OPTR_SRAM2_ECC);
20008fce:	683b      	ldr	r3, [r7, #0]
20008fd0:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
20008fd4:	68fa      	ldr	r2, [r7, #12]
20008fd6:	4313      	orrs	r3, r2
20008fd8:	60fb      	str	r3, [r7, #12]
    optr_reg_mask |= FLASH_OPTR_SRAM2_ECC;
20008fda:	68bb      	ldr	r3, [r7, #8]
20008fdc:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
20008fe0:	60bb      	str	r3, [r7, #8]
  }

  if ((UserType & OB_USER_SRAM2_RST) != 0U)
20008fe2:	687b      	ldr	r3, [r7, #4]
20008fe4:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
20008fe8:	2b00      	cmp	r3, #0
20008fea:	d009      	beq.n	20009000 <FLASH_OB_UserConfig+0x1d4>
  {
    /* SRAM2_RST option byte should be modified */
    assert_param(IS_OB_USER_SRAM2_RST(UserConfig & FLASH_OPTR_SRAM2_RST));

    /* Set value and mask for SRAM2_RST option byte */
    optr_reg_val |= (UserConfig & FLASH_OPTR_SRAM2_RST);
20008fec:	683b      	ldr	r3, [r7, #0]
20008fee:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
20008ff2:	68fa      	ldr	r2, [r7, #12]
20008ff4:	4313      	orrs	r3, r2
20008ff6:	60fb      	str	r3, [r7, #12]
    optr_reg_mask |= FLASH_OPTR_SRAM2_RST;
20008ff8:	68bb      	ldr	r3, [r7, #8]
20008ffa:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
20008ffe:	60bb      	str	r3, [r7, #8]
  }

  if ((UserType & OB_USER_NSWBOOT0) != 0U)
20009000:	687b      	ldr	r3, [r7, #4]
20009002:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
20009006:	2b00      	cmp	r3, #0
20009008:	d009      	beq.n	2000901e <FLASH_OB_UserConfig+0x1f2>
  {
    /* nSWBOOT0 option byte should be modified */
    assert_param(IS_OB_USER_SWBOOT0(UserConfig & FLASH_OPTR_nSWBOOT0));

    /* Set value and mask for nSWBOOT0 option byte */
    optr_reg_val |= (UserConfig & FLASH_OPTR_nSWBOOT0);
2000900a:	683b      	ldr	r3, [r7, #0]
2000900c:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
20009010:	68fa      	ldr	r2, [r7, #12]
20009012:	4313      	orrs	r3, r2
20009014:	60fb      	str	r3, [r7, #12]
    optr_reg_mask |= FLASH_OPTR_nSWBOOT0;
20009016:	68bb      	ldr	r3, [r7, #8]
20009018:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
2000901c:	60bb      	str	r3, [r7, #8]
  }

  if ((UserType & OB_USER_NBOOT0) != 0U)
2000901e:	687b      	ldr	r3, [r7, #4]
20009020:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
20009024:	2b00      	cmp	r3, #0
20009026:	d009      	beq.n	2000903c <FLASH_OB_UserConfig+0x210>
  {
    /* nBOOT0 option byte should be modified */
    assert_param(IS_OB_USER_BOOT0(UserConfig & FLASH_OPTR_nBOOT0));

    /* Set value and mask for nBOOT0 option byte */
    optr_reg_val |= (UserConfig & FLASH_OPTR_nBOOT0);
20009028:	683b      	ldr	r3, [r7, #0]
2000902a:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
2000902e:	68fa      	ldr	r2, [r7, #12]
20009030:	4313      	orrs	r3, r2
20009032:	60fb      	str	r3, [r7, #12]
    optr_reg_mask |= FLASH_OPTR_nBOOT0;
20009034:	68bb      	ldr	r3, [r7, #8]
20009036:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
2000903a:	60bb      	str	r3, [r7, #8]
  }

  if ((UserType & OB_USER_PA15_PUPEN) != 0U)
2000903c:	687b      	ldr	r3, [r7, #4]
2000903e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
20009042:	2b00      	cmp	r3, #0
20009044:	d009      	beq.n	2000905a <FLASH_OB_UserConfig+0x22e>
  {
    /* PA15_PUPEN option byte should be modified */
    assert_param(IS_OB_USER_PA15_PUPEN(UserConfig & FLASH_OPTR_PA15_PUPEN));

    /* Set value and mask for nBOOT0 option byte */
    optr_reg_val |= (UserConfig & FLASH_OPTR_PA15_PUPEN);
20009046:	683b      	ldr	r3, [r7, #0]
20009048:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
2000904c:	68fa      	ldr	r2, [r7, #12]
2000904e:	4313      	orrs	r3, r2
20009050:	60fb      	str	r3, [r7, #12]
    optr_reg_mask |= FLASH_OPTR_PA15_PUPEN;
20009052:	68bb      	ldr	r3, [r7, #8]
20009054:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
20009058:	60bb      	str	r3, [r7, #8]
  }

  if ((UserType & OB_USER_IO_VDD_HSLV) != 0U)
2000905a:	687b      	ldr	r3, [r7, #4]
2000905c:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
20009060:	2b00      	cmp	r3, #0
20009062:	d009      	beq.n	20009078 <FLASH_OB_UserConfig+0x24c>
  {
    /* IO_VDD_HSLV option byte should be modified */
    assert_param(IS_OB_USER_IO_VDD_HSLV(UserConfig & FLASH_OPTR_IO_VDD_HSLV));

    /* Set value and mask for IO_VDD_HSLV option byte */
    optr_reg_val |= (UserConfig & FLASH_OPTR_IO_VDD_HSLV);
20009064:	683b      	ldr	r3, [r7, #0]
20009066:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
2000906a:	68fa      	ldr	r2, [r7, #12]
2000906c:	4313      	orrs	r3, r2
2000906e:	60fb      	str	r3, [r7, #12]
    optr_reg_mask |= FLASH_OPTR_IO_VDD_HSLV;
20009070:	68bb      	ldr	r3, [r7, #8]
20009072:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
20009076:	60bb      	str	r3, [r7, #8]
  }

  if ((UserType & OB_USER_IO_VDDIO2_HSLV) != 0U)
20009078:	687b      	ldr	r3, [r7, #4]
2000907a:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
2000907e:	2b00      	cmp	r3, #0
20009080:	d009      	beq.n	20009096 <FLASH_OB_UserConfig+0x26a>
  {
    /* IO_VDDIO2_HSLV option byte should be modified */
    assert_param(IS_OB_USER_IO_VDDIO2_HSLV(UserConfig & FLASH_OPTR_IO_VDDIO2_HSLV));

    /* Set value and mask for IO_VDDIO2_HSLV option byte */
    optr_reg_val |= (UserConfig & FLASH_OPTR_IO_VDDIO2_HSLV);
20009082:	683b      	ldr	r3, [r7, #0]
20009084:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
20009088:	68fa      	ldr	r2, [r7, #12]
2000908a:	4313      	orrs	r3, r2
2000908c:	60fb      	str	r3, [r7, #12]
    optr_reg_mask |= FLASH_OPTR_IO_VDDIO2_HSLV;
2000908e:	68bb      	ldr	r3, [r7, #8]
20009090:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
20009094:	60bb      	str	r3, [r7, #8]
  }

  if ((UserType & OB_USER_TZEN) != 0U)
20009096:	687b      	ldr	r3, [r7, #4]
20009098:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
2000909c:	2b00      	cmp	r3, #0
2000909e:	d009      	beq.n	200090b4 <FLASH_OB_UserConfig+0x288>
  {
    /* TZEN option byte should be modified */
    assert_param(IS_OB_USER_TZEN(UserConfig & FLASH_OPTR_TZEN));

    /* Set value and mask for TZEN option byte */
    optr_reg_val |= (UserConfig & FLASH_OPTR_TZEN);
200090a0:	683b      	ldr	r3, [r7, #0]
200090a2:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
200090a6:	68fa      	ldr	r2, [r7, #12]
200090a8:	4313      	orrs	r3, r2
200090aa:	60fb      	str	r3, [r7, #12]
    optr_reg_mask |= FLASH_OPTR_TZEN;
200090ac:	68bb      	ldr	r3, [r7, #8]
200090ae:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
200090b2:	60bb      	str	r3, [r7, #8]
  }

  /* Configure the option bytes register */
  MODIFY_REG(FLASH->OPTR, optr_reg_mask, optr_reg_val);
200090b4:	4b07      	ldr	r3, [pc, #28]	@ (200090d4 <FLASH_OB_UserConfig+0x2a8>)
200090b6:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
200090b8:	68bb      	ldr	r3, [r7, #8]
200090ba:	43db      	mvns	r3, r3
200090bc:	401a      	ands	r2, r3
200090be:	4905      	ldr	r1, [pc, #20]	@ (200090d4 <FLASH_OB_UserConfig+0x2a8>)
200090c0:	68fb      	ldr	r3, [r7, #12]
200090c2:	4313      	orrs	r3, r2
200090c4:	640b      	str	r3, [r1, #64]	@ 0x40
}
200090c6:	bf00      	nop
200090c8:	3714      	adds	r7, #20
200090ca:	46bd      	mov	sp, r7
200090cc:	f85d 7b04 	ldr.w	r7, [sp], #4
200090d0:	4770      	bx	lr
200090d2:	bf00      	nop
200090d4:	40022000 	.word	0x40022000

200090d8 <FLASH_OB_BootAddrConfig>:
  *          This parameter can be page number between 0 and 0xFFFFFF00
  *
  * @retval None
  */
static void FLASH_OB_BootAddrConfig(uint32_t BootAddrConfig, uint32_t BootAddr)
{
200090d8:	b480      	push	{r7}
200090da:	b083      	sub	sp, #12
200090dc:	af00      	add	r7, sp, #0
200090de:	6078      	str	r0, [r7, #4]
200090e0:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_OB_BOOTADDR_CONFIG(BootAddrConfig));

  if (BootAddrConfig == OB_BOOTADDR_NS0)
200090e2:	687b      	ldr	r3, [r7, #4]
200090e4:	2b01      	cmp	r3, #1
200090e6:	d103      	bne.n	200090f0 <FLASH_OB_BootAddrConfig+0x18>
  {
    FLASH->NSBOOTADD0R = BootAddr;
200090e8:	4a07      	ldr	r2, [pc, #28]	@ (20009108 <FLASH_OB_BootAddrConfig+0x30>)
200090ea:	683b      	ldr	r3, [r7, #0]
200090ec:	6453      	str	r3, [r2, #68]	@ 0x44
#endif /* __ARM_FEATURE_CMSE */
  else
  {
    /* Empty statement (to be compliant MISRA 15.7) */
  }
}
200090ee:	e005      	b.n	200090fc <FLASH_OB_BootAddrConfig+0x24>
  else if (BootAddrConfig == OB_BOOTADDR_NS1)
200090f0:	687b      	ldr	r3, [r7, #4]
200090f2:	2b02      	cmp	r3, #2
200090f4:	d102      	bne.n	200090fc <FLASH_OB_BootAddrConfig+0x24>
    FLASH->NSBOOTADD1R = BootAddr;
200090f6:	4a04      	ldr	r2, [pc, #16]	@ (20009108 <FLASH_OB_BootAddrConfig+0x30>)
200090f8:	683b      	ldr	r3, [r7, #0]
200090fa:	6493      	str	r3, [r2, #72]	@ 0x48
}
200090fc:	bf00      	nop
200090fe:	370c      	adds	r7, #12
20009100:	46bd      	mov	sp, r7
20009102:	f85d 7b04 	ldr.w	r7, [sp], #4
20009106:	4770      	bx	lr
20009108:	40022000 	.word	0x40022000

2000910c <FLASH_OB_GetWRP>:
  *
  * @retval None
  */
static void FLASH_OB_GetWRP(uint32_t WRPArea, uint32_t *WRPStartOffset, uint32_t *WRPEndOffset,
                            FunctionalState *WRPLock)
{
2000910c:	b480      	push	{r7}
2000910e:	b085      	sub	sp, #20
20009110:	af00      	add	r7, sp, #0
20009112:	60f8      	str	r0, [r7, #12]
20009114:	60b9      	str	r1, [r7, #8]
20009116:	607a      	str	r2, [r7, #4]
20009118:	603b      	str	r3, [r7, #0]
  /* Get the configuration of the write protected area */
  if (WRPArea == OB_WRPAREA_BANK1_AREAA)
2000911a:	68fb      	ldr	r3, [r7, #12]
2000911c:	2b01      	cmp	r3, #1
2000911e:	d115      	bne.n	2000914c <FLASH_OB_GetWRP+0x40>
  {
    *WRPStartOffset = READ_BIT(FLASH->WRP1AR, FLASH_WRP1AR_WRP1A_PSTRT);
20009120:	4b32      	ldr	r3, [pc, #200]	@ (200091ec <FLASH_OB_GetWRP+0xe0>)
20009122:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
20009124:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
20009128:	68bb      	ldr	r3, [r7, #8]
2000912a:	601a      	str	r2, [r3, #0]
    *WRPEndOffset = (READ_BIT(FLASH->WRP1AR, FLASH_WRP1AR_WRP1A_PEND) >> FLASH_WRP1AR_WRP1A_PEND_Pos);
2000912c:	4b2f      	ldr	r3, [pc, #188]	@ (200091ec <FLASH_OB_GetWRP+0xe0>)
2000912e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
20009130:	0c1b      	lsrs	r3, r3, #16
20009132:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
20009136:	687b      	ldr	r3, [r7, #4]
20009138:	601a      	str	r2, [r3, #0]
    *WRPLock = (READ_BIT(FLASH->WRP1AR, FLASH_WRP1AR_UNLOCK) != 0U) ? DISABLE : ENABLE;
2000913a:	4b2c      	ldr	r3, [pc, #176]	@ (200091ec <FLASH_OB_GetWRP+0xe0>)
2000913c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
2000913e:	43db      	mvns	r3, r3
20009140:	0fdb      	lsrs	r3, r3, #31
20009142:	b2db      	uxtb	r3, r3
20009144:	461a      	mov	r2, r3
20009146:	683b      	ldr	r3, [r7, #0]
20009148:	701a      	strb	r2, [r3, #0]
  }
  else
  {
    /* Empty statement (to be compliant MISRA 15.7) */
  }
}
2000914a:	e049      	b.n	200091e0 <FLASH_OB_GetWRP+0xd4>
  else if (WRPArea == OB_WRPAREA_BANK1_AREAB)
2000914c:	68fb      	ldr	r3, [r7, #12]
2000914e:	2b02      	cmp	r3, #2
20009150:	d115      	bne.n	2000917e <FLASH_OB_GetWRP+0x72>
    *WRPStartOffset = READ_BIT(FLASH->WRP1BR, FLASH_WRP1BR_WRP1B_PSTRT);
20009152:	4b26      	ldr	r3, [pc, #152]	@ (200091ec <FLASH_OB_GetWRP+0xe0>)
20009154:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
20009156:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
2000915a:	68bb      	ldr	r3, [r7, #8]
2000915c:	601a      	str	r2, [r3, #0]
    *WRPEndOffset = (READ_BIT(FLASH->WRP1BR, FLASH_WRP1BR_WRP1B_PEND) >> FLASH_WRP1BR_WRP1B_PEND_Pos);
2000915e:	4b23      	ldr	r3, [pc, #140]	@ (200091ec <FLASH_OB_GetWRP+0xe0>)
20009160:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
20009162:	0c1b      	lsrs	r3, r3, #16
20009164:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
20009168:	687b      	ldr	r3, [r7, #4]
2000916a:	601a      	str	r2, [r3, #0]
    *WRPLock = (READ_BIT(FLASH->WRP1BR, FLASH_WRP1BR_UNLOCK) != 0U) ? DISABLE : ENABLE;
2000916c:	4b1f      	ldr	r3, [pc, #124]	@ (200091ec <FLASH_OB_GetWRP+0xe0>)
2000916e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
20009170:	43db      	mvns	r3, r3
20009172:	0fdb      	lsrs	r3, r3, #31
20009174:	b2db      	uxtb	r3, r3
20009176:	461a      	mov	r2, r3
20009178:	683b      	ldr	r3, [r7, #0]
2000917a:	701a      	strb	r2, [r3, #0]
}
2000917c:	e030      	b.n	200091e0 <FLASH_OB_GetWRP+0xd4>
  else if (WRPArea == OB_WRPAREA_BANK2_AREAA)
2000917e:	68fb      	ldr	r3, [r7, #12]
20009180:	2b04      	cmp	r3, #4
20009182:	d115      	bne.n	200091b0 <FLASH_OB_GetWRP+0xa4>
    *WRPStartOffset = READ_BIT(FLASH->WRP2AR, FLASH_WRP2AR_WRP2A_PSTRT);
20009184:	4b19      	ldr	r3, [pc, #100]	@ (200091ec <FLASH_OB_GetWRP+0xe0>)
20009186:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
20009188:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
2000918c:	68bb      	ldr	r3, [r7, #8]
2000918e:	601a      	str	r2, [r3, #0]
    *WRPEndOffset = (READ_BIT(FLASH->WRP2AR, FLASH_WRP2AR_WRP2A_PEND) >> FLASH_WRP2AR_WRP2A_PEND_Pos);
20009190:	4b16      	ldr	r3, [pc, #88]	@ (200091ec <FLASH_OB_GetWRP+0xe0>)
20009192:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
20009194:	0c1b      	lsrs	r3, r3, #16
20009196:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
2000919a:	687b      	ldr	r3, [r7, #4]
2000919c:	601a      	str	r2, [r3, #0]
    *WRPLock = (READ_BIT(FLASH->WRP2AR, FLASH_WRP2AR_UNLOCK) != 0U) ? DISABLE : ENABLE;
2000919e:	4b13      	ldr	r3, [pc, #76]	@ (200091ec <FLASH_OB_GetWRP+0xe0>)
200091a0:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
200091a2:	43db      	mvns	r3, r3
200091a4:	0fdb      	lsrs	r3, r3, #31
200091a6:	b2db      	uxtb	r3, r3
200091a8:	461a      	mov	r2, r3
200091aa:	683b      	ldr	r3, [r7, #0]
200091ac:	701a      	strb	r2, [r3, #0]
}
200091ae:	e017      	b.n	200091e0 <FLASH_OB_GetWRP+0xd4>
  else if (WRPArea == OB_WRPAREA_BANK2_AREAB)
200091b0:	68fb      	ldr	r3, [r7, #12]
200091b2:	2b08      	cmp	r3, #8
200091b4:	d114      	bne.n	200091e0 <FLASH_OB_GetWRP+0xd4>
    *WRPStartOffset = READ_BIT(FLASH->WRP2BR, FLASH_WRP2BR_WRP2B_PSTRT);
200091b6:	4b0d      	ldr	r3, [pc, #52]	@ (200091ec <FLASH_OB_GetWRP+0xe0>)
200091b8:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
200091ba:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
200091be:	68bb      	ldr	r3, [r7, #8]
200091c0:	601a      	str	r2, [r3, #0]
    *WRPEndOffset = (READ_BIT(FLASH->WRP2BR, FLASH_WRP2BR_WRP2B_PEND) >> FLASH_WRP2BR_WRP2B_PEND_Pos);
200091c2:	4b0a      	ldr	r3, [pc, #40]	@ (200091ec <FLASH_OB_GetWRP+0xe0>)
200091c4:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
200091c6:	0c1b      	lsrs	r3, r3, #16
200091c8:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
200091cc:	687b      	ldr	r3, [r7, #4]
200091ce:	601a      	str	r2, [r3, #0]
    *WRPLock = (READ_BIT(FLASH->WRP2BR, FLASH_WRP2BR_UNLOCK) != 0U) ? DISABLE : ENABLE;
200091d0:	4b06      	ldr	r3, [pc, #24]	@ (200091ec <FLASH_OB_GetWRP+0xe0>)
200091d2:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
200091d4:	43db      	mvns	r3, r3
200091d6:	0fdb      	lsrs	r3, r3, #31
200091d8:	b2db      	uxtb	r3, r3
200091da:	461a      	mov	r2, r3
200091dc:	683b      	ldr	r3, [r7, #0]
200091de:	701a      	strb	r2, [r3, #0]
}
200091e0:	bf00      	nop
200091e2:	3714      	adds	r7, #20
200091e4:	46bd      	mov	sp, r7
200091e6:	f85d 7b04 	ldr.w	r7, [sp], #4
200091ea:	4770      	bx	lr
200091ec:	40022000 	.word	0x40022000

200091f0 <FLASH_OB_GetRDP>:
  *            @arg OB_RDP_LEVEL_0_5: No debug access to secure area
  *            @arg OB_RDP_LEVEL_1: Read protection of the memory
  *            @arg OB_RDP_LEVEL_2: Full chip protection
  */
static uint32_t FLASH_OB_GetRDP(void)
{
200091f0:	b480      	push	{r7}
200091f2:	b083      	sub	sp, #12
200091f4:	af00      	add	r7, sp, #0
  uint32_t rdp_level = READ_BIT(FLASH->OPTR, FLASH_OPTR_RDP);
200091f6:	4b0b      	ldr	r3, [pc, #44]	@ (20009224 <FLASH_OB_GetRDP+0x34>)
200091f8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
200091fa:	b2db      	uxtb	r3, r3
200091fc:	607b      	str	r3, [r7, #4]

  if ((rdp_level != OB_RDP_LEVEL_0) && (rdp_level != OB_RDP_LEVEL_0_5) && (rdp_level != OB_RDP_LEVEL_2))
200091fe:	687b      	ldr	r3, [r7, #4]
20009200:	2baa      	cmp	r3, #170	@ 0xaa
20009202:	d007      	beq.n	20009214 <FLASH_OB_GetRDP+0x24>
20009204:	687b      	ldr	r3, [r7, #4]
20009206:	2b55      	cmp	r3, #85	@ 0x55
20009208:	d004      	beq.n	20009214 <FLASH_OB_GetRDP+0x24>
2000920a:	687b      	ldr	r3, [r7, #4]
2000920c:	2bcc      	cmp	r3, #204	@ 0xcc
2000920e:	d001      	beq.n	20009214 <FLASH_OB_GetRDP+0x24>
  {
    return (OB_RDP_LEVEL_1);
20009210:	23bb      	movs	r3, #187	@ 0xbb
20009212:	e000      	b.n	20009216 <FLASH_OB_GetRDP+0x26>
  }
  else
  {
    return rdp_level;
20009214:	687b      	ldr	r3, [r7, #4]
  }
}
20009216:	4618      	mov	r0, r3
20009218:	370c      	adds	r7, #12
2000921a:	46bd      	mov	sp, r7
2000921c:	f85d 7b04 	ldr.w	r7, [sp], #4
20009220:	4770      	bx	lr
20009222:	bf00      	nop
20009224:	40022000 	.word	0x40022000

20009228 <FLASH_OB_GetUser>:
  *         @ref FLASH_OB_USER_nSWBOOT0, @ref FLASH_OB_USER_nBOOT0,
  *         @ref FLASH_OB_USER_PA15_PUPEN, @ref FLASH_OB_USER_IO_VDD_HSLV,
  *         @ref FLASH_OB_USER_IO_VDDIO2_HSLV and @ref OB_USER_TZEN
  */
static uint32_t FLASH_OB_GetUser(void)
{
20009228:	b480      	push	{r7}
2000922a:	b083      	sub	sp, #12
2000922c:	af00      	add	r7, sp, #0
  uint32_t user_config = READ_REG(FLASH->OPTR);
2000922e:	4b07      	ldr	r3, [pc, #28]	@ (2000924c <FLASH_OB_GetUser+0x24>)
20009230:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
20009232:	607b      	str	r3, [r7, #4]
  CLEAR_BIT(user_config, FLASH_OPTR_RDP);
20009234:	687b      	ldr	r3, [r7, #4]
20009236:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
2000923a:	607b      	str	r3, [r7, #4]

  return user_config;
2000923c:	687b      	ldr	r3, [r7, #4]
}
2000923e:	4618      	mov	r0, r3
20009240:	370c      	adds	r7, #12
20009242:	46bd      	mov	sp, r7
20009244:	f85d 7b04 	ldr.w	r7, [sp], #4
20009248:	4770      	bx	lr
2000924a:	bf00      	nop
2000924c:	40022000 	.word	0x40022000

20009250 <FLASH_OB_GetBootAddr>:
  * @param[out]  BootAddr specifies the boot address value
  *
  * @retval None
  */
static void FLASH_OB_GetBootAddr(uint32_t BootAddrConfig, uint32_t *BootAddr)
{
20009250:	b480      	push	{r7}
20009252:	b083      	sub	sp, #12
20009254:	af00      	add	r7, sp, #0
20009256:	6078      	str	r0, [r7, #4]
20009258:	6039      	str	r1, [r7, #0]
  if (BootAddrConfig == OB_BOOTADDR_NS0)
2000925a:	687b      	ldr	r3, [r7, #4]
2000925c:	2b01      	cmp	r3, #1
2000925e:	d106      	bne.n	2000926e <FLASH_OB_GetBootAddr+0x1e>
  {
    *BootAddr = (FLASH->NSBOOTADD0R & FLASH_NSBOOTADD0R_NSBOOTADD0);
20009260:	4b0a      	ldr	r3, [pc, #40]	@ (2000928c <FLASH_OB_GetBootAddr+0x3c>)
20009262:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
20009264:	f023 027f 	bic.w	r2, r3, #127	@ 0x7f
20009268:	683b      	ldr	r3, [r7, #0]
2000926a:	601a      	str	r2, [r3, #0]
#endif /* __ARM_FEATURE_CMSE */
  else
  {
    /* Empty statement (to be compliant MISRA 15.7) */
  }
}
2000926c:	e008      	b.n	20009280 <FLASH_OB_GetBootAddr+0x30>
  else if (BootAddrConfig == OB_BOOTADDR_NS1)
2000926e:	687b      	ldr	r3, [r7, #4]
20009270:	2b02      	cmp	r3, #2
20009272:	d105      	bne.n	20009280 <FLASH_OB_GetBootAddr+0x30>
    *BootAddr = (FLASH->NSBOOTADD1R & FLASH_NSBOOTADD1R_NSBOOTADD1);
20009274:	4b05      	ldr	r3, [pc, #20]	@ (2000928c <FLASH_OB_GetBootAddr+0x3c>)
20009276:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
20009278:	f023 027f 	bic.w	r2, r3, #127	@ 0x7f
2000927c:	683b      	ldr	r3, [r7, #0]
2000927e:	601a      	str	r2, [r3, #0]
}
20009280:	bf00      	nop
20009282:	370c      	adds	r7, #12
20009284:	46bd      	mov	sp, r7
20009286:	f85d 7b04 	ldr.w	r7, [sp], #4
2000928a:	4770      	bx	lr
2000928c:	40022000 	.word	0x40022000

20009290 <HAL_GPIO_Init>:
  * @param  pGPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, const GPIO_InitTypeDef *pGPIO_Init)
{
20009290:	b480      	push	{r7}
20009292:	b089      	sub	sp, #36	@ 0x24
20009294:	af00      	add	r7, sp, #0
20009296:	6078      	str	r0, [r7, #4]
20009298:	6039      	str	r1, [r7, #0]
  uint32_t tmp;
  uint32_t iocurrent;
  uint32_t pin_position;
  uint32_t position = 0U;
2000929a:	2300      	movs	r3, #0
2000929c:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(pGPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(pGPIO_Init->Mode));

  /* Save GPIO port address */
  p_gpio = GPIOx;
2000929e:	687b      	ldr	r3, [r7, #4]
200092a0:	613b      	str	r3, [r7, #16]

  /* Configure the port pins */
  while (((pGPIO_Init->Pin) >> position) != 0U)
200092a2:	e1c2      	b.n	2000962a <HAL_GPIO_Init+0x39a>
  {
    /* Get current io position */
    iocurrent = (pGPIO_Init->Pin) & (1UL << position);
200092a4:	683b      	ldr	r3, [r7, #0]
200092a6:	681a      	ldr	r2, [r3, #0]
200092a8:	2101      	movs	r1, #1
200092aa:	697b      	ldr	r3, [r7, #20]
200092ac:	fa01 f303 	lsl.w	r3, r1, r3
200092b0:	4013      	ands	r3, r2
200092b2:	60fb      	str	r3, [r7, #12]

    /* Save Pin Position */
    pin_position = position;
200092b4:	697b      	ldr	r3, [r7, #20]
200092b6:	61bb      	str	r3, [r7, #24]

    if (iocurrent != 0U)
200092b8:	68fb      	ldr	r3, [r7, #12]
200092ba:	2b00      	cmp	r3, #0
200092bc:	f000 81b2 	beq.w	20009624 <HAL_GPIO_Init+0x394>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if (GPIOx == LPGPIO1)
200092c0:	687b      	ldr	r3, [r7, #4]
200092c2:	4a55      	ldr	r2, [pc, #340]	@ (20009418 <HAL_GPIO_Init+0x188>)
200092c4:	4293      	cmp	r3, r2
200092c6:	d15d      	bne.n	20009384 <HAL_GPIO_Init+0xf4>
      {
        /* MODER configuration */
        tmp = GPIOx->MODER;
200092c8:	687b      	ldr	r3, [r7, #4]
200092ca:	681b      	ldr	r3, [r3, #0]
200092cc:	61fb      	str	r3, [r7, #28]
        tmp &= ~(LPGPIO_MODER_MOD0 << position);
200092ce:	2201      	movs	r2, #1
200092d0:	697b      	ldr	r3, [r7, #20]
200092d2:	fa02 f303 	lsl.w	r3, r2, r3
200092d6:	43db      	mvns	r3, r3
200092d8:	69fa      	ldr	r2, [r7, #28]
200092da:	4013      	ands	r3, r2
200092dc:	61fb      	str	r3, [r7, #28]
        tmp |= ((pGPIO_Init->Mode & GPIO_MODE_OUTPUT_PP) << position);
200092de:	683b      	ldr	r3, [r7, #0]
200092e0:	685b      	ldr	r3, [r3, #4]
200092e2:	f003 0201 	and.w	r2, r3, #1
200092e6:	697b      	ldr	r3, [r7, #20]
200092e8:	fa02 f303 	lsl.w	r3, r2, r3
200092ec:	69fa      	ldr	r2, [r7, #28]
200092ee:	4313      	orrs	r3, r2
200092f0:	61fb      	str	r3, [r7, #28]
        GPIOx->MODER = tmp;
200092f2:	687b      	ldr	r3, [r7, #4]
200092f4:	69fa      	ldr	r2, [r7, #28]
200092f6:	601a      	str	r2, [r3, #0]

        /* Save GPIO Port and pin index */
        p_gpio = LPGPIO_Map[position].GPIO_PORT;
200092f8:	4a48      	ldr	r2, [pc, #288]	@ (2000941c <HAL_GPIO_Init+0x18c>)
200092fa:	697b      	ldr	r3, [r7, #20]
200092fc:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
20009300:	613b      	str	r3, [r7, #16]
        pin_position = LPGPIO_Map[position].Pin_Pos;
20009302:	4a46      	ldr	r2, [pc, #280]	@ (2000941c <HAL_GPIO_Init+0x18c>)
20009304:	697b      	ldr	r3, [r7, #20]
20009306:	00db      	lsls	r3, r3, #3
20009308:	4413      	add	r3, r2
2000930a:	685b      	ldr	r3, [r3, #4]
2000930c:	61bb      	str	r3, [r7, #24]

        /* Configure Alternate function mapped with the current IO */
        tmp = p_gpio->AFR[(pin_position) >> 3U];
2000930e:	69bb      	ldr	r3, [r7, #24]
20009310:	08da      	lsrs	r2, r3, #3
20009312:	693b      	ldr	r3, [r7, #16]
20009314:	3208      	adds	r2, #8
20009316:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
2000931a:	61fb      	str	r3, [r7, #28]
        tmp &= ~(0x0FUL << (((pin_position) & 0x07U) * 4U));
2000931c:	69bb      	ldr	r3, [r7, #24]
2000931e:	f003 0307 	and.w	r3, r3, #7
20009322:	009b      	lsls	r3, r3, #2
20009324:	220f      	movs	r2, #15
20009326:	fa02 f303 	lsl.w	r3, r2, r3
2000932a:	43db      	mvns	r3, r3
2000932c:	69fa      	ldr	r2, [r7, #28]
2000932e:	4013      	ands	r3, r2
20009330:	61fb      	str	r3, [r7, #28]
        tmp |= ((GPIO_AF11_LPGPIO1 & 0x0FUL) << (((pin_position) & 0x07U) * 4U));
20009332:	69bb      	ldr	r3, [r7, #24]
20009334:	f003 0307 	and.w	r3, r3, #7
20009338:	009b      	lsls	r3, r3, #2
2000933a:	220b      	movs	r2, #11
2000933c:	fa02 f303 	lsl.w	r3, r2, r3
20009340:	69fa      	ldr	r2, [r7, #28]
20009342:	4313      	orrs	r3, r2
20009344:	61fb      	str	r3, [r7, #28]
        p_gpio->AFR[(pin_position) >> 3U] = tmp;
20009346:	69bb      	ldr	r3, [r7, #24]
20009348:	08da      	lsrs	r2, r3, #3
2000934a:	693b      	ldr	r3, [r7, #16]
2000934c:	3208      	adds	r2, #8
2000934e:	69f9      	ldr	r1, [r7, #28]
20009350:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

        /* Configure IO Direction mode (Alternate) */
        tmp = p_gpio->MODER;
20009354:	693b      	ldr	r3, [r7, #16]
20009356:	681b      	ldr	r3, [r3, #0]
20009358:	61fb      	str	r3, [r7, #28]
        tmp &= ~(GPIO_MODER_MODE0 << (pin_position * GPIO_MODER_MODE1_Pos));
2000935a:	69bb      	ldr	r3, [r7, #24]
2000935c:	005b      	lsls	r3, r3, #1
2000935e:	2203      	movs	r2, #3
20009360:	fa02 f303 	lsl.w	r3, r2, r3
20009364:	43db      	mvns	r3, r3
20009366:	69fa      	ldr	r2, [r7, #28]
20009368:	4013      	ands	r3, r2
2000936a:	61fb      	str	r3, [r7, #28]
        tmp |= ((GPIO_MODE_AF_PP & 0x0FUL) << (pin_position * GPIO_MODER_MODE1_Pos));
2000936c:	69bb      	ldr	r3, [r7, #24]
2000936e:	005b      	lsls	r3, r3, #1
20009370:	2202      	movs	r2, #2
20009372:	fa02 f303 	lsl.w	r3, r2, r3
20009376:	69fa      	ldr	r2, [r7, #28]
20009378:	4313      	orrs	r3, r2
2000937a:	61fb      	str	r3, [r7, #28]
        p_gpio->MODER = tmp;
2000937c:	693b      	ldr	r3, [r7, #16]
2000937e:	69fa      	ldr	r2, [r7, #28]
20009380:	601a      	str	r2, [r3, #0]
20009382:	e067      	b.n	20009454 <HAL_GPIO_Init+0x1c4>
      }
      else if ((pGPIO_Init->Mode == GPIO_MODE_AF_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_OD))
20009384:	683b      	ldr	r3, [r7, #0]
20009386:	685b      	ldr	r3, [r3, #4]
20009388:	2b02      	cmp	r3, #2
2000938a:	d003      	beq.n	20009394 <HAL_GPIO_Init+0x104>
2000938c:	683b      	ldr	r3, [r7, #0]
2000938e:	685b      	ldr	r3, [r3, #4]
20009390:	2b12      	cmp	r3, #18
20009392:	d145      	bne.n	20009420 <HAL_GPIO_Init+0x190>
        assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(pGPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        tmp = GPIOx->AFR[position >> 3U];
20009394:	697b      	ldr	r3, [r7, #20]
20009396:	08da      	lsrs	r2, r3, #3
20009398:	687b      	ldr	r3, [r7, #4]
2000939a:	3208      	adds	r2, #8
2000939c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
200093a0:	61fb      	str	r3, [r7, #28]
        tmp &= ~(0x0FUL << ((position & 0x07U) * GPIO_AFRL_AFSEL1_Pos));
200093a2:	697b      	ldr	r3, [r7, #20]
200093a4:	f003 0307 	and.w	r3, r3, #7
200093a8:	009b      	lsls	r3, r3, #2
200093aa:	220f      	movs	r2, #15
200093ac:	fa02 f303 	lsl.w	r3, r2, r3
200093b0:	43db      	mvns	r3, r3
200093b2:	69fa      	ldr	r2, [r7, #28]
200093b4:	4013      	ands	r3, r2
200093b6:	61fb      	str	r3, [r7, #28]
        tmp |= ((pGPIO_Init->Alternate & 0x0FUL) << ((position & 0x07U) * GPIO_AFRL_AFSEL1_Pos));
200093b8:	683b      	ldr	r3, [r7, #0]
200093ba:	691b      	ldr	r3, [r3, #16]
200093bc:	f003 020f 	and.w	r2, r3, #15
200093c0:	697b      	ldr	r3, [r7, #20]
200093c2:	f003 0307 	and.w	r3, r3, #7
200093c6:	009b      	lsls	r3, r3, #2
200093c8:	fa02 f303 	lsl.w	r3, r2, r3
200093cc:	69fa      	ldr	r2, [r7, #28]
200093ce:	4313      	orrs	r3, r2
200093d0:	61fb      	str	r3, [r7, #28]
        GPIOx->AFR[position >> 3U] = tmp;
200093d2:	697b      	ldr	r3, [r7, #20]
200093d4:	08da      	lsrs	r2, r3, #3
200093d6:	687b      	ldr	r3, [r7, #4]
200093d8:	3208      	adds	r2, #8
200093da:	69f9      	ldr	r1, [r7, #28]
200093dc:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

        /* Configure IO Direction mode (Alternate) */
        tmp = p_gpio->MODER;
200093e0:	693b      	ldr	r3, [r7, #16]
200093e2:	681b      	ldr	r3, [r3, #0]
200093e4:	61fb      	str	r3, [r7, #28]
        tmp &= ~(GPIO_MODER_MODE0 << (pin_position * GPIO_MODER_MODE1_Pos));
200093e6:	69bb      	ldr	r3, [r7, #24]
200093e8:	005b      	lsls	r3, r3, #1
200093ea:	2203      	movs	r2, #3
200093ec:	fa02 f303 	lsl.w	r3, r2, r3
200093f0:	43db      	mvns	r3, r3
200093f2:	69fa      	ldr	r2, [r7, #28]
200093f4:	4013      	ands	r3, r2
200093f6:	61fb      	str	r3, [r7, #28]
        tmp |= ((pGPIO_Init->Mode & GPIO_MODE) << (pin_position * GPIO_MODER_MODE1_Pos));
200093f8:	683b      	ldr	r3, [r7, #0]
200093fa:	685b      	ldr	r3, [r3, #4]
200093fc:	f003 0203 	and.w	r2, r3, #3
20009400:	69bb      	ldr	r3, [r7, #24]
20009402:	005b      	lsls	r3, r3, #1
20009404:	fa02 f303 	lsl.w	r3, r2, r3
20009408:	69fa      	ldr	r2, [r7, #28]
2000940a:	4313      	orrs	r3, r2
2000940c:	61fb      	str	r3, [r7, #28]
        p_gpio->MODER = tmp;
2000940e:	693b      	ldr	r3, [r7, #16]
20009410:	69fa      	ldr	r2, [r7, #28]
20009412:	601a      	str	r2, [r3, #0]
20009414:	e01e      	b.n	20009454 <HAL_GPIO_Init+0x1c4>
20009416:	bf00      	nop
20009418:	46020000 	.word	0x46020000
2000941c:	200185f0 	.word	0x200185f0
      {
        /* Check the parameters */
        assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));

        /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
        tmp = p_gpio->MODER;
20009420:	693b      	ldr	r3, [r7, #16]
20009422:	681b      	ldr	r3, [r3, #0]
20009424:	61fb      	str	r3, [r7, #28]
        tmp &= ~(GPIO_MODER_MODE0 << (pin_position * GPIO_MODER_MODE1_Pos));
20009426:	69bb      	ldr	r3, [r7, #24]
20009428:	005b      	lsls	r3, r3, #1
2000942a:	2203      	movs	r2, #3
2000942c:	fa02 f303 	lsl.w	r3, r2, r3
20009430:	43db      	mvns	r3, r3
20009432:	69fa      	ldr	r2, [r7, #28]
20009434:	4013      	ands	r3, r2
20009436:	61fb      	str	r3, [r7, #28]
        tmp |= ((pGPIO_Init->Mode & GPIO_MODE) << (pin_position * GPIO_MODER_MODE1_Pos));
20009438:	683b      	ldr	r3, [r7, #0]
2000943a:	685b      	ldr	r3, [r3, #4]
2000943c:	f003 0203 	and.w	r2, r3, #3
20009440:	69bb      	ldr	r3, [r7, #24]
20009442:	005b      	lsls	r3, r3, #1
20009444:	fa02 f303 	lsl.w	r3, r2, r3
20009448:	69fa      	ldr	r2, [r7, #28]
2000944a:	4313      	orrs	r3, r2
2000944c:	61fb      	str	r3, [r7, #28]
        p_gpio->MODER = tmp;
2000944e:	693b      	ldr	r3, [r7, #16]
20009450:	69fa      	ldr	r2, [r7, #28]
20009452:	601a      	str	r2, [r3, #0]
      }

      /* In case of Output or Alternate function mode selection */
      if ((pGPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_PP) ||
20009454:	683b      	ldr	r3, [r7, #0]
20009456:	685b      	ldr	r3, [r3, #4]
20009458:	2b01      	cmp	r3, #1
2000945a:	d00b      	beq.n	20009474 <HAL_GPIO_Init+0x1e4>
2000945c:	683b      	ldr	r3, [r7, #0]
2000945e:	685b      	ldr	r3, [r3, #4]
20009460:	2b02      	cmp	r3, #2
20009462:	d007      	beq.n	20009474 <HAL_GPIO_Init+0x1e4>
          (pGPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (pGPIO_Init->Mode == GPIO_MODE_AF_OD))
20009464:	683b      	ldr	r3, [r7, #0]
20009466:	685b      	ldr	r3, [r3, #4]
      if ((pGPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_PP) ||
20009468:	2b11      	cmp	r3, #17
2000946a:	d003      	beq.n	20009474 <HAL_GPIO_Init+0x1e4>
          (pGPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (pGPIO_Init->Mode == GPIO_MODE_AF_OD))
2000946c:	683b      	ldr	r3, [r7, #0]
2000946e:	685b      	ldr	r3, [r3, #4]
20009470:	2b12      	cmp	r3, #18
20009472:	d130      	bne.n	200094d6 <HAL_GPIO_Init+0x246>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(pGPIO_Init->Speed));

        /* Configure the IO Speed */
        tmp = p_gpio->OSPEEDR;
20009474:	693b      	ldr	r3, [r7, #16]
20009476:	689b      	ldr	r3, [r3, #8]
20009478:	61fb      	str	r3, [r7, #28]
        tmp &= ~(GPIO_OSPEEDR_OSPEED0 << (pin_position * GPIO_OSPEEDR_OSPEED1_Pos));
2000947a:	69bb      	ldr	r3, [r7, #24]
2000947c:	005b      	lsls	r3, r3, #1
2000947e:	2203      	movs	r2, #3
20009480:	fa02 f303 	lsl.w	r3, r2, r3
20009484:	43db      	mvns	r3, r3
20009486:	69fa      	ldr	r2, [r7, #28]
20009488:	4013      	ands	r3, r2
2000948a:	61fb      	str	r3, [r7, #28]
        tmp |= (pGPIO_Init->Speed << (pin_position * GPIO_OSPEEDR_OSPEED1_Pos));
2000948c:	683b      	ldr	r3, [r7, #0]
2000948e:	68da      	ldr	r2, [r3, #12]
20009490:	69bb      	ldr	r3, [r7, #24]
20009492:	005b      	lsls	r3, r3, #1
20009494:	fa02 f303 	lsl.w	r3, r2, r3
20009498:	69fa      	ldr	r2, [r7, #28]
2000949a:	4313      	orrs	r3, r2
2000949c:	61fb      	str	r3, [r7, #28]
        p_gpio->OSPEEDR = tmp;
2000949e:	693b      	ldr	r3, [r7, #16]
200094a0:	69fa      	ldr	r2, [r7, #28]
200094a2:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        tmp = p_gpio->OTYPER;
200094a4:	693b      	ldr	r3, [r7, #16]
200094a6:	685b      	ldr	r3, [r3, #4]
200094a8:	61fb      	str	r3, [r7, #28]
        tmp &= ~(GPIO_OTYPER_OT0 << pin_position);
200094aa:	2201      	movs	r2, #1
200094ac:	69bb      	ldr	r3, [r7, #24]
200094ae:	fa02 f303 	lsl.w	r3, r2, r3
200094b2:	43db      	mvns	r3, r3
200094b4:	69fa      	ldr	r2, [r7, #28]
200094b6:	4013      	ands	r3, r2
200094b8:	61fb      	str	r3, [r7, #28]
        tmp |= (((pGPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << pin_position);
200094ba:	683b      	ldr	r3, [r7, #0]
200094bc:	685b      	ldr	r3, [r3, #4]
200094be:	091b      	lsrs	r3, r3, #4
200094c0:	f003 0201 	and.w	r2, r3, #1
200094c4:	69bb      	ldr	r3, [r7, #24]
200094c6:	fa02 f303 	lsl.w	r3, r2, r3
200094ca:	69fa      	ldr	r2, [r7, #28]
200094cc:	4313      	orrs	r3, r2
200094ce:	61fb      	str	r3, [r7, #28]
        p_gpio->OTYPER = tmp;
200094d0:	693b      	ldr	r3, [r7, #16]
200094d2:	69fa      	ldr	r2, [r7, #28]
200094d4:	605a      	str	r2, [r3, #4]
      }

      if ((pGPIO_Init->Mode != GPIO_MODE_ANALOG) || 
200094d6:	683b      	ldr	r3, [r7, #0]
200094d8:	685b      	ldr	r3, [r3, #4]
200094da:	2b03      	cmp	r3, #3
200094dc:	d107      	bne.n	200094ee <HAL_GPIO_Init+0x25e>
          ((pGPIO_Init->Mode == GPIO_MODE_ANALOG) && (pGPIO_Init->Pull != GPIO_PULLUP)))
200094de:	683b      	ldr	r3, [r7, #0]
200094e0:	685b      	ldr	r3, [r3, #4]
      if ((pGPIO_Init->Mode != GPIO_MODE_ANALOG) || 
200094e2:	2b03      	cmp	r3, #3
200094e4:	d11b      	bne.n	2000951e <HAL_GPIO_Init+0x28e>
          ((pGPIO_Init->Mode == GPIO_MODE_ANALOG) && (pGPIO_Init->Pull != GPIO_PULLUP)))
200094e6:	683b      	ldr	r3, [r7, #0]
200094e8:	689b      	ldr	r3, [r3, #8]
200094ea:	2b01      	cmp	r3, #1
200094ec:	d017      	beq.n	2000951e <HAL_GPIO_Init+0x28e>
      {
        /* Check the Pull parameters */
        assert_param(IS_GPIO_PULL(pGPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        tmp = p_gpio->PUPDR;
200094ee:	693b      	ldr	r3, [r7, #16]
200094f0:	68db      	ldr	r3, [r3, #12]
200094f2:	61fb      	str	r3, [r7, #28]
        tmp &= ~(GPIO_PUPDR_PUPD0 << (pin_position * GPIO_PUPDR_PUPD1_Pos));
200094f4:	69bb      	ldr	r3, [r7, #24]
200094f6:	005b      	lsls	r3, r3, #1
200094f8:	2203      	movs	r2, #3
200094fa:	fa02 f303 	lsl.w	r3, r2, r3
200094fe:	43db      	mvns	r3, r3
20009500:	69fa      	ldr	r2, [r7, #28]
20009502:	4013      	ands	r3, r2
20009504:	61fb      	str	r3, [r7, #28]
        tmp |= ((pGPIO_Init->Pull) << (pin_position * GPIO_PUPDR_PUPD1_Pos));
20009506:	683b      	ldr	r3, [r7, #0]
20009508:	689a      	ldr	r2, [r3, #8]
2000950a:	69bb      	ldr	r3, [r7, #24]
2000950c:	005b      	lsls	r3, r3, #1
2000950e:	fa02 f303 	lsl.w	r3, r2, r3
20009512:	69fa      	ldr	r2, [r7, #28]
20009514:	4313      	orrs	r3, r2
20009516:	61fb      	str	r3, [r7, #28]
        p_gpio->PUPDR = tmp;
20009518:	693b      	ldr	r3, [r7, #16]
2000951a:	69fa      	ldr	r2, [r7, #28]
2000951c:	60da      	str	r2, [r3, #12]
      }

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((pGPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
2000951e:	683b      	ldr	r3, [r7, #0]
20009520:	685b      	ldr	r3, [r3, #4]
20009522:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
20009526:	2b00      	cmp	r3, #0
20009528:	d07c      	beq.n	20009624 <HAL_GPIO_Init+0x394>
      {
        tmp = EXTI->EXTICR[position >> 2U];
2000952a:	4a47      	ldr	r2, [pc, #284]	@ (20009648 <HAL_GPIO_Init+0x3b8>)
2000952c:	697b      	ldr	r3, [r7, #20]
2000952e:	089b      	lsrs	r3, r3, #2
20009530:	3318      	adds	r3, #24
20009532:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
20009536:	61fb      	str	r3, [r7, #28]
        tmp &= ~((0x0FUL) << (EXTI_EXTICR1_EXTI1_Pos * (position & 0x03U)));
20009538:	697b      	ldr	r3, [r7, #20]
2000953a:	f003 0303 	and.w	r3, r3, #3
2000953e:	00db      	lsls	r3, r3, #3
20009540:	220f      	movs	r2, #15
20009542:	fa02 f303 	lsl.w	r3, r2, r3
20009546:	43db      	mvns	r3, r3
20009548:	69fa      	ldr	r2, [r7, #28]
2000954a:	4013      	ands	r3, r2
2000954c:	61fb      	str	r3, [r7, #28]
        tmp |= (GPIO_GET_INDEX(GPIOx) << (EXTI_EXTICR1_EXTI1_Pos * (position & 0x03U)));
2000954e:	687b      	ldr	r3, [r7, #4]
20009550:	0a9a      	lsrs	r2, r3, #10
20009552:	4b3e      	ldr	r3, [pc, #248]	@ (2000964c <HAL_GPIO_Init+0x3bc>)
20009554:	4013      	ands	r3, r2
20009556:	697a      	ldr	r2, [r7, #20]
20009558:	f002 0203 	and.w	r2, r2, #3
2000955c:	00d2      	lsls	r2, r2, #3
2000955e:	4093      	lsls	r3, r2
20009560:	69fa      	ldr	r2, [r7, #28]
20009562:	4313      	orrs	r3, r2
20009564:	61fb      	str	r3, [r7, #28]
        EXTI->EXTICR[position >> 2U] = tmp;
20009566:	4938      	ldr	r1, [pc, #224]	@ (20009648 <HAL_GPIO_Init+0x3b8>)
20009568:	697b      	ldr	r3, [r7, #20]
2000956a:	089b      	lsrs	r3, r3, #2
2000956c:	3318      	adds	r3, #24
2000956e:	69fa      	ldr	r2, [r7, #28]
20009570:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        tmp = EXTI->RTSR1;
20009574:	4b34      	ldr	r3, [pc, #208]	@ (20009648 <HAL_GPIO_Init+0x3b8>)
20009576:	681b      	ldr	r3, [r3, #0]
20009578:	61fb      	str	r3, [r7, #28]
        tmp &= ~((uint32_t)iocurrent);
2000957a:	68fb      	ldr	r3, [r7, #12]
2000957c:	43db      	mvns	r3, r3
2000957e:	69fa      	ldr	r2, [r7, #28]
20009580:	4013      	ands	r3, r2
20009582:	61fb      	str	r3, [r7, #28]
        if ((pGPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
20009584:	683b      	ldr	r3, [r7, #0]
20009586:	685b      	ldr	r3, [r3, #4]
20009588:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
2000958c:	2b00      	cmp	r3, #0
2000958e:	d003      	beq.n	20009598 <HAL_GPIO_Init+0x308>
        {
          tmp |= iocurrent;
20009590:	69fa      	ldr	r2, [r7, #28]
20009592:	68fb      	ldr	r3, [r7, #12]
20009594:	4313      	orrs	r3, r2
20009596:	61fb      	str	r3, [r7, #28]
        }
        EXTI->RTSR1 = tmp;
20009598:	4a2b      	ldr	r2, [pc, #172]	@ (20009648 <HAL_GPIO_Init+0x3b8>)
2000959a:	69fb      	ldr	r3, [r7, #28]
2000959c:	6013      	str	r3, [r2, #0]

        tmp = EXTI->FTSR1;
2000959e:	4b2a      	ldr	r3, [pc, #168]	@ (20009648 <HAL_GPIO_Init+0x3b8>)
200095a0:	685b      	ldr	r3, [r3, #4]
200095a2:	61fb      	str	r3, [r7, #28]
        tmp &= ~((uint32_t)iocurrent);
200095a4:	68fb      	ldr	r3, [r7, #12]
200095a6:	43db      	mvns	r3, r3
200095a8:	69fa      	ldr	r2, [r7, #28]
200095aa:	4013      	ands	r3, r2
200095ac:	61fb      	str	r3, [r7, #28]
        if ((pGPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
200095ae:	683b      	ldr	r3, [r7, #0]
200095b0:	685b      	ldr	r3, [r3, #4]
200095b2:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
200095b6:	2b00      	cmp	r3, #0
200095b8:	d003      	beq.n	200095c2 <HAL_GPIO_Init+0x332>
        {
          tmp |= iocurrent;
200095ba:	69fa      	ldr	r2, [r7, #28]
200095bc:	68fb      	ldr	r3, [r7, #12]
200095be:	4313      	orrs	r3, r2
200095c0:	61fb      	str	r3, [r7, #28]
        }
        EXTI->FTSR1 = tmp;
200095c2:	4a21      	ldr	r2, [pc, #132]	@ (20009648 <HAL_GPIO_Init+0x3b8>)
200095c4:	69fb      	ldr	r3, [r7, #28]
200095c6:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        tmp = EXTI->EMR1;
200095c8:	4b1f      	ldr	r3, [pc, #124]	@ (20009648 <HAL_GPIO_Init+0x3b8>)
200095ca:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
200095ce:	61fb      	str	r3, [r7, #28]
        tmp &= ~((uint32_t)iocurrent);
200095d0:	68fb      	ldr	r3, [r7, #12]
200095d2:	43db      	mvns	r3, r3
200095d4:	69fa      	ldr	r2, [r7, #28]
200095d6:	4013      	ands	r3, r2
200095d8:	61fb      	str	r3, [r7, #28]
        if ((pGPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
200095da:	683b      	ldr	r3, [r7, #0]
200095dc:	685b      	ldr	r3, [r3, #4]
200095de:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
200095e2:	2b00      	cmp	r3, #0
200095e4:	d003      	beq.n	200095ee <HAL_GPIO_Init+0x35e>
        {
          tmp |= iocurrent;
200095e6:	69fa      	ldr	r2, [r7, #28]
200095e8:	68fb      	ldr	r3, [r7, #12]
200095ea:	4313      	orrs	r3, r2
200095ec:	61fb      	str	r3, [r7, #28]
        }
        EXTI->EMR1 = tmp;
200095ee:	4a16      	ldr	r2, [pc, #88]	@ (20009648 <HAL_GPIO_Init+0x3b8>)
200095f0:	69fb      	ldr	r3, [r7, #28]
200095f2:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84

        tmp = EXTI->IMR1;
200095f6:	4b14      	ldr	r3, [pc, #80]	@ (20009648 <HAL_GPIO_Init+0x3b8>)
200095f8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
200095fc:	61fb      	str	r3, [r7, #28]
        tmp &= ~((uint32_t)iocurrent);
200095fe:	68fb      	ldr	r3, [r7, #12]
20009600:	43db      	mvns	r3, r3
20009602:	69fa      	ldr	r2, [r7, #28]
20009604:	4013      	ands	r3, r2
20009606:	61fb      	str	r3, [r7, #28]
        if ((pGPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
20009608:	683b      	ldr	r3, [r7, #0]
2000960a:	685b      	ldr	r3, [r3, #4]
2000960c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
20009610:	2b00      	cmp	r3, #0
20009612:	d003      	beq.n	2000961c <HAL_GPIO_Init+0x38c>
        {
          tmp |= iocurrent;
20009614:	69fa      	ldr	r2, [r7, #28]
20009616:	68fb      	ldr	r3, [r7, #12]
20009618:	4313      	orrs	r3, r2
2000961a:	61fb      	str	r3, [r7, #28]
        }
        EXTI->IMR1 = tmp;
2000961c:	4a0a      	ldr	r2, [pc, #40]	@ (20009648 <HAL_GPIO_Init+0x3b8>)
2000961e:	69fb      	ldr	r3, [r7, #28]
20009620:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
      }
    }
    position++;
20009624:	697b      	ldr	r3, [r7, #20]
20009626:	3301      	adds	r3, #1
20009628:	617b      	str	r3, [r7, #20]
  while (((pGPIO_Init->Pin) >> position) != 0U)
2000962a:	683b      	ldr	r3, [r7, #0]
2000962c:	681a      	ldr	r2, [r3, #0]
2000962e:	697b      	ldr	r3, [r7, #20]
20009630:	fa22 f303 	lsr.w	r3, r2, r3
20009634:	2b00      	cmp	r3, #0
20009636:	f47f ae35 	bne.w	200092a4 <HAL_GPIO_Init+0x14>
  }
}
2000963a:	bf00      	nop
2000963c:	bf00      	nop
2000963e:	3724      	adds	r7, #36	@ 0x24
20009640:	46bd      	mov	sp, r7
20009642:	f85d 7b04 	ldr.w	r7, [sp], #4
20009646:	4770      	bx	lr
20009648:	46022000 	.word	0x46022000
2000964c:	002f7f7f 	.word	0x002f7f7f

20009650 <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin: specifies the port bit to be written.
  *         This parameter can be one of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
20009650:	b480      	push	{r7}
20009652:	b089      	sub	sp, #36	@ 0x24
20009654:	af00      	add	r7, sp, #0
20009656:	6078      	str	r0, [r7, #4]
20009658:	6039      	str	r1, [r7, #0]
  uint32_t tmp;
  uint32_t iocurrent;
  uint32_t pin_position;
  uint32_t position = 0U;
2000965a:	2300      	movs	r3, #0
2000965c:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* Save GPIO port address */
  p_gpio = GPIOx;
2000965e:	687b      	ldr	r3, [r7, #4]
20009660:	617b      	str	r3, [r7, #20]

  /* Configure the port pins */
  while ((GPIO_Pin >> position) != 0U)
20009662:	e0bc      	b.n	200097de <HAL_GPIO_DeInit+0x18e>
  {
    /* Get current io position */
    iocurrent = (GPIO_Pin) & (1UL << position);
20009664:	2201      	movs	r2, #1
20009666:	69bb      	ldr	r3, [r7, #24]
20009668:	fa02 f303 	lsl.w	r3, r2, r3
2000966c:	683a      	ldr	r2, [r7, #0]
2000966e:	4013      	ands	r3, r2
20009670:	613b      	str	r3, [r7, #16]

    /*Save Pin Position */
    pin_position = position;
20009672:	69bb      	ldr	r3, [r7, #24]
20009674:	61fb      	str	r3, [r7, #28]

    if (iocurrent != 0U)
20009676:	693b      	ldr	r3, [r7, #16]
20009678:	2b00      	cmp	r3, #0
2000967a:	f000 80ad 	beq.w	200097d8 <HAL_GPIO_DeInit+0x188>
    {
      /* In case of LPGPIO port selected */
      if (GPIOx == LPGPIO1)
2000967e:	687b      	ldr	r3, [r7, #4]
20009680:	4a5e      	ldr	r2, [pc, #376]	@ (200097fc <HAL_GPIO_DeInit+0x1ac>)
20009682:	4293      	cmp	r3, r2
20009684:	d115      	bne.n	200096b2 <HAL_GPIO_DeInit+0x62>
      {
        /* Configure LP/IO in Input Mode */
        p_gpio  = LPGPIO_Map[pin_position].GPIO_PORT;
20009686:	4a5e      	ldr	r2, [pc, #376]	@ (20009800 <HAL_GPIO_DeInit+0x1b0>)
20009688:	69fb      	ldr	r3, [r7, #28]
2000968a:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
2000968e:	617b      	str	r3, [r7, #20]
        pin_position = LPGPIO_Map[position].Pin_Pos;
20009690:	4a5b      	ldr	r2, [pc, #364]	@ (20009800 <HAL_GPIO_DeInit+0x1b0>)
20009692:	69bb      	ldr	r3, [r7, #24]
20009694:	00db      	lsls	r3, r3, #3
20009696:	4413      	add	r3, r2
20009698:	685b      	ldr	r3, [r3, #4]
2000969a:	61fb      	str	r3, [r7, #28]
        LPGPIO1->MODER &= ~(1U << pin_position);
2000969c:	4b57      	ldr	r3, [pc, #348]	@ (200097fc <HAL_GPIO_DeInit+0x1ac>)
2000969e:	681a      	ldr	r2, [r3, #0]
200096a0:	2101      	movs	r1, #1
200096a2:	69fb      	ldr	r3, [r7, #28]
200096a4:	fa01 f303 	lsl.w	r3, r1, r3
200096a8:	43db      	mvns	r3, r3
200096aa:	4954      	ldr	r1, [pc, #336]	@ (200097fc <HAL_GPIO_DeInit+0x1ac>)
200096ac:	4013      	ands	r3, r2
200096ae:	600b      	str	r3, [r1, #0]
200096b0:	e053      	b.n	2000975a <HAL_GPIO_DeInit+0x10a>
        /* Check the parameters */
        assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));

        /*------------------------- EXTI Mode Configuration --------------------*/
        /* Clear the External Interrupt or Event for the current IO */
        tmp = EXTI->EXTICR[position >> 2U];
200096b2:	4a54      	ldr	r2, [pc, #336]	@ (20009804 <HAL_GPIO_DeInit+0x1b4>)
200096b4:	69bb      	ldr	r3, [r7, #24]
200096b6:	089b      	lsrs	r3, r3, #2
200096b8:	3318      	adds	r3, #24
200096ba:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
200096be:	60fb      	str	r3, [r7, #12]
        tmp &= ((0x0FUL) << (8U * (position & 0x03U)));
200096c0:	69bb      	ldr	r3, [r7, #24]
200096c2:	f003 0303 	and.w	r3, r3, #3
200096c6:	00db      	lsls	r3, r3, #3
200096c8:	220f      	movs	r2, #15
200096ca:	fa02 f303 	lsl.w	r3, r2, r3
200096ce:	68fa      	ldr	r2, [r7, #12]
200096d0:	4013      	ands	r3, r2
200096d2:	60fb      	str	r3, [r7, #12]
        if (tmp == (GPIO_GET_INDEX(GPIOx) << (8U * (position & 0x03U))))
200096d4:	687b      	ldr	r3, [r7, #4]
200096d6:	0a9a      	lsrs	r2, r3, #10
200096d8:	4b4b      	ldr	r3, [pc, #300]	@ (20009808 <HAL_GPIO_DeInit+0x1b8>)
200096da:	4013      	ands	r3, r2
200096dc:	69ba      	ldr	r2, [r7, #24]
200096de:	f002 0203 	and.w	r2, r2, #3
200096e2:	00d2      	lsls	r2, r2, #3
200096e4:	4093      	lsls	r3, r2
200096e6:	68fa      	ldr	r2, [r7, #12]
200096e8:	429a      	cmp	r2, r3
200096ea:	d136      	bne.n	2000975a <HAL_GPIO_DeInit+0x10a>
        {
          /* Clear EXTI line configuration */
          EXTI->IMR1 &= ~(iocurrent);
200096ec:	4b45      	ldr	r3, [pc, #276]	@ (20009804 <HAL_GPIO_DeInit+0x1b4>)
200096ee:	f8d3 2080 	ldr.w	r2, [r3, #128]	@ 0x80
200096f2:	693b      	ldr	r3, [r7, #16]
200096f4:	43db      	mvns	r3, r3
200096f6:	4943      	ldr	r1, [pc, #268]	@ (20009804 <HAL_GPIO_DeInit+0x1b4>)
200096f8:	4013      	ands	r3, r2
200096fa:	f8c1 3080 	str.w	r3, [r1, #128]	@ 0x80
          EXTI->EMR1 &= ~(iocurrent);
200096fe:	4b41      	ldr	r3, [pc, #260]	@ (20009804 <HAL_GPIO_DeInit+0x1b4>)
20009700:	f8d3 2084 	ldr.w	r2, [r3, #132]	@ 0x84
20009704:	693b      	ldr	r3, [r7, #16]
20009706:	43db      	mvns	r3, r3
20009708:	493e      	ldr	r1, [pc, #248]	@ (20009804 <HAL_GPIO_DeInit+0x1b4>)
2000970a:	4013      	ands	r3, r2
2000970c:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84

          /* Clear Rising Falling edge configuration */
          EXTI->RTSR1 &= ~(iocurrent);
20009710:	4b3c      	ldr	r3, [pc, #240]	@ (20009804 <HAL_GPIO_DeInit+0x1b4>)
20009712:	681a      	ldr	r2, [r3, #0]
20009714:	693b      	ldr	r3, [r7, #16]
20009716:	43db      	mvns	r3, r3
20009718:	493a      	ldr	r1, [pc, #232]	@ (20009804 <HAL_GPIO_DeInit+0x1b4>)
2000971a:	4013      	ands	r3, r2
2000971c:	600b      	str	r3, [r1, #0]
          EXTI->FTSR1 &= ~(iocurrent);
2000971e:	4b39      	ldr	r3, [pc, #228]	@ (20009804 <HAL_GPIO_DeInit+0x1b4>)
20009720:	685a      	ldr	r2, [r3, #4]
20009722:	693b      	ldr	r3, [r7, #16]
20009724:	43db      	mvns	r3, r3
20009726:	4937      	ldr	r1, [pc, #220]	@ (20009804 <HAL_GPIO_DeInit+0x1b4>)
20009728:	4013      	ands	r3, r2
2000972a:	604b      	str	r3, [r1, #4]

          tmp = (0x0FUL) << (8U * (position & 0x03U));
2000972c:	69bb      	ldr	r3, [r7, #24]
2000972e:	f003 0303 	and.w	r3, r3, #3
20009732:	00db      	lsls	r3, r3, #3
20009734:	220f      	movs	r2, #15
20009736:	fa02 f303 	lsl.w	r3, r2, r3
2000973a:	60fb      	str	r3, [r7, #12]
          EXTI->EXTICR[position >> 2U] &= ~tmp;
2000973c:	4a31      	ldr	r2, [pc, #196]	@ (20009804 <HAL_GPIO_DeInit+0x1b4>)
2000973e:	69bb      	ldr	r3, [r7, #24]
20009740:	089b      	lsrs	r3, r3, #2
20009742:	3318      	adds	r3, #24
20009744:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
20009748:	68fb      	ldr	r3, [r7, #12]
2000974a:	43da      	mvns	r2, r3
2000974c:	482d      	ldr	r0, [pc, #180]	@ (20009804 <HAL_GPIO_DeInit+0x1b4>)
2000974e:	69bb      	ldr	r3, [r7, #24]
20009750:	089b      	lsrs	r3, r3, #2
20009752:	400a      	ands	r2, r1
20009754:	3318      	adds	r3, #24
20009756:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
        }
      }

      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO in Analog Mode */
      p_gpio->MODER |= (GPIO_MODER_MODE0 << (pin_position * GPIO_MODER_MODE1_Pos));
2000975a:	697b      	ldr	r3, [r7, #20]
2000975c:	681a      	ldr	r2, [r3, #0]
2000975e:	69fb      	ldr	r3, [r7, #28]
20009760:	005b      	lsls	r3, r3, #1
20009762:	2103      	movs	r1, #3
20009764:	fa01 f303 	lsl.w	r3, r1, r3
20009768:	431a      	orrs	r2, r3
2000976a:	697b      	ldr	r3, [r7, #20]
2000976c:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      p_gpio->AFR[pin_position >> 3U] &= ~(0x0FUL << ((pin_position & 0x07U) * GPIO_AFRL_AFSEL1_Pos));
2000976e:	69fb      	ldr	r3, [r7, #28]
20009770:	08da      	lsrs	r2, r3, #3
20009772:	697b      	ldr	r3, [r7, #20]
20009774:	3208      	adds	r2, #8
20009776:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
2000977a:	69fb      	ldr	r3, [r7, #28]
2000977c:	f003 0307 	and.w	r3, r3, #7
20009780:	009b      	lsls	r3, r3, #2
20009782:	220f      	movs	r2, #15
20009784:	fa02 f303 	lsl.w	r3, r2, r3
20009788:	43db      	mvns	r3, r3
2000978a:	69fa      	ldr	r2, [r7, #28]
2000978c:	08d2      	lsrs	r2, r2, #3
2000978e:	4019      	ands	r1, r3
20009790:	697b      	ldr	r3, [r7, #20]
20009792:	3208      	adds	r2, #8
20009794:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

      /* Configure the default value for IO Speed */
      p_gpio->OSPEEDR &= ~(GPIO_OSPEEDR_OSPEED0 << (pin_position * GPIO_OSPEEDR_OSPEED1_Pos));
20009798:	697b      	ldr	r3, [r7, #20]
2000979a:	689a      	ldr	r2, [r3, #8]
2000979c:	69fb      	ldr	r3, [r7, #28]
2000979e:	005b      	lsls	r3, r3, #1
200097a0:	2103      	movs	r1, #3
200097a2:	fa01 f303 	lsl.w	r3, r1, r3
200097a6:	43db      	mvns	r3, r3
200097a8:	401a      	ands	r2, r3
200097aa:	697b      	ldr	r3, [r7, #20]
200097ac:	609a      	str	r2, [r3, #8]

      /* Configure the default value IO Output Type */
      p_gpio->OTYPER  &= ~(GPIO_OTYPER_OT0 << pin_position);
200097ae:	697b      	ldr	r3, [r7, #20]
200097b0:	685a      	ldr	r2, [r3, #4]
200097b2:	2101      	movs	r1, #1
200097b4:	69fb      	ldr	r3, [r7, #28]
200097b6:	fa01 f303 	lsl.w	r3, r1, r3
200097ba:	43db      	mvns	r3, r3
200097bc:	401a      	ands	r2, r3
200097be:	697b      	ldr	r3, [r7, #20]
200097c0:	605a      	str	r2, [r3, #4]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      p_gpio->PUPDR &= ~(GPIO_PUPDR_PUPD0 << (pin_position * GPIO_PUPDR_PUPD1_Pos));
200097c2:	697b      	ldr	r3, [r7, #20]
200097c4:	68da      	ldr	r2, [r3, #12]
200097c6:	69fb      	ldr	r3, [r7, #28]
200097c8:	005b      	lsls	r3, r3, #1
200097ca:	2103      	movs	r1, #3
200097cc:	fa01 f303 	lsl.w	r3, r1, r3
200097d0:	43db      	mvns	r3, r3
200097d2:	401a      	ands	r2, r3
200097d4:	697b      	ldr	r3, [r7, #20]
200097d6:	60da      	str	r2, [r3, #12]
    }

    position++;
200097d8:	69bb      	ldr	r3, [r7, #24]
200097da:	3301      	adds	r3, #1
200097dc:	61bb      	str	r3, [r7, #24]
  while ((GPIO_Pin >> position) != 0U)
200097de:	683a      	ldr	r2, [r7, #0]
200097e0:	69bb      	ldr	r3, [r7, #24]
200097e2:	fa22 f303 	lsr.w	r3, r2, r3
200097e6:	2b00      	cmp	r3, #0
200097e8:	f47f af3c 	bne.w	20009664 <HAL_GPIO_DeInit+0x14>
  }
}
200097ec:	bf00      	nop
200097ee:	bf00      	nop
200097f0:	3724      	adds	r7, #36	@ 0x24
200097f2:	46bd      	mov	sp, r7
200097f4:	f85d 7b04 	ldr.w	r7, [sp], #4
200097f8:	4770      	bx	lr
200097fa:	bf00      	nop
200097fc:	46020000 	.word	0x46020000
20009800:	200185f0 	.word	0x200185f0
20009804:	46022000 	.word	0x46022000
20009808:	002f7f7f 	.word	0x002f7f7f

2000980c <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(const GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
2000980c:	b480      	push	{r7}
2000980e:	b085      	sub	sp, #20
20009810:	af00      	add	r7, sp, #0
20009812:	6078      	str	r0, [r7, #4]
20009814:	460b      	mov	r3, r1
20009816:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0U)
20009818:	687b      	ldr	r3, [r7, #4]
2000981a:	691a      	ldr	r2, [r3, #16]
2000981c:	887b      	ldrh	r3, [r7, #2]
2000981e:	4013      	ands	r3, r2
20009820:	2b00      	cmp	r3, #0
20009822:	d002      	beq.n	2000982a <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
20009824:	2301      	movs	r3, #1
20009826:	73fb      	strb	r3, [r7, #15]
20009828:	e001      	b.n	2000982e <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
2000982a:	2300      	movs	r3, #0
2000982c:	73fb      	strb	r3, [r7, #15]
  }

  return bitstatus;
2000982e:	7bfb      	ldrb	r3, [r7, #15]
}
20009830:	4618      	mov	r0, r3
20009832:	3714      	adds	r7, #20
20009834:	46bd      	mov	sp, r7
20009836:	f85d 7b04 	ldr.w	r7, [sp], #4
2000983a:	4770      	bx	lr

2000983c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
2000983c:	b480      	push	{r7}
2000983e:	b083      	sub	sp, #12
20009840:	af00      	add	r7, sp, #0
20009842:	6078      	str	r0, [r7, #4]
20009844:	460b      	mov	r3, r1
20009846:	807b      	strh	r3, [r7, #2]
20009848:	4613      	mov	r3, r2
2000984a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
2000984c:	787b      	ldrb	r3, [r7, #1]
2000984e:	2b00      	cmp	r3, #0
20009850:	d003      	beq.n	2000985a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
20009852:	887a      	ldrh	r2, [r7, #2]
20009854:	687b      	ldr	r3, [r7, #4]
20009856:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR  = (uint32_t)GPIO_Pin;
  }
}
20009858:	e002      	b.n	20009860 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR  = (uint32_t)GPIO_Pin;
2000985a:	887a      	ldrh	r2, [r7, #2]
2000985c:	687b      	ldr	r3, [r7, #4]
2000985e:	629a      	str	r2, [r3, #40]	@ 0x28
}
20009860:	bf00      	nop
20009862:	370c      	adds	r7, #12
20009864:	46bd      	mov	sp, r7
20009866:	f85d 7b04 	ldr.w	r7, [sp], #4
2000986a:	4770      	bx	lr

2000986c <HAL_GPIO_WriteMultipleStatePin>:
  *         assert would be triggered.
  * @note   At least one of the two parameters used to set or reset shall be different from zero.
  * @retval None
  */
void HAL_GPIO_WriteMultipleStatePin(GPIO_TypeDef *GPIOx, uint16_t PinReset, uint16_t PinSet)
{
2000986c:	b480      	push	{r7}
2000986e:	b085      	sub	sp, #20
20009870:	af00      	add	r7, sp, #0
20009872:	6078      	str	r0, [r7, #4]
20009874:	460b      	mov	r3, r1
20009876:	807b      	strh	r3, [r7, #2]
20009878:	4613      	mov	r3, r2
2000987a:	803b      	strh	r3, [r7, #0]
  /* Check the parameters */
  /* Make sure at least one parameter is different from zero and that there is no common pin */
  assert_param(IS_GPIO_PIN((uint32_t)PinReset | (uint32_t)PinSet));
  assert_param(IS_GPIO_COMMON_PIN(PinReset, PinSet));

  tmp = (((uint32_t)PinReset << 16) | PinSet);
2000987c:	887b      	ldrh	r3, [r7, #2]
2000987e:	041a      	lsls	r2, r3, #16
20009880:	883b      	ldrh	r3, [r7, #0]
20009882:	4313      	orrs	r3, r2
20009884:	60fb      	str	r3, [r7, #12]
  GPIOx->BSRR = tmp;
20009886:	687b      	ldr	r3, [r7, #4]
20009888:	68fa      	ldr	r2, [r7, #12]
2000988a:	619a      	str	r2, [r3, #24]
}
2000988c:	bf00      	nop
2000988e:	3714      	adds	r7, #20
20009890:	46bd      	mov	sp, r7
20009892:	f85d 7b04 	ldr.w	r7, [sp], #4
20009896:	4770      	bx	lr

20009898 <HAL_GPIO_TogglePin>:
  * @param  GPIO_Pin specifies the pin to be toggled.
  *         This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
20009898:	b480      	push	{r7}
2000989a:	b085      	sub	sp, #20
2000989c:	af00      	add	r7, sp, #0
2000989e:	6078      	str	r0, [r7, #4]
200098a0:	460b      	mov	r3, r1
200098a2:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
200098a4:	687b      	ldr	r3, [r7, #4]
200098a6:	695b      	ldr	r3, [r3, #20]
200098a8:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
200098aa:	887a      	ldrh	r2, [r7, #2]
200098ac:	68fb      	ldr	r3, [r7, #12]
200098ae:	4013      	ands	r3, r2
200098b0:	041a      	lsls	r2, r3, #16
200098b2:	68fb      	ldr	r3, [r7, #12]
200098b4:	43d9      	mvns	r1, r3
200098b6:	887b      	ldrh	r3, [r7, #2]
200098b8:	400b      	ands	r3, r1
200098ba:	431a      	orrs	r2, r3
200098bc:	687b      	ldr	r3, [r7, #4]
200098be:	619a      	str	r2, [r3, #24]
}
200098c0:	bf00      	nop
200098c2:	3714      	adds	r7, #20
200098c4:	46bd      	mov	sp, r7
200098c6:	f85d 7b04 	ldr.w	r7, [sp], #4
200098ca:	4770      	bx	lr

200098cc <HAL_GPIO_LockPin>:
  * @param  GPIO_Pin: specifies the port bits to be locked.
  *         This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval None
  */
HAL_StatusTypeDef HAL_GPIO_LockPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
200098cc:	b480      	push	{r7}
200098ce:	b089      	sub	sp, #36	@ 0x24
200098d0:	af00      	add	r7, sp, #0
200098d2:	6078      	str	r0, [r7, #4]
200098d4:	460b      	mov	r3, r1
200098d6:	807b      	strh	r3, [r7, #2]
  uint32_t iocurrent;
  uint32_t pin_locked;
  uint32_t pin_position;
  uint32_t position = 0U;
200098d8:	2300      	movs	r3, #0
200098da:	61bb      	str	r3, [r7, #24]
  GPIO_TypeDef  *p_gpio;
  __IO uint32_t tmp = GPIO_LCKR_LCKK;
200098dc:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
200098e0:	60bb      	str	r3, [r7, #8]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* Save GPIO port address */
  p_gpio = GPIOx;
200098e2:	687b      	ldr	r3, [r7, #4]
200098e4:	617b      	str	r3, [r7, #20]

  /* Configure the port pins */
  while ((GPIO_Pin >> position) != 0U)
200098e6:	e04b      	b.n	20009980 <HAL_GPIO_LockPin+0xb4>
  {
    /* Get current io position */
    iocurrent = GPIO_Pin & (1UL << position);
200098e8:	887a      	ldrh	r2, [r7, #2]
200098ea:	2101      	movs	r1, #1
200098ec:	69bb      	ldr	r3, [r7, #24]
200098ee:	fa01 f303 	lsl.w	r3, r1, r3
200098f2:	4013      	ands	r3, r2
200098f4:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0U)
200098f6:	693b      	ldr	r3, [r7, #16]
200098f8:	2b00      	cmp	r3, #0
200098fa:	d03e      	beq.n	2000997a <HAL_GPIO_LockPin+0xae>
    {

      /* In case of LPGPIO Port */
      if (GPIOx == LPGPIO1)
200098fc:	687b      	ldr	r3, [r7, #4]
200098fe:	4a27      	ldr	r2, [pc, #156]	@ (2000999c <HAL_GPIO_LockPin+0xd0>)
20009900:	4293      	cmp	r3, r2
20009902:	d117      	bne.n	20009934 <HAL_GPIO_LockPin+0x68>
      {
        /* Save GPIO Port and pin index */
        p_gpio = LPGPIO_Map[position].GPIO_PORT;
20009904:	4a26      	ldr	r2, [pc, #152]	@ (200099a0 <HAL_GPIO_LockPin+0xd4>)
20009906:	69bb      	ldr	r3, [r7, #24]
20009908:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
2000990c:	617b      	str	r3, [r7, #20]
        pin_position = (1UL << (LPGPIO_Map[position].Pin_Pos));
2000990e:	4a24      	ldr	r2, [pc, #144]	@ (200099a0 <HAL_GPIO_LockPin+0xd4>)
20009910:	69bb      	ldr	r3, [r7, #24]
20009912:	00db      	lsls	r3, r3, #3
20009914:	4413      	add	r3, r2
20009916:	685b      	ldr	r3, [r3, #4]
20009918:	2201      	movs	r2, #1
2000991a:	fa02 f303 	lsl.w	r3, r2, r3
2000991e:	61fb      	str	r3, [r7, #28]

        /* Save gpio pin locked */
        pin_locked = p_gpio->LCKR;
20009920:	697b      	ldr	r3, [r7, #20]
20009922:	69db      	ldr	r3, [r3, #28]
20009924:	60fb      	str	r3, [r7, #12]

        /* Apply lock key write sequence */
        tmp |= (pin_locked | pin_position);
20009926:	68fa      	ldr	r2, [r7, #12]
20009928:	69fb      	ldr	r3, [r7, #28]
2000992a:	431a      	orrs	r2, r3
2000992c:	68bb      	ldr	r3, [r7, #8]
2000992e:	4313      	orrs	r3, r2
20009930:	60bb      	str	r3, [r7, #8]
20009932:	e00d      	b.n	20009950 <HAL_GPIO_LockPin+0x84>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));

        /* Save GPIO Pin pos*/
        pin_position = (1UL << position);
20009934:	2201      	movs	r2, #1
20009936:	69bb      	ldr	r3, [r7, #24]
20009938:	fa02 f303 	lsl.w	r3, r2, r3
2000993c:	61fb      	str	r3, [r7, #28]

        /* Save gpio pin locked */
        pin_locked = p_gpio->LCKR;
2000993e:	697b      	ldr	r3, [r7, #20]
20009940:	69db      	ldr	r3, [r3, #28]
20009942:	60fb      	str	r3, [r7, #12]

        /* Apply lock key write sequence */
        tmp |= (pin_locked | pin_position);
20009944:	68fa      	ldr	r2, [r7, #12]
20009946:	69fb      	ldr	r3, [r7, #28]
20009948:	431a      	orrs	r2, r3
2000994a:	68bb      	ldr	r3, [r7, #8]
2000994c:	4313      	orrs	r3, r2
2000994e:	60bb      	str	r3, [r7, #8]
      }

      /* Set LCKx bit(s): LCKK='1' + LCK[15-0] */
      p_gpio->LCKR = tmp;
20009950:	68ba      	ldr	r2, [r7, #8]
20009952:	697b      	ldr	r3, [r7, #20]
20009954:	61da      	str	r2, [r3, #28]
      /* Reset LCKx bit(s): LCKK='0' + LCK[15-0] */
      p_gpio->LCKR = pin_position;
20009956:	697b      	ldr	r3, [r7, #20]
20009958:	69fa      	ldr	r2, [r7, #28]
2000995a:	61da      	str	r2, [r3, #28]
      /* Set LCKx bit(s): LCKK='1' + LCK[15-0] */
      p_gpio->LCKR = tmp;
2000995c:	68ba      	ldr	r2, [r7, #8]
2000995e:	697b      	ldr	r3, [r7, #20]
20009960:	61da      	str	r2, [r3, #28]
      /* Read LCKK register. This read is mandatory to complete key lock sequence */
      tmp = p_gpio->LCKR;
20009962:	697b      	ldr	r3, [r7, #20]
20009964:	69db      	ldr	r3, [r3, #28]
20009966:	60bb      	str	r3, [r7, #8]

      /* read again in order to confirm lock is active */
      if ((p_gpio->LCKR & GPIO_LCKR_LCKK) != GPIO_LCKR_LCKK)
20009968:	697b      	ldr	r3, [r7, #20]
2000996a:	69db      	ldr	r3, [r3, #28]
2000996c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
20009970:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
20009974:	d001      	beq.n	2000997a <HAL_GPIO_LockPin+0xae>
      {
        return HAL_ERROR;
20009976:	2301      	movs	r3, #1
20009978:	e009      	b.n	2000998e <HAL_GPIO_LockPin+0xc2>
      }
    }
    position++;
2000997a:	69bb      	ldr	r3, [r7, #24]
2000997c:	3301      	adds	r3, #1
2000997e:	61bb      	str	r3, [r7, #24]
  while ((GPIO_Pin >> position) != 0U)
20009980:	887a      	ldrh	r2, [r7, #2]
20009982:	69bb      	ldr	r3, [r7, #24]
20009984:	fa42 f303 	asr.w	r3, r2, r3
20009988:	2b00      	cmp	r3, #0
2000998a:	d1ad      	bne.n	200098e8 <HAL_GPIO_LockPin+0x1c>
  }
  return HAL_OK;
2000998c:	2300      	movs	r3, #0
}
2000998e:	4618      	mov	r0, r3
20009990:	3724      	adds	r7, #36	@ 0x24
20009992:	46bd      	mov	sp, r7
20009994:	f85d 7b04 	ldr.w	r7, [sp], #4
20009998:	4770      	bx	lr
2000999a:	bf00      	nop
2000999c:	46020000 	.word	0x46020000
200099a0:	200185f0 	.word	0x200185f0

200099a4 <HAL_GPIO_EnableHighSPeedLowVoltage>:
  * @param  GPIO_Pin: specifies the port bit to be written.
  *         This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_EnableHighSPeedLowVoltage(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
200099a4:	b480      	push	{r7}
200099a6:	b08b      	sub	sp, #44	@ 0x2c
200099a8:	af00      	add	r7, sp, #0
200099aa:	6078      	str	r0, [r7, #4]
200099ac:	460b      	mov	r3, r1
200099ae:	807b      	strh	r3, [r7, #2]
  uint32_t iocurrent;
  uint32_t pin_position;
  uint32_t position = 0U;
200099b0:	2300      	movs	r3, #0
200099b2:	623b      	str	r3, [r7, #32]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* Save GPIO port address */
  p_gpio = GPIOx;
200099b4:	687b      	ldr	r3, [r7, #4]
200099b6:	61fb      	str	r3, [r7, #28]

  /* Configure the port pins */
  while ((GPIO_Pin >> position) != 0U)
200099b8:	e03c      	b.n	20009a34 <HAL_GPIO_EnableHighSPeedLowVoltage+0x90>
  {
    /* Get current io position */
    iocurrent = GPIO_Pin & (1UL << position);
200099ba:	887a      	ldrh	r2, [r7, #2]
200099bc:	2101      	movs	r1, #1
200099be:	6a3b      	ldr	r3, [r7, #32]
200099c0:	fa01 f303 	lsl.w	r3, r1, r3
200099c4:	4013      	ands	r3, r2
200099c6:	61bb      	str	r3, [r7, #24]

    if (iocurrent != 0U)
200099c8:	69bb      	ldr	r3, [r7, #24]
200099ca:	2b00      	cmp	r3, #0
200099cc:	d02f      	beq.n	20009a2e <HAL_GPIO_EnableHighSPeedLowVoltage+0x8a>
    {
      /* In case of LPGPIO Port */
      if (GPIOx == LPGPIO1)
200099ce:	687b      	ldr	r3, [r7, #4]
200099d0:	4a1f      	ldr	r2, [pc, #124]	@ (20009a50 <HAL_GPIO_EnableHighSPeedLowVoltage+0xac>)
200099d2:	4293      	cmp	r3, r2
200099d4:	d120      	bne.n	20009a18 <HAL_GPIO_EnableHighSPeedLowVoltage+0x74>
      {
        /* Get GPIO pin position */
        position = POSITION_VAL(GPIO_Pin);
200099d6:	887b      	ldrh	r3, [r7, #2]
200099d8:	613b      	str	r3, [r7, #16]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
200099da:	693b      	ldr	r3, [r7, #16]
200099dc:	fa93 f3a3 	rbit	r3, r3
200099e0:	60fb      	str	r3, [r7, #12]
  return result;
200099e2:	68fb      	ldr	r3, [r7, #12]
200099e4:	617b      	str	r3, [r7, #20]
  if (value == 0U)
200099e6:	697b      	ldr	r3, [r7, #20]
200099e8:	2b00      	cmp	r3, #0
200099ea:	d101      	bne.n	200099f0 <HAL_GPIO_EnableHighSPeedLowVoltage+0x4c>
    return 32U;
200099ec:	2320      	movs	r3, #32
200099ee:	e003      	b.n	200099f8 <HAL_GPIO_EnableHighSPeedLowVoltage+0x54>
  return __builtin_clz(value);
200099f0:	697b      	ldr	r3, [r7, #20]
200099f2:	fab3 f383 	clz	r3, r3
200099f6:	b2db      	uxtb	r3, r3
200099f8:	623b      	str	r3, [r7, #32]

        /* Save GPIO Port and pin index */
        p_gpio = LPGPIO_Map[position].GPIO_PORT;
200099fa:	4a16      	ldr	r2, [pc, #88]	@ (20009a54 <HAL_GPIO_EnableHighSPeedLowVoltage+0xb0>)
200099fc:	6a3b      	ldr	r3, [r7, #32]
200099fe:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
20009a02:	61fb      	str	r3, [r7, #28]
        pin_position = (1UL << (LPGPIO_Map[position].Pin_Pos));
20009a04:	4a13      	ldr	r2, [pc, #76]	@ (20009a54 <HAL_GPIO_EnableHighSPeedLowVoltage+0xb0>)
20009a06:	6a3b      	ldr	r3, [r7, #32]
20009a08:	00db      	lsls	r3, r3, #3
20009a0a:	4413      	add	r3, r2
20009a0c:	685b      	ldr	r3, [r3, #4]
20009a0e:	2201      	movs	r2, #1
20009a10:	fa02 f303 	lsl.w	r3, r2, r3
20009a14:	627b      	str	r3, [r7, #36]	@ 0x24
20009a16:	e004      	b.n	20009a22 <HAL_GPIO_EnableHighSPeedLowVoltage+0x7e>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));

        /* Save GPIO pin pos */
        pin_position = (1UL << position);
20009a18:	2201      	movs	r2, #1
20009a1a:	6a3b      	ldr	r3, [r7, #32]
20009a1c:	fa02 f303 	lsl.w	r3, r2, r3
20009a20:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      /* Set HSLVR gpio pin */
      SET_BIT(p_gpio->HSLVR, pin_position);
20009a22:	69fb      	ldr	r3, [r7, #28]
20009a24:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
20009a26:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
20009a28:	431a      	orrs	r2, r3
20009a2a:	69fb      	ldr	r3, [r7, #28]
20009a2c:	62da      	str	r2, [r3, #44]	@ 0x2c
    }
    position++;
20009a2e:	6a3b      	ldr	r3, [r7, #32]
20009a30:	3301      	adds	r3, #1
20009a32:	623b      	str	r3, [r7, #32]
  while ((GPIO_Pin >> position) != 0U)
20009a34:	887a      	ldrh	r2, [r7, #2]
20009a36:	6a3b      	ldr	r3, [r7, #32]
20009a38:	fa42 f303 	asr.w	r3, r2, r3
20009a3c:	2b00      	cmp	r3, #0
20009a3e:	d1bc      	bne.n	200099ba <HAL_GPIO_EnableHighSPeedLowVoltage+0x16>
  }
}
20009a40:	bf00      	nop
20009a42:	bf00      	nop
20009a44:	372c      	adds	r7, #44	@ 0x2c
20009a46:	46bd      	mov	sp, r7
20009a48:	f85d 7b04 	ldr.w	r7, [sp], #4
20009a4c:	4770      	bx	lr
20009a4e:	bf00      	nop
20009a50:	46020000 	.word	0x46020000
20009a54:	200185f0 	.word	0x200185f0

20009a58 <HAL_GPIO_DisableHighSPeedLowVoltage>:
  * @param  GPIO_Pin: specifies the port bit to be written.
  *         This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DisableHighSPeedLowVoltage(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
20009a58:	b480      	push	{r7}
20009a5a:	b08b      	sub	sp, #44	@ 0x2c
20009a5c:	af00      	add	r7, sp, #0
20009a5e:	6078      	str	r0, [r7, #4]
20009a60:	460b      	mov	r3, r1
20009a62:	807b      	strh	r3, [r7, #2]
  uint32_t iocurrent;
  uint32_t pin_position;
  uint32_t position = 0U;
20009a64:	2300      	movs	r3, #0
20009a66:	623b      	str	r3, [r7, #32]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* Save GPIO port address */
  p_gpio = GPIOx;
20009a68:	687b      	ldr	r3, [r7, #4]
20009a6a:	61fb      	str	r3, [r7, #28]

  /* Configure the port pins */
  while ((GPIO_Pin >> position) != 0U)
20009a6c:	e03d      	b.n	20009aea <HAL_GPIO_DisableHighSPeedLowVoltage+0x92>
  {
    /* Get current io position */
    iocurrent = GPIO_Pin & (1UL << position);
20009a6e:	887a      	ldrh	r2, [r7, #2]
20009a70:	2101      	movs	r1, #1
20009a72:	6a3b      	ldr	r3, [r7, #32]
20009a74:	fa01 f303 	lsl.w	r3, r1, r3
20009a78:	4013      	ands	r3, r2
20009a7a:	61bb      	str	r3, [r7, #24]

    if (iocurrent != 0U)
20009a7c:	69bb      	ldr	r3, [r7, #24]
20009a7e:	2b00      	cmp	r3, #0
20009a80:	d030      	beq.n	20009ae4 <HAL_GPIO_DisableHighSPeedLowVoltage+0x8c>
    {
      /* In case of LPGPIO Port */
      if (GPIOx == LPGPIO1)
20009a82:	687b      	ldr	r3, [r7, #4]
20009a84:	4a1f      	ldr	r2, [pc, #124]	@ (20009b04 <HAL_GPIO_DisableHighSPeedLowVoltage+0xac>)
20009a86:	4293      	cmp	r3, r2
20009a88:	d120      	bne.n	20009acc <HAL_GPIO_DisableHighSPeedLowVoltage+0x74>
      {
        /* Get GPIO pin position */
        position = POSITION_VAL(GPIO_Pin);
20009a8a:	887b      	ldrh	r3, [r7, #2]
20009a8c:	613b      	str	r3, [r7, #16]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
20009a8e:	693b      	ldr	r3, [r7, #16]
20009a90:	fa93 f3a3 	rbit	r3, r3
20009a94:	60fb      	str	r3, [r7, #12]
  return result;
20009a96:	68fb      	ldr	r3, [r7, #12]
20009a98:	617b      	str	r3, [r7, #20]
  if (value == 0U)
20009a9a:	697b      	ldr	r3, [r7, #20]
20009a9c:	2b00      	cmp	r3, #0
20009a9e:	d101      	bne.n	20009aa4 <HAL_GPIO_DisableHighSPeedLowVoltage+0x4c>
    return 32U;
20009aa0:	2320      	movs	r3, #32
20009aa2:	e003      	b.n	20009aac <HAL_GPIO_DisableHighSPeedLowVoltage+0x54>
  return __builtin_clz(value);
20009aa4:	697b      	ldr	r3, [r7, #20]
20009aa6:	fab3 f383 	clz	r3, r3
20009aaa:	b2db      	uxtb	r3, r3
20009aac:	623b      	str	r3, [r7, #32]

        /* Save GPIO Port and pin index */
        p_gpio = LPGPIO_Map[position].GPIO_PORT;
20009aae:	4a16      	ldr	r2, [pc, #88]	@ (20009b08 <HAL_GPIO_DisableHighSPeedLowVoltage+0xb0>)
20009ab0:	6a3b      	ldr	r3, [r7, #32]
20009ab2:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
20009ab6:	61fb      	str	r3, [r7, #28]
        pin_position = (1UL << (LPGPIO_Map[position].Pin_Pos));
20009ab8:	4a13      	ldr	r2, [pc, #76]	@ (20009b08 <HAL_GPIO_DisableHighSPeedLowVoltage+0xb0>)
20009aba:	6a3b      	ldr	r3, [r7, #32]
20009abc:	00db      	lsls	r3, r3, #3
20009abe:	4413      	add	r3, r2
20009ac0:	685b      	ldr	r3, [r3, #4]
20009ac2:	2201      	movs	r2, #1
20009ac4:	fa02 f303 	lsl.w	r3, r2, r3
20009ac8:	627b      	str	r3, [r7, #36]	@ 0x24
20009aca:	e004      	b.n	20009ad6 <HAL_GPIO_DisableHighSPeedLowVoltage+0x7e>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));

        /* Save GPIO pin pos */
        pin_position = (1UL << position);
20009acc:	2201      	movs	r2, #1
20009ace:	6a3b      	ldr	r3, [r7, #32]
20009ad0:	fa02 f303 	lsl.w	r3, r2, r3
20009ad4:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      /* Clear HSLVR gpio pin */
      CLEAR_BIT(p_gpio->HSLVR, pin_position);
20009ad6:	69fb      	ldr	r3, [r7, #28]
20009ad8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
20009ada:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
20009adc:	43db      	mvns	r3, r3
20009ade:	401a      	ands	r2, r3
20009ae0:	69fb      	ldr	r3, [r7, #28]
20009ae2:	62da      	str	r2, [r3, #44]	@ 0x2c
    }
    position++;
20009ae4:	6a3b      	ldr	r3, [r7, #32]
20009ae6:	3301      	adds	r3, #1
20009ae8:	623b      	str	r3, [r7, #32]
  while ((GPIO_Pin >> position) != 0U)
20009aea:	887a      	ldrh	r2, [r7, #2]
20009aec:	6a3b      	ldr	r3, [r7, #32]
20009aee:	fa42 f303 	asr.w	r3, r2, r3
20009af2:	2b00      	cmp	r3, #0
20009af4:	d1bb      	bne.n	20009a6e <HAL_GPIO_DisableHighSPeedLowVoltage+0x16>
  }
}
20009af6:	bf00      	nop
20009af8:	bf00      	nop
20009afa:	372c      	adds	r7, #44	@ 0x2c
20009afc:	46bd      	mov	sp, r7
20009afe:	f85d 7b04 	ldr.w	r7, [sp], #4
20009b02:	4770      	bx	lr
20009b04:	46020000 	.word	0x46020000
20009b08:	200185f0 	.word	0x200185f0

20009b0c <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin: Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
20009b0c:	b580      	push	{r7, lr}
20009b0e:	b082      	sub	sp, #8
20009b10:	af00      	add	r7, sp, #0
20009b12:	4603      	mov	r3, r0
20009b14:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_RISING_IT(GPIO_Pin) != 0U)
20009b16:	4b0f      	ldr	r3, [pc, #60]	@ (20009b54 <HAL_GPIO_EXTI_IRQHandler+0x48>)
20009b18:	68da      	ldr	r2, [r3, #12]
20009b1a:	88fb      	ldrh	r3, [r7, #6]
20009b1c:	4013      	ands	r3, r2
20009b1e:	2b00      	cmp	r3, #0
20009b20:	d006      	beq.n	20009b30 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_RISING_IT(GPIO_Pin);
20009b22:	4a0c      	ldr	r2, [pc, #48]	@ (20009b54 <HAL_GPIO_EXTI_IRQHandler+0x48>)
20009b24:	88fb      	ldrh	r3, [r7, #6]
20009b26:	60d3      	str	r3, [r2, #12]
    HAL_GPIO_EXTI_Rising_Callback(GPIO_Pin);
20009b28:	88fb      	ldrh	r3, [r7, #6]
20009b2a:	4618      	mov	r0, r3
20009b2c:	f000 f814 	bl	20009b58 <HAL_GPIO_EXTI_Rising_Callback>
  }

  if (__HAL_GPIO_EXTI_GET_FALLING_IT(GPIO_Pin) != 0U)
20009b30:	4b08      	ldr	r3, [pc, #32]	@ (20009b54 <HAL_GPIO_EXTI_IRQHandler+0x48>)
20009b32:	691a      	ldr	r2, [r3, #16]
20009b34:	88fb      	ldrh	r3, [r7, #6]
20009b36:	4013      	ands	r3, r2
20009b38:	2b00      	cmp	r3, #0
20009b3a:	d006      	beq.n	20009b4a <HAL_GPIO_EXTI_IRQHandler+0x3e>
  {
    __HAL_GPIO_EXTI_CLEAR_FALLING_IT(GPIO_Pin);
20009b3c:	4a05      	ldr	r2, [pc, #20]	@ (20009b54 <HAL_GPIO_EXTI_IRQHandler+0x48>)
20009b3e:	88fb      	ldrh	r3, [r7, #6]
20009b40:	6113      	str	r3, [r2, #16]
    HAL_GPIO_EXTI_Falling_Callback(GPIO_Pin);
20009b42:	88fb      	ldrh	r3, [r7, #6]
20009b44:	4618      	mov	r0, r3
20009b46:	f000 f812 	bl	20009b6e <HAL_GPIO_EXTI_Falling_Callback>
  }
}
20009b4a:	bf00      	nop
20009b4c:	3708      	adds	r7, #8
20009b4e:	46bd      	mov	sp, r7
20009b50:	bd80      	pop	{r7, pc}
20009b52:	bf00      	nop
20009b54:	46022000 	.word	0x46022000

20009b58 <HAL_GPIO_EXTI_Rising_Callback>:
  * @brief  EXTI line rising detection callback.
  * @param  GPIO_Pin: Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Rising_Callback(uint16_t GPIO_Pin)
{
20009b58:	b480      	push	{r7}
20009b5a:	b083      	sub	sp, #12
20009b5c:	af00      	add	r7, sp, #0
20009b5e:	4603      	mov	r3, r0
20009b60:	80fb      	strh	r3, [r7, #6]
  UNUSED(GPIO_Pin);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Rising_Callback could be implemented in the user file
   */
}
20009b62:	bf00      	nop
20009b64:	370c      	adds	r7, #12
20009b66:	46bd      	mov	sp, r7
20009b68:	f85d 7b04 	ldr.w	r7, [sp], #4
20009b6c:	4770      	bx	lr

20009b6e <HAL_GPIO_EXTI_Falling_Callback>:
  * @brief  EXTI line falling detection callback.
  * @param  GPIO_Pin: Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Falling_Callback(uint16_t GPIO_Pin)
{
20009b6e:	b480      	push	{r7}
20009b70:	b083      	sub	sp, #12
20009b72:	af00      	add	r7, sp, #0
20009b74:	4603      	mov	r3, r0
20009b76:	80fb      	strh	r3, [r7, #6]
  UNUSED(GPIO_Pin);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Falling_Callback could be implemented in the user file
   */
}
20009b78:	bf00      	nop
20009b7a:	370c      	adds	r7, #12
20009b7c:	46bd      	mov	sp, r7
20009b7e:	f85d 7b04 	ldr.w	r7, [sp], #4
20009b82:	4770      	bx	lr

20009b84 <LL_DLYB_Enable>:
  * @param  DLYBx DLYB Instance
  * @retval None
  */

__STATIC_INLINE void LL_DLYB_Enable(DLYB_TypeDef *DLYBx)
{
20009b84:	b480      	push	{r7}
20009b86:	b083      	sub	sp, #12
20009b88:	af00      	add	r7, sp, #0
20009b8a:	6078      	str	r0, [r7, #4]
  SET_BIT(DLYBx->CR, DLYB_CR_DEN);
20009b8c:	687b      	ldr	r3, [r7, #4]
20009b8e:	681b      	ldr	r3, [r3, #0]
20009b90:	f043 0201 	orr.w	r2, r3, #1
20009b94:	687b      	ldr	r3, [r7, #4]
20009b96:	601a      	str	r2, [r3, #0]
}
20009b98:	bf00      	nop
20009b9a:	370c      	adds	r7, #12
20009b9c:	46bd      	mov	sp, r7
20009b9e:	f85d 7b04 	ldr.w	r7, [sp], #4
20009ba2:	4770      	bx	lr

20009ba4 <LL_DLYB_Disable>:
  * @param  DLYBx DLYB Instance.
  * @retval None
  */

__STATIC_INLINE void LL_DLYB_Disable(DLYB_TypeDef *DLYBx)
{
20009ba4:	b480      	push	{r7}
20009ba6:	b083      	sub	sp, #12
20009ba8:	af00      	add	r7, sp, #0
20009baa:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(DLYBx->CR, DLYB_CR_DEN);
20009bac:	687b      	ldr	r3, [r7, #4]
20009bae:	681b      	ldr	r3, [r3, #0]
20009bb0:	f023 0201 	bic.w	r2, r3, #1
20009bb4:	687b      	ldr	r3, [r7, #4]
20009bb6:	601a      	str	r2, [r3, #0]
}
20009bb8:	bf00      	nop
20009bba:	370c      	adds	r7, #12
20009bbc:	46bd      	mov	sp, r7
20009bbe:	f85d 7b04 	ldr.w	r7, [sp], #4
20009bc2:	4770      	bx	lr

20009bc4 <HAL_OSPI_Init>:
  *         in the OSPI_InitTypeDef and initialize the associated handle.
  * @param  hospi : OSPI handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_OSPI_Init(OSPI_HandleTypeDef *hospi)
{
20009bc4:	b580      	push	{r7, lr}
20009bc6:	b086      	sub	sp, #24
20009bc8:	af02      	add	r7, sp, #8
20009bca:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
20009bcc:	2300      	movs	r3, #0
20009bce:	73fb      	strb	r3, [r7, #15]
  uint32_t tickstart = HAL_GetTick();
20009bd0:	f7f8 ff6e 	bl	20002ab0 <HAL_GetTick>
20009bd4:	60b8      	str	r0, [r7, #8]

  /* Check the OSPI handle allocation */
  if (hospi == NULL)
20009bd6:	687b      	ldr	r3, [r7, #4]
20009bd8:	2b00      	cmp	r3, #0
20009bda:	d102      	bne.n	20009be2 <HAL_OSPI_Init+0x1e>
  {
    status = HAL_ERROR;
20009bdc:	2301      	movs	r3, #1
20009bde:	73fb      	strb	r3, [r7, #15]
20009be0:	e0a5      	b.n	20009d2e <HAL_OSPI_Init+0x16a>
    assert_param(IS_OSPI_CS_BOUNDARY(hospi->Init.ChipSelectBoundary));
    assert_param(IS_OSPI_DLYBYP(hospi->Init.DelayBlockBypass));
    assert_param(IS_OSPI_MAXTRAN(hospi->Init.MaxTran));

    /* Initialize error code */
    hospi->ErrorCode = HAL_OSPI_ERROR_NONE;
20009be2:	687b      	ldr	r3, [r7, #4]
20009be4:	2200      	movs	r2, #0
20009be6:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Check if the state is the reset state */
    if (hospi->State == HAL_OSPI_STATE_RESET)
20009be8:	687b      	ldr	r3, [r7, #4]
20009bea:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
20009bec:	2b00      	cmp	r3, #0
20009bee:	f040 809e 	bne.w	20009d2e <HAL_OSPI_Init+0x16a>

      /* Init the low level hardware */
      hospi->MspInitCallback(hospi);
#else
      /* Initialization of the low level hardware */
      HAL_OSPI_MspInit(hospi);
20009bf2:	6878      	ldr	r0, [r7, #4]
20009bf4:	f7f8 f978 	bl	20001ee8 <HAL_OSPI_MspInit>
#endif /* defined (USE_HAL_OSPI_REGISTER_CALLBACKS) && (USE_HAL_OSPI_REGISTER_CALLBACKS == 1U) */

      /* Configure the default timeout for the OSPI memory access */
      (void)HAL_OSPI_SetTimeout(hospi, HAL_OSPI_TIMEOUT_DEFAULT_VALUE);
20009bf8:	f241 3188 	movw	r1, #5000	@ 0x1388
20009bfc:	6878      	ldr	r0, [r7, #4]
20009bfe:	f001 fac0 	bl	2000b182 <HAL_OSPI_SetTimeout>

      /* Configure memory type, device size, chip select high time, delay block bypass,
         free running clock, clock mode */
      MODIFY_REG(hospi->Instance->DCR1,
20009c02:	687b      	ldr	r3, [r7, #4]
20009c04:	681b      	ldr	r3, [r3, #0]
20009c06:	689a      	ldr	r2, [r3, #8]
20009c08:	4b4b      	ldr	r3, [pc, #300]	@ (20009d38 <HAL_OSPI_Init+0x174>)
20009c0a:	4013      	ands	r3, r2
20009c0c:	687a      	ldr	r2, [r7, #4]
20009c0e:	68d1      	ldr	r1, [r2, #12]
20009c10:	687a      	ldr	r2, [r7, #4]
20009c12:	6912      	ldr	r2, [r2, #16]
20009c14:	3a01      	subs	r2, #1
20009c16:	0412      	lsls	r2, r2, #16
20009c18:	4311      	orrs	r1, r2
20009c1a:	687a      	ldr	r2, [r7, #4]
20009c1c:	6952      	ldr	r2, [r2, #20]
20009c1e:	3a01      	subs	r2, #1
20009c20:	0212      	lsls	r2, r2, #8
20009c22:	4311      	orrs	r1, r2
20009c24:	687a      	ldr	r2, [r7, #4]
20009c26:	6b52      	ldr	r2, [r2, #52]	@ 0x34
20009c28:	4311      	orrs	r1, r2
20009c2a:	687a      	ldr	r2, [r7, #4]
20009c2c:	69d2      	ldr	r2, [r2, #28]
20009c2e:	4311      	orrs	r1, r2
20009c30:	687a      	ldr	r2, [r7, #4]
20009c32:	6812      	ldr	r2, [r2, #0]
20009c34:	430b      	orrs	r3, r1
20009c36:	6093      	str	r3, [r2, #8]
                 (hospi->Init.MemoryType | ((hospi->Init.DeviceSize - 1U) << OCTOSPI_DCR1_DEVSIZE_Pos) |
                  ((hospi->Init.ChipSelectHighTime - 1U) << OCTOSPI_DCR1_CSHT_Pos) |
                  hospi->Init.DelayBlockBypass | hospi->Init.ClockMode));

      /* Configure wrap size */
      MODIFY_REG(hospi->Instance->DCR2, OCTOSPI_DCR2_WRAPSIZE, hospi->Init.WrapSize);
20009c38:	687b      	ldr	r3, [r7, #4]
20009c3a:	681b      	ldr	r3, [r3, #0]
20009c3c:	68db      	ldr	r3, [r3, #12]
20009c3e:	f423 21e0 	bic.w	r1, r3, #458752	@ 0x70000
20009c42:	687b      	ldr	r3, [r7, #4]
20009c44:	6a1a      	ldr	r2, [r3, #32]
20009c46:	687b      	ldr	r3, [r7, #4]
20009c48:	681b      	ldr	r3, [r3, #0]
20009c4a:	430a      	orrs	r2, r1
20009c4c:	60da      	str	r2, [r3, #12]

      /* Configure chip select boundary and maximum transfer */
      hospi->Instance->DCR3 = ((hospi->Init.ChipSelectBoundary << OCTOSPI_DCR3_CSBOUND_Pos) |
20009c4e:	687b      	ldr	r3, [r7, #4]
20009c50:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
20009c52:	0419      	lsls	r1, r3, #16
                               (hospi->Init.MaxTran << OCTOSPI_DCR3_MAXTRAN_Pos));
20009c54:	687b      	ldr	r3, [r7, #4]
20009c56:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
      hospi->Instance->DCR3 = ((hospi->Init.ChipSelectBoundary << OCTOSPI_DCR3_CSBOUND_Pos) |
20009c58:	687b      	ldr	r3, [r7, #4]
20009c5a:	681b      	ldr	r3, [r3, #0]
20009c5c:	430a      	orrs	r2, r1
20009c5e:	611a      	str	r2, [r3, #16]

      /* Configure refresh */
      hospi->Instance->DCR4 = hospi->Init.Refresh;
20009c60:	687b      	ldr	r3, [r7, #4]
20009c62:	681b      	ldr	r3, [r3, #0]
20009c64:	687a      	ldr	r2, [r7, #4]
20009c66:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
20009c68:	615a      	str	r2, [r3, #20]

      /* Configure FIFO threshold */
      MODIFY_REG(hospi->Instance->CR, OCTOSPI_CR_FTHRES, ((hospi->Init.FifoThreshold - 1U) << OCTOSPI_CR_FTHRES_Pos));
20009c6a:	687b      	ldr	r3, [r7, #4]
20009c6c:	681b      	ldr	r3, [r3, #0]
20009c6e:	681b      	ldr	r3, [r3, #0]
20009c70:	f423 517c 	bic.w	r1, r3, #16128	@ 0x3f00
20009c74:	687b      	ldr	r3, [r7, #4]
20009c76:	685b      	ldr	r3, [r3, #4]
20009c78:	3b01      	subs	r3, #1
20009c7a:	021a      	lsls	r2, r3, #8
20009c7c:	687b      	ldr	r3, [r7, #4]
20009c7e:	681b      	ldr	r3, [r3, #0]
20009c80:	430a      	orrs	r2, r1
20009c82:	601a      	str	r2, [r3, #0]

      /* Wait till busy flag is reset */
      status = OSPI_WaitFlagStateUntilTimeout(hospi, HAL_OSPI_FLAG_BUSY, RESET, tickstart, hospi->Timeout);
20009c84:	687b      	ldr	r3, [r7, #4]
20009c86:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
20009c88:	9300      	str	r3, [sp, #0]
20009c8a:	68bb      	ldr	r3, [r7, #8]
20009c8c:	2200      	movs	r2, #0
20009c8e:	2120      	movs	r1, #32
20009c90:	6878      	ldr	r0, [r7, #4]
20009c92:	f002 f83f 	bl	2000bd14 <OSPI_WaitFlagStateUntilTimeout>
20009c96:	4603      	mov	r3, r0
20009c98:	73fb      	strb	r3, [r7, #15]

      if (status == HAL_OK)
20009c9a:	7bfb      	ldrb	r3, [r7, #15]
20009c9c:	2b00      	cmp	r3, #0
20009c9e:	d146      	bne.n	20009d2e <HAL_OSPI_Init+0x16a>
      {
        /* Configure clock prescaler */
        MODIFY_REG(hospi->Instance->DCR2, OCTOSPI_DCR2_PRESCALER,
20009ca0:	687b      	ldr	r3, [r7, #4]
20009ca2:	681b      	ldr	r3, [r3, #0]
20009ca4:	68db      	ldr	r3, [r3, #12]
20009ca6:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
20009caa:	687b      	ldr	r3, [r7, #4]
20009cac:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
20009cae:	1e5a      	subs	r2, r3, #1
20009cb0:	687b      	ldr	r3, [r7, #4]
20009cb2:	681b      	ldr	r3, [r3, #0]
20009cb4:	430a      	orrs	r2, r1
20009cb6:	60da      	str	r2, [r3, #12]
                   ((hospi->Init.ClockPrescaler - 1U) << OCTOSPI_DCR2_PRESCALER_Pos));

        /* Configure Dual Quad mode */
        MODIFY_REG(hospi->Instance->CR, OCTOSPI_CR_DMM, hospi->Init.DualQuad);
20009cb8:	687b      	ldr	r3, [r7, #4]
20009cba:	681b      	ldr	r3, [r3, #0]
20009cbc:	681b      	ldr	r3, [r3, #0]
20009cbe:	f023 0140 	bic.w	r1, r3, #64	@ 0x40
20009cc2:	687b      	ldr	r3, [r7, #4]
20009cc4:	689a      	ldr	r2, [r3, #8]
20009cc6:	687b      	ldr	r3, [r7, #4]
20009cc8:	681b      	ldr	r3, [r3, #0]
20009cca:	430a      	orrs	r2, r1
20009ccc:	601a      	str	r2, [r3, #0]

        /* Configure sample shifting and delay hold quarter cycle */
        MODIFY_REG(hospi->Instance->TCR, (OCTOSPI_TCR_SSHIFT | OCTOSPI_TCR_DHQC),
20009cce:	687b      	ldr	r3, [r7, #4]
20009cd0:	681b      	ldr	r3, [r3, #0]
20009cd2:	f8d3 3108 	ldr.w	r3, [r3, #264]	@ 0x108
20009cd6:	f023 41a0 	bic.w	r1, r3, #1342177280	@ 0x50000000
20009cda:	687b      	ldr	r3, [r7, #4]
20009cdc:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
20009cde:	687b      	ldr	r3, [r7, #4]
20009ce0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
20009ce2:	431a      	orrs	r2, r3
20009ce4:	687b      	ldr	r3, [r7, #4]
20009ce6:	681b      	ldr	r3, [r3, #0]
20009ce8:	430a      	orrs	r2, r1
20009cea:	f8c3 2108 	str.w	r2, [r3, #264]	@ 0x108
                   (hospi->Init.SampleShifting | hospi->Init.DelayHoldQuarterCycle));

        /* Enable OctoSPI */
        __HAL_OSPI_ENABLE(hospi);
20009cee:	687b      	ldr	r3, [r7, #4]
20009cf0:	681b      	ldr	r3, [r3, #0]
20009cf2:	681a      	ldr	r2, [r3, #0]
20009cf4:	687b      	ldr	r3, [r7, #4]
20009cf6:	681b      	ldr	r3, [r3, #0]
20009cf8:	f042 0201 	orr.w	r2, r2, #1
20009cfc:	601a      	str	r2, [r3, #0]

        /* Enable free running clock if needed : must be done after OSPI enable */
        if (hospi->Init.FreeRunningClock == HAL_OSPI_FREERUNCLK_ENABLE)
20009cfe:	687b      	ldr	r3, [r7, #4]
20009d00:	699b      	ldr	r3, [r3, #24]
20009d02:	2b02      	cmp	r3, #2
20009d04:	d107      	bne.n	20009d16 <HAL_OSPI_Init+0x152>
        {
          SET_BIT(hospi->Instance->DCR1, OCTOSPI_DCR1_FRCK);
20009d06:	687b      	ldr	r3, [r7, #4]
20009d08:	681b      	ldr	r3, [r3, #0]
20009d0a:	689a      	ldr	r2, [r3, #8]
20009d0c:	687b      	ldr	r3, [r7, #4]
20009d0e:	681b      	ldr	r3, [r3, #0]
20009d10:	f042 0202 	orr.w	r2, r2, #2
20009d14:	609a      	str	r2, [r3, #8]
        }

        /* Initialize the OSPI state */
        if (hospi->Init.MemoryType == HAL_OSPI_MEMTYPE_HYPERBUS)
20009d16:	687b      	ldr	r3, [r7, #4]
20009d18:	68db      	ldr	r3, [r3, #12]
20009d1a:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
20009d1e:	d103      	bne.n	20009d28 <HAL_OSPI_Init+0x164>
        {
          hospi->State = HAL_OSPI_STATE_HYPERBUS_INIT;
20009d20:	687b      	ldr	r3, [r7, #4]
20009d22:	2201      	movs	r2, #1
20009d24:	651a      	str	r2, [r3, #80]	@ 0x50
20009d26:	e002      	b.n	20009d2e <HAL_OSPI_Init+0x16a>
        }
        else
        {
          hospi->State = HAL_OSPI_STATE_READY;
20009d28:	687b      	ldr	r3, [r7, #4]
20009d2a:	2202      	movs	r2, #2
20009d2c:	651a      	str	r2, [r3, #80]	@ 0x50
      }
    }
  }

  /* Return function status */
  return status;
20009d2e:	7bfb      	ldrb	r3, [r7, #15]
}
20009d30:	4618      	mov	r0, r3
20009d32:	3710      	adds	r7, #16
20009d34:	46bd      	mov	sp, r7
20009d36:	bd80      	pop	{r7, pc}
20009d38:	f8e0c0f4 	.word	0xf8e0c0f4
  * @brief  Initialize the OSPI MSP.
  * @param  hospi : OSPI handle
  * @retval None
  */
__weak void HAL_OSPI_MspInit(OSPI_HandleTypeDef *hospi)
{
20009d3c:	b480      	push	{r7}
20009d3e:	b083      	sub	sp, #12
20009d40:	af00      	add	r7, sp, #0
20009d42:	6078      	str	r0, [r7, #4]
  UNUSED(hospi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_OSPI_MspInit can be implemented in the user file
   */
}
20009d44:	bf00      	nop
20009d46:	370c      	adds	r7, #12
20009d48:	46bd      	mov	sp, r7
20009d4a:	f85d 7b04 	ldr.w	r7, [sp], #4
20009d4e:	4770      	bx	lr

20009d50 <HAL_OSPI_DeInit>:
  * @brief  De-Initialize the OSPI peripheral.
  * @param  hospi : OSPI handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_OSPI_DeInit(OSPI_HandleTypeDef *hospi)
{
20009d50:	b580      	push	{r7, lr}
20009d52:	b084      	sub	sp, #16
20009d54:	af00      	add	r7, sp, #0
20009d56:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
20009d58:	2300      	movs	r3, #0
20009d5a:	73fb      	strb	r3, [r7, #15]

  /* Check the OSPI handle allocation */
  if (hospi == NULL)
20009d5c:	687b      	ldr	r3, [r7, #4]
20009d5e:	2b00      	cmp	r3, #0
20009d60:	d102      	bne.n	20009d68 <HAL_OSPI_DeInit+0x18>
  {
    status = HAL_ERROR;
20009d62:	2301      	movs	r3, #1
20009d64:	73fb      	strb	r3, [r7, #15]
20009d66:	e015      	b.n	20009d94 <HAL_OSPI_DeInit+0x44>
    /* No error code can be set set as the handler is null */
  }
  else
  {
    /* Disable OctoSPI */
    __HAL_OSPI_DISABLE(hospi);
20009d68:	687b      	ldr	r3, [r7, #4]
20009d6a:	681b      	ldr	r3, [r3, #0]
20009d6c:	681a      	ldr	r2, [r3, #0]
20009d6e:	687b      	ldr	r3, [r7, #4]
20009d70:	681b      	ldr	r3, [r3, #0]
20009d72:	f022 0201 	bic.w	r2, r2, #1
20009d76:	601a      	str	r2, [r3, #0]

    /* Disable free running clock if needed : must be done after OSPI disable */
    CLEAR_BIT(hospi->Instance->DCR1, OCTOSPI_DCR1_FRCK);
20009d78:	687b      	ldr	r3, [r7, #4]
20009d7a:	681b      	ldr	r3, [r3, #0]
20009d7c:	689a      	ldr	r2, [r3, #8]
20009d7e:	687b      	ldr	r3, [r7, #4]
20009d80:	681b      	ldr	r3, [r3, #0]
20009d82:	f022 0202 	bic.w	r2, r2, #2
20009d86:	609a      	str	r2, [r3, #8]

    /* DeInit the low level hardware */
    hospi->MspDeInitCallback(hospi);
#else
    /* De-initialize the low-level hardware */
    HAL_OSPI_MspDeInit(hospi);
20009d88:	6878      	ldr	r0, [r7, #4]
20009d8a:	f7f8 f987 	bl	2000209c <HAL_OSPI_MspDeInit>
#endif /* (USE_HAL_OSPI_REGISTER_CALLBACKS) && (USE_HAL_OSPI_REGISTER_CALLBACKS == 1U) */

    /* Reset the driver state */
    hospi->State = HAL_OSPI_STATE_RESET;
20009d8e:	687b      	ldr	r3, [r7, #4]
20009d90:	2200      	movs	r2, #0
20009d92:	651a      	str	r2, [r3, #80]	@ 0x50
  }

  return status;
20009d94:	7bfb      	ldrb	r3, [r7, #15]
}
20009d96:	4618      	mov	r0, r3
20009d98:	3710      	adds	r7, #16
20009d9a:	46bd      	mov	sp, r7
20009d9c:	bd80      	pop	{r7, pc}
  * @brief  DeInitialize the OSPI MSP.
  * @param  hospi : OSPI handle
  * @retval None
  */
__weak void HAL_OSPI_MspDeInit(OSPI_HandleTypeDef *hospi)
{
20009d9e:	b480      	push	{r7}
20009da0:	b083      	sub	sp, #12
20009da2:	af00      	add	r7, sp, #0
20009da4:	6078      	str	r0, [r7, #4]
  UNUSED(hospi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_OSPI_MspDeInit can be implemented in the user file
   */
}
20009da6:	bf00      	nop
20009da8:	370c      	adds	r7, #12
20009daa:	46bd      	mov	sp, r7
20009dac:	f85d 7b04 	ldr.w	r7, [sp], #4
20009db0:	4770      	bx	lr
	...

20009db4 <HAL_OSPI_IRQHandler>:
  * @brief  Handle OSPI interrupt request.
  * @param  hospi : OSPI handle
  * @retval None
  */
void HAL_OSPI_IRQHandler(OSPI_HandleTypeDef *hospi)
{
20009db4:	b580      	push	{r7, lr}
20009db6:	b086      	sub	sp, #24
20009db8:	af00      	add	r7, sp, #0
20009dba:	6078      	str	r0, [r7, #4]
  __IO uint32_t *data_reg = &hospi->Instance->DR;
20009dbc:	687b      	ldr	r3, [r7, #4]
20009dbe:	681b      	ldr	r3, [r3, #0]
20009dc0:	3350      	adds	r3, #80	@ 0x50
20009dc2:	617b      	str	r3, [r7, #20]
  uint32_t flag           = hospi->Instance->SR;
20009dc4:	687b      	ldr	r3, [r7, #4]
20009dc6:	681b      	ldr	r3, [r3, #0]
20009dc8:	6a1b      	ldr	r3, [r3, #32]
20009dca:	613b      	str	r3, [r7, #16]
  uint32_t itsource       = hospi->Instance->CR;
20009dcc:	687b      	ldr	r3, [r7, #4]
20009dce:	681b      	ldr	r3, [r3, #0]
20009dd0:	681b      	ldr	r3, [r3, #0]
20009dd2:	60fb      	str	r3, [r7, #12]
  uint32_t currentstate   = hospi->State;
20009dd4:	687b      	ldr	r3, [r7, #4]
20009dd6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
20009dd8:	60bb      	str	r3, [r7, #8]

  /* OctoSPI fifo threshold interrupt occurred -------------------------------*/
  if (((flag & HAL_OSPI_FLAG_FT) != 0U) && ((itsource & HAL_OSPI_IT_FT) != 0U))
20009dda:	693b      	ldr	r3, [r7, #16]
20009ddc:	f003 0304 	and.w	r3, r3, #4
20009de0:	2b00      	cmp	r3, #0
20009de2:	d03a      	beq.n	20009e5a <HAL_OSPI_IRQHandler+0xa6>
20009de4:	68fb      	ldr	r3, [r7, #12]
20009de6:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
20009dea:	2b00      	cmp	r3, #0
20009dec:	d035      	beq.n	20009e5a <HAL_OSPI_IRQHandler+0xa6>
  {
    if (currentstate == HAL_OSPI_STATE_BUSY_TX)
20009dee:	68bb      	ldr	r3, [r7, #8]
20009df0:	2b18      	cmp	r3, #24
20009df2:	d10f      	bne.n	20009e14 <HAL_OSPI_IRQHandler+0x60>
    {
      /* Write a data in the fifo */
      *((__IO uint8_t *)data_reg) = *hospi->pBuffPtr;
20009df4:	687b      	ldr	r3, [r7, #4]
20009df6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
20009df8:	781a      	ldrb	r2, [r3, #0]
20009dfa:	697b      	ldr	r3, [r7, #20]
20009dfc:	701a      	strb	r2, [r3, #0]
      hospi->pBuffPtr++;
20009dfe:	687b      	ldr	r3, [r7, #4]
20009e00:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
20009e02:	1c5a      	adds	r2, r3, #1
20009e04:	687b      	ldr	r3, [r7, #4]
20009e06:	641a      	str	r2, [r3, #64]	@ 0x40
      hospi->XferCount--;
20009e08:	687b      	ldr	r3, [r7, #4]
20009e0a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
20009e0c:	1e5a      	subs	r2, r3, #1
20009e0e:	687b      	ldr	r3, [r7, #4]
20009e10:	649a      	str	r2, [r3, #72]	@ 0x48
20009e12:	e012      	b.n	20009e3a <HAL_OSPI_IRQHandler+0x86>
    }
    else if (currentstate == HAL_OSPI_STATE_BUSY_RX)
20009e14:	68bb      	ldr	r3, [r7, #8]
20009e16:	2b28      	cmp	r3, #40	@ 0x28
20009e18:	d10f      	bne.n	20009e3a <HAL_OSPI_IRQHandler+0x86>
    {
      /* Read a data from the fifo */
      *hospi->pBuffPtr = *((__IO uint8_t *)data_reg);
20009e1a:	687b      	ldr	r3, [r7, #4]
20009e1c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
20009e1e:	697a      	ldr	r2, [r7, #20]
20009e20:	7812      	ldrb	r2, [r2, #0]
20009e22:	b2d2      	uxtb	r2, r2
20009e24:	701a      	strb	r2, [r3, #0]
      hospi->pBuffPtr++;
20009e26:	687b      	ldr	r3, [r7, #4]
20009e28:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
20009e2a:	1c5a      	adds	r2, r3, #1
20009e2c:	687b      	ldr	r3, [r7, #4]
20009e2e:	641a      	str	r2, [r3, #64]	@ 0x40
      hospi->XferCount--;
20009e30:	687b      	ldr	r3, [r7, #4]
20009e32:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
20009e34:	1e5a      	subs	r2, r3, #1
20009e36:	687b      	ldr	r3, [r7, #4]
20009e38:	649a      	str	r2, [r3, #72]	@ 0x48
    else
    {
      /* Nothing to do */
    }

    if (hospi->XferCount == 0U)
20009e3a:	687b      	ldr	r3, [r7, #4]
20009e3c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
20009e3e:	2b00      	cmp	r3, #0
20009e40:	d107      	bne.n	20009e52 <HAL_OSPI_IRQHandler+0x9e>
    {
      /* All data have been received or transmitted for the transfer */
      /* Disable fifo threshold interrupt */
      __HAL_OSPI_DISABLE_IT(hospi, HAL_OSPI_IT_FT);
20009e42:	687b      	ldr	r3, [r7, #4]
20009e44:	681b      	ldr	r3, [r3, #0]
20009e46:	681a      	ldr	r2, [r3, #0]
20009e48:	687b      	ldr	r3, [r7, #4]
20009e4a:	681b      	ldr	r3, [r3, #0]
20009e4c:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
20009e50:	601a      	str	r2, [r3, #0]

    /* Fifo threshold callback */
#if defined (USE_HAL_OSPI_REGISTER_CALLBACKS) && (USE_HAL_OSPI_REGISTER_CALLBACKS == 1U)
    hospi->FifoThresholdCallback(hospi);
#else
    HAL_OSPI_FifoThresholdCallback(hospi);
20009e52:	6878      	ldr	r0, [r7, #4]
20009e54:	f001 f823 	bl	2000ae9e <HAL_OSPI_FifoThresholdCallback>
20009e58:	e0e7      	b.n	2000a02a <HAL_OSPI_IRQHandler+0x276>
#endif /* (USE_HAL_OSPI_REGISTER_CALLBACKS) && (USE_HAL_OSPI_REGISTER_CALLBACKS == 1U)*/
  }
  /* OctoSPI transfer complete interrupt occurred ----------------------------*/
  else if (((flag & HAL_OSPI_FLAG_TC) != 0U) && ((itsource & HAL_OSPI_IT_TC) != 0U))
20009e5a:	693b      	ldr	r3, [r7, #16]
20009e5c:	f003 0302 	and.w	r3, r3, #2
20009e60:	2b00      	cmp	r3, #0
20009e62:	d067      	beq.n	20009f34 <HAL_OSPI_IRQHandler+0x180>
20009e64:	68fb      	ldr	r3, [r7, #12]
20009e66:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
20009e6a:	2b00      	cmp	r3, #0
20009e6c:	d062      	beq.n	20009f34 <HAL_OSPI_IRQHandler+0x180>
  {
    if (currentstate == HAL_OSPI_STATE_BUSY_RX)
20009e6e:	68bb      	ldr	r3, [r7, #8]
20009e70:	2b28      	cmp	r3, #40	@ 0x28
20009e72:	d131      	bne.n	20009ed8 <HAL_OSPI_IRQHandler+0x124>
    {
      if ((hospi->XferCount > 0U) && ((flag & OCTOSPI_SR_FLEVEL) != 0U))
20009e74:	687b      	ldr	r3, [r7, #4]
20009e76:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
20009e78:	2b00      	cmp	r3, #0
20009e7a:	d015      	beq.n	20009ea8 <HAL_OSPI_IRQHandler+0xf4>
20009e7c:	693b      	ldr	r3, [r7, #16]
20009e7e:	f403 43fe 	and.w	r3, r3, #32512	@ 0x7f00
20009e82:	2b00      	cmp	r3, #0
20009e84:	d010      	beq.n	20009ea8 <HAL_OSPI_IRQHandler+0xf4>
      {
        /* Read the last data received in the fifo */
        *hospi->pBuffPtr = *((__IO uint8_t *)data_reg);
20009e86:	687b      	ldr	r3, [r7, #4]
20009e88:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
20009e8a:	697a      	ldr	r2, [r7, #20]
20009e8c:	7812      	ldrb	r2, [r2, #0]
20009e8e:	b2d2      	uxtb	r2, r2
20009e90:	701a      	strb	r2, [r3, #0]
        hospi->pBuffPtr++;
20009e92:	687b      	ldr	r3, [r7, #4]
20009e94:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
20009e96:	1c5a      	adds	r2, r3, #1
20009e98:	687b      	ldr	r3, [r7, #4]
20009e9a:	641a      	str	r2, [r3, #64]	@ 0x40
        hospi->XferCount--;
20009e9c:	687b      	ldr	r3, [r7, #4]
20009e9e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
20009ea0:	1e5a      	subs	r2, r3, #1
20009ea2:	687b      	ldr	r3, [r7, #4]
20009ea4:	649a      	str	r2, [r3, #72]	@ 0x48
    if (currentstate == HAL_OSPI_STATE_BUSY_RX)
20009ea6:	e0bd      	b.n	2000a024 <HAL_OSPI_IRQHandler+0x270>
      }
      else if (hospi->XferCount == 0U)
20009ea8:	687b      	ldr	r3, [r7, #4]
20009eaa:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
20009eac:	2b00      	cmp	r3, #0
20009eae:	f040 80b9 	bne.w	2000a024 <HAL_OSPI_IRQHandler+0x270>
      {
        /* Clear flag */
        hospi->Instance->FCR = HAL_OSPI_FLAG_TC;
20009eb2:	687b      	ldr	r3, [r7, #4]
20009eb4:	681b      	ldr	r3, [r3, #0]
20009eb6:	2202      	movs	r2, #2
20009eb8:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Disable the interrupts */
        __HAL_OSPI_DISABLE_IT(hospi, HAL_OSPI_IT_TC | HAL_OSPI_IT_FT | HAL_OSPI_IT_TE);
20009eba:	687b      	ldr	r3, [r7, #4]
20009ebc:	681b      	ldr	r3, [r3, #0]
20009ebe:	681a      	ldr	r2, [r3, #0]
20009ec0:	687b      	ldr	r3, [r7, #4]
20009ec2:	681b      	ldr	r3, [r3, #0]
20009ec4:	f422 22e0 	bic.w	r2, r2, #458752	@ 0x70000
20009ec8:	601a      	str	r2, [r3, #0]

        /* Update state */
        hospi->State = HAL_OSPI_STATE_READY;
20009eca:	687b      	ldr	r3, [r7, #4]
20009ecc:	2202      	movs	r2, #2
20009ece:	651a      	str	r2, [r3, #80]	@ 0x50

        /* RX complete callback */
#if defined (USE_HAL_OSPI_REGISTER_CALLBACKS) && (USE_HAL_OSPI_REGISTER_CALLBACKS == 1U)
        hospi->RxCpltCallback(hospi);
#else
        HAL_OSPI_RxCpltCallback(hospi);
20009ed0:	6878      	ldr	r0, [r7, #4]
20009ed2:	f000 fff8 	bl	2000aec6 <HAL_OSPI_RxCpltCallback>
    if (currentstate == HAL_OSPI_STATE_BUSY_RX)
20009ed6:	e0a5      	b.n	2000a024 <HAL_OSPI_IRQHandler+0x270>
      }
    }
    else
    {
      /* Clear flag */
      hospi->Instance->FCR = HAL_OSPI_FLAG_TC;
20009ed8:	687b      	ldr	r3, [r7, #4]
20009eda:	681b      	ldr	r3, [r3, #0]
20009edc:	2202      	movs	r2, #2
20009ede:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Disable the interrupts */
      __HAL_OSPI_DISABLE_IT(hospi, HAL_OSPI_IT_TC | HAL_OSPI_IT_FT | HAL_OSPI_IT_TE);
20009ee0:	687b      	ldr	r3, [r7, #4]
20009ee2:	681b      	ldr	r3, [r3, #0]
20009ee4:	681a      	ldr	r2, [r3, #0]
20009ee6:	687b      	ldr	r3, [r7, #4]
20009ee8:	681b      	ldr	r3, [r3, #0]
20009eea:	f422 22e0 	bic.w	r2, r2, #458752	@ 0x70000
20009eee:	601a      	str	r2, [r3, #0]

      /* Update state */
      hospi->State = HAL_OSPI_STATE_READY;
20009ef0:	687b      	ldr	r3, [r7, #4]
20009ef2:	2202      	movs	r2, #2
20009ef4:	651a      	str	r2, [r3, #80]	@ 0x50

      if (currentstate == HAL_OSPI_STATE_BUSY_TX)
20009ef6:	68bb      	ldr	r3, [r7, #8]
20009ef8:	2b18      	cmp	r3, #24
20009efa:	d103      	bne.n	20009f04 <HAL_OSPI_IRQHandler+0x150>
      {
        /* TX complete callback */
#if defined (USE_HAL_OSPI_REGISTER_CALLBACKS) && (USE_HAL_OSPI_REGISTER_CALLBACKS == 1U)
        hospi->TxCpltCallback(hospi);
#else
        HAL_OSPI_TxCpltCallback(hospi);
20009efc:	6878      	ldr	r0, [r7, #4]
20009efe:	f000 ffec 	bl	2000aeda <HAL_OSPI_TxCpltCallback>
    if (currentstate == HAL_OSPI_STATE_BUSY_RX)
20009f02:	e08f      	b.n	2000a024 <HAL_OSPI_IRQHandler+0x270>
#endif /* defined (USE_HAL_OSPI_REGISTER_CALLBACKS) && (USE_HAL_OSPI_REGISTER_CALLBACKS == 1U) */
      }
      else if (currentstate == HAL_OSPI_STATE_BUSY_CMD)
20009f04:	68bb      	ldr	r3, [r7, #8]
20009f06:	2b08      	cmp	r3, #8
20009f08:	d103      	bne.n	20009f12 <HAL_OSPI_IRQHandler+0x15e>
      {
        /* Command complete callback */
#if defined (USE_HAL_OSPI_REGISTER_CALLBACKS) && (USE_HAL_OSPI_REGISTER_CALLBACKS == 1U)
        hospi->CmdCpltCallback(hospi);
#else
        HAL_OSPI_CmdCpltCallback(hospi);
20009f0a:	6878      	ldr	r0, [r7, #4]
20009f0c:	f000 ffd1 	bl	2000aeb2 <HAL_OSPI_CmdCpltCallback>
    if (currentstate == HAL_OSPI_STATE_BUSY_RX)
20009f10:	e088      	b.n	2000a024 <HAL_OSPI_IRQHandler+0x270>
#endif /* (USE_HAL_OSPI_REGISTER_CALLBACKS) && (USE_HAL_OSPI_REGISTER_CALLBACKS == 1U) */
      }
      else if (currentstate == HAL_OSPI_STATE_ABORT)
20009f12:	68bb      	ldr	r3, [r7, #8]
20009f14:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
20009f18:	f040 8084 	bne.w	2000a024 <HAL_OSPI_IRQHandler+0x270>
      {
        if (hospi->ErrorCode == HAL_OSPI_ERROR_NONE)
20009f1c:	687b      	ldr	r3, [r7, #4]
20009f1e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
20009f20:	2b00      	cmp	r3, #0
20009f22:	d103      	bne.n	20009f2c <HAL_OSPI_IRQHandler+0x178>
          /* Abort called by the user */
          /* Abort complete callback */
#if defined (USE_HAL_OSPI_REGISTER_CALLBACKS) && (USE_HAL_OSPI_REGISTER_CALLBACKS == 1U)
          hospi->AbortCpltCallback(hospi);
#else
          HAL_OSPI_AbortCpltCallback(hospi);
20009f24:	6878      	ldr	r0, [r7, #4]
20009f26:	f000 ffb0 	bl	2000ae8a <HAL_OSPI_AbortCpltCallback>
    if (currentstate == HAL_OSPI_STATE_BUSY_RX)
20009f2a:	e07b      	b.n	2000a024 <HAL_OSPI_IRQHandler+0x270>
          /* Abort due to an error (eg : DMA error) */
          /* Error callback */
#if defined (USE_HAL_OSPI_REGISTER_CALLBACKS) && (USE_HAL_OSPI_REGISTER_CALLBACKS == 1U)
          hospi->ErrorCallback(hospi);
#else
          HAL_OSPI_ErrorCallback(hospi);
20009f2c:	6878      	ldr	r0, [r7, #4]
20009f2e:	f000 ffa2 	bl	2000ae76 <HAL_OSPI_ErrorCallback>
    if (currentstate == HAL_OSPI_STATE_BUSY_RX)
20009f32:	e077      	b.n	2000a024 <HAL_OSPI_IRQHandler+0x270>
        /* Nothing to do */
      }
    }
  }
  /* OctoSPI status match interrupt occurred ---------------------------------*/
  else if (((flag & HAL_OSPI_FLAG_SM) != 0U) && ((itsource & HAL_OSPI_IT_SM) != 0U))
20009f34:	693b      	ldr	r3, [r7, #16]
20009f36:	f003 0308 	and.w	r3, r3, #8
20009f3a:	2b00      	cmp	r3, #0
20009f3c:	d01e      	beq.n	20009f7c <HAL_OSPI_IRQHandler+0x1c8>
20009f3e:	68fb      	ldr	r3, [r7, #12]
20009f40:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
20009f44:	2b00      	cmp	r3, #0
20009f46:	d019      	beq.n	20009f7c <HAL_OSPI_IRQHandler+0x1c8>
  {
    /* Clear flag */
    hospi->Instance->FCR = HAL_OSPI_FLAG_SM;
20009f48:	687b      	ldr	r3, [r7, #4]
20009f4a:	681b      	ldr	r3, [r3, #0]
20009f4c:	2208      	movs	r2, #8
20009f4e:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Check if automatic poll mode stop is activated */
    if ((hospi->Instance->CR & OCTOSPI_CR_APMS) != 0U)
20009f50:	687b      	ldr	r3, [r7, #4]
20009f52:	681b      	ldr	r3, [r3, #0]
20009f54:	681b      	ldr	r3, [r3, #0]
20009f56:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
20009f5a:	2b00      	cmp	r3, #0
20009f5c:	d00a      	beq.n	20009f74 <HAL_OSPI_IRQHandler+0x1c0>
    {
      /* Disable the interrupts */
      __HAL_OSPI_DISABLE_IT(hospi, HAL_OSPI_IT_SM | HAL_OSPI_IT_TE);
20009f5e:	687b      	ldr	r3, [r7, #4]
20009f60:	681b      	ldr	r3, [r3, #0]
20009f62:	681a      	ldr	r2, [r3, #0]
20009f64:	687b      	ldr	r3, [r7, #4]
20009f66:	681b      	ldr	r3, [r3, #0]
20009f68:	f422 2210 	bic.w	r2, r2, #589824	@ 0x90000
20009f6c:	601a      	str	r2, [r3, #0]

      /* Update state */
      hospi->State = HAL_OSPI_STATE_READY;
20009f6e:	687b      	ldr	r3, [r7, #4]
20009f70:	2202      	movs	r2, #2
20009f72:	651a      	str	r2, [r3, #80]	@ 0x50

    /* Status match callback */
#if defined (USE_HAL_OSPI_REGISTER_CALLBACKS) && (USE_HAL_OSPI_REGISTER_CALLBACKS == 1U)
    hospi->StatusMatchCallback(hospi);
#else
    HAL_OSPI_StatusMatchCallback(hospi);
20009f74:	6878      	ldr	r0, [r7, #4]
20009f76:	f000 ffce 	bl	2000af16 <HAL_OSPI_StatusMatchCallback>
20009f7a:	e056      	b.n	2000a02a <HAL_OSPI_IRQHandler+0x276>
#endif /* (USE_HAL_OSPI_REGISTER_CALLBACKS) && (USE_HAL_OSPI_REGISTER_CALLBACKS == 1U) */
  }
  /* OctoSPI transfer error interrupt occurred -------------------------------*/
  else if (((flag & HAL_OSPI_FLAG_TE) != 0U) && ((itsource & HAL_OSPI_IT_TE) != 0U))
20009f7c:	693b      	ldr	r3, [r7, #16]
20009f7e:	f003 0301 	and.w	r3, r3, #1
20009f82:	2b00      	cmp	r3, #0
20009f84:	d03c      	beq.n	2000a000 <HAL_OSPI_IRQHandler+0x24c>
20009f86:	68fb      	ldr	r3, [r7, #12]
20009f88:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
20009f8c:	2b00      	cmp	r3, #0
20009f8e:	d037      	beq.n	2000a000 <HAL_OSPI_IRQHandler+0x24c>
  {
    /* Clear flag */
    hospi->Instance->FCR = HAL_OSPI_FLAG_TE;
20009f90:	687b      	ldr	r3, [r7, #4]
20009f92:	681b      	ldr	r3, [r3, #0]
20009f94:	2201      	movs	r2, #1
20009f96:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Disable all interrupts */
    __HAL_OSPI_DISABLE_IT(hospi, (HAL_OSPI_IT_TO | HAL_OSPI_IT_SM | HAL_OSPI_IT_FT | HAL_OSPI_IT_TC | HAL_OSPI_IT_TE));
20009f98:	687b      	ldr	r3, [r7, #4]
20009f9a:	681b      	ldr	r3, [r3, #0]
20009f9c:	681a      	ldr	r2, [r3, #0]
20009f9e:	687b      	ldr	r3, [r7, #4]
20009fa0:	681b      	ldr	r3, [r3, #0]
20009fa2:	f422 12f8 	bic.w	r2, r2, #2031616	@ 0x1f0000
20009fa6:	601a      	str	r2, [r3, #0]

    /* Set error code */
    hospi->ErrorCode = HAL_OSPI_ERROR_TRANSFER;
20009fa8:	687b      	ldr	r3, [r7, #4]
20009faa:	2202      	movs	r2, #2
20009fac:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Check if the DMA is enabled */
    if ((hospi->Instance->CR & OCTOSPI_CR_DMAEN) != 0U)
20009fae:	687b      	ldr	r3, [r7, #4]
20009fb0:	681b      	ldr	r3, [r3, #0]
20009fb2:	681b      	ldr	r3, [r3, #0]
20009fb4:	f003 0304 	and.w	r3, r3, #4
20009fb8:	2b00      	cmp	r3, #0
20009fba:	d01a      	beq.n	20009ff2 <HAL_OSPI_IRQHandler+0x23e>
    {
      /* Disable the DMA transfer on the OctoSPI side */
      CLEAR_BIT(hospi->Instance->CR, OCTOSPI_CR_DMAEN);
20009fbc:	687b      	ldr	r3, [r7, #4]
20009fbe:	681b      	ldr	r3, [r3, #0]
20009fc0:	681a      	ldr	r2, [r3, #0]
20009fc2:	687b      	ldr	r3, [r7, #4]
20009fc4:	681b      	ldr	r3, [r3, #0]
20009fc6:	f022 0204 	bic.w	r2, r2, #4
20009fca:	601a      	str	r2, [r3, #0]

      /* Disable the DMA transfer on the DMA side */
      hospi->hdma->XferAbortCallback = OSPI_DMAAbortCplt;
20009fcc:	687b      	ldr	r3, [r7, #4]
20009fce:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
20009fd0:	4a18      	ldr	r2, [pc, #96]	@ (2000a034 <HAL_OSPI_IRQHandler+0x280>)
20009fd2:	66da      	str	r2, [r3, #108]	@ 0x6c
      if (HAL_DMA_Abort_IT(hospi->hdma) != HAL_OK)
20009fd4:	687b      	ldr	r3, [r7, #4]
20009fd6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
20009fd8:	4618      	mov	r0, r3
20009fda:	f7f9 fef1 	bl	20003dc0 <HAL_DMA_Abort_IT>
20009fde:	4603      	mov	r3, r0
20009fe0:	2b00      	cmp	r3, #0
20009fe2:	d021      	beq.n	2000a028 <HAL_OSPI_IRQHandler+0x274>
      {
        /* Update state */
        hospi->State = HAL_OSPI_STATE_READY;
20009fe4:	687b      	ldr	r3, [r7, #4]
20009fe6:	2202      	movs	r2, #2
20009fe8:	651a      	str	r2, [r3, #80]	@ 0x50

        /* Error callback */
#if defined (USE_HAL_OSPI_REGISTER_CALLBACKS) && (USE_HAL_OSPI_REGISTER_CALLBACKS == 1U)
        hospi->ErrorCallback(hospi);
#else
        HAL_OSPI_ErrorCallback(hospi);
20009fea:	6878      	ldr	r0, [r7, #4]
20009fec:	f000 ff43 	bl	2000ae76 <HAL_OSPI_ErrorCallback>
    if ((hospi->Instance->CR & OCTOSPI_CR_DMAEN) != 0U)
20009ff0:	e01a      	b.n	2000a028 <HAL_OSPI_IRQHandler+0x274>
      }
    }
    else
    {
      /* Update state */
      hospi->State = HAL_OSPI_STATE_READY;
20009ff2:	687b      	ldr	r3, [r7, #4]
20009ff4:	2202      	movs	r2, #2
20009ff6:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Error callback */
#if defined (USE_HAL_OSPI_REGISTER_CALLBACKS) && (USE_HAL_OSPI_REGISTER_CALLBACKS == 1U)
      hospi->ErrorCallback(hospi);
#else
      HAL_OSPI_ErrorCallback(hospi);
20009ff8:	6878      	ldr	r0, [r7, #4]
20009ffa:	f000 ff3c 	bl	2000ae76 <HAL_OSPI_ErrorCallback>
    if ((hospi->Instance->CR & OCTOSPI_CR_DMAEN) != 0U)
20009ffe:	e013      	b.n	2000a028 <HAL_OSPI_IRQHandler+0x274>
#endif /* (USE_HAL_OSPI_REGISTER_CALLBACKS) && (USE_HAL_OSPI_REGISTER_CALLBACKS == 1U) */
    }
  }
  /* OctoSPI timeout interrupt occurred --------------------------------------*/
  else if (((flag & HAL_OSPI_FLAG_TO) != 0U) && ((itsource & HAL_OSPI_IT_TO) != 0U))
2000a000:	693b      	ldr	r3, [r7, #16]
2000a002:	f003 0310 	and.w	r3, r3, #16
2000a006:	2b00      	cmp	r3, #0
2000a008:	d00f      	beq.n	2000a02a <HAL_OSPI_IRQHandler+0x276>
2000a00a:	68fb      	ldr	r3, [r7, #12]
2000a00c:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
2000a010:	2b00      	cmp	r3, #0
2000a012:	d00a      	beq.n	2000a02a <HAL_OSPI_IRQHandler+0x276>
  {
    /* Clear flag */
    hospi->Instance->FCR = HAL_OSPI_FLAG_TO;
2000a014:	687b      	ldr	r3, [r7, #4]
2000a016:	681b      	ldr	r3, [r3, #0]
2000a018:	2210      	movs	r2, #16
2000a01a:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Timeout callback */
#if defined (USE_HAL_OSPI_REGISTER_CALLBACKS) && (USE_HAL_OSPI_REGISTER_CALLBACKS == 1U)
    hospi->TimeOutCallback(hospi);
#else
    HAL_OSPI_TimeOutCallback(hospi);
2000a01c:	6878      	ldr	r0, [r7, #4]
2000a01e:	f000 ff84 	bl	2000af2a <HAL_OSPI_TimeOutCallback>
  }
  else
  {
    /* Nothing to do */
  }
}
2000a022:	e002      	b.n	2000a02a <HAL_OSPI_IRQHandler+0x276>
    if (currentstate == HAL_OSPI_STATE_BUSY_RX)
2000a024:	bf00      	nop
2000a026:	e000      	b.n	2000a02a <HAL_OSPI_IRQHandler+0x276>
    if ((hospi->Instance->CR & OCTOSPI_CR_DMAEN) != 0U)
2000a028:	bf00      	nop
}
2000a02a:	bf00      	nop
2000a02c:	3718      	adds	r7, #24
2000a02e:	46bd      	mov	sp, r7
2000a030:	bd80      	pop	{r7, pc}
2000a032:	bf00      	nop
2000a034:	2000bc9d 	.word	0x2000bc9d

2000a038 <HAL_OSPI_Command>:
  * @param  cmd     : structure that contains the command configuration information
  * @param  Timeout : Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_OSPI_Command(OSPI_HandleTypeDef *hospi, OSPI_RegularCmdTypeDef *cmd, uint32_t Timeout)
{
2000a038:	b580      	push	{r7, lr}
2000a03a:	b08a      	sub	sp, #40	@ 0x28
2000a03c:	af02      	add	r7, sp, #8
2000a03e:	60f8      	str	r0, [r7, #12]
2000a040:	60b9      	str	r1, [r7, #8]
2000a042:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status;
  uint32_t state;
  uint32_t tickstart = HAL_GetTick();
2000a044:	f7f8 fd34 	bl	20002ab0 <HAL_GetTick>
2000a048:	61b8      	str	r0, [r7, #24]
    assert_param(IS_OSPI_ALT_BYTES_SIZE(cmd->AlternateBytesSize));
    assert_param(IS_OSPI_ALT_BYTES_DTR_MODE(cmd->AlternateBytesDtrMode));
  }

  assert_param(IS_OSPI_DATA_MODE(cmd->DataMode));
  if (cmd->DataMode != HAL_OSPI_DATA_NONE)
2000a04a:	68bb      	ldr	r3, [r7, #8]
2000a04c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
2000a04e:	2b00      	cmp	r3, #0

  assert_param(IS_OSPI_DQS_MODE(cmd->DQSMode));
  assert_param(IS_OSPI_SIOO_MODE(cmd->SIOOMode));

  /* Check the state of the driver */
  state = hospi->State;
2000a050:	68fb      	ldr	r3, [r7, #12]
2000a052:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
2000a054:	617b      	str	r3, [r7, #20]
  if (((state == HAL_OSPI_STATE_READY)         && (hospi->Init.MemoryType != HAL_OSPI_MEMTYPE_HYPERBUS)) ||
2000a056:	697b      	ldr	r3, [r7, #20]
2000a058:	2b02      	cmp	r3, #2
2000a05a:	d104      	bne.n	2000a066 <HAL_OSPI_Command+0x2e>
2000a05c:	68fb      	ldr	r3, [r7, #12]
2000a05e:	68db      	ldr	r3, [r3, #12]
2000a060:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
2000a064:	d115      	bne.n	2000a092 <HAL_OSPI_Command+0x5a>
2000a066:	697b      	ldr	r3, [r7, #20]
2000a068:	2b14      	cmp	r3, #20
2000a06a:	d107      	bne.n	2000a07c <HAL_OSPI_Command+0x44>
      ((state == HAL_OSPI_STATE_READ_CMD_CFG)  && ((cmd->OperationType == HAL_OSPI_OPTYPE_WRITE_CFG)
2000a06c:	68bb      	ldr	r3, [r7, #8]
2000a06e:	681b      	ldr	r3, [r3, #0]
2000a070:	2b02      	cmp	r3, #2
2000a072:	d00e      	beq.n	2000a092 <HAL_OSPI_Command+0x5a>
                                                   || (cmd->OperationType == HAL_OSPI_OPTYPE_WRAP_CFG))) ||
2000a074:	68bb      	ldr	r3, [r7, #8]
2000a076:	681b      	ldr	r3, [r3, #0]
2000a078:	2b03      	cmp	r3, #3
2000a07a:	d00a      	beq.n	2000a092 <HAL_OSPI_Command+0x5a>
2000a07c:	697b      	ldr	r3, [r7, #20]
2000a07e:	2b24      	cmp	r3, #36	@ 0x24
2000a080:	d15b      	bne.n	2000a13a <HAL_OSPI_Command+0x102>
      ((state == HAL_OSPI_STATE_WRITE_CMD_CFG) && ((cmd->OperationType == HAL_OSPI_OPTYPE_READ_CFG)  ||
2000a082:	68bb      	ldr	r3, [r7, #8]
2000a084:	681b      	ldr	r3, [r3, #0]
2000a086:	2b01      	cmp	r3, #1
2000a088:	d003      	beq.n	2000a092 <HAL_OSPI_Command+0x5a>
                                                   (cmd->OperationType == HAL_OSPI_OPTYPE_WRAP_CFG))))
2000a08a:	68bb      	ldr	r3, [r7, #8]
2000a08c:	681b      	ldr	r3, [r3, #0]
      ((state == HAL_OSPI_STATE_WRITE_CMD_CFG) && ((cmd->OperationType == HAL_OSPI_OPTYPE_READ_CFG)  ||
2000a08e:	2b03      	cmp	r3, #3
2000a090:	d153      	bne.n	2000a13a <HAL_OSPI_Command+0x102>
  {
    /* Wait till busy flag is reset */
    status = OSPI_WaitFlagStateUntilTimeout(hospi, HAL_OSPI_FLAG_BUSY, RESET, tickstart, Timeout);
2000a092:	687b      	ldr	r3, [r7, #4]
2000a094:	9300      	str	r3, [sp, #0]
2000a096:	69bb      	ldr	r3, [r7, #24]
2000a098:	2200      	movs	r2, #0
2000a09a:	2120      	movs	r1, #32
2000a09c:	68f8      	ldr	r0, [r7, #12]
2000a09e:	f001 fe39 	bl	2000bd14 <OSPI_WaitFlagStateUntilTimeout>
2000a0a2:	4603      	mov	r3, r0
2000a0a4:	77fb      	strb	r3, [r7, #31]

    if (status == HAL_OK)
2000a0a6:	7ffb      	ldrb	r3, [r7, #31]
2000a0a8:	2b00      	cmp	r3, #0
2000a0aa:	d14c      	bne.n	2000a146 <HAL_OSPI_Command+0x10e>
    {
      /* Initialize error code */
      hospi->ErrorCode = HAL_OSPI_ERROR_NONE;
2000a0ac:	68fb      	ldr	r3, [r7, #12]
2000a0ae:	2200      	movs	r2, #0
2000a0b0:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the registers */
      status = OSPI_ConfigCmd(hospi, cmd);
2000a0b2:	68b9      	ldr	r1, [r7, #8]
2000a0b4:	68f8      	ldr	r0, [r7, #12]
2000a0b6:	f001 fe6d 	bl	2000bd94 <OSPI_ConfigCmd>
2000a0ba:	4603      	mov	r3, r0
2000a0bc:	77fb      	strb	r3, [r7, #31]

      if (status == HAL_OK)
2000a0be:	7ffb      	ldrb	r3, [r7, #31]
2000a0c0:	2b00      	cmp	r3, #0
2000a0c2:	d140      	bne.n	2000a146 <HAL_OSPI_Command+0x10e>
      {
        if (cmd->DataMode == HAL_OSPI_DATA_NONE)
2000a0c4:	68bb      	ldr	r3, [r7, #8]
2000a0c6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
2000a0c8:	2b00      	cmp	r3, #0
2000a0ca:	d10e      	bne.n	2000a0ea <HAL_OSPI_Command+0xb2>
        {
          /* When there is no data phase, the transfer start as soon as the configuration is done
             so wait until TC flag is set to go back in idle state */
          status = OSPI_WaitFlagStateUntilTimeout(hospi, HAL_OSPI_FLAG_TC, SET, tickstart, Timeout);
2000a0cc:	687b      	ldr	r3, [r7, #4]
2000a0ce:	9300      	str	r3, [sp, #0]
2000a0d0:	69bb      	ldr	r3, [r7, #24]
2000a0d2:	2201      	movs	r2, #1
2000a0d4:	2102      	movs	r1, #2
2000a0d6:	68f8      	ldr	r0, [r7, #12]
2000a0d8:	f001 fe1c 	bl	2000bd14 <OSPI_WaitFlagStateUntilTimeout>
2000a0dc:	4603      	mov	r3, r0
2000a0de:	77fb      	strb	r3, [r7, #31]

          __HAL_OSPI_CLEAR_FLAG(hospi, HAL_OSPI_FLAG_TC);
2000a0e0:	68fb      	ldr	r3, [r7, #12]
2000a0e2:	681b      	ldr	r3, [r3, #0]
2000a0e4:	2202      	movs	r2, #2
2000a0e6:	625a      	str	r2, [r3, #36]	@ 0x24
    if (status == HAL_OK)
2000a0e8:	e02d      	b.n	2000a146 <HAL_OSPI_Command+0x10e>
        }
        else
        {
          /* Update the state */
          if (cmd->OperationType == HAL_OSPI_OPTYPE_COMMON_CFG)
2000a0ea:	68bb      	ldr	r3, [r7, #8]
2000a0ec:	681b      	ldr	r3, [r3, #0]
2000a0ee:	2b00      	cmp	r3, #0
2000a0f0:	d103      	bne.n	2000a0fa <HAL_OSPI_Command+0xc2>
          {
            hospi->State = HAL_OSPI_STATE_CMD_CFG;
2000a0f2:	68fb      	ldr	r3, [r7, #12]
2000a0f4:	2204      	movs	r2, #4
2000a0f6:	651a      	str	r2, [r3, #80]	@ 0x50
    if (status == HAL_OK)
2000a0f8:	e025      	b.n	2000a146 <HAL_OSPI_Command+0x10e>
          }
          else if (cmd->OperationType == HAL_OSPI_OPTYPE_READ_CFG)
2000a0fa:	68bb      	ldr	r3, [r7, #8]
2000a0fc:	681b      	ldr	r3, [r3, #0]
2000a0fe:	2b01      	cmp	r3, #1
2000a100:	d10b      	bne.n	2000a11a <HAL_OSPI_Command+0xe2>
          {
            if (hospi->State == HAL_OSPI_STATE_WRITE_CMD_CFG)
2000a102:	68fb      	ldr	r3, [r7, #12]
2000a104:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
2000a106:	2b24      	cmp	r3, #36	@ 0x24
2000a108:	d103      	bne.n	2000a112 <HAL_OSPI_Command+0xda>
            {
              hospi->State = HAL_OSPI_STATE_CMD_CFG;
2000a10a:	68fb      	ldr	r3, [r7, #12]
2000a10c:	2204      	movs	r2, #4
2000a10e:	651a      	str	r2, [r3, #80]	@ 0x50
    if (status == HAL_OK)
2000a110:	e019      	b.n	2000a146 <HAL_OSPI_Command+0x10e>
            }
            else
            {
              hospi->State = HAL_OSPI_STATE_READ_CMD_CFG;
2000a112:	68fb      	ldr	r3, [r7, #12]
2000a114:	2214      	movs	r2, #20
2000a116:	651a      	str	r2, [r3, #80]	@ 0x50
    if (status == HAL_OK)
2000a118:	e015      	b.n	2000a146 <HAL_OSPI_Command+0x10e>
            }
          }
          else if (cmd->OperationType == HAL_OSPI_OPTYPE_WRITE_CFG)
2000a11a:	68bb      	ldr	r3, [r7, #8]
2000a11c:	681b      	ldr	r3, [r3, #0]
2000a11e:	2b02      	cmp	r3, #2
2000a120:	d111      	bne.n	2000a146 <HAL_OSPI_Command+0x10e>
          {
            if (hospi->State == HAL_OSPI_STATE_READ_CMD_CFG)
2000a122:	68fb      	ldr	r3, [r7, #12]
2000a124:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
2000a126:	2b14      	cmp	r3, #20
2000a128:	d103      	bne.n	2000a132 <HAL_OSPI_Command+0xfa>
            {
              hospi->State = HAL_OSPI_STATE_CMD_CFG;
2000a12a:	68fb      	ldr	r3, [r7, #12]
2000a12c:	2204      	movs	r2, #4
2000a12e:	651a      	str	r2, [r3, #80]	@ 0x50
    if (status == HAL_OK)
2000a130:	e009      	b.n	2000a146 <HAL_OSPI_Command+0x10e>
            }
            else
            {
              hospi->State = HAL_OSPI_STATE_WRITE_CMD_CFG;
2000a132:	68fb      	ldr	r3, [r7, #12]
2000a134:	2224      	movs	r2, #36	@ 0x24
2000a136:	651a      	str	r2, [r3, #80]	@ 0x50
    if (status == HAL_OK)
2000a138:	e005      	b.n	2000a146 <HAL_OSPI_Command+0x10e>
      }
    }
  }
  else
  {
    status = HAL_ERROR;
2000a13a:	2301      	movs	r3, #1
2000a13c:	77fb      	strb	r3, [r7, #31]
    hospi->ErrorCode = HAL_OSPI_ERROR_INVALID_SEQUENCE;
2000a13e:	68fb      	ldr	r3, [r7, #12]
2000a140:	2210      	movs	r2, #16
2000a142:	655a      	str	r2, [r3, #84]	@ 0x54
2000a144:	e000      	b.n	2000a148 <HAL_OSPI_Command+0x110>
    if (status == HAL_OK)
2000a146:	bf00      	nop
  }

  /* Return function status */
  return status;
2000a148:	7ffb      	ldrb	r3, [r7, #31]
}
2000a14a:	4618      	mov	r0, r3
2000a14c:	3720      	adds	r7, #32
2000a14e:	46bd      	mov	sp, r7
2000a150:	bd80      	pop	{r7, pc}

2000a152 <HAL_OSPI_Command_IT>:
  * @param  cmd   : structure that contains the command configuration information
  * @note   This function is used only in Indirect Read or Write Modes
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_OSPI_Command_IT(OSPI_HandleTypeDef *hospi, OSPI_RegularCmdTypeDef *cmd)
{
2000a152:	b580      	push	{r7, lr}
2000a154:	b086      	sub	sp, #24
2000a156:	af02      	add	r7, sp, #8
2000a158:	6078      	str	r0, [r7, #4]
2000a15a:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status;
  uint32_t tickstart = HAL_GetTick();
2000a15c:	f7f8 fca8 	bl	20002ab0 <HAL_GetTick>
2000a160:	60b8      	str	r0, [r7, #8]

  assert_param(IS_OSPI_DQS_MODE(cmd->DQSMode));
  assert_param(IS_OSPI_SIOO_MODE(cmd->SIOOMode));

  /* Check the state of the driver */
  if ((hospi->State  == HAL_OSPI_STATE_READY) && (cmd->OperationType     == HAL_OSPI_OPTYPE_COMMON_CFG) &&
2000a162:	687b      	ldr	r3, [r7, #4]
2000a164:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
2000a166:	2b02      	cmp	r3, #2
2000a168:	d136      	bne.n	2000a1d8 <HAL_OSPI_Command_IT+0x86>
2000a16a:	683b      	ldr	r3, [r7, #0]
2000a16c:	681b      	ldr	r3, [r3, #0]
2000a16e:	2b00      	cmp	r3, #0
2000a170:	d132      	bne.n	2000a1d8 <HAL_OSPI_Command_IT+0x86>
      (cmd->DataMode == HAL_OSPI_DATA_NONE)   && (hospi->Init.MemoryType != HAL_OSPI_MEMTYPE_HYPERBUS))
2000a172:	683b      	ldr	r3, [r7, #0]
2000a174:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
  if ((hospi->State  == HAL_OSPI_STATE_READY) && (cmd->OperationType     == HAL_OSPI_OPTYPE_COMMON_CFG) &&
2000a176:	2b00      	cmp	r3, #0
2000a178:	d12e      	bne.n	2000a1d8 <HAL_OSPI_Command_IT+0x86>
      (cmd->DataMode == HAL_OSPI_DATA_NONE)   && (hospi->Init.MemoryType != HAL_OSPI_MEMTYPE_HYPERBUS))
2000a17a:	687b      	ldr	r3, [r7, #4]
2000a17c:	68db      	ldr	r3, [r3, #12]
2000a17e:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
2000a182:	d029      	beq.n	2000a1d8 <HAL_OSPI_Command_IT+0x86>
  {
    /* Wait till busy flag is reset */
    status = OSPI_WaitFlagStateUntilTimeout(hospi, HAL_OSPI_FLAG_BUSY, RESET, tickstart, hospi->Timeout);
2000a184:	687b      	ldr	r3, [r7, #4]
2000a186:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
2000a188:	9300      	str	r3, [sp, #0]
2000a18a:	68bb      	ldr	r3, [r7, #8]
2000a18c:	2200      	movs	r2, #0
2000a18e:	2120      	movs	r1, #32
2000a190:	6878      	ldr	r0, [r7, #4]
2000a192:	f001 fdbf 	bl	2000bd14 <OSPI_WaitFlagStateUntilTimeout>
2000a196:	4603      	mov	r3, r0
2000a198:	73fb      	strb	r3, [r7, #15]

    if (status == HAL_OK)
2000a19a:	7bfb      	ldrb	r3, [r7, #15]
2000a19c:	2b00      	cmp	r3, #0
2000a19e:	d121      	bne.n	2000a1e4 <HAL_OSPI_Command_IT+0x92>
    {
      /* Initialize error code */
      hospi->ErrorCode = HAL_OSPI_ERROR_NONE;
2000a1a0:	687b      	ldr	r3, [r7, #4]
2000a1a2:	2200      	movs	r2, #0
2000a1a4:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Clear flags related to interrupt */
      __HAL_OSPI_CLEAR_FLAG(hospi, HAL_OSPI_FLAG_TE | HAL_OSPI_FLAG_TC);
2000a1a6:	687b      	ldr	r3, [r7, #4]
2000a1a8:	681b      	ldr	r3, [r3, #0]
2000a1aa:	2203      	movs	r2, #3
2000a1ac:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Configure the registers */
      status = OSPI_ConfigCmd(hospi, cmd);
2000a1ae:	6839      	ldr	r1, [r7, #0]
2000a1b0:	6878      	ldr	r0, [r7, #4]
2000a1b2:	f001 fdef 	bl	2000bd94 <OSPI_ConfigCmd>
2000a1b6:	4603      	mov	r3, r0
2000a1b8:	73fb      	strb	r3, [r7, #15]

      if (status == HAL_OK)
2000a1ba:	7bfb      	ldrb	r3, [r7, #15]
2000a1bc:	2b00      	cmp	r3, #0
2000a1be:	d111      	bne.n	2000a1e4 <HAL_OSPI_Command_IT+0x92>
      {
        /* Update the state */
        hospi->State = HAL_OSPI_STATE_BUSY_CMD;
2000a1c0:	687b      	ldr	r3, [r7, #4]
2000a1c2:	2208      	movs	r2, #8
2000a1c4:	651a      	str	r2, [r3, #80]	@ 0x50

        /* Enable the transfer complete and transfer error interrupts */
        __HAL_OSPI_ENABLE_IT(hospi, HAL_OSPI_IT_TC | HAL_OSPI_IT_TE);
2000a1c6:	687b      	ldr	r3, [r7, #4]
2000a1c8:	681b      	ldr	r3, [r3, #0]
2000a1ca:	681a      	ldr	r2, [r3, #0]
2000a1cc:	687b      	ldr	r3, [r7, #4]
2000a1ce:	681b      	ldr	r3, [r3, #0]
2000a1d0:	f442 3240 	orr.w	r2, r2, #196608	@ 0x30000
2000a1d4:	601a      	str	r2, [r3, #0]
    if (status == HAL_OK)
2000a1d6:	e005      	b.n	2000a1e4 <HAL_OSPI_Command_IT+0x92>
      }
    }
  }
  else
  {
    status = HAL_ERROR;
2000a1d8:	2301      	movs	r3, #1
2000a1da:	73fb      	strb	r3, [r7, #15]
    hospi->ErrorCode = HAL_OSPI_ERROR_INVALID_SEQUENCE;
2000a1dc:	687b      	ldr	r3, [r7, #4]
2000a1de:	2210      	movs	r2, #16
2000a1e0:	655a      	str	r2, [r3, #84]	@ 0x54
2000a1e2:	e000      	b.n	2000a1e6 <HAL_OSPI_Command_IT+0x94>
    if (status == HAL_OK)
2000a1e4:	bf00      	nop
  }

  /* Return function status */
  return status;
2000a1e6:	7bfb      	ldrb	r3, [r7, #15]
}
2000a1e8:	4618      	mov	r0, r3
2000a1ea:	3710      	adds	r7, #16
2000a1ec:	46bd      	mov	sp, r7
2000a1ee:	bd80      	pop	{r7, pc}

2000a1f0 <HAL_OSPI_HyperbusCfg>:
  * @param  cfg     : Structure containing the Hyperbus configuration
  * @param  Timeout : Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_OSPI_HyperbusCfg(OSPI_HandleTypeDef *hospi, OSPI_HyperbusCfgTypeDef *cfg, uint32_t Timeout)
{
2000a1f0:	b580      	push	{r7, lr}
2000a1f2:	b08a      	sub	sp, #40	@ 0x28
2000a1f4:	af02      	add	r7, sp, #8
2000a1f6:	60f8      	str	r0, [r7, #12]
2000a1f8:	60b9      	str	r1, [r7, #8]
2000a1fa:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status;
  uint32_t state;
  uint32_t tickstart = HAL_GetTick();
2000a1fc:	f7f8 fc58 	bl	20002ab0 <HAL_GetTick>
2000a200:	61b8      	str	r0, [r7, #24]
  assert_param(IS_OSPI_ACCESS_TIME(cfg->AccessTime));
  assert_param(IS_OSPI_WRITE_ZERO_LATENCY(cfg->WriteZeroLatency));
  assert_param(IS_OSPI_LATENCY_MODE(cfg->LatencyMode));

  /* Check the state of the driver */
  state = hospi->State;
2000a202:	68fb      	ldr	r3, [r7, #12]
2000a204:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
2000a206:	617b      	str	r3, [r7, #20]
  if ((state == HAL_OSPI_STATE_HYPERBUS_INIT) || (state == HAL_OSPI_STATE_READY))
2000a208:	697b      	ldr	r3, [r7, #20]
2000a20a:	2b01      	cmp	r3, #1
2000a20c:	d002      	beq.n	2000a214 <HAL_OSPI_HyperbusCfg+0x24>
2000a20e:	697b      	ldr	r3, [r7, #20]
2000a210:	2b02      	cmp	r3, #2
2000a212:	d122      	bne.n	2000a25a <HAL_OSPI_HyperbusCfg+0x6a>
  {
    /* Wait till busy flag is reset */
    status = OSPI_WaitFlagStateUntilTimeout(hospi, HAL_OSPI_FLAG_BUSY, RESET, tickstart, Timeout);
2000a214:	687b      	ldr	r3, [r7, #4]
2000a216:	9300      	str	r3, [sp, #0]
2000a218:	69bb      	ldr	r3, [r7, #24]
2000a21a:	2200      	movs	r2, #0
2000a21c:	2120      	movs	r1, #32
2000a21e:	68f8      	ldr	r0, [r7, #12]
2000a220:	f001 fd78 	bl	2000bd14 <OSPI_WaitFlagStateUntilTimeout>
2000a224:	4603      	mov	r3, r0
2000a226:	77fb      	strb	r3, [r7, #31]

    if (status == HAL_OK)
2000a228:	7ffb      	ldrb	r3, [r7, #31]
2000a22a:	2b00      	cmp	r3, #0
2000a22c:	d11a      	bne.n	2000a264 <HAL_OSPI_HyperbusCfg+0x74>
    {
      /* Configure Hyperbus configuration Latency register */
      WRITE_REG(hospi->Instance->HLCR, ((cfg->RWRecoveryTime << OCTOSPI_HLCR_TRWR_Pos) |
2000a22e:	68bb      	ldr	r3, [r7, #8]
2000a230:	681b      	ldr	r3, [r3, #0]
2000a232:	041a      	lsls	r2, r3, #16
2000a234:	68bb      	ldr	r3, [r7, #8]
2000a236:	685b      	ldr	r3, [r3, #4]
2000a238:	021b      	lsls	r3, r3, #8
2000a23a:	431a      	orrs	r2, r3
2000a23c:	68bb      	ldr	r3, [r7, #8]
2000a23e:	689b      	ldr	r3, [r3, #8]
2000a240:	ea42 0103 	orr.w	r1, r2, r3
2000a244:	68bb      	ldr	r3, [r7, #8]
2000a246:	68da      	ldr	r2, [r3, #12]
2000a248:	68fb      	ldr	r3, [r7, #12]
2000a24a:	681b      	ldr	r3, [r3, #0]
2000a24c:	430a      	orrs	r2, r1
2000a24e:	f8c3 2200 	str.w	r2, [r3, #512]	@ 0x200
                                        (cfg->AccessTime << OCTOSPI_HLCR_TACC_Pos)     |
                                        cfg->WriteZeroLatency | cfg->LatencyMode));

      /* Update the state */
      hospi->State = HAL_OSPI_STATE_READY;
2000a252:	68fb      	ldr	r3, [r7, #12]
2000a254:	2202      	movs	r2, #2
2000a256:	651a      	str	r2, [r3, #80]	@ 0x50
    if (status == HAL_OK)
2000a258:	e004      	b.n	2000a264 <HAL_OSPI_HyperbusCfg+0x74>
    }
  }
  else
  {
    status = HAL_ERROR;
2000a25a:	2301      	movs	r3, #1
2000a25c:	77fb      	strb	r3, [r7, #31]
    hospi->ErrorCode = HAL_OSPI_ERROR_INVALID_SEQUENCE;
2000a25e:	68fb      	ldr	r3, [r7, #12]
2000a260:	2210      	movs	r2, #16
2000a262:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /* Return function status */
  return status;
2000a264:	7ffb      	ldrb	r3, [r7, #31]
}
2000a266:	4618      	mov	r0, r3
2000a268:	3720      	adds	r7, #32
2000a26a:	46bd      	mov	sp, r7
2000a26c:	bd80      	pop	{r7, pc}

2000a26e <HAL_OSPI_HyperbusCmd>:
  * @param  cmd     : Structure containing the Hyperbus command
  * @param  Timeout : Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_OSPI_HyperbusCmd(OSPI_HandleTypeDef *hospi, OSPI_HyperbusCmdTypeDef *cmd, uint32_t Timeout)
{
2000a26e:	b580      	push	{r7, lr}
2000a270:	b088      	sub	sp, #32
2000a272:	af02      	add	r7, sp, #8
2000a274:	60f8      	str	r0, [r7, #12]
2000a276:	60b9      	str	r1, [r7, #8]
2000a278:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status;
  uint32_t tickstart = HAL_GetTick();
2000a27a:	f7f8 fc19 	bl	20002ab0 <HAL_GetTick>
2000a27e:	6138      	str	r0, [r7, #16]
  assert_param(IS_OSPI_ADDRESS_SIZE(cmd->AddressSize));
  assert_param(IS_OSPI_NUMBER_DATA(cmd->NbData));
  assert_param(IS_OSPI_DQS_MODE(cmd->DQSMode));

  /* Check the state of the driver */
  if ((hospi->State == HAL_OSPI_STATE_READY) && (hospi->Init.MemoryType == HAL_OSPI_MEMTYPE_HYPERBUS))
2000a280:	68fb      	ldr	r3, [r7, #12]
2000a282:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
2000a284:	2b02      	cmp	r3, #2
2000a286:	d149      	bne.n	2000a31c <HAL_OSPI_HyperbusCmd+0xae>
2000a288:	68fb      	ldr	r3, [r7, #12]
2000a28a:	68db      	ldr	r3, [r3, #12]
2000a28c:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
2000a290:	d144      	bne.n	2000a31c <HAL_OSPI_HyperbusCmd+0xae>
  {
    /* Wait till busy flag is reset */
    status = OSPI_WaitFlagStateUntilTimeout(hospi, HAL_OSPI_FLAG_BUSY, RESET, tickstart, Timeout);
2000a292:	687b      	ldr	r3, [r7, #4]
2000a294:	9300      	str	r3, [sp, #0]
2000a296:	693b      	ldr	r3, [r7, #16]
2000a298:	2200      	movs	r2, #0
2000a29a:	2120      	movs	r1, #32
2000a29c:	68f8      	ldr	r0, [r7, #12]
2000a29e:	f001 fd39 	bl	2000bd14 <OSPI_WaitFlagStateUntilTimeout>
2000a2a2:	4603      	mov	r3, r0
2000a2a4:	75fb      	strb	r3, [r7, #23]

    if (status == HAL_OK)
2000a2a6:	7dfb      	ldrb	r3, [r7, #23]
2000a2a8:	2b00      	cmp	r3, #0
2000a2aa:	d13c      	bne.n	2000a326 <HAL_OSPI_HyperbusCmd+0xb8>
    {
      /* Re-initialize the value of the functional mode */
      MODIFY_REG(hospi->Instance->CR, OCTOSPI_CR_FMODE, 0U);
2000a2ac:	68fb      	ldr	r3, [r7, #12]
2000a2ae:	681b      	ldr	r3, [r3, #0]
2000a2b0:	681a      	ldr	r2, [r3, #0]
2000a2b2:	68fb      	ldr	r3, [r7, #12]
2000a2b4:	681b      	ldr	r3, [r3, #0]
2000a2b6:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
2000a2ba:	601a      	str	r2, [r3, #0]

      /* Configure the address space in the DCR1 register */
      MODIFY_REG(hospi->Instance->DCR1, OCTOSPI_DCR1_MTYP_0, cmd->AddressSpace);
2000a2bc:	68fb      	ldr	r3, [r7, #12]
2000a2be:	681b      	ldr	r3, [r3, #0]
2000a2c0:	689b      	ldr	r3, [r3, #8]
2000a2c2:	f023 7180 	bic.w	r1, r3, #16777216	@ 0x1000000
2000a2c6:	68bb      	ldr	r3, [r7, #8]
2000a2c8:	681a      	ldr	r2, [r3, #0]
2000a2ca:	68fb      	ldr	r3, [r7, #12]
2000a2cc:	681b      	ldr	r3, [r3, #0]
2000a2ce:	430a      	orrs	r2, r1
2000a2d0:	609a      	str	r2, [r3, #8]

      /* Configure the CCR and WCCR registers with the address size and the following configuration :
         - DQS signal enabled (used as RWDS)
         - DTR mode enabled on address and data
         - address and data on 8 lines */
      WRITE_REG(hospi->Instance->CCR, (cmd->DQSMode | OCTOSPI_CCR_DDTR | OCTOSPI_CCR_DMODE_2 |
2000a2d2:	68bb      	ldr	r3, [r7, #8]
2000a2d4:	691a      	ldr	r2, [r3, #16]
2000a2d6:	68bb      	ldr	r3, [r7, #8]
2000a2d8:	689b      	ldr	r3, [r3, #8]
2000a2da:	431a      	orrs	r2, r3
2000a2dc:	68fb      	ldr	r3, [r7, #12]
2000a2de:	681b      	ldr	r3, [r3, #0]
2000a2e0:	f042 220c 	orr.w	r2, r2, #201329664	@ 0xc000c00
2000a2e4:	f8c3 2100 	str.w	r2, [r3, #256]	@ 0x100
                                       cmd->AddressSize | OCTOSPI_CCR_ADDTR | OCTOSPI_CCR_ADMODE_2));
      WRITE_REG(hospi->Instance->WCCR, (cmd->DQSMode | OCTOSPI_WCCR_DDTR | OCTOSPI_WCCR_DMODE_2 |
2000a2e8:	68bb      	ldr	r3, [r7, #8]
2000a2ea:	691a      	ldr	r2, [r3, #16]
2000a2ec:	68bb      	ldr	r3, [r7, #8]
2000a2ee:	689b      	ldr	r3, [r3, #8]
2000a2f0:	431a      	orrs	r2, r3
2000a2f2:	68fb      	ldr	r3, [r7, #12]
2000a2f4:	681b      	ldr	r3, [r3, #0]
2000a2f6:	f042 220c 	orr.w	r2, r2, #201329664	@ 0xc000c00
2000a2fa:	f8c3 2180 	str.w	r2, [r3, #384]	@ 0x180
                                        cmd->AddressSize | OCTOSPI_WCCR_ADDTR | OCTOSPI_WCCR_ADMODE_2));

      /* Configure the DLR register with the number of data */
      WRITE_REG(hospi->Instance->DLR, (cmd->NbData - 1U));
2000a2fe:	68bb      	ldr	r3, [r7, #8]
2000a300:	68da      	ldr	r2, [r3, #12]
2000a302:	68fb      	ldr	r3, [r7, #12]
2000a304:	681b      	ldr	r3, [r3, #0]
2000a306:	3a01      	subs	r2, #1
2000a308:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Configure the AR register with the address value */
      WRITE_REG(hospi->Instance->AR, cmd->Address);
2000a30a:	68fb      	ldr	r3, [r7, #12]
2000a30c:	681b      	ldr	r3, [r3, #0]
2000a30e:	68ba      	ldr	r2, [r7, #8]
2000a310:	6852      	ldr	r2, [r2, #4]
2000a312:	649a      	str	r2, [r3, #72]	@ 0x48

      /* Update the state */
      hospi->State = HAL_OSPI_STATE_CMD_CFG;
2000a314:	68fb      	ldr	r3, [r7, #12]
2000a316:	2204      	movs	r2, #4
2000a318:	651a      	str	r2, [r3, #80]	@ 0x50
    if (status == HAL_OK)
2000a31a:	e004      	b.n	2000a326 <HAL_OSPI_HyperbusCmd+0xb8>
    }
  }
  else
  {
    status = HAL_ERROR;
2000a31c:	2301      	movs	r3, #1
2000a31e:	75fb      	strb	r3, [r7, #23]
    hospi->ErrorCode = HAL_OSPI_ERROR_INVALID_SEQUENCE;
2000a320:	68fb      	ldr	r3, [r7, #12]
2000a322:	2210      	movs	r2, #16
2000a324:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /* Return function status */
  return status;
2000a326:	7dfb      	ldrb	r3, [r7, #23]
}
2000a328:	4618      	mov	r0, r3
2000a32a:	3718      	adds	r7, #24
2000a32c:	46bd      	mov	sp, r7
2000a32e:	bd80      	pop	{r7, pc}

2000a330 <HAL_OSPI_Transmit>:
  * @param  Timeout : Timeout duration
  * @note   This function is used only in Indirect Write Mode
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_OSPI_Transmit(OSPI_HandleTypeDef *hospi, uint8_t *pData, uint32_t Timeout)
{
2000a330:	b580      	push	{r7, lr}
2000a332:	b08a      	sub	sp, #40	@ 0x28
2000a334:	af02      	add	r7, sp, #8
2000a336:	60f8      	str	r0, [r7, #12]
2000a338:	60b9      	str	r1, [r7, #8]
2000a33a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status;
  uint32_t tickstart = HAL_GetTick();
2000a33c:	f7f8 fbb8 	bl	20002ab0 <HAL_GetTick>
2000a340:	61b8      	str	r0, [r7, #24]
  __IO uint32_t *data_reg = &hospi->Instance->DR;
2000a342:	68fb      	ldr	r3, [r7, #12]
2000a344:	681b      	ldr	r3, [r3, #0]
2000a346:	3350      	adds	r3, #80	@ 0x50
2000a348:	617b      	str	r3, [r7, #20]

  /* Check the data pointer allocation */
  if (pData == NULL)
2000a34a:	68bb      	ldr	r3, [r7, #8]
2000a34c:	2b00      	cmp	r3, #0
2000a34e:	d105      	bne.n	2000a35c <HAL_OSPI_Transmit+0x2c>
  {
    status = HAL_ERROR;
2000a350:	2301      	movs	r3, #1
2000a352:	77fb      	strb	r3, [r7, #31]
    hospi->ErrorCode = HAL_OSPI_ERROR_INVALID_PARAM;
2000a354:	68fb      	ldr	r3, [r7, #12]
2000a356:	2208      	movs	r2, #8
2000a358:	655a      	str	r2, [r3, #84]	@ 0x54
2000a35a:	e057      	b.n	2000a40c <HAL_OSPI_Transmit+0xdc>
  }
  else
  {
    /* Check the state */
    if (hospi->State == HAL_OSPI_STATE_CMD_CFG)
2000a35c:	68fb      	ldr	r3, [r7, #12]
2000a35e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
2000a360:	2b04      	cmp	r3, #4
2000a362:	d14e      	bne.n	2000a402 <HAL_OSPI_Transmit+0xd2>
    {
      /* Configure counters and size */
      hospi->XferCount = READ_REG(hospi->Instance->DLR) + 1U;
2000a364:	68fb      	ldr	r3, [r7, #12]
2000a366:	681b      	ldr	r3, [r3, #0]
2000a368:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
2000a36a:	1c5a      	adds	r2, r3, #1
2000a36c:	68fb      	ldr	r3, [r7, #12]
2000a36e:	649a      	str	r2, [r3, #72]	@ 0x48
      hospi->XferSize  = hospi->XferCount;
2000a370:	68fb      	ldr	r3, [r7, #12]
2000a372:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
2000a374:	68fb      	ldr	r3, [r7, #12]
2000a376:	645a      	str	r2, [r3, #68]	@ 0x44
      hospi->pBuffPtr  = pData;
2000a378:	68fb      	ldr	r3, [r7, #12]
2000a37a:	68ba      	ldr	r2, [r7, #8]
2000a37c:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Configure CR register with functional mode as indirect write */
      MODIFY_REG(hospi->Instance->CR, OCTOSPI_CR_FMODE, OSPI_FUNCTIONAL_MODE_INDIRECT_WRITE);
2000a37e:	68fb      	ldr	r3, [r7, #12]
2000a380:	681b      	ldr	r3, [r3, #0]
2000a382:	681a      	ldr	r2, [r3, #0]
2000a384:	68fb      	ldr	r3, [r7, #12]
2000a386:	681b      	ldr	r3, [r3, #0]
2000a388:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
2000a38c:	601a      	str	r2, [r3, #0]

      do
      {
        /* Wait till fifo threshold flag is set to send data */
        status = OSPI_WaitFlagStateUntilTimeout(hospi, HAL_OSPI_FLAG_FT, SET, tickstart, Timeout);
2000a38e:	687b      	ldr	r3, [r7, #4]
2000a390:	9300      	str	r3, [sp, #0]
2000a392:	69bb      	ldr	r3, [r7, #24]
2000a394:	2201      	movs	r2, #1
2000a396:	2104      	movs	r1, #4
2000a398:	68f8      	ldr	r0, [r7, #12]
2000a39a:	f001 fcbb 	bl	2000bd14 <OSPI_WaitFlagStateUntilTimeout>
2000a39e:	4603      	mov	r3, r0
2000a3a0:	77fb      	strb	r3, [r7, #31]

        if (status != HAL_OK)
2000a3a2:	7ffb      	ldrb	r3, [r7, #31]
2000a3a4:	2b00      	cmp	r3, #0
2000a3a6:	d113      	bne.n	2000a3d0 <HAL_OSPI_Transmit+0xa0>
        {
          break;
        }

        *((__IO uint8_t *)data_reg) = *hospi->pBuffPtr;
2000a3a8:	68fb      	ldr	r3, [r7, #12]
2000a3aa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
2000a3ac:	781a      	ldrb	r2, [r3, #0]
2000a3ae:	697b      	ldr	r3, [r7, #20]
2000a3b0:	701a      	strb	r2, [r3, #0]
        hospi->pBuffPtr++;
2000a3b2:	68fb      	ldr	r3, [r7, #12]
2000a3b4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
2000a3b6:	1c5a      	adds	r2, r3, #1
2000a3b8:	68fb      	ldr	r3, [r7, #12]
2000a3ba:	641a      	str	r2, [r3, #64]	@ 0x40
        hospi->XferCount--;
2000a3bc:	68fb      	ldr	r3, [r7, #12]
2000a3be:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
2000a3c0:	1e5a      	subs	r2, r3, #1
2000a3c2:	68fb      	ldr	r3, [r7, #12]
2000a3c4:	649a      	str	r2, [r3, #72]	@ 0x48
      }
      while (hospi->XferCount > 0U);
2000a3c6:	68fb      	ldr	r3, [r7, #12]
2000a3c8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
2000a3ca:	2b00      	cmp	r3, #0
2000a3cc:	d1df      	bne.n	2000a38e <HAL_OSPI_Transmit+0x5e>
2000a3ce:	e000      	b.n	2000a3d2 <HAL_OSPI_Transmit+0xa2>
          break;
2000a3d0:	bf00      	nop

      if (status == HAL_OK)
2000a3d2:	7ffb      	ldrb	r3, [r7, #31]
2000a3d4:	2b00      	cmp	r3, #0
2000a3d6:	d119      	bne.n	2000a40c <HAL_OSPI_Transmit+0xdc>
      {
        /* Wait till transfer complete flag is set to go back in idle state */
        status = OSPI_WaitFlagStateUntilTimeout(hospi, HAL_OSPI_FLAG_TC, SET, tickstart, Timeout);
2000a3d8:	687b      	ldr	r3, [r7, #4]
2000a3da:	9300      	str	r3, [sp, #0]
2000a3dc:	69bb      	ldr	r3, [r7, #24]
2000a3de:	2201      	movs	r2, #1
2000a3e0:	2102      	movs	r1, #2
2000a3e2:	68f8      	ldr	r0, [r7, #12]
2000a3e4:	f001 fc96 	bl	2000bd14 <OSPI_WaitFlagStateUntilTimeout>
2000a3e8:	4603      	mov	r3, r0
2000a3ea:	77fb      	strb	r3, [r7, #31]

        if (status == HAL_OK)
2000a3ec:	7ffb      	ldrb	r3, [r7, #31]
2000a3ee:	2b00      	cmp	r3, #0
2000a3f0:	d10c      	bne.n	2000a40c <HAL_OSPI_Transmit+0xdc>
        {
          /* Clear transfer complete flag */
          __HAL_OSPI_CLEAR_FLAG(hospi, HAL_OSPI_FLAG_TC);
2000a3f2:	68fb      	ldr	r3, [r7, #12]
2000a3f4:	681b      	ldr	r3, [r3, #0]
2000a3f6:	2202      	movs	r2, #2
2000a3f8:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update state */
          hospi->State = HAL_OSPI_STATE_READY;
2000a3fa:	68fb      	ldr	r3, [r7, #12]
2000a3fc:	2202      	movs	r2, #2
2000a3fe:	651a      	str	r2, [r3, #80]	@ 0x50
2000a400:	e004      	b.n	2000a40c <HAL_OSPI_Transmit+0xdc>
        }
      }
    }
    else
    {
      status = HAL_ERROR;
2000a402:	2301      	movs	r3, #1
2000a404:	77fb      	strb	r3, [r7, #31]
      hospi->ErrorCode = HAL_OSPI_ERROR_INVALID_SEQUENCE;
2000a406:	68fb      	ldr	r3, [r7, #12]
2000a408:	2210      	movs	r2, #16
2000a40a:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }

  /* Return function status */
  return status;
2000a40c:	7ffb      	ldrb	r3, [r7, #31]
}
2000a40e:	4618      	mov	r0, r3
2000a410:	3720      	adds	r7, #32
2000a412:	46bd      	mov	sp, r7
2000a414:	bd80      	pop	{r7, pc}

2000a416 <HAL_OSPI_Receive>:
  * @param  Timeout : Timeout duration
  * @note   This function is used only in Indirect Read Mode
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_OSPI_Receive(OSPI_HandleTypeDef *hospi, uint8_t *pData, uint32_t Timeout)
{
2000a416:	b580      	push	{r7, lr}
2000a418:	b08c      	sub	sp, #48	@ 0x30
2000a41a:	af02      	add	r7, sp, #8
2000a41c:	60f8      	str	r0, [r7, #12]
2000a41e:	60b9      	str	r1, [r7, #8]
2000a420:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status;
  uint32_t tickstart = HAL_GetTick();
2000a422:	f7f8 fb45 	bl	20002ab0 <HAL_GetTick>
2000a426:	6238      	str	r0, [r7, #32]
  __IO uint32_t *data_reg = &hospi->Instance->DR;
2000a428:	68fb      	ldr	r3, [r7, #12]
2000a42a:	681b      	ldr	r3, [r3, #0]
2000a42c:	3350      	adds	r3, #80	@ 0x50
2000a42e:	61fb      	str	r3, [r7, #28]
  uint32_t addr_reg = hospi->Instance->AR;
2000a430:	68fb      	ldr	r3, [r7, #12]
2000a432:	681b      	ldr	r3, [r3, #0]
2000a434:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
2000a436:	61bb      	str	r3, [r7, #24]
  uint32_t ir_reg = hospi->Instance->IR;
2000a438:	68fb      	ldr	r3, [r7, #12]
2000a43a:	681b      	ldr	r3, [r3, #0]
2000a43c:	f8d3 3110 	ldr.w	r3, [r3, #272]	@ 0x110
2000a440:	617b      	str	r3, [r7, #20]

  /* Check the data pointer allocation */
  if (pData == NULL)
2000a442:	68bb      	ldr	r3, [r7, #8]
2000a444:	2b00      	cmp	r3, #0
2000a446:	d106      	bne.n	2000a456 <HAL_OSPI_Receive+0x40>
  {
    status = HAL_ERROR;
2000a448:	2301      	movs	r3, #1
2000a44a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    hospi->ErrorCode = HAL_OSPI_ERROR_INVALID_PARAM;
2000a44e:	68fb      	ldr	r3, [r7, #12]
2000a450:	2208      	movs	r2, #8
2000a452:	655a      	str	r2, [r3, #84]	@ 0x54
2000a454:	e07c      	b.n	2000a550 <HAL_OSPI_Receive+0x13a>
  }
  else
  {
    /* Check the state */
    if (hospi->State == HAL_OSPI_STATE_CMD_CFG)
2000a456:	68fb      	ldr	r3, [r7, #12]
2000a458:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
2000a45a:	2b04      	cmp	r3, #4
2000a45c:	d172      	bne.n	2000a544 <HAL_OSPI_Receive+0x12e>
    {
      /* Configure counters and size */
      hospi->XferCount = READ_REG(hospi->Instance->DLR) + 1U;
2000a45e:	68fb      	ldr	r3, [r7, #12]
2000a460:	681b      	ldr	r3, [r3, #0]
2000a462:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
2000a464:	1c5a      	adds	r2, r3, #1
2000a466:	68fb      	ldr	r3, [r7, #12]
2000a468:	649a      	str	r2, [r3, #72]	@ 0x48
      hospi->XferSize  = hospi->XferCount;
2000a46a:	68fb      	ldr	r3, [r7, #12]
2000a46c:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
2000a46e:	68fb      	ldr	r3, [r7, #12]
2000a470:	645a      	str	r2, [r3, #68]	@ 0x44
      hospi->pBuffPtr  = pData;
2000a472:	68fb      	ldr	r3, [r7, #12]
2000a474:	68ba      	ldr	r2, [r7, #8]
2000a476:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Configure CR register with functional mode as indirect read */
      MODIFY_REG(hospi->Instance->CR, OCTOSPI_CR_FMODE, OSPI_FUNCTIONAL_MODE_INDIRECT_READ);
2000a478:	68fb      	ldr	r3, [r7, #12]
2000a47a:	681b      	ldr	r3, [r3, #0]
2000a47c:	681b      	ldr	r3, [r3, #0]
2000a47e:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
2000a482:	68fb      	ldr	r3, [r7, #12]
2000a484:	681b      	ldr	r3, [r3, #0]
2000a486:	f042 5280 	orr.w	r2, r2, #268435456	@ 0x10000000
2000a48a:	601a      	str	r2, [r3, #0]

      /* Trig the transfer by re-writing address or instruction register */
      if (hospi->Init.MemoryType == HAL_OSPI_MEMTYPE_HYPERBUS)
2000a48c:	68fb      	ldr	r3, [r7, #12]
2000a48e:	68db      	ldr	r3, [r3, #12]
2000a490:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
2000a494:	d104      	bne.n	2000a4a0 <HAL_OSPI_Receive+0x8a>
      {
        WRITE_REG(hospi->Instance->AR, addr_reg);
2000a496:	68fb      	ldr	r3, [r7, #12]
2000a498:	681b      	ldr	r3, [r3, #0]
2000a49a:	69ba      	ldr	r2, [r7, #24]
2000a49c:	649a      	str	r2, [r3, #72]	@ 0x48
2000a49e:	e011      	b.n	2000a4c4 <HAL_OSPI_Receive+0xae>
      }
      else
      {
        if (READ_BIT(hospi->Instance->CCR, OCTOSPI_CCR_ADMODE) != HAL_OSPI_ADDRESS_NONE)
2000a4a0:	68fb      	ldr	r3, [r7, #12]
2000a4a2:	681b      	ldr	r3, [r3, #0]
2000a4a4:	f8d3 3100 	ldr.w	r3, [r3, #256]	@ 0x100
2000a4a8:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
2000a4ac:	2b00      	cmp	r3, #0
2000a4ae:	d004      	beq.n	2000a4ba <HAL_OSPI_Receive+0xa4>
        {
          WRITE_REG(hospi->Instance->AR, addr_reg);
2000a4b0:	68fb      	ldr	r3, [r7, #12]
2000a4b2:	681b      	ldr	r3, [r3, #0]
2000a4b4:	69ba      	ldr	r2, [r7, #24]
2000a4b6:	649a      	str	r2, [r3, #72]	@ 0x48
2000a4b8:	e004      	b.n	2000a4c4 <HAL_OSPI_Receive+0xae>
        }
        else
        {
          WRITE_REG(hospi->Instance->IR, ir_reg);
2000a4ba:	68fb      	ldr	r3, [r7, #12]
2000a4bc:	681b      	ldr	r3, [r3, #0]
2000a4be:	697a      	ldr	r2, [r7, #20]
2000a4c0:	f8c3 2110 	str.w	r2, [r3, #272]	@ 0x110
      }

      do
      {
        /* Wait till fifo threshold or transfer complete flags are set to read received data */
        status = OSPI_WaitFlagStateUntilTimeout(hospi, (HAL_OSPI_FLAG_FT | HAL_OSPI_FLAG_TC), SET, tickstart, Timeout);
2000a4c4:	687b      	ldr	r3, [r7, #4]
2000a4c6:	9300      	str	r3, [sp, #0]
2000a4c8:	6a3b      	ldr	r3, [r7, #32]
2000a4ca:	2201      	movs	r2, #1
2000a4cc:	2106      	movs	r1, #6
2000a4ce:	68f8      	ldr	r0, [r7, #12]
2000a4d0:	f001 fc20 	bl	2000bd14 <OSPI_WaitFlagStateUntilTimeout>
2000a4d4:	4603      	mov	r3, r0
2000a4d6:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

        if (status != HAL_OK)
2000a4da:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
2000a4de:	2b00      	cmp	r3, #0
2000a4e0:	d114      	bne.n	2000a50c <HAL_OSPI_Receive+0xf6>
        {
          break;
        }

        *hospi->pBuffPtr = *((__IO uint8_t *)data_reg);
2000a4e2:	68fb      	ldr	r3, [r7, #12]
2000a4e4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
2000a4e6:	69fa      	ldr	r2, [r7, #28]
2000a4e8:	7812      	ldrb	r2, [r2, #0]
2000a4ea:	b2d2      	uxtb	r2, r2
2000a4ec:	701a      	strb	r2, [r3, #0]
        hospi->pBuffPtr++;
2000a4ee:	68fb      	ldr	r3, [r7, #12]
2000a4f0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
2000a4f2:	1c5a      	adds	r2, r3, #1
2000a4f4:	68fb      	ldr	r3, [r7, #12]
2000a4f6:	641a      	str	r2, [r3, #64]	@ 0x40
        hospi->XferCount--;
2000a4f8:	68fb      	ldr	r3, [r7, #12]
2000a4fa:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
2000a4fc:	1e5a      	subs	r2, r3, #1
2000a4fe:	68fb      	ldr	r3, [r7, #12]
2000a500:	649a      	str	r2, [r3, #72]	@ 0x48
      }
      while (hospi->XferCount > 0U);
2000a502:	68fb      	ldr	r3, [r7, #12]
2000a504:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
2000a506:	2b00      	cmp	r3, #0
2000a508:	d1dc      	bne.n	2000a4c4 <HAL_OSPI_Receive+0xae>
2000a50a:	e000      	b.n	2000a50e <HAL_OSPI_Receive+0xf8>
          break;
2000a50c:	bf00      	nop

      if (status == HAL_OK)
2000a50e:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
2000a512:	2b00      	cmp	r3, #0
2000a514:	d11c      	bne.n	2000a550 <HAL_OSPI_Receive+0x13a>
      {
        /* Wait till transfer complete flag is set to go back in idle state */
        status = OSPI_WaitFlagStateUntilTimeout(hospi, HAL_OSPI_FLAG_TC, SET, tickstart, Timeout);
2000a516:	687b      	ldr	r3, [r7, #4]
2000a518:	9300      	str	r3, [sp, #0]
2000a51a:	6a3b      	ldr	r3, [r7, #32]
2000a51c:	2201      	movs	r2, #1
2000a51e:	2102      	movs	r1, #2
2000a520:	68f8      	ldr	r0, [r7, #12]
2000a522:	f001 fbf7 	bl	2000bd14 <OSPI_WaitFlagStateUntilTimeout>
2000a526:	4603      	mov	r3, r0
2000a528:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

        if (status == HAL_OK)
2000a52c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
2000a530:	2b00      	cmp	r3, #0
2000a532:	d10d      	bne.n	2000a550 <HAL_OSPI_Receive+0x13a>
        {
          /* Clear transfer complete flag */
          __HAL_OSPI_CLEAR_FLAG(hospi, HAL_OSPI_FLAG_TC);
2000a534:	68fb      	ldr	r3, [r7, #12]
2000a536:	681b      	ldr	r3, [r3, #0]
2000a538:	2202      	movs	r2, #2
2000a53a:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update state */
          hospi->State = HAL_OSPI_STATE_READY;
2000a53c:	68fb      	ldr	r3, [r7, #12]
2000a53e:	2202      	movs	r2, #2
2000a540:	651a      	str	r2, [r3, #80]	@ 0x50
2000a542:	e005      	b.n	2000a550 <HAL_OSPI_Receive+0x13a>
        }
      }
    }
    else
    {
      status = HAL_ERROR;
2000a544:	2301      	movs	r3, #1
2000a546:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
      hospi->ErrorCode = HAL_OSPI_ERROR_INVALID_SEQUENCE;
2000a54a:	68fb      	ldr	r3, [r7, #12]
2000a54c:	2210      	movs	r2, #16
2000a54e:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }

  /* Return function status */
  return status;
2000a550:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
2000a554:	4618      	mov	r0, r3
2000a556:	3728      	adds	r7, #40	@ 0x28
2000a558:	46bd      	mov	sp, r7
2000a55a:	bd80      	pop	{r7, pc}

2000a55c <HAL_OSPI_Transmit_IT>:
  * @param  pData : pointer to data buffer
  * @note   This function is used only in Indirect Write Mode
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_OSPI_Transmit_IT(OSPI_HandleTypeDef *hospi, uint8_t *pData)
{
2000a55c:	b480      	push	{r7}
2000a55e:	b085      	sub	sp, #20
2000a560:	af00      	add	r7, sp, #0
2000a562:	6078      	str	r0, [r7, #4]
2000a564:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
2000a566:	2300      	movs	r3, #0
2000a568:	73fb      	strb	r3, [r7, #15]

  /* Check the data pointer allocation */
  if (pData == NULL)
2000a56a:	683b      	ldr	r3, [r7, #0]
2000a56c:	2b00      	cmp	r3, #0
2000a56e:	d105      	bne.n	2000a57c <HAL_OSPI_Transmit_IT+0x20>
  {
    status = HAL_ERROR;
2000a570:	2301      	movs	r3, #1
2000a572:	73fb      	strb	r3, [r7, #15]
    hospi->ErrorCode = HAL_OSPI_ERROR_INVALID_PARAM;
2000a574:	687b      	ldr	r3, [r7, #4]
2000a576:	2208      	movs	r2, #8
2000a578:	655a      	str	r2, [r3, #84]	@ 0x54
2000a57a:	e02d      	b.n	2000a5d8 <HAL_OSPI_Transmit_IT+0x7c>
  }
  else
  {
    /* Check the state */
    if (hospi->State == HAL_OSPI_STATE_CMD_CFG)
2000a57c:	687b      	ldr	r3, [r7, #4]
2000a57e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
2000a580:	2b04      	cmp	r3, #4
2000a582:	d124      	bne.n	2000a5ce <HAL_OSPI_Transmit_IT+0x72>
    {
      /* Configure counters and size */
      hospi->XferCount = READ_REG(hospi->Instance->DLR) + 1U;
2000a584:	687b      	ldr	r3, [r7, #4]
2000a586:	681b      	ldr	r3, [r3, #0]
2000a588:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
2000a58a:	1c5a      	adds	r2, r3, #1
2000a58c:	687b      	ldr	r3, [r7, #4]
2000a58e:	649a      	str	r2, [r3, #72]	@ 0x48
      hospi->XferSize  = hospi->XferCount;
2000a590:	687b      	ldr	r3, [r7, #4]
2000a592:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
2000a594:	687b      	ldr	r3, [r7, #4]
2000a596:	645a      	str	r2, [r3, #68]	@ 0x44
      hospi->pBuffPtr  = pData;
2000a598:	687b      	ldr	r3, [r7, #4]
2000a59a:	683a      	ldr	r2, [r7, #0]
2000a59c:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Configure CR register with functional mode as indirect write */
      MODIFY_REG(hospi->Instance->CR, OCTOSPI_CR_FMODE, OSPI_FUNCTIONAL_MODE_INDIRECT_WRITE);
2000a59e:	687b      	ldr	r3, [r7, #4]
2000a5a0:	681b      	ldr	r3, [r3, #0]
2000a5a2:	681a      	ldr	r2, [r3, #0]
2000a5a4:	687b      	ldr	r3, [r7, #4]
2000a5a6:	681b      	ldr	r3, [r3, #0]
2000a5a8:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
2000a5ac:	601a      	str	r2, [r3, #0]

      /* Clear flags related to interrupt */
      __HAL_OSPI_CLEAR_FLAG(hospi, HAL_OSPI_FLAG_TE | HAL_OSPI_FLAG_TC);
2000a5ae:	687b      	ldr	r3, [r7, #4]
2000a5b0:	681b      	ldr	r3, [r3, #0]
2000a5b2:	2203      	movs	r2, #3
2000a5b4:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update the state */
      hospi->State = HAL_OSPI_STATE_BUSY_TX;
2000a5b6:	687b      	ldr	r3, [r7, #4]
2000a5b8:	2218      	movs	r2, #24
2000a5ba:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Enable the transfer complete, fifo threshold and transfer error interrupts */
      __HAL_OSPI_ENABLE_IT(hospi, HAL_OSPI_IT_TC | HAL_OSPI_IT_FT | HAL_OSPI_IT_TE);
2000a5bc:	687b      	ldr	r3, [r7, #4]
2000a5be:	681b      	ldr	r3, [r3, #0]
2000a5c0:	681a      	ldr	r2, [r3, #0]
2000a5c2:	687b      	ldr	r3, [r7, #4]
2000a5c4:	681b      	ldr	r3, [r3, #0]
2000a5c6:	f442 22e0 	orr.w	r2, r2, #458752	@ 0x70000
2000a5ca:	601a      	str	r2, [r3, #0]
2000a5cc:	e004      	b.n	2000a5d8 <HAL_OSPI_Transmit_IT+0x7c>
    }
    else
    {
      status = HAL_ERROR;
2000a5ce:	2301      	movs	r3, #1
2000a5d0:	73fb      	strb	r3, [r7, #15]
      hospi->ErrorCode = HAL_OSPI_ERROR_INVALID_SEQUENCE;
2000a5d2:	687b      	ldr	r3, [r7, #4]
2000a5d4:	2210      	movs	r2, #16
2000a5d6:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }

  /* Return function status */
  return status;
2000a5d8:	7bfb      	ldrb	r3, [r7, #15]
}
2000a5da:	4618      	mov	r0, r3
2000a5dc:	3714      	adds	r7, #20
2000a5de:	46bd      	mov	sp, r7
2000a5e0:	f85d 7b04 	ldr.w	r7, [sp], #4
2000a5e4:	4770      	bx	lr

2000a5e6 <HAL_OSPI_Receive_IT>:
  * @param  pData : pointer to data buffer
  * @note   This function is used only in Indirect Read Mode
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_OSPI_Receive_IT(OSPI_HandleTypeDef *hospi, uint8_t *pData)
{
2000a5e6:	b480      	push	{r7}
2000a5e8:	b087      	sub	sp, #28
2000a5ea:	af00      	add	r7, sp, #0
2000a5ec:	6078      	str	r0, [r7, #4]
2000a5ee:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
2000a5f0:	2300      	movs	r3, #0
2000a5f2:	75fb      	strb	r3, [r7, #23]
  uint32_t addr_reg = hospi->Instance->AR;
2000a5f4:	687b      	ldr	r3, [r7, #4]
2000a5f6:	681b      	ldr	r3, [r3, #0]
2000a5f8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
2000a5fa:	613b      	str	r3, [r7, #16]
  uint32_t ir_reg = hospi->Instance->IR;
2000a5fc:	687b      	ldr	r3, [r7, #4]
2000a5fe:	681b      	ldr	r3, [r3, #0]
2000a600:	f8d3 3110 	ldr.w	r3, [r3, #272]	@ 0x110
2000a604:	60fb      	str	r3, [r7, #12]

  /* Check the data pointer allocation */
  if (pData == NULL)
2000a606:	683b      	ldr	r3, [r7, #0]
2000a608:	2b00      	cmp	r3, #0
2000a60a:	d105      	bne.n	2000a618 <HAL_OSPI_Receive_IT+0x32>
  {
    status = HAL_ERROR;
2000a60c:	2301      	movs	r3, #1
2000a60e:	75fb      	strb	r3, [r7, #23]
    hospi->ErrorCode = HAL_OSPI_ERROR_INVALID_PARAM;
2000a610:	687b      	ldr	r3, [r7, #4]
2000a612:	2208      	movs	r2, #8
2000a614:	655a      	str	r2, [r3, #84]	@ 0x54
2000a616:	e04b      	b.n	2000a6b0 <HAL_OSPI_Receive_IT+0xca>
  }
  else
  {
    /* Check the state */
    if (hospi->State == HAL_OSPI_STATE_CMD_CFG)
2000a618:	687b      	ldr	r3, [r7, #4]
2000a61a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
2000a61c:	2b04      	cmp	r3, #4
2000a61e:	d142      	bne.n	2000a6a6 <HAL_OSPI_Receive_IT+0xc0>
    {
      /* Configure counters and size */
      hospi->XferCount = READ_REG(hospi->Instance->DLR) + 1U;
2000a620:	687b      	ldr	r3, [r7, #4]
2000a622:	681b      	ldr	r3, [r3, #0]
2000a624:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
2000a626:	1c5a      	adds	r2, r3, #1
2000a628:	687b      	ldr	r3, [r7, #4]
2000a62a:	649a      	str	r2, [r3, #72]	@ 0x48
      hospi->XferSize  = hospi->XferCount;
2000a62c:	687b      	ldr	r3, [r7, #4]
2000a62e:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
2000a630:	687b      	ldr	r3, [r7, #4]
2000a632:	645a      	str	r2, [r3, #68]	@ 0x44
      hospi->pBuffPtr  = pData;
2000a634:	687b      	ldr	r3, [r7, #4]
2000a636:	683a      	ldr	r2, [r7, #0]
2000a638:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Configure CR register with functional mode as indirect read */
      MODIFY_REG(hospi->Instance->CR, OCTOSPI_CR_FMODE, OSPI_FUNCTIONAL_MODE_INDIRECT_READ);
2000a63a:	687b      	ldr	r3, [r7, #4]
2000a63c:	681b      	ldr	r3, [r3, #0]
2000a63e:	681b      	ldr	r3, [r3, #0]
2000a640:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
2000a644:	687b      	ldr	r3, [r7, #4]
2000a646:	681b      	ldr	r3, [r3, #0]
2000a648:	f042 5280 	orr.w	r2, r2, #268435456	@ 0x10000000
2000a64c:	601a      	str	r2, [r3, #0]

      /* Clear flags related to interrupt */
      __HAL_OSPI_CLEAR_FLAG(hospi, HAL_OSPI_FLAG_TE | HAL_OSPI_FLAG_TC);
2000a64e:	687b      	ldr	r3, [r7, #4]
2000a650:	681b      	ldr	r3, [r3, #0]
2000a652:	2203      	movs	r2, #3
2000a654:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update the state */
      hospi->State = HAL_OSPI_STATE_BUSY_RX;
2000a656:	687b      	ldr	r3, [r7, #4]
2000a658:	2228      	movs	r2, #40	@ 0x28
2000a65a:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Enable the transfer complete, fifo threshold and transfer error interrupts */
      __HAL_OSPI_ENABLE_IT(hospi, HAL_OSPI_IT_TC | HAL_OSPI_IT_FT | HAL_OSPI_IT_TE);
2000a65c:	687b      	ldr	r3, [r7, #4]
2000a65e:	681b      	ldr	r3, [r3, #0]
2000a660:	681a      	ldr	r2, [r3, #0]
2000a662:	687b      	ldr	r3, [r7, #4]
2000a664:	681b      	ldr	r3, [r3, #0]
2000a666:	f442 22e0 	orr.w	r2, r2, #458752	@ 0x70000
2000a66a:	601a      	str	r2, [r3, #0]

      /* Trig the transfer by re-writing address or instruction register */
      if (hospi->Init.MemoryType == HAL_OSPI_MEMTYPE_HYPERBUS)
2000a66c:	687b      	ldr	r3, [r7, #4]
2000a66e:	68db      	ldr	r3, [r3, #12]
2000a670:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
2000a674:	d104      	bne.n	2000a680 <HAL_OSPI_Receive_IT+0x9a>
      {
        WRITE_REG(hospi->Instance->AR, addr_reg);
2000a676:	687b      	ldr	r3, [r7, #4]
2000a678:	681b      	ldr	r3, [r3, #0]
2000a67a:	693a      	ldr	r2, [r7, #16]
2000a67c:	649a      	str	r2, [r3, #72]	@ 0x48
2000a67e:	e017      	b.n	2000a6b0 <HAL_OSPI_Receive_IT+0xca>
      }
      else
      {
        if (READ_BIT(hospi->Instance->CCR, OCTOSPI_CCR_ADMODE) != HAL_OSPI_ADDRESS_NONE)
2000a680:	687b      	ldr	r3, [r7, #4]
2000a682:	681b      	ldr	r3, [r3, #0]
2000a684:	f8d3 3100 	ldr.w	r3, [r3, #256]	@ 0x100
2000a688:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
2000a68c:	2b00      	cmp	r3, #0
2000a68e:	d004      	beq.n	2000a69a <HAL_OSPI_Receive_IT+0xb4>
        {
          WRITE_REG(hospi->Instance->AR, addr_reg);
2000a690:	687b      	ldr	r3, [r7, #4]
2000a692:	681b      	ldr	r3, [r3, #0]
2000a694:	693a      	ldr	r2, [r7, #16]
2000a696:	649a      	str	r2, [r3, #72]	@ 0x48
2000a698:	e00a      	b.n	2000a6b0 <HAL_OSPI_Receive_IT+0xca>
        }
        else
        {
          WRITE_REG(hospi->Instance->IR, ir_reg);
2000a69a:	687b      	ldr	r3, [r7, #4]
2000a69c:	681b      	ldr	r3, [r3, #0]
2000a69e:	68fa      	ldr	r2, [r7, #12]
2000a6a0:	f8c3 2110 	str.w	r2, [r3, #272]	@ 0x110
2000a6a4:	e004      	b.n	2000a6b0 <HAL_OSPI_Receive_IT+0xca>
        }
      }
    }
    else
    {
      status = HAL_ERROR;
2000a6a6:	2301      	movs	r3, #1
2000a6a8:	75fb      	strb	r3, [r7, #23]
      hospi->ErrorCode = HAL_OSPI_ERROR_INVALID_SEQUENCE;
2000a6aa:	687b      	ldr	r3, [r7, #4]
2000a6ac:	2210      	movs	r2, #16
2000a6ae:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }

  /* Return function status */
  return status;
2000a6b0:	7dfb      	ldrb	r3, [r7, #23]
}
2000a6b2:	4618      	mov	r0, r3
2000a6b4:	371c      	adds	r7, #28
2000a6b6:	46bd      	mov	sp, r7
2000a6b8:	f85d 7b04 	ldr.w	r7, [sp], #4
2000a6bc:	4770      	bx	lr
	...

2000a6c0 <HAL_OSPI_Transmit_DMA>:
  * @note   If DMA peripheral access is configured as word, the number
  *         of data and the fifo threshold should be aligned on word
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_OSPI_Transmit_DMA(OSPI_HandleTypeDef *hospi, uint8_t *pData)
{
2000a6c0:	b580      	push	{r7, lr}
2000a6c2:	b086      	sub	sp, #24
2000a6c4:	af00      	add	r7, sp, #0
2000a6c6:	6078      	str	r0, [r7, #4]
2000a6c8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
2000a6ca:	2300      	movs	r3, #0
2000a6cc:	75fb      	strb	r3, [r7, #23]
  uint32_t data_size = hospi->Instance->DLR + 1U;
2000a6ce:	687b      	ldr	r3, [r7, #4]
2000a6d0:	681b      	ldr	r3, [r3, #0]
2000a6d2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
2000a6d4:	3301      	adds	r3, #1
2000a6d6:	60bb      	str	r3, [r7, #8]
  DMA_QListTypeDef *p_queue = {NULL};
2000a6d8:	2300      	movs	r3, #0
2000a6da:	613b      	str	r3, [r7, #16]
  uint32_t data_width = DMA_DEST_DATAWIDTH_BYTE;
2000a6dc:	2300      	movs	r3, #0
2000a6de:	60fb      	str	r3, [r7, #12]

  /* Check the data pointer allocation */
  if (pData == NULL)
2000a6e0:	683b      	ldr	r3, [r7, #0]
2000a6e2:	2b00      	cmp	r3, #0
2000a6e4:	d105      	bne.n	2000a6f2 <HAL_OSPI_Transmit_DMA+0x32>
  {
    status = HAL_ERROR;
2000a6e6:	2301      	movs	r3, #1
2000a6e8:	75fb      	strb	r3, [r7, #23]
    hospi->ErrorCode = HAL_OSPI_ERROR_INVALID_PARAM;
2000a6ea:	687b      	ldr	r3, [r7, #4]
2000a6ec:	2208      	movs	r2, #8
2000a6ee:	655a      	str	r2, [r3, #84]	@ 0x54
2000a6f0:	e10d      	b.n	2000a90e <HAL_OSPI_Transmit_DMA+0x24e>
  }
  else
  {
    /* Check the state */
    if (hospi->State == HAL_OSPI_STATE_CMD_CFG)
2000a6f2:	687b      	ldr	r3, [r7, #4]
2000a6f4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
2000a6f6:	2b04      	cmp	r3, #4
2000a6f8:	f040 8104 	bne.w	2000a904 <HAL_OSPI_Transmit_DMA+0x244>
    {
      if ((hospi->hdma->Mode & DMA_LINKEDLIST) == DMA_LINKEDLIST)
2000a6fc:	687b      	ldr	r3, [r7, #4]
2000a6fe:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
2000a700:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
2000a702:	f003 0380 	and.w	r3, r3, #128	@ 0x80
2000a706:	2b00      	cmp	r3, #0
2000a708:	d017      	beq.n	2000a73a <HAL_OSPI_Transmit_DMA+0x7a>
      {
        p_queue = hospi->hdma->LinkedListQueue;
2000a70a:	687b      	ldr	r3, [r7, #4]
2000a70c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
2000a70e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
2000a710:	613b      	str	r3, [r7, #16]
        if ((p_queue != NULL) && (p_queue->Head != NULL))
2000a712:	693b      	ldr	r3, [r7, #16]
2000a714:	2b00      	cmp	r3, #0
2000a716:	d00a      	beq.n	2000a72e <HAL_OSPI_Transmit_DMA+0x6e>
2000a718:	693b      	ldr	r3, [r7, #16]
2000a71a:	681b      	ldr	r3, [r3, #0]
2000a71c:	2b00      	cmp	r3, #0
2000a71e:	d006      	beq.n	2000a72e <HAL_OSPI_Transmit_DMA+0x6e>
        {
          data_width = p_queue->Head->LinkRegisters[NODE_CTR1_DEFAULT_OFFSET] & DMA_CTR1_DDW_LOG2;
2000a720:	693b      	ldr	r3, [r7, #16]
2000a722:	681b      	ldr	r3, [r3, #0]
2000a724:	681b      	ldr	r3, [r3, #0]
2000a726:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
2000a72a:	60fb      	str	r3, [r7, #12]
2000a72c:	e009      	b.n	2000a742 <HAL_OSPI_Transmit_DMA+0x82>
        }
        else
        {
          /* Set Error Code */
          hospi->ErrorCode = HAL_OSPI_ERROR_DMA;
2000a72e:	687b      	ldr	r3, [r7, #4]
2000a730:	2204      	movs	r2, #4
2000a732:	655a      	str	r2, [r3, #84]	@ 0x54

          /* Return function status */
          status = HAL_ERROR;
2000a734:	2301      	movs	r3, #1
2000a736:	75fb      	strb	r3, [r7, #23]
2000a738:	e003      	b.n	2000a742 <HAL_OSPI_Transmit_DMA+0x82>
        }
      }
      else
      {
        data_width = hospi->hdma->Init.DestDataWidth;
2000a73a:	687b      	ldr	r3, [r7, #4]
2000a73c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
2000a73e:	69db      	ldr	r3, [r3, #28]
2000a740:	60fb      	str	r3, [r7, #12]
      }
      /* Configure counters and size */
      if (data_width == DMA_DEST_DATAWIDTH_BYTE)
2000a742:	68fb      	ldr	r3, [r7, #12]
2000a744:	2b00      	cmp	r3, #0
2000a746:	d103      	bne.n	2000a750 <HAL_OSPI_Transmit_DMA+0x90>
      {
        hospi->XferCount = data_size;
2000a748:	687b      	ldr	r3, [r7, #4]
2000a74a:	68ba      	ldr	r2, [r7, #8]
2000a74c:	649a      	str	r2, [r3, #72]	@ 0x48
2000a74e:	e030      	b.n	2000a7b2 <HAL_OSPI_Transmit_DMA+0xf2>
      }
      else if (data_width == DMA_DEST_DATAWIDTH_HALFWORD)
2000a750:	68fb      	ldr	r3, [r7, #12]
2000a752:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
2000a756:	d114      	bne.n	2000a782 <HAL_OSPI_Transmit_DMA+0xc2>
      {
        if (((data_size % 2U) != 0U) || ((hospi->Init.FifoThreshold % 2U) != 0U))
2000a758:	68bb      	ldr	r3, [r7, #8]
2000a75a:	f003 0301 	and.w	r3, r3, #1
2000a75e:	2b00      	cmp	r3, #0
2000a760:	d105      	bne.n	2000a76e <HAL_OSPI_Transmit_DMA+0xae>
2000a762:	687b      	ldr	r3, [r7, #4]
2000a764:	685b      	ldr	r3, [r3, #4]
2000a766:	f003 0301 	and.w	r3, r3, #1
2000a76a:	2b00      	cmp	r3, #0
2000a76c:	d005      	beq.n	2000a77a <HAL_OSPI_Transmit_DMA+0xba>
        {
          /* The number of data or the fifo threshold is not aligned on halfword
          => no transfer possible with DMA peripheral access configured as halfword */
          hospi->ErrorCode = HAL_OSPI_ERROR_INVALID_PARAM;
2000a76e:	687b      	ldr	r3, [r7, #4]
2000a770:	2208      	movs	r2, #8
2000a772:	655a      	str	r2, [r3, #84]	@ 0x54
          status = HAL_ERROR;
2000a774:	2301      	movs	r3, #1
2000a776:	75fb      	strb	r3, [r7, #23]
2000a778:	e01b      	b.n	2000a7b2 <HAL_OSPI_Transmit_DMA+0xf2>
        }
        else
        {
          hospi->XferCount = data_size;
2000a77a:	687b      	ldr	r3, [r7, #4]
2000a77c:	68ba      	ldr	r2, [r7, #8]
2000a77e:	649a      	str	r2, [r3, #72]	@ 0x48
2000a780:	e017      	b.n	2000a7b2 <HAL_OSPI_Transmit_DMA+0xf2>
        }
      }
      else if (data_width == DMA_DEST_DATAWIDTH_WORD)
2000a782:	68fb      	ldr	r3, [r7, #12]
2000a784:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
2000a788:	d113      	bne.n	2000a7b2 <HAL_OSPI_Transmit_DMA+0xf2>
      {
        if (((data_size % 4U) != 0U) || ((hospi->Init.FifoThreshold % 4U) != 0U))
2000a78a:	68bb      	ldr	r3, [r7, #8]
2000a78c:	f003 0303 	and.w	r3, r3, #3
2000a790:	2b00      	cmp	r3, #0
2000a792:	d105      	bne.n	2000a7a0 <HAL_OSPI_Transmit_DMA+0xe0>
2000a794:	687b      	ldr	r3, [r7, #4]
2000a796:	685b      	ldr	r3, [r3, #4]
2000a798:	f003 0303 	and.w	r3, r3, #3
2000a79c:	2b00      	cmp	r3, #0
2000a79e:	d005      	beq.n	2000a7ac <HAL_OSPI_Transmit_DMA+0xec>
        {
          /* The number of data or the fifo threshold is not aligned on word
          => no transfer possible with DMA peripheral access configured as word */
          hospi->ErrorCode = HAL_OSPI_ERROR_INVALID_PARAM;
2000a7a0:	687b      	ldr	r3, [r7, #4]
2000a7a2:	2208      	movs	r2, #8
2000a7a4:	655a      	str	r2, [r3, #84]	@ 0x54
          status = HAL_ERROR;
2000a7a6:	2301      	movs	r3, #1
2000a7a8:	75fb      	strb	r3, [r7, #23]
2000a7aa:	e002      	b.n	2000a7b2 <HAL_OSPI_Transmit_DMA+0xf2>
        }
        else
        {
          hospi->XferCount = data_size;
2000a7ac:	687b      	ldr	r3, [r7, #4]
2000a7ae:	68ba      	ldr	r2, [r7, #8]
2000a7b0:	649a      	str	r2, [r3, #72]	@ 0x48
      else
      {
        /* Nothing to do */
      }

      if (status == HAL_OK)
2000a7b2:	7dfb      	ldrb	r3, [r7, #23]
2000a7b4:	2b00      	cmp	r3, #0
2000a7b6:	f040 80aa 	bne.w	2000a90e <HAL_OSPI_Transmit_DMA+0x24e>
      {
        hospi->XferSize = hospi->XferCount;
2000a7ba:	687b      	ldr	r3, [r7, #4]
2000a7bc:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
2000a7be:	687b      	ldr	r3, [r7, #4]
2000a7c0:	645a      	str	r2, [r3, #68]	@ 0x44
        hospi->pBuffPtr = pData;
2000a7c2:	687b      	ldr	r3, [r7, #4]
2000a7c4:	683a      	ldr	r2, [r7, #0]
2000a7c6:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Configure CR register with functional mode as indirect write */
        MODIFY_REG(hospi->Instance->CR, OCTOSPI_CR_FMODE, OSPI_FUNCTIONAL_MODE_INDIRECT_WRITE);
2000a7c8:	687b      	ldr	r3, [r7, #4]
2000a7ca:	681b      	ldr	r3, [r3, #0]
2000a7cc:	681a      	ldr	r2, [r3, #0]
2000a7ce:	687b      	ldr	r3, [r7, #4]
2000a7d0:	681b      	ldr	r3, [r3, #0]
2000a7d2:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
2000a7d6:	601a      	str	r2, [r3, #0]

        /* Clear flags related to interrupt */
        __HAL_OSPI_CLEAR_FLAG(hospi, HAL_OSPI_FLAG_TE | HAL_OSPI_FLAG_TC);
2000a7d8:	687b      	ldr	r3, [r7, #4]
2000a7da:	681b      	ldr	r3, [r3, #0]
2000a7dc:	2203      	movs	r2, #3
2000a7de:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update the state */
        hospi->State = HAL_OSPI_STATE_BUSY_TX;
2000a7e0:	687b      	ldr	r3, [r7, #4]
2000a7e2:	2218      	movs	r2, #24
2000a7e4:	651a      	str	r2, [r3, #80]	@ 0x50

        /* Set the DMA transfer complete callback */
        hospi->hdma->XferCpltCallback = OSPI_DMACplt;
2000a7e6:	687b      	ldr	r3, [r7, #4]
2000a7e8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
2000a7ea:	4a4b      	ldr	r2, [pc, #300]	@ (2000a918 <HAL_OSPI_Transmit_DMA+0x258>)
2000a7ec:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Set the DMA Half transfer complete callback */
        hospi->hdma->XferHalfCpltCallback = OSPI_DMAHalfCplt;
2000a7ee:	687b      	ldr	r3, [r7, #4]
2000a7f0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
2000a7f2:	4a4a      	ldr	r2, [pc, #296]	@ (2000a91c <HAL_OSPI_Transmit_DMA+0x25c>)
2000a7f4:	665a      	str	r2, [r3, #100]	@ 0x64

        /* Set the DMA error callback */
        hospi->hdma->XferErrorCallback = OSPI_DMAError;
2000a7f6:	687b      	ldr	r3, [r7, #4]
2000a7f8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
2000a7fa:	4a49      	ldr	r2, [pc, #292]	@ (2000a920 <HAL_OSPI_Transmit_DMA+0x260>)
2000a7fc:	669a      	str	r2, [r3, #104]	@ 0x68

        /* Clear the DMA abort callback */
        hospi->hdma->XferAbortCallback = NULL;
2000a7fe:	687b      	ldr	r3, [r7, #4]
2000a800:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
2000a802:	2200      	movs	r2, #0
2000a804:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Enable the transmit DMA Channel */
        if ((hospi->hdma->Mode & DMA_LINKEDLIST) == DMA_LINKEDLIST)
2000a806:	687b      	ldr	r3, [r7, #4]
2000a808:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
2000a80a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
2000a80c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
2000a810:	2b00      	cmp	r3, #0
2000a812:	d037      	beq.n	2000a884 <HAL_OSPI_Transmit_DMA+0x1c4>
        {
          if (hospi->hdma->LinkedListQueue != NULL)
2000a814:	687b      	ldr	r3, [r7, #4]
2000a816:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
2000a818:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
2000a81a:	2b00      	cmp	r3, #0
2000a81c:	d029      	beq.n	2000a872 <HAL_OSPI_Transmit_DMA+0x1b2>
          {
            /* Enable the DMA channel */
            MODIFY_REG(p_queue->Head->LinkRegisters[NODE_CTR1_DEFAULT_OFFSET], \
2000a81e:	693b      	ldr	r3, [r7, #16]
2000a820:	681b      	ldr	r3, [r3, #0]
2000a822:	681b      	ldr	r3, [r3, #0]
2000a824:	f023 1208 	bic.w	r2, r3, #524296	@ 0x80008
2000a828:	693b      	ldr	r3, [r7, #16]
2000a82a:	681b      	ldr	r3, [r3, #0]
2000a82c:	f042 0208 	orr.w	r2, r2, #8
2000a830:	601a      	str	r2, [r3, #0]
                       (DMA_CTR1_SINC | DMA_CTR1_DINC), (DMA_SINC_INCREMENTED | DMA_DINC_FIXED));
            MODIFY_REG(p_queue->Head->LinkRegisters[NODE_CTR2_DEFAULT_OFFSET], \
2000a832:	693b      	ldr	r3, [r7, #16]
2000a834:	681b      	ldr	r3, [r3, #0]
2000a836:	685a      	ldr	r2, [r3, #4]
2000a838:	693b      	ldr	r3, [r7, #16]
2000a83a:	681b      	ldr	r3, [r3, #0]
2000a83c:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
2000a840:	605a      	str	r2, [r3, #4]
                       DMA_CTR2_DREQ, DMA_MEMORY_TO_PERIPH);
            /* Set DMA data size*/
            p_queue->Head->LinkRegisters[NODE_CBR1_DEFAULT_OFFSET] = hospi->XferSize;
2000a842:	693b      	ldr	r3, [r7, #16]
2000a844:	681b      	ldr	r3, [r3, #0]
2000a846:	687a      	ldr	r2, [r7, #4]
2000a848:	6c52      	ldr	r2, [r2, #68]	@ 0x44
2000a84a:	609a      	str	r2, [r3, #8]
            /* Set DMA source address */
            p_queue->Head->LinkRegisters[NODE_CSAR_DEFAULT_OFFSET] = (uint32_t)pData;
2000a84c:	693b      	ldr	r3, [r7, #16]
2000a84e:	681b      	ldr	r3, [r3, #0]
2000a850:	683a      	ldr	r2, [r7, #0]
2000a852:	60da      	str	r2, [r3, #12]
            /* Set DMA destination address */
            p_queue->Head->LinkRegisters[NODE_CDAR_DEFAULT_OFFSET] = (uint32_t)&hospi->Instance->DR;
2000a854:	687b      	ldr	r3, [r7, #4]
2000a856:	681b      	ldr	r3, [r3, #0]
2000a858:	f103 0250 	add.w	r2, r3, #80	@ 0x50
2000a85c:	693b      	ldr	r3, [r7, #16]
2000a85e:	681b      	ldr	r3, [r3, #0]
2000a860:	611a      	str	r2, [r3, #16]
            status = HAL_DMAEx_List_Start_IT(hospi->hdma);
2000a862:	687b      	ldr	r3, [r7, #4]
2000a864:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
2000a866:	4618      	mov	r0, r3
2000a868:	f7fa fbc0 	bl	20004fec <HAL_DMAEx_List_Start_IT>
2000a86c:	4603      	mov	r3, r0
2000a86e:	75fb      	strb	r3, [r7, #23]
2000a870:	e02b      	b.n	2000a8ca <HAL_OSPI_Transmit_DMA+0x20a>
          }
          else
          {
            /* Set Error Code */
            hospi->ErrorCode = HAL_OSPI_ERROR_DMA;
2000a872:	687b      	ldr	r3, [r7, #4]
2000a874:	2204      	movs	r2, #4
2000a876:	655a      	str	r2, [r3, #84]	@ 0x54

            /* Change OSPI state */
            hospi->State = HAL_OSPI_STATE_READY;
2000a878:	687b      	ldr	r3, [r7, #4]
2000a87a:	2202      	movs	r2, #2
2000a87c:	651a      	str	r2, [r3, #80]	@ 0x50

            /* Return function status */
            status = HAL_ERROR;
2000a87e:	2301      	movs	r3, #1
2000a880:	75fb      	strb	r3, [r7, #23]
2000a882:	e022      	b.n	2000a8ca <HAL_OSPI_Transmit_DMA+0x20a>
          }
        }
        else
        {
          /* Configure the direction of the DMA */
          MODIFY_REG(hospi->hdma->Instance->CTR1, (DMA_CTR1_SINC | DMA_CTR1_DINC), \
2000a884:	687b      	ldr	r3, [r7, #4]
2000a886:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
2000a888:	681b      	ldr	r3, [r3, #0]
2000a88a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
2000a88c:	f023 1208 	bic.w	r2, r3, #524296	@ 0x80008
2000a890:	687b      	ldr	r3, [r7, #4]
2000a892:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
2000a894:	681b      	ldr	r3, [r3, #0]
2000a896:	f042 0208 	orr.w	r2, r2, #8
2000a89a:	641a      	str	r2, [r3, #64]	@ 0x40
                     (DMA_SINC_INCREMENTED | DMA_DINC_FIXED));
          MODIFY_REG(hospi->hdma->Instance->CTR2, DMA_CTR2_DREQ, DMA_MEMORY_TO_PERIPH);
2000a89c:	687b      	ldr	r3, [r7, #4]
2000a89e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
2000a8a0:	681b      	ldr	r3, [r3, #0]
2000a8a2:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
2000a8a4:	687b      	ldr	r3, [r7, #4]
2000a8a6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
2000a8a8:	681b      	ldr	r3, [r3, #0]
2000a8aa:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
2000a8ae:	645a      	str	r2, [r3, #68]	@ 0x44

          status = HAL_DMA_Start_IT(hospi->hdma, (uint32_t)pData, (uint32_t)&hospi->Instance->DR, hospi->XferSize);
2000a8b0:	687b      	ldr	r3, [r7, #4]
2000a8b2:	6cd8      	ldr	r0, [r3, #76]	@ 0x4c
2000a8b4:	6839      	ldr	r1, [r7, #0]
2000a8b6:	687b      	ldr	r3, [r7, #4]
2000a8b8:	681b      	ldr	r3, [r3, #0]
2000a8ba:	3350      	adds	r3, #80	@ 0x50
2000a8bc:	461a      	mov	r2, r3
2000a8be:	687b      	ldr	r3, [r7, #4]
2000a8c0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
2000a8c2:	f7f9 f9a1 	bl	20003c08 <HAL_DMA_Start_IT>
2000a8c6:	4603      	mov	r3, r0
2000a8c8:	75fb      	strb	r3, [r7, #23]
        }

        if (status == HAL_OK)
2000a8ca:	7dfb      	ldrb	r3, [r7, #23]
2000a8cc:	2b00      	cmp	r3, #0
2000a8ce:	d110      	bne.n	2000a8f2 <HAL_OSPI_Transmit_DMA+0x232>
        {
          /* Enable the transfer error interrupt */
          __HAL_OSPI_ENABLE_IT(hospi, HAL_OSPI_IT_TE);
2000a8d0:	687b      	ldr	r3, [r7, #4]
2000a8d2:	681b      	ldr	r3, [r3, #0]
2000a8d4:	681a      	ldr	r2, [r3, #0]
2000a8d6:	687b      	ldr	r3, [r7, #4]
2000a8d8:	681b      	ldr	r3, [r3, #0]
2000a8da:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
2000a8de:	601a      	str	r2, [r3, #0]

          /* Enable the DMA transfer by setting the DMAEN bit  */
          SET_BIT(hospi->Instance->CR, OCTOSPI_CR_DMAEN);
2000a8e0:	687b      	ldr	r3, [r7, #4]
2000a8e2:	681b      	ldr	r3, [r3, #0]
2000a8e4:	681a      	ldr	r2, [r3, #0]
2000a8e6:	687b      	ldr	r3, [r7, #4]
2000a8e8:	681b      	ldr	r3, [r3, #0]
2000a8ea:	f042 0204 	orr.w	r2, r2, #4
2000a8ee:	601a      	str	r2, [r3, #0]
2000a8f0:	e00d      	b.n	2000a90e <HAL_OSPI_Transmit_DMA+0x24e>
        }
        else
        {
          status = HAL_ERROR;
2000a8f2:	2301      	movs	r3, #1
2000a8f4:	75fb      	strb	r3, [r7, #23]
          hospi->ErrorCode = HAL_OSPI_ERROR_DMA;
2000a8f6:	687b      	ldr	r3, [r7, #4]
2000a8f8:	2204      	movs	r2, #4
2000a8fa:	655a      	str	r2, [r3, #84]	@ 0x54
          hospi->State = HAL_OSPI_STATE_READY;
2000a8fc:	687b      	ldr	r3, [r7, #4]
2000a8fe:	2202      	movs	r2, #2
2000a900:	651a      	str	r2, [r3, #80]	@ 0x50
2000a902:	e004      	b.n	2000a90e <HAL_OSPI_Transmit_DMA+0x24e>
        }
      }
    }
    else
    {
      status = HAL_ERROR;
2000a904:	2301      	movs	r3, #1
2000a906:	75fb      	strb	r3, [r7, #23]
      hospi->ErrorCode = HAL_OSPI_ERROR_INVALID_SEQUENCE;
2000a908:	687b      	ldr	r3, [r7, #4]
2000a90a:	2210      	movs	r2, #16
2000a90c:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }

  /* Return function status */
  return status;
2000a90e:	7dfb      	ldrb	r3, [r7, #23]
}
2000a910:	4618      	mov	r0, r3
2000a912:	3718      	adds	r7, #24
2000a914:	46bd      	mov	sp, r7
2000a916:	bd80      	pop	{r7, pc}
2000a918:	2000bbbd 	.word	0x2000bbbd
2000a91c:	2000bc0d 	.word	0x2000bc0d
2000a920:	2000bc43 	.word	0x2000bc43

2000a924 <HAL_OSPI_Receive_DMA>:
  * @note   If DMA peripheral access is configured as word, the number
  *         of data and the fifo threshold should be aligned on word
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_OSPI_Receive_DMA(OSPI_HandleTypeDef *hospi, uint8_t *pData)
{
2000a924:	b580      	push	{r7, lr}
2000a926:	b088      	sub	sp, #32
2000a928:	af00      	add	r7, sp, #0
2000a92a:	6078      	str	r0, [r7, #4]
2000a92c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
2000a92e:	2300      	movs	r3, #0
2000a930:	77fb      	strb	r3, [r7, #31]
  uint32_t data_size = hospi->Instance->DLR + 1U;
2000a932:	687b      	ldr	r3, [r7, #4]
2000a934:	681b      	ldr	r3, [r3, #0]
2000a936:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
2000a938:	3301      	adds	r3, #1
2000a93a:	613b      	str	r3, [r7, #16]
  uint32_t addr_reg = hospi->Instance->AR;
2000a93c:	687b      	ldr	r3, [r7, #4]
2000a93e:	681b      	ldr	r3, [r3, #0]
2000a940:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
2000a942:	60fb      	str	r3, [r7, #12]
  uint32_t ir_reg = hospi->Instance->IR;
2000a944:	687b      	ldr	r3, [r7, #4]
2000a946:	681b      	ldr	r3, [r3, #0]
2000a948:	f8d3 3110 	ldr.w	r3, [r3, #272]	@ 0x110
2000a94c:	60bb      	str	r3, [r7, #8]
  DMA_QListTypeDef *p_queue = {NULL};
2000a94e:	2300      	movs	r3, #0
2000a950:	61bb      	str	r3, [r7, #24]
  uint32_t data_width = DMA_DEST_DATAWIDTH_BYTE;
2000a952:	2300      	movs	r3, #0
2000a954:	617b      	str	r3, [r7, #20]
  /* Check the data pointer allocation */
  if (pData == NULL)
2000a956:	683b      	ldr	r3, [r7, #0]
2000a958:	2b00      	cmp	r3, #0
2000a95a:	d105      	bne.n	2000a968 <HAL_OSPI_Receive_DMA+0x44>
  {
    status = HAL_ERROR;
2000a95c:	2301      	movs	r3, #1
2000a95e:	77fb      	strb	r3, [r7, #31]
    hospi->ErrorCode = HAL_OSPI_ERROR_INVALID_PARAM;
2000a960:	687b      	ldr	r3, [r7, #4]
2000a962:	2208      	movs	r2, #8
2000a964:	655a      	str	r2, [r3, #84]	@ 0x54
2000a966:	e12b      	b.n	2000abc0 <HAL_OSPI_Receive_DMA+0x29c>
  }
  else
  {
    /* Check the state */
    if (hospi->State == HAL_OSPI_STATE_CMD_CFG)
2000a968:	687b      	ldr	r3, [r7, #4]
2000a96a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
2000a96c:	2b04      	cmp	r3, #4
2000a96e:	f040 8122 	bne.w	2000abb6 <HAL_OSPI_Receive_DMA+0x292>
    {
      if ((hospi->hdma->Mode & DMA_LINKEDLIST) == DMA_LINKEDLIST)
2000a972:	687b      	ldr	r3, [r7, #4]
2000a974:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
2000a976:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
2000a978:	f003 0380 	and.w	r3, r3, #128	@ 0x80
2000a97c:	2b00      	cmp	r3, #0
2000a97e:	d017      	beq.n	2000a9b0 <HAL_OSPI_Receive_DMA+0x8c>
      {
        p_queue = hospi->hdma->LinkedListQueue;
2000a980:	687b      	ldr	r3, [r7, #4]
2000a982:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
2000a984:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
2000a986:	61bb      	str	r3, [r7, #24]
        if ((p_queue != NULL) && (p_queue->Head != NULL))
2000a988:	69bb      	ldr	r3, [r7, #24]
2000a98a:	2b00      	cmp	r3, #0
2000a98c:	d00a      	beq.n	2000a9a4 <HAL_OSPI_Receive_DMA+0x80>
2000a98e:	69bb      	ldr	r3, [r7, #24]
2000a990:	681b      	ldr	r3, [r3, #0]
2000a992:	2b00      	cmp	r3, #0
2000a994:	d006      	beq.n	2000a9a4 <HAL_OSPI_Receive_DMA+0x80>
        {
          data_width = p_queue->Head->LinkRegisters[NODE_CTR1_DEFAULT_OFFSET] & DMA_CTR1_DDW_LOG2;
2000a996:	69bb      	ldr	r3, [r7, #24]
2000a998:	681b      	ldr	r3, [r3, #0]
2000a99a:	681b      	ldr	r3, [r3, #0]
2000a99c:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
2000a9a0:	617b      	str	r3, [r7, #20]
2000a9a2:	e009      	b.n	2000a9b8 <HAL_OSPI_Receive_DMA+0x94>
        }
        else
        {
          /* Set Error Code */
          hospi->ErrorCode = HAL_OSPI_ERROR_DMA;
2000a9a4:	687b      	ldr	r3, [r7, #4]
2000a9a6:	2204      	movs	r2, #4
2000a9a8:	655a      	str	r2, [r3, #84]	@ 0x54

          /* Return function status */
          status = HAL_ERROR;
2000a9aa:	2301      	movs	r3, #1
2000a9ac:	77fb      	strb	r3, [r7, #31]
2000a9ae:	e003      	b.n	2000a9b8 <HAL_OSPI_Receive_DMA+0x94>
        }
      }
      else
      {
        data_width = hospi->hdma->Init.DestDataWidth;
2000a9b0:	687b      	ldr	r3, [r7, #4]
2000a9b2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
2000a9b4:	69db      	ldr	r3, [r3, #28]
2000a9b6:	617b      	str	r3, [r7, #20]
      }

      /* Configure counters and size */
      if (data_width == DMA_DEST_DATAWIDTH_BYTE)
2000a9b8:	697b      	ldr	r3, [r7, #20]
2000a9ba:	2b00      	cmp	r3, #0
2000a9bc:	d103      	bne.n	2000a9c6 <HAL_OSPI_Receive_DMA+0xa2>
      {
        hospi->XferCount = data_size;
2000a9be:	687b      	ldr	r3, [r7, #4]
2000a9c0:	693a      	ldr	r2, [r7, #16]
2000a9c2:	649a      	str	r2, [r3, #72]	@ 0x48
2000a9c4:	e030      	b.n	2000aa28 <HAL_OSPI_Receive_DMA+0x104>
      }
      else if (data_width == DMA_DEST_DATAWIDTH_HALFWORD)
2000a9c6:	697b      	ldr	r3, [r7, #20]
2000a9c8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
2000a9cc:	d114      	bne.n	2000a9f8 <HAL_OSPI_Receive_DMA+0xd4>
      {
        if (((data_size % 2U) != 0U) || ((hospi->Init.FifoThreshold % 2U) != 0U))
2000a9ce:	693b      	ldr	r3, [r7, #16]
2000a9d0:	f003 0301 	and.w	r3, r3, #1
2000a9d4:	2b00      	cmp	r3, #0
2000a9d6:	d105      	bne.n	2000a9e4 <HAL_OSPI_Receive_DMA+0xc0>
2000a9d8:	687b      	ldr	r3, [r7, #4]
2000a9da:	685b      	ldr	r3, [r3, #4]
2000a9dc:	f003 0301 	and.w	r3, r3, #1
2000a9e0:	2b00      	cmp	r3, #0
2000a9e2:	d005      	beq.n	2000a9f0 <HAL_OSPI_Receive_DMA+0xcc>
        {
          /* The number of data or the fifo threshold is not aligned on halfword
          => no transfer possible with DMA peripheral access configured as halfword */
          hospi->ErrorCode = HAL_OSPI_ERROR_INVALID_PARAM;
2000a9e4:	687b      	ldr	r3, [r7, #4]
2000a9e6:	2208      	movs	r2, #8
2000a9e8:	655a      	str	r2, [r3, #84]	@ 0x54
          status = HAL_ERROR;
2000a9ea:	2301      	movs	r3, #1
2000a9ec:	77fb      	strb	r3, [r7, #31]
2000a9ee:	e01b      	b.n	2000aa28 <HAL_OSPI_Receive_DMA+0x104>
        }
        else
        {
          hospi->XferCount = data_size;
2000a9f0:	687b      	ldr	r3, [r7, #4]
2000a9f2:	693a      	ldr	r2, [r7, #16]
2000a9f4:	649a      	str	r2, [r3, #72]	@ 0x48
2000a9f6:	e017      	b.n	2000aa28 <HAL_OSPI_Receive_DMA+0x104>
        }
      }
      else if (data_width == DMA_DEST_DATAWIDTH_WORD)
2000a9f8:	697b      	ldr	r3, [r7, #20]
2000a9fa:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
2000a9fe:	d113      	bne.n	2000aa28 <HAL_OSPI_Receive_DMA+0x104>
      {
        if (((data_size % 4U) != 0U) || ((hospi->Init.FifoThreshold % 4U) != 0U))
2000aa00:	693b      	ldr	r3, [r7, #16]
2000aa02:	f003 0303 	and.w	r3, r3, #3
2000aa06:	2b00      	cmp	r3, #0
2000aa08:	d105      	bne.n	2000aa16 <HAL_OSPI_Receive_DMA+0xf2>
2000aa0a:	687b      	ldr	r3, [r7, #4]
2000aa0c:	685b      	ldr	r3, [r3, #4]
2000aa0e:	f003 0303 	and.w	r3, r3, #3
2000aa12:	2b00      	cmp	r3, #0
2000aa14:	d005      	beq.n	2000aa22 <HAL_OSPI_Receive_DMA+0xfe>
        {
          /* The number of data or the fifo threshold is not aligned on word
          => no transfer possible with DMA peripheral access configured as word */
          hospi->ErrorCode = HAL_OSPI_ERROR_INVALID_PARAM;
2000aa16:	687b      	ldr	r3, [r7, #4]
2000aa18:	2208      	movs	r2, #8
2000aa1a:	655a      	str	r2, [r3, #84]	@ 0x54
          status = HAL_ERROR;
2000aa1c:	2301      	movs	r3, #1
2000aa1e:	77fb      	strb	r3, [r7, #31]
2000aa20:	e002      	b.n	2000aa28 <HAL_OSPI_Receive_DMA+0x104>
        }
        else
        {
          hospi->XferCount = data_size;
2000aa22:	687b      	ldr	r3, [r7, #4]
2000aa24:	693a      	ldr	r2, [r7, #16]
2000aa26:	649a      	str	r2, [r3, #72]	@ 0x48
      else
      {
        /* Nothing to do */
      }

      if (status == HAL_OK)
2000aa28:	7ffb      	ldrb	r3, [r7, #31]
2000aa2a:	2b00      	cmp	r3, #0
2000aa2c:	f040 80c8 	bne.w	2000abc0 <HAL_OSPI_Receive_DMA+0x29c>
      {
        hospi->XferSize  = hospi->XferCount;
2000aa30:	687b      	ldr	r3, [r7, #4]
2000aa32:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
2000aa34:	687b      	ldr	r3, [r7, #4]
2000aa36:	645a      	str	r2, [r3, #68]	@ 0x44
        hospi->pBuffPtr  = pData;
2000aa38:	687b      	ldr	r3, [r7, #4]
2000aa3a:	683a      	ldr	r2, [r7, #0]
2000aa3c:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Configure CR register with functional mode as indirect read */
        MODIFY_REG(hospi->Instance->CR, OCTOSPI_CR_FMODE, OSPI_FUNCTIONAL_MODE_INDIRECT_READ);
2000aa3e:	687b      	ldr	r3, [r7, #4]
2000aa40:	681b      	ldr	r3, [r3, #0]
2000aa42:	681b      	ldr	r3, [r3, #0]
2000aa44:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
2000aa48:	687b      	ldr	r3, [r7, #4]
2000aa4a:	681b      	ldr	r3, [r3, #0]
2000aa4c:	f042 5280 	orr.w	r2, r2, #268435456	@ 0x10000000
2000aa50:	601a      	str	r2, [r3, #0]

        /* Clear flags related to interrupt */
        __HAL_OSPI_CLEAR_FLAG(hospi, HAL_OSPI_FLAG_TE | HAL_OSPI_FLAG_TC);
2000aa52:	687b      	ldr	r3, [r7, #4]
2000aa54:	681b      	ldr	r3, [r3, #0]
2000aa56:	2203      	movs	r2, #3
2000aa58:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update the state */
        hospi->State = HAL_OSPI_STATE_BUSY_RX;
2000aa5a:	687b      	ldr	r3, [r7, #4]
2000aa5c:	2228      	movs	r2, #40	@ 0x28
2000aa5e:	651a      	str	r2, [r3, #80]	@ 0x50

        /* Set the DMA transfer complete callback */
        hospi->hdma->XferCpltCallback = OSPI_DMACplt;
2000aa60:	687b      	ldr	r3, [r7, #4]
2000aa62:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
2000aa64:	4a59      	ldr	r2, [pc, #356]	@ (2000abcc <HAL_OSPI_Receive_DMA+0x2a8>)
2000aa66:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Set the DMA Half transfer complete callback */
        hospi->hdma->XferHalfCpltCallback = OSPI_DMAHalfCplt;
2000aa68:	687b      	ldr	r3, [r7, #4]
2000aa6a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
2000aa6c:	4a58      	ldr	r2, [pc, #352]	@ (2000abd0 <HAL_OSPI_Receive_DMA+0x2ac>)
2000aa6e:	665a      	str	r2, [r3, #100]	@ 0x64

        /* Set the DMA error callback */
        hospi->hdma->XferErrorCallback = OSPI_DMAError;
2000aa70:	687b      	ldr	r3, [r7, #4]
2000aa72:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
2000aa74:	4a57      	ldr	r2, [pc, #348]	@ (2000abd4 <HAL_OSPI_Receive_DMA+0x2b0>)
2000aa76:	669a      	str	r2, [r3, #104]	@ 0x68

        /* Clear the DMA abort callback */
        hospi->hdma->XferAbortCallback = NULL;
2000aa78:	687b      	ldr	r3, [r7, #4]
2000aa7a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
2000aa7c:	2200      	movs	r2, #0
2000aa7e:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Enable the transmit DMA Channel */
        if ((hospi->hdma->Mode & DMA_LINKEDLIST) == DMA_LINKEDLIST)
2000aa80:	687b      	ldr	r3, [r7, #4]
2000aa82:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
2000aa84:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
2000aa86:	f003 0380 	and.w	r3, r3, #128	@ 0x80
2000aa8a:	2b00      	cmp	r3, #0
2000aa8c:	d037      	beq.n	2000aafe <HAL_OSPI_Receive_DMA+0x1da>
        {
          if (hospi->hdma->LinkedListQueue != NULL)
2000aa8e:	687b      	ldr	r3, [r7, #4]
2000aa90:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
2000aa92:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
2000aa94:	2b00      	cmp	r3, #0
2000aa96:	d029      	beq.n	2000aaec <HAL_OSPI_Receive_DMA+0x1c8>
          {
            /* Enable the DMA channel */
            MODIFY_REG(p_queue->Head->LinkRegisters[NODE_CTR1_DEFAULT_OFFSET], \
2000aa98:	69bb      	ldr	r3, [r7, #24]
2000aa9a:	681b      	ldr	r3, [r3, #0]
2000aa9c:	681b      	ldr	r3, [r3, #0]
2000aa9e:	f023 1208 	bic.w	r2, r3, #524296	@ 0x80008
2000aaa2:	69bb      	ldr	r3, [r7, #24]
2000aaa4:	681b      	ldr	r3, [r3, #0]
2000aaa6:	f442 2200 	orr.w	r2, r2, #524288	@ 0x80000
2000aaaa:	601a      	str	r2, [r3, #0]
                       (DMA_CTR1_SINC | DMA_CTR1_DINC), (DMA_SINC_FIXED | DMA_DINC_INCREMENTED));
            MODIFY_REG(p_queue->Head->LinkRegisters[NODE_CTR2_DEFAULT_OFFSET], \
2000aaac:	69bb      	ldr	r3, [r7, #24]
2000aaae:	681b      	ldr	r3, [r3, #0]
2000aab0:	685a      	ldr	r2, [r3, #4]
2000aab2:	69bb      	ldr	r3, [r7, #24]
2000aab4:	681b      	ldr	r3, [r3, #0]
2000aab6:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
2000aaba:	605a      	str	r2, [r3, #4]
                       DMA_CTR2_DREQ, DMA_PERIPH_TO_MEMORY);
            /* Set DMA data size */
            p_queue->Head->LinkRegisters[NODE_CBR1_DEFAULT_OFFSET] = hospi->XferSize;
2000aabc:	69bb      	ldr	r3, [r7, #24]
2000aabe:	681b      	ldr	r3, [r3, #0]
2000aac0:	687a      	ldr	r2, [r7, #4]
2000aac2:	6c52      	ldr	r2, [r2, #68]	@ 0x44
2000aac4:	609a      	str	r2, [r3, #8]
            /* Set DMA source address */
            p_queue->Head->LinkRegisters[NODE_CSAR_DEFAULT_OFFSET] = (uint32_t)&hospi->Instance->DR;
2000aac6:	687b      	ldr	r3, [r7, #4]
2000aac8:	681b      	ldr	r3, [r3, #0]
2000aaca:	f103 0250 	add.w	r2, r3, #80	@ 0x50
2000aace:	69bb      	ldr	r3, [r7, #24]
2000aad0:	681b      	ldr	r3, [r3, #0]
2000aad2:	60da      	str	r2, [r3, #12]
            /* Set DMA destination address */
            p_queue->Head->LinkRegisters[NODE_CDAR_DEFAULT_OFFSET] = (uint32_t)pData;
2000aad4:	69bb      	ldr	r3, [r7, #24]
2000aad6:	681b      	ldr	r3, [r3, #0]
2000aad8:	683a      	ldr	r2, [r7, #0]
2000aada:	611a      	str	r2, [r3, #16]

            status = HAL_DMAEx_List_Start_IT(hospi->hdma);
2000aadc:	687b      	ldr	r3, [r7, #4]
2000aade:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
2000aae0:	4618      	mov	r0, r3
2000aae2:	f7fa fa83 	bl	20004fec <HAL_DMAEx_List_Start_IT>
2000aae6:	4603      	mov	r3, r0
2000aae8:	77fb      	strb	r3, [r7, #31]
2000aaea:	e02b      	b.n	2000ab44 <HAL_OSPI_Receive_DMA+0x220>
          }
          else
          {
            /* Set Error Code */
            hospi->ErrorCode = HAL_OSPI_ERROR_DMA;
2000aaec:	687b      	ldr	r3, [r7, #4]
2000aaee:	2204      	movs	r2, #4
2000aaf0:	655a      	str	r2, [r3, #84]	@ 0x54

            /* Change OSPI state */
            hospi->State = HAL_OSPI_STATE_READY;
2000aaf2:	687b      	ldr	r3, [r7, #4]
2000aaf4:	2202      	movs	r2, #2
2000aaf6:	651a      	str	r2, [r3, #80]	@ 0x50

            /* Return function status */
            status = HAL_ERROR;
2000aaf8:	2301      	movs	r3, #1
2000aafa:	77fb      	strb	r3, [r7, #31]
2000aafc:	e022      	b.n	2000ab44 <HAL_OSPI_Receive_DMA+0x220>


        else
        {
          /* Configure the direction of the DMA */
          MODIFY_REG(hospi->hdma->Instance->CTR1, (DMA_CTR1_SINC | DMA_CTR1_DINC), \
2000aafe:	687b      	ldr	r3, [r7, #4]
2000ab00:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
2000ab02:	681b      	ldr	r3, [r3, #0]
2000ab04:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
2000ab06:	f023 1208 	bic.w	r2, r3, #524296	@ 0x80008
2000ab0a:	687b      	ldr	r3, [r7, #4]
2000ab0c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
2000ab0e:	681b      	ldr	r3, [r3, #0]
2000ab10:	f442 2200 	orr.w	r2, r2, #524288	@ 0x80000
2000ab14:	641a      	str	r2, [r3, #64]	@ 0x40
                     (DMA_SINC_FIXED | DMA_DINC_INCREMENTED));
          MODIFY_REG(hospi->hdma->Instance->CTR2, DMA_CTR2_DREQ, DMA_PERIPH_TO_MEMORY);
2000ab16:	687b      	ldr	r3, [r7, #4]
2000ab18:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
2000ab1a:	681b      	ldr	r3, [r3, #0]
2000ab1c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
2000ab1e:	687b      	ldr	r3, [r7, #4]
2000ab20:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
2000ab22:	681b      	ldr	r3, [r3, #0]
2000ab24:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
2000ab28:	645a      	str	r2, [r3, #68]	@ 0x44

          status = HAL_DMA_Start_IT(hospi->hdma, (uint32_t)&hospi->Instance->DR, (uint32_t)pData, hospi->XferSize);
2000ab2a:	687b      	ldr	r3, [r7, #4]
2000ab2c:	6cd8      	ldr	r0, [r3, #76]	@ 0x4c
2000ab2e:	687b      	ldr	r3, [r7, #4]
2000ab30:	681b      	ldr	r3, [r3, #0]
2000ab32:	3350      	adds	r3, #80	@ 0x50
2000ab34:	4619      	mov	r1, r3
2000ab36:	683a      	ldr	r2, [r7, #0]
2000ab38:	687b      	ldr	r3, [r7, #4]
2000ab3a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
2000ab3c:	f7f9 f864 	bl	20003c08 <HAL_DMA_Start_IT>
2000ab40:	4603      	mov	r3, r0
2000ab42:	77fb      	strb	r3, [r7, #31]
        }
        if (status == HAL_OK)
2000ab44:	7ffb      	ldrb	r3, [r7, #31]
2000ab46:	2b00      	cmp	r3, #0
2000ab48:	d12c      	bne.n	2000aba4 <HAL_OSPI_Receive_DMA+0x280>
        {
          /* Enable the transfer error interrupt */
          __HAL_OSPI_ENABLE_IT(hospi, HAL_OSPI_IT_TE);
2000ab4a:	687b      	ldr	r3, [r7, #4]
2000ab4c:	681b      	ldr	r3, [r3, #0]
2000ab4e:	681a      	ldr	r2, [r3, #0]
2000ab50:	687b      	ldr	r3, [r7, #4]
2000ab52:	681b      	ldr	r3, [r3, #0]
2000ab54:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
2000ab58:	601a      	str	r2, [r3, #0]

          /* Trig the transfer by re-writing address or instruction register */
          if (hospi->Init.MemoryType == HAL_OSPI_MEMTYPE_HYPERBUS)
2000ab5a:	687b      	ldr	r3, [r7, #4]
2000ab5c:	68db      	ldr	r3, [r3, #12]
2000ab5e:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
2000ab62:	d104      	bne.n	2000ab6e <HAL_OSPI_Receive_DMA+0x24a>
          {
            WRITE_REG(hospi->Instance->AR, addr_reg);
2000ab64:	687b      	ldr	r3, [r7, #4]
2000ab66:	681b      	ldr	r3, [r3, #0]
2000ab68:	68fa      	ldr	r2, [r7, #12]
2000ab6a:	649a      	str	r2, [r3, #72]	@ 0x48
2000ab6c:	e011      	b.n	2000ab92 <HAL_OSPI_Receive_DMA+0x26e>
          }
          else
          {
            if (READ_BIT(hospi->Instance->CCR, OCTOSPI_CCR_ADMODE) != HAL_OSPI_ADDRESS_NONE)
2000ab6e:	687b      	ldr	r3, [r7, #4]
2000ab70:	681b      	ldr	r3, [r3, #0]
2000ab72:	f8d3 3100 	ldr.w	r3, [r3, #256]	@ 0x100
2000ab76:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
2000ab7a:	2b00      	cmp	r3, #0
2000ab7c:	d004      	beq.n	2000ab88 <HAL_OSPI_Receive_DMA+0x264>
            {
              WRITE_REG(hospi->Instance->AR, addr_reg);
2000ab7e:	687b      	ldr	r3, [r7, #4]
2000ab80:	681b      	ldr	r3, [r3, #0]
2000ab82:	68fa      	ldr	r2, [r7, #12]
2000ab84:	649a      	str	r2, [r3, #72]	@ 0x48
2000ab86:	e004      	b.n	2000ab92 <HAL_OSPI_Receive_DMA+0x26e>
            }
            else
            {
              WRITE_REG(hospi->Instance->IR, ir_reg);
2000ab88:	687b      	ldr	r3, [r7, #4]
2000ab8a:	681b      	ldr	r3, [r3, #0]
2000ab8c:	68ba      	ldr	r2, [r7, #8]
2000ab8e:	f8c3 2110 	str.w	r2, [r3, #272]	@ 0x110
            }
          }

          /* Enable the DMA transfer by setting the DMAEN bit  */
          SET_BIT(hospi->Instance->CR, OCTOSPI_CR_DMAEN);
2000ab92:	687b      	ldr	r3, [r7, #4]
2000ab94:	681b      	ldr	r3, [r3, #0]
2000ab96:	681a      	ldr	r2, [r3, #0]
2000ab98:	687b      	ldr	r3, [r7, #4]
2000ab9a:	681b      	ldr	r3, [r3, #0]
2000ab9c:	f042 0204 	orr.w	r2, r2, #4
2000aba0:	601a      	str	r2, [r3, #0]
2000aba2:	e00d      	b.n	2000abc0 <HAL_OSPI_Receive_DMA+0x29c>
        }
        else
        {
          status = HAL_ERROR;
2000aba4:	2301      	movs	r3, #1
2000aba6:	77fb      	strb	r3, [r7, #31]
          hospi->ErrorCode = HAL_OSPI_ERROR_DMA;
2000aba8:	687b      	ldr	r3, [r7, #4]
2000abaa:	2204      	movs	r2, #4
2000abac:	655a      	str	r2, [r3, #84]	@ 0x54
          hospi->State = HAL_OSPI_STATE_READY;
2000abae:	687b      	ldr	r3, [r7, #4]
2000abb0:	2202      	movs	r2, #2
2000abb2:	651a      	str	r2, [r3, #80]	@ 0x50
2000abb4:	e004      	b.n	2000abc0 <HAL_OSPI_Receive_DMA+0x29c>
        }
      }
    }
    else
    {
      status = HAL_ERROR;
2000abb6:	2301      	movs	r3, #1
2000abb8:	77fb      	strb	r3, [r7, #31]
      hospi->ErrorCode = HAL_OSPI_ERROR_INVALID_SEQUENCE;
2000abba:	687b      	ldr	r3, [r7, #4]
2000abbc:	2210      	movs	r2, #16
2000abbe:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }

  /* Return function status */
  return status;
2000abc0:	7ffb      	ldrb	r3, [r7, #31]
}
2000abc2:	4618      	mov	r0, r3
2000abc4:	3720      	adds	r7, #32
2000abc6:	46bd      	mov	sp, r7
2000abc8:	bd80      	pop	{r7, pc}
2000abca:	bf00      	nop
2000abcc:	2000bbbd 	.word	0x2000bbbd
2000abd0:	2000bc0d 	.word	0x2000bc0d
2000abd4:	2000bc43 	.word	0x2000bc43

2000abd8 <HAL_OSPI_AutoPolling>:
  * @param  Timeout : Timeout duration
  * @note   This function is used only in Automatic Polling Mode
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_OSPI_AutoPolling(OSPI_HandleTypeDef *hospi, OSPI_AutoPollingTypeDef *cfg, uint32_t Timeout)
{
2000abd8:	b580      	push	{r7, lr}
2000abda:	b08a      	sub	sp, #40	@ 0x28
2000abdc:	af02      	add	r7, sp, #8
2000abde:	60f8      	str	r0, [r7, #12]
2000abe0:	60b9      	str	r1, [r7, #8]
2000abe2:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status;
  uint32_t tickstart = HAL_GetTick();
2000abe4:	f7f7 ff64 	bl	20002ab0 <HAL_GetTick>
2000abe8:	61b8      	str	r0, [r7, #24]
  uint32_t addr_reg = hospi->Instance->AR;
2000abea:	68fb      	ldr	r3, [r7, #12]
2000abec:	681b      	ldr	r3, [r3, #0]
2000abee:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
2000abf0:	617b      	str	r3, [r7, #20]
  uint32_t ir_reg = hospi->Instance->IR;
2000abf2:	68fb      	ldr	r3, [r7, #12]
2000abf4:	681b      	ldr	r3, [r3, #0]
2000abf6:	f8d3 3110 	ldr.w	r3, [r3, #272]	@ 0x110
2000abfa:	613b      	str	r3, [r7, #16]
  assert_param(IS_OSPI_AUTOMATIC_STOP(cfg->AutomaticStop));
  assert_param(IS_OSPI_INTERVAL(cfg->Interval));
  assert_param(IS_OSPI_STATUS_BYTES_SIZE(dlr_reg + 1U));

  /* Check the state */
  if ((hospi->State == HAL_OSPI_STATE_CMD_CFG) && (cfg->AutomaticStop == HAL_OSPI_AUTOMATIC_STOP_ENABLE))
2000abfc:	68fb      	ldr	r3, [r7, #12]
2000abfe:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
2000ac00:	2b04      	cmp	r3, #4
2000ac02:	d164      	bne.n	2000acce <HAL_OSPI_AutoPolling+0xf6>
2000ac04:	68bb      	ldr	r3, [r7, #8]
2000ac06:	68db      	ldr	r3, [r3, #12]
2000ac08:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
2000ac0c:	d15f      	bne.n	2000acce <HAL_OSPI_AutoPolling+0xf6>
  {
    /* Wait till busy flag is reset */
    status = OSPI_WaitFlagStateUntilTimeout(hospi, HAL_OSPI_FLAG_BUSY, RESET, tickstart, Timeout);
2000ac0e:	687b      	ldr	r3, [r7, #4]
2000ac10:	9300      	str	r3, [sp, #0]
2000ac12:	69bb      	ldr	r3, [r7, #24]
2000ac14:	2200      	movs	r2, #0
2000ac16:	2120      	movs	r1, #32
2000ac18:	68f8      	ldr	r0, [r7, #12]
2000ac1a:	f001 f87b 	bl	2000bd14 <OSPI_WaitFlagStateUntilTimeout>
2000ac1e:	4603      	mov	r3, r0
2000ac20:	77fb      	strb	r3, [r7, #31]

    if (status == HAL_OK)
2000ac22:	7ffb      	ldrb	r3, [r7, #31]
2000ac24:	2b00      	cmp	r3, #0
2000ac26:	d158      	bne.n	2000acda <HAL_OSPI_AutoPolling+0x102>
    {
      /* Configure registers */
      WRITE_REG(hospi->Instance->PSMAR, cfg->Match);
2000ac28:	68fb      	ldr	r3, [r7, #12]
2000ac2a:	681b      	ldr	r3, [r3, #0]
2000ac2c:	68ba      	ldr	r2, [r7, #8]
2000ac2e:	6812      	ldr	r2, [r2, #0]
2000ac30:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
      WRITE_REG(hospi->Instance->PSMKR, cfg->Mask);
2000ac34:	68fb      	ldr	r3, [r7, #12]
2000ac36:	681b      	ldr	r3, [r3, #0]
2000ac38:	68ba      	ldr	r2, [r7, #8]
2000ac3a:	6852      	ldr	r2, [r2, #4]
2000ac3c:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
      WRITE_REG(hospi->Instance->PIR,   cfg->Interval);
2000ac40:	68fb      	ldr	r3, [r7, #12]
2000ac42:	681b      	ldr	r3, [r3, #0]
2000ac44:	68ba      	ldr	r2, [r7, #8]
2000ac46:	6912      	ldr	r2, [r2, #16]
2000ac48:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
      MODIFY_REG(hospi->Instance->CR, (OCTOSPI_CR_PMM | OCTOSPI_CR_APMS | OCTOSPI_CR_FMODE),
2000ac4c:	68fb      	ldr	r3, [r7, #12]
2000ac4e:	681b      	ldr	r3, [r3, #0]
2000ac50:	681b      	ldr	r3, [r3, #0]
2000ac52:	f023 5243 	bic.w	r2, r3, #817889280	@ 0x30c00000
2000ac56:	68bb      	ldr	r3, [r7, #8]
2000ac58:	6899      	ldr	r1, [r3, #8]
2000ac5a:	68bb      	ldr	r3, [r7, #8]
2000ac5c:	68db      	ldr	r3, [r3, #12]
2000ac5e:	430b      	orrs	r3, r1
2000ac60:	431a      	orrs	r2, r3
2000ac62:	68fb      	ldr	r3, [r7, #12]
2000ac64:	681b      	ldr	r3, [r3, #0]
2000ac66:	f042 5200 	orr.w	r2, r2, #536870912	@ 0x20000000
2000ac6a:	601a      	str	r2, [r3, #0]
                 (cfg->MatchMode | cfg->AutomaticStop | OSPI_FUNCTIONAL_MODE_AUTO_POLLING));

      /* Trig the transfer by re-writing address or instruction register */
      if (hospi->Init.MemoryType == HAL_OSPI_MEMTYPE_HYPERBUS)
2000ac6c:	68fb      	ldr	r3, [r7, #12]
2000ac6e:	68db      	ldr	r3, [r3, #12]
2000ac70:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
2000ac74:	d104      	bne.n	2000ac80 <HAL_OSPI_AutoPolling+0xa8>
      {
        WRITE_REG(hospi->Instance->AR, addr_reg);
2000ac76:	68fb      	ldr	r3, [r7, #12]
2000ac78:	681b      	ldr	r3, [r3, #0]
2000ac7a:	697a      	ldr	r2, [r7, #20]
2000ac7c:	649a      	str	r2, [r3, #72]	@ 0x48
2000ac7e:	e011      	b.n	2000aca4 <HAL_OSPI_AutoPolling+0xcc>
      }
      else
      {
        if (READ_BIT(hospi->Instance->CCR, OCTOSPI_CCR_ADMODE) != HAL_OSPI_ADDRESS_NONE)
2000ac80:	68fb      	ldr	r3, [r7, #12]
2000ac82:	681b      	ldr	r3, [r3, #0]
2000ac84:	f8d3 3100 	ldr.w	r3, [r3, #256]	@ 0x100
2000ac88:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
2000ac8c:	2b00      	cmp	r3, #0
2000ac8e:	d004      	beq.n	2000ac9a <HAL_OSPI_AutoPolling+0xc2>
        {
          WRITE_REG(hospi->Instance->AR, addr_reg);
2000ac90:	68fb      	ldr	r3, [r7, #12]
2000ac92:	681b      	ldr	r3, [r3, #0]
2000ac94:	697a      	ldr	r2, [r7, #20]
2000ac96:	649a      	str	r2, [r3, #72]	@ 0x48
2000ac98:	e004      	b.n	2000aca4 <HAL_OSPI_AutoPolling+0xcc>
        }
        else
        {
          WRITE_REG(hospi->Instance->IR, ir_reg);
2000ac9a:	68fb      	ldr	r3, [r7, #12]
2000ac9c:	681b      	ldr	r3, [r3, #0]
2000ac9e:	693a      	ldr	r2, [r7, #16]
2000aca0:	f8c3 2110 	str.w	r2, [r3, #272]	@ 0x110
        }
      }

      /* Wait till status match flag is set to go back in idle state */
      status = OSPI_WaitFlagStateUntilTimeout(hospi, HAL_OSPI_FLAG_SM, SET, tickstart, Timeout);
2000aca4:	687b      	ldr	r3, [r7, #4]
2000aca6:	9300      	str	r3, [sp, #0]
2000aca8:	69bb      	ldr	r3, [r7, #24]
2000acaa:	2201      	movs	r2, #1
2000acac:	2108      	movs	r1, #8
2000acae:	68f8      	ldr	r0, [r7, #12]
2000acb0:	f001 f830 	bl	2000bd14 <OSPI_WaitFlagStateUntilTimeout>
2000acb4:	4603      	mov	r3, r0
2000acb6:	77fb      	strb	r3, [r7, #31]

      if (status == HAL_OK)
2000acb8:	7ffb      	ldrb	r3, [r7, #31]
2000acba:	2b00      	cmp	r3, #0
2000acbc:	d10d      	bne.n	2000acda <HAL_OSPI_AutoPolling+0x102>
      {
        /* Clear status match flag */
        __HAL_OSPI_CLEAR_FLAG(hospi, HAL_OSPI_FLAG_SM);
2000acbe:	68fb      	ldr	r3, [r7, #12]
2000acc0:	681b      	ldr	r3, [r3, #0]
2000acc2:	2208      	movs	r2, #8
2000acc4:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update state */
        hospi->State = HAL_OSPI_STATE_READY;
2000acc6:	68fb      	ldr	r3, [r7, #12]
2000acc8:	2202      	movs	r2, #2
2000acca:	651a      	str	r2, [r3, #80]	@ 0x50
    if (status == HAL_OK)
2000accc:	e005      	b.n	2000acda <HAL_OSPI_AutoPolling+0x102>
      }
    }
  }
  else
  {
    status = HAL_ERROR;
2000acce:	2301      	movs	r3, #1
2000acd0:	77fb      	strb	r3, [r7, #31]
    hospi->ErrorCode = HAL_OSPI_ERROR_INVALID_SEQUENCE;
2000acd2:	68fb      	ldr	r3, [r7, #12]
2000acd4:	2210      	movs	r2, #16
2000acd6:	655a      	str	r2, [r3, #84]	@ 0x54
2000acd8:	e000      	b.n	2000acdc <HAL_OSPI_AutoPolling+0x104>
    if (status == HAL_OK)
2000acda:	bf00      	nop
  }

  /* Return function status */
  return status;
2000acdc:	7ffb      	ldrb	r3, [r7, #31]
}
2000acde:	4618      	mov	r0, r3
2000ace0:	3720      	adds	r7, #32
2000ace2:	46bd      	mov	sp, r7
2000ace4:	bd80      	pop	{r7, pc}

2000ace6 <HAL_OSPI_AutoPolling_IT>:
  * @param  cfg   : structure that contains the polling configuration information.
  * @note   This function is used only in Automatic Polling Mode
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_OSPI_AutoPolling_IT(OSPI_HandleTypeDef *hospi, OSPI_AutoPollingTypeDef *cfg)
{
2000ace6:	b580      	push	{r7, lr}
2000ace8:	b088      	sub	sp, #32
2000acea:	af02      	add	r7, sp, #8
2000acec:	6078      	str	r0, [r7, #4]
2000acee:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status;
  uint32_t tickstart = HAL_GetTick();
2000acf0:	f7f7 fede 	bl	20002ab0 <HAL_GetTick>
2000acf4:	6138      	str	r0, [r7, #16]
  uint32_t addr_reg = hospi->Instance->AR;
2000acf6:	687b      	ldr	r3, [r7, #4]
2000acf8:	681b      	ldr	r3, [r3, #0]
2000acfa:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
2000acfc:	60fb      	str	r3, [r7, #12]
  uint32_t ir_reg = hospi->Instance->IR;
2000acfe:	687b      	ldr	r3, [r7, #4]
2000ad00:	681b      	ldr	r3, [r3, #0]
2000ad02:	f8d3 3110 	ldr.w	r3, [r3, #272]	@ 0x110
2000ad06:	60bb      	str	r3, [r7, #8]
  assert_param(IS_OSPI_AUTOMATIC_STOP(cfg->AutomaticStop));
  assert_param(IS_OSPI_INTERVAL(cfg->Interval));
  assert_param(IS_OSPI_STATUS_BYTES_SIZE(dlr_reg + 1U));

  /* Check the state */
  if (hospi->State == HAL_OSPI_STATE_CMD_CFG)
2000ad08:	687b      	ldr	r3, [r7, #4]
2000ad0a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
2000ad0c:	2b04      	cmp	r3, #4
2000ad0e:	d15b      	bne.n	2000adc8 <HAL_OSPI_AutoPolling_IT+0xe2>
  {
    /* Wait till busy flag is reset */
    status = OSPI_WaitFlagStateUntilTimeout(hospi, HAL_OSPI_FLAG_BUSY, RESET, tickstart, hospi->Timeout);
2000ad10:	687b      	ldr	r3, [r7, #4]
2000ad12:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
2000ad14:	9300      	str	r3, [sp, #0]
2000ad16:	693b      	ldr	r3, [r7, #16]
2000ad18:	2200      	movs	r2, #0
2000ad1a:	2120      	movs	r1, #32
2000ad1c:	6878      	ldr	r0, [r7, #4]
2000ad1e:	f000 fff9 	bl	2000bd14 <OSPI_WaitFlagStateUntilTimeout>
2000ad22:	4603      	mov	r3, r0
2000ad24:	75fb      	strb	r3, [r7, #23]

    if (status == HAL_OK)
2000ad26:	7dfb      	ldrb	r3, [r7, #23]
2000ad28:	2b00      	cmp	r3, #0
2000ad2a:	d152      	bne.n	2000add2 <HAL_OSPI_AutoPolling_IT+0xec>
    {
      /* Configure registers */
      WRITE_REG(hospi->Instance->PSMAR, cfg->Match);
2000ad2c:	687b      	ldr	r3, [r7, #4]
2000ad2e:	681b      	ldr	r3, [r3, #0]
2000ad30:	683a      	ldr	r2, [r7, #0]
2000ad32:	6812      	ldr	r2, [r2, #0]
2000ad34:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
      WRITE_REG(hospi->Instance->PSMKR, cfg->Mask);
2000ad38:	687b      	ldr	r3, [r7, #4]
2000ad3a:	681b      	ldr	r3, [r3, #0]
2000ad3c:	683a      	ldr	r2, [r7, #0]
2000ad3e:	6852      	ldr	r2, [r2, #4]
2000ad40:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
      WRITE_REG(hospi->Instance->PIR,   cfg->Interval);
2000ad44:	687b      	ldr	r3, [r7, #4]
2000ad46:	681b      	ldr	r3, [r3, #0]
2000ad48:	683a      	ldr	r2, [r7, #0]
2000ad4a:	6912      	ldr	r2, [r2, #16]
2000ad4c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
      MODIFY_REG(hospi->Instance->CR, (OCTOSPI_CR_PMM | OCTOSPI_CR_APMS | OCTOSPI_CR_FMODE),
2000ad50:	687b      	ldr	r3, [r7, #4]
2000ad52:	681b      	ldr	r3, [r3, #0]
2000ad54:	681b      	ldr	r3, [r3, #0]
2000ad56:	f023 5243 	bic.w	r2, r3, #817889280	@ 0x30c00000
2000ad5a:	683b      	ldr	r3, [r7, #0]
2000ad5c:	6899      	ldr	r1, [r3, #8]
2000ad5e:	683b      	ldr	r3, [r7, #0]
2000ad60:	68db      	ldr	r3, [r3, #12]
2000ad62:	430b      	orrs	r3, r1
2000ad64:	431a      	orrs	r2, r3
2000ad66:	687b      	ldr	r3, [r7, #4]
2000ad68:	681b      	ldr	r3, [r3, #0]
2000ad6a:	f042 5200 	orr.w	r2, r2, #536870912	@ 0x20000000
2000ad6e:	601a      	str	r2, [r3, #0]
                 (cfg->MatchMode | cfg->AutomaticStop | OSPI_FUNCTIONAL_MODE_AUTO_POLLING));

      /* Clear flags related to interrupt */
      __HAL_OSPI_CLEAR_FLAG(hospi, HAL_OSPI_FLAG_TE | HAL_OSPI_FLAG_SM);
2000ad70:	687b      	ldr	r3, [r7, #4]
2000ad72:	681b      	ldr	r3, [r3, #0]
2000ad74:	2209      	movs	r2, #9
2000ad76:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update state */
      hospi->State = HAL_OSPI_STATE_BUSY_AUTO_POLLING;
2000ad78:	687b      	ldr	r3, [r7, #4]
2000ad7a:	2248      	movs	r2, #72	@ 0x48
2000ad7c:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Enable the status match and transfer error interrupts */
      __HAL_OSPI_ENABLE_IT(hospi, HAL_OSPI_IT_SM | HAL_OSPI_IT_TE);
2000ad7e:	687b      	ldr	r3, [r7, #4]
2000ad80:	681b      	ldr	r3, [r3, #0]
2000ad82:	681a      	ldr	r2, [r3, #0]
2000ad84:	687b      	ldr	r3, [r7, #4]
2000ad86:	681b      	ldr	r3, [r3, #0]
2000ad88:	f442 2210 	orr.w	r2, r2, #589824	@ 0x90000
2000ad8c:	601a      	str	r2, [r3, #0]

      /* Trig the transfer by re-writing address or instruction register */
      if (hospi->Init.MemoryType == HAL_OSPI_MEMTYPE_HYPERBUS)
2000ad8e:	687b      	ldr	r3, [r7, #4]
2000ad90:	68db      	ldr	r3, [r3, #12]
2000ad92:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
2000ad96:	d104      	bne.n	2000ada2 <HAL_OSPI_AutoPolling_IT+0xbc>
      {
        WRITE_REG(hospi->Instance->AR, addr_reg);
2000ad98:	687b      	ldr	r3, [r7, #4]
2000ad9a:	681b      	ldr	r3, [r3, #0]
2000ad9c:	68fa      	ldr	r2, [r7, #12]
2000ad9e:	649a      	str	r2, [r3, #72]	@ 0x48
2000ada0:	e017      	b.n	2000add2 <HAL_OSPI_AutoPolling_IT+0xec>
      }
      else
      {
        if (READ_BIT(hospi->Instance->CCR, OCTOSPI_CCR_ADMODE) != HAL_OSPI_ADDRESS_NONE)
2000ada2:	687b      	ldr	r3, [r7, #4]
2000ada4:	681b      	ldr	r3, [r3, #0]
2000ada6:	f8d3 3100 	ldr.w	r3, [r3, #256]	@ 0x100
2000adaa:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
2000adae:	2b00      	cmp	r3, #0
2000adb0:	d004      	beq.n	2000adbc <HAL_OSPI_AutoPolling_IT+0xd6>
        {
          WRITE_REG(hospi->Instance->AR, addr_reg);
2000adb2:	687b      	ldr	r3, [r7, #4]
2000adb4:	681b      	ldr	r3, [r3, #0]
2000adb6:	68fa      	ldr	r2, [r7, #12]
2000adb8:	649a      	str	r2, [r3, #72]	@ 0x48
2000adba:	e00a      	b.n	2000add2 <HAL_OSPI_AutoPolling_IT+0xec>
        }
        else
        {
          WRITE_REG(hospi->Instance->IR, ir_reg);
2000adbc:	687b      	ldr	r3, [r7, #4]
2000adbe:	681b      	ldr	r3, [r3, #0]
2000adc0:	68ba      	ldr	r2, [r7, #8]
2000adc2:	f8c3 2110 	str.w	r2, [r3, #272]	@ 0x110
2000adc6:	e004      	b.n	2000add2 <HAL_OSPI_AutoPolling_IT+0xec>
      }
    }
  }
  else
  {
    status = HAL_ERROR;
2000adc8:	2301      	movs	r3, #1
2000adca:	75fb      	strb	r3, [r7, #23]
    hospi->ErrorCode = HAL_OSPI_ERROR_INVALID_SEQUENCE;
2000adcc:	687b      	ldr	r3, [r7, #4]
2000adce:	2210      	movs	r2, #16
2000add0:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /* Return function status */
  return status;
2000add2:	7dfb      	ldrb	r3, [r7, #23]
}
2000add4:	4618      	mov	r0, r3
2000add6:	3718      	adds	r7, #24
2000add8:	46bd      	mov	sp, r7
2000adda:	bd80      	pop	{r7, pc}

2000addc <HAL_OSPI_MemoryMapped>:
  * @param  cfg   : structure that contains the memory mapped configuration information.
  * @note   This function is used only in Memory mapped Mode
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_OSPI_MemoryMapped(OSPI_HandleTypeDef *hospi, OSPI_MemoryMappedTypeDef *cfg)
{
2000addc:	b580      	push	{r7, lr}
2000adde:	b086      	sub	sp, #24
2000ade0:	af02      	add	r7, sp, #8
2000ade2:	6078      	str	r0, [r7, #4]
2000ade4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status;
  uint32_t tickstart = HAL_GetTick();
2000ade6:	f7f7 fe63 	bl	20002ab0 <HAL_GetTick>
2000adea:	60b8      	str	r0, [r7, #8]

  /* Check the parameters of the memory-mapped configuration structure */
  assert_param(IS_OSPI_TIMEOUT_ACTIVATION(cfg->TimeOutActivation));

  /* Check the state */
  if (hospi->State == HAL_OSPI_STATE_CMD_CFG)
2000adec:	687b      	ldr	r3, [r7, #4]
2000adee:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
2000adf0:	2b04      	cmp	r3, #4
2000adf2:	d136      	bne.n	2000ae62 <HAL_OSPI_MemoryMapped+0x86>
  {
    /* Wait till busy flag is reset */
    status = OSPI_WaitFlagStateUntilTimeout(hospi, HAL_OSPI_FLAG_BUSY, RESET, tickstart, hospi->Timeout);
2000adf4:	687b      	ldr	r3, [r7, #4]
2000adf6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
2000adf8:	9300      	str	r3, [sp, #0]
2000adfa:	68bb      	ldr	r3, [r7, #8]
2000adfc:	2200      	movs	r2, #0
2000adfe:	2120      	movs	r1, #32
2000ae00:	6878      	ldr	r0, [r7, #4]
2000ae02:	f000 ff87 	bl	2000bd14 <OSPI_WaitFlagStateUntilTimeout>
2000ae06:	4603      	mov	r3, r0
2000ae08:	73fb      	strb	r3, [r7, #15]

    if (status == HAL_OK)
2000ae0a:	7bfb      	ldrb	r3, [r7, #15]
2000ae0c:	2b00      	cmp	r3, #0
2000ae0e:	d12d      	bne.n	2000ae6c <HAL_OSPI_MemoryMapped+0x90>
    {
      /* Update state */
      hospi->State = HAL_OSPI_STATE_BUSY_MEM_MAPPED;
2000ae10:	687b      	ldr	r3, [r7, #4]
2000ae12:	2288      	movs	r2, #136	@ 0x88
2000ae14:	651a      	str	r2, [r3, #80]	@ 0x50

      if (cfg->TimeOutActivation == HAL_OSPI_TIMEOUT_COUNTER_ENABLE)
2000ae16:	683b      	ldr	r3, [r7, #0]
2000ae18:	681b      	ldr	r3, [r3, #0]
2000ae1a:	2b08      	cmp	r3, #8
2000ae1c:	d111      	bne.n	2000ae42 <HAL_OSPI_MemoryMapped+0x66>
      {
        assert_param(IS_OSPI_TIMEOUT_PERIOD(cfg->TimeOutPeriod));

        /* Configure register */
        WRITE_REG(hospi->Instance->LPTR, cfg->TimeOutPeriod);
2000ae1e:	687b      	ldr	r3, [r7, #4]
2000ae20:	681b      	ldr	r3, [r3, #0]
2000ae22:	683a      	ldr	r2, [r7, #0]
2000ae24:	6852      	ldr	r2, [r2, #4]
2000ae26:	f8c3 2130 	str.w	r2, [r3, #304]	@ 0x130

        /* Clear flags related to interrupt */
        __HAL_OSPI_CLEAR_FLAG(hospi, HAL_OSPI_FLAG_TO);
2000ae2a:	687b      	ldr	r3, [r7, #4]
2000ae2c:	681b      	ldr	r3, [r3, #0]
2000ae2e:	2210      	movs	r2, #16
2000ae30:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Enable the timeout interrupt */
        __HAL_OSPI_ENABLE_IT(hospi, HAL_OSPI_IT_TO);
2000ae32:	687b      	ldr	r3, [r7, #4]
2000ae34:	681b      	ldr	r3, [r3, #0]
2000ae36:	681a      	ldr	r2, [r3, #0]
2000ae38:	687b      	ldr	r3, [r7, #4]
2000ae3a:	681b      	ldr	r3, [r3, #0]
2000ae3c:	f442 1280 	orr.w	r2, r2, #1048576	@ 0x100000
2000ae40:	601a      	str	r2, [r3, #0]
      }

      /* Configure CR register with functional mode as memory-mapped */
      MODIFY_REG(hospi->Instance->CR, (OCTOSPI_CR_TCEN | OCTOSPI_CR_FMODE),
2000ae42:	687b      	ldr	r3, [r7, #4]
2000ae44:	681b      	ldr	r3, [r3, #0]
2000ae46:	681b      	ldr	r3, [r3, #0]
2000ae48:	f023 5340 	bic.w	r3, r3, #805306368	@ 0x30000000
2000ae4c:	f023 0308 	bic.w	r3, r3, #8
2000ae50:	683a      	ldr	r2, [r7, #0]
2000ae52:	6812      	ldr	r2, [r2, #0]
2000ae54:	431a      	orrs	r2, r3
2000ae56:	687b      	ldr	r3, [r7, #4]
2000ae58:	681b      	ldr	r3, [r3, #0]
2000ae5a:	f042 5240 	orr.w	r2, r2, #805306368	@ 0x30000000
2000ae5e:	601a      	str	r2, [r3, #0]
2000ae60:	e004      	b.n	2000ae6c <HAL_OSPI_MemoryMapped+0x90>
                 (cfg->TimeOutActivation | OSPI_FUNCTIONAL_MODE_MEMORY_MAPPED));
    }
  }
  else
  {
    status = HAL_ERROR;
2000ae62:	2301      	movs	r3, #1
2000ae64:	73fb      	strb	r3, [r7, #15]
    hospi->ErrorCode = HAL_OSPI_ERROR_INVALID_SEQUENCE;
2000ae66:	687b      	ldr	r3, [r7, #4]
2000ae68:	2210      	movs	r2, #16
2000ae6a:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /* Return function status */
  return status;
2000ae6c:	7bfb      	ldrb	r3, [r7, #15]
}
2000ae6e:	4618      	mov	r0, r3
2000ae70:	3710      	adds	r7, #16
2000ae72:	46bd      	mov	sp, r7
2000ae74:	bd80      	pop	{r7, pc}

2000ae76 <HAL_OSPI_ErrorCallback>:
  * @brief  Transfer Error callback.
  * @param  hospi : OSPI handle
  * @retval None
  */
__weak void HAL_OSPI_ErrorCallback(OSPI_HandleTypeDef *hospi)
{
2000ae76:	b480      	push	{r7}
2000ae78:	b083      	sub	sp, #12
2000ae7a:	af00      	add	r7, sp, #0
2000ae7c:	6078      	str	r0, [r7, #4]
  UNUSED(hospi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_OSPI_ErrorCallback could be implemented in the user file
   */
}
2000ae7e:	bf00      	nop
2000ae80:	370c      	adds	r7, #12
2000ae82:	46bd      	mov	sp, r7
2000ae84:	f85d 7b04 	ldr.w	r7, [sp], #4
2000ae88:	4770      	bx	lr

2000ae8a <HAL_OSPI_AbortCpltCallback>:
  * @brief  Abort completed callback.
  * @param  hospi : OSPI handle
  * @retval None
  */
__weak void HAL_OSPI_AbortCpltCallback(OSPI_HandleTypeDef *hospi)
{
2000ae8a:	b480      	push	{r7}
2000ae8c:	b083      	sub	sp, #12
2000ae8e:	af00      	add	r7, sp, #0
2000ae90:	6078      	str	r0, [r7, #4]
  UNUSED(hospi);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_OSPI_AbortCpltCallback could be implemented in the user file
   */
}
2000ae92:	bf00      	nop
2000ae94:	370c      	adds	r7, #12
2000ae96:	46bd      	mov	sp, r7
2000ae98:	f85d 7b04 	ldr.w	r7, [sp], #4
2000ae9c:	4770      	bx	lr

2000ae9e <HAL_OSPI_FifoThresholdCallback>:
  * @brief  FIFO Threshold callback.
  * @param  hospi : OSPI handle
  * @retval None
  */
__weak void HAL_OSPI_FifoThresholdCallback(OSPI_HandleTypeDef *hospi)
{
2000ae9e:	b480      	push	{r7}
2000aea0:	b083      	sub	sp, #12
2000aea2:	af00      	add	r7, sp, #0
2000aea4:	6078      	str	r0, [r7, #4]
  UNUSED(hospi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_OSPI_FIFOThresholdCallback could be implemented in the user file
   */
}
2000aea6:	bf00      	nop
2000aea8:	370c      	adds	r7, #12
2000aeaa:	46bd      	mov	sp, r7
2000aeac:	f85d 7b04 	ldr.w	r7, [sp], #4
2000aeb0:	4770      	bx	lr

2000aeb2 <HAL_OSPI_CmdCpltCallback>:
  * @brief  Command completed callback.
  * @param  hospi : OSPI handle
  * @retval None
  */
__weak void HAL_OSPI_CmdCpltCallback(OSPI_HandleTypeDef *hospi)
{
2000aeb2:	b480      	push	{r7}
2000aeb4:	b083      	sub	sp, #12
2000aeb6:	af00      	add	r7, sp, #0
2000aeb8:	6078      	str	r0, [r7, #4]
  UNUSED(hospi);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_OSPI_CmdCpltCallback could be implemented in the user file
   */
}
2000aeba:	bf00      	nop
2000aebc:	370c      	adds	r7, #12
2000aebe:	46bd      	mov	sp, r7
2000aec0:	f85d 7b04 	ldr.w	r7, [sp], #4
2000aec4:	4770      	bx	lr

2000aec6 <HAL_OSPI_RxCpltCallback>:
  * @brief  Rx Transfer completed callback.
  * @param  hospi : OSPI handle
  * @retval None
  */
__weak void HAL_OSPI_RxCpltCallback(OSPI_HandleTypeDef *hospi)
{
2000aec6:	b480      	push	{r7}
2000aec8:	b083      	sub	sp, #12
2000aeca:	af00      	add	r7, sp, #0
2000aecc:	6078      	str	r0, [r7, #4]
  UNUSED(hospi);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_OSPI_RxCpltCallback could be implemented in the user file
   */
}
2000aece:	bf00      	nop
2000aed0:	370c      	adds	r7, #12
2000aed2:	46bd      	mov	sp, r7
2000aed4:	f85d 7b04 	ldr.w	r7, [sp], #4
2000aed8:	4770      	bx	lr

2000aeda <HAL_OSPI_TxCpltCallback>:
  * @brief  Tx Transfer completed callback.
  * @param  hospi : OSPI handle
  * @retval None
  */
__weak void HAL_OSPI_TxCpltCallback(OSPI_HandleTypeDef *hospi)
{
2000aeda:	b480      	push	{r7}
2000aedc:	b083      	sub	sp, #12
2000aede:	af00      	add	r7, sp, #0
2000aee0:	6078      	str	r0, [r7, #4]
  UNUSED(hospi);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_OSPI_TxCpltCallback could be implemented in the user file
   */
}
2000aee2:	bf00      	nop
2000aee4:	370c      	adds	r7, #12
2000aee6:	46bd      	mov	sp, r7
2000aee8:	f85d 7b04 	ldr.w	r7, [sp], #4
2000aeec:	4770      	bx	lr

2000aeee <HAL_OSPI_RxHalfCpltCallback>:
  * @brief  Rx Half Transfer completed callback.
  * @param  hospi : OSPI handle
  * @retval None
  */
__weak void HAL_OSPI_RxHalfCpltCallback(OSPI_HandleTypeDef *hospi)
{
2000aeee:	b480      	push	{r7}
2000aef0:	b083      	sub	sp, #12
2000aef2:	af00      	add	r7, sp, #0
2000aef4:	6078      	str	r0, [r7, #4]
  UNUSED(hospi);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_OSPI_RxHalfCpltCallback could be implemented in the user file
   */
}
2000aef6:	bf00      	nop
2000aef8:	370c      	adds	r7, #12
2000aefa:	46bd      	mov	sp, r7
2000aefc:	f85d 7b04 	ldr.w	r7, [sp], #4
2000af00:	4770      	bx	lr

2000af02 <HAL_OSPI_TxHalfCpltCallback>:
  * @brief  Tx Half Transfer completed callback.
  * @param  hospi : OSPI handle
  * @retval None
  */
__weak void HAL_OSPI_TxHalfCpltCallback(OSPI_HandleTypeDef *hospi)
{
2000af02:	b480      	push	{r7}
2000af04:	b083      	sub	sp, #12
2000af06:	af00      	add	r7, sp, #0
2000af08:	6078      	str	r0, [r7, #4]
  UNUSED(hospi);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_OSPI_TxHalfCpltCallback could be implemented in the user file
   */
}
2000af0a:	bf00      	nop
2000af0c:	370c      	adds	r7, #12
2000af0e:	46bd      	mov	sp, r7
2000af10:	f85d 7b04 	ldr.w	r7, [sp], #4
2000af14:	4770      	bx	lr

2000af16 <HAL_OSPI_StatusMatchCallback>:
  * @brief  Status Match callback.
  * @param  hospi : OSPI handle
  * @retval None
  */
__weak void HAL_OSPI_StatusMatchCallback(OSPI_HandleTypeDef *hospi)
{
2000af16:	b480      	push	{r7}
2000af18:	b083      	sub	sp, #12
2000af1a:	af00      	add	r7, sp, #0
2000af1c:	6078      	str	r0, [r7, #4]
  UNUSED(hospi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_OSPI_StatusMatchCallback could be implemented in the user file
   */
}
2000af1e:	bf00      	nop
2000af20:	370c      	adds	r7, #12
2000af22:	46bd      	mov	sp, r7
2000af24:	f85d 7b04 	ldr.w	r7, [sp], #4
2000af28:	4770      	bx	lr

2000af2a <HAL_OSPI_TimeOutCallback>:
  * @brief  Timeout callback.
  * @param  hospi : OSPI handle
  * @retval None
  */
__weak void HAL_OSPI_TimeOutCallback(OSPI_HandleTypeDef *hospi)
{
2000af2a:	b480      	push	{r7}
2000af2c:	b083      	sub	sp, #12
2000af2e:	af00      	add	r7, sp, #0
2000af30:	6078      	str	r0, [r7, #4]
  UNUSED(hospi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_OSPI_TimeOutCallback could be implemented in the user file
   */
}
2000af32:	bf00      	nop
2000af34:	370c      	adds	r7, #12
2000af36:	46bd      	mov	sp, r7
2000af38:	f85d 7b04 	ldr.w	r7, [sp], #4
2000af3c:	4770      	bx	lr

2000af3e <HAL_OSPI_Abort>:
  * @brief  Abort the current transmission.
  * @param  hospi : OSPI handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_OSPI_Abort(OSPI_HandleTypeDef *hospi)
{
2000af3e:	b580      	push	{r7, lr}
2000af40:	b088      	sub	sp, #32
2000af42:	af02      	add	r7, sp, #8
2000af44:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
2000af46:	2300      	movs	r3, #0
2000af48:	75fb      	strb	r3, [r7, #23]
  uint32_t state;
  uint32_t tickstart = HAL_GetTick();
2000af4a:	f7f7 fdb1 	bl	20002ab0 <HAL_GetTick>
2000af4e:	6138      	str	r0, [r7, #16]

  /* Check if the state is in one of the busy or configured states */
  state = hospi->State;
2000af50:	687b      	ldr	r3, [r7, #4]
2000af52:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
2000af54:	60fb      	str	r3, [r7, #12]
  if (((state & OSPI_BUSY_STATE_MASK) != 0U) || ((state & OSPI_CFG_STATE_MASK) != 0U))
2000af56:	68fb      	ldr	r3, [r7, #12]
2000af58:	f003 0308 	and.w	r3, r3, #8
2000af5c:	2b00      	cmp	r3, #0
2000af5e:	d104      	bne.n	2000af6a <HAL_OSPI_Abort+0x2c>
2000af60:	68fb      	ldr	r3, [r7, #12]
2000af62:	f003 0304 	and.w	r3, r3, #4
2000af66:	2b00      	cmp	r3, #0
2000af68:	d052      	beq.n	2000b010 <HAL_OSPI_Abort+0xd2>
  {
    /* Check if the DMA is enabled */
    if ((hospi->Instance->CR & OCTOSPI_CR_DMAEN) != 0U)
2000af6a:	687b      	ldr	r3, [r7, #4]
2000af6c:	681b      	ldr	r3, [r3, #0]
2000af6e:	681b      	ldr	r3, [r3, #0]
2000af70:	f003 0304 	and.w	r3, r3, #4
2000af74:	2b00      	cmp	r3, #0
2000af76:	d014      	beq.n	2000afa2 <HAL_OSPI_Abort+0x64>
    {
      /* Disable the DMA transfer on the OctoSPI side */
      CLEAR_BIT(hospi->Instance->CR, OCTOSPI_CR_DMAEN);
2000af78:	687b      	ldr	r3, [r7, #4]
2000af7a:	681b      	ldr	r3, [r3, #0]
2000af7c:	681a      	ldr	r2, [r3, #0]
2000af7e:	687b      	ldr	r3, [r7, #4]
2000af80:	681b      	ldr	r3, [r3, #0]
2000af82:	f022 0204 	bic.w	r2, r2, #4
2000af86:	601a      	str	r2, [r3, #0]

      /* Disable the DMA transfer on the DMA side */
      status = HAL_DMA_Abort(hospi->hdma);
2000af88:	687b      	ldr	r3, [r7, #4]
2000af8a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
2000af8c:	4618      	mov	r0, r3
2000af8e:	f7f8 fe9b 	bl	20003cc8 <HAL_DMA_Abort>
2000af92:	4603      	mov	r3, r0
2000af94:	75fb      	strb	r3, [r7, #23]
      if (status != HAL_OK)
2000af96:	7dfb      	ldrb	r3, [r7, #23]
2000af98:	2b00      	cmp	r3, #0
2000af9a:	d002      	beq.n	2000afa2 <HAL_OSPI_Abort+0x64>
      {
        hospi->ErrorCode = HAL_OSPI_ERROR_DMA;
2000af9c:	687b      	ldr	r3, [r7, #4]
2000af9e:	2204      	movs	r2, #4
2000afa0:	655a      	str	r2, [r3, #84]	@ 0x54
      }
    }

    if (__HAL_OSPI_GET_FLAG(hospi, HAL_OSPI_FLAG_BUSY) != RESET)
2000afa2:	687b      	ldr	r3, [r7, #4]
2000afa4:	681b      	ldr	r3, [r3, #0]
2000afa6:	6a1b      	ldr	r3, [r3, #32]
2000afa8:	f003 0320 	and.w	r3, r3, #32
2000afac:	2b00      	cmp	r3, #0
2000afae:	d02b      	beq.n	2000b008 <HAL_OSPI_Abort+0xca>
    {
      /* Perform an abort of the OctoSPI */
      SET_BIT(hospi->Instance->CR, OCTOSPI_CR_ABORT);
2000afb0:	687b      	ldr	r3, [r7, #4]
2000afb2:	681b      	ldr	r3, [r3, #0]
2000afb4:	681a      	ldr	r2, [r3, #0]
2000afb6:	687b      	ldr	r3, [r7, #4]
2000afb8:	681b      	ldr	r3, [r3, #0]
2000afba:	f042 0202 	orr.w	r2, r2, #2
2000afbe:	601a      	str	r2, [r3, #0]

      /* Wait until the transfer complete flag is set to go back in idle state */
      status = OSPI_WaitFlagStateUntilTimeout(hospi, HAL_OSPI_FLAG_TC, SET, tickstart, hospi->Timeout);
2000afc0:	687b      	ldr	r3, [r7, #4]
2000afc2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
2000afc4:	9300      	str	r3, [sp, #0]
2000afc6:	693b      	ldr	r3, [r7, #16]
2000afc8:	2201      	movs	r2, #1
2000afca:	2102      	movs	r1, #2
2000afcc:	6878      	ldr	r0, [r7, #4]
2000afce:	f000 fea1 	bl	2000bd14 <OSPI_WaitFlagStateUntilTimeout>
2000afd2:	4603      	mov	r3, r0
2000afd4:	75fb      	strb	r3, [r7, #23]

      if (status == HAL_OK)
2000afd6:	7dfb      	ldrb	r3, [r7, #23]
2000afd8:	2b00      	cmp	r3, #0
2000afda:	d11f      	bne.n	2000b01c <HAL_OSPI_Abort+0xde>
      {
        /* Clear transfer complete flag */
        __HAL_OSPI_CLEAR_FLAG(hospi, HAL_OSPI_FLAG_TC);
2000afdc:	687b      	ldr	r3, [r7, #4]
2000afde:	681b      	ldr	r3, [r3, #0]
2000afe0:	2202      	movs	r2, #2
2000afe2:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Wait until the busy flag is reset to go back in idle state */
        status = OSPI_WaitFlagStateUntilTimeout(hospi, HAL_OSPI_FLAG_BUSY, RESET, tickstart, hospi->Timeout);
2000afe4:	687b      	ldr	r3, [r7, #4]
2000afe6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
2000afe8:	9300      	str	r3, [sp, #0]
2000afea:	693b      	ldr	r3, [r7, #16]
2000afec:	2200      	movs	r2, #0
2000afee:	2120      	movs	r1, #32
2000aff0:	6878      	ldr	r0, [r7, #4]
2000aff2:	f000 fe8f 	bl	2000bd14 <OSPI_WaitFlagStateUntilTimeout>
2000aff6:	4603      	mov	r3, r0
2000aff8:	75fb      	strb	r3, [r7, #23]

        if (status == HAL_OK)
2000affa:	7dfb      	ldrb	r3, [r7, #23]
2000affc:	2b00      	cmp	r3, #0
2000affe:	d10d      	bne.n	2000b01c <HAL_OSPI_Abort+0xde>
        {
          /* Update state */
          hospi->State = HAL_OSPI_STATE_READY;
2000b000:	687b      	ldr	r3, [r7, #4]
2000b002:	2202      	movs	r2, #2
2000b004:	651a      	str	r2, [r3, #80]	@ 0x50
    if (__HAL_OSPI_GET_FLAG(hospi, HAL_OSPI_FLAG_BUSY) != RESET)
2000b006:	e009      	b.n	2000b01c <HAL_OSPI_Abort+0xde>
      }
    }
    else
    {
      /* Update state */
      hospi->State = HAL_OSPI_STATE_READY;
2000b008:	687b      	ldr	r3, [r7, #4]
2000b00a:	2202      	movs	r2, #2
2000b00c:	651a      	str	r2, [r3, #80]	@ 0x50
    if (__HAL_OSPI_GET_FLAG(hospi, HAL_OSPI_FLAG_BUSY) != RESET)
2000b00e:	e005      	b.n	2000b01c <HAL_OSPI_Abort+0xde>
    }
  }
  else
  {
    status = HAL_ERROR;
2000b010:	2301      	movs	r3, #1
2000b012:	75fb      	strb	r3, [r7, #23]
    hospi->ErrorCode = HAL_OSPI_ERROR_INVALID_SEQUENCE;
2000b014:	687b      	ldr	r3, [r7, #4]
2000b016:	2210      	movs	r2, #16
2000b018:	655a      	str	r2, [r3, #84]	@ 0x54
2000b01a:	e000      	b.n	2000b01e <HAL_OSPI_Abort+0xe0>
    if (__HAL_OSPI_GET_FLAG(hospi, HAL_OSPI_FLAG_BUSY) != RESET)
2000b01c:	bf00      	nop
  }

  /* Return function status */
  return status;
2000b01e:	7dfb      	ldrb	r3, [r7, #23]
}
2000b020:	4618      	mov	r0, r3
2000b022:	3718      	adds	r7, #24
2000b024:	46bd      	mov	sp, r7
2000b026:	bd80      	pop	{r7, pc}

2000b028 <HAL_OSPI_Abort_IT>:
  * @brief  Abort the current transmission (non-blocking function)
  * @param  hospi : OSPI handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_OSPI_Abort_IT(OSPI_HandleTypeDef *hospi)
{
2000b028:	b580      	push	{r7, lr}
2000b02a:	b084      	sub	sp, #16
2000b02c:	af00      	add	r7, sp, #0
2000b02e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
2000b030:	2300      	movs	r3, #0
2000b032:	73fb      	strb	r3, [r7, #15]
  uint32_t state;

  /* Check if the state is in one of the busy or configured states */
  state = hospi->State;
2000b034:	687b      	ldr	r3, [r7, #4]
2000b036:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
2000b038:	60bb      	str	r3, [r7, #8]
  if (((state & OSPI_BUSY_STATE_MASK) != 0U) || ((state & OSPI_CFG_STATE_MASK) != 0U))
2000b03a:	68bb      	ldr	r3, [r7, #8]
2000b03c:	f003 0308 	and.w	r3, r3, #8
2000b040:	2b00      	cmp	r3, #0
2000b042:	d104      	bne.n	2000b04e <HAL_OSPI_Abort_IT+0x26>
2000b044:	68bb      	ldr	r3, [r7, #8]
2000b046:	f003 0304 	and.w	r3, r3, #4
2000b04a:	2b00      	cmp	r3, #0
2000b04c:	d050      	beq.n	2000b0f0 <HAL_OSPI_Abort_IT+0xc8>
  {
    /* Disable all interrupts */
    __HAL_OSPI_DISABLE_IT(hospi, (HAL_OSPI_IT_TO | HAL_OSPI_IT_SM | HAL_OSPI_IT_FT | HAL_OSPI_IT_TC | HAL_OSPI_IT_TE));
2000b04e:	687b      	ldr	r3, [r7, #4]
2000b050:	681b      	ldr	r3, [r3, #0]
2000b052:	681a      	ldr	r2, [r3, #0]
2000b054:	687b      	ldr	r3, [r7, #4]
2000b056:	681b      	ldr	r3, [r3, #0]
2000b058:	f422 12f8 	bic.w	r2, r2, #2031616	@ 0x1f0000
2000b05c:	601a      	str	r2, [r3, #0]

    /* Update state */
    hospi->State = HAL_OSPI_STATE_ABORT;
2000b05e:	687b      	ldr	r3, [r7, #4]
2000b060:	f44f 7280 	mov.w	r2, #256	@ 0x100
2000b064:	651a      	str	r2, [r3, #80]	@ 0x50

    /* Check if the DMA is enabled */
    if ((hospi->Instance->CR & OCTOSPI_CR_DMAEN) != 0U)
2000b066:	687b      	ldr	r3, [r7, #4]
2000b068:	681b      	ldr	r3, [r3, #0]
2000b06a:	681b      	ldr	r3, [r3, #0]
2000b06c:	f003 0304 	and.w	r3, r3, #4
2000b070:	2b00      	cmp	r3, #0
2000b072:	d01a      	beq.n	2000b0aa <HAL_OSPI_Abort_IT+0x82>
    {
      /* Disable the DMA transfer on the OctoSPI side */
      CLEAR_BIT(hospi->Instance->CR, OCTOSPI_CR_DMAEN);
2000b074:	687b      	ldr	r3, [r7, #4]
2000b076:	681b      	ldr	r3, [r3, #0]
2000b078:	681a      	ldr	r2, [r3, #0]
2000b07a:	687b      	ldr	r3, [r7, #4]
2000b07c:	681b      	ldr	r3, [r3, #0]
2000b07e:	f022 0204 	bic.w	r2, r2, #4
2000b082:	601a      	str	r2, [r3, #0]

      /* Disable the DMA transfer on the DMA side */
      hospi->hdma->XferAbortCallback = OSPI_DMAAbortCplt;
2000b084:	687b      	ldr	r3, [r7, #4]
2000b086:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
2000b088:	4a1f      	ldr	r2, [pc, #124]	@ (2000b108 <HAL_OSPI_Abort_IT+0xe0>)
2000b08a:	66da      	str	r2, [r3, #108]	@ 0x6c
      if (HAL_DMA_Abort_IT(hospi->hdma) != HAL_OK)
2000b08c:	687b      	ldr	r3, [r7, #4]
2000b08e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
2000b090:	4618      	mov	r0, r3
2000b092:	f7f8 fe95 	bl	20003dc0 <HAL_DMA_Abort_IT>
2000b096:	4603      	mov	r3, r0
2000b098:	2b00      	cmp	r3, #0
2000b09a:	d02f      	beq.n	2000b0fc <HAL_OSPI_Abort_IT+0xd4>
      {
        /* Update state */
        hospi->State = HAL_OSPI_STATE_READY;
2000b09c:	687b      	ldr	r3, [r7, #4]
2000b09e:	2202      	movs	r2, #2
2000b0a0:	651a      	str	r2, [r3, #80]	@ 0x50

        /* Abort callback */
#if defined (USE_HAL_OSPI_REGISTER_CALLBACKS) && (USE_HAL_OSPI_REGISTER_CALLBACKS == 1U)
        hospi->AbortCpltCallback(hospi);
#else
        HAL_OSPI_AbortCpltCallback(hospi);
2000b0a2:	6878      	ldr	r0, [r7, #4]
2000b0a4:	f7ff fef1 	bl	2000ae8a <HAL_OSPI_AbortCpltCallback>
    if ((hospi->Instance->CR & OCTOSPI_CR_DMAEN) != 0U)
2000b0a8:	e028      	b.n	2000b0fc <HAL_OSPI_Abort_IT+0xd4>
#endif /* (USE_HAL_OSPI_REGISTER_CALLBACKS) && (USE_HAL_OSPI_REGISTER_CALLBACKS == 1U)*/
      }
    }
    else
    {
      if (__HAL_OSPI_GET_FLAG(hospi, HAL_OSPI_FLAG_BUSY) != RESET)
2000b0aa:	687b      	ldr	r3, [r7, #4]
2000b0ac:	681b      	ldr	r3, [r3, #0]
2000b0ae:	6a1b      	ldr	r3, [r3, #32]
2000b0b0:	f003 0320 	and.w	r3, r3, #32
2000b0b4:	2b00      	cmp	r3, #0
2000b0b6:	d014      	beq.n	2000b0e2 <HAL_OSPI_Abort_IT+0xba>
      {
        /* Clear transfer complete flag */
        __HAL_OSPI_CLEAR_FLAG(hospi, HAL_OSPI_FLAG_TC);
2000b0b8:	687b      	ldr	r3, [r7, #4]
2000b0ba:	681b      	ldr	r3, [r3, #0]
2000b0bc:	2202      	movs	r2, #2
2000b0be:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Enable the transfer complete interrupts */
        __HAL_OSPI_ENABLE_IT(hospi, HAL_OSPI_IT_TC);
2000b0c0:	687b      	ldr	r3, [r7, #4]
2000b0c2:	681b      	ldr	r3, [r3, #0]
2000b0c4:	681a      	ldr	r2, [r3, #0]
2000b0c6:	687b      	ldr	r3, [r7, #4]
2000b0c8:	681b      	ldr	r3, [r3, #0]
2000b0ca:	f442 3200 	orr.w	r2, r2, #131072	@ 0x20000
2000b0ce:	601a      	str	r2, [r3, #0]

        /* Perform an abort of the OctoSPI */
        SET_BIT(hospi->Instance->CR, OCTOSPI_CR_ABORT);
2000b0d0:	687b      	ldr	r3, [r7, #4]
2000b0d2:	681b      	ldr	r3, [r3, #0]
2000b0d4:	681a      	ldr	r2, [r3, #0]
2000b0d6:	687b      	ldr	r3, [r7, #4]
2000b0d8:	681b      	ldr	r3, [r3, #0]
2000b0da:	f042 0202 	orr.w	r2, r2, #2
2000b0de:	601a      	str	r2, [r3, #0]
    if ((hospi->Instance->CR & OCTOSPI_CR_DMAEN) != 0U)
2000b0e0:	e00c      	b.n	2000b0fc <HAL_OSPI_Abort_IT+0xd4>
      }
      else
      {
        /* Update state */
        hospi->State = HAL_OSPI_STATE_READY;
2000b0e2:	687b      	ldr	r3, [r7, #4]
2000b0e4:	2202      	movs	r2, #2
2000b0e6:	651a      	str	r2, [r3, #80]	@ 0x50

        /* Abort callback */
#if defined (USE_HAL_OSPI_REGISTER_CALLBACKS) && (USE_HAL_OSPI_REGISTER_CALLBACKS == 1U)
        hospi->AbortCpltCallback(hospi);
#else
        HAL_OSPI_AbortCpltCallback(hospi);
2000b0e8:	6878      	ldr	r0, [r7, #4]
2000b0ea:	f7ff fece 	bl	2000ae8a <HAL_OSPI_AbortCpltCallback>
    if ((hospi->Instance->CR & OCTOSPI_CR_DMAEN) != 0U)
2000b0ee:	e005      	b.n	2000b0fc <HAL_OSPI_Abort_IT+0xd4>
      }
    }
  }
  else
  {
    status = HAL_ERROR;
2000b0f0:	2301      	movs	r3, #1
2000b0f2:	73fb      	strb	r3, [r7, #15]
    hospi->ErrorCode = HAL_OSPI_ERROR_INVALID_SEQUENCE;
2000b0f4:	687b      	ldr	r3, [r7, #4]
2000b0f6:	2210      	movs	r2, #16
2000b0f8:	655a      	str	r2, [r3, #84]	@ 0x54
2000b0fa:	e000      	b.n	2000b0fe <HAL_OSPI_Abort_IT+0xd6>
    if ((hospi->Instance->CR & OCTOSPI_CR_DMAEN) != 0U)
2000b0fc:	bf00      	nop
  }

  /* Return function status */
  return status;
2000b0fe:	7bfb      	ldrb	r3, [r7, #15]
}
2000b100:	4618      	mov	r0, r3
2000b102:	3710      	adds	r7, #16
2000b104:	46bd      	mov	sp, r7
2000b106:	bd80      	pop	{r7, pc}
2000b108:	2000bc9d 	.word	0x2000bc9d

2000b10c <HAL_OSPI_SetFifoThreshold>:
  * @param  hospi     : OSPI handle.
  * @param  Threshold : Threshold of the Fifo.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_OSPI_SetFifoThreshold(OSPI_HandleTypeDef *hospi, uint32_t Threshold)
{
2000b10c:	b480      	push	{r7}
2000b10e:	b085      	sub	sp, #20
2000b110:	af00      	add	r7, sp, #0
2000b112:	6078      	str	r0, [r7, #4]
2000b114:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
2000b116:	2300      	movs	r3, #0
2000b118:	73fb      	strb	r3, [r7, #15]

  /* Check the state */
  if ((hospi->State & OSPI_BUSY_STATE_MASK) == 0U)
2000b11a:	687b      	ldr	r3, [r7, #4]
2000b11c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
2000b11e:	f003 0308 	and.w	r3, r3, #8
2000b122:	2b00      	cmp	r3, #0
2000b124:	d110      	bne.n	2000b148 <HAL_OSPI_SetFifoThreshold+0x3c>
  {
    /* Synchronize initialization structure with the new fifo threshold value */
    hospi->Init.FifoThreshold = Threshold;
2000b126:	687b      	ldr	r3, [r7, #4]
2000b128:	683a      	ldr	r2, [r7, #0]
2000b12a:	605a      	str	r2, [r3, #4]

    /* Configure new fifo threshold */
    MODIFY_REG(hospi->Instance->CR, OCTOSPI_CR_FTHRES, ((hospi->Init.FifoThreshold - 1U) << OCTOSPI_CR_FTHRES_Pos));
2000b12c:	687b      	ldr	r3, [r7, #4]
2000b12e:	681b      	ldr	r3, [r3, #0]
2000b130:	681b      	ldr	r3, [r3, #0]
2000b132:	f423 517c 	bic.w	r1, r3, #16128	@ 0x3f00
2000b136:	687b      	ldr	r3, [r7, #4]
2000b138:	685b      	ldr	r3, [r3, #4]
2000b13a:	3b01      	subs	r3, #1
2000b13c:	021a      	lsls	r2, r3, #8
2000b13e:	687b      	ldr	r3, [r7, #4]
2000b140:	681b      	ldr	r3, [r3, #0]
2000b142:	430a      	orrs	r2, r1
2000b144:	601a      	str	r2, [r3, #0]
2000b146:	e004      	b.n	2000b152 <HAL_OSPI_SetFifoThreshold+0x46>

  }
  else
  {
    status = HAL_ERROR;
2000b148:	2301      	movs	r3, #1
2000b14a:	73fb      	strb	r3, [r7, #15]
    hospi->ErrorCode = HAL_OSPI_ERROR_INVALID_SEQUENCE;
2000b14c:	687b      	ldr	r3, [r7, #4]
2000b14e:	2210      	movs	r2, #16
2000b150:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /* Return function status */
  return status;
2000b152:	7bfb      	ldrb	r3, [r7, #15]
}
2000b154:	4618      	mov	r0, r3
2000b156:	3714      	adds	r7, #20
2000b158:	46bd      	mov	sp, r7
2000b15a:	f85d 7b04 	ldr.w	r7, [sp], #4
2000b15e:	4770      	bx	lr

2000b160 <HAL_OSPI_GetFifoThreshold>:
/** @brief  Get OSPI Fifo threshold.
  * @param  hospi : OSPI handle.
  * @retval Fifo threshold
  */
uint32_t HAL_OSPI_GetFifoThreshold(const OSPI_HandleTypeDef *hospi)
{
2000b160:	b480      	push	{r7}
2000b162:	b083      	sub	sp, #12
2000b164:	af00      	add	r7, sp, #0
2000b166:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(hospi->Instance->CR, OCTOSPI_CR_FTHRES) >> OCTOSPI_CR_FTHRES_Pos) + 1U);
2000b168:	687b      	ldr	r3, [r7, #4]
2000b16a:	681b      	ldr	r3, [r3, #0]
2000b16c:	681b      	ldr	r3, [r3, #0]
2000b16e:	0a1b      	lsrs	r3, r3, #8
2000b170:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
2000b174:	3301      	adds	r3, #1
}
2000b176:	4618      	mov	r0, r3
2000b178:	370c      	adds	r7, #12
2000b17a:	46bd      	mov	sp, r7
2000b17c:	f85d 7b04 	ldr.w	r7, [sp], #4
2000b180:	4770      	bx	lr

2000b182 <HAL_OSPI_SetTimeout>:
  * @param  hospi   : OSPI handle.
  * @param  Timeout : Timeout for the memory access.
  * @retval None
  */
HAL_StatusTypeDef HAL_OSPI_SetTimeout(OSPI_HandleTypeDef *hospi, uint32_t Timeout)
{
2000b182:	b480      	push	{r7}
2000b184:	b083      	sub	sp, #12
2000b186:	af00      	add	r7, sp, #0
2000b188:	6078      	str	r0, [r7, #4]
2000b18a:	6039      	str	r1, [r7, #0]
  hospi->Timeout = Timeout;
2000b18c:	687b      	ldr	r3, [r7, #4]
2000b18e:	683a      	ldr	r2, [r7, #0]
2000b190:	659a      	str	r2, [r3, #88]	@ 0x58
  return HAL_OK;
2000b192:	2300      	movs	r3, #0
}
2000b194:	4618      	mov	r0, r3
2000b196:	370c      	adds	r7, #12
2000b198:	46bd      	mov	sp, r7
2000b19a:	f85d 7b04 	ldr.w	r7, [sp], #4
2000b19e:	4770      	bx	lr

2000b1a0 <HAL_OSPI_GetError>:
  * @brief  Return the OSPI error code.
  * @param  hospi : OSPI handle
  * @retval OSPI Error Code
  */
uint32_t HAL_OSPI_GetError(const OSPI_HandleTypeDef *hospi)
{
2000b1a0:	b480      	push	{r7}
2000b1a2:	b083      	sub	sp, #12
2000b1a4:	af00      	add	r7, sp, #0
2000b1a6:	6078      	str	r0, [r7, #4]
  return hospi->ErrorCode;
2000b1a8:	687b      	ldr	r3, [r7, #4]
2000b1aa:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
}
2000b1ac:	4618      	mov	r0, r3
2000b1ae:	370c      	adds	r7, #12
2000b1b0:	46bd      	mov	sp, r7
2000b1b2:	f85d 7b04 	ldr.w	r7, [sp], #4
2000b1b6:	4770      	bx	lr

2000b1b8 <HAL_OSPI_GetState>:
  * @brief  Return the OSPI handle state.
  * @param  hospi : OSPI handle
  * @retval HAL state
  */
uint32_t HAL_OSPI_GetState(const OSPI_HandleTypeDef *hospi)
{
2000b1b8:	b480      	push	{r7}
2000b1ba:	b083      	sub	sp, #12
2000b1bc:	af00      	add	r7, sp, #0
2000b1be:	6078      	str	r0, [r7, #4]
  /* Return OSPI handle state */
  return hospi->State;
2000b1c0:	687b      	ldr	r3, [r7, #4]
2000b1c2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
}
2000b1c4:	4618      	mov	r0, r3
2000b1c6:	370c      	adds	r7, #12
2000b1c8:	46bd      	mov	sp, r7
2000b1ca:	f85d 7b04 	ldr.w	r7, [sp], #4
2000b1ce:	4770      	bx	lr

2000b1d0 <HAL_OSPIM_Config>:
  * @param  cfg     : Configuration of the IO Manager for the instance
  * @param  Timeout : Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_OSPIM_Config(OSPI_HandleTypeDef *hospi, OSPIM_CfgTypeDef *cfg, uint32_t Timeout)
{
2000b1d0:	b580      	push	{r7, lr}
2000b1d2:	b094      	sub	sp, #80	@ 0x50
2000b1d4:	af00      	add	r7, sp, #0
2000b1d6:	60f8      	str	r0, [r7, #12]
2000b1d8:	60b9      	str	r1, [r7, #8]
2000b1da:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
2000b1dc:	2300      	movs	r3, #0
2000b1de:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
  uint32_t instance;
  uint8_t index;
  uint8_t ospi_enabled = 0U;
2000b1e2:	2300      	movs	r3, #0
2000b1e4:	f887 3046 	strb.w	r3, [r7, #70]	@ 0x46
  assert_param(IS_OSPIM_DQS_PORT(cfg->DQSPort));
  assert_param(IS_OSPIM_PORT(cfg->NCSPort));
  assert_param(IS_OSPIM_IO_PORT(cfg->IOLowPort));
  assert_param(IS_OSPIM_IO_PORT(cfg->IOHighPort));

  if (hospi->Instance == (OCTOSPI_TypeDef *)OCTOSPI1)
2000b1e8:	68fb      	ldr	r3, [r7, #12]
2000b1ea:	681b      	ldr	r3, [r3, #0]
2000b1ec:	4a9d      	ldr	r2, [pc, #628]	@ (2000b464 <HAL_OSPIM_Config+0x294>)
2000b1ee:	4293      	cmp	r3, r2
2000b1f0:	d105      	bne.n	2000b1fe <HAL_OSPIM_Config+0x2e>
  {
    instance = 0U;
2000b1f2:	2300      	movs	r3, #0
2000b1f4:	64bb      	str	r3, [r7, #72]	@ 0x48
    other_instance = 1U;
2000b1f6:	2301      	movs	r3, #1
2000b1f8:	f887 3045 	strb.w	r3, [r7, #69]	@ 0x45
2000b1fc:	e004      	b.n	2000b208 <HAL_OSPIM_Config+0x38>
  }
  else
  {
    instance = 1U;
2000b1fe:	2301      	movs	r3, #1
2000b200:	64bb      	str	r3, [r7, #72]	@ 0x48
    other_instance = 0U;
2000b202:	2300      	movs	r3, #0
2000b204:	f887 3045 	strb.w	r3, [r7, #69]	@ 0x45
  }

  /**************** Get current configuration of the instances ****************/
  for (index = 0U; index < OSPI_NB_INSTANCE; index++)
2000b208:	2300      	movs	r3, #0
2000b20a:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
2000b20e:	e01d      	b.n	2000b24c <HAL_OSPIM_Config+0x7c>
  {
    if (OSPIM_GetConfig(index + 1U, &(IOM_cfg[index])) != HAL_OK)
2000b210:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
2000b214:	3301      	adds	r3, #1
2000b216:	b2d8      	uxtb	r0, r3
2000b218:	f897 2047 	ldrb.w	r2, [r7, #71]	@ 0x47
2000b21c:	f107 0114 	add.w	r1, r7, #20
2000b220:	4613      	mov	r3, r2
2000b222:	005b      	lsls	r3, r3, #1
2000b224:	4413      	add	r3, r2
2000b226:	00db      	lsls	r3, r3, #3
2000b228:	440b      	add	r3, r1
2000b22a:	4619      	mov	r1, r3
2000b22c:	f000 ff2c 	bl	2000c088 <OSPIM_GetConfig>
2000b230:	4603      	mov	r3, r0
2000b232:	2b00      	cmp	r3, #0
2000b234:	d005      	beq.n	2000b242 <HAL_OSPIM_Config+0x72>
    {
      status = HAL_ERROR;
2000b236:	2301      	movs	r3, #1
2000b238:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
      hospi->ErrorCode = HAL_OSPI_ERROR_INVALID_PARAM;
2000b23c:	68fb      	ldr	r3, [r7, #12]
2000b23e:	2208      	movs	r2, #8
2000b240:	655a      	str	r2, [r3, #84]	@ 0x54
  for (index = 0U; index < OSPI_NB_INSTANCE; index++)
2000b242:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
2000b246:	3301      	adds	r3, #1
2000b248:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
2000b24c:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
2000b250:	2b01      	cmp	r3, #1
2000b252:	d9dd      	bls.n	2000b210 <HAL_OSPIM_Config+0x40>
    }
  }

  if (status == HAL_OK)
2000b254:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
2000b258:	2b00      	cmp	r3, #0
2000b25a:	f040 84a2 	bne.w	2000bba2 <HAL_OSPIM_Config+0x9d2>
  {
    /********** Disable both OctoSPI to configure OctoSPI IO Manager **********/
    if ((OCTOSPI1->CR & OCTOSPI_CR_EN) != 0U)
2000b25e:	4b81      	ldr	r3, [pc, #516]	@ (2000b464 <HAL_OSPIM_Config+0x294>)
2000b260:	681b      	ldr	r3, [r3, #0]
2000b262:	f003 0301 	and.w	r3, r3, #1
2000b266:	2b00      	cmp	r3, #0
2000b268:	d00b      	beq.n	2000b282 <HAL_OSPIM_Config+0xb2>
    {
      CLEAR_BIT(OCTOSPI1->CR, OCTOSPI_CR_EN);
2000b26a:	4b7e      	ldr	r3, [pc, #504]	@ (2000b464 <HAL_OSPIM_Config+0x294>)
2000b26c:	681b      	ldr	r3, [r3, #0]
2000b26e:	4a7d      	ldr	r2, [pc, #500]	@ (2000b464 <HAL_OSPIM_Config+0x294>)
2000b270:	f023 0301 	bic.w	r3, r3, #1
2000b274:	6013      	str	r3, [r2, #0]
      ospi_enabled |= 0x1U;
2000b276:	f897 3046 	ldrb.w	r3, [r7, #70]	@ 0x46
2000b27a:	f043 0301 	orr.w	r3, r3, #1
2000b27e:	f887 3046 	strb.w	r3, [r7, #70]	@ 0x46
    }
    if ((OCTOSPI2->CR & OCTOSPI_CR_EN) != 0U)
2000b282:	4b79      	ldr	r3, [pc, #484]	@ (2000b468 <HAL_OSPIM_Config+0x298>)
2000b284:	681b      	ldr	r3, [r3, #0]
2000b286:	f003 0301 	and.w	r3, r3, #1
2000b28a:	2b00      	cmp	r3, #0
2000b28c:	d00b      	beq.n	2000b2a6 <HAL_OSPIM_Config+0xd6>
    {
      CLEAR_BIT(OCTOSPI2->CR, OCTOSPI_CR_EN);
2000b28e:	4b76      	ldr	r3, [pc, #472]	@ (2000b468 <HAL_OSPIM_Config+0x298>)
2000b290:	681b      	ldr	r3, [r3, #0]
2000b292:	4a75      	ldr	r2, [pc, #468]	@ (2000b468 <HAL_OSPIM_Config+0x298>)
2000b294:	f023 0301 	bic.w	r3, r3, #1
2000b298:	6013      	str	r3, [r2, #0]
      ospi_enabled |= 0x2U;
2000b29a:	f897 3046 	ldrb.w	r3, [r7, #70]	@ 0x46
2000b29e:	f043 0302 	orr.w	r3, r3, #2
2000b2a2:	f887 3046 	strb.w	r3, [r7, #70]	@ 0x46
    }

    /***************** Deactivation of previous configuration *****************/
    CLEAR_BIT(OCTOSPIM->PCR[(IOM_cfg[instance].NCSPort - 1U)], OCTOSPIM_PCR_NCSEN);
2000b2a6:	4971      	ldr	r1, [pc, #452]	@ (2000b46c <HAL_OSPIM_Config+0x29c>)
2000b2a8:	6cba      	ldr	r2, [r7, #72]	@ 0x48
2000b2aa:	4613      	mov	r3, r2
2000b2ac:	005b      	lsls	r3, r3, #1
2000b2ae:	4413      	add	r3, r2
2000b2b0:	00db      	lsls	r3, r3, #3
2000b2b2:	3350      	adds	r3, #80	@ 0x50
2000b2b4:	443b      	add	r3, r7
2000b2b6:	3b34      	subs	r3, #52	@ 0x34
2000b2b8:	681b      	ldr	r3, [r3, #0]
2000b2ba:	3b01      	subs	r3, #1
2000b2bc:	009b      	lsls	r3, r3, #2
2000b2be:	440b      	add	r3, r1
2000b2c0:	6859      	ldr	r1, [r3, #4]
2000b2c2:	486a      	ldr	r0, [pc, #424]	@ (2000b46c <HAL_OSPIM_Config+0x29c>)
2000b2c4:	6cba      	ldr	r2, [r7, #72]	@ 0x48
2000b2c6:	4613      	mov	r3, r2
2000b2c8:	005b      	lsls	r3, r3, #1
2000b2ca:	4413      	add	r3, r2
2000b2cc:	00db      	lsls	r3, r3, #3
2000b2ce:	3350      	adds	r3, #80	@ 0x50
2000b2d0:	443b      	add	r3, r7
2000b2d2:	3b34      	subs	r3, #52	@ 0x34
2000b2d4:	681b      	ldr	r3, [r3, #0]
2000b2d6:	3b01      	subs	r3, #1
2000b2d8:	f421 7280 	bic.w	r2, r1, #256	@ 0x100
2000b2dc:	009b      	lsls	r3, r3, #2
2000b2de:	4403      	add	r3, r0
2000b2e0:	605a      	str	r2, [r3, #4]
    if ((OCTOSPIM->CR & OCTOSPIM_CR_MUXEN) != 0U)
2000b2e2:	4b62      	ldr	r3, [pc, #392]	@ (2000b46c <HAL_OSPIM_Config+0x29c>)
2000b2e4:	681b      	ldr	r3, [r3, #0]
2000b2e6:	f003 0301 	and.w	r3, r3, #1
2000b2ea:	2b00      	cmp	r3, #0
2000b2ec:	f000 80c0 	beq.w	2000b470 <HAL_OSPIM_Config+0x2a0>
    {
      /* De-multiplexing should be performed */
      CLEAR_BIT(OCTOSPIM->CR, OCTOSPIM_CR_MUXEN);
2000b2f0:	4b5e      	ldr	r3, [pc, #376]	@ (2000b46c <HAL_OSPIM_Config+0x29c>)
2000b2f2:	681b      	ldr	r3, [r3, #0]
2000b2f4:	4a5d      	ldr	r2, [pc, #372]	@ (2000b46c <HAL_OSPIM_Config+0x29c>)
2000b2f6:	f023 0301 	bic.w	r3, r3, #1
2000b2fa:	6013      	str	r3, [r2, #0]

      if (other_instance == 1U)
2000b2fc:	f897 3045 	ldrb.w	r3, [r7, #69]	@ 0x45
2000b300:	2b01      	cmp	r3, #1
2000b302:	f040 8162 	bne.w	2000b5ca <HAL_OSPIM_Config+0x3fa>
      {
        SET_BIT(OCTOSPIM->PCR[(IOM_cfg[other_instance].ClkPort - 1U)], OCTOSPIM_PCR_CLKSRC);
2000b306:	4959      	ldr	r1, [pc, #356]	@ (2000b46c <HAL_OSPIM_Config+0x29c>)
2000b308:	f897 2045 	ldrb.w	r2, [r7, #69]	@ 0x45
2000b30c:	4613      	mov	r3, r2
2000b30e:	005b      	lsls	r3, r3, #1
2000b310:	4413      	add	r3, r2
2000b312:	00db      	lsls	r3, r3, #3
2000b314:	3350      	adds	r3, #80	@ 0x50
2000b316:	443b      	add	r3, r7
2000b318:	3b3c      	subs	r3, #60	@ 0x3c
2000b31a:	681b      	ldr	r3, [r3, #0]
2000b31c:	3b01      	subs	r3, #1
2000b31e:	009b      	lsls	r3, r3, #2
2000b320:	440b      	add	r3, r1
2000b322:	6859      	ldr	r1, [r3, #4]
2000b324:	4851      	ldr	r0, [pc, #324]	@ (2000b46c <HAL_OSPIM_Config+0x29c>)
2000b326:	f897 2045 	ldrb.w	r2, [r7, #69]	@ 0x45
2000b32a:	4613      	mov	r3, r2
2000b32c:	005b      	lsls	r3, r3, #1
2000b32e:	4413      	add	r3, r2
2000b330:	00db      	lsls	r3, r3, #3
2000b332:	3350      	adds	r3, #80	@ 0x50
2000b334:	443b      	add	r3, r7
2000b336:	3b3c      	subs	r3, #60	@ 0x3c
2000b338:	681b      	ldr	r3, [r3, #0]
2000b33a:	3b01      	subs	r3, #1
2000b33c:	f041 0202 	orr.w	r2, r1, #2
2000b340:	009b      	lsls	r3, r3, #2
2000b342:	4403      	add	r3, r0
2000b344:	605a      	str	r2, [r3, #4]
        if (IOM_cfg[other_instance].DQSPort != 0U)
2000b346:	f897 2045 	ldrb.w	r2, [r7, #69]	@ 0x45
2000b34a:	4613      	mov	r3, r2
2000b34c:	005b      	lsls	r3, r3, #1
2000b34e:	4413      	add	r3, r2
2000b350:	00db      	lsls	r3, r3, #3
2000b352:	3350      	adds	r3, #80	@ 0x50
2000b354:	443b      	add	r3, r7
2000b356:	3b38      	subs	r3, #56	@ 0x38
2000b358:	681b      	ldr	r3, [r3, #0]
2000b35a:	2b00      	cmp	r3, #0
2000b35c:	d01f      	beq.n	2000b39e <HAL_OSPIM_Config+0x1ce>
        {
          SET_BIT(OCTOSPIM->PCR[(IOM_cfg[other_instance].DQSPort - 1U)], OCTOSPIM_PCR_DQSSRC);
2000b35e:	4943      	ldr	r1, [pc, #268]	@ (2000b46c <HAL_OSPIM_Config+0x29c>)
2000b360:	f897 2045 	ldrb.w	r2, [r7, #69]	@ 0x45
2000b364:	4613      	mov	r3, r2
2000b366:	005b      	lsls	r3, r3, #1
2000b368:	4413      	add	r3, r2
2000b36a:	00db      	lsls	r3, r3, #3
2000b36c:	3350      	adds	r3, #80	@ 0x50
2000b36e:	443b      	add	r3, r7
2000b370:	3b38      	subs	r3, #56	@ 0x38
2000b372:	681b      	ldr	r3, [r3, #0]
2000b374:	3b01      	subs	r3, #1
2000b376:	009b      	lsls	r3, r3, #2
2000b378:	440b      	add	r3, r1
2000b37a:	6859      	ldr	r1, [r3, #4]
2000b37c:	483b      	ldr	r0, [pc, #236]	@ (2000b46c <HAL_OSPIM_Config+0x29c>)
2000b37e:	f897 2045 	ldrb.w	r2, [r7, #69]	@ 0x45
2000b382:	4613      	mov	r3, r2
2000b384:	005b      	lsls	r3, r3, #1
2000b386:	4413      	add	r3, r2
2000b388:	00db      	lsls	r3, r3, #3
2000b38a:	3350      	adds	r3, #80	@ 0x50
2000b38c:	443b      	add	r3, r7
2000b38e:	3b38      	subs	r3, #56	@ 0x38
2000b390:	681b      	ldr	r3, [r3, #0]
2000b392:	3b01      	subs	r3, #1
2000b394:	f041 0220 	orr.w	r2, r1, #32
2000b398:	009b      	lsls	r3, r3, #2
2000b39a:	4403      	add	r3, r0
2000b39c:	605a      	str	r2, [r3, #4]
        }
        if (IOM_cfg[other_instance].IOLowPort != HAL_OSPIM_IOPORT_NONE)
2000b39e:	f897 2045 	ldrb.w	r2, [r7, #69]	@ 0x45
2000b3a2:	4613      	mov	r3, r2
2000b3a4:	005b      	lsls	r3, r3, #1
2000b3a6:	4413      	add	r3, r2
2000b3a8:	00db      	lsls	r3, r3, #3
2000b3aa:	3350      	adds	r3, #80	@ 0x50
2000b3ac:	443b      	add	r3, r7
2000b3ae:	3b30      	subs	r3, #48	@ 0x30
2000b3b0:	681b      	ldr	r3, [r3, #0]
2000b3b2:	2b00      	cmp	r3, #0
2000b3b4:	d023      	beq.n	2000b3fe <HAL_OSPIM_Config+0x22e>
        {
          SET_BIT(OCTOSPIM->PCR[((IOM_cfg[other_instance].IOLowPort - 1U)& OSPI_IOM_PORT_MASK)], \
2000b3b6:	492d      	ldr	r1, [pc, #180]	@ (2000b46c <HAL_OSPIM_Config+0x29c>)
2000b3b8:	f897 2045 	ldrb.w	r2, [r7, #69]	@ 0x45
2000b3bc:	4613      	mov	r3, r2
2000b3be:	005b      	lsls	r3, r3, #1
2000b3c0:	4413      	add	r3, r2
2000b3c2:	00db      	lsls	r3, r3, #3
2000b3c4:	3350      	adds	r3, #80	@ 0x50
2000b3c6:	443b      	add	r3, r7
2000b3c8:	3b30      	subs	r3, #48	@ 0x30
2000b3ca:	681b      	ldr	r3, [r3, #0]
2000b3cc:	3b01      	subs	r3, #1
2000b3ce:	f003 0301 	and.w	r3, r3, #1
2000b3d2:	009b      	lsls	r3, r3, #2
2000b3d4:	440b      	add	r3, r1
2000b3d6:	6859      	ldr	r1, [r3, #4]
2000b3d8:	4824      	ldr	r0, [pc, #144]	@ (2000b46c <HAL_OSPIM_Config+0x29c>)
2000b3da:	f897 2045 	ldrb.w	r2, [r7, #69]	@ 0x45
2000b3de:	4613      	mov	r3, r2
2000b3e0:	005b      	lsls	r3, r3, #1
2000b3e2:	4413      	add	r3, r2
2000b3e4:	00db      	lsls	r3, r3, #3
2000b3e6:	3350      	adds	r3, #80	@ 0x50
2000b3e8:	443b      	add	r3, r7
2000b3ea:	3b30      	subs	r3, #48	@ 0x30
2000b3ec:	681b      	ldr	r3, [r3, #0]
2000b3ee:	3b01      	subs	r3, #1
2000b3f0:	f003 0301 	and.w	r3, r3, #1
2000b3f4:	f441 2280 	orr.w	r2, r1, #262144	@ 0x40000
2000b3f8:	009b      	lsls	r3, r3, #2
2000b3fa:	4403      	add	r3, r0
2000b3fc:	605a      	str	r2, [r3, #4]
                  OCTOSPIM_PCR_IOLSRC_1);
        }
        if (IOM_cfg[other_instance].IOHighPort != HAL_OSPIM_IOPORT_NONE)
2000b3fe:	f897 2045 	ldrb.w	r2, [r7, #69]	@ 0x45
2000b402:	4613      	mov	r3, r2
2000b404:	005b      	lsls	r3, r3, #1
2000b406:	4413      	add	r3, r2
2000b408:	00db      	lsls	r3, r3, #3
2000b40a:	3350      	adds	r3, #80	@ 0x50
2000b40c:	443b      	add	r3, r7
2000b40e:	3b2c      	subs	r3, #44	@ 0x2c
2000b410:	681b      	ldr	r3, [r3, #0]
2000b412:	2b00      	cmp	r3, #0
2000b414:	f000 80d9 	beq.w	2000b5ca <HAL_OSPIM_Config+0x3fa>
        {
          SET_BIT(OCTOSPIM->PCR[((IOM_cfg[other_instance].IOHighPort - 1U)& OSPI_IOM_PORT_MASK)], \
2000b418:	4914      	ldr	r1, [pc, #80]	@ (2000b46c <HAL_OSPIM_Config+0x29c>)
2000b41a:	f897 2045 	ldrb.w	r2, [r7, #69]	@ 0x45
2000b41e:	4613      	mov	r3, r2
2000b420:	005b      	lsls	r3, r3, #1
2000b422:	4413      	add	r3, r2
2000b424:	00db      	lsls	r3, r3, #3
2000b426:	3350      	adds	r3, #80	@ 0x50
2000b428:	443b      	add	r3, r7
2000b42a:	3b2c      	subs	r3, #44	@ 0x2c
2000b42c:	681b      	ldr	r3, [r3, #0]
2000b42e:	3b01      	subs	r3, #1
2000b430:	f003 0301 	and.w	r3, r3, #1
2000b434:	009b      	lsls	r3, r3, #2
2000b436:	440b      	add	r3, r1
2000b438:	6859      	ldr	r1, [r3, #4]
2000b43a:	480c      	ldr	r0, [pc, #48]	@ (2000b46c <HAL_OSPIM_Config+0x29c>)
2000b43c:	f897 2045 	ldrb.w	r2, [r7, #69]	@ 0x45
2000b440:	4613      	mov	r3, r2
2000b442:	005b      	lsls	r3, r3, #1
2000b444:	4413      	add	r3, r2
2000b446:	00db      	lsls	r3, r3, #3
2000b448:	3350      	adds	r3, #80	@ 0x50
2000b44a:	443b      	add	r3, r7
2000b44c:	3b2c      	subs	r3, #44	@ 0x2c
2000b44e:	681b      	ldr	r3, [r3, #0]
2000b450:	3b01      	subs	r3, #1
2000b452:	f003 0301 	and.w	r3, r3, #1
2000b456:	f041 6280 	orr.w	r2, r1, #67108864	@ 0x4000000
2000b45a:	009b      	lsls	r3, r3, #2
2000b45c:	4403      	add	r3, r0
2000b45e:	605a      	str	r2, [r3, #4]
2000b460:	e0b3      	b.n	2000b5ca <HAL_OSPIM_Config+0x3fa>
2000b462:	bf00      	nop
2000b464:	420d1400 	.word	0x420d1400
2000b468:	420d2400 	.word	0x420d2400
2000b46c:	420c4000 	.word	0x420c4000
        }
      }
    }
    else
    {
      if (IOM_cfg[instance].ClkPort != 0U)
2000b470:	6cba      	ldr	r2, [r7, #72]	@ 0x48
2000b472:	4613      	mov	r3, r2
2000b474:	005b      	lsls	r3, r3, #1
2000b476:	4413      	add	r3, r2
2000b478:	00db      	lsls	r3, r3, #3
2000b47a:	3350      	adds	r3, #80	@ 0x50
2000b47c:	443b      	add	r3, r7
2000b47e:	3b3c      	subs	r3, #60	@ 0x3c
2000b480:	681b      	ldr	r3, [r3, #0]
2000b482:	2b00      	cmp	r3, #0
2000b484:	f000 80a1 	beq.w	2000b5ca <HAL_OSPIM_Config+0x3fa>
      {
        CLEAR_BIT(OCTOSPIM->PCR[(IOM_cfg[instance].ClkPort - 1U)], OCTOSPIM_PCR_CLKEN);
2000b488:	4995      	ldr	r1, [pc, #596]	@ (2000b6e0 <HAL_OSPIM_Config+0x510>)
2000b48a:	6cba      	ldr	r2, [r7, #72]	@ 0x48
2000b48c:	4613      	mov	r3, r2
2000b48e:	005b      	lsls	r3, r3, #1
2000b490:	4413      	add	r3, r2
2000b492:	00db      	lsls	r3, r3, #3
2000b494:	3350      	adds	r3, #80	@ 0x50
2000b496:	443b      	add	r3, r7
2000b498:	3b3c      	subs	r3, #60	@ 0x3c
2000b49a:	681b      	ldr	r3, [r3, #0]
2000b49c:	3b01      	subs	r3, #1
2000b49e:	009b      	lsls	r3, r3, #2
2000b4a0:	440b      	add	r3, r1
2000b4a2:	6859      	ldr	r1, [r3, #4]
2000b4a4:	488e      	ldr	r0, [pc, #568]	@ (2000b6e0 <HAL_OSPIM_Config+0x510>)
2000b4a6:	6cba      	ldr	r2, [r7, #72]	@ 0x48
2000b4a8:	4613      	mov	r3, r2
2000b4aa:	005b      	lsls	r3, r3, #1
2000b4ac:	4413      	add	r3, r2
2000b4ae:	00db      	lsls	r3, r3, #3
2000b4b0:	3350      	adds	r3, #80	@ 0x50
2000b4b2:	443b      	add	r3, r7
2000b4b4:	3b3c      	subs	r3, #60	@ 0x3c
2000b4b6:	681b      	ldr	r3, [r3, #0]
2000b4b8:	3b01      	subs	r3, #1
2000b4ba:	f021 0201 	bic.w	r2, r1, #1
2000b4be:	009b      	lsls	r3, r3, #2
2000b4c0:	4403      	add	r3, r0
2000b4c2:	605a      	str	r2, [r3, #4]
        if (IOM_cfg[instance].DQSPort != 0U)
2000b4c4:	6cba      	ldr	r2, [r7, #72]	@ 0x48
2000b4c6:	4613      	mov	r3, r2
2000b4c8:	005b      	lsls	r3, r3, #1
2000b4ca:	4413      	add	r3, r2
2000b4cc:	00db      	lsls	r3, r3, #3
2000b4ce:	3350      	adds	r3, #80	@ 0x50
2000b4d0:	443b      	add	r3, r7
2000b4d2:	3b38      	subs	r3, #56	@ 0x38
2000b4d4:	681b      	ldr	r3, [r3, #0]
2000b4d6:	2b00      	cmp	r3, #0
2000b4d8:	d01d      	beq.n	2000b516 <HAL_OSPIM_Config+0x346>
        {
          CLEAR_BIT(OCTOSPIM->PCR[(IOM_cfg[instance].DQSPort - 1U)], OCTOSPIM_PCR_DQSEN);
2000b4da:	4981      	ldr	r1, [pc, #516]	@ (2000b6e0 <HAL_OSPIM_Config+0x510>)
2000b4dc:	6cba      	ldr	r2, [r7, #72]	@ 0x48
2000b4de:	4613      	mov	r3, r2
2000b4e0:	005b      	lsls	r3, r3, #1
2000b4e2:	4413      	add	r3, r2
2000b4e4:	00db      	lsls	r3, r3, #3
2000b4e6:	3350      	adds	r3, #80	@ 0x50
2000b4e8:	443b      	add	r3, r7
2000b4ea:	3b38      	subs	r3, #56	@ 0x38
2000b4ec:	681b      	ldr	r3, [r3, #0]
2000b4ee:	3b01      	subs	r3, #1
2000b4f0:	009b      	lsls	r3, r3, #2
2000b4f2:	440b      	add	r3, r1
2000b4f4:	6859      	ldr	r1, [r3, #4]
2000b4f6:	487a      	ldr	r0, [pc, #488]	@ (2000b6e0 <HAL_OSPIM_Config+0x510>)
2000b4f8:	6cba      	ldr	r2, [r7, #72]	@ 0x48
2000b4fa:	4613      	mov	r3, r2
2000b4fc:	005b      	lsls	r3, r3, #1
2000b4fe:	4413      	add	r3, r2
2000b500:	00db      	lsls	r3, r3, #3
2000b502:	3350      	adds	r3, #80	@ 0x50
2000b504:	443b      	add	r3, r7
2000b506:	3b38      	subs	r3, #56	@ 0x38
2000b508:	681b      	ldr	r3, [r3, #0]
2000b50a:	3b01      	subs	r3, #1
2000b50c:	f021 0210 	bic.w	r2, r1, #16
2000b510:	009b      	lsls	r3, r3, #2
2000b512:	4403      	add	r3, r0
2000b514:	605a      	str	r2, [r3, #4]
        }
        if (IOM_cfg[instance].IOLowPort != HAL_OSPIM_IOPORT_NONE)
2000b516:	6cba      	ldr	r2, [r7, #72]	@ 0x48
2000b518:	4613      	mov	r3, r2
2000b51a:	005b      	lsls	r3, r3, #1
2000b51c:	4413      	add	r3, r2
2000b51e:	00db      	lsls	r3, r3, #3
2000b520:	3350      	adds	r3, #80	@ 0x50
2000b522:	443b      	add	r3, r7
2000b524:	3b30      	subs	r3, #48	@ 0x30
2000b526:	681b      	ldr	r3, [r3, #0]
2000b528:	2b00      	cmp	r3, #0
2000b52a:	d021      	beq.n	2000b570 <HAL_OSPIM_Config+0x3a0>
        {
          CLEAR_BIT(OCTOSPIM->PCR[((IOM_cfg[instance].IOLowPort - 1U)& OSPI_IOM_PORT_MASK)], OCTOSPIM_PCR_IOLEN);
2000b52c:	496c      	ldr	r1, [pc, #432]	@ (2000b6e0 <HAL_OSPIM_Config+0x510>)
2000b52e:	6cba      	ldr	r2, [r7, #72]	@ 0x48
2000b530:	4613      	mov	r3, r2
2000b532:	005b      	lsls	r3, r3, #1
2000b534:	4413      	add	r3, r2
2000b536:	00db      	lsls	r3, r3, #3
2000b538:	3350      	adds	r3, #80	@ 0x50
2000b53a:	443b      	add	r3, r7
2000b53c:	3b30      	subs	r3, #48	@ 0x30
2000b53e:	681b      	ldr	r3, [r3, #0]
2000b540:	3b01      	subs	r3, #1
2000b542:	f003 0301 	and.w	r3, r3, #1
2000b546:	009b      	lsls	r3, r3, #2
2000b548:	440b      	add	r3, r1
2000b54a:	6859      	ldr	r1, [r3, #4]
2000b54c:	4864      	ldr	r0, [pc, #400]	@ (2000b6e0 <HAL_OSPIM_Config+0x510>)
2000b54e:	6cba      	ldr	r2, [r7, #72]	@ 0x48
2000b550:	4613      	mov	r3, r2
2000b552:	005b      	lsls	r3, r3, #1
2000b554:	4413      	add	r3, r2
2000b556:	00db      	lsls	r3, r3, #3
2000b558:	3350      	adds	r3, #80	@ 0x50
2000b55a:	443b      	add	r3, r7
2000b55c:	3b30      	subs	r3, #48	@ 0x30
2000b55e:	681b      	ldr	r3, [r3, #0]
2000b560:	3b01      	subs	r3, #1
2000b562:	f003 0301 	and.w	r3, r3, #1
2000b566:	f421 3280 	bic.w	r2, r1, #65536	@ 0x10000
2000b56a:	009b      	lsls	r3, r3, #2
2000b56c:	4403      	add	r3, r0
2000b56e:	605a      	str	r2, [r3, #4]
        }
        if (IOM_cfg[instance].IOHighPort != HAL_OSPIM_IOPORT_NONE)
2000b570:	6cba      	ldr	r2, [r7, #72]	@ 0x48
2000b572:	4613      	mov	r3, r2
2000b574:	005b      	lsls	r3, r3, #1
2000b576:	4413      	add	r3, r2
2000b578:	00db      	lsls	r3, r3, #3
2000b57a:	3350      	adds	r3, #80	@ 0x50
2000b57c:	443b      	add	r3, r7
2000b57e:	3b2c      	subs	r3, #44	@ 0x2c
2000b580:	681b      	ldr	r3, [r3, #0]
2000b582:	2b00      	cmp	r3, #0
2000b584:	d021      	beq.n	2000b5ca <HAL_OSPIM_Config+0x3fa>
        {
          CLEAR_BIT(OCTOSPIM->PCR[((IOM_cfg[instance].IOHighPort - 1U)& OSPI_IOM_PORT_MASK)], OCTOSPIM_PCR_IOHEN);
2000b586:	4956      	ldr	r1, [pc, #344]	@ (2000b6e0 <HAL_OSPIM_Config+0x510>)
2000b588:	6cba      	ldr	r2, [r7, #72]	@ 0x48
2000b58a:	4613      	mov	r3, r2
2000b58c:	005b      	lsls	r3, r3, #1
2000b58e:	4413      	add	r3, r2
2000b590:	00db      	lsls	r3, r3, #3
2000b592:	3350      	adds	r3, #80	@ 0x50
2000b594:	443b      	add	r3, r7
2000b596:	3b2c      	subs	r3, #44	@ 0x2c
2000b598:	681b      	ldr	r3, [r3, #0]
2000b59a:	3b01      	subs	r3, #1
2000b59c:	f003 0301 	and.w	r3, r3, #1
2000b5a0:	009b      	lsls	r3, r3, #2
2000b5a2:	440b      	add	r3, r1
2000b5a4:	6859      	ldr	r1, [r3, #4]
2000b5a6:	484e      	ldr	r0, [pc, #312]	@ (2000b6e0 <HAL_OSPIM_Config+0x510>)
2000b5a8:	6cba      	ldr	r2, [r7, #72]	@ 0x48
2000b5aa:	4613      	mov	r3, r2
2000b5ac:	005b      	lsls	r3, r3, #1
2000b5ae:	4413      	add	r3, r2
2000b5b0:	00db      	lsls	r3, r3, #3
2000b5b2:	3350      	adds	r3, #80	@ 0x50
2000b5b4:	443b      	add	r3, r7
2000b5b6:	3b2c      	subs	r3, #44	@ 0x2c
2000b5b8:	681b      	ldr	r3, [r3, #0]
2000b5ba:	3b01      	subs	r3, #1
2000b5bc:	f003 0301 	and.w	r3, r3, #1
2000b5c0:	f021 7280 	bic.w	r2, r1, #16777216	@ 0x1000000
2000b5c4:	009b      	lsls	r3, r3, #2
2000b5c6:	4403      	add	r3, r0
2000b5c8:	605a      	str	r2, [r3, #4]
        }
      }
    }

    /********************* Deactivation of other instance *********************/
    if ((cfg->ClkPort == IOM_cfg[other_instance].ClkPort) || (cfg->NCSPort == IOM_cfg[other_instance].NCSPort) ||
2000b5ca:	68bb      	ldr	r3, [r7, #8]
2000b5cc:	6819      	ldr	r1, [r3, #0]
2000b5ce:	f897 2045 	ldrb.w	r2, [r7, #69]	@ 0x45
2000b5d2:	4613      	mov	r3, r2
2000b5d4:	005b      	lsls	r3, r3, #1
2000b5d6:	4413      	add	r3, r2
2000b5d8:	00db      	lsls	r3, r3, #3
2000b5da:	3350      	adds	r3, #80	@ 0x50
2000b5dc:	443b      	add	r3, r7
2000b5de:	3b3c      	subs	r3, #60	@ 0x3c
2000b5e0:	681b      	ldr	r3, [r3, #0]
2000b5e2:	4299      	cmp	r1, r3
2000b5e4:	d03c      	beq.n	2000b660 <HAL_OSPIM_Config+0x490>
2000b5e6:	68bb      	ldr	r3, [r7, #8]
2000b5e8:	6899      	ldr	r1, [r3, #8]
2000b5ea:	f897 2045 	ldrb.w	r2, [r7, #69]	@ 0x45
2000b5ee:	4613      	mov	r3, r2
2000b5f0:	005b      	lsls	r3, r3, #1
2000b5f2:	4413      	add	r3, r2
2000b5f4:	00db      	lsls	r3, r3, #3
2000b5f6:	3350      	adds	r3, #80	@ 0x50
2000b5f8:	443b      	add	r3, r7
2000b5fa:	3b34      	subs	r3, #52	@ 0x34
2000b5fc:	681b      	ldr	r3, [r3, #0]
2000b5fe:	4299      	cmp	r1, r3
2000b600:	d02e      	beq.n	2000b660 <HAL_OSPIM_Config+0x490>
        ((cfg->DQSPort == IOM_cfg[other_instance].DQSPort) && (cfg->DQSPort != 0U)) ||
2000b602:	68bb      	ldr	r3, [r7, #8]
2000b604:	6859      	ldr	r1, [r3, #4]
2000b606:	f897 2045 	ldrb.w	r2, [r7, #69]	@ 0x45
2000b60a:	4613      	mov	r3, r2
2000b60c:	005b      	lsls	r3, r3, #1
2000b60e:	4413      	add	r3, r2
2000b610:	00db      	lsls	r3, r3, #3
2000b612:	3350      	adds	r3, #80	@ 0x50
2000b614:	443b      	add	r3, r7
2000b616:	3b38      	subs	r3, #56	@ 0x38
2000b618:	681b      	ldr	r3, [r3, #0]
    if ((cfg->ClkPort == IOM_cfg[other_instance].ClkPort) || (cfg->NCSPort == IOM_cfg[other_instance].NCSPort) ||
2000b61a:	4299      	cmp	r1, r3
2000b61c:	d103      	bne.n	2000b626 <HAL_OSPIM_Config+0x456>
        ((cfg->DQSPort == IOM_cfg[other_instance].DQSPort) && (cfg->DQSPort != 0U)) ||
2000b61e:	68bb      	ldr	r3, [r7, #8]
2000b620:	685b      	ldr	r3, [r3, #4]
2000b622:	2b00      	cmp	r3, #0
2000b624:	d11c      	bne.n	2000b660 <HAL_OSPIM_Config+0x490>
        (cfg->IOLowPort == IOM_cfg[other_instance].IOLowPort) ||
2000b626:	68bb      	ldr	r3, [r7, #8]
2000b628:	68d9      	ldr	r1, [r3, #12]
2000b62a:	f897 2045 	ldrb.w	r2, [r7, #69]	@ 0x45
2000b62e:	4613      	mov	r3, r2
2000b630:	005b      	lsls	r3, r3, #1
2000b632:	4413      	add	r3, r2
2000b634:	00db      	lsls	r3, r3, #3
2000b636:	3350      	adds	r3, #80	@ 0x50
2000b638:	443b      	add	r3, r7
2000b63a:	3b30      	subs	r3, #48	@ 0x30
2000b63c:	681b      	ldr	r3, [r3, #0]
        ((cfg->DQSPort == IOM_cfg[other_instance].DQSPort) && (cfg->DQSPort != 0U)) ||
2000b63e:	4299      	cmp	r1, r3
2000b640:	d00e      	beq.n	2000b660 <HAL_OSPIM_Config+0x490>
        (cfg->IOHighPort == IOM_cfg[other_instance].IOHighPort))
2000b642:	68bb      	ldr	r3, [r7, #8]
2000b644:	6919      	ldr	r1, [r3, #16]
2000b646:	f897 2045 	ldrb.w	r2, [r7, #69]	@ 0x45
2000b64a:	4613      	mov	r3, r2
2000b64c:	005b      	lsls	r3, r3, #1
2000b64e:	4413      	add	r3, r2
2000b650:	00db      	lsls	r3, r3, #3
2000b652:	3350      	adds	r3, #80	@ 0x50
2000b654:	443b      	add	r3, r7
2000b656:	3b2c      	subs	r3, #44	@ 0x2c
2000b658:	681b      	ldr	r3, [r3, #0]
        (cfg->IOLowPort == IOM_cfg[other_instance].IOLowPort) ||
2000b65a:	4299      	cmp	r1, r3
2000b65c:	f040 810e 	bne.w	2000b87c <HAL_OSPIM_Config+0x6ac>
    {
      if ((cfg->ClkPort   == IOM_cfg[other_instance].ClkPort)   &&
2000b660:	68bb      	ldr	r3, [r7, #8]
2000b662:	6819      	ldr	r1, [r3, #0]
2000b664:	f897 2045 	ldrb.w	r2, [r7, #69]	@ 0x45
2000b668:	4613      	mov	r3, r2
2000b66a:	005b      	lsls	r3, r3, #1
2000b66c:	4413      	add	r3, r2
2000b66e:	00db      	lsls	r3, r3, #3
2000b670:	3350      	adds	r3, #80	@ 0x50
2000b672:	443b      	add	r3, r7
2000b674:	3b3c      	subs	r3, #60	@ 0x3c
2000b676:	681b      	ldr	r3, [r3, #0]
2000b678:	4299      	cmp	r1, r3
2000b67a:	d133      	bne.n	2000b6e4 <HAL_OSPIM_Config+0x514>
          (cfg->DQSPort    == IOM_cfg[other_instance].DQSPort)  &&
2000b67c:	68bb      	ldr	r3, [r7, #8]
2000b67e:	6859      	ldr	r1, [r3, #4]
2000b680:	f897 2045 	ldrb.w	r2, [r7, #69]	@ 0x45
2000b684:	4613      	mov	r3, r2
2000b686:	005b      	lsls	r3, r3, #1
2000b688:	4413      	add	r3, r2
2000b68a:	00db      	lsls	r3, r3, #3
2000b68c:	3350      	adds	r3, #80	@ 0x50
2000b68e:	443b      	add	r3, r7
2000b690:	3b38      	subs	r3, #56	@ 0x38
2000b692:	681b      	ldr	r3, [r3, #0]
      if ((cfg->ClkPort   == IOM_cfg[other_instance].ClkPort)   &&
2000b694:	4299      	cmp	r1, r3
2000b696:	d125      	bne.n	2000b6e4 <HAL_OSPIM_Config+0x514>
          (cfg->IOLowPort == IOM_cfg[other_instance].IOLowPort) &&
2000b698:	68bb      	ldr	r3, [r7, #8]
2000b69a:	68d9      	ldr	r1, [r3, #12]
2000b69c:	f897 2045 	ldrb.w	r2, [r7, #69]	@ 0x45
2000b6a0:	4613      	mov	r3, r2
2000b6a2:	005b      	lsls	r3, r3, #1
2000b6a4:	4413      	add	r3, r2
2000b6a6:	00db      	lsls	r3, r3, #3
2000b6a8:	3350      	adds	r3, #80	@ 0x50
2000b6aa:	443b      	add	r3, r7
2000b6ac:	3b30      	subs	r3, #48	@ 0x30
2000b6ae:	681b      	ldr	r3, [r3, #0]
          (cfg->DQSPort    == IOM_cfg[other_instance].DQSPort)  &&
2000b6b0:	4299      	cmp	r1, r3
2000b6b2:	d117      	bne.n	2000b6e4 <HAL_OSPIM_Config+0x514>
          (cfg->IOHighPort == IOM_cfg[other_instance].IOHighPort))
2000b6b4:	68bb      	ldr	r3, [r7, #8]
2000b6b6:	6919      	ldr	r1, [r3, #16]
2000b6b8:	f897 2045 	ldrb.w	r2, [r7, #69]	@ 0x45
2000b6bc:	4613      	mov	r3, r2
2000b6be:	005b      	lsls	r3, r3, #1
2000b6c0:	4413      	add	r3, r2
2000b6c2:	00db      	lsls	r3, r3, #3
2000b6c4:	3350      	adds	r3, #80	@ 0x50
2000b6c6:	443b      	add	r3, r7
2000b6c8:	3b2c      	subs	r3, #44	@ 0x2c
2000b6ca:	681b      	ldr	r3, [r3, #0]
          (cfg->IOLowPort == IOM_cfg[other_instance].IOLowPort) &&
2000b6cc:	4299      	cmp	r1, r3
2000b6ce:	d109      	bne.n	2000b6e4 <HAL_OSPIM_Config+0x514>
      {
        /* Multiplexing should be performed */
        SET_BIT(OCTOSPIM->CR, OCTOSPIM_CR_MUXEN);
2000b6d0:	4b03      	ldr	r3, [pc, #12]	@ (2000b6e0 <HAL_OSPIM_Config+0x510>)
2000b6d2:	681b      	ldr	r3, [r3, #0]
2000b6d4:	4a02      	ldr	r2, [pc, #8]	@ (2000b6e0 <HAL_OSPIM_Config+0x510>)
2000b6d6:	f043 0301 	orr.w	r3, r3, #1
2000b6da:	6013      	str	r3, [r2, #0]
2000b6dc:	e0ce      	b.n	2000b87c <HAL_OSPIM_Config+0x6ac>
2000b6de:	bf00      	nop
2000b6e0:	420c4000 	.word	0x420c4000
      }
      else
      {
        CLEAR_BIT(OCTOSPIM->PCR[(IOM_cfg[other_instance].ClkPort - 1U)], OCTOSPIM_PCR_CLKEN);
2000b6e4:	49a4      	ldr	r1, [pc, #656]	@ (2000b978 <HAL_OSPIM_Config+0x7a8>)
2000b6e6:	f897 2045 	ldrb.w	r2, [r7, #69]	@ 0x45
2000b6ea:	4613      	mov	r3, r2
2000b6ec:	005b      	lsls	r3, r3, #1
2000b6ee:	4413      	add	r3, r2
2000b6f0:	00db      	lsls	r3, r3, #3
2000b6f2:	3350      	adds	r3, #80	@ 0x50
2000b6f4:	443b      	add	r3, r7
2000b6f6:	3b3c      	subs	r3, #60	@ 0x3c
2000b6f8:	681b      	ldr	r3, [r3, #0]
2000b6fa:	3b01      	subs	r3, #1
2000b6fc:	009b      	lsls	r3, r3, #2
2000b6fe:	440b      	add	r3, r1
2000b700:	6859      	ldr	r1, [r3, #4]
2000b702:	489d      	ldr	r0, [pc, #628]	@ (2000b978 <HAL_OSPIM_Config+0x7a8>)
2000b704:	f897 2045 	ldrb.w	r2, [r7, #69]	@ 0x45
2000b708:	4613      	mov	r3, r2
2000b70a:	005b      	lsls	r3, r3, #1
2000b70c:	4413      	add	r3, r2
2000b70e:	00db      	lsls	r3, r3, #3
2000b710:	3350      	adds	r3, #80	@ 0x50
2000b712:	443b      	add	r3, r7
2000b714:	3b3c      	subs	r3, #60	@ 0x3c
2000b716:	681b      	ldr	r3, [r3, #0]
2000b718:	3b01      	subs	r3, #1
2000b71a:	f021 0201 	bic.w	r2, r1, #1
2000b71e:	009b      	lsls	r3, r3, #2
2000b720:	4403      	add	r3, r0
2000b722:	605a      	str	r2, [r3, #4]
        if (IOM_cfg[other_instance].DQSPort != 0U)
2000b724:	f897 2045 	ldrb.w	r2, [r7, #69]	@ 0x45
2000b728:	4613      	mov	r3, r2
2000b72a:	005b      	lsls	r3, r3, #1
2000b72c:	4413      	add	r3, r2
2000b72e:	00db      	lsls	r3, r3, #3
2000b730:	3350      	adds	r3, #80	@ 0x50
2000b732:	443b      	add	r3, r7
2000b734:	3b38      	subs	r3, #56	@ 0x38
2000b736:	681b      	ldr	r3, [r3, #0]
2000b738:	2b00      	cmp	r3, #0
2000b73a:	d01f      	beq.n	2000b77c <HAL_OSPIM_Config+0x5ac>
        {
          CLEAR_BIT(OCTOSPIM->PCR[(IOM_cfg[other_instance].DQSPort - 1U)], OCTOSPIM_PCR_DQSEN);
2000b73c:	498e      	ldr	r1, [pc, #568]	@ (2000b978 <HAL_OSPIM_Config+0x7a8>)
2000b73e:	f897 2045 	ldrb.w	r2, [r7, #69]	@ 0x45
2000b742:	4613      	mov	r3, r2
2000b744:	005b      	lsls	r3, r3, #1
2000b746:	4413      	add	r3, r2
2000b748:	00db      	lsls	r3, r3, #3
2000b74a:	3350      	adds	r3, #80	@ 0x50
2000b74c:	443b      	add	r3, r7
2000b74e:	3b38      	subs	r3, #56	@ 0x38
2000b750:	681b      	ldr	r3, [r3, #0]
2000b752:	3b01      	subs	r3, #1
2000b754:	009b      	lsls	r3, r3, #2
2000b756:	440b      	add	r3, r1
2000b758:	6859      	ldr	r1, [r3, #4]
2000b75a:	4887      	ldr	r0, [pc, #540]	@ (2000b978 <HAL_OSPIM_Config+0x7a8>)
2000b75c:	f897 2045 	ldrb.w	r2, [r7, #69]	@ 0x45
2000b760:	4613      	mov	r3, r2
2000b762:	005b      	lsls	r3, r3, #1
2000b764:	4413      	add	r3, r2
2000b766:	00db      	lsls	r3, r3, #3
2000b768:	3350      	adds	r3, #80	@ 0x50
2000b76a:	443b      	add	r3, r7
2000b76c:	3b38      	subs	r3, #56	@ 0x38
2000b76e:	681b      	ldr	r3, [r3, #0]
2000b770:	3b01      	subs	r3, #1
2000b772:	f021 0210 	bic.w	r2, r1, #16
2000b776:	009b      	lsls	r3, r3, #2
2000b778:	4403      	add	r3, r0
2000b77a:	605a      	str	r2, [r3, #4]
        }
        CLEAR_BIT(OCTOSPIM->PCR[(IOM_cfg[other_instance].NCSPort - 1U)], OCTOSPIM_PCR_NCSEN);
2000b77c:	497e      	ldr	r1, [pc, #504]	@ (2000b978 <HAL_OSPIM_Config+0x7a8>)
2000b77e:	f897 2045 	ldrb.w	r2, [r7, #69]	@ 0x45
2000b782:	4613      	mov	r3, r2
2000b784:	005b      	lsls	r3, r3, #1
2000b786:	4413      	add	r3, r2
2000b788:	00db      	lsls	r3, r3, #3
2000b78a:	3350      	adds	r3, #80	@ 0x50
2000b78c:	443b      	add	r3, r7
2000b78e:	3b34      	subs	r3, #52	@ 0x34
2000b790:	681b      	ldr	r3, [r3, #0]
2000b792:	3b01      	subs	r3, #1
2000b794:	009b      	lsls	r3, r3, #2
2000b796:	440b      	add	r3, r1
2000b798:	6859      	ldr	r1, [r3, #4]
2000b79a:	4877      	ldr	r0, [pc, #476]	@ (2000b978 <HAL_OSPIM_Config+0x7a8>)
2000b79c:	f897 2045 	ldrb.w	r2, [r7, #69]	@ 0x45
2000b7a0:	4613      	mov	r3, r2
2000b7a2:	005b      	lsls	r3, r3, #1
2000b7a4:	4413      	add	r3, r2
2000b7a6:	00db      	lsls	r3, r3, #3
2000b7a8:	3350      	adds	r3, #80	@ 0x50
2000b7aa:	443b      	add	r3, r7
2000b7ac:	3b34      	subs	r3, #52	@ 0x34
2000b7ae:	681b      	ldr	r3, [r3, #0]
2000b7b0:	3b01      	subs	r3, #1
2000b7b2:	f421 7280 	bic.w	r2, r1, #256	@ 0x100
2000b7b6:	009b      	lsls	r3, r3, #2
2000b7b8:	4403      	add	r3, r0
2000b7ba:	605a      	str	r2, [r3, #4]
        if (IOM_cfg[other_instance].IOLowPort != HAL_OSPIM_IOPORT_NONE)
2000b7bc:	f897 2045 	ldrb.w	r2, [r7, #69]	@ 0x45
2000b7c0:	4613      	mov	r3, r2
2000b7c2:	005b      	lsls	r3, r3, #1
2000b7c4:	4413      	add	r3, r2
2000b7c6:	00db      	lsls	r3, r3, #3
2000b7c8:	3350      	adds	r3, #80	@ 0x50
2000b7ca:	443b      	add	r3, r7
2000b7cc:	3b30      	subs	r3, #48	@ 0x30
2000b7ce:	681b      	ldr	r3, [r3, #0]
2000b7d0:	2b00      	cmp	r3, #0
2000b7d2:	d023      	beq.n	2000b81c <HAL_OSPIM_Config+0x64c>
        {
          CLEAR_BIT(OCTOSPIM->PCR[((IOM_cfg[other_instance].IOLowPort - 1U)& OSPI_IOM_PORT_MASK)],
2000b7d4:	4968      	ldr	r1, [pc, #416]	@ (2000b978 <HAL_OSPIM_Config+0x7a8>)
2000b7d6:	f897 2045 	ldrb.w	r2, [r7, #69]	@ 0x45
2000b7da:	4613      	mov	r3, r2
2000b7dc:	005b      	lsls	r3, r3, #1
2000b7de:	4413      	add	r3, r2
2000b7e0:	00db      	lsls	r3, r3, #3
2000b7e2:	3350      	adds	r3, #80	@ 0x50
2000b7e4:	443b      	add	r3, r7
2000b7e6:	3b30      	subs	r3, #48	@ 0x30
2000b7e8:	681b      	ldr	r3, [r3, #0]
2000b7ea:	3b01      	subs	r3, #1
2000b7ec:	f003 0301 	and.w	r3, r3, #1
2000b7f0:	009b      	lsls	r3, r3, #2
2000b7f2:	440b      	add	r3, r1
2000b7f4:	6859      	ldr	r1, [r3, #4]
2000b7f6:	4860      	ldr	r0, [pc, #384]	@ (2000b978 <HAL_OSPIM_Config+0x7a8>)
2000b7f8:	f897 2045 	ldrb.w	r2, [r7, #69]	@ 0x45
2000b7fc:	4613      	mov	r3, r2
2000b7fe:	005b      	lsls	r3, r3, #1
2000b800:	4413      	add	r3, r2
2000b802:	00db      	lsls	r3, r3, #3
2000b804:	3350      	adds	r3, #80	@ 0x50
2000b806:	443b      	add	r3, r7
2000b808:	3b30      	subs	r3, #48	@ 0x30
2000b80a:	681b      	ldr	r3, [r3, #0]
2000b80c:	3b01      	subs	r3, #1
2000b80e:	f003 0301 	and.w	r3, r3, #1
2000b812:	f421 3280 	bic.w	r2, r1, #65536	@ 0x10000
2000b816:	009b      	lsls	r3, r3, #2
2000b818:	4403      	add	r3, r0
2000b81a:	605a      	str	r2, [r3, #4]
                    OCTOSPIM_PCR_IOLEN);
        }
        if (IOM_cfg[other_instance].IOHighPort != HAL_OSPIM_IOPORT_NONE)
2000b81c:	f897 2045 	ldrb.w	r2, [r7, #69]	@ 0x45
2000b820:	4613      	mov	r3, r2
2000b822:	005b      	lsls	r3, r3, #1
2000b824:	4413      	add	r3, r2
2000b826:	00db      	lsls	r3, r3, #3
2000b828:	3350      	adds	r3, #80	@ 0x50
2000b82a:	443b      	add	r3, r7
2000b82c:	3b2c      	subs	r3, #44	@ 0x2c
2000b82e:	681b      	ldr	r3, [r3, #0]
2000b830:	2b00      	cmp	r3, #0
2000b832:	d023      	beq.n	2000b87c <HAL_OSPIM_Config+0x6ac>
        {
          CLEAR_BIT(OCTOSPIM->PCR[((IOM_cfg[other_instance].IOHighPort - 1U)& OSPI_IOM_PORT_MASK)],
2000b834:	4950      	ldr	r1, [pc, #320]	@ (2000b978 <HAL_OSPIM_Config+0x7a8>)
2000b836:	f897 2045 	ldrb.w	r2, [r7, #69]	@ 0x45
2000b83a:	4613      	mov	r3, r2
2000b83c:	005b      	lsls	r3, r3, #1
2000b83e:	4413      	add	r3, r2
2000b840:	00db      	lsls	r3, r3, #3
2000b842:	3350      	adds	r3, #80	@ 0x50
2000b844:	443b      	add	r3, r7
2000b846:	3b2c      	subs	r3, #44	@ 0x2c
2000b848:	681b      	ldr	r3, [r3, #0]
2000b84a:	3b01      	subs	r3, #1
2000b84c:	f003 0301 	and.w	r3, r3, #1
2000b850:	009b      	lsls	r3, r3, #2
2000b852:	440b      	add	r3, r1
2000b854:	6859      	ldr	r1, [r3, #4]
2000b856:	4848      	ldr	r0, [pc, #288]	@ (2000b978 <HAL_OSPIM_Config+0x7a8>)
2000b858:	f897 2045 	ldrb.w	r2, [r7, #69]	@ 0x45
2000b85c:	4613      	mov	r3, r2
2000b85e:	005b      	lsls	r3, r3, #1
2000b860:	4413      	add	r3, r2
2000b862:	00db      	lsls	r3, r3, #3
2000b864:	3350      	adds	r3, #80	@ 0x50
2000b866:	443b      	add	r3, r7
2000b868:	3b2c      	subs	r3, #44	@ 0x2c
2000b86a:	681b      	ldr	r3, [r3, #0]
2000b86c:	3b01      	subs	r3, #1
2000b86e:	f003 0301 	and.w	r3, r3, #1
2000b872:	f021 7280 	bic.w	r2, r1, #16777216	@ 0x1000000
2000b876:	009b      	lsls	r3, r3, #2
2000b878:	4403      	add	r3, r0
2000b87a:	605a      	str	r2, [r3, #4]
        }
      }
    }

    /******************** Activation of new configuration *********************/
    MODIFY_REG(OCTOSPIM->PCR[(cfg->NCSPort - 1U)], (OCTOSPIM_PCR_NCSEN | OCTOSPIM_PCR_NCSSRC),
2000b87c:	4a3e      	ldr	r2, [pc, #248]	@ (2000b978 <HAL_OSPIM_Config+0x7a8>)
2000b87e:	68bb      	ldr	r3, [r7, #8]
2000b880:	689b      	ldr	r3, [r3, #8]
2000b882:	3b01      	subs	r3, #1
2000b884:	009b      	lsls	r3, r3, #2
2000b886:	4413      	add	r3, r2
2000b888:	685b      	ldr	r3, [r3, #4]
2000b88a:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
2000b88e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
2000b890:	025b      	lsls	r3, r3, #9
2000b892:	431a      	orrs	r2, r3
2000b894:	4938      	ldr	r1, [pc, #224]	@ (2000b978 <HAL_OSPIM_Config+0x7a8>)
2000b896:	68bb      	ldr	r3, [r7, #8]
2000b898:	689b      	ldr	r3, [r3, #8]
2000b89a:	3b01      	subs	r3, #1
2000b89c:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
2000b8a0:	009b      	lsls	r3, r3, #2
2000b8a2:	440b      	add	r3, r1
2000b8a4:	605a      	str	r2, [r3, #4]
               (OCTOSPIM_PCR_NCSEN | (instance << OCTOSPIM_PCR_NCSSRC_Pos)));

    if (((cfg->Req2AckTime) >= 1U) && ((cfg->Req2AckTime) <= 256U))
2000b8a6:	68bb      	ldr	r3, [r7, #8]
2000b8a8:	695b      	ldr	r3, [r3, #20]
2000b8aa:	2b00      	cmp	r3, #0
2000b8ac:	d018      	beq.n	2000b8e0 <HAL_OSPIM_Config+0x710>
2000b8ae:	68bb      	ldr	r3, [r7, #8]
2000b8b0:	695b      	ldr	r3, [r3, #20]
2000b8b2:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
2000b8b6:	d813      	bhi.n	2000b8e0 <HAL_OSPIM_Config+0x710>
    {
      if ((cfg->Req2AckTime - 1U) > ((OCTOSPIM->CR & OCTOSPIM_CR_REQ2ACK_TIME) >> OCTOSPIM_CR_REQ2ACK_TIME_Pos))
2000b8b8:	68bb      	ldr	r3, [r7, #8]
2000b8ba:	695b      	ldr	r3, [r3, #20]
2000b8bc:	1e5a      	subs	r2, r3, #1
2000b8be:	4b2e      	ldr	r3, [pc, #184]	@ (2000b978 <HAL_OSPIM_Config+0x7a8>)
2000b8c0:	681b      	ldr	r3, [r3, #0]
2000b8c2:	0c1b      	lsrs	r3, r3, #16
2000b8c4:	b2db      	uxtb	r3, r3
2000b8c6:	429a      	cmp	r2, r3
2000b8c8:	d90a      	bls.n	2000b8e0 <HAL_OSPIM_Config+0x710>
      {
        MODIFY_REG(OCTOSPIM->CR, OCTOSPIM_CR_REQ2ACK_TIME, ((cfg->Req2AckTime - 1U) << OCTOSPIM_CR_REQ2ACK_TIME_Pos));
2000b8ca:	4b2b      	ldr	r3, [pc, #172]	@ (2000b978 <HAL_OSPIM_Config+0x7a8>)
2000b8cc:	681b      	ldr	r3, [r3, #0]
2000b8ce:	f423 027f 	bic.w	r2, r3, #16711680	@ 0xff0000
2000b8d2:	68bb      	ldr	r3, [r7, #8]
2000b8d4:	695b      	ldr	r3, [r3, #20]
2000b8d6:	3b01      	subs	r3, #1
2000b8d8:	041b      	lsls	r3, r3, #16
2000b8da:	4927      	ldr	r1, [pc, #156]	@ (2000b978 <HAL_OSPIM_Config+0x7a8>)
2000b8dc:	4313      	orrs	r3, r2
2000b8de:	600b      	str	r3, [r1, #0]
      {
        /* Nothing to do */
      }
    }

    if ((OCTOSPIM->CR & OCTOSPIM_CR_MUXEN) != 0U)
2000b8e0:	4b25      	ldr	r3, [pc, #148]	@ (2000b978 <HAL_OSPIM_Config+0x7a8>)
2000b8e2:	681b      	ldr	r3, [r3, #0]
2000b8e4:	f003 0301 	and.w	r3, r3, #1
2000b8e8:	2b00      	cmp	r3, #0
2000b8ea:	f000 809a 	beq.w	2000ba22 <HAL_OSPIM_Config+0x852>
    {
      MODIFY_REG(OCTOSPIM->PCR[(cfg->ClkPort - 1U)], (OCTOSPIM_PCR_CLKEN | OCTOSPIM_PCR_CLKSRC), OCTOSPIM_PCR_CLKEN);
2000b8ee:	4a22      	ldr	r2, [pc, #136]	@ (2000b978 <HAL_OSPIM_Config+0x7a8>)
2000b8f0:	68bb      	ldr	r3, [r7, #8]
2000b8f2:	681b      	ldr	r3, [r3, #0]
2000b8f4:	3b01      	subs	r3, #1
2000b8f6:	009b      	lsls	r3, r3, #2
2000b8f8:	4413      	add	r3, r2
2000b8fa:	685b      	ldr	r3, [r3, #4]
2000b8fc:	f023 0203 	bic.w	r2, r3, #3
2000b900:	491d      	ldr	r1, [pc, #116]	@ (2000b978 <HAL_OSPIM_Config+0x7a8>)
2000b902:	68bb      	ldr	r3, [r7, #8]
2000b904:	681b      	ldr	r3, [r3, #0]
2000b906:	3b01      	subs	r3, #1
2000b908:	f042 0201 	orr.w	r2, r2, #1
2000b90c:	009b      	lsls	r3, r3, #2
2000b90e:	440b      	add	r3, r1
2000b910:	605a      	str	r2, [r3, #4]
      if (cfg->DQSPort != 0U)
2000b912:	68bb      	ldr	r3, [r7, #8]
2000b914:	685b      	ldr	r3, [r3, #4]
2000b916:	2b00      	cmp	r3, #0
2000b918:	d011      	beq.n	2000b93e <HAL_OSPIM_Config+0x76e>
      {
        MODIFY_REG(OCTOSPIM->PCR[(cfg->DQSPort - 1U)], (OCTOSPIM_PCR_DQSEN | OCTOSPIM_PCR_DQSSRC), OCTOSPIM_PCR_DQSEN);
2000b91a:	4a17      	ldr	r2, [pc, #92]	@ (2000b978 <HAL_OSPIM_Config+0x7a8>)
2000b91c:	68bb      	ldr	r3, [r7, #8]
2000b91e:	685b      	ldr	r3, [r3, #4]
2000b920:	3b01      	subs	r3, #1
2000b922:	009b      	lsls	r3, r3, #2
2000b924:	4413      	add	r3, r2
2000b926:	685b      	ldr	r3, [r3, #4]
2000b928:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
2000b92c:	4912      	ldr	r1, [pc, #72]	@ (2000b978 <HAL_OSPIM_Config+0x7a8>)
2000b92e:	68bb      	ldr	r3, [r7, #8]
2000b930:	685b      	ldr	r3, [r3, #4]
2000b932:	3b01      	subs	r3, #1
2000b934:	f042 0210 	orr.w	r2, r2, #16
2000b938:	009b      	lsls	r3, r3, #2
2000b93a:	440b      	add	r3, r1
2000b93c:	605a      	str	r2, [r3, #4]
      }

      if ((cfg->IOLowPort & OCTOSPIM_PCR_IOLEN) != 0U)
2000b93e:	68bb      	ldr	r3, [r7, #8]
2000b940:	68db      	ldr	r3, [r3, #12]
2000b942:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
2000b946:	2b00      	cmp	r3, #0
2000b948:	d018      	beq.n	2000b97c <HAL_OSPIM_Config+0x7ac>
      {
        MODIFY_REG(OCTOSPIM->PCR[((cfg->IOLowPort - 1U)& OSPI_IOM_PORT_MASK)],
2000b94a:	4a0b      	ldr	r2, [pc, #44]	@ (2000b978 <HAL_OSPIM_Config+0x7a8>)
2000b94c:	68bb      	ldr	r3, [r7, #8]
2000b94e:	68db      	ldr	r3, [r3, #12]
2000b950:	3b01      	subs	r3, #1
2000b952:	f003 0301 	and.w	r3, r3, #1
2000b956:	009b      	lsls	r3, r3, #2
2000b958:	4413      	add	r3, r2
2000b95a:	685b      	ldr	r3, [r3, #4]
2000b95c:	f423 22e0 	bic.w	r2, r3, #458752	@ 0x70000
2000b960:	4905      	ldr	r1, [pc, #20]	@ (2000b978 <HAL_OSPIM_Config+0x7a8>)
2000b962:	68bb      	ldr	r3, [r7, #8]
2000b964:	68db      	ldr	r3, [r3, #12]
2000b966:	3b01      	subs	r3, #1
2000b968:	f003 0301 	and.w	r3, r3, #1
2000b96c:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
2000b970:	009b      	lsls	r3, r3, #2
2000b972:	440b      	add	r3, r1
2000b974:	605a      	str	r2, [r3, #4]
2000b976:	e01b      	b.n	2000b9b0 <HAL_OSPIM_Config+0x7e0>
2000b978:	420c4000 	.word	0x420c4000
                   (OCTOSPIM_PCR_IOLEN | OCTOSPIM_PCR_IOLSRC), OCTOSPIM_PCR_IOLEN);
      }
      else if (cfg->IOLowPort != HAL_OSPIM_IOPORT_NONE)
2000b97c:	68bb      	ldr	r3, [r7, #8]
2000b97e:	68db      	ldr	r3, [r3, #12]
2000b980:	2b00      	cmp	r3, #0
2000b982:	d015      	beq.n	2000b9b0 <HAL_OSPIM_Config+0x7e0>
      {
        MODIFY_REG(OCTOSPIM->PCR[((cfg->IOLowPort - 1U)& OSPI_IOM_PORT_MASK)],
2000b984:	4a8a      	ldr	r2, [pc, #552]	@ (2000bbb0 <HAL_OSPIM_Config+0x9e0>)
2000b986:	68bb      	ldr	r3, [r7, #8]
2000b988:	68db      	ldr	r3, [r3, #12]
2000b98a:	3b01      	subs	r3, #1
2000b98c:	f003 0301 	and.w	r3, r3, #1
2000b990:	009b      	lsls	r3, r3, #2
2000b992:	4413      	add	r3, r2
2000b994:	685b      	ldr	r3, [r3, #4]
2000b996:	f023 62e0 	bic.w	r2, r3, #117440512	@ 0x7000000
2000b99a:	4985      	ldr	r1, [pc, #532]	@ (2000bbb0 <HAL_OSPIM_Config+0x9e0>)
2000b99c:	68bb      	ldr	r3, [r7, #8]
2000b99e:	68db      	ldr	r3, [r3, #12]
2000b9a0:	3b01      	subs	r3, #1
2000b9a2:	f003 0301 	and.w	r3, r3, #1
2000b9a6:	f042 7280 	orr.w	r2, r2, #16777216	@ 0x1000000
2000b9aa:	009b      	lsls	r3, r3, #2
2000b9ac:	440b      	add	r3, r1
2000b9ae:	605a      	str	r2, [r3, #4]
      else
      {
        /* Nothing to do */
      }

      if ((cfg->IOHighPort & OCTOSPIM_PCR_IOLEN) != 0U)
2000b9b0:	68bb      	ldr	r3, [r7, #8]
2000b9b2:	691b      	ldr	r3, [r3, #16]
2000b9b4:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
2000b9b8:	2b00      	cmp	r3, #0
2000b9ba:	d016      	beq.n	2000b9ea <HAL_OSPIM_Config+0x81a>
      {
        MODIFY_REG(OCTOSPIM->PCR[((cfg->IOHighPort - 1U)& OSPI_IOM_PORT_MASK)],
2000b9bc:	4a7c      	ldr	r2, [pc, #496]	@ (2000bbb0 <HAL_OSPIM_Config+0x9e0>)
2000b9be:	68bb      	ldr	r3, [r7, #8]
2000b9c0:	691b      	ldr	r3, [r3, #16]
2000b9c2:	3b01      	subs	r3, #1
2000b9c4:	f003 0301 	and.w	r3, r3, #1
2000b9c8:	009b      	lsls	r3, r3, #2
2000b9ca:	4413      	add	r3, r2
2000b9cc:	685b      	ldr	r3, [r3, #4]
2000b9ce:	f423 22e0 	bic.w	r2, r3, #458752	@ 0x70000
2000b9d2:	4977      	ldr	r1, [pc, #476]	@ (2000bbb0 <HAL_OSPIM_Config+0x9e0>)
2000b9d4:	68bb      	ldr	r3, [r7, #8]
2000b9d6:	691b      	ldr	r3, [r3, #16]
2000b9d8:	3b01      	subs	r3, #1
2000b9da:	f003 0301 	and.w	r3, r3, #1
2000b9de:	f442 3240 	orr.w	r2, r2, #196608	@ 0x30000
2000b9e2:	009b      	lsls	r3, r3, #2
2000b9e4:	440b      	add	r3, r1
2000b9e6:	605a      	str	r2, [r3, #4]
2000b9e8:	e0c3      	b.n	2000bb72 <HAL_OSPIM_Config+0x9a2>
                   (OCTOSPIM_PCR_IOLEN | OCTOSPIM_PCR_IOLSRC), (OCTOSPIM_PCR_IOLEN | OCTOSPIM_PCR_IOLSRC_0));
      }
      else if (cfg->IOHighPort != HAL_OSPIM_IOPORT_NONE)
2000b9ea:	68bb      	ldr	r3, [r7, #8]
2000b9ec:	691b      	ldr	r3, [r3, #16]
2000b9ee:	2b00      	cmp	r3, #0
2000b9f0:	f000 80bf 	beq.w	2000bb72 <HAL_OSPIM_Config+0x9a2>
      {
        MODIFY_REG(OCTOSPIM->PCR[((cfg->IOHighPort - 1U)& OSPI_IOM_PORT_MASK)],
2000b9f4:	4a6e      	ldr	r2, [pc, #440]	@ (2000bbb0 <HAL_OSPIM_Config+0x9e0>)
2000b9f6:	68bb      	ldr	r3, [r7, #8]
2000b9f8:	691b      	ldr	r3, [r3, #16]
2000b9fa:	3b01      	subs	r3, #1
2000b9fc:	f003 0301 	and.w	r3, r3, #1
2000ba00:	009b      	lsls	r3, r3, #2
2000ba02:	4413      	add	r3, r2
2000ba04:	685b      	ldr	r3, [r3, #4]
2000ba06:	f023 62e0 	bic.w	r2, r3, #117440512	@ 0x7000000
2000ba0a:	4969      	ldr	r1, [pc, #420]	@ (2000bbb0 <HAL_OSPIM_Config+0x9e0>)
2000ba0c:	68bb      	ldr	r3, [r7, #8]
2000ba0e:	691b      	ldr	r3, [r3, #16]
2000ba10:	3b01      	subs	r3, #1
2000ba12:	f003 0301 	and.w	r3, r3, #1
2000ba16:	f042 7240 	orr.w	r2, r2, #50331648	@ 0x3000000
2000ba1a:	009b      	lsls	r3, r3, #2
2000ba1c:	440b      	add	r3, r1
2000ba1e:	605a      	str	r2, [r3, #4]
2000ba20:	e0a7      	b.n	2000bb72 <HAL_OSPIM_Config+0x9a2>
        /* Nothing to do */
      }
    }
    else
    {
      MODIFY_REG(OCTOSPIM->PCR[(cfg->ClkPort - 1U)], (OCTOSPIM_PCR_CLKEN | OCTOSPIM_PCR_CLKSRC),
2000ba22:	4a63      	ldr	r2, [pc, #396]	@ (2000bbb0 <HAL_OSPIM_Config+0x9e0>)
2000ba24:	68bb      	ldr	r3, [r7, #8]
2000ba26:	681b      	ldr	r3, [r3, #0]
2000ba28:	3b01      	subs	r3, #1
2000ba2a:	009b      	lsls	r3, r3, #2
2000ba2c:	4413      	add	r3, r2
2000ba2e:	685b      	ldr	r3, [r3, #4]
2000ba30:	f023 0203 	bic.w	r2, r3, #3
2000ba34:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
2000ba36:	005b      	lsls	r3, r3, #1
2000ba38:	431a      	orrs	r2, r3
2000ba3a:	495d      	ldr	r1, [pc, #372]	@ (2000bbb0 <HAL_OSPIM_Config+0x9e0>)
2000ba3c:	68bb      	ldr	r3, [r7, #8]
2000ba3e:	681b      	ldr	r3, [r3, #0]
2000ba40:	3b01      	subs	r3, #1
2000ba42:	f042 0201 	orr.w	r2, r2, #1
2000ba46:	009b      	lsls	r3, r3, #2
2000ba48:	440b      	add	r3, r1
2000ba4a:	605a      	str	r2, [r3, #4]
                 (OCTOSPIM_PCR_CLKEN | (instance << OCTOSPIM_PCR_CLKSRC_Pos)));
      if (cfg->DQSPort != 0U)
2000ba4c:	68bb      	ldr	r3, [r7, #8]
2000ba4e:	685b      	ldr	r3, [r3, #4]
2000ba50:	2b00      	cmp	r3, #0
2000ba52:	d014      	beq.n	2000ba7e <HAL_OSPIM_Config+0x8ae>
      {
        MODIFY_REG(OCTOSPIM->PCR[(cfg->DQSPort - 1U)], (OCTOSPIM_PCR_DQSEN | OCTOSPIM_PCR_DQSSRC),
2000ba54:	4a56      	ldr	r2, [pc, #344]	@ (2000bbb0 <HAL_OSPIM_Config+0x9e0>)
2000ba56:	68bb      	ldr	r3, [r7, #8]
2000ba58:	685b      	ldr	r3, [r3, #4]
2000ba5a:	3b01      	subs	r3, #1
2000ba5c:	009b      	lsls	r3, r3, #2
2000ba5e:	4413      	add	r3, r2
2000ba60:	685b      	ldr	r3, [r3, #4]
2000ba62:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
2000ba66:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
2000ba68:	015b      	lsls	r3, r3, #5
2000ba6a:	431a      	orrs	r2, r3
2000ba6c:	4950      	ldr	r1, [pc, #320]	@ (2000bbb0 <HAL_OSPIM_Config+0x9e0>)
2000ba6e:	68bb      	ldr	r3, [r7, #8]
2000ba70:	685b      	ldr	r3, [r3, #4]
2000ba72:	3b01      	subs	r3, #1
2000ba74:	f042 0210 	orr.w	r2, r2, #16
2000ba78:	009b      	lsls	r3, r3, #2
2000ba7a:	440b      	add	r3, r1
2000ba7c:	605a      	str	r2, [r3, #4]
                   (OCTOSPIM_PCR_DQSEN | (instance << OCTOSPIM_PCR_DQSSRC_Pos)));
      }

      if ((cfg->IOLowPort & OCTOSPIM_PCR_IOLEN) != 0U)
2000ba7e:	68bb      	ldr	r3, [r7, #8]
2000ba80:	68db      	ldr	r3, [r3, #12]
2000ba82:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
2000ba86:	2b00      	cmp	r3, #0
2000ba88:	d019      	beq.n	2000babe <HAL_OSPIM_Config+0x8ee>
      {
        MODIFY_REG(OCTOSPIM->PCR[((cfg->IOLowPort - 1U)& OSPI_IOM_PORT_MASK)],
2000ba8a:	4a49      	ldr	r2, [pc, #292]	@ (2000bbb0 <HAL_OSPIM_Config+0x9e0>)
2000ba8c:	68bb      	ldr	r3, [r7, #8]
2000ba8e:	68db      	ldr	r3, [r3, #12]
2000ba90:	3b01      	subs	r3, #1
2000ba92:	f003 0301 	and.w	r3, r3, #1
2000ba96:	009b      	lsls	r3, r3, #2
2000ba98:	4413      	add	r3, r2
2000ba9a:	685b      	ldr	r3, [r3, #4]
2000ba9c:	f423 22e0 	bic.w	r2, r3, #458752	@ 0x70000
2000baa0:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
2000baa2:	049b      	lsls	r3, r3, #18
2000baa4:	431a      	orrs	r2, r3
2000baa6:	4942      	ldr	r1, [pc, #264]	@ (2000bbb0 <HAL_OSPIM_Config+0x9e0>)
2000baa8:	68bb      	ldr	r3, [r7, #8]
2000baaa:	68db      	ldr	r3, [r3, #12]
2000baac:	3b01      	subs	r3, #1
2000baae:	f003 0301 	and.w	r3, r3, #1
2000bab2:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
2000bab6:	009b      	lsls	r3, r3, #2
2000bab8:	440b      	add	r3, r1
2000baba:	605a      	str	r2, [r3, #4]
2000babc:	e01c      	b.n	2000baf8 <HAL_OSPIM_Config+0x928>
                   (OCTOSPIM_PCR_IOLEN | OCTOSPIM_PCR_IOLSRC),
                   (OCTOSPIM_PCR_IOLEN | (instance << (OCTOSPIM_PCR_IOLSRC_Pos + 1U))));
      }
      else if (cfg->IOLowPort != HAL_OSPIM_IOPORT_NONE)
2000babe:	68bb      	ldr	r3, [r7, #8]
2000bac0:	68db      	ldr	r3, [r3, #12]
2000bac2:	2b00      	cmp	r3, #0
2000bac4:	d018      	beq.n	2000baf8 <HAL_OSPIM_Config+0x928>
      {
        MODIFY_REG(OCTOSPIM->PCR[((cfg->IOLowPort - 1U)& OSPI_IOM_PORT_MASK)],
2000bac6:	4a3a      	ldr	r2, [pc, #232]	@ (2000bbb0 <HAL_OSPIM_Config+0x9e0>)
2000bac8:	68bb      	ldr	r3, [r7, #8]
2000baca:	68db      	ldr	r3, [r3, #12]
2000bacc:	3b01      	subs	r3, #1
2000bace:	f003 0301 	and.w	r3, r3, #1
2000bad2:	009b      	lsls	r3, r3, #2
2000bad4:	4413      	add	r3, r2
2000bad6:	685b      	ldr	r3, [r3, #4]
2000bad8:	f023 62e0 	bic.w	r2, r3, #117440512	@ 0x7000000
2000badc:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
2000bade:	069b      	lsls	r3, r3, #26
2000bae0:	431a      	orrs	r2, r3
2000bae2:	4933      	ldr	r1, [pc, #204]	@ (2000bbb0 <HAL_OSPIM_Config+0x9e0>)
2000bae4:	68bb      	ldr	r3, [r7, #8]
2000bae6:	68db      	ldr	r3, [r3, #12]
2000bae8:	3b01      	subs	r3, #1
2000baea:	f003 0301 	and.w	r3, r3, #1
2000baee:	f042 7280 	orr.w	r2, r2, #16777216	@ 0x1000000
2000baf2:	009b      	lsls	r3, r3, #2
2000baf4:	440b      	add	r3, r1
2000baf6:	605a      	str	r2, [r3, #4]
      else
      {
        /* Nothing to do */
      }

      if ((cfg->IOHighPort & OCTOSPIM_PCR_IOLEN) != 0U)
2000baf8:	68bb      	ldr	r3, [r7, #8]
2000bafa:	691b      	ldr	r3, [r3, #16]
2000bafc:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
2000bb00:	2b00      	cmp	r3, #0
2000bb02:	d019      	beq.n	2000bb38 <HAL_OSPIM_Config+0x968>
      {
        MODIFY_REG(OCTOSPIM->PCR[((cfg->IOHighPort - 1U)& OSPI_IOM_PORT_MASK)],
2000bb04:	4a2a      	ldr	r2, [pc, #168]	@ (2000bbb0 <HAL_OSPIM_Config+0x9e0>)
2000bb06:	68bb      	ldr	r3, [r7, #8]
2000bb08:	691b      	ldr	r3, [r3, #16]
2000bb0a:	3b01      	subs	r3, #1
2000bb0c:	f003 0301 	and.w	r3, r3, #1
2000bb10:	009b      	lsls	r3, r3, #2
2000bb12:	4413      	add	r3, r2
2000bb14:	685b      	ldr	r3, [r3, #4]
2000bb16:	f423 22e0 	bic.w	r2, r3, #458752	@ 0x70000
2000bb1a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
2000bb1c:	049b      	lsls	r3, r3, #18
2000bb1e:	431a      	orrs	r2, r3
2000bb20:	4923      	ldr	r1, [pc, #140]	@ (2000bbb0 <HAL_OSPIM_Config+0x9e0>)
2000bb22:	68bb      	ldr	r3, [r7, #8]
2000bb24:	691b      	ldr	r3, [r3, #16]
2000bb26:	3b01      	subs	r3, #1
2000bb28:	f003 0301 	and.w	r3, r3, #1
2000bb2c:	f442 3240 	orr.w	r2, r2, #196608	@ 0x30000
2000bb30:	009b      	lsls	r3, r3, #2
2000bb32:	440b      	add	r3, r1
2000bb34:	605a      	str	r2, [r3, #4]
2000bb36:	e01c      	b.n	2000bb72 <HAL_OSPIM_Config+0x9a2>
                   (OCTOSPIM_PCR_IOLEN | OCTOSPIM_PCR_IOLSRC),
                   (OCTOSPIM_PCR_IOLEN | OCTOSPIM_PCR_IOLSRC_0 | (instance << (OCTOSPIM_PCR_IOLSRC_Pos + 1U))));
      }
      else if (cfg->IOHighPort != HAL_OSPIM_IOPORT_NONE)
2000bb38:	68bb      	ldr	r3, [r7, #8]
2000bb3a:	691b      	ldr	r3, [r3, #16]
2000bb3c:	2b00      	cmp	r3, #0
2000bb3e:	d018      	beq.n	2000bb72 <HAL_OSPIM_Config+0x9a2>
      {
        MODIFY_REG(OCTOSPIM->PCR[((cfg->IOHighPort - 1U)& OSPI_IOM_PORT_MASK)],
2000bb40:	4a1b      	ldr	r2, [pc, #108]	@ (2000bbb0 <HAL_OSPIM_Config+0x9e0>)
2000bb42:	68bb      	ldr	r3, [r7, #8]
2000bb44:	691b      	ldr	r3, [r3, #16]
2000bb46:	3b01      	subs	r3, #1
2000bb48:	f003 0301 	and.w	r3, r3, #1
2000bb4c:	009b      	lsls	r3, r3, #2
2000bb4e:	4413      	add	r3, r2
2000bb50:	685b      	ldr	r3, [r3, #4]
2000bb52:	f023 62e0 	bic.w	r2, r3, #117440512	@ 0x7000000
2000bb56:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
2000bb58:	069b      	lsls	r3, r3, #26
2000bb5a:	431a      	orrs	r2, r3
2000bb5c:	4914      	ldr	r1, [pc, #80]	@ (2000bbb0 <HAL_OSPIM_Config+0x9e0>)
2000bb5e:	68bb      	ldr	r3, [r7, #8]
2000bb60:	691b      	ldr	r3, [r3, #16]
2000bb62:	3b01      	subs	r3, #1
2000bb64:	f003 0301 	and.w	r3, r3, #1
2000bb68:	f042 7240 	orr.w	r2, r2, #50331648	@ 0x3000000
2000bb6c:	009b      	lsls	r3, r3, #2
2000bb6e:	440b      	add	r3, r1
2000bb70:	605a      	str	r2, [r3, #4]
        /* Nothing to do */
      }
    }

    /******* Re-enable both OctoSPI after configure OctoSPI IO Manager ********/
    if ((ospi_enabled & 0x1U) != 0U)
2000bb72:	f897 3046 	ldrb.w	r3, [r7, #70]	@ 0x46
2000bb76:	f003 0301 	and.w	r3, r3, #1
2000bb7a:	2b00      	cmp	r3, #0
2000bb7c:	d005      	beq.n	2000bb8a <HAL_OSPIM_Config+0x9ba>
    {
      SET_BIT(OCTOSPI1->CR, OCTOSPI_CR_EN);
2000bb7e:	4b0d      	ldr	r3, [pc, #52]	@ (2000bbb4 <HAL_OSPIM_Config+0x9e4>)
2000bb80:	681b      	ldr	r3, [r3, #0]
2000bb82:	4a0c      	ldr	r2, [pc, #48]	@ (2000bbb4 <HAL_OSPIM_Config+0x9e4>)
2000bb84:	f043 0301 	orr.w	r3, r3, #1
2000bb88:	6013      	str	r3, [r2, #0]
    }
    if ((ospi_enabled & 0x2U) != 0U)
2000bb8a:	f897 3046 	ldrb.w	r3, [r7, #70]	@ 0x46
2000bb8e:	f003 0302 	and.w	r3, r3, #2
2000bb92:	2b00      	cmp	r3, #0
2000bb94:	d005      	beq.n	2000bba2 <HAL_OSPIM_Config+0x9d2>
    {
      SET_BIT(OCTOSPI2->CR, OCTOSPI_CR_EN);
2000bb96:	4b08      	ldr	r3, [pc, #32]	@ (2000bbb8 <HAL_OSPIM_Config+0x9e8>)
2000bb98:	681b      	ldr	r3, [r3, #0]
2000bb9a:	4a07      	ldr	r2, [pc, #28]	@ (2000bbb8 <HAL_OSPIM_Config+0x9e8>)
2000bb9c:	f043 0301 	orr.w	r3, r3, #1
2000bba0:	6013      	str	r3, [r2, #0]
    }
  }

  /* Return function status */
  return status;
2000bba2:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
}
2000bba6:	4618      	mov	r0, r3
2000bba8:	3750      	adds	r7, #80	@ 0x50
2000bbaa:	46bd      	mov	sp, r7
2000bbac:	bd80      	pop	{r7, pc}
2000bbae:	bf00      	nop
2000bbb0:	420c4000 	.word	0x420c4000
2000bbb4:	420d1400 	.word	0x420d1400
2000bbb8:	420d2400 	.word	0x420d2400

2000bbbc <OSPI_DMACplt>:
  * @brief  DMA OSPI process complete callback.
  * @param  hdma : DMA handle
  * @retval None
  */
static void OSPI_DMACplt(DMA_HandleTypeDef *hdma)
{
2000bbbc:	b480      	push	{r7}
2000bbbe:	b085      	sub	sp, #20
2000bbc0:	af00      	add	r7, sp, #0
2000bbc2:	6078      	str	r0, [r7, #4]
  OSPI_HandleTypeDef *hospi = (OSPI_HandleTypeDef *)(hdma->Parent);
2000bbc4:	687b      	ldr	r3, [r7, #4]
2000bbc6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
2000bbc8:	60fb      	str	r3, [r7, #12]
  hospi->XferCount = 0;
2000bbca:	68fb      	ldr	r3, [r7, #12]
2000bbcc:	2200      	movs	r2, #0
2000bbce:	649a      	str	r2, [r3, #72]	@ 0x48

  /* Disable the DMA transfer on the OctoSPI side */
  CLEAR_BIT(hospi->Instance->CR, OCTOSPI_CR_DMAEN);
2000bbd0:	68fb      	ldr	r3, [r7, #12]
2000bbd2:	681b      	ldr	r3, [r3, #0]
2000bbd4:	681a      	ldr	r2, [r3, #0]
2000bbd6:	68fb      	ldr	r3, [r7, #12]
2000bbd8:	681b      	ldr	r3, [r3, #0]
2000bbda:	f022 0204 	bic.w	r2, r2, #4
2000bbde:	601a      	str	r2, [r3, #0]

  /* Disable the DMA channel */
  __HAL_DMA_DISABLE(hdma);
2000bbe0:	687b      	ldr	r3, [r7, #4]
2000bbe2:	681b      	ldr	r3, [r3, #0]
2000bbe4:	695a      	ldr	r2, [r3, #20]
2000bbe6:	687b      	ldr	r3, [r7, #4]
2000bbe8:	681b      	ldr	r3, [r3, #0]
2000bbea:	f042 0206 	orr.w	r2, r2, #6
2000bbee:	615a      	str	r2, [r3, #20]

  /* Enable the OSPI transfer complete Interrupt */
  __HAL_OSPI_ENABLE_IT(hospi, HAL_OSPI_IT_TC);
2000bbf0:	68fb      	ldr	r3, [r7, #12]
2000bbf2:	681b      	ldr	r3, [r3, #0]
2000bbf4:	681a      	ldr	r2, [r3, #0]
2000bbf6:	68fb      	ldr	r3, [r7, #12]
2000bbf8:	681b      	ldr	r3, [r3, #0]
2000bbfa:	f442 3200 	orr.w	r2, r2, #131072	@ 0x20000
2000bbfe:	601a      	str	r2, [r3, #0]
}
2000bc00:	bf00      	nop
2000bc02:	3714      	adds	r7, #20
2000bc04:	46bd      	mov	sp, r7
2000bc06:	f85d 7b04 	ldr.w	r7, [sp], #4
2000bc0a:	4770      	bx	lr

2000bc0c <OSPI_DMAHalfCplt>:
  * @brief  DMA OSPI process half complete callback.
  * @param  hdma : DMA handle
  * @retval None
  */
static void OSPI_DMAHalfCplt(DMA_HandleTypeDef *hdma)
{
2000bc0c:	b580      	push	{r7, lr}
2000bc0e:	b084      	sub	sp, #16
2000bc10:	af00      	add	r7, sp, #0
2000bc12:	6078      	str	r0, [r7, #4]
  OSPI_HandleTypeDef *hospi = (OSPI_HandleTypeDef *)(hdma->Parent);
2000bc14:	687b      	ldr	r3, [r7, #4]
2000bc16:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
2000bc18:	60fb      	str	r3, [r7, #12]
  hospi->XferCount = (hospi->XferCount >> 1);
2000bc1a:	68fb      	ldr	r3, [r7, #12]
2000bc1c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
2000bc1e:	085a      	lsrs	r2, r3, #1
2000bc20:	68fb      	ldr	r3, [r7, #12]
2000bc22:	649a      	str	r2, [r3, #72]	@ 0x48

  if (hospi->State == HAL_OSPI_STATE_BUSY_RX)
2000bc24:	68fb      	ldr	r3, [r7, #12]
2000bc26:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
2000bc28:	2b28      	cmp	r3, #40	@ 0x28
2000bc2a:	d103      	bne.n	2000bc34 <OSPI_DMAHalfCplt+0x28>
  {
#if defined (USE_HAL_OSPI_REGISTER_CALLBACKS) && (USE_HAL_OSPI_REGISTER_CALLBACKS == 1U)
    hospi->RxHalfCpltCallback(hospi);
#else
    HAL_OSPI_RxHalfCpltCallback(hospi);
2000bc2c:	68f8      	ldr	r0, [r7, #12]
2000bc2e:	f7ff f95e 	bl	2000aeee <HAL_OSPI_RxHalfCpltCallback>
    hospi->TxHalfCpltCallback(hospi);
#else
    HAL_OSPI_TxHalfCpltCallback(hospi);
#endif /* (USE_HAL_OSPI_REGISTER_CALLBACKS) && (USE_HAL_OSPI_REGISTER_CALLBACKS == 1U)*/
  }
}
2000bc32:	e002      	b.n	2000bc3a <OSPI_DMAHalfCplt+0x2e>
    HAL_OSPI_TxHalfCpltCallback(hospi);
2000bc34:	68f8      	ldr	r0, [r7, #12]
2000bc36:	f7ff f964 	bl	2000af02 <HAL_OSPI_TxHalfCpltCallback>
}
2000bc3a:	bf00      	nop
2000bc3c:	3710      	adds	r7, #16
2000bc3e:	46bd      	mov	sp, r7
2000bc40:	bd80      	pop	{r7, pc}

2000bc42 <OSPI_DMAError>:
  * @brief  DMA OSPI communication error callback.
  * @param  hdma : DMA handle
  * @retval None
  */
static void OSPI_DMAError(DMA_HandleTypeDef *hdma)
{
2000bc42:	b580      	push	{r7, lr}
2000bc44:	b084      	sub	sp, #16
2000bc46:	af00      	add	r7, sp, #0
2000bc48:	6078      	str	r0, [r7, #4]
  OSPI_HandleTypeDef *hospi = (OSPI_HandleTypeDef *)(hdma->Parent);
2000bc4a:	687b      	ldr	r3, [r7, #4]
2000bc4c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
2000bc4e:	60fb      	str	r3, [r7, #12]
  hospi->XferCount = 0;
2000bc50:	68fb      	ldr	r3, [r7, #12]
2000bc52:	2200      	movs	r2, #0
2000bc54:	649a      	str	r2, [r3, #72]	@ 0x48
  hospi->ErrorCode = HAL_OSPI_ERROR_DMA;
2000bc56:	68fb      	ldr	r3, [r7, #12]
2000bc58:	2204      	movs	r2, #4
2000bc5a:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Disable the DMA transfer on the OctoSPI side */
  CLEAR_BIT(hospi->Instance->CR, OCTOSPI_CR_DMAEN);
2000bc5c:	68fb      	ldr	r3, [r7, #12]
2000bc5e:	681b      	ldr	r3, [r3, #0]
2000bc60:	681a      	ldr	r2, [r3, #0]
2000bc62:	68fb      	ldr	r3, [r7, #12]
2000bc64:	681b      	ldr	r3, [r3, #0]
2000bc66:	f022 0204 	bic.w	r2, r2, #4
2000bc6a:	601a      	str	r2, [r3, #0]

  /* Abort the OctoSPI */
  if (HAL_OSPI_Abort_IT(hospi) != HAL_OK)
2000bc6c:	68f8      	ldr	r0, [r7, #12]
2000bc6e:	f7ff f9db 	bl	2000b028 <HAL_OSPI_Abort_IT>
2000bc72:	4603      	mov	r3, r0
2000bc74:	2b00      	cmp	r3, #0
2000bc76:	d00d      	beq.n	2000bc94 <OSPI_DMAError+0x52>
  {
    /* Disable the interrupts */
    __HAL_OSPI_DISABLE_IT(hospi, HAL_OSPI_IT_TC | HAL_OSPI_IT_FT | HAL_OSPI_IT_TE);
2000bc78:	68fb      	ldr	r3, [r7, #12]
2000bc7a:	681b      	ldr	r3, [r3, #0]
2000bc7c:	681a      	ldr	r2, [r3, #0]
2000bc7e:	68fb      	ldr	r3, [r7, #12]
2000bc80:	681b      	ldr	r3, [r3, #0]
2000bc82:	f422 22e0 	bic.w	r2, r2, #458752	@ 0x70000
2000bc86:	601a      	str	r2, [r3, #0]

    /* Update state */
    hospi->State = HAL_OSPI_STATE_READY;
2000bc88:	68fb      	ldr	r3, [r7, #12]
2000bc8a:	2202      	movs	r2, #2
2000bc8c:	651a      	str	r2, [r3, #80]	@ 0x50

    /* Error callback */
#if defined (USE_HAL_OSPI_REGISTER_CALLBACKS) && (USE_HAL_OSPI_REGISTER_CALLBACKS == 1U)
    hospi->ErrorCallback(hospi);
#else
    HAL_OSPI_ErrorCallback(hospi);
2000bc8e:	68f8      	ldr	r0, [r7, #12]
2000bc90:	f7ff f8f1 	bl	2000ae76 <HAL_OSPI_ErrorCallback>
#endif /*(USE_HAL_OSPI_REGISTER_CALLBACKS) && (USE_HAL_OSPI_REGISTER_CALLBACKS == 1U) */
  }
}
2000bc94:	bf00      	nop
2000bc96:	3710      	adds	r7, #16
2000bc98:	46bd      	mov	sp, r7
2000bc9a:	bd80      	pop	{r7, pc}

2000bc9c <OSPI_DMAAbortCplt>:
  * @brief  DMA OSPI abort complete callback.
  * @param  hdma : DMA handle
  * @retval None
  */
static void OSPI_DMAAbortCplt(DMA_HandleTypeDef *hdma)
{
2000bc9c:	b580      	push	{r7, lr}
2000bc9e:	b084      	sub	sp, #16
2000bca0:	af00      	add	r7, sp, #0
2000bca2:	6078      	str	r0, [r7, #4]
  OSPI_HandleTypeDef *hospi = (OSPI_HandleTypeDef *)(hdma->Parent);
2000bca4:	687b      	ldr	r3, [r7, #4]
2000bca6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
2000bca8:	60fb      	str	r3, [r7, #12]
  hospi->XferCount = 0;
2000bcaa:	68fb      	ldr	r3, [r7, #12]
2000bcac:	2200      	movs	r2, #0
2000bcae:	649a      	str	r2, [r3, #72]	@ 0x48

  /* Check the state */
  if (hospi->State == HAL_OSPI_STATE_ABORT)
2000bcb0:	68fb      	ldr	r3, [r7, #12]
2000bcb2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
2000bcb4:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
2000bcb8:	d122      	bne.n	2000bd00 <OSPI_DMAAbortCplt+0x64>
  {
    /* DMA abort called by OctoSPI abort */
    if (__HAL_OSPI_GET_FLAG(hospi, HAL_OSPI_FLAG_BUSY) != RESET)
2000bcba:	68fb      	ldr	r3, [r7, #12]
2000bcbc:	681b      	ldr	r3, [r3, #0]
2000bcbe:	6a1b      	ldr	r3, [r3, #32]
2000bcc0:	f003 0320 	and.w	r3, r3, #32
2000bcc4:	2b00      	cmp	r3, #0
2000bcc6:	d014      	beq.n	2000bcf2 <OSPI_DMAAbortCplt+0x56>
    {
      /* Clear transfer complete flag */
      __HAL_OSPI_CLEAR_FLAG(hospi, HAL_OSPI_FLAG_TC);
2000bcc8:	68fb      	ldr	r3, [r7, #12]
2000bcca:	681b      	ldr	r3, [r3, #0]
2000bccc:	2202      	movs	r2, #2
2000bcce:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Enable the transfer complete interrupts */
      __HAL_OSPI_ENABLE_IT(hospi, HAL_OSPI_IT_TC);
2000bcd0:	68fb      	ldr	r3, [r7, #12]
2000bcd2:	681b      	ldr	r3, [r3, #0]
2000bcd4:	681a      	ldr	r2, [r3, #0]
2000bcd6:	68fb      	ldr	r3, [r7, #12]
2000bcd8:	681b      	ldr	r3, [r3, #0]
2000bcda:	f442 3200 	orr.w	r2, r2, #131072	@ 0x20000
2000bcde:	601a      	str	r2, [r3, #0]

      /* Perform an abort of the OctoSPI */
      SET_BIT(hospi->Instance->CR, OCTOSPI_CR_ABORT);
2000bce0:	68fb      	ldr	r3, [r7, #12]
2000bce2:	681b      	ldr	r3, [r3, #0]
2000bce4:	681a      	ldr	r2, [r3, #0]
2000bce6:	68fb      	ldr	r3, [r7, #12]
2000bce8:	681b      	ldr	r3, [r3, #0]
2000bcea:	f042 0202 	orr.w	r2, r2, #2
2000bcee:	601a      	str	r2, [r3, #0]
    hospi->ErrorCallback(hospi);
#else
    HAL_OSPI_ErrorCallback(hospi);
#endif /* (USE_HAL_OSPI_REGISTER_CALLBACKS) && (USE_HAL_OSPI_REGISTER_CALLBACKS == 1U)*/
  }
}
2000bcf0:	e00c      	b.n	2000bd0c <OSPI_DMAAbortCplt+0x70>
      hospi->State = HAL_OSPI_STATE_READY;
2000bcf2:	68fb      	ldr	r3, [r7, #12]
2000bcf4:	2202      	movs	r2, #2
2000bcf6:	651a      	str	r2, [r3, #80]	@ 0x50
      HAL_OSPI_AbortCpltCallback(hospi);
2000bcf8:	68f8      	ldr	r0, [r7, #12]
2000bcfa:	f7ff f8c6 	bl	2000ae8a <HAL_OSPI_AbortCpltCallback>
}
2000bcfe:	e005      	b.n	2000bd0c <OSPI_DMAAbortCplt+0x70>
    hospi->State = HAL_OSPI_STATE_READY;
2000bd00:	68fb      	ldr	r3, [r7, #12]
2000bd02:	2202      	movs	r2, #2
2000bd04:	651a      	str	r2, [r3, #80]	@ 0x50
    HAL_OSPI_ErrorCallback(hospi);
2000bd06:	68f8      	ldr	r0, [r7, #12]
2000bd08:	f7ff f8b5 	bl	2000ae76 <HAL_OSPI_ErrorCallback>
}
2000bd0c:	bf00      	nop
2000bd0e:	3710      	adds	r7, #16
2000bd10:	46bd      	mov	sp, r7
2000bd12:	bd80      	pop	{r7, pc}

2000bd14 <OSPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart : Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef OSPI_WaitFlagStateUntilTimeout(OSPI_HandleTypeDef *hospi, uint32_t Flag,
                                                        FlagStatus State, uint32_t Tickstart, uint32_t Timeout)
{
2000bd14:	b580      	push	{r7, lr}
2000bd16:	b084      	sub	sp, #16
2000bd18:	af00      	add	r7, sp, #0
2000bd1a:	60f8      	str	r0, [r7, #12]
2000bd1c:	60b9      	str	r1, [r7, #8]
2000bd1e:	603b      	str	r3, [r7, #0]
2000bd20:	4613      	mov	r3, r2
2000bd22:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is in expected state */
  while ((__HAL_OSPI_GET_FLAG(hospi, Flag)) != State)
2000bd24:	e022      	b.n	2000bd6c <OSPI_WaitFlagStateUntilTimeout+0x58>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
2000bd26:	69bb      	ldr	r3, [r7, #24]
2000bd28:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
2000bd2c:	d01e      	beq.n	2000bd6c <OSPI_WaitFlagStateUntilTimeout+0x58>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
2000bd2e:	f7f6 febf 	bl	20002ab0 <HAL_GetTick>
2000bd32:	4602      	mov	r2, r0
2000bd34:	683b      	ldr	r3, [r7, #0]
2000bd36:	1ad3      	subs	r3, r2, r3
2000bd38:	69ba      	ldr	r2, [r7, #24]
2000bd3a:	429a      	cmp	r2, r3
2000bd3c:	d302      	bcc.n	2000bd44 <OSPI_WaitFlagStateUntilTimeout+0x30>
2000bd3e:	69bb      	ldr	r3, [r7, #24]
2000bd40:	2b00      	cmp	r3, #0
2000bd42:	d113      	bne.n	2000bd6c <OSPI_WaitFlagStateUntilTimeout+0x58>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hospi->Instance->SR & Flag) != (uint32_t)State)
2000bd44:	68fb      	ldr	r3, [r7, #12]
2000bd46:	681b      	ldr	r3, [r3, #0]
2000bd48:	6a1a      	ldr	r2, [r3, #32]
2000bd4a:	68bb      	ldr	r3, [r7, #8]
2000bd4c:	401a      	ands	r2, r3
2000bd4e:	79fb      	ldrb	r3, [r7, #7]
2000bd50:	429a      	cmp	r2, r3
2000bd52:	d00b      	beq.n	2000bd6c <OSPI_WaitFlagStateUntilTimeout+0x58>
        {
          hospi->State     = HAL_OSPI_STATE_ERROR;
2000bd54:	68fb      	ldr	r3, [r7, #12]
2000bd56:	f44f 7200 	mov.w	r2, #512	@ 0x200
2000bd5a:	651a      	str	r2, [r3, #80]	@ 0x50
          hospi->ErrorCode |= HAL_OSPI_ERROR_TIMEOUT;
2000bd5c:	68fb      	ldr	r3, [r7, #12]
2000bd5e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
2000bd60:	f043 0201 	orr.w	r2, r3, #1
2000bd64:	68fb      	ldr	r3, [r7, #12]
2000bd66:	655a      	str	r2, [r3, #84]	@ 0x54

          return HAL_ERROR;
2000bd68:	2301      	movs	r3, #1
2000bd6a:	e00e      	b.n	2000bd8a <OSPI_WaitFlagStateUntilTimeout+0x76>
  while ((__HAL_OSPI_GET_FLAG(hospi, Flag)) != State)
2000bd6c:	68fb      	ldr	r3, [r7, #12]
2000bd6e:	681b      	ldr	r3, [r3, #0]
2000bd70:	6a1a      	ldr	r2, [r3, #32]
2000bd72:	68bb      	ldr	r3, [r7, #8]
2000bd74:	4013      	ands	r3, r2
2000bd76:	2b00      	cmp	r3, #0
2000bd78:	bf14      	ite	ne
2000bd7a:	2301      	movne	r3, #1
2000bd7c:	2300      	moveq	r3, #0
2000bd7e:	b2db      	uxtb	r3, r3
2000bd80:	461a      	mov	r2, r3
2000bd82:	79fb      	ldrb	r3, [r7, #7]
2000bd84:	429a      	cmp	r2, r3
2000bd86:	d1ce      	bne.n	2000bd26 <OSPI_WaitFlagStateUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
2000bd88:	2300      	movs	r3, #0
}
2000bd8a:	4618      	mov	r0, r3
2000bd8c:	3710      	adds	r7, #16
2000bd8e:	46bd      	mov	sp, r7
2000bd90:	bd80      	pop	{r7, pc}
	...

2000bd94 <OSPI_ConfigCmd>:
  * @param  hospi : OSPI handle
  * @param  cmd   : structure that contains the command configuration information
  * @retval HAL status
  */
static HAL_StatusTypeDef OSPI_ConfigCmd(OSPI_HandleTypeDef *hospi, OSPI_RegularCmdTypeDef *cmd)
{
2000bd94:	b480      	push	{r7}
2000bd96:	b089      	sub	sp, #36	@ 0x24
2000bd98:	af00      	add	r7, sp, #0
2000bd9a:	6078      	str	r0, [r7, #4]
2000bd9c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
2000bd9e:	2300      	movs	r3, #0
2000bda0:	77fb      	strb	r3, [r7, #31]
  __IO uint32_t *tcr_reg;
  __IO uint32_t *ir_reg;
  __IO uint32_t *abr_reg;

  /* Re-initialize the value of the functional mode */
  MODIFY_REG(hospi->Instance->CR, OCTOSPI_CR_FMODE, 0U);
2000bda2:	687b      	ldr	r3, [r7, #4]
2000bda4:	681b      	ldr	r3, [r3, #0]
2000bda6:	681a      	ldr	r2, [r3, #0]
2000bda8:	687b      	ldr	r3, [r7, #4]
2000bdaa:	681b      	ldr	r3, [r3, #0]
2000bdac:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
2000bdb0:	601a      	str	r2, [r3, #0]

  /* Configure the flash ID */
  if (hospi->Init.DualQuad == HAL_OSPI_DUALQUAD_DISABLE)
2000bdb2:	687b      	ldr	r3, [r7, #4]
2000bdb4:	689b      	ldr	r3, [r3, #8]
2000bdb6:	2b00      	cmp	r3, #0
2000bdb8:	d10a      	bne.n	2000bdd0 <OSPI_ConfigCmd+0x3c>
  {
    MODIFY_REG(hospi->Instance->CR, OCTOSPI_CR_MSEL, cmd->FlashId);
2000bdba:	687b      	ldr	r3, [r7, #4]
2000bdbc:	681b      	ldr	r3, [r3, #0]
2000bdbe:	681b      	ldr	r3, [r3, #0]
2000bdc0:	f023 0180 	bic.w	r1, r3, #128	@ 0x80
2000bdc4:	683b      	ldr	r3, [r7, #0]
2000bdc6:	685a      	ldr	r2, [r3, #4]
2000bdc8:	687b      	ldr	r3, [r7, #4]
2000bdca:	681b      	ldr	r3, [r3, #0]
2000bdcc:	430a      	orrs	r2, r1
2000bdce:	601a      	str	r2, [r3, #0]
  }

  if (cmd->OperationType == HAL_OSPI_OPTYPE_WRITE_CFG)
2000bdd0:	683b      	ldr	r3, [r7, #0]
2000bdd2:	681b      	ldr	r3, [r3, #0]
2000bdd4:	2b02      	cmp	r3, #2
2000bdd6:	d114      	bne.n	2000be02 <OSPI_ConfigCmd+0x6e>
  {
    ccr_reg = &(hospi->Instance->WCCR);
2000bdd8:	687b      	ldr	r3, [r7, #4]
2000bdda:	681b      	ldr	r3, [r3, #0]
2000bddc:	f503 73c0 	add.w	r3, r3, #384	@ 0x180
2000bde0:	61bb      	str	r3, [r7, #24]
    tcr_reg = &(hospi->Instance->WTCR);
2000bde2:	687b      	ldr	r3, [r7, #4]
2000bde4:	681b      	ldr	r3, [r3, #0]
2000bde6:	f503 73c4 	add.w	r3, r3, #392	@ 0x188
2000bdea:	617b      	str	r3, [r7, #20]
    ir_reg  = &(hospi->Instance->WIR);
2000bdec:	687b      	ldr	r3, [r7, #4]
2000bdee:	681b      	ldr	r3, [r3, #0]
2000bdf0:	f503 73c8 	add.w	r3, r3, #400	@ 0x190
2000bdf4:	613b      	str	r3, [r7, #16]
    abr_reg = &(hospi->Instance->WABR);
2000bdf6:	687b      	ldr	r3, [r7, #4]
2000bdf8:	681b      	ldr	r3, [r3, #0]
2000bdfa:	f503 73d0 	add.w	r3, r3, #416	@ 0x1a0
2000bdfe:	60fb      	str	r3, [r7, #12]
2000be00:	e02c      	b.n	2000be5c <OSPI_ConfigCmd+0xc8>
  }
  else if (cmd->OperationType == HAL_OSPI_OPTYPE_WRAP_CFG)
2000be02:	683b      	ldr	r3, [r7, #0]
2000be04:	681b      	ldr	r3, [r3, #0]
2000be06:	2b03      	cmp	r3, #3
2000be08:	d114      	bne.n	2000be34 <OSPI_ConfigCmd+0xa0>
  {
    ccr_reg = &(hospi->Instance->WPCCR);
2000be0a:	687b      	ldr	r3, [r7, #4]
2000be0c:	681b      	ldr	r3, [r3, #0]
2000be0e:	f503 73a0 	add.w	r3, r3, #320	@ 0x140
2000be12:	61bb      	str	r3, [r7, #24]
    tcr_reg = &(hospi->Instance->WPTCR);
2000be14:	687b      	ldr	r3, [r7, #4]
2000be16:	681b      	ldr	r3, [r3, #0]
2000be18:	f503 73a4 	add.w	r3, r3, #328	@ 0x148
2000be1c:	617b      	str	r3, [r7, #20]
    ir_reg  = &(hospi->Instance->WPIR);
2000be1e:	687b      	ldr	r3, [r7, #4]
2000be20:	681b      	ldr	r3, [r3, #0]
2000be22:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
2000be26:	613b      	str	r3, [r7, #16]
    abr_reg = &(hospi->Instance->WPABR);
2000be28:	687b      	ldr	r3, [r7, #4]
2000be2a:	681b      	ldr	r3, [r3, #0]
2000be2c:	f503 73b0 	add.w	r3, r3, #352	@ 0x160
2000be30:	60fb      	str	r3, [r7, #12]
2000be32:	e013      	b.n	2000be5c <OSPI_ConfigCmd+0xc8>
  }
  else
  {
    ccr_reg = &(hospi->Instance->CCR);
2000be34:	687b      	ldr	r3, [r7, #4]
2000be36:	681b      	ldr	r3, [r3, #0]
2000be38:	f503 7380 	add.w	r3, r3, #256	@ 0x100
2000be3c:	61bb      	str	r3, [r7, #24]
    tcr_reg = &(hospi->Instance->TCR);
2000be3e:	687b      	ldr	r3, [r7, #4]
2000be40:	681b      	ldr	r3, [r3, #0]
2000be42:	f503 7384 	add.w	r3, r3, #264	@ 0x108
2000be46:	617b      	str	r3, [r7, #20]
    ir_reg  = &(hospi->Instance->IR);
2000be48:	687b      	ldr	r3, [r7, #4]
2000be4a:	681b      	ldr	r3, [r3, #0]
2000be4c:	f503 7388 	add.w	r3, r3, #272	@ 0x110
2000be50:	613b      	str	r3, [r7, #16]
    abr_reg = &(hospi->Instance->ABR);
2000be52:	687b      	ldr	r3, [r7, #4]
2000be54:	681b      	ldr	r3, [r3, #0]
2000be56:	f503 7390 	add.w	r3, r3, #288	@ 0x120
2000be5a:	60fb      	str	r3, [r7, #12]
  }

  /* Configure the CCR register with DQS and SIOO modes */
  *ccr_reg = (cmd->DQSMode | cmd->SIOOMode);
2000be5c:	683b      	ldr	r3, [r7, #0]
2000be5e:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
2000be60:	683b      	ldr	r3, [r7, #0]
2000be62:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
2000be64:	431a      	orrs	r2, r3
2000be66:	69bb      	ldr	r3, [r7, #24]
2000be68:	601a      	str	r2, [r3, #0]

  if (cmd->AlternateBytesMode != HAL_OSPI_ALTERNATE_BYTES_NONE)
2000be6a:	683b      	ldr	r3, [r7, #0]
2000be6c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
2000be6e:	2b00      	cmp	r3, #0
2000be70:	d012      	beq.n	2000be98 <OSPI_ConfigCmd+0x104>
  {
    /* Configure the ABR register with alternate bytes value */
    *abr_reg = cmd->AlternateBytes;
2000be72:	683b      	ldr	r3, [r7, #0]
2000be74:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
2000be76:	68fb      	ldr	r3, [r7, #12]
2000be78:	601a      	str	r2, [r3, #0]

    /* Configure the CCR register with alternate bytes communication parameters */
    MODIFY_REG((*ccr_reg), (OCTOSPI_CCR_ABMODE | OCTOSPI_CCR_ABDTR | OCTOSPI_CCR_ABSIZE),
2000be7a:	69bb      	ldr	r3, [r7, #24]
2000be7c:	681b      	ldr	r3, [r3, #0]
2000be7e:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
2000be82:	683b      	ldr	r3, [r7, #0]
2000be84:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
2000be86:	683b      	ldr	r3, [r7, #0]
2000be88:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
2000be8a:	4319      	orrs	r1, r3
2000be8c:	683b      	ldr	r3, [r7, #0]
2000be8e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
2000be90:	430b      	orrs	r3, r1
2000be92:	431a      	orrs	r2, r3
2000be94:	69bb      	ldr	r3, [r7, #24]
2000be96:	601a      	str	r2, [r3, #0]
               (cmd->AlternateBytesMode | cmd->AlternateBytesDtrMode | cmd->AlternateBytesSize));
  }

  /* Configure the TCR register with the number of dummy cycles */
  MODIFY_REG((*tcr_reg), OCTOSPI_TCR_DCYC, cmd->DummyCycles);
2000be98:	697b      	ldr	r3, [r7, #20]
2000be9a:	681b      	ldr	r3, [r3, #0]
2000be9c:	f023 021f 	bic.w	r2, r3, #31
2000bea0:	683b      	ldr	r3, [r7, #0]
2000bea2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
2000bea4:	431a      	orrs	r2, r3
2000bea6:	697b      	ldr	r3, [r7, #20]
2000bea8:	601a      	str	r2, [r3, #0]

  if (cmd->DataMode != HAL_OSPI_DATA_NONE)
2000beaa:	683b      	ldr	r3, [r7, #0]
2000beac:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
2000beae:	2b00      	cmp	r3, #0
2000beb0:	d009      	beq.n	2000bec6 <OSPI_ConfigCmd+0x132>
  {
    if (cmd->OperationType == HAL_OSPI_OPTYPE_COMMON_CFG)
2000beb2:	683b      	ldr	r3, [r7, #0]
2000beb4:	681b      	ldr	r3, [r3, #0]
2000beb6:	2b00      	cmp	r3, #0
2000beb8:	d105      	bne.n	2000bec6 <OSPI_ConfigCmd+0x132>
    {
      /* Configure the DLR register with the number of data */
      hospi->Instance->DLR = (cmd->NbData - 1U);
2000beba:	683b      	ldr	r3, [r7, #0]
2000bebc:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
2000bebe:	687b      	ldr	r3, [r7, #4]
2000bec0:	681b      	ldr	r3, [r3, #0]
2000bec2:	3a01      	subs	r2, #1
2000bec4:	641a      	str	r2, [r3, #64]	@ 0x40
    }
  }

  if (cmd->InstructionMode != HAL_OSPI_INSTRUCTION_NONE)
2000bec6:	683b      	ldr	r3, [r7, #0]
2000bec8:	68db      	ldr	r3, [r3, #12]
2000beca:	2b00      	cmp	r3, #0
2000becc:	f000 8099 	beq.w	2000c002 <OSPI_ConfigCmd+0x26e>
  {
    if (cmd->AddressMode != HAL_OSPI_ADDRESS_NONE)
2000bed0:	683b      	ldr	r3, [r7, #0]
2000bed2:	69db      	ldr	r3, [r3, #28]
2000bed4:	2b00      	cmp	r3, #0
2000bed6:	d055      	beq.n	2000bf84 <OSPI_ConfigCmd+0x1f0>
    {
      if (cmd->DataMode != HAL_OSPI_DATA_NONE)
2000bed8:	683b      	ldr	r3, [r7, #0]
2000beda:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
2000bedc:	2b00      	cmp	r3, #0
2000bede:	d01e      	beq.n	2000bf1e <OSPI_ConfigCmd+0x18a>
      {
        /* ---- Command with instruction, address and data ---- */

        /* Configure the CCR register with all communication parameters */
        MODIFY_REG((*ccr_reg), (OCTOSPI_CCR_IMODE  | OCTOSPI_CCR_IDTR  | OCTOSPI_CCR_ISIZE  |
2000bee0:	69bb      	ldr	r3, [r7, #24]
2000bee2:	681a      	ldr	r2, [r3, #0]
2000bee4:	4b67      	ldr	r3, [pc, #412]	@ (2000c084 <OSPI_ConfigCmd+0x2f0>)
2000bee6:	4013      	ands	r3, r2
2000bee8:	683a      	ldr	r2, [r7, #0]
2000beea:	68d1      	ldr	r1, [r2, #12]
2000beec:	683a      	ldr	r2, [r7, #0]
2000beee:	6952      	ldr	r2, [r2, #20]
2000bef0:	4311      	orrs	r1, r2
2000bef2:	683a      	ldr	r2, [r7, #0]
2000bef4:	6912      	ldr	r2, [r2, #16]
2000bef6:	4311      	orrs	r1, r2
2000bef8:	683a      	ldr	r2, [r7, #0]
2000befa:	69d2      	ldr	r2, [r2, #28]
2000befc:	4311      	orrs	r1, r2
2000befe:	683a      	ldr	r2, [r7, #0]
2000bf00:	6a52      	ldr	r2, [r2, #36]	@ 0x24
2000bf02:	4311      	orrs	r1, r2
2000bf04:	683a      	ldr	r2, [r7, #0]
2000bf06:	6a12      	ldr	r2, [r2, #32]
2000bf08:	4311      	orrs	r1, r2
2000bf0a:	683a      	ldr	r2, [r7, #0]
2000bf0c:	6b92      	ldr	r2, [r2, #56]	@ 0x38
2000bf0e:	4311      	orrs	r1, r2
2000bf10:	683a      	ldr	r2, [r7, #0]
2000bf12:	6c12      	ldr	r2, [r2, #64]	@ 0x40
2000bf14:	430a      	orrs	r2, r1
2000bf16:	431a      	orrs	r2, r3
2000bf18:	69bb      	ldr	r3, [r7, #24]
2000bf1a:	601a      	str	r2, [r3, #0]
2000bf1c:	e028      	b.n	2000bf70 <OSPI_ConfigCmd+0x1dc>
      else
      {
        /* ---- Command with instruction and address ---- */

        /* Configure the CCR register with all communication parameters */
        MODIFY_REG((*ccr_reg), (OCTOSPI_CCR_IMODE  | OCTOSPI_CCR_IDTR  | OCTOSPI_CCR_ISIZE  |
2000bf1e:	69bb      	ldr	r3, [r7, #24]
2000bf20:	681b      	ldr	r3, [r3, #0]
2000bf22:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
2000bf26:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
2000bf2a:	683a      	ldr	r2, [r7, #0]
2000bf2c:	68d1      	ldr	r1, [r2, #12]
2000bf2e:	683a      	ldr	r2, [r7, #0]
2000bf30:	6952      	ldr	r2, [r2, #20]
2000bf32:	4311      	orrs	r1, r2
2000bf34:	683a      	ldr	r2, [r7, #0]
2000bf36:	6912      	ldr	r2, [r2, #16]
2000bf38:	4311      	orrs	r1, r2
2000bf3a:	683a      	ldr	r2, [r7, #0]
2000bf3c:	69d2      	ldr	r2, [r2, #28]
2000bf3e:	4311      	orrs	r1, r2
2000bf40:	683a      	ldr	r2, [r7, #0]
2000bf42:	6a52      	ldr	r2, [r2, #36]	@ 0x24
2000bf44:	4311      	orrs	r1, r2
2000bf46:	683a      	ldr	r2, [r7, #0]
2000bf48:	6a12      	ldr	r2, [r2, #32]
2000bf4a:	430a      	orrs	r2, r1
2000bf4c:	431a      	orrs	r2, r3
2000bf4e:	69bb      	ldr	r3, [r7, #24]
2000bf50:	601a      	str	r2, [r3, #0]
                                OCTOSPI_CCR_ADMODE | OCTOSPI_CCR_ADDTR | OCTOSPI_CCR_ADSIZE),
                   (cmd->InstructionMode | cmd->InstructionDtrMode | cmd->InstructionSize |
                    cmd->AddressMode     | cmd->AddressDtrMode     | cmd->AddressSize));

        /* The DHQC bit is linked with DDTR bit which should be activated */
        if ((hospi->Init.DelayHoldQuarterCycle == HAL_OSPI_DHQC_ENABLE) &&
2000bf52:	687b      	ldr	r3, [r7, #4]
2000bf54:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
2000bf56:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
2000bf5a:	d109      	bne.n	2000bf70 <OSPI_ConfigCmd+0x1dc>
            (cmd->InstructionDtrMode == HAL_OSPI_INSTRUCTION_DTR_ENABLE))
2000bf5c:	683b      	ldr	r3, [r7, #0]
2000bf5e:	695b      	ldr	r3, [r3, #20]
        if ((hospi->Init.DelayHoldQuarterCycle == HAL_OSPI_DHQC_ENABLE) &&
2000bf60:	2b08      	cmp	r3, #8
2000bf62:	d105      	bne.n	2000bf70 <OSPI_ConfigCmd+0x1dc>
        {
          MODIFY_REG((*ccr_reg), OCTOSPI_CCR_DDTR, HAL_OSPI_DATA_DTR_ENABLE);
2000bf64:	69bb      	ldr	r3, [r7, #24]
2000bf66:	681b      	ldr	r3, [r3, #0]
2000bf68:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
2000bf6c:	69bb      	ldr	r3, [r7, #24]
2000bf6e:	601a      	str	r2, [r3, #0]
        }
      }

      /* Configure the IR register with the instruction value */
      *ir_reg = cmd->Instruction;
2000bf70:	683b      	ldr	r3, [r7, #0]
2000bf72:	689a      	ldr	r2, [r3, #8]
2000bf74:	693b      	ldr	r3, [r7, #16]
2000bf76:	601a      	str	r2, [r3, #0]

      /* Configure the AR register with the address value */
      hospi->Instance->AR = cmd->Address;
2000bf78:	687b      	ldr	r3, [r7, #4]
2000bf7a:	681b      	ldr	r3, [r3, #0]
2000bf7c:	683a      	ldr	r2, [r7, #0]
2000bf7e:	6992      	ldr	r2, [r2, #24]
2000bf80:	649a      	str	r2, [r3, #72]	@ 0x48
2000bf82:	e078      	b.n	2000c076 <OSPI_ConfigCmd+0x2e2>
    }
    else
    {
      if (cmd->DataMode != HAL_OSPI_DATA_NONE)
2000bf84:	683b      	ldr	r3, [r7, #0]
2000bf86:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
2000bf88:	2b00      	cmp	r3, #0
2000bf8a:	d017      	beq.n	2000bfbc <OSPI_ConfigCmd+0x228>
      {
        /* ---- Command with instruction and data ---- */

        /* Configure the CCR register with all communication parameters */
        MODIFY_REG((*ccr_reg), (OCTOSPI_CCR_IMODE | OCTOSPI_CCR_IDTR | OCTOSPI_CCR_ISIZE |
2000bf8c:	69bb      	ldr	r3, [r7, #24]
2000bf8e:	681b      	ldr	r3, [r3, #0]
2000bf90:	f023 6370 	bic.w	r3, r3, #251658240	@ 0xf000000
2000bf94:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
2000bf98:	683a      	ldr	r2, [r7, #0]
2000bf9a:	68d1      	ldr	r1, [r2, #12]
2000bf9c:	683a      	ldr	r2, [r7, #0]
2000bf9e:	6952      	ldr	r2, [r2, #20]
2000bfa0:	4311      	orrs	r1, r2
2000bfa2:	683a      	ldr	r2, [r7, #0]
2000bfa4:	6912      	ldr	r2, [r2, #16]
2000bfa6:	4311      	orrs	r1, r2
2000bfa8:	683a      	ldr	r2, [r7, #0]
2000bfaa:	6b92      	ldr	r2, [r2, #56]	@ 0x38
2000bfac:	4311      	orrs	r1, r2
2000bfae:	683a      	ldr	r2, [r7, #0]
2000bfb0:	6c12      	ldr	r2, [r2, #64]	@ 0x40
2000bfb2:	430a      	orrs	r2, r1
2000bfb4:	431a      	orrs	r2, r3
2000bfb6:	69bb      	ldr	r3, [r7, #24]
2000bfb8:	601a      	str	r2, [r3, #0]
2000bfba:	e01d      	b.n	2000bff8 <OSPI_ConfigCmd+0x264>
      else
      {
        /* ---- Command with only instruction ---- */

        /* Configure the CCR register with all communication parameters */
        MODIFY_REG((*ccr_reg), (OCTOSPI_CCR_IMODE | OCTOSPI_CCR_IDTR | OCTOSPI_CCR_ISIZE),
2000bfbc:	69bb      	ldr	r3, [r7, #24]
2000bfbe:	681b      	ldr	r3, [r3, #0]
2000bfc0:	f023 023f 	bic.w	r2, r3, #63	@ 0x3f
2000bfc4:	683b      	ldr	r3, [r7, #0]
2000bfc6:	68d9      	ldr	r1, [r3, #12]
2000bfc8:	683b      	ldr	r3, [r7, #0]
2000bfca:	695b      	ldr	r3, [r3, #20]
2000bfcc:	4319      	orrs	r1, r3
2000bfce:	683b      	ldr	r3, [r7, #0]
2000bfd0:	691b      	ldr	r3, [r3, #16]
2000bfd2:	430b      	orrs	r3, r1
2000bfd4:	431a      	orrs	r2, r3
2000bfd6:	69bb      	ldr	r3, [r7, #24]
2000bfd8:	601a      	str	r2, [r3, #0]
                   (cmd->InstructionMode | cmd->InstructionDtrMode | cmd->InstructionSize));

        /* The DHQC bit is linked with DDTR bit which should be activated */
        if ((hospi->Init.DelayHoldQuarterCycle == HAL_OSPI_DHQC_ENABLE) &&
2000bfda:	687b      	ldr	r3, [r7, #4]
2000bfdc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
2000bfde:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
2000bfe2:	d109      	bne.n	2000bff8 <OSPI_ConfigCmd+0x264>
            (cmd->InstructionDtrMode == HAL_OSPI_INSTRUCTION_DTR_ENABLE))
2000bfe4:	683b      	ldr	r3, [r7, #0]
2000bfe6:	695b      	ldr	r3, [r3, #20]
        if ((hospi->Init.DelayHoldQuarterCycle == HAL_OSPI_DHQC_ENABLE) &&
2000bfe8:	2b08      	cmp	r3, #8
2000bfea:	d105      	bne.n	2000bff8 <OSPI_ConfigCmd+0x264>
        {
          MODIFY_REG((*ccr_reg), OCTOSPI_CCR_DDTR, HAL_OSPI_DATA_DTR_ENABLE);
2000bfec:	69bb      	ldr	r3, [r7, #24]
2000bfee:	681b      	ldr	r3, [r3, #0]
2000bff0:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
2000bff4:	69bb      	ldr	r3, [r7, #24]
2000bff6:	601a      	str	r2, [r3, #0]
        }
      }

      /* Configure the IR register with the instruction value */
      *ir_reg = cmd->Instruction;
2000bff8:	683b      	ldr	r3, [r7, #0]
2000bffa:	689a      	ldr	r2, [r3, #8]
2000bffc:	693b      	ldr	r3, [r7, #16]
2000bffe:	601a      	str	r2, [r3, #0]
2000c000:	e039      	b.n	2000c076 <OSPI_ConfigCmd+0x2e2>

    }
  }
  else
  {
    if (cmd->AddressMode != HAL_OSPI_ADDRESS_NONE)
2000c002:	683b      	ldr	r3, [r7, #0]
2000c004:	69db      	ldr	r3, [r3, #28]
2000c006:	2b00      	cmp	r3, #0
2000c008:	d030      	beq.n	2000c06c <OSPI_ConfigCmd+0x2d8>
    {
      if (cmd->DataMode != HAL_OSPI_DATA_NONE)
2000c00a:	683b      	ldr	r3, [r7, #0]
2000c00c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
2000c00e:	2b00      	cmp	r3, #0
2000c010:	d017      	beq.n	2000c042 <OSPI_ConfigCmd+0x2ae>
      {
        /* ---- Command with address and data ---- */

        /* Configure the CCR register with all communication parameters */
        MODIFY_REG((*ccr_reg), (OCTOSPI_CCR_ADMODE | OCTOSPI_CCR_ADDTR | OCTOSPI_CCR_ADSIZE |
2000c012:	69bb      	ldr	r3, [r7, #24]
2000c014:	681b      	ldr	r3, [r3, #0]
2000c016:	f023 6370 	bic.w	r3, r3, #251658240	@ 0xf000000
2000c01a:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
2000c01e:	683a      	ldr	r2, [r7, #0]
2000c020:	69d1      	ldr	r1, [r2, #28]
2000c022:	683a      	ldr	r2, [r7, #0]
2000c024:	6a52      	ldr	r2, [r2, #36]	@ 0x24
2000c026:	4311      	orrs	r1, r2
2000c028:	683a      	ldr	r2, [r7, #0]
2000c02a:	6a12      	ldr	r2, [r2, #32]
2000c02c:	4311      	orrs	r1, r2
2000c02e:	683a      	ldr	r2, [r7, #0]
2000c030:	6b92      	ldr	r2, [r2, #56]	@ 0x38
2000c032:	4311      	orrs	r1, r2
2000c034:	683a      	ldr	r2, [r7, #0]
2000c036:	6c12      	ldr	r2, [r2, #64]	@ 0x40
2000c038:	430a      	orrs	r2, r1
2000c03a:	431a      	orrs	r2, r3
2000c03c:	69bb      	ldr	r3, [r7, #24]
2000c03e:	601a      	str	r2, [r3, #0]
2000c040:	e00e      	b.n	2000c060 <OSPI_ConfigCmd+0x2cc>
      else
      {
        /* ---- Command with only address ---- */

        /* Configure the CCR register with all communication parameters */
        MODIFY_REG((*ccr_reg), (OCTOSPI_CCR_ADMODE | OCTOSPI_CCR_ADDTR | OCTOSPI_CCR_ADSIZE),
2000c042:	69bb      	ldr	r3, [r7, #24]
2000c044:	681b      	ldr	r3, [r3, #0]
2000c046:	f423 527c 	bic.w	r2, r3, #16128	@ 0x3f00
2000c04a:	683b      	ldr	r3, [r7, #0]
2000c04c:	69d9      	ldr	r1, [r3, #28]
2000c04e:	683b      	ldr	r3, [r7, #0]
2000c050:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
2000c052:	4319      	orrs	r1, r3
2000c054:	683b      	ldr	r3, [r7, #0]
2000c056:	6a1b      	ldr	r3, [r3, #32]
2000c058:	430b      	orrs	r3, r1
2000c05a:	431a      	orrs	r2, r3
2000c05c:	69bb      	ldr	r3, [r7, #24]
2000c05e:	601a      	str	r2, [r3, #0]
                   (cmd->AddressMode | cmd->AddressDtrMode | cmd->AddressSize));
      }

      /* Configure the AR register with the instruction value */
      hospi->Instance->AR = cmd->Address;
2000c060:	687b      	ldr	r3, [r7, #4]
2000c062:	681b      	ldr	r3, [r3, #0]
2000c064:	683a      	ldr	r2, [r7, #0]
2000c066:	6992      	ldr	r2, [r2, #24]
2000c068:	649a      	str	r2, [r3, #72]	@ 0x48
2000c06a:	e004      	b.n	2000c076 <OSPI_ConfigCmd+0x2e2>
    }
    else
    {
      /* ---- Invalid command configuration (no instruction, no address) ---- */
      status = HAL_ERROR;
2000c06c:	2301      	movs	r3, #1
2000c06e:	77fb      	strb	r3, [r7, #31]
      hospi->ErrorCode = HAL_OSPI_ERROR_INVALID_PARAM;
2000c070:	687b      	ldr	r3, [r7, #4]
2000c072:	2208      	movs	r2, #8
2000c074:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }

  /* Return function status */
  return status;
2000c076:	7ffb      	ldrb	r3, [r7, #31]
}
2000c078:	4618      	mov	r0, r3
2000c07a:	3724      	adds	r7, #36	@ 0x24
2000c07c:	46bd      	mov	sp, r7
2000c07e:	f85d 7b04 	ldr.w	r7, [sp], #4
2000c082:	4770      	bx	lr
2000c084:	f0ffc0c0 	.word	0xf0ffc0c0

2000c088 <OSPIM_GetConfig>:
  * @param  instance_nb : number of the instance
  * @param  cfg         : configuration of the IO Manager for the instance
  * @retval HAL status
  */
static HAL_StatusTypeDef OSPIM_GetConfig(uint8_t instance_nb, OSPIM_CfgTypeDef *cfg)
{
2000c088:	b480      	push	{r7}
2000c08a:	b087      	sub	sp, #28
2000c08c:	af00      	add	r7, sp, #0
2000c08e:	4603      	mov	r3, r0
2000c090:	6039      	str	r1, [r7, #0]
2000c092:	71fb      	strb	r3, [r7, #7]
  HAL_StatusTypeDef status = HAL_OK;
2000c094:	2300      	movs	r3, #0
2000c096:	75fb      	strb	r3, [r7, #23]
  uint32_t reg;
  uint32_t value = 0U;
2000c098:	2300      	movs	r3, #0
2000c09a:	613b      	str	r3, [r7, #16]
  uint32_t index;

  if ((instance_nb == 0U) || (instance_nb > OSPI_NB_INSTANCE) || (cfg == NULL))
2000c09c:	79fb      	ldrb	r3, [r7, #7]
2000c09e:	2b00      	cmp	r3, #0
2000c0a0:	d005      	beq.n	2000c0ae <OSPIM_GetConfig+0x26>
2000c0a2:	79fb      	ldrb	r3, [r7, #7]
2000c0a4:	2b02      	cmp	r3, #2
2000c0a6:	d802      	bhi.n	2000c0ae <OSPIM_GetConfig+0x26>
2000c0a8:	683b      	ldr	r3, [r7, #0]
2000c0aa:	2b00      	cmp	r3, #0
2000c0ac:	d102      	bne.n	2000c0b4 <OSPIM_GetConfig+0x2c>
  {
    /* Invalid parameter -> error returned */
    status = HAL_ERROR;
2000c0ae:	2301      	movs	r3, #1
2000c0b0:	75fb      	strb	r3, [r7, #23]
2000c0b2:	e098      	b.n	2000c1e6 <OSPIM_GetConfig+0x15e>
  }
  else
  {
    /* Initialize the structure */
    cfg->ClkPort    = 0U;
2000c0b4:	683b      	ldr	r3, [r7, #0]
2000c0b6:	2200      	movs	r2, #0
2000c0b8:	601a      	str	r2, [r3, #0]
    cfg->DQSPort    = 0U;
2000c0ba:	683b      	ldr	r3, [r7, #0]
2000c0bc:	2200      	movs	r2, #0
2000c0be:	605a      	str	r2, [r3, #4]
    cfg->NCSPort    = 0U;
2000c0c0:	683b      	ldr	r3, [r7, #0]
2000c0c2:	2200      	movs	r2, #0
2000c0c4:	609a      	str	r2, [r3, #8]
    cfg->IOLowPort  = 0U;
2000c0c6:	683b      	ldr	r3, [r7, #0]
2000c0c8:	2200      	movs	r2, #0
2000c0ca:	60da      	str	r2, [r3, #12]
    cfg->IOHighPort = 0U;
2000c0cc:	683b      	ldr	r3, [r7, #0]
2000c0ce:	2200      	movs	r2, #0
2000c0d0:	611a      	str	r2, [r3, #16]

    if (instance_nb == 2U)
2000c0d2:	79fb      	ldrb	r3, [r7, #7]
2000c0d4:	2b02      	cmp	r3, #2
2000c0d6:	d10b      	bne.n	2000c0f0 <OSPIM_GetConfig+0x68>
    {
      if ((OCTOSPIM->CR & OCTOSPIM_CR_MUXEN) == 0U)
2000c0d8:	4b46      	ldr	r3, [pc, #280]	@ (2000c1f4 <OSPIM_GetConfig+0x16c>)
2000c0da:	681b      	ldr	r3, [r3, #0]
2000c0dc:	f003 0301 	and.w	r3, r3, #1
2000c0e0:	2b00      	cmp	r3, #0
2000c0e2:	d102      	bne.n	2000c0ea <OSPIM_GetConfig+0x62>
      {
        value = (OCTOSPIM_PCR_CLKSRC | OCTOSPIM_PCR_DQSSRC | OCTOSPIM_PCR_NCSSRC
2000c0e4:	4b44      	ldr	r3, [pc, #272]	@ (2000c1f8 <OSPIM_GetConfig+0x170>)
2000c0e6:	613b      	str	r3, [r7, #16]
2000c0e8:	e002      	b.n	2000c0f0 <OSPIM_GetConfig+0x68>
                 | OCTOSPIM_PCR_IOLSRC_1 | OCTOSPIM_PCR_IOHSRC_1);
      }
      else
      {
        value = OCTOSPIM_PCR_NCSSRC;
2000c0ea:	f44f 7300 	mov.w	r3, #512	@ 0x200
2000c0ee:	613b      	str	r3, [r7, #16]
      }
    }

    /* Get the information about the instance */
    for (index = 0U; index < OSPI_IOM_NB_PORTS; index ++)
2000c0f0:	2300      	movs	r3, #0
2000c0f2:	60fb      	str	r3, [r7, #12]
2000c0f4:	e074      	b.n	2000c1e0 <OSPIM_GetConfig+0x158>
    {
      reg = OCTOSPIM->PCR[index];
2000c0f6:	4a3f      	ldr	r2, [pc, #252]	@ (2000c1f4 <OSPIM_GetConfig+0x16c>)
2000c0f8:	68fb      	ldr	r3, [r7, #12]
2000c0fa:	009b      	lsls	r3, r3, #2
2000c0fc:	4413      	add	r3, r2
2000c0fe:	685b      	ldr	r3, [r3, #4]
2000c100:	60bb      	str	r3, [r7, #8]

      if ((reg & OCTOSPIM_PCR_CLKEN) != 0U)
2000c102:	68bb      	ldr	r3, [r7, #8]
2000c104:	f003 0301 	and.w	r3, r3, #1
2000c108:	2b00      	cmp	r3, #0
2000c10a:	d00a      	beq.n	2000c122 <OSPIM_GetConfig+0x9a>
      {
        /* The clock is enabled on this port */
        if ((reg & OCTOSPIM_PCR_CLKSRC) == (value & OCTOSPIM_PCR_CLKSRC))
2000c10c:	68ba      	ldr	r2, [r7, #8]
2000c10e:	693b      	ldr	r3, [r7, #16]
2000c110:	4053      	eors	r3, r2
2000c112:	f003 0302 	and.w	r3, r3, #2
2000c116:	2b00      	cmp	r3, #0
2000c118:	d103      	bne.n	2000c122 <OSPIM_GetConfig+0x9a>
        {
          /* The clock correspond to the instance passed as parameter */
          cfg->ClkPort = index + 1U;
2000c11a:	68fb      	ldr	r3, [r7, #12]
2000c11c:	1c5a      	adds	r2, r3, #1
2000c11e:	683b      	ldr	r3, [r7, #0]
2000c120:	601a      	str	r2, [r3, #0]
        }
      }

      if ((reg & OCTOSPIM_PCR_DQSEN) != 0U)
2000c122:	68bb      	ldr	r3, [r7, #8]
2000c124:	f003 0310 	and.w	r3, r3, #16
2000c128:	2b00      	cmp	r3, #0
2000c12a:	d00a      	beq.n	2000c142 <OSPIM_GetConfig+0xba>
      {
        /* The DQS is enabled on this port */
        if ((reg & OCTOSPIM_PCR_DQSSRC) == (value & OCTOSPIM_PCR_DQSSRC))
2000c12c:	68ba      	ldr	r2, [r7, #8]
2000c12e:	693b      	ldr	r3, [r7, #16]
2000c130:	4053      	eors	r3, r2
2000c132:	f003 0320 	and.w	r3, r3, #32
2000c136:	2b00      	cmp	r3, #0
2000c138:	d103      	bne.n	2000c142 <OSPIM_GetConfig+0xba>
        {
          /* The DQS correspond to the instance passed as parameter */
          cfg->DQSPort = index + 1U;
2000c13a:	68fb      	ldr	r3, [r7, #12]
2000c13c:	1c5a      	adds	r2, r3, #1
2000c13e:	683b      	ldr	r3, [r7, #0]
2000c140:	605a      	str	r2, [r3, #4]
        }
      }

      if ((reg & OCTOSPIM_PCR_NCSEN) != 0U)
2000c142:	68bb      	ldr	r3, [r7, #8]
2000c144:	f403 7380 	and.w	r3, r3, #256	@ 0x100
2000c148:	2b00      	cmp	r3, #0
2000c14a:	d00a      	beq.n	2000c162 <OSPIM_GetConfig+0xda>
      {
        /* The nCS is enabled on this port */
        if ((reg & OCTOSPIM_PCR_NCSSRC) == (value & OCTOSPIM_PCR_NCSSRC))
2000c14c:	68ba      	ldr	r2, [r7, #8]
2000c14e:	693b      	ldr	r3, [r7, #16]
2000c150:	4053      	eors	r3, r2
2000c152:	f403 7300 	and.w	r3, r3, #512	@ 0x200
2000c156:	2b00      	cmp	r3, #0
2000c158:	d103      	bne.n	2000c162 <OSPIM_GetConfig+0xda>
        {
          /* The nCS correspond to the instance passed as parameter */
          cfg->NCSPort = index + 1U;
2000c15a:	68fb      	ldr	r3, [r7, #12]
2000c15c:	1c5a      	adds	r2, r3, #1
2000c15e:	683b      	ldr	r3, [r7, #0]
2000c160:	609a      	str	r2, [r3, #8]
        }
      }

      if ((reg & OCTOSPIM_PCR_IOLEN) != 0U)
2000c162:	68bb      	ldr	r3, [r7, #8]
2000c164:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
2000c168:	2b00      	cmp	r3, #0
2000c16a:	d018      	beq.n	2000c19e <OSPIM_GetConfig+0x116>
      {
        /* The IO Low is enabled on this port */
        if ((reg & OCTOSPIM_PCR_IOLSRC_1) == (value & OCTOSPIM_PCR_IOLSRC_1))
2000c16c:	68ba      	ldr	r2, [r7, #8]
2000c16e:	693b      	ldr	r3, [r7, #16]
2000c170:	4053      	eors	r3, r2
2000c172:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
2000c176:	2b00      	cmp	r3, #0
2000c178:	d111      	bne.n	2000c19e <OSPIM_GetConfig+0x116>
        {
          /* The IO Low correspond to the instance passed as parameter */
          if ((reg & OCTOSPIM_PCR_IOLSRC_0) == 0U)
2000c17a:	68bb      	ldr	r3, [r7, #8]
2000c17c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
2000c180:	2b00      	cmp	r3, #0
2000c182:	d106      	bne.n	2000c192 <OSPIM_GetConfig+0x10a>
          {
            cfg->IOLowPort = (OCTOSPIM_PCR_IOLEN | (index + 1U));
2000c184:	68fb      	ldr	r3, [r7, #12]
2000c186:	3301      	adds	r3, #1
2000c188:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
2000c18c:	683b      	ldr	r3, [r7, #0]
2000c18e:	60da      	str	r2, [r3, #12]
2000c190:	e005      	b.n	2000c19e <OSPIM_GetConfig+0x116>
          }
          else
          {
            cfg->IOLowPort = (OCTOSPIM_PCR_IOHEN | (index + 1U));
2000c192:	68fb      	ldr	r3, [r7, #12]
2000c194:	3301      	adds	r3, #1
2000c196:	f043 7280 	orr.w	r2, r3, #16777216	@ 0x1000000
2000c19a:	683b      	ldr	r3, [r7, #0]
2000c19c:	60da      	str	r2, [r3, #12]
          }
        }
      }

      if ((reg & OCTOSPIM_PCR_IOHEN) != 0U)
2000c19e:	68bb      	ldr	r3, [r7, #8]
2000c1a0:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
2000c1a4:	2b00      	cmp	r3, #0
2000c1a6:	d018      	beq.n	2000c1da <OSPIM_GetConfig+0x152>
      {
        /* The IO High is enabled on this port */
        if ((reg & OCTOSPIM_PCR_IOHSRC_1) == (value & OCTOSPIM_PCR_IOHSRC_1))
2000c1a8:	68ba      	ldr	r2, [r7, #8]
2000c1aa:	693b      	ldr	r3, [r7, #16]
2000c1ac:	4053      	eors	r3, r2
2000c1ae:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
2000c1b2:	2b00      	cmp	r3, #0
2000c1b4:	d111      	bne.n	2000c1da <OSPIM_GetConfig+0x152>
        {
          /* The IO High correspond to the instance passed as parameter */
          if ((reg & OCTOSPIM_PCR_IOHSRC_0) == 0U)
2000c1b6:	68bb      	ldr	r3, [r7, #8]
2000c1b8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
2000c1bc:	2b00      	cmp	r3, #0
2000c1be:	d106      	bne.n	2000c1ce <OSPIM_GetConfig+0x146>
          {
            cfg->IOHighPort = (OCTOSPIM_PCR_IOLEN | (index + 1U));
2000c1c0:	68fb      	ldr	r3, [r7, #12]
2000c1c2:	3301      	adds	r3, #1
2000c1c4:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
2000c1c8:	683b      	ldr	r3, [r7, #0]
2000c1ca:	611a      	str	r2, [r3, #16]
2000c1cc:	e005      	b.n	2000c1da <OSPIM_GetConfig+0x152>
          }
          else
          {
            cfg->IOHighPort = (OCTOSPIM_PCR_IOHEN | (index + 1U));
2000c1ce:	68fb      	ldr	r3, [r7, #12]
2000c1d0:	3301      	adds	r3, #1
2000c1d2:	f043 7280 	orr.w	r2, r3, #16777216	@ 0x1000000
2000c1d6:	683b      	ldr	r3, [r7, #0]
2000c1d8:	611a      	str	r2, [r3, #16]
    for (index = 0U; index < OSPI_IOM_NB_PORTS; index ++)
2000c1da:	68fb      	ldr	r3, [r7, #12]
2000c1dc:	3301      	adds	r3, #1
2000c1de:	60fb      	str	r3, [r7, #12]
2000c1e0:	68fb      	ldr	r3, [r7, #12]
2000c1e2:	2b01      	cmp	r3, #1
2000c1e4:	d987      	bls.n	2000c0f6 <OSPIM_GetConfig+0x6e>
      }
    }
  }

  /* Return function status */
  return status;
2000c1e6:	7dfb      	ldrb	r3, [r7, #23]
}
2000c1e8:	4618      	mov	r0, r3
2000c1ea:	371c      	adds	r7, #28
2000c1ec:	46bd      	mov	sp, r7
2000c1ee:	f85d 7b04 	ldr.w	r7, [sp], #4
2000c1f2:	4770      	bx	lr
2000c1f4:	420c4000 	.word	0x420c4000
2000c1f8:	04040222 	.word	0x04040222

2000c1fc <HAL_OSPI_DLYB_SetConfig>:
  * @param  hospi   : OSPI handle.
  * @param  pdlyb_cfg: Pointer to DLYB configuration structure.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_OSPI_DLYB_SetConfig(OSPI_HandleTypeDef *hospi, HAL_OSPI_DLYB_CfgTypeDef  *pdlyb_cfg)
{
2000c1fc:	b580      	push	{r7, lr}
2000c1fe:	b084      	sub	sp, #16
2000c200:	af00      	add	r7, sp, #0
2000c202:	6078      	str	r0, [r7, #4]
2000c204:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_ERROR;
2000c206:	2301      	movs	r3, #1
2000c208:	73fb      	strb	r3, [r7, #15]

  /* Enable OCTOSPI Free Running Clock (mandatory) */
  SET_BIT(hospi->Instance->DCR1, OCTOSPI_DCR1_FRCK);
2000c20a:	687b      	ldr	r3, [r7, #4]
2000c20c:	681b      	ldr	r3, [r3, #0]
2000c20e:	689a      	ldr	r2, [r3, #8]
2000c210:	687b      	ldr	r3, [r7, #4]
2000c212:	681b      	ldr	r3, [r3, #0]
2000c214:	f042 0202 	orr.w	r2, r2, #2
2000c218:	609a      	str	r2, [r3, #8]

  /* Update OCTOSPI state */
  hospi->State = HAL_OSPI_STATE_BUSY_CMD;
2000c21a:	687b      	ldr	r3, [r7, #4]
2000c21c:	2208      	movs	r2, #8
2000c21e:	651a      	str	r2, [r3, #80]	@ 0x50

  if (hospi->Instance == OCTOSPI1)
2000c220:	687b      	ldr	r3, [r7, #4]
2000c222:	681b      	ldr	r3, [r3, #0]
2000c224:	4a15      	ldr	r2, [pc, #84]	@ (2000c27c <HAL_OSPI_DLYB_SetConfig+0x80>)
2000c226:	4293      	cmp	r3, r2
2000c228:	d109      	bne.n	2000c23e <HAL_OSPI_DLYB_SetConfig+0x42>
  {
    /* Enable the DelayBlock */
    LL_DLYB_Enable(DLYB_OCTOSPI1);
2000c22a:	4815      	ldr	r0, [pc, #84]	@ (2000c280 <HAL_OSPI_DLYB_SetConfig+0x84>)
2000c22c:	f7fd fcaa 	bl	20009b84 <LL_DLYB_Enable>

    /* Set the Delay Block configuration */
    LL_DLYB_SetDelay(DLYB_OCTOSPI1, pdlyb_cfg);
2000c230:	6839      	ldr	r1, [r7, #0]
2000c232:	4813      	ldr	r0, [pc, #76]	@ (2000c280 <HAL_OSPI_DLYB_SetConfig+0x84>)
2000c234:	f00b fbb4 	bl	200179a0 <LL_DLYB_SetDelay>
    status = HAL_OK;
2000c238:	2300      	movs	r3, #0
2000c23a:	73fb      	strb	r3, [r7, #15]
2000c23c:	e00d      	b.n	2000c25a <HAL_OSPI_DLYB_SetConfig+0x5e>
  }

#if defined (OCTOSPI2)
  else if (hospi->Instance == OCTOSPI2)
2000c23e:	687b      	ldr	r3, [r7, #4]
2000c240:	681b      	ldr	r3, [r3, #0]
2000c242:	4a10      	ldr	r2, [pc, #64]	@ (2000c284 <HAL_OSPI_DLYB_SetConfig+0x88>)
2000c244:	4293      	cmp	r3, r2
2000c246:	d108      	bne.n	2000c25a <HAL_OSPI_DLYB_SetConfig+0x5e>
  {
    /* Enable the DelayBlock */
    LL_DLYB_Enable(DLYB_OCTOSPI2);
2000c248:	480f      	ldr	r0, [pc, #60]	@ (2000c288 <HAL_OSPI_DLYB_SetConfig+0x8c>)
2000c24a:	f7fd fc9b 	bl	20009b84 <LL_DLYB_Enable>

    /* Set the Delay Block configuration */
    LL_DLYB_SetDelay(DLYB_OCTOSPI2, pdlyb_cfg);
2000c24e:	6839      	ldr	r1, [r7, #0]
2000c250:	480d      	ldr	r0, [pc, #52]	@ (2000c288 <HAL_OSPI_DLYB_SetConfig+0x8c>)
2000c252:	f00b fba5 	bl	200179a0 <LL_DLYB_SetDelay>
    status = HAL_OK;
2000c256:	2300      	movs	r3, #0
2000c258:	73fb      	strb	r3, [r7, #15]
  {
    /* Nothing to do */
  }

  /* Abort the current OCTOSPI operation if exist */
  (void)HAL_OSPI_Abort(hospi);
2000c25a:	6878      	ldr	r0, [r7, #4]
2000c25c:	f7fe fe6f 	bl	2000af3e <HAL_OSPI_Abort>

  /* Disable Free Running Clock */
  CLEAR_BIT(hospi->Instance->DCR1, OCTOSPI_DCR1_FRCK);
2000c260:	687b      	ldr	r3, [r7, #4]
2000c262:	681b      	ldr	r3, [r3, #0]
2000c264:	689a      	ldr	r2, [r3, #8]
2000c266:	687b      	ldr	r3, [r7, #4]
2000c268:	681b      	ldr	r3, [r3, #0]
2000c26a:	f022 0202 	bic.w	r2, r2, #2
2000c26e:	609a      	str	r2, [r3, #8]

  /* Return function status */
  return status;
2000c270:	7bfb      	ldrb	r3, [r7, #15]
}
2000c272:	4618      	mov	r0, r3
2000c274:	3710      	adds	r7, #16
2000c276:	46bd      	mov	sp, r7
2000c278:	bd80      	pop	{r7, pc}
2000c27a:	bf00      	nop
2000c27c:	420d1400 	.word	0x420d1400
2000c280:	420cf000 	.word	0x420cf000
2000c284:	420d2400 	.word	0x420d2400
2000c288:	420cf400 	.word	0x420cf400

2000c28c <HAL_OSPI_DLYB_GetConfig>:
  * @param  hospi   : OSPI handle.
  * @param  pdlyb_cfg: Pointer to DLYB configuration structure.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_OSPI_DLYB_GetConfig(const OSPI_HandleTypeDef *hospi, HAL_OSPI_DLYB_CfgTypeDef  *pdlyb_cfg)
{
2000c28c:	b580      	push	{r7, lr}
2000c28e:	b084      	sub	sp, #16
2000c290:	af00      	add	r7, sp, #0
2000c292:	6078      	str	r0, [r7, #4]
2000c294:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_ERROR;
2000c296:	2301      	movs	r3, #1
2000c298:	73fb      	strb	r3, [r7, #15]

  if (hospi->Instance == OCTOSPI1)
2000c29a:	687b      	ldr	r3, [r7, #4]
2000c29c:	681b      	ldr	r3, [r3, #0]
2000c29e:	4a0d      	ldr	r2, [pc, #52]	@ (2000c2d4 <HAL_OSPI_DLYB_GetConfig+0x48>)
2000c2a0:	4293      	cmp	r3, r2
2000c2a2:	d106      	bne.n	2000c2b2 <HAL_OSPI_DLYB_GetConfig+0x26>
  {
    LL_DLYB_GetDelay(DLYB_OCTOSPI1, pdlyb_cfg);
2000c2a4:	6839      	ldr	r1, [r7, #0]
2000c2a6:	480c      	ldr	r0, [pc, #48]	@ (2000c2d8 <HAL_OSPI_DLYB_GetConfig+0x4c>)
2000c2a8:	f00b fb99 	bl	200179de <LL_DLYB_GetDelay>
    status = HAL_OK;
2000c2ac:	2300      	movs	r3, #0
2000c2ae:	73fb      	strb	r3, [r7, #15]
2000c2b0:	e00a      	b.n	2000c2c8 <HAL_OSPI_DLYB_GetConfig+0x3c>
  }
#if defined (OCTOSPI2)
  else if (hospi->Instance == OCTOSPI2)
2000c2b2:	687b      	ldr	r3, [r7, #4]
2000c2b4:	681b      	ldr	r3, [r3, #0]
2000c2b6:	4a09      	ldr	r2, [pc, #36]	@ (2000c2dc <HAL_OSPI_DLYB_GetConfig+0x50>)
2000c2b8:	4293      	cmp	r3, r2
2000c2ba:	d105      	bne.n	2000c2c8 <HAL_OSPI_DLYB_GetConfig+0x3c>
  {
    LL_DLYB_GetDelay(DLYB_OCTOSPI2, pdlyb_cfg);
2000c2bc:	6839      	ldr	r1, [r7, #0]
2000c2be:	4808      	ldr	r0, [pc, #32]	@ (2000c2e0 <HAL_OSPI_DLYB_GetConfig+0x54>)
2000c2c0:	f00b fb8d 	bl	200179de <LL_DLYB_GetDelay>
    status = HAL_OK;
2000c2c4:	2300      	movs	r3, #0
2000c2c6:	73fb      	strb	r3, [r7, #15]
  {
    /* Nothing to do */
  }

  /* Return function status */
  return status;
2000c2c8:	7bfb      	ldrb	r3, [r7, #15]
}
2000c2ca:	4618      	mov	r0, r3
2000c2cc:	3710      	adds	r7, #16
2000c2ce:	46bd      	mov	sp, r7
2000c2d0:	bd80      	pop	{r7, pc}
2000c2d2:	bf00      	nop
2000c2d4:	420d1400 	.word	0x420d1400
2000c2d8:	420cf000 	.word	0x420cf000
2000c2dc:	420d2400 	.word	0x420d2400
2000c2e0:	420cf400 	.word	0x420cf400

2000c2e4 <HAL_OSPI_DLYB_GetClockPeriod>:
  * @brief  Get the Delay line length value.
  * @param  hospi   : OSPI handle.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_OSPI_DLYB_GetClockPeriod(OSPI_HandleTypeDef *hospi, HAL_OSPI_DLYB_CfgTypeDef  *pdlyb_cfg)
{
2000c2e4:	b580      	push	{r7, lr}
2000c2e6:	b084      	sub	sp, #16
2000c2e8:	af00      	add	r7, sp, #0
2000c2ea:	6078      	str	r0, [r7, #4]
2000c2ec:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_ERROR;
2000c2ee:	2301      	movs	r3, #1
2000c2f0:	73fb      	strb	r3, [r7, #15]

  /* Enable OCTOSPI Free Running Clock (mandatory) */
  SET_BIT(hospi->Instance->DCR1, OCTOSPI_DCR1_FRCK);
2000c2f2:	687b      	ldr	r3, [r7, #4]
2000c2f4:	681b      	ldr	r3, [r3, #0]
2000c2f6:	689a      	ldr	r2, [r3, #8]
2000c2f8:	687b      	ldr	r3, [r7, #4]
2000c2fa:	681b      	ldr	r3, [r3, #0]
2000c2fc:	f042 0202 	orr.w	r2, r2, #2
2000c300:	609a      	str	r2, [r3, #8]

  /* Update OCTOSPI state */
  hospi->State = HAL_OSPI_STATE_BUSY_CMD;
2000c302:	687b      	ldr	r3, [r7, #4]
2000c304:	2208      	movs	r2, #8
2000c306:	651a      	str	r2, [r3, #80]	@ 0x50

  if (hospi->Instance == OCTOSPI1)
2000c308:	687b      	ldr	r3, [r7, #4]
2000c30a:	681b      	ldr	r3, [r3, #0]
2000c30c:	4a1b      	ldr	r2, [pc, #108]	@ (2000c37c <HAL_OSPI_DLYB_GetClockPeriod+0x98>)
2000c30e:	4293      	cmp	r3, r2
2000c310:	d10f      	bne.n	2000c332 <HAL_OSPI_DLYB_GetClockPeriod+0x4e>
  {
    /* Enable the DelayBlock */
    LL_DLYB_Enable(DLYB_OCTOSPI1);
2000c312:	481b      	ldr	r0, [pc, #108]	@ (2000c380 <HAL_OSPI_DLYB_GetClockPeriod+0x9c>)
2000c314:	f7fd fc36 	bl	20009b84 <LL_DLYB_Enable>

    /* try to detect Period */
    if (LL_DLYB_GetClockPeriod(DLYB_OCTOSPI1, pdlyb_cfg) == (uint32_t)SUCCESS)
2000c318:	6839      	ldr	r1, [r7, #0]
2000c31a:	4819      	ldr	r0, [pc, #100]	@ (2000c380 <HAL_OSPI_DLYB_GetClockPeriod+0x9c>)
2000c31c:	f00b fb78 	bl	20017a10 <LL_DLYB_GetClockPeriod>
2000c320:	4603      	mov	r3, r0
2000c322:	2b00      	cmp	r3, #0
2000c324:	d101      	bne.n	2000c32a <HAL_OSPI_DLYB_GetClockPeriod+0x46>
    {
      status = HAL_OK;
2000c326:	2300      	movs	r3, #0
2000c328:	73fb      	strb	r3, [r7, #15]
    }

    /* Disable the DelayBlock */
    LL_DLYB_Disable(DLYB_OCTOSPI1);
2000c32a:	4815      	ldr	r0, [pc, #84]	@ (2000c380 <HAL_OSPI_DLYB_GetClockPeriod+0x9c>)
2000c32c:	f7fd fc3a 	bl	20009ba4 <LL_DLYB_Disable>
2000c330:	e013      	b.n	2000c35a <HAL_OSPI_DLYB_GetClockPeriod+0x76>
  }

#if defined (OCTOSPI2)
  else if (hospi->Instance == OCTOSPI2)
2000c332:	687b      	ldr	r3, [r7, #4]
2000c334:	681b      	ldr	r3, [r3, #0]
2000c336:	4a13      	ldr	r2, [pc, #76]	@ (2000c384 <HAL_OSPI_DLYB_GetClockPeriod+0xa0>)
2000c338:	4293      	cmp	r3, r2
2000c33a:	d10e      	bne.n	2000c35a <HAL_OSPI_DLYB_GetClockPeriod+0x76>
  {
    /* Enable the DelayBlock */
    LL_DLYB_Enable(DLYB_OCTOSPI2);
2000c33c:	4812      	ldr	r0, [pc, #72]	@ (2000c388 <HAL_OSPI_DLYB_GetClockPeriod+0xa4>)
2000c33e:	f7fd fc21 	bl	20009b84 <LL_DLYB_Enable>

    /* try to detect Period */
    if (LL_DLYB_GetClockPeriod(DLYB_OCTOSPI2, pdlyb_cfg) == (uint32_t)SUCCESS)
2000c342:	6839      	ldr	r1, [r7, #0]
2000c344:	4810      	ldr	r0, [pc, #64]	@ (2000c388 <HAL_OSPI_DLYB_GetClockPeriod+0xa4>)
2000c346:	f00b fb63 	bl	20017a10 <LL_DLYB_GetClockPeriod>
2000c34a:	4603      	mov	r3, r0
2000c34c:	2b00      	cmp	r3, #0
2000c34e:	d101      	bne.n	2000c354 <HAL_OSPI_DLYB_GetClockPeriod+0x70>
    {
      status = HAL_OK;
2000c350:	2300      	movs	r3, #0
2000c352:	73fb      	strb	r3, [r7, #15]
    }

    /* Disable the DelayBlock */
    LL_DLYB_Disable(DLYB_OCTOSPI2);
2000c354:	480c      	ldr	r0, [pc, #48]	@ (2000c388 <HAL_OSPI_DLYB_GetClockPeriod+0xa4>)
2000c356:	f7fd fc25 	bl	20009ba4 <LL_DLYB_Disable>
  {
    /* Nothing to do */
  }

  /* Abort the current OctoSPI operation if exist */
  (void)HAL_OSPI_Abort(hospi);
2000c35a:	6878      	ldr	r0, [r7, #4]
2000c35c:	f7fe fdef 	bl	2000af3e <HAL_OSPI_Abort>

  /* Disable Free Running Clock */
  CLEAR_BIT(hospi->Instance->DCR1, OCTOSPI_DCR1_FRCK);
2000c360:	687b      	ldr	r3, [r7, #4]
2000c362:	681b      	ldr	r3, [r3, #0]
2000c364:	689a      	ldr	r2, [r3, #8]
2000c366:	687b      	ldr	r3, [r7, #4]
2000c368:	681b      	ldr	r3, [r3, #0]
2000c36a:	f022 0202 	bic.w	r2, r2, #2
2000c36e:	609a      	str	r2, [r3, #8]

  /* Return function status */
  return status;
2000c370:	7bfb      	ldrb	r3, [r7, #15]
}
2000c372:	4618      	mov	r0, r3
2000c374:	3710      	adds	r7, #16
2000c376:	46bd      	mov	sp, r7
2000c378:	bd80      	pop	{r7, pc}
2000c37a:	bf00      	nop
2000c37c:	420d1400 	.word	0x420d1400
2000c380:	420cf000 	.word	0x420cf000
2000c384:	420d2400 	.word	0x420d2400
2000c388:	420cf400 	.word	0x420cf400

2000c38c <HAL_PWR_DeInit>:
  *         The prototype is kept just to maintain compatibility with other
  *         products.
  * @retval None.
  */
void HAL_PWR_DeInit(void)
{
2000c38c:	b480      	push	{r7}
2000c38e:	af00      	add	r7, sp, #0
}
2000c390:	bf00      	nop
2000c392:	46bd      	mov	sp, r7
2000c394:	f85d 7b04 	ldr.w	r7, [sp], #4
2000c398:	4770      	bx	lr
	...

2000c39c <HAL_PWR_EnableBkUpAccess>:
  * @note   After a system reset, the backup domain is protected against
  *         possible unwanted write accesses.
  * @retval None.
  */
void HAL_PWR_EnableBkUpAccess(void)
{
2000c39c:	b480      	push	{r7}
2000c39e:	af00      	add	r7, sp, #0
  SET_BIT(PWR->DBPR, PWR_DBPR_DBP);
2000c3a0:	4b05      	ldr	r3, [pc, #20]	@ (2000c3b8 <HAL_PWR_EnableBkUpAccess+0x1c>)
2000c3a2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
2000c3a4:	4a04      	ldr	r2, [pc, #16]	@ (2000c3b8 <HAL_PWR_EnableBkUpAccess+0x1c>)
2000c3a6:	f043 0301 	orr.w	r3, r3, #1
2000c3aa:	6293      	str	r3, [r2, #40]	@ 0x28
}
2000c3ac:	bf00      	nop
2000c3ae:	46bd      	mov	sp, r7
2000c3b0:	f85d 7b04 	ldr.w	r7, [sp], #4
2000c3b4:	4770      	bx	lr
2000c3b6:	bf00      	nop
2000c3b8:	46020800 	.word	0x46020800

2000c3bc <HAL_PWR_DisableBkUpAccess>:
  *         register RCC_BDCR, RTC registers, TAMP registers, backup registers
  *         and backup SRAM).
  * @retval None.
  */
void HAL_PWR_DisableBkUpAccess(void)
{
2000c3bc:	b480      	push	{r7}
2000c3be:	af00      	add	r7, sp, #0
  CLEAR_BIT(PWR->DBPR, PWR_DBPR_DBP);
2000c3c0:	4b05      	ldr	r3, [pc, #20]	@ (2000c3d8 <HAL_PWR_DisableBkUpAccess+0x1c>)
2000c3c2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
2000c3c4:	4a04      	ldr	r2, [pc, #16]	@ (2000c3d8 <HAL_PWR_DisableBkUpAccess+0x1c>)
2000c3c6:	f023 0301 	bic.w	r3, r3, #1
2000c3ca:	6293      	str	r3, [r2, #40]	@ 0x28
}
2000c3cc:	bf00      	nop
2000c3ce:	46bd      	mov	sp, r7
2000c3d0:	f85d 7b04 	ldr.w	r7, [sp], #4
2000c3d4:	4770      	bx	lr
2000c3d6:	bf00      	nop
2000c3d8:	46020800 	.word	0x46020800

2000c3dc <HAL_PWR_ConfigPVD>:
  * @param  pConfigPVD : Pointer to a PWR_PVDTypeDef structure that contains the
  *                      PVD configuration information (PVDLevel and EventMode).
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_PWR_ConfigPVD(PWR_PVDTypeDef *pConfigPVD)
{
2000c3dc:	b480      	push	{r7}
2000c3de:	b083      	sub	sp, #12
2000c3e0:	af00      	add	r7, sp, #0
2000c3e2:	6078      	str	r0, [r7, #4]
  /* Check the PVD parameter */
  if (pConfigPVD == NULL)
2000c3e4:	687b      	ldr	r3, [r7, #4]
2000c3e6:	2b00      	cmp	r3, #0
2000c3e8:	d101      	bne.n	2000c3ee <HAL_PWR_ConfigPVD+0x12>
  {
    return HAL_ERROR;
2000c3ea:	2301      	movs	r3, #1
2000c3ec:	e059      	b.n	2000c4a2 <HAL_PWR_ConfigPVD+0xc6>
  /* Check the parameters */
  assert_param(IS_PWR_PVD_LEVEL(pConfigPVD->PVDLevel));
  assert_param(IS_PWR_PVD_MODE(pConfigPVD->Mode));

  /* Set PVDLS[2:0] bits according to PVDLevel value */
  MODIFY_REG(PWR->SVMCR, PWR_SVMCR_PVDLS, pConfigPVD->PVDLevel);
2000c3ee:	4b30      	ldr	r3, [pc, #192]	@ (2000c4b0 <HAL_PWR_ConfigPVD+0xd4>)
2000c3f0:	691b      	ldr	r3, [r3, #16]
2000c3f2:	f023 02e0 	bic.w	r2, r3, #224	@ 0xe0
2000c3f6:	687b      	ldr	r3, [r7, #4]
2000c3f8:	681b      	ldr	r3, [r3, #0]
2000c3fa:	492d      	ldr	r1, [pc, #180]	@ (2000c4b0 <HAL_PWR_ConfigPVD+0xd4>)
2000c3fc:	4313      	orrs	r3, r2
2000c3fe:	610b      	str	r3, [r1, #16]

  /* Disable PVD Event/Interrupt */
  __HAL_PWR_PVD_EXTI_DISABLE_EVENT();
2000c400:	4b2c      	ldr	r3, [pc, #176]	@ (2000c4b4 <HAL_PWR_ConfigPVD+0xd8>)
2000c402:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
2000c406:	4a2b      	ldr	r2, [pc, #172]	@ (2000c4b4 <HAL_PWR_ConfigPVD+0xd8>)
2000c408:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
2000c40c:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84
  __HAL_PWR_PVD_EXTI_DISABLE_IT();
2000c410:	4b28      	ldr	r3, [pc, #160]	@ (2000c4b4 <HAL_PWR_ConfigPVD+0xd8>)
2000c412:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
2000c416:	4a27      	ldr	r2, [pc, #156]	@ (2000c4b4 <HAL_PWR_ConfigPVD+0xd8>)
2000c418:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
2000c41c:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
  __HAL_PWR_PVD_EXTI_DISABLE_RISING_EDGE();
2000c420:	4b24      	ldr	r3, [pc, #144]	@ (2000c4b4 <HAL_PWR_ConfigPVD+0xd8>)
2000c422:	681b      	ldr	r3, [r3, #0]
2000c424:	4a23      	ldr	r2, [pc, #140]	@ (2000c4b4 <HAL_PWR_ConfigPVD+0xd8>)
2000c426:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
2000c42a:	6013      	str	r3, [r2, #0]
  __HAL_PWR_PVD_EXTI_DISABLE_FALLING_EDGE();
2000c42c:	4b21      	ldr	r3, [pc, #132]	@ (2000c4b4 <HAL_PWR_ConfigPVD+0xd8>)
2000c42e:	685b      	ldr	r3, [r3, #4]
2000c430:	4a20      	ldr	r2, [pc, #128]	@ (2000c4b4 <HAL_PWR_ConfigPVD+0xd8>)
2000c432:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
2000c436:	6053      	str	r3, [r2, #4]

  /* Configure the PVD in interrupt mode */
  if ((pConfigPVD->Mode & PVD_MODE_IT) == PVD_MODE_IT)
2000c438:	687b      	ldr	r3, [r7, #4]
2000c43a:	685b      	ldr	r3, [r3, #4]
2000c43c:	f003 0304 	and.w	r3, r3, #4
2000c440:	2b00      	cmp	r3, #0
2000c442:	d007      	beq.n	2000c454 <HAL_PWR_ConfigPVD+0x78>
  {
    __HAL_PWR_PVD_EXTI_ENABLE_IT();
2000c444:	4b1b      	ldr	r3, [pc, #108]	@ (2000c4b4 <HAL_PWR_ConfigPVD+0xd8>)
2000c446:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
2000c44a:	4a1a      	ldr	r2, [pc, #104]	@ (2000c4b4 <HAL_PWR_ConfigPVD+0xd8>)
2000c44c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
2000c450:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
  }

  /* Configure the PVD in event mode */
  if ((pConfigPVD->Mode & PVD_MODE_EVT) == PVD_MODE_EVT)
2000c454:	687b      	ldr	r3, [r7, #4]
2000c456:	685b      	ldr	r3, [r3, #4]
2000c458:	f003 0308 	and.w	r3, r3, #8
2000c45c:	2b00      	cmp	r3, #0
2000c45e:	d007      	beq.n	2000c470 <HAL_PWR_ConfigPVD+0x94>
  {
    __HAL_PWR_PVD_EXTI_ENABLE_EVENT();
2000c460:	4b14      	ldr	r3, [pc, #80]	@ (2000c4b4 <HAL_PWR_ConfigPVD+0xd8>)
2000c462:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
2000c466:	4a13      	ldr	r2, [pc, #76]	@ (2000c4b4 <HAL_PWR_ConfigPVD+0xd8>)
2000c468:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
2000c46c:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84
  }

  /* Configure the PVD in rising edge */
  if ((pConfigPVD->Mode & PVD_RISING_EDGE) == PVD_RISING_EDGE)
2000c470:	687b      	ldr	r3, [r7, #4]
2000c472:	685b      	ldr	r3, [r3, #4]
2000c474:	f003 0301 	and.w	r3, r3, #1
2000c478:	2b00      	cmp	r3, #0
2000c47a:	d005      	beq.n	2000c488 <HAL_PWR_ConfigPVD+0xac>
  {
    __HAL_PWR_PVD_EXTI_ENABLE_RISING_EDGE();
2000c47c:	4b0d      	ldr	r3, [pc, #52]	@ (2000c4b4 <HAL_PWR_ConfigPVD+0xd8>)
2000c47e:	681b      	ldr	r3, [r3, #0]
2000c480:	4a0c      	ldr	r2, [pc, #48]	@ (2000c4b4 <HAL_PWR_ConfigPVD+0xd8>)
2000c482:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
2000c486:	6013      	str	r3, [r2, #0]
  }

  /* Configure the PVD in falling edge */
  if ((pConfigPVD->Mode & PVD_FALLING_EDGE) == PVD_FALLING_EDGE)
2000c488:	687b      	ldr	r3, [r7, #4]
2000c48a:	685b      	ldr	r3, [r3, #4]
2000c48c:	f003 0302 	and.w	r3, r3, #2
2000c490:	2b00      	cmp	r3, #0
2000c492:	d005      	beq.n	2000c4a0 <HAL_PWR_ConfigPVD+0xc4>
  {
    __HAL_PWR_PVD_EXTI_ENABLE_FALLING_EDGE();
2000c494:	4b07      	ldr	r3, [pc, #28]	@ (2000c4b4 <HAL_PWR_ConfigPVD+0xd8>)
2000c496:	685b      	ldr	r3, [r3, #4]
2000c498:	4a06      	ldr	r2, [pc, #24]	@ (2000c4b4 <HAL_PWR_ConfigPVD+0xd8>)
2000c49a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
2000c49e:	6053      	str	r3, [r2, #4]
  }

  return HAL_OK;
2000c4a0:	2300      	movs	r3, #0
}
2000c4a2:	4618      	mov	r0, r3
2000c4a4:	370c      	adds	r7, #12
2000c4a6:	46bd      	mov	sp, r7
2000c4a8:	f85d 7b04 	ldr.w	r7, [sp], #4
2000c4ac:	4770      	bx	lr
2000c4ae:	bf00      	nop
2000c4b0:	46020800 	.word	0x46020800
2000c4b4:	46022000 	.word	0x46022000

2000c4b8 <HAL_PWR_EnablePVD>:
/**
  * @brief  Enable the programmable voltage detector (PVD).
  * @retval None.
  */
void HAL_PWR_EnablePVD(void)
{
2000c4b8:	b480      	push	{r7}
2000c4ba:	af00      	add	r7, sp, #0
  SET_BIT(PWR->SVMCR, PWR_SVMCR_PVDE);
2000c4bc:	4b05      	ldr	r3, [pc, #20]	@ (2000c4d4 <HAL_PWR_EnablePVD+0x1c>)
2000c4be:	691b      	ldr	r3, [r3, #16]
2000c4c0:	4a04      	ldr	r2, [pc, #16]	@ (2000c4d4 <HAL_PWR_EnablePVD+0x1c>)
2000c4c2:	f043 0310 	orr.w	r3, r3, #16
2000c4c6:	6113      	str	r3, [r2, #16]
}
2000c4c8:	bf00      	nop
2000c4ca:	46bd      	mov	sp, r7
2000c4cc:	f85d 7b04 	ldr.w	r7, [sp], #4
2000c4d0:	4770      	bx	lr
2000c4d2:	bf00      	nop
2000c4d4:	46020800 	.word	0x46020800

2000c4d8 <HAL_PWR_DisablePVD>:
/**
  * @brief  Disable the programmable voltage detector (PVD).
  * @retval None.
  */
void HAL_PWR_DisablePVD(void)
{
2000c4d8:	b480      	push	{r7}
2000c4da:	af00      	add	r7, sp, #0
  CLEAR_BIT(PWR->SVMCR, PWR_SVMCR_PVDE);
2000c4dc:	4b05      	ldr	r3, [pc, #20]	@ (2000c4f4 <HAL_PWR_DisablePVD+0x1c>)
2000c4de:	691b      	ldr	r3, [r3, #16]
2000c4e0:	4a04      	ldr	r2, [pc, #16]	@ (2000c4f4 <HAL_PWR_DisablePVD+0x1c>)
2000c4e2:	f023 0310 	bic.w	r3, r3, #16
2000c4e6:	6113      	str	r3, [r2, #16]
}
2000c4e8:	bf00      	nop
2000c4ea:	46bd      	mov	sp, r7
2000c4ec:	f85d 7b04 	ldr.w	r7, [sp], #4
2000c4f0:	4770      	bx	lr
2000c4f2:	bf00      	nop
2000c4f4:	46020800 	.word	0x46020800

2000c4f8 <HAL_PWR_EnableWakeUpPin>:
  *                     the wake up line, the wake up source with
  *                     high polarity and the first wake up I/O.
  * @retval None.
  */
void HAL_PWR_EnableWakeUpPin(uint32_t WakeUpPin)
{
2000c4f8:	b480      	push	{r7}
2000c4fa:	b087      	sub	sp, #28
2000c4fc:	af00      	add	r7, sp, #0
2000c4fe:	6078      	str	r0, [r7, #4]
  /* Check the parameter */
  assert_param(IS_PWR_WAKEUP_PIN(WakeUpPin));

  /* Specifies the wake up line polarity for the event detection (rising or falling edge) */
  MODIFY_REG(PWR->WUCR2, (PWR_EWUP_MASK & WakeUpPin), (WakeUpPin >> PWR_WUP_POLARITY_SHIFT));
2000c500:	4b1b      	ldr	r3, [pc, #108]	@ (2000c570 <HAL_PWR_EnableWakeUpPin+0x78>)
2000c502:	699a      	ldr	r2, [r3, #24]
2000c504:	687b      	ldr	r3, [r7, #4]
2000c506:	b2db      	uxtb	r3, r3
2000c508:	43db      	mvns	r3, r3
2000c50a:	401a      	ands	r2, r3
2000c50c:	687b      	ldr	r3, [r7, #4]
2000c50e:	0a1b      	lsrs	r3, r3, #8
2000c510:	4917      	ldr	r1, [pc, #92]	@ (2000c570 <HAL_PWR_EnableWakeUpPin+0x78>)
2000c512:	4313      	orrs	r3, r2
2000c514:	618b      	str	r3, [r1, #24]

  /* Specifies the wake up line I/O selection */
  MODIFY_REG(PWR->WUCR3, (3UL << (POSITION_VAL(PWR_EWUP_MASK & WakeUpPin) * 2U)),
2000c516:	4b16      	ldr	r3, [pc, #88]	@ (2000c570 <HAL_PWR_EnableWakeUpPin+0x78>)
2000c518:	69da      	ldr	r2, [r3, #28]
2000c51a:	687b      	ldr	r3, [r7, #4]
2000c51c:	b2db      	uxtb	r3, r3
2000c51e:	613b      	str	r3, [r7, #16]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
2000c520:	693b      	ldr	r3, [r7, #16]
2000c522:	fa93 f3a3 	rbit	r3, r3
2000c526:	60fb      	str	r3, [r7, #12]
  return result;
2000c528:	68fb      	ldr	r3, [r7, #12]
2000c52a:	617b      	str	r3, [r7, #20]
  if (value == 0U)
2000c52c:	697b      	ldr	r3, [r7, #20]
2000c52e:	2b00      	cmp	r3, #0
2000c530:	d101      	bne.n	2000c536 <HAL_PWR_EnableWakeUpPin+0x3e>
    return 32U;
2000c532:	2320      	movs	r3, #32
2000c534:	e003      	b.n	2000c53e <HAL_PWR_EnableWakeUpPin+0x46>
  return __builtin_clz(value);
2000c536:	697b      	ldr	r3, [r7, #20]
2000c538:	fab3 f383 	clz	r3, r3
2000c53c:	b2db      	uxtb	r3, r3
2000c53e:	005b      	lsls	r3, r3, #1
2000c540:	2103      	movs	r1, #3
2000c542:	fa01 f303 	lsl.w	r3, r1, r3
2000c546:	43db      	mvns	r3, r3
2000c548:	401a      	ands	r2, r3
2000c54a:	687b      	ldr	r3, [r7, #4]
2000c54c:	0c1b      	lsrs	r3, r3, #16
2000c54e:	4908      	ldr	r1, [pc, #32]	@ (2000c570 <HAL_PWR_EnableWakeUpPin+0x78>)
2000c550:	4313      	orrs	r3, r2
2000c552:	61cb      	str	r3, [r1, #28]
             (WakeUpPin >> PWR_WUP_SELECT_SIGNAL_SHIFT));

  /* Enable wake-up line */
  SET_BIT(PWR->WUCR1, (PWR_EWUP_MASK & WakeUpPin));
2000c554:	4b06      	ldr	r3, [pc, #24]	@ (2000c570 <HAL_PWR_EnableWakeUpPin+0x78>)
2000c556:	695a      	ldr	r2, [r3, #20]
2000c558:	687b      	ldr	r3, [r7, #4]
2000c55a:	b2db      	uxtb	r3, r3
2000c55c:	4904      	ldr	r1, [pc, #16]	@ (2000c570 <HAL_PWR_EnableWakeUpPin+0x78>)
2000c55e:	4313      	orrs	r3, r2
2000c560:	614b      	str	r3, [r1, #20]
}
2000c562:	bf00      	nop
2000c564:	371c      	adds	r7, #28
2000c566:	46bd      	mov	sp, r7
2000c568:	f85d 7b04 	ldr.w	r7, [sp], #4
2000c56c:	4770      	bx	lr
2000c56e:	bf00      	nop
2000c570:	46020800 	.word	0x46020800

2000c574 <HAL_PWR_DisableWakeUpPin>:
  *                     @arg @ref PWR_WAKEUP_PIN7
  *                     @arg @ref PWR_WAKEUP_PIN8
  * @retval None
  */
void HAL_PWR_DisableWakeUpPin(uint32_t WakeUpPin)
{
2000c574:	b480      	push	{r7}
2000c576:	b083      	sub	sp, #12
2000c578:	af00      	add	r7, sp, #0
2000c57a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_PWR_WAKEUP_PIN(WakeUpPin));

  /* Disable wake-up pin */
  CLEAR_BIT(PWR->WUCR1, (PWR_EWUP_MASK & WakeUpPin));
2000c57c:	4b06      	ldr	r3, [pc, #24]	@ (2000c598 <HAL_PWR_DisableWakeUpPin+0x24>)
2000c57e:	695a      	ldr	r2, [r3, #20]
2000c580:	687b      	ldr	r3, [r7, #4]
2000c582:	b2db      	uxtb	r3, r3
2000c584:	43db      	mvns	r3, r3
2000c586:	4904      	ldr	r1, [pc, #16]	@ (2000c598 <HAL_PWR_DisableWakeUpPin+0x24>)
2000c588:	4013      	ands	r3, r2
2000c58a:	614b      	str	r3, [r1, #20]
}
2000c58c:	bf00      	nop
2000c58e:	370c      	adds	r7, #12
2000c590:	46bd      	mov	sp, r7
2000c592:	f85d 7b04 	ldr.w	r7, [sp], #4
2000c596:	4770      	bx	lr
2000c598:	46020800 	.word	0x46020800

2000c59c <HAL_PWR_EnterSLEEPMode>:
  *            @arg PWR_SLEEPENTRY_WFE_NO_EVT_CLEAR : Enter SLEEP mode with WFE instruction and
  *                                                   no clear of pending event before.
  * @retval None.
  */
void HAL_PWR_EnterSLEEPMode(uint32_t Regulator, uint8_t SleepEntry)
{
2000c59c:	b480      	push	{r7}
2000c59e:	b083      	sub	sp, #12
2000c5a0:	af00      	add	r7, sp, #0
2000c5a2:	6078      	str	r0, [r7, #4]
2000c5a4:	460b      	mov	r3, r1
2000c5a6:	70fb      	strb	r3, [r7, #3]

  /* Check the parameter */
  assert_param(IS_PWR_SLEEP_ENTRY(SleepEntry));

  /* Clear SLEEPDEEP bit of Cortex System Control Register */
  CLEAR_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));
2000c5a8:	4b0b      	ldr	r3, [pc, #44]	@ (2000c5d8 <HAL_PWR_EnterSLEEPMode+0x3c>)
2000c5aa:	691b      	ldr	r3, [r3, #16]
2000c5ac:	4a0a      	ldr	r2, [pc, #40]	@ (2000c5d8 <HAL_PWR_EnterSLEEPMode+0x3c>)
2000c5ae:	f023 0304 	bic.w	r3, r3, #4
2000c5b2:	6113      	str	r3, [r2, #16]

  /* Select Sleep mode entry */
  if (SleepEntry == PWR_SLEEPENTRY_WFI)
2000c5b4:	78fb      	ldrb	r3, [r7, #3]
2000c5b6:	2b01      	cmp	r3, #1
2000c5b8:	d101      	bne.n	2000c5be <HAL_PWR_EnterSLEEPMode+0x22>
  {
    /* Wait For Interrupt Request */
    __WFI();
2000c5ba:	bf30      	wfi
    }

    /* Request Wait For Event */
    __WFE();
  }
}
2000c5bc:	e005      	b.n	2000c5ca <HAL_PWR_EnterSLEEPMode+0x2e>
    if (SleepEntry != PWR_SLEEPENTRY_WFE_NO_EVT_CLEAR)
2000c5be:	78fb      	ldrb	r3, [r7, #3]
2000c5c0:	2b03      	cmp	r3, #3
2000c5c2:	d001      	beq.n	2000c5c8 <HAL_PWR_EnterSLEEPMode+0x2c>
      __SEV();
2000c5c4:	bf40      	sev
      __WFE();
2000c5c6:	bf20      	wfe
    __WFE();
2000c5c8:	bf20      	wfe
}
2000c5ca:	bf00      	nop
2000c5cc:	370c      	adds	r7, #12
2000c5ce:	46bd      	mov	sp, r7
2000c5d0:	f85d 7b04 	ldr.w	r7, [sp], #4
2000c5d4:	4770      	bx	lr
2000c5d6:	bf00      	nop
2000c5d8:	e000ed00 	.word	0xe000ed00

2000c5dc <HAL_PWR_EnterSTOPMode>:
  *            @arg PWR_STOPENTRY_WFE_NO_EVT_CLEAR : Enter STOP mode with WFE instruction and
  *                                                  no clear of pending event before.
  * @retval None.
  */
void HAL_PWR_EnterSTOPMode(uint32_t Regulator, uint8_t StopEntry)
{
2000c5dc:	b480      	push	{r7}
2000c5de:	b083      	sub	sp, #12
2000c5e0:	af00      	add	r7, sp, #0
2000c5e2:	6078      	str	r0, [r7, #4]
2000c5e4:	460b      	mov	r3, r1
2000c5e6:	70fb      	strb	r3, [r7, #3]

  /* Check the parameter */
  assert_param(IS_PWR_STOP_ENTRY(StopEntry));

  /* Select Stop 0 mode */
  MODIFY_REG(PWR->CR1, PWR_CR1_LPMS, 0U);
2000c5e8:	4b11      	ldr	r3, [pc, #68]	@ (2000c630 <HAL_PWR_EnterSTOPMode+0x54>)
2000c5ea:	681b      	ldr	r3, [r3, #0]
2000c5ec:	4a10      	ldr	r2, [pc, #64]	@ (2000c630 <HAL_PWR_EnterSTOPMode+0x54>)
2000c5ee:	f023 0307 	bic.w	r3, r3, #7
2000c5f2:	6013      	str	r3, [r2, #0]

  /* Set SLEEPDEEP bit of Cortex System Control Register */
  SET_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));
2000c5f4:	4b0f      	ldr	r3, [pc, #60]	@ (2000c634 <HAL_PWR_EnterSTOPMode+0x58>)
2000c5f6:	691b      	ldr	r3, [r3, #16]
2000c5f8:	4a0e      	ldr	r2, [pc, #56]	@ (2000c634 <HAL_PWR_EnterSTOPMode+0x58>)
2000c5fa:	f043 0304 	orr.w	r3, r3, #4
2000c5fe:	6113      	str	r3, [r2, #16]

  /* Select Stop mode entry */
  if (StopEntry == PWR_STOPENTRY_WFI)
2000c600:	78fb      	ldrb	r3, [r7, #3]
2000c602:	2b01      	cmp	r3, #1
2000c604:	d101      	bne.n	2000c60a <HAL_PWR_EnterSTOPMode+0x2e>
  {
    /* Wait For Interrupt Request */
    __WFI();
2000c606:	bf30      	wfi
2000c608:	e005      	b.n	2000c616 <HAL_PWR_EnterSTOPMode+0x3a>
  }
  else
  {
    if (StopEntry != PWR_STOPENTRY_WFE_NO_EVT_CLEAR)
2000c60a:	78fb      	ldrb	r3, [r7, #3]
2000c60c:	2b03      	cmp	r3, #3
2000c60e:	d001      	beq.n	2000c614 <HAL_PWR_EnterSTOPMode+0x38>
    {
      /* Clear all pending event */
      __SEV();
2000c610:	bf40      	sev
      __WFE();
2000c612:	bf20      	wfe
    }

    /* Request Wait For Event */
    __WFE();
2000c614:	bf20      	wfe
  }

  /* Reset SLEEPDEEP bit of Cortex System Control Register */
  CLEAR_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));
2000c616:	4b07      	ldr	r3, [pc, #28]	@ (2000c634 <HAL_PWR_EnterSTOPMode+0x58>)
2000c618:	691b      	ldr	r3, [r3, #16]
2000c61a:	4a06      	ldr	r2, [pc, #24]	@ (2000c634 <HAL_PWR_EnterSTOPMode+0x58>)
2000c61c:	f023 0304 	bic.w	r3, r3, #4
2000c620:	6113      	str	r3, [r2, #16]
}
2000c622:	bf00      	nop
2000c624:	370c      	adds	r7, #12
2000c626:	46bd      	mov	sp, r7
2000c628:	f85d 7b04 	ldr.w	r7, [sp], #4
2000c62c:	4770      	bx	lr
2000c62e:	bf00      	nop
2000c630:	46020800 	.word	0x46020800
2000c634:	e000ed00 	.word	0xe000ed00

2000c638 <HAL_PWR_EnterSTANDBYMode>:
  *         HAL_PWREx_EnableGPIOPullUp() and internal pull-down through
  *         HAL_PWREx_EnableGPIOPullDown().
  * @retval None.
  */
void HAL_PWR_EnterSTANDBYMode(void)
{
2000c638:	b480      	push	{r7}
2000c63a:	af00      	add	r7, sp, #0
  /* Select Standby mode */
  MODIFY_REG(PWR->CR1, PWR_CR1_LPMS, PWR_CR1_LPMS_2);
2000c63c:	4b09      	ldr	r3, [pc, #36]	@ (2000c664 <HAL_PWR_EnterSTANDBYMode+0x2c>)
2000c63e:	681b      	ldr	r3, [r3, #0]
2000c640:	f023 0307 	bic.w	r3, r3, #7
2000c644:	4a07      	ldr	r2, [pc, #28]	@ (2000c664 <HAL_PWR_EnterSTANDBYMode+0x2c>)
2000c646:	f043 0304 	orr.w	r3, r3, #4
2000c64a:	6013      	str	r3, [r2, #0]

  /* Set SLEEPDEEP bit of Cortex System Control Register */
  SET_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));
2000c64c:	4b06      	ldr	r3, [pc, #24]	@ (2000c668 <HAL_PWR_EnterSTANDBYMode+0x30>)
2000c64e:	691b      	ldr	r3, [r3, #16]
2000c650:	4a05      	ldr	r2, [pc, #20]	@ (2000c668 <HAL_PWR_EnterSTANDBYMode+0x30>)
2000c652:	f043 0304 	orr.w	r3, r3, #4
2000c656:	6113      	str	r3, [r2, #16]

  /* Wait For Interrupt Request */
  __WFI();
2000c658:	bf30      	wfi
}
2000c65a:	bf00      	nop
2000c65c:	46bd      	mov	sp, r7
2000c65e:	f85d 7b04 	ldr.w	r7, [sp], #4
2000c662:	4770      	bx	lr
2000c664:	46020800 	.word	0x46020800
2000c668:	e000ed00 	.word	0xe000ed00

2000c66c <HAL_PWR_EnableSleepOnExit>:
  *         Setting this bit is useful when the processor is expected to run
  *         only on interruptions handling.
  * @retval None.
  */
void HAL_PWR_EnableSleepOnExit(void)
{
2000c66c:	b480      	push	{r7}
2000c66e:	af00      	add	r7, sp, #0
  /* Set SLEEPONEXIT bit of Cortex-M33 System Control Register */
  SET_BIT(SCB->SCR, SCB_SCR_SLEEPONEXIT_Msk);
2000c670:	4b05      	ldr	r3, [pc, #20]	@ (2000c688 <HAL_PWR_EnableSleepOnExit+0x1c>)
2000c672:	691b      	ldr	r3, [r3, #16]
2000c674:	4a04      	ldr	r2, [pc, #16]	@ (2000c688 <HAL_PWR_EnableSleepOnExit+0x1c>)
2000c676:	f043 0302 	orr.w	r3, r3, #2
2000c67a:	6113      	str	r3, [r2, #16]
}
2000c67c:	bf00      	nop
2000c67e:	46bd      	mov	sp, r7
2000c680:	f85d 7b04 	ldr.w	r7, [sp], #4
2000c684:	4770      	bx	lr
2000c686:	bf00      	nop
2000c688:	e000ed00 	.word	0xe000ed00

2000c68c <HAL_PWR_DisableSleepOnExit>:
  * @note   Clears SLEEPONEXIT bit of SCR register. When this bit is set, the
  *         processor re-enters Sleep mode when an interruption handling is over.
  * @retval None.
  */
void HAL_PWR_DisableSleepOnExit(void)
{
2000c68c:	b480      	push	{r7}
2000c68e:	af00      	add	r7, sp, #0
  /* Clear SLEEPONEXIT bit of Cortex-M33 System Control Register */
  CLEAR_BIT(SCB->SCR, SCB_SCR_SLEEPONEXIT_Msk);
2000c690:	4b05      	ldr	r3, [pc, #20]	@ (2000c6a8 <HAL_PWR_DisableSleepOnExit+0x1c>)
2000c692:	691b      	ldr	r3, [r3, #16]
2000c694:	4a04      	ldr	r2, [pc, #16]	@ (2000c6a8 <HAL_PWR_DisableSleepOnExit+0x1c>)
2000c696:	f023 0302 	bic.w	r3, r3, #2
2000c69a:	6113      	str	r3, [r2, #16]
}
2000c69c:	bf00      	nop
2000c69e:	46bd      	mov	sp, r7
2000c6a0:	f85d 7b04 	ldr.w	r7, [sp], #4
2000c6a4:	4770      	bx	lr
2000c6a6:	bf00      	nop
2000c6a8:	e000ed00 	.word	0xe000ed00

2000c6ac <HAL_PWR_EnableSEVOnPend>:
  *         pending event / interrupt even if it's disabled or has insufficient
  *         priority to cause exception entry wakes up the Cortex-M33.
  * @retval None.
  */
void HAL_PWR_EnableSEVOnPend(void)
{
2000c6ac:	b480      	push	{r7}
2000c6ae:	af00      	add	r7, sp, #0
  /* Set SEVONPEND bit of Cortex-M33 System Control Register */
  SET_BIT(SCB->SCR, SCB_SCR_SEVONPEND_Msk);
2000c6b0:	4b05      	ldr	r3, [pc, #20]	@ (2000c6c8 <HAL_PWR_EnableSEVOnPend+0x1c>)
2000c6b2:	691b      	ldr	r3, [r3, #16]
2000c6b4:	4a04      	ldr	r2, [pc, #16]	@ (2000c6c8 <HAL_PWR_EnableSEVOnPend+0x1c>)
2000c6b6:	f043 0310 	orr.w	r3, r3, #16
2000c6ba:	6113      	str	r3, [r2, #16]
}
2000c6bc:	bf00      	nop
2000c6be:	46bd      	mov	sp, r7
2000c6c0:	f85d 7b04 	ldr.w	r7, [sp], #4
2000c6c4:	4770      	bx	lr
2000c6c6:	bf00      	nop
2000c6c8:	e000ed00 	.word	0xe000ed00

2000c6cc <HAL_PWR_DisableSEVOnPend>:
  * @note   Resets SEVONPEND bit of SCR register. When this bit is reset, only enabled
  *         pending event / interrupt to cause exception entry wakes up the Cortex-M33.
  * @retval None.
  */
void HAL_PWR_DisableSEVOnPend(void)
{
2000c6cc:	b480      	push	{r7}
2000c6ce:	af00      	add	r7, sp, #0
  /* Clear SEVONPEND bit of Cortex-M33 System Control Register */
  CLEAR_BIT(SCB->SCR, SCB_SCR_SEVONPEND_Msk);
2000c6d0:	4b05      	ldr	r3, [pc, #20]	@ (2000c6e8 <HAL_PWR_DisableSEVOnPend+0x1c>)
2000c6d2:	691b      	ldr	r3, [r3, #16]
2000c6d4:	4a04      	ldr	r2, [pc, #16]	@ (2000c6e8 <HAL_PWR_DisableSEVOnPend+0x1c>)
2000c6d6:	f023 0310 	bic.w	r3, r3, #16
2000c6da:	6113      	str	r3, [r2, #16]
}
2000c6dc:	bf00      	nop
2000c6de:	46bd      	mov	sp, r7
2000c6e0:	f85d 7b04 	ldr.w	r7, [sp], #4
2000c6e4:	4770      	bx	lr
2000c6e6:	bf00      	nop
2000c6e8:	e000ed00 	.word	0xe000ed00

2000c6ec <HAL_PWR_PVD_IRQHandler>:
  * @brief  This function handles the PWR PVD interrupt request.
  * @note   This API should be called under the PVD_AVD_IRQHandler().
  * @retval None.
  */
void HAL_PWR_PVD_IRQHandler(void)
{
2000c6ec:	b580      	push	{r7, lr}
2000c6ee:	b082      	sub	sp, #8
2000c6f0:	af00      	add	r7, sp, #0
  uint32_t  rising_flag;
  uint32_t  falling_flag;

  /* Get pending flags */
  rising_flag  = READ_REG(EXTI->RPR1);
2000c6f2:	4b0d      	ldr	r3, [pc, #52]	@ (2000c728 <HAL_PWR_PVD_IRQHandler+0x3c>)
2000c6f4:	68db      	ldr	r3, [r3, #12]
2000c6f6:	607b      	str	r3, [r7, #4]
  falling_flag = READ_REG(EXTI->FPR1);
2000c6f8:	4b0b      	ldr	r3, [pc, #44]	@ (2000c728 <HAL_PWR_PVD_IRQHandler+0x3c>)
2000c6fa:	691b      	ldr	r3, [r3, #16]
2000c6fc:	603b      	str	r3, [r7, #0]

  /* Check PWR EXTI flags for PVD */
  if (((rising_flag | falling_flag) & PWR_EXTI_LINE_PVD) != 0U)
2000c6fe:	687a      	ldr	r2, [r7, #4]
2000c700:	683b      	ldr	r3, [r7, #0]
2000c702:	4313      	orrs	r3, r2
2000c704:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
2000c708:	2b00      	cmp	r3, #0
2000c70a:	d009      	beq.n	2000c720 <HAL_PWR_PVD_IRQHandler+0x34>
  {
    /* PWR PVD interrupt user callback */
    HAL_PWR_PVDCallback();
2000c70c:	f000 f80e 	bl	2000c72c <HAL_PWR_PVDCallback>

    /* Clear PVD EXTI pending bit */
    WRITE_REG(EXTI->RPR1, PWR_EXTI_LINE_PVD);
2000c710:	4b05      	ldr	r3, [pc, #20]	@ (2000c728 <HAL_PWR_PVD_IRQHandler+0x3c>)
2000c712:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
2000c716:	60da      	str	r2, [r3, #12]
    WRITE_REG(EXTI->FPR1, PWR_EXTI_LINE_PVD);
2000c718:	4b03      	ldr	r3, [pc, #12]	@ (2000c728 <HAL_PWR_PVD_IRQHandler+0x3c>)
2000c71a:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
2000c71e:	611a      	str	r2, [r3, #16]
  }
}
2000c720:	bf00      	nop
2000c722:	3708      	adds	r7, #8
2000c724:	46bd      	mov	sp, r7
2000c726:	bd80      	pop	{r7, pc}
2000c728:	46022000 	.word	0x46022000

2000c72c <HAL_PWR_PVDCallback>:
/**
  * @brief  PWR PVD interrupt callback.
  * @retval None.
  */
__weak void HAL_PWR_PVDCallback(void)
{
2000c72c:	b480      	push	{r7}
2000c72e:	af00      	add	r7, sp, #0
  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PWR_PVDCallback can be implemented in the user file
  */
}
2000c730:	bf00      	nop
2000c732:	46bd      	mov	sp, r7
2000c734:	f85d 7b04 	ldr.w	r7, [sp], #4
2000c738:	4770      	bx	lr
	...

2000c73c <HAL_PWR_ConfigAttributes>:
  * @param  Attributes : Specifies the available attribute(s).
  *                      This parameter can be one of @ref PWR_Attributes.
  * @retval None.
  */
void HAL_PWR_ConfigAttributes(uint32_t Item, uint32_t Attributes)
{
2000c73c:	b480      	push	{r7}
2000c73e:	b083      	sub	sp, #12
2000c740:	af00      	add	r7, sp, #0
2000c742:	6078      	str	r0, [r7, #4]
2000c744:	6039      	str	r1, [r7, #0]
#else
  /* Prevent unused argument(s) compilation warning */
  UNUSED(Item);

  /* NSecure item management (TZEN = 0) */
  if ((Attributes & PWR_ITEM_ATTR_NSEC_PRIV_MASK) == PWR_ITEM_ATTR_NSEC_PRIV_MASK)
2000c746:	683b      	ldr	r3, [r7, #0]
2000c748:	f003 0310 	and.w	r3, r3, #16
2000c74c:	2b00      	cmp	r3, #0
2000c74e:	d011      	beq.n	2000c774 <HAL_PWR_ConfigAttributes+0x38>
  {
    /* Privilege item management */
    if ((Attributes & PWR_NSEC_PRIV) == PWR_NSEC_PRIV)
2000c750:	683b      	ldr	r3, [r7, #0]
2000c752:	f003 0311 	and.w	r3, r3, #17
2000c756:	2b11      	cmp	r3, #17
2000c758:	d106      	bne.n	2000c768 <HAL_PWR_ConfigAttributes+0x2c>
    {
      SET_BIT(PWR->PRIVCFGR, PWR_PRIVCFGR_NSPRIV);
2000c75a:	4b09      	ldr	r3, [pc, #36]	@ (2000c780 <HAL_PWR_ConfigAttributes+0x44>)
2000c75c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
2000c75e:	4a08      	ldr	r2, [pc, #32]	@ (2000c780 <HAL_PWR_ConfigAttributes+0x44>)
2000c760:	f043 0302 	orr.w	r3, r3, #2
2000c764:	6353      	str	r3, [r2, #52]	@ 0x34
    {
      CLEAR_BIT(PWR->PRIVCFGR, PWR_PRIVCFGR_NSPRIV);
    }
  }
#endif /* __ARM_FEATURE_CMSE */
}
2000c766:	e005      	b.n	2000c774 <HAL_PWR_ConfigAttributes+0x38>
      CLEAR_BIT(PWR->PRIVCFGR, PWR_PRIVCFGR_NSPRIV);
2000c768:	4b05      	ldr	r3, [pc, #20]	@ (2000c780 <HAL_PWR_ConfigAttributes+0x44>)
2000c76a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
2000c76c:	4a04      	ldr	r2, [pc, #16]	@ (2000c780 <HAL_PWR_ConfigAttributes+0x44>)
2000c76e:	f023 0302 	bic.w	r3, r3, #2
2000c772:	6353      	str	r3, [r2, #52]	@ 0x34
}
2000c774:	bf00      	nop
2000c776:	370c      	adds	r7, #12
2000c778:	46bd      	mov	sp, r7
2000c77a:	f85d 7b04 	ldr.w	r7, [sp], #4
2000c77e:	4770      	bx	lr
2000c780:	46020800 	.word	0x46020800

2000c784 <HAL_PWR_GetConfigAttributes>:
  * @param  pAttributes : Pointer to return attribute(s).
  *                       Returned value could be one of @ref PWR_Attributes.
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_PWR_GetConfigAttributes(uint32_t Item, uint32_t *pAttributes)
{
2000c784:	b480      	push	{r7}
2000c786:	b085      	sub	sp, #20
2000c788:	af00      	add	r7, sp, #0
2000c78a:	6078      	str	r0, [r7, #4]
2000c78c:	6039      	str	r1, [r7, #0]
  uint32_t attributes;

  /* Check attribute pointer */
  if (pAttributes == NULL)
2000c78e:	683b      	ldr	r3, [r7, #0]
2000c790:	2b00      	cmp	r3, #0
2000c792:	d101      	bne.n	2000c798 <HAL_PWR_GetConfigAttributes+0x14>
  {
    return HAL_ERROR;
2000c794:	2301      	movs	r3, #1
2000c796:	e00d      	b.n	2000c7b4 <HAL_PWR_GetConfigAttributes+0x30>
  }
#else
  /* Prevent unused argument(s) compilation warning */
  UNUSED(Item);
  /* Get Non-Secure privileges attribute */
  attributes = ((PWR->PRIVCFGR & PWR_PRIVCFGR_NSPRIV) == 0U) ? PWR_NSEC_NPRIV : PWR_NSEC_PRIV;
2000c798:	4b09      	ldr	r3, [pc, #36]	@ (2000c7c0 <HAL_PWR_GetConfigAttributes+0x3c>)
2000c79a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
2000c79c:	f003 0302 	and.w	r3, r3, #2
2000c7a0:	2b00      	cmp	r3, #0
2000c7a2:	d101      	bne.n	2000c7a8 <HAL_PWR_GetConfigAttributes+0x24>
2000c7a4:	2310      	movs	r3, #16
2000c7a6:	e000      	b.n	2000c7aa <HAL_PWR_GetConfigAttributes+0x26>
2000c7a8:	2311      	movs	r3, #17
2000c7aa:	60fb      	str	r3, [r7, #12]
#endif /* __ARM_FEATURE_CMSE */

  /* return value */
  *pAttributes = attributes;
2000c7ac:	683b      	ldr	r3, [r7, #0]
2000c7ae:	68fa      	ldr	r2, [r7, #12]
2000c7b0:	601a      	str	r2, [r3, #0]

  return HAL_OK;
2000c7b2:	2300      	movs	r3, #0
}
2000c7b4:	4618      	mov	r0, r3
2000c7b6:	3714      	adds	r7, #20
2000c7b8:	46bd      	mov	sp, r7
2000c7ba:	f85d 7b04 	ldr.w	r7, [sp], #4
2000c7be:	4770      	bx	lr
2000c7c0:	46020800 	.word	0x46020800

2000c7c4 <HAL_PWREx_ControlVoltageScaling>:
  * @note  Before moving to voltage scaling 4, it is mandatory to ensure that
  *        the system frequency is below 24 MHz.
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
2000c7c4:	b480      	push	{r7}
2000c7c6:	b085      	sub	sp, #20
2000c7c8:	af00      	add	r7, sp, #0
2000c7ca:	6078      	str	r0, [r7, #4]

  /* Check the parameter */
  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  /* Get the current voltage scale applied */
  vos_old = READ_BIT(PWR->SVMSR, PWR_SVMSR_ACTVOS);
2000c7cc:	4b39      	ldr	r3, [pc, #228]	@ (2000c8b4 <HAL_PWREx_ControlVoltageScaling+0xf0>)
2000c7ce:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
2000c7d0:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
2000c7d4:	60bb      	str	r3, [r7, #8]

  /* No change, nothing to do */
  if (vos_old == VoltageScaling)
2000c7d6:	68ba      	ldr	r2, [r7, #8]
2000c7d8:	687b      	ldr	r3, [r7, #4]
2000c7da:	429a      	cmp	r2, r3
2000c7dc:	d10b      	bne.n	2000c7f6 <HAL_PWREx_ControlVoltageScaling+0x32>
  {
    /* Enable USB BOOST after wake up from Stop mode */
    if (VoltageScaling > PWR_REGULATOR_VOLTAGE_SCALE3)
2000c7de:	687b      	ldr	r3, [r7, #4]
2000c7e0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
2000c7e4:	d905      	bls.n	2000c7f2 <HAL_PWREx_ControlVoltageScaling+0x2e>
    {
      /* Enable USB BOOST */
      SET_BIT(PWR->VOSR, PWR_VOSR_BOOSTEN);
2000c7e6:	4b33      	ldr	r3, [pc, #204]	@ (2000c8b4 <HAL_PWREx_ControlVoltageScaling+0xf0>)
2000c7e8:	68db      	ldr	r3, [r3, #12]
2000c7ea:	4a32      	ldr	r2, [pc, #200]	@ (2000c8b4 <HAL_PWREx_ControlVoltageScaling+0xf0>)
2000c7ec:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
2000c7f0:	60d3      	str	r3, [r2, #12]
    }

    return HAL_OK;
2000c7f2:	2300      	movs	r3, #0
2000c7f4:	e057      	b.n	2000c8a6 <HAL_PWREx_ControlVoltageScaling+0xe2>
  /* Check voltage scaling level */
  /*
   *  The Embedded power distribution (EPOD) must be enabled before switching to
   *  voltage scale 1 / 2 from voltage scale lower.
   */
  if (VoltageScaling > PWR_REGULATOR_VOLTAGE_SCALE3)
2000c7f6:	687b      	ldr	r3, [r7, #4]
2000c7f8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
2000c7fc:	d90a      	bls.n	2000c814 <HAL_PWREx_ControlVoltageScaling+0x50>
  {
    MODIFY_REG(PWR->VOSR, (PWR_VOSR_VOS | PWR_VOSR_BOOSTEN), (VoltageScaling | PWR_VOSR_BOOSTEN));
2000c7fe:	4b2d      	ldr	r3, [pc, #180]	@ (2000c8b4 <HAL_PWREx_ControlVoltageScaling+0xf0>)
2000c800:	68db      	ldr	r3, [r3, #12]
2000c802:	f423 22e0 	bic.w	r2, r3, #458752	@ 0x70000
2000c806:	687b      	ldr	r3, [r7, #4]
2000c808:	4313      	orrs	r3, r2
2000c80a:	4a2a      	ldr	r2, [pc, #168]	@ (2000c8b4 <HAL_PWREx_ControlVoltageScaling+0xf0>)
2000c80c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
2000c810:	60d3      	str	r3, [r2, #12]
2000c812:	e007      	b.n	2000c824 <HAL_PWREx_ControlVoltageScaling+0x60>
  }
  else
  {
    MODIFY_REG(PWR->VOSR, (PWR_VOSR_VOS | PWR_VOSR_BOOSTEN), VoltageScaling);
2000c814:	4b27      	ldr	r3, [pc, #156]	@ (2000c8b4 <HAL_PWREx_ControlVoltageScaling+0xf0>)
2000c816:	68db      	ldr	r3, [r3, #12]
2000c818:	f423 22e0 	bic.w	r2, r3, #458752	@ 0x70000
2000c81c:	4925      	ldr	r1, [pc, #148]	@ (2000c8b4 <HAL_PWREx_ControlVoltageScaling+0xf0>)
2000c81e:	687b      	ldr	r3, [r7, #4]
2000c820:	4313      	orrs	r3, r2
2000c822:	60cb      	str	r3, [r1, #12]
  }

  /* Wait until VOSRDY is raised */
  timeout = ((PWR_FLAG_SETTING_DELAY * (SystemCoreClock / 1000U)) / 1000U) + 1U;
2000c824:	4b24      	ldr	r3, [pc, #144]	@ (2000c8b8 <HAL_PWREx_ControlVoltageScaling+0xf4>)
2000c826:	681b      	ldr	r3, [r3, #0]
2000c828:	4a24      	ldr	r2, [pc, #144]	@ (2000c8bc <HAL_PWREx_ControlVoltageScaling+0xf8>)
2000c82a:	fba2 2303 	umull	r2, r3, r2, r3
2000c82e:	099b      	lsrs	r3, r3, #6
2000c830:	2232      	movs	r2, #50	@ 0x32
2000c832:	fb02 f303 	mul.w	r3, r2, r3
2000c836:	4a21      	ldr	r2, [pc, #132]	@ (2000c8bc <HAL_PWREx_ControlVoltageScaling+0xf8>)
2000c838:	fba2 2303 	umull	r2, r3, r2, r3
2000c83c:	099b      	lsrs	r3, r3, #6
2000c83e:	3301      	adds	r3, #1
2000c840:	60fb      	str	r3, [r7, #12]
  while (HAL_IS_BIT_CLR(PWR->VOSR, PWR_VOSR_VOSRDY) && (timeout != 0U))
2000c842:	e002      	b.n	2000c84a <HAL_PWREx_ControlVoltageScaling+0x86>
  {
    timeout--;
2000c844:	68fb      	ldr	r3, [r7, #12]
2000c846:	3b01      	subs	r3, #1
2000c848:	60fb      	str	r3, [r7, #12]
  while (HAL_IS_BIT_CLR(PWR->VOSR, PWR_VOSR_VOSRDY) && (timeout != 0U))
2000c84a:	4b1a      	ldr	r3, [pc, #104]	@ (2000c8b4 <HAL_PWREx_ControlVoltageScaling+0xf0>)
2000c84c:	68db      	ldr	r3, [r3, #12]
2000c84e:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
2000c852:	2b00      	cmp	r3, #0
2000c854:	d102      	bne.n	2000c85c <HAL_PWREx_ControlVoltageScaling+0x98>
2000c856:	68fb      	ldr	r3, [r7, #12]
2000c858:	2b00      	cmp	r3, #0
2000c85a:	d1f3      	bne.n	2000c844 <HAL_PWREx_ControlVoltageScaling+0x80>
  }

  /* Check time out */
  if (timeout != 0U)
2000c85c:	68fb      	ldr	r3, [r7, #12]
2000c85e:	2b00      	cmp	r3, #0
2000c860:	d01b      	beq.n	2000c89a <HAL_PWREx_ControlVoltageScaling+0xd6>
  {
    /* Wait until ACTVOSRDY is raised */
    timeout = ((PWR_FLAG_SETTING_DELAY * (SystemCoreClock / 1000U)) / 1000U) + 1U;
2000c862:	4b15      	ldr	r3, [pc, #84]	@ (2000c8b8 <HAL_PWREx_ControlVoltageScaling+0xf4>)
2000c864:	681b      	ldr	r3, [r3, #0]
2000c866:	4a15      	ldr	r2, [pc, #84]	@ (2000c8bc <HAL_PWREx_ControlVoltageScaling+0xf8>)
2000c868:	fba2 2303 	umull	r2, r3, r2, r3
2000c86c:	099b      	lsrs	r3, r3, #6
2000c86e:	2232      	movs	r2, #50	@ 0x32
2000c870:	fb02 f303 	mul.w	r3, r2, r3
2000c874:	4a11      	ldr	r2, [pc, #68]	@ (2000c8bc <HAL_PWREx_ControlVoltageScaling+0xf8>)
2000c876:	fba2 2303 	umull	r2, r3, r2, r3
2000c87a:	099b      	lsrs	r3, r3, #6
2000c87c:	3301      	adds	r3, #1
2000c87e:	60fb      	str	r3, [r7, #12]
    while ((HAL_IS_BIT_CLR(PWR->SVMSR, PWR_SVMSR_ACTVOSRDY)) && (timeout != 0U))
2000c880:	e002      	b.n	2000c888 <HAL_PWREx_ControlVoltageScaling+0xc4>
    {
      timeout--;
2000c882:	68fb      	ldr	r3, [r7, #12]
2000c884:	3b01      	subs	r3, #1
2000c886:	60fb      	str	r3, [r7, #12]
    while ((HAL_IS_BIT_CLR(PWR->SVMSR, PWR_SVMSR_ACTVOSRDY)) && (timeout != 0U))
2000c888:	4b0a      	ldr	r3, [pc, #40]	@ (2000c8b4 <HAL_PWREx_ControlVoltageScaling+0xf0>)
2000c88a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
2000c88c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
2000c890:	2b00      	cmp	r3, #0
2000c892:	d102      	bne.n	2000c89a <HAL_PWREx_ControlVoltageScaling+0xd6>
2000c894:	68fb      	ldr	r3, [r7, #12]
2000c896:	2b00      	cmp	r3, #0
2000c898:	d1f3      	bne.n	2000c882 <HAL_PWREx_ControlVoltageScaling+0xbe>
    }
  }

  /* Check time out */
  if (timeout == 0U)
2000c89a:	68fb      	ldr	r3, [r7, #12]
2000c89c:	2b00      	cmp	r3, #0
2000c89e:	d101      	bne.n	2000c8a4 <HAL_PWREx_ControlVoltageScaling+0xe0>
  {
    return HAL_TIMEOUT;
2000c8a0:	2303      	movs	r3, #3
2000c8a2:	e000      	b.n	2000c8a6 <HAL_PWREx_ControlVoltageScaling+0xe2>
  }

  return HAL_OK;
2000c8a4:	2300      	movs	r3, #0
}
2000c8a6:	4618      	mov	r0, r3
2000c8a8:	3714      	adds	r7, #20
2000c8aa:	46bd      	mov	sp, r7
2000c8ac:	f85d 7b04 	ldr.w	r7, [sp], #4
2000c8b0:	4770      	bx	lr
2000c8b2:	bf00      	nop
2000c8b4:	46020800 	.word	0x46020800
2000c8b8:	2000045c 	.word	0x2000045c
2000c8bc:	10624dd3 	.word	0x10624dd3

2000c8c0 <HAL_PWREx_GetVoltageRange>:
/**
  * @brief  Return Voltage Scaling Range.
  * @retval Applied voltage scaling value.
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
2000c8c0:	b480      	push	{r7}
2000c8c2:	af00      	add	r7, sp, #0
  return (PWR->SVMSR & PWR_SVMSR_ACTVOS);
2000c8c4:	4b04      	ldr	r3, [pc, #16]	@ (2000c8d8 <HAL_PWREx_GetVoltageRange+0x18>)
2000c8c6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
2000c8c8:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
}
2000c8cc:	4618      	mov	r0, r3
2000c8ce:	46bd      	mov	sp, r7
2000c8d0:	f85d 7b04 	ldr.w	r7, [sp], #4
2000c8d4:	4770      	bx	lr
2000c8d6:	bf00      	nop
2000c8d8:	46020800 	.word	0x46020800

2000c8dc <HAL_PWREx_ConfigSupply>:
  *                        @arg PWR_LDO_SUPPLY  : The LDO regulator supplies the Vcore Power Domains.
  *                        @arg PWR_SMPS_SUPPLY : The SMPS regulator supplies the Vcore Power Domains.
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply(uint32_t SupplySource)
{
2000c8dc:	b480      	push	{r7}
2000c8de:	b085      	sub	sp, #20
2000c8e0:	af00      	add	r7, sp, #0
2000c8e2:	6078      	str	r0, [r7, #4]

  /* Check the parameter */
  assert_param(IS_PWR_SUPPLY(SupplySource));

  /* Set maximum time out */
  timeout = ((PWR_FLAG_SETTING_DELAY * (SystemCoreClock / 1000U)) / 1000U) + 1U;
2000c8e4:	4b22      	ldr	r3, [pc, #136]	@ (2000c970 <HAL_PWREx_ConfigSupply+0x94>)
2000c8e6:	681b      	ldr	r3, [r3, #0]
2000c8e8:	4a22      	ldr	r2, [pc, #136]	@ (2000c974 <HAL_PWREx_ConfigSupply+0x98>)
2000c8ea:	fba2 2303 	umull	r2, r3, r2, r3
2000c8ee:	099b      	lsrs	r3, r3, #6
2000c8f0:	2232      	movs	r2, #50	@ 0x32
2000c8f2:	fb02 f303 	mul.w	r3, r2, r3
2000c8f6:	4a1f      	ldr	r2, [pc, #124]	@ (2000c974 <HAL_PWREx_ConfigSupply+0x98>)
2000c8f8:	fba2 2303 	umull	r2, r3, r2, r3
2000c8fc:	099b      	lsrs	r3, r3, #6
2000c8fe:	3301      	adds	r3, #1
2000c900:	60fb      	str	r3, [r7, #12]

  /* Configure the LDO as system regulator supply */
  if (SupplySource == PWR_LDO_SUPPLY)
2000c902:	687b      	ldr	r3, [r7, #4]
2000c904:	2b00      	cmp	r3, #0
2000c906:	d113      	bne.n	2000c930 <HAL_PWREx_ConfigSupply+0x54>
  {
    /* Set the power supply configuration */
    CLEAR_BIT(PWR->CR3, PWR_CR3_REGSEL);
2000c908:	4b1b      	ldr	r3, [pc, #108]	@ (2000c978 <HAL_PWREx_ConfigSupply+0x9c>)
2000c90a:	689b      	ldr	r3, [r3, #8]
2000c90c:	4a1a      	ldr	r2, [pc, #104]	@ (2000c978 <HAL_PWREx_ConfigSupply+0x9c>)
2000c90e:	f023 0302 	bic.w	r3, r3, #2
2000c912:	6093      	str	r3, [r2, #8]

    /* Wait until system switch on new regulator */
    while (HAL_IS_BIT_SET(PWR->SVMSR, PWR_SVMSR_REGS) && (timeout != 0U))
2000c914:	e002      	b.n	2000c91c <HAL_PWREx_ConfigSupply+0x40>
    {
      timeout--;
2000c916:	68fb      	ldr	r3, [r7, #12]
2000c918:	3b01      	subs	r3, #1
2000c91a:	60fb      	str	r3, [r7, #12]
    while (HAL_IS_BIT_SET(PWR->SVMSR, PWR_SVMSR_REGS) && (timeout != 0U))
2000c91c:	4b16      	ldr	r3, [pc, #88]	@ (2000c978 <HAL_PWREx_ConfigSupply+0x9c>)
2000c91e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
2000c920:	f003 0302 	and.w	r3, r3, #2
2000c924:	2b02      	cmp	r3, #2
2000c926:	d116      	bne.n	2000c956 <HAL_PWREx_ConfigSupply+0x7a>
2000c928:	68fb      	ldr	r3, [r7, #12]
2000c92a:	2b00      	cmp	r3, #0
2000c92c:	d1f3      	bne.n	2000c916 <HAL_PWREx_ConfigSupply+0x3a>
2000c92e:	e012      	b.n	2000c956 <HAL_PWREx_ConfigSupply+0x7a>
  }
  /* Configure the SMPS as system regulator supply */
  else
  {
    /* Set the power supply configuration */
    SET_BIT(PWR->CR3, PWR_CR3_REGSEL);
2000c930:	4b11      	ldr	r3, [pc, #68]	@ (2000c978 <HAL_PWREx_ConfigSupply+0x9c>)
2000c932:	689b      	ldr	r3, [r3, #8]
2000c934:	4a10      	ldr	r2, [pc, #64]	@ (2000c978 <HAL_PWREx_ConfigSupply+0x9c>)
2000c936:	f043 0302 	orr.w	r3, r3, #2
2000c93a:	6093      	str	r3, [r2, #8]

    /* Wait until system switch on new regulator */
    while (HAL_IS_BIT_CLR(PWR->SVMSR, PWR_SVMSR_REGS) && (timeout != 0U))
2000c93c:	e002      	b.n	2000c944 <HAL_PWREx_ConfigSupply+0x68>
    {
      timeout--;
2000c93e:	68fb      	ldr	r3, [r7, #12]
2000c940:	3b01      	subs	r3, #1
2000c942:	60fb      	str	r3, [r7, #12]
    while (HAL_IS_BIT_CLR(PWR->SVMSR, PWR_SVMSR_REGS) && (timeout != 0U))
2000c944:	4b0c      	ldr	r3, [pc, #48]	@ (2000c978 <HAL_PWREx_ConfigSupply+0x9c>)
2000c946:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
2000c948:	f003 0302 	and.w	r3, r3, #2
2000c94c:	2b00      	cmp	r3, #0
2000c94e:	d102      	bne.n	2000c956 <HAL_PWREx_ConfigSupply+0x7a>
2000c950:	68fb      	ldr	r3, [r7, #12]
2000c952:	2b00      	cmp	r3, #0
2000c954:	d1f3      	bne.n	2000c93e <HAL_PWREx_ConfigSupply+0x62>
    }
  }

  /* Check time out */
  if (timeout == 0U)
2000c956:	68fb      	ldr	r3, [r7, #12]
2000c958:	2b00      	cmp	r3, #0
2000c95a:	d101      	bne.n	2000c960 <HAL_PWREx_ConfigSupply+0x84>
  {
    return HAL_TIMEOUT;
2000c95c:	2303      	movs	r3, #3
2000c95e:	e000      	b.n	2000c962 <HAL_PWREx_ConfigSupply+0x86>
  }

  return HAL_OK;
2000c960:	2300      	movs	r3, #0
}
2000c962:	4618      	mov	r0, r3
2000c964:	3714      	adds	r7, #20
2000c966:	46bd      	mov	sp, r7
2000c968:	f85d 7b04 	ldr.w	r7, [sp], #4
2000c96c:	4770      	bx	lr
2000c96e:	bf00      	nop
2000c970:	2000045c 	.word	0x2000045c
2000c974:	10624dd3 	.word	0x10624dd3
2000c978:	46020800 	.word	0x46020800

2000c97c <HAL_PWREx_GetSupplyConfig>:
/**
  * @brief  Get the power supply configuration.
  * @retval The supply configured.
  */
uint32_t  HAL_PWREx_GetSupplyConfig(void)
{
2000c97c:	b480      	push	{r7}
2000c97e:	af00      	add	r7, sp, #0
  return (PWR->SVMSR & PWR_SVMSR_REGS);
2000c980:	4b04      	ldr	r3, [pc, #16]	@ (2000c994 <HAL_PWREx_GetSupplyConfig+0x18>)
2000c982:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
2000c984:	f003 0302 	and.w	r3, r3, #2
}
2000c988:	4618      	mov	r0, r3
2000c98a:	46bd      	mov	sp, r7
2000c98c:	f85d 7b04 	ldr.w	r7, [sp], #4
2000c990:	4770      	bx	lr
2000c992:	bf00      	nop
2000c994:	46020800 	.word	0x46020800

2000c998 <HAL_PWREx_EnableFastSoftStart>:
/**
  * @brief  Enable fast soft start for the current regulator.
  * @retval None.
  */
void HAL_PWREx_EnableFastSoftStart(void)
{
2000c998:	b480      	push	{r7}
2000c99a:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR3, PWR_CR3_FSTEN);
2000c99c:	4b05      	ldr	r3, [pc, #20]	@ (2000c9b4 <HAL_PWREx_EnableFastSoftStart+0x1c>)
2000c99e:	689b      	ldr	r3, [r3, #8]
2000c9a0:	4a04      	ldr	r2, [pc, #16]	@ (2000c9b4 <HAL_PWREx_EnableFastSoftStart+0x1c>)
2000c9a2:	f043 0304 	orr.w	r3, r3, #4
2000c9a6:	6093      	str	r3, [r2, #8]
}
2000c9a8:	bf00      	nop
2000c9aa:	46bd      	mov	sp, r7
2000c9ac:	f85d 7b04 	ldr.w	r7, [sp], #4
2000c9b0:	4770      	bx	lr
2000c9b2:	bf00      	nop
2000c9b4:	46020800 	.word	0x46020800

2000c9b8 <HAL_PWREx_DisableFastSoftStart>:
/**
  * @brief  Disable fast soft start for the current regulator.
  * @retval None.
  */
void HAL_PWREx_DisableFastSoftStart(void)
{
2000c9b8:	b480      	push	{r7}
2000c9ba:	af00      	add	r7, sp, #0
  CLEAR_BIT(PWR->CR3, PWR_CR3_FSTEN);
2000c9bc:	4b05      	ldr	r3, [pc, #20]	@ (2000c9d4 <HAL_PWREx_DisableFastSoftStart+0x1c>)
2000c9be:	689b      	ldr	r3, [r3, #8]
2000c9c0:	4a04      	ldr	r2, [pc, #16]	@ (2000c9d4 <HAL_PWREx_DisableFastSoftStart+0x1c>)
2000c9c2:	f023 0304 	bic.w	r3, r3, #4
2000c9c6:	6093      	str	r3, [r2, #8]
}
2000c9c8:	bf00      	nop
2000c9ca:	46bd      	mov	sp, r7
2000c9cc:	f85d 7b04 	ldr.w	r7, [sp], #4
2000c9d0:	4770      	bx	lr
2000c9d2:	bf00      	nop
2000c9d4:	46020800 	.word	0x46020800

2000c9d8 <HAL_PWREx_EnterSTOP1Mode>:
  *                     @arg @ref PWR_STOPENTRY_WFE enter Stop mode with Wait
  *                               For Event request.
  * @retval None.
  */
void HAL_PWREx_EnterSTOP1Mode(uint8_t STOPEntry)
{
2000c9d8:	b480      	push	{r7}
2000c9da:	b083      	sub	sp, #12
2000c9dc:	af00      	add	r7, sp, #0
2000c9de:	4603      	mov	r3, r0
2000c9e0:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_PWR_STOP_ENTRY(STOPEntry));

  /* Stop 1 mode */
  MODIFY_REG(PWR->CR1, PWR_CR1_LPMS, PWR_CR1_LPMS_0);
2000c9e2:	4b11      	ldr	r3, [pc, #68]	@ (2000ca28 <HAL_PWREx_EnterSTOP1Mode+0x50>)
2000c9e4:	681b      	ldr	r3, [r3, #0]
2000c9e6:	f023 0307 	bic.w	r3, r3, #7
2000c9ea:	4a0f      	ldr	r2, [pc, #60]	@ (2000ca28 <HAL_PWREx_EnterSTOP1Mode+0x50>)
2000c9ec:	f043 0301 	orr.w	r3, r3, #1
2000c9f0:	6013      	str	r3, [r2, #0]

  /* Set SLEEPDEEP bit of Cortex System Control Register */
  SET_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));
2000c9f2:	4b0e      	ldr	r3, [pc, #56]	@ (2000ca2c <HAL_PWREx_EnterSTOP1Mode+0x54>)
2000c9f4:	691b      	ldr	r3, [r3, #16]
2000c9f6:	4a0d      	ldr	r2, [pc, #52]	@ (2000ca2c <HAL_PWREx_EnterSTOP1Mode+0x54>)
2000c9f8:	f043 0304 	orr.w	r3, r3, #4
2000c9fc:	6113      	str	r3, [r2, #16]

  /* Select Stop mode entry */
  if (STOPEntry == PWR_STOPENTRY_WFI)
2000c9fe:	79fb      	ldrb	r3, [r7, #7]
2000ca00:	2b01      	cmp	r3, #1
2000ca02:	d101      	bne.n	2000ca08 <HAL_PWREx_EnterSTOP1Mode+0x30>
  {
    /* Request Wait For Interrupt */
    __WFI();
2000ca04:	bf30      	wfi
2000ca06:	e002      	b.n	2000ca0e <HAL_PWREx_EnterSTOP1Mode+0x36>
  }
  else
  {
    /* Request Wait For Event */
    __SEV();
2000ca08:	bf40      	sev
    __WFE();
2000ca0a:	bf20      	wfe
    __WFE();
2000ca0c:	bf20      	wfe
  }

  /* Reset SLEEPDEEP bit of Cortex System Control Register */
  CLEAR_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));
2000ca0e:	4b07      	ldr	r3, [pc, #28]	@ (2000ca2c <HAL_PWREx_EnterSTOP1Mode+0x54>)
2000ca10:	691b      	ldr	r3, [r3, #16]
2000ca12:	4a06      	ldr	r2, [pc, #24]	@ (2000ca2c <HAL_PWREx_EnterSTOP1Mode+0x54>)
2000ca14:	f023 0304 	bic.w	r3, r3, #4
2000ca18:	6113      	str	r3, [r2, #16]
}
2000ca1a:	bf00      	nop
2000ca1c:	370c      	adds	r7, #12
2000ca1e:	46bd      	mov	sp, r7
2000ca20:	f85d 7b04 	ldr.w	r7, [sp], #4
2000ca24:	4770      	bx	lr
2000ca26:	bf00      	nop
2000ca28:	46020800 	.word	0x46020800
2000ca2c:	e000ed00 	.word	0xe000ed00

2000ca30 <HAL_PWREx_EnterSTOP2Mode>:
  *                     @arg @ref PWR_STOPENTRY_WFE enter Stop mode with Wait
  *                               For Event request.
  * @retval None.
  */
void HAL_PWREx_EnterSTOP2Mode(uint8_t STOPEntry)
{
2000ca30:	b480      	push	{r7}
2000ca32:	b083      	sub	sp, #12
2000ca34:	af00      	add	r7, sp, #0
2000ca36:	4603      	mov	r3, r0
2000ca38:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_PWR_STOP_ENTRY(STOPEntry));

  /* Stop 2 mode */
  MODIFY_REG(PWR->CR1, PWR_CR1_LPMS, PWR_CR1_LPMS_1);
2000ca3a:	4b11      	ldr	r3, [pc, #68]	@ (2000ca80 <HAL_PWREx_EnterSTOP2Mode+0x50>)
2000ca3c:	681b      	ldr	r3, [r3, #0]
2000ca3e:	f023 0307 	bic.w	r3, r3, #7
2000ca42:	4a0f      	ldr	r2, [pc, #60]	@ (2000ca80 <HAL_PWREx_EnterSTOP2Mode+0x50>)
2000ca44:	f043 0302 	orr.w	r3, r3, #2
2000ca48:	6013      	str	r3, [r2, #0]

  /* Set SLEEPDEEP bit of Cortex System Control Register */
  SET_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));
2000ca4a:	4b0e      	ldr	r3, [pc, #56]	@ (2000ca84 <HAL_PWREx_EnterSTOP2Mode+0x54>)
2000ca4c:	691b      	ldr	r3, [r3, #16]
2000ca4e:	4a0d      	ldr	r2, [pc, #52]	@ (2000ca84 <HAL_PWREx_EnterSTOP2Mode+0x54>)
2000ca50:	f043 0304 	orr.w	r3, r3, #4
2000ca54:	6113      	str	r3, [r2, #16]

  /* Select Stop mode entry */
  if (STOPEntry == PWR_STOPENTRY_WFI)
2000ca56:	79fb      	ldrb	r3, [r7, #7]
2000ca58:	2b01      	cmp	r3, #1
2000ca5a:	d101      	bne.n	2000ca60 <HAL_PWREx_EnterSTOP2Mode+0x30>
  {
    /* Request Wait For Interrupt */
    __WFI();
2000ca5c:	bf30      	wfi
2000ca5e:	e002      	b.n	2000ca66 <HAL_PWREx_EnterSTOP2Mode+0x36>
  }
  else
  {
    /* Request Wait For Event */
    __SEV();
2000ca60:	bf40      	sev
    __WFE();
2000ca62:	bf20      	wfe
    __WFE();
2000ca64:	bf20      	wfe
  }

  /* Reset SLEEPDEEP bit of Cortex System Control Register */
  CLEAR_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));
2000ca66:	4b07      	ldr	r3, [pc, #28]	@ (2000ca84 <HAL_PWREx_EnterSTOP2Mode+0x54>)
2000ca68:	691b      	ldr	r3, [r3, #16]
2000ca6a:	4a06      	ldr	r2, [pc, #24]	@ (2000ca84 <HAL_PWREx_EnterSTOP2Mode+0x54>)
2000ca6c:	f023 0304 	bic.w	r3, r3, #4
2000ca70:	6113      	str	r3, [r2, #16]
}
2000ca72:	bf00      	nop
2000ca74:	370c      	adds	r7, #12
2000ca76:	46bd      	mov	sp, r7
2000ca78:	f85d 7b04 	ldr.w	r7, [sp], #4
2000ca7c:	4770      	bx	lr
2000ca7e:	bf00      	nop
2000ca80:	46020800 	.word	0x46020800
2000ca84:	e000ed00 	.word	0xe000ed00

2000ca88 <HAL_PWREx_EnterSTOP3Mode>:
  *                     @arg @ref PWR_STOPENTRY_WFE enter Stop mode with Wait
  *                               For Event request.
  * @retval None.
  */
void HAL_PWREx_EnterSTOP3Mode(uint8_t STOPEntry)
{
2000ca88:	b480      	push	{r7}
2000ca8a:	b083      	sub	sp, #12
2000ca8c:	af00      	add	r7, sp, #0
2000ca8e:	4603      	mov	r3, r0
2000ca90:	71fb      	strb	r3, [r7, #7]
  /* Check the parameter */
  assert_param(IS_PWR_STOP_ENTRY(STOPEntry));

  /* Set Stop mode 3 */
  MODIFY_REG(PWR->CR1, PWR_CR1_LPMS, (PWR_CR1_LPMS_0 | PWR_CR1_LPMS_1));
2000ca92:	4b11      	ldr	r3, [pc, #68]	@ (2000cad8 <HAL_PWREx_EnterSTOP3Mode+0x50>)
2000ca94:	681b      	ldr	r3, [r3, #0]
2000ca96:	f023 0307 	bic.w	r3, r3, #7
2000ca9a:	4a0f      	ldr	r2, [pc, #60]	@ (2000cad8 <HAL_PWREx_EnterSTOP3Mode+0x50>)
2000ca9c:	f043 0303 	orr.w	r3, r3, #3
2000caa0:	6013      	str	r3, [r2, #0]

  /* Set SLEEPDEEP bit of Cortex System Control Register */
  SET_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));
2000caa2:	4b0e      	ldr	r3, [pc, #56]	@ (2000cadc <HAL_PWREx_EnterSTOP3Mode+0x54>)
2000caa4:	691b      	ldr	r3, [r3, #16]
2000caa6:	4a0d      	ldr	r2, [pc, #52]	@ (2000cadc <HAL_PWREx_EnterSTOP3Mode+0x54>)
2000caa8:	f043 0304 	orr.w	r3, r3, #4
2000caac:	6113      	str	r3, [r2, #16]

  /* Select Stop mode entry */
  if (STOPEntry == PWR_STOPENTRY_WFI)
2000caae:	79fb      	ldrb	r3, [r7, #7]
2000cab0:	2b01      	cmp	r3, #1
2000cab2:	d101      	bne.n	2000cab8 <HAL_PWREx_EnterSTOP3Mode+0x30>
  {
    /* Request Wait For Interrupt */
    __WFI();
2000cab4:	bf30      	wfi
2000cab6:	e002      	b.n	2000cabe <HAL_PWREx_EnterSTOP3Mode+0x36>
  }
  else
  {
    /* Request Wait For Event */
    __SEV();
2000cab8:	bf40      	sev
    __WFE();
2000caba:	bf20      	wfe
    __WFE();
2000cabc:	bf20      	wfe
  }

  /* Reset SLEEPDEEP bit of Cortex System Control Register */
  CLEAR_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));
2000cabe:	4b07      	ldr	r3, [pc, #28]	@ (2000cadc <HAL_PWREx_EnterSTOP3Mode+0x54>)
2000cac0:	691b      	ldr	r3, [r3, #16]
2000cac2:	4a06      	ldr	r2, [pc, #24]	@ (2000cadc <HAL_PWREx_EnterSTOP3Mode+0x54>)
2000cac4:	f023 0304 	bic.w	r3, r3, #4
2000cac8:	6113      	str	r3, [r2, #16]
}
2000caca:	bf00      	nop
2000cacc:	370c      	adds	r7, #12
2000cace:	46bd      	mov	sp, r7
2000cad0:	f85d 7b04 	ldr.w	r7, [sp], #4
2000cad4:	4770      	bx	lr
2000cad6:	bf00      	nop
2000cad8:	46020800 	.word	0x46020800
2000cadc:	e000ed00 	.word	0xe000ed00

2000cae0 <HAL_PWREx_EnterSHUTDOWNMode>:
  *         voltage monitoring is possible in this mode, therefore the switch to
  *         Backup domain is not supported.
  * @retval None.
  */
void HAL_PWREx_EnterSHUTDOWNMode(void)
{
2000cae0:	b480      	push	{r7}
2000cae2:	af00      	add	r7, sp, #0
  /* Set Shutdown mode */
  MODIFY_REG(PWR->CR1, PWR_CR1_LPMS, (PWR_CR1_LPMS_1 | PWR_CR1_LPMS_2));
2000cae4:	4b09      	ldr	r3, [pc, #36]	@ (2000cb0c <HAL_PWREx_EnterSHUTDOWNMode+0x2c>)
2000cae6:	681b      	ldr	r3, [r3, #0]
2000cae8:	f023 0307 	bic.w	r3, r3, #7
2000caec:	4a07      	ldr	r2, [pc, #28]	@ (2000cb0c <HAL_PWREx_EnterSHUTDOWNMode+0x2c>)
2000caee:	f043 0306 	orr.w	r3, r3, #6
2000caf2:	6013      	str	r3, [r2, #0]

  /* Set SLEEPDEEP bit of Cortex System Control Register */
  SET_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));
2000caf4:	4b06      	ldr	r3, [pc, #24]	@ (2000cb10 <HAL_PWREx_EnterSHUTDOWNMode+0x30>)
2000caf6:	691b      	ldr	r3, [r3, #16]
2000caf8:	4a05      	ldr	r2, [pc, #20]	@ (2000cb10 <HAL_PWREx_EnterSHUTDOWNMode+0x30>)
2000cafa:	f043 0304 	orr.w	r3, r3, #4
2000cafe:	6113      	str	r3, [r2, #16]
  /* This option is used to ensure that store operations are completed */
#if defined (__CC_ARM)
  __force_stores();
#endif /* (__CC_ARM)*/
  /* Request Wait For Interrupt */
  __WFI();
2000cb00:	bf30      	wfi
}
2000cb02:	bf00      	nop
2000cb04:	46bd      	mov	sp, r7
2000cb06:	f85d 7b04 	ldr.w	r7, [sp], #4
2000cb0a:	4770      	bx	lr
2000cb0c:	46020800 	.word	0x46020800
2000cb10:	e000ed00 	.word	0xe000ed00

2000cb14 <HAL_PWREx_ConfigSRDDomain>:
  *                    @arg PWR_SRD_DOMAIN_RUN  : SRD in Run mode when system
  *                                               goes to Stop 0/1/2 mode
  * @retval None.
  */
void HAL_PWREx_ConfigSRDDomain(uint32_t SRDState)
{
2000cb14:	b480      	push	{r7}
2000cb16:	b083      	sub	sp, #12
2000cb18:	af00      	add	r7, sp, #0
2000cb1a:	6078      	str	r0, [r7, #4]
  /* Check the parameter */
  assert_param(IS_PWR_SRD_STATE(SRDState));

  /* Config the SRD domain */
  MODIFY_REG(PWR->CR2, PWR_CR2_SRDRUN, SRDState);
2000cb1c:	4b06      	ldr	r3, [pc, #24]	@ (2000cb38 <HAL_PWREx_ConfigSRDDomain+0x24>)
2000cb1e:	685b      	ldr	r3, [r3, #4]
2000cb20:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
2000cb24:	4904      	ldr	r1, [pc, #16]	@ (2000cb38 <HAL_PWREx_ConfigSRDDomain+0x24>)
2000cb26:	687b      	ldr	r3, [r7, #4]
2000cb28:	4313      	orrs	r3, r2
2000cb2a:	604b      	str	r3, [r1, #4]
}
2000cb2c:	bf00      	nop
2000cb2e:	370c      	adds	r7, #12
2000cb30:	46bd      	mov	sp, r7
2000cb32:	f85d 7b04 	ldr.w	r7, [sp], #4
2000cb36:	4770      	bx	lr
2000cb38:	46020800 	.word	0x46020800

2000cb3c <HAL_PWREx_EnableUltraLowPowerMode>:
  *         Stop 1, Stop 2, Stop 3 and Standby modes and when the regulator is
  *         in Range 4 (Run, Sleep or Stop 0 mode).
  * @retval None.
  */
void HAL_PWREx_EnableUltraLowPowerMode(void)
{
2000cb3c:	b480      	push	{r7}
2000cb3e:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR1, PWR_CR1_ULPMEN);
2000cb40:	4b05      	ldr	r3, [pc, #20]	@ (2000cb58 <HAL_PWREx_EnableUltraLowPowerMode+0x1c>)
2000cb42:	681b      	ldr	r3, [r3, #0]
2000cb44:	4a04      	ldr	r2, [pc, #16]	@ (2000cb58 <HAL_PWREx_EnableUltraLowPowerMode+0x1c>)
2000cb46:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
2000cb4a:	6013      	str	r3, [r2, #0]
}
2000cb4c:	bf00      	nop
2000cb4e:	46bd      	mov	sp, r7
2000cb50:	f85d 7b04 	ldr.w	r7, [sp], #4
2000cb54:	4770      	bx	lr
2000cb56:	bf00      	nop
2000cb58:	46020800 	.word	0x46020800

2000cb5c <HAL_PWREx_DisableUltraLowPowerMode>:
/**
  * @brief  Disable BOR ultra-low power mode.
  * @retval None.
  */
void HAL_PWREx_DisableUltraLowPowerMode(void)
{
2000cb5c:	b480      	push	{r7}
2000cb5e:	af00      	add	r7, sp, #0
  CLEAR_BIT(PWR->CR1, PWR_CR1_ULPMEN);
2000cb60:	4b05      	ldr	r3, [pc, #20]	@ (2000cb78 <HAL_PWREx_DisableUltraLowPowerMode+0x1c>)
2000cb62:	681b      	ldr	r3, [r3, #0]
2000cb64:	4a04      	ldr	r2, [pc, #16]	@ (2000cb78 <HAL_PWREx_DisableUltraLowPowerMode+0x1c>)
2000cb66:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
2000cb6a:	6013      	str	r3, [r2, #0]
}
2000cb6c:	bf00      	nop
2000cb6e:	46bd      	mov	sp, r7
2000cb70:	f85d 7b04 	ldr.w	r7, [sp], #4
2000cb74:	4770      	bx	lr
2000cb76:	bf00      	nop
2000cb78:	46020800 	.word	0x46020800

2000cb7c <HAL_PWREx_S3WU_IRQHandler>:
  * @param  WakeUpPin : Specifies the wakeup pin interrupt to be handled.
  *                     This parameter can be a combination of @ref PWR_WakeUp_Pins.
  * @retval None.
  */
void HAL_PWREx_S3WU_IRQHandler(uint32_t WakeUpPin)
{
2000cb7c:	b580      	push	{r7, lr}
2000cb7e:	b082      	sub	sp, #8
2000cb80:	af00      	add	r7, sp, #0
2000cb82:	6078      	str	r0, [r7, #4]
  /* Check PWR wake up line 1 */
  if ((WakeUpPin & PWR_WAKEUP_PIN1) != 0U)
2000cb84:	687b      	ldr	r3, [r7, #4]
2000cb86:	f003 0301 	and.w	r3, r3, #1
2000cb8a:	2b00      	cmp	r3, #0
2000cb8c:	d00e      	beq.n	2000cbac <HAL_PWREx_S3WU_IRQHandler+0x30>
  {
    if (READ_BIT(PWR->WUSR, PWR_WUSR_WUF1) != 0U)
2000cb8e:	4b4f      	ldr	r3, [pc, #316]	@ (2000cccc <HAL_PWREx_S3WU_IRQHandler+0x150>)
2000cb90:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
2000cb92:	f003 0301 	and.w	r3, r3, #1
2000cb96:	2b00      	cmp	r3, #0
2000cb98:	d008      	beq.n	2000cbac <HAL_PWREx_S3WU_IRQHandler+0x30>
    {
      /* Clear PWR wake up flag line 1 */
      SET_BIT(PWR->WUSCR, PWR_WUSCR_CWUF1);
2000cb9a:	4b4c      	ldr	r3, [pc, #304]	@ (2000cccc <HAL_PWREx_S3WU_IRQHandler+0x150>)
2000cb9c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
2000cb9e:	4a4b      	ldr	r2, [pc, #300]	@ (2000cccc <HAL_PWREx_S3WU_IRQHandler+0x150>)
2000cba0:	f043 0301 	orr.w	r3, r3, #1
2000cba4:	6493      	str	r3, [r2, #72]	@ 0x48

      /* PWR S3WU interrupt user callback */
      HAL_PWREx_S3WUCallback(PWR_WAKEUP_PIN1);
2000cba6:	2001      	movs	r0, #1
2000cba8:	f000 f892 	bl	2000ccd0 <HAL_PWREx_S3WUCallback>
    }
  }

  /* Check PWR wake up line 2 */
  if ((WakeUpPin & PWR_WAKEUP_PIN2) != 0U)
2000cbac:	687b      	ldr	r3, [r7, #4]
2000cbae:	f003 0302 	and.w	r3, r3, #2
2000cbb2:	2b00      	cmp	r3, #0
2000cbb4:	d00e      	beq.n	2000cbd4 <HAL_PWREx_S3WU_IRQHandler+0x58>
  {
    if (READ_BIT(PWR->WUSR, PWR_WUSR_WUF2) != 0U)
2000cbb6:	4b45      	ldr	r3, [pc, #276]	@ (2000cccc <HAL_PWREx_S3WU_IRQHandler+0x150>)
2000cbb8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
2000cbba:	f003 0302 	and.w	r3, r3, #2
2000cbbe:	2b00      	cmp	r3, #0
2000cbc0:	d008      	beq.n	2000cbd4 <HAL_PWREx_S3WU_IRQHandler+0x58>
    {
      /* Clear PWR wake up flag line 2 */
      SET_BIT(PWR->WUSCR, PWR_WUSCR_CWUF2);
2000cbc2:	4b42      	ldr	r3, [pc, #264]	@ (2000cccc <HAL_PWREx_S3WU_IRQHandler+0x150>)
2000cbc4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
2000cbc6:	4a41      	ldr	r2, [pc, #260]	@ (2000cccc <HAL_PWREx_S3WU_IRQHandler+0x150>)
2000cbc8:	f043 0302 	orr.w	r3, r3, #2
2000cbcc:	6493      	str	r3, [r2, #72]	@ 0x48

      /* PWR S3WU interrupt user callback */
      HAL_PWREx_S3WUCallback(PWR_WAKEUP_PIN2);
2000cbce:	2002      	movs	r0, #2
2000cbd0:	f000 f87e 	bl	2000ccd0 <HAL_PWREx_S3WUCallback>
    }
  }

  /* Check PWR wake up line 3 */
  if ((WakeUpPin & PWR_WAKEUP_PIN3) != 0U)
2000cbd4:	687b      	ldr	r3, [r7, #4]
2000cbd6:	f003 0304 	and.w	r3, r3, #4
2000cbda:	2b00      	cmp	r3, #0
2000cbdc:	d00e      	beq.n	2000cbfc <HAL_PWREx_S3WU_IRQHandler+0x80>
  {
    if (READ_BIT(PWR->WUSR, PWR_WUSR_WUF3) != 0U)
2000cbde:	4b3b      	ldr	r3, [pc, #236]	@ (2000cccc <HAL_PWREx_S3WU_IRQHandler+0x150>)
2000cbe0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
2000cbe2:	f003 0304 	and.w	r3, r3, #4
2000cbe6:	2b00      	cmp	r3, #0
2000cbe8:	d008      	beq.n	2000cbfc <HAL_PWREx_S3WU_IRQHandler+0x80>
    {
      /* Clear PWR wake up flag line 3 */
      SET_BIT(PWR->WUSCR, PWR_WUSCR_CWUF3);
2000cbea:	4b38      	ldr	r3, [pc, #224]	@ (2000cccc <HAL_PWREx_S3WU_IRQHandler+0x150>)
2000cbec:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
2000cbee:	4a37      	ldr	r2, [pc, #220]	@ (2000cccc <HAL_PWREx_S3WU_IRQHandler+0x150>)
2000cbf0:	f043 0304 	orr.w	r3, r3, #4
2000cbf4:	6493      	str	r3, [r2, #72]	@ 0x48

      /* PWR S3WU interrupt user callback */
      HAL_PWREx_S3WUCallback(PWR_WAKEUP_PIN3);
2000cbf6:	2004      	movs	r0, #4
2000cbf8:	f000 f86a 	bl	2000ccd0 <HAL_PWREx_S3WUCallback>
    }
  }

  /* Check PWR wake up line 4 */
  if ((WakeUpPin & PWR_WAKEUP_PIN4) != 0U)
2000cbfc:	687b      	ldr	r3, [r7, #4]
2000cbfe:	f003 0308 	and.w	r3, r3, #8
2000cc02:	2b00      	cmp	r3, #0
2000cc04:	d00e      	beq.n	2000cc24 <HAL_PWREx_S3WU_IRQHandler+0xa8>
  {
    if (READ_BIT(PWR->WUSR, PWR_WUSR_WUF4) != 0U)
2000cc06:	4b31      	ldr	r3, [pc, #196]	@ (2000cccc <HAL_PWREx_S3WU_IRQHandler+0x150>)
2000cc08:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
2000cc0a:	f003 0308 	and.w	r3, r3, #8
2000cc0e:	2b00      	cmp	r3, #0
2000cc10:	d008      	beq.n	2000cc24 <HAL_PWREx_S3WU_IRQHandler+0xa8>
    {
      /* Clear PWR wake up flag line 4 */
      SET_BIT(PWR->WUSCR, PWR_WUSCR_CWUF4);
2000cc12:	4b2e      	ldr	r3, [pc, #184]	@ (2000cccc <HAL_PWREx_S3WU_IRQHandler+0x150>)
2000cc14:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
2000cc16:	4a2d      	ldr	r2, [pc, #180]	@ (2000cccc <HAL_PWREx_S3WU_IRQHandler+0x150>)
2000cc18:	f043 0308 	orr.w	r3, r3, #8
2000cc1c:	6493      	str	r3, [r2, #72]	@ 0x48

      /* PWR S3WU interrupt user callback */
      HAL_PWREx_S3WUCallback(PWR_WAKEUP_PIN4);
2000cc1e:	2008      	movs	r0, #8
2000cc20:	f000 f856 	bl	2000ccd0 <HAL_PWREx_S3WUCallback>
    }
  }

  /* Check PWR wake up line 5 */
  if ((WakeUpPin & PWR_WAKEUP_PIN5) != 0U)
2000cc24:	687b      	ldr	r3, [r7, #4]
2000cc26:	f003 0310 	and.w	r3, r3, #16
2000cc2a:	2b00      	cmp	r3, #0
2000cc2c:	d00e      	beq.n	2000cc4c <HAL_PWREx_S3WU_IRQHandler+0xd0>
  {
    if (READ_BIT(PWR->WUSR, PWR_WUSR_WUF5) != 0U)
2000cc2e:	4b27      	ldr	r3, [pc, #156]	@ (2000cccc <HAL_PWREx_S3WU_IRQHandler+0x150>)
2000cc30:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
2000cc32:	f003 0310 	and.w	r3, r3, #16
2000cc36:	2b00      	cmp	r3, #0
2000cc38:	d008      	beq.n	2000cc4c <HAL_PWREx_S3WU_IRQHandler+0xd0>
    {
      /* Clear PWR wake up flag line 5 */
      SET_BIT(PWR->WUSCR, PWR_WUSCR_CWUF5);
2000cc3a:	4b24      	ldr	r3, [pc, #144]	@ (2000cccc <HAL_PWREx_S3WU_IRQHandler+0x150>)
2000cc3c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
2000cc3e:	4a23      	ldr	r2, [pc, #140]	@ (2000cccc <HAL_PWREx_S3WU_IRQHandler+0x150>)
2000cc40:	f043 0310 	orr.w	r3, r3, #16
2000cc44:	6493      	str	r3, [r2, #72]	@ 0x48

      /* PWR S3WU interrupt user callback */
      HAL_PWREx_S3WUCallback(PWR_WAKEUP_PIN5);
2000cc46:	2010      	movs	r0, #16
2000cc48:	f000 f842 	bl	2000ccd0 <HAL_PWREx_S3WUCallback>
    }
  }

  /* Check PWR wake up line 6 */
  if ((WakeUpPin & PWR_WAKEUP_PIN6) != 0U)
2000cc4c:	687b      	ldr	r3, [r7, #4]
2000cc4e:	f003 0320 	and.w	r3, r3, #32
2000cc52:	2b00      	cmp	r3, #0
2000cc54:	d00e      	beq.n	2000cc74 <HAL_PWREx_S3WU_IRQHandler+0xf8>
  {
    if (READ_BIT(PWR->WUSR, PWR_WUSR_WUF6) != 0U)
2000cc56:	4b1d      	ldr	r3, [pc, #116]	@ (2000cccc <HAL_PWREx_S3WU_IRQHandler+0x150>)
2000cc58:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
2000cc5a:	f003 0320 	and.w	r3, r3, #32
2000cc5e:	2b00      	cmp	r3, #0
2000cc60:	d008      	beq.n	2000cc74 <HAL_PWREx_S3WU_IRQHandler+0xf8>
    {
      /* Clear PWR wake up flag line 6 */
      SET_BIT(PWR->WUSCR, PWR_WUSCR_CWUF6);
2000cc62:	4b1a      	ldr	r3, [pc, #104]	@ (2000cccc <HAL_PWREx_S3WU_IRQHandler+0x150>)
2000cc64:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
2000cc66:	4a19      	ldr	r2, [pc, #100]	@ (2000cccc <HAL_PWREx_S3WU_IRQHandler+0x150>)
2000cc68:	f043 0320 	orr.w	r3, r3, #32
2000cc6c:	6493      	str	r3, [r2, #72]	@ 0x48

      /* PWR S3WU interrupt user callback */
      HAL_PWREx_S3WUCallback(PWR_WAKEUP_PIN6);
2000cc6e:	2020      	movs	r0, #32
2000cc70:	f000 f82e 	bl	2000ccd0 <HAL_PWREx_S3WUCallback>
    }
  }

  /* Check PWR wake up line 7 */
  if ((WakeUpPin & PWR_WAKEUP_PIN7) != 0U)
2000cc74:	687b      	ldr	r3, [r7, #4]
2000cc76:	f003 0340 	and.w	r3, r3, #64	@ 0x40
2000cc7a:	2b00      	cmp	r3, #0
2000cc7c:	d00e      	beq.n	2000cc9c <HAL_PWREx_S3WU_IRQHandler+0x120>
  {
    if (READ_BIT(PWR->WUSR, PWR_WUSR_WUF7) != 0U)
2000cc7e:	4b13      	ldr	r3, [pc, #76]	@ (2000cccc <HAL_PWREx_S3WU_IRQHandler+0x150>)
2000cc80:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
2000cc82:	f003 0340 	and.w	r3, r3, #64	@ 0x40
2000cc86:	2b00      	cmp	r3, #0
2000cc88:	d008      	beq.n	2000cc9c <HAL_PWREx_S3WU_IRQHandler+0x120>
    {
      /* Clear PWR wake up flag line 7 */
      SET_BIT(PWR->WUSCR, PWR_WUSCR_CWUF7);
2000cc8a:	4b10      	ldr	r3, [pc, #64]	@ (2000cccc <HAL_PWREx_S3WU_IRQHandler+0x150>)
2000cc8c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
2000cc8e:	4a0f      	ldr	r2, [pc, #60]	@ (2000cccc <HAL_PWREx_S3WU_IRQHandler+0x150>)
2000cc90:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
2000cc94:	6493      	str	r3, [r2, #72]	@ 0x48

      /* PWR S3WU interrupt user callback */
      HAL_PWREx_S3WUCallback(PWR_WAKEUP_PIN7);
2000cc96:	2040      	movs	r0, #64	@ 0x40
2000cc98:	f000 f81a 	bl	2000ccd0 <HAL_PWREx_S3WUCallback>
    }
  }

  /* Check PWR wake up line 8 */
  if ((WakeUpPin & PWR_WAKEUP_PIN8) != 0U)
2000cc9c:	687b      	ldr	r3, [r7, #4]
2000cc9e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
2000cca2:	2b00      	cmp	r3, #0
2000cca4:	d00e      	beq.n	2000ccc4 <HAL_PWREx_S3WU_IRQHandler+0x148>
  {
    if (READ_BIT(PWR->WUSR, PWR_WUSR_WUF8) != 0U)
2000cca6:	4b09      	ldr	r3, [pc, #36]	@ (2000cccc <HAL_PWREx_S3WU_IRQHandler+0x150>)
2000cca8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
2000ccaa:	f003 0380 	and.w	r3, r3, #128	@ 0x80
2000ccae:	2b00      	cmp	r3, #0
2000ccb0:	d008      	beq.n	2000ccc4 <HAL_PWREx_S3WU_IRQHandler+0x148>
    {
      /* Clear PWR wake up flag line 8 */
      SET_BIT(PWR->WUSCR, PWR_WUSCR_CWUF8);
2000ccb2:	4b06      	ldr	r3, [pc, #24]	@ (2000cccc <HAL_PWREx_S3WU_IRQHandler+0x150>)
2000ccb4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
2000ccb6:	4a05      	ldr	r2, [pc, #20]	@ (2000cccc <HAL_PWREx_S3WU_IRQHandler+0x150>)
2000ccb8:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
2000ccbc:	6493      	str	r3, [r2, #72]	@ 0x48

      /* PWR S3WU interrupt user callback */
      HAL_PWREx_S3WUCallback(PWR_WAKEUP_PIN8);
2000ccbe:	2080      	movs	r0, #128	@ 0x80
2000ccc0:	f000 f806 	bl	2000ccd0 <HAL_PWREx_S3WUCallback>
    }
  }
}
2000ccc4:	bf00      	nop
2000ccc6:	3708      	adds	r7, #8
2000ccc8:	46bd      	mov	sp, r7
2000ccca:	bd80      	pop	{r7, pc}
2000cccc:	46020800 	.word	0x46020800

2000ccd0 <HAL_PWREx_S3WUCallback>:
  * @param  WakeUpPin : Specifies the wakeup pin interrupt to be handled.
  *                     This parameter can be a combination of @ref PWR_WakeUp_Pins.
  * @retval None.
  */
__weak void HAL_PWREx_S3WUCallback(uint32_t WakeUpPin)
{
2000ccd0:	b480      	push	{r7}
2000ccd2:	b083      	sub	sp, #12
2000ccd4:	af00      	add	r7, sp, #0
2000ccd6:	6078      	str	r0, [r7, #4]
  UNUSED(WakeUpPin);

  /* NOTE : This function should not be modified; when the callback is needed,
            HAL_PWREx_S3WU_IRQHandler() API can be implemented in the user file
   */
}
2000ccd8:	bf00      	nop
2000ccda:	370c      	adds	r7, #12
2000ccdc:	46bd      	mov	sp, r7
2000ccde:	f85d 7b04 	ldr.w	r7, [sp], #4
2000cce2:	4770      	bx	lr

2000cce4 <HAL_PWREx_ConfigPVM>:
  * @param  pConfigPVM : Pointer to a PWR_PVMTypeDef structure that contains the
  *                      PVM configuration information (PVMType and EventMode).
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigPVM(PWR_PVMTypeDef *pConfigPVM)
{
2000cce4:	b480      	push	{r7}
2000cce6:	b083      	sub	sp, #12
2000cce8:	af00      	add	r7, sp, #0
2000ccea:	6078      	str	r0, [r7, #4]
  /* Check the PVM parameter */
  if (pConfigPVM == NULL)
2000ccec:	687b      	ldr	r3, [r7, #4]
2000ccee:	2b00      	cmp	r3, #0
2000ccf0:	d101      	bne.n	2000ccf6 <HAL_PWREx_ConfigPVM+0x12>
  {
    return HAL_ERROR;
2000ccf2:	2301      	movs	r3, #1
2000ccf4:	e16a      	b.n	2000cfcc <HAL_PWREx_ConfigPVM+0x2e8>
  /* Check the parameters */
  assert_param(IS_PWR_PVM_TYPE(pConfigPVM->PVMType));
  assert_param(IS_PWR_PVM_MODE(pConfigPVM->Mode));

  /* Check the peripheral voltage monitor type */
  switch (pConfigPVM->PVMType)
2000ccf6:	687b      	ldr	r3, [r7, #4]
2000ccf8:	681b      	ldr	r3, [r3, #0]
2000ccfa:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
2000ccfe:	f000 8108 	beq.w	2000cf12 <HAL_PWREx_ConfigPVM+0x22e>
2000cd02:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
2000cd06:	f200 8155 	bhi.w	2000cfb4 <HAL_PWREx_ConfigPVM+0x2d0>
2000cd0a:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
2000cd0e:	f000 80af 	beq.w	2000ce70 <HAL_PWREx_ConfigPVM+0x18c>
2000cd12:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
2000cd16:	f200 814d 	bhi.w	2000cfb4 <HAL_PWREx_ConfigPVM+0x2d0>
2000cd1a:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
2000cd1e:	d003      	beq.n	2000cd28 <HAL_PWREx_ConfigPVM+0x44>
2000cd20:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
2000cd24:	d052      	beq.n	2000cdcc <HAL_PWREx_ConfigPVM+0xe8>
2000cd26:	e145      	b.n	2000cfb4 <HAL_PWREx_ConfigPVM+0x2d0>
  {
    case PWR_UVM: /* Independent USB voltage monitor */

      /* Disable EXTI UVM event and interrupt */
      __HAL_PWR_UVM_EXTI_DISABLE_EVENT();
2000cd28:	4ba6      	ldr	r3, [pc, #664]	@ (2000cfc4 <HAL_PWREx_ConfigPVM+0x2e0>)
2000cd2a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
2000cd2e:	4aa5      	ldr	r2, [pc, #660]	@ (2000cfc4 <HAL_PWREx_ConfigPVM+0x2e0>)
2000cd30:	f423 2300 	bic.w	r3, r3, #524288	@ 0x80000
2000cd34:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84
      __HAL_PWR_UVM_EXTI_DISABLE_IT();
2000cd38:	4ba2      	ldr	r3, [pc, #648]	@ (2000cfc4 <HAL_PWREx_ConfigPVM+0x2e0>)
2000cd3a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
2000cd3e:	4aa1      	ldr	r2, [pc, #644]	@ (2000cfc4 <HAL_PWREx_ConfigPVM+0x2e0>)
2000cd40:	f423 2300 	bic.w	r3, r3, #524288	@ 0x80000
2000cd44:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
      __HAL_PWR_UVM_EXTI_DISABLE_RISING_EDGE();
2000cd48:	4b9e      	ldr	r3, [pc, #632]	@ (2000cfc4 <HAL_PWREx_ConfigPVM+0x2e0>)
2000cd4a:	681b      	ldr	r3, [r3, #0]
2000cd4c:	4a9d      	ldr	r2, [pc, #628]	@ (2000cfc4 <HAL_PWREx_ConfigPVM+0x2e0>)
2000cd4e:	f423 2300 	bic.w	r3, r3, #524288	@ 0x80000
2000cd52:	6013      	str	r3, [r2, #0]
      __HAL_PWR_UVM_EXTI_DISABLE_FALLING_EDGE();
2000cd54:	4b9b      	ldr	r3, [pc, #620]	@ (2000cfc4 <HAL_PWREx_ConfigPVM+0x2e0>)
2000cd56:	685b      	ldr	r3, [r3, #4]
2000cd58:	4a9a      	ldr	r2, [pc, #616]	@ (2000cfc4 <HAL_PWREx_ConfigPVM+0x2e0>)
2000cd5a:	f423 2300 	bic.w	r3, r3, #524288	@ 0x80000
2000cd5e:	6053      	str	r3, [r2, #4]

      /* Configure the UVM in interrupt mode */
      if ((pConfigPVM->Mode & PVM_MODE_IT) == PVM_MODE_IT)
2000cd60:	687b      	ldr	r3, [r7, #4]
2000cd62:	685b      	ldr	r3, [r3, #4]
2000cd64:	f003 0304 	and.w	r3, r3, #4
2000cd68:	2b00      	cmp	r3, #0
2000cd6a:	d007      	beq.n	2000cd7c <HAL_PWREx_ConfigPVM+0x98>
      {
        __HAL_PWR_UVM_EXTI_ENABLE_IT();
2000cd6c:	4b95      	ldr	r3, [pc, #596]	@ (2000cfc4 <HAL_PWREx_ConfigPVM+0x2e0>)
2000cd6e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
2000cd72:	4a94      	ldr	r2, [pc, #592]	@ (2000cfc4 <HAL_PWREx_ConfigPVM+0x2e0>)
2000cd74:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
2000cd78:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
      }

      /* Configure the UVM in event mode */
      if ((pConfigPVM->Mode & PVM_MODE_EVT) == PVM_MODE_EVT)
2000cd7c:	687b      	ldr	r3, [r7, #4]
2000cd7e:	685b      	ldr	r3, [r3, #4]
2000cd80:	f003 0308 	and.w	r3, r3, #8
2000cd84:	2b00      	cmp	r3, #0
2000cd86:	d007      	beq.n	2000cd98 <HAL_PWREx_ConfigPVM+0xb4>
      {
        __HAL_PWR_UVM_EXTI_ENABLE_EVENT();
2000cd88:	4b8e      	ldr	r3, [pc, #568]	@ (2000cfc4 <HAL_PWREx_ConfigPVM+0x2e0>)
2000cd8a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
2000cd8e:	4a8d      	ldr	r2, [pc, #564]	@ (2000cfc4 <HAL_PWREx_ConfigPVM+0x2e0>)
2000cd90:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
2000cd94:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84
      }

      /* Configure the UVM in rising edge */
      if ((pConfigPVM->Mode & PVM_RISING_EDGE) == PVM_RISING_EDGE)
2000cd98:	687b      	ldr	r3, [r7, #4]
2000cd9a:	685b      	ldr	r3, [r3, #4]
2000cd9c:	f003 0301 	and.w	r3, r3, #1
2000cda0:	2b00      	cmp	r3, #0
2000cda2:	d005      	beq.n	2000cdb0 <HAL_PWREx_ConfigPVM+0xcc>
      {
        __HAL_PWR_UVM_EXTI_ENABLE_RISING_EDGE();
2000cda4:	4b87      	ldr	r3, [pc, #540]	@ (2000cfc4 <HAL_PWREx_ConfigPVM+0x2e0>)
2000cda6:	681b      	ldr	r3, [r3, #0]
2000cda8:	4a86      	ldr	r2, [pc, #536]	@ (2000cfc4 <HAL_PWREx_ConfigPVM+0x2e0>)
2000cdaa:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
2000cdae:	6013      	str	r3, [r2, #0]
      }

      /* Configure the UVM in falling edge */
      if ((pConfigPVM->Mode & PVM_FALLING_EDGE) == PVM_FALLING_EDGE)
2000cdb0:	687b      	ldr	r3, [r7, #4]
2000cdb2:	685b      	ldr	r3, [r3, #4]
2000cdb4:	f003 0302 	and.w	r3, r3, #2
2000cdb8:	2b00      	cmp	r3, #0
2000cdba:	f000 80fd 	beq.w	2000cfb8 <HAL_PWREx_ConfigPVM+0x2d4>
      {
        __HAL_PWR_UVM_EXTI_ENABLE_FALLING_EDGE();
2000cdbe:	4b81      	ldr	r3, [pc, #516]	@ (2000cfc4 <HAL_PWREx_ConfigPVM+0x2e0>)
2000cdc0:	685b      	ldr	r3, [r3, #4]
2000cdc2:	4a80      	ldr	r2, [pc, #512]	@ (2000cfc4 <HAL_PWREx_ConfigPVM+0x2e0>)
2000cdc4:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
2000cdc8:	6053      	str	r3, [r2, #4]
      }

      break;
2000cdca:	e0f5      	b.n	2000cfb8 <HAL_PWREx_ConfigPVM+0x2d4>

    case PWR_IO2VM: /* Independent I/Os voltage monitor */

      /* Disable EXTI IO2VM event and interrupt */
      __HAL_PWR_IO2VM_EXTI_DISABLE_EVENT();
2000cdcc:	4b7d      	ldr	r3, [pc, #500]	@ (2000cfc4 <HAL_PWREx_ConfigPVM+0x2e0>)
2000cdce:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
2000cdd2:	4a7c      	ldr	r2, [pc, #496]	@ (2000cfc4 <HAL_PWREx_ConfigPVM+0x2e0>)
2000cdd4:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
2000cdd8:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84
      __HAL_PWR_IO2VM_EXTI_DISABLE_IT();
2000cddc:	4b79      	ldr	r3, [pc, #484]	@ (2000cfc4 <HAL_PWREx_ConfigPVM+0x2e0>)
2000cdde:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
2000cde2:	4a78      	ldr	r2, [pc, #480]	@ (2000cfc4 <HAL_PWREx_ConfigPVM+0x2e0>)
2000cde4:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
2000cde8:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
      __HAL_PWR_IO2VM_EXTI_DISABLE_RISING_EDGE();
2000cdec:	4b75      	ldr	r3, [pc, #468]	@ (2000cfc4 <HAL_PWREx_ConfigPVM+0x2e0>)
2000cdee:	681b      	ldr	r3, [r3, #0]
2000cdf0:	4a74      	ldr	r2, [pc, #464]	@ (2000cfc4 <HAL_PWREx_ConfigPVM+0x2e0>)
2000cdf2:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
2000cdf6:	6013      	str	r3, [r2, #0]
      __HAL_PWR_IO2VM_EXTI_DISABLE_FALLING_EDGE();
2000cdf8:	4b72      	ldr	r3, [pc, #456]	@ (2000cfc4 <HAL_PWREx_ConfigPVM+0x2e0>)
2000cdfa:	685b      	ldr	r3, [r3, #4]
2000cdfc:	4a71      	ldr	r2, [pc, #452]	@ (2000cfc4 <HAL_PWREx_ConfigPVM+0x2e0>)
2000cdfe:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
2000ce02:	6053      	str	r3, [r2, #4]

      /* Configure the IO2VM in interrupt mode */
      if ((pConfigPVM->Mode & PVM_MODE_IT) == PVM_MODE_IT)
2000ce04:	687b      	ldr	r3, [r7, #4]
2000ce06:	685b      	ldr	r3, [r3, #4]
2000ce08:	f003 0304 	and.w	r3, r3, #4
2000ce0c:	2b00      	cmp	r3, #0
2000ce0e:	d007      	beq.n	2000ce20 <HAL_PWREx_ConfigPVM+0x13c>
      {
        __HAL_PWR_IO2VM_EXTI_ENABLE_IT();
2000ce10:	4b6c      	ldr	r3, [pc, #432]	@ (2000cfc4 <HAL_PWREx_ConfigPVM+0x2e0>)
2000ce12:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
2000ce16:	4a6b      	ldr	r2, [pc, #428]	@ (2000cfc4 <HAL_PWREx_ConfigPVM+0x2e0>)
2000ce18:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
2000ce1c:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
      }

      /* Configure the IO2VM in event mode */
      if ((pConfigPVM->Mode & PVM_MODE_EVT) == PVM_MODE_EVT)
2000ce20:	687b      	ldr	r3, [r7, #4]
2000ce22:	685b      	ldr	r3, [r3, #4]
2000ce24:	f003 0308 	and.w	r3, r3, #8
2000ce28:	2b00      	cmp	r3, #0
2000ce2a:	d007      	beq.n	2000ce3c <HAL_PWREx_ConfigPVM+0x158>
      {
        __HAL_PWR_IO2VM_EXTI_ENABLE_EVENT();
2000ce2c:	4b65      	ldr	r3, [pc, #404]	@ (2000cfc4 <HAL_PWREx_ConfigPVM+0x2e0>)
2000ce2e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
2000ce32:	4a64      	ldr	r2, [pc, #400]	@ (2000cfc4 <HAL_PWREx_ConfigPVM+0x2e0>)
2000ce34:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
2000ce38:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84
      }

      /* Configure the IO2VM in rising edge */
      if ((pConfigPVM->Mode & PVM_RISING_EDGE) == PVM_RISING_EDGE)
2000ce3c:	687b      	ldr	r3, [r7, #4]
2000ce3e:	685b      	ldr	r3, [r3, #4]
2000ce40:	f003 0301 	and.w	r3, r3, #1
2000ce44:	2b00      	cmp	r3, #0
2000ce46:	d005      	beq.n	2000ce54 <HAL_PWREx_ConfigPVM+0x170>
      {
        __HAL_PWR_IO2VM_EXTI_ENABLE_RISING_EDGE();
2000ce48:	4b5e      	ldr	r3, [pc, #376]	@ (2000cfc4 <HAL_PWREx_ConfigPVM+0x2e0>)
2000ce4a:	681b      	ldr	r3, [r3, #0]
2000ce4c:	4a5d      	ldr	r2, [pc, #372]	@ (2000cfc4 <HAL_PWREx_ConfigPVM+0x2e0>)
2000ce4e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
2000ce52:	6013      	str	r3, [r2, #0]
      }

      /* Configure the IO2VM in falling edge */
      if ((pConfigPVM->Mode & PVM_FALLING_EDGE) == PVM_FALLING_EDGE)
2000ce54:	687b      	ldr	r3, [r7, #4]
2000ce56:	685b      	ldr	r3, [r3, #4]
2000ce58:	f003 0302 	and.w	r3, r3, #2
2000ce5c:	2b00      	cmp	r3, #0
2000ce5e:	f000 80ad 	beq.w	2000cfbc <HAL_PWREx_ConfigPVM+0x2d8>
      {
        __HAL_PWR_IO2VM_EXTI_ENABLE_FALLING_EDGE();
2000ce62:	4b58      	ldr	r3, [pc, #352]	@ (2000cfc4 <HAL_PWREx_ConfigPVM+0x2e0>)
2000ce64:	685b      	ldr	r3, [r3, #4]
2000ce66:	4a57      	ldr	r2, [pc, #348]	@ (2000cfc4 <HAL_PWREx_ConfigPVM+0x2e0>)
2000ce68:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
2000ce6c:	6053      	str	r3, [r2, #4]
      }

      break;
2000ce6e:	e0a5      	b.n	2000cfbc <HAL_PWREx_ConfigPVM+0x2d8>

    case PWR_AVM1: /* VDDA Independent analog supply voltage monitor 1 (1.6V threshold) */

      /* Disable EXTI AVM1 event and interrupt */
      __HAL_PWR_AVM1_EXTI_DISABLE_EVENT();
2000ce70:	4b54      	ldr	r3, [pc, #336]	@ (2000cfc4 <HAL_PWREx_ConfigPVM+0x2e0>)
2000ce72:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
2000ce76:	4a53      	ldr	r2, [pc, #332]	@ (2000cfc4 <HAL_PWREx_ConfigPVM+0x2e0>)
2000ce78:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
2000ce7c:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84
      __HAL_PWR_AVM1_EXTI_DISABLE_IT();
2000ce80:	4b50      	ldr	r3, [pc, #320]	@ (2000cfc4 <HAL_PWREx_ConfigPVM+0x2e0>)
2000ce82:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
2000ce86:	4a4f      	ldr	r2, [pc, #316]	@ (2000cfc4 <HAL_PWREx_ConfigPVM+0x2e0>)
2000ce88:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
2000ce8c:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
      __HAL_PWR_AVM1_EXTI_DISABLE_RISING_EDGE();
2000ce90:	4b4c      	ldr	r3, [pc, #304]	@ (2000cfc4 <HAL_PWREx_ConfigPVM+0x2e0>)
2000ce92:	681b      	ldr	r3, [r3, #0]
2000ce94:	4a4b      	ldr	r2, [pc, #300]	@ (2000cfc4 <HAL_PWREx_ConfigPVM+0x2e0>)
2000ce96:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
2000ce9a:	6013      	str	r3, [r2, #0]
      __HAL_PWR_AVM1_EXTI_DISABLE_FALLING_EDGE();
2000ce9c:	4b49      	ldr	r3, [pc, #292]	@ (2000cfc4 <HAL_PWREx_ConfigPVM+0x2e0>)
2000ce9e:	685b      	ldr	r3, [r3, #4]
2000cea0:	4a48      	ldr	r2, [pc, #288]	@ (2000cfc4 <HAL_PWREx_ConfigPVM+0x2e0>)
2000cea2:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
2000cea6:	6053      	str	r3, [r2, #4]

      /* Configure the AVM1 in interrupt mode */
      if ((pConfigPVM->Mode & PVM_MODE_IT) == PVM_MODE_IT)
2000cea8:	687b      	ldr	r3, [r7, #4]
2000ceaa:	685b      	ldr	r3, [r3, #4]
2000ceac:	f003 0304 	and.w	r3, r3, #4
2000ceb0:	2b00      	cmp	r3, #0
2000ceb2:	d007      	beq.n	2000cec4 <HAL_PWREx_ConfigPVM+0x1e0>
      {
        __HAL_PWR_AVM1_EXTI_ENABLE_IT();
2000ceb4:	4b43      	ldr	r3, [pc, #268]	@ (2000cfc4 <HAL_PWREx_ConfigPVM+0x2e0>)
2000ceb6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
2000ceba:	4a42      	ldr	r2, [pc, #264]	@ (2000cfc4 <HAL_PWREx_ConfigPVM+0x2e0>)
2000cebc:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
2000cec0:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
      }

      /* Configure the AVM1 in event mode */
      if ((pConfigPVM->Mode & PVM_MODE_EVT) == PVM_MODE_EVT)
2000cec4:	687b      	ldr	r3, [r7, #4]
2000cec6:	685b      	ldr	r3, [r3, #4]
2000cec8:	f003 0308 	and.w	r3, r3, #8
2000cecc:	2b00      	cmp	r3, #0
2000cece:	d007      	beq.n	2000cee0 <HAL_PWREx_ConfigPVM+0x1fc>
      {
        __HAL_PWR_AVM1_EXTI_ENABLE_EVENT();
2000ced0:	4b3c      	ldr	r3, [pc, #240]	@ (2000cfc4 <HAL_PWREx_ConfigPVM+0x2e0>)
2000ced2:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
2000ced6:	4a3b      	ldr	r2, [pc, #236]	@ (2000cfc4 <HAL_PWREx_ConfigPVM+0x2e0>)
2000ced8:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
2000cedc:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84
      }

      /* Configure the AVM1 in rising edge */
      if ((pConfigPVM->Mode & PVM_RISING_EDGE) == PVM_RISING_EDGE)
2000cee0:	687b      	ldr	r3, [r7, #4]
2000cee2:	685b      	ldr	r3, [r3, #4]
2000cee4:	f003 0301 	and.w	r3, r3, #1
2000cee8:	2b00      	cmp	r3, #0
2000ceea:	d005      	beq.n	2000cef8 <HAL_PWREx_ConfigPVM+0x214>
      {
        __HAL_PWR_AVM1_EXTI_ENABLE_RISING_EDGE();
2000ceec:	4b35      	ldr	r3, [pc, #212]	@ (2000cfc4 <HAL_PWREx_ConfigPVM+0x2e0>)
2000ceee:	681b      	ldr	r3, [r3, #0]
2000cef0:	4a34      	ldr	r2, [pc, #208]	@ (2000cfc4 <HAL_PWREx_ConfigPVM+0x2e0>)
2000cef2:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
2000cef6:	6013      	str	r3, [r2, #0]
      }

      /* Configure the AVM1 in falling edge */
      if ((pConfigPVM->Mode & PVM_FALLING_EDGE) == PVM_FALLING_EDGE)
2000cef8:	687b      	ldr	r3, [r7, #4]
2000cefa:	685b      	ldr	r3, [r3, #4]
2000cefc:	f003 0302 	and.w	r3, r3, #2
2000cf00:	2b00      	cmp	r3, #0
2000cf02:	d05d      	beq.n	2000cfc0 <HAL_PWREx_ConfigPVM+0x2dc>
      {
        __HAL_PWR_AVM1_EXTI_ENABLE_FALLING_EDGE();
2000cf04:	4b2f      	ldr	r3, [pc, #188]	@ (2000cfc4 <HAL_PWREx_ConfigPVM+0x2e0>)
2000cf06:	685b      	ldr	r3, [r3, #4]
2000cf08:	4a2e      	ldr	r2, [pc, #184]	@ (2000cfc4 <HAL_PWREx_ConfigPVM+0x2e0>)
2000cf0a:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
2000cf0e:	6053      	str	r3, [r2, #4]
      }

      break;
2000cf10:	e056      	b.n	2000cfc0 <HAL_PWREx_ConfigPVM+0x2dc>

    case PWR_AVM2: /* VDDA Independent analog supply voltage monitor 2 (1.8V threshold) */

      /* Disable EXTI AVM2 event and interrupt */
      __HAL_PWR_AVM2_EXTI_DISABLE_EVENT();
2000cf12:	4b2c      	ldr	r3, [pc, #176]	@ (2000cfc4 <HAL_PWREx_ConfigPVM+0x2e0>)
2000cf14:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
2000cf18:	4a2a      	ldr	r2, [pc, #168]	@ (2000cfc4 <HAL_PWREx_ConfigPVM+0x2e0>)
2000cf1a:	f423 0380 	bic.w	r3, r3, #4194304	@ 0x400000
2000cf1e:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84
      __HAL_PWR_AVM2_EXTI_DISABLE_IT();
2000cf22:	4b28      	ldr	r3, [pc, #160]	@ (2000cfc4 <HAL_PWREx_ConfigPVM+0x2e0>)
2000cf24:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
2000cf28:	4a26      	ldr	r2, [pc, #152]	@ (2000cfc4 <HAL_PWREx_ConfigPVM+0x2e0>)
2000cf2a:	f423 0380 	bic.w	r3, r3, #4194304	@ 0x400000
2000cf2e:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
      __HAL_PWR_AVM2_EXTI_DISABLE_RISING_EDGE();
2000cf32:	4b24      	ldr	r3, [pc, #144]	@ (2000cfc4 <HAL_PWREx_ConfigPVM+0x2e0>)
2000cf34:	681b      	ldr	r3, [r3, #0]
2000cf36:	4a23      	ldr	r2, [pc, #140]	@ (2000cfc4 <HAL_PWREx_ConfigPVM+0x2e0>)
2000cf38:	f423 0380 	bic.w	r3, r3, #4194304	@ 0x400000
2000cf3c:	6013      	str	r3, [r2, #0]
      __HAL_PWR_AVM2_EXTI_DISABLE_FALLING_EDGE();
2000cf3e:	4b21      	ldr	r3, [pc, #132]	@ (2000cfc4 <HAL_PWREx_ConfigPVM+0x2e0>)
2000cf40:	685b      	ldr	r3, [r3, #4]
2000cf42:	4a20      	ldr	r2, [pc, #128]	@ (2000cfc4 <HAL_PWREx_ConfigPVM+0x2e0>)
2000cf44:	f423 0380 	bic.w	r3, r3, #4194304	@ 0x400000
2000cf48:	6053      	str	r3, [r2, #4]

      /* Configure the AVM2 in interrupt mode */
      if ((pConfigPVM->Mode & PVM_MODE_IT) == PVM_MODE_IT)
2000cf4a:	687b      	ldr	r3, [r7, #4]
2000cf4c:	685b      	ldr	r3, [r3, #4]
2000cf4e:	f003 0304 	and.w	r3, r3, #4
2000cf52:	2b00      	cmp	r3, #0
2000cf54:	d007      	beq.n	2000cf66 <HAL_PWREx_ConfigPVM+0x282>
      {
        __HAL_PWR_AVM2_EXTI_ENABLE_IT();
2000cf56:	4b1b      	ldr	r3, [pc, #108]	@ (2000cfc4 <HAL_PWREx_ConfigPVM+0x2e0>)
2000cf58:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
2000cf5c:	4a19      	ldr	r2, [pc, #100]	@ (2000cfc4 <HAL_PWREx_ConfigPVM+0x2e0>)
2000cf5e:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
2000cf62:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
      }

      /* Configure the AVM2 in event mode */
      if ((pConfigPVM->Mode & PVM_MODE_EVT) == PVM_MODE_EVT)
2000cf66:	687b      	ldr	r3, [r7, #4]
2000cf68:	685b      	ldr	r3, [r3, #4]
2000cf6a:	f003 0308 	and.w	r3, r3, #8
2000cf6e:	2b00      	cmp	r3, #0
2000cf70:	d007      	beq.n	2000cf82 <HAL_PWREx_ConfigPVM+0x29e>
      {
        __HAL_PWR_AVM2_EXTI_ENABLE_EVENT();
2000cf72:	4b14      	ldr	r3, [pc, #80]	@ (2000cfc4 <HAL_PWREx_ConfigPVM+0x2e0>)
2000cf74:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
2000cf78:	4a12      	ldr	r2, [pc, #72]	@ (2000cfc4 <HAL_PWREx_ConfigPVM+0x2e0>)
2000cf7a:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
2000cf7e:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84
      }

      /* Configure the AVM2 in rising edge */
      if ((pConfigPVM->Mode & PVM_RISING_EDGE) == PVM_RISING_EDGE)
2000cf82:	687b      	ldr	r3, [r7, #4]
2000cf84:	685b      	ldr	r3, [r3, #4]
2000cf86:	f003 0301 	and.w	r3, r3, #1
2000cf8a:	2b00      	cmp	r3, #0
2000cf8c:	d005      	beq.n	2000cf9a <HAL_PWREx_ConfigPVM+0x2b6>
      {
        __HAL_PWR_AVM2_EXTI_ENABLE_RISING_EDGE();
2000cf8e:	4b0d      	ldr	r3, [pc, #52]	@ (2000cfc4 <HAL_PWREx_ConfigPVM+0x2e0>)
2000cf90:	681b      	ldr	r3, [r3, #0]
2000cf92:	4a0c      	ldr	r2, [pc, #48]	@ (2000cfc4 <HAL_PWREx_ConfigPVM+0x2e0>)
2000cf94:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
2000cf98:	6013      	str	r3, [r2, #0]
      }

      /* Configure the AVM2 in falling edge */
      if ((pConfigPVM->Mode & PVM_FALLING_EDGE) == PVM_FALLING_EDGE)
2000cf9a:	687b      	ldr	r3, [r7, #4]
2000cf9c:	685b      	ldr	r3, [r3, #4]
2000cf9e:	f003 0302 	and.w	r3, r3, #2
2000cfa2:	2b00      	cmp	r3, #0
2000cfa4:	d010      	beq.n	2000cfc8 <HAL_PWREx_ConfigPVM+0x2e4>
      {
        __HAL_PWR_AVM2_EXTI_ENABLE_FALLING_EDGE();
2000cfa6:	4b07      	ldr	r3, [pc, #28]	@ (2000cfc4 <HAL_PWREx_ConfigPVM+0x2e0>)
2000cfa8:	685b      	ldr	r3, [r3, #4]
2000cfaa:	4a06      	ldr	r2, [pc, #24]	@ (2000cfc4 <HAL_PWREx_ConfigPVM+0x2e0>)
2000cfac:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
2000cfb0:	6053      	str	r3, [r2, #4]
      }

      break;
2000cfb2:	e009      	b.n	2000cfc8 <HAL_PWREx_ConfigPVM+0x2e4>

    default: /* No valid voltage monitor selected */
      return HAL_ERROR;
2000cfb4:	2301      	movs	r3, #1
2000cfb6:	e009      	b.n	2000cfcc <HAL_PWREx_ConfigPVM+0x2e8>
      break;
2000cfb8:	bf00      	nop
2000cfba:	e006      	b.n	2000cfca <HAL_PWREx_ConfigPVM+0x2e6>
      break;
2000cfbc:	bf00      	nop
2000cfbe:	e004      	b.n	2000cfca <HAL_PWREx_ConfigPVM+0x2e6>
      break;
2000cfc0:	bf00      	nop
2000cfc2:	e002      	b.n	2000cfca <HAL_PWREx_ConfigPVM+0x2e6>
2000cfc4:	46022000 	.word	0x46022000
      break;
2000cfc8:	bf00      	nop
      break;
  }

  return HAL_OK;
2000cfca:	2300      	movs	r3, #0
}
2000cfcc:	4618      	mov	r0, r3
2000cfce:	370c      	adds	r7, #12
2000cfd0:	46bd      	mov	sp, r7
2000cfd2:	f85d 7b04 	ldr.w	r7, [sp], #4
2000cfd6:	4770      	bx	lr

2000cfd8 <HAL_PWREx_EnableVddUSB>:
  * @note   Remove VDDUSB electrical and logical isolation, once VDDUSB supply
  *         is present for consumption saving.
  * @retval None.
  */
void HAL_PWREx_EnableVddUSB(void)
{
2000cfd8:	b480      	push	{r7}
2000cfda:	af00      	add	r7, sp, #0
  SET_BIT(PWR->SVMCR, PWR_SVMCR_USV);
2000cfdc:	4b05      	ldr	r3, [pc, #20]	@ (2000cff4 <HAL_PWREx_EnableVddUSB+0x1c>)
2000cfde:	691b      	ldr	r3, [r3, #16]
2000cfe0:	4a04      	ldr	r2, [pc, #16]	@ (2000cff4 <HAL_PWREx_EnableVddUSB+0x1c>)
2000cfe2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
2000cfe6:	6113      	str	r3, [r2, #16]
}
2000cfe8:	bf00      	nop
2000cfea:	46bd      	mov	sp, r7
2000cfec:	f85d 7b04 	ldr.w	r7, [sp], #4
2000cff0:	4770      	bx	lr
2000cff2:	bf00      	nop
2000cff4:	46020800 	.word	0x46020800

2000cff8 <HAL_PWREx_DisableVddUSB>:
/**
  * @brief  Disable VDDUSB supply.
  * @retval None.
  */
void HAL_PWREx_DisableVddUSB(void)
{
2000cff8:	b480      	push	{r7}
2000cffa:	af00      	add	r7, sp, #0
  CLEAR_BIT(PWR->SVMCR, PWR_SVMCR_USV);
2000cffc:	4b05      	ldr	r3, [pc, #20]	@ (2000d014 <HAL_PWREx_DisableVddUSB+0x1c>)
2000cffe:	691b      	ldr	r3, [r3, #16]
2000d000:	4a04      	ldr	r2, [pc, #16]	@ (2000d014 <HAL_PWREx_DisableVddUSB+0x1c>)
2000d002:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
2000d006:	6113      	str	r3, [r2, #16]
}
2000d008:	bf00      	nop
2000d00a:	46bd      	mov	sp, r7
2000d00c:	f85d 7b04 	ldr.w	r7, [sp], #4
2000d010:	4770      	bx	lr
2000d012:	bf00      	nop
2000d014:	46020800 	.word	0x46020800

2000d018 <HAL_PWREx_EnableVddIO2>:
  * @note   Remove VDDIO2 electrical and logical isolation, once VDDIO2 supply
  *         is present for consumption saving.
  * @retval None.
  */
void HAL_PWREx_EnableVddIO2(void)
{
2000d018:	b480      	push	{r7}
2000d01a:	af00      	add	r7, sp, #0
  SET_BIT(PWR->SVMCR, PWR_SVMCR_IO2SV);
2000d01c:	4b05      	ldr	r3, [pc, #20]	@ (2000d034 <HAL_PWREx_EnableVddIO2+0x1c>)
2000d01e:	691b      	ldr	r3, [r3, #16]
2000d020:	4a04      	ldr	r2, [pc, #16]	@ (2000d034 <HAL_PWREx_EnableVddIO2+0x1c>)
2000d022:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
2000d026:	6113      	str	r3, [r2, #16]
}
2000d028:	bf00      	nop
2000d02a:	46bd      	mov	sp, r7
2000d02c:	f85d 7b04 	ldr.w	r7, [sp], #4
2000d030:	4770      	bx	lr
2000d032:	bf00      	nop
2000d034:	46020800 	.word	0x46020800

2000d038 <HAL_PWREx_DisableVddIO2>:
/**
  * @brief  Disable VDDIO2 supply.
  * @retval None.
  */
void HAL_PWREx_DisableVddIO2(void)
{
2000d038:	b480      	push	{r7}
2000d03a:	af00      	add	r7, sp, #0
  CLEAR_BIT(PWR->SVMCR, PWR_SVMCR_IO2SV);
2000d03c:	4b05      	ldr	r3, [pc, #20]	@ (2000d054 <HAL_PWREx_DisableVddIO2+0x1c>)
2000d03e:	691b      	ldr	r3, [r3, #16]
2000d040:	4a04      	ldr	r2, [pc, #16]	@ (2000d054 <HAL_PWREx_DisableVddIO2+0x1c>)
2000d042:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
2000d046:	6113      	str	r3, [r2, #16]
}
2000d048:	bf00      	nop
2000d04a:	46bd      	mov	sp, r7
2000d04c:	f85d 7b04 	ldr.w	r7, [sp], #4
2000d050:	4770      	bx	lr
2000d052:	bf00      	nop
2000d054:	46020800 	.word	0x46020800

2000d058 <HAL_PWREx_EnableVddA>:
  * @note   Remove VDDA electrical and logical isolation, once VDDA supply is
  *         present for consumption saving.
  * @retval None.
  */
void HAL_PWREx_EnableVddA(void)
{
2000d058:	b480      	push	{r7}
2000d05a:	af00      	add	r7, sp, #0
  SET_BIT(PWR->SVMCR, PWR_SVMCR_ASV);
2000d05c:	4b05      	ldr	r3, [pc, #20]	@ (2000d074 <HAL_PWREx_EnableVddA+0x1c>)
2000d05e:	691b      	ldr	r3, [r3, #16]
2000d060:	4a04      	ldr	r2, [pc, #16]	@ (2000d074 <HAL_PWREx_EnableVddA+0x1c>)
2000d062:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
2000d066:	6113      	str	r3, [r2, #16]
}
2000d068:	bf00      	nop
2000d06a:	46bd      	mov	sp, r7
2000d06c:	f85d 7b04 	ldr.w	r7, [sp], #4
2000d070:	4770      	bx	lr
2000d072:	bf00      	nop
2000d074:	46020800 	.word	0x46020800

2000d078 <HAL_PWREx_DisableVddA>:
/**
  * @brief  Disable VDDA supply.
  * @retval None.
  */
void HAL_PWREx_DisableVddA(void)
{
2000d078:	b480      	push	{r7}
2000d07a:	af00      	add	r7, sp, #0
  CLEAR_BIT(PWR->SVMCR, PWR_SVMCR_ASV);
2000d07c:	4b05      	ldr	r3, [pc, #20]	@ (2000d094 <HAL_PWREx_DisableVddA+0x1c>)
2000d07e:	691b      	ldr	r3, [r3, #16]
2000d080:	4a04      	ldr	r2, [pc, #16]	@ (2000d094 <HAL_PWREx_DisableVddA+0x1c>)
2000d082:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
2000d086:	6113      	str	r3, [r2, #16]
}
2000d088:	bf00      	nop
2000d08a:	46bd      	mov	sp, r7
2000d08c:	f85d 7b04 	ldr.w	r7, [sp], #4
2000d090:	4770      	bx	lr
2000d092:	bf00      	nop
2000d094:	46020800 	.word	0x46020800

2000d098 <HAL_PWREx_EnableUVM>:
/**
  * @brief  Enable the UVM Voltage Monitoring : VDDUSB versus 1.2 V.
  * @retval None.
  */
void HAL_PWREx_EnableUVM(void)
{
2000d098:	b480      	push	{r7}
2000d09a:	af00      	add	r7, sp, #0
  SET_BIT(PWR->SVMCR, PWR_SVMCR_UVMEN);
2000d09c:	4b05      	ldr	r3, [pc, #20]	@ (2000d0b4 <HAL_PWREx_EnableUVM+0x1c>)
2000d09e:	691b      	ldr	r3, [r3, #16]
2000d0a0:	4a04      	ldr	r2, [pc, #16]	@ (2000d0b4 <HAL_PWREx_EnableUVM+0x1c>)
2000d0a2:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
2000d0a6:	6113      	str	r3, [r2, #16]
}
2000d0a8:	bf00      	nop
2000d0aa:	46bd      	mov	sp, r7
2000d0ac:	f85d 7b04 	ldr.w	r7, [sp], #4
2000d0b0:	4770      	bx	lr
2000d0b2:	bf00      	nop
2000d0b4:	46020800 	.word	0x46020800

2000d0b8 <HAL_PWREx_DisableUVM>:
/**
  * @brief  Disable the UVM Voltage Monitoring : VDDUSB versus 1.2 V.
  * @retval None.
  */
void HAL_PWREx_DisableUVM(void)
{
2000d0b8:	b480      	push	{r7}
2000d0ba:	af00      	add	r7, sp, #0
  CLEAR_BIT(PWR->SVMCR, PWR_SVMCR_UVMEN);
2000d0bc:	4b05      	ldr	r3, [pc, #20]	@ (2000d0d4 <HAL_PWREx_DisableUVM+0x1c>)
2000d0be:	691b      	ldr	r3, [r3, #16]
2000d0c0:	4a04      	ldr	r2, [pc, #16]	@ (2000d0d4 <HAL_PWREx_DisableUVM+0x1c>)
2000d0c2:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
2000d0c6:	6113      	str	r3, [r2, #16]
}
2000d0c8:	bf00      	nop
2000d0ca:	46bd      	mov	sp, r7
2000d0cc:	f85d 7b04 	ldr.w	r7, [sp], #4
2000d0d0:	4770      	bx	lr
2000d0d2:	bf00      	nop
2000d0d4:	46020800 	.word	0x46020800

2000d0d8 <HAL_PWREx_EnableIO2VM>:
/**
  * @brief  Enable the IO2VM Voltage Monitoring : VDDIO2 versus 0.9 V.
  * @retval None.
  */
void HAL_PWREx_EnableIO2VM(void)
{
2000d0d8:	b480      	push	{r7}
2000d0da:	af00      	add	r7, sp, #0
  SET_BIT(PWR->SVMCR, PWR_SVMCR_IO2VMEN);
2000d0dc:	4b05      	ldr	r3, [pc, #20]	@ (2000d0f4 <HAL_PWREx_EnableIO2VM+0x1c>)
2000d0de:	691b      	ldr	r3, [r3, #16]
2000d0e0:	4a04      	ldr	r2, [pc, #16]	@ (2000d0f4 <HAL_PWREx_EnableIO2VM+0x1c>)
2000d0e2:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
2000d0e6:	6113      	str	r3, [r2, #16]
}
2000d0e8:	bf00      	nop
2000d0ea:	46bd      	mov	sp, r7
2000d0ec:	f85d 7b04 	ldr.w	r7, [sp], #4
2000d0f0:	4770      	bx	lr
2000d0f2:	bf00      	nop
2000d0f4:	46020800 	.word	0x46020800

2000d0f8 <HAL_PWREx_DisableIO2VM>:
/**
  * @brief  Disable the IO2VM Voltage Monitoring : VDDIO2 versus 0.9 V.
  * @retval None.
  */
void HAL_PWREx_DisableIO2VM(void)
{
2000d0f8:	b480      	push	{r7}
2000d0fa:	af00      	add	r7, sp, #0
  CLEAR_BIT(PWR->SVMCR, PWR_SVMCR_IO2VMEN);
2000d0fc:	4b05      	ldr	r3, [pc, #20]	@ (2000d114 <HAL_PWREx_DisableIO2VM+0x1c>)
2000d0fe:	691b      	ldr	r3, [r3, #16]
2000d100:	4a04      	ldr	r2, [pc, #16]	@ (2000d114 <HAL_PWREx_DisableIO2VM+0x1c>)
2000d102:	f023 7300 	bic.w	r3, r3, #33554432	@ 0x2000000
2000d106:	6113      	str	r3, [r2, #16]
}
2000d108:	bf00      	nop
2000d10a:	46bd      	mov	sp, r7
2000d10c:	f85d 7b04 	ldr.w	r7, [sp], #4
2000d110:	4770      	bx	lr
2000d112:	bf00      	nop
2000d114:	46020800 	.word	0x46020800

2000d118 <HAL_PWREx_EnableAVM1>:
/**
  * @brief  Enable the AVM1 Voltage Monitoring : VDDA versus 1.6 V.
  * @retval None.
  */
void HAL_PWREx_EnableAVM1(void)
{
2000d118:	b480      	push	{r7}
2000d11a:	af00      	add	r7, sp, #0
  SET_BIT(PWR->SVMCR, PWR_SVMCR_AVM1EN);
2000d11c:	4b05      	ldr	r3, [pc, #20]	@ (2000d134 <HAL_PWREx_EnableAVM1+0x1c>)
2000d11e:	691b      	ldr	r3, [r3, #16]
2000d120:	4a04      	ldr	r2, [pc, #16]	@ (2000d134 <HAL_PWREx_EnableAVM1+0x1c>)
2000d122:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
2000d126:	6113      	str	r3, [r2, #16]
}
2000d128:	bf00      	nop
2000d12a:	46bd      	mov	sp, r7
2000d12c:	f85d 7b04 	ldr.w	r7, [sp], #4
2000d130:	4770      	bx	lr
2000d132:	bf00      	nop
2000d134:	46020800 	.word	0x46020800

2000d138 <HAL_PWREx_DisableAVM1>:
/**
  * @brief  Disable the AVM1 Voltage Monitoring : VDDA versus 1.6 V.
  * @retval None.
  */
void HAL_PWREx_DisableAVM1(void)
{
2000d138:	b480      	push	{r7}
2000d13a:	af00      	add	r7, sp, #0
  CLEAR_BIT(PWR->SVMCR, PWR_SVMCR_AVM1EN);
2000d13c:	4b05      	ldr	r3, [pc, #20]	@ (2000d154 <HAL_PWREx_DisableAVM1+0x1c>)
2000d13e:	691b      	ldr	r3, [r3, #16]
2000d140:	4a04      	ldr	r2, [pc, #16]	@ (2000d154 <HAL_PWREx_DisableAVM1+0x1c>)
2000d142:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
2000d146:	6113      	str	r3, [r2, #16]
}
2000d148:	bf00      	nop
2000d14a:	46bd      	mov	sp, r7
2000d14c:	f85d 7b04 	ldr.w	r7, [sp], #4
2000d150:	4770      	bx	lr
2000d152:	bf00      	nop
2000d154:	46020800 	.word	0x46020800

2000d158 <HAL_PWREx_EnableAVM2>:
/**
  * @brief  Enable the AVM2 Voltage Monitoring : VDDA versus 1.8 V.
  * @retval None.
  */
void HAL_PWREx_EnableAVM2(void)
{
2000d158:	b480      	push	{r7}
2000d15a:	af00      	add	r7, sp, #0
  SET_BIT(PWR->SVMCR, PWR_SVMCR_AVM2EN);
2000d15c:	4b05      	ldr	r3, [pc, #20]	@ (2000d174 <HAL_PWREx_EnableAVM2+0x1c>)
2000d15e:	691b      	ldr	r3, [r3, #16]
2000d160:	4a04      	ldr	r2, [pc, #16]	@ (2000d174 <HAL_PWREx_EnableAVM2+0x1c>)
2000d162:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
2000d166:	6113      	str	r3, [r2, #16]
}
2000d168:	bf00      	nop
2000d16a:	46bd      	mov	sp, r7
2000d16c:	f85d 7b04 	ldr.w	r7, [sp], #4
2000d170:	4770      	bx	lr
2000d172:	bf00      	nop
2000d174:	46020800 	.word	0x46020800

2000d178 <HAL_PWREx_DisableAVM2>:
/**
  * @brief  Disable the AVM2 Voltage Monitoring : VDDA versus 1.8 V.
  * @retval None.
  */
void HAL_PWREx_DisableAVM2(void)
{
2000d178:	b480      	push	{r7}
2000d17a:	af00      	add	r7, sp, #0
  CLEAR_BIT(PWR->SVMCR, PWR_SVMCR_AVM2EN);
2000d17c:	4b05      	ldr	r3, [pc, #20]	@ (2000d194 <HAL_PWREx_DisableAVM2+0x1c>)
2000d17e:	691b      	ldr	r3, [r3, #16]
2000d180:	4a04      	ldr	r2, [pc, #16]	@ (2000d194 <HAL_PWREx_DisableAVM2+0x1c>)
2000d182:	f023 6300 	bic.w	r3, r3, #134217728	@ 0x8000000
2000d186:	6113      	str	r3, [r2, #16]
}
2000d188:	bf00      	nop
2000d18a:	46bd      	mov	sp, r7
2000d18c:	f85d 7b04 	ldr.w	r7, [sp], #4
2000d190:	4770      	bx	lr
2000d192:	bf00      	nop
2000d194:	46020800 	.word	0x46020800

2000d198 <HAL_PWREx_EnableMonitoring>:
/**
  * @brief  Enable the VBAT and temperature monitoring.
  * @retval None.
  */
void HAL_PWREx_EnableMonitoring(void)
{
2000d198:	b480      	push	{r7}
2000d19a:	af00      	add	r7, sp, #0
  SET_BIT(PWR->BDCR1, PWR_BDCR1_MONEN);
2000d19c:	4b05      	ldr	r3, [pc, #20]	@ (2000d1b4 <HAL_PWREx_EnableMonitoring+0x1c>)
2000d19e:	6a1b      	ldr	r3, [r3, #32]
2000d1a0:	4a04      	ldr	r2, [pc, #16]	@ (2000d1b4 <HAL_PWREx_EnableMonitoring+0x1c>)
2000d1a2:	f043 0310 	orr.w	r3, r3, #16
2000d1a6:	6213      	str	r3, [r2, #32]
}
2000d1a8:	bf00      	nop
2000d1aa:	46bd      	mov	sp, r7
2000d1ac:	f85d 7b04 	ldr.w	r7, [sp], #4
2000d1b0:	4770      	bx	lr
2000d1b2:	bf00      	nop
2000d1b4:	46020800 	.word	0x46020800

2000d1b8 <HAL_PWREx_DisableMonitoring>:
/**
  * @brief  Disable the VBAT and temperature monitoring.
  * @retval None.
  */
void HAL_PWREx_DisableMonitoring(void)
{
2000d1b8:	b480      	push	{r7}
2000d1ba:	af00      	add	r7, sp, #0
  CLEAR_BIT(PWR->BDCR1, PWR_BDCR1_MONEN);
2000d1bc:	4b05      	ldr	r3, [pc, #20]	@ (2000d1d4 <HAL_PWREx_DisableMonitoring+0x1c>)
2000d1be:	6a1b      	ldr	r3, [r3, #32]
2000d1c0:	4a04      	ldr	r2, [pc, #16]	@ (2000d1d4 <HAL_PWREx_DisableMonitoring+0x1c>)
2000d1c2:	f023 0310 	bic.w	r3, r3, #16
2000d1c6:	6213      	str	r3, [r2, #32]
}
2000d1c8:	bf00      	nop
2000d1ca:	46bd      	mov	sp, r7
2000d1cc:	f85d 7b04 	ldr.w	r7, [sp], #4
2000d1d0:	4770      	bx	lr
2000d1d2:	bf00      	nop
2000d1d4:	46020800 	.word	0x46020800

2000d1d8 <HAL_PWREx_EnableUCPDStandbyMode>:
/**
  * @brief  Enable UCPD configuration memorization in Standby mode.
  * @retval None.
  */
void HAL_PWREx_EnableUCPDStandbyMode(void)
{
2000d1d8:	b480      	push	{r7}
2000d1da:	af00      	add	r7, sp, #0
  SET_BIT(PWR->UCPDR, PWR_UCPDR_UCPD_STDBY);
2000d1dc:	4b05      	ldr	r3, [pc, #20]	@ (2000d1f4 <HAL_PWREx_EnableUCPDStandbyMode+0x1c>)
2000d1de:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
2000d1e0:	4a04      	ldr	r2, [pc, #16]	@ (2000d1f4 <HAL_PWREx_EnableUCPDStandbyMode+0x1c>)
2000d1e2:	f043 0302 	orr.w	r3, r3, #2
2000d1e6:	62d3      	str	r3, [r2, #44]	@ 0x2c
}
2000d1e8:	bf00      	nop
2000d1ea:	46bd      	mov	sp, r7
2000d1ec:	f85d 7b04 	ldr.w	r7, [sp], #4
2000d1f0:	4770      	bx	lr
2000d1f2:	bf00      	nop
2000d1f4:	46020800 	.word	0x46020800

2000d1f8 <HAL_PWREx_DisableUCPDStandbyMode>:
  * @note   This function must be called on exiting the Standby mode and before
  *         any UCPD configuration update.
  * @retval None.
  */
void HAL_PWREx_DisableUCPDStandbyMode(void)
{
2000d1f8:	b480      	push	{r7}
2000d1fa:	af00      	add	r7, sp, #0
  CLEAR_BIT(PWR->UCPDR, PWR_UCPDR_UCPD_STDBY);
2000d1fc:	4b05      	ldr	r3, [pc, #20]	@ (2000d214 <HAL_PWREx_DisableUCPDStandbyMode+0x1c>)
2000d1fe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
2000d200:	4a04      	ldr	r2, [pc, #16]	@ (2000d214 <HAL_PWREx_DisableUCPDStandbyMode+0x1c>)
2000d202:	f023 0302 	bic.w	r3, r3, #2
2000d206:	62d3      	str	r3, [r2, #44]	@ 0x2c
}
2000d208:	bf00      	nop
2000d20a:	46bd      	mov	sp, r7
2000d20c:	f85d 7b04 	ldr.w	r7, [sp], #4
2000d210:	4770      	bx	lr
2000d212:	bf00      	nop
2000d214:	46020800 	.word	0x46020800

2000d218 <HAL_PWREx_EnableUCPDDeadBattery>:
  *         pull-down or to handover control to the UCPD (the UCPD must be
  *         initialized before doing the disable).
  * @retval None.
  */
void HAL_PWREx_EnableUCPDDeadBattery(void)
{
2000d218:	b480      	push	{r7}
2000d21a:	af00      	add	r7, sp, #0
  CLEAR_BIT(PWR->UCPDR, PWR_UCPDR_UCPD_DBDIS);
2000d21c:	4b05      	ldr	r3, [pc, #20]	@ (2000d234 <HAL_PWREx_EnableUCPDDeadBattery+0x1c>)
2000d21e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
2000d220:	4a04      	ldr	r2, [pc, #16]	@ (2000d234 <HAL_PWREx_EnableUCPDDeadBattery+0x1c>)
2000d222:	f023 0301 	bic.w	r3, r3, #1
2000d226:	62d3      	str	r3, [r2, #44]	@ 0x2c
}
2000d228:	bf00      	nop
2000d22a:	46bd      	mov	sp, r7
2000d22c:	f85d 7b04 	ldr.w	r7, [sp], #4
2000d230:	4770      	bx	lr
2000d232:	bf00      	nop
2000d234:	46020800 	.word	0x46020800

2000d238 <HAL_PWREx_DisableUCPDDeadBattery>:
  *         pull-down or to handover control to the UCPD (the UCPD must be
  *         initialized before doing the disable).
  * @retval None.
  */
void HAL_PWREx_DisableUCPDDeadBattery(void)
{
2000d238:	b480      	push	{r7}
2000d23a:	af00      	add	r7, sp, #0
  SET_BIT(PWR->UCPDR, PWR_UCPDR_UCPD_DBDIS);
2000d23c:	4b05      	ldr	r3, [pc, #20]	@ (2000d254 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
2000d23e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
2000d240:	4a04      	ldr	r2, [pc, #16]	@ (2000d254 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
2000d242:	f043 0301 	orr.w	r3, r3, #1
2000d246:	62d3      	str	r3, [r2, #44]	@ 0x2c
}
2000d248:	bf00      	nop
2000d24a:	46bd      	mov	sp, r7
2000d24c:	f85d 7b04 	ldr.w	r7, [sp], #4
2000d250:	4770      	bx	lr
2000d252:	bf00      	nop
2000d254:	46020800 	.word	0x46020800

2000d258 <HAL_PWREx_EnableBatteryCharging>:
  *                         @arg PWR_BATTERY_CHARGING_RESISTOR_5   : 5 KOhm resistor.
  *                         @arg PWR_BATTERY_CHARGING_RESISTOR_1_5 : 1.5 KOhm resistor.
  * @retval None.
  */
void HAL_PWREx_EnableBatteryCharging(uint32_t ResistorValue)
{
2000d258:	b480      	push	{r7}
2000d25a:	b083      	sub	sp, #12
2000d25c:	af00      	add	r7, sp, #0
2000d25e:	6078      	str	r0, [r7, #4]
  /* Check the parameter */
  assert_param(IS_PWR_BATTERY_RESISTOR_SELECT(ResistorValue));

  /* Specify the charging resistor */
  MODIFY_REG(PWR->BDCR2, PWR_BDCR2_VBRS, ResistorValue);
2000d260:	4b09      	ldr	r3, [pc, #36]	@ (2000d288 <HAL_PWREx_EnableBatteryCharging+0x30>)
2000d262:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
2000d264:	f023 0202 	bic.w	r2, r3, #2
2000d268:	4907      	ldr	r1, [pc, #28]	@ (2000d288 <HAL_PWREx_EnableBatteryCharging+0x30>)
2000d26a:	687b      	ldr	r3, [r7, #4]
2000d26c:	4313      	orrs	r3, r2
2000d26e:	624b      	str	r3, [r1, #36]	@ 0x24

  /* Enable the Battery charging */
  SET_BIT(PWR->BDCR2, PWR_BDCR2_VBE);
2000d270:	4b05      	ldr	r3, [pc, #20]	@ (2000d288 <HAL_PWREx_EnableBatteryCharging+0x30>)
2000d272:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
2000d274:	4a04      	ldr	r2, [pc, #16]	@ (2000d288 <HAL_PWREx_EnableBatteryCharging+0x30>)
2000d276:	f043 0301 	orr.w	r3, r3, #1
2000d27a:	6253      	str	r3, [r2, #36]	@ 0x24
}
2000d27c:	bf00      	nop
2000d27e:	370c      	adds	r7, #12
2000d280:	46bd      	mov	sp, r7
2000d282:	f85d 7b04 	ldr.w	r7, [sp], #4
2000d286:	4770      	bx	lr
2000d288:	46020800 	.word	0x46020800

2000d28c <HAL_PWREx_DisableBatteryCharging>:
/**
  * @brief  Disable the Battery charging.
  * @retval None.
  */
void HAL_PWREx_DisableBatteryCharging(void)
{
2000d28c:	b480      	push	{r7}
2000d28e:	af00      	add	r7, sp, #0
  CLEAR_BIT(PWR->BDCR2, PWR_BDCR2_VBE);
2000d290:	4b05      	ldr	r3, [pc, #20]	@ (2000d2a8 <HAL_PWREx_DisableBatteryCharging+0x1c>)
2000d292:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
2000d294:	4a04      	ldr	r2, [pc, #16]	@ (2000d2a8 <HAL_PWREx_DisableBatteryCharging+0x1c>)
2000d296:	f023 0301 	bic.w	r3, r3, #1
2000d29a:	6253      	str	r3, [r2, #36]	@ 0x24
}
2000d29c:	bf00      	nop
2000d29e:	46bd      	mov	sp, r7
2000d2a0:	f85d 7b04 	ldr.w	r7, [sp], #4
2000d2a4:	4770      	bx	lr
2000d2a6:	bf00      	nop
2000d2a8:	46020800 	.word	0x46020800

2000d2ac <HAL_PWREx_PVD_PVM_IRQHandler>:
  * @brief  This function handles the PWR PVD/PVM interrupt request.
  * @note   This API should be called under the PVD_PVM_IRQHandler().
  * @retval None.
  */
void HAL_PWREx_PVD_PVM_IRQHandler(void)
{
2000d2ac:	b580      	push	{r7, lr}
2000d2ae:	b082      	sub	sp, #8
2000d2b0:	af00      	add	r7, sp, #0
  uint32_t  rising_flag;
  uint32_t  falling_flag;

  /* Get pending flags */
  rising_flag = READ_REG(EXTI->RPR1);
2000d2b2:	4b2f      	ldr	r3, [pc, #188]	@ (2000d370 <HAL_PWREx_PVD_PVM_IRQHandler+0xc4>)
2000d2b4:	68db      	ldr	r3, [r3, #12]
2000d2b6:	607b      	str	r3, [r7, #4]
  falling_flag = READ_REG(EXTI->FPR1);
2000d2b8:	4b2d      	ldr	r3, [pc, #180]	@ (2000d370 <HAL_PWREx_PVD_PVM_IRQHandler+0xc4>)
2000d2ba:	691b      	ldr	r3, [r3, #16]
2000d2bc:	603b      	str	r3, [r7, #0]

  /* Check PWR exti flags for PVD */
  if (((rising_flag | falling_flag) & PWR_EXTI_LINE_PVD) != 0U)
2000d2be:	687a      	ldr	r2, [r7, #4]
2000d2c0:	683b      	ldr	r3, [r7, #0]
2000d2c2:	4313      	orrs	r3, r2
2000d2c4:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
2000d2c8:	2b00      	cmp	r3, #0
2000d2ca:	d009      	beq.n	2000d2e0 <HAL_PWREx_PVD_PVM_IRQHandler+0x34>
  {
    /* PWR PVD interrupt user callback */
    HAL_PWR_PVDCallback();
2000d2cc:	f7ff fa2e 	bl	2000c72c <HAL_PWR_PVDCallback>

    /* Clear PVD exti pending bit */
    WRITE_REG(EXTI->RPR1, PWR_EXTI_LINE_PVD);
2000d2d0:	4b27      	ldr	r3, [pc, #156]	@ (2000d370 <HAL_PWREx_PVD_PVM_IRQHandler+0xc4>)
2000d2d2:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
2000d2d6:	60da      	str	r2, [r3, #12]
    WRITE_REG(EXTI->FPR1, PWR_EXTI_LINE_PVD);
2000d2d8:	4b25      	ldr	r3, [pc, #148]	@ (2000d370 <HAL_PWREx_PVD_PVM_IRQHandler+0xc4>)
2000d2da:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
2000d2de:	611a      	str	r2, [r3, #16]
  }

  /* Check PWR exti flags for UVM */
  if (((rising_flag | falling_flag) & PWR_EXTI_LINE_UVM) != 0U)
2000d2e0:	687a      	ldr	r2, [r7, #4]
2000d2e2:	683b      	ldr	r3, [r7, #0]
2000d2e4:	4313      	orrs	r3, r2
2000d2e6:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
2000d2ea:	2b00      	cmp	r3, #0
2000d2ec:	d009      	beq.n	2000d302 <HAL_PWREx_PVD_PVM_IRQHandler+0x56>
  {
    /* PWR UVM interrupt user callback */
    HAL_PWREx_UVMCallback();
2000d2ee:	f000 f841 	bl	2000d374 <HAL_PWREx_UVMCallback>

    /* Clear UVM exti pending bit */
    WRITE_REG(EXTI->RPR1, PWR_EXTI_LINE_UVM);
2000d2f2:	4b1f      	ldr	r3, [pc, #124]	@ (2000d370 <HAL_PWREx_PVD_PVM_IRQHandler+0xc4>)
2000d2f4:	f44f 2200 	mov.w	r2, #524288	@ 0x80000
2000d2f8:	60da      	str	r2, [r3, #12]
    WRITE_REG(EXTI->FPR1, PWR_EXTI_LINE_UVM);
2000d2fa:	4b1d      	ldr	r3, [pc, #116]	@ (2000d370 <HAL_PWREx_PVD_PVM_IRQHandler+0xc4>)
2000d2fc:	f44f 2200 	mov.w	r2, #524288	@ 0x80000
2000d300:	611a      	str	r2, [r3, #16]
  }

  /* Check PWR exti flags for IO2VM */
  if (((rising_flag | falling_flag) & PWR_EXTI_LINE_IO2VM) != 0U)
2000d302:	687a      	ldr	r2, [r7, #4]
2000d304:	683b      	ldr	r3, [r7, #0]
2000d306:	4313      	orrs	r3, r2
2000d308:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
2000d30c:	2b00      	cmp	r3, #0
2000d30e:	d009      	beq.n	2000d324 <HAL_PWREx_PVD_PVM_IRQHandler+0x78>
  {
    /* PWR IO2VM interrupt user callback */
    HAL_PWREx_IO2VMCallback();
2000d310:	f000 f837 	bl	2000d382 <HAL_PWREx_IO2VMCallback>

    /* Clear IO2VM exti pending bit */
    WRITE_REG(EXTI->RPR1, PWR_EXTI_LINE_IO2VM);
2000d314:	4b16      	ldr	r3, [pc, #88]	@ (2000d370 <HAL_PWREx_PVD_PVM_IRQHandler+0xc4>)
2000d316:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
2000d31a:	60da      	str	r2, [r3, #12]
    WRITE_REG(EXTI->FPR1, PWR_EXTI_LINE_IO2VM);
2000d31c:	4b14      	ldr	r3, [pc, #80]	@ (2000d370 <HAL_PWREx_PVD_PVM_IRQHandler+0xc4>)
2000d31e:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
2000d322:	611a      	str	r2, [r3, #16]
  }

  /* Check PWR exti flags for AVM1 */
  if (((rising_flag | falling_flag) & PWR_EXTI_LINE_AVM1) != 0U)
2000d324:	687a      	ldr	r2, [r7, #4]
2000d326:	683b      	ldr	r3, [r7, #0]
2000d328:	4313      	orrs	r3, r2
2000d32a:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
2000d32e:	2b00      	cmp	r3, #0
2000d330:	d009      	beq.n	2000d346 <HAL_PWREx_PVD_PVM_IRQHandler+0x9a>
  {
    /* PWR AVM1 interrupt user callback */
    HAL_PWREx_AVM1Callback();
2000d332:	f000 f82d 	bl	2000d390 <HAL_PWREx_AVM1Callback>

    /* Clear AVM1 exti pending bit */
    WRITE_REG(EXTI->RPR1, PWR_EXTI_LINE_AVM1);
2000d336:	4b0e      	ldr	r3, [pc, #56]	@ (2000d370 <HAL_PWREx_PVD_PVM_IRQHandler+0xc4>)
2000d338:	f44f 1200 	mov.w	r2, #2097152	@ 0x200000
2000d33c:	60da      	str	r2, [r3, #12]
    WRITE_REG(EXTI->FPR1, PWR_EXTI_LINE_AVM1);
2000d33e:	4b0c      	ldr	r3, [pc, #48]	@ (2000d370 <HAL_PWREx_PVD_PVM_IRQHandler+0xc4>)
2000d340:	f44f 1200 	mov.w	r2, #2097152	@ 0x200000
2000d344:	611a      	str	r2, [r3, #16]
  }

  /* Check PWR exti flags for AVM2 */
  if (((rising_flag | falling_flag) & PWR_EXTI_LINE_AVM2) != 0U)
2000d346:	687a      	ldr	r2, [r7, #4]
2000d348:	683b      	ldr	r3, [r7, #0]
2000d34a:	4313      	orrs	r3, r2
2000d34c:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
2000d350:	2b00      	cmp	r3, #0
2000d352:	d009      	beq.n	2000d368 <HAL_PWREx_PVD_PVM_IRQHandler+0xbc>
  {
    /* PWR AVM2 interrupt user callback */
    HAL_PWREx_AVM2Callback();
2000d354:	f000 f823 	bl	2000d39e <HAL_PWREx_AVM2Callback>

    /* Clear AVM2 exti pending bit */
    WRITE_REG(EXTI->RPR1, PWR_EXTI_LINE_AVM2);
2000d358:	4b05      	ldr	r3, [pc, #20]	@ (2000d370 <HAL_PWREx_PVD_PVM_IRQHandler+0xc4>)
2000d35a:	f44f 0280 	mov.w	r2, #4194304	@ 0x400000
2000d35e:	60da      	str	r2, [r3, #12]
    WRITE_REG(EXTI->FPR1, PWR_EXTI_LINE_AVM2);
2000d360:	4b03      	ldr	r3, [pc, #12]	@ (2000d370 <HAL_PWREx_PVD_PVM_IRQHandler+0xc4>)
2000d362:	f44f 0280 	mov.w	r2, #4194304	@ 0x400000
2000d366:	611a      	str	r2, [r3, #16]
  }
}
2000d368:	bf00      	nop
2000d36a:	3708      	adds	r7, #8
2000d36c:	46bd      	mov	sp, r7
2000d36e:	bd80      	pop	{r7, pc}
2000d370:	46022000 	.word	0x46022000

2000d374 <HAL_PWREx_UVMCallback>:
/**
  * @brief  PWR UVM interrupt callback.
  * @retval None.
  */
__weak void HAL_PWREx_UVMCallback(void)
{
2000d374:	b480      	push	{r7}
2000d376:	af00      	add	r7, sp, #0
  /* NOTE : This function should not be modified; when the callback is needed,
            HAL_PWREx_UVMCallback() API can be implemented in the user file
   */
}
2000d378:	bf00      	nop
2000d37a:	46bd      	mov	sp, r7
2000d37c:	f85d 7b04 	ldr.w	r7, [sp], #4
2000d380:	4770      	bx	lr

2000d382 <HAL_PWREx_IO2VMCallback>:
/**
  * @brief  PWR IO2VM interrupt callback.
  * @retval None.
  */
__weak void HAL_PWREx_IO2VMCallback(void)
{
2000d382:	b480      	push	{r7}
2000d384:	af00      	add	r7, sp, #0
  /* NOTE : This function should not be modified; when the callback is needed,
            HAL_PWREx_IO2VMCallback() API can be implemented in the user file
   */
}
2000d386:	bf00      	nop
2000d388:	46bd      	mov	sp, r7
2000d38a:	f85d 7b04 	ldr.w	r7, [sp], #4
2000d38e:	4770      	bx	lr

2000d390 <HAL_PWREx_AVM1Callback>:
/**
  * @brief  PWR AVM1 interrupt callback.
  * @retval None.
  */
__weak void HAL_PWREx_AVM1Callback(void)
{
2000d390:	b480      	push	{r7}
2000d392:	af00      	add	r7, sp, #0
  /* NOTE : This function should not be modified; when the callback is needed,
            HAL_PWREx_AVM1Callback() API can be implemented in the user file
   */
}
2000d394:	bf00      	nop
2000d396:	46bd      	mov	sp, r7
2000d398:	f85d 7b04 	ldr.w	r7, [sp], #4
2000d39c:	4770      	bx	lr

2000d39e <HAL_PWREx_AVM2Callback>:
/**
  * @brief  PWR AVM2 interrupt callback.
  * @retval None.
  */
__weak void HAL_PWREx_AVM2Callback(void)
{
2000d39e:	b480      	push	{r7}
2000d3a0:	af00      	add	r7, sp, #0
  /* NOTE : This function should not be modified; when the callback is needed,
            HAL_PWREx_AVM2Callback() API can be implemented in the user file
   */
}
2000d3a2:	bf00      	nop
2000d3a4:	46bd      	mov	sp, r7
2000d3a6:	f85d 7b04 	ldr.w	r7, [sp], #4
2000d3aa:	4770      	bx	lr

2000d3ac <HAL_PWREx_EnableSRAM2ContentStandbyRetention>:
  *                      @arg PWR_SRAM2_PAGE2_STANDBY : SRAM2 page 2 retention.
  *                      @arg PWR_SRAM2_FULL_STANDBY  : SRAM2 page 1 and page 2 retention.
  * @retval None.
  */
void HAL_PWREx_EnableSRAM2ContentStandbyRetention(uint32_t SRAM2Pages)
{
2000d3ac:	b480      	push	{r7}
2000d3ae:	b083      	sub	sp, #12
2000d3b0:	af00      	add	r7, sp, #0
2000d3b2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_PWR_SRAM2_STANDBY_RETENTION(SRAM2Pages));

  /* Set RRSx bit(s) */
  SET_BIT(PWR->CR1, SRAM2Pages);
2000d3b4:	4b05      	ldr	r3, [pc, #20]	@ (2000d3cc <HAL_PWREx_EnableSRAM2ContentStandbyRetention+0x20>)
2000d3b6:	681a      	ldr	r2, [r3, #0]
2000d3b8:	4904      	ldr	r1, [pc, #16]	@ (2000d3cc <HAL_PWREx_EnableSRAM2ContentStandbyRetention+0x20>)
2000d3ba:	687b      	ldr	r3, [r7, #4]
2000d3bc:	4313      	orrs	r3, r2
2000d3be:	600b      	str	r3, [r1, #0]
}
2000d3c0:	bf00      	nop
2000d3c2:	370c      	adds	r7, #12
2000d3c4:	46bd      	mov	sp, r7
2000d3c6:	f85d 7b04 	ldr.w	r7, [sp], #4
2000d3ca:	4770      	bx	lr
2000d3cc:	46020800 	.word	0x46020800

2000d3d0 <HAL_PWREx_DisableSRAM2ContentStandbyRetention>:
  *                      @arg PWR_SRAM2_PAGE2_STANDBY : SRAM2 page 2 retention.
  *                      @arg PWR_SRAM2_FULL_STANDBY  : SRAM2 page 1 and page 2 retention.
  * @retval None.
  */
void HAL_PWREx_DisableSRAM2ContentStandbyRetention(uint32_t SRAM2Pages)
{
2000d3d0:	b480      	push	{r7}
2000d3d2:	b083      	sub	sp, #12
2000d3d4:	af00      	add	r7, sp, #0
2000d3d6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_PWR_SRAM2_STANDBY_RETENTION(SRAM2Pages));

  /* Clear RRSx bit(s) */
  CLEAR_BIT(PWR->CR1, SRAM2Pages);
2000d3d8:	4b06      	ldr	r3, [pc, #24]	@ (2000d3f4 <HAL_PWREx_DisableSRAM2ContentStandbyRetention+0x24>)
2000d3da:	681a      	ldr	r2, [r3, #0]
2000d3dc:	687b      	ldr	r3, [r7, #4]
2000d3de:	43db      	mvns	r3, r3
2000d3e0:	4904      	ldr	r1, [pc, #16]	@ (2000d3f4 <HAL_PWREx_DisableSRAM2ContentStandbyRetention+0x24>)
2000d3e2:	4013      	ands	r3, r2
2000d3e4:	600b      	str	r3, [r1, #0]
}
2000d3e6:	bf00      	nop
2000d3e8:	370c      	adds	r7, #12
2000d3ea:	46bd      	mov	sp, r7
2000d3ec:	f85d 7b04 	ldr.w	r7, [sp], #4
2000d3f0:	4770      	bx	lr
2000d3f2:	bf00      	nop
2000d3f4:	46020800 	.word	0x46020800

2000d3f8 <HAL_PWREx_EnableRAMsContentStopRetention>:
  *                      This parameter can be one or a combination of the same
  *                      memory @ref PWREx_RAM_Contents_Stop_Retention.
  * @retval None.
  */
void HAL_PWREx_EnableRAMsContentStopRetention(uint32_t RAMSelection)
{
2000d3f8:	b480      	push	{r7}
2000d3fa:	b085      	sub	sp, #20
2000d3fc:	af00      	add	r7, sp, #0
2000d3fe:	6078      	str	r0, [r7, #4]
  uint32_t dummy;

  /* Check RAM ID */
  switch (RAMSelection & SRAM_ID_MASK)
2000d400:	687b      	ldr	r3, [r7, #4]
2000d402:	0c1b      	lsrs	r3, r3, #16
2000d404:	041b      	lsls	r3, r3, #16
2000d406:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
2000d40a:	f000 8083 	beq.w	2000d514 <HAL_PWREx_EnableRAMsContentStopRetention+0x11c>
2000d40e:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
2000d412:	f200 808c 	bhi.w	2000d52e <HAL_PWREx_EnableRAMsContentStopRetention+0x136>
2000d416:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
2000d41a:	d06e      	beq.n	2000d4fa <HAL_PWREx_EnableRAMsContentStopRetention+0x102>
2000d41c:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
2000d420:	f200 8085 	bhi.w	2000d52e <HAL_PWREx_EnableRAMsContentStopRetention+0x136>
2000d424:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
2000d428:	d05a      	beq.n	2000d4e0 <HAL_PWREx_EnableRAMsContentStopRetention+0xe8>
2000d42a:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
2000d42e:	d87e      	bhi.n	2000d52e <HAL_PWREx_EnableRAMsContentStopRetention+0x136>
2000d430:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
2000d434:	d047      	beq.n	2000d4c6 <HAL_PWREx_EnableRAMsContentStopRetention+0xce>
2000d436:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
2000d43a:	d878      	bhi.n	2000d52e <HAL_PWREx_EnableRAMsContentStopRetention+0x136>
2000d43c:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
2000d440:	d034      	beq.n	2000d4ac <HAL_PWREx_EnableRAMsContentStopRetention+0xb4>
2000d442:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
2000d446:	d872      	bhi.n	2000d52e <HAL_PWREx_EnableRAMsContentStopRetention+0x136>
2000d448:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
2000d44c:	d022      	beq.n	2000d494 <HAL_PWREx_EnableRAMsContentStopRetention+0x9c>
2000d44e:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
2000d452:	d86c      	bhi.n	2000d52e <HAL_PWREx_EnableRAMsContentStopRetention+0x136>
2000d454:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
2000d458:	d003      	beq.n	2000d462 <HAL_PWREx_EnableRAMsContentStopRetention+0x6a>
2000d45a:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
2000d45e:	d00c      	beq.n	2000d47a <HAL_PWREx_EnableRAMsContentStopRetention+0x82>
    }
#endif /* defined (PWR_CR5_SRAM6PDS1) */

    default:
    {
      return;
2000d460:	e065      	b.n	2000d52e <HAL_PWREx_EnableRAMsContentStopRetention+0x136>
      dummy = (RAMSelection & ~SRAM_ID_MASK) & (PAGE01_ID | PAGE02_ID | PAGE03_ID);
2000d462:	687b      	ldr	r3, [r7, #4]
2000d464:	f003 0307 	and.w	r3, r3, #7
2000d468:	60fb      	str	r3, [r7, #12]
      CLEAR_BIT(PWR->CR2, dummy);
2000d46a:	4b34      	ldr	r3, [pc, #208]	@ (2000d53c <HAL_PWREx_EnableRAMsContentStopRetention+0x144>)
2000d46c:	685a      	ldr	r2, [r3, #4]
2000d46e:	68fb      	ldr	r3, [r7, #12]
2000d470:	43db      	mvns	r3, r3
2000d472:	4932      	ldr	r1, [pc, #200]	@ (2000d53c <HAL_PWREx_EnableRAMsContentStopRetention+0x144>)
2000d474:	4013      	ands	r3, r2
2000d476:	604b      	str	r3, [r1, #4]
      break;
2000d478:	e05a      	b.n	2000d530 <HAL_PWREx_EnableRAMsContentStopRetention+0x138>
      dummy = (RAMSelection & PWR_SRAM2_FULL_STOP) & ~SRAM_ID_MASK;
2000d47a:	687b      	ldr	r3, [r7, #4]
2000d47c:	f003 0303 	and.w	r3, r3, #3
2000d480:	60fb      	str	r3, [r7, #12]
      CLEAR_BIT(PWR->CR2, (dummy << PWR_CR2_SRAM2PDS1_Pos));
2000d482:	4b2e      	ldr	r3, [pc, #184]	@ (2000d53c <HAL_PWREx_EnableRAMsContentStopRetention+0x144>)
2000d484:	685a      	ldr	r2, [r3, #4]
2000d486:	68fb      	ldr	r3, [r7, #12]
2000d488:	011b      	lsls	r3, r3, #4
2000d48a:	43db      	mvns	r3, r3
2000d48c:	492b      	ldr	r1, [pc, #172]	@ (2000d53c <HAL_PWREx_EnableRAMsContentStopRetention+0x144>)
2000d48e:	4013      	ands	r3, r2
2000d490:	604b      	str	r3, [r1, #4]
      break;
2000d492:	e04d      	b.n	2000d530 <HAL_PWREx_EnableRAMsContentStopRetention+0x138>
      dummy = (RAMSelection & ~SRAM_ID_MASK) & (PAGE01_ID | PAGE02_ID | PAGE03_ID | PAGE04_ID |
2000d494:	687b      	ldr	r3, [r7, #4]
2000d496:	b2db      	uxtb	r3, r3
2000d498:	60fb      	str	r3, [r7, #12]
      CLEAR_BIT(PWR->CR2, (dummy << PWR_CR2_SRAM3PDS1_Pos));
2000d49a:	4b28      	ldr	r3, [pc, #160]	@ (2000d53c <HAL_PWREx_EnableRAMsContentStopRetention+0x144>)
2000d49c:	685a      	ldr	r2, [r3, #4]
2000d49e:	68fb      	ldr	r3, [r7, #12]
2000d4a0:	041b      	lsls	r3, r3, #16
2000d4a2:	43db      	mvns	r3, r3
2000d4a4:	4925      	ldr	r1, [pc, #148]	@ (2000d53c <HAL_PWREx_EnableRAMsContentStopRetention+0x144>)
2000d4a6:	4013      	ands	r3, r2
2000d4a8:	604b      	str	r3, [r1, #4]
      break;
2000d4aa:	e041      	b.n	2000d530 <HAL_PWREx_EnableRAMsContentStopRetention+0x138>
      dummy = (RAMSelection & PWR_SRAM4_FULL_STOP) & ~SRAM_ID_MASK;
2000d4ac:	687b      	ldr	r3, [r7, #4]
2000d4ae:	f003 0301 	and.w	r3, r3, #1
2000d4b2:	60fb      	str	r3, [r7, #12]
      CLEAR_BIT(PWR->CR2, (dummy << PWR_CR2_SRAM4PDS_Pos));
2000d4b4:	4b21      	ldr	r3, [pc, #132]	@ (2000d53c <HAL_PWREx_EnableRAMsContentStopRetention+0x144>)
2000d4b6:	685a      	ldr	r2, [r3, #4]
2000d4b8:	68fb      	ldr	r3, [r7, #12]
2000d4ba:	019b      	lsls	r3, r3, #6
2000d4bc:	43db      	mvns	r3, r3
2000d4be:	491f      	ldr	r1, [pc, #124]	@ (2000d53c <HAL_PWREx_EnableRAMsContentStopRetention+0x144>)
2000d4c0:	4013      	ands	r3, r2
2000d4c2:	604b      	str	r3, [r1, #4]
      break;
2000d4c4:	e034      	b.n	2000d530 <HAL_PWREx_EnableRAMsContentStopRetention+0x138>
      dummy = (RAMSelection & PWR_ICACHE_FULL_STOP) & ~SRAM_ID_MASK;
2000d4c6:	687b      	ldr	r3, [r7, #4]
2000d4c8:	f003 0301 	and.w	r3, r3, #1
2000d4cc:	60fb      	str	r3, [r7, #12]
      CLEAR_BIT(PWR->CR2, dummy << PWR_CR2_ICRAMPDS_Pos);
2000d4ce:	4b1b      	ldr	r3, [pc, #108]	@ (2000d53c <HAL_PWREx_EnableRAMsContentStopRetention+0x144>)
2000d4d0:	685a      	ldr	r2, [r3, #4]
2000d4d2:	68fb      	ldr	r3, [r7, #12]
2000d4d4:	021b      	lsls	r3, r3, #8
2000d4d6:	43db      	mvns	r3, r3
2000d4d8:	4918      	ldr	r1, [pc, #96]	@ (2000d53c <HAL_PWREx_EnableRAMsContentStopRetention+0x144>)
2000d4da:	4013      	ands	r3, r2
2000d4dc:	604b      	str	r3, [r1, #4]
      break;
2000d4de:	e027      	b.n	2000d530 <HAL_PWREx_EnableRAMsContentStopRetention+0x138>
      dummy = (RAMSelection & PWR_DCACHE1_FULL_STOP) & ~SRAM_ID_MASK;
2000d4e0:	687b      	ldr	r3, [r7, #4]
2000d4e2:	f003 0301 	and.w	r3, r3, #1
2000d4e6:	60fb      	str	r3, [r7, #12]
      CLEAR_BIT(PWR->CR2, dummy << PWR_CR2_DC1RAMPDS_Pos);
2000d4e8:	4b14      	ldr	r3, [pc, #80]	@ (2000d53c <HAL_PWREx_EnableRAMsContentStopRetention+0x144>)
2000d4ea:	685a      	ldr	r2, [r3, #4]
2000d4ec:	68fb      	ldr	r3, [r7, #12]
2000d4ee:	025b      	lsls	r3, r3, #9
2000d4f0:	43db      	mvns	r3, r3
2000d4f2:	4912      	ldr	r1, [pc, #72]	@ (2000d53c <HAL_PWREx_EnableRAMsContentStopRetention+0x144>)
2000d4f4:	4013      	ands	r3, r2
2000d4f6:	604b      	str	r3, [r1, #4]
      break;
2000d4f8:	e01a      	b.n	2000d530 <HAL_PWREx_EnableRAMsContentStopRetention+0x138>
      dummy = (RAMSelection & PWR_DMA2DRAM_FULL_STOP) & ~SRAM_ID_MASK;
2000d4fa:	687b      	ldr	r3, [r7, #4]
2000d4fc:	f003 0301 	and.w	r3, r3, #1
2000d500:	60fb      	str	r3, [r7, #12]
      CLEAR_BIT(PWR->CR2, (dummy << PWR_CR2_DMA2DRAMPDS_Pos));
2000d502:	4b0e      	ldr	r3, [pc, #56]	@ (2000d53c <HAL_PWREx_EnableRAMsContentStopRetention+0x144>)
2000d504:	685a      	ldr	r2, [r3, #4]
2000d506:	68fb      	ldr	r3, [r7, #12]
2000d508:	029b      	lsls	r3, r3, #10
2000d50a:	43db      	mvns	r3, r3
2000d50c:	490b      	ldr	r1, [pc, #44]	@ (2000d53c <HAL_PWREx_EnableRAMsContentStopRetention+0x144>)
2000d50e:	4013      	ands	r3, r2
2000d510:	604b      	str	r3, [r1, #4]
      break;
2000d512:	e00d      	b.n	2000d530 <HAL_PWREx_EnableRAMsContentStopRetention+0x138>
      dummy = (RAMSelection & PWR_PERIPHRAM_FULL_STOP) & ~SRAM_ID_MASK;
2000d514:	687b      	ldr	r3, [r7, #4]
2000d516:	f003 0301 	and.w	r3, r3, #1
2000d51a:	60fb      	str	r3, [r7, #12]
      CLEAR_BIT(PWR->CR2, (dummy << PWR_CR2_PRAMPDS_Pos));
2000d51c:	4b07      	ldr	r3, [pc, #28]	@ (2000d53c <HAL_PWREx_EnableRAMsContentStopRetention+0x144>)
2000d51e:	685a      	ldr	r2, [r3, #4]
2000d520:	68fb      	ldr	r3, [r7, #12]
2000d522:	02db      	lsls	r3, r3, #11
2000d524:	43db      	mvns	r3, r3
2000d526:	4905      	ldr	r1, [pc, #20]	@ (2000d53c <HAL_PWREx_EnableRAMsContentStopRetention+0x144>)
2000d528:	4013      	ands	r3, r2
2000d52a:	604b      	str	r3, [r1, #4]
      break;
2000d52c:	e000      	b.n	2000d530 <HAL_PWREx_EnableRAMsContentStopRetention+0x138>
      return;
2000d52e:	bf00      	nop
      break;
    }
  }
}
2000d530:	3714      	adds	r7, #20
2000d532:	46bd      	mov	sp, r7
2000d534:	f85d 7b04 	ldr.w	r7, [sp], #4
2000d538:	4770      	bx	lr
2000d53a:	bf00      	nop
2000d53c:	46020800 	.word	0x46020800

2000d540 <HAL_PWREx_DisableRAMsContentStopRetention>:
  *                      This parameter can be one or a combination of the same
  *                      memory @ref PWREx_RAM_Contents_Stop_Retention.
  * @retval None.
  */
void HAL_PWREx_DisableRAMsContentStopRetention(uint32_t RAMSelection)
{
2000d540:	b480      	push	{r7}
2000d542:	b085      	sub	sp, #20
2000d544:	af00      	add	r7, sp, #0
2000d546:	6078      	str	r0, [r7, #4]
  uint32_t dummy;

  /* Check RAM ID */
  switch (RAMSelection & SRAM_ID_MASK)
2000d548:	687b      	ldr	r3, [r7, #4]
2000d54a:	0c1b      	lsrs	r3, r3, #16
2000d54c:	041b      	lsls	r3, r3, #16
2000d54e:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
2000d552:	d07a      	beq.n	2000d64a <HAL_PWREx_DisableRAMsContentStopRetention+0x10a>
2000d554:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
2000d558:	f200 8083 	bhi.w	2000d662 <HAL_PWREx_DisableRAMsContentStopRetention+0x122>
2000d55c:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
2000d560:	d067      	beq.n	2000d632 <HAL_PWREx_DisableRAMsContentStopRetention+0xf2>
2000d562:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
2000d566:	d87c      	bhi.n	2000d662 <HAL_PWREx_DisableRAMsContentStopRetention+0x122>
2000d568:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
2000d56c:	d055      	beq.n	2000d61a <HAL_PWREx_DisableRAMsContentStopRetention+0xda>
2000d56e:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
2000d572:	d876      	bhi.n	2000d662 <HAL_PWREx_DisableRAMsContentStopRetention+0x122>
2000d574:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
2000d578:	d043      	beq.n	2000d602 <HAL_PWREx_DisableRAMsContentStopRetention+0xc2>
2000d57a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
2000d57e:	d870      	bhi.n	2000d662 <HAL_PWREx_DisableRAMsContentStopRetention+0x122>
2000d580:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
2000d584:	d031      	beq.n	2000d5ea <HAL_PWREx_DisableRAMsContentStopRetention+0xaa>
2000d586:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
2000d58a:	d86a      	bhi.n	2000d662 <HAL_PWREx_DisableRAMsContentStopRetention+0x122>
2000d58c:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
2000d590:	d020      	beq.n	2000d5d4 <HAL_PWREx_DisableRAMsContentStopRetention+0x94>
2000d592:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
2000d596:	d864      	bhi.n	2000d662 <HAL_PWREx_DisableRAMsContentStopRetention+0x122>
2000d598:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
2000d59c:	d003      	beq.n	2000d5a6 <HAL_PWREx_DisableRAMsContentStopRetention+0x66>
2000d59e:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
2000d5a2:	d00b      	beq.n	2000d5bc <HAL_PWREx_DisableRAMsContentStopRetention+0x7c>
    }
#endif /* defined (PWR_CR5_SRAM6PDS1) */

    default:
    {
      return;
2000d5a4:	e05d      	b.n	2000d662 <HAL_PWREx_DisableRAMsContentStopRetention+0x122>
      dummy   = (RAMSelection & ~SRAM_ID_MASK) & (PAGE01_ID | PAGE02_ID | PAGE03_ID);
2000d5a6:	687b      	ldr	r3, [r7, #4]
2000d5a8:	f003 0307 	and.w	r3, r3, #7
2000d5ac:	60fb      	str	r3, [r7, #12]
      SET_BIT(PWR->CR2, dummy);
2000d5ae:	4b30      	ldr	r3, [pc, #192]	@ (2000d670 <HAL_PWREx_DisableRAMsContentStopRetention+0x130>)
2000d5b0:	685a      	ldr	r2, [r3, #4]
2000d5b2:	492f      	ldr	r1, [pc, #188]	@ (2000d670 <HAL_PWREx_DisableRAMsContentStopRetention+0x130>)
2000d5b4:	68fb      	ldr	r3, [r7, #12]
2000d5b6:	4313      	orrs	r3, r2
2000d5b8:	604b      	str	r3, [r1, #4]
      break;
2000d5ba:	e053      	b.n	2000d664 <HAL_PWREx_DisableRAMsContentStopRetention+0x124>
      dummy = (RAMSelection & PWR_SRAM2_FULL_STOP) & ~SRAM_ID_MASK;
2000d5bc:	687b      	ldr	r3, [r7, #4]
2000d5be:	f003 0303 	and.w	r3, r3, #3
2000d5c2:	60fb      	str	r3, [r7, #12]
      SET_BIT(PWR->CR2, (dummy << PWR_CR2_SRAM2PDS1_Pos));
2000d5c4:	4b2a      	ldr	r3, [pc, #168]	@ (2000d670 <HAL_PWREx_DisableRAMsContentStopRetention+0x130>)
2000d5c6:	685a      	ldr	r2, [r3, #4]
2000d5c8:	68fb      	ldr	r3, [r7, #12]
2000d5ca:	011b      	lsls	r3, r3, #4
2000d5cc:	4928      	ldr	r1, [pc, #160]	@ (2000d670 <HAL_PWREx_DisableRAMsContentStopRetention+0x130>)
2000d5ce:	4313      	orrs	r3, r2
2000d5d0:	604b      	str	r3, [r1, #4]
      break;
2000d5d2:	e047      	b.n	2000d664 <HAL_PWREx_DisableRAMsContentStopRetention+0x124>
      dummy = (RAMSelection & ~SRAM_ID_MASK) & (PAGE01_ID | PAGE02_ID | PAGE03_ID | PAGE04_ID |
2000d5d4:	687b      	ldr	r3, [r7, #4]
2000d5d6:	b2db      	uxtb	r3, r3
2000d5d8:	60fb      	str	r3, [r7, #12]
      SET_BIT(PWR->CR2, (dummy << PWR_CR2_SRAM3PDS1_Pos));
2000d5da:	4b25      	ldr	r3, [pc, #148]	@ (2000d670 <HAL_PWREx_DisableRAMsContentStopRetention+0x130>)
2000d5dc:	685a      	ldr	r2, [r3, #4]
2000d5de:	68fb      	ldr	r3, [r7, #12]
2000d5e0:	041b      	lsls	r3, r3, #16
2000d5e2:	4923      	ldr	r1, [pc, #140]	@ (2000d670 <HAL_PWREx_DisableRAMsContentStopRetention+0x130>)
2000d5e4:	4313      	orrs	r3, r2
2000d5e6:	604b      	str	r3, [r1, #4]
      break;
2000d5e8:	e03c      	b.n	2000d664 <HAL_PWREx_DisableRAMsContentStopRetention+0x124>
      dummy = (RAMSelection & PWR_SRAM4_FULL_STOP) & ~SRAM_ID_MASK;
2000d5ea:	687b      	ldr	r3, [r7, #4]
2000d5ec:	f003 0301 	and.w	r3, r3, #1
2000d5f0:	60fb      	str	r3, [r7, #12]
      SET_BIT(PWR->CR2, (dummy << PWR_CR2_SRAM4PDS_Pos));
2000d5f2:	4b1f      	ldr	r3, [pc, #124]	@ (2000d670 <HAL_PWREx_DisableRAMsContentStopRetention+0x130>)
2000d5f4:	685a      	ldr	r2, [r3, #4]
2000d5f6:	68fb      	ldr	r3, [r7, #12]
2000d5f8:	019b      	lsls	r3, r3, #6
2000d5fa:	491d      	ldr	r1, [pc, #116]	@ (2000d670 <HAL_PWREx_DisableRAMsContentStopRetention+0x130>)
2000d5fc:	4313      	orrs	r3, r2
2000d5fe:	604b      	str	r3, [r1, #4]
      break;
2000d600:	e030      	b.n	2000d664 <HAL_PWREx_DisableRAMsContentStopRetention+0x124>
      dummy = (RAMSelection & PWR_ICACHE_FULL_STOP) & ~SRAM_ID_MASK;
2000d602:	687b      	ldr	r3, [r7, #4]
2000d604:	f003 0301 	and.w	r3, r3, #1
2000d608:	60fb      	str	r3, [r7, #12]
      SET_BIT(PWR->CR2, (dummy << PWR_CR2_ICRAMPDS_Pos));
2000d60a:	4b19      	ldr	r3, [pc, #100]	@ (2000d670 <HAL_PWREx_DisableRAMsContentStopRetention+0x130>)
2000d60c:	685a      	ldr	r2, [r3, #4]
2000d60e:	68fb      	ldr	r3, [r7, #12]
2000d610:	021b      	lsls	r3, r3, #8
2000d612:	4917      	ldr	r1, [pc, #92]	@ (2000d670 <HAL_PWREx_DisableRAMsContentStopRetention+0x130>)
2000d614:	4313      	orrs	r3, r2
2000d616:	604b      	str	r3, [r1, #4]
      break;
2000d618:	e024      	b.n	2000d664 <HAL_PWREx_DisableRAMsContentStopRetention+0x124>
      dummy = (RAMSelection & PWR_DCACHE1_FULL_STOP) & ~SRAM_ID_MASK;
2000d61a:	687b      	ldr	r3, [r7, #4]
2000d61c:	f003 0301 	and.w	r3, r3, #1
2000d620:	60fb      	str	r3, [r7, #12]
      SET_BIT(PWR->CR2, (dummy << PWR_CR2_DC1RAMPDS_Pos));
2000d622:	4b13      	ldr	r3, [pc, #76]	@ (2000d670 <HAL_PWREx_DisableRAMsContentStopRetention+0x130>)
2000d624:	685a      	ldr	r2, [r3, #4]
2000d626:	68fb      	ldr	r3, [r7, #12]
2000d628:	025b      	lsls	r3, r3, #9
2000d62a:	4911      	ldr	r1, [pc, #68]	@ (2000d670 <HAL_PWREx_DisableRAMsContentStopRetention+0x130>)
2000d62c:	4313      	orrs	r3, r2
2000d62e:	604b      	str	r3, [r1, #4]
      break;
2000d630:	e018      	b.n	2000d664 <HAL_PWREx_DisableRAMsContentStopRetention+0x124>
      dummy = (RAMSelection & PWR_DMA2DRAM_FULL_STOP) & ~SRAM_ID_MASK;
2000d632:	687b      	ldr	r3, [r7, #4]
2000d634:	f003 0301 	and.w	r3, r3, #1
2000d638:	60fb      	str	r3, [r7, #12]
      SET_BIT(PWR->CR2, (dummy << PWR_CR2_DMA2DRAMPDS_Pos));
2000d63a:	4b0d      	ldr	r3, [pc, #52]	@ (2000d670 <HAL_PWREx_DisableRAMsContentStopRetention+0x130>)
2000d63c:	685a      	ldr	r2, [r3, #4]
2000d63e:	68fb      	ldr	r3, [r7, #12]
2000d640:	029b      	lsls	r3, r3, #10
2000d642:	490b      	ldr	r1, [pc, #44]	@ (2000d670 <HAL_PWREx_DisableRAMsContentStopRetention+0x130>)
2000d644:	4313      	orrs	r3, r2
2000d646:	604b      	str	r3, [r1, #4]
      break;
2000d648:	e00c      	b.n	2000d664 <HAL_PWREx_DisableRAMsContentStopRetention+0x124>
      dummy = (RAMSelection & PWR_PERIPHRAM_FULL_STOP) & ~SRAM_ID_MASK;
2000d64a:	687b      	ldr	r3, [r7, #4]
2000d64c:	f003 0301 	and.w	r3, r3, #1
2000d650:	60fb      	str	r3, [r7, #12]
      SET_BIT(PWR->CR2, (dummy << PWR_CR2_PRAMPDS_Pos));
2000d652:	4b07      	ldr	r3, [pc, #28]	@ (2000d670 <HAL_PWREx_DisableRAMsContentStopRetention+0x130>)
2000d654:	685a      	ldr	r2, [r3, #4]
2000d656:	68fb      	ldr	r3, [r7, #12]
2000d658:	02db      	lsls	r3, r3, #11
2000d65a:	4905      	ldr	r1, [pc, #20]	@ (2000d670 <HAL_PWREx_DisableRAMsContentStopRetention+0x130>)
2000d65c:	4313      	orrs	r3, r2
2000d65e:	604b      	str	r3, [r1, #4]
      break;
2000d660:	e000      	b.n	2000d664 <HAL_PWREx_DisableRAMsContentStopRetention+0x124>
      return;
2000d662:	bf00      	nop
      break;
    }
  }
}
2000d664:	3714      	adds	r7, #20
2000d666:	46bd      	mov	sp, r7
2000d668:	f85d 7b04 	ldr.w	r7, [sp], #4
2000d66c:	4770      	bx	lr
2000d66e:	bf00      	nop
2000d670:	46020800 	.word	0x46020800

2000d674 <HAL_PWREx_EnableRAMsContentRunRetention>:
  *                        @arg PWR_SRAM6_FULL_RUN : SRAM6 full content retention (available only for
  *                                                            STM32U5Fxxx and STM32U5Gxxx devices).
  * @retval None.
  */
void HAL_PWREx_EnableRAMsContentRunRetention(uint32_t RAMSelection)
{
2000d674:	b480      	push	{r7}
2000d676:	b083      	sub	sp, #12
2000d678:	af00      	add	r7, sp, #0
2000d67a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_PWR_RAM_RUN_RETENTION(RAMSelection));

  /* Enable RAM retention in Run mode */
  CLEAR_BIT(PWR->CR1, RAMSelection);
2000d67c:	4b06      	ldr	r3, [pc, #24]	@ (2000d698 <HAL_PWREx_EnableRAMsContentRunRetention+0x24>)
2000d67e:	681a      	ldr	r2, [r3, #0]
2000d680:	687b      	ldr	r3, [r7, #4]
2000d682:	43db      	mvns	r3, r3
2000d684:	4904      	ldr	r1, [pc, #16]	@ (2000d698 <HAL_PWREx_EnableRAMsContentRunRetention+0x24>)
2000d686:	4013      	ands	r3, r2
2000d688:	600b      	str	r3, [r1, #0]
}
2000d68a:	bf00      	nop
2000d68c:	370c      	adds	r7, #12
2000d68e:	46bd      	mov	sp, r7
2000d690:	f85d 7b04 	ldr.w	r7, [sp], #4
2000d694:	4770      	bx	lr
2000d696:	bf00      	nop
2000d698:	46020800 	.word	0x46020800

2000d69c <HAL_PWREx_DisableRAMsContentRunRetention>:
  *                        @arg PWR_SRAM6_FULL_RUN : SRAM6 full content retention (available only for
  *                                                            STM32U5Fxxx and STM32U5Gxxx devices).
  * @retval None.
  */
void HAL_PWREx_DisableRAMsContentRunRetention(uint32_t RAMSelection)
{
2000d69c:	b480      	push	{r7}
2000d69e:	b083      	sub	sp, #12
2000d6a0:	af00      	add	r7, sp, #0
2000d6a2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_PWR_RAM_RUN_RETENTION(RAMSelection));

  /* Disable RAM retention in Run mode */
  SET_BIT(PWR->CR1, RAMSelection);
2000d6a4:	4b05      	ldr	r3, [pc, #20]	@ (2000d6bc <HAL_PWREx_DisableRAMsContentRunRetention+0x20>)
2000d6a6:	681a      	ldr	r2, [r3, #0]
2000d6a8:	4904      	ldr	r1, [pc, #16]	@ (2000d6bc <HAL_PWREx_DisableRAMsContentRunRetention+0x20>)
2000d6aa:	687b      	ldr	r3, [r7, #4]
2000d6ac:	4313      	orrs	r3, r2
2000d6ae:	600b      	str	r3, [r1, #0]
}
2000d6b0:	bf00      	nop
2000d6b2:	370c      	adds	r7, #12
2000d6b4:	46bd      	mov	sp, r7
2000d6b6:	f85d 7b04 	ldr.w	r7, [sp], #4
2000d6ba:	4770      	bx	lr
2000d6bc:	46020800 	.word	0x46020800

2000d6c0 <HAL_PWREx_EnableBkupRAMRetention>:
  * @note   This bit can be enabled only when LDO regulator is selected as
  *         source supply.
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_PWREx_EnableBkupRAMRetention(void)
{
2000d6c0:	b580      	push	{r7, lr}
2000d6c2:	af00      	add	r7, sp, #0
  /*
    Backup RAM retention in Standby, Shutdown and VBAT should be enabled
    when the Vcore is alimented by the LDO regulator
  */
  if (HAL_PWREx_GetSupplyConfig() == PWR_LDO_SUPPLY)
2000d6c4:	f7ff f95a 	bl	2000c97c <HAL_PWREx_GetSupplyConfig>
2000d6c8:	4603      	mov	r3, r0
2000d6ca:	2b00      	cmp	r3, #0
2000d6cc:	d107      	bne.n	2000d6de <HAL_PWREx_EnableBkupRAMRetention+0x1e>
  {
    SET_BIT(PWR->BDCR1, PWR_BDCR1_BREN);
2000d6ce:	4b05      	ldr	r3, [pc, #20]	@ (2000d6e4 <HAL_PWREx_EnableBkupRAMRetention+0x24>)
2000d6d0:	6a1b      	ldr	r3, [r3, #32]
2000d6d2:	4a04      	ldr	r2, [pc, #16]	@ (2000d6e4 <HAL_PWREx_EnableBkupRAMRetention+0x24>)
2000d6d4:	f043 0301 	orr.w	r3, r3, #1
2000d6d8:	6213      	str	r3, [r2, #32]
  else
  {
    return HAL_ERROR;
  }

  return HAL_OK;
2000d6da:	2300      	movs	r3, #0
2000d6dc:	e000      	b.n	2000d6e0 <HAL_PWREx_EnableBkupRAMRetention+0x20>
    return HAL_ERROR;
2000d6de:	2301      	movs	r3, #1
}
2000d6e0:	4618      	mov	r0, r3
2000d6e2:	bd80      	pop	{r7, pc}
2000d6e4:	46020800 	.word	0x46020800

2000d6e8 <HAL_PWREx_DisableBkupRAMRetention>:
  *         Stop modes. However, its content is lost in Standby, Shutdown and
  *         VBAT modes. This bit can be writte
  * @retval None.
  */
void HAL_PWREx_DisableBkupRAMRetention(void)
{
2000d6e8:	b480      	push	{r7}
2000d6ea:	af00      	add	r7, sp, #0
  CLEAR_BIT(PWR->BDCR1, PWR_BDCR1_BREN);
2000d6ec:	4b05      	ldr	r3, [pc, #20]	@ (2000d704 <HAL_PWREx_DisableBkupRAMRetention+0x1c>)
2000d6ee:	6a1b      	ldr	r3, [r3, #32]
2000d6f0:	4a04      	ldr	r2, [pc, #16]	@ (2000d704 <HAL_PWREx_DisableBkupRAMRetention+0x1c>)
2000d6f2:	f023 0301 	bic.w	r3, r3, #1
2000d6f6:	6213      	str	r3, [r2, #32]
}
2000d6f8:	bf00      	nop
2000d6fa:	46bd      	mov	sp, r7
2000d6fc:	f85d 7b04 	ldr.w	r7, [sp], #4
2000d700:	4770      	bx	lr
2000d702:	bf00      	nop
2000d704:	46020800 	.word	0x46020800

2000d708 <HAL_PWREx_EnableFlashFastWakeUp>:
  *         mode in Stop 0 and Stop 1 modes, which offers a faster startup time
  *         with higher consumption.
  * @retval None.
  */
void HAL_PWREx_EnableFlashFastWakeUp(void)
{
2000d708:	b480      	push	{r7}
2000d70a:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR2, PWR_CR2_FLASHFWU);
2000d70c:	4b05      	ldr	r3, [pc, #20]	@ (2000d724 <HAL_PWREx_EnableFlashFastWakeUp+0x1c>)
2000d70e:	685b      	ldr	r3, [r3, #4]
2000d710:	4a04      	ldr	r2, [pc, #16]	@ (2000d724 <HAL_PWREx_EnableFlashFastWakeUp+0x1c>)
2000d712:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
2000d716:	6053      	str	r3, [r2, #4]
}
2000d718:	bf00      	nop
2000d71a:	46bd      	mov	sp, r7
2000d71c:	f85d 7b04 	ldr.w	r7, [sp], #4
2000d720:	4770      	bx	lr
2000d722:	bf00      	nop
2000d724:	46020800 	.word	0x46020800

2000d728 <HAL_PWREx_DisableFlashFastWakeUp>:
  *         mode in Stop 0 and Stop 1 modes, which causes a slower startup time
  *         with lower consumption.
  * @retval None.
  */
void HAL_PWREx_DisableFlashFastWakeUp(void)
{
2000d728:	b480      	push	{r7}
2000d72a:	af00      	add	r7, sp, #0
  CLEAR_BIT(PWR->CR2, PWR_CR2_FLASHFWU);
2000d72c:	4b05      	ldr	r3, [pc, #20]	@ (2000d744 <HAL_PWREx_DisableFlashFastWakeUp+0x1c>)
2000d72e:	685b      	ldr	r3, [r3, #4]
2000d730:	4a04      	ldr	r2, [pc, #16]	@ (2000d744 <HAL_PWREx_DisableFlashFastWakeUp+0x1c>)
2000d732:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
2000d736:	6053      	str	r3, [r2, #4]
}
2000d738:	bf00      	nop
2000d73a:	46bd      	mov	sp, r7
2000d73c:	f85d 7b04 	ldr.w	r7, [sp], #4
2000d740:	4770      	bx	lr
2000d742:	bf00      	nop
2000d744:	46020800 	.word	0x46020800

2000d748 <HAL_PWREx_EnableSRAM4FastWakeUp>:
  *         Stop 0, Stop 1 and Stop 2 modes, and also increases the LPDMA access time
  *         to SRAM4 during Stop modes.
  * @retval None.
  */
void HAL_PWREx_EnableSRAM4FastWakeUp(void)
{
2000d748:	b480      	push	{r7}
2000d74a:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR2, PWR_CR2_SRAM4FWU);
2000d74c:	4b05      	ldr	r3, [pc, #20]	@ (2000d764 <HAL_PWREx_EnableSRAM4FastWakeUp+0x1c>)
2000d74e:	685b      	ldr	r3, [r3, #4]
2000d750:	4a04      	ldr	r2, [pc, #16]	@ (2000d764 <HAL_PWREx_EnableSRAM4FastWakeUp+0x1c>)
2000d752:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
2000d756:	6053      	str	r3, [r2, #4]
}
2000d758:	bf00      	nop
2000d75a:	46bd      	mov	sp, r7
2000d75c:	f85d 7b04 	ldr.w	r7, [sp], #4
2000d760:	4770      	bx	lr
2000d762:	bf00      	nop
2000d764:	46020800 	.word	0x46020800

2000d768 <HAL_PWREx_DisableSRAM4FastWakeUp>:
  *         Stop 0, Stop 1 and Stop 2 modes, and also increases the LPDMA access time
  *         to SRAM4 during Stop modes.
  * @retval None.
  */
void HAL_PWREx_DisableSRAM4FastWakeUp(void)
{
2000d768:	b480      	push	{r7}
2000d76a:	af00      	add	r7, sp, #0
  CLEAR_BIT(PWR->CR2, PWR_CR2_SRAM4FWU);
2000d76c:	4b05      	ldr	r3, [pc, #20]	@ (2000d784 <HAL_PWREx_DisableSRAM4FastWakeUp+0x1c>)
2000d76e:	685b      	ldr	r3, [r3, #4]
2000d770:	4a04      	ldr	r2, [pc, #16]	@ (2000d784 <HAL_PWREx_DisableSRAM4FastWakeUp+0x1c>)
2000d772:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
2000d776:	6053      	str	r3, [r2, #4]
}
2000d778:	bf00      	nop
2000d77a:	46bd      	mov	sp, r7
2000d77c:	f85d 7b04 	ldr.w	r7, [sp], #4
2000d780:	4770      	bx	lr
2000d782:	bf00      	nop
2000d784:	46020800 	.word	0x46020800

2000d788 <HAL_PWREx_EnablePullUpPullDownConfig>:
  *         HAL_PWREx_EnableGPIOPullDown() API's ensure there is no conflict
  *         when setting PUy or PDy bit.
  * @retval None.
  */
void HAL_PWREx_EnablePullUpPullDownConfig(void)
{
2000d788:	b480      	push	{r7}
2000d78a:	af00      	add	r7, sp, #0
  SET_BIT(PWR->APCR, PWR_APCR_APC);
2000d78c:	4b05      	ldr	r3, [pc, #20]	@ (2000d7a4 <HAL_PWREx_EnablePullUpPullDownConfig+0x1c>)
2000d78e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
2000d790:	4a04      	ldr	r2, [pc, #16]	@ (2000d7a4 <HAL_PWREx_EnablePullUpPullDownConfig+0x1c>)
2000d792:	f043 0301 	orr.w	r3, r3, #1
2000d796:	64d3      	str	r3, [r2, #76]	@ 0x4c
}
2000d798:	bf00      	nop
2000d79a:	46bd      	mov	sp, r7
2000d79c:	f85d 7b04 	ldr.w	r7, [sp], #4
2000d7a0:	4770      	bx	lr
2000d7a2:	bf00      	nop
2000d7a4:	46020800 	.word	0x46020800

2000d7a8 <HAL_PWREx_DisablePullUpPullDownConfig>:
  *         defined in PWR_PUCRx and PWR_PDCRx registers are not applied in
  *         Standby and Shutdown modes.
  * @retval None.
  */
void HAL_PWREx_DisablePullUpPullDownConfig(void)
{
2000d7a8:	b480      	push	{r7}
2000d7aa:	af00      	add	r7, sp, #0
  CLEAR_BIT(PWR->APCR, PWR_APCR_APC);
2000d7ac:	4b05      	ldr	r3, [pc, #20]	@ (2000d7c4 <HAL_PWREx_DisablePullUpPullDownConfig+0x1c>)
2000d7ae:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
2000d7b0:	4a04      	ldr	r2, [pc, #16]	@ (2000d7c4 <HAL_PWREx_DisablePullUpPullDownConfig+0x1c>)
2000d7b2:	f023 0301 	bic.w	r3, r3, #1
2000d7b6:	64d3      	str	r3, [r2, #76]	@ 0x4c
}
2000d7b8:	bf00      	nop
2000d7ba:	46bd      	mov	sp, r7
2000d7bc:	f85d 7b04 	ldr.w	r7, [sp], #4
2000d7c0:	4770      	bx	lr
2000d7c2:	bf00      	nop
2000d7c4:	46020800 	.word	0x46020800

2000d7c8 <HAL_PWREx_EnableGPIOPullUp>:
  *                     This parameter can be a value of
  *                     @ref PWREx_GPIO_Pin_Mask.
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_PWREx_EnableGPIOPullUp(uint32_t GPIO_Port, uint32_t GPIO_Pin)
{
2000d7c8:	b480      	push	{r7}
2000d7ca:	b083      	sub	sp, #12
2000d7cc:	af00      	add	r7, sp, #0
2000d7ce:	6078      	str	r0, [r7, #4]
2000d7d0:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_PWR_GPIO_PORT(GPIO_Port));
  assert_param(IS_PWR_GPIO_PIN_MASK(GPIO_Pin));

  /* Check GPIO port */
  switch (GPIO_Port)
2000d7d2:	687b      	ldr	r3, [r7, #4]
2000d7d4:	2b08      	cmp	r3, #8
2000d7d6:	f200 80a7 	bhi.w	2000d928 <HAL_PWREx_EnableGPIOPullUp+0x160>
2000d7da:	a201      	add	r2, pc, #4	@ (adr r2, 2000d7e0 <HAL_PWREx_EnableGPIOPullUp+0x18>)
2000d7dc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
2000d7e0:	2000d805 	.word	0x2000d805
2000d7e4:	2000d829 	.word	0x2000d829
2000d7e8:	2000d849 	.word	0x2000d849
2000d7ec:	2000d865 	.word	0x2000d865
2000d7f0:	2000d881 	.word	0x2000d881
2000d7f4:	2000d89d 	.word	0x2000d89d
2000d7f8:	2000d8b9 	.word	0x2000d8b9
2000d7fc:	2000d8dd 	.word	0x2000d8dd
2000d800:	2000d901 	.word	0x2000d901
  {
    case PWR_GPIO_A: /* Apply Pull Up to GPIO port A */
      SET_BIT(PWR->PUCRA, (GPIO_Pin & (~(PWR_GPIO_BIT_14))));
2000d804:	4b4d      	ldr	r3, [pc, #308]	@ (2000d93c <HAL_PWREx_EnableGPIOPullUp+0x174>)
2000d806:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
2000d808:	683b      	ldr	r3, [r7, #0]
2000d80a:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
2000d80e:	494b      	ldr	r1, [pc, #300]	@ (2000d93c <HAL_PWREx_EnableGPIOPullUp+0x174>)
2000d810:	4313      	orrs	r3, r2
2000d812:	650b      	str	r3, [r1, #80]	@ 0x50
      CLEAR_BIT(PWR->PDCRA, (GPIO_Pin & (~(PWR_GPIO_BIT_13 | PWR_GPIO_BIT_15))));
2000d814:	4b49      	ldr	r3, [pc, #292]	@ (2000d93c <HAL_PWREx_EnableGPIOPullUp+0x174>)
2000d816:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
2000d818:	683b      	ldr	r3, [r7, #0]
2000d81a:	f423 4320 	bic.w	r3, r3, #40960	@ 0xa000
2000d81e:	43db      	mvns	r3, r3
2000d820:	4946      	ldr	r1, [pc, #280]	@ (2000d93c <HAL_PWREx_EnableGPIOPullUp+0x174>)
2000d822:	4013      	ands	r3, r2
2000d824:	654b      	str	r3, [r1, #84]	@ 0x54
      break;
2000d826:	e081      	b.n	2000d92c <HAL_PWREx_EnableGPIOPullUp+0x164>

    case PWR_GPIO_B: /* Apply Pull Up to GPIO port B */
      SET_BIT(PWR->PUCRB, GPIO_Pin);
2000d828:	4b44      	ldr	r3, [pc, #272]	@ (2000d93c <HAL_PWREx_EnableGPIOPullUp+0x174>)
2000d82a:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
2000d82c:	4943      	ldr	r1, [pc, #268]	@ (2000d93c <HAL_PWREx_EnableGPIOPullUp+0x174>)
2000d82e:	683b      	ldr	r3, [r7, #0]
2000d830:	4313      	orrs	r3, r2
2000d832:	658b      	str	r3, [r1, #88]	@ 0x58
      CLEAR_BIT(PWR->PDCRB, (GPIO_Pin & (~(PWR_GPIO_BIT_4))));
2000d834:	4b41      	ldr	r3, [pc, #260]	@ (2000d93c <HAL_PWREx_EnableGPIOPullUp+0x174>)
2000d836:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
2000d838:	683b      	ldr	r3, [r7, #0]
2000d83a:	f023 0310 	bic.w	r3, r3, #16
2000d83e:	43db      	mvns	r3, r3
2000d840:	493e      	ldr	r1, [pc, #248]	@ (2000d93c <HAL_PWREx_EnableGPIOPullUp+0x174>)
2000d842:	4013      	ands	r3, r2
2000d844:	65cb      	str	r3, [r1, #92]	@ 0x5c
      break;
2000d846:	e071      	b.n	2000d92c <HAL_PWREx_EnableGPIOPullUp+0x164>

    case PWR_GPIO_C: /* Apply Pull Up to GPIO port C */
      SET_BIT(PWR->PUCRC, GPIO_Pin);
2000d848:	4b3c      	ldr	r3, [pc, #240]	@ (2000d93c <HAL_PWREx_EnableGPIOPullUp+0x174>)
2000d84a:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
2000d84c:	493b      	ldr	r1, [pc, #236]	@ (2000d93c <HAL_PWREx_EnableGPIOPullUp+0x174>)
2000d84e:	683b      	ldr	r3, [r7, #0]
2000d850:	4313      	orrs	r3, r2
2000d852:	660b      	str	r3, [r1, #96]	@ 0x60
      CLEAR_BIT(PWR->PDCRC, GPIO_Pin);
2000d854:	4b39      	ldr	r3, [pc, #228]	@ (2000d93c <HAL_PWREx_EnableGPIOPullUp+0x174>)
2000d856:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
2000d858:	683b      	ldr	r3, [r7, #0]
2000d85a:	43db      	mvns	r3, r3
2000d85c:	4937      	ldr	r1, [pc, #220]	@ (2000d93c <HAL_PWREx_EnableGPIOPullUp+0x174>)
2000d85e:	4013      	ands	r3, r2
2000d860:	664b      	str	r3, [r1, #100]	@ 0x64
      break;
2000d862:	e063      	b.n	2000d92c <HAL_PWREx_EnableGPIOPullUp+0x164>

    case PWR_GPIO_D: /* Apply Pull Up to GPIO port D */
      SET_BIT(PWR->PUCRD, GPIO_Pin);
2000d864:	4b35      	ldr	r3, [pc, #212]	@ (2000d93c <HAL_PWREx_EnableGPIOPullUp+0x174>)
2000d866:	6e9a      	ldr	r2, [r3, #104]	@ 0x68
2000d868:	4934      	ldr	r1, [pc, #208]	@ (2000d93c <HAL_PWREx_EnableGPIOPullUp+0x174>)
2000d86a:	683b      	ldr	r3, [r7, #0]
2000d86c:	4313      	orrs	r3, r2
2000d86e:	668b      	str	r3, [r1, #104]	@ 0x68
      CLEAR_BIT(PWR->PDCRD, GPIO_Pin);
2000d870:	4b32      	ldr	r3, [pc, #200]	@ (2000d93c <HAL_PWREx_EnableGPIOPullUp+0x174>)
2000d872:	6eda      	ldr	r2, [r3, #108]	@ 0x6c
2000d874:	683b      	ldr	r3, [r7, #0]
2000d876:	43db      	mvns	r3, r3
2000d878:	4930      	ldr	r1, [pc, #192]	@ (2000d93c <HAL_PWREx_EnableGPIOPullUp+0x174>)
2000d87a:	4013      	ands	r3, r2
2000d87c:	66cb      	str	r3, [r1, #108]	@ 0x6c
      break;
2000d87e:	e055      	b.n	2000d92c <HAL_PWREx_EnableGPIOPullUp+0x164>

    case PWR_GPIO_E: /* Apply Pull Up to GPIO port E */
      SET_BIT(PWR->PUCRE, GPIO_Pin);
2000d880:	4b2e      	ldr	r3, [pc, #184]	@ (2000d93c <HAL_PWREx_EnableGPIOPullUp+0x174>)
2000d882:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
2000d884:	492d      	ldr	r1, [pc, #180]	@ (2000d93c <HAL_PWREx_EnableGPIOPullUp+0x174>)
2000d886:	683b      	ldr	r3, [r7, #0]
2000d888:	4313      	orrs	r3, r2
2000d88a:	670b      	str	r3, [r1, #112]	@ 0x70
      CLEAR_BIT(PWR->PDCRE, GPIO_Pin);
2000d88c:	4b2b      	ldr	r3, [pc, #172]	@ (2000d93c <HAL_PWREx_EnableGPIOPullUp+0x174>)
2000d88e:	6f5a      	ldr	r2, [r3, #116]	@ 0x74
2000d890:	683b      	ldr	r3, [r7, #0]
2000d892:	43db      	mvns	r3, r3
2000d894:	4929      	ldr	r1, [pc, #164]	@ (2000d93c <HAL_PWREx_EnableGPIOPullUp+0x174>)
2000d896:	4013      	ands	r3, r2
2000d898:	674b      	str	r3, [r1, #116]	@ 0x74
      break;
2000d89a:	e047      	b.n	2000d92c <HAL_PWREx_EnableGPIOPullUp+0x164>

#ifdef PWR_PUCRF_PU0
    case PWR_GPIO_F: /* Apply Pull Up to GPIO port F */
      SET_BIT(PWR->PUCRF, GPIO_Pin);
2000d89c:	4b27      	ldr	r3, [pc, #156]	@ (2000d93c <HAL_PWREx_EnableGPIOPullUp+0x174>)
2000d89e:	6f9a      	ldr	r2, [r3, #120]	@ 0x78
2000d8a0:	4926      	ldr	r1, [pc, #152]	@ (2000d93c <HAL_PWREx_EnableGPIOPullUp+0x174>)
2000d8a2:	683b      	ldr	r3, [r7, #0]
2000d8a4:	4313      	orrs	r3, r2
2000d8a6:	678b      	str	r3, [r1, #120]	@ 0x78
      CLEAR_BIT(PWR->PDCRF, GPIO_Pin);
2000d8a8:	4b24      	ldr	r3, [pc, #144]	@ (2000d93c <HAL_PWREx_EnableGPIOPullUp+0x174>)
2000d8aa:	6fda      	ldr	r2, [r3, #124]	@ 0x7c
2000d8ac:	683b      	ldr	r3, [r7, #0]
2000d8ae:	43db      	mvns	r3, r3
2000d8b0:	4922      	ldr	r1, [pc, #136]	@ (2000d93c <HAL_PWREx_EnableGPIOPullUp+0x174>)
2000d8b2:	4013      	ands	r3, r2
2000d8b4:	67cb      	str	r3, [r1, #124]	@ 0x7c
      break;
2000d8b6:	e039      	b.n	2000d92c <HAL_PWREx_EnableGPIOPullUp+0x164>
#endif /* PWR_PUCRF_PU0 */

    case PWR_GPIO_G: /* Apply Pull Up to GPIO port G */
      SET_BIT(PWR->PUCRG, GPIO_Pin);
2000d8b8:	4b20      	ldr	r3, [pc, #128]	@ (2000d93c <HAL_PWREx_EnableGPIOPullUp+0x174>)
2000d8ba:	f8d3 2080 	ldr.w	r2, [r3, #128]	@ 0x80
2000d8be:	491f      	ldr	r1, [pc, #124]	@ (2000d93c <HAL_PWREx_EnableGPIOPullUp+0x174>)
2000d8c0:	683b      	ldr	r3, [r7, #0]
2000d8c2:	4313      	orrs	r3, r2
2000d8c4:	f8c1 3080 	str.w	r3, [r1, #128]	@ 0x80
      CLEAR_BIT(PWR->PDCRG, GPIO_Pin);
2000d8c8:	4b1c      	ldr	r3, [pc, #112]	@ (2000d93c <HAL_PWREx_EnableGPIOPullUp+0x174>)
2000d8ca:	f8d3 2084 	ldr.w	r2, [r3, #132]	@ 0x84
2000d8ce:	683b      	ldr	r3, [r7, #0]
2000d8d0:	43db      	mvns	r3, r3
2000d8d2:	491a      	ldr	r1, [pc, #104]	@ (2000d93c <HAL_PWREx_EnableGPIOPullUp+0x174>)
2000d8d4:	4013      	ands	r3, r2
2000d8d6:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
      break;
2000d8da:	e027      	b.n	2000d92c <HAL_PWREx_EnableGPIOPullUp+0x164>

    case PWR_GPIO_H: /* Apply Pull Up to GPIO port H */
      SET_BIT(PWR->PUCRH, GPIO_Pin);
2000d8dc:	4b17      	ldr	r3, [pc, #92]	@ (2000d93c <HAL_PWREx_EnableGPIOPullUp+0x174>)
2000d8de:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
2000d8e2:	4916      	ldr	r1, [pc, #88]	@ (2000d93c <HAL_PWREx_EnableGPIOPullUp+0x174>)
2000d8e4:	683b      	ldr	r3, [r7, #0]
2000d8e6:	4313      	orrs	r3, r2
2000d8e8:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
      CLEAR_BIT(PWR->PDCRH, GPIO_Pin);
2000d8ec:	4b13      	ldr	r3, [pc, #76]	@ (2000d93c <HAL_PWREx_EnableGPIOPullUp+0x174>)
2000d8ee:	f8d3 208c 	ldr.w	r2, [r3, #140]	@ 0x8c
2000d8f2:	683b      	ldr	r3, [r7, #0]
2000d8f4:	43db      	mvns	r3, r3
2000d8f6:	4911      	ldr	r1, [pc, #68]	@ (2000d93c <HAL_PWREx_EnableGPIOPullUp+0x174>)
2000d8f8:	4013      	ands	r3, r2
2000d8fa:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
      break;
2000d8fe:	e015      	b.n	2000d92c <HAL_PWREx_EnableGPIOPullUp+0x164>

#ifdef PWR_PUCRI_PU0
    case PWR_GPIO_I: /* Apply Pull Up to GPIO port I */
      SET_BIT(PWR->PUCRI, (GPIO_Pin & PWR_PORTI_AVAILABLE_PINS));
2000d900:	4b0e      	ldr	r3, [pc, #56]	@ (2000d93c <HAL_PWREx_EnableGPIOPullUp+0x174>)
2000d902:	f8d3 2090 	ldr.w	r2, [r3, #144]	@ 0x90
2000d906:	683b      	ldr	r3, [r7, #0]
2000d908:	b2db      	uxtb	r3, r3
2000d90a:	490c      	ldr	r1, [pc, #48]	@ (2000d93c <HAL_PWREx_EnableGPIOPullUp+0x174>)
2000d90c:	4313      	orrs	r3, r2
2000d90e:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
      CLEAR_BIT(PWR->PDCRI, (GPIO_Pin & PWR_PORTI_AVAILABLE_PINS));
2000d912:	4b0a      	ldr	r3, [pc, #40]	@ (2000d93c <HAL_PWREx_EnableGPIOPullUp+0x174>)
2000d914:	f8d3 2094 	ldr.w	r2, [r3, #148]	@ 0x94
2000d918:	683b      	ldr	r3, [r7, #0]
2000d91a:	b2db      	uxtb	r3, r3
2000d91c:	43db      	mvns	r3, r3
2000d91e:	4907      	ldr	r1, [pc, #28]	@ (2000d93c <HAL_PWREx_EnableGPIOPullUp+0x174>)
2000d920:	4013      	ands	r3, r2
2000d922:	f8c1 3094 	str.w	r3, [r1, #148]	@ 0x94
      break;
2000d926:	e001      	b.n	2000d92c <HAL_PWREx_EnableGPIOPullUp+0x164>
      CLEAR_BIT(PWR->PDCRJ, (GPIO_Pin & PWR_PORTJ_AVAILABLE_PINS));
      break;
#endif /* defined (PWR_PUCRJ_PU0) */

    default:
      return HAL_ERROR;
2000d928:	2301      	movs	r3, #1
2000d92a:	e000      	b.n	2000d92e <HAL_PWREx_EnableGPIOPullUp+0x166>
      break;
  }

  return HAL_OK;
2000d92c:	2300      	movs	r3, #0
}
2000d92e:	4618      	mov	r0, r3
2000d930:	370c      	adds	r7, #12
2000d932:	46bd      	mov	sp, r7
2000d934:	f85d 7b04 	ldr.w	r7, [sp], #4
2000d938:	4770      	bx	lr
2000d93a:	bf00      	nop
2000d93c:	46020800 	.word	0x46020800

2000d940 <HAL_PWREx_DisableGPIOPullUp>:
  *                     This parameter can be a value of
  *                     @ref PWREx_GPIO_Pin_Mask.
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_PWREx_DisableGPIOPullUp(uint32_t GPIO_Port, uint32_t GPIO_Pin)
{
2000d940:	b480      	push	{r7}
2000d942:	b083      	sub	sp, #12
2000d944:	af00      	add	r7, sp, #0
2000d946:	6078      	str	r0, [r7, #4]
2000d948:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_PWR_GPIO_PORT(GPIO_Port));
  assert_param(IS_PWR_GPIO_PIN_MASK(GPIO_Pin));

  /* Check GPIO port */
  switch (GPIO_Port)
2000d94a:	687b      	ldr	r3, [r7, #4]
2000d94c:	2b08      	cmp	r3, #8
2000d94e:	d866      	bhi.n	2000da1e <HAL_PWREx_DisableGPIOPullUp+0xde>
2000d950:	a201      	add	r2, pc, #4	@ (adr r2, 2000d958 <HAL_PWREx_DisableGPIOPullUp+0x18>)
2000d952:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
2000d956:	bf00      	nop
2000d958:	2000d97d 	.word	0x2000d97d
2000d95c:	2000d991 	.word	0x2000d991
2000d960:	2000d9a1 	.word	0x2000d9a1
2000d964:	2000d9b1 	.word	0x2000d9b1
2000d968:	2000d9c1 	.word	0x2000d9c1
2000d96c:	2000d9d1 	.word	0x2000d9d1
2000d970:	2000d9e1 	.word	0x2000d9e1
2000d974:	2000d9f5 	.word	0x2000d9f5
2000d978:	2000da09 	.word	0x2000da09
  {
    case PWR_GPIO_A: /* Disable Pull Up for GPIO port A */
      CLEAR_BIT(PWR->PUCRA, (GPIO_Pin & (~(PWR_GPIO_BIT_14))));
2000d97c:	4b2c      	ldr	r3, [pc, #176]	@ (2000da30 <HAL_PWREx_DisableGPIOPullUp+0xf0>)
2000d97e:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
2000d980:	683b      	ldr	r3, [r7, #0]
2000d982:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
2000d986:	43db      	mvns	r3, r3
2000d988:	4929      	ldr	r1, [pc, #164]	@ (2000da30 <HAL_PWREx_DisableGPIOPullUp+0xf0>)
2000d98a:	4013      	ands	r3, r2
2000d98c:	650b      	str	r3, [r1, #80]	@ 0x50
      break;
2000d98e:	e048      	b.n	2000da22 <HAL_PWREx_DisableGPIOPullUp+0xe2>

    case PWR_GPIO_B: /* Disable Pull Up for GPIO port B */
      CLEAR_BIT(PWR->PUCRB, GPIO_Pin);
2000d990:	4b27      	ldr	r3, [pc, #156]	@ (2000da30 <HAL_PWREx_DisableGPIOPullUp+0xf0>)
2000d992:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
2000d994:	683b      	ldr	r3, [r7, #0]
2000d996:	43db      	mvns	r3, r3
2000d998:	4925      	ldr	r1, [pc, #148]	@ (2000da30 <HAL_PWREx_DisableGPIOPullUp+0xf0>)
2000d99a:	4013      	ands	r3, r2
2000d99c:	658b      	str	r3, [r1, #88]	@ 0x58
      break;
2000d99e:	e040      	b.n	2000da22 <HAL_PWREx_DisableGPIOPullUp+0xe2>

    case PWR_GPIO_C: /* Disable Pull Up for GPIO port C */
      CLEAR_BIT(PWR->PUCRC, GPIO_Pin);
2000d9a0:	4b23      	ldr	r3, [pc, #140]	@ (2000da30 <HAL_PWREx_DisableGPIOPullUp+0xf0>)
2000d9a2:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
2000d9a4:	683b      	ldr	r3, [r7, #0]
2000d9a6:	43db      	mvns	r3, r3
2000d9a8:	4921      	ldr	r1, [pc, #132]	@ (2000da30 <HAL_PWREx_DisableGPIOPullUp+0xf0>)
2000d9aa:	4013      	ands	r3, r2
2000d9ac:	660b      	str	r3, [r1, #96]	@ 0x60
      break;
2000d9ae:	e038      	b.n	2000da22 <HAL_PWREx_DisableGPIOPullUp+0xe2>

    case PWR_GPIO_D: /* Disable Pull Up for GPIO port D */
      CLEAR_BIT(PWR->PUCRD, GPIO_Pin);
2000d9b0:	4b1f      	ldr	r3, [pc, #124]	@ (2000da30 <HAL_PWREx_DisableGPIOPullUp+0xf0>)
2000d9b2:	6e9a      	ldr	r2, [r3, #104]	@ 0x68
2000d9b4:	683b      	ldr	r3, [r7, #0]
2000d9b6:	43db      	mvns	r3, r3
2000d9b8:	491d      	ldr	r1, [pc, #116]	@ (2000da30 <HAL_PWREx_DisableGPIOPullUp+0xf0>)
2000d9ba:	4013      	ands	r3, r2
2000d9bc:	668b      	str	r3, [r1, #104]	@ 0x68
      break;
2000d9be:	e030      	b.n	2000da22 <HAL_PWREx_DisableGPIOPullUp+0xe2>

    case PWR_GPIO_E: /* Disable Pull Up for GPIO port E */
      CLEAR_BIT(PWR->PUCRE, GPIO_Pin);
2000d9c0:	4b1b      	ldr	r3, [pc, #108]	@ (2000da30 <HAL_PWREx_DisableGPIOPullUp+0xf0>)
2000d9c2:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
2000d9c4:	683b      	ldr	r3, [r7, #0]
2000d9c6:	43db      	mvns	r3, r3
2000d9c8:	4919      	ldr	r1, [pc, #100]	@ (2000da30 <HAL_PWREx_DisableGPIOPullUp+0xf0>)
2000d9ca:	4013      	ands	r3, r2
2000d9cc:	670b      	str	r3, [r1, #112]	@ 0x70
      break;
2000d9ce:	e028      	b.n	2000da22 <HAL_PWREx_DisableGPIOPullUp+0xe2>

#ifdef PWR_PUCRF_PU0
    case PWR_GPIO_F: /* Disable Pull Up for GPIO port F */
      CLEAR_BIT(PWR->PUCRF, GPIO_Pin);
2000d9d0:	4b17      	ldr	r3, [pc, #92]	@ (2000da30 <HAL_PWREx_DisableGPIOPullUp+0xf0>)
2000d9d2:	6f9a      	ldr	r2, [r3, #120]	@ 0x78
2000d9d4:	683b      	ldr	r3, [r7, #0]
2000d9d6:	43db      	mvns	r3, r3
2000d9d8:	4915      	ldr	r1, [pc, #84]	@ (2000da30 <HAL_PWREx_DisableGPIOPullUp+0xf0>)
2000d9da:	4013      	ands	r3, r2
2000d9dc:	678b      	str	r3, [r1, #120]	@ 0x78
      break;
2000d9de:	e020      	b.n	2000da22 <HAL_PWREx_DisableGPIOPullUp+0xe2>
#endif /* PWR_PUCRF_PU0 */

    case PWR_GPIO_G: /* Disable Pull Up for GPIO port G */
      CLEAR_BIT(PWR->PUCRG, GPIO_Pin);
2000d9e0:	4b13      	ldr	r3, [pc, #76]	@ (2000da30 <HAL_PWREx_DisableGPIOPullUp+0xf0>)
2000d9e2:	f8d3 2080 	ldr.w	r2, [r3, #128]	@ 0x80
2000d9e6:	683b      	ldr	r3, [r7, #0]
2000d9e8:	43db      	mvns	r3, r3
2000d9ea:	4911      	ldr	r1, [pc, #68]	@ (2000da30 <HAL_PWREx_DisableGPIOPullUp+0xf0>)
2000d9ec:	4013      	ands	r3, r2
2000d9ee:	f8c1 3080 	str.w	r3, [r1, #128]	@ 0x80
      break;
2000d9f2:	e016      	b.n	2000da22 <HAL_PWREx_DisableGPIOPullUp+0xe2>

    case PWR_GPIO_H: /* Disable Pull Up for GPIO port H */
      CLEAR_BIT(PWR->PUCRH, GPIO_Pin);
2000d9f4:	4b0e      	ldr	r3, [pc, #56]	@ (2000da30 <HAL_PWREx_DisableGPIOPullUp+0xf0>)
2000d9f6:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
2000d9fa:	683b      	ldr	r3, [r7, #0]
2000d9fc:	43db      	mvns	r3, r3
2000d9fe:	490c      	ldr	r1, [pc, #48]	@ (2000da30 <HAL_PWREx_DisableGPIOPullUp+0xf0>)
2000da00:	4013      	ands	r3, r2
2000da02:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
      break;
2000da06:	e00c      	b.n	2000da22 <HAL_PWREx_DisableGPIOPullUp+0xe2>

#ifdef PWR_PUCRI_PU0
    case PWR_GPIO_I: /* Disable Pull Up for GPIO port I */
      CLEAR_BIT(PWR->PUCRI, (GPIO_Pin & PWR_PORTI_AVAILABLE_PINS));
2000da08:	4b09      	ldr	r3, [pc, #36]	@ (2000da30 <HAL_PWREx_DisableGPIOPullUp+0xf0>)
2000da0a:	f8d3 2090 	ldr.w	r2, [r3, #144]	@ 0x90
2000da0e:	683b      	ldr	r3, [r7, #0]
2000da10:	b2db      	uxtb	r3, r3
2000da12:	43db      	mvns	r3, r3
2000da14:	4906      	ldr	r1, [pc, #24]	@ (2000da30 <HAL_PWREx_DisableGPIOPullUp+0xf0>)
2000da16:	4013      	ands	r3, r2
2000da18:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
      break;
2000da1c:	e001      	b.n	2000da22 <HAL_PWREx_DisableGPIOPullUp+0xe2>
      CLEAR_BIT(PWR->PUCRJ, (GPIO_Pin & PWR_PORTJ_AVAILABLE_PINS));
      break;
#endif /* defined (PWR_PUCRJ_PU0) */

    default:
      return HAL_ERROR;
2000da1e:	2301      	movs	r3, #1
2000da20:	e000      	b.n	2000da24 <HAL_PWREx_DisableGPIOPullUp+0xe4>
      break;
  }

  return HAL_OK;
2000da22:	2300      	movs	r3, #0
}
2000da24:	4618      	mov	r0, r3
2000da26:	370c      	adds	r7, #12
2000da28:	46bd      	mov	sp, r7
2000da2a:	f85d 7b04 	ldr.w	r7, [sp], #4
2000da2e:	4770      	bx	lr
2000da30:	46020800 	.word	0x46020800

2000da34 <HAL_PWREx_EnableGPIOPullDown>:
  *                     This parameter can be a value of
  *                     @ref PWREx_GPIO_Pin_Mask.
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_PWREx_EnableGPIOPullDown(uint32_t GPIO_Port, uint32_t GPIO_Pin)
{
2000da34:	b480      	push	{r7}
2000da36:	b083      	sub	sp, #12
2000da38:	af00      	add	r7, sp, #0
2000da3a:	6078      	str	r0, [r7, #4]
2000da3c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_PWR_GPIO_PORT(GPIO_Port));
  assert_param(IS_PWR_GPIO_PIN_MASK(GPIO_Pin));

  /* Check GPIO port */
  switch (GPIO_Port)
2000da3e:	687b      	ldr	r3, [r7, #4]
2000da40:	2b08      	cmp	r3, #8
2000da42:	f200 80a7 	bhi.w	2000db94 <HAL_PWREx_EnableGPIOPullDown+0x160>
2000da46:	a201      	add	r2, pc, #4	@ (adr r2, 2000da4c <HAL_PWREx_EnableGPIOPullDown+0x18>)
2000da48:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
2000da4c:	2000da71 	.word	0x2000da71
2000da50:	2000da95 	.word	0x2000da95
2000da54:	2000dab5 	.word	0x2000dab5
2000da58:	2000dad1 	.word	0x2000dad1
2000da5c:	2000daed 	.word	0x2000daed
2000da60:	2000db09 	.word	0x2000db09
2000da64:	2000db25 	.word	0x2000db25
2000da68:	2000db49 	.word	0x2000db49
2000da6c:	2000db6d 	.word	0x2000db6d
  {
    case PWR_GPIO_A: /* Apply Pull Down to GPIO port A */
      SET_BIT(PWR->PDCRA, (GPIO_Pin & (~(PWR_GPIO_BIT_13 | PWR_GPIO_BIT_15))));
2000da70:	4b4d      	ldr	r3, [pc, #308]	@ (2000dba8 <HAL_PWREx_EnableGPIOPullDown+0x174>)
2000da72:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
2000da74:	683b      	ldr	r3, [r7, #0]
2000da76:	f423 4320 	bic.w	r3, r3, #40960	@ 0xa000
2000da7a:	494b      	ldr	r1, [pc, #300]	@ (2000dba8 <HAL_PWREx_EnableGPIOPullDown+0x174>)
2000da7c:	4313      	orrs	r3, r2
2000da7e:	654b      	str	r3, [r1, #84]	@ 0x54
      CLEAR_BIT(PWR->PUCRA, (GPIO_Pin & (~(PWR_GPIO_BIT_14))));
2000da80:	4b49      	ldr	r3, [pc, #292]	@ (2000dba8 <HAL_PWREx_EnableGPIOPullDown+0x174>)
2000da82:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
2000da84:	683b      	ldr	r3, [r7, #0]
2000da86:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
2000da8a:	43db      	mvns	r3, r3
2000da8c:	4946      	ldr	r1, [pc, #280]	@ (2000dba8 <HAL_PWREx_EnableGPIOPullDown+0x174>)
2000da8e:	4013      	ands	r3, r2
2000da90:	650b      	str	r3, [r1, #80]	@ 0x50
      break;
2000da92:	e081      	b.n	2000db98 <HAL_PWREx_EnableGPIOPullDown+0x164>

    case PWR_GPIO_B: /* Apply Pull Down to GPIO port B */
      SET_BIT(PWR->PDCRB, (GPIO_Pin & (~(PWR_GPIO_BIT_4))));
2000da94:	4b44      	ldr	r3, [pc, #272]	@ (2000dba8 <HAL_PWREx_EnableGPIOPullDown+0x174>)
2000da96:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
2000da98:	683b      	ldr	r3, [r7, #0]
2000da9a:	f023 0310 	bic.w	r3, r3, #16
2000da9e:	4942      	ldr	r1, [pc, #264]	@ (2000dba8 <HAL_PWREx_EnableGPIOPullDown+0x174>)
2000daa0:	4313      	orrs	r3, r2
2000daa2:	65cb      	str	r3, [r1, #92]	@ 0x5c
      CLEAR_BIT(PWR->PUCRB, GPIO_Pin);
2000daa4:	4b40      	ldr	r3, [pc, #256]	@ (2000dba8 <HAL_PWREx_EnableGPIOPullDown+0x174>)
2000daa6:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
2000daa8:	683b      	ldr	r3, [r7, #0]
2000daaa:	43db      	mvns	r3, r3
2000daac:	493e      	ldr	r1, [pc, #248]	@ (2000dba8 <HAL_PWREx_EnableGPIOPullDown+0x174>)
2000daae:	4013      	ands	r3, r2
2000dab0:	658b      	str	r3, [r1, #88]	@ 0x58
      break;
2000dab2:	e071      	b.n	2000db98 <HAL_PWREx_EnableGPIOPullDown+0x164>

    case PWR_GPIO_C: /* Apply Pull Down to GPIO port C */
      SET_BIT(PWR->PDCRC, GPIO_Pin);
2000dab4:	4b3c      	ldr	r3, [pc, #240]	@ (2000dba8 <HAL_PWREx_EnableGPIOPullDown+0x174>)
2000dab6:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
2000dab8:	493b      	ldr	r1, [pc, #236]	@ (2000dba8 <HAL_PWREx_EnableGPIOPullDown+0x174>)
2000daba:	683b      	ldr	r3, [r7, #0]
2000dabc:	4313      	orrs	r3, r2
2000dabe:	664b      	str	r3, [r1, #100]	@ 0x64
      CLEAR_BIT(PWR->PUCRC, GPIO_Pin);
2000dac0:	4b39      	ldr	r3, [pc, #228]	@ (2000dba8 <HAL_PWREx_EnableGPIOPullDown+0x174>)
2000dac2:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
2000dac4:	683b      	ldr	r3, [r7, #0]
2000dac6:	43db      	mvns	r3, r3
2000dac8:	4937      	ldr	r1, [pc, #220]	@ (2000dba8 <HAL_PWREx_EnableGPIOPullDown+0x174>)
2000daca:	4013      	ands	r3, r2
2000dacc:	660b      	str	r3, [r1, #96]	@ 0x60
      break;
2000dace:	e063      	b.n	2000db98 <HAL_PWREx_EnableGPIOPullDown+0x164>

    case PWR_GPIO_D: /* Apply Pull Down to GPIO port D */
      SET_BIT(PWR->PDCRD, GPIO_Pin);
2000dad0:	4b35      	ldr	r3, [pc, #212]	@ (2000dba8 <HAL_PWREx_EnableGPIOPullDown+0x174>)
2000dad2:	6eda      	ldr	r2, [r3, #108]	@ 0x6c
2000dad4:	4934      	ldr	r1, [pc, #208]	@ (2000dba8 <HAL_PWREx_EnableGPIOPullDown+0x174>)
2000dad6:	683b      	ldr	r3, [r7, #0]
2000dad8:	4313      	orrs	r3, r2
2000dada:	66cb      	str	r3, [r1, #108]	@ 0x6c
      CLEAR_BIT(PWR->PUCRD, GPIO_Pin);
2000dadc:	4b32      	ldr	r3, [pc, #200]	@ (2000dba8 <HAL_PWREx_EnableGPIOPullDown+0x174>)
2000dade:	6e9a      	ldr	r2, [r3, #104]	@ 0x68
2000dae0:	683b      	ldr	r3, [r7, #0]
2000dae2:	43db      	mvns	r3, r3
2000dae4:	4930      	ldr	r1, [pc, #192]	@ (2000dba8 <HAL_PWREx_EnableGPIOPullDown+0x174>)
2000dae6:	4013      	ands	r3, r2
2000dae8:	668b      	str	r3, [r1, #104]	@ 0x68
      break;
2000daea:	e055      	b.n	2000db98 <HAL_PWREx_EnableGPIOPullDown+0x164>

    case PWR_GPIO_E: /* Apply Pull Down to GPIO port E */
      SET_BIT(PWR->PDCRE, GPIO_Pin);
2000daec:	4b2e      	ldr	r3, [pc, #184]	@ (2000dba8 <HAL_PWREx_EnableGPIOPullDown+0x174>)
2000daee:	6f5a      	ldr	r2, [r3, #116]	@ 0x74
2000daf0:	492d      	ldr	r1, [pc, #180]	@ (2000dba8 <HAL_PWREx_EnableGPIOPullDown+0x174>)
2000daf2:	683b      	ldr	r3, [r7, #0]
2000daf4:	4313      	orrs	r3, r2
2000daf6:	674b      	str	r3, [r1, #116]	@ 0x74
      CLEAR_BIT(PWR->PUCRE, GPIO_Pin);
2000daf8:	4b2b      	ldr	r3, [pc, #172]	@ (2000dba8 <HAL_PWREx_EnableGPIOPullDown+0x174>)
2000dafa:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
2000dafc:	683b      	ldr	r3, [r7, #0]
2000dafe:	43db      	mvns	r3, r3
2000db00:	4929      	ldr	r1, [pc, #164]	@ (2000dba8 <HAL_PWREx_EnableGPIOPullDown+0x174>)
2000db02:	4013      	ands	r3, r2
2000db04:	670b      	str	r3, [r1, #112]	@ 0x70
      break;
2000db06:	e047      	b.n	2000db98 <HAL_PWREx_EnableGPIOPullDown+0x164>

#ifdef PWR_PUCRF_PU0
    case PWR_GPIO_F: /* Apply Pull Down to GPIO port F */
      SET_BIT(PWR->PDCRF, GPIO_Pin);
2000db08:	4b27      	ldr	r3, [pc, #156]	@ (2000dba8 <HAL_PWREx_EnableGPIOPullDown+0x174>)
2000db0a:	6fda      	ldr	r2, [r3, #124]	@ 0x7c
2000db0c:	4926      	ldr	r1, [pc, #152]	@ (2000dba8 <HAL_PWREx_EnableGPIOPullDown+0x174>)
2000db0e:	683b      	ldr	r3, [r7, #0]
2000db10:	4313      	orrs	r3, r2
2000db12:	67cb      	str	r3, [r1, #124]	@ 0x7c
      CLEAR_BIT(PWR->PUCRF, GPIO_Pin);
2000db14:	4b24      	ldr	r3, [pc, #144]	@ (2000dba8 <HAL_PWREx_EnableGPIOPullDown+0x174>)
2000db16:	6f9a      	ldr	r2, [r3, #120]	@ 0x78
2000db18:	683b      	ldr	r3, [r7, #0]
2000db1a:	43db      	mvns	r3, r3
2000db1c:	4922      	ldr	r1, [pc, #136]	@ (2000dba8 <HAL_PWREx_EnableGPIOPullDown+0x174>)
2000db1e:	4013      	ands	r3, r2
2000db20:	678b      	str	r3, [r1, #120]	@ 0x78
      break;
2000db22:	e039      	b.n	2000db98 <HAL_PWREx_EnableGPIOPullDown+0x164>
#endif /* PWR_PUCRF_PU0 */

    case PWR_GPIO_G: /* Apply Pull Down to GPIO port G */
      SET_BIT(PWR->PDCRG, GPIO_Pin);
2000db24:	4b20      	ldr	r3, [pc, #128]	@ (2000dba8 <HAL_PWREx_EnableGPIOPullDown+0x174>)
2000db26:	f8d3 2084 	ldr.w	r2, [r3, #132]	@ 0x84
2000db2a:	491f      	ldr	r1, [pc, #124]	@ (2000dba8 <HAL_PWREx_EnableGPIOPullDown+0x174>)
2000db2c:	683b      	ldr	r3, [r7, #0]
2000db2e:	4313      	orrs	r3, r2
2000db30:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
      CLEAR_BIT(PWR->PUCRG, GPIO_Pin);
2000db34:	4b1c      	ldr	r3, [pc, #112]	@ (2000dba8 <HAL_PWREx_EnableGPIOPullDown+0x174>)
2000db36:	f8d3 2080 	ldr.w	r2, [r3, #128]	@ 0x80
2000db3a:	683b      	ldr	r3, [r7, #0]
2000db3c:	43db      	mvns	r3, r3
2000db3e:	491a      	ldr	r1, [pc, #104]	@ (2000dba8 <HAL_PWREx_EnableGPIOPullDown+0x174>)
2000db40:	4013      	ands	r3, r2
2000db42:	f8c1 3080 	str.w	r3, [r1, #128]	@ 0x80
      break;
2000db46:	e027      	b.n	2000db98 <HAL_PWREx_EnableGPIOPullDown+0x164>

    case PWR_GPIO_H: /* Apply Pull Down to GPIO port H */
      SET_BIT(PWR->PDCRH, GPIO_Pin);
2000db48:	4b17      	ldr	r3, [pc, #92]	@ (2000dba8 <HAL_PWREx_EnableGPIOPullDown+0x174>)
2000db4a:	f8d3 208c 	ldr.w	r2, [r3, #140]	@ 0x8c
2000db4e:	4916      	ldr	r1, [pc, #88]	@ (2000dba8 <HAL_PWREx_EnableGPIOPullDown+0x174>)
2000db50:	683b      	ldr	r3, [r7, #0]
2000db52:	4313      	orrs	r3, r2
2000db54:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
      CLEAR_BIT(PWR->PUCRH, GPIO_Pin);
2000db58:	4b13      	ldr	r3, [pc, #76]	@ (2000dba8 <HAL_PWREx_EnableGPIOPullDown+0x174>)
2000db5a:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
2000db5e:	683b      	ldr	r3, [r7, #0]
2000db60:	43db      	mvns	r3, r3
2000db62:	4911      	ldr	r1, [pc, #68]	@ (2000dba8 <HAL_PWREx_EnableGPIOPullDown+0x174>)
2000db64:	4013      	ands	r3, r2
2000db66:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
      break;
2000db6a:	e015      	b.n	2000db98 <HAL_PWREx_EnableGPIOPullDown+0x164>

#ifdef PWR_PUCRI_PU0
    case PWR_GPIO_I: /* Apply Pull Down to GPIO port I */
      SET_BIT(PWR->PDCRI, (GPIO_Pin & PWR_PORTI_AVAILABLE_PINS));
2000db6c:	4b0e      	ldr	r3, [pc, #56]	@ (2000dba8 <HAL_PWREx_EnableGPIOPullDown+0x174>)
2000db6e:	f8d3 2094 	ldr.w	r2, [r3, #148]	@ 0x94
2000db72:	683b      	ldr	r3, [r7, #0]
2000db74:	b2db      	uxtb	r3, r3
2000db76:	490c      	ldr	r1, [pc, #48]	@ (2000dba8 <HAL_PWREx_EnableGPIOPullDown+0x174>)
2000db78:	4313      	orrs	r3, r2
2000db7a:	f8c1 3094 	str.w	r3, [r1, #148]	@ 0x94
      CLEAR_BIT(PWR->PUCRI, (GPIO_Pin & PWR_PORTI_AVAILABLE_PINS));
2000db7e:	4b0a      	ldr	r3, [pc, #40]	@ (2000dba8 <HAL_PWREx_EnableGPIOPullDown+0x174>)
2000db80:	f8d3 2090 	ldr.w	r2, [r3, #144]	@ 0x90
2000db84:	683b      	ldr	r3, [r7, #0]
2000db86:	b2db      	uxtb	r3, r3
2000db88:	43db      	mvns	r3, r3
2000db8a:	4907      	ldr	r1, [pc, #28]	@ (2000dba8 <HAL_PWREx_EnableGPIOPullDown+0x174>)
2000db8c:	4013      	ands	r3, r2
2000db8e:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
      break;
2000db92:	e001      	b.n	2000db98 <HAL_PWREx_EnableGPIOPullDown+0x164>
      CLEAR_BIT(PWR->PUCRJ, (GPIO_Pin & PWR_PORTJ_AVAILABLE_PINS));
      break;
#endif /* defined (PWR_PUCRJ_PU0) */

    default:
      return HAL_ERROR;
2000db94:	2301      	movs	r3, #1
2000db96:	e000      	b.n	2000db9a <HAL_PWREx_EnableGPIOPullDown+0x166>
      break;
  }

  return HAL_OK;
2000db98:	2300      	movs	r3, #0
}
2000db9a:	4618      	mov	r0, r3
2000db9c:	370c      	adds	r7, #12
2000db9e:	46bd      	mov	sp, r7
2000dba0:	f85d 7b04 	ldr.w	r7, [sp], #4
2000dba4:	4770      	bx	lr
2000dba6:	bf00      	nop
2000dba8:	46020800 	.word	0x46020800

2000dbac <HAL_PWREx_DisableGPIOPullDown>:
  *                     This parameter can be a value of
  *                     @ref PWREx_GPIO_Pin_Mask.
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_PWREx_DisableGPIOPullDown(uint32_t GPIO_Port, uint32_t GPIO_Pin)
{
2000dbac:	b480      	push	{r7}
2000dbae:	b083      	sub	sp, #12
2000dbb0:	af00      	add	r7, sp, #0
2000dbb2:	6078      	str	r0, [r7, #4]
2000dbb4:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_PWR_GPIO_PORT(GPIO_Port));
  assert_param(IS_PWR_GPIO_PIN_MASK(GPIO_Pin));

  /* Check GPIO port */
  switch (GPIO_Port)
2000dbb6:	687b      	ldr	r3, [r7, #4]
2000dbb8:	2b08      	cmp	r3, #8
2000dbba:	d868      	bhi.n	2000dc8e <HAL_PWREx_DisableGPIOPullDown+0xe2>
2000dbbc:	a201      	add	r2, pc, #4	@ (adr r2, 2000dbc4 <HAL_PWREx_DisableGPIOPullDown+0x18>)
2000dbbe:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
2000dbc2:	bf00      	nop
2000dbc4:	2000dbe9 	.word	0x2000dbe9
2000dbc8:	2000dbfd 	.word	0x2000dbfd
2000dbcc:	2000dc11 	.word	0x2000dc11
2000dbd0:	2000dc21 	.word	0x2000dc21
2000dbd4:	2000dc31 	.word	0x2000dc31
2000dbd8:	2000dc41 	.word	0x2000dc41
2000dbdc:	2000dc51 	.word	0x2000dc51
2000dbe0:	2000dc65 	.word	0x2000dc65
2000dbe4:	2000dc79 	.word	0x2000dc79
  {
    case PWR_GPIO_A: /* Disable Pull Down for GPIO port A */
      CLEAR_BIT(PWR->PDCRA, (GPIO_Pin & (~(PWR_GPIO_BIT_13 | PWR_GPIO_BIT_15))));
2000dbe8:	4b2d      	ldr	r3, [pc, #180]	@ (2000dca0 <HAL_PWREx_DisableGPIOPullDown+0xf4>)
2000dbea:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
2000dbec:	683b      	ldr	r3, [r7, #0]
2000dbee:	f423 4320 	bic.w	r3, r3, #40960	@ 0xa000
2000dbf2:	43db      	mvns	r3, r3
2000dbf4:	492a      	ldr	r1, [pc, #168]	@ (2000dca0 <HAL_PWREx_DisableGPIOPullDown+0xf4>)
2000dbf6:	4013      	ands	r3, r2
2000dbf8:	654b      	str	r3, [r1, #84]	@ 0x54
      break;
2000dbfa:	e04a      	b.n	2000dc92 <HAL_PWREx_DisableGPIOPullDown+0xe6>

    case PWR_GPIO_B: /* Disable Pull Down for GPIO port B */
      CLEAR_BIT(PWR->PDCRB, (GPIO_Pin & (~(PWR_GPIO_BIT_4))));
2000dbfc:	4b28      	ldr	r3, [pc, #160]	@ (2000dca0 <HAL_PWREx_DisableGPIOPullDown+0xf4>)
2000dbfe:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
2000dc00:	683b      	ldr	r3, [r7, #0]
2000dc02:	f023 0310 	bic.w	r3, r3, #16
2000dc06:	43db      	mvns	r3, r3
2000dc08:	4925      	ldr	r1, [pc, #148]	@ (2000dca0 <HAL_PWREx_DisableGPIOPullDown+0xf4>)
2000dc0a:	4013      	ands	r3, r2
2000dc0c:	65cb      	str	r3, [r1, #92]	@ 0x5c
      break;
2000dc0e:	e040      	b.n	2000dc92 <HAL_PWREx_DisableGPIOPullDown+0xe6>

    case PWR_GPIO_C: /* Disable Pull Down for GPIO port C */
      CLEAR_BIT(PWR->PDCRC, GPIO_Pin);
2000dc10:	4b23      	ldr	r3, [pc, #140]	@ (2000dca0 <HAL_PWREx_DisableGPIOPullDown+0xf4>)
2000dc12:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
2000dc14:	683b      	ldr	r3, [r7, #0]
2000dc16:	43db      	mvns	r3, r3
2000dc18:	4921      	ldr	r1, [pc, #132]	@ (2000dca0 <HAL_PWREx_DisableGPIOPullDown+0xf4>)
2000dc1a:	4013      	ands	r3, r2
2000dc1c:	664b      	str	r3, [r1, #100]	@ 0x64
      break;
2000dc1e:	e038      	b.n	2000dc92 <HAL_PWREx_DisableGPIOPullDown+0xe6>

    case PWR_GPIO_D: /* Disable Pull Down for GPIO port D */
      CLEAR_BIT(PWR->PDCRD, GPIO_Pin);
2000dc20:	4b1f      	ldr	r3, [pc, #124]	@ (2000dca0 <HAL_PWREx_DisableGPIOPullDown+0xf4>)
2000dc22:	6eda      	ldr	r2, [r3, #108]	@ 0x6c
2000dc24:	683b      	ldr	r3, [r7, #0]
2000dc26:	43db      	mvns	r3, r3
2000dc28:	491d      	ldr	r1, [pc, #116]	@ (2000dca0 <HAL_PWREx_DisableGPIOPullDown+0xf4>)
2000dc2a:	4013      	ands	r3, r2
2000dc2c:	66cb      	str	r3, [r1, #108]	@ 0x6c
      break;
2000dc2e:	e030      	b.n	2000dc92 <HAL_PWREx_DisableGPIOPullDown+0xe6>

    case PWR_GPIO_E: /* Disable Pull Down for GPIO port E */
      CLEAR_BIT(PWR->PDCRE, GPIO_Pin);
2000dc30:	4b1b      	ldr	r3, [pc, #108]	@ (2000dca0 <HAL_PWREx_DisableGPIOPullDown+0xf4>)
2000dc32:	6f5a      	ldr	r2, [r3, #116]	@ 0x74
2000dc34:	683b      	ldr	r3, [r7, #0]
2000dc36:	43db      	mvns	r3, r3
2000dc38:	4919      	ldr	r1, [pc, #100]	@ (2000dca0 <HAL_PWREx_DisableGPIOPullDown+0xf4>)
2000dc3a:	4013      	ands	r3, r2
2000dc3c:	674b      	str	r3, [r1, #116]	@ 0x74
      break;
2000dc3e:	e028      	b.n	2000dc92 <HAL_PWREx_DisableGPIOPullDown+0xe6>

#ifdef PWR_PUCRF_PU0
    case PWR_GPIO_F: /* Disable Pull Down for GPIO port F */
      CLEAR_BIT(PWR->PDCRF, GPIO_Pin);
2000dc40:	4b17      	ldr	r3, [pc, #92]	@ (2000dca0 <HAL_PWREx_DisableGPIOPullDown+0xf4>)
2000dc42:	6fda      	ldr	r2, [r3, #124]	@ 0x7c
2000dc44:	683b      	ldr	r3, [r7, #0]
2000dc46:	43db      	mvns	r3, r3
2000dc48:	4915      	ldr	r1, [pc, #84]	@ (2000dca0 <HAL_PWREx_DisableGPIOPullDown+0xf4>)
2000dc4a:	4013      	ands	r3, r2
2000dc4c:	67cb      	str	r3, [r1, #124]	@ 0x7c
      break;
2000dc4e:	e020      	b.n	2000dc92 <HAL_PWREx_DisableGPIOPullDown+0xe6>
#endif /* PWR_PUCRF_PU0 */

    case PWR_GPIO_G: /* Disable Pull Down for GPIO port G */
      CLEAR_BIT(PWR->PDCRG, GPIO_Pin);
2000dc50:	4b13      	ldr	r3, [pc, #76]	@ (2000dca0 <HAL_PWREx_DisableGPIOPullDown+0xf4>)
2000dc52:	f8d3 2084 	ldr.w	r2, [r3, #132]	@ 0x84
2000dc56:	683b      	ldr	r3, [r7, #0]
2000dc58:	43db      	mvns	r3, r3
2000dc5a:	4911      	ldr	r1, [pc, #68]	@ (2000dca0 <HAL_PWREx_DisableGPIOPullDown+0xf4>)
2000dc5c:	4013      	ands	r3, r2
2000dc5e:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
      break;
2000dc62:	e016      	b.n	2000dc92 <HAL_PWREx_DisableGPIOPullDown+0xe6>

    case PWR_GPIO_H: /* Disable Pull Down for GPIO port H */
      CLEAR_BIT(PWR->PDCRH, GPIO_Pin);
2000dc64:	4b0e      	ldr	r3, [pc, #56]	@ (2000dca0 <HAL_PWREx_DisableGPIOPullDown+0xf4>)
2000dc66:	f8d3 208c 	ldr.w	r2, [r3, #140]	@ 0x8c
2000dc6a:	683b      	ldr	r3, [r7, #0]
2000dc6c:	43db      	mvns	r3, r3
2000dc6e:	490c      	ldr	r1, [pc, #48]	@ (2000dca0 <HAL_PWREx_DisableGPIOPullDown+0xf4>)
2000dc70:	4013      	ands	r3, r2
2000dc72:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
      break;
2000dc76:	e00c      	b.n	2000dc92 <HAL_PWREx_DisableGPIOPullDown+0xe6>

#ifdef PWR_PUCRI_PU0
    case PWR_GPIO_I: /* Disable Pull Down for GPIO port I */
      CLEAR_BIT(PWR->PDCRI, (GPIO_Pin & PWR_PORTI_AVAILABLE_PINS));
2000dc78:	4b09      	ldr	r3, [pc, #36]	@ (2000dca0 <HAL_PWREx_DisableGPIOPullDown+0xf4>)
2000dc7a:	f8d3 2094 	ldr.w	r2, [r3, #148]	@ 0x94
2000dc7e:	683b      	ldr	r3, [r7, #0]
2000dc80:	b2db      	uxtb	r3, r3
2000dc82:	43db      	mvns	r3, r3
2000dc84:	4906      	ldr	r1, [pc, #24]	@ (2000dca0 <HAL_PWREx_DisableGPIOPullDown+0xf4>)
2000dc86:	4013      	ands	r3, r2
2000dc88:	f8c1 3094 	str.w	r3, [r1, #148]	@ 0x94
      break;
2000dc8c:	e001      	b.n	2000dc92 <HAL_PWREx_DisableGPIOPullDown+0xe6>
      CLEAR_BIT(PWR->PDCRJ, (GPIO_Pin & PWR_PORTJ_AVAILABLE_PINS));
      break;
#endif /* defined (PWR_PUCRJ_PU0) */

    default:
      return HAL_ERROR;
2000dc8e:	2301      	movs	r3, #1
2000dc90:	e000      	b.n	2000dc94 <HAL_PWREx_DisableGPIOPullDown+0xe8>
      break;
  }

  return HAL_OK;
2000dc92:	2300      	movs	r3, #0
}
2000dc94:	4618      	mov	r0, r3
2000dc96:	370c      	adds	r7, #12
2000dc98:	46bd      	mov	sp, r7
2000dc9a:	f85d 7b04 	ldr.w	r7, [sp], #4
2000dc9e:	4770      	bx	lr
2000dca0:	46020800 	.word	0x46020800

2000dca4 <HAL_RCC_DeInit>:
  *            - LSI, LSE and RTC clocks
  * @retval HAL status
  */

HAL_StatusTypeDef HAL_RCC_DeInit(void)
{
2000dca4:	b580      	push	{r7, lr}
2000dca6:	b082      	sub	sp, #8
2000dca8:	af00      	add	r7, sp, #0
  uint32_t tickstart;

  tickstart = HAL_GetTick();
2000dcaa:	f7f4 ff01 	bl	20002ab0 <HAL_GetTick>
2000dcae:	6078      	str	r0, [r7, #4]

  /* Set MSION bit */
  SET_BIT(RCC->CR, RCC_CR_MSISON);
2000dcb0:	4b71      	ldr	r3, [pc, #452]	@ (2000de78 <HAL_RCC_DeInit+0x1d4>)
2000dcb2:	681b      	ldr	r3, [r3, #0]
2000dcb4:	4a70      	ldr	r2, [pc, #448]	@ (2000de78 <HAL_RCC_DeInit+0x1d4>)
2000dcb6:	f043 0301 	orr.w	r3, r3, #1
2000dcba:	6013      	str	r3, [r2, #0]

  /* Insure MSIRDY bit is set before writing default MSIRANGE value */
  while (READ_BIT(RCC->CR, RCC_CR_MSISRDY) == 0U)
2000dcbc:	e008      	b.n	2000dcd0 <HAL_RCC_DeInit+0x2c>
  {
    if ((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
2000dcbe:	f7f4 fef7 	bl	20002ab0 <HAL_GetTick>
2000dcc2:	4602      	mov	r2, r0
2000dcc4:	687b      	ldr	r3, [r7, #4]
2000dcc6:	1ad3      	subs	r3, r2, r3
2000dcc8:	2b02      	cmp	r3, #2
2000dcca:	d901      	bls.n	2000dcd0 <HAL_RCC_DeInit+0x2c>
    {
      return HAL_TIMEOUT;
2000dccc:	2303      	movs	r3, #3
2000dcce:	e0cf      	b.n	2000de70 <HAL_RCC_DeInit+0x1cc>
  while (READ_BIT(RCC->CR, RCC_CR_MSISRDY) == 0U)
2000dcd0:	4b69      	ldr	r3, [pc, #420]	@ (2000de78 <HAL_RCC_DeInit+0x1d4>)
2000dcd2:	681b      	ldr	r3, [r3, #0]
2000dcd4:	f003 0304 	and.w	r3, r3, #4
2000dcd8:	2b00      	cmp	r3, #0
2000dcda:	d0f0      	beq.n	2000dcbe <HAL_RCC_DeInit+0x1a>
    }
  }

  /* Set MSIRANGE default value */
  MODIFY_REG(RCC->ICSCR1, RCC_ICSCR1_MSISRANGE, RCC_MSIRANGE_4);
2000dcdc:	4b66      	ldr	r3, [pc, #408]	@ (2000de78 <HAL_RCC_DeInit+0x1d4>)
2000dcde:	689b      	ldr	r3, [r3, #8]
2000dce0:	f023 4370 	bic.w	r3, r3, #4026531840	@ 0xf0000000
2000dce4:	4a64      	ldr	r2, [pc, #400]	@ (2000de78 <HAL_RCC_DeInit+0x1d4>)
2000dce6:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
2000dcea:	6093      	str	r3, [r2, #8]

  /* Set MSITRIM default value */
  WRITE_REG(RCC->ICSCR2, 0x00084210U);
2000dcec:	4b62      	ldr	r3, [pc, #392]	@ (2000de78 <HAL_RCC_DeInit+0x1d4>)
2000dcee:	4a63      	ldr	r2, [pc, #396]	@ (2000de7c <HAL_RCC_DeInit+0x1d8>)
2000dcf0:	60da      	str	r2, [r3, #12]

  /* Set MSIKRANGE default value */
  MODIFY_REG(RCC->ICSCR1, RCC_ICSCR1_MSIKRANGE, RCC_MSIKRANGE_4);
2000dcf2:	4b61      	ldr	r3, [pc, #388]	@ (2000de78 <HAL_RCC_DeInit+0x1d4>)
2000dcf4:	689b      	ldr	r3, [r3, #8]
2000dcf6:	f023 6370 	bic.w	r3, r3, #251658240	@ 0xf000000
2000dcfa:	4a5f      	ldr	r2, [pc, #380]	@ (2000de78 <HAL_RCC_DeInit+0x1d4>)
2000dcfc:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
2000dd00:	6093      	str	r3, [r2, #8]

  /* Set MSIRGSEL default value */
  MODIFY_REG(RCC->ICSCR1, RCC_ICSCR1_MSIRGSEL, 0x0U);
2000dd02:	4b5d      	ldr	r3, [pc, #372]	@ (2000de78 <HAL_RCC_DeInit+0x1d4>)
2000dd04:	689b      	ldr	r3, [r3, #8]
2000dd06:	4a5c      	ldr	r2, [pc, #368]	@ (2000de78 <HAL_RCC_DeInit+0x1d4>)
2000dd08:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
2000dd0c:	6093      	str	r3, [r2, #8]

  tickstart = HAL_GetTick();
2000dd0e:	f7f4 fecf 	bl	20002ab0 <HAL_GetTick>
2000dd12:	6078      	str	r0, [r7, #4]

  /* Reset CFGR register (MSI is selected as system clock source) */
  CLEAR_REG(RCC->CFGR1);
2000dd14:	4b58      	ldr	r3, [pc, #352]	@ (2000de78 <HAL_RCC_DeInit+0x1d4>)
2000dd16:	2200      	movs	r2, #0
2000dd18:	61da      	str	r2, [r3, #28]
  CLEAR_REG(RCC->CFGR2);
2000dd1a:	4b57      	ldr	r3, [pc, #348]	@ (2000de78 <HAL_RCC_DeInit+0x1d4>)
2000dd1c:	2200      	movs	r2, #0
2000dd1e:	621a      	str	r2, [r3, #32]

  /* Wait till clock switch is ready */
  while (READ_BIT(RCC->CFGR1, RCC_CFGR1_SWS) != 0U)
2000dd20:	e00a      	b.n	2000dd38 <HAL_RCC_DeInit+0x94>
  {
    if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
2000dd22:	f7f4 fec5 	bl	20002ab0 <HAL_GetTick>
2000dd26:	4602      	mov	r2, r0
2000dd28:	687b      	ldr	r3, [r7, #4]
2000dd2a:	1ad3      	subs	r3, r2, r3
2000dd2c:	f241 3288 	movw	r2, #5000	@ 0x1388
2000dd30:	4293      	cmp	r3, r2
2000dd32:	d901      	bls.n	2000dd38 <HAL_RCC_DeInit+0x94>
    {
      return HAL_TIMEOUT;
2000dd34:	2303      	movs	r3, #3
2000dd36:	e09b      	b.n	2000de70 <HAL_RCC_DeInit+0x1cc>
  while (READ_BIT(RCC->CFGR1, RCC_CFGR1_SWS) != 0U)
2000dd38:	4b4f      	ldr	r3, [pc, #316]	@ (2000de78 <HAL_RCC_DeInit+0x1d4>)
2000dd3a:	69db      	ldr	r3, [r3, #28]
2000dd3c:	f003 030c 	and.w	r3, r3, #12
2000dd40:	2b00      	cmp	r3, #0
2000dd42:	d1ee      	bne.n	2000dd22 <HAL_RCC_DeInit+0x7e>
    }
  }

  /* Reset MSIKON, HSECSSON , HSEON, HSEBYP, HSION, HSIKERON, PLL1ON, PLL2ON, PLL3ON bits */
  CLEAR_BIT(RCC->CR, RCC_CR_MSIKON | RCC_CR_MSIPLLSEL | RCC_CR_MSIPLLFAST | RCC_CR_MSIKERON | RCC_CR_CSSON | \
2000dd44:	4b4c      	ldr	r3, [pc, #304]	@ (2000de78 <HAL_RCC_DeInit+0x1d4>)
2000dd46:	681a      	ldr	r2, [r3, #0]
2000dd48:	494b      	ldr	r1, [pc, #300]	@ (2000de78 <HAL_RCC_DeInit+0x1d4>)
2000dd4a:	4b4d      	ldr	r3, [pc, #308]	@ (2000de80 <HAL_RCC_DeInit+0x1dc>)
2000dd4c:	4013      	ands	r3, r2
2000dd4e:	600b      	str	r3, [r1, #0]
            RCC_CR_HSION | RCC_CR_HSIKERON | RCC_CR_PLL1ON | RCC_CR_PLL2ON | RCC_CR_PLL3ON | RCC_CR_HSI48ON | \
            RCC_CR_HSEON | RCC_CR_SHSION);

  /* Reset HSEBYP & HSEEXT bits */
  CLEAR_BIT(RCC->CR, RCC_CR_HSEBYP | RCC_CR_HSEEXT);
2000dd50:	4b49      	ldr	r3, [pc, #292]	@ (2000de78 <HAL_RCC_DeInit+0x1d4>)
2000dd52:	681b      	ldr	r3, [r3, #0]
2000dd54:	4a48      	ldr	r2, [pc, #288]	@ (2000de78 <HAL_RCC_DeInit+0x1d4>)
2000dd56:	f423 13a0 	bic.w	r3, r3, #1310720	@ 0x140000
2000dd5a:	6013      	str	r3, [r2, #0]

  tickstart = HAL_GetTick();
2000dd5c:	f7f4 fea8 	bl	20002ab0 <HAL_GetTick>
2000dd60:	6078      	str	r0, [r7, #4]

  /* Clear PLL1ON bit */
  CLEAR_BIT(RCC->CR, RCC_CR_PLL1ON);
2000dd62:	4b45      	ldr	r3, [pc, #276]	@ (2000de78 <HAL_RCC_DeInit+0x1d4>)
2000dd64:	681b      	ldr	r3, [r3, #0]
2000dd66:	4a44      	ldr	r2, [pc, #272]	@ (2000de78 <HAL_RCC_DeInit+0x1d4>)
2000dd68:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
2000dd6c:	6013      	str	r3, [r2, #0]

  /* Wait till PLL1 is disabled */
  while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) != 0U)
2000dd6e:	e008      	b.n	2000dd82 <HAL_RCC_DeInit+0xde>
  {
    if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
2000dd70:	f7f4 fe9e 	bl	20002ab0 <HAL_GetTick>
2000dd74:	4602      	mov	r2, r0
2000dd76:	687b      	ldr	r3, [r7, #4]
2000dd78:	1ad3      	subs	r3, r2, r3
2000dd7a:	2b02      	cmp	r3, #2
2000dd7c:	d901      	bls.n	2000dd82 <HAL_RCC_DeInit+0xde>
    {
      return HAL_TIMEOUT;
2000dd7e:	2303      	movs	r3, #3
2000dd80:	e076      	b.n	2000de70 <HAL_RCC_DeInit+0x1cc>
  while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) != 0U)
2000dd82:	4b3d      	ldr	r3, [pc, #244]	@ (2000de78 <HAL_RCC_DeInit+0x1d4>)
2000dd84:	681b      	ldr	r3, [r3, #0]
2000dd86:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
2000dd8a:	2b00      	cmp	r3, #0
2000dd8c:	d1f0      	bne.n	2000dd70 <HAL_RCC_DeInit+0xcc>
    }
  }

  tickstart = HAL_GetTick();
2000dd8e:	f7f4 fe8f 	bl	20002ab0 <HAL_GetTick>
2000dd92:	6078      	str	r0, [r7, #4]

  /* Reset PLL2N bit */
  CLEAR_BIT(RCC->CR, RCC_CR_PLL2ON);
2000dd94:	4b38      	ldr	r3, [pc, #224]	@ (2000de78 <HAL_RCC_DeInit+0x1d4>)
2000dd96:	681b      	ldr	r3, [r3, #0]
2000dd98:	4a37      	ldr	r2, [pc, #220]	@ (2000de78 <HAL_RCC_DeInit+0x1d4>)
2000dd9a:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
2000dd9e:	6013      	str	r3, [r2, #0]

  /* Wait till PLL2 is disabled */
  while (READ_BIT(RCC->CR, RCC_CR_PLL2RDY) != 0U)
2000dda0:	e008      	b.n	2000ddb4 <HAL_RCC_DeInit+0x110>
  {
    if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
2000dda2:	f7f4 fe85 	bl	20002ab0 <HAL_GetTick>
2000dda6:	4602      	mov	r2, r0
2000dda8:	687b      	ldr	r3, [r7, #4]
2000ddaa:	1ad3      	subs	r3, r2, r3
2000ddac:	2b02      	cmp	r3, #2
2000ddae:	d901      	bls.n	2000ddb4 <HAL_RCC_DeInit+0x110>
    {
      return HAL_TIMEOUT;
2000ddb0:	2303      	movs	r3, #3
2000ddb2:	e05d      	b.n	2000de70 <HAL_RCC_DeInit+0x1cc>
  while (READ_BIT(RCC->CR, RCC_CR_PLL2RDY) != 0U)
2000ddb4:	4b30      	ldr	r3, [pc, #192]	@ (2000de78 <HAL_RCC_DeInit+0x1d4>)
2000ddb6:	681b      	ldr	r3, [r3, #0]
2000ddb8:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
2000ddbc:	2b00      	cmp	r3, #0
2000ddbe:	d1f0      	bne.n	2000dda2 <HAL_RCC_DeInit+0xfe>
    }
  }

  tickstart = HAL_GetTick();
2000ddc0:	f7f4 fe76 	bl	20002ab0 <HAL_GetTick>
2000ddc4:	6078      	str	r0, [r7, #4]

  /* Reset PLL3 bit */
  CLEAR_BIT(RCC->CR, RCC_CR_PLL3ON);
2000ddc6:	4b2c      	ldr	r3, [pc, #176]	@ (2000de78 <HAL_RCC_DeInit+0x1d4>)
2000ddc8:	681b      	ldr	r3, [r3, #0]
2000ddca:	4a2b      	ldr	r2, [pc, #172]	@ (2000de78 <HAL_RCC_DeInit+0x1d4>)
2000ddcc:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
2000ddd0:	6013      	str	r3, [r2, #0]

  /* Wait till PLL3 is disabled */
  while (READ_BIT(RCC->CR, RCC_CR_PLL3RDY) != 0U)
2000ddd2:	e008      	b.n	2000dde6 <HAL_RCC_DeInit+0x142>
  {
    if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
2000ddd4:	f7f4 fe6c 	bl	20002ab0 <HAL_GetTick>
2000ddd8:	4602      	mov	r2, r0
2000ddda:	687b      	ldr	r3, [r7, #4]
2000dddc:	1ad3      	subs	r3, r2, r3
2000ddde:	2b02      	cmp	r3, #2
2000dde0:	d901      	bls.n	2000dde6 <HAL_RCC_DeInit+0x142>
    {
      return HAL_TIMEOUT;
2000dde2:	2303      	movs	r3, #3
2000dde4:	e044      	b.n	2000de70 <HAL_RCC_DeInit+0x1cc>
  while (READ_BIT(RCC->CR, RCC_CR_PLL3RDY) != 0U)
2000dde6:	4b24      	ldr	r3, [pc, #144]	@ (2000de78 <HAL_RCC_DeInit+0x1d4>)
2000dde8:	681b      	ldr	r3, [r3, #0]
2000ddea:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
2000ddee:	2b00      	cmp	r3, #0
2000ddf0:	d1f0      	bne.n	2000ddd4 <HAL_RCC_DeInit+0x130>
    }
  }

  /* Reset PLL1CFGR register */
  CLEAR_REG(RCC->PLL1CFGR);
2000ddf2:	4b21      	ldr	r3, [pc, #132]	@ (2000de78 <HAL_RCC_DeInit+0x1d4>)
2000ddf4:	2200      	movs	r2, #0
2000ddf6:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Reset PLL1DIVR register */
  WRITE_REG(RCC->PLL1DIVR, PLLDIVR_RESET_VALUE);
2000ddf8:	4b1f      	ldr	r3, [pc, #124]	@ (2000de78 <HAL_RCC_DeInit+0x1d4>)
2000ddfa:	4a22      	ldr	r2, [pc, #136]	@ (2000de84 <HAL_RCC_DeInit+0x1e0>)
2000ddfc:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Reset PLL1FRACR register */
  CLEAR_REG(RCC->PLL1FRACR);
2000ddfe:	4b1e      	ldr	r3, [pc, #120]	@ (2000de78 <HAL_RCC_DeInit+0x1d4>)
2000de00:	2200      	movs	r2, #0
2000de02:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Reset PLL2CFGR register */
  CLEAR_REG(RCC->PLL2CFGR);
2000de04:	4b1c      	ldr	r3, [pc, #112]	@ (2000de78 <HAL_RCC_DeInit+0x1d4>)
2000de06:	2200      	movs	r2, #0
2000de08:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Reset PLL2DIVR register */
  WRITE_REG(RCC->PLL2DIVR, PLLDIVR_RESET_VALUE);
2000de0a:	4b1b      	ldr	r3, [pc, #108]	@ (2000de78 <HAL_RCC_DeInit+0x1d4>)
2000de0c:	4a1d      	ldr	r2, [pc, #116]	@ (2000de84 <HAL_RCC_DeInit+0x1e0>)
2000de0e:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Reset PLL2FRACR register */
  CLEAR_REG(RCC->PLL2FRACR);
2000de10:	4b19      	ldr	r3, [pc, #100]	@ (2000de78 <HAL_RCC_DeInit+0x1d4>)
2000de12:	2200      	movs	r2, #0
2000de14:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Reset PLL3CFGR register */
  CLEAR_REG(RCC->PLL3CFGR);
2000de16:	4b18      	ldr	r3, [pc, #96]	@ (2000de78 <HAL_RCC_DeInit+0x1d4>)
2000de18:	2200      	movs	r2, #0
2000de1a:	631a      	str	r2, [r3, #48]	@ 0x30

  /* Reset PLL3DIVR register */
  WRITE_REG(RCC->PLL3DIVR, PLLDIVR_RESET_VALUE);
2000de1c:	4b16      	ldr	r3, [pc, #88]	@ (2000de78 <HAL_RCC_DeInit+0x1d4>)
2000de1e:	4a19      	ldr	r2, [pc, #100]	@ (2000de84 <HAL_RCC_DeInit+0x1e0>)
2000de20:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Reset PLL3FRACR register */
  CLEAR_REG(RCC->PLL3FRACR);
2000de22:	4b15      	ldr	r3, [pc, #84]	@ (2000de78 <HAL_RCC_DeInit+0x1d4>)
2000de24:	2200      	movs	r2, #0
2000de26:	649a      	str	r2, [r3, #72]	@ 0x48

  /* Disable all interrupts */
  CLEAR_REG(RCC->CIER);
2000de28:	4b13      	ldr	r3, [pc, #76]	@ (2000de78 <HAL_RCC_DeInit+0x1d4>)
2000de2a:	2200      	movs	r2, #0
2000de2c:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Clear all interrupts flags */
  WRITE_REG(RCC->CICR, 0xFFFFFFFFU);
2000de2e:	4b12      	ldr	r3, [pc, #72]	@ (2000de78 <HAL_RCC_DeInit+0x1d4>)
2000de30:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
2000de34:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Reset all CSR flags */
  SET_BIT(RCC->CSR, RCC_CSR_RMVF);
2000de36:	4b10      	ldr	r3, [pc, #64]	@ (2000de78 <HAL_RCC_DeInit+0x1d4>)
2000de38:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
2000de3c:	4a0e      	ldr	r2, [pc, #56]	@ (2000de78 <HAL_RCC_DeInit+0x1d4>)
2000de3e:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
2000de42:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = MSI_VALUE;
2000de46:	4b10      	ldr	r3, [pc, #64]	@ (2000de88 <HAL_RCC_DeInit+0x1e4>)
2000de48:	4a10      	ldr	r2, [pc, #64]	@ (2000de8c <HAL_RCC_DeInit+0x1e8>)
2000de4a:	601a      	str	r2, [r3, #0]

  /* Decreasing the number of wait states because of lower CPU frequency */

  /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
  __HAL_FLASH_SET_LATENCY(FLASH_LATENCY_DEFAULT);
2000de4c:	4b10      	ldr	r3, [pc, #64]	@ (2000de90 <HAL_RCC_DeInit+0x1ec>)
2000de4e:	681b      	ldr	r3, [r3, #0]
2000de50:	4a0f      	ldr	r2, [pc, #60]	@ (2000de90 <HAL_RCC_DeInit+0x1ec>)
2000de52:	f023 030f 	bic.w	r3, r3, #15
2000de56:	6013      	str	r3, [r2, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
  memory by reading the FLASH_ACR register */
  if (__HAL_FLASH_GET_LATENCY() != FLASH_LATENCY_DEFAULT)
2000de58:	4b0d      	ldr	r3, [pc, #52]	@ (2000de90 <HAL_RCC_DeInit+0x1ec>)
2000de5a:	681b      	ldr	r3, [r3, #0]
2000de5c:	f003 030f 	and.w	r3, r3, #15
2000de60:	2b00      	cmp	r3, #0
2000de62:	d001      	beq.n	2000de68 <HAL_RCC_DeInit+0x1c4>
  {
    return HAL_ERROR;
2000de64:	2301      	movs	r3, #1
2000de66:	e003      	b.n	2000de70 <HAL_RCC_DeInit+0x1cc>
  }

  /* Adapt Systick interrupt period */
  return (HAL_InitTick(TICK_INT_PRIORITY));
2000de68:	200f      	movs	r0, #15
2000de6a:	f7f4 fd97 	bl	2000299c <HAL_InitTick>
2000de6e:	4603      	mov	r3, r0

}
2000de70:	4618      	mov	r0, r3
2000de72:	3708      	adds	r7, #8
2000de74:	46bd      	mov	sp, r7
2000de76:	bd80      	pop	{r7, pc}
2000de78:	46020c00 	.word	0x46020c00
2000de7c:	00084210 	.word	0x00084210
2000de80:	eaf6ac2d 	.word	0xeaf6ac2d
2000de84:	01010280 	.word	0x01010280
2000de88:	2000045c 	.word	0x2000045c
2000de8c:	003d0900 	.word	0x003d0900
2000de90:	40022000 	.word	0x40022000

2000de94 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *pRCC_OscInitStruct)
{
2000de94:	b580      	push	{r7, lr}
2000de96:	b08e      	sub	sp, #56	@ 0x38
2000de98:	af00      	add	r7, sp, #0
2000de9a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source;
  uint32_t pll_config;
  FlagStatus pwrboosten = RESET;
2000de9c:	2300      	movs	r3, #0
2000de9e:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
  uint32_t temp1_pllckcfg;
  uint32_t temp2_pllckcfg;

  /* Check Null pointer */
  if (pRCC_OscInitStruct == NULL)
2000dea2:	687b      	ldr	r3, [r7, #4]
2000dea4:	2b00      	cmp	r3, #0
2000dea6:	d102      	bne.n	2000deae <HAL_RCC_OscConfig+0x1a>
  {
    return HAL_ERROR;
2000dea8:	2301      	movs	r3, #1
2000deaa:	f000 bec8 	b.w	2000ec3e <HAL_RCC_OscConfig+0xdaa>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(pRCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
2000deae:	4b99      	ldr	r3, [pc, #612]	@ (2000e114 <HAL_RCC_OscConfig+0x280>)
2000deb0:	69db      	ldr	r3, [r3, #28]
2000deb2:	f003 030c 	and.w	r3, r3, #12
2000deb6:	633b      	str	r3, [r7, #48]	@ 0x30
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
2000deb8:	4b96      	ldr	r3, [pc, #600]	@ (2000e114 <HAL_RCC_OscConfig+0x280>)
2000deba:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
2000debc:	f003 0303 	and.w	r3, r3, #3
2000dec0:	62fb      	str	r3, [r7, #44]	@ 0x2c

  /*----------------------------- MSI Configuration --------------------------*/
  if (((pRCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
2000dec2:	687b      	ldr	r3, [r7, #4]
2000dec4:	681b      	ldr	r3, [r3, #0]
2000dec6:	f003 0310 	and.w	r3, r3, #16
2000deca:	2b00      	cmp	r3, #0
2000decc:	f000 816c 	beq.w	2000e1a8 <HAL_RCC_OscConfig+0x314>
    assert_param(IS_RCC_MSICALIBRATION_VALUE(pRCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(pRCC_OscInitStruct->MSIClockRange));

    /*Check if MSI is used as system clock or as PLL source when PLL is selected as system clock*/

    if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI) ||
2000ded0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
2000ded2:	2b00      	cmp	r3, #0
2000ded4:	d007      	beq.n	2000dee6 <HAL_RCC_OscConfig+0x52>
2000ded6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
2000ded8:	2b0c      	cmp	r3, #12
2000deda:	f040 80de 	bne.w	2000e09a <HAL_RCC_OscConfig+0x206>
        ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_MSI)))
2000dede:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
2000dee0:	2b01      	cmp	r3, #1
2000dee2:	f040 80da 	bne.w	2000e09a <HAL_RCC_OscConfig+0x206>
    {
      if (pRCC_OscInitStruct->MSIState == RCC_MSI_OFF)
2000dee6:	687b      	ldr	r3, [r7, #4]
2000dee8:	69db      	ldr	r3, [r3, #28]
2000deea:	2b00      	cmp	r3, #0
2000deec:	d102      	bne.n	2000def4 <HAL_RCC_OscConfig+0x60>
      {
        return HAL_ERROR;
2000deee:	2301      	movs	r3, #1
2000def0:	f000 bea5 	b.w	2000ec3e <HAL_RCC_OscConfig+0xdaa>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device */
        if (pRCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
2000def4:	687b      	ldr	r3, [r7, #4]
2000def6:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
2000def8:	4b86      	ldr	r3, [pc, #536]	@ (2000e114 <HAL_RCC_OscConfig+0x280>)
2000defa:	689b      	ldr	r3, [r3, #8]
2000defc:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
2000df00:	2b00      	cmp	r3, #0
2000df02:	d004      	beq.n	2000df0e <HAL_RCC_OscConfig+0x7a>
2000df04:	4b83      	ldr	r3, [pc, #524]	@ (2000e114 <HAL_RCC_OscConfig+0x280>)
2000df06:	689b      	ldr	r3, [r3, #8]
2000df08:	f003 4370 	and.w	r3, r3, #4026531840	@ 0xf0000000
2000df0c:	e005      	b.n	2000df1a <HAL_RCC_OscConfig+0x86>
2000df0e:	4b81      	ldr	r3, [pc, #516]	@ (2000e114 <HAL_RCC_OscConfig+0x280>)
2000df10:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
2000df14:	041b      	lsls	r3, r3, #16
2000df16:	f003 4370 	and.w	r3, r3, #4026531840	@ 0xf0000000
2000df1a:	4293      	cmp	r3, r2
2000df1c:	d255      	bcs.n	2000dfca <HAL_RCC_OscConfig+0x136>
        {
          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI)
2000df1e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
2000df20:	2b00      	cmp	r3, #0
2000df22:	d10a      	bne.n	2000df3a <HAL_RCC_OscConfig+0xa6>
          {
            if (RCC_SetFlashLatencyFromMSIRange(pRCC_OscInitStruct->MSIClockRange) != HAL_OK)
2000df24:	687b      	ldr	r3, [r7, #4]
2000df26:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
2000df28:	4618      	mov	r0, r3
2000df2a:	f001 fb93 	bl	2000f654 <RCC_SetFlashLatencyFromMSIRange>
2000df2e:	4603      	mov	r3, r0
2000df30:	2b00      	cmp	r3, #0
2000df32:	d002      	beq.n	2000df3a <HAL_RCC_OscConfig+0xa6>
            {
              return HAL_ERROR;
2000df34:	2301      	movs	r3, #1
2000df36:	f000 be82 	b.w	2000ec3e <HAL_RCC_OscConfig+0xdaa>
            }
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range */
          __HAL_RCC_MSI_RANGE_CONFIG(pRCC_OscInitStruct->MSIClockRange);
2000df3a:	4b76      	ldr	r3, [pc, #472]	@ (2000e114 <HAL_RCC_OscConfig+0x280>)
2000df3c:	689b      	ldr	r3, [r3, #8]
2000df3e:	4a75      	ldr	r2, [pc, #468]	@ (2000e114 <HAL_RCC_OscConfig+0x280>)
2000df40:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
2000df44:	6093      	str	r3, [r2, #8]
2000df46:	4b73      	ldr	r3, [pc, #460]	@ (2000e114 <HAL_RCC_OscConfig+0x280>)
2000df48:	689b      	ldr	r3, [r3, #8]
2000df4a:	f023 4270 	bic.w	r2, r3, #4026531840	@ 0xf0000000
2000df4e:	687b      	ldr	r3, [r7, #4]
2000df50:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
2000df52:	4970      	ldr	r1, [pc, #448]	@ (2000e114 <HAL_RCC_OscConfig+0x280>)
2000df54:	4313      	orrs	r3, r2
2000df56:	608b      	str	r3, [r1, #8]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value */
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST((pRCC_OscInitStruct->MSICalibrationValue), \
2000df58:	687b      	ldr	r3, [r7, #4]
2000df5a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
2000df5c:	f1b3 4f40 	cmp.w	r3, #3221225472	@ 0xc0000000
2000df60:	d309      	bcc.n	2000df76 <HAL_RCC_OscConfig+0xe2>
2000df62:	4b6c      	ldr	r3, [pc, #432]	@ (2000e114 <HAL_RCC_OscConfig+0x280>)
2000df64:	68db      	ldr	r3, [r3, #12]
2000df66:	f023 021f 	bic.w	r2, r3, #31
2000df6a:	687b      	ldr	r3, [r7, #4]
2000df6c:	6a1b      	ldr	r3, [r3, #32]
2000df6e:	4969      	ldr	r1, [pc, #420]	@ (2000e114 <HAL_RCC_OscConfig+0x280>)
2000df70:	4313      	orrs	r3, r2
2000df72:	60cb      	str	r3, [r1, #12]
2000df74:	e07e      	b.n	2000e074 <HAL_RCC_OscConfig+0x1e0>
2000df76:	687b      	ldr	r3, [r7, #4]
2000df78:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
2000df7a:	2b00      	cmp	r3, #0
2000df7c:	da0a      	bge.n	2000df94 <HAL_RCC_OscConfig+0x100>
2000df7e:	4b65      	ldr	r3, [pc, #404]	@ (2000e114 <HAL_RCC_OscConfig+0x280>)
2000df80:	68db      	ldr	r3, [r3, #12]
2000df82:	f423 7278 	bic.w	r2, r3, #992	@ 0x3e0
2000df86:	687b      	ldr	r3, [r7, #4]
2000df88:	6a1b      	ldr	r3, [r3, #32]
2000df8a:	015b      	lsls	r3, r3, #5
2000df8c:	4961      	ldr	r1, [pc, #388]	@ (2000e114 <HAL_RCC_OscConfig+0x280>)
2000df8e:	4313      	orrs	r3, r2
2000df90:	60cb      	str	r3, [r1, #12]
2000df92:	e06f      	b.n	2000e074 <HAL_RCC_OscConfig+0x1e0>
2000df94:	687b      	ldr	r3, [r7, #4]
2000df96:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
2000df98:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
2000df9c:	d30a      	bcc.n	2000dfb4 <HAL_RCC_OscConfig+0x120>
2000df9e:	4b5d      	ldr	r3, [pc, #372]	@ (2000e114 <HAL_RCC_OscConfig+0x280>)
2000dfa0:	68db      	ldr	r3, [r3, #12]
2000dfa2:	f423 42f8 	bic.w	r2, r3, #31744	@ 0x7c00
2000dfa6:	687b      	ldr	r3, [r7, #4]
2000dfa8:	6a1b      	ldr	r3, [r3, #32]
2000dfaa:	029b      	lsls	r3, r3, #10
2000dfac:	4959      	ldr	r1, [pc, #356]	@ (2000e114 <HAL_RCC_OscConfig+0x280>)
2000dfae:	4313      	orrs	r3, r2
2000dfb0:	60cb      	str	r3, [r1, #12]
2000dfb2:	e05f      	b.n	2000e074 <HAL_RCC_OscConfig+0x1e0>
2000dfb4:	4b57      	ldr	r3, [pc, #348]	@ (2000e114 <HAL_RCC_OscConfig+0x280>)
2000dfb6:	68db      	ldr	r3, [r3, #12]
2000dfb8:	f423 2278 	bic.w	r2, r3, #1015808	@ 0xf8000
2000dfbc:	687b      	ldr	r3, [r7, #4]
2000dfbe:	6a1b      	ldr	r3, [r3, #32]
2000dfc0:	03db      	lsls	r3, r3, #15
2000dfc2:	4954      	ldr	r1, [pc, #336]	@ (2000e114 <HAL_RCC_OscConfig+0x280>)
2000dfc4:	4313      	orrs	r3, r2
2000dfc6:	60cb      	str	r3, [r1, #12]
2000dfc8:	e054      	b.n	2000e074 <HAL_RCC_OscConfig+0x1e0>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range */
          __HAL_RCC_MSI_RANGE_CONFIG(pRCC_OscInitStruct->MSIClockRange);
2000dfca:	4b52      	ldr	r3, [pc, #328]	@ (2000e114 <HAL_RCC_OscConfig+0x280>)
2000dfcc:	689b      	ldr	r3, [r3, #8]
2000dfce:	4a51      	ldr	r2, [pc, #324]	@ (2000e114 <HAL_RCC_OscConfig+0x280>)
2000dfd0:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
2000dfd4:	6093      	str	r3, [r2, #8]
2000dfd6:	4b4f      	ldr	r3, [pc, #316]	@ (2000e114 <HAL_RCC_OscConfig+0x280>)
2000dfd8:	689b      	ldr	r3, [r3, #8]
2000dfda:	f023 4270 	bic.w	r2, r3, #4026531840	@ 0xf0000000
2000dfde:	687b      	ldr	r3, [r7, #4]
2000dfe0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
2000dfe2:	494c      	ldr	r1, [pc, #304]	@ (2000e114 <HAL_RCC_OscConfig+0x280>)
2000dfe4:	4313      	orrs	r3, r2
2000dfe6:	608b      	str	r3, [r1, #8]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value */
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST((pRCC_OscInitStruct->MSICalibrationValue), \
2000dfe8:	687b      	ldr	r3, [r7, #4]
2000dfea:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
2000dfec:	f1b3 4f40 	cmp.w	r3, #3221225472	@ 0xc0000000
2000dff0:	d309      	bcc.n	2000e006 <HAL_RCC_OscConfig+0x172>
2000dff2:	4b48      	ldr	r3, [pc, #288]	@ (2000e114 <HAL_RCC_OscConfig+0x280>)
2000dff4:	68db      	ldr	r3, [r3, #12]
2000dff6:	f023 021f 	bic.w	r2, r3, #31
2000dffa:	687b      	ldr	r3, [r7, #4]
2000dffc:	6a1b      	ldr	r3, [r3, #32]
2000dffe:	4945      	ldr	r1, [pc, #276]	@ (2000e114 <HAL_RCC_OscConfig+0x280>)
2000e000:	4313      	orrs	r3, r2
2000e002:	60cb      	str	r3, [r1, #12]
2000e004:	e028      	b.n	2000e058 <HAL_RCC_OscConfig+0x1c4>
2000e006:	687b      	ldr	r3, [r7, #4]
2000e008:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
2000e00a:	2b00      	cmp	r3, #0
2000e00c:	da0a      	bge.n	2000e024 <HAL_RCC_OscConfig+0x190>
2000e00e:	4b41      	ldr	r3, [pc, #260]	@ (2000e114 <HAL_RCC_OscConfig+0x280>)
2000e010:	68db      	ldr	r3, [r3, #12]
2000e012:	f423 7278 	bic.w	r2, r3, #992	@ 0x3e0
2000e016:	687b      	ldr	r3, [r7, #4]
2000e018:	6a1b      	ldr	r3, [r3, #32]
2000e01a:	015b      	lsls	r3, r3, #5
2000e01c:	493d      	ldr	r1, [pc, #244]	@ (2000e114 <HAL_RCC_OscConfig+0x280>)
2000e01e:	4313      	orrs	r3, r2
2000e020:	60cb      	str	r3, [r1, #12]
2000e022:	e019      	b.n	2000e058 <HAL_RCC_OscConfig+0x1c4>
2000e024:	687b      	ldr	r3, [r7, #4]
2000e026:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
2000e028:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
2000e02c:	d30a      	bcc.n	2000e044 <HAL_RCC_OscConfig+0x1b0>
2000e02e:	4b39      	ldr	r3, [pc, #228]	@ (2000e114 <HAL_RCC_OscConfig+0x280>)
2000e030:	68db      	ldr	r3, [r3, #12]
2000e032:	f423 42f8 	bic.w	r2, r3, #31744	@ 0x7c00
2000e036:	687b      	ldr	r3, [r7, #4]
2000e038:	6a1b      	ldr	r3, [r3, #32]
2000e03a:	029b      	lsls	r3, r3, #10
2000e03c:	4935      	ldr	r1, [pc, #212]	@ (2000e114 <HAL_RCC_OscConfig+0x280>)
2000e03e:	4313      	orrs	r3, r2
2000e040:	60cb      	str	r3, [r1, #12]
2000e042:	e009      	b.n	2000e058 <HAL_RCC_OscConfig+0x1c4>
2000e044:	4b33      	ldr	r3, [pc, #204]	@ (2000e114 <HAL_RCC_OscConfig+0x280>)
2000e046:	68db      	ldr	r3, [r3, #12]
2000e048:	f423 2278 	bic.w	r2, r3, #1015808	@ 0xf8000
2000e04c:	687b      	ldr	r3, [r7, #4]
2000e04e:	6a1b      	ldr	r3, [r3, #32]
2000e050:	03db      	lsls	r3, r3, #15
2000e052:	4930      	ldr	r1, [pc, #192]	@ (2000e114 <HAL_RCC_OscConfig+0x280>)
2000e054:	4313      	orrs	r3, r2
2000e056:	60cb      	str	r3, [r1, #12]
                                                (pRCC_OscInitStruct->MSIClockRange));

          if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI)
2000e058:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
2000e05a:	2b00      	cmp	r3, #0
2000e05c:	d10a      	bne.n	2000e074 <HAL_RCC_OscConfig+0x1e0>
          {
            if (RCC_SetFlashLatencyFromMSIRange(pRCC_OscInitStruct->MSIClockRange) != HAL_OK)
2000e05e:	687b      	ldr	r3, [r7, #4]
2000e060:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
2000e062:	4618      	mov	r0, r3
2000e064:	f001 faf6 	bl	2000f654 <RCC_SetFlashLatencyFromMSIRange>
2000e068:	4603      	mov	r3, r0
2000e06a:	2b00      	cmp	r3, #0
2000e06c:	d002      	beq.n	2000e074 <HAL_RCC_OscConfig+0x1e0>
            {
              return HAL_ERROR;
2000e06e:	2301      	movs	r3, #1
2000e070:	f000 bde5 	b.w	2000ec3e <HAL_RCC_OscConfig+0xdaa>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        (void) HAL_RCC_GetHCLKFreq();
2000e074:	f001 f916 	bl	2000f2a4 <HAL_RCC_GetHCLKFreq>
        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
2000e078:	4b27      	ldr	r3, [pc, #156]	@ (2000e118 <HAL_RCC_OscConfig+0x284>)
2000e07a:	681b      	ldr	r3, [r3, #0]
2000e07c:	4618      	mov	r0, r3
2000e07e:	f7f4 fc8d 	bl	2000299c <HAL_InitTick>
2000e082:	4603      	mov	r3, r0
2000e084:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
        if (status != HAL_OK)
2000e088:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
2000e08c:	2b00      	cmp	r3, #0
2000e08e:	f000 808a 	beq.w	2000e1a6 <HAL_RCC_OscConfig+0x312>
        {
          return status;
2000e092:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
2000e096:	f000 bdd2 	b.w	2000ec3e <HAL_RCC_OscConfig+0xdaa>
      }
    }
    else
    {
      /* Check the MSI State */
      if (pRCC_OscInitStruct->MSIState != RCC_MSI_OFF)
2000e09a:	687b      	ldr	r3, [r7, #4]
2000e09c:	69db      	ldr	r3, [r3, #28]
2000e09e:	2b00      	cmp	r3, #0
2000e0a0:	d066      	beq.n	2000e170 <HAL_RCC_OscConfig+0x2dc>
      {
        /* Enable the Internal High Speed oscillator (MSI) */
        __HAL_RCC_MSI_ENABLE();
2000e0a2:	4b1c      	ldr	r3, [pc, #112]	@ (2000e114 <HAL_RCC_OscConfig+0x280>)
2000e0a4:	681b      	ldr	r3, [r3, #0]
2000e0a6:	4a1b      	ldr	r2, [pc, #108]	@ (2000e114 <HAL_RCC_OscConfig+0x280>)
2000e0a8:	f043 0301 	orr.w	r3, r3, #1
2000e0ac:	6013      	str	r3, [r2, #0]

        tickstart = HAL_GetTick();
2000e0ae:	f7f4 fcff 	bl	20002ab0 <HAL_GetTick>
2000e0b2:	62b8      	str	r0, [r7, #40]	@ 0x28

        /* Wait till MSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_MSISRDY) == 0U)
2000e0b4:	e009      	b.n	2000e0ca <HAL_RCC_OscConfig+0x236>
        {
          if ((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
2000e0b6:	f7f4 fcfb 	bl	20002ab0 <HAL_GetTick>
2000e0ba:	4602      	mov	r2, r0
2000e0bc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
2000e0be:	1ad3      	subs	r3, r2, r3
2000e0c0:	2b02      	cmp	r3, #2
2000e0c2:	d902      	bls.n	2000e0ca <HAL_RCC_OscConfig+0x236>
          {
            return HAL_TIMEOUT;
2000e0c4:	2303      	movs	r3, #3
2000e0c6:	f000 bdba 	b.w	2000ec3e <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->CR, RCC_CR_MSISRDY) == 0U)
2000e0ca:	4b12      	ldr	r3, [pc, #72]	@ (2000e114 <HAL_RCC_OscConfig+0x280>)
2000e0cc:	681b      	ldr	r3, [r3, #0]
2000e0ce:	f003 0304 	and.w	r3, r3, #4
2000e0d2:	2b00      	cmp	r3, #0
2000e0d4:	d0ef      	beq.n	2000e0b6 <HAL_RCC_OscConfig+0x222>
          }
        }
        /* Selects the Multiple Speed oscillator (MSI) clock range */
        __HAL_RCC_MSI_RANGE_CONFIG(pRCC_OscInitStruct->MSIClockRange);
2000e0d6:	4b0f      	ldr	r3, [pc, #60]	@ (2000e114 <HAL_RCC_OscConfig+0x280>)
2000e0d8:	689b      	ldr	r3, [r3, #8]
2000e0da:	4a0e      	ldr	r2, [pc, #56]	@ (2000e114 <HAL_RCC_OscConfig+0x280>)
2000e0dc:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
2000e0e0:	6093      	str	r3, [r2, #8]
2000e0e2:	4b0c      	ldr	r3, [pc, #48]	@ (2000e114 <HAL_RCC_OscConfig+0x280>)
2000e0e4:	689b      	ldr	r3, [r3, #8]
2000e0e6:	f023 4270 	bic.w	r2, r3, #4026531840	@ 0xf0000000
2000e0ea:	687b      	ldr	r3, [r7, #4]
2000e0ec:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
2000e0ee:	4909      	ldr	r1, [pc, #36]	@ (2000e114 <HAL_RCC_OscConfig+0x280>)
2000e0f0:	4313      	orrs	r3, r2
2000e0f2:	608b      	str	r3, [r1, #8]
        /* Adjusts the Multiple Speed oscillator (MSI) calibration value */
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST((pRCC_OscInitStruct->MSICalibrationValue), \
2000e0f4:	687b      	ldr	r3, [r7, #4]
2000e0f6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
2000e0f8:	f1b3 4f40 	cmp.w	r3, #3221225472	@ 0xc0000000
2000e0fc:	d30e      	bcc.n	2000e11c <HAL_RCC_OscConfig+0x288>
2000e0fe:	4b05      	ldr	r3, [pc, #20]	@ (2000e114 <HAL_RCC_OscConfig+0x280>)
2000e100:	68db      	ldr	r3, [r3, #12]
2000e102:	f023 021f 	bic.w	r2, r3, #31
2000e106:	687b      	ldr	r3, [r7, #4]
2000e108:	6a1b      	ldr	r3, [r3, #32]
2000e10a:	4902      	ldr	r1, [pc, #8]	@ (2000e114 <HAL_RCC_OscConfig+0x280>)
2000e10c:	4313      	orrs	r3, r2
2000e10e:	60cb      	str	r3, [r1, #12]
2000e110:	e04a      	b.n	2000e1a8 <HAL_RCC_OscConfig+0x314>
2000e112:	bf00      	nop
2000e114:	46020c00 	.word	0x46020c00
2000e118:	20000460 	.word	0x20000460
2000e11c:	687b      	ldr	r3, [r7, #4]
2000e11e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
2000e120:	2b00      	cmp	r3, #0
2000e122:	da0a      	bge.n	2000e13a <HAL_RCC_OscConfig+0x2a6>
2000e124:	4b98      	ldr	r3, [pc, #608]	@ (2000e388 <HAL_RCC_OscConfig+0x4f4>)
2000e126:	68db      	ldr	r3, [r3, #12]
2000e128:	f423 7278 	bic.w	r2, r3, #992	@ 0x3e0
2000e12c:	687b      	ldr	r3, [r7, #4]
2000e12e:	6a1b      	ldr	r3, [r3, #32]
2000e130:	015b      	lsls	r3, r3, #5
2000e132:	4995      	ldr	r1, [pc, #596]	@ (2000e388 <HAL_RCC_OscConfig+0x4f4>)
2000e134:	4313      	orrs	r3, r2
2000e136:	60cb      	str	r3, [r1, #12]
2000e138:	e036      	b.n	2000e1a8 <HAL_RCC_OscConfig+0x314>
2000e13a:	687b      	ldr	r3, [r7, #4]
2000e13c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
2000e13e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
2000e142:	d30a      	bcc.n	2000e15a <HAL_RCC_OscConfig+0x2c6>
2000e144:	4b90      	ldr	r3, [pc, #576]	@ (2000e388 <HAL_RCC_OscConfig+0x4f4>)
2000e146:	68db      	ldr	r3, [r3, #12]
2000e148:	f423 42f8 	bic.w	r2, r3, #31744	@ 0x7c00
2000e14c:	687b      	ldr	r3, [r7, #4]
2000e14e:	6a1b      	ldr	r3, [r3, #32]
2000e150:	029b      	lsls	r3, r3, #10
2000e152:	498d      	ldr	r1, [pc, #564]	@ (2000e388 <HAL_RCC_OscConfig+0x4f4>)
2000e154:	4313      	orrs	r3, r2
2000e156:	60cb      	str	r3, [r1, #12]
2000e158:	e026      	b.n	2000e1a8 <HAL_RCC_OscConfig+0x314>
2000e15a:	4b8b      	ldr	r3, [pc, #556]	@ (2000e388 <HAL_RCC_OscConfig+0x4f4>)
2000e15c:	68db      	ldr	r3, [r3, #12]
2000e15e:	f423 2278 	bic.w	r2, r3, #1015808	@ 0xf8000
2000e162:	687b      	ldr	r3, [r7, #4]
2000e164:	6a1b      	ldr	r3, [r3, #32]
2000e166:	03db      	lsls	r3, r3, #15
2000e168:	4987      	ldr	r1, [pc, #540]	@ (2000e388 <HAL_RCC_OscConfig+0x4f4>)
2000e16a:	4313      	orrs	r3, r2
2000e16c:	60cb      	str	r3, [r1, #12]
2000e16e:	e01b      	b.n	2000e1a8 <HAL_RCC_OscConfig+0x314>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI) */
        __HAL_RCC_MSI_DISABLE();
2000e170:	4b85      	ldr	r3, [pc, #532]	@ (2000e388 <HAL_RCC_OscConfig+0x4f4>)
2000e172:	681b      	ldr	r3, [r3, #0]
2000e174:	4a84      	ldr	r2, [pc, #528]	@ (2000e388 <HAL_RCC_OscConfig+0x4f4>)
2000e176:	f023 0301 	bic.w	r3, r3, #1
2000e17a:	6013      	str	r3, [r2, #0]

        tickstart = HAL_GetTick();
2000e17c:	f7f4 fc98 	bl	20002ab0 <HAL_GetTick>
2000e180:	62b8      	str	r0, [r7, #40]	@ 0x28

        /* Wait till MSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_MSISRDY) != 0U)
2000e182:	e009      	b.n	2000e198 <HAL_RCC_OscConfig+0x304>
        {
          if ((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
2000e184:	f7f4 fc94 	bl	20002ab0 <HAL_GetTick>
2000e188:	4602      	mov	r2, r0
2000e18a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
2000e18c:	1ad3      	subs	r3, r2, r3
2000e18e:	2b02      	cmp	r3, #2
2000e190:	d902      	bls.n	2000e198 <HAL_RCC_OscConfig+0x304>
          {
            return HAL_TIMEOUT;
2000e192:	2303      	movs	r3, #3
2000e194:	f000 bd53 	b.w	2000ec3e <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->CR, RCC_CR_MSISRDY) != 0U)
2000e198:	4b7b      	ldr	r3, [pc, #492]	@ (2000e388 <HAL_RCC_OscConfig+0x4f4>)
2000e19a:	681b      	ldr	r3, [r3, #0]
2000e19c:	f003 0304 	and.w	r3, r3, #4
2000e1a0:	2b00      	cmp	r3, #0
2000e1a2:	d1ef      	bne.n	2000e184 <HAL_RCC_OscConfig+0x2f0>
2000e1a4:	e000      	b.n	2000e1a8 <HAL_RCC_OscConfig+0x314>
      if (pRCC_OscInitStruct->MSIState == RCC_MSI_OFF)
2000e1a6:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if (((pRCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
2000e1a8:	687b      	ldr	r3, [r7, #4]
2000e1aa:	681b      	ldr	r3, [r3, #0]
2000e1ac:	f003 0301 	and.w	r3, r3, #1
2000e1b0:	2b00      	cmp	r3, #0
2000e1b2:	f000 808b 	beq.w	2000e2cc <HAL_RCC_OscConfig+0x438>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(pRCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE) ||
2000e1b6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
2000e1b8:	2b08      	cmp	r3, #8
2000e1ba:	d005      	beq.n	2000e1c8 <HAL_RCC_OscConfig+0x334>
2000e1bc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
2000e1be:	2b0c      	cmp	r3, #12
2000e1c0:	d109      	bne.n	2000e1d6 <HAL_RCC_OscConfig+0x342>
        ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSE)))
2000e1c2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
2000e1c4:	2b03      	cmp	r3, #3
2000e1c6:	d106      	bne.n	2000e1d6 <HAL_RCC_OscConfig+0x342>
    {
      if (pRCC_OscInitStruct->HSEState == RCC_HSE_OFF)
2000e1c8:	687b      	ldr	r3, [r7, #4]
2000e1ca:	685b      	ldr	r3, [r3, #4]
2000e1cc:	2b00      	cmp	r3, #0
2000e1ce:	d17d      	bne.n	2000e2cc <HAL_RCC_OscConfig+0x438>
      {
        return HAL_ERROR;
2000e1d0:	2301      	movs	r3, #1
2000e1d2:	f000 bd34 	b.w	2000ec3e <HAL_RCC_OscConfig+0xdaa>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(pRCC_OscInitStruct->HSEState);
2000e1d6:	687b      	ldr	r3, [r7, #4]
2000e1d8:	685b      	ldr	r3, [r3, #4]
2000e1da:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
2000e1de:	d106      	bne.n	2000e1ee <HAL_RCC_OscConfig+0x35a>
2000e1e0:	4b69      	ldr	r3, [pc, #420]	@ (2000e388 <HAL_RCC_OscConfig+0x4f4>)
2000e1e2:	681b      	ldr	r3, [r3, #0]
2000e1e4:	4a68      	ldr	r2, [pc, #416]	@ (2000e388 <HAL_RCC_OscConfig+0x4f4>)
2000e1e6:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
2000e1ea:	6013      	str	r3, [r2, #0]
2000e1ec:	e041      	b.n	2000e272 <HAL_RCC_OscConfig+0x3de>
2000e1ee:	687b      	ldr	r3, [r7, #4]
2000e1f0:	685b      	ldr	r3, [r3, #4]
2000e1f2:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
2000e1f6:	d112      	bne.n	2000e21e <HAL_RCC_OscConfig+0x38a>
2000e1f8:	4b63      	ldr	r3, [pc, #396]	@ (2000e388 <HAL_RCC_OscConfig+0x4f4>)
2000e1fa:	681b      	ldr	r3, [r3, #0]
2000e1fc:	4a62      	ldr	r2, [pc, #392]	@ (2000e388 <HAL_RCC_OscConfig+0x4f4>)
2000e1fe:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
2000e202:	6013      	str	r3, [r2, #0]
2000e204:	4b60      	ldr	r3, [pc, #384]	@ (2000e388 <HAL_RCC_OscConfig+0x4f4>)
2000e206:	681b      	ldr	r3, [r3, #0]
2000e208:	4a5f      	ldr	r2, [pc, #380]	@ (2000e388 <HAL_RCC_OscConfig+0x4f4>)
2000e20a:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
2000e20e:	6013      	str	r3, [r2, #0]
2000e210:	4b5d      	ldr	r3, [pc, #372]	@ (2000e388 <HAL_RCC_OscConfig+0x4f4>)
2000e212:	681b      	ldr	r3, [r3, #0]
2000e214:	4a5c      	ldr	r2, [pc, #368]	@ (2000e388 <HAL_RCC_OscConfig+0x4f4>)
2000e216:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
2000e21a:	6013      	str	r3, [r2, #0]
2000e21c:	e029      	b.n	2000e272 <HAL_RCC_OscConfig+0x3de>
2000e21e:	687b      	ldr	r3, [r7, #4]
2000e220:	685b      	ldr	r3, [r3, #4]
2000e222:	f5b3 1fa8 	cmp.w	r3, #1376256	@ 0x150000
2000e226:	d112      	bne.n	2000e24e <HAL_RCC_OscConfig+0x3ba>
2000e228:	4b57      	ldr	r3, [pc, #348]	@ (2000e388 <HAL_RCC_OscConfig+0x4f4>)
2000e22a:	681b      	ldr	r3, [r3, #0]
2000e22c:	4a56      	ldr	r2, [pc, #344]	@ (2000e388 <HAL_RCC_OscConfig+0x4f4>)
2000e22e:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
2000e232:	6013      	str	r3, [r2, #0]
2000e234:	4b54      	ldr	r3, [pc, #336]	@ (2000e388 <HAL_RCC_OscConfig+0x4f4>)
2000e236:	681b      	ldr	r3, [r3, #0]
2000e238:	4a53      	ldr	r2, [pc, #332]	@ (2000e388 <HAL_RCC_OscConfig+0x4f4>)
2000e23a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
2000e23e:	6013      	str	r3, [r2, #0]
2000e240:	4b51      	ldr	r3, [pc, #324]	@ (2000e388 <HAL_RCC_OscConfig+0x4f4>)
2000e242:	681b      	ldr	r3, [r3, #0]
2000e244:	4a50      	ldr	r2, [pc, #320]	@ (2000e388 <HAL_RCC_OscConfig+0x4f4>)
2000e246:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
2000e24a:	6013      	str	r3, [r2, #0]
2000e24c:	e011      	b.n	2000e272 <HAL_RCC_OscConfig+0x3de>
2000e24e:	4b4e      	ldr	r3, [pc, #312]	@ (2000e388 <HAL_RCC_OscConfig+0x4f4>)
2000e250:	681b      	ldr	r3, [r3, #0]
2000e252:	4a4d      	ldr	r2, [pc, #308]	@ (2000e388 <HAL_RCC_OscConfig+0x4f4>)
2000e254:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
2000e258:	6013      	str	r3, [r2, #0]
2000e25a:	4b4b      	ldr	r3, [pc, #300]	@ (2000e388 <HAL_RCC_OscConfig+0x4f4>)
2000e25c:	681b      	ldr	r3, [r3, #0]
2000e25e:	4a4a      	ldr	r2, [pc, #296]	@ (2000e388 <HAL_RCC_OscConfig+0x4f4>)
2000e260:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
2000e264:	6013      	str	r3, [r2, #0]
2000e266:	4b48      	ldr	r3, [pc, #288]	@ (2000e388 <HAL_RCC_OscConfig+0x4f4>)
2000e268:	681b      	ldr	r3, [r3, #0]
2000e26a:	4a47      	ldr	r2, [pc, #284]	@ (2000e388 <HAL_RCC_OscConfig+0x4f4>)
2000e26c:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
2000e270:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (pRCC_OscInitStruct->HSEState != RCC_HSE_OFF)
2000e272:	687b      	ldr	r3, [r7, #4]
2000e274:	685b      	ldr	r3, [r3, #4]
2000e276:	2b00      	cmp	r3, #0
2000e278:	d014      	beq.n	2000e2a4 <HAL_RCC_OscConfig+0x410>
      {
        tickstart = HAL_GetTick();
2000e27a:	f7f4 fc19 	bl	20002ab0 <HAL_GetTick>
2000e27e:	62b8      	str	r0, [r7, #40]	@ 0x28

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
2000e280:	e009      	b.n	2000e296 <HAL_RCC_OscConfig+0x402>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
2000e282:	f7f4 fc15 	bl	20002ab0 <HAL_GetTick>
2000e286:	4602      	mov	r2, r0
2000e288:	6abb      	ldr	r3, [r7, #40]	@ 0x28
2000e28a:	1ad3      	subs	r3, r2, r3
2000e28c:	2b64      	cmp	r3, #100	@ 0x64
2000e28e:	d902      	bls.n	2000e296 <HAL_RCC_OscConfig+0x402>
          {
            return HAL_TIMEOUT;
2000e290:	2303      	movs	r3, #3
2000e292:	f000 bcd4 	b.w	2000ec3e <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
2000e296:	4b3c      	ldr	r3, [pc, #240]	@ (2000e388 <HAL_RCC_OscConfig+0x4f4>)
2000e298:	681b      	ldr	r3, [r3, #0]
2000e29a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
2000e29e:	2b00      	cmp	r3, #0
2000e2a0:	d0ef      	beq.n	2000e282 <HAL_RCC_OscConfig+0x3ee>
2000e2a2:	e013      	b.n	2000e2cc <HAL_RCC_OscConfig+0x438>
          }
        }
      }
      else
      {
        tickstart = HAL_GetTick();
2000e2a4:	f7f4 fc04 	bl	20002ab0 <HAL_GetTick>
2000e2a8:	62b8      	str	r0, [r7, #40]	@ 0x28

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
2000e2aa:	e009      	b.n	2000e2c0 <HAL_RCC_OscConfig+0x42c>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
2000e2ac:	f7f4 fc00 	bl	20002ab0 <HAL_GetTick>
2000e2b0:	4602      	mov	r2, r0
2000e2b2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
2000e2b4:	1ad3      	subs	r3, r2, r3
2000e2b6:	2b64      	cmp	r3, #100	@ 0x64
2000e2b8:	d902      	bls.n	2000e2c0 <HAL_RCC_OscConfig+0x42c>
          {
            return HAL_TIMEOUT;
2000e2ba:	2303      	movs	r3, #3
2000e2bc:	f000 bcbf 	b.w	2000ec3e <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
2000e2c0:	4b31      	ldr	r3, [pc, #196]	@ (2000e388 <HAL_RCC_OscConfig+0x4f4>)
2000e2c2:	681b      	ldr	r3, [r3, #0]
2000e2c4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
2000e2c8:	2b00      	cmp	r3, #0
2000e2ca:	d1ef      	bne.n	2000e2ac <HAL_RCC_OscConfig+0x418>
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((pRCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
2000e2cc:	687b      	ldr	r3, [r7, #4]
2000e2ce:	681b      	ldr	r3, [r3, #0]
2000e2d0:	f003 0302 	and.w	r3, r3, #2
2000e2d4:	2b00      	cmp	r3, #0
2000e2d6:	d05f      	beq.n	2000e398 <HAL_RCC_OscConfig+0x504>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(pRCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(pRCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI) ||
2000e2d8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
2000e2da:	2b04      	cmp	r3, #4
2000e2dc:	d005      	beq.n	2000e2ea <HAL_RCC_OscConfig+0x456>
2000e2de:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
2000e2e0:	2b0c      	cmp	r3, #12
2000e2e2:	d114      	bne.n	2000e30e <HAL_RCC_OscConfig+0x47a>
        ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSI)))
2000e2e4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
2000e2e6:	2b02      	cmp	r3, #2
2000e2e8:	d111      	bne.n	2000e30e <HAL_RCC_OscConfig+0x47a>
    {
      /* When HSI is used as system clock it will not be disabled */
      if (pRCC_OscInitStruct->HSIState == RCC_HSI_OFF)
2000e2ea:	687b      	ldr	r3, [r7, #4]
2000e2ec:	68db      	ldr	r3, [r3, #12]
2000e2ee:	2b00      	cmp	r3, #0
2000e2f0:	d102      	bne.n	2000e2f8 <HAL_RCC_OscConfig+0x464>
      {
        return HAL_ERROR;
2000e2f2:	2301      	movs	r3, #1
2000e2f4:	f000 bca3 	b.w	2000ec3e <HAL_RCC_OscConfig+0xdaa>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(pRCC_OscInitStruct->HSICalibrationValue);
2000e2f8:	4b23      	ldr	r3, [pc, #140]	@ (2000e388 <HAL_RCC_OscConfig+0x4f4>)
2000e2fa:	691b      	ldr	r3, [r3, #16]
2000e2fc:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
2000e300:	687b      	ldr	r3, [r7, #4]
2000e302:	691b      	ldr	r3, [r3, #16]
2000e304:	041b      	lsls	r3, r3, #16
2000e306:	4920      	ldr	r1, [pc, #128]	@ (2000e388 <HAL_RCC_OscConfig+0x4f4>)
2000e308:	4313      	orrs	r3, r2
2000e30a:	610b      	str	r3, [r1, #16]
      if (pRCC_OscInitStruct->HSIState == RCC_HSI_OFF)
2000e30c:	e044      	b.n	2000e398 <HAL_RCC_OscConfig+0x504>
      }
    }
    else
    {
      /* Check the HSI State */
      if (pRCC_OscInitStruct->HSIState != RCC_HSI_OFF)
2000e30e:	687b      	ldr	r3, [r7, #4]
2000e310:	68db      	ldr	r3, [r3, #12]
2000e312:	2b00      	cmp	r3, #0
2000e314:	d024      	beq.n	2000e360 <HAL_RCC_OscConfig+0x4cc>
      {
        /* Enable the Internal High Speed oscillator (HSI) */
        __HAL_RCC_HSI_ENABLE();
2000e316:	4b1c      	ldr	r3, [pc, #112]	@ (2000e388 <HAL_RCC_OscConfig+0x4f4>)
2000e318:	681b      	ldr	r3, [r3, #0]
2000e31a:	4a1b      	ldr	r2, [pc, #108]	@ (2000e388 <HAL_RCC_OscConfig+0x4f4>)
2000e31c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
2000e320:	6013      	str	r3, [r2, #0]

        tickstart = HAL_GetTick();
2000e322:	f7f4 fbc5 	bl	20002ab0 <HAL_GetTick>
2000e326:	62b8      	str	r0, [r7, #40]	@ 0x28

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
2000e328:	e009      	b.n	2000e33e <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
2000e32a:	f7f4 fbc1 	bl	20002ab0 <HAL_GetTick>
2000e32e:	4602      	mov	r2, r0
2000e330:	6abb      	ldr	r3, [r7, #40]	@ 0x28
2000e332:	1ad3      	subs	r3, r2, r3
2000e334:	2b02      	cmp	r3, #2
2000e336:	d902      	bls.n	2000e33e <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
2000e338:	2303      	movs	r3, #3
2000e33a:	f000 bc80 	b.w	2000ec3e <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
2000e33e:	4b12      	ldr	r3, [pc, #72]	@ (2000e388 <HAL_RCC_OscConfig+0x4f4>)
2000e340:	681b      	ldr	r3, [r3, #0]
2000e342:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
2000e346:	2b00      	cmp	r3, #0
2000e348:	d0ef      	beq.n	2000e32a <HAL_RCC_OscConfig+0x496>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(pRCC_OscInitStruct->HSICalibrationValue);
2000e34a:	4b0f      	ldr	r3, [pc, #60]	@ (2000e388 <HAL_RCC_OscConfig+0x4f4>)
2000e34c:	691b      	ldr	r3, [r3, #16]
2000e34e:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
2000e352:	687b      	ldr	r3, [r7, #4]
2000e354:	691b      	ldr	r3, [r3, #16]
2000e356:	041b      	lsls	r3, r3, #16
2000e358:	490b      	ldr	r1, [pc, #44]	@ (2000e388 <HAL_RCC_OscConfig+0x4f4>)
2000e35a:	4313      	orrs	r3, r2
2000e35c:	610b      	str	r3, [r1, #16]
2000e35e:	e01b      	b.n	2000e398 <HAL_RCC_OscConfig+0x504>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI) */
        __HAL_RCC_HSI_DISABLE();
2000e360:	4b09      	ldr	r3, [pc, #36]	@ (2000e388 <HAL_RCC_OscConfig+0x4f4>)
2000e362:	681b      	ldr	r3, [r3, #0]
2000e364:	4a08      	ldr	r2, [pc, #32]	@ (2000e388 <HAL_RCC_OscConfig+0x4f4>)
2000e366:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
2000e36a:	6013      	str	r3, [r2, #0]

        tickstart = HAL_GetTick();
2000e36c:	f7f4 fba0 	bl	20002ab0 <HAL_GetTick>
2000e370:	62b8      	str	r0, [r7, #40]	@ 0x28

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
2000e372:	e00b      	b.n	2000e38c <HAL_RCC_OscConfig+0x4f8>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
2000e374:	f7f4 fb9c 	bl	20002ab0 <HAL_GetTick>
2000e378:	4602      	mov	r2, r0
2000e37a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
2000e37c:	1ad3      	subs	r3, r2, r3
2000e37e:	2b02      	cmp	r3, #2
2000e380:	d904      	bls.n	2000e38c <HAL_RCC_OscConfig+0x4f8>
          {
            return HAL_TIMEOUT;
2000e382:	2303      	movs	r3, #3
2000e384:	f000 bc5b 	b.w	2000ec3e <HAL_RCC_OscConfig+0xdaa>
2000e388:	46020c00 	.word	0x46020c00
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
2000e38c:	4baf      	ldr	r3, [pc, #700]	@ (2000e64c <HAL_RCC_OscConfig+0x7b8>)
2000e38e:	681b      	ldr	r3, [r3, #0]
2000e390:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
2000e394:	2b00      	cmp	r3, #0
2000e396:	d1ed      	bne.n	2000e374 <HAL_RCC_OscConfig+0x4e0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((pRCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
2000e398:	687b      	ldr	r3, [r7, #4]
2000e39a:	681b      	ldr	r3, [r3, #0]
2000e39c:	f003 0308 	and.w	r3, r3, #8
2000e3a0:	2b00      	cmp	r3, #0
2000e3a2:	f000 80c8 	beq.w	2000e536 <HAL_RCC_OscConfig+0x6a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(pRCC_OscInitStruct->LSIState));

    FlagStatus  pwrclkchanged = RESET;
2000e3a6:	2300      	movs	r3, #0
2000e3a8:	f887 3036 	strb.w	r3, [r7, #54]	@ 0x36

    /* Update LSI configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
2000e3ac:	4ba7      	ldr	r3, [pc, #668]	@ (2000e64c <HAL_RCC_OscConfig+0x7b8>)
2000e3ae:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
2000e3b2:	f003 0304 	and.w	r3, r3, #4
2000e3b6:	2b00      	cmp	r3, #0
2000e3b8:	d111      	bne.n	2000e3de <HAL_RCC_OscConfig+0x54a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
2000e3ba:	4ba4      	ldr	r3, [pc, #656]	@ (2000e64c <HAL_RCC_OscConfig+0x7b8>)
2000e3bc:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
2000e3c0:	4aa2      	ldr	r2, [pc, #648]	@ (2000e64c <HAL_RCC_OscConfig+0x7b8>)
2000e3c2:	f043 0304 	orr.w	r3, r3, #4
2000e3c6:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
2000e3ca:	4ba0      	ldr	r3, [pc, #640]	@ (2000e64c <HAL_RCC_OscConfig+0x7b8>)
2000e3cc:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
2000e3d0:	f003 0304 	and.w	r3, r3, #4
2000e3d4:	617b      	str	r3, [r7, #20]
2000e3d6:	697b      	ldr	r3, [r7, #20]
      pwrclkchanged = SET;
2000e3d8:	2301      	movs	r3, #1
2000e3da:	f887 3036 	strb.w	r3, [r7, #54]	@ 0x36
    }

    if (HAL_IS_BIT_CLR(PWR->DBPR, PWR_DBPR_DBP))
2000e3de:	4b9c      	ldr	r3, [pc, #624]	@ (2000e650 <HAL_RCC_OscConfig+0x7bc>)
2000e3e0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
2000e3e2:	f003 0301 	and.w	r3, r3, #1
2000e3e6:	2b00      	cmp	r3, #0
2000e3e8:	d119      	bne.n	2000e41e <HAL_RCC_OscConfig+0x58a>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->DBPR, PWR_DBPR_DBP);
2000e3ea:	4b99      	ldr	r3, [pc, #612]	@ (2000e650 <HAL_RCC_OscConfig+0x7bc>)
2000e3ec:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
2000e3ee:	4a98      	ldr	r2, [pc, #608]	@ (2000e650 <HAL_RCC_OscConfig+0x7bc>)
2000e3f0:	f043 0301 	orr.w	r3, r3, #1
2000e3f4:	6293      	str	r3, [r2, #40]	@ 0x28

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
2000e3f6:	f7f4 fb5b 	bl	20002ab0 <HAL_GetTick>
2000e3fa:	62b8      	str	r0, [r7, #40]	@ 0x28

      while (HAL_IS_BIT_CLR(PWR->DBPR, PWR_DBPR_DBP))
2000e3fc:	e009      	b.n	2000e412 <HAL_RCC_OscConfig+0x57e>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
2000e3fe:	f7f4 fb57 	bl	20002ab0 <HAL_GetTick>
2000e402:	4602      	mov	r2, r0
2000e404:	6abb      	ldr	r3, [r7, #40]	@ 0x28
2000e406:	1ad3      	subs	r3, r2, r3
2000e408:	2b02      	cmp	r3, #2
2000e40a:	d902      	bls.n	2000e412 <HAL_RCC_OscConfig+0x57e>
        {
          return HAL_TIMEOUT;
2000e40c:	2303      	movs	r3, #3
2000e40e:	f000 bc16 	b.w	2000ec3e <HAL_RCC_OscConfig+0xdaa>
      while (HAL_IS_BIT_CLR(PWR->DBPR, PWR_DBPR_DBP))
2000e412:	4b8f      	ldr	r3, [pc, #572]	@ (2000e650 <HAL_RCC_OscConfig+0x7bc>)
2000e414:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
2000e416:	f003 0301 	and.w	r3, r3, #1
2000e41a:	2b00      	cmp	r3, #0
2000e41c:	d0ef      	beq.n	2000e3fe <HAL_RCC_OscConfig+0x56a>
        }
      }
    }
    /* Check the LSI State */
    if (pRCC_OscInitStruct->LSIState != RCC_LSI_OFF)
2000e41e:	687b      	ldr	r3, [r7, #4]
2000e420:	695b      	ldr	r3, [r3, #20]
2000e422:	2b00      	cmp	r3, #0
2000e424:	d05f      	beq.n	2000e4e6 <HAL_RCC_OscConfig+0x652>
    {
      uint32_t bdcr_temp = RCC->BDCR;
2000e426:	4b89      	ldr	r3, [pc, #548]	@ (2000e64c <HAL_RCC_OscConfig+0x7b8>)
2000e428:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
2000e42c:	623b      	str	r3, [r7, #32]

      /* Check LSI division factor */
      assert_param(IS_RCC_LSIDIV(pRCC_OscInitStruct->LSIDiv));

      if (pRCC_OscInitStruct->LSIDiv != (bdcr_temp & RCC_BDCR_LSIPREDIV))
2000e42e:	687b      	ldr	r3, [r7, #4]
2000e430:	699a      	ldr	r2, [r3, #24]
2000e432:	6a3b      	ldr	r3, [r7, #32]
2000e434:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
2000e438:	429a      	cmp	r2, r3
2000e43a:	d037      	beq.n	2000e4ac <HAL_RCC_OscConfig+0x618>
      {
        if (((bdcr_temp & RCC_BDCR_LSIRDY) == RCC_BDCR_LSIRDY) && \
2000e43c:	6a3b      	ldr	r3, [r7, #32]
2000e43e:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
2000e442:	2b00      	cmp	r3, #0
2000e444:	d006      	beq.n	2000e454 <HAL_RCC_OscConfig+0x5c0>
            ((bdcr_temp & RCC_BDCR_LSION) != RCC_BDCR_LSION))
2000e446:	6a3b      	ldr	r3, [r7, #32]
2000e448:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
        if (((bdcr_temp & RCC_BDCR_LSIRDY) == RCC_BDCR_LSIRDY) && \
2000e44c:	2b00      	cmp	r3, #0
2000e44e:	d101      	bne.n	2000e454 <HAL_RCC_OscConfig+0x5c0>
        {
          /* If LSIRDY is set while LSION is not enabled, LSIPREDIV can't be updated */
          /* The LSIPREDIV cannot be changed if the LSI is used by the IWDG or by the RTC */
          return HAL_ERROR;
2000e450:	2301      	movs	r3, #1
2000e452:	e3f4      	b.n	2000ec3e <HAL_RCC_OscConfig+0xdaa>
        }

        /* Turn off LSI before changing RCC_BDCR_LSIPREDIV */
        if ((bdcr_temp & RCC_BDCR_LSION) == RCC_BDCR_LSION)
2000e454:	6a3b      	ldr	r3, [r7, #32]
2000e456:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
2000e45a:	2b00      	cmp	r3, #0
2000e45c:	d01b      	beq.n	2000e496 <HAL_RCC_OscConfig+0x602>
        {
          __HAL_RCC_LSI_DISABLE();
2000e45e:	4b7b      	ldr	r3, [pc, #492]	@ (2000e64c <HAL_RCC_OscConfig+0x7b8>)
2000e460:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
2000e464:	4a79      	ldr	r2, [pc, #484]	@ (2000e64c <HAL_RCC_OscConfig+0x7b8>)
2000e466:	f023 53a0 	bic.w	r3, r3, #335544320	@ 0x14000000
2000e46a:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

          tickstart = HAL_GetTick();
2000e46e:	f7f4 fb1f 	bl	20002ab0 <HAL_GetTick>
2000e472:	62b8      	str	r0, [r7, #40]	@ 0x28

          /* Wait till LSI is disabled */
          while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) != 0U)
2000e474:	e008      	b.n	2000e488 <HAL_RCC_OscConfig+0x5f4>
          {
            if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
2000e476:	f7f4 fb1b 	bl	20002ab0 <HAL_GetTick>
2000e47a:	4602      	mov	r2, r0
2000e47c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
2000e47e:	1ad3      	subs	r3, r2, r3
2000e480:	2b05      	cmp	r3, #5
2000e482:	d901      	bls.n	2000e488 <HAL_RCC_OscConfig+0x5f4>
            {
              return HAL_TIMEOUT;
2000e484:	2303      	movs	r3, #3
2000e486:	e3da      	b.n	2000ec3e <HAL_RCC_OscConfig+0xdaa>
          while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) != 0U)
2000e488:	4b70      	ldr	r3, [pc, #448]	@ (2000e64c <HAL_RCC_OscConfig+0x7b8>)
2000e48a:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
2000e48e:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
2000e492:	2b00      	cmp	r3, #0
2000e494:	d1ef      	bne.n	2000e476 <HAL_RCC_OscConfig+0x5e2>
            }
          }
        }

        /* Set LSI division factor */
        MODIFY_REG(RCC->BDCR, RCC_BDCR_LSIPREDIV, pRCC_OscInitStruct->LSIDiv);
2000e496:	4b6d      	ldr	r3, [pc, #436]	@ (2000e64c <HAL_RCC_OscConfig+0x7b8>)
2000e498:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
2000e49c:	f023 5280 	bic.w	r2, r3, #268435456	@ 0x10000000
2000e4a0:	687b      	ldr	r3, [r7, #4]
2000e4a2:	699b      	ldr	r3, [r3, #24]
2000e4a4:	4969      	ldr	r1, [pc, #420]	@ (2000e64c <HAL_RCC_OscConfig+0x7b8>)
2000e4a6:	4313      	orrs	r3, r2
2000e4a8:	f8c1 30f0 	str.w	r3, [r1, #240]	@ 0xf0
      }

      /* Enable the Internal Low Speed oscillator (LSI) */
      __HAL_RCC_LSI_ENABLE();
2000e4ac:	4b67      	ldr	r3, [pc, #412]	@ (2000e64c <HAL_RCC_OscConfig+0x7b8>)
2000e4ae:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
2000e4b2:	4a66      	ldr	r2, [pc, #408]	@ (2000e64c <HAL_RCC_OscConfig+0x7b8>)
2000e4b4:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
2000e4b8:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

      tickstart = HAL_GetTick();
2000e4bc:	f7f4 faf8 	bl	20002ab0 <HAL_GetTick>
2000e4c0:	62b8      	str	r0, [r7, #40]	@ 0x28

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) == 0U)
2000e4c2:	e008      	b.n	2000e4d6 <HAL_RCC_OscConfig+0x642>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
2000e4c4:	f7f4 faf4 	bl	20002ab0 <HAL_GetTick>
2000e4c8:	4602      	mov	r2, r0
2000e4ca:	6abb      	ldr	r3, [r7, #40]	@ 0x28
2000e4cc:	1ad3      	subs	r3, r2, r3
2000e4ce:	2b05      	cmp	r3, #5
2000e4d0:	d901      	bls.n	2000e4d6 <HAL_RCC_OscConfig+0x642>
        {
          return HAL_TIMEOUT;
2000e4d2:	2303      	movs	r3, #3
2000e4d4:	e3b3      	b.n	2000ec3e <HAL_RCC_OscConfig+0xdaa>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) == 0U)
2000e4d6:	4b5d      	ldr	r3, [pc, #372]	@ (2000e64c <HAL_RCC_OscConfig+0x7b8>)
2000e4d8:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
2000e4dc:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
2000e4e0:	2b00      	cmp	r3, #0
2000e4e2:	d0ef      	beq.n	2000e4c4 <HAL_RCC_OscConfig+0x630>
2000e4e4:	e01b      	b.n	2000e51e <HAL_RCC_OscConfig+0x68a>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI) */
      __HAL_RCC_LSI_DISABLE();
2000e4e6:	4b59      	ldr	r3, [pc, #356]	@ (2000e64c <HAL_RCC_OscConfig+0x7b8>)
2000e4e8:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
2000e4ec:	4a57      	ldr	r2, [pc, #348]	@ (2000e64c <HAL_RCC_OscConfig+0x7b8>)
2000e4ee:	f023 53a0 	bic.w	r3, r3, #335544320	@ 0x14000000
2000e4f2:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

      tickstart = HAL_GetTick();
2000e4f6:	f7f4 fadb 	bl	20002ab0 <HAL_GetTick>
2000e4fa:	62b8      	str	r0, [r7, #40]	@ 0x28

      /* Wait till LSI is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) != 0U)
2000e4fc:	e008      	b.n	2000e510 <HAL_RCC_OscConfig+0x67c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
2000e4fe:	f7f4 fad7 	bl	20002ab0 <HAL_GetTick>
2000e502:	4602      	mov	r2, r0
2000e504:	6abb      	ldr	r3, [r7, #40]	@ 0x28
2000e506:	1ad3      	subs	r3, r2, r3
2000e508:	2b05      	cmp	r3, #5
2000e50a:	d901      	bls.n	2000e510 <HAL_RCC_OscConfig+0x67c>
        {
          return HAL_TIMEOUT;
2000e50c:	2303      	movs	r3, #3
2000e50e:	e396      	b.n	2000ec3e <HAL_RCC_OscConfig+0xdaa>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) != 0U)
2000e510:	4b4e      	ldr	r3, [pc, #312]	@ (2000e64c <HAL_RCC_OscConfig+0x7b8>)
2000e512:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
2000e516:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
2000e51a:	2b00      	cmp	r3, #0
2000e51c:	d1ef      	bne.n	2000e4fe <HAL_RCC_OscConfig+0x66a>
        }
      }
    }
    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
2000e51e:	f897 3036 	ldrb.w	r3, [r7, #54]	@ 0x36
2000e522:	2b01      	cmp	r3, #1
2000e524:	d107      	bne.n	2000e536 <HAL_RCC_OscConfig+0x6a2>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
2000e526:	4b49      	ldr	r3, [pc, #292]	@ (2000e64c <HAL_RCC_OscConfig+0x7b8>)
2000e528:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
2000e52c:	4a47      	ldr	r2, [pc, #284]	@ (2000e64c <HAL_RCC_OscConfig+0x7b8>)
2000e52e:	f023 0304 	bic.w	r3, r3, #4
2000e532:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((pRCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
2000e536:	687b      	ldr	r3, [r7, #4]
2000e538:	681b      	ldr	r3, [r3, #0]
2000e53a:	f003 0304 	and.w	r3, r3, #4
2000e53e:	2b00      	cmp	r3, #0
2000e540:	f000 8111 	beq.w	2000e766 <HAL_RCC_OscConfig+0x8d2>
  {
    FlagStatus pwrclkchanged = RESET;
2000e544:	2300      	movs	r3, #0
2000e546:	f887 3035 	strb.w	r3, [r7, #53]	@ 0x35
    /* Check the parameters */
    assert_param(IS_RCC_LSE(pRCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
2000e54a:	4b40      	ldr	r3, [pc, #256]	@ (2000e64c <HAL_RCC_OscConfig+0x7b8>)
2000e54c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
2000e550:	f003 0304 	and.w	r3, r3, #4
2000e554:	2b00      	cmp	r3, #0
2000e556:	d111      	bne.n	2000e57c <HAL_RCC_OscConfig+0x6e8>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
2000e558:	4b3c      	ldr	r3, [pc, #240]	@ (2000e64c <HAL_RCC_OscConfig+0x7b8>)
2000e55a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
2000e55e:	4a3b      	ldr	r2, [pc, #236]	@ (2000e64c <HAL_RCC_OscConfig+0x7b8>)
2000e560:	f043 0304 	orr.w	r3, r3, #4
2000e564:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
2000e568:	4b38      	ldr	r3, [pc, #224]	@ (2000e64c <HAL_RCC_OscConfig+0x7b8>)
2000e56a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
2000e56e:	f003 0304 	and.w	r3, r3, #4
2000e572:	613b      	str	r3, [r7, #16]
2000e574:	693b      	ldr	r3, [r7, #16]
      pwrclkchanged = SET;
2000e576:	2301      	movs	r3, #1
2000e578:	f887 3035 	strb.w	r3, [r7, #53]	@ 0x35
    }

    if (HAL_IS_BIT_CLR(PWR->DBPR, PWR_DBPR_DBP))
2000e57c:	4b34      	ldr	r3, [pc, #208]	@ (2000e650 <HAL_RCC_OscConfig+0x7bc>)
2000e57e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
2000e580:	f003 0301 	and.w	r3, r3, #1
2000e584:	2b00      	cmp	r3, #0
2000e586:	d118      	bne.n	2000e5ba <HAL_RCC_OscConfig+0x726>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->DBPR, PWR_DBPR_DBP);
2000e588:	4b31      	ldr	r3, [pc, #196]	@ (2000e650 <HAL_RCC_OscConfig+0x7bc>)
2000e58a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
2000e58c:	4a30      	ldr	r2, [pc, #192]	@ (2000e650 <HAL_RCC_OscConfig+0x7bc>)
2000e58e:	f043 0301 	orr.w	r3, r3, #1
2000e592:	6293      	str	r3, [r2, #40]	@ 0x28

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
2000e594:	f7f4 fa8c 	bl	20002ab0 <HAL_GetTick>
2000e598:	62b8      	str	r0, [r7, #40]	@ 0x28

      while (HAL_IS_BIT_CLR(PWR->DBPR, PWR_DBPR_DBP))
2000e59a:	e008      	b.n	2000e5ae <HAL_RCC_OscConfig+0x71a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
2000e59c:	f7f4 fa88 	bl	20002ab0 <HAL_GetTick>
2000e5a0:	4602      	mov	r2, r0
2000e5a2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
2000e5a4:	1ad3      	subs	r3, r2, r3
2000e5a6:	2b02      	cmp	r3, #2
2000e5a8:	d901      	bls.n	2000e5ae <HAL_RCC_OscConfig+0x71a>
        {
          return HAL_TIMEOUT;
2000e5aa:	2303      	movs	r3, #3
2000e5ac:	e347      	b.n	2000ec3e <HAL_RCC_OscConfig+0xdaa>
      while (HAL_IS_BIT_CLR(PWR->DBPR, PWR_DBPR_DBP))
2000e5ae:	4b28      	ldr	r3, [pc, #160]	@ (2000e650 <HAL_RCC_OscConfig+0x7bc>)
2000e5b0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
2000e5b2:	f003 0301 	and.w	r3, r3, #1
2000e5b6:	2b00      	cmp	r3, #0
2000e5b8:	d0f0      	beq.n	2000e59c <HAL_RCC_OscConfig+0x708>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    if ((pRCC_OscInitStruct->LSEState & RCC_BDCR_LSEON) != 0U)
2000e5ba:	687b      	ldr	r3, [r7, #4]
2000e5bc:	689b      	ldr	r3, [r3, #8]
2000e5be:	f003 0301 	and.w	r3, r3, #1
2000e5c2:	2b00      	cmp	r3, #0
2000e5c4:	d01f      	beq.n	2000e606 <HAL_RCC_OscConfig+0x772>
    {
      if ((pRCC_OscInitStruct->LSEState & RCC_BDCR_LSEBYP) != 0U)
2000e5c6:	687b      	ldr	r3, [r7, #4]
2000e5c8:	689b      	ldr	r3, [r3, #8]
2000e5ca:	f003 0304 	and.w	r3, r3, #4
2000e5ce:	2b00      	cmp	r3, #0
2000e5d0:	d010      	beq.n	2000e5f4 <HAL_RCC_OscConfig+0x760>
      {
        /* LSE oscillator bypass enable */
        SET_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
2000e5d2:	4b1e      	ldr	r3, [pc, #120]	@ (2000e64c <HAL_RCC_OscConfig+0x7b8>)
2000e5d4:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
2000e5d8:	4a1c      	ldr	r2, [pc, #112]	@ (2000e64c <HAL_RCC_OscConfig+0x7b8>)
2000e5da:	f043 0304 	orr.w	r3, r3, #4
2000e5de:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
        SET_BIT(RCC->BDCR, RCC_BDCR_LSEON);
2000e5e2:	4b1a      	ldr	r3, [pc, #104]	@ (2000e64c <HAL_RCC_OscConfig+0x7b8>)
2000e5e4:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
2000e5e8:	4a18      	ldr	r2, [pc, #96]	@ (2000e64c <HAL_RCC_OscConfig+0x7b8>)
2000e5ea:	f043 0301 	orr.w	r3, r3, #1
2000e5ee:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
2000e5f2:	e018      	b.n	2000e626 <HAL_RCC_OscConfig+0x792>
      }
      else
      {
        /* LSE oscillator enable */
        SET_BIT(RCC->BDCR, RCC_BDCR_LSEON);
2000e5f4:	4b15      	ldr	r3, [pc, #84]	@ (2000e64c <HAL_RCC_OscConfig+0x7b8>)
2000e5f6:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
2000e5fa:	4a14      	ldr	r2, [pc, #80]	@ (2000e64c <HAL_RCC_OscConfig+0x7b8>)
2000e5fc:	f043 0301 	orr.w	r3, r3, #1
2000e600:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
2000e604:	e00f      	b.n	2000e626 <HAL_RCC_OscConfig+0x792>
      }
    }
    else
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
2000e606:	4b11      	ldr	r3, [pc, #68]	@ (2000e64c <HAL_RCC_OscConfig+0x7b8>)
2000e608:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
2000e60c:	4a0f      	ldr	r2, [pc, #60]	@ (2000e64c <HAL_RCC_OscConfig+0x7b8>)
2000e60e:	f023 0301 	bic.w	r3, r3, #1
2000e612:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
2000e616:	4b0d      	ldr	r3, [pc, #52]	@ (2000e64c <HAL_RCC_OscConfig+0x7b8>)
2000e618:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
2000e61c:	4a0b      	ldr	r2, [pc, #44]	@ (2000e64c <HAL_RCC_OscConfig+0x7b8>)
2000e61e:	f023 0304 	bic.w	r3, r3, #4
2000e622:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
    }

    /* Check the LSE State */
    if (pRCC_OscInitStruct->LSEState != RCC_LSE_OFF)
2000e626:	687b      	ldr	r3, [r7, #4]
2000e628:	689b      	ldr	r3, [r3, #8]
2000e62a:	2b00      	cmp	r3, #0
2000e62c:	d057      	beq.n	2000e6de <HAL_RCC_OscConfig+0x84a>
    {
      tickstart = HAL_GetTick();
2000e62e:	f7f4 fa3f 	bl	20002ab0 <HAL_GetTick>
2000e632:	62b8      	str	r0, [r7, #40]	@ 0x28

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
2000e634:	e00e      	b.n	2000e654 <HAL_RCC_OscConfig+0x7c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
2000e636:	f7f4 fa3b 	bl	20002ab0 <HAL_GetTick>
2000e63a:	4602      	mov	r2, r0
2000e63c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
2000e63e:	1ad3      	subs	r3, r2, r3
2000e640:	f241 3288 	movw	r2, #5000	@ 0x1388
2000e644:	4293      	cmp	r3, r2
2000e646:	d905      	bls.n	2000e654 <HAL_RCC_OscConfig+0x7c0>
        {
          return HAL_TIMEOUT;
2000e648:	2303      	movs	r3, #3
2000e64a:	e2f8      	b.n	2000ec3e <HAL_RCC_OscConfig+0xdaa>
2000e64c:	46020c00 	.word	0x46020c00
2000e650:	46020800 	.word	0x46020800
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
2000e654:	4b9c      	ldr	r3, [pc, #624]	@ (2000e8c8 <HAL_RCC_OscConfig+0xa34>)
2000e656:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
2000e65a:	f003 0302 	and.w	r3, r3, #2
2000e65e:	2b00      	cmp	r3, #0
2000e660:	d0e9      	beq.n	2000e636 <HAL_RCC_OscConfig+0x7a2>
        }
      }

      /* Enable LSESYS additionally if requested */
      if ((pRCC_OscInitStruct->LSEState & RCC_BDCR_LSESYSEN) != 0U)
2000e662:	687b      	ldr	r3, [r7, #4]
2000e664:	689b      	ldr	r3, [r3, #8]
2000e666:	f003 0380 	and.w	r3, r3, #128	@ 0x80
2000e66a:	2b00      	cmp	r3, #0
2000e66c:	d01b      	beq.n	2000e6a6 <HAL_RCC_OscConfig+0x812>
      {
        SET_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN);
2000e66e:	4b96      	ldr	r3, [pc, #600]	@ (2000e8c8 <HAL_RCC_OscConfig+0xa34>)
2000e670:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
2000e674:	4a94      	ldr	r2, [pc, #592]	@ (2000e8c8 <HAL_RCC_OscConfig+0xa34>)
2000e676:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
2000e67a:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

        /* Wait till LSESYS is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) == 0U)
2000e67e:	e00a      	b.n	2000e696 <HAL_RCC_OscConfig+0x802>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
2000e680:	f7f4 fa16 	bl	20002ab0 <HAL_GetTick>
2000e684:	4602      	mov	r2, r0
2000e686:	6abb      	ldr	r3, [r7, #40]	@ 0x28
2000e688:	1ad3      	subs	r3, r2, r3
2000e68a:	f241 3288 	movw	r2, #5000	@ 0x1388
2000e68e:	4293      	cmp	r3, r2
2000e690:	d901      	bls.n	2000e696 <HAL_RCC_OscConfig+0x802>
          {
            return HAL_TIMEOUT;
2000e692:	2303      	movs	r3, #3
2000e694:	e2d3      	b.n	2000ec3e <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) == 0U)
2000e696:	4b8c      	ldr	r3, [pc, #560]	@ (2000e8c8 <HAL_RCC_OscConfig+0xa34>)
2000e698:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
2000e69c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
2000e6a0:	2b00      	cmp	r3, #0
2000e6a2:	d0ed      	beq.n	2000e680 <HAL_RCC_OscConfig+0x7ec>
2000e6a4:	e053      	b.n	2000e74e <HAL_RCC_OscConfig+0x8ba>
        }
      }
      else
      {
        /* Make sure LSESYSEN/LSESYSRDY are reset */
        CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN);
2000e6a6:	4b88      	ldr	r3, [pc, #544]	@ (2000e8c8 <HAL_RCC_OscConfig+0xa34>)
2000e6a8:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
2000e6ac:	4a86      	ldr	r2, [pc, #536]	@ (2000e8c8 <HAL_RCC_OscConfig+0xa34>)
2000e6ae:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
2000e6b2:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

        /* Wait till LSESYSRDY is cleared */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
2000e6b6:	e00a      	b.n	2000e6ce <HAL_RCC_OscConfig+0x83a>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
2000e6b8:	f7f4 f9fa 	bl	20002ab0 <HAL_GetTick>
2000e6bc:	4602      	mov	r2, r0
2000e6be:	6abb      	ldr	r3, [r7, #40]	@ 0x28
2000e6c0:	1ad3      	subs	r3, r2, r3
2000e6c2:	f241 3288 	movw	r2, #5000	@ 0x1388
2000e6c6:	4293      	cmp	r3, r2
2000e6c8:	d901      	bls.n	2000e6ce <HAL_RCC_OscConfig+0x83a>
          {
            return HAL_TIMEOUT;
2000e6ca:	2303      	movs	r3, #3
2000e6cc:	e2b7      	b.n	2000ec3e <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
2000e6ce:	4b7e      	ldr	r3, [pc, #504]	@ (2000e8c8 <HAL_RCC_OscConfig+0xa34>)
2000e6d0:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
2000e6d4:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
2000e6d8:	2b00      	cmp	r3, #0
2000e6da:	d1ed      	bne.n	2000e6b8 <HAL_RCC_OscConfig+0x824>
2000e6dc:	e037      	b.n	2000e74e <HAL_RCC_OscConfig+0x8ba>
        }
      }
    }
    else
    {
      tickstart = HAL_GetTick();
2000e6de:	f7f4 f9e7 	bl	20002ab0 <HAL_GetTick>
2000e6e2:	62b8      	str	r0, [r7, #40]	@ 0x28

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
2000e6e4:	e00a      	b.n	2000e6fc <HAL_RCC_OscConfig+0x868>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
2000e6e6:	f7f4 f9e3 	bl	20002ab0 <HAL_GetTick>
2000e6ea:	4602      	mov	r2, r0
2000e6ec:	6abb      	ldr	r3, [r7, #40]	@ 0x28
2000e6ee:	1ad3      	subs	r3, r2, r3
2000e6f0:	f241 3288 	movw	r2, #5000	@ 0x1388
2000e6f4:	4293      	cmp	r3, r2
2000e6f6:	d901      	bls.n	2000e6fc <HAL_RCC_OscConfig+0x868>
        {
          return HAL_TIMEOUT;
2000e6f8:	2303      	movs	r3, #3
2000e6fa:	e2a0      	b.n	2000ec3e <HAL_RCC_OscConfig+0xdaa>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
2000e6fc:	4b72      	ldr	r3, [pc, #456]	@ (2000e8c8 <HAL_RCC_OscConfig+0xa34>)
2000e6fe:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
2000e702:	f003 0302 	and.w	r3, r3, #2
2000e706:	2b00      	cmp	r3, #0
2000e708:	d1ed      	bne.n	2000e6e6 <HAL_RCC_OscConfig+0x852>
        }
      }

      if (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN) != 0U)
2000e70a:	4b6f      	ldr	r3, [pc, #444]	@ (2000e8c8 <HAL_RCC_OscConfig+0xa34>)
2000e70c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
2000e710:	f003 0380 	and.w	r3, r3, #128	@ 0x80
2000e714:	2b00      	cmp	r3, #0
2000e716:	d01a      	beq.n	2000e74e <HAL_RCC_OscConfig+0x8ba>
      {
        /* Reset LSESYSEN once LSE is disabled */
        CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN);
2000e718:	4b6b      	ldr	r3, [pc, #428]	@ (2000e8c8 <HAL_RCC_OscConfig+0xa34>)
2000e71a:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
2000e71e:	4a6a      	ldr	r2, [pc, #424]	@ (2000e8c8 <HAL_RCC_OscConfig+0xa34>)
2000e720:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
2000e724:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

        /* Wait till LSESYSRDY is cleared */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
2000e728:	e00a      	b.n	2000e740 <HAL_RCC_OscConfig+0x8ac>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
2000e72a:	f7f4 f9c1 	bl	20002ab0 <HAL_GetTick>
2000e72e:	4602      	mov	r2, r0
2000e730:	6abb      	ldr	r3, [r7, #40]	@ 0x28
2000e732:	1ad3      	subs	r3, r2, r3
2000e734:	f241 3288 	movw	r2, #5000	@ 0x1388
2000e738:	4293      	cmp	r3, r2
2000e73a:	d901      	bls.n	2000e740 <HAL_RCC_OscConfig+0x8ac>
          {
            return HAL_TIMEOUT;
2000e73c:	2303      	movs	r3, #3
2000e73e:	e27e      	b.n	2000ec3e <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
2000e740:	4b61      	ldr	r3, [pc, #388]	@ (2000e8c8 <HAL_RCC_OscConfig+0xa34>)
2000e742:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
2000e746:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
2000e74a:	2b00      	cmp	r3, #0
2000e74c:	d1ed      	bne.n	2000e72a <HAL_RCC_OscConfig+0x896>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
2000e74e:	f897 3035 	ldrb.w	r3, [r7, #53]	@ 0x35
2000e752:	2b01      	cmp	r3, #1
2000e754:	d107      	bne.n	2000e766 <HAL_RCC_OscConfig+0x8d2>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
2000e756:	4b5c      	ldr	r3, [pc, #368]	@ (2000e8c8 <HAL_RCC_OscConfig+0xa34>)
2000e758:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
2000e75c:	4a5a      	ldr	r2, [pc, #360]	@ (2000e8c8 <HAL_RCC_OscConfig+0xa34>)
2000e75e:	f023 0304 	bic.w	r3, r3, #4
2000e762:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
    }
  }
  /*------------------------------ HSI48 Configuration -----------------------*/
  if (((pRCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
2000e766:	687b      	ldr	r3, [r7, #4]
2000e768:	681b      	ldr	r3, [r3, #0]
2000e76a:	f003 0320 	and.w	r3, r3, #32
2000e76e:	2b00      	cmp	r3, #0
2000e770:	d036      	beq.n	2000e7e0 <HAL_RCC_OscConfig+0x94c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(pRCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if (pRCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
2000e772:	687b      	ldr	r3, [r7, #4]
2000e774:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
2000e776:	2b00      	cmp	r3, #0
2000e778:	d019      	beq.n	2000e7ae <HAL_RCC_OscConfig+0x91a>
    {
      /* Enable the Internal High Speed oscillator (HSI48) */
      __HAL_RCC_HSI48_ENABLE();
2000e77a:	4b53      	ldr	r3, [pc, #332]	@ (2000e8c8 <HAL_RCC_OscConfig+0xa34>)
2000e77c:	681b      	ldr	r3, [r3, #0]
2000e77e:	4a52      	ldr	r2, [pc, #328]	@ (2000e8c8 <HAL_RCC_OscConfig+0xa34>)
2000e780:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
2000e784:	6013      	str	r3, [r2, #0]

      tickstart = HAL_GetTick();
2000e786:	f7f4 f993 	bl	20002ab0 <HAL_GetTick>
2000e78a:	62b8      	str	r0, [r7, #40]	@ 0x28

      /* Wait till HSI48 is ready */
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) == 0U)
2000e78c:	e008      	b.n	2000e7a0 <HAL_RCC_OscConfig+0x90c>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
2000e78e:	f7f4 f98f 	bl	20002ab0 <HAL_GetTick>
2000e792:	4602      	mov	r2, r0
2000e794:	6abb      	ldr	r3, [r7, #40]	@ 0x28
2000e796:	1ad3      	subs	r3, r2, r3
2000e798:	2b02      	cmp	r3, #2
2000e79a:	d901      	bls.n	2000e7a0 <HAL_RCC_OscConfig+0x90c>
        {
          return HAL_TIMEOUT;
2000e79c:	2303      	movs	r3, #3
2000e79e:	e24e      	b.n	2000ec3e <HAL_RCC_OscConfig+0xdaa>
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) == 0U)
2000e7a0:	4b49      	ldr	r3, [pc, #292]	@ (2000e8c8 <HAL_RCC_OscConfig+0xa34>)
2000e7a2:	681b      	ldr	r3, [r3, #0]
2000e7a4:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
2000e7a8:	2b00      	cmp	r3, #0
2000e7aa:	d0f0      	beq.n	2000e78e <HAL_RCC_OscConfig+0x8fa>
2000e7ac:	e018      	b.n	2000e7e0 <HAL_RCC_OscConfig+0x94c>
      }
    }
    else
    {
      /* Disable the Internal High Speed oscillator (HSI48) */
      __HAL_RCC_HSI48_DISABLE();
2000e7ae:	4b46      	ldr	r3, [pc, #280]	@ (2000e8c8 <HAL_RCC_OscConfig+0xa34>)
2000e7b0:	681b      	ldr	r3, [r3, #0]
2000e7b2:	4a45      	ldr	r2, [pc, #276]	@ (2000e8c8 <HAL_RCC_OscConfig+0xa34>)
2000e7b4:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
2000e7b8:	6013      	str	r3, [r2, #0]

      tickstart = HAL_GetTick();
2000e7ba:	f7f4 f979 	bl	20002ab0 <HAL_GetTick>
2000e7be:	62b8      	str	r0, [r7, #40]	@ 0x28

      /* Wait till HSI48 is disabled */
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) != 0U)
2000e7c0:	e008      	b.n	2000e7d4 <HAL_RCC_OscConfig+0x940>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
2000e7c2:	f7f4 f975 	bl	20002ab0 <HAL_GetTick>
2000e7c6:	4602      	mov	r2, r0
2000e7c8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
2000e7ca:	1ad3      	subs	r3, r2, r3
2000e7cc:	2b02      	cmp	r3, #2
2000e7ce:	d901      	bls.n	2000e7d4 <HAL_RCC_OscConfig+0x940>
        {
          return HAL_TIMEOUT;
2000e7d0:	2303      	movs	r3, #3
2000e7d2:	e234      	b.n	2000ec3e <HAL_RCC_OscConfig+0xdaa>
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) != 0U)
2000e7d4:	4b3c      	ldr	r3, [pc, #240]	@ (2000e8c8 <HAL_RCC_OscConfig+0xa34>)
2000e7d6:	681b      	ldr	r3, [r3, #0]
2000e7d8:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
2000e7dc:	2b00      	cmp	r3, #0
2000e7de:	d1f0      	bne.n	2000e7c2 <HAL_RCC_OscConfig+0x92e>
      }
    }
  }

  /*------------------------------ SHSI Configuration -----------------------*/
  if (((pRCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_SHSI) == RCC_OSCILLATORTYPE_SHSI)
2000e7e0:	687b      	ldr	r3, [r7, #4]
2000e7e2:	681b      	ldr	r3, [r3, #0]
2000e7e4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
2000e7e8:	2b00      	cmp	r3, #0
2000e7ea:	d036      	beq.n	2000e85a <HAL_RCC_OscConfig+0x9c6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SHSI(pRCC_OscInitStruct->SHSIState));

    /* Check the SHSI State */
    if (pRCC_OscInitStruct->SHSIState != RCC_SHSI_OFF)
2000e7ec:	687b      	ldr	r3, [r7, #4]
2000e7ee:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
2000e7f0:	2b00      	cmp	r3, #0
2000e7f2:	d019      	beq.n	2000e828 <HAL_RCC_OscConfig+0x994>
    {
      /* Enable the Secure Internal High Speed oscillator (SHSI) */
      __HAL_RCC_SHSI_ENABLE();
2000e7f4:	4b34      	ldr	r3, [pc, #208]	@ (2000e8c8 <HAL_RCC_OscConfig+0xa34>)
2000e7f6:	681b      	ldr	r3, [r3, #0]
2000e7f8:	4a33      	ldr	r2, [pc, #204]	@ (2000e8c8 <HAL_RCC_OscConfig+0xa34>)
2000e7fa:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
2000e7fe:	6013      	str	r3, [r2, #0]

      tickstart = HAL_GetTick();
2000e800:	f7f4 f956 	bl	20002ab0 <HAL_GetTick>
2000e804:	62b8      	str	r0, [r7, #40]	@ 0x28

      /* Wait till SHSI is ready */
      while (READ_BIT(RCC->CR, RCC_CR_SHSIRDY) == 0U)
2000e806:	e008      	b.n	2000e81a <HAL_RCC_OscConfig+0x986>
      {
        if ((HAL_GetTick() - tickstart) > SHSI_TIMEOUT_VALUE)
2000e808:	f7f4 f952 	bl	20002ab0 <HAL_GetTick>
2000e80c:	4602      	mov	r2, r0
2000e80e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
2000e810:	1ad3      	subs	r3, r2, r3
2000e812:	2b02      	cmp	r3, #2
2000e814:	d901      	bls.n	2000e81a <HAL_RCC_OscConfig+0x986>
        {
          return HAL_TIMEOUT;
2000e816:	2303      	movs	r3, #3
2000e818:	e211      	b.n	2000ec3e <HAL_RCC_OscConfig+0xdaa>
      while (READ_BIT(RCC->CR, RCC_CR_SHSIRDY) == 0U)
2000e81a:	4b2b      	ldr	r3, [pc, #172]	@ (2000e8c8 <HAL_RCC_OscConfig+0xa34>)
2000e81c:	681b      	ldr	r3, [r3, #0]
2000e81e:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
2000e822:	2b00      	cmp	r3, #0
2000e824:	d0f0      	beq.n	2000e808 <HAL_RCC_OscConfig+0x974>
2000e826:	e018      	b.n	2000e85a <HAL_RCC_OscConfig+0x9c6>
      }
    }
    else
    {
      /* Disable the Secure Internal High Speed oscillator (SHSI) */
      __HAL_RCC_SHSI_DISABLE();
2000e828:	4b27      	ldr	r3, [pc, #156]	@ (2000e8c8 <HAL_RCC_OscConfig+0xa34>)
2000e82a:	681b      	ldr	r3, [r3, #0]
2000e82c:	4a26      	ldr	r2, [pc, #152]	@ (2000e8c8 <HAL_RCC_OscConfig+0xa34>)
2000e82e:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
2000e832:	6013      	str	r3, [r2, #0]

      tickstart = HAL_GetTick();
2000e834:	f7f4 f93c 	bl	20002ab0 <HAL_GetTick>
2000e838:	62b8      	str	r0, [r7, #40]	@ 0x28

      /* Wait till SHSI is disabled */
      while (READ_BIT(RCC->CR, RCC_CR_SHSIRDY) != 0U)
2000e83a:	e008      	b.n	2000e84e <HAL_RCC_OscConfig+0x9ba>
      {
        if ((HAL_GetTick() - tickstart) > SHSI_TIMEOUT_VALUE)
2000e83c:	f7f4 f938 	bl	20002ab0 <HAL_GetTick>
2000e840:	4602      	mov	r2, r0
2000e842:	6abb      	ldr	r3, [r7, #40]	@ 0x28
2000e844:	1ad3      	subs	r3, r2, r3
2000e846:	2b02      	cmp	r3, #2
2000e848:	d901      	bls.n	2000e84e <HAL_RCC_OscConfig+0x9ba>
        {
          return HAL_TIMEOUT;
2000e84a:	2303      	movs	r3, #3
2000e84c:	e1f7      	b.n	2000ec3e <HAL_RCC_OscConfig+0xdaa>
      while (READ_BIT(RCC->CR, RCC_CR_SHSIRDY) != 0U)
2000e84e:	4b1e      	ldr	r3, [pc, #120]	@ (2000e8c8 <HAL_RCC_OscConfig+0xa34>)
2000e850:	681b      	ldr	r3, [r3, #0]
2000e852:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
2000e856:	2b00      	cmp	r3, #0
2000e858:	d1f0      	bne.n	2000e83c <HAL_RCC_OscConfig+0x9a8>
        }
      }
    }
  }
  /*------------------------------ MSIK Configuration -----------------------*/
  if (((pRCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSIK) == RCC_OSCILLATORTYPE_MSIK)
2000e85a:	687b      	ldr	r3, [r7, #4]
2000e85c:	681b      	ldr	r3, [r3, #0]
2000e85e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
2000e862:	2b00      	cmp	r3, #0
2000e864:	d07f      	beq.n	2000e966 <HAL_RCC_OscConfig+0xad2>
    assert_param(IS_RCC_MSIK(pRCC_OscInitStruct->MSIKState));
    assert_param(IS_RCC_MSIK_CLOCK_RANGE(pRCC_OscInitStruct->MSIKClockRange));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(pRCC_OscInitStruct->MSICalibrationValue));

    /* Check the MSIK State */
    if (pRCC_OscInitStruct->MSIKState != RCC_MSIK_OFF)
2000e866:	687b      	ldr	r3, [r7, #4]
2000e868:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
2000e86a:	2b00      	cmp	r3, #0
2000e86c:	d062      	beq.n	2000e934 <HAL_RCC_OscConfig+0xaa0>
    {

      /* Selects the Multiple Speed of kernel high speed oscillator (MSIK) clock range .*/
      __HAL_RCC_MSIK_RANGE_CONFIG(pRCC_OscInitStruct->MSIKClockRange);
2000e86e:	4b16      	ldr	r3, [pc, #88]	@ (2000e8c8 <HAL_RCC_OscConfig+0xa34>)
2000e870:	689b      	ldr	r3, [r3, #8]
2000e872:	4a15      	ldr	r2, [pc, #84]	@ (2000e8c8 <HAL_RCC_OscConfig+0xa34>)
2000e874:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
2000e878:	6093      	str	r3, [r2, #8]
2000e87a:	4b13      	ldr	r3, [pc, #76]	@ (2000e8c8 <HAL_RCC_OscConfig+0xa34>)
2000e87c:	689b      	ldr	r3, [r3, #8]
2000e87e:	f023 6270 	bic.w	r2, r3, #251658240	@ 0xf000000
2000e882:	687b      	ldr	r3, [r7, #4]
2000e884:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
2000e886:	4910      	ldr	r1, [pc, #64]	@ (2000e8c8 <HAL_RCC_OscConfig+0xa34>)
2000e888:	4313      	orrs	r3, r2
2000e88a:	608b      	str	r3, [r1, #8]
      /* Adjusts the Multiple Speed of kernel high speed oscillator (MSIK) calibration value.*/
      __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST((pRCC_OscInitStruct->MSICalibrationValue), \
2000e88c:	687b      	ldr	r3, [r7, #4]
2000e88e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
2000e890:	f1b3 4f40 	cmp.w	r3, #3221225472	@ 0xc0000000
2000e894:	d309      	bcc.n	2000e8aa <HAL_RCC_OscConfig+0xa16>
2000e896:	4b0c      	ldr	r3, [pc, #48]	@ (2000e8c8 <HAL_RCC_OscConfig+0xa34>)
2000e898:	68db      	ldr	r3, [r3, #12]
2000e89a:	f023 021f 	bic.w	r2, r3, #31
2000e89e:	687b      	ldr	r3, [r7, #4]
2000e8a0:	6a1b      	ldr	r3, [r3, #32]
2000e8a2:	4909      	ldr	r1, [pc, #36]	@ (2000e8c8 <HAL_RCC_OscConfig+0xa34>)
2000e8a4:	4313      	orrs	r3, r2
2000e8a6:	60cb      	str	r3, [r1, #12]
2000e8a8:	e02a      	b.n	2000e900 <HAL_RCC_OscConfig+0xa6c>
2000e8aa:	687b      	ldr	r3, [r7, #4]
2000e8ac:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
2000e8ae:	2b00      	cmp	r3, #0
2000e8b0:	da0c      	bge.n	2000e8cc <HAL_RCC_OscConfig+0xa38>
2000e8b2:	4b05      	ldr	r3, [pc, #20]	@ (2000e8c8 <HAL_RCC_OscConfig+0xa34>)
2000e8b4:	68db      	ldr	r3, [r3, #12]
2000e8b6:	f423 7278 	bic.w	r2, r3, #992	@ 0x3e0
2000e8ba:	687b      	ldr	r3, [r7, #4]
2000e8bc:	6a1b      	ldr	r3, [r3, #32]
2000e8be:	015b      	lsls	r3, r3, #5
2000e8c0:	4901      	ldr	r1, [pc, #4]	@ (2000e8c8 <HAL_RCC_OscConfig+0xa34>)
2000e8c2:	4313      	orrs	r3, r2
2000e8c4:	60cb      	str	r3, [r1, #12]
2000e8c6:	e01b      	b.n	2000e900 <HAL_RCC_OscConfig+0xa6c>
2000e8c8:	46020c00 	.word	0x46020c00
2000e8cc:	687b      	ldr	r3, [r7, #4]
2000e8ce:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
2000e8d0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
2000e8d4:	d30a      	bcc.n	2000e8ec <HAL_RCC_OscConfig+0xa58>
2000e8d6:	4ba1      	ldr	r3, [pc, #644]	@ (2000eb5c <HAL_RCC_OscConfig+0xcc8>)
2000e8d8:	68db      	ldr	r3, [r3, #12]
2000e8da:	f423 42f8 	bic.w	r2, r3, #31744	@ 0x7c00
2000e8de:	687b      	ldr	r3, [r7, #4]
2000e8e0:	6a1b      	ldr	r3, [r3, #32]
2000e8e2:	029b      	lsls	r3, r3, #10
2000e8e4:	499d      	ldr	r1, [pc, #628]	@ (2000eb5c <HAL_RCC_OscConfig+0xcc8>)
2000e8e6:	4313      	orrs	r3, r2
2000e8e8:	60cb      	str	r3, [r1, #12]
2000e8ea:	e009      	b.n	2000e900 <HAL_RCC_OscConfig+0xa6c>
2000e8ec:	4b9b      	ldr	r3, [pc, #620]	@ (2000eb5c <HAL_RCC_OscConfig+0xcc8>)
2000e8ee:	68db      	ldr	r3, [r3, #12]
2000e8f0:	f423 2278 	bic.w	r2, r3, #1015808	@ 0xf8000
2000e8f4:	687b      	ldr	r3, [r7, #4]
2000e8f6:	6a1b      	ldr	r3, [r3, #32]
2000e8f8:	03db      	lsls	r3, r3, #15
2000e8fa:	4998      	ldr	r1, [pc, #608]	@ (2000eb5c <HAL_RCC_OscConfig+0xcc8>)
2000e8fc:	4313      	orrs	r3, r2
2000e8fe:	60cb      	str	r3, [r1, #12]
                                            (pRCC_OscInitStruct->MSIClockRange));

      /* Enable the Internal kernel High Speed oscillator (MSIK) */
      __HAL_RCC_MSIK_ENABLE();
2000e900:	4b96      	ldr	r3, [pc, #600]	@ (2000eb5c <HAL_RCC_OscConfig+0xcc8>)
2000e902:	681b      	ldr	r3, [r3, #0]
2000e904:	4a95      	ldr	r2, [pc, #596]	@ (2000eb5c <HAL_RCC_OscConfig+0xcc8>)
2000e906:	f043 0310 	orr.w	r3, r3, #16
2000e90a:	6013      	str	r3, [r2, #0]

      tickstart = HAL_GetTick();
2000e90c:	f7f4 f8d0 	bl	20002ab0 <HAL_GetTick>
2000e910:	62b8      	str	r0, [r7, #40]	@ 0x28

      /* Wait till MSIK is ready */
      while (READ_BIT(RCC->CR, RCC_CR_MSIKRDY) == 0U)
2000e912:	e008      	b.n	2000e926 <HAL_RCC_OscConfig+0xa92>
      {
        if ((HAL_GetTick() - tickstart) > MSIK_TIMEOUT_VALUE)
2000e914:	f7f4 f8cc 	bl	20002ab0 <HAL_GetTick>
2000e918:	4602      	mov	r2, r0
2000e91a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
2000e91c:	1ad3      	subs	r3, r2, r3
2000e91e:	2b02      	cmp	r3, #2
2000e920:	d901      	bls.n	2000e926 <HAL_RCC_OscConfig+0xa92>
        {
          return HAL_TIMEOUT;
2000e922:	2303      	movs	r3, #3
2000e924:	e18b      	b.n	2000ec3e <HAL_RCC_OscConfig+0xdaa>
      while (READ_BIT(RCC->CR, RCC_CR_MSIKRDY) == 0U)
2000e926:	4b8d      	ldr	r3, [pc, #564]	@ (2000eb5c <HAL_RCC_OscConfig+0xcc8>)
2000e928:	681b      	ldr	r3, [r3, #0]
2000e92a:	f003 0320 	and.w	r3, r3, #32
2000e92e:	2b00      	cmp	r3, #0
2000e930:	d0f0      	beq.n	2000e914 <HAL_RCC_OscConfig+0xa80>
2000e932:	e018      	b.n	2000e966 <HAL_RCC_OscConfig+0xad2>
      }
    }
    else
    {
      /* Disable the Internal High Speed Kernel oscillator (MSIK) */
      __HAL_RCC_MSIK_DISABLE();
2000e934:	4b89      	ldr	r3, [pc, #548]	@ (2000eb5c <HAL_RCC_OscConfig+0xcc8>)
2000e936:	681b      	ldr	r3, [r3, #0]
2000e938:	4a88      	ldr	r2, [pc, #544]	@ (2000eb5c <HAL_RCC_OscConfig+0xcc8>)
2000e93a:	f023 0310 	bic.w	r3, r3, #16
2000e93e:	6013      	str	r3, [r2, #0]

      tickstart = HAL_GetTick();
2000e940:	f7f4 f8b6 	bl	20002ab0 <HAL_GetTick>
2000e944:	62b8      	str	r0, [r7, #40]	@ 0x28

      /* Wait till MSIK is disabled */
      while (READ_BIT(RCC->CR, RCC_CR_MSIKRDY) != 0U)
2000e946:	e008      	b.n	2000e95a <HAL_RCC_OscConfig+0xac6>
      {
        if ((HAL_GetTick() - tickstart) > MSIK_TIMEOUT_VALUE)
2000e948:	f7f4 f8b2 	bl	20002ab0 <HAL_GetTick>
2000e94c:	4602      	mov	r2, r0
2000e94e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
2000e950:	1ad3      	subs	r3, r2, r3
2000e952:	2b02      	cmp	r3, #2
2000e954:	d901      	bls.n	2000e95a <HAL_RCC_OscConfig+0xac6>
        {
          return HAL_TIMEOUT;
2000e956:	2303      	movs	r3, #3
2000e958:	e171      	b.n	2000ec3e <HAL_RCC_OscConfig+0xdaa>
      while (READ_BIT(RCC->CR, RCC_CR_MSIKRDY) != 0U)
2000e95a:	4b80      	ldr	r3, [pc, #512]	@ (2000eb5c <HAL_RCC_OscConfig+0xcc8>)
2000e95c:	681b      	ldr	r3, [r3, #0]
2000e95e:	f003 0320 	and.w	r3, r3, #32
2000e962:	2b00      	cmp	r3, #0
2000e964:	d1f0      	bne.n	2000e948 <HAL_RCC_OscConfig+0xab4>
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(pRCC_OscInitStruct->PLL.PLLState));

  if ((pRCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
2000e966:	687b      	ldr	r3, [r7, #4]
2000e968:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
2000e96a:	2b00      	cmp	r3, #0
2000e96c:	f000 8166 	beq.w	2000ec3c <HAL_RCC_OscConfig+0xda8>
  {
    FlagStatus  pwrclkchanged = RESET;
2000e970:	2300      	movs	r3, #0
2000e972:	f887 3034 	strb.w	r3, [r7, #52]	@ 0x34

    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
2000e976:	4b79      	ldr	r3, [pc, #484]	@ (2000eb5c <HAL_RCC_OscConfig+0xcc8>)
2000e978:	69db      	ldr	r3, [r3, #28]
2000e97a:	f003 030c 	and.w	r3, r3, #12
2000e97e:	2b0c      	cmp	r3, #12
2000e980:	f000 80f2 	beq.w	2000eb68 <HAL_RCC_OscConfig+0xcd4>
    {
      if ((pRCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
2000e984:	687b      	ldr	r3, [r7, #4]
2000e986:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
2000e988:	2b02      	cmp	r3, #2
2000e98a:	f040 80c5 	bne.w	2000eb18 <HAL_RCC_OscConfig+0xc84>
        assert_param(IS_RCC_PLLP_VALUE(pRCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(pRCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(pRCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL */
        __HAL_RCC_PLL_DISABLE();
2000e98e:	4b73      	ldr	r3, [pc, #460]	@ (2000eb5c <HAL_RCC_OscConfig+0xcc8>)
2000e990:	681b      	ldr	r3, [r3, #0]
2000e992:	4a72      	ldr	r2, [pc, #456]	@ (2000eb5c <HAL_RCC_OscConfig+0xcc8>)
2000e994:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
2000e998:	6013      	str	r3, [r2, #0]

        tickstart = HAL_GetTick();
2000e99a:	f7f4 f889 	bl	20002ab0 <HAL_GetTick>
2000e99e:	62b8      	str	r0, [r7, #40]	@ 0x28

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) != 0U)
2000e9a0:	e008      	b.n	2000e9b4 <HAL_RCC_OscConfig+0xb20>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
2000e9a2:	f7f4 f885 	bl	20002ab0 <HAL_GetTick>
2000e9a6:	4602      	mov	r2, r0
2000e9a8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
2000e9aa:	1ad3      	subs	r3, r2, r3
2000e9ac:	2b02      	cmp	r3, #2
2000e9ae:	d901      	bls.n	2000e9b4 <HAL_RCC_OscConfig+0xb20>
          {
            return HAL_TIMEOUT;
2000e9b0:	2303      	movs	r3, #3
2000e9b2:	e144      	b.n	2000ec3e <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) != 0U)
2000e9b4:	4b69      	ldr	r3, [pc, #420]	@ (2000eb5c <HAL_RCC_OscConfig+0xcc8>)
2000e9b6:	681b      	ldr	r3, [r3, #0]
2000e9b8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
2000e9bc:	2b00      	cmp	r3, #0
2000e9be:	d1f0      	bne.n	2000e9a2 <HAL_RCC_OscConfig+0xb0e>
          }
        }

        /* Requires to enable write access to Backup Domain of necessary */
        if (__HAL_RCC_PWR_IS_CLK_DISABLED())
2000e9c0:	4b66      	ldr	r3, [pc, #408]	@ (2000eb5c <HAL_RCC_OscConfig+0xcc8>)
2000e9c2:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
2000e9c6:	f003 0304 	and.w	r3, r3, #4
2000e9ca:	2b00      	cmp	r3, #0
2000e9cc:	d111      	bne.n	2000e9f2 <HAL_RCC_OscConfig+0xb5e>
        {
          __HAL_RCC_PWR_CLK_ENABLE();
2000e9ce:	4b63      	ldr	r3, [pc, #396]	@ (2000eb5c <HAL_RCC_OscConfig+0xcc8>)
2000e9d0:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
2000e9d4:	4a61      	ldr	r2, [pc, #388]	@ (2000eb5c <HAL_RCC_OscConfig+0xcc8>)
2000e9d6:	f043 0304 	orr.w	r3, r3, #4
2000e9da:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
2000e9de:	4b5f      	ldr	r3, [pc, #380]	@ (2000eb5c <HAL_RCC_OscConfig+0xcc8>)
2000e9e0:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
2000e9e4:	f003 0304 	and.w	r3, r3, #4
2000e9e8:	60fb      	str	r3, [r7, #12]
2000e9ea:	68fb      	ldr	r3, [r7, #12]
          pwrclkchanged = SET;
2000e9ec:	2301      	movs	r3, #1
2000e9ee:	f887 3034 	strb.w	r3, [r7, #52]	@ 0x34
        }

        /*Disable EPOD to configure PLL1MBOOST*/
        if (READ_BIT(PWR->VOSR, PWR_VOSR_BOOSTEN) == PWR_VOSR_BOOSTEN)
2000e9f2:	4b5b      	ldr	r3, [pc, #364]	@ (2000eb60 <HAL_RCC_OscConfig+0xccc>)
2000e9f4:	68db      	ldr	r3, [r3, #12]
2000e9f6:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
2000e9fa:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
2000e9fe:	d102      	bne.n	2000ea06 <HAL_RCC_OscConfig+0xb72>
        {
          pwrboosten = SET;
2000ea00:	2301      	movs	r3, #1
2000ea02:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
        }
        CLEAR_BIT(PWR->VOSR, PWR_VOSR_BOOSTEN);
2000ea06:	4b56      	ldr	r3, [pc, #344]	@ (2000eb60 <HAL_RCC_OscConfig+0xccc>)
2000ea08:	68db      	ldr	r3, [r3, #12]
2000ea0a:	4a55      	ldr	r2, [pc, #340]	@ (2000eb60 <HAL_RCC_OscConfig+0xccc>)
2000ea0c:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
2000ea10:	60d3      	str	r3, [r2, #12]

        /* Configure the main PLL clock source, multiplication and division factors */
        __HAL_RCC_PLL_CONFIG(pRCC_OscInitStruct->PLL.PLLSource,
2000ea12:	4b52      	ldr	r3, [pc, #328]	@ (2000eb5c <HAL_RCC_OscConfig+0xcc8>)
2000ea14:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
2000ea16:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
2000ea1a:	f023 0303 	bic.w	r3, r3, #3
2000ea1e:	687a      	ldr	r2, [r7, #4]
2000ea20:	6bd1      	ldr	r1, [r2, #60]	@ 0x3c
2000ea22:	687a      	ldr	r2, [r7, #4]
2000ea24:	6c12      	ldr	r2, [r2, #64]	@ 0x40
2000ea26:	3a01      	subs	r2, #1
2000ea28:	0212      	lsls	r2, r2, #8
2000ea2a:	4311      	orrs	r1, r2
2000ea2c:	687a      	ldr	r2, [r7, #4]
2000ea2e:	6c52      	ldr	r2, [r2, #68]	@ 0x44
2000ea30:	430a      	orrs	r2, r1
2000ea32:	494a      	ldr	r1, [pc, #296]	@ (2000eb5c <HAL_RCC_OscConfig+0xcc8>)
2000ea34:	4313      	orrs	r3, r2
2000ea36:	628b      	str	r3, [r1, #40]	@ 0x28
2000ea38:	4b48      	ldr	r3, [pc, #288]	@ (2000eb5c <HAL_RCC_OscConfig+0xcc8>)
2000ea3a:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
2000ea3c:	4b49      	ldr	r3, [pc, #292]	@ (2000eb64 <HAL_RCC_OscConfig+0xcd0>)
2000ea3e:	4013      	ands	r3, r2
2000ea40:	687a      	ldr	r2, [r7, #4]
2000ea42:	6c92      	ldr	r2, [r2, #72]	@ 0x48
2000ea44:	3a01      	subs	r2, #1
2000ea46:	f3c2 0108 	ubfx	r1, r2, #0, #9
2000ea4a:	687a      	ldr	r2, [r7, #4]
2000ea4c:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
2000ea4e:	3a01      	subs	r2, #1
2000ea50:	0252      	lsls	r2, r2, #9
2000ea52:	b292      	uxth	r2, r2
2000ea54:	4311      	orrs	r1, r2
2000ea56:	687a      	ldr	r2, [r7, #4]
2000ea58:	6d12      	ldr	r2, [r2, #80]	@ 0x50
2000ea5a:	3a01      	subs	r2, #1
2000ea5c:	0412      	lsls	r2, r2, #16
2000ea5e:	f402 02fe 	and.w	r2, r2, #8323072	@ 0x7f0000
2000ea62:	4311      	orrs	r1, r2
2000ea64:	687a      	ldr	r2, [r7, #4]
2000ea66:	6d52      	ldr	r2, [r2, #84]	@ 0x54
2000ea68:	3a01      	subs	r2, #1
2000ea6a:	0612      	lsls	r2, r2, #24
2000ea6c:	f002 42fe 	and.w	r2, r2, #2130706432	@ 0x7f000000
2000ea70:	430a      	orrs	r2, r1
2000ea72:	493a      	ldr	r1, [pc, #232]	@ (2000eb5c <HAL_RCC_OscConfig+0xcc8>)
2000ea74:	4313      	orrs	r3, r2
2000ea76:	634b      	str	r3, [r1, #52]	@ 0x34
                             pRCC_OscInitStruct->PLL.PLLR);

        assert_param(IS_RCC_PLL_FRACN_VALUE(pRCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable PLL1FRACN  */
        __HAL_RCC_PLL_FRACN_DISABLE();
2000ea78:	4b38      	ldr	r3, [pc, #224]	@ (2000eb5c <HAL_RCC_OscConfig+0xcc8>)
2000ea7a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
2000ea7c:	4a37      	ldr	r2, [pc, #220]	@ (2000eb5c <HAL_RCC_OscConfig+0xcc8>)
2000ea7e:	f023 0310 	bic.w	r3, r3, #16
2000ea82:	6293      	str	r3, [r2, #40]	@ 0x28

        /* Configure PLL  PLL1FRACN */
        __HAL_RCC_PLL_FRACN_CONFIG(pRCC_OscInitStruct->PLL.PLLFRACN);
2000ea84:	687b      	ldr	r3, [r7, #4]
2000ea86:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
2000ea88:	4a34      	ldr	r2, [pc, #208]	@ (2000eb5c <HAL_RCC_OscConfig+0xcc8>)
2000ea8a:	00db      	lsls	r3, r3, #3
2000ea8c:	6393      	str	r3, [r2, #56]	@ 0x38

        /* Enable PLL1FRACN  */
        __HAL_RCC_PLL_FRACN_ENABLE();
2000ea8e:	4b33      	ldr	r3, [pc, #204]	@ (2000eb5c <HAL_RCC_OscConfig+0xcc8>)
2000ea90:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
2000ea92:	4a32      	ldr	r2, [pc, #200]	@ (2000eb5c <HAL_RCC_OscConfig+0xcc8>)
2000ea94:	f043 0310 	orr.w	r3, r3, #16
2000ea98:	6293      	str	r3, [r2, #40]	@ 0x28

        assert_param(IS_RCC_PLLRGE_VALUE(pRCC_OscInitStruct->PLL.PLLRGE));

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(pRCC_OscInitStruct->PLL.PLLRGE);
2000ea9a:	4b30      	ldr	r3, [pc, #192]	@ (2000eb5c <HAL_RCC_OscConfig+0xcc8>)
2000ea9c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
2000ea9e:	f023 020c 	bic.w	r2, r3, #12
2000eaa2:	687b      	ldr	r3, [r7, #4]
2000eaa4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
2000eaa6:	492d      	ldr	r1, [pc, #180]	@ (2000eb5c <HAL_RCC_OscConfig+0xcc8>)
2000eaa8:	4313      	orrs	r3, r2
2000eaaa:	628b      	str	r3, [r1, #40]	@ 0x28

        if (pwrboosten == SET)
2000eaac:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
2000eab0:	2b01      	cmp	r3, #1
2000eab2:	d105      	bne.n	2000eac0 <HAL_RCC_OscConfig+0xc2c>
        {
          /* Enable the EPOD to reach max frequency */
          SET_BIT(PWR->VOSR, PWR_VOSR_BOOSTEN);
2000eab4:	4b2a      	ldr	r3, [pc, #168]	@ (2000eb60 <HAL_RCC_OscConfig+0xccc>)
2000eab6:	68db      	ldr	r3, [r3, #12]
2000eab8:	4a29      	ldr	r2, [pc, #164]	@ (2000eb60 <HAL_RCC_OscConfig+0xccc>)
2000eaba:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
2000eabe:	60d3      	str	r3, [r2, #12]
        }

        /* Restore clock configuration if changed */
        if (pwrclkchanged == SET)
2000eac0:	f897 3034 	ldrb.w	r3, [r7, #52]	@ 0x34
2000eac4:	2b01      	cmp	r3, #1
2000eac6:	d107      	bne.n	2000ead8 <HAL_RCC_OscConfig+0xc44>
        {
          __HAL_RCC_PWR_CLK_DISABLE();
2000eac8:	4b24      	ldr	r3, [pc, #144]	@ (2000eb5c <HAL_RCC_OscConfig+0xcc8>)
2000eaca:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
2000eace:	4a23      	ldr	r2, [pc, #140]	@ (2000eb5c <HAL_RCC_OscConfig+0xcc8>)
2000ead0:	f023 0304 	bic.w	r3, r3, #4
2000ead4:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
        }

        /* Enable the main PLL */
        __HAL_RCC_PLL_ENABLE();
2000ead8:	4b20      	ldr	r3, [pc, #128]	@ (2000eb5c <HAL_RCC_OscConfig+0xcc8>)
2000eada:	681b      	ldr	r3, [r3, #0]
2000eadc:	4a1f      	ldr	r2, [pc, #124]	@ (2000eb5c <HAL_RCC_OscConfig+0xcc8>)
2000eade:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
2000eae2:	6013      	str	r3, [r2, #0]

        tickstart = HAL_GetTick();
2000eae4:	f7f3 ffe4 	bl	20002ab0 <HAL_GetTick>
2000eae8:	62b8      	str	r0, [r7, #40]	@ 0x28

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) == 0U)
2000eaea:	e008      	b.n	2000eafe <HAL_RCC_OscConfig+0xc6a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
2000eaec:	f7f3 ffe0 	bl	20002ab0 <HAL_GetTick>
2000eaf0:	4602      	mov	r2, r0
2000eaf2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
2000eaf4:	1ad3      	subs	r3, r2, r3
2000eaf6:	2b02      	cmp	r3, #2
2000eaf8:	d901      	bls.n	2000eafe <HAL_RCC_OscConfig+0xc6a>
          {
            return HAL_TIMEOUT;
2000eafa:	2303      	movs	r3, #3
2000eafc:	e09f      	b.n	2000ec3e <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) == 0U)
2000eafe:	4b17      	ldr	r3, [pc, #92]	@ (2000eb5c <HAL_RCC_OscConfig+0xcc8>)
2000eb00:	681b      	ldr	r3, [r3, #0]
2000eb02:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
2000eb06:	2b00      	cmp	r3, #0
2000eb08:	d0f0      	beq.n	2000eaec <HAL_RCC_OscConfig+0xc58>
          }
        }

        /* Enable PLL System Clock output */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
2000eb0a:	4b14      	ldr	r3, [pc, #80]	@ (2000eb5c <HAL_RCC_OscConfig+0xcc8>)
2000eb0c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
2000eb0e:	4a13      	ldr	r2, [pc, #76]	@ (2000eb5c <HAL_RCC_OscConfig+0xcc8>)
2000eb10:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
2000eb14:	6293      	str	r3, [r2, #40]	@ 0x28
2000eb16:	e091      	b.n	2000ec3c <HAL_RCC_OscConfig+0xda8>

      }
      else
      {
        /* Disable the main PLL */
        __HAL_RCC_PLL_DISABLE();
2000eb18:	4b10      	ldr	r3, [pc, #64]	@ (2000eb5c <HAL_RCC_OscConfig+0xcc8>)
2000eb1a:	681b      	ldr	r3, [r3, #0]
2000eb1c:	4a0f      	ldr	r2, [pc, #60]	@ (2000eb5c <HAL_RCC_OscConfig+0xcc8>)
2000eb1e:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
2000eb22:	6013      	str	r3, [r2, #0]

        tickstart = HAL_GetTick();
2000eb24:	f7f3 ffc4 	bl	20002ab0 <HAL_GetTick>
2000eb28:	62b8      	str	r0, [r7, #40]	@ 0x28

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) != 0U)
2000eb2a:	e008      	b.n	2000eb3e <HAL_RCC_OscConfig+0xcaa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
2000eb2c:	f7f3 ffc0 	bl	20002ab0 <HAL_GetTick>
2000eb30:	4602      	mov	r2, r0
2000eb32:	6abb      	ldr	r3, [r7, #40]	@ 0x28
2000eb34:	1ad3      	subs	r3, r2, r3
2000eb36:	2b02      	cmp	r3, #2
2000eb38:	d901      	bls.n	2000eb3e <HAL_RCC_OscConfig+0xcaa>
          {
            return HAL_TIMEOUT;
2000eb3a:	2303      	movs	r3, #3
2000eb3c:	e07f      	b.n	2000ec3e <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) != 0U)
2000eb3e:	4b07      	ldr	r3, [pc, #28]	@ (2000eb5c <HAL_RCC_OscConfig+0xcc8>)
2000eb40:	681b      	ldr	r3, [r3, #0]
2000eb42:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
2000eb46:	2b00      	cmp	r3, #0
2000eb48:	d1f0      	bne.n	2000eb2c <HAL_RCC_OscConfig+0xc98>
          }
        }

        /* Unselect main PLL clock source and disable main PLL outputs to save power */
        RCC->PLL1CFGR &= ~(RCC_PLL1CFGR_PLL1SRC | RCC_PLL1CFGR_PLL1PEN | RCC_PLL1CFGR_PLL1QEN | RCC_PLL1CFGR_PLL1REN);
2000eb4a:	4b04      	ldr	r3, [pc, #16]	@ (2000eb5c <HAL_RCC_OscConfig+0xcc8>)
2000eb4c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
2000eb4e:	4a03      	ldr	r2, [pc, #12]	@ (2000eb5c <HAL_RCC_OscConfig+0xcc8>)
2000eb50:	f423 23e0 	bic.w	r3, r3, #458752	@ 0x70000
2000eb54:	f023 0303 	bic.w	r3, r3, #3
2000eb58:	6293      	str	r3, [r2, #40]	@ 0x28
2000eb5a:	e06f      	b.n	2000ec3c <HAL_RCC_OscConfig+0xda8>
2000eb5c:	46020c00 	.word	0x46020c00
2000eb60:	46020800 	.word	0x46020800
2000eb64:	80800000 	.word	0x80800000
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLL1CFGR;
2000eb68:	4b37      	ldr	r3, [pc, #220]	@ (2000ec48 <HAL_RCC_OscConfig+0xdb4>)
2000eb6a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
2000eb6c:	61fb      	str	r3, [r7, #28]
      temp2_pllckcfg = RCC->PLL1DIVR;
2000eb6e:	4b36      	ldr	r3, [pc, #216]	@ (2000ec48 <HAL_RCC_OscConfig+0xdb4>)
2000eb70:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
2000eb72:	61bb      	str	r3, [r7, #24]
      if (((pRCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
2000eb74:	687b      	ldr	r3, [r7, #4]
2000eb76:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
2000eb78:	2b01      	cmp	r3, #1
2000eb7a:	d039      	beq.n	2000ebf0 <HAL_RCC_OscConfig+0xd5c>
          (READ_BIT(temp1_pllckcfg, RCC_PLL1CFGR_PLL1SRC) != pRCC_OscInitStruct->PLL.PLLSource) ||
2000eb7c:	69fb      	ldr	r3, [r7, #28]
2000eb7e:	f003 0203 	and.w	r2, r3, #3
2000eb82:	687b      	ldr	r3, [r7, #4]
2000eb84:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
      if (((pRCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
2000eb86:	429a      	cmp	r2, r3
2000eb88:	d132      	bne.n	2000ebf0 <HAL_RCC_OscConfig+0xd5c>
          ((READ_BIT(temp1_pllckcfg, RCC_PLL1CFGR_PLL1M) >> \
2000eb8a:	69fb      	ldr	r3, [r7, #28]
2000eb8c:	0a1b      	lsrs	r3, r3, #8
2000eb8e:	f003 020f 	and.w	r2, r3, #15
            RCC_PLL1CFGR_PLL1M_Pos) != (pRCC_OscInitStruct->PLL.PLLM - 1U)) ||
2000eb92:	687b      	ldr	r3, [r7, #4]
2000eb94:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
2000eb96:	3b01      	subs	r3, #1
          (READ_BIT(temp1_pllckcfg, RCC_PLL1CFGR_PLL1SRC) != pRCC_OscInitStruct->PLL.PLLSource) ||
2000eb98:	429a      	cmp	r2, r3
2000eb9a:	d129      	bne.n	2000ebf0 <HAL_RCC_OscConfig+0xd5c>
          (READ_BIT(temp1_pllckcfg, RCC_PLL1CFGR_PLL1MBOOST) != pRCC_OscInitStruct->PLL.PLLMBOOST) ||
2000eb9c:	69fb      	ldr	r3, [r7, #28]
2000eb9e:	f403 4270 	and.w	r2, r3, #61440	@ 0xf000
2000eba2:	687b      	ldr	r3, [r7, #4]
2000eba4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
            RCC_PLL1CFGR_PLL1M_Pos) != (pRCC_OscInitStruct->PLL.PLLM - 1U)) ||
2000eba6:	429a      	cmp	r2, r3
2000eba8:	d122      	bne.n	2000ebf0 <HAL_RCC_OscConfig+0xd5c>
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1N) != (pRCC_OscInitStruct->PLL.PLLN - 1U)) ||
2000ebaa:	69bb      	ldr	r3, [r7, #24]
2000ebac:	f3c3 0208 	ubfx	r2, r3, #0, #9
2000ebb0:	687b      	ldr	r3, [r7, #4]
2000ebb2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
2000ebb4:	3b01      	subs	r3, #1
          (READ_BIT(temp1_pllckcfg, RCC_PLL1CFGR_PLL1MBOOST) != pRCC_OscInitStruct->PLL.PLLMBOOST) ||
2000ebb6:	429a      	cmp	r2, r3
2000ebb8:	d11a      	bne.n	2000ebf0 <HAL_RCC_OscConfig+0xd5c>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1P) >> \
2000ebba:	69bb      	ldr	r3, [r7, #24]
2000ebbc:	0a5b      	lsrs	r3, r3, #9
2000ebbe:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
            RCC_PLL1DIVR_PLL1P_Pos) != (pRCC_OscInitStruct->PLL.PLLP - 1U)) ||
2000ebc2:	687b      	ldr	r3, [r7, #4]
2000ebc4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
2000ebc6:	3b01      	subs	r3, #1
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1N) != (pRCC_OscInitStruct->PLL.PLLN - 1U)) ||
2000ebc8:	429a      	cmp	r2, r3
2000ebca:	d111      	bne.n	2000ebf0 <HAL_RCC_OscConfig+0xd5c>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1Q) >> \
2000ebcc:	69bb      	ldr	r3, [r7, #24]
2000ebce:	0c1b      	lsrs	r3, r3, #16
2000ebd0:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
            RCC_PLL1DIVR_PLL1Q_Pos) != (pRCC_OscInitStruct->PLL.PLLQ - 1U)) ||
2000ebd4:	687b      	ldr	r3, [r7, #4]
2000ebd6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
2000ebd8:	3b01      	subs	r3, #1
            RCC_PLL1DIVR_PLL1P_Pos) != (pRCC_OscInitStruct->PLL.PLLP - 1U)) ||
2000ebda:	429a      	cmp	r2, r3
2000ebdc:	d108      	bne.n	2000ebf0 <HAL_RCC_OscConfig+0xd5c>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1R) >> \
2000ebde:	69bb      	ldr	r3, [r7, #24]
2000ebe0:	0e1b      	lsrs	r3, r3, #24
2000ebe2:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
            RCC_PLL1DIVR_PLL1R_Pos) != (pRCC_OscInitStruct->PLL.PLLR - 1U)))
2000ebe6:	687b      	ldr	r3, [r7, #4]
2000ebe8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
2000ebea:	3b01      	subs	r3, #1
            RCC_PLL1DIVR_PLL1Q_Pos) != (pRCC_OscInitStruct->PLL.PLLQ - 1U)) ||
2000ebec:	429a      	cmp	r2, r3
2000ebee:	d001      	beq.n	2000ebf4 <HAL_RCC_OscConfig+0xd60>
      {
        return HAL_ERROR;
2000ebf0:	2301      	movs	r3, #1
2000ebf2:	e024      	b.n	2000ec3e <HAL_RCC_OscConfig+0xdaa>
      }

      /* FRACN1 on-the-fly value update */
      if ((READ_BIT(RCC->PLL1FRACR, RCC_PLL1FRACR_PLL1FRACN) >> \
2000ebf4:	4b14      	ldr	r3, [pc, #80]	@ (2000ec48 <HAL_RCC_OscConfig+0xdb4>)
2000ebf6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
2000ebf8:	08db      	lsrs	r3, r3, #3
2000ebfa:	f3c3 020c 	ubfx	r2, r3, #0, #13
           RCC_PLL1FRACR_PLL1FRACN_Pos) != (pRCC_OscInitStruct->PLL.PLLFRACN))
2000ebfe:	687b      	ldr	r3, [r7, #4]
2000ec00:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
      if ((READ_BIT(RCC->PLL1FRACR, RCC_PLL1FRACR_PLL1FRACN) >> \
2000ec02:	429a      	cmp	r2, r3
2000ec04:	d01a      	beq.n	2000ec3c <HAL_RCC_OscConfig+0xda8>
      {
        assert_param(IS_RCC_PLL_FRACN_VALUE(pRCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable PLL1FRACN. */
        __HAL_RCC_PLL_FRACN_DISABLE();
2000ec06:	4b10      	ldr	r3, [pc, #64]	@ (2000ec48 <HAL_RCC_OscConfig+0xdb4>)
2000ec08:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
2000ec0a:	4a0f      	ldr	r2, [pc, #60]	@ (2000ec48 <HAL_RCC_OscConfig+0xdb4>)
2000ec0c:	f023 0310 	bic.w	r3, r3, #16
2000ec10:	6293      	str	r3, [r2, #40]	@ 0x28

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
2000ec12:	f7f3 ff4d 	bl	20002ab0 <HAL_GetTick>
2000ec16:	62b8      	str	r0, [r7, #40]	@ 0x28

        /* Wait at least 2 CK_REF (PLL1 input source divided by M) period to make sure next latched value
           will be taken into account. */
        while ((HAL_GetTick() - tickstart) < PLL_FRAC_WAIT_VALUE)
2000ec18:	bf00      	nop
2000ec1a:	f7f3 ff49 	bl	20002ab0 <HAL_GetTick>
2000ec1e:	4602      	mov	r2, r0
2000ec20:	6abb      	ldr	r3, [r7, #40]	@ 0x28
2000ec22:	4293      	cmp	r3, r2
2000ec24:	d0f9      	beq.n	2000ec1a <HAL_RCC_OscConfig+0xd86>
        {
        }

        /* Configure PLL PLL1FRACN */
        __HAL_RCC_PLL_FRACN_CONFIG(pRCC_OscInitStruct->PLL.PLLFRACN);
2000ec26:	687b      	ldr	r3, [r7, #4]
2000ec28:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
2000ec2a:	4a07      	ldr	r2, [pc, #28]	@ (2000ec48 <HAL_RCC_OscConfig+0xdb4>)
2000ec2c:	00db      	lsls	r3, r3, #3
2000ec2e:	6393      	str	r3, [r2, #56]	@ 0x38

        /* Enable PLL1FRACN to latch the new value. */
        __HAL_RCC_PLL_FRACN_ENABLE();
2000ec30:	4b05      	ldr	r3, [pc, #20]	@ (2000ec48 <HAL_RCC_OscConfig+0xdb4>)
2000ec32:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
2000ec34:	4a04      	ldr	r2, [pc, #16]	@ (2000ec48 <HAL_RCC_OscConfig+0xdb4>)
2000ec36:	f043 0310 	orr.w	r3, r3, #16
2000ec3a:	6293      	str	r3, [r2, #40]	@ 0x28
      }
    }
  }
  return HAL_OK;
2000ec3c:	2300      	movs	r3, #0
}
2000ec3e:	4618      	mov	r0, r3
2000ec40:	3738      	adds	r7, #56	@ 0x38
2000ec42:	46bd      	mov	sp, r7
2000ec44:	bd80      	pop	{r7, pc}
2000ec46:	bf00      	nop
2000ec48:	46020c00 	.word	0x46020c00

2000ec4c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef   *const pRCC_ClkInitStruct, uint32_t FLatency)
{
2000ec4c:	b580      	push	{r7, lr}
2000ec4e:	b086      	sub	sp, #24
2000ec50:	af00      	add	r7, sp, #0
2000ec52:	6078      	str	r0, [r7, #4]
2000ec54:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status;
  uint32_t tickstart;

  /* Check Null pointer */
  if (pRCC_ClkInitStruct == NULL)
2000ec56:	687b      	ldr	r3, [r7, #4]
2000ec58:	2b00      	cmp	r3, #0
2000ec5a:	d101      	bne.n	2000ec60 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
2000ec5c:	2301      	movs	r3, #1
2000ec5e:	e1d9      	b.n	2000f014 <HAL_RCC_ClockConfig+0x3c8>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
   must be correctly programmed according to the frequency of the CPU clock
   (HCLK) and the supply voltage of the device */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
2000ec60:	4b9b      	ldr	r3, [pc, #620]	@ (2000eed0 <HAL_RCC_ClockConfig+0x284>)
2000ec62:	681b      	ldr	r3, [r3, #0]
2000ec64:	f003 030f 	and.w	r3, r3, #15
2000ec68:	683a      	ldr	r2, [r7, #0]
2000ec6a:	429a      	cmp	r2, r3
2000ec6c:	d910      	bls.n	2000ec90 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
2000ec6e:	4b98      	ldr	r3, [pc, #608]	@ (2000eed0 <HAL_RCC_ClockConfig+0x284>)
2000ec70:	681b      	ldr	r3, [r3, #0]
2000ec72:	f023 020f 	bic.w	r2, r3, #15
2000ec76:	4996      	ldr	r1, [pc, #600]	@ (2000eed0 <HAL_RCC_ClockConfig+0x284>)
2000ec78:	683b      	ldr	r3, [r7, #0]
2000ec7a:	4313      	orrs	r3, r2
2000ec7c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
2000ec7e:	4b94      	ldr	r3, [pc, #592]	@ (2000eed0 <HAL_RCC_ClockConfig+0x284>)
2000ec80:	681b      	ldr	r3, [r3, #0]
2000ec82:	f003 030f 	and.w	r3, r3, #15
2000ec86:	683a      	ldr	r2, [r7, #0]
2000ec88:	429a      	cmp	r2, r3
2000ec8a:	d001      	beq.n	2000ec90 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
2000ec8c:	2301      	movs	r3, #1
2000ec8e:	e1c1      	b.n	2000f014 <HAL_RCC_ClockConfig+0x3c8>
    }
  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- PCLK3 Configuration ---------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK3) == RCC_CLOCKTYPE_PCLK3)
2000ec90:	687b      	ldr	r3, [r7, #4]
2000ec92:	681b      	ldr	r3, [r3, #0]
2000ec94:	f003 0310 	and.w	r3, r3, #16
2000ec98:	2b00      	cmp	r3, #0
2000ec9a:	d010      	beq.n	2000ecbe <HAL_RCC_ClockConfig+0x72>
  {
    if ((pRCC_ClkInitStruct->APB3CLKDivider) > (RCC->CFGR3 & RCC_CFGR3_PPRE3))
2000ec9c:	687b      	ldr	r3, [r7, #4]
2000ec9e:	695a      	ldr	r2, [r3, #20]
2000eca0:	4b8c      	ldr	r3, [pc, #560]	@ (2000eed4 <HAL_RCC_ClockConfig+0x288>)
2000eca2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
2000eca4:	f003 0370 	and.w	r3, r3, #112	@ 0x70
2000eca8:	429a      	cmp	r2, r3
2000ecaa:	d908      	bls.n	2000ecbe <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_PCLK(pRCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->CFGR3, RCC_CFGR3_PPRE3, pRCC_ClkInitStruct->APB3CLKDivider);
2000ecac:	4b89      	ldr	r3, [pc, #548]	@ (2000eed4 <HAL_RCC_ClockConfig+0x288>)
2000ecae:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
2000ecb0:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
2000ecb4:	687b      	ldr	r3, [r7, #4]
2000ecb6:	695b      	ldr	r3, [r3, #20]
2000ecb8:	4986      	ldr	r1, [pc, #536]	@ (2000eed4 <HAL_RCC_ClockConfig+0x288>)
2000ecba:	4313      	orrs	r3, r2
2000ecbc:	624b      	str	r3, [r1, #36]	@ 0x24
    }
  }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
2000ecbe:	687b      	ldr	r3, [r7, #4]
2000ecc0:	681b      	ldr	r3, [r3, #0]
2000ecc2:	f003 0308 	and.w	r3, r3, #8
2000ecc6:	2b00      	cmp	r3, #0
2000ecc8:	d012      	beq.n	2000ecf0 <HAL_RCC_ClockConfig+0xa4>
  {
    if ((pRCC_ClkInitStruct->APB2CLKDivider) > ((RCC->CFGR2 & RCC_CFGR2_PPRE2) >> 4))
2000ecca:	687b      	ldr	r3, [r7, #4]
2000eccc:	691a      	ldr	r2, [r3, #16]
2000ecce:	4b81      	ldr	r3, [pc, #516]	@ (2000eed4 <HAL_RCC_ClockConfig+0x288>)
2000ecd0:	6a1b      	ldr	r3, [r3, #32]
2000ecd2:	091b      	lsrs	r3, r3, #4
2000ecd4:	f003 0370 	and.w	r3, r3, #112	@ 0x70
2000ecd8:	429a      	cmp	r2, r3
2000ecda:	d909      	bls.n	2000ecf0 <HAL_RCC_ClockConfig+0xa4>
    {
      assert_param(IS_RCC_PCLK(pRCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE2, ((pRCC_ClkInitStruct->APB2CLKDivider) << 4));
2000ecdc:	4b7d      	ldr	r3, [pc, #500]	@ (2000eed4 <HAL_RCC_ClockConfig+0x288>)
2000ecde:	6a1b      	ldr	r3, [r3, #32]
2000ece0:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
2000ece4:	687b      	ldr	r3, [r7, #4]
2000ece6:	691b      	ldr	r3, [r3, #16]
2000ece8:	011b      	lsls	r3, r3, #4
2000ecea:	497a      	ldr	r1, [pc, #488]	@ (2000eed4 <HAL_RCC_ClockConfig+0x288>)
2000ecec:	4313      	orrs	r3, r2
2000ecee:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
2000ecf0:	687b      	ldr	r3, [r7, #4]
2000ecf2:	681b      	ldr	r3, [r3, #0]
2000ecf4:	f003 0304 	and.w	r3, r3, #4
2000ecf8:	2b00      	cmp	r3, #0
2000ecfa:	d010      	beq.n	2000ed1e <HAL_RCC_ClockConfig+0xd2>
  {
    if ((pRCC_ClkInitStruct->APB1CLKDivider) > (RCC->CFGR2 & RCC_CFGR2_PPRE1))
2000ecfc:	687b      	ldr	r3, [r7, #4]
2000ecfe:	68da      	ldr	r2, [r3, #12]
2000ed00:	4b74      	ldr	r3, [pc, #464]	@ (2000eed4 <HAL_RCC_ClockConfig+0x288>)
2000ed02:	6a1b      	ldr	r3, [r3, #32]
2000ed04:	f003 0370 	and.w	r3, r3, #112	@ 0x70
2000ed08:	429a      	cmp	r2, r3
2000ed0a:	d908      	bls.n	2000ed1e <HAL_RCC_ClockConfig+0xd2>
    {
      assert_param(IS_RCC_PCLK(pRCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE1, pRCC_ClkInitStruct->APB1CLKDivider);
2000ed0c:	4b71      	ldr	r3, [pc, #452]	@ (2000eed4 <HAL_RCC_ClockConfig+0x288>)
2000ed0e:	6a1b      	ldr	r3, [r3, #32]
2000ed10:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
2000ed14:	687b      	ldr	r3, [r7, #4]
2000ed16:	68db      	ldr	r3, [r3, #12]
2000ed18:	496e      	ldr	r1, [pc, #440]	@ (2000eed4 <HAL_RCC_ClockConfig+0x288>)
2000ed1a:	4313      	orrs	r3, r2
2000ed1c:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
2000ed1e:	687b      	ldr	r3, [r7, #4]
2000ed20:	681b      	ldr	r3, [r3, #0]
2000ed22:	f003 0302 	and.w	r3, r3, #2
2000ed26:	2b00      	cmp	r3, #0
2000ed28:	d010      	beq.n	2000ed4c <HAL_RCC_ClockConfig+0x100>
  {
    if ((pRCC_ClkInitStruct->AHBCLKDivider) > (RCC->CFGR2 & RCC_CFGR2_HPRE))
2000ed2a:	687b      	ldr	r3, [r7, #4]
2000ed2c:	689a      	ldr	r2, [r3, #8]
2000ed2e:	4b69      	ldr	r3, [pc, #420]	@ (2000eed4 <HAL_RCC_ClockConfig+0x288>)
2000ed30:	6a1b      	ldr	r3, [r3, #32]
2000ed32:	f003 030f 	and.w	r3, r3, #15
2000ed36:	429a      	cmp	r2, r3
2000ed38:	d908      	bls.n	2000ed4c <HAL_RCC_ClockConfig+0x100>
    {
      assert_param(IS_RCC_HCLK(pRCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_HPRE, pRCC_ClkInitStruct->AHBCLKDivider);
2000ed3a:	4b66      	ldr	r3, [pc, #408]	@ (2000eed4 <HAL_RCC_ClockConfig+0x288>)
2000ed3c:	6a1b      	ldr	r3, [r3, #32]
2000ed3e:	f023 020f 	bic.w	r2, r3, #15
2000ed42:	687b      	ldr	r3, [r7, #4]
2000ed44:	689b      	ldr	r3, [r3, #8]
2000ed46:	4963      	ldr	r1, [pc, #396]	@ (2000eed4 <HAL_RCC_ClockConfig+0x288>)
2000ed48:	4313      	orrs	r3, r2
2000ed4a:	620b      	str	r3, [r1, #32]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
2000ed4c:	687b      	ldr	r3, [r7, #4]
2000ed4e:	681b      	ldr	r3, [r3, #0]
2000ed50:	f003 0301 	and.w	r3, r3, #1
2000ed54:	2b00      	cmp	r3, #0
2000ed56:	f000 80d2 	beq.w	2000eefe <HAL_RCC_ClockConfig+0x2b2>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(pRCC_ClkInitStruct->SYSCLKSource));
    FlagStatus  pwrclkchanged = RESET;
2000ed5a:	2300      	movs	r3, #0
2000ed5c:	75fb      	strb	r3, [r7, #23]

    /* PLL is selected as System Clock Source */
    if (pRCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
2000ed5e:	687b      	ldr	r3, [r7, #4]
2000ed60:	685b      	ldr	r3, [r3, #4]
2000ed62:	2b03      	cmp	r3, #3
2000ed64:	d143      	bne.n	2000edee <HAL_RCC_ClockConfig+0x1a2>
    {
      if (__HAL_RCC_PWR_IS_CLK_DISABLED())
2000ed66:	4b5b      	ldr	r3, [pc, #364]	@ (2000eed4 <HAL_RCC_ClockConfig+0x288>)
2000ed68:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
2000ed6c:	f003 0304 	and.w	r3, r3, #4
2000ed70:	2b00      	cmp	r3, #0
2000ed72:	d110      	bne.n	2000ed96 <HAL_RCC_ClockConfig+0x14a>
      {
        __HAL_RCC_PWR_CLK_ENABLE();
2000ed74:	4b57      	ldr	r3, [pc, #348]	@ (2000eed4 <HAL_RCC_ClockConfig+0x288>)
2000ed76:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
2000ed7a:	4a56      	ldr	r2, [pc, #344]	@ (2000eed4 <HAL_RCC_ClockConfig+0x288>)
2000ed7c:	f043 0304 	orr.w	r3, r3, #4
2000ed80:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
2000ed84:	4b53      	ldr	r3, [pc, #332]	@ (2000eed4 <HAL_RCC_ClockConfig+0x288>)
2000ed86:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
2000ed8a:	f003 0304 	and.w	r3, r3, #4
2000ed8e:	60bb      	str	r3, [r7, #8]
2000ed90:	68bb      	ldr	r3, [r7, #8]
        pwrclkchanged = SET;
2000ed92:	2301      	movs	r3, #1
2000ed94:	75fb      	strb	r3, [r7, #23]
      }
      tickstart = HAL_GetTick();
2000ed96:	f7f3 fe8b 	bl	20002ab0 <HAL_GetTick>
2000ed9a:	6138      	str	r0, [r7, #16]
      /* Check if EPOD is enabled */
      if (READ_BIT(PWR->VOSR, PWR_VOSR_BOOSTEN) != 0U)
2000ed9c:	4b4e      	ldr	r3, [pc, #312]	@ (2000eed8 <HAL_RCC_ClockConfig+0x28c>)
2000ed9e:	68db      	ldr	r3, [r3, #12]
2000eda0:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
2000eda4:	2b00      	cmp	r3, #0
2000eda6:	d00f      	beq.n	2000edc8 <HAL_RCC_ClockConfig+0x17c>
      {
        /* Wait till BOOST is ready */
        while (READ_BIT(PWR->VOSR, PWR_VOSR_BOOSTRDY) == 0U)
2000eda8:	e008      	b.n	2000edbc <HAL_RCC_ClockConfig+0x170>
        {
          if ((HAL_GetTick() - tickstart) > EPOD_TIMEOUT_VALUE)
2000edaa:	f7f3 fe81 	bl	20002ab0 <HAL_GetTick>
2000edae:	4602      	mov	r2, r0
2000edb0:	693b      	ldr	r3, [r7, #16]
2000edb2:	1ad3      	subs	r3, r2, r3
2000edb4:	2b02      	cmp	r3, #2
2000edb6:	d901      	bls.n	2000edbc <HAL_RCC_ClockConfig+0x170>
          {
            return HAL_TIMEOUT;
2000edb8:	2303      	movs	r3, #3
2000edba:	e12b      	b.n	2000f014 <HAL_RCC_ClockConfig+0x3c8>
        while (READ_BIT(PWR->VOSR, PWR_VOSR_BOOSTRDY) == 0U)
2000edbc:	4b46      	ldr	r3, [pc, #280]	@ (2000eed8 <HAL_RCC_ClockConfig+0x28c>)
2000edbe:	68db      	ldr	r3, [r3, #12]
2000edc0:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
2000edc4:	2b00      	cmp	r3, #0
2000edc6:	d0f0      	beq.n	2000edaa <HAL_RCC_ClockConfig+0x15e>
          }
        }
      }

      /* Restore clock configuration if changed */
      if (pwrclkchanged == SET)
2000edc8:	7dfb      	ldrb	r3, [r7, #23]
2000edca:	2b01      	cmp	r3, #1
2000edcc:	d107      	bne.n	2000edde <HAL_RCC_ClockConfig+0x192>
      {
        __HAL_RCC_PWR_CLK_DISABLE();
2000edce:	4b41      	ldr	r3, [pc, #260]	@ (2000eed4 <HAL_RCC_ClockConfig+0x288>)
2000edd0:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
2000edd4:	4a3f      	ldr	r2, [pc, #252]	@ (2000eed4 <HAL_RCC_ClockConfig+0x288>)
2000edd6:	f023 0304 	bic.w	r3, r3, #4
2000edda:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
      }

      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) == 0U)
2000edde:	4b3d      	ldr	r3, [pc, #244]	@ (2000eed4 <HAL_RCC_ClockConfig+0x288>)
2000ede0:	681b      	ldr	r3, [r3, #0]
2000ede2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
2000ede6:	2b00      	cmp	r3, #0
2000ede8:	d121      	bne.n	2000ee2e <HAL_RCC_ClockConfig+0x1e2>
      {
        return HAL_ERROR;
2000edea:	2301      	movs	r3, #1
2000edec:	e112      	b.n	2000f014 <HAL_RCC_ClockConfig+0x3c8>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (pRCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
2000edee:	687b      	ldr	r3, [r7, #4]
2000edf0:	685b      	ldr	r3, [r3, #4]
2000edf2:	2b02      	cmp	r3, #2
2000edf4:	d107      	bne.n	2000ee06 <HAL_RCC_ClockConfig+0x1ba>
      {
        /* Check the HSE ready flag */
        if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
2000edf6:	4b37      	ldr	r3, [pc, #220]	@ (2000eed4 <HAL_RCC_ClockConfig+0x288>)
2000edf8:	681b      	ldr	r3, [r3, #0]
2000edfa:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
2000edfe:	2b00      	cmp	r3, #0
2000ee00:	d115      	bne.n	2000ee2e <HAL_RCC_ClockConfig+0x1e2>
        {
          return HAL_ERROR;
2000ee02:	2301      	movs	r3, #1
2000ee04:	e106      	b.n	2000f014 <HAL_RCC_ClockConfig+0x3c8>
        }
      }
      /* MSI is selected as System Clock Source */
      else if (pRCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
2000ee06:	687b      	ldr	r3, [r7, #4]
2000ee08:	685b      	ldr	r3, [r3, #4]
2000ee0a:	2b00      	cmp	r3, #0
2000ee0c:	d107      	bne.n	2000ee1e <HAL_RCC_ClockConfig+0x1d2>
      {
        /* Check the MSI ready flag */
        if (READ_BIT(RCC->CR, RCC_CR_MSISRDY) == 0U)
2000ee0e:	4b31      	ldr	r3, [pc, #196]	@ (2000eed4 <HAL_RCC_ClockConfig+0x288>)
2000ee10:	681b      	ldr	r3, [r3, #0]
2000ee12:	f003 0304 	and.w	r3, r3, #4
2000ee16:	2b00      	cmp	r3, #0
2000ee18:	d109      	bne.n	2000ee2e <HAL_RCC_ClockConfig+0x1e2>
        {
          return HAL_ERROR;
2000ee1a:	2301      	movs	r3, #1
2000ee1c:	e0fa      	b.n	2000f014 <HAL_RCC_ClockConfig+0x3c8>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
2000ee1e:	4b2d      	ldr	r3, [pc, #180]	@ (2000eed4 <HAL_RCC_ClockConfig+0x288>)
2000ee20:	681b      	ldr	r3, [r3, #0]
2000ee22:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
2000ee26:	2b00      	cmp	r3, #0
2000ee28:	d101      	bne.n	2000ee2e <HAL_RCC_ClockConfig+0x1e2>
        {
          return HAL_ERROR;
2000ee2a:	2301      	movs	r3, #1
2000ee2c:	e0f2      	b.n	2000f014 <HAL_RCC_ClockConfig+0x3c8>
        }
      }
    }

    MODIFY_REG(RCC->CFGR1, RCC_CFGR1_SW, pRCC_ClkInitStruct->SYSCLKSource);
2000ee2e:	4b29      	ldr	r3, [pc, #164]	@ (2000eed4 <HAL_RCC_ClockConfig+0x288>)
2000ee30:	69db      	ldr	r3, [r3, #28]
2000ee32:	f023 0203 	bic.w	r2, r3, #3
2000ee36:	687b      	ldr	r3, [r7, #4]
2000ee38:	685b      	ldr	r3, [r3, #4]
2000ee3a:	4926      	ldr	r1, [pc, #152]	@ (2000eed4 <HAL_RCC_ClockConfig+0x288>)
2000ee3c:	4313      	orrs	r3, r2
2000ee3e:	61cb      	str	r3, [r1, #28]

    tickstart = HAL_GetTick();
2000ee40:	f7f3 fe36 	bl	20002ab0 <HAL_GetTick>
2000ee44:	6138      	str	r0, [r7, #16]

    if (pRCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
2000ee46:	687b      	ldr	r3, [r7, #4]
2000ee48:	685b      	ldr	r3, [r3, #4]
2000ee4a:	2b03      	cmp	r3, #3
2000ee4c:	d112      	bne.n	2000ee74 <HAL_RCC_ClockConfig+0x228>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
2000ee4e:	e00a      	b.n	2000ee66 <HAL_RCC_ClockConfig+0x21a>
      {
        if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
2000ee50:	f7f3 fe2e 	bl	20002ab0 <HAL_GetTick>
2000ee54:	4602      	mov	r2, r0
2000ee56:	693b      	ldr	r3, [r7, #16]
2000ee58:	1ad3      	subs	r3, r2, r3
2000ee5a:	f241 3288 	movw	r2, #5000	@ 0x1388
2000ee5e:	4293      	cmp	r3, r2
2000ee60:	d901      	bls.n	2000ee66 <HAL_RCC_ClockConfig+0x21a>
        {
          return HAL_TIMEOUT;
2000ee62:	2303      	movs	r3, #3
2000ee64:	e0d6      	b.n	2000f014 <HAL_RCC_ClockConfig+0x3c8>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
2000ee66:	4b1b      	ldr	r3, [pc, #108]	@ (2000eed4 <HAL_RCC_ClockConfig+0x288>)
2000ee68:	69db      	ldr	r3, [r3, #28]
2000ee6a:	f003 030c 	and.w	r3, r3, #12
2000ee6e:	2b0c      	cmp	r3, #12
2000ee70:	d1ee      	bne.n	2000ee50 <HAL_RCC_ClockConfig+0x204>
2000ee72:	e044      	b.n	2000eefe <HAL_RCC_ClockConfig+0x2b2>
        }
      }
    }
    else
    {
      if (pRCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
2000ee74:	687b      	ldr	r3, [r7, #4]
2000ee76:	685b      	ldr	r3, [r3, #4]
2000ee78:	2b02      	cmp	r3, #2
2000ee7a:	d112      	bne.n	2000eea2 <HAL_RCC_ClockConfig+0x256>
      {
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
2000ee7c:	e00a      	b.n	2000ee94 <HAL_RCC_ClockConfig+0x248>
        {
          if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
2000ee7e:	f7f3 fe17 	bl	20002ab0 <HAL_GetTick>
2000ee82:	4602      	mov	r2, r0
2000ee84:	693b      	ldr	r3, [r7, #16]
2000ee86:	1ad3      	subs	r3, r2, r3
2000ee88:	f241 3288 	movw	r2, #5000	@ 0x1388
2000ee8c:	4293      	cmp	r3, r2
2000ee8e:	d901      	bls.n	2000ee94 <HAL_RCC_ClockConfig+0x248>
          {
            return HAL_TIMEOUT;
2000ee90:	2303      	movs	r3, #3
2000ee92:	e0bf      	b.n	2000f014 <HAL_RCC_ClockConfig+0x3c8>
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
2000ee94:	4b0f      	ldr	r3, [pc, #60]	@ (2000eed4 <HAL_RCC_ClockConfig+0x288>)
2000ee96:	69db      	ldr	r3, [r3, #28]
2000ee98:	f003 030c 	and.w	r3, r3, #12
2000ee9c:	2b08      	cmp	r3, #8
2000ee9e:	d1ee      	bne.n	2000ee7e <HAL_RCC_ClockConfig+0x232>
2000eea0:	e02d      	b.n	2000eefe <HAL_RCC_ClockConfig+0x2b2>
          }
        }
      }
      else if (pRCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
2000eea2:	687b      	ldr	r3, [r7, #4]
2000eea4:	685b      	ldr	r3, [r3, #4]
2000eea6:	2b00      	cmp	r3, #0
2000eea8:	d123      	bne.n	2000eef2 <HAL_RCC_ClockConfig+0x2a6>
      {
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
2000eeaa:	e00a      	b.n	2000eec2 <HAL_RCC_ClockConfig+0x276>
        {
          if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
2000eeac:	f7f3 fe00 	bl	20002ab0 <HAL_GetTick>
2000eeb0:	4602      	mov	r2, r0
2000eeb2:	693b      	ldr	r3, [r7, #16]
2000eeb4:	1ad3      	subs	r3, r2, r3
2000eeb6:	f241 3288 	movw	r2, #5000	@ 0x1388
2000eeba:	4293      	cmp	r3, r2
2000eebc:	d901      	bls.n	2000eec2 <HAL_RCC_ClockConfig+0x276>
          {
            return HAL_TIMEOUT;
2000eebe:	2303      	movs	r3, #3
2000eec0:	e0a8      	b.n	2000f014 <HAL_RCC_ClockConfig+0x3c8>
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
2000eec2:	4b04      	ldr	r3, [pc, #16]	@ (2000eed4 <HAL_RCC_ClockConfig+0x288>)
2000eec4:	69db      	ldr	r3, [r3, #28]
2000eec6:	f003 030c 	and.w	r3, r3, #12
2000eeca:	2b00      	cmp	r3, #0
2000eecc:	d1ee      	bne.n	2000eeac <HAL_RCC_ClockConfig+0x260>
2000eece:	e016      	b.n	2000eefe <HAL_RCC_ClockConfig+0x2b2>
2000eed0:	40022000 	.word	0x40022000
2000eed4:	46020c00 	.word	0x46020c00
2000eed8:	46020800 	.word	0x46020800
      }
      else
      {
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
        {
          if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
2000eedc:	f7f3 fde8 	bl	20002ab0 <HAL_GetTick>
2000eee0:	4602      	mov	r2, r0
2000eee2:	693b      	ldr	r3, [r7, #16]
2000eee4:	1ad3      	subs	r3, r2, r3
2000eee6:	f241 3288 	movw	r2, #5000	@ 0x1388
2000eeea:	4293      	cmp	r3, r2
2000eeec:	d901      	bls.n	2000eef2 <HAL_RCC_ClockConfig+0x2a6>
          {
            return HAL_TIMEOUT;
2000eeee:	2303      	movs	r3, #3
2000eef0:	e090      	b.n	2000f014 <HAL_RCC_ClockConfig+0x3c8>
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
2000eef2:	4b4a      	ldr	r3, [pc, #296]	@ (2000f01c <HAL_RCC_ClockConfig+0x3d0>)
2000eef4:	69db      	ldr	r3, [r3, #28]
2000eef6:	f003 030c 	and.w	r3, r3, #12
2000eefa:	2b04      	cmp	r3, #4
2000eefc:	d1ee      	bne.n	2000eedc <HAL_RCC_ClockConfig+0x290>
    }
  }

  /* Decreasing the BUS frequency divider */
  /*-------------------------- HCLK Configuration --------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
2000eefe:	687b      	ldr	r3, [r7, #4]
2000ef00:	681b      	ldr	r3, [r3, #0]
2000ef02:	f003 0302 	and.w	r3, r3, #2
2000ef06:	2b00      	cmp	r3, #0
2000ef08:	d010      	beq.n	2000ef2c <HAL_RCC_ClockConfig+0x2e0>
  {
    if ((pRCC_ClkInitStruct->AHBCLKDivider) < (RCC->CFGR2 & RCC_CFGR2_HPRE))
2000ef0a:	687b      	ldr	r3, [r7, #4]
2000ef0c:	689a      	ldr	r2, [r3, #8]
2000ef0e:	4b43      	ldr	r3, [pc, #268]	@ (2000f01c <HAL_RCC_ClockConfig+0x3d0>)
2000ef10:	6a1b      	ldr	r3, [r3, #32]
2000ef12:	f003 030f 	and.w	r3, r3, #15
2000ef16:	429a      	cmp	r2, r3
2000ef18:	d208      	bcs.n	2000ef2c <HAL_RCC_ClockConfig+0x2e0>
    {
      assert_param(IS_RCC_HCLK(pRCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_HPRE, pRCC_ClkInitStruct->AHBCLKDivider);
2000ef1a:	4b40      	ldr	r3, [pc, #256]	@ (2000f01c <HAL_RCC_ClockConfig+0x3d0>)
2000ef1c:	6a1b      	ldr	r3, [r3, #32]
2000ef1e:	f023 020f 	bic.w	r2, r3, #15
2000ef22:	687b      	ldr	r3, [r7, #4]
2000ef24:	689b      	ldr	r3, [r3, #8]
2000ef26:	493d      	ldr	r1, [pc, #244]	@ (2000f01c <HAL_RCC_ClockConfig+0x3d0>)
2000ef28:	4313      	orrs	r3, r2
2000ef2a:	620b      	str	r3, [r1, #32]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
2000ef2c:	4b3c      	ldr	r3, [pc, #240]	@ (2000f020 <HAL_RCC_ClockConfig+0x3d4>)
2000ef2e:	681b      	ldr	r3, [r3, #0]
2000ef30:	f003 030f 	and.w	r3, r3, #15
2000ef34:	683a      	ldr	r2, [r7, #0]
2000ef36:	429a      	cmp	r2, r3
2000ef38:	d210      	bcs.n	2000ef5c <HAL_RCC_ClockConfig+0x310>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
2000ef3a:	4b39      	ldr	r3, [pc, #228]	@ (2000f020 <HAL_RCC_ClockConfig+0x3d4>)
2000ef3c:	681b      	ldr	r3, [r3, #0]
2000ef3e:	f023 020f 	bic.w	r2, r3, #15
2000ef42:	4937      	ldr	r1, [pc, #220]	@ (2000f020 <HAL_RCC_ClockConfig+0x3d4>)
2000ef44:	683b      	ldr	r3, [r7, #0]
2000ef46:	4313      	orrs	r3, r2
2000ef48:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
2000ef4a:	4b35      	ldr	r3, [pc, #212]	@ (2000f020 <HAL_RCC_ClockConfig+0x3d4>)
2000ef4c:	681b      	ldr	r3, [r3, #0]
2000ef4e:	f003 030f 	and.w	r3, r3, #15
2000ef52:	683a      	ldr	r2, [r7, #0]
2000ef54:	429a      	cmp	r2, r3
2000ef56:	d001      	beq.n	2000ef5c <HAL_RCC_ClockConfig+0x310>
    {
      return HAL_ERROR;
2000ef58:	2301      	movs	r3, #1
2000ef5a:	e05b      	b.n	2000f014 <HAL_RCC_ClockConfig+0x3c8>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
2000ef5c:	687b      	ldr	r3, [r7, #4]
2000ef5e:	681b      	ldr	r3, [r3, #0]
2000ef60:	f003 0304 	and.w	r3, r3, #4
2000ef64:	2b00      	cmp	r3, #0
2000ef66:	d010      	beq.n	2000ef8a <HAL_RCC_ClockConfig+0x33e>
  {
    if ((pRCC_ClkInitStruct->APB1CLKDivider) < (RCC->CFGR2 & RCC_CFGR2_PPRE1))
2000ef68:	687b      	ldr	r3, [r7, #4]
2000ef6a:	68da      	ldr	r2, [r3, #12]
2000ef6c:	4b2b      	ldr	r3, [pc, #172]	@ (2000f01c <HAL_RCC_ClockConfig+0x3d0>)
2000ef6e:	6a1b      	ldr	r3, [r3, #32]
2000ef70:	f003 0370 	and.w	r3, r3, #112	@ 0x70
2000ef74:	429a      	cmp	r2, r3
2000ef76:	d208      	bcs.n	2000ef8a <HAL_RCC_ClockConfig+0x33e>
    {
      assert_param(IS_RCC_PCLK(pRCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE1, pRCC_ClkInitStruct->APB1CLKDivider);
2000ef78:	4b28      	ldr	r3, [pc, #160]	@ (2000f01c <HAL_RCC_ClockConfig+0x3d0>)
2000ef7a:	6a1b      	ldr	r3, [r3, #32]
2000ef7c:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
2000ef80:	687b      	ldr	r3, [r7, #4]
2000ef82:	68db      	ldr	r3, [r3, #12]
2000ef84:	4925      	ldr	r1, [pc, #148]	@ (2000f01c <HAL_RCC_ClockConfig+0x3d0>)
2000ef86:	4313      	orrs	r3, r2
2000ef88:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
2000ef8a:	687b      	ldr	r3, [r7, #4]
2000ef8c:	681b      	ldr	r3, [r3, #0]
2000ef8e:	f003 0308 	and.w	r3, r3, #8
2000ef92:	2b00      	cmp	r3, #0
2000ef94:	d012      	beq.n	2000efbc <HAL_RCC_ClockConfig+0x370>
  {
    if ((pRCC_ClkInitStruct->APB2CLKDivider) < ((RCC->CFGR2 & RCC_CFGR2_PPRE2) >> 4))
2000ef96:	687b      	ldr	r3, [r7, #4]
2000ef98:	691a      	ldr	r2, [r3, #16]
2000ef9a:	4b20      	ldr	r3, [pc, #128]	@ (2000f01c <HAL_RCC_ClockConfig+0x3d0>)
2000ef9c:	6a1b      	ldr	r3, [r3, #32]
2000ef9e:	091b      	lsrs	r3, r3, #4
2000efa0:	f003 0370 	and.w	r3, r3, #112	@ 0x70
2000efa4:	429a      	cmp	r2, r3
2000efa6:	d209      	bcs.n	2000efbc <HAL_RCC_ClockConfig+0x370>
    {
      assert_param(IS_RCC_PCLK(pRCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE2, ((pRCC_ClkInitStruct->APB2CLKDivider) << 4));
2000efa8:	4b1c      	ldr	r3, [pc, #112]	@ (2000f01c <HAL_RCC_ClockConfig+0x3d0>)
2000efaa:	6a1b      	ldr	r3, [r3, #32]
2000efac:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
2000efb0:	687b      	ldr	r3, [r7, #4]
2000efb2:	691b      	ldr	r3, [r3, #16]
2000efb4:	011b      	lsls	r3, r3, #4
2000efb6:	4919      	ldr	r1, [pc, #100]	@ (2000f01c <HAL_RCC_ClockConfig+0x3d0>)
2000efb8:	4313      	orrs	r3, r2
2000efba:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- PCLK3 Configuration ---------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK3) == RCC_CLOCKTYPE_PCLK3)
2000efbc:	687b      	ldr	r3, [r7, #4]
2000efbe:	681b      	ldr	r3, [r3, #0]
2000efc0:	f003 0310 	and.w	r3, r3, #16
2000efc4:	2b00      	cmp	r3, #0
2000efc6:	d010      	beq.n	2000efea <HAL_RCC_ClockConfig+0x39e>
  {
    if ((pRCC_ClkInitStruct->APB3CLKDivider) < (RCC->CFGR3 & RCC_CFGR3_PPRE3))
2000efc8:	687b      	ldr	r3, [r7, #4]
2000efca:	695a      	ldr	r2, [r3, #20]
2000efcc:	4b13      	ldr	r3, [pc, #76]	@ (2000f01c <HAL_RCC_ClockConfig+0x3d0>)
2000efce:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
2000efd0:	f003 0370 	and.w	r3, r3, #112	@ 0x70
2000efd4:	429a      	cmp	r2, r3
2000efd6:	d208      	bcs.n	2000efea <HAL_RCC_ClockConfig+0x39e>
    {
      assert_param(IS_RCC_PCLK(pRCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->CFGR3, RCC_CFGR3_PPRE3, (pRCC_ClkInitStruct->APB3CLKDivider));
2000efd8:	4b10      	ldr	r3, [pc, #64]	@ (2000f01c <HAL_RCC_ClockConfig+0x3d0>)
2000efda:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
2000efdc:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
2000efe0:	687b      	ldr	r3, [r7, #4]
2000efe2:	695b      	ldr	r3, [r3, #20]
2000efe4:	490d      	ldr	r1, [pc, #52]	@ (2000f01c <HAL_RCC_ClockConfig+0x3d0>)
2000efe6:	4313      	orrs	r3, r2
2000efe8:	624b      	str	r3, [r1, #36]	@ 0x24
    }
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) >> RCC_CFGR2_HPRE_Pos];
2000efea:	f000 f859 	bl	2000f0a0 <HAL_RCC_GetSysClockFreq>
2000efee:	4602      	mov	r2, r0
2000eff0:	4b0a      	ldr	r3, [pc, #40]	@ (2000f01c <HAL_RCC_ClockConfig+0x3d0>)
2000eff2:	6a1b      	ldr	r3, [r3, #32]
2000eff4:	f003 030f 	and.w	r3, r3, #15
2000eff8:	490a      	ldr	r1, [pc, #40]	@ (2000f024 <HAL_RCC_ClockConfig+0x3d8>)
2000effa:	5ccb      	ldrb	r3, [r1, r3]
2000effc:	fa22 f303 	lsr.w	r3, r2, r3
2000f000:	4a09      	ldr	r2, [pc, #36]	@ (2000f028 <HAL_RCC_ClockConfig+0x3dc>)
2000f002:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
2000f004:	4b09      	ldr	r3, [pc, #36]	@ (2000f02c <HAL_RCC_ClockConfig+0x3e0>)
2000f006:	681b      	ldr	r3, [r3, #0]
2000f008:	4618      	mov	r0, r3
2000f00a:	f7f3 fcc7 	bl	2000299c <HAL_InitTick>
2000f00e:	4603      	mov	r3, r0
2000f010:	73fb      	strb	r3, [r7, #15]

  return status;
2000f012:	7bfb      	ldrb	r3, [r7, #15]
}
2000f014:	4618      	mov	r0, r3
2000f016:	3718      	adds	r7, #24
2000f018:	46bd      	mov	sp, r7
2000f01a:	bd80      	pop	{r7, pc}
2000f01c:	46020c00 	.word	0x46020c00
2000f020:	40022000 	.word	0x40022000
2000f024:	20018598 	.word	0x20018598
2000f028:	2000045c 	.word	0x2000045c
2000f02c:	20000460 	.word	0x20000460

2000f030 <HAL_RCC_MCOConfig>:
  *            @arg @ref RCC_MCODIV_8  division by 8 applied to MCO clock
  *            @arg @ref RCC_MCODIV_16  division by 16 applied to MCO clock
  * @retval None
  */
void HAL_RCC_MCOConfig(uint32_t RCC_MCOx, uint32_t RCC_MCOSource, uint32_t RCC_MCODiv)
{
2000f030:	b580      	push	{r7, lr}
2000f032:	b08a      	sub	sp, #40	@ 0x28
2000f034:	af00      	add	r7, sp, #0
2000f036:	60f8      	str	r0, [r7, #12]
2000f038:	60b9      	str	r1, [r7, #8]
2000f03a:	607a      	str	r2, [r7, #4]
  assert_param(IS_RCC_MCO(RCC_MCOx));
  assert_param(IS_RCC_MCODIV(RCC_MCODiv));
  assert_param(IS_RCC_MCO1SOURCE(RCC_MCOSource));

  /* MCO Clock Enable */
  MCO1_CLK_ENABLE();
2000f03c:	4b16      	ldr	r3, [pc, #88]	@ (2000f098 <HAL_RCC_MCOConfig+0x68>)
2000f03e:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
2000f042:	4a15      	ldr	r2, [pc, #84]	@ (2000f098 <HAL_RCC_MCOConfig+0x68>)
2000f044:	f043 0301 	orr.w	r3, r3, #1
2000f048:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
2000f04c:	4b12      	ldr	r3, [pc, #72]	@ (2000f098 <HAL_RCC_MCOConfig+0x68>)
2000f04e:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
2000f052:	f003 0301 	and.w	r3, r3, #1
2000f056:	613b      	str	r3, [r7, #16]
2000f058:	693b      	ldr	r3, [r7, #16]

  /* Configure the MCO1 pin in alternate function mode */
  gpio_initstruct.Pin = MCO1_PIN;
2000f05a:	f44f 7380 	mov.w	r3, #256	@ 0x100
2000f05e:	617b      	str	r3, [r7, #20]
  gpio_initstruct.Mode = GPIO_MODE_AF_PP;
2000f060:	2302      	movs	r3, #2
2000f062:	61bb      	str	r3, [r7, #24]
  gpio_initstruct.Speed = GPIO_SPEED_FREQ_HIGH;
2000f064:	2302      	movs	r3, #2
2000f066:	623b      	str	r3, [r7, #32]
  gpio_initstruct.Pull = GPIO_NOPULL;
2000f068:	2300      	movs	r3, #0
2000f06a:	61fb      	str	r3, [r7, #28]
  gpio_initstruct.Alternate = GPIO_AF0_MCO;
2000f06c:	2300      	movs	r3, #0
2000f06e:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(MCO1_GPIO_PORT, &gpio_initstruct);
2000f070:	f107 0314 	add.w	r3, r7, #20
2000f074:	4619      	mov	r1, r3
2000f076:	4809      	ldr	r0, [pc, #36]	@ (2000f09c <HAL_RCC_MCOConfig+0x6c>)
2000f078:	f7fa f90a 	bl	20009290 <HAL_GPIO_Init>

  /* Mask MCOSEL[] and MCOPRE[] bits then set MCO1 clock source and prescaler */
  MODIFY_REG(RCC->CFGR1, (RCC_CFGR1_MCOSEL | RCC_CFGR1_MCOPRE), (RCC_MCOSource | RCC_MCODiv));
2000f07c:	4b06      	ldr	r3, [pc, #24]	@ (2000f098 <HAL_RCC_MCOConfig+0x68>)
2000f07e:	69db      	ldr	r3, [r3, #28]
2000f080:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
2000f084:	68b9      	ldr	r1, [r7, #8]
2000f086:	687b      	ldr	r3, [r7, #4]
2000f088:	430b      	orrs	r3, r1
2000f08a:	4903      	ldr	r1, [pc, #12]	@ (2000f098 <HAL_RCC_MCOConfig+0x68>)
2000f08c:	4313      	orrs	r3, r2
2000f08e:	61cb      	str	r3, [r1, #28]
}
2000f090:	bf00      	nop
2000f092:	3728      	adds	r7, #40	@ 0x28
2000f094:	46bd      	mov	sp, r7
2000f096:	bd80      	pop	{r7, pc}
2000f098:	46020c00 	.word	0x46020c00
2000f09c:	42020000 	.word	0x42020000

2000f0a0 <HAL_RCC_GetSysClockFreq>:
  * @note   Each time SYSCLK changes, this function must be called to update the
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
2000f0a0:	b480      	push	{r7}
2000f0a2:	b08b      	sub	sp, #44	@ 0x2c
2000f0a4:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U;
2000f0a6:	2300      	movs	r3, #0
2000f0a8:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t pllsource;
  uint32_t pllr;
  uint32_t pllm;
  uint32_t pllfracen;
  uint32_t sysclockfreq = 0U;
2000f0aa:	2300      	movs	r3, #0
2000f0ac:	623b      	str	r3, [r7, #32]
  uint32_t sysclk_source;
  uint32_t pll_oscsource;
  float_t fracn1;
  float_t pllvco;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
2000f0ae:	4b78      	ldr	r3, [pc, #480]	@ (2000f290 <HAL_RCC_GetSysClockFreq+0x1f0>)
2000f0b0:	69db      	ldr	r3, [r3, #28]
2000f0b2:	f003 030c 	and.w	r3, r3, #12
2000f0b6:	61bb      	str	r3, [r7, #24]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
2000f0b8:	4b75      	ldr	r3, [pc, #468]	@ (2000f290 <HAL_RCC_GetSysClockFreq+0x1f0>)
2000f0ba:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
2000f0bc:	f003 0303 	and.w	r3, r3, #3
2000f0c0:	617b      	str	r3, [r7, #20]

  if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI) ||
2000f0c2:	69bb      	ldr	r3, [r7, #24]
2000f0c4:	2b00      	cmp	r3, #0
2000f0c6:	d005      	beq.n	2000f0d4 <HAL_RCC_GetSysClockFreq+0x34>
2000f0c8:	69bb      	ldr	r3, [r7, #24]
2000f0ca:	2b0c      	cmp	r3, #12
2000f0cc:	d121      	bne.n	2000f112 <HAL_RCC_GetSysClockFreq+0x72>
      ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
2000f0ce:	697b      	ldr	r3, [r7, #20]
2000f0d0:	2b01      	cmp	r3, #1
2000f0d2:	d11e      	bne.n	2000f112 <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if (READ_BIT(RCC->ICSCR1, RCC_ICSCR1_MSIRGSEL) == 0U)
2000f0d4:	4b6e      	ldr	r3, [pc, #440]	@ (2000f290 <HAL_RCC_GetSysClockFreq+0x1f0>)
2000f0d6:	689b      	ldr	r3, [r3, #8]
2000f0d8:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
2000f0dc:	2b00      	cmp	r3, #0
2000f0de:	d107      	bne.n	2000f0f0 <HAL_RCC_GetSysClockFreq+0x50>
    {
      /* MSISRANGE from RCC_CSR applies */
      msirange = (RCC->CSR & RCC_CSR_MSISSRANGE) >> RCC_CSR_MSISSRANGE_Pos;
2000f0e0:	4b6b      	ldr	r3, [pc, #428]	@ (2000f290 <HAL_RCC_GetSysClockFreq+0x1f0>)
2000f0e2:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
2000f0e6:	0b1b      	lsrs	r3, r3, #12
2000f0e8:	f003 030f 	and.w	r3, r3, #15
2000f0ec:	627b      	str	r3, [r7, #36]	@ 0x24
2000f0ee:	e005      	b.n	2000f0fc <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    {
      /* MSIRANGE from RCC_CR applies */
      msirange = (RCC->ICSCR1 & RCC_ICSCR1_MSISRANGE) >> RCC_ICSCR1_MSISRANGE_Pos;
2000f0f0:	4b67      	ldr	r3, [pc, #412]	@ (2000f290 <HAL_RCC_GetSysClockFreq+0x1f0>)
2000f0f2:	689b      	ldr	r3, [r3, #8]
2000f0f4:	0f1b      	lsrs	r3, r3, #28
2000f0f6:	f003 030f 	and.w	r3, r3, #15
2000f0fa:	627b      	str	r3, [r7, #36]	@ 0x24
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
2000f0fc:	4a65      	ldr	r2, [pc, #404]	@ (2000f294 <HAL_RCC_GetSysClockFreq+0x1f4>)
2000f0fe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
2000f100:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
2000f104:	627b      	str	r3, [r7, #36]	@ 0x24

    if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI)
2000f106:	69bb      	ldr	r3, [r7, #24]
2000f108:	2b00      	cmp	r3, #0
2000f10a:	d110      	bne.n	2000f12e <HAL_RCC_GetSysClockFreq+0x8e>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
2000f10c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
2000f10e:	623b      	str	r3, [r7, #32]
    if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI)
2000f110:	e00d      	b.n	2000f12e <HAL_RCC_GetSysClockFreq+0x8e>
    }
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
2000f112:	4b5f      	ldr	r3, [pc, #380]	@ (2000f290 <HAL_RCC_GetSysClockFreq+0x1f0>)
2000f114:	69db      	ldr	r3, [r3, #28]
2000f116:	f003 030c 	and.w	r3, r3, #12
2000f11a:	2b04      	cmp	r3, #4
2000f11c:	d102      	bne.n	2000f124 <HAL_RCC_GetSysClockFreq+0x84>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
2000f11e:	4b5e      	ldr	r3, [pc, #376]	@ (2000f298 <HAL_RCC_GetSysClockFreq+0x1f8>)
2000f120:	623b      	str	r3, [r7, #32]
2000f122:	e004      	b.n	2000f12e <HAL_RCC_GetSysClockFreq+0x8e>
  }
  else if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE)
2000f124:	69bb      	ldr	r3, [r7, #24]
2000f126:	2b08      	cmp	r3, #8
2000f128:	d101      	bne.n	2000f12e <HAL_RCC_GetSysClockFreq+0x8e>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
2000f12a:	4b5b      	ldr	r3, [pc, #364]	@ (2000f298 <HAL_RCC_GetSysClockFreq+0x1f8>)
2000f12c:	623b      	str	r3, [r7, #32]
  else
  {
    /* Nothing to do */
  }

  if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
2000f12e:	69bb      	ldr	r3, [r7, #24]
2000f130:	2b0c      	cmp	r3, #12
2000f132:	f040 80a5 	bne.w	2000f280 <HAL_RCC_GetSysClockFreq+0x1e0>
  {
    /* PLL used as system clock  source
       PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE/ PLLM) * PLLN
       SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1SRC);
2000f136:	4b56      	ldr	r3, [pc, #344]	@ (2000f290 <HAL_RCC_GetSysClockFreq+0x1f0>)
2000f138:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
2000f13a:	f003 0303 	and.w	r3, r3, #3
2000f13e:	613b      	str	r3, [r7, #16]
    pllm = ((RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1M) >> RCC_PLL1CFGR_PLL1M_Pos) + 1U;
2000f140:	4b53      	ldr	r3, [pc, #332]	@ (2000f290 <HAL_RCC_GetSysClockFreq+0x1f0>)
2000f142:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
2000f144:	0a1b      	lsrs	r3, r3, #8
2000f146:	f003 030f 	and.w	r3, r3, #15
2000f14a:	3301      	adds	r3, #1
2000f14c:	60fb      	str	r3, [r7, #12]
    pllfracen = ((RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1FRACEN) >> RCC_PLL1CFGR_PLL1FRACEN_Pos);
2000f14e:	4b50      	ldr	r3, [pc, #320]	@ (2000f290 <HAL_RCC_GetSysClockFreq+0x1f0>)
2000f150:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
2000f152:	091b      	lsrs	r3, r3, #4
2000f154:	f003 0301 	and.w	r3, r3, #1
2000f158:	60bb      	str	r3, [r7, #8]
    fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_PLL1FRACN) >> \
2000f15a:	4b4d      	ldr	r3, [pc, #308]	@ (2000f290 <HAL_RCC_GetSysClockFreq+0x1f0>)
2000f15c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
2000f15e:	08db      	lsrs	r3, r3, #3
2000f160:	f3c3 030c 	ubfx	r3, r3, #0, #13
2000f164:	68ba      	ldr	r2, [r7, #8]
2000f166:	fb02 f303 	mul.w	r3, r2, r3
2000f16a:	ee07 3a90 	vmov	s15, r3
2000f16e:	eef8 7a67 	vcvt.f32.u32	s15, s15
2000f172:	edc7 7a01 	vstr	s15, [r7, #4]
                                              RCC_PLL1FRACR_PLL1FRACN_Pos));

    switch (pllsource)
2000f176:	693b      	ldr	r3, [r7, #16]
2000f178:	2b02      	cmp	r3, #2
2000f17a:	d003      	beq.n	2000f184 <HAL_RCC_GetSysClockFreq+0xe4>
2000f17c:	693b      	ldr	r3, [r7, #16]
2000f17e:	2b03      	cmp	r3, #3
2000f180:	d022      	beq.n	2000f1c8 <HAL_RCC_GetSysClockFreq+0x128>
2000f182:	e043      	b.n	2000f20c <HAL_RCC_GetSysClockFreq+0x16c>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
        pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
2000f184:	68fb      	ldr	r3, [r7, #12]
2000f186:	ee07 3a90 	vmov	s15, r3
2000f18a:	eef8 7a67 	vcvt.f32.u32	s15, s15
2000f18e:	eddf 6a43 	vldr	s13, [pc, #268]	@ 2000f29c <HAL_RCC_GetSysClockFreq+0x1fc>
2000f192:	ee86 7aa7 	vdiv.f32	s14, s13, s15
2000f196:	4b3e      	ldr	r3, [pc, #248]	@ (2000f290 <HAL_RCC_GetSysClockFreq+0x1f0>)
2000f198:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
2000f19a:	f3c3 0308 	ubfx	r3, r3, #0, #9
2000f19e:	ee07 3a90 	vmov	s15, r3
2000f1a2:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                         (fracn1 / (float_t)0x2000) + (float_t)1U);
2000f1a6:	ed97 6a01 	vldr	s12, [r7, #4]
2000f1aa:	eddf 5a3d 	vldr	s11, [pc, #244]	@ 2000f2a0 <HAL_RCC_GetSysClockFreq+0x200>
2000f1ae:	eec6 7a25 	vdiv.f32	s15, s12, s11
        pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
2000f1b2:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                         (fracn1 / (float_t)0x2000) + (float_t)1U);
2000f1b6:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
2000f1ba:	ee77 7aa6 	vadd.f32	s15, s15, s13
        pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
2000f1be:	ee67 7a27 	vmul.f32	s15, s14, s15
2000f1c2:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
2000f1c6:	e046      	b.n	2000f256 <HAL_RCC_GetSysClockFreq+0x1b6>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
2000f1c8:	68fb      	ldr	r3, [r7, #12]
2000f1ca:	ee07 3a90 	vmov	s15, r3
2000f1ce:	eef8 7a67 	vcvt.f32.u32	s15, s15
2000f1d2:	eddf 6a32 	vldr	s13, [pc, #200]	@ 2000f29c <HAL_RCC_GetSysClockFreq+0x1fc>
2000f1d6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
2000f1da:	4b2d      	ldr	r3, [pc, #180]	@ (2000f290 <HAL_RCC_GetSysClockFreq+0x1f0>)
2000f1dc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
2000f1de:	f3c3 0308 	ubfx	r3, r3, #0, #9
2000f1e2:	ee07 3a90 	vmov	s15, r3
2000f1e6:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                         (fracn1 / (float_t)0x2000) + (float_t)1U);
2000f1ea:	ed97 6a01 	vldr	s12, [r7, #4]
2000f1ee:	eddf 5a2c 	vldr	s11, [pc, #176]	@ 2000f2a0 <HAL_RCC_GetSysClockFreq+0x200>
2000f1f2:	eec6 7a25 	vdiv.f32	s15, s12, s11
        pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
2000f1f6:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                         (fracn1 / (float_t)0x2000) + (float_t)1U);
2000f1fa:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
2000f1fe:	ee77 7aa6 	vadd.f32	s15, s15, s13
        pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
2000f202:	ee67 7a27 	vmul.f32	s15, s14, s15
2000f206:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
2000f20a:	e024      	b.n	2000f256 <HAL_RCC_GetSysClockFreq+0x1b6>

      case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
      default:
        pllvco = ((float_t) msirange / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
2000f20c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
2000f20e:	ee07 3a90 	vmov	s15, r3
2000f212:	eef8 6a67 	vcvt.f32.u32	s13, s15
2000f216:	68fb      	ldr	r3, [r7, #12]
2000f218:	ee07 3a90 	vmov	s15, r3
2000f21c:	eef8 7a67 	vcvt.f32.u32	s15, s15
2000f220:	ee86 7aa7 	vdiv.f32	s14, s13, s15
2000f224:	4b1a      	ldr	r3, [pc, #104]	@ (2000f290 <HAL_RCC_GetSysClockFreq+0x1f0>)
2000f226:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
2000f228:	f3c3 0308 	ubfx	r3, r3, #0, #9
2000f22c:	ee07 3a90 	vmov	s15, r3
2000f230:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                         (fracn1 / (float_t)0x2000) + (float_t)1U);
2000f234:	ed97 6a01 	vldr	s12, [r7, #4]
2000f238:	eddf 5a19 	vldr	s11, [pc, #100]	@ 2000f2a0 <HAL_RCC_GetSysClockFreq+0x200>
2000f23c:	eec6 7a25 	vdiv.f32	s15, s12, s11
        pllvco = ((float_t) msirange / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
2000f240:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                         (fracn1 / (float_t)0x2000) + (float_t)1U);
2000f244:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
2000f248:	ee77 7aa6 	vadd.f32	s15, s15, s13
        pllvco = ((float_t) msirange / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
2000f24c:	ee67 7a27 	vmul.f32	s15, s14, s15
2000f250:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
2000f254:	bf00      	nop
    }

    pllr = (((RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1R) >> RCC_PLL1DIVR_PLL1R_Pos) + 1U);
2000f256:	4b0e      	ldr	r3, [pc, #56]	@ (2000f290 <HAL_RCC_GetSysClockFreq+0x1f0>)
2000f258:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
2000f25a:	0e1b      	lsrs	r3, r3, #24
2000f25c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
2000f260:	3301      	adds	r3, #1
2000f262:	603b      	str	r3, [r7, #0]
    sysclockfreq = (uint32_t)(float_t)((float_t)pllvco / (float_t)pllr);
2000f264:	683b      	ldr	r3, [r7, #0]
2000f266:	ee07 3a90 	vmov	s15, r3
2000f26a:	eeb8 7a67 	vcvt.f32.u32	s14, s15
2000f26e:	edd7 6a07 	vldr	s13, [r7, #28]
2000f272:	eec6 7a87 	vdiv.f32	s15, s13, s14
2000f276:	eefc 7ae7 	vcvt.u32.f32	s15, s15
2000f27a:	ee17 3a90 	vmov	r3, s15
2000f27e:	623b      	str	r3, [r7, #32]
  }

  return sysclockfreq;
2000f280:	6a3b      	ldr	r3, [r7, #32]
}
2000f282:	4618      	mov	r0, r3
2000f284:	372c      	adds	r7, #44	@ 0x2c
2000f286:	46bd      	mov	sp, r7
2000f288:	f85d 7b04 	ldr.w	r7, [sp], #4
2000f28c:	4770      	bx	lr
2000f28e:	bf00      	nop
2000f290:	46020c00 	.word	0x46020c00
2000f294:	200185b0 	.word	0x200185b0
2000f298:	00f42400 	.word	0x00f42400
2000f29c:	4b742400 	.word	0x4b742400
2000f2a0:	46000000 	.word	0x46000000

2000f2a4 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
2000f2a4:	b580      	push	{r7, lr}
2000f2a6:	af00      	add	r7, sp, #0
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) >> RCC_CFGR2_HPRE_Pos];
2000f2a8:	f7ff fefa 	bl	2000f0a0 <HAL_RCC_GetSysClockFreq>
2000f2ac:	4602      	mov	r2, r0
2000f2ae:	4b07      	ldr	r3, [pc, #28]	@ (2000f2cc <HAL_RCC_GetHCLKFreq+0x28>)
2000f2b0:	6a1b      	ldr	r3, [r3, #32]
2000f2b2:	f003 030f 	and.w	r3, r3, #15
2000f2b6:	4906      	ldr	r1, [pc, #24]	@ (2000f2d0 <HAL_RCC_GetHCLKFreq+0x2c>)
2000f2b8:	5ccb      	ldrb	r3, [r1, r3]
2000f2ba:	fa22 f303 	lsr.w	r3, r2, r3
2000f2be:	4a05      	ldr	r2, [pc, #20]	@ (2000f2d4 <HAL_RCC_GetHCLKFreq+0x30>)
2000f2c0:	6013      	str	r3, [r2, #0]
  return SystemCoreClock;
2000f2c2:	4b04      	ldr	r3, [pc, #16]	@ (2000f2d4 <HAL_RCC_GetHCLKFreq+0x30>)
2000f2c4:	681b      	ldr	r3, [r3, #0]
}
2000f2c6:	4618      	mov	r0, r3
2000f2c8:	bd80      	pop	{r7, pc}
2000f2ca:	bf00      	nop
2000f2cc:	46020c00 	.word	0x46020c00
2000f2d0:	20018598 	.word	0x20018598
2000f2d4:	2000045c 	.word	0x2000045c

2000f2d8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
2000f2d8:	b580      	push	{r7, lr}
2000f2da:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR2 & RCC_CFGR2_PPRE1) >> RCC_CFGR2_PPRE1_Pos]);
2000f2dc:	f7ff ffe2 	bl	2000f2a4 <HAL_RCC_GetHCLKFreq>
2000f2e0:	4602      	mov	r2, r0
2000f2e2:	4b05      	ldr	r3, [pc, #20]	@ (2000f2f8 <HAL_RCC_GetPCLK1Freq+0x20>)
2000f2e4:	6a1b      	ldr	r3, [r3, #32]
2000f2e6:	091b      	lsrs	r3, r3, #4
2000f2e8:	f003 0307 	and.w	r3, r3, #7
2000f2ec:	4903      	ldr	r1, [pc, #12]	@ (2000f2fc <HAL_RCC_GetPCLK1Freq+0x24>)
2000f2ee:	5ccb      	ldrb	r3, [r1, r3]
2000f2f0:	fa22 f303 	lsr.w	r3, r2, r3
}
2000f2f4:	4618      	mov	r0, r3
2000f2f6:	bd80      	pop	{r7, pc}
2000f2f8:	46020c00 	.word	0x46020c00
2000f2fc:	200185a8 	.word	0x200185a8

2000f300 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
2000f300:	b580      	push	{r7, lr}
2000f302:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR2 & RCC_CFGR2_PPRE2) >> RCC_CFGR2_PPRE2_Pos]);
2000f304:	f7ff ffce 	bl	2000f2a4 <HAL_RCC_GetHCLKFreq>
2000f308:	4602      	mov	r2, r0
2000f30a:	4b05      	ldr	r3, [pc, #20]	@ (2000f320 <HAL_RCC_GetPCLK2Freq+0x20>)
2000f30c:	6a1b      	ldr	r3, [r3, #32]
2000f30e:	0a1b      	lsrs	r3, r3, #8
2000f310:	f003 0307 	and.w	r3, r3, #7
2000f314:	4903      	ldr	r1, [pc, #12]	@ (2000f324 <HAL_RCC_GetPCLK2Freq+0x24>)
2000f316:	5ccb      	ldrb	r3, [r1, r3]
2000f318:	fa22 f303 	lsr.w	r3, r2, r3
}
2000f31c:	4618      	mov	r0, r3
2000f31e:	bd80      	pop	{r7, pc}
2000f320:	46020c00 	.word	0x46020c00
2000f324:	200185a8 	.word	0x200185a8

2000f328 <HAL_RCC_GetPCLK3Freq>:
  * @note   Each time PCLK3 changes, this function must be called to update the
  *         right PCLK3 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK3 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK3Freq(void)
{
2000f328:	b580      	push	{r7, lr}
2000f32a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR3 & RCC_CFGR3_PPRE3) >> RCC_CFGR3_PPRE3_Pos]);
2000f32c:	f7ff ffba 	bl	2000f2a4 <HAL_RCC_GetHCLKFreq>
2000f330:	4602      	mov	r2, r0
2000f332:	4b05      	ldr	r3, [pc, #20]	@ (2000f348 <HAL_RCC_GetPCLK3Freq+0x20>)
2000f334:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
2000f336:	091b      	lsrs	r3, r3, #4
2000f338:	f003 0307 	and.w	r3, r3, #7
2000f33c:	4903      	ldr	r1, [pc, #12]	@ (2000f34c <HAL_RCC_GetPCLK3Freq+0x24>)
2000f33e:	5ccb      	ldrb	r3, [r1, r3]
2000f340:	fa22 f303 	lsr.w	r3, r2, r3
}
2000f344:	4618      	mov	r0, r3
2000f346:	bd80      	pop	{r7, pc}
2000f348:	46020c00 	.word	0x46020c00
2000f34c:	200185a8 	.word	0x200185a8

2000f350 <HAL_RCC_GetOscConfig>:
  * @param  pRCC_OscInitStruct  pointer to an RCC_OscInitTypeDef structure that
  *         will be configured.
  * @retval None
  */
void HAL_RCC_GetOscConfig(RCC_OscInitTypeDef  *pRCC_OscInitStruct)
{
2000f350:	b480      	push	{r7}
2000f352:	b087      	sub	sp, #28
2000f354:	af00      	add	r7, sp, #0
2000f356:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(pRCC_OscInitStruct != (void *)NULL);

  /* Set all possible values for the Oscillator type parameter ---------------*/
  pRCC_OscInitStruct->OscillatorType = RCC_OSCILLATORTYPE_HSE | RCC_OSCILLATORTYPE_HSI | RCC_OSCILLATORTYPE_MSI | \
2000f358:	687b      	ldr	r3, [r7, #4]
2000f35a:	223f      	movs	r2, #63	@ 0x3f
2000f35c:	601a      	str	r2, [r3, #0]
                                       RCC_OSCILLATORTYPE_LSE | RCC_OSCILLATORTYPE_LSI | RCC_OSCILLATORTYPE_HSI48;

  /* Get Control register */
  regval = RCC->CR;
2000f35e:	4b59      	ldr	r3, [pc, #356]	@ (2000f4c4 <HAL_RCC_GetOscConfig+0x174>)
2000f360:	681b      	ldr	r3, [r3, #0]
2000f362:	617b      	str	r3, [r7, #20]

  /* Get the HSE configuration -----------------------------------------------*/
  pRCC_OscInitStruct->HSEState = (regval & (RCC_CR_HSEON | RCC_CR_HSEBYP | RCC_CR_HSEEXT));
2000f364:	697b      	ldr	r3, [r7, #20]
2000f366:	f403 12a8 	and.w	r2, r3, #1376256	@ 0x150000
2000f36a:	687b      	ldr	r3, [r7, #4]
2000f36c:	605a      	str	r2, [r3, #4]

  /* Get the MSI configuration -----------------------------------------------*/
  pRCC_OscInitStruct->MSIState = regval & RCC_CR_MSISON;
2000f36e:	697b      	ldr	r3, [r7, #20]
2000f370:	f003 0201 	and.w	r2, r3, #1
2000f374:	687b      	ldr	r3, [r7, #4]
2000f376:	61da      	str	r2, [r3, #28]

  reg1val = RCC->ICSCR1;
2000f378:	4b52      	ldr	r3, [pc, #328]	@ (2000f4c4 <HAL_RCC_GetOscConfig+0x174>)
2000f37a:	689b      	ldr	r3, [r3, #8]
2000f37c:	613b      	str	r3, [r7, #16]
  reg2val = RCC->ICSCR2;
2000f37e:	4b51      	ldr	r3, [pc, #324]	@ (2000f4c4 <HAL_RCC_GetOscConfig+0x174>)
2000f380:	68db      	ldr	r3, [r3, #12]
2000f382:	60fb      	str	r3, [r7, #12]

  pRCC_OscInitStruct->MSIClockRange = (uint32_t)((reg1val & RCC_ICSCR1_MSISRANGE));
2000f384:	693b      	ldr	r3, [r7, #16]
2000f386:	f003 4270 	and.w	r2, r3, #4026531840	@ 0xf0000000
2000f38a:	687b      	ldr	r3, [r7, #4]
2000f38c:	625a      	str	r2, [r3, #36]	@ 0x24
  if (pRCC_OscInitStruct->MSIClockRange >= RCC_MSIRANGE_12)
2000f38e:	687b      	ldr	r3, [r7, #4]
2000f390:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
2000f392:	f1b3 4f40 	cmp.w	r3, #3221225472	@ 0xc0000000
2000f396:	d305      	bcc.n	2000f3a4 <HAL_RCC_GetOscConfig+0x54>
  {
    pRCC_OscInitStruct->MSICalibrationValue = (uint32_t)((reg2val & RCC_ICSCR2_MSITRIM3) >> \
2000f398:	68fb      	ldr	r3, [r7, #12]
2000f39a:	f003 021f 	and.w	r2, r3, #31
2000f39e:	687b      	ldr	r3, [r7, #4]
2000f3a0:	621a      	str	r2, [r3, #32]
2000f3a2:	e01c      	b.n	2000f3de <HAL_RCC_GetOscConfig+0x8e>
                                                         RCC_ICSCR2_MSITRIM3_Pos);
  }
  else if (pRCC_OscInitStruct->MSIClockRange >= RCC_MSIRANGE_8)
2000f3a4:	687b      	ldr	r3, [r7, #4]
2000f3a6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
2000f3a8:	2b00      	cmp	r3, #0
2000f3aa:	da06      	bge.n	2000f3ba <HAL_RCC_GetOscConfig+0x6a>
  {
    pRCC_OscInitStruct->MSICalibrationValue = (uint32_t)((reg2val & RCC_ICSCR2_MSITRIM2) >> \
2000f3ac:	68fb      	ldr	r3, [r7, #12]
2000f3ae:	095b      	lsrs	r3, r3, #5
2000f3b0:	f003 021f 	and.w	r2, r3, #31
2000f3b4:	687b      	ldr	r3, [r7, #4]
2000f3b6:	621a      	str	r2, [r3, #32]
2000f3b8:	e011      	b.n	2000f3de <HAL_RCC_GetOscConfig+0x8e>
                                                         RCC_ICSCR2_MSITRIM2_Pos);
  }
  else if (pRCC_OscInitStruct->MSIClockRange >= RCC_MSIRANGE_4)
2000f3ba:	687b      	ldr	r3, [r7, #4]
2000f3bc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
2000f3be:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
2000f3c2:	d306      	bcc.n	2000f3d2 <HAL_RCC_GetOscConfig+0x82>
  {
    pRCC_OscInitStruct->MSICalibrationValue = (uint32_t)((reg2val & RCC_ICSCR2_MSITRIM1) >> \
2000f3c4:	68fb      	ldr	r3, [r7, #12]
2000f3c6:	0a9b      	lsrs	r3, r3, #10
2000f3c8:	f003 021f 	and.w	r2, r3, #31
2000f3cc:	687b      	ldr	r3, [r7, #4]
2000f3ce:	621a      	str	r2, [r3, #32]
2000f3d0:	e005      	b.n	2000f3de <HAL_RCC_GetOscConfig+0x8e>
                                                         RCC_ICSCR2_MSITRIM1_Pos);
  }
  else /*if (pRCC_OscInitStruct->MSIClockRange >= RCC_MSIRANGE_0)*/
  {
    pRCC_OscInitStruct->MSICalibrationValue = (uint32_t)((reg2val & RCC_ICSCR2_MSITRIM0) >> \
2000f3d2:	68fb      	ldr	r3, [r7, #12]
2000f3d4:	0bdb      	lsrs	r3, r3, #15
2000f3d6:	f003 021f 	and.w	r2, r3, #31
2000f3da:	687b      	ldr	r3, [r7, #4]
2000f3dc:	621a      	str	r2, [r3, #32]
                                                         RCC_ICSCR2_MSITRIM0_Pos);
  }


  /* Get the HSI configuration -----------------------------------------------*/
  pRCC_OscInitStruct->HSIState = regval & RCC_CR_HSION;
2000f3de:	697b      	ldr	r3, [r7, #20]
2000f3e0:	f403 7280 	and.w	r2, r3, #256	@ 0x100
2000f3e4:	687b      	ldr	r3, [r7, #4]
2000f3e6:	60da      	str	r2, [r3, #12]
  pRCC_OscInitStruct->HSICalibrationValue = (uint32_t)((RCC->ICSCR3 & RCC_ICSCR3_HSITRIM) >> RCC_ICSCR3_HSITRIM_Pos);
2000f3e8:	4b36      	ldr	r3, [pc, #216]	@ (2000f4c4 <HAL_RCC_GetOscConfig+0x174>)
2000f3ea:	691b      	ldr	r3, [r3, #16]
2000f3ec:	0c1b      	lsrs	r3, r3, #16
2000f3ee:	f003 021f 	and.w	r2, r3, #31
2000f3f2:	687b      	ldr	r3, [r7, #4]
2000f3f4:	611a      	str	r2, [r3, #16]

  /* Get BDCR register */
  regval = RCC->BDCR;
2000f3f6:	4b33      	ldr	r3, [pc, #204]	@ (2000f4c4 <HAL_RCC_GetOscConfig+0x174>)
2000f3f8:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
2000f3fc:	617b      	str	r3, [r7, #20]

  /* Get the LSE configuration -----------------------------------------------*/
  pRCC_OscInitStruct->LSEState = (regval & (RCC_BDCR_LSEON | RCC_BDCR_LSEBYP | RCC_BDCR_LSESYSEN));
2000f3fe:	697b      	ldr	r3, [r7, #20]
2000f400:	f003 0285 	and.w	r2, r3, #133	@ 0x85
2000f404:	687b      	ldr	r3, [r7, #4]
2000f406:	609a      	str	r2, [r3, #8]

  /* Get the LSI configuration -----------------------------------------------*/
  pRCC_OscInitStruct->LSIState = regval & RCC_BDCR_LSION;
2000f408:	697b      	ldr	r3, [r7, #20]
2000f40a:	f003 6280 	and.w	r2, r3, #67108864	@ 0x4000000
2000f40e:	687b      	ldr	r3, [r7, #4]
2000f410:	615a      	str	r2, [r3, #20]

  /* Get Control register */
  regval = RCC->CR;
2000f412:	4b2c      	ldr	r3, [pc, #176]	@ (2000f4c4 <HAL_RCC_GetOscConfig+0x174>)
2000f414:	681b      	ldr	r3, [r3, #0]
2000f416:	617b      	str	r3, [r7, #20]

  /* Get the HSI48 configuration ---------------------------------------------*/
  pRCC_OscInitStruct->HSI48State = regval & RCC_CR_HSI48ON;
2000f418:	697b      	ldr	r3, [r7, #20]
2000f41a:	f403 5280 	and.w	r2, r3, #4096	@ 0x1000
2000f41e:	687b      	ldr	r3, [r7, #4]
2000f420:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Get the PLL configuration -----------------------------------------------*/
  if ((regval & RCC_CR_PLL1ON) == RCC_CR_PLL1ON)
2000f422:	697b      	ldr	r3, [r7, #20]
2000f424:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
2000f428:	2b00      	cmp	r3, #0
2000f42a:	d003      	beq.n	2000f434 <HAL_RCC_GetOscConfig+0xe4>
  {
    pRCC_OscInitStruct->PLL.PLLState = RCC_PLL_ON;
2000f42c:	687b      	ldr	r3, [r7, #4]
2000f42e:	2202      	movs	r2, #2
2000f430:	639a      	str	r2, [r3, #56]	@ 0x38
2000f432:	e002      	b.n	2000f43a <HAL_RCC_GetOscConfig+0xea>
  }
  else
  {
    pRCC_OscInitStruct->PLL.PLLState = RCC_PLL_OFF;
2000f434:	687b      	ldr	r3, [r7, #4]
2000f436:	2201      	movs	r2, #1
2000f438:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  reg1val = RCC->PLL1CFGR;
2000f43a:	4b22      	ldr	r3, [pc, #136]	@ (2000f4c4 <HAL_RCC_GetOscConfig+0x174>)
2000f43c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
2000f43e:	613b      	str	r3, [r7, #16]
  reg2val = RCC->PLL1DIVR;
2000f440:	4b20      	ldr	r3, [pc, #128]	@ (2000f4c4 <HAL_RCC_GetOscConfig+0x174>)
2000f442:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
2000f444:	60fb      	str	r3, [r7, #12]

  pRCC_OscInitStruct->PLL.PLLSource = (uint32_t)(reg1val & RCC_PLL1CFGR_PLL1SRC);
2000f446:	693b      	ldr	r3, [r7, #16]
2000f448:	f003 0203 	and.w	r2, r3, #3
2000f44c:	687b      	ldr	r3, [r7, #4]
2000f44e:	63da      	str	r2, [r3, #60]	@ 0x3c
  pRCC_OscInitStruct->PLL.PLLM = (uint32_t)(((reg1val & RCC_PLL1CFGR_PLL1M) >> RCC_PLL1CFGR_PLL1M_Pos) + 1U);
2000f450:	693b      	ldr	r3, [r7, #16]
2000f452:	0a1b      	lsrs	r3, r3, #8
2000f454:	f003 030f 	and.w	r3, r3, #15
2000f458:	1c5a      	adds	r2, r3, #1
2000f45a:	687b      	ldr	r3, [r7, #4]
2000f45c:	641a      	str	r2, [r3, #64]	@ 0x40
  pRCC_OscInitStruct->PLL.PLLN = (uint32_t)(((reg2val & RCC_PLL1DIVR_PLL1N) >> RCC_PLL1DIVR_PLL1N_Pos) + 1U);
2000f45e:	68fb      	ldr	r3, [r7, #12]
2000f460:	f3c3 0308 	ubfx	r3, r3, #0, #9
2000f464:	1c5a      	adds	r2, r3, #1
2000f466:	687b      	ldr	r3, [r7, #4]
2000f468:	649a      	str	r2, [r3, #72]	@ 0x48
  pRCC_OscInitStruct->PLL.PLLQ = (uint32_t)(((reg2val & RCC_PLL1DIVR_PLL1Q) >> RCC_PLL1DIVR_PLL1Q_Pos) + 1U);
2000f46a:	68fb      	ldr	r3, [r7, #12]
2000f46c:	0c1b      	lsrs	r3, r3, #16
2000f46e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
2000f472:	1c5a      	adds	r2, r3, #1
2000f474:	687b      	ldr	r3, [r7, #4]
2000f476:	651a      	str	r2, [r3, #80]	@ 0x50
  pRCC_OscInitStruct->PLL.PLLR = (uint32_t)(((reg2val & RCC_PLL1DIVR_PLL1R) >> RCC_PLL1DIVR_PLL1R_Pos) + 1U);
2000f478:	68fb      	ldr	r3, [r7, #12]
2000f47a:	0e1b      	lsrs	r3, r3, #24
2000f47c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
2000f480:	1c5a      	adds	r2, r3, #1
2000f482:	687b      	ldr	r3, [r7, #4]
2000f484:	655a      	str	r2, [r3, #84]	@ 0x54
  pRCC_OscInitStruct->PLL.PLLP = (uint32_t)(((reg2val & RCC_PLL1DIVR_PLL1P) >> RCC_PLL1DIVR_PLL1P_Pos) + 1U);
2000f486:	68fb      	ldr	r3, [r7, #12]
2000f488:	0a5b      	lsrs	r3, r3, #9
2000f48a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
2000f48e:	1c5a      	adds	r2, r3, #1
2000f490:	687b      	ldr	r3, [r7, #4]
2000f492:	64da      	str	r2, [r3, #76]	@ 0x4c
  pRCC_OscInitStruct->PLL.PLLRGE = (uint32_t)((reg1val & RCC_PLL1CFGR_PLL1RGE));
2000f494:	693b      	ldr	r3, [r7, #16]
2000f496:	f003 020c 	and.w	r2, r3, #12
2000f49a:	687b      	ldr	r3, [r7, #4]
2000f49c:	659a      	str	r2, [r3, #88]	@ 0x58
  pRCC_OscInitStruct->PLL.PLLFRACN = (uint32_t)(((RCC->PLL1FRACR & RCC_PLL1FRACR_PLL1FRACN) >> \
2000f49e:	4b09      	ldr	r3, [pc, #36]	@ (2000f4c4 <HAL_RCC_GetOscConfig+0x174>)
2000f4a0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
2000f4a2:	08db      	lsrs	r3, r3, #3
2000f4a4:	f3c3 020c 	ubfx	r2, r3, #0, #13
2000f4a8:	687b      	ldr	r3, [r7, #4]
2000f4aa:	65da      	str	r2, [r3, #92]	@ 0x5c
                                                 RCC_PLL1FRACR_PLL1FRACN_Pos));
  pRCC_OscInitStruct->PLL.PLLMBOOST = (uint32_t)(((reg1val & RCC_PLL1CFGR_PLL1MBOOST) >> \
2000f4ac:	693b      	ldr	r3, [r7, #16]
2000f4ae:	0b1b      	lsrs	r3, r3, #12
2000f4b0:	f003 020f 	and.w	r2, r3, #15
2000f4b4:	687b      	ldr	r3, [r7, #4]
2000f4b6:	645a      	str	r2, [r3, #68]	@ 0x44
                                                  RCC_PLL1CFGR_PLL1MBOOST_Pos));
}
2000f4b8:	bf00      	nop
2000f4ba:	371c      	adds	r7, #28
2000f4bc:	46bd      	mov	sp, r7
2000f4be:	f85d 7b04 	ldr.w	r7, [sp], #4
2000f4c2:	4770      	bx	lr
2000f4c4:	46020c00 	.word	0x46020c00

2000f4c8 <HAL_RCC_GetClockConfig>:
  *         will be configured.
  * @param  pFLatency  Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *pRCC_ClkInitStruct, uint32_t *pFLatency)
{
2000f4c8:	b480      	push	{r7}
2000f4ca:	b083      	sub	sp, #12
2000f4cc:	af00      	add	r7, sp, #0
2000f4ce:	6078      	str	r0, [r7, #4]
2000f4d0:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(pRCC_ClkInitStruct != (void *)NULL);
  assert_param(pFLatency != (void *)NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  pRCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | \
2000f4d2:	687b      	ldr	r3, [r7, #4]
2000f4d4:	221f      	movs	r2, #31
2000f4d6:	601a      	str	r2, [r3, #0]
                                  RCC_CLOCKTYPE_PCLK2 | RCC_CLOCKTYPE_PCLK3;

  /* Get the SYSCLK configuration --------------------------------------------*/
  pRCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR1 & RCC_CFGR1_SW);
2000f4d8:	4b15      	ldr	r3, [pc, #84]	@ (2000f530 <HAL_RCC_GetClockConfig+0x68>)
2000f4da:	69db      	ldr	r3, [r3, #28]
2000f4dc:	f003 0203 	and.w	r2, r3, #3
2000f4e0:	687b      	ldr	r3, [r7, #4]
2000f4e2:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  pRCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR2 & RCC_CFGR2_HPRE);
2000f4e4:	4b12      	ldr	r3, [pc, #72]	@ (2000f530 <HAL_RCC_GetClockConfig+0x68>)
2000f4e6:	6a1b      	ldr	r3, [r3, #32]
2000f4e8:	f003 020f 	and.w	r2, r3, #15
2000f4ec:	687b      	ldr	r3, [r7, #4]
2000f4ee:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  pRCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR2 & RCC_CFGR2_PPRE1);
2000f4f0:	4b0f      	ldr	r3, [pc, #60]	@ (2000f530 <HAL_RCC_GetClockConfig+0x68>)
2000f4f2:	6a1b      	ldr	r3, [r3, #32]
2000f4f4:	f003 0270 	and.w	r2, r3, #112	@ 0x70
2000f4f8:	687b      	ldr	r3, [r7, #4]
2000f4fa:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  pRCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR2 & RCC_CFGR2_PPRE2) >> 4);
2000f4fc:	4b0c      	ldr	r3, [pc, #48]	@ (2000f530 <HAL_RCC_GetClockConfig+0x68>)
2000f4fe:	6a1b      	ldr	r3, [r3, #32]
2000f500:	091b      	lsrs	r3, r3, #4
2000f502:	f003 0270 	and.w	r2, r3, #112	@ 0x70
2000f506:	687b      	ldr	r3, [r7, #4]
2000f508:	611a      	str	r2, [r3, #16]

  /* Get the APB3 configuration ----------------------------------------------*/
  pRCC_ClkInitStruct->APB3CLKDivider = (uint32_t)(RCC->CFGR3 & RCC_CFGR3_PPRE3);
2000f50a:	4b09      	ldr	r3, [pc, #36]	@ (2000f530 <HAL_RCC_GetClockConfig+0x68>)
2000f50c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
2000f50e:	f003 0270 	and.w	r2, r3, #112	@ 0x70
2000f512:	687b      	ldr	r3, [r7, #4]
2000f514:	615a      	str	r2, [r3, #20]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
2000f516:	4b07      	ldr	r3, [pc, #28]	@ (2000f534 <HAL_RCC_GetClockConfig+0x6c>)
2000f518:	681b      	ldr	r3, [r3, #0]
2000f51a:	f003 020f 	and.w	r2, r3, #15
2000f51e:	683b      	ldr	r3, [r7, #0]
2000f520:	601a      	str	r2, [r3, #0]
}
2000f522:	bf00      	nop
2000f524:	370c      	adds	r7, #12
2000f526:	46bd      	mov	sp, r7
2000f528:	f85d 7b04 	ldr.w	r7, [sp], #4
2000f52c:	4770      	bx	lr
2000f52e:	bf00      	nop
2000f530:	46020c00 	.word	0x46020c00
2000f534:	40022000 	.word	0x40022000

2000f538 <HAL_RCC_GetResetSource>:
  * @note   Once reset flags are retrieved, this API is clearing them in order
  *         to isolate next reset reason.
  * @retval can be a combination of @ref RCC_Reset_Flag
  */
uint32_t HAL_RCC_GetResetSource(void)
{
2000f538:	b480      	push	{r7}
2000f53a:	b083      	sub	sp, #12
2000f53c:	af00      	add	r7, sp, #0
  uint32_t reset;

  /* Get all reset flags */
  reset = RCC->CSR & RCC_RESET_FLAG_ALL;
2000f53e:	4b0a      	ldr	r3, [pc, #40]	@ (2000f568 <HAL_RCC_GetResetSource+0x30>)
2000f540:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
2000f544:	f003 437e 	and.w	r3, r3, #4261412864	@ 0xfe000000
2000f548:	607b      	str	r3, [r7, #4]

  /* Clear Reset flags */
  RCC->CSR |= RCC_CSR_RMVF;
2000f54a:	4b07      	ldr	r3, [pc, #28]	@ (2000f568 <HAL_RCC_GetResetSource+0x30>)
2000f54c:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
2000f550:	4a05      	ldr	r2, [pc, #20]	@ (2000f568 <HAL_RCC_GetResetSource+0x30>)
2000f552:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
2000f556:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4

  return reset;
2000f55a:	687b      	ldr	r3, [r7, #4]
}
2000f55c:	4618      	mov	r0, r3
2000f55e:	370c      	adds	r7, #12
2000f560:	46bd      	mov	sp, r7
2000f562:	f85d 7b04 	ldr.w	r7, [sp], #4
2000f566:	4770      	bx	lr
2000f568:	46020c00 	.word	0x46020c00

2000f56c <HAL_RCC_EnableCSS>:
  *         the Cortex-M4 NMI (Non-Maskable Interrupt) exception vector.
  * @note   The Clock Security System can only be cleared by reset.
  * @retval None
  */
void HAL_RCC_EnableCSS(void)
{
2000f56c:	b480      	push	{r7}
2000f56e:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_CSSON);
2000f570:	4b05      	ldr	r3, [pc, #20]	@ (2000f588 <HAL_RCC_EnableCSS+0x1c>)
2000f572:	681b      	ldr	r3, [r3, #0]
2000f574:	4a04      	ldr	r2, [pc, #16]	@ (2000f588 <HAL_RCC_EnableCSS+0x1c>)
2000f576:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
2000f57a:	6013      	str	r3, [r2, #0]
}
2000f57c:	bf00      	nop
2000f57e:	46bd      	mov	sp, r7
2000f580:	f85d 7b04 	ldr.w	r7, [sp], #4
2000f584:	4770      	bx	lr
2000f586:	bf00      	nop
2000f588:	46020c00 	.word	0x46020c00

2000f58c <HAL_RCC_NMI_IRQHandler>:
  * @brief Handle the RCC Clock Security System interrupt request.
  * @note This API should be called under the NMI_Handler().
  * @retval None
  */
void HAL_RCC_NMI_IRQHandler(void)
{
2000f58c:	b580      	push	{r7, lr}
2000f58e:	af00      	add	r7, sp, #0
  /* Check RCC CSSF interrupt flag  */
  if (__HAL_RCC_GET_IT(RCC_IT_CSS))
2000f590:	4b07      	ldr	r3, [pc, #28]	@ (2000f5b0 <HAL_RCC_NMI_IRQHandler+0x24>)
2000f592:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
2000f594:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
2000f598:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
2000f59c:	d105      	bne.n	2000f5aa <HAL_RCC_NMI_IRQHandler+0x1e>
  {
    /* Clear RCC CSS pending bit */
    __HAL_RCC_CLEAR_IT(RCC_IT_CSS);
2000f59e:	4b04      	ldr	r3, [pc, #16]	@ (2000f5b0 <HAL_RCC_NMI_IRQHandler+0x24>)
2000f5a0:	f44f 6280 	mov.w	r2, #1024	@ 0x400
2000f5a4:	659a      	str	r2, [r3, #88]	@ 0x58

    /* RCC Clock Security System interrupt user callback */
    HAL_RCC_CSSCallback();
2000f5a6:	f000 f805 	bl	2000f5b4 <HAL_RCC_CSSCallback>
  }
}
2000f5aa:	bf00      	nop
2000f5ac:	bd80      	pop	{r7, pc}
2000f5ae:	bf00      	nop
2000f5b0:	46020c00 	.word	0x46020c00

2000f5b4 <HAL_RCC_CSSCallback>:
/**
  * @brief  RCC Clock Security System interrupt callback.
  * @retval none
  */
__weak void HAL_RCC_CSSCallback(void)
{
2000f5b4:	b480      	push	{r7}
2000f5b6:	af00      	add	r7, sp, #0
  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_RCC_CSSCallback should be implemented in the user file
   */
}
2000f5b8:	bf00      	nop
2000f5ba:	46bd      	mov	sp, r7
2000f5bc:	f85d 7b04 	ldr.w	r7, [sp], #4
2000f5c0:	4770      	bx	lr
	...

2000f5c4 <HAL_RCC_ConfigAttributes>:
  * @param  Attributes specifies the RCC secure/privilege attributes.
  *         This parameter can be a value of @ref RCC_attributes
  * @retval None
  */
void HAL_RCC_ConfigAttributes(uint32_t Item, uint32_t Attributes)
{
2000f5c4:	b480      	push	{r7}
2000f5c6:	b083      	sub	sp, #12
2000f5c8:	af00      	add	r7, sp, #0
2000f5ca:	6078      	str	r0, [r7, #4]
2000f5cc:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_RCC_ITEM_ATTRIBUTES(Item));
  assert_param(IS_RCC_ATTRIBUTES(Attributes));

  switch (Attributes)
2000f5ce:	683b      	ldr	r3, [r7, #0]
2000f5d0:	2b01      	cmp	r3, #1
2000f5d2:	d003      	beq.n	2000f5dc <HAL_RCC_ConfigAttributes+0x18>
2000f5d4:	683b      	ldr	r3, [r7, #0]
2000f5d6:	2b02      	cmp	r3, #2
2000f5d8:	d009      	beq.n	2000f5ee <HAL_RCC_ConfigAttributes+0x2a>
      UNUSED(Item);
      break;
#endif /* __ARM_FEATURE_CMSE */
    default:
      /* Nothing to do */
      break;
2000f5da:	e011      	b.n	2000f600 <HAL_RCC_ConfigAttributes+0x3c>
      SET_BIT(RCC->PRIVCFGR, RCC_PRIVCFGR_NSPRIV);
2000f5dc:	4b0b      	ldr	r3, [pc, #44]	@ (2000f60c <HAL_RCC_ConfigAttributes+0x48>)
2000f5de:	f8d3 3114 	ldr.w	r3, [r3, #276]	@ 0x114
2000f5e2:	4a0a      	ldr	r2, [pc, #40]	@ (2000f60c <HAL_RCC_ConfigAttributes+0x48>)
2000f5e4:	f043 0302 	orr.w	r3, r3, #2
2000f5e8:	f8c2 3114 	str.w	r3, [r2, #276]	@ 0x114
      break;
2000f5ec:	e008      	b.n	2000f600 <HAL_RCC_ConfigAttributes+0x3c>
      CLEAR_BIT(RCC->PRIVCFGR, RCC_PRIVCFGR_NSPRIV);
2000f5ee:	4b07      	ldr	r3, [pc, #28]	@ (2000f60c <HAL_RCC_ConfigAttributes+0x48>)
2000f5f0:	f8d3 3114 	ldr.w	r3, [r3, #276]	@ 0x114
2000f5f4:	4a05      	ldr	r2, [pc, #20]	@ (2000f60c <HAL_RCC_ConfigAttributes+0x48>)
2000f5f6:	f023 0302 	bic.w	r3, r3, #2
2000f5fa:	f8c2 3114 	str.w	r3, [r2, #276]	@ 0x114
      break;
2000f5fe:	bf00      	nop
  }
}
2000f600:	bf00      	nop
2000f602:	370c      	adds	r7, #12
2000f604:	46bd      	mov	sp, r7
2000f606:	f85d 7b04 	ldr.w	r7, [sp], #4
2000f60a:	4770      	bx	lr
2000f60c:	46020c00 	.word	0x46020c00

2000f610 <HAL_RCC_GetConfigAttributes>:
  *         This parameter can be a one value of @ref RCC_items except RCC_ALL.
  * @param  pAttributes pointer to return the attributes.
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_RCC_GetConfigAttributes(uint32_t Item, uint32_t *pAttributes)
{
2000f610:	b480      	push	{r7}
2000f612:	b085      	sub	sp, #20
2000f614:	af00      	add	r7, sp, #0
2000f616:	6078      	str	r0, [r7, #4]
2000f618:	6039      	str	r1, [r7, #0]
  uint32_t attributes;

  /* Check null pointer */
  if (pAttributes == NULL)
2000f61a:	683b      	ldr	r3, [r7, #0]
2000f61c:	2b00      	cmp	r3, #0
2000f61e:	d101      	bne.n	2000f624 <HAL_RCC_GetConfigAttributes+0x14>
  {
    return HAL_ERROR;
2000f620:	2301      	movs	r3, #1
2000f622:	e00e      	b.n	2000f642 <HAL_RCC_GetConfigAttributes+0x32>
    /* Get Non-Secure privileges attribute */
    attributes = ((RCC->PRIVCFGR & RCC_PRIVCFGR_NSPRIV) == 0U) ? RCC_NSEC_NPRIV : RCC_NSEC_PRIV;
  }
#else
  /* Get Non-Secure privileges attribute */
  attributes = ((RCC->PRIVCFGR & RCC_PRIVCFGR_NSPRIV) == 0U) ? RCC_NSEC_NPRIV : RCC_NSEC_PRIV;
2000f624:	4b0a      	ldr	r3, [pc, #40]	@ (2000f650 <HAL_RCC_GetConfigAttributes+0x40>)
2000f626:	f8d3 3114 	ldr.w	r3, [r3, #276]	@ 0x114
2000f62a:	f003 0302 	and.w	r3, r3, #2
2000f62e:	2b00      	cmp	r3, #0
2000f630:	d101      	bne.n	2000f636 <HAL_RCC_GetConfigAttributes+0x26>
2000f632:	2302      	movs	r3, #2
2000f634:	e000      	b.n	2000f638 <HAL_RCC_GetConfigAttributes+0x28>
2000f636:	2301      	movs	r3, #1
2000f638:	60fb      	str	r3, [r7, #12]
  UNUSED(Item);

#endif /* __ARM_FEATURE_CMSE */

  /* return value */
  *pAttributes = attributes;
2000f63a:	683b      	ldr	r3, [r7, #0]
2000f63c:	68fa      	ldr	r2, [r7, #12]
2000f63e:	601a      	str	r2, [r3, #0]

  return HAL_OK;
2000f640:	2300      	movs	r3, #0
}
2000f642:	4618      	mov	r0, r3
2000f644:	3714      	adds	r7, #20
2000f646:	46bd      	mov	sp, r7
2000f648:	f85d 7b04 	ldr.w	r7, [sp], #4
2000f64c:	4770      	bx	lr
2000f64e:	bf00      	nop
2000f650:	46020c00 	.word	0x46020c00

2000f654 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_15
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
2000f654:	b580      	push	{r7, lr}
2000f656:	b086      	sub	sp, #24
2000f658:	af00      	add	r7, sp, #0
2000f65a:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency;  /* default value 0WS */

  if (__HAL_RCC_PWR_IS_CLK_ENABLED())
2000f65c:	4b3e      	ldr	r3, [pc, #248]	@ (2000f758 <RCC_SetFlashLatencyFromMSIRange+0x104>)
2000f65e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
2000f662:	f003 0304 	and.w	r3, r3, #4
2000f666:	2b00      	cmp	r3, #0
2000f668:	d003      	beq.n	2000f672 <RCC_SetFlashLatencyFromMSIRange+0x1e>
  {
    vos = HAL_PWREx_GetVoltageRange();
2000f66a:	f7fd f929 	bl	2000c8c0 <HAL_PWREx_GetVoltageRange>
2000f66e:	6178      	str	r0, [r7, #20]
2000f670:	e019      	b.n	2000f6a6 <RCC_SetFlashLatencyFromMSIRange+0x52>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
2000f672:	4b39      	ldr	r3, [pc, #228]	@ (2000f758 <RCC_SetFlashLatencyFromMSIRange+0x104>)
2000f674:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
2000f678:	4a37      	ldr	r2, [pc, #220]	@ (2000f758 <RCC_SetFlashLatencyFromMSIRange+0x104>)
2000f67a:	f043 0304 	orr.w	r3, r3, #4
2000f67e:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
2000f682:	4b35      	ldr	r3, [pc, #212]	@ (2000f758 <RCC_SetFlashLatencyFromMSIRange+0x104>)
2000f684:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
2000f688:	f003 0304 	and.w	r3, r3, #4
2000f68c:	60fb      	str	r3, [r7, #12]
2000f68e:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
2000f690:	f7fd f916 	bl	2000c8c0 <HAL_PWREx_GetVoltageRange>
2000f694:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
2000f696:	4b30      	ldr	r3, [pc, #192]	@ (2000f758 <RCC_SetFlashLatencyFromMSIRange+0x104>)
2000f698:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
2000f69c:	4a2e      	ldr	r2, [pc, #184]	@ (2000f758 <RCC_SetFlashLatencyFromMSIRange+0x104>)
2000f69e:	f023 0304 	bic.w	r3, r3, #4
2000f6a2:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
  }

  if ((vos == PWR_REGULATOR_VOLTAGE_SCALE1) || (vos == PWR_REGULATOR_VOLTAGE_SCALE2))
2000f6a6:	697b      	ldr	r3, [r7, #20]
2000f6a8:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
2000f6ac:	d003      	beq.n	2000f6b6 <RCC_SetFlashLatencyFromMSIRange+0x62>
2000f6ae:	697b      	ldr	r3, [r7, #20]
2000f6b0:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
2000f6b4:	d109      	bne.n	2000f6ca <RCC_SetFlashLatencyFromMSIRange+0x76>
  {

    if (msirange < RCC_MSIRANGE_1)
2000f6b6:	687b      	ldr	r3, [r7, #4]
2000f6b8:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
2000f6bc:	d202      	bcs.n	2000f6c4 <RCC_SetFlashLatencyFromMSIRange+0x70>
    {
      /* MSI = 48Mhz */
      latency = FLASH_LATENCY_1; /* 1WS */
2000f6be:	2301      	movs	r3, #1
2000f6c0:	613b      	str	r3, [r7, #16]
    if (msirange < RCC_MSIRANGE_1)
2000f6c2:	e033      	b.n	2000f72c <RCC_SetFlashLatencyFromMSIRange+0xd8>
    }
    else
    {
      /*  MSI < 48Mhz */
      latency = FLASH_LATENCY_0; /* 0WS */
2000f6c4:	2300      	movs	r3, #0
2000f6c6:	613b      	str	r3, [r7, #16]
    if (msirange < RCC_MSIRANGE_1)
2000f6c8:	e030      	b.n	2000f72c <RCC_SetFlashLatencyFromMSIRange+0xd8>
    }
  }
  else
  {
    if (msirange < RCC_MSIRANGE_1)
2000f6ca:	687b      	ldr	r3, [r7, #4]
2000f6cc:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
2000f6d0:	d208      	bcs.n	2000f6e4 <RCC_SetFlashLatencyFromMSIRange+0x90>
    {
      /* MSI = 48Mhz */
      if (vos == PWR_REGULATOR_VOLTAGE_SCALE3)
2000f6d2:	697b      	ldr	r3, [r7, #20]
2000f6d4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
2000f6d8:	d102      	bne.n	2000f6e0 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        latency = FLASH_LATENCY_3; /* 3WS */
2000f6da:	2303      	movs	r3, #3
2000f6dc:	613b      	str	r3, [r7, #16]
2000f6de:	e025      	b.n	2000f72c <RCC_SetFlashLatencyFromMSIRange+0xd8>
      }
      else
      {
        return HAL_ERROR;
2000f6e0:	2301      	movs	r3, #1
2000f6e2:	e035      	b.n	2000f750 <RCC_SetFlashLatencyFromMSIRange+0xfc>
      }
    }
    else
    {
      if (msirange > RCC_MSIRANGE_2)
2000f6e4:	687b      	ldr	r3, [r7, #4]
2000f6e6:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
2000f6ea:	d90f      	bls.n	2000f70c <RCC_SetFlashLatencyFromMSIRange+0xb8>
      {
        if (vos == PWR_REGULATOR_VOLTAGE_SCALE4)
2000f6ec:	697b      	ldr	r3, [r7, #20]
2000f6ee:	2b00      	cmp	r3, #0
2000f6f0:	d109      	bne.n	2000f706 <RCC_SetFlashLatencyFromMSIRange+0xb2>
        {
          if (msirange > RCC_MSIRANGE_3)
2000f6f2:	687b      	ldr	r3, [r7, #4]
2000f6f4:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
2000f6f8:	d902      	bls.n	2000f700 <RCC_SetFlashLatencyFromMSIRange+0xac>
          {
            latency = FLASH_LATENCY_0; /* 1WS */
2000f6fa:	2300      	movs	r3, #0
2000f6fc:	613b      	str	r3, [r7, #16]
2000f6fe:	e015      	b.n	2000f72c <RCC_SetFlashLatencyFromMSIRange+0xd8>
          }
          else
          {
            latency = FLASH_LATENCY_1; /* 0WS */
2000f700:	2301      	movs	r3, #1
2000f702:	613b      	str	r3, [r7, #16]
2000f704:	e012      	b.n	2000f72c <RCC_SetFlashLatencyFromMSIRange+0xd8>
          }
        }
        else
        {
          latency = FLASH_LATENCY_0; /* 0WS */
2000f706:	2300      	movs	r3, #0
2000f708:	613b      	str	r3, [r7, #16]
2000f70a:	e00f      	b.n	2000f72c <RCC_SetFlashLatencyFromMSIRange+0xd8>
        }
      }
      else
      {
        if (msirange == RCC_MSIRANGE_1)
2000f70c:	687b      	ldr	r3, [r7, #4]
2000f70e:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
2000f712:	d109      	bne.n	2000f728 <RCC_SetFlashLatencyFromMSIRange+0xd4>
        {
          if (vos == PWR_REGULATOR_VOLTAGE_SCALE3)
2000f714:	697b      	ldr	r3, [r7, #20]
2000f716:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
2000f71a:	d102      	bne.n	2000f722 <RCC_SetFlashLatencyFromMSIRange+0xce>
          {
            latency = FLASH_LATENCY_1; /* 1WS */
2000f71c:	2301      	movs	r3, #1
2000f71e:	613b      	str	r3, [r7, #16]
2000f720:	e004      	b.n	2000f72c <RCC_SetFlashLatencyFromMSIRange+0xd8>
          }
          else
          {
            latency = FLASH_LATENCY_2; /* 2WS */
2000f722:	2302      	movs	r3, #2
2000f724:	613b      	str	r3, [r7, #16]
2000f726:	e001      	b.n	2000f72c <RCC_SetFlashLatencyFromMSIRange+0xd8>
          }
        }
        else
        {
          latency = FLASH_LATENCY_1; /* 1WS */
2000f728:	2301      	movs	r3, #1
2000f72a:	613b      	str	r3, [r7, #16]
        }
      }
    }
  }

  __HAL_FLASH_SET_LATENCY(latency);
2000f72c:	4b0b      	ldr	r3, [pc, #44]	@ (2000f75c <RCC_SetFlashLatencyFromMSIRange+0x108>)
2000f72e:	681b      	ldr	r3, [r3, #0]
2000f730:	f023 020f 	bic.w	r2, r3, #15
2000f734:	4909      	ldr	r1, [pc, #36]	@ (2000f75c <RCC_SetFlashLatencyFromMSIRange+0x108>)
2000f736:	693b      	ldr	r3, [r7, #16]
2000f738:	4313      	orrs	r3, r2
2000f73a:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
  memory by reading the FLASH_ACR register */
  if ((FLASH->ACR & FLASH_ACR_LATENCY) != latency)
2000f73c:	4b07      	ldr	r3, [pc, #28]	@ (2000f75c <RCC_SetFlashLatencyFromMSIRange+0x108>)
2000f73e:	681b      	ldr	r3, [r3, #0]
2000f740:	f003 030f 	and.w	r3, r3, #15
2000f744:	693a      	ldr	r2, [r7, #16]
2000f746:	429a      	cmp	r2, r3
2000f748:	d001      	beq.n	2000f74e <RCC_SetFlashLatencyFromMSIRange+0xfa>
  {
    return HAL_ERROR;
2000f74a:	2301      	movs	r3, #1
2000f74c:	e000      	b.n	2000f750 <RCC_SetFlashLatencyFromMSIRange+0xfc>
  }

  return HAL_OK;
2000f74e:	2300      	movs	r3, #0
}
2000f750:	4618      	mov	r0, r3
2000f752:	3718      	adds	r7, #24
2000f754:	46bd      	mov	sp, r7
2000f756:	bd80      	pop	{r7, pc}
2000f758:	46020c00 	.word	0x46020c00
2000f75c:	40022000 	.word	0x40022000

2000f760 <HAL_RCCEx_PeriphCLKConfig>:
  * @retval HAL status
  *
  *         (*) value not defined in all devices.
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(const RCC_PeriphCLKInitTypeDef  *pPeriphClkInit)
{
2000f760:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
2000f764:	b0b8      	sub	sp, #224	@ 0xe0
2000f766:	af00      	add	r7, sp, #0
2000f768:	f8c7 00cc 	str.w	r0, [r7, #204]	@ 0xcc
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
2000f76c:	2300      	movs	r3, #0
2000f76e:	f887 30db 	strb.w	r3, [r7, #219]	@ 0xdb
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
2000f772:	2300      	movs	r3, #0
2000f774:	f887 30da 	strb.w	r3, [r7, #218]	@ 0xda

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(pPeriphClkInit->PeriphClockSelection));

  /*-------------------------- USART1 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
2000f778:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
2000f77c:	e9d3 2300 	ldrd	r2, r3, [r3]
2000f780:	f002 0401 	and.w	r4, r2, #1
2000f784:	2500      	movs	r5, #0
2000f786:	ea54 0305 	orrs.w	r3, r4, r5
2000f78a:	d00b      	beq.n	2000f7a4 <HAL_RCCEx_PeriphCLKConfig+0x44>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(pPeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(pPeriphClkInit->Usart1ClockSelection);
2000f78c:	4bca      	ldr	r3, [pc, #808]	@ (2000fab8 <HAL_RCCEx_PeriphCLKConfig+0x358>)
2000f78e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
2000f792:	f023 0103 	bic.w	r1, r3, #3
2000f796:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
2000f79a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
2000f79c:	4ac6      	ldr	r2, [pc, #792]	@ (2000fab8 <HAL_RCCEx_PeriphCLKConfig+0x358>)
2000f79e:	430b      	orrs	r3, r1
2000f7a0:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
  }

#if defined(USART2)
  /*-------------------------- USART2 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
2000f7a4:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
2000f7a8:	e9d3 2300 	ldrd	r2, r3, [r3]
2000f7ac:	f002 0802 	and.w	r8, r2, #2
2000f7b0:	f04f 0900 	mov.w	r9, #0
2000f7b4:	ea58 0309 	orrs.w	r3, r8, r9
2000f7b8:	d00b      	beq.n	2000f7d2 <HAL_RCCEx_PeriphCLKConfig+0x72>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(pPeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(pPeriphClkInit->Usart2ClockSelection);
2000f7ba:	4bbf      	ldr	r3, [pc, #764]	@ (2000fab8 <HAL_RCCEx_PeriphCLKConfig+0x358>)
2000f7bc:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
2000f7c0:	f023 010c 	bic.w	r1, r3, #12
2000f7c4:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
2000f7c8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
2000f7ca:	4abb      	ldr	r2, [pc, #748]	@ (2000fab8 <HAL_RCCEx_PeriphCLKConfig+0x358>)
2000f7cc:	430b      	orrs	r3, r1
2000f7ce:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
  }
#endif /* USART2 */

  /*-------------------------- USART3 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
2000f7d2:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
2000f7d6:	e9d3 2300 	ldrd	r2, r3, [r3]
2000f7da:	f002 0a04 	and.w	sl, r2, #4
2000f7de:	f04f 0b00 	mov.w	fp, #0
2000f7e2:	ea5a 030b 	orrs.w	r3, sl, fp
2000f7e6:	d00b      	beq.n	2000f800 <HAL_RCCEx_PeriphCLKConfig+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(pPeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(pPeriphClkInit->Usart3ClockSelection);
2000f7e8:	4bb3      	ldr	r3, [pc, #716]	@ (2000fab8 <HAL_RCCEx_PeriphCLKConfig+0x358>)
2000f7ea:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
2000f7ee:	f023 0130 	bic.w	r1, r3, #48	@ 0x30
2000f7f2:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
2000f7f6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
2000f7f8:	4aaf      	ldr	r2, [pc, #700]	@ (2000fab8 <HAL_RCCEx_PeriphCLKConfig+0x358>)
2000f7fa:	430b      	orrs	r3, r1
2000f7fc:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
  }

  /*-------------------------- UART4 clock source configuration --------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
2000f800:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
2000f804:	e9d3 2300 	ldrd	r2, r3, [r3]
2000f808:	f002 0308 	and.w	r3, r2, #8
2000f80c:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
2000f810:	2300      	movs	r3, #0
2000f812:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
2000f816:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
2000f81a:	460b      	mov	r3, r1
2000f81c:	4313      	orrs	r3, r2
2000f81e:	d00b      	beq.n	2000f838 <HAL_RCCEx_PeriphCLKConfig+0xd8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(pPeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(pPeriphClkInit->Uart4ClockSelection);
2000f820:	4ba5      	ldr	r3, [pc, #660]	@ (2000fab8 <HAL_RCCEx_PeriphCLKConfig+0x358>)
2000f822:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
2000f826:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
2000f82a:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
2000f82e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
2000f830:	4aa1      	ldr	r2, [pc, #644]	@ (2000fab8 <HAL_RCCEx_PeriphCLKConfig+0x358>)
2000f832:	430b      	orrs	r3, r1
2000f834:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
  }

  /*-------------------------- UART5 clock source configuration --------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
2000f838:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
2000f83c:	e9d3 2300 	ldrd	r2, r3, [r3]
2000f840:	f002 0310 	and.w	r3, r2, #16
2000f844:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
2000f848:	2300      	movs	r3, #0
2000f84a:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
2000f84e:	e9d7 122e 	ldrd	r1, r2, [r7, #184]	@ 0xb8
2000f852:	460b      	mov	r3, r1
2000f854:	4313      	orrs	r3, r2
2000f856:	d00b      	beq.n	2000f870 <HAL_RCCEx_PeriphCLKConfig+0x110>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(pPeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(pPeriphClkInit->Uart5ClockSelection);
2000f858:	4b97      	ldr	r3, [pc, #604]	@ (2000fab8 <HAL_RCCEx_PeriphCLKConfig+0x358>)
2000f85a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
2000f85e:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
2000f862:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
2000f866:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
2000f868:	4a93      	ldr	r2, [pc, #588]	@ (2000fab8 <HAL_RCCEx_PeriphCLKConfig+0x358>)
2000f86a:	430b      	orrs	r3, r1
2000f86c:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
    __HAL_RCC_USART6_CONFIG(pPeriphClkInit->Usart6ClockSelection);
  }
#endif /* USART6 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
2000f870:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
2000f874:	e9d3 2300 	ldrd	r2, r3, [r3]
2000f878:	f002 0320 	and.w	r3, r2, #32
2000f87c:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
2000f880:	2300      	movs	r3, #0
2000f882:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
2000f886:	e9d7 122c 	ldrd	r1, r2, [r7, #176]	@ 0xb0
2000f88a:	460b      	mov	r3, r1
2000f88c:	4313      	orrs	r3, r2
2000f88e:	d00b      	beq.n	2000f8a8 <HAL_RCCEx_PeriphCLKConfig+0x148>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(pPeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(pPeriphClkInit->Lpuart1ClockSelection);
2000f890:	4b89      	ldr	r3, [pc, #548]	@ (2000fab8 <HAL_RCCEx_PeriphCLKConfig+0x358>)
2000f892:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
2000f896:	f023 0107 	bic.w	r1, r3, #7
2000f89a:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
2000f89e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
2000f8a0:	4a85      	ldr	r2, [pc, #532]	@ (2000fab8 <HAL_RCCEx_PeriphCLKConfig+0x358>)
2000f8a2:	430b      	orrs	r3, r1
2000f8a4:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
2000f8a8:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
2000f8ac:	e9d3 2300 	ldrd	r2, r3, [r3]
2000f8b0:	f002 0340 	and.w	r3, r2, #64	@ 0x40
2000f8b4:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
2000f8b8:	2300      	movs	r3, #0
2000f8ba:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
2000f8be:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
2000f8c2:	460b      	mov	r3, r1
2000f8c4:	4313      	orrs	r3, r2
2000f8c6:	d00b      	beq.n	2000f8e0 <HAL_RCCEx_PeriphCLKConfig+0x180>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(pPeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(pPeriphClkInit->I2c1ClockSelection);
2000f8c8:	4b7b      	ldr	r3, [pc, #492]	@ (2000fab8 <HAL_RCCEx_PeriphCLKConfig+0x358>)
2000f8ca:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
2000f8ce:	f423 6140 	bic.w	r1, r3, #3072	@ 0xc00
2000f8d2:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
2000f8d6:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
2000f8d8:	4a77      	ldr	r2, [pc, #476]	@ (2000fab8 <HAL_RCCEx_PeriphCLKConfig+0x358>)
2000f8da:	430b      	orrs	r3, r1
2000f8dc:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
2000f8e0:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
2000f8e4:	e9d3 2300 	ldrd	r2, r3, [r3]
2000f8e8:	f002 0380 	and.w	r3, r2, #128	@ 0x80
2000f8ec:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
2000f8f0:	2300      	movs	r3, #0
2000f8f2:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
2000f8f6:	e9d7 1228 	ldrd	r1, r2, [r7, #160]	@ 0xa0
2000f8fa:	460b      	mov	r3, r1
2000f8fc:	4313      	orrs	r3, r2
2000f8fe:	d00b      	beq.n	2000f918 <HAL_RCCEx_PeriphCLKConfig+0x1b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(pPeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(pPeriphClkInit->I2c2ClockSelection);
2000f900:	4b6d      	ldr	r3, [pc, #436]	@ (2000fab8 <HAL_RCCEx_PeriphCLKConfig+0x358>)
2000f902:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
2000f906:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
2000f90a:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
2000f90e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
2000f910:	4a69      	ldr	r2, [pc, #420]	@ (2000fab8 <HAL_RCCEx_PeriphCLKConfig+0x358>)
2000f912:	430b      	orrs	r3, r1
2000f914:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
  }

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
2000f918:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
2000f91c:	e9d3 2300 	ldrd	r2, r3, [r3]
2000f920:	f402 7380 	and.w	r3, r2, #256	@ 0x100
2000f924:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
2000f928:	2300      	movs	r3, #0
2000f92a:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
2000f92e:	e9d7 1226 	ldrd	r1, r2, [r7, #152]	@ 0x98
2000f932:	460b      	mov	r3, r1
2000f934:	4313      	orrs	r3, r2
2000f936:	d00b      	beq.n	2000f950 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(pPeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(pPeriphClkInit->I2c3ClockSelection);
2000f938:	4b5f      	ldr	r3, [pc, #380]	@ (2000fab8 <HAL_RCCEx_PeriphCLKConfig+0x358>)
2000f93a:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
2000f93e:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
2000f942:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
2000f946:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
2000f948:	4a5b      	ldr	r2, [pc, #364]	@ (2000fab8 <HAL_RCCEx_PeriphCLKConfig+0x358>)
2000f94a:	430b      	orrs	r3, r1
2000f94c:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
  }

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
2000f950:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
2000f954:	e9d3 2300 	ldrd	r2, r3, [r3]
2000f958:	f402 0380 	and.w	r3, r2, #4194304	@ 0x400000
2000f95c:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
2000f960:	2300      	movs	r3, #0
2000f962:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
2000f966:	e9d7 1224 	ldrd	r1, r2, [r7, #144]	@ 0x90
2000f96a:	460b      	mov	r3, r1
2000f96c:	4313      	orrs	r3, r2
2000f96e:	d00b      	beq.n	2000f988 <HAL_RCCEx_PeriphCLKConfig+0x228>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(pPeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(pPeriphClkInit->I2c4ClockSelection);
2000f970:	4b51      	ldr	r3, [pc, #324]	@ (2000fab8 <HAL_RCCEx_PeriphCLKConfig+0x358>)
2000f972:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
2000f976:	f423 4140 	bic.w	r1, r3, #49152	@ 0xc000
2000f97a:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
2000f97e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
2000f980:	4a4d      	ldr	r2, [pc, #308]	@ (2000fab8 <HAL_RCCEx_PeriphCLKConfig+0x358>)
2000f982:	430b      	orrs	r3, r1
2000f984:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
    __HAL_RCC_I2C6_CONFIG(pPeriphClkInit->I2c6ClockSelection);
  }
#endif /* I2C6 */

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
2000f988:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
2000f98c:	e9d3 2300 	ldrd	r2, r3, [r3]
2000f990:	f402 7300 	and.w	r3, r2, #512	@ 0x200
2000f994:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
2000f998:	2300      	movs	r3, #0
2000f99a:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
2000f99e:	e9d7 1222 	ldrd	r1, r2, [r7, #136]	@ 0x88
2000f9a2:	460b      	mov	r3, r1
2000f9a4:	4313      	orrs	r3, r2
2000f9a6:	d00b      	beq.n	2000f9c0 <HAL_RCCEx_PeriphCLKConfig+0x260>
  {
    assert_param(IS_RCC_LPTIM1CLK(pPeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(pPeriphClkInit->Lptim1ClockSelection);
2000f9a8:	4b43      	ldr	r3, [pc, #268]	@ (2000fab8 <HAL_RCCEx_PeriphCLKConfig+0x358>)
2000f9aa:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
2000f9ae:	f423 6140 	bic.w	r1, r3, #3072	@ 0xc00
2000f9b2:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
2000f9b6:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
2000f9b8:	4a3f      	ldr	r2, [pc, #252]	@ (2000fab8 <HAL_RCCEx_PeriphCLKConfig+0x358>)
2000f9ba:	430b      	orrs	r3, r1
2000f9bc:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
2000f9c0:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
2000f9c4:	e9d3 2300 	ldrd	r2, r3, [r3]
2000f9c8:	f402 6380 	and.w	r3, r2, #1024	@ 0x400
2000f9cc:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
2000f9d0:	2300      	movs	r3, #0
2000f9d2:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
2000f9d6:	e9d7 1220 	ldrd	r1, r2, [r7, #128]	@ 0x80
2000f9da:	460b      	mov	r3, r1
2000f9dc:	4313      	orrs	r3, r2
2000f9de:	d00b      	beq.n	2000f9f8 <HAL_RCCEx_PeriphCLKConfig+0x298>
  {
    assert_param(IS_RCC_LPTIM2CLK(pPeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(pPeriphClkInit->Lptim2ClockSelection);
2000f9e0:	4b35      	ldr	r3, [pc, #212]	@ (2000fab8 <HAL_RCCEx_PeriphCLKConfig+0x358>)
2000f9e2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
2000f9e6:	f423 2140 	bic.w	r1, r3, #786432	@ 0xc0000
2000f9ea:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
2000f9ee:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
2000f9f0:	4a31      	ldr	r2, [pc, #196]	@ (2000fab8 <HAL_RCCEx_PeriphCLKConfig+0x358>)
2000f9f2:	430b      	orrs	r3, r1
2000f9f4:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
  }

  /*-------------------------- LPTIM34 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM34) == (RCC_PERIPHCLK_LPTIM34))
2000f9f8:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
2000f9fc:	e9d3 2300 	ldrd	r2, r3, [r3]
2000fa00:	f402 6300 	and.w	r3, r2, #2048	@ 0x800
2000fa04:	67bb      	str	r3, [r7, #120]	@ 0x78
2000fa06:	2300      	movs	r3, #0
2000fa08:	67fb      	str	r3, [r7, #124]	@ 0x7c
2000fa0a:	e9d7 121e 	ldrd	r1, r2, [r7, #120]	@ 0x78
2000fa0e:	460b      	mov	r3, r1
2000fa10:	4313      	orrs	r3, r2
2000fa12:	d00c      	beq.n	2000fa2e <HAL_RCCEx_PeriphCLKConfig+0x2ce>
  {
    assert_param(IS_RCC_LPTIM34CLK(pPeriphClkInit->Lptim34ClockSelection));
    __HAL_RCC_LPTIM34_CONFIG(pPeriphClkInit->Lptim34ClockSelection);
2000fa14:	4b28      	ldr	r3, [pc, #160]	@ (2000fab8 <HAL_RCCEx_PeriphCLKConfig+0x358>)
2000fa16:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
2000fa1a:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
2000fa1e:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
2000fa22:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
2000fa26:	4a24      	ldr	r2, [pc, #144]	@ (2000fab8 <HAL_RCCEx_PeriphCLKConfig+0x358>)
2000fa28:	430b      	orrs	r3, r1
2000fa2a:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
  }

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if ((((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
2000fa2e:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
2000fa32:	e9d3 2300 	ldrd	r2, r3, [r3]
2000fa36:	f402 5300 	and.w	r3, r2, #8192	@ 0x2000
2000fa3a:	673b      	str	r3, [r7, #112]	@ 0x70
2000fa3c:	2300      	movs	r3, #0
2000fa3e:	677b      	str	r3, [r7, #116]	@ 0x74
2000fa40:	e9d7 121c 	ldrd	r1, r2, [r7, #112]	@ 0x70
2000fa44:	460b      	mov	r3, r1
2000fa46:	4313      	orrs	r3, r2
2000fa48:	d04f      	beq.n	2000faea <HAL_RCCEx_PeriphCLKConfig+0x38a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(pPeriphClkInit->Sai1ClockSelection));

    switch (pPeriphClkInit->Sai1ClockSelection)
2000fa4a:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
2000fa4e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
2000fa52:	2b80      	cmp	r3, #128	@ 0x80
2000fa54:	d02d      	beq.n	2000fab2 <HAL_RCCEx_PeriphCLKConfig+0x352>
2000fa56:	2b80      	cmp	r3, #128	@ 0x80
2000fa58:	d827      	bhi.n	2000faaa <HAL_RCCEx_PeriphCLKConfig+0x34a>
2000fa5a:	2b60      	cmp	r3, #96	@ 0x60
2000fa5c:	d02e      	beq.n	2000fabc <HAL_RCCEx_PeriphCLKConfig+0x35c>
2000fa5e:	2b60      	cmp	r3, #96	@ 0x60
2000fa60:	d823      	bhi.n	2000faaa <HAL_RCCEx_PeriphCLKConfig+0x34a>
2000fa62:	2b40      	cmp	r3, #64	@ 0x40
2000fa64:	d006      	beq.n	2000fa74 <HAL_RCCEx_PeriphCLKConfig+0x314>
2000fa66:	2b40      	cmp	r3, #64	@ 0x40
2000fa68:	d81f      	bhi.n	2000faaa <HAL_RCCEx_PeriphCLKConfig+0x34a>
2000fa6a:	2b00      	cmp	r3, #0
2000fa6c:	d009      	beq.n	2000fa82 <HAL_RCCEx_PeriphCLKConfig+0x322>
2000fa6e:	2b20      	cmp	r3, #32
2000fa70:	d011      	beq.n	2000fa96 <HAL_RCCEx_PeriphCLKConfig+0x336>
2000fa72:	e01a      	b.n	2000faaa <HAL_RCCEx_PeriphCLKConfig+0x34a>
    {
      case RCC_SAI1CLKSOURCE_PLL1:      /* PLL is used as clock source for SAI1*/
        /* Enable SAI Clock output generated from System PLL  */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
2000fa74:	4b10      	ldr	r3, [pc, #64]	@ (2000fab8 <HAL_RCCEx_PeriphCLKConfig+0x358>)
2000fa76:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
2000fa78:	4a0f      	ldr	r2, [pc, #60]	@ (2000fab8 <HAL_RCCEx_PeriphCLKConfig+0x358>)
2000fa7a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
2000fa7e:	6293      	str	r3, [r2, #40]	@ 0x28
        /* SAI1 clock source config set later after clock selection check */
        break;
2000fa80:	e01d      	b.n	2000fabe <HAL_RCCEx_PeriphCLKConfig+0x35e>

      case RCC_SAI1CLKSOURCE_PLL2:  /* PLL2 is used as clock source for SAI1*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
2000fa82:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
2000fa86:	3308      	adds	r3, #8
2000fa88:	4618      	mov	r0, r3
2000fa8a:	f003 f927 	bl	20012cdc <RCCEx_PLL2_Config>
2000fa8e:	4603      	mov	r3, r0
2000fa90:	f887 30db 	strb.w	r3, [r7, #219]	@ 0xdb
        /* SAI1 clock source config set later after clock selection check */
        break;
2000fa94:	e013      	b.n	2000fabe <HAL_RCCEx_PeriphCLKConfig+0x35e>

      case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
        /* PLL3 P input clock, parameters M, N & P configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
2000fa96:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
2000fa9a:	332c      	adds	r3, #44	@ 0x2c
2000fa9c:	4618      	mov	r0, r3
2000fa9e:	f003 f9b5 	bl	20012e0c <RCCEx_PLL3_Config>
2000faa2:	4603      	mov	r3, r0
2000faa4:	f887 30db 	strb.w	r3, [r7, #219]	@ 0xdb
        /* SAI1 clock source config set later after clock selection check */
        break;
2000faa8:	e009      	b.n	2000fabe <HAL_RCCEx_PeriphCLKConfig+0x35e>
      case RCC_SAI1CLKSOURCE_HSI:      /* HSI is used as source of SAI1 clock*/
        /* SAI1 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
2000faaa:	2301      	movs	r3, #1
2000faac:	f887 30db 	strb.w	r3, [r7, #219]	@ 0xdb
        break;
2000fab0:	e005      	b.n	2000fabe <HAL_RCCEx_PeriphCLKConfig+0x35e>
        break;
2000fab2:	bf00      	nop
2000fab4:	e003      	b.n	2000fabe <HAL_RCCEx_PeriphCLKConfig+0x35e>
2000fab6:	bf00      	nop
2000fab8:	46020c00 	.word	0x46020c00
        break;
2000fabc:	bf00      	nop
    }

    if (ret == HAL_OK)
2000fabe:	f897 30db 	ldrb.w	r3, [r7, #219]	@ 0xdb
2000fac2:	2b00      	cmp	r3, #0
2000fac4:	d10d      	bne.n	2000fae2 <HAL_RCCEx_PeriphCLKConfig+0x382>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(pPeriphClkInit->Sai1ClockSelection);
2000fac6:	4bb6      	ldr	r3, [pc, #728]	@ (2000fda0 <HAL_RCCEx_PeriphCLKConfig+0x640>)
2000fac8:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
2000facc:	f023 01e0 	bic.w	r1, r3, #224	@ 0xe0
2000fad0:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
2000fad4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
2000fad8:	4ab1      	ldr	r2, [pc, #708]	@ (2000fda0 <HAL_RCCEx_PeriphCLKConfig+0x640>)
2000fada:	430b      	orrs	r3, r1
2000fadc:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
2000fae0:	e003      	b.n	2000faea <HAL_RCCEx_PeriphCLKConfig+0x38a>
    }
    else
    {
      /* set overall return value */
      status = ret;
2000fae2:	f897 30db 	ldrb.w	r3, [r7, #219]	@ 0xdb
2000fae6:	f887 30da 	strb.w	r3, [r7, #218]	@ 0xda
    }
  }

#if defined(SAI2)
  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if ((((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
2000faea:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
2000faee:	e9d3 2300 	ldrd	r2, r3, [r3]
2000faf2:	f402 4380 	and.w	r3, r2, #16384	@ 0x4000
2000faf6:	66bb      	str	r3, [r7, #104]	@ 0x68
2000faf8:	2300      	movs	r3, #0
2000fafa:	66fb      	str	r3, [r7, #108]	@ 0x6c
2000fafc:	e9d7 121a 	ldrd	r1, r2, [r7, #104]	@ 0x68
2000fb00:	460b      	mov	r3, r1
2000fb02:	4313      	orrs	r3, r2
2000fb04:	d053      	beq.n	2000fbae <HAL_RCCEx_PeriphCLKConfig+0x44e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(pPeriphClkInit->Sai2ClockSelection));

    switch (pPeriphClkInit->Sai2ClockSelection)
2000fb06:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
2000fb0a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
2000fb0e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
2000fb12:	d033      	beq.n	2000fb7c <HAL_RCCEx_PeriphCLKConfig+0x41c>
2000fb14:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
2000fb18:	d82c      	bhi.n	2000fb74 <HAL_RCCEx_PeriphCLKConfig+0x414>
2000fb1a:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
2000fb1e:	d02f      	beq.n	2000fb80 <HAL_RCCEx_PeriphCLKConfig+0x420>
2000fb20:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
2000fb24:	d826      	bhi.n	2000fb74 <HAL_RCCEx_PeriphCLKConfig+0x414>
2000fb26:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
2000fb2a:	d008      	beq.n	2000fb3e <HAL_RCCEx_PeriphCLKConfig+0x3de>
2000fb2c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
2000fb30:	d820      	bhi.n	2000fb74 <HAL_RCCEx_PeriphCLKConfig+0x414>
2000fb32:	2b00      	cmp	r3, #0
2000fb34:	d00a      	beq.n	2000fb4c <HAL_RCCEx_PeriphCLKConfig+0x3ec>
2000fb36:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
2000fb3a:	d011      	beq.n	2000fb60 <HAL_RCCEx_PeriphCLKConfig+0x400>
2000fb3c:	e01a      	b.n	2000fb74 <HAL_RCCEx_PeriphCLKConfig+0x414>
    {
      case RCC_SAI2CLKSOURCE_PLL1:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated from System PLL  */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
2000fb3e:	4b98      	ldr	r3, [pc, #608]	@ (2000fda0 <HAL_RCCEx_PeriphCLKConfig+0x640>)
2000fb40:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
2000fb42:	4a97      	ldr	r2, [pc, #604]	@ (2000fda0 <HAL_RCCEx_PeriphCLKConfig+0x640>)
2000fb44:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
2000fb48:	6293      	str	r3, [r2, #40]	@ 0x28
        /* SAI2 clock source config set later after clock selection check */
        break;
2000fb4a:	e01a      	b.n	2000fb82 <HAL_RCCEx_PeriphCLKConfig+0x422>

      case RCC_SAI2CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
2000fb4c:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
2000fb50:	3308      	adds	r3, #8
2000fb52:	4618      	mov	r0, r3
2000fb54:	f003 f8c2 	bl	20012cdc <RCCEx_PLL2_Config>
2000fb58:	4603      	mov	r3, r0
2000fb5a:	f887 30db 	strb.w	r3, [r7, #219]	@ 0xdb
        /* SAI2 clock source config set later after clock selection check */
        break;
2000fb5e:	e010      	b.n	2000fb82 <HAL_RCCEx_PeriphCLKConfig+0x422>

      case RCC_SAI2CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        /* PLL3 P input clock, parameters M, N & P configuration and clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
2000fb60:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
2000fb64:	332c      	adds	r3, #44	@ 0x2c
2000fb66:	4618      	mov	r0, r3
2000fb68:	f003 f950 	bl	20012e0c <RCCEx_PLL3_Config>
2000fb6c:	4603      	mov	r3, r0
2000fb6e:	f887 30db 	strb.w	r3, [r7, #219]	@ 0xdb
        /* SAI2 clock source config set later after clock selection check */
        break;
2000fb72:	e006      	b.n	2000fb82 <HAL_RCCEx_PeriphCLKConfig+0x422>
      case RCC_SAI2CLKSOURCE_HSI:      /* HSI is used as source of SAI2 clock*/
        /* SAI2 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
2000fb74:	2301      	movs	r3, #1
2000fb76:	f887 30db 	strb.w	r3, [r7, #219]	@ 0xdb
        break;
2000fb7a:	e002      	b.n	2000fb82 <HAL_RCCEx_PeriphCLKConfig+0x422>
        break;
2000fb7c:	bf00      	nop
2000fb7e:	e000      	b.n	2000fb82 <HAL_RCCEx_PeriphCLKConfig+0x422>
        break;
2000fb80:	bf00      	nop
    }

    if (ret == HAL_OK)
2000fb82:	f897 30db 	ldrb.w	r3, [r7, #219]	@ 0xdb
2000fb86:	2b00      	cmp	r3, #0
2000fb88:	d10d      	bne.n	2000fba6 <HAL_RCCEx_PeriphCLKConfig+0x446>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(pPeriphClkInit->Sai2ClockSelection);
2000fb8a:	4b85      	ldr	r3, [pc, #532]	@ (2000fda0 <HAL_RCCEx_PeriphCLKConfig+0x640>)
2000fb8c:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
2000fb90:	f423 61e0 	bic.w	r1, r3, #1792	@ 0x700
2000fb94:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
2000fb98:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
2000fb9c:	4a80      	ldr	r2, [pc, #512]	@ (2000fda0 <HAL_RCCEx_PeriphCLKConfig+0x640>)
2000fb9e:	430b      	orrs	r3, r1
2000fba0:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
2000fba4:	e003      	b.n	2000fbae <HAL_RCCEx_PeriphCLKConfig+0x44e>
    }
    else
    {
      /* set overall return value */
      status = ret;
2000fba6:	f897 30db 	ldrb.w	r3, [r7, #219]	@ 0xdb
2000fbaa:	f887 30da 	strb.w	r3, [r7, #218]	@ 0xda
    }
  }
#endif /* SAI2 */

  /*-------------------------- ADCDAC clock source configuration ----------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADCDAC) == RCC_PERIPHCLK_ADCDAC)
2000fbae:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
2000fbb2:	e9d3 2300 	ldrd	r2, r3, [r3]
2000fbb6:	f402 4300 	and.w	r3, r2, #32768	@ 0x8000
2000fbba:	663b      	str	r3, [r7, #96]	@ 0x60
2000fbbc:	2300      	movs	r3, #0
2000fbbe:	667b      	str	r3, [r7, #100]	@ 0x64
2000fbc0:	e9d7 1218 	ldrd	r1, r2, [r7, #96]	@ 0x60
2000fbc4:	460b      	mov	r3, r1
2000fbc6:	4313      	orrs	r3, r2
2000fbc8:	d046      	beq.n	2000fc58 <HAL_RCCEx_PeriphCLKConfig+0x4f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCDACCLKSOURCE(pPeriphClkInit->AdcDacClockSelection));

    switch (pPeriphClkInit->AdcDacClockSelection)
2000fbca:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
2000fbce:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
2000fbd2:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
2000fbd6:	d028      	beq.n	2000fc2a <HAL_RCCEx_PeriphCLKConfig+0x4ca>
2000fbd8:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
2000fbdc:	d821      	bhi.n	2000fc22 <HAL_RCCEx_PeriphCLKConfig+0x4c2>
2000fbde:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
2000fbe2:	d022      	beq.n	2000fc2a <HAL_RCCEx_PeriphCLKConfig+0x4ca>
2000fbe4:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
2000fbe8:	d81b      	bhi.n	2000fc22 <HAL_RCCEx_PeriphCLKConfig+0x4c2>
2000fbea:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
2000fbee:	d01c      	beq.n	2000fc2a <HAL_RCCEx_PeriphCLKConfig+0x4ca>
2000fbf0:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
2000fbf4:	d815      	bhi.n	2000fc22 <HAL_RCCEx_PeriphCLKConfig+0x4c2>
2000fbf6:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
2000fbfa:	d008      	beq.n	2000fc0e <HAL_RCCEx_PeriphCLKConfig+0x4ae>
2000fbfc:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
2000fc00:	d80f      	bhi.n	2000fc22 <HAL_RCCEx_PeriphCLKConfig+0x4c2>
2000fc02:	2b00      	cmp	r3, #0
2000fc04:	d011      	beq.n	2000fc2a <HAL_RCCEx_PeriphCLKConfig+0x4ca>
2000fc06:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
2000fc0a:	d00e      	beq.n	2000fc2a <HAL_RCCEx_PeriphCLKConfig+0x4ca>
2000fc0c:	e009      	b.n	2000fc22 <HAL_RCCEx_PeriphCLKConfig+0x4c2>
    {
      case RCC_ADCDACCLKSOURCE_PLL2:
        /* PLL2 input clock, parameters M, N,P, & R configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
2000fc0e:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
2000fc12:	3308      	adds	r3, #8
2000fc14:	4618      	mov	r0, r3
2000fc16:	f003 f861 	bl	20012cdc <RCCEx_PLL2_Config>
2000fc1a:	4603      	mov	r3, r0
2000fc1c:	f887 30db 	strb.w	r3, [r7, #219]	@ 0xdb
        break;
2000fc20:	e004      	b.n	2000fc2c <HAL_RCCEx_PeriphCLKConfig+0x4cc>
      case RCC_ADCDACCLKSOURCE_HSE:
      case RCC_ADCDACCLKSOURCE_HSI:
      case RCC_ADCDACCLKSOURCE_MSIK:
        break;
      default:
        ret = HAL_ERROR;
2000fc22:	2301      	movs	r3, #1
2000fc24:	f887 30db 	strb.w	r3, [r7, #219]	@ 0xdb
        break;
2000fc28:	e000      	b.n	2000fc2c <HAL_RCCEx_PeriphCLKConfig+0x4cc>
        break;
2000fc2a:	bf00      	nop
    }

    if (ret == HAL_OK)
2000fc2c:	f897 30db 	ldrb.w	r3, [r7, #219]	@ 0xdb
2000fc30:	2b00      	cmp	r3, #0
2000fc32:	d10d      	bne.n	2000fc50 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
    {
      /* Configure the ADC1 interface clock source */
      __HAL_RCC_ADCDAC_CONFIG(pPeriphClkInit->AdcDacClockSelection);
2000fc34:	4b5a      	ldr	r3, [pc, #360]	@ (2000fda0 <HAL_RCCEx_PeriphCLKConfig+0x640>)
2000fc36:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
2000fc3a:	f423 41e0 	bic.w	r1, r3, #28672	@ 0x7000
2000fc3e:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
2000fc42:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
2000fc46:	4a56      	ldr	r2, [pc, #344]	@ (2000fda0 <HAL_RCCEx_PeriphCLKConfig+0x640>)
2000fc48:	430b      	orrs	r3, r1
2000fc4a:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
2000fc4e:	e003      	b.n	2000fc58 <HAL_RCCEx_PeriphCLKConfig+0x4f8>
    }
    else
    {
      /* set overall return value */
      status = ret;
2000fc50:	f897 30db 	ldrb.w	r3, [r7, #219]	@ 0xdb
2000fc54:	f887 30da 	strb.w	r3, [r7, #218]	@ 0xda
    }
  }

  /*-------------------------- MDF1 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_MDF1) == RCC_PERIPHCLK_MDF1)
2000fc58:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
2000fc5c:	e9d3 2300 	ldrd	r2, r3, [r3]
2000fc60:	f402 3380 	and.w	r3, r2, #65536	@ 0x10000
2000fc64:	65bb      	str	r3, [r7, #88]	@ 0x58
2000fc66:	2300      	movs	r3, #0
2000fc68:	65fb      	str	r3, [r7, #92]	@ 0x5c
2000fc6a:	e9d7 1216 	ldrd	r1, r2, [r7, #88]	@ 0x58
2000fc6e:	460b      	mov	r3, r1
2000fc70:	4313      	orrs	r3, r2
2000fc72:	d03f      	beq.n	2000fcf4 <HAL_RCCEx_PeriphCLKConfig+0x594>
  {
    /* Check the parameters */
    assert_param(IS_RCC_MDF1CLKSOURCE(pPeriphClkInit->Mdf1ClockSelection));

    switch (pPeriphClkInit->Mdf1ClockSelection)
2000fc74:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
2000fc78:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
2000fc7c:	2b04      	cmp	r3, #4
2000fc7e:	d81e      	bhi.n	2000fcbe <HAL_RCCEx_PeriphCLKConfig+0x55e>
2000fc80:	a201      	add	r2, pc, #4	@ (adr r2, 2000fc88 <HAL_RCCEx_PeriphCLKConfig+0x528>)
2000fc82:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
2000fc86:	bf00      	nop
2000fc88:	2000fcc7 	.word	0x2000fcc7
2000fc8c:	2000fc9d 	.word	0x2000fc9d
2000fc90:	2000fcab 	.word	0x2000fcab
2000fc94:	2000fcc7 	.word	0x2000fcc7
2000fc98:	2000fcc7 	.word	0x2000fcc7
    {
      case RCC_MDF1CLKSOURCE_PLL1:
        /* Enable PLL1 Clock output generated from System PLL  */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
2000fc9c:	4b40      	ldr	r3, [pc, #256]	@ (2000fda0 <HAL_RCCEx_PeriphCLKConfig+0x640>)
2000fc9e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
2000fca0:	4a3f      	ldr	r2, [pc, #252]	@ (2000fda0 <HAL_RCCEx_PeriphCLKConfig+0x640>)
2000fca2:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
2000fca6:	6293      	str	r3, [r2, #40]	@ 0x28
        break;
2000fca8:	e00e      	b.n	2000fcc8 <HAL_RCCEx_PeriphCLKConfig+0x568>
      case RCC_MDF1CLKSOURCE_PLL3:
        /* PLL3 Q input clock, parameters M, N & Q configuration and clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
2000fcaa:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
2000fcae:	332c      	adds	r3, #44	@ 0x2c
2000fcb0:	4618      	mov	r0, r3
2000fcb2:	f003 f8ab 	bl	20012e0c <RCCEx_PLL3_Config>
2000fcb6:	4603      	mov	r3, r0
2000fcb8:	f887 30db 	strb.w	r3, [r7, #219]	@ 0xdb
        break;
2000fcbc:	e004      	b.n	2000fcc8 <HAL_RCCEx_PeriphCLKConfig+0x568>
      case RCC_MDF1CLKSOURCE_PIN:
        break;
      case RCC_MDF1CLKSOURCE_MSIK:
        break;
      default:
        ret = HAL_ERROR;
2000fcbe:	2301      	movs	r3, #1
2000fcc0:	f887 30db 	strb.w	r3, [r7, #219]	@ 0xdb
        break;
2000fcc4:	e000      	b.n	2000fcc8 <HAL_RCCEx_PeriphCLKConfig+0x568>
        break;
2000fcc6:	bf00      	nop
    }
    if (ret == HAL_OK)
2000fcc8:	f897 30db 	ldrb.w	r3, [r7, #219]	@ 0xdb
2000fccc:	2b00      	cmp	r3, #0
2000fcce:	d10d      	bne.n	2000fcec <HAL_RCCEx_PeriphCLKConfig+0x58c>
    {
      /* Configure the MDF1 interface clock source */
      __HAL_RCC_MDF1_CONFIG(pPeriphClkInit->Mdf1ClockSelection);
2000fcd0:	4b33      	ldr	r3, [pc, #204]	@ (2000fda0 <HAL_RCCEx_PeriphCLKConfig+0x640>)
2000fcd2:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
2000fcd6:	f023 0107 	bic.w	r1, r3, #7
2000fcda:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
2000fcde:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
2000fce2:	4a2f      	ldr	r2, [pc, #188]	@ (2000fda0 <HAL_RCCEx_PeriphCLKConfig+0x640>)
2000fce4:	430b      	orrs	r3, r1
2000fce6:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
2000fcea:	e003      	b.n	2000fcf4 <HAL_RCCEx_PeriphCLKConfig+0x594>
    }
    else
    {
      /* set overall return value */
      status = ret;
2000fcec:	f897 30db 	ldrb.w	r3, [r7, #219]	@ 0xdb
2000fcf0:	f887 30da 	strb.w	r3, [r7, #218]	@ 0xda
    }
  }

  /*-------------------------- ADF1 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADF1) == RCC_PERIPHCLK_ADF1)
2000fcf4:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
2000fcf8:	e9d3 2300 	ldrd	r2, r3, [r3]
2000fcfc:	f402 3300 	and.w	r3, r2, #131072	@ 0x20000
2000fd00:	653b      	str	r3, [r7, #80]	@ 0x50
2000fd02:	2300      	movs	r3, #0
2000fd04:	657b      	str	r3, [r7, #84]	@ 0x54
2000fd06:	e9d7 1214 	ldrd	r1, r2, [r7, #80]	@ 0x50
2000fd0a:	460b      	mov	r3, r1
2000fd0c:	4313      	orrs	r3, r2
2000fd0e:	d04d      	beq.n	2000fdac <HAL_RCCEx_PeriphCLKConfig+0x64c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADF1CLKSOURCE(pPeriphClkInit->Adf1ClockSelection));
    switch (pPeriphClkInit->Adf1ClockSelection)
2000fd10:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
2000fd14:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
2000fd18:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
2000fd1c:	d028      	beq.n	2000fd70 <HAL_RCCEx_PeriphCLKConfig+0x610>
2000fd1e:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
2000fd22:	d821      	bhi.n	2000fd68 <HAL_RCCEx_PeriphCLKConfig+0x608>
2000fd24:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
2000fd28:	d024      	beq.n	2000fd74 <HAL_RCCEx_PeriphCLKConfig+0x614>
2000fd2a:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
2000fd2e:	d81b      	bhi.n	2000fd68 <HAL_RCCEx_PeriphCLKConfig+0x608>
2000fd30:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
2000fd34:	d00e      	beq.n	2000fd54 <HAL_RCCEx_PeriphCLKConfig+0x5f4>
2000fd36:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
2000fd3a:	d815      	bhi.n	2000fd68 <HAL_RCCEx_PeriphCLKConfig+0x608>
2000fd3c:	2b00      	cmp	r3, #0
2000fd3e:	d01b      	beq.n	2000fd78 <HAL_RCCEx_PeriphCLKConfig+0x618>
2000fd40:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
2000fd44:	d110      	bne.n	2000fd68 <HAL_RCCEx_PeriphCLKConfig+0x608>
    {
      case RCC_ADF1CLKSOURCE_PLL1:
        /* Enable PLL1 Clock output generated from System PLL  */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
2000fd46:	4b16      	ldr	r3, [pc, #88]	@ (2000fda0 <HAL_RCCEx_PeriphCLKConfig+0x640>)
2000fd48:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
2000fd4a:	4a15      	ldr	r2, [pc, #84]	@ (2000fda0 <HAL_RCCEx_PeriphCLKConfig+0x640>)
2000fd4c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
2000fd50:	6293      	str	r3, [r2, #40]	@ 0x28
        break;
2000fd52:	e012      	b.n	2000fd7a <HAL_RCCEx_PeriphCLKConfig+0x61a>
      case RCC_ADF1CLKSOURCE_PLL3:
        /* PLL3 Q input clock, parameters M, N & Q configuration and clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
2000fd54:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
2000fd58:	332c      	adds	r3, #44	@ 0x2c
2000fd5a:	4618      	mov	r0, r3
2000fd5c:	f003 f856 	bl	20012e0c <RCCEx_PLL3_Config>
2000fd60:	4603      	mov	r3, r0
2000fd62:	f887 30db 	strb.w	r3, [r7, #219]	@ 0xdb
        break;
2000fd66:	e008      	b.n	2000fd7a <HAL_RCCEx_PeriphCLKConfig+0x61a>
      case RCC_ADF1CLKSOURCE_PIN:
        break;
      case RCC_ADF1CLKSOURCE_MSIK:
        break;
      default:
        ret = HAL_ERROR;
2000fd68:	2301      	movs	r3, #1
2000fd6a:	f887 30db 	strb.w	r3, [r7, #219]	@ 0xdb
        break;
2000fd6e:	e004      	b.n	2000fd7a <HAL_RCCEx_PeriphCLKConfig+0x61a>
        break;
2000fd70:	bf00      	nop
2000fd72:	e002      	b.n	2000fd7a <HAL_RCCEx_PeriphCLKConfig+0x61a>
        break;
2000fd74:	bf00      	nop
2000fd76:	e000      	b.n	2000fd7a <HAL_RCCEx_PeriphCLKConfig+0x61a>
        break;
2000fd78:	bf00      	nop
    }
    if (ret == HAL_OK)
2000fd7a:	f897 30db 	ldrb.w	r3, [r7, #219]	@ 0xdb
2000fd7e:	2b00      	cmp	r3, #0
2000fd80:	d110      	bne.n	2000fda4 <HAL_RCCEx_PeriphCLKConfig+0x644>
    {
      /* Configure the ADF1 interface clock source */
      __HAL_RCC_ADF1_CONFIG(pPeriphClkInit->Adf1ClockSelection);
2000fd82:	4b07      	ldr	r3, [pc, #28]	@ (2000fda0 <HAL_RCCEx_PeriphCLKConfig+0x640>)
2000fd84:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
2000fd88:	f423 21e0 	bic.w	r1, r3, #458752	@ 0x70000
2000fd8c:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
2000fd90:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
2000fd94:	4a02      	ldr	r2, [pc, #8]	@ (2000fda0 <HAL_RCCEx_PeriphCLKConfig+0x640>)
2000fd96:	430b      	orrs	r3, r1
2000fd98:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
2000fd9c:	e006      	b.n	2000fdac <HAL_RCCEx_PeriphCLKConfig+0x64c>
2000fd9e:	bf00      	nop
2000fda0:	46020c00 	.word	0x46020c00
    }
    else
    {
      /* set overall return value */
      status = ret;
2000fda4:	f897 30db 	ldrb.w	r3, [r7, #219]	@ 0xdb
2000fda8:	f887 30da 	strb.w	r3, [r7, #218]	@ 0xda
    }
  }

  /*-------------------------- RTC clock source configuration ----------------------*/
  if ((pPeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
2000fdac:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
2000fdb0:	e9d3 2300 	ldrd	r2, r3, [r3]
2000fdb4:	f402 2380 	and.w	r3, r2, #262144	@ 0x40000
2000fdb8:	64bb      	str	r3, [r7, #72]	@ 0x48
2000fdba:	2300      	movs	r3, #0
2000fdbc:	64fb      	str	r3, [r7, #76]	@ 0x4c
2000fdbe:	e9d7 1212 	ldrd	r1, r2, [r7, #72]	@ 0x48
2000fdc2:	460b      	mov	r3, r1
2000fdc4:	4313      	orrs	r3, r2
2000fdc6:	f000 80b5 	beq.w	2000ff34 <HAL_RCCEx_PeriphCLKConfig+0x7d4>
  {
    FlagStatus       pwrclkchanged = RESET;
2000fdca:	2300      	movs	r3, #0
2000fdcc:	f887 30d9 	strb.w	r3, [r7, #217]	@ 0xd9
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(pPeriphClkInit->RTCClockSelection));
    /* Enable Power Clock */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
2000fdd0:	4b9d      	ldr	r3, [pc, #628]	@ (20010048 <HAL_RCCEx_PeriphCLKConfig+0x8e8>)
2000fdd2:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
2000fdd6:	f003 0304 	and.w	r3, r3, #4
2000fdda:	2b00      	cmp	r3, #0
2000fddc:	d113      	bne.n	2000fe06 <HAL_RCCEx_PeriphCLKConfig+0x6a6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
2000fdde:	4b9a      	ldr	r3, [pc, #616]	@ (20010048 <HAL_RCCEx_PeriphCLKConfig+0x8e8>)
2000fde0:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
2000fde4:	4a98      	ldr	r2, [pc, #608]	@ (20010048 <HAL_RCCEx_PeriphCLKConfig+0x8e8>)
2000fde6:	f043 0304 	orr.w	r3, r3, #4
2000fdea:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
2000fdee:	4b96      	ldr	r3, [pc, #600]	@ (20010048 <HAL_RCCEx_PeriphCLKConfig+0x8e8>)
2000fdf0:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
2000fdf4:	f003 0304 	and.w	r3, r3, #4
2000fdf8:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
2000fdfc:	f8d7 30d0 	ldr.w	r3, [r7, #208]	@ 0xd0
      pwrclkchanged = SET;
2000fe00:	2301      	movs	r3, #1
2000fe02:	f887 30d9 	strb.w	r3, [r7, #217]	@ 0xd9
    }
    /* Enable write access to Backup domain */
    SET_BIT(PWR->DBPR, PWR_DBPR_DBP);
2000fe06:	4b91      	ldr	r3, [pc, #580]	@ (2001004c <HAL_RCCEx_PeriphCLKConfig+0x8ec>)
2000fe08:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
2000fe0a:	4a90      	ldr	r2, [pc, #576]	@ (2001004c <HAL_RCCEx_PeriphCLKConfig+0x8ec>)
2000fe0c:	f043 0301 	orr.w	r3, r3, #1
2000fe10:	6293      	str	r3, [r2, #40]	@ 0x28

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
2000fe12:	f7f2 fe4d 	bl	20002ab0 <HAL_GetTick>
2000fe16:	f8c7 00d4 	str.w	r0, [r7, #212]	@ 0xd4

    while (HAL_IS_BIT_CLR(PWR->DBPR, PWR_DBPR_DBP))
2000fe1a:	e00b      	b.n	2000fe34 <HAL_RCCEx_PeriphCLKConfig+0x6d4>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
2000fe1c:	f7f2 fe48 	bl	20002ab0 <HAL_GetTick>
2000fe20:	4602      	mov	r2, r0
2000fe22:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
2000fe26:	1ad3      	subs	r3, r2, r3
2000fe28:	2b02      	cmp	r3, #2
2000fe2a:	d903      	bls.n	2000fe34 <HAL_RCCEx_PeriphCLKConfig+0x6d4>
      {
        ret = HAL_TIMEOUT;
2000fe2c:	2303      	movs	r3, #3
2000fe2e:	f887 30db 	strb.w	r3, [r7, #219]	@ 0xdb
        break;
2000fe32:	e005      	b.n	2000fe40 <HAL_RCCEx_PeriphCLKConfig+0x6e0>
    while (HAL_IS_BIT_CLR(PWR->DBPR, PWR_DBPR_DBP))
2000fe34:	4b85      	ldr	r3, [pc, #532]	@ (2001004c <HAL_RCCEx_PeriphCLKConfig+0x8ec>)
2000fe36:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
2000fe38:	f003 0301 	and.w	r3, r3, #1
2000fe3c:	2b00      	cmp	r3, #0
2000fe3e:	d0ed      	beq.n	2000fe1c <HAL_RCCEx_PeriphCLKConfig+0x6bc>
      }
    }

    if (ret == HAL_OK)
2000fe40:	f897 30db 	ldrb.w	r3, [r7, #219]	@ 0xdb
2000fe44:	2b00      	cmp	r3, #0
2000fe46:	d165      	bne.n	2000ff14 <HAL_RCCEx_PeriphCLKConfig+0x7b4>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
2000fe48:	4b7f      	ldr	r3, [pc, #508]	@ (20010048 <HAL_RCCEx_PeriphCLKConfig+0x8e8>)
2000fe4a:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
2000fe4e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
2000fe52:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

      if ((tmpregister != RCC_RTCCLKSOURCE_NO_CLK) && (tmpregister != pPeriphClkInit->RTCClockSelection))
2000fe56:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
2000fe5a:	2b00      	cmp	r3, #0
2000fe5c:	d023      	beq.n	2000fea6 <HAL_RCCEx_PeriphCLKConfig+0x746>
2000fe5e:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
2000fe62:	f8d3 20bc 	ldr.w	r2, [r3, #188]	@ 0xbc
2000fe66:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
2000fe6a:	4293      	cmp	r3, r2
2000fe6c:	d01b      	beq.n	2000fea6 <HAL_RCCEx_PeriphCLKConfig+0x746>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
2000fe6e:	4b76      	ldr	r3, [pc, #472]	@ (20010048 <HAL_RCCEx_PeriphCLKConfig+0x8e8>)
2000fe70:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
2000fe74:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
2000fe78:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
2000fe7c:	4b72      	ldr	r3, [pc, #456]	@ (20010048 <HAL_RCCEx_PeriphCLKConfig+0x8e8>)
2000fe7e:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
2000fe82:	4a71      	ldr	r2, [pc, #452]	@ (20010048 <HAL_RCCEx_PeriphCLKConfig+0x8e8>)
2000fe84:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
2000fe88:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
        __HAL_RCC_BACKUPRESET_RELEASE();
2000fe8c:	4b6e      	ldr	r3, [pc, #440]	@ (20010048 <HAL_RCCEx_PeriphCLKConfig+0x8e8>)
2000fe8e:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
2000fe92:	4a6d      	ldr	r2, [pc, #436]	@ (20010048 <HAL_RCCEx_PeriphCLKConfig+0x8e8>)
2000fe94:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
2000fe98:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
2000fe9c:	4a6a      	ldr	r2, [pc, #424]	@ (20010048 <HAL_RCCEx_PeriphCLKConfig+0x8e8>)
2000fe9e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
2000fea2:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
2000fea6:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
2000feaa:	f003 0301 	and.w	r3, r3, #1
2000feae:	2b00      	cmp	r3, #0
2000feb0:	d019      	beq.n	2000fee6 <HAL_RCCEx_PeriphCLKConfig+0x786>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
2000feb2:	f7f2 fdfd 	bl	20002ab0 <HAL_GetTick>
2000feb6:	f8c7 00d4 	str.w	r0, [r7, #212]	@ 0xd4

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
2000feba:	e00d      	b.n	2000fed8 <HAL_RCCEx_PeriphCLKConfig+0x778>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
2000febc:	f7f2 fdf8 	bl	20002ab0 <HAL_GetTick>
2000fec0:	4602      	mov	r2, r0
2000fec2:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
2000fec6:	1ad2      	subs	r2, r2, r3
2000fec8:	f241 3388 	movw	r3, #5000	@ 0x1388
2000fecc:	429a      	cmp	r2, r3
2000fece:	d903      	bls.n	2000fed8 <HAL_RCCEx_PeriphCLKConfig+0x778>
          {
            ret = HAL_TIMEOUT;
2000fed0:	2303      	movs	r3, #3
2000fed2:	f887 30db 	strb.w	r3, [r7, #219]	@ 0xdb
            break;
2000fed6:	e006      	b.n	2000fee6 <HAL_RCCEx_PeriphCLKConfig+0x786>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
2000fed8:	4b5b      	ldr	r3, [pc, #364]	@ (20010048 <HAL_RCCEx_PeriphCLKConfig+0x8e8>)
2000feda:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
2000fede:	f003 0302 	and.w	r3, r3, #2
2000fee2:	2b00      	cmp	r3, #0
2000fee4:	d0ea      	beq.n	2000febc <HAL_RCCEx_PeriphCLKConfig+0x75c>
          }
        }
      }

      if (ret == HAL_OK)
2000fee6:	f897 30db 	ldrb.w	r3, [r7, #219]	@ 0xdb
2000feea:	2b00      	cmp	r3, #0
2000feec:	d10d      	bne.n	2000ff0a <HAL_RCCEx_PeriphCLKConfig+0x7aa>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(pPeriphClkInit->RTCClockSelection);
2000feee:	4b56      	ldr	r3, [pc, #344]	@ (20010048 <HAL_RCCEx_PeriphCLKConfig+0x8e8>)
2000fef0:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
2000fef4:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
2000fef8:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
2000fefc:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
2000ff00:	4a51      	ldr	r2, [pc, #324]	@ (20010048 <HAL_RCCEx_PeriphCLKConfig+0x8e8>)
2000ff02:	430b      	orrs	r3, r1
2000ff04:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
2000ff08:	e008      	b.n	2000ff1c <HAL_RCCEx_PeriphCLKConfig+0x7bc>
      }
      else
      {
        /* set overall return value */
        status = ret;
2000ff0a:	f897 30db 	ldrb.w	r3, [r7, #219]	@ 0xdb
2000ff0e:	f887 30da 	strb.w	r3, [r7, #218]	@ 0xda
2000ff12:	e003      	b.n	2000ff1c <HAL_RCCEx_PeriphCLKConfig+0x7bc>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
2000ff14:	f897 30db 	ldrb.w	r3, [r7, #219]	@ 0xdb
2000ff18:	f887 30da 	strb.w	r3, [r7, #218]	@ 0xda
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
2000ff1c:	f897 30d9 	ldrb.w	r3, [r7, #217]	@ 0xd9
2000ff20:	2b01      	cmp	r3, #1
2000ff22:	d107      	bne.n	2000ff34 <HAL_RCCEx_PeriphCLKConfig+0x7d4>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
2000ff24:	4b48      	ldr	r3, [pc, #288]	@ (20010048 <HAL_RCCEx_PeriphCLKConfig+0x8e8>)
2000ff26:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
2000ff2a:	4a47      	ldr	r2, [pc, #284]	@ (20010048 <HAL_RCCEx_PeriphCLKConfig+0x8e8>)
2000ff2c:	f023 0304 	bic.w	r3, r3, #4
2000ff30:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
    }
  }

  /*-------------------------------------- ICLK Configuration -----------------------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ICLK) == RCC_PERIPHCLK_ICLK)
2000ff34:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
2000ff38:	e9d3 2300 	ldrd	r2, r3, [r3]
2000ff3c:	f402 1380 	and.w	r3, r2, #1048576	@ 0x100000
2000ff40:	643b      	str	r3, [r7, #64]	@ 0x40
2000ff42:	2300      	movs	r3, #0
2000ff44:	647b      	str	r3, [r7, #68]	@ 0x44
2000ff46:	e9d7 1210 	ldrd	r1, r2, [r7, #64]	@ 0x40
2000ff4a:	460b      	mov	r3, r1
2000ff4c:	4313      	orrs	r3, r2
2000ff4e:	d042      	beq.n	2000ffd6 <HAL_RCCEx_PeriphCLKConfig+0x876>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ICLKCLKSOURCE(pPeriphClkInit->IclkClockSelection));

    switch (pPeriphClkInit->IclkClockSelection)
2000ff50:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
2000ff54:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
2000ff58:	f1b3 6f40 	cmp.w	r3, #201326592	@ 0xc000000
2000ff5c:	d022      	beq.n	2000ffa4 <HAL_RCCEx_PeriphCLKConfig+0x844>
2000ff5e:	f1b3 6f40 	cmp.w	r3, #201326592	@ 0xc000000
2000ff62:	d81b      	bhi.n	2000ff9c <HAL_RCCEx_PeriphCLKConfig+0x83c>
2000ff64:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
2000ff68:	d011      	beq.n	2000ff8e <HAL_RCCEx_PeriphCLKConfig+0x82e>
2000ff6a:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
2000ff6e:	d815      	bhi.n	2000ff9c <HAL_RCCEx_PeriphCLKConfig+0x83c>
2000ff70:	2b00      	cmp	r3, #0
2000ff72:	d019      	beq.n	2000ffa8 <HAL_RCCEx_PeriphCLKConfig+0x848>
2000ff74:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
2000ff78:	d110      	bne.n	2000ff9c <HAL_RCCEx_PeriphCLKConfig+0x83c>
    {
      case RCC_ICLK_CLKSOURCE_PLL2:
        /* PLL2 input clock, parameters M, N,P,Q & R configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
2000ff7a:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
2000ff7e:	3308      	adds	r3, #8
2000ff80:	4618      	mov	r0, r3
2000ff82:	f002 feab 	bl	20012cdc <RCCEx_PLL2_Config>
2000ff86:	4603      	mov	r3, r0
2000ff88:	f887 30db 	strb.w	r3, [r7, #219]	@ 0xdb
        break;
2000ff8c:	e00d      	b.n	2000ffaa <HAL_RCCEx_PeriphCLKConfig+0x84a>
      case RCC_ICLK_CLKSOURCE_PLL1:
        /* Enable ICLK Clock output generated from System PLL  */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
2000ff8e:	4b2e      	ldr	r3, [pc, #184]	@ (20010048 <HAL_RCCEx_PeriphCLKConfig+0x8e8>)
2000ff90:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
2000ff92:	4a2d      	ldr	r2, [pc, #180]	@ (20010048 <HAL_RCCEx_PeriphCLKConfig+0x8e8>)
2000ff94:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
2000ff98:	6293      	str	r3, [r2, #40]	@ 0x28
        break;
2000ff9a:	e006      	b.n	2000ffaa <HAL_RCCEx_PeriphCLKConfig+0x84a>
      case RCC_ICLK_CLKSOURCE_HSI48:
        break;
      case RCC_ICLK_CLKSOURCE_MSIK:
        break;
      default:
        ret = HAL_ERROR;
2000ff9c:	2301      	movs	r3, #1
2000ff9e:	f887 30db 	strb.w	r3, [r7, #219]	@ 0xdb
        break;
2000ffa2:	e002      	b.n	2000ffaa <HAL_RCCEx_PeriphCLKConfig+0x84a>
        break;
2000ffa4:	bf00      	nop
2000ffa6:	e000      	b.n	2000ffaa <HAL_RCCEx_PeriphCLKConfig+0x84a>
        break;
2000ffa8:	bf00      	nop
    }
    if (ret == HAL_OK)
2000ffaa:	f897 30db 	ldrb.w	r3, [r7, #219]	@ 0xdb
2000ffae:	2b00      	cmp	r3, #0
2000ffb0:	d10d      	bne.n	2000ffce <HAL_RCCEx_PeriphCLKConfig+0x86e>
    {
      /* Configure the CLK48 source */
      __HAL_RCC_CLK48_CONFIG(pPeriphClkInit->IclkClockSelection);
2000ffb2:	4b25      	ldr	r3, [pc, #148]	@ (20010048 <HAL_RCCEx_PeriphCLKConfig+0x8e8>)
2000ffb4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
2000ffb8:	f023 6140 	bic.w	r1, r3, #201326592	@ 0xc000000
2000ffbc:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
2000ffc0:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
2000ffc4:	4a20      	ldr	r2, [pc, #128]	@ (20010048 <HAL_RCCEx_PeriphCLKConfig+0x8e8>)
2000ffc6:	430b      	orrs	r3, r1
2000ffc8:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
2000ffcc:	e003      	b.n	2000ffd6 <HAL_RCCEx_PeriphCLKConfig+0x876>
    }
    else
    {
      /* set overall return value */
      status = ret;
2000ffce:	f897 30db 	ldrb.w	r3, [r7, #219]	@ 0xdb
2000ffd2:	f887 30da 	strb.w	r3, [r7, #218]	@ 0xda
    }
  }

  /*------------------------------ RNG Configuration -------------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
2000ffd6:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
2000ffda:	e9d3 2300 	ldrd	r2, r3, [r3]
2000ffde:	f402 2300 	and.w	r3, r2, #524288	@ 0x80000
2000ffe2:	63bb      	str	r3, [r7, #56]	@ 0x38
2000ffe4:	2300      	movs	r3, #0
2000ffe6:	63fb      	str	r3, [r7, #60]	@ 0x3c
2000ffe8:	e9d7 120e 	ldrd	r1, r2, [r7, #56]	@ 0x38
2000ffec:	460b      	mov	r3, r1
2000ffee:	4313      	orrs	r3, r2
2000fff0:	d032      	beq.n	20010058 <HAL_RCCEx_PeriphCLKConfig+0x8f8>
  {

    /* Check the parameters */
    assert_param(IS_RCC_RNGCLKSOURCE(pPeriphClkInit->RngClockSelection));

    switch (pPeriphClkInit->RngClockSelection)
2000fff2:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
2000fff6:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
2000fffa:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
2000fffe:	d00b      	beq.n	20010018 <HAL_RCCEx_PeriphCLKConfig+0x8b8>
20010000:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
20010004:	d804      	bhi.n	20010010 <HAL_RCCEx_PeriphCLKConfig+0x8b0>
20010006:	2b00      	cmp	r3, #0
20010008:	d008      	beq.n	2001001c <HAL_RCCEx_PeriphCLKConfig+0x8bc>
2001000a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
2001000e:	d007      	beq.n	20010020 <HAL_RCCEx_PeriphCLKConfig+0x8c0>
      case RCC_RNGCLKSOURCE_HSI48:
        /* HSI48 oscillator is used as source of RNG clock */
        /* RNG clock source configuration done later after clock selection check */
        break;
      default:
        ret = HAL_ERROR;
20010010:	2301      	movs	r3, #1
20010012:	f887 30db 	strb.w	r3, [r7, #219]	@ 0xdb
        break;
20010016:	e004      	b.n	20010022 <HAL_RCCEx_PeriphCLKConfig+0x8c2>
        break;
20010018:	bf00      	nop
2001001a:	e002      	b.n	20010022 <HAL_RCCEx_PeriphCLKConfig+0x8c2>
        break;
2001001c:	bf00      	nop
2001001e:	e000      	b.n	20010022 <HAL_RCCEx_PeriphCLKConfig+0x8c2>
        break;
20010020:	bf00      	nop
    }
    if (ret == HAL_OK)
20010022:	f897 30db 	ldrb.w	r3, [r7, #219]	@ 0xdb
20010026:	2b00      	cmp	r3, #0
20010028:	d112      	bne.n	20010050 <HAL_RCCEx_PeriphCLKConfig+0x8f0>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(pPeriphClkInit->RngClockSelection);
2001002a:	4b07      	ldr	r3, [pc, #28]	@ (20010048 <HAL_RCCEx_PeriphCLKConfig+0x8e8>)
2001002c:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
20010030:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
20010034:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
20010038:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
2001003c:	4a02      	ldr	r2, [pc, #8]	@ (20010048 <HAL_RCCEx_PeriphCLKConfig+0x8e8>)
2001003e:	430b      	orrs	r3, r1
20010040:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
20010044:	e008      	b.n	20010058 <HAL_RCCEx_PeriphCLKConfig+0x8f8>
20010046:	bf00      	nop
20010048:	46020c00 	.word	0x46020c00
2001004c:	46020800 	.word	0x46020800
    }
    else
    {
      /* set overall return value */
      status = ret;
20010050:	f897 30db 	ldrb.w	r3, [r7, #219]	@ 0xdb
20010054:	f887 30da 	strb.w	r3, [r7, #218]	@ 0xda
    __HAL_RCC_SAES_CONFIG(pPeriphClkInit->SaesClockSelection);
  }
#endif /* SAES */

  /*-------------------------- SDMMC1/2 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == (RCC_PERIPHCLK_SDMMC))
20010058:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
2001005c:	e9d3 2300 	ldrd	r2, r3, [r3]
20010060:	f402 1300 	and.w	r3, r2, #2097152	@ 0x200000
20010064:	633b      	str	r3, [r7, #48]	@ 0x30
20010066:	2300      	movs	r3, #0
20010068:	637b      	str	r3, [r7, #52]	@ 0x34
2001006a:	e9d7 120c 	ldrd	r1, r2, [r7, #48]	@ 0x30
2001006e:	460b      	mov	r3, r1
20010070:	4313      	orrs	r3, r2
20010072:	d019      	beq.n	200100a8 <HAL_RCCEx_PeriphCLKConfig+0x948>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMCCLKSOURCE(pPeriphClkInit->SdmmcClockSelection));

    if (pPeriphClkInit->SdmmcClockSelection == RCC_SDMMCCLKSOURCE_PLL1)
20010074:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
20010078:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
2001007c:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
20010080:	d105      	bne.n	2001008e <HAL_RCCEx_PeriphCLKConfig+0x92e>
    {
      /* Enable PLL1 P CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
20010082:	4b88      	ldr	r3, [pc, #544]	@ (200102a4 <HAL_RCCEx_PeriphCLKConfig+0xb44>)
20010084:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
20010086:	4a87      	ldr	r2, [pc, #540]	@ (200102a4 <HAL_RCCEx_PeriphCLKConfig+0xb44>)
20010088:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
2001008c:	6293      	str	r3, [r2, #40]	@ 0x28
    }

    /* Configure the SDMMC1/2 clock source */
    __HAL_RCC_SDMMC_CONFIG(pPeriphClkInit->SdmmcClockSelection);
2001008e:	4b85      	ldr	r3, [pc, #532]	@ (200102a4 <HAL_RCCEx_PeriphCLKConfig+0xb44>)
20010090:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
20010094:	f423 4180 	bic.w	r1, r3, #16384	@ 0x4000
20010098:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
2001009c:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
200100a0:	4a80      	ldr	r2, [pc, #512]	@ (200102a4 <HAL_RCCEx_PeriphCLKConfig+0xb44>)
200100a2:	430b      	orrs	r3, r1
200100a4:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
  }

  /*-------------------------- SPI1 clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI1) == RCC_PERIPHCLK_SPI1)
200100a8:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
200100ac:	e9d3 2300 	ldrd	r2, r3, [r3]
200100b0:	f402 0300 	and.w	r3, r2, #8388608	@ 0x800000
200100b4:	62bb      	str	r3, [r7, #40]	@ 0x28
200100b6:	2300      	movs	r3, #0
200100b8:	62fb      	str	r3, [r7, #44]	@ 0x2c
200100ba:	e9d7 120a 	ldrd	r1, r2, [r7, #40]	@ 0x28
200100be:	460b      	mov	r3, r1
200100c0:	4313      	orrs	r3, r2
200100c2:	d00c      	beq.n	200100de <HAL_RCCEx_PeriphCLKConfig+0x97e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SPI1CLKSOURCE(pPeriphClkInit->Spi1ClockSelection));

    /* Configure the SPI1 clock source */
    __HAL_RCC_SPI1_CONFIG(pPeriphClkInit->Spi1ClockSelection);
200100c4:	4b77      	ldr	r3, [pc, #476]	@ (200102a4 <HAL_RCCEx_PeriphCLKConfig+0xb44>)
200100c6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
200100ca:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
200100ce:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
200100d2:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
200100d6:	4973      	ldr	r1, [pc, #460]	@ (200102a4 <HAL_RCCEx_PeriphCLKConfig+0xb44>)
200100d8:	4313      	orrs	r3, r2
200100da:	f8c1 30e0 	str.w	r3, [r1, #224]	@ 0xe0
  }

  /*-------------------------- SPI2 clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI2) == RCC_PERIPHCLK_SPI2)
200100de:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
200100e2:	e9d3 2300 	ldrd	r2, r3, [r3]
200100e6:	f002 7380 	and.w	r3, r2, #16777216	@ 0x1000000
200100ea:	623b      	str	r3, [r7, #32]
200100ec:	2300      	movs	r3, #0
200100ee:	627b      	str	r3, [r7, #36]	@ 0x24
200100f0:	e9d7 1208 	ldrd	r1, r2, [r7, #32]
200100f4:	460b      	mov	r3, r1
200100f6:	4313      	orrs	r3, r2
200100f8:	d00c      	beq.n	20010114 <HAL_RCCEx_PeriphCLKConfig+0x9b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SPI2CLKSOURCE(pPeriphClkInit->Spi2ClockSelection));

    /* Configure the SPI2 clock source */
    __HAL_RCC_SPI2_CONFIG(pPeriphClkInit->Spi2ClockSelection);
200100fa:	4b6a      	ldr	r3, [pc, #424]	@ (200102a4 <HAL_RCCEx_PeriphCLKConfig+0xb44>)
200100fc:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
20010100:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
20010104:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
20010108:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
2001010c:	4965      	ldr	r1, [pc, #404]	@ (200102a4 <HAL_RCCEx_PeriphCLKConfig+0xb44>)
2001010e:	4313      	orrs	r3, r2
20010110:	f8c1 30e0 	str.w	r3, [r1, #224]	@ 0xe0
  }

  /*-------------------------- SPI3 clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI3) == RCC_PERIPHCLK_SPI3)
20010114:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
20010118:	e9d3 2300 	ldrd	r2, r3, [r3]
2001011c:	f002 7300 	and.w	r3, r2, #33554432	@ 0x2000000
20010120:	61bb      	str	r3, [r7, #24]
20010122:	2300      	movs	r3, #0
20010124:	61fb      	str	r3, [r7, #28]
20010126:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
2001012a:	460b      	mov	r3, r1
2001012c:	4313      	orrs	r3, r2
2001012e:	d00c      	beq.n	2001014a <HAL_RCCEx_PeriphCLKConfig+0x9ea>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SPI3CLKSOURCE(pPeriphClkInit->Spi3ClockSelection));

    /* Configure the SPI3 clock source */
    __HAL_RCC_SPI3_CONFIG(pPeriphClkInit->Spi3ClockSelection);
20010130:	4b5c      	ldr	r3, [pc, #368]	@ (200102a4 <HAL_RCCEx_PeriphCLKConfig+0xb44>)
20010132:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
20010136:	f023 0218 	bic.w	r2, r3, #24
2001013a:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
2001013e:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
20010142:	4958      	ldr	r1, [pc, #352]	@ (200102a4 <HAL_RCCEx_PeriphCLKConfig+0xb44>)
20010144:	4313      	orrs	r3, r2
20010146:	f8c1 30e8 	str.w	r3, [r1, #232]	@ 0xe8
  }

  /*-------------------------- OctoSPIx clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_OSPI) == RCC_PERIPHCLK_OSPI)
2001014a:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
2001014e:	e9d3 2300 	ldrd	r2, r3, [r3]
20010152:	f002 6380 	and.w	r3, r2, #67108864	@ 0x4000000
20010156:	613b      	str	r3, [r7, #16]
20010158:	2300      	movs	r3, #0
2001015a:	617b      	str	r3, [r7, #20]
2001015c:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
20010160:	460b      	mov	r3, r1
20010162:	4313      	orrs	r3, r2
20010164:	d032      	beq.n	200101cc <HAL_RCCEx_PeriphCLKConfig+0xa6c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_OSPICLKSOURCE(pPeriphClkInit->OspiClockSelection));

    if (pPeriphClkInit->OspiClockSelection == RCC_OSPICLKSOURCE_PLL1)
20010166:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
2001016a:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
2001016e:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
20010172:	d105      	bne.n	20010180 <HAL_RCCEx_PeriphCLKConfig+0xa20>
    {
      /* Enable PLL1 Q CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
20010174:	4b4b      	ldr	r3, [pc, #300]	@ (200102a4 <HAL_RCCEx_PeriphCLKConfig+0xb44>)
20010176:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
20010178:	4a4a      	ldr	r2, [pc, #296]	@ (200102a4 <HAL_RCCEx_PeriphCLKConfig+0xb44>)
2001017a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
2001017e:	6293      	str	r3, [r2, #40]	@ 0x28
    }
    if (pPeriphClkInit->OspiClockSelection == RCC_OSPICLKSOURCE_PLL2)
20010180:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
20010184:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
20010188:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
2001018c:	d108      	bne.n	200101a0 <HAL_RCCEx_PeriphCLKConfig+0xa40>
    {
      /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
      ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
2001018e:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
20010192:	3308      	adds	r3, #8
20010194:	4618      	mov	r0, r3
20010196:	f002 fda1 	bl	20012cdc <RCCEx_PLL2_Config>
2001019a:	4603      	mov	r3, r0
2001019c:	f887 30db 	strb.w	r3, [r7, #219]	@ 0xdb
    }
    if (ret == HAL_OK)
200101a0:	f897 30db 	ldrb.w	r3, [r7, #219]	@ 0xdb
200101a4:	2b00      	cmp	r3, #0
200101a6:	d10d      	bne.n	200101c4 <HAL_RCCEx_PeriphCLKConfig+0xa64>
    {
      /* Configure the OctoSPI clock source */
      __HAL_RCC_OSPI_CONFIG(pPeriphClkInit->OspiClockSelection);
200101a8:	4b3e      	ldr	r3, [pc, #248]	@ (200102a4 <HAL_RCCEx_PeriphCLKConfig+0xb44>)
200101aa:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
200101ae:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
200101b2:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
200101b6:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
200101ba:	493a      	ldr	r1, [pc, #232]	@ (200102a4 <HAL_RCCEx_PeriphCLKConfig+0xb44>)
200101bc:	4313      	orrs	r3, r2
200101be:	f8c1 30e4 	str.w	r3, [r1, #228]	@ 0xe4
200101c2:	e003      	b.n	200101cc <HAL_RCCEx_PeriphCLKConfig+0xa6c>
    }
    else
    {
      /* set overall return value */
      status = ret;
200101c4:	f897 30db 	ldrb.w	r3, [r7, #219]	@ 0xdb
200101c8:	f887 30da 	strb.w	r3, [r7, #218]	@ 0xda
    }
  }
#endif /* defined(HSPI1) */

  /*-------------------------- FDCAN1 kernel clock source configuration -------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN1) == (RCC_PERIPHCLK_FDCAN1))
200101cc:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
200101d0:	e9d3 2300 	ldrd	r2, r3, [r3]
200101d4:	f002 6300 	and.w	r3, r2, #134217728	@ 0x8000000
200101d8:	60bb      	str	r3, [r7, #8]
200101da:	2300      	movs	r3, #0
200101dc:	60fb      	str	r3, [r7, #12]
200101de:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
200101e2:	460b      	mov	r3, r1
200101e4:	4313      	orrs	r3, r2
200101e6:	d03a      	beq.n	2001025e <HAL_RCCEx_PeriphCLKConfig+0xafe>
  {
    assert_param(IS_RCC_FDCAN1CLK(pPeriphClkInit->Fdcan1ClockSelection));

    switch (pPeriphClkInit->Fdcan1ClockSelection)
200101e8:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
200101ec:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
200101f0:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
200101f4:	d00e      	beq.n	20010214 <HAL_RCCEx_PeriphCLKConfig+0xab4>
200101f6:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
200101fa:	d815      	bhi.n	20010228 <HAL_RCCEx_PeriphCLKConfig+0xac8>
200101fc:	2b00      	cmp	r3, #0
200101fe:	d017      	beq.n	20010230 <HAL_RCCEx_PeriphCLKConfig+0xad0>
20010200:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
20010204:	d110      	bne.n	20010228 <HAL_RCCEx_PeriphCLKConfig+0xac8>
      case RCC_FDCAN1CLKSOURCE_HSE:      /* HSE is used as source of FDCAN1 kernel clock*/
        /* FDCAN1 kernel clock source config set later after clock selection check */
        break;
      case RCC_FDCAN1CLKSOURCE_PLL1:      /* PLL1 is used as clock source for FDCAN1 kernel clock*/
        /* Enable 48M2 Clock output generated from System PLL  */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
20010206:	4b27      	ldr	r3, [pc, #156]	@ (200102a4 <HAL_RCCEx_PeriphCLKConfig+0xb44>)
20010208:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
2001020a:	4a26      	ldr	r2, [pc, #152]	@ (200102a4 <HAL_RCCEx_PeriphCLKConfig+0xb44>)
2001020c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
20010210:	6293      	str	r3, [r2, #40]	@ 0x28
        /* FDCAN1 kernel clock source config set later after clock selection check */
        break;
20010212:	e00e      	b.n	20010232 <HAL_RCCEx_PeriphCLKConfig+0xad2>
      case RCC_FDCAN1CLKSOURCE_PLL2:  /* PLL2 is used as clock source for FDCAN1 kernel clock*/
        /* PLL2 input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
20010214:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
20010218:	3308      	adds	r3, #8
2001021a:	4618      	mov	r0, r3
2001021c:	f002 fd5e 	bl	20012cdc <RCCEx_PLL2_Config>
20010220:	4603      	mov	r3, r0
20010222:	f887 30db 	strb.w	r3, [r7, #219]	@ 0xdb
        /* FDCAN1 kernel clock source config set later after clock selection check */
        break;
20010226:	e004      	b.n	20010232 <HAL_RCCEx_PeriphCLKConfig+0xad2>
      default:
        ret = HAL_ERROR;
20010228:	2301      	movs	r3, #1
2001022a:	f887 30db 	strb.w	r3, [r7, #219]	@ 0xdb
        break;
2001022e:	e000      	b.n	20010232 <HAL_RCCEx_PeriphCLKConfig+0xad2>
        break;
20010230:	bf00      	nop
    }
    if (ret == HAL_OK)
20010232:	f897 30db 	ldrb.w	r3, [r7, #219]	@ 0xdb
20010236:	2b00      	cmp	r3, #0
20010238:	d10d      	bne.n	20010256 <HAL_RCCEx_PeriphCLKConfig+0xaf6>
    {
      /* Set the source of FDCAN1 kernel clock*/
      __HAL_RCC_FDCAN1_CONFIG(pPeriphClkInit->Fdcan1ClockSelection);
2001023a:	4b1a      	ldr	r3, [pc, #104]	@ (200102a4 <HAL_RCCEx_PeriphCLKConfig+0xb44>)
2001023c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
20010240:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
20010244:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
20010248:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
2001024c:	4915      	ldr	r1, [pc, #84]	@ (200102a4 <HAL_RCCEx_PeriphCLKConfig+0xb44>)
2001024e:	4313      	orrs	r3, r2
20010250:	f8c1 30e0 	str.w	r3, [r1, #224]	@ 0xe0
20010254:	e003      	b.n	2001025e <HAL_RCCEx_PeriphCLKConfig+0xafe>
    }
    else
    {
      /* set overall return value */
      status = ret;
20010256:	f897 30db 	ldrb.w	r3, [r7, #219]	@ 0xdb
2001025a:	f887 30da 	strb.w	r3, [r7, #218]	@ 0xda
    }
  }

  /*-------------------------- DAC1 clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DAC1) == RCC_PERIPHCLK_DAC1)
2001025e:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
20010262:	e9d3 2300 	ldrd	r2, r3, [r3]
20010266:	f002 5380 	and.w	r3, r2, #268435456	@ 0x10000000
2001026a:	603b      	str	r3, [r7, #0]
2001026c:	2300      	movs	r3, #0
2001026e:	607b      	str	r3, [r7, #4]
20010270:	e9d7 1200 	ldrd	r1, r2, [r7]
20010274:	460b      	mov	r3, r1
20010276:	4313      	orrs	r3, r2
20010278:	d00c      	beq.n	20010294 <HAL_RCCEx_PeriphCLKConfig+0xb34>

    /* Check the parameters */
    assert_param(IS_RCC_DAC1CLKSOURCE(pPeriphClkInit->Dac1ClockSelection));

    /* Configure the DAC1 clock source */
    __HAL_RCC_DAC1_CONFIG(pPeriphClkInit->Dac1ClockSelection);
2001027a:	4b0a      	ldr	r3, [pc, #40]	@ (200102a4 <HAL_RCCEx_PeriphCLKConfig+0xb44>)
2001027c:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
20010280:	f423 4200 	bic.w	r2, r3, #32768	@ 0x8000
20010284:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
20010288:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
2001028c:	4905      	ldr	r1, [pc, #20]	@ (200102a4 <HAL_RCCEx_PeriphCLKConfig+0xb44>)
2001028e:	4313      	orrs	r3, r2
20010290:	f8c1 30e8 	str.w	r3, [r1, #232]	@ 0xe8
    }
  }

#endif /* defined(USB_OTG_HS) */

  return status;
20010294:	f897 30da 	ldrb.w	r3, [r7, #218]	@ 0xda
}
20010298:	4618      	mov	r0, r3
2001029a:	37e0      	adds	r7, #224	@ 0xe0
2001029c:	46bd      	mov	sp, r7
2001029e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
200102a2:	bf00      	nop
200102a4:	46020c00 	.word	0x46020c00

200102a8 <HAL_RCCEx_GetPeriphCLKConfig>:
  *         clocks(USART1, USART2, USART3, UART4, UART5, LPUART, I2C1, I2C2, I2C3, LPTIM1, LPTIM2, SAI1, SAI2,
  *         ADC1, ADC2, MDF1, MDF2, RTC, CLK48, SDMMC1, I2C4, SPI12, SPI3, OSPI, FDCAN1, DAC1).
  * @retval None
  */
void HAL_RCCEx_GetPeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *pPeriphClkInit)
{
200102a8:	b480      	push	{r7}
200102aa:	b083      	sub	sp, #12
200102ac:	af00      	add	r7, sp, #0
200102ae:	6078      	str	r0, [r7, #4]
                                         RCC_PERIPHCLK_ICLK | RCC_PERIPHCLK_SDMMC | RCC_PERIPHCLK_RNG | \
                                         RCC_PERIPHCLK_I2C4 | RCC_PERIPHCLK_SPI1 | RCC_PERIPHCLK_SPI2 | \
                                         RCC_PERIPHCLK_SPI3 | RCC_PERIPHCLK_OSPI | RCC_PERIPHCLK_FDCAN1 | \
                                         RCC_PERIPHCLK_DAC1 | RCC_PERIPHCLK_HSPI | RCC_PERIPHCLK_USBPHY;
#elif (defined(STM32U585xx) || defined(STM32U575xx))
  pPeriphClkInit->PeriphClockSelection = RCC_PERIPHCLK_USART1 | RCC_PERIPHCLK_USART2 | RCC_PERIPHCLK_USART3 | \
200102b0:	6879      	ldr	r1, [r7, #4]
200102b2:	4aaa      	ldr	r2, [pc, #680]	@ (2001055c <HAL_RCCEx_GetPeriphCLKConfig+0x2b4>)
200102b4:	f04f 0300 	mov.w	r3, #0
200102b8:	e9c1 2300 	strd	r2, r3, [r1]
#if defined(SAES)
  pPeriphClkInit->PeriphClockSelection |=  RCC_PERIPHCLK_SAES;
#endif /* SAES */

  /* Get the PLL2 Clock configuration -----------------------------------------------*/
  pPeriphClkInit->PLL2.PLL2Source = (uint32_t)((RCC->PLL2CFGR & RCC_PLL2CFGR_PLL2SRC) >> RCC_PLL2CFGR_PLL2SRC_Pos);
200102bc:	4ba8      	ldr	r3, [pc, #672]	@ (20010560 <HAL_RCCEx_GetPeriphCLKConfig+0x2b8>)
200102be:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
200102c0:	f003 0203 	and.w	r2, r3, #3
200102c4:	687b      	ldr	r3, [r7, #4]
200102c6:	609a      	str	r2, [r3, #8]
  pPeriphClkInit->PLL2.PLL2M = (uint32_t)((RCC->PLL2CFGR & RCC_PLL2CFGR_PLL2M) >> RCC_PLL2CFGR_PLL2M_Pos) + 1U;
200102c8:	4ba5      	ldr	r3, [pc, #660]	@ (20010560 <HAL_RCCEx_GetPeriphCLKConfig+0x2b8>)
200102ca:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
200102cc:	0a1b      	lsrs	r3, r3, #8
200102ce:	f003 030f 	and.w	r3, r3, #15
200102d2:	1c5a      	adds	r2, r3, #1
200102d4:	687b      	ldr	r3, [r7, #4]
200102d6:	60da      	str	r2, [r3, #12]
  pPeriphClkInit->PLL2.PLL2N = (uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_PLL2N) >> RCC_PLL2DIVR_PLL2N_Pos) + 1U;
200102d8:	4ba1      	ldr	r3, [pc, #644]	@ (20010560 <HAL_RCCEx_GetPeriphCLKConfig+0x2b8>)
200102da:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
200102dc:	f3c3 0308 	ubfx	r3, r3, #0, #9
200102e0:	1c5a      	adds	r2, r3, #1
200102e2:	687b      	ldr	r3, [r7, #4]
200102e4:	611a      	str	r2, [r3, #16]
  pPeriphClkInit->PLL2.PLL2P = (uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_PLL2P) >> RCC_PLL2DIVR_PLL2P_Pos) + 1U;
200102e6:	4b9e      	ldr	r3, [pc, #632]	@ (20010560 <HAL_RCCEx_GetPeriphCLKConfig+0x2b8>)
200102e8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
200102ea:	0a5b      	lsrs	r3, r3, #9
200102ec:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
200102f0:	1c5a      	adds	r2, r3, #1
200102f2:	687b      	ldr	r3, [r7, #4]
200102f4:	615a      	str	r2, [r3, #20]
  pPeriphClkInit->PLL2.PLL2Q = (uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_PLL2Q) >> RCC_PLL2DIVR_PLL2Q_Pos) + 1U;
200102f6:	4b9a      	ldr	r3, [pc, #616]	@ (20010560 <HAL_RCCEx_GetPeriphCLKConfig+0x2b8>)
200102f8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
200102fa:	0c1b      	lsrs	r3, r3, #16
200102fc:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
20010300:	1c5a      	adds	r2, r3, #1
20010302:	687b      	ldr	r3, [r7, #4]
20010304:	619a      	str	r2, [r3, #24]
  pPeriphClkInit->PLL2.PLL2R = (uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_PLL2R) >> RCC_PLL2DIVR_PLL2R_Pos) + 1U;
20010306:	4b96      	ldr	r3, [pc, #600]	@ (20010560 <HAL_RCCEx_GetPeriphCLKConfig+0x2b8>)
20010308:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
2001030a:	0e1b      	lsrs	r3, r3, #24
2001030c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
20010310:	1c5a      	adds	r2, r3, #1
20010312:	687b      	ldr	r3, [r7, #4]
20010314:	61da      	str	r2, [r3, #28]
  pPeriphClkInit->PLL2.PLL2RGE = (uint32_t)((RCC->PLL2CFGR & RCC_PLL2CFGR_PLL2RGE) >> RCC_PLL2CFGR_PLL2RGE_Pos);
20010316:	4b92      	ldr	r3, [pc, #584]	@ (20010560 <HAL_RCCEx_GetPeriphCLKConfig+0x2b8>)
20010318:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
2001031a:	089b      	lsrs	r3, r3, #2
2001031c:	f003 0203 	and.w	r2, r3, #3
20010320:	687b      	ldr	r3, [r7, #4]
20010322:	621a      	str	r2, [r3, #32]
  pPeriphClkInit->PLL2.PLL2FRACN = (uint32_t)((RCC->PLL2FRACR & RCC_PLL2FRACR_PLL2FRACN) >> \
20010324:	4b8e      	ldr	r3, [pc, #568]	@ (20010560 <HAL_RCCEx_GetPeriphCLKConfig+0x2b8>)
20010326:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
20010328:	08db      	lsrs	r3, r3, #3
2001032a:	f3c3 020c 	ubfx	r2, r3, #0, #13
2001032e:	687b      	ldr	r3, [r7, #4]
20010330:	625a      	str	r2, [r3, #36]	@ 0x24
                                              RCC_PLL2FRACR_PLL2FRACN_Pos);

  /* Get the PLL3 Clock configuration -----------------------------------------------*/
  pPeriphClkInit->PLL3.PLL3Source = (uint32_t)((RCC->PLL3CFGR & RCC_PLL3CFGR_PLL3SRC) >> RCC_PLL3CFGR_PLL3SRC_Pos);
20010332:	4b8b      	ldr	r3, [pc, #556]	@ (20010560 <HAL_RCCEx_GetPeriphCLKConfig+0x2b8>)
20010334:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
20010336:	f003 0203 	and.w	r2, r3, #3
2001033a:	687b      	ldr	r3, [r7, #4]
2001033c:	62da      	str	r2, [r3, #44]	@ 0x2c
  pPeriphClkInit->PLL3.PLL3M = (uint32_t)((RCC->PLL3CFGR & RCC_PLL3CFGR_PLL3M) >> RCC_PLL3CFGR_PLL3M_Pos) + 1U;
2001033e:	4b88      	ldr	r3, [pc, #544]	@ (20010560 <HAL_RCCEx_GetPeriphCLKConfig+0x2b8>)
20010340:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
20010342:	0a1b      	lsrs	r3, r3, #8
20010344:	f003 030f 	and.w	r3, r3, #15
20010348:	1c5a      	adds	r2, r3, #1
2001034a:	687b      	ldr	r3, [r7, #4]
2001034c:	631a      	str	r2, [r3, #48]	@ 0x30
  pPeriphClkInit->PLL3.PLL3N = (uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_PLL3N) >> RCC_PLL3DIVR_PLL3N_Pos) + 1U;
2001034e:	4b84      	ldr	r3, [pc, #528]	@ (20010560 <HAL_RCCEx_GetPeriphCLKConfig+0x2b8>)
20010350:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
20010352:	f3c3 0308 	ubfx	r3, r3, #0, #9
20010356:	1c5a      	adds	r2, r3, #1
20010358:	687b      	ldr	r3, [r7, #4]
2001035a:	635a      	str	r2, [r3, #52]	@ 0x34
  pPeriphClkInit->PLL3.PLL3P = (uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_PLL3P) >> RCC_PLL3DIVR_PLL3P_Pos) + 1U;
2001035c:	4b80      	ldr	r3, [pc, #512]	@ (20010560 <HAL_RCCEx_GetPeriphCLKConfig+0x2b8>)
2001035e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
20010360:	0a5b      	lsrs	r3, r3, #9
20010362:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
20010366:	1c5a      	adds	r2, r3, #1
20010368:	687b      	ldr	r3, [r7, #4]
2001036a:	639a      	str	r2, [r3, #56]	@ 0x38
  pPeriphClkInit->PLL3.PLL3Q = (uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_PLL3Q) >> RCC_PLL3DIVR_PLL3Q_Pos) + 1U;
2001036c:	4b7c      	ldr	r3, [pc, #496]	@ (20010560 <HAL_RCCEx_GetPeriphCLKConfig+0x2b8>)
2001036e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
20010370:	0c1b      	lsrs	r3, r3, #16
20010372:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
20010376:	1c5a      	adds	r2, r3, #1
20010378:	687b      	ldr	r3, [r7, #4]
2001037a:	63da      	str	r2, [r3, #60]	@ 0x3c
  pPeriphClkInit->PLL3.PLL3R = (uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_PLL3R) >> RCC_PLL3DIVR_PLL3R_Pos) + 1U;
2001037c:	4b78      	ldr	r3, [pc, #480]	@ (20010560 <HAL_RCCEx_GetPeriphCLKConfig+0x2b8>)
2001037e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
20010380:	0e1b      	lsrs	r3, r3, #24
20010382:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
20010386:	1c5a      	adds	r2, r3, #1
20010388:	687b      	ldr	r3, [r7, #4]
2001038a:	641a      	str	r2, [r3, #64]	@ 0x40
  pPeriphClkInit->PLL3.PLL3RGE = (uint32_t)((RCC->PLL3CFGR & RCC_PLL3CFGR_PLL3RGE) >> RCC_PLL3CFGR_PLL3RGE_Pos);
2001038c:	4b74      	ldr	r3, [pc, #464]	@ (20010560 <HAL_RCCEx_GetPeriphCLKConfig+0x2b8>)
2001038e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
20010390:	089b      	lsrs	r3, r3, #2
20010392:	f003 0203 	and.w	r2, r3, #3
20010396:	687b      	ldr	r3, [r7, #4]
20010398:	645a      	str	r2, [r3, #68]	@ 0x44
  pPeriphClkInit->PLL3.PLL3FRACN = (uint32_t)((RCC->PLL3FRACR & RCC_PLL3FRACR_PLL3FRACN) >> \
2001039a:	4b71      	ldr	r3, [pc, #452]	@ (20010560 <HAL_RCCEx_GetPeriphCLKConfig+0x2b8>)
2001039c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
2001039e:	08db      	lsrs	r3, r3, #3
200103a0:	f3c3 020c 	ubfx	r2, r3, #0, #13
200103a4:	687b      	ldr	r3, [r7, #4]
200103a6:	649a      	str	r2, [r3, #72]	@ 0x48
                                              RCC_PLL3FRACR_PLL3FRACN_Pos);

  /* Get the USART1 clock source ---------------------------------------------*/
  pPeriphClkInit->Usart1ClockSelection = __HAL_RCC_GET_USART1_SOURCE();
200103a8:	4b6d      	ldr	r3, [pc, #436]	@ (20010560 <HAL_RCCEx_GetPeriphCLKConfig+0x2b8>)
200103aa:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
200103ae:	f003 0203 	and.w	r2, r3, #3
200103b2:	687b      	ldr	r3, [r7, #4]
200103b4:	651a      	str	r2, [r3, #80]	@ 0x50

#if defined(USART2)
  /* Get the USART2 clock source ---------------------------------------------*/
  pPeriphClkInit->Usart2ClockSelection = __HAL_RCC_GET_USART2_SOURCE();
200103b6:	4b6a      	ldr	r3, [pc, #424]	@ (20010560 <HAL_RCCEx_GetPeriphCLKConfig+0x2b8>)
200103b8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
200103bc:	f003 020c 	and.w	r2, r3, #12
200103c0:	687b      	ldr	r3, [r7, #4]
200103c2:	655a      	str	r2, [r3, #84]	@ 0x54
#endif /* USART2 */

  /* Get the USART3 clock source ---------------------------------------------*/
  pPeriphClkInit->Usart3ClockSelection = __HAL_RCC_GET_USART3_SOURCE();
200103c4:	4b66      	ldr	r3, [pc, #408]	@ (20010560 <HAL_RCCEx_GetPeriphCLKConfig+0x2b8>)
200103c6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
200103ca:	f003 0230 	and.w	r2, r3, #48	@ 0x30
200103ce:	687b      	ldr	r3, [r7, #4]
200103d0:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Get the UART4 clock source ----------------------------------------------*/
  pPeriphClkInit->Uart4ClockSelection = __HAL_RCC_GET_UART4_SOURCE();
200103d2:	4b63      	ldr	r3, [pc, #396]	@ (20010560 <HAL_RCCEx_GetPeriphCLKConfig+0x2b8>)
200103d4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
200103d8:	f003 02c0 	and.w	r2, r3, #192	@ 0xc0
200103dc:	687b      	ldr	r3, [r7, #4]
200103de:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Get the UART5 clock source ----------------------------------------------*/
  pPeriphClkInit->Uart5ClockSelection = __HAL_RCC_GET_UART5_SOURCE();
200103e0:	4b5f      	ldr	r3, [pc, #380]	@ (20010560 <HAL_RCCEx_GetPeriphCLKConfig+0x2b8>)
200103e2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
200103e6:	f403 7240 	and.w	r2, r3, #768	@ 0x300
200103ea:	687b      	ldr	r3, [r7, #4]
200103ec:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Get the LPUART1 clock source --------------------------------------------*/
  pPeriphClkInit->Lpuart1ClockSelection = __HAL_RCC_GET_LPUART1_SOURCE();
200103ee:	4b5c      	ldr	r3, [pc, #368]	@ (20010560 <HAL_RCCEx_GetPeriphCLKConfig+0x2b8>)
200103f0:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
200103f4:	f003 0207 	and.w	r2, r3, #7
200103f8:	687b      	ldr	r3, [r7, #4]
200103fa:	665a      	str	r2, [r3, #100]	@ 0x64
  /* Get the UART6 clock source ---------------------------------------------*/
  pPeriphClkInit->Usart6ClockSelection = __HAL_RCC_GET_USART6_SOURCE();
#endif /* defined(USART6) */

  /* Get the I2C1 clock source -----------------------------------------------*/
  pPeriphClkInit->I2c1ClockSelection = __HAL_RCC_GET_I2C1_SOURCE();
200103fc:	4b58      	ldr	r3, [pc, #352]	@ (20010560 <HAL_RCCEx_GetPeriphCLKConfig+0x2b8>)
200103fe:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
20010402:	f403 6240 	and.w	r2, r3, #3072	@ 0xc00
20010406:	687b      	ldr	r3, [r7, #4]
20010408:	669a      	str	r2, [r3, #104]	@ 0x68

  /* Get the I2C2 clock source -----------------------------------------------*/
  pPeriphClkInit->I2c2ClockSelection = __HAL_RCC_GET_I2C2_SOURCE();
2001040a:	4b55      	ldr	r3, [pc, #340]	@ (20010560 <HAL_RCCEx_GetPeriphCLKConfig+0x2b8>)
2001040c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
20010410:	f403 5240 	and.w	r2, r3, #12288	@ 0x3000
20010414:	687b      	ldr	r3, [r7, #4]
20010416:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Get the I2C3 clock source -----------------------------------------------*/
  pPeriphClkInit->I2c3ClockSelection = __HAL_RCC_GET_I2C3_SOURCE();
20010418:	4b51      	ldr	r3, [pc, #324]	@ (20010560 <HAL_RCCEx_GetPeriphCLKConfig+0x2b8>)
2001041a:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
2001041e:	f003 02c0 	and.w	r2, r3, #192	@ 0xc0
20010422:	687b      	ldr	r3, [r7, #4]
20010424:	671a      	str	r2, [r3, #112]	@ 0x70

  /* Get the I2C4 clock source -----------------------------------------------*/
  pPeriphClkInit->I2c4ClockSelection = __HAL_RCC_GET_I2C4_SOURCE();
20010426:	4b4e      	ldr	r3, [pc, #312]	@ (20010560 <HAL_RCCEx_GetPeriphCLKConfig+0x2b8>)
20010428:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
2001042c:	f403 4240 	and.w	r2, r3, #49152	@ 0xc000
20010430:	687b      	ldr	r3, [r7, #4]
20010432:	675a      	str	r2, [r3, #116]	@ 0x74
  /* Get the  clock source ---------------------------------------------*/
  pPeriphClkInit->I2c6ClockSelection = __HAL_RCC_GET_I2C6_SOURCE();
#endif /* defined(I2C6) */

  /* Get the LPTIM1 clock source ---------------------------------------------*/
  pPeriphClkInit->Lptim1ClockSelection = __HAL_RCC_GET_LPTIM1_SOURCE();
20010434:	4b4a      	ldr	r3, [pc, #296]	@ (20010560 <HAL_RCCEx_GetPeriphCLKConfig+0x2b8>)
20010436:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
2001043a:	f403 6240 	and.w	r2, r3, #3072	@ 0xc00
2001043e:	687b      	ldr	r3, [r7, #4]
20010440:	679a      	str	r2, [r3, #120]	@ 0x78

  /* Get the LPTIM2 clock source ---------------------------------------------*/
  pPeriphClkInit->Lptim2ClockSelection = __HAL_RCC_GET_LPTIM2_SOURCE();
20010442:	4b47      	ldr	r3, [pc, #284]	@ (20010560 <HAL_RCCEx_GetPeriphCLKConfig+0x2b8>)
20010444:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
20010448:	f403 2240 	and.w	r2, r3, #786432	@ 0xc0000
2001044c:	687b      	ldr	r3, [r7, #4]
2001044e:	67da      	str	r2, [r3, #124]	@ 0x7c

  /* Get the LPTIM34 clock source --------------------------------------------*/
  pPeriphClkInit->Lptim34ClockSelection = __HAL_RCC_GET_LPTIM34_SOURCE();
20010450:	4b43      	ldr	r3, [pc, #268]	@ (20010560 <HAL_RCCEx_GetPeriphCLKConfig+0x2b8>)
20010452:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
20010456:	f403 7240 	and.w	r2, r3, #768	@ 0x300
2001045a:	687b      	ldr	r3, [r7, #4]
2001045c:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

  /* Get the FDCAN1 clock source ---------------------------------------------*/
  pPeriphClkInit->Fdcan1ClockSelection = __HAL_RCC_GET_FDCAN1_SOURCE();
20010460:	4b3f      	ldr	r3, [pc, #252]	@ (20010560 <HAL_RCCEx_GetPeriphCLKConfig+0x2b8>)
20010462:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
20010466:	f003 7240 	and.w	r2, r3, #50331648	@ 0x3000000
2001046a:	687b      	ldr	r3, [r7, #4]
2001046c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Get the MDF1 clock source -----------------------------------------------*/
  pPeriphClkInit->Mdf1ClockSelection = __HAL_RCC_GET_MDF1_SOURCE();
20010470:	4b3b      	ldr	r3, [pc, #236]	@ (20010560 <HAL_RCCEx_GetPeriphCLKConfig+0x2b8>)
20010472:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
20010476:	f003 0207 	and.w	r2, r3, #7
2001047a:	687b      	ldr	r3, [r7, #4]
2001047c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Get the ADF1 clock source -----------------------------------------------*/
  pPeriphClkInit->Adf1ClockSelection = __HAL_RCC_GET_ADF1_SOURCE();
20010480:	4b37      	ldr	r3, [pc, #220]	@ (20010560 <HAL_RCCEx_GetPeriphCLKConfig+0x2b8>)
20010482:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
20010486:	f403 22e0 	and.w	r2, r3, #458752	@ 0x70000
2001048a:	687b      	ldr	r3, [r7, #4]
2001048c:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  /* Get the SAES clock source -----------------------------------------------*/
  pPeriphClkInit->SaesClockSelection = __HAL_RCC_GET_SAES_SOURCE();
#endif /* SAES */

  /* Get the SAI1 clock source -----------------------------------------------*/
  pPeriphClkInit->Sai1ClockSelection = __HAL_RCC_GET_SAI1_SOURCE();
20010490:	4b33      	ldr	r3, [pc, #204]	@ (20010560 <HAL_RCCEx_GetPeriphCLKConfig+0x2b8>)
20010492:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
20010496:	f003 02e0 	and.w	r2, r3, #224	@ 0xe0
2001049a:	687b      	ldr	r3, [r7, #4]
2001049c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

#if defined(SAI2)
  /* Get the SAI2 clock source -----------------------------------------------*/
  pPeriphClkInit->Sai2ClockSelection = __HAL_RCC_GET_SAI2_SOURCE();
200104a0:	4b2f      	ldr	r3, [pc, #188]	@ (20010560 <HAL_RCCEx_GetPeriphCLKConfig+0x2b8>)
200104a2:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
200104a6:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
200104aa:	687b      	ldr	r3, [r7, #4]
200104ac:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
#endif /* SAI2 */

  /* Get the CLK48 clock source ----------------------------------------------*/
  pPeriphClkInit->IclkClockSelection = __HAL_RCC_GET_ICLK_SOURCE();
200104b0:	4b2b      	ldr	r3, [pc, #172]	@ (20010560 <HAL_RCCEx_GetPeriphCLKConfig+0x2b8>)
200104b2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
200104b6:	f003 6240 	and.w	r2, r3, #201326592	@ 0xc000000
200104ba:	687b      	ldr	r3, [r7, #4]
200104bc:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

  /* Get the SDMMC clock source ----------------------------------------------*/
  pPeriphClkInit->SdmmcClockSelection = __HAL_RCC_GET_SDMMC_SOURCE();
200104c0:	4b27      	ldr	r3, [pc, #156]	@ (20010560 <HAL_RCCEx_GetPeriphCLKConfig+0x2b8>)
200104c2:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
200104c6:	f403 4280 	and.w	r2, r3, #16384	@ 0x4000
200104ca:	687b      	ldr	r3, [r7, #4]
200104cc:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0

  /* Get the ADCDAC clock source ---------------------------------------------*/
  pPeriphClkInit->AdcDacClockSelection = __HAL_RCC_GET_ADCDAC_SOURCE();
200104d0:	4b23      	ldr	r3, [pc, #140]	@ (20010560 <HAL_RCCEx_GetPeriphCLKConfig+0x2b8>)
200104d2:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
200104d6:	f403 42e0 	and.w	r2, r3, #28672	@ 0x7000
200104da:	687b      	ldr	r3, [r7, #4]
200104dc:	f8c3 20a4 	str.w	r2, [r3, #164]	@ 0xa4

  /* Get the DAC1 clock source -----------------------------------------------*/
  pPeriphClkInit->Dac1ClockSelection = __HAL_RCC_GET_DAC1_SOURCE();
200104e0:	4b1f      	ldr	r3, [pc, #124]	@ (20010560 <HAL_RCCEx_GetPeriphCLKConfig+0x2b8>)
200104e2:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
200104e6:	f403 4200 	and.w	r2, r3, #32768	@ 0x8000
200104ea:	687b      	ldr	r3, [r7, #4]
200104ec:	f8c3 20a8 	str.w	r2, [r3, #168]	@ 0xa8

  /* Get the OSPI clock source -----------------------------------------------*/
  pPeriphClkInit->OspiClockSelection = __HAL_RCC_GET_OSPI_SOURCE();
200104f0:	4b1b      	ldr	r3, [pc, #108]	@ (20010560 <HAL_RCCEx_GetPeriphCLKConfig+0x2b8>)
200104f2:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
200104f6:	f403 1240 	and.w	r2, r3, #3145728	@ 0x300000
200104fa:	687b      	ldr	r3, [r7, #4]
200104fc:	f8c3 20ac 	str.w	r2, [r3, #172]	@ 0xac

  /* Get the SPI1 clock source -----------------------------------------------*/
  pPeriphClkInit->Spi1ClockSelection = __HAL_RCC_GET_SPI1_SOURCE();
20010500:	4b17      	ldr	r3, [pc, #92]	@ (20010560 <HAL_RCCEx_GetPeriphCLKConfig+0x2b8>)
20010502:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
20010506:	f403 1240 	and.w	r2, r3, #3145728	@ 0x300000
2001050a:	687b      	ldr	r3, [r7, #4]
2001050c:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0

  /* Get the SPI2 clock source -----------------------------------------------*/
  pPeriphClkInit->Spi2ClockSelection = __HAL_RCC_GET_SPI2_SOURCE();
20010510:	4b13      	ldr	r3, [pc, #76]	@ (20010560 <HAL_RCCEx_GetPeriphCLKConfig+0x2b8>)
20010512:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
20010516:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
2001051a:	687b      	ldr	r3, [r7, #4]
2001051c:	f8c3 20b4 	str.w	r2, [r3, #180]	@ 0xb4

  /* Get the SPI3 clock source -----------------------------------------------*/
  pPeriphClkInit->Spi3ClockSelection = __HAL_RCC_GET_SPI3_SOURCE();
20010520:	4b0f      	ldr	r3, [pc, #60]	@ (20010560 <HAL_RCCEx_GetPeriphCLKConfig+0x2b8>)
20010522:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
20010526:	f003 0218 	and.w	r2, r3, #24
2001052a:	687b      	ldr	r3, [r7, #4]
2001052c:	f8c3 20b8 	str.w	r2, [r3, #184]	@ 0xb8

  /* Get the RTC clock source ------------------------------------------------*/
  pPeriphClkInit->RTCClockSelection = __HAL_RCC_GET_RTC_SOURCE();
20010530:	4b0b      	ldr	r3, [pc, #44]	@ (20010560 <HAL_RCCEx_GetPeriphCLKConfig+0x2b8>)
20010532:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
20010536:	f403 7240 	and.w	r2, r3, #768	@ 0x300
2001053a:	687b      	ldr	r3, [r7, #4]
2001053c:	f8c3 20bc 	str.w	r2, [r3, #188]	@ 0xbc

  /* Get the RNG clock source ------------------------------------------------*/
  pPeriphClkInit->RngClockSelection = __HAL_RCC_GET_RNG_SOURCE();
20010540:	4b07      	ldr	r3, [pc, #28]	@ (20010560 <HAL_RCCEx_GetPeriphCLKConfig+0x2b8>)
20010542:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
20010546:	f403 5240 	and.w	r2, r3, #12288	@ 0x3000
2001054a:	687b      	ldr	r3, [r7, #4]
2001054c:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98

#if defined(USB_OTG_HS)
  /* Get the USB PHY clock source ------------------------------------------------*/
  pPeriphClkInit->UsbPhyClockSelection = __HAL_RCC_GET_USBPHY_SOURCE();
#endif /*  defined(USB_OTG_HS) */
}
20010550:	bf00      	nop
20010552:	370c      	adds	r7, #12
20010554:	46bd      	mov	sp, r7
20010556:	f85d 7b04 	ldr.w	r7, [sp], #4
2001055a:	4770      	bx	lr
2001055c:	1fffefff 	.word	0x1fffefff
20010560:	46020c00 	.word	0x46020c00

20010564 <HAL_RCCEx_GetPLL1ClockFreq>:
  *         right PLL1CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL1_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL1ClockFreq(PLL1_ClocksTypeDef *PLL1_Clocks)
{
20010564:	b480      	push	{r7}
20010566:	b089      	sub	sp, #36	@ 0x24
20010568:	af00      	add	r7, sp, #0
2001056a:	6078      	str	r0, [r7, #4]
  uint32_t pll1n;
  uint32_t pll1fracen;
  float_t fracn1;
  float_t pll1vco;

  pll1n = (RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N);
2001056c:	4ba6      	ldr	r3, [pc, #664]	@ (20010808 <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
2001056e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
20010570:	f3c3 0308 	ubfx	r3, r3, #0, #9
20010574:	61bb      	str	r3, [r7, #24]
  pll1source = (RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1SRC);
20010576:	4ba4      	ldr	r3, [pc, #656]	@ (20010808 <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
20010578:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
2001057a:	f003 0303 	and.w	r3, r3, #3
2001057e:	617b      	str	r3, [r7, #20]
  pll1m = ((RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1M) >> RCC_PLL1CFGR_PLL1M_Pos) + 1U;
20010580:	4ba1      	ldr	r3, [pc, #644]	@ (20010808 <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
20010582:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
20010584:	0a1b      	lsrs	r3, r3, #8
20010586:	f003 030f 	and.w	r3, r3, #15
2001058a:	3301      	adds	r3, #1
2001058c:	613b      	str	r3, [r7, #16]
  pll1fracen = ((RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1FRACEN) >> RCC_PLL1CFGR_PLL1FRACEN_Pos);
2001058e:	4b9e      	ldr	r3, [pc, #632]	@ (20010808 <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
20010590:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
20010592:	091b      	lsrs	r3, r3, #4
20010594:	f003 0301 	and.w	r3, r3, #1
20010598:	60fb      	str	r3, [r7, #12]
  fracn1 = (float_t)(uint32_t)(pll1fracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_PLL1FRACN) >> \
2001059a:	4b9b      	ldr	r3, [pc, #620]	@ (20010808 <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
2001059c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
2001059e:	08db      	lsrs	r3, r3, #3
200105a0:	f3c3 030c 	ubfx	r3, r3, #0, #13
200105a4:	68fa      	ldr	r2, [r7, #12]
200105a6:	fb02 f303 	mul.w	r3, r2, r3
200105aa:	ee07 3a90 	vmov	s15, r3
200105ae:	eef8 7a67 	vcvt.f32.u32	s15, s15
200105b2:	edc7 7a02 	vstr	s15, [r7, #8]
                                             RCC_PLL1FRACR_PLL1FRACN_Pos));

  switch (pll1source)
200105b6:	697b      	ldr	r3, [r7, #20]
200105b8:	2b03      	cmp	r3, #3
200105ba:	d062      	beq.n	20010682 <HAL_RCCEx_GetPLL1ClockFreq+0x11e>
200105bc:	697b      	ldr	r3, [r7, #20]
200105be:	2b03      	cmp	r3, #3
200105c0:	f200 8081 	bhi.w	200106c6 <HAL_RCCEx_GetPLL1ClockFreq+0x162>
200105c4:	697b      	ldr	r3, [r7, #20]
200105c6:	2b01      	cmp	r3, #1
200105c8:	d024      	beq.n	20010614 <HAL_RCCEx_GetPLL1ClockFreq+0xb0>
200105ca:	697b      	ldr	r3, [r7, #20]
200105cc:	2b02      	cmp	r3, #2
200105ce:	d17a      	bne.n	200106c6 <HAL_RCCEx_GetPLL1ClockFreq+0x162>
  {

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
200105d0:	693b      	ldr	r3, [r7, #16]
200105d2:	ee07 3a90 	vmov	s15, r3
200105d6:	eef8 7a67 	vcvt.f32.u32	s15, s15
200105da:	eddf 6a8c 	vldr	s13, [pc, #560]	@ 2001080c <HAL_RCCEx_GetPLL1ClockFreq+0x2a8>
200105de:	ee86 7aa7 	vdiv.f32	s14, s13, s15
200105e2:	4b89      	ldr	r3, [pc, #548]	@ (20010808 <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
200105e4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
200105e6:	f3c3 0308 	ubfx	r3, r3, #0, #9
200105ea:	ee07 3a90 	vmov	s15, r3
200105ee:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                         (fracn1 / (float_t)0x2000) + (float_t)1);
200105f2:	ed97 6a02 	vldr	s12, [r7, #8]
200105f6:	eddf 5a86 	vldr	s11, [pc, #536]	@ 20010810 <HAL_RCCEx_GetPLL1ClockFreq+0x2ac>
200105fa:	eec6 7a25 	vdiv.f32	s15, s12, s11
      pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
200105fe:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                         (fracn1 / (float_t)0x2000) + (float_t)1);
20010602:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
20010606:	ee77 7aa6 	vadd.f32	s15, s15, s13
      pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
2001060a:	ee67 7a27 	vmul.f32	s15, s14, s15
2001060e:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
20010612:	e08f      	b.n	20010734 <HAL_RCCEx_GetPLL1ClockFreq+0x1d0>
    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
      pll1vco = ((float_t)MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> RCC_ICSCR1_MSISRANGE_Pos)] / (float_t)pll1m) * \
20010614:	4b7c      	ldr	r3, [pc, #496]	@ (20010808 <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
20010616:	689b      	ldr	r3, [r3, #8]
20010618:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
2001061c:	2b00      	cmp	r3, #0
2001061e:	d005      	beq.n	2001062c <HAL_RCCEx_GetPLL1ClockFreq+0xc8>
20010620:	4b79      	ldr	r3, [pc, #484]	@ (20010808 <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
20010622:	689b      	ldr	r3, [r3, #8]
20010624:	0f1b      	lsrs	r3, r3, #28
20010626:	f003 030f 	and.w	r3, r3, #15
2001062a:	e006      	b.n	2001063a <HAL_RCCEx_GetPLL1ClockFreq+0xd6>
2001062c:	4b76      	ldr	r3, [pc, #472]	@ (20010808 <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
2001062e:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
20010632:	041b      	lsls	r3, r3, #16
20010634:	0f1b      	lsrs	r3, r3, #28
20010636:	f003 030f 	and.w	r3, r3, #15
2001063a:	4a76      	ldr	r2, [pc, #472]	@ (20010814 <HAL_RCCEx_GetPLL1ClockFreq+0x2b0>)
2001063c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
20010640:	ee07 3a90 	vmov	s15, r3
20010644:	eef8 6a67 	vcvt.f32.u32	s13, s15
20010648:	693b      	ldr	r3, [r7, #16]
2001064a:	ee07 3a90 	vmov	s15, r3
2001064e:	eef8 7a67 	vcvt.f32.u32	s15, s15
20010652:	ee86 7aa7 	vdiv.f32	s14, s13, s15
                ((float_t)pll1n + (fracn1 / (float_t)0x2000) + (float_t)1);
20010656:	69bb      	ldr	r3, [r7, #24]
20010658:	ee07 3a90 	vmov	s15, r3
2001065c:	eef8 6a67 	vcvt.f32.u32	s13, s15
20010660:	ed97 6a02 	vldr	s12, [r7, #8]
20010664:	eddf 5a6a 	vldr	s11, [pc, #424]	@ 20010810 <HAL_RCCEx_GetPLL1ClockFreq+0x2ac>
20010668:	eec6 7a25 	vdiv.f32	s15, s12, s11
2001066c:	ee76 7aa7 	vadd.f32	s15, s13, s15
20010670:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
20010674:	ee77 7aa6 	vadd.f32	s15, s15, s13
      pll1vco = ((float_t)MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> RCC_ICSCR1_MSISRANGE_Pos)] / (float_t)pll1m) * \
20010678:	ee67 7a27 	vmul.f32	s15, s14, s15
2001067c:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
20010680:	e058      	b.n	20010734 <HAL_RCCEx_GetPLL1ClockFreq+0x1d0>
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pll1vco = ((float_t)HSE_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
20010682:	693b      	ldr	r3, [r7, #16]
20010684:	ee07 3a90 	vmov	s15, r3
20010688:	eef8 7a67 	vcvt.f32.u32	s15, s15
2001068c:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 2001080c <HAL_RCCEx_GetPLL1ClockFreq+0x2a8>
20010690:	ee86 7aa7 	vdiv.f32	s14, s13, s15
20010694:	4b5c      	ldr	r3, [pc, #368]	@ (20010808 <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
20010696:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
20010698:	f3c3 0308 	ubfx	r3, r3, #0, #9
2001069c:	ee07 3a90 	vmov	s15, r3
200106a0:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                         (fracn1 / (float_t)0x2000) + (float_t)1);
200106a4:	ed97 6a02 	vldr	s12, [r7, #8]
200106a8:	eddf 5a59 	vldr	s11, [pc, #356]	@ 20010810 <HAL_RCCEx_GetPLL1ClockFreq+0x2ac>
200106ac:	eec6 7a25 	vdiv.f32	s15, s12, s11
      pll1vco = ((float_t)HSE_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
200106b0:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                         (fracn1 / (float_t)0x2000) + (float_t)1);
200106b4:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
200106b8:	ee77 7aa6 	vadd.f32	s15, s15, s13
      pll1vco = ((float_t)HSE_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
200106bc:	ee67 7a27 	vmul.f32	s15, s14, s15
200106c0:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
200106c4:	e036      	b.n	20010734 <HAL_RCCEx_GetPLL1ClockFreq+0x1d0>
    default:
      pll1vco = ((float_t)MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> RCC_ICSCR1_MSISRANGE_Pos)] / (float_t)pll1m) * \
200106c6:	4b50      	ldr	r3, [pc, #320]	@ (20010808 <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
200106c8:	689b      	ldr	r3, [r3, #8]
200106ca:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
200106ce:	2b00      	cmp	r3, #0
200106d0:	d005      	beq.n	200106de <HAL_RCCEx_GetPLL1ClockFreq+0x17a>
200106d2:	4b4d      	ldr	r3, [pc, #308]	@ (20010808 <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
200106d4:	689b      	ldr	r3, [r3, #8]
200106d6:	0f1b      	lsrs	r3, r3, #28
200106d8:	f003 030f 	and.w	r3, r3, #15
200106dc:	e006      	b.n	200106ec <HAL_RCCEx_GetPLL1ClockFreq+0x188>
200106de:	4b4a      	ldr	r3, [pc, #296]	@ (20010808 <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
200106e0:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
200106e4:	041b      	lsls	r3, r3, #16
200106e6:	0f1b      	lsrs	r3, r3, #28
200106e8:	f003 030f 	and.w	r3, r3, #15
200106ec:	4a49      	ldr	r2, [pc, #292]	@ (20010814 <HAL_RCCEx_GetPLL1ClockFreq+0x2b0>)
200106ee:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
200106f2:	ee07 3a90 	vmov	s15, r3
200106f6:	eef8 6a67 	vcvt.f32.u32	s13, s15
200106fa:	693b      	ldr	r3, [r7, #16]
200106fc:	ee07 3a90 	vmov	s15, r3
20010700:	eef8 7a67 	vcvt.f32.u32	s15, s15
20010704:	ee86 7aa7 	vdiv.f32	s14, s13, s15
                ((float_t)pll1n + (fracn1 / (float_t)0x2000) + (float_t)1);
20010708:	69bb      	ldr	r3, [r7, #24]
2001070a:	ee07 3a90 	vmov	s15, r3
2001070e:	eef8 6a67 	vcvt.f32.u32	s13, s15
20010712:	ed97 6a02 	vldr	s12, [r7, #8]
20010716:	eddf 5a3e 	vldr	s11, [pc, #248]	@ 20010810 <HAL_RCCEx_GetPLL1ClockFreq+0x2ac>
2001071a:	eec6 7a25 	vdiv.f32	s15, s12, s11
2001071e:	ee76 7aa7 	vadd.f32	s15, s13, s15
20010722:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
20010726:	ee77 7aa6 	vadd.f32	s15, s15, s13
      pll1vco = ((float_t)MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> RCC_ICSCR1_MSISRANGE_Pos)] / (float_t)pll1m) * \
2001072a:	ee67 7a27 	vmul.f32	s15, s14, s15
2001072e:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
20010732:	bf00      	nop
  }

  if (__HAL_RCC_GET_PLLCLKOUT_CONFIG(RCC_PLL1_DIVP) != 0U)
20010734:	4b34      	ldr	r3, [pc, #208]	@ (20010808 <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
20010736:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
20010738:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
2001073c:	2b00      	cmp	r3, #0
2001073e:	d017      	beq.n	20010770 <HAL_RCCEx_GetPLL1ClockFreq+0x20c>
  {
    PLL1_Clocks->PLL1_P_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & \
20010740:	4b31      	ldr	r3, [pc, #196]	@ (20010808 <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
20010742:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
20010744:	0a5b      	lsrs	r3, r3, #9
20010746:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
2001074a:	ee07 3a90 	vmov	s15, r3
2001074e:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                   RCC_PLL1DIVR_PLL1P) >> RCC_PLL1DIVR_PLL1P_Pos) + \
20010752:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
20010756:	ee37 7a87 	vadd.f32	s14, s15, s14
    PLL1_Clocks->PLL1_P_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & \
2001075a:	edd7 6a07 	vldr	s13, [r7, #28]
2001075e:	eec6 7a87 	vdiv.f32	s15, s13, s14
20010762:	eefc 7ae7 	vcvt.u32.f32	s15, s15
20010766:	ee17 2a90 	vmov	r2, s15
2001076a:	687b      	ldr	r3, [r7, #4]
2001076c:	601a      	str	r2, [r3, #0]
2001076e:	e002      	b.n	20010776 <HAL_RCCEx_GetPLL1ClockFreq+0x212>
                                                                   (float_t)1));
  }
  else
  {
    PLL1_Clocks->PLL1_P_Frequency = 0U;
20010770:	687b      	ldr	r3, [r7, #4]
20010772:	2200      	movs	r2, #0
20010774:	601a      	str	r2, [r3, #0]
  }

  if (__HAL_RCC_GET_PLLCLKOUT_CONFIG(RCC_PLL1_DIVQ) != 0U)
20010776:	4b24      	ldr	r3, [pc, #144]	@ (20010808 <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
20010778:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
2001077a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
2001077e:	2b00      	cmp	r3, #0
20010780:	d017      	beq.n	200107b2 <HAL_RCCEx_GetPLL1ClockFreq+0x24e>
  {
    PLL1_Clocks->PLL1_Q_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & \
20010782:	4b21      	ldr	r3, [pc, #132]	@ (20010808 <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
20010784:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
20010786:	0c1b      	lsrs	r3, r3, #16
20010788:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
2001078c:	ee07 3a90 	vmov	s15, r3
20010790:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                   RCC_PLL1DIVR_PLL1Q) >> RCC_PLL1DIVR_PLL1Q_Pos) + \
20010794:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
20010798:	ee37 7a87 	vadd.f32	s14, s15, s14
    PLL1_Clocks->PLL1_Q_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & \
2001079c:	edd7 6a07 	vldr	s13, [r7, #28]
200107a0:	eec6 7a87 	vdiv.f32	s15, s13, s14
200107a4:	eefc 7ae7 	vcvt.u32.f32	s15, s15
200107a8:	ee17 2a90 	vmov	r2, s15
200107ac:	687b      	ldr	r3, [r7, #4]
200107ae:	605a      	str	r2, [r3, #4]
200107b0:	e002      	b.n	200107b8 <HAL_RCCEx_GetPLL1ClockFreq+0x254>
                                                                   (float_t)1));
  }
  else
  {
    PLL1_Clocks->PLL1_Q_Frequency = 0U;
200107b2:	687b      	ldr	r3, [r7, #4]
200107b4:	2200      	movs	r2, #0
200107b6:	605a      	str	r2, [r3, #4]
  }

  if (__HAL_RCC_GET_PLLCLKOUT_CONFIG(RCC_PLL1_DIVR) != 0U)
200107b8:	4b13      	ldr	r3, [pc, #76]	@ (20010808 <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
200107ba:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
200107bc:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
200107c0:	2b00      	cmp	r3, #0
200107c2:	d017      	beq.n	200107f4 <HAL_RCCEx_GetPLL1ClockFreq+0x290>
  {
    PLL1_Clocks->PLL1_R_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & \
200107c4:	4b10      	ldr	r3, [pc, #64]	@ (20010808 <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
200107c6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
200107c8:	0e1b      	lsrs	r3, r3, #24
200107ca:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
200107ce:	ee07 3a90 	vmov	s15, r3
200107d2:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                   RCC_PLL1DIVR_PLL1R) >> RCC_PLL1DIVR_PLL1R_Pos) + \
200107d6:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
200107da:	ee37 7a87 	vadd.f32	s14, s15, s14
    PLL1_Clocks->PLL1_R_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & \
200107de:	edd7 6a07 	vldr	s13, [r7, #28]
200107e2:	eec6 7a87 	vdiv.f32	s15, s13, s14
200107e6:	eefc 7ae7 	vcvt.u32.f32	s15, s15
200107ea:	ee17 2a90 	vmov	r2, s15
200107ee:	687b      	ldr	r3, [r7, #4]
200107f0:	609a      	str	r2, [r3, #8]
  else
  {
    PLL1_Clocks->PLL1_R_Frequency = 0U;
  }

}
200107f2:	e002      	b.n	200107fa <HAL_RCCEx_GetPLL1ClockFreq+0x296>
    PLL1_Clocks->PLL1_R_Frequency = 0U;
200107f4:	687b      	ldr	r3, [r7, #4]
200107f6:	2200      	movs	r2, #0
200107f8:	609a      	str	r2, [r3, #8]
}
200107fa:	bf00      	nop
200107fc:	3724      	adds	r7, #36	@ 0x24
200107fe:	46bd      	mov	sp, r7
20010800:	f85d 7b04 	ldr.w	r7, [sp], #4
20010804:	4770      	bx	lr
20010806:	bf00      	nop
20010808:	46020c00 	.word	0x46020c00
2001080c:	4b742400 	.word	0x4b742400
20010810:	46000000 	.word	0x46000000
20010814:	200185b0 	.word	0x200185b0

20010818 <HAL_RCCEx_GetPLL2ClockFreq>:
  *         right PLL2CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL2_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL2ClockFreq(PLL2_ClocksTypeDef *PLL2_Clocks)
{
20010818:	b480      	push	{r7}
2001081a:	b089      	sub	sp, #36	@ 0x24
2001081c:	af00      	add	r7, sp, #0
2001081e:	6078      	str	r0, [r7, #4]
  float_t fracn2;
  float_t pll2vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL2M) * PLL2N
     PLL2xCLK = PLL2_VCO / PLL2x */
  pll2n = (RCC->PLL2DIVR & RCC_PLL2DIVR_PLL2N);
20010820:	4ba6      	ldr	r3, [pc, #664]	@ (20010abc <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
20010822:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
20010824:	f3c3 0308 	ubfx	r3, r3, #0, #9
20010828:	61bb      	str	r3, [r7, #24]
  pll2source = (RCC->PLL2CFGR & RCC_PLL2CFGR_PLL2SRC);
2001082a:	4ba4      	ldr	r3, [pc, #656]	@ (20010abc <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
2001082c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
2001082e:	f003 0303 	and.w	r3, r3, #3
20010832:	617b      	str	r3, [r7, #20]
  pll2m = ((RCC->PLL2CFGR & RCC_PLL2CFGR_PLL2M) >> RCC_PLL2CFGR_PLL2M_Pos) + 1U;
20010834:	4ba1      	ldr	r3, [pc, #644]	@ (20010abc <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
20010836:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
20010838:	0a1b      	lsrs	r3, r3, #8
2001083a:	f003 030f 	and.w	r3, r3, #15
2001083e:	3301      	adds	r3, #1
20010840:	613b      	str	r3, [r7, #16]
  pll2fracen = ((RCC->PLL2CFGR & RCC_PLL2CFGR_PLL2FRACEN) >> RCC_PLL2CFGR_PLL2FRACEN_Pos);
20010842:	4b9e      	ldr	r3, [pc, #632]	@ (20010abc <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
20010844:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
20010846:	091b      	lsrs	r3, r3, #4
20010848:	f003 0301 	and.w	r3, r3, #1
2001084c:	60fb      	str	r3, [r7, #12]
  fracn2 = (float_t)(uint32_t)(pll2fracen * ((RCC->PLL2FRACR & RCC_PLL2FRACR_PLL2FRACN) >> \
2001084e:	4b9b      	ldr	r3, [pc, #620]	@ (20010abc <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
20010850:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
20010852:	08db      	lsrs	r3, r3, #3
20010854:	f3c3 030c 	ubfx	r3, r3, #0, #13
20010858:	68fa      	ldr	r2, [r7, #12]
2001085a:	fb02 f303 	mul.w	r3, r2, r3
2001085e:	ee07 3a90 	vmov	s15, r3
20010862:	eef8 7a67 	vcvt.f32.u32	s15, s15
20010866:	edc7 7a02 	vstr	s15, [r7, #8]
                                             RCC_PLL2FRACR_PLL2FRACN_Pos));

  switch (pll2source)
2001086a:	697b      	ldr	r3, [r7, #20]
2001086c:	2b03      	cmp	r3, #3
2001086e:	d062      	beq.n	20010936 <HAL_RCCEx_GetPLL2ClockFreq+0x11e>
20010870:	697b      	ldr	r3, [r7, #20]
20010872:	2b03      	cmp	r3, #3
20010874:	f200 8081 	bhi.w	2001097a <HAL_RCCEx_GetPLL2ClockFreq+0x162>
20010878:	697b      	ldr	r3, [r7, #20]
2001087a:	2b01      	cmp	r3, #1
2001087c:	d024      	beq.n	200108c8 <HAL_RCCEx_GetPLL2ClockFreq+0xb0>
2001087e:	697b      	ldr	r3, [r7, #20]
20010880:	2b02      	cmp	r3, #2
20010882:	d17a      	bne.n	2001097a <HAL_RCCEx_GetPLL2ClockFreq+0x162>
  {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_PLL2N) + \
20010884:	693b      	ldr	r3, [r7, #16]
20010886:	ee07 3a90 	vmov	s15, r3
2001088a:	eef8 7a67 	vcvt.f32.u32	s15, s15
2001088e:	eddf 6a8c 	vldr	s13, [pc, #560]	@ 20010ac0 <HAL_RCCEx_GetPLL2ClockFreq+0x2a8>
20010892:	ee86 7aa7 	vdiv.f32	s14, s13, s15
20010896:	4b89      	ldr	r3, [pc, #548]	@ (20010abc <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
20010898:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
2001089a:	f3c3 0308 	ubfx	r3, r3, #0, #9
2001089e:	ee07 3a90 	vmov	s15, r3
200108a2:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                         (fracn2 / (float_t)0x2000) + (float_t)1);
200108a6:	ed97 6a02 	vldr	s12, [r7, #8]
200108aa:	eddf 5a86 	vldr	s11, [pc, #536]	@ 20010ac4 <HAL_RCCEx_GetPLL2ClockFreq+0x2ac>
200108ae:	eec6 7a25 	vdiv.f32	s15, s12, s11
      pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_PLL2N) + \
200108b2:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                         (fracn2 / (float_t)0x2000) + (float_t)1);
200108b6:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
200108ba:	ee77 7aa6 	vadd.f32	s15, s15, s13
      pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_PLL2N) + \
200108be:	ee67 7a27 	vmul.f32	s15, s14, s15
200108c2:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
200108c6:	e08f      	b.n	200109e8 <HAL_RCCEx_GetPLL2ClockFreq+0x1d0>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
      pll2vco = ((float_t)MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> RCC_ICSCR1_MSISRANGE_Pos)] / (float_t)pll2m) * \
200108c8:	4b7c      	ldr	r3, [pc, #496]	@ (20010abc <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
200108ca:	689b      	ldr	r3, [r3, #8]
200108cc:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
200108d0:	2b00      	cmp	r3, #0
200108d2:	d005      	beq.n	200108e0 <HAL_RCCEx_GetPLL2ClockFreq+0xc8>
200108d4:	4b79      	ldr	r3, [pc, #484]	@ (20010abc <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
200108d6:	689b      	ldr	r3, [r3, #8]
200108d8:	0f1b      	lsrs	r3, r3, #28
200108da:	f003 030f 	and.w	r3, r3, #15
200108de:	e006      	b.n	200108ee <HAL_RCCEx_GetPLL2ClockFreq+0xd6>
200108e0:	4b76      	ldr	r3, [pc, #472]	@ (20010abc <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
200108e2:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
200108e6:	041b      	lsls	r3, r3, #16
200108e8:	0f1b      	lsrs	r3, r3, #28
200108ea:	f003 030f 	and.w	r3, r3, #15
200108ee:	4a76      	ldr	r2, [pc, #472]	@ (20010ac8 <HAL_RCCEx_GetPLL2ClockFreq+0x2b0>)
200108f0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
200108f4:	ee07 3a90 	vmov	s15, r3
200108f8:	eef8 6a67 	vcvt.f32.u32	s13, s15
200108fc:	693b      	ldr	r3, [r7, #16]
200108fe:	ee07 3a90 	vmov	s15, r3
20010902:	eef8 7a67 	vcvt.f32.u32	s15, s15
20010906:	ee86 7aa7 	vdiv.f32	s14, s13, s15
                ((float_t)pll2n + (fracn2 / (float_t)0x2000) + (float_t)1);
2001090a:	69bb      	ldr	r3, [r7, #24]
2001090c:	ee07 3a90 	vmov	s15, r3
20010910:	eef8 6a67 	vcvt.f32.u32	s13, s15
20010914:	ed97 6a02 	vldr	s12, [r7, #8]
20010918:	eddf 5a6a 	vldr	s11, [pc, #424]	@ 20010ac4 <HAL_RCCEx_GetPLL2ClockFreq+0x2ac>
2001091c:	eec6 7a25 	vdiv.f32	s15, s12, s11
20010920:	ee76 7aa7 	vadd.f32	s15, s13, s15
20010924:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
20010928:	ee77 7aa6 	vadd.f32	s15, s15, s13
      pll2vco = ((float_t)MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> RCC_ICSCR1_MSISRANGE_Pos)] / (float_t)pll2m) * \
2001092c:	ee67 7a27 	vmul.f32	s15, s14, s15
20010930:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
20010934:	e058      	b.n	200109e8 <HAL_RCCEx_GetPLL2ClockFreq+0x1d0>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_PLL2N) + \
20010936:	693b      	ldr	r3, [r7, #16]
20010938:	ee07 3a90 	vmov	s15, r3
2001093c:	eef8 7a67 	vcvt.f32.u32	s15, s15
20010940:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 20010ac0 <HAL_RCCEx_GetPLL2ClockFreq+0x2a8>
20010944:	ee86 7aa7 	vdiv.f32	s14, s13, s15
20010948:	4b5c      	ldr	r3, [pc, #368]	@ (20010abc <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
2001094a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
2001094c:	f3c3 0308 	ubfx	r3, r3, #0, #9
20010950:	ee07 3a90 	vmov	s15, r3
20010954:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                         (fracn2 / (float_t)0x2000) + (float_t)1);
20010958:	ed97 6a02 	vldr	s12, [r7, #8]
2001095c:	eddf 5a59 	vldr	s11, [pc, #356]	@ 20010ac4 <HAL_RCCEx_GetPLL2ClockFreq+0x2ac>
20010960:	eec6 7a25 	vdiv.f32	s15, s12, s11
      pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_PLL2N) + \
20010964:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                         (fracn2 / (float_t)0x2000) + (float_t)1);
20010968:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
2001096c:	ee77 7aa6 	vadd.f32	s15, s15, s13
      pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_PLL2N) + \
20010970:	ee67 7a27 	vmul.f32	s15, s14, s15
20010974:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
20010978:	e036      	b.n	200109e8 <HAL_RCCEx_GetPLL2ClockFreq+0x1d0>

    default:
      pll2vco = ((float_t)MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> RCC_ICSCR1_MSISRANGE_Pos)] / (float_t) pll2m) \
2001097a:	4b50      	ldr	r3, [pc, #320]	@ (20010abc <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
2001097c:	689b      	ldr	r3, [r3, #8]
2001097e:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
20010982:	2b00      	cmp	r3, #0
20010984:	d005      	beq.n	20010992 <HAL_RCCEx_GetPLL2ClockFreq+0x17a>
20010986:	4b4d      	ldr	r3, [pc, #308]	@ (20010abc <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
20010988:	689b      	ldr	r3, [r3, #8]
2001098a:	0f1b      	lsrs	r3, r3, #28
2001098c:	f003 030f 	and.w	r3, r3, #15
20010990:	e006      	b.n	200109a0 <HAL_RCCEx_GetPLL2ClockFreq+0x188>
20010992:	4b4a      	ldr	r3, [pc, #296]	@ (20010abc <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
20010994:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
20010998:	041b      	lsls	r3, r3, #16
2001099a:	0f1b      	lsrs	r3, r3, #28
2001099c:	f003 030f 	and.w	r3, r3, #15
200109a0:	4a49      	ldr	r2, [pc, #292]	@ (20010ac8 <HAL_RCCEx_GetPLL2ClockFreq+0x2b0>)
200109a2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
200109a6:	ee07 3a90 	vmov	s15, r3
200109aa:	eef8 6a67 	vcvt.f32.u32	s13, s15
200109ae:	693b      	ldr	r3, [r7, #16]
200109b0:	ee07 3a90 	vmov	s15, r3
200109b4:	eef8 7a67 	vcvt.f32.u32	s15, s15
200109b8:	ee86 7aa7 	vdiv.f32	s14, s13, s15
                * ((float_t)pll2n + (fracn2 / (float_t)0x2000) + (float_t)1);
200109bc:	69bb      	ldr	r3, [r7, #24]
200109be:	ee07 3a90 	vmov	s15, r3
200109c2:	eef8 6a67 	vcvt.f32.u32	s13, s15
200109c6:	ed97 6a02 	vldr	s12, [r7, #8]
200109ca:	eddf 5a3e 	vldr	s11, [pc, #248]	@ 20010ac4 <HAL_RCCEx_GetPLL2ClockFreq+0x2ac>
200109ce:	eec6 7a25 	vdiv.f32	s15, s12, s11
200109d2:	ee76 7aa7 	vadd.f32	s15, s13, s15
200109d6:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
200109da:	ee77 7aa6 	vadd.f32	s15, s15, s13
      pll2vco = ((float_t)MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> RCC_ICSCR1_MSISRANGE_Pos)] / (float_t) pll2m) \
200109de:	ee67 7a27 	vmul.f32	s15, s14, s15
200109e2:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
200109e6:	bf00      	nop
  }
  if (__HAL_RCC_GET_PLL2CLKOUT_CONFIG(RCC_PLL2_DIVP) != 0U)
200109e8:	4b34      	ldr	r3, [pc, #208]	@ (20010abc <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
200109ea:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
200109ec:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
200109f0:	2b00      	cmp	r3, #0
200109f2:	d017      	beq.n	20010a24 <HAL_RCCEx_GetPLL2ClockFreq+0x20c>
  {
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & \
200109f4:	4b31      	ldr	r3, [pc, #196]	@ (20010abc <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
200109f6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
200109f8:	0a5b      	lsrs	r3, r3, #9
200109fa:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
200109fe:	ee07 3a90 	vmov	s15, r3
20010a02:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                   RCC_PLL2DIVR_PLL2P) >> RCC_PLL2DIVR_PLL2P_Pos) + \
20010a06:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
20010a0a:	ee37 7a87 	vadd.f32	s14, s15, s14
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & \
20010a0e:	edd7 6a07 	vldr	s13, [r7, #28]
20010a12:	eec6 7a87 	vdiv.f32	s15, s13, s14
20010a16:	eefc 7ae7 	vcvt.u32.f32	s15, s15
20010a1a:	ee17 2a90 	vmov	r2, s15
20010a1e:	687b      	ldr	r3, [r7, #4]
20010a20:	601a      	str	r2, [r3, #0]
20010a22:	e002      	b.n	20010a2a <HAL_RCCEx_GetPLL2ClockFreq+0x212>
                                                                   (float_t)1));
  }
  else
  {
    PLL2_Clocks->PLL2_P_Frequency = 0U;
20010a24:	687b      	ldr	r3, [r7, #4]
20010a26:	2200      	movs	r2, #0
20010a28:	601a      	str	r2, [r3, #0]
  }
  if (__HAL_RCC_GET_PLL2CLKOUT_CONFIG(RCC_PLL2_DIVQ) != 0U)
20010a2a:	4b24      	ldr	r3, [pc, #144]	@ (20010abc <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
20010a2c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
20010a2e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
20010a32:	2b00      	cmp	r3, #0
20010a34:	d017      	beq.n	20010a66 <HAL_RCCEx_GetPLL2ClockFreq+0x24e>
  {
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & \
20010a36:	4b21      	ldr	r3, [pc, #132]	@ (20010abc <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
20010a38:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
20010a3a:	0c1b      	lsrs	r3, r3, #16
20010a3c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
20010a40:	ee07 3a90 	vmov	s15, r3
20010a44:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                   RCC_PLL2DIVR_PLL2Q) >> RCC_PLL2DIVR_PLL2Q_Pos) + \
20010a48:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
20010a4c:	ee37 7a87 	vadd.f32	s14, s15, s14
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & \
20010a50:	edd7 6a07 	vldr	s13, [r7, #28]
20010a54:	eec6 7a87 	vdiv.f32	s15, s13, s14
20010a58:	eefc 7ae7 	vcvt.u32.f32	s15, s15
20010a5c:	ee17 2a90 	vmov	r2, s15
20010a60:	687b      	ldr	r3, [r7, #4]
20010a62:	605a      	str	r2, [r3, #4]
20010a64:	e002      	b.n	20010a6c <HAL_RCCEx_GetPLL2ClockFreq+0x254>
                                                                   (float_t)1));
  }
  else
  {
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
20010a66:	687b      	ldr	r3, [r7, #4]
20010a68:	2200      	movs	r2, #0
20010a6a:	605a      	str	r2, [r3, #4]
  }
  if (__HAL_RCC_GET_PLL2CLKOUT_CONFIG(RCC_PLL2_DIVR) != 0U)
20010a6c:	4b13      	ldr	r3, [pc, #76]	@ (20010abc <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
20010a6e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
20010a70:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
20010a74:	2b00      	cmp	r3, #0
20010a76:	d017      	beq.n	20010aa8 <HAL_RCCEx_GetPLL2ClockFreq+0x290>
  {
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & \
20010a78:	4b10      	ldr	r3, [pc, #64]	@ (20010abc <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
20010a7a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
20010a7c:	0e1b      	lsrs	r3, r3, #24
20010a7e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
20010a82:	ee07 3a90 	vmov	s15, r3
20010a86:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                   RCC_PLL2DIVR_PLL2R) >> RCC_PLL2DIVR_PLL2R_Pos) + \
20010a8a:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
20010a8e:	ee37 7a87 	vadd.f32	s14, s15, s14
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & \
20010a92:	edd7 6a07 	vldr	s13, [r7, #28]
20010a96:	eec6 7a87 	vdiv.f32	s15, s13, s14
20010a9a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
20010a9e:	ee17 2a90 	vmov	r2, s15
20010aa2:	687b      	ldr	r3, [r7, #4]
20010aa4:	609a      	str	r2, [r3, #8]
  }
  else
  {
    PLL2_Clocks->PLL2_R_Frequency = 0U;
  }
}
20010aa6:	e002      	b.n	20010aae <HAL_RCCEx_GetPLL2ClockFreq+0x296>
    PLL2_Clocks->PLL2_R_Frequency = 0U;
20010aa8:	687b      	ldr	r3, [r7, #4]
20010aaa:	2200      	movs	r2, #0
20010aac:	609a      	str	r2, [r3, #8]
}
20010aae:	bf00      	nop
20010ab0:	3724      	adds	r7, #36	@ 0x24
20010ab2:	46bd      	mov	sp, r7
20010ab4:	f85d 7b04 	ldr.w	r7, [sp], #4
20010ab8:	4770      	bx	lr
20010aba:	bf00      	nop
20010abc:	46020c00 	.word	0x46020c00
20010ac0:	4b742400 	.word	0x4b742400
20010ac4:	46000000 	.word	0x46000000
20010ac8:	200185b0 	.word	0x200185b0

20010acc <HAL_RCCEx_GetPLL3ClockFreq>:
  *         right PLL3CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL3_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL3ClockFreq(PLL3_ClocksTypeDef *PLL3_Clocks)
{
20010acc:	b480      	push	{r7}
20010ace:	b089      	sub	sp, #36	@ 0x24
20010ad0:	af00      	add	r7, sp, #0
20010ad2:	6078      	str	r0, [r7, #4]

  /* PLL3_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL3M) * PLL3N
  PLL3xCLK = PLL3_VCO / PLLxR
  */

  pll3n = (RCC->PLL3DIVR & RCC_PLL3DIVR_PLL3N);
20010ad4:	4ba6      	ldr	r3, [pc, #664]	@ (20010d70 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
20010ad6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
20010ad8:	f3c3 0308 	ubfx	r3, r3, #0, #9
20010adc:	61bb      	str	r3, [r7, #24]
  pll3source = (RCC->PLL3CFGR & RCC_PLL3CFGR_PLL3SRC);
20010ade:	4ba4      	ldr	r3, [pc, #656]	@ (20010d70 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
20010ae0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
20010ae2:	f003 0303 	and.w	r3, r3, #3
20010ae6:	617b      	str	r3, [r7, #20]
  pll3m = ((RCC->PLL3CFGR & RCC_PLL3CFGR_PLL3M) >> RCC_PLL3CFGR_PLL3M_Pos) + 1U;
20010ae8:	4ba1      	ldr	r3, [pc, #644]	@ (20010d70 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
20010aea:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
20010aec:	0a1b      	lsrs	r3, r3, #8
20010aee:	f003 030f 	and.w	r3, r3, #15
20010af2:	3301      	adds	r3, #1
20010af4:	613b      	str	r3, [r7, #16]
  pll3fracen = ((RCC->PLL3CFGR & RCC_PLL3CFGR_PLL3FRACEN) >> RCC_PLL3CFGR_PLL3FRACEN_Pos);
20010af6:	4b9e      	ldr	r3, [pc, #632]	@ (20010d70 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
20010af8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
20010afa:	091b      	lsrs	r3, r3, #4
20010afc:	f003 0301 	and.w	r3, r3, #1
20010b00:	60fb      	str	r3, [r7, #12]
  fracn3 = (float_t)(uint32_t)(pll3fracen * ((RCC->PLL3FRACR & RCC_PLL3FRACR_PLL3FRACN) >> \
20010b02:	4b9b      	ldr	r3, [pc, #620]	@ (20010d70 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
20010b04:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
20010b06:	08db      	lsrs	r3, r3, #3
20010b08:	f3c3 030c 	ubfx	r3, r3, #0, #13
20010b0c:	68fa      	ldr	r2, [r7, #12]
20010b0e:	fb02 f303 	mul.w	r3, r2, r3
20010b12:	ee07 3a90 	vmov	s15, r3
20010b16:	eef8 7a67 	vcvt.f32.u32	s15, s15
20010b1a:	edc7 7a02 	vstr	s15, [r7, #8]
                                             RCC_PLL3FRACR_PLL3FRACN_Pos));

  switch (pll3source)
20010b1e:	697b      	ldr	r3, [r7, #20]
20010b20:	2b03      	cmp	r3, #3
20010b22:	d062      	beq.n	20010bea <HAL_RCCEx_GetPLL3ClockFreq+0x11e>
20010b24:	697b      	ldr	r3, [r7, #20]
20010b26:	2b03      	cmp	r3, #3
20010b28:	f200 8081 	bhi.w	20010c2e <HAL_RCCEx_GetPLL3ClockFreq+0x162>
20010b2c:	697b      	ldr	r3, [r7, #20]
20010b2e:	2b01      	cmp	r3, #1
20010b30:	d024      	beq.n	20010b7c <HAL_RCCEx_GetPLL3ClockFreq+0xb0>
20010b32:	697b      	ldr	r3, [r7, #20]
20010b34:	2b02      	cmp	r3, #2
20010b36:	d17a      	bne.n	20010c2e <HAL_RCCEx_GetPLL3ClockFreq+0x162>
  {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_PLL3N) + \
20010b38:	693b      	ldr	r3, [r7, #16]
20010b3a:	ee07 3a90 	vmov	s15, r3
20010b3e:	eef8 7a67 	vcvt.f32.u32	s15, s15
20010b42:	eddf 6a8c 	vldr	s13, [pc, #560]	@ 20010d74 <HAL_RCCEx_GetPLL3ClockFreq+0x2a8>
20010b46:	ee86 7aa7 	vdiv.f32	s14, s13, s15
20010b4a:	4b89      	ldr	r3, [pc, #548]	@ (20010d70 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
20010b4c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
20010b4e:	f3c3 0308 	ubfx	r3, r3, #0, #9
20010b52:	ee07 3a90 	vmov	s15, r3
20010b56:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                         (fracn3 / (float_t)0x2000) + (float_t)1);
20010b5a:	ed97 6a02 	vldr	s12, [r7, #8]
20010b5e:	eddf 5a86 	vldr	s11, [pc, #536]	@ 20010d78 <HAL_RCCEx_GetPLL3ClockFreq+0x2ac>
20010b62:	eec6 7a25 	vdiv.f32	s15, s12, s11
      pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_PLL3N) + \
20010b66:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                         (fracn3 / (float_t)0x2000) + (float_t)1);
20010b6a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
20010b6e:	ee77 7aa6 	vadd.f32	s15, s15, s13
      pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_PLL3N) + \
20010b72:	ee67 7a27 	vmul.f32	s15, s14, s15
20010b76:	edc7 7a07 	vstr	s15, [r7, #28]

      break;
20010b7a:	e08f      	b.n	20010c9c <HAL_RCCEx_GetPLL3ClockFreq+0x1d0>
    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
      pll3vco = ((float_t)MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> RCC_ICSCR1_MSISRANGE_Pos)] / (float_t)pll3m) * \
20010b7c:	4b7c      	ldr	r3, [pc, #496]	@ (20010d70 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
20010b7e:	689b      	ldr	r3, [r3, #8]
20010b80:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
20010b84:	2b00      	cmp	r3, #0
20010b86:	d005      	beq.n	20010b94 <HAL_RCCEx_GetPLL3ClockFreq+0xc8>
20010b88:	4b79      	ldr	r3, [pc, #484]	@ (20010d70 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
20010b8a:	689b      	ldr	r3, [r3, #8]
20010b8c:	0f1b      	lsrs	r3, r3, #28
20010b8e:	f003 030f 	and.w	r3, r3, #15
20010b92:	e006      	b.n	20010ba2 <HAL_RCCEx_GetPLL3ClockFreq+0xd6>
20010b94:	4b76      	ldr	r3, [pc, #472]	@ (20010d70 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
20010b96:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
20010b9a:	041b      	lsls	r3, r3, #16
20010b9c:	0f1b      	lsrs	r3, r3, #28
20010b9e:	f003 030f 	and.w	r3, r3, #15
20010ba2:	4a76      	ldr	r2, [pc, #472]	@ (20010d7c <HAL_RCCEx_GetPLL3ClockFreq+0x2b0>)
20010ba4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
20010ba8:	ee07 3a90 	vmov	s15, r3
20010bac:	eef8 6a67 	vcvt.f32.u32	s13, s15
20010bb0:	693b      	ldr	r3, [r7, #16]
20010bb2:	ee07 3a90 	vmov	s15, r3
20010bb6:	eef8 7a67 	vcvt.f32.u32	s15, s15
20010bba:	ee86 7aa7 	vdiv.f32	s14, s13, s15
                ((float_t)pll3n + (fracn3 / (float_t)0x2000) + (float_t)1);
20010bbe:	69bb      	ldr	r3, [r7, #24]
20010bc0:	ee07 3a90 	vmov	s15, r3
20010bc4:	eef8 6a67 	vcvt.f32.u32	s13, s15
20010bc8:	ed97 6a02 	vldr	s12, [r7, #8]
20010bcc:	eddf 5a6a 	vldr	s11, [pc, #424]	@ 20010d78 <HAL_RCCEx_GetPLL3ClockFreq+0x2ac>
20010bd0:	eec6 7a25 	vdiv.f32	s15, s12, s11
20010bd4:	ee76 7aa7 	vadd.f32	s15, s13, s15
20010bd8:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
20010bdc:	ee77 7aa6 	vadd.f32	s15, s15, s13
      pll3vco = ((float_t)MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> RCC_ICSCR1_MSISRANGE_Pos)] / (float_t)pll3m) * \
20010be0:	ee67 7a27 	vmul.f32	s15, s14, s15
20010be4:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
20010be8:	e058      	b.n	20010c9c <HAL_RCCEx_GetPLL3ClockFreq+0x1d0>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_PLL3N) + \
20010bea:	693b      	ldr	r3, [r7, #16]
20010bec:	ee07 3a90 	vmov	s15, r3
20010bf0:	eef8 7a67 	vcvt.f32.u32	s15, s15
20010bf4:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 20010d74 <HAL_RCCEx_GetPLL3ClockFreq+0x2a8>
20010bf8:	ee86 7aa7 	vdiv.f32	s14, s13, s15
20010bfc:	4b5c      	ldr	r3, [pc, #368]	@ (20010d70 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
20010bfe:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
20010c00:	f3c3 0308 	ubfx	r3, r3, #0, #9
20010c04:	ee07 3a90 	vmov	s15, r3
20010c08:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                         (fracn3 / (float_t)0x2000) + (float_t)1);
20010c0c:	ed97 6a02 	vldr	s12, [r7, #8]
20010c10:	eddf 5a59 	vldr	s11, [pc, #356]	@ 20010d78 <HAL_RCCEx_GetPLL3ClockFreq+0x2ac>
20010c14:	eec6 7a25 	vdiv.f32	s15, s12, s11
      pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_PLL3N) + \
20010c18:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                         (fracn3 / (float_t)0x2000) + (float_t)1);
20010c1c:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
20010c20:	ee77 7aa6 	vadd.f32	s15, s15, s13
      pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_PLL3N) + \
20010c24:	ee67 7a27 	vmul.f32	s15, s14, s15
20010c28:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
20010c2c:	e036      	b.n	20010c9c <HAL_RCCEx_GetPLL3ClockFreq+0x1d0>

    default:
      pll3vco = ((float_t)MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> RCC_ICSCR1_MSISRANGE_Pos)] / (float_t)pll3m) * \
20010c2e:	4b50      	ldr	r3, [pc, #320]	@ (20010d70 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
20010c30:	689b      	ldr	r3, [r3, #8]
20010c32:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
20010c36:	2b00      	cmp	r3, #0
20010c38:	d005      	beq.n	20010c46 <HAL_RCCEx_GetPLL3ClockFreq+0x17a>
20010c3a:	4b4d      	ldr	r3, [pc, #308]	@ (20010d70 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
20010c3c:	689b      	ldr	r3, [r3, #8]
20010c3e:	0f1b      	lsrs	r3, r3, #28
20010c40:	f003 030f 	and.w	r3, r3, #15
20010c44:	e006      	b.n	20010c54 <HAL_RCCEx_GetPLL3ClockFreq+0x188>
20010c46:	4b4a      	ldr	r3, [pc, #296]	@ (20010d70 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
20010c48:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
20010c4c:	041b      	lsls	r3, r3, #16
20010c4e:	0f1b      	lsrs	r3, r3, #28
20010c50:	f003 030f 	and.w	r3, r3, #15
20010c54:	4a49      	ldr	r2, [pc, #292]	@ (20010d7c <HAL_RCCEx_GetPLL3ClockFreq+0x2b0>)
20010c56:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
20010c5a:	ee07 3a90 	vmov	s15, r3
20010c5e:	eef8 6a67 	vcvt.f32.u32	s13, s15
20010c62:	693b      	ldr	r3, [r7, #16]
20010c64:	ee07 3a90 	vmov	s15, r3
20010c68:	eef8 7a67 	vcvt.f32.u32	s15, s15
20010c6c:	ee86 7aa7 	vdiv.f32	s14, s13, s15
                ((float_t)pll3n + (fracn3 / (float_t)0x2000) + (float_t)1);
20010c70:	69bb      	ldr	r3, [r7, #24]
20010c72:	ee07 3a90 	vmov	s15, r3
20010c76:	eef8 6a67 	vcvt.f32.u32	s13, s15
20010c7a:	ed97 6a02 	vldr	s12, [r7, #8]
20010c7e:	eddf 5a3e 	vldr	s11, [pc, #248]	@ 20010d78 <HAL_RCCEx_GetPLL3ClockFreq+0x2ac>
20010c82:	eec6 7a25 	vdiv.f32	s15, s12, s11
20010c86:	ee76 7aa7 	vadd.f32	s15, s13, s15
20010c8a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
20010c8e:	ee77 7aa6 	vadd.f32	s15, s15, s13
      pll3vco = ((float_t)MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> RCC_ICSCR1_MSISRANGE_Pos)] / (float_t)pll3m) * \
20010c92:	ee67 7a27 	vmul.f32	s15, s14, s15
20010c96:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
20010c9a:	bf00      	nop
  }

  if (__HAL_RCC_GET_PLL3CLKOUT_CONFIG(RCC_PLL3_DIVP) != 0U)
20010c9c:	4b34      	ldr	r3, [pc, #208]	@ (20010d70 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
20010c9e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
20010ca0:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
20010ca4:	2b00      	cmp	r3, #0
20010ca6:	d017      	beq.n	20010cd8 <HAL_RCCEx_GetPLL3ClockFreq+0x20c>
  {
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & \
20010ca8:	4b31      	ldr	r3, [pc, #196]	@ (20010d70 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
20010caa:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
20010cac:	0a5b      	lsrs	r3, r3, #9
20010cae:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
20010cb2:	ee07 3a90 	vmov	s15, r3
20010cb6:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                   RCC_PLL3DIVR_PLL3P) >> RCC_PLL3DIVR_PLL3P_Pos) + \
20010cba:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
20010cbe:	ee37 7a87 	vadd.f32	s14, s15, s14
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & \
20010cc2:	edd7 6a07 	vldr	s13, [r7, #28]
20010cc6:	eec6 7a87 	vdiv.f32	s15, s13, s14
20010cca:	eefc 7ae7 	vcvt.u32.f32	s15, s15
20010cce:	ee17 2a90 	vmov	r2, s15
20010cd2:	687b      	ldr	r3, [r7, #4]
20010cd4:	601a      	str	r2, [r3, #0]
20010cd6:	e002      	b.n	20010cde <HAL_RCCEx_GetPLL3ClockFreq+0x212>
                                                                   (float_t)1));
  }
  else
  {
    PLL3_Clocks->PLL3_P_Frequency = 0U;
20010cd8:	687b      	ldr	r3, [r7, #4]
20010cda:	2200      	movs	r2, #0
20010cdc:	601a      	str	r2, [r3, #0]
  }

  if (__HAL_RCC_GET_PLL3CLKOUT_CONFIG(RCC_PLL3_DIVQ) != 0U)
20010cde:	4b24      	ldr	r3, [pc, #144]	@ (20010d70 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
20010ce0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
20010ce2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
20010ce6:	2b00      	cmp	r3, #0
20010ce8:	d017      	beq.n	20010d1a <HAL_RCCEx_GetPLL3ClockFreq+0x24e>
  {
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & \
20010cea:	4b21      	ldr	r3, [pc, #132]	@ (20010d70 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
20010cec:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
20010cee:	0c1b      	lsrs	r3, r3, #16
20010cf0:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
20010cf4:	ee07 3a90 	vmov	s15, r3
20010cf8:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                   RCC_PLL3DIVR_PLL3Q) >> RCC_PLL3DIVR_PLL3Q_Pos) + \
20010cfc:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
20010d00:	ee37 7a87 	vadd.f32	s14, s15, s14
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & \
20010d04:	edd7 6a07 	vldr	s13, [r7, #28]
20010d08:	eec6 7a87 	vdiv.f32	s15, s13, s14
20010d0c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
20010d10:	ee17 2a90 	vmov	r2, s15
20010d14:	687b      	ldr	r3, [r7, #4]
20010d16:	605a      	str	r2, [r3, #4]
20010d18:	e002      	b.n	20010d20 <HAL_RCCEx_GetPLL3ClockFreq+0x254>
                                                                   (float_t)1));
  }
  else
  {
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
20010d1a:	687b      	ldr	r3, [r7, #4]
20010d1c:	2200      	movs	r2, #0
20010d1e:	605a      	str	r2, [r3, #4]
  }

  if (__HAL_RCC_GET_PLL3CLKOUT_CONFIG(RCC_PLL3_DIVR) != 0U)
20010d20:	4b13      	ldr	r3, [pc, #76]	@ (20010d70 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
20010d22:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
20010d24:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
20010d28:	2b00      	cmp	r3, #0
20010d2a:	d017      	beq.n	20010d5c <HAL_RCCEx_GetPLL3ClockFreq+0x290>
  {
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & \
20010d2c:	4b10      	ldr	r3, [pc, #64]	@ (20010d70 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
20010d2e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
20010d30:	0e1b      	lsrs	r3, r3, #24
20010d32:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
20010d36:	ee07 3a90 	vmov	s15, r3
20010d3a:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                   RCC_PLL3DIVR_PLL3R) >> RCC_PLL3DIVR_PLL3R_Pos) + \
20010d3e:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
20010d42:	ee37 7a87 	vadd.f32	s14, s15, s14
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & \
20010d46:	edd7 6a07 	vldr	s13, [r7, #28]
20010d4a:	eec6 7a87 	vdiv.f32	s15, s13, s14
20010d4e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
20010d52:	ee17 2a90 	vmov	r2, s15
20010d56:	687b      	ldr	r3, [r7, #4]
20010d58:	609a      	str	r2, [r3, #8]
  else
  {
    PLL3_Clocks->PLL3_R_Frequency = 0U;
  }

}
20010d5a:	e002      	b.n	20010d62 <HAL_RCCEx_GetPLL3ClockFreq+0x296>
    PLL3_Clocks->PLL3_R_Frequency = 0U;
20010d5c:	687b      	ldr	r3, [r7, #4]
20010d5e:	2200      	movs	r2, #0
20010d60:	609a      	str	r2, [r3, #8]
}
20010d62:	bf00      	nop
20010d64:	3724      	adds	r7, #36	@ 0x24
20010d66:	46bd      	mov	sp, r7
20010d68:	f85d 7b04 	ldr.w	r7, [sp], #4
20010d6c:	4770      	bx	lr
20010d6e:	bf00      	nop
20010d70:	46020c00 	.word	0x46020c00
20010d74:	4b742400 	.word	0x4b742400
20010d78:	46000000 	.word	0x46000000
20010d7c:	200185b0 	.word	0x200185b0

20010d80 <HAL_RCCEx_GetPeriphCLKFreq>:
  * @retval Frequency in Hz
  *
  *        (*) value not defined in all devices.
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint64_t PeriphClk)
{
20010d80:	b580      	push	{r7, lr}
20010d82:	b08e      	sub	sp, #56	@ 0x38
20010d84:	af00      	add	r7, sp, #0
20010d86:	e9c7 0100 	strd	r0, r1, [r7]
  uint32_t srcclk;

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClk));

  if (PeriphClk == RCC_PERIPHCLK_RTC)
20010d8a:	e9d7 2300 	ldrd	r2, r3, [r7]
20010d8e:	f5a2 2180 	sub.w	r1, r2, #262144	@ 0x40000
20010d92:	430b      	orrs	r3, r1
20010d94:	d145      	bne.n	20010e22 <HAL_RCCEx_GetPeriphCLKFreq+0xa2>
  {
    /* Get the current RTC source */
    srcclk = __HAL_RCC_GET_RTC_SOURCE();
20010d96:	4baa      	ldr	r3, [pc, #680]	@ (20011040 <HAL_RCCEx_GetPeriphCLKFreq+0x2c0>)
20010d98:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
20010d9c:	f403 7340 	and.w	r3, r3, #768	@ 0x300
20010da0:	633b      	str	r3, [r7, #48]	@ 0x30

    /* Check if LSE is ready and if RTC clock selection is LSE */
    if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_RTCCLKSOURCE_LSE))
20010da2:	4ba7      	ldr	r3, [pc, #668]	@ (20011040 <HAL_RCCEx_GetPeriphCLKFreq+0x2c0>)
20010da4:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
20010da8:	f003 0302 	and.w	r3, r3, #2
20010dac:	2b02      	cmp	r3, #2
20010dae:	d108      	bne.n	20010dc2 <HAL_RCCEx_GetPeriphCLKFreq+0x42>
20010db0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
20010db2:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
20010db6:	d104      	bne.n	20010dc2 <HAL_RCCEx_GetPeriphCLKFreq+0x42>
    {
      frequency = LSE_VALUE;
20010db8:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
20010dbc:	637b      	str	r3, [r7, #52]	@ 0x34
20010dbe:	f001 b987 	b.w	200120d0 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
    /* Check if LSI is ready and if RTC clock selection is LSI */
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY)) && (srcclk == RCC_RTCCLKSOURCE_LSI))
20010dc2:	4b9f      	ldr	r3, [pc, #636]	@ (20011040 <HAL_RCCEx_GetPeriphCLKFreq+0x2c0>)
20010dc4:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
20010dc8:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
20010dcc:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
20010dd0:	d114      	bne.n	20010dfc <HAL_RCCEx_GetPeriphCLKFreq+0x7c>
20010dd2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
20010dd4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
20010dd8:	d110      	bne.n	20010dfc <HAL_RCCEx_GetPeriphCLKFreq+0x7c>
    {
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
20010dda:	4b99      	ldr	r3, [pc, #612]	@ (20011040 <HAL_RCCEx_GetPeriphCLKFreq+0x2c0>)
20010ddc:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
20010de0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
20010de4:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
20010de8:	d103      	bne.n	20010df2 <HAL_RCCEx_GetPeriphCLKFreq+0x72>
      {
        frequency = LSI_VALUE / 128U;
20010dea:	23fa      	movs	r3, #250	@ 0xfa
20010dec:	637b      	str	r3, [r7, #52]	@ 0x34
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
20010dee:	f001 b96f 	b.w	200120d0 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
      }
      else
      {
        frequency = LSI_VALUE;
20010df2:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
20010df6:	637b      	str	r3, [r7, #52]	@ 0x34
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
20010df8:	f001 b96a 	b.w	200120d0 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
      }
    }
    /* Check if HSE is ready  and if RTC clock selection is HSI_DIV32*/
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (srcclk == RCC_RTCCLKSOURCE_HSE_DIV32))
20010dfc:	4b90      	ldr	r3, [pc, #576]	@ (20011040 <HAL_RCCEx_GetPeriphCLKFreq+0x2c0>)
20010dfe:	681b      	ldr	r3, [r3, #0]
20010e00:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
20010e04:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
20010e08:	d107      	bne.n	20010e1a <HAL_RCCEx_GetPeriphCLKFreq+0x9a>
20010e0a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
20010e0c:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
20010e10:	d103      	bne.n	20010e1a <HAL_RCCEx_GetPeriphCLKFreq+0x9a>
    {
      frequency = HSE_VALUE / 32U;
20010e12:	4b8c      	ldr	r3, [pc, #560]	@ (20011044 <HAL_RCCEx_GetPeriphCLKFreq+0x2c4>)
20010e14:	637b      	str	r3, [r7, #52]	@ 0x34
20010e16:	f001 b95b 	b.w	200120d0 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
    /* Clock not enabled for RTC*/
    else
    {
      frequency = 0U;
20010e1a:	2300      	movs	r3, #0
20010e1c:	637b      	str	r3, [r7, #52]	@ 0x34
20010e1e:	f001 b957 	b.w	200120d0 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SAI1)
20010e22:	e9d7 2300 	ldrd	r2, r3, [r7]
20010e26:	f5a2 5100 	sub.w	r1, r2, #8192	@ 0x2000
20010e2a:	430b      	orrs	r3, r1
20010e2c:	d151      	bne.n	20010ed2 <HAL_RCCEx_GetPeriphCLKFreq+0x152>
  {
    srcclk = __HAL_RCC_GET_SAI1_SOURCE();
20010e2e:	4b84      	ldr	r3, [pc, #528]	@ (20011040 <HAL_RCCEx_GetPeriphCLKFreq+0x2c0>)
20010e30:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
20010e34:	f003 03e0 	and.w	r3, r3, #224	@ 0xe0
20010e38:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (srcclk)
20010e3a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
20010e3c:	2b80      	cmp	r3, #128	@ 0x80
20010e3e:	d035      	beq.n	20010eac <HAL_RCCEx_GetPeriphCLKFreq+0x12c>
20010e40:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
20010e42:	2b80      	cmp	r3, #128	@ 0x80
20010e44:	d841      	bhi.n	20010eca <HAL_RCCEx_GetPeriphCLKFreq+0x14a>
20010e46:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
20010e48:	2b60      	cmp	r3, #96	@ 0x60
20010e4a:	d02a      	beq.n	20010ea2 <HAL_RCCEx_GetPeriphCLKFreq+0x122>
20010e4c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
20010e4e:	2b60      	cmp	r3, #96	@ 0x60
20010e50:	d83b      	bhi.n	20010eca <HAL_RCCEx_GetPeriphCLKFreq+0x14a>
20010e52:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
20010e54:	2b40      	cmp	r3, #64	@ 0x40
20010e56:	d009      	beq.n	20010e6c <HAL_RCCEx_GetPeriphCLKFreq+0xec>
20010e58:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
20010e5a:	2b40      	cmp	r3, #64	@ 0x40
20010e5c:	d835      	bhi.n	20010eca <HAL_RCCEx_GetPeriphCLKFreq+0x14a>
20010e5e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
20010e60:	2b00      	cmp	r3, #0
20010e62:	d00c      	beq.n	20010e7e <HAL_RCCEx_GetPeriphCLKFreq+0xfe>
20010e64:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
20010e66:	2b20      	cmp	r3, #32
20010e68:	d012      	beq.n	20010e90 <HAL_RCCEx_GetPeriphCLKFreq+0x110>
20010e6a:	e02e      	b.n	20010eca <HAL_RCCEx_GetPeriphCLKFreq+0x14a>
    {
      case RCC_SAI1CLKSOURCE_PLL1: /* PLL1P is the clock source for SAI1 */

        HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
20010e6c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
20010e70:	4618      	mov	r0, r3
20010e72:	f7ff fb77 	bl	20010564 <HAL_RCCEx_GetPLL1ClockFreq>
        frequency = pll1_clocks.PLL1_P_Frequency;
20010e76:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
20010e78:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
20010e7a:	f001 b929 	b.w	200120d0 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>

      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2P is the clock source for SAI1 */

        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
20010e7e:	f107 0318 	add.w	r3, r7, #24
20010e82:	4618      	mov	r0, r3
20010e84:	f7ff fcc8 	bl	20010818 <HAL_RCCEx_GetPLL2ClockFreq>
        frequency = pll2_clocks.PLL2_P_Frequency;
20010e88:	69bb      	ldr	r3, [r7, #24]
20010e8a:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
20010e8c:	f001 b920 	b.w	200120d0 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>

      case RCC_SAI1CLKSOURCE_PLL3: /* PLLI3P is the clock source for SAI1 */

        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
20010e90:	f107 030c 	add.w	r3, r7, #12
20010e94:	4618      	mov	r0, r3
20010e96:	f7ff fe19 	bl	20010acc <HAL_RCCEx_GetPLL3ClockFreq>
        frequency = pll3_clocks.PLL3_P_Frequency;
20010e9a:	68fb      	ldr	r3, [r7, #12]
20010e9c:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
20010e9e:	f001 b917 	b.w	200120d0 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>

      case RCC_SAI1CLKSOURCE_PIN:

        frequency = EXTERNAL_SAI1_CLOCK_VALUE;
20010ea2:	f64b 3380 	movw	r3, #48000	@ 0xbb80
20010ea6:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
20010ea8:	f001 b912 	b.w	200120d0 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>

      case RCC_SAI1CLKSOURCE_HSI: /* HSI is the clock source for SAI1 */

        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
20010eac:	4b64      	ldr	r3, [pc, #400]	@ (20011040 <HAL_RCCEx_GetPeriphCLKFreq+0x2c0>)
20010eae:	681b      	ldr	r3, [r3, #0]
20010eb0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
20010eb4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
20010eb8:	d103      	bne.n	20010ec2 <HAL_RCCEx_GetPeriphCLKFreq+0x142>
        {
          frequency = HSI_VALUE;
20010eba:	4b63      	ldr	r3, [pc, #396]	@ (20011048 <HAL_RCCEx_GetPeriphCLKFreq+0x2c8>)
20010ebc:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
20010ebe:	f001 b907 	b.w	200120d0 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
          frequency = 0U;
20010ec2:	2300      	movs	r3, #0
20010ec4:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
20010ec6:	f001 b903 	b.w	200120d0 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>

      default :
      {
        frequency = 0U;
20010eca:	2300      	movs	r3, #0
20010ecc:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
20010ece:	f001 b8ff 	b.w	200120d0 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
      }
    }
  }
#if defined(SAI2)
  else if (PeriphClk == RCC_PERIPHCLK_SAI2)
20010ed2:	e9d7 2300 	ldrd	r2, r3, [r7]
20010ed6:	f5a2 4180 	sub.w	r1, r2, #16384	@ 0x4000
20010eda:	430b      	orrs	r3, r1
20010edc:	d158      	bne.n	20010f90 <HAL_RCCEx_GetPeriphCLKFreq+0x210>
  {
    srcclk = __HAL_RCC_GET_SAI2_SOURCE();
20010ede:	4b58      	ldr	r3, [pc, #352]	@ (20011040 <HAL_RCCEx_GetPeriphCLKFreq+0x2c0>)
20010ee0:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
20010ee4:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
20010ee8:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (srcclk)
20010eea:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
20010eec:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
20010ef0:	d03b      	beq.n	20010f6a <HAL_RCCEx_GetPeriphCLKFreq+0x1ea>
20010ef2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
20010ef4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
20010ef8:	d846      	bhi.n	20010f88 <HAL_RCCEx_GetPeriphCLKFreq+0x208>
20010efa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
20010efc:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
20010f00:	d02e      	beq.n	20010f60 <HAL_RCCEx_GetPeriphCLKFreq+0x1e0>
20010f02:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
20010f04:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
20010f08:	d83e      	bhi.n	20010f88 <HAL_RCCEx_GetPeriphCLKFreq+0x208>
20010f0a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
20010f0c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
20010f10:	d00b      	beq.n	20010f2a <HAL_RCCEx_GetPeriphCLKFreq+0x1aa>
20010f12:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
20010f14:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
20010f18:	d836      	bhi.n	20010f88 <HAL_RCCEx_GetPeriphCLKFreq+0x208>
20010f1a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
20010f1c:	2b00      	cmp	r3, #0
20010f1e:	d00d      	beq.n	20010f3c <HAL_RCCEx_GetPeriphCLKFreq+0x1bc>
20010f20:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
20010f22:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
20010f26:	d012      	beq.n	20010f4e <HAL_RCCEx_GetPeriphCLKFreq+0x1ce>
20010f28:	e02e      	b.n	20010f88 <HAL_RCCEx_GetPeriphCLKFreq+0x208>
    {
      case RCC_SAI2CLKSOURCE_PLL1: /* PLL1P is the clock source for SAI1 */

        HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
20010f2a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
20010f2e:	4618      	mov	r0, r3
20010f30:	f7ff fb18 	bl	20010564 <HAL_RCCEx_GetPLL1ClockFreq>
        frequency = pll1_clocks.PLL1_P_Frequency;
20010f34:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
20010f36:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
20010f38:	f001 b8ca 	b.w	200120d0 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>

      case RCC_SAI2CLKSOURCE_PLL2: /* PLL2P is the clock source for SAI1 */

        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
20010f3c:	f107 0318 	add.w	r3, r7, #24
20010f40:	4618      	mov	r0, r3
20010f42:	f7ff fc69 	bl	20010818 <HAL_RCCEx_GetPLL2ClockFreq>
        frequency = pll2_clocks.PLL2_P_Frequency;
20010f46:	69bb      	ldr	r3, [r7, #24]
20010f48:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
20010f4a:	f001 b8c1 	b.w	200120d0 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>

      case RCC_SAI2CLKSOURCE_PLL3: /* PLLI3P is the clock source for SAI1 */

        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
20010f4e:	f107 030c 	add.w	r3, r7, #12
20010f52:	4618      	mov	r0, r3
20010f54:	f7ff fdba 	bl	20010acc <HAL_RCCEx_GetPLL3ClockFreq>
        frequency = pll3_clocks.PLL3_P_Frequency;
20010f58:	68fb      	ldr	r3, [r7, #12]
20010f5a:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
20010f5c:	f001 b8b8 	b.w	200120d0 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>

      case RCC_SAI2CLKSOURCE_PIN:

        frequency = EXTERNAL_SAI1_CLOCK_VALUE;
20010f60:	f64b 3380 	movw	r3, #48000	@ 0xbb80
20010f64:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
20010f66:	f001 b8b3 	b.w	200120d0 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>

      case RCC_SAI2CLKSOURCE_HSI: /* HSI is the clock source for SAI1 */

        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
20010f6a:	4b35      	ldr	r3, [pc, #212]	@ (20011040 <HAL_RCCEx_GetPeriphCLKFreq+0x2c0>)
20010f6c:	681b      	ldr	r3, [r3, #0]
20010f6e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
20010f72:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
20010f76:	d103      	bne.n	20010f80 <HAL_RCCEx_GetPeriphCLKFreq+0x200>
        {
          frequency = HSI_VALUE;
20010f78:	4b33      	ldr	r3, [pc, #204]	@ (20011048 <HAL_RCCEx_GetPeriphCLKFreq+0x2c8>)
20010f7a:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
20010f7c:	f001 b8a8 	b.w	200120d0 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
          frequency = 0U;
20010f80:	2300      	movs	r3, #0
20010f82:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
20010f84:	f001 b8a4 	b.w	200120d0 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>

      default :

        frequency = 0U;
20010f88:	2300      	movs	r3, #0
20010f8a:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
20010f8c:	f001 b8a0 	b.w	200120d0 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    {
      frequency = 0U;
    }
  }
#endif /* SAES */
  else if (PeriphClk == RCC_PERIPHCLK_ICLK)
20010f90:	e9d7 2300 	ldrd	r2, r3, [r7]
20010f94:	f5a2 1180 	sub.w	r1, r2, #1048576	@ 0x100000
20010f98:	430b      	orrs	r3, r1
20010f9a:	d16e      	bne.n	2001107a <HAL_RCCEx_GetPeriphCLKFreq+0x2fa>
  {
    srcclk = __HAL_RCC_GET_ICLK_SOURCE();
20010f9c:	4b28      	ldr	r3, [pc, #160]	@ (20011040 <HAL_RCCEx_GetPeriphCLKFreq+0x2c0>)
20010f9e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
20010fa2:	f003 6340 	and.w	r3, r3, #201326592	@ 0xc000000
20010fa6:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (srcclk)
20010fa8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
20010faa:	f1b3 6f40 	cmp.w	r3, #201326592	@ 0xc000000
20010fae:	d034      	beq.n	2001101a <HAL_RCCEx_GetPeriphCLKFreq+0x29a>
20010fb0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
20010fb2:	f1b3 6f40 	cmp.w	r3, #201326592	@ 0xc000000
20010fb6:	d85c      	bhi.n	20011072 <HAL_RCCEx_GetPeriphCLKFreq+0x2f2>
20010fb8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
20010fba:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
20010fbe:	d00b      	beq.n	20010fd8 <HAL_RCCEx_GetPeriphCLKFreq+0x258>
20010fc0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
20010fc2:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
20010fc6:	d854      	bhi.n	20011072 <HAL_RCCEx_GetPeriphCLKFreq+0x2f2>
20010fc8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
20010fca:	2b00      	cmp	r3, #0
20010fcc:	d016      	beq.n	20010ffc <HAL_RCCEx_GetPeriphCLKFreq+0x27c>
20010fce:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
20010fd0:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
20010fd4:	d009      	beq.n	20010fea <HAL_RCCEx_GetPeriphCLKFreq+0x26a>
20010fd6:	e04c      	b.n	20011072 <HAL_RCCEx_GetPeriphCLKFreq+0x2f2>
    {
      case RCC_ICLK_CLKSOURCE_PLL1: /* PLL1Q  */

        HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
20010fd8:	f107 0324 	add.w	r3, r7, #36	@ 0x24
20010fdc:	4618      	mov	r0, r3
20010fde:	f7ff fac1 	bl	20010564 <HAL_RCCEx_GetPLL1ClockFreq>
        frequency = pll1_clocks.PLL1_Q_Frequency;
20010fe2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
20010fe4:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
20010fe6:	f001 b873 	b.w	200120d0 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>

      case RCC_ICLK_CLKSOURCE_PLL2: /* PLL2Q */

        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
20010fea:	f107 0318 	add.w	r3, r7, #24
20010fee:	4618      	mov	r0, r3
20010ff0:	f7ff fc12 	bl	20010818 <HAL_RCCEx_GetPLL2ClockFreq>
        frequency = pll2_clocks.PLL2_Q_Frequency;
20010ff4:	69fb      	ldr	r3, [r7, #28]
20010ff6:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
20010ff8:	f001 b86a 	b.w	200120d0 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>

      case RCC_ICLK_CLKSOURCE_HSI48: /* HSI48 */

        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSI48RDY))
20010ffc:	4b10      	ldr	r3, [pc, #64]	@ (20011040 <HAL_RCCEx_GetPeriphCLKFreq+0x2c0>)
20010ffe:	681b      	ldr	r3, [r3, #0]
20011000:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
20011004:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
20011008:	d103      	bne.n	20011012 <HAL_RCCEx_GetPeriphCLKFreq+0x292>
        {
          frequency = HSI48_VALUE;
2001100a:	4b10      	ldr	r3, [pc, #64]	@ (2001104c <HAL_RCCEx_GetPeriphCLKFreq+0x2cc>)
2001100c:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
2001100e:	f001 b85f 	b.w	200120d0 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
          frequency = 0U;
20011012:	2300      	movs	r3, #0
20011014:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
20011016:	f001 b85b 	b.w	200120d0 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>

      case RCC_ICLK_CLKSOURCE_MSIK: /* MSIK frequency range in HZ */

        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY))
2001101a:	4b09      	ldr	r3, [pc, #36]	@ (20011040 <HAL_RCCEx_GetPeriphCLKFreq+0x2c0>)
2001101c:	681b      	ldr	r3, [r3, #0]
2001101e:	f003 0320 	and.w	r3, r3, #32
20011022:	2b20      	cmp	r3, #32
20011024:	d121      	bne.n	2001106a <HAL_RCCEx_GetPeriphCLKFreq+0x2ea>
        {
          frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
20011026:	4b06      	ldr	r3, [pc, #24]	@ (20011040 <HAL_RCCEx_GetPeriphCLKFreq+0x2c0>)
20011028:	689b      	ldr	r3, [r3, #8]
2001102a:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
2001102e:	2b00      	cmp	r3, #0
20011030:	d00e      	beq.n	20011050 <HAL_RCCEx_GetPeriphCLKFreq+0x2d0>
20011032:	4b03      	ldr	r3, [pc, #12]	@ (20011040 <HAL_RCCEx_GetPeriphCLKFreq+0x2c0>)
20011034:	689b      	ldr	r3, [r3, #8]
20011036:	0e1b      	lsrs	r3, r3, #24
20011038:	f003 030f 	and.w	r3, r3, #15
2001103c:	e00f      	b.n	2001105e <HAL_RCCEx_GetPeriphCLKFreq+0x2de>
2001103e:	bf00      	nop
20011040:	46020c00 	.word	0x46020c00
20011044:	0007a120 	.word	0x0007a120
20011048:	00f42400 	.word	0x00f42400
2001104c:	02dc6c00 	.word	0x02dc6c00
20011050:	4ba7      	ldr	r3, [pc, #668]	@ (200112f0 <HAL_RCCEx_GetPeriphCLKFreq+0x570>)
20011052:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
20011056:	041b      	lsls	r3, r3, #16
20011058:	0e1b      	lsrs	r3, r3, #24
2001105a:	f003 030f 	and.w	r3, r3, #15
2001105e:	4aa5      	ldr	r2, [pc, #660]	@ (200112f4 <HAL_RCCEx_GetPeriphCLKFreq+0x574>)
20011060:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
20011064:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
20011066:	f001 b833 	b.w	200120d0 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
          frequency = 0U;
2001106a:	2300      	movs	r3, #0
2001106c:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
2001106e:	f001 b82f 	b.w	200120d0 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>

      default :

        frequency = 0U;
20011072:	2300      	movs	r3, #0
20011074:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
20011076:	f001 b82b 	b.w	200120d0 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SDMMC)
2001107a:	e9d7 2300 	ldrd	r2, r3, [r7]
2001107e:	f5a2 1100 	sub.w	r1, r2, #2097152	@ 0x200000
20011082:	430b      	orrs	r3, r1
20011084:	d17f      	bne.n	20011186 <HAL_RCCEx_GetPeriphCLKFreq+0x406>
  {
    srcclk = __HAL_RCC_GET_SDMMC_SOURCE();
20011086:	4b9a      	ldr	r3, [pc, #616]	@ (200112f0 <HAL_RCCEx_GetPeriphCLKFreq+0x570>)
20011088:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
2001108c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
20011090:	633b      	str	r3, [r7, #48]	@ 0x30
    if (srcclk == RCC_SDMMCCLKSOURCE_CLK48)
20011092:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
20011094:	2b00      	cmp	r3, #0
20011096:	d165      	bne.n	20011164 <HAL_RCCEx_GetPeriphCLKFreq+0x3e4>
    {
      srcclk = __HAL_RCC_GET_ICLK_SOURCE();
20011098:	4b95      	ldr	r3, [pc, #596]	@ (200112f0 <HAL_RCCEx_GetPeriphCLKFreq+0x570>)
2001109a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
2001109e:	f003 6340 	and.w	r3, r3, #201326592	@ 0xc000000
200110a2:	633b      	str	r3, [r7, #48]	@ 0x30

      switch (srcclk)
200110a4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
200110a6:	f1b3 6f40 	cmp.w	r3, #201326592	@ 0xc000000
200110aa:	d034      	beq.n	20011116 <HAL_RCCEx_GetPeriphCLKFreq+0x396>
200110ac:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
200110ae:	f1b3 6f40 	cmp.w	r3, #201326592	@ 0xc000000
200110b2:	d853      	bhi.n	2001115c <HAL_RCCEx_GetPeriphCLKFreq+0x3dc>
200110b4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
200110b6:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
200110ba:	d00b      	beq.n	200110d4 <HAL_RCCEx_GetPeriphCLKFreq+0x354>
200110bc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
200110be:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
200110c2:	d84b      	bhi.n	2001115c <HAL_RCCEx_GetPeriphCLKFreq+0x3dc>
200110c4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
200110c6:	2b00      	cmp	r3, #0
200110c8:	d016      	beq.n	200110f8 <HAL_RCCEx_GetPeriphCLKFreq+0x378>
200110ca:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
200110cc:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
200110d0:	d009      	beq.n	200110e6 <HAL_RCCEx_GetPeriphCLKFreq+0x366>
200110d2:	e043      	b.n	2001115c <HAL_RCCEx_GetPeriphCLKFreq+0x3dc>
      {
        case RCC_ICLK_CLKSOURCE_PLL1: /* PLL1Q  */
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
200110d4:	f107 0324 	add.w	r3, r7, #36	@ 0x24
200110d8:	4618      	mov	r0, r3
200110da:	f7ff fa43 	bl	20010564 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
200110de:	6abb      	ldr	r3, [r7, #40]	@ 0x28
200110e0:	637b      	str	r3, [r7, #52]	@ 0x34
          break;
200110e2:	f000 bff5 	b.w	200120d0 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
        }
        case RCC_ICLK_CLKSOURCE_PLL2: /* PLL2Q */
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
200110e6:	f107 0318 	add.w	r3, r7, #24
200110ea:	4618      	mov	r0, r3
200110ec:	f7ff fb94 	bl	20010818 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
200110f0:	69fb      	ldr	r3, [r7, #28]
200110f2:	637b      	str	r3, [r7, #52]	@ 0x34
          break;
200110f4:	f000 bfec 	b.w	200120d0 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
        }
        case RCC_ICLK_CLKSOURCE_HSI48: /* HSI48 */
        {
          if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSI48RDY))
200110f8:	4b7d      	ldr	r3, [pc, #500]	@ (200112f0 <HAL_RCCEx_GetPeriphCLKFreq+0x570>)
200110fa:	681b      	ldr	r3, [r3, #0]
200110fc:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
20011100:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
20011104:	d103      	bne.n	2001110e <HAL_RCCEx_GetPeriphCLKFreq+0x38e>
          {
            frequency = HSI48_VALUE;
20011106:	4b7c      	ldr	r3, [pc, #496]	@ (200112f8 <HAL_RCCEx_GetPeriphCLKFreq+0x578>)
20011108:	637b      	str	r3, [r7, #52]	@ 0x34
          }
          else
          {
            frequency = 0U;
          }
          break;
2001110a:	f000 bfe1 	b.w	200120d0 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
            frequency = 0U;
2001110e:	2300      	movs	r3, #0
20011110:	637b      	str	r3, [r7, #52]	@ 0x34
          break;
20011112:	f000 bfdd 	b.w	200120d0 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
        }
        case RCC_ICLK_CLKSOURCE_MSIK: /* MSIK frequency range in HZ */
        {
          if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY))
20011116:	4b76      	ldr	r3, [pc, #472]	@ (200112f0 <HAL_RCCEx_GetPeriphCLKFreq+0x570>)
20011118:	681b      	ldr	r3, [r3, #0]
2001111a:	f003 0320 	and.w	r3, r3, #32
2001111e:	2b20      	cmp	r3, #32
20011120:	d118      	bne.n	20011154 <HAL_RCCEx_GetPeriphCLKFreq+0x3d4>
          {
            frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
20011122:	4b73      	ldr	r3, [pc, #460]	@ (200112f0 <HAL_RCCEx_GetPeriphCLKFreq+0x570>)
20011124:	689b      	ldr	r3, [r3, #8]
20011126:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
2001112a:	2b00      	cmp	r3, #0
2001112c:	d005      	beq.n	2001113a <HAL_RCCEx_GetPeriphCLKFreq+0x3ba>
2001112e:	4b70      	ldr	r3, [pc, #448]	@ (200112f0 <HAL_RCCEx_GetPeriphCLKFreq+0x570>)
20011130:	689b      	ldr	r3, [r3, #8]
20011132:	0e1b      	lsrs	r3, r3, #24
20011134:	f003 030f 	and.w	r3, r3, #15
20011138:	e006      	b.n	20011148 <HAL_RCCEx_GetPeriphCLKFreq+0x3c8>
2001113a:	4b6d      	ldr	r3, [pc, #436]	@ (200112f0 <HAL_RCCEx_GetPeriphCLKFreq+0x570>)
2001113c:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
20011140:	041b      	lsls	r3, r3, #16
20011142:	0e1b      	lsrs	r3, r3, #24
20011144:	f003 030f 	and.w	r3, r3, #15
20011148:	4a6a      	ldr	r2, [pc, #424]	@ (200112f4 <HAL_RCCEx_GetPeriphCLKFreq+0x574>)
2001114a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
2001114e:	637b      	str	r3, [r7, #52]	@ 0x34
          }
          else
          {
            frequency = 0U;
          }
          break;
20011150:	f000 bfbe 	b.w	200120d0 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
            frequency = 0U;
20011154:	2300      	movs	r3, #0
20011156:	637b      	str	r3, [r7, #52]	@ 0x34
          break;
20011158:	f000 bfba 	b.w	200120d0 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
        }
        default :
        {
          frequency = 0U;
2001115c:	2300      	movs	r3, #0
2001115e:	637b      	str	r3, [r7, #52]	@ 0x34
          break;
20011160:	f000 bfb6 	b.w	200120d0 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
        }
      }
    }
    else if (srcclk == RCC_SDMMCCLKSOURCE_PLL1)
20011164:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
20011166:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
2001116a:	d108      	bne.n	2001117e <HAL_RCCEx_GetPeriphCLKFreq+0x3fe>
    {
      HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
2001116c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
20011170:	4618      	mov	r0, r3
20011172:	f7ff f9f7 	bl	20010564 <HAL_RCCEx_GetPLL1ClockFreq>
      frequency = pll1_clocks.PLL1_P_Frequency;
20011176:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
20011178:	637b      	str	r3, [r7, #52]	@ 0x34
2001117a:	f000 bfa9 	b.w	200120d0 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
    else
    {
      frequency = 0U;
2001117e:	2300      	movs	r3, #0
20011180:	637b      	str	r3, [r7, #52]	@ 0x34
20011182:	f000 bfa5 	b.w	200120d0 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_USART1)
20011186:	e9d7 2300 	ldrd	r2, r3, [r7]
2001118a:	1e51      	subs	r1, r2, #1
2001118c:	430b      	orrs	r3, r1
2001118e:	d136      	bne.n	200111fe <HAL_RCCEx_GetPeriphCLKFreq+0x47e>
  {
    /* Get the current USART1 source */
    srcclk = __HAL_RCC_GET_USART1_SOURCE();
20011190:	4b57      	ldr	r3, [pc, #348]	@ (200112f0 <HAL_RCCEx_GetPeriphCLKFreq+0x570>)
20011192:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
20011196:	f003 0303 	and.w	r3, r3, #3
2001119a:	633b      	str	r3, [r7, #48]	@ 0x30

    if (srcclk == RCC_USART1CLKSOURCE_PCLK2)
2001119c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
2001119e:	2b00      	cmp	r3, #0
200111a0:	d104      	bne.n	200111ac <HAL_RCCEx_GetPeriphCLKFreq+0x42c>
    {
      frequency = HAL_RCC_GetPCLK2Freq();
200111a2:	f7fe f8ad 	bl	2000f300 <HAL_RCC_GetPCLK2Freq>
200111a6:	6378      	str	r0, [r7, #52]	@ 0x34
200111a8:	f000 bf92 	b.w	200120d0 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
    else if (srcclk == RCC_USART1CLKSOURCE_SYSCLK)
200111ac:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
200111ae:	2b01      	cmp	r3, #1
200111b0:	d104      	bne.n	200111bc <HAL_RCCEx_GetPeriphCLKFreq+0x43c>
    {
      frequency = HAL_RCC_GetSysClockFreq();
200111b2:	f7fd ff75 	bl	2000f0a0 <HAL_RCC_GetSysClockFreq>
200111b6:	6378      	str	r0, [r7, #52]	@ 0x34
200111b8:	f000 bf8a 	b.w	200120d0 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_USART1CLKSOURCE_HSI))
200111bc:	4b4c      	ldr	r3, [pc, #304]	@ (200112f0 <HAL_RCCEx_GetPeriphCLKFreq+0x570>)
200111be:	681b      	ldr	r3, [r3, #0]
200111c0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
200111c4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
200111c8:	d106      	bne.n	200111d8 <HAL_RCCEx_GetPeriphCLKFreq+0x458>
200111ca:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
200111cc:	2b02      	cmp	r3, #2
200111ce:	d103      	bne.n	200111d8 <HAL_RCCEx_GetPeriphCLKFreq+0x458>
    {
      frequency = HSI_VALUE;
200111d0:	4b4a      	ldr	r3, [pc, #296]	@ (200112fc <HAL_RCCEx_GetPeriphCLKFreq+0x57c>)
200111d2:	637b      	str	r3, [r7, #52]	@ 0x34
200111d4:	f000 bf7c 	b.w	200120d0 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_USART1CLKSOURCE_LSE))
200111d8:	4b45      	ldr	r3, [pc, #276]	@ (200112f0 <HAL_RCCEx_GetPeriphCLKFreq+0x570>)
200111da:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
200111de:	f003 0302 	and.w	r3, r3, #2
200111e2:	2b02      	cmp	r3, #2
200111e4:	d107      	bne.n	200111f6 <HAL_RCCEx_GetPeriphCLKFreq+0x476>
200111e6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
200111e8:	2b03      	cmp	r3, #3
200111ea:	d104      	bne.n	200111f6 <HAL_RCCEx_GetPeriphCLKFreq+0x476>
    {
      frequency = LSE_VALUE;
200111ec:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
200111f0:	637b      	str	r3, [r7, #52]	@ 0x34
200111f2:	f000 bf6d 	b.w	200120d0 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
    /* Clock not enabled for USART1 */
    else
    {
      frequency = 0U;
200111f6:	2300      	movs	r3, #0
200111f8:	637b      	str	r3, [r7, #52]	@ 0x34
200111fa:	f000 bf69 	b.w	200120d0 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
  }
#if defined(USART2)
  else if (PeriphClk == RCC_PERIPHCLK_USART2)
200111fe:	e9d7 2300 	ldrd	r2, r3, [r7]
20011202:	1e91      	subs	r1, r2, #2
20011204:	430b      	orrs	r3, r1
20011206:	d136      	bne.n	20011276 <HAL_RCCEx_GetPeriphCLKFreq+0x4f6>
  {
    /* Get the current USART2 source */
    srcclk = __HAL_RCC_GET_USART2_SOURCE();
20011208:	4b39      	ldr	r3, [pc, #228]	@ (200112f0 <HAL_RCCEx_GetPeriphCLKFreq+0x570>)
2001120a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
2001120e:	f003 030c 	and.w	r3, r3, #12
20011212:	633b      	str	r3, [r7, #48]	@ 0x30

    if (srcclk == RCC_USART2CLKSOURCE_PCLK1)
20011214:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
20011216:	2b00      	cmp	r3, #0
20011218:	d104      	bne.n	20011224 <HAL_RCCEx_GetPeriphCLKFreq+0x4a4>
    {
      frequency = HAL_RCC_GetPCLK1Freq();
2001121a:	f7fe f85d 	bl	2000f2d8 <HAL_RCC_GetPCLK1Freq>
2001121e:	6378      	str	r0, [r7, #52]	@ 0x34
20011220:	f000 bf56 	b.w	200120d0 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
    else if (srcclk == RCC_USART2CLKSOURCE_SYSCLK)
20011224:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
20011226:	2b04      	cmp	r3, #4
20011228:	d104      	bne.n	20011234 <HAL_RCCEx_GetPeriphCLKFreq+0x4b4>
    {
      frequency = HAL_RCC_GetSysClockFreq();
2001122a:	f7fd ff39 	bl	2000f0a0 <HAL_RCC_GetSysClockFreq>
2001122e:	6378      	str	r0, [r7, #52]	@ 0x34
20011230:	f000 bf4e 	b.w	200120d0 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_USART2CLKSOURCE_HSI))
20011234:	4b2e      	ldr	r3, [pc, #184]	@ (200112f0 <HAL_RCCEx_GetPeriphCLKFreq+0x570>)
20011236:	681b      	ldr	r3, [r3, #0]
20011238:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
2001123c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
20011240:	d106      	bne.n	20011250 <HAL_RCCEx_GetPeriphCLKFreq+0x4d0>
20011242:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
20011244:	2b08      	cmp	r3, #8
20011246:	d103      	bne.n	20011250 <HAL_RCCEx_GetPeriphCLKFreq+0x4d0>
    {
      frequency = HSI_VALUE;
20011248:	4b2c      	ldr	r3, [pc, #176]	@ (200112fc <HAL_RCCEx_GetPeriphCLKFreq+0x57c>)
2001124a:	637b      	str	r3, [r7, #52]	@ 0x34
2001124c:	f000 bf40 	b.w	200120d0 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_USART2CLKSOURCE_LSE))
20011250:	4b27      	ldr	r3, [pc, #156]	@ (200112f0 <HAL_RCCEx_GetPeriphCLKFreq+0x570>)
20011252:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
20011256:	f003 0302 	and.w	r3, r3, #2
2001125a:	2b02      	cmp	r3, #2
2001125c:	d107      	bne.n	2001126e <HAL_RCCEx_GetPeriphCLKFreq+0x4ee>
2001125e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
20011260:	2b0c      	cmp	r3, #12
20011262:	d104      	bne.n	2001126e <HAL_RCCEx_GetPeriphCLKFreq+0x4ee>
    {
      frequency = LSE_VALUE;
20011264:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
20011268:	637b      	str	r3, [r7, #52]	@ 0x34
2001126a:	f000 bf31 	b.w	200120d0 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
    /* Clock not enabled for USART2 */
    else
    {
      frequency = 0U;
2001126e:	2300      	movs	r3, #0
20011270:	637b      	str	r3, [r7, #52]	@ 0x34
20011272:	f000 bf2d 	b.w	200120d0 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
  }
#endif /* USART2 */
  else if (PeriphClk == RCC_PERIPHCLK_USART3)
20011276:	e9d7 2300 	ldrd	r2, r3, [r7]
2001127a:	1f11      	subs	r1, r2, #4
2001127c:	430b      	orrs	r3, r1
2001127e:	d13f      	bne.n	20011300 <HAL_RCCEx_GetPeriphCLKFreq+0x580>
  {
    /* Get the current USART3 source */
    srcclk = __HAL_RCC_GET_USART3_SOURCE();
20011280:	4b1b      	ldr	r3, [pc, #108]	@ (200112f0 <HAL_RCCEx_GetPeriphCLKFreq+0x570>)
20011282:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
20011286:	f003 0330 	and.w	r3, r3, #48	@ 0x30
2001128a:	633b      	str	r3, [r7, #48]	@ 0x30

    if (srcclk == RCC_USART3CLKSOURCE_PCLK1)
2001128c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
2001128e:	2b00      	cmp	r3, #0
20011290:	d104      	bne.n	2001129c <HAL_RCCEx_GetPeriphCLKFreq+0x51c>
    {
      frequency = HAL_RCC_GetPCLK1Freq();
20011292:	f7fe f821 	bl	2000f2d8 <HAL_RCC_GetPCLK1Freq>
20011296:	6378      	str	r0, [r7, #52]	@ 0x34
20011298:	f000 bf1a 	b.w	200120d0 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
    else if (srcclk == RCC_USART3CLKSOURCE_SYSCLK)
2001129c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
2001129e:	2b10      	cmp	r3, #16
200112a0:	d104      	bne.n	200112ac <HAL_RCCEx_GetPeriphCLKFreq+0x52c>
    {
      frequency = HAL_RCC_GetSysClockFreq();
200112a2:	f7fd fefd 	bl	2000f0a0 <HAL_RCC_GetSysClockFreq>
200112a6:	6378      	str	r0, [r7, #52]	@ 0x34
200112a8:	f000 bf12 	b.w	200120d0 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_USART3CLKSOURCE_HSI))
200112ac:	4b10      	ldr	r3, [pc, #64]	@ (200112f0 <HAL_RCCEx_GetPeriphCLKFreq+0x570>)
200112ae:	681b      	ldr	r3, [r3, #0]
200112b0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
200112b4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
200112b8:	d106      	bne.n	200112c8 <HAL_RCCEx_GetPeriphCLKFreq+0x548>
200112ba:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
200112bc:	2b20      	cmp	r3, #32
200112be:	d103      	bne.n	200112c8 <HAL_RCCEx_GetPeriphCLKFreq+0x548>
    {
      frequency = HSI_VALUE;
200112c0:	4b0e      	ldr	r3, [pc, #56]	@ (200112fc <HAL_RCCEx_GetPeriphCLKFreq+0x57c>)
200112c2:	637b      	str	r3, [r7, #52]	@ 0x34
200112c4:	f000 bf04 	b.w	200120d0 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_USART3CLKSOURCE_LSE))
200112c8:	4b09      	ldr	r3, [pc, #36]	@ (200112f0 <HAL_RCCEx_GetPeriphCLKFreq+0x570>)
200112ca:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
200112ce:	f003 0302 	and.w	r3, r3, #2
200112d2:	2b02      	cmp	r3, #2
200112d4:	d107      	bne.n	200112e6 <HAL_RCCEx_GetPeriphCLKFreq+0x566>
200112d6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
200112d8:	2b30      	cmp	r3, #48	@ 0x30
200112da:	d104      	bne.n	200112e6 <HAL_RCCEx_GetPeriphCLKFreq+0x566>
    {
      frequency = LSE_VALUE;
200112dc:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
200112e0:	637b      	str	r3, [r7, #52]	@ 0x34
200112e2:	f000 bef5 	b.w	200120d0 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
    /* Clock not enabled for USART3 */
    else
    {
      frequency = 0U;
200112e6:	2300      	movs	r3, #0
200112e8:	637b      	str	r3, [r7, #52]	@ 0x34
200112ea:	f000 bef1 	b.w	200120d0 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
200112ee:	bf00      	nop
200112f0:	46020c00 	.word	0x46020c00
200112f4:	200185b0 	.word	0x200185b0
200112f8:	02dc6c00 	.word	0x02dc6c00
200112fc:	00f42400 	.word	0x00f42400
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_UART4)
20011300:	e9d7 2300 	ldrd	r2, r3, [r7]
20011304:	f1a2 0108 	sub.w	r1, r2, #8
20011308:	430b      	orrs	r3, r1
2001130a:	d136      	bne.n	2001137a <HAL_RCCEx_GetPeriphCLKFreq+0x5fa>
  {
    /* Get the current UART4 source */
    srcclk = __HAL_RCC_GET_UART4_SOURCE();
2001130c:	4ba4      	ldr	r3, [pc, #656]	@ (200115a0 <HAL_RCCEx_GetPeriphCLKFreq+0x820>)
2001130e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
20011312:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
20011316:	633b      	str	r3, [r7, #48]	@ 0x30

    if (srcclk == RCC_UART4CLKSOURCE_PCLK1)
20011318:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
2001131a:	2b00      	cmp	r3, #0
2001131c:	d104      	bne.n	20011328 <HAL_RCCEx_GetPeriphCLKFreq+0x5a8>
    {
      frequency = HAL_RCC_GetPCLK1Freq();
2001131e:	f7fd ffdb 	bl	2000f2d8 <HAL_RCC_GetPCLK1Freq>
20011322:	6378      	str	r0, [r7, #52]	@ 0x34
20011324:	f000 bed4 	b.w	200120d0 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
    else if (srcclk == RCC_UART4CLKSOURCE_SYSCLK)
20011328:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
2001132a:	2b40      	cmp	r3, #64	@ 0x40
2001132c:	d104      	bne.n	20011338 <HAL_RCCEx_GetPeriphCLKFreq+0x5b8>
    {
      frequency = HAL_RCC_GetSysClockFreq();
2001132e:	f7fd feb7 	bl	2000f0a0 <HAL_RCC_GetSysClockFreq>
20011332:	6378      	str	r0, [r7, #52]	@ 0x34
20011334:	f000 becc 	b.w	200120d0 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_UART4CLKSOURCE_HSI))
20011338:	4b99      	ldr	r3, [pc, #612]	@ (200115a0 <HAL_RCCEx_GetPeriphCLKFreq+0x820>)
2001133a:	681b      	ldr	r3, [r3, #0]
2001133c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
20011340:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
20011344:	d106      	bne.n	20011354 <HAL_RCCEx_GetPeriphCLKFreq+0x5d4>
20011346:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
20011348:	2b80      	cmp	r3, #128	@ 0x80
2001134a:	d103      	bne.n	20011354 <HAL_RCCEx_GetPeriphCLKFreq+0x5d4>
    {
      frequency = HSI_VALUE;
2001134c:	4b95      	ldr	r3, [pc, #596]	@ (200115a4 <HAL_RCCEx_GetPeriphCLKFreq+0x824>)
2001134e:	637b      	str	r3, [r7, #52]	@ 0x34
20011350:	f000 bebe 	b.w	200120d0 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_UART4CLKSOURCE_LSE))
20011354:	4b92      	ldr	r3, [pc, #584]	@ (200115a0 <HAL_RCCEx_GetPeriphCLKFreq+0x820>)
20011356:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
2001135a:	f003 0302 	and.w	r3, r3, #2
2001135e:	2b02      	cmp	r3, #2
20011360:	d107      	bne.n	20011372 <HAL_RCCEx_GetPeriphCLKFreq+0x5f2>
20011362:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
20011364:	2bc0      	cmp	r3, #192	@ 0xc0
20011366:	d104      	bne.n	20011372 <HAL_RCCEx_GetPeriphCLKFreq+0x5f2>
    {
      frequency = LSE_VALUE;
20011368:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
2001136c:	637b      	str	r3, [r7, #52]	@ 0x34
2001136e:	f000 beaf 	b.w	200120d0 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
    /* Clock not enabled for UART4 */
    else
    {
      frequency = 0U;
20011372:	2300      	movs	r3, #0
20011374:	637b      	str	r3, [r7, #52]	@ 0x34
20011376:	f000 beab 	b.w	200120d0 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_UART5)
2001137a:	e9d7 2300 	ldrd	r2, r3, [r7]
2001137e:	f1a2 0110 	sub.w	r1, r2, #16
20011382:	430b      	orrs	r3, r1
20011384:	d139      	bne.n	200113fa <HAL_RCCEx_GetPeriphCLKFreq+0x67a>
  {
    /* Get the current UART5 source */
    srcclk = __HAL_RCC_GET_UART5_SOURCE();
20011386:	4b86      	ldr	r3, [pc, #536]	@ (200115a0 <HAL_RCCEx_GetPeriphCLKFreq+0x820>)
20011388:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
2001138c:	f403 7340 	and.w	r3, r3, #768	@ 0x300
20011390:	633b      	str	r3, [r7, #48]	@ 0x30

    if (srcclk == RCC_UART5CLKSOURCE_PCLK1)
20011392:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
20011394:	2b00      	cmp	r3, #0
20011396:	d104      	bne.n	200113a2 <HAL_RCCEx_GetPeriphCLKFreq+0x622>
    {
      frequency = HAL_RCC_GetPCLK1Freq();
20011398:	f7fd ff9e 	bl	2000f2d8 <HAL_RCC_GetPCLK1Freq>
2001139c:	6378      	str	r0, [r7, #52]	@ 0x34
2001139e:	f000 be97 	b.w	200120d0 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
    else if (srcclk == RCC_UART5CLKSOURCE_SYSCLK)
200113a2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
200113a4:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
200113a8:	d104      	bne.n	200113b4 <HAL_RCCEx_GetPeriphCLKFreq+0x634>
    {
      frequency = HAL_RCC_GetSysClockFreq();
200113aa:	f7fd fe79 	bl	2000f0a0 <HAL_RCC_GetSysClockFreq>
200113ae:	6378      	str	r0, [r7, #52]	@ 0x34
200113b0:	f000 be8e 	b.w	200120d0 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_UART5CLKSOURCE_HSI))
200113b4:	4b7a      	ldr	r3, [pc, #488]	@ (200115a0 <HAL_RCCEx_GetPeriphCLKFreq+0x820>)
200113b6:	681b      	ldr	r3, [r3, #0]
200113b8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
200113bc:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
200113c0:	d107      	bne.n	200113d2 <HAL_RCCEx_GetPeriphCLKFreq+0x652>
200113c2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
200113c4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
200113c8:	d103      	bne.n	200113d2 <HAL_RCCEx_GetPeriphCLKFreq+0x652>
    {
      frequency = HSI_VALUE;
200113ca:	4b76      	ldr	r3, [pc, #472]	@ (200115a4 <HAL_RCCEx_GetPeriphCLKFreq+0x824>)
200113cc:	637b      	str	r3, [r7, #52]	@ 0x34
200113ce:	f000 be7f 	b.w	200120d0 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_UART5CLKSOURCE_LSE))
200113d2:	4b73      	ldr	r3, [pc, #460]	@ (200115a0 <HAL_RCCEx_GetPeriphCLKFreq+0x820>)
200113d4:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
200113d8:	f003 0302 	and.w	r3, r3, #2
200113dc:	2b02      	cmp	r3, #2
200113de:	d108      	bne.n	200113f2 <HAL_RCCEx_GetPeriphCLKFreq+0x672>
200113e0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
200113e2:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
200113e6:	d104      	bne.n	200113f2 <HAL_RCCEx_GetPeriphCLKFreq+0x672>
    {
      frequency = LSE_VALUE;
200113e8:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
200113ec:	637b      	str	r3, [r7, #52]	@ 0x34
200113ee:	f000 be6f 	b.w	200120d0 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
    /* Clock not enabled for UART5 */
    else
    {
      frequency = 0U;
200113f2:	2300      	movs	r3, #0
200113f4:	637b      	str	r3, [r7, #52]	@ 0x34
200113f6:	f000 be6b 	b.w	200120d0 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    {
      frequency = 0U;
    }
  }
#endif /* USART6 */
  else if (PeriphClk == RCC_PERIPHCLK_LPUART1)
200113fa:	e9d7 2300 	ldrd	r2, r3, [r7]
200113fe:	f1a2 0120 	sub.w	r1, r2, #32
20011402:	430b      	orrs	r3, r1
20011404:	d158      	bne.n	200114b8 <HAL_RCCEx_GetPeriphCLKFreq+0x738>
  {
    /* Get the current LPUART1 source */
    srcclk = __HAL_RCC_GET_LPUART1_SOURCE();
20011406:	4b66      	ldr	r3, [pc, #408]	@ (200115a0 <HAL_RCCEx_GetPeriphCLKFreq+0x820>)
20011408:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
2001140c:	f003 0307 	and.w	r3, r3, #7
20011410:	633b      	str	r3, [r7, #48]	@ 0x30

    if (srcclk == RCC_LPUART1CLKSOURCE_PCLK3)
20011412:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
20011414:	2b00      	cmp	r3, #0
20011416:	d104      	bne.n	20011422 <HAL_RCCEx_GetPeriphCLKFreq+0x6a2>
    {
      frequency = HAL_RCC_GetPCLK3Freq();
20011418:	f7fd ff86 	bl	2000f328 <HAL_RCC_GetPCLK3Freq>
2001141c:	6378      	str	r0, [r7, #52]	@ 0x34
2001141e:	f000 be57 	b.w	200120d0 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
    else if (srcclk == RCC_LPUART1CLKSOURCE_SYSCLK)
20011422:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
20011424:	2b01      	cmp	r3, #1
20011426:	d104      	bne.n	20011432 <HAL_RCCEx_GetPeriphCLKFreq+0x6b2>
    {
      frequency = HAL_RCC_GetSysClockFreq();
20011428:	f7fd fe3a 	bl	2000f0a0 <HAL_RCC_GetSysClockFreq>
2001142c:	6378      	str	r0, [r7, #52]	@ 0x34
2001142e:	f000 be4f 	b.w	200120d0 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_LPUART1CLKSOURCE_HSI))
20011432:	4b5b      	ldr	r3, [pc, #364]	@ (200115a0 <HAL_RCCEx_GetPeriphCLKFreq+0x820>)
20011434:	681b      	ldr	r3, [r3, #0]
20011436:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
2001143a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
2001143e:	d106      	bne.n	2001144e <HAL_RCCEx_GetPeriphCLKFreq+0x6ce>
20011440:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
20011442:	2b02      	cmp	r3, #2
20011444:	d103      	bne.n	2001144e <HAL_RCCEx_GetPeriphCLKFreq+0x6ce>
    {
      frequency = HSI_VALUE;
20011446:	4b57      	ldr	r3, [pc, #348]	@ (200115a4 <HAL_RCCEx_GetPeriphCLKFreq+0x824>)
20011448:	637b      	str	r3, [r7, #52]	@ 0x34
2001144a:	f000 be41 	b.w	200120d0 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_LPUART1CLKSOURCE_LSE))
2001144e:	4b54      	ldr	r3, [pc, #336]	@ (200115a0 <HAL_RCCEx_GetPeriphCLKFreq+0x820>)
20011450:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
20011454:	f003 0302 	and.w	r3, r3, #2
20011458:	2b02      	cmp	r3, #2
2001145a:	d107      	bne.n	2001146c <HAL_RCCEx_GetPeriphCLKFreq+0x6ec>
2001145c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
2001145e:	2b03      	cmp	r3, #3
20011460:	d104      	bne.n	2001146c <HAL_RCCEx_GetPeriphCLKFreq+0x6ec>
    {
      frequency = LSE_VALUE;
20011462:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
20011466:	637b      	str	r3, [r7, #52]	@ 0x34
20011468:	f000 be32 	b.w	200120d0 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY)) && (srcclk == RCC_LPUART1CLKSOURCE_MSIK))
2001146c:	4b4c      	ldr	r3, [pc, #304]	@ (200115a0 <HAL_RCCEx_GetPeriphCLKFreq+0x820>)
2001146e:	681b      	ldr	r3, [r3, #0]
20011470:	f003 0320 	and.w	r3, r3, #32
20011474:	2b20      	cmp	r3, #32
20011476:	d11b      	bne.n	200114b0 <HAL_RCCEx_GetPeriphCLKFreq+0x730>
20011478:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
2001147a:	2b04      	cmp	r3, #4
2001147c:	d118      	bne.n	200114b0 <HAL_RCCEx_GetPeriphCLKFreq+0x730>
    {
      frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
2001147e:	4b48      	ldr	r3, [pc, #288]	@ (200115a0 <HAL_RCCEx_GetPeriphCLKFreq+0x820>)
20011480:	689b      	ldr	r3, [r3, #8]
20011482:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
20011486:	2b00      	cmp	r3, #0
20011488:	d005      	beq.n	20011496 <HAL_RCCEx_GetPeriphCLKFreq+0x716>
2001148a:	4b45      	ldr	r3, [pc, #276]	@ (200115a0 <HAL_RCCEx_GetPeriphCLKFreq+0x820>)
2001148c:	689b      	ldr	r3, [r3, #8]
2001148e:	0e1b      	lsrs	r3, r3, #24
20011490:	f003 030f 	and.w	r3, r3, #15
20011494:	e006      	b.n	200114a4 <HAL_RCCEx_GetPeriphCLKFreq+0x724>
20011496:	4b42      	ldr	r3, [pc, #264]	@ (200115a0 <HAL_RCCEx_GetPeriphCLKFreq+0x820>)
20011498:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
2001149c:	041b      	lsls	r3, r3, #16
2001149e:	0e1b      	lsrs	r3, r3, #24
200114a0:	f003 030f 	and.w	r3, r3, #15
200114a4:	4a40      	ldr	r2, [pc, #256]	@ (200115a8 <HAL_RCCEx_GetPeriphCLKFreq+0x828>)
200114a6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
200114aa:	637b      	str	r3, [r7, #52]	@ 0x34
200114ac:	f000 be10 	b.w	200120d0 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
    /* Clock not enabled for LPUART1 */
    else
    {
      frequency = 0U;
200114b0:	2300      	movs	r3, #0
200114b2:	637b      	str	r3, [r7, #52]	@ 0x34
200114b4:	f000 be0c 	b.w	200120d0 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_ADCDAC)
200114b8:	e9d7 2300 	ldrd	r2, r3, [r7]
200114bc:	f5a2 4100 	sub.w	r1, r2, #32768	@ 0x8000
200114c0:	430b      	orrs	r3, r1
200114c2:	d173      	bne.n	200115ac <HAL_RCCEx_GetPeriphCLKFreq+0x82c>
  {
    srcclk = __HAL_RCC_GET_ADCDAC_SOURCE();
200114c4:	4b36      	ldr	r3, [pc, #216]	@ (200115a0 <HAL_RCCEx_GetPeriphCLKFreq+0x820>)
200114c6:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
200114ca:	f403 43e0 	and.w	r3, r3, #28672	@ 0x7000
200114ce:	633b      	str	r3, [r7, #48]	@ 0x30

    if (srcclk == RCC_ADCDACCLKSOURCE_SYSCLK)
200114d0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
200114d2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
200114d6:	d104      	bne.n	200114e2 <HAL_RCCEx_GetPeriphCLKFreq+0x762>
    {
      frequency = HAL_RCC_GetSysClockFreq();
200114d8:	f7fd fde2 	bl	2000f0a0 <HAL_RCC_GetSysClockFreq>
200114dc:	6378      	str	r0, [r7, #52]	@ 0x34
200114de:	f000 bdf7 	b.w	200120d0 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
    else if (srcclk == RCC_ADCDACCLKSOURCE_PLL2)
200114e2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
200114e4:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
200114e8:	d108      	bne.n	200114fc <HAL_RCCEx_GetPeriphCLKFreq+0x77c>
    {
      HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
200114ea:	f107 0318 	add.w	r3, r7, #24
200114ee:	4618      	mov	r0, r3
200114f0:	f7ff f992 	bl	20010818 <HAL_RCCEx_GetPLL2ClockFreq>
      frequency = pll2_clocks.PLL2_R_Frequency;
200114f4:	6a3b      	ldr	r3, [r7, #32]
200114f6:	637b      	str	r3, [r7, #52]	@ 0x34
200114f8:	f000 bdea 	b.w	200120d0 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
    else if (srcclk == RCC_ADCDACCLKSOURCE_HCLK)
200114fc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
200114fe:	2b00      	cmp	r3, #0
20011500:	d104      	bne.n	2001150c <HAL_RCCEx_GetPeriphCLKFreq+0x78c>
    {
      frequency = HAL_RCC_GetHCLKFreq();
20011502:	f7fd fecf 	bl	2000f2a4 <HAL_RCC_GetHCLKFreq>
20011506:	6378      	str	r0, [r7, #52]	@ 0x34
20011508:	f000 bde2 	b.w	200120d0 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
    else if (srcclk == RCC_ADCDACCLKSOURCE_MSIK)
2001150c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
2001150e:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
20011512:	d122      	bne.n	2001155a <HAL_RCCEx_GetPeriphCLKFreq+0x7da>
    {
      if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY))
20011514:	4b22      	ldr	r3, [pc, #136]	@ (200115a0 <HAL_RCCEx_GetPeriphCLKFreq+0x820>)
20011516:	681b      	ldr	r3, [r3, #0]
20011518:	f003 0320 	and.w	r3, r3, #32
2001151c:	2b20      	cmp	r3, #32
2001151e:	d118      	bne.n	20011552 <HAL_RCCEx_GetPeriphCLKFreq+0x7d2>
      {
        frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
20011520:	4b1f      	ldr	r3, [pc, #124]	@ (200115a0 <HAL_RCCEx_GetPeriphCLKFreq+0x820>)
20011522:	689b      	ldr	r3, [r3, #8]
20011524:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
20011528:	2b00      	cmp	r3, #0
2001152a:	d005      	beq.n	20011538 <HAL_RCCEx_GetPeriphCLKFreq+0x7b8>
2001152c:	4b1c      	ldr	r3, [pc, #112]	@ (200115a0 <HAL_RCCEx_GetPeriphCLKFreq+0x820>)
2001152e:	689b      	ldr	r3, [r3, #8]
20011530:	0e1b      	lsrs	r3, r3, #24
20011532:	f003 030f 	and.w	r3, r3, #15
20011536:	e006      	b.n	20011546 <HAL_RCCEx_GetPeriphCLKFreq+0x7c6>
20011538:	4b19      	ldr	r3, [pc, #100]	@ (200115a0 <HAL_RCCEx_GetPeriphCLKFreq+0x820>)
2001153a:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
2001153e:	041b      	lsls	r3, r3, #16
20011540:	0e1b      	lsrs	r3, r3, #24
20011542:	f003 030f 	and.w	r3, r3, #15
20011546:	4a18      	ldr	r2, [pc, #96]	@ (200115a8 <HAL_RCCEx_GetPeriphCLKFreq+0x828>)
20011548:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
2001154c:	637b      	str	r3, [r7, #52]	@ 0x34
2001154e:	f000 bdbf 	b.w	200120d0 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
      }
      else
      {
        frequency = 0U;
20011552:	2300      	movs	r3, #0
20011554:	637b      	str	r3, [r7, #52]	@ 0x34
20011556:	f000 bdbb 	b.w	200120d0 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
      }
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (srcclk == RCC_ADCDACCLKSOURCE_HSE))
2001155a:	4b11      	ldr	r3, [pc, #68]	@ (200115a0 <HAL_RCCEx_GetPeriphCLKFreq+0x820>)
2001155c:	681b      	ldr	r3, [r3, #0]
2001155e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
20011562:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
20011566:	d107      	bne.n	20011578 <HAL_RCCEx_GetPeriphCLKFreq+0x7f8>
20011568:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
2001156a:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
2001156e:	d103      	bne.n	20011578 <HAL_RCCEx_GetPeriphCLKFreq+0x7f8>
    {
      frequency = HSE_VALUE;
20011570:	4b0c      	ldr	r3, [pc, #48]	@ (200115a4 <HAL_RCCEx_GetPeriphCLKFreq+0x824>)
20011572:	637b      	str	r3, [r7, #52]	@ 0x34
20011574:	f000 bdac 	b.w	200120d0 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_ADCDACCLKSOURCE_HSI))
20011578:	4b09      	ldr	r3, [pc, #36]	@ (200115a0 <HAL_RCCEx_GetPeriphCLKFreq+0x820>)
2001157a:	681b      	ldr	r3, [r3, #0]
2001157c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
20011580:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
20011584:	d107      	bne.n	20011596 <HAL_RCCEx_GetPeriphCLKFreq+0x816>
20011586:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
20011588:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
2001158c:	d103      	bne.n	20011596 <HAL_RCCEx_GetPeriphCLKFreq+0x816>
    {
      frequency = HSI_VALUE;
2001158e:	4b05      	ldr	r3, [pc, #20]	@ (200115a4 <HAL_RCCEx_GetPeriphCLKFreq+0x824>)
20011590:	637b      	str	r3, [r7, #52]	@ 0x34
20011592:	f000 bd9d 	b.w	200120d0 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
    /* Clock not enabled for ADC */
    else
    {
      frequency = 0U;
20011596:	2300      	movs	r3, #0
20011598:	637b      	str	r3, [r7, #52]	@ 0x34
2001159a:	f000 bd99 	b.w	200120d0 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
2001159e:	bf00      	nop
200115a0:	46020c00 	.word	0x46020c00
200115a4:	00f42400 	.word	0x00f42400
200115a8:	200185b0 	.word	0x200185b0
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_MDF1)
200115ac:	e9d7 2300 	ldrd	r2, r3, [r7]
200115b0:	f5a2 3180 	sub.w	r1, r2, #65536	@ 0x10000
200115b4:	430b      	orrs	r3, r1
200115b6:	d158      	bne.n	2001166a <HAL_RCCEx_GetPeriphCLKFreq+0x8ea>
  {
    /* Get the current MDF1 source */
    srcclk = __HAL_RCC_GET_MDF1_SOURCE();
200115b8:	4bad      	ldr	r3, [pc, #692]	@ (20011870 <HAL_RCCEx_GetPeriphCLKFreq+0xaf0>)
200115ba:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
200115be:	f003 0307 	and.w	r3, r3, #7
200115c2:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (srcclk)
200115c4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
200115c6:	2b04      	cmp	r3, #4
200115c8:	d84b      	bhi.n	20011662 <HAL_RCCEx_GetPeriphCLKFreq+0x8e2>
200115ca:	a201      	add	r2, pc, #4	@ (adr r2, 200115d0 <HAL_RCCEx_GetPeriphCLKFreq+0x850>)
200115cc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
200115d0:	20011609 	.word	0x20011609
200115d4:	200115e5 	.word	0x200115e5
200115d8:	200115f7 	.word	0x200115f7
200115dc:	20011613 	.word	0x20011613
200115e0:	2001161d 	.word	0x2001161d
    {
      case RCC_MDF1CLKSOURCE_PLL1:

        HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
200115e4:	f107 0324 	add.w	r3, r7, #36	@ 0x24
200115e8:	4618      	mov	r0, r3
200115ea:	f7fe ffbb 	bl	20010564 <HAL_RCCEx_GetPLL1ClockFreq>
        frequency = pll1_clocks.PLL1_P_Frequency;
200115ee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
200115f0:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
200115f2:	f000 bd6d 	b.w	200120d0 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>

      case RCC_MDF1CLKSOURCE_PLL3:

        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
200115f6:	f107 030c 	add.w	r3, r7, #12
200115fa:	4618      	mov	r0, r3
200115fc:	f7ff fa66 	bl	20010acc <HAL_RCCEx_GetPLL3ClockFreq>
        frequency = pll3_clocks.PLL3_Q_Frequency;
20011600:	693b      	ldr	r3, [r7, #16]
20011602:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
20011604:	f000 bd64 	b.w	200120d0 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>

      case RCC_MDF1CLKSOURCE_HCLK:

        frequency = HAL_RCC_GetHCLKFreq();
20011608:	f7fd fe4c 	bl	2000f2a4 <HAL_RCC_GetHCLKFreq>
2001160c:	6378      	str	r0, [r7, #52]	@ 0x34
        break;
2001160e:	f000 bd5f 	b.w	200120d0 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>

      case RCC_MDF1CLKSOURCE_PIN:

        frequency = EXTERNAL_SAI1_CLOCK_VALUE;
20011612:	f64b 3380 	movw	r3, #48000	@ 0xbb80
20011616:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
20011618:	f000 bd5a 	b.w	200120d0 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>

      case RCC_MDF1CLKSOURCE_MSIK:

        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY))
2001161c:	4b94      	ldr	r3, [pc, #592]	@ (20011870 <HAL_RCCEx_GetPeriphCLKFreq+0xaf0>)
2001161e:	681b      	ldr	r3, [r3, #0]
20011620:	f003 0320 	and.w	r3, r3, #32
20011624:	2b20      	cmp	r3, #32
20011626:	d118      	bne.n	2001165a <HAL_RCCEx_GetPeriphCLKFreq+0x8da>
        {
          frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
20011628:	4b91      	ldr	r3, [pc, #580]	@ (20011870 <HAL_RCCEx_GetPeriphCLKFreq+0xaf0>)
2001162a:	689b      	ldr	r3, [r3, #8]
2001162c:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
20011630:	2b00      	cmp	r3, #0
20011632:	d005      	beq.n	20011640 <HAL_RCCEx_GetPeriphCLKFreq+0x8c0>
20011634:	4b8e      	ldr	r3, [pc, #568]	@ (20011870 <HAL_RCCEx_GetPeriphCLKFreq+0xaf0>)
20011636:	689b      	ldr	r3, [r3, #8]
20011638:	0e1b      	lsrs	r3, r3, #24
2001163a:	f003 030f 	and.w	r3, r3, #15
2001163e:	e006      	b.n	2001164e <HAL_RCCEx_GetPeriphCLKFreq+0x8ce>
20011640:	4b8b      	ldr	r3, [pc, #556]	@ (20011870 <HAL_RCCEx_GetPeriphCLKFreq+0xaf0>)
20011642:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
20011646:	041b      	lsls	r3, r3, #16
20011648:	0e1b      	lsrs	r3, r3, #24
2001164a:	f003 030f 	and.w	r3, r3, #15
2001164e:	4a89      	ldr	r2, [pc, #548]	@ (20011874 <HAL_RCCEx_GetPeriphCLKFreq+0xaf4>)
20011650:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
20011654:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
20011656:	f000 bd3b 	b.w	200120d0 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
          frequency = 0U;
2001165a:	2300      	movs	r3, #0
2001165c:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
2001165e:	f000 bd37 	b.w	200120d0 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>

      default:

        frequency = 0U;
20011662:	2300      	movs	r3, #0
20011664:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
20011666:	f000 bd33 	b.w	200120d0 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_ADF1)
2001166a:	e9d7 2300 	ldrd	r2, r3, [r7]
2001166e:	f5a2 3100 	sub.w	r1, r2, #131072	@ 0x20000
20011672:	430b      	orrs	r3, r1
20011674:	d167      	bne.n	20011746 <HAL_RCCEx_GetPeriphCLKFreq+0x9c6>
  {
    /* Get the current ADF1 source */
    srcclk = __HAL_RCC_GET_ADF1_SOURCE();
20011676:	4b7e      	ldr	r3, [pc, #504]	@ (20011870 <HAL_RCCEx_GetPeriphCLKFreq+0xaf0>)
20011678:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
2001167c:	f403 23e0 	and.w	r3, r3, #458752	@ 0x70000
20011680:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (srcclk)
20011682:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
20011684:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
20011688:	d036      	beq.n	200116f8 <HAL_RCCEx_GetPeriphCLKFreq+0x978>
2001168a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
2001168c:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
20011690:	d855      	bhi.n	2001173e <HAL_RCCEx_GetPeriphCLKFreq+0x9be>
20011692:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
20011694:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
20011698:	d029      	beq.n	200116ee <HAL_RCCEx_GetPeriphCLKFreq+0x96e>
2001169a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
2001169c:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
200116a0:	d84d      	bhi.n	2001173e <HAL_RCCEx_GetPeriphCLKFreq+0x9be>
200116a2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
200116a4:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
200116a8:	d013      	beq.n	200116d2 <HAL_RCCEx_GetPeriphCLKFreq+0x952>
200116aa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
200116ac:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
200116b0:	d845      	bhi.n	2001173e <HAL_RCCEx_GetPeriphCLKFreq+0x9be>
200116b2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
200116b4:	2b00      	cmp	r3, #0
200116b6:	d015      	beq.n	200116e4 <HAL_RCCEx_GetPeriphCLKFreq+0x964>
200116b8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
200116ba:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
200116be:	d13e      	bne.n	2001173e <HAL_RCCEx_GetPeriphCLKFreq+0x9be>
    {
      case RCC_ADF1CLKSOURCE_PLL1:

        HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
200116c0:	f107 0324 	add.w	r3, r7, #36	@ 0x24
200116c4:	4618      	mov	r0, r3
200116c6:	f7fe ff4d 	bl	20010564 <HAL_RCCEx_GetPLL1ClockFreq>
        frequency = pll1_clocks.PLL1_P_Frequency;
200116ca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
200116cc:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
200116ce:	f000 bcff 	b.w	200120d0 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>

      case RCC_ADF1CLKSOURCE_PLL3:

        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
200116d2:	f107 030c 	add.w	r3, r7, #12
200116d6:	4618      	mov	r0, r3
200116d8:	f7ff f9f8 	bl	20010acc <HAL_RCCEx_GetPLL3ClockFreq>
        frequency = pll3_clocks.PLL3_Q_Frequency;
200116dc:	693b      	ldr	r3, [r7, #16]
200116de:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
200116e0:	f000 bcf6 	b.w	200120d0 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>

      case RCC_ADF1CLKSOURCE_HCLK:

        frequency = HAL_RCC_GetHCLKFreq();
200116e4:	f7fd fdde 	bl	2000f2a4 <HAL_RCC_GetHCLKFreq>
200116e8:	6378      	str	r0, [r7, #52]	@ 0x34
        break;
200116ea:	f000 bcf1 	b.w	200120d0 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>

      case RCC_ADF1CLKSOURCE_PIN:

        frequency = EXTERNAL_SAI1_CLOCK_VALUE;
200116ee:	f64b 3380 	movw	r3, #48000	@ 0xbb80
200116f2:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
200116f4:	f000 bcec 	b.w	200120d0 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>

      case RCC_ADF1CLKSOURCE_MSIK:

        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY))
200116f8:	4b5d      	ldr	r3, [pc, #372]	@ (20011870 <HAL_RCCEx_GetPeriphCLKFreq+0xaf0>)
200116fa:	681b      	ldr	r3, [r3, #0]
200116fc:	f003 0320 	and.w	r3, r3, #32
20011700:	2b20      	cmp	r3, #32
20011702:	d118      	bne.n	20011736 <HAL_RCCEx_GetPeriphCLKFreq+0x9b6>
        {
          frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
20011704:	4b5a      	ldr	r3, [pc, #360]	@ (20011870 <HAL_RCCEx_GetPeriphCLKFreq+0xaf0>)
20011706:	689b      	ldr	r3, [r3, #8]
20011708:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
2001170c:	2b00      	cmp	r3, #0
2001170e:	d005      	beq.n	2001171c <HAL_RCCEx_GetPeriphCLKFreq+0x99c>
20011710:	4b57      	ldr	r3, [pc, #348]	@ (20011870 <HAL_RCCEx_GetPeriphCLKFreq+0xaf0>)
20011712:	689b      	ldr	r3, [r3, #8]
20011714:	0e1b      	lsrs	r3, r3, #24
20011716:	f003 030f 	and.w	r3, r3, #15
2001171a:	e006      	b.n	2001172a <HAL_RCCEx_GetPeriphCLKFreq+0x9aa>
2001171c:	4b54      	ldr	r3, [pc, #336]	@ (20011870 <HAL_RCCEx_GetPeriphCLKFreq+0xaf0>)
2001171e:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
20011722:	041b      	lsls	r3, r3, #16
20011724:	0e1b      	lsrs	r3, r3, #24
20011726:	f003 030f 	and.w	r3, r3, #15
2001172a:	4a52      	ldr	r2, [pc, #328]	@ (20011874 <HAL_RCCEx_GetPeriphCLKFreq+0xaf4>)
2001172c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
20011730:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
20011732:	f000 bccd 	b.w	200120d0 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
          frequency = 0U;
20011736:	2300      	movs	r3, #0
20011738:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
2001173a:	f000 bcc9 	b.w	200120d0 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>

      default:

        frequency = 0U;
2001173e:	2300      	movs	r3, #0
20011740:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
20011742:	f000 bcc5 	b.w	200120d0 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_I2C1)
20011746:	e9d7 2300 	ldrd	r2, r3, [r7]
2001174a:	f1a2 0140 	sub.w	r1, r2, #64	@ 0x40
2001174e:	430b      	orrs	r3, r1
20011750:	d14c      	bne.n	200117ec <HAL_RCCEx_GetPeriphCLKFreq+0xa6c>
  {
    /* Get the current I2C1 source */
    srcclk = __HAL_RCC_GET_I2C1_SOURCE();
20011752:	4b47      	ldr	r3, [pc, #284]	@ (20011870 <HAL_RCCEx_GetPeriphCLKFreq+0xaf0>)
20011754:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
20011758:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
2001175c:	633b      	str	r3, [r7, #48]	@ 0x30

    if (srcclk == RCC_I2C1CLKSOURCE_PCLK1)
2001175e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
20011760:	2b00      	cmp	r3, #0
20011762:	d104      	bne.n	2001176e <HAL_RCCEx_GetPeriphCLKFreq+0x9ee>
    {
      frequency = HAL_RCC_GetPCLK1Freq();
20011764:	f7fd fdb8 	bl	2000f2d8 <HAL_RCC_GetPCLK1Freq>
20011768:	6378      	str	r0, [r7, #52]	@ 0x34
2001176a:	f000 bcb1 	b.w	200120d0 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
    else if (srcclk == RCC_I2C1CLKSOURCE_SYSCLK)
2001176e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
20011770:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
20011774:	d104      	bne.n	20011780 <HAL_RCCEx_GetPeriphCLKFreq+0xa00>
    {
      frequency = HAL_RCC_GetSysClockFreq();
20011776:	f7fd fc93 	bl	2000f0a0 <HAL_RCC_GetSysClockFreq>
2001177a:	6378      	str	r0, [r7, #52]	@ 0x34
2001177c:	f000 bca8 	b.w	200120d0 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_I2C1CLKSOURCE_HSI))
20011780:	4b3b      	ldr	r3, [pc, #236]	@ (20011870 <HAL_RCCEx_GetPeriphCLKFreq+0xaf0>)
20011782:	681b      	ldr	r3, [r3, #0]
20011784:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
20011788:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
2001178c:	d107      	bne.n	2001179e <HAL_RCCEx_GetPeriphCLKFreq+0xa1e>
2001178e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
20011790:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
20011794:	d103      	bne.n	2001179e <HAL_RCCEx_GetPeriphCLKFreq+0xa1e>
    {
      frequency = HSI_VALUE;
20011796:	4b38      	ldr	r3, [pc, #224]	@ (20011878 <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>)
20011798:	637b      	str	r3, [r7, #52]	@ 0x34
2001179a:	f000 bc99 	b.w	200120d0 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY)) && (srcclk == RCC_I2C1CLKSOURCE_MSIK))
2001179e:	4b34      	ldr	r3, [pc, #208]	@ (20011870 <HAL_RCCEx_GetPeriphCLKFreq+0xaf0>)
200117a0:	681b      	ldr	r3, [r3, #0]
200117a2:	f003 0320 	and.w	r3, r3, #32
200117a6:	2b20      	cmp	r3, #32
200117a8:	d11c      	bne.n	200117e4 <HAL_RCCEx_GetPeriphCLKFreq+0xa64>
200117aa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
200117ac:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
200117b0:	d118      	bne.n	200117e4 <HAL_RCCEx_GetPeriphCLKFreq+0xa64>
    {
      frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
200117b2:	4b2f      	ldr	r3, [pc, #188]	@ (20011870 <HAL_RCCEx_GetPeriphCLKFreq+0xaf0>)
200117b4:	689b      	ldr	r3, [r3, #8]
200117b6:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
200117ba:	2b00      	cmp	r3, #0
200117bc:	d005      	beq.n	200117ca <HAL_RCCEx_GetPeriphCLKFreq+0xa4a>
200117be:	4b2c      	ldr	r3, [pc, #176]	@ (20011870 <HAL_RCCEx_GetPeriphCLKFreq+0xaf0>)
200117c0:	689b      	ldr	r3, [r3, #8]
200117c2:	0e1b      	lsrs	r3, r3, #24
200117c4:	f003 030f 	and.w	r3, r3, #15
200117c8:	e006      	b.n	200117d8 <HAL_RCCEx_GetPeriphCLKFreq+0xa58>
200117ca:	4b29      	ldr	r3, [pc, #164]	@ (20011870 <HAL_RCCEx_GetPeriphCLKFreq+0xaf0>)
200117cc:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
200117d0:	041b      	lsls	r3, r3, #16
200117d2:	0e1b      	lsrs	r3, r3, #24
200117d4:	f003 030f 	and.w	r3, r3, #15
200117d8:	4a26      	ldr	r2, [pc, #152]	@ (20011874 <HAL_RCCEx_GetPeriphCLKFreq+0xaf4>)
200117da:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
200117de:	637b      	str	r3, [r7, #52]	@ 0x34
200117e0:	f000 bc76 	b.w	200120d0 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
    /* Clock not enabled for I2C1 */
    else
    {
      frequency = 0U;
200117e4:	2300      	movs	r3, #0
200117e6:	637b      	str	r3, [r7, #52]	@ 0x34
200117e8:	f000 bc72 	b.w	200120d0 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_I2C2)
200117ec:	e9d7 2300 	ldrd	r2, r3, [r7]
200117f0:	f1a2 0180 	sub.w	r1, r2, #128	@ 0x80
200117f4:	430b      	orrs	r3, r1
200117f6:	d152      	bne.n	2001189e <HAL_RCCEx_GetPeriphCLKFreq+0xb1e>
  {
    /* Get the current I2C2 source */
    srcclk = __HAL_RCC_GET_I2C2_SOURCE();
200117f8:	4b1d      	ldr	r3, [pc, #116]	@ (20011870 <HAL_RCCEx_GetPeriphCLKFreq+0xaf0>)
200117fa:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
200117fe:	f403 5340 	and.w	r3, r3, #12288	@ 0x3000
20011802:	633b      	str	r3, [r7, #48]	@ 0x30

    if (srcclk == RCC_I2C2CLKSOURCE_PCLK1)
20011804:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
20011806:	2b00      	cmp	r3, #0
20011808:	d104      	bne.n	20011814 <HAL_RCCEx_GetPeriphCLKFreq+0xa94>
    {
      frequency = HAL_RCC_GetPCLK1Freq();
2001180a:	f7fd fd65 	bl	2000f2d8 <HAL_RCC_GetPCLK1Freq>
2001180e:	6378      	str	r0, [r7, #52]	@ 0x34
20011810:	f000 bc5e 	b.w	200120d0 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
    else if (srcclk == RCC_I2C2CLKSOURCE_SYSCLK)
20011814:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
20011816:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
2001181a:	d104      	bne.n	20011826 <HAL_RCCEx_GetPeriphCLKFreq+0xaa6>
    {
      frequency = HAL_RCC_GetSysClockFreq();
2001181c:	f7fd fc40 	bl	2000f0a0 <HAL_RCC_GetSysClockFreq>
20011820:	6378      	str	r0, [r7, #52]	@ 0x34
20011822:	f000 bc55 	b.w	200120d0 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_I2C2CLKSOURCE_HSI))
20011826:	4b12      	ldr	r3, [pc, #72]	@ (20011870 <HAL_RCCEx_GetPeriphCLKFreq+0xaf0>)
20011828:	681b      	ldr	r3, [r3, #0]
2001182a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
2001182e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
20011832:	d107      	bne.n	20011844 <HAL_RCCEx_GetPeriphCLKFreq+0xac4>
20011834:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
20011836:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
2001183a:	d103      	bne.n	20011844 <HAL_RCCEx_GetPeriphCLKFreq+0xac4>
    {
      frequency = HSI_VALUE;
2001183c:	4b0e      	ldr	r3, [pc, #56]	@ (20011878 <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>)
2001183e:	637b      	str	r3, [r7, #52]	@ 0x34
20011840:	f000 bc46 	b.w	200120d0 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY)) && (srcclk == RCC_I2C2CLKSOURCE_MSIK))
20011844:	4b0a      	ldr	r3, [pc, #40]	@ (20011870 <HAL_RCCEx_GetPeriphCLKFreq+0xaf0>)
20011846:	681b      	ldr	r3, [r3, #0]
20011848:	f003 0320 	and.w	r3, r3, #32
2001184c:	2b20      	cmp	r3, #32
2001184e:	d122      	bne.n	20011896 <HAL_RCCEx_GetPeriphCLKFreq+0xb16>
20011850:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
20011852:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
20011856:	d11e      	bne.n	20011896 <HAL_RCCEx_GetPeriphCLKFreq+0xb16>
    {
      frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
20011858:	4b05      	ldr	r3, [pc, #20]	@ (20011870 <HAL_RCCEx_GetPeriphCLKFreq+0xaf0>)
2001185a:	689b      	ldr	r3, [r3, #8]
2001185c:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
20011860:	2b00      	cmp	r3, #0
20011862:	d00b      	beq.n	2001187c <HAL_RCCEx_GetPeriphCLKFreq+0xafc>
20011864:	4b02      	ldr	r3, [pc, #8]	@ (20011870 <HAL_RCCEx_GetPeriphCLKFreq+0xaf0>)
20011866:	689b      	ldr	r3, [r3, #8]
20011868:	0e1b      	lsrs	r3, r3, #24
2001186a:	f003 030f 	and.w	r3, r3, #15
2001186e:	e00c      	b.n	2001188a <HAL_RCCEx_GetPeriphCLKFreq+0xb0a>
20011870:	46020c00 	.word	0x46020c00
20011874:	200185b0 	.word	0x200185b0
20011878:	00f42400 	.word	0x00f42400
2001187c:	4ba1      	ldr	r3, [pc, #644]	@ (20011b04 <HAL_RCCEx_GetPeriphCLKFreq+0xd84>)
2001187e:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
20011882:	041b      	lsls	r3, r3, #16
20011884:	0e1b      	lsrs	r3, r3, #24
20011886:	f003 030f 	and.w	r3, r3, #15
2001188a:	4a9f      	ldr	r2, [pc, #636]	@ (20011b08 <HAL_RCCEx_GetPeriphCLKFreq+0xd88>)
2001188c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
20011890:	637b      	str	r3, [r7, #52]	@ 0x34
20011892:	f000 bc1d 	b.w	200120d0 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
    /* Clock not enabled for I2C2 */
    else
    {
      frequency = 0U;
20011896:	2300      	movs	r3, #0
20011898:	637b      	str	r3, [r7, #52]	@ 0x34
2001189a:	f000 bc19 	b.w	200120d0 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_I2C3)
2001189e:	e9d7 2300 	ldrd	r2, r3, [r7]
200118a2:	f5a2 7180 	sub.w	r1, r2, #256	@ 0x100
200118a6:	430b      	orrs	r3, r1
200118a8:	d151      	bne.n	2001194e <HAL_RCCEx_GetPeriphCLKFreq+0xbce>
  {
    /* Get the current I2C3 source */
    srcclk = __HAL_RCC_GET_I2C3_SOURCE();
200118aa:	4b96      	ldr	r3, [pc, #600]	@ (20011b04 <HAL_RCCEx_GetPeriphCLKFreq+0xd84>)
200118ac:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
200118b0:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
200118b4:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (srcclk)
200118b6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
200118b8:	2bc0      	cmp	r3, #192	@ 0xc0
200118ba:	d024      	beq.n	20011906 <HAL_RCCEx_GetPeriphCLKFreq+0xb86>
200118bc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
200118be:	2bc0      	cmp	r3, #192	@ 0xc0
200118c0:	d842      	bhi.n	20011948 <HAL_RCCEx_GetPeriphCLKFreq+0xbc8>
200118c2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
200118c4:	2b80      	cmp	r3, #128	@ 0x80
200118c6:	d00d      	beq.n	200118e4 <HAL_RCCEx_GetPeriphCLKFreq+0xb64>
200118c8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
200118ca:	2b80      	cmp	r3, #128	@ 0x80
200118cc:	d83c      	bhi.n	20011948 <HAL_RCCEx_GetPeriphCLKFreq+0xbc8>
200118ce:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
200118d0:	2b00      	cmp	r3, #0
200118d2:	d003      	beq.n	200118dc <HAL_RCCEx_GetPeriphCLKFreq+0xb5c>
200118d4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
200118d6:	2b40      	cmp	r3, #64	@ 0x40
200118d8:	d011      	beq.n	200118fe <HAL_RCCEx_GetPeriphCLKFreq+0xb7e>
200118da:	e035      	b.n	20011948 <HAL_RCCEx_GetPeriphCLKFreq+0xbc8>
    {
      case RCC_I2C3CLKSOURCE_PCLK3:
      {
        frequency = HAL_RCC_GetPCLK3Freq();
200118dc:	f7fd fd24 	bl	2000f328 <HAL_RCC_GetPCLK3Freq>
200118e0:	6378      	str	r0, [r7, #52]	@ 0x34
        break;
200118e2:	e3f5      	b.n	200120d0 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
      }
      case RCC_I2C3CLKSOURCE_HSI:
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
200118e4:	4b87      	ldr	r3, [pc, #540]	@ (20011b04 <HAL_RCCEx_GetPeriphCLKFreq+0xd84>)
200118e6:	681b      	ldr	r3, [r3, #0]
200118e8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
200118ec:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
200118f0:	d102      	bne.n	200118f8 <HAL_RCCEx_GetPeriphCLKFreq+0xb78>
        {
          frequency = HSI_VALUE;
200118f2:	4b86      	ldr	r3, [pc, #536]	@ (20011b0c <HAL_RCCEx_GetPeriphCLKFreq+0xd8c>)
200118f4:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
200118f6:	e3eb      	b.n	200120d0 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
          frequency = 0U;
200118f8:	2300      	movs	r3, #0
200118fa:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
200118fc:	e3e8      	b.n	200120d0 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
      }
      case RCC_I2C3CLKSOURCE_SYSCLK:
      {
        frequency = HAL_RCC_GetSysClockFreq();
200118fe:	f7fd fbcf 	bl	2000f0a0 <HAL_RCC_GetSysClockFreq>
20011902:	6378      	str	r0, [r7, #52]	@ 0x34
        break;
20011904:	e3e4      	b.n	200120d0 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
      }
      case RCC_I2C3CLKSOURCE_MSIK:
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY))
20011906:	4b7f      	ldr	r3, [pc, #508]	@ (20011b04 <HAL_RCCEx_GetPeriphCLKFreq+0xd84>)
20011908:	681b      	ldr	r3, [r3, #0]
2001190a:	f003 0320 	and.w	r3, r3, #32
2001190e:	2b20      	cmp	r3, #32
20011910:	d117      	bne.n	20011942 <HAL_RCCEx_GetPeriphCLKFreq+0xbc2>
        {
          frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
20011912:	4b7c      	ldr	r3, [pc, #496]	@ (20011b04 <HAL_RCCEx_GetPeriphCLKFreq+0xd84>)
20011914:	689b      	ldr	r3, [r3, #8]
20011916:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
2001191a:	2b00      	cmp	r3, #0
2001191c:	d005      	beq.n	2001192a <HAL_RCCEx_GetPeriphCLKFreq+0xbaa>
2001191e:	4b79      	ldr	r3, [pc, #484]	@ (20011b04 <HAL_RCCEx_GetPeriphCLKFreq+0xd84>)
20011920:	689b      	ldr	r3, [r3, #8]
20011922:	0e1b      	lsrs	r3, r3, #24
20011924:	f003 030f 	and.w	r3, r3, #15
20011928:	e006      	b.n	20011938 <HAL_RCCEx_GetPeriphCLKFreq+0xbb8>
2001192a:	4b76      	ldr	r3, [pc, #472]	@ (20011b04 <HAL_RCCEx_GetPeriphCLKFreq+0xd84>)
2001192c:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
20011930:	041b      	lsls	r3, r3, #16
20011932:	0e1b      	lsrs	r3, r3, #24
20011934:	f003 030f 	and.w	r3, r3, #15
20011938:	4a73      	ldr	r2, [pc, #460]	@ (20011b08 <HAL_RCCEx_GetPeriphCLKFreq+0xd88>)
2001193a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
2001193e:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
20011940:	e3c6      	b.n	200120d0 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
          frequency = 0U;
20011942:	2300      	movs	r3, #0
20011944:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
20011946:	e3c3      	b.n	200120d0 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
      }
      default:
      {
        frequency = 0U;
20011948:	2300      	movs	r3, #0
2001194a:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
2001194c:	e3c0      	b.n	200120d0 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_I2C4)
2001194e:	e9d7 2300 	ldrd	r2, r3, [r7]
20011952:	f5a2 0180 	sub.w	r1, r2, #4194304	@ 0x400000
20011956:	430b      	orrs	r3, r1
20011958:	d147      	bne.n	200119ea <HAL_RCCEx_GetPeriphCLKFreq+0xc6a>
  {
    /* Get the current I2C4 source */
    srcclk = __HAL_RCC_GET_I2C4_SOURCE();
2001195a:	4b6a      	ldr	r3, [pc, #424]	@ (20011b04 <HAL_RCCEx_GetPeriphCLKFreq+0xd84>)
2001195c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
20011960:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
20011964:	633b      	str	r3, [r7, #48]	@ 0x30

    if (srcclk == RCC_I2C4CLKSOURCE_PCLK1)
20011966:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
20011968:	2b00      	cmp	r3, #0
2001196a:	d103      	bne.n	20011974 <HAL_RCCEx_GetPeriphCLKFreq+0xbf4>
    {
      frequency = HAL_RCC_GetPCLK1Freq();
2001196c:	f7fd fcb4 	bl	2000f2d8 <HAL_RCC_GetPCLK1Freq>
20011970:	6378      	str	r0, [r7, #52]	@ 0x34
20011972:	e3ad      	b.n	200120d0 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
    else if (srcclk == RCC_I2C4CLKSOURCE_SYSCLK)
20011974:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
20011976:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
2001197a:	d103      	bne.n	20011984 <HAL_RCCEx_GetPeriphCLKFreq+0xc04>
    {
      frequency = HAL_RCC_GetSysClockFreq();
2001197c:	f7fd fb90 	bl	2000f0a0 <HAL_RCC_GetSysClockFreq>
20011980:	6378      	str	r0, [r7, #52]	@ 0x34
20011982:	e3a5      	b.n	200120d0 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_I2C4CLKSOURCE_HSI))
20011984:	4b5f      	ldr	r3, [pc, #380]	@ (20011b04 <HAL_RCCEx_GetPeriphCLKFreq+0xd84>)
20011986:	681b      	ldr	r3, [r3, #0]
20011988:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
2001198c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
20011990:	d106      	bne.n	200119a0 <HAL_RCCEx_GetPeriphCLKFreq+0xc20>
20011992:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
20011994:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
20011998:	d102      	bne.n	200119a0 <HAL_RCCEx_GetPeriphCLKFreq+0xc20>
    {
      frequency = HSI_VALUE;
2001199a:	4b5c      	ldr	r3, [pc, #368]	@ (20011b0c <HAL_RCCEx_GetPeriphCLKFreq+0xd8c>)
2001199c:	637b      	str	r3, [r7, #52]	@ 0x34
2001199e:	e397      	b.n	200120d0 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY)) && (srcclk == RCC_I2C4CLKSOURCE_MSIK))
200119a0:	4b58      	ldr	r3, [pc, #352]	@ (20011b04 <HAL_RCCEx_GetPeriphCLKFreq+0xd84>)
200119a2:	681b      	ldr	r3, [r3, #0]
200119a4:	f003 0320 	and.w	r3, r3, #32
200119a8:	2b20      	cmp	r3, #32
200119aa:	d11b      	bne.n	200119e4 <HAL_RCCEx_GetPeriphCLKFreq+0xc64>
200119ac:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
200119ae:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
200119b2:	d117      	bne.n	200119e4 <HAL_RCCEx_GetPeriphCLKFreq+0xc64>
    {
      frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
200119b4:	4b53      	ldr	r3, [pc, #332]	@ (20011b04 <HAL_RCCEx_GetPeriphCLKFreq+0xd84>)
200119b6:	689b      	ldr	r3, [r3, #8]
200119b8:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
200119bc:	2b00      	cmp	r3, #0
200119be:	d005      	beq.n	200119cc <HAL_RCCEx_GetPeriphCLKFreq+0xc4c>
200119c0:	4b50      	ldr	r3, [pc, #320]	@ (20011b04 <HAL_RCCEx_GetPeriphCLKFreq+0xd84>)
200119c2:	689b      	ldr	r3, [r3, #8]
200119c4:	0e1b      	lsrs	r3, r3, #24
200119c6:	f003 030f 	and.w	r3, r3, #15
200119ca:	e006      	b.n	200119da <HAL_RCCEx_GetPeriphCLKFreq+0xc5a>
200119cc:	4b4d      	ldr	r3, [pc, #308]	@ (20011b04 <HAL_RCCEx_GetPeriphCLKFreq+0xd84>)
200119ce:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
200119d2:	041b      	lsls	r3, r3, #16
200119d4:	0e1b      	lsrs	r3, r3, #24
200119d6:	f003 030f 	and.w	r3, r3, #15
200119da:	4a4b      	ldr	r2, [pc, #300]	@ (20011b08 <HAL_RCCEx_GetPeriphCLKFreq+0xd88>)
200119dc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
200119e0:	637b      	str	r3, [r7, #52]	@ 0x34
200119e2:	e375      	b.n	200120d0 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
    /* Clock not enabled for I2C4 */
    else
    {
      frequency = 0U;
200119e4:	2300      	movs	r3, #0
200119e6:	637b      	str	r3, [r7, #52]	@ 0x34
200119e8:	e372      	b.n	200120d0 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    {
      frequency = 0U;
    }
  }
#endif /* I2C6 */
  else if (PeriphClk == RCC_PERIPHCLK_LPTIM34)
200119ea:	e9d7 2300 	ldrd	r2, r3, [r7]
200119ee:	f5a2 6100 	sub.w	r1, r2, #2048	@ 0x800
200119f2:	430b      	orrs	r3, r1
200119f4:	d164      	bne.n	20011ac0 <HAL_RCCEx_GetPeriphCLKFreq+0xd40>
  {
    /* Get the current LPTIM34 source */
    srcclk = __HAL_RCC_GET_LPTIM34_SOURCE();
200119f6:	4b43      	ldr	r3, [pc, #268]	@ (20011b04 <HAL_RCCEx_GetPeriphCLKFreq+0xd84>)
200119f8:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
200119fc:	f403 7340 	and.w	r3, r3, #768	@ 0x300
20011a00:	633b      	str	r3, [r7, #48]	@ 0x30

    if (srcclk == RCC_LPTIM34CLKSOURCE_MSIK)
20011a02:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
20011a04:	2b00      	cmp	r3, #0
20011a06:	d120      	bne.n	20011a4a <HAL_RCCEx_GetPeriphCLKFreq+0xcca>
    {
      if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY))
20011a08:	4b3e      	ldr	r3, [pc, #248]	@ (20011b04 <HAL_RCCEx_GetPeriphCLKFreq+0xd84>)
20011a0a:	681b      	ldr	r3, [r3, #0]
20011a0c:	f003 0320 	and.w	r3, r3, #32
20011a10:	2b20      	cmp	r3, #32
20011a12:	d117      	bne.n	20011a44 <HAL_RCCEx_GetPeriphCLKFreq+0xcc4>
      {
        frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
20011a14:	4b3b      	ldr	r3, [pc, #236]	@ (20011b04 <HAL_RCCEx_GetPeriphCLKFreq+0xd84>)
20011a16:	689b      	ldr	r3, [r3, #8]
20011a18:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
20011a1c:	2b00      	cmp	r3, #0
20011a1e:	d005      	beq.n	20011a2c <HAL_RCCEx_GetPeriphCLKFreq+0xcac>
20011a20:	4b38      	ldr	r3, [pc, #224]	@ (20011b04 <HAL_RCCEx_GetPeriphCLKFreq+0xd84>)
20011a22:	689b      	ldr	r3, [r3, #8]
20011a24:	0e1b      	lsrs	r3, r3, #24
20011a26:	f003 030f 	and.w	r3, r3, #15
20011a2a:	e006      	b.n	20011a3a <HAL_RCCEx_GetPeriphCLKFreq+0xcba>
20011a2c:	4b35      	ldr	r3, [pc, #212]	@ (20011b04 <HAL_RCCEx_GetPeriphCLKFreq+0xd84>)
20011a2e:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
20011a32:	041b      	lsls	r3, r3, #16
20011a34:	0e1b      	lsrs	r3, r3, #24
20011a36:	f003 030f 	and.w	r3, r3, #15
20011a3a:	4a33      	ldr	r2, [pc, #204]	@ (20011b08 <HAL_RCCEx_GetPeriphCLKFreq+0xd88>)
20011a3c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
20011a40:	637b      	str	r3, [r7, #52]	@ 0x34
20011a42:	e345      	b.n	200120d0 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
      }
      else
      {
        frequency = 0U;
20011a44:	2300      	movs	r3, #0
20011a46:	637b      	str	r3, [r7, #52]	@ 0x34
20011a48:	e342      	b.n	200120d0 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
      }
    }
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY)) && (srcclk == RCC_LPTIM34CLKSOURCE_LSI))
20011a4a:	4b2e      	ldr	r3, [pc, #184]	@ (20011b04 <HAL_RCCEx_GetPeriphCLKFreq+0xd84>)
20011a4c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
20011a50:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
20011a54:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
20011a58:	d112      	bne.n	20011a80 <HAL_RCCEx_GetPeriphCLKFreq+0xd00>
20011a5a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
20011a5c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
20011a60:	d10e      	bne.n	20011a80 <HAL_RCCEx_GetPeriphCLKFreq+0xd00>
    {
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
20011a62:	4b28      	ldr	r3, [pc, #160]	@ (20011b04 <HAL_RCCEx_GetPeriphCLKFreq+0xd84>)
20011a64:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
20011a68:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
20011a6c:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
20011a70:	d102      	bne.n	20011a78 <HAL_RCCEx_GetPeriphCLKFreq+0xcf8>
      {
        frequency = LSI_VALUE / 128U;
20011a72:	23fa      	movs	r3, #250	@ 0xfa
20011a74:	637b      	str	r3, [r7, #52]	@ 0x34
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
20011a76:	e32b      	b.n	200120d0 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
      }
      else
      {
        frequency = LSI_VALUE;
20011a78:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
20011a7c:	637b      	str	r3, [r7, #52]	@ 0x34
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
20011a7e:	e327      	b.n	200120d0 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
      }
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_LPTIM34CLKSOURCE_HSI))
20011a80:	4b20      	ldr	r3, [pc, #128]	@ (20011b04 <HAL_RCCEx_GetPeriphCLKFreq+0xd84>)
20011a82:	681b      	ldr	r3, [r3, #0]
20011a84:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
20011a88:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
20011a8c:	d106      	bne.n	20011a9c <HAL_RCCEx_GetPeriphCLKFreq+0xd1c>
20011a8e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
20011a90:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
20011a94:	d102      	bne.n	20011a9c <HAL_RCCEx_GetPeriphCLKFreq+0xd1c>
    {
      frequency = HSI_VALUE;
20011a96:	4b1d      	ldr	r3, [pc, #116]	@ (20011b0c <HAL_RCCEx_GetPeriphCLKFreq+0xd8c>)
20011a98:	637b      	str	r3, [r7, #52]	@ 0x34
20011a9a:	e319      	b.n	200120d0 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_LPTIM34CLKSOURCE_LSE))
20011a9c:	4b19      	ldr	r3, [pc, #100]	@ (20011b04 <HAL_RCCEx_GetPeriphCLKFreq+0xd84>)
20011a9e:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
20011aa2:	f003 0302 	and.w	r3, r3, #2
20011aa6:	2b02      	cmp	r3, #2
20011aa8:	d107      	bne.n	20011aba <HAL_RCCEx_GetPeriphCLKFreq+0xd3a>
20011aaa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
20011aac:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
20011ab0:	d103      	bne.n	20011aba <HAL_RCCEx_GetPeriphCLKFreq+0xd3a>
    {
      frequency = LSE_VALUE;
20011ab2:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
20011ab6:	637b      	str	r3, [r7, #52]	@ 0x34
20011ab8:	e30a      	b.n	200120d0 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
    /* Clock not enabled for LPTIM34 */
    else
    {
      frequency = 0U;
20011aba:	2300      	movs	r3, #0
20011abc:	637b      	str	r3, [r7, #52]	@ 0x34
20011abe:	e307      	b.n	200120d0 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_LPTIM1)
20011ac0:	e9d7 2300 	ldrd	r2, r3, [r7]
20011ac4:	f5a2 7100 	sub.w	r1, r2, #512	@ 0x200
20011ac8:	430b      	orrs	r3, r1
20011aca:	d16b      	bne.n	20011ba4 <HAL_RCCEx_GetPeriphCLKFreq+0xe24>
  {
    /* Get the current LPTIM1 source */
    srcclk = __HAL_RCC_GET_LPTIM1_SOURCE();
20011acc:	4b0d      	ldr	r3, [pc, #52]	@ (20011b04 <HAL_RCCEx_GetPeriphCLKFreq+0xd84>)
20011ace:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
20011ad2:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
20011ad6:	633b      	str	r3, [r7, #48]	@ 0x30

    if (srcclk == RCC_LPTIM1CLKSOURCE_MSIK)
20011ad8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
20011ada:	2b00      	cmp	r3, #0
20011adc:	d127      	bne.n	20011b2e <HAL_RCCEx_GetPeriphCLKFreq+0xdae>
    {
      if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY))
20011ade:	4b09      	ldr	r3, [pc, #36]	@ (20011b04 <HAL_RCCEx_GetPeriphCLKFreq+0xd84>)
20011ae0:	681b      	ldr	r3, [r3, #0]
20011ae2:	f003 0320 	and.w	r3, r3, #32
20011ae6:	2b20      	cmp	r3, #32
20011ae8:	d11e      	bne.n	20011b28 <HAL_RCCEx_GetPeriphCLKFreq+0xda8>
      {
        frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
20011aea:	4b06      	ldr	r3, [pc, #24]	@ (20011b04 <HAL_RCCEx_GetPeriphCLKFreq+0xd84>)
20011aec:	689b      	ldr	r3, [r3, #8]
20011aee:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
20011af2:	2b00      	cmp	r3, #0
20011af4:	d00c      	beq.n	20011b10 <HAL_RCCEx_GetPeriphCLKFreq+0xd90>
20011af6:	4b03      	ldr	r3, [pc, #12]	@ (20011b04 <HAL_RCCEx_GetPeriphCLKFreq+0xd84>)
20011af8:	689b      	ldr	r3, [r3, #8]
20011afa:	0e1b      	lsrs	r3, r3, #24
20011afc:	f003 030f 	and.w	r3, r3, #15
20011b00:	e00d      	b.n	20011b1e <HAL_RCCEx_GetPeriphCLKFreq+0xd9e>
20011b02:	bf00      	nop
20011b04:	46020c00 	.word	0x46020c00
20011b08:	200185b0 	.word	0x200185b0
20011b0c:	00f42400 	.word	0x00f42400
20011b10:	4b94      	ldr	r3, [pc, #592]	@ (20011d64 <HAL_RCCEx_GetPeriphCLKFreq+0xfe4>)
20011b12:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
20011b16:	041b      	lsls	r3, r3, #16
20011b18:	0e1b      	lsrs	r3, r3, #24
20011b1a:	f003 030f 	and.w	r3, r3, #15
20011b1e:	4a92      	ldr	r2, [pc, #584]	@ (20011d68 <HAL_RCCEx_GetPeriphCLKFreq+0xfe8>)
20011b20:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
20011b24:	637b      	str	r3, [r7, #52]	@ 0x34
20011b26:	e2d3      	b.n	200120d0 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
      }
      else
      {
        frequency = 0U;
20011b28:	2300      	movs	r3, #0
20011b2a:	637b      	str	r3, [r7, #52]	@ 0x34
20011b2c:	e2d0      	b.n	200120d0 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
      }
    }
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY)) && (srcclk == RCC_LPTIM1CLKSOURCE_LSI))
20011b2e:	4b8d      	ldr	r3, [pc, #564]	@ (20011d64 <HAL_RCCEx_GetPeriphCLKFreq+0xfe4>)
20011b30:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
20011b34:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
20011b38:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
20011b3c:	d112      	bne.n	20011b64 <HAL_RCCEx_GetPeriphCLKFreq+0xde4>
20011b3e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
20011b40:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
20011b44:	d10e      	bne.n	20011b64 <HAL_RCCEx_GetPeriphCLKFreq+0xde4>
    {
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
20011b46:	4b87      	ldr	r3, [pc, #540]	@ (20011d64 <HAL_RCCEx_GetPeriphCLKFreq+0xfe4>)
20011b48:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
20011b4c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
20011b50:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
20011b54:	d102      	bne.n	20011b5c <HAL_RCCEx_GetPeriphCLKFreq+0xddc>
      {
        frequency = LSI_VALUE / 128U;
20011b56:	23fa      	movs	r3, #250	@ 0xfa
20011b58:	637b      	str	r3, [r7, #52]	@ 0x34
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
20011b5a:	e2b9      	b.n	200120d0 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
      }
      else
      {
        frequency = LSI_VALUE;
20011b5c:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
20011b60:	637b      	str	r3, [r7, #52]	@ 0x34
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
20011b62:	e2b5      	b.n	200120d0 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
      }
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_LPTIM1CLKSOURCE_HSI))
20011b64:	4b7f      	ldr	r3, [pc, #508]	@ (20011d64 <HAL_RCCEx_GetPeriphCLKFreq+0xfe4>)
20011b66:	681b      	ldr	r3, [r3, #0]
20011b68:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
20011b6c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
20011b70:	d106      	bne.n	20011b80 <HAL_RCCEx_GetPeriphCLKFreq+0xe00>
20011b72:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
20011b74:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
20011b78:	d102      	bne.n	20011b80 <HAL_RCCEx_GetPeriphCLKFreq+0xe00>
    {
      frequency = HSI_VALUE;
20011b7a:	4b7c      	ldr	r3, [pc, #496]	@ (20011d6c <HAL_RCCEx_GetPeriphCLKFreq+0xfec>)
20011b7c:	637b      	str	r3, [r7, #52]	@ 0x34
20011b7e:	e2a7      	b.n	200120d0 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_LPTIM1CLKSOURCE_LSE))
20011b80:	4b78      	ldr	r3, [pc, #480]	@ (20011d64 <HAL_RCCEx_GetPeriphCLKFreq+0xfe4>)
20011b82:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
20011b86:	f003 0302 	and.w	r3, r3, #2
20011b8a:	2b02      	cmp	r3, #2
20011b8c:	d107      	bne.n	20011b9e <HAL_RCCEx_GetPeriphCLKFreq+0xe1e>
20011b8e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
20011b90:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
20011b94:	d103      	bne.n	20011b9e <HAL_RCCEx_GetPeriphCLKFreq+0xe1e>
    {
      frequency = LSE_VALUE;
20011b96:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
20011b9a:	637b      	str	r3, [r7, #52]	@ 0x34
20011b9c:	e298      	b.n	200120d0 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
    /* Clock not enabled for LPTIM1 */
    else
    {
      frequency = 0U;
20011b9e:	2300      	movs	r3, #0
20011ba0:	637b      	str	r3, [r7, #52]	@ 0x34
20011ba2:	e295      	b.n	200120d0 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_LPTIM2)
20011ba4:	e9d7 2300 	ldrd	r2, r3, [r7]
20011ba8:	f5a2 6180 	sub.w	r1, r2, #1024	@ 0x400
20011bac:	430b      	orrs	r3, r1
20011bae:	d147      	bne.n	20011c40 <HAL_RCCEx_GetPeriphCLKFreq+0xec0>
  {
    /* Get the current LPTIM2 source */
    srcclk = __HAL_RCC_GET_LPTIM2_SOURCE();
20011bb0:	4b6c      	ldr	r3, [pc, #432]	@ (20011d64 <HAL_RCCEx_GetPeriphCLKFreq+0xfe4>)
20011bb2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
20011bb6:	f403 2340 	and.w	r3, r3, #786432	@ 0xc0000
20011bba:	633b      	str	r3, [r7, #48]	@ 0x30

    if (srcclk == RCC_LPTIM2CLKSOURCE_PCLK1)
20011bbc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
20011bbe:	2b00      	cmp	r3, #0
20011bc0:	d103      	bne.n	20011bca <HAL_RCCEx_GetPeriphCLKFreq+0xe4a>
    {
      frequency = HAL_RCC_GetPCLK1Freq();
20011bc2:	f7fd fb89 	bl	2000f2d8 <HAL_RCC_GetPCLK1Freq>
20011bc6:	6378      	str	r0, [r7, #52]	@ 0x34
20011bc8:	e282      	b.n	200120d0 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY)) && (srcclk == RCC_LPTIM2CLKSOURCE_LSI))
20011bca:	4b66      	ldr	r3, [pc, #408]	@ (20011d64 <HAL_RCCEx_GetPeriphCLKFreq+0xfe4>)
20011bcc:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
20011bd0:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
20011bd4:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
20011bd8:	d112      	bne.n	20011c00 <HAL_RCCEx_GetPeriphCLKFreq+0xe80>
20011bda:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
20011bdc:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
20011be0:	d10e      	bne.n	20011c00 <HAL_RCCEx_GetPeriphCLKFreq+0xe80>
    {
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
20011be2:	4b60      	ldr	r3, [pc, #384]	@ (20011d64 <HAL_RCCEx_GetPeriphCLKFreq+0xfe4>)
20011be4:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
20011be8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
20011bec:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
20011bf0:	d102      	bne.n	20011bf8 <HAL_RCCEx_GetPeriphCLKFreq+0xe78>
      {
        frequency = LSI_VALUE / 128U;
20011bf2:	23fa      	movs	r3, #250	@ 0xfa
20011bf4:	637b      	str	r3, [r7, #52]	@ 0x34
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
20011bf6:	e26b      	b.n	200120d0 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
      }
      else
      {
        frequency = LSI_VALUE;
20011bf8:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
20011bfc:	637b      	str	r3, [r7, #52]	@ 0x34
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
20011bfe:	e267      	b.n	200120d0 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
      }
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_LPTIM2CLKSOURCE_HSI))
20011c00:	4b58      	ldr	r3, [pc, #352]	@ (20011d64 <HAL_RCCEx_GetPeriphCLKFreq+0xfe4>)
20011c02:	681b      	ldr	r3, [r3, #0]
20011c04:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
20011c08:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
20011c0c:	d106      	bne.n	20011c1c <HAL_RCCEx_GetPeriphCLKFreq+0xe9c>
20011c0e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
20011c10:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
20011c14:	d102      	bne.n	20011c1c <HAL_RCCEx_GetPeriphCLKFreq+0xe9c>
    {
      frequency = HSI_VALUE;
20011c16:	4b55      	ldr	r3, [pc, #340]	@ (20011d6c <HAL_RCCEx_GetPeriphCLKFreq+0xfec>)
20011c18:	637b      	str	r3, [r7, #52]	@ 0x34
20011c1a:	e259      	b.n	200120d0 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_LPTIM2CLKSOURCE_LSE))
20011c1c:	4b51      	ldr	r3, [pc, #324]	@ (20011d64 <HAL_RCCEx_GetPeriphCLKFreq+0xfe4>)
20011c1e:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
20011c22:	f003 0302 	and.w	r3, r3, #2
20011c26:	2b02      	cmp	r3, #2
20011c28:	d107      	bne.n	20011c3a <HAL_RCCEx_GetPeriphCLKFreq+0xeba>
20011c2a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
20011c2c:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
20011c30:	d103      	bne.n	20011c3a <HAL_RCCEx_GetPeriphCLKFreq+0xeba>
    {
      frequency = LSE_VALUE;
20011c32:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
20011c36:	637b      	str	r3, [r7, #52]	@ 0x34
20011c38:	e24a      	b.n	200120d0 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
    /* Clock not enabled for LPTIM2 */
    else
    {
      frequency = 0U;
20011c3a:	2300      	movs	r3, #0
20011c3c:	637b      	str	r3, [r7, #52]	@ 0x34
20011c3e:	e247      	b.n	200120d0 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_FDCAN1)
20011c40:	e9d7 2300 	ldrd	r2, r3, [r7]
20011c44:	f102 4178 	add.w	r1, r2, #4160749568	@ 0xf8000000
20011c48:	430b      	orrs	r3, r1
20011c4a:	d12d      	bne.n	20011ca8 <HAL_RCCEx_GetPeriphCLKFreq+0xf28>
  {
    /* Get the current FDCAN1 kernel source */
    srcclk = __HAL_RCC_GET_FDCAN1_SOURCE();
20011c4c:	4b45      	ldr	r3, [pc, #276]	@ (20011d64 <HAL_RCCEx_GetPeriphCLKFreq+0xfe4>)
20011c4e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
20011c52:	f003 7340 	and.w	r3, r3, #50331648	@ 0x3000000
20011c56:	633b      	str	r3, [r7, #48]	@ 0x30

    if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (srcclk == RCC_FDCAN1CLKSOURCE_HSE))
20011c58:	4b42      	ldr	r3, [pc, #264]	@ (20011d64 <HAL_RCCEx_GetPeriphCLKFreq+0xfe4>)
20011c5a:	681b      	ldr	r3, [r3, #0]
20011c5c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
20011c60:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
20011c64:	d105      	bne.n	20011c72 <HAL_RCCEx_GetPeriphCLKFreq+0xef2>
20011c66:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
20011c68:	2b00      	cmp	r3, #0
20011c6a:	d102      	bne.n	20011c72 <HAL_RCCEx_GetPeriphCLKFreq+0xef2>
    {
      frequency = HSE_VALUE;
20011c6c:	4b3f      	ldr	r3, [pc, #252]	@ (20011d6c <HAL_RCCEx_GetPeriphCLKFreq+0xfec>)
20011c6e:	637b      	str	r3, [r7, #52]	@ 0x34
20011c70:	e22e      	b.n	200120d0 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
    else if (srcclk == RCC_FDCAN1CLKSOURCE_PLL1) /* PLL1 ? */
20011c72:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
20011c74:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
20011c78:	d107      	bne.n	20011c8a <HAL_RCCEx_GetPeriphCLKFreq+0xf0a>
    {
      HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
20011c7a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
20011c7e:	4618      	mov	r0, r3
20011c80:	f7fe fc70 	bl	20010564 <HAL_RCCEx_GetPLL1ClockFreq>
      frequency = pll1_clocks.PLL1_Q_Frequency;
20011c84:	6abb      	ldr	r3, [r7, #40]	@ 0x28
20011c86:	637b      	str	r3, [r7, #52]	@ 0x34
20011c88:	e222      	b.n	200120d0 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
    else if (srcclk == RCC_FDCAN1CLKSOURCE_PLL2) /* PLL2 ? */
20011c8a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
20011c8c:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
20011c90:	d107      	bne.n	20011ca2 <HAL_RCCEx_GetPeriphCLKFreq+0xf22>
    {
      HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
20011c92:	f107 0318 	add.w	r3, r7, #24
20011c96:	4618      	mov	r0, r3
20011c98:	f7fe fdbe 	bl	20010818 <HAL_RCCEx_GetPLL2ClockFreq>
      frequency = pll2_clocks.PLL2_P_Frequency;
20011c9c:	69bb      	ldr	r3, [r7, #24]
20011c9e:	637b      	str	r3, [r7, #52]	@ 0x34
20011ca0:	e216      	b.n	200120d0 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
    /* Clock not enabled for FDCAN1 */
    else
    {
      frequency = 0U;
20011ca2:	2300      	movs	r3, #0
20011ca4:	637b      	str	r3, [r7, #52]	@ 0x34
20011ca6:	e213      	b.n	200120d0 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SPI1)
20011ca8:	e9d7 2300 	ldrd	r2, r3, [r7]
20011cac:	f5a2 0100 	sub.w	r1, r2, #8388608	@ 0x800000
20011cb0:	430b      	orrs	r3, r1
20011cb2:	d15d      	bne.n	20011d70 <HAL_RCCEx_GetPeriphCLKFreq+0xff0>
  {
    /* Get the current SPI1 kernel source */
    srcclk = __HAL_RCC_GET_SPI1_SOURCE();
20011cb4:	4b2b      	ldr	r3, [pc, #172]	@ (20011d64 <HAL_RCCEx_GetPeriphCLKFreq+0xfe4>)
20011cb6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
20011cba:	f403 1340 	and.w	r3, r3, #3145728	@ 0x300000
20011cbe:	633b      	str	r3, [r7, #48]	@ 0x30
    switch (srcclk)
20011cc0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
20011cc2:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
20011cc6:	d028      	beq.n	20011d1a <HAL_RCCEx_GetPeriphCLKFreq+0xf9a>
20011cc8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
20011cca:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
20011cce:	d845      	bhi.n	20011d5c <HAL_RCCEx_GetPeriphCLKFreq+0xfdc>
20011cd0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
20011cd2:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
20011cd6:	d013      	beq.n	20011d00 <HAL_RCCEx_GetPeriphCLKFreq+0xf80>
20011cd8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
20011cda:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
20011cde:	d83d      	bhi.n	20011d5c <HAL_RCCEx_GetPeriphCLKFreq+0xfdc>
20011ce0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
20011ce2:	2b00      	cmp	r3, #0
20011ce4:	d004      	beq.n	20011cf0 <HAL_RCCEx_GetPeriphCLKFreq+0xf70>
20011ce6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
20011ce8:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
20011cec:	d004      	beq.n	20011cf8 <HAL_RCCEx_GetPeriphCLKFreq+0xf78>
20011cee:	e035      	b.n	20011d5c <HAL_RCCEx_GetPeriphCLKFreq+0xfdc>
    {
      case RCC_SPI1CLKSOURCE_PCLK2:

        frequency = HAL_RCC_GetPCLK2Freq();
20011cf0:	f7fd fb06 	bl	2000f300 <HAL_RCC_GetPCLK2Freq>
20011cf4:	6378      	str	r0, [r7, #52]	@ 0x34
        break;
20011cf6:	e1eb      	b.n	200120d0 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>

      case RCC_SPI1CLKSOURCE_SYSCLK:

        frequency = HAL_RCC_GetSysClockFreq();
20011cf8:	f7fd f9d2 	bl	2000f0a0 <HAL_RCC_GetSysClockFreq>
20011cfc:	6378      	str	r0, [r7, #52]	@ 0x34
        break;
20011cfe:	e1e7      	b.n	200120d0 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>

      case RCC_SPI1CLKSOURCE_HSI:

        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
20011d00:	4b18      	ldr	r3, [pc, #96]	@ (20011d64 <HAL_RCCEx_GetPeriphCLKFreq+0xfe4>)
20011d02:	681b      	ldr	r3, [r3, #0]
20011d04:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
20011d08:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
20011d0c:	d102      	bne.n	20011d14 <HAL_RCCEx_GetPeriphCLKFreq+0xf94>
        {
          frequency = HSI_VALUE;
20011d0e:	4b17      	ldr	r3, [pc, #92]	@ (20011d6c <HAL_RCCEx_GetPeriphCLKFreq+0xfec>)
20011d10:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
20011d12:	e1dd      	b.n	200120d0 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
          frequency = 0U;
20011d14:	2300      	movs	r3, #0
20011d16:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
20011d18:	e1da      	b.n	200120d0 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>

      case RCC_SPI1CLKSOURCE_MSIK:

        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY))
20011d1a:	4b12      	ldr	r3, [pc, #72]	@ (20011d64 <HAL_RCCEx_GetPeriphCLKFreq+0xfe4>)
20011d1c:	681b      	ldr	r3, [r3, #0]
20011d1e:	f003 0320 	and.w	r3, r3, #32
20011d22:	2b20      	cmp	r3, #32
20011d24:	d117      	bne.n	20011d56 <HAL_RCCEx_GetPeriphCLKFreq+0xfd6>
        {
          frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
20011d26:	4b0f      	ldr	r3, [pc, #60]	@ (20011d64 <HAL_RCCEx_GetPeriphCLKFreq+0xfe4>)
20011d28:	689b      	ldr	r3, [r3, #8]
20011d2a:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
20011d2e:	2b00      	cmp	r3, #0
20011d30:	d005      	beq.n	20011d3e <HAL_RCCEx_GetPeriphCLKFreq+0xfbe>
20011d32:	4b0c      	ldr	r3, [pc, #48]	@ (20011d64 <HAL_RCCEx_GetPeriphCLKFreq+0xfe4>)
20011d34:	689b      	ldr	r3, [r3, #8]
20011d36:	0e1b      	lsrs	r3, r3, #24
20011d38:	f003 030f 	and.w	r3, r3, #15
20011d3c:	e006      	b.n	20011d4c <HAL_RCCEx_GetPeriphCLKFreq+0xfcc>
20011d3e:	4b09      	ldr	r3, [pc, #36]	@ (20011d64 <HAL_RCCEx_GetPeriphCLKFreq+0xfe4>)
20011d40:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
20011d44:	041b      	lsls	r3, r3, #16
20011d46:	0e1b      	lsrs	r3, r3, #24
20011d48:	f003 030f 	and.w	r3, r3, #15
20011d4c:	4a06      	ldr	r2, [pc, #24]	@ (20011d68 <HAL_RCCEx_GetPeriphCLKFreq+0xfe8>)
20011d4e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
20011d52:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
20011d54:	e1bc      	b.n	200120d0 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
          frequency = 0U;
20011d56:	2300      	movs	r3, #0
20011d58:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
20011d5a:	e1b9      	b.n	200120d0 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>

      default:

        frequency = 0U;
20011d5c:	2300      	movs	r3, #0
20011d5e:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
20011d60:	e1b6      	b.n	200120d0 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
20011d62:	bf00      	nop
20011d64:	46020c00 	.word	0x46020c00
20011d68:	200185b0 	.word	0x200185b0
20011d6c:	00f42400 	.word	0x00f42400
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SPI2)
20011d70:	e9d7 2300 	ldrd	r2, r3, [r7]
20011d74:	f102 417f 	add.w	r1, r2, #4278190080	@ 0xff000000
20011d78:	430b      	orrs	r3, r1
20011d7a:	d156      	bne.n	20011e2a <HAL_RCCEx_GetPeriphCLKFreq+0x10aa>
  {
    /* Get the current SPI2 kernel source */
    srcclk = __HAL_RCC_GET_SPI2_SOURCE();
20011d7c:	4ba5      	ldr	r3, [pc, #660]	@ (20012014 <HAL_RCCEx_GetPeriphCLKFreq+0x1294>)
20011d7e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
20011d82:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
20011d86:	633b      	str	r3, [r7, #48]	@ 0x30
    switch (srcclk)
20011d88:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
20011d8a:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
20011d8e:	d028      	beq.n	20011de2 <HAL_RCCEx_GetPeriphCLKFreq+0x1062>
20011d90:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
20011d92:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
20011d96:	d845      	bhi.n	20011e24 <HAL_RCCEx_GetPeriphCLKFreq+0x10a4>
20011d98:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
20011d9a:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
20011d9e:	d013      	beq.n	20011dc8 <HAL_RCCEx_GetPeriphCLKFreq+0x1048>
20011da0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
20011da2:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
20011da6:	d83d      	bhi.n	20011e24 <HAL_RCCEx_GetPeriphCLKFreq+0x10a4>
20011da8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
20011daa:	2b00      	cmp	r3, #0
20011dac:	d004      	beq.n	20011db8 <HAL_RCCEx_GetPeriphCLKFreq+0x1038>
20011dae:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
20011db0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
20011db4:	d004      	beq.n	20011dc0 <HAL_RCCEx_GetPeriphCLKFreq+0x1040>
20011db6:	e035      	b.n	20011e24 <HAL_RCCEx_GetPeriphCLKFreq+0x10a4>
    {
      case RCC_SPI2CLKSOURCE_PCLK1:

        frequency = HAL_RCC_GetPCLK1Freq();
20011db8:	f7fd fa8e 	bl	2000f2d8 <HAL_RCC_GetPCLK1Freq>
20011dbc:	6378      	str	r0, [r7, #52]	@ 0x34
        break;
20011dbe:	e187      	b.n	200120d0 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>

      case RCC_SPI2CLKSOURCE_SYSCLK:

        frequency = HAL_RCC_GetSysClockFreq();
20011dc0:	f7fd f96e 	bl	2000f0a0 <HAL_RCC_GetSysClockFreq>
20011dc4:	6378      	str	r0, [r7, #52]	@ 0x34
        break;
20011dc6:	e183      	b.n	200120d0 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>

      case RCC_SPI2CLKSOURCE_HSI:

        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
20011dc8:	4b92      	ldr	r3, [pc, #584]	@ (20012014 <HAL_RCCEx_GetPeriphCLKFreq+0x1294>)
20011dca:	681b      	ldr	r3, [r3, #0]
20011dcc:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
20011dd0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
20011dd4:	d102      	bne.n	20011ddc <HAL_RCCEx_GetPeriphCLKFreq+0x105c>
        {
          frequency = HSI_VALUE;
20011dd6:	4b90      	ldr	r3, [pc, #576]	@ (20012018 <HAL_RCCEx_GetPeriphCLKFreq+0x1298>)
20011dd8:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
20011dda:	e179      	b.n	200120d0 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
          frequency = 0U;
20011ddc:	2300      	movs	r3, #0
20011dde:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
20011de0:	e176      	b.n	200120d0 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>

      case RCC_SPI2CLKSOURCE_MSIK:

        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY))
20011de2:	4b8c      	ldr	r3, [pc, #560]	@ (20012014 <HAL_RCCEx_GetPeriphCLKFreq+0x1294>)
20011de4:	681b      	ldr	r3, [r3, #0]
20011de6:	f003 0320 	and.w	r3, r3, #32
20011dea:	2b20      	cmp	r3, #32
20011dec:	d117      	bne.n	20011e1e <HAL_RCCEx_GetPeriphCLKFreq+0x109e>
        {
          frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
20011dee:	4b89      	ldr	r3, [pc, #548]	@ (20012014 <HAL_RCCEx_GetPeriphCLKFreq+0x1294>)
20011df0:	689b      	ldr	r3, [r3, #8]
20011df2:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
20011df6:	2b00      	cmp	r3, #0
20011df8:	d005      	beq.n	20011e06 <HAL_RCCEx_GetPeriphCLKFreq+0x1086>
20011dfa:	4b86      	ldr	r3, [pc, #536]	@ (20012014 <HAL_RCCEx_GetPeriphCLKFreq+0x1294>)
20011dfc:	689b      	ldr	r3, [r3, #8]
20011dfe:	0e1b      	lsrs	r3, r3, #24
20011e00:	f003 030f 	and.w	r3, r3, #15
20011e04:	e006      	b.n	20011e14 <HAL_RCCEx_GetPeriphCLKFreq+0x1094>
20011e06:	4b83      	ldr	r3, [pc, #524]	@ (20012014 <HAL_RCCEx_GetPeriphCLKFreq+0x1294>)
20011e08:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
20011e0c:	041b      	lsls	r3, r3, #16
20011e0e:	0e1b      	lsrs	r3, r3, #24
20011e10:	f003 030f 	and.w	r3, r3, #15
20011e14:	4a81      	ldr	r2, [pc, #516]	@ (2001201c <HAL_RCCEx_GetPeriphCLKFreq+0x129c>)
20011e16:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
20011e1a:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
20011e1c:	e158      	b.n	200120d0 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
          frequency = 0U;
20011e1e:	2300      	movs	r3, #0
20011e20:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
20011e22:	e155      	b.n	200120d0 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>

      default:

        frequency = 0U;
20011e24:	2300      	movs	r3, #0
20011e26:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
20011e28:	e152      	b.n	200120d0 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SPI3)
20011e2a:	e9d7 2300 	ldrd	r2, r3, [r7]
20011e2e:	f102 417e 	add.w	r1, r2, #4261412864	@ 0xfe000000
20011e32:	430b      	orrs	r3, r1
20011e34:	d177      	bne.n	20011f26 <HAL_RCCEx_GetPeriphCLKFreq+0x11a6>
  {
    /* Get the current SPI3 kernel source */
    srcclk = __HAL_RCC_GET_SPI3_SOURCE();
20011e36:	4b77      	ldr	r3, [pc, #476]	@ (20012014 <HAL_RCCEx_GetPeriphCLKFreq+0x1294>)
20011e38:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
20011e3c:	f003 0318 	and.w	r3, r3, #24
20011e40:	633b      	str	r3, [r7, #48]	@ 0x30
    switch (srcclk)
20011e42:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
20011e44:	2b18      	cmp	r3, #24
20011e46:	d86b      	bhi.n	20011f20 <HAL_RCCEx_GetPeriphCLKFreq+0x11a0>
20011e48:	a201      	add	r2, pc, #4	@ (adr r2, 20011e50 <HAL_RCCEx_GetPeriphCLKFreq+0x10d0>)
20011e4a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
20011e4e:	bf00      	nop
20011e50:	20011eb5 	.word	0x20011eb5
20011e54:	20011f21 	.word	0x20011f21
20011e58:	20011f21 	.word	0x20011f21
20011e5c:	20011f21 	.word	0x20011f21
20011e60:	20011f21 	.word	0x20011f21
20011e64:	20011f21 	.word	0x20011f21
20011e68:	20011f21 	.word	0x20011f21
20011e6c:	20011f21 	.word	0x20011f21
20011e70:	20011ebd 	.word	0x20011ebd
20011e74:	20011f21 	.word	0x20011f21
20011e78:	20011f21 	.word	0x20011f21
20011e7c:	20011f21 	.word	0x20011f21
20011e80:	20011f21 	.word	0x20011f21
20011e84:	20011f21 	.word	0x20011f21
20011e88:	20011f21 	.word	0x20011f21
20011e8c:	20011f21 	.word	0x20011f21
20011e90:	20011ec5 	.word	0x20011ec5
20011e94:	20011f21 	.word	0x20011f21
20011e98:	20011f21 	.word	0x20011f21
20011e9c:	20011f21 	.word	0x20011f21
20011ea0:	20011f21 	.word	0x20011f21
20011ea4:	20011f21 	.word	0x20011f21
20011ea8:	20011f21 	.word	0x20011f21
20011eac:	20011f21 	.word	0x20011f21
20011eb0:	20011edf 	.word	0x20011edf
    {
      case RCC_SPI3CLKSOURCE_PCLK3:

        frequency = HAL_RCC_GetPCLK3Freq();
20011eb4:	f7fd fa38 	bl	2000f328 <HAL_RCC_GetPCLK3Freq>
20011eb8:	6378      	str	r0, [r7, #52]	@ 0x34
        break;
20011eba:	e109      	b.n	200120d0 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>

      case RCC_SPI3CLKSOURCE_SYSCLK:

        frequency = HAL_RCC_GetSysClockFreq();
20011ebc:	f7fd f8f0 	bl	2000f0a0 <HAL_RCC_GetSysClockFreq>
20011ec0:	6378      	str	r0, [r7, #52]	@ 0x34
        break;
20011ec2:	e105      	b.n	200120d0 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>

      case RCC_SPI3CLKSOURCE_HSI:

        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
20011ec4:	4b53      	ldr	r3, [pc, #332]	@ (20012014 <HAL_RCCEx_GetPeriphCLKFreq+0x1294>)
20011ec6:	681b      	ldr	r3, [r3, #0]
20011ec8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
20011ecc:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
20011ed0:	d102      	bne.n	20011ed8 <HAL_RCCEx_GetPeriphCLKFreq+0x1158>
        {
          frequency = HSI_VALUE;
20011ed2:	4b51      	ldr	r3, [pc, #324]	@ (20012018 <HAL_RCCEx_GetPeriphCLKFreq+0x1298>)
20011ed4:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
20011ed6:	e0fb      	b.n	200120d0 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
          frequency = 0U;
20011ed8:	2300      	movs	r3, #0
20011eda:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
20011edc:	e0f8      	b.n	200120d0 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>

      case RCC_SPI3CLKSOURCE_MSIK:

        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY))
20011ede:	4b4d      	ldr	r3, [pc, #308]	@ (20012014 <HAL_RCCEx_GetPeriphCLKFreq+0x1294>)
20011ee0:	681b      	ldr	r3, [r3, #0]
20011ee2:	f003 0320 	and.w	r3, r3, #32
20011ee6:	2b20      	cmp	r3, #32
20011ee8:	d117      	bne.n	20011f1a <HAL_RCCEx_GetPeriphCLKFreq+0x119a>
        {
          frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
20011eea:	4b4a      	ldr	r3, [pc, #296]	@ (20012014 <HAL_RCCEx_GetPeriphCLKFreq+0x1294>)
20011eec:	689b      	ldr	r3, [r3, #8]
20011eee:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
20011ef2:	2b00      	cmp	r3, #0
20011ef4:	d005      	beq.n	20011f02 <HAL_RCCEx_GetPeriphCLKFreq+0x1182>
20011ef6:	4b47      	ldr	r3, [pc, #284]	@ (20012014 <HAL_RCCEx_GetPeriphCLKFreq+0x1294>)
20011ef8:	689b      	ldr	r3, [r3, #8]
20011efa:	0e1b      	lsrs	r3, r3, #24
20011efc:	f003 030f 	and.w	r3, r3, #15
20011f00:	e006      	b.n	20011f10 <HAL_RCCEx_GetPeriphCLKFreq+0x1190>
20011f02:	4b44      	ldr	r3, [pc, #272]	@ (20012014 <HAL_RCCEx_GetPeriphCLKFreq+0x1294>)
20011f04:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
20011f08:	041b      	lsls	r3, r3, #16
20011f0a:	0e1b      	lsrs	r3, r3, #24
20011f0c:	f003 030f 	and.w	r3, r3, #15
20011f10:	4a42      	ldr	r2, [pc, #264]	@ (2001201c <HAL_RCCEx_GetPeriphCLKFreq+0x129c>)
20011f12:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
20011f16:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
20011f18:	e0da      	b.n	200120d0 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
          frequency = 0U;
20011f1a:	2300      	movs	r3, #0
20011f1c:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
20011f1e:	e0d7      	b.n	200120d0 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>

      default:

        frequency = 0U;
20011f20:	2300      	movs	r3, #0
20011f22:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
20011f24:	e0d4      	b.n	200120d0 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_OSPI)
20011f26:	e9d7 2300 	ldrd	r2, r3, [r7]
20011f2a:	f102 417c 	add.w	r1, r2, #4227858432	@ 0xfc000000
20011f2e:	430b      	orrs	r3, r1
20011f30:	d155      	bne.n	20011fde <HAL_RCCEx_GetPeriphCLKFreq+0x125e>
  {
    /* Get the current OSPI kernel source */
    srcclk = __HAL_RCC_GET_OSPI_SOURCE();
20011f32:	4b38      	ldr	r3, [pc, #224]	@ (20012014 <HAL_RCCEx_GetPeriphCLKFreq+0x1294>)
20011f34:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
20011f38:	f403 1340 	and.w	r3, r3, #3145728	@ 0x300000
20011f3c:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (srcclk)
20011f3e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
20011f40:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
20011f44:	d013      	beq.n	20011f6e <HAL_RCCEx_GetPeriphCLKFreq+0x11ee>
20011f46:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
20011f48:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
20011f4c:	d844      	bhi.n	20011fd8 <HAL_RCCEx_GetPeriphCLKFreq+0x1258>
20011f4e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
20011f50:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
20011f54:	d013      	beq.n	20011f7e <HAL_RCCEx_GetPeriphCLKFreq+0x11fe>
20011f56:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
20011f58:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
20011f5c:	d83c      	bhi.n	20011fd8 <HAL_RCCEx_GetPeriphCLKFreq+0x1258>
20011f5e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
20011f60:	2b00      	cmp	r3, #0
20011f62:	d014      	beq.n	20011f8e <HAL_RCCEx_GetPeriphCLKFreq+0x120e>
20011f64:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
20011f66:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
20011f6a:	d014      	beq.n	20011f96 <HAL_RCCEx_GetPeriphCLKFreq+0x1216>
20011f6c:	e034      	b.n	20011fd8 <HAL_RCCEx_GetPeriphCLKFreq+0x1258>
    {
      case RCC_OSPICLKSOURCE_PLL2:

        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
20011f6e:	f107 0318 	add.w	r3, r7, #24
20011f72:	4618      	mov	r0, r3
20011f74:	f7fe fc50 	bl	20010818 <HAL_RCCEx_GetPLL2ClockFreq>
        frequency = pll2_clocks.PLL2_Q_Frequency;
20011f78:	69fb      	ldr	r3, [r7, #28]
20011f7a:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
20011f7c:	e0a8      	b.n	200120d0 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>

      case RCC_OSPICLKSOURCE_PLL1:

        HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
20011f7e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
20011f82:	4618      	mov	r0, r3
20011f84:	f7fe faee 	bl	20010564 <HAL_RCCEx_GetPLL1ClockFreq>
        frequency = pll1_clocks.PLL1_Q_Frequency;
20011f88:	6abb      	ldr	r3, [r7, #40]	@ 0x28
20011f8a:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
20011f8c:	e0a0      	b.n	200120d0 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>

      case RCC_OSPICLKSOURCE_SYSCLK:

        frequency = HAL_RCC_GetSysClockFreq();
20011f8e:	f7fd f887 	bl	2000f0a0 <HAL_RCC_GetSysClockFreq>
20011f92:	6378      	str	r0, [r7, #52]	@ 0x34
        break;
20011f94:	e09c      	b.n	200120d0 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>

      case RCC_OSPICLKSOURCE_MSIK:

        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY))
20011f96:	4b1f      	ldr	r3, [pc, #124]	@ (20012014 <HAL_RCCEx_GetPeriphCLKFreq+0x1294>)
20011f98:	681b      	ldr	r3, [r3, #0]
20011f9a:	f003 0320 	and.w	r3, r3, #32
20011f9e:	2b20      	cmp	r3, #32
20011fa0:	d117      	bne.n	20011fd2 <HAL_RCCEx_GetPeriphCLKFreq+0x1252>
        {
          frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
20011fa2:	4b1c      	ldr	r3, [pc, #112]	@ (20012014 <HAL_RCCEx_GetPeriphCLKFreq+0x1294>)
20011fa4:	689b      	ldr	r3, [r3, #8]
20011fa6:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
20011faa:	2b00      	cmp	r3, #0
20011fac:	d005      	beq.n	20011fba <HAL_RCCEx_GetPeriphCLKFreq+0x123a>
20011fae:	4b19      	ldr	r3, [pc, #100]	@ (20012014 <HAL_RCCEx_GetPeriphCLKFreq+0x1294>)
20011fb0:	689b      	ldr	r3, [r3, #8]
20011fb2:	0e1b      	lsrs	r3, r3, #24
20011fb4:	f003 030f 	and.w	r3, r3, #15
20011fb8:	e006      	b.n	20011fc8 <HAL_RCCEx_GetPeriphCLKFreq+0x1248>
20011fba:	4b16      	ldr	r3, [pc, #88]	@ (20012014 <HAL_RCCEx_GetPeriphCLKFreq+0x1294>)
20011fbc:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
20011fc0:	041b      	lsls	r3, r3, #16
20011fc2:	0e1b      	lsrs	r3, r3, #24
20011fc4:	f003 030f 	and.w	r3, r3, #15
20011fc8:	4a14      	ldr	r2, [pc, #80]	@ (2001201c <HAL_RCCEx_GetPeriphCLKFreq+0x129c>)
20011fca:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
20011fce:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
20011fd0:	e07e      	b.n	200120d0 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
          frequency = 0U;
20011fd2:	2300      	movs	r3, #0
20011fd4:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
20011fd6:	e07b      	b.n	200120d0 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>

      default:

        frequency = 0U;
20011fd8:	2300      	movs	r3, #0
20011fda:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
20011fdc:	e078      	b.n	200120d0 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
        frequency = 0U;
        break;
    }
  }
#endif /* defined(HSPI1) */
  else if (PeriphClk == RCC_PERIPHCLK_DAC1)
20011fde:	e9d7 2300 	ldrd	r2, r3, [r7]
20011fe2:	f102 4170 	add.w	r1, r2, #4026531840	@ 0xf0000000
20011fe6:	430b      	orrs	r3, r1
20011fe8:	d138      	bne.n	2001205c <HAL_RCCEx_GetPeriphCLKFreq+0x12dc>
  {
    /* Get the current DAC1 kernel source */
    srcclk = __HAL_RCC_GET_DAC1_SOURCE();
20011fea:	4b0a      	ldr	r3, [pc, #40]	@ (20012014 <HAL_RCCEx_GetPeriphCLKFreq+0x1294>)
20011fec:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
20011ff0:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
20011ff4:	633b      	str	r3, [r7, #48]	@ 0x30

    /* Check if LSE is ready and if DAC1 clock selection is LSE */
    if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_DAC1CLKSOURCE_LSE))
20011ff6:	4b07      	ldr	r3, [pc, #28]	@ (20012014 <HAL_RCCEx_GetPeriphCLKFreq+0x1294>)
20011ff8:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
20011ffc:	f003 0302 	and.w	r3, r3, #2
20012000:	2b02      	cmp	r3, #2
20012002:	d10d      	bne.n	20012020 <HAL_RCCEx_GetPeriphCLKFreq+0x12a0>
20012004:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
20012006:	2b00      	cmp	r3, #0
20012008:	d10a      	bne.n	20012020 <HAL_RCCEx_GetPeriphCLKFreq+0x12a0>
    {
      frequency = LSE_VALUE;
2001200a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
2001200e:	637b      	str	r3, [r7, #52]	@ 0x34
20012010:	e05e      	b.n	200120d0 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
20012012:	bf00      	nop
20012014:	46020c00 	.word	0x46020c00
20012018:	00f42400 	.word	0x00f42400
2001201c:	200185b0 	.word	0x200185b0
    }
    /* Check if LSI is ready and if DAC1 clock selection is LSI */
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY)) && (srcclk == RCC_DAC1CLKSOURCE_LSI))
20012020:	4b2e      	ldr	r3, [pc, #184]	@ (200120dc <HAL_RCCEx_GetPeriphCLKFreq+0x135c>)
20012022:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
20012026:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
2001202a:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
2001202e:	d112      	bne.n	20012056 <HAL_RCCEx_GetPeriphCLKFreq+0x12d6>
20012030:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
20012032:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
20012036:	d10e      	bne.n	20012056 <HAL_RCCEx_GetPeriphCLKFreq+0x12d6>
    {
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
20012038:	4b28      	ldr	r3, [pc, #160]	@ (200120dc <HAL_RCCEx_GetPeriphCLKFreq+0x135c>)
2001203a:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
2001203e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
20012042:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
20012046:	d102      	bne.n	2001204e <HAL_RCCEx_GetPeriphCLKFreq+0x12ce>
      {
        frequency = LSI_VALUE / 128U;
20012048:	23fa      	movs	r3, #250	@ 0xfa
2001204a:	637b      	str	r3, [r7, #52]	@ 0x34
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
2001204c:	e040      	b.n	200120d0 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
      }
      else
      {
        frequency = LSI_VALUE;
2001204e:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
20012052:	637b      	str	r3, [r7, #52]	@ 0x34
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
20012054:	e03c      	b.n	200120d0 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
      }
    }
    /* Clock not enabled for DAC1*/
    else
    {
      frequency = 0U;
20012056:	2300      	movs	r3, #0
20012058:	637b      	str	r3, [r7, #52]	@ 0x34
2001205a:	e039      	b.n	200120d0 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }

  }
  else if (PeriphClk == RCC_PERIPHCLK_RNG)
2001205c:	e9d7 2300 	ldrd	r2, r3, [r7]
20012060:	f5a2 2100 	sub.w	r1, r2, #524288	@ 0x80000
20012064:	430b      	orrs	r3, r1
20012066:	d131      	bne.n	200120cc <HAL_RCCEx_GetPeriphCLKFreq+0x134c>
  {
    /* Get the current RNG kernel source */
    srcclk = __HAL_RCC_GET_RNG_SOURCE();
20012068:	4b1c      	ldr	r3, [pc, #112]	@ (200120dc <HAL_RCCEx_GetPeriphCLKFreq+0x135c>)
2001206a:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
2001206e:	f403 5340 	and.w	r3, r3, #12288	@ 0x3000
20012072:	633b      	str	r3, [r7, #48]	@ 0x30

    /* Check if HSI48 is ready and if RNG clock selection is HSI48 */
    if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSI48RDY)) && (srcclk == RCC_RNGCLKSOURCE_HSI48))
20012074:	4b19      	ldr	r3, [pc, #100]	@ (200120dc <HAL_RCCEx_GetPeriphCLKFreq+0x135c>)
20012076:	681b      	ldr	r3, [r3, #0]
20012078:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
2001207c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
20012080:	d105      	bne.n	2001208e <HAL_RCCEx_GetPeriphCLKFreq+0x130e>
20012082:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
20012084:	2b00      	cmp	r3, #0
20012086:	d102      	bne.n	2001208e <HAL_RCCEx_GetPeriphCLKFreq+0x130e>
    {
      frequency = HSI48_VALUE;
20012088:	4b15      	ldr	r3, [pc, #84]	@ (200120e0 <HAL_RCCEx_GetPeriphCLKFreq+0x1360>)
2001208a:	637b      	str	r3, [r7, #52]	@ 0x34
2001208c:	e020      	b.n	200120d0 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }

    /* Check if HSI48 is ready and if RNG clock selection is HSI48_DIV2 */
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSI48RDY)) && (srcclk == RCC_RNGCLKSOURCE_HSI48_DIV2))
2001208e:	4b13      	ldr	r3, [pc, #76]	@ (200120dc <HAL_RCCEx_GetPeriphCLKFreq+0x135c>)
20012090:	681b      	ldr	r3, [r3, #0]
20012092:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
20012096:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
2001209a:	d106      	bne.n	200120aa <HAL_RCCEx_GetPeriphCLKFreq+0x132a>
2001209c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
2001209e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
200120a2:	d102      	bne.n	200120aa <HAL_RCCEx_GetPeriphCLKFreq+0x132a>
    {
      frequency = HSI48_VALUE >> 1U ;
200120a4:	4b0f      	ldr	r3, [pc, #60]	@ (200120e4 <HAL_RCCEx_GetPeriphCLKFreq+0x1364>)
200120a6:	637b      	str	r3, [r7, #52]	@ 0x34
200120a8:	e012      	b.n	200120d0 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }

    /* Check if HSI is ready and if RNG clock selection is HSI */
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_RNGCLKSOURCE_HSI))
200120aa:	4b0c      	ldr	r3, [pc, #48]	@ (200120dc <HAL_RCCEx_GetPeriphCLKFreq+0x135c>)
200120ac:	681b      	ldr	r3, [r3, #0]
200120ae:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
200120b2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
200120b6:	d106      	bne.n	200120c6 <HAL_RCCEx_GetPeriphCLKFreq+0x1346>
200120b8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
200120ba:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
200120be:	d102      	bne.n	200120c6 <HAL_RCCEx_GetPeriphCLKFreq+0x1346>
    {
      frequency = HSI_VALUE;
200120c0:	4b09      	ldr	r3, [pc, #36]	@ (200120e8 <HAL_RCCEx_GetPeriphCLKFreq+0x1368>)
200120c2:	637b      	str	r3, [r7, #52]	@ 0x34
200120c4:	e004      	b.n	200120d0 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
    /* Clock not enabled for RNG */
    else
    {
      frequency = 0U;
200120c6:	2300      	movs	r3, #0
200120c8:	637b      	str	r3, [r7, #52]	@ 0x34
200120ca:	e001      	b.n	200120d0 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
  }
#endif /* defined(USB_OTG_HS) */

  else
  {
    frequency = 0;
200120cc:	2300      	movs	r3, #0
200120ce:	637b      	str	r3, [r7, #52]	@ 0x34
  }
  return (frequency);
200120d0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
200120d2:	4618      	mov	r0, r3
200120d4:	3738      	adds	r7, #56	@ 0x38
200120d6:	46bd      	mov	sp, r7
200120d8:	bd80      	pop	{r7, pc}
200120da:	bf00      	nop
200120dc:	46020c00 	.word	0x46020c00
200120e0:	02dc6c00 	.word	0x02dc6c00
200120e4:	016e3600 	.word	0x016e3600
200120e8:	00f42400 	.word	0x00f42400

200120ec <HAL_RCCEx_EnablePLL2>:
  * @param  PLL2Init  pointer to an RCC_PLL2InitTypeDef structure that
  *         contains the configuration information for the PLL2
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_EnablePLL2(const RCC_PLL2InitTypeDef  *PLL2Init)
{
200120ec:	b580      	push	{r7, lr}
200120ee:	b084      	sub	sp, #16
200120f0:	af00      	add	r7, sp, #0
200120f2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
200120f4:	2300      	movs	r3, #0
200120f6:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLQ_VALUE(PLL2Init->PLL2Q));
  assert_param(IS_RCC_PLLR_VALUE(PLL2Init->PLL2R));
  assert_param(IS_RCC_PLL2CLOCKOUT_VALUE(PLL2Init->PLL2ClockOut));

  /* Disable the PLL2 */
  __HAL_RCC_PLL2_DISABLE();
200120f8:	4b4e      	ldr	r3, [pc, #312]	@ (20012234 <HAL_RCCEx_EnablePLL2+0x148>)
200120fa:	681b      	ldr	r3, [r3, #0]
200120fc:	4a4d      	ldr	r2, [pc, #308]	@ (20012234 <HAL_RCCEx_EnablePLL2+0x148>)
200120fe:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
20012102:	6013      	str	r3, [r2, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
20012104:	f7f0 fcd4 	bl	20002ab0 <HAL_GetTick>
20012108:	60b8      	str	r0, [r7, #8]

  /* Wait till PLL2 is ready to be updated */
  while (READ_BIT(RCC->CR, RCC_CR_PLL2RDY) != 0U)
2001210a:	e009      	b.n	20012120 <HAL_RCCEx_EnablePLL2+0x34>
  {
    if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
2001210c:	f7f0 fcd0 	bl	20002ab0 <HAL_GetTick>
20012110:	4602      	mov	r2, r0
20012112:	68bb      	ldr	r3, [r7, #8]
20012114:	1ad3      	subs	r3, r2, r3
20012116:	2b02      	cmp	r3, #2
20012118:	d902      	bls.n	20012120 <HAL_RCCEx_EnablePLL2+0x34>
    {
      status = HAL_TIMEOUT;
2001211a:	2303      	movs	r3, #3
2001211c:	73fb      	strb	r3, [r7, #15]
      break;
2001211e:	e005      	b.n	2001212c <HAL_RCCEx_EnablePLL2+0x40>
  while (READ_BIT(RCC->CR, RCC_CR_PLL2RDY) != 0U)
20012120:	4b44      	ldr	r3, [pc, #272]	@ (20012234 <HAL_RCCEx_EnablePLL2+0x148>)
20012122:	681b      	ldr	r3, [r3, #0]
20012124:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
20012128:	2b00      	cmp	r3, #0
2001212a:	d1ef      	bne.n	2001210c <HAL_RCCEx_EnablePLL2+0x20>
    }
  }

  if (status == HAL_OK)
2001212c:	7bfb      	ldrb	r3, [r7, #15]
2001212e:	2b00      	cmp	r3, #0
20012130:	d17b      	bne.n	2001222a <HAL_RCCEx_EnablePLL2+0x13e>
  {
    /* Make sure PLL2Source is ready */
    status = RCCEx_PLLSource_Enable(PLL2Init->PLL2Source);
20012132:	687b      	ldr	r3, [r7, #4]
20012134:	681b      	ldr	r3, [r3, #0]
20012136:	4618      	mov	r0, r3
20012138:	f000 fd48 	bl	20012bcc <RCCEx_PLLSource_Enable>
2001213c:	4603      	mov	r3, r0
2001213e:	73fb      	strb	r3, [r7, #15]

    if (status == HAL_OK)
20012140:	7bfb      	ldrb	r3, [r7, #15]
20012142:	2b00      	cmp	r3, #0
20012144:	d171      	bne.n	2001222a <HAL_RCCEx_EnablePLL2+0x13e>
    {
      /* Configure the PLL2 clock source, multiplication factor N, */
      /* and division factors M, P, Q and R */
      __HAL_RCC_PLL2_CONFIG(PLL2Init->PLL2Source, PLL2Init->PLL2M, PLL2Init->PLL2N,
20012146:	4b3b      	ldr	r3, [pc, #236]	@ (20012234 <HAL_RCCEx_EnablePLL2+0x148>)
20012148:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
2001214a:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
2001214e:	f023 0303 	bic.w	r3, r3, #3
20012152:	687a      	ldr	r2, [r7, #4]
20012154:	6811      	ldr	r1, [r2, #0]
20012156:	687a      	ldr	r2, [r7, #4]
20012158:	6852      	ldr	r2, [r2, #4]
2001215a:	3a01      	subs	r2, #1
2001215c:	0212      	lsls	r2, r2, #8
2001215e:	430a      	orrs	r2, r1
20012160:	4934      	ldr	r1, [pc, #208]	@ (20012234 <HAL_RCCEx_EnablePLL2+0x148>)
20012162:	4313      	orrs	r3, r2
20012164:	62cb      	str	r3, [r1, #44]	@ 0x2c
20012166:	4b33      	ldr	r3, [pc, #204]	@ (20012234 <HAL_RCCEx_EnablePLL2+0x148>)
20012168:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
2001216a:	4b33      	ldr	r3, [pc, #204]	@ (20012238 <HAL_RCCEx_EnablePLL2+0x14c>)
2001216c:	4013      	ands	r3, r2
2001216e:	687a      	ldr	r2, [r7, #4]
20012170:	6892      	ldr	r2, [r2, #8]
20012172:	3a01      	subs	r2, #1
20012174:	f3c2 0108 	ubfx	r1, r2, #0, #9
20012178:	687a      	ldr	r2, [r7, #4]
2001217a:	68d2      	ldr	r2, [r2, #12]
2001217c:	3a01      	subs	r2, #1
2001217e:	0252      	lsls	r2, r2, #9
20012180:	b292      	uxth	r2, r2
20012182:	4311      	orrs	r1, r2
20012184:	687a      	ldr	r2, [r7, #4]
20012186:	6912      	ldr	r2, [r2, #16]
20012188:	3a01      	subs	r2, #1
2001218a:	0412      	lsls	r2, r2, #16
2001218c:	f402 02fe 	and.w	r2, r2, #8323072	@ 0x7f0000
20012190:	4311      	orrs	r1, r2
20012192:	687a      	ldr	r2, [r7, #4]
20012194:	6952      	ldr	r2, [r2, #20]
20012196:	3a01      	subs	r2, #1
20012198:	0612      	lsls	r2, r2, #24
2001219a:	f002 42fe 	and.w	r2, r2, #2130706432	@ 0x7f000000
2001219e:	430a      	orrs	r2, r1
200121a0:	4924      	ldr	r1, [pc, #144]	@ (20012234 <HAL_RCCEx_EnablePLL2+0x148>)
200121a2:	4313      	orrs	r3, r2
200121a4:	63cb      	str	r3, [r1, #60]	@ 0x3c
                            PLL2Init->PLL2P, PLL2Init->PLL2Q, PLL2Init->PLL2R);

      /* Disable PLL2FRACN  */
      __HAL_RCC_PLL2FRACN_DISABLE();
200121a6:	4b23      	ldr	r3, [pc, #140]	@ (20012234 <HAL_RCCEx_EnablePLL2+0x148>)
200121a8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
200121aa:	4a22      	ldr	r2, [pc, #136]	@ (20012234 <HAL_RCCEx_EnablePLL2+0x148>)
200121ac:	f023 0310 	bic.w	r3, r3, #16
200121b0:	62d3      	str	r3, [r2, #44]	@ 0x2c

      /* Configure PLL  PLL2FRACN */
      __HAL_RCC_PLL2FRACN_CONFIG(PLL2Init->PLL2FRACN);
200121b2:	4b20      	ldr	r3, [pc, #128]	@ (20012234 <HAL_RCCEx_EnablePLL2+0x148>)
200121b4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
200121b6:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
200121ba:	f023 03f8 	bic.w	r3, r3, #248	@ 0xf8
200121be:	687a      	ldr	r2, [r7, #4]
200121c0:	69d2      	ldr	r2, [r2, #28]
200121c2:	00d2      	lsls	r2, r2, #3
200121c4:	491b      	ldr	r1, [pc, #108]	@ (20012234 <HAL_RCCEx_EnablePLL2+0x148>)
200121c6:	4313      	orrs	r3, r2
200121c8:	640b      	str	r3, [r1, #64]	@ 0x40

      /* Enable PLL2FRACN  */
      __HAL_RCC_PLL2FRACN_ENABLE();
200121ca:	4b1a      	ldr	r3, [pc, #104]	@ (20012234 <HAL_RCCEx_EnablePLL2+0x148>)
200121cc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
200121ce:	4a19      	ldr	r2, [pc, #100]	@ (20012234 <HAL_RCCEx_EnablePLL2+0x148>)
200121d0:	f043 0310 	orr.w	r3, r3, #16
200121d4:	62d3      	str	r3, [r2, #44]	@ 0x2c

      /* Select PLL2 input reference frequency range: VCI */
      __HAL_RCC_PLL2_VCIRANGE(PLL2Init->PLL2RGE);
200121d6:	4b17      	ldr	r3, [pc, #92]	@ (20012234 <HAL_RCCEx_EnablePLL2+0x148>)
200121d8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
200121da:	f023 020c 	bic.w	r2, r3, #12
200121de:	687b      	ldr	r3, [r7, #4]
200121e0:	699b      	ldr	r3, [r3, #24]
200121e2:	4914      	ldr	r1, [pc, #80]	@ (20012234 <HAL_RCCEx_EnablePLL2+0x148>)
200121e4:	4313      	orrs	r3, r2
200121e6:	62cb      	str	r3, [r1, #44]	@ 0x2c

      /* Configure the PLL2 Clock output(s) */
      __HAL_RCC_PLL2CLKOUT_ENABLE(PLL2Init->PLL2ClockOut);
200121e8:	4b12      	ldr	r3, [pc, #72]	@ (20012234 <HAL_RCCEx_EnablePLL2+0x148>)
200121ea:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
200121ec:	687b      	ldr	r3, [r7, #4]
200121ee:	6a1b      	ldr	r3, [r3, #32]
200121f0:	4910      	ldr	r1, [pc, #64]	@ (20012234 <HAL_RCCEx_EnablePLL2+0x148>)
200121f2:	4313      	orrs	r3, r2
200121f4:	62cb      	str	r3, [r1, #44]	@ 0x2c

      /* Enable the PLL2 again by setting PLL2ON to 1*/
      __HAL_RCC_PLL2_ENABLE();
200121f6:	4b0f      	ldr	r3, [pc, #60]	@ (20012234 <HAL_RCCEx_EnablePLL2+0x148>)
200121f8:	681b      	ldr	r3, [r3, #0]
200121fa:	4a0e      	ldr	r2, [pc, #56]	@ (20012234 <HAL_RCCEx_EnablePLL2+0x148>)
200121fc:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
20012200:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
20012202:	f7f0 fc55 	bl	20002ab0 <HAL_GetTick>
20012206:	60b8      	str	r0, [r7, #8]

      /* Wait till PLL2 is ready */
      while (READ_BIT(RCC->CR, RCC_CR_PLL2RDY) == 0U)
20012208:	e009      	b.n	2001221e <HAL_RCCEx_EnablePLL2+0x132>
      {
        if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
2001220a:	f7f0 fc51 	bl	20002ab0 <HAL_GetTick>
2001220e:	4602      	mov	r2, r0
20012210:	68bb      	ldr	r3, [r7, #8]
20012212:	1ad3      	subs	r3, r2, r3
20012214:	2b02      	cmp	r3, #2
20012216:	d902      	bls.n	2001221e <HAL_RCCEx_EnablePLL2+0x132>
        {
          status = HAL_TIMEOUT;
20012218:	2303      	movs	r3, #3
2001221a:	73fb      	strb	r3, [r7, #15]
          break;
2001221c:	e005      	b.n	2001222a <HAL_RCCEx_EnablePLL2+0x13e>
      while (READ_BIT(RCC->CR, RCC_CR_PLL2RDY) == 0U)
2001221e:	4b05      	ldr	r3, [pc, #20]	@ (20012234 <HAL_RCCEx_EnablePLL2+0x148>)
20012220:	681b      	ldr	r3, [r3, #0]
20012222:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
20012226:	2b00      	cmp	r3, #0
20012228:	d0ef      	beq.n	2001220a <HAL_RCCEx_EnablePLL2+0x11e>
        }
      }
    }
  }

  return status;
2001222a:	7bfb      	ldrb	r3, [r7, #15]
}
2001222c:	4618      	mov	r0, r3
2001222e:	3710      	adds	r7, #16
20012230:	46bd      	mov	sp, r7
20012232:	bd80      	pop	{r7, pc}
20012234:	46020c00 	.word	0x46020c00
20012238:	80800000 	.word	0x80800000

2001223c <HAL_RCCEx_DisablePLL2>:
/**
  * @brief  Disable PLL2.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_DisablePLL2(void)
{
2001223c:	b580      	push	{r7, lr}
2001223e:	b082      	sub	sp, #8
20012240:	af00      	add	r7, sp, #0
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
20012242:	2300      	movs	r3, #0
20012244:	71fb      	strb	r3, [r7, #7]

  /* Disable the PLL2 */
  __HAL_RCC_PLL2_DISABLE();
20012246:	4b13      	ldr	r3, [pc, #76]	@ (20012294 <HAL_RCCEx_DisablePLL2+0x58>)
20012248:	681b      	ldr	r3, [r3, #0]
2001224a:	4a12      	ldr	r2, [pc, #72]	@ (20012294 <HAL_RCCEx_DisablePLL2+0x58>)
2001224c:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
20012250:	6013      	str	r3, [r2, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
20012252:	f7f0 fc2d 	bl	20002ab0 <HAL_GetTick>
20012256:	6038      	str	r0, [r7, #0]

  /* Wait till PLL2 is ready */
  while (READ_BIT(RCC->CR, RCC_CR_PLL2RDY) != 0U)
20012258:	e009      	b.n	2001226e <HAL_RCCEx_DisablePLL2+0x32>
  {
    if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
2001225a:	f7f0 fc29 	bl	20002ab0 <HAL_GetTick>
2001225e:	4602      	mov	r2, r0
20012260:	683b      	ldr	r3, [r7, #0]
20012262:	1ad3      	subs	r3, r2, r3
20012264:	2b02      	cmp	r3, #2
20012266:	d902      	bls.n	2001226e <HAL_RCCEx_DisablePLL2+0x32>
    {
      status = HAL_TIMEOUT;
20012268:	2303      	movs	r3, #3
2001226a:	71fb      	strb	r3, [r7, #7]
      break;
2001226c:	e005      	b.n	2001227a <HAL_RCCEx_DisablePLL2+0x3e>
  while (READ_BIT(RCC->CR, RCC_CR_PLL2RDY) != 0U)
2001226e:	4b09      	ldr	r3, [pc, #36]	@ (20012294 <HAL_RCCEx_DisablePLL2+0x58>)
20012270:	681b      	ldr	r3, [r3, #0]
20012272:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
20012276:	2b00      	cmp	r3, #0
20012278:	d1ef      	bne.n	2001225a <HAL_RCCEx_DisablePLL2+0x1e>
    }
  }

  /* To save power disable the PLL2 Source, FRACN and Clock outputs */
  CLEAR_BIT(RCC->PLL2CFGR, RCC_PLL2CFGR_PLL2PEN | RCC_PLL2CFGR_PLL2QEN | RCC_PLL2CFGR_PLL2REN | RCC_PLL2CFGR_PLL2SRC | \
2001227a:	4b06      	ldr	r3, [pc, #24]	@ (20012294 <HAL_RCCEx_DisablePLL2+0x58>)
2001227c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
2001227e:	4a05      	ldr	r2, [pc, #20]	@ (20012294 <HAL_RCCEx_DisablePLL2+0x58>)
20012280:	f423 23e0 	bic.w	r3, r3, #458752	@ 0x70000
20012284:	f023 0313 	bic.w	r3, r3, #19
20012288:	62d3      	str	r3, [r2, #44]	@ 0x2c
            RCC_PLL2CFGR_PLL2FRACEN);

  return status;
2001228a:	79fb      	ldrb	r3, [r7, #7]
}
2001228c:	4618      	mov	r0, r3
2001228e:	3708      	adds	r7, #8
20012290:	46bd      	mov	sp, r7
20012292:	bd80      	pop	{r7, pc}
20012294:	46020c00 	.word	0x46020c00

20012298 <HAL_RCCEx_EnablePLL3>:
  * @param  PLL3Init  pointer to an RCC_PLL3InitTypeDef structure that
  *         contains the configuration information for the PLL3
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_EnablePLL3(const RCC_PLL3InitTypeDef  *PLL3Init)
{
20012298:	b580      	push	{r7, lr}
2001229a:	b084      	sub	sp, #16
2001229c:	af00      	add	r7, sp, #0
2001229e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
200122a0:	2300      	movs	r3, #0
200122a2:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLN_VALUE(PLL3Init->PLL3N));
  assert_param(IS_RCC_PLLP_VALUE(PLL3Init->PLL3P));
  assert_param(IS_RCC_PLL3CLOCKOUT_VALUE(PLL3Init->PLL3ClockOut));

  /* Disable the PLL3 */
  __HAL_RCC_PLL3_DISABLE();
200122a4:	4b4e      	ldr	r3, [pc, #312]	@ (200123e0 <HAL_RCCEx_EnablePLL3+0x148>)
200122a6:	681b      	ldr	r3, [r3, #0]
200122a8:	4a4d      	ldr	r2, [pc, #308]	@ (200123e0 <HAL_RCCEx_EnablePLL3+0x148>)
200122aa:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
200122ae:	6013      	str	r3, [r2, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
200122b0:	f7f0 fbfe 	bl	20002ab0 <HAL_GetTick>
200122b4:	60b8      	str	r0, [r7, #8]

  /* Wait till PLL3 is ready to be updated */
  while (READ_BIT(RCC->CR, RCC_CR_PLL3RDY) != 0U)
200122b6:	e009      	b.n	200122cc <HAL_RCCEx_EnablePLL3+0x34>
  {
    if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
200122b8:	f7f0 fbfa 	bl	20002ab0 <HAL_GetTick>
200122bc:	4602      	mov	r2, r0
200122be:	68bb      	ldr	r3, [r7, #8]
200122c0:	1ad3      	subs	r3, r2, r3
200122c2:	2b02      	cmp	r3, #2
200122c4:	d902      	bls.n	200122cc <HAL_RCCEx_EnablePLL3+0x34>
    {
      status = HAL_TIMEOUT;
200122c6:	2303      	movs	r3, #3
200122c8:	73fb      	strb	r3, [r7, #15]
      break;
200122ca:	e005      	b.n	200122d8 <HAL_RCCEx_EnablePLL3+0x40>
  while (READ_BIT(RCC->CR, RCC_CR_PLL3RDY) != 0U)
200122cc:	4b44      	ldr	r3, [pc, #272]	@ (200123e0 <HAL_RCCEx_EnablePLL3+0x148>)
200122ce:	681b      	ldr	r3, [r3, #0]
200122d0:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
200122d4:	2b00      	cmp	r3, #0
200122d6:	d1ef      	bne.n	200122b8 <HAL_RCCEx_EnablePLL3+0x20>
    }
  }

  if (status == HAL_OK)
200122d8:	7bfb      	ldrb	r3, [r7, #15]
200122da:	2b00      	cmp	r3, #0
200122dc:	d17b      	bne.n	200123d6 <HAL_RCCEx_EnablePLL3+0x13e>
  {
    /* Make sure PLL3Source is ready */
    status = RCCEx_PLLSource_Enable(PLL3Init->PLL3Source);
200122de:	687b      	ldr	r3, [r7, #4]
200122e0:	681b      	ldr	r3, [r3, #0]
200122e2:	4618      	mov	r0, r3
200122e4:	f000 fc72 	bl	20012bcc <RCCEx_PLLSource_Enable>
200122e8:	4603      	mov	r3, r0
200122ea:	73fb      	strb	r3, [r7, #15]

    if (status == HAL_OK)
200122ec:	7bfb      	ldrb	r3, [r7, #15]
200122ee:	2b00      	cmp	r3, #0
200122f0:	d171      	bne.n	200123d6 <HAL_RCCEx_EnablePLL3+0x13e>
    {
      /* Configure the PLL3 clock source, multiplication factor N, */
      /* and division factors M and P */
      __HAL_RCC_PLL3_CONFIG(PLL3Init->PLL3Source, PLL3Init->PLL3M, PLL3Init->PLL3N, PLL3Init->PLL3P, PLL3Init->PLL3Q, \
200122f2:	4b3b      	ldr	r3, [pc, #236]	@ (200123e0 <HAL_RCCEx_EnablePLL3+0x148>)
200122f4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
200122f6:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
200122fa:	f023 0303 	bic.w	r3, r3, #3
200122fe:	687a      	ldr	r2, [r7, #4]
20012300:	6811      	ldr	r1, [r2, #0]
20012302:	687a      	ldr	r2, [r7, #4]
20012304:	6852      	ldr	r2, [r2, #4]
20012306:	3a01      	subs	r2, #1
20012308:	0212      	lsls	r2, r2, #8
2001230a:	430a      	orrs	r2, r1
2001230c:	4934      	ldr	r1, [pc, #208]	@ (200123e0 <HAL_RCCEx_EnablePLL3+0x148>)
2001230e:	4313      	orrs	r3, r2
20012310:	630b      	str	r3, [r1, #48]	@ 0x30
20012312:	4b33      	ldr	r3, [pc, #204]	@ (200123e0 <HAL_RCCEx_EnablePLL3+0x148>)
20012314:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
20012316:	4b33      	ldr	r3, [pc, #204]	@ (200123e4 <HAL_RCCEx_EnablePLL3+0x14c>)
20012318:	4013      	ands	r3, r2
2001231a:	687a      	ldr	r2, [r7, #4]
2001231c:	6892      	ldr	r2, [r2, #8]
2001231e:	3a01      	subs	r2, #1
20012320:	f3c2 0108 	ubfx	r1, r2, #0, #9
20012324:	687a      	ldr	r2, [r7, #4]
20012326:	68d2      	ldr	r2, [r2, #12]
20012328:	3a01      	subs	r2, #1
2001232a:	0252      	lsls	r2, r2, #9
2001232c:	b292      	uxth	r2, r2
2001232e:	4311      	orrs	r1, r2
20012330:	687a      	ldr	r2, [r7, #4]
20012332:	6912      	ldr	r2, [r2, #16]
20012334:	3a01      	subs	r2, #1
20012336:	0412      	lsls	r2, r2, #16
20012338:	f402 02fe 	and.w	r2, r2, #8323072	@ 0x7f0000
2001233c:	4311      	orrs	r1, r2
2001233e:	687a      	ldr	r2, [r7, #4]
20012340:	6952      	ldr	r2, [r2, #20]
20012342:	3a01      	subs	r2, #1
20012344:	0612      	lsls	r2, r2, #24
20012346:	f002 42fe 	and.w	r2, r2, #2130706432	@ 0x7f000000
2001234a:	430a      	orrs	r2, r1
2001234c:	4924      	ldr	r1, [pc, #144]	@ (200123e0 <HAL_RCCEx_EnablePLL3+0x148>)
2001234e:	4313      	orrs	r3, r2
20012350:	644b      	str	r3, [r1, #68]	@ 0x44
                            PLL3Init->PLL3R);

      /* Disable PLL3FRACN . */
      __HAL_RCC_PLL3FRACN_DISABLE();
20012352:	4b23      	ldr	r3, [pc, #140]	@ (200123e0 <HAL_RCCEx_EnablePLL3+0x148>)
20012354:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
20012356:	4a22      	ldr	r2, [pc, #136]	@ (200123e0 <HAL_RCCEx_EnablePLL3+0x148>)
20012358:	f023 0310 	bic.w	r3, r3, #16
2001235c:	6313      	str	r3, [r2, #48]	@ 0x30

      /* Configure PLL  PLL3FRACN */
      __HAL_RCC_PLL3FRACN_CONFIG(PLL3Init->PLL3FRACN);
2001235e:	4b20      	ldr	r3, [pc, #128]	@ (200123e0 <HAL_RCCEx_EnablePLL3+0x148>)
20012360:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
20012362:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
20012366:	f023 03f8 	bic.w	r3, r3, #248	@ 0xf8
2001236a:	687a      	ldr	r2, [r7, #4]
2001236c:	69d2      	ldr	r2, [r2, #28]
2001236e:	00d2      	lsls	r2, r2, #3
20012370:	491b      	ldr	r1, [pc, #108]	@ (200123e0 <HAL_RCCEx_EnablePLL3+0x148>)
20012372:	4313      	orrs	r3, r2
20012374:	648b      	str	r3, [r1, #72]	@ 0x48

      /* Enable PLL3FRACN . */
      __HAL_RCC_PLL3FRACN_ENABLE();
20012376:	4b1a      	ldr	r3, [pc, #104]	@ (200123e0 <HAL_RCCEx_EnablePLL3+0x148>)
20012378:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
2001237a:	4a19      	ldr	r2, [pc, #100]	@ (200123e0 <HAL_RCCEx_EnablePLL3+0x148>)
2001237c:	f043 0310 	orr.w	r3, r3, #16
20012380:	6313      	str	r3, [r2, #48]	@ 0x30

      /* Select PLL3 input reference frequency range: VCI */
      __HAL_RCC_PLL3_VCIRANGE(PLL3Init->PLL3RGE);
20012382:	4b17      	ldr	r3, [pc, #92]	@ (200123e0 <HAL_RCCEx_EnablePLL3+0x148>)
20012384:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
20012386:	f023 020c 	bic.w	r2, r3, #12
2001238a:	687b      	ldr	r3, [r7, #4]
2001238c:	699b      	ldr	r3, [r3, #24]
2001238e:	4914      	ldr	r1, [pc, #80]	@ (200123e0 <HAL_RCCEx_EnablePLL3+0x148>)
20012390:	4313      	orrs	r3, r2
20012392:	630b      	str	r3, [r1, #48]	@ 0x30

      /* Configure the PLL3 Clock output(s) */
      __HAL_RCC_PLL3CLKOUT_ENABLE(PLL3Init->PLL3ClockOut);
20012394:	4b12      	ldr	r3, [pc, #72]	@ (200123e0 <HAL_RCCEx_EnablePLL3+0x148>)
20012396:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
20012398:	687b      	ldr	r3, [r7, #4]
2001239a:	6a1b      	ldr	r3, [r3, #32]
2001239c:	4910      	ldr	r1, [pc, #64]	@ (200123e0 <HAL_RCCEx_EnablePLL3+0x148>)
2001239e:	4313      	orrs	r3, r2
200123a0:	630b      	str	r3, [r1, #48]	@ 0x30

      /* Enable the PLL3 again by setting PLL3ON to 1*/
      __HAL_RCC_PLL3_ENABLE();
200123a2:	4b0f      	ldr	r3, [pc, #60]	@ (200123e0 <HAL_RCCEx_EnablePLL3+0x148>)
200123a4:	681b      	ldr	r3, [r3, #0]
200123a6:	4a0e      	ldr	r2, [pc, #56]	@ (200123e0 <HAL_RCCEx_EnablePLL3+0x148>)
200123a8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
200123ac:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
200123ae:	f7f0 fb7f 	bl	20002ab0 <HAL_GetTick>
200123b2:	60b8      	str	r0, [r7, #8]

      /* Wait till PLL3 is ready */
      while (READ_BIT(RCC->CR, RCC_CR_PLL3RDY) == 0U)
200123b4:	e009      	b.n	200123ca <HAL_RCCEx_EnablePLL3+0x132>
      {
        if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
200123b6:	f7f0 fb7b 	bl	20002ab0 <HAL_GetTick>
200123ba:	4602      	mov	r2, r0
200123bc:	68bb      	ldr	r3, [r7, #8]
200123be:	1ad3      	subs	r3, r2, r3
200123c0:	2b02      	cmp	r3, #2
200123c2:	d902      	bls.n	200123ca <HAL_RCCEx_EnablePLL3+0x132>
        {
          status = HAL_TIMEOUT;
200123c4:	2303      	movs	r3, #3
200123c6:	73fb      	strb	r3, [r7, #15]
          break;
200123c8:	e005      	b.n	200123d6 <HAL_RCCEx_EnablePLL3+0x13e>
      while (READ_BIT(RCC->CR, RCC_CR_PLL3RDY) == 0U)
200123ca:	4b05      	ldr	r3, [pc, #20]	@ (200123e0 <HAL_RCCEx_EnablePLL3+0x148>)
200123cc:	681b      	ldr	r3, [r3, #0]
200123ce:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
200123d2:	2b00      	cmp	r3, #0
200123d4:	d0ef      	beq.n	200123b6 <HAL_RCCEx_EnablePLL3+0x11e>
        }
      }
    }
  }

  return status;
200123d6:	7bfb      	ldrb	r3, [r7, #15]
}
200123d8:	4618      	mov	r0, r3
200123da:	3710      	adds	r7, #16
200123dc:	46bd      	mov	sp, r7
200123de:	bd80      	pop	{r7, pc}
200123e0:	46020c00 	.word	0x46020c00
200123e4:	80800000 	.word	0x80800000

200123e8 <HAL_RCCEx_DisablePLL3>:
/**
  * @brief  Disable PLL3.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_DisablePLL3(void)
{
200123e8:	b580      	push	{r7, lr}
200123ea:	b082      	sub	sp, #8
200123ec:	af00      	add	r7, sp, #0
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
200123ee:	2300      	movs	r3, #0
200123f0:	71fb      	strb	r3, [r7, #7]

  /* Disable the PLL3 */
  __HAL_RCC_PLL3_DISABLE();
200123f2:	4b13      	ldr	r3, [pc, #76]	@ (20012440 <HAL_RCCEx_DisablePLL3+0x58>)
200123f4:	681b      	ldr	r3, [r3, #0]
200123f6:	4a12      	ldr	r2, [pc, #72]	@ (20012440 <HAL_RCCEx_DisablePLL3+0x58>)
200123f8:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
200123fc:	6013      	str	r3, [r2, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
200123fe:	f7f0 fb57 	bl	20002ab0 <HAL_GetTick>
20012402:	6038      	str	r0, [r7, #0]

  /* Wait till PLL3 is ready */
  while (READ_BIT(RCC->CR, RCC_CR_PLL3RDY) != 0U)
20012404:	e009      	b.n	2001241a <HAL_RCCEx_DisablePLL3+0x32>
  {
    if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
20012406:	f7f0 fb53 	bl	20002ab0 <HAL_GetTick>
2001240a:	4602      	mov	r2, r0
2001240c:	683b      	ldr	r3, [r7, #0]
2001240e:	1ad3      	subs	r3, r2, r3
20012410:	2b02      	cmp	r3, #2
20012412:	d902      	bls.n	2001241a <HAL_RCCEx_DisablePLL3+0x32>
    {
      status = HAL_TIMEOUT;
20012414:	2303      	movs	r3, #3
20012416:	71fb      	strb	r3, [r7, #7]
      break;
20012418:	e005      	b.n	20012426 <HAL_RCCEx_DisablePLL3+0x3e>
  while (READ_BIT(RCC->CR, RCC_CR_PLL3RDY) != 0U)
2001241a:	4b09      	ldr	r3, [pc, #36]	@ (20012440 <HAL_RCCEx_DisablePLL3+0x58>)
2001241c:	681b      	ldr	r3, [r3, #0]
2001241e:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
20012422:	2b00      	cmp	r3, #0
20012424:	d1ef      	bne.n	20012406 <HAL_RCCEx_DisablePLL3+0x1e>
    }
  }

  /* To save power disable the PLL3 Source and Clock outputs */
  CLEAR_BIT(RCC->PLL3CFGR, RCC_PLL3CFGR_PLL3PEN | RCC_PLL3CFGR_PLL3QEN | RCC_PLL3CFGR_PLL3REN | RCC_PLL3CFGR_PLL3SRC | \
20012426:	4b06      	ldr	r3, [pc, #24]	@ (20012440 <HAL_RCCEx_DisablePLL3+0x58>)
20012428:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
2001242a:	4a05      	ldr	r2, [pc, #20]	@ (20012440 <HAL_RCCEx_DisablePLL3+0x58>)
2001242c:	f423 23e0 	bic.w	r3, r3, #458752	@ 0x70000
20012430:	f023 0313 	bic.w	r3, r3, #19
20012434:	6313      	str	r3, [r2, #48]	@ 0x30
            RCC_PLL3CFGR_PLL3FRACEN);

  return status;
20012436:	79fb      	ldrb	r3, [r7, #7]
}
20012438:	4618      	mov	r0, r3
2001243a:	3708      	adds	r7, #8
2001243c:	46bd      	mov	sp, r7
2001243e:	bd80      	pop	{r7, pc}
20012440:	46020c00 	.word	0x46020c00

20012444 <HAL_RCCEx_EnableMSIPLLModeSelection>:
  *            @arg @ref RCC_MSISPLL_MODE_SEL  PLL mode applied to MSIS (MSI system) clock output
  *            @arg @ref RCC_MSIKPLL_MODE_SEL  PLL mode applied to MSIK (MSI kernel) clock output
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_EnableMSIPLLModeSelection(uint32_t MSIPLLModeSelection)
{
20012444:	b480      	push	{r7}
20012446:	b085      	sub	sp, #20
20012448:	af00      	add	r7, sp, #0
2001244a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_ERROR;
2001244c:	2301      	movs	r3, #1
2001244e:	73fb      	strb	r3, [r7, #15]

  assert_param(IS_RCC_MSIPLLMODE_SELECT(MSIPLLModeSelection));
  if (READ_BIT(RCC->CR, RCC_CR_MSIPLLEN) == 0U)
20012450:	4b0f      	ldr	r3, [pc, #60]	@ (20012490 <HAL_RCCEx_EnableMSIPLLModeSelection+0x4c>)
20012452:	681b      	ldr	r3, [r3, #0]
20012454:	f003 0308 	and.w	r3, r3, #8
20012458:	2b00      	cmp	r3, #0
2001245a:	d111      	bne.n	20012480 <HAL_RCCEx_EnableMSIPLLModeSelection+0x3c>
  {
    /* This bit is used only if PLL mode is disabled (MSIPLLEN = 0) */
    if (MSIPLLModeSelection == RCC_MSISPLL_MODE_SEL)
2001245c:	687b      	ldr	r3, [r7, #4]
2001245e:	2b40      	cmp	r3, #64	@ 0x40
20012460:	d106      	bne.n	20012470 <HAL_RCCEx_EnableMSIPLLModeSelection+0x2c>
    {
      SET_BIT(RCC->CR, RCC_CR_MSIPLLSEL);
20012462:	4b0b      	ldr	r3, [pc, #44]	@ (20012490 <HAL_RCCEx_EnableMSIPLLModeSelection+0x4c>)
20012464:	681b      	ldr	r3, [r3, #0]
20012466:	4a0a      	ldr	r2, [pc, #40]	@ (20012490 <HAL_RCCEx_EnableMSIPLLModeSelection+0x4c>)
20012468:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
2001246c:	6013      	str	r3, [r2, #0]
2001246e:	e005      	b.n	2001247c <HAL_RCCEx_EnableMSIPLLModeSelection+0x38>
    }
    else
    {
      CLEAR_BIT(RCC->CR, RCC_CR_MSIPLLSEL);
20012470:	4b07      	ldr	r3, [pc, #28]	@ (20012490 <HAL_RCCEx_EnableMSIPLLModeSelection+0x4c>)
20012472:	681b      	ldr	r3, [r3, #0]
20012474:	4a06      	ldr	r2, [pc, #24]	@ (20012490 <HAL_RCCEx_EnableMSIPLLModeSelection+0x4c>)
20012476:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
2001247a:	6013      	str	r3, [r2, #0]
    }
    status = HAL_OK;
2001247c:	2300      	movs	r3, #0
2001247e:	73fb      	strb	r3, [r7, #15]
  }

  return status;
20012480:	7bfb      	ldrb	r3, [r7, #15]
}
20012482:	4618      	mov	r0, r3
20012484:	3714      	adds	r7, #20
20012486:	46bd      	mov	sp, r7
20012488:	f85d 7b04 	ldr.w	r7, [sp], #4
2001248c:	4770      	bx	lr
2001248e:	bf00      	nop
20012490:	46020c00 	.word	0x46020c00

20012494 <HAL_RCCEx_EnableMSIPLLFastStartup>:
  * @note  The fast start-up feature is not active the first time the PLL mode is selected. The
  *        fast start-up is active when the MSI in PLL mode returns from switch off.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_EnableMSIPLLFastStartup(void)
{
20012494:	b480      	push	{r7}
20012496:	b083      	sub	sp, #12
20012498:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef status = HAL_ERROR;
2001249a:	2301      	movs	r3, #1
2001249c:	71fb      	strb	r3, [r7, #7]

  if (READ_BIT(RCC->CR, RCC_CR_MSIPLLEN) == RCC_CR_MSIPLLEN)
2001249e:	4b0a      	ldr	r3, [pc, #40]	@ (200124c8 <HAL_RCCEx_EnableMSIPLLFastStartup+0x34>)
200124a0:	681b      	ldr	r3, [r3, #0]
200124a2:	f003 0308 	and.w	r3, r3, #8
200124a6:	2b08      	cmp	r3, #8
200124a8:	d107      	bne.n	200124ba <HAL_RCCEx_EnableMSIPLLFastStartup+0x26>
  {
    /* This bit is used only if PLL mode is selected (MSIPLLEN = 1) */
    SET_BIT(RCC->CR, RCC_CR_MSIPLLFAST);
200124aa:	4b07      	ldr	r3, [pc, #28]	@ (200124c8 <HAL_RCCEx_EnableMSIPLLFastStartup+0x34>)
200124ac:	681b      	ldr	r3, [r3, #0]
200124ae:	4a06      	ldr	r2, [pc, #24]	@ (200124c8 <HAL_RCCEx_EnableMSIPLLFastStartup+0x34>)
200124b0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
200124b4:	6013      	str	r3, [r2, #0]
    status = HAL_OK;
200124b6:	2300      	movs	r3, #0
200124b8:	71fb      	strb	r3, [r7, #7]
  }

  return status;
200124ba:	79fb      	ldrb	r3, [r7, #7]
}
200124bc:	4618      	mov	r0, r3
200124be:	370c      	adds	r7, #12
200124c0:	46bd      	mov	sp, r7
200124c2:	f85d 7b04 	ldr.w	r7, [sp], #4
200124c6:	4770      	bx	lr
200124c8:	46020c00 	.word	0x46020c00

200124cc <HAL_RCCEx_DisableMSIPLLFastStartup>:
  * @brief Disable the fast PLL mode start-up of the MSI clock
  * @note  the MSI fast startup mode disabled only when PLL-mode is enabled
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_DisableMSIPLLFastStartup(void)
{
200124cc:	b480      	push	{r7}
200124ce:	b083      	sub	sp, #12
200124d0:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef status = HAL_ERROR;
200124d2:	2301      	movs	r3, #1
200124d4:	71fb      	strb	r3, [r7, #7]

  if (READ_BIT(RCC->CR, RCC_CR_MSIPLLEN) == RCC_CR_MSIPLLEN)
200124d6:	4b0a      	ldr	r3, [pc, #40]	@ (20012500 <HAL_RCCEx_DisableMSIPLLFastStartup+0x34>)
200124d8:	681b      	ldr	r3, [r3, #0]
200124da:	f003 0308 	and.w	r3, r3, #8
200124de:	2b08      	cmp	r3, #8
200124e0:	d107      	bne.n	200124f2 <HAL_RCCEx_DisableMSIPLLFastStartup+0x26>
  {
    /* This bit is used only if PLL mode is selected (MSIPLLEN = 1) */
    CLEAR_BIT(RCC->CR, RCC_CR_MSIPLLFAST);
200124e2:	4b07      	ldr	r3, [pc, #28]	@ (20012500 <HAL_RCCEx_DisableMSIPLLFastStartup+0x34>)
200124e4:	681b      	ldr	r3, [r3, #0]
200124e6:	4a06      	ldr	r2, [pc, #24]	@ (20012500 <HAL_RCCEx_DisableMSIPLLFastStartup+0x34>)
200124e8:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
200124ec:	6013      	str	r3, [r2, #0]
    status = HAL_OK;
200124ee:	2300      	movs	r3, #0
200124f0:	71fb      	strb	r3, [r7, #7]
  }
  return status;
200124f2:	79fb      	ldrb	r3, [r7, #7]
}
200124f4:	4618      	mov	r0, r3
200124f6:	370c      	adds	r7, #12
200124f8:	46bd      	mov	sp, r7
200124fa:	f85d 7b04 	ldr.w	r7, [sp], #4
200124fe:	4770      	bx	lr
20012500:	46020c00 	.word	0x46020c00

20012504 <HAL_RCCEx_WakeUpStopCLKConfig>:
  * @note   This function shall not be called after the Clock Security System on HSE has been
  *         enabled.
  * @retval None
  */
void HAL_RCCEx_WakeUpStopCLKConfig(uint32_t WakeUpClk)
{
20012504:	b480      	push	{r7}
20012506:	b083      	sub	sp, #12
20012508:	af00      	add	r7, sp, #0
2001250a:	6078      	str	r0, [r7, #4]
  assert_param(IS_RCC_STOP_WAKEUPCLOCK(WakeUpClk));

  __HAL_RCC_WAKEUPSTOP_CLK_CONFIG(WakeUpClk);
2001250c:	4b06      	ldr	r3, [pc, #24]	@ (20012528 <HAL_RCCEx_WakeUpStopCLKConfig+0x24>)
2001250e:	69db      	ldr	r3, [r3, #28]
20012510:	f023 0210 	bic.w	r2, r3, #16
20012514:	4904      	ldr	r1, [pc, #16]	@ (20012528 <HAL_RCCEx_WakeUpStopCLKConfig+0x24>)
20012516:	687b      	ldr	r3, [r7, #4]
20012518:	4313      	orrs	r3, r2
2001251a:	61cb      	str	r3, [r1, #28]
}
2001251c:	bf00      	nop
2001251e:	370c      	adds	r7, #12
20012520:	46bd      	mov	sp, r7
20012522:	f85d 7b04 	ldr.w	r7, [sp], #4
20012526:	4770      	bx	lr
20012528:	46020c00 	.word	0x46020c00

2001252c <HAL_RCCEx_KerWakeUpStopCLKConfig>:
  *            @arg RCC_STOP_KERWAKEUPCLOCK_MSI: MSI oscillator selection
  *            @arg RCC_STOP_KERWAKEUPCLOCK_HSI: HSI oscillator selection
  * @retval None
  */
void HAL_RCCEx_KerWakeUpStopCLKConfig(uint32_t WakeUpClk)
{
2001252c:	b480      	push	{r7}
2001252e:	b083      	sub	sp, #12
20012530:	af00      	add	r7, sp, #0
20012532:	6078      	str	r0, [r7, #4]
  assert_param(IS_RCC_STOP_KERWAKEUPCLOCK(WakeUpClk));

  __HAL_RCC_KERWAKEUPSTOP_CLK_CONFIG(WakeUpClk);
20012534:	4b06      	ldr	r3, [pc, #24]	@ (20012550 <HAL_RCCEx_KerWakeUpStopCLKConfig+0x24>)
20012536:	69db      	ldr	r3, [r3, #28]
20012538:	f023 0220 	bic.w	r2, r3, #32
2001253c:	4904      	ldr	r1, [pc, #16]	@ (20012550 <HAL_RCCEx_KerWakeUpStopCLKConfig+0x24>)
2001253e:	687b      	ldr	r3, [r7, #4]
20012540:	4313      	orrs	r3, r2
20012542:	61cb      	str	r3, [r1, #28]
}
20012544:	bf00      	nop
20012546:	370c      	adds	r7, #12
20012548:	46bd      	mov	sp, r7
2001254a:	f85d 7b04 	ldr.w	r7, [sp], #4
2001254e:	4770      	bx	lr
20012550:	46020c00 	.word	0x46020c00

20012554 <HAL_RCCEx_StandbyMSIRangeConfig>:
  *            @arg @ref RCC_MSIRANGE_7  Range 7 around 1 MHz
  *            @arg @ref RCC_MSIRANGE_8  Range 8 around 3.072 MHz
  * @retval None
  */
void HAL_RCCEx_StandbyMSIRangeConfig(uint32_t MSIRange)
{
20012554:	b480      	push	{r7}
20012556:	b083      	sub	sp, #12
20012558:	af00      	add	r7, sp, #0
2001255a:	6078      	str	r0, [r7, #4]
  assert_param(IS_RCC_MSI_STANDBY_CLOCK_RANGE(MSIRange));

  __HAL_RCC_MSI_STANDBY_RANGE_CONFIG(MSIRange);
2001255c:	4b0b      	ldr	r3, [pc, #44]	@ (2001258c <HAL_RCCEx_StandbyMSIRangeConfig+0x38>)
2001255e:	689b      	ldr	r3, [r3, #8]
20012560:	4a0a      	ldr	r2, [pc, #40]	@ (2001258c <HAL_RCCEx_StandbyMSIRangeConfig+0x38>)
20012562:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
20012566:	6093      	str	r3, [r2, #8]
20012568:	4b08      	ldr	r3, [pc, #32]	@ (2001258c <HAL_RCCEx_StandbyMSIRangeConfig+0x38>)
2001256a:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
2001256e:	f423 4270 	bic.w	r2, r3, #61440	@ 0xf000
20012572:	687b      	ldr	r3, [r7, #4]
20012574:	0c1b      	lsrs	r3, r3, #16
20012576:	4905      	ldr	r1, [pc, #20]	@ (2001258c <HAL_RCCEx_StandbyMSIRangeConfig+0x38>)
20012578:	4313      	orrs	r3, r2
2001257a:	f8c1 30f4 	str.w	r3, [r1, #244]	@ 0xf4
}
2001257e:	bf00      	nop
20012580:	370c      	adds	r7, #12
20012582:	46bd      	mov	sp, r7
20012584:	f85d 7b04 	ldr.w	r7, [sp], #4
20012588:	4770      	bx	lr
2001258a:	bf00      	nop
2001258c:	46020c00 	.word	0x46020c00

20012590 <HAL_RCCEx_StandbyMSIKRangeConfig>:
  *            @arg @ref RCC_MSIKRANGE_7  Range 7 around 1 MHz
  *            @arg @ref RCC_MSIKRANGE_8  Range 8 around 3.072 MHz
  * @retval None
  */
void HAL_RCCEx_StandbyMSIKRangeConfig(uint32_t MSIKRange)
{
20012590:	b480      	push	{r7}
20012592:	b083      	sub	sp, #12
20012594:	af00      	add	r7, sp, #0
20012596:	6078      	str	r0, [r7, #4]
  assert_param(IS_RCC_MSIK_STANDBY_CLOCK_RANGE(MSIKRange));

  __HAL_RCC_MSIK_STANDBY_RANGE_CONFIG(MSIKRange);
20012598:	4b0b      	ldr	r3, [pc, #44]	@ (200125c8 <HAL_RCCEx_StandbyMSIKRangeConfig+0x38>)
2001259a:	689b      	ldr	r3, [r3, #8]
2001259c:	4a0a      	ldr	r2, [pc, #40]	@ (200125c8 <HAL_RCCEx_StandbyMSIKRangeConfig+0x38>)
2001259e:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
200125a2:	6093      	str	r3, [r2, #8]
200125a4:	4b08      	ldr	r3, [pc, #32]	@ (200125c8 <HAL_RCCEx_StandbyMSIKRangeConfig+0x38>)
200125a6:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
200125aa:	f423 6270 	bic.w	r2, r3, #3840	@ 0xf00
200125ae:	687b      	ldr	r3, [r7, #4]
200125b0:	0c1b      	lsrs	r3, r3, #16
200125b2:	4905      	ldr	r1, [pc, #20]	@ (200125c8 <HAL_RCCEx_StandbyMSIKRangeConfig+0x38>)
200125b4:	4313      	orrs	r3, r2
200125b6:	f8c1 30f4 	str.w	r3, [r1, #244]	@ 0xf4
}
200125ba:	bf00      	nop
200125bc:	370c      	adds	r7, #12
200125be:	46bd      	mov	sp, r7
200125c0:	f85d 7b04 	ldr.w	r7, [sp], #4
200125c4:	4770      	bx	lr
200125c6:	bf00      	nop
200125c8:	46020c00 	.word	0x46020c00

200125cc <HAL_RCCEx_EnableLSECSS>:
  *         with HAL_RCC_OscConfig() and the LSE oscillator clock is to be selected as RTC
  *         clock with HAL_RCCEx_PeriphCLKConfig().
  * @retval None
  */
void HAL_RCCEx_EnableLSECSS(void)
{
200125cc:	b480      	push	{r7}
200125ce:	af00      	add	r7, sp, #0
  SET_BIT(RCC->BDCR, RCC_BDCR_LSECSSON);
200125d0:	4b06      	ldr	r3, [pc, #24]	@ (200125ec <HAL_RCCEx_EnableLSECSS+0x20>)
200125d2:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
200125d6:	4a05      	ldr	r2, [pc, #20]	@ (200125ec <HAL_RCCEx_EnableLSECSS+0x20>)
200125d8:	f043 0320 	orr.w	r3, r3, #32
200125dc:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
}
200125e0:	bf00      	nop
200125e2:	46bd      	mov	sp, r7
200125e4:	f85d 7b04 	ldr.w	r7, [sp], #4
200125e8:	4770      	bx	lr
200125ea:	bf00      	nop
200125ec:	46020c00 	.word	0x46020c00

200125f0 <HAL_RCCEx_DisableLSECSS>:
  * @brief  Disable the LSE Clock Security System.
  * @note   LSE Clock Security System can only be disabled after a LSE failure detection.
  * @retval None
  */
void HAL_RCCEx_DisableLSECSS(void)
{
200125f0:	b480      	push	{r7}
200125f2:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSECSSON);
200125f4:	4b06      	ldr	r3, [pc, #24]	@ (20012610 <HAL_RCCEx_DisableLSECSS+0x20>)
200125f6:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
200125fa:	4a05      	ldr	r2, [pc, #20]	@ (20012610 <HAL_RCCEx_DisableLSECSS+0x20>)
200125fc:	f023 0320 	bic.w	r3, r3, #32
20012600:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
}
20012604:	bf00      	nop
20012606:	46bd      	mov	sp, r7
20012608:	f85d 7b04 	ldr.w	r7, [sp], #4
2001260c:	4770      	bx	lr
2001260e:	bf00      	nop
20012610:	46020c00 	.word	0x46020c00

20012614 <HAL_RCCEx_EnableLSECSS_IT>:
  * @note   LSE Clock Security System Interrupt is mapped on EXTI line
  *         Not available in STM32U575/585 rev. X and and STM32U59x/5Ax rev. B/Y devices.
  * @retval None
  */
void HAL_RCCEx_EnableLSECSS_IT(void)
{
20012614:	b480      	push	{r7}
20012616:	af00      	add	r7, sp, #0
  /* Enable LSE CSS */
  SET_BIT(RCC->BDCR, RCC_BDCR_LSECSSON) ;
20012618:	4b0d      	ldr	r3, [pc, #52]	@ (20012650 <HAL_RCCEx_EnableLSECSS_IT+0x3c>)
2001261a:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
2001261e:	4a0c      	ldr	r2, [pc, #48]	@ (20012650 <HAL_RCCEx_EnableLSECSS_IT+0x3c>)
20012620:	f043 0320 	orr.w	r3, r3, #32
20012624:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

  /* Enable IT on LSECSS EXTI Line */
  SET_BIT(EXTI->IMR1, RCC_EXTI_LINE_LSECSS);
20012628:	4b0a      	ldr	r3, [pc, #40]	@ (20012654 <HAL_RCCEx_EnableLSECSS_IT+0x40>)
2001262a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
2001262e:	4a09      	ldr	r2, [pc, #36]	@ (20012654 <HAL_RCCEx_EnableLSECSS_IT+0x40>)
20012630:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
20012634:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
  /* Enable the RCC LSECSS EXTI Interrupt Rising Edge */
  SET_BIT(EXTI->RTSR1, RCC_EXTI_LINE_LSECSS);
20012638:	4b06      	ldr	r3, [pc, #24]	@ (20012654 <HAL_RCCEx_EnableLSECSS_IT+0x40>)
2001263a:	681b      	ldr	r3, [r3, #0]
2001263c:	4a05      	ldr	r2, [pc, #20]	@ (20012654 <HAL_RCCEx_EnableLSECSS_IT+0x40>)
2001263e:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
20012642:	6013      	str	r3, [r2, #0]
}
20012644:	bf00      	nop
20012646:	46bd      	mov	sp, r7
20012648:	f85d 7b04 	ldr.w	r7, [sp], #4
2001264c:	4770      	bx	lr
2001264e:	bf00      	nop
20012650:	46020c00 	.word	0x46020c00
20012654:	46022000 	.word	0x46022000

20012658 <HAL_RCCEx_LSECSS_IRQHandler>:
  * @brief Handle the RCC LSE Clock Security System interrupt request.
  * @note  LSECSS EXTI is not available in STM32U575/585 rev. X and and STM32U59x/5Ax rev. B/Y devices.
  * @retval None
  */
void HAL_RCCEx_LSECSS_IRQHandler(void)
{
20012658:	b580      	push	{r7, lr}
2001265a:	b082      	sub	sp, #8
2001265c:	af00      	add	r7, sp, #0
  uint32_t falling_edge_flag;
  uint32_t rising_edge_flag;

  if (READ_BIT(RCC->BDCR, RCC_BDCR_LSECSSD) != 0U)
2001265e:	4b17      	ldr	r3, [pc, #92]	@ (200126bc <HAL_RCCEx_LSECSS_IRQHandler+0x64>)
20012660:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
20012664:	f003 0340 	and.w	r3, r3, #64	@ 0x40
20012668:	2b00      	cmp	r3, #0
2001266a:	d023      	beq.n	200126b4 <HAL_RCCEx_LSECSS_IRQHandler+0x5c>
  {
    /* Read Falling Edge flag on LSECSS EXTI interrupt */
    falling_edge_flag = READ_BIT(EXTI->FPR1, RCC_EXTI_LINE_LSECSS);
2001266c:	4b14      	ldr	r3, [pc, #80]	@ (200126c0 <HAL_RCCEx_LSECSS_IRQHandler+0x68>)
2001266e:	691b      	ldr	r3, [r3, #16]
20012670:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
20012674:	607b      	str	r3, [r7, #4]

    /* Read Rising Edge flag on LSECSS EXTI interrupt */
    rising_edge_flag = READ_BIT(EXTI->RPR1, RCC_EXTI_LINE_LSECSS);
20012676:	4b12      	ldr	r3, [pc, #72]	@ (200126c0 <HAL_RCCEx_LSECSS_IRQHandler+0x68>)
20012678:	68db      	ldr	r3, [r3, #12]
2001267a:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
2001267e:	603b      	str	r3, [r7, #0]

    /* Check Rising/falling Edge flag on LSECSS EXTI interrupt */
    if ((falling_edge_flag == RCC_EXTI_LINE_LSECSS) || \
20012680:	687b      	ldr	r3, [r7, #4]
20012682:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
20012686:	d003      	beq.n	20012690 <HAL_RCCEx_LSECSS_IRQHandler+0x38>
20012688:	683b      	ldr	r3, [r7, #0]
2001268a:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
2001268e:	d10f      	bne.n	200126b0 <HAL_RCCEx_LSECSS_IRQHandler+0x58>
        (rising_edge_flag == RCC_EXTI_LINE_LSECSS))
    {
      if (rising_edge_flag == RCC_EXTI_LINE_LSECSS)
20012690:	683b      	ldr	r3, [r7, #0]
20012692:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
20012696:	d103      	bne.n	200126a0 <HAL_RCCEx_LSECSS_IRQHandler+0x48>
      {
        /* Clear the RCC LSECSS EXTI Rising Edge flag */
        WRITE_REG(EXTI->RPR1, RCC_EXTI_LINE_LSECSS);
20012698:	4b09      	ldr	r3, [pc, #36]	@ (200126c0 <HAL_RCCEx_LSECSS_IRQHandler+0x68>)
2001269a:	f44f 0200 	mov.w	r2, #8388608	@ 0x800000
2001269e:	60da      	str	r2, [r3, #12]
      }
      if (falling_edge_flag  == RCC_EXTI_LINE_LSECSS)
200126a0:	687b      	ldr	r3, [r7, #4]
200126a2:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
200126a6:	d103      	bne.n	200126b0 <HAL_RCCEx_LSECSS_IRQHandler+0x58>
      {
        /* Clear the RCC LSECSS EXTI Falling Edge flag */
        WRITE_REG(EXTI->FPR1, RCC_EXTI_LINE_LSECSS);
200126a8:	4b05      	ldr	r3, [pc, #20]	@ (200126c0 <HAL_RCCEx_LSECSS_IRQHandler+0x68>)
200126aa:	f44f 0200 	mov.w	r2, #8388608	@ 0x800000
200126ae:	611a      	str	r2, [r3, #16]
      }
    }
    /* RCC LSECSS interrupt user callback */
    HAL_RCCEx_LSECSS_Callback();
200126b0:	f000 f808 	bl	200126c4 <HAL_RCCEx_LSECSS_Callback>
  }
}
200126b4:	bf00      	nop
200126b6:	3708      	adds	r7, #8
200126b8:	46bd      	mov	sp, r7
200126ba:	bd80      	pop	{r7, pc}
200126bc:	46020c00 	.word	0x46020c00
200126c0:	46022000 	.word	0x46022000

200126c4 <HAL_RCCEx_LSECSS_Callback>:
/**
  * @brief  RCCEx LSE Clock Security System interrupt callback.
  * @retval none
  */
__weak void HAL_RCCEx_LSECSS_Callback(void)
{
200126c4:	b480      	push	{r7}
200126c6:	af00      	add	r7, sp, #0
  /* NOTE : This function should not be modified, when the callback is needed,
            the @ref HAL_RCCEx_LSECSS_Callback should be implemented in the user file
   */
}
200126c8:	bf00      	nop
200126ca:	46bd      	mov	sp, r7
200126cc:	f85d 7b04 	ldr.w	r7, [sp], #4
200126d0:	4770      	bx	lr
	...

200126d4 <HAL_RCCEx_EnableMSIPLLUNLCK_IT>:
  * @note   MSI PLL Unlock Interrupt is mapped on EXTI line
  *         Not available in STM32U575/585 rev. X and and STM32U59x/5Ax rev. B/Y devices.
  * @retval None
  */
void HAL_RCCEx_EnableMSIPLLUNLCK_IT(void)
{
200126d4:	b480      	push	{r7}
200126d6:	af00      	add	r7, sp, #0
  /* Enable IT on MSI PLL Unlock EXTI Line */
  SET_BIT(EXTI->IMR1, RCC_EXTI_LINE_MSIPLLUNLCK);
200126d8:	4b09      	ldr	r3, [pc, #36]	@ (20012700 <HAL_RCCEx_EnableMSIPLLUNLCK_IT+0x2c>)
200126da:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
200126de:	4a08      	ldr	r2, [pc, #32]	@ (20012700 <HAL_RCCEx_EnableMSIPLLUNLCK_IT+0x2c>)
200126e0:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
200126e4:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
  /* Enable the RCC MSI PLL UNLOCK EXTI Interrupt Rising Edge */
  SET_BIT(EXTI->RTSR1, RCC_EXTI_LINE_MSIPLLUNLCK);
200126e8:	4b05      	ldr	r3, [pc, #20]	@ (20012700 <HAL_RCCEx_EnableMSIPLLUNLCK_IT+0x2c>)
200126ea:	681b      	ldr	r3, [r3, #0]
200126ec:	4a04      	ldr	r2, [pc, #16]	@ (20012700 <HAL_RCCEx_EnableMSIPLLUNLCK_IT+0x2c>)
200126ee:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
200126f2:	6013      	str	r3, [r2, #0]
}
200126f4:	bf00      	nop
200126f6:	46bd      	mov	sp, r7
200126f8:	f85d 7b04 	ldr.w	r7, [sp], #4
200126fc:	4770      	bx	lr
200126fe:	bf00      	nop
20012700:	46022000 	.word	0x46022000

20012704 <HAL_RCCEx_MSIPLLUNLCK_IRQHandler>:
  * @brief Handle the RCC MSI PLL Unlock interrupt request.
  * @note   Not available in STM32U575/585 rev. X and and STM32U59x/5Ax rev. B/Y devices.
  * @retval None
  */
void HAL_RCCEx_MSIPLLUNLCK_IRQHandler(void)
{
20012704:	b580      	push	{r7, lr}
20012706:	b082      	sub	sp, #8
20012708:	af00      	add	r7, sp, #0
  uint32_t rising_edge_flag = READ_BIT(EXTI->RPR1, RCC_EXTI_LINE_MSIPLLUNLCK);
2001270a:	4b14      	ldr	r3, [pc, #80]	@ (2001275c <HAL_RCCEx_MSIPLLUNLCK_IRQHandler+0x58>)
2001270c:	68db      	ldr	r3, [r3, #12]
2001270e:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
20012712:	607b      	str	r3, [r7, #4]
  uint32_t falling_edge_flag = READ_BIT(EXTI->FPR1, RCC_EXTI_LINE_MSIPLLUNLCK);
20012714:	4b11      	ldr	r3, [pc, #68]	@ (2001275c <HAL_RCCEx_MSIPLLUNLCK_IRQHandler+0x58>)
20012716:	691b      	ldr	r3, [r3, #16]
20012718:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
2001271c:	603b      	str	r3, [r7, #0]

  /* Check Rising/falling Edge flag on MSI PLL UNLOCK EXTI interrupt */
  if ((rising_edge_flag == RCC_EXTI_LINE_MSIPLLUNLCK) || \
2001271e:	687b      	ldr	r3, [r7, #4]
20012720:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
20012724:	d003      	beq.n	2001272e <HAL_RCCEx_MSIPLLUNLCK_IRQHandler+0x2a>
20012726:	683b      	ldr	r3, [r7, #0]
20012728:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
2001272c:	d111      	bne.n	20012752 <HAL_RCCEx_MSIPLLUNLCK_IRQHandler+0x4e>
      (falling_edge_flag == RCC_EXTI_LINE_MSIPLLUNLCK))
  {
    if (rising_edge_flag == RCC_EXTI_LINE_MSIPLLUNLCK)
2001272e:	687b      	ldr	r3, [r7, #4]
20012730:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
20012734:	d103      	bne.n	2001273e <HAL_RCCEx_MSIPLLUNLCK_IRQHandler+0x3a>
    {
      /* Clear the RCC MSI PLL UNLOCK EXTI Rising Edge flag */
      WRITE_REG(EXTI->RPR1, RCC_EXTI_LINE_MSIPLLUNLCK);
20012736:	4b09      	ldr	r3, [pc, #36]	@ (2001275c <HAL_RCCEx_MSIPLLUNLCK_IRQHandler+0x58>)
20012738:	f44f 0200 	mov.w	r2, #8388608	@ 0x800000
2001273c:	60da      	str	r2, [r3, #12]
    }
    if (falling_edge_flag == RCC_EXTI_LINE_MSIPLLUNLCK)
2001273e:	683b      	ldr	r3, [r7, #0]
20012740:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
20012744:	d103      	bne.n	2001274e <HAL_RCCEx_MSIPLLUNLCK_IRQHandler+0x4a>
    {
      /* Clear the RCC MSI PLL UNLOCK EXTI Falling Edge flag */
      WRITE_REG(EXTI->FPR1, RCC_EXTI_LINE_MSIPLLUNLCK);
20012746:	4b05      	ldr	r3, [pc, #20]	@ (2001275c <HAL_RCCEx_MSIPLLUNLCK_IRQHandler+0x58>)
20012748:	f44f 0200 	mov.w	r2, #8388608	@ 0x800000
2001274c:	611a      	str	r2, [r3, #16]
    }
    /* RCC MSI PLL Unlock interrupt user callback */
    HAL_RCCEx_MSIPLLUNLCK_Callback();
2001274e:	f000 f807 	bl	20012760 <HAL_RCCEx_MSIPLLUNLCK_Callback>
  }
}
20012752:	bf00      	nop
20012754:	3708      	adds	r7, #8
20012756:	46bd      	mov	sp, r7
20012758:	bd80      	pop	{r7, pc}
2001275a:	bf00      	nop
2001275c:	46022000 	.word	0x46022000

20012760 <HAL_RCCEx_MSIPLLUNLCK_Callback>:
  * @brief  RCCEx RCC MSI PLL Unlock interrupt callback.
  * @note   Not available in STM32U575/585 rev. X and and STM32U59x/5Ax rev. B/Y devices.
  * @retval none
  */
__weak void HAL_RCCEx_MSIPLLUNLCK_Callback(void)
{
20012760:	b480      	push	{r7}
20012762:	af00      	add	r7, sp, #0
  /* NOTE : This function should not be modified, when the callback is needed,
            the @ref HAL_RCCEx_MSIPLLUNLCK_Callback should be implemented in the user file
   */
}
20012764:	bf00      	nop
20012766:	46bd      	mov	sp, r7
20012768:	f85d 7b04 	ldr.w	r7, [sp], #4
2001276c:	4770      	bx	lr
	...

20012770 <HAL_RCCEx_EnableLSCO>:
  *            @arg @ref RCC_LSCOSOURCE_LSI  LSI clock selected as LSCO source
  *            @arg @ref RCC_LSCOSOURCE_LSE  LSE clock selected as LSCO source
  * @retval None
  */
void HAL_RCCEx_EnableLSCO(uint32_t LSCOSource)
{
20012770:	b580      	push	{r7, lr}
20012772:	b084      	sub	sp, #16
20012774:	af00      	add	r7, sp, #0
20012776:	6078      	str	r0, [r7, #4]
  FlagStatus       pwrclkchanged = RESET;
20012778:	2300      	movs	r3, #0
2001277a:	73fb      	strb	r3, [r7, #15]
  FlagStatus       backupchanged = RESET;
2001277c:	2300      	movs	r3, #0
2001277e:	73bb      	strb	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_RCC_LSCOSOURCE(LSCOSource));

  /* Update LSCOSEL clock source in Backup Domain control register */
  if (__HAL_RCC_PWR_IS_CLK_DISABLED())
20012780:	4b20      	ldr	r3, [pc, #128]	@ (20012804 <HAL_RCCEx_EnableLSCO+0x94>)
20012782:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
20012786:	f003 0304 	and.w	r3, r3, #4
2001278a:	2b00      	cmp	r3, #0
2001278c:	d110      	bne.n	200127b0 <HAL_RCCEx_EnableLSCO+0x40>
  {
    __HAL_RCC_PWR_CLK_ENABLE();
2001278e:	4b1d      	ldr	r3, [pc, #116]	@ (20012804 <HAL_RCCEx_EnableLSCO+0x94>)
20012790:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
20012794:	4a1b      	ldr	r2, [pc, #108]	@ (20012804 <HAL_RCCEx_EnableLSCO+0x94>)
20012796:	f043 0304 	orr.w	r3, r3, #4
2001279a:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
2001279e:	4b19      	ldr	r3, [pc, #100]	@ (20012804 <HAL_RCCEx_EnableLSCO+0x94>)
200127a0:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
200127a4:	f003 0304 	and.w	r3, r3, #4
200127a8:	60bb      	str	r3, [r7, #8]
200127aa:	68bb      	ldr	r3, [r7, #8]
    pwrclkchanged = SET;
200127ac:	2301      	movs	r3, #1
200127ae:	73fb      	strb	r3, [r7, #15]
  }
  if (HAL_IS_BIT_CLR(PWR->DBPR, PWR_DBPR_DBP))
200127b0:	4b15      	ldr	r3, [pc, #84]	@ (20012808 <HAL_RCCEx_EnableLSCO+0x98>)
200127b2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
200127b4:	f003 0301 	and.w	r3, r3, #1
200127b8:	2b00      	cmp	r3, #0
200127ba:	d103      	bne.n	200127c4 <HAL_RCCEx_EnableLSCO+0x54>
  {
    HAL_PWR_EnableBkUpAccess();
200127bc:	f7f9 fdee 	bl	2000c39c <HAL_PWR_EnableBkUpAccess>
    backupchanged = SET;
200127c0:	2301      	movs	r3, #1
200127c2:	73bb      	strb	r3, [r7, #14]
  }

  MODIFY_REG(RCC->BDCR, RCC_BDCR_LSCOSEL | RCC_BDCR_LSCOEN, LSCOSource | RCC_BDCR_LSCOEN);
200127c4:	4b0f      	ldr	r3, [pc, #60]	@ (20012804 <HAL_RCCEx_EnableLSCO+0x94>)
200127c6:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
200127ca:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
200127ce:	687b      	ldr	r3, [r7, #4]
200127d0:	4313      	orrs	r3, r2
200127d2:	4a0c      	ldr	r2, [pc, #48]	@ (20012804 <HAL_RCCEx_EnableLSCO+0x94>)
200127d4:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
200127d8:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

  if (backupchanged == SET)
200127dc:	7bbb      	ldrb	r3, [r7, #14]
200127de:	2b01      	cmp	r3, #1
200127e0:	d101      	bne.n	200127e6 <HAL_RCCEx_EnableLSCO+0x76>
  {
    HAL_PWR_DisableBkUpAccess();
200127e2:	f7f9 fdeb 	bl	2000c3bc <HAL_PWR_DisableBkUpAccess>
  }
  if (pwrclkchanged == SET)
200127e6:	7bfb      	ldrb	r3, [r7, #15]
200127e8:	2b01      	cmp	r3, #1
200127ea:	d107      	bne.n	200127fc <HAL_RCCEx_EnableLSCO+0x8c>
  {
    __HAL_RCC_PWR_CLK_DISABLE();
200127ec:	4b05      	ldr	r3, [pc, #20]	@ (20012804 <HAL_RCCEx_EnableLSCO+0x94>)
200127ee:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
200127f2:	4a04      	ldr	r2, [pc, #16]	@ (20012804 <HAL_RCCEx_EnableLSCO+0x94>)
200127f4:	f023 0304 	bic.w	r3, r3, #4
200127f8:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
  }
}
200127fc:	bf00      	nop
200127fe:	3710      	adds	r7, #16
20012800:	46bd      	mov	sp, r7
20012802:	bd80      	pop	{r7, pc}
20012804:	46020c00 	.word	0x46020c00
20012808:	46020800 	.word	0x46020800

2001280c <HAL_RCCEx_DisableLSCO>:
/**
  * @brief  Disable the Low Speed clock output.
  * @retval None
  */
void HAL_RCCEx_DisableLSCO(void)
{
2001280c:	b580      	push	{r7, lr}
2001280e:	b082      	sub	sp, #8
20012810:	af00      	add	r7, sp, #0
  FlagStatus       pwrclkchanged = RESET;
20012812:	2300      	movs	r3, #0
20012814:	71fb      	strb	r3, [r7, #7]
  FlagStatus       backupchanged = RESET;
20012816:	2300      	movs	r3, #0
20012818:	71bb      	strb	r3, [r7, #6]

  /* Update LSCOEN bit in Backup Domain control register */
  if (__HAL_RCC_PWR_IS_CLK_DISABLED())
2001281a:	4b1f      	ldr	r3, [pc, #124]	@ (20012898 <HAL_RCCEx_DisableLSCO+0x8c>)
2001281c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
20012820:	f003 0304 	and.w	r3, r3, #4
20012824:	2b00      	cmp	r3, #0
20012826:	d110      	bne.n	2001284a <HAL_RCCEx_DisableLSCO+0x3e>
  {
    __HAL_RCC_PWR_CLK_ENABLE();
20012828:	4b1b      	ldr	r3, [pc, #108]	@ (20012898 <HAL_RCCEx_DisableLSCO+0x8c>)
2001282a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
2001282e:	4a1a      	ldr	r2, [pc, #104]	@ (20012898 <HAL_RCCEx_DisableLSCO+0x8c>)
20012830:	f043 0304 	orr.w	r3, r3, #4
20012834:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
20012838:	4b17      	ldr	r3, [pc, #92]	@ (20012898 <HAL_RCCEx_DisableLSCO+0x8c>)
2001283a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
2001283e:	f003 0304 	and.w	r3, r3, #4
20012842:	603b      	str	r3, [r7, #0]
20012844:	683b      	ldr	r3, [r7, #0]
    pwrclkchanged = SET;
20012846:	2301      	movs	r3, #1
20012848:	71fb      	strb	r3, [r7, #7]
  }
  if (HAL_IS_BIT_CLR(PWR->DBPR, PWR_DBPR_DBP))
2001284a:	4b14      	ldr	r3, [pc, #80]	@ (2001289c <HAL_RCCEx_DisableLSCO+0x90>)
2001284c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
2001284e:	f003 0301 	and.w	r3, r3, #1
20012852:	2b00      	cmp	r3, #0
20012854:	d103      	bne.n	2001285e <HAL_RCCEx_DisableLSCO+0x52>
  {
    /* Enable access to the backup domain */
    HAL_PWR_EnableBkUpAccess();
20012856:	f7f9 fda1 	bl	2000c39c <HAL_PWR_EnableBkUpAccess>
    backupchanged = SET;
2001285a:	2301      	movs	r3, #1
2001285c:	71bb      	strb	r3, [r7, #6]
  }

  CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSCOEN);
2001285e:	4b0e      	ldr	r3, [pc, #56]	@ (20012898 <HAL_RCCEx_DisableLSCO+0x8c>)
20012860:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
20012864:	4a0c      	ldr	r2, [pc, #48]	@ (20012898 <HAL_RCCEx_DisableLSCO+0x8c>)
20012866:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
2001286a:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

  /* Restore previous configuration */
  if (backupchanged == SET)
2001286e:	79bb      	ldrb	r3, [r7, #6]
20012870:	2b01      	cmp	r3, #1
20012872:	d101      	bne.n	20012878 <HAL_RCCEx_DisableLSCO+0x6c>
  {
    /* Disable access to the backup domain */
    HAL_PWR_DisableBkUpAccess();
20012874:	f7f9 fda2 	bl	2000c3bc <HAL_PWR_DisableBkUpAccess>
  }
  if (pwrclkchanged == SET)
20012878:	79fb      	ldrb	r3, [r7, #7]
2001287a:	2b01      	cmp	r3, #1
2001287c:	d107      	bne.n	2001288e <HAL_RCCEx_DisableLSCO+0x82>
  {
    __HAL_RCC_PWR_CLK_DISABLE();
2001287e:	4b06      	ldr	r3, [pc, #24]	@ (20012898 <HAL_RCCEx_DisableLSCO+0x8c>)
20012880:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
20012884:	4a04      	ldr	r2, [pc, #16]	@ (20012898 <HAL_RCCEx_DisableLSCO+0x8c>)
20012886:	f023 0304 	bic.w	r3, r3, #4
2001288a:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
  }
}
2001288e:	bf00      	nop
20012890:	3708      	adds	r7, #8
20012892:	46bd      	mov	sp, r7
20012894:	bd80      	pop	{r7, pc}
20012896:	bf00      	nop
20012898:	46020c00 	.word	0x46020c00
2001289c:	46020800 	.word	0x46020800

200128a0 <HAL_RCCEx_EnableMSIPLLMode>:
  * @note   Prior to enable the PLL-mode of the MSI for automatic hardware
  *         calibration LSE oscillator is to be enabled with HAL_RCC_OscConfig().
  * @retval None
  */
void HAL_RCCEx_EnableMSIPLLMode(void)
{
200128a0:	b480      	push	{r7}
200128a2:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_MSIPLLEN);
200128a4:	4b05      	ldr	r3, [pc, #20]	@ (200128bc <HAL_RCCEx_EnableMSIPLLMode+0x1c>)
200128a6:	681b      	ldr	r3, [r3, #0]
200128a8:	4a04      	ldr	r2, [pc, #16]	@ (200128bc <HAL_RCCEx_EnableMSIPLLMode+0x1c>)
200128aa:	f043 0308 	orr.w	r3, r3, #8
200128ae:	6013      	str	r3, [r2, #0]
}
200128b0:	bf00      	nop
200128b2:	46bd      	mov	sp, r7
200128b4:	f85d 7b04 	ldr.w	r7, [sp], #4
200128b8:	4770      	bx	lr
200128ba:	bf00      	nop
200128bc:	46020c00 	.word	0x46020c00

200128c0 <HAL_RCCEx_DisableMSIPLLMode>:
  * @brief  Disable the PLL-mode of the MSI.
  * @note   PLL-mode of the MSI is automatically reset when LSE oscillator is disabled.
  * @retval None
  */
void HAL_RCCEx_DisableMSIPLLMode(void)
{
200128c0:	b480      	push	{r7}
200128c2:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_MSIPLLEN);
200128c4:	4b05      	ldr	r3, [pc, #20]	@ (200128dc <HAL_RCCEx_DisableMSIPLLMode+0x1c>)
200128c6:	681b      	ldr	r3, [r3, #0]
200128c8:	4a04      	ldr	r2, [pc, #16]	@ (200128dc <HAL_RCCEx_DisableMSIPLLMode+0x1c>)
200128ca:	f023 0308 	bic.w	r3, r3, #8
200128ce:	6013      	str	r3, [r2, #0]
}
200128d0:	bf00      	nop
200128d2:	46bd      	mov	sp, r7
200128d4:	f85d 7b04 	ldr.w	r7, [sp], #4
200128d8:	4770      	bx	lr
200128da:	bf00      	nop
200128dc:	46020c00 	.word	0x46020c00

200128e0 <HAL_RCCEx_CRSConfig>:
  * @brief  Start automatic synchronization for polling mode
  * @param  pInit Pointer on RCC_CRSInitTypeDef structure
  * @retval None
  */
void HAL_RCCEx_CRSConfig(const RCC_CRSInitTypeDef *const pInit)
{
200128e0:	b480      	push	{r7}
200128e2:	b085      	sub	sp, #20
200128e4:	af00      	add	r7, sp, #0
200128e6:	6078      	str	r0, [r7, #4]
  assert_param(IS_RCC_CRS_HSI48CALIBRATION(pInit->HSI48CalibrationValue));

  /* CONFIGURATION */

  /* Before configuration, reset CRS registers to their default values*/
  __HAL_RCC_CRS_FORCE_RESET();
200128e8:	4b1c      	ldr	r3, [pc, #112]	@ (2001295c <HAL_RCCEx_CRSConfig+0x7c>)
200128ea:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
200128ec:	4a1b      	ldr	r2, [pc, #108]	@ (2001295c <HAL_RCCEx_CRSConfig+0x7c>)
200128ee:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
200128f2:	6753      	str	r3, [r2, #116]	@ 0x74
  __HAL_RCC_CRS_RELEASE_RESET();
200128f4:	4b19      	ldr	r3, [pc, #100]	@ (2001295c <HAL_RCCEx_CRSConfig+0x7c>)
200128f6:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
200128f8:	4a18      	ldr	r2, [pc, #96]	@ (2001295c <HAL_RCCEx_CRSConfig+0x7c>)
200128fa:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
200128fe:	6753      	str	r3, [r2, #116]	@ 0x74

  /* Set the SYNCDIV[2:0] bits according to Prescaler value */
  /* Set the SYNCSRC[1:0] bits according to Source value */
  /* Set the SYNCSPOL bit according to Polarity value */
  value = (pInit->Prescaler | pInit->Source | pInit->Polarity);
20012900:	687b      	ldr	r3, [r7, #4]
20012902:	681a      	ldr	r2, [r3, #0]
20012904:	687b      	ldr	r3, [r7, #4]
20012906:	685b      	ldr	r3, [r3, #4]
20012908:	431a      	orrs	r2, r3
2001290a:	687b      	ldr	r3, [r7, #4]
2001290c:	689b      	ldr	r3, [r3, #8]
2001290e:	4313      	orrs	r3, r2
20012910:	60fb      	str	r3, [r7, #12]
  /* Set the RELOAD[15:0] bits according to ReloadValue value */
  value |= pInit->ReloadValue;
20012912:	687b      	ldr	r3, [r7, #4]
20012914:	68db      	ldr	r3, [r3, #12]
20012916:	68fa      	ldr	r2, [r7, #12]
20012918:	4313      	orrs	r3, r2
2001291a:	60fb      	str	r3, [r7, #12]
  /* Set the FELIM[7:0] bits according to ErrorLimitValue value */
  value |= (pInit->ErrorLimitValue << CRS_CFGR_FELIM_Pos);
2001291c:	687b      	ldr	r3, [r7, #4]
2001291e:	691b      	ldr	r3, [r3, #16]
20012920:	041b      	lsls	r3, r3, #16
20012922:	68fa      	ldr	r2, [r7, #12]
20012924:	4313      	orrs	r3, r2
20012926:	60fb      	str	r3, [r7, #12]
  WRITE_REG(CRS->CFGR, value);
20012928:	4a0d      	ldr	r2, [pc, #52]	@ (20012960 <HAL_RCCEx_CRSConfig+0x80>)
2001292a:	68fb      	ldr	r3, [r7, #12]
2001292c:	6053      	str	r3, [r2, #4]

  /* Adjust HSI48 oscillator smooth trimming */
  /* Set the TRIM[5:0] bits according to RCC_CRS_HSI48CalibrationValue value */
  MODIFY_REG(CRS->CR, CRS_CR_TRIM, (pInit->HSI48CalibrationValue << CRS_CR_TRIM_Pos));
2001292e:	4b0c      	ldr	r3, [pc, #48]	@ (20012960 <HAL_RCCEx_CRSConfig+0x80>)
20012930:	681b      	ldr	r3, [r3, #0]
20012932:	f423 42fe 	bic.w	r2, r3, #32512	@ 0x7f00
20012936:	687b      	ldr	r3, [r7, #4]
20012938:	695b      	ldr	r3, [r3, #20]
2001293a:	021b      	lsls	r3, r3, #8
2001293c:	4908      	ldr	r1, [pc, #32]	@ (20012960 <HAL_RCCEx_CRSConfig+0x80>)
2001293e:	4313      	orrs	r3, r2
20012940:	600b      	str	r3, [r1, #0]

  /* START AUTOMATIC SYNCHRONIZATION*/

  /* Enable Automatic trimming & Frequency error counter */
  SET_BIT(CRS->CR, CRS_CR_AUTOTRIMEN | CRS_CR_CEN);
20012942:	4b07      	ldr	r3, [pc, #28]	@ (20012960 <HAL_RCCEx_CRSConfig+0x80>)
20012944:	681b      	ldr	r3, [r3, #0]
20012946:	4a06      	ldr	r2, [pc, #24]	@ (20012960 <HAL_RCCEx_CRSConfig+0x80>)
20012948:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
2001294c:	6013      	str	r3, [r2, #0]
}
2001294e:	bf00      	nop
20012950:	3714      	adds	r7, #20
20012952:	46bd      	mov	sp, r7
20012954:	f85d 7b04 	ldr.w	r7, [sp], #4
20012958:	4770      	bx	lr
2001295a:	bf00      	nop
2001295c:	46020c00 	.word	0x46020c00
20012960:	40006000 	.word	0x40006000

20012964 <HAL_RCCEx_CRSSoftwareSynchronizationGenerate>:
/**
  * @brief  Generate the software synchronization event
  * @retval None
  */
void HAL_RCCEx_CRSSoftwareSynchronizationGenerate(void)
{
20012964:	b480      	push	{r7}
20012966:	af00      	add	r7, sp, #0
  SET_BIT(CRS->CR, CRS_CR_SWSYNC);
20012968:	4b05      	ldr	r3, [pc, #20]	@ (20012980 <HAL_RCCEx_CRSSoftwareSynchronizationGenerate+0x1c>)
2001296a:	681b      	ldr	r3, [r3, #0]
2001296c:	4a04      	ldr	r2, [pc, #16]	@ (20012980 <HAL_RCCEx_CRSSoftwareSynchronizationGenerate+0x1c>)
2001296e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
20012972:	6013      	str	r3, [r2, #0]
}
20012974:	bf00      	nop
20012976:	46bd      	mov	sp, r7
20012978:	f85d 7b04 	ldr.w	r7, [sp], #4
2001297c:	4770      	bx	lr
2001297e:	bf00      	nop
20012980:	40006000 	.word	0x40006000

20012984 <HAL_RCCEx_CRSGetSynchronizationInfo>:
  * @brief  Return synchronization info
  * @param  pSynchroInfo Pointer on RCC_CRSSynchroInfoTypeDef structure
  * @retval None
  */
void HAL_RCCEx_CRSGetSynchronizationInfo(RCC_CRSSynchroInfoTypeDef *pSynchroInfo)
{
20012984:	b480      	push	{r7}
20012986:	b083      	sub	sp, #12
20012988:	af00      	add	r7, sp, #0
2001298a:	6078      	str	r0, [r7, #4]
  /* Check the parameter */
  assert_param(pSynchroInfo != (void *) NULL);

  /* Get the reload value */
  pSynchroInfo->ReloadValue = (uint32_t)(READ_BIT(CRS->CFGR, CRS_CFGR_RELOAD));
2001298c:	4b0e      	ldr	r3, [pc, #56]	@ (200129c8 <HAL_RCCEx_CRSGetSynchronizationInfo+0x44>)
2001298e:	685b      	ldr	r3, [r3, #4]
20012990:	b29a      	uxth	r2, r3
20012992:	687b      	ldr	r3, [r7, #4]
20012994:	601a      	str	r2, [r3, #0]

  /* Get HSI48 oscillator smooth trimming */
  pSynchroInfo->HSI48CalibrationValue = (uint32_t)(READ_BIT(CRS->CR, CRS_CR_TRIM) >> CRS_CR_TRIM_Pos);
20012996:	4b0c      	ldr	r3, [pc, #48]	@ (200129c8 <HAL_RCCEx_CRSGetSynchronizationInfo+0x44>)
20012998:	681b      	ldr	r3, [r3, #0]
2001299a:	0a1b      	lsrs	r3, r3, #8
2001299c:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
200129a0:	687b      	ldr	r3, [r7, #4]
200129a2:	605a      	str	r2, [r3, #4]

  /* Get Frequency error capture */
  pSynchroInfo->FreqErrorCapture = (uint32_t)(READ_BIT(CRS->ISR, CRS_ISR_FECAP) >> CRS_ISR_FECAP_Pos);
200129a4:	4b08      	ldr	r3, [pc, #32]	@ (200129c8 <HAL_RCCEx_CRSGetSynchronizationInfo+0x44>)
200129a6:	689b      	ldr	r3, [r3, #8]
200129a8:	0c1b      	lsrs	r3, r3, #16
200129aa:	b29a      	uxth	r2, r3
200129ac:	687b      	ldr	r3, [r7, #4]
200129ae:	609a      	str	r2, [r3, #8]

  /* Get Frequency error direction */
  pSynchroInfo->FreqErrorDirection = (uint32_t)(READ_BIT(CRS->ISR, CRS_ISR_FEDIR));
200129b0:	4b05      	ldr	r3, [pc, #20]	@ (200129c8 <HAL_RCCEx_CRSGetSynchronizationInfo+0x44>)
200129b2:	689b      	ldr	r3, [r3, #8]
200129b4:	f403 4200 	and.w	r2, r3, #32768	@ 0x8000
200129b8:	687b      	ldr	r3, [r7, #4]
200129ba:	60da      	str	r2, [r3, #12]
}
200129bc:	bf00      	nop
200129be:	370c      	adds	r7, #12
200129c0:	46bd      	mov	sp, r7
200129c2:	f85d 7b04 	ldr.w	r7, [sp], #4
200129c6:	4770      	bx	lr
200129c8:	40006000 	.word	0x40006000

200129cc <HAL_RCCEx_CRSWaitSynchronization>:
  *            @arg @ref RCC_CRS_SYNCERR
  *            @arg @ref RCC_CRS_SYNCMISS
  *            @arg @ref RCC_CRS_TRIMOVF
  */
uint32_t HAL_RCCEx_CRSWaitSynchronization(uint32_t Timeout)
{
200129cc:	b580      	push	{r7, lr}
200129ce:	b084      	sub	sp, #16
200129d0:	af00      	add	r7, sp, #0
200129d2:	6078      	str	r0, [r7, #4]
  uint32_t crsstatus = RCC_CRS_NONE;
200129d4:	2300      	movs	r3, #0
200129d6:	60fb      	str	r3, [r7, #12]
  uint32_t tickstart;

  /* Get timeout */
  tickstart = HAL_GetTick();
200129d8:	f7f0 f86a 	bl	20002ab0 <HAL_GetTick>
200129dc:	60b8      	str	r0, [r7, #8]

  /* Wait for CRS flag or timeout detection */
  do
  {
    if (Timeout != HAL_MAX_DELAY)
200129de:	687b      	ldr	r3, [r7, #4]
200129e0:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
200129e4:	d00c      	beq.n	20012a00 <HAL_RCCEx_CRSWaitSynchronization+0x34>
    {
      if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
200129e6:	f7f0 f863 	bl	20002ab0 <HAL_GetTick>
200129ea:	4602      	mov	r2, r0
200129ec:	68bb      	ldr	r3, [r7, #8]
200129ee:	1ad3      	subs	r3, r2, r3
200129f0:	687a      	ldr	r2, [r7, #4]
200129f2:	429a      	cmp	r2, r3
200129f4:	d302      	bcc.n	200129fc <HAL_RCCEx_CRSWaitSynchronization+0x30>
200129f6:	687b      	ldr	r3, [r7, #4]
200129f8:	2b00      	cmp	r3, #0
200129fa:	d101      	bne.n	20012a00 <HAL_RCCEx_CRSWaitSynchronization+0x34>
      {
        crsstatus = RCC_CRS_TIMEOUT;
200129fc:	2301      	movs	r3, #1
200129fe:	60fb      	str	r3, [r7, #12]
      }
    }
    /* Check CRS SYNCOK flag  */
    if (__HAL_RCC_CRS_GET_FLAG(RCC_CRS_FLAG_SYNCOK))
20012a00:	4b2a      	ldr	r3, [pc, #168]	@ (20012aac <HAL_RCCEx_CRSWaitSynchronization+0xe0>)
20012a02:	689b      	ldr	r3, [r3, #8]
20012a04:	f003 0301 	and.w	r3, r3, #1
20012a08:	2b01      	cmp	r3, #1
20012a0a:	d106      	bne.n	20012a1a <HAL_RCCEx_CRSWaitSynchronization+0x4e>
    {
      /* CRS SYNC event OK */
      crsstatus |= RCC_CRS_SYNCOK;
20012a0c:	68fb      	ldr	r3, [r7, #12]
20012a0e:	f043 0302 	orr.w	r3, r3, #2
20012a12:	60fb      	str	r3, [r7, #12]

      /* Clear CRS SYNC event OK bit */
      __HAL_RCC_CRS_CLEAR_FLAG(RCC_CRS_FLAG_SYNCOK);
20012a14:	4b25      	ldr	r3, [pc, #148]	@ (20012aac <HAL_RCCEx_CRSWaitSynchronization+0xe0>)
20012a16:	2201      	movs	r2, #1
20012a18:	60da      	str	r2, [r3, #12]
    }

    /* Check CRS SYNCWARN flag  */
    if (__HAL_RCC_CRS_GET_FLAG(RCC_CRS_FLAG_SYNCWARN))
20012a1a:	4b24      	ldr	r3, [pc, #144]	@ (20012aac <HAL_RCCEx_CRSWaitSynchronization+0xe0>)
20012a1c:	689b      	ldr	r3, [r3, #8]
20012a1e:	f003 0302 	and.w	r3, r3, #2
20012a22:	2b02      	cmp	r3, #2
20012a24:	d106      	bne.n	20012a34 <HAL_RCCEx_CRSWaitSynchronization+0x68>
    {
      /* CRS SYNC warning */
      crsstatus |= RCC_CRS_SYNCWARN;
20012a26:	68fb      	ldr	r3, [r7, #12]
20012a28:	f043 0304 	orr.w	r3, r3, #4
20012a2c:	60fb      	str	r3, [r7, #12]

      /* Clear CRS SYNCWARN bit */
      __HAL_RCC_CRS_CLEAR_FLAG(RCC_CRS_FLAG_SYNCWARN);
20012a2e:	4b1f      	ldr	r3, [pc, #124]	@ (20012aac <HAL_RCCEx_CRSWaitSynchronization+0xe0>)
20012a30:	2202      	movs	r2, #2
20012a32:	60da      	str	r2, [r3, #12]
    }

    /* Check CRS TRIM overflow flag  */
    if (__HAL_RCC_CRS_GET_FLAG(RCC_CRS_FLAG_TRIMOVF))
20012a34:	4b1d      	ldr	r3, [pc, #116]	@ (20012aac <HAL_RCCEx_CRSWaitSynchronization+0xe0>)
20012a36:	689b      	ldr	r3, [r3, #8]
20012a38:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
20012a3c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
20012a40:	d106      	bne.n	20012a50 <HAL_RCCEx_CRSWaitSynchronization+0x84>
    {
      /* CRS SYNC Error */
      crsstatus |= RCC_CRS_TRIMOVF;
20012a42:	68fb      	ldr	r3, [r7, #12]
20012a44:	f043 0320 	orr.w	r3, r3, #32
20012a48:	60fb      	str	r3, [r7, #12]

      /* Clear CRS Error bit */
      __HAL_RCC_CRS_CLEAR_FLAG(RCC_CRS_FLAG_TRIMOVF);
20012a4a:	4b18      	ldr	r3, [pc, #96]	@ (20012aac <HAL_RCCEx_CRSWaitSynchronization+0xe0>)
20012a4c:	2204      	movs	r2, #4
20012a4e:	60da      	str	r2, [r3, #12]
    }

    /* Check CRS Error flag  */
    if (__HAL_RCC_CRS_GET_FLAG(RCC_CRS_FLAG_SYNCERR))
20012a50:	4b16      	ldr	r3, [pc, #88]	@ (20012aac <HAL_RCCEx_CRSWaitSynchronization+0xe0>)
20012a52:	689b      	ldr	r3, [r3, #8]
20012a54:	f403 7380 	and.w	r3, r3, #256	@ 0x100
20012a58:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
20012a5c:	d106      	bne.n	20012a6c <HAL_RCCEx_CRSWaitSynchronization+0xa0>
    {
      /* CRS SYNC Error */
      crsstatus |= RCC_CRS_SYNCERR;
20012a5e:	68fb      	ldr	r3, [r7, #12]
20012a60:	f043 0308 	orr.w	r3, r3, #8
20012a64:	60fb      	str	r3, [r7, #12]

      /* Clear CRS Error bit */
      __HAL_RCC_CRS_CLEAR_FLAG(RCC_CRS_FLAG_SYNCERR);
20012a66:	4b11      	ldr	r3, [pc, #68]	@ (20012aac <HAL_RCCEx_CRSWaitSynchronization+0xe0>)
20012a68:	2204      	movs	r2, #4
20012a6a:	60da      	str	r2, [r3, #12]
    }

    /* Check CRS SYNC Missed flag  */
    if (__HAL_RCC_CRS_GET_FLAG(RCC_CRS_FLAG_SYNCMISS))
20012a6c:	4b0f      	ldr	r3, [pc, #60]	@ (20012aac <HAL_RCCEx_CRSWaitSynchronization+0xe0>)
20012a6e:	689b      	ldr	r3, [r3, #8]
20012a70:	f403 7300 	and.w	r3, r3, #512	@ 0x200
20012a74:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
20012a78:	d106      	bne.n	20012a88 <HAL_RCCEx_CRSWaitSynchronization+0xbc>
    {
      /* CRS SYNC Missed */
      crsstatus |= RCC_CRS_SYNCMISS;
20012a7a:	68fb      	ldr	r3, [r7, #12]
20012a7c:	f043 0310 	orr.w	r3, r3, #16
20012a80:	60fb      	str	r3, [r7, #12]

      /* Clear CRS SYNC Missed bit */
      __HAL_RCC_CRS_CLEAR_FLAG(RCC_CRS_FLAG_SYNCMISS);
20012a82:	4b0a      	ldr	r3, [pc, #40]	@ (20012aac <HAL_RCCEx_CRSWaitSynchronization+0xe0>)
20012a84:	2204      	movs	r2, #4
20012a86:	60da      	str	r2, [r3, #12]
    }

    /* Check CRS Expected SYNC flag  */
    if (__HAL_RCC_CRS_GET_FLAG(RCC_CRS_FLAG_ESYNC))
20012a88:	4b08      	ldr	r3, [pc, #32]	@ (20012aac <HAL_RCCEx_CRSWaitSynchronization+0xe0>)
20012a8a:	689b      	ldr	r3, [r3, #8]
20012a8c:	f003 0308 	and.w	r3, r3, #8
20012a90:	2b08      	cmp	r3, #8
20012a92:	d102      	bne.n	20012a9a <HAL_RCCEx_CRSWaitSynchronization+0xce>
    {
      /* frequency error counter reached a zero value */
      __HAL_RCC_CRS_CLEAR_FLAG(RCC_CRS_FLAG_ESYNC);
20012a94:	4b05      	ldr	r3, [pc, #20]	@ (20012aac <HAL_RCCEx_CRSWaitSynchronization+0xe0>)
20012a96:	2208      	movs	r2, #8
20012a98:	60da      	str	r2, [r3, #12]
    }
  } while (RCC_CRS_NONE == crsstatus);
20012a9a:	68fb      	ldr	r3, [r7, #12]
20012a9c:	2b00      	cmp	r3, #0
20012a9e:	d09e      	beq.n	200129de <HAL_RCCEx_CRSWaitSynchronization+0x12>

  return crsstatus;
20012aa0:	68fb      	ldr	r3, [r7, #12]
}
20012aa2:	4618      	mov	r0, r3
20012aa4:	3710      	adds	r7, #16
20012aa6:	46bd      	mov	sp, r7
20012aa8:	bd80      	pop	{r7, pc}
20012aaa:	bf00      	nop
20012aac:	40006000 	.word	0x40006000

20012ab0 <HAL_RCCEx_CRS_IRQHandler>:
/**
  * @brief Handle the Clock Recovery System interrupt request.
  * @retval None
  */
void HAL_RCCEx_CRS_IRQHandler(void)
{
20012ab0:	b580      	push	{r7, lr}
20012ab2:	b084      	sub	sp, #16
20012ab4:	af00      	add	r7, sp, #0
  uint32_t crserror = RCC_CRS_NONE;
20012ab6:	2300      	movs	r3, #0
20012ab8:	60fb      	str	r3, [r7, #12]
  /* Get current IT flags and IT sources values */
  uint32_t itflags = READ_REG(CRS->ISR);
20012aba:	4b33      	ldr	r3, [pc, #204]	@ (20012b88 <HAL_RCCEx_CRS_IRQHandler+0xd8>)
20012abc:	689b      	ldr	r3, [r3, #8]
20012abe:	60bb      	str	r3, [r7, #8]
  uint32_t itsources = READ_REG(CRS->CR);
20012ac0:	4b31      	ldr	r3, [pc, #196]	@ (20012b88 <HAL_RCCEx_CRS_IRQHandler+0xd8>)
20012ac2:	681b      	ldr	r3, [r3, #0]
20012ac4:	607b      	str	r3, [r7, #4]

  /* Check CRS SYNCOK flag  */
  if (((itflags & RCC_CRS_FLAG_SYNCOK) != 0U) && ((itsources & RCC_CRS_IT_SYNCOK) != 0U))
20012ac6:	68bb      	ldr	r3, [r7, #8]
20012ac8:	f003 0301 	and.w	r3, r3, #1
20012acc:	2b00      	cmp	r3, #0
20012ace:	d00a      	beq.n	20012ae6 <HAL_RCCEx_CRS_IRQHandler+0x36>
20012ad0:	687b      	ldr	r3, [r7, #4]
20012ad2:	f003 0301 	and.w	r3, r3, #1
20012ad6:	2b00      	cmp	r3, #0
20012ad8:	d005      	beq.n	20012ae6 <HAL_RCCEx_CRS_IRQHandler+0x36>
  {
    /* Clear CRS SYNC event OK flag */
    WRITE_REG(CRS->ICR, CRS_ICR_SYNCOKC);
20012ada:	4b2b      	ldr	r3, [pc, #172]	@ (20012b88 <HAL_RCCEx_CRS_IRQHandler+0xd8>)
20012adc:	2201      	movs	r2, #1
20012ade:	60da      	str	r2, [r3, #12]

    /* user callback */
    HAL_RCCEx_CRS_SyncOkCallback();
20012ae0:	f000 f854 	bl	20012b8c <HAL_RCCEx_CRS_SyncOkCallback>
20012ae4:	e04b      	b.n	20012b7e <HAL_RCCEx_CRS_IRQHandler+0xce>
  }
  /* Check CRS SYNCWARN flag  */
  else if (((itflags & RCC_CRS_FLAG_SYNCWARN) != 0U) && ((itsources & RCC_CRS_IT_SYNCWARN) != 0U))
20012ae6:	68bb      	ldr	r3, [r7, #8]
20012ae8:	f003 0302 	and.w	r3, r3, #2
20012aec:	2b00      	cmp	r3, #0
20012aee:	d00a      	beq.n	20012b06 <HAL_RCCEx_CRS_IRQHandler+0x56>
20012af0:	687b      	ldr	r3, [r7, #4]
20012af2:	f003 0302 	and.w	r3, r3, #2
20012af6:	2b00      	cmp	r3, #0
20012af8:	d005      	beq.n	20012b06 <HAL_RCCEx_CRS_IRQHandler+0x56>
  {
    /* Clear CRS SYNCWARN flag */
    WRITE_REG(CRS->ICR, CRS_ICR_SYNCWARNC);
20012afa:	4b23      	ldr	r3, [pc, #140]	@ (20012b88 <HAL_RCCEx_CRS_IRQHandler+0xd8>)
20012afc:	2202      	movs	r2, #2
20012afe:	60da      	str	r2, [r3, #12]

    /* user callback */
    HAL_RCCEx_CRS_SyncWarnCallback();
20012b00:	f000 f84b 	bl	20012b9a <HAL_RCCEx_CRS_SyncWarnCallback>
20012b04:	e03b      	b.n	20012b7e <HAL_RCCEx_CRS_IRQHandler+0xce>
  }
  /* Check CRS Expected SYNC flag  */
  else if (((itflags & RCC_CRS_FLAG_ESYNC) != 0U) && ((itsources & RCC_CRS_IT_ESYNC) != 0U))
20012b06:	68bb      	ldr	r3, [r7, #8]
20012b08:	f003 0308 	and.w	r3, r3, #8
20012b0c:	2b00      	cmp	r3, #0
20012b0e:	d00a      	beq.n	20012b26 <HAL_RCCEx_CRS_IRQHandler+0x76>
20012b10:	687b      	ldr	r3, [r7, #4]
20012b12:	f003 0308 	and.w	r3, r3, #8
20012b16:	2b00      	cmp	r3, #0
20012b18:	d005      	beq.n	20012b26 <HAL_RCCEx_CRS_IRQHandler+0x76>
  {
    /* frequency error counter reached a zero value */
    WRITE_REG(CRS->ICR, CRS_ICR_ESYNCC);
20012b1a:	4b1b      	ldr	r3, [pc, #108]	@ (20012b88 <HAL_RCCEx_CRS_IRQHandler+0xd8>)
20012b1c:	2208      	movs	r2, #8
20012b1e:	60da      	str	r2, [r3, #12]

    /* user callback */
    HAL_RCCEx_CRS_ExpectedSyncCallback();
20012b20:	f000 f842 	bl	20012ba8 <HAL_RCCEx_CRS_ExpectedSyncCallback>
20012b24:	e02b      	b.n	20012b7e <HAL_RCCEx_CRS_IRQHandler+0xce>
  }
  /* Check CRS Error flags  */
  else
  {
    if (((itflags & RCC_CRS_FLAG_ERR) != 0U) && ((itsources & RCC_CRS_IT_ERR) != 0U))
20012b26:	68bb      	ldr	r3, [r7, #8]
20012b28:	f003 0304 	and.w	r3, r3, #4
20012b2c:	2b00      	cmp	r3, #0
20012b2e:	d026      	beq.n	20012b7e <HAL_RCCEx_CRS_IRQHandler+0xce>
20012b30:	687b      	ldr	r3, [r7, #4]
20012b32:	f003 0304 	and.w	r3, r3, #4
20012b36:	2b00      	cmp	r3, #0
20012b38:	d021      	beq.n	20012b7e <HAL_RCCEx_CRS_IRQHandler+0xce>
    {
      if ((itflags & RCC_CRS_FLAG_SYNCERR) != 0U)
20012b3a:	68bb      	ldr	r3, [r7, #8]
20012b3c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
20012b40:	2b00      	cmp	r3, #0
20012b42:	d003      	beq.n	20012b4c <HAL_RCCEx_CRS_IRQHandler+0x9c>
      {
        crserror |= RCC_CRS_SYNCERR;
20012b44:	68fb      	ldr	r3, [r7, #12]
20012b46:	f043 0308 	orr.w	r3, r3, #8
20012b4a:	60fb      	str	r3, [r7, #12]
      }
      if ((itflags & RCC_CRS_FLAG_SYNCMISS) != 0U)
20012b4c:	68bb      	ldr	r3, [r7, #8]
20012b4e:	f403 7300 	and.w	r3, r3, #512	@ 0x200
20012b52:	2b00      	cmp	r3, #0
20012b54:	d003      	beq.n	20012b5e <HAL_RCCEx_CRS_IRQHandler+0xae>
      {
        crserror |= RCC_CRS_SYNCMISS;
20012b56:	68fb      	ldr	r3, [r7, #12]
20012b58:	f043 0310 	orr.w	r3, r3, #16
20012b5c:	60fb      	str	r3, [r7, #12]
      }
      if ((itflags & RCC_CRS_FLAG_TRIMOVF) != 0U)
20012b5e:	68bb      	ldr	r3, [r7, #8]
20012b60:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
20012b64:	2b00      	cmp	r3, #0
20012b66:	d003      	beq.n	20012b70 <HAL_RCCEx_CRS_IRQHandler+0xc0>
      {
        crserror |= RCC_CRS_TRIMOVF;
20012b68:	68fb      	ldr	r3, [r7, #12]
20012b6a:	f043 0320 	orr.w	r3, r3, #32
20012b6e:	60fb      	str	r3, [r7, #12]
      }

      /* Clear CRS Error flags */
      WRITE_REG(CRS->ICR, CRS_ICR_ERRC);
20012b70:	4b05      	ldr	r3, [pc, #20]	@ (20012b88 <HAL_RCCEx_CRS_IRQHandler+0xd8>)
20012b72:	2204      	movs	r2, #4
20012b74:	60da      	str	r2, [r3, #12]

      /* user error callback */
      HAL_RCCEx_CRS_ErrorCallback(crserror);
20012b76:	68f8      	ldr	r0, [r7, #12]
20012b78:	f000 f81d 	bl	20012bb6 <HAL_RCCEx_CRS_ErrorCallback>
    }
  }
}
20012b7c:	e7ff      	b.n	20012b7e <HAL_RCCEx_CRS_IRQHandler+0xce>
20012b7e:	bf00      	nop
20012b80:	3710      	adds	r7, #16
20012b82:	46bd      	mov	sp, r7
20012b84:	bd80      	pop	{r7, pc}
20012b86:	bf00      	nop
20012b88:	40006000 	.word	0x40006000

20012b8c <HAL_RCCEx_CRS_SyncOkCallback>:
/**
  * @brief  RCCEx Clock Recovery System SYNCOK interrupt callback.
  * @retval none
  */
__weak void HAL_RCCEx_CRS_SyncOkCallback(void)
{
20012b8c:	b480      	push	{r7}
20012b8e:	af00      	add	r7, sp, #0
  /* NOTE : This function should not be modified, when the callback is needed,
            the @ref HAL_RCCEx_CRS_SyncOkCallback should be implemented in the user file
   */
}
20012b90:	bf00      	nop
20012b92:	46bd      	mov	sp, r7
20012b94:	f85d 7b04 	ldr.w	r7, [sp], #4
20012b98:	4770      	bx	lr

20012b9a <HAL_RCCEx_CRS_SyncWarnCallback>:
/**
  * @brief  RCCEx Clock Recovery System SYNCWARN interrupt callback.
  * @retval none
  */
__weak void HAL_RCCEx_CRS_SyncWarnCallback(void)
{
20012b9a:	b480      	push	{r7}
20012b9c:	af00      	add	r7, sp, #0
  /* NOTE : This function should not be modified, when the callback is needed,
            the @ref HAL_RCCEx_CRS_SyncWarnCallback should be implemented in the user file
   */
}
20012b9e:	bf00      	nop
20012ba0:	46bd      	mov	sp, r7
20012ba2:	f85d 7b04 	ldr.w	r7, [sp], #4
20012ba6:	4770      	bx	lr

20012ba8 <HAL_RCCEx_CRS_ExpectedSyncCallback>:
/**
  * @brief  RCCEx Clock Recovery System Expected SYNC interrupt callback.
  * @retval none
  */
__weak void HAL_RCCEx_CRS_ExpectedSyncCallback(void)
{
20012ba8:	b480      	push	{r7}
20012baa:	af00      	add	r7, sp, #0
  /* NOTE : This function should not be modified, when the callback is needed,
            the @ref HAL_RCCEx_CRS_ExpectedSyncCallback should be implemented in the user file
   */
}
20012bac:	bf00      	nop
20012bae:	46bd      	mov	sp, r7
20012bb0:	f85d 7b04 	ldr.w	r7, [sp], #4
20012bb4:	4770      	bx	lr

20012bb6 <HAL_RCCEx_CRS_ErrorCallback>:
  *           @arg @ref RCC_CRS_SYNCMISS
  *           @arg @ref RCC_CRS_TRIMOVF
  * @retval none
  */
__weak void HAL_RCCEx_CRS_ErrorCallback(uint32_t Error)
{
20012bb6:	b480      	push	{r7}
20012bb8:	b083      	sub	sp, #12
20012bba:	af00      	add	r7, sp, #0
20012bbc:	6078      	str	r0, [r7, #4]
  UNUSED(Error);

  /* NOTE : This function should not be modified, when the callback is needed,
            the @ref HAL_RCCEx_CRS_ErrorCallback should be implemented in the user file
   */
}
20012bbe:	bf00      	nop
20012bc0:	370c      	adds	r7, #12
20012bc2:	46bd      	mov	sp, r7
20012bc4:	f85d 7b04 	ldr.w	r7, [sp], #4
20012bc8:	4770      	bx	lr
	...

20012bcc <RCCEx_PLLSource_Enable>:
  *                             RCC_PLLSOURCE_HSE
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSource_Enable(uint32_t PllSource)
{
20012bcc:	b580      	push	{r7, lr}
20012bce:	b084      	sub	sp, #16
20012bd0:	af00      	add	r7, sp, #0
20012bd2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
20012bd4:	2300      	movs	r3, #0
20012bd6:	73fb      	strb	r3, [r7, #15]

  switch (PllSource)
20012bd8:	687b      	ldr	r3, [r7, #4]
20012bda:	2b03      	cmp	r3, #3
20012bdc:	d04d      	beq.n	20012c7a <RCCEx_PLLSource_Enable+0xae>
20012bde:	687b      	ldr	r3, [r7, #4]
20012be0:	2b03      	cmp	r3, #3
20012be2:	d86c      	bhi.n	20012cbe <RCCEx_PLLSource_Enable+0xf2>
20012be4:	687b      	ldr	r3, [r7, #4]
20012be6:	2b01      	cmp	r3, #1
20012be8:	d003      	beq.n	20012bf2 <RCCEx_PLLSource_Enable+0x26>
20012bea:	687b      	ldr	r3, [r7, #4]
20012bec:	2b02      	cmp	r3, #2
20012bee:	d022      	beq.n	20012c36 <RCCEx_PLLSource_Enable+0x6a>
20012bf0:	e065      	b.n	20012cbe <RCCEx_PLLSource_Enable+0xf2>
  {
    case RCC_PLLSOURCE_MSI:
      /* Check whether MSI in not ready and enable it */
      if (READ_BIT(RCC->CR, RCC_CR_MSISRDY) == 0U)
20012bf2:	4b39      	ldr	r3, [pc, #228]	@ (20012cd8 <RCCEx_PLLSource_Enable+0x10c>)
20012bf4:	681b      	ldr	r3, [r3, #0]
20012bf6:	f003 0304 	and.w	r3, r3, #4
20012bfa:	2b00      	cmp	r3, #0
20012bfc:	d162      	bne.n	20012cc4 <RCCEx_PLLSource_Enable+0xf8>
      {
        /* Enable the Internal Multi Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
20012bfe:	4b36      	ldr	r3, [pc, #216]	@ (20012cd8 <RCCEx_PLLSource_Enable+0x10c>)
20012c00:	681b      	ldr	r3, [r3, #0]
20012c02:	4a35      	ldr	r2, [pc, #212]	@ (20012cd8 <RCCEx_PLLSource_Enable+0x10c>)
20012c04:	f043 0301 	orr.w	r3, r3, #1
20012c08:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
20012c0a:	f7ef ff51 	bl	20002ab0 <HAL_GetTick>
20012c0e:	60b8      	str	r0, [r7, #8]

        /* Wait till MSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_MSISRDY) == 0U)
20012c10:	e00a      	b.n	20012c28 <RCCEx_PLLSource_Enable+0x5c>
        {
          if ((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
20012c12:	f7ef ff4d 	bl	20002ab0 <HAL_GetTick>
20012c16:	4602      	mov	r2, r0
20012c18:	68bb      	ldr	r3, [r7, #8]
20012c1a:	1ad3      	subs	r3, r2, r3
20012c1c:	2b02      	cmp	r3, #2
20012c1e:	d903      	bls.n	20012c28 <RCCEx_PLLSource_Enable+0x5c>
          {
            status = HAL_TIMEOUT;
20012c20:	2303      	movs	r3, #3
20012c22:	73fb      	strb	r3, [r7, #15]
            break;
20012c24:	bf00      	nop
          }
        }
      }
      break;
20012c26:	e04d      	b.n	20012cc4 <RCCEx_PLLSource_Enable+0xf8>
        while (READ_BIT(RCC->CR, RCC_CR_MSISRDY) == 0U)
20012c28:	4b2b      	ldr	r3, [pc, #172]	@ (20012cd8 <RCCEx_PLLSource_Enable+0x10c>)
20012c2a:	681b      	ldr	r3, [r3, #0]
20012c2c:	f003 0304 	and.w	r3, r3, #4
20012c30:	2b00      	cmp	r3, #0
20012c32:	d0ee      	beq.n	20012c12 <RCCEx_PLLSource_Enable+0x46>
      break;
20012c34:	e046      	b.n	20012cc4 <RCCEx_PLLSource_Enable+0xf8>

    case RCC_PLLSOURCE_HSI:
      /* Check whether HSI in not ready and enable it */
      if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
20012c36:	4b28      	ldr	r3, [pc, #160]	@ (20012cd8 <RCCEx_PLLSource_Enable+0x10c>)
20012c38:	681b      	ldr	r3, [r3, #0]
20012c3a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
20012c3e:	2b00      	cmp	r3, #0
20012c40:	d142      	bne.n	20012cc8 <RCCEx_PLLSource_Enable+0xfc>
      {
        /* Enable the Internal High Speed oscillator (HSI) */
        __HAL_RCC_HSI_ENABLE();
20012c42:	4b25      	ldr	r3, [pc, #148]	@ (20012cd8 <RCCEx_PLLSource_Enable+0x10c>)
20012c44:	681b      	ldr	r3, [r3, #0]
20012c46:	4a24      	ldr	r2, [pc, #144]	@ (20012cd8 <RCCEx_PLLSource_Enable+0x10c>)
20012c48:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
20012c4c:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
20012c4e:	f7ef ff2f 	bl	20002ab0 <HAL_GetTick>
20012c52:	60b8      	str	r0, [r7, #8]

        /* Wait till MSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
20012c54:	e00a      	b.n	20012c6c <RCCEx_PLLSource_Enable+0xa0>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
20012c56:	f7ef ff2b 	bl	20002ab0 <HAL_GetTick>
20012c5a:	4602      	mov	r2, r0
20012c5c:	68bb      	ldr	r3, [r7, #8]
20012c5e:	1ad3      	subs	r3, r2, r3
20012c60:	2b02      	cmp	r3, #2
20012c62:	d903      	bls.n	20012c6c <RCCEx_PLLSource_Enable+0xa0>
          {
            status = HAL_TIMEOUT;
20012c64:	2303      	movs	r3, #3
20012c66:	73fb      	strb	r3, [r7, #15]
            break;
20012c68:	bf00      	nop
          }
        }
      }
      break;
20012c6a:	e02d      	b.n	20012cc8 <RCCEx_PLLSource_Enable+0xfc>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
20012c6c:	4b1a      	ldr	r3, [pc, #104]	@ (20012cd8 <RCCEx_PLLSource_Enable+0x10c>)
20012c6e:	681b      	ldr	r3, [r3, #0]
20012c70:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
20012c74:	2b00      	cmp	r3, #0
20012c76:	d0ee      	beq.n	20012c56 <RCCEx_PLLSource_Enable+0x8a>
      break;
20012c78:	e026      	b.n	20012cc8 <RCCEx_PLLSource_Enable+0xfc>

    case RCC_PLLSOURCE_HSE:
      /* Check whether HSE in not ready and enable it */
      if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
20012c7a:	4b17      	ldr	r3, [pc, #92]	@ (20012cd8 <RCCEx_PLLSource_Enable+0x10c>)
20012c7c:	681b      	ldr	r3, [r3, #0]
20012c7e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
20012c82:	2b00      	cmp	r3, #0
20012c84:	d122      	bne.n	20012ccc <RCCEx_PLLSource_Enable+0x100>
      {
        /* Enable the External High Speed oscillator (HSE) */
        SET_BIT(RCC->CR, RCC_CR_HSEON);
20012c86:	4b14      	ldr	r3, [pc, #80]	@ (20012cd8 <RCCEx_PLLSource_Enable+0x10c>)
20012c88:	681b      	ldr	r3, [r3, #0]
20012c8a:	4a13      	ldr	r2, [pc, #76]	@ (20012cd8 <RCCEx_PLLSource_Enable+0x10c>)
20012c8c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
20012c90:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
20012c92:	f7ef ff0d 	bl	20002ab0 <HAL_GetTick>
20012c96:	60b8      	str	r0, [r7, #8]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
20012c98:	e00a      	b.n	20012cb0 <RCCEx_PLLSource_Enable+0xe4>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
20012c9a:	f7ef ff09 	bl	20002ab0 <HAL_GetTick>
20012c9e:	4602      	mov	r2, r0
20012ca0:	68bb      	ldr	r3, [r7, #8]
20012ca2:	1ad3      	subs	r3, r2, r3
20012ca4:	2b64      	cmp	r3, #100	@ 0x64
20012ca6:	d903      	bls.n	20012cb0 <RCCEx_PLLSource_Enable+0xe4>
          {
            status = HAL_TIMEOUT;
20012ca8:	2303      	movs	r3, #3
20012caa:	73fb      	strb	r3, [r7, #15]
            break;
20012cac:	bf00      	nop
          }
        }
      }
      break;
20012cae:	e00d      	b.n	20012ccc <RCCEx_PLLSource_Enable+0x100>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
20012cb0:	4b09      	ldr	r3, [pc, #36]	@ (20012cd8 <RCCEx_PLLSource_Enable+0x10c>)
20012cb2:	681b      	ldr	r3, [r3, #0]
20012cb4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
20012cb8:	2b00      	cmp	r3, #0
20012cba:	d0ee      	beq.n	20012c9a <RCCEx_PLLSource_Enable+0xce>
      break;
20012cbc:	e006      	b.n	20012ccc <RCCEx_PLLSource_Enable+0x100>

    default:
      status = HAL_ERROR;
20012cbe:	2301      	movs	r3, #1
20012cc0:	73fb      	strb	r3, [r7, #15]
      break;
20012cc2:	e004      	b.n	20012cce <RCCEx_PLLSource_Enable+0x102>
      break;
20012cc4:	bf00      	nop
20012cc6:	e002      	b.n	20012cce <RCCEx_PLLSource_Enable+0x102>
      break;
20012cc8:	bf00      	nop
20012cca:	e000      	b.n	20012cce <RCCEx_PLLSource_Enable+0x102>
      break;
20012ccc:	bf00      	nop
  }

  return status;
20012cce:	7bfb      	ldrb	r3, [r7, #15]
}
20012cd0:	4618      	mov	r0, r3
20012cd2:	3710      	adds	r7, #16
20012cd4:	46bd      	mov	sp, r7
20012cd6:	bd80      	pop	{r7, pc}
20012cd8:	46020c00 	.word	0x46020c00

20012cdc <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(const RCC_PLL2InitTypeDef *pll2)
{
20012cdc:	b580      	push	{r7, lr}
20012cde:	b084      	sub	sp, #16
20012ce0:	af00      	add	r7, sp, #0
20012ce2:	6078      	str	r0, [r7, #4]
  assert_param(IS_RCC_PLLP_VALUE(pll2->PLL2P));
  assert_param(IS_RCC_PLLQ_VALUE(pll2->PLL2Q));
  assert_param(IS_RCC_PLLR_VALUE(pll2->PLL2R));

  /* Disable  PLL2 */
  __HAL_RCC_PLL2_DISABLE();
20012ce4:	4b47      	ldr	r3, [pc, #284]	@ (20012e04 <RCCEx_PLL2_Config+0x128>)
20012ce6:	681b      	ldr	r3, [r3, #0]
20012ce8:	4a46      	ldr	r2, [pc, #280]	@ (20012e04 <RCCEx_PLL2_Config+0x128>)
20012cea:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
20012cee:	6013      	str	r3, [r2, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
20012cf0:	f7ef fede 	bl	20002ab0 <HAL_GetTick>
20012cf4:	60f8      	str	r0, [r7, #12]

  /* Wait till PLL is ready */
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
20012cf6:	e008      	b.n	20012d0a <RCCEx_PLL2_Config+0x2e>
  {
    if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
20012cf8:	f7ef feda 	bl	20002ab0 <HAL_GetTick>
20012cfc:	4602      	mov	r2, r0
20012cfe:	68fb      	ldr	r3, [r7, #12]
20012d00:	1ad3      	subs	r3, r2, r3
20012d02:	2b02      	cmp	r3, #2
20012d04:	d901      	bls.n	20012d0a <RCCEx_PLL2_Config+0x2e>
    {
      return HAL_TIMEOUT;
20012d06:	2303      	movs	r3, #3
20012d08:	e077      	b.n	20012dfa <RCCEx_PLL2_Config+0x11e>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
20012d0a:	4b3e      	ldr	r3, [pc, #248]	@ (20012e04 <RCCEx_PLL2_Config+0x128>)
20012d0c:	681b      	ldr	r3, [r3, #0]
20012d0e:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
20012d12:	2b00      	cmp	r3, #0
20012d14:	d1f0      	bne.n	20012cf8 <RCCEx_PLL2_Config+0x1c>
    }
  }

  /* Configure PLL2 multiplication and division factors */
  __HAL_RCC_PLL2_CONFIG(pll2->PLL2Source,
20012d16:	4b3b      	ldr	r3, [pc, #236]	@ (20012e04 <RCCEx_PLL2_Config+0x128>)
20012d18:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
20012d1a:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
20012d1e:	f023 0303 	bic.w	r3, r3, #3
20012d22:	687a      	ldr	r2, [r7, #4]
20012d24:	6811      	ldr	r1, [r2, #0]
20012d26:	687a      	ldr	r2, [r7, #4]
20012d28:	6852      	ldr	r2, [r2, #4]
20012d2a:	3a01      	subs	r2, #1
20012d2c:	0212      	lsls	r2, r2, #8
20012d2e:	430a      	orrs	r2, r1
20012d30:	4934      	ldr	r1, [pc, #208]	@ (20012e04 <RCCEx_PLL2_Config+0x128>)
20012d32:	4313      	orrs	r3, r2
20012d34:	62cb      	str	r3, [r1, #44]	@ 0x2c
20012d36:	4b33      	ldr	r3, [pc, #204]	@ (20012e04 <RCCEx_PLL2_Config+0x128>)
20012d38:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
20012d3a:	4b33      	ldr	r3, [pc, #204]	@ (20012e08 <RCCEx_PLL2_Config+0x12c>)
20012d3c:	4013      	ands	r3, r2
20012d3e:	687a      	ldr	r2, [r7, #4]
20012d40:	6892      	ldr	r2, [r2, #8]
20012d42:	3a01      	subs	r2, #1
20012d44:	f3c2 0108 	ubfx	r1, r2, #0, #9
20012d48:	687a      	ldr	r2, [r7, #4]
20012d4a:	68d2      	ldr	r2, [r2, #12]
20012d4c:	3a01      	subs	r2, #1
20012d4e:	0252      	lsls	r2, r2, #9
20012d50:	b292      	uxth	r2, r2
20012d52:	4311      	orrs	r1, r2
20012d54:	687a      	ldr	r2, [r7, #4]
20012d56:	6912      	ldr	r2, [r2, #16]
20012d58:	3a01      	subs	r2, #1
20012d5a:	0412      	lsls	r2, r2, #16
20012d5c:	f402 02fe 	and.w	r2, r2, #8323072	@ 0x7f0000
20012d60:	4311      	orrs	r1, r2
20012d62:	687a      	ldr	r2, [r7, #4]
20012d64:	6952      	ldr	r2, [r2, #20]
20012d66:	3a01      	subs	r2, #1
20012d68:	0612      	lsls	r2, r2, #24
20012d6a:	f002 42fe 	and.w	r2, r2, #2130706432	@ 0x7f000000
20012d6e:	430a      	orrs	r2, r1
20012d70:	4924      	ldr	r1, [pc, #144]	@ (20012e04 <RCCEx_PLL2_Config+0x128>)
20012d72:	4313      	orrs	r3, r2
20012d74:	63cb      	str	r3, [r1, #60]	@ 0x3c
                        pll2->PLL2P,
                        pll2->PLL2Q,
                        pll2->PLL2R);

  /* Select PLL2 input reference frequency range: VCI */
  __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE);
20012d76:	4b23      	ldr	r3, [pc, #140]	@ (20012e04 <RCCEx_PLL2_Config+0x128>)
20012d78:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
20012d7a:	f023 020c 	bic.w	r2, r3, #12
20012d7e:	687b      	ldr	r3, [r7, #4]
20012d80:	699b      	ldr	r3, [r3, #24]
20012d82:	4920      	ldr	r1, [pc, #128]	@ (20012e04 <RCCEx_PLL2_Config+0x128>)
20012d84:	4313      	orrs	r3, r2
20012d86:	62cb      	str	r3, [r1, #44]	@ 0x2c

  /* Configure the PLL2 Clock output(s) */
  __HAL_RCC_PLL2CLKOUT_ENABLE(pll2->PLL2ClockOut);
20012d88:	4b1e      	ldr	r3, [pc, #120]	@ (20012e04 <RCCEx_PLL2_Config+0x128>)
20012d8a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
20012d8c:	687b      	ldr	r3, [r7, #4]
20012d8e:	6a1b      	ldr	r3, [r3, #32]
20012d90:	491c      	ldr	r1, [pc, #112]	@ (20012e04 <RCCEx_PLL2_Config+0x128>)
20012d92:	4313      	orrs	r3, r2
20012d94:	62cb      	str	r3, [r1, #44]	@ 0x2c

  /* Disable PLL2FRACN  */
  __HAL_RCC_PLL2FRACN_DISABLE();
20012d96:	4b1b      	ldr	r3, [pc, #108]	@ (20012e04 <RCCEx_PLL2_Config+0x128>)
20012d98:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
20012d9a:	4a1a      	ldr	r2, [pc, #104]	@ (20012e04 <RCCEx_PLL2_Config+0x128>)
20012d9c:	f023 0310 	bic.w	r3, r3, #16
20012da0:	62d3      	str	r3, [r2, #44]	@ 0x2c

  /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
  __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
20012da2:	4b18      	ldr	r3, [pc, #96]	@ (20012e04 <RCCEx_PLL2_Config+0x128>)
20012da4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
20012da6:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
20012daa:	f023 03f8 	bic.w	r3, r3, #248	@ 0xf8
20012dae:	687a      	ldr	r2, [r7, #4]
20012db0:	69d2      	ldr	r2, [r2, #28]
20012db2:	00d2      	lsls	r2, r2, #3
20012db4:	4913      	ldr	r1, [pc, #76]	@ (20012e04 <RCCEx_PLL2_Config+0x128>)
20012db6:	4313      	orrs	r3, r2
20012db8:	640b      	str	r3, [r1, #64]	@ 0x40

  /* Enable PLL2FRACN  */
  __HAL_RCC_PLL2FRACN_ENABLE();
20012dba:	4b12      	ldr	r3, [pc, #72]	@ (20012e04 <RCCEx_PLL2_Config+0x128>)
20012dbc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
20012dbe:	4a11      	ldr	r2, [pc, #68]	@ (20012e04 <RCCEx_PLL2_Config+0x128>)
20012dc0:	f043 0310 	orr.w	r3, r3, #16
20012dc4:	62d3      	str	r3, [r2, #44]	@ 0x2c

  /* Enable  PLL2 */
  __HAL_RCC_PLL2_ENABLE();
20012dc6:	4b0f      	ldr	r3, [pc, #60]	@ (20012e04 <RCCEx_PLL2_Config+0x128>)
20012dc8:	681b      	ldr	r3, [r3, #0]
20012dca:	4a0e      	ldr	r2, [pc, #56]	@ (20012e04 <RCCEx_PLL2_Config+0x128>)
20012dcc:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
20012dd0:	6013      	str	r3, [r2, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
20012dd2:	f7ef fe6d 	bl	20002ab0 <HAL_GetTick>
20012dd6:	60f8      	str	r0, [r7, #12]

  /* Wait till PLL2 is ready */
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
20012dd8:	e008      	b.n	20012dec <RCCEx_PLL2_Config+0x110>
  {
    if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
20012dda:	f7ef fe69 	bl	20002ab0 <HAL_GetTick>
20012dde:	4602      	mov	r2, r0
20012de0:	68fb      	ldr	r3, [r7, #12]
20012de2:	1ad3      	subs	r3, r2, r3
20012de4:	2b02      	cmp	r3, #2
20012de6:	d901      	bls.n	20012dec <RCCEx_PLL2_Config+0x110>
    {
      return HAL_TIMEOUT;
20012de8:	2303      	movs	r3, #3
20012dea:	e006      	b.n	20012dfa <RCCEx_PLL2_Config+0x11e>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
20012dec:	4b05      	ldr	r3, [pc, #20]	@ (20012e04 <RCCEx_PLL2_Config+0x128>)
20012dee:	681b      	ldr	r3, [r3, #0]
20012df0:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
20012df4:	2b00      	cmp	r3, #0
20012df6:	d0f0      	beq.n	20012dda <RCCEx_PLL2_Config+0xfe>
    }
  }
  return HAL_OK;
20012df8:	2300      	movs	r3, #0

}
20012dfa:	4618      	mov	r0, r3
20012dfc:	3710      	adds	r7, #16
20012dfe:	46bd      	mov	sp, r7
20012e00:	bd80      	pop	{r7, pc}
20012e02:	bf00      	nop
20012e04:	46020c00 	.word	0x46020c00
20012e08:	80800000 	.word	0x80800000

20012e0c <RCCEx_PLL3_Config>:
  *         contains the configuration parameters as well as VCI clock ranges.
  * @note   PLL3 is temporary disabled to apply new parameters
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(const RCC_PLL3InitTypeDef *pll3)
{
20012e0c:	b580      	push	{r7, lr}
20012e0e:	b084      	sub	sp, #16
20012e10:	af00      	add	r7, sp, #0
20012e12:	6078      	str	r0, [r7, #4]
  assert_param(IS_RCC_PLLP_VALUE(pll3->PLL3P));
  assert_param(IS_RCC_PLLQ_VALUE(pll3->PLL3Q));
  assert_param(IS_RCC_PLLR_VALUE(pll3->PLL3R));

  /* Disable  PLL3 */
  __HAL_RCC_PLL3_DISABLE();
20012e14:	4b47      	ldr	r3, [pc, #284]	@ (20012f34 <RCCEx_PLL3_Config+0x128>)
20012e16:	681b      	ldr	r3, [r3, #0]
20012e18:	4a46      	ldr	r2, [pc, #280]	@ (20012f34 <RCCEx_PLL3_Config+0x128>)
20012e1a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
20012e1e:	6013      	str	r3, [r2, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
20012e20:	f7ef fe46 	bl	20002ab0 <HAL_GetTick>
20012e24:	60f8      	str	r0, [r7, #12]

  /* Wait till PLL is ready */
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
20012e26:	e008      	b.n	20012e3a <RCCEx_PLL3_Config+0x2e>
  {
    if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
20012e28:	f7ef fe42 	bl	20002ab0 <HAL_GetTick>
20012e2c:	4602      	mov	r2, r0
20012e2e:	68fb      	ldr	r3, [r7, #12]
20012e30:	1ad3      	subs	r3, r2, r3
20012e32:	2b02      	cmp	r3, #2
20012e34:	d901      	bls.n	20012e3a <RCCEx_PLL3_Config+0x2e>
    {
      return HAL_TIMEOUT;
20012e36:	2303      	movs	r3, #3
20012e38:	e077      	b.n	20012f2a <RCCEx_PLL3_Config+0x11e>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
20012e3a:	4b3e      	ldr	r3, [pc, #248]	@ (20012f34 <RCCEx_PLL3_Config+0x128>)
20012e3c:	681b      	ldr	r3, [r3, #0]
20012e3e:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
20012e42:	2b00      	cmp	r3, #0
20012e44:	d1f0      	bne.n	20012e28 <RCCEx_PLL3_Config+0x1c>
    }
  }

  /* Configure PLL3 multiplication and division factors */
  __HAL_RCC_PLL3_CONFIG(pll3->PLL3Source,
20012e46:	4b3b      	ldr	r3, [pc, #236]	@ (20012f34 <RCCEx_PLL3_Config+0x128>)
20012e48:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
20012e4a:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
20012e4e:	f023 0303 	bic.w	r3, r3, #3
20012e52:	687a      	ldr	r2, [r7, #4]
20012e54:	6811      	ldr	r1, [r2, #0]
20012e56:	687a      	ldr	r2, [r7, #4]
20012e58:	6852      	ldr	r2, [r2, #4]
20012e5a:	3a01      	subs	r2, #1
20012e5c:	0212      	lsls	r2, r2, #8
20012e5e:	430a      	orrs	r2, r1
20012e60:	4934      	ldr	r1, [pc, #208]	@ (20012f34 <RCCEx_PLL3_Config+0x128>)
20012e62:	4313      	orrs	r3, r2
20012e64:	630b      	str	r3, [r1, #48]	@ 0x30
20012e66:	4b33      	ldr	r3, [pc, #204]	@ (20012f34 <RCCEx_PLL3_Config+0x128>)
20012e68:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
20012e6a:	4b33      	ldr	r3, [pc, #204]	@ (20012f38 <RCCEx_PLL3_Config+0x12c>)
20012e6c:	4013      	ands	r3, r2
20012e6e:	687a      	ldr	r2, [r7, #4]
20012e70:	6892      	ldr	r2, [r2, #8]
20012e72:	3a01      	subs	r2, #1
20012e74:	f3c2 0108 	ubfx	r1, r2, #0, #9
20012e78:	687a      	ldr	r2, [r7, #4]
20012e7a:	68d2      	ldr	r2, [r2, #12]
20012e7c:	3a01      	subs	r2, #1
20012e7e:	0252      	lsls	r2, r2, #9
20012e80:	b292      	uxth	r2, r2
20012e82:	4311      	orrs	r1, r2
20012e84:	687a      	ldr	r2, [r7, #4]
20012e86:	6912      	ldr	r2, [r2, #16]
20012e88:	3a01      	subs	r2, #1
20012e8a:	0412      	lsls	r2, r2, #16
20012e8c:	f402 02fe 	and.w	r2, r2, #8323072	@ 0x7f0000
20012e90:	4311      	orrs	r1, r2
20012e92:	687a      	ldr	r2, [r7, #4]
20012e94:	6952      	ldr	r2, [r2, #20]
20012e96:	3a01      	subs	r2, #1
20012e98:	0612      	lsls	r2, r2, #24
20012e9a:	f002 42fe 	and.w	r2, r2, #2130706432	@ 0x7f000000
20012e9e:	430a      	orrs	r2, r1
20012ea0:	4924      	ldr	r1, [pc, #144]	@ (20012f34 <RCCEx_PLL3_Config+0x128>)
20012ea2:	4313      	orrs	r3, r2
20012ea4:	644b      	str	r3, [r1, #68]	@ 0x44
                        pll3->PLL3P,
                        pll3->PLL3Q,
                        pll3->PLL3R);

  /* Select PLL3 input reference frequency range: VCI */
  __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE);
20012ea6:	4b23      	ldr	r3, [pc, #140]	@ (20012f34 <RCCEx_PLL3_Config+0x128>)
20012ea8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
20012eaa:	f023 020c 	bic.w	r2, r3, #12
20012eae:	687b      	ldr	r3, [r7, #4]
20012eb0:	699b      	ldr	r3, [r3, #24]
20012eb2:	4920      	ldr	r1, [pc, #128]	@ (20012f34 <RCCEx_PLL3_Config+0x128>)
20012eb4:	4313      	orrs	r3, r2
20012eb6:	630b      	str	r3, [r1, #48]	@ 0x30

  /* Configure the PLL3 Clock output(s) */
  __HAL_RCC_PLL3CLKOUT_ENABLE(pll3->PLL3ClockOut);
20012eb8:	4b1e      	ldr	r3, [pc, #120]	@ (20012f34 <RCCEx_PLL3_Config+0x128>)
20012eba:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
20012ebc:	687b      	ldr	r3, [r7, #4]
20012ebe:	6a1b      	ldr	r3, [r3, #32]
20012ec0:	491c      	ldr	r1, [pc, #112]	@ (20012f34 <RCCEx_PLL3_Config+0x128>)
20012ec2:	4313      	orrs	r3, r2
20012ec4:	630b      	str	r3, [r1, #48]	@ 0x30

  /* Disable PLL3FRACN  */
  __HAL_RCC_PLL3FRACN_DISABLE();
20012ec6:	4b1b      	ldr	r3, [pc, #108]	@ (20012f34 <RCCEx_PLL3_Config+0x128>)
20012ec8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
20012eca:	4a1a      	ldr	r2, [pc, #104]	@ (20012f34 <RCCEx_PLL3_Config+0x128>)
20012ecc:	f023 0310 	bic.w	r3, r3, #16
20012ed0:	6313      	str	r3, [r2, #48]	@ 0x30

  /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
  __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
20012ed2:	4b18      	ldr	r3, [pc, #96]	@ (20012f34 <RCCEx_PLL3_Config+0x128>)
20012ed4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
20012ed6:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
20012eda:	f023 03f8 	bic.w	r3, r3, #248	@ 0xf8
20012ede:	687a      	ldr	r2, [r7, #4]
20012ee0:	69d2      	ldr	r2, [r2, #28]
20012ee2:	00d2      	lsls	r2, r2, #3
20012ee4:	4913      	ldr	r1, [pc, #76]	@ (20012f34 <RCCEx_PLL3_Config+0x128>)
20012ee6:	4313      	orrs	r3, r2
20012ee8:	648b      	str	r3, [r1, #72]	@ 0x48

  /* Enable PLL3FRACN  */
  __HAL_RCC_PLL3FRACN_ENABLE();
20012eea:	4b12      	ldr	r3, [pc, #72]	@ (20012f34 <RCCEx_PLL3_Config+0x128>)
20012eec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
20012eee:	4a11      	ldr	r2, [pc, #68]	@ (20012f34 <RCCEx_PLL3_Config+0x128>)
20012ef0:	f043 0310 	orr.w	r3, r3, #16
20012ef4:	6313      	str	r3, [r2, #48]	@ 0x30

  /* Enable  PLL3 */
  __HAL_RCC_PLL3_ENABLE();
20012ef6:	4b0f      	ldr	r3, [pc, #60]	@ (20012f34 <RCCEx_PLL3_Config+0x128>)
20012ef8:	681b      	ldr	r3, [r3, #0]
20012efa:	4a0e      	ldr	r2, [pc, #56]	@ (20012f34 <RCCEx_PLL3_Config+0x128>)
20012efc:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
20012f00:	6013      	str	r3, [r2, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
20012f02:	f7ef fdd5 	bl	20002ab0 <HAL_GetTick>
20012f06:	60f8      	str	r0, [r7, #12]

  /* Wait till PLL3 is ready */
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
20012f08:	e008      	b.n	20012f1c <RCCEx_PLL3_Config+0x110>
  {
    if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
20012f0a:	f7ef fdd1 	bl	20002ab0 <HAL_GetTick>
20012f0e:	4602      	mov	r2, r0
20012f10:	68fb      	ldr	r3, [r7, #12]
20012f12:	1ad3      	subs	r3, r2, r3
20012f14:	2b02      	cmp	r3, #2
20012f16:	d901      	bls.n	20012f1c <RCCEx_PLL3_Config+0x110>
    {
      return HAL_TIMEOUT;
20012f18:	2303      	movs	r3, #3
20012f1a:	e006      	b.n	20012f2a <RCCEx_PLL3_Config+0x11e>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
20012f1c:	4b05      	ldr	r3, [pc, #20]	@ (20012f34 <RCCEx_PLL3_Config+0x128>)
20012f1e:	681b      	ldr	r3, [r3, #0]
20012f20:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
20012f24:	2b00      	cmp	r3, #0
20012f26:	d0f0      	beq.n	20012f0a <RCCEx_PLL3_Config+0xfe>
    }
  }
  return HAL_OK;
20012f28:	2300      	movs	r3, #0
}
20012f2a:	4618      	mov	r0, r3
20012f2c:	3710      	adds	r7, #16
20012f2e:	46bd      	mov	sp, r7
20012f30:	bd80      	pop	{r7, pc}
20012f32:	bf00      	nop
20012f34:	46020c00 	.word	0x46020c00
20012f38:	80800000 	.word	0x80800000

20012f3c <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
20012f3c:	b580      	push	{r7, lr}
20012f3e:	b082      	sub	sp, #8
20012f40:	af00      	add	r7, sp, #0
20012f42:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
20012f44:	687b      	ldr	r3, [r7, #4]
20012f46:	2b00      	cmp	r3, #0
20012f48:	d101      	bne.n	20012f4e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
20012f4a:	2301      	movs	r3, #1
20012f4c:	e042      	b.n	20012fd4 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
20012f4e:	687b      	ldr	r3, [r7, #4]
20012f50:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
20012f54:	2b00      	cmp	r3, #0
20012f56:	d106      	bne.n	20012f66 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
20012f58:	687b      	ldr	r3, [r7, #4]
20012f5a:	2200      	movs	r2, #0
20012f5c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
20012f60:	6878      	ldr	r0, [r7, #4]
20012f62:	f7ef fbd5 	bl	20002710 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
20012f66:	687b      	ldr	r3, [r7, #4]
20012f68:	2224      	movs	r2, #36	@ 0x24
20012f6a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
20012f6e:	687b      	ldr	r3, [r7, #4]
20012f70:	681b      	ldr	r3, [r3, #0]
20012f72:	681a      	ldr	r2, [r3, #0]
20012f74:	687b      	ldr	r3, [r7, #4]
20012f76:	681b      	ldr	r3, [r3, #0]
20012f78:	f022 0201 	bic.w	r2, r2, #1
20012f7c:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
20012f7e:	687b      	ldr	r3, [r7, #4]
20012f80:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
20012f82:	2b00      	cmp	r3, #0
20012f84:	d002      	beq.n	20012f8c <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
20012f86:	6878      	ldr	r0, [r7, #4]
20012f88:	f002 fa02 	bl	20015390 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
20012f8c:	6878      	ldr	r0, [r7, #4]
20012f8e:	f002 f85d 	bl	2001504c <UART_SetConfig>
20012f92:	4603      	mov	r3, r0
20012f94:	2b01      	cmp	r3, #1
20012f96:	d101      	bne.n	20012f9c <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
20012f98:	2301      	movs	r3, #1
20012f9a:	e01b      	b.n	20012fd4 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
20012f9c:	687b      	ldr	r3, [r7, #4]
20012f9e:	681b      	ldr	r3, [r3, #0]
20012fa0:	685a      	ldr	r2, [r3, #4]
20012fa2:	687b      	ldr	r3, [r7, #4]
20012fa4:	681b      	ldr	r3, [r3, #0]
20012fa6:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
20012faa:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
20012fac:	687b      	ldr	r3, [r7, #4]
20012fae:	681b      	ldr	r3, [r3, #0]
20012fb0:	689a      	ldr	r2, [r3, #8]
20012fb2:	687b      	ldr	r3, [r7, #4]
20012fb4:	681b      	ldr	r3, [r3, #0]
20012fb6:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
20012fba:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
20012fbc:	687b      	ldr	r3, [r7, #4]
20012fbe:	681b      	ldr	r3, [r3, #0]
20012fc0:	681a      	ldr	r2, [r3, #0]
20012fc2:	687b      	ldr	r3, [r7, #4]
20012fc4:	681b      	ldr	r3, [r3, #0]
20012fc6:	f042 0201 	orr.w	r2, r2, #1
20012fca:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
20012fcc:	6878      	ldr	r0, [r7, #4]
20012fce:	f002 fa81 	bl	200154d4 <UART_CheckIdleState>
20012fd2:	4603      	mov	r3, r0
}
20012fd4:	4618      	mov	r0, r3
20012fd6:	3708      	adds	r7, #8
20012fd8:	46bd      	mov	sp, r7
20012fda:	bd80      	pop	{r7, pc}

20012fdc <HAL_HalfDuplex_Init>:
  *        parameters in the UART_InitTypeDef and creates the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HalfDuplex_Init(UART_HandleTypeDef *huart)
{
20012fdc:	b580      	push	{r7, lr}
20012fde:	b082      	sub	sp, #8
20012fe0:	af00      	add	r7, sp, #0
20012fe2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
20012fe4:	687b      	ldr	r3, [r7, #4]
20012fe6:	2b00      	cmp	r3, #0
20012fe8:	d101      	bne.n	20012fee <HAL_HalfDuplex_Init+0x12>
  {
    return HAL_ERROR;
20012fea:	2301      	movs	r3, #1
20012fec:	e04a      	b.n	20013084 <HAL_HalfDuplex_Init+0xa8>
  }

  /* Check UART instance */
  assert_param(IS_UART_HALFDUPLEX_INSTANCE(huart->Instance));

  if (huart->gState == HAL_UART_STATE_RESET)
20012fee:	687b      	ldr	r3, [r7, #4]
20012ff0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
20012ff4:	2b00      	cmp	r3, #0
20012ff6:	d106      	bne.n	20013006 <HAL_HalfDuplex_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
20012ff8:	687b      	ldr	r3, [r7, #4]
20012ffa:	2200      	movs	r2, #0
20012ffc:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
20013000:	6878      	ldr	r0, [r7, #4]
20013002:	f7ef fb85 	bl	20002710 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
20013006:	687b      	ldr	r3, [r7, #4]
20013008:	2224      	movs	r2, #36	@ 0x24
2001300a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
2001300e:	687b      	ldr	r3, [r7, #4]
20013010:	681b      	ldr	r3, [r3, #0]
20013012:	681a      	ldr	r2, [r3, #0]
20013014:	687b      	ldr	r3, [r7, #4]
20013016:	681b      	ldr	r3, [r3, #0]
20013018:	f022 0201 	bic.w	r2, r2, #1
2001301c:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
2001301e:	687b      	ldr	r3, [r7, #4]
20013020:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
20013022:	2b00      	cmp	r3, #0
20013024:	d002      	beq.n	2001302c <HAL_HalfDuplex_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
20013026:	6878      	ldr	r0, [r7, #4]
20013028:	f002 f9b2 	bl	20015390 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
2001302c:	6878      	ldr	r0, [r7, #4]
2001302e:	f002 f80d 	bl	2001504c <UART_SetConfig>
20013032:	4603      	mov	r3, r0
20013034:	2b01      	cmp	r3, #1
20013036:	d101      	bne.n	2001303c <HAL_HalfDuplex_Init+0x60>
  {
    return HAL_ERROR;
20013038:	2301      	movs	r3, #1
2001303a:	e023      	b.n	20013084 <HAL_HalfDuplex_Init+0xa8>
  }

  /* In half-duplex mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN and IREN bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
2001303c:	687b      	ldr	r3, [r7, #4]
2001303e:	681b      	ldr	r3, [r3, #0]
20013040:	685a      	ldr	r2, [r3, #4]
20013042:	687b      	ldr	r3, [r7, #4]
20013044:	681b      	ldr	r3, [r3, #0]
20013046:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
2001304a:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_IREN | USART_CR3_SCEN));
2001304c:	687b      	ldr	r3, [r7, #4]
2001304e:	681b      	ldr	r3, [r3, #0]
20013050:	689a      	ldr	r2, [r3, #8]
20013052:	687b      	ldr	r3, [r7, #4]
20013054:	681b      	ldr	r3, [r3, #0]
20013056:	f022 0222 	bic.w	r2, r2, #34	@ 0x22
2001305a:	609a      	str	r2, [r3, #8]

  /* Enable the Half-Duplex mode by setting the HDSEL bit in the CR3 register */
  SET_BIT(huart->Instance->CR3, USART_CR3_HDSEL);
2001305c:	687b      	ldr	r3, [r7, #4]
2001305e:	681b      	ldr	r3, [r3, #0]
20013060:	689a      	ldr	r2, [r3, #8]
20013062:	687b      	ldr	r3, [r7, #4]
20013064:	681b      	ldr	r3, [r3, #0]
20013066:	f042 0208 	orr.w	r2, r2, #8
2001306a:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
2001306c:	687b      	ldr	r3, [r7, #4]
2001306e:	681b      	ldr	r3, [r3, #0]
20013070:	681a      	ldr	r2, [r3, #0]
20013072:	687b      	ldr	r3, [r7, #4]
20013074:	681b      	ldr	r3, [r3, #0]
20013076:	f042 0201 	orr.w	r2, r2, #1
2001307a:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
2001307c:	6878      	ldr	r0, [r7, #4]
2001307e:	f002 fa29 	bl	200154d4 <UART_CheckIdleState>
20013082:	4603      	mov	r3, r0
}
20013084:	4618      	mov	r0, r3
20013086:	3708      	adds	r7, #8
20013088:	46bd      	mov	sp, r7
2001308a:	bd80      	pop	{r7, pc}

2001308c <HAL_LIN_Init>:
  *          @arg @ref UART_LINBREAKDETECTLENGTH_10B 10-bit break detection
  *          @arg @ref UART_LINBREAKDETECTLENGTH_11B 11-bit break detection
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_LIN_Init(UART_HandleTypeDef *huart, uint32_t BreakDetectLength)
{
2001308c:	b580      	push	{r7, lr}
2001308e:	b082      	sub	sp, #8
20013090:	af00      	add	r7, sp, #0
20013092:	6078      	str	r0, [r7, #4]
20013094:	6039      	str	r1, [r7, #0]
  /* Check the UART handle allocation */
  if (huart == NULL)
20013096:	687b      	ldr	r3, [r7, #4]
20013098:	2b00      	cmp	r3, #0
2001309a:	d101      	bne.n	200130a0 <HAL_LIN_Init+0x14>
  {
    return HAL_ERROR;
2001309c:	2301      	movs	r3, #1
2001309e:	e061      	b.n	20013164 <HAL_LIN_Init+0xd8>
  assert_param(IS_UART_LIN_INSTANCE(huart->Instance));
  /* Check the Break detection length parameter */
  assert_param(IS_UART_LIN_BREAK_DETECT_LENGTH(BreakDetectLength));

  /* LIN mode limited to 16-bit oversampling only */
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
200130a0:	687b      	ldr	r3, [r7, #4]
200130a2:	69db      	ldr	r3, [r3, #28]
200130a4:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
200130a8:	d101      	bne.n	200130ae <HAL_LIN_Init+0x22>
  {
    return HAL_ERROR;
200130aa:	2301      	movs	r3, #1
200130ac:	e05a      	b.n	20013164 <HAL_LIN_Init+0xd8>
  }
  /* LIN mode limited to 8-bit data length */
  if (huart->Init.WordLength != UART_WORDLENGTH_8B)
200130ae:	687b      	ldr	r3, [r7, #4]
200130b0:	689b      	ldr	r3, [r3, #8]
200130b2:	2b00      	cmp	r3, #0
200130b4:	d001      	beq.n	200130ba <HAL_LIN_Init+0x2e>
  {
    return HAL_ERROR;
200130b6:	2301      	movs	r3, #1
200130b8:	e054      	b.n	20013164 <HAL_LIN_Init+0xd8>
  }

  if (huart->gState == HAL_UART_STATE_RESET)
200130ba:	687b      	ldr	r3, [r7, #4]
200130bc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
200130c0:	2b00      	cmp	r3, #0
200130c2:	d106      	bne.n	200130d2 <HAL_LIN_Init+0x46>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
200130c4:	687b      	ldr	r3, [r7, #4]
200130c6:	2200      	movs	r2, #0
200130c8:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
200130cc:	6878      	ldr	r0, [r7, #4]
200130ce:	f7ef fb1f 	bl	20002710 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
200130d2:	687b      	ldr	r3, [r7, #4]
200130d4:	2224      	movs	r2, #36	@ 0x24
200130d6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
200130da:	687b      	ldr	r3, [r7, #4]
200130dc:	681b      	ldr	r3, [r3, #0]
200130de:	681a      	ldr	r2, [r3, #0]
200130e0:	687b      	ldr	r3, [r7, #4]
200130e2:	681b      	ldr	r3, [r3, #0]
200130e4:	f022 0201 	bic.w	r2, r2, #1
200130e8:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
200130ea:	687b      	ldr	r3, [r7, #4]
200130ec:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
200130ee:	2b00      	cmp	r3, #0
200130f0:	d002      	beq.n	200130f8 <HAL_LIN_Init+0x6c>
  {
    UART_AdvFeatureConfig(huart);
200130f2:	6878      	ldr	r0, [r7, #4]
200130f4:	f002 f94c 	bl	20015390 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
200130f8:	6878      	ldr	r0, [r7, #4]
200130fa:	f001 ffa7 	bl	2001504c <UART_SetConfig>
200130fe:	4603      	mov	r3, r0
20013100:	2b01      	cmp	r3, #1
20013102:	d101      	bne.n	20013108 <HAL_LIN_Init+0x7c>
  {
    return HAL_ERROR;
20013104:	2301      	movs	r3, #1
20013106:	e02d      	b.n	20013164 <HAL_LIN_Init+0xd8>
  }

  /* In LIN mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN and IREN bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, USART_CR2_CLKEN);
20013108:	687b      	ldr	r3, [r7, #4]
2001310a:	681b      	ldr	r3, [r3, #0]
2001310c:	685a      	ldr	r2, [r3, #4]
2001310e:	687b      	ldr	r3, [r7, #4]
20013110:	681b      	ldr	r3, [r3, #0]
20013112:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
20013116:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_HDSEL | USART_CR3_IREN | USART_CR3_SCEN));
20013118:	687b      	ldr	r3, [r7, #4]
2001311a:	681b      	ldr	r3, [r3, #0]
2001311c:	689a      	ldr	r2, [r3, #8]
2001311e:	687b      	ldr	r3, [r7, #4]
20013120:	681b      	ldr	r3, [r3, #0]
20013122:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
20013126:	609a      	str	r2, [r3, #8]

  /* Enable the LIN mode by setting the LINEN bit in the CR2 register */
  SET_BIT(huart->Instance->CR2, USART_CR2_LINEN);
20013128:	687b      	ldr	r3, [r7, #4]
2001312a:	681b      	ldr	r3, [r3, #0]
2001312c:	685a      	ldr	r2, [r3, #4]
2001312e:	687b      	ldr	r3, [r7, #4]
20013130:	681b      	ldr	r3, [r3, #0]
20013132:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
20013136:	605a      	str	r2, [r3, #4]

  /* Set the USART LIN Break detection length. */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_LBDL, BreakDetectLength);
20013138:	687b      	ldr	r3, [r7, #4]
2001313a:	681b      	ldr	r3, [r3, #0]
2001313c:	685b      	ldr	r3, [r3, #4]
2001313e:	f023 0120 	bic.w	r1, r3, #32
20013142:	687b      	ldr	r3, [r7, #4]
20013144:	681b      	ldr	r3, [r3, #0]
20013146:	683a      	ldr	r2, [r7, #0]
20013148:	430a      	orrs	r2, r1
2001314a:	605a      	str	r2, [r3, #4]

  __HAL_UART_ENABLE(huart);
2001314c:	687b      	ldr	r3, [r7, #4]
2001314e:	681b      	ldr	r3, [r3, #0]
20013150:	681a      	ldr	r2, [r3, #0]
20013152:	687b      	ldr	r3, [r7, #4]
20013154:	681b      	ldr	r3, [r3, #0]
20013156:	f042 0201 	orr.w	r2, r2, #1
2001315a:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
2001315c:	6878      	ldr	r0, [r7, #4]
2001315e:	f002 f9b9 	bl	200154d4 <UART_CheckIdleState>
20013162:	4603      	mov	r3, r0
}
20013164:	4618      	mov	r0, r3
20013166:	3708      	adds	r7, #8
20013168:	46bd      	mov	sp, r7
2001316a:	bd80      	pop	{r7, pc}

2001316c <HAL_MultiProcessor_Init>:
  *        HAL_MultiProcessorEx_AddressLength_Set() must be called after
  *        HAL_MultiProcessor_Init().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_MultiProcessor_Init(UART_HandleTypeDef *huart, uint8_t Address, uint32_t WakeUpMethod)
{
2001316c:	b580      	push	{r7, lr}
2001316e:	b084      	sub	sp, #16
20013170:	af00      	add	r7, sp, #0
20013172:	60f8      	str	r0, [r7, #12]
20013174:	460b      	mov	r3, r1
20013176:	607a      	str	r2, [r7, #4]
20013178:	72fb      	strb	r3, [r7, #11]
  /* Check the UART handle allocation */
  if (huart == NULL)
2001317a:	68fb      	ldr	r3, [r7, #12]
2001317c:	2b00      	cmp	r3, #0
2001317e:	d101      	bne.n	20013184 <HAL_MultiProcessor_Init+0x18>
  {
    return HAL_ERROR;
20013180:	2301      	movs	r3, #1
20013182:	e05b      	b.n	2001323c <HAL_MultiProcessor_Init+0xd0>
  }

  /* Check the wake up method parameter */
  assert_param(IS_UART_WAKEUPMETHOD(WakeUpMethod));

  if (huart->gState == HAL_UART_STATE_RESET)
20013184:	68fb      	ldr	r3, [r7, #12]
20013186:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
2001318a:	2b00      	cmp	r3, #0
2001318c:	d106      	bne.n	2001319c <HAL_MultiProcessor_Init+0x30>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
2001318e:	68fb      	ldr	r3, [r7, #12]
20013190:	2200      	movs	r2, #0
20013192:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
20013196:	68f8      	ldr	r0, [r7, #12]
20013198:	f7ef faba 	bl	20002710 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
2001319c:	68fb      	ldr	r3, [r7, #12]
2001319e:	2224      	movs	r2, #36	@ 0x24
200131a0:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
200131a4:	68fb      	ldr	r3, [r7, #12]
200131a6:	681b      	ldr	r3, [r3, #0]
200131a8:	681a      	ldr	r2, [r3, #0]
200131aa:	68fb      	ldr	r3, [r7, #12]
200131ac:	681b      	ldr	r3, [r3, #0]
200131ae:	f022 0201 	bic.w	r2, r2, #1
200131b2:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
200131b4:	68fb      	ldr	r3, [r7, #12]
200131b6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
200131b8:	2b00      	cmp	r3, #0
200131ba:	d002      	beq.n	200131c2 <HAL_MultiProcessor_Init+0x56>
  {
    UART_AdvFeatureConfig(huart);
200131bc:	68f8      	ldr	r0, [r7, #12]
200131be:	f002 f8e7 	bl	20015390 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
200131c2:	68f8      	ldr	r0, [r7, #12]
200131c4:	f001 ff42 	bl	2001504c <UART_SetConfig>
200131c8:	4603      	mov	r3, r0
200131ca:	2b01      	cmp	r3, #1
200131cc:	d101      	bne.n	200131d2 <HAL_MultiProcessor_Init+0x66>
  {
    return HAL_ERROR;
200131ce:	2301      	movs	r3, #1
200131d0:	e034      	b.n	2001323c <HAL_MultiProcessor_Init+0xd0>
  }

  /* In multiprocessor mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register. */
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
200131d2:	68fb      	ldr	r3, [r7, #12]
200131d4:	681b      	ldr	r3, [r3, #0]
200131d6:	685a      	ldr	r2, [r3, #4]
200131d8:	68fb      	ldr	r3, [r7, #12]
200131da:	681b      	ldr	r3, [r3, #0]
200131dc:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
200131e0:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
200131e2:	68fb      	ldr	r3, [r7, #12]
200131e4:	681b      	ldr	r3, [r3, #0]
200131e6:	689a      	ldr	r2, [r3, #8]
200131e8:	68fb      	ldr	r3, [r7, #12]
200131ea:	681b      	ldr	r3, [r3, #0]
200131ec:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
200131f0:	609a      	str	r2, [r3, #8]

  if (WakeUpMethod == UART_WAKEUPMETHOD_ADDRESSMARK)
200131f2:	687b      	ldr	r3, [r7, #4]
200131f4:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
200131f8:	d10a      	bne.n	20013210 <HAL_MultiProcessor_Init+0xa4>
  {
    /* If address mark wake up method is chosen, set the USART address node */
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ADD, ((uint32_t)Address << UART_CR2_ADDRESS_LSB_POS));
200131fa:	68fb      	ldr	r3, [r7, #12]
200131fc:	681b      	ldr	r3, [r3, #0]
200131fe:	685b      	ldr	r3, [r3, #4]
20013200:	f023 417f 	bic.w	r1, r3, #4278190080	@ 0xff000000
20013204:	7afb      	ldrb	r3, [r7, #11]
20013206:	061a      	lsls	r2, r3, #24
20013208:	68fb      	ldr	r3, [r7, #12]
2001320a:	681b      	ldr	r3, [r3, #0]
2001320c:	430a      	orrs	r2, r1
2001320e:	605a      	str	r2, [r3, #4]
  }

  /* Set the wake up method by setting the WAKE bit in the CR1 register */
  MODIFY_REG(huart->Instance->CR1, USART_CR1_WAKE, WakeUpMethod);
20013210:	68fb      	ldr	r3, [r7, #12]
20013212:	681b      	ldr	r3, [r3, #0]
20013214:	681b      	ldr	r3, [r3, #0]
20013216:	f423 6100 	bic.w	r1, r3, #2048	@ 0x800
2001321a:	68fb      	ldr	r3, [r7, #12]
2001321c:	681b      	ldr	r3, [r3, #0]
2001321e:	687a      	ldr	r2, [r7, #4]
20013220:	430a      	orrs	r2, r1
20013222:	601a      	str	r2, [r3, #0]

  __HAL_UART_ENABLE(huart);
20013224:	68fb      	ldr	r3, [r7, #12]
20013226:	681b      	ldr	r3, [r3, #0]
20013228:	681a      	ldr	r2, [r3, #0]
2001322a:	68fb      	ldr	r3, [r7, #12]
2001322c:	681b      	ldr	r3, [r3, #0]
2001322e:	f042 0201 	orr.w	r2, r2, #1
20013232:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
20013234:	68f8      	ldr	r0, [r7, #12]
20013236:	f002 f94d 	bl	200154d4 <UART_CheckIdleState>
2001323a:	4603      	mov	r3, r0
}
2001323c:	4618      	mov	r0, r3
2001323e:	3710      	adds	r7, #16
20013240:	46bd      	mov	sp, r7
20013242:	bd80      	pop	{r7, pc}

20013244 <HAL_UART_DeInit>:
  * @brief DeInitialize the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_DeInit(UART_HandleTypeDef *huart)
{
20013244:	b580      	push	{r7, lr}
20013246:	b082      	sub	sp, #8
20013248:	af00      	add	r7, sp, #0
2001324a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
2001324c:	687b      	ldr	r3, [r7, #4]
2001324e:	2b00      	cmp	r3, #0
20013250:	d101      	bne.n	20013256 <HAL_UART_DeInit+0x12>
  {
    return HAL_ERROR;
20013252:	2301      	movs	r3, #1
20013254:	e031      	b.n	200132ba <HAL_UART_DeInit+0x76>
  }

  /* Check the parameters */
  assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));

  huart->gState = HAL_UART_STATE_BUSY;
20013256:	687b      	ldr	r3, [r7, #4]
20013258:	2224      	movs	r2, #36	@ 0x24
2001325a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
2001325e:	687b      	ldr	r3, [r7, #4]
20013260:	681b      	ldr	r3, [r3, #0]
20013262:	681a      	ldr	r2, [r3, #0]
20013264:	687b      	ldr	r3, [r7, #4]
20013266:	681b      	ldr	r3, [r3, #0]
20013268:	f022 0201 	bic.w	r2, r2, #1
2001326c:	601a      	str	r2, [r3, #0]

  huart->Instance->CR1 = 0x0U;
2001326e:	687b      	ldr	r3, [r7, #4]
20013270:	681b      	ldr	r3, [r3, #0]
20013272:	2200      	movs	r2, #0
20013274:	601a      	str	r2, [r3, #0]
  huart->Instance->CR2 = 0x0U;
20013276:	687b      	ldr	r3, [r7, #4]
20013278:	681b      	ldr	r3, [r3, #0]
2001327a:	2200      	movs	r2, #0
2001327c:	605a      	str	r2, [r3, #4]
  huart->Instance->CR3 = 0x0U;
2001327e:	687b      	ldr	r3, [r7, #4]
20013280:	681b      	ldr	r3, [r3, #0]
20013282:	2200      	movs	r2, #0
20013284:	609a      	str	r2, [r3, #8]
  }
  /* DeInit the low level hardware */
  huart->MspDeInitCallback(huart);
#else
  /* DeInit the low level hardware */
  HAL_UART_MspDeInit(huart);
20013286:	6878      	ldr	r0, [r7, #4]
20013288:	f7ef faaa 	bl	200027e0 <HAL_UART_MspDeInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */

  huart->ErrorCode = HAL_UART_ERROR_NONE;
2001328c:	687b      	ldr	r3, [r7, #4]
2001328e:	2200      	movs	r2, #0
20013290:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
  huart->gState = HAL_UART_STATE_RESET;
20013294:	687b      	ldr	r3, [r7, #4]
20013296:	2200      	movs	r2, #0
20013298:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_RESET;
2001329c:	687b      	ldr	r3, [r7, #4]
2001329e:	2200      	movs	r2, #0
200132a0:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
200132a4:	687b      	ldr	r3, [r7, #4]
200132a6:	2200      	movs	r2, #0
200132a8:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
200132aa:	687b      	ldr	r3, [r7, #4]
200132ac:	2200      	movs	r2, #0
200132ae:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
200132b0:	687b      	ldr	r3, [r7, #4]
200132b2:	2200      	movs	r2, #0
200132b4:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
200132b8:	2300      	movs	r3, #0
}
200132ba:	4618      	mov	r0, r3
200132bc:	3708      	adds	r7, #8
200132be:	46bd      	mov	sp, r7
200132c0:	bd80      	pop	{r7, pc}
  * @brief Initialize the UART MSP.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_MspInit(UART_HandleTypeDef *huart)
{
200132c2:	b480      	push	{r7}
200132c4:	b083      	sub	sp, #12
200132c6:	af00      	add	r7, sp, #0
200132c8:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_MspInit can be implemented in the user file
   */
}
200132ca:	bf00      	nop
200132cc:	370c      	adds	r7, #12
200132ce:	46bd      	mov	sp, r7
200132d0:	f85d 7b04 	ldr.w	r7, [sp], #4
200132d4:	4770      	bx	lr
  * @brief DeInitialize the UART MSP.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_MspDeInit(UART_HandleTypeDef *huart)
{
200132d6:	b480      	push	{r7}
200132d8:	b083      	sub	sp, #12
200132da:	af00      	add	r7, sp, #0
200132dc:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_MspDeInit can be implemented in the user file
   */
}
200132de:	bf00      	nop
200132e0:	370c      	adds	r7, #12
200132e2:	46bd      	mov	sp, r7
200132e4:	f85d 7b04 	ldr.w	r7, [sp], #4
200132e8:	4770      	bx	lr

200132ea <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
200132ea:	b580      	push	{r7, lr}
200132ec:	b08a      	sub	sp, #40	@ 0x28
200132ee:	af02      	add	r7, sp, #8
200132f0:	60f8      	str	r0, [r7, #12]
200132f2:	60b9      	str	r1, [r7, #8]
200132f4:	603b      	str	r3, [r7, #0]
200132f6:	4613      	mov	r3, r2
200132f8:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
200132fa:	68fb      	ldr	r3, [r7, #12]
200132fc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
20013300:	2b20      	cmp	r3, #32
20013302:	f040 808b 	bne.w	2001341c <HAL_UART_Transmit+0x132>
  {
    if ((pData == NULL) || (Size == 0U))
20013306:	68bb      	ldr	r3, [r7, #8]
20013308:	2b00      	cmp	r3, #0
2001330a:	d002      	beq.n	20013312 <HAL_UART_Transmit+0x28>
2001330c:	88fb      	ldrh	r3, [r7, #6]
2001330e:	2b00      	cmp	r3, #0
20013310:	d101      	bne.n	20013316 <HAL_UART_Transmit+0x2c>
    {
      return  HAL_ERROR;
20013312:	2301      	movs	r3, #1
20013314:	e083      	b.n	2001341e <HAL_UART_Transmit+0x134>
    }

#if defined(USART_DMAREQUESTS_SW_WA)
    /* Disable the UART DMA Tx request if enabled */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT))
20013316:	68fb      	ldr	r3, [r7, #12]
20013318:	681b      	ldr	r3, [r3, #0]
2001331a:	689b      	ldr	r3, [r3, #8]
2001331c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
20013320:	2b80      	cmp	r3, #128	@ 0x80
20013322:	d107      	bne.n	20013334 <HAL_UART_Transmit+0x4a>
    {
      CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
20013324:	68fb      	ldr	r3, [r7, #12]
20013326:	681b      	ldr	r3, [r3, #0]
20013328:	689a      	ldr	r2, [r3, #8]
2001332a:	68fb      	ldr	r3, [r7, #12]
2001332c:	681b      	ldr	r3, [r3, #0]
2001332e:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
20013332:	609a      	str	r2, [r3, #8]
    }

#endif /* USART_DMAREQUESTS_SW_WA */
    huart->ErrorCode = HAL_UART_ERROR_NONE;
20013334:	68fb      	ldr	r3, [r7, #12]
20013336:	2200      	movs	r2, #0
20013338:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
2001333c:	68fb      	ldr	r3, [r7, #12]
2001333e:	2221      	movs	r2, #33	@ 0x21
20013340:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
20013344:	f7ef fbb4 	bl	20002ab0 <HAL_GetTick>
20013348:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
2001334a:	68fb      	ldr	r3, [r7, #12]
2001334c:	88fa      	ldrh	r2, [r7, #6]
2001334e:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
20013352:	68fb      	ldr	r3, [r7, #12]
20013354:	88fa      	ldrh	r2, [r7, #6]
20013356:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
2001335a:	68fb      	ldr	r3, [r7, #12]
2001335c:	689b      	ldr	r3, [r3, #8]
2001335e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
20013362:	d108      	bne.n	20013376 <HAL_UART_Transmit+0x8c>
20013364:	68fb      	ldr	r3, [r7, #12]
20013366:	691b      	ldr	r3, [r3, #16]
20013368:	2b00      	cmp	r3, #0
2001336a:	d104      	bne.n	20013376 <HAL_UART_Transmit+0x8c>
    {
      pdata8bits  = NULL;
2001336c:	2300      	movs	r3, #0
2001336e:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
20013370:	68bb      	ldr	r3, [r7, #8]
20013372:	61bb      	str	r3, [r7, #24]
20013374:	e003      	b.n	2001337e <HAL_UART_Transmit+0x94>
    }
    else
    {
      pdata8bits  = pData;
20013376:	68bb      	ldr	r3, [r7, #8]
20013378:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
2001337a:	2300      	movs	r3, #0
2001337c:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
2001337e:	e030      	b.n	200133e2 <HAL_UART_Transmit+0xf8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
20013380:	683b      	ldr	r3, [r7, #0]
20013382:	9300      	str	r3, [sp, #0]
20013384:	697b      	ldr	r3, [r7, #20]
20013386:	2200      	movs	r2, #0
20013388:	2180      	movs	r1, #128	@ 0x80
2001338a:	68f8      	ldr	r0, [r7, #12]
2001338c:	f002 f94c 	bl	20015628 <UART_WaitOnFlagUntilTimeout>
20013390:	4603      	mov	r3, r0
20013392:	2b00      	cmp	r3, #0
20013394:	d005      	beq.n	200133a2 <HAL_UART_Transmit+0xb8>
      {

        huart->gState = HAL_UART_STATE_READY;
20013396:	68fb      	ldr	r3, [r7, #12]
20013398:	2220      	movs	r2, #32
2001339a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_TIMEOUT;
2001339e:	2303      	movs	r3, #3
200133a0:	e03d      	b.n	2001341e <HAL_UART_Transmit+0x134>
      }
      if (pdata8bits == NULL)
200133a2:	69fb      	ldr	r3, [r7, #28]
200133a4:	2b00      	cmp	r3, #0
200133a6:	d10b      	bne.n	200133c0 <HAL_UART_Transmit+0xd6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
200133a8:	69bb      	ldr	r3, [r7, #24]
200133aa:	881b      	ldrh	r3, [r3, #0]
200133ac:	461a      	mov	r2, r3
200133ae:	68fb      	ldr	r3, [r7, #12]
200133b0:	681b      	ldr	r3, [r3, #0]
200133b2:	f3c2 0208 	ubfx	r2, r2, #0, #9
200133b6:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
200133b8:	69bb      	ldr	r3, [r7, #24]
200133ba:	3302      	adds	r3, #2
200133bc:	61bb      	str	r3, [r7, #24]
200133be:	e007      	b.n	200133d0 <HAL_UART_Transmit+0xe6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
200133c0:	69fb      	ldr	r3, [r7, #28]
200133c2:	781a      	ldrb	r2, [r3, #0]
200133c4:	68fb      	ldr	r3, [r7, #12]
200133c6:	681b      	ldr	r3, [r3, #0]
200133c8:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
200133ca:	69fb      	ldr	r3, [r7, #28]
200133cc:	3301      	adds	r3, #1
200133ce:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
200133d0:	68fb      	ldr	r3, [r7, #12]
200133d2:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
200133d6:	b29b      	uxth	r3, r3
200133d8:	3b01      	subs	r3, #1
200133da:	b29a      	uxth	r2, r3
200133dc:	68fb      	ldr	r3, [r7, #12]
200133de:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    while (huart->TxXferCount > 0U)
200133e2:	68fb      	ldr	r3, [r7, #12]
200133e4:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
200133e8:	b29b      	uxth	r3, r3
200133ea:	2b00      	cmp	r3, #0
200133ec:	d1c8      	bne.n	20013380 <HAL_UART_Transmit+0x96>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
200133ee:	683b      	ldr	r3, [r7, #0]
200133f0:	9300      	str	r3, [sp, #0]
200133f2:	697b      	ldr	r3, [r7, #20]
200133f4:	2200      	movs	r2, #0
200133f6:	2140      	movs	r1, #64	@ 0x40
200133f8:	68f8      	ldr	r0, [r7, #12]
200133fa:	f002 f915 	bl	20015628 <UART_WaitOnFlagUntilTimeout>
200133fe:	4603      	mov	r3, r0
20013400:	2b00      	cmp	r3, #0
20013402:	d005      	beq.n	20013410 <HAL_UART_Transmit+0x126>
    {
      huart->gState = HAL_UART_STATE_READY;
20013404:	68fb      	ldr	r3, [r7, #12]
20013406:	2220      	movs	r2, #32
20013408:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      return HAL_TIMEOUT;
2001340c:	2303      	movs	r3, #3
2001340e:	e006      	b.n	2001341e <HAL_UART_Transmit+0x134>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
20013410:	68fb      	ldr	r3, [r7, #12]
20013412:	2220      	movs	r2, #32
20013414:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    return HAL_OK;
20013418:	2300      	movs	r3, #0
2001341a:	e000      	b.n	2001341e <HAL_UART_Transmit+0x134>
  }
  else
  {
    return HAL_BUSY;
2001341c:	2302      	movs	r3, #2
  }
}
2001341e:	4618      	mov	r0, r3
20013420:	3720      	adds	r7, #32
20013422:	46bd      	mov	sp, r7
20013424:	bd80      	pop	{r7, pc}

20013426 <HAL_UART_Receive>:
  * @param Size    Amount of data elements (u8 or u16) to be received.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
20013426:	b580      	push	{r7, lr}
20013428:	b08a      	sub	sp, #40	@ 0x28
2001342a:	af02      	add	r7, sp, #8
2001342c:	60f8      	str	r0, [r7, #12]
2001342e:	60b9      	str	r1, [r7, #8]
20013430:	603b      	str	r3, [r7, #0]
20013432:	4613      	mov	r3, r2
20013434:	80fb      	strh	r3, [r7, #6]
  uint16_t *pdata16bits;
  uint16_t uhMask;
  uint32_t tickstart;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
20013436:	68fb      	ldr	r3, [r7, #12]
20013438:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
2001343c:	2b20      	cmp	r3, #32
2001343e:	f040 80c4 	bne.w	200135ca <HAL_UART_Receive+0x1a4>
  {
    if ((pData == NULL) || (Size == 0U))
20013442:	68bb      	ldr	r3, [r7, #8]
20013444:	2b00      	cmp	r3, #0
20013446:	d002      	beq.n	2001344e <HAL_UART_Receive+0x28>
20013448:	88fb      	ldrh	r3, [r7, #6]
2001344a:	2b00      	cmp	r3, #0
2001344c:	d101      	bne.n	20013452 <HAL_UART_Receive+0x2c>
    {
      return  HAL_ERROR;
2001344e:	2301      	movs	r3, #1
20013450:	e0bc      	b.n	200135cc <HAL_UART_Receive+0x1a6>
    }

#if defined(USART_DMAREQUESTS_SW_WA)
    /* Disable the UART DMA Rx request if enabled */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
20013452:	68fb      	ldr	r3, [r7, #12]
20013454:	681b      	ldr	r3, [r3, #0]
20013456:	689b      	ldr	r3, [r3, #8]
20013458:	f003 0340 	and.w	r3, r3, #64	@ 0x40
2001345c:	2b40      	cmp	r3, #64	@ 0x40
2001345e:	d107      	bne.n	20013470 <HAL_UART_Receive+0x4a>
    {
      CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
20013460:	68fb      	ldr	r3, [r7, #12]
20013462:	681b      	ldr	r3, [r3, #0]
20013464:	689a      	ldr	r2, [r3, #8]
20013466:	68fb      	ldr	r3, [r7, #12]
20013468:	681b      	ldr	r3, [r3, #0]
2001346a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
2001346e:	609a      	str	r2, [r3, #8]
    }

#endif /* USART_DMAREQUESTS_SW_WA */
    huart->ErrorCode = HAL_UART_ERROR_NONE;
20013470:	68fb      	ldr	r3, [r7, #12]
20013472:	2200      	movs	r2, #0
20013474:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->RxState = HAL_UART_STATE_BUSY_RX;
20013478:	68fb      	ldr	r3, [r7, #12]
2001347a:	2222      	movs	r2, #34	@ 0x22
2001347c:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
20013480:	68fb      	ldr	r3, [r7, #12]
20013482:	2200      	movs	r2, #0
20013484:	66da      	str	r2, [r3, #108]	@ 0x6c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
20013486:	f7ef fb13 	bl	20002ab0 <HAL_GetTick>
2001348a:	6178      	str	r0, [r7, #20]

    huart->RxXferSize  = Size;
2001348c:	68fb      	ldr	r3, [r7, #12]
2001348e:	88fa      	ldrh	r2, [r7, #6]
20013490:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
    huart->RxXferCount = Size;
20013494:	68fb      	ldr	r3, [r7, #12]
20013496:	88fa      	ldrh	r2, [r7, #6]
20013498:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    /* Computation of UART mask to apply to RDR register */
    UART_MASK_COMPUTATION(huart);
2001349c:	68fb      	ldr	r3, [r7, #12]
2001349e:	689b      	ldr	r3, [r3, #8]
200134a0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
200134a4:	d10e      	bne.n	200134c4 <HAL_UART_Receive+0x9e>
200134a6:	68fb      	ldr	r3, [r7, #12]
200134a8:	691b      	ldr	r3, [r3, #16]
200134aa:	2b00      	cmp	r3, #0
200134ac:	d105      	bne.n	200134ba <HAL_UART_Receive+0x94>
200134ae:	68fb      	ldr	r3, [r7, #12]
200134b0:	f240 12ff 	movw	r2, #511	@ 0x1ff
200134b4:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
200134b8:	e02d      	b.n	20013516 <HAL_UART_Receive+0xf0>
200134ba:	68fb      	ldr	r3, [r7, #12]
200134bc:	22ff      	movs	r2, #255	@ 0xff
200134be:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
200134c2:	e028      	b.n	20013516 <HAL_UART_Receive+0xf0>
200134c4:	68fb      	ldr	r3, [r7, #12]
200134c6:	689b      	ldr	r3, [r3, #8]
200134c8:	2b00      	cmp	r3, #0
200134ca:	d10d      	bne.n	200134e8 <HAL_UART_Receive+0xc2>
200134cc:	68fb      	ldr	r3, [r7, #12]
200134ce:	691b      	ldr	r3, [r3, #16]
200134d0:	2b00      	cmp	r3, #0
200134d2:	d104      	bne.n	200134de <HAL_UART_Receive+0xb8>
200134d4:	68fb      	ldr	r3, [r7, #12]
200134d6:	22ff      	movs	r2, #255	@ 0xff
200134d8:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
200134dc:	e01b      	b.n	20013516 <HAL_UART_Receive+0xf0>
200134de:	68fb      	ldr	r3, [r7, #12]
200134e0:	227f      	movs	r2, #127	@ 0x7f
200134e2:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
200134e6:	e016      	b.n	20013516 <HAL_UART_Receive+0xf0>
200134e8:	68fb      	ldr	r3, [r7, #12]
200134ea:	689b      	ldr	r3, [r3, #8]
200134ec:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
200134f0:	d10d      	bne.n	2001350e <HAL_UART_Receive+0xe8>
200134f2:	68fb      	ldr	r3, [r7, #12]
200134f4:	691b      	ldr	r3, [r3, #16]
200134f6:	2b00      	cmp	r3, #0
200134f8:	d104      	bne.n	20013504 <HAL_UART_Receive+0xde>
200134fa:	68fb      	ldr	r3, [r7, #12]
200134fc:	227f      	movs	r2, #127	@ 0x7f
200134fe:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
20013502:	e008      	b.n	20013516 <HAL_UART_Receive+0xf0>
20013504:	68fb      	ldr	r3, [r7, #12]
20013506:	223f      	movs	r2, #63	@ 0x3f
20013508:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
2001350c:	e003      	b.n	20013516 <HAL_UART_Receive+0xf0>
2001350e:	68fb      	ldr	r3, [r7, #12]
20013510:	2200      	movs	r2, #0
20013512:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
    uhMask = huart->Mask;
20013516:	68fb      	ldr	r3, [r7, #12]
20013518:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
2001351c:	827b      	strh	r3, [r7, #18]

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
2001351e:	68fb      	ldr	r3, [r7, #12]
20013520:	689b      	ldr	r3, [r3, #8]
20013522:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
20013526:	d108      	bne.n	2001353a <HAL_UART_Receive+0x114>
20013528:	68fb      	ldr	r3, [r7, #12]
2001352a:	691b      	ldr	r3, [r3, #16]
2001352c:	2b00      	cmp	r3, #0
2001352e:	d104      	bne.n	2001353a <HAL_UART_Receive+0x114>
    {
      pdata8bits  = NULL;
20013530:	2300      	movs	r3, #0
20013532:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
20013534:	68bb      	ldr	r3, [r7, #8]
20013536:	61bb      	str	r3, [r7, #24]
20013538:	e003      	b.n	20013542 <HAL_UART_Receive+0x11c>
    }
    else
    {
      pdata8bits  = pData;
2001353a:	68bb      	ldr	r3, [r7, #8]
2001353c:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
2001353e:	2300      	movs	r3, #0
20013540:	61bb      	str	r3, [r7, #24]
    }

    /* as long as data have to be received */
    while (huart->RxXferCount > 0U)
20013542:	e036      	b.n	200135b2 <HAL_UART_Receive+0x18c>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
20013544:	683b      	ldr	r3, [r7, #0]
20013546:	9300      	str	r3, [sp, #0]
20013548:	697b      	ldr	r3, [r7, #20]
2001354a:	2200      	movs	r2, #0
2001354c:	2120      	movs	r1, #32
2001354e:	68f8      	ldr	r0, [r7, #12]
20013550:	f002 f86a 	bl	20015628 <UART_WaitOnFlagUntilTimeout>
20013554:	4603      	mov	r3, r0
20013556:	2b00      	cmp	r3, #0
20013558:	d005      	beq.n	20013566 <HAL_UART_Receive+0x140>
      {
        huart->RxState = HAL_UART_STATE_READY;
2001355a:	68fb      	ldr	r3, [r7, #12]
2001355c:	2220      	movs	r2, #32
2001355e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

        return HAL_TIMEOUT;
20013562:	2303      	movs	r3, #3
20013564:	e032      	b.n	200135cc <HAL_UART_Receive+0x1a6>
      }
      if (pdata8bits == NULL)
20013566:	69fb      	ldr	r3, [r7, #28]
20013568:	2b00      	cmp	r3, #0
2001356a:	d10c      	bne.n	20013586 <HAL_UART_Receive+0x160>
      {
        *pdata16bits = (uint16_t)(huart->Instance->RDR & uhMask);
2001356c:	68fb      	ldr	r3, [r7, #12]
2001356e:	681b      	ldr	r3, [r3, #0]
20013570:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
20013572:	b29a      	uxth	r2, r3
20013574:	8a7b      	ldrh	r3, [r7, #18]
20013576:	4013      	ands	r3, r2
20013578:	b29a      	uxth	r2, r3
2001357a:	69bb      	ldr	r3, [r7, #24]
2001357c:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
2001357e:	69bb      	ldr	r3, [r7, #24]
20013580:	3302      	adds	r3, #2
20013582:	61bb      	str	r3, [r7, #24]
20013584:	e00c      	b.n	200135a0 <HAL_UART_Receive+0x17a>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->RDR & (uint8_t)uhMask);
20013586:	68fb      	ldr	r3, [r7, #12]
20013588:	681b      	ldr	r3, [r3, #0]
2001358a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
2001358c:	b2da      	uxtb	r2, r3
2001358e:	8a7b      	ldrh	r3, [r7, #18]
20013590:	b2db      	uxtb	r3, r3
20013592:	4013      	ands	r3, r2
20013594:	b2da      	uxtb	r2, r3
20013596:	69fb      	ldr	r3, [r7, #28]
20013598:	701a      	strb	r2, [r3, #0]
        pdata8bits++;
2001359a:	69fb      	ldr	r3, [r7, #28]
2001359c:	3301      	adds	r3, #1
2001359e:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
200135a0:	68fb      	ldr	r3, [r7, #12]
200135a2:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
200135a6:	b29b      	uxth	r3, r3
200135a8:	3b01      	subs	r3, #1
200135aa:	b29a      	uxth	r2, r3
200135ac:	68fb      	ldr	r3, [r7, #12]
200135ae:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
    while (huart->RxXferCount > 0U)
200135b2:	68fb      	ldr	r3, [r7, #12]
200135b4:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
200135b8:	b29b      	uxth	r3, r3
200135ba:	2b00      	cmp	r3, #0
200135bc:	d1c2      	bne.n	20013544 <HAL_UART_Receive+0x11e>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
200135be:	68fb      	ldr	r3, [r7, #12]
200135c0:	2220      	movs	r2, #32
200135c2:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

    return HAL_OK;
200135c6:	2300      	movs	r3, #0
200135c8:	e000      	b.n	200135cc <HAL_UART_Receive+0x1a6>
  }
  else
  {
    return HAL_BUSY;
200135ca:	2302      	movs	r3, #2
  }
}
200135cc:	4618      	mov	r0, r3
200135ce:	3720      	adds	r7, #32
200135d0:	46bd      	mov	sp, r7
200135d2:	bd80      	pop	{r7, pc}

200135d4 <HAL_UART_Transmit_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be sent.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_IT(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
200135d4:	b480      	push	{r7}
200135d6:	b091      	sub	sp, #68	@ 0x44
200135d8:	af00      	add	r7, sp, #0
200135da:	60f8      	str	r0, [r7, #12]
200135dc:	60b9      	str	r1, [r7, #8]
200135de:	4613      	mov	r3, r2
200135e0:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
200135e2:	68fb      	ldr	r3, [r7, #12]
200135e4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
200135e8:	2b20      	cmp	r3, #32
200135ea:	f040 8088 	bne.w	200136fe <HAL_UART_Transmit_IT+0x12a>
  {
    if ((pData == NULL) || (Size == 0U))
200135ee:	68bb      	ldr	r3, [r7, #8]
200135f0:	2b00      	cmp	r3, #0
200135f2:	d002      	beq.n	200135fa <HAL_UART_Transmit_IT+0x26>
200135f4:	88fb      	ldrh	r3, [r7, #6]
200135f6:	2b00      	cmp	r3, #0
200135f8:	d101      	bne.n	200135fe <HAL_UART_Transmit_IT+0x2a>
    {
      return HAL_ERROR;
200135fa:	2301      	movs	r3, #1
200135fc:	e080      	b.n	20013700 <HAL_UART_Transmit_IT+0x12c>
    }

#if defined(USART_DMAREQUESTS_SW_WA)
    /* Disable the UART DMA Tx request if enabled */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT))
200135fe:	68fb      	ldr	r3, [r7, #12]
20013600:	681b      	ldr	r3, [r3, #0]
20013602:	689b      	ldr	r3, [r3, #8]
20013604:	f003 0380 	and.w	r3, r3, #128	@ 0x80
20013608:	2b80      	cmp	r3, #128	@ 0x80
2001360a:	d107      	bne.n	2001361c <HAL_UART_Transmit_IT+0x48>
    {
      CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
2001360c:	68fb      	ldr	r3, [r7, #12]
2001360e:	681b      	ldr	r3, [r3, #0]
20013610:	689a      	ldr	r2, [r3, #8]
20013612:	68fb      	ldr	r3, [r7, #12]
20013614:	681b      	ldr	r3, [r3, #0]
20013616:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
2001361a:	609a      	str	r2, [r3, #8]
    }

#endif /* USART_DMAREQUESTS_SW_WA */
    huart->pTxBuffPtr  = pData;
2001361c:	68fb      	ldr	r3, [r7, #12]
2001361e:	68ba      	ldr	r2, [r7, #8]
20013620:	651a      	str	r2, [r3, #80]	@ 0x50
    huart->TxXferSize  = Size;
20013622:	68fb      	ldr	r3, [r7, #12]
20013624:	88fa      	ldrh	r2, [r7, #6]
20013626:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
2001362a:	68fb      	ldr	r3, [r7, #12]
2001362c:	88fa      	ldrh	r2, [r7, #6]
2001362e:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    huart->TxISR       = NULL;
20013632:	68fb      	ldr	r3, [r7, #12]
20013634:	2200      	movs	r2, #0
20013636:	679a      	str	r2, [r3, #120]	@ 0x78

    huart->ErrorCode = HAL_UART_ERROR_NONE;
20013638:	68fb      	ldr	r3, [r7, #12]
2001363a:	2200      	movs	r2, #0
2001363c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
20013640:	68fb      	ldr	r3, [r7, #12]
20013642:	2221      	movs	r2, #33	@ 0x21
20013644:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Configure Tx interrupt processing */
    if (huart->FifoMode == UART_FIFOMODE_ENABLE)
20013648:	68fb      	ldr	r3, [r7, #12]
2001364a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
2001364c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
20013650:	d12a      	bne.n	200136a8 <HAL_UART_Transmit_IT+0xd4>
    {
      /* Set the Tx ISR function pointer according to the data word length */
      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
20013652:	68fb      	ldr	r3, [r7, #12]
20013654:	689b      	ldr	r3, [r3, #8]
20013656:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
2001365a:	d107      	bne.n	2001366c <HAL_UART_Transmit_IT+0x98>
2001365c:	68fb      	ldr	r3, [r7, #12]
2001365e:	691b      	ldr	r3, [r3, #16]
20013660:	2b00      	cmp	r3, #0
20013662:	d103      	bne.n	2001366c <HAL_UART_Transmit_IT+0x98>
      {
        huart->TxISR = UART_TxISR_16BIT_FIFOEN;
20013664:	68fb      	ldr	r3, [r7, #12]
20013666:	4a29      	ldr	r2, [pc, #164]	@ (2001370c <HAL_UART_Transmit_IT+0x138>)
20013668:	679a      	str	r2, [r3, #120]	@ 0x78
2001366a:	e002      	b.n	20013672 <HAL_UART_Transmit_IT+0x9e>
      }
      else
      {
        huart->TxISR = UART_TxISR_8BIT_FIFOEN;
2001366c:	68fb      	ldr	r3, [r7, #12]
2001366e:	4a28      	ldr	r2, [pc, #160]	@ (20013710 <HAL_UART_Transmit_IT+0x13c>)
20013670:	679a      	str	r2, [r3, #120]	@ 0x78
      }

      /* Enable the TX FIFO threshold interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_TXFTIE);
20013672:	68fb      	ldr	r3, [r7, #12]
20013674:	681b      	ldr	r3, [r3, #0]
20013676:	3308      	adds	r3, #8
20013678:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
2001367a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
2001367c:	e853 3f00 	ldrex	r3, [r3]
20013680:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
20013682:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
20013684:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
20013688:	63bb      	str	r3, [r7, #56]	@ 0x38
2001368a:	68fb      	ldr	r3, [r7, #12]
2001368c:	681b      	ldr	r3, [r3, #0]
2001368e:	3308      	adds	r3, #8
20013690:	6bba      	ldr	r2, [r7, #56]	@ 0x38
20013692:	637a      	str	r2, [r7, #52]	@ 0x34
20013694:	633b      	str	r3, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
20013696:	6b39      	ldr	r1, [r7, #48]	@ 0x30
20013698:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
2001369a:	e841 2300 	strex	r3, r2, [r1]
2001369e:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
200136a0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
200136a2:	2b00      	cmp	r3, #0
200136a4:	d1e5      	bne.n	20013672 <HAL_UART_Transmit_IT+0x9e>
200136a6:	e028      	b.n	200136fa <HAL_UART_Transmit_IT+0x126>
    }
    else
    {
      /* Set the Tx ISR function pointer according to the data word length */
      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
200136a8:	68fb      	ldr	r3, [r7, #12]
200136aa:	689b      	ldr	r3, [r3, #8]
200136ac:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
200136b0:	d107      	bne.n	200136c2 <HAL_UART_Transmit_IT+0xee>
200136b2:	68fb      	ldr	r3, [r7, #12]
200136b4:	691b      	ldr	r3, [r3, #16]
200136b6:	2b00      	cmp	r3, #0
200136b8:	d103      	bne.n	200136c2 <HAL_UART_Transmit_IT+0xee>
      {
        huart->TxISR = UART_TxISR_16BIT;
200136ba:	68fb      	ldr	r3, [r7, #12]
200136bc:	4a15      	ldr	r2, [pc, #84]	@ (20013714 <HAL_UART_Transmit_IT+0x140>)
200136be:	679a      	str	r2, [r3, #120]	@ 0x78
200136c0:	e002      	b.n	200136c8 <HAL_UART_Transmit_IT+0xf4>
      }
      else
      {
        huart->TxISR = UART_TxISR_8BIT;
200136c2:	68fb      	ldr	r3, [r7, #12]
200136c4:	4a14      	ldr	r2, [pc, #80]	@ (20013718 <HAL_UART_Transmit_IT+0x144>)
200136c6:	679a      	str	r2, [r3, #120]	@ 0x78
      }

      /* Enable the Transmit Data Register Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TXEIE_TXFNFIE);
200136c8:	68fb      	ldr	r3, [r7, #12]
200136ca:	681b      	ldr	r3, [r3, #0]
200136cc:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
200136ce:	697b      	ldr	r3, [r7, #20]
200136d0:	e853 3f00 	ldrex	r3, [r3]
200136d4:	613b      	str	r3, [r7, #16]
   return(result);
200136d6:	693b      	ldr	r3, [r7, #16]
200136d8:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
200136dc:	63fb      	str	r3, [r7, #60]	@ 0x3c
200136de:	68fb      	ldr	r3, [r7, #12]
200136e0:	681b      	ldr	r3, [r3, #0]
200136e2:	461a      	mov	r2, r3
200136e4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
200136e6:	623b      	str	r3, [r7, #32]
200136e8:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
200136ea:	69f9      	ldr	r1, [r7, #28]
200136ec:	6a3a      	ldr	r2, [r7, #32]
200136ee:	e841 2300 	strex	r3, r2, [r1]
200136f2:	61bb      	str	r3, [r7, #24]
   return(result);
200136f4:	69bb      	ldr	r3, [r7, #24]
200136f6:	2b00      	cmp	r3, #0
200136f8:	d1e6      	bne.n	200136c8 <HAL_UART_Transmit_IT+0xf4>
    }

    return HAL_OK;
200136fa:	2300      	movs	r3, #0
200136fc:	e000      	b.n	20013700 <HAL_UART_Transmit_IT+0x12c>
  }
  else
  {
    return HAL_BUSY;
200136fe:	2302      	movs	r3, #2
  }
}
20013700:	4618      	mov	r0, r3
20013702:	3744      	adds	r7, #68	@ 0x44
20013704:	46bd      	mov	sp, r7
20013706:	f85d 7b04 	ldr.w	r7, [sp], #4
2001370a:	4770      	bx	lr
2001370c:	20016337 	.word	0x20016337
20013710:	20016257 	.word	0x20016257
20013714:	20016195 	.word	0x20016195
20013718:	200160dd 	.word	0x200160dd

2001371c <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
2001371c:	b580      	push	{r7, lr}
2001371e:	b08a      	sub	sp, #40	@ 0x28
20013720:	af00      	add	r7, sp, #0
20013722:	60f8      	str	r0, [r7, #12]
20013724:	60b9      	str	r1, [r7, #8]
20013726:	4613      	mov	r3, r2
20013728:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
2001372a:	68fb      	ldr	r3, [r7, #12]
2001372c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
20013730:	2b20      	cmp	r3, #32
20013732:	d14b      	bne.n	200137cc <HAL_UART_Receive_IT+0xb0>
  {
    if ((pData == NULL) || (Size == 0U))
20013734:	68bb      	ldr	r3, [r7, #8]
20013736:	2b00      	cmp	r3, #0
20013738:	d002      	beq.n	20013740 <HAL_UART_Receive_IT+0x24>
2001373a:	88fb      	ldrh	r3, [r7, #6]
2001373c:	2b00      	cmp	r3, #0
2001373e:	d101      	bne.n	20013744 <HAL_UART_Receive_IT+0x28>
    {
      return HAL_ERROR;
20013740:	2301      	movs	r3, #1
20013742:	e044      	b.n	200137ce <HAL_UART_Receive_IT+0xb2>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
20013744:	68fb      	ldr	r3, [r7, #12]
20013746:	2200      	movs	r2, #0
20013748:	66da      	str	r2, [r3, #108]	@ 0x6c

#if defined(USART_DMAREQUESTS_SW_WA)
    /* Disable the UART DMA Rx request if enabled */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
2001374a:	68fb      	ldr	r3, [r7, #12]
2001374c:	681b      	ldr	r3, [r3, #0]
2001374e:	689b      	ldr	r3, [r3, #8]
20013750:	f003 0340 	and.w	r3, r3, #64	@ 0x40
20013754:	2b40      	cmp	r3, #64	@ 0x40
20013756:	d107      	bne.n	20013768 <HAL_UART_Receive_IT+0x4c>
    {
      CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
20013758:	68fb      	ldr	r3, [r7, #12]
2001375a:	681b      	ldr	r3, [r3, #0]
2001375c:	689a      	ldr	r2, [r3, #8]
2001375e:	68fb      	ldr	r3, [r7, #12]
20013760:	681b      	ldr	r3, [r3, #0]
20013762:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
20013766:	609a      	str	r2, [r3, #8]
    }

#endif /* USART_DMAREQUESTS_SW_WA */
    if (!(IS_LPUART_INSTANCE(huart->Instance)))
20013768:	68fb      	ldr	r3, [r7, #12]
2001376a:	681b      	ldr	r3, [r3, #0]
2001376c:	4a1a      	ldr	r2, [pc, #104]	@ (200137d8 <HAL_UART_Receive_IT+0xbc>)
2001376e:	4293      	cmp	r3, r2
20013770:	d024      	beq.n	200137bc <HAL_UART_Receive_IT+0xa0>
20013772:	68fb      	ldr	r3, [r7, #12]
20013774:	681b      	ldr	r3, [r3, #0]
20013776:	4a19      	ldr	r2, [pc, #100]	@ (200137dc <HAL_UART_Receive_IT+0xc0>)
20013778:	4293      	cmp	r3, r2
2001377a:	d01f      	beq.n	200137bc <HAL_UART_Receive_IT+0xa0>
    {
      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
2001377c:	68fb      	ldr	r3, [r7, #12]
2001377e:	681b      	ldr	r3, [r3, #0]
20013780:	685b      	ldr	r3, [r3, #4]
20013782:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
20013786:	2b00      	cmp	r3, #0
20013788:	d018      	beq.n	200137bc <HAL_UART_Receive_IT+0xa0>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
2001378a:	68fb      	ldr	r3, [r7, #12]
2001378c:	681b      	ldr	r3, [r3, #0]
2001378e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
20013790:	697b      	ldr	r3, [r7, #20]
20013792:	e853 3f00 	ldrex	r3, [r3]
20013796:	613b      	str	r3, [r7, #16]
   return(result);
20013798:	693b      	ldr	r3, [r7, #16]
2001379a:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
2001379e:	627b      	str	r3, [r7, #36]	@ 0x24
200137a0:	68fb      	ldr	r3, [r7, #12]
200137a2:	681b      	ldr	r3, [r3, #0]
200137a4:	461a      	mov	r2, r3
200137a6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
200137a8:	623b      	str	r3, [r7, #32]
200137aa:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
200137ac:	69f9      	ldr	r1, [r7, #28]
200137ae:	6a3a      	ldr	r2, [r7, #32]
200137b0:	e841 2300 	strex	r3, r2, [r1]
200137b4:	61bb      	str	r3, [r7, #24]
   return(result);
200137b6:	69bb      	ldr	r3, [r7, #24]
200137b8:	2b00      	cmp	r3, #0
200137ba:	d1e6      	bne.n	2001378a <HAL_UART_Receive_IT+0x6e>
      }
    }

    return (UART_Start_Receive_IT(huart, pData, Size));
200137bc:	88fb      	ldrh	r3, [r7, #6]
200137be:	461a      	mov	r2, r3
200137c0:	68b9      	ldr	r1, [r7, #8]
200137c2:	68f8      	ldr	r0, [r7, #12]
200137c4:	f001 ff9e 	bl	20015704 <UART_Start_Receive_IT>
200137c8:	4603      	mov	r3, r0
200137ca:	e000      	b.n	200137ce <HAL_UART_Receive_IT+0xb2>
  }
  else
  {
    return HAL_BUSY;
200137cc:	2302      	movs	r3, #2
  }
}
200137ce:	4618      	mov	r0, r3
200137d0:	3728      	adds	r7, #40	@ 0x28
200137d2:	46bd      	mov	sp, r7
200137d4:	bd80      	pop	{r7, pc}
200137d6:	bf00      	nop
200137d8:	46002400 	.word	0x46002400
200137dc:	56002400 	.word	0x56002400

200137e0 <HAL_UART_Transmit_DMA>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be sent.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
200137e0:	b580      	push	{r7, lr}
200137e2:	b08c      	sub	sp, #48	@ 0x30
200137e4:	af00      	add	r7, sp, #0
200137e6:	60f8      	str	r0, [r7, #12]
200137e8:	60b9      	str	r1, [r7, #8]
200137ea:	4613      	mov	r3, r2
200137ec:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status;
  uint16_t nbByte = Size;
200137ee:	88fb      	ldrh	r3, [r7, #6]
200137f0:	85bb      	strh	r3, [r7, #44]	@ 0x2c

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
200137f2:	68fb      	ldr	r3, [r7, #12]
200137f4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
200137f8:	2b20      	cmp	r3, #32
200137fa:	f040 80ad 	bne.w	20013958 <HAL_UART_Transmit_DMA+0x178>
  {
    if ((pData == NULL) || (Size == 0U))
200137fe:	68bb      	ldr	r3, [r7, #8]
20013800:	2b00      	cmp	r3, #0
20013802:	d002      	beq.n	2001380a <HAL_UART_Transmit_DMA+0x2a>
20013804:	88fb      	ldrh	r3, [r7, #6]
20013806:	2b00      	cmp	r3, #0
20013808:	d101      	bne.n	2001380e <HAL_UART_Transmit_DMA+0x2e>
    {
      return HAL_ERROR;
2001380a:	2301      	movs	r3, #1
2001380c:	e0a5      	b.n	2001395a <HAL_UART_Transmit_DMA+0x17a>
    }

    huart->pTxBuffPtr  = pData;
2001380e:	68fb      	ldr	r3, [r7, #12]
20013810:	68ba      	ldr	r2, [r7, #8]
20013812:	651a      	str	r2, [r3, #80]	@ 0x50
    huart->TxXferSize  = Size;
20013814:	68fb      	ldr	r3, [r7, #12]
20013816:	88fa      	ldrh	r2, [r7, #6]
20013818:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
2001381c:	68fb      	ldr	r3, [r7, #12]
2001381e:	88fa      	ldrh	r2, [r7, #6]
20013820:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    huart->ErrorCode = HAL_UART_ERROR_NONE;
20013824:	68fb      	ldr	r3, [r7, #12]
20013826:	2200      	movs	r2, #0
20013828:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
2001382c:	68fb      	ldr	r3, [r7, #12]
2001382e:	2221      	movs	r2, #33	@ 0x21
20013830:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

#if defined(USART_DMAREQUESTS_SW_WA)
    /* Clear the TC flag in the ICR register */
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_TCF);
20013834:	68fb      	ldr	r3, [r7, #12]
20013836:	681b      	ldr	r3, [r3, #0]
20013838:	2240      	movs	r2, #64	@ 0x40
2001383a:	621a      	str	r2, [r3, #32]

#endif /* USART_DMAREQUESTS_SW_WA */
    if (huart->hdmatx != NULL)
2001383c:	68fb      	ldr	r3, [r7, #12]
2001383e:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
20013840:	2b00      	cmp	r3, #0
20013842:	d06d      	beq.n	20013920 <HAL_UART_Transmit_DMA+0x140>
    {
      /* Set the UART DMA transfer complete callback */
      huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
20013844:	68fb      	ldr	r3, [r7, #12]
20013846:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
20013848:	4a46      	ldr	r2, [pc, #280]	@ (20013964 <HAL_UART_Transmit_DMA+0x184>)
2001384a:	661a      	str	r2, [r3, #96]	@ 0x60

      /* Set the UART DMA Half transfer complete callback */
      huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
2001384c:	68fb      	ldr	r3, [r7, #12]
2001384e:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
20013850:	4a45      	ldr	r2, [pc, #276]	@ (20013968 <HAL_UART_Transmit_DMA+0x188>)
20013852:	665a      	str	r2, [r3, #100]	@ 0x64

      /* Set the DMA error callback */
      huart->hdmatx->XferErrorCallback = UART_DMAError;
20013854:	68fb      	ldr	r3, [r7, #12]
20013856:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
20013858:	4a44      	ldr	r2, [pc, #272]	@ (2001396c <HAL_UART_Transmit_DMA+0x18c>)
2001385a:	669a      	str	r2, [r3, #104]	@ 0x68

      /* Set the DMA abort callback */
      huart->hdmatx->XferAbortCallback = NULL;
2001385c:	68fb      	ldr	r3, [r7, #12]
2001385e:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
20013860:	2200      	movs	r2, #0
20013862:	66da      	str	r2, [r3, #108]	@ 0x6c

      /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
         should be aligned on a u16 frontier, so nbByte should be equal to Size * 2 */
      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
20013864:	68fb      	ldr	r3, [r7, #12]
20013866:	689b      	ldr	r3, [r3, #8]
20013868:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
2001386c:	d106      	bne.n	2001387c <HAL_UART_Transmit_DMA+0x9c>
2001386e:	68fb      	ldr	r3, [r7, #12]
20013870:	691b      	ldr	r3, [r3, #16]
20013872:	2b00      	cmp	r3, #0
20013874:	d102      	bne.n	2001387c <HAL_UART_Transmit_DMA+0x9c>
      {
        nbByte = Size * 2U;
20013876:	88fb      	ldrh	r3, [r7, #6]
20013878:	005b      	lsls	r3, r3, #1
2001387a:	85bb      	strh	r3, [r7, #44]	@ 0x2c
      }

      /* Check linked list mode */
      if ((huart->hdmatx->Mode & DMA_LINKEDLIST) == DMA_LINKEDLIST)
2001387c:	68fb      	ldr	r3, [r7, #12]
2001387e:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
20013880:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
20013882:	f003 0380 	and.w	r3, r3, #128	@ 0x80
20013886:	2b00      	cmp	r3, #0
20013888:	d02d      	beq.n	200138e6 <HAL_UART_Transmit_DMA+0x106>
      {
        if ((huart->hdmatx->LinkedListQueue != NULL) && (huart->hdmatx->LinkedListQueue->Head != NULL))
2001388a:	68fb      	ldr	r3, [r7, #12]
2001388c:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
2001388e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
20013890:	2b00      	cmp	r3, #0
20013892:	d024      	beq.n	200138de <HAL_UART_Transmit_DMA+0xfe>
20013894:	68fb      	ldr	r3, [r7, #12]
20013896:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
20013898:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
2001389a:	681b      	ldr	r3, [r3, #0]
2001389c:	2b00      	cmp	r3, #0
2001389e:	d01e      	beq.n	200138de <HAL_UART_Transmit_DMA+0xfe>
        {
          /* Set DMA data size */
          huart->hdmatx->LinkedListQueue->Head->LinkRegisters[NODE_CBR1_DEFAULT_OFFSET] = nbByte;
200138a0:	68fb      	ldr	r3, [r7, #12]
200138a2:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
200138a4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
200138a6:	681b      	ldr	r3, [r3, #0]
200138a8:	8dba      	ldrh	r2, [r7, #44]	@ 0x2c
200138aa:	609a      	str	r2, [r3, #8]

          /* Set DMA source address */
          huart->hdmatx->LinkedListQueue->Head->LinkRegisters[NODE_CSAR_DEFAULT_OFFSET] = (uint32_t)huart->pTxBuffPtr;
200138ac:	68fb      	ldr	r3, [r7, #12]
200138ae:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
200138b0:	68fb      	ldr	r3, [r7, #12]
200138b2:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
200138b4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
200138b6:	681b      	ldr	r3, [r3, #0]
200138b8:	60da      	str	r2, [r3, #12]

          /* Set DMA destination address */
          huart->hdmatx->LinkedListQueue->Head->LinkRegisters[NODE_CDAR_DEFAULT_OFFSET] =
            (uint32_t)&huart->Instance->TDR;
200138ba:	68fb      	ldr	r3, [r7, #12]
200138bc:	681b      	ldr	r3, [r3, #0]
200138be:	f103 0228 	add.w	r2, r3, #40	@ 0x28
          huart->hdmatx->LinkedListQueue->Head->LinkRegisters[NODE_CDAR_DEFAULT_OFFSET] =
200138c2:	68fb      	ldr	r3, [r7, #12]
200138c4:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
200138c6:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
200138c8:	681b      	ldr	r3, [r3, #0]
200138ca:	611a      	str	r2, [r3, #16]

          /* Enable the UART transmit DMA channel */
          status = HAL_DMAEx_List_Start_IT(huart->hdmatx);
200138cc:	68fb      	ldr	r3, [r7, #12]
200138ce:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
200138d0:	4618      	mov	r0, r3
200138d2:	f7f1 fb8b 	bl	20004fec <HAL_DMAEx_List_Start_IT>
200138d6:	4603      	mov	r3, r0
200138d8:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
200138dc:	e012      	b.n	20013904 <HAL_UART_Transmit_DMA+0x124>
        }
        else
        {
          /* Update status */
          status = HAL_ERROR;
200138de:	2301      	movs	r3, #1
200138e0:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
200138e4:	e00e      	b.n	20013904 <HAL_UART_Transmit_DMA+0x124>
        }
      }
      else
      {
        /* Enable the UART transmit DMA channel */
        status = HAL_DMA_Start_IT(huart->hdmatx, (uint32_t)huart->pTxBuffPtr, (uint32_t)&huart->Instance->TDR, nbByte);
200138e6:	68fb      	ldr	r3, [r7, #12]
200138e8:	6fd8      	ldr	r0, [r3, #124]	@ 0x7c
200138ea:	68fb      	ldr	r3, [r7, #12]
200138ec:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
200138ee:	4619      	mov	r1, r3
200138f0:	68fb      	ldr	r3, [r7, #12]
200138f2:	681b      	ldr	r3, [r3, #0]
200138f4:	3328      	adds	r3, #40	@ 0x28
200138f6:	461a      	mov	r2, r3
200138f8:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
200138fa:	f7f0 f985 	bl	20003c08 <HAL_DMA_Start_IT>
200138fe:	4603      	mov	r3, r0
20013900:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
      }

      if (status != HAL_OK)
20013904:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
20013908:	2b00      	cmp	r3, #0
2001390a:	d009      	beq.n	20013920 <HAL_UART_Transmit_DMA+0x140>
      {
        /* Set error code to DMA */
        huart->ErrorCode = HAL_UART_ERROR_DMA;
2001390c:	68fb      	ldr	r3, [r7, #12]
2001390e:	2210      	movs	r2, #16
20013910:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

        /* Restore huart->gState to ready */
        huart->gState = HAL_UART_STATE_READY;
20013914:	68fb      	ldr	r3, [r7, #12]
20013916:	2220      	movs	r2, #32
20013918:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_ERROR;
2001391c:	2301      	movs	r3, #1
2001391e:	e01c      	b.n	2001395a <HAL_UART_Transmit_DMA+0x17a>
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_TCF);

#endif /* USART_DMAREQUESTS_SW_WA */
    /* Enable the DMA transfer for transmit request by setting the DMAT bit
    in the UART CR3 register */
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
20013920:	68fb      	ldr	r3, [r7, #12]
20013922:	681b      	ldr	r3, [r3, #0]
20013924:	3308      	adds	r3, #8
20013926:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
20013928:	69bb      	ldr	r3, [r7, #24]
2001392a:	e853 3f00 	ldrex	r3, [r3]
2001392e:	617b      	str	r3, [r7, #20]
   return(result);
20013930:	697b      	ldr	r3, [r7, #20]
20013932:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
20013936:	62bb      	str	r3, [r7, #40]	@ 0x28
20013938:	68fb      	ldr	r3, [r7, #12]
2001393a:	681b      	ldr	r3, [r3, #0]
2001393c:	3308      	adds	r3, #8
2001393e:	6aba      	ldr	r2, [r7, #40]	@ 0x28
20013940:	627a      	str	r2, [r7, #36]	@ 0x24
20013942:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
20013944:	6a39      	ldr	r1, [r7, #32]
20013946:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
20013948:	e841 2300 	strex	r3, r2, [r1]
2001394c:	61fb      	str	r3, [r7, #28]
   return(result);
2001394e:	69fb      	ldr	r3, [r7, #28]
20013950:	2b00      	cmp	r3, #0
20013952:	d1e5      	bne.n	20013920 <HAL_UART_Transmit_DMA+0x140>

    return HAL_OK;
20013954:	2300      	movs	r3, #0
20013956:	e000      	b.n	2001395a <HAL_UART_Transmit_DMA+0x17a>
  }
  else
  {
    return HAL_BUSY;
20013958:	2302      	movs	r3, #2
  }
}
2001395a:	4618      	mov	r0, r3
2001395c:	3730      	adds	r7, #48	@ 0x30
2001395e:	46bd      	mov	sp, r7
20013960:	bd80      	pop	{r7, pc}
20013962:	bf00      	nop
20013964:	20015c87 	.word	0x20015c87
20013968:	20015ce7 	.word	0x20015ce7
2001396c:	20015e9d 	.word	0x20015e9d

20013970 <HAL_UART_Receive_DMA>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
20013970:	b580      	push	{r7, lr}
20013972:	b08a      	sub	sp, #40	@ 0x28
20013974:	af00      	add	r7, sp, #0
20013976:	60f8      	str	r0, [r7, #12]
20013978:	60b9      	str	r1, [r7, #8]
2001397a:	4613      	mov	r3, r2
2001397c:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
2001397e:	68fb      	ldr	r3, [r7, #12]
20013980:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
20013984:	2b20      	cmp	r3, #32
20013986:	d13c      	bne.n	20013a02 <HAL_UART_Receive_DMA+0x92>
  {
    if ((pData == NULL) || (Size == 0U))
20013988:	68bb      	ldr	r3, [r7, #8]
2001398a:	2b00      	cmp	r3, #0
2001398c:	d002      	beq.n	20013994 <HAL_UART_Receive_DMA+0x24>
2001398e:	88fb      	ldrh	r3, [r7, #6]
20013990:	2b00      	cmp	r3, #0
20013992:	d101      	bne.n	20013998 <HAL_UART_Receive_DMA+0x28>
    {
      return HAL_ERROR;
20013994:	2301      	movs	r3, #1
20013996:	e035      	b.n	20013a04 <HAL_UART_Receive_DMA+0x94>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
20013998:	68fb      	ldr	r3, [r7, #12]
2001399a:	2200      	movs	r2, #0
2001399c:	66da      	str	r2, [r3, #108]	@ 0x6c

    if (!(IS_LPUART_INSTANCE(huart->Instance)))
2001399e:	68fb      	ldr	r3, [r7, #12]
200139a0:	681b      	ldr	r3, [r3, #0]
200139a2:	4a1a      	ldr	r2, [pc, #104]	@ (20013a0c <HAL_UART_Receive_DMA+0x9c>)
200139a4:	4293      	cmp	r3, r2
200139a6:	d024      	beq.n	200139f2 <HAL_UART_Receive_DMA+0x82>
200139a8:	68fb      	ldr	r3, [r7, #12]
200139aa:	681b      	ldr	r3, [r3, #0]
200139ac:	4a18      	ldr	r2, [pc, #96]	@ (20013a10 <HAL_UART_Receive_DMA+0xa0>)
200139ae:	4293      	cmp	r3, r2
200139b0:	d01f      	beq.n	200139f2 <HAL_UART_Receive_DMA+0x82>
    {
      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
200139b2:	68fb      	ldr	r3, [r7, #12]
200139b4:	681b      	ldr	r3, [r3, #0]
200139b6:	685b      	ldr	r3, [r3, #4]
200139b8:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
200139bc:	2b00      	cmp	r3, #0
200139be:	d018      	beq.n	200139f2 <HAL_UART_Receive_DMA+0x82>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
200139c0:	68fb      	ldr	r3, [r7, #12]
200139c2:	681b      	ldr	r3, [r3, #0]
200139c4:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
200139c6:	697b      	ldr	r3, [r7, #20]
200139c8:	e853 3f00 	ldrex	r3, [r3]
200139cc:	613b      	str	r3, [r7, #16]
   return(result);
200139ce:	693b      	ldr	r3, [r7, #16]
200139d0:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
200139d4:	627b      	str	r3, [r7, #36]	@ 0x24
200139d6:	68fb      	ldr	r3, [r7, #12]
200139d8:	681b      	ldr	r3, [r3, #0]
200139da:	461a      	mov	r2, r3
200139dc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
200139de:	623b      	str	r3, [r7, #32]
200139e0:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
200139e2:	69f9      	ldr	r1, [r7, #28]
200139e4:	6a3a      	ldr	r2, [r7, #32]
200139e6:	e841 2300 	strex	r3, r2, [r1]
200139ea:	61bb      	str	r3, [r7, #24]
   return(result);
200139ec:	69bb      	ldr	r3, [r7, #24]
200139ee:	2b00      	cmp	r3, #0
200139f0:	d1e6      	bne.n	200139c0 <HAL_UART_Receive_DMA+0x50>
      }
    }

    return (UART_Start_Receive_DMA(huart, pData, Size));
200139f2:	88fb      	ldrh	r3, [r7, #6]
200139f4:	461a      	mov	r2, r3
200139f6:	68b9      	ldr	r1, [r7, #8]
200139f8:	68f8      	ldr	r0, [r7, #12]
200139fa:	f001 ffa5 	bl	20015948 <UART_Start_Receive_DMA>
200139fe:	4603      	mov	r3, r0
20013a00:	e000      	b.n	20013a04 <HAL_UART_Receive_DMA+0x94>
  }
  else
  {
    return HAL_BUSY;
20013a02:	2302      	movs	r3, #2
  }
}
20013a04:	4618      	mov	r0, r3
20013a06:	3728      	adds	r7, #40	@ 0x28
20013a08:	46bd      	mov	sp, r7
20013a0a:	bd80      	pop	{r7, pc}
20013a0c:	46002400 	.word	0x46002400
20013a10:	56002400 	.word	0x56002400

20013a14 <HAL_UART_DMAPause>:
  * @brief Pause the DMA Transfer.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_DMAPause(UART_HandleTypeDef *huart)
{
20013a14:	b580      	push	{r7, lr}
20013a16:	b090      	sub	sp, #64	@ 0x40
20013a18:	af00      	add	r7, sp, #0
20013a1a:	6078      	str	r0, [r7, #4]
  const HAL_UART_StateTypeDef gstate = huart->gState;
20013a1c:	687b      	ldr	r3, [r7, #4]
20013a1e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
20013a22:	63fb      	str	r3, [r7, #60]	@ 0x3c
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
20013a24:	687b      	ldr	r3, [r7, #4]
20013a26:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
20013a2a:	63bb      	str	r3, [r7, #56]	@ 0x38

  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
20013a2c:	687b      	ldr	r3, [r7, #4]
20013a2e:	681b      	ldr	r3, [r3, #0]
20013a30:	689b      	ldr	r3, [r3, #8]
20013a32:	f003 0380 	and.w	r3, r3, #128	@ 0x80
20013a36:	2b80      	cmp	r3, #128	@ 0x80
20013a38:	d120      	bne.n	20013a7c <HAL_UART_DMAPause+0x68>
20013a3a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
20013a3c:	2b21      	cmp	r3, #33	@ 0x21
20013a3e:	d11d      	bne.n	20013a7c <HAL_UART_DMAPause+0x68>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    /* Suspend the UART DMA Tx channel : use blocking DMA Suspend API (no callback) */
    if (huart->hdmatx != NULL)
20013a40:	687b      	ldr	r3, [r7, #4]
20013a42:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
20013a44:	2b00      	cmp	r3, #0
20013a46:	d019      	beq.n	20013a7c <HAL_UART_DMAPause+0x68>
    {
      /* Set the UART DMA Suspend callback to Null.
         No call back execution at end of DMA Suspend procedure */
      huart->hdmatx->XferSuspendCallback = NULL;
20013a48:	687b      	ldr	r3, [r7, #4]
20013a4a:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
20013a4c:	2200      	movs	r2, #0
20013a4e:	671a      	str	r2, [r3, #112]	@ 0x70

      if (HAL_DMAEx_Suspend(huart->hdmatx) != HAL_OK)
20013a50:	687b      	ldr	r3, [r7, #4]
20013a52:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
20013a54:	4618      	mov	r0, r3
20013a56:	f7f2 ffbc 	bl	200069d2 <HAL_DMAEx_Suspend>
20013a5a:	4603      	mov	r3, r0
20013a5c:	2b00      	cmp	r3, #0
20013a5e:	d00d      	beq.n	20013a7c <HAL_UART_DMAPause+0x68>
      {
        if (HAL_DMA_GetError(huart->hdmatx) == HAL_DMA_ERROR_TIMEOUT)
20013a60:	687b      	ldr	r3, [r7, #4]
20013a62:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
20013a64:	4618      	mov	r0, r3
20013a66:	f7f0 fcc3 	bl	200043f0 <HAL_DMA_GetError>
20013a6a:	4603      	mov	r3, r0
20013a6c:	2b10      	cmp	r3, #16
20013a6e:	d105      	bne.n	20013a7c <HAL_UART_DMAPause+0x68>
        {
          /* Set error code to DMA */
          huart->ErrorCode = HAL_UART_ERROR_DMA;
20013a70:	687b      	ldr	r3, [r7, #4]
20013a72:	2210      	movs	r2, #16
20013a74:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          return HAL_TIMEOUT;
20013a78:	2303      	movs	r3, #3
20013a7a:	e05f      	b.n	20013b3c <HAL_UART_DMAPause+0x128>
        }
      }
    }
  }
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
20013a7c:	687b      	ldr	r3, [r7, #4]
20013a7e:	681b      	ldr	r3, [r3, #0]
20013a80:	689b      	ldr	r3, [r3, #8]
20013a82:	f003 0340 	and.w	r3, r3, #64	@ 0x40
20013a86:	2b40      	cmp	r3, #64	@ 0x40
20013a88:	d157      	bne.n	20013b3a <HAL_UART_DMAPause+0x126>
20013a8a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
20013a8c:	2b22      	cmp	r3, #34	@ 0x22
20013a8e:	d154      	bne.n	20013b3a <HAL_UART_DMAPause+0x126>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    /* Suspend the UART DMA Rx channel : use blocking DMA Suspend API (no callback) */
    if (huart->hdmarx != NULL)
20013a90:	687b      	ldr	r3, [r7, #4]
20013a92:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
20013a96:	2b00      	cmp	r3, #0
20013a98:	d04f      	beq.n	20013b3a <HAL_UART_DMAPause+0x126>
    {
      /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
20013a9a:	687b      	ldr	r3, [r7, #4]
20013a9c:	681b      	ldr	r3, [r3, #0]
20013a9e:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
20013aa0:	6a3b      	ldr	r3, [r7, #32]
20013aa2:	e853 3f00 	ldrex	r3, [r3]
20013aa6:	61fb      	str	r3, [r7, #28]
   return(result);
20013aa8:	69fb      	ldr	r3, [r7, #28]
20013aaa:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
20013aae:	637b      	str	r3, [r7, #52]	@ 0x34
20013ab0:	687b      	ldr	r3, [r7, #4]
20013ab2:	681b      	ldr	r3, [r3, #0]
20013ab4:	461a      	mov	r2, r3
20013ab6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
20013ab8:	62fb      	str	r3, [r7, #44]	@ 0x2c
20013aba:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
20013abc:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
20013abe:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
20013ac0:	e841 2300 	strex	r3, r2, [r1]
20013ac4:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
20013ac6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
20013ac8:	2b00      	cmp	r3, #0
20013aca:	d1e6      	bne.n	20013a9a <HAL_UART_DMAPause+0x86>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
20013acc:	687b      	ldr	r3, [r7, #4]
20013ace:	681b      	ldr	r3, [r3, #0]
20013ad0:	3308      	adds	r3, #8
20013ad2:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
20013ad4:	68fb      	ldr	r3, [r7, #12]
20013ad6:	e853 3f00 	ldrex	r3, [r3]
20013ada:	60bb      	str	r3, [r7, #8]
   return(result);
20013adc:	68bb      	ldr	r3, [r7, #8]
20013ade:	f023 0301 	bic.w	r3, r3, #1
20013ae2:	633b      	str	r3, [r7, #48]	@ 0x30
20013ae4:	687b      	ldr	r3, [r7, #4]
20013ae6:	681b      	ldr	r3, [r3, #0]
20013ae8:	3308      	adds	r3, #8
20013aea:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
20013aec:	61ba      	str	r2, [r7, #24]
20013aee:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
20013af0:	6979      	ldr	r1, [r7, #20]
20013af2:	69ba      	ldr	r2, [r7, #24]
20013af4:	e841 2300 	strex	r3, r2, [r1]
20013af8:	613b      	str	r3, [r7, #16]
   return(result);
20013afa:	693b      	ldr	r3, [r7, #16]
20013afc:	2b00      	cmp	r3, #0
20013afe:	d1e5      	bne.n	20013acc <HAL_UART_DMAPause+0xb8>

      /* Set the UART DMA Suspend callback to Null.
         No call back execution at end of DMA Suspend procedure */
      huart->hdmarx->XferSuspendCallback = NULL;
20013b00:	687b      	ldr	r3, [r7, #4]
20013b02:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
20013b06:	2200      	movs	r2, #0
20013b08:	671a      	str	r2, [r3, #112]	@ 0x70

      if (HAL_DMAEx_Suspend(huart->hdmarx) != HAL_OK)
20013b0a:	687b      	ldr	r3, [r7, #4]
20013b0c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
20013b10:	4618      	mov	r0, r3
20013b12:	f7f2 ff5e 	bl	200069d2 <HAL_DMAEx_Suspend>
20013b16:	4603      	mov	r3, r0
20013b18:	2b00      	cmp	r3, #0
20013b1a:	d00e      	beq.n	20013b3a <HAL_UART_DMAPause+0x126>
      {
        if (HAL_DMA_GetError(huart->hdmarx) == HAL_DMA_ERROR_TIMEOUT)
20013b1c:	687b      	ldr	r3, [r7, #4]
20013b1e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
20013b22:	4618      	mov	r0, r3
20013b24:	f7f0 fc64 	bl	200043f0 <HAL_DMA_GetError>
20013b28:	4603      	mov	r3, r0
20013b2a:	2b10      	cmp	r3, #16
20013b2c:	d105      	bne.n	20013b3a <HAL_UART_DMAPause+0x126>
        {
          /* Set error code to DMA */
          huart->ErrorCode = HAL_UART_ERROR_DMA;
20013b2e:	687b      	ldr	r3, [r7, #4]
20013b30:	2210      	movs	r2, #16
20013b32:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          return HAL_TIMEOUT;
20013b36:	2303      	movs	r3, #3
20013b38:	e000      	b.n	20013b3c <HAL_UART_DMAPause+0x128>
        }
      }
    }
  }

  return HAL_OK;
20013b3a:	2300      	movs	r3, #0
}
20013b3c:	4618      	mov	r0, r3
20013b3e:	3740      	adds	r7, #64	@ 0x40
20013b40:	46bd      	mov	sp, r7
20013b42:	bd80      	pop	{r7, pc}

20013b44 <HAL_UART_DMAResume>:
  * @brief Resume the DMA Transfer.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_DMAResume(UART_HandleTypeDef *huart)
{
20013b44:	b580      	push	{r7, lr}
20013b46:	b08e      	sub	sp, #56	@ 0x38
20013b48:	af00      	add	r7, sp, #0
20013b4a:	6078      	str	r0, [r7, #4]
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
20013b4c:	687b      	ldr	r3, [r7, #4]
20013b4e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
20013b52:	2b21      	cmp	r3, #33	@ 0x21
20013b54:	d111      	bne.n	20013b7a <HAL_UART_DMAResume+0x36>
  {
    /* Resume the UART DMA Tx channel */
    if (huart->hdmatx != NULL)
20013b56:	687b      	ldr	r3, [r7, #4]
20013b58:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
20013b5a:	2b00      	cmp	r3, #0
20013b5c:	d00d      	beq.n	20013b7a <HAL_UART_DMAResume+0x36>
    {
      if (HAL_DMAEx_Resume(huart->hdmatx) != HAL_OK)
20013b5e:	687b      	ldr	r3, [r7, #4]
20013b60:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
20013b62:	4618      	mov	r0, r3
20013b64:	f7f2 ffa9 	bl	20006aba <HAL_DMAEx_Resume>
20013b68:	4603      	mov	r3, r0
20013b6a:	2b00      	cmp	r3, #0
20013b6c:	d005      	beq.n	20013b7a <HAL_UART_DMAResume+0x36>
      {
        /* Set error code to DMA */
        huart->ErrorCode = HAL_UART_ERROR_DMA;
20013b6e:	687b      	ldr	r3, [r7, #4]
20013b70:	2210      	movs	r2, #16
20013b72:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

        return HAL_ERROR;
20013b76:	2301      	movs	r3, #1
20013b78:	e054      	b.n	20013c24 <HAL_UART_DMAResume+0xe0>
      }
    }
  }
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
20013b7a:	687b      	ldr	r3, [r7, #4]
20013b7c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
20013b80:	2b22      	cmp	r3, #34	@ 0x22
20013b82:	d14e      	bne.n	20013c22 <HAL_UART_DMAResume+0xde>
  {
    /* Clear the Overrun flag before resuming the Rx transfer */
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
20013b84:	687b      	ldr	r3, [r7, #4]
20013b86:	681b      	ldr	r3, [r3, #0]
20013b88:	2208      	movs	r2, #8
20013b8a:	621a      	str	r2, [r3, #32]

    /* Re-enable PE and ERR (Frame error, noise error, overrun error) interrupts */
    if (huart->Init.Parity != UART_PARITY_NONE)
20013b8c:	687b      	ldr	r3, [r7, #4]
20013b8e:	691b      	ldr	r3, [r3, #16]
20013b90:	2b00      	cmp	r3, #0
20013b92:	d018      	beq.n	20013bc6 <HAL_UART_DMAResume+0x82>
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
20013b94:	687b      	ldr	r3, [r7, #4]
20013b96:	681b      	ldr	r3, [r3, #0]
20013b98:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
20013b9a:	6a3b      	ldr	r3, [r7, #32]
20013b9c:	e853 3f00 	ldrex	r3, [r3]
20013ba0:	61fb      	str	r3, [r7, #28]
   return(result);
20013ba2:	69fb      	ldr	r3, [r7, #28]
20013ba4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
20013ba8:	637b      	str	r3, [r7, #52]	@ 0x34
20013baa:	687b      	ldr	r3, [r7, #4]
20013bac:	681b      	ldr	r3, [r3, #0]
20013bae:	461a      	mov	r2, r3
20013bb0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
20013bb2:	62fb      	str	r3, [r7, #44]	@ 0x2c
20013bb4:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
20013bb6:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
20013bb8:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
20013bba:	e841 2300 	strex	r3, r2, [r1]
20013bbe:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
20013bc0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
20013bc2:	2b00      	cmp	r3, #0
20013bc4:	d1e6      	bne.n	20013b94 <HAL_UART_DMAResume+0x50>
    }
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
20013bc6:	687b      	ldr	r3, [r7, #4]
20013bc8:	681b      	ldr	r3, [r3, #0]
20013bca:	3308      	adds	r3, #8
20013bcc:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
20013bce:	68fb      	ldr	r3, [r7, #12]
20013bd0:	e853 3f00 	ldrex	r3, [r3]
20013bd4:	60bb      	str	r3, [r7, #8]
   return(result);
20013bd6:	68bb      	ldr	r3, [r7, #8]
20013bd8:	f043 0301 	orr.w	r3, r3, #1
20013bdc:	633b      	str	r3, [r7, #48]	@ 0x30
20013bde:	687b      	ldr	r3, [r7, #4]
20013be0:	681b      	ldr	r3, [r3, #0]
20013be2:	3308      	adds	r3, #8
20013be4:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
20013be6:	61ba      	str	r2, [r7, #24]
20013be8:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
20013bea:	6979      	ldr	r1, [r7, #20]
20013bec:	69ba      	ldr	r2, [r7, #24]
20013bee:	e841 2300 	strex	r3, r2, [r1]
20013bf2:	613b      	str	r3, [r7, #16]
   return(result);
20013bf4:	693b      	ldr	r3, [r7, #16]
20013bf6:	2b00      	cmp	r3, #0
20013bf8:	d1e5      	bne.n	20013bc6 <HAL_UART_DMAResume+0x82>

    /* Resume the UART DMA Rx channel */
    if (huart->hdmarx != NULL)
20013bfa:	687b      	ldr	r3, [r7, #4]
20013bfc:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
20013c00:	2b00      	cmp	r3, #0
20013c02:	d00e      	beq.n	20013c22 <HAL_UART_DMAResume+0xde>
    {
      if (HAL_DMAEx_Resume(huart->hdmarx) != HAL_OK)
20013c04:	687b      	ldr	r3, [r7, #4]
20013c06:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
20013c0a:	4618      	mov	r0, r3
20013c0c:	f7f2 ff55 	bl	20006aba <HAL_DMAEx_Resume>
20013c10:	4603      	mov	r3, r0
20013c12:	2b00      	cmp	r3, #0
20013c14:	d005      	beq.n	20013c22 <HAL_UART_DMAResume+0xde>
      {
        /* Set error code to DMA */
        huart->ErrorCode = HAL_UART_ERROR_DMA;
20013c16:	687b      	ldr	r3, [r7, #4]
20013c18:	2210      	movs	r2, #16
20013c1a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

        return HAL_ERROR;
20013c1e:	2301      	movs	r3, #1
20013c20:	e000      	b.n	20013c24 <HAL_UART_DMAResume+0xe0>
      }
    }
  }

  return HAL_OK;
20013c22:	2300      	movs	r3, #0
}
20013c24:	4618      	mov	r0, r3
20013c26:	3738      	adds	r7, #56	@ 0x38
20013c28:	46bd      	mov	sp, r7
20013c2a:	bd80      	pop	{r7, pc}

20013c2c <HAL_UART_DMAStop>:
  * @brief Stop the DMA Transfer.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_DMAStop(UART_HandleTypeDef *huart)
{
20013c2c:	b580      	push	{r7, lr}
20013c2e:	b090      	sub	sp, #64	@ 0x40
20013c30:	af00      	add	r7, sp, #0
20013c32:	6078      	str	r0, [r7, #4]
     HAL_UART_TxHalfCpltCallback / HAL_UART_RxHalfCpltCallback:
     indeed, when HAL_DMA_Abort() API is called, the DMA TX/RX Transfer or Half Transfer complete
     interrupt is generated if the DMA transfer interruption occurs at the middle or at the end of
     the stream and the corresponding call back is executed. */

  const HAL_UART_StateTypeDef gstate = huart->gState;
20013c34:	687b      	ldr	r3, [r7, #4]
20013c36:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
20013c3a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
20013c3c:	687b      	ldr	r3, [r7, #4]
20013c3e:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
20013c42:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
20013c44:	687b      	ldr	r3, [r7, #4]
20013c46:	681b      	ldr	r3, [r3, #0]
20013c48:	689b      	ldr	r3, [r3, #8]
20013c4a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
20013c4e:	2b80      	cmp	r3, #128	@ 0x80
20013c50:	d139      	bne.n	20013cc6 <HAL_UART_DMAStop+0x9a>
20013c52:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
20013c54:	2b21      	cmp	r3, #33	@ 0x21
20013c56:	d136      	bne.n	20013cc6 <HAL_UART_DMAStop+0x9a>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
20013c58:	687b      	ldr	r3, [r7, #4]
20013c5a:	681b      	ldr	r3, [r3, #0]
20013c5c:	3308      	adds	r3, #8
20013c5e:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
20013c60:	6a3b      	ldr	r3, [r7, #32]
20013c62:	e853 3f00 	ldrex	r3, [r3]
20013c66:	61fb      	str	r3, [r7, #28]
   return(result);
20013c68:	69fb      	ldr	r3, [r7, #28]
20013c6a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
20013c6e:	637b      	str	r3, [r7, #52]	@ 0x34
20013c70:	687b      	ldr	r3, [r7, #4]
20013c72:	681b      	ldr	r3, [r3, #0]
20013c74:	3308      	adds	r3, #8
20013c76:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
20013c78:	62fa      	str	r2, [r7, #44]	@ 0x2c
20013c7a:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
20013c7c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
20013c7e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
20013c80:	e841 2300 	strex	r3, r2, [r1]
20013c84:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
20013c86:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
20013c88:	2b00      	cmp	r3, #0
20013c8a:	d1e5      	bne.n	20013c58 <HAL_UART_DMAStop+0x2c>

    /* Abort the UART DMA Tx channel */
    if (huart->hdmatx != NULL)
20013c8c:	687b      	ldr	r3, [r7, #4]
20013c8e:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
20013c90:	2b00      	cmp	r3, #0
20013c92:	d015      	beq.n	20013cc0 <HAL_UART_DMAStop+0x94>
    {
      if (HAL_DMA_Abort(huart->hdmatx) != HAL_OK)
20013c94:	687b      	ldr	r3, [r7, #4]
20013c96:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
20013c98:	4618      	mov	r0, r3
20013c9a:	f7f0 f815 	bl	20003cc8 <HAL_DMA_Abort>
20013c9e:	4603      	mov	r3, r0
20013ca0:	2b00      	cmp	r3, #0
20013ca2:	d00d      	beq.n	20013cc0 <HAL_UART_DMAStop+0x94>
      {
        if (HAL_DMA_GetError(huart->hdmatx) == HAL_DMA_ERROR_TIMEOUT)
20013ca4:	687b      	ldr	r3, [r7, #4]
20013ca6:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
20013ca8:	4618      	mov	r0, r3
20013caa:	f7f0 fba1 	bl	200043f0 <HAL_DMA_GetError>
20013cae:	4603      	mov	r3, r0
20013cb0:	2b10      	cmp	r3, #16
20013cb2:	d105      	bne.n	20013cc0 <HAL_UART_DMAStop+0x94>
        {
          /* Set error code to DMA */
          huart->ErrorCode = HAL_UART_ERROR_DMA;
20013cb4:	687b      	ldr	r3, [r7, #4]
20013cb6:	2210      	movs	r2, #16
20013cb8:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          return HAL_TIMEOUT;
20013cbc:	2303      	movs	r3, #3
20013cbe:	e047      	b.n	20013d50 <HAL_UART_DMAStop+0x124>
        }
      }
    }

    UART_EndTxTransfer(huart);
20013cc0:	6878      	ldr	r0, [r7, #4]
20013cc2:	f001 ff39 	bl	20015b38 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
20013cc6:	687b      	ldr	r3, [r7, #4]
20013cc8:	681b      	ldr	r3, [r3, #0]
20013cca:	689b      	ldr	r3, [r3, #8]
20013ccc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
20013cd0:	2b40      	cmp	r3, #64	@ 0x40
20013cd2:	d13c      	bne.n	20013d4e <HAL_UART_DMAStop+0x122>
20013cd4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
20013cd6:	2b22      	cmp	r3, #34	@ 0x22
20013cd8:	d139      	bne.n	20013d4e <HAL_UART_DMAStop+0x122>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
20013cda:	687b      	ldr	r3, [r7, #4]
20013cdc:	681b      	ldr	r3, [r3, #0]
20013cde:	3308      	adds	r3, #8
20013ce0:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
20013ce2:	68fb      	ldr	r3, [r7, #12]
20013ce4:	e853 3f00 	ldrex	r3, [r3]
20013ce8:	60bb      	str	r3, [r7, #8]
   return(result);
20013cea:	68bb      	ldr	r3, [r7, #8]
20013cec:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
20013cf0:	633b      	str	r3, [r7, #48]	@ 0x30
20013cf2:	687b      	ldr	r3, [r7, #4]
20013cf4:	681b      	ldr	r3, [r3, #0]
20013cf6:	3308      	adds	r3, #8
20013cf8:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
20013cfa:	61ba      	str	r2, [r7, #24]
20013cfc:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
20013cfe:	6979      	ldr	r1, [r7, #20]
20013d00:	69ba      	ldr	r2, [r7, #24]
20013d02:	e841 2300 	strex	r3, r2, [r1]
20013d06:	613b      	str	r3, [r7, #16]
   return(result);
20013d08:	693b      	ldr	r3, [r7, #16]
20013d0a:	2b00      	cmp	r3, #0
20013d0c:	d1e5      	bne.n	20013cda <HAL_UART_DMAStop+0xae>

    /* Abort the UART DMA Rx channel */
    if (huart->hdmarx != NULL)
20013d0e:	687b      	ldr	r3, [r7, #4]
20013d10:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
20013d14:	2b00      	cmp	r3, #0
20013d16:	d017      	beq.n	20013d48 <HAL_UART_DMAStop+0x11c>
    {
      if (HAL_DMA_Abort(huart->hdmarx) != HAL_OK)
20013d18:	687b      	ldr	r3, [r7, #4]
20013d1a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
20013d1e:	4618      	mov	r0, r3
20013d20:	f7ef ffd2 	bl	20003cc8 <HAL_DMA_Abort>
20013d24:	4603      	mov	r3, r0
20013d26:	2b00      	cmp	r3, #0
20013d28:	d00e      	beq.n	20013d48 <HAL_UART_DMAStop+0x11c>
      {
        if (HAL_DMA_GetError(huart->hdmarx) == HAL_DMA_ERROR_TIMEOUT)
20013d2a:	687b      	ldr	r3, [r7, #4]
20013d2c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
20013d30:	4618      	mov	r0, r3
20013d32:	f7f0 fb5d 	bl	200043f0 <HAL_DMA_GetError>
20013d36:	4603      	mov	r3, r0
20013d38:	2b10      	cmp	r3, #16
20013d3a:	d105      	bne.n	20013d48 <HAL_UART_DMAStop+0x11c>
        {
          /* Set error code to DMA */
          huart->ErrorCode = HAL_UART_ERROR_DMA;
20013d3c:	687b      	ldr	r3, [r7, #4]
20013d3e:	2210      	movs	r2, #16
20013d40:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          return HAL_TIMEOUT;
20013d44:	2303      	movs	r3, #3
20013d46:	e003      	b.n	20013d50 <HAL_UART_DMAStop+0x124>
        }
      }
    }

    UART_EndRxTransfer(huart);
20013d48:	6878      	ldr	r0, [r7, #4]
20013d4a:	f001 ff36 	bl	20015bba <UART_EndRxTransfer>
  }

  return HAL_OK;
20013d4e:	2300      	movs	r3, #0
}
20013d50:	4618      	mov	r0, r3
20013d52:	3740      	adds	r7, #64	@ 0x40
20013d54:	46bd      	mov	sp, r7
20013d56:	bd80      	pop	{r7, pc}

20013d58 <HAL_UART_Abort>:
  *           - Set handle State to READY
  * @note   This procedure is executed in blocking mode : when exiting function, Abort is considered as completed.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Abort(UART_HandleTypeDef *huart)
{
20013d58:	b580      	push	{r7, lr}
20013d5a:	b094      	sub	sp, #80	@ 0x50
20013d5c:	af00      	add	r7, sp, #0
20013d5e:	6078      	str	r0, [r7, #4]
  /* Disable TXE, TC, RXNE, PE, RXFT, TXFT and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
20013d60:	687b      	ldr	r3, [r7, #4]
20013d62:	681b      	ldr	r3, [r3, #0]
20013d64:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
20013d66:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
20013d68:	e853 3f00 	ldrex	r3, [r3]
20013d6c:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
20013d6e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
20013d70:	f423 73f0 	bic.w	r3, r3, #480	@ 0x1e0
20013d74:	64fb      	str	r3, [r7, #76]	@ 0x4c
20013d76:	687b      	ldr	r3, [r7, #4]
20013d78:	681b      	ldr	r3, [r3, #0]
20013d7a:	461a      	mov	r2, r3
20013d7c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
20013d7e:	643b      	str	r3, [r7, #64]	@ 0x40
20013d80:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
20013d82:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
20013d84:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
20013d86:	e841 2300 	strex	r3, r2, [r1]
20013d8a:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
20013d8c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
20013d8e:	2b00      	cmp	r3, #0
20013d90:	d1e6      	bne.n	20013d60 <HAL_UART_Abort+0x8>
                                          USART_CR1_TXEIE_TXFNFIE | USART_CR1_TCIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE | USART_CR3_RXFTIE | USART_CR3_TXFTIE);
20013d92:	687b      	ldr	r3, [r7, #4]
20013d94:	681b      	ldr	r3, [r3, #0]
20013d96:	3308      	adds	r3, #8
20013d98:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
20013d9a:	6a3b      	ldr	r3, [r7, #32]
20013d9c:	e853 3f00 	ldrex	r3, [r3]
20013da0:	61fb      	str	r3, [r7, #28]
   return(result);
20013da2:	69fb      	ldr	r3, [r7, #28]
20013da4:	f023 5384 	bic.w	r3, r3, #276824064	@ 0x10800000
20013da8:	f023 0301 	bic.w	r3, r3, #1
20013dac:	64bb      	str	r3, [r7, #72]	@ 0x48
20013dae:	687b      	ldr	r3, [r7, #4]
20013db0:	681b      	ldr	r3, [r3, #0]
20013db2:	3308      	adds	r3, #8
20013db4:	6cba      	ldr	r2, [r7, #72]	@ 0x48
20013db6:	62fa      	str	r2, [r7, #44]	@ 0x2c
20013db8:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
20013dba:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
20013dbc:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
20013dbe:	e841 2300 	strex	r3, r2, [r1]
20013dc2:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
20013dc4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
20013dc6:	2b00      	cmp	r3, #0
20013dc8:	d1e3      	bne.n	20013d92 <HAL_UART_Abort+0x3a>

  /* If Reception till IDLE event was ongoing, disable IDLEIE interrupt */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
20013dca:	687b      	ldr	r3, [r7, #4]
20013dcc:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
20013dce:	2b01      	cmp	r3, #1
20013dd0:	d118      	bne.n	20013e04 <HAL_UART_Abort+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_IDLEIE));
20013dd2:	687b      	ldr	r3, [r7, #4]
20013dd4:	681b      	ldr	r3, [r3, #0]
20013dd6:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
20013dd8:	68fb      	ldr	r3, [r7, #12]
20013dda:	e853 3f00 	ldrex	r3, [r3]
20013dde:	60bb      	str	r3, [r7, #8]
   return(result);
20013de0:	68bb      	ldr	r3, [r7, #8]
20013de2:	f023 0310 	bic.w	r3, r3, #16
20013de6:	647b      	str	r3, [r7, #68]	@ 0x44
20013de8:	687b      	ldr	r3, [r7, #4]
20013dea:	681b      	ldr	r3, [r3, #0]
20013dec:	461a      	mov	r2, r3
20013dee:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
20013df0:	61bb      	str	r3, [r7, #24]
20013df2:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
20013df4:	6979      	ldr	r1, [r7, #20]
20013df6:	69ba      	ldr	r2, [r7, #24]
20013df8:	e841 2300 	strex	r3, r2, [r1]
20013dfc:	613b      	str	r3, [r7, #16]
   return(result);
20013dfe:	693b      	ldr	r3, [r7, #16]
20013e00:	2b00      	cmp	r3, #0
20013e02:	d1e6      	bne.n	20013dd2 <HAL_UART_Abort+0x7a>
  }

#if defined(HAL_DMA_MODULE_ENABLED)
  /* Abort the UART DMA Tx channel if enabled */
  if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT))
20013e04:	687b      	ldr	r3, [r7, #4]
20013e06:	681b      	ldr	r3, [r3, #0]
20013e08:	689b      	ldr	r3, [r3, #8]
20013e0a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
20013e0e:	2b80      	cmp	r3, #128	@ 0x80
20013e10:	d11d      	bne.n	20013e4e <HAL_UART_Abort+0xf6>
    /* Disable the UART DMA Tx request if enabled */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);

#endif /* !USART_DMAREQUESTS_SW_WA */
    /* Abort the UART DMA Tx channel : use blocking DMA Abort API (no callback) */
    if (huart->hdmatx != NULL)
20013e12:	687b      	ldr	r3, [r7, #4]
20013e14:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
20013e16:	2b00      	cmp	r3, #0
20013e18:	d019      	beq.n	20013e4e <HAL_UART_Abort+0xf6>
    {
      /* Set the UART DMA Abort callback to Null.
         No call back execution at end of DMA abort procedure */
      huart->hdmatx->XferAbortCallback = NULL;
20013e1a:	687b      	ldr	r3, [r7, #4]
20013e1c:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
20013e1e:	2200      	movs	r2, #0
20013e20:	66da      	str	r2, [r3, #108]	@ 0x6c

      if (HAL_DMA_Abort(huart->hdmatx) != HAL_OK)
20013e22:	687b      	ldr	r3, [r7, #4]
20013e24:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
20013e26:	4618      	mov	r0, r3
20013e28:	f7ef ff4e 	bl	20003cc8 <HAL_DMA_Abort>
20013e2c:	4603      	mov	r3, r0
20013e2e:	2b00      	cmp	r3, #0
20013e30:	d00d      	beq.n	20013e4e <HAL_UART_Abort+0xf6>
      {
        if (HAL_DMA_GetError(huart->hdmatx) == HAL_DMA_ERROR_TIMEOUT)
20013e32:	687b      	ldr	r3, [r7, #4]
20013e34:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
20013e36:	4618      	mov	r0, r3
20013e38:	f7f0 fada 	bl	200043f0 <HAL_DMA_GetError>
20013e3c:	4603      	mov	r3, r0
20013e3e:	2b10      	cmp	r3, #16
20013e40:	d105      	bne.n	20013e4e <HAL_UART_Abort+0xf6>
        {
          /* Set error code to DMA */
          huart->ErrorCode = HAL_UART_ERROR_DMA;
20013e42:	687b      	ldr	r3, [r7, #4]
20013e44:	2210      	movs	r2, #16
20013e46:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          return HAL_TIMEOUT;
20013e4a:	2303      	movs	r3, #3
20013e4c:	e059      	b.n	20013f02 <HAL_UART_Abort+0x1aa>
      }
    }
  }

  /* Abort the UART DMA Rx channel if enabled */
  if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
20013e4e:	687b      	ldr	r3, [r7, #4]
20013e50:	681b      	ldr	r3, [r3, #0]
20013e52:	689b      	ldr	r3, [r3, #8]
20013e54:	f003 0340 	and.w	r3, r3, #64	@ 0x40
20013e58:	2b40      	cmp	r3, #64	@ 0x40
20013e5a:	d121      	bne.n	20013ea0 <HAL_UART_Abort+0x148>
    /* Disable the UART DMA Rx request if enabled */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);

#endif /* !USART_DMAREQUESTS_SW_WA */
    /* Abort the UART DMA Rx channel : use blocking DMA Abort API (no callback) */
    if (huart->hdmarx != NULL)
20013e5c:	687b      	ldr	r3, [r7, #4]
20013e5e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
20013e62:	2b00      	cmp	r3, #0
20013e64:	d01c      	beq.n	20013ea0 <HAL_UART_Abort+0x148>
    {
      /* Set the UART DMA Abort callback to Null.
         No call back execution at end of DMA abort procedure */
      huart->hdmarx->XferAbortCallback = NULL;
20013e66:	687b      	ldr	r3, [r7, #4]
20013e68:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
20013e6c:	2200      	movs	r2, #0
20013e6e:	66da      	str	r2, [r3, #108]	@ 0x6c

      if (HAL_DMA_Abort(huart->hdmarx) != HAL_OK)
20013e70:	687b      	ldr	r3, [r7, #4]
20013e72:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
20013e76:	4618      	mov	r0, r3
20013e78:	f7ef ff26 	bl	20003cc8 <HAL_DMA_Abort>
20013e7c:	4603      	mov	r3, r0
20013e7e:	2b00      	cmp	r3, #0
20013e80:	d00e      	beq.n	20013ea0 <HAL_UART_Abort+0x148>
      {
        if (HAL_DMA_GetError(huart->hdmarx) == HAL_DMA_ERROR_TIMEOUT)
20013e82:	687b      	ldr	r3, [r7, #4]
20013e84:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
20013e88:	4618      	mov	r0, r3
20013e8a:	f7f0 fab1 	bl	200043f0 <HAL_DMA_GetError>
20013e8e:	4603      	mov	r3, r0
20013e90:	2b10      	cmp	r3, #16
20013e92:	d105      	bne.n	20013ea0 <HAL_UART_Abort+0x148>
        {
          /* Set error code to DMA */
          huart->ErrorCode = HAL_UART_ERROR_DMA;
20013e94:	687b      	ldr	r3, [r7, #4]
20013e96:	2210      	movs	r2, #16
20013e98:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          return HAL_TIMEOUT;
20013e9c:	2303      	movs	r3, #3
20013e9e:	e030      	b.n	20013f02 <HAL_UART_Abort+0x1aa>
    }
  }
#endif /* HAL_DMA_MODULE_ENABLED */

  /* Reset Tx and Rx transfer counters */
  huart->TxXferCount = 0U;
20013ea0:	687b      	ldr	r3, [r7, #4]
20013ea2:	2200      	movs	r2, #0
20013ea4:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
  huart->RxXferCount = 0U;
20013ea8:	687b      	ldr	r3, [r7, #4]
20013eaa:	2200      	movs	r2, #0
20013eac:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

  /* Clear the Error flags in the ICR register */
  __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF | UART_CLEAR_NEF | UART_CLEAR_PEF | UART_CLEAR_FEF);
20013eb0:	687b      	ldr	r3, [r7, #4]
20013eb2:	681b      	ldr	r3, [r3, #0]
20013eb4:	220f      	movs	r2, #15
20013eb6:	621a      	str	r2, [r3, #32]

  /* Flush the whole TX FIFO (if needed) */
  if (huart->FifoMode == UART_FIFOMODE_ENABLE)
20013eb8:	687b      	ldr	r3, [r7, #4]
20013eba:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
20013ebc:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
20013ec0:	d107      	bne.n	20013ed2 <HAL_UART_Abort+0x17a>
  {
    __HAL_UART_SEND_REQ(huart, UART_TXDATA_FLUSH_REQUEST);
20013ec2:	687b      	ldr	r3, [r7, #4]
20013ec4:	681b      	ldr	r3, [r3, #0]
20013ec6:	699a      	ldr	r2, [r3, #24]
20013ec8:	687b      	ldr	r3, [r7, #4]
20013eca:	681b      	ldr	r3, [r3, #0]
20013ecc:	f042 0210 	orr.w	r2, r2, #16
20013ed0:	619a      	str	r2, [r3, #24]
  }

  /* Discard the received data */
  __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
20013ed2:	687b      	ldr	r3, [r7, #4]
20013ed4:	681b      	ldr	r3, [r3, #0]
20013ed6:	699a      	ldr	r2, [r3, #24]
20013ed8:	687b      	ldr	r3, [r7, #4]
20013eda:	681b      	ldr	r3, [r3, #0]
20013edc:	f042 0208 	orr.w	r2, r2, #8
20013ee0:	619a      	str	r2, [r3, #24]

  /* Restore huart->gState and huart->RxState to Ready */
  huart->gState  = HAL_UART_STATE_READY;
20013ee2:	687b      	ldr	r3, [r7, #4]
20013ee4:	2220      	movs	r2, #32
20013ee6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
20013eea:	687b      	ldr	r3, [r7, #4]
20013eec:	2220      	movs	r2, #32
20013eee:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
20013ef2:	687b      	ldr	r3, [r7, #4]
20013ef4:	2200      	movs	r2, #0
20013ef6:	66da      	str	r2, [r3, #108]	@ 0x6c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
20013ef8:	687b      	ldr	r3, [r7, #4]
20013efa:	2200      	movs	r2, #0
20013efc:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  return HAL_OK;
20013f00:	2300      	movs	r3, #0
}
20013f02:	4618      	mov	r0, r3
20013f04:	3750      	adds	r7, #80	@ 0x50
20013f06:	46bd      	mov	sp, r7
20013f08:	bd80      	pop	{r7, pc}

20013f0a <HAL_UART_AbortTransmit>:
  *           - Set handle State to READY
  * @note   This procedure is executed in blocking mode : when exiting function, Abort is considered as completed.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_AbortTransmit(UART_HandleTypeDef *huart)
{
20013f0a:	b580      	push	{r7, lr}
20013f0c:	b08e      	sub	sp, #56	@ 0x38
20013f0e:	af00      	add	r7, sp, #0
20013f10:	6078      	str	r0, [r7, #4]
  /* Disable TCIE, TXEIE and TXFTIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TCIE | USART_CR1_TXEIE_TXFNFIE));
20013f12:	687b      	ldr	r3, [r7, #4]
20013f14:	681b      	ldr	r3, [r3, #0]
20013f16:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
20013f18:	6a3b      	ldr	r3, [r7, #32]
20013f1a:	e853 3f00 	ldrex	r3, [r3]
20013f1e:	61fb      	str	r3, [r7, #28]
   return(result);
20013f20:	69fb      	ldr	r3, [r7, #28]
20013f22:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
20013f26:	637b      	str	r3, [r7, #52]	@ 0x34
20013f28:	687b      	ldr	r3, [r7, #4]
20013f2a:	681b      	ldr	r3, [r3, #0]
20013f2c:	461a      	mov	r2, r3
20013f2e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
20013f30:	62fb      	str	r3, [r7, #44]	@ 0x2c
20013f32:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
20013f34:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
20013f36:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
20013f38:	e841 2300 	strex	r3, r2, [r1]
20013f3c:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
20013f3e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
20013f40:	2b00      	cmp	r3, #0
20013f42:	d1e6      	bne.n	20013f12 <HAL_UART_AbortTransmit+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_TXFTIE);
20013f44:	687b      	ldr	r3, [r7, #4]
20013f46:	681b      	ldr	r3, [r3, #0]
20013f48:	3308      	adds	r3, #8
20013f4a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
20013f4c:	68fb      	ldr	r3, [r7, #12]
20013f4e:	e853 3f00 	ldrex	r3, [r3]
20013f52:	60bb      	str	r3, [r7, #8]
   return(result);
20013f54:	68bb      	ldr	r3, [r7, #8]
20013f56:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
20013f5a:	633b      	str	r3, [r7, #48]	@ 0x30
20013f5c:	687b      	ldr	r3, [r7, #4]
20013f5e:	681b      	ldr	r3, [r3, #0]
20013f60:	3308      	adds	r3, #8
20013f62:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
20013f64:	61ba      	str	r2, [r7, #24]
20013f66:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
20013f68:	6979      	ldr	r1, [r7, #20]
20013f6a:	69ba      	ldr	r2, [r7, #24]
20013f6c:	e841 2300 	strex	r3, r2, [r1]
20013f70:	613b      	str	r3, [r7, #16]
   return(result);
20013f72:	693b      	ldr	r3, [r7, #16]
20013f74:	2b00      	cmp	r3, #0
20013f76:	d1e5      	bne.n	20013f44 <HAL_UART_AbortTransmit+0x3a>

#if defined(HAL_DMA_MODULE_ENABLED)
  /* Abort the UART DMA Tx channel if enabled */
  if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT))
20013f78:	687b      	ldr	r3, [r7, #4]
20013f7a:	681b      	ldr	r3, [r3, #0]
20013f7c:	689b      	ldr	r3, [r3, #8]
20013f7e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
20013f82:	2b80      	cmp	r3, #128	@ 0x80
20013f84:	d11d      	bne.n	20013fc2 <HAL_UART_AbortTransmit+0xb8>
    /* Disable the UART DMA Tx request if enabled */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);

#endif /* !USART_DMAREQUESTS_SW_WA */
    /* Abort the UART DMA Tx channel : use blocking DMA Abort API (no callback) */
    if (huart->hdmatx != NULL)
20013f86:	687b      	ldr	r3, [r7, #4]
20013f88:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
20013f8a:	2b00      	cmp	r3, #0
20013f8c:	d019      	beq.n	20013fc2 <HAL_UART_AbortTransmit+0xb8>
    {
      /* Set the UART DMA Abort callback to Null.
         No call back execution at end of DMA abort procedure */
      huart->hdmatx->XferAbortCallback = NULL;
20013f8e:	687b      	ldr	r3, [r7, #4]
20013f90:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
20013f92:	2200      	movs	r2, #0
20013f94:	66da      	str	r2, [r3, #108]	@ 0x6c

      if (HAL_DMA_Abort(huart->hdmatx) != HAL_OK)
20013f96:	687b      	ldr	r3, [r7, #4]
20013f98:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
20013f9a:	4618      	mov	r0, r3
20013f9c:	f7ef fe94 	bl	20003cc8 <HAL_DMA_Abort>
20013fa0:	4603      	mov	r3, r0
20013fa2:	2b00      	cmp	r3, #0
20013fa4:	d00d      	beq.n	20013fc2 <HAL_UART_AbortTransmit+0xb8>
      {
        if (HAL_DMA_GetError(huart->hdmatx) == HAL_DMA_ERROR_TIMEOUT)
20013fa6:	687b      	ldr	r3, [r7, #4]
20013fa8:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
20013faa:	4618      	mov	r0, r3
20013fac:	f7f0 fa20 	bl	200043f0 <HAL_DMA_GetError>
20013fb0:	4603      	mov	r3, r0
20013fb2:	2b10      	cmp	r3, #16
20013fb4:	d105      	bne.n	20013fc2 <HAL_UART_AbortTransmit+0xb8>
        {
          /* Set error code to DMA */
          huart->ErrorCode = HAL_UART_ERROR_DMA;
20013fb6:	687b      	ldr	r3, [r7, #4]
20013fb8:	2210      	movs	r2, #16
20013fba:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          return HAL_TIMEOUT;
20013fbe:	2303      	movs	r3, #3
20013fc0:	e015      	b.n	20013fee <HAL_UART_AbortTransmit+0xe4>
    }
  }
#endif /* HAL_DMA_MODULE_ENABLED */

  /* Reset Tx transfer counter */
  huart->TxXferCount = 0U;
20013fc2:	687b      	ldr	r3, [r7, #4]
20013fc4:	2200      	movs	r2, #0
20013fc6:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

  /* Flush the whole TX FIFO (if needed) */
  if (huart->FifoMode == UART_FIFOMODE_ENABLE)
20013fca:	687b      	ldr	r3, [r7, #4]
20013fcc:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
20013fce:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
20013fd2:	d107      	bne.n	20013fe4 <HAL_UART_AbortTransmit+0xda>
  {
    __HAL_UART_SEND_REQ(huart, UART_TXDATA_FLUSH_REQUEST);
20013fd4:	687b      	ldr	r3, [r7, #4]
20013fd6:	681b      	ldr	r3, [r3, #0]
20013fd8:	699a      	ldr	r2, [r3, #24]
20013fda:	687b      	ldr	r3, [r7, #4]
20013fdc:	681b      	ldr	r3, [r3, #0]
20013fde:	f042 0210 	orr.w	r2, r2, #16
20013fe2:	619a      	str	r2, [r3, #24]
  }

  /* Restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
20013fe4:	687b      	ldr	r3, [r7, #4]
20013fe6:	2220      	movs	r2, #32
20013fe8:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  return HAL_OK;
20013fec:	2300      	movs	r3, #0
}
20013fee:	4618      	mov	r0, r3
20013ff0:	3738      	adds	r7, #56	@ 0x38
20013ff2:	46bd      	mov	sp, r7
20013ff4:	bd80      	pop	{r7, pc}

20013ff6 <HAL_UART_AbortReceive>:
  *           - Set handle State to READY
  * @note   This procedure is executed in blocking mode : when exiting function, Abort is considered as completed.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_AbortReceive(UART_HandleTypeDef *huart)
{
20013ff6:	b580      	push	{r7, lr}
20013ff8:	b094      	sub	sp, #80	@ 0x50
20013ffa:	af00      	add	r7, sp, #0
20013ffc:	6078      	str	r0, [r7, #4]
  /* Disable PEIE, EIE, RXNEIE and RXFTIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_PEIE | USART_CR1_RXNEIE_RXFNEIE));
20013ffe:	687b      	ldr	r3, [r7, #4]
20014000:	681b      	ldr	r3, [r3, #0]
20014002:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
20014004:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
20014006:	e853 3f00 	ldrex	r3, [r3]
2001400a:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
2001400c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
2001400e:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
20014012:	64fb      	str	r3, [r7, #76]	@ 0x4c
20014014:	687b      	ldr	r3, [r7, #4]
20014016:	681b      	ldr	r3, [r3, #0]
20014018:	461a      	mov	r2, r3
2001401a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
2001401c:	643b      	str	r3, [r7, #64]	@ 0x40
2001401e:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
20014020:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
20014022:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
20014024:	e841 2300 	strex	r3, r2, [r1]
20014028:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
2001402a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
2001402c:	2b00      	cmp	r3, #0
2001402e:	d1e6      	bne.n	20013ffe <HAL_UART_AbortReceive+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE | USART_CR3_RXFTIE);
20014030:	687b      	ldr	r3, [r7, #4]
20014032:	681b      	ldr	r3, [r3, #0]
20014034:	3308      	adds	r3, #8
20014036:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
20014038:	6a3b      	ldr	r3, [r7, #32]
2001403a:	e853 3f00 	ldrex	r3, [r3]
2001403e:	61fb      	str	r3, [r7, #28]
   return(result);
20014040:	69fb      	ldr	r3, [r7, #28]
20014042:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
20014046:	f023 0301 	bic.w	r3, r3, #1
2001404a:	64bb      	str	r3, [r7, #72]	@ 0x48
2001404c:	687b      	ldr	r3, [r7, #4]
2001404e:	681b      	ldr	r3, [r3, #0]
20014050:	3308      	adds	r3, #8
20014052:	6cba      	ldr	r2, [r7, #72]	@ 0x48
20014054:	62fa      	str	r2, [r7, #44]	@ 0x2c
20014056:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
20014058:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
2001405a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
2001405c:	e841 2300 	strex	r3, r2, [r1]
20014060:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
20014062:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
20014064:	2b00      	cmp	r3, #0
20014066:	d1e3      	bne.n	20014030 <HAL_UART_AbortReceive+0x3a>

  /* If Reception till IDLE event was ongoing, disable IDLEIE interrupt */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
20014068:	687b      	ldr	r3, [r7, #4]
2001406a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
2001406c:	2b01      	cmp	r3, #1
2001406e:	d118      	bne.n	200140a2 <HAL_UART_AbortReceive+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_IDLEIE));
20014070:	687b      	ldr	r3, [r7, #4]
20014072:	681b      	ldr	r3, [r3, #0]
20014074:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
20014076:	68fb      	ldr	r3, [r7, #12]
20014078:	e853 3f00 	ldrex	r3, [r3]
2001407c:	60bb      	str	r3, [r7, #8]
   return(result);
2001407e:	68bb      	ldr	r3, [r7, #8]
20014080:	f023 0310 	bic.w	r3, r3, #16
20014084:	647b      	str	r3, [r7, #68]	@ 0x44
20014086:	687b      	ldr	r3, [r7, #4]
20014088:	681b      	ldr	r3, [r3, #0]
2001408a:	461a      	mov	r2, r3
2001408c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
2001408e:	61bb      	str	r3, [r7, #24]
20014090:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
20014092:	6979      	ldr	r1, [r7, #20]
20014094:	69ba      	ldr	r2, [r7, #24]
20014096:	e841 2300 	strex	r3, r2, [r1]
2001409a:	613b      	str	r3, [r7, #16]
   return(result);
2001409c:	693b      	ldr	r3, [r7, #16]
2001409e:	2b00      	cmp	r3, #0
200140a0:	d1e6      	bne.n	20014070 <HAL_UART_AbortReceive+0x7a>
  }

#if defined(HAL_DMA_MODULE_ENABLED)
  /* Abort the UART DMA Rx channel if enabled */
  if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
200140a2:	687b      	ldr	r3, [r7, #4]
200140a4:	681b      	ldr	r3, [r3, #0]
200140a6:	689b      	ldr	r3, [r3, #8]
200140a8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
200140ac:	2b40      	cmp	r3, #64	@ 0x40
200140ae:	d121      	bne.n	200140f4 <HAL_UART_AbortReceive+0xfe>
    /* Disable the UART DMA Rx request if enabled */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);

#endif /* !USART_DMAREQUESTS_SW_WA */
    /* Abort the UART DMA Rx channel : use blocking DMA Abort API (no callback) */
    if (huart->hdmarx != NULL)
200140b0:	687b      	ldr	r3, [r7, #4]
200140b2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
200140b6:	2b00      	cmp	r3, #0
200140b8:	d01c      	beq.n	200140f4 <HAL_UART_AbortReceive+0xfe>
    {
      /* Set the UART DMA Abort callback to Null.
         No call back execution at end of DMA abort procedure */
      huart->hdmarx->XferAbortCallback = NULL;
200140ba:	687b      	ldr	r3, [r7, #4]
200140bc:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
200140c0:	2200      	movs	r2, #0
200140c2:	66da      	str	r2, [r3, #108]	@ 0x6c

      if (HAL_DMA_Abort(huart->hdmarx) != HAL_OK)
200140c4:	687b      	ldr	r3, [r7, #4]
200140c6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
200140ca:	4618      	mov	r0, r3
200140cc:	f7ef fdfc 	bl	20003cc8 <HAL_DMA_Abort>
200140d0:	4603      	mov	r3, r0
200140d2:	2b00      	cmp	r3, #0
200140d4:	d00e      	beq.n	200140f4 <HAL_UART_AbortReceive+0xfe>
      {
        if (HAL_DMA_GetError(huart->hdmarx) == HAL_DMA_ERROR_TIMEOUT)
200140d6:	687b      	ldr	r3, [r7, #4]
200140d8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
200140dc:	4618      	mov	r0, r3
200140de:	f7f0 f987 	bl	200043f0 <HAL_DMA_GetError>
200140e2:	4603      	mov	r3, r0
200140e4:	2b10      	cmp	r3, #16
200140e6:	d105      	bne.n	200140f4 <HAL_UART_AbortReceive+0xfe>
        {
          /* Set error code to DMA */
          huart->ErrorCode = HAL_UART_ERROR_DMA;
200140e8:	687b      	ldr	r3, [r7, #4]
200140ea:	2210      	movs	r2, #16
200140ec:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          return HAL_TIMEOUT;
200140f0:	2303      	movs	r3, #3
200140f2:	e017      	b.n	20014124 <HAL_UART_AbortReceive+0x12e>
    }
  }
#endif /* HAL_DMA_MODULE_ENABLED */

  /* Reset Rx transfer counter */
  huart->RxXferCount = 0U;
200140f4:	687b      	ldr	r3, [r7, #4]
200140f6:	2200      	movs	r2, #0
200140f8:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

  /* Clear the Error flags in the ICR register */
  __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF | UART_CLEAR_NEF | UART_CLEAR_PEF | UART_CLEAR_FEF);
200140fc:	687b      	ldr	r3, [r7, #4]
200140fe:	681b      	ldr	r3, [r3, #0]
20014100:	220f      	movs	r2, #15
20014102:	621a      	str	r2, [r3, #32]

  /* Discard the received data */
  __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
20014104:	687b      	ldr	r3, [r7, #4]
20014106:	681b      	ldr	r3, [r3, #0]
20014108:	699a      	ldr	r2, [r3, #24]
2001410a:	687b      	ldr	r3, [r7, #4]
2001410c:	681b      	ldr	r3, [r3, #0]
2001410e:	f042 0208 	orr.w	r2, r2, #8
20014112:	619a      	str	r2, [r3, #24]

  /* Restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
20014114:	687b      	ldr	r3, [r7, #4]
20014116:	2220      	movs	r2, #32
20014118:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
2001411c:	687b      	ldr	r3, [r7, #4]
2001411e:	2200      	movs	r2, #0
20014120:	66da      	str	r2, [r3, #108]	@ 0x6c

  return HAL_OK;
20014122:	2300      	movs	r3, #0
}
20014124:	4618      	mov	r0, r3
20014126:	3750      	adds	r7, #80	@ 0x50
20014128:	46bd      	mov	sp, r7
2001412a:	bd80      	pop	{r7, pc}

2001412c <HAL_UART_Abort_IT>:
  * @note   This procedure is executed in Interrupt mode, meaning that abort procedure could be
  *         considered as completed only when user abort complete callback is executed (not when exiting function).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Abort_IT(UART_HandleTypeDef *huart)
{
2001412c:	b580      	push	{r7, lr}
2001412e:	b096      	sub	sp, #88	@ 0x58
20014130:	af00      	add	r7, sp, #0
20014132:	6078      	str	r0, [r7, #4]
  uint32_t abortcplt = 1U;
20014134:	2301      	movs	r3, #1
20014136:	657b      	str	r3, [r7, #84]	@ 0x54

  /* Disable interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_PEIE | USART_CR1_TCIE | USART_CR1_RXNEIE_RXFNEIE |
20014138:	687b      	ldr	r3, [r7, #4]
2001413a:	681b      	ldr	r3, [r3, #0]
2001413c:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
2001413e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
20014140:	e853 3f00 	ldrex	r3, [r3]
20014144:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
20014146:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
20014148:	f423 73f0 	bic.w	r3, r3, #480	@ 0x1e0
2001414c:	653b      	str	r3, [r7, #80]	@ 0x50
2001414e:	687b      	ldr	r3, [r7, #4]
20014150:	681b      	ldr	r3, [r3, #0]
20014152:	461a      	mov	r2, r3
20014154:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
20014156:	647b      	str	r3, [r7, #68]	@ 0x44
20014158:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
2001415a:	6c39      	ldr	r1, [r7, #64]	@ 0x40
2001415c:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
2001415e:	e841 2300 	strex	r3, r2, [r1]
20014162:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
20014164:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
20014166:	2b00      	cmp	r3, #0
20014168:	d1e6      	bne.n	20014138 <HAL_UART_Abort_IT+0xc>
                                          USART_CR1_TXEIE_TXFNFIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE | USART_CR3_TXFTIE));
2001416a:	687b      	ldr	r3, [r7, #4]
2001416c:	681b      	ldr	r3, [r3, #0]
2001416e:	3308      	adds	r3, #8
20014170:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
20014172:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
20014174:	e853 3f00 	ldrex	r3, [r3]
20014178:	623b      	str	r3, [r7, #32]
   return(result);
2001417a:	6a3b      	ldr	r3, [r7, #32]
2001417c:	f023 5384 	bic.w	r3, r3, #276824064	@ 0x10800000
20014180:	f023 0301 	bic.w	r3, r3, #1
20014184:	64fb      	str	r3, [r7, #76]	@ 0x4c
20014186:	687b      	ldr	r3, [r7, #4]
20014188:	681b      	ldr	r3, [r3, #0]
2001418a:	3308      	adds	r3, #8
2001418c:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
2001418e:	633a      	str	r2, [r7, #48]	@ 0x30
20014190:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
20014192:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
20014194:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
20014196:	e841 2300 	strex	r3, r2, [r1]
2001419a:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
2001419c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
2001419e:	2b00      	cmp	r3, #0
200141a0:	d1e3      	bne.n	2001416a <HAL_UART_Abort_IT+0x3e>

  /* If Reception till IDLE event was ongoing, disable IDLEIE interrupt */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
200141a2:	687b      	ldr	r3, [r7, #4]
200141a4:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
200141a6:	2b01      	cmp	r3, #1
200141a8:	d118      	bne.n	200141dc <HAL_UART_Abort_IT+0xb0>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_IDLEIE));
200141aa:	687b      	ldr	r3, [r7, #4]
200141ac:	681b      	ldr	r3, [r3, #0]
200141ae:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
200141b0:	693b      	ldr	r3, [r7, #16]
200141b2:	e853 3f00 	ldrex	r3, [r3]
200141b6:	60fb      	str	r3, [r7, #12]
   return(result);
200141b8:	68fb      	ldr	r3, [r7, #12]
200141ba:	f023 0310 	bic.w	r3, r3, #16
200141be:	64bb      	str	r3, [r7, #72]	@ 0x48
200141c0:	687b      	ldr	r3, [r7, #4]
200141c2:	681b      	ldr	r3, [r3, #0]
200141c4:	461a      	mov	r2, r3
200141c6:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
200141c8:	61fb      	str	r3, [r7, #28]
200141ca:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
200141cc:	69b9      	ldr	r1, [r7, #24]
200141ce:	69fa      	ldr	r2, [r7, #28]
200141d0:	e841 2300 	strex	r3, r2, [r1]
200141d4:	617b      	str	r3, [r7, #20]
   return(result);
200141d6:	697b      	ldr	r3, [r7, #20]
200141d8:	2b00      	cmp	r3, #0
200141da:	d1e6      	bne.n	200141aa <HAL_UART_Abort_IT+0x7e>

#if defined(HAL_DMA_MODULE_ENABLED)
  /* If DMA Tx and/or DMA Rx Handles are associated to UART Handle, DMA Abort complete callbacks should be initialised
     before any call to DMA Abort functions */
  /* DMA Tx Handle is valid */
  if (huart->hdmatx != NULL)
200141dc:	687b      	ldr	r3, [r7, #4]
200141de:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
200141e0:	2b00      	cmp	r3, #0
200141e2:	d00f      	beq.n	20014204 <HAL_UART_Abort_IT+0xd8>
  {
    /* Set DMA Abort Complete callback if UART DMA Tx request if enabled.
       Otherwise, set it to NULL */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT))
200141e4:	687b      	ldr	r3, [r7, #4]
200141e6:	681b      	ldr	r3, [r3, #0]
200141e8:	689b      	ldr	r3, [r3, #8]
200141ea:	f003 0380 	and.w	r3, r3, #128	@ 0x80
200141ee:	2b80      	cmp	r3, #128	@ 0x80
200141f0:	d104      	bne.n	200141fc <HAL_UART_Abort_IT+0xd0>
    {
      huart->hdmatx->XferAbortCallback = UART_DMATxAbortCallback;
200141f2:	687b      	ldr	r3, [r7, #4]
200141f4:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
200141f6:	4a4c      	ldr	r2, [pc, #304]	@ (20014328 <HAL_UART_Abort_IT+0x1fc>)
200141f8:	66da      	str	r2, [r3, #108]	@ 0x6c
200141fa:	e003      	b.n	20014204 <HAL_UART_Abort_IT+0xd8>
    }
    else
    {
      huart->hdmatx->XferAbortCallback = NULL;
200141fc:	687b      	ldr	r3, [r7, #4]
200141fe:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
20014200:	2200      	movs	r2, #0
20014202:	66da      	str	r2, [r3, #108]	@ 0x6c
    }
  }
  /* DMA Rx Handle is valid */
  if (huart->hdmarx != NULL)
20014204:	687b      	ldr	r3, [r7, #4]
20014206:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
2001420a:	2b00      	cmp	r3, #0
2001420c:	d011      	beq.n	20014232 <HAL_UART_Abort_IT+0x106>
  {
    /* Set DMA Abort Complete callback if UART DMA Rx request if enabled.
       Otherwise, set it to NULL */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
2001420e:	687b      	ldr	r3, [r7, #4]
20014210:	681b      	ldr	r3, [r3, #0]
20014212:	689b      	ldr	r3, [r3, #8]
20014214:	f003 0340 	and.w	r3, r3, #64	@ 0x40
20014218:	2b40      	cmp	r3, #64	@ 0x40
2001421a:	d105      	bne.n	20014228 <HAL_UART_Abort_IT+0xfc>
    {
      huart->hdmarx->XferAbortCallback = UART_DMARxAbortCallback;
2001421c:	687b      	ldr	r3, [r7, #4]
2001421e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
20014222:	4a42      	ldr	r2, [pc, #264]	@ (2001432c <HAL_UART_Abort_IT+0x200>)
20014224:	66da      	str	r2, [r3, #108]	@ 0x6c
20014226:	e004      	b.n	20014232 <HAL_UART_Abort_IT+0x106>
    }
    else
    {
      huart->hdmarx->XferAbortCallback = NULL;
20014228:	687b      	ldr	r3, [r7, #4]
2001422a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
2001422e:	2200      	movs	r2, #0
20014230:	66da      	str	r2, [r3, #108]	@ 0x6c
    }
  }

  /* Abort the UART DMA Tx channel if enabled */
  if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT))
20014232:	687b      	ldr	r3, [r7, #4]
20014234:	681b      	ldr	r3, [r3, #0]
20014236:	689b      	ldr	r3, [r3, #8]
20014238:	f003 0380 	and.w	r3, r3, #128	@ 0x80
2001423c:	2b80      	cmp	r3, #128	@ 0x80
2001423e:	d112      	bne.n	20014266 <HAL_UART_Abort_IT+0x13a>
    /* Disable DMA Tx at UART level */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);

#endif /* !USART_DMAREQUESTS_SW_WA */
    /* Abort the UART DMA Tx channel : use non blocking DMA Abort API (callback) */
    if (huart->hdmatx != NULL)
20014240:	687b      	ldr	r3, [r7, #4]
20014242:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
20014244:	2b00      	cmp	r3, #0
20014246:	d00e      	beq.n	20014266 <HAL_UART_Abort_IT+0x13a>
    {
      /* UART Tx DMA Abort callback has already been initialised :
         will lead to call HAL_UART_AbortCpltCallback() at end of DMA abort procedure */

      /* Abort DMA TX */
      if (HAL_DMA_Abort_IT(huart->hdmatx) != HAL_OK)
20014248:	687b      	ldr	r3, [r7, #4]
2001424a:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
2001424c:	4618      	mov	r0, r3
2001424e:	f7ef fdb7 	bl	20003dc0 <HAL_DMA_Abort_IT>
20014252:	4603      	mov	r3, r0
20014254:	2b00      	cmp	r3, #0
20014256:	d004      	beq.n	20014262 <HAL_UART_Abort_IT+0x136>
      {
        huart->hdmatx->XferAbortCallback = NULL;
20014258:	687b      	ldr	r3, [r7, #4]
2001425a:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
2001425c:	2200      	movs	r2, #0
2001425e:	66da      	str	r2, [r3, #108]	@ 0x6c
20014260:	e001      	b.n	20014266 <HAL_UART_Abort_IT+0x13a>
      }
      else
      {
        abortcplt = 0U;
20014262:	2300      	movs	r3, #0
20014264:	657b      	str	r3, [r7, #84]	@ 0x54
      }
    }
  }

  /* Abort the UART DMA Rx channel if enabled */
  if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
20014266:	687b      	ldr	r3, [r7, #4]
20014268:	681b      	ldr	r3, [r3, #0]
2001426a:	689b      	ldr	r3, [r3, #8]
2001426c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
20014270:	2b40      	cmp	r3, #64	@ 0x40
20014272:	d117      	bne.n	200142a4 <HAL_UART_Abort_IT+0x178>
    /* Disable the UART DMA Rx request if enabled */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);

#endif /* !USART_DMAREQUESTS_SW_WA */
    /* Abort the UART DMA Rx channel : use non blocking DMA Abort API (callback) */
    if (huart->hdmarx != NULL)
20014274:	687b      	ldr	r3, [r7, #4]
20014276:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
2001427a:	2b00      	cmp	r3, #0
2001427c:	d012      	beq.n	200142a4 <HAL_UART_Abort_IT+0x178>
    {
      /* UART Rx DMA Abort callback has already been initialised :
         will lead to call HAL_UART_AbortCpltCallback() at end of DMA abort procedure */

      /* Abort DMA RX */
      if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
2001427e:	687b      	ldr	r3, [r7, #4]
20014280:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
20014284:	4618      	mov	r0, r3
20014286:	f7ef fd9b 	bl	20003dc0 <HAL_DMA_Abort_IT>
2001428a:	4603      	mov	r3, r0
2001428c:	2b00      	cmp	r3, #0
2001428e:	d007      	beq.n	200142a0 <HAL_UART_Abort_IT+0x174>
      {
        huart->hdmarx->XferAbortCallback = NULL;
20014290:	687b      	ldr	r3, [r7, #4]
20014292:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
20014296:	2200      	movs	r2, #0
20014298:	66da      	str	r2, [r3, #108]	@ 0x6c
        abortcplt = 1U;
2001429a:	2301      	movs	r3, #1
2001429c:	657b      	str	r3, [r7, #84]	@ 0x54
2001429e:	e001      	b.n	200142a4 <HAL_UART_Abort_IT+0x178>
      }
      else
      {
        abortcplt = 0U;
200142a0:	2300      	movs	r3, #0
200142a2:	657b      	str	r3, [r7, #84]	@ 0x54
    }
  }
#endif /* HAL_DMA_MODULE_ENABLED */

  /* if no DMA abort complete callback execution is required => call user Abort Complete callback */
  if (abortcplt == 1U)
200142a4:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
200142a6:	2b01      	cmp	r3, #1
200142a8:	d138      	bne.n	2001431c <HAL_UART_Abort_IT+0x1f0>
  {
    /* Reset Tx and Rx transfer counters */
    huart->TxXferCount = 0U;
200142aa:	687b      	ldr	r3, [r7, #4]
200142ac:	2200      	movs	r2, #0
200142ae:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    huart->RxXferCount = 0U;
200142b2:	687b      	ldr	r3, [r7, #4]
200142b4:	2200      	movs	r2, #0
200142b6:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    /* Clear ISR function pointers */
    huart->RxISR = NULL;
200142ba:	687b      	ldr	r3, [r7, #4]
200142bc:	2200      	movs	r2, #0
200142be:	675a      	str	r2, [r3, #116]	@ 0x74
    huart->TxISR = NULL;
200142c0:	687b      	ldr	r3, [r7, #4]
200142c2:	2200      	movs	r2, #0
200142c4:	679a      	str	r2, [r3, #120]	@ 0x78

    /* Reset errorCode */
    huart->ErrorCode = HAL_UART_ERROR_NONE;
200142c6:	687b      	ldr	r3, [r7, #4]
200142c8:	2200      	movs	r2, #0
200142ca:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

    /* Clear the Error flags in the ICR register */
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF | UART_CLEAR_NEF | UART_CLEAR_PEF | UART_CLEAR_FEF);
200142ce:	687b      	ldr	r3, [r7, #4]
200142d0:	681b      	ldr	r3, [r3, #0]
200142d2:	220f      	movs	r2, #15
200142d4:	621a      	str	r2, [r3, #32]

    /* Flush the whole TX FIFO (if needed) */
    if (huart->FifoMode == UART_FIFOMODE_ENABLE)
200142d6:	687b      	ldr	r3, [r7, #4]
200142d8:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
200142da:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
200142de:	d107      	bne.n	200142f0 <HAL_UART_Abort_IT+0x1c4>
    {
      __HAL_UART_SEND_REQ(huart, UART_TXDATA_FLUSH_REQUEST);
200142e0:	687b      	ldr	r3, [r7, #4]
200142e2:	681b      	ldr	r3, [r3, #0]
200142e4:	699a      	ldr	r2, [r3, #24]
200142e6:	687b      	ldr	r3, [r7, #4]
200142e8:	681b      	ldr	r3, [r3, #0]
200142ea:	f042 0210 	orr.w	r2, r2, #16
200142ee:	619a      	str	r2, [r3, #24]
    }

    /* Discard the received data */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
200142f0:	687b      	ldr	r3, [r7, #4]
200142f2:	681b      	ldr	r3, [r3, #0]
200142f4:	699a      	ldr	r2, [r3, #24]
200142f6:	687b      	ldr	r3, [r7, #4]
200142f8:	681b      	ldr	r3, [r3, #0]
200142fa:	f042 0208 	orr.w	r2, r2, #8
200142fe:	619a      	str	r2, [r3, #24]

    /* Restore huart->gState and huart->RxState to Ready */
    huart->gState  = HAL_UART_STATE_READY;
20014300:	687b      	ldr	r3, [r7, #4]
20014302:	2220      	movs	r2, #32
20014304:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
    huart->RxState = HAL_UART_STATE_READY;
20014308:	687b      	ldr	r3, [r7, #4]
2001430a:	2220      	movs	r2, #32
2001430c:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
20014310:	687b      	ldr	r3, [r7, #4]
20014312:	2200      	movs	r2, #0
20014314:	66da      	str	r2, [r3, #108]	@ 0x6c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Abort complete callback */
    huart->AbortCpltCallback(huart);
#else
    /* Call legacy weak Abort complete callback */
    HAL_UART_AbortCpltCallback(huart);
20014316:	6878      	ldr	r0, [r7, #4]
20014318:	f000 fc50 	bl	20014bbc <HAL_UART_AbortCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }

  return HAL_OK;
2001431c:	2300      	movs	r3, #0
}
2001431e:	4618      	mov	r0, r3
20014320:	3758      	adds	r7, #88	@ 0x58
20014322:	46bd      	mov	sp, r7
20014324:	bd80      	pop	{r7, pc}
20014326:	bf00      	nop
20014328:	20015f41 	.word	0x20015f41
2001432c:	20015fcd 	.word	0x20015fcd

20014330 <HAL_UART_AbortTransmit_IT>:
  * @note   This procedure is executed in Interrupt mode, meaning that abort procedure could be
  *         considered as completed only when user abort complete callback is executed (not when exiting function).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_AbortTransmit_IT(UART_HandleTypeDef *huart)
{
20014330:	b580      	push	{r7, lr}
20014332:	b08e      	sub	sp, #56	@ 0x38
20014334:	af00      	add	r7, sp, #0
20014336:	6078      	str	r0, [r7, #4]
  /* Disable interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TCIE | USART_CR1_TXEIE_TXFNFIE));
20014338:	687b      	ldr	r3, [r7, #4]
2001433a:	681b      	ldr	r3, [r3, #0]
2001433c:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
2001433e:	6a3b      	ldr	r3, [r7, #32]
20014340:	e853 3f00 	ldrex	r3, [r3]
20014344:	61fb      	str	r3, [r7, #28]
   return(result);
20014346:	69fb      	ldr	r3, [r7, #28]
20014348:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
2001434c:	637b      	str	r3, [r7, #52]	@ 0x34
2001434e:	687b      	ldr	r3, [r7, #4]
20014350:	681b      	ldr	r3, [r3, #0]
20014352:	461a      	mov	r2, r3
20014354:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
20014356:	62fb      	str	r3, [r7, #44]	@ 0x2c
20014358:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
2001435a:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
2001435c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
2001435e:	e841 2300 	strex	r3, r2, [r1]
20014362:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
20014364:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
20014366:	2b00      	cmp	r3, #0
20014368:	d1e6      	bne.n	20014338 <HAL_UART_AbortTransmit_IT+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_TXFTIE);
2001436a:	687b      	ldr	r3, [r7, #4]
2001436c:	681b      	ldr	r3, [r3, #0]
2001436e:	3308      	adds	r3, #8
20014370:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
20014372:	68fb      	ldr	r3, [r7, #12]
20014374:	e853 3f00 	ldrex	r3, [r3]
20014378:	60bb      	str	r3, [r7, #8]
   return(result);
2001437a:	68bb      	ldr	r3, [r7, #8]
2001437c:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
20014380:	633b      	str	r3, [r7, #48]	@ 0x30
20014382:	687b      	ldr	r3, [r7, #4]
20014384:	681b      	ldr	r3, [r3, #0]
20014386:	3308      	adds	r3, #8
20014388:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
2001438a:	61ba      	str	r2, [r7, #24]
2001438c:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
2001438e:	6979      	ldr	r1, [r7, #20]
20014390:	69ba      	ldr	r2, [r7, #24]
20014392:	e841 2300 	strex	r3, r2, [r1]
20014396:	613b      	str	r3, [r7, #16]
   return(result);
20014398:	693b      	ldr	r3, [r7, #16]
2001439a:	2b00      	cmp	r3, #0
2001439c:	d1e5      	bne.n	2001436a <HAL_UART_AbortTransmit_IT+0x3a>

#if defined(HAL_DMA_MODULE_ENABLED)
  /* Abort the UART DMA Tx channel if enabled */
  if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT))
2001439e:	687b      	ldr	r3, [r7, #4]
200143a0:	681b      	ldr	r3, [r3, #0]
200143a2:	689b      	ldr	r3, [r3, #8]
200143a4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
200143a8:	2b80      	cmp	r3, #128	@ 0x80
200143aa:	d126      	bne.n	200143fa <HAL_UART_AbortTransmit_IT+0xca>
    /* Disable the UART DMA Tx request if enabled */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);

#endif /* !USART_DMAREQUESTS_SW_WA */
    /* Abort the UART DMA Tx channel : use non blocking DMA Abort API (callback) */
    if (huart->hdmatx != NULL)
200143ac:	687b      	ldr	r3, [r7, #4]
200143ae:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
200143b0:	2b00      	cmp	r3, #0
200143b2:	d013      	beq.n	200143dc <HAL_UART_AbortTransmit_IT+0xac>
    {
      /* Set the UART DMA Abort callback :
         will lead to call HAL_UART_AbortCpltCallback() at end of DMA abort procedure */
      huart->hdmatx->XferAbortCallback = UART_DMATxOnlyAbortCallback;
200143b4:	687b      	ldr	r3, [r7, #4]
200143b6:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
200143b8:	4a20      	ldr	r2, [pc, #128]	@ (2001443c <HAL_UART_AbortTransmit_IT+0x10c>)
200143ba:	66da      	str	r2, [r3, #108]	@ 0x6c

      /* Abort DMA TX */
      if (HAL_DMA_Abort_IT(huart->hdmatx) != HAL_OK)
200143bc:	687b      	ldr	r3, [r7, #4]
200143be:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
200143c0:	4618      	mov	r0, r3
200143c2:	f7ef fcfd 	bl	20003dc0 <HAL_DMA_Abort_IT>
200143c6:	4603      	mov	r3, r0
200143c8:	2b00      	cmp	r3, #0
200143ca:	d031      	beq.n	20014430 <HAL_UART_AbortTransmit_IT+0x100>
      {
        /* Call Directly huart->hdmatx->XferAbortCallback function in case of error */
        huart->hdmatx->XferAbortCallback(huart->hdmatx);
200143cc:	687b      	ldr	r3, [r7, #4]
200143ce:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
200143d0:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
200143d2:	687a      	ldr	r2, [r7, #4]
200143d4:	6fd2      	ldr	r2, [r2, #124]	@ 0x7c
200143d6:	4610      	mov	r0, r2
200143d8:	4798      	blx	r3
200143da:	e029      	b.n	20014430 <HAL_UART_AbortTransmit_IT+0x100>
      }
    }
    else
    {
      /* Reset Tx transfer counter */
      huart->TxXferCount = 0U;
200143dc:	687b      	ldr	r3, [r7, #4]
200143de:	2200      	movs	r2, #0
200143e0:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

      /* Clear TxISR function pointers */
      huart->TxISR = NULL;
200143e4:	687b      	ldr	r3, [r7, #4]
200143e6:	2200      	movs	r2, #0
200143e8:	679a      	str	r2, [r3, #120]	@ 0x78

      /* Restore huart->gState to Ready */
      huart->gState = HAL_UART_STATE_READY;
200143ea:	687b      	ldr	r3, [r7, #4]
200143ec:	2220      	movs	r2, #32
200143ee:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
      /* Call registered Abort Transmit Complete Callback */
      huart->AbortTransmitCpltCallback(huart);
#else
      /* Call legacy weak Abort Transmit Complete Callback */
      HAL_UART_AbortTransmitCpltCallback(huart);
200143f2:	6878      	ldr	r0, [r7, #4]
200143f4:	f000 fbec 	bl	20014bd0 <HAL_UART_AbortTransmitCpltCallback>
200143f8:	e01a      	b.n	20014430 <HAL_UART_AbortTransmit_IT+0x100>
  }
  else
#endif /* HAL_DMA_MODULE_ENABLED */
  {
    /* Reset Tx transfer counter */
    huart->TxXferCount = 0U;
200143fa:	687b      	ldr	r3, [r7, #4]
200143fc:	2200      	movs	r2, #0
200143fe:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* Clear TxISR function pointers */
    huart->TxISR = NULL;
20014402:	687b      	ldr	r3, [r7, #4]
20014404:	2200      	movs	r2, #0
20014406:	679a      	str	r2, [r3, #120]	@ 0x78

    /* Flush the whole TX FIFO (if needed) */
    if (huart->FifoMode == UART_FIFOMODE_ENABLE)
20014408:	687b      	ldr	r3, [r7, #4]
2001440a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
2001440c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
20014410:	d107      	bne.n	20014422 <HAL_UART_AbortTransmit_IT+0xf2>
    {
      __HAL_UART_SEND_REQ(huart, UART_TXDATA_FLUSH_REQUEST);
20014412:	687b      	ldr	r3, [r7, #4]
20014414:	681b      	ldr	r3, [r3, #0]
20014416:	699a      	ldr	r2, [r3, #24]
20014418:	687b      	ldr	r3, [r7, #4]
2001441a:	681b      	ldr	r3, [r3, #0]
2001441c:	f042 0210 	orr.w	r2, r2, #16
20014420:	619a      	str	r2, [r3, #24]
    }

    /* Restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
20014422:	687b      	ldr	r3, [r7, #4]
20014424:	2220      	movs	r2, #32
20014426:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Abort Transmit Complete Callback */
    huart->AbortTransmitCpltCallback(huart);
#else
    /* Call legacy weak Abort Transmit Complete Callback */
    HAL_UART_AbortTransmitCpltCallback(huart);
2001442a:	6878      	ldr	r0, [r7, #4]
2001442c:	f000 fbd0 	bl	20014bd0 <HAL_UART_AbortTransmitCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }

  return HAL_OK;
20014430:	2300      	movs	r3, #0
}
20014432:	4618      	mov	r0, r3
20014434:	3738      	adds	r7, #56	@ 0x38
20014436:	46bd      	mov	sp, r7
20014438:	bd80      	pop	{r7, pc}
2001443a:	bf00      	nop
2001443c:	2001604d 	.word	0x2001604d

20014440 <HAL_UART_AbortReceive_IT>:
  * @note   This procedure is executed in Interrupt mode, meaning that abort procedure could be
  *         considered as completed only when user abort complete callback is executed (not when exiting function).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_AbortReceive_IT(UART_HandleTypeDef *huart)
{
20014440:	b580      	push	{r7, lr}
20014442:	b094      	sub	sp, #80	@ 0x50
20014444:	af00      	add	r7, sp, #0
20014446:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_PEIE | USART_CR1_RXNEIE_RXFNEIE));
20014448:	687b      	ldr	r3, [r7, #4]
2001444a:	681b      	ldr	r3, [r3, #0]
2001444c:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
2001444e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
20014450:	e853 3f00 	ldrex	r3, [r3]
20014454:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
20014456:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
20014458:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
2001445c:	64fb      	str	r3, [r7, #76]	@ 0x4c
2001445e:	687b      	ldr	r3, [r7, #4]
20014460:	681b      	ldr	r3, [r3, #0]
20014462:	461a      	mov	r2, r3
20014464:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
20014466:	643b      	str	r3, [r7, #64]	@ 0x40
20014468:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
2001446a:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
2001446c:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
2001446e:	e841 2300 	strex	r3, r2, [r1]
20014472:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
20014474:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
20014476:	2b00      	cmp	r3, #0
20014478:	d1e6      	bne.n	20014448 <HAL_UART_AbortReceive_IT+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
2001447a:	687b      	ldr	r3, [r7, #4]
2001447c:	681b      	ldr	r3, [r3, #0]
2001447e:	3308      	adds	r3, #8
20014480:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
20014482:	6a3b      	ldr	r3, [r7, #32]
20014484:	e853 3f00 	ldrex	r3, [r3]
20014488:	61fb      	str	r3, [r7, #28]
   return(result);
2001448a:	69fb      	ldr	r3, [r7, #28]
2001448c:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
20014490:	f023 0301 	bic.w	r3, r3, #1
20014494:	64bb      	str	r3, [r7, #72]	@ 0x48
20014496:	687b      	ldr	r3, [r7, #4]
20014498:	681b      	ldr	r3, [r3, #0]
2001449a:	3308      	adds	r3, #8
2001449c:	6cba      	ldr	r2, [r7, #72]	@ 0x48
2001449e:	62fa      	str	r2, [r7, #44]	@ 0x2c
200144a0:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
200144a2:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
200144a4:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
200144a6:	e841 2300 	strex	r3, r2, [r1]
200144aa:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
200144ac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
200144ae:	2b00      	cmp	r3, #0
200144b0:	d1e3      	bne.n	2001447a <HAL_UART_AbortReceive_IT+0x3a>

  /* If Reception till IDLE event was ongoing, disable IDLEIE interrupt */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
200144b2:	687b      	ldr	r3, [r7, #4]
200144b4:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
200144b6:	2b01      	cmp	r3, #1
200144b8:	d118      	bne.n	200144ec <HAL_UART_AbortReceive_IT+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_IDLEIE));
200144ba:	687b      	ldr	r3, [r7, #4]
200144bc:	681b      	ldr	r3, [r3, #0]
200144be:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
200144c0:	68fb      	ldr	r3, [r7, #12]
200144c2:	e853 3f00 	ldrex	r3, [r3]
200144c6:	60bb      	str	r3, [r7, #8]
   return(result);
200144c8:	68bb      	ldr	r3, [r7, #8]
200144ca:	f023 0310 	bic.w	r3, r3, #16
200144ce:	647b      	str	r3, [r7, #68]	@ 0x44
200144d0:	687b      	ldr	r3, [r7, #4]
200144d2:	681b      	ldr	r3, [r3, #0]
200144d4:	461a      	mov	r2, r3
200144d6:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
200144d8:	61bb      	str	r3, [r7, #24]
200144da:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
200144dc:	6979      	ldr	r1, [r7, #20]
200144de:	69ba      	ldr	r2, [r7, #24]
200144e0:	e841 2300 	strex	r3, r2, [r1]
200144e4:	613b      	str	r3, [r7, #16]
   return(result);
200144e6:	693b      	ldr	r3, [r7, #16]
200144e8:	2b00      	cmp	r3, #0
200144ea:	d1e6      	bne.n	200144ba <HAL_UART_AbortReceive_IT+0x7a>
  }

#if defined(HAL_DMA_MODULE_ENABLED)
  /* Abort the UART DMA Rx channel if enabled */
  if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
200144ec:	687b      	ldr	r3, [r7, #4]
200144ee:	681b      	ldr	r3, [r3, #0]
200144f0:	689b      	ldr	r3, [r3, #8]
200144f2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
200144f6:	2b40      	cmp	r3, #64	@ 0x40
200144f8:	d13a      	bne.n	20014570 <HAL_UART_AbortReceive_IT+0x130>
    /* Disable the UART DMA Rx request if enabled */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);

#endif /* !USART_DMAREQUESTS_SW_WA */
    /* Abort the UART DMA Rx channel : use non blocking DMA Abort API (callback) */
    if (huart->hdmarx != NULL)
200144fa:	687b      	ldr	r3, [r7, #4]
200144fc:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
20014500:	2b00      	cmp	r3, #0
20014502:	d017      	beq.n	20014534 <HAL_UART_AbortReceive_IT+0xf4>
    {
      /* Set the UART DMA Abort callback :
         will lead to call HAL_UART_AbortCpltCallback() at end of DMA abort procedure */
      huart->hdmarx->XferAbortCallback = UART_DMARxOnlyAbortCallback;
20014504:	687b      	ldr	r3, [r7, #4]
20014506:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
2001450a:	4a26      	ldr	r2, [pc, #152]	@ (200145a4 <HAL_UART_AbortReceive_IT+0x164>)
2001450c:	66da      	str	r2, [r3, #108]	@ 0x6c

      /* Abort DMA RX */
      if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
2001450e:	687b      	ldr	r3, [r7, #4]
20014510:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
20014514:	4618      	mov	r0, r3
20014516:	f7ef fc53 	bl	20003dc0 <HAL_DMA_Abort_IT>
2001451a:	4603      	mov	r3, r0
2001451c:	2b00      	cmp	r3, #0
2001451e:	d03c      	beq.n	2001459a <HAL_UART_AbortReceive_IT+0x15a>
      {
        /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
        huart->hdmarx->XferAbortCallback(huart->hdmarx);
20014520:	687b      	ldr	r3, [r7, #4]
20014522:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
20014526:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
20014528:	687a      	ldr	r2, [r7, #4]
2001452a:	f8d2 2080 	ldr.w	r2, [r2, #128]	@ 0x80
2001452e:	4610      	mov	r0, r2
20014530:	4798      	blx	r3
20014532:	e032      	b.n	2001459a <HAL_UART_AbortReceive_IT+0x15a>
      }
    }
    else
    {
      /* Reset Rx transfer counter */
      huart->RxXferCount = 0U;
20014534:	687b      	ldr	r3, [r7, #4]
20014536:	2200      	movs	r2, #0
20014538:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

      /* Clear RxISR function pointer */
      huart->pRxBuffPtr = NULL;
2001453c:	687b      	ldr	r3, [r7, #4]
2001453e:	2200      	movs	r2, #0
20014540:	659a      	str	r2, [r3, #88]	@ 0x58

      /* Clear the Error flags in the ICR register */
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF | UART_CLEAR_NEF | UART_CLEAR_PEF | UART_CLEAR_FEF);
20014542:	687b      	ldr	r3, [r7, #4]
20014544:	681b      	ldr	r3, [r3, #0]
20014546:	220f      	movs	r2, #15
20014548:	621a      	str	r2, [r3, #32]

      /* Discard the received data */
      __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
2001454a:	687b      	ldr	r3, [r7, #4]
2001454c:	681b      	ldr	r3, [r3, #0]
2001454e:	699a      	ldr	r2, [r3, #24]
20014550:	687b      	ldr	r3, [r7, #4]
20014552:	681b      	ldr	r3, [r3, #0]
20014554:	f042 0208 	orr.w	r2, r2, #8
20014558:	619a      	str	r2, [r3, #24]

      /* Restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
2001455a:	687b      	ldr	r3, [r7, #4]
2001455c:	2220      	movs	r2, #32
2001455e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
      huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
20014562:	687b      	ldr	r3, [r7, #4]
20014564:	2200      	movs	r2, #0
20014566:	66da      	str	r2, [r3, #108]	@ 0x6c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
      /* Call registered Abort Receive Complete Callback */
      huart->AbortReceiveCpltCallback(huart);
#else
      /* Call legacy weak Abort Receive Complete Callback */
      HAL_UART_AbortReceiveCpltCallback(huart);
20014568:	6878      	ldr	r0, [r7, #4]
2001456a:	f000 fb3b 	bl	20014be4 <HAL_UART_AbortReceiveCpltCallback>
2001456e:	e014      	b.n	2001459a <HAL_UART_AbortReceive_IT+0x15a>
  }
  else
#endif /* HAL_DMA_MODULE_ENABLED */
  {
    /* Reset Rx transfer counter */
    huart->RxXferCount = 0U;
20014570:	687b      	ldr	r3, [r7, #4]
20014572:	2200      	movs	r2, #0
20014574:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    /* Clear RxISR function pointer */
    huart->pRxBuffPtr = NULL;
20014578:	687b      	ldr	r3, [r7, #4]
2001457a:	2200      	movs	r2, #0
2001457c:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Clear the Error flags in the ICR register */
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF | UART_CLEAR_NEF | UART_CLEAR_PEF | UART_CLEAR_FEF);
2001457e:	687b      	ldr	r3, [r7, #4]
20014580:	681b      	ldr	r3, [r3, #0]
20014582:	220f      	movs	r2, #15
20014584:	621a      	str	r2, [r3, #32]

    /* Restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
20014586:	687b      	ldr	r3, [r7, #4]
20014588:	2220      	movs	r2, #32
2001458a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
2001458e:	687b      	ldr	r3, [r7, #4]
20014590:	2200      	movs	r2, #0
20014592:	66da      	str	r2, [r3, #108]	@ 0x6c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Abort Receive Complete Callback */
    huart->AbortReceiveCpltCallback(huart);
#else
    /* Call legacy weak Abort Receive Complete Callback */
    HAL_UART_AbortReceiveCpltCallback(huart);
20014594:	6878      	ldr	r0, [r7, #4]
20014596:	f000 fb25 	bl	20014be4 <HAL_UART_AbortReceiveCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }

  return HAL_OK;
2001459a:	2300      	movs	r3, #0
}
2001459c:	4618      	mov	r0, r3
2001459e:	3750      	adds	r7, #80	@ 0x50
200145a0:	46bd      	mov	sp, r7
200145a2:	bd80      	pop	{r7, pc}
200145a4:	20016093 	.word	0x20016093

200145a8 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
200145a8:	b580      	push	{r7, lr}
200145aa:	b0ae      	sub	sp, #184	@ 0xb8
200145ac:	af00      	add	r7, sp, #0
200145ae:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
200145b0:	687b      	ldr	r3, [r7, #4]
200145b2:	681b      	ldr	r3, [r3, #0]
200145b4:	69db      	ldr	r3, [r3, #28]
200145b6:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
200145ba:	687b      	ldr	r3, [r7, #4]
200145bc:	681b      	ldr	r3, [r3, #0]
200145be:	681b      	ldr	r3, [r3, #0]
200145c0:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
200145c4:	687b      	ldr	r3, [r7, #4]
200145c6:	681b      	ldr	r3, [r3, #0]
200145c8:	689b      	ldr	r3, [r3, #8]
200145ca:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
200145ce:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
200145d2:	f640 030f 	movw	r3, #2063	@ 0x80f
200145d6:	4013      	ands	r3, r2
200145d8:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  if (errorflags == 0U)
200145dc:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
200145e0:	2b00      	cmp	r3, #0
200145e2:	d11b      	bne.n	2001461c <HAL_UART_IRQHandler+0x74>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
200145e4:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
200145e8:	f003 0320 	and.w	r3, r3, #32
200145ec:	2b00      	cmp	r3, #0
200145ee:	d015      	beq.n	2001461c <HAL_UART_IRQHandler+0x74>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
200145f0:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
200145f4:	f003 0320 	and.w	r3, r3, #32
200145f8:	2b00      	cmp	r3, #0
200145fa:	d105      	bne.n	20014608 <HAL_UART_IRQHandler+0x60>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
200145fc:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
20014600:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
20014604:	2b00      	cmp	r3, #0
20014606:	d009      	beq.n	2001461c <HAL_UART_IRQHandler+0x74>
    {
      if (huart->RxISR != NULL)
20014608:	687b      	ldr	r3, [r7, #4]
2001460a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
2001460c:	2b00      	cmp	r3, #0
2001460e:	f000 8297 	beq.w	20014b40 <HAL_UART_IRQHandler+0x598>
      {
        huart->RxISR(huart);
20014612:	687b      	ldr	r3, [r7, #4]
20014614:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
20014616:	6878      	ldr	r0, [r7, #4]
20014618:	4798      	blx	r3
      }
      return;
2001461a:	e291      	b.n	20014b40 <HAL_UART_IRQHandler+0x598>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
2001461c:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
20014620:	2b00      	cmp	r3, #0
20014622:	f000 80fd 	beq.w	20014820 <HAL_UART_IRQHandler+0x278>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
20014626:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
2001462a:	4b7a      	ldr	r3, [pc, #488]	@ (20014814 <HAL_UART_IRQHandler+0x26c>)
2001462c:	4013      	ands	r3, r2
2001462e:	2b00      	cmp	r3, #0
20014630:	d106      	bne.n	20014640 <HAL_UART_IRQHandler+0x98>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
20014632:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
20014636:	4b78      	ldr	r3, [pc, #480]	@ (20014818 <HAL_UART_IRQHandler+0x270>)
20014638:	4013      	ands	r3, r2
2001463a:	2b00      	cmp	r3, #0
2001463c:	f000 80f0 	beq.w	20014820 <HAL_UART_IRQHandler+0x278>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
20014640:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
20014644:	f003 0301 	and.w	r3, r3, #1
20014648:	2b00      	cmp	r3, #0
2001464a:	d011      	beq.n	20014670 <HAL_UART_IRQHandler+0xc8>
2001464c:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
20014650:	f403 7380 	and.w	r3, r3, #256	@ 0x100
20014654:	2b00      	cmp	r3, #0
20014656:	d00b      	beq.n	20014670 <HAL_UART_IRQHandler+0xc8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
20014658:	687b      	ldr	r3, [r7, #4]
2001465a:	681b      	ldr	r3, [r3, #0]
2001465c:	2201      	movs	r2, #1
2001465e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
20014660:	687b      	ldr	r3, [r7, #4]
20014662:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
20014666:	f043 0201 	orr.w	r2, r3, #1
2001466a:	687b      	ldr	r3, [r7, #4]
2001466c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
20014670:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
20014674:	f003 0302 	and.w	r3, r3, #2
20014678:	2b00      	cmp	r3, #0
2001467a:	d011      	beq.n	200146a0 <HAL_UART_IRQHandler+0xf8>
2001467c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
20014680:	f003 0301 	and.w	r3, r3, #1
20014684:	2b00      	cmp	r3, #0
20014686:	d00b      	beq.n	200146a0 <HAL_UART_IRQHandler+0xf8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
20014688:	687b      	ldr	r3, [r7, #4]
2001468a:	681b      	ldr	r3, [r3, #0]
2001468c:	2202      	movs	r2, #2
2001468e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
20014690:	687b      	ldr	r3, [r7, #4]
20014692:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
20014696:	f043 0204 	orr.w	r2, r3, #4
2001469a:	687b      	ldr	r3, [r7, #4]
2001469c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
200146a0:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
200146a4:	f003 0304 	and.w	r3, r3, #4
200146a8:	2b00      	cmp	r3, #0
200146aa:	d011      	beq.n	200146d0 <HAL_UART_IRQHandler+0x128>
200146ac:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
200146b0:	f003 0301 	and.w	r3, r3, #1
200146b4:	2b00      	cmp	r3, #0
200146b6:	d00b      	beq.n	200146d0 <HAL_UART_IRQHandler+0x128>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
200146b8:	687b      	ldr	r3, [r7, #4]
200146ba:	681b      	ldr	r3, [r3, #0]
200146bc:	2204      	movs	r2, #4
200146be:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
200146c0:	687b      	ldr	r3, [r7, #4]
200146c2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
200146c6:	f043 0202 	orr.w	r2, r3, #2
200146ca:	687b      	ldr	r3, [r7, #4]
200146cc:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
200146d0:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
200146d4:	f003 0308 	and.w	r3, r3, #8
200146d8:	2b00      	cmp	r3, #0
200146da:	d017      	beq.n	2001470c <HAL_UART_IRQHandler+0x164>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
200146dc:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
200146e0:	f003 0320 	and.w	r3, r3, #32
200146e4:	2b00      	cmp	r3, #0
200146e6:	d105      	bne.n	200146f4 <HAL_UART_IRQHandler+0x14c>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
200146e8:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
200146ec:	4b49      	ldr	r3, [pc, #292]	@ (20014814 <HAL_UART_IRQHandler+0x26c>)
200146ee:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
200146f0:	2b00      	cmp	r3, #0
200146f2:	d00b      	beq.n	2001470c <HAL_UART_IRQHandler+0x164>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
200146f4:	687b      	ldr	r3, [r7, #4]
200146f6:	681b      	ldr	r3, [r3, #0]
200146f8:	2208      	movs	r2, #8
200146fa:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
200146fc:	687b      	ldr	r3, [r7, #4]
200146fe:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
20014702:	f043 0208 	orr.w	r2, r3, #8
20014706:	687b      	ldr	r3, [r7, #4]
20014708:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
2001470c:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
20014710:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
20014714:	2b00      	cmp	r3, #0
20014716:	d012      	beq.n	2001473e <HAL_UART_IRQHandler+0x196>
20014718:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
2001471c:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
20014720:	2b00      	cmp	r3, #0
20014722:	d00c      	beq.n	2001473e <HAL_UART_IRQHandler+0x196>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
20014724:	687b      	ldr	r3, [r7, #4]
20014726:	681b      	ldr	r3, [r3, #0]
20014728:	f44f 6200 	mov.w	r2, #2048	@ 0x800
2001472c:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
2001472e:	687b      	ldr	r3, [r7, #4]
20014730:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
20014734:	f043 0220 	orr.w	r2, r3, #32
20014738:	687b      	ldr	r3, [r7, #4]
2001473a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
2001473e:	687b      	ldr	r3, [r7, #4]
20014740:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
20014744:	2b00      	cmp	r3, #0
20014746:	f000 81fd 	beq.w	20014b44 <HAL_UART_IRQHandler+0x59c>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
2001474a:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
2001474e:	f003 0320 	and.w	r3, r3, #32
20014752:	2b00      	cmp	r3, #0
20014754:	d013      	beq.n	2001477e <HAL_UART_IRQHandler+0x1d6>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
20014756:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
2001475a:	f003 0320 	and.w	r3, r3, #32
2001475e:	2b00      	cmp	r3, #0
20014760:	d105      	bne.n	2001476e <HAL_UART_IRQHandler+0x1c6>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
20014762:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
20014766:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
2001476a:	2b00      	cmp	r3, #0
2001476c:	d007      	beq.n	2001477e <HAL_UART_IRQHandler+0x1d6>
      {
        if (huart->RxISR != NULL)
2001476e:	687b      	ldr	r3, [r7, #4]
20014770:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
20014772:	2b00      	cmp	r3, #0
20014774:	d003      	beq.n	2001477e <HAL_UART_IRQHandler+0x1d6>
        {
          huart->RxISR(huart);
20014776:	687b      	ldr	r3, [r7, #4]
20014778:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
2001477a:	6878      	ldr	r0, [r7, #4]
2001477c:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
2001477e:	687b      	ldr	r3, [r7, #4]
20014780:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
20014784:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
20014788:	687b      	ldr	r3, [r7, #4]
2001478a:	681b      	ldr	r3, [r3, #0]
2001478c:	689b      	ldr	r3, [r3, #8]
2001478e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
20014792:	2b40      	cmp	r3, #64	@ 0x40
20014794:	d005      	beq.n	200147a2 <HAL_UART_IRQHandler+0x1fa>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
20014796:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
2001479a:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
2001479e:	2b00      	cmp	r3, #0
200147a0:	d02e      	beq.n	20014800 <HAL_UART_IRQHandler+0x258>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
200147a2:	6878      	ldr	r0, [r7, #4]
200147a4:	f001 fa09 	bl	20015bba <UART_EndRxTransfer>

#if defined(HAL_DMA_MODULE_ENABLED)
        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
200147a8:	687b      	ldr	r3, [r7, #4]
200147aa:	681b      	ldr	r3, [r3, #0]
200147ac:	689b      	ldr	r3, [r3, #8]
200147ae:	f003 0340 	and.w	r3, r3, #64	@ 0x40
200147b2:	2b40      	cmp	r3, #64	@ 0x40
200147b4:	d120      	bne.n	200147f8 <HAL_UART_IRQHandler+0x250>
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);

#endif /* !USART_DMAREQUESTS_SW_WA */
          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
200147b6:	687b      	ldr	r3, [r7, #4]
200147b8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
200147bc:	2b00      	cmp	r3, #0
200147be:	d017      	beq.n	200147f0 <HAL_UART_IRQHandler+0x248>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
200147c0:	687b      	ldr	r3, [r7, #4]
200147c2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
200147c6:	4a15      	ldr	r2, [pc, #84]	@ (2001481c <HAL_UART_IRQHandler+0x274>)
200147c8:	66da      	str	r2, [r3, #108]	@ 0x6c

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
200147ca:	687b      	ldr	r3, [r7, #4]
200147cc:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
200147d0:	4618      	mov	r0, r3
200147d2:	f7ef faf5 	bl	20003dc0 <HAL_DMA_Abort_IT>
200147d6:	4603      	mov	r3, r0
200147d8:	2b00      	cmp	r3, #0
200147da:	d019      	beq.n	20014810 <HAL_UART_IRQHandler+0x268>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
200147dc:	687b      	ldr	r3, [r7, #4]
200147de:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
200147e2:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
200147e4:	687a      	ldr	r2, [r7, #4]
200147e6:	f8d2 2080 	ldr.w	r2, [r2, #128]	@ 0x80
200147ea:	4610      	mov	r0, r2
200147ec:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
200147ee:	e00f      	b.n	20014810 <HAL_UART_IRQHandler+0x268>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
200147f0:	6878      	ldr	r0, [r7, #4]
200147f2:	f000 f9d9 	bl	20014ba8 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
200147f6:	e00b      	b.n	20014810 <HAL_UART_IRQHandler+0x268>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
200147f8:	6878      	ldr	r0, [r7, #4]
200147fa:	f000 f9d5 	bl	20014ba8 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
200147fe:	e007      	b.n	20014810 <HAL_UART_IRQHandler+0x268>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
20014800:	6878      	ldr	r0, [r7, #4]
20014802:	f000 f9d1 	bl	20014ba8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
20014806:	687b      	ldr	r3, [r7, #4]
20014808:	2200      	movs	r2, #0
2001480a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
      }
    }
    return;
2001480e:	e199      	b.n	20014b44 <HAL_UART_IRQHandler+0x59c>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
20014810:	bf00      	nop
    return;
20014812:	e197      	b.n	20014b44 <HAL_UART_IRQHandler+0x59c>
20014814:	10000001 	.word	0x10000001
20014818:	04000120 	.word	0x04000120
2001481c:	20015f1d 	.word	0x20015f1d

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
20014820:	687b      	ldr	r3, [r7, #4]
20014822:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
20014824:	2b01      	cmp	r3, #1
20014826:	f040 8142 	bne.w	20014aae <HAL_UART_IRQHandler+0x506>
      && ((isrflags & USART_ISR_IDLE) != 0U)
2001482a:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
2001482e:	f003 0310 	and.w	r3, r3, #16
20014832:	2b00      	cmp	r3, #0
20014834:	f000 813b 	beq.w	20014aae <HAL_UART_IRQHandler+0x506>
      && ((cr1its & USART_ISR_IDLE) != 0U))
20014838:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
2001483c:	f003 0310 	and.w	r3, r3, #16
20014840:	2b00      	cmp	r3, #0
20014842:	f000 8134 	beq.w	20014aae <HAL_UART_IRQHandler+0x506>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
20014846:	687b      	ldr	r3, [r7, #4]
20014848:	681b      	ldr	r3, [r3, #0]
2001484a:	2210      	movs	r2, #16
2001484c:	621a      	str	r2, [r3, #32]

#if defined(HAL_DMA_MODULE_ENABLED)
    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
2001484e:	687b      	ldr	r3, [r7, #4]
20014850:	681b      	ldr	r3, [r3, #0]
20014852:	689b      	ldr	r3, [r3, #8]
20014854:	f003 0340 	and.w	r3, r3, #64	@ 0x40
20014858:	2b40      	cmp	r3, #64	@ 0x40
2001485a:	f040 80aa 	bne.w	200149b2 <HAL_UART_IRQHandler+0x40a>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
2001485e:	687b      	ldr	r3, [r7, #4]
20014860:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
20014864:	681b      	ldr	r3, [r3, #0]
20014866:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
20014868:	f8a7 3092 	strh.w	r3, [r7, #146]	@ 0x92
      if ((nb_remaining_rx_data > 0U)
2001486c:	f8b7 3092 	ldrh.w	r3, [r7, #146]	@ 0x92
20014870:	2b00      	cmp	r3, #0
20014872:	f000 8084 	beq.w	2001497e <HAL_UART_IRQHandler+0x3d6>
          && (nb_remaining_rx_data < huart->RxXferSize))
20014876:	687b      	ldr	r3, [r7, #4]
20014878:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
2001487c:	f8b7 2092 	ldrh.w	r2, [r7, #146]	@ 0x92
20014880:	429a      	cmp	r2, r3
20014882:	d27c      	bcs.n	2001497e <HAL_UART_IRQHandler+0x3d6>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
20014884:	687b      	ldr	r3, [r7, #4]
20014886:	f8b7 2092 	ldrh.w	r2, [r7, #146]	@ 0x92
2001488a:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Mode != DMA_LINKEDLIST_CIRCULAR)
2001488e:	687b      	ldr	r3, [r7, #4]
20014890:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
20014894:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
20014896:	2b81      	cmp	r3, #129	@ 0x81
20014898:	d060      	beq.n	2001495c <HAL_UART_IRQHandler+0x3b4>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
2001489a:	687b      	ldr	r3, [r7, #4]
2001489c:	681b      	ldr	r3, [r3, #0]
2001489e:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
200148a0:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
200148a2:	e853 3f00 	ldrex	r3, [r3]
200148a6:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
200148a8:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
200148aa:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
200148ae:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
200148b2:	687b      	ldr	r3, [r7, #4]
200148b4:	681b      	ldr	r3, [r3, #0]
200148b6:	461a      	mov	r2, r3
200148b8:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
200148bc:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
200148c0:	67fa      	str	r2, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
200148c2:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
200148c4:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
200148c8:	e841 2300 	strex	r3, r2, [r1]
200148cc:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
200148ce:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
200148d0:	2b00      	cmp	r3, #0
200148d2:	d1e2      	bne.n	2001489a <HAL_UART_IRQHandler+0x2f2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
200148d4:	687b      	ldr	r3, [r7, #4]
200148d6:	681b      	ldr	r3, [r3, #0]
200148d8:	3308      	adds	r3, #8
200148da:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
200148dc:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
200148de:	e853 3f00 	ldrex	r3, [r3]
200148e2:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
200148e4:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
200148e6:	f023 0301 	bic.w	r3, r3, #1
200148ea:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
200148ee:	687b      	ldr	r3, [r7, #4]
200148f0:	681b      	ldr	r3, [r3, #0]
200148f2:	3308      	adds	r3, #8
200148f4:	f8d7 2088 	ldr.w	r2, [r7, #136]	@ 0x88
200148f8:	66fa      	str	r2, [r7, #108]	@ 0x6c
200148fa:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
200148fc:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
200148fe:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
20014900:	e841 2300 	strex	r3, r2, [r1]
20014904:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
20014906:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
20014908:	2b00      	cmp	r3, #0
2001490a:	d1e3      	bne.n	200148d4 <HAL_UART_IRQHandler+0x32c>
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);

#endif /* !USART_DMAREQUESTS_SW_WA */
          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
2001490c:	687b      	ldr	r3, [r7, #4]
2001490e:	2220      	movs	r2, #32
20014910:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
20014914:	687b      	ldr	r3, [r7, #4]
20014916:	2200      	movs	r2, #0
20014918:	66da      	str	r2, [r3, #108]	@ 0x6c

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
2001491a:	687b      	ldr	r3, [r7, #4]
2001491c:	681b      	ldr	r3, [r3, #0]
2001491e:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
20014920:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
20014922:	e853 3f00 	ldrex	r3, [r3]
20014926:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
20014928:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
2001492a:	f023 0310 	bic.w	r3, r3, #16
2001492e:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
20014932:	687b      	ldr	r3, [r7, #4]
20014934:	681b      	ldr	r3, [r3, #0]
20014936:	461a      	mov	r2, r3
20014938:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
2001493c:	65bb      	str	r3, [r7, #88]	@ 0x58
2001493e:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
20014940:	6d79      	ldr	r1, [r7, #84]	@ 0x54
20014942:	6dba      	ldr	r2, [r7, #88]	@ 0x58
20014944:	e841 2300 	strex	r3, r2, [r1]
20014948:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
2001494a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
2001494c:	2b00      	cmp	r3, #0
2001494e:	d1e4      	bne.n	2001491a <HAL_UART_IRQHandler+0x372>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
20014950:	687b      	ldr	r3, [r7, #4]
20014952:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
20014956:	4618      	mov	r0, r3
20014958:	f7ef f9b6 	bl	20003cc8 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
2001495c:	687b      	ldr	r3, [r7, #4]
2001495e:	2202      	movs	r2, #2
20014960:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
20014962:	687b      	ldr	r3, [r7, #4]
20014964:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
20014968:	687b      	ldr	r3, [r7, #4]
2001496a:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
2001496e:	b29b      	uxth	r3, r3
20014970:	1ad3      	subs	r3, r2, r3
20014972:	b29b      	uxth	r3, r3
20014974:	4619      	mov	r1, r3
20014976:	6878      	ldr	r0, [r7, #4]
20014978:	f000 f93e 	bl	20014bf8 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
2001497c:	e0e4      	b.n	20014b48 <HAL_UART_IRQHandler+0x5a0>
        if (nb_remaining_rx_data == huart->RxXferSize)
2001497e:	687b      	ldr	r3, [r7, #4]
20014980:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
20014984:	f8b7 2092 	ldrh.w	r2, [r7, #146]	@ 0x92
20014988:	429a      	cmp	r2, r3
2001498a:	f040 80dd 	bne.w	20014b48 <HAL_UART_IRQHandler+0x5a0>
          if (huart->hdmarx->Mode == DMA_LINKEDLIST_CIRCULAR)
2001498e:	687b      	ldr	r3, [r7, #4]
20014990:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
20014994:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
20014996:	2b81      	cmp	r3, #129	@ 0x81
20014998:	f040 80d6 	bne.w	20014b48 <HAL_UART_IRQHandler+0x5a0>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
2001499c:	687b      	ldr	r3, [r7, #4]
2001499e:	2202      	movs	r2, #2
200149a0:	671a      	str	r2, [r3, #112]	@ 0x70
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
200149a2:	687b      	ldr	r3, [r7, #4]
200149a4:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
200149a8:	4619      	mov	r1, r3
200149aa:	6878      	ldr	r0, [r7, #4]
200149ac:	f000 f924 	bl	20014bf8 <HAL_UARTEx_RxEventCallback>
      return;
200149b0:	e0ca      	b.n	20014b48 <HAL_UART_IRQHandler+0x5a0>
    {
#endif /* HAL_DMA_MODULE_ENABLED */
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
200149b2:	687b      	ldr	r3, [r7, #4]
200149b4:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
200149b8:	687b      	ldr	r3, [r7, #4]
200149ba:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
200149be:	b29b      	uxth	r3, r3
200149c0:	1ad3      	subs	r3, r2, r3
200149c2:	f8a7 30a2 	strh.w	r3, [r7, #162]	@ 0xa2
      if ((huart->RxXferCount > 0U)
200149c6:	687b      	ldr	r3, [r7, #4]
200149c8:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
200149cc:	b29b      	uxth	r3, r3
200149ce:	2b00      	cmp	r3, #0
200149d0:	f000 80bc 	beq.w	20014b4c <HAL_UART_IRQHandler+0x5a4>
          && (nb_rx_data > 0U))
200149d4:	f8b7 30a2 	ldrh.w	r3, [r7, #162]	@ 0xa2
200149d8:	2b00      	cmp	r3, #0
200149da:	f000 80b7 	beq.w	20014b4c <HAL_UART_IRQHandler+0x5a4>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
200149de:	687b      	ldr	r3, [r7, #4]
200149e0:	681b      	ldr	r3, [r3, #0]
200149e2:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
200149e4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
200149e6:	e853 3f00 	ldrex	r3, [r3]
200149ea:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
200149ec:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
200149ee:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
200149f2:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
200149f6:	687b      	ldr	r3, [r7, #4]
200149f8:	681b      	ldr	r3, [r3, #0]
200149fa:	461a      	mov	r2, r3
200149fc:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
20014a00:	647b      	str	r3, [r7, #68]	@ 0x44
20014a02:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
20014a04:	6c39      	ldr	r1, [r7, #64]	@ 0x40
20014a06:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
20014a08:	e841 2300 	strex	r3, r2, [r1]
20014a0c:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
20014a0e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
20014a10:	2b00      	cmp	r3, #0
20014a12:	d1e4      	bne.n	200149de <HAL_UART_IRQHandler+0x436>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
20014a14:	687b      	ldr	r3, [r7, #4]
20014a16:	681b      	ldr	r3, [r3, #0]
20014a18:	3308      	adds	r3, #8
20014a1a:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
20014a1c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
20014a1e:	e853 3f00 	ldrex	r3, [r3]
20014a22:	623b      	str	r3, [r7, #32]
   return(result);
20014a24:	6a3b      	ldr	r3, [r7, #32]
20014a26:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
20014a2a:	f023 0301 	bic.w	r3, r3, #1
20014a2e:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
20014a32:	687b      	ldr	r3, [r7, #4]
20014a34:	681b      	ldr	r3, [r3, #0]
20014a36:	3308      	adds	r3, #8
20014a38:	f8d7 2098 	ldr.w	r2, [r7, #152]	@ 0x98
20014a3c:	633a      	str	r2, [r7, #48]	@ 0x30
20014a3e:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
20014a40:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
20014a42:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
20014a44:	e841 2300 	strex	r3, r2, [r1]
20014a48:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
20014a4a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
20014a4c:	2b00      	cmp	r3, #0
20014a4e:	d1e1      	bne.n	20014a14 <HAL_UART_IRQHandler+0x46c>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
20014a50:	687b      	ldr	r3, [r7, #4]
20014a52:	2220      	movs	r2, #32
20014a54:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
20014a58:	687b      	ldr	r3, [r7, #4]
20014a5a:	2200      	movs	r2, #0
20014a5c:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
20014a5e:	687b      	ldr	r3, [r7, #4]
20014a60:	2200      	movs	r2, #0
20014a62:	675a      	str	r2, [r3, #116]	@ 0x74

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
20014a64:	687b      	ldr	r3, [r7, #4]
20014a66:	681b      	ldr	r3, [r3, #0]
20014a68:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
20014a6a:	693b      	ldr	r3, [r7, #16]
20014a6c:	e853 3f00 	ldrex	r3, [r3]
20014a70:	60fb      	str	r3, [r7, #12]
   return(result);
20014a72:	68fb      	ldr	r3, [r7, #12]
20014a74:	f023 0310 	bic.w	r3, r3, #16
20014a78:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
20014a7c:	687b      	ldr	r3, [r7, #4]
20014a7e:	681b      	ldr	r3, [r3, #0]
20014a80:	461a      	mov	r2, r3
20014a82:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
20014a86:	61fb      	str	r3, [r7, #28]
20014a88:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
20014a8a:	69b9      	ldr	r1, [r7, #24]
20014a8c:	69fa      	ldr	r2, [r7, #28]
20014a8e:	e841 2300 	strex	r3, r2, [r1]
20014a92:	617b      	str	r3, [r7, #20]
   return(result);
20014a94:	697b      	ldr	r3, [r7, #20]
20014a96:	2b00      	cmp	r3, #0
20014a98:	d1e4      	bne.n	20014a64 <HAL_UART_IRQHandler+0x4bc>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
20014a9a:	687b      	ldr	r3, [r7, #4]
20014a9c:	2202      	movs	r2, #2
20014a9e:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
20014aa0:	f8b7 30a2 	ldrh.w	r3, [r7, #162]	@ 0xa2
20014aa4:	4619      	mov	r1, r3
20014aa6:	6878      	ldr	r0, [r7, #4]
20014aa8:	f000 f8a6 	bl	20014bf8 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
20014aac:	e04e      	b.n	20014b4c <HAL_UART_IRQHandler+0x5a4>
    }
#endif /* HAL_DMA_MODULE_ENABLED */
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
20014aae:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
20014ab2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
20014ab6:	2b00      	cmp	r3, #0
20014ab8:	d014      	beq.n	20014ae4 <HAL_UART_IRQHandler+0x53c>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
20014aba:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
20014abe:	f003 0380 	and.w	r3, r3, #128	@ 0x80
20014ac2:	2b00      	cmp	r3, #0
20014ac4:	d105      	bne.n	20014ad2 <HAL_UART_IRQHandler+0x52a>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
20014ac6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
20014aca:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
20014ace:	2b00      	cmp	r3, #0
20014ad0:	d008      	beq.n	20014ae4 <HAL_UART_IRQHandler+0x53c>
  {
    if (huart->TxISR != NULL)
20014ad2:	687b      	ldr	r3, [r7, #4]
20014ad4:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
20014ad6:	2b00      	cmp	r3, #0
20014ad8:	d03a      	beq.n	20014b50 <HAL_UART_IRQHandler+0x5a8>
    {
      huart->TxISR(huart);
20014ada:	687b      	ldr	r3, [r7, #4]
20014adc:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
20014ade:	6878      	ldr	r0, [r7, #4]
20014ae0:	4798      	blx	r3
    }
    return;
20014ae2:	e035      	b.n	20014b50 <HAL_UART_IRQHandler+0x5a8>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
20014ae4:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
20014ae8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
20014aec:	2b00      	cmp	r3, #0
20014aee:	d009      	beq.n	20014b04 <HAL_UART_IRQHandler+0x55c>
20014af0:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
20014af4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
20014af8:	2b00      	cmp	r3, #0
20014afa:	d003      	beq.n	20014b04 <HAL_UART_IRQHandler+0x55c>
  {
    UART_EndTransmit_IT(huart);
20014afc:	6878      	ldr	r0, [r7, #4]
20014afe:	f001 fc8f 	bl	20016420 <UART_EndTransmit_IT>
    return;
20014b02:	e026      	b.n	20014b52 <HAL_UART_IRQHandler+0x5aa>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
20014b04:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
20014b08:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
20014b0c:	2b00      	cmp	r3, #0
20014b0e:	d009      	beq.n	20014b24 <HAL_UART_IRQHandler+0x57c>
20014b10:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
20014b14:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
20014b18:	2b00      	cmp	r3, #0
20014b1a:	d003      	beq.n	20014b24 <HAL_UART_IRQHandler+0x57c>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
20014b1c:	6878      	ldr	r0, [r7, #4]
20014b1e:	f002 fa56 	bl	20016fce <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
20014b22:	e016      	b.n	20014b52 <HAL_UART_IRQHandler+0x5aa>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
20014b24:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
20014b28:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
20014b2c:	2b00      	cmp	r3, #0
20014b2e:	d010      	beq.n	20014b52 <HAL_UART_IRQHandler+0x5aa>
20014b30:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
20014b34:	2b00      	cmp	r3, #0
20014b36:	da0c      	bge.n	20014b52 <HAL_UART_IRQHandler+0x5aa>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
20014b38:	6878      	ldr	r0, [r7, #4]
20014b3a:	f002 fa3e 	bl	20016fba <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
20014b3e:	e008      	b.n	20014b52 <HAL_UART_IRQHandler+0x5aa>
      return;
20014b40:	bf00      	nop
20014b42:	e006      	b.n	20014b52 <HAL_UART_IRQHandler+0x5aa>
    return;
20014b44:	bf00      	nop
20014b46:	e004      	b.n	20014b52 <HAL_UART_IRQHandler+0x5aa>
      return;
20014b48:	bf00      	nop
20014b4a:	e002      	b.n	20014b52 <HAL_UART_IRQHandler+0x5aa>
      return;
20014b4c:	bf00      	nop
20014b4e:	e000      	b.n	20014b52 <HAL_UART_IRQHandler+0x5aa>
    return;
20014b50:	bf00      	nop
  }
}
20014b52:	37b8      	adds	r7, #184	@ 0xb8
20014b54:	46bd      	mov	sp, r7
20014b56:	bd80      	pop	{r7, pc}

20014b58 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
20014b58:	b480      	push	{r7}
20014b5a:	b083      	sub	sp, #12
20014b5c:	af00      	add	r7, sp, #0
20014b5e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
20014b60:	bf00      	nop
20014b62:	370c      	adds	r7, #12
20014b64:	46bd      	mov	sp, r7
20014b66:	f85d 7b04 	ldr.w	r7, [sp], #4
20014b6a:	4770      	bx	lr

20014b6c <HAL_UART_TxHalfCpltCallback>:
  * @brief  Tx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
20014b6c:	b480      	push	{r7}
20014b6e:	b083      	sub	sp, #12
20014b70:	af00      	add	r7, sp, #0
20014b72:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback can be implemented in the user file.
   */
}
20014b74:	bf00      	nop
20014b76:	370c      	adds	r7, #12
20014b78:	46bd      	mov	sp, r7
20014b7a:	f85d 7b04 	ldr.w	r7, [sp], #4
20014b7e:	4770      	bx	lr

20014b80 <HAL_UART_RxCpltCallback>:
  * @brief  Rx Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
20014b80:	b480      	push	{r7}
20014b82:	b083      	sub	sp, #12
20014b84:	af00      	add	r7, sp, #0
20014b86:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_RxCpltCallback can be implemented in the user file.
   */
}
20014b88:	bf00      	nop
20014b8a:	370c      	adds	r7, #12
20014b8c:	46bd      	mov	sp, r7
20014b8e:	f85d 7b04 	ldr.w	r7, [sp], #4
20014b92:	4770      	bx	lr

20014b94 <HAL_UART_RxHalfCpltCallback>:
  * @brief  Rx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
20014b94:	b480      	push	{r7}
20014b96:	b083      	sub	sp, #12
20014b98:	af00      	add	r7, sp, #0
20014b9a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback can be implemented in the user file.
   */
}
20014b9c:	bf00      	nop
20014b9e:	370c      	adds	r7, #12
20014ba0:	46bd      	mov	sp, r7
20014ba2:	f85d 7b04 	ldr.w	r7, [sp], #4
20014ba6:	4770      	bx	lr

20014ba8 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
20014ba8:	b480      	push	{r7}
20014baa:	b083      	sub	sp, #12
20014bac:	af00      	add	r7, sp, #0
20014bae:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
20014bb0:	bf00      	nop
20014bb2:	370c      	adds	r7, #12
20014bb4:	46bd      	mov	sp, r7
20014bb6:	f85d 7b04 	ldr.w	r7, [sp], #4
20014bba:	4770      	bx	lr

20014bbc <HAL_UART_AbortCpltCallback>:
  * @brief  UART Abort Complete callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_AbortCpltCallback(UART_HandleTypeDef *huart)
{
20014bbc:	b480      	push	{r7}
20014bbe:	b083      	sub	sp, #12
20014bc0:	af00      	add	r7, sp, #0
20014bc2:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_AbortCpltCallback can be implemented in the user file.
   */
}
20014bc4:	bf00      	nop
20014bc6:	370c      	adds	r7, #12
20014bc8:	46bd      	mov	sp, r7
20014bca:	f85d 7b04 	ldr.w	r7, [sp], #4
20014bce:	4770      	bx	lr

20014bd0 <HAL_UART_AbortTransmitCpltCallback>:
  * @brief  UART Abort Complete callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_AbortTransmitCpltCallback(UART_HandleTypeDef *huart)
{
20014bd0:	b480      	push	{r7}
20014bd2:	b083      	sub	sp, #12
20014bd4:	af00      	add	r7, sp, #0
20014bd6:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_AbortTransmitCpltCallback can be implemented in the user file.
   */
}
20014bd8:	bf00      	nop
20014bda:	370c      	adds	r7, #12
20014bdc:	46bd      	mov	sp, r7
20014bde:	f85d 7b04 	ldr.w	r7, [sp], #4
20014be2:	4770      	bx	lr

20014be4 <HAL_UART_AbortReceiveCpltCallback>:
  * @brief  UART Abort Receive Complete callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_AbortReceiveCpltCallback(UART_HandleTypeDef *huart)
{
20014be4:	b480      	push	{r7}
20014be6:	b083      	sub	sp, #12
20014be8:	af00      	add	r7, sp, #0
20014bea:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_AbortReceiveCpltCallback can be implemented in the user file.
   */
}
20014bec:	bf00      	nop
20014bee:	370c      	adds	r7, #12
20014bf0:	46bd      	mov	sp, r7
20014bf2:	f85d 7b04 	ldr.w	r7, [sp], #4
20014bf6:	4770      	bx	lr

20014bf8 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
20014bf8:	b480      	push	{r7}
20014bfa:	b083      	sub	sp, #12
20014bfc:	af00      	add	r7, sp, #0
20014bfe:	6078      	str	r0, [r7, #4]
20014c00:	460b      	mov	r3, r1
20014c02:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
20014c04:	bf00      	nop
20014c06:	370c      	adds	r7, #12
20014c08:	46bd      	mov	sp, r7
20014c0a:	f85d 7b04 	ldr.w	r7, [sp], #4
20014c0e:	4770      	bx	lr

20014c10 <HAL_UART_ReceiverTimeout_Config>:
  * @param  TimeoutValue receiver timeout value in number of baud blocks. The timeout
  *                     value must be less or equal to 0x0FFFFFFFF.
  * @retval None
  */
void HAL_UART_ReceiverTimeout_Config(UART_HandleTypeDef *huart, uint32_t TimeoutValue)
{
20014c10:	b480      	push	{r7}
20014c12:	b083      	sub	sp, #12
20014c14:	af00      	add	r7, sp, #0
20014c16:	6078      	str	r0, [r7, #4]
20014c18:	6039      	str	r1, [r7, #0]
  if (!(IS_LPUART_INSTANCE(huart->Instance)))
20014c1a:	687b      	ldr	r3, [r7, #4]
20014c1c:	681b      	ldr	r3, [r3, #0]
20014c1e:	4a0c      	ldr	r2, [pc, #48]	@ (20014c50 <HAL_UART_ReceiverTimeout_Config+0x40>)
20014c20:	4293      	cmp	r3, r2
20014c22:	d00e      	beq.n	20014c42 <HAL_UART_ReceiverTimeout_Config+0x32>
20014c24:	687b      	ldr	r3, [r7, #4]
20014c26:	681b      	ldr	r3, [r3, #0]
20014c28:	4a0a      	ldr	r2, [pc, #40]	@ (20014c54 <HAL_UART_ReceiverTimeout_Config+0x44>)
20014c2a:	4293      	cmp	r3, r2
20014c2c:	d009      	beq.n	20014c42 <HAL_UART_ReceiverTimeout_Config+0x32>
  {
    assert_param(IS_UART_RECEIVER_TIMEOUT_VALUE(TimeoutValue));
    MODIFY_REG(huart->Instance->RTOR, USART_RTOR_RTO, TimeoutValue);
20014c2e:	687b      	ldr	r3, [r7, #4]
20014c30:	681b      	ldr	r3, [r3, #0]
20014c32:	695b      	ldr	r3, [r3, #20]
20014c34:	f003 417f 	and.w	r1, r3, #4278190080	@ 0xff000000
20014c38:	687b      	ldr	r3, [r7, #4]
20014c3a:	681b      	ldr	r3, [r3, #0]
20014c3c:	683a      	ldr	r2, [r7, #0]
20014c3e:	430a      	orrs	r2, r1
20014c40:	615a      	str	r2, [r3, #20]
  }
}
20014c42:	bf00      	nop
20014c44:	370c      	adds	r7, #12
20014c46:	46bd      	mov	sp, r7
20014c48:	f85d 7b04 	ldr.w	r7, [sp], #4
20014c4c:	4770      	bx	lr
20014c4e:	bf00      	nop
20014c50:	46002400 	.word	0x46002400
20014c54:	56002400 	.word	0x56002400

20014c58 <HAL_UART_EnableReceiverTimeout>:
  * @param  huart Pointer to a UART_HandleTypeDef structure that contains
  *                    the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_EnableReceiverTimeout(UART_HandleTypeDef *huart)
{
20014c58:	b480      	push	{r7}
20014c5a:	b083      	sub	sp, #12
20014c5c:	af00      	add	r7, sp, #0
20014c5e:	6078      	str	r0, [r7, #4]
  if (!(IS_LPUART_INSTANCE(huart->Instance)))
20014c60:	687b      	ldr	r3, [r7, #4]
20014c62:	681b      	ldr	r3, [r3, #0]
20014c64:	4a1b      	ldr	r2, [pc, #108]	@ (20014cd4 <HAL_UART_EnableReceiverTimeout+0x7c>)
20014c66:	4293      	cmp	r3, r2
20014c68:	d02c      	beq.n	20014cc4 <HAL_UART_EnableReceiverTimeout+0x6c>
20014c6a:	687b      	ldr	r3, [r7, #4]
20014c6c:	681b      	ldr	r3, [r3, #0]
20014c6e:	4a1a      	ldr	r2, [pc, #104]	@ (20014cd8 <HAL_UART_EnableReceiverTimeout+0x80>)
20014c70:	4293      	cmp	r3, r2
20014c72:	d027      	beq.n	20014cc4 <HAL_UART_EnableReceiverTimeout+0x6c>
  {
    if (huart->gState == HAL_UART_STATE_READY)
20014c74:	687b      	ldr	r3, [r7, #4]
20014c76:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
20014c7a:	2b20      	cmp	r3, #32
20014c7c:	d120      	bne.n	20014cc0 <HAL_UART_EnableReceiverTimeout+0x68>
    {
      /* Process Locked */
      __HAL_LOCK(huart);
20014c7e:	687b      	ldr	r3, [r7, #4]
20014c80:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
20014c84:	2b01      	cmp	r3, #1
20014c86:	d101      	bne.n	20014c8c <HAL_UART_EnableReceiverTimeout+0x34>
20014c88:	2302      	movs	r3, #2
20014c8a:	e01c      	b.n	20014cc6 <HAL_UART_EnableReceiverTimeout+0x6e>
20014c8c:	687b      	ldr	r3, [r7, #4]
20014c8e:	2201      	movs	r2, #1
20014c90:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      huart->gState = HAL_UART_STATE_BUSY;
20014c94:	687b      	ldr	r3, [r7, #4]
20014c96:	2224      	movs	r2, #36	@ 0x24
20014c98:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      /* Set the USART RTOEN bit */
      SET_BIT(huart->Instance->CR2, USART_CR2_RTOEN);
20014c9c:	687b      	ldr	r3, [r7, #4]
20014c9e:	681b      	ldr	r3, [r3, #0]
20014ca0:	685a      	ldr	r2, [r3, #4]
20014ca2:	687b      	ldr	r3, [r7, #4]
20014ca4:	681b      	ldr	r3, [r3, #0]
20014ca6:	f442 0200 	orr.w	r2, r2, #8388608	@ 0x800000
20014caa:	605a      	str	r2, [r3, #4]

      huart->gState = HAL_UART_STATE_READY;
20014cac:	687b      	ldr	r3, [r7, #4]
20014cae:	2220      	movs	r2, #32
20014cb0:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      /* Process Unlocked */
      __HAL_UNLOCK(huart);
20014cb4:	687b      	ldr	r3, [r7, #4]
20014cb6:	2200      	movs	r2, #0
20014cb8:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      return HAL_OK;
20014cbc:	2300      	movs	r3, #0
20014cbe:	e002      	b.n	20014cc6 <HAL_UART_EnableReceiverTimeout+0x6e>
    }
    else
    {
      return HAL_BUSY;
20014cc0:	2302      	movs	r3, #2
20014cc2:	e000      	b.n	20014cc6 <HAL_UART_EnableReceiverTimeout+0x6e>
    }
  }
  else
  {
    return HAL_ERROR;
20014cc4:	2301      	movs	r3, #1
  }
}
20014cc6:	4618      	mov	r0, r3
20014cc8:	370c      	adds	r7, #12
20014cca:	46bd      	mov	sp, r7
20014ccc:	f85d 7b04 	ldr.w	r7, [sp], #4
20014cd0:	4770      	bx	lr
20014cd2:	bf00      	nop
20014cd4:	46002400 	.word	0x46002400
20014cd8:	56002400 	.word	0x56002400

20014cdc <HAL_UART_DisableReceiverTimeout>:
  * @param  huart Pointer to a UART_HandleTypeDef structure that contains
  *                    the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_DisableReceiverTimeout(UART_HandleTypeDef *huart)
{
20014cdc:	b480      	push	{r7}
20014cde:	b083      	sub	sp, #12
20014ce0:	af00      	add	r7, sp, #0
20014ce2:	6078      	str	r0, [r7, #4]
  if (!(IS_LPUART_INSTANCE(huart->Instance)))
20014ce4:	687b      	ldr	r3, [r7, #4]
20014ce6:	681b      	ldr	r3, [r3, #0]
20014ce8:	4a1b      	ldr	r2, [pc, #108]	@ (20014d58 <HAL_UART_DisableReceiverTimeout+0x7c>)
20014cea:	4293      	cmp	r3, r2
20014cec:	d02c      	beq.n	20014d48 <HAL_UART_DisableReceiverTimeout+0x6c>
20014cee:	687b      	ldr	r3, [r7, #4]
20014cf0:	681b      	ldr	r3, [r3, #0]
20014cf2:	4a1a      	ldr	r2, [pc, #104]	@ (20014d5c <HAL_UART_DisableReceiverTimeout+0x80>)
20014cf4:	4293      	cmp	r3, r2
20014cf6:	d027      	beq.n	20014d48 <HAL_UART_DisableReceiverTimeout+0x6c>
  {
    if (huart->gState == HAL_UART_STATE_READY)
20014cf8:	687b      	ldr	r3, [r7, #4]
20014cfa:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
20014cfe:	2b20      	cmp	r3, #32
20014d00:	d120      	bne.n	20014d44 <HAL_UART_DisableReceiverTimeout+0x68>
    {
      /* Process Locked */
      __HAL_LOCK(huart);
20014d02:	687b      	ldr	r3, [r7, #4]
20014d04:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
20014d08:	2b01      	cmp	r3, #1
20014d0a:	d101      	bne.n	20014d10 <HAL_UART_DisableReceiverTimeout+0x34>
20014d0c:	2302      	movs	r3, #2
20014d0e:	e01c      	b.n	20014d4a <HAL_UART_DisableReceiverTimeout+0x6e>
20014d10:	687b      	ldr	r3, [r7, #4]
20014d12:	2201      	movs	r2, #1
20014d14:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      huart->gState = HAL_UART_STATE_BUSY;
20014d18:	687b      	ldr	r3, [r7, #4]
20014d1a:	2224      	movs	r2, #36	@ 0x24
20014d1c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      /* Clear the USART RTOEN bit */
      CLEAR_BIT(huart->Instance->CR2, USART_CR2_RTOEN);
20014d20:	687b      	ldr	r3, [r7, #4]
20014d22:	681b      	ldr	r3, [r3, #0]
20014d24:	685a      	ldr	r2, [r3, #4]
20014d26:	687b      	ldr	r3, [r7, #4]
20014d28:	681b      	ldr	r3, [r3, #0]
20014d2a:	f422 0200 	bic.w	r2, r2, #8388608	@ 0x800000
20014d2e:	605a      	str	r2, [r3, #4]

      huart->gState = HAL_UART_STATE_READY;
20014d30:	687b      	ldr	r3, [r7, #4]
20014d32:	2220      	movs	r2, #32
20014d34:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      /* Process Unlocked */
      __HAL_UNLOCK(huart);
20014d38:	687b      	ldr	r3, [r7, #4]
20014d3a:	2200      	movs	r2, #0
20014d3c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      return HAL_OK;
20014d40:	2300      	movs	r3, #0
20014d42:	e002      	b.n	20014d4a <HAL_UART_DisableReceiverTimeout+0x6e>
    }
    else
    {
      return HAL_BUSY;
20014d44:	2302      	movs	r3, #2
20014d46:	e000      	b.n	20014d4a <HAL_UART_DisableReceiverTimeout+0x6e>
    }
  }
  else
  {
    return HAL_ERROR;
20014d48:	2301      	movs	r3, #1
  }
}
20014d4a:	4618      	mov	r0, r3
20014d4c:	370c      	adds	r7, #12
20014d4e:	46bd      	mov	sp, r7
20014d50:	f85d 7b04 	ldr.w	r7, [sp], #4
20014d54:	4770      	bx	lr
20014d56:	bf00      	nop
20014d58:	46002400 	.word	0x46002400
20014d5c:	56002400 	.word	0x56002400

20014d60 <HAL_MultiProcessor_EnableMuteMode>:
  *         to enter mute mode, HAL_MultiProcessor_EnterMuteMode() API must be called).
  * @param  huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_MultiProcessor_EnableMuteMode(UART_HandleTypeDef *huart)
{
20014d60:	b580      	push	{r7, lr}
20014d62:	b088      	sub	sp, #32
20014d64:	af00      	add	r7, sp, #0
20014d66:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(huart);
20014d68:	687b      	ldr	r3, [r7, #4]
20014d6a:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
20014d6e:	2b01      	cmp	r3, #1
20014d70:	d101      	bne.n	20014d76 <HAL_MultiProcessor_EnableMuteMode+0x16>
20014d72:	2302      	movs	r3, #2
20014d74:	e028      	b.n	20014dc8 <HAL_MultiProcessor_EnableMuteMode+0x68>
20014d76:	687b      	ldr	r3, [r7, #4]
20014d78:	2201      	movs	r2, #1
20014d7a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
20014d7e:	687b      	ldr	r3, [r7, #4]
20014d80:	2224      	movs	r2, #36	@ 0x24
20014d82:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Enable USART mute mode by setting the MME bit in the CR1 register */
  ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_MME);
20014d86:	687b      	ldr	r3, [r7, #4]
20014d88:	681b      	ldr	r3, [r3, #0]
20014d8a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
20014d8c:	68fb      	ldr	r3, [r7, #12]
20014d8e:	e853 3f00 	ldrex	r3, [r3]
20014d92:	60bb      	str	r3, [r7, #8]
   return(result);
20014d94:	68bb      	ldr	r3, [r7, #8]
20014d96:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
20014d9a:	61fb      	str	r3, [r7, #28]
20014d9c:	687b      	ldr	r3, [r7, #4]
20014d9e:	681b      	ldr	r3, [r3, #0]
20014da0:	461a      	mov	r2, r3
20014da2:	69fb      	ldr	r3, [r7, #28]
20014da4:	61bb      	str	r3, [r7, #24]
20014da6:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
20014da8:	6979      	ldr	r1, [r7, #20]
20014daa:	69ba      	ldr	r2, [r7, #24]
20014dac:	e841 2300 	strex	r3, r2, [r1]
20014db0:	613b      	str	r3, [r7, #16]
   return(result);
20014db2:	693b      	ldr	r3, [r7, #16]
20014db4:	2b00      	cmp	r3, #0
20014db6:	d1e6      	bne.n	20014d86 <HAL_MultiProcessor_EnableMuteMode+0x26>

  huart->gState = HAL_UART_STATE_READY;
20014db8:	687b      	ldr	r3, [r7, #4]
20014dba:	2220      	movs	r2, #32
20014dbc:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  return (UART_CheckIdleState(huart));
20014dc0:	6878      	ldr	r0, [r7, #4]
20014dc2:	f000 fb87 	bl	200154d4 <UART_CheckIdleState>
20014dc6:	4603      	mov	r3, r0
}
20014dc8:	4618      	mov	r0, r3
20014dca:	3720      	adds	r7, #32
20014dcc:	46bd      	mov	sp, r7
20014dce:	bd80      	pop	{r7, pc}

20014dd0 <HAL_MultiProcessor_DisableMuteMode>:
  *         as it may not have been in mute mode at this very moment).
  * @param  huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_MultiProcessor_DisableMuteMode(UART_HandleTypeDef *huart)
{
20014dd0:	b580      	push	{r7, lr}
20014dd2:	b088      	sub	sp, #32
20014dd4:	af00      	add	r7, sp, #0
20014dd6:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(huart);
20014dd8:	687b      	ldr	r3, [r7, #4]
20014dda:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
20014dde:	2b01      	cmp	r3, #1
20014de0:	d101      	bne.n	20014de6 <HAL_MultiProcessor_DisableMuteMode+0x16>
20014de2:	2302      	movs	r3, #2
20014de4:	e028      	b.n	20014e38 <HAL_MultiProcessor_DisableMuteMode+0x68>
20014de6:	687b      	ldr	r3, [r7, #4]
20014de8:	2201      	movs	r2, #1
20014dea:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
20014dee:	687b      	ldr	r3, [r7, #4]
20014df0:	2224      	movs	r2, #36	@ 0x24
20014df2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Disable USART mute mode by clearing the MME bit in the CR1 register */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_MME);
20014df6:	687b      	ldr	r3, [r7, #4]
20014df8:	681b      	ldr	r3, [r3, #0]
20014dfa:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
20014dfc:	68fb      	ldr	r3, [r7, #12]
20014dfe:	e853 3f00 	ldrex	r3, [r3]
20014e02:	60bb      	str	r3, [r7, #8]
   return(result);
20014e04:	68bb      	ldr	r3, [r7, #8]
20014e06:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
20014e0a:	61fb      	str	r3, [r7, #28]
20014e0c:	687b      	ldr	r3, [r7, #4]
20014e0e:	681b      	ldr	r3, [r3, #0]
20014e10:	461a      	mov	r2, r3
20014e12:	69fb      	ldr	r3, [r7, #28]
20014e14:	61bb      	str	r3, [r7, #24]
20014e16:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
20014e18:	6979      	ldr	r1, [r7, #20]
20014e1a:	69ba      	ldr	r2, [r7, #24]
20014e1c:	e841 2300 	strex	r3, r2, [r1]
20014e20:	613b      	str	r3, [r7, #16]
   return(result);
20014e22:	693b      	ldr	r3, [r7, #16]
20014e24:	2b00      	cmp	r3, #0
20014e26:	d1e6      	bne.n	20014df6 <HAL_MultiProcessor_DisableMuteMode+0x26>

  huart->gState = HAL_UART_STATE_READY;
20014e28:	687b      	ldr	r3, [r7, #4]
20014e2a:	2220      	movs	r2, #32
20014e2c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  return (UART_CheckIdleState(huart));
20014e30:	6878      	ldr	r0, [r7, #4]
20014e32:	f000 fb4f 	bl	200154d4 <UART_CheckIdleState>
20014e36:	4603      	mov	r3, r0
}
20014e38:	4618      	mov	r0, r3
20014e3a:	3720      	adds	r7, #32
20014e3c:	46bd      	mov	sp, r7
20014e3e:	bd80      	pop	{r7, pc}

20014e40 <HAL_MultiProcessor_EnterMuteMode>:
  * @note  To exit from mute mode, HAL_MultiProcessor_DisableMuteMode() API must be called.
  * @param huart UART handle.
  * @retval None
  */
void HAL_MultiProcessor_EnterMuteMode(UART_HandleTypeDef *huart)
{
20014e40:	b480      	push	{r7}
20014e42:	b083      	sub	sp, #12
20014e44:	af00      	add	r7, sp, #0
20014e46:	6078      	str	r0, [r7, #4]
  __HAL_UART_SEND_REQ(huart, UART_MUTE_MODE_REQUEST);
20014e48:	687b      	ldr	r3, [r7, #4]
20014e4a:	681b      	ldr	r3, [r3, #0]
20014e4c:	699a      	ldr	r2, [r3, #24]
20014e4e:	687b      	ldr	r3, [r7, #4]
20014e50:	681b      	ldr	r3, [r3, #0]
20014e52:	f042 0204 	orr.w	r2, r2, #4
20014e56:	619a      	str	r2, [r3, #24]
}
20014e58:	bf00      	nop
20014e5a:	370c      	adds	r7, #12
20014e5c:	46bd      	mov	sp, r7
20014e5e:	f85d 7b04 	ldr.w	r7, [sp], #4
20014e62:	4770      	bx	lr

20014e64 <HAL_HalfDuplex_EnableTransmitter>:
  * @brief  Enable the UART transmitter and disable the UART receiver.
  * @param  huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HalfDuplex_EnableTransmitter(UART_HandleTypeDef *huart)
{
20014e64:	b480      	push	{r7}
20014e66:	b08f      	sub	sp, #60	@ 0x3c
20014e68:	af00      	add	r7, sp, #0
20014e6a:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(huart);
20014e6c:	687b      	ldr	r3, [r7, #4]
20014e6e:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
20014e72:	2b01      	cmp	r3, #1
20014e74:	d101      	bne.n	20014e7a <HAL_HalfDuplex_EnableTransmitter+0x16>
20014e76:	2302      	movs	r3, #2
20014e78:	e042      	b.n	20014f00 <HAL_HalfDuplex_EnableTransmitter+0x9c>
20014e7a:	687b      	ldr	r3, [r7, #4]
20014e7c:	2201      	movs	r2, #1
20014e7e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84
  huart->gState = HAL_UART_STATE_BUSY;
20014e82:	687b      	ldr	r3, [r7, #4]
20014e84:	2224      	movs	r2, #36	@ 0x24
20014e86:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Clear TE and RE bits */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TE | USART_CR1_RE));
20014e8a:	687b      	ldr	r3, [r7, #4]
20014e8c:	681b      	ldr	r3, [r3, #0]
20014e8e:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
20014e90:	6a3b      	ldr	r3, [r7, #32]
20014e92:	e853 3f00 	ldrex	r3, [r3]
20014e96:	61fb      	str	r3, [r7, #28]
   return(result);
20014e98:	69fb      	ldr	r3, [r7, #28]
20014e9a:	f023 030c 	bic.w	r3, r3, #12
20014e9e:	637b      	str	r3, [r7, #52]	@ 0x34
20014ea0:	687b      	ldr	r3, [r7, #4]
20014ea2:	681b      	ldr	r3, [r3, #0]
20014ea4:	461a      	mov	r2, r3
20014ea6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
20014ea8:	62fb      	str	r3, [r7, #44]	@ 0x2c
20014eaa:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
20014eac:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
20014eae:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
20014eb0:	e841 2300 	strex	r3, r2, [r1]
20014eb4:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
20014eb6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
20014eb8:	2b00      	cmp	r3, #0
20014eba:	d1e6      	bne.n	20014e8a <HAL_HalfDuplex_EnableTransmitter+0x26>

  /* Enable the USART's transmit interface by setting the TE bit in the USART CR1 register */
  ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TE);
20014ebc:	687b      	ldr	r3, [r7, #4]
20014ebe:	681b      	ldr	r3, [r3, #0]
20014ec0:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
20014ec2:	68fb      	ldr	r3, [r7, #12]
20014ec4:	e853 3f00 	ldrex	r3, [r3]
20014ec8:	60bb      	str	r3, [r7, #8]
   return(result);
20014eca:	68bb      	ldr	r3, [r7, #8]
20014ecc:	f043 0308 	orr.w	r3, r3, #8
20014ed0:	633b      	str	r3, [r7, #48]	@ 0x30
20014ed2:	687b      	ldr	r3, [r7, #4]
20014ed4:	681b      	ldr	r3, [r3, #0]
20014ed6:	461a      	mov	r2, r3
20014ed8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
20014eda:	61bb      	str	r3, [r7, #24]
20014edc:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
20014ede:	6979      	ldr	r1, [r7, #20]
20014ee0:	69ba      	ldr	r2, [r7, #24]
20014ee2:	e841 2300 	strex	r3, r2, [r1]
20014ee6:	613b      	str	r3, [r7, #16]
   return(result);
20014ee8:	693b      	ldr	r3, [r7, #16]
20014eea:	2b00      	cmp	r3, #0
20014eec:	d1e6      	bne.n	20014ebc <HAL_HalfDuplex_EnableTransmitter+0x58>

  huart->gState = HAL_UART_STATE_READY;
20014eee:	687b      	ldr	r3, [r7, #4]
20014ef0:	2220      	movs	r2, #32
20014ef2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UNLOCK(huart);
20014ef6:	687b      	ldr	r3, [r7, #4]
20014ef8:	2200      	movs	r2, #0
20014efa:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
20014efe:	2300      	movs	r3, #0
}
20014f00:	4618      	mov	r0, r3
20014f02:	373c      	adds	r7, #60	@ 0x3c
20014f04:	46bd      	mov	sp, r7
20014f06:	f85d 7b04 	ldr.w	r7, [sp], #4
20014f0a:	4770      	bx	lr

20014f0c <HAL_HalfDuplex_EnableReceiver>:
  * @brief  Enable the UART receiver and disable the UART transmitter.
  * @param  huart UART handle.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_HalfDuplex_EnableReceiver(UART_HandleTypeDef *huart)
{
20014f0c:	b480      	push	{r7}
20014f0e:	b08f      	sub	sp, #60	@ 0x3c
20014f10:	af00      	add	r7, sp, #0
20014f12:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(huart);
20014f14:	687b      	ldr	r3, [r7, #4]
20014f16:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
20014f1a:	2b01      	cmp	r3, #1
20014f1c:	d101      	bne.n	20014f22 <HAL_HalfDuplex_EnableReceiver+0x16>
20014f1e:	2302      	movs	r3, #2
20014f20:	e042      	b.n	20014fa8 <HAL_HalfDuplex_EnableReceiver+0x9c>
20014f22:	687b      	ldr	r3, [r7, #4]
20014f24:	2201      	movs	r2, #1
20014f26:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84
  huart->gState = HAL_UART_STATE_BUSY;
20014f2a:	687b      	ldr	r3, [r7, #4]
20014f2c:	2224      	movs	r2, #36	@ 0x24
20014f2e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Clear TE and RE bits */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TE | USART_CR1_RE));
20014f32:	687b      	ldr	r3, [r7, #4]
20014f34:	681b      	ldr	r3, [r3, #0]
20014f36:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
20014f38:	6a3b      	ldr	r3, [r7, #32]
20014f3a:	e853 3f00 	ldrex	r3, [r3]
20014f3e:	61fb      	str	r3, [r7, #28]
   return(result);
20014f40:	69fb      	ldr	r3, [r7, #28]
20014f42:	f023 030c 	bic.w	r3, r3, #12
20014f46:	637b      	str	r3, [r7, #52]	@ 0x34
20014f48:	687b      	ldr	r3, [r7, #4]
20014f4a:	681b      	ldr	r3, [r3, #0]
20014f4c:	461a      	mov	r2, r3
20014f4e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
20014f50:	62fb      	str	r3, [r7, #44]	@ 0x2c
20014f52:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
20014f54:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
20014f56:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
20014f58:	e841 2300 	strex	r3, r2, [r1]
20014f5c:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
20014f5e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
20014f60:	2b00      	cmp	r3, #0
20014f62:	d1e6      	bne.n	20014f32 <HAL_HalfDuplex_EnableReceiver+0x26>

  /* Enable the USART's receive interface by setting the RE bit in the USART CR1 register */
  ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RE);
20014f64:	687b      	ldr	r3, [r7, #4]
20014f66:	681b      	ldr	r3, [r3, #0]
20014f68:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
20014f6a:	68fb      	ldr	r3, [r7, #12]
20014f6c:	e853 3f00 	ldrex	r3, [r3]
20014f70:	60bb      	str	r3, [r7, #8]
   return(result);
20014f72:	68bb      	ldr	r3, [r7, #8]
20014f74:	f043 0304 	orr.w	r3, r3, #4
20014f78:	633b      	str	r3, [r7, #48]	@ 0x30
20014f7a:	687b      	ldr	r3, [r7, #4]
20014f7c:	681b      	ldr	r3, [r3, #0]
20014f7e:	461a      	mov	r2, r3
20014f80:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
20014f82:	61bb      	str	r3, [r7, #24]
20014f84:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
20014f86:	6979      	ldr	r1, [r7, #20]
20014f88:	69ba      	ldr	r2, [r7, #24]
20014f8a:	e841 2300 	strex	r3, r2, [r1]
20014f8e:	613b      	str	r3, [r7, #16]
   return(result);
20014f90:	693b      	ldr	r3, [r7, #16]
20014f92:	2b00      	cmp	r3, #0
20014f94:	d1e6      	bne.n	20014f64 <HAL_HalfDuplex_EnableReceiver+0x58>

  huart->gState = HAL_UART_STATE_READY;
20014f96:	687b      	ldr	r3, [r7, #4]
20014f98:	2220      	movs	r2, #32
20014f9a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UNLOCK(huart);
20014f9e:	687b      	ldr	r3, [r7, #4]
20014fa0:	2200      	movs	r2, #0
20014fa2:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
20014fa6:	2300      	movs	r3, #0
}
20014fa8:	4618      	mov	r0, r3
20014faa:	373c      	adds	r7, #60	@ 0x3c
20014fac:	46bd      	mov	sp, r7
20014fae:	f85d 7b04 	ldr.w	r7, [sp], #4
20014fb2:	4770      	bx	lr

20014fb4 <HAL_LIN_SendBreak>:
  * @brief  Transmit break characters.
  * @param  huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_LIN_SendBreak(UART_HandleTypeDef *huart)
{
20014fb4:	b480      	push	{r7}
20014fb6:	b083      	sub	sp, #12
20014fb8:	af00      	add	r7, sp, #0
20014fba:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_UART_LIN_INSTANCE(huart->Instance));

  __HAL_LOCK(huart);
20014fbc:	687b      	ldr	r3, [r7, #4]
20014fbe:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
20014fc2:	2b01      	cmp	r3, #1
20014fc4:	d101      	bne.n	20014fca <HAL_LIN_SendBreak+0x16>
20014fc6:	2302      	movs	r3, #2
20014fc8:	e018      	b.n	20014ffc <HAL_LIN_SendBreak+0x48>
20014fca:	687b      	ldr	r3, [r7, #4]
20014fcc:	2201      	movs	r2, #1
20014fce:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
20014fd2:	687b      	ldr	r3, [r7, #4]
20014fd4:	2224      	movs	r2, #36	@ 0x24
20014fd6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Send break characters */
  __HAL_UART_SEND_REQ(huart, UART_SENDBREAK_REQUEST);
20014fda:	687b      	ldr	r3, [r7, #4]
20014fdc:	681b      	ldr	r3, [r3, #0]
20014fde:	699a      	ldr	r2, [r3, #24]
20014fe0:	687b      	ldr	r3, [r7, #4]
20014fe2:	681b      	ldr	r3, [r3, #0]
20014fe4:	f042 0202 	orr.w	r2, r2, #2
20014fe8:	619a      	str	r2, [r3, #24]

  huart->gState = HAL_UART_STATE_READY;
20014fea:	687b      	ldr	r3, [r7, #4]
20014fec:	2220      	movs	r2, #32
20014fee:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UNLOCK(huart);
20014ff2:	687b      	ldr	r3, [r7, #4]
20014ff4:	2200      	movs	r2, #0
20014ff6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
20014ffa:	2300      	movs	r3, #0
}
20014ffc:	4618      	mov	r0, r3
20014ffe:	370c      	adds	r7, #12
20015000:	46bd      	mov	sp, r7
20015002:	f85d 7b04 	ldr.w	r7, [sp], #4
20015006:	4770      	bx	lr

20015008 <HAL_UART_GetState>:
  * @param  huart Pointer to a UART_HandleTypeDef structure that contains
  *               the configuration information for the specified UART.
  * @retval HAL state
  */
HAL_UART_StateTypeDef HAL_UART_GetState(const UART_HandleTypeDef *huart)
{
20015008:	b480      	push	{r7}
2001500a:	b085      	sub	sp, #20
2001500c:	af00      	add	r7, sp, #0
2001500e:	6078      	str	r0, [r7, #4]
  uint32_t temp1;
  uint32_t temp2;
  temp1 = huart->gState;
20015010:	687b      	ldr	r3, [r7, #4]
20015012:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
20015016:	60fb      	str	r3, [r7, #12]
  temp2 = huart->RxState;
20015018:	687b      	ldr	r3, [r7, #4]
2001501a:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
2001501e:	60bb      	str	r3, [r7, #8]

  return (HAL_UART_StateTypeDef)(temp1 | temp2);
20015020:	68fa      	ldr	r2, [r7, #12]
20015022:	68bb      	ldr	r3, [r7, #8]
20015024:	4313      	orrs	r3, r2
}
20015026:	4618      	mov	r0, r3
20015028:	3714      	adds	r7, #20
2001502a:	46bd      	mov	sp, r7
2001502c:	f85d 7b04 	ldr.w	r7, [sp], #4
20015030:	4770      	bx	lr

20015032 <HAL_UART_GetError>:
  * @param  huart Pointer to a UART_HandleTypeDef structure that contains
  *               the configuration information for the specified UART.
  * @retval UART Error Code
  */
uint32_t HAL_UART_GetError(const UART_HandleTypeDef *huart)
{
20015032:	b480      	push	{r7}
20015034:	b083      	sub	sp, #12
20015036:	af00      	add	r7, sp, #0
20015038:	6078      	str	r0, [r7, #4]
  return huart->ErrorCode;
2001503a:	687b      	ldr	r3, [r7, #4]
2001503c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
}
20015040:	4618      	mov	r0, r3
20015042:	370c      	adds	r7, #12
20015044:	46bd      	mov	sp, r7
20015046:	f85d 7b04 	ldr.w	r7, [sp], #4
2001504a:	4770      	bx	lr

2001504c <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
2001504c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
20015050:	b094      	sub	sp, #80	@ 0x50
20015052:	af00      	add	r7, sp, #0
20015054:	62f8      	str	r0, [r7, #44]	@ 0x2c
  uint32_t tmpreg;
  uint16_t brrtemp;
  uint32_t clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
20015056:	2300      	movs	r3, #0
20015058:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
  uint32_t pclk;

  /* Check the parameters */
  assert_param(IS_UART_BAUDRATE(huart->Init.BaudRate));
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  if (UART_INSTANCE_LOWPOWER(huart))
2001505c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
2001505e:	681a      	ldr	r2, [r3, #0]
20015060:	4b7e      	ldr	r3, [pc, #504]	@ (2001525c <UART_SetConfig+0x210>)
20015062:	429a      	cmp	r2, r3
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
20015064:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
20015066:	689a      	ldr	r2, [r3, #8]
20015068:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
2001506a:	691b      	ldr	r3, [r3, #16]
2001506c:	431a      	orrs	r2, r3
2001506e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
20015070:	695b      	ldr	r3, [r3, #20]
20015072:	431a      	orrs	r2, r3
20015074:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
20015076:	69db      	ldr	r3, [r3, #28]
20015078:	4313      	orrs	r3, r2
2001507a:	64fb      	str	r3, [r7, #76]	@ 0x4c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
2001507c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
2001507e:	681b      	ldr	r3, [r3, #0]
20015080:	681b      	ldr	r3, [r3, #0]
20015082:	4977      	ldr	r1, [pc, #476]	@ (20015260 <UART_SetConfig+0x214>)
20015084:	4019      	ands	r1, r3
20015086:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
20015088:	681a      	ldr	r2, [r3, #0]
2001508a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
2001508c:	430b      	orrs	r3, r1
2001508e:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
20015090:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
20015092:	681b      	ldr	r3, [r3, #0]
20015094:	685b      	ldr	r3, [r3, #4]
20015096:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
2001509a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
2001509c:	68d9      	ldr	r1, [r3, #12]
2001509e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
200150a0:	681a      	ldr	r2, [r3, #0]
200150a2:	ea40 0301 	orr.w	r3, r0, r1
200150a6:	6053      	str	r3, [r2, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
200150a8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
200150aa:	699b      	ldr	r3, [r3, #24]
200150ac:	64fb      	str	r3, [r7, #76]	@ 0x4c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
200150ae:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
200150b0:	681a      	ldr	r2, [r3, #0]
200150b2:	4b6a      	ldr	r3, [pc, #424]	@ (2001525c <UART_SetConfig+0x210>)
200150b4:	429a      	cmp	r2, r3
200150b6:	d009      	beq.n	200150cc <UART_SetConfig+0x80>
200150b8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
200150ba:	681a      	ldr	r2, [r3, #0]
200150bc:	4b69      	ldr	r3, [pc, #420]	@ (20015264 <UART_SetConfig+0x218>)
200150be:	429a      	cmp	r2, r3
200150c0:	d004      	beq.n	200150cc <UART_SetConfig+0x80>
  {
    tmpreg |= huart->Init.OneBitSampling;
200150c2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
200150c4:	6a1a      	ldr	r2, [r3, #32]
200150c6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
200150c8:	4313      	orrs	r3, r2
200150ca:	64fb      	str	r3, [r7, #76]	@ 0x4c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
200150cc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
200150ce:	681b      	ldr	r3, [r3, #0]
200150d0:	689b      	ldr	r3, [r3, #8]
200150d2:	f023 416e 	bic.w	r1, r3, #3992977408	@ 0xee000000
200150d6:	f421 6130 	bic.w	r1, r1, #2816	@ 0xb00
200150da:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
200150dc:	681a      	ldr	r2, [r3, #0]
200150de:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
200150e0:	430b      	orrs	r3, r1
200150e2:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
200150e4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
200150e6:	681b      	ldr	r3, [r3, #0]
200150e8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
200150ea:	f023 000f 	bic.w	r0, r3, #15
200150ee:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
200150f0:	6a59      	ldr	r1, [r3, #36]	@ 0x24
200150f2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
200150f4:	681a      	ldr	r2, [r3, #0]
200150f6:	ea40 0301 	orr.w	r3, r0, r1
200150fa:	62d3      	str	r3, [r2, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
200150fc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
200150fe:	681a      	ldr	r2, [r3, #0]
20015100:	4b59      	ldr	r3, [pc, #356]	@ (20015268 <UART_SetConfig+0x21c>)
20015102:	429a      	cmp	r2, r3
20015104:	d102      	bne.n	2001510c <UART_SetConfig+0xc0>
20015106:	2301      	movs	r3, #1
20015108:	64bb      	str	r3, [r7, #72]	@ 0x48
2001510a:	e029      	b.n	20015160 <UART_SetConfig+0x114>
2001510c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
2001510e:	681a      	ldr	r2, [r3, #0]
20015110:	4b56      	ldr	r3, [pc, #344]	@ (2001526c <UART_SetConfig+0x220>)
20015112:	429a      	cmp	r2, r3
20015114:	d102      	bne.n	2001511c <UART_SetConfig+0xd0>
20015116:	2302      	movs	r3, #2
20015118:	64bb      	str	r3, [r7, #72]	@ 0x48
2001511a:	e021      	b.n	20015160 <UART_SetConfig+0x114>
2001511c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
2001511e:	681a      	ldr	r2, [r3, #0]
20015120:	4b53      	ldr	r3, [pc, #332]	@ (20015270 <UART_SetConfig+0x224>)
20015122:	429a      	cmp	r2, r3
20015124:	d102      	bne.n	2001512c <UART_SetConfig+0xe0>
20015126:	2304      	movs	r3, #4
20015128:	64bb      	str	r3, [r7, #72]	@ 0x48
2001512a:	e019      	b.n	20015160 <UART_SetConfig+0x114>
2001512c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
2001512e:	681a      	ldr	r2, [r3, #0]
20015130:	4b50      	ldr	r3, [pc, #320]	@ (20015274 <UART_SetConfig+0x228>)
20015132:	429a      	cmp	r2, r3
20015134:	d102      	bne.n	2001513c <UART_SetConfig+0xf0>
20015136:	2308      	movs	r3, #8
20015138:	64bb      	str	r3, [r7, #72]	@ 0x48
2001513a:	e011      	b.n	20015160 <UART_SetConfig+0x114>
2001513c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
2001513e:	681a      	ldr	r2, [r3, #0]
20015140:	4b4d      	ldr	r3, [pc, #308]	@ (20015278 <UART_SetConfig+0x22c>)
20015142:	429a      	cmp	r2, r3
20015144:	d102      	bne.n	2001514c <UART_SetConfig+0x100>
20015146:	2310      	movs	r3, #16
20015148:	64bb      	str	r3, [r7, #72]	@ 0x48
2001514a:	e009      	b.n	20015160 <UART_SetConfig+0x114>
2001514c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
2001514e:	681a      	ldr	r2, [r3, #0]
20015150:	4b42      	ldr	r3, [pc, #264]	@ (2001525c <UART_SetConfig+0x210>)
20015152:	429a      	cmp	r2, r3
20015154:	d102      	bne.n	2001515c <UART_SetConfig+0x110>
20015156:	2320      	movs	r3, #32
20015158:	64bb      	str	r3, [r7, #72]	@ 0x48
2001515a:	e001      	b.n	20015160 <UART_SetConfig+0x114>
2001515c:	2300      	movs	r3, #0
2001515e:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
20015160:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
20015162:	681a      	ldr	r2, [r3, #0]
20015164:	4b3d      	ldr	r3, [pc, #244]	@ (2001525c <UART_SetConfig+0x210>)
20015166:	429a      	cmp	r2, r3
20015168:	d005      	beq.n	20015176 <UART_SetConfig+0x12a>
2001516a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
2001516c:	681a      	ldr	r2, [r3, #0]
2001516e:	4b3d      	ldr	r3, [pc, #244]	@ (20015264 <UART_SetConfig+0x218>)
20015170:	429a      	cmp	r2, r3
20015172:	f040 8085 	bne.w	20015280 <UART_SetConfig+0x234>
  {
    /* Retrieve frequency clock */
    pclk = HAL_RCCEx_GetPeriphCLKFreq(clocksource);
20015176:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
20015178:	2200      	movs	r2, #0
2001517a:	623b      	str	r3, [r7, #32]
2001517c:	627a      	str	r2, [r7, #36]	@ 0x24
2001517e:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
20015182:	f7fb fdfd 	bl	20010d80 <HAL_RCCEx_GetPeriphCLKFreq>
20015186:	6438      	str	r0, [r7, #64]	@ 0x40

    /* If proper clock source reported */
    if (pclk != 0U)
20015188:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
2001518a:	2b00      	cmp	r3, #0
2001518c:	f000 80e8 	beq.w	20015360 <UART_SetConfig+0x314>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
20015190:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
20015192:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
20015194:	4a39      	ldr	r2, [pc, #228]	@ (2001527c <UART_SetConfig+0x230>)
20015196:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
2001519a:	461a      	mov	r2, r3
2001519c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
2001519e:	fbb3 f3f2 	udiv	r3, r3, r2
200151a2:	637b      	str	r3, [r7, #52]	@ 0x34

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
200151a4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
200151a6:	685a      	ldr	r2, [r3, #4]
200151a8:	4613      	mov	r3, r2
200151aa:	005b      	lsls	r3, r3, #1
200151ac:	4413      	add	r3, r2
200151ae:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
200151b0:	429a      	cmp	r2, r3
200151b2:	d305      	bcc.n	200151c0 <UART_SetConfig+0x174>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
200151b4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
200151b6:	685b      	ldr	r3, [r3, #4]
200151b8:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
200151ba:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
200151bc:	429a      	cmp	r2, r3
200151be:	d903      	bls.n	200151c8 <UART_SetConfig+0x17c>
      {
        ret = HAL_ERROR;
200151c0:	2301      	movs	r3, #1
200151c2:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
200151c6:	e048      	b.n	2001525a <UART_SetConfig+0x20e>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
200151c8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
200151ca:	2200      	movs	r2, #0
200151cc:	61bb      	str	r3, [r7, #24]
200151ce:	61fa      	str	r2, [r7, #28]
200151d0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
200151d2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
200151d4:	4a29      	ldr	r2, [pc, #164]	@ (2001527c <UART_SetConfig+0x230>)
200151d6:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
200151da:	b29b      	uxth	r3, r3
200151dc:	2200      	movs	r2, #0
200151de:	613b      	str	r3, [r7, #16]
200151e0:	617a      	str	r2, [r7, #20]
200151e2:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
200151e6:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
200151ea:	f7eb fb51 	bl	20000890 <__aeabi_uldivmod>
200151ee:	4602      	mov	r2, r0
200151f0:	460b      	mov	r3, r1
200151f2:	4610      	mov	r0, r2
200151f4:	4619      	mov	r1, r3
200151f6:	f04f 0200 	mov.w	r2, #0
200151fa:	f04f 0300 	mov.w	r3, #0
200151fe:	020b      	lsls	r3, r1, #8
20015200:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
20015204:	0202      	lsls	r2, r0, #8
20015206:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
20015208:	6849      	ldr	r1, [r1, #4]
2001520a:	0849      	lsrs	r1, r1, #1
2001520c:	2000      	movs	r0, #0
2001520e:	460c      	mov	r4, r1
20015210:	4605      	mov	r5, r0
20015212:	eb12 0804 	adds.w	r8, r2, r4
20015216:	eb43 0905 	adc.w	r9, r3, r5
2001521a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
2001521c:	685b      	ldr	r3, [r3, #4]
2001521e:	2200      	movs	r2, #0
20015220:	60bb      	str	r3, [r7, #8]
20015222:	60fa      	str	r2, [r7, #12]
20015224:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
20015228:	4640      	mov	r0, r8
2001522a:	4649      	mov	r1, r9
2001522c:	f7eb fb30 	bl	20000890 <__aeabi_uldivmod>
20015230:	4602      	mov	r2, r0
20015232:	460b      	mov	r3, r1
20015234:	4613      	mov	r3, r2
20015236:	63fb      	str	r3, [r7, #60]	@ 0x3c
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
20015238:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
2001523a:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
2001523e:	d308      	bcc.n	20015252 <UART_SetConfig+0x206>
20015240:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
20015242:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
20015246:	d204      	bcs.n	20015252 <UART_SetConfig+0x206>
        {
          huart->Instance->BRR = usartdiv;
20015248:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
2001524a:	681b      	ldr	r3, [r3, #0]
2001524c:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
2001524e:	60da      	str	r2, [r3, #12]
20015250:	e003      	b.n	2001525a <UART_SetConfig+0x20e>
        }
        else
        {
          ret = HAL_ERROR;
20015252:	2301      	movs	r3, #1
20015254:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
    if (pclk != 0U)
20015258:	e082      	b.n	20015360 <UART_SetConfig+0x314>
2001525a:	e081      	b.n	20015360 <UART_SetConfig+0x314>
2001525c:	46002400 	.word	0x46002400
20015260:	cfff69f3 	.word	0xcfff69f3
20015264:	56002400 	.word	0x56002400
20015268:	40013800 	.word	0x40013800
2001526c:	40004400 	.word	0x40004400
20015270:	40004800 	.word	0x40004800
20015274:	40004c00 	.word	0x40004c00
20015278:	40005000 	.word	0x40005000
2001527c:	20018670 	.word	0x20018670
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
20015280:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
20015282:	69db      	ldr	r3, [r3, #28]
20015284:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
20015288:	d13c      	bne.n	20015304 <UART_SetConfig+0x2b8>
  {
    pclk = HAL_RCCEx_GetPeriphCLKFreq(clocksource);
2001528a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
2001528c:	2200      	movs	r2, #0
2001528e:	603b      	str	r3, [r7, #0]
20015290:	607a      	str	r2, [r7, #4]
20015292:	e9d7 0100 	ldrd	r0, r1, [r7]
20015296:	f7fb fd73 	bl	20010d80 <HAL_RCCEx_GetPeriphCLKFreq>
2001529a:	6438      	str	r0, [r7, #64]	@ 0x40

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
2001529c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
2001529e:	2b00      	cmp	r3, #0
200152a0:	d05e      	beq.n	20015360 <UART_SetConfig+0x314>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
200152a2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
200152a4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
200152a6:	4a39      	ldr	r2, [pc, #228]	@ (2001538c <UART_SetConfig+0x340>)
200152a8:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
200152ac:	461a      	mov	r2, r3
200152ae:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
200152b0:	fbb3 f3f2 	udiv	r3, r3, r2
200152b4:	005a      	lsls	r2, r3, #1
200152b6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
200152b8:	685b      	ldr	r3, [r3, #4]
200152ba:	085b      	lsrs	r3, r3, #1
200152bc:	441a      	add	r2, r3
200152be:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
200152c0:	685b      	ldr	r3, [r3, #4]
200152c2:	fbb2 f3f3 	udiv	r3, r2, r3
200152c6:	63fb      	str	r3, [r7, #60]	@ 0x3c
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
200152c8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
200152ca:	2b0f      	cmp	r3, #15
200152cc:	d916      	bls.n	200152fc <UART_SetConfig+0x2b0>
200152ce:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
200152d0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
200152d4:	d212      	bcs.n	200152fc <UART_SetConfig+0x2b0>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
200152d6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
200152d8:	b29b      	uxth	r3, r3
200152da:	f023 030f 	bic.w	r3, r3, #15
200152de:	877b      	strh	r3, [r7, #58]	@ 0x3a
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
200152e0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
200152e2:	085b      	lsrs	r3, r3, #1
200152e4:	b29b      	uxth	r3, r3
200152e6:	f003 0307 	and.w	r3, r3, #7
200152ea:	b29a      	uxth	r2, r3
200152ec:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
200152ee:	4313      	orrs	r3, r2
200152f0:	877b      	strh	r3, [r7, #58]	@ 0x3a
        huart->Instance->BRR = brrtemp;
200152f2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
200152f4:	681b      	ldr	r3, [r3, #0]
200152f6:	8f7a      	ldrh	r2, [r7, #58]	@ 0x3a
200152f8:	60da      	str	r2, [r3, #12]
200152fa:	e031      	b.n	20015360 <UART_SetConfig+0x314>
      }
      else
      {
        ret = HAL_ERROR;
200152fc:	2301      	movs	r3, #1
200152fe:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
20015302:	e02d      	b.n	20015360 <UART_SetConfig+0x314>
      }
    }
  }
  else
  {
    pclk = HAL_RCCEx_GetPeriphCLKFreq(clocksource);
20015304:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
20015306:	2200      	movs	r2, #0
20015308:	469a      	mov	sl, r3
2001530a:	4693      	mov	fp, r2
2001530c:	4650      	mov	r0, sl
2001530e:	4659      	mov	r1, fp
20015310:	f7fb fd36 	bl	20010d80 <HAL_RCCEx_GetPeriphCLKFreq>
20015314:	6438      	str	r0, [r7, #64]	@ 0x40

    if (pclk != 0U)
20015316:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
20015318:	2b00      	cmp	r3, #0
2001531a:	d021      	beq.n	20015360 <UART_SetConfig+0x314>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
2001531c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
2001531e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
20015320:	4a1a      	ldr	r2, [pc, #104]	@ (2001538c <UART_SetConfig+0x340>)
20015322:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
20015326:	461a      	mov	r2, r3
20015328:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
2001532a:	fbb3 f2f2 	udiv	r2, r3, r2
2001532e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
20015330:	685b      	ldr	r3, [r3, #4]
20015332:	085b      	lsrs	r3, r3, #1
20015334:	441a      	add	r2, r3
20015336:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
20015338:	685b      	ldr	r3, [r3, #4]
2001533a:	fbb2 f3f3 	udiv	r3, r2, r3
2001533e:	63fb      	str	r3, [r7, #60]	@ 0x3c
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
20015340:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
20015342:	2b0f      	cmp	r3, #15
20015344:	d909      	bls.n	2001535a <UART_SetConfig+0x30e>
20015346:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
20015348:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
2001534c:	d205      	bcs.n	2001535a <UART_SetConfig+0x30e>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
2001534e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
20015350:	b29a      	uxth	r2, r3
20015352:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
20015354:	681b      	ldr	r3, [r3, #0]
20015356:	60da      	str	r2, [r3, #12]
20015358:	e002      	b.n	20015360 <UART_SetConfig+0x314>
      }
      else
      {
        ret = HAL_ERROR;
2001535a:	2301      	movs	r3, #1
2001535c:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
20015360:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
20015362:	2201      	movs	r2, #1
20015364:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
20015368:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
2001536a:	2201      	movs	r2, #1
2001536c:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
20015370:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
20015372:	2200      	movs	r2, #0
20015374:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
20015376:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
20015378:	2200      	movs	r2, #0
2001537a:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
2001537c:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
}
20015380:	4618      	mov	r0, r3
20015382:	3750      	adds	r7, #80	@ 0x50
20015384:	46bd      	mov	sp, r7
20015386:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
2001538a:	bf00      	nop
2001538c:	20018670 	.word	0x20018670

20015390 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
20015390:	b480      	push	{r7}
20015392:	b083      	sub	sp, #12
20015394:	af00      	add	r7, sp, #0
20015396:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
20015398:	687b      	ldr	r3, [r7, #4]
2001539a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
2001539c:	f003 0308 	and.w	r3, r3, #8
200153a0:	2b00      	cmp	r3, #0
200153a2:	d00a      	beq.n	200153ba <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
200153a4:	687b      	ldr	r3, [r7, #4]
200153a6:	681b      	ldr	r3, [r3, #0]
200153a8:	685b      	ldr	r3, [r3, #4]
200153aa:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
200153ae:	687b      	ldr	r3, [r7, #4]
200153b0:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
200153b2:	687b      	ldr	r3, [r7, #4]
200153b4:	681b      	ldr	r3, [r3, #0]
200153b6:	430a      	orrs	r2, r1
200153b8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
200153ba:	687b      	ldr	r3, [r7, #4]
200153bc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
200153be:	f003 0301 	and.w	r3, r3, #1
200153c2:	2b00      	cmp	r3, #0
200153c4:	d00a      	beq.n	200153dc <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
200153c6:	687b      	ldr	r3, [r7, #4]
200153c8:	681b      	ldr	r3, [r3, #0]
200153ca:	685b      	ldr	r3, [r3, #4]
200153cc:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
200153d0:	687b      	ldr	r3, [r7, #4]
200153d2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
200153d4:	687b      	ldr	r3, [r7, #4]
200153d6:	681b      	ldr	r3, [r3, #0]
200153d8:	430a      	orrs	r2, r1
200153da:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
200153dc:	687b      	ldr	r3, [r7, #4]
200153de:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
200153e0:	f003 0302 	and.w	r3, r3, #2
200153e4:	2b00      	cmp	r3, #0
200153e6:	d00a      	beq.n	200153fe <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
200153e8:	687b      	ldr	r3, [r7, #4]
200153ea:	681b      	ldr	r3, [r3, #0]
200153ec:	685b      	ldr	r3, [r3, #4]
200153ee:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
200153f2:	687b      	ldr	r3, [r7, #4]
200153f4:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
200153f6:	687b      	ldr	r3, [r7, #4]
200153f8:	681b      	ldr	r3, [r3, #0]
200153fa:	430a      	orrs	r2, r1
200153fc:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
200153fe:	687b      	ldr	r3, [r7, #4]
20015400:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
20015402:	f003 0304 	and.w	r3, r3, #4
20015406:	2b00      	cmp	r3, #0
20015408:	d00a      	beq.n	20015420 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
2001540a:	687b      	ldr	r3, [r7, #4]
2001540c:	681b      	ldr	r3, [r3, #0]
2001540e:	685b      	ldr	r3, [r3, #4]
20015410:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
20015414:	687b      	ldr	r3, [r7, #4]
20015416:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
20015418:	687b      	ldr	r3, [r7, #4]
2001541a:	681b      	ldr	r3, [r3, #0]
2001541c:	430a      	orrs	r2, r1
2001541e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
20015420:	687b      	ldr	r3, [r7, #4]
20015422:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
20015424:	f003 0310 	and.w	r3, r3, #16
20015428:	2b00      	cmp	r3, #0
2001542a:	d00a      	beq.n	20015442 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
2001542c:	687b      	ldr	r3, [r7, #4]
2001542e:	681b      	ldr	r3, [r3, #0]
20015430:	689b      	ldr	r3, [r3, #8]
20015432:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
20015436:	687b      	ldr	r3, [r7, #4]
20015438:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
2001543a:	687b      	ldr	r3, [r7, #4]
2001543c:	681b      	ldr	r3, [r3, #0]
2001543e:	430a      	orrs	r2, r1
20015440:	609a      	str	r2, [r3, #8]
  }

#if defined(HAL_DMA_MODULE_ENABLED)
  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
20015442:	687b      	ldr	r3, [r7, #4]
20015444:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
20015446:	f003 0320 	and.w	r3, r3, #32
2001544a:	2b00      	cmp	r3, #0
2001544c:	d00a      	beq.n	20015464 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
2001544e:	687b      	ldr	r3, [r7, #4]
20015450:	681b      	ldr	r3, [r3, #0]
20015452:	689b      	ldr	r3, [r3, #8]
20015454:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
20015458:	687b      	ldr	r3, [r7, #4]
2001545a:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
2001545c:	687b      	ldr	r3, [r7, #4]
2001545e:	681b      	ldr	r3, [r3, #0]
20015460:	430a      	orrs	r2, r1
20015462:	609a      	str	r2, [r3, #8]
  }
#endif /* HAL_DMA_MODULE_ENABLED */

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
20015464:	687b      	ldr	r3, [r7, #4]
20015466:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
20015468:	f003 0340 	and.w	r3, r3, #64	@ 0x40
2001546c:	2b00      	cmp	r3, #0
2001546e:	d01a      	beq.n	200154a6 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
20015470:	687b      	ldr	r3, [r7, #4]
20015472:	681b      	ldr	r3, [r3, #0]
20015474:	685b      	ldr	r3, [r3, #4]
20015476:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
2001547a:	687b      	ldr	r3, [r7, #4]
2001547c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
2001547e:	687b      	ldr	r3, [r7, #4]
20015480:	681b      	ldr	r3, [r3, #0]
20015482:	430a      	orrs	r2, r1
20015484:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
20015486:	687b      	ldr	r3, [r7, #4]
20015488:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
2001548a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
2001548e:	d10a      	bne.n	200154a6 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
20015490:	687b      	ldr	r3, [r7, #4]
20015492:	681b      	ldr	r3, [r3, #0]
20015494:	685b      	ldr	r3, [r3, #4]
20015496:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
2001549a:	687b      	ldr	r3, [r7, #4]
2001549c:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
2001549e:	687b      	ldr	r3, [r7, #4]
200154a0:	681b      	ldr	r3, [r3, #0]
200154a2:	430a      	orrs	r2, r1
200154a4:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
200154a6:	687b      	ldr	r3, [r7, #4]
200154a8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
200154aa:	f003 0380 	and.w	r3, r3, #128	@ 0x80
200154ae:	2b00      	cmp	r3, #0
200154b0:	d00a      	beq.n	200154c8 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
200154b2:	687b      	ldr	r3, [r7, #4]
200154b4:	681b      	ldr	r3, [r3, #0]
200154b6:	685b      	ldr	r3, [r3, #4]
200154b8:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
200154bc:	687b      	ldr	r3, [r7, #4]
200154be:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
200154c0:	687b      	ldr	r3, [r7, #4]
200154c2:	681b      	ldr	r3, [r3, #0]
200154c4:	430a      	orrs	r2, r1
200154c6:	605a      	str	r2, [r3, #4]
  }
}
200154c8:	bf00      	nop
200154ca:	370c      	adds	r7, #12
200154cc:	46bd      	mov	sp, r7
200154ce:	f85d 7b04 	ldr.w	r7, [sp], #4
200154d2:	4770      	bx	lr

200154d4 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
200154d4:	b580      	push	{r7, lr}
200154d6:	b098      	sub	sp, #96	@ 0x60
200154d8:	af02      	add	r7, sp, #8
200154da:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
200154dc:	687b      	ldr	r3, [r7, #4]
200154de:	2200      	movs	r2, #0
200154e0:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
200154e4:	f7ed fae4 	bl	20002ab0 <HAL_GetTick>
200154e8:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
200154ea:	687b      	ldr	r3, [r7, #4]
200154ec:	681b      	ldr	r3, [r3, #0]
200154ee:	681b      	ldr	r3, [r3, #0]
200154f0:	f003 0308 	and.w	r3, r3, #8
200154f4:	2b08      	cmp	r3, #8
200154f6:	d12f      	bne.n	20015558 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
200154f8:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
200154fc:	9300      	str	r3, [sp, #0]
200154fe:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
20015500:	2200      	movs	r2, #0
20015502:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
20015506:	6878      	ldr	r0, [r7, #4]
20015508:	f000 f88e 	bl	20015628 <UART_WaitOnFlagUntilTimeout>
2001550c:	4603      	mov	r3, r0
2001550e:	2b00      	cmp	r3, #0
20015510:	d022      	beq.n	20015558 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
20015512:	687b      	ldr	r3, [r7, #4]
20015514:	681b      	ldr	r3, [r3, #0]
20015516:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
20015518:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
2001551a:	e853 3f00 	ldrex	r3, [r3]
2001551e:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
20015520:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
20015522:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
20015526:	653b      	str	r3, [r7, #80]	@ 0x50
20015528:	687b      	ldr	r3, [r7, #4]
2001552a:	681b      	ldr	r3, [r3, #0]
2001552c:	461a      	mov	r2, r3
2001552e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
20015530:	647b      	str	r3, [r7, #68]	@ 0x44
20015532:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
20015534:	6c39      	ldr	r1, [r7, #64]	@ 0x40
20015536:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
20015538:	e841 2300 	strex	r3, r2, [r1]
2001553c:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
2001553e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
20015540:	2b00      	cmp	r3, #0
20015542:	d1e6      	bne.n	20015512 <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
20015544:	687b      	ldr	r3, [r7, #4]
20015546:	2220      	movs	r2, #32
20015548:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
2001554c:	687b      	ldr	r3, [r7, #4]
2001554e:	2200      	movs	r2, #0
20015550:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
20015554:	2303      	movs	r3, #3
20015556:	e063      	b.n	20015620 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
20015558:	687b      	ldr	r3, [r7, #4]
2001555a:	681b      	ldr	r3, [r3, #0]
2001555c:	681b      	ldr	r3, [r3, #0]
2001555e:	f003 0304 	and.w	r3, r3, #4
20015562:	2b04      	cmp	r3, #4
20015564:	d149      	bne.n	200155fa <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
20015566:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
2001556a:	9300      	str	r3, [sp, #0]
2001556c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
2001556e:	2200      	movs	r2, #0
20015570:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
20015574:	6878      	ldr	r0, [r7, #4]
20015576:	f000 f857 	bl	20015628 <UART_WaitOnFlagUntilTimeout>
2001557a:	4603      	mov	r3, r0
2001557c:	2b00      	cmp	r3, #0
2001557e:	d03c      	beq.n	200155fa <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
20015580:	687b      	ldr	r3, [r7, #4]
20015582:	681b      	ldr	r3, [r3, #0]
20015584:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
20015586:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
20015588:	e853 3f00 	ldrex	r3, [r3]
2001558c:	623b      	str	r3, [r7, #32]
   return(result);
2001558e:	6a3b      	ldr	r3, [r7, #32]
20015590:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
20015594:	64fb      	str	r3, [r7, #76]	@ 0x4c
20015596:	687b      	ldr	r3, [r7, #4]
20015598:	681b      	ldr	r3, [r3, #0]
2001559a:	461a      	mov	r2, r3
2001559c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
2001559e:	633b      	str	r3, [r7, #48]	@ 0x30
200155a0:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
200155a2:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
200155a4:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
200155a6:	e841 2300 	strex	r3, r2, [r1]
200155aa:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
200155ac:	6abb      	ldr	r3, [r7, #40]	@ 0x28
200155ae:	2b00      	cmp	r3, #0
200155b0:	d1e6      	bne.n	20015580 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
200155b2:	687b      	ldr	r3, [r7, #4]
200155b4:	681b      	ldr	r3, [r3, #0]
200155b6:	3308      	adds	r3, #8
200155b8:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
200155ba:	693b      	ldr	r3, [r7, #16]
200155bc:	e853 3f00 	ldrex	r3, [r3]
200155c0:	60fb      	str	r3, [r7, #12]
   return(result);
200155c2:	68fb      	ldr	r3, [r7, #12]
200155c4:	f023 0301 	bic.w	r3, r3, #1
200155c8:	64bb      	str	r3, [r7, #72]	@ 0x48
200155ca:	687b      	ldr	r3, [r7, #4]
200155cc:	681b      	ldr	r3, [r3, #0]
200155ce:	3308      	adds	r3, #8
200155d0:	6cba      	ldr	r2, [r7, #72]	@ 0x48
200155d2:	61fa      	str	r2, [r7, #28]
200155d4:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
200155d6:	69b9      	ldr	r1, [r7, #24]
200155d8:	69fa      	ldr	r2, [r7, #28]
200155da:	e841 2300 	strex	r3, r2, [r1]
200155de:	617b      	str	r3, [r7, #20]
   return(result);
200155e0:	697b      	ldr	r3, [r7, #20]
200155e2:	2b00      	cmp	r3, #0
200155e4:	d1e5      	bne.n	200155b2 <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
200155e6:	687b      	ldr	r3, [r7, #4]
200155e8:	2220      	movs	r2, #32
200155ea:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
200155ee:	687b      	ldr	r3, [r7, #4]
200155f0:	2200      	movs	r2, #0
200155f2:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
200155f6:	2303      	movs	r3, #3
200155f8:	e012      	b.n	20015620 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
200155fa:	687b      	ldr	r3, [r7, #4]
200155fc:	2220      	movs	r2, #32
200155fe:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
20015602:	687b      	ldr	r3, [r7, #4]
20015604:	2220      	movs	r2, #32
20015606:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
2001560a:	687b      	ldr	r3, [r7, #4]
2001560c:	2200      	movs	r2, #0
2001560e:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
20015610:	687b      	ldr	r3, [r7, #4]
20015612:	2200      	movs	r2, #0
20015614:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
20015616:	687b      	ldr	r3, [r7, #4]
20015618:	2200      	movs	r2, #0
2001561a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
2001561e:	2300      	movs	r3, #0
}
20015620:	4618      	mov	r0, r3
20015622:	3758      	adds	r7, #88	@ 0x58
20015624:	46bd      	mov	sp, r7
20015626:	bd80      	pop	{r7, pc}

20015628 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
20015628:	b580      	push	{r7, lr}
2001562a:	b084      	sub	sp, #16
2001562c:	af00      	add	r7, sp, #0
2001562e:	60f8      	str	r0, [r7, #12]
20015630:	60b9      	str	r1, [r7, #8]
20015632:	603b      	str	r3, [r7, #0]
20015634:	4613      	mov	r3, r2
20015636:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
20015638:	e04f      	b.n	200156da <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
2001563a:	69bb      	ldr	r3, [r7, #24]
2001563c:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
20015640:	d04b      	beq.n	200156da <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
20015642:	f7ed fa35 	bl	20002ab0 <HAL_GetTick>
20015646:	4602      	mov	r2, r0
20015648:	683b      	ldr	r3, [r7, #0]
2001564a:	1ad3      	subs	r3, r2, r3
2001564c:	69ba      	ldr	r2, [r7, #24]
2001564e:	429a      	cmp	r2, r3
20015650:	d302      	bcc.n	20015658 <UART_WaitOnFlagUntilTimeout+0x30>
20015652:	69bb      	ldr	r3, [r7, #24]
20015654:	2b00      	cmp	r3, #0
20015656:	d101      	bne.n	2001565c <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
20015658:	2303      	movs	r3, #3
2001565a:	e04e      	b.n	200156fa <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
2001565c:	68fb      	ldr	r3, [r7, #12]
2001565e:	681b      	ldr	r3, [r3, #0]
20015660:	681b      	ldr	r3, [r3, #0]
20015662:	f003 0304 	and.w	r3, r3, #4
20015666:	2b00      	cmp	r3, #0
20015668:	d037      	beq.n	200156da <UART_WaitOnFlagUntilTimeout+0xb2>
2001566a:	68bb      	ldr	r3, [r7, #8]
2001566c:	2b80      	cmp	r3, #128	@ 0x80
2001566e:	d034      	beq.n	200156da <UART_WaitOnFlagUntilTimeout+0xb2>
20015670:	68bb      	ldr	r3, [r7, #8]
20015672:	2b40      	cmp	r3, #64	@ 0x40
20015674:	d031      	beq.n	200156da <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
20015676:	68fb      	ldr	r3, [r7, #12]
20015678:	681b      	ldr	r3, [r3, #0]
2001567a:	69db      	ldr	r3, [r3, #28]
2001567c:	f003 0308 	and.w	r3, r3, #8
20015680:	2b08      	cmp	r3, #8
20015682:	d110      	bne.n	200156a6 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
20015684:	68fb      	ldr	r3, [r7, #12]
20015686:	681b      	ldr	r3, [r3, #0]
20015688:	2208      	movs	r2, #8
2001568a:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
2001568c:	68f8      	ldr	r0, [r7, #12]
2001568e:	f000 fa94 	bl	20015bba <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
20015692:	68fb      	ldr	r3, [r7, #12]
20015694:	2208      	movs	r2, #8
20015696:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
2001569a:	68fb      	ldr	r3, [r7, #12]
2001569c:	2200      	movs	r2, #0
2001569e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
200156a2:	2301      	movs	r3, #1
200156a4:	e029      	b.n	200156fa <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
200156a6:	68fb      	ldr	r3, [r7, #12]
200156a8:	681b      	ldr	r3, [r3, #0]
200156aa:	69db      	ldr	r3, [r3, #28]
200156ac:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
200156b0:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
200156b4:	d111      	bne.n	200156da <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
200156b6:	68fb      	ldr	r3, [r7, #12]
200156b8:	681b      	ldr	r3, [r3, #0]
200156ba:	f44f 6200 	mov.w	r2, #2048	@ 0x800
200156be:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
200156c0:	68f8      	ldr	r0, [r7, #12]
200156c2:	f000 fa7a 	bl	20015bba <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
200156c6:	68fb      	ldr	r3, [r7, #12]
200156c8:	2220      	movs	r2, #32
200156ca:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
200156ce:	68fb      	ldr	r3, [r7, #12]
200156d0:	2200      	movs	r2, #0
200156d2:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
200156d6:	2303      	movs	r3, #3
200156d8:	e00f      	b.n	200156fa <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
200156da:	68fb      	ldr	r3, [r7, #12]
200156dc:	681b      	ldr	r3, [r3, #0]
200156de:	69da      	ldr	r2, [r3, #28]
200156e0:	68bb      	ldr	r3, [r7, #8]
200156e2:	4013      	ands	r3, r2
200156e4:	68ba      	ldr	r2, [r7, #8]
200156e6:	429a      	cmp	r2, r3
200156e8:	bf0c      	ite	eq
200156ea:	2301      	moveq	r3, #1
200156ec:	2300      	movne	r3, #0
200156ee:	b2db      	uxtb	r3, r3
200156f0:	461a      	mov	r2, r3
200156f2:	79fb      	ldrb	r3, [r7, #7]
200156f4:	429a      	cmp	r2, r3
200156f6:	d0a0      	beq.n	2001563a <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
200156f8:	2300      	movs	r3, #0
}
200156fa:	4618      	mov	r0, r3
200156fc:	3710      	adds	r7, #16
200156fe:	46bd      	mov	sp, r7
20015700:	bd80      	pop	{r7, pc}
	...

20015704 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
20015704:	b480      	push	{r7}
20015706:	b0a3      	sub	sp, #140	@ 0x8c
20015708:	af00      	add	r7, sp, #0
2001570a:	60f8      	str	r0, [r7, #12]
2001570c:	60b9      	str	r1, [r7, #8]
2001570e:	4613      	mov	r3, r2
20015710:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr  = pData;
20015712:	68fb      	ldr	r3, [r7, #12]
20015714:	68ba      	ldr	r2, [r7, #8]
20015716:	659a      	str	r2, [r3, #88]	@ 0x58
  huart->RxXferSize  = Size;
20015718:	68fb      	ldr	r3, [r7, #12]
2001571a:	88fa      	ldrh	r2, [r7, #6]
2001571c:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
  huart->RxXferCount = Size;
20015720:	68fb      	ldr	r3, [r7, #12]
20015722:	88fa      	ldrh	r2, [r7, #6]
20015724:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
  huart->RxISR       = NULL;
20015728:	68fb      	ldr	r3, [r7, #12]
2001572a:	2200      	movs	r2, #0
2001572c:	675a      	str	r2, [r3, #116]	@ 0x74

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
2001572e:	68fb      	ldr	r3, [r7, #12]
20015730:	689b      	ldr	r3, [r3, #8]
20015732:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
20015736:	d10e      	bne.n	20015756 <UART_Start_Receive_IT+0x52>
20015738:	68fb      	ldr	r3, [r7, #12]
2001573a:	691b      	ldr	r3, [r3, #16]
2001573c:	2b00      	cmp	r3, #0
2001573e:	d105      	bne.n	2001574c <UART_Start_Receive_IT+0x48>
20015740:	68fb      	ldr	r3, [r7, #12]
20015742:	f240 12ff 	movw	r2, #511	@ 0x1ff
20015746:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
2001574a:	e02d      	b.n	200157a8 <UART_Start_Receive_IT+0xa4>
2001574c:	68fb      	ldr	r3, [r7, #12]
2001574e:	22ff      	movs	r2, #255	@ 0xff
20015750:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
20015754:	e028      	b.n	200157a8 <UART_Start_Receive_IT+0xa4>
20015756:	68fb      	ldr	r3, [r7, #12]
20015758:	689b      	ldr	r3, [r3, #8]
2001575a:	2b00      	cmp	r3, #0
2001575c:	d10d      	bne.n	2001577a <UART_Start_Receive_IT+0x76>
2001575e:	68fb      	ldr	r3, [r7, #12]
20015760:	691b      	ldr	r3, [r3, #16]
20015762:	2b00      	cmp	r3, #0
20015764:	d104      	bne.n	20015770 <UART_Start_Receive_IT+0x6c>
20015766:	68fb      	ldr	r3, [r7, #12]
20015768:	22ff      	movs	r2, #255	@ 0xff
2001576a:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
2001576e:	e01b      	b.n	200157a8 <UART_Start_Receive_IT+0xa4>
20015770:	68fb      	ldr	r3, [r7, #12]
20015772:	227f      	movs	r2, #127	@ 0x7f
20015774:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
20015778:	e016      	b.n	200157a8 <UART_Start_Receive_IT+0xa4>
2001577a:	68fb      	ldr	r3, [r7, #12]
2001577c:	689b      	ldr	r3, [r3, #8]
2001577e:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
20015782:	d10d      	bne.n	200157a0 <UART_Start_Receive_IT+0x9c>
20015784:	68fb      	ldr	r3, [r7, #12]
20015786:	691b      	ldr	r3, [r3, #16]
20015788:	2b00      	cmp	r3, #0
2001578a:	d104      	bne.n	20015796 <UART_Start_Receive_IT+0x92>
2001578c:	68fb      	ldr	r3, [r7, #12]
2001578e:	227f      	movs	r2, #127	@ 0x7f
20015790:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
20015794:	e008      	b.n	200157a8 <UART_Start_Receive_IT+0xa4>
20015796:	68fb      	ldr	r3, [r7, #12]
20015798:	223f      	movs	r2, #63	@ 0x3f
2001579a:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
2001579e:	e003      	b.n	200157a8 <UART_Start_Receive_IT+0xa4>
200157a0:	68fb      	ldr	r3, [r7, #12]
200157a2:	2200      	movs	r2, #0
200157a4:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60

  huart->ErrorCode = HAL_UART_ERROR_NONE;
200157a8:	68fb      	ldr	r3, [r7, #12]
200157aa:	2200      	movs	r2, #0
200157ac:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
  huart->RxState = HAL_UART_STATE_BUSY_RX;
200157b0:	68fb      	ldr	r3, [r7, #12]
200157b2:	2222      	movs	r2, #34	@ 0x22
200157b4:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
200157b8:	68fb      	ldr	r3, [r7, #12]
200157ba:	681b      	ldr	r3, [r3, #0]
200157bc:	3308      	adds	r3, #8
200157be:	667b      	str	r3, [r7, #100]	@ 0x64
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
200157c0:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
200157c2:	e853 3f00 	ldrex	r3, [r3]
200157c6:	663b      	str	r3, [r7, #96]	@ 0x60
   return(result);
200157c8:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
200157ca:	f043 0301 	orr.w	r3, r3, #1
200157ce:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
200157d2:	68fb      	ldr	r3, [r7, #12]
200157d4:	681b      	ldr	r3, [r3, #0]
200157d6:	3308      	adds	r3, #8
200157d8:	f8d7 2084 	ldr.w	r2, [r7, #132]	@ 0x84
200157dc:	673a      	str	r2, [r7, #112]	@ 0x70
200157de:	66fb      	str	r3, [r7, #108]	@ 0x6c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
200157e0:	6ef9      	ldr	r1, [r7, #108]	@ 0x6c
200157e2:	6f3a      	ldr	r2, [r7, #112]	@ 0x70
200157e4:	e841 2300 	strex	r3, r2, [r1]
200157e8:	66bb      	str	r3, [r7, #104]	@ 0x68
   return(result);
200157ea:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
200157ec:	2b00      	cmp	r3, #0
200157ee:	d1e3      	bne.n	200157b8 <UART_Start_Receive_IT+0xb4>

  /* Configure Rx interrupt processing */
  if ((huart->FifoMode == UART_FIFOMODE_ENABLE) && (Size >= huart->NbRxDataToProcess))
200157f0:	68fb      	ldr	r3, [r7, #12]
200157f2:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
200157f4:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
200157f8:	d14f      	bne.n	2001589a <UART_Start_Receive_IT+0x196>
200157fa:	68fb      	ldr	r3, [r7, #12]
200157fc:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
20015800:	88fa      	ldrh	r2, [r7, #6]
20015802:	429a      	cmp	r2, r3
20015804:	d349      	bcc.n	2001589a <UART_Start_Receive_IT+0x196>
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
20015806:	68fb      	ldr	r3, [r7, #12]
20015808:	689b      	ldr	r3, [r3, #8]
2001580a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
2001580e:	d107      	bne.n	20015820 <UART_Start_Receive_IT+0x11c>
20015810:	68fb      	ldr	r3, [r7, #12]
20015812:	691b      	ldr	r3, [r3, #16]
20015814:	2b00      	cmp	r3, #0
20015816:	d103      	bne.n	20015820 <UART_Start_Receive_IT+0x11c>
    {
      huart->RxISR = UART_RxISR_16BIT_FIFOEN;
20015818:	68fb      	ldr	r3, [r7, #12]
2001581a:	4a47      	ldr	r2, [pc, #284]	@ (20015938 <UART_Start_Receive_IT+0x234>)
2001581c:	675a      	str	r2, [r3, #116]	@ 0x74
2001581e:	e002      	b.n	20015826 <UART_Start_Receive_IT+0x122>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT_FIFOEN;
20015820:	68fb      	ldr	r3, [r7, #12]
20015822:	4a46      	ldr	r2, [pc, #280]	@ (2001593c <UART_Start_Receive_IT+0x238>)
20015824:	675a      	str	r2, [r3, #116]	@ 0x74
    }

    /* Enable the UART Parity Error interrupt and RX FIFO Threshold interrupt */
    if (huart->Init.Parity != UART_PARITY_NONE)
20015826:	68fb      	ldr	r3, [r7, #12]
20015828:	691b      	ldr	r3, [r3, #16]
2001582a:	2b00      	cmp	r3, #0
2001582c:	d01a      	beq.n	20015864 <UART_Start_Receive_IT+0x160>
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
2001582e:	68fb      	ldr	r3, [r7, #12]
20015830:	681b      	ldr	r3, [r3, #0]
20015832:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
20015834:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
20015836:	e853 3f00 	ldrex	r3, [r3]
2001583a:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
2001583c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
2001583e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
20015842:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
20015846:	68fb      	ldr	r3, [r7, #12]
20015848:	681b      	ldr	r3, [r3, #0]
2001584a:	461a      	mov	r2, r3
2001584c:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
20015850:	65fb      	str	r3, [r7, #92]	@ 0x5c
20015852:	65ba      	str	r2, [r7, #88]	@ 0x58
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
20015854:	6db9      	ldr	r1, [r7, #88]	@ 0x58
20015856:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
20015858:	e841 2300 	strex	r3, r2, [r1]
2001585c:	657b      	str	r3, [r7, #84]	@ 0x54
   return(result);
2001585e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
20015860:	2b00      	cmp	r3, #0
20015862:	d1e4      	bne.n	2001582e <UART_Start_Receive_IT+0x12a>
    }
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
20015864:	68fb      	ldr	r3, [r7, #12]
20015866:	681b      	ldr	r3, [r3, #0]
20015868:	3308      	adds	r3, #8
2001586a:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
2001586c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
2001586e:	e853 3f00 	ldrex	r3, [r3]
20015872:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
20015874:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
20015876:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
2001587a:	67fb      	str	r3, [r7, #124]	@ 0x7c
2001587c:	68fb      	ldr	r3, [r7, #12]
2001587e:	681b      	ldr	r3, [r3, #0]
20015880:	3308      	adds	r3, #8
20015882:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
20015884:	64ba      	str	r2, [r7, #72]	@ 0x48
20015886:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
20015888:	6c79      	ldr	r1, [r7, #68]	@ 0x44
2001588a:	6cba      	ldr	r2, [r7, #72]	@ 0x48
2001588c:	e841 2300 	strex	r3, r2, [r1]
20015890:	643b      	str	r3, [r7, #64]	@ 0x40
   return(result);
20015892:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
20015894:	2b00      	cmp	r3, #0
20015896:	d1e5      	bne.n	20015864 <UART_Start_Receive_IT+0x160>
20015898:	e046      	b.n	20015928 <UART_Start_Receive_IT+0x224>
  }
  else
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
2001589a:	68fb      	ldr	r3, [r7, #12]
2001589c:	689b      	ldr	r3, [r3, #8]
2001589e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
200158a2:	d107      	bne.n	200158b4 <UART_Start_Receive_IT+0x1b0>
200158a4:	68fb      	ldr	r3, [r7, #12]
200158a6:	691b      	ldr	r3, [r3, #16]
200158a8:	2b00      	cmp	r3, #0
200158aa:	d103      	bne.n	200158b4 <UART_Start_Receive_IT+0x1b0>
    {
      huart->RxISR = UART_RxISR_16BIT;
200158ac:	68fb      	ldr	r3, [r7, #12]
200158ae:	4a24      	ldr	r2, [pc, #144]	@ (20015940 <UART_Start_Receive_IT+0x23c>)
200158b0:	675a      	str	r2, [r3, #116]	@ 0x74
200158b2:	e002      	b.n	200158ba <UART_Start_Receive_IT+0x1b6>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT;
200158b4:	68fb      	ldr	r3, [r7, #12]
200158b6:	4a23      	ldr	r2, [pc, #140]	@ (20015944 <UART_Start_Receive_IT+0x240>)
200158b8:	675a      	str	r2, [r3, #116]	@ 0x74
    }

    /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
    if (huart->Init.Parity != UART_PARITY_NONE)
200158ba:	68fb      	ldr	r3, [r7, #12]
200158bc:	691b      	ldr	r3, [r3, #16]
200158be:	2b00      	cmp	r3, #0
200158c0:	d019      	beq.n	200158f6 <UART_Start_Receive_IT+0x1f2>
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE_RXFNEIE);
200158c2:	68fb      	ldr	r3, [r7, #12]
200158c4:	681b      	ldr	r3, [r3, #0]
200158c6:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
200158c8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
200158ca:	e853 3f00 	ldrex	r3, [r3]
200158ce:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
200158d0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
200158d2:	f443 7390 	orr.w	r3, r3, #288	@ 0x120
200158d6:	677b      	str	r3, [r7, #116]	@ 0x74
200158d8:	68fb      	ldr	r3, [r7, #12]
200158da:	681b      	ldr	r3, [r3, #0]
200158dc:	461a      	mov	r2, r3
200158de:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
200158e0:	637b      	str	r3, [r7, #52]	@ 0x34
200158e2:	633a      	str	r2, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
200158e4:	6b39      	ldr	r1, [r7, #48]	@ 0x30
200158e6:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
200158e8:	e841 2300 	strex	r3, r2, [r1]
200158ec:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
200158ee:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
200158f0:	2b00      	cmp	r3, #0
200158f2:	d1e6      	bne.n	200158c2 <UART_Start_Receive_IT+0x1be>
200158f4:	e018      	b.n	20015928 <UART_Start_Receive_IT+0x224>
    }
    else
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
200158f6:	68fb      	ldr	r3, [r7, #12]
200158f8:	681b      	ldr	r3, [r3, #0]
200158fa:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
200158fc:	697b      	ldr	r3, [r7, #20]
200158fe:	e853 3f00 	ldrex	r3, [r3]
20015902:	613b      	str	r3, [r7, #16]
   return(result);
20015904:	693b      	ldr	r3, [r7, #16]
20015906:	f043 0320 	orr.w	r3, r3, #32
2001590a:	67bb      	str	r3, [r7, #120]	@ 0x78
2001590c:	68fb      	ldr	r3, [r7, #12]
2001590e:	681b      	ldr	r3, [r3, #0]
20015910:	461a      	mov	r2, r3
20015912:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
20015914:	623b      	str	r3, [r7, #32]
20015916:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
20015918:	69f9      	ldr	r1, [r7, #28]
2001591a:	6a3a      	ldr	r2, [r7, #32]
2001591c:	e841 2300 	strex	r3, r2, [r1]
20015920:	61bb      	str	r3, [r7, #24]
   return(result);
20015922:	69bb      	ldr	r3, [r7, #24]
20015924:	2b00      	cmp	r3, #0
20015926:	d1e6      	bne.n	200158f6 <UART_Start_Receive_IT+0x1f2>
    }
  }
  return HAL_OK;
20015928:	2300      	movs	r3, #0
}
2001592a:	4618      	mov	r0, r3
2001592c:	378c      	adds	r7, #140	@ 0x8c
2001592e:	46bd      	mov	sp, r7
20015930:	f85d 7b04 	ldr.w	r7, [sp], #4
20015934:	4770      	bx	lr
20015936:	bf00      	nop
20015938:	20016b71 	.word	0x20016b71
2001593c:	20016801 	.word	0x20016801
20015940:	2001663d 	.word	0x2001663d
20015944:	20016479 	.word	0x20016479

20015948 <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
20015948:	b580      	push	{r7, lr}
2001594a:	b098      	sub	sp, #96	@ 0x60
2001594c:	af00      	add	r7, sp, #0
2001594e:	60f8      	str	r0, [r7, #12]
20015950:	60b9      	str	r1, [r7, #8]
20015952:	4613      	mov	r3, r2
20015954:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status;
  uint16_t nbByte = Size;
20015956:	88fb      	ldrh	r3, [r7, #6]
20015958:	f8a7 305c 	strh.w	r3, [r7, #92]	@ 0x5c

  huart->pRxBuffPtr = pData;
2001595c:	68fb      	ldr	r3, [r7, #12]
2001595e:	68ba      	ldr	r2, [r7, #8]
20015960:	659a      	str	r2, [r3, #88]	@ 0x58
  huart->RxXferSize = Size;
20015962:	68fb      	ldr	r3, [r7, #12]
20015964:	88fa      	ldrh	r2, [r7, #6]
20015966:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
2001596a:	68fb      	ldr	r3, [r7, #12]
2001596c:	2200      	movs	r2, #0
2001596e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
  huart->RxState = HAL_UART_STATE_BUSY_RX;
20015972:	68fb      	ldr	r3, [r7, #12]
20015974:	2222      	movs	r2, #34	@ 0x22
20015976:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

  if (huart->hdmarx != NULL)
2001597a:	68fb      	ldr	r3, [r7, #12]
2001597c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
20015980:	2b00      	cmp	r3, #0
20015982:	d07c      	beq.n	20015a7e <UART_Start_Receive_DMA+0x136>
  {
    /* Set the UART DMA transfer complete callback */
    huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
20015984:	68fb      	ldr	r3, [r7, #12]
20015986:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
2001598a:	4a68      	ldr	r2, [pc, #416]	@ (20015b2c <UART_Start_Receive_DMA+0x1e4>)
2001598c:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
2001598e:	68fb      	ldr	r3, [r7, #12]
20015990:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
20015994:	4a66      	ldr	r2, [pc, #408]	@ (20015b30 <UART_Start_Receive_DMA+0x1e8>)
20015996:	665a      	str	r2, [r3, #100]	@ 0x64

    /* Set the DMA error callback */
    huart->hdmarx->XferErrorCallback = UART_DMAError;
20015998:	68fb      	ldr	r3, [r7, #12]
2001599a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
2001599e:	4a65      	ldr	r2, [pc, #404]	@ (20015b34 <UART_Start_Receive_DMA+0x1ec>)
200159a0:	669a      	str	r2, [r3, #104]	@ 0x68

    /* Set the DMA abort callback */
    huart->hdmarx->XferAbortCallback = NULL;
200159a2:	68fb      	ldr	r3, [r7, #12]
200159a4:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
200159a8:	2200      	movs	r2, #0
200159aa:	66da      	str	r2, [r3, #108]	@ 0x6c

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, so nbByte should be equal to Size * 2 */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
200159ac:	68fb      	ldr	r3, [r7, #12]
200159ae:	689b      	ldr	r3, [r3, #8]
200159b0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
200159b4:	d107      	bne.n	200159c6 <UART_Start_Receive_DMA+0x7e>
200159b6:	68fb      	ldr	r3, [r7, #12]
200159b8:	691b      	ldr	r3, [r3, #16]
200159ba:	2b00      	cmp	r3, #0
200159bc:	d103      	bne.n	200159c6 <UART_Start_Receive_DMA+0x7e>
    {
      nbByte = Size * 2U;
200159be:	88fb      	ldrh	r3, [r7, #6]
200159c0:	005b      	lsls	r3, r3, #1
200159c2:	f8a7 305c 	strh.w	r3, [r7, #92]	@ 0x5c
    }

    /* Check linked list mode */
    if ((huart->hdmarx->Mode & DMA_LINKEDLIST) == DMA_LINKEDLIST)
200159c6:	68fb      	ldr	r3, [r7, #12]
200159c8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
200159cc:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
200159ce:	f003 0380 	and.w	r3, r3, #128	@ 0x80
200159d2:	2b00      	cmp	r3, #0
200159d4:	d034      	beq.n	20015a40 <UART_Start_Receive_DMA+0xf8>
    {
      if ((huart->hdmarx->LinkedListQueue != NULL) && (huart->hdmarx->LinkedListQueue->Head != NULL))
200159d6:	68fb      	ldr	r3, [r7, #12]
200159d8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
200159dc:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
200159de:	2b00      	cmp	r3, #0
200159e0:	d02a      	beq.n	20015a38 <UART_Start_Receive_DMA+0xf0>
200159e2:	68fb      	ldr	r3, [r7, #12]
200159e4:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
200159e8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
200159ea:	681b      	ldr	r3, [r3, #0]
200159ec:	2b00      	cmp	r3, #0
200159ee:	d023      	beq.n	20015a38 <UART_Start_Receive_DMA+0xf0>
      {
        /* Set DMA data size */
        huart->hdmarx->LinkedListQueue->Head->LinkRegisters[NODE_CBR1_DEFAULT_OFFSET] = nbByte;
200159f0:	68fb      	ldr	r3, [r7, #12]
200159f2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
200159f6:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
200159f8:	681b      	ldr	r3, [r3, #0]
200159fa:	f8b7 205c 	ldrh.w	r2, [r7, #92]	@ 0x5c
200159fe:	609a      	str	r2, [r3, #8]

        /* Set DMA source address */
        huart->hdmarx->LinkedListQueue->Head->LinkRegisters[NODE_CSAR_DEFAULT_OFFSET] =
          (uint32_t)&huart->Instance->RDR;
20015a00:	68fb      	ldr	r3, [r7, #12]
20015a02:	681b      	ldr	r3, [r3, #0]
20015a04:	f103 0224 	add.w	r2, r3, #36	@ 0x24
        huart->hdmarx->LinkedListQueue->Head->LinkRegisters[NODE_CSAR_DEFAULT_OFFSET] =
20015a08:	68fb      	ldr	r3, [r7, #12]
20015a0a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
20015a0e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
20015a10:	681b      	ldr	r3, [r3, #0]
20015a12:	60da      	str	r2, [r3, #12]

        /* Set DMA destination address */
        huart->hdmarx->LinkedListQueue->Head->LinkRegisters[NODE_CDAR_DEFAULT_OFFSET] = (uint32_t)huart->pRxBuffPtr;
20015a14:	68fb      	ldr	r3, [r7, #12]
20015a16:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
20015a18:	68fb      	ldr	r3, [r7, #12]
20015a1a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
20015a1e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
20015a20:	681b      	ldr	r3, [r3, #0]
20015a22:	611a      	str	r2, [r3, #16]

        /* Enable the UART receive DMA channel */
        status = HAL_DMAEx_List_Start_IT(huart->hdmarx);
20015a24:	68fb      	ldr	r3, [r7, #12]
20015a26:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
20015a2a:	4618      	mov	r0, r3
20015a2c:	f7ef fade 	bl	20004fec <HAL_DMAEx_List_Start_IT>
20015a30:	4603      	mov	r3, r0
20015a32:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
20015a36:	e014      	b.n	20015a62 <UART_Start_Receive_DMA+0x11a>
      }
      else
      {
        /* Update status */
        status = HAL_ERROR;
20015a38:	2301      	movs	r3, #1
20015a3a:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
20015a3e:	e010      	b.n	20015a62 <UART_Start_Receive_DMA+0x11a>
      }
    }
    else
    {
      /* Enable the UART receive DMA channel */
      status = HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->RDR, (uint32_t)huart->pRxBuffPtr, nbByte);
20015a40:	68fb      	ldr	r3, [r7, #12]
20015a42:	f8d3 0080 	ldr.w	r0, [r3, #128]	@ 0x80
20015a46:	68fb      	ldr	r3, [r7, #12]
20015a48:	681b      	ldr	r3, [r3, #0]
20015a4a:	3324      	adds	r3, #36	@ 0x24
20015a4c:	4619      	mov	r1, r3
20015a4e:	68fb      	ldr	r3, [r7, #12]
20015a50:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
20015a52:	461a      	mov	r2, r3
20015a54:	f8b7 305c 	ldrh.w	r3, [r7, #92]	@ 0x5c
20015a58:	f7ee f8d6 	bl	20003c08 <HAL_DMA_Start_IT>
20015a5c:	4603      	mov	r3, r0
20015a5e:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
    }

    if (status != HAL_OK)
20015a62:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
20015a66:	2b00      	cmp	r3, #0
20015a68:	d009      	beq.n	20015a7e <UART_Start_Receive_DMA+0x136>
    {
      /* Set error code to DMA */
      huart->ErrorCode = HAL_UART_ERROR_DMA;
20015a6a:	68fb      	ldr	r3, [r7, #12]
20015a6c:	2210      	movs	r2, #16
20015a6e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

      /* Restore huart->RxState to ready */
      huart->RxState = HAL_UART_STATE_READY;
20015a72:	68fb      	ldr	r3, [r7, #12]
20015a74:	2220      	movs	r2, #32
20015a76:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      return HAL_ERROR;
20015a7a:	2301      	movs	r3, #1
20015a7c:	e051      	b.n	20015b22 <UART_Start_Receive_DMA+0x1da>
    }
  }

  /* Enable the UART Parity Error Interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
20015a7e:	68fb      	ldr	r3, [r7, #12]
20015a80:	691b      	ldr	r3, [r3, #16]
20015a82:	2b00      	cmp	r3, #0
20015a84:	d018      	beq.n	20015ab8 <UART_Start_Receive_DMA+0x170>
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
20015a86:	68fb      	ldr	r3, [r7, #12]
20015a88:	681b      	ldr	r3, [r3, #0]
20015a8a:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
20015a8c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
20015a8e:	e853 3f00 	ldrex	r3, [r3]
20015a92:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
20015a94:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
20015a96:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
20015a9a:	65bb      	str	r3, [r7, #88]	@ 0x58
20015a9c:	68fb      	ldr	r3, [r7, #12]
20015a9e:	681b      	ldr	r3, [r3, #0]
20015aa0:	461a      	mov	r2, r3
20015aa2:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
20015aa4:	64fb      	str	r3, [r7, #76]	@ 0x4c
20015aa6:	64ba      	str	r2, [r7, #72]	@ 0x48
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
20015aa8:	6cb9      	ldr	r1, [r7, #72]	@ 0x48
20015aaa:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
20015aac:	e841 2300 	strex	r3, r2, [r1]
20015ab0:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
20015ab2:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
20015ab4:	2b00      	cmp	r3, #0
20015ab6:	d1e6      	bne.n	20015a86 <UART_Start_Receive_DMA+0x13e>
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
20015ab8:	68fb      	ldr	r3, [r7, #12]
20015aba:	681b      	ldr	r3, [r3, #0]
20015abc:	3308      	adds	r3, #8
20015abe:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
20015ac0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
20015ac2:	e853 3f00 	ldrex	r3, [r3]
20015ac6:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
20015ac8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
20015aca:	f043 0301 	orr.w	r3, r3, #1
20015ace:	657b      	str	r3, [r7, #84]	@ 0x54
20015ad0:	68fb      	ldr	r3, [r7, #12]
20015ad2:	681b      	ldr	r3, [r3, #0]
20015ad4:	3308      	adds	r3, #8
20015ad6:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
20015ad8:	63ba      	str	r2, [r7, #56]	@ 0x38
20015ada:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
20015adc:	6b79      	ldr	r1, [r7, #52]	@ 0x34
20015ade:	6bba      	ldr	r2, [r7, #56]	@ 0x38
20015ae0:	e841 2300 	strex	r3, r2, [r1]
20015ae4:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
20015ae6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
20015ae8:	2b00      	cmp	r3, #0
20015aea:	d1e5      	bne.n	20015ab8 <UART_Start_Receive_DMA+0x170>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
20015aec:	68fb      	ldr	r3, [r7, #12]
20015aee:	681b      	ldr	r3, [r3, #0]
20015af0:	3308      	adds	r3, #8
20015af2:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
20015af4:	69bb      	ldr	r3, [r7, #24]
20015af6:	e853 3f00 	ldrex	r3, [r3]
20015afa:	617b      	str	r3, [r7, #20]
   return(result);
20015afc:	697b      	ldr	r3, [r7, #20]
20015afe:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
20015b02:	653b      	str	r3, [r7, #80]	@ 0x50
20015b04:	68fb      	ldr	r3, [r7, #12]
20015b06:	681b      	ldr	r3, [r3, #0]
20015b08:	3308      	adds	r3, #8
20015b0a:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
20015b0c:	627a      	str	r2, [r7, #36]	@ 0x24
20015b0e:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
20015b10:	6a39      	ldr	r1, [r7, #32]
20015b12:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
20015b14:	e841 2300 	strex	r3, r2, [r1]
20015b18:	61fb      	str	r3, [r7, #28]
   return(result);
20015b1a:	69fb      	ldr	r3, [r7, #28]
20015b1c:	2b00      	cmp	r3, #0
20015b1e:	d1e5      	bne.n	20015aec <UART_Start_Receive_DMA+0x1a4>

  return HAL_OK;
20015b20:	2300      	movs	r3, #0
}
20015b22:	4618      	mov	r0, r3
20015b24:	3760      	adds	r7, #96	@ 0x60
20015b26:	46bd      	mov	sp, r7
20015b28:	bd80      	pop	{r7, pc}
20015b2a:	bf00      	nop
20015b2c:	20015d03 	.word	0x20015d03
20015b30:	20015e2b 	.word	0x20015e2b
20015b34:	20015e9d 	.word	0x20015e9d

20015b38 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
20015b38:	b480      	push	{r7}
20015b3a:	b08f      	sub	sp, #60	@ 0x3c
20015b3c:	af00      	add	r7, sp, #0
20015b3e:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE, TCIE, TXFT interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE | USART_CR1_TCIE));
20015b40:	687b      	ldr	r3, [r7, #4]
20015b42:	681b      	ldr	r3, [r3, #0]
20015b44:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
20015b46:	6a3b      	ldr	r3, [r7, #32]
20015b48:	e853 3f00 	ldrex	r3, [r3]
20015b4c:	61fb      	str	r3, [r7, #28]
   return(result);
20015b4e:	69fb      	ldr	r3, [r7, #28]
20015b50:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
20015b54:	637b      	str	r3, [r7, #52]	@ 0x34
20015b56:	687b      	ldr	r3, [r7, #4]
20015b58:	681b      	ldr	r3, [r3, #0]
20015b5a:	461a      	mov	r2, r3
20015b5c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
20015b5e:	62fb      	str	r3, [r7, #44]	@ 0x2c
20015b60:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
20015b62:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
20015b64:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
20015b66:	e841 2300 	strex	r3, r2, [r1]
20015b6a:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
20015b6c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
20015b6e:	2b00      	cmp	r3, #0
20015b70:	d1e6      	bne.n	20015b40 <UART_EndTxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_TXFTIE));
20015b72:	687b      	ldr	r3, [r7, #4]
20015b74:	681b      	ldr	r3, [r3, #0]
20015b76:	3308      	adds	r3, #8
20015b78:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
20015b7a:	68fb      	ldr	r3, [r7, #12]
20015b7c:	e853 3f00 	ldrex	r3, [r3]
20015b80:	60bb      	str	r3, [r7, #8]
   return(result);
20015b82:	68bb      	ldr	r3, [r7, #8]
20015b84:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
20015b88:	633b      	str	r3, [r7, #48]	@ 0x30
20015b8a:	687b      	ldr	r3, [r7, #4]
20015b8c:	681b      	ldr	r3, [r3, #0]
20015b8e:	3308      	adds	r3, #8
20015b90:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
20015b92:	61ba      	str	r2, [r7, #24]
20015b94:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
20015b96:	6979      	ldr	r1, [r7, #20]
20015b98:	69ba      	ldr	r2, [r7, #24]
20015b9a:	e841 2300 	strex	r3, r2, [r1]
20015b9e:	613b      	str	r3, [r7, #16]
   return(result);
20015ba0:	693b      	ldr	r3, [r7, #16]
20015ba2:	2b00      	cmp	r3, #0
20015ba4:	d1e5      	bne.n	20015b72 <UART_EndTxTransfer+0x3a>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
20015ba6:	687b      	ldr	r3, [r7, #4]
20015ba8:	2220      	movs	r2, #32
20015baa:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
}
20015bae:	bf00      	nop
20015bb0:	373c      	adds	r7, #60	@ 0x3c
20015bb2:	46bd      	mov	sp, r7
20015bb4:	f85d 7b04 	ldr.w	r7, [sp], #4
20015bb8:	4770      	bx	lr

20015bba <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
20015bba:	b480      	push	{r7}
20015bbc:	b095      	sub	sp, #84	@ 0x54
20015bbe:	af00      	add	r7, sp, #0
20015bc0:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
20015bc2:	687b      	ldr	r3, [r7, #4]
20015bc4:	681b      	ldr	r3, [r3, #0]
20015bc6:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
20015bc8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
20015bca:	e853 3f00 	ldrex	r3, [r3]
20015bce:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
20015bd0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
20015bd2:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
20015bd6:	64fb      	str	r3, [r7, #76]	@ 0x4c
20015bd8:	687b      	ldr	r3, [r7, #4]
20015bda:	681b      	ldr	r3, [r3, #0]
20015bdc:	461a      	mov	r2, r3
20015bde:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
20015be0:	643b      	str	r3, [r7, #64]	@ 0x40
20015be2:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
20015be4:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
20015be6:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
20015be8:	e841 2300 	strex	r3, r2, [r1]
20015bec:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
20015bee:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
20015bf0:	2b00      	cmp	r3, #0
20015bf2:	d1e6      	bne.n	20015bc2 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
20015bf4:	687b      	ldr	r3, [r7, #4]
20015bf6:	681b      	ldr	r3, [r3, #0]
20015bf8:	3308      	adds	r3, #8
20015bfa:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
20015bfc:	6a3b      	ldr	r3, [r7, #32]
20015bfe:	e853 3f00 	ldrex	r3, [r3]
20015c02:	61fb      	str	r3, [r7, #28]
   return(result);
20015c04:	69fb      	ldr	r3, [r7, #28]
20015c06:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
20015c0a:	f023 0301 	bic.w	r3, r3, #1
20015c0e:	64bb      	str	r3, [r7, #72]	@ 0x48
20015c10:	687b      	ldr	r3, [r7, #4]
20015c12:	681b      	ldr	r3, [r3, #0]
20015c14:	3308      	adds	r3, #8
20015c16:	6cba      	ldr	r2, [r7, #72]	@ 0x48
20015c18:	62fa      	str	r2, [r7, #44]	@ 0x2c
20015c1a:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
20015c1c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
20015c1e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
20015c20:	e841 2300 	strex	r3, r2, [r1]
20015c24:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
20015c26:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
20015c28:	2b00      	cmp	r3, #0
20015c2a:	d1e3      	bne.n	20015bf4 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
20015c2c:	687b      	ldr	r3, [r7, #4]
20015c2e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
20015c30:	2b01      	cmp	r3, #1
20015c32:	d118      	bne.n	20015c66 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
20015c34:	687b      	ldr	r3, [r7, #4]
20015c36:	681b      	ldr	r3, [r3, #0]
20015c38:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
20015c3a:	68fb      	ldr	r3, [r7, #12]
20015c3c:	e853 3f00 	ldrex	r3, [r3]
20015c40:	60bb      	str	r3, [r7, #8]
   return(result);
20015c42:	68bb      	ldr	r3, [r7, #8]
20015c44:	f023 0310 	bic.w	r3, r3, #16
20015c48:	647b      	str	r3, [r7, #68]	@ 0x44
20015c4a:	687b      	ldr	r3, [r7, #4]
20015c4c:	681b      	ldr	r3, [r3, #0]
20015c4e:	461a      	mov	r2, r3
20015c50:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
20015c52:	61bb      	str	r3, [r7, #24]
20015c54:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
20015c56:	6979      	ldr	r1, [r7, #20]
20015c58:	69ba      	ldr	r2, [r7, #24]
20015c5a:	e841 2300 	strex	r3, r2, [r1]
20015c5e:	613b      	str	r3, [r7, #16]
   return(result);
20015c60:	693b      	ldr	r3, [r7, #16]
20015c62:	2b00      	cmp	r3, #0
20015c64:	d1e6      	bne.n	20015c34 <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
20015c66:	687b      	ldr	r3, [r7, #4]
20015c68:	2220      	movs	r2, #32
20015c6a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
20015c6e:	687b      	ldr	r3, [r7, #4]
20015c70:	2200      	movs	r2, #0
20015c72:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
20015c74:	687b      	ldr	r3, [r7, #4]
20015c76:	2200      	movs	r2, #0
20015c78:	675a      	str	r2, [r3, #116]	@ 0x74
}
20015c7a:	bf00      	nop
20015c7c:	3754      	adds	r7, #84	@ 0x54
20015c7e:	46bd      	mov	sp, r7
20015c80:	f85d 7b04 	ldr.w	r7, [sp], #4
20015c84:	4770      	bx	lr

20015c86 <UART_DMATransmitCplt>:
  * @brief DMA UART transmit process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
20015c86:	b580      	push	{r7, lr}
20015c88:	b08a      	sub	sp, #40	@ 0x28
20015c8a:	af00      	add	r7, sp, #0
20015c8c:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
20015c8e:	687b      	ldr	r3, [r7, #4]
20015c90:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
20015c92:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Check if DMA in circular mode */
  if (hdma->Mode != DMA_LINKEDLIST_CIRCULAR)
20015c94:	687b      	ldr	r3, [r7, #4]
20015c96:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
20015c98:	2b81      	cmp	r3, #129	@ 0x81
20015c9a:	d01d      	beq.n	20015cd8 <UART_DMATransmitCplt+0x52>
  {
    huart->TxXferCount = 0U;
20015c9c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
20015c9e:	2200      	movs	r2, #0
20015ca0:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);

#endif /* !USART_DMAREQUESTS_SW_WA */
    /* Enable the UART Transmit Complete Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
20015ca4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
20015ca6:	681b      	ldr	r3, [r3, #0]
20015ca8:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
20015caa:	693b      	ldr	r3, [r7, #16]
20015cac:	e853 3f00 	ldrex	r3, [r3]
20015cb0:	60fb      	str	r3, [r7, #12]
   return(result);
20015cb2:	68fb      	ldr	r3, [r7, #12]
20015cb4:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
20015cb8:	623b      	str	r3, [r7, #32]
20015cba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
20015cbc:	681b      	ldr	r3, [r3, #0]
20015cbe:	461a      	mov	r2, r3
20015cc0:	6a3b      	ldr	r3, [r7, #32]
20015cc2:	61fb      	str	r3, [r7, #28]
20015cc4:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
20015cc6:	69b9      	ldr	r1, [r7, #24]
20015cc8:	69fa      	ldr	r2, [r7, #28]
20015cca:	e841 2300 	strex	r3, r2, [r1]
20015cce:	617b      	str	r3, [r7, #20]
   return(result);
20015cd0:	697b      	ldr	r3, [r7, #20]
20015cd2:	2b00      	cmp	r3, #0
20015cd4:	d1e6      	bne.n	20015ca4 <UART_DMATransmitCplt+0x1e>
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
20015cd6:	e002      	b.n	20015cde <UART_DMATransmitCplt+0x58>
    HAL_UART_TxCpltCallback(huart);
20015cd8:	6a78      	ldr	r0, [r7, #36]	@ 0x24
20015cda:	f7fe ff3d 	bl	20014b58 <HAL_UART_TxCpltCallback>
}
20015cde:	bf00      	nop
20015ce0:	3728      	adds	r7, #40	@ 0x28
20015ce2:	46bd      	mov	sp, r7
20015ce4:	bd80      	pop	{r7, pc}

20015ce6 <UART_DMATxHalfCplt>:
  * @brief DMA UART transmit process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
20015ce6:	b580      	push	{r7, lr}
20015ce8:	b084      	sub	sp, #16
20015cea:	af00      	add	r7, sp, #0
20015cec:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
20015cee:	687b      	ldr	r3, [r7, #4]
20015cf0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
20015cf2:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx Half complete callback*/
  huart->TxHalfCpltCallback(huart);
#else
  /*Call legacy weak Tx Half complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
20015cf4:	68f8      	ldr	r0, [r7, #12]
20015cf6:	f7fe ff39 	bl	20014b6c <HAL_UART_TxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
20015cfa:	bf00      	nop
20015cfc:	3710      	adds	r7, #16
20015cfe:	46bd      	mov	sp, r7
20015d00:	bd80      	pop	{r7, pc}

20015d02 <UART_DMAReceiveCplt>:
  * @brief DMA UART receive process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
20015d02:	b580      	push	{r7, lr}
20015d04:	b096      	sub	sp, #88	@ 0x58
20015d06:	af00      	add	r7, sp, #0
20015d08:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
20015d0a:	687b      	ldr	r3, [r7, #4]
20015d0c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
20015d0e:	657b      	str	r3, [r7, #84]	@ 0x54

  /* Check if DMA in circular mode */
  if (hdma->Mode != DMA_LINKEDLIST_CIRCULAR)
20015d10:	687b      	ldr	r3, [r7, #4]
20015d12:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
20015d14:	2b81      	cmp	r3, #129	@ 0x81
20015d16:	d057      	beq.n	20015dc8 <UART_DMAReceiveCplt+0xc6>
  {
    huart->RxXferCount = 0U;
20015d18:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
20015d1a:	2200      	movs	r2, #0
20015d1c:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
20015d20:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
20015d22:	681b      	ldr	r3, [r3, #0]
20015d24:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
20015d26:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
20015d28:	e853 3f00 	ldrex	r3, [r3]
20015d2c:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
20015d2e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
20015d30:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
20015d34:	653b      	str	r3, [r7, #80]	@ 0x50
20015d36:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
20015d38:	681b      	ldr	r3, [r3, #0]
20015d3a:	461a      	mov	r2, r3
20015d3c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
20015d3e:	643b      	str	r3, [r7, #64]	@ 0x40
20015d40:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
20015d42:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
20015d44:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
20015d46:	e841 2300 	strex	r3, r2, [r1]
20015d4a:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
20015d4c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
20015d4e:	2b00      	cmp	r3, #0
20015d50:	d1e6      	bne.n	20015d20 <UART_DMAReceiveCplt+0x1e>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
20015d52:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
20015d54:	681b      	ldr	r3, [r3, #0]
20015d56:	3308      	adds	r3, #8
20015d58:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
20015d5a:	6a3b      	ldr	r3, [r7, #32]
20015d5c:	e853 3f00 	ldrex	r3, [r3]
20015d60:	61fb      	str	r3, [r7, #28]
   return(result);
20015d62:	69fb      	ldr	r3, [r7, #28]
20015d64:	f023 0301 	bic.w	r3, r3, #1
20015d68:	64fb      	str	r3, [r7, #76]	@ 0x4c
20015d6a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
20015d6c:	681b      	ldr	r3, [r3, #0]
20015d6e:	3308      	adds	r3, #8
20015d70:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
20015d72:	62fa      	str	r2, [r7, #44]	@ 0x2c
20015d74:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
20015d76:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
20015d78:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
20015d7a:	e841 2300 	strex	r3, r2, [r1]
20015d7e:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
20015d80:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
20015d82:	2b00      	cmp	r3, #0
20015d84:	d1e5      	bne.n	20015d52 <UART_DMAReceiveCplt+0x50>
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);

#endif /* !USART_DMAREQUESTS_SW_WA */
    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
20015d86:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
20015d88:	2220      	movs	r2, #32
20015d8a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
20015d8e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
20015d90:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
20015d92:	2b01      	cmp	r3, #1
20015d94:	d118      	bne.n	20015dc8 <UART_DMAReceiveCplt+0xc6>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
20015d96:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
20015d98:	681b      	ldr	r3, [r3, #0]
20015d9a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
20015d9c:	68fb      	ldr	r3, [r7, #12]
20015d9e:	e853 3f00 	ldrex	r3, [r3]
20015da2:	60bb      	str	r3, [r7, #8]
   return(result);
20015da4:	68bb      	ldr	r3, [r7, #8]
20015da6:	f023 0310 	bic.w	r3, r3, #16
20015daa:	64bb      	str	r3, [r7, #72]	@ 0x48
20015dac:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
20015dae:	681b      	ldr	r3, [r3, #0]
20015db0:	461a      	mov	r2, r3
20015db2:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
20015db4:	61bb      	str	r3, [r7, #24]
20015db6:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
20015db8:	6979      	ldr	r1, [r7, #20]
20015dba:	69ba      	ldr	r2, [r7, #24]
20015dbc:	e841 2300 	strex	r3, r2, [r1]
20015dc0:	613b      	str	r3, [r7, #16]
   return(result);
20015dc2:	693b      	ldr	r3, [r7, #16]
20015dc4:	2b00      	cmp	r3, #0
20015dc6:	d1e6      	bne.n	20015d96 <UART_DMAReceiveCplt+0x94>
    }
  }

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Transfer Complete */
  huart->RxEventType = HAL_UART_RXEVENT_TC;
20015dc8:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
20015dca:	2200      	movs	r2, #0
20015dcc:	671a      	str	r2, [r3, #112]	@ 0x70

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
20015dce:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
20015dd0:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
20015dd2:	2b01      	cmp	r3, #1
20015dd4:	d122      	bne.n	20015e1c <UART_DMAReceiveCplt+0x11a>
  {
    huart->RxXferCount = 0;
20015dd6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
20015dd8:	2200      	movs	r2, #0
20015dda:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    /* Check current nb of data still to be received on DMA side.
       DMA Normal mode, remaining nb of data will be 0
       DMA Circular mode, remaining nb of data is reset to RxXferSize */
    uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(hdma);
20015dde:	687b      	ldr	r3, [r7, #4]
20015de0:	681b      	ldr	r3, [r3, #0]
20015de2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
20015de4:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
    if (nb_remaining_rx_data < huart->RxXferSize)
20015de8:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
20015dea:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
20015dee:	f8b7 2046 	ldrh.w	r2, [r7, #70]	@ 0x46
20015df2:	429a      	cmp	r2, r3
20015df4:	d204      	bcs.n	20015e00 <UART_DMAReceiveCplt+0xfe>
    {
      /* Update nb of remaining data */
      huart->RxXferCount = nb_remaining_rx_data;
20015df6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
20015df8:	f8b7 2046 	ldrh.w	r2, [r7, #70]	@ 0x46
20015dfc:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
20015e00:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
20015e02:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
20015e06:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
20015e08:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
20015e0c:	b29b      	uxth	r3, r3
20015e0e:	1ad3      	subs	r3, r2, r3
20015e10:	b29b      	uxth	r3, r3
20015e12:	4619      	mov	r1, r3
20015e14:	6d78      	ldr	r0, [r7, #84]	@ 0x54
20015e16:	f7fe feef 	bl	20014bf8 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
20015e1a:	e002      	b.n	20015e22 <UART_DMAReceiveCplt+0x120>
    HAL_UART_RxCpltCallback(huart);
20015e1c:	6d78      	ldr	r0, [r7, #84]	@ 0x54
20015e1e:	f7fe feaf 	bl	20014b80 <HAL_UART_RxCpltCallback>
}
20015e22:	bf00      	nop
20015e24:	3758      	adds	r7, #88	@ 0x58
20015e26:	46bd      	mov	sp, r7
20015e28:	bd80      	pop	{r7, pc}

20015e2a <UART_DMARxHalfCplt>:
  * @brief DMA UART receive process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
20015e2a:	b580      	push	{r7, lr}
20015e2c:	b084      	sub	sp, #16
20015e2e:	af00      	add	r7, sp, #0
20015e30:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
20015e32:	687b      	ldr	r3, [r7, #4]
20015e34:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
20015e36:	60fb      	str	r3, [r7, #12]

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Half Transfer */
  huart->RxEventType = HAL_UART_RXEVENT_HT;
20015e38:	68fb      	ldr	r3, [r7, #12]
20015e3a:	2201      	movs	r2, #1
20015e3c:	671a      	str	r2, [r3, #112]	@ 0x70

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
20015e3e:	68fb      	ldr	r3, [r7, #12]
20015e40:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
20015e42:	2b01      	cmp	r3, #1
20015e44:	d123      	bne.n	20015e8e <UART_DMARxHalfCplt+0x64>
  {
    huart->RxXferCount = huart->RxXferSize / 2U;
20015e46:	68fb      	ldr	r3, [r7, #12]
20015e48:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
20015e4c:	085b      	lsrs	r3, r3, #1
20015e4e:	b29a      	uxth	r2, r3
20015e50:	68fb      	ldr	r3, [r7, #12]
20015e52:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    /* Check current nb of data still to be received on DMA side. */
    uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(hdma);
20015e56:	687b      	ldr	r3, [r7, #4]
20015e58:	681b      	ldr	r3, [r3, #0]
20015e5a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
20015e5c:	817b      	strh	r3, [r7, #10]
    if (nb_remaining_rx_data <= huart->RxXferSize)
20015e5e:	68fb      	ldr	r3, [r7, #12]
20015e60:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
20015e64:	897a      	ldrh	r2, [r7, #10]
20015e66:	429a      	cmp	r2, r3
20015e68:	d803      	bhi.n	20015e72 <UART_DMARxHalfCplt+0x48>
    {
      /* Update nb of remaining data */
      huart->RxXferCount = nb_remaining_rx_data;
20015e6a:	68fb      	ldr	r3, [r7, #12]
20015e6c:	897a      	ldrh	r2, [r7, #10]
20015e6e:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
20015e72:	68fb      	ldr	r3, [r7, #12]
20015e74:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
20015e78:	68fb      	ldr	r3, [r7, #12]
20015e7a:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
20015e7e:	b29b      	uxth	r3, r3
20015e80:	1ad3      	subs	r3, r2, r3
20015e82:	b29b      	uxth	r3, r3
20015e84:	4619      	mov	r1, r3
20015e86:	68f8      	ldr	r0, [r7, #12]
20015e88:	f7fe feb6 	bl	20014bf8 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
20015e8c:	e002      	b.n	20015e94 <UART_DMARxHalfCplt+0x6a>
    HAL_UART_RxHalfCpltCallback(huart);
20015e8e:	68f8      	ldr	r0, [r7, #12]
20015e90:	f7fe fe80 	bl	20014b94 <HAL_UART_RxHalfCpltCallback>
}
20015e94:	bf00      	nop
20015e96:	3710      	adds	r7, #16
20015e98:	46bd      	mov	sp, r7
20015e9a:	bd80      	pop	{r7, pc}

20015e9c <UART_DMAError>:
  * @brief DMA UART communication error callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
20015e9c:	b580      	push	{r7, lr}
20015e9e:	b086      	sub	sp, #24
20015ea0:	af00      	add	r7, sp, #0
20015ea2:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
20015ea4:	687b      	ldr	r3, [r7, #4]
20015ea6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
20015ea8:	617b      	str	r3, [r7, #20]

  const HAL_UART_StateTypeDef gstate = huart->gState;
20015eaa:	697b      	ldr	r3, [r7, #20]
20015eac:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
20015eb0:	613b      	str	r3, [r7, #16]
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
20015eb2:	697b      	ldr	r3, [r7, #20]
20015eb4:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
20015eb8:	60fb      	str	r3, [r7, #12]

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
20015eba:	697b      	ldr	r3, [r7, #20]
20015ebc:	681b      	ldr	r3, [r3, #0]
20015ebe:	689b      	ldr	r3, [r3, #8]
20015ec0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
20015ec4:	2b80      	cmp	r3, #128	@ 0x80
20015ec6:	d109      	bne.n	20015edc <UART_DMAError+0x40>
20015ec8:	693b      	ldr	r3, [r7, #16]
20015eca:	2b21      	cmp	r3, #33	@ 0x21
20015ecc:	d106      	bne.n	20015edc <UART_DMAError+0x40>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    huart->TxXferCount = 0U;
20015ece:	697b      	ldr	r3, [r7, #20]
20015ed0:	2200      	movs	r2, #0
20015ed2:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    UART_EndTxTransfer(huart);
20015ed6:	6978      	ldr	r0, [r7, #20]
20015ed8:	f7ff fe2e 	bl	20015b38 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
20015edc:	697b      	ldr	r3, [r7, #20]
20015ede:	681b      	ldr	r3, [r3, #0]
20015ee0:	689b      	ldr	r3, [r3, #8]
20015ee2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
20015ee6:	2b40      	cmp	r3, #64	@ 0x40
20015ee8:	d109      	bne.n	20015efe <UART_DMAError+0x62>
20015eea:	68fb      	ldr	r3, [r7, #12]
20015eec:	2b22      	cmp	r3, #34	@ 0x22
20015eee:	d106      	bne.n	20015efe <UART_DMAError+0x62>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    huart->RxXferCount = 0U;
20015ef0:	697b      	ldr	r3, [r7, #20]
20015ef2:	2200      	movs	r2, #0
20015ef4:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
    UART_EndRxTransfer(huart);
20015ef8:	6978      	ldr	r0, [r7, #20]
20015efa:	f7ff fe5e 	bl	20015bba <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
20015efe:	697b      	ldr	r3, [r7, #20]
20015f00:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
20015f04:	f043 0210 	orr.w	r2, r3, #16
20015f08:	697b      	ldr	r3, [r7, #20]
20015f0a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
20015f0e:	6978      	ldr	r0, [r7, #20]
20015f10:	f7fe fe4a 	bl	20014ba8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
20015f14:	bf00      	nop
20015f16:	3718      	adds	r7, #24
20015f18:	46bd      	mov	sp, r7
20015f1a:	bd80      	pop	{r7, pc}

20015f1c <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
20015f1c:	b580      	push	{r7, lr}
20015f1e:	b084      	sub	sp, #16
20015f20:	af00      	add	r7, sp, #0
20015f22:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
20015f24:	687b      	ldr	r3, [r7, #4]
20015f26:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
20015f28:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
20015f2a:	68fb      	ldr	r3, [r7, #12]
20015f2c:	2200      	movs	r2, #0
20015f2e:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
20015f32:	68f8      	ldr	r0, [r7, #12]
20015f34:	f7fe fe38 	bl	20014ba8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
20015f38:	bf00      	nop
20015f3a:	3710      	adds	r7, #16
20015f3c:	46bd      	mov	sp, r7
20015f3e:	bd80      	pop	{r7, pc}

20015f40 <UART_DMATxAbortCallback>:
  *         Abort still ongoing for Rx DMA Handle.
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMATxAbortCallback(DMA_HandleTypeDef *hdma)
{
20015f40:	b580      	push	{r7, lr}
20015f42:	b084      	sub	sp, #16
20015f44:	af00      	add	r7, sp, #0
20015f46:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
20015f48:	687b      	ldr	r3, [r7, #4]
20015f4a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
20015f4c:	60fb      	str	r3, [r7, #12]

  huart->hdmatx->XferAbortCallback = NULL;
20015f4e:	68fb      	ldr	r3, [r7, #12]
20015f50:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
20015f52:	2200      	movs	r2, #0
20015f54:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Check if an Abort process is still ongoing */
  if (huart->hdmarx != NULL)
20015f56:	68fb      	ldr	r3, [r7, #12]
20015f58:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
20015f5c:	2b00      	cmp	r3, #0
20015f5e:	d005      	beq.n	20015f6c <UART_DMATxAbortCallback+0x2c>
  {
    if (huart->hdmarx->XferAbortCallback != NULL)
20015f60:	68fb      	ldr	r3, [r7, #12]
20015f62:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
20015f66:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
20015f68:	2b00      	cmp	r3, #0
20015f6a:	d12b      	bne.n	20015fc4 <UART_DMATxAbortCallback+0x84>
      return;
    }
  }

  /* No Abort process still ongoing : All DMA channels are aborted, call user Abort Complete callback */
  huart->TxXferCount = 0U;
20015f6c:	68fb      	ldr	r3, [r7, #12]
20015f6e:	2200      	movs	r2, #0
20015f70:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
  huart->RxXferCount = 0U;
20015f74:	68fb      	ldr	r3, [r7, #12]
20015f76:	2200      	movs	r2, #0
20015f78:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

  /* Reset errorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
20015f7c:	68fb      	ldr	r3, [r7, #12]
20015f7e:	2200      	movs	r2, #0
20015f80:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Clear the Error flags in the ICR register */
  __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF | UART_CLEAR_NEF | UART_CLEAR_PEF | UART_CLEAR_FEF);
20015f84:	68fb      	ldr	r3, [r7, #12]
20015f86:	681b      	ldr	r3, [r3, #0]
20015f88:	220f      	movs	r2, #15
20015f8a:	621a      	str	r2, [r3, #32]

  /* Flush the whole TX FIFO (if needed) */
  if (huart->FifoMode == UART_FIFOMODE_ENABLE)
20015f8c:	68fb      	ldr	r3, [r7, #12]
20015f8e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
20015f90:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
20015f94:	d107      	bne.n	20015fa6 <UART_DMATxAbortCallback+0x66>
  {
    __HAL_UART_SEND_REQ(huart, UART_TXDATA_FLUSH_REQUEST);
20015f96:	68fb      	ldr	r3, [r7, #12]
20015f98:	681b      	ldr	r3, [r3, #0]
20015f9a:	699a      	ldr	r2, [r3, #24]
20015f9c:	68fb      	ldr	r3, [r7, #12]
20015f9e:	681b      	ldr	r3, [r3, #0]
20015fa0:	f042 0210 	orr.w	r2, r2, #16
20015fa4:	619a      	str	r2, [r3, #24]
  }

  /* Restore huart->gState and huart->RxState to Ready */
  huart->gState  = HAL_UART_STATE_READY;
20015fa6:	68fb      	ldr	r3, [r7, #12]
20015fa8:	2220      	movs	r2, #32
20015faa:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
20015fae:	68fb      	ldr	r3, [r7, #12]
20015fb0:	2220      	movs	r2, #32
20015fb2:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
20015fb6:	68fb      	ldr	r3, [r7, #12]
20015fb8:	2200      	movs	r2, #0
20015fba:	66da      	str	r2, [r3, #108]	@ 0x6c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /* Call registered Abort complete callback */
  huart->AbortCpltCallback(huart);
#else
  /* Call legacy weak Abort complete callback */
  HAL_UART_AbortCpltCallback(huart);
20015fbc:	68f8      	ldr	r0, [r7, #12]
20015fbe:	f7fe fdfd 	bl	20014bbc <HAL_UART_AbortCpltCallback>
20015fc2:	e000      	b.n	20015fc6 <UART_DMATxAbortCallback+0x86>
      return;
20015fc4:	bf00      	nop
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
20015fc6:	3710      	adds	r7, #16
20015fc8:	46bd      	mov	sp, r7
20015fca:	bd80      	pop	{r7, pc}

20015fcc <UART_DMARxAbortCallback>:
  *         Abort still ongoing for Tx DMA Handle.
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMARxAbortCallback(DMA_HandleTypeDef *hdma)
{
20015fcc:	b580      	push	{r7, lr}
20015fce:	b084      	sub	sp, #16
20015fd0:	af00      	add	r7, sp, #0
20015fd2:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
20015fd4:	687b      	ldr	r3, [r7, #4]
20015fd6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
20015fd8:	60fb      	str	r3, [r7, #12]

  huart->hdmarx->XferAbortCallback = NULL;
20015fda:	68fb      	ldr	r3, [r7, #12]
20015fdc:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
20015fe0:	2200      	movs	r2, #0
20015fe2:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Check if an Abort process is still ongoing */
  if (huart->hdmatx != NULL)
20015fe4:	68fb      	ldr	r3, [r7, #12]
20015fe6:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
20015fe8:	2b00      	cmp	r3, #0
20015fea:	d004      	beq.n	20015ff6 <UART_DMARxAbortCallback+0x2a>
  {
    if (huart->hdmatx->XferAbortCallback != NULL)
20015fec:	68fb      	ldr	r3, [r7, #12]
20015fee:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
20015ff0:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
20015ff2:	2b00      	cmp	r3, #0
20015ff4:	d126      	bne.n	20016044 <UART_DMARxAbortCallback+0x78>
      return;
    }
  }

  /* No Abort process still ongoing : All DMA channels are aborted, call user Abort Complete callback */
  huart->TxXferCount = 0U;
20015ff6:	68fb      	ldr	r3, [r7, #12]
20015ff8:	2200      	movs	r2, #0
20015ffa:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
  huart->RxXferCount = 0U;
20015ffe:	68fb      	ldr	r3, [r7, #12]
20016000:	2200      	movs	r2, #0
20016002:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

  /* Reset errorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
20016006:	68fb      	ldr	r3, [r7, #12]
20016008:	2200      	movs	r2, #0
2001600a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Clear the Error flags in the ICR register */
  __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF | UART_CLEAR_NEF | UART_CLEAR_PEF | UART_CLEAR_FEF);
2001600e:	68fb      	ldr	r3, [r7, #12]
20016010:	681b      	ldr	r3, [r3, #0]
20016012:	220f      	movs	r2, #15
20016014:	621a      	str	r2, [r3, #32]

  /* Discard the received data */
  __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
20016016:	68fb      	ldr	r3, [r7, #12]
20016018:	681b      	ldr	r3, [r3, #0]
2001601a:	699a      	ldr	r2, [r3, #24]
2001601c:	68fb      	ldr	r3, [r7, #12]
2001601e:	681b      	ldr	r3, [r3, #0]
20016020:	f042 0208 	orr.w	r2, r2, #8
20016024:	619a      	str	r2, [r3, #24]

  /* Restore huart->gState and huart->RxState to Ready */
  huart->gState  = HAL_UART_STATE_READY;
20016026:	68fb      	ldr	r3, [r7, #12]
20016028:	2220      	movs	r2, #32
2001602a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
2001602e:	68fb      	ldr	r3, [r7, #12]
20016030:	2220      	movs	r2, #32
20016032:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
20016036:	68fb      	ldr	r3, [r7, #12]
20016038:	2200      	movs	r2, #0
2001603a:	66da      	str	r2, [r3, #108]	@ 0x6c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /* Call registered Abort complete callback */
  huart->AbortCpltCallback(huart);
#else
  /* Call legacy weak Abort complete callback */
  HAL_UART_AbortCpltCallback(huart);
2001603c:	68f8      	ldr	r0, [r7, #12]
2001603e:	f7fe fdbd 	bl	20014bbc <HAL_UART_AbortCpltCallback>
20016042:	e000      	b.n	20016046 <UART_DMARxAbortCallback+0x7a>
      return;
20016044:	bf00      	nop
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
20016046:	3710      	adds	r7, #16
20016048:	46bd      	mov	sp, r7
2001604a:	bd80      	pop	{r7, pc}

2001604c <UART_DMATxOnlyAbortCallback>:
  *         and leads to user Tx Abort Complete callback execution).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMATxOnlyAbortCallback(DMA_HandleTypeDef *hdma)
{
2001604c:	b580      	push	{r7, lr}
2001604e:	b084      	sub	sp, #16
20016050:	af00      	add	r7, sp, #0
20016052:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
20016054:	687b      	ldr	r3, [r7, #4]
20016056:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
20016058:	60fb      	str	r3, [r7, #12]

  huart->TxXferCount = 0U;
2001605a:	68fb      	ldr	r3, [r7, #12]
2001605c:	2200      	movs	r2, #0
2001605e:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

  /* Flush the whole TX FIFO (if needed) */
  if (huart->FifoMode == UART_FIFOMODE_ENABLE)
20016062:	68fb      	ldr	r3, [r7, #12]
20016064:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
20016066:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
2001606a:	d107      	bne.n	2001607c <UART_DMATxOnlyAbortCallback+0x30>
  {
    __HAL_UART_SEND_REQ(huart, UART_TXDATA_FLUSH_REQUEST);
2001606c:	68fb      	ldr	r3, [r7, #12]
2001606e:	681b      	ldr	r3, [r3, #0]
20016070:	699a      	ldr	r2, [r3, #24]
20016072:	68fb      	ldr	r3, [r7, #12]
20016074:	681b      	ldr	r3, [r3, #0]
20016076:	f042 0210 	orr.w	r2, r2, #16
2001607a:	619a      	str	r2, [r3, #24]
  }

  /* Restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
2001607c:	68fb      	ldr	r3, [r7, #12]
2001607e:	2220      	movs	r2, #32
20016080:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /* Call registered Abort Transmit Complete Callback */
  huart->AbortTransmitCpltCallback(huart);
#else
  /* Call legacy weak Abort Transmit Complete Callback */
  HAL_UART_AbortTransmitCpltCallback(huart);
20016084:	68f8      	ldr	r0, [r7, #12]
20016086:	f7fe fda3 	bl	20014bd0 <HAL_UART_AbortTransmitCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
2001608a:	bf00      	nop
2001608c:	3710      	adds	r7, #16
2001608e:	46bd      	mov	sp, r7
20016090:	bd80      	pop	{r7, pc}

20016092 <UART_DMARxOnlyAbortCallback>:
  *         and leads to user Rx Abort Complete callback execution).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMARxOnlyAbortCallback(DMA_HandleTypeDef *hdma)
{
20016092:	b580      	push	{r7, lr}
20016094:	b084      	sub	sp, #16
20016096:	af00      	add	r7, sp, #0
20016098:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
2001609a:	687b      	ldr	r3, [r7, #4]
2001609c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
2001609e:	60fb      	str	r3, [r7, #12]

  huart->RxXferCount = 0U;
200160a0:	68fb      	ldr	r3, [r7, #12]
200160a2:	2200      	movs	r2, #0
200160a4:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

  /* Clear the Error flags in the ICR register */
  __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF | UART_CLEAR_NEF | UART_CLEAR_PEF | UART_CLEAR_FEF);
200160a8:	68fb      	ldr	r3, [r7, #12]
200160aa:	681b      	ldr	r3, [r3, #0]
200160ac:	220f      	movs	r2, #15
200160ae:	621a      	str	r2, [r3, #32]

  /* Discard the received data */
  __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
200160b0:	68fb      	ldr	r3, [r7, #12]
200160b2:	681b      	ldr	r3, [r3, #0]
200160b4:	699a      	ldr	r2, [r3, #24]
200160b6:	68fb      	ldr	r3, [r7, #12]
200160b8:	681b      	ldr	r3, [r3, #0]
200160ba:	f042 0208 	orr.w	r2, r2, #8
200160be:	619a      	str	r2, [r3, #24]

  /* Restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
200160c0:	68fb      	ldr	r3, [r7, #12]
200160c2:	2220      	movs	r2, #32
200160c4:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
200160c8:	68fb      	ldr	r3, [r7, #12]
200160ca:	2200      	movs	r2, #0
200160cc:	66da      	str	r2, [r3, #108]	@ 0x6c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /* Call registered Abort Receive Complete Callback */
  huart->AbortReceiveCpltCallback(huart);
#else
  /* Call legacy weak Abort Receive Complete Callback */
  HAL_UART_AbortReceiveCpltCallback(huart);
200160ce:	68f8      	ldr	r0, [r7, #12]
200160d0:	f7fe fd88 	bl	20014be4 <HAL_UART_AbortReceiveCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
200160d4:	bf00      	nop
200160d6:	3710      	adds	r7, #16
200160d8:	46bd      	mov	sp, r7
200160da:	bd80      	pop	{r7, pc}

200160dc <UART_TxISR_8BIT>:
  *         interruptions have been enabled by HAL_UART_Transmit_IT().
  * @param huart UART handle.
  * @retval None
  */
static void UART_TxISR_8BIT(UART_HandleTypeDef *huart)
{
200160dc:	b480      	push	{r7}
200160de:	b08f      	sub	sp, #60	@ 0x3c
200160e0:	af00      	add	r7, sp, #0
200160e2:	6078      	str	r0, [r7, #4]
  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
200160e4:	687b      	ldr	r3, [r7, #4]
200160e6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
200160ea:	2b21      	cmp	r3, #33	@ 0x21
200160ec:	d14c      	bne.n	20016188 <UART_TxISR_8BIT+0xac>
  {
    if (huart->TxXferCount == 0U)
200160ee:	687b      	ldr	r3, [r7, #4]
200160f0:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
200160f4:	b29b      	uxth	r3, r3
200160f6:	2b00      	cmp	r3, #0
200160f8:	d132      	bne.n	20016160 <UART_TxISR_8BIT+0x84>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE_TXFNFIE);
200160fa:	687b      	ldr	r3, [r7, #4]
200160fc:	681b      	ldr	r3, [r3, #0]
200160fe:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
20016100:	6a3b      	ldr	r3, [r7, #32]
20016102:	e853 3f00 	ldrex	r3, [r3]
20016106:	61fb      	str	r3, [r7, #28]
   return(result);
20016108:	69fb      	ldr	r3, [r7, #28]
2001610a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
2001610e:	637b      	str	r3, [r7, #52]	@ 0x34
20016110:	687b      	ldr	r3, [r7, #4]
20016112:	681b      	ldr	r3, [r3, #0]
20016114:	461a      	mov	r2, r3
20016116:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
20016118:	62fb      	str	r3, [r7, #44]	@ 0x2c
2001611a:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
2001611c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
2001611e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
20016120:	e841 2300 	strex	r3, r2, [r1]
20016124:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
20016126:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
20016128:	2b00      	cmp	r3, #0
2001612a:	d1e6      	bne.n	200160fa <UART_TxISR_8BIT+0x1e>

      /* Enable the UART Transmit Complete Interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
2001612c:	687b      	ldr	r3, [r7, #4]
2001612e:	681b      	ldr	r3, [r3, #0]
20016130:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
20016132:	68fb      	ldr	r3, [r7, #12]
20016134:	e853 3f00 	ldrex	r3, [r3]
20016138:	60bb      	str	r3, [r7, #8]
   return(result);
2001613a:	68bb      	ldr	r3, [r7, #8]
2001613c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
20016140:	633b      	str	r3, [r7, #48]	@ 0x30
20016142:	687b      	ldr	r3, [r7, #4]
20016144:	681b      	ldr	r3, [r3, #0]
20016146:	461a      	mov	r2, r3
20016148:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
2001614a:	61bb      	str	r3, [r7, #24]
2001614c:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
2001614e:	6979      	ldr	r1, [r7, #20]
20016150:	69ba      	ldr	r2, [r7, #24]
20016152:	e841 2300 	strex	r3, r2, [r1]
20016156:	613b      	str	r3, [r7, #16]
   return(result);
20016158:	693b      	ldr	r3, [r7, #16]
2001615a:	2b00      	cmp	r3, #0
2001615c:	d1e6      	bne.n	2001612c <UART_TxISR_8BIT+0x50>
      huart->Instance->TDR = (uint8_t)(*huart->pTxBuffPtr & (uint8_t)0xFF);
      huart->pTxBuffPtr++;
      huart->TxXferCount--;
    }
  }
}
2001615e:	e013      	b.n	20016188 <UART_TxISR_8BIT+0xac>
      huart->Instance->TDR = (uint8_t)(*huart->pTxBuffPtr & (uint8_t)0xFF);
20016160:	687b      	ldr	r3, [r7, #4]
20016162:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
20016164:	781a      	ldrb	r2, [r3, #0]
20016166:	687b      	ldr	r3, [r7, #4]
20016168:	681b      	ldr	r3, [r3, #0]
2001616a:	629a      	str	r2, [r3, #40]	@ 0x28
      huart->pTxBuffPtr++;
2001616c:	687b      	ldr	r3, [r7, #4]
2001616e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
20016170:	1c5a      	adds	r2, r3, #1
20016172:	687b      	ldr	r3, [r7, #4]
20016174:	651a      	str	r2, [r3, #80]	@ 0x50
      huart->TxXferCount--;
20016176:	687b      	ldr	r3, [r7, #4]
20016178:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
2001617c:	b29b      	uxth	r3, r3
2001617e:	3b01      	subs	r3, #1
20016180:	b29a      	uxth	r2, r3
20016182:	687b      	ldr	r3, [r7, #4]
20016184:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
}
20016188:	bf00      	nop
2001618a:	373c      	adds	r7, #60	@ 0x3c
2001618c:	46bd      	mov	sp, r7
2001618e:	f85d 7b04 	ldr.w	r7, [sp], #4
20016192:	4770      	bx	lr

20016194 <UART_TxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Transmit_IT().
  * @param huart UART handle.
  * @retval None
  */
static void UART_TxISR_16BIT(UART_HandleTypeDef *huart)
{
20016194:	b480      	push	{r7}
20016196:	b091      	sub	sp, #68	@ 0x44
20016198:	af00      	add	r7, sp, #0
2001619a:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
2001619c:	687b      	ldr	r3, [r7, #4]
2001619e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
200161a2:	2b21      	cmp	r3, #33	@ 0x21
200161a4:	d151      	bne.n	2001624a <UART_TxISR_16BIT+0xb6>
  {
    if (huart->TxXferCount == 0U)
200161a6:	687b      	ldr	r3, [r7, #4]
200161a8:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
200161ac:	b29b      	uxth	r3, r3
200161ae:	2b00      	cmp	r3, #0
200161b0:	d132      	bne.n	20016218 <UART_TxISR_16BIT+0x84>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE_TXFNFIE);
200161b2:	687b      	ldr	r3, [r7, #4]
200161b4:	681b      	ldr	r3, [r3, #0]
200161b6:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
200161b8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
200161ba:	e853 3f00 	ldrex	r3, [r3]
200161be:	623b      	str	r3, [r7, #32]
   return(result);
200161c0:	6a3b      	ldr	r3, [r7, #32]
200161c2:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
200161c6:	63bb      	str	r3, [r7, #56]	@ 0x38
200161c8:	687b      	ldr	r3, [r7, #4]
200161ca:	681b      	ldr	r3, [r3, #0]
200161cc:	461a      	mov	r2, r3
200161ce:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
200161d0:	633b      	str	r3, [r7, #48]	@ 0x30
200161d2:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
200161d4:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
200161d6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
200161d8:	e841 2300 	strex	r3, r2, [r1]
200161dc:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
200161de:	6abb      	ldr	r3, [r7, #40]	@ 0x28
200161e0:	2b00      	cmp	r3, #0
200161e2:	d1e6      	bne.n	200161b2 <UART_TxISR_16BIT+0x1e>

      /* Enable the UART Transmit Complete Interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
200161e4:	687b      	ldr	r3, [r7, #4]
200161e6:	681b      	ldr	r3, [r3, #0]
200161e8:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
200161ea:	693b      	ldr	r3, [r7, #16]
200161ec:	e853 3f00 	ldrex	r3, [r3]
200161f0:	60fb      	str	r3, [r7, #12]
   return(result);
200161f2:	68fb      	ldr	r3, [r7, #12]
200161f4:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
200161f8:	637b      	str	r3, [r7, #52]	@ 0x34
200161fa:	687b      	ldr	r3, [r7, #4]
200161fc:	681b      	ldr	r3, [r3, #0]
200161fe:	461a      	mov	r2, r3
20016200:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
20016202:	61fb      	str	r3, [r7, #28]
20016204:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
20016206:	69b9      	ldr	r1, [r7, #24]
20016208:	69fa      	ldr	r2, [r7, #28]
2001620a:	e841 2300 	strex	r3, r2, [r1]
2001620e:	617b      	str	r3, [r7, #20]
   return(result);
20016210:	697b      	ldr	r3, [r7, #20]
20016212:	2b00      	cmp	r3, #0
20016214:	d1e6      	bne.n	200161e4 <UART_TxISR_16BIT+0x50>
      huart->Instance->TDR = (((uint32_t)(*tmp)) & 0x01FFUL);
      huart->pTxBuffPtr += 2U;
      huart->TxXferCount--;
    }
  }
}
20016216:	e018      	b.n	2001624a <UART_TxISR_16BIT+0xb6>
      tmp = (const uint16_t *) huart->pTxBuffPtr;
20016218:	687b      	ldr	r3, [r7, #4]
2001621a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
2001621c:	63fb      	str	r3, [r7, #60]	@ 0x3c
      huart->Instance->TDR = (((uint32_t)(*tmp)) & 0x01FFUL);
2001621e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
20016220:	881b      	ldrh	r3, [r3, #0]
20016222:	461a      	mov	r2, r3
20016224:	687b      	ldr	r3, [r7, #4]
20016226:	681b      	ldr	r3, [r3, #0]
20016228:	f3c2 0208 	ubfx	r2, r2, #0, #9
2001622c:	629a      	str	r2, [r3, #40]	@ 0x28
      huart->pTxBuffPtr += 2U;
2001622e:	687b      	ldr	r3, [r7, #4]
20016230:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
20016232:	1c9a      	adds	r2, r3, #2
20016234:	687b      	ldr	r3, [r7, #4]
20016236:	651a      	str	r2, [r3, #80]	@ 0x50
      huart->TxXferCount--;
20016238:	687b      	ldr	r3, [r7, #4]
2001623a:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
2001623e:	b29b      	uxth	r3, r3
20016240:	3b01      	subs	r3, #1
20016242:	b29a      	uxth	r2, r3
20016244:	687b      	ldr	r3, [r7, #4]
20016246:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
}
2001624a:	bf00      	nop
2001624c:	3744      	adds	r7, #68	@ 0x44
2001624e:	46bd      	mov	sp, r7
20016250:	f85d 7b04 	ldr.w	r7, [sp], #4
20016254:	4770      	bx	lr

20016256 <UART_TxISR_8BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Transmit_IT().
  * @param huart UART handle.
  * @retval None
  */
static void UART_TxISR_8BIT_FIFOEN(UART_HandleTypeDef *huart)
{
20016256:	b480      	push	{r7}
20016258:	b091      	sub	sp, #68	@ 0x44
2001625a:	af00      	add	r7, sp, #0
2001625c:	6078      	str	r0, [r7, #4]
  uint16_t  nb_tx_data;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
2001625e:	687b      	ldr	r3, [r7, #4]
20016260:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
20016264:	2b21      	cmp	r3, #33	@ 0x21
20016266:	d160      	bne.n	2001632a <UART_TxISR_8BIT_FIFOEN+0xd4>
  {
    for (nb_tx_data = huart->NbTxDataToProcess ; nb_tx_data > 0U ; nb_tx_data--)
20016268:	687b      	ldr	r3, [r7, #4]
2001626a:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
2001626e:	87fb      	strh	r3, [r7, #62]	@ 0x3e
20016270:	e057      	b.n	20016322 <UART_TxISR_8BIT_FIFOEN+0xcc>
    {
      if (huart->TxXferCount == 0U)
20016272:	687b      	ldr	r3, [r7, #4]
20016274:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
20016278:	b29b      	uxth	r3, r3
2001627a:	2b00      	cmp	r3, #0
2001627c:	d133      	bne.n	200162e6 <UART_TxISR_8BIT_FIFOEN+0x90>
      {
        /* Disable the TX FIFO threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_TXFTIE);
2001627e:	687b      	ldr	r3, [r7, #4]
20016280:	681b      	ldr	r3, [r3, #0]
20016282:	3308      	adds	r3, #8
20016284:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
20016286:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
20016288:	e853 3f00 	ldrex	r3, [r3]
2001628c:	623b      	str	r3, [r7, #32]
   return(result);
2001628e:	6a3b      	ldr	r3, [r7, #32]
20016290:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
20016294:	63bb      	str	r3, [r7, #56]	@ 0x38
20016296:	687b      	ldr	r3, [r7, #4]
20016298:	681b      	ldr	r3, [r3, #0]
2001629a:	3308      	adds	r3, #8
2001629c:	6bba      	ldr	r2, [r7, #56]	@ 0x38
2001629e:	633a      	str	r2, [r7, #48]	@ 0x30
200162a0:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
200162a2:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
200162a4:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
200162a6:	e841 2300 	strex	r3, r2, [r1]
200162aa:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
200162ac:	6abb      	ldr	r3, [r7, #40]	@ 0x28
200162ae:	2b00      	cmp	r3, #0
200162b0:	d1e5      	bne.n	2001627e <UART_TxISR_8BIT_FIFOEN+0x28>

        /* Enable the UART Transmit Complete Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
200162b2:	687b      	ldr	r3, [r7, #4]
200162b4:	681b      	ldr	r3, [r3, #0]
200162b6:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
200162b8:	693b      	ldr	r3, [r7, #16]
200162ba:	e853 3f00 	ldrex	r3, [r3]
200162be:	60fb      	str	r3, [r7, #12]
   return(result);
200162c0:	68fb      	ldr	r3, [r7, #12]
200162c2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
200162c6:	637b      	str	r3, [r7, #52]	@ 0x34
200162c8:	687b      	ldr	r3, [r7, #4]
200162ca:	681b      	ldr	r3, [r3, #0]
200162cc:	461a      	mov	r2, r3
200162ce:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
200162d0:	61fb      	str	r3, [r7, #28]
200162d2:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
200162d4:	69b9      	ldr	r1, [r7, #24]
200162d6:	69fa      	ldr	r2, [r7, #28]
200162d8:	e841 2300 	strex	r3, r2, [r1]
200162dc:	617b      	str	r3, [r7, #20]
   return(result);
200162de:	697b      	ldr	r3, [r7, #20]
200162e0:	2b00      	cmp	r3, #0
200162e2:	d1e6      	bne.n	200162b2 <UART_TxISR_8BIT_FIFOEN+0x5c>

        break; /* force exit loop */
200162e4:	e021      	b.n	2001632a <UART_TxISR_8BIT_FIFOEN+0xd4>
      }
      else if (READ_BIT(huart->Instance->ISR, USART_ISR_TXE_TXFNF) != 0U)
200162e6:	687b      	ldr	r3, [r7, #4]
200162e8:	681b      	ldr	r3, [r3, #0]
200162ea:	69db      	ldr	r3, [r3, #28]
200162ec:	f003 0380 	and.w	r3, r3, #128	@ 0x80
200162f0:	2b00      	cmp	r3, #0
200162f2:	d013      	beq.n	2001631c <UART_TxISR_8BIT_FIFOEN+0xc6>
      {
        huart->Instance->TDR = (uint8_t)(*huart->pTxBuffPtr & (uint8_t)0xFF);
200162f4:	687b      	ldr	r3, [r7, #4]
200162f6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
200162f8:	781a      	ldrb	r2, [r3, #0]
200162fa:	687b      	ldr	r3, [r7, #4]
200162fc:	681b      	ldr	r3, [r3, #0]
200162fe:	629a      	str	r2, [r3, #40]	@ 0x28
        huart->pTxBuffPtr++;
20016300:	687b      	ldr	r3, [r7, #4]
20016302:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
20016304:	1c5a      	adds	r2, r3, #1
20016306:	687b      	ldr	r3, [r7, #4]
20016308:	651a      	str	r2, [r3, #80]	@ 0x50
        huart->TxXferCount--;
2001630a:	687b      	ldr	r3, [r7, #4]
2001630c:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
20016310:	b29b      	uxth	r3, r3
20016312:	3b01      	subs	r3, #1
20016314:	b29a      	uxth	r2, r3
20016316:	687b      	ldr	r3, [r7, #4]
20016318:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    for (nb_tx_data = huart->NbTxDataToProcess ; nb_tx_data > 0U ; nb_tx_data--)
2001631c:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
2001631e:	3b01      	subs	r3, #1
20016320:	87fb      	strh	r3, [r7, #62]	@ 0x3e
20016322:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
20016324:	2b00      	cmp	r3, #0
20016326:	d1a4      	bne.n	20016272 <UART_TxISR_8BIT_FIFOEN+0x1c>
      {
        /* Nothing to do */
      }
    }
  }
}
20016328:	e7ff      	b.n	2001632a <UART_TxISR_8BIT_FIFOEN+0xd4>
2001632a:	bf00      	nop
2001632c:	3744      	adds	r7, #68	@ 0x44
2001632e:	46bd      	mov	sp, r7
20016330:	f85d 7b04 	ldr.w	r7, [sp], #4
20016334:	4770      	bx	lr

20016336 <UART_TxISR_16BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Transmit_IT().
  * @param huart UART handle.
  * @retval None
  */
static void UART_TxISR_16BIT_FIFOEN(UART_HandleTypeDef *huart)
{
20016336:	b480      	push	{r7}
20016338:	b091      	sub	sp, #68	@ 0x44
2001633a:	af00      	add	r7, sp, #0
2001633c:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;
  uint16_t  nb_tx_data;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
2001633e:	687b      	ldr	r3, [r7, #4]
20016340:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
20016344:	2b21      	cmp	r3, #33	@ 0x21
20016346:	d165      	bne.n	20016414 <UART_TxISR_16BIT_FIFOEN+0xde>
  {
    for (nb_tx_data = huart->NbTxDataToProcess ; nb_tx_data > 0U ; nb_tx_data--)
20016348:	687b      	ldr	r3, [r7, #4]
2001634a:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
2001634e:	87fb      	strh	r3, [r7, #62]	@ 0x3e
20016350:	e05c      	b.n	2001640c <UART_TxISR_16BIT_FIFOEN+0xd6>
    {
      if (huart->TxXferCount == 0U)
20016352:	687b      	ldr	r3, [r7, #4]
20016354:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
20016358:	b29b      	uxth	r3, r3
2001635a:	2b00      	cmp	r3, #0
2001635c:	d133      	bne.n	200163c6 <UART_TxISR_16BIT_FIFOEN+0x90>
      {
        /* Disable the TX FIFO threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_TXFTIE);
2001635e:	687b      	ldr	r3, [r7, #4]
20016360:	681b      	ldr	r3, [r3, #0]
20016362:	3308      	adds	r3, #8
20016364:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
20016366:	6a3b      	ldr	r3, [r7, #32]
20016368:	e853 3f00 	ldrex	r3, [r3]
2001636c:	61fb      	str	r3, [r7, #28]
   return(result);
2001636e:	69fb      	ldr	r3, [r7, #28]
20016370:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
20016374:	637b      	str	r3, [r7, #52]	@ 0x34
20016376:	687b      	ldr	r3, [r7, #4]
20016378:	681b      	ldr	r3, [r3, #0]
2001637a:	3308      	adds	r3, #8
2001637c:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
2001637e:	62fa      	str	r2, [r7, #44]	@ 0x2c
20016380:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
20016382:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
20016384:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
20016386:	e841 2300 	strex	r3, r2, [r1]
2001638a:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
2001638c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
2001638e:	2b00      	cmp	r3, #0
20016390:	d1e5      	bne.n	2001635e <UART_TxISR_16BIT_FIFOEN+0x28>

        /* Enable the UART Transmit Complete Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
20016392:	687b      	ldr	r3, [r7, #4]
20016394:	681b      	ldr	r3, [r3, #0]
20016396:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
20016398:	68fb      	ldr	r3, [r7, #12]
2001639a:	e853 3f00 	ldrex	r3, [r3]
2001639e:	60bb      	str	r3, [r7, #8]
   return(result);
200163a0:	68bb      	ldr	r3, [r7, #8]
200163a2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
200163a6:	633b      	str	r3, [r7, #48]	@ 0x30
200163a8:	687b      	ldr	r3, [r7, #4]
200163aa:	681b      	ldr	r3, [r3, #0]
200163ac:	461a      	mov	r2, r3
200163ae:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
200163b0:	61bb      	str	r3, [r7, #24]
200163b2:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
200163b4:	6979      	ldr	r1, [r7, #20]
200163b6:	69ba      	ldr	r2, [r7, #24]
200163b8:	e841 2300 	strex	r3, r2, [r1]
200163bc:	613b      	str	r3, [r7, #16]
   return(result);
200163be:	693b      	ldr	r3, [r7, #16]
200163c0:	2b00      	cmp	r3, #0
200163c2:	d1e6      	bne.n	20016392 <UART_TxISR_16BIT_FIFOEN+0x5c>

        break; /* force exit loop */
200163c4:	e026      	b.n	20016414 <UART_TxISR_16BIT_FIFOEN+0xde>
      }
      else if (READ_BIT(huart->Instance->ISR, USART_ISR_TXE_TXFNF) != 0U)
200163c6:	687b      	ldr	r3, [r7, #4]
200163c8:	681b      	ldr	r3, [r3, #0]
200163ca:	69db      	ldr	r3, [r3, #28]
200163cc:	f003 0380 	and.w	r3, r3, #128	@ 0x80
200163d0:	2b00      	cmp	r3, #0
200163d2:	d018      	beq.n	20016406 <UART_TxISR_16BIT_FIFOEN+0xd0>
      {
        tmp = (const uint16_t *) huart->pTxBuffPtr;
200163d4:	687b      	ldr	r3, [r7, #4]
200163d6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
200163d8:	63bb      	str	r3, [r7, #56]	@ 0x38
        huart->Instance->TDR = (((uint32_t)(*tmp)) & 0x01FFUL);
200163da:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
200163dc:	881b      	ldrh	r3, [r3, #0]
200163de:	461a      	mov	r2, r3
200163e0:	687b      	ldr	r3, [r7, #4]
200163e2:	681b      	ldr	r3, [r3, #0]
200163e4:	f3c2 0208 	ubfx	r2, r2, #0, #9
200163e8:	629a      	str	r2, [r3, #40]	@ 0x28
        huart->pTxBuffPtr += 2U;
200163ea:	687b      	ldr	r3, [r7, #4]
200163ec:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
200163ee:	1c9a      	adds	r2, r3, #2
200163f0:	687b      	ldr	r3, [r7, #4]
200163f2:	651a      	str	r2, [r3, #80]	@ 0x50
        huart->TxXferCount--;
200163f4:	687b      	ldr	r3, [r7, #4]
200163f6:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
200163fa:	b29b      	uxth	r3, r3
200163fc:	3b01      	subs	r3, #1
200163fe:	b29a      	uxth	r2, r3
20016400:	687b      	ldr	r3, [r7, #4]
20016402:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    for (nb_tx_data = huart->NbTxDataToProcess ; nb_tx_data > 0U ; nb_tx_data--)
20016406:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
20016408:	3b01      	subs	r3, #1
2001640a:	87fb      	strh	r3, [r7, #62]	@ 0x3e
2001640c:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
2001640e:	2b00      	cmp	r3, #0
20016410:	d19f      	bne.n	20016352 <UART_TxISR_16BIT_FIFOEN+0x1c>
      {
        /* Nothing to do */
      }
    }
  }
}
20016412:	e7ff      	b.n	20016414 <UART_TxISR_16BIT_FIFOEN+0xde>
20016414:	bf00      	nop
20016416:	3744      	adds	r7, #68	@ 0x44
20016418:	46bd      	mov	sp, r7
2001641a:	f85d 7b04 	ldr.w	r7, [sp], #4
2001641e:	4770      	bx	lr

20016420 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
20016420:	b580      	push	{r7, lr}
20016422:	b088      	sub	sp, #32
20016424:	af00      	add	r7, sp, #0
20016426:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
20016428:	687b      	ldr	r3, [r7, #4]
2001642a:	681b      	ldr	r3, [r3, #0]
2001642c:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
2001642e:	68fb      	ldr	r3, [r7, #12]
20016430:	e853 3f00 	ldrex	r3, [r3]
20016434:	60bb      	str	r3, [r7, #8]
   return(result);
20016436:	68bb      	ldr	r3, [r7, #8]
20016438:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
2001643c:	61fb      	str	r3, [r7, #28]
2001643e:	687b      	ldr	r3, [r7, #4]
20016440:	681b      	ldr	r3, [r3, #0]
20016442:	461a      	mov	r2, r3
20016444:	69fb      	ldr	r3, [r7, #28]
20016446:	61bb      	str	r3, [r7, #24]
20016448:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
2001644a:	6979      	ldr	r1, [r7, #20]
2001644c:	69ba      	ldr	r2, [r7, #24]
2001644e:	e841 2300 	strex	r3, r2, [r1]
20016452:	613b      	str	r3, [r7, #16]
   return(result);
20016454:	693b      	ldr	r3, [r7, #16]
20016456:	2b00      	cmp	r3, #0
20016458:	d1e6      	bne.n	20016428 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
2001645a:	687b      	ldr	r3, [r7, #4]
2001645c:	2220      	movs	r2, #32
2001645e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
20016462:	687b      	ldr	r3, [r7, #4]
20016464:	2200      	movs	r2, #0
20016466:	679a      	str	r2, [r3, #120]	@ 0x78
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
20016468:	6878      	ldr	r0, [r7, #4]
2001646a:	f7fe fb75 	bl	20014b58 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
2001646e:	bf00      	nop
20016470:	3720      	adds	r7, #32
20016472:	46bd      	mov	sp, r7
20016474:	bd80      	pop	{r7, pc}
	...

20016478 <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
20016478:	b580      	push	{r7, lr}
2001647a:	b09c      	sub	sp, #112	@ 0x70
2001647c:	af00      	add	r7, sp, #0
2001647e:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
20016480:	687b      	ldr	r3, [r7, #4]
20016482:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
20016486:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
2001648a:	687b      	ldr	r3, [r7, #4]
2001648c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
20016490:	2b22      	cmp	r3, #34	@ 0x22
20016492:	f040 80c3 	bne.w	2001661c <UART_RxISR_8BIT+0x1a4>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
20016496:	687b      	ldr	r3, [r7, #4]
20016498:	681b      	ldr	r3, [r3, #0]
2001649a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
2001649c:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
200164a0:	f8b7 306c 	ldrh.w	r3, [r7, #108]	@ 0x6c
200164a4:	b2d9      	uxtb	r1, r3
200164a6:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
200164aa:	b2da      	uxtb	r2, r3
200164ac:	687b      	ldr	r3, [r7, #4]
200164ae:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
200164b0:	400a      	ands	r2, r1
200164b2:	b2d2      	uxtb	r2, r2
200164b4:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
200164b6:	687b      	ldr	r3, [r7, #4]
200164b8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
200164ba:	1c5a      	adds	r2, r3, #1
200164bc:	687b      	ldr	r3, [r7, #4]
200164be:	659a      	str	r2, [r3, #88]	@ 0x58
    huart->RxXferCount--;
200164c0:	687b      	ldr	r3, [r7, #4]
200164c2:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
200164c6:	b29b      	uxth	r3, r3
200164c8:	3b01      	subs	r3, #1
200164ca:	b29a      	uxth	r2, r3
200164cc:	687b      	ldr	r3, [r7, #4]
200164ce:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    if (huart->RxXferCount == 0U)
200164d2:	687b      	ldr	r3, [r7, #4]
200164d4:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
200164d8:	b29b      	uxth	r3, r3
200164da:	2b00      	cmp	r3, #0
200164dc:	f040 80a6 	bne.w	2001662c <UART_RxISR_8BIT+0x1b4>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
200164e0:	687b      	ldr	r3, [r7, #4]
200164e2:	681b      	ldr	r3, [r3, #0]
200164e4:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
200164e6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
200164e8:	e853 3f00 	ldrex	r3, [r3]
200164ec:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
200164ee:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
200164f0:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
200164f4:	66bb      	str	r3, [r7, #104]	@ 0x68
200164f6:	687b      	ldr	r3, [r7, #4]
200164f8:	681b      	ldr	r3, [r3, #0]
200164fa:	461a      	mov	r2, r3
200164fc:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
200164fe:	65bb      	str	r3, [r7, #88]	@ 0x58
20016500:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
20016502:	6d79      	ldr	r1, [r7, #84]	@ 0x54
20016504:	6dba      	ldr	r2, [r7, #88]	@ 0x58
20016506:	e841 2300 	strex	r3, r2, [r1]
2001650a:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
2001650c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
2001650e:	2b00      	cmp	r3, #0
20016510:	d1e6      	bne.n	200164e0 <UART_RxISR_8BIT+0x68>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
20016512:	687b      	ldr	r3, [r7, #4]
20016514:	681b      	ldr	r3, [r3, #0]
20016516:	3308      	adds	r3, #8
20016518:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
2001651a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
2001651c:	e853 3f00 	ldrex	r3, [r3]
20016520:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
20016522:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
20016524:	f023 0301 	bic.w	r3, r3, #1
20016528:	667b      	str	r3, [r7, #100]	@ 0x64
2001652a:	687b      	ldr	r3, [r7, #4]
2001652c:	681b      	ldr	r3, [r3, #0]
2001652e:	3308      	adds	r3, #8
20016530:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
20016532:	647a      	str	r2, [r7, #68]	@ 0x44
20016534:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
20016536:	6c39      	ldr	r1, [r7, #64]	@ 0x40
20016538:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
2001653a:	e841 2300 	strex	r3, r2, [r1]
2001653e:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
20016540:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
20016542:	2b00      	cmp	r3, #0
20016544:	d1e5      	bne.n	20016512 <UART_RxISR_8BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
20016546:	687b      	ldr	r3, [r7, #4]
20016548:	2220      	movs	r2, #32
2001654a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
2001654e:	687b      	ldr	r3, [r7, #4]
20016550:	2200      	movs	r2, #0
20016552:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
20016554:	687b      	ldr	r3, [r7, #4]
20016556:	2200      	movs	r2, #0
20016558:	671a      	str	r2, [r3, #112]	@ 0x70

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
2001655a:	687b      	ldr	r3, [r7, #4]
2001655c:	681b      	ldr	r3, [r3, #0]
2001655e:	4a35      	ldr	r2, [pc, #212]	@ (20016634 <UART_RxISR_8BIT+0x1bc>)
20016560:	4293      	cmp	r3, r2
20016562:	d024      	beq.n	200165ae <UART_RxISR_8BIT+0x136>
20016564:	687b      	ldr	r3, [r7, #4]
20016566:	681b      	ldr	r3, [r3, #0]
20016568:	4a33      	ldr	r2, [pc, #204]	@ (20016638 <UART_RxISR_8BIT+0x1c0>)
2001656a:	4293      	cmp	r3, r2
2001656c:	d01f      	beq.n	200165ae <UART_RxISR_8BIT+0x136>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
2001656e:	687b      	ldr	r3, [r7, #4]
20016570:	681b      	ldr	r3, [r3, #0]
20016572:	685b      	ldr	r3, [r3, #4]
20016574:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
20016578:	2b00      	cmp	r3, #0
2001657a:	d018      	beq.n	200165ae <UART_RxISR_8BIT+0x136>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
2001657c:	687b      	ldr	r3, [r7, #4]
2001657e:	681b      	ldr	r3, [r3, #0]
20016580:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
20016582:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
20016584:	e853 3f00 	ldrex	r3, [r3]
20016588:	623b      	str	r3, [r7, #32]
   return(result);
2001658a:	6a3b      	ldr	r3, [r7, #32]
2001658c:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
20016590:	663b      	str	r3, [r7, #96]	@ 0x60
20016592:	687b      	ldr	r3, [r7, #4]
20016594:	681b      	ldr	r3, [r3, #0]
20016596:	461a      	mov	r2, r3
20016598:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
2001659a:	633b      	str	r3, [r7, #48]	@ 0x30
2001659c:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
2001659e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
200165a0:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
200165a2:	e841 2300 	strex	r3, r2, [r1]
200165a6:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
200165a8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
200165aa:	2b00      	cmp	r3, #0
200165ac:	d1e6      	bne.n	2001657c <UART_RxISR_8BIT+0x104>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
200165ae:	687b      	ldr	r3, [r7, #4]
200165b0:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
200165b2:	2b01      	cmp	r3, #1
200165b4:	d12e      	bne.n	20016614 <UART_RxISR_8BIT+0x19c>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
200165b6:	687b      	ldr	r3, [r7, #4]
200165b8:	2200      	movs	r2, #0
200165ba:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
200165bc:	687b      	ldr	r3, [r7, #4]
200165be:	681b      	ldr	r3, [r3, #0]
200165c0:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
200165c2:	693b      	ldr	r3, [r7, #16]
200165c4:	e853 3f00 	ldrex	r3, [r3]
200165c8:	60fb      	str	r3, [r7, #12]
   return(result);
200165ca:	68fb      	ldr	r3, [r7, #12]
200165cc:	f023 0310 	bic.w	r3, r3, #16
200165d0:	65fb      	str	r3, [r7, #92]	@ 0x5c
200165d2:	687b      	ldr	r3, [r7, #4]
200165d4:	681b      	ldr	r3, [r3, #0]
200165d6:	461a      	mov	r2, r3
200165d8:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
200165da:	61fb      	str	r3, [r7, #28]
200165dc:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
200165de:	69b9      	ldr	r1, [r7, #24]
200165e0:	69fa      	ldr	r2, [r7, #28]
200165e2:	e841 2300 	strex	r3, r2, [r1]
200165e6:	617b      	str	r3, [r7, #20]
   return(result);
200165e8:	697b      	ldr	r3, [r7, #20]
200165ea:	2b00      	cmp	r3, #0
200165ec:	d1e6      	bne.n	200165bc <UART_RxISR_8BIT+0x144>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
200165ee:	687b      	ldr	r3, [r7, #4]
200165f0:	681b      	ldr	r3, [r3, #0]
200165f2:	69db      	ldr	r3, [r3, #28]
200165f4:	f003 0310 	and.w	r3, r3, #16
200165f8:	2b10      	cmp	r3, #16
200165fa:	d103      	bne.n	20016604 <UART_RxISR_8BIT+0x18c>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
200165fc:	687b      	ldr	r3, [r7, #4]
200165fe:	681b      	ldr	r3, [r3, #0]
20016600:	2210      	movs	r2, #16
20016602:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
20016604:	687b      	ldr	r3, [r7, #4]
20016606:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
2001660a:	4619      	mov	r1, r3
2001660c:	6878      	ldr	r0, [r7, #4]
2001660e:	f7fe faf3 	bl	20014bf8 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
20016612:	e00b      	b.n	2001662c <UART_RxISR_8BIT+0x1b4>
        HAL_UART_RxCpltCallback(huart);
20016614:	6878      	ldr	r0, [r7, #4]
20016616:	f7fe fab3 	bl	20014b80 <HAL_UART_RxCpltCallback>
}
2001661a:	e007      	b.n	2001662c <UART_RxISR_8BIT+0x1b4>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
2001661c:	687b      	ldr	r3, [r7, #4]
2001661e:	681b      	ldr	r3, [r3, #0]
20016620:	699a      	ldr	r2, [r3, #24]
20016622:	687b      	ldr	r3, [r7, #4]
20016624:	681b      	ldr	r3, [r3, #0]
20016626:	f042 0208 	orr.w	r2, r2, #8
2001662a:	619a      	str	r2, [r3, #24]
}
2001662c:	bf00      	nop
2001662e:	3770      	adds	r7, #112	@ 0x70
20016630:	46bd      	mov	sp, r7
20016632:	bd80      	pop	{r7, pc}
20016634:	46002400 	.word	0x46002400
20016638:	56002400 	.word	0x56002400

2001663c <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
2001663c:	b580      	push	{r7, lr}
2001663e:	b09c      	sub	sp, #112	@ 0x70
20016640:	af00      	add	r7, sp, #0
20016642:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
20016644:	687b      	ldr	r3, [r7, #4]
20016646:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
2001664a:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
2001664e:	687b      	ldr	r3, [r7, #4]
20016650:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
20016654:	2b22      	cmp	r3, #34	@ 0x22
20016656:	f040 80c3 	bne.w	200167e0 <UART_RxISR_16BIT+0x1a4>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
2001665a:	687b      	ldr	r3, [r7, #4]
2001665c:	681b      	ldr	r3, [r3, #0]
2001665e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
20016660:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    tmp = (uint16_t *) huart->pRxBuffPtr ;
20016664:	687b      	ldr	r3, [r7, #4]
20016666:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
20016668:	66bb      	str	r3, [r7, #104]	@ 0x68
    *tmp = (uint16_t)(uhdata & uhMask);
2001666a:	f8b7 206c 	ldrh.w	r2, [r7, #108]	@ 0x6c
2001666e:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
20016672:	4013      	ands	r3, r2
20016674:	b29a      	uxth	r2, r3
20016676:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
20016678:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
2001667a:	687b      	ldr	r3, [r7, #4]
2001667c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
2001667e:	1c9a      	adds	r2, r3, #2
20016680:	687b      	ldr	r3, [r7, #4]
20016682:	659a      	str	r2, [r3, #88]	@ 0x58
    huart->RxXferCount--;
20016684:	687b      	ldr	r3, [r7, #4]
20016686:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
2001668a:	b29b      	uxth	r3, r3
2001668c:	3b01      	subs	r3, #1
2001668e:	b29a      	uxth	r2, r3
20016690:	687b      	ldr	r3, [r7, #4]
20016692:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    if (huart->RxXferCount == 0U)
20016696:	687b      	ldr	r3, [r7, #4]
20016698:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
2001669c:	b29b      	uxth	r3, r3
2001669e:	2b00      	cmp	r3, #0
200166a0:	f040 80a6 	bne.w	200167f0 <UART_RxISR_16BIT+0x1b4>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
200166a4:	687b      	ldr	r3, [r7, #4]
200166a6:	681b      	ldr	r3, [r3, #0]
200166a8:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
200166aa:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
200166ac:	e853 3f00 	ldrex	r3, [r3]
200166b0:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
200166b2:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
200166b4:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
200166b8:	667b      	str	r3, [r7, #100]	@ 0x64
200166ba:	687b      	ldr	r3, [r7, #4]
200166bc:	681b      	ldr	r3, [r3, #0]
200166be:	461a      	mov	r2, r3
200166c0:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
200166c2:	657b      	str	r3, [r7, #84]	@ 0x54
200166c4:	653a      	str	r2, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
200166c6:	6d39      	ldr	r1, [r7, #80]	@ 0x50
200166c8:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
200166ca:	e841 2300 	strex	r3, r2, [r1]
200166ce:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
200166d0:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
200166d2:	2b00      	cmp	r3, #0
200166d4:	d1e6      	bne.n	200166a4 <UART_RxISR_16BIT+0x68>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
200166d6:	687b      	ldr	r3, [r7, #4]
200166d8:	681b      	ldr	r3, [r3, #0]
200166da:	3308      	adds	r3, #8
200166dc:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
200166de:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
200166e0:	e853 3f00 	ldrex	r3, [r3]
200166e4:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
200166e6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
200166e8:	f023 0301 	bic.w	r3, r3, #1
200166ec:	663b      	str	r3, [r7, #96]	@ 0x60
200166ee:	687b      	ldr	r3, [r7, #4]
200166f0:	681b      	ldr	r3, [r3, #0]
200166f2:	3308      	adds	r3, #8
200166f4:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
200166f6:	643a      	str	r2, [r7, #64]	@ 0x40
200166f8:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
200166fa:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
200166fc:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
200166fe:	e841 2300 	strex	r3, r2, [r1]
20016702:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
20016704:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
20016706:	2b00      	cmp	r3, #0
20016708:	d1e5      	bne.n	200166d6 <UART_RxISR_16BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
2001670a:	687b      	ldr	r3, [r7, #4]
2001670c:	2220      	movs	r2, #32
2001670e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
20016712:	687b      	ldr	r3, [r7, #4]
20016714:	2200      	movs	r2, #0
20016716:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
20016718:	687b      	ldr	r3, [r7, #4]
2001671a:	2200      	movs	r2, #0
2001671c:	671a      	str	r2, [r3, #112]	@ 0x70

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
2001671e:	687b      	ldr	r3, [r7, #4]
20016720:	681b      	ldr	r3, [r3, #0]
20016722:	4a35      	ldr	r2, [pc, #212]	@ (200167f8 <UART_RxISR_16BIT+0x1bc>)
20016724:	4293      	cmp	r3, r2
20016726:	d024      	beq.n	20016772 <UART_RxISR_16BIT+0x136>
20016728:	687b      	ldr	r3, [r7, #4]
2001672a:	681b      	ldr	r3, [r3, #0]
2001672c:	4a33      	ldr	r2, [pc, #204]	@ (200167fc <UART_RxISR_16BIT+0x1c0>)
2001672e:	4293      	cmp	r3, r2
20016730:	d01f      	beq.n	20016772 <UART_RxISR_16BIT+0x136>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
20016732:	687b      	ldr	r3, [r7, #4]
20016734:	681b      	ldr	r3, [r3, #0]
20016736:	685b      	ldr	r3, [r3, #4]
20016738:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
2001673c:	2b00      	cmp	r3, #0
2001673e:	d018      	beq.n	20016772 <UART_RxISR_16BIT+0x136>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
20016740:	687b      	ldr	r3, [r7, #4]
20016742:	681b      	ldr	r3, [r3, #0]
20016744:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
20016746:	6a3b      	ldr	r3, [r7, #32]
20016748:	e853 3f00 	ldrex	r3, [r3]
2001674c:	61fb      	str	r3, [r7, #28]
   return(result);
2001674e:	69fb      	ldr	r3, [r7, #28]
20016750:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
20016754:	65fb      	str	r3, [r7, #92]	@ 0x5c
20016756:	687b      	ldr	r3, [r7, #4]
20016758:	681b      	ldr	r3, [r3, #0]
2001675a:	461a      	mov	r2, r3
2001675c:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
2001675e:	62fb      	str	r3, [r7, #44]	@ 0x2c
20016760:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
20016762:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
20016764:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
20016766:	e841 2300 	strex	r3, r2, [r1]
2001676a:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
2001676c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
2001676e:	2b00      	cmp	r3, #0
20016770:	d1e6      	bne.n	20016740 <UART_RxISR_16BIT+0x104>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
20016772:	687b      	ldr	r3, [r7, #4]
20016774:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
20016776:	2b01      	cmp	r3, #1
20016778:	d12e      	bne.n	200167d8 <UART_RxISR_16BIT+0x19c>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
2001677a:	687b      	ldr	r3, [r7, #4]
2001677c:	2200      	movs	r2, #0
2001677e:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
20016780:	687b      	ldr	r3, [r7, #4]
20016782:	681b      	ldr	r3, [r3, #0]
20016784:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
20016786:	68fb      	ldr	r3, [r7, #12]
20016788:	e853 3f00 	ldrex	r3, [r3]
2001678c:	60bb      	str	r3, [r7, #8]
   return(result);
2001678e:	68bb      	ldr	r3, [r7, #8]
20016790:	f023 0310 	bic.w	r3, r3, #16
20016794:	65bb      	str	r3, [r7, #88]	@ 0x58
20016796:	687b      	ldr	r3, [r7, #4]
20016798:	681b      	ldr	r3, [r3, #0]
2001679a:	461a      	mov	r2, r3
2001679c:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
2001679e:	61bb      	str	r3, [r7, #24]
200167a0:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
200167a2:	6979      	ldr	r1, [r7, #20]
200167a4:	69ba      	ldr	r2, [r7, #24]
200167a6:	e841 2300 	strex	r3, r2, [r1]
200167aa:	613b      	str	r3, [r7, #16]
   return(result);
200167ac:	693b      	ldr	r3, [r7, #16]
200167ae:	2b00      	cmp	r3, #0
200167b0:	d1e6      	bne.n	20016780 <UART_RxISR_16BIT+0x144>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
200167b2:	687b      	ldr	r3, [r7, #4]
200167b4:	681b      	ldr	r3, [r3, #0]
200167b6:	69db      	ldr	r3, [r3, #28]
200167b8:	f003 0310 	and.w	r3, r3, #16
200167bc:	2b10      	cmp	r3, #16
200167be:	d103      	bne.n	200167c8 <UART_RxISR_16BIT+0x18c>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
200167c0:	687b      	ldr	r3, [r7, #4]
200167c2:	681b      	ldr	r3, [r3, #0]
200167c4:	2210      	movs	r2, #16
200167c6:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
200167c8:	687b      	ldr	r3, [r7, #4]
200167ca:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
200167ce:	4619      	mov	r1, r3
200167d0:	6878      	ldr	r0, [r7, #4]
200167d2:	f7fe fa11 	bl	20014bf8 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
200167d6:	e00b      	b.n	200167f0 <UART_RxISR_16BIT+0x1b4>
        HAL_UART_RxCpltCallback(huart);
200167d8:	6878      	ldr	r0, [r7, #4]
200167da:	f7fe f9d1 	bl	20014b80 <HAL_UART_RxCpltCallback>
}
200167de:	e007      	b.n	200167f0 <UART_RxISR_16BIT+0x1b4>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
200167e0:	687b      	ldr	r3, [r7, #4]
200167e2:	681b      	ldr	r3, [r3, #0]
200167e4:	699a      	ldr	r2, [r3, #24]
200167e6:	687b      	ldr	r3, [r7, #4]
200167e8:	681b      	ldr	r3, [r3, #0]
200167ea:	f042 0208 	orr.w	r2, r2, #8
200167ee:	619a      	str	r2, [r3, #24]
}
200167f0:	bf00      	nop
200167f2:	3770      	adds	r7, #112	@ 0x70
200167f4:	46bd      	mov	sp, r7
200167f6:	bd80      	pop	{r7, pc}
200167f8:	46002400 	.word	0x46002400
200167fc:	56002400 	.word	0x56002400

20016800 <UART_RxISR_8BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT_FIFOEN(UART_HandleTypeDef *huart)
{
20016800:	b580      	push	{r7, lr}
20016802:	b0ac      	sub	sp, #176	@ 0xb0
20016804:	af00      	add	r7, sp, #0
20016806:	6078      	str	r0, [r7, #4]
  uint16_t  uhMask = huart->Mask;
20016808:	687b      	ldr	r3, [r7, #4]
2001680a:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
2001680e:	f8a7 30aa 	strh.w	r3, [r7, #170]	@ 0xaa
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
20016812:	687b      	ldr	r3, [r7, #4]
20016814:	681b      	ldr	r3, [r3, #0]
20016816:	69db      	ldr	r3, [r3, #28]
20016818:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
2001681c:	687b      	ldr	r3, [r7, #4]
2001681e:	681b      	ldr	r3, [r3, #0]
20016820:	681b      	ldr	r3, [r3, #0]
20016822:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
20016826:	687b      	ldr	r3, [r7, #4]
20016828:	681b      	ldr	r3, [r3, #0]
2001682a:	689b      	ldr	r3, [r3, #8]
2001682c:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
20016830:	687b      	ldr	r3, [r7, #4]
20016832:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
20016836:	2b22      	cmp	r3, #34	@ 0x22
20016838:	f040 8188 	bne.w	20016b4c <UART_RxISR_8BIT_FIFOEN+0x34c>
  {
    nb_rx_data = huart->NbRxDataToProcess;
2001683c:	687b      	ldr	r3, [r7, #4]
2001683e:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
20016842:	f8a7 309e 	strh.w	r3, [r7, #158]	@ 0x9e
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
20016846:	e12b      	b.n	20016aa0 <UART_RxISR_8BIT_FIFOEN+0x2a0>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
20016848:	687b      	ldr	r3, [r7, #4]
2001684a:	681b      	ldr	r3, [r3, #0]
2001684c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
2001684e:	f8a7 309c 	strh.w	r3, [r7, #156]	@ 0x9c
      *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
20016852:	f8b7 309c 	ldrh.w	r3, [r7, #156]	@ 0x9c
20016856:	b2d9      	uxtb	r1, r3
20016858:	f8b7 30aa 	ldrh.w	r3, [r7, #170]	@ 0xaa
2001685c:	b2da      	uxtb	r2, r3
2001685e:	687b      	ldr	r3, [r7, #4]
20016860:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
20016862:	400a      	ands	r2, r1
20016864:	b2d2      	uxtb	r2, r2
20016866:	701a      	strb	r2, [r3, #0]
      huart->pRxBuffPtr++;
20016868:	687b      	ldr	r3, [r7, #4]
2001686a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
2001686c:	1c5a      	adds	r2, r3, #1
2001686e:	687b      	ldr	r3, [r7, #4]
20016870:	659a      	str	r2, [r3, #88]	@ 0x58
      huart->RxXferCount--;
20016872:	687b      	ldr	r3, [r7, #4]
20016874:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
20016878:	b29b      	uxth	r3, r3
2001687a:	3b01      	subs	r3, #1
2001687c:	b29a      	uxth	r2, r3
2001687e:	687b      	ldr	r3, [r7, #4]
20016880:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
20016884:	687b      	ldr	r3, [r7, #4]
20016886:	681b      	ldr	r3, [r3, #0]
20016888:	69db      	ldr	r3, [r3, #28]
2001688a:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
2001688e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
20016892:	f003 0307 	and.w	r3, r3, #7
20016896:	2b00      	cmp	r3, #0
20016898:	d053      	beq.n	20016942 <UART_RxISR_8BIT_FIFOEN+0x142>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
2001689a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
2001689e:	f003 0301 	and.w	r3, r3, #1
200168a2:	2b00      	cmp	r3, #0
200168a4:	d011      	beq.n	200168ca <UART_RxISR_8BIT_FIFOEN+0xca>
200168a6:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
200168aa:	f403 7380 	and.w	r3, r3, #256	@ 0x100
200168ae:	2b00      	cmp	r3, #0
200168b0:	d00b      	beq.n	200168ca <UART_RxISR_8BIT_FIFOEN+0xca>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
200168b2:	687b      	ldr	r3, [r7, #4]
200168b4:	681b      	ldr	r3, [r3, #0]
200168b6:	2201      	movs	r2, #1
200168b8:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
200168ba:	687b      	ldr	r3, [r7, #4]
200168bc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
200168c0:	f043 0201 	orr.w	r2, r3, #1
200168c4:	687b      	ldr	r3, [r7, #4]
200168c6:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
200168ca:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
200168ce:	f003 0302 	and.w	r3, r3, #2
200168d2:	2b00      	cmp	r3, #0
200168d4:	d011      	beq.n	200168fa <UART_RxISR_8BIT_FIFOEN+0xfa>
200168d6:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
200168da:	f003 0301 	and.w	r3, r3, #1
200168de:	2b00      	cmp	r3, #0
200168e0:	d00b      	beq.n	200168fa <UART_RxISR_8BIT_FIFOEN+0xfa>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
200168e2:	687b      	ldr	r3, [r7, #4]
200168e4:	681b      	ldr	r3, [r3, #0]
200168e6:	2202      	movs	r2, #2
200168e8:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
200168ea:	687b      	ldr	r3, [r7, #4]
200168ec:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
200168f0:	f043 0204 	orr.w	r2, r3, #4
200168f4:	687b      	ldr	r3, [r7, #4]
200168f6:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
200168fa:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
200168fe:	f003 0304 	and.w	r3, r3, #4
20016902:	2b00      	cmp	r3, #0
20016904:	d011      	beq.n	2001692a <UART_RxISR_8BIT_FIFOEN+0x12a>
20016906:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
2001690a:	f003 0301 	and.w	r3, r3, #1
2001690e:	2b00      	cmp	r3, #0
20016910:	d00b      	beq.n	2001692a <UART_RxISR_8BIT_FIFOEN+0x12a>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
20016912:	687b      	ldr	r3, [r7, #4]
20016914:	681b      	ldr	r3, [r3, #0]
20016916:	2204      	movs	r2, #4
20016918:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
2001691a:	687b      	ldr	r3, [r7, #4]
2001691c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
20016920:	f043 0202 	orr.w	r2, r3, #2
20016924:	687b      	ldr	r3, [r7, #4]
20016926:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
2001692a:	687b      	ldr	r3, [r7, #4]
2001692c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
20016930:	2b00      	cmp	r3, #0
20016932:	d006      	beq.n	20016942 <UART_RxISR_8BIT_FIFOEN+0x142>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
20016934:	6878      	ldr	r0, [r7, #4]
20016936:	f7fe f937 	bl	20014ba8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
2001693a:	687b      	ldr	r3, [r7, #4]
2001693c:	2200      	movs	r2, #0
2001693e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }
      }

      if (huart->RxXferCount == 0U)
20016942:	687b      	ldr	r3, [r7, #4]
20016944:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
20016948:	b29b      	uxth	r3, r3
2001694a:	2b00      	cmp	r3, #0
2001694c:	f040 80a8 	bne.w	20016aa0 <UART_RxISR_8BIT_FIFOEN+0x2a0>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
20016950:	687b      	ldr	r3, [r7, #4]
20016952:	681b      	ldr	r3, [r3, #0]
20016954:	673b      	str	r3, [r7, #112]	@ 0x70
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
20016956:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
20016958:	e853 3f00 	ldrex	r3, [r3]
2001695c:	66fb      	str	r3, [r7, #108]	@ 0x6c
   return(result);
2001695e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
20016960:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
20016964:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
20016968:	687b      	ldr	r3, [r7, #4]
2001696a:	681b      	ldr	r3, [r3, #0]
2001696c:	461a      	mov	r2, r3
2001696e:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
20016972:	67fb      	str	r3, [r7, #124]	@ 0x7c
20016974:	67ba      	str	r2, [r7, #120]	@ 0x78
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
20016976:	6fb9      	ldr	r1, [r7, #120]	@ 0x78
20016978:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
2001697a:	e841 2300 	strex	r3, r2, [r1]
2001697e:	677b      	str	r3, [r7, #116]	@ 0x74
   return(result);
20016980:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
20016982:	2b00      	cmp	r3, #0
20016984:	d1e4      	bne.n	20016950 <UART_RxISR_8BIT_FIFOEN+0x150>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
20016986:	687b      	ldr	r3, [r7, #4]
20016988:	681b      	ldr	r3, [r3, #0]
2001698a:	3308      	adds	r3, #8
2001698c:	65fb      	str	r3, [r7, #92]	@ 0x5c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
2001698e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
20016990:	e853 3f00 	ldrex	r3, [r3]
20016994:	65bb      	str	r3, [r7, #88]	@ 0x58
   return(result);
20016996:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
20016998:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
2001699c:	f023 0301 	bic.w	r3, r3, #1
200169a0:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
200169a4:	687b      	ldr	r3, [r7, #4]
200169a6:	681b      	ldr	r3, [r3, #0]
200169a8:	3308      	adds	r3, #8
200169aa:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
200169ae:	66ba      	str	r2, [r7, #104]	@ 0x68
200169b0:	667b      	str	r3, [r7, #100]	@ 0x64
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
200169b2:	6e79      	ldr	r1, [r7, #100]	@ 0x64
200169b4:	6eba      	ldr	r2, [r7, #104]	@ 0x68
200169b6:	e841 2300 	strex	r3, r2, [r1]
200169ba:	663b      	str	r3, [r7, #96]	@ 0x60
   return(result);
200169bc:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
200169be:	2b00      	cmp	r3, #0
200169c0:	d1e1      	bne.n	20016986 <UART_RxISR_8BIT_FIFOEN+0x186>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
200169c2:	687b      	ldr	r3, [r7, #4]
200169c4:	2220      	movs	r2, #32
200169c6:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
200169ca:	687b      	ldr	r3, [r7, #4]
200169cc:	2200      	movs	r2, #0
200169ce:	675a      	str	r2, [r3, #116]	@ 0x74

        /* Initialize type of RxEvent to Transfer Complete */
        huart->RxEventType = HAL_UART_RXEVENT_TC;
200169d0:	687b      	ldr	r3, [r7, #4]
200169d2:	2200      	movs	r2, #0
200169d4:	671a      	str	r2, [r3, #112]	@ 0x70

        if (!(IS_LPUART_INSTANCE(huart->Instance)))
200169d6:	687b      	ldr	r3, [r7, #4]
200169d8:	681b      	ldr	r3, [r3, #0]
200169da:	4a62      	ldr	r2, [pc, #392]	@ (20016b64 <UART_RxISR_8BIT_FIFOEN+0x364>)
200169dc:	4293      	cmp	r3, r2
200169de:	d026      	beq.n	20016a2e <UART_RxISR_8BIT_FIFOEN+0x22e>
200169e0:	687b      	ldr	r3, [r7, #4]
200169e2:	681b      	ldr	r3, [r3, #0]
200169e4:	4a60      	ldr	r2, [pc, #384]	@ (20016b68 <UART_RxISR_8BIT_FIFOEN+0x368>)
200169e6:	4293      	cmp	r3, r2
200169e8:	d021      	beq.n	20016a2e <UART_RxISR_8BIT_FIFOEN+0x22e>
        {
          /* Check that USART RTOEN bit is set */
          if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
200169ea:	687b      	ldr	r3, [r7, #4]
200169ec:	681b      	ldr	r3, [r3, #0]
200169ee:	685b      	ldr	r3, [r3, #4]
200169f0:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
200169f4:	2b00      	cmp	r3, #0
200169f6:	d01a      	beq.n	20016a2e <UART_RxISR_8BIT_FIFOEN+0x22e>
          {
            /* Enable the UART Receiver Timeout Interrupt */
            ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
200169f8:	687b      	ldr	r3, [r7, #4]
200169fa:	681b      	ldr	r3, [r3, #0]
200169fc:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
200169fe:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
20016a00:	e853 3f00 	ldrex	r3, [r3]
20016a04:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
20016a06:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
20016a08:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
20016a0c:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
20016a10:	687b      	ldr	r3, [r7, #4]
20016a12:	681b      	ldr	r3, [r3, #0]
20016a14:	461a      	mov	r2, r3
20016a16:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
20016a1a:	657b      	str	r3, [r7, #84]	@ 0x54
20016a1c:	653a      	str	r2, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
20016a1e:	6d39      	ldr	r1, [r7, #80]	@ 0x50
20016a20:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
20016a22:	e841 2300 	strex	r3, r2, [r1]
20016a26:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
20016a28:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
20016a2a:	2b00      	cmp	r3, #0
20016a2c:	d1e4      	bne.n	200169f8 <UART_RxISR_8BIT_FIFOEN+0x1f8>
          }
        }

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
20016a2e:	687b      	ldr	r3, [r7, #4]
20016a30:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
20016a32:	2b01      	cmp	r3, #1
20016a34:	d130      	bne.n	20016a98 <UART_RxISR_8BIT_FIFOEN+0x298>
        {
          /* Set reception type to Standard */
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
20016a36:	687b      	ldr	r3, [r7, #4]
20016a38:	2200      	movs	r2, #0
20016a3a:	66da      	str	r2, [r3, #108]	@ 0x6c

          /* Disable IDLE interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
20016a3c:	687b      	ldr	r3, [r7, #4]
20016a3e:	681b      	ldr	r3, [r3, #0]
20016a40:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
20016a42:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
20016a44:	e853 3f00 	ldrex	r3, [r3]
20016a48:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
20016a4a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
20016a4c:	f023 0310 	bic.w	r3, r3, #16
20016a50:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
20016a54:	687b      	ldr	r3, [r7, #4]
20016a56:	681b      	ldr	r3, [r3, #0]
20016a58:	461a      	mov	r2, r3
20016a5a:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
20016a5e:	643b      	str	r3, [r7, #64]	@ 0x40
20016a60:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
20016a62:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
20016a64:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
20016a66:	e841 2300 	strex	r3, r2, [r1]
20016a6a:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
20016a6c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
20016a6e:	2b00      	cmp	r3, #0
20016a70:	d1e4      	bne.n	20016a3c <UART_RxISR_8BIT_FIFOEN+0x23c>

          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
20016a72:	687b      	ldr	r3, [r7, #4]
20016a74:	681b      	ldr	r3, [r3, #0]
20016a76:	69db      	ldr	r3, [r3, #28]
20016a78:	f003 0310 	and.w	r3, r3, #16
20016a7c:	2b10      	cmp	r3, #16
20016a7e:	d103      	bne.n	20016a88 <UART_RxISR_8BIT_FIFOEN+0x288>
          {
            /* Clear IDLE Flag */
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
20016a80:	687b      	ldr	r3, [r7, #4]
20016a82:	681b      	ldr	r3, [r3, #0]
20016a84:	2210      	movs	r2, #16
20016a86:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
20016a88:	687b      	ldr	r3, [r7, #4]
20016a8a:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
20016a8e:	4619      	mov	r1, r3
20016a90:	6878      	ldr	r0, [r7, #4]
20016a92:	f7fe f8b1 	bl	20014bf8 <HAL_UARTEx_RxEventCallback>
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        }
        break;
20016a96:	e00e      	b.n	20016ab6 <UART_RxISR_8BIT_FIFOEN+0x2b6>
          HAL_UART_RxCpltCallback(huart);
20016a98:	6878      	ldr	r0, [r7, #4]
20016a9a:	f7fe f871 	bl	20014b80 <HAL_UART_RxCpltCallback>
        break;
20016a9e:	e00a      	b.n	20016ab6 <UART_RxISR_8BIT_FIFOEN+0x2b6>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
20016aa0:	f8b7 309e 	ldrh.w	r3, [r7, #158]	@ 0x9e
20016aa4:	2b00      	cmp	r3, #0
20016aa6:	d006      	beq.n	20016ab6 <UART_RxISR_8BIT_FIFOEN+0x2b6>
20016aa8:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
20016aac:	f003 0320 	and.w	r3, r3, #32
20016ab0:	2b00      	cmp	r3, #0
20016ab2:	f47f aec9 	bne.w	20016848 <UART_RxISR_8BIT_FIFOEN+0x48>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
20016ab6:	687b      	ldr	r3, [r7, #4]
20016ab8:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
20016abc:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
20016ac0:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
20016ac4:	2b00      	cmp	r3, #0
20016ac6:	d049      	beq.n	20016b5c <UART_RxISR_8BIT_FIFOEN+0x35c>
20016ac8:	687b      	ldr	r3, [r7, #4]
20016aca:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
20016ace:	f8b7 208a 	ldrh.w	r2, [r7, #138]	@ 0x8a
20016ad2:	429a      	cmp	r2, r3
20016ad4:	d242      	bcs.n	20016b5c <UART_RxISR_8BIT_FIFOEN+0x35c>
    {
      /* Disable the UART RXFT interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
20016ad6:	687b      	ldr	r3, [r7, #4]
20016ad8:	681b      	ldr	r3, [r3, #0]
20016ada:	3308      	adds	r3, #8
20016adc:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
20016ade:	6a3b      	ldr	r3, [r7, #32]
20016ae0:	e853 3f00 	ldrex	r3, [r3]
20016ae4:	61fb      	str	r3, [r7, #28]
   return(result);
20016ae6:	69fb      	ldr	r3, [r7, #28]
20016ae8:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
20016aec:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
20016af0:	687b      	ldr	r3, [r7, #4]
20016af2:	681b      	ldr	r3, [r3, #0]
20016af4:	3308      	adds	r3, #8
20016af6:	f8d7 2084 	ldr.w	r2, [r7, #132]	@ 0x84
20016afa:	62fa      	str	r2, [r7, #44]	@ 0x2c
20016afc:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
20016afe:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
20016b00:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
20016b02:	e841 2300 	strex	r3, r2, [r1]
20016b06:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
20016b08:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
20016b0a:	2b00      	cmp	r3, #0
20016b0c:	d1e3      	bne.n	20016ad6 <UART_RxISR_8BIT_FIFOEN+0x2d6>

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_8BIT;
20016b0e:	687b      	ldr	r3, [r7, #4]
20016b10:	4a16      	ldr	r2, [pc, #88]	@ (20016b6c <UART_RxISR_8BIT_FIFOEN+0x36c>)
20016b12:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Enable the UART Data Register Not Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
20016b14:	687b      	ldr	r3, [r7, #4]
20016b16:	681b      	ldr	r3, [r3, #0]
20016b18:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
20016b1a:	68fb      	ldr	r3, [r7, #12]
20016b1c:	e853 3f00 	ldrex	r3, [r3]
20016b20:	60bb      	str	r3, [r7, #8]
   return(result);
20016b22:	68bb      	ldr	r3, [r7, #8]
20016b24:	f043 0320 	orr.w	r3, r3, #32
20016b28:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
20016b2c:	687b      	ldr	r3, [r7, #4]
20016b2e:	681b      	ldr	r3, [r3, #0]
20016b30:	461a      	mov	r2, r3
20016b32:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
20016b36:	61bb      	str	r3, [r7, #24]
20016b38:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
20016b3a:	6979      	ldr	r1, [r7, #20]
20016b3c:	69ba      	ldr	r2, [r7, #24]
20016b3e:	e841 2300 	strex	r3, r2, [r1]
20016b42:	613b      	str	r3, [r7, #16]
   return(result);
20016b44:	693b      	ldr	r3, [r7, #16]
20016b46:	2b00      	cmp	r3, #0
20016b48:	d1e4      	bne.n	20016b14 <UART_RxISR_8BIT_FIFOEN+0x314>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
20016b4a:	e007      	b.n	20016b5c <UART_RxISR_8BIT_FIFOEN+0x35c>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
20016b4c:	687b      	ldr	r3, [r7, #4]
20016b4e:	681b      	ldr	r3, [r3, #0]
20016b50:	699a      	ldr	r2, [r3, #24]
20016b52:	687b      	ldr	r3, [r7, #4]
20016b54:	681b      	ldr	r3, [r3, #0]
20016b56:	f042 0208 	orr.w	r2, r2, #8
20016b5a:	619a      	str	r2, [r3, #24]
}
20016b5c:	bf00      	nop
20016b5e:	37b0      	adds	r7, #176	@ 0xb0
20016b60:	46bd      	mov	sp, r7
20016b62:	bd80      	pop	{r7, pc}
20016b64:	46002400 	.word	0x46002400
20016b68:	56002400 	.word	0x56002400
20016b6c:	20016479 	.word	0x20016479

20016b70 <UART_RxISR_16BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT_FIFOEN(UART_HandleTypeDef *huart)
{
20016b70:	b580      	push	{r7, lr}
20016b72:	b0ae      	sub	sp, #184	@ 0xb8
20016b74:	af00      	add	r7, sp, #0
20016b76:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t  uhMask = huart->Mask;
20016b78:	687b      	ldr	r3, [r7, #4]
20016b7a:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
20016b7e:	f8a7 30b2 	strh.w	r3, [r7, #178]	@ 0xb2
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
20016b82:	687b      	ldr	r3, [r7, #4]
20016b84:	681b      	ldr	r3, [r3, #0]
20016b86:	69db      	ldr	r3, [r3, #28]
20016b88:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
20016b8c:	687b      	ldr	r3, [r7, #4]
20016b8e:	681b      	ldr	r3, [r3, #0]
20016b90:	681b      	ldr	r3, [r3, #0]
20016b92:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
20016b96:	687b      	ldr	r3, [r7, #4]
20016b98:	681b      	ldr	r3, [r3, #0]
20016b9a:	689b      	ldr	r3, [r3, #8]
20016b9c:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
20016ba0:	687b      	ldr	r3, [r7, #4]
20016ba2:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
20016ba6:	2b22      	cmp	r3, #34	@ 0x22
20016ba8:	f040 818c 	bne.w	20016ec4 <UART_RxISR_16BIT_FIFOEN+0x354>
  {
    nb_rx_data = huart->NbRxDataToProcess;
20016bac:	687b      	ldr	r3, [r7, #4]
20016bae:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
20016bb2:	f8a7 30a6 	strh.w	r3, [r7, #166]	@ 0xa6
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
20016bb6:	e12f      	b.n	20016e18 <UART_RxISR_16BIT_FIFOEN+0x2a8>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
20016bb8:	687b      	ldr	r3, [r7, #4]
20016bba:	681b      	ldr	r3, [r3, #0]
20016bbc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
20016bbe:	f8a7 30a4 	strh.w	r3, [r7, #164]	@ 0xa4
      tmp = (uint16_t *) huart->pRxBuffPtr ;
20016bc2:	687b      	ldr	r3, [r7, #4]
20016bc4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
20016bc6:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
      *tmp = (uint16_t)(uhdata & uhMask);
20016bca:	f8b7 20a4 	ldrh.w	r2, [r7, #164]	@ 0xa4
20016bce:	f8b7 30b2 	ldrh.w	r3, [r7, #178]	@ 0xb2
20016bd2:	4013      	ands	r3, r2
20016bd4:	b29a      	uxth	r2, r3
20016bd6:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
20016bda:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
20016bdc:	687b      	ldr	r3, [r7, #4]
20016bde:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
20016be0:	1c9a      	adds	r2, r3, #2
20016be2:	687b      	ldr	r3, [r7, #4]
20016be4:	659a      	str	r2, [r3, #88]	@ 0x58
      huart->RxXferCount--;
20016be6:	687b      	ldr	r3, [r7, #4]
20016be8:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
20016bec:	b29b      	uxth	r3, r3
20016bee:	3b01      	subs	r3, #1
20016bf0:	b29a      	uxth	r2, r3
20016bf2:	687b      	ldr	r3, [r7, #4]
20016bf4:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
20016bf8:	687b      	ldr	r3, [r7, #4]
20016bfa:	681b      	ldr	r3, [r3, #0]
20016bfc:	69db      	ldr	r3, [r3, #28]
20016bfe:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
20016c02:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
20016c06:	f003 0307 	and.w	r3, r3, #7
20016c0a:	2b00      	cmp	r3, #0
20016c0c:	d053      	beq.n	20016cb6 <UART_RxISR_16BIT_FIFOEN+0x146>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
20016c0e:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
20016c12:	f003 0301 	and.w	r3, r3, #1
20016c16:	2b00      	cmp	r3, #0
20016c18:	d011      	beq.n	20016c3e <UART_RxISR_16BIT_FIFOEN+0xce>
20016c1a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
20016c1e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
20016c22:	2b00      	cmp	r3, #0
20016c24:	d00b      	beq.n	20016c3e <UART_RxISR_16BIT_FIFOEN+0xce>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
20016c26:	687b      	ldr	r3, [r7, #4]
20016c28:	681b      	ldr	r3, [r3, #0]
20016c2a:	2201      	movs	r2, #1
20016c2c:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
20016c2e:	687b      	ldr	r3, [r7, #4]
20016c30:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
20016c34:	f043 0201 	orr.w	r2, r3, #1
20016c38:	687b      	ldr	r3, [r7, #4]
20016c3a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
20016c3e:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
20016c42:	f003 0302 	and.w	r3, r3, #2
20016c46:	2b00      	cmp	r3, #0
20016c48:	d011      	beq.n	20016c6e <UART_RxISR_16BIT_FIFOEN+0xfe>
20016c4a:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
20016c4e:	f003 0301 	and.w	r3, r3, #1
20016c52:	2b00      	cmp	r3, #0
20016c54:	d00b      	beq.n	20016c6e <UART_RxISR_16BIT_FIFOEN+0xfe>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
20016c56:	687b      	ldr	r3, [r7, #4]
20016c58:	681b      	ldr	r3, [r3, #0]
20016c5a:	2202      	movs	r2, #2
20016c5c:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
20016c5e:	687b      	ldr	r3, [r7, #4]
20016c60:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
20016c64:	f043 0204 	orr.w	r2, r3, #4
20016c68:	687b      	ldr	r3, [r7, #4]
20016c6a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
20016c6e:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
20016c72:	f003 0304 	and.w	r3, r3, #4
20016c76:	2b00      	cmp	r3, #0
20016c78:	d011      	beq.n	20016c9e <UART_RxISR_16BIT_FIFOEN+0x12e>
20016c7a:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
20016c7e:	f003 0301 	and.w	r3, r3, #1
20016c82:	2b00      	cmp	r3, #0
20016c84:	d00b      	beq.n	20016c9e <UART_RxISR_16BIT_FIFOEN+0x12e>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
20016c86:	687b      	ldr	r3, [r7, #4]
20016c88:	681b      	ldr	r3, [r3, #0]
20016c8a:	2204      	movs	r2, #4
20016c8c:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
20016c8e:	687b      	ldr	r3, [r7, #4]
20016c90:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
20016c94:	f043 0202 	orr.w	r2, r3, #2
20016c98:	687b      	ldr	r3, [r7, #4]
20016c9a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
20016c9e:	687b      	ldr	r3, [r7, #4]
20016ca0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
20016ca4:	2b00      	cmp	r3, #0
20016ca6:	d006      	beq.n	20016cb6 <UART_RxISR_16BIT_FIFOEN+0x146>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
20016ca8:	6878      	ldr	r0, [r7, #4]
20016caa:	f7fd ff7d 	bl	20014ba8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
20016cae:	687b      	ldr	r3, [r7, #4]
20016cb0:	2200      	movs	r2, #0
20016cb2:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }
      }

      if (huart->RxXferCount == 0U)
20016cb6:	687b      	ldr	r3, [r7, #4]
20016cb8:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
20016cbc:	b29b      	uxth	r3, r3
20016cbe:	2b00      	cmp	r3, #0
20016cc0:	f040 80aa 	bne.w	20016e18 <UART_RxISR_16BIT_FIFOEN+0x2a8>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
20016cc4:	687b      	ldr	r3, [r7, #4]
20016cc6:	681b      	ldr	r3, [r3, #0]
20016cc8:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
20016cca:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
20016ccc:	e853 3f00 	ldrex	r3, [r3]
20016cd0:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
20016cd2:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
20016cd4:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
20016cd8:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
20016cdc:	687b      	ldr	r3, [r7, #4]
20016cde:	681b      	ldr	r3, [r3, #0]
20016ce0:	461a      	mov	r2, r3
20016ce2:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
20016ce6:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
20016cea:	67fa      	str	r2, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
20016cec:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
20016cee:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
20016cf2:	e841 2300 	strex	r3, r2, [r1]
20016cf6:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
20016cf8:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
20016cfa:	2b00      	cmp	r3, #0
20016cfc:	d1e2      	bne.n	20016cc4 <UART_RxISR_16BIT_FIFOEN+0x154>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
20016cfe:	687b      	ldr	r3, [r7, #4]
20016d00:	681b      	ldr	r3, [r3, #0]
20016d02:	3308      	adds	r3, #8
20016d04:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
20016d06:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
20016d08:	e853 3f00 	ldrex	r3, [r3]
20016d0c:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
20016d0e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
20016d10:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
20016d14:	f023 0301 	bic.w	r3, r3, #1
20016d18:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
20016d1c:	687b      	ldr	r3, [r7, #4]
20016d1e:	681b      	ldr	r3, [r3, #0]
20016d20:	3308      	adds	r3, #8
20016d22:	f8d7 2098 	ldr.w	r2, [r7, #152]	@ 0x98
20016d26:	66fa      	str	r2, [r7, #108]	@ 0x6c
20016d28:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
20016d2a:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
20016d2c:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
20016d2e:	e841 2300 	strex	r3, r2, [r1]
20016d32:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
20016d34:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
20016d36:	2b00      	cmp	r3, #0
20016d38:	d1e1      	bne.n	20016cfe <UART_RxISR_16BIT_FIFOEN+0x18e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
20016d3a:	687b      	ldr	r3, [r7, #4]
20016d3c:	2220      	movs	r2, #32
20016d3e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
20016d42:	687b      	ldr	r3, [r7, #4]
20016d44:	2200      	movs	r2, #0
20016d46:	675a      	str	r2, [r3, #116]	@ 0x74

        /* Initialize type of RxEvent to Transfer Complete */
        huart->RxEventType = HAL_UART_RXEVENT_TC;
20016d48:	687b      	ldr	r3, [r7, #4]
20016d4a:	2200      	movs	r2, #0
20016d4c:	671a      	str	r2, [r3, #112]	@ 0x70

        if (!(IS_LPUART_INSTANCE(huart->Instance)))
20016d4e:	687b      	ldr	r3, [r7, #4]
20016d50:	681b      	ldr	r3, [r3, #0]
20016d52:	4a62      	ldr	r2, [pc, #392]	@ (20016edc <UART_RxISR_16BIT_FIFOEN+0x36c>)
20016d54:	4293      	cmp	r3, r2
20016d56:	d026      	beq.n	20016da6 <UART_RxISR_16BIT_FIFOEN+0x236>
20016d58:	687b      	ldr	r3, [r7, #4]
20016d5a:	681b      	ldr	r3, [r3, #0]
20016d5c:	4a60      	ldr	r2, [pc, #384]	@ (20016ee0 <UART_RxISR_16BIT_FIFOEN+0x370>)
20016d5e:	4293      	cmp	r3, r2
20016d60:	d021      	beq.n	20016da6 <UART_RxISR_16BIT_FIFOEN+0x236>
        {
          /* Check that USART RTOEN bit is set */
          if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
20016d62:	687b      	ldr	r3, [r7, #4]
20016d64:	681b      	ldr	r3, [r3, #0]
20016d66:	685b      	ldr	r3, [r3, #4]
20016d68:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
20016d6c:	2b00      	cmp	r3, #0
20016d6e:	d01a      	beq.n	20016da6 <UART_RxISR_16BIT_FIFOEN+0x236>
          {
            /* Enable the UART Receiver Timeout Interrupt */
            ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
20016d70:	687b      	ldr	r3, [r7, #4]
20016d72:	681b      	ldr	r3, [r3, #0]
20016d74:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
20016d76:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
20016d78:	e853 3f00 	ldrex	r3, [r3]
20016d7c:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
20016d7e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
20016d80:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
20016d84:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
20016d88:	687b      	ldr	r3, [r7, #4]
20016d8a:	681b      	ldr	r3, [r3, #0]
20016d8c:	461a      	mov	r2, r3
20016d8e:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
20016d92:	65bb      	str	r3, [r7, #88]	@ 0x58
20016d94:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
20016d96:	6d79      	ldr	r1, [r7, #84]	@ 0x54
20016d98:	6dba      	ldr	r2, [r7, #88]	@ 0x58
20016d9a:	e841 2300 	strex	r3, r2, [r1]
20016d9e:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
20016da0:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
20016da2:	2b00      	cmp	r3, #0
20016da4:	d1e4      	bne.n	20016d70 <UART_RxISR_16BIT_FIFOEN+0x200>
          }
        }

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
20016da6:	687b      	ldr	r3, [r7, #4]
20016da8:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
20016daa:	2b01      	cmp	r3, #1
20016dac:	d130      	bne.n	20016e10 <UART_RxISR_16BIT_FIFOEN+0x2a0>
        {
          /* Set reception type to Standard */
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
20016dae:	687b      	ldr	r3, [r7, #4]
20016db0:	2200      	movs	r2, #0
20016db2:	66da      	str	r2, [r3, #108]	@ 0x6c

          /* Disable IDLE interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
20016db4:	687b      	ldr	r3, [r7, #4]
20016db6:	681b      	ldr	r3, [r3, #0]
20016db8:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
20016dba:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
20016dbc:	e853 3f00 	ldrex	r3, [r3]
20016dc0:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
20016dc2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
20016dc4:	f023 0310 	bic.w	r3, r3, #16
20016dc8:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
20016dcc:	687b      	ldr	r3, [r7, #4]
20016dce:	681b      	ldr	r3, [r3, #0]
20016dd0:	461a      	mov	r2, r3
20016dd2:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
20016dd6:	647b      	str	r3, [r7, #68]	@ 0x44
20016dd8:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
20016dda:	6c39      	ldr	r1, [r7, #64]	@ 0x40
20016ddc:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
20016dde:	e841 2300 	strex	r3, r2, [r1]
20016de2:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
20016de4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
20016de6:	2b00      	cmp	r3, #0
20016de8:	d1e4      	bne.n	20016db4 <UART_RxISR_16BIT_FIFOEN+0x244>

          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
20016dea:	687b      	ldr	r3, [r7, #4]
20016dec:	681b      	ldr	r3, [r3, #0]
20016dee:	69db      	ldr	r3, [r3, #28]
20016df0:	f003 0310 	and.w	r3, r3, #16
20016df4:	2b10      	cmp	r3, #16
20016df6:	d103      	bne.n	20016e00 <UART_RxISR_16BIT_FIFOEN+0x290>
          {
            /* Clear IDLE Flag */
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
20016df8:	687b      	ldr	r3, [r7, #4]
20016dfa:	681b      	ldr	r3, [r3, #0]
20016dfc:	2210      	movs	r2, #16
20016dfe:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
20016e00:	687b      	ldr	r3, [r7, #4]
20016e02:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
20016e06:	4619      	mov	r1, r3
20016e08:	6878      	ldr	r0, [r7, #4]
20016e0a:	f7fd fef5 	bl	20014bf8 <HAL_UARTEx_RxEventCallback>
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        }
        break;
20016e0e:	e00e      	b.n	20016e2e <UART_RxISR_16BIT_FIFOEN+0x2be>
          HAL_UART_RxCpltCallback(huart);
20016e10:	6878      	ldr	r0, [r7, #4]
20016e12:	f7fd feb5 	bl	20014b80 <HAL_UART_RxCpltCallback>
        break;
20016e16:	e00a      	b.n	20016e2e <UART_RxISR_16BIT_FIFOEN+0x2be>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
20016e18:	f8b7 30a6 	ldrh.w	r3, [r7, #166]	@ 0xa6
20016e1c:	2b00      	cmp	r3, #0
20016e1e:	d006      	beq.n	20016e2e <UART_RxISR_16BIT_FIFOEN+0x2be>
20016e20:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
20016e24:	f003 0320 	and.w	r3, r3, #32
20016e28:	2b00      	cmp	r3, #0
20016e2a:	f47f aec5 	bne.w	20016bb8 <UART_RxISR_16BIT_FIFOEN+0x48>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
20016e2e:	687b      	ldr	r3, [r7, #4]
20016e30:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
20016e34:	f8a7 308e 	strh.w	r3, [r7, #142]	@ 0x8e
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
20016e38:	f8b7 308e 	ldrh.w	r3, [r7, #142]	@ 0x8e
20016e3c:	2b00      	cmp	r3, #0
20016e3e:	d049      	beq.n	20016ed4 <UART_RxISR_16BIT_FIFOEN+0x364>
20016e40:	687b      	ldr	r3, [r7, #4]
20016e42:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
20016e46:	f8b7 208e 	ldrh.w	r2, [r7, #142]	@ 0x8e
20016e4a:	429a      	cmp	r2, r3
20016e4c:	d242      	bcs.n	20016ed4 <UART_RxISR_16BIT_FIFOEN+0x364>
    {
      /* Disable the UART RXFT interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
20016e4e:	687b      	ldr	r3, [r7, #4]
20016e50:	681b      	ldr	r3, [r3, #0]
20016e52:	3308      	adds	r3, #8
20016e54:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
20016e56:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
20016e58:	e853 3f00 	ldrex	r3, [r3]
20016e5c:	623b      	str	r3, [r7, #32]
   return(result);
20016e5e:	6a3b      	ldr	r3, [r7, #32]
20016e60:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
20016e64:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
20016e68:	687b      	ldr	r3, [r7, #4]
20016e6a:	681b      	ldr	r3, [r3, #0]
20016e6c:	3308      	adds	r3, #8
20016e6e:	f8d7 2088 	ldr.w	r2, [r7, #136]	@ 0x88
20016e72:	633a      	str	r2, [r7, #48]	@ 0x30
20016e74:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
20016e76:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
20016e78:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
20016e7a:	e841 2300 	strex	r3, r2, [r1]
20016e7e:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
20016e80:	6abb      	ldr	r3, [r7, #40]	@ 0x28
20016e82:	2b00      	cmp	r3, #0
20016e84:	d1e3      	bne.n	20016e4e <UART_RxISR_16BIT_FIFOEN+0x2de>

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_16BIT;
20016e86:	687b      	ldr	r3, [r7, #4]
20016e88:	4a16      	ldr	r2, [pc, #88]	@ (20016ee4 <UART_RxISR_16BIT_FIFOEN+0x374>)
20016e8a:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Enable the UART Data Register Not Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
20016e8c:	687b      	ldr	r3, [r7, #4]
20016e8e:	681b      	ldr	r3, [r3, #0]
20016e90:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
20016e92:	693b      	ldr	r3, [r7, #16]
20016e94:	e853 3f00 	ldrex	r3, [r3]
20016e98:	60fb      	str	r3, [r7, #12]
   return(result);
20016e9a:	68fb      	ldr	r3, [r7, #12]
20016e9c:	f043 0320 	orr.w	r3, r3, #32
20016ea0:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
20016ea4:	687b      	ldr	r3, [r7, #4]
20016ea6:	681b      	ldr	r3, [r3, #0]
20016ea8:	461a      	mov	r2, r3
20016eaa:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
20016eae:	61fb      	str	r3, [r7, #28]
20016eb0:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
20016eb2:	69b9      	ldr	r1, [r7, #24]
20016eb4:	69fa      	ldr	r2, [r7, #28]
20016eb6:	e841 2300 	strex	r3, r2, [r1]
20016eba:	617b      	str	r3, [r7, #20]
   return(result);
20016ebc:	697b      	ldr	r3, [r7, #20]
20016ebe:	2b00      	cmp	r3, #0
20016ec0:	d1e4      	bne.n	20016e8c <UART_RxISR_16BIT_FIFOEN+0x31c>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
20016ec2:	e007      	b.n	20016ed4 <UART_RxISR_16BIT_FIFOEN+0x364>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
20016ec4:	687b      	ldr	r3, [r7, #4]
20016ec6:	681b      	ldr	r3, [r3, #0]
20016ec8:	699a      	ldr	r2, [r3, #24]
20016eca:	687b      	ldr	r3, [r7, #4]
20016ecc:	681b      	ldr	r3, [r3, #0]
20016ece:	f042 0208 	orr.w	r2, r2, #8
20016ed2:	619a      	str	r2, [r3, #24]
}
20016ed4:	bf00      	nop
20016ed6:	37b8      	adds	r7, #184	@ 0xb8
20016ed8:	46bd      	mov	sp, r7
20016eda:	bd80      	pop	{r7, pc}
20016edc:	46002400 	.word	0x46002400
20016ee0:	56002400 	.word	0x56002400
20016ee4:	2001663d 	.word	0x2001663d

20016ee8 <HAL_RS485Ex_Init>:
  *       oversampling rate).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RS485Ex_Init(UART_HandleTypeDef *huart, uint32_t Polarity, uint32_t AssertionTime,
                                   uint32_t DeassertionTime)
{
20016ee8:	b580      	push	{r7, lr}
20016eea:	b086      	sub	sp, #24
20016eec:	af00      	add	r7, sp, #0
20016eee:	60f8      	str	r0, [r7, #12]
20016ef0:	60b9      	str	r1, [r7, #8]
20016ef2:	607a      	str	r2, [r7, #4]
20016ef4:	603b      	str	r3, [r7, #0]
  uint32_t temp;

  /* Check the UART handle allocation */
  if (huart == NULL)
20016ef6:	68fb      	ldr	r3, [r7, #12]
20016ef8:	2b00      	cmp	r3, #0
20016efa:	d101      	bne.n	20016f00 <HAL_RS485Ex_Init+0x18>
  {
    return HAL_ERROR;
20016efc:	2301      	movs	r3, #1
20016efe:	e058      	b.n	20016fb2 <HAL_RS485Ex_Init+0xca>
  assert_param(IS_UART_ASSERTIONTIME(AssertionTime));

  /* Check the Driver Enable deassertion time */
  assert_param(IS_UART_DEASSERTIONTIME(DeassertionTime));

  if (huart->gState == HAL_UART_STATE_RESET)
20016f00:	68fb      	ldr	r3, [r7, #12]
20016f02:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
20016f06:	2b00      	cmp	r3, #0
20016f08:	d106      	bne.n	20016f18 <HAL_RS485Ex_Init+0x30>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
20016f0a:	68fb      	ldr	r3, [r7, #12]
20016f0c:	2200      	movs	r2, #0
20016f0e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX */
    HAL_UART_MspInit(huart);
20016f12:	68f8      	ldr	r0, [r7, #12]
20016f14:	f7eb fbfc 	bl	20002710 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
20016f18:	68fb      	ldr	r3, [r7, #12]
20016f1a:	2224      	movs	r2, #36	@ 0x24
20016f1c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Disable the Peripheral */
  __HAL_UART_DISABLE(huart);
20016f20:	68fb      	ldr	r3, [r7, #12]
20016f22:	681b      	ldr	r3, [r3, #0]
20016f24:	681a      	ldr	r2, [r3, #0]
20016f26:	68fb      	ldr	r3, [r7, #12]
20016f28:	681b      	ldr	r3, [r3, #0]
20016f2a:	f022 0201 	bic.w	r2, r2, #1
20016f2e:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
20016f30:	68fb      	ldr	r3, [r7, #12]
20016f32:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
20016f34:	2b00      	cmp	r3, #0
20016f36:	d002      	beq.n	20016f3e <HAL_RS485Ex_Init+0x56>
  {
    UART_AdvFeatureConfig(huart);
20016f38:	68f8      	ldr	r0, [r7, #12]
20016f3a:	f7fe fa29 	bl	20015390 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
20016f3e:	68f8      	ldr	r0, [r7, #12]
20016f40:	f7fe f884 	bl	2001504c <UART_SetConfig>
20016f44:	4603      	mov	r3, r0
20016f46:	2b01      	cmp	r3, #1
20016f48:	d101      	bne.n	20016f4e <HAL_RS485Ex_Init+0x66>
  {
    return HAL_ERROR;
20016f4a:	2301      	movs	r3, #1
20016f4c:	e031      	b.n	20016fb2 <HAL_RS485Ex_Init+0xca>
  }

  /* Enable the Driver Enable mode by setting the DEM bit in the CR3 register */
  SET_BIT(huart->Instance->CR3, USART_CR3_DEM);
20016f4e:	68fb      	ldr	r3, [r7, #12]
20016f50:	681b      	ldr	r3, [r3, #0]
20016f52:	689a      	ldr	r2, [r3, #8]
20016f54:	68fb      	ldr	r3, [r7, #12]
20016f56:	681b      	ldr	r3, [r3, #0]
20016f58:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
20016f5c:	609a      	str	r2, [r3, #8]

  /* Set the Driver Enable polarity */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_DEP, Polarity);
20016f5e:	68fb      	ldr	r3, [r7, #12]
20016f60:	681b      	ldr	r3, [r3, #0]
20016f62:	689b      	ldr	r3, [r3, #8]
20016f64:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
20016f68:	68fb      	ldr	r3, [r7, #12]
20016f6a:	681b      	ldr	r3, [r3, #0]
20016f6c:	68ba      	ldr	r2, [r7, #8]
20016f6e:	430a      	orrs	r2, r1
20016f70:	609a      	str	r2, [r3, #8]

  /* Set the Driver Enable assertion and deassertion times */
  temp = (AssertionTime << UART_CR1_DEAT_ADDRESS_LSB_POS);
20016f72:	687b      	ldr	r3, [r7, #4]
20016f74:	055b      	lsls	r3, r3, #21
20016f76:	617b      	str	r3, [r7, #20]
  temp |= (DeassertionTime << UART_CR1_DEDT_ADDRESS_LSB_POS);
20016f78:	683b      	ldr	r3, [r7, #0]
20016f7a:	041b      	lsls	r3, r3, #16
20016f7c:	697a      	ldr	r2, [r7, #20]
20016f7e:	4313      	orrs	r3, r2
20016f80:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, (USART_CR1_DEDT | USART_CR1_DEAT), temp);
20016f82:	68fb      	ldr	r3, [r7, #12]
20016f84:	681b      	ldr	r3, [r3, #0]
20016f86:	681b      	ldr	r3, [r3, #0]
20016f88:	f023 737f 	bic.w	r3, r3, #66846720	@ 0x3fc0000
20016f8c:	f423 3340 	bic.w	r3, r3, #196608	@ 0x30000
20016f90:	68fa      	ldr	r2, [r7, #12]
20016f92:	6812      	ldr	r2, [r2, #0]
20016f94:	6979      	ldr	r1, [r7, #20]
20016f96:	430b      	orrs	r3, r1
20016f98:	6013      	str	r3, [r2, #0]

  /* Enable the Peripheral */
  __HAL_UART_ENABLE(huart);
20016f9a:	68fb      	ldr	r3, [r7, #12]
20016f9c:	681b      	ldr	r3, [r3, #0]
20016f9e:	681a      	ldr	r2, [r3, #0]
20016fa0:	68fb      	ldr	r3, [r7, #12]
20016fa2:	681b      	ldr	r3, [r3, #0]
20016fa4:	f042 0201 	orr.w	r2, r2, #1
20016fa8:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
20016faa:	68f8      	ldr	r0, [r7, #12]
20016fac:	f7fe fa92 	bl	200154d4 <UART_CheckIdleState>
20016fb0:	4603      	mov	r3, r0
}
20016fb2:	4618      	mov	r0, r3
20016fb4:	3718      	adds	r7, #24
20016fb6:	46bd      	mov	sp, r7
20016fb8:	bd80      	pop	{r7, pc}

20016fba <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
20016fba:	b480      	push	{r7}
20016fbc:	b083      	sub	sp, #12
20016fbe:	af00      	add	r7, sp, #0
20016fc0:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
20016fc2:	bf00      	nop
20016fc4:	370c      	adds	r7, #12
20016fc6:	46bd      	mov	sp, r7
20016fc8:	f85d 7b04 	ldr.w	r7, [sp], #4
20016fcc:	4770      	bx	lr

20016fce <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
20016fce:	b480      	push	{r7}
20016fd0:	b083      	sub	sp, #12
20016fd2:	af00      	add	r7, sp, #0
20016fd4:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
20016fd6:	bf00      	nop
20016fd8:	370c      	adds	r7, #12
20016fda:	46bd      	mov	sp, r7
20016fdc:	f85d 7b04 	ldr.w	r7, [sp], #4
20016fe0:	4770      	bx	lr

20016fe2 <HAL_MultiProcessorEx_AddressLength_Set>:
  *          @arg @ref UART_ADDRESS_DETECT_4B 4-bit long address
  *          @arg @ref UART_ADDRESS_DETECT_7B 6-, 7- or 8-bit long address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_MultiProcessorEx_AddressLength_Set(UART_HandleTypeDef *huart, uint32_t AddressLength)
{
20016fe2:	b580      	push	{r7, lr}
20016fe4:	b082      	sub	sp, #8
20016fe6:	af00      	add	r7, sp, #0
20016fe8:	6078      	str	r0, [r7, #4]
20016fea:	6039      	str	r1, [r7, #0]
  /* Check the UART handle allocation */
  if (huart == NULL)
20016fec:	687b      	ldr	r3, [r7, #4]
20016fee:	2b00      	cmp	r3, #0
20016ff0:	d101      	bne.n	20016ff6 <HAL_MultiProcessorEx_AddressLength_Set+0x14>
  {
    return HAL_ERROR;
20016ff2:	2301      	movs	r3, #1
20016ff4:	e021      	b.n	2001703a <HAL_MultiProcessorEx_AddressLength_Set+0x58>
  }

  /* Check the address length parameter */
  assert_param(IS_UART_ADDRESSLENGTH_DETECT(AddressLength));

  huart->gState = HAL_UART_STATE_BUSY;
20016ff6:	687b      	ldr	r3, [r7, #4]
20016ff8:	2224      	movs	r2, #36	@ 0x24
20016ffa:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Disable the Peripheral */
  __HAL_UART_DISABLE(huart);
20016ffe:	687b      	ldr	r3, [r7, #4]
20017000:	681b      	ldr	r3, [r3, #0]
20017002:	681a      	ldr	r2, [r3, #0]
20017004:	687b      	ldr	r3, [r7, #4]
20017006:	681b      	ldr	r3, [r3, #0]
20017008:	f022 0201 	bic.w	r2, r2, #1
2001700c:	601a      	str	r2, [r3, #0]

  /* Set the address length */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_ADDM7, AddressLength);
2001700e:	687b      	ldr	r3, [r7, #4]
20017010:	681b      	ldr	r3, [r3, #0]
20017012:	685b      	ldr	r3, [r3, #4]
20017014:	f023 0110 	bic.w	r1, r3, #16
20017018:	687b      	ldr	r3, [r7, #4]
2001701a:	681b      	ldr	r3, [r3, #0]
2001701c:	683a      	ldr	r2, [r7, #0]
2001701e:	430a      	orrs	r2, r1
20017020:	605a      	str	r2, [r3, #4]

  /* Enable the Peripheral */
  __HAL_UART_ENABLE(huart);
20017022:	687b      	ldr	r3, [r7, #4]
20017024:	681b      	ldr	r3, [r3, #0]
20017026:	681a      	ldr	r2, [r3, #0]
20017028:	687b      	ldr	r3, [r7, #4]
2001702a:	681b      	ldr	r3, [r3, #0]
2001702c:	f042 0201 	orr.w	r2, r2, #1
20017030:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState to Ready */
  return (UART_CheckIdleState(huart));
20017032:	6878      	ldr	r0, [r7, #4]
20017034:	f7fe fa4e 	bl	200154d4 <UART_CheckIdleState>
20017038:	4603      	mov	r3, r0
}
2001703a:	4618      	mov	r0, r3
2001703c:	3708      	adds	r7, #8
2001703e:	46bd      	mov	sp, r7
20017040:	bd80      	pop	{r7, pc}

20017042 <HAL_UARTEx_StopModeWakeUpSourceConfig>:
  *          @arg @ref UART_WAKEUP_ON_ADDRESS
  *          @arg @ref UART_WAKEUP_ON_READDATA_NONEMPTY
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_StopModeWakeUpSourceConfig(UART_HandleTypeDef *huart, UART_WakeUpTypeDef WakeUpSelection)
{
20017042:	b580      	push	{r7, lr}
20017044:	b088      	sub	sp, #32
20017046:	af02      	add	r7, sp, #8
20017048:	60f8      	str	r0, [r7, #12]
2001704a:	1d3b      	adds	r3, r7, #4
2001704c:	e883 0006 	stmia.w	r3, {r1, r2}
  HAL_StatusTypeDef status = HAL_OK;
20017050:	2300      	movs	r3, #0
20017052:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_UART_WAKEUP_FROMSTOP_INSTANCE(huart->Instance));
  /* check the wake-up selection parameter */
  assert_param(IS_UART_WAKEUP_SELECTION(WakeUpSelection.WakeUpEvent));

  /* Process Locked */
  __HAL_LOCK(huart);
20017054:	68fb      	ldr	r3, [r7, #12]
20017056:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
2001705a:	2b01      	cmp	r3, #1
2001705c:	d101      	bne.n	20017062 <HAL_UARTEx_StopModeWakeUpSourceConfig+0x20>
2001705e:	2302      	movs	r3, #2
20017060:	e03c      	b.n	200170dc <HAL_UARTEx_StopModeWakeUpSourceConfig+0x9a>
20017062:	68fb      	ldr	r3, [r7, #12]
20017064:	2201      	movs	r2, #1
20017066:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
2001706a:	68fb      	ldr	r3, [r7, #12]
2001706c:	2224      	movs	r2, #36	@ 0x24
2001706e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Disable the Peripheral */
  __HAL_UART_DISABLE(huart);
20017072:	68fb      	ldr	r3, [r7, #12]
20017074:	681b      	ldr	r3, [r3, #0]
20017076:	681a      	ldr	r2, [r3, #0]
20017078:	68fb      	ldr	r3, [r7, #12]
2001707a:	681b      	ldr	r3, [r3, #0]
2001707c:	f022 0201 	bic.w	r2, r2, #1
20017080:	601a      	str	r2, [r3, #0]


  if (WakeUpSelection.WakeUpEvent == UART_WAKEUP_ON_ADDRESS)
20017082:	687b      	ldr	r3, [r7, #4]
20017084:	2b00      	cmp	r3, #0
20017086:	d105      	bne.n	20017094 <HAL_UARTEx_StopModeWakeUpSourceConfig+0x52>
  {
    UARTEx_Wakeup_AddressConfig(huart, WakeUpSelection);
20017088:	1d3b      	adds	r3, r7, #4
2001708a:	e893 0006 	ldmia.w	r3, {r1, r2}
2001708e:	68f8      	ldr	r0, [r7, #12]
20017090:	f000 fc14 	bl	200178bc <UARTEx_Wakeup_AddressConfig>
  }

  /* Enable the Peripheral */
  __HAL_UART_ENABLE(huart);
20017094:	68fb      	ldr	r3, [r7, #12]
20017096:	681b      	ldr	r3, [r3, #0]
20017098:	681a      	ldr	r2, [r3, #0]
2001709a:	68fb      	ldr	r3, [r7, #12]
2001709c:	681b      	ldr	r3, [r3, #0]
2001709e:	f042 0201 	orr.w	r2, r2, #1
200170a2:	601a      	str	r2, [r3, #0]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
200170a4:	f7eb fd04 	bl	20002ab0 <HAL_GetTick>
200170a8:	6138      	str	r0, [r7, #16]

  /* Wait until REACK flag is set */
  if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
200170aa:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
200170ae:	9300      	str	r3, [sp, #0]
200170b0:	693b      	ldr	r3, [r7, #16]
200170b2:	2200      	movs	r2, #0
200170b4:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
200170b8:	68f8      	ldr	r0, [r7, #12]
200170ba:	f7fe fab5 	bl	20015628 <UART_WaitOnFlagUntilTimeout>
200170be:	4603      	mov	r3, r0
200170c0:	2b00      	cmp	r3, #0
200170c2:	d002      	beq.n	200170ca <HAL_UARTEx_StopModeWakeUpSourceConfig+0x88>
  {
    status = HAL_TIMEOUT;
200170c4:	2303      	movs	r3, #3
200170c6:	75fb      	strb	r3, [r7, #23]
200170c8:	e003      	b.n	200170d2 <HAL_UARTEx_StopModeWakeUpSourceConfig+0x90>
  }
  else
  {
    /* Initialize the UART State */
    huart->gState = HAL_UART_STATE_READY;
200170ca:	68fb      	ldr	r3, [r7, #12]
200170cc:	2220      	movs	r2, #32
200170ce:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  }

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
200170d2:	68fb      	ldr	r3, [r7, #12]
200170d4:	2200      	movs	r2, #0
200170d6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return status;
200170da:	7dfb      	ldrb	r3, [r7, #23]
}
200170dc:	4618      	mov	r0, r3
200170de:	3718      	adds	r7, #24
200170e0:	46bd      	mov	sp, r7
200170e2:	bd80      	pop	{r7, pc}

200170e4 <HAL_UARTEx_EnableStopMode>:
  * @note The UART is able to wake up the MCU from Stop 1 mode as long as UART clock is HSI or LSE.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_EnableStopMode(UART_HandleTypeDef *huart)
{
200170e4:	b480      	push	{r7}
200170e6:	b089      	sub	sp, #36	@ 0x24
200170e8:	af00      	add	r7, sp, #0
200170ea:	6078      	str	r0, [r7, #4]
  /* Process Locked */
  __HAL_LOCK(huart);
200170ec:	687b      	ldr	r3, [r7, #4]
200170ee:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
200170f2:	2b01      	cmp	r3, #1
200170f4:	d101      	bne.n	200170fa <HAL_UARTEx_EnableStopMode+0x16>
200170f6:	2302      	movs	r3, #2
200170f8:	e021      	b.n	2001713e <HAL_UARTEx_EnableStopMode+0x5a>
200170fa:	687b      	ldr	r3, [r7, #4]
200170fc:	2201      	movs	r2, #1
200170fe:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  /* Set UESM bit */
  ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_UESM);
20017102:	687b      	ldr	r3, [r7, #4]
20017104:	681b      	ldr	r3, [r3, #0]
20017106:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
20017108:	68fb      	ldr	r3, [r7, #12]
2001710a:	e853 3f00 	ldrex	r3, [r3]
2001710e:	60bb      	str	r3, [r7, #8]
   return(result);
20017110:	68bb      	ldr	r3, [r7, #8]
20017112:	f043 0302 	orr.w	r3, r3, #2
20017116:	61fb      	str	r3, [r7, #28]
20017118:	687b      	ldr	r3, [r7, #4]
2001711a:	681b      	ldr	r3, [r3, #0]
2001711c:	461a      	mov	r2, r3
2001711e:	69fb      	ldr	r3, [r7, #28]
20017120:	61bb      	str	r3, [r7, #24]
20017122:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
20017124:	6979      	ldr	r1, [r7, #20]
20017126:	69ba      	ldr	r2, [r7, #24]
20017128:	e841 2300 	strex	r3, r2, [r1]
2001712c:	613b      	str	r3, [r7, #16]
   return(result);
2001712e:	693b      	ldr	r3, [r7, #16]
20017130:	2b00      	cmp	r3, #0
20017132:	d1e6      	bne.n	20017102 <HAL_UARTEx_EnableStopMode+0x1e>

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
20017134:	687b      	ldr	r3, [r7, #4]
20017136:	2200      	movs	r2, #0
20017138:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
2001713c:	2300      	movs	r3, #0
}
2001713e:	4618      	mov	r0, r3
20017140:	3724      	adds	r7, #36	@ 0x24
20017142:	46bd      	mov	sp, r7
20017144:	f85d 7b04 	ldr.w	r7, [sp], #4
20017148:	4770      	bx	lr

2001714a <HAL_UARTEx_DisableStopMode>:
  * @brief Disable UART Stop Mode.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableStopMode(UART_HandleTypeDef *huart)
{
2001714a:	b480      	push	{r7}
2001714c:	b089      	sub	sp, #36	@ 0x24
2001714e:	af00      	add	r7, sp, #0
20017150:	6078      	str	r0, [r7, #4]
  /* Process Locked */
  __HAL_LOCK(huart);
20017152:	687b      	ldr	r3, [r7, #4]
20017154:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
20017158:	2b01      	cmp	r3, #1
2001715a:	d101      	bne.n	20017160 <HAL_UARTEx_DisableStopMode+0x16>
2001715c:	2302      	movs	r3, #2
2001715e:	e021      	b.n	200171a4 <HAL_UARTEx_DisableStopMode+0x5a>
20017160:	687b      	ldr	r3, [r7, #4]
20017162:	2201      	movs	r2, #1
20017164:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  /* Clear UESM bit */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_UESM);
20017168:	687b      	ldr	r3, [r7, #4]
2001716a:	681b      	ldr	r3, [r3, #0]
2001716c:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
2001716e:	68fb      	ldr	r3, [r7, #12]
20017170:	e853 3f00 	ldrex	r3, [r3]
20017174:	60bb      	str	r3, [r7, #8]
   return(result);
20017176:	68bb      	ldr	r3, [r7, #8]
20017178:	f023 0302 	bic.w	r3, r3, #2
2001717c:	61fb      	str	r3, [r7, #28]
2001717e:	687b      	ldr	r3, [r7, #4]
20017180:	681b      	ldr	r3, [r3, #0]
20017182:	461a      	mov	r2, r3
20017184:	69fb      	ldr	r3, [r7, #28]
20017186:	61bb      	str	r3, [r7, #24]
20017188:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
2001718a:	6979      	ldr	r1, [r7, #20]
2001718c:	69ba      	ldr	r2, [r7, #24]
2001718e:	e841 2300 	strex	r3, r2, [r1]
20017192:	613b      	str	r3, [r7, #16]
   return(result);
20017194:	693b      	ldr	r3, [r7, #16]
20017196:	2b00      	cmp	r3, #0
20017198:	d1e6      	bne.n	20017168 <HAL_UARTEx_DisableStopMode+0x1e>

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
2001719a:	687b      	ldr	r3, [r7, #4]
2001719c:	2200      	movs	r2, #0
2001719e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
200171a2:	2300      	movs	r3, #0
}
200171a4:	4618      	mov	r0, r3
200171a6:	3724      	adds	r7, #36	@ 0x24
200171a8:	46bd      	mov	sp, r7
200171aa:	f85d 7b04 	ldr.w	r7, [sp], #4
200171ae:	4770      	bx	lr

200171b0 <HAL_UARTEx_EnableFifoMode>:
  * @brief  Enable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_EnableFifoMode(UART_HandleTypeDef *huart)
{
200171b0:	b580      	push	{r7, lr}
200171b2:	b084      	sub	sp, #16
200171b4:	af00      	add	r7, sp, #0
200171b6:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
200171b8:	687b      	ldr	r3, [r7, #4]
200171ba:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
200171be:	2b01      	cmp	r3, #1
200171c0:	d101      	bne.n	200171c6 <HAL_UARTEx_EnableFifoMode+0x16>
200171c2:	2302      	movs	r3, #2
200171c4:	e02b      	b.n	2001721e <HAL_UARTEx_EnableFifoMode+0x6e>
200171c6:	687b      	ldr	r3, [r7, #4]
200171c8:	2201      	movs	r2, #1
200171ca:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
200171ce:	687b      	ldr	r3, [r7, #4]
200171d0:	2224      	movs	r2, #36	@ 0x24
200171d2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
200171d6:	687b      	ldr	r3, [r7, #4]
200171d8:	681b      	ldr	r3, [r3, #0]
200171da:	681b      	ldr	r3, [r3, #0]
200171dc:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
200171de:	687b      	ldr	r3, [r7, #4]
200171e0:	681b      	ldr	r3, [r3, #0]
200171e2:	681a      	ldr	r2, [r3, #0]
200171e4:	687b      	ldr	r3, [r7, #4]
200171e6:	681b      	ldr	r3, [r3, #0]
200171e8:	f022 0201 	bic.w	r2, r2, #1
200171ec:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  SET_BIT(tmpcr1, USART_CR1_FIFOEN);
200171ee:	68fb      	ldr	r3, [r7, #12]
200171f0:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
200171f4:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_ENABLE;
200171f6:	687b      	ldr	r3, [r7, #4]
200171f8:	f04f 5200 	mov.w	r2, #536870912	@ 0x20000000
200171fc:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
200171fe:	687b      	ldr	r3, [r7, #4]
20017200:	681b      	ldr	r3, [r3, #0]
20017202:	68fa      	ldr	r2, [r7, #12]
20017204:	601a      	str	r2, [r3, #0]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
20017206:	6878      	ldr	r0, [r7, #4]
20017208:	f000 fb7c 	bl	20017904 <UARTEx_SetNbDataToProcess>

  huart->gState = HAL_UART_STATE_READY;
2001720c:	687b      	ldr	r3, [r7, #4]
2001720e:	2220      	movs	r2, #32
20017210:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
20017214:	687b      	ldr	r3, [r7, #4]
20017216:	2200      	movs	r2, #0
20017218:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
2001721c:	2300      	movs	r3, #0
}
2001721e:	4618      	mov	r0, r3
20017220:	3710      	adds	r7, #16
20017222:	46bd      	mov	sp, r7
20017224:	bd80      	pop	{r7, pc}

20017226 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
20017226:	b480      	push	{r7}
20017228:	b085      	sub	sp, #20
2001722a:	af00      	add	r7, sp, #0
2001722c:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
2001722e:	687b      	ldr	r3, [r7, #4]
20017230:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
20017234:	2b01      	cmp	r3, #1
20017236:	d101      	bne.n	2001723c <HAL_UARTEx_DisableFifoMode+0x16>
20017238:	2302      	movs	r3, #2
2001723a:	e027      	b.n	2001728c <HAL_UARTEx_DisableFifoMode+0x66>
2001723c:	687b      	ldr	r3, [r7, #4]
2001723e:	2201      	movs	r2, #1
20017240:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
20017244:	687b      	ldr	r3, [r7, #4]
20017246:	2224      	movs	r2, #36	@ 0x24
20017248:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
2001724c:	687b      	ldr	r3, [r7, #4]
2001724e:	681b      	ldr	r3, [r3, #0]
20017250:	681b      	ldr	r3, [r3, #0]
20017252:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
20017254:	687b      	ldr	r3, [r7, #4]
20017256:	681b      	ldr	r3, [r3, #0]
20017258:	681a      	ldr	r2, [r3, #0]
2001725a:	687b      	ldr	r3, [r7, #4]
2001725c:	681b      	ldr	r3, [r3, #0]
2001725e:	f022 0201 	bic.w	r2, r2, #1
20017262:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
20017264:	68fb      	ldr	r3, [r7, #12]
20017266:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
2001726a:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
2001726c:	687b      	ldr	r3, [r7, #4]
2001726e:	2200      	movs	r2, #0
20017270:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
20017272:	687b      	ldr	r3, [r7, #4]
20017274:	681b      	ldr	r3, [r3, #0]
20017276:	68fa      	ldr	r2, [r7, #12]
20017278:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
2001727a:	687b      	ldr	r3, [r7, #4]
2001727c:	2220      	movs	r2, #32
2001727e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
20017282:	687b      	ldr	r3, [r7, #4]
20017284:	2200      	movs	r2, #0
20017286:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
2001728a:	2300      	movs	r3, #0
}
2001728c:	4618      	mov	r0, r3
2001728e:	3714      	adds	r7, #20
20017290:	46bd      	mov	sp, r7
20017292:	f85d 7b04 	ldr.w	r7, [sp], #4
20017296:	4770      	bx	lr

20017298 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
20017298:	b580      	push	{r7, lr}
2001729a:	b084      	sub	sp, #16
2001729c:	af00      	add	r7, sp, #0
2001729e:	6078      	str	r0, [r7, #4]
200172a0:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
200172a2:	687b      	ldr	r3, [r7, #4]
200172a4:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
200172a8:	2b01      	cmp	r3, #1
200172aa:	d101      	bne.n	200172b0 <HAL_UARTEx_SetTxFifoThreshold+0x18>
200172ac:	2302      	movs	r3, #2
200172ae:	e02d      	b.n	2001730c <HAL_UARTEx_SetTxFifoThreshold+0x74>
200172b0:	687b      	ldr	r3, [r7, #4]
200172b2:	2201      	movs	r2, #1
200172b4:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
200172b8:	687b      	ldr	r3, [r7, #4]
200172ba:	2224      	movs	r2, #36	@ 0x24
200172bc:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
200172c0:	687b      	ldr	r3, [r7, #4]
200172c2:	681b      	ldr	r3, [r3, #0]
200172c4:	681b      	ldr	r3, [r3, #0]
200172c6:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
200172c8:	687b      	ldr	r3, [r7, #4]
200172ca:	681b      	ldr	r3, [r3, #0]
200172cc:	681a      	ldr	r2, [r3, #0]
200172ce:	687b      	ldr	r3, [r7, #4]
200172d0:	681b      	ldr	r3, [r3, #0]
200172d2:	f022 0201 	bic.w	r2, r2, #1
200172d6:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
200172d8:	687b      	ldr	r3, [r7, #4]
200172da:	681b      	ldr	r3, [r3, #0]
200172dc:	689b      	ldr	r3, [r3, #8]
200172de:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
200172e2:	687b      	ldr	r3, [r7, #4]
200172e4:	681b      	ldr	r3, [r3, #0]
200172e6:	683a      	ldr	r2, [r7, #0]
200172e8:	430a      	orrs	r2, r1
200172ea:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
200172ec:	6878      	ldr	r0, [r7, #4]
200172ee:	f000 fb09 	bl	20017904 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
200172f2:	687b      	ldr	r3, [r7, #4]
200172f4:	681b      	ldr	r3, [r3, #0]
200172f6:	68fa      	ldr	r2, [r7, #12]
200172f8:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
200172fa:	687b      	ldr	r3, [r7, #4]
200172fc:	2220      	movs	r2, #32
200172fe:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
20017302:	687b      	ldr	r3, [r7, #4]
20017304:	2200      	movs	r2, #0
20017306:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
2001730a:	2300      	movs	r3, #0
}
2001730c:	4618      	mov	r0, r3
2001730e:	3710      	adds	r7, #16
20017310:	46bd      	mov	sp, r7
20017312:	bd80      	pop	{r7, pc}

20017314 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
20017314:	b580      	push	{r7, lr}
20017316:	b084      	sub	sp, #16
20017318:	af00      	add	r7, sp, #0
2001731a:	6078      	str	r0, [r7, #4]
2001731c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
2001731e:	687b      	ldr	r3, [r7, #4]
20017320:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
20017324:	2b01      	cmp	r3, #1
20017326:	d101      	bne.n	2001732c <HAL_UARTEx_SetRxFifoThreshold+0x18>
20017328:	2302      	movs	r3, #2
2001732a:	e02d      	b.n	20017388 <HAL_UARTEx_SetRxFifoThreshold+0x74>
2001732c:	687b      	ldr	r3, [r7, #4]
2001732e:	2201      	movs	r2, #1
20017330:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
20017334:	687b      	ldr	r3, [r7, #4]
20017336:	2224      	movs	r2, #36	@ 0x24
20017338:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
2001733c:	687b      	ldr	r3, [r7, #4]
2001733e:	681b      	ldr	r3, [r3, #0]
20017340:	681b      	ldr	r3, [r3, #0]
20017342:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
20017344:	687b      	ldr	r3, [r7, #4]
20017346:	681b      	ldr	r3, [r3, #0]
20017348:	681a      	ldr	r2, [r3, #0]
2001734a:	687b      	ldr	r3, [r7, #4]
2001734c:	681b      	ldr	r3, [r3, #0]
2001734e:	f022 0201 	bic.w	r2, r2, #1
20017352:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
20017354:	687b      	ldr	r3, [r7, #4]
20017356:	681b      	ldr	r3, [r3, #0]
20017358:	689b      	ldr	r3, [r3, #8]
2001735a:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
2001735e:	687b      	ldr	r3, [r7, #4]
20017360:	681b      	ldr	r3, [r3, #0]
20017362:	683a      	ldr	r2, [r7, #0]
20017364:	430a      	orrs	r2, r1
20017366:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
20017368:	6878      	ldr	r0, [r7, #4]
2001736a:	f000 facb 	bl	20017904 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
2001736e:	687b      	ldr	r3, [r7, #4]
20017370:	681b      	ldr	r3, [r3, #0]
20017372:	68fa      	ldr	r2, [r7, #12]
20017374:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
20017376:	687b      	ldr	r3, [r7, #4]
20017378:	2220      	movs	r2, #32
2001737a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
2001737e:	687b      	ldr	r3, [r7, #4]
20017380:	2200      	movs	r2, #0
20017382:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
20017386:	2300      	movs	r3, #0
}
20017388:	4618      	mov	r0, r3
2001738a:	3710      	adds	r7, #16
2001738c:	46bd      	mov	sp, r7
2001738e:	bd80      	pop	{r7, pc}

20017390 <HAL_UARTEx_ReceiveToIdle>:
  * @param Timeout Timeout duration expressed in ms (covers the whole reception sequence).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_ReceiveToIdle(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint16_t *RxLen,
                                           uint32_t Timeout)
{
20017390:	b580      	push	{r7, lr}
20017392:	b088      	sub	sp, #32
20017394:	af00      	add	r7, sp, #0
20017396:	60f8      	str	r0, [r7, #12]
20017398:	60b9      	str	r1, [r7, #8]
2001739a:	603b      	str	r3, [r7, #0]
2001739c:	4613      	mov	r3, r2
2001739e:	80fb      	strh	r3, [r7, #6]
  uint16_t *pdata16bits;
  uint16_t uhMask;
  uint32_t tickstart;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
200173a0:	68fb      	ldr	r3, [r7, #12]
200173a2:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
200173a6:	2b20      	cmp	r3, #32
200173a8:	f040 80fe 	bne.w	200175a8 <HAL_UARTEx_ReceiveToIdle+0x218>
  {
    if ((pData == NULL) || (Size == 0U))
200173ac:	68bb      	ldr	r3, [r7, #8]
200173ae:	2b00      	cmp	r3, #0
200173b0:	d002      	beq.n	200173b8 <HAL_UARTEx_ReceiveToIdle+0x28>
200173b2:	88fb      	ldrh	r3, [r7, #6]
200173b4:	2b00      	cmp	r3, #0
200173b6:	d101      	bne.n	200173bc <HAL_UARTEx_ReceiveToIdle+0x2c>
    {
      return  HAL_ERROR;
200173b8:	2301      	movs	r3, #1
200173ba:	e0f6      	b.n	200175aa <HAL_UARTEx_ReceiveToIdle+0x21a>
    }

#if defined(USART_DMAREQUESTS_SW_WA)
    /* Disable the UART DMA Rx request if enabled */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
200173bc:	68fb      	ldr	r3, [r7, #12]
200173be:	681b      	ldr	r3, [r3, #0]
200173c0:	689b      	ldr	r3, [r3, #8]
200173c2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
200173c6:	2b40      	cmp	r3, #64	@ 0x40
200173c8:	d107      	bne.n	200173da <HAL_UARTEx_ReceiveToIdle+0x4a>
    {
      CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
200173ca:	68fb      	ldr	r3, [r7, #12]
200173cc:	681b      	ldr	r3, [r3, #0]
200173ce:	689a      	ldr	r2, [r3, #8]
200173d0:	68fb      	ldr	r3, [r7, #12]
200173d2:	681b      	ldr	r3, [r3, #0]
200173d4:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
200173d8:	609a      	str	r2, [r3, #8]
    }

#endif /* USART_DMAREQUESTS_SW_WA */
    huart->ErrorCode = HAL_UART_ERROR_NONE;
200173da:	68fb      	ldr	r3, [r7, #12]
200173dc:	2200      	movs	r2, #0
200173de:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->RxState = HAL_UART_STATE_BUSY_RX;
200173e2:	68fb      	ldr	r3, [r7, #12]
200173e4:	2222      	movs	r2, #34	@ 0x22
200173e6:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
    huart->ReceptionType = HAL_UART_RECEPTION_TOIDLE;
200173ea:	68fb      	ldr	r3, [r7, #12]
200173ec:	2201      	movs	r2, #1
200173ee:	66da      	str	r2, [r3, #108]	@ 0x6c
    huart->RxEventType = HAL_UART_RXEVENT_TC;
200173f0:	68fb      	ldr	r3, [r7, #12]
200173f2:	2200      	movs	r2, #0
200173f4:	671a      	str	r2, [r3, #112]	@ 0x70

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
200173f6:	f7eb fb5b 	bl	20002ab0 <HAL_GetTick>
200173fa:	6178      	str	r0, [r7, #20]

    huart->RxXferSize  = Size;
200173fc:	68fb      	ldr	r3, [r7, #12]
200173fe:	88fa      	ldrh	r2, [r7, #6]
20017400:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
    huart->RxXferCount = Size;
20017404:	68fb      	ldr	r3, [r7, #12]
20017406:	88fa      	ldrh	r2, [r7, #6]
20017408:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    /* Computation of UART mask to apply to RDR register */
    UART_MASK_COMPUTATION(huart);
2001740c:	68fb      	ldr	r3, [r7, #12]
2001740e:	689b      	ldr	r3, [r3, #8]
20017410:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
20017414:	d10e      	bne.n	20017434 <HAL_UARTEx_ReceiveToIdle+0xa4>
20017416:	68fb      	ldr	r3, [r7, #12]
20017418:	691b      	ldr	r3, [r3, #16]
2001741a:	2b00      	cmp	r3, #0
2001741c:	d105      	bne.n	2001742a <HAL_UARTEx_ReceiveToIdle+0x9a>
2001741e:	68fb      	ldr	r3, [r7, #12]
20017420:	f240 12ff 	movw	r2, #511	@ 0x1ff
20017424:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
20017428:	e02d      	b.n	20017486 <HAL_UARTEx_ReceiveToIdle+0xf6>
2001742a:	68fb      	ldr	r3, [r7, #12]
2001742c:	22ff      	movs	r2, #255	@ 0xff
2001742e:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
20017432:	e028      	b.n	20017486 <HAL_UARTEx_ReceiveToIdle+0xf6>
20017434:	68fb      	ldr	r3, [r7, #12]
20017436:	689b      	ldr	r3, [r3, #8]
20017438:	2b00      	cmp	r3, #0
2001743a:	d10d      	bne.n	20017458 <HAL_UARTEx_ReceiveToIdle+0xc8>
2001743c:	68fb      	ldr	r3, [r7, #12]
2001743e:	691b      	ldr	r3, [r3, #16]
20017440:	2b00      	cmp	r3, #0
20017442:	d104      	bne.n	2001744e <HAL_UARTEx_ReceiveToIdle+0xbe>
20017444:	68fb      	ldr	r3, [r7, #12]
20017446:	22ff      	movs	r2, #255	@ 0xff
20017448:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
2001744c:	e01b      	b.n	20017486 <HAL_UARTEx_ReceiveToIdle+0xf6>
2001744e:	68fb      	ldr	r3, [r7, #12]
20017450:	227f      	movs	r2, #127	@ 0x7f
20017452:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
20017456:	e016      	b.n	20017486 <HAL_UARTEx_ReceiveToIdle+0xf6>
20017458:	68fb      	ldr	r3, [r7, #12]
2001745a:	689b      	ldr	r3, [r3, #8]
2001745c:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
20017460:	d10d      	bne.n	2001747e <HAL_UARTEx_ReceiveToIdle+0xee>
20017462:	68fb      	ldr	r3, [r7, #12]
20017464:	691b      	ldr	r3, [r3, #16]
20017466:	2b00      	cmp	r3, #0
20017468:	d104      	bne.n	20017474 <HAL_UARTEx_ReceiveToIdle+0xe4>
2001746a:	68fb      	ldr	r3, [r7, #12]
2001746c:	227f      	movs	r2, #127	@ 0x7f
2001746e:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
20017472:	e008      	b.n	20017486 <HAL_UARTEx_ReceiveToIdle+0xf6>
20017474:	68fb      	ldr	r3, [r7, #12]
20017476:	223f      	movs	r2, #63	@ 0x3f
20017478:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
2001747c:	e003      	b.n	20017486 <HAL_UARTEx_ReceiveToIdle+0xf6>
2001747e:	68fb      	ldr	r3, [r7, #12]
20017480:	2200      	movs	r2, #0
20017482:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
    uhMask = huart->Mask;
20017486:	68fb      	ldr	r3, [r7, #12]
20017488:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
2001748c:	827b      	strh	r3, [r7, #18]

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
2001748e:	68fb      	ldr	r3, [r7, #12]
20017490:	689b      	ldr	r3, [r3, #8]
20017492:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
20017496:	d108      	bne.n	200174aa <HAL_UARTEx_ReceiveToIdle+0x11a>
20017498:	68fb      	ldr	r3, [r7, #12]
2001749a:	691b      	ldr	r3, [r3, #16]
2001749c:	2b00      	cmp	r3, #0
2001749e:	d104      	bne.n	200174aa <HAL_UARTEx_ReceiveToIdle+0x11a>
    {
      pdata8bits  = NULL;
200174a0:	2300      	movs	r3, #0
200174a2:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
200174a4:	68bb      	ldr	r3, [r7, #8]
200174a6:	61bb      	str	r3, [r7, #24]
200174a8:	e003      	b.n	200174b2 <HAL_UARTEx_ReceiveToIdle+0x122>
    }
    else
    {
      pdata8bits  = pData;
200174aa:	68bb      	ldr	r3, [r7, #8]
200174ac:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
200174ae:	2300      	movs	r3, #0
200174b0:	61bb      	str	r3, [r7, #24]
    }

    /* Initialize output number of received elements */
    *RxLen = 0U;
200174b2:	683b      	ldr	r3, [r7, #0]
200174b4:	2200      	movs	r2, #0
200174b6:	801a      	strh	r2, [r3, #0]

    /* as long as data have to be received */
    while (huart->RxXferCount > 0U)
200174b8:	e05f      	b.n	2001757a <HAL_UARTEx_ReceiveToIdle+0x1ea>
    {
      /* Check if IDLE flag is set */
      if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
200174ba:	68fb      	ldr	r3, [r7, #12]
200174bc:	681b      	ldr	r3, [r3, #0]
200174be:	69db      	ldr	r3, [r3, #28]
200174c0:	f003 0310 	and.w	r3, r3, #16
200174c4:	2b10      	cmp	r3, #16
200174c6:	d110      	bne.n	200174ea <HAL_UARTEx_ReceiveToIdle+0x15a>
      {
        /* Clear IDLE flag in ISR */
        __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
200174c8:	68fb      	ldr	r3, [r7, #12]
200174ca:	681b      	ldr	r3, [r3, #0]
200174cc:	2210      	movs	r2, #16
200174ce:	621a      	str	r2, [r3, #32]

        /* If Set, but no data ever received, clear flag without exiting loop */
        /* If Set, and data has already been received, this means Idle Event is valid : End reception */
        if (*RxLen > 0U)
200174d0:	683b      	ldr	r3, [r7, #0]
200174d2:	881b      	ldrh	r3, [r3, #0]
200174d4:	2b00      	cmp	r3, #0
200174d6:	d008      	beq.n	200174ea <HAL_UARTEx_ReceiveToIdle+0x15a>
        {
          huart->RxEventType = HAL_UART_RXEVENT_IDLE;
200174d8:	68fb      	ldr	r3, [r7, #12]
200174da:	2202      	movs	r2, #2
200174dc:	671a      	str	r2, [r3, #112]	@ 0x70
          huart->RxState = HAL_UART_STATE_READY;
200174de:	68fb      	ldr	r3, [r7, #12]
200174e0:	2220      	movs	r2, #32
200174e2:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

          return HAL_OK;
200174e6:	2300      	movs	r3, #0
200174e8:	e05f      	b.n	200175aa <HAL_UARTEx_ReceiveToIdle+0x21a>
        }
      }

      /* Check if RXNE flag is set */
      if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RXNE))
200174ea:	68fb      	ldr	r3, [r7, #12]
200174ec:	681b      	ldr	r3, [r3, #0]
200174ee:	69db      	ldr	r3, [r3, #28]
200174f0:	f003 0320 	and.w	r3, r3, #32
200174f4:	2b20      	cmp	r3, #32
200174f6:	d12b      	bne.n	20017550 <HAL_UARTEx_ReceiveToIdle+0x1c0>
      {
        if (pdata8bits == NULL)
200174f8:	69fb      	ldr	r3, [r7, #28]
200174fa:	2b00      	cmp	r3, #0
200174fc:	d10c      	bne.n	20017518 <HAL_UARTEx_ReceiveToIdle+0x188>
        {
          *pdata16bits = (uint16_t)(huart->Instance->RDR & uhMask);
200174fe:	68fb      	ldr	r3, [r7, #12]
20017500:	681b      	ldr	r3, [r3, #0]
20017502:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
20017504:	b29a      	uxth	r2, r3
20017506:	8a7b      	ldrh	r3, [r7, #18]
20017508:	4013      	ands	r3, r2
2001750a:	b29a      	uxth	r2, r3
2001750c:	69bb      	ldr	r3, [r7, #24]
2001750e:	801a      	strh	r2, [r3, #0]
          pdata16bits++;
20017510:	69bb      	ldr	r3, [r7, #24]
20017512:	3302      	adds	r3, #2
20017514:	61bb      	str	r3, [r7, #24]
20017516:	e00c      	b.n	20017532 <HAL_UARTEx_ReceiveToIdle+0x1a2>
        }
        else
        {
          *pdata8bits = (uint8_t)(huart->Instance->RDR & (uint8_t)uhMask);
20017518:	68fb      	ldr	r3, [r7, #12]
2001751a:	681b      	ldr	r3, [r3, #0]
2001751c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
2001751e:	b2da      	uxtb	r2, r3
20017520:	8a7b      	ldrh	r3, [r7, #18]
20017522:	b2db      	uxtb	r3, r3
20017524:	4013      	ands	r3, r2
20017526:	b2da      	uxtb	r2, r3
20017528:	69fb      	ldr	r3, [r7, #28]
2001752a:	701a      	strb	r2, [r3, #0]
          pdata8bits++;
2001752c:	69fb      	ldr	r3, [r7, #28]
2001752e:	3301      	adds	r3, #1
20017530:	61fb      	str	r3, [r7, #28]
        }
        /* Increment number of received elements */
        *RxLen += 1U;
20017532:	683b      	ldr	r3, [r7, #0]
20017534:	881b      	ldrh	r3, [r3, #0]
20017536:	3301      	adds	r3, #1
20017538:	b29a      	uxth	r2, r3
2001753a:	683b      	ldr	r3, [r7, #0]
2001753c:	801a      	strh	r2, [r3, #0]
        huart->RxXferCount--;
2001753e:	68fb      	ldr	r3, [r7, #12]
20017540:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
20017544:	b29b      	uxth	r3, r3
20017546:	3b01      	subs	r3, #1
20017548:	b29a      	uxth	r2, r3
2001754a:	68fb      	ldr	r3, [r7, #12]
2001754c:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
      }

      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
20017550:	6abb      	ldr	r3, [r7, #40]	@ 0x28
20017552:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
20017556:	d010      	beq.n	2001757a <HAL_UARTEx_ReceiveToIdle+0x1ea>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
20017558:	f7eb faaa 	bl	20002ab0 <HAL_GetTick>
2001755c:	4602      	mov	r2, r0
2001755e:	697b      	ldr	r3, [r7, #20]
20017560:	1ad3      	subs	r3, r2, r3
20017562:	6aba      	ldr	r2, [r7, #40]	@ 0x28
20017564:	429a      	cmp	r2, r3
20017566:	d302      	bcc.n	2001756e <HAL_UARTEx_ReceiveToIdle+0x1de>
20017568:	6abb      	ldr	r3, [r7, #40]	@ 0x28
2001756a:	2b00      	cmp	r3, #0
2001756c:	d105      	bne.n	2001757a <HAL_UARTEx_ReceiveToIdle+0x1ea>
        {
          huart->RxState = HAL_UART_STATE_READY;
2001756e:	68fb      	ldr	r3, [r7, #12]
20017570:	2220      	movs	r2, #32
20017572:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

          return HAL_TIMEOUT;
20017576:	2303      	movs	r3, #3
20017578:	e017      	b.n	200175aa <HAL_UARTEx_ReceiveToIdle+0x21a>
    while (huart->RxXferCount > 0U)
2001757a:	68fb      	ldr	r3, [r7, #12]
2001757c:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
20017580:	b29b      	uxth	r3, r3
20017582:	2b00      	cmp	r3, #0
20017584:	d199      	bne.n	200174ba <HAL_UARTEx_ReceiveToIdle+0x12a>
        }
      }
    }

    /* Set number of received elements in output parameter : RxLen */
    *RxLen = huart->RxXferSize - huart->RxXferCount;
20017586:	68fb      	ldr	r3, [r7, #12]
20017588:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
2001758c:	68fb      	ldr	r3, [r7, #12]
2001758e:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
20017592:	b29b      	uxth	r3, r3
20017594:	1ad3      	subs	r3, r2, r3
20017596:	b29a      	uxth	r2, r3
20017598:	683b      	ldr	r3, [r7, #0]
2001759a:	801a      	strh	r2, [r3, #0]
    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
2001759c:	68fb      	ldr	r3, [r7, #12]
2001759e:	2220      	movs	r2, #32
200175a0:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

    return HAL_OK;
200175a4:	2300      	movs	r3, #0
200175a6:	e000      	b.n	200175aa <HAL_UARTEx_ReceiveToIdle+0x21a>
  }
  else
  {
    return HAL_BUSY;
200175a8:	2302      	movs	r3, #2
  }
}
200175aa:	4618      	mov	r0, r3
200175ac:	3720      	adds	r7, #32
200175ae:	46bd      	mov	sp, r7
200175b0:	bd80      	pop	{r7, pc}

200175b2 <HAL_UARTEx_ReceiveToIdle_IT>:
  * @param pData Pointer to data buffer (uint8_t or uint16_t data elements).
  * @param Size  Amount of data elements (uint8_t or uint16_t) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_ReceiveToIdle_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
200175b2:	b580      	push	{r7, lr}
200175b4:	b08c      	sub	sp, #48	@ 0x30
200175b6:	af00      	add	r7, sp, #0
200175b8:	60f8      	str	r0, [r7, #12]
200175ba:	60b9      	str	r1, [r7, #8]
200175bc:	4613      	mov	r3, r2
200175be:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status = HAL_OK;
200175c0:	2300      	movs	r3, #0
200175c2:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
200175c6:	68fb      	ldr	r3, [r7, #12]
200175c8:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
200175cc:	2b20      	cmp	r3, #32
200175ce:	d14a      	bne.n	20017666 <HAL_UARTEx_ReceiveToIdle_IT+0xb4>
  {
    if ((pData == NULL) || (Size == 0U))
200175d0:	68bb      	ldr	r3, [r7, #8]
200175d2:	2b00      	cmp	r3, #0
200175d4:	d002      	beq.n	200175dc <HAL_UARTEx_ReceiveToIdle_IT+0x2a>
200175d6:	88fb      	ldrh	r3, [r7, #6]
200175d8:	2b00      	cmp	r3, #0
200175da:	d101      	bne.n	200175e0 <HAL_UARTEx_ReceiveToIdle_IT+0x2e>
    {
      return HAL_ERROR;
200175dc:	2301      	movs	r3, #1
200175de:	e043      	b.n	20017668 <HAL_UARTEx_ReceiveToIdle_IT+0xb6>
    }

#if defined(USART_DMAREQUESTS_SW_WA)
    /* Disable the UART DMA Rx request if enabled */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
200175e0:	68fb      	ldr	r3, [r7, #12]
200175e2:	681b      	ldr	r3, [r3, #0]
200175e4:	689b      	ldr	r3, [r3, #8]
200175e6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
200175ea:	2b40      	cmp	r3, #64	@ 0x40
200175ec:	d107      	bne.n	200175fe <HAL_UARTEx_ReceiveToIdle_IT+0x4c>
    {
      CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
200175ee:	68fb      	ldr	r3, [r7, #12]
200175f0:	681b      	ldr	r3, [r3, #0]
200175f2:	689a      	ldr	r2, [r3, #8]
200175f4:	68fb      	ldr	r3, [r7, #12]
200175f6:	681b      	ldr	r3, [r3, #0]
200175f8:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
200175fc:	609a      	str	r2, [r3, #8]
    }

#endif /* USART_DMAREQUESTS_SW_WA */
    /* Set Reception type to reception till IDLE Event*/
    huart->ReceptionType = HAL_UART_RECEPTION_TOIDLE;
200175fe:	68fb      	ldr	r3, [r7, #12]
20017600:	2201      	movs	r2, #1
20017602:	66da      	str	r2, [r3, #108]	@ 0x6c
    huart->RxEventType = HAL_UART_RXEVENT_TC;
20017604:	68fb      	ldr	r3, [r7, #12]
20017606:	2200      	movs	r2, #0
20017608:	671a      	str	r2, [r3, #112]	@ 0x70

    (void)UART_Start_Receive_IT(huart, pData, Size);
2001760a:	88fb      	ldrh	r3, [r7, #6]
2001760c:	461a      	mov	r2, r3
2001760e:	68b9      	ldr	r1, [r7, #8]
20017610:	68f8      	ldr	r0, [r7, #12]
20017612:	f7fe f877 	bl	20015704 <UART_Start_Receive_IT>

    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
20017616:	68fb      	ldr	r3, [r7, #12]
20017618:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
2001761a:	2b01      	cmp	r3, #1
2001761c:	d11d      	bne.n	2001765a <HAL_UARTEx_ReceiveToIdle_IT+0xa8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
2001761e:	68fb      	ldr	r3, [r7, #12]
20017620:	681b      	ldr	r3, [r3, #0]
20017622:	2210      	movs	r2, #16
20017624:	621a      	str	r2, [r3, #32]
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
20017626:	68fb      	ldr	r3, [r7, #12]
20017628:	681b      	ldr	r3, [r3, #0]
2001762a:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
2001762c:	69bb      	ldr	r3, [r7, #24]
2001762e:	e853 3f00 	ldrex	r3, [r3]
20017632:	617b      	str	r3, [r7, #20]
   return(result);
20017634:	697b      	ldr	r3, [r7, #20]
20017636:	f043 0310 	orr.w	r3, r3, #16
2001763a:	62bb      	str	r3, [r7, #40]	@ 0x28
2001763c:	68fb      	ldr	r3, [r7, #12]
2001763e:	681b      	ldr	r3, [r3, #0]
20017640:	461a      	mov	r2, r3
20017642:	6abb      	ldr	r3, [r7, #40]	@ 0x28
20017644:	627b      	str	r3, [r7, #36]	@ 0x24
20017646:	623a      	str	r2, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
20017648:	6a39      	ldr	r1, [r7, #32]
2001764a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
2001764c:	e841 2300 	strex	r3, r2, [r1]
20017650:	61fb      	str	r3, [r7, #28]
   return(result);
20017652:	69fb      	ldr	r3, [r7, #28]
20017654:	2b00      	cmp	r3, #0
20017656:	d1e6      	bne.n	20017626 <HAL_UARTEx_ReceiveToIdle_IT+0x74>
20017658:	e002      	b.n	20017660 <HAL_UARTEx_ReceiveToIdle_IT+0xae>
    {
      /* In case of errors already pending when reception is started,
         Interrupts may have already been raised and lead to reception abortion.
         (Overrun error for instance).
         In such case Reception Type has been reset to HAL_UART_RECEPTION_STANDARD. */
      status = HAL_ERROR;
2001765a:	2301      	movs	r3, #1
2001765c:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    }

    return status;
20017660:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
20017664:	e000      	b.n	20017668 <HAL_UARTEx_ReceiveToIdle_IT+0xb6>
  }
  else
  {
    return HAL_BUSY;
20017666:	2302      	movs	r3, #2
  }
}
20017668:	4618      	mov	r0, r3
2001766a:	3730      	adds	r7, #48	@ 0x30
2001766c:	46bd      	mov	sp, r7
2001766e:	bd80      	pop	{r7, pc}

20017670 <HAL_UARTEx_ReceiveToIdle_DMA>:
  * @param pData Pointer to data buffer (uint8_t or uint16_t data elements).
  * @param Size  Amount of data elements (uint8_t or uint16_t) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_ReceiveToIdle_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
20017670:	b580      	push	{r7, lr}
20017672:	b08c      	sub	sp, #48	@ 0x30
20017674:	af00      	add	r7, sp, #0
20017676:	60f8      	str	r0, [r7, #12]
20017678:	60b9      	str	r1, [r7, #8]
2001767a:	4613      	mov	r3, r2
2001767c:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
2001767e:	68fb      	ldr	r3, [r7, #12]
20017680:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
20017684:	2b20      	cmp	r3, #32
20017686:	d142      	bne.n	2001770e <HAL_UARTEx_ReceiveToIdle_DMA+0x9e>
  {
    if ((pData == NULL) || (Size == 0U))
20017688:	68bb      	ldr	r3, [r7, #8]
2001768a:	2b00      	cmp	r3, #0
2001768c:	d002      	beq.n	20017694 <HAL_UARTEx_ReceiveToIdle_DMA+0x24>
2001768e:	88fb      	ldrh	r3, [r7, #6]
20017690:	2b00      	cmp	r3, #0
20017692:	d101      	bne.n	20017698 <HAL_UARTEx_ReceiveToIdle_DMA+0x28>
    {
      return HAL_ERROR;
20017694:	2301      	movs	r3, #1
20017696:	e03b      	b.n	20017710 <HAL_UARTEx_ReceiveToIdle_DMA+0xa0>
    }

    /* Set Reception type to reception till IDLE Event*/
    huart->ReceptionType = HAL_UART_RECEPTION_TOIDLE;
20017698:	68fb      	ldr	r3, [r7, #12]
2001769a:	2201      	movs	r2, #1
2001769c:	66da      	str	r2, [r3, #108]	@ 0x6c
    huart->RxEventType = HAL_UART_RXEVENT_TC;
2001769e:	68fb      	ldr	r3, [r7, #12]
200176a0:	2200      	movs	r2, #0
200176a2:	671a      	str	r2, [r3, #112]	@ 0x70

    status =  UART_Start_Receive_DMA(huart, pData, Size);
200176a4:	88fb      	ldrh	r3, [r7, #6]
200176a6:	461a      	mov	r2, r3
200176a8:	68b9      	ldr	r1, [r7, #8]
200176aa:	68f8      	ldr	r0, [r7, #12]
200176ac:	f7fe f94c 	bl	20015948 <UART_Start_Receive_DMA>
200176b0:	4603      	mov	r3, r0
200176b2:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

    /* Check Rx process has been successfully started */
    if (status == HAL_OK)
200176b6:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
200176ba:	2b00      	cmp	r3, #0
200176bc:	d124      	bne.n	20017708 <HAL_UARTEx_ReceiveToIdle_DMA+0x98>
    {
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
200176be:	68fb      	ldr	r3, [r7, #12]
200176c0:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
200176c2:	2b01      	cmp	r3, #1
200176c4:	d11d      	bne.n	20017702 <HAL_UARTEx_ReceiveToIdle_DMA+0x92>
      {
        __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
200176c6:	68fb      	ldr	r3, [r7, #12]
200176c8:	681b      	ldr	r3, [r3, #0]
200176ca:	2210      	movs	r2, #16
200176cc:	621a      	str	r2, [r3, #32]
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
200176ce:	68fb      	ldr	r3, [r7, #12]
200176d0:	681b      	ldr	r3, [r3, #0]
200176d2:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
200176d4:	69bb      	ldr	r3, [r7, #24]
200176d6:	e853 3f00 	ldrex	r3, [r3]
200176da:	617b      	str	r3, [r7, #20]
   return(result);
200176dc:	697b      	ldr	r3, [r7, #20]
200176de:	f043 0310 	orr.w	r3, r3, #16
200176e2:	62bb      	str	r3, [r7, #40]	@ 0x28
200176e4:	68fb      	ldr	r3, [r7, #12]
200176e6:	681b      	ldr	r3, [r3, #0]
200176e8:	461a      	mov	r2, r3
200176ea:	6abb      	ldr	r3, [r7, #40]	@ 0x28
200176ec:	627b      	str	r3, [r7, #36]	@ 0x24
200176ee:	623a      	str	r2, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
200176f0:	6a39      	ldr	r1, [r7, #32]
200176f2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
200176f4:	e841 2300 	strex	r3, r2, [r1]
200176f8:	61fb      	str	r3, [r7, #28]
   return(result);
200176fa:	69fb      	ldr	r3, [r7, #28]
200176fc:	2b00      	cmp	r3, #0
200176fe:	d1e6      	bne.n	200176ce <HAL_UARTEx_ReceiveToIdle_DMA+0x5e>
20017700:	e002      	b.n	20017708 <HAL_UARTEx_ReceiveToIdle_DMA+0x98>
      {
        /* In case of errors already pending when reception is started,
           Interrupts may have already been raised and lead to reception abortion.
           (Overrun error for instance).
           In such case Reception Type has been reset to HAL_UART_RECEPTION_STANDARD. */
        status = HAL_ERROR;
20017702:	2301      	movs	r3, #1
20017704:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
      }
    }

    return status;
20017708:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
2001770c:	e000      	b.n	20017710 <HAL_UARTEx_ReceiveToIdle_DMA+0xa0>
  }
  else
  {
    return HAL_BUSY;
2001770e:	2302      	movs	r3, #2
  }
}
20017710:	4618      	mov	r0, r3
20017712:	3730      	adds	r7, #48	@ 0x30
20017714:	46bd      	mov	sp, r7
20017716:	bd80      	pop	{r7, pc}

20017718 <HAL_UARTEx_GetRxEventType>:
  *        When DMA is configured in Circular Mode, HT, TC or IDLE events don't stop Reception process;
  * @param  huart UART handle.
  * @retval Rx Event Type (return vale will be a value of @ref UART_RxEvent_Type_Values)
  */
HAL_UART_RxEventTypeTypeDef HAL_UARTEx_GetRxEventType(const UART_HandleTypeDef *huart)
{
20017718:	b480      	push	{r7}
2001771a:	b083      	sub	sp, #12
2001771c:	af00      	add	r7, sp, #0
2001771e:	6078      	str	r0, [r7, #4]
  /* Return Rx Event type value, as stored in UART handle */
  return (huart->RxEventType);
20017720:	687b      	ldr	r3, [r7, #4]
20017722:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
}
20017724:	4618      	mov	r0, r3
20017726:	370c      	adds	r7, #12
20017728:	46bd      	mov	sp, r7
2001772a:	f85d 7b04 	ldr.w	r7, [sp], #4
2001772e:	4770      	bx	lr

20017730 <HAL_UARTEx_SetConfigAutonomousMode>:
  * @param sConfig   Autonomous mode structure parameters.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetConfigAutonomousMode(UART_HandleTypeDef *huart,
                                                     const UART_AutonomousModeConfTypeDef *sConfig)
{
20017730:	b480      	push	{r7}
20017732:	b085      	sub	sp, #20
20017734:	af00      	add	r7, sp, #0
20017736:	6078      	str	r0, [r7, #4]
20017738:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg;

  if (huart->gState == HAL_UART_STATE_READY)
2001773a:	687b      	ldr	r3, [r7, #4]
2001773c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
20017740:	2b20      	cmp	r3, #32
20017742:	d14c      	bne.n	200177de <HAL_UARTEx_SetConfigAutonomousMode+0xae>
  {
    /* Check the parameters */
    assert_param(IS_UART_TRIGGER_POLARITY(sConfig->TriggerPolarity));
    assert_param(IS_UART_IDLE_FRAME_TRANSMIT(sConfig->IdleFrame));
    assert_param(IS_UART_TX_DATA_SIZE(sConfig->DataSize));
    if (IS_LPUART_INSTANCE(huart->Instance))
20017744:	687b      	ldr	r3, [r7, #4]
20017746:	681b      	ldr	r3, [r3, #0]
20017748:	4a28      	ldr	r2, [pc, #160]	@ (200177ec <HAL_UARTEx_SetConfigAutonomousMode+0xbc>)
2001774a:	4293      	cmp	r3, r2
    {
      assert_param(IS_UART_TRIGGER_SELECTION(sConfig->TriggerSelection));
    }

    /* Process Locked */
    __HAL_LOCK(huart);
2001774c:	687b      	ldr	r3, [r7, #4]
2001774e:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
20017752:	2b01      	cmp	r3, #1
20017754:	d101      	bne.n	2001775a <HAL_UARTEx_SetConfigAutonomousMode+0x2a>
20017756:	2302      	movs	r3, #2
20017758:	e042      	b.n	200177e0 <HAL_UARTEx_SetConfigAutonomousMode+0xb0>
2001775a:	687b      	ldr	r3, [r7, #4]
2001775c:	2201      	movs	r2, #1
2001775e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    huart->gState = HAL_UART_STATE_BUSY;
20017762:	687b      	ldr	r3, [r7, #4]
20017764:	2224      	movs	r2, #36	@ 0x24
20017766:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Disable UART */
    __HAL_UART_DISABLE(huart);
2001776a:	687b      	ldr	r3, [r7, #4]
2001776c:	681b      	ldr	r3, [r3, #0]
2001776e:	681a      	ldr	r2, [r3, #0]
20017770:	687b      	ldr	r3, [r7, #4]
20017772:	681b      	ldr	r3, [r3, #0]
20017774:	f022 0201 	bic.w	r2, r2, #1
20017778:	601a      	str	r2, [r3, #0]

    /* Disable Transmitter */
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_TE);
2001777a:	687b      	ldr	r3, [r7, #4]
2001777c:	681b      	ldr	r3, [r3, #0]
2001777e:	681a      	ldr	r2, [r3, #0]
20017780:	687b      	ldr	r3, [r7, #4]
20017782:	681b      	ldr	r3, [r3, #0]
20017784:	f022 0208 	bic.w	r2, r2, #8
20017788:	601a      	str	r2, [r3, #0]

    /* Clear AUTOCR register */
    CLEAR_REG(huart->Instance->AUTOCR);
2001778a:	687b      	ldr	r3, [r7, #4]
2001778c:	681b      	ldr	r3, [r3, #0]
2001778e:	2200      	movs	r2, #0
20017790:	631a      	str	r2, [r3, #48]	@ 0x30

    /* UART AUTOCR Configuration */
    tmpreg = ((sConfig->DataSize << USART_AUTOCR_TDN_Pos) | (sConfig->TriggerPolarity) | \
20017792:	683b      	ldr	r3, [r7, #0]
20017794:	68da      	ldr	r2, [r3, #12]
20017796:	683b      	ldr	r3, [r7, #0]
20017798:	689b      	ldr	r3, [r3, #8]
2001779a:	431a      	orrs	r2, r3
              (sConfig->AutonomousModeState) | (sConfig->IdleFrame) | \
2001779c:	683b      	ldr	r3, [r7, #0]
2001779e:	681b      	ldr	r3, [r3, #0]
    tmpreg = ((sConfig->DataSize << USART_AUTOCR_TDN_Pos) | (sConfig->TriggerPolarity) | \
200177a0:	431a      	orrs	r2, r3
              (sConfig->AutonomousModeState) | (sConfig->IdleFrame) | \
200177a2:	683b      	ldr	r3, [r7, #0]
200177a4:	691b      	ldr	r3, [r3, #16]
200177a6:	431a      	orrs	r2, r3
              (sConfig->TriggerSelection << USART_AUTOCR_TRIGSEL_Pos));
200177a8:	683b      	ldr	r3, [r7, #0]
200177aa:	685b      	ldr	r3, [r3, #4]
200177ac:	04db      	lsls	r3, r3, #19
    tmpreg = ((sConfig->DataSize << USART_AUTOCR_TDN_Pos) | (sConfig->TriggerPolarity) | \
200177ae:	4313      	orrs	r3, r2
200177b0:	60fb      	str	r3, [r7, #12]

    WRITE_REG(huart->Instance->AUTOCR, tmpreg);
200177b2:	687b      	ldr	r3, [r7, #4]
200177b4:	681b      	ldr	r3, [r3, #0]
200177b6:	68fa      	ldr	r2, [r7, #12]
200177b8:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Enable UART */
    __HAL_UART_ENABLE(huart);
200177ba:	687b      	ldr	r3, [r7, #4]
200177bc:	681b      	ldr	r3, [r3, #0]
200177be:	681a      	ldr	r2, [r3, #0]
200177c0:	687b      	ldr	r3, [r7, #4]
200177c2:	681b      	ldr	r3, [r3, #0]
200177c4:	f042 0201 	orr.w	r2, r2, #1
200177c8:	601a      	str	r2, [r3, #0]

    huart->gState = HAL_UART_STATE_READY;
200177ca:	687b      	ldr	r3, [r7, #4]
200177cc:	2220      	movs	r2, #32
200177ce:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
200177d2:	687b      	ldr	r3, [r7, #4]
200177d4:	2200      	movs	r2, #0
200177d6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    return HAL_OK;
200177da:	2300      	movs	r3, #0
200177dc:	e000      	b.n	200177e0 <HAL_UARTEx_SetConfigAutonomousMode+0xb0>
  }
  else
  {
    return HAL_BUSY;
200177de:	2302      	movs	r3, #2
  }
}
200177e0:	4618      	mov	r0, r3
200177e2:	3714      	adds	r7, #20
200177e4:	46bd      	mov	sp, r7
200177e6:	f85d 7b04 	ldr.w	r7, [sp], #4
200177ea:	4770      	bx	lr
200177ec:	46002400 	.word	0x46002400

200177f0 <HAL_UARTEx_GetConfigAutonomousMode>:
  * @param sConfig   Autonomous mode structure parameters.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_GetConfigAutonomousMode(const UART_HandleTypeDef *huart,
                                                     UART_AutonomousModeConfTypeDef *sConfig)
{
200177f0:	b480      	push	{r7}
200177f2:	b085      	sub	sp, #20
200177f4:	af00      	add	r7, sp, #0
200177f6:	6078      	str	r0, [r7, #4]
200177f8:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg;

  /* Read AUTOCR register */
  tmpreg = READ_REG(huart->Instance->AUTOCR);
200177fa:	687b      	ldr	r3, [r7, #4]
200177fc:	681b      	ldr	r3, [r3, #0]
200177fe:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
20017800:	60fb      	str	r3, [r7, #12]

  /* Fill Autonomous structure parameter */
  sConfig->AutonomousModeState = (tmpreg & USART_AUTOCR_TRIGEN);
20017802:	68fb      	ldr	r3, [r7, #12]
20017804:	f403 3200 	and.w	r2, r3, #131072	@ 0x20000
20017808:	683b      	ldr	r3, [r7, #0]
2001780a:	601a      	str	r2, [r3, #0]
  sConfig->TriggerSelection = ((tmpreg & USART_AUTOCR_TRIGSEL) >> USART_AUTOCR_TRIGSEL_Pos);
2001780c:	68fb      	ldr	r3, [r7, #12]
2001780e:	0cdb      	lsrs	r3, r3, #19
20017810:	f003 020f 	and.w	r2, r3, #15
20017814:	683b      	ldr	r3, [r7, #0]
20017816:	605a      	str	r2, [r3, #4]
  sConfig->TriggerPolarity = (tmpreg & USART_AUTOCR_TRIGPOL);
20017818:	68fb      	ldr	r3, [r7, #12]
2001781a:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
2001781e:	683b      	ldr	r3, [r7, #0]
20017820:	609a      	str	r2, [r3, #8]
  sConfig->IdleFrame = (tmpreg & USART_AUTOCR_IDLEDIS);
20017822:	68fb      	ldr	r3, [r7, #12]
20017824:	f403 2280 	and.w	r2, r3, #262144	@ 0x40000
20017828:	683b      	ldr	r3, [r7, #0]
2001782a:	611a      	str	r2, [r3, #16]
  sConfig->DataSize = (tmpreg & USART_AUTOCR_TDN);
2001782c:	68fb      	ldr	r3, [r7, #12]
2001782e:	b29a      	uxth	r2, r3
20017830:	683b      	ldr	r3, [r7, #0]
20017832:	60da      	str	r2, [r3, #12]

  return HAL_OK;
20017834:	2300      	movs	r3, #0
}
20017836:	4618      	mov	r0, r3
20017838:	3714      	adds	r7, #20
2001783a:	46bd      	mov	sp, r7
2001783c:	f85d 7b04 	ldr.w	r7, [sp], #4
20017840:	4770      	bx	lr

20017842 <HAL_UARTEx_ClearConfigAutonomousMode>:
  * @brief Clear autonomous mode Configuration.
  * @param huart  UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_ClearConfigAutonomousMode(UART_HandleTypeDef *huart)
{
20017842:	b480      	push	{r7}
20017844:	b083      	sub	sp, #12
20017846:	af00      	add	r7, sp, #0
20017848:	6078      	str	r0, [r7, #4]
  if (huart->gState == HAL_UART_STATE_READY)
2001784a:	687b      	ldr	r3, [r7, #4]
2001784c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
20017850:	2b20      	cmp	r3, #32
20017852:	d12c      	bne.n	200178ae <HAL_UARTEx_ClearConfigAutonomousMode+0x6c>
  {
    /* Process Locked */
    __HAL_LOCK(huart);
20017854:	687b      	ldr	r3, [r7, #4]
20017856:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
2001785a:	2b01      	cmp	r3, #1
2001785c:	d101      	bne.n	20017862 <HAL_UARTEx_ClearConfigAutonomousMode+0x20>
2001785e:	2302      	movs	r3, #2
20017860:	e026      	b.n	200178b0 <HAL_UARTEx_ClearConfigAutonomousMode+0x6e>
20017862:	687b      	ldr	r3, [r7, #4]
20017864:	2201      	movs	r2, #1
20017866:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    huart->gState = HAL_UART_STATE_BUSY;
2001786a:	687b      	ldr	r3, [r7, #4]
2001786c:	2224      	movs	r2, #36	@ 0x24
2001786e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Disable UART */
    __HAL_UART_DISABLE(huart);
20017872:	687b      	ldr	r3, [r7, #4]
20017874:	681b      	ldr	r3, [r3, #0]
20017876:	681a      	ldr	r2, [r3, #0]
20017878:	687b      	ldr	r3, [r7, #4]
2001787a:	681b      	ldr	r3, [r3, #0]
2001787c:	f022 0201 	bic.w	r2, r2, #1
20017880:	601a      	str	r2, [r3, #0]

    /* Clear AUTOCR register */
    CLEAR_REG(huart->Instance->AUTOCR);
20017882:	687b      	ldr	r3, [r7, #4]
20017884:	681b      	ldr	r3, [r3, #0]
20017886:	2200      	movs	r2, #0
20017888:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Enable UART */
    __HAL_UART_ENABLE(huart);
2001788a:	687b      	ldr	r3, [r7, #4]
2001788c:	681b      	ldr	r3, [r3, #0]
2001788e:	681a      	ldr	r2, [r3, #0]
20017890:	687b      	ldr	r3, [r7, #4]
20017892:	681b      	ldr	r3, [r3, #0]
20017894:	f042 0201 	orr.w	r2, r2, #1
20017898:	601a      	str	r2, [r3, #0]

    huart->gState = HAL_UART_STATE_READY;
2001789a:	687b      	ldr	r3, [r7, #4]
2001789c:	2220      	movs	r2, #32
2001789e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
200178a2:	687b      	ldr	r3, [r7, #4]
200178a4:	2200      	movs	r2, #0
200178a6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    return HAL_OK;
200178aa:	2300      	movs	r3, #0
200178ac:	e000      	b.n	200178b0 <HAL_UARTEx_ClearConfigAutonomousMode+0x6e>
  }
  else
  {
    return HAL_BUSY;
200178ae:	2302      	movs	r3, #2
  }
}
200178b0:	4618      	mov	r0, r3
200178b2:	370c      	adds	r7, #12
200178b4:	46bd      	mov	sp, r7
200178b6:	f85d 7b04 	ldr.w	r7, [sp], #4
200178ba:	4770      	bx	lr

200178bc <UARTEx_Wakeup_AddressConfig>:
  * @param huart           UART handle.
  * @param WakeUpSelection UART wake up from stop mode parameters.
  * @retval None
  */
static void UARTEx_Wakeup_AddressConfig(UART_HandleTypeDef *huart, UART_WakeUpTypeDef WakeUpSelection)
{
200178bc:	b480      	push	{r7}
200178be:	b085      	sub	sp, #20
200178c0:	af00      	add	r7, sp, #0
200178c2:	60f8      	str	r0, [r7, #12]
200178c4:	1d3b      	adds	r3, r7, #4
200178c6:	e883 0006 	stmia.w	r3, {r1, r2}
  assert_param(IS_UART_ADDRESSLENGTH_DETECT(WakeUpSelection.AddressLength));

  /* Set the USART address length */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_ADDM7, WakeUpSelection.AddressLength);
200178ca:	68fb      	ldr	r3, [r7, #12]
200178cc:	681b      	ldr	r3, [r3, #0]
200178ce:	685b      	ldr	r3, [r3, #4]
200178d0:	f023 0210 	bic.w	r2, r3, #16
200178d4:	893b      	ldrh	r3, [r7, #8]
200178d6:	4619      	mov	r1, r3
200178d8:	68fb      	ldr	r3, [r7, #12]
200178da:	681b      	ldr	r3, [r3, #0]
200178dc:	430a      	orrs	r2, r1
200178de:	605a      	str	r2, [r3, #4]

  /* Set the USART address node */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_ADD, ((uint32_t)WakeUpSelection.Address << UART_CR2_ADDRESS_LSB_POS));
200178e0:	68fb      	ldr	r3, [r7, #12]
200178e2:	681b      	ldr	r3, [r3, #0]
200178e4:	685b      	ldr	r3, [r3, #4]
200178e6:	f023 417f 	bic.w	r1, r3, #4278190080	@ 0xff000000
200178ea:	7abb      	ldrb	r3, [r7, #10]
200178ec:	061a      	lsls	r2, r3, #24
200178ee:	68fb      	ldr	r3, [r7, #12]
200178f0:	681b      	ldr	r3, [r3, #0]
200178f2:	430a      	orrs	r2, r1
200178f4:	605a      	str	r2, [r3, #4]
}
200178f6:	bf00      	nop
200178f8:	3714      	adds	r7, #20
200178fa:	46bd      	mov	sp, r7
200178fc:	f85d 7b04 	ldr.w	r7, [sp], #4
20017900:	4770      	bx	lr
	...

20017904 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
20017904:	b480      	push	{r7}
20017906:	b085      	sub	sp, #20
20017908:	af00      	add	r7, sp, #0
2001790a:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
2001790c:	687b      	ldr	r3, [r7, #4]
2001790e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
20017910:	2b00      	cmp	r3, #0
20017912:	d108      	bne.n	20017926 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
20017914:	687b      	ldr	r3, [r7, #4]
20017916:	2201      	movs	r2, #1
20017918:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
2001791c:	687b      	ldr	r3, [r7, #4]
2001791e:	2201      	movs	r2, #1
20017920:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
20017924:	e031      	b.n	2001798a <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
20017926:	2308      	movs	r3, #8
20017928:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
2001792a:	2308      	movs	r3, #8
2001792c:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
2001792e:	687b      	ldr	r3, [r7, #4]
20017930:	681b      	ldr	r3, [r3, #0]
20017932:	689b      	ldr	r3, [r3, #8]
20017934:	0e5b      	lsrs	r3, r3, #25
20017936:	b2db      	uxtb	r3, r3
20017938:	f003 0307 	and.w	r3, r3, #7
2001793c:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
2001793e:	687b      	ldr	r3, [r7, #4]
20017940:	681b      	ldr	r3, [r3, #0]
20017942:	689b      	ldr	r3, [r3, #8]
20017944:	0f5b      	lsrs	r3, r3, #29
20017946:	b2db      	uxtb	r3, r3
20017948:	f003 0307 	and.w	r3, r3, #7
2001794c:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
2001794e:	7bbb      	ldrb	r3, [r7, #14]
20017950:	7b3a      	ldrb	r2, [r7, #12]
20017952:	4911      	ldr	r1, [pc, #68]	@ (20017998 <UARTEx_SetNbDataToProcess+0x94>)
20017954:	5c8a      	ldrb	r2, [r1, r2]
20017956:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
2001795a:	7b3a      	ldrb	r2, [r7, #12]
2001795c:	490f      	ldr	r1, [pc, #60]	@ (2001799c <UARTEx_SetNbDataToProcess+0x98>)
2001795e:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
20017960:	fb93 f3f2 	sdiv	r3, r3, r2
20017964:	b29a      	uxth	r2, r3
20017966:	687b      	ldr	r3, [r7, #4]
20017968:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
2001796c:	7bfb      	ldrb	r3, [r7, #15]
2001796e:	7b7a      	ldrb	r2, [r7, #13]
20017970:	4909      	ldr	r1, [pc, #36]	@ (20017998 <UARTEx_SetNbDataToProcess+0x94>)
20017972:	5c8a      	ldrb	r2, [r1, r2]
20017974:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
20017978:	7b7a      	ldrb	r2, [r7, #13]
2001797a:	4908      	ldr	r1, [pc, #32]	@ (2001799c <UARTEx_SetNbDataToProcess+0x98>)
2001797c:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
2001797e:	fb93 f3f2 	sdiv	r3, r3, r2
20017982:	b29a      	uxth	r2, r3
20017984:	687b      	ldr	r3, [r7, #4]
20017986:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
2001798a:	bf00      	nop
2001798c:	3714      	adds	r7, #20
2001798e:	46bd      	mov	sp, r7
20017990:	f85d 7b04 	ldr.w	r7, [sp], #4
20017994:	4770      	bx	lr
20017996:	bf00      	nop
20017998:	20018688 	.word	0x20018688
2001799c:	20018690 	.word	0x20018690

200179a0 <LL_DLYB_SetDelay>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: the Delay value is set.
  *          - ERROR: the Delay value is not set.
  */
void LL_DLYB_SetDelay(DLYB_TypeDef *DLYBx, const LL_DLYB_CfgTypeDef  *pdlyb_cfg)
{
200179a0:	b480      	push	{r7}
200179a2:	b083      	sub	sp, #12
200179a4:	af00      	add	r7, sp, #0
200179a6:	6078      	str	r0, [r7, #4]
200179a8:	6039      	str	r1, [r7, #0]
  /* Check the DelayBlock instance */
  assert_param(IS_DLYB_ALL_INSTANCE(DLYBx));

  /* Enable the length sampling */
  SET_BIT(DLYBx->CR, DLYB_CR_SEN);
200179aa:	687b      	ldr	r3, [r7, #4]
200179ac:	681b      	ldr	r3, [r3, #0]
200179ae:	f043 0202 	orr.w	r2, r3, #2
200179b2:	687b      	ldr	r3, [r7, #4]
200179b4:	601a      	str	r2, [r3, #0]

  /* Update the UNIT and SEL field */
  DLYBx->CFGR = (pdlyb_cfg->PhaseSel) | ((pdlyb_cfg->Units) << DLYB_CFGR_UNIT_Pos);
200179b6:	683b      	ldr	r3, [r7, #0]
200179b8:	685a      	ldr	r2, [r3, #4]
200179ba:	683b      	ldr	r3, [r7, #0]
200179bc:	681b      	ldr	r3, [r3, #0]
200179be:	021b      	lsls	r3, r3, #8
200179c0:	431a      	orrs	r2, r3
200179c2:	687b      	ldr	r3, [r7, #4]
200179c4:	605a      	str	r2, [r3, #4]

  /* Disable the length sampling */
  CLEAR_BIT(DLYBx->CR, DLYB_CR_SEN);
200179c6:	687b      	ldr	r3, [r7, #4]
200179c8:	681b      	ldr	r3, [r3, #0]
200179ca:	f023 0202 	bic.w	r2, r3, #2
200179ce:	687b      	ldr	r3, [r7, #4]
200179d0:	601a      	str	r2, [r3, #0]
}
200179d2:	bf00      	nop
200179d4:	370c      	adds	r7, #12
200179d6:	46bd      	mov	sp, r7
200179d8:	f85d 7b04 	ldr.w	r7, [sp], #4
200179dc:	4770      	bx	lr

200179de <LL_DLYB_GetDelay>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: the Delay value is received.
  *          - ERROR: the Delay value is not received.
  */
void LL_DLYB_GetDelay(const DLYB_TypeDef *DLYBx, LL_DLYB_CfgTypeDef *pdlyb_cfg)
{
200179de:	b480      	push	{r7}
200179e0:	b083      	sub	sp, #12
200179e2:	af00      	add	r7, sp, #0
200179e4:	6078      	str	r0, [r7, #4]
200179e6:	6039      	str	r1, [r7, #0]
  /* Check the DelayBlock instance */
  assert_param(IS_DLYB_ALL_INSTANCE(DLYBx));

  /* Fill the DelayBlock configuration structure with SEL and UNIT value */
  pdlyb_cfg->Units = ((DLYBx->CFGR & DLYB_CFGR_UNIT) >> DLYB_CFGR_UNIT_Pos);
200179e8:	687b      	ldr	r3, [r7, #4]
200179ea:	685b      	ldr	r3, [r3, #4]
200179ec:	0a1b      	lsrs	r3, r3, #8
200179ee:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
200179f2:	683b      	ldr	r3, [r7, #0]
200179f4:	601a      	str	r2, [r3, #0]
  pdlyb_cfg->PhaseSel = (DLYBx->CFGR & DLYB_CFGR_SEL);
200179f6:	687b      	ldr	r3, [r7, #4]
200179f8:	685b      	ldr	r3, [r3, #4]
200179fa:	f003 020f 	and.w	r2, r3, #15
200179fe:	683b      	ldr	r3, [r7, #0]
20017a00:	605a      	str	r2, [r3, #4]
}
20017a02:	bf00      	nop
20017a04:	370c      	adds	r7, #12
20017a06:	46bd      	mov	sp, r7
20017a08:	f85d 7b04 	ldr.w	r7, [sp], #4
20017a0c:	4770      	bx	lr
	...

20017a10 <LL_DLYB_GetClockPeriod>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: there is a valid period detected and stored in pdlyb_cfg.
  *          - ERROR: there is no valid period detected.
  */
uint32_t LL_DLYB_GetClockPeriod(DLYB_TypeDef *DLYBx, LL_DLYB_CfgTypeDef *pdlyb_cfg)
{
20017a10:	b580      	push	{r7, lr}
20017a12:	b086      	sub	sp, #24
20017a14:	af00      	add	r7, sp, #0
20017a16:	6078      	str	r0, [r7, #4]
20017a18:	6039      	str	r1, [r7, #0]
  uint32_t i = 0U;
20017a1a:	2300      	movs	r3, #0
20017a1c:	617b      	str	r3, [r7, #20]

  /* Check the DelayBlock instance */
  assert_param(IS_DLYB_ALL_INSTANCE(DLYBx));

  /* Enable the length sampling */
  SET_BIT(DLYBx->CR, DLYB_CR_SEN);
20017a1e:	687b      	ldr	r3, [r7, #4]
20017a20:	681b      	ldr	r3, [r3, #0]
20017a22:	f043 0202 	orr.w	r2, r3, #2
20017a26:	687b      	ldr	r3, [r7, #4]
20017a28:	601a      	str	r2, [r3, #0]

  /* Delay line length detection */
  while (i < DLYB_MAX_UNIT)
20017a2a:	e02a      	b.n	20017a82 <LL_DLYB_GetClockPeriod+0x72>
  {
    /* Set the Delay of the UNIT(s)*/
    DLYBx->CFGR = DLYB_MAX_SELECT | (i << DLYB_CFGR_UNIT_Pos);
20017a2c:	697b      	ldr	r3, [r7, #20]
20017a2e:	021b      	lsls	r3, r3, #8
20017a30:	f043 020c 	orr.w	r2, r3, #12
20017a34:	687b      	ldr	r3, [r7, #4]
20017a36:	605a      	str	r2, [r3, #4]

    /* Waiting for a LNG valid value */
    tickstart =  HAL_GetTick();
20017a38:	f7eb f83a 	bl	20002ab0 <HAL_GetTick>
20017a3c:	60f8      	str	r0, [r7, #12]
    while ((DLYBx->CFGR & DLYB_CFGR_LNGF) == 0U)
20017a3e:	e00c      	b.n	20017a5a <LL_DLYB_GetClockPeriod+0x4a>
    {
      if ((HAL_GetTick() - tickstart) >=  DLYB_TIMEOUT)
20017a40:	f7eb f836 	bl	20002ab0 <HAL_GetTick>
20017a44:	4602      	mov	r2, r0
20017a46:	68fb      	ldr	r3, [r7, #12]
20017a48:	1ad3      	subs	r3, r2, r3
20017a4a:	2bfe      	cmp	r3, #254	@ 0xfe
20017a4c:	d905      	bls.n	20017a5a <LL_DLYB_GetClockPeriod+0x4a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((DLYBx->CFGR & DLYB_CFGR_LNGF) == 0U)
20017a4e:	687b      	ldr	r3, [r7, #4]
20017a50:	685b      	ldr	r3, [r3, #4]
20017a52:	2b00      	cmp	r3, #0
20017a54:	db01      	blt.n	20017a5a <LL_DLYB_GetClockPeriod+0x4a>
        {
          return (uint32_t) HAL_TIMEOUT;
20017a56:	2303      	movs	r3, #3
20017a58:	e048      	b.n	20017aec <LL_DLYB_GetClockPeriod+0xdc>
    while ((DLYBx->CFGR & DLYB_CFGR_LNGF) == 0U)
20017a5a:	687b      	ldr	r3, [r7, #4]
20017a5c:	685b      	ldr	r3, [r3, #4]
20017a5e:	2b00      	cmp	r3, #0
20017a60:	daee      	bge.n	20017a40 <LL_DLYB_GetClockPeriod+0x30>
        }
      }
    }

    if ((DLYBx->CFGR & DLYB_LNG_10_0_MASK) != 0U)
20017a62:	687b      	ldr	r3, [r7, #4]
20017a64:	685a      	ldr	r2, [r3, #4]
20017a66:	4b23      	ldr	r3, [pc, #140]	@ (20017af4 <LL_DLYB_GetClockPeriod+0xe4>)
20017a68:	4013      	ands	r3, r2
20017a6a:	2b00      	cmp	r3, #0
20017a6c:	d006      	beq.n	20017a7c <LL_DLYB_GetClockPeriod+0x6c>
    {
      if ((DLYBx->CFGR & (DLYB_CFGR_LNG_11 | DLYB_CFGR_LNG_10)) != DLYB_LNG_11_10_MASK)
20017a6e:	687b      	ldr	r3, [r7, #4]
20017a70:	685b      	ldr	r3, [r3, #4]
20017a72:	f003 6340 	and.w	r3, r3, #201326592	@ 0xc000000
20017a76:	f1b3 6f40 	cmp.w	r3, #201326592	@ 0xc000000
20017a7a:	d106      	bne.n	20017a8a <LL_DLYB_GetClockPeriod+0x7a>
      {
        /* Delay line length is configured to one input clock period*/
        break;
      }
    }
    i++;
20017a7c:	697b      	ldr	r3, [r7, #20]
20017a7e:	3301      	adds	r3, #1
20017a80:	617b      	str	r3, [r7, #20]
  while (i < DLYB_MAX_UNIT)
20017a82:	697b      	ldr	r3, [r7, #20]
20017a84:	2b7f      	cmp	r3, #127	@ 0x7f
20017a86:	d9d1      	bls.n	20017a2c <LL_DLYB_GetClockPeriod+0x1c>
20017a88:	e000      	b.n	20017a8c <LL_DLYB_GetClockPeriod+0x7c>
        break;
20017a8a:	bf00      	nop
  }

  if (DLYB_MAX_UNIT != i)
20017a8c:	697b      	ldr	r3, [r7, #20]
20017a8e:	2b80      	cmp	r3, #128	@ 0x80
20017a90:	d025      	beq.n	20017ade <LL_DLYB_GetClockPeriod+0xce>
  {
    /* Determine how many unit delays (nb) span one input clock period */
    lng = (DLYBx->CFGR & DLYB_CFGR_LNG) >> 16U;
20017a92:	687b      	ldr	r3, [r7, #4]
20017a94:	685b      	ldr	r3, [r3, #4]
20017a96:	0c1b      	lsrs	r3, r3, #16
20017a98:	f3c3 030b 	ubfx	r3, r3, #0, #12
20017a9c:	60bb      	str	r3, [r7, #8]
    nb = 10U;
20017a9e:	230a      	movs	r3, #10
20017aa0:	613b      	str	r3, [r7, #16]
    while ((nb > 0U) && ((lng >> nb) == 0U))
20017aa2:	e002      	b.n	20017aaa <LL_DLYB_GetClockPeriod+0x9a>
    {
      nb--;
20017aa4:	693b      	ldr	r3, [r7, #16]
20017aa6:	3b01      	subs	r3, #1
20017aa8:	613b      	str	r3, [r7, #16]
    while ((nb > 0U) && ((lng >> nb) == 0U))
20017aaa:	693b      	ldr	r3, [r7, #16]
20017aac:	2b00      	cmp	r3, #0
20017aae:	d005      	beq.n	20017abc <LL_DLYB_GetClockPeriod+0xac>
20017ab0:	68ba      	ldr	r2, [r7, #8]
20017ab2:	693b      	ldr	r3, [r7, #16]
20017ab4:	fa22 f303 	lsr.w	r3, r2, r3
20017ab8:	2b00      	cmp	r3, #0
20017aba:	d0f3      	beq.n	20017aa4 <LL_DLYB_GetClockPeriod+0x94>
    }
    if (nb != 0U)
20017abc:	693b      	ldr	r3, [r7, #16]
20017abe:	2b00      	cmp	r3, #0
20017ac0:	d00d      	beq.n	20017ade <LL_DLYB_GetClockPeriod+0xce>
    {
      pdlyb_cfg->PhaseSel = nb ;
20017ac2:	683b      	ldr	r3, [r7, #0]
20017ac4:	693a      	ldr	r2, [r7, #16]
20017ac6:	605a      	str	r2, [r3, #4]
      pdlyb_cfg->Units = i ;
20017ac8:	683b      	ldr	r3, [r7, #0]
20017aca:	697a      	ldr	r2, [r7, #20]
20017acc:	601a      	str	r2, [r3, #0]

      /* Disable the length sampling */
      CLEAR_BIT(DLYBx->CR, DLYB_CR_SEN);
20017ace:	687b      	ldr	r3, [r7, #4]
20017ad0:	681b      	ldr	r3, [r3, #0]
20017ad2:	f023 0202 	bic.w	r2, r3, #2
20017ad6:	687b      	ldr	r3, [r7, #4]
20017ad8:	601a      	str	r2, [r3, #0]

      return (uint32_t)SUCCESS;
20017ada:	2300      	movs	r3, #0
20017adc:	e006      	b.n	20017aec <LL_DLYB_GetClockPeriod+0xdc>
    }
  }

  /* Disable the length sampling */
  CLEAR_BIT(DLYBx->CR, DLYB_CR_SEN);
20017ade:	687b      	ldr	r3, [r7, #4]
20017ae0:	681b      	ldr	r3, [r3, #0]
20017ae2:	f023 0202 	bic.w	r2, r3, #2
20017ae6:	687b      	ldr	r3, [r7, #4]
20017ae8:	601a      	str	r2, [r3, #0]

  return (uint32_t)ERROR;
20017aea:	2301      	movs	r3, #1

}
20017aec:	4618      	mov	r0, r3
20017aee:	3718      	adds	r7, #24
20017af0:	46bd      	mov	sp, r7
20017af2:	bd80      	pop	{r7, pc}
20017af4:	07ff0000 	.word	0x07ff0000

20017af8 <exit>:
20017af8:	b508      	push	{r3, lr}
20017afa:	4b06      	ldr	r3, [pc, #24]	@ (20017b14 <exit+0x1c>)
20017afc:	4604      	mov	r4, r0
20017afe:	b113      	cbz	r3, 20017b06 <exit+0xe>
20017b00:	2100      	movs	r1, #0
20017b02:	f3af 8000 	nop.w
20017b06:	4b04      	ldr	r3, [pc, #16]	@ (20017b18 <exit+0x20>)
20017b08:	681b      	ldr	r3, [r3, #0]
20017b0a:	b103      	cbz	r3, 20017b0e <exit+0x16>
20017b0c:	4798      	blx	r3
20017b0e:	4620      	mov	r0, r4
20017b10:	f7ea fb60 	bl	200021d4 <_exit>
20017b14:	00000000 	.word	0x00000000
20017b18:	20000798 	.word	0x20000798

20017b1c <std>:
20017b1c:	2300      	movs	r3, #0
20017b1e:	b510      	push	{r4, lr}
20017b20:	4604      	mov	r4, r0
20017b22:	6083      	str	r3, [r0, #8]
20017b24:	8181      	strh	r1, [r0, #12]
20017b26:	4619      	mov	r1, r3
20017b28:	6643      	str	r3, [r0, #100]	@ 0x64
20017b2a:	81c2      	strh	r2, [r0, #14]
20017b2c:	2208      	movs	r2, #8
20017b2e:	6183      	str	r3, [r0, #24]
20017b30:	e9c0 3300 	strd	r3, r3, [r0]
20017b34:	e9c0 3304 	strd	r3, r3, [r0, #16]
20017b38:	305c      	adds	r0, #92	@ 0x5c
20017b3a:	f000 f97c 	bl	20017e36 <memset>
20017b3e:	4b0d      	ldr	r3, [pc, #52]	@ (20017b74 <std+0x58>)
20017b40:	6224      	str	r4, [r4, #32]
20017b42:	6263      	str	r3, [r4, #36]	@ 0x24
20017b44:	4b0c      	ldr	r3, [pc, #48]	@ (20017b78 <std+0x5c>)
20017b46:	62a3      	str	r3, [r4, #40]	@ 0x28
20017b48:	4b0c      	ldr	r3, [pc, #48]	@ (20017b7c <std+0x60>)
20017b4a:	62e3      	str	r3, [r4, #44]	@ 0x2c
20017b4c:	4b0c      	ldr	r3, [pc, #48]	@ (20017b80 <std+0x64>)
20017b4e:	6323      	str	r3, [r4, #48]	@ 0x30
20017b50:	4b0c      	ldr	r3, [pc, #48]	@ (20017b84 <std+0x68>)
20017b52:	429c      	cmp	r4, r3
20017b54:	d006      	beq.n	20017b64 <std+0x48>
20017b56:	f103 0268 	add.w	r2, r3, #104	@ 0x68
20017b5a:	4294      	cmp	r4, r2
20017b5c:	d002      	beq.n	20017b64 <std+0x48>
20017b5e:	33d0      	adds	r3, #208	@ 0xd0
20017b60:	429c      	cmp	r4, r3
20017b62:	d105      	bne.n	20017b70 <std+0x54>
20017b64:	f104 0058 	add.w	r0, r4, #88	@ 0x58
20017b68:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
20017b6c:	f000 ba3b 	b.w	20017fe6 <__retarget_lock_init_recursive>
20017b70:	bd10      	pop	{r4, pc}
20017b72:	bf00      	nop
20017b74:	20017dad 	.word	0x20017dad
20017b78:	20017dd3 	.word	0x20017dd3
20017b7c:	20017e0b 	.word	0x20017e0b
20017b80:	20017e2f 	.word	0x20017e2f
20017b84:	20000660 	.word	0x20000660

20017b88 <stdio_exit_handler>:
20017b88:	4a02      	ldr	r2, [pc, #8]	@ (20017b94 <stdio_exit_handler+0xc>)
20017b8a:	4903      	ldr	r1, [pc, #12]	@ (20017b98 <stdio_exit_handler+0x10>)
20017b8c:	4803      	ldr	r0, [pc, #12]	@ (20017b9c <stdio_exit_handler+0x14>)
20017b8e:	f000 b8ef 	b.w	20017d70 <_fwalk_sglue>
20017b92:	bf00      	nop
20017b94:	20000484 	.word	0x20000484
20017b98:	200182f5 	.word	0x200182f5
20017b9c:	20000494 	.word	0x20000494

20017ba0 <cleanup_stdio>:
20017ba0:	6841      	ldr	r1, [r0, #4]
20017ba2:	4b0c      	ldr	r3, [pc, #48]	@ (20017bd4 <cleanup_stdio+0x34>)
20017ba4:	4299      	cmp	r1, r3
20017ba6:	b510      	push	{r4, lr}
20017ba8:	4604      	mov	r4, r0
20017baa:	d001      	beq.n	20017bb0 <cleanup_stdio+0x10>
20017bac:	f000 fba2 	bl	200182f4 <_fflush_r>
20017bb0:	68a1      	ldr	r1, [r4, #8]
20017bb2:	4b09      	ldr	r3, [pc, #36]	@ (20017bd8 <cleanup_stdio+0x38>)
20017bb4:	4299      	cmp	r1, r3
20017bb6:	d002      	beq.n	20017bbe <cleanup_stdio+0x1e>
20017bb8:	4620      	mov	r0, r4
20017bba:	f000 fb9b 	bl	200182f4 <_fflush_r>
20017bbe:	68e1      	ldr	r1, [r4, #12]
20017bc0:	4b06      	ldr	r3, [pc, #24]	@ (20017bdc <cleanup_stdio+0x3c>)
20017bc2:	4299      	cmp	r1, r3
20017bc4:	d004      	beq.n	20017bd0 <cleanup_stdio+0x30>
20017bc6:	4620      	mov	r0, r4
20017bc8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
20017bcc:	f000 bb92 	b.w	200182f4 <_fflush_r>
20017bd0:	bd10      	pop	{r4, pc}
20017bd2:	bf00      	nop
20017bd4:	20000660 	.word	0x20000660
20017bd8:	200006c8 	.word	0x200006c8
20017bdc:	20000730 	.word	0x20000730

20017be0 <__fp_lock>:
20017be0:	b508      	push	{r3, lr}
20017be2:	6e4b      	ldr	r3, [r1, #100]	@ 0x64
20017be4:	07da      	lsls	r2, r3, #31
20017be6:	d405      	bmi.n	20017bf4 <__fp_lock+0x14>
20017be8:	898b      	ldrh	r3, [r1, #12]
20017bea:	059b      	lsls	r3, r3, #22
20017bec:	d402      	bmi.n	20017bf4 <__fp_lock+0x14>
20017bee:	6d88      	ldr	r0, [r1, #88]	@ 0x58
20017bf0:	f000 f9fd 	bl	20017fee <__retarget_lock_acquire_recursive>
20017bf4:	2000      	movs	r0, #0
20017bf6:	bd08      	pop	{r3, pc}

20017bf8 <__fp_unlock>:
20017bf8:	b508      	push	{r3, lr}
20017bfa:	6e4b      	ldr	r3, [r1, #100]	@ 0x64
20017bfc:	07da      	lsls	r2, r3, #31
20017bfe:	d405      	bmi.n	20017c0c <__fp_unlock+0x14>
20017c00:	898b      	ldrh	r3, [r1, #12]
20017c02:	059b      	lsls	r3, r3, #22
20017c04:	d402      	bmi.n	20017c0c <__fp_unlock+0x14>
20017c06:	6d88      	ldr	r0, [r1, #88]	@ 0x58
20017c08:	f000 f9f7 	bl	20017ffa <__retarget_lock_release_recursive>
20017c0c:	2000      	movs	r0, #0
20017c0e:	bd08      	pop	{r3, pc}

20017c10 <global_stdio_init.part.0>:
20017c10:	b510      	push	{r4, lr}
20017c12:	4b0b      	ldr	r3, [pc, #44]	@ (20017c40 <global_stdio_init.part.0+0x30>)
20017c14:	2104      	movs	r1, #4
20017c16:	4c0b      	ldr	r4, [pc, #44]	@ (20017c44 <global_stdio_init.part.0+0x34>)
20017c18:	4a0b      	ldr	r2, [pc, #44]	@ (20017c48 <global_stdio_init.part.0+0x38>)
20017c1a:	4620      	mov	r0, r4
20017c1c:	601a      	str	r2, [r3, #0]
20017c1e:	2200      	movs	r2, #0
20017c20:	f7ff ff7c 	bl	20017b1c <std>
20017c24:	f104 0068 	add.w	r0, r4, #104	@ 0x68
20017c28:	2201      	movs	r2, #1
20017c2a:	2109      	movs	r1, #9
20017c2c:	f7ff ff76 	bl	20017b1c <std>
20017c30:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
20017c34:	2202      	movs	r2, #2
20017c36:	2112      	movs	r1, #18
20017c38:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
20017c3c:	f7ff bf6e 	b.w	20017b1c <std>
20017c40:	20000798 	.word	0x20000798
20017c44:	20000660 	.word	0x20000660
20017c48:	20017b89 	.word	0x20017b89

20017c4c <__sfp_lock_acquire>:
20017c4c:	4801      	ldr	r0, [pc, #4]	@ (20017c54 <__sfp_lock_acquire+0x8>)
20017c4e:	f000 b9ce 	b.w	20017fee <__retarget_lock_acquire_recursive>
20017c52:	bf00      	nop
20017c54:	200007a7 	.word	0x200007a7

20017c58 <__sfp_lock_release>:
20017c58:	4801      	ldr	r0, [pc, #4]	@ (20017c60 <__sfp_lock_release+0x8>)
20017c5a:	f000 b9ce 	b.w	20017ffa <__retarget_lock_release_recursive>
20017c5e:	bf00      	nop
20017c60:	200007a7 	.word	0x200007a7

20017c64 <__sfp>:
20017c64:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
20017c66:	4607      	mov	r7, r0
20017c68:	f7ff fff0 	bl	20017c4c <__sfp_lock_acquire>
20017c6c:	4b23      	ldr	r3, [pc, #140]	@ (20017cfc <__sfp+0x98>)
20017c6e:	681b      	ldr	r3, [r3, #0]
20017c70:	b90b      	cbnz	r3, 20017c76 <__sfp+0x12>
20017c72:	f7ff ffcd 	bl	20017c10 <global_stdio_init.part.0>
20017c76:	4e22      	ldr	r6, [pc, #136]	@ (20017d00 <__sfp+0x9c>)
20017c78:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
20017c7c:	3b01      	subs	r3, #1
20017c7e:	d50f      	bpl.n	20017ca0 <__sfp+0x3c>
20017c80:	6835      	ldr	r5, [r6, #0]
20017c82:	2d00      	cmp	r5, #0
20017c84:	d138      	bne.n	20017cf8 <__sfp+0x94>
20017c86:	f44f 71d6 	mov.w	r1, #428	@ 0x1ac
20017c8a:	4638      	mov	r0, r7
20017c8c:	f000 fa22 	bl	200180d4 <_malloc_r>
20017c90:	4604      	mov	r4, r0
20017c92:	bb28      	cbnz	r0, 20017ce0 <__sfp+0x7c>
20017c94:	6030      	str	r0, [r6, #0]
20017c96:	f7ff ffdf 	bl	20017c58 <__sfp_lock_release>
20017c9a:	230c      	movs	r3, #12
20017c9c:	603b      	str	r3, [r7, #0]
20017c9e:	e01b      	b.n	20017cd8 <__sfp+0x74>
20017ca0:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
20017ca4:	b9d5      	cbnz	r5, 20017cdc <__sfp+0x78>
20017ca6:	4b17      	ldr	r3, [pc, #92]	@ (20017d04 <__sfp+0xa0>)
20017ca8:	f104 0058 	add.w	r0, r4, #88	@ 0x58
20017cac:	6665      	str	r5, [r4, #100]	@ 0x64
20017cae:	60e3      	str	r3, [r4, #12]
20017cb0:	f000 f999 	bl	20017fe6 <__retarget_lock_init_recursive>
20017cb4:	f7ff ffd0 	bl	20017c58 <__sfp_lock_release>
20017cb8:	2208      	movs	r2, #8
20017cba:	4629      	mov	r1, r5
20017cbc:	f104 005c 	add.w	r0, r4, #92	@ 0x5c
20017cc0:	6025      	str	r5, [r4, #0]
20017cc2:	61a5      	str	r5, [r4, #24]
20017cc4:	e9c4 5501 	strd	r5, r5, [r4, #4]
20017cc8:	e9c4 5504 	strd	r5, r5, [r4, #16]
20017ccc:	f000 f8b3 	bl	20017e36 <memset>
20017cd0:	e9c4 550d 	strd	r5, r5, [r4, #52]	@ 0x34
20017cd4:	e9c4 5512 	strd	r5, r5, [r4, #72]	@ 0x48
20017cd8:	4620      	mov	r0, r4
20017cda:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
20017cdc:	3468      	adds	r4, #104	@ 0x68
20017cde:	e7cd      	b.n	20017c7c <__sfp+0x18>
20017ce0:	2304      	movs	r3, #4
20017ce2:	6005      	str	r5, [r0, #0]
20017ce4:	300c      	adds	r0, #12
20017ce6:	f44f 72d0 	mov.w	r2, #416	@ 0x1a0
20017cea:	f840 3c08 	str.w	r3, [r0, #-8]
20017cee:	4629      	mov	r1, r5
20017cf0:	60a0      	str	r0, [r4, #8]
20017cf2:	f000 f8a0 	bl	20017e36 <memset>
20017cf6:	6034      	str	r4, [r6, #0]
20017cf8:	6836      	ldr	r6, [r6, #0]
20017cfa:	e7bd      	b.n	20017c78 <__sfp+0x14>
20017cfc:	20000798 	.word	0x20000798
20017d00:	20000484 	.word	0x20000484
20017d04:	ffff0001 	.word	0xffff0001

20017d08 <__sinit>:
20017d08:	b510      	push	{r4, lr}
20017d0a:	4604      	mov	r4, r0
20017d0c:	f7ff ff9e 	bl	20017c4c <__sfp_lock_acquire>
20017d10:	6a23      	ldr	r3, [r4, #32]
20017d12:	b11b      	cbz	r3, 20017d1c <__sinit+0x14>
20017d14:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
20017d18:	f7ff bf9e 	b.w	20017c58 <__sfp_lock_release>
20017d1c:	4b04      	ldr	r3, [pc, #16]	@ (20017d30 <__sinit+0x28>)
20017d1e:	6223      	str	r3, [r4, #32]
20017d20:	4b04      	ldr	r3, [pc, #16]	@ (20017d34 <__sinit+0x2c>)
20017d22:	681b      	ldr	r3, [r3, #0]
20017d24:	2b00      	cmp	r3, #0
20017d26:	d1f5      	bne.n	20017d14 <__sinit+0xc>
20017d28:	f7ff ff72 	bl	20017c10 <global_stdio_init.part.0>
20017d2c:	e7f2      	b.n	20017d14 <__sinit+0xc>
20017d2e:	bf00      	nop
20017d30:	20017ba1 	.word	0x20017ba1
20017d34:	20000798 	.word	0x20000798

20017d38 <__fp_lock_all>:
20017d38:	b508      	push	{r3, lr}
20017d3a:	f7ff ff87 	bl	20017c4c <__sfp_lock_acquire>
20017d3e:	4a03      	ldr	r2, [pc, #12]	@ (20017d4c <__fp_lock_all+0x14>)
20017d40:	4903      	ldr	r1, [pc, #12]	@ (20017d50 <__fp_lock_all+0x18>)
20017d42:	2000      	movs	r0, #0
20017d44:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
20017d48:	f000 b812 	b.w	20017d70 <_fwalk_sglue>
20017d4c:	20000484 	.word	0x20000484
20017d50:	20017be1 	.word	0x20017be1

20017d54 <__fp_unlock_all>:
20017d54:	b508      	push	{r3, lr}
20017d56:	4a04      	ldr	r2, [pc, #16]	@ (20017d68 <__fp_unlock_all+0x14>)
20017d58:	2000      	movs	r0, #0
20017d5a:	4904      	ldr	r1, [pc, #16]	@ (20017d6c <__fp_unlock_all+0x18>)
20017d5c:	f000 f808 	bl	20017d70 <_fwalk_sglue>
20017d60:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
20017d64:	f7ff bf78 	b.w	20017c58 <__sfp_lock_release>
20017d68:	20000484 	.word	0x20000484
20017d6c:	20017bf9 	.word	0x20017bf9

20017d70 <_fwalk_sglue>:
20017d70:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
20017d74:	4607      	mov	r7, r0
20017d76:	4688      	mov	r8, r1
20017d78:	4614      	mov	r4, r2
20017d7a:	2600      	movs	r6, #0
20017d7c:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
20017d80:	f1b9 0901 	subs.w	r9, r9, #1
20017d84:	d505      	bpl.n	20017d92 <_fwalk_sglue+0x22>
20017d86:	6824      	ldr	r4, [r4, #0]
20017d88:	2c00      	cmp	r4, #0
20017d8a:	d1f7      	bne.n	20017d7c <_fwalk_sglue+0xc>
20017d8c:	4630      	mov	r0, r6
20017d8e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
20017d92:	89ab      	ldrh	r3, [r5, #12]
20017d94:	2b01      	cmp	r3, #1
20017d96:	d907      	bls.n	20017da8 <_fwalk_sglue+0x38>
20017d98:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
20017d9c:	3301      	adds	r3, #1
20017d9e:	d003      	beq.n	20017da8 <_fwalk_sglue+0x38>
20017da0:	4629      	mov	r1, r5
20017da2:	4638      	mov	r0, r7
20017da4:	47c0      	blx	r8
20017da6:	4306      	orrs	r6, r0
20017da8:	3568      	adds	r5, #104	@ 0x68
20017daa:	e7e9      	b.n	20017d80 <_fwalk_sglue+0x10>

20017dac <__sread>:
20017dac:	b510      	push	{r4, lr}
20017dae:	460c      	mov	r4, r1
20017db0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
20017db4:	f000 f8c8 	bl	20017f48 <_read_r>
20017db8:	2800      	cmp	r0, #0
20017dba:	bfab      	itete	ge
20017dbc:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
20017dbe:	89a3      	ldrhlt	r3, [r4, #12]
20017dc0:	181b      	addge	r3, r3, r0
20017dc2:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
20017dc6:	bfac      	ite	ge
20017dc8:	6563      	strge	r3, [r4, #84]	@ 0x54
20017dca:	81a3      	strhlt	r3, [r4, #12]
20017dcc:	bd10      	pop	{r4, pc}

20017dce <__seofread>:
20017dce:	2000      	movs	r0, #0
20017dd0:	4770      	bx	lr

20017dd2 <__swrite>:
20017dd2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
20017dd6:	461f      	mov	r7, r3
20017dd8:	898b      	ldrh	r3, [r1, #12]
20017dda:	4605      	mov	r5, r0
20017ddc:	460c      	mov	r4, r1
20017dde:	05db      	lsls	r3, r3, #23
20017de0:	4616      	mov	r6, r2
20017de2:	d505      	bpl.n	20017df0 <__swrite+0x1e>
20017de4:	2302      	movs	r3, #2
20017de6:	2200      	movs	r2, #0
20017de8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
20017dec:	f000 f89a 	bl	20017f24 <_lseek_r>
20017df0:	89a3      	ldrh	r3, [r4, #12]
20017df2:	4632      	mov	r2, r6
20017df4:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
20017df8:	4628      	mov	r0, r5
20017dfa:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
20017dfe:	81a3      	strh	r3, [r4, #12]
20017e00:	463b      	mov	r3, r7
20017e02:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
20017e06:	f000 b8b1 	b.w	20017f6c <_write_r>

20017e0a <__sseek>:
20017e0a:	b510      	push	{r4, lr}
20017e0c:	460c      	mov	r4, r1
20017e0e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
20017e12:	f000 f887 	bl	20017f24 <_lseek_r>
20017e16:	1c43      	adds	r3, r0, #1
20017e18:	89a3      	ldrh	r3, [r4, #12]
20017e1a:	bf15      	itete	ne
20017e1c:	6560      	strne	r0, [r4, #84]	@ 0x54
20017e1e:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
20017e22:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
20017e26:	81a3      	strheq	r3, [r4, #12]
20017e28:	bf18      	it	ne
20017e2a:	81a3      	strhne	r3, [r4, #12]
20017e2c:	bd10      	pop	{r4, pc}

20017e2e <__sclose>:
20017e2e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
20017e32:	f000 b809 	b.w	20017e48 <_close_r>

20017e36 <memset>:
20017e36:	4402      	add	r2, r0
20017e38:	4603      	mov	r3, r0
20017e3a:	4293      	cmp	r3, r2
20017e3c:	d100      	bne.n	20017e40 <memset+0xa>
20017e3e:	4770      	bx	lr
20017e40:	f803 1b01 	strb.w	r1, [r3], #1
20017e44:	e7f9      	b.n	20017e3a <memset+0x4>
	...

20017e48 <_close_r>:
20017e48:	b538      	push	{r3, r4, r5, lr}
20017e4a:	2300      	movs	r3, #0
20017e4c:	4d05      	ldr	r5, [pc, #20]	@ (20017e64 <_close_r+0x1c>)
20017e4e:	4604      	mov	r4, r0
20017e50:	4608      	mov	r0, r1
20017e52:	602b      	str	r3, [r5, #0]
20017e54:	f7ea fa02 	bl	2000225c <_close>
20017e58:	1c43      	adds	r3, r0, #1
20017e5a:	d102      	bne.n	20017e62 <_close_r+0x1a>
20017e5c:	682b      	ldr	r3, [r5, #0]
20017e5e:	b103      	cbz	r3, 20017e62 <_close_r+0x1a>
20017e60:	6023      	str	r3, [r4, #0]
20017e62:	bd38      	pop	{r3, r4, r5, pc}
20017e64:	2000079c 	.word	0x2000079c

20017e68 <_reclaim_reent>:
20017e68:	4b2d      	ldr	r3, [pc, #180]	@ (20017f20 <_reclaim_reent+0xb8>)
20017e6a:	681b      	ldr	r3, [r3, #0]
20017e6c:	4283      	cmp	r3, r0
20017e6e:	b570      	push	{r4, r5, r6, lr}
20017e70:	4604      	mov	r4, r0
20017e72:	d053      	beq.n	20017f1c <_reclaim_reent+0xb4>
20017e74:	69c3      	ldr	r3, [r0, #28]
20017e76:	b31b      	cbz	r3, 20017ec0 <_reclaim_reent+0x58>
20017e78:	68db      	ldr	r3, [r3, #12]
20017e7a:	b163      	cbz	r3, 20017e96 <_reclaim_reent+0x2e>
20017e7c:	2500      	movs	r5, #0
20017e7e:	69e3      	ldr	r3, [r4, #28]
20017e80:	68db      	ldr	r3, [r3, #12]
20017e82:	5959      	ldr	r1, [r3, r5]
20017e84:	b9b1      	cbnz	r1, 20017eb4 <_reclaim_reent+0x4c>
20017e86:	3504      	adds	r5, #4
20017e88:	2d80      	cmp	r5, #128	@ 0x80
20017e8a:	d1f8      	bne.n	20017e7e <_reclaim_reent+0x16>
20017e8c:	69e3      	ldr	r3, [r4, #28]
20017e8e:	4620      	mov	r0, r4
20017e90:	68d9      	ldr	r1, [r3, #12]
20017e92:	f000 f8b3 	bl	20017ffc <_free_r>
20017e96:	69e3      	ldr	r3, [r4, #28]
20017e98:	6819      	ldr	r1, [r3, #0]
20017e9a:	b111      	cbz	r1, 20017ea2 <_reclaim_reent+0x3a>
20017e9c:	4620      	mov	r0, r4
20017e9e:	f000 f8ad 	bl	20017ffc <_free_r>
20017ea2:	69e3      	ldr	r3, [r4, #28]
20017ea4:	689d      	ldr	r5, [r3, #8]
20017ea6:	b15d      	cbz	r5, 20017ec0 <_reclaim_reent+0x58>
20017ea8:	4629      	mov	r1, r5
20017eaa:	4620      	mov	r0, r4
20017eac:	682d      	ldr	r5, [r5, #0]
20017eae:	f000 f8a5 	bl	20017ffc <_free_r>
20017eb2:	e7f8      	b.n	20017ea6 <_reclaim_reent+0x3e>
20017eb4:	680e      	ldr	r6, [r1, #0]
20017eb6:	4620      	mov	r0, r4
20017eb8:	f000 f8a0 	bl	20017ffc <_free_r>
20017ebc:	4631      	mov	r1, r6
20017ebe:	e7e1      	b.n	20017e84 <_reclaim_reent+0x1c>
20017ec0:	6961      	ldr	r1, [r4, #20]
20017ec2:	b111      	cbz	r1, 20017eca <_reclaim_reent+0x62>
20017ec4:	4620      	mov	r0, r4
20017ec6:	f000 f899 	bl	20017ffc <_free_r>
20017eca:	69e1      	ldr	r1, [r4, #28]
20017ecc:	b111      	cbz	r1, 20017ed4 <_reclaim_reent+0x6c>
20017ece:	4620      	mov	r0, r4
20017ed0:	f000 f894 	bl	20017ffc <_free_r>
20017ed4:	6b21      	ldr	r1, [r4, #48]	@ 0x30
20017ed6:	b111      	cbz	r1, 20017ede <_reclaim_reent+0x76>
20017ed8:	4620      	mov	r0, r4
20017eda:	f000 f88f 	bl	20017ffc <_free_r>
20017ede:	6b61      	ldr	r1, [r4, #52]	@ 0x34
20017ee0:	b111      	cbz	r1, 20017ee8 <_reclaim_reent+0x80>
20017ee2:	4620      	mov	r0, r4
20017ee4:	f000 f88a 	bl	20017ffc <_free_r>
20017ee8:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
20017eea:	b111      	cbz	r1, 20017ef2 <_reclaim_reent+0x8a>
20017eec:	4620      	mov	r0, r4
20017eee:	f000 f885 	bl	20017ffc <_free_r>
20017ef2:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
20017ef4:	b111      	cbz	r1, 20017efc <_reclaim_reent+0x94>
20017ef6:	4620      	mov	r0, r4
20017ef8:	f000 f880 	bl	20017ffc <_free_r>
20017efc:	6c61      	ldr	r1, [r4, #68]	@ 0x44
20017efe:	b111      	cbz	r1, 20017f06 <_reclaim_reent+0x9e>
20017f00:	4620      	mov	r0, r4
20017f02:	f000 f87b 	bl	20017ffc <_free_r>
20017f06:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
20017f08:	b111      	cbz	r1, 20017f10 <_reclaim_reent+0xa8>
20017f0a:	4620      	mov	r0, r4
20017f0c:	f000 f876 	bl	20017ffc <_free_r>
20017f10:	6a23      	ldr	r3, [r4, #32]
20017f12:	b11b      	cbz	r3, 20017f1c <_reclaim_reent+0xb4>
20017f14:	4620      	mov	r0, r4
20017f16:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
20017f1a:	4718      	bx	r3
20017f1c:	bd70      	pop	{r4, r5, r6, pc}
20017f1e:	bf00      	nop
20017f20:	20000490 	.word	0x20000490

20017f24 <_lseek_r>:
20017f24:	b538      	push	{r3, r4, r5, lr}
20017f26:	4604      	mov	r4, r0
20017f28:	4d06      	ldr	r5, [pc, #24]	@ (20017f44 <_lseek_r+0x20>)
20017f2a:	4608      	mov	r0, r1
20017f2c:	4611      	mov	r1, r2
20017f2e:	2200      	movs	r2, #0
20017f30:	602a      	str	r2, [r5, #0]
20017f32:	461a      	mov	r2, r3
20017f34:	f7ea f9b9 	bl	200022aa <_lseek>
20017f38:	1c43      	adds	r3, r0, #1
20017f3a:	d102      	bne.n	20017f42 <_lseek_r+0x1e>
20017f3c:	682b      	ldr	r3, [r5, #0]
20017f3e:	b103      	cbz	r3, 20017f42 <_lseek_r+0x1e>
20017f40:	6023      	str	r3, [r4, #0]
20017f42:	bd38      	pop	{r3, r4, r5, pc}
20017f44:	2000079c 	.word	0x2000079c

20017f48 <_read_r>:
20017f48:	b538      	push	{r3, r4, r5, lr}
20017f4a:	4604      	mov	r4, r0
20017f4c:	4d06      	ldr	r5, [pc, #24]	@ (20017f68 <_read_r+0x20>)
20017f4e:	4608      	mov	r0, r1
20017f50:	4611      	mov	r1, r2
20017f52:	2200      	movs	r2, #0
20017f54:	602a      	str	r2, [r5, #0]
20017f56:	461a      	mov	r2, r3
20017f58:	f7ea f947 	bl	200021ea <_read>
20017f5c:	1c43      	adds	r3, r0, #1
20017f5e:	d102      	bne.n	20017f66 <_read_r+0x1e>
20017f60:	682b      	ldr	r3, [r5, #0]
20017f62:	b103      	cbz	r3, 20017f66 <_read_r+0x1e>
20017f64:	6023      	str	r3, [r4, #0]
20017f66:	bd38      	pop	{r3, r4, r5, pc}
20017f68:	2000079c 	.word	0x2000079c

20017f6c <_write_r>:
20017f6c:	b538      	push	{r3, r4, r5, lr}
20017f6e:	4604      	mov	r4, r0
20017f70:	4d06      	ldr	r5, [pc, #24]	@ (20017f8c <_write_r+0x20>)
20017f72:	4608      	mov	r0, r1
20017f74:	4611      	mov	r1, r2
20017f76:	2200      	movs	r2, #0
20017f78:	602a      	str	r2, [r5, #0]
20017f7a:	461a      	mov	r2, r3
20017f7c:	f7ea f952 	bl	20002224 <_write>
20017f80:	1c43      	adds	r3, r0, #1
20017f82:	d102      	bne.n	20017f8a <_write_r+0x1e>
20017f84:	682b      	ldr	r3, [r5, #0]
20017f86:	b103      	cbz	r3, 20017f8a <_write_r+0x1e>
20017f88:	6023      	str	r3, [r4, #0]
20017f8a:	bd38      	pop	{r3, r4, r5, pc}
20017f8c:	2000079c 	.word	0x2000079c

20017f90 <__errno>:
20017f90:	4b01      	ldr	r3, [pc, #4]	@ (20017f98 <__errno+0x8>)
20017f92:	6818      	ldr	r0, [r3, #0]
20017f94:	4770      	bx	lr
20017f96:	bf00      	nop
20017f98:	20000490 	.word	0x20000490

20017f9c <__libc_init_array>:
20017f9c:	b570      	push	{r4, r5, r6, lr}
20017f9e:	4d0d      	ldr	r5, [pc, #52]	@ (20017fd4 <__libc_init_array+0x38>)
20017fa0:	2600      	movs	r6, #0
20017fa2:	4c0d      	ldr	r4, [pc, #52]	@ (20017fd8 <__libc_init_array+0x3c>)
20017fa4:	1b64      	subs	r4, r4, r5
20017fa6:	10a4      	asrs	r4, r4, #2
20017fa8:	42a6      	cmp	r6, r4
20017faa:	d109      	bne.n	20017fc0 <__libc_init_array+0x24>
20017fac:	4d0b      	ldr	r5, [pc, #44]	@ (20017fdc <__libc_init_array+0x40>)
20017fae:	2600      	movs	r6, #0
20017fb0:	4c0b      	ldr	r4, [pc, #44]	@ (20017fe0 <__libc_init_array+0x44>)
20017fb2:	f000 fa01 	bl	200183b8 <_init>
20017fb6:	1b64      	subs	r4, r4, r5
20017fb8:	10a4      	asrs	r4, r4, #2
20017fba:	42a6      	cmp	r6, r4
20017fbc:	d105      	bne.n	20017fca <__libc_init_array+0x2e>
20017fbe:	bd70      	pop	{r4, r5, r6, pc}
20017fc0:	f855 3b04 	ldr.w	r3, [r5], #4
20017fc4:	3601      	adds	r6, #1
20017fc6:	4798      	blx	r3
20017fc8:	e7ee      	b.n	20017fa8 <__libc_init_array+0xc>
20017fca:	f855 3b04 	ldr.w	r3, [r5], #4
20017fce:	3601      	adds	r6, #1
20017fd0:	4798      	blx	r3
20017fd2:	e7f2      	b.n	20017fba <__libc_init_array+0x1e>
20017fd4:	20000440 	.word	0x20000440
20017fd8:	20000440 	.word	0x20000440
20017fdc:	20000440 	.word	0x20000440
20017fe0:	20000444 	.word	0x20000444

20017fe4 <__retarget_lock_init>:
20017fe4:	4770      	bx	lr

20017fe6 <__retarget_lock_init_recursive>:
20017fe6:	4770      	bx	lr

20017fe8 <__retarget_lock_close>:
20017fe8:	4770      	bx	lr

20017fea <__retarget_lock_close_recursive>:
20017fea:	4770      	bx	lr

20017fec <__retarget_lock_acquire>:
20017fec:	4770      	bx	lr

20017fee <__retarget_lock_acquire_recursive>:
20017fee:	4770      	bx	lr

20017ff0 <__retarget_lock_try_acquire>:
20017ff0:	2001      	movs	r0, #1
20017ff2:	4770      	bx	lr

20017ff4 <__retarget_lock_try_acquire_recursive>:
20017ff4:	2001      	movs	r0, #1
20017ff6:	4770      	bx	lr

20017ff8 <__retarget_lock_release>:
20017ff8:	4770      	bx	lr

20017ffa <__retarget_lock_release_recursive>:
20017ffa:	4770      	bx	lr

20017ffc <_free_r>:
20017ffc:	b538      	push	{r3, r4, r5, lr}
20017ffe:	4605      	mov	r5, r0
20018000:	2900      	cmp	r1, #0
20018002:	d041      	beq.n	20018088 <_free_r+0x8c>
20018004:	f851 3c04 	ldr.w	r3, [r1, #-4]
20018008:	1f0c      	subs	r4, r1, #4
2001800a:	2b00      	cmp	r3, #0
2001800c:	bfb8      	it	lt
2001800e:	18e4      	addlt	r4, r4, r3
20018010:	f000 f8e0 	bl	200181d4 <__malloc_lock>
20018014:	4a1d      	ldr	r2, [pc, #116]	@ (2001808c <_free_r+0x90>)
20018016:	6813      	ldr	r3, [r2, #0]
20018018:	b933      	cbnz	r3, 20018028 <_free_r+0x2c>
2001801a:	6063      	str	r3, [r4, #4]
2001801c:	6014      	str	r4, [r2, #0]
2001801e:	4628      	mov	r0, r5
20018020:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
20018024:	f000 b8dc 	b.w	200181e0 <__malloc_unlock>
20018028:	42a3      	cmp	r3, r4
2001802a:	d908      	bls.n	2001803e <_free_r+0x42>
2001802c:	6820      	ldr	r0, [r4, #0]
2001802e:	1821      	adds	r1, r4, r0
20018030:	428b      	cmp	r3, r1
20018032:	bf01      	itttt	eq
20018034:	6819      	ldreq	r1, [r3, #0]
20018036:	685b      	ldreq	r3, [r3, #4]
20018038:	1809      	addeq	r1, r1, r0
2001803a:	6021      	streq	r1, [r4, #0]
2001803c:	e7ed      	b.n	2001801a <_free_r+0x1e>
2001803e:	461a      	mov	r2, r3
20018040:	685b      	ldr	r3, [r3, #4]
20018042:	b10b      	cbz	r3, 20018048 <_free_r+0x4c>
20018044:	42a3      	cmp	r3, r4
20018046:	d9fa      	bls.n	2001803e <_free_r+0x42>
20018048:	6811      	ldr	r1, [r2, #0]
2001804a:	1850      	adds	r0, r2, r1
2001804c:	42a0      	cmp	r0, r4
2001804e:	d10b      	bne.n	20018068 <_free_r+0x6c>
20018050:	6820      	ldr	r0, [r4, #0]
20018052:	4401      	add	r1, r0
20018054:	1850      	adds	r0, r2, r1
20018056:	6011      	str	r1, [r2, #0]
20018058:	4283      	cmp	r3, r0
2001805a:	d1e0      	bne.n	2001801e <_free_r+0x22>
2001805c:	6818      	ldr	r0, [r3, #0]
2001805e:	685b      	ldr	r3, [r3, #4]
20018060:	4408      	add	r0, r1
20018062:	6053      	str	r3, [r2, #4]
20018064:	6010      	str	r0, [r2, #0]
20018066:	e7da      	b.n	2001801e <_free_r+0x22>
20018068:	d902      	bls.n	20018070 <_free_r+0x74>
2001806a:	230c      	movs	r3, #12
2001806c:	602b      	str	r3, [r5, #0]
2001806e:	e7d6      	b.n	2001801e <_free_r+0x22>
20018070:	6820      	ldr	r0, [r4, #0]
20018072:	1821      	adds	r1, r4, r0
20018074:	428b      	cmp	r3, r1
20018076:	bf02      	ittt	eq
20018078:	6819      	ldreq	r1, [r3, #0]
2001807a:	685b      	ldreq	r3, [r3, #4]
2001807c:	1809      	addeq	r1, r1, r0
2001807e:	6063      	str	r3, [r4, #4]
20018080:	bf08      	it	eq
20018082:	6021      	streq	r1, [r4, #0]
20018084:	6054      	str	r4, [r2, #4]
20018086:	e7ca      	b.n	2001801e <_free_r+0x22>
20018088:	bd38      	pop	{r3, r4, r5, pc}
2001808a:	bf00      	nop
2001808c:	200007ac 	.word	0x200007ac

20018090 <sbrk_aligned>:
20018090:	b570      	push	{r4, r5, r6, lr}
20018092:	4e0f      	ldr	r6, [pc, #60]	@ (200180d0 <sbrk_aligned+0x40>)
20018094:	460c      	mov	r4, r1
20018096:	4605      	mov	r5, r0
20018098:	6831      	ldr	r1, [r6, #0]
2001809a:	b911      	cbnz	r1, 200180a2 <sbrk_aligned+0x12>
2001809c:	f000 f966 	bl	2001836c <_sbrk_r>
200180a0:	6030      	str	r0, [r6, #0]
200180a2:	4621      	mov	r1, r4
200180a4:	4628      	mov	r0, r5
200180a6:	f000 f961 	bl	2001836c <_sbrk_r>
200180aa:	1c43      	adds	r3, r0, #1
200180ac:	d103      	bne.n	200180b6 <sbrk_aligned+0x26>
200180ae:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
200180b2:	4620      	mov	r0, r4
200180b4:	bd70      	pop	{r4, r5, r6, pc}
200180b6:	1cc4      	adds	r4, r0, #3
200180b8:	f024 0403 	bic.w	r4, r4, #3
200180bc:	42a0      	cmp	r0, r4
200180be:	d0f8      	beq.n	200180b2 <sbrk_aligned+0x22>
200180c0:	1a21      	subs	r1, r4, r0
200180c2:	4628      	mov	r0, r5
200180c4:	f000 f952 	bl	2001836c <_sbrk_r>
200180c8:	3001      	adds	r0, #1
200180ca:	d1f2      	bne.n	200180b2 <sbrk_aligned+0x22>
200180cc:	e7ef      	b.n	200180ae <sbrk_aligned+0x1e>
200180ce:	bf00      	nop
200180d0:	200007a8 	.word	0x200007a8

200180d4 <_malloc_r>:
200180d4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
200180d8:	1ccd      	adds	r5, r1, #3
200180da:	4606      	mov	r6, r0
200180dc:	f025 0503 	bic.w	r5, r5, #3
200180e0:	3508      	adds	r5, #8
200180e2:	2d0c      	cmp	r5, #12
200180e4:	bf38      	it	cc
200180e6:	250c      	movcc	r5, #12
200180e8:	2d00      	cmp	r5, #0
200180ea:	db01      	blt.n	200180f0 <_malloc_r+0x1c>
200180ec:	42a9      	cmp	r1, r5
200180ee:	d904      	bls.n	200180fa <_malloc_r+0x26>
200180f0:	230c      	movs	r3, #12
200180f2:	6033      	str	r3, [r6, #0]
200180f4:	2000      	movs	r0, #0
200180f6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
200180fa:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 200181d0 <_malloc_r+0xfc>
200180fe:	f000 f869 	bl	200181d4 <__malloc_lock>
20018102:	f8d8 3000 	ldr.w	r3, [r8]
20018106:	461c      	mov	r4, r3
20018108:	bb44      	cbnz	r4, 2001815c <_malloc_r+0x88>
2001810a:	4629      	mov	r1, r5
2001810c:	4630      	mov	r0, r6
2001810e:	f7ff ffbf 	bl	20018090 <sbrk_aligned>
20018112:	1c43      	adds	r3, r0, #1
20018114:	4604      	mov	r4, r0
20018116:	d158      	bne.n	200181ca <_malloc_r+0xf6>
20018118:	f8d8 4000 	ldr.w	r4, [r8]
2001811c:	4627      	mov	r7, r4
2001811e:	2f00      	cmp	r7, #0
20018120:	d143      	bne.n	200181aa <_malloc_r+0xd6>
20018122:	2c00      	cmp	r4, #0
20018124:	d04b      	beq.n	200181be <_malloc_r+0xea>
20018126:	6823      	ldr	r3, [r4, #0]
20018128:	4639      	mov	r1, r7
2001812a:	4630      	mov	r0, r6
2001812c:	eb04 0903 	add.w	r9, r4, r3
20018130:	f000 f91c 	bl	2001836c <_sbrk_r>
20018134:	4581      	cmp	r9, r0
20018136:	d142      	bne.n	200181be <_malloc_r+0xea>
20018138:	6821      	ldr	r1, [r4, #0]
2001813a:	4630      	mov	r0, r6
2001813c:	1a6d      	subs	r5, r5, r1
2001813e:	4629      	mov	r1, r5
20018140:	f7ff ffa6 	bl	20018090 <sbrk_aligned>
20018144:	3001      	adds	r0, #1
20018146:	d03a      	beq.n	200181be <_malloc_r+0xea>
20018148:	6823      	ldr	r3, [r4, #0]
2001814a:	442b      	add	r3, r5
2001814c:	6023      	str	r3, [r4, #0]
2001814e:	f8d8 3000 	ldr.w	r3, [r8]
20018152:	685a      	ldr	r2, [r3, #4]
20018154:	bb62      	cbnz	r2, 200181b0 <_malloc_r+0xdc>
20018156:	f8c8 7000 	str.w	r7, [r8]
2001815a:	e00f      	b.n	2001817c <_malloc_r+0xa8>
2001815c:	6822      	ldr	r2, [r4, #0]
2001815e:	1b52      	subs	r2, r2, r5
20018160:	d420      	bmi.n	200181a4 <_malloc_r+0xd0>
20018162:	2a0b      	cmp	r2, #11
20018164:	d917      	bls.n	20018196 <_malloc_r+0xc2>
20018166:	1961      	adds	r1, r4, r5
20018168:	42a3      	cmp	r3, r4
2001816a:	6025      	str	r5, [r4, #0]
2001816c:	bf18      	it	ne
2001816e:	6059      	strne	r1, [r3, #4]
20018170:	6863      	ldr	r3, [r4, #4]
20018172:	bf08      	it	eq
20018174:	f8c8 1000 	streq.w	r1, [r8]
20018178:	5162      	str	r2, [r4, r5]
2001817a:	604b      	str	r3, [r1, #4]
2001817c:	4630      	mov	r0, r6
2001817e:	f000 f82f 	bl	200181e0 <__malloc_unlock>
20018182:	f104 000b 	add.w	r0, r4, #11
20018186:	1d23      	adds	r3, r4, #4
20018188:	f020 0007 	bic.w	r0, r0, #7
2001818c:	1ac2      	subs	r2, r0, r3
2001818e:	bf1c      	itt	ne
20018190:	1a1b      	subne	r3, r3, r0
20018192:	50a3      	strne	r3, [r4, r2]
20018194:	e7af      	b.n	200180f6 <_malloc_r+0x22>
20018196:	6862      	ldr	r2, [r4, #4]
20018198:	42a3      	cmp	r3, r4
2001819a:	bf0c      	ite	eq
2001819c:	f8c8 2000 	streq.w	r2, [r8]
200181a0:	605a      	strne	r2, [r3, #4]
200181a2:	e7eb      	b.n	2001817c <_malloc_r+0xa8>
200181a4:	4623      	mov	r3, r4
200181a6:	6864      	ldr	r4, [r4, #4]
200181a8:	e7ae      	b.n	20018108 <_malloc_r+0x34>
200181aa:	463c      	mov	r4, r7
200181ac:	687f      	ldr	r7, [r7, #4]
200181ae:	e7b6      	b.n	2001811e <_malloc_r+0x4a>
200181b0:	461a      	mov	r2, r3
200181b2:	685b      	ldr	r3, [r3, #4]
200181b4:	42a3      	cmp	r3, r4
200181b6:	d1fb      	bne.n	200181b0 <_malloc_r+0xdc>
200181b8:	2300      	movs	r3, #0
200181ba:	6053      	str	r3, [r2, #4]
200181bc:	e7de      	b.n	2001817c <_malloc_r+0xa8>
200181be:	230c      	movs	r3, #12
200181c0:	4630      	mov	r0, r6
200181c2:	6033      	str	r3, [r6, #0]
200181c4:	f000 f80c 	bl	200181e0 <__malloc_unlock>
200181c8:	e794      	b.n	200180f4 <_malloc_r+0x20>
200181ca:	6005      	str	r5, [r0, #0]
200181cc:	e7d6      	b.n	2001817c <_malloc_r+0xa8>
200181ce:	bf00      	nop
200181d0:	200007ac 	.word	0x200007ac

200181d4 <__malloc_lock>:
200181d4:	4801      	ldr	r0, [pc, #4]	@ (200181dc <__malloc_lock+0x8>)
200181d6:	f7ff bf0a 	b.w	20017fee <__retarget_lock_acquire_recursive>
200181da:	bf00      	nop
200181dc:	200007a4 	.word	0x200007a4

200181e0 <__malloc_unlock>:
200181e0:	4801      	ldr	r0, [pc, #4]	@ (200181e8 <__malloc_unlock+0x8>)
200181e2:	f7ff bf0a 	b.w	20017ffa <__retarget_lock_release_recursive>
200181e6:	bf00      	nop
200181e8:	200007a4 	.word	0x200007a4

200181ec <__sflush_r>:
200181ec:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
200181f0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
200181f4:	0716      	lsls	r6, r2, #28
200181f6:	4605      	mov	r5, r0
200181f8:	460c      	mov	r4, r1
200181fa:	d454      	bmi.n	200182a6 <__sflush_r+0xba>
200181fc:	684b      	ldr	r3, [r1, #4]
200181fe:	2b00      	cmp	r3, #0
20018200:	dc02      	bgt.n	20018208 <__sflush_r+0x1c>
20018202:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
20018204:	2b00      	cmp	r3, #0
20018206:	dd48      	ble.n	2001829a <__sflush_r+0xae>
20018208:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
2001820a:	2e00      	cmp	r6, #0
2001820c:	d045      	beq.n	2001829a <__sflush_r+0xae>
2001820e:	2300      	movs	r3, #0
20018210:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
20018214:	682f      	ldr	r7, [r5, #0]
20018216:	6a21      	ldr	r1, [r4, #32]
20018218:	602b      	str	r3, [r5, #0]
2001821a:	d030      	beq.n	2001827e <__sflush_r+0x92>
2001821c:	6d62      	ldr	r2, [r4, #84]	@ 0x54
2001821e:	89a3      	ldrh	r3, [r4, #12]
20018220:	0759      	lsls	r1, r3, #29
20018222:	d505      	bpl.n	20018230 <__sflush_r+0x44>
20018224:	6863      	ldr	r3, [r4, #4]
20018226:	1ad2      	subs	r2, r2, r3
20018228:	6b63      	ldr	r3, [r4, #52]	@ 0x34
2001822a:	b10b      	cbz	r3, 20018230 <__sflush_r+0x44>
2001822c:	6c23      	ldr	r3, [r4, #64]	@ 0x40
2001822e:	1ad2      	subs	r2, r2, r3
20018230:	2300      	movs	r3, #0
20018232:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
20018234:	6a21      	ldr	r1, [r4, #32]
20018236:	4628      	mov	r0, r5
20018238:	47b0      	blx	r6
2001823a:	1c43      	adds	r3, r0, #1
2001823c:	89a3      	ldrh	r3, [r4, #12]
2001823e:	d106      	bne.n	2001824e <__sflush_r+0x62>
20018240:	6829      	ldr	r1, [r5, #0]
20018242:	291d      	cmp	r1, #29
20018244:	d82b      	bhi.n	2001829e <__sflush_r+0xb2>
20018246:	4a2a      	ldr	r2, [pc, #168]	@ (200182f0 <__sflush_r+0x104>)
20018248:	40ca      	lsrs	r2, r1
2001824a:	07d6      	lsls	r6, r2, #31
2001824c:	d527      	bpl.n	2001829e <__sflush_r+0xb2>
2001824e:	2200      	movs	r2, #0
20018250:	04d9      	lsls	r1, r3, #19
20018252:	6062      	str	r2, [r4, #4]
20018254:	6922      	ldr	r2, [r4, #16]
20018256:	6022      	str	r2, [r4, #0]
20018258:	d504      	bpl.n	20018264 <__sflush_r+0x78>
2001825a:	1c42      	adds	r2, r0, #1
2001825c:	d101      	bne.n	20018262 <__sflush_r+0x76>
2001825e:	682b      	ldr	r3, [r5, #0]
20018260:	b903      	cbnz	r3, 20018264 <__sflush_r+0x78>
20018262:	6560      	str	r0, [r4, #84]	@ 0x54
20018264:	6b61      	ldr	r1, [r4, #52]	@ 0x34
20018266:	602f      	str	r7, [r5, #0]
20018268:	b1b9      	cbz	r1, 2001829a <__sflush_r+0xae>
2001826a:	f104 0344 	add.w	r3, r4, #68	@ 0x44
2001826e:	4299      	cmp	r1, r3
20018270:	d002      	beq.n	20018278 <__sflush_r+0x8c>
20018272:	4628      	mov	r0, r5
20018274:	f7ff fec2 	bl	20017ffc <_free_r>
20018278:	2300      	movs	r3, #0
2001827a:	6363      	str	r3, [r4, #52]	@ 0x34
2001827c:	e00d      	b.n	2001829a <__sflush_r+0xae>
2001827e:	2301      	movs	r3, #1
20018280:	4628      	mov	r0, r5
20018282:	47b0      	blx	r6
20018284:	4602      	mov	r2, r0
20018286:	1c50      	adds	r0, r2, #1
20018288:	d1c9      	bne.n	2001821e <__sflush_r+0x32>
2001828a:	682b      	ldr	r3, [r5, #0]
2001828c:	2b00      	cmp	r3, #0
2001828e:	d0c6      	beq.n	2001821e <__sflush_r+0x32>
20018290:	2b1d      	cmp	r3, #29
20018292:	d001      	beq.n	20018298 <__sflush_r+0xac>
20018294:	2b16      	cmp	r3, #22
20018296:	d11d      	bne.n	200182d4 <__sflush_r+0xe8>
20018298:	602f      	str	r7, [r5, #0]
2001829a:	2000      	movs	r0, #0
2001829c:	e021      	b.n	200182e2 <__sflush_r+0xf6>
2001829e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
200182a2:	b21b      	sxth	r3, r3
200182a4:	e01a      	b.n	200182dc <__sflush_r+0xf0>
200182a6:	690f      	ldr	r7, [r1, #16]
200182a8:	2f00      	cmp	r7, #0
200182aa:	d0f6      	beq.n	2001829a <__sflush_r+0xae>
200182ac:	0793      	lsls	r3, r2, #30
200182ae:	680e      	ldr	r6, [r1, #0]
200182b0:	600f      	str	r7, [r1, #0]
200182b2:	bf0c      	ite	eq
200182b4:	694b      	ldreq	r3, [r1, #20]
200182b6:	2300      	movne	r3, #0
200182b8:	eba6 0807 	sub.w	r8, r6, r7
200182bc:	608b      	str	r3, [r1, #8]
200182be:	f1b8 0f00 	cmp.w	r8, #0
200182c2:	ddea      	ble.n	2001829a <__sflush_r+0xae>
200182c4:	4643      	mov	r3, r8
200182c6:	463a      	mov	r2, r7
200182c8:	6a21      	ldr	r1, [r4, #32]
200182ca:	4628      	mov	r0, r5
200182cc:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
200182ce:	47b0      	blx	r6
200182d0:	2800      	cmp	r0, #0
200182d2:	dc08      	bgt.n	200182e6 <__sflush_r+0xfa>
200182d4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
200182d8:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
200182dc:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
200182e0:	81a3      	strh	r3, [r4, #12]
200182e2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
200182e6:	4407      	add	r7, r0
200182e8:	eba8 0800 	sub.w	r8, r8, r0
200182ec:	e7e7      	b.n	200182be <__sflush_r+0xd2>
200182ee:	bf00      	nop
200182f0:	20400001 	.word	0x20400001

200182f4 <_fflush_r>:
200182f4:	b538      	push	{r3, r4, r5, lr}
200182f6:	690b      	ldr	r3, [r1, #16]
200182f8:	4605      	mov	r5, r0
200182fa:	460c      	mov	r4, r1
200182fc:	b913      	cbnz	r3, 20018304 <_fflush_r+0x10>
200182fe:	2500      	movs	r5, #0
20018300:	4628      	mov	r0, r5
20018302:	bd38      	pop	{r3, r4, r5, pc}
20018304:	b118      	cbz	r0, 2001830e <_fflush_r+0x1a>
20018306:	6a03      	ldr	r3, [r0, #32]
20018308:	b90b      	cbnz	r3, 2001830e <_fflush_r+0x1a>
2001830a:	f7ff fcfd 	bl	20017d08 <__sinit>
2001830e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
20018312:	2b00      	cmp	r3, #0
20018314:	d0f3      	beq.n	200182fe <_fflush_r+0xa>
20018316:	6e62      	ldr	r2, [r4, #100]	@ 0x64
20018318:	07d0      	lsls	r0, r2, #31
2001831a:	d404      	bmi.n	20018326 <_fflush_r+0x32>
2001831c:	0599      	lsls	r1, r3, #22
2001831e:	d402      	bmi.n	20018326 <_fflush_r+0x32>
20018320:	6da0      	ldr	r0, [r4, #88]	@ 0x58
20018322:	f7ff fe64 	bl	20017fee <__retarget_lock_acquire_recursive>
20018326:	4628      	mov	r0, r5
20018328:	4621      	mov	r1, r4
2001832a:	f7ff ff5f 	bl	200181ec <__sflush_r>
2001832e:	6e63      	ldr	r3, [r4, #100]	@ 0x64
20018330:	4605      	mov	r5, r0
20018332:	07da      	lsls	r2, r3, #31
20018334:	d4e4      	bmi.n	20018300 <_fflush_r+0xc>
20018336:	89a3      	ldrh	r3, [r4, #12]
20018338:	059b      	lsls	r3, r3, #22
2001833a:	d4e1      	bmi.n	20018300 <_fflush_r+0xc>
2001833c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
2001833e:	f7ff fe5c 	bl	20017ffa <__retarget_lock_release_recursive>
20018342:	e7dd      	b.n	20018300 <_fflush_r+0xc>

20018344 <fflush>:
20018344:	4601      	mov	r1, r0
20018346:	b920      	cbnz	r0, 20018352 <fflush+0xe>
20018348:	4a04      	ldr	r2, [pc, #16]	@ (2001835c <fflush+0x18>)
2001834a:	4905      	ldr	r1, [pc, #20]	@ (20018360 <fflush+0x1c>)
2001834c:	4805      	ldr	r0, [pc, #20]	@ (20018364 <fflush+0x20>)
2001834e:	f7ff bd0f 	b.w	20017d70 <_fwalk_sglue>
20018352:	4b05      	ldr	r3, [pc, #20]	@ (20018368 <fflush+0x24>)
20018354:	6818      	ldr	r0, [r3, #0]
20018356:	f7ff bfcd 	b.w	200182f4 <_fflush_r>
2001835a:	bf00      	nop
2001835c:	20000484 	.word	0x20000484
20018360:	200182f5 	.word	0x200182f5
20018364:	20000494 	.word	0x20000494
20018368:	20000490 	.word	0x20000490

2001836c <_sbrk_r>:
2001836c:	b538      	push	{r3, r4, r5, lr}
2001836e:	2300      	movs	r3, #0
20018370:	4d05      	ldr	r5, [pc, #20]	@ (20018388 <_sbrk_r+0x1c>)
20018372:	4604      	mov	r4, r0
20018374:	4608      	mov	r0, r1
20018376:	602b      	str	r3, [r5, #0]
20018378:	f7ea f818 	bl	200023ac <_sbrk>
2001837c:	1c43      	adds	r3, r0, #1
2001837e:	d102      	bne.n	20018386 <_sbrk_r+0x1a>
20018380:	682b      	ldr	r3, [r5, #0]
20018382:	b103      	cbz	r3, 20018386 <_sbrk_r+0x1a>
20018384:	6023      	str	r3, [r4, #0]
20018386:	bd38      	pop	{r3, r4, r5, pc}
20018388:	2000079c 	.word	0x2000079c

2001838c <__EH_FRAME_BEGIN__>:
2001838c:	00000010 00000000 00527a01 010e7c02     .........zR..|..
2001839c:	000d0c1b 00000010 00000018 fffe84d8     ................
200183ac:	00000010 00000000                       ........

200183b4 <__FRAME_END__>:
200183b4:	00000000                                ....

200183b8 <_init>:
200183b8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
200183ba:	bf00      	nop
200183bc:	bcf8      	pop	{r3, r4, r5, r6, r7}
200183be:	bc08      	pop	{r3}
200183c0:	469e      	mov	lr, r3
200183c2:	4770      	bx	lr

200183c4 <_fini>:
200183c4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
200183c6:	bf00      	nop
200183c8:	bcf8      	pop	{r3, r4, r5, r6, r7}
200183ca:	bc08      	pop	{r3}
200183cc:	469e      	mov	lr, r3
200183ce:	4770      	bx	lr
