static int F_1 ( void )\r\n{\r\nT_1 V_1 , V_2 ;\r\nV_1 = F_2 ( V_3 , V_4 ) ;\r\nV_2 = F_2 ( V_3 , V_5 ) ;\r\nreturn ( V_1 | V_2 ) ? 1 : 0 ;\r\n}\r\nstatic int F_3 ( void )\r\n{\r\nT_1 V_6 ;\r\nF_4 ( V_7 ) ;\r\nF_5 ( 0xffffffff , V_3 , V_8 ) ;\r\nF_5 ( 0xffffffff , V_3 , V_9 ) ;\r\nF_5 ( 0xffffffff , V_10 , V_11 ) ;\r\nF_6 ( V_12 , V_13 ) ;\r\nF_7 ( V_12 , V_13 ) ;\r\nV_6 = F_8 ( V_14 ) | V_15 ;\r\nF_9 ( V_6 , V_14 ) ;\r\nF_10 ( 0 ) ;\r\nif ( F_11 () )\r\ngoto V_16;\r\nF_12 ( F_13 ( V_17 ) ,\r\nF_14 ( V_17 ) ,\r\nF_14 ( V_18 ) ) ;\r\nV_16:\r\nF_15 () ;\r\nF_16 ( V_7 ) ;\r\nF_5 ( 0xffffffff , V_3 , V_8 ) ;\r\nF_5 ( 0xffffffff , V_3 , V_9 ) ;\r\nF_17 ( 0x4 | 0x1 , V_10 , V_11 ) ;\r\nV_6 = F_18 ( V_19 , V_20 ) ;\r\nif ( V_6 & 0x01 )\r\nF_5 ( 0x01 , V_19 ,\r\nV_20 ) ;\r\nif ( V_6 & 0x20 )\r\nF_5 ( 0x20 , V_19 ,\r\nV_20 ) ;\r\nF_5 ( 0x0 , V_19 , V_20 ) ;\r\nreturn 0 ;\r\n}\r\nstatic int F_19 ( void )\r\n{\r\nT_1 V_6 ;\r\nV_6 = F_2 ( V_3 , V_4 ) ;\r\nreturn V_6 & ( V_21 | V_22 ) ;\r\n}\r\nstatic int F_20 ( void )\r\n{\r\nT_1 V_6 ;\r\nV_6 = F_2 ( V_3 , V_4 ) ;\r\nif ( V_6 & ( V_23 | V_24 |\r\nV_25 | V_26 |\r\nV_27 | V_28 ) )\r\nreturn 0 ;\r\nV_6 = F_2 ( V_3 , V_5 ) ;\r\nif ( V_6 & V_29 )\r\nreturn 0 ;\r\nif ( V_30 )\r\nreturn 0 ;\r\nreturn 1 ;\r\n}\r\nstatic void F_21 ( void )\r\n{\r\nif ( F_19 () )\r\nreturn;\r\nif ( F_20 () ) {\r\nF_5 ( 0xffffffff , V_3 , V_8 ) ;\r\nF_5 ( 0xffffffff , V_3 , V_9 ) ;\r\nF_5 ( 0xffffffff , V_10 , V_11 ) ;\r\nF_5 ( ( 0x01 << V_31 ) |\r\nV_32 ,\r\nV_33 , V_34 ) ;\r\n} else {\r\nF_5 ( V_32 , V_33 ,\r\nV_34 ) ;\r\n}\r\nF_22 () ;\r\n}\r\nstatic int F_23 ( void )\r\n{\r\nif ( F_1 () )\r\nreturn 0 ;\r\nif ( V_7 -> V_35 > 1 )\r\nreturn 0 ;\r\nif ( F_24 () )\r\nreturn 0 ;\r\nreturn 1 ;\r\n}\r\nstatic void F_25 ( void )\r\n{\r\nF_26 () ;\r\nif ( ! F_23 () ) {\r\nif ( F_11 () )\r\ngoto V_36;\r\nF_21 () ;\r\ngoto V_36;\r\n}\r\nif ( F_11 () )\r\ngoto V_36;\r\nF_3 () ;\r\nV_36:\r\nF_27 () ;\r\n}\r\nstatic void T_2 F_28 ( void )\r\n{\r\nint V_37 , V_38 ;\r\nstruct V_39 * V_40 ;\r\nF_5 ( V_41 , V_19 ,\r\nV_42 ) ;\r\nV_38 = F_29 ( V_43 ) ;\r\nfor ( V_37 = 0 ; V_37 < V_38 ; V_37 ++ )\r\nF_30 ( V_43 , V_37 , V_13 ) ;\r\nF_7 ( V_43 , V_13 ) ;\r\nF_6 ( V_12 , V_13 ) ;\r\nF_7 ( V_12 , V_13 ) ;\r\nV_40 = F_31 ( V_44 ) ;\r\nF_7 ( V_40 , V_45 ) ;\r\nF_32 ( V_44 ) ;\r\nV_40 = F_31 ( V_46 ) ;\r\nF_7 ( V_40 , V_45 ) ;\r\nF_32 ( V_46 ) ;\r\nF_33 ( V_47 , NULL ) ;\r\nF_34 ( V_48 , V_49 ) ;\r\n#ifdef F_35\r\nV_50 = F_3 ;\r\n#endif\r\nF_5 ( 15 << V_51 , V_52 ,\r\nV_53 ) ;\r\nF_5 ( 2 << V_51 , V_52 ,\r\nV_54 ) ;\r\nF_5 ( V_55 |\r\n( 0x1 << V_56 ) |\r\nV_57 |\r\n( 0x1 << V_58 ) |\r\n( 0x0 << V_59 ) ,\r\nV_52 , V_60 ) ;\r\nF_5 ( V_61 | V_62 ,\r\nV_10 , V_63 ) ;\r\n}\r\nint T_2 F_36 ( void )\r\n{\r\nT_1 V_6 ;\r\nF_37 ( V_64 L_1 ) ;\r\nV_6 = F_18 ( V_19 , V_65 ) ;\r\nF_37 ( V_64 L_2 , ( V_6 >> 4 ) & 0x0f , V_6 & 0x0f ) ;\r\nV_12 = F_38 ( L_3 ) ;\r\nif ( ! V_12 )\r\nF_39 ( L_4 ) ;\r\nV_43 = F_38 ( L_5 ) ;\r\nif ( ! V_43 )\r\nF_39 ( L_6 ) ;\r\nV_48 = F_40 ( L_7 ) ;\r\nif ( ! V_48 )\r\nF_39 ( L_8 ) ;\r\nV_49 = F_40 ( L_9 ) ;\r\nif ( ! V_49 )\r\nF_39 ( L_10 ) ;\r\nV_44 = F_40 ( L_11 ) ;\r\nif ( ! V_44 )\r\nF_39 ( L_12 ) ;\r\nV_46 = F_40 ( L_13 ) ;\r\nif ( ! V_46 )\r\nF_39 ( L_14 ) ;\r\nV_7 = F_41 ( NULL , L_15 ) ;\r\nif ( F_42 ( V_7 ) ) {\r\nF_37 ( V_66 L_16 ) ;\r\nreturn - V_67 ;\r\n}\r\nif ( F_43 () ) {\r\nV_68 = F_41 ( NULL , L_17 ) ;\r\nif ( F_42 ( V_68 ) ) {\r\nF_37 ( V_66 L_18 ) ;\r\nF_44 ( V_7 ) ;\r\nreturn - V_67 ;\r\n}\r\n}\r\nF_28 () ;\r\n{\r\nconst struct V_69 * V_70 ;\r\nV_70 = F_45 ( V_71 ,\r\nstruct V_69 ) ;\r\nif ( V_70 != NULL && V_70 -> V_72 )\r\nV_30 = 1 ;\r\n}\r\nF_22 = F_46 ( V_73 ,\r\nV_74 ) ;\r\nF_12 = F_46 ( V_75 ,\r\nV_76 ) ;\r\nV_77 = F_25 ;\r\nreturn 0 ;\r\n}
