{"Source Block": ["oh/elink/hdl/erx_cfg.v@134:144@HdlStmAssign", "     else if (ecfg_idelay0_write)\n       ecfg_idelay_reg[31:0]  <= mi_din[31:0];\n     else if(ecfg_idelay1_write)\n       ecfg_idelay_reg[63:32] <= mi_din[31:0];\n\n   assign idelay_value[39:0] = {ecfg_idelay_reg[41:32],ecfg_idelay_reg[29:0]};\n\n   always @ (posedge clk)\n     load_taps <= ecfg_idelay1_write;\n      \n   //###############################\n"], "Clone Blocks": [["oh/elink/hdl/erx_cfg.v@136:147", "     else if(ecfg_idelay1_write)\n       ecfg_idelay_reg[63:32] <= mi_din[31:0];\n\n   assign idelay_value[39:0] = {ecfg_idelay_reg[41:32],ecfg_idelay_reg[29:0]};\n\n   always @ (posedge clk)\n     load_taps <= ecfg_idelay1_write;\n      \n   //###############################\n   //# DATA READBACK MUX\n   //###############################\n\n"]], "Diff Content": {"Delete": [[139, "   assign idelay_value[39:0] = {ecfg_idelay_reg[41:32],ecfg_idelay_reg[29:0]};\n"]], "Add": [[139, "   assign idelay_value[44:0] = {ecfg_idelay_reg[46:32],ecfg_idelay_reg[29:0]};\n"]]}}