{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Mar 08 10:33:09 2024 " "Info: Processing started: Fri Mar 08 10:33:09 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off AA2380_MAXV -c AA2380-MAXV_TSTQ9 " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off AA2380_MAXV -c AA2380-MAXV_TSTQ9" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "MCLK " "Info: Assuming node \"MCLK\" is an undefined clock" {  } { { "TEST_Clocks_Modules.bdf" "" { Schematic "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/TEST_Clocks_Modules.bdf" { { 216 280 448 232 "MCLK" "" } } } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "MCLK" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "2 " "Warning: Found 2 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "F0_ClockEnable_BETA2:inst\|clockDIV\[3\] " "Info: Detected ripple clock \"F0_ClockEnable_BETA2:inst\|clockDIV\[3\]\" as buffer" {  } { { "F0_ClockEnable_BETA2.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F0_ClockEnable_BETA2.vhd" 98 -1 0 } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "F0_ClockEnable_BETA2:inst\|clockDIV\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "F7_Ready:inst2\|CLKSLOW " "Info: Detected ripple clock \"F7_Ready:inst2\|CLKSLOW\" as buffer" {  } { { "f7_ready.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f7_ready.vhd" 28 -1 0 } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "F7_Ready:inst2\|CLKSLOW" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "MCLK register F0_ClockEnable_BETA2:inst\|clearAll register F0_ClockEnable_BETA2:inst\|counter_Fso\[9\] 119.8 MHz 8.347 ns Internal " "Info: Clock \"MCLK\" has Internal fmax of 119.8 MHz between source register \"F0_ClockEnable_BETA2:inst\|clearAll\" and destination register \"F0_ClockEnable_BETA2:inst\|counter_Fso\[9\]\" (period= 8.347 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.690 ns + Longest register register " "Info: + Longest register to register delay is 3.690 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns F0_ClockEnable_BETA2:inst\|clearAll 1 REG LC_X13_Y11_N0 20 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X13_Y11_N0; Fanout = 20; REG Node = 'F0_ClockEnable_BETA2:inst\|clearAll'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { F0_ClockEnable_BETA2:inst|clearAll } "NODE_NAME" } } { "F0_ClockEnable_BETA2.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F0_ClockEnable_BETA2.vhd" 102 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.736 ns) + CELL(0.125 ns) 1.861 ns F0_ClockEnable_BETA2:inst\|counter_Fso\[1\]~0 2 COMB LC_X18_Y12_N8 15 " "Info: 2: + IC(1.736 ns) + CELL(0.125 ns) = 1.861 ns; Loc. = LC_X18_Y12_N8; Fanout = 15; COMB Node = 'F0_ClockEnable_BETA2:inst\|counter_Fso\[1\]~0'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.861 ns" { F0_ClockEnable_BETA2:inst|clearAll F0_ClockEnable_BETA2:inst|counter_Fso[1]~0 } "NODE_NAME" } } { "F0_ClockEnable_BETA2.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F0_ClockEnable_BETA2.vhd" 289 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.460 ns) + CELL(0.369 ns) 3.690 ns F0_ClockEnable_BETA2:inst\|counter_Fso\[9\] 3 REG LC_X16_Y13_N1 5 " "Info: 3: + IC(1.460 ns) + CELL(0.369 ns) = 3.690 ns; Loc. = LC_X16_Y13_N1; Fanout = 5; REG Node = 'F0_ClockEnable_BETA2:inst\|counter_Fso\[9\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.829 ns" { F0_ClockEnable_BETA2:inst|counter_Fso[1]~0 F0_ClockEnable_BETA2:inst|counter_Fso[9] } "NODE_NAME" } } { "F0_ClockEnable_BETA2.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F0_ClockEnable_BETA2.vhd" 289 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.494 ns ( 13.39 % ) " "Info: Total cell delay = 0.494 ns ( 13.39 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.196 ns ( 86.61 % ) " "Info: Total interconnect delay = 3.196 ns ( 86.61 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "3.690 ns" { F0_ClockEnable_BETA2:inst|clearAll F0_ClockEnable_BETA2:inst|counter_Fso[1]~0 F0_ClockEnable_BETA2:inst|counter_Fso[9] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "3.690 ns" { F0_ClockEnable_BETA2:inst|clearAll {} F0_ClockEnable_BETA2:inst|counter_Fso[1]~0 {} F0_ClockEnable_BETA2:inst|counter_Fso[9] {} } { 0.000ns 1.736ns 1.460ns } { 0.000ns 0.125ns 0.369ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-4.214 ns - Smallest " "Info: - Smallest clock skew is -4.214 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "MCLK destination 2.472 ns + Shortest register " "Info: + Shortest clock path from clock \"MCLK\" to destination register is 2.472 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.727 ns) 0.727 ns MCLK 1 CLK PIN_J6 90 " "Info: 1: + IC(0.000 ns) + CELL(0.727 ns) = 0.727 ns; Loc. = PIN_J6; Fanout = 90; CLK Node = 'MCLK'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { MCLK } "NODE_NAME" } } { "TEST_Clocks_Modules.bdf" "" { Schematic "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/TEST_Clocks_Modules.bdf" { { 216 280 448 232 "MCLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.171 ns) + CELL(0.574 ns) 2.472 ns F0_ClockEnable_BETA2:inst\|counter_Fso\[9\] 2 REG LC_X16_Y13_N1 5 " "Info: 2: + IC(1.171 ns) + CELL(0.574 ns) = 2.472 ns; Loc. = LC_X16_Y13_N1; Fanout = 5; REG Node = 'F0_ClockEnable_BETA2:inst\|counter_Fso\[9\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.745 ns" { MCLK F0_ClockEnable_BETA2:inst|counter_Fso[9] } "NODE_NAME" } } { "F0_ClockEnable_BETA2.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F0_ClockEnable_BETA2.vhd" 289 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.301 ns ( 52.63 % ) " "Info: Total cell delay = 1.301 ns ( 52.63 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.171 ns ( 47.37 % ) " "Info: Total interconnect delay = 1.171 ns ( 47.37 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.472 ns" { MCLK F0_ClockEnable_BETA2:inst|counter_Fso[9] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "2.472 ns" { MCLK {} MCLK~combout {} F0_ClockEnable_BETA2:inst|counter_Fso[9] {} } { 0.000ns 0.000ns 1.171ns } { 0.000ns 0.727ns 0.574ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "MCLK source 6.686 ns - Longest register " "Info: - Longest clock path from clock \"MCLK\" to source register is 6.686 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.727 ns) 0.727 ns MCLK 1 CLK PIN_J6 90 " "Info: 1: + IC(0.000 ns) + CELL(0.727 ns) = 0.727 ns; Loc. = PIN_J6; Fanout = 90; CLK Node = 'MCLK'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { MCLK } "NODE_NAME" } } { "TEST_Clocks_Modules.bdf" "" { Schematic "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/TEST_Clocks_Modules.bdf" { { 216 280 448 232 "MCLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.171 ns) + CELL(0.809 ns) 2.707 ns F0_ClockEnable_BETA2:inst\|clockDIV\[3\] 2 REG LC_X10_Y10_N5 8 " "Info: 2: + IC(1.171 ns) + CELL(0.809 ns) = 2.707 ns; Loc. = LC_X10_Y10_N5; Fanout = 8; REG Node = 'F0_ClockEnable_BETA2:inst\|clockDIV\[3\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.980 ns" { MCLK F0_ClockEnable_BETA2:inst|clockDIV[3] } "NODE_NAME" } } { "F0_ClockEnable_BETA2.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F0_ClockEnable_BETA2.vhd" 98 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.405 ns) + CELL(0.574 ns) 6.686 ns F0_ClockEnable_BETA2:inst\|clearAll 3 REG LC_X13_Y11_N0 20 " "Info: 3: + IC(3.405 ns) + CELL(0.574 ns) = 6.686 ns; Loc. = LC_X13_Y11_N0; Fanout = 20; REG Node = 'F0_ClockEnable_BETA2:inst\|clearAll'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "3.979 ns" { F0_ClockEnable_BETA2:inst|clockDIV[3] F0_ClockEnable_BETA2:inst|clearAll } "NODE_NAME" } } { "F0_ClockEnable_BETA2.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F0_ClockEnable_BETA2.vhd" 102 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.110 ns ( 31.56 % ) " "Info: Total cell delay = 2.110 ns ( 31.56 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.576 ns ( 68.44 % ) " "Info: Total interconnect delay = 4.576 ns ( 68.44 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "6.686 ns" { MCLK F0_ClockEnable_BETA2:inst|clockDIV[3] F0_ClockEnable_BETA2:inst|clearAll } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "6.686 ns" { MCLK {} MCLK~combout {} F0_ClockEnable_BETA2:inst|clockDIV[3] {} F0_ClockEnable_BETA2:inst|clearAll {} } { 0.000ns 0.000ns 1.171ns 3.405ns } { 0.000ns 0.727ns 0.809ns 0.574ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.472 ns" { MCLK F0_ClockEnable_BETA2:inst|counter_Fso[9] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "2.472 ns" { MCLK {} MCLK~combout {} F0_ClockEnable_BETA2:inst|counter_Fso[9] {} } { 0.000ns 0.000ns 1.171ns } { 0.000ns 0.727ns 0.574ns } "" } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "6.686 ns" { MCLK F0_ClockEnable_BETA2:inst|clockDIV[3] F0_ClockEnable_BETA2:inst|clearAll } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "6.686 ns" { MCLK {} MCLK~combout {} F0_ClockEnable_BETA2:inst|clockDIV[3] {} F0_ClockEnable_BETA2:inst|clearAll {} } { 0.000ns 0.000ns 1.171ns 3.405ns } { 0.000ns 0.727ns 0.809ns 0.574ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.235 ns + " "Info: + Micro clock to output delay of source is 0.235 ns" {  } { { "F0_ClockEnable_BETA2.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F0_ClockEnable_BETA2.vhd" 102 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.208 ns + " "Info: + Micro setup delay of destination is 0.208 ns" {  } { { "F0_ClockEnable_BETA2.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F0_ClockEnable_BETA2.vhd" 289 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "3.690 ns" { F0_ClockEnable_BETA2:inst|clearAll F0_ClockEnable_BETA2:inst|counter_Fso[1]~0 F0_ClockEnable_BETA2:inst|counter_Fso[9] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "3.690 ns" { F0_ClockEnable_BETA2:inst|clearAll {} F0_ClockEnable_BETA2:inst|counter_Fso[1]~0 {} F0_ClockEnable_BETA2:inst|counter_Fso[9] {} } { 0.000ns 1.736ns 1.460ns } { 0.000ns 0.125ns 0.369ns } "" } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.472 ns" { MCLK F0_ClockEnable_BETA2:inst|counter_Fso[9] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "2.472 ns" { MCLK {} MCLK~combout {} F0_ClockEnable_BETA2:inst|counter_Fso[9] {} } { 0.000ns 0.000ns 1.171ns } { 0.000ns 0.727ns 0.574ns } "" } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "6.686 ns" { MCLK F0_ClockEnable_BETA2:inst|clockDIV[3] F0_ClockEnable_BETA2:inst|clearAll } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "6.686 ns" { MCLK {} MCLK~combout {} F0_ClockEnable_BETA2:inst|clockDIV[3] {} F0_ClockEnable_BETA2:inst|clearAll {} } { 0.000ns 0.000ns 1.171ns 3.405ns } { 0.000ns 0.727ns 0.809ns 0.574ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "F0_ClockEnable_BETA2:inst\|clken_ReadCLK SR\[0\] MCLK 11.134 ns register " "Info: tsu for register \"F0_ClockEnable_BETA2:inst\|clken_ReadCLK\" (data pin = \"SR\[0\]\", clock pin = \"MCLK\") is 11.134 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "13.398 ns + Longest pin register " "Info: + Longest pin to register delay is 13.398 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.708 ns) 0.708 ns SR\[0\] 1 PIN PIN_F11 23 " "Info: 1: + IC(0.000 ns) + CELL(0.708 ns) = 0.708 ns; Loc. = PIN_F11; Fanout = 23; PIN Node = 'SR\[0\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { SR[0] } "NODE_NAME" } } { "TEST_Clocks_Modules.bdf" "" { Schematic "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/TEST_Clocks_Modules.bdf" { { 232 280 448 248 "SR\[2..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.814 ns) + CELL(0.319 ns) 2.841 ns F0_ClockEnable_BETA2:inst\|Add1~0 2 COMB LC_X14_Y11_N4 2 " "Info: 2: + IC(1.814 ns) + CELL(0.319 ns) = 2.841 ns; Loc. = LC_X14_Y11_N4; Fanout = 2; COMB Node = 'F0_ClockEnable_BETA2:inst\|Add1~0'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.133 ns" { SR[0] F0_ClockEnable_BETA2:inst|Add1~0 } "NODE_NAME" } } { "F0_ClockEnable_BETA2.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F0_ClockEnable_BETA2.vhd" 154 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.451 ns) + CELL(0.571 ns) 3.863 ns F0_ClockEnable_BETA2:inst\|Add1~1 3 COMB LC_X14_Y11_N7 10 " "Info: 3: + IC(0.451 ns) + CELL(0.571 ns) = 3.863 ns; Loc. = LC_X14_Y11_N7; Fanout = 10; COMB Node = 'F0_ClockEnable_BETA2:inst\|Add1~1'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.022 ns" { F0_ClockEnable_BETA2:inst|Add1~0 F0_ClockEnable_BETA2:inst|Add1~1 } "NODE_NAME" } } { "F0_ClockEnable_BETA2.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F0_ClockEnable_BETA2.vhd" 154 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.214 ns) + CELL(0.462 ns) 5.539 ns F0_ClockEnable_BETA2:inst\|Mux10~0 4 COMB LC_X15_Y10_N4 2 " "Info: 4: + IC(1.214 ns) + CELL(0.462 ns) = 5.539 ns; Loc. = LC_X15_Y10_N4; Fanout = 2; COMB Node = 'F0_ClockEnable_BETA2:inst\|Mux10~0'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.676 ns" { F0_ClockEnable_BETA2:inst|Add1~1 F0_ClockEnable_BETA2:inst|Mux10~0 } "NODE_NAME" } } { "F0_ClockEnable_BETA2.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F0_ClockEnable_BETA2.vhd" 134 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.515 ns) + CELL(0.319 ns) 7.373 ns F0_ClockEnable_BETA2:inst\|SetCnt_ReadCLK\[5\]~8 5 COMB LC_X19_Y11_N4 3 " "Info: 5: + IC(1.515 ns) + CELL(0.319 ns) = 7.373 ns; Loc. = LC_X19_Y11_N4; Fanout = 3; COMB Node = 'F0_ClockEnable_BETA2:inst\|SetCnt_ReadCLK\[5\]~8'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.834 ns" { F0_ClockEnable_BETA2:inst|Mux10~0 F0_ClockEnable_BETA2:inst|SetCnt_ReadCLK[5]~8 } "NODE_NAME" } } { "F0_ClockEnable_BETA2.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F0_ClockEnable_BETA2.vhd" 73 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.093 ns) + CELL(0.467 ns) 8.933 ns F0_ClockEnable_BETA2:inst\|LessThan4~13 6 COMB LC_X15_Y11_N5 1 " "Info: 6: + IC(1.093 ns) + CELL(0.467 ns) = 8.933 ns; Loc. = LC_X15_Y11_N5; Fanout = 1; COMB Node = 'F0_ClockEnable_BETA2:inst\|LessThan4~13'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.560 ns" { F0_ClockEnable_BETA2:inst|SetCnt_ReadCLK[5]~8 F0_ClockEnable_BETA2:inst|LessThan4~13 } "NODE_NAME" } } { "F0_ClockEnable_BETA2.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F0_ClockEnable_BETA2.vhd" 344 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.077 ns) 9.010 ns F0_ClockEnable_BETA2:inst\|LessThan4~8 7 COMB LC_X15_Y11_N6 1 " "Info: 7: + IC(0.000 ns) + CELL(0.077 ns) = 9.010 ns; Loc. = LC_X15_Y11_N6; Fanout = 1; COMB Node = 'F0_ClockEnable_BETA2:inst\|LessThan4~8'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.077 ns" { F0_ClockEnable_BETA2:inst|LessThan4~13 F0_ClockEnable_BETA2:inst|LessThan4~8 } "NODE_NAME" } } { "F0_ClockEnable_BETA2.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F0_ClockEnable_BETA2.vhd" 344 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.509 ns) 9.519 ns F0_ClockEnable_BETA2:inst\|LessThan4~0 8 COMB LC_X15_Y11_N7 1 " "Info: 8: + IC(0.000 ns) + CELL(0.509 ns) = 9.519 ns; Loc. = LC_X15_Y11_N7; Fanout = 1; COMB Node = 'F0_ClockEnable_BETA2:inst\|LessThan4~0'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.509 ns" { F0_ClockEnable_BETA2:inst|LessThan4~8 F0_ClockEnable_BETA2:inst|LessThan4~0 } "NODE_NAME" } } { "F0_ClockEnable_BETA2.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F0_ClockEnable_BETA2.vhd" 344 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.950 ns) + CELL(0.125 ns) 11.594 ns F0_ClockEnable_BETA2:inst\|LessThan4~5 9 COMB LC_X17_Y10_N0 15 " "Info: 9: + IC(1.950 ns) + CELL(0.125 ns) = 11.594 ns; Loc. = LC_X17_Y10_N0; Fanout = 15; COMB Node = 'F0_ClockEnable_BETA2:inst\|LessThan4~5'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.075 ns" { F0_ClockEnable_BETA2:inst|LessThan4~0 F0_ClockEnable_BETA2:inst|LessThan4~5 } "NODE_NAME" } } { "F0_ClockEnable_BETA2.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F0_ClockEnable_BETA2.vhd" 344 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.302 ns) + CELL(0.502 ns) 13.398 ns F0_ClockEnable_BETA2:inst\|clken_ReadCLK 10 REG LC_X17_Y13_N7 1 " "Info: 10: + IC(1.302 ns) + CELL(0.502 ns) = 13.398 ns; Loc. = LC_X17_Y13_N7; Fanout = 1; REG Node = 'F0_ClockEnable_BETA2:inst\|clken_ReadCLK'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.804 ns" { F0_ClockEnable_BETA2:inst|LessThan4~5 F0_ClockEnable_BETA2:inst|clken_ReadCLK } "NODE_NAME" } } { "F0_ClockEnable_BETA2.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F0_ClockEnable_BETA2.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.059 ns ( 30.30 % ) " "Info: Total cell delay = 4.059 ns ( 30.30 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "9.339 ns ( 69.70 % ) " "Info: Total interconnect delay = 9.339 ns ( 69.70 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "13.398 ns" { SR[0] F0_ClockEnable_BETA2:inst|Add1~0 F0_ClockEnable_BETA2:inst|Add1~1 F0_ClockEnable_BETA2:inst|Mux10~0 F0_ClockEnable_BETA2:inst|SetCnt_ReadCLK[5]~8 F0_ClockEnable_BETA2:inst|LessThan4~13 F0_ClockEnable_BETA2:inst|LessThan4~8 F0_ClockEnable_BETA2:inst|LessThan4~0 F0_ClockEnable_BETA2:inst|LessThan4~5 F0_ClockEnable_BETA2:inst|clken_ReadCLK } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "13.398 ns" { SR[0] {} SR[0]~combout {} F0_ClockEnable_BETA2:inst|Add1~0 {} F0_ClockEnable_BETA2:inst|Add1~1 {} F0_ClockEnable_BETA2:inst|Mux10~0 {} F0_ClockEnable_BETA2:inst|SetCnt_ReadCLK[5]~8 {} F0_ClockEnable_BETA2:inst|LessThan4~13 {} F0_ClockEnable_BETA2:inst|LessThan4~8 {} F0_ClockEnable_BETA2:inst|LessThan4~0 {} F0_ClockEnable_BETA2:inst|LessThan4~5 {} F0_ClockEnable_BETA2:inst|clken_ReadCLK {} } { 0.000ns 0.000ns 1.814ns 0.451ns 1.214ns 1.515ns 1.093ns 0.000ns 0.000ns 1.950ns 1.302ns } { 0.000ns 0.708ns 0.319ns 0.571ns 0.462ns 0.319ns 0.467ns 0.077ns 0.509ns 0.125ns 0.502ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.208 ns + " "Info: + Micro setup delay of destination is 0.208 ns" {  } { { "F0_ClockEnable_BETA2.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F0_ClockEnable_BETA2.vhd" 74 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "MCLK destination 2.472 ns - Shortest register " "Info: - Shortest clock path from clock \"MCLK\" to destination register is 2.472 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.727 ns) 0.727 ns MCLK 1 CLK PIN_J6 90 " "Info: 1: + IC(0.000 ns) + CELL(0.727 ns) = 0.727 ns; Loc. = PIN_J6; Fanout = 90; CLK Node = 'MCLK'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { MCLK } "NODE_NAME" } } { "TEST_Clocks_Modules.bdf" "" { Schematic "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/TEST_Clocks_Modules.bdf" { { 216 280 448 232 "MCLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.171 ns) + CELL(0.574 ns) 2.472 ns F0_ClockEnable_BETA2:inst\|clken_ReadCLK 2 REG LC_X17_Y13_N7 1 " "Info: 2: + IC(1.171 ns) + CELL(0.574 ns) = 2.472 ns; Loc. = LC_X17_Y13_N7; Fanout = 1; REG Node = 'F0_ClockEnable_BETA2:inst\|clken_ReadCLK'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.745 ns" { MCLK F0_ClockEnable_BETA2:inst|clken_ReadCLK } "NODE_NAME" } } { "F0_ClockEnable_BETA2.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F0_ClockEnable_BETA2.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.301 ns ( 52.63 % ) " "Info: Total cell delay = 1.301 ns ( 52.63 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.171 ns ( 47.37 % ) " "Info: Total interconnect delay = 1.171 ns ( 47.37 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.472 ns" { MCLK F0_ClockEnable_BETA2:inst|clken_ReadCLK } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "2.472 ns" { MCLK {} MCLK~combout {} F0_ClockEnable_BETA2:inst|clken_ReadCLK {} } { 0.000ns 0.000ns 1.171ns } { 0.000ns 0.727ns 0.574ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "13.398 ns" { SR[0] F0_ClockEnable_BETA2:inst|Add1~0 F0_ClockEnable_BETA2:inst|Add1~1 F0_ClockEnable_BETA2:inst|Mux10~0 F0_ClockEnable_BETA2:inst|SetCnt_ReadCLK[5]~8 F0_ClockEnable_BETA2:inst|LessThan4~13 F0_ClockEnable_BETA2:inst|LessThan4~8 F0_ClockEnable_BETA2:inst|LessThan4~0 F0_ClockEnable_BETA2:inst|LessThan4~5 F0_ClockEnable_BETA2:inst|clken_ReadCLK } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "13.398 ns" { SR[0] {} SR[0]~combout {} F0_ClockEnable_BETA2:inst|Add1~0 {} F0_ClockEnable_BETA2:inst|Add1~1 {} F0_ClockEnable_BETA2:inst|Mux10~0 {} F0_ClockEnable_BETA2:inst|SetCnt_ReadCLK[5]~8 {} F0_ClockEnable_BETA2:inst|LessThan4~13 {} F0_ClockEnable_BETA2:inst|LessThan4~8 {} F0_ClockEnable_BETA2:inst|LessThan4~0 {} F0_ClockEnable_BETA2:inst|LessThan4~5 {} F0_ClockEnable_BETA2:inst|clken_ReadCLK {} } { 0.000ns 0.000ns 1.814ns 0.451ns 1.214ns 1.515ns 1.093ns 0.000ns 0.000ns 1.950ns 1.302ns } { 0.000ns 0.708ns 0.319ns 0.571ns 0.462ns 0.319ns 0.467ns 0.077ns 0.509ns 0.125ns 0.502ns } "" } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.472 ns" { MCLK F0_ClockEnable_BETA2:inst|clken_ReadCLK } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "2.472 ns" { MCLK {} MCLK~combout {} F0_ClockEnable_BETA2:inst|clken_ReadCLK {} } { 0.000ns 0.000ns 1.171ns } { 0.000ns 0.727ns 0.574ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "MCLK XclearAll F0_ClockEnable_BETA2:inst\|clearAll 10.309 ns register " "Info: tco from clock \"MCLK\" to destination pin \"XclearAll\" through register \"F0_ClockEnable_BETA2:inst\|clearAll\" is 10.309 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "MCLK source 6.686 ns + Longest register " "Info: + Longest clock path from clock \"MCLK\" to source register is 6.686 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.727 ns) 0.727 ns MCLK 1 CLK PIN_J6 90 " "Info: 1: + IC(0.000 ns) + CELL(0.727 ns) = 0.727 ns; Loc. = PIN_J6; Fanout = 90; CLK Node = 'MCLK'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { MCLK } "NODE_NAME" } } { "TEST_Clocks_Modules.bdf" "" { Schematic "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/TEST_Clocks_Modules.bdf" { { 216 280 448 232 "MCLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.171 ns) + CELL(0.809 ns) 2.707 ns F0_ClockEnable_BETA2:inst\|clockDIV\[3\] 2 REG LC_X10_Y10_N5 8 " "Info: 2: + IC(1.171 ns) + CELL(0.809 ns) = 2.707 ns; Loc. = LC_X10_Y10_N5; Fanout = 8; REG Node = 'F0_ClockEnable_BETA2:inst\|clockDIV\[3\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.980 ns" { MCLK F0_ClockEnable_BETA2:inst|clockDIV[3] } "NODE_NAME" } } { "F0_ClockEnable_BETA2.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F0_ClockEnable_BETA2.vhd" 98 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.405 ns) + CELL(0.574 ns) 6.686 ns F0_ClockEnable_BETA2:inst\|clearAll 3 REG LC_X13_Y11_N0 20 " "Info: 3: + IC(3.405 ns) + CELL(0.574 ns) = 6.686 ns; Loc. = LC_X13_Y11_N0; Fanout = 20; REG Node = 'F0_ClockEnable_BETA2:inst\|clearAll'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "3.979 ns" { F0_ClockEnable_BETA2:inst|clockDIV[3] F0_ClockEnable_BETA2:inst|clearAll } "NODE_NAME" } } { "F0_ClockEnable_BETA2.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F0_ClockEnable_BETA2.vhd" 102 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.110 ns ( 31.56 % ) " "Info: Total cell delay = 2.110 ns ( 31.56 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.576 ns ( 68.44 % ) " "Info: Total interconnect delay = 4.576 ns ( 68.44 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "6.686 ns" { MCLK F0_ClockEnable_BETA2:inst|clockDIV[3] F0_ClockEnable_BETA2:inst|clearAll } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "6.686 ns" { MCLK {} MCLK~combout {} F0_ClockEnable_BETA2:inst|clockDIV[3] {} F0_ClockEnable_BETA2:inst|clearAll {} } { 0.000ns 0.000ns 1.171ns 3.405ns } { 0.000ns 0.727ns 0.809ns 0.574ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.235 ns + " "Info: + Micro clock to output delay of source is 0.235 ns" {  } { { "F0_ClockEnable_BETA2.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F0_ClockEnable_BETA2.vhd" 102 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.388 ns + Longest register pin " "Info: + Longest register to pin delay is 3.388 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns F0_ClockEnable_BETA2:inst\|clearAll 1 REG LC_X13_Y11_N0 20 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X13_Y11_N0; Fanout = 20; REG Node = 'F0_ClockEnable_BETA2:inst\|clearAll'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { F0_ClockEnable_BETA2:inst|clearAll } "NODE_NAME" } } { "F0_ClockEnable_BETA2.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F0_ClockEnable_BETA2.vhd" 102 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.934 ns) + CELL(1.454 ns) 3.388 ns XclearAll 2 PIN PIN_R10 0 " "Info: 2: + IC(1.934 ns) + CELL(1.454 ns) = 3.388 ns; Loc. = PIN_R10; Fanout = 0; PIN Node = 'XclearAll'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "3.388 ns" { F0_ClockEnable_BETA2:inst|clearAll XclearAll } "NODE_NAME" } } { "TEST_Clocks_Modules.bdf" "" { Schematic "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/TEST_Clocks_Modules.bdf" { { 296 752 928 312 "XclearAll" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.454 ns ( 42.92 % ) " "Info: Total cell delay = 1.454 ns ( 42.92 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.934 ns ( 57.08 % ) " "Info: Total interconnect delay = 1.934 ns ( 57.08 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "3.388 ns" { F0_ClockEnable_BETA2:inst|clearAll XclearAll } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "3.388 ns" { F0_ClockEnable_BETA2:inst|clearAll {} XclearAll {} } { 0.000ns 1.934ns } { 0.000ns 1.454ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "6.686 ns" { MCLK F0_ClockEnable_BETA2:inst|clockDIV[3] F0_ClockEnable_BETA2:inst|clearAll } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "6.686 ns" { MCLK {} MCLK~combout {} F0_ClockEnable_BETA2:inst|clockDIV[3] {} F0_ClockEnable_BETA2:inst|clearAll {} } { 0.000ns 0.000ns 1.171ns 3.405ns } { 0.000ns 0.727ns 0.809ns 0.574ns } "" } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "3.388 ns" { F0_ClockEnable_BETA2:inst|clearAll XclearAll } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "3.388 ns" { F0_ClockEnable_BETA2:inst|clearAll {} XclearAll {} } { 0.000ns 1.934ns } { 0.000ns 1.454ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "SR\[0\] OutOfRange 6.594 ns Longest " "Info: Longest tpd from source pin \"SR\[0\]\" to destination pin \"OutOfRange\" is 6.594 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.708 ns) 0.708 ns SR\[0\] 1 PIN PIN_F11 23 " "Info: 1: + IC(0.000 ns) + CELL(0.708 ns) = 0.708 ns; Loc. = PIN_F11; Fanout = 23; PIN Node = 'SR\[0\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { SR[0] } "NODE_NAME" } } { "TEST_Clocks_Modules.bdf" "" { Schematic "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/TEST_Clocks_Modules.bdf" { { 232 280 448 248 "SR\[2..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.814 ns) + CELL(0.319 ns) 2.841 ns F0_ClockEnable_BETA2:inst\|Add1~0 2 COMB LC_X14_Y11_N4 2 " "Info: 2: + IC(1.814 ns) + CELL(0.319 ns) = 2.841 ns; Loc. = LC_X14_Y11_N4; Fanout = 2; COMB Node = 'F0_ClockEnable_BETA2:inst\|Add1~0'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.133 ns" { SR[0] F0_ClockEnable_BETA2:inst|Add1~0 } "NODE_NAME" } } { "F0_ClockEnable_BETA2.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F0_ClockEnable_BETA2.vhd" 154 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.451 ns) + CELL(0.571 ns) 3.863 ns F0_ClockEnable_BETA2:inst\|Add1~1 3 COMB LC_X14_Y11_N7 10 " "Info: 3: + IC(0.451 ns) + CELL(0.571 ns) = 3.863 ns; Loc. = LC_X14_Y11_N7; Fanout = 10; COMB Node = 'F0_ClockEnable_BETA2:inst\|Add1~1'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.022 ns" { F0_ClockEnable_BETA2:inst|Add1~0 F0_ClockEnable_BETA2:inst|Add1~1 } "NODE_NAME" } } { "F0_ClockEnable_BETA2.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F0_ClockEnable_BETA2.vhd" 154 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.277 ns) + CELL(1.454 ns) 6.594 ns OutOfRange 4 PIN PIN_B12 0 " "Info: 4: + IC(1.277 ns) + CELL(1.454 ns) = 6.594 ns; Loc. = PIN_B12; Fanout = 0; PIN Node = 'OutOfRange'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.731 ns" { F0_ClockEnable_BETA2:inst|Add1~1 OutOfRange } "NODE_NAME" } } { "TEST_Clocks_Modules.bdf" "" { Schematic "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/TEST_Clocks_Modules.bdf" { { 280 752 928 296 "OutOfRange" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.052 ns ( 46.28 % ) " "Info: Total cell delay = 3.052 ns ( 46.28 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.542 ns ( 53.72 % ) " "Info: Total interconnect delay = 3.542 ns ( 53.72 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "6.594 ns" { SR[0] F0_ClockEnable_BETA2:inst|Add1~0 F0_ClockEnable_BETA2:inst|Add1~1 OutOfRange } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "6.594 ns" { SR[0] {} SR[0]~combout {} F0_ClockEnable_BETA2:inst|Add1~0 {} F0_ClockEnable_BETA2:inst|Add1~1 {} OutOfRange {} } { 0.000ns 0.000ns 1.814ns 0.451ns 1.277ns } { 0.000ns 0.708ns 0.319ns 0.571ns 1.454ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "F0_ClockEnable_BETA2:inst\|AVGlatch\[1\] AVG\[1\] MCLK 4.328 ns register " "Info: th for register \"F0_ClockEnable_BETA2:inst\|AVGlatch\[1\]\" (data pin = \"AVG\[1\]\", clock pin = \"MCLK\") is 4.328 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "MCLK destination 6.686 ns + Longest register " "Info: + Longest clock path from clock \"MCLK\" to destination register is 6.686 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.727 ns) 0.727 ns MCLK 1 CLK PIN_J6 90 " "Info: 1: + IC(0.000 ns) + CELL(0.727 ns) = 0.727 ns; Loc. = PIN_J6; Fanout = 90; CLK Node = 'MCLK'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { MCLK } "NODE_NAME" } } { "TEST_Clocks_Modules.bdf" "" { Schematic "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/TEST_Clocks_Modules.bdf" { { 216 280 448 232 "MCLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.171 ns) + CELL(0.809 ns) 2.707 ns F0_ClockEnable_BETA2:inst\|clockDIV\[3\] 2 REG LC_X10_Y10_N5 8 " "Info: 2: + IC(1.171 ns) + CELL(0.809 ns) = 2.707 ns; Loc. = LC_X10_Y10_N5; Fanout = 8; REG Node = 'F0_ClockEnable_BETA2:inst\|clockDIV\[3\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.980 ns" { MCLK F0_ClockEnable_BETA2:inst|clockDIV[3] } "NODE_NAME" } } { "F0_ClockEnable_BETA2.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F0_ClockEnable_BETA2.vhd" 98 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.405 ns) + CELL(0.574 ns) 6.686 ns F0_ClockEnable_BETA2:inst\|AVGlatch\[1\] 3 REG LC_X13_Y11_N4 1 " "Info: 3: + IC(3.405 ns) + CELL(0.574 ns) = 6.686 ns; Loc. = LC_X13_Y11_N4; Fanout = 1; REG Node = 'F0_ClockEnable_BETA2:inst\|AVGlatch\[1\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "3.979 ns" { F0_ClockEnable_BETA2:inst|clockDIV[3] F0_ClockEnable_BETA2:inst|AVGlatch[1] } "NODE_NAME" } } { "F0_ClockEnable_BETA2.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F0_ClockEnable_BETA2.vhd" 102 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.110 ns ( 31.56 % ) " "Info: Total cell delay = 2.110 ns ( 31.56 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.576 ns ( 68.44 % ) " "Info: Total interconnect delay = 4.576 ns ( 68.44 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "6.686 ns" { MCLK F0_ClockEnable_BETA2:inst|clockDIV[3] F0_ClockEnable_BETA2:inst|AVGlatch[1] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "6.686 ns" { MCLK {} MCLK~combout {} F0_ClockEnable_BETA2:inst|clockDIV[3] {} F0_ClockEnable_BETA2:inst|AVGlatch[1] {} } { 0.000ns 0.000ns 1.171ns 3.405ns } { 0.000ns 0.727ns 0.809ns 0.574ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.138 ns + " "Info: + Micro hold delay of destination is 0.138 ns" {  } { { "F0_ClockEnable_BETA2.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F0_ClockEnable_BETA2.vhd" 102 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.496 ns - Shortest pin register " "Info: - Shortest pin to register delay is 2.496 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.708 ns) 0.708 ns AVG\[1\] 1 PIN PIN_C11 13 " "Info: 1: + IC(0.000 ns) + CELL(0.708 ns) = 0.708 ns; Loc. = PIN_C11; Fanout = 13; PIN Node = 'AVG\[1\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { AVG[1] } "NODE_NAME" } } { "TEST_Clocks_Modules.bdf" "" { Schematic "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/TEST_Clocks_Modules.bdf" { { 248 280 448 264 "AVG\[2..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.613 ns) + CELL(0.175 ns) 2.496 ns F0_ClockEnable_BETA2:inst\|AVGlatch\[1\] 2 REG LC_X13_Y11_N4 1 " "Info: 2: + IC(1.613 ns) + CELL(0.175 ns) = 2.496 ns; Loc. = LC_X13_Y11_N4; Fanout = 1; REG Node = 'F0_ClockEnable_BETA2:inst\|AVGlatch\[1\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.788 ns" { AVG[1] F0_ClockEnable_BETA2:inst|AVGlatch[1] } "NODE_NAME" } } { "F0_ClockEnable_BETA2.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F0_ClockEnable_BETA2.vhd" 102 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.883 ns ( 35.38 % ) " "Info: Total cell delay = 0.883 ns ( 35.38 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.613 ns ( 64.62 % ) " "Info: Total interconnect delay = 1.613 ns ( 64.62 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.496 ns" { AVG[1] F0_ClockEnable_BETA2:inst|AVGlatch[1] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "2.496 ns" { AVG[1] {} AVG[1]~combout {} F0_ClockEnable_BETA2:inst|AVGlatch[1] {} } { 0.000ns 0.000ns 1.613ns } { 0.000ns 0.708ns 0.175ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "6.686 ns" { MCLK F0_ClockEnable_BETA2:inst|clockDIV[3] F0_ClockEnable_BETA2:inst|AVGlatch[1] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "6.686 ns" { MCLK {} MCLK~combout {} F0_ClockEnable_BETA2:inst|clockDIV[3] {} F0_ClockEnable_BETA2:inst|AVGlatch[1] {} } { 0.000ns 0.000ns 1.171ns 3.405ns } { 0.000ns 0.727ns 0.809ns 0.574ns } "" } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.496 ns" { AVG[1] F0_ClockEnable_BETA2:inst|AVGlatch[1] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "2.496 ns" { AVG[1] {} AVG[1]~combout {} F0_ClockEnable_BETA2:inst|AVGlatch[1] {} } { 0.000ns 0.000ns 1.613ns } { 0.000ns 0.708ns 0.175ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "163 " "Info: Peak virtual memory: 163 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Mar 08 10:33:10 2024 " "Info: Processing ended: Fri Mar 08 10:33:10 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
