

================================================================
== Vivado HLS Report for 'DCT'
================================================================
* Date:           Thu Oct 22 14:03:38 2015

* Version:        2015.1 (Build 1215546 on Mon Apr 27 19:24:50 PM 2015)
* Project:        dct
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +---------+-------+----------+------------+
    |  Clock  | Target| Estimated| Uncertainty|
    +---------+-------+----------+------------+
    |default  |  10.00|      8.58|        1.25|
    +---------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+-------+------+-------+---------+
    |    Latency   |   Interval   | Pipeline|
    |  min |  max  |  min |  max  |   Type  |
    +------+-------+------+-------+---------+
    |  9509|  15653|  9510|  15654|   none  |
    +------+-------+------+-------+---------+

    + Detail: 
        * Instance: 
        +----------------------------+------------------+------+------+------+------+---------+
        |                            |                  |   Latency   |   Interval  | Pipeline|
        |          Instance          |      Module      |  min |  max |  min |  max |   Type  |
        +----------------------------+------------------+------+------+------+------+---------+
        |grp_DCT_MAT_Multiply_fu_35  |DCT_MAT_Multiply  |  4753|  7825|  4753|  7825|   none  |
        +----------------------------+------------------+------+------+------+------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|Expression       |        -|      -|       0|      3|
|FIFO             |        -|      -|       -|      -|
|Instance         |        1|      4|     663|   1586|
|Memory           |        3|      -|       0|      0|
|Multiplexer      |        -|      -|       -|     90|
|Register         |        -|      -|       8|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        4|      4|     671|   1679|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        1|      1|   ~0   |      3|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +----------------------------+------------------+---------+-------+-----+------+
    |          Instance          |      Module      | BRAM_18K| DSP48E|  FF |  LUT |
    +----------------------------+------------------+---------+-------+-----+------+
    |grp_DCT_MAT_Multiply_fu_35  |DCT_MAT_Multiply  |        1|      4|  663|  1586|
    +----------------------------+------------------+---------+-------+-----+------+
    |Total                       |                  |        1|      4|  663|  1586|
    +----------------------------+------------------+---------+-------+-----+------+

    * Memory: 
    +--------+---------------------------+---------+---+----+------+-----+------+-------------+
    | Memory |           Module          | BRAM_18K| FF| LUT| Words| Bits| Banks| W*Bits*Banks|
    +--------+---------------------------+---------+---+----+------+-----+------+-------------+
    |temp_U  |DCT_MAT_Multiply_B_cached  |        1|  0|   0|    64|   32|     1|         2048|
    |T_U     |DCT_T                      |        1|  0|   0|    64|   32|     1|         2048|
    |Tinv_U  |DCT_Tinv                   |        1|  0|   0|    64|   32|     1|         2048|
    +--------+---------------------------+---------+---+----+------+-----+------+-------------+
    |Total   |                           |        3|  0|   0|   192|   96|     3|         6144|
    +--------+---------------------------+---------+---+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------+----------+-------+---+----+------------+------------+
    | Variable Name | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------+----------+-------+---+----+------------+------------+
    |cond_fu_49_p2  |   icmp   |      0|  0|   3|           8|           1|
    +---------------+----------+-------+---+----+------------+------------+
    |Total          |          |      0|  0|   3|           8|           1|
    +---------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------+----+-----------+-----+-----------+
    |               Name              | LUT| Input Size| Bits| Total Bits|
    +---------------------------------+----+-----------+-----+-----------+
    |T_address0                       |   6|          3|    6|         18|
    |T_ce0                            |   1|          3|    1|          3|
    |Tinv_address0                    |   6|          3|    6|         18|
    |Tinv_ce0                         |   1|          3|    1|          3|
    |X_ce0                            |   1|          2|    1|          2|
    |Y_ce0                            |   1|          2|    1|          2|
    |Y_we0                            |   1|          2|    1|          2|
    |ap_NS_fsm                        |   1|          7|    1|          7|
    |grp_DCT_MAT_Multiply_fu_35_A_q0  |  32|          4|   32|        128|
    |grp_DCT_MAT_Multiply_fu_35_B_q0  |  32|          4|   32|        128|
    |temp_address0                    |   6|          3|    6|         18|
    |temp_ce0                         |   1|          3|    1|          3|
    |temp_we0                         |   1|          2|    1|          2|
    +---------------------------------+----+-----------+-----+-----------+
    |Total                            |  90|         41|   90|        334|
    +---------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------------------+---+----+-----+-----------+
    |                       Name                       | FF| LUT| Bits| Const Bits|
    +--------------------------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                                         |  6|   0|    6|          0|
    |cond_reg_55                                       |  1|   0|    1|          0|
    |grp_DCT_MAT_Multiply_fu_35_ap_start_ap_start_reg  |  1|   0|    1|          0|
    +--------------------------------------------------+---+----+-----+-----------+
    |Total                                             |  8|   0|    8|          0|
    +--------------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------+-----+-----+------------+--------------+--------------+
|  RTL Ports | Dir | Bits|  Protocol  | Source Object|    C Type    |
+------------+-----+-----+------------+--------------+--------------+
|ap_clk      |  in |    1| ap_ctrl_hs |      DCT     | return value |
|ap_rst      |  in |    1| ap_ctrl_hs |      DCT     | return value |
|ap_start    |  in |    1| ap_ctrl_hs |      DCT     | return value |
|ap_done     | out |    1| ap_ctrl_hs |      DCT     | return value |
|ap_idle     | out |    1| ap_ctrl_hs |      DCT     | return value |
|ap_ready    | out |    1| ap_ctrl_hs |      DCT     | return value |
|X_address0  | out |    6|  ap_memory |       X      |     array    |
|X_ce0       | out |    1|  ap_memory |       X      |     array    |
|X_q0        |  in |   32|  ap_memory |       X      |     array    |
|function_r  |  in |    8|   ap_none  |  function_r  |    scalar    |
|Y_address0  | out |    6|  ap_memory |       Y      |     array    |
|Y_ce0       | out |    1|  ap_memory |       Y      |     array    |
|Y_we0       | out |    1|  ap_memory |       Y      |     array    |
|Y_d0        | out |   32|  ap_memory |       Y      |     array    |
+------------+-----+-----+------------+--------------+--------------+

