

================================================================
== Vivado HLS Report for 'dut_mlp_xcel'
================================================================
* Date:           Fri Dec  9 19:43:16 2022

* Version:        2016.2 (Build 1577090 on Thu Jun 02 16:59:10 MDT 2016)
* Project:        mlp_base.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      9.79|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +---------+---------+---------+---------+---------+
    |      Latency      |      Interval     | Pipeline|
    |   min   |   max   |   min   |   max   |   Type  |
    +---------+---------+---------+---------+---------+
    |  7200348|  7264176|  7200348|  7264176|   none  |
    +---------+---------+---------+---------+---------+

    + Detail: 
        * Instance: 
        +-------------------------+--------------+---------+---------+---------+---------+---------+
        |                         |              |      Latency      |      Interval     | Pipeline|
        |         Instance        |    Module    |   min   |   max   |   min   |   max   |   Type  |
        +-------------------------+--------------+---------+---------+---------+---------+---------+
        |grp_dut_conv1_fu_404     |dut_conv1     |  2797153|  2797153|  2797153|  2797153|   none  |
        |grp_dut_conv1_1_fu_412   |dut_conv1_1   |  3763549|  3763549|  3763549|  3763549|   none  |
        |grp_dut_max_pool_fu_421  |dut_max_pool  |     7796|    39710|     7796|    39710|   none  |
        |grp_dut_reshape_fu_430   |dut_reshape   |    34801|    34801|    34801|    34801|   none  |
        +-------------------------+--------------+---------+---------+---------+---------+---------+

        * Loop: 
        +---------------------+--------+--------+----------+-----------+-----------+------+----------+
        |                     |     Latency     | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name      |   min  |   max  |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------+--------+--------+----------+-----------+-----------+------+----------+
        |- Loop 1             |    4704|    4704|         1|          -|          -|  4704|    no    |
        |- LOOP_DENSE_MLP_0   |  481200|  481200|      4010|          -|          -|   120|    no    |
        | + LOOP_DENSE_MLP_1  |    4000|    4000|        10|          -|          -|   400|    no    |
        |- LOOP_DENSE_MLP_0   |  101640|  101640|      1210|          -|          -|    84|    no    |
        | + LOOP_DENSE_MLP_1  |    1200|    1200|        10|          -|          -|   120|    no    |
        |- LOOP_DENSE_MLP_0   |    1694|    1694|       847|          -|          -|     2|    no    |
        | + LOOP_DENSE_MLP_1  |     840|     840|        10|          -|          -|    84|    no    |
        +---------------------+--------+--------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|    330|
|FIFO             |        -|      -|       -|      -|
|Instance         |        9|     21|    2093|   3668|
|Memory           |      195|      -|       0|      0|
|Multiplexer      |        -|      -|       -|    662|
|Register         |        -|      -|     588|      -|
+-----------------+---------+-------+--------+-------+
|Total            |      204|     21|    2681|   4660|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |       72|      9|       2|      8|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +--------------------------------------+----------------------------------+---------+-------+-----+------+
    |               Instance               |              Module              | BRAM_18K| DSP48E|  FF |  LUT |
    +--------------------------------------+----------------------------------+---------+-------+-----+------+
    |grp_dut_conv1_fu_404                  |dut_conv1                         |        8|      6|  648|  1063|
    |grp_dut_conv1_1_fu_412                |dut_conv1_1                       |        1|      6|  620|  1048|
    |dut_fadd_32ns_32ns_32_5_full_dsp_U17  |dut_fadd_32ns_32ns_32_5_full_dsp  |        0|      2|  205|   390|
    |dut_fcmp_32ns_32ns_1_1_U19            |dut_fcmp_32ns_32ns_1_1            |        0|      0|   66|   239|
    |dut_fmul_32ns_32ns_32_4_max_dsp_U18   |dut_fmul_32ns_32ns_32_4_max_dsp   |        0|      3|  143|   321|
    |grp_dut_max_pool_fu_421               |dut_max_pool                      |        0|      3|  322|   532|
    |grp_dut_reshape_fu_430                |dut_reshape                       |        0|      1|   89|    75|
    +--------------------------------------+----------------------------------+---------+-------+-----+------+
    |Total                                 |                                  |        9|     21| 2093|  3668|
    +--------------------------------------+----------------------------------+---------+-------+-----+------+

    * DSP48: 
    N/A

    * Memory: 
    +--------------+-------------------------+---------+---+----+-------+-----+------+-------------+
    |    Memory    |          Module         | BRAM_18K| FF| LUT| Words | Bits| Banks| W*Bits*Banks|
    +--------------+-------------------------+---------+---+----+-------+-----+------+-------------+
    |fc1_bias_U    |dut_mlp_xcel_fc1_bias    |        1|  0|   0|    120|   32|     1|         3840|
    |fc1_weight_U  |dut_mlp_xcel_fc1_weight  |      128|  0|   0|  48000|   32|     1|      1536000|
    |fc2_bias_U    |dut_mlp_xcel_fc2_bias    |        1|  0|   0|     84|   32|     1|         2688|
    |fc2_weight_U  |dut_mlp_xcel_fc2_weight  |       32|  0|   0|  10080|   32|     1|       322560|
    |fc3_weight_U  |dut_mlp_xcel_fc3_weight  |        1|  0|   0|    168|   32|     1|         5376|
    |mem_conv1_U   |dut_mlp_xcel_mem_conv1   |       16|  0|   0|   4704|   32|     1|       150528|
    |mem_conv2_U   |dut_mlp_xcel_mem_conv2   |       16|  0|   0|   4704|   32|     1|       150528|
    +--------------+-------------------------+---------+---+----+-------+-----+------+-------------+
    |Total         |                         |      195|  0|   0|  67860|  224|     7|      2171520|
    +--------------+-------------------------+---------+---+----+-------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+-------+---+----+------------+------------+
    |       Variable Name       | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+-------+---+----+------------+------------+
    |i_1_fu_493_p2              |     +    |      0|  0|  13|          13|           1|
    |m_1_fu_662_p2              |     +    |      0|  0|   7|           7|           1|
    |m_2_fu_770_p2              |     +    |      0|  0|   7|           7|           1|
    |m_fu_533_p2                |     +    |      0|  0|   9|           9|           1|
    |n_1_fu_616_p2              |     +    |      0|  0|   7|           7|           1|
    |n_2_fu_754_p2              |     +    |      0|  0|   2|           2|           1|
    |n_fu_517_p2                |     +    |      0|  0|   7|           7|           1|
    |next_mul2_fu_742_p2        |     +    |      0|  0|   8|           8|           7|
    |next_mul_fu_505_p2         |     +    |      0|  0|  16|          16|           9|
    |w_index_1_fu_668_p2        |     +    |      0|  0|  15|          15|          15|
    |w_index_2_fu_776_p2        |     +    |      0|  0|   8|           8|           8|
    |w_index_fu_539_p2          |     +    |      0|  0|  16|          16|          16|
    |tmp_i3_fu_646_p2           |     -    |      0|  0|  15|          15|          15|
    |tmp_10_fu_881_p2           |    and   |      0|  0|   1|           1|           1|
    |tmp_12_fu_887_p2           |    and   |      0|  0|   1|           1|           1|
    |tmp_18_fu_728_p2           |    and   |      0|  0|   1|           1|           1|
    |tmp_4_fu_596_p2            |    and   |      0|  0|   1|           1|           1|
    |exitcond1_fu_511_p2        |   icmp   |      0|  0|   3|           7|           5|
    |exitcond2_fu_610_p2        |   icmp   |      0|  0|   3|           7|           7|
    |exitcond3_fu_527_p2        |   icmp   |      0|  0|   3|           9|           8|
    |exitcond4_fu_748_p2        |   icmp   |      0|  0|   2|           2|           3|
    |exitcond5_fu_656_p2        |   icmp   |      0|  0|   3|           7|           5|
    |exitcond6_fu_764_p2        |   icmp   |      0|  0|   3|           7|           7|
    |exitcond_fu_487_p2         |   icmp   |      0|  0|   5|          13|          13|
    |notlhs1_fu_845_p2          |   icmp   |      0|  0|   3|           8|           2|
    |notlhs2_fu_863_p2          |   icmp   |      0|  0|   3|           8|           2|
    |notlhs3_fu_710_p2          |   icmp   |      0|  0|   3|           8|           2|
    |notlhs_fu_578_p2           |   icmp   |      0|  0|   3|           8|           2|
    |notrhs1_fu_851_p2          |   icmp   |      0|  0|   8|          23|           1|
    |notrhs2_fu_869_p2          |   icmp   |      0|  0|   8|          23|           1|
    |notrhs3_fu_716_p2          |   icmp   |      0|  0|   8|          23|           1|
    |notrhs_fu_584_p2           |   icmp   |      0|  0|   8|          23|           1|
    |tmp_16_fu_722_p2           |    or    |      0|  0|   1|           1|           1|
    |tmp_2_fu_590_p2            |    or    |      0|  0|   1|           1|           1|
    |tmp_8_fu_875_p2            |    or    |      0|  0|   1|           1|           1|
    |tmp_9_fu_857_p2            |    or    |      0|  0|   1|           1|           1|
    |ap_return                  |  select  |      0|  0|  30|           1|          30|
    |bias_load_phi_i_fu_796_p3  |  select  |      0|  0|  32|           1|          30|
    |biased_1_fu_602_p3         |  select  |      0|  0|  32|           1|          32|
    |biased_3_fu_734_p3         |  select  |      0|  0|  32|           1|          32|
    +---------------------------+----------+-------+---+----+------------+------------+
    |Total                      |          |      0|  0| 330|         318|         269|
    +---------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------+-----+-----------+-----+-----------+
    |            Name           | LUT | Input Size| Bits| Total Bits|
    +---------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                  |  154|         68|    1|         68|
    |grp_dut_max_pool_fu_421_I  |    6|          3|    6|         18|
    |grp_fu_436_p0              |   32|          5|   32|        160|
    |grp_fu_436_p1              |   32|          5|   32|        160|
    |grp_fu_444_p0              |   32|          3|   32|         96|
    |grp_fu_444_p1              |   32|          4|   32|        128|
    |grp_fu_453_opcode          |    5|          3|    5|         15|
    |grp_fu_453_p0              |   32|          3|   32|         96|
    |grp_fu_453_p1              |   32|          3|   32|         96|
    |i_reg_264                  |   13|          2|   13|         26|
    |m_i1_reg_393               |    7|          2|    7|         14|
    |m_i5_reg_346               |    7|          2|    7|         14|
    |m_i_reg_311                |    9|          2|    9|         18|
    |mem_conv1_address0         |   26|          9|   13|        117|
    |mem_conv1_ce0              |    1|          6|    1|          6|
    |mem_conv1_d0               |   32|          6|   32|        192|
    |mem_conv1_we0              |    1|          5|    1|          5|
    |mem_conv2_address0         |   26|          8|   13|        104|
    |mem_conv2_address1         |   13|          3|   13|         39|
    |mem_conv2_ce0              |    1|          5|    1|          5|
    |mem_conv2_d0               |   32|          4|   32|        128|
    |mem_conv2_we0              |    1|          3|    1|          3|
    |n_i1_reg_322               |    7|          2|    7|         14|
    |n_i2_reg_357               |    2|          2|    2|          4|
    |n_i_reg_275                |    7|          2|    7|         14|
    |phi_mul1_reg_369           |    8|          2|    8|         16|
    |phi_mul_reg_287            |   16|          2|   16|         32|
    |sum_i1_reg_381             |   32|          2|   32|         64|
    |sum_i4_reg_334             |   32|          2|   32|         64|
    |sum_i_reg_299              |   32|          2|   32|         64|
    +---------------------------+-----+-----------+-----+-----------+
    |Total                      |  662|        170|  483|       1780|
    +---------------------------+-----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------+----+----+-----+-----------+
    |                   Name                  | FF | LUT| Bits| Const Bits|
    +-----------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                |  67|   0|   67|          0|
    |ap_reg_grp_dut_conv1_1_fu_412_ap_start   |   1|   0|    1|          0|
    |ap_reg_grp_dut_conv1_fu_404_ap_start     |   1|   0|    1|          0|
    |ap_reg_grp_dut_max_pool_fu_421_ap_start  |   1|   0|    1|          0|
    |ap_reg_grp_dut_reshape_fu_430_ap_start   |   1|   0|    1|          0|
    |biased_1_reg_965                         |  32|   0|   32|          0|
    |biased_3_reg_1021                        |  32|   0|   32|          0|
    |fc1_bias_load_reg_960                    |  32|   0|   32|          0|
    |fc2_bias_load_reg_1016                   |  32|   0|   32|          0|
    |i_reg_264                                |  13|   0|   13|          0|
    |m_1_reg_986                              |   7|   0|    7|          0|
    |m_2_reg_1047                             |   7|   0|    7|          0|
    |m_i1_reg_393                             |   7|   0|    7|          0|
    |m_i5_reg_346                             |   7|   0|    7|          0|
    |m_i_reg_311                              |   9|   0|    9|          0|
    |m_reg_930                                |   9|   0|    9|          0|
    |mem_conv2_load_1_reg_1072                |  32|   0|   32|          0|
    |n_1_reg_973                              |   7|   0|    7|          0|
    |n_2_reg_1034                             |   2|   0|    2|          0|
    |n_i1_reg_322                             |   7|   0|    7|          0|
    |n_i2_reg_357                             |   2|   0|    2|          0|
    |n_i_reg_275                              |   7|   0|    7|          0|
    |n_reg_922                                |   7|   0|    7|          0|
    |next_mul2_reg_1026                       |   8|   0|    8|          0|
    |next_mul_reg_914                         |  16|   0|   16|          0|
    |phi_mul1_reg_369                         |   8|   0|    8|          0|
    |phi_mul_reg_287                          |  16|   0|   16|          0|
    |reg_463                                  |  32|   0|   32|          0|
    |reg_475                                  |  32|   0|   32|          0|
    |reg_481                                  |  32|   0|   32|          0|
    |sum_i1_reg_381                           |  32|   0|   32|          0|
    |sum_i4_reg_334                           |  32|   0|   32|          0|
    |sum_i_reg_299                            |  32|   0|   32|          0|
    |tmp_15_i_reg_945                         |   7|   0|   64|         57|
    |tmp_16_i1_reg_1001                       |   7|   0|   64|         57|
    |tmp_i3_reg_978                           |  12|   0|   15|          3|
    +-----------------------------------------+----+----+-----+-----------+
    |Total                                    | 588|   0|  705|        117|
    +-----------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------+-----+-----+------------+--------------+--------------+
|     RTL Ports    | Dir | Bits|  Protocol  | Source Object|    C Type    |
+------------------+-----+-----+------------+--------------+--------------+
|ap_clk            |  in |    1| ap_ctrl_hs | dut_mlp_xcel | return value |
|ap_rst            |  in |    1| ap_ctrl_hs | dut_mlp_xcel | return value |
|ap_start          |  in |    1| ap_ctrl_hs | dut_mlp_xcel | return value |
|ap_done           | out |    1| ap_ctrl_hs | dut_mlp_xcel | return value |
|ap_idle           | out |    1| ap_ctrl_hs | dut_mlp_xcel | return value |
|ap_ready          | out |    1| ap_ctrl_hs | dut_mlp_xcel | return value |
|ap_return         | out |   32| ap_ctrl_hs | dut_mlp_xcel | return value |
|input_r_address0  | out |   12|  ap_memory |    input_r   |     array    |
|input_r_ce0       | out |    1|  ap_memory |    input_r   |     array    |
|input_r_q0        |  in |   32|  ap_memory |    input_r   |     array    |
+------------------+-----+-----+------------+--------------+--------------+

