

================================================================
== Vivado HLS Report for 'shifter'
================================================================
* Date:           Tue Apr 13 11:37:25 2021

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        lab-a
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 4.150 ns |   0.63 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        2|       10| 10.000 ns | 50.000 ns |    2|   10|   none  |
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- LOOP1   |        8|        8|         1|          1|          1|     8|    yes   |
        |- LOOP2   |        8|        8|         1|          1|          1|     8|    yes   |
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|    323|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        0|      -|      78|     88|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|    136|    -|
|Register         |        -|      -|      59|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      0|     137|    547|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      0|   ~0   |      1|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------------+------------------------+---------+-------+----+----+-----+
    |         Instance         |         Module         | BRAM_18K| DSP48E| FF | LUT| URAM|
    +--------------------------+------------------------+---------+-------+----+----+-----+
    |shifter_AXILiteS_s_axi_U  |shifter_AXILiteS_s_axi  |        0|      0|  78|  88|    0|
    +--------------------------+------------------------+---------+-------+----+----+-----+
    |Total                     |                        |        0|      0|  78|  88|    0|
    +--------------------------+------------------------+---------+-------+----+----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name     | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+-------+---+----+------------+------------+
    |acc_V_1_fu_196_p2       |     +    |      0|  0|  13|           4|           4|
    |acc_V_fu_255_p2         |     +    |      0|  0|  13|           4|           4|
    |i_1_fu_182_p2           |     +    |      0|  0|  13|           4|           1|
    |i_fu_232_p2             |     +    |      0|  0|  13|           4|           1|
    |sh_V_fu_170_p2          |     -    |      0|  0|  13|           1|           4|
    |sub_ln556_fu_164_p2     |     -    |      0|  0|  15|           5|           4|
    |r_V_2_fu_357_p2         |   ashr   |      0|  0|  19|           8|           8|
    |icmp_ln72_fu_226_p2     |   icmp   |      0|  0|  11|           4|           5|
    |icmp_ln81_fu_176_p2     |   icmp   |      0|  0|  11|           4|           5|
    |icmp_ln879_1_fu_279_p2  |   icmp   |      0|  0|   9|           4|           3|
    |icmp_ln879_fu_261_p2    |   icmp   |      0|  0|   9|           4|           1|
    |lshr_ln1503_fu_242_p2   |   lshr   |      0|  0|  19|           8|           8|
    |lshr_ln808_fu_390_p2    |   lshr   |      0|  0|  19|           8|           8|
    |r_V_6_fu_316_p2         |   lshr   |      0|  0|  19|           8|           8|
    |r_V_7_fu_334_p2         |   lshr   |      0|  0|  19|           8|           8|
    |ret_V_fu_347_p2         |    or    |      0|  0|   8|           8|           8|
    |r_V_fu_395_p3           |  select  |      0|  0|   8|           1|           8|
    |select_ln64_fu_297_p3   |  select  |      0|  0|   8|           1|           8|
    |select_ln879_fu_304_p3  |  select  |      0|  0|   8|           1|           8|
    |r_V_1_fu_366_p2         |    shl   |      0|  0|  19|           8|           8|
    |r_V_5_fu_325_p2         |    shl   |      0|  0|  19|           8|           8|
    |r_V_8_fu_342_p2         |    shl   |      0|  0|  19|           8|           8|
    |shl_ln790_fu_382_p2     |    shl   |      0|  0|  19|           8|           8|
    +------------------------+----------+-------+---+----+------------+------------+
    |Total                   |          |      0|  0| 323|         121|         136|
    +------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------+----+-----------+-----+-----------+
    |            Name            | LUT| Input Size| Bits| Total Bits|
    +----------------------------+----+-----------+-----+-----------+
    |agg_result_V_0_i16_reg_101  |   9|          2|    4|          8|
    |agg_result_V_0_i_reg_133    |   9|          2|    4|          8|
    |ap_NS_fsm                   |  44|          9|    1|          9|
    |dout_V                      |  47|         10|    8|         80|
    |i_0_i_reg_122               |   9|          2|    4|          8|
    |op2_assign_reg_145          |   9|          2|    4|          8|
    |tmp_0_i_reg_113             |   9|          2|    8|         16|
    +----------------------------+----+-----------+-----+-----------+
    |Total                       | 136|         29|   33|        137|
    +----------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------+---+----+-----+-----------+
    |            Name            | FF| LUT| Bits| Const Bits|
    +----------------------------+---+----+-----+-----------+
    |agg_result_V_0_i16_reg_101  |  4|   0|    4|          0|
    |agg_result_V_0_i_reg_133    |  4|   0|    4|          0|
    |ap_CS_fsm                   |  8|   0|    8|          0|
    |din_V_read_reg_416          |  8|   0|    8|          0|
    |i_0_i_reg_122               |  4|   0|    4|          0|
    |mode_V_read_reg_433         |  4|   0|    4|          0|
    |op2_assign_reg_145          |  4|   0|    4|          0|
    |ret_V_2_reg_437             |  3|   0|    3|          0|
    |s_V_read_reg_404            |  4|   0|    4|          0|
    |sh_V_reg_447                |  4|   0|    4|          0|
    |sub_ln556_reg_442           |  4|   0|    4|          0|
    |tmp_0_i_reg_113             |  8|   0|    8|          0|
    +----------------------------+---+----+-----+-----------+
    |Total                       | 59|   0|   59|          0|
    +----------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+--------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  | Source Object|    C Type    |
+------------------------+-----+-----+------------+--------------+--------------+
|s_axi_AXILiteS_AWVALID  |  in |    1|    s_axi   |   AXILiteS   |    pointer   |
|s_axi_AXILiteS_AWREADY  | out |    1|    s_axi   |   AXILiteS   |    pointer   |
|s_axi_AXILiteS_AWADDR   |  in |    6|    s_axi   |   AXILiteS   |    pointer   |
|s_axi_AXILiteS_WVALID   |  in |    1|    s_axi   |   AXILiteS   |    pointer   |
|s_axi_AXILiteS_WREADY   | out |    1|    s_axi   |   AXILiteS   |    pointer   |
|s_axi_AXILiteS_WDATA    |  in |   32|    s_axi   |   AXILiteS   |    pointer   |
|s_axi_AXILiteS_WSTRB    |  in |    4|    s_axi   |   AXILiteS   |    pointer   |
|s_axi_AXILiteS_ARVALID  |  in |    1|    s_axi   |   AXILiteS   |    pointer   |
|s_axi_AXILiteS_ARREADY  | out |    1|    s_axi   |   AXILiteS   |    pointer   |
|s_axi_AXILiteS_ARADDR   |  in |    6|    s_axi   |   AXILiteS   |    pointer   |
|s_axi_AXILiteS_RVALID   | out |    1|    s_axi   |   AXILiteS   |    pointer   |
|s_axi_AXILiteS_RREADY   |  in |    1|    s_axi   |   AXILiteS   |    pointer   |
|s_axi_AXILiteS_RDATA    | out |   32|    s_axi   |   AXILiteS   |    pointer   |
|s_axi_AXILiteS_RRESP    | out |    2|    s_axi   |   AXILiteS   |    pointer   |
|s_axi_AXILiteS_BVALID   | out |    1|    s_axi   |   AXILiteS   |    pointer   |
|s_axi_AXILiteS_BREADY   |  in |    1|    s_axi   |   AXILiteS   |    pointer   |
|s_axi_AXILiteS_BRESP    | out |    2|    s_axi   |   AXILiteS   |    pointer   |
|ap_clk                  |  in |    1| ap_ctrl_hs |    shifter   | return value |
|ap_rst_n                |  in |    1| ap_ctrl_hs |    shifter   | return value |
|ap_start                |  in |    1| ap_ctrl_hs |    shifter   | return value |
|ap_done                 | out |    1| ap_ctrl_hs |    shifter   | return value |
|ap_idle                 | out |    1| ap_ctrl_hs |    shifter   | return value |
|ap_ready                | out |    1| ap_ctrl_hs |    shifter   | return value |
+------------------------+-----+-----+------------+--------------+--------------+

