{
	"finish__design_powergrid__voltage__worst__net:VDD__corner:default": 1.19934,
	"finish__design_powergrid__drop__average__net:VDD__corner:default": 1.19974,
	"finish__design_powergrid__drop__worst__net:VDD__corner:default": 0.000656881,
	"finish__design_powergrid__voltage__worst__net:VSS__corner:default": 0.000599293,
	"finish__design_powergrid__drop__average__net:VSS__corner:default": 0.000234479,
	"finish__design_powergrid__drop__worst__net:VSS__corner:default": 0.000599293,
	"finish__design__instance__count__class:macro": 6,
	"finish__design__instance__area__class:macro": 1.30215e+06,
	"finish__design__instance__count__class:fill_cell": 37215,
	"finish__design__instance__area__class:fill_cell": 98331.4,
	"finish__design__instance__count__class:antenna_cell": 1623,
	"finish__design__instance__area__class:antenna_cell": 8834.31,
	"finish__design__instance__count__class:other": 279037,
	"finish__design__instance__area__class:other": 3.49389e+06,
	"finish__design__instance__count__class:buffer": 4591,
	"finish__design__instance__area__class:buffer": 75119.8,
	"finish__design__instance__count__class:clock_buffer": 3159,
	"finish__design__instance__area__class:clock_buffer": 126908,
	"finish__design__instance__count__class:timing_repair_buffer": 3365,
	"finish__design__instance__area__class:timing_repair_buffer": 36262.6,
	"finish__design__instance__count__class:inverter": 829,
	"finish__design__instance__area__class:inverter": 4735.58,
	"finish__design__instance__count__class:clock_inverter": 726,
	"finish__design__instance__area__class:clock_inverter": 5408.73,
	"finish__design__instance__count__class:sequential_cell": 12218,
	"finish__design__instance__area__class:sequential_cell": 576377,
	"finish__design__instance__count__class:multi_input_combinational_cell": 52537,
	"finish__design__instance__area__class:multi_input_combinational_cell": 681804,
	"finish__design__instance__count": 395306,
	"finish__design__instance__area": 6.40982e+06,
	"finish__timing__setup__tns": 0,
	"finish__timing__hold__tns": 0,
	"finish__timing__setup__ws": 3.62062,
	"finish__timing__hold__ws": 0.275836,
	"finish__clock__skew__setup": 0.181179,
	"finish__clock__skew__hold": 0.181179,
	"finish__timing__drv__max_slew_limit": -1.88972,
	"finish__timing__drv__max_slew": 215,
	"finish__timing__drv__max_cap_limit": -5.79521e+12,
	"finish__timing__drv__max_cap": 257,
	"finish__timing__drv__max_fanout_limit": 8,
	"finish__timing__drv__max_fanout": 42,
	"finish__timing__drv__setup_violation_count": 0,
	"finish__timing__drv__hold_violation_count": 0,
	"finish__power__internal__total": 0.119123,
	"finish__power__switching__total": 0.0177946,
	"finish__power__leakage__total": 0.000241063,
	"finish__power__total": 0.137159,
	"finish__design__io": 197,
	"finish__design__die__area": 6.61999e+06,
	"finish__design__core__area": 6.44038e+06,
	"finish__design__instance__count": 358091,
	"finish__design__instance__area": 6.31149e+06,
	"finish__design__instance__count__stdcell": 358085,
	"finish__design__instance__area__stdcell": 5.00934e+06,
	"finish__design__instance__count__macros": 6,
	"finish__design__instance__area__macros": 1.30215e+06,
	"finish__design__instance__count__padcells": 0,
	"finish__design__instance__area__padcells": 0,
	"finish__design__instance__count__cover": 0,
	"finish__design__instance__area__cover": 0,
	"finish__design__instance__utilization": 0.979987,
	"finish__design__instance__utilization__stdcell": 0.974915,
	"finish__design__rows": 1215,
	"finish__design__rows:CoreSite": 1215,
	"finish__design__sites": 2815074,
	"finish__design__sites:CoreSite": 2815074,
	"finish__flow__warnings__count": 9,
	"finish__flow__errors__count": 0
}