#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Mon Mar 29 20:25:45 2021
# Process ID: 1056
# Current directory: C:/Users/Menino/Desktop/MEU/4ano/2semestre/CR/Aula2/part4
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent3988 C:\Users\Menino\Desktop\MEU\4ano\2semestre\CR\Aula2\part4\part4.xpr
# Log file: C:/Users/Menino/Desktop/MEU/4ano/2semestre/CR/Aula2/part4/vivado.log
# Journal file: C:/Users/Menino/Desktop/MEU/4ano/2semestre/CR/Aula2/part4\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/Menino/Desktop/MEU/4ano/2semestre/CR/Aula2/part4/part4.xpr
WARNING: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'C:/Users/Menino/Desktop/MEU/4ano/2semestre/CR/Aula2/part4/part4.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.2/data/ip'.
open_project: Time (s): cpu = 00:00:18 ; elapsed = 00:00:11 . Memory (MB): peak = 1000.371 ; gain = 0.000
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Mon Mar 29 20:32:25 2021] Launched synth_1...
Run output will be captured here: C:/Users/Menino/Desktop/MEU/4ano/2semestre/CR/Aula2/part4/part4.runs/synth_1/runme.log
[Mon Mar 29 20:32:25 2021] Launched impl_1...
Run output will be captured here: C:/Users/Menino/Desktop/MEU/4ano/2semestre/CR/Aula2/part4/part4.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Mon Mar 29 20:35:52 2021] Launched synth_1...
Run output will be captured here: C:/Users/Menino/Desktop/MEU/4ano/2semestre/CR/Aula2/part4/part4.runs/synth_1/runme.log
[Mon Mar 29 20:35:53 2021] Launched impl_1...
Run output will be captured here: C:/Users/Menino/Desktop/MEU/4ano/2semestre/CR/Aula2/part4/part4.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2020.2
  **** Build date : Nov 18 2020 at 10:01:48
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2020.2
  ****** Build date   : Nov 03 2020-21:02:56
    **** Build number : 2020.2.1604437376
      ** Copyright 2017-2020 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:02 ; elapsed = 00:00:25 . Memory (MB): peak = 1000.371 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210274505271A
open_hw_target: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2282.789 ; gain = 1282.418
set_property PROGRAM.FILE {C:/Users/Menino/Desktop/MEU/4ano/2semestre/CR/Aula2/part4/part4.runs/impl_1/testHex.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/Menino/Desktop/MEU/4ano/2semestre/CR/Aula2/part4/part4.runs/impl_1/testHex.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Mon Mar 29 20:45:00 2021] Launched impl_1...
Run output will be captured here: C:/Users/Menino/Desktop/MEU/4ano/2semestre/CR/Aula2/part4/part4.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/Menino/Desktop/MEU/4ano/2semestre/CR/Aula2/part4/part4.runs/impl_1/testHex.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210274505271A
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210274505271A
INFO: [Labtools 27-1435] Device xc7a100t (JTAG device index = 0) is not programmed (DONE status = 0).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/Menino/Desktop/MEU/4ano/2semestre/CR/Aula2/part4/part4.runs/impl_1/testHex.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw_manager
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Mon Mar 29 22:06:15 2021] Launched synth_1...
Run output will be captured here: C:/Users/Menino/Desktop/MEU/4ano/2semestre/CR/Aula2/part4/part4.runs/synth_1/runme.log
[Mon Mar 29 22:06:15 2021] Launched impl_1...
Run output will be captured here: C:/Users/Menino/Desktop/MEU/4ano/2semestre/CR/Aula2/part4/part4.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2020.2
  **** Build date : Nov 18 2020 at 10:01:48
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2020.2
  ****** Build date   : Nov 03 2020-21:02:56
    **** Build number : 2020.2.1604437376
      ** Copyright 2017-2020 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:02 ; elapsed = 00:00:25 . Memory (MB): peak = 2337.746 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210274505271A
set_property PROGRAM.FILE {C:/Users/Menino/Desktop/MEU/4ano/2semestre/CR/Aula2/part4/part4.runs/impl_1/testHex.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/Menino/Desktop/MEU/4ano/2semestre/CR/Aula2/part4/part4.runs/impl_1/testHex.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw_manager
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Mon Mar 29 22:22:09 2021] Launched synth_1...
Run output will be captured here: C:/Users/Menino/Desktop/MEU/4ano/2semestre/CR/Aula2/part4/part4.runs/synth_1/runme.log
[Mon Mar 29 22:22:10 2021] Launched impl_1...
Run output will be captured here: C:/Users/Menino/Desktop/MEU/4ano/2semestre/CR/Aula2/part4/part4.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Mon Mar 29 22:23:48 2021] Launched synth_1...
Run output will be captured here: C:/Users/Menino/Desktop/MEU/4ano/2semestre/CR/Aula2/part4/part4.runs/synth_1/runme.log
[Mon Mar 29 22:23:48 2021] Launched impl_1...
Run output will be captured here: C:/Users/Menino/Desktop/MEU/4ano/2semestre/CR/Aula2/part4/part4.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2020.2
  **** Build date : Nov 18 2020 at 10:01:48
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2020.2
  ****** Build date   : Nov 03 2020-21:02:56
    **** Build number : 2020.2.1604437376
      ** Copyright 2017-2020 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:01 ; elapsed = 00:00:24 . Memory (MB): peak = 2340.297 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210274505271A
set_property PROGRAM.FILE {C:/Users/Menino/Desktop/MEU/4ano/2semestre/CR/Aula2/part4/part4.runs/impl_1/testHex.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/Menino/Desktop/MEU/4ano/2semestre/CR/Aula2/part4/part4.runs/impl_1/testHex.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/Menino/Desktop/MEU/4ano/2semestre/CR/Aula2/part4/part4.runs/impl_1/testHex.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Mon Mar 29 22:42:30 2021] Launched synth_1...
Run output will be captured here: C:/Users/Menino/Desktop/MEU/4ano/2semestre/CR/Aula2/part4/part4.runs/synth_1/runme.log
[Mon Mar 29 22:42:30 2021] Launched impl_1...
Run output will be captured here: C:/Users/Menino/Desktop/MEU/4ano/2semestre/CR/Aula2/part4/part4.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Mon Mar 29 22:47:02 2021] Launched synth_1...
Run output will be captured here: C:/Users/Menino/Desktop/MEU/4ano/2semestre/CR/Aula2/part4/part4.runs/synth_1/runme.log
[Mon Mar 29 22:47:03 2021] Launched impl_1...
Run output will be captured here: C:/Users/Menino/Desktop/MEU/4ano/2semestre/CR/Aula2/part4/part4.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/Menino/Desktop/MEU/4ano/2semestre/CR/Aula2/part4/part4.runs/impl_1/testHex.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw_manager
close [ open C:/Users/Menino/Desktop/MEU/4ano/2semestre/CR/Aula2/part4/part4.srcs/sources_1/new/clockDivider.vhd w ]
add_files C:/Users/Menino/Desktop/MEU/4ano/2semestre/CR/Aula2/part4/part4.srcs/sources_1/new/clockDivider.vhd
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files C:/Users/Menino/Desktop/MEU/4ano/2semestre/CR/Aula2/part4/part4.srcs/sources_1/new/clockDivider.vhd] -no_script -reset -force -quiet
remove_files  C:/Users/Menino/Desktop/MEU/4ano/2semestre/CR/Aula2/part4/part4.srcs/sources_1/new/clockDivider.vhd
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Mon Mar 29 23:13:25 2021] Launched synth_1...
Run output will be captured here: C:/Users/Menino/Desktop/MEU/4ano/2semestre/CR/Aula2/part4/part4.runs/synth_1/runme.log
[Mon Mar 29 23:13:25 2021] Launched impl_1...
Run output will be captured here: C:/Users/Menino/Desktop/MEU/4ano/2semestre/CR/Aula2/part4/part4.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2020.2
  **** Build date : Nov 18 2020 at 10:01:48
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2020.2
  ****** Build date   : Nov 03 2020-21:02:56
    **** Build number : 2020.2.1604437376
      ** Copyright 2017-2020 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:02 ; elapsed = 00:00:26 . Memory (MB): peak = 2371.066 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210274505271A
set_property PROGRAM.FILE {C:/Users/Menino/Desktop/MEU/4ano/2semestre/CR/Aula2/part4/part4.runs/impl_1/testHex.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/Menino/Desktop/MEU/4ano/2semestre/CR/Aula2/part4/part4.runs/impl_1/testHex.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw_manager
close [ open C:/Users/Menino/Desktop/MEU/4ano/2semestre/CR/Aula2/part4/part4.srcs/sources_1/new/DebounceUnit.vhd w ]
add_files C:/Users/Menino/Desktop/MEU/4ano/2semestre/CR/Aula2/part4/part4.srcs/sources_1/new/DebounceUnit.vhd
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Mon Mar 29 23:43:48 2021] Launched synth_1...
Run output will be captured here: C:/Users/Menino/Desktop/MEU/4ano/2semestre/CR/Aula2/part4/part4.runs/synth_1/runme.log
[Mon Mar 29 23:43:48 2021] Launched impl_1...
Run output will be captured here: C:/Users/Menino/Desktop/MEU/4ano/2semestre/CR/Aula2/part4/part4.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2020.2
  **** Build date : Nov 18 2020 at 10:01:48
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2020.2
  ****** Build date   : Nov 03 2020-21:02:56
    **** Build number : 2020.2.1604437376
      ** Copyright 2017-2020 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:01 ; elapsed = 00:00:25 . Memory (MB): peak = 2377.473 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210274505271A
set_property PROGRAM.FILE {C:/Users/Menino/Desktop/MEU/4ano/2semestre/CR/Aula2/part4/part4.runs/impl_1/testHex.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/Menino/Desktop/MEU/4ano/2semestre/CR/Aula2/part4/part4.runs/impl_1/testHex.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Mon Mar 29 23:50:26 2021] Launched synth_1...
Run output will be captured here: C:/Users/Menino/Desktop/MEU/4ano/2semestre/CR/Aula2/part4/part4.runs/synth_1/runme.log
[Mon Mar 29 23:50:26 2021] Launched impl_1...
Run output will be captured here: C:/Users/Menino/Desktop/MEU/4ano/2semestre/CR/Aula2/part4/part4.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/Menino/Desktop/MEU/4ano/2semestre/CR/Aula2/part4/part4.runs/impl_1/testHex.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Mon Mar 29 23:54:40 2021] Launched synth_1...
Run output will be captured here: C:/Users/Menino/Desktop/MEU/4ano/2semestre/CR/Aula2/part4/part4.runs/synth_1/runme.log
[Mon Mar 29 23:54:40 2021] Launched impl_1...
Run output will be captured here: C:/Users/Menino/Desktop/MEU/4ano/2semestre/CR/Aula2/part4/part4.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/Menino/Desktop/MEU/4ano/2semestre/CR/Aula2/part4/part4.runs/impl_1/testHex.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Tue Mar 30 00:01:45 2021] Launched synth_1...
Run output will be captured here: C:/Users/Menino/Desktop/MEU/4ano/2semestre/CR/Aula2/part4/part4.runs/synth_1/runme.log
[Tue Mar 30 00:01:45 2021] Launched impl_1...
Run output will be captured here: C:/Users/Menino/Desktop/MEU/4ano/2semestre/CR/Aula2/part4/part4.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/Menino/Desktop/MEU/4ano/2semestre/CR/Aula2/part4/part4.runs/impl_1/testHex.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Tue Mar 30 00:22:15 2021] Launched synth_1...
Run output will be captured here: C:/Users/Menino/Desktop/MEU/4ano/2semestre/CR/Aula2/part4/part4.runs/synth_1/runme.log
[Tue Mar 30 00:22:15 2021] Launched impl_1...
Run output will be captured here: C:/Users/Menino/Desktop/MEU/4ano/2semestre/CR/Aula2/part4/part4.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Tue Mar 30 00:26:29 2021] Launched synth_1...
Run output will be captured here: C:/Users/Menino/Desktop/MEU/4ano/2semestre/CR/Aula2/part4/part4.runs/synth_1/runme.log
[Tue Mar 30 00:26:29 2021] Launched impl_1...
Run output will be captured here: C:/Users/Menino/Desktop/MEU/4ano/2semestre/CR/Aula2/part4/part4.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/Menino/Desktop/MEU/4ano/2semestre/CR/Aula2/part4/part4.runs/impl_1/testHex.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Tue Mar 30 00:36:37 2021] Launched synth_1...
Run output will be captured here: C:/Users/Menino/Desktop/MEU/4ano/2semestre/CR/Aula2/part4/part4.runs/synth_1/runme.log
[Tue Mar 30 00:36:37 2021] Launched impl_1...
Run output will be captured here: C:/Users/Menino/Desktop/MEU/4ano/2semestre/CR/Aula2/part4/part4.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/Menino/Desktop/MEU/4ano/2semestre/CR/Aula2/part4/part4.runs/impl_1/testHex.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Tue Mar 30 00:46:53 2021] Launched impl_1...
Run output will be captured here: C:/Users/Menino/Desktop/MEU/4ano/2semestre/CR/Aula2/part4/part4.runs/impl_1/runme.log
update_compile_order -fileset sources_1
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/Menino/Desktop/MEU/4ano/2semestre/CR/Aula2/part4/part4.runs/impl_1/testHex.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210274505271A
exit
INFO: [Common 17-206] Exiting Vivado at Tue Mar 30 00:52:47 2021...
