vendor_name = ModelSim
source_file = 1, Z:/Conestoga/Digital design/Labs/Lab 4/Verilog/nsubburaj_concurrentconstructs_verilog.v
source_file = 1, Z:/Conestoga/Digital design/Labs/Lab 4/Verilog/Waveform.vwf
source_file = 1, nsubburaj_octaldecoder_verilog.txt
source_file = 1, Z:/Conestoga/Digital design/Labs/Lab 4/Verilog/db/nsubburaj_concurrentconstructs_verilog.cbx.xml
design_name = nsubburaj_concurrentconstructs_verilog
instance = comp, \Y[0]~output , Y[0]~output, nsubburaj_concurrentconstructs_verilog, 1
instance = comp, \Y[1]~output , Y[1]~output, nsubburaj_concurrentconstructs_verilog, 1
instance = comp, \Y[2]~output , Y[2]~output, nsubburaj_concurrentconstructs_verilog, 1
instance = comp, \Y[3]~output , Y[3]~output, nsubburaj_concurrentconstructs_verilog, 1
instance = comp, \Y[4]~output , Y[4]~output, nsubburaj_concurrentconstructs_verilog, 1
instance = comp, \Y[5]~output , Y[5]~output, nsubburaj_concurrentconstructs_verilog, 1
instance = comp, \Y[6]~output , Y[6]~output, nsubburaj_concurrentconstructs_verilog, 1
instance = comp, \Y[7]~output , Y[7]~output, nsubburaj_concurrentconstructs_verilog, 1
instance = comp, \X[0]~input , X[0]~input, nsubburaj_concurrentconstructs_verilog, 1
instance = comp, \X[2]~input , X[2]~input, nsubburaj_concurrentconstructs_verilog, 1
instance = comp, \X[1]~input , X[1]~input, nsubburaj_concurrentconstructs_verilog, 1
instance = comp, \Equal0~0 , Equal0~0, nsubburaj_concurrentconstructs_verilog, 1
instance = comp, \Equal0~1 , Equal0~1, nsubburaj_concurrentconstructs_verilog, 1
instance = comp, \Equal0~2 , Equal0~2, nsubburaj_concurrentconstructs_verilog, 1
instance = comp, \Equal0~3 , Equal0~3, nsubburaj_concurrentconstructs_verilog, 1
instance = comp, \Equal0~4 , Equal0~4, nsubburaj_concurrentconstructs_verilog, 1
instance = comp, \Y~0 , Y~0, nsubburaj_concurrentconstructs_verilog, 1
instance = comp, \Y~1 , Y~1, nsubburaj_concurrentconstructs_verilog, 1
instance = comp, \Y~2 , Y~2, nsubburaj_concurrentconstructs_verilog, 1
instance = comp, \~QUARTUS_CREATED_GND~I , ~QUARTUS_CREATED_GND~I, nsubburaj_concurrentconstructs_verilog, 1
