Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Wed Feb 26 18:04:13 2020
| Host         : abdullah-ThinkPad-E570 running 64-bit Ubuntu 18.04.2 LTS
| Command      : report_control_sets -verbose -file TopLevel_comp_control_sets_placed.rpt
| Design       : TopLevel_comp
| Device       : xc7a35t
------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     3 |
| Unused register locations in slices containing registers |    11 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|    16+ |            3 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              18 |            6 |
| No           | No                    | Yes                    |              19 |            5 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------+------------------------------------+------------------+------------------+----------------+
|    Clock Signal   |            Enable Signal           | Set/Reset Signal | Slice Load Count | Bel Load Count |
+-------------------+------------------------------------+------------------+------------------+----------------+
|  clock_IBUF_BUFG  |                                    |                  |                6 |             18 |
|  clock1_IBUF_BUFG |                                    | reset_IBUF       |                5 |             19 |
|  clock_IBUF_BUFG  | datapth/control_unit_0/U0/RegWrite |                  |               12 |             96 |
+-------------------+------------------------------------+------------------+------------------+----------------+


