// Seed: 2015148064
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  input wire id_6;
  input wire id_5;
  inout wire id_4;
  assign module_1.id_8 = 0;
  input wire id_3;
  input wire id_2;
  inout wire id_1;
endmodule
module module_1 (
    input supply1 id_0,
    input wand id_1,
    input supply1 id_2,
    input supply0 id_3,
    input wor id_4,
    output wire id_5,
    input wand id_6,
    input tri id_7,
    output supply0 id_8
);
  logic [-1 : 1] id_10;
  ;
  module_0 modCall_1 (
      id_10,
      id_10,
      id_10,
      id_10,
      id_10,
      id_10
  );
  wire id_11;
  assign id_10 = id_3;
endmodule
