// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2019.1
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module SMM_1u_75u_32u_s (
        ap_clk,
        ap_rst,
        ap_start,
        start_full_n,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        start_out,
        start_write,
        in_stream_a_V_V_dout,
        in_stream_a_V_V_empty_n,
        in_stream_a_V_V_read,
        out_stream_V_V_din,
        out_stream_V_V_full_n,
        out_stream_V_V_write
);

parameter    ap_ST_fsm_state1 = 21'd1;
parameter    ap_ST_fsm_state2 = 21'd2;
parameter    ap_ST_fsm_state3 = 21'd4;
parameter    ap_ST_fsm_state4 = 21'd8;
parameter    ap_ST_fsm_state5 = 21'd16;
parameter    ap_ST_fsm_state6 = 21'd32;
parameter    ap_ST_fsm_state7 = 21'd64;
parameter    ap_ST_fsm_state8 = 21'd128;
parameter    ap_ST_fsm_state9 = 21'd256;
parameter    ap_ST_fsm_state10 = 21'd512;
parameter    ap_ST_fsm_pp0_stage0 = 21'd1024;
parameter    ap_ST_fsm_state13 = 21'd2048;
parameter    ap_ST_fsm_state14 = 21'd4096;
parameter    ap_ST_fsm_state15 = 21'd8192;
parameter    ap_ST_fsm_pp1_stage0 = 21'd16384;
parameter    ap_ST_fsm_state18 = 21'd32768;
parameter    ap_ST_fsm_pp2_stage0 = 21'd65536;
parameter    ap_ST_fsm_state27 = 21'd131072;
parameter    ap_ST_fsm_state28 = 21'd262144;
parameter    ap_ST_fsm_pp3_stage0 = 21'd524288;
parameter    ap_ST_fsm_state41 = 21'd1048576;

input   ap_clk;
input   ap_rst;
input   ap_start;
input   start_full_n;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
output   start_out;
output   start_write;
input  [31:0] in_stream_a_V_V_dout;
input   in_stream_a_V_V_empty_n;
output   in_stream_a_V_V_read;
output  [31:0] out_stream_V_V_din;
input   out_stream_V_V_full_n;
output   out_stream_V_V_write;

reg ap_done;
reg ap_idle;
reg start_write;
reg in_stream_a_V_V_read;
reg[31:0] out_stream_V_V_din;
reg out_stream_V_V_write;

reg    real_start;
reg    start_once_reg;
reg    ap_done_reg;
(* fsm_encoding = "none" *) reg   [20:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    internal_ap_ready;
reg   [31:0] B_COL_2;
reg   [31:0] B_ROW_2;
reg   [31:0] OFMDim_current_2;
reg   [31:0] A_ROW_2;
wire   [1:0] A_V_2_0_address0;
reg    A_V_2_0_ce0;
wire   [15:0] A_V_2_0_q0;
reg   [1:0] A_V_2_0_address1;
reg    A_V_2_0_ce1;
reg    A_V_2_0_we1;
reg   [15:0] A_V_2_0_d1;
wire   [6:0] B_V_2_0_address0;
reg    B_V_2_0_ce0;
wire   [15:0] B_V_2_0_q0;
reg   [6:0] B_V_2_0_address1;
reg    B_V_2_0_ce1;
reg    B_V_2_0_we1;
reg   [15:0] B_V_2_0_d1;
wire   [1:0] A_V_2_1_address0;
reg    A_V_2_1_ce0;
wire  signed [15:0] A_V_2_1_q0;
reg   [1:0] A_V_2_1_address1;
reg    A_V_2_1_ce1;
reg    A_V_2_1_we1;
reg   [15:0] A_V_2_1_d1;
wire   [6:0] B_V_2_1_address0;
reg    B_V_2_1_ce0;
wire   [15:0] B_V_2_1_q0;
reg   [6:0] B_V_2_1_address1;
reg    B_V_2_1_ce1;
reg    B_V_2_1_we1;
reg   [15:0] B_V_2_1_d1;
wire   [1:0] A_V_2_2_address0;
reg    A_V_2_2_ce0;
wire  signed [15:0] A_V_2_2_q0;
reg   [1:0] A_V_2_2_address1;
reg    A_V_2_2_ce1;
reg    A_V_2_2_we1;
reg   [15:0] A_V_2_2_d1;
wire   [6:0] B_V_2_2_address0;
reg    B_V_2_2_ce0;
wire   [15:0] B_V_2_2_q0;
reg   [6:0] B_V_2_2_address1;
reg    B_V_2_2_ce1;
reg    B_V_2_2_we1;
reg   [15:0] B_V_2_2_d1;
wire   [1:0] A_V_2_3_address0;
reg    A_V_2_3_ce0;
wire   [15:0] A_V_2_3_q0;
reg   [1:0] A_V_2_3_address1;
reg    A_V_2_3_ce1;
reg    A_V_2_3_we1;
reg   [15:0] A_V_2_3_d1;
wire   [6:0] B_V_2_3_address0;
reg    B_V_2_3_ce0;
wire   [15:0] B_V_2_3_q0;
reg   [6:0] B_V_2_3_address1;
reg    B_V_2_3_ce1;
reg    B_V_2_3_we1;
reg   [15:0] B_V_2_3_d1;
wire   [1:0] A_V_2_4_address0;
reg    A_V_2_4_ce0;
wire  signed [15:0] A_V_2_4_q0;
reg   [1:0] A_V_2_4_address1;
reg    A_V_2_4_ce1;
reg    A_V_2_4_we1;
reg   [15:0] A_V_2_4_d1;
wire   [6:0] B_V_2_4_address0;
reg    B_V_2_4_ce0;
wire   [15:0] B_V_2_4_q0;
reg   [6:0] B_V_2_4_address1;
reg    B_V_2_4_ce1;
reg    B_V_2_4_we1;
reg   [15:0] B_V_2_4_d1;
wire   [1:0] A_V_2_5_address0;
reg    A_V_2_5_ce0;
wire  signed [15:0] A_V_2_5_q0;
reg   [1:0] A_V_2_5_address1;
reg    A_V_2_5_ce1;
reg    A_V_2_5_we1;
reg   [15:0] A_V_2_5_d1;
wire   [6:0] B_V_2_5_address0;
reg    B_V_2_5_ce0;
wire   [15:0] B_V_2_5_q0;
reg   [6:0] B_V_2_5_address1;
reg    B_V_2_5_ce1;
reg    B_V_2_5_we1;
reg   [15:0] B_V_2_5_d1;
wire   [1:0] A_V_2_6_address0;
reg    A_V_2_6_ce0;
wire  signed [15:0] A_V_2_6_q0;
reg   [1:0] A_V_2_6_address1;
reg    A_V_2_6_ce1;
reg    A_V_2_6_we1;
reg   [15:0] A_V_2_6_d1;
wire   [6:0] B_V_2_6_address0;
reg    B_V_2_6_ce0;
wire   [15:0] B_V_2_6_q0;
reg   [6:0] B_V_2_6_address1;
reg    B_V_2_6_ce1;
reg    B_V_2_6_we1;
reg   [15:0] B_V_2_6_d1;
wire   [1:0] A_V_2_7_address0;
reg    A_V_2_7_ce0;
wire  signed [15:0] A_V_2_7_q0;
reg   [1:0] A_V_2_7_address1;
reg    A_V_2_7_ce1;
reg    A_V_2_7_we1;
reg   [15:0] A_V_2_7_d1;
wire   [6:0] B_V_2_7_address0;
reg    B_V_2_7_ce0;
wire   [15:0] B_V_2_7_q0;
reg   [6:0] B_V_2_7_address1;
reg    B_V_2_7_ce1;
reg    B_V_2_7_we1;
reg   [15:0] B_V_2_7_d1;
wire   [1:0] A_V_2_8_address0;
reg    A_V_2_8_ce0;
wire   [15:0] A_V_2_8_q0;
reg   [1:0] A_V_2_8_address1;
reg    A_V_2_8_ce1;
reg    A_V_2_8_we1;
reg   [15:0] A_V_2_8_d1;
wire   [6:0] B_V_2_8_address0;
reg    B_V_2_8_ce0;
wire   [15:0] B_V_2_8_q0;
reg   [6:0] B_V_2_8_address1;
reg    B_V_2_8_ce1;
reg    B_V_2_8_we1;
reg   [15:0] B_V_2_8_d1;
wire   [1:0] A_V_2_9_address0;
reg    A_V_2_9_ce0;
wire  signed [15:0] A_V_2_9_q0;
reg   [1:0] A_V_2_9_address1;
reg    A_V_2_9_ce1;
reg    A_V_2_9_we1;
reg   [15:0] A_V_2_9_d1;
wire   [6:0] B_V_2_9_address0;
reg    B_V_2_9_ce0;
wire   [15:0] B_V_2_9_q0;
reg   [6:0] B_V_2_9_address1;
reg    B_V_2_9_ce1;
reg    B_V_2_9_we1;
reg   [15:0] B_V_2_9_d1;
wire   [1:0] A_V_2_10_address0;
reg    A_V_2_10_ce0;
wire  signed [15:0] A_V_2_10_q0;
reg   [1:0] A_V_2_10_address1;
reg    A_V_2_10_ce1;
reg    A_V_2_10_we1;
reg   [15:0] A_V_2_10_d1;
wire   [6:0] B_V_2_10_address0;
reg    B_V_2_10_ce0;
wire   [15:0] B_V_2_10_q0;
reg   [6:0] B_V_2_10_address1;
reg    B_V_2_10_ce1;
reg    B_V_2_10_we1;
reg   [15:0] B_V_2_10_d1;
wire   [1:0] A_V_2_11_address0;
reg    A_V_2_11_ce0;
wire   [15:0] A_V_2_11_q0;
reg   [1:0] A_V_2_11_address1;
reg    A_V_2_11_ce1;
reg    A_V_2_11_we1;
reg   [15:0] A_V_2_11_d1;
wire   [6:0] B_V_2_11_address0;
reg    B_V_2_11_ce0;
wire   [15:0] B_V_2_11_q0;
reg   [6:0] B_V_2_11_address1;
reg    B_V_2_11_ce1;
reg    B_V_2_11_we1;
reg   [15:0] B_V_2_11_d1;
wire   [1:0] A_V_2_12_address0;
reg    A_V_2_12_ce0;
wire   [15:0] A_V_2_12_q0;
reg   [1:0] A_V_2_12_address1;
reg    A_V_2_12_ce1;
reg    A_V_2_12_we1;
reg   [15:0] A_V_2_12_d1;
wire   [6:0] B_V_2_12_address0;
reg    B_V_2_12_ce0;
wire   [15:0] B_V_2_12_q0;
reg   [6:0] B_V_2_12_address1;
reg    B_V_2_12_ce1;
reg    B_V_2_12_we1;
reg   [15:0] B_V_2_12_d1;
wire   [1:0] A_V_2_13_address0;
reg    A_V_2_13_ce0;
wire  signed [15:0] A_V_2_13_q0;
reg   [1:0] A_V_2_13_address1;
reg    A_V_2_13_ce1;
reg    A_V_2_13_we1;
reg   [15:0] A_V_2_13_d1;
wire   [6:0] B_V_2_13_address0;
reg    B_V_2_13_ce0;
wire   [15:0] B_V_2_13_q0;
reg   [6:0] B_V_2_13_address1;
reg    B_V_2_13_ce1;
reg    B_V_2_13_we1;
reg   [15:0] B_V_2_13_d1;
wire   [1:0] A_V_2_14_address0;
reg    A_V_2_14_ce0;
wire  signed [15:0] A_V_2_14_q0;
reg   [1:0] A_V_2_14_address1;
reg    A_V_2_14_ce1;
reg    A_V_2_14_we1;
reg   [15:0] A_V_2_14_d1;
wire   [6:0] B_V_2_14_address0;
reg    B_V_2_14_ce0;
wire   [15:0] B_V_2_14_q0;
reg   [6:0] B_V_2_14_address1;
reg    B_V_2_14_ce1;
reg    B_V_2_14_we1;
reg   [15:0] B_V_2_14_d1;
wire   [1:0] A_V_2_15_address0;
reg    A_V_2_15_ce0;
wire   [15:0] A_V_2_15_q0;
reg   [1:0] A_V_2_15_address1;
reg    A_V_2_15_ce1;
reg    A_V_2_15_we1;
reg   [15:0] A_V_2_15_d1;
wire   [6:0] B_V_2_15_address0;
reg    B_V_2_15_ce0;
wire   [15:0] B_V_2_15_q0;
reg   [6:0] B_V_2_15_address1;
reg    B_V_2_15_ce1;
reg    B_V_2_15_we1;
reg   [15:0] B_V_2_15_d1;
wire   [1:0] A_V_2_16_address0;
reg    A_V_2_16_ce0;
wire  signed [15:0] A_V_2_16_q0;
reg   [1:0] A_V_2_16_address1;
reg    A_V_2_16_ce1;
reg    A_V_2_16_we1;
reg   [15:0] A_V_2_16_d1;
wire   [6:0] B_V_2_16_address0;
reg    B_V_2_16_ce0;
wire   [15:0] B_V_2_16_q0;
reg   [6:0] B_V_2_16_address1;
reg    B_V_2_16_ce1;
reg    B_V_2_16_we1;
reg   [15:0] B_V_2_16_d1;
wire   [1:0] A_V_2_17_address0;
reg    A_V_2_17_ce0;
wire  signed [15:0] A_V_2_17_q0;
reg   [1:0] A_V_2_17_address1;
reg    A_V_2_17_ce1;
reg    A_V_2_17_we1;
reg   [15:0] A_V_2_17_d1;
wire   [6:0] B_V_2_17_address0;
reg    B_V_2_17_ce0;
wire   [15:0] B_V_2_17_q0;
reg   [6:0] B_V_2_17_address1;
reg    B_V_2_17_ce1;
reg    B_V_2_17_we1;
reg   [15:0] B_V_2_17_d1;
wire   [1:0] A_V_2_18_address0;
reg    A_V_2_18_ce0;
wire  signed [15:0] A_V_2_18_q0;
reg   [1:0] A_V_2_18_address1;
reg    A_V_2_18_ce1;
reg    A_V_2_18_we1;
reg   [15:0] A_V_2_18_d1;
wire   [6:0] B_V_2_18_address0;
reg    B_V_2_18_ce0;
wire   [15:0] B_V_2_18_q0;
reg   [6:0] B_V_2_18_address1;
reg    B_V_2_18_ce1;
reg    B_V_2_18_we1;
reg   [15:0] B_V_2_18_d1;
wire   [1:0] A_V_2_19_address0;
reg    A_V_2_19_ce0;
wire  signed [15:0] A_V_2_19_q0;
reg   [1:0] A_V_2_19_address1;
reg    A_V_2_19_ce1;
reg    A_V_2_19_we1;
reg   [15:0] A_V_2_19_d1;
wire   [6:0] B_V_2_19_address0;
reg    B_V_2_19_ce0;
wire   [15:0] B_V_2_19_q0;
reg   [6:0] B_V_2_19_address1;
reg    B_V_2_19_ce1;
reg    B_V_2_19_we1;
reg   [15:0] B_V_2_19_d1;
wire   [1:0] A_V_2_20_address0;
reg    A_V_2_20_ce0;
wire   [15:0] A_V_2_20_q0;
reg   [1:0] A_V_2_20_address1;
reg    A_V_2_20_ce1;
reg    A_V_2_20_we1;
reg   [15:0] A_V_2_20_d1;
wire   [6:0] B_V_2_20_address0;
reg    B_V_2_20_ce0;
wire   [15:0] B_V_2_20_q0;
reg   [6:0] B_V_2_20_address1;
reg    B_V_2_20_ce1;
reg    B_V_2_20_we1;
reg   [15:0] B_V_2_20_d1;
wire   [1:0] A_V_2_21_address0;
reg    A_V_2_21_ce0;
wire  signed [15:0] A_V_2_21_q0;
reg   [1:0] A_V_2_21_address1;
reg    A_V_2_21_ce1;
reg    A_V_2_21_we1;
reg   [15:0] A_V_2_21_d1;
wire   [6:0] B_V_2_21_address0;
reg    B_V_2_21_ce0;
wire   [15:0] B_V_2_21_q0;
reg   [6:0] B_V_2_21_address1;
reg    B_V_2_21_ce1;
reg    B_V_2_21_we1;
reg   [15:0] B_V_2_21_d1;
wire   [1:0] A_V_2_22_address0;
reg    A_V_2_22_ce0;
wire  signed [15:0] A_V_2_22_q0;
reg   [1:0] A_V_2_22_address1;
reg    A_V_2_22_ce1;
reg    A_V_2_22_we1;
reg   [15:0] A_V_2_22_d1;
wire   [6:0] B_V_2_22_address0;
reg    B_V_2_22_ce0;
wire   [15:0] B_V_2_22_q0;
reg   [6:0] B_V_2_22_address1;
reg    B_V_2_22_ce1;
reg    B_V_2_22_we1;
reg   [15:0] B_V_2_22_d1;
wire   [1:0] A_V_2_23_address0;
reg    A_V_2_23_ce0;
wire  signed [15:0] A_V_2_23_q0;
reg   [1:0] A_V_2_23_address1;
reg    A_V_2_23_ce1;
reg    A_V_2_23_we1;
reg   [15:0] A_V_2_23_d1;
wire   [6:0] B_V_2_23_address0;
reg    B_V_2_23_ce0;
wire   [15:0] B_V_2_23_q0;
reg   [6:0] B_V_2_23_address1;
reg    B_V_2_23_ce1;
reg    B_V_2_23_we1;
reg   [15:0] B_V_2_23_d1;
wire   [1:0] A_V_2_24_address0;
reg    A_V_2_24_ce0;
wire  signed [15:0] A_V_2_24_q0;
reg   [1:0] A_V_2_24_address1;
reg    A_V_2_24_ce1;
reg    A_V_2_24_we1;
reg   [15:0] A_V_2_24_d1;
wire   [6:0] B_V_2_24_address0;
reg    B_V_2_24_ce0;
wire   [15:0] B_V_2_24_q0;
reg   [6:0] B_V_2_24_address1;
reg    B_V_2_24_ce1;
reg    B_V_2_24_we1;
reg   [15:0] B_V_2_24_d1;
reg    in_stream_a_V_V_blk_n;
wire    ap_CS_fsm_state2;
wire    ap_CS_fsm_state3;
wire    ap_CS_fsm_state4;
wire    ap_CS_fsm_state5;
wire    ap_CS_fsm_state6;
wire    ap_CS_fsm_state7;
wire    ap_CS_fsm_state8;
reg    ap_enable_reg_pp3_iter11;
wire    ap_block_pp3_stage0;
reg   [0:0] and_ln82_reg_4123;
reg   [0:0] and_ln82_reg_4123_pp3_iter10_reg;
wire    ap_CS_fsm_pp1_stage0;
reg    ap_enable_reg_pp1_iter1;
wire    ap_block_pp1_stage0;
reg   [0:0] icmp_ln108_reg_3465;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter1;
wire    ap_block_pp0_stage0;
reg   [0:0] icmp_ln149_reg_3425;
reg    out_stream_V_V_blk_n;
reg    ap_enable_reg_pp2_iter7;
wire    ap_block_pp2_stage0;
reg   [0:0] icmp_ln124_3_reg_3597;
reg   [0:0] icmp_ln124_3_reg_3597_pp2_iter6_reg;
reg   [31:0] i3_0_reg_2062;
reg   [6:0] j2_0_reg_2095;
reg   [13:0] phi_mul_reg_2106;
reg   [13:0] phi_mul1812_reg_2117;
reg   [6:0] phi_urem_reg_2128;
reg   [6:0] phi_urem1814_reg_2140;
reg   [33:0] indvar_flatten6_reg_2152;
reg   [31:0] ib_0_reg_2163;
reg   [31:0] p_0300_0_reg_2174;
reg   [1:0] ic_0_reg_2186;
reg   [11:0] indvar_flatten_reg_2197;
reg   [5:0] i_0_reg_2208;
reg   [6:0] j_0_reg_2219;
reg   [31:0] tmp_V_reg_3349;
reg    ap_block_state1;
reg   [31:0] tmp_V_104_reg_3355;
reg    ap_block_state2;
reg  signed [31:0] tmp_V_106_reg_3360;
reg    ap_block_state3;
reg  signed [31:0] tmp_V_108_reg_3368;
reg    ap_block_state4;
reg  signed [31:0] tmp_V_112_reg_3374;
reg    ap_block_state6;
reg   [31:0] tmp_V_114_reg_3382;
reg    ap_block_state7;
wire   [0:0] icmp_ln72_fu_2235_p2;
reg    ap_block_state8;
reg   [31:0] B_ROW_2_load_reg_3391;
wire   [0:0] icmp_ln95_fu_2248_p2;
wire  signed [31:0] KER_size_0_fu_2253_p2;
reg  signed [31:0] KER_size_0_reg_3400;
wire   [33:0] sub_ln96_fu_2269_p2;
reg   [33:0] sub_ln96_reg_3405;
wire  signed [31:0] mul_ln75_fu_2280_p2;
reg  signed [31:0] mul_ln75_reg_3410;
wire  signed [31:0] KER_size_1_fu_2289_p2;
reg  signed [31:0] KER_size_1_reg_3415;
wire    ap_CS_fsm_state9;
wire   [31:0] KER_bound_fu_2293_p2;
reg   [31:0] KER_bound_reg_3420;
wire    ap_CS_fsm_state10;
wire   [0:0] icmp_ln149_fu_2297_p2;
wire    ap_block_state11_pp0_stage0_iter0;
reg    ap_block_state12_pp0_stage0_iter1;
reg    ap_block_pp0_stage0_11001;
wire   [31:0] i_fu_2302_p2;
reg    ap_enable_reg_pp0_iter0;
wire   [31:0] num_imag_fu_2313_p2;
reg   [31:0] num_imag_reg_3437;
wire    ap_CS_fsm_state14;
wire   [31:0] A_COL_ITER_fu_2323_p2;
reg   [31:0] A_COL_ITER_reg_3442;
wire   [0:0] icmp_ln96_fu_2308_p2;
wire   [0:0] icmp_ln102_fu_2338_p2;
wire    ap_CS_fsm_state15;
wire   [30:0] add_ln102_fu_2343_p2;
reg   [30:0] add_ln102_reg_3451;
wire   [0:0] icmp_ln105_fu_2349_p2;
reg   [0:0] icmp_ln105_reg_3456;
wire    ap_block_state16_pp1_stage0_iter0;
reg    ap_block_state17_pp1_stage0_iter1;
reg    ap_block_pp1_stage0_11001;
wire   [6:0] j_3_fu_2355_p2;
reg    ap_enable_reg_pp1_iter0;
wire   [0:0] icmp_ln108_fu_2369_p2;
wire   [13:0] add_ln108_fu_2375_p2;
wire   [13:0] add_ln108_1_fu_2381_p2;
reg   [4:0] tmp_7_reg_3479;
reg   [4:0] tmp_3_reg_3483;
wire   [6:0] select_ln115_fu_2506_p3;
wire   [6:0] select_ln115_1_fu_2526_p3;
wire   [0:0] icmp_ln121_fu_2534_p2;
reg   [0:0] icmp_ln121_reg_3497;
wire    ap_CS_fsm_pp2_stage0;
wire    ap_block_state19_pp2_stage0_iter0;
wire    ap_block_state20_pp2_stage0_iter1;
wire    ap_block_state21_pp2_stage0_iter2;
wire    ap_block_state22_pp2_stage0_iter3;
wire    ap_block_state23_pp2_stage0_iter4;
wire    ap_block_state24_pp2_stage0_iter5;
wire    ap_block_state25_pp2_stage0_iter6;
reg    ap_block_state26_pp2_stage0_iter7;
reg    ap_block_pp2_stage0_11001;
reg   [0:0] icmp_ln121_reg_3497_pp2_iter1_reg;
reg   [0:0] icmp_ln121_reg_3497_pp2_iter2_reg;
reg   [0:0] icmp_ln121_reg_3497_pp2_iter3_reg;
reg   [0:0] icmp_ln121_reg_3497_pp2_iter4_reg;
reg   [0:0] icmp_ln121_reg_3497_pp2_iter5_reg;
reg   [0:0] icmp_ln121_reg_3497_pp2_iter6_reg;
wire   [33:0] add_ln121_fu_2539_p2;
reg    ap_enable_reg_pp2_iter0;
wire   [0:0] icmp_ln124_fu_2551_p2;
reg   [0:0] icmp_ln124_reg_3506;
reg   [0:0] icmp_ln124_reg_3506_pp2_iter1_reg;
reg   [0:0] icmp_ln124_reg_3506_pp2_iter2_reg;
reg   [0:0] icmp_ln124_reg_3506_pp2_iter3_reg;
reg   [0:0] icmp_ln124_reg_3506_pp2_iter4_reg;
reg   [0:0] icmp_ln124_reg_3506_pp2_iter5_reg;
wire   [1:0] select_ln127_5_fu_2557_p3;
reg   [1:0] select_ln127_5_reg_3511;
reg   [1:0] select_ln127_5_reg_3511_pp2_iter1_reg;
wire   [31:0] select_ln127_6_fu_2565_p3;
reg   [31:0] select_ln127_6_reg_3516;
wire   [7:0] add_ln215_fu_2599_p2;
reg   [7:0] add_ln215_reg_3521;
wire   [1:0] ic_fu_2605_p2;
reg   [1:0] ic_reg_3526;
wire  signed [63:0] sext_ln215_148_fu_2611_p1;
reg  signed [63:0] sext_ln215_148_reg_3532;
reg  signed [63:0] sext_ln215_148_reg_3532_pp2_iter2_reg;
wire   [0:0] icmp_ln124_3_fu_2623_p2;
reg   [0:0] icmp_ln124_3_reg_3597_pp2_iter2_reg;
reg   [0:0] icmp_ln124_3_reg_3597_pp2_iter3_reg;
reg   [0:0] icmp_ln124_3_reg_3597_pp2_iter4_reg;
reg   [0:0] icmp_ln124_3_reg_3597_pp2_iter5_reg;
wire   [63:0] zext_ln215_fu_2628_p1;
reg   [63:0] zext_ln215_reg_3601;
reg  signed [15:0] B_V_2_1_load_reg_3738;
reg    ap_enable_reg_pp2_iter2;
reg  signed [15:0] B_V_2_4_load_reg_3743;
reg  signed [15:0] B_V_2_7_load_reg_3748;
reg  signed [15:0] B_V_2_10_load_reg_3753;
reg  signed [15:0] B_V_2_13_load_reg_3758;
reg  signed [15:0] B_V_2_16_load_reg_3763;
reg  signed [15:0] B_V_2_19_load_reg_3768;
reg  signed [15:0] B_V_2_21_load_reg_3773;
reg  signed [15:0] B_V_2_23_load_reg_3778;
wire  signed [31:0] mul_ln1352_49_fu_3176_p2;
reg  signed [31:0] mul_ln1352_49_reg_3868;
reg  signed [15:0] B_V_2_2_load_reg_3873;
reg    ap_enable_reg_pp2_iter3;
wire  signed [31:0] mul_ln1352_52_fu_3182_p2;
reg  signed [31:0] mul_ln1352_52_reg_3878;
reg  signed [15:0] B_V_2_5_load_reg_3883;
reg  signed [15:0] B_V_2_6_load_reg_3888;
wire  signed [31:0] mul_ln1352_55_fu_3188_p2;
reg  signed [31:0] mul_ln1352_55_reg_3893;
reg  signed [15:0] A_V_2_8_load_reg_3898;
reg  signed [15:0] B_V_2_8_load_reg_3903;
reg  signed [15:0] B_V_2_9_load_reg_3908;
wire  signed [31:0] mul_ln1352_58_fu_3194_p2;
reg  signed [31:0] mul_ln1352_58_reg_3913;
reg  signed [15:0] A_V_2_11_load_reg_3918;
reg  signed [15:0] B_V_2_11_load_reg_3923;
wire  signed [31:0] mul_ln1352_61_fu_3200_p2;
reg  signed [31:0] mul_ln1352_61_reg_3928;
reg  signed [15:0] B_V_2_14_load_reg_3933;
wire  signed [31:0] mul_ln1352_64_fu_3206_p2;
reg  signed [31:0] mul_ln1352_64_reg_3938;
reg  signed [15:0] B_V_2_17_load_reg_3943;
reg  signed [15:0] B_V_2_18_load_reg_3948;
wire  signed [31:0] mul_ln1352_67_fu_3212_p2;
reg  signed [31:0] mul_ln1352_67_reg_3953;
reg  signed [15:0] A_V_2_20_load_reg_3958;
reg  signed [15:0] B_V_2_20_load_reg_3963;
wire  signed [31:0] mul_ln1352_69_fu_3218_p2;
reg  signed [31:0] mul_ln1352_69_reg_3968;
reg  signed [15:0] B_V_2_22_load_reg_3973;
wire  signed [31:0] mul_ln1352_71_fu_3224_p2;
reg  signed [31:0] mul_ln1352_71_reg_3978;
reg  signed [15:0] B_V_2_24_load_reg_3983;
reg  signed [15:0] A_V_2_0_load_reg_3988;
reg    ap_enable_reg_pp2_iter4;
reg  signed [15:0] B_V_2_0_load_reg_3993;
reg  signed [15:0] A_V_2_3_load_reg_3998;
reg  signed [15:0] B_V_2_3_load_reg_4003;
reg  signed [15:0] A_V_2_12_load_reg_4008;
reg  signed [15:0] B_V_2_12_load_reg_4013;
reg  signed [15:0] A_V_2_15_load_reg_4018;
reg  signed [15:0] B_V_2_15_load_reg_4023;
wire  signed [31:0] grp_fu_3230_p3;
reg  signed [31:0] add_ln700_reg_4028;
wire  signed [31:0] grp_fu_3237_p3;
reg  signed [31:0] add_ln700_50_reg_4033;
wire  signed [31:0] grp_fu_3244_p3;
reg  signed [31:0] add_ln700_54_reg_4038;
wire  signed [31:0] grp_fu_3259_p3;
reg  signed [31:0] add_ln700_56_reg_4043;
wire  signed [31:0] grp_fu_3274_p3;
reg  signed [31:0] add_ln700_59_reg_4048;
wire  signed [31:0] grp_fu_3281_p3;
reg  signed [31:0] add_ln700_61_reg_4053;
wire  signed [31:0] grp_fu_3288_p3;
reg  signed [31:0] add_ln700_65_reg_4058;
wire  signed [31:0] grp_fu_3303_p3;
reg  signed [31:0] add_ln700_66_reg_4063;
wire  signed [31:0] grp_fu_3310_p3;
reg  signed [31:0] add_ln700_67_reg_4068;
wire   [31:0] add_ln700_58_fu_2819_p2;
reg   [31:0] add_ln700_58_reg_4073;
wire   [31:0] add_ln700_70_fu_2838_p2;
reg   [31:0] add_ln700_70_reg_4078;
wire   [31:0] add_ln700_72_fu_2855_p2;
reg   [31:0] add_ln700_72_reg_4083;
reg    ap_enable_reg_pp2_iter6;
reg   [16:0] tmp_62_reg_4090;
wire   [31:0] mul_ln75_3_fu_2919_p2;
reg   [31:0] mul_ln75_3_reg_4095;
wire    ap_CS_fsm_state28;
wire   [0:0] icmp_ln78_fu_2938_p2;
reg   [0:0] icmp_ln78_reg_4100;
wire    ap_CS_fsm_pp3_stage0;
wire    ap_block_state29_pp3_stage0_iter0;
wire    ap_block_state30_pp3_stage0_iter1;
wire    ap_block_state31_pp3_stage0_iter2;
wire    ap_block_state32_pp3_stage0_iter3;
wire    ap_block_state33_pp3_stage0_iter4;
wire    ap_block_state34_pp3_stage0_iter5;
wire    ap_block_state35_pp3_stage0_iter6;
wire    ap_block_state36_pp3_stage0_iter7;
wire    ap_block_state37_pp3_stage0_iter8;
wire    ap_block_state38_pp3_stage0_iter9;
wire    ap_block_state39_pp3_stage0_iter10;
reg    ap_block_state40_pp3_stage0_iter11;
reg    ap_block_pp3_stage0_11001;
wire   [11:0] add_ln78_fu_2944_p2;
reg    ap_enable_reg_pp3_iter0;
wire   [6:0] select_ln78_fu_2962_p3;
reg   [6:0] select_ln78_reg_4109;
reg   [6:0] select_ln78_reg_4109_pp3_iter1_reg;
reg   [6:0] select_ln78_reg_4109_pp3_iter2_reg;
reg   [6:0] select_ln78_reg_4109_pp3_iter3_reg;
reg   [6:0] select_ln78_reg_4109_pp3_iter4_reg;
reg   [6:0] select_ln78_reg_4109_pp3_iter5_reg;
reg   [6:0] select_ln78_reg_4109_pp3_iter6_reg;
reg   [6:0] select_ln78_reg_4109_pp3_iter7_reg;
reg   [6:0] select_ln78_reg_4109_pp3_iter8_reg;
reg   [6:0] select_ln78_reg_4109_pp3_iter9_reg;
reg   [6:0] select_ln78_reg_4109_pp3_iter10_reg;
wire   [5:0] select_ln78_5_fu_2975_p3;
reg   [5:0] select_ln78_5_reg_4116;
reg   [5:0] select_ln78_5_reg_4116_pp3_iter1_reg;
reg   [5:0] select_ln78_5_reg_4116_pp3_iter2_reg;
reg   [5:0] select_ln78_5_reg_4116_pp3_iter3_reg;
reg   [5:0] select_ln78_5_reg_4116_pp3_iter4_reg;
reg   [5:0] select_ln78_5_reg_4116_pp3_iter5_reg;
reg   [5:0] select_ln78_5_reg_4116_pp3_iter6_reg;
reg   [5:0] select_ln78_5_reg_4116_pp3_iter7_reg;
reg   [5:0] select_ln78_5_reg_4116_pp3_iter8_reg;
reg   [5:0] select_ln78_5_reg_4116_pp3_iter9_reg;
wire   [0:0] and_ln82_fu_3005_p2;
reg   [0:0] and_ln82_reg_4123_pp3_iter1_reg;
reg   [0:0] and_ln82_reg_4123_pp3_iter2_reg;
reg   [0:0] and_ln82_reg_4123_pp3_iter3_reg;
reg   [0:0] and_ln82_reg_4123_pp3_iter4_reg;
reg   [0:0] and_ln82_reg_4123_pp3_iter5_reg;
reg   [0:0] and_ln82_reg_4123_pp3_iter6_reg;
reg   [0:0] and_ln82_reg_4123_pp3_iter7_reg;
reg   [0:0] and_ln82_reg_4123_pp3_iter8_reg;
reg   [0:0] and_ln82_reg_4123_pp3_iter9_reg;
wire   [6:0] j_fu_3011_p2;
wire   [7:0] add_ln180_1_fu_3037_p2;
reg   [7:0] add_ln180_1_reg_4132;
wire   [7:0] add_ln180_fu_3047_p2;
reg   [7:0] add_ln180_reg_4137;
reg    ap_block_pp0_stage0_subdone;
reg    ap_condition_pp0_exit_iter0_state11;
reg    ap_block_pp1_stage0_subdone;
reg    ap_condition_pp1_exit_iter0_state16;
wire    ap_CS_fsm_state18;
reg    ap_block_pp2_stage0_subdone;
reg    ap_condition_pp2_exit_iter0_state19;
reg    ap_enable_reg_pp2_iter1;
reg    ap_enable_reg_pp2_iter5;
reg    ap_block_pp3_stage0_subdone;
reg    ap_condition_pp3_exit_iter0_state29;
reg    ap_enable_reg_pp3_iter1;
reg    ap_enable_reg_pp3_iter2;
reg    ap_enable_reg_pp3_iter3;
reg    ap_enable_reg_pp3_iter4;
reg    ap_enable_reg_pp3_iter5;
reg    ap_enable_reg_pp3_iter6;
reg    ap_enable_reg_pp3_iter7;
reg    ap_enable_reg_pp3_iter8;
reg    ap_enable_reg_pp3_iter9;
reg    ap_enable_reg_pp3_iter10;
reg   [31:0] num_imag_0_reg_2073;
reg   [30:0] iter_0_reg_2084;
wire    ap_CS_fsm_state27;
reg   [31:0] ap_phi_mux_ib_0_phi_fu_2167_p4;
reg   [31:0] ap_phi_mux_p_0300_0_phi_fu_2178_p4;
reg   [1:0] ap_phi_mux_ic_0_phi_fu_2190_p4;
reg   [5:0] ap_phi_mux_i_0_phi_fu_2212_p4;
wire   [63:0] zext_ln180_9_fu_2407_p1;
wire   [63:0] zext_ln180_8_fu_2465_p1;
wire  signed [63:0] sext_ln180_1_fu_3072_p1;
wire  signed [63:0] sext_ln180_fu_3148_p1;
reg    ap_block_state5;
reg    ap_block_pp0_stage0_01001;
wire  signed [31:0] tmp_V_123_fu_2914_p1;
reg    ap_block_pp2_stage0_01001;
reg    ap_block_pp3_stage0_01001;
wire   [15:0] trunc_ln68_3_fu_2436_p1;
wire   [6:0] udiv_ln180_1_fu_3062_p4;
wire   [6:0] udiv_ln_fu_3138_p4;
wire   [15:0] trunc_ln68_fu_3100_p1;
wire   [2:0] grp_fu_2230_p1;
wire   [33:0] p_shl1_fu_2261_p3;
wire   [33:0] zext_ln96_fu_2257_p1;
wire  signed [31:0] A_COL_ITER_fu_2323_p0;
wire  signed [31:0] A_COL_ITER_fu_2323_p1;
wire   [31:0] zext_ln102_fu_2334_p1;
wire   [31:0] zext_ln105_fu_2361_p1;
wire   [6:0] add_ln115_fu_2494_p2;
wire   [0:0] icmp_ln115_fu_2500_p2;
wire   [6:0] add_ln115_1_fu_2514_p2;
wire   [0:0] icmp_ln115_1_fu_2520_p2;
wire   [31:0] ib_fu_2545_p2;
wire   [5:0] trunc_ln215_1_fu_2577_p1;
wire   [7:0] sext_ln215_148_cast_fu_2581_p3;
wire   [7:0] trunc_ln215_fu_2573_p1;
wire   [7:0] zext_ln215_3_fu_2595_p1;
wire   [7:0] sub_ln215_fu_2589_p2;
wire  signed [31:0] grp_fu_3325_p3;
wire  signed [31:0] grp_fu_3317_p3;
(* use_dsp48 = "no" *) wire   [31:0] add_ln700_57_fu_2815_p2;
(* use_dsp48 = "no" *) wire   [31:0] add_ln700_52_fu_2811_p2;
wire  signed [31:0] grp_fu_3341_p3;
wire  signed [31:0] grp_fu_3333_p3;
(* use_dsp48 = "no" *) wire   [31:0] add_ln700_68_fu_2829_p2;
(* use_dsp48 = "no" *) wire   [31:0] add_ln700_69_fu_2833_p2;
(* use_dsp48 = "no" *) wire   [31:0] add_ln700_63_fu_2825_p2;
wire   [31:0] select_ln127_fu_2844_p3;
wire   [31:0] add_ln700_71_fu_2851_p2;
wire   [31:0] sub_ln1371_fu_2861_p2;
wire   [17:0] zext_ln1371_fu_2884_p1;
wire   [16:0] tmp_63_fu_2893_p4;
wire   [0:0] tmp_9_fu_2877_p3;
wire   [17:0] sub_ln1371_3_fu_2887_p2;
wire   [17:0] zext_ln1371_3_fu_2902_p1;
wire   [17:0] output_data_fu_2906_p3;
wire   [31:0] zext_ln78_fu_2929_p1;
wire   [0:0] icmp_ln79_fu_2956_p2;
wire   [5:0] i_5_fu_2950_p2;
wire   [31:0] zext_ln78_3_fu_2971_p1;
wire   [0:0] icmp_ln82_4_fu_2983_p2;
wire   [0:0] icmp_ln82_3_fu_2933_p2;
wire   [31:0] zext_ln79_fu_2996_p1;
wire   [0:0] icmp_ln82_fu_3000_p2;
wire   [0:0] select_ln78_6_fu_2988_p3;
wire   [7:0] tmp_61_fu_3020_p3;
wire   [7:0] zext_ln180_fu_3017_p1;
wire   [6:0] grp_fu_2230_p2;
wire   [7:0] zext_ln180_12_fu_3033_p1;
wire   [7:0] sub_ln180_fu_3027_p2;
wire   [7:0] zext_ln180_10_fu_3043_p1;
wire   [6:0] mul_ln180_1_fu_3056_p0;
wire   [15:0] mul_ln180_1_fu_3056_p2;
wire   [6:0] mul_ln180_fu_3132_p1;
wire   [15:0] mul_ln180_fu_3132_p2;
wire  signed [31:0] grp_fu_3251_p3;
wire  signed [31:0] grp_fu_3266_p3;
wire  signed [31:0] grp_fu_3295_p3;
reg    grp_fu_2230_ce;
wire    ap_CS_fsm_state13;
reg   [20:0] ap_NS_fsm;
reg    ap_idle_pp0;
wire    ap_enable_pp0;
reg    ap_idle_pp1;
wire    ap_enable_pp1;
reg    ap_idle_pp2;
wire    ap_enable_pp2;
reg    ap_idle_pp3;
wire    ap_enable_pp3;
wire   [15:0] mul_ln180_1_fu_3056_p00;
wire   [15:0] mul_ln180_fu_3132_p10;
reg    ap_condition_694;
reg    ap_condition_1808;
reg    ap_condition_1833;
reg    ap_condition_2094;
reg    ap_condition_2148;

// power-on initialization
initial begin
#0 start_once_reg = 1'b0;
#0 ap_done_reg = 1'b0;
#0 ap_CS_fsm = 21'd1;
#0 B_COL_2 = 32'd32;
#0 B_ROW_2 = 32'd75;
#0 OFMDim_current_2 = 32'd0;
#0 A_ROW_2 = 32'd75;
#0 ap_enable_reg_pp3_iter11 = 1'b0;
#0 ap_enable_reg_pp1_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp2_iter7 = 1'b0;
#0 ap_enable_reg_pp0_iter0 = 1'b0;
#0 ap_enable_reg_pp1_iter0 = 1'b0;
#0 ap_enable_reg_pp2_iter0 = 1'b0;
#0 ap_enable_reg_pp2_iter2 = 1'b0;
#0 ap_enable_reg_pp2_iter3 = 1'b0;
#0 ap_enable_reg_pp2_iter4 = 1'b0;
#0 ap_enable_reg_pp2_iter6 = 1'b0;
#0 ap_enable_reg_pp3_iter0 = 1'b0;
#0 ap_enable_reg_pp2_iter1 = 1'b0;
#0 ap_enable_reg_pp2_iter5 = 1'b0;
#0 ap_enable_reg_pp3_iter1 = 1'b0;
#0 ap_enable_reg_pp3_iter2 = 1'b0;
#0 ap_enable_reg_pp3_iter3 = 1'b0;
#0 ap_enable_reg_pp3_iter4 = 1'b0;
#0 ap_enable_reg_pp3_iter5 = 1'b0;
#0 ap_enable_reg_pp3_iter6 = 1'b0;
#0 ap_enable_reg_pp3_iter7 = 1'b0;
#0 ap_enable_reg_pp3_iter8 = 1'b0;
#0 ap_enable_reg_pp3_iter9 = 1'b0;
#0 ap_enable_reg_pp3_iter10 = 1'b0;
end

SMM_1u_75u_32u_s_dEe #(
    .DataWidth( 16 ),
    .AddressRange( 3 ),
    .AddressWidth( 2 ))
A_V_2_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(A_V_2_0_address0),
    .ce0(A_V_2_0_ce0),
    .q0(A_V_2_0_q0),
    .address1(A_V_2_0_address1),
    .ce1(A_V_2_0_ce1),
    .we1(A_V_2_0_we1),
    .d1(A_V_2_0_d1)
);

SMM_1u_75u_32u_s_eOg #(
    .DataWidth( 16 ),
    .AddressRange( 96 ),
    .AddressWidth( 7 ))
B_V_2_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(B_V_2_0_address0),
    .ce0(B_V_2_0_ce0),
    .q0(B_V_2_0_q0),
    .address1(B_V_2_0_address1),
    .ce1(B_V_2_0_ce1),
    .we1(B_V_2_0_we1),
    .d1(B_V_2_0_d1)
);

SMM_1u_75u_32u_s_dEe #(
    .DataWidth( 16 ),
    .AddressRange( 3 ),
    .AddressWidth( 2 ))
A_V_2_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(A_V_2_1_address0),
    .ce0(A_V_2_1_ce0),
    .q0(A_V_2_1_q0),
    .address1(A_V_2_1_address1),
    .ce1(A_V_2_1_ce1),
    .we1(A_V_2_1_we1),
    .d1(A_V_2_1_d1)
);

SMM_1u_75u_32u_s_eOg #(
    .DataWidth( 16 ),
    .AddressRange( 96 ),
    .AddressWidth( 7 ))
B_V_2_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(B_V_2_1_address0),
    .ce0(B_V_2_1_ce0),
    .q0(B_V_2_1_q0),
    .address1(B_V_2_1_address1),
    .ce1(B_V_2_1_ce1),
    .we1(B_V_2_1_we1),
    .d1(B_V_2_1_d1)
);

SMM_1u_75u_32u_s_dEe #(
    .DataWidth( 16 ),
    .AddressRange( 3 ),
    .AddressWidth( 2 ))
A_V_2_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(A_V_2_2_address0),
    .ce0(A_V_2_2_ce0),
    .q0(A_V_2_2_q0),
    .address1(A_V_2_2_address1),
    .ce1(A_V_2_2_ce1),
    .we1(A_V_2_2_we1),
    .d1(A_V_2_2_d1)
);

SMM_1u_75u_32u_s_eOg #(
    .DataWidth( 16 ),
    .AddressRange( 96 ),
    .AddressWidth( 7 ))
B_V_2_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(B_V_2_2_address0),
    .ce0(B_V_2_2_ce0),
    .q0(B_V_2_2_q0),
    .address1(B_V_2_2_address1),
    .ce1(B_V_2_2_ce1),
    .we1(B_V_2_2_we1),
    .d1(B_V_2_2_d1)
);

SMM_1u_75u_32u_s_dEe #(
    .DataWidth( 16 ),
    .AddressRange( 3 ),
    .AddressWidth( 2 ))
A_V_2_3_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(A_V_2_3_address0),
    .ce0(A_V_2_3_ce0),
    .q0(A_V_2_3_q0),
    .address1(A_V_2_3_address1),
    .ce1(A_V_2_3_ce1),
    .we1(A_V_2_3_we1),
    .d1(A_V_2_3_d1)
);

SMM_1u_75u_32u_s_eOg #(
    .DataWidth( 16 ),
    .AddressRange( 96 ),
    .AddressWidth( 7 ))
B_V_2_3_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(B_V_2_3_address0),
    .ce0(B_V_2_3_ce0),
    .q0(B_V_2_3_q0),
    .address1(B_V_2_3_address1),
    .ce1(B_V_2_3_ce1),
    .we1(B_V_2_3_we1),
    .d1(B_V_2_3_d1)
);

SMM_1u_75u_32u_s_dEe #(
    .DataWidth( 16 ),
    .AddressRange( 3 ),
    .AddressWidth( 2 ))
A_V_2_4_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(A_V_2_4_address0),
    .ce0(A_V_2_4_ce0),
    .q0(A_V_2_4_q0),
    .address1(A_V_2_4_address1),
    .ce1(A_V_2_4_ce1),
    .we1(A_V_2_4_we1),
    .d1(A_V_2_4_d1)
);

SMM_1u_75u_32u_s_eOg #(
    .DataWidth( 16 ),
    .AddressRange( 96 ),
    .AddressWidth( 7 ))
B_V_2_4_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(B_V_2_4_address0),
    .ce0(B_V_2_4_ce0),
    .q0(B_V_2_4_q0),
    .address1(B_V_2_4_address1),
    .ce1(B_V_2_4_ce1),
    .we1(B_V_2_4_we1),
    .d1(B_V_2_4_d1)
);

SMM_1u_75u_32u_s_dEe #(
    .DataWidth( 16 ),
    .AddressRange( 3 ),
    .AddressWidth( 2 ))
A_V_2_5_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(A_V_2_5_address0),
    .ce0(A_V_2_5_ce0),
    .q0(A_V_2_5_q0),
    .address1(A_V_2_5_address1),
    .ce1(A_V_2_5_ce1),
    .we1(A_V_2_5_we1),
    .d1(A_V_2_5_d1)
);

SMM_1u_75u_32u_s_eOg #(
    .DataWidth( 16 ),
    .AddressRange( 96 ),
    .AddressWidth( 7 ))
B_V_2_5_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(B_V_2_5_address0),
    .ce0(B_V_2_5_ce0),
    .q0(B_V_2_5_q0),
    .address1(B_V_2_5_address1),
    .ce1(B_V_2_5_ce1),
    .we1(B_V_2_5_we1),
    .d1(B_V_2_5_d1)
);

SMM_1u_75u_32u_s_dEe #(
    .DataWidth( 16 ),
    .AddressRange( 3 ),
    .AddressWidth( 2 ))
A_V_2_6_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(A_V_2_6_address0),
    .ce0(A_V_2_6_ce0),
    .q0(A_V_2_6_q0),
    .address1(A_V_2_6_address1),
    .ce1(A_V_2_6_ce1),
    .we1(A_V_2_6_we1),
    .d1(A_V_2_6_d1)
);

SMM_1u_75u_32u_s_eOg #(
    .DataWidth( 16 ),
    .AddressRange( 96 ),
    .AddressWidth( 7 ))
B_V_2_6_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(B_V_2_6_address0),
    .ce0(B_V_2_6_ce0),
    .q0(B_V_2_6_q0),
    .address1(B_V_2_6_address1),
    .ce1(B_V_2_6_ce1),
    .we1(B_V_2_6_we1),
    .d1(B_V_2_6_d1)
);

SMM_1u_75u_32u_s_dEe #(
    .DataWidth( 16 ),
    .AddressRange( 3 ),
    .AddressWidth( 2 ))
A_V_2_7_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(A_V_2_7_address0),
    .ce0(A_V_2_7_ce0),
    .q0(A_V_2_7_q0),
    .address1(A_V_2_7_address1),
    .ce1(A_V_2_7_ce1),
    .we1(A_V_2_7_we1),
    .d1(A_V_2_7_d1)
);

SMM_1u_75u_32u_s_eOg #(
    .DataWidth( 16 ),
    .AddressRange( 96 ),
    .AddressWidth( 7 ))
B_V_2_7_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(B_V_2_7_address0),
    .ce0(B_V_2_7_ce0),
    .q0(B_V_2_7_q0),
    .address1(B_V_2_7_address1),
    .ce1(B_V_2_7_ce1),
    .we1(B_V_2_7_we1),
    .d1(B_V_2_7_d1)
);

SMM_1u_75u_32u_s_dEe #(
    .DataWidth( 16 ),
    .AddressRange( 3 ),
    .AddressWidth( 2 ))
A_V_2_8_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(A_V_2_8_address0),
    .ce0(A_V_2_8_ce0),
    .q0(A_V_2_8_q0),
    .address1(A_V_2_8_address1),
    .ce1(A_V_2_8_ce1),
    .we1(A_V_2_8_we1),
    .d1(A_V_2_8_d1)
);

SMM_1u_75u_32u_s_eOg #(
    .DataWidth( 16 ),
    .AddressRange( 96 ),
    .AddressWidth( 7 ))
B_V_2_8_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(B_V_2_8_address0),
    .ce0(B_V_2_8_ce0),
    .q0(B_V_2_8_q0),
    .address1(B_V_2_8_address1),
    .ce1(B_V_2_8_ce1),
    .we1(B_V_2_8_we1),
    .d1(B_V_2_8_d1)
);

SMM_1u_75u_32u_s_dEe #(
    .DataWidth( 16 ),
    .AddressRange( 3 ),
    .AddressWidth( 2 ))
A_V_2_9_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(A_V_2_9_address0),
    .ce0(A_V_2_9_ce0),
    .q0(A_V_2_9_q0),
    .address1(A_V_2_9_address1),
    .ce1(A_V_2_9_ce1),
    .we1(A_V_2_9_we1),
    .d1(A_V_2_9_d1)
);

SMM_1u_75u_32u_s_eOg #(
    .DataWidth( 16 ),
    .AddressRange( 96 ),
    .AddressWidth( 7 ))
B_V_2_9_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(B_V_2_9_address0),
    .ce0(B_V_2_9_ce0),
    .q0(B_V_2_9_q0),
    .address1(B_V_2_9_address1),
    .ce1(B_V_2_9_ce1),
    .we1(B_V_2_9_we1),
    .d1(B_V_2_9_d1)
);

SMM_1u_75u_32u_s_dEe #(
    .DataWidth( 16 ),
    .AddressRange( 3 ),
    .AddressWidth( 2 ))
A_V_2_10_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(A_V_2_10_address0),
    .ce0(A_V_2_10_ce0),
    .q0(A_V_2_10_q0),
    .address1(A_V_2_10_address1),
    .ce1(A_V_2_10_ce1),
    .we1(A_V_2_10_we1),
    .d1(A_V_2_10_d1)
);

SMM_1u_75u_32u_s_eOg #(
    .DataWidth( 16 ),
    .AddressRange( 96 ),
    .AddressWidth( 7 ))
B_V_2_10_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(B_V_2_10_address0),
    .ce0(B_V_2_10_ce0),
    .q0(B_V_2_10_q0),
    .address1(B_V_2_10_address1),
    .ce1(B_V_2_10_ce1),
    .we1(B_V_2_10_we1),
    .d1(B_V_2_10_d1)
);

SMM_1u_75u_32u_s_dEe #(
    .DataWidth( 16 ),
    .AddressRange( 3 ),
    .AddressWidth( 2 ))
A_V_2_11_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(A_V_2_11_address0),
    .ce0(A_V_2_11_ce0),
    .q0(A_V_2_11_q0),
    .address1(A_V_2_11_address1),
    .ce1(A_V_2_11_ce1),
    .we1(A_V_2_11_we1),
    .d1(A_V_2_11_d1)
);

SMM_1u_75u_32u_s_eOg #(
    .DataWidth( 16 ),
    .AddressRange( 96 ),
    .AddressWidth( 7 ))
B_V_2_11_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(B_V_2_11_address0),
    .ce0(B_V_2_11_ce0),
    .q0(B_V_2_11_q0),
    .address1(B_V_2_11_address1),
    .ce1(B_V_2_11_ce1),
    .we1(B_V_2_11_we1),
    .d1(B_V_2_11_d1)
);

SMM_1u_75u_32u_s_dEe #(
    .DataWidth( 16 ),
    .AddressRange( 3 ),
    .AddressWidth( 2 ))
A_V_2_12_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(A_V_2_12_address0),
    .ce0(A_V_2_12_ce0),
    .q0(A_V_2_12_q0),
    .address1(A_V_2_12_address1),
    .ce1(A_V_2_12_ce1),
    .we1(A_V_2_12_we1),
    .d1(A_V_2_12_d1)
);

SMM_1u_75u_32u_s_eOg #(
    .DataWidth( 16 ),
    .AddressRange( 96 ),
    .AddressWidth( 7 ))
B_V_2_12_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(B_V_2_12_address0),
    .ce0(B_V_2_12_ce0),
    .q0(B_V_2_12_q0),
    .address1(B_V_2_12_address1),
    .ce1(B_V_2_12_ce1),
    .we1(B_V_2_12_we1),
    .d1(B_V_2_12_d1)
);

SMM_1u_75u_32u_s_dEe #(
    .DataWidth( 16 ),
    .AddressRange( 3 ),
    .AddressWidth( 2 ))
A_V_2_13_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(A_V_2_13_address0),
    .ce0(A_V_2_13_ce0),
    .q0(A_V_2_13_q0),
    .address1(A_V_2_13_address1),
    .ce1(A_V_2_13_ce1),
    .we1(A_V_2_13_we1),
    .d1(A_V_2_13_d1)
);

SMM_1u_75u_32u_s_eOg #(
    .DataWidth( 16 ),
    .AddressRange( 96 ),
    .AddressWidth( 7 ))
B_V_2_13_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(B_V_2_13_address0),
    .ce0(B_V_2_13_ce0),
    .q0(B_V_2_13_q0),
    .address1(B_V_2_13_address1),
    .ce1(B_V_2_13_ce1),
    .we1(B_V_2_13_we1),
    .d1(B_V_2_13_d1)
);

SMM_1u_75u_32u_s_dEe #(
    .DataWidth( 16 ),
    .AddressRange( 3 ),
    .AddressWidth( 2 ))
A_V_2_14_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(A_V_2_14_address0),
    .ce0(A_V_2_14_ce0),
    .q0(A_V_2_14_q0),
    .address1(A_V_2_14_address1),
    .ce1(A_V_2_14_ce1),
    .we1(A_V_2_14_we1),
    .d1(A_V_2_14_d1)
);

SMM_1u_75u_32u_s_eOg #(
    .DataWidth( 16 ),
    .AddressRange( 96 ),
    .AddressWidth( 7 ))
B_V_2_14_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(B_V_2_14_address0),
    .ce0(B_V_2_14_ce0),
    .q0(B_V_2_14_q0),
    .address1(B_V_2_14_address1),
    .ce1(B_V_2_14_ce1),
    .we1(B_V_2_14_we1),
    .d1(B_V_2_14_d1)
);

SMM_1u_75u_32u_s_dEe #(
    .DataWidth( 16 ),
    .AddressRange( 3 ),
    .AddressWidth( 2 ))
A_V_2_15_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(A_V_2_15_address0),
    .ce0(A_V_2_15_ce0),
    .q0(A_V_2_15_q0),
    .address1(A_V_2_15_address1),
    .ce1(A_V_2_15_ce1),
    .we1(A_V_2_15_we1),
    .d1(A_V_2_15_d1)
);

SMM_1u_75u_32u_s_eOg #(
    .DataWidth( 16 ),
    .AddressRange( 96 ),
    .AddressWidth( 7 ))
B_V_2_15_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(B_V_2_15_address0),
    .ce0(B_V_2_15_ce0),
    .q0(B_V_2_15_q0),
    .address1(B_V_2_15_address1),
    .ce1(B_V_2_15_ce1),
    .we1(B_V_2_15_we1),
    .d1(B_V_2_15_d1)
);

SMM_1u_75u_32u_s_dEe #(
    .DataWidth( 16 ),
    .AddressRange( 3 ),
    .AddressWidth( 2 ))
A_V_2_16_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(A_V_2_16_address0),
    .ce0(A_V_2_16_ce0),
    .q0(A_V_2_16_q0),
    .address1(A_V_2_16_address1),
    .ce1(A_V_2_16_ce1),
    .we1(A_V_2_16_we1),
    .d1(A_V_2_16_d1)
);

SMM_1u_75u_32u_s_eOg #(
    .DataWidth( 16 ),
    .AddressRange( 96 ),
    .AddressWidth( 7 ))
B_V_2_16_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(B_V_2_16_address0),
    .ce0(B_V_2_16_ce0),
    .q0(B_V_2_16_q0),
    .address1(B_V_2_16_address1),
    .ce1(B_V_2_16_ce1),
    .we1(B_V_2_16_we1),
    .d1(B_V_2_16_d1)
);

SMM_1u_75u_32u_s_dEe #(
    .DataWidth( 16 ),
    .AddressRange( 3 ),
    .AddressWidth( 2 ))
A_V_2_17_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(A_V_2_17_address0),
    .ce0(A_V_2_17_ce0),
    .q0(A_V_2_17_q0),
    .address1(A_V_2_17_address1),
    .ce1(A_V_2_17_ce1),
    .we1(A_V_2_17_we1),
    .d1(A_V_2_17_d1)
);

SMM_1u_75u_32u_s_eOg #(
    .DataWidth( 16 ),
    .AddressRange( 96 ),
    .AddressWidth( 7 ))
B_V_2_17_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(B_V_2_17_address0),
    .ce0(B_V_2_17_ce0),
    .q0(B_V_2_17_q0),
    .address1(B_V_2_17_address1),
    .ce1(B_V_2_17_ce1),
    .we1(B_V_2_17_we1),
    .d1(B_V_2_17_d1)
);

SMM_1u_75u_32u_s_dEe #(
    .DataWidth( 16 ),
    .AddressRange( 3 ),
    .AddressWidth( 2 ))
A_V_2_18_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(A_V_2_18_address0),
    .ce0(A_V_2_18_ce0),
    .q0(A_V_2_18_q0),
    .address1(A_V_2_18_address1),
    .ce1(A_V_2_18_ce1),
    .we1(A_V_2_18_we1),
    .d1(A_V_2_18_d1)
);

SMM_1u_75u_32u_s_eOg #(
    .DataWidth( 16 ),
    .AddressRange( 96 ),
    .AddressWidth( 7 ))
B_V_2_18_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(B_V_2_18_address0),
    .ce0(B_V_2_18_ce0),
    .q0(B_V_2_18_q0),
    .address1(B_V_2_18_address1),
    .ce1(B_V_2_18_ce1),
    .we1(B_V_2_18_we1),
    .d1(B_V_2_18_d1)
);

SMM_1u_75u_32u_s_dEe #(
    .DataWidth( 16 ),
    .AddressRange( 3 ),
    .AddressWidth( 2 ))
A_V_2_19_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(A_V_2_19_address0),
    .ce0(A_V_2_19_ce0),
    .q0(A_V_2_19_q0),
    .address1(A_V_2_19_address1),
    .ce1(A_V_2_19_ce1),
    .we1(A_V_2_19_we1),
    .d1(A_V_2_19_d1)
);

SMM_1u_75u_32u_s_eOg #(
    .DataWidth( 16 ),
    .AddressRange( 96 ),
    .AddressWidth( 7 ))
B_V_2_19_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(B_V_2_19_address0),
    .ce0(B_V_2_19_ce0),
    .q0(B_V_2_19_q0),
    .address1(B_V_2_19_address1),
    .ce1(B_V_2_19_ce1),
    .we1(B_V_2_19_we1),
    .d1(B_V_2_19_d1)
);

SMM_1u_75u_32u_s_dEe #(
    .DataWidth( 16 ),
    .AddressRange( 3 ),
    .AddressWidth( 2 ))
A_V_2_20_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(A_V_2_20_address0),
    .ce0(A_V_2_20_ce0),
    .q0(A_V_2_20_q0),
    .address1(A_V_2_20_address1),
    .ce1(A_V_2_20_ce1),
    .we1(A_V_2_20_we1),
    .d1(A_V_2_20_d1)
);

SMM_1u_75u_32u_s_eOg #(
    .DataWidth( 16 ),
    .AddressRange( 96 ),
    .AddressWidth( 7 ))
B_V_2_20_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(B_V_2_20_address0),
    .ce0(B_V_2_20_ce0),
    .q0(B_V_2_20_q0),
    .address1(B_V_2_20_address1),
    .ce1(B_V_2_20_ce1),
    .we1(B_V_2_20_we1),
    .d1(B_V_2_20_d1)
);

SMM_1u_75u_32u_s_dEe #(
    .DataWidth( 16 ),
    .AddressRange( 3 ),
    .AddressWidth( 2 ))
A_V_2_21_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(A_V_2_21_address0),
    .ce0(A_V_2_21_ce0),
    .q0(A_V_2_21_q0),
    .address1(A_V_2_21_address1),
    .ce1(A_V_2_21_ce1),
    .we1(A_V_2_21_we1),
    .d1(A_V_2_21_d1)
);

SMM_1u_75u_32u_s_eOg #(
    .DataWidth( 16 ),
    .AddressRange( 96 ),
    .AddressWidth( 7 ))
B_V_2_21_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(B_V_2_21_address0),
    .ce0(B_V_2_21_ce0),
    .q0(B_V_2_21_q0),
    .address1(B_V_2_21_address1),
    .ce1(B_V_2_21_ce1),
    .we1(B_V_2_21_we1),
    .d1(B_V_2_21_d1)
);

SMM_1u_75u_32u_s_dEe #(
    .DataWidth( 16 ),
    .AddressRange( 3 ),
    .AddressWidth( 2 ))
A_V_2_22_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(A_V_2_22_address0),
    .ce0(A_V_2_22_ce0),
    .q0(A_V_2_22_q0),
    .address1(A_V_2_22_address1),
    .ce1(A_V_2_22_ce1),
    .we1(A_V_2_22_we1),
    .d1(A_V_2_22_d1)
);

SMM_1u_75u_32u_s_eOg #(
    .DataWidth( 16 ),
    .AddressRange( 96 ),
    .AddressWidth( 7 ))
B_V_2_22_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(B_V_2_22_address0),
    .ce0(B_V_2_22_ce0),
    .q0(B_V_2_22_q0),
    .address1(B_V_2_22_address1),
    .ce1(B_V_2_22_ce1),
    .we1(B_V_2_22_we1),
    .d1(B_V_2_22_d1)
);

SMM_1u_75u_32u_s_dEe #(
    .DataWidth( 16 ),
    .AddressRange( 3 ),
    .AddressWidth( 2 ))
A_V_2_23_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(A_V_2_23_address0),
    .ce0(A_V_2_23_ce0),
    .q0(A_V_2_23_q0),
    .address1(A_V_2_23_address1),
    .ce1(A_V_2_23_ce1),
    .we1(A_V_2_23_we1),
    .d1(A_V_2_23_d1)
);

SMM_1u_75u_32u_s_eOg #(
    .DataWidth( 16 ),
    .AddressRange( 96 ),
    .AddressWidth( 7 ))
B_V_2_23_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(B_V_2_23_address0),
    .ce0(B_V_2_23_ce0),
    .q0(B_V_2_23_q0),
    .address1(B_V_2_23_address1),
    .ce1(B_V_2_23_ce1),
    .we1(B_V_2_23_we1),
    .d1(B_V_2_23_d1)
);

SMM_1u_75u_32u_s_dEe #(
    .DataWidth( 16 ),
    .AddressRange( 3 ),
    .AddressWidth( 2 ))
A_V_2_24_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(A_V_2_24_address0),
    .ce0(A_V_2_24_ce0),
    .q0(A_V_2_24_q0),
    .address1(A_V_2_24_address1),
    .ce1(A_V_2_24_ce1),
    .we1(A_V_2_24_we1),
    .d1(A_V_2_24_d1)
);

SMM_1u_75u_32u_s_eOg #(
    .DataWidth( 16 ),
    .AddressRange( 96 ),
    .AddressWidth( 7 ))
B_V_2_24_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(B_V_2_24_address0),
    .ce0(B_V_2_24_ce0),
    .q0(B_V_2_24_q0),
    .address1(B_V_2_24_address1),
    .ce1(B_V_2_24_ce1),
    .we1(B_V_2_24_we1),
    .d1(B_V_2_24_d1)
);

cifar_10_urem_7ns1iI #(
    .ID( 1 ),
    .NUM_STAGE( 11 ),
    .din0_WIDTH( 7 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 7 ))
cifar_10_urem_7ns1iI_U20(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(select_ln78_fu_2962_p3),
    .din1(grp_fu_2230_p1),
    .ce(grp_fu_2230_ce),
    .dout(grp_fu_2230_p2)
);

cifar_10_mul_32s_bkb #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
cifar_10_mul_32s_bkb_U21(
    .din0(tmp_V_112_reg_3374),
    .din1(tmp_V_106_reg_3360),
    .dout(KER_size_0_fu_2253_p2)
);

cifar_10_mul_32s_bkb #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
cifar_10_mul_32s_bkb_U22(
    .din0(tmp_V_106_reg_3360),
    .din1(KER_size_0_reg_3400),
    .dout(KER_size_1_fu_2289_p2)
);

cifar_10_mul_32s_bkb #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
cifar_10_mul_32s_bkb_U23(
    .din0(tmp_V_108_reg_3368),
    .din1(KER_size_1_reg_3415),
    .dout(KER_bound_fu_2293_p2)
);

cifar_10_mul_mul_2iS #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 32 ))
cifar_10_mul_mul_2iS_U24(
    .din0(B_V_2_1_load_reg_3738),
    .din1(A_V_2_1_q0),
    .dout(mul_ln1352_49_fu_3176_p2)
);

cifar_10_mul_mul_2iS #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 32 ))
cifar_10_mul_mul_2iS_U25(
    .din0(B_V_2_4_load_reg_3743),
    .din1(A_V_2_4_q0),
    .dout(mul_ln1352_52_fu_3182_p2)
);

cifar_10_mul_mul_2iS #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 32 ))
cifar_10_mul_mul_2iS_U26(
    .din0(B_V_2_7_load_reg_3748),
    .din1(A_V_2_7_q0),
    .dout(mul_ln1352_55_fu_3188_p2)
);

cifar_10_mul_mul_2iS #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 32 ))
cifar_10_mul_mul_2iS_U27(
    .din0(B_V_2_10_load_reg_3753),
    .din1(A_V_2_10_q0),
    .dout(mul_ln1352_58_fu_3194_p2)
);

cifar_10_mul_mul_2iS #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 32 ))
cifar_10_mul_mul_2iS_U28(
    .din0(B_V_2_13_load_reg_3758),
    .din1(A_V_2_13_q0),
    .dout(mul_ln1352_61_fu_3200_p2)
);

cifar_10_mul_mul_2iS #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 32 ))
cifar_10_mul_mul_2iS_U29(
    .din0(B_V_2_16_load_reg_3763),
    .din1(A_V_2_16_q0),
    .dout(mul_ln1352_64_fu_3206_p2)
);

cifar_10_mul_mul_2iS #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 32 ))
cifar_10_mul_mul_2iS_U30(
    .din0(B_V_2_19_load_reg_3768),
    .din1(A_V_2_19_q0),
    .dout(mul_ln1352_67_fu_3212_p2)
);

cifar_10_mul_mul_2iS #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 32 ))
cifar_10_mul_mul_2iS_U31(
    .din0(B_V_2_21_load_reg_3773),
    .din1(A_V_2_21_q0),
    .dout(mul_ln1352_69_fu_3218_p2)
);

cifar_10_mul_mul_2iS #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 32 ))
cifar_10_mul_mul_2iS_U32(
    .din0(B_V_2_23_load_reg_3778),
    .din1(A_V_2_23_q0),
    .dout(mul_ln1352_71_fu_3224_p2)
);

cifar_10_mac_mula3i2 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
cifar_10_mac_mula3i2_U33(
    .din0(B_V_2_2_load_reg_3873),
    .din1(A_V_2_2_q0),
    .din2(mul_ln1352_49_reg_3868),
    .dout(grp_fu_3230_p3)
);

cifar_10_mac_mula3i2 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
cifar_10_mac_mula3i2_U34(
    .din0(B_V_2_5_load_reg_3883),
    .din1(A_V_2_5_q0),
    .din2(mul_ln1352_52_reg_3878),
    .dout(grp_fu_3237_p3)
);

cifar_10_mac_mula3i2 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
cifar_10_mac_mula3i2_U35(
    .din0(B_V_2_6_load_reg_3888),
    .din1(A_V_2_6_q0),
    .din2(grp_fu_3251_p3),
    .dout(grp_fu_3244_p3)
);

cifar_10_mac_mula3i2 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
cifar_10_mac_mula3i2_U36(
    .din0(B_V_2_8_load_reg_3903),
    .din1(A_V_2_8_load_reg_3898),
    .din2(mul_ln1352_55_reg_3893),
    .dout(grp_fu_3251_p3)
);

cifar_10_mac_mula3i2 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
cifar_10_mac_mula3i2_U37(
    .din0(B_V_2_9_load_reg_3908),
    .din1(A_V_2_9_q0),
    .din2(grp_fu_3266_p3),
    .dout(grp_fu_3259_p3)
);

cifar_10_mac_mula3i2 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
cifar_10_mac_mula3i2_U38(
    .din0(B_V_2_11_load_reg_3923),
    .din1(A_V_2_11_load_reg_3918),
    .din2(mul_ln1352_58_reg_3913),
    .dout(grp_fu_3266_p3)
);

cifar_10_mac_mula3i2 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
cifar_10_mac_mula3i2_U39(
    .din0(B_V_2_14_load_reg_3933),
    .din1(A_V_2_14_q0),
    .din2(mul_ln1352_61_reg_3928),
    .dout(grp_fu_3274_p3)
);

cifar_10_mac_mula3i2 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
cifar_10_mac_mula3i2_U40(
    .din0(B_V_2_17_load_reg_3943),
    .din1(A_V_2_17_q0),
    .din2(mul_ln1352_64_reg_3938),
    .dout(grp_fu_3281_p3)
);

cifar_10_mac_mula3i2 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
cifar_10_mac_mula3i2_U41(
    .din0(B_V_2_18_load_reg_3948),
    .din1(A_V_2_18_q0),
    .din2(grp_fu_3295_p3),
    .dout(grp_fu_3288_p3)
);

cifar_10_mac_mula3i2 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
cifar_10_mac_mula3i2_U42(
    .din0(B_V_2_20_load_reg_3963),
    .din1(A_V_2_20_load_reg_3958),
    .din2(mul_ln1352_67_reg_3953),
    .dout(grp_fu_3295_p3)
);

cifar_10_mac_mula3i2 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
cifar_10_mac_mula3i2_U43(
    .din0(B_V_2_22_load_reg_3973),
    .din1(A_V_2_22_q0),
    .din2(mul_ln1352_69_reg_3968),
    .dout(grp_fu_3303_p3)
);

cifar_10_mac_mula3i2 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
cifar_10_mac_mula3i2_U44(
    .din0(B_V_2_24_load_reg_3983),
    .din1(A_V_2_24_q0),
    .din2(mul_ln1352_71_reg_3978),
    .dout(grp_fu_3310_p3)
);

cifar_10_mac_mula3i2 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
cifar_10_mac_mula3i2_U45(
    .din0(B_V_2_0_load_reg_3993),
    .din1(A_V_2_0_load_reg_3988),
    .din2(add_ln700_reg_4028),
    .dout(grp_fu_3317_p3)
);

cifar_10_mac_mula3i2 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
cifar_10_mac_mula3i2_U46(
    .din0(B_V_2_3_load_reg_4003),
    .din1(A_V_2_3_load_reg_3998),
    .din2(add_ln700_50_reg_4033),
    .dout(grp_fu_3325_p3)
);

cifar_10_mac_mula3i2 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
cifar_10_mac_mula3i2_U47(
    .din0(B_V_2_12_load_reg_4013),
    .din1(A_V_2_12_load_reg_4008),
    .din2(add_ln700_59_reg_4048),
    .dout(grp_fu_3333_p3)
);

cifar_10_mac_mula3i2 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
cifar_10_mac_mula3i2_U48(
    .din0(B_V_2_15_load_reg_4023),
    .din1(A_V_2_15_load_reg_4018),
    .din2(add_ln700_61_reg_4053),
    .dout(grp_fu_3341_p3)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if ((1'b1 == ap_CS_fsm_state13)) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_condition_pp0_exit_iter0_state11) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
            ap_enable_reg_pp0_iter0 <= 1'b0;
        end else if ((1'b1 == ap_CS_fsm_state10)) begin
            ap_enable_reg_pp0_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b1 == ap_condition_pp0_exit_iter0_state11) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
            ap_enable_reg_pp0_iter1 <= (1'b1 ^ ap_condition_pp0_exit_iter0_state11);
        end else if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end else if ((1'b1 == ap_CS_fsm_state10)) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter0 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp1_stage0) & (1'b1 == ap_condition_pp1_exit_iter0_state16) & (1'b0 == ap_block_pp1_stage0_subdone))) begin
            ap_enable_reg_pp1_iter0 <= 1'b0;
        end else if (((icmp_ln102_fu_2338_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state15))) begin
            ap_enable_reg_pp1_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter1 <= 1'b0;
    end else begin
        if (((1'b1 == ap_condition_pp1_exit_iter0_state16) & (1'b0 == ap_block_pp1_stage0_subdone))) begin
            ap_enable_reg_pp1_iter1 <= (1'b1 ^ ap_condition_pp1_exit_iter0_state16);
        end else if ((1'b0 == ap_block_pp1_stage0_subdone)) begin
            ap_enable_reg_pp1_iter1 <= ap_enable_reg_pp1_iter0;
        end else if (((icmp_ln102_fu_2338_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state15))) begin
            ap_enable_reg_pp1_iter1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp2_iter0 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp2_stage0) & (1'b1 == ap_condition_pp2_exit_iter0_state19) & (1'b0 == ap_block_pp2_stage0_subdone))) begin
            ap_enable_reg_pp2_iter0 <= 1'b0;
        end else if ((1'b1 == ap_CS_fsm_state18)) begin
            ap_enable_reg_pp2_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp2_iter1 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp2_stage0_subdone)) begin
            if ((1'b1 == ap_condition_pp2_exit_iter0_state19)) begin
                ap_enable_reg_pp2_iter1 <= (1'b1 ^ ap_condition_pp2_exit_iter0_state19);
            end else if ((1'b1 == 1'b1)) begin
                ap_enable_reg_pp2_iter1 <= ap_enable_reg_pp2_iter0;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp2_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp2_stage0_subdone)) begin
            ap_enable_reg_pp2_iter2 <= ap_enable_reg_pp2_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp2_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp2_stage0_subdone)) begin
            ap_enable_reg_pp2_iter3 <= ap_enable_reg_pp2_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp2_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp2_stage0_subdone)) begin
            ap_enable_reg_pp2_iter4 <= ap_enable_reg_pp2_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp2_iter5 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp2_stage0_subdone)) begin
            ap_enable_reg_pp2_iter5 <= ap_enable_reg_pp2_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp2_iter6 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp2_stage0_subdone)) begin
            ap_enable_reg_pp2_iter6 <= ap_enable_reg_pp2_iter5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp2_iter7 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp2_stage0_subdone)) begin
            ap_enable_reg_pp2_iter7 <= ap_enable_reg_pp2_iter6;
        end else if ((1'b1 == ap_CS_fsm_state18)) begin
            ap_enable_reg_pp2_iter7 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp3_iter0 <= 1'b0;
    end else begin
        if (((1'b1 == ap_condition_pp3_exit_iter0_state29) & (1'b1 == ap_CS_fsm_pp3_stage0) & (1'b0 == ap_block_pp3_stage0_subdone))) begin
            ap_enable_reg_pp3_iter0 <= 1'b0;
        end else if ((1'b1 == ap_CS_fsm_state28)) begin
            ap_enable_reg_pp3_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp3_iter1 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp3_stage0_subdone)) begin
            if ((1'b1 == ap_condition_pp3_exit_iter0_state29)) begin
                ap_enable_reg_pp3_iter1 <= (1'b1 ^ ap_condition_pp3_exit_iter0_state29);
            end else if ((1'b1 == 1'b1)) begin
                ap_enable_reg_pp3_iter1 <= ap_enable_reg_pp3_iter0;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp3_iter10 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp3_stage0_subdone)) begin
            ap_enable_reg_pp3_iter10 <= ap_enable_reg_pp3_iter9;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp3_iter11 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp3_stage0_subdone)) begin
            ap_enable_reg_pp3_iter11 <= ap_enable_reg_pp3_iter10;
        end else if ((1'b1 == ap_CS_fsm_state28)) begin
            ap_enable_reg_pp3_iter11 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp3_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp3_stage0_subdone)) begin
            ap_enable_reg_pp3_iter2 <= ap_enable_reg_pp3_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp3_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp3_stage0_subdone)) begin
            ap_enable_reg_pp3_iter3 <= ap_enable_reg_pp3_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp3_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp3_stage0_subdone)) begin
            ap_enable_reg_pp3_iter4 <= ap_enable_reg_pp3_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp3_iter5 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp3_stage0_subdone)) begin
            ap_enable_reg_pp3_iter5 <= ap_enable_reg_pp3_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp3_iter6 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp3_stage0_subdone)) begin
            ap_enable_reg_pp3_iter6 <= ap_enable_reg_pp3_iter5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp3_iter7 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp3_stage0_subdone)) begin
            ap_enable_reg_pp3_iter7 <= ap_enable_reg_pp3_iter6;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp3_iter8 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp3_stage0_subdone)) begin
            ap_enable_reg_pp3_iter8 <= ap_enable_reg_pp3_iter7;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp3_iter9 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp3_stage0_subdone)) begin
            ap_enable_reg_pp3_iter9 <= ap_enable_reg_pp3_iter8;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        start_once_reg <= 1'b0;
    end else begin
        if (((internal_ap_ready == 1'b0) & (real_start == 1'b1))) begin
            start_once_reg <= 1'b1;
        end else if ((internal_ap_ready == 1'b1)) begin
            start_once_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln149_fu_2297_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        i3_0_reg_2062 <= i_fu_2302_p2;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        i3_0_reg_2062 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln78_reg_4100 == 1'd0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0) & (1'b0 == ap_block_pp3_stage0_11001))) begin
        i_0_reg_2208 <= select_ln78_5_reg_4116;
    end else if ((1'b1 == ap_CS_fsm_state28)) begin
        i_0_reg_2208 <= 6'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (icmp_ln121_reg_3497 == 1'd0) & (1'b1 == ap_CS_fsm_pp2_stage0) & (ap_enable_reg_pp2_iter1 == 1'b1))) begin
        ib_0_reg_2163 <= select_ln127_6_reg_3516;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        ib_0_reg_2163 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (icmp_ln121_reg_3497 == 1'd0) & (1'b1 == ap_CS_fsm_pp2_stage0) & (ap_enable_reg_pp2_iter1 == 1'b1))) begin
        ic_0_reg_2186 <= ic_reg_3526;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        ic_0_reg_2186 <= 2'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (icmp_ln121_fu_2534_p2 == 1'd0) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        indvar_flatten6_reg_2152 <= add_ln121_fu_2539_p2;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        indvar_flatten6_reg_2152 <= 34'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln78_fu_2938_p2 == 1'd0) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0) & (1'b0 == ap_block_pp3_stage0_11001))) begin
        indvar_flatten_reg_2197 <= add_ln78_fu_2944_p2;
    end else if ((1'b1 == ap_CS_fsm_state28)) begin
        indvar_flatten_reg_2197 <= 12'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state27)) begin
        iter_0_reg_2084 <= add_ln102_reg_3451;
    end else if (((icmp_ln96_fu_2308_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state14))) begin
        iter_0_reg_2084 <= 31'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln102_fu_2338_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state15))) begin
        j2_0_reg_2095 <= 7'd0;
    end else if (((1'b0 == ap_block_pp1_stage0_11001) & (icmp_ln105_fu_2349_p2 == 1'd0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        j2_0_reg_2095 <= j_3_fu_2355_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln78_fu_2938_p2 == 1'd0) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0) & (1'b0 == ap_block_pp3_stage0_11001))) begin
        j_0_reg_2219 <= j_fu_3011_p2;
    end else if ((1'b1 == ap_CS_fsm_state28)) begin
        j_0_reg_2219 <= 7'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln102_fu_2338_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state15))) begin
        num_imag_0_reg_2073 <= num_imag_reg_3437;
    end else if ((~((out_stream_V_V_full_n == 1'b0) | (in_stream_a_V_V_empty_n == 1'b0)) & (icmp_ln72_fu_2235_p2 == 1'd0) & (icmp_ln95_fu_2248_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state8))) begin
        num_imag_0_reg_2073 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (icmp_ln121_reg_3497_pp2_iter6_reg == 1'd0) & (ap_enable_reg_pp2_iter7 == 1'b1))) begin
        p_0300_0_reg_2174 <= add_ln700_72_reg_4083;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        p_0300_0_reg_2174 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln102_fu_2338_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state15))) begin
        phi_mul1812_reg_2117 <= 14'd0;
    end else if (((1'b0 == ap_block_pp1_stage0_11001) & (icmp_ln105_fu_2349_p2 == 1'd0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        phi_mul1812_reg_2117 <= add_ln108_1_fu_2381_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln102_fu_2338_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state15))) begin
        phi_mul_reg_2106 <= 14'd0;
    end else if (((1'b0 == ap_block_pp1_stage0_11001) & (icmp_ln105_fu_2349_p2 == 1'd0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        phi_mul_reg_2106 <= add_ln108_fu_2375_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln102_fu_2338_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state15))) begin
        phi_urem1814_reg_2140 <= 7'd0;
    end else if (((1'b0 == ap_block_pp1_stage0_11001) & (icmp_ln105_reg_3456 == 1'd0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        phi_urem1814_reg_2140 <= select_ln115_fu_2506_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln102_fu_2338_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state15))) begin
        phi_urem_reg_2128 <= 7'd0;
    end else if (((1'b0 == ap_block_pp1_stage0_11001) & (icmp_ln105_reg_3456 == 1'd0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        phi_urem_reg_2128 <= select_ln115_1_fu_2526_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln96_fu_2308_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state14))) begin
        A_COL_ITER_reg_3442 <= A_COL_ITER_fu_2323_p2;
        A_ROW_2 <= B_ROW_2_load_reg_3391;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (icmp_ln121_reg_3497_pp2_iter3_reg == 1'd0) & (ap_enable_reg_pp2_iter4 == 1'b1))) begin
        A_V_2_0_load_reg_3988 <= A_V_2_0_q0;
        A_V_2_12_load_reg_4008 <= A_V_2_12_q0;
        A_V_2_15_load_reg_4018 <= A_V_2_15_q0;
        A_V_2_3_load_reg_3998 <= A_V_2_3_q0;
        B_V_2_0_load_reg_3993 <= B_V_2_0_q0;
        B_V_2_12_load_reg_4013 <= B_V_2_12_q0;
        B_V_2_15_load_reg_4023 <= B_V_2_15_q0;
        B_V_2_3_load_reg_4003 <= B_V_2_3_q0;
        add_ln700_50_reg_4033 <= grp_fu_3237_p3;
        add_ln700_54_reg_4038 <= grp_fu_3244_p3;
        add_ln700_56_reg_4043 <= grp_fu_3259_p3;
        add_ln700_59_reg_4048 <= grp_fu_3274_p3;
        add_ln700_61_reg_4053 <= grp_fu_3281_p3;
        add_ln700_65_reg_4058 <= grp_fu_3288_p3;
        add_ln700_66_reg_4063 <= grp_fu_3303_p3;
        add_ln700_67_reg_4068 <= grp_fu_3310_p3;
        add_ln700_reg_4028 <= grp_fu_3230_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (icmp_ln121_reg_3497_pp2_iter2_reg == 1'd0) & (ap_enable_reg_pp2_iter3 == 1'b1))) begin
        A_V_2_11_load_reg_3918 <= A_V_2_11_q0;
        A_V_2_20_load_reg_3958 <= A_V_2_20_q0;
        A_V_2_8_load_reg_3898 <= A_V_2_8_q0;
        B_V_2_11_load_reg_3923 <= B_V_2_11_q0;
        B_V_2_14_load_reg_3933 <= B_V_2_14_q0;
        B_V_2_17_load_reg_3943 <= B_V_2_17_q0;
        B_V_2_18_load_reg_3948 <= B_V_2_18_q0;
        B_V_2_20_load_reg_3963 <= B_V_2_20_q0;
        B_V_2_22_load_reg_3973 <= B_V_2_22_q0;
        B_V_2_24_load_reg_3983 <= B_V_2_24_q0;
        B_V_2_2_load_reg_3873 <= B_V_2_2_q0;
        B_V_2_5_load_reg_3883 <= B_V_2_5_q0;
        B_V_2_6_load_reg_3888 <= B_V_2_6_q0;
        B_V_2_8_load_reg_3903 <= B_V_2_8_q0;
        B_V_2_9_load_reg_3908 <= B_V_2_9_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((~((out_stream_V_V_full_n == 1'b0) | (in_stream_a_V_V_empty_n == 1'b0)) & (icmp_ln72_fu_2235_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state8))) begin
        B_COL_2 <= tmp_V_112_reg_3374;
        OFMDim_current_2 <= tmp_V_114_reg_3382;
        mul_ln75_reg_3410 <= mul_ln75_fu_2280_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state28)) begin
        B_ROW_2 <= mul_ln75_3_fu_2919_p2;
        mul_ln75_3_reg_4095 <= mul_ln75_3_fu_2919_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~((out_stream_V_V_full_n == 1'b0) | (in_stream_a_V_V_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state8))) begin
        B_ROW_2_load_reg_3391 <= B_ROW_2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (icmp_ln121_reg_3497_pp2_iter1_reg == 1'd0) & (ap_enable_reg_pp2_iter2 == 1'b1))) begin
        B_V_2_10_load_reg_3753 <= B_V_2_10_q0;
        B_V_2_13_load_reg_3758 <= B_V_2_13_q0;
        B_V_2_16_load_reg_3763 <= B_V_2_16_q0;
        B_V_2_19_load_reg_3768 <= B_V_2_19_q0;
        B_V_2_1_load_reg_3738 <= B_V_2_1_q0;
        B_V_2_21_load_reg_3773 <= B_V_2_21_q0;
        B_V_2_23_load_reg_3778 <= B_V_2_23_q0;
        B_V_2_4_load_reg_3743 <= B_V_2_4_q0;
        B_V_2_7_load_reg_3748 <= B_V_2_7_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        KER_bound_reg_3420 <= KER_bound_fu_2293_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~((out_stream_V_V_full_n == 1'b0) | (in_stream_a_V_V_empty_n == 1'b0)) & (icmp_ln95_fu_2248_p2 == 1'd0) & (icmp_ln72_fu_2235_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state8))) begin
        KER_size_0_reg_3400 <= KER_size_0_fu_2253_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        KER_size_1_reg_3415 <= KER_size_1_fu_2289_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        add_ln102_reg_3451 <= add_ln102_fu_2343_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'd0 == and_ln82_reg_4123_pp3_iter9_reg) & (1'b0 == ap_block_pp3_stage0_11001))) begin
        add_ln180_1_reg_4132 <= add_ln180_1_fu_3037_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'd1 == and_ln82_reg_4123_pp3_iter9_reg) & (1'b0 == ap_block_pp3_stage0_11001))) begin
        add_ln180_reg_4137 <= add_ln180_fu_3047_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (icmp_ln121_fu_2534_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        add_ln215_reg_3521 <= add_ln215_fu_2599_p2;
        icmp_ln124_reg_3506 <= icmp_ln124_fu_2551_p2;
        select_ln127_5_reg_3511 <= select_ln127_5_fu_2557_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (icmp_ln121_reg_3497_pp2_iter4_reg == 1'd0))) begin
        add_ln700_58_reg_4073 <= add_ln700_58_fu_2819_p2;
        add_ln700_70_reg_4078 <= add_ln700_70_fu_2838_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (icmp_ln121_reg_3497_pp2_iter5_reg == 1'd0) & (ap_enable_reg_pp2_iter6 == 1'b1))) begin
        add_ln700_72_reg_4083 <= add_ln700_72_fu_2855_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln78_fu_2938_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage0) & (1'b0 == ap_block_pp3_stage0_11001))) begin
        and_ln82_reg_4123 <= and_ln82_fu_3005_p2;
        select_ln78_reg_4109 <= select_ln78_fu_2962_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp3_stage0_11001)) begin
        and_ln82_reg_4123_pp3_iter10_reg <= and_ln82_reg_4123_pp3_iter9_reg;
        and_ln82_reg_4123_pp3_iter2_reg <= and_ln82_reg_4123_pp3_iter1_reg;
        and_ln82_reg_4123_pp3_iter3_reg <= and_ln82_reg_4123_pp3_iter2_reg;
        and_ln82_reg_4123_pp3_iter4_reg <= and_ln82_reg_4123_pp3_iter3_reg;
        and_ln82_reg_4123_pp3_iter5_reg <= and_ln82_reg_4123_pp3_iter4_reg;
        and_ln82_reg_4123_pp3_iter6_reg <= and_ln82_reg_4123_pp3_iter5_reg;
        and_ln82_reg_4123_pp3_iter7_reg <= and_ln82_reg_4123_pp3_iter6_reg;
        and_ln82_reg_4123_pp3_iter8_reg <= and_ln82_reg_4123_pp3_iter7_reg;
        and_ln82_reg_4123_pp3_iter9_reg <= and_ln82_reg_4123_pp3_iter8_reg;
        select_ln78_5_reg_4116_pp3_iter2_reg <= select_ln78_5_reg_4116_pp3_iter1_reg;
        select_ln78_5_reg_4116_pp3_iter3_reg <= select_ln78_5_reg_4116_pp3_iter2_reg;
        select_ln78_5_reg_4116_pp3_iter4_reg <= select_ln78_5_reg_4116_pp3_iter3_reg;
        select_ln78_5_reg_4116_pp3_iter5_reg <= select_ln78_5_reg_4116_pp3_iter4_reg;
        select_ln78_5_reg_4116_pp3_iter6_reg <= select_ln78_5_reg_4116_pp3_iter5_reg;
        select_ln78_5_reg_4116_pp3_iter7_reg <= select_ln78_5_reg_4116_pp3_iter6_reg;
        select_ln78_5_reg_4116_pp3_iter8_reg <= select_ln78_5_reg_4116_pp3_iter7_reg;
        select_ln78_5_reg_4116_pp3_iter9_reg <= select_ln78_5_reg_4116_pp3_iter8_reg;
        select_ln78_reg_4109_pp3_iter10_reg <= select_ln78_reg_4109_pp3_iter9_reg;
        select_ln78_reg_4109_pp3_iter2_reg <= select_ln78_reg_4109_pp3_iter1_reg;
        select_ln78_reg_4109_pp3_iter3_reg <= select_ln78_reg_4109_pp3_iter2_reg;
        select_ln78_reg_4109_pp3_iter4_reg <= select_ln78_reg_4109_pp3_iter3_reg;
        select_ln78_reg_4109_pp3_iter5_reg <= select_ln78_reg_4109_pp3_iter4_reg;
        select_ln78_reg_4109_pp3_iter6_reg <= select_ln78_reg_4109_pp3_iter5_reg;
        select_ln78_reg_4109_pp3_iter7_reg <= select_ln78_reg_4109_pp3_iter6_reg;
        select_ln78_reg_4109_pp3_iter8_reg <= select_ln78_reg_4109_pp3_iter7_reg;
        select_ln78_reg_4109_pp3_iter9_reg <= select_ln78_reg_4109_pp3_iter8_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp3_stage0) & (1'b0 == ap_block_pp3_stage0_11001))) begin
        and_ln82_reg_4123_pp3_iter1_reg <= and_ln82_reg_4123;
        icmp_ln78_reg_4100 <= icmp_ln78_fu_2938_p2;
        select_ln78_5_reg_4116_pp3_iter1_reg <= select_ln78_5_reg_4116;
        select_ln78_reg_4109_pp3_iter1_reg <= select_ln78_reg_4109;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (icmp_ln121_fu_2534_p2 == 1'd0) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        ic_reg_3526 <= ic_fu_2605_p2;
        select_ln127_6_reg_3516 <= select_ln127_6_fu_2565_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        icmp_ln105_reg_3456 <= icmp_ln105_fu_2349_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (icmp_ln105_fu_2349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        icmp_ln108_reg_3465 <= icmp_ln108_fu_2369_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        icmp_ln121_reg_3497 <= icmp_ln121_fu_2534_p2;
        icmp_ln121_reg_3497_pp2_iter1_reg <= icmp_ln121_reg_3497;
        icmp_ln124_reg_3506_pp2_iter1_reg <= icmp_ln124_reg_3506;
        select_ln127_5_reg_3511_pp2_iter1_reg <= select_ln127_5_reg_3511;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp2_stage0_11001)) begin
        icmp_ln121_reg_3497_pp2_iter2_reg <= icmp_ln121_reg_3497_pp2_iter1_reg;
        icmp_ln121_reg_3497_pp2_iter3_reg <= icmp_ln121_reg_3497_pp2_iter2_reg;
        icmp_ln121_reg_3497_pp2_iter4_reg <= icmp_ln121_reg_3497_pp2_iter3_reg;
        icmp_ln121_reg_3497_pp2_iter5_reg <= icmp_ln121_reg_3497_pp2_iter4_reg;
        icmp_ln121_reg_3497_pp2_iter6_reg <= icmp_ln121_reg_3497_pp2_iter5_reg;
        icmp_ln124_3_reg_3597_pp2_iter2_reg <= icmp_ln124_3_reg_3597;
        icmp_ln124_3_reg_3597_pp2_iter3_reg <= icmp_ln124_3_reg_3597_pp2_iter2_reg;
        icmp_ln124_3_reg_3597_pp2_iter4_reg <= icmp_ln124_3_reg_3597_pp2_iter3_reg;
        icmp_ln124_3_reg_3597_pp2_iter5_reg <= icmp_ln124_3_reg_3597_pp2_iter4_reg;
        icmp_ln124_3_reg_3597_pp2_iter6_reg <= icmp_ln124_3_reg_3597_pp2_iter5_reg;
        icmp_ln124_reg_3506_pp2_iter2_reg <= icmp_ln124_reg_3506_pp2_iter1_reg;
        icmp_ln124_reg_3506_pp2_iter3_reg <= icmp_ln124_reg_3506_pp2_iter2_reg;
        icmp_ln124_reg_3506_pp2_iter4_reg <= icmp_ln124_reg_3506_pp2_iter3_reg;
        icmp_ln124_reg_3506_pp2_iter5_reg <= icmp_ln124_reg_3506_pp2_iter4_reg;
        sext_ln215_148_reg_3532_pp2_iter2_reg <= sext_ln215_148_reg_3532;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (icmp_ln121_reg_3497 == 1'd0) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        icmp_ln124_3_reg_3597 <= icmp_ln124_3_fu_2623_p2;
        sext_ln215_148_reg_3532 <= sext_ln215_148_fu_2611_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        icmp_ln149_reg_3425 <= icmp_ln149_fu_2297_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (icmp_ln121_reg_3497_pp2_iter2_reg == 1'd0))) begin
        mul_ln1352_49_reg_3868 <= mul_ln1352_49_fu_3176_p2;
        mul_ln1352_52_reg_3878 <= mul_ln1352_52_fu_3182_p2;
        mul_ln1352_55_reg_3893 <= mul_ln1352_55_fu_3188_p2;
        mul_ln1352_58_reg_3913 <= mul_ln1352_58_fu_3194_p2;
        mul_ln1352_61_reg_3928 <= mul_ln1352_61_fu_3200_p2;
        mul_ln1352_64_reg_3938 <= mul_ln1352_64_fu_3206_p2;
        mul_ln1352_67_reg_3953 <= mul_ln1352_67_fu_3212_p2;
        mul_ln1352_69_reg_3968 <= mul_ln1352_69_fu_3218_p2;
        mul_ln1352_71_reg_3978 <= mul_ln1352_71_fu_3224_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        num_imag_reg_3437 <= num_imag_fu_2313_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln78_fu_2938_p2 == 1'd0) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0) & (1'b0 == ap_block_pp3_stage0_11001))) begin
        select_ln78_5_reg_4116 <= select_ln78_5_fu_2975_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~((out_stream_V_V_full_n == 1'b0) | (in_stream_a_V_V_empty_n == 1'b0)) & (icmp_ln72_fu_2235_p2 == 1'd0) & (icmp_ln95_fu_2248_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state8))) begin
        sub_ln96_reg_3405 <= sub_ln96_fu_2269_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (icmp_ln105_fu_2349_p2 == 1'd0) & (icmp_ln108_fu_2369_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        tmp_3_reg_3483 <= {{phi_mul_reg_2106[13:9]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (icmp_ln124_3_reg_3597_pp2_iter5_reg == 1'd1))) begin
        tmp_62_reg_4090 <= {{sub_ln1371_fu_2861_p2[31:15]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (icmp_ln108_fu_2369_p2 == 1'd0) & (icmp_ln105_fu_2349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        tmp_7_reg_3479 <= {{phi_mul1812_reg_2117[13:9]}};
    end
end

always @ (posedge ap_clk) begin
    if ((~((out_stream_V_V_full_n == 1'b0) | (in_stream_a_V_V_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state2))) begin
        tmp_V_104_reg_3355 <= in_stream_a_V_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if ((~((out_stream_V_V_full_n == 1'b0) | (in_stream_a_V_V_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state3))) begin
        tmp_V_106_reg_3360 <= in_stream_a_V_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if ((~((out_stream_V_V_full_n == 1'b0) | (in_stream_a_V_V_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state4))) begin
        tmp_V_108_reg_3368 <= in_stream_a_V_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if ((~((out_stream_V_V_full_n == 1'b0) | (in_stream_a_V_V_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state6))) begin
        tmp_V_112_reg_3374 <= in_stream_a_V_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if ((~((out_stream_V_V_full_n == 1'b0) | (in_stream_a_V_V_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state7))) begin
        tmp_V_114_reg_3382 <= in_stream_a_V_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_done_reg == 1'b1) | (out_stream_V_V_full_n == 1'b0) | (in_stream_a_V_V_empty_n == 1'b0) | (real_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        tmp_V_reg_3349 <= in_stream_a_V_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (icmp_ln121_reg_3497_pp2_iter1_reg == 1'd0))) begin
        zext_ln215_reg_3601[1 : 0] <= zext_ln215_fu_2628_p1[1 : 0];
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_694)) begin
        if (((tmp_3_reg_3483 == 5'd0) & (icmp_ln108_reg_3465 == 1'd1))) begin
            A_V_2_0_address1 = zext_ln180_8_fu_2465_p1;
        end else if (((tmp_7_reg_3479 == 5'd0) & (icmp_ln108_reg_3465 == 1'd0))) begin
            A_V_2_0_address1 = zext_ln180_9_fu_2407_p1;
        end else begin
            A_V_2_0_address1 = 'bx;
        end
    end else begin
        A_V_2_0_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter3 == 1'b1))) begin
        A_V_2_0_ce0 = 1'b1;
    end else begin
        A_V_2_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((tmp_7_reg_3479 == 5'd0) & (1'b0 == ap_block_pp1_stage0_11001) & (icmp_ln108_reg_3465 == 1'd0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)) | ((tmp_3_reg_3483 == 5'd0) & (1'b0 == ap_block_pp1_stage0_11001) & (icmp_ln108_reg_3465 == 1'd1) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        A_V_2_0_ce1 = 1'b1;
    end else begin
        A_V_2_0_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_694)) begin
        if (((tmp_3_reg_3483 == 5'd0) & (icmp_ln108_reg_3465 == 1'd1))) begin
            A_V_2_0_d1 = trunc_ln68_3_fu_2436_p1;
        end else if (((tmp_7_reg_3479 == 5'd0) & (icmp_ln108_reg_3465 == 1'd0))) begin
            A_V_2_0_d1 = 16'd0;
        end else begin
            A_V_2_0_d1 = 'bx;
        end
    end else begin
        A_V_2_0_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((tmp_7_reg_3479 == 5'd0) & (1'b0 == ap_block_pp1_stage0_11001) & (icmp_ln108_reg_3465 == 1'd0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)) | ((tmp_3_reg_3483 == 5'd0) & (1'b0 == ap_block_pp1_stage0_11001) & (icmp_ln108_reg_3465 == 1'd1) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        A_V_2_0_we1 = 1'b1;
    end else begin
        A_V_2_0_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_694)) begin
        if (((tmp_3_reg_3483 == 5'd10) & (icmp_ln108_reg_3465 == 1'd1))) begin
            A_V_2_10_address1 = zext_ln180_8_fu_2465_p1;
        end else if (((tmp_7_reg_3479 == 5'd10) & (icmp_ln108_reg_3465 == 1'd0))) begin
            A_V_2_10_address1 = zext_ln180_9_fu_2407_p1;
        end else begin
            A_V_2_10_address1 = 'bx;
        end
    end else begin
        A_V_2_10_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter2 == 1'b1))) begin
        A_V_2_10_ce0 = 1'b1;
    end else begin
        A_V_2_10_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((tmp_7_reg_3479 == 5'd10) & (1'b0 == ap_block_pp1_stage0_11001) & (icmp_ln108_reg_3465 == 1'd0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)) | ((tmp_3_reg_3483 == 5'd10) & (1'b0 == ap_block_pp1_stage0_11001) & (icmp_ln108_reg_3465 == 1'd1) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        A_V_2_10_ce1 = 1'b1;
    end else begin
        A_V_2_10_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_694)) begin
        if (((tmp_3_reg_3483 == 5'd10) & (icmp_ln108_reg_3465 == 1'd1))) begin
            A_V_2_10_d1 = trunc_ln68_3_fu_2436_p1;
        end else if (((tmp_7_reg_3479 == 5'd10) & (icmp_ln108_reg_3465 == 1'd0))) begin
            A_V_2_10_d1 = 16'd0;
        end else begin
            A_V_2_10_d1 = 'bx;
        end
    end else begin
        A_V_2_10_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((tmp_7_reg_3479 == 5'd10) & (1'b0 == ap_block_pp1_stage0_11001) & (icmp_ln108_reg_3465 == 1'd0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)) | ((tmp_3_reg_3483 == 5'd10) & (1'b0 == ap_block_pp1_stage0_11001) & (icmp_ln108_reg_3465 == 1'd1) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        A_V_2_10_we1 = 1'b1;
    end else begin
        A_V_2_10_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_694)) begin
        if (((tmp_3_reg_3483 == 5'd11) & (icmp_ln108_reg_3465 == 1'd1))) begin
            A_V_2_11_address1 = zext_ln180_8_fu_2465_p1;
        end else if (((tmp_7_reg_3479 == 5'd11) & (icmp_ln108_reg_3465 == 1'd0))) begin
            A_V_2_11_address1 = zext_ln180_9_fu_2407_p1;
        end else begin
            A_V_2_11_address1 = 'bx;
        end
    end else begin
        A_V_2_11_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter2 == 1'b1))) begin
        A_V_2_11_ce0 = 1'b1;
    end else begin
        A_V_2_11_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((tmp_7_reg_3479 == 5'd11) & (1'b0 == ap_block_pp1_stage0_11001) & (icmp_ln108_reg_3465 == 1'd0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)) | ((tmp_3_reg_3483 == 5'd11) & (1'b0 == ap_block_pp1_stage0_11001) & (icmp_ln108_reg_3465 == 1'd1) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        A_V_2_11_ce1 = 1'b1;
    end else begin
        A_V_2_11_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_694)) begin
        if (((tmp_3_reg_3483 == 5'd11) & (icmp_ln108_reg_3465 == 1'd1))) begin
            A_V_2_11_d1 = trunc_ln68_3_fu_2436_p1;
        end else if (((tmp_7_reg_3479 == 5'd11) & (icmp_ln108_reg_3465 == 1'd0))) begin
            A_V_2_11_d1 = 16'd0;
        end else begin
            A_V_2_11_d1 = 'bx;
        end
    end else begin
        A_V_2_11_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((tmp_7_reg_3479 == 5'd11) & (1'b0 == ap_block_pp1_stage0_11001) & (icmp_ln108_reg_3465 == 1'd0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)) | ((tmp_3_reg_3483 == 5'd11) & (1'b0 == ap_block_pp1_stage0_11001) & (icmp_ln108_reg_3465 == 1'd1) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        A_V_2_11_we1 = 1'b1;
    end else begin
        A_V_2_11_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_694)) begin
        if (((tmp_3_reg_3483 == 5'd12) & (icmp_ln108_reg_3465 == 1'd1))) begin
            A_V_2_12_address1 = zext_ln180_8_fu_2465_p1;
        end else if (((tmp_7_reg_3479 == 5'd12) & (icmp_ln108_reg_3465 == 1'd0))) begin
            A_V_2_12_address1 = zext_ln180_9_fu_2407_p1;
        end else begin
            A_V_2_12_address1 = 'bx;
        end
    end else begin
        A_V_2_12_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter3 == 1'b1))) begin
        A_V_2_12_ce0 = 1'b1;
    end else begin
        A_V_2_12_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((tmp_7_reg_3479 == 5'd12) & (1'b0 == ap_block_pp1_stage0_11001) & (icmp_ln108_reg_3465 == 1'd0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)) | ((tmp_3_reg_3483 == 5'd12) & (1'b0 == ap_block_pp1_stage0_11001) & (icmp_ln108_reg_3465 == 1'd1) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        A_V_2_12_ce1 = 1'b1;
    end else begin
        A_V_2_12_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_694)) begin
        if (((tmp_3_reg_3483 == 5'd12) & (icmp_ln108_reg_3465 == 1'd1))) begin
            A_V_2_12_d1 = trunc_ln68_3_fu_2436_p1;
        end else if (((tmp_7_reg_3479 == 5'd12) & (icmp_ln108_reg_3465 == 1'd0))) begin
            A_V_2_12_d1 = 16'd0;
        end else begin
            A_V_2_12_d1 = 'bx;
        end
    end else begin
        A_V_2_12_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((tmp_7_reg_3479 == 5'd12) & (1'b0 == ap_block_pp1_stage0_11001) & (icmp_ln108_reg_3465 == 1'd0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)) | ((tmp_3_reg_3483 == 5'd12) & (1'b0 == ap_block_pp1_stage0_11001) & (icmp_ln108_reg_3465 == 1'd1) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        A_V_2_12_we1 = 1'b1;
    end else begin
        A_V_2_12_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_694)) begin
        if (((tmp_3_reg_3483 == 5'd13) & (icmp_ln108_reg_3465 == 1'd1))) begin
            A_V_2_13_address1 = zext_ln180_8_fu_2465_p1;
        end else if (((tmp_7_reg_3479 == 5'd13) & (icmp_ln108_reg_3465 == 1'd0))) begin
            A_V_2_13_address1 = zext_ln180_9_fu_2407_p1;
        end else begin
            A_V_2_13_address1 = 'bx;
        end
    end else begin
        A_V_2_13_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter2 == 1'b1))) begin
        A_V_2_13_ce0 = 1'b1;
    end else begin
        A_V_2_13_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((tmp_7_reg_3479 == 5'd13) & (1'b0 == ap_block_pp1_stage0_11001) & (icmp_ln108_reg_3465 == 1'd0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)) | ((tmp_3_reg_3483 == 5'd13) & (1'b0 == ap_block_pp1_stage0_11001) & (icmp_ln108_reg_3465 == 1'd1) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        A_V_2_13_ce1 = 1'b1;
    end else begin
        A_V_2_13_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_694)) begin
        if (((tmp_3_reg_3483 == 5'd13) & (icmp_ln108_reg_3465 == 1'd1))) begin
            A_V_2_13_d1 = trunc_ln68_3_fu_2436_p1;
        end else if (((tmp_7_reg_3479 == 5'd13) & (icmp_ln108_reg_3465 == 1'd0))) begin
            A_V_2_13_d1 = 16'd0;
        end else begin
            A_V_2_13_d1 = 'bx;
        end
    end else begin
        A_V_2_13_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((tmp_7_reg_3479 == 5'd13) & (1'b0 == ap_block_pp1_stage0_11001) & (icmp_ln108_reg_3465 == 1'd0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)) | ((tmp_3_reg_3483 == 5'd13) & (1'b0 == ap_block_pp1_stage0_11001) & (icmp_ln108_reg_3465 == 1'd1) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        A_V_2_13_we1 = 1'b1;
    end else begin
        A_V_2_13_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_694)) begin
        if (((tmp_3_reg_3483 == 5'd14) & (icmp_ln108_reg_3465 == 1'd1))) begin
            A_V_2_14_address1 = zext_ln180_8_fu_2465_p1;
        end else if (((tmp_7_reg_3479 == 5'd14) & (icmp_ln108_reg_3465 == 1'd0))) begin
            A_V_2_14_address1 = zext_ln180_9_fu_2407_p1;
        end else begin
            A_V_2_14_address1 = 'bx;
        end
    end else begin
        A_V_2_14_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter3 == 1'b1))) begin
        A_V_2_14_ce0 = 1'b1;
    end else begin
        A_V_2_14_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((tmp_7_reg_3479 == 5'd14) & (1'b0 == ap_block_pp1_stage0_11001) & (icmp_ln108_reg_3465 == 1'd0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)) | ((tmp_3_reg_3483 == 5'd14) & (1'b0 == ap_block_pp1_stage0_11001) & (icmp_ln108_reg_3465 == 1'd1) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        A_V_2_14_ce1 = 1'b1;
    end else begin
        A_V_2_14_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_694)) begin
        if (((tmp_3_reg_3483 == 5'd14) & (icmp_ln108_reg_3465 == 1'd1))) begin
            A_V_2_14_d1 = trunc_ln68_3_fu_2436_p1;
        end else if (((tmp_7_reg_3479 == 5'd14) & (icmp_ln108_reg_3465 == 1'd0))) begin
            A_V_2_14_d1 = 16'd0;
        end else begin
            A_V_2_14_d1 = 'bx;
        end
    end else begin
        A_V_2_14_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((tmp_7_reg_3479 == 5'd14) & (1'b0 == ap_block_pp1_stage0_11001) & (icmp_ln108_reg_3465 == 1'd0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)) | ((tmp_3_reg_3483 == 5'd14) & (1'b0 == ap_block_pp1_stage0_11001) & (icmp_ln108_reg_3465 == 1'd1) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        A_V_2_14_we1 = 1'b1;
    end else begin
        A_V_2_14_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_694)) begin
        if (((tmp_3_reg_3483 == 5'd15) & (icmp_ln108_reg_3465 == 1'd1))) begin
            A_V_2_15_address1 = zext_ln180_8_fu_2465_p1;
        end else if (((tmp_7_reg_3479 == 5'd15) & (icmp_ln108_reg_3465 == 1'd0))) begin
            A_V_2_15_address1 = zext_ln180_9_fu_2407_p1;
        end else begin
            A_V_2_15_address1 = 'bx;
        end
    end else begin
        A_V_2_15_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter3 == 1'b1))) begin
        A_V_2_15_ce0 = 1'b1;
    end else begin
        A_V_2_15_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((tmp_7_reg_3479 == 5'd15) & (1'b0 == ap_block_pp1_stage0_11001) & (icmp_ln108_reg_3465 == 1'd0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)) | ((tmp_3_reg_3483 == 5'd15) & (1'b0 == ap_block_pp1_stage0_11001) & (icmp_ln108_reg_3465 == 1'd1) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        A_V_2_15_ce1 = 1'b1;
    end else begin
        A_V_2_15_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_694)) begin
        if (((tmp_3_reg_3483 == 5'd15) & (icmp_ln108_reg_3465 == 1'd1))) begin
            A_V_2_15_d1 = trunc_ln68_3_fu_2436_p1;
        end else if (((tmp_7_reg_3479 == 5'd15) & (icmp_ln108_reg_3465 == 1'd0))) begin
            A_V_2_15_d1 = 16'd0;
        end else begin
            A_V_2_15_d1 = 'bx;
        end
    end else begin
        A_V_2_15_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((tmp_7_reg_3479 == 5'd15) & (1'b0 == ap_block_pp1_stage0_11001) & (icmp_ln108_reg_3465 == 1'd0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)) | ((tmp_3_reg_3483 == 5'd15) & (1'b0 == ap_block_pp1_stage0_11001) & (icmp_ln108_reg_3465 == 1'd1) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        A_V_2_15_we1 = 1'b1;
    end else begin
        A_V_2_15_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_694)) begin
        if (((tmp_3_reg_3483 == 5'd16) & (icmp_ln108_reg_3465 == 1'd1))) begin
            A_V_2_16_address1 = zext_ln180_8_fu_2465_p1;
        end else if (((tmp_7_reg_3479 == 5'd16) & (icmp_ln108_reg_3465 == 1'd0))) begin
            A_V_2_16_address1 = zext_ln180_9_fu_2407_p1;
        end else begin
            A_V_2_16_address1 = 'bx;
        end
    end else begin
        A_V_2_16_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter2 == 1'b1))) begin
        A_V_2_16_ce0 = 1'b1;
    end else begin
        A_V_2_16_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((tmp_7_reg_3479 == 5'd16) & (1'b0 == ap_block_pp1_stage0_11001) & (icmp_ln108_reg_3465 == 1'd0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)) | ((tmp_3_reg_3483 == 5'd16) & (1'b0 == ap_block_pp1_stage0_11001) & (icmp_ln108_reg_3465 == 1'd1) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        A_V_2_16_ce1 = 1'b1;
    end else begin
        A_V_2_16_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_694)) begin
        if (((tmp_3_reg_3483 == 5'd16) & (icmp_ln108_reg_3465 == 1'd1))) begin
            A_V_2_16_d1 = trunc_ln68_3_fu_2436_p1;
        end else if (((tmp_7_reg_3479 == 5'd16) & (icmp_ln108_reg_3465 == 1'd0))) begin
            A_V_2_16_d1 = 16'd0;
        end else begin
            A_V_2_16_d1 = 'bx;
        end
    end else begin
        A_V_2_16_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((tmp_7_reg_3479 == 5'd16) & (1'b0 == ap_block_pp1_stage0_11001) & (icmp_ln108_reg_3465 == 1'd0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)) | ((tmp_3_reg_3483 == 5'd16) & (1'b0 == ap_block_pp1_stage0_11001) & (icmp_ln108_reg_3465 == 1'd1) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        A_V_2_16_we1 = 1'b1;
    end else begin
        A_V_2_16_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_694)) begin
        if (((tmp_3_reg_3483 == 5'd17) & (icmp_ln108_reg_3465 == 1'd1))) begin
            A_V_2_17_address1 = zext_ln180_8_fu_2465_p1;
        end else if (((tmp_7_reg_3479 == 5'd17) & (icmp_ln108_reg_3465 == 1'd0))) begin
            A_V_2_17_address1 = zext_ln180_9_fu_2407_p1;
        end else begin
            A_V_2_17_address1 = 'bx;
        end
    end else begin
        A_V_2_17_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter3 == 1'b1))) begin
        A_V_2_17_ce0 = 1'b1;
    end else begin
        A_V_2_17_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((tmp_7_reg_3479 == 5'd17) & (1'b0 == ap_block_pp1_stage0_11001) & (icmp_ln108_reg_3465 == 1'd0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)) | ((tmp_3_reg_3483 == 5'd17) & (1'b0 == ap_block_pp1_stage0_11001) & (icmp_ln108_reg_3465 == 1'd1) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        A_V_2_17_ce1 = 1'b1;
    end else begin
        A_V_2_17_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_694)) begin
        if (((tmp_3_reg_3483 == 5'd17) & (icmp_ln108_reg_3465 == 1'd1))) begin
            A_V_2_17_d1 = trunc_ln68_3_fu_2436_p1;
        end else if (((tmp_7_reg_3479 == 5'd17) & (icmp_ln108_reg_3465 == 1'd0))) begin
            A_V_2_17_d1 = 16'd0;
        end else begin
            A_V_2_17_d1 = 'bx;
        end
    end else begin
        A_V_2_17_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((tmp_7_reg_3479 == 5'd17) & (1'b0 == ap_block_pp1_stage0_11001) & (icmp_ln108_reg_3465 == 1'd0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)) | ((tmp_3_reg_3483 == 5'd17) & (1'b0 == ap_block_pp1_stage0_11001) & (icmp_ln108_reg_3465 == 1'd1) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        A_V_2_17_we1 = 1'b1;
    end else begin
        A_V_2_17_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_694)) begin
        if (((tmp_3_reg_3483 == 5'd18) & (icmp_ln108_reg_3465 == 1'd1))) begin
            A_V_2_18_address1 = zext_ln180_8_fu_2465_p1;
        end else if (((tmp_7_reg_3479 == 5'd18) & (icmp_ln108_reg_3465 == 1'd0))) begin
            A_V_2_18_address1 = zext_ln180_9_fu_2407_p1;
        end else begin
            A_V_2_18_address1 = 'bx;
        end
    end else begin
        A_V_2_18_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter3 == 1'b1))) begin
        A_V_2_18_ce0 = 1'b1;
    end else begin
        A_V_2_18_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((tmp_7_reg_3479 == 5'd18) & (1'b0 == ap_block_pp1_stage0_11001) & (icmp_ln108_reg_3465 == 1'd0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)) | ((tmp_3_reg_3483 == 5'd18) & (1'b0 == ap_block_pp1_stage0_11001) & (icmp_ln108_reg_3465 == 1'd1) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        A_V_2_18_ce1 = 1'b1;
    end else begin
        A_V_2_18_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_694)) begin
        if (((tmp_3_reg_3483 == 5'd18) & (icmp_ln108_reg_3465 == 1'd1))) begin
            A_V_2_18_d1 = trunc_ln68_3_fu_2436_p1;
        end else if (((tmp_7_reg_3479 == 5'd18) & (icmp_ln108_reg_3465 == 1'd0))) begin
            A_V_2_18_d1 = 16'd0;
        end else begin
            A_V_2_18_d1 = 'bx;
        end
    end else begin
        A_V_2_18_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((tmp_7_reg_3479 == 5'd18) & (1'b0 == ap_block_pp1_stage0_11001) & (icmp_ln108_reg_3465 == 1'd0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)) | ((tmp_3_reg_3483 == 5'd18) & (1'b0 == ap_block_pp1_stage0_11001) & (icmp_ln108_reg_3465 == 1'd1) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        A_V_2_18_we1 = 1'b1;
    end else begin
        A_V_2_18_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_694)) begin
        if (((tmp_3_reg_3483 == 5'd19) & (icmp_ln108_reg_3465 == 1'd1))) begin
            A_V_2_19_address1 = zext_ln180_8_fu_2465_p1;
        end else if (((tmp_7_reg_3479 == 5'd19) & (icmp_ln108_reg_3465 == 1'd0))) begin
            A_V_2_19_address1 = zext_ln180_9_fu_2407_p1;
        end else begin
            A_V_2_19_address1 = 'bx;
        end
    end else begin
        A_V_2_19_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter2 == 1'b1))) begin
        A_V_2_19_ce0 = 1'b1;
    end else begin
        A_V_2_19_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((tmp_7_reg_3479 == 5'd19) & (1'b0 == ap_block_pp1_stage0_11001) & (icmp_ln108_reg_3465 == 1'd0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)) | ((tmp_3_reg_3483 == 5'd19) & (1'b0 == ap_block_pp1_stage0_11001) & (icmp_ln108_reg_3465 == 1'd1) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        A_V_2_19_ce1 = 1'b1;
    end else begin
        A_V_2_19_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_694)) begin
        if (((tmp_3_reg_3483 == 5'd19) & (icmp_ln108_reg_3465 == 1'd1))) begin
            A_V_2_19_d1 = trunc_ln68_3_fu_2436_p1;
        end else if (((tmp_7_reg_3479 == 5'd19) & (icmp_ln108_reg_3465 == 1'd0))) begin
            A_V_2_19_d1 = 16'd0;
        end else begin
            A_V_2_19_d1 = 'bx;
        end
    end else begin
        A_V_2_19_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((tmp_7_reg_3479 == 5'd19) & (1'b0 == ap_block_pp1_stage0_11001) & (icmp_ln108_reg_3465 == 1'd0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)) | ((tmp_3_reg_3483 == 5'd19) & (1'b0 == ap_block_pp1_stage0_11001) & (icmp_ln108_reg_3465 == 1'd1) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        A_V_2_19_we1 = 1'b1;
    end else begin
        A_V_2_19_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_694)) begin
        if (((tmp_3_reg_3483 == 5'd1) & (icmp_ln108_reg_3465 == 1'd1))) begin
            A_V_2_1_address1 = zext_ln180_8_fu_2465_p1;
        end else if (((tmp_7_reg_3479 == 5'd1) & (icmp_ln108_reg_3465 == 1'd0))) begin
            A_V_2_1_address1 = zext_ln180_9_fu_2407_p1;
        end else begin
            A_V_2_1_address1 = 'bx;
        end
    end else begin
        A_V_2_1_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter2 == 1'b1))) begin
        A_V_2_1_ce0 = 1'b1;
    end else begin
        A_V_2_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((tmp_7_reg_3479 == 5'd1) & (1'b0 == ap_block_pp1_stage0_11001) & (icmp_ln108_reg_3465 == 1'd0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)) | ((tmp_3_reg_3483 == 5'd1) & (1'b0 == ap_block_pp1_stage0_11001) & (icmp_ln108_reg_3465 == 1'd1) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        A_V_2_1_ce1 = 1'b1;
    end else begin
        A_V_2_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_694)) begin
        if (((tmp_3_reg_3483 == 5'd1) & (icmp_ln108_reg_3465 == 1'd1))) begin
            A_V_2_1_d1 = trunc_ln68_3_fu_2436_p1;
        end else if (((tmp_7_reg_3479 == 5'd1) & (icmp_ln108_reg_3465 == 1'd0))) begin
            A_V_2_1_d1 = 16'd0;
        end else begin
            A_V_2_1_d1 = 'bx;
        end
    end else begin
        A_V_2_1_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((tmp_7_reg_3479 == 5'd1) & (1'b0 == ap_block_pp1_stage0_11001) & (icmp_ln108_reg_3465 == 1'd0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)) | ((tmp_3_reg_3483 == 5'd1) & (1'b0 == ap_block_pp1_stage0_11001) & (icmp_ln108_reg_3465 == 1'd1) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        A_V_2_1_we1 = 1'b1;
    end else begin
        A_V_2_1_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_694)) begin
        if (((tmp_3_reg_3483 == 5'd20) & (icmp_ln108_reg_3465 == 1'd1))) begin
            A_V_2_20_address1 = zext_ln180_8_fu_2465_p1;
        end else if (((tmp_7_reg_3479 == 5'd20) & (icmp_ln108_reg_3465 == 1'd0))) begin
            A_V_2_20_address1 = zext_ln180_9_fu_2407_p1;
        end else begin
            A_V_2_20_address1 = 'bx;
        end
    end else begin
        A_V_2_20_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter2 == 1'b1))) begin
        A_V_2_20_ce0 = 1'b1;
    end else begin
        A_V_2_20_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((tmp_7_reg_3479 == 5'd20) & (1'b0 == ap_block_pp1_stage0_11001) & (icmp_ln108_reg_3465 == 1'd0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)) | ((tmp_3_reg_3483 == 5'd20) & (1'b0 == ap_block_pp1_stage0_11001) & (icmp_ln108_reg_3465 == 1'd1) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        A_V_2_20_ce1 = 1'b1;
    end else begin
        A_V_2_20_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_694)) begin
        if (((tmp_3_reg_3483 == 5'd20) & (icmp_ln108_reg_3465 == 1'd1))) begin
            A_V_2_20_d1 = trunc_ln68_3_fu_2436_p1;
        end else if (((tmp_7_reg_3479 == 5'd20) & (icmp_ln108_reg_3465 == 1'd0))) begin
            A_V_2_20_d1 = 16'd0;
        end else begin
            A_V_2_20_d1 = 'bx;
        end
    end else begin
        A_V_2_20_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((tmp_7_reg_3479 == 5'd20) & (1'b0 == ap_block_pp1_stage0_11001) & (icmp_ln108_reg_3465 == 1'd0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)) | ((tmp_3_reg_3483 == 5'd20) & (1'b0 == ap_block_pp1_stage0_11001) & (icmp_ln108_reg_3465 == 1'd1) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        A_V_2_20_we1 = 1'b1;
    end else begin
        A_V_2_20_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_694)) begin
        if (((tmp_3_reg_3483 == 5'd21) & (icmp_ln108_reg_3465 == 1'd1))) begin
            A_V_2_21_address1 = zext_ln180_8_fu_2465_p1;
        end else if (((tmp_7_reg_3479 == 5'd21) & (icmp_ln108_reg_3465 == 1'd0))) begin
            A_V_2_21_address1 = zext_ln180_9_fu_2407_p1;
        end else begin
            A_V_2_21_address1 = 'bx;
        end
    end else begin
        A_V_2_21_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter2 == 1'b1))) begin
        A_V_2_21_ce0 = 1'b1;
    end else begin
        A_V_2_21_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((tmp_7_reg_3479 == 5'd21) & (1'b0 == ap_block_pp1_stage0_11001) & (icmp_ln108_reg_3465 == 1'd0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)) | ((tmp_3_reg_3483 == 5'd21) & (1'b0 == ap_block_pp1_stage0_11001) & (icmp_ln108_reg_3465 == 1'd1) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        A_V_2_21_ce1 = 1'b1;
    end else begin
        A_V_2_21_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_694)) begin
        if (((tmp_3_reg_3483 == 5'd21) & (icmp_ln108_reg_3465 == 1'd1))) begin
            A_V_2_21_d1 = trunc_ln68_3_fu_2436_p1;
        end else if (((tmp_7_reg_3479 == 5'd21) & (icmp_ln108_reg_3465 == 1'd0))) begin
            A_V_2_21_d1 = 16'd0;
        end else begin
            A_V_2_21_d1 = 'bx;
        end
    end else begin
        A_V_2_21_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((tmp_7_reg_3479 == 5'd21) & (1'b0 == ap_block_pp1_stage0_11001) & (icmp_ln108_reg_3465 == 1'd0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)) | ((tmp_3_reg_3483 == 5'd21) & (1'b0 == ap_block_pp1_stage0_11001) & (icmp_ln108_reg_3465 == 1'd1) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        A_V_2_21_we1 = 1'b1;
    end else begin
        A_V_2_21_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_694)) begin
        if (((tmp_3_reg_3483 == 5'd22) & (icmp_ln108_reg_3465 == 1'd1))) begin
            A_V_2_22_address1 = zext_ln180_8_fu_2465_p1;
        end else if (((tmp_7_reg_3479 == 5'd22) & (icmp_ln108_reg_3465 == 1'd0))) begin
            A_V_2_22_address1 = zext_ln180_9_fu_2407_p1;
        end else begin
            A_V_2_22_address1 = 'bx;
        end
    end else begin
        A_V_2_22_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter3 == 1'b1))) begin
        A_V_2_22_ce0 = 1'b1;
    end else begin
        A_V_2_22_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((tmp_7_reg_3479 == 5'd22) & (1'b0 == ap_block_pp1_stage0_11001) & (icmp_ln108_reg_3465 == 1'd0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)) | ((tmp_3_reg_3483 == 5'd22) & (1'b0 == ap_block_pp1_stage0_11001) & (icmp_ln108_reg_3465 == 1'd1) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        A_V_2_22_ce1 = 1'b1;
    end else begin
        A_V_2_22_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_694)) begin
        if (((tmp_3_reg_3483 == 5'd22) & (icmp_ln108_reg_3465 == 1'd1))) begin
            A_V_2_22_d1 = trunc_ln68_3_fu_2436_p1;
        end else if (((tmp_7_reg_3479 == 5'd22) & (icmp_ln108_reg_3465 == 1'd0))) begin
            A_V_2_22_d1 = 16'd0;
        end else begin
            A_V_2_22_d1 = 'bx;
        end
    end else begin
        A_V_2_22_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((tmp_7_reg_3479 == 5'd22) & (1'b0 == ap_block_pp1_stage0_11001) & (icmp_ln108_reg_3465 == 1'd0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)) | ((tmp_3_reg_3483 == 5'd22) & (1'b0 == ap_block_pp1_stage0_11001) & (icmp_ln108_reg_3465 == 1'd1) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        A_V_2_22_we1 = 1'b1;
    end else begin
        A_V_2_22_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_694)) begin
        if (((tmp_3_reg_3483 == 5'd23) & (icmp_ln108_reg_3465 == 1'd1))) begin
            A_V_2_23_address1 = zext_ln180_8_fu_2465_p1;
        end else if (((tmp_7_reg_3479 == 5'd23) & (icmp_ln108_reg_3465 == 1'd0))) begin
            A_V_2_23_address1 = zext_ln180_9_fu_2407_p1;
        end else begin
            A_V_2_23_address1 = 'bx;
        end
    end else begin
        A_V_2_23_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter2 == 1'b1))) begin
        A_V_2_23_ce0 = 1'b1;
    end else begin
        A_V_2_23_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((tmp_7_reg_3479 == 5'd23) & (1'b0 == ap_block_pp1_stage0_11001) & (icmp_ln108_reg_3465 == 1'd0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)) | ((tmp_3_reg_3483 == 5'd23) & (1'b0 == ap_block_pp1_stage0_11001) & (icmp_ln108_reg_3465 == 1'd1) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        A_V_2_23_ce1 = 1'b1;
    end else begin
        A_V_2_23_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_694)) begin
        if (((tmp_3_reg_3483 == 5'd23) & (icmp_ln108_reg_3465 == 1'd1))) begin
            A_V_2_23_d1 = trunc_ln68_3_fu_2436_p1;
        end else if (((tmp_7_reg_3479 == 5'd23) & (icmp_ln108_reg_3465 == 1'd0))) begin
            A_V_2_23_d1 = 16'd0;
        end else begin
            A_V_2_23_d1 = 'bx;
        end
    end else begin
        A_V_2_23_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((tmp_7_reg_3479 == 5'd23) & (1'b0 == ap_block_pp1_stage0_11001) & (icmp_ln108_reg_3465 == 1'd0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)) | ((tmp_3_reg_3483 == 5'd23) & (1'b0 == ap_block_pp1_stage0_11001) & (icmp_ln108_reg_3465 == 1'd1) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        A_V_2_23_we1 = 1'b1;
    end else begin
        A_V_2_23_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_694)) begin
        if ((1'b1 == ap_condition_1833)) begin
            A_V_2_24_address1 = zext_ln180_8_fu_2465_p1;
        end else if ((1'b1 == ap_condition_1808)) begin
            A_V_2_24_address1 = zext_ln180_9_fu_2407_p1;
        end else begin
            A_V_2_24_address1 = 'bx;
        end
    end else begin
        A_V_2_24_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter3 == 1'b1))) begin
        A_V_2_24_ce0 = 1'b1;
    end else begin
        A_V_2_24_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (((((((((tmp_3_reg_3483 == 5'd30) & (icmp_ln108_reg_3465 == 1'd1)) | ((tmp_3_reg_3483 == 5'd31) & (icmp_ln108_reg_3465 == 1'd1))) | ((tmp_3_reg_3483 == 5'd29) & (icmp_ln108_reg_3465 == 1'd1))) | ((tmp_3_reg_3483 == 5'd28) & (icmp_ln108_reg_3465 == 1'd1))) | ((tmp_3_reg_3483 == 5'd27) & (icmp_ln108_reg_3465 == 1'd1))) | ((tmp_3_reg_3483 == 5'd26) & (icmp_ln108_reg_3465 == 1'd1))) | ((tmp_3_reg_3483 == 5'd25) & (icmp_ln108_reg_3465 == 1'd1))) | ((tmp_3_reg_3483 == 5'd24) & (icmp_ln108_reg_3465 == 1'd1)))) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (((((((((tmp_7_reg_3479 == 5'd30) & (icmp_ln108_reg_3465 == 1'd0)) | ((tmp_7_reg_3479 == 5'd31) & (icmp_ln108_reg_3465 == 1'd0))) | ((tmp_7_reg_3479 == 5'd29) & (icmp_ln108_reg_3465 == 1'd0))) | ((tmp_7_reg_3479 == 5'd28) & (icmp_ln108_reg_3465 == 1'd0))) | ((tmp_7_reg_3479 == 5'd27) & (icmp_ln108_reg_3465 == 1'd0))) | ((tmp_7_reg_3479 == 5'd26) & (icmp_ln108_reg_3465 == 1'd0))) | ((tmp_7_reg_3479 == 5'd25) & (icmp_ln108_reg_3465 == 1'd0))) | ((tmp_7_reg_3479 == 5'd24) & (icmp_ln108_reg_3465 == 1'd0)))))) begin
        A_V_2_24_ce1 = 1'b1;
    end else begin
        A_V_2_24_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_694)) begin
        if ((1'b1 == ap_condition_1833)) begin
            A_V_2_24_d1 = trunc_ln68_3_fu_2436_p1;
        end else if ((1'b1 == ap_condition_1808)) begin
            A_V_2_24_d1 = 16'd0;
        end else begin
            A_V_2_24_d1 = 'bx;
        end
    end else begin
        A_V_2_24_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (((((((((tmp_3_reg_3483 == 5'd30) & (icmp_ln108_reg_3465 == 1'd1)) | ((tmp_3_reg_3483 == 5'd31) & (icmp_ln108_reg_3465 == 1'd1))) | ((tmp_3_reg_3483 == 5'd29) & (icmp_ln108_reg_3465 == 1'd1))) | ((tmp_3_reg_3483 == 5'd28) & (icmp_ln108_reg_3465 == 1'd1))) | ((tmp_3_reg_3483 == 5'd27) & (icmp_ln108_reg_3465 == 1'd1))) | ((tmp_3_reg_3483 == 5'd26) & (icmp_ln108_reg_3465 == 1'd1))) | ((tmp_3_reg_3483 == 5'd25) & (icmp_ln108_reg_3465 == 1'd1))) | ((tmp_3_reg_3483 == 5'd24) & (icmp_ln108_reg_3465 == 1'd1)))) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (((((((((tmp_7_reg_3479 == 5'd30) & (icmp_ln108_reg_3465 == 1'd0)) | ((tmp_7_reg_3479 == 5'd31) & (icmp_ln108_reg_3465 == 1'd0))) | ((tmp_7_reg_3479 == 5'd29) & (icmp_ln108_reg_3465 == 1'd0))) | ((tmp_7_reg_3479 == 5'd28) & (icmp_ln108_reg_3465 == 1'd0))) | ((tmp_7_reg_3479 == 5'd27) & (icmp_ln108_reg_3465 == 1'd0))) | ((tmp_7_reg_3479 == 5'd26) & (icmp_ln108_reg_3465 == 1'd0))) | ((tmp_7_reg_3479 == 5'd25) & (icmp_ln108_reg_3465 == 1'd0))) | ((tmp_7_reg_3479 == 5'd24) & (icmp_ln108_reg_3465 == 1'd0)))))) begin
        A_V_2_24_we1 = 1'b1;
    end else begin
        A_V_2_24_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_694)) begin
        if (((tmp_3_reg_3483 == 5'd2) & (icmp_ln108_reg_3465 == 1'd1))) begin
            A_V_2_2_address1 = zext_ln180_8_fu_2465_p1;
        end else if (((tmp_7_reg_3479 == 5'd2) & (icmp_ln108_reg_3465 == 1'd0))) begin
            A_V_2_2_address1 = zext_ln180_9_fu_2407_p1;
        end else begin
            A_V_2_2_address1 = 'bx;
        end
    end else begin
        A_V_2_2_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter3 == 1'b1))) begin
        A_V_2_2_ce0 = 1'b1;
    end else begin
        A_V_2_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((tmp_7_reg_3479 == 5'd2) & (1'b0 == ap_block_pp1_stage0_11001) & (icmp_ln108_reg_3465 == 1'd0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)) | ((tmp_3_reg_3483 == 5'd2) & (1'b0 == ap_block_pp1_stage0_11001) & (icmp_ln108_reg_3465 == 1'd1) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        A_V_2_2_ce1 = 1'b1;
    end else begin
        A_V_2_2_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_694)) begin
        if (((tmp_3_reg_3483 == 5'd2) & (icmp_ln108_reg_3465 == 1'd1))) begin
            A_V_2_2_d1 = trunc_ln68_3_fu_2436_p1;
        end else if (((tmp_7_reg_3479 == 5'd2) & (icmp_ln108_reg_3465 == 1'd0))) begin
            A_V_2_2_d1 = 16'd0;
        end else begin
            A_V_2_2_d1 = 'bx;
        end
    end else begin
        A_V_2_2_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((tmp_7_reg_3479 == 5'd2) & (1'b0 == ap_block_pp1_stage0_11001) & (icmp_ln108_reg_3465 == 1'd0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)) | ((tmp_3_reg_3483 == 5'd2) & (1'b0 == ap_block_pp1_stage0_11001) & (icmp_ln108_reg_3465 == 1'd1) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        A_V_2_2_we1 = 1'b1;
    end else begin
        A_V_2_2_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_694)) begin
        if (((tmp_3_reg_3483 == 5'd3) & (icmp_ln108_reg_3465 == 1'd1))) begin
            A_V_2_3_address1 = zext_ln180_8_fu_2465_p1;
        end else if (((tmp_7_reg_3479 == 5'd3) & (icmp_ln108_reg_3465 == 1'd0))) begin
            A_V_2_3_address1 = zext_ln180_9_fu_2407_p1;
        end else begin
            A_V_2_3_address1 = 'bx;
        end
    end else begin
        A_V_2_3_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter3 == 1'b1))) begin
        A_V_2_3_ce0 = 1'b1;
    end else begin
        A_V_2_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((tmp_7_reg_3479 == 5'd3) & (1'b0 == ap_block_pp1_stage0_11001) & (icmp_ln108_reg_3465 == 1'd0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)) | ((tmp_3_reg_3483 == 5'd3) & (1'b0 == ap_block_pp1_stage0_11001) & (icmp_ln108_reg_3465 == 1'd1) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        A_V_2_3_ce1 = 1'b1;
    end else begin
        A_V_2_3_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_694)) begin
        if (((tmp_3_reg_3483 == 5'd3) & (icmp_ln108_reg_3465 == 1'd1))) begin
            A_V_2_3_d1 = trunc_ln68_3_fu_2436_p1;
        end else if (((tmp_7_reg_3479 == 5'd3) & (icmp_ln108_reg_3465 == 1'd0))) begin
            A_V_2_3_d1 = 16'd0;
        end else begin
            A_V_2_3_d1 = 'bx;
        end
    end else begin
        A_V_2_3_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((tmp_7_reg_3479 == 5'd3) & (1'b0 == ap_block_pp1_stage0_11001) & (icmp_ln108_reg_3465 == 1'd0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)) | ((tmp_3_reg_3483 == 5'd3) & (1'b0 == ap_block_pp1_stage0_11001) & (icmp_ln108_reg_3465 == 1'd1) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        A_V_2_3_we1 = 1'b1;
    end else begin
        A_V_2_3_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_694)) begin
        if (((tmp_3_reg_3483 == 5'd4) & (icmp_ln108_reg_3465 == 1'd1))) begin
            A_V_2_4_address1 = zext_ln180_8_fu_2465_p1;
        end else if (((tmp_7_reg_3479 == 5'd4) & (icmp_ln108_reg_3465 == 1'd0))) begin
            A_V_2_4_address1 = zext_ln180_9_fu_2407_p1;
        end else begin
            A_V_2_4_address1 = 'bx;
        end
    end else begin
        A_V_2_4_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter2 == 1'b1))) begin
        A_V_2_4_ce0 = 1'b1;
    end else begin
        A_V_2_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((tmp_7_reg_3479 == 5'd4) & (1'b0 == ap_block_pp1_stage0_11001) & (icmp_ln108_reg_3465 == 1'd0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)) | ((tmp_3_reg_3483 == 5'd4) & (1'b0 == ap_block_pp1_stage0_11001) & (icmp_ln108_reg_3465 == 1'd1) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        A_V_2_4_ce1 = 1'b1;
    end else begin
        A_V_2_4_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_694)) begin
        if (((tmp_3_reg_3483 == 5'd4) & (icmp_ln108_reg_3465 == 1'd1))) begin
            A_V_2_4_d1 = trunc_ln68_3_fu_2436_p1;
        end else if (((tmp_7_reg_3479 == 5'd4) & (icmp_ln108_reg_3465 == 1'd0))) begin
            A_V_2_4_d1 = 16'd0;
        end else begin
            A_V_2_4_d1 = 'bx;
        end
    end else begin
        A_V_2_4_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((tmp_7_reg_3479 == 5'd4) & (1'b0 == ap_block_pp1_stage0_11001) & (icmp_ln108_reg_3465 == 1'd0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)) | ((tmp_3_reg_3483 == 5'd4) & (1'b0 == ap_block_pp1_stage0_11001) & (icmp_ln108_reg_3465 == 1'd1) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        A_V_2_4_we1 = 1'b1;
    end else begin
        A_V_2_4_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_694)) begin
        if (((tmp_3_reg_3483 == 5'd5) & (icmp_ln108_reg_3465 == 1'd1))) begin
            A_V_2_5_address1 = zext_ln180_8_fu_2465_p1;
        end else if (((tmp_7_reg_3479 == 5'd5) & (icmp_ln108_reg_3465 == 1'd0))) begin
            A_V_2_5_address1 = zext_ln180_9_fu_2407_p1;
        end else begin
            A_V_2_5_address1 = 'bx;
        end
    end else begin
        A_V_2_5_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter3 == 1'b1))) begin
        A_V_2_5_ce0 = 1'b1;
    end else begin
        A_V_2_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((tmp_7_reg_3479 == 5'd5) & (1'b0 == ap_block_pp1_stage0_11001) & (icmp_ln108_reg_3465 == 1'd0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)) | ((tmp_3_reg_3483 == 5'd5) & (1'b0 == ap_block_pp1_stage0_11001) & (icmp_ln108_reg_3465 == 1'd1) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        A_V_2_5_ce1 = 1'b1;
    end else begin
        A_V_2_5_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_694)) begin
        if (((tmp_3_reg_3483 == 5'd5) & (icmp_ln108_reg_3465 == 1'd1))) begin
            A_V_2_5_d1 = trunc_ln68_3_fu_2436_p1;
        end else if (((tmp_7_reg_3479 == 5'd5) & (icmp_ln108_reg_3465 == 1'd0))) begin
            A_V_2_5_d1 = 16'd0;
        end else begin
            A_V_2_5_d1 = 'bx;
        end
    end else begin
        A_V_2_5_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((tmp_7_reg_3479 == 5'd5) & (1'b0 == ap_block_pp1_stage0_11001) & (icmp_ln108_reg_3465 == 1'd0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)) | ((tmp_3_reg_3483 == 5'd5) & (1'b0 == ap_block_pp1_stage0_11001) & (icmp_ln108_reg_3465 == 1'd1) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        A_V_2_5_we1 = 1'b1;
    end else begin
        A_V_2_5_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_694)) begin
        if (((tmp_3_reg_3483 == 5'd6) & (icmp_ln108_reg_3465 == 1'd1))) begin
            A_V_2_6_address1 = zext_ln180_8_fu_2465_p1;
        end else if (((tmp_7_reg_3479 == 5'd6) & (icmp_ln108_reg_3465 == 1'd0))) begin
            A_V_2_6_address1 = zext_ln180_9_fu_2407_p1;
        end else begin
            A_V_2_6_address1 = 'bx;
        end
    end else begin
        A_V_2_6_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter3 == 1'b1))) begin
        A_V_2_6_ce0 = 1'b1;
    end else begin
        A_V_2_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((tmp_7_reg_3479 == 5'd6) & (1'b0 == ap_block_pp1_stage0_11001) & (icmp_ln108_reg_3465 == 1'd0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)) | ((tmp_3_reg_3483 == 5'd6) & (1'b0 == ap_block_pp1_stage0_11001) & (icmp_ln108_reg_3465 == 1'd1) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        A_V_2_6_ce1 = 1'b1;
    end else begin
        A_V_2_6_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_694)) begin
        if (((tmp_3_reg_3483 == 5'd6) & (icmp_ln108_reg_3465 == 1'd1))) begin
            A_V_2_6_d1 = trunc_ln68_3_fu_2436_p1;
        end else if (((tmp_7_reg_3479 == 5'd6) & (icmp_ln108_reg_3465 == 1'd0))) begin
            A_V_2_6_d1 = 16'd0;
        end else begin
            A_V_2_6_d1 = 'bx;
        end
    end else begin
        A_V_2_6_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((tmp_7_reg_3479 == 5'd6) & (1'b0 == ap_block_pp1_stage0_11001) & (icmp_ln108_reg_3465 == 1'd0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)) | ((tmp_3_reg_3483 == 5'd6) & (1'b0 == ap_block_pp1_stage0_11001) & (icmp_ln108_reg_3465 == 1'd1) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        A_V_2_6_we1 = 1'b1;
    end else begin
        A_V_2_6_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_694)) begin
        if (((tmp_3_reg_3483 == 5'd7) & (icmp_ln108_reg_3465 == 1'd1))) begin
            A_V_2_7_address1 = zext_ln180_8_fu_2465_p1;
        end else if (((tmp_7_reg_3479 == 5'd7) & (icmp_ln108_reg_3465 == 1'd0))) begin
            A_V_2_7_address1 = zext_ln180_9_fu_2407_p1;
        end else begin
            A_V_2_7_address1 = 'bx;
        end
    end else begin
        A_V_2_7_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter2 == 1'b1))) begin
        A_V_2_7_ce0 = 1'b1;
    end else begin
        A_V_2_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((tmp_7_reg_3479 == 5'd7) & (1'b0 == ap_block_pp1_stage0_11001) & (icmp_ln108_reg_3465 == 1'd0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)) | ((tmp_3_reg_3483 == 5'd7) & (1'b0 == ap_block_pp1_stage0_11001) & (icmp_ln108_reg_3465 == 1'd1) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        A_V_2_7_ce1 = 1'b1;
    end else begin
        A_V_2_7_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_694)) begin
        if (((tmp_3_reg_3483 == 5'd7) & (icmp_ln108_reg_3465 == 1'd1))) begin
            A_V_2_7_d1 = trunc_ln68_3_fu_2436_p1;
        end else if (((tmp_7_reg_3479 == 5'd7) & (icmp_ln108_reg_3465 == 1'd0))) begin
            A_V_2_7_d1 = 16'd0;
        end else begin
            A_V_2_7_d1 = 'bx;
        end
    end else begin
        A_V_2_7_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((tmp_7_reg_3479 == 5'd7) & (1'b0 == ap_block_pp1_stage0_11001) & (icmp_ln108_reg_3465 == 1'd0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)) | ((tmp_3_reg_3483 == 5'd7) & (1'b0 == ap_block_pp1_stage0_11001) & (icmp_ln108_reg_3465 == 1'd1) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        A_V_2_7_we1 = 1'b1;
    end else begin
        A_V_2_7_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_694)) begin
        if (((tmp_3_reg_3483 == 5'd8) & (icmp_ln108_reg_3465 == 1'd1))) begin
            A_V_2_8_address1 = zext_ln180_8_fu_2465_p1;
        end else if (((tmp_7_reg_3479 == 5'd8) & (icmp_ln108_reg_3465 == 1'd0))) begin
            A_V_2_8_address1 = zext_ln180_9_fu_2407_p1;
        end else begin
            A_V_2_8_address1 = 'bx;
        end
    end else begin
        A_V_2_8_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter2 == 1'b1))) begin
        A_V_2_8_ce0 = 1'b1;
    end else begin
        A_V_2_8_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((tmp_7_reg_3479 == 5'd8) & (1'b0 == ap_block_pp1_stage0_11001) & (icmp_ln108_reg_3465 == 1'd0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)) | ((tmp_3_reg_3483 == 5'd8) & (1'b0 == ap_block_pp1_stage0_11001) & (icmp_ln108_reg_3465 == 1'd1) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        A_V_2_8_ce1 = 1'b1;
    end else begin
        A_V_2_8_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_694)) begin
        if (((tmp_3_reg_3483 == 5'd8) & (icmp_ln108_reg_3465 == 1'd1))) begin
            A_V_2_8_d1 = trunc_ln68_3_fu_2436_p1;
        end else if (((tmp_7_reg_3479 == 5'd8) & (icmp_ln108_reg_3465 == 1'd0))) begin
            A_V_2_8_d1 = 16'd0;
        end else begin
            A_V_2_8_d1 = 'bx;
        end
    end else begin
        A_V_2_8_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((tmp_7_reg_3479 == 5'd8) & (1'b0 == ap_block_pp1_stage0_11001) & (icmp_ln108_reg_3465 == 1'd0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)) | ((tmp_3_reg_3483 == 5'd8) & (1'b0 == ap_block_pp1_stage0_11001) & (icmp_ln108_reg_3465 == 1'd1) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        A_V_2_8_we1 = 1'b1;
    end else begin
        A_V_2_8_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_694)) begin
        if (((tmp_3_reg_3483 == 5'd9) & (icmp_ln108_reg_3465 == 1'd1))) begin
            A_V_2_9_address1 = zext_ln180_8_fu_2465_p1;
        end else if (((tmp_7_reg_3479 == 5'd9) & (icmp_ln108_reg_3465 == 1'd0))) begin
            A_V_2_9_address1 = zext_ln180_9_fu_2407_p1;
        end else begin
            A_V_2_9_address1 = 'bx;
        end
    end else begin
        A_V_2_9_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter3 == 1'b1))) begin
        A_V_2_9_ce0 = 1'b1;
    end else begin
        A_V_2_9_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((tmp_7_reg_3479 == 5'd9) & (1'b0 == ap_block_pp1_stage0_11001) & (icmp_ln108_reg_3465 == 1'd0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)) | ((tmp_3_reg_3483 == 5'd9) & (1'b0 == ap_block_pp1_stage0_11001) & (icmp_ln108_reg_3465 == 1'd1) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        A_V_2_9_ce1 = 1'b1;
    end else begin
        A_V_2_9_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_694)) begin
        if (((tmp_3_reg_3483 == 5'd9) & (icmp_ln108_reg_3465 == 1'd1))) begin
            A_V_2_9_d1 = trunc_ln68_3_fu_2436_p1;
        end else if (((tmp_7_reg_3479 == 5'd9) & (icmp_ln108_reg_3465 == 1'd0))) begin
            A_V_2_9_d1 = 16'd0;
        end else begin
            A_V_2_9_d1 = 'bx;
        end
    end else begin
        A_V_2_9_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((tmp_7_reg_3479 == 5'd9) & (1'b0 == ap_block_pp1_stage0_11001) & (icmp_ln108_reg_3465 == 1'd0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)) | ((tmp_3_reg_3483 == 5'd9) & (1'b0 == ap_block_pp1_stage0_11001) & (icmp_ln108_reg_3465 == 1'd1) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        A_V_2_9_we1 = 1'b1;
    end else begin
        A_V_2_9_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter11 == 1'b1))) begin
        if (((1'd1 == and_ln82_reg_4123_pp3_iter10_reg) & (udiv_ln_fu_3138_p4 == 7'd0))) begin
            B_V_2_0_address1 = sext_ln180_fu_3148_p1;
        end else if (((1'd0 == and_ln82_reg_4123_pp3_iter10_reg) & (udiv_ln180_1_fu_3062_p4 == 7'd0))) begin
            B_V_2_0_address1 = sext_ln180_1_fu_3072_p1;
        end else begin
            B_V_2_0_address1 = 'bx;
        end
    end else begin
        B_V_2_0_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter3 == 1'b1))) begin
        B_V_2_0_ce0 = 1'b1;
    end else begin
        B_V_2_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'd1 == and_ln82_reg_4123_pp3_iter10_reg) & (ap_enable_reg_pp3_iter11 == 1'b1) & (udiv_ln_fu_3138_p4 == 7'd0) & (1'b0 == ap_block_pp3_stage0_11001)) | ((1'd0 == and_ln82_reg_4123_pp3_iter10_reg) & (ap_enable_reg_pp3_iter11 == 1'b1) & (udiv_ln180_1_fu_3062_p4 == 7'd0) & (1'b0 == ap_block_pp3_stage0_11001)))) begin
        B_V_2_0_ce1 = 1'b1;
    end else begin
        B_V_2_0_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter11 == 1'b1))) begin
        if (((1'd1 == and_ln82_reg_4123_pp3_iter10_reg) & (udiv_ln_fu_3138_p4 == 7'd0))) begin
            B_V_2_0_d1 = trunc_ln68_fu_3100_p1;
        end else if (((1'd0 == and_ln82_reg_4123_pp3_iter10_reg) & (udiv_ln180_1_fu_3062_p4 == 7'd0))) begin
            B_V_2_0_d1 = 16'd0;
        end else begin
            B_V_2_0_d1 = 'bx;
        end
    end else begin
        B_V_2_0_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'd1 == and_ln82_reg_4123_pp3_iter10_reg) & (ap_enable_reg_pp3_iter11 == 1'b1) & (udiv_ln_fu_3138_p4 == 7'd0) & (1'b0 == ap_block_pp3_stage0_11001)) | ((1'd0 == and_ln82_reg_4123_pp3_iter10_reg) & (ap_enable_reg_pp3_iter11 == 1'b1) & (udiv_ln180_1_fu_3062_p4 == 7'd0) & (1'b0 == ap_block_pp3_stage0_11001)))) begin
        B_V_2_0_we1 = 1'b1;
    end else begin
        B_V_2_0_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter11 == 1'b1))) begin
        if (((1'd1 == and_ln82_reg_4123_pp3_iter10_reg) & (udiv_ln_fu_3138_p4 == 7'd10))) begin
            B_V_2_10_address1 = sext_ln180_fu_3148_p1;
        end else if (((1'd0 == and_ln82_reg_4123_pp3_iter10_reg) & (udiv_ln180_1_fu_3062_p4 == 7'd10))) begin
            B_V_2_10_address1 = sext_ln180_1_fu_3072_p1;
        end else begin
            B_V_2_10_address1 = 'bx;
        end
    end else begin
        B_V_2_10_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (1'b1 == ap_CS_fsm_pp2_stage0) & (ap_enable_reg_pp2_iter1 == 1'b1))) begin
        B_V_2_10_ce0 = 1'b1;
    end else begin
        B_V_2_10_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'd1 == and_ln82_reg_4123_pp3_iter10_reg) & (ap_enable_reg_pp3_iter11 == 1'b1) & (udiv_ln_fu_3138_p4 == 7'd10) & (1'b0 == ap_block_pp3_stage0_11001)) | ((1'd0 == and_ln82_reg_4123_pp3_iter10_reg) & (ap_enable_reg_pp3_iter11 == 1'b1) & (udiv_ln180_1_fu_3062_p4 == 7'd10) & (1'b0 == ap_block_pp3_stage0_11001)))) begin
        B_V_2_10_ce1 = 1'b1;
    end else begin
        B_V_2_10_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter11 == 1'b1))) begin
        if (((1'd1 == and_ln82_reg_4123_pp3_iter10_reg) & (udiv_ln_fu_3138_p4 == 7'd10))) begin
            B_V_2_10_d1 = trunc_ln68_fu_3100_p1;
        end else if (((1'd0 == and_ln82_reg_4123_pp3_iter10_reg) & (udiv_ln180_1_fu_3062_p4 == 7'd10))) begin
            B_V_2_10_d1 = 16'd0;
        end else begin
            B_V_2_10_d1 = 'bx;
        end
    end else begin
        B_V_2_10_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'd1 == and_ln82_reg_4123_pp3_iter10_reg) & (ap_enable_reg_pp3_iter11 == 1'b1) & (udiv_ln_fu_3138_p4 == 7'd10) & (1'b0 == ap_block_pp3_stage0_11001)) | ((1'd0 == and_ln82_reg_4123_pp3_iter10_reg) & (ap_enable_reg_pp3_iter11 == 1'b1) & (udiv_ln180_1_fu_3062_p4 == 7'd10) & (1'b0 == ap_block_pp3_stage0_11001)))) begin
        B_V_2_10_we1 = 1'b1;
    end else begin
        B_V_2_10_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter11 == 1'b1))) begin
        if (((1'd1 == and_ln82_reg_4123_pp3_iter10_reg) & (udiv_ln_fu_3138_p4 == 7'd11))) begin
            B_V_2_11_address1 = sext_ln180_fu_3148_p1;
        end else if (((1'd0 == and_ln82_reg_4123_pp3_iter10_reg) & (udiv_ln180_1_fu_3062_p4 == 7'd11))) begin
            B_V_2_11_address1 = sext_ln180_1_fu_3072_p1;
        end else begin
            B_V_2_11_address1 = 'bx;
        end
    end else begin
        B_V_2_11_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter2 == 1'b1))) begin
        B_V_2_11_ce0 = 1'b1;
    end else begin
        B_V_2_11_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'd1 == and_ln82_reg_4123_pp3_iter10_reg) & (ap_enable_reg_pp3_iter11 == 1'b1) & (udiv_ln_fu_3138_p4 == 7'd11) & (1'b0 == ap_block_pp3_stage0_11001)) | ((1'd0 == and_ln82_reg_4123_pp3_iter10_reg) & (ap_enable_reg_pp3_iter11 == 1'b1) & (udiv_ln180_1_fu_3062_p4 == 7'd11) & (1'b0 == ap_block_pp3_stage0_11001)))) begin
        B_V_2_11_ce1 = 1'b1;
    end else begin
        B_V_2_11_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter11 == 1'b1))) begin
        if (((1'd1 == and_ln82_reg_4123_pp3_iter10_reg) & (udiv_ln_fu_3138_p4 == 7'd11))) begin
            B_V_2_11_d1 = trunc_ln68_fu_3100_p1;
        end else if (((1'd0 == and_ln82_reg_4123_pp3_iter10_reg) & (udiv_ln180_1_fu_3062_p4 == 7'd11))) begin
            B_V_2_11_d1 = 16'd0;
        end else begin
            B_V_2_11_d1 = 'bx;
        end
    end else begin
        B_V_2_11_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'd1 == and_ln82_reg_4123_pp3_iter10_reg) & (ap_enable_reg_pp3_iter11 == 1'b1) & (udiv_ln_fu_3138_p4 == 7'd11) & (1'b0 == ap_block_pp3_stage0_11001)) | ((1'd0 == and_ln82_reg_4123_pp3_iter10_reg) & (ap_enable_reg_pp3_iter11 == 1'b1) & (udiv_ln180_1_fu_3062_p4 == 7'd11) & (1'b0 == ap_block_pp3_stage0_11001)))) begin
        B_V_2_11_we1 = 1'b1;
    end else begin
        B_V_2_11_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter11 == 1'b1))) begin
        if (((1'd1 == and_ln82_reg_4123_pp3_iter10_reg) & (udiv_ln_fu_3138_p4 == 7'd12))) begin
            B_V_2_12_address1 = sext_ln180_fu_3148_p1;
        end else if (((1'd0 == and_ln82_reg_4123_pp3_iter10_reg) & (udiv_ln180_1_fu_3062_p4 == 7'd12))) begin
            B_V_2_12_address1 = sext_ln180_1_fu_3072_p1;
        end else begin
            B_V_2_12_address1 = 'bx;
        end
    end else begin
        B_V_2_12_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter3 == 1'b1))) begin
        B_V_2_12_ce0 = 1'b1;
    end else begin
        B_V_2_12_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'd1 == and_ln82_reg_4123_pp3_iter10_reg) & (ap_enable_reg_pp3_iter11 == 1'b1) & (udiv_ln_fu_3138_p4 == 7'd12) & (1'b0 == ap_block_pp3_stage0_11001)) | ((1'd0 == and_ln82_reg_4123_pp3_iter10_reg) & (ap_enable_reg_pp3_iter11 == 1'b1) & (udiv_ln180_1_fu_3062_p4 == 7'd12) & (1'b0 == ap_block_pp3_stage0_11001)))) begin
        B_V_2_12_ce1 = 1'b1;
    end else begin
        B_V_2_12_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter11 == 1'b1))) begin
        if (((1'd1 == and_ln82_reg_4123_pp3_iter10_reg) & (udiv_ln_fu_3138_p4 == 7'd12))) begin
            B_V_2_12_d1 = trunc_ln68_fu_3100_p1;
        end else if (((1'd0 == and_ln82_reg_4123_pp3_iter10_reg) & (udiv_ln180_1_fu_3062_p4 == 7'd12))) begin
            B_V_2_12_d1 = 16'd0;
        end else begin
            B_V_2_12_d1 = 'bx;
        end
    end else begin
        B_V_2_12_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'd1 == and_ln82_reg_4123_pp3_iter10_reg) & (ap_enable_reg_pp3_iter11 == 1'b1) & (udiv_ln_fu_3138_p4 == 7'd12) & (1'b0 == ap_block_pp3_stage0_11001)) | ((1'd0 == and_ln82_reg_4123_pp3_iter10_reg) & (ap_enable_reg_pp3_iter11 == 1'b1) & (udiv_ln180_1_fu_3062_p4 == 7'd12) & (1'b0 == ap_block_pp3_stage0_11001)))) begin
        B_V_2_12_we1 = 1'b1;
    end else begin
        B_V_2_12_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter11 == 1'b1))) begin
        if (((1'd1 == and_ln82_reg_4123_pp3_iter10_reg) & (udiv_ln_fu_3138_p4 == 7'd13))) begin
            B_V_2_13_address1 = sext_ln180_fu_3148_p1;
        end else if (((1'd0 == and_ln82_reg_4123_pp3_iter10_reg) & (udiv_ln180_1_fu_3062_p4 == 7'd13))) begin
            B_V_2_13_address1 = sext_ln180_1_fu_3072_p1;
        end else begin
            B_V_2_13_address1 = 'bx;
        end
    end else begin
        B_V_2_13_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (1'b1 == ap_CS_fsm_pp2_stage0) & (ap_enable_reg_pp2_iter1 == 1'b1))) begin
        B_V_2_13_ce0 = 1'b1;
    end else begin
        B_V_2_13_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'd1 == and_ln82_reg_4123_pp3_iter10_reg) & (ap_enable_reg_pp3_iter11 == 1'b1) & (udiv_ln_fu_3138_p4 == 7'd13) & (1'b0 == ap_block_pp3_stage0_11001)) | ((1'd0 == and_ln82_reg_4123_pp3_iter10_reg) & (ap_enable_reg_pp3_iter11 == 1'b1) & (udiv_ln180_1_fu_3062_p4 == 7'd13) & (1'b0 == ap_block_pp3_stage0_11001)))) begin
        B_V_2_13_ce1 = 1'b1;
    end else begin
        B_V_2_13_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter11 == 1'b1))) begin
        if (((1'd1 == and_ln82_reg_4123_pp3_iter10_reg) & (udiv_ln_fu_3138_p4 == 7'd13))) begin
            B_V_2_13_d1 = trunc_ln68_fu_3100_p1;
        end else if (((1'd0 == and_ln82_reg_4123_pp3_iter10_reg) & (udiv_ln180_1_fu_3062_p4 == 7'd13))) begin
            B_V_2_13_d1 = 16'd0;
        end else begin
            B_V_2_13_d1 = 'bx;
        end
    end else begin
        B_V_2_13_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'd1 == and_ln82_reg_4123_pp3_iter10_reg) & (ap_enable_reg_pp3_iter11 == 1'b1) & (udiv_ln_fu_3138_p4 == 7'd13) & (1'b0 == ap_block_pp3_stage0_11001)) | ((1'd0 == and_ln82_reg_4123_pp3_iter10_reg) & (ap_enable_reg_pp3_iter11 == 1'b1) & (udiv_ln180_1_fu_3062_p4 == 7'd13) & (1'b0 == ap_block_pp3_stage0_11001)))) begin
        B_V_2_13_we1 = 1'b1;
    end else begin
        B_V_2_13_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter11 == 1'b1))) begin
        if (((1'd1 == and_ln82_reg_4123_pp3_iter10_reg) & (udiv_ln_fu_3138_p4 == 7'd14))) begin
            B_V_2_14_address1 = sext_ln180_fu_3148_p1;
        end else if (((1'd0 == and_ln82_reg_4123_pp3_iter10_reg) & (udiv_ln180_1_fu_3062_p4 == 7'd14))) begin
            B_V_2_14_address1 = sext_ln180_1_fu_3072_p1;
        end else begin
            B_V_2_14_address1 = 'bx;
        end
    end else begin
        B_V_2_14_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter2 == 1'b1))) begin
        B_V_2_14_ce0 = 1'b1;
    end else begin
        B_V_2_14_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'd1 == and_ln82_reg_4123_pp3_iter10_reg) & (ap_enable_reg_pp3_iter11 == 1'b1) & (udiv_ln_fu_3138_p4 == 7'd14) & (1'b0 == ap_block_pp3_stage0_11001)) | ((1'd0 == and_ln82_reg_4123_pp3_iter10_reg) & (ap_enable_reg_pp3_iter11 == 1'b1) & (udiv_ln180_1_fu_3062_p4 == 7'd14) & (1'b0 == ap_block_pp3_stage0_11001)))) begin
        B_V_2_14_ce1 = 1'b1;
    end else begin
        B_V_2_14_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter11 == 1'b1))) begin
        if (((1'd1 == and_ln82_reg_4123_pp3_iter10_reg) & (udiv_ln_fu_3138_p4 == 7'd14))) begin
            B_V_2_14_d1 = trunc_ln68_fu_3100_p1;
        end else if (((1'd0 == and_ln82_reg_4123_pp3_iter10_reg) & (udiv_ln180_1_fu_3062_p4 == 7'd14))) begin
            B_V_2_14_d1 = 16'd0;
        end else begin
            B_V_2_14_d1 = 'bx;
        end
    end else begin
        B_V_2_14_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'd1 == and_ln82_reg_4123_pp3_iter10_reg) & (ap_enable_reg_pp3_iter11 == 1'b1) & (udiv_ln_fu_3138_p4 == 7'd14) & (1'b0 == ap_block_pp3_stage0_11001)) | ((1'd0 == and_ln82_reg_4123_pp3_iter10_reg) & (ap_enable_reg_pp3_iter11 == 1'b1) & (udiv_ln180_1_fu_3062_p4 == 7'd14) & (1'b0 == ap_block_pp3_stage0_11001)))) begin
        B_V_2_14_we1 = 1'b1;
    end else begin
        B_V_2_14_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter11 == 1'b1))) begin
        if (((1'd1 == and_ln82_reg_4123_pp3_iter10_reg) & (udiv_ln_fu_3138_p4 == 7'd15))) begin
            B_V_2_15_address1 = sext_ln180_fu_3148_p1;
        end else if (((1'd0 == and_ln82_reg_4123_pp3_iter10_reg) & (udiv_ln180_1_fu_3062_p4 == 7'd15))) begin
            B_V_2_15_address1 = sext_ln180_1_fu_3072_p1;
        end else begin
            B_V_2_15_address1 = 'bx;
        end
    end else begin
        B_V_2_15_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter3 == 1'b1))) begin
        B_V_2_15_ce0 = 1'b1;
    end else begin
        B_V_2_15_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'd1 == and_ln82_reg_4123_pp3_iter10_reg) & (ap_enable_reg_pp3_iter11 == 1'b1) & (udiv_ln_fu_3138_p4 == 7'd15) & (1'b0 == ap_block_pp3_stage0_11001)) | ((1'd0 == and_ln82_reg_4123_pp3_iter10_reg) & (ap_enable_reg_pp3_iter11 == 1'b1) & (udiv_ln180_1_fu_3062_p4 == 7'd15) & (1'b0 == ap_block_pp3_stage0_11001)))) begin
        B_V_2_15_ce1 = 1'b1;
    end else begin
        B_V_2_15_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter11 == 1'b1))) begin
        if (((1'd1 == and_ln82_reg_4123_pp3_iter10_reg) & (udiv_ln_fu_3138_p4 == 7'd15))) begin
            B_V_2_15_d1 = trunc_ln68_fu_3100_p1;
        end else if (((1'd0 == and_ln82_reg_4123_pp3_iter10_reg) & (udiv_ln180_1_fu_3062_p4 == 7'd15))) begin
            B_V_2_15_d1 = 16'd0;
        end else begin
            B_V_2_15_d1 = 'bx;
        end
    end else begin
        B_V_2_15_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'd1 == and_ln82_reg_4123_pp3_iter10_reg) & (ap_enable_reg_pp3_iter11 == 1'b1) & (udiv_ln_fu_3138_p4 == 7'd15) & (1'b0 == ap_block_pp3_stage0_11001)) | ((1'd0 == and_ln82_reg_4123_pp3_iter10_reg) & (ap_enable_reg_pp3_iter11 == 1'b1) & (udiv_ln180_1_fu_3062_p4 == 7'd15) & (1'b0 == ap_block_pp3_stage0_11001)))) begin
        B_V_2_15_we1 = 1'b1;
    end else begin
        B_V_2_15_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter11 == 1'b1))) begin
        if (((1'd1 == and_ln82_reg_4123_pp3_iter10_reg) & (udiv_ln_fu_3138_p4 == 7'd16))) begin
            B_V_2_16_address1 = sext_ln180_fu_3148_p1;
        end else if (((1'd0 == and_ln82_reg_4123_pp3_iter10_reg) & (udiv_ln180_1_fu_3062_p4 == 7'd16))) begin
            B_V_2_16_address1 = sext_ln180_1_fu_3072_p1;
        end else begin
            B_V_2_16_address1 = 'bx;
        end
    end else begin
        B_V_2_16_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (1'b1 == ap_CS_fsm_pp2_stage0) & (ap_enable_reg_pp2_iter1 == 1'b1))) begin
        B_V_2_16_ce0 = 1'b1;
    end else begin
        B_V_2_16_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'd1 == and_ln82_reg_4123_pp3_iter10_reg) & (ap_enable_reg_pp3_iter11 == 1'b1) & (udiv_ln_fu_3138_p4 == 7'd16) & (1'b0 == ap_block_pp3_stage0_11001)) | ((1'd0 == and_ln82_reg_4123_pp3_iter10_reg) & (ap_enable_reg_pp3_iter11 == 1'b1) & (udiv_ln180_1_fu_3062_p4 == 7'd16) & (1'b0 == ap_block_pp3_stage0_11001)))) begin
        B_V_2_16_ce1 = 1'b1;
    end else begin
        B_V_2_16_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter11 == 1'b1))) begin
        if (((1'd1 == and_ln82_reg_4123_pp3_iter10_reg) & (udiv_ln_fu_3138_p4 == 7'd16))) begin
            B_V_2_16_d1 = trunc_ln68_fu_3100_p1;
        end else if (((1'd0 == and_ln82_reg_4123_pp3_iter10_reg) & (udiv_ln180_1_fu_3062_p4 == 7'd16))) begin
            B_V_2_16_d1 = 16'd0;
        end else begin
            B_V_2_16_d1 = 'bx;
        end
    end else begin
        B_V_2_16_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'd1 == and_ln82_reg_4123_pp3_iter10_reg) & (ap_enable_reg_pp3_iter11 == 1'b1) & (udiv_ln_fu_3138_p4 == 7'd16) & (1'b0 == ap_block_pp3_stage0_11001)) | ((1'd0 == and_ln82_reg_4123_pp3_iter10_reg) & (ap_enable_reg_pp3_iter11 == 1'b1) & (udiv_ln180_1_fu_3062_p4 == 7'd16) & (1'b0 == ap_block_pp3_stage0_11001)))) begin
        B_V_2_16_we1 = 1'b1;
    end else begin
        B_V_2_16_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter11 == 1'b1))) begin
        if (((1'd1 == and_ln82_reg_4123_pp3_iter10_reg) & (udiv_ln_fu_3138_p4 == 7'd17))) begin
            B_V_2_17_address1 = sext_ln180_fu_3148_p1;
        end else if (((1'd0 == and_ln82_reg_4123_pp3_iter10_reg) & (udiv_ln180_1_fu_3062_p4 == 7'd17))) begin
            B_V_2_17_address1 = sext_ln180_1_fu_3072_p1;
        end else begin
            B_V_2_17_address1 = 'bx;
        end
    end else begin
        B_V_2_17_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter2 == 1'b1))) begin
        B_V_2_17_ce0 = 1'b1;
    end else begin
        B_V_2_17_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'd1 == and_ln82_reg_4123_pp3_iter10_reg) & (ap_enable_reg_pp3_iter11 == 1'b1) & (udiv_ln_fu_3138_p4 == 7'd17) & (1'b0 == ap_block_pp3_stage0_11001)) | ((1'd0 == and_ln82_reg_4123_pp3_iter10_reg) & (ap_enable_reg_pp3_iter11 == 1'b1) & (udiv_ln180_1_fu_3062_p4 == 7'd17) & (1'b0 == ap_block_pp3_stage0_11001)))) begin
        B_V_2_17_ce1 = 1'b1;
    end else begin
        B_V_2_17_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter11 == 1'b1))) begin
        if (((1'd1 == and_ln82_reg_4123_pp3_iter10_reg) & (udiv_ln_fu_3138_p4 == 7'd17))) begin
            B_V_2_17_d1 = trunc_ln68_fu_3100_p1;
        end else if (((1'd0 == and_ln82_reg_4123_pp3_iter10_reg) & (udiv_ln180_1_fu_3062_p4 == 7'd17))) begin
            B_V_2_17_d1 = 16'd0;
        end else begin
            B_V_2_17_d1 = 'bx;
        end
    end else begin
        B_V_2_17_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'd1 == and_ln82_reg_4123_pp3_iter10_reg) & (ap_enable_reg_pp3_iter11 == 1'b1) & (udiv_ln_fu_3138_p4 == 7'd17) & (1'b0 == ap_block_pp3_stage0_11001)) | ((1'd0 == and_ln82_reg_4123_pp3_iter10_reg) & (ap_enable_reg_pp3_iter11 == 1'b1) & (udiv_ln180_1_fu_3062_p4 == 7'd17) & (1'b0 == ap_block_pp3_stage0_11001)))) begin
        B_V_2_17_we1 = 1'b1;
    end else begin
        B_V_2_17_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter11 == 1'b1))) begin
        if (((1'd1 == and_ln82_reg_4123_pp3_iter10_reg) & (udiv_ln_fu_3138_p4 == 7'd18))) begin
            B_V_2_18_address1 = sext_ln180_fu_3148_p1;
        end else if (((1'd0 == and_ln82_reg_4123_pp3_iter10_reg) & (udiv_ln180_1_fu_3062_p4 == 7'd18))) begin
            B_V_2_18_address1 = sext_ln180_1_fu_3072_p1;
        end else begin
            B_V_2_18_address1 = 'bx;
        end
    end else begin
        B_V_2_18_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter2 == 1'b1))) begin
        B_V_2_18_ce0 = 1'b1;
    end else begin
        B_V_2_18_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'd1 == and_ln82_reg_4123_pp3_iter10_reg) & (ap_enable_reg_pp3_iter11 == 1'b1) & (udiv_ln_fu_3138_p4 == 7'd18) & (1'b0 == ap_block_pp3_stage0_11001)) | ((1'd0 == and_ln82_reg_4123_pp3_iter10_reg) & (ap_enable_reg_pp3_iter11 == 1'b1) & (udiv_ln180_1_fu_3062_p4 == 7'd18) & (1'b0 == ap_block_pp3_stage0_11001)))) begin
        B_V_2_18_ce1 = 1'b1;
    end else begin
        B_V_2_18_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter11 == 1'b1))) begin
        if (((1'd1 == and_ln82_reg_4123_pp3_iter10_reg) & (udiv_ln_fu_3138_p4 == 7'd18))) begin
            B_V_2_18_d1 = trunc_ln68_fu_3100_p1;
        end else if (((1'd0 == and_ln82_reg_4123_pp3_iter10_reg) & (udiv_ln180_1_fu_3062_p4 == 7'd18))) begin
            B_V_2_18_d1 = 16'd0;
        end else begin
            B_V_2_18_d1 = 'bx;
        end
    end else begin
        B_V_2_18_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'd1 == and_ln82_reg_4123_pp3_iter10_reg) & (ap_enable_reg_pp3_iter11 == 1'b1) & (udiv_ln_fu_3138_p4 == 7'd18) & (1'b0 == ap_block_pp3_stage0_11001)) | ((1'd0 == and_ln82_reg_4123_pp3_iter10_reg) & (ap_enable_reg_pp3_iter11 == 1'b1) & (udiv_ln180_1_fu_3062_p4 == 7'd18) & (1'b0 == ap_block_pp3_stage0_11001)))) begin
        B_V_2_18_we1 = 1'b1;
    end else begin
        B_V_2_18_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter11 == 1'b1))) begin
        if (((1'd1 == and_ln82_reg_4123_pp3_iter10_reg) & (udiv_ln_fu_3138_p4 == 7'd19))) begin
            B_V_2_19_address1 = sext_ln180_fu_3148_p1;
        end else if (((1'd0 == and_ln82_reg_4123_pp3_iter10_reg) & (udiv_ln180_1_fu_3062_p4 == 7'd19))) begin
            B_V_2_19_address1 = sext_ln180_1_fu_3072_p1;
        end else begin
            B_V_2_19_address1 = 'bx;
        end
    end else begin
        B_V_2_19_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (1'b1 == ap_CS_fsm_pp2_stage0) & (ap_enable_reg_pp2_iter1 == 1'b1))) begin
        B_V_2_19_ce0 = 1'b1;
    end else begin
        B_V_2_19_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'd1 == and_ln82_reg_4123_pp3_iter10_reg) & (ap_enable_reg_pp3_iter11 == 1'b1) & (udiv_ln_fu_3138_p4 == 7'd19) & (1'b0 == ap_block_pp3_stage0_11001)) | ((1'd0 == and_ln82_reg_4123_pp3_iter10_reg) & (ap_enable_reg_pp3_iter11 == 1'b1) & (udiv_ln180_1_fu_3062_p4 == 7'd19) & (1'b0 == ap_block_pp3_stage0_11001)))) begin
        B_V_2_19_ce1 = 1'b1;
    end else begin
        B_V_2_19_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter11 == 1'b1))) begin
        if (((1'd1 == and_ln82_reg_4123_pp3_iter10_reg) & (udiv_ln_fu_3138_p4 == 7'd19))) begin
            B_V_2_19_d1 = trunc_ln68_fu_3100_p1;
        end else if (((1'd0 == and_ln82_reg_4123_pp3_iter10_reg) & (udiv_ln180_1_fu_3062_p4 == 7'd19))) begin
            B_V_2_19_d1 = 16'd0;
        end else begin
            B_V_2_19_d1 = 'bx;
        end
    end else begin
        B_V_2_19_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'd1 == and_ln82_reg_4123_pp3_iter10_reg) & (ap_enable_reg_pp3_iter11 == 1'b1) & (udiv_ln_fu_3138_p4 == 7'd19) & (1'b0 == ap_block_pp3_stage0_11001)) | ((1'd0 == and_ln82_reg_4123_pp3_iter10_reg) & (ap_enable_reg_pp3_iter11 == 1'b1) & (udiv_ln180_1_fu_3062_p4 == 7'd19) & (1'b0 == ap_block_pp3_stage0_11001)))) begin
        B_V_2_19_we1 = 1'b1;
    end else begin
        B_V_2_19_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter11 == 1'b1))) begin
        if (((1'd1 == and_ln82_reg_4123_pp3_iter10_reg) & (udiv_ln_fu_3138_p4 == 7'd1))) begin
            B_V_2_1_address1 = sext_ln180_fu_3148_p1;
        end else if (((1'd0 == and_ln82_reg_4123_pp3_iter10_reg) & (udiv_ln180_1_fu_3062_p4 == 7'd1))) begin
            B_V_2_1_address1 = sext_ln180_1_fu_3072_p1;
        end else begin
            B_V_2_1_address1 = 'bx;
        end
    end else begin
        B_V_2_1_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (1'b1 == ap_CS_fsm_pp2_stage0) & (ap_enable_reg_pp2_iter1 == 1'b1))) begin
        B_V_2_1_ce0 = 1'b1;
    end else begin
        B_V_2_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'd1 == and_ln82_reg_4123_pp3_iter10_reg) & (ap_enable_reg_pp3_iter11 == 1'b1) & (udiv_ln_fu_3138_p4 == 7'd1) & (1'b0 == ap_block_pp3_stage0_11001)) | ((1'd0 == and_ln82_reg_4123_pp3_iter10_reg) & (ap_enable_reg_pp3_iter11 == 1'b1) & (udiv_ln180_1_fu_3062_p4 == 7'd1) & (1'b0 == ap_block_pp3_stage0_11001)))) begin
        B_V_2_1_ce1 = 1'b1;
    end else begin
        B_V_2_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter11 == 1'b1))) begin
        if (((1'd1 == and_ln82_reg_4123_pp3_iter10_reg) & (udiv_ln_fu_3138_p4 == 7'd1))) begin
            B_V_2_1_d1 = trunc_ln68_fu_3100_p1;
        end else if (((1'd0 == and_ln82_reg_4123_pp3_iter10_reg) & (udiv_ln180_1_fu_3062_p4 == 7'd1))) begin
            B_V_2_1_d1 = 16'd0;
        end else begin
            B_V_2_1_d1 = 'bx;
        end
    end else begin
        B_V_2_1_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'd1 == and_ln82_reg_4123_pp3_iter10_reg) & (ap_enable_reg_pp3_iter11 == 1'b1) & (udiv_ln_fu_3138_p4 == 7'd1) & (1'b0 == ap_block_pp3_stage0_11001)) | ((1'd0 == and_ln82_reg_4123_pp3_iter10_reg) & (ap_enable_reg_pp3_iter11 == 1'b1) & (udiv_ln180_1_fu_3062_p4 == 7'd1) & (1'b0 == ap_block_pp3_stage0_11001)))) begin
        B_V_2_1_we1 = 1'b1;
    end else begin
        B_V_2_1_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter11 == 1'b1))) begin
        if (((1'd1 == and_ln82_reg_4123_pp3_iter10_reg) & (udiv_ln_fu_3138_p4 == 7'd20))) begin
            B_V_2_20_address1 = sext_ln180_fu_3148_p1;
        end else if (((1'd0 == and_ln82_reg_4123_pp3_iter10_reg) & (udiv_ln180_1_fu_3062_p4 == 7'd20))) begin
            B_V_2_20_address1 = sext_ln180_1_fu_3072_p1;
        end else begin
            B_V_2_20_address1 = 'bx;
        end
    end else begin
        B_V_2_20_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter2 == 1'b1))) begin
        B_V_2_20_ce0 = 1'b1;
    end else begin
        B_V_2_20_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'd1 == and_ln82_reg_4123_pp3_iter10_reg) & (ap_enable_reg_pp3_iter11 == 1'b1) & (udiv_ln_fu_3138_p4 == 7'd20) & (1'b0 == ap_block_pp3_stage0_11001)) | ((1'd0 == and_ln82_reg_4123_pp3_iter10_reg) & (ap_enable_reg_pp3_iter11 == 1'b1) & (udiv_ln180_1_fu_3062_p4 == 7'd20) & (1'b0 == ap_block_pp3_stage0_11001)))) begin
        B_V_2_20_ce1 = 1'b1;
    end else begin
        B_V_2_20_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter11 == 1'b1))) begin
        if (((1'd1 == and_ln82_reg_4123_pp3_iter10_reg) & (udiv_ln_fu_3138_p4 == 7'd20))) begin
            B_V_2_20_d1 = trunc_ln68_fu_3100_p1;
        end else if (((1'd0 == and_ln82_reg_4123_pp3_iter10_reg) & (udiv_ln180_1_fu_3062_p4 == 7'd20))) begin
            B_V_2_20_d1 = 16'd0;
        end else begin
            B_V_2_20_d1 = 'bx;
        end
    end else begin
        B_V_2_20_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'd1 == and_ln82_reg_4123_pp3_iter10_reg) & (ap_enable_reg_pp3_iter11 == 1'b1) & (udiv_ln_fu_3138_p4 == 7'd20) & (1'b0 == ap_block_pp3_stage0_11001)) | ((1'd0 == and_ln82_reg_4123_pp3_iter10_reg) & (ap_enable_reg_pp3_iter11 == 1'b1) & (udiv_ln180_1_fu_3062_p4 == 7'd20) & (1'b0 == ap_block_pp3_stage0_11001)))) begin
        B_V_2_20_we1 = 1'b1;
    end else begin
        B_V_2_20_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter11 == 1'b1))) begin
        if (((1'd1 == and_ln82_reg_4123_pp3_iter10_reg) & (udiv_ln_fu_3138_p4 == 7'd21))) begin
            B_V_2_21_address1 = sext_ln180_fu_3148_p1;
        end else if (((1'd0 == and_ln82_reg_4123_pp3_iter10_reg) & (udiv_ln180_1_fu_3062_p4 == 7'd21))) begin
            B_V_2_21_address1 = sext_ln180_1_fu_3072_p1;
        end else begin
            B_V_2_21_address1 = 'bx;
        end
    end else begin
        B_V_2_21_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (1'b1 == ap_CS_fsm_pp2_stage0) & (ap_enable_reg_pp2_iter1 == 1'b1))) begin
        B_V_2_21_ce0 = 1'b1;
    end else begin
        B_V_2_21_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'd1 == and_ln82_reg_4123_pp3_iter10_reg) & (ap_enable_reg_pp3_iter11 == 1'b1) & (udiv_ln_fu_3138_p4 == 7'd21) & (1'b0 == ap_block_pp3_stage0_11001)) | ((1'd0 == and_ln82_reg_4123_pp3_iter10_reg) & (ap_enable_reg_pp3_iter11 == 1'b1) & (udiv_ln180_1_fu_3062_p4 == 7'd21) & (1'b0 == ap_block_pp3_stage0_11001)))) begin
        B_V_2_21_ce1 = 1'b1;
    end else begin
        B_V_2_21_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter11 == 1'b1))) begin
        if (((1'd1 == and_ln82_reg_4123_pp3_iter10_reg) & (udiv_ln_fu_3138_p4 == 7'd21))) begin
            B_V_2_21_d1 = trunc_ln68_fu_3100_p1;
        end else if (((1'd0 == and_ln82_reg_4123_pp3_iter10_reg) & (udiv_ln180_1_fu_3062_p4 == 7'd21))) begin
            B_V_2_21_d1 = 16'd0;
        end else begin
            B_V_2_21_d1 = 'bx;
        end
    end else begin
        B_V_2_21_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'd1 == and_ln82_reg_4123_pp3_iter10_reg) & (ap_enable_reg_pp3_iter11 == 1'b1) & (udiv_ln_fu_3138_p4 == 7'd21) & (1'b0 == ap_block_pp3_stage0_11001)) | ((1'd0 == and_ln82_reg_4123_pp3_iter10_reg) & (ap_enable_reg_pp3_iter11 == 1'b1) & (udiv_ln180_1_fu_3062_p4 == 7'd21) & (1'b0 == ap_block_pp3_stage0_11001)))) begin
        B_V_2_21_we1 = 1'b1;
    end else begin
        B_V_2_21_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter11 == 1'b1))) begin
        if (((1'd1 == and_ln82_reg_4123_pp3_iter10_reg) & (udiv_ln_fu_3138_p4 == 7'd22))) begin
            B_V_2_22_address1 = sext_ln180_fu_3148_p1;
        end else if (((1'd0 == and_ln82_reg_4123_pp3_iter10_reg) & (udiv_ln180_1_fu_3062_p4 == 7'd22))) begin
            B_V_2_22_address1 = sext_ln180_1_fu_3072_p1;
        end else begin
            B_V_2_22_address1 = 'bx;
        end
    end else begin
        B_V_2_22_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter2 == 1'b1))) begin
        B_V_2_22_ce0 = 1'b1;
    end else begin
        B_V_2_22_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'd1 == and_ln82_reg_4123_pp3_iter10_reg) & (ap_enable_reg_pp3_iter11 == 1'b1) & (udiv_ln_fu_3138_p4 == 7'd22) & (1'b0 == ap_block_pp3_stage0_11001)) | ((1'd0 == and_ln82_reg_4123_pp3_iter10_reg) & (ap_enable_reg_pp3_iter11 == 1'b1) & (udiv_ln180_1_fu_3062_p4 == 7'd22) & (1'b0 == ap_block_pp3_stage0_11001)))) begin
        B_V_2_22_ce1 = 1'b1;
    end else begin
        B_V_2_22_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter11 == 1'b1))) begin
        if (((1'd1 == and_ln82_reg_4123_pp3_iter10_reg) & (udiv_ln_fu_3138_p4 == 7'd22))) begin
            B_V_2_22_d1 = trunc_ln68_fu_3100_p1;
        end else if (((1'd0 == and_ln82_reg_4123_pp3_iter10_reg) & (udiv_ln180_1_fu_3062_p4 == 7'd22))) begin
            B_V_2_22_d1 = 16'd0;
        end else begin
            B_V_2_22_d1 = 'bx;
        end
    end else begin
        B_V_2_22_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'd1 == and_ln82_reg_4123_pp3_iter10_reg) & (ap_enable_reg_pp3_iter11 == 1'b1) & (udiv_ln_fu_3138_p4 == 7'd22) & (1'b0 == ap_block_pp3_stage0_11001)) | ((1'd0 == and_ln82_reg_4123_pp3_iter10_reg) & (ap_enable_reg_pp3_iter11 == 1'b1) & (udiv_ln180_1_fu_3062_p4 == 7'd22) & (1'b0 == ap_block_pp3_stage0_11001)))) begin
        B_V_2_22_we1 = 1'b1;
    end else begin
        B_V_2_22_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter11 == 1'b1))) begin
        if (((1'd1 == and_ln82_reg_4123_pp3_iter10_reg) & (udiv_ln_fu_3138_p4 == 7'd23))) begin
            B_V_2_23_address1 = sext_ln180_fu_3148_p1;
        end else if (((1'd0 == and_ln82_reg_4123_pp3_iter10_reg) & (udiv_ln180_1_fu_3062_p4 == 7'd23))) begin
            B_V_2_23_address1 = sext_ln180_1_fu_3072_p1;
        end else begin
            B_V_2_23_address1 = 'bx;
        end
    end else begin
        B_V_2_23_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (1'b1 == ap_CS_fsm_pp2_stage0) & (ap_enable_reg_pp2_iter1 == 1'b1))) begin
        B_V_2_23_ce0 = 1'b1;
    end else begin
        B_V_2_23_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'd1 == and_ln82_reg_4123_pp3_iter10_reg) & (ap_enable_reg_pp3_iter11 == 1'b1) & (udiv_ln_fu_3138_p4 == 7'd23) & (1'b0 == ap_block_pp3_stage0_11001)) | ((1'd0 == and_ln82_reg_4123_pp3_iter10_reg) & (ap_enable_reg_pp3_iter11 == 1'b1) & (udiv_ln180_1_fu_3062_p4 == 7'd23) & (1'b0 == ap_block_pp3_stage0_11001)))) begin
        B_V_2_23_ce1 = 1'b1;
    end else begin
        B_V_2_23_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter11 == 1'b1))) begin
        if (((1'd1 == and_ln82_reg_4123_pp3_iter10_reg) & (udiv_ln_fu_3138_p4 == 7'd23))) begin
            B_V_2_23_d1 = trunc_ln68_fu_3100_p1;
        end else if (((1'd0 == and_ln82_reg_4123_pp3_iter10_reg) & (udiv_ln180_1_fu_3062_p4 == 7'd23))) begin
            B_V_2_23_d1 = 16'd0;
        end else begin
            B_V_2_23_d1 = 'bx;
        end
    end else begin
        B_V_2_23_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'd1 == and_ln82_reg_4123_pp3_iter10_reg) & (ap_enable_reg_pp3_iter11 == 1'b1) & (udiv_ln_fu_3138_p4 == 7'd23) & (1'b0 == ap_block_pp3_stage0_11001)) | ((1'd0 == and_ln82_reg_4123_pp3_iter10_reg) & (ap_enable_reg_pp3_iter11 == 1'b1) & (udiv_ln180_1_fu_3062_p4 == 7'd23) & (1'b0 == ap_block_pp3_stage0_11001)))) begin
        B_V_2_23_we1 = 1'b1;
    end else begin
        B_V_2_23_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter11 == 1'b1))) begin
        if ((1'b1 == ap_condition_2148)) begin
            B_V_2_24_address1 = sext_ln180_fu_3148_p1;
        end else if ((1'b1 == ap_condition_2094)) begin
            B_V_2_24_address1 = sext_ln180_1_fu_3072_p1;
        end else begin
            B_V_2_24_address1 = 'bx;
        end
    end else begin
        B_V_2_24_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter2 == 1'b1))) begin
        B_V_2_24_ce0 = 1'b1;
    end else begin
        B_V_2_24_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((~(udiv_ln_fu_3138_p4 == 7'd15) & ~(udiv_ln_fu_3138_p4 == 7'd12) & ~(udiv_ln_fu_3138_p4 == 7'd3) & ~(udiv_ln_fu_3138_p4 == 7'd0) & ~(udiv_ln_fu_3138_p4 == 7'd22) & ~(udiv_ln_fu_3138_p4 == 7'd20) & ~(udiv_ln_fu_3138_p4 == 7'd18) & ~(udiv_ln_fu_3138_p4 == 7'd17) & ~(udiv_ln_fu_3138_p4 == 7'd14) & ~(udiv_ln_fu_3138_p4 == 7'd11) & ~(udiv_ln_fu_3138_p4 == 7'd9) & ~(udiv_ln_fu_3138_p4 == 7'd8) & ~(udiv_ln_fu_3138_p4 == 7'd6) & ~(udiv_ln_fu_3138_p4 == 7'd5) & ~(udiv_ln_fu_3138_p4 == 7'd2) & ~(udiv_ln_fu_3138_p4 == 7'd23) & ~(udiv_ln_fu_3138_p4 == 7'd21) & ~(udiv_ln_fu_3138_p4 == 7'd19) & ~(udiv_ln_fu_3138_p4 == 7'd16) & ~(udiv_ln_fu_3138_p4 == 7'd13) & ~(udiv_ln_fu_3138_p4 == 7'd10) & ~(udiv_ln_fu_3138_p4 == 7'd7) & ~(udiv_ln_fu_3138_p4 == 7'd4) & ~(udiv_ln_fu_3138_p4 == 7'd1) & (1'd1 == and_ln82_reg_4123_pp3_iter10_reg) & (ap_enable_reg_pp3_iter11 == 1'b1) & (1'b0 == ap_block_pp3_stage0_11001)) | (~(udiv_ln180_1_fu_3062_p4 == 7'd15) & ~(udiv_ln180_1_fu_3062_p4 == 7'd12) & ~(udiv_ln180_1_fu_3062_p4 == 7'd3) & ~(udiv_ln180_1_fu_3062_p4 == 7'd0) & ~(udiv_ln180_1_fu_3062_p4 == 7'd22) & ~(udiv_ln180_1_fu_3062_p4 == 7'd20) & ~(udiv_ln180_1_fu_3062_p4 == 7'd18) & ~(udiv_ln180_1_fu_3062_p4 == 7'd17) & ~(udiv_ln180_1_fu_3062_p4 == 7'd14) & ~(udiv_ln180_1_fu_3062_p4 == 7'd11) & ~(udiv_ln180_1_fu_3062_p4 == 7'd9) & ~(udiv_ln180_1_fu_3062_p4 == 7'd8) & ~(udiv_ln180_1_fu_3062_p4 == 7'd6) & ~(udiv_ln180_1_fu_3062_p4 == 7'd5) & ~(udiv_ln180_1_fu_3062_p4 == 7'd2) & ~(udiv_ln180_1_fu_3062_p4 == 7'd23) & ~(udiv_ln180_1_fu_3062_p4 == 7'd21) & ~(udiv_ln180_1_fu_3062_p4 == 7'd19) & ~(udiv_ln180_1_fu_3062_p4 == 7'd16) & ~(udiv_ln180_1_fu_3062_p4 == 7'd13) & ~(udiv_ln180_1_fu_3062_p4 == 7'd10) & ~(udiv_ln180_1_fu_3062_p4 == 7'd7) & ~(udiv_ln180_1_fu_3062_p4 == 7'd4) & ~(udiv_ln180_1_fu_3062_p4 == 7'd1) & (1'd0 == and_ln82_reg_4123_pp3_iter10_reg) & (ap_enable_reg_pp3_iter11 == 1'b1) & (1'b0 == ap_block_pp3_stage0_11001)))) begin
        B_V_2_24_ce1 = 1'b1;
    end else begin
        B_V_2_24_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter11 == 1'b1))) begin
        if ((1'b1 == ap_condition_2148)) begin
            B_V_2_24_d1 = trunc_ln68_fu_3100_p1;
        end else if ((1'b1 == ap_condition_2094)) begin
            B_V_2_24_d1 = 16'd0;
        end else begin
            B_V_2_24_d1 = 'bx;
        end
    end else begin
        B_V_2_24_d1 = 'bx;
    end
end

always @ (*) begin
    if (((~(udiv_ln_fu_3138_p4 == 7'd15) & ~(udiv_ln_fu_3138_p4 == 7'd12) & ~(udiv_ln_fu_3138_p4 == 7'd3) & ~(udiv_ln_fu_3138_p4 == 7'd0) & ~(udiv_ln_fu_3138_p4 == 7'd22) & ~(udiv_ln_fu_3138_p4 == 7'd20) & ~(udiv_ln_fu_3138_p4 == 7'd18) & ~(udiv_ln_fu_3138_p4 == 7'd17) & ~(udiv_ln_fu_3138_p4 == 7'd14) & ~(udiv_ln_fu_3138_p4 == 7'd11) & ~(udiv_ln_fu_3138_p4 == 7'd9) & ~(udiv_ln_fu_3138_p4 == 7'd8) & ~(udiv_ln_fu_3138_p4 == 7'd6) & ~(udiv_ln_fu_3138_p4 == 7'd5) & ~(udiv_ln_fu_3138_p4 == 7'd2) & ~(udiv_ln_fu_3138_p4 == 7'd23) & ~(udiv_ln_fu_3138_p4 == 7'd21) & ~(udiv_ln_fu_3138_p4 == 7'd19) & ~(udiv_ln_fu_3138_p4 == 7'd16) & ~(udiv_ln_fu_3138_p4 == 7'd13) & ~(udiv_ln_fu_3138_p4 == 7'd10) & ~(udiv_ln_fu_3138_p4 == 7'd7) & ~(udiv_ln_fu_3138_p4 == 7'd4) & ~(udiv_ln_fu_3138_p4 == 7'd1) & (1'd1 == and_ln82_reg_4123_pp3_iter10_reg) & (ap_enable_reg_pp3_iter11 == 1'b1) & (1'b0 == ap_block_pp3_stage0_11001)) | (~(udiv_ln180_1_fu_3062_p4 == 7'd15) & ~(udiv_ln180_1_fu_3062_p4 == 7'd12) & ~(udiv_ln180_1_fu_3062_p4 == 7'd3) & ~(udiv_ln180_1_fu_3062_p4 == 7'd0) & ~(udiv_ln180_1_fu_3062_p4 == 7'd22) & ~(udiv_ln180_1_fu_3062_p4 == 7'd20) & ~(udiv_ln180_1_fu_3062_p4 == 7'd18) & ~(udiv_ln180_1_fu_3062_p4 == 7'd17) & ~(udiv_ln180_1_fu_3062_p4 == 7'd14) & ~(udiv_ln180_1_fu_3062_p4 == 7'd11) & ~(udiv_ln180_1_fu_3062_p4 == 7'd9) & ~(udiv_ln180_1_fu_3062_p4 == 7'd8) & ~(udiv_ln180_1_fu_3062_p4 == 7'd6) & ~(udiv_ln180_1_fu_3062_p4 == 7'd5) & ~(udiv_ln180_1_fu_3062_p4 == 7'd2) & ~(udiv_ln180_1_fu_3062_p4 == 7'd23) & ~(udiv_ln180_1_fu_3062_p4 == 7'd21) & ~(udiv_ln180_1_fu_3062_p4 == 7'd19) & ~(udiv_ln180_1_fu_3062_p4 == 7'd16) & ~(udiv_ln180_1_fu_3062_p4 == 7'd13) & ~(udiv_ln180_1_fu_3062_p4 == 7'd10) & ~(udiv_ln180_1_fu_3062_p4 == 7'd7) & ~(udiv_ln180_1_fu_3062_p4 == 7'd4) & ~(udiv_ln180_1_fu_3062_p4 == 7'd1) & (1'd0 == and_ln82_reg_4123_pp3_iter10_reg) & (ap_enable_reg_pp3_iter11 == 1'b1) & (1'b0 == ap_block_pp3_stage0_11001)))) begin
        B_V_2_24_we1 = 1'b1;
    end else begin
        B_V_2_24_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter11 == 1'b1))) begin
        if (((1'd1 == and_ln82_reg_4123_pp3_iter10_reg) & (udiv_ln_fu_3138_p4 == 7'd2))) begin
            B_V_2_2_address1 = sext_ln180_fu_3148_p1;
        end else if (((1'd0 == and_ln82_reg_4123_pp3_iter10_reg) & (udiv_ln180_1_fu_3062_p4 == 7'd2))) begin
            B_V_2_2_address1 = sext_ln180_1_fu_3072_p1;
        end else begin
            B_V_2_2_address1 = 'bx;
        end
    end else begin
        B_V_2_2_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter2 == 1'b1))) begin
        B_V_2_2_ce0 = 1'b1;
    end else begin
        B_V_2_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'd1 == and_ln82_reg_4123_pp3_iter10_reg) & (ap_enable_reg_pp3_iter11 == 1'b1) & (udiv_ln_fu_3138_p4 == 7'd2) & (1'b0 == ap_block_pp3_stage0_11001)) | ((1'd0 == and_ln82_reg_4123_pp3_iter10_reg) & (ap_enable_reg_pp3_iter11 == 1'b1) & (udiv_ln180_1_fu_3062_p4 == 7'd2) & (1'b0 == ap_block_pp3_stage0_11001)))) begin
        B_V_2_2_ce1 = 1'b1;
    end else begin
        B_V_2_2_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter11 == 1'b1))) begin
        if (((1'd1 == and_ln82_reg_4123_pp3_iter10_reg) & (udiv_ln_fu_3138_p4 == 7'd2))) begin
            B_V_2_2_d1 = trunc_ln68_fu_3100_p1;
        end else if (((1'd0 == and_ln82_reg_4123_pp3_iter10_reg) & (udiv_ln180_1_fu_3062_p4 == 7'd2))) begin
            B_V_2_2_d1 = 16'd0;
        end else begin
            B_V_2_2_d1 = 'bx;
        end
    end else begin
        B_V_2_2_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'd1 == and_ln82_reg_4123_pp3_iter10_reg) & (ap_enable_reg_pp3_iter11 == 1'b1) & (udiv_ln_fu_3138_p4 == 7'd2) & (1'b0 == ap_block_pp3_stage0_11001)) | ((1'd0 == and_ln82_reg_4123_pp3_iter10_reg) & (ap_enable_reg_pp3_iter11 == 1'b1) & (udiv_ln180_1_fu_3062_p4 == 7'd2) & (1'b0 == ap_block_pp3_stage0_11001)))) begin
        B_V_2_2_we1 = 1'b1;
    end else begin
        B_V_2_2_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter11 == 1'b1))) begin
        if (((1'd1 == and_ln82_reg_4123_pp3_iter10_reg) & (udiv_ln_fu_3138_p4 == 7'd3))) begin
            B_V_2_3_address1 = sext_ln180_fu_3148_p1;
        end else if (((1'd0 == and_ln82_reg_4123_pp3_iter10_reg) & (udiv_ln180_1_fu_3062_p4 == 7'd3))) begin
            B_V_2_3_address1 = sext_ln180_1_fu_3072_p1;
        end else begin
            B_V_2_3_address1 = 'bx;
        end
    end else begin
        B_V_2_3_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter3 == 1'b1))) begin
        B_V_2_3_ce0 = 1'b1;
    end else begin
        B_V_2_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'd1 == and_ln82_reg_4123_pp3_iter10_reg) & (ap_enable_reg_pp3_iter11 == 1'b1) & (udiv_ln_fu_3138_p4 == 7'd3) & (1'b0 == ap_block_pp3_stage0_11001)) | ((1'd0 == and_ln82_reg_4123_pp3_iter10_reg) & (ap_enable_reg_pp3_iter11 == 1'b1) & (udiv_ln180_1_fu_3062_p4 == 7'd3) & (1'b0 == ap_block_pp3_stage0_11001)))) begin
        B_V_2_3_ce1 = 1'b1;
    end else begin
        B_V_2_3_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter11 == 1'b1))) begin
        if (((1'd1 == and_ln82_reg_4123_pp3_iter10_reg) & (udiv_ln_fu_3138_p4 == 7'd3))) begin
            B_V_2_3_d1 = trunc_ln68_fu_3100_p1;
        end else if (((1'd0 == and_ln82_reg_4123_pp3_iter10_reg) & (udiv_ln180_1_fu_3062_p4 == 7'd3))) begin
            B_V_2_3_d1 = 16'd0;
        end else begin
            B_V_2_3_d1 = 'bx;
        end
    end else begin
        B_V_2_3_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'd1 == and_ln82_reg_4123_pp3_iter10_reg) & (ap_enable_reg_pp3_iter11 == 1'b1) & (udiv_ln_fu_3138_p4 == 7'd3) & (1'b0 == ap_block_pp3_stage0_11001)) | ((1'd0 == and_ln82_reg_4123_pp3_iter10_reg) & (ap_enable_reg_pp3_iter11 == 1'b1) & (udiv_ln180_1_fu_3062_p4 == 7'd3) & (1'b0 == ap_block_pp3_stage0_11001)))) begin
        B_V_2_3_we1 = 1'b1;
    end else begin
        B_V_2_3_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter11 == 1'b1))) begin
        if (((1'd1 == and_ln82_reg_4123_pp3_iter10_reg) & (udiv_ln_fu_3138_p4 == 7'd4))) begin
            B_V_2_4_address1 = sext_ln180_fu_3148_p1;
        end else if (((1'd0 == and_ln82_reg_4123_pp3_iter10_reg) & (udiv_ln180_1_fu_3062_p4 == 7'd4))) begin
            B_V_2_4_address1 = sext_ln180_1_fu_3072_p1;
        end else begin
            B_V_2_4_address1 = 'bx;
        end
    end else begin
        B_V_2_4_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (1'b1 == ap_CS_fsm_pp2_stage0) & (ap_enable_reg_pp2_iter1 == 1'b1))) begin
        B_V_2_4_ce0 = 1'b1;
    end else begin
        B_V_2_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'd1 == and_ln82_reg_4123_pp3_iter10_reg) & (ap_enable_reg_pp3_iter11 == 1'b1) & (udiv_ln_fu_3138_p4 == 7'd4) & (1'b0 == ap_block_pp3_stage0_11001)) | ((1'd0 == and_ln82_reg_4123_pp3_iter10_reg) & (ap_enable_reg_pp3_iter11 == 1'b1) & (udiv_ln180_1_fu_3062_p4 == 7'd4) & (1'b0 == ap_block_pp3_stage0_11001)))) begin
        B_V_2_4_ce1 = 1'b1;
    end else begin
        B_V_2_4_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter11 == 1'b1))) begin
        if (((1'd1 == and_ln82_reg_4123_pp3_iter10_reg) & (udiv_ln_fu_3138_p4 == 7'd4))) begin
            B_V_2_4_d1 = trunc_ln68_fu_3100_p1;
        end else if (((1'd0 == and_ln82_reg_4123_pp3_iter10_reg) & (udiv_ln180_1_fu_3062_p4 == 7'd4))) begin
            B_V_2_4_d1 = 16'd0;
        end else begin
            B_V_2_4_d1 = 'bx;
        end
    end else begin
        B_V_2_4_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'd1 == and_ln82_reg_4123_pp3_iter10_reg) & (ap_enable_reg_pp3_iter11 == 1'b1) & (udiv_ln_fu_3138_p4 == 7'd4) & (1'b0 == ap_block_pp3_stage0_11001)) | ((1'd0 == and_ln82_reg_4123_pp3_iter10_reg) & (ap_enable_reg_pp3_iter11 == 1'b1) & (udiv_ln180_1_fu_3062_p4 == 7'd4) & (1'b0 == ap_block_pp3_stage0_11001)))) begin
        B_V_2_4_we1 = 1'b1;
    end else begin
        B_V_2_4_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter11 == 1'b1))) begin
        if (((1'd1 == and_ln82_reg_4123_pp3_iter10_reg) & (udiv_ln_fu_3138_p4 == 7'd5))) begin
            B_V_2_5_address1 = sext_ln180_fu_3148_p1;
        end else if (((1'd0 == and_ln82_reg_4123_pp3_iter10_reg) & (udiv_ln180_1_fu_3062_p4 == 7'd5))) begin
            B_V_2_5_address1 = sext_ln180_1_fu_3072_p1;
        end else begin
            B_V_2_5_address1 = 'bx;
        end
    end else begin
        B_V_2_5_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter2 == 1'b1))) begin
        B_V_2_5_ce0 = 1'b1;
    end else begin
        B_V_2_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'd1 == and_ln82_reg_4123_pp3_iter10_reg) & (ap_enable_reg_pp3_iter11 == 1'b1) & (udiv_ln_fu_3138_p4 == 7'd5) & (1'b0 == ap_block_pp3_stage0_11001)) | ((1'd0 == and_ln82_reg_4123_pp3_iter10_reg) & (ap_enable_reg_pp3_iter11 == 1'b1) & (udiv_ln180_1_fu_3062_p4 == 7'd5) & (1'b0 == ap_block_pp3_stage0_11001)))) begin
        B_V_2_5_ce1 = 1'b1;
    end else begin
        B_V_2_5_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter11 == 1'b1))) begin
        if (((1'd1 == and_ln82_reg_4123_pp3_iter10_reg) & (udiv_ln_fu_3138_p4 == 7'd5))) begin
            B_V_2_5_d1 = trunc_ln68_fu_3100_p1;
        end else if (((1'd0 == and_ln82_reg_4123_pp3_iter10_reg) & (udiv_ln180_1_fu_3062_p4 == 7'd5))) begin
            B_V_2_5_d1 = 16'd0;
        end else begin
            B_V_2_5_d1 = 'bx;
        end
    end else begin
        B_V_2_5_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'd1 == and_ln82_reg_4123_pp3_iter10_reg) & (ap_enable_reg_pp3_iter11 == 1'b1) & (udiv_ln_fu_3138_p4 == 7'd5) & (1'b0 == ap_block_pp3_stage0_11001)) | ((1'd0 == and_ln82_reg_4123_pp3_iter10_reg) & (ap_enable_reg_pp3_iter11 == 1'b1) & (udiv_ln180_1_fu_3062_p4 == 7'd5) & (1'b0 == ap_block_pp3_stage0_11001)))) begin
        B_V_2_5_we1 = 1'b1;
    end else begin
        B_V_2_5_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter11 == 1'b1))) begin
        if (((1'd1 == and_ln82_reg_4123_pp3_iter10_reg) & (udiv_ln_fu_3138_p4 == 7'd6))) begin
            B_V_2_6_address1 = sext_ln180_fu_3148_p1;
        end else if (((1'd0 == and_ln82_reg_4123_pp3_iter10_reg) & (udiv_ln180_1_fu_3062_p4 == 7'd6))) begin
            B_V_2_6_address1 = sext_ln180_1_fu_3072_p1;
        end else begin
            B_V_2_6_address1 = 'bx;
        end
    end else begin
        B_V_2_6_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter2 == 1'b1))) begin
        B_V_2_6_ce0 = 1'b1;
    end else begin
        B_V_2_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'd1 == and_ln82_reg_4123_pp3_iter10_reg) & (ap_enable_reg_pp3_iter11 == 1'b1) & (udiv_ln_fu_3138_p4 == 7'd6) & (1'b0 == ap_block_pp3_stage0_11001)) | ((1'd0 == and_ln82_reg_4123_pp3_iter10_reg) & (ap_enable_reg_pp3_iter11 == 1'b1) & (udiv_ln180_1_fu_3062_p4 == 7'd6) & (1'b0 == ap_block_pp3_stage0_11001)))) begin
        B_V_2_6_ce1 = 1'b1;
    end else begin
        B_V_2_6_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter11 == 1'b1))) begin
        if (((1'd1 == and_ln82_reg_4123_pp3_iter10_reg) & (udiv_ln_fu_3138_p4 == 7'd6))) begin
            B_V_2_6_d1 = trunc_ln68_fu_3100_p1;
        end else if (((1'd0 == and_ln82_reg_4123_pp3_iter10_reg) & (udiv_ln180_1_fu_3062_p4 == 7'd6))) begin
            B_V_2_6_d1 = 16'd0;
        end else begin
            B_V_2_6_d1 = 'bx;
        end
    end else begin
        B_V_2_6_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'd1 == and_ln82_reg_4123_pp3_iter10_reg) & (ap_enable_reg_pp3_iter11 == 1'b1) & (udiv_ln_fu_3138_p4 == 7'd6) & (1'b0 == ap_block_pp3_stage0_11001)) | ((1'd0 == and_ln82_reg_4123_pp3_iter10_reg) & (ap_enable_reg_pp3_iter11 == 1'b1) & (udiv_ln180_1_fu_3062_p4 == 7'd6) & (1'b0 == ap_block_pp3_stage0_11001)))) begin
        B_V_2_6_we1 = 1'b1;
    end else begin
        B_V_2_6_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter11 == 1'b1))) begin
        if (((1'd1 == and_ln82_reg_4123_pp3_iter10_reg) & (udiv_ln_fu_3138_p4 == 7'd7))) begin
            B_V_2_7_address1 = sext_ln180_fu_3148_p1;
        end else if (((1'd0 == and_ln82_reg_4123_pp3_iter10_reg) & (udiv_ln180_1_fu_3062_p4 == 7'd7))) begin
            B_V_2_7_address1 = sext_ln180_1_fu_3072_p1;
        end else begin
            B_V_2_7_address1 = 'bx;
        end
    end else begin
        B_V_2_7_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (1'b1 == ap_CS_fsm_pp2_stage0) & (ap_enable_reg_pp2_iter1 == 1'b1))) begin
        B_V_2_7_ce0 = 1'b1;
    end else begin
        B_V_2_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'd1 == and_ln82_reg_4123_pp3_iter10_reg) & (ap_enable_reg_pp3_iter11 == 1'b1) & (udiv_ln_fu_3138_p4 == 7'd7) & (1'b0 == ap_block_pp3_stage0_11001)) | ((1'd0 == and_ln82_reg_4123_pp3_iter10_reg) & (ap_enable_reg_pp3_iter11 == 1'b1) & (udiv_ln180_1_fu_3062_p4 == 7'd7) & (1'b0 == ap_block_pp3_stage0_11001)))) begin
        B_V_2_7_ce1 = 1'b1;
    end else begin
        B_V_2_7_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter11 == 1'b1))) begin
        if (((1'd1 == and_ln82_reg_4123_pp3_iter10_reg) & (udiv_ln_fu_3138_p4 == 7'd7))) begin
            B_V_2_7_d1 = trunc_ln68_fu_3100_p1;
        end else if (((1'd0 == and_ln82_reg_4123_pp3_iter10_reg) & (udiv_ln180_1_fu_3062_p4 == 7'd7))) begin
            B_V_2_7_d1 = 16'd0;
        end else begin
            B_V_2_7_d1 = 'bx;
        end
    end else begin
        B_V_2_7_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'd1 == and_ln82_reg_4123_pp3_iter10_reg) & (ap_enable_reg_pp3_iter11 == 1'b1) & (udiv_ln_fu_3138_p4 == 7'd7) & (1'b0 == ap_block_pp3_stage0_11001)) | ((1'd0 == and_ln82_reg_4123_pp3_iter10_reg) & (ap_enable_reg_pp3_iter11 == 1'b1) & (udiv_ln180_1_fu_3062_p4 == 7'd7) & (1'b0 == ap_block_pp3_stage0_11001)))) begin
        B_V_2_7_we1 = 1'b1;
    end else begin
        B_V_2_7_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter11 == 1'b1))) begin
        if (((1'd1 == and_ln82_reg_4123_pp3_iter10_reg) & (udiv_ln_fu_3138_p4 == 7'd8))) begin
            B_V_2_8_address1 = sext_ln180_fu_3148_p1;
        end else if (((1'd0 == and_ln82_reg_4123_pp3_iter10_reg) & (udiv_ln180_1_fu_3062_p4 == 7'd8))) begin
            B_V_2_8_address1 = sext_ln180_1_fu_3072_p1;
        end else begin
            B_V_2_8_address1 = 'bx;
        end
    end else begin
        B_V_2_8_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter2 == 1'b1))) begin
        B_V_2_8_ce0 = 1'b1;
    end else begin
        B_V_2_8_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'd1 == and_ln82_reg_4123_pp3_iter10_reg) & (ap_enable_reg_pp3_iter11 == 1'b1) & (udiv_ln_fu_3138_p4 == 7'd8) & (1'b0 == ap_block_pp3_stage0_11001)) | ((1'd0 == and_ln82_reg_4123_pp3_iter10_reg) & (ap_enable_reg_pp3_iter11 == 1'b1) & (udiv_ln180_1_fu_3062_p4 == 7'd8) & (1'b0 == ap_block_pp3_stage0_11001)))) begin
        B_V_2_8_ce1 = 1'b1;
    end else begin
        B_V_2_8_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter11 == 1'b1))) begin
        if (((1'd1 == and_ln82_reg_4123_pp3_iter10_reg) & (udiv_ln_fu_3138_p4 == 7'd8))) begin
            B_V_2_8_d1 = trunc_ln68_fu_3100_p1;
        end else if (((1'd0 == and_ln82_reg_4123_pp3_iter10_reg) & (udiv_ln180_1_fu_3062_p4 == 7'd8))) begin
            B_V_2_8_d1 = 16'd0;
        end else begin
            B_V_2_8_d1 = 'bx;
        end
    end else begin
        B_V_2_8_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'd1 == and_ln82_reg_4123_pp3_iter10_reg) & (ap_enable_reg_pp3_iter11 == 1'b1) & (udiv_ln_fu_3138_p4 == 7'd8) & (1'b0 == ap_block_pp3_stage0_11001)) | ((1'd0 == and_ln82_reg_4123_pp3_iter10_reg) & (ap_enable_reg_pp3_iter11 == 1'b1) & (udiv_ln180_1_fu_3062_p4 == 7'd8) & (1'b0 == ap_block_pp3_stage0_11001)))) begin
        B_V_2_8_we1 = 1'b1;
    end else begin
        B_V_2_8_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter11 == 1'b1))) begin
        if (((1'd1 == and_ln82_reg_4123_pp3_iter10_reg) & (udiv_ln_fu_3138_p4 == 7'd9))) begin
            B_V_2_9_address1 = sext_ln180_fu_3148_p1;
        end else if (((1'd0 == and_ln82_reg_4123_pp3_iter10_reg) & (udiv_ln180_1_fu_3062_p4 == 7'd9))) begin
            B_V_2_9_address1 = sext_ln180_1_fu_3072_p1;
        end else begin
            B_V_2_9_address1 = 'bx;
        end
    end else begin
        B_V_2_9_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter2 == 1'b1))) begin
        B_V_2_9_ce0 = 1'b1;
    end else begin
        B_V_2_9_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'd1 == and_ln82_reg_4123_pp3_iter10_reg) & (ap_enable_reg_pp3_iter11 == 1'b1) & (udiv_ln_fu_3138_p4 == 7'd9) & (1'b0 == ap_block_pp3_stage0_11001)) | ((1'd0 == and_ln82_reg_4123_pp3_iter10_reg) & (ap_enable_reg_pp3_iter11 == 1'b1) & (udiv_ln180_1_fu_3062_p4 == 7'd9) & (1'b0 == ap_block_pp3_stage0_11001)))) begin
        B_V_2_9_ce1 = 1'b1;
    end else begin
        B_V_2_9_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter11 == 1'b1))) begin
        if (((1'd1 == and_ln82_reg_4123_pp3_iter10_reg) & (udiv_ln_fu_3138_p4 == 7'd9))) begin
            B_V_2_9_d1 = trunc_ln68_fu_3100_p1;
        end else if (((1'd0 == and_ln82_reg_4123_pp3_iter10_reg) & (udiv_ln180_1_fu_3062_p4 == 7'd9))) begin
            B_V_2_9_d1 = 16'd0;
        end else begin
            B_V_2_9_d1 = 'bx;
        end
    end else begin
        B_V_2_9_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'd1 == and_ln82_reg_4123_pp3_iter10_reg) & (ap_enable_reg_pp3_iter11 == 1'b1) & (udiv_ln_fu_3138_p4 == 7'd9) & (1'b0 == ap_block_pp3_stage0_11001)) | ((1'd0 == and_ln82_reg_4123_pp3_iter10_reg) & (ap_enable_reg_pp3_iter11 == 1'b1) & (udiv_ln180_1_fu_3062_p4 == 7'd9) & (1'b0 == ap_block_pp3_stage0_11001)))) begin
        B_V_2_9_we1 = 1'b1;
    end else begin
        B_V_2_9_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((icmp_ln149_fu_2297_p2 == 1'd1)) begin
        ap_condition_pp0_exit_iter0_state11 = 1'b1;
    end else begin
        ap_condition_pp0_exit_iter0_state11 = 1'b0;
    end
end

always @ (*) begin
    if ((icmp_ln105_fu_2349_p2 == 1'd1)) begin
        ap_condition_pp1_exit_iter0_state16 = 1'b1;
    end else begin
        ap_condition_pp1_exit_iter0_state16 = 1'b0;
    end
end

always @ (*) begin
    if ((icmp_ln121_fu_2534_p2 == 1'd1)) begin
        ap_condition_pp2_exit_iter0_state19 = 1'b1;
    end else begin
        ap_condition_pp2_exit_iter0_state19 = 1'b0;
    end
end

always @ (*) begin
    if ((icmp_ln78_fu_2938_p2 == 1'd1)) begin
        ap_condition_pp3_exit_iter0_state29 = 1'b1;
    end else begin
        ap_condition_pp3_exit_iter0_state29 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((real_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter0 == 1'b0) & (ap_enable_reg_pp1_iter1 == 1'b0))) begin
        ap_idle_pp1 = 1'b1;
    end else begin
        ap_idle_pp1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter0 == 1'b0) & (ap_enable_reg_pp2_iter7 == 1'b0) & (ap_enable_reg_pp2_iter5 == 1'b0) & (ap_enable_reg_pp2_iter1 == 1'b0) & (ap_enable_reg_pp2_iter6 == 1'b0) & (ap_enable_reg_pp2_iter4 == 1'b0) & (ap_enable_reg_pp2_iter3 == 1'b0) & (ap_enable_reg_pp2_iter2 == 1'b0))) begin
        ap_idle_pp2 = 1'b1;
    end else begin
        ap_idle_pp2 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp3_iter11 == 1'b0) & (ap_enable_reg_pp3_iter10 == 1'b0) & (ap_enable_reg_pp3_iter9 == 1'b0) & (ap_enable_reg_pp3_iter8 == 1'b0) & (ap_enable_reg_pp3_iter7 == 1'b0) & (ap_enable_reg_pp3_iter6 == 1'b0) & (ap_enable_reg_pp3_iter5 == 1'b0) & (ap_enable_reg_pp3_iter4 == 1'b0) & (ap_enable_reg_pp3_iter3 == 1'b0) & (ap_enable_reg_pp3_iter2 == 1'b0) & (ap_enable_reg_pp3_iter1 == 1'b0) & (ap_enable_reg_pp3_iter0 == 1'b0))) begin
        ap_idle_pp3 = 1'b1;
    end else begin
        ap_idle_pp3 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln78_reg_4100 == 1'd0) & (1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0))) begin
        ap_phi_mux_i_0_phi_fu_2212_p4 = select_ln78_5_reg_4116;
    end else begin
        ap_phi_mux_i_0_phi_fu_2212_p4 = i_0_reg_2208;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0) & (icmp_ln121_reg_3497 == 1'd0) & (1'b1 == ap_CS_fsm_pp2_stage0) & (ap_enable_reg_pp2_iter1 == 1'b1))) begin
        ap_phi_mux_ib_0_phi_fu_2167_p4 = select_ln127_6_reg_3516;
    end else begin
        ap_phi_mux_ib_0_phi_fu_2167_p4 = ib_0_reg_2163;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0) & (icmp_ln121_reg_3497 == 1'd0) & (1'b1 == ap_CS_fsm_pp2_stage0) & (ap_enable_reg_pp2_iter1 == 1'b1))) begin
        ap_phi_mux_ic_0_phi_fu_2190_p4 = ic_reg_3526;
    end else begin
        ap_phi_mux_ic_0_phi_fu_2190_p4 = ic_0_reg_2186;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0) & (icmp_ln121_reg_3497_pp2_iter6_reg == 1'd0) & (ap_enable_reg_pp2_iter7 == 1'b1))) begin
        ap_phi_mux_p_0300_0_phi_fu_2178_p4 = add_ln700_72_reg_4083;
    end else begin
        ap_phi_mux_p_0300_0_phi_fu_2178_p4 = p_0300_0_reg_2174;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp3_stage0) & (1'b0 == ap_block_pp3_stage0_11001))) begin
        grp_fu_2230_ce = 1'b1;
    end else begin
        grp_fu_2230_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state2) | ((icmp_ln149_reg_3425 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp1_stage0) & (icmp_ln108_reg_3465 == 1'd1) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)) | ((1'd1 == and_ln82_reg_4123_pp3_iter10_reg) & (1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter11 == 1'b1)) | (~((ap_done_reg == 1'b1) | (real_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1)))) begin
        in_stream_a_V_V_blk_n = in_stream_a_V_V_empty_n;
    end else begin
        in_stream_a_V_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln149_reg_3425 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp1_stage0_11001) & (icmp_ln108_reg_3465 == 1'd1) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)) | ((1'd1 == and_ln82_reg_4123_pp3_iter10_reg) & (ap_enable_reg_pp3_iter11 == 1'b1) & (1'b0 == ap_block_pp3_stage0_11001)) | (~((out_stream_V_V_full_n == 1'b0) | (in_stream_a_V_V_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state8)) | (~((out_stream_V_V_full_n == 1'b0) | (in_stream_a_V_V_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state7)) | (~((out_stream_V_V_full_n == 1'b0) | (in_stream_a_V_V_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state6)) | (~((out_stream_V_V_full_n == 1'b0) | (in_stream_a_V_V_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state5)) | (~((out_stream_V_V_full_n == 1'b0) | (in_stream_a_V_V_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state4)) | (~((out_stream_V_V_full_n == 1'b0) | (in_stream_a_V_V_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state3)) | (~((out_stream_V_V_full_n == 1'b0) | (in_stream_a_V_V_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state2)) | (~((ap_done_reg == 1'b1) | (out_stream_V_V_full_n == 1'b0) | (in_stream_a_V_V_empty_n == 1'b0) | (real_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1)))) begin
        in_stream_a_V_V_read = 1'b1;
    end else begin
        in_stream_a_V_V_read = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        internal_ap_ready = 1'b1;
    end else begin
        internal_ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state2) | ((1'b0 == ap_block_pp2_stage0) & (icmp_ln124_3_reg_3597_pp2_iter6_reg == 1'd1) & (ap_enable_reg_pp2_iter7 == 1'b1)) | ((icmp_ln149_reg_3425 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'd1 == and_ln82_reg_4123_pp3_iter10_reg) & (1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter11 == 1'b1)) | (~((ap_done_reg == 1'b1) | (real_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1)))) begin
        out_stream_V_V_blk_n = out_stream_V_V_full_n;
    end else begin
        out_stream_V_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((icmp_ln124_3_reg_3597_pp2_iter6_reg == 1'd1) & (ap_enable_reg_pp2_iter7 == 1'b1) & (1'b0 == ap_block_pp2_stage0_01001))) begin
        out_stream_V_V_din = tmp_V_123_fu_2914_p1;
    end else if ((((icmp_ln149_reg_3425 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_01001)) | ((1'd1 == and_ln82_reg_4123_pp3_iter10_reg) & (ap_enable_reg_pp3_iter11 == 1'b1) & (1'b0 == ap_block_pp3_stage0_01001)) | (~((out_stream_V_V_full_n == 1'b0) | (in_stream_a_V_V_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state8)) | (~((out_stream_V_V_full_n == 1'b0) | (in_stream_a_V_V_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state7)) | (~((out_stream_V_V_full_n == 1'b0) | (in_stream_a_V_V_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state6)) | (~((out_stream_V_V_full_n == 1'b0) | (in_stream_a_V_V_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state5)) | (~((out_stream_V_V_full_n == 1'b0) | (in_stream_a_V_V_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state4)) | (~((out_stream_V_V_full_n == 1'b0) | (in_stream_a_V_V_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state3)) | (~((out_stream_V_V_full_n == 1'b0) | (in_stream_a_V_V_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state2)) | (~((ap_done_reg == 1'b1) | (out_stream_V_V_full_n == 1'b0) | (in_stream_a_V_V_empty_n == 1'b0) | (real_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1)))) begin
        out_stream_V_V_din = in_stream_a_V_V_dout;
    end else begin
        out_stream_V_V_din = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp2_stage0_11001) & (icmp_ln124_3_reg_3597_pp2_iter6_reg == 1'd1) & (ap_enable_reg_pp2_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln149_reg_3425 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'd1 == and_ln82_reg_4123_pp3_iter10_reg) & (ap_enable_reg_pp3_iter11 == 1'b1) & (1'b0 == ap_block_pp3_stage0_11001)) | (~((out_stream_V_V_full_n == 1'b0) | (in_stream_a_V_V_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state8)) | (~((out_stream_V_V_full_n == 1'b0) | (in_stream_a_V_V_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state7)) | (~((out_stream_V_V_full_n == 1'b0) | (in_stream_a_V_V_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state6)) | (~((out_stream_V_V_full_n == 1'b0) | (in_stream_a_V_V_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state5)) | (~((out_stream_V_V_full_n == 1'b0) | (in_stream_a_V_V_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state4)) | (~((out_stream_V_V_full_n == 1'b0) | (in_stream_a_V_V_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state3)) | (~((out_stream_V_V_full_n == 1'b0) | (in_stream_a_V_V_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state2)) | (~((ap_done_reg == 1'b1) | (out_stream_V_V_full_n == 1'b0) | (in_stream_a_V_V_empty_n == 1'b0) | (real_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1)))) begin
        out_stream_V_V_write = 1'b1;
    end else begin
        out_stream_V_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((start_once_reg == 1'b0) & (start_full_n == 1'b0))) begin
        real_start = 1'b0;
    end else begin
        real_start = ap_start;
    end
end

always @ (*) begin
    if (((start_once_reg == 1'b0) & (real_start == 1'b1))) begin
        start_write = 1'b1;
    end else begin
        start_write = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if ((~((ap_done_reg == 1'b1) | (out_stream_V_V_full_n == 1'b0) | (in_stream_a_V_V_empty_n == 1'b0) | (real_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if ((~((out_stream_V_V_full_n == 1'b0) | (in_stream_a_V_V_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end
        end
        ap_ST_fsm_state3 : begin
            if ((~((out_stream_V_V_full_n == 1'b0) | (in_stream_a_V_V_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state3))) begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state4 : begin
            if ((~((out_stream_V_V_full_n == 1'b0) | (in_stream_a_V_V_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state4))) begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end
        end
        ap_ST_fsm_state5 : begin
            if ((~((out_stream_V_V_full_n == 1'b0) | (in_stream_a_V_V_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state5))) begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end
        end
        ap_ST_fsm_state6 : begin
            if ((~((out_stream_V_V_full_n == 1'b0) | (in_stream_a_V_V_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state6))) begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end
        end
        ap_ST_fsm_state7 : begin
            if ((~((out_stream_V_V_full_n == 1'b0) | (in_stream_a_V_V_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state7))) begin
                ap_NS_fsm = ap_ST_fsm_state8;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end
        end
        ap_ST_fsm_state8 : begin
            if ((~((out_stream_V_V_full_n == 1'b0) | (in_stream_a_V_V_empty_n == 1'b0)) & (icmp_ln72_fu_2235_p2 == 1'd0) & (icmp_ln95_fu_2248_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state8))) begin
                ap_NS_fsm = ap_ST_fsm_state14;
            end else if ((~((out_stream_V_V_full_n == 1'b0) | (in_stream_a_V_V_empty_n == 1'b0)) & (icmp_ln95_fu_2248_p2 == 1'd0) & (icmp_ln72_fu_2235_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state8))) begin
                ap_NS_fsm = ap_ST_fsm_state9;
            end else if ((~((out_stream_V_V_full_n == 1'b0) | (in_stream_a_V_V_empty_n == 1'b0)) & (icmp_ln72_fu_2235_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state8))) begin
                ap_NS_fsm = ap_ST_fsm_state28;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state8;
            end
        end
        ap_ST_fsm_state9 : begin
            ap_NS_fsm = ap_ST_fsm_state10;
        end
        ap_ST_fsm_state10 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        ap_ST_fsm_pp0_stage0 : begin
            if (~((icmp_ln149_fu_2297_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if (((icmp_ln149_fu_2297_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_state13;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_state13 : begin
            ap_NS_fsm = ap_ST_fsm_state1;
        end
        ap_ST_fsm_state14 : begin
            if (((icmp_ln96_fu_2308_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state14))) begin
                ap_NS_fsm = ap_ST_fsm_state13;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state15;
            end
        end
        ap_ST_fsm_state15 : begin
            if (((icmp_ln102_fu_2338_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state15))) begin
                ap_NS_fsm = ap_ST_fsm_state14;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage0;
            end
        end
        ap_ST_fsm_pp1_stage0 : begin
            if (~((icmp_ln105_fu_2349_p2 == 1'd1) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage0;
            end else if (((icmp_ln105_fu_2349_p2 == 1'd1) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_state18;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage0;
            end
        end
        ap_ST_fsm_state18 : begin
            ap_NS_fsm = ap_ST_fsm_pp2_stage0;
        end
        ap_ST_fsm_pp2_stage0 : begin
            if ((~((icmp_ln121_fu_2534_p2 == 1'd1) & (ap_enable_reg_pp2_iter0 == 1'b1) & (ap_enable_reg_pp2_iter1 == 1'b0) & (1'b0 == ap_block_pp2_stage0_subdone)) & ~((ap_enable_reg_pp2_iter7 == 1'b1) & (1'b0 == ap_block_pp2_stage0_subdone) & (ap_enable_reg_pp2_iter6 == 1'b0)))) begin
                ap_NS_fsm = ap_ST_fsm_pp2_stage0;
            end else if ((((icmp_ln121_fu_2534_p2 == 1'd1) & (ap_enable_reg_pp2_iter0 == 1'b1) & (ap_enable_reg_pp2_iter1 == 1'b0) & (1'b0 == ap_block_pp2_stage0_subdone)) | ((ap_enable_reg_pp2_iter7 == 1'b1) & (1'b0 == ap_block_pp2_stage0_subdone) & (ap_enable_reg_pp2_iter6 == 1'b0)))) begin
                ap_NS_fsm = ap_ST_fsm_state27;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp2_stage0;
            end
        end
        ap_ST_fsm_state27 : begin
            ap_NS_fsm = ap_ST_fsm_state15;
        end
        ap_ST_fsm_state28 : begin
            ap_NS_fsm = ap_ST_fsm_pp3_stage0;
        end
        ap_ST_fsm_pp3_stage0 : begin
            if ((~((icmp_ln78_fu_2938_p2 == 1'd1) & (ap_enable_reg_pp3_iter0 == 1'b1) & (ap_enable_reg_pp3_iter1 == 1'b0) & (1'b0 == ap_block_pp3_stage0_subdone)) & ~((ap_enable_reg_pp3_iter11 == 1'b1) & (ap_enable_reg_pp3_iter10 == 1'b0) & (1'b0 == ap_block_pp3_stage0_subdone)))) begin
                ap_NS_fsm = ap_ST_fsm_pp3_stage0;
            end else if ((((ap_enable_reg_pp3_iter11 == 1'b1) & (ap_enable_reg_pp3_iter10 == 1'b0) & (1'b0 == ap_block_pp3_stage0_subdone)) | ((icmp_ln78_fu_2938_p2 == 1'd1) & (ap_enable_reg_pp3_iter0 == 1'b1) & (ap_enable_reg_pp3_iter1 == 1'b0) & (1'b0 == ap_block_pp3_stage0_subdone)))) begin
                ap_NS_fsm = ap_ST_fsm_state41;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp3_stage0;
            end
        end
        ap_ST_fsm_state41 : begin
            ap_NS_fsm = ap_ST_fsm_state13;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign A_COL_ITER_fu_2323_p0 = OFMDim_current_2;

assign A_COL_ITER_fu_2323_p1 = OFMDim_current_2;

assign A_COL_ITER_fu_2323_p2 = ($signed(A_COL_ITER_fu_2323_p0) * $signed(A_COL_ITER_fu_2323_p1));

assign A_V_2_0_address0 = zext_ln215_reg_3601;

assign A_V_2_10_address0 = zext_ln215_fu_2628_p1;

assign A_V_2_11_address0 = zext_ln215_fu_2628_p1;

assign A_V_2_12_address0 = zext_ln215_reg_3601;

assign A_V_2_13_address0 = zext_ln215_fu_2628_p1;

assign A_V_2_14_address0 = zext_ln215_reg_3601;

assign A_V_2_15_address0 = zext_ln215_reg_3601;

assign A_V_2_16_address0 = zext_ln215_fu_2628_p1;

assign A_V_2_17_address0 = zext_ln215_reg_3601;

assign A_V_2_18_address0 = zext_ln215_reg_3601;

assign A_V_2_19_address0 = zext_ln215_fu_2628_p1;

assign A_V_2_1_address0 = zext_ln215_fu_2628_p1;

assign A_V_2_20_address0 = zext_ln215_fu_2628_p1;

assign A_V_2_21_address0 = zext_ln215_fu_2628_p1;

assign A_V_2_22_address0 = zext_ln215_reg_3601;

assign A_V_2_23_address0 = zext_ln215_fu_2628_p1;

assign A_V_2_24_address0 = zext_ln215_reg_3601;

assign A_V_2_2_address0 = zext_ln215_reg_3601;

assign A_V_2_3_address0 = zext_ln215_reg_3601;

assign A_V_2_4_address0 = zext_ln215_fu_2628_p1;

assign A_V_2_5_address0 = zext_ln215_reg_3601;

assign A_V_2_6_address0 = zext_ln215_reg_3601;

assign A_V_2_7_address0 = zext_ln215_fu_2628_p1;

assign A_V_2_8_address0 = zext_ln215_fu_2628_p1;

assign A_V_2_9_address0 = zext_ln215_reg_3601;

assign B_V_2_0_address0 = sext_ln215_148_reg_3532_pp2_iter2_reg;

assign B_V_2_10_address0 = sext_ln215_148_fu_2611_p1;

assign B_V_2_11_address0 = sext_ln215_148_reg_3532;

assign B_V_2_12_address0 = sext_ln215_148_reg_3532_pp2_iter2_reg;

assign B_V_2_13_address0 = sext_ln215_148_fu_2611_p1;

assign B_V_2_14_address0 = sext_ln215_148_reg_3532;

assign B_V_2_15_address0 = sext_ln215_148_reg_3532_pp2_iter2_reg;

assign B_V_2_16_address0 = sext_ln215_148_fu_2611_p1;

assign B_V_2_17_address0 = sext_ln215_148_reg_3532;

assign B_V_2_18_address0 = sext_ln215_148_reg_3532;

assign B_V_2_19_address0 = sext_ln215_148_fu_2611_p1;

assign B_V_2_1_address0 = sext_ln215_148_fu_2611_p1;

assign B_V_2_20_address0 = sext_ln215_148_reg_3532;

assign B_V_2_21_address0 = sext_ln215_148_fu_2611_p1;

assign B_V_2_22_address0 = sext_ln215_148_reg_3532;

assign B_V_2_23_address0 = sext_ln215_148_fu_2611_p1;

assign B_V_2_24_address0 = sext_ln215_148_reg_3532;

assign B_V_2_2_address0 = sext_ln215_148_reg_3532;

assign B_V_2_3_address0 = sext_ln215_148_reg_3532_pp2_iter2_reg;

assign B_V_2_4_address0 = sext_ln215_148_fu_2611_p1;

assign B_V_2_5_address0 = sext_ln215_148_reg_3532;

assign B_V_2_6_address0 = sext_ln215_148_reg_3532;

assign B_V_2_7_address0 = sext_ln215_148_fu_2611_p1;

assign B_V_2_8_address0 = sext_ln215_148_reg_3532;

assign B_V_2_9_address0 = sext_ln215_148_reg_3532;

assign add_ln102_fu_2343_p2 = (iter_0_reg_2084 + 31'd1);

assign add_ln108_1_fu_2381_p2 = (phi_mul1812_reg_2117 + 14'd171);

assign add_ln108_fu_2375_p2 = (phi_mul_reg_2106 + 14'd171);

assign add_ln115_1_fu_2514_p2 = (phi_urem_reg_2128 + 7'd1);

assign add_ln115_fu_2494_p2 = (phi_urem1814_reg_2140 + 7'd1);

assign add_ln121_fu_2539_p2 = (indvar_flatten6_reg_2152 + 34'd1);

assign add_ln180_1_fu_3037_p2 = (zext_ln180_12_fu_3033_p1 + sub_ln180_fu_3027_p2);

assign add_ln180_fu_3047_p2 = (sub_ln180_fu_3027_p2 + zext_ln180_10_fu_3043_p1);

assign add_ln215_fu_2599_p2 = (zext_ln215_3_fu_2595_p1 + sub_ln215_fu_2589_p2);

assign add_ln700_52_fu_2811_p2 = ($signed(grp_fu_3325_p3) + $signed(grp_fu_3317_p3));

assign add_ln700_57_fu_2815_p2 = ($signed(add_ln700_56_reg_4043) + $signed(add_ln700_54_reg_4038));

assign add_ln700_58_fu_2819_p2 = (add_ln700_57_fu_2815_p2 + add_ln700_52_fu_2811_p2);

assign add_ln700_63_fu_2825_p2 = ($signed(grp_fu_3341_p3) + $signed(grp_fu_3333_p3));

assign add_ln700_68_fu_2829_p2 = ($signed(add_ln700_67_reg_4068) + $signed(add_ln700_66_reg_4063));

assign add_ln700_69_fu_2833_p2 = ($signed(add_ln700_68_fu_2829_p2) + $signed(add_ln700_65_reg_4058));

assign add_ln700_70_fu_2838_p2 = (add_ln700_69_fu_2833_p2 + add_ln700_63_fu_2825_p2);

assign add_ln700_71_fu_2851_p2 = (add_ln700_70_reg_4078 + add_ln700_58_reg_4073);

assign add_ln700_72_fu_2855_p2 = (select_ln127_fu_2844_p3 + add_ln700_71_fu_2851_p2);

assign add_ln78_fu_2944_p2 = (indvar_flatten_reg_2197 + 12'd1);

assign and_ln82_fu_3005_p2 = (select_ln78_6_fu_2988_p3 & icmp_ln82_fu_3000_p2);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_pp1_stage0 = ap_CS_fsm[32'd14];

assign ap_CS_fsm_pp2_stage0 = ap_CS_fsm[32'd16];

assign ap_CS_fsm_pp3_stage0 = ap_CS_fsm[32'd19];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state10 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state13 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_state14 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_state15 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_state18 = ap_CS_fsm[32'd15];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state27 = ap_CS_fsm[32'd17];

assign ap_CS_fsm_state28 = ap_CS_fsm[32'd18];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_state9 = ap_CS_fsm[32'd8];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (((icmp_ln149_reg_3425 == 1'd0) & (out_stream_V_V_full_n == 1'b0)) | ((icmp_ln149_reg_3425 == 1'd0) & (in_stream_a_V_V_empty_n == 1'b0))));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (((icmp_ln149_reg_3425 == 1'd0) & (out_stream_V_V_full_n == 1'b0)) | ((icmp_ln149_reg_3425 == 1'd0) & (in_stream_a_V_V_empty_n == 1'b0))));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((ap_enable_reg_pp0_iter1 == 1'b1) & (((icmp_ln149_reg_3425 == 1'd0) & (out_stream_V_V_full_n == 1'b0)) | ((icmp_ln149_reg_3425 == 1'd0) & (in_stream_a_V_V_empty_n == 1'b0))));
end

assign ap_block_pp1_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp1_stage0_11001 = ((icmp_ln108_reg_3465 == 1'd1) & (in_stream_a_V_V_empty_n == 1'b0) & (ap_enable_reg_pp1_iter1 == 1'b1));
end

always @ (*) begin
    ap_block_pp1_stage0_subdone = ((icmp_ln108_reg_3465 == 1'd1) & (in_stream_a_V_V_empty_n == 1'b0) & (ap_enable_reg_pp1_iter1 == 1'b1));
end

assign ap_block_pp2_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp2_stage0_01001 = ((icmp_ln124_3_reg_3597_pp2_iter6_reg == 1'd1) & (out_stream_V_V_full_n == 1'b0) & (ap_enable_reg_pp2_iter7 == 1'b1));
end

always @ (*) begin
    ap_block_pp2_stage0_11001 = ((icmp_ln124_3_reg_3597_pp2_iter6_reg == 1'd1) & (out_stream_V_V_full_n == 1'b0) & (ap_enable_reg_pp2_iter7 == 1'b1));
end

always @ (*) begin
    ap_block_pp2_stage0_subdone = ((icmp_ln124_3_reg_3597_pp2_iter6_reg == 1'd1) & (out_stream_V_V_full_n == 1'b0) & (ap_enable_reg_pp2_iter7 == 1'b1));
end

assign ap_block_pp3_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp3_stage0_01001 = ((ap_enable_reg_pp3_iter11 == 1'b1) & (((1'd1 == and_ln82_reg_4123_pp3_iter10_reg) & (out_stream_V_V_full_n == 1'b0)) | ((1'd1 == and_ln82_reg_4123_pp3_iter10_reg) & (in_stream_a_V_V_empty_n == 1'b0))));
end

always @ (*) begin
    ap_block_pp3_stage0_11001 = ((ap_enable_reg_pp3_iter11 == 1'b1) & (((1'd1 == and_ln82_reg_4123_pp3_iter10_reg) & (out_stream_V_V_full_n == 1'b0)) | ((1'd1 == and_ln82_reg_4123_pp3_iter10_reg) & (in_stream_a_V_V_empty_n == 1'b0))));
end

always @ (*) begin
    ap_block_pp3_stage0_subdone = ((ap_enable_reg_pp3_iter11 == 1'b1) & (((1'd1 == and_ln82_reg_4123_pp3_iter10_reg) & (out_stream_V_V_full_n == 1'b0)) | ((1'd1 == and_ln82_reg_4123_pp3_iter10_reg) & (in_stream_a_V_V_empty_n == 1'b0))));
end

always @ (*) begin
    ap_block_state1 = ((ap_done_reg == 1'b1) | (out_stream_V_V_full_n == 1'b0) | (in_stream_a_V_V_empty_n == 1'b0) | (real_start == 1'b0));
end

assign ap_block_state11_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state12_pp0_stage0_iter1 = (((icmp_ln149_reg_3425 == 1'd0) & (out_stream_V_V_full_n == 1'b0)) | ((icmp_ln149_reg_3425 == 1'd0) & (in_stream_a_V_V_empty_n == 1'b0)));
end

assign ap_block_state16_pp1_stage0_iter0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state17_pp1_stage0_iter1 = ((icmp_ln108_reg_3465 == 1'd1) & (in_stream_a_V_V_empty_n == 1'b0));
end

assign ap_block_state19_pp2_stage0_iter0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state2 = ((out_stream_V_V_full_n == 1'b0) | (in_stream_a_V_V_empty_n == 1'b0));
end

assign ap_block_state20_pp2_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state21_pp2_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state22_pp2_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state23_pp2_stage0_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state24_pp2_stage0_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state25_pp2_stage0_iter6 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state26_pp2_stage0_iter7 = ((icmp_ln124_3_reg_3597_pp2_iter6_reg == 1'd1) & (out_stream_V_V_full_n == 1'b0));
end

assign ap_block_state29_pp3_stage0_iter0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state3 = ((out_stream_V_V_full_n == 1'b0) | (in_stream_a_V_V_empty_n == 1'b0));
end

assign ap_block_state30_pp3_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state31_pp3_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state32_pp3_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state33_pp3_stage0_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state34_pp3_stage0_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state35_pp3_stage0_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state36_pp3_stage0_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state37_pp3_stage0_iter8 = ~(1'b1 == 1'b1);

assign ap_block_state38_pp3_stage0_iter9 = ~(1'b1 == 1'b1);

assign ap_block_state39_pp3_stage0_iter10 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state4 = ((out_stream_V_V_full_n == 1'b0) | (in_stream_a_V_V_empty_n == 1'b0));
end

always @ (*) begin
    ap_block_state40_pp3_stage0_iter11 = (((1'd1 == and_ln82_reg_4123_pp3_iter10_reg) & (out_stream_V_V_full_n == 1'b0)) | ((1'd1 == and_ln82_reg_4123_pp3_iter10_reg) & (in_stream_a_V_V_empty_n == 1'b0)));
end

always @ (*) begin
    ap_block_state5 = ((out_stream_V_V_full_n == 1'b0) | (in_stream_a_V_V_empty_n == 1'b0));
end

always @ (*) begin
    ap_block_state6 = ((out_stream_V_V_full_n == 1'b0) | (in_stream_a_V_V_empty_n == 1'b0));
end

always @ (*) begin
    ap_block_state7 = ((out_stream_V_V_full_n == 1'b0) | (in_stream_a_V_V_empty_n == 1'b0));
end

always @ (*) begin
    ap_block_state8 = ((out_stream_V_V_full_n == 1'b0) | (in_stream_a_V_V_empty_n == 1'b0));
end

always @ (*) begin
    ap_condition_1808 = (((((((((tmp_7_reg_3479 == 5'd30) & (icmp_ln108_reg_3465 == 1'd0)) | ((tmp_7_reg_3479 == 5'd31) & (icmp_ln108_reg_3465 == 1'd0))) | ((tmp_7_reg_3479 == 5'd29) & (icmp_ln108_reg_3465 == 1'd0))) | ((tmp_7_reg_3479 == 5'd28) & (icmp_ln108_reg_3465 == 1'd0))) | ((tmp_7_reg_3479 == 5'd27) & (icmp_ln108_reg_3465 == 1'd0))) | ((tmp_7_reg_3479 == 5'd26) & (icmp_ln108_reg_3465 == 1'd0))) | ((tmp_7_reg_3479 == 5'd25) & (icmp_ln108_reg_3465 == 1'd0))) | ((tmp_7_reg_3479 == 5'd24) & (icmp_ln108_reg_3465 == 1'd0)));
end

always @ (*) begin
    ap_condition_1833 = (((((((((tmp_3_reg_3483 == 5'd30) & (icmp_ln108_reg_3465 == 1'd1)) | ((tmp_3_reg_3483 == 5'd31) & (icmp_ln108_reg_3465 == 1'd1))) | ((tmp_3_reg_3483 == 5'd29) & (icmp_ln108_reg_3465 == 1'd1))) | ((tmp_3_reg_3483 == 5'd28) & (icmp_ln108_reg_3465 == 1'd1))) | ((tmp_3_reg_3483 == 5'd27) & (icmp_ln108_reg_3465 == 1'd1))) | ((tmp_3_reg_3483 == 5'd26) & (icmp_ln108_reg_3465 == 1'd1))) | ((tmp_3_reg_3483 == 5'd25) & (icmp_ln108_reg_3465 == 1'd1))) | ((tmp_3_reg_3483 == 5'd24) & (icmp_ln108_reg_3465 == 1'd1)));
end

always @ (*) begin
    ap_condition_2094 = (~(udiv_ln180_1_fu_3062_p4 == 7'd15) & ~(udiv_ln180_1_fu_3062_p4 == 7'd12) & ~(udiv_ln180_1_fu_3062_p4 == 7'd3) & ~(udiv_ln180_1_fu_3062_p4 == 7'd0) & ~(udiv_ln180_1_fu_3062_p4 == 7'd22) & ~(udiv_ln180_1_fu_3062_p4 == 7'd20) & ~(udiv_ln180_1_fu_3062_p4 == 7'd18) & ~(udiv_ln180_1_fu_3062_p4 == 7'd17) & ~(udiv_ln180_1_fu_3062_p4 == 7'd14) & ~(udiv_ln180_1_fu_3062_p4 == 7'd11) & ~(udiv_ln180_1_fu_3062_p4 == 7'd9) & ~(udiv_ln180_1_fu_3062_p4 == 7'd8) & ~(udiv_ln180_1_fu_3062_p4 == 7'd6) & ~(udiv_ln180_1_fu_3062_p4 == 7'd5) & ~(udiv_ln180_1_fu_3062_p4 == 7'd2) & ~(udiv_ln180_1_fu_3062_p4 == 7'd23) & ~(udiv_ln180_1_fu_3062_p4 == 7'd21) & ~(udiv_ln180_1_fu_3062_p4 == 7'd19) & ~(udiv_ln180_1_fu_3062_p4 == 7'd16) & ~(udiv_ln180_1_fu_3062_p4 == 7'd13) & ~(udiv_ln180_1_fu_3062_p4 == 7'd10) & ~(udiv_ln180_1_fu_3062_p4 == 7'd7) & ~(udiv_ln180_1_fu_3062_p4 == 7'd4) & ~(udiv_ln180_1_fu_3062_p4 == 7'd1) & (1'd0 == and_ln82_reg_4123_pp3_iter10_reg));
end

always @ (*) begin
    ap_condition_2148 = (~(udiv_ln_fu_3138_p4 == 7'd15) & ~(udiv_ln_fu_3138_p4 == 7'd12) & ~(udiv_ln_fu_3138_p4 == 7'd3) & ~(udiv_ln_fu_3138_p4 == 7'd0) & ~(udiv_ln_fu_3138_p4 == 7'd22) & ~(udiv_ln_fu_3138_p4 == 7'd20) & ~(udiv_ln_fu_3138_p4 == 7'd18) & ~(udiv_ln_fu_3138_p4 == 7'd17) & ~(udiv_ln_fu_3138_p4 == 7'd14) & ~(udiv_ln_fu_3138_p4 == 7'd11) & ~(udiv_ln_fu_3138_p4 == 7'd9) & ~(udiv_ln_fu_3138_p4 == 7'd8) & ~(udiv_ln_fu_3138_p4 == 7'd6) & ~(udiv_ln_fu_3138_p4 == 7'd5) & ~(udiv_ln_fu_3138_p4 == 7'd2) & ~(udiv_ln_fu_3138_p4 == 7'd23) & ~(udiv_ln_fu_3138_p4 == 7'd21) & ~(udiv_ln_fu_3138_p4 == 7'd19) & ~(udiv_ln_fu_3138_p4 == 7'd16) & ~(udiv_ln_fu_3138_p4 == 7'd13) & ~(udiv_ln_fu_3138_p4 == 7'd10) & ~(udiv_ln_fu_3138_p4 == 7'd7) & ~(udiv_ln_fu_3138_p4 == 7'd4) & ~(udiv_ln_fu_3138_p4 == 7'd1) & (1'd1 == and_ln82_reg_4123_pp3_iter10_reg));
end

always @ (*) begin
    ap_condition_694 = ((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_pp1 = (ap_idle_pp1 ^ 1'b1);

assign ap_enable_pp2 = (ap_idle_pp2 ^ 1'b1);

assign ap_enable_pp3 = (ap_idle_pp3 ^ 1'b1);

assign ap_ready = internal_ap_ready;

assign grp_fu_2230_p1 = 7'd3;

assign i_5_fu_2950_p2 = (ap_phi_mux_i_0_phi_fu_2212_p4 + 6'd1);

assign i_fu_2302_p2 = (i3_0_reg_2062 + 32'd1);

assign ib_fu_2545_p2 = (32'd1 + ap_phi_mux_ib_0_phi_fu_2167_p4);

assign ic_fu_2605_p2 = (2'd1 + select_ln127_5_fu_2557_p3);

assign icmp_ln102_fu_2338_p2 = (($signed(zext_ln102_fu_2334_p1) < $signed(A_COL_ITER_reg_3442)) ? 1'b1 : 1'b0);

assign icmp_ln105_fu_2349_p2 = ((j2_0_reg_2095 == 7'd75) ? 1'b1 : 1'b0);

assign icmp_ln108_fu_2369_p2 = ((zext_ln105_fu_2361_p1 < A_ROW_2) ? 1'b1 : 1'b0);

assign icmp_ln115_1_fu_2520_p2 = ((add_ln115_1_fu_2514_p2 < 7'd3) ? 1'b1 : 1'b0);

assign icmp_ln115_fu_2500_p2 = ((add_ln115_fu_2494_p2 < 7'd3) ? 1'b1 : 1'b0);

assign icmp_ln121_fu_2534_p2 = ((indvar_flatten6_reg_2152 == sub_ln96_reg_3405) ? 1'b1 : 1'b0);

assign icmp_ln124_3_fu_2623_p2 = ((ic_reg_3526 == 2'd3) ? 1'b1 : 1'b0);

assign icmp_ln124_fu_2551_p2 = ((ap_phi_mux_ic_0_phi_fu_2190_p4 == 2'd3) ? 1'b1 : 1'b0);

assign icmp_ln149_fu_2297_p2 = ((i3_0_reg_2062 == KER_bound_reg_3420) ? 1'b1 : 1'b0);

assign icmp_ln72_fu_2235_p2 = ((tmp_V_reg_3349 == 32'd1) ? 1'b1 : 1'b0);

assign icmp_ln78_fu_2938_p2 = ((indvar_flatten_reg_2197 == 12'd2400) ? 1'b1 : 1'b0);

assign icmp_ln79_fu_2956_p2 = ((j_0_reg_2219 == 7'd75) ? 1'b1 : 1'b0);

assign icmp_ln82_3_fu_2933_p2 = ((zext_ln78_fu_2929_p1 < tmp_V_112_reg_3374) ? 1'b1 : 1'b0);

assign icmp_ln82_4_fu_2983_p2 = ((zext_ln78_3_fu_2971_p1 < tmp_V_112_reg_3374) ? 1'b1 : 1'b0);

assign icmp_ln82_fu_3000_p2 = ((zext_ln79_fu_2996_p1 < mul_ln75_3_reg_4095) ? 1'b1 : 1'b0);

assign icmp_ln95_fu_2248_p2 = ((tmp_V_reg_3349 == 32'd0) ? 1'b1 : 1'b0);

assign icmp_ln96_fu_2308_p2 = ((num_imag_0_reg_2073 == tmp_V_104_reg_3355) ? 1'b1 : 1'b0);

assign j_3_fu_2355_p2 = (j2_0_reg_2095 + 7'd1);

assign j_fu_3011_p2 = (select_ln78_fu_2962_p3 + 7'd1);

assign mul_ln180_1_fu_3056_p0 = mul_ln180_1_fu_3056_p00;

assign mul_ln180_1_fu_3056_p00 = select_ln78_reg_4109_pp3_iter10_reg;

assign mul_ln180_1_fu_3056_p2 = (mul_ln180_1_fu_3056_p0 * $signed('hAB));

assign mul_ln180_fu_3132_p1 = mul_ln180_fu_3132_p10;

assign mul_ln180_fu_3132_p10 = select_ln78_reg_4109_pp3_iter10_reg;

assign mul_ln180_fu_3132_p2 = (16'd171 * mul_ln180_fu_3132_p1);

assign mul_ln75_3_fu_2919_p2 = ($signed(mul_ln75_reg_3410) * $signed(tmp_V_106_reg_3360));

assign mul_ln75_fu_2280_p2 = ($signed(tmp_V_106_reg_3360) * $signed(tmp_V_108_reg_3368));

assign num_imag_fu_2313_p2 = (num_imag_0_reg_2073 + 32'd1);

assign output_data_fu_2906_p3 = ((tmp_9_fu_2877_p3[0:0] === 1'b1) ? sub_ln1371_3_fu_2887_p2 : zext_ln1371_3_fu_2902_p1);

assign p_shl1_fu_2261_p3 = {{B_COL_2}, {2'd0}};

assign select_ln115_1_fu_2526_p3 = ((icmp_ln115_1_fu_2520_p2[0:0] === 1'b1) ? add_ln115_1_fu_2514_p2 : 7'd0);

assign select_ln115_fu_2506_p3 = ((icmp_ln115_fu_2500_p2[0:0] === 1'b1) ? add_ln115_fu_2494_p2 : 7'd0);

assign select_ln127_5_fu_2557_p3 = ((icmp_ln124_fu_2551_p2[0:0] === 1'b1) ? 2'd0 : ap_phi_mux_ic_0_phi_fu_2190_p4);

assign select_ln127_6_fu_2565_p3 = ((icmp_ln124_fu_2551_p2[0:0] === 1'b1) ? ib_fu_2545_p2 : ap_phi_mux_ib_0_phi_fu_2167_p4);

assign select_ln127_fu_2844_p3 = ((icmp_ln124_reg_3506_pp2_iter5_reg[0:0] === 1'b1) ? 32'd0 : ap_phi_mux_p_0300_0_phi_fu_2178_p4);

assign select_ln78_5_fu_2975_p3 = ((icmp_ln79_fu_2956_p2[0:0] === 1'b1) ? i_5_fu_2950_p2 : ap_phi_mux_i_0_phi_fu_2212_p4);

assign select_ln78_6_fu_2988_p3 = ((icmp_ln79_fu_2956_p2[0:0] === 1'b1) ? icmp_ln82_4_fu_2983_p2 : icmp_ln82_3_fu_2933_p2);

assign select_ln78_fu_2962_p3 = ((icmp_ln79_fu_2956_p2[0:0] === 1'b1) ? 7'd0 : j_0_reg_2219);

assign sext_ln180_1_fu_3072_p1 = $signed(add_ln180_1_reg_4132);

assign sext_ln180_fu_3148_p1 = $signed(add_ln180_reg_4137);

assign sext_ln215_148_cast_fu_2581_p3 = {{trunc_ln215_1_fu_2577_p1}, {2'd0}};

assign sext_ln215_148_fu_2611_p1 = $signed(add_ln215_reg_3521);

assign start_out = real_start;

assign sub_ln1371_3_fu_2887_p2 = (18'd0 - zext_ln1371_fu_2884_p1);

assign sub_ln1371_fu_2861_p2 = (32'd0 - add_ln700_72_fu_2855_p2);

assign sub_ln180_fu_3027_p2 = (tmp_61_fu_3020_p3 - zext_ln180_fu_3017_p1);

assign sub_ln215_fu_2589_p2 = (sext_ln215_148_cast_fu_2581_p3 - trunc_ln215_fu_2573_p1);

assign sub_ln96_fu_2269_p2 = (p_shl1_fu_2261_p3 - zext_ln96_fu_2257_p1);

assign tmp_61_fu_3020_p3 = {{select_ln78_5_reg_4116_pp3_iter9_reg}, {2'd0}};

assign tmp_63_fu_2893_p4 = {{add_ln700_72_reg_4083[31:15]}};

assign tmp_9_fu_2877_p3 = add_ln700_72_reg_4083[32'd31];

assign tmp_V_123_fu_2914_p1 = $signed(output_data_fu_2906_p3);

assign trunc_ln215_1_fu_2577_p1 = select_ln127_6_fu_2565_p3[5:0];

assign trunc_ln215_fu_2573_p1 = select_ln127_6_fu_2565_p3[7:0];

assign trunc_ln68_3_fu_2436_p1 = in_stream_a_V_V_dout[15:0];

assign trunc_ln68_fu_3100_p1 = in_stream_a_V_V_dout[15:0];

assign udiv_ln180_1_fu_3062_p4 = {{mul_ln180_1_fu_3056_p2[15:9]}};

assign udiv_ln_fu_3138_p4 = {{mul_ln180_fu_3132_p2[15:9]}};

assign zext_ln102_fu_2334_p1 = iter_0_reg_2084;

assign zext_ln105_fu_2361_p1 = j2_0_reg_2095;

assign zext_ln1371_3_fu_2902_p1 = tmp_63_fu_2893_p4;

assign zext_ln1371_fu_2884_p1 = tmp_62_reg_4090;

assign zext_ln180_10_fu_3043_p1 = grp_fu_2230_p2;

assign zext_ln180_12_fu_3033_p1 = grp_fu_2230_p2;

assign zext_ln180_8_fu_2465_p1 = phi_urem_reg_2128;

assign zext_ln180_9_fu_2407_p1 = phi_urem1814_reg_2140;

assign zext_ln180_fu_3017_p1 = select_ln78_5_reg_4116_pp3_iter9_reg;

assign zext_ln215_3_fu_2595_p1 = select_ln127_5_fu_2557_p3;

assign zext_ln215_fu_2628_p1 = select_ln127_5_reg_3511_pp2_iter1_reg;

assign zext_ln78_3_fu_2971_p1 = i_5_fu_2950_p2;

assign zext_ln78_fu_2929_p1 = ap_phi_mux_i_0_phi_fu_2212_p4;

assign zext_ln79_fu_2996_p1 = select_ln78_fu_2962_p3;

assign zext_ln96_fu_2257_p1 = B_COL_2;

always @ (posedge ap_clk) begin
    zext_ln215_reg_3601[63:2] <= 62'b00000000000000000000000000000000000000000000000000000000000000;
end

endmodule //SMM_1u_75u_32u_s
