AXI DRAM controller with pipelining