Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Fri Nov 11 14:06:46 2022
| Host         : LAPTOP-N675SMJ5 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file PWM_Tutorial_control_sets_placed.rpt
| Design       : PWM_Tutorial
| Device       : xc7a35t
-----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    10 |
|    Minimum number of control sets                        |    10 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    56 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    10 |
| >= 0 to < 4        |     8 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     1 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               4 |            2 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              44 |           16 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+---------------------+---------------+--------------------+------------------+----------------+--------------+
|     Clock Signal    | Enable Signal |  Set/Reset Signal  | Slice Load Count | Bel Load Count | Bels / Slice |
+---------------------+---------------+--------------------+------------------+----------------+--------------+
|  clock25            |               | LED0_OBUF          |                1 |              1 |         1.00 |
|  clock25            |               | LED4_OBUF          |                1 |              1 |         1.00 |
|  clock25            |               | in31               |                1 |              1 |         1.00 |
|  clock25            |               | in01               |                1 |              1 |         1.00 |
|  clock100_IBUF_BUFG |               |                    |                1 |              1 |         1.00 |
|  clock25            |               |                    |                1 |              3 |         3.00 |
|  clock25            |               | sensbutton_i_1_n_0 |                2 |              3 |         1.50 |
|  clock25            |               | widthA[3]_i_1_n_0  |                1 |              3 |         3.00 |
|  clock100_IBUF_BUFG |               | clear              |                3 |             11 |         3.67 |
|  clock100_IBUF_BUFG |               | reset_IBUF         |                6 |             23 |         3.83 |
+---------------------+---------------+--------------------+------------------+----------------+--------------+


