
****** Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source /opt/tools/xilinx/Vivado/2018.3/scripts/vivado_hls/hls.tcl -notrace
INFO: [HLS 200-10] Running '/opt/tools/xilinx/Vivado/2018.3/bin/unwrapped/lnx64.o/vivado_hls'
INFO: [HLS 200-10] For user 'lau' on host 'u0-lau' (Linux_x86_64 version 4.4.0-169-generic) on Sat Jan 25 11:20:58 PST 2020
INFO: [HLS 200-10] On os Ubuntu 16.04.5 LTS
INFO: [HLS 200-10] In directory '/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/ac/tmp/implement_1024'
INFO: [HLS 200-10] Creating and opening project '/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/ac/tmp/implement_1024/device'.
INFO: [HLS 200-10] Adding design file 'kernel.cpp' to the project
INFO: [HLS 200-10] Creating and opening solution '/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/ac/tmp/implement_1024/device/device'.
INFO: [HLS 200-10] Cleaning up the solution database.
INFO: [HLS 200-10] Setting target device to 'xcvu9p-fsgd2104-3-e'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.3ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'kernel.cpp' ... 
WARNING: [HLS 200-40] In file included from kernel.cpp:1:
<stdin>:378:5: warning: expression result unused [-Wunused-value]
    0;
    ^
1 warning generated.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 435.000 ; gain = 0.051 ; free physical = 61991 ; free virtual = 64166
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 435.000 ; gain = 0.051 ; free physical = 61991 ; free virtual = 64166
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 435.000 ; gain = 0.051 ; free physical = 61987 ; free virtual = 64162
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function '__dst_alloc_list_remove__dmemclass_node' into '__dst_alloc_list_pop__dmemclass_node' (<stdin>:121) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_bucket_for_request__dmemclass_node' into '__dst_alloc_malloc__dmemclass_node' (<stdin>:145) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_node_for_index__dmemclass_node' into '__dst_alloc_malloc__dmemclass_node' (<stdin>:152) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_flip_parent_split__dmemclass_node' into '__dst_alloc_malloc__dmemclass_node' (<stdin>:153) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_clr_parent_split__dmemclass_node' into '__dst_alloc_malloc__dmemclass_node' (<stdin>:156) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_index_for_node__dmemclass_node' into '__dst_alloc_malloc__dmemclass_node' (<stdin>:159) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_list_push__dmemclass_node' into '__dst_alloc_malloc__dmemclass_node' (<stdin>:159) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_list_remove__dmemc' into '__dst_alloc_list_pop__dmemc' (<stdin>:121) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_bucket_for_request__dmemc' into '__dst_alloc_malloc__dmemc' (<stdin>:145) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_node_for_index__dmemc' into '__dst_alloc_malloc__dmemc' (<stdin>:152) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_flip_parent_split__dmemc' into '__dst_alloc_malloc__dmemc' (<stdin>:153) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_clr_parent_split__dmemc' into '__dst_alloc_malloc__dmemc' (<stdin>:156) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_index_for_node__dmemc' into '__dst_alloc_malloc__dmemc' (<stdin>:159) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_list_push__dmemc' into '__dst_alloc_malloc__dmemc' (<stdin>:159) automatically.
INFO: [XFORM 203-602] Inlining function 'new_node' into 'insert_node' (<stdin>:248) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_list_remove__dmemUL' into '__dst_alloc_list_pop__dmemUL' (<stdin>:121) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_bucket_for_request__dmemUL' into '__dst_alloc_malloc__dmemUL' (<stdin>:145) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_node_for_index__dmemUL' into '__dst_alloc_malloc__dmemUL' (<stdin>:152) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_flip_parent_split__dmemUL' into '__dst_alloc_malloc__dmemUL' (<stdin>:153) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_clr_parent_split__dmemUL' into '__dst_alloc_malloc__dmemUL' (<stdin>:156) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_index_for_node__dmemUL' into '__dst_alloc_malloc__dmemUL' (<stdin>:159) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_list_push__dmemUL' into '__dst_alloc_malloc__dmemUL' (<stdin>:159) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_bucket_for_request__dmemUL' into '__dst_alloc_free__dmemUL' (<stdin>:170) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_node_for_index__dmemUL' into '__dst_alloc_free__dmemUL' (<stdin>:171) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_flip_parent_split__dmemUL' into '__dst_alloc_free__dmemUL' (<stdin>:173) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_test_parent_split__dmemUL' into '__dst_alloc_free__dmemUL' (<stdin>:174) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_index_for_node__dmemUL' into '__dst_alloc_free__dmemUL' (<stdin>:175) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_list_remove__dmemUL' into '__dst_alloc_free__dmemUL' (<stdin>:175) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_list_push__dmemUL' into '__dst_alloc_free__dmemUL' (<stdin>:179) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_bucket_for_request__dmemclass_node' into '__dst_alloc_free__dmemclass_node' (<stdin>:170) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_node_for_index__dmemclass_node' into '__dst_alloc_free__dmemclass_node' (<stdin>:171) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_flip_parent_split__dmemclass_node' into '__dst_alloc_free__dmemclass_node' (<stdin>:173) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_test_parent_split__dmemclass_node' into '__dst_alloc_free__dmemclass_node' (<stdin>:174) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_index_for_node__dmemclass_node' into '__dst_alloc_free__dmemclass_node' (<stdin>:175) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_list_remove__dmemclass_node' into '__dst_alloc_free__dmemclass_node' (<stdin>:175) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_list_push__dmemclass_node' into '__dst_alloc_free__dmemclass_node' (<stdin>:179) automatically.
INFO: [XFORM 203-602] Inlining function 'new_node' into 'process_top' (<stdin>:427) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:09 ; elapsed = 00:00:12 . Memory (MB): peak = 435.008 ; gain = 0.059 ; free physical = 61987 ; free virtual = 64162
INFO: [XFORM 203-102] Automatically partitioning small array '.str' completely based on array size.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_list_remove__dmemclass_node' into '__dst_alloc_list_pop__dmemclass_node' (<stdin>:121) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_bucket_for_request__dmemclass_node' into '__dst_alloc_malloc__dmemclass_node' (<stdin>:145) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_node_for_index__dmemclass_node' into '__dst_alloc_malloc__dmemclass_node' (<stdin>:152) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_flip_parent_split__dmemclass_node' into '__dst_alloc_malloc__dmemclass_node' (<stdin>:153) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_clr_parent_split__dmemclass_node' into '__dst_alloc_malloc__dmemclass_node' (<stdin>:156) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_index_for_node__dmemclass_node' into '__dst_alloc_malloc__dmemclass_node' (<stdin>:159) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_list_push__dmemclass_node' into '__dst_alloc_malloc__dmemclass_node' (<stdin>:159) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_list_remove__dmemc' into '__dst_alloc_list_pop__dmemc' (<stdin>:121) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_bucket_for_request__dmemc' into '__dst_alloc_malloc__dmemc' (<stdin>:145) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_node_for_index__dmemc' into '__dst_alloc_malloc__dmemc' (<stdin>:152) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_flip_parent_split__dmemc' into '__dst_alloc_malloc__dmemc' (<stdin>:153) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_clr_parent_split__dmemc' into '__dst_alloc_malloc__dmemc' (<stdin>:156) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_index_for_node__dmemc' into '__dst_alloc_malloc__dmemc' (<stdin>:159) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_list_push__dmemc' into '__dst_alloc_malloc__dmemc' (<stdin>:159) automatically.
INFO: [XFORM 203-602] Inlining function 'new_node' into 'insert_node' (<stdin>:248) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_list_remove__dmemUL' into '__dst_alloc_list_pop__dmemUL' (<stdin>:121) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_bucket_for_request__dmemUL' into '__dst_alloc_malloc__dmemUL' (<stdin>:145) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_node_for_index__dmemUL' into '__dst_alloc_malloc__dmemUL' (<stdin>:152) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_flip_parent_split__dmemUL' into '__dst_alloc_malloc__dmemUL' (<stdin>:153) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_clr_parent_split__dmemUL' into '__dst_alloc_malloc__dmemUL' (<stdin>:156) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_index_for_node__dmemUL' into '__dst_alloc_malloc__dmemUL' (<stdin>:159) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_list_push__dmemUL' into '__dst_alloc_malloc__dmemUL' (<stdin>:159) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_bucket_for_request__dmemUL' into '__dst_alloc_free__dmemUL' (<stdin>:170) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_node_for_index__dmemUL' into '__dst_alloc_free__dmemUL' (<stdin>:171) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_flip_parent_split__dmemUL' into '__dst_alloc_free__dmemUL' (<stdin>:173) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_test_parent_split__dmemUL' into '__dst_alloc_free__dmemUL' (<stdin>:174) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_index_for_node__dmemUL' into '__dst_alloc_free__dmemUL' (<stdin>:175) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_list_remove__dmemUL' into '__dst_alloc_free__dmemUL' (<stdin>:175) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_list_push__dmemUL' into '__dst_alloc_free__dmemUL' (<stdin>:179) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_bucket_for_request__dmemclass_node' into '__dst_alloc_free__dmemclass_node' (<stdin>:170) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_node_for_index__dmemclass_node' into '__dst_alloc_free__dmemclass_node' (<stdin>:171) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_flip_parent_split__dmemclass_node' into '__dst_alloc_free__dmemclass_node' (<stdin>:173) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_test_parent_split__dmemclass_node' into '__dst_alloc_free__dmemclass_node' (<stdin>:174) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_index_for_node__dmemclass_node' into '__dst_alloc_free__dmemclass_node' (<stdin>:175) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_list_remove__dmemclass_node' into '__dst_alloc_free__dmemclass_node' (<stdin>:175) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_list_push__dmemclass_node' into '__dst_alloc_free__dmemclass_node' (<stdin>:179) automatically.
INFO: [XFORM 203-602] Inlining function 'new_node' into 'process_top' (<stdin>:427) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_list_pop__dmemclass_node' into '__dst_alloc_malloc__dmemclass_node' (<stdin>:148) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_list_pop__dmemc' into '__dst_alloc_malloc__dmemc' (<stdin>:148) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_list_pop__dmemUL' into '__dst_alloc_malloc__dmemUL' (<stdin>:148) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 578.949 ; gain = 144.000 ; free physical = 61966 ; free virtual = 64141
WARNING: [HLS 200-451] Automatic burst inferencing is disabled for port 'substrings' as a bitwidth mismatch was detected between port 'substrings' and its bundle 'gmem' (8 vs. 32)(<stdin>:434:5). To allow bursting all ports sharing a bundle must have the same bitwidth.
WARNING: [XFORM 203-631] Renaming function '__dst_alloc_malloc__dmemclass_node' to '__dst_alloc_malloc__' (<stdin>:79:10)
WARNING: [XFORM 203-631] Renaming function '__dst_alloc_malloc__dmemc' to '__dst_alloc_malloc__.1' (<stdin>:79:10)
WARNING: [XFORM 203-631] Renaming function '__dst_alloc_malloc__dmemUL' to '__dst_alloc_malloc__.2' (<stdin>:79:10)
WARNING: [XFORM 203-631] Renaming function '__dst_alloc_free__dmemclass_node' to '__dst_alloc_free__dm' (<stdin>:76:5)
WARNING: [XFORM 203-631] Renaming function '__dst_alloc_free__dmemUL' to '__dst_alloc_free__dm.1' (<stdin>:76:5)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 651.949 ; gain = 217.000 ; free physical = 61890 ; free virtual = 64065
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'process_top' ...
WARNING: [SYN 201-103] Legalizing function name '__dst_alloc_malloc__' to 'p_dst_alloc_malloc_s'.
WARNING: [SYN 201-103] Legalizing function name '__dst_alloc_malloc__.1' to 'p_dst_alloc_malloc_1'.
WARNING: [SYN 201-103] Legalizing function name '__dst_alloc_malloc__.2' to 'p_dst_alloc_malloc_2'.
WARNING: [SYN 201-103] Legalizing function name '__dst_alloc_free__dm.1' to 'p_dst_alloc_free_dm_1'.
WARNING: [SYN 201-103] Legalizing function name '__dst_alloc_free__dm' to 'p_dst_alloc_free_dm'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_dst_alloc_malloc_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 15.36 seconds; current allocated memory: 160.461 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 2 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 160.917 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_dst_alloc_malloc_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.41 seconds; current allocated memory: 161.401 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 161.891 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'insert_node' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.49 seconds; current allocated memory: 162.717 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.4 seconds; current allocated memory: 163.498 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_dst_alloc_malloc_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.52 seconds; current allocated memory: 163.973 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.27 seconds; current allocated memory: 164.510 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_dst_alloc_free_dm_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.5 seconds; current allocated memory: 164.865 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 165.312 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'build_AhoCorasick' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.35 seconds; current allocated memory: 165.591 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.32 seconds; current allocated memory: 165.988 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'query_AhoCorasick' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.46 seconds; current allocated memory: 166.369 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 166.858 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_dst_alloc_free_dm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.26 seconds; current allocated memory: 167.211 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 167.617 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'delete_tree' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.28 seconds; current allocated memory: 167.973 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 168.322 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'process_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.36 seconds; current allocated memory: 168.705 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.52 seconds; current allocated memory: 169.634 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_dst_alloc_malloc_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_dst_alloc_malloc_s'.
INFO: [HLS 200-111]  Elapsed time: 0.85 seconds; current allocated memory: 170.599 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_dst_alloc_malloc_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_dst_alloc_malloc_1'.
INFO: [HLS 200-111]  Elapsed time: 0.47 seconds; current allocated memory: 173.565 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'insert_node' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'process_top_ama_addmuladd_13ns_13ns_6ns_9s_17_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'process_top_mul_mul_13ns_6ns_17_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'insert_node'.
INFO: [HLS 200-111]  Elapsed time: 0.67 seconds; current allocated memory: 177.647 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_dst_alloc_malloc_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_dst_alloc_malloc_2'.
INFO: [HLS 200-111]  Elapsed time: 0.73 seconds; current allocated memory: 182.751 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_dst_alloc_free_dm_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_dst_alloc_free_dm_1'.
INFO: [HLS 200-111]  Elapsed time: 0.58 seconds; current allocated memory: 185.777 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'build_AhoCorasick' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'process_top_mac_muladd_6ns_13ns_5ns_17_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'process_top_mul_mul_6ns_13ns_17_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'build_AhoCorasick'.
INFO: [HLS 200-111]  Elapsed time: 0.64 seconds; current allocated memory: 188.569 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'query_AhoCorasick' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'process_top_mac_muladd_6ns_13ns_9s_17_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'query_AhoCorasick'.
INFO: [HLS 200-111]  Elapsed time: 0.68 seconds; current allocated memory: 191.029 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_dst_alloc_free_dm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_dst_alloc_free_dm'.
INFO: [HLS 200-111]  Elapsed time: 0.48 seconds; current allocated memory: 193.430 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'delete_tree' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'process_top_ama_addmuladd_13ns_13ns_6ns_17ns_17_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'delete_tree'.
INFO: [HLS 200-111]  Elapsed time: 0.64 seconds; current allocated memory: 196.087 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'process_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'process_top/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'process_top/substring_length_p' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'process_top/substrings' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'process_top/query' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'process_top/substring_indexes' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'process_top/query_indexes' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'process_top/fallback' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'process_top' to 's_axilite & ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'g_fallback' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'node_count' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'node_count' will not be exposed as RTL port.
INFO: [RTGEN 206-100] Bundling port 'return', 'substring_length_p', 'substrings', 'query', 'substring_indexes', 'query_indexes' and 'fallback' to AXI-Lite port control.
INFO: [RTGEN 206-100] Generating core module 'process_top_mul_mul_13ns_6ns_17_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'process_top'.
INFO: [HLS 200-111]  Elapsed time: 0.83 seconds; current allocated memory: 200.198 MB.
INFO: [RTMG 210-278] Implementing memory 'p_dst_alloc_malloc_1_p_dst_alloc_buckets_2_ram (RAM)' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'p_dst_alloc_malloc_1_p_dmemc_link_prev_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'p_dst_alloc_malloc_1_p_dst_alloc_node_spl_2_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'insert_node_p_rect_packed_var_L5_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'insert_node_p_rect_packed_var_L5_1_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'insert_node_p_rect_packed_var_L5_2_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'insert_node_p_rect_packed_var_L5_3_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'insert_node_p_rect_packed_var_L5_4_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'insert_node_p_rect_packed_var_L5_5_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'build_AhoCorasick_p_dmemUL_data_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'process_top_p_dmemclass_node_da_2_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'process_top_p_dmemc_data_ram (RAM)' using block RAMs with power-on initialization.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:24 ; elapsed = 00:00:35 . Memory (MB): peak = 719.949 ; gain = 285.000 ; free physical = 61803 ; free virtual = 64012
INFO: [SYSC 207-301] Generating SystemC RTL for process_top.
INFO: [VHDL 208-304] Generating VHDL RTL for process_top.
INFO: [VLOG 209-307] Generating Verilog RTL for process_top.
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.

****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source run_ippack.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/tools/xilinx/Vivado/2018.3/data/ip'.
INFO: [Common 17-206] Exiting Vivado at Sat Jan 25 11:21:56 2020...
INFO: [IMPL 213-8] Starting RTL evaluation using Vivado ...

****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source run_vivado.tcl -notrace
create_project: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1370.156 ; gain = 2.016 ; free physical = 61553 ; free virtual = 63760
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/ac/tmp/implement_1024/device/device/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/tools/xilinx/Vivado/2018.3/data/ip'.
update_ip_catalog: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 1370.156 ; gain = 0.000 ; free physical = 61521 ; free virtual = 63727
Wrote  : </home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/ac/tmp/implement_1024/device/device/impl/verilog/project.srcs/sources_1/bd/bd_0/bd_0.bd> 
</hls_inst/s_axi_control/Reg> is being mapped into </s_axi_control> at <0x00000000 [ 4K ]>
</m_axi_gmem/Reg> is being mapped into </hls_inst/Data_m_axi_gmem> at <0x44A00000 [ 64K ]>
WARNING: [BD 41-927] Following properties on pin /hls_inst/ap_clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=bd_0_ap_clk_0 
Wrote  : </home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/ac/tmp/implement_1024/device/device/impl/verilog/project.srcs/sources_1/bd/bd_0/bd_0.bd> 
VHDL Output written to : /home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/ac/tmp/implement_1024/device/device/impl/verilog/project.srcs/sources_1/bd/bd_0/synth/bd_0.v
VHDL Output written to : /home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/ac/tmp/implement_1024/device/device/impl/verilog/project.srcs/sources_1/bd/bd_0/sim/bd_0.v
VHDL Output written to : /home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/ac/tmp/implement_1024/device/device/impl/verilog/project.srcs/sources_1/bd/bd_0/hdl/bd_0_wrapper.v
Using BD top: bd_0_wrapper
INFO: [BD 41-1662] The design 'bd_0.bd' is already validated. Therefore parameter propagation will not be re-run.
VHDL Output written to : /home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/ac/tmp/implement_1024/device/device/impl/verilog/project.srcs/sources_1/bd/bd_0/synth/bd_0.v
VHDL Output written to : /home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/ac/tmp/implement_1024/device/device/impl/verilog/project.srcs/sources_1/bd/bd_0/sim/bd_0.v
VHDL Output written to : /home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/ac/tmp/implement_1024/device/device/impl/verilog/project.srcs/sources_1/bd/bd_0/hdl/bd_0_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block hls_inst .
Exporting to file /home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/ac/tmp/implement_1024/device/device/impl/verilog/project.srcs/sources_1/bd/bd_0/hw_handoff/bd_0.hwh
Generated Block Design Tcl file /home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/ac/tmp/implement_1024/device/device/impl/verilog/project.srcs/sources_1/bd/bd_0/hw_handoff/bd_0_bd.tcl
Generated Hardware Definition File /home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/ac/tmp/implement_1024/device/device/impl/verilog/project.srcs/sources_1/bd/bd_0/synth/bd_0.hwdef
[Sat Jan 25 11:22:29 2020] Launched bd_0_hls_inst_0_synth_1...
Run output will be captured here: /home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/ac/tmp/implement_1024/device/device/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/runme.log
[Sat Jan 25 11:22:29 2020] Launched synth_1...
Run output will be captured here: /home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/ac/tmp/implement_1024/device/device/impl/verilog/project.runs/synth_1/runme.log
[Sat Jan 25 11:22:29 2020] Waiting for synth_1 to finish...

*** Running vivado
    with args -log bd_0_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source bd_0_wrapper.tcl


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source bd_0_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/ac/tmp/implement_1024/device/device/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/tools/xilinx/Vivado/2018.3/data/ip'.
update_ip_catalog: Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 1374.168 ; gain = 0.000 ; free physical = 61124 ; free virtual = 63362
Command: synth_design -top bd_0_wrapper -part xcvu9p-fsgd2104-3-e -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xcvu9p'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcvu9p'
INFO: [Common 17-1540] The version limit for your license is '2019.12' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 413020 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 1494.102 ; gain = 78.000 ; free physical = 61006 ; free virtual = 63244
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'bd_0_wrapper' [/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/ac/tmp/implement_1024/device/device/impl/verilog/project.srcs/sources_1/bd/bd_0/hdl/bd_0_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'bd_0' [/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/ac/tmp/implement_1024/device/device/impl/verilog/project.srcs/sources_1/bd/bd_0/synth/bd_0.v:13]
INFO: [Synth 8-6157] synthesizing module 'bd_0_hls_inst_0' [/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/ac/tmp/implement_1024/device/device/impl/verilog/project.runs/synth_1/.Xil/Vivado-412580-u0-lau/realtime/bd_0_hls_inst_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'bd_0_hls_inst_0' (1#1) [/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/ac/tmp/implement_1024/device/device/impl/verilog/project.runs/synth_1/.Xil/Vivado-412580-u0-lau/realtime/bd_0_hls_inst_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'bd_0' (2#1) [/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/ac/tmp/implement_1024/device/device/impl/verilog/project.srcs/sources_1/bd/bd_0/synth/bd_0.v:13]
INFO: [Synth 8-6155] done synthesizing module 'bd_0_wrapper' (3#1) [/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/ac/tmp/implement_1024/device/device/impl/verilog/project.srcs/sources_1/bd/bd_0/hdl/bd_0_wrapper.v:12]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1547.852 ; gain = 131.750 ; free physical = 61018 ; free virtual = 63257
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1547.852 ; gain = 131.750 ; free physical = 61016 ; free virtual = 63255
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1547.852 ; gain = 131.750 ; free physical = 61016 ; free virtual = 63255
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xcvu9p-fsgd2104-3-e
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/ac/tmp/implement_1024/device/device/impl/verilog/project.srcs/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/bd_0_hls_inst_0/bd_0_hls_inst_0_in_context.xdc] for cell 'bd_0_i/hls_inst'
Finished Parsing XDC File [/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/ac/tmp/implement_1024/device/device/impl/verilog/project.srcs/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/bd_0_hls_inst_0/bd_0_hls_inst_0_in_context.xdc] for cell 'bd_0_i/hls_inst'
Parsing XDC File [/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/ac/tmp/implement_1024/device/device/impl/verilog/process_top.xdc]
Finished Parsing XDC File [/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/ac/tmp/implement_1024/device/device/impl/verilog/process_top.xdc]
Parsing XDC File [/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/ac/tmp/implement_1024/device/device/impl/verilog/project.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/ac/tmp/implement_1024/device/device/impl/verilog/project.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2523.570 ; gain = 0.000 ; free physical = 60106 ; free virtual = 62344
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2523.570 ; gain = 0.000 ; free physical = 60105 ; free virtual = 62343
Constraint Validation Runtime : Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2523.570 ; gain = 0.000 ; free physical = 60104 ; free virtual = 62343
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:24 ; elapsed = 00:00:47 . Memory (MB): peak = 2523.570 ; gain = 1107.469 ; free physical = 60184 ; free virtual = 62423
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xcvu9p-fsgd2104-3-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:24 ; elapsed = 00:00:47 . Memory (MB): peak = 2523.570 ; gain = 1107.469 ; free physical = 60184 ; free virtual = 62423
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for bd_0_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for bd_0_i/hls_inst. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:24 ; elapsed = 00:00:47 . Memory (MB): peak = 2523.570 ; gain = 1107.469 ; free physical = 60186 ; free virtual = 62425
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:24 ; elapsed = 00:00:47 . Memory (MB): peak = 2523.570 ; gain = 1107.469 ; free physical = 60185 ; free virtual = 62424
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 6840 (col length:120)
BRAMs: 4320 (col length: RAMB18 360 RAMB36 180)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:25 ; elapsed = 00:00:48 . Memory (MB): peak = 2523.570 ; gain = 1107.469 ; free physical = 60173 ; free virtual = 62414
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:45 ; elapsed = 00:01:41 . Memory (MB): peak = 2814.070 ; gain = 1397.969 ; free physical = 59728 ; free virtual = 61968
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:45 ; elapsed = 00:01:41 . Memory (MB): peak = 2814.070 ; gain = 1397.969 ; free physical = 59728 ; free virtual = 61968
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:45 ; elapsed = 00:01:41 . Memory (MB): peak = 2823.086 ; gain = 1406.984 ; free physical = 59728 ; free virtual = 61968
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:45 ; elapsed = 00:01:42 . Memory (MB): peak = 2823.086 ; gain = 1406.984 ; free physical = 59727 ; free virtual = 61967
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:45 ; elapsed = 00:01:42 . Memory (MB): peak = 2823.086 ; gain = 1406.984 ; free physical = 59727 ; free virtual = 61967
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:45 ; elapsed = 00:01:42 . Memory (MB): peak = 2823.086 ; gain = 1406.984 ; free physical = 59727 ; free virtual = 61967
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:45 ; elapsed = 00:01:42 . Memory (MB): peak = 2823.086 ; gain = 1406.984 ; free physical = 59727 ; free virtual = 61967
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:45 ; elapsed = 00:01:42 . Memory (MB): peak = 2823.086 ; gain = 1406.984 ; free physical = 59727 ; free virtual = 61967
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:45 ; elapsed = 00:01:42 . Memory (MB): peak = 2823.086 ; gain = 1406.984 ; free physical = 59727 ; free virtual = 61967
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+----------------+----------+
|      |BlackBox name   |Instances |
+------+----------------+----------+
|1     |bd_0_hls_inst_0 |         1|
+------+----------------+----------+

Report Cell Usage: 
+------+----------------+------+
|      |Cell            |Count |
+------+----------------+------+
|1     |bd_0_hls_inst_0 |     1|
+------+----------------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |   208|
|2     |  bd_0_i |bd_0   |   208|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:45 ; elapsed = 00:01:42 . Memory (MB): peak = 2823.086 ; gain = 1406.984 ; free physical = 59727 ; free virtual = 61967
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:28 ; elapsed = 00:01:05 . Memory (MB): peak = 2823.086 ; gain = 431.266 ; free physical = 59756 ; free virtual = 61996
Synthesis Optimization Complete : Time (s): cpu = 00:00:46 ; elapsed = 00:01:42 . Memory (MB): peak = 2823.094 ; gain = 1406.984 ; free physical = 59766 ; free virtual = 62006
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2888.000 ; gain = 0.000 ; free physical = 59663 ; free virtual = 61903
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
20 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:49 ; elapsed = 00:01:46 . Memory (MB): peak = 2888.000 ; gain = 1513.832 ; free physical = 59711 ; free virtual = 61951
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2888.000 ; gain = 0.000 ; free physical = 59711 ; free virtual = 61951
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/ac/tmp/implement_1024/device/device/impl/verilog/project.runs/synth_1/bd_0_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file bd_0_wrapper_utilization_synth.rpt -pb bd_0_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat Jan 25 11:28:24 2020...
[Sat Jan 25 11:28:25 2020] synth_1 finished
wait_on_run: Time (s): cpu = 00:03:40 ; elapsed = 00:05:55 . Memory (MB): peak = 1611.285 ; gain = 0.000 ; free physical = 61385 ; free virtual = 63622
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xcvu9p-fsgd2104-3-e
INFO: [Project 1-454] Reading design checkpoint '/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/ac/tmp/implement_1024/device/device/impl/verilog/project.srcs/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/bd_0_hls_inst_0.dcp' for cell 'bd_0_i/hls_inst'
INFO: [Netlist 29-17] Analyzing 516 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Device 21-403] Loading part xcvu9p-fsgd2104-3-e
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/ac/tmp/implement_1024/device/device/impl/verilog/process_top.xdc]
Finished Parsing XDC File [/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/ac/tmp/implement_1024/device/device/impl/verilog/process_top.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2604.008 ; gain = 0.000 ; free physical = 60563 ; free virtual = 62702
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 128 instances were transformed.
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD_DATA, DSP_PREADD): 9 instances
  RAM16X1S => RAM32X1S (RAMS32): 96 instances
  RAM64X1S => RAM64X1S (RAMS64E): 23 instances

open_run: Time (s): cpu = 00:00:21 ; elapsed = 00:00:41 . Memory (MB): peak = 2604.008 ; gain = 992.723 ; free physical = 60563 ; free virtual = 62703
Running report: report_utilization -file ./report/process_top_utilization_synth.rpt
Contents of report file './report/process_top_utilization_synth.rpt' is as follows:
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Sat Jan 25 11:29:06 2020
| Host         : u0-lau running 64-bit Ubuntu 16.04.5 LTS
| Command      : report_utilization -file ./report/process_top_utilization_synth.rpt
| Design       : bd_0_wrapper
| Device       : xcvu9pfsgd2104-3
| Design State : Synthesized
-------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. CLB Logic
1.1 Summary of Registers by Type
2. BLOCKRAM
3. ARITHMETIC
4. I/O
5. CLOCK
6. ADVANCED
7. CONFIGURATION
8. Primitives
9. Black Boxes
10. Instantiated Netlists
11. SLR Connectivity
12. SLR Connectivity Matrix
13. SLR CLB Logic and Dedicated Block Utilization
14. SLR IO Utilization

1. CLB Logic
------------

+----------------------------+------+-------+-----------+-------+
|          Site Type         | Used | Fixed | Available | Util% |
+----------------------------+------+-------+-----------+-------+
| CLB LUTs*                  | 6839 |     0 |   1182240 |  0.58 |
|   LUT as Logic             | 6652 |     0 |   1182240 |  0.56 |
|   LUT as Memory            |  187 |     0 |    591840 |  0.03 |
|     LUT as Distributed RAM |  119 |     0 |           |       |
|     LUT as Shift Register  |   68 |     0 |           |       |
| CLB Registers              | 6137 |     0 |   2364480 |  0.26 |
|   Register as Flip Flop    | 6137 |     0 |   2364480 |  0.26 |
|   Register as Latch        |    0 |     0 |   2364480 |  0.00 |
| CARRY8                     |  342 |     0 |    147780 |  0.23 |
| F7 Muxes                   |   46 |     0 |    591120 | <0.01 |
| F8 Muxes                   |    0 |     0 |    295560 |  0.00 |
| F9 Muxes                   |    0 |     0 |    147780 |  0.00 |
+----------------------------+------+-------+-----------+-------+
* Warning! The Final LUT count, after physical optimizations and full implementation, is typically lower. Run opt_design after synthesis, if not already completed, for a more realistic count.


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 0     |          Yes |           - |          Set |
| 0     |          Yes |           - |        Reset |
| 92    |          Yes |         Set |            - |
| 6045  |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. BLOCKRAM
-----------

+-------------------+------+-------+-----------+-------+
|     Site Type     | Used | Fixed | Available | Util% |
+-------------------+------+-------+-----------+-------+
| Block RAM Tile    |   89 |     0 |      2160 |  4.12 |
|   RAMB36/FIFO*    |   83 |     0 |      2160 |  3.84 |
|     RAMB36E2 only |   83 |       |           |       |
|   RAMB18          |   12 |     0 |      4320 |  0.28 |
|     RAMB18E2 only |   12 |       |           |       |
| URAM              |    0 |     0 |       960 |  0.00 |
+-------------------+------+-------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E2 or one FIFO18E2. However, if a FIFO18E2 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E2


3. ARITHMETIC
-------------

+----------------+------+-------+-----------+-------+
|    Site Type   | Used | Fixed | Available | Util% |
+----------------+------+-------+-----------+-------+
| DSPs           |    9 |     0 |      6840 |  0.13 |
|   DSP48E2 only |    9 |       |           |       |
+----------------+------+-------+-----------+-------+


4. I/O
------

+------------+------+-------+-----------+-------+
|  Site Type | Used | Fixed | Available | Util% |
+------------+------+-------+-----------+-------+
| Bonded IOB |    0 |     0 |       676 |  0.00 |
+------------+------+-------+-----------+-------+


5. CLOCK
--------

+----------------------+------+-------+-----------+-------+
|       Site Type      | Used | Fixed | Available | Util% |
+----------------------+------+-------+-----------+-------+
| GLOBAL CLOCK BUFFERs |    0 |     0 |      1800 |  0.00 |
|   BUFGCE             |    0 |     0 |       720 |  0.00 |
|   BUFGCE_DIV         |    0 |     0 |       120 |  0.00 |
|   BUFG_GT            |    0 |     0 |       720 |  0.00 |
|   BUFGCTRL*          |    0 |     0 |       240 |  0.00 |
| PLL                  |    0 |     0 |        60 |  0.00 |
| MMCM                 |    0 |     0 |        30 |  0.00 |
+----------------------+------+-------+-----------+-------+
* Note: Each used BUFGCTRL counts as two global buffer resources. This table does not include global clocking resources, only buffer cell usage. See the Clock Utilization Report (report_clock_utilization) for detailed accounting of global clocking resource availability.


6. ADVANCED
-----------

+-----------------+------+-------+-----------+-------+
|    Site Type    | Used | Fixed | Available | Util% |
+-----------------+------+-------+-----------+-------+
| CMACE4          |    0 |     0 |         9 |  0.00 |
| GTYE4_CHANNEL   |    0 |     0 |        76 |  0.00 |
| GTYE4_COMMON    |    0 |     0 |        19 |  0.00 |
| ILKNE4          |    0 |     0 |         9 |  0.00 |
| OBUFDS_GTE4     |    0 |     0 |        38 |  0.00 |
| OBUFDS_GTE4_ADV |    0 |     0 |        38 |  0.00 |
| PCIE40E4        |    0 |     0 |         6 |  0.00 |
| SYSMONE4        |    0 |     0 |         3 |  0.00 |
+-----------------+------+-------+-----------+-------+


7. CONFIGURATION
----------------

+-------------+------+-------+-----------+-------+
|  Site Type  | Used | Fixed | Available | Util% |
+-------------+------+-------+-----------+-------+
| BSCANE2     |    0 |     0 |        12 |  0.00 |
| DNA_PORTE2  |    0 |     0 |         3 |  0.00 |
| EFUSE_USR   |    0 |     0 |         3 |  0.00 |
| FRAME_ECCE4 |    0 |     0 |         3 |  0.00 |
| ICAPE3      |    0 |     0 |         6 |  0.00 |
| MASTER_JTAG |    0 |     0 |         3 |  0.00 |
| STARTUPE3   |    0 |     0 |         3 |  0.00 |
+-------------+------+-------+-----------+-------+


8. Primitives
-------------

+----------+------+---------------------+
| Ref Name | Used | Functional Category |
+----------+------+---------------------+
| FDRE     | 6045 |            Register |
| LUT6     | 2109 |                 CLB |
| LUT4     | 1778 |                 CLB |
| LUT5     | 1536 |                 CLB |
| LUT3     | 1468 |                 CLB |
| LUT2     |  755 |                 CLB |
| LUT1     |  392 |                 CLB |
| CARRY8   |  342 |                 CLB |
| RAMS32   |   96 |                 CLB |
| FDSE     |   92 |            Register |
| RAMB36E2 |   83 |           Block Ram |
| SRL16E   |   68 |                 CLB |
| MUXF7    |   46 |                 CLB |
| RAMS64E  |   23 |                 CLB |
| RAMB18E2 |   12 |           Block Ram |
| DSP48E2  |    9 |          Arithmetic |
+----------+------+---------------------+


9. Black Boxes
--------------

+----------+------+
| Ref Name | Used |
+----------+------+


10. Instantiated Netlists
-------------------------

+-----------------+------+
|     Ref Name    | Used |
+-----------------+------+
| bd_0_hls_inst_0 |    1 |
+-----------------+------+


11. SLR Connectivity
--------------------

+----------------------------------+------+-------+-----------+-------+
|                                  | Used | Fixed | Available | Util% |
+----------------------------------+------+-------+-----------+-------+
| SLR2 <-> SLR1                    |    0 |       |     17280 |  0.00 |
|   SLR1 -> SLR2                   |    0 |       |           |  0.00 |
|     Using TX_REG only            |    0 |     0 |           |       |
|     Using RX_REG only            |    0 |     0 |           |       |
|     Using Both TX_REG and RX_REG |    0 |     0 |           |       |
|   SLR2 -> SLR1                   |    0 |       |           |  0.00 |
|     Using TX_REG only            |    0 |     0 |           |       |
|     Using RX_REG only            |    0 |     0 |           |       |
|     Using Both TX_REG and RX_REG |    0 |     0 |           |       |
| SLR1 <-> SLR0                    |    0 |       |     17280 |  0.00 |
|   SLR0 -> SLR1                   |    0 |       |           |  0.00 |
|     Using TX_REG only            |    0 |     0 |           |       |
|     Using RX_REG only            |    0 |     0 |           |       |
|     Using Both TX_REG and RX_REG |    0 |     0 |           |       |
|   SLR1 -> SLR0                   |    0 |       |           |  0.00 |
|     Using TX_REG only            |    0 |     0 |           |       |
|     Using RX_REG only            |    0 |     0 |           |       |
|     Using Both TX_REG and RX_REG |    0 |     0 |           |       |
+----------------------------------+------+-------+-----------+-------+
| Total SLLs Used                  |    0 |       |           |       |
+----------------------------------+------+-------+-----------+-------+


12. SLR Connectivity Matrix
---------------------------

+------+------+------+------+
|      | SLR2 | SLR1 | SLR0 |
+------+------+------+------+
| SLR2 |    0 |    0 |    0 |
| SLR1 |    0 |    0 |    0 |
| SLR0 |    0 |    0 |    0 |
+------+------+------+------+


13. SLR CLB Logic and Dedicated Block Utilization
-------------------------------------------------

+----------------------------+------+------+------+--------+--------+--------+
|          Site Type         | SLR0 | SLR1 | SLR2 | SLR0 % | SLR1 % | SLR2 % |
+----------------------------+------+------+------+--------+--------+--------+
| CLB                        |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
|   CLBL                     |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
|   CLBM                     |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
| CLB LUTs                   |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
|   LUT as Logic             |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
|   LUT as Memory            |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
|     LUT as Distributed RAM |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
|     LUT as Shift Register  |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
| CLB Registers              |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
| CARRY8                     |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
| F7 Muxes                   |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
| F8 Muxes                   |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
| F9 Muxes                   |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
| Block RAM Tile             |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
|   RAMB36/FIFO              |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
|   RAMB18                   |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
| URAM                       |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
| DSPs                       |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
| PLL                        |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
| MMCM                       |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
| Unique Control Sets        |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
+----------------------------+------+------+------+--------+--------+--------+
* Note: Available Control Sets based on CLB Registers / 8


14. SLR IO Utilization
----------------------

+-----------+-------------+---------+--------------+----------+--------------+----------+-----+
| SLR Index | Bonded IOBs | (%)IOBs | Bonded IPADs | (%)IPADs | Bonded OPADs | (%)OPADs | GTs |
+-----------+-------------+---------+--------------+----------+--------------+----------+-----+
| SLR2      |           0 |    0.00 |            0 |     0.00 |            0 |     0.00 |   0 |
| SLR1      |           0 |    0.00 |            0 |     0.00 |            0 |     0.00 |   0 |
| SLR0      |           0 |    0.00 |            0 |     0.00 |            0 |     0.00 |   0 |
+-----------+-------------+---------+--------------+----------+--------------+----------+-----+
| Total     |           0 |         |            0 |          |            0 |          |   0 |
+-----------+-------------+---------+--------------+----------+--------------+----------+-----+



Running report: report_timing_summary -file ./report/process_top_timing_synth.rpt
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
report_timing_summary: Time (s): cpu = 00:01:08 ; elapsed = 00:01:39 . Memory (MB): peak = 4153.379 ; gain = 1549.371 ; free physical = 59382 ; free virtual = 61522
Contents of report file './report/process_top_timing_synth.rpt' is as follows:
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date              : Sat Jan 25 11:30:45 2020
| Host              : u0-lau running 64-bit Ubuntu 16.04.5 LTS
| Command           : report_timing_summary -file ./report/process_top_timing_synth.rpt
| Design            : bd_0_wrapper
| Device            : xcvu9p-fsgd2104
| Speed File        : -3  PRODUCTION 1.23 10-29-2018
| Temperature Grade : E
-----------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 94 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 148 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.343        0.000                      0                16776        0.047        0.000                      0                16776        1.155        0.000                       0                  6437  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)         Period(ns)      Frequency(MHz)
-----   ------------         ----------      --------------
ap_clk  {0.000 1.650}        3.300           303.030         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk              0.343        0.000                      0                16776        0.047        0.000                      0                16776        1.155        0.000                       0                  6437  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.343ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.047ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.155ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.343ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ram_reg_0_22/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/p_dmemclass_node_da_1_U/build_AhoCorasick_p_dmemUL_data_ram_U/ram_reg_bram_0/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.673ns  (logic 1.301ns (48.672%)  route 1.372ns (51.328%))
  Logic Levels:           6  (LUT4=1 LUT5=3 LUT6=2)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=6481, unset)         0.000     0.000    bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ap_clk
                         RAMB36E2                                     r  bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ram_reg_0_22/CLKARDCLK
  -------------------------------------------------------------------    -------------------
                         RAMB36E2 (Prop_RAMB36E2_CLKARDCLK_DOUTADOUT[0])
                                                      0.906     0.906 r  bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ram_reg_0_22/DOUTADOUT[0]
                         net (fo=6, unplaced)         0.213     1.119    bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ram_reg_0_22_n_107
                         LUT5 (Prop_LUT5_I0_O)        0.115     1.234 r  bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ap_CS_fsm[13]_i_8/O
                         net (fo=1, unplaced)         0.115     1.349    bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ap_CS_fsm[13]_i_8_n_8
                         LUT6 (Prop_LUT6_I0_O)        0.136     1.485 r  bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ap_CS_fsm[13]_i_3/O
                         net (fo=3, unplaced)         0.193     1.678    bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ap_CS_fsm[13]_i_3_n_8
                         LUT6 (Prop_LUT6_I5_O)        0.032     1.710 r  bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ram_reg_bram_0_i_58/O
                         net (fo=11, unplaced)        0.223     1.933    bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_323/ram_reg_bram_0
                         LUT4 (Prop_LUT4_I0_O)        0.032     1.965 r  bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_323/ram_reg_bram_0_i_55__0/O
                         net (fo=44, unplaced)        0.212     2.177    bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_323/tmp_75_reg_520_reg[0]_0
                         LUT5 (Prop_LUT5_I3_O)        0.048     2.225 r  bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_323/ram_reg_bram_0_i_38__2/O
                         net (fo=1, unplaced)         0.187     2.412    bd_0_i/hls_inst/inst/grp_query_AhoCorasick_fu_406/ram_reg_bram_0_7
                         LUT5 (Prop_LUT5_I4_O)        0.032     2.444 r  bd_0_i/hls_inst/inst/grp_query_AhoCorasick_fu_406/ram_reg_bram_0_i_4__1/O
                         net (fo=2, unplaced)         0.229     2.673    bd_0_i/hls_inst/inst/p_dmemclass_node_da_1_U/build_AhoCorasick_p_dmemUL_data_ram_U/addr0[8]
                         RAMB36E2                                     r  bd_0_i/hls_inst/inst/p_dmemclass_node_da_1_U/build_AhoCorasick_p_dmemUL_data_ram_U/ram_reg_bram_0/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=6481, unset)         0.000     3.300    bd_0_i/hls_inst/inst/p_dmemclass_node_da_1_U/build_AhoCorasick_p_dmemUL_data_ram_U/ap_clk
                         RAMB36E2                                     r  bd_0_i/hls_inst/inst/p_dmemclass_node_da_1_U/build_AhoCorasick_p_dmemUL_data_ram_U/ram_reg_bram_0/CLKARDCLK
                         clock pessimism              0.000     3.300    
                         clock uncertainty           -0.035     3.265    
                         RAMB36E2 (Setup_RAMB36E2_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.249     3.016    bd_0_i/hls_inst/inst/p_dmemclass_node_da_1_U/build_AhoCorasick_p_dmemUL_data_ram_U/ram_reg_bram_0
  -------------------------------------------------------------------
                         required time                          3.016    
                         arrival time                          -2.673    
  -------------------------------------------------------------------
                         slack                                  0.343    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/grp_delete_tree_fu_375/p_rect_packed_top_L5_fu_56_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/grp_delete_tree_fu_375/p_rect_packed_var_L5_63_U/insert_node_p_rect_packed_var_L5_5_ram_U/ram_reg_0_63_0_0/SP/ADR3
                            (rising edge-triggered cell RAMS64E clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.109ns  (logic 0.039ns (35.780%)  route 0.070ns (64.220%))
  Logic Levels:           0  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=6481, unset)         0.000     0.000    bd_0_i/hls_inst/inst/grp_delete_tree_fu_375/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_delete_tree_fu_375/p_rect_packed_top_L5_fu_56_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.039     0.039 r  bd_0_i/hls_inst/inst/grp_delete_tree_fu_375/p_rect_packed_top_L5_fu_56_reg[3]/Q
                         net (fo=13, unplaced)        0.070     0.109    bd_0_i/hls_inst/inst/grp_delete_tree_fu_375/p_rect_packed_var_L5_63_U/insert_node_p_rect_packed_var_L5_5_ram_U/ram_reg_0_63_0_0/A3
                         RAMS64E                                      r  bd_0_i/hls_inst/inst/grp_delete_tree_fu_375/p_rect_packed_var_L5_63_U/insert_node_p_rect_packed_var_L5_5_ram_U/ram_reg_0_63_0_0/SP/ADR3
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=6481, unset)         0.000     0.000    bd_0_i/hls_inst/inst/grp_delete_tree_fu_375/p_rect_packed_var_L5_63_U/insert_node_p_rect_packed_var_L5_5_ram_U/ram_reg_0_63_0_0/WCLK
                         RAMS64E                                      r  bd_0_i/hls_inst/inst/grp_delete_tree_fu_375/p_rect_packed_var_L5_63_U/insert_node_p_rect_packed_var_L5_5_ram_U/ram_reg_0_63_0_0/SP/CLK
                         clock pessimism              0.000     0.000    
                         RAMS64E (Hold_RAMS64E_CLK_ADR3)
                                                      0.062     0.062    bd_0_i/hls_inst/inst/grp_delete_tree_fu_375/p_rect_packed_var_L5_63_U/insert_node_p_rect_packed_var_L5_5_ram_U/ram_reg_0_63_0_0/SP
  -------------------------------------------------------------------
                         required time                         -0.062    
                         arrival time                           0.109    
  -------------------------------------------------------------------
                         slack                                  0.047    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 1.650 }
Period(ns):         3.300
Sources:            { ap_clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.392         3.300       1.908                bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ram_reg_0_24/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a            0.495         1.650       1.155                bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ram_reg_0_24/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.495         1.650       1.155                bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ram_reg_0_24/CLKARDCLK




Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4153.379 ; gain = 0.000 ; free physical = 59382 ; free virtual = 61522
INFO: [Timing 38-480] Writing timing data to binary archive.
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 4185.395 ; gain = 0.000 ; free physical = 59363 ; free virtual = 61513
[Sat Jan 25 11:30:50 2020] Launched impl_1...
Run output will be captured here: /home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/ac/tmp/implement_1024/device/device/impl/verilog/project.runs/impl_1/runme.log
[Sat Jan 25 11:30:50 2020] Waiting for impl_1 to finish...

*** Running vivado
    with args -log bd_0_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source bd_0_wrapper.tcl -notrace


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source bd_0_wrapper.tcl -notrace
Command: open_checkpoint /home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/ac/tmp/implement_1024/device/device/impl/verilog/project.runs/impl_1/bd_0_wrapper.dcp

Starting open_checkpoint Task

Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.18 . Memory (MB): peak = 1372.156 ; gain = 0.000 ; free physical = 59211 ; free virtual = 61354
INFO: [Netlist 29-17] Analyzing 516 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Device 21-403] Loading part xcvu9p-fsgd2104-3-e
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2618.492 ; gain = 0.000 ; free physical = 57930 ; free virtual = 60073
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 128 instances were transformed.
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD_DATA, DSP_PREADD): 9 instances
  RAM16X1S => RAM32X1S (RAMS32): 96 instances
  RAM64X1S => RAM64X1S (RAMS64E): 23 instances

INFO: [Project 1-604] Checkpoint was created with Vivado v2018.3 (64-bit) build 2405991
open_checkpoint: Time (s): cpu = 00:00:28 ; elapsed = 00:00:58 . Memory (MB): peak = 2618.492 ; gain = 1246.336 ; free physical = 57929 ; free virtual = 60072
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/ac/tmp/implement_1024/device/device/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/tools/xilinx/Vivado/2018.3/data/ip'.
update_ip_catalog: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 2641.242 ; gain = 22.750 ; free physical = 57900 ; free virtual = 60044
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xcvu9p'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcvu9p'
INFO: [Common 17-1540] The version limit for your license is '2019.12' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2779.207 ; gain = 89.031 ; free physical = 57887 ; free virtual = 60030

Starting Cache Timing Information Task
Ending Cache Timing Information Task | Checksum: 90aabf91

Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.10 . Memory (MB): peak = 2779.207 ; gain = 0.000 ; free physical = 57880 ; free virtual = 60023

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 1 inverter(s) to 1287 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: ed90ec6b

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2828.203 ; gain = 24.012 ; free physical = 57892 ; free virtual = 60036
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 9 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: ea064a99

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2828.203 ; gain = 24.012 ; free physical = 57890 ; free virtual = 60034
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 1074b4cef

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2828.203 ; gain = 24.012 ; free physical = 57890 ; free virtual = 60034
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 1074b4cef

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2828.203 ; gain = 24.012 ; free physical = 57890 ; free virtual = 60034
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 10cf126cf

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2828.203 ; gain = 24.012 ; free physical = 57891 ; free virtual = 60035
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 10cf126cf

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2828.203 ; gain = 24.012 ; free physical = 57891 ; free virtual = 60035
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               9  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2828.203 ; gain = 0.000 ; free physical = 57891 ; free virtual = 60035
Ending Logic Optimization Task | Checksum: 10cf126cf

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2828.203 ; gain = 24.012 ; free physical = 57890 ; free virtual = 60033

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.343 | TNS=0.000 |
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 95 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 1 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 1 Total Ports: 190
Ending PowerOpt Patch Enables Task | Checksum: 991d5908

Time (s): cpu = 00:00:00.56 ; elapsed = 00:00:00.56 . Memory (MB): peak = 4443.223 ; gain = 0.000 ; free physical = 56880 ; free virtual = 59024
Ending Power Optimization Task | Checksum: 991d5908

Time (s): cpu = 00:01:16 ; elapsed = 00:01:35 . Memory (MB): peak = 4443.223 ; gain = 1615.020 ; free physical = 56896 ; free virtual = 59039

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 991d5908

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4443.223 ; gain = 0.000 ; free physical = 56896 ; free virtual = 59039

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4443.223 ; gain = 0.000 ; free physical = 56896 ; free virtual = 59039
Ending Netlist Obfuscation Task | Checksum: 95aaad22

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4443.223 ; gain = 0.000 ; free physical = 56896 ; free virtual = 59039
INFO: [Common 17-83] Releasing license: Implementation
36 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:01:27 ; elapsed = 00:01:47 . Memory (MB): peak = 4443.223 ; gain = 1801.980 ; free physical = 56896 ; free virtual = 59039
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4443.223 ; gain = 0.000 ; free physical = 56896 ; free virtual = 59040
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00 . Memory (MB): peak = 4443.223 ; gain = 0.000 ; free physical = 56868 ; free virtual = 59023
INFO: [Common 17-1381] The checkpoint '/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/ac/tmp/implement_1024/device/device/impl/verilog/project.runs/impl_1/bd_0_wrapper_opt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 4443.223 ; gain = 0.000 ; free physical = 56875 ; free virtual = 59024
INFO: [runtcl-4] Executing : report_drc -file bd_0_wrapper_drc_opted.rpt -pb bd_0_wrapper_drc_opted.pb -rpx bd_0_wrapper_drc_opted.rpx
Command: report_drc -file bd_0_wrapper_drc_opted.rpt -pb bd_0_wrapper_drc_opted.pb -rpx bd_0_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/ac/tmp/implement_1024/device/device/impl/verilog/project.runs/impl_1/bd_0_wrapper_drc_opted.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 4443.223 ; gain = 0.000 ; free physical = 56870 ; free virtual = 59018
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xcvu9p'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcvu9p'
INFO: [Common 17-1540] The version limit for your license is '2019.12' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4443.223 ; gain = 0.000 ; free physical = 56868 ; free virtual = 59015
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 4552d7ab

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.05 . Memory (MB): peak = 4443.223 ; gain = 0.000 ; free physical = 56868 ; free virtual = 59015
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4443.223 ; gain = 0.000 ; free physical = 56868 ; free virtual = 59015

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: bc4b8a1d

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 4443.223 ; gain = 0.000 ; free physical = 56826 ; free virtual = 58973

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 12e814df4

Time (s): cpu = 00:00:18 ; elapsed = 00:00:12 . Memory (MB): peak = 4443.223 ; gain = 0.000 ; free physical = 56803 ; free virtual = 58950

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 12e814df4

Time (s): cpu = 00:00:18 ; elapsed = 00:00:12 . Memory (MB): peak = 4443.223 ; gain = 0.000 ; free physical = 56803 ; free virtual = 58950
Phase 1 Placer Initialization | Checksum: 12e814df4

Time (s): cpu = 00:00:18 ; elapsed = 00:00:13 . Memory (MB): peak = 4443.223 ; gain = 0.000 ; free physical = 56805 ; free virtual = 58952

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1b3acd33e

Time (s): cpu = 00:00:42 ; elapsed = 00:00:23 . Memory (MB): peak = 4443.223 ; gain = 0.000 ; free physical = 56536 ; free virtual = 58682

Phase 2.2 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-64] No nets found for fanout-optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_query_AhoCorasick_fu_406/p_sum_i_reg_785_reg[10][8] could not be optimized because driver bd_0_i/hls_inst/inst/grp_query_AhoCorasick_fu_406/ram_reg_0_i_2__6 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_query_AhoCorasick_fu_406/p_sum_i_reg_785_reg[10][4] could not be optimized because driver bd_0_i/hls_inst/inst/grp_query_AhoCorasick_fu_406/ram_reg_0_i_6__2 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_insert_node_fu_346/p_rect_packed_var_L5_U/insert_node_p_rect_packed_var_L5_ram_U/p_sum_i_reg_785_reg[5][0] could not be optimized because driver bd_0_i/hls_inst/inst/grp_insert_node_fu_346/p_rect_packed_var_L5_U/insert_node_p_rect_packed_var_L5_ram_U/ram_reg_0_i_12__6 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_query_AhoCorasick_fu_406/p_sum_i_reg_785_reg[10][7] could not be optimized because driver bd_0_i/hls_inst/inst/grp_query_AhoCorasick_fu_406/ram_reg_0_i_3__5 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_query_AhoCorasick_fu_406/p_sum_i_reg_785_reg[10][2] could not be optimized because driver bd_0_i/hls_inst/inst/grp_query_AhoCorasick_fu_406/ram_reg_0_i_9__5 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_query_AhoCorasick_fu_406/p_sum_i_reg_785_reg[10][1] could not be optimized because driver bd_0_i/hls_inst/inst/grp_query_AhoCorasick_fu_406/ram_reg_0_i_10__5 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_query_AhoCorasick_fu_406/p_sum_i_reg_785_reg[10][0] could not be optimized because driver bd_0_i/hls_inst/inst/grp_query_AhoCorasick_fu_406/ram_reg_0_i_11__6 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_query_AhoCorasick_fu_406/p_sum_i_reg_785_reg[10][3] could not be optimized because driver bd_0_i/hls_inst/inst/grp_query_AhoCorasick_fu_406/ram_reg_0_i_8__4 could not be replicated
INFO: [Physopt 32-68] No nets found for critical-cell optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-457] Pass 1. Identified 3 candidate cells for DSP register optimization.
INFO: [Physopt 32-665] Processed cell bd_0_i/hls_inst/inst/tmp_12_reg_791_reg. 16 registers were pushed out.
INFO: [Physopt 32-665] Processed cell bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_323/tmp_reg_473_reg. 16 registers were pushed out.
INFO: [Physopt 32-665] Processed cell bd_0_i/hls_inst/inst/grp_insert_node_fu_346/tmp_52_reg_1137_reg. 16 registers were pushed out.
INFO: [Physopt 32-775] End 2 Pass. Optimized 3 nets or cells. Created 48 new cells, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 4443.223 ; gain = 0.000 ; free physical = 56516 ; free virtual = 58663
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4443.223 ; gain = 0.000 ; free physical = 56516 ; free virtual = 58663

Summary of Physical Synthesis Optimizations
============================================


----------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
----------------------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Fanout                        |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Cell                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                  |           48  |              0  |                     3  |           0  |           1  |  00:00:01  |
|  Shift Register                |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  HD Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                         |           48  |              0  |                     3  |           0  |           7  |  00:00:01  |
----------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis In Placer | Checksum: 1eed818d7

Time (s): cpu = 00:02:08 ; elapsed = 00:01:20 . Memory (MB): peak = 4443.223 ; gain = 0.000 ; free physical = 56514 ; free virtual = 58661
Phase 2 Global Placement | Checksum: 203a06fb4

Time (s): cpu = 00:02:16 ; elapsed = 00:01:22 . Memory (MB): peak = 4459.230 ; gain = 16.008 ; free physical = 56516 ; free virtual = 58663

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 203a06fb4

Time (s): cpu = 00:02:16 ; elapsed = 00:01:22 . Memory (MB): peak = 4459.230 ; gain = 16.008 ; free physical = 56516 ; free virtual = 58663

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1b4cb7d27

Time (s): cpu = 00:02:21 ; elapsed = 00:01:25 . Memory (MB): peak = 4523.262 ; gain = 80.039 ; free physical = 56482 ; free virtual = 58629

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 15c0e84ef

Time (s): cpu = 00:02:22 ; elapsed = 00:01:25 . Memory (MB): peak = 4523.262 ; gain = 80.039 ; free physical = 56477 ; free virtual = 58624

Phase 3.4 IO Cut Optimizer
Phase 3.4 IO Cut Optimizer | Checksum: 112a3a6ea

Time (s): cpu = 00:02:22 ; elapsed = 00:01:25 . Memory (MB): peak = 4523.262 ; gain = 80.039 ; free physical = 56478 ; free virtual = 58625

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 12429cd64

Time (s): cpu = 00:02:25 ; elapsed = 00:01:27 . Memory (MB): peak = 4523.262 ; gain = 80.039 ; free physical = 56477 ; free virtual = 58624

Phase 3.6 Small Shape Clustering
Phase 3.6 Small Shape Clustering | Checksum: 257232e17

Time (s): cpu = 00:02:28 ; elapsed = 00:01:29 . Memory (MB): peak = 4523.262 ; gain = 80.039 ; free physical = 56457 ; free virtual = 58604

Phase 3.7 Flow Legalize Slice Clusters
Phase 3.7 Flow Legalize Slice Clusters | Checksum: 22ea5cac1

Time (s): cpu = 00:02:29 ; elapsed = 00:01:30 . Memory (MB): peak = 4523.262 ; gain = 80.039 ; free physical = 56449 ; free virtual = 58596

Phase 3.8 Slice Area Swap
Phase 3.8 Slice Area Swap | Checksum: 22283d01a

Time (s): cpu = 00:02:32 ; elapsed = 00:01:32 . Memory (MB): peak = 4528.754 ; gain = 85.531 ; free physical = 56370 ; free virtual = 58517

Phase 3.9 Commit Slice Clusters
Phase 3.9 Commit Slice Clusters | Checksum: 265787187

Time (s): cpu = 00:02:36 ; elapsed = 00:01:33 . Memory (MB): peak = 4528.754 ; gain = 85.531 ; free physical = 56437 ; free virtual = 58584

Phase 3.10 Re-assign LUT pins
Phase 3.10 Re-assign LUT pins | Checksum: 1cd4bbcff

Time (s): cpu = 00:02:37 ; elapsed = 00:01:34 . Memory (MB): peak = 4528.754 ; gain = 85.531 ; free physical = 56506 ; free virtual = 58653

Phase 3.11 Pipeline Register Optimization
Phase 3.11 Pipeline Register Optimization | Checksum: 1e33ccd02

Time (s): cpu = 00:02:37 ; elapsed = 00:01:34 . Memory (MB): peak = 4528.754 ; gain = 85.531 ; free physical = 56512 ; free virtual = 58659

Phase 3.12 Fast Optimization
Phase 3.12 Fast Optimization | Checksum: 21fab5ad3

Time (s): cpu = 00:02:51 ; elapsed = 00:01:39 . Memory (MB): peak = 4592.785 ; gain = 149.562 ; free physical = 56507 ; free virtual = 58654
Phase 3 Detail Placement | Checksum: 21fab5ad3

Time (s): cpu = 00:02:51 ; elapsed = 00:01:40 . Memory (MB): peak = 4592.785 ; gain = 149.562 ; free physical = 56507 ; free virtual = 58654

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 20737ec83

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-46] BUFG insertion identified 0 candidate nets, 0 success, 0 bufg driver replicated, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason
Phase 4.1.1.1 BUFG Insertion | Checksum: 20737ec83

Time (s): cpu = 00:03:03 ; elapsed = 00:01:43 . Memory (MB): peak = 4592.785 ; gain = 149.562 ; free physical = 56505 ; free virtual = 58652

Phase 4.1.1.2 BUFG Replication
Phase 4.1.1.2 BUFG Replication | Checksum: 20737ec83

Time (s): cpu = 00:03:04 ; elapsed = 00:01:44 . Memory (MB): peak = 4592.785 ; gain = 149.562 ; free physical = 56505 ; free virtual = 58652
INFO: [Place 30-746] Post Placement Timing Summary WNS=-0.031. For the most accurate timing information please run report_timing.

Phase 4.1.1.3 Replication
INFO: [Place 46-19] Post Replication Timing Summary WNS=-0.031. For the most accurate timing information please run report_timing.
Phase 4.1.1.3 Replication | Checksum: 16bad5c6d

Time (s): cpu = 00:03:34 ; elapsed = 00:02:15 . Memory (MB): peak = 4592.785 ; gain = 149.562 ; free physical = 56507 ; free virtual = 58654
Phase 4.1.1 Post Placement Optimization | Checksum: 16bad5c6d

Time (s): cpu = 00:03:34 ; elapsed = 00:02:15 . Memory (MB): peak = 4592.785 ; gain = 149.562 ; free physical = 56513 ; free virtual = 58660
Phase 4.1 Post Commit Optimization | Checksum: 16bad5c6d

Time (s): cpu = 00:03:34 ; elapsed = 00:02:15 . Memory (MB): peak = 4592.785 ; gain = 149.562 ; free physical = 56513 ; free virtual = 58660

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 16bad5c6d

Time (s): cpu = 00:03:35 ; elapsed = 00:02:15 . Memory (MB): peak = 4592.785 ; gain = 149.562 ; free physical = 56564 ; free virtual = 58711

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 16bad5c6d

Time (s): cpu = 00:04:04 ; elapsed = 00:02:45 . Memory (MB): peak = 4592.785 ; gain = 149.562 ; free physical = 56444 ; free virtual = 58591

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4592.785 ; gain = 0.000 ; free physical = 56444 ; free virtual = 58591
Phase 4.4 Final Placement Cleanup | Checksum: 10853b585

Time (s): cpu = 00:04:05 ; elapsed = 00:02:45 . Memory (MB): peak = 4592.785 ; gain = 149.562 ; free physical = 56444 ; free virtual = 58591
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 10853b585

Time (s): cpu = 00:04:05 ; elapsed = 00:02:45 . Memory (MB): peak = 4592.785 ; gain = 149.562 ; free physical = 56444 ; free virtual = 58591
Ending Placer Task | Checksum: df79b037

Time (s): cpu = 00:04:05 ; elapsed = 00:02:45 . Memory (MB): peak = 4592.785 ; gain = 149.562 ; free physical = 56699 ; free virtual = 58846
INFO: [Common 17-83] Releasing license: Implementation
85 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:04:13 ; elapsed = 00:02:53 . Memory (MB): peak = 4592.785 ; gain = 149.562 ; free physical = 56699 ; free virtual = 58846
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4592.785 ; gain = 0.000 ; free physical = 56699 ; free virtual = 58846
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 4592.785 ; gain = 0.000 ; free physical = 56692 ; free virtual = 58843
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 4592.785 ; gain = 0.000 ; free physical = 56675 ; free virtual = 58843
INFO: [Common 17-1381] The checkpoint '/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/ac/tmp/implement_1024/device/device/impl/verilog/project.runs/impl_1/bd_0_wrapper_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file bd_0_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.48 ; elapsed = 00:00:00.73 . Memory (MB): peak = 4592.785 ; gain = 0.000 ; free physical = 56642 ; free virtual = 58794
INFO: [runtcl-4] Executing : report_utilization -file bd_0_wrapper_utilization_placed.rpt -pb bd_0_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file bd_0_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.18 ; elapsed = 00:00:00.34 . Memory (MB): peak = 4592.785 ; gain = 0.000 ; free physical = 56692 ; free virtual = 58844
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xcvu9p'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcvu9p'
INFO: [Common 17-1540] The version limit for your license is '2019.12' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4592.785 ; gain = 0.000 ; free physical = 56662 ; free virtual = 58814

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.031 | TNS=-0.062 |
Phase 1 Physical Synthesis Initialization | Checksum: 1ff131225

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 4592.785 ; gain = 0.000 ; free physical = 56570 ; free virtual = 58723
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.031 | TNS=-0.062 |

Phase 2 Fanout Optimization
INFO: [Physopt 32-76] Pass 1. Identified 3 candidate nets for fanout optimization.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/process_top_gmem_m_axi_U/bus_write/rs_wreq/load_p1. Replicated 1 times.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_323/grp_p_dst_alloc_malloc_2_fu_183/tail_fu_58 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-76] Pass 2. Identified 1 candidate net for fanout optimization.
INFO: [Physopt 32-232] Optimized 1 net. Created 1 new instance.
INFO: [Physopt 32-775] End 4 Pass. Optimized 1 net or cell. Created 1 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.031 | TNS=-0.062 |
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4592.785 ; gain = 0.000 ; free physical = 56566 ; free virtual = 58718
Phase 2 Fanout Optimization | Checksum: 2098e98e9

Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 4592.785 ; gain = 0.000 ; free physical = 56566 ; free virtual = 58718

Phase 3 Placement Based Optimization
INFO: [Physopt 32-660] Identified 15 candidate nets for placement-based optimization.
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ram_reg_0_7_0.  Did not re-place instance bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ram_reg_bram_0_i_58
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ram_reg_0_0_0.  Did not re-place instance bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ap_CS_fsm[13]_i_7
INFO: [Physopt 32-663] Processed net bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_323/grp_p_dst_alloc_malloc_2_fu_183/tmp_75_reg_520_reg[0][0].  Re-placed instance bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_323/grp_p_dst_alloc_malloc_2_fu_183/ram_reg_bram_0_i_26__2
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ap_CS_fsm[13]_i_14_n_8.  Did not re-place instance bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ap_CS_fsm[13]_i_14
INFO: [Physopt 32-663] Processed net bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/p_dmemclass_node_da_2_q0[26].  Re-placed instance bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/follow1_reg_265[26]_i_2
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/tmp_74_reg_506[0]_i_3_n_8.  Did not re-place instance bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/tmp_74_reg_506[0]_i_3
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ram_reg_1_4_0.  Did not re-place instance bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/extLd_cast_reg_501[4]_i_1
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ap_CS_fsm[13]_i_3_n_8.  Did not re-place instance bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ap_CS_fsm[13]_i_3
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/p_dmemclass_node_da_2_q0[31].  Did not re-place instance bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/follow1_reg_265[31]_i_2
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ap_CS_fsm[13]_i_8_n_8.  Did not re-place instance bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ap_CS_fsm[13]_i_8
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/p_dmemclass_node_da_2_q0[14].  Did not re-place instance bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/follow1_reg_265[14]_i_2
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/tmp_74_reg_506[0]_i_2_n_8.  Did not re-place instance bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/tmp_74_reg_506[0]_i_2
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ap_CS_fsm[13]_i_9_n_8.  Did not re-place instance bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ap_CS_fsm[13]_i_9
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/p_dmemclass_node_da_2_q0[19].  Did not re-place instance bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/follow1_reg_265[19]_i_2
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ram_reg_1_11_0.  Did not re-place instance bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/extLd_cast_reg_501[11]_i_1
INFO: [Physopt 32-661] Optimized 2 nets.  Re-placed 2 instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 2 nets or cells. Created 0 new cell, deleted 0 existing cell and moved 2 existing cells
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.009 | TNS=-0.016 |
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4592.785 ; gain = 0.000 ; free physical = 56566 ; free virtual = 58718
Phase 3 Placement Based Optimization | Checksum: 138faf466

Time (s): cpu = 00:00:14 ; elapsed = 00:00:09 . Memory (MB): peak = 4592.785 ; gain = 0.000 ; free physical = 56566 ; free virtual = 58718

Phase 4 Rewire
INFO: [Physopt 32-246] Starting Signal Push optimization...
INFO: [Physopt 32-77] Pass 1. Identified 1 candidate net for rewire optimization.
INFO: [Physopt 32-242] Processed net bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ram_reg_0_7_0. Rewired (signal push) bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ram_reg_0_0_0 to 9 loads. Replicated 1 times.
INFO: [Physopt 32-232] Optimized 1 net. Created 1 new instance.
INFO: [Physopt 32-775] End 4 Pass. Optimized 1 net or cell. Created 1 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 4592.785 ; gain = 0.000 ; free physical = 56541 ; free virtual = 58693
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.046 | TNS=0.000 |
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4592.785 ; gain = 0.000 ; free physical = 56541 ; free virtual = 58693
Phase 4 Rewire | Checksum: 13b256515

Time (s): cpu = 00:00:14 ; elapsed = 00:00:09 . Memory (MB): peak = 4592.785 ; gain = 0.000 ; free physical = 56541 ; free virtual = 58693

Phase 5 Critical Cell Optimization
INFO: [Physopt 32-670] No setup violation found.  Critical Cell Optimization was not performed.
Phase 5 Critical Cell Optimization | Checksum: 13b256515

Time (s): cpu = 00:00:14 ; elapsed = 00:00:09 . Memory (MB): peak = 4592.785 ; gain = 0.000 ; free physical = 56541 ; free virtual = 58693

Phase 6 DSP Register Optimization
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
Phase 6 DSP Register Optimization | Checksum: 13b256515

Time (s): cpu = 00:00:14 ; elapsed = 00:00:09 . Memory (MB): peak = 4592.785 ; gain = 0.000 ; free physical = 56541 ; free virtual = 58693

Phase 7 BRAM Register Optimization
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
Phase 7 BRAM Register Optimization | Checksum: 13b256515

Time (s): cpu = 00:00:14 ; elapsed = 00:00:09 . Memory (MB): peak = 4592.785 ; gain = 0.000 ; free physical = 56541 ; free virtual = 58693

Phase 8 URAM Register Optimization
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
Phase 8 URAM Register Optimization | Checksum: 13b256515

Time (s): cpu = 00:00:14 ; elapsed = 00:00:09 . Memory (MB): peak = 4592.785 ; gain = 0.000 ; free physical = 56541 ; free virtual = 58693

Phase 9 Shift Register Optimization
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
Phase 9 Shift Register Optimization | Checksum: 13b256515

Time (s): cpu = 00:00:14 ; elapsed = 00:00:09 . Memory (MB): peak = 4592.785 ; gain = 0.000 ; free physical = 56541 ; free virtual = 58693

Phase 10 Critical Pin Optimization
INFO: [Physopt 32-670] No setup violation found.  Critical Pin Optimization was not performed.
Phase 10 Critical Pin Optimization | Checksum: 13b256515

Time (s): cpu = 00:00:14 ; elapsed = 00:00:09 . Memory (MB): peak = 4592.785 ; gain = 0.000 ; free physical = 56541 ; free virtual = 58693

Phase 11 Very High Fanout Optimization
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 11 Very High Fanout Optimization | Checksum: 13b256515

Time (s): cpu = 00:00:14 ; elapsed = 00:00:09 . Memory (MB): peak = 4592.785 ; gain = 0.000 ; free physical = 56541 ; free virtual = 58694

Phase 12 BRAM Enable Optimization
Phase 12 BRAM Enable Optimization | Checksum: 13b256515

Time (s): cpu = 00:00:14 ; elapsed = 00:00:10 . Memory (MB): peak = 4592.785 ; gain = 0.000 ; free physical = 56541 ; free virtual = 58694
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4592.785 ; gain = 0.000 ; free physical = 56542 ; free virtual = 58695
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=0.046 | TNS=0.000 |

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization       |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Fanout             |          0.000  |          0.000  |            1  |              0  |                     1  |           0  |           1  |  00:00:01  |
|  Placement Based    |          0.022  |          0.046  |            0  |              0  |                     2  |           0  |           1  |  00:00:02  |
|  Rewire             |          0.055  |          0.016  |            1  |              0  |                     1  |           0  |           1  |  00:00:00  |
|  Critical Cell      |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  DSP Register       |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register      |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register      |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register     |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Critical Pin       |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Very High Fanout   |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Enable        |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total              |          0.077  |          0.062  |            2  |              0  |                     4  |           0  |           5  |  00:00:03  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4592.785 ; gain = 0.000 ; free physical = 56542 ; free virtual = 58695
Ending Physical Synthesis Task | Checksum: e63e3354

Time (s): cpu = 00:00:15 ; elapsed = 00:00:10 . Memory (MB): peak = 4592.785 ; gain = 0.000 ; free physical = 56542 ; free virtual = 58695
INFO: [Common 17-83] Releasing license: Implementation
138 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:00:25 ; elapsed = 00:00:12 . Memory (MB): peak = 4592.785 ; gain = 0.000 ; free physical = 56624 ; free virtual = 58777
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 4592.785 ; gain = 0.000 ; free physical = 56624 ; free virtual = 58777
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 4592.785 ; gain = 0.000 ; free physical = 56618 ; free virtual = 58775
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 4592.785 ; gain = 0.000 ; free physical = 56600 ; free virtual = 58773
INFO: [Common 17-1381] The checkpoint '/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/ac/tmp/implement_1024/device/device/impl/verilog/project.runs/impl_1/bd_0_wrapper_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xcvu9p'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcvu9p'
INFO: [Common 17-1540] The version limit for your license is '2019.12' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: a894c028 ConstDB: 0 ShapeSum: 3d5bf9c9 RouteDB: 0

Phase 1 Build RT Design
WARNING: [Route 35-197] Clock port "ap_clk" does not have an associated HD.CLK_SRC. Without this constraint, timing analysis may not be accurate and upstream checks cannot be done to ensure correct clock placement.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[31]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[31]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[30]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[30]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[29]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[29]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[28]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[28]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[27]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[27]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[26]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[26]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[25]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[25]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[24]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[24]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[23]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[23]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[22]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[22]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[21]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[21]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[20]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[20]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[19]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[19]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[18]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[18]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rresp[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rresp[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rresp[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rresp[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rlast" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rlast". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rvalid" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rvalid". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ap_rst_n" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ap_rst_n". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_bready" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_bready". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_awvalid" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_awvalid". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wvalid" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wvalid". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_awaddr[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_awaddr[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_awaddr[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_awaddr[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_awaddr[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_awaddr[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_awaddr[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_awaddr[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_awaddr[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_awaddr[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_awaddr[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_awaddr[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wstrb[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wstrb[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_arvalid" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_arvalid". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_rready" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_rready". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_araddr[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_araddr[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_araddr[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_araddr[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_araddr[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_araddr[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_araddr[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_araddr[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_araddr[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_araddr[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_araddr[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_araddr[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[28]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[28]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wstrb[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wstrb[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_wready" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_wready". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[29]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[29]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[25]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[25]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[26]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[26]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[27]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[27]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_awready" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_awready". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[31]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[31]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_bvalid" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_bvalid". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[20]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[20]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wstrb[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wstrb[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[22]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[22]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[21]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[21]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[24]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[24]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[30]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[30]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_arready" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_arready". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[23]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[23]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[19]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[19]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wstrb[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wstrb[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[18]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[18]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
Phase 1 Build RT Design | Checksum: ba2b750e

Time (s): cpu = 00:03:44 ; elapsed = 00:02:40 . Memory (MB): peak = 5535.492 ; gain = 942.707 ; free physical = 56066 ; free virtual = 58224
Post Restoration Checksum: NetGraph: 5483d3d5 NumContArr: 65a7a139 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: ba2b750e

Time (s): cpu = 00:03:44 ; elapsed = 00:02:40 . Memory (MB): peak = 5535.492 ; gain = 942.707 ; free physical = 56066 ; free virtual = 58224

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: ba2b750e

Time (s): cpu = 00:03:44 ; elapsed = 00:02:40 . Memory (MB): peak = 5535.492 ; gain = 942.707 ; free physical = 55929 ; free virtual = 58086

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: ba2b750e

Time (s): cpu = 00:03:44 ; elapsed = 00:02:40 . Memory (MB): peak = 5535.492 ; gain = 942.707 ; free physical = 55929 ; free virtual = 58086

Phase 2.4 Global Clock Net Routing
Phase 2.4 Global Clock Net Routing | Checksum: ba2b750e

Time (s): cpu = 00:03:50 ; elapsed = 00:02:47 . Memory (MB): peak = 5594.270 ; gain = 1001.484 ; free physical = 55908 ; free virtual = 58066

Phase 2.5 Update Timing
Phase 2.5 Update Timing | Checksum: 184f141b7

Time (s): cpu = 00:04:00 ; elapsed = 00:02:50 . Memory (MB): peak = 5594.270 ; gain = 1001.484 ; free physical = 55918 ; free virtual = 58076
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.119  | TNS=0.000  | WHS=0.018  | THS=0.000  |

Phase 2 Router Initialization | Checksum: 19dabdfd0

Time (s): cpu = 00:04:05 ; elapsed = 00:02:52 . Memory (MB): peak = 5594.270 ; gain = 1001.484 ; free physical = 55907 ; free virtual = 58065

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: d272621e

Time (s): cpu = 00:04:29 ; elapsed = 00:03:04 . Memory (MB): peak = 5594.270 ; gain = 1001.484 ; free physical = 55847 ; free virtual = 58004

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 1811
 Number of Nodes with overlaps = 148
 Number of Nodes with overlaps = 13
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.066 | TNS=-0.358 | WHS=0.038  | THS=0.000  |

Phase 4.1 Global Iteration 0 | Checksum: 1d20db474

Time (s): cpu = 00:05:03 ; elapsed = 00:03:22 . Memory (MB): peak = 5594.270 ; gain = 1001.484 ; free physical = 55849 ; free virtual = 58006

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 39
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.028  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 16b82b066

Time (s): cpu = 00:05:10 ; elapsed = 00:03:29 . Memory (MB): peak = 5594.270 ; gain = 1001.484 ; free physical = 55849 ; free virtual = 58007

Phase 4.3 Global Iteration 2
 Number of Nodes with overlaps = 30
 Number of Nodes with overlaps = 11
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.068  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.3 Global Iteration 2 | Checksum: 100390d5c

Time (s): cpu = 00:05:16 ; elapsed = 00:03:35 . Memory (MB): peak = 5594.270 ; gain = 1001.484 ; free physical = 55850 ; free virtual = 58007
Phase 4 Rip-up And Reroute | Checksum: 100390d5c

Time (s): cpu = 00:05:16 ; elapsed = 00:03:35 . Memory (MB): peak = 5594.270 ; gain = 1001.484 ; free physical = 55850 ; free virtual = 58008

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 100390d5c

Time (s): cpu = 00:05:16 ; elapsed = 00:03:36 . Memory (MB): peak = 5594.270 ; gain = 1001.484 ; free physical = 55850 ; free virtual = 58008

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 100390d5c

Time (s): cpu = 00:05:16 ; elapsed = 00:03:36 . Memory (MB): peak = 5594.270 ; gain = 1001.484 ; free physical = 55850 ; free virtual = 58008
Phase 5 Delay and Skew Optimization | Checksum: 100390d5c

Time (s): cpu = 00:05:17 ; elapsed = 00:03:36 . Memory (MB): peak = 5594.270 ; gain = 1001.484 ; free physical = 55850 ; free virtual = 58008

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 10875abab

Time (s): cpu = 00:05:21 ; elapsed = 00:03:37 . Memory (MB): peak = 5594.270 ; gain = 1001.484 ; free physical = 55849 ; free virtual = 58007
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.068  | TNS=0.000  | WHS=0.038  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 10875abab

Time (s): cpu = 00:05:21 ; elapsed = 00:03:38 . Memory (MB): peak = 5594.270 ; gain = 1001.484 ; free physical = 55849 ; free virtual = 58007
Phase 6 Post Hold Fix | Checksum: 10875abab

Time (s): cpu = 00:05:21 ; elapsed = 00:03:38 . Memory (MB): peak = 5594.270 ; gain = 1001.484 ; free physical = 55849 ; free virtual = 58007

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.171962 %
  Global Horizontal Routing Utilization  = 0.155599 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 1a6721b7f

Time (s): cpu = 00:05:25 ; elapsed = 00:03:39 . Memory (MB): peak = 5594.270 ; gain = 1001.484 ; free physical = 55838 ; free virtual = 57995

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1a6721b7f

Time (s): cpu = 00:05:25 ; elapsed = 00:03:39 . Memory (MB): peak = 5594.270 ; gain = 1001.484 ; free physical = 55838 ; free virtual = 57995

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1a6721b7f

Time (s): cpu = 00:05:26 ; elapsed = 00:03:40 . Memory (MB): peak = 5594.270 ; gain = 1001.484 ; free physical = 55836 ; free virtual = 57994

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.068  | TNS=0.000  | WHS=0.038  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 1a6721b7f

Time (s): cpu = 00:05:26 ; elapsed = 00:03:40 . Memory (MB): peak = 5594.270 ; gain = 1001.484 ; free physical = 55848 ; free virtual = 58006
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:05:27 ; elapsed = 00:03:41 . Memory (MB): peak = 5594.270 ; gain = 1001.484 ; free physical = 56048 ; free virtual = 58206

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
158 Infos, 96 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:05:36 ; elapsed = 00:03:49 . Memory (MB): peak = 5594.270 ; gain = 1001.484 ; free physical = 56048 ; free virtual = 58206
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 5594.270 ; gain = 0.000 ; free physical = 56048 ; free virtual = 58206
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 5594.270 ; gain = 0.000 ; free physical = 56040 ; free virtual = 58204
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 5594.270 ; gain = 0.000 ; free physical = 56020 ; free virtual = 58204
INFO: [Common 17-1381] The checkpoint '/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/ac/tmp/implement_1024/device/device/impl/verilog/project.runs/impl_1/bd_0_wrapper_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file bd_0_wrapper_drc_routed.rpt -pb bd_0_wrapper_drc_routed.pb -rpx bd_0_wrapper_drc_routed.rpx
Command: report_drc -file bd_0_wrapper_drc_routed.rpt -pb bd_0_wrapper_drc_routed.pb -rpx bd_0_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/ac/tmp/implement_1024/device/device/impl/verilog/project.runs/impl_1/bd_0_wrapper_drc_routed.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 5682.312 ; gain = 88.043 ; free physical = 56034 ; free virtual = 58198
INFO: [runtcl-4] Executing : report_methodology -file bd_0_wrapper_methodology_drc_routed.rpt -pb bd_0_wrapper_methodology_drc_routed.pb -rpx bd_0_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file bd_0_wrapper_methodology_drc_routed.rpt -pb bd_0_wrapper_methodology_drc_routed.pb -rpx bd_0_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/ac/tmp/implement_1024/device/device/impl/verilog/project.runs/impl_1/bd_0_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:19 ; elapsed = 00:00:10 . Memory (MB): peak = 5682.312 ; gain = 0.000 ; free physical = 55988 ; free virtual = 58153
INFO: [runtcl-4] Executing : report_power -file bd_0_wrapper_power_routed.rpt -pb bd_0_wrapper_power_summary_routed.pb -rpx bd_0_wrapper_power_routed.rpx
Command: report_power -file bd_0_wrapper_power_routed.rpt -pb bd_0_wrapper_power_summary_routed.pb -rpx bd_0_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
170 Infos, 97 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:14 ; elapsed = 00:00:09 . Memory (MB): peak = 5682.312 ; gain = 0.000 ; free physical = 55965 ; free virtual = 58136
INFO: [runtcl-4] Executing : report_route_status -file bd_0_wrapper_route_status.rpt -pb bd_0_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file bd_0_wrapper_timing_summary_routed.rpt -pb bd_0_wrapper_timing_summary_routed.pb -rpx bd_0_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file bd_0_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file bd_0_wrapper_clock_utilization_routed.rpt
report_clock_utilization: Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 5682.312 ; gain = 0.000 ; free physical = 55959 ; free virtual = 58130
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file bd_0_wrapper_bus_skew_routed.rpt -pb bd_0_wrapper_bus_skew_routed.pb -rpx bd_0_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Common 17-206] Exiting Vivado at Sat Jan 25 11:41:55 2020...
[Sat Jan 25 11:42:01 2020] impl_1 finished
wait_on_run: Time (s): cpu = 00:00:01 ; elapsed = 00:11:11 . Memory (MB): peak = 4185.395 ; gain = 0.000 ; free physical = 59344 ; free virtual = 61514
INFO: [Netlist 29-17] Analyzing 516 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 4254.074 ; gain = 14.672 ; free physical = 59081 ; free virtual = 61251
Restored from archive | CPU: 1.260000 secs | Memory: 17.111748 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 4254.074 ; gain = 14.672 ; free physical = 59081 ; free virtual = 61252
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4254.074 ; gain = 0.000 ; free physical = 59084 ; free virtual = 61255
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 128 instances were transformed.
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD_DATA, DSP_PREADD): 9 instances
  RAM16X1S => RAM32X1S (RAMS32): 96 instances
  RAM64X1S => RAM64X1S (RAMS64E): 23 instances

open_run: Time (s): cpu = 00:00:08 ; elapsed = 00:00:12 . Memory (MB): peak = 4254.074 ; gain = 68.680 ; free physical = 59084 ; free virtual = 61255
Running report: report_route_status -file ./report/process_top_status_routed.rpt
Contents of report file './report/process_top_status_routed.rpt' is as follows:
Design Route Status
                                               :      # nets :
   ------------------------------------------- : ----------- :
   # of logical nets.......................... :       24901 :
       # of nets not needing routing.......... :       12692 :
           # of internally routed nets........ :       11213 :
           # of nets with no loads............ :        1314 :
           # of implicitly routed ports....... :         165 :
       # of routable nets..................... :       12209 :
           # of fully routed nets............. :       12209 :
       # of nets with routing errors.......... :           0 :
   ------------------------------------------- : ----------- :


Running report: report_timing -max_paths 10 -file ./report/process_top_timing_paths_routed.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Temperature grade: E, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 10 -nworst 1 -delay_type max -sort_by slack.
Contents of report file './report/process_top_timing_paths_routed.rpt' is as follows:
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date              : Sat Jan 25 11:42:16 2020
| Host              : u0-lau running 64-bit Ubuntu 16.04.5 LTS
| Command           : report_timing -max_paths 10 -file ./report/process_top_timing_paths_routed.rpt
| Design            : bd_0_wrapper
| Device            : xcvu9p-fsgd2104
| Speed File        : -3  PRODUCTION 1.23 10-29-2018
| Temperature Grade : E
-----------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.105ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ram_reg_1_15/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/p_dmemclass_node_da_1_U/build_AhoCorasick_p_dmemUL_data_ram_U/ram_reg_bram_1/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.901ns  (logic 1.358ns (46.811%)  route 1.543ns (53.189%))
  Logic Levels:           6  (LUT5=3 LUT6=3)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=6529, unset)         0.000     0.000    bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ap_clk
    RAMB36_X1Y16         RAMB36E2                                     r  bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ram_reg_1_15/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y16         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_DOUTADOUT[0])
                                                      0.906     0.906 f  bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ram_reg_1_15/DOUTADOUT[0]
                         net (fo=7, routed)           0.744     1.650    bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ram_reg_1_15_n_107
    SLICE_X18Y140        LUT5 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.090     1.740 f  bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ap_CS_fsm[13]_i_12/O
                         net (fo=1, routed)           0.092     1.832    bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ap_CS_fsm[13]_i_12_n_8
    SLICE_X17Y140        LUT6 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.114     1.946 f  bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ap_CS_fsm[13]_i_5/O
                         net (fo=1, routed)           0.089     2.035    bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ap_CS_fsm[13]_i_5_n_8
    SLICE_X17Y142        LUT6 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.081     2.116 r  bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ap_CS_fsm[13]_i_1/O
                         net (fo=11, routed)          0.107     2.223    bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_323/ap_CS_fsm_reg[13]_0[0]
    SLICE_X17Y143        LUT6 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.047     2.270 r  bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_323/ram_reg_bram_0_i_62/O
                         net (fo=1, routed)           0.088     2.358    bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_323/ram_reg_bram_0_i_62_n_8
    SLICE_X17Y143        LUT5 (Prop_C6LUT_SLICEM_I4_O)
                                                      0.088     2.446 r  bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_323/ram_reg_bram_0_i_40__2/O
                         net (fo=1, routed)           0.141     2.587    bd_0_i/hls_inst/inst/grp_query_AhoCorasick_fu_406/ram_reg_bram_0_6
    SLICE_X16Y144        LUT5 (Prop_A6LUT_SLICEM_I4_O)
                                                      0.032     2.619 r  bd_0_i/hls_inst/inst/grp_query_AhoCorasick_fu_406/ram_reg_bram_0_i_5__1/O
                         net (fo=2, routed)           0.282     2.901    bd_0_i/hls_inst/inst/p_dmemclass_node_da_1_U/build_AhoCorasick_p_dmemUL_data_ram_U/addr0[7]
    RAMB36_X1Y29         RAMB36E2                                     r  bd_0_i/hls_inst/inst/p_dmemclass_node_da_1_U/build_AhoCorasick_p_dmemUL_data_ram_U/ram_reg_bram_1/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=6529, unset)         0.000     3.300    bd_0_i/hls_inst/inst/p_dmemclass_node_da_1_U/build_AhoCorasick_p_dmemUL_data_ram_U/ap_clk
    RAMB36_X1Y29         RAMB36E2                                     r  bd_0_i/hls_inst/inst/p_dmemclass_node_da_1_U/build_AhoCorasick_p_dmemUL_data_ram_U/ram_reg_bram_1/CLKARDCLK
                         clock pessimism              0.000     3.300    
                         clock uncertainty           -0.035     3.265    
    RAMB36_X1Y29         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.259     3.006    bd_0_i/hls_inst/inst/p_dmemclass_node_da_1_U/build_AhoCorasick_p_dmemUL_data_ram_U/ram_reg_bram_1
  -------------------------------------------------------------------
                         required time                          3.006    
                         arrival time                          -2.901    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.112ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ram_reg_1_15/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/p_dmemclass_node_da_1_U/build_AhoCorasick_p_dmemUL_data_ram_U/ram_reg_bram_1/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.916ns  (logic 1.334ns (45.748%)  route 1.582ns (54.252%))
  Logic Levels:           6  (LUT5=3 LUT6=3)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=6529, unset)         0.000     0.000    bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ap_clk
    RAMB36_X1Y16         RAMB36E2                                     r  bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ram_reg_1_15/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y16         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_DOUTADOUT[0])
                                                      0.906     0.906 f  bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ram_reg_1_15/DOUTADOUT[0]
                         net (fo=7, routed)           0.744     1.650    bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ram_reg_1_15_n_107
    SLICE_X18Y140        LUT5 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.090     1.740 f  bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ap_CS_fsm[13]_i_12/O
                         net (fo=1, routed)           0.092     1.832    bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ap_CS_fsm[13]_i_12_n_8
    SLICE_X17Y140        LUT6 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.114     1.946 f  bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ap_CS_fsm[13]_i_5/O
                         net (fo=1, routed)           0.089     2.035    bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ap_CS_fsm[13]_i_5_n_8
    SLICE_X17Y142        LUT6 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.081     2.116 r  bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ap_CS_fsm[13]_i_1/O
                         net (fo=11, routed)          0.156     2.272    bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_323/ap_CS_fsm_reg[13]_0[0]
    SLICE_X18Y142        LUT6 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.031     2.303 r  bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_323/ram_reg_bram_0_i_66/O
                         net (fo=1, routed)           0.124     2.427    bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_323/ram_reg_bram_0_i_66_n_8
    SLICE_X17Y143        LUT5 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.047     2.474 r  bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_323/ram_reg_bram_0_i_48__2/O
                         net (fo=1, routed)           0.135     2.609    bd_0_i/hls_inst/inst/grp_query_AhoCorasick_fu_406/ram_reg_bram_0_2
    SLICE_X16Y143        LUT5 (Prop_E5LUT_SLICEM_I4_O)
                                                      0.065     2.674 r  bd_0_i/hls_inst/inst/grp_query_AhoCorasick_fu_406/ram_reg_bram_0_i_9__1/O
                         net (fo=2, routed)           0.242     2.916    bd_0_i/hls_inst/inst/p_dmemclass_node_da_1_U/build_AhoCorasick_p_dmemUL_data_ram_U/addr0[3]
    RAMB36_X1Y29         RAMB36E2                                     r  bd_0_i/hls_inst/inst/p_dmemclass_node_da_1_U/build_AhoCorasick_p_dmemUL_data_ram_U/ram_reg_bram_1/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=6529, unset)         0.000     3.300    bd_0_i/hls_inst/inst/p_dmemclass_node_da_1_U/build_AhoCorasick_p_dmemUL_data_ram_U/ap_clk
    RAMB36_X1Y29         RAMB36E2                                     r  bd_0_i/hls_inst/inst/p_dmemclass_node_da_1_U/build_AhoCorasick_p_dmemUL_data_ram_U/ram_reg_bram_1/CLKARDCLK
                         clock pessimism              0.000     3.300    
                         clock uncertainty           -0.035     3.265    
    RAMB36_X1Y29         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.237     3.028    bd_0_i/hls_inst/inst/p_dmemclass_node_da_1_U/build_AhoCorasick_p_dmemUL_data_ram_U/ram_reg_bram_1
  -------------------------------------------------------------------
                         required time                          3.028    
                         arrival time                          -2.916    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.114ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ram_reg_1_15/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/p_dmemclass_node_da_1_U/build_AhoCorasick_p_dmemUL_data_ram_U/ram_reg_bram_1/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.898ns  (logic 1.386ns (47.826%)  route 1.512ns (52.174%))
  Logic Levels:           6  (LUT5=3 LUT6=3)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=6529, unset)         0.000     0.000    bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ap_clk
    RAMB36_X1Y16         RAMB36E2                                     r  bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ram_reg_1_15/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y16         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_DOUTADOUT[0])
                                                      0.906     0.906 f  bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ram_reg_1_15/DOUTADOUT[0]
                         net (fo=7, routed)           0.744     1.650    bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ram_reg_1_15_n_107
    SLICE_X18Y140        LUT5 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.090     1.740 f  bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ap_CS_fsm[13]_i_12/O
                         net (fo=1, routed)           0.092     1.832    bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ap_CS_fsm[13]_i_12_n_8
    SLICE_X17Y140        LUT6 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.114     1.946 f  bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ap_CS_fsm[13]_i_5/O
                         net (fo=1, routed)           0.089     2.035    bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ap_CS_fsm[13]_i_5_n_8
    SLICE_X17Y142        LUT6 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.081     2.116 r  bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ap_CS_fsm[13]_i_1/O
                         net (fo=11, routed)          0.112     2.228    bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_323/ap_CS_fsm_reg[13]_0[0]
    SLICE_X18Y142        LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.047     2.275 r  bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_323/ram_reg_bram_0_i_65/O
                         net (fo=1, routed)           0.090     2.365    bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_323/ram_reg_bram_0_i_65_n_8
    SLICE_X17Y142        LUT5 (Prop_E5LUT_SLICEM_I4_O)
                                                      0.101     2.466 r  bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_323/ram_reg_bram_0_i_46__2/O
                         net (fo=1, routed)           0.134     2.600    bd_0_i/hls_inst/inst/grp_query_AhoCorasick_fu_406/ram_reg_bram_0_3
    SLICE_X16Y142        LUT5 (Prop_E6LUT_SLICEM_I4_O)
                                                      0.047     2.647 r  bd_0_i/hls_inst/inst/grp_query_AhoCorasick_fu_406/ram_reg_bram_0_i_8__1/O
                         net (fo=2, routed)           0.251     2.898    bd_0_i/hls_inst/inst/p_dmemclass_node_da_1_U/build_AhoCorasick_p_dmemUL_data_ram_U/addr0[4]
    RAMB36_X1Y29         RAMB36E2                                     r  bd_0_i/hls_inst/inst/p_dmemclass_node_da_1_U/build_AhoCorasick_p_dmemUL_data_ram_U/ram_reg_bram_1/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=6529, unset)         0.000     3.300    bd_0_i/hls_inst/inst/p_dmemclass_node_da_1_U/build_AhoCorasick_p_dmemUL_data_ram_U/ap_clk
    RAMB36_X1Y29         RAMB36E2                                     r  bd_0_i/hls_inst/inst/p_dmemclass_node_da_1_U/build_AhoCorasick_p_dmemUL_data_ram_U/ram_reg_bram_1/CLKARDCLK
                         clock pessimism              0.000     3.300    
                         clock uncertainty           -0.035     3.265    
    RAMB36_X1Y29         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.253     3.012    bd_0_i/hls_inst/inst/p_dmemclass_node_da_1_U/build_AhoCorasick_p_dmemUL_data_ram_U/ram_reg_bram_1
  -------------------------------------------------------------------
                         required time                          3.012    
                         arrival time                          -2.898    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.124ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ram_reg_1_15/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/p_dmemclass_node_da_1_U/build_AhoCorasick_p_dmemUL_data_ram_U/ram_reg_bram_0/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.904ns  (logic 1.334ns (45.937%)  route 1.570ns (54.063%))
  Logic Levels:           6  (LUT5=3 LUT6=3)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=6529, unset)         0.000     0.000    bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ap_clk
    RAMB36_X1Y16         RAMB36E2                                     r  bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ram_reg_1_15/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y16         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_DOUTADOUT[0])
                                                      0.906     0.906 f  bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ram_reg_1_15/DOUTADOUT[0]
                         net (fo=7, routed)           0.744     1.650    bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ram_reg_1_15_n_107
    SLICE_X18Y140        LUT5 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.090     1.740 f  bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ap_CS_fsm[13]_i_12/O
                         net (fo=1, routed)           0.092     1.832    bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ap_CS_fsm[13]_i_12_n_8
    SLICE_X17Y140        LUT6 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.114     1.946 f  bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ap_CS_fsm[13]_i_5/O
                         net (fo=1, routed)           0.089     2.035    bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ap_CS_fsm[13]_i_5_n_8
    SLICE_X17Y142        LUT6 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.081     2.116 r  bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ap_CS_fsm[13]_i_1/O
                         net (fo=11, routed)          0.156     2.272    bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_323/ap_CS_fsm_reg[13]_0[0]
    SLICE_X18Y142        LUT6 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.031     2.303 r  bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_323/ram_reg_bram_0_i_66/O
                         net (fo=1, routed)           0.124     2.427    bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_323/ram_reg_bram_0_i_66_n_8
    SLICE_X17Y143        LUT5 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.047     2.474 r  bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_323/ram_reg_bram_0_i_48__2/O
                         net (fo=1, routed)           0.135     2.609    bd_0_i/hls_inst/inst/grp_query_AhoCorasick_fu_406/ram_reg_bram_0_2
    SLICE_X16Y143        LUT5 (Prop_E5LUT_SLICEM_I4_O)
                                                      0.065     2.674 r  bd_0_i/hls_inst/inst/grp_query_AhoCorasick_fu_406/ram_reg_bram_0_i_9__1/O
                         net (fo=2, routed)           0.230     2.904    bd_0_i/hls_inst/inst/p_dmemclass_node_da_1_U/build_AhoCorasick_p_dmemUL_data_ram_U/addr0[3]
    RAMB36_X1Y28         RAMB36E2                                     r  bd_0_i/hls_inst/inst/p_dmemclass_node_da_1_U/build_AhoCorasick_p_dmemUL_data_ram_U/ram_reg_bram_0/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=6529, unset)         0.000     3.300    bd_0_i/hls_inst/inst/p_dmemclass_node_da_1_U/build_AhoCorasick_p_dmemUL_data_ram_U/ap_clk
    RAMB36_X1Y28         RAMB36E2                                     r  bd_0_i/hls_inst/inst/p_dmemclass_node_da_1_U/build_AhoCorasick_p_dmemUL_data_ram_U/ram_reg_bram_0/CLKARDCLK
                         clock pessimism              0.000     3.300    
                         clock uncertainty           -0.035     3.265    
    RAMB36_X1Y28         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.237     3.028    bd_0_i/hls_inst/inst/p_dmemclass_node_da_1_U/build_AhoCorasick_p_dmemUL_data_ram_U/ram_reg_bram_0
  -------------------------------------------------------------------
                         required time                          3.028    
                         arrival time                          -2.904    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.126ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ram_reg_0_31/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/p_dmemclass_node_da_1_U/build_AhoCorasick_p_dmemUL_data_ram_U/ram_reg_bram_1/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.886ns  (logic 1.175ns (40.714%)  route 1.711ns (59.286%))
  Logic Levels:           6  (LUT3=1 LUT5=2 LUT6=3)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=6529, unset)         0.000     0.000    bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ap_clk
    RAMB36_X1Y42         RAMB36E2                                     r  bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ram_reg_0_31/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y42         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_DOUTADOUT[0])
                                                      0.906     0.906 r  bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ram_reg_0_31/DOUTADOUT[0]
                         net (fo=6, routed)           0.672     1.578    bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ram_reg_0_31_n_107
    SLICE_X15Y145        LUT3 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.047     1.625 r  bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/follow1_reg_265[31]_i_2/O
                         net (fo=3, routed)           0.252     1.877    bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/p_dmemclass_node_da_2_q0[31]
    SLICE_X17Y143        LUT6 (Prop_A6LUT_SLICEM_I2_O)
                                                      0.048     1.925 r  bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ap_CS_fsm[13]_i_3/O
                         net (fo=4, routed)           0.167     2.092    bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ap_CS_fsm[13]_i_3_n_8
    SLICE_X17Y145        LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.049     2.141 r  bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ram_reg_bram_0_i_58_replica/O
                         net (fo=2, routed)           0.198     2.339    bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_323/ram_reg_0_7_0_repN_alias
    SLICE_X16Y143        LUT6 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.047     2.386 f  bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_323/ram_reg_bram_0_i_59/O
                         net (fo=1, routed)           0.084     2.470    bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_323/ram_reg_bram_0_i_59_n_8
    SLICE_X16Y143        LUT5 (Prop_C6LUT_SLICEM_I4_O)
                                                      0.047     2.517 r  bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_323/ram_reg_bram_0_i_34__2/O
                         net (fo=1, routed)           0.086     2.603    bd_0_i/hls_inst/inst/grp_query_AhoCorasick_fu_406/ram_reg_bram_0_9
    SLICE_X15Y143        LUT5 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.031     2.634 r  bd_0_i/hls_inst/inst/grp_query_AhoCorasick_fu_406/ram_reg_bram_0_i_2__1/O
                         net (fo=2, routed)           0.252     2.886    bd_0_i/hls_inst/inst/p_dmemclass_node_da_1_U/build_AhoCorasick_p_dmemUL_data_ram_U/addr0[10]
    RAMB36_X1Y29         RAMB36E2                                     r  bd_0_i/hls_inst/inst/p_dmemclass_node_da_1_U/build_AhoCorasick_p_dmemUL_data_ram_U/ram_reg_bram_1/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=6529, unset)         0.000     3.300    bd_0_i/hls_inst/inst/p_dmemclass_node_da_1_U/build_AhoCorasick_p_dmemUL_data_ram_U/ap_clk
    RAMB36_X1Y29         RAMB36E2                                     r  bd_0_i/hls_inst/inst/p_dmemclass_node_da_1_U/build_AhoCorasick_p_dmemUL_data_ram_U/ram_reg_bram_1/CLKARDCLK
                         clock pessimism              0.000     3.300    
                         clock uncertainty           -0.035     3.265    
    RAMB36_X1Y29         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_ADDRARDADDR[14])
                                                     -0.253     3.012    bd_0_i/hls_inst/inst/p_dmemclass_node_da_1_U/build_AhoCorasick_p_dmemUL_data_ram_U/ram_reg_bram_1
  -------------------------------------------------------------------
                         required time                          3.012    
                         arrival time                          -2.886    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.131ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ram_reg_1_29/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_323/p_dmemUL_data_U/build_AhoCorasick_p_dmemUL_data_ram_U/ram_reg_bram_0/WEA[1]
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.783ns  (logic 1.128ns (40.532%)  route 1.655ns (59.468%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=6529, unset)         0.000     0.000    bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ap_clk
    RAMB36_X0Y23         RAMB36E2                                     r  bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ram_reg_1_29/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y23         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_DOUTADOUT[0])
                                                      0.906     0.906 r  bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ram_reg_1_29/DOUTADOUT[0]
                         net (fo=7, routed)           0.650     1.556    bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ram_reg_1_29_n_107
    SLICE_X17Y137        LUT5 (Prop_C6LUT_SLICEM_I4_O)
                                                      0.113     1.669 r  bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ap_CS_fsm[13]_i_10/O
                         net (fo=1, routed)           0.128     1.797    bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ap_CS_fsm[13]_i_10_n_8
    SLICE_X17Y140        LUT6 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.031     1.828 r  bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ap_CS_fsm[13]_i_4/O
                         net (fo=4, routed)           0.139     1.967    bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ap_CS_fsm[13]_i_4_n_8
    SLICE_X17Y143        LUT5 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.047     2.014 r  bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ram_reg_bram_0_i_58_rewire/O
                         net (fo=9, routed)           0.537     2.551    bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_323/grp_p_dst_alloc_malloc_2_fu_183/ram_reg_bram_0_0
    SLICE_X28Y107        LUT6 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.031     2.582 r  bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_323/grp_p_dst_alloc_malloc_2_fu_183/ram_reg_bram_0_i_26__2_rewire/O
                         net (fo=4, routed)           0.201     2.783    bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_323/p_dmemUL_data_U/build_AhoCorasick_p_dmemUL_data_ram_U/ram_reg_bram_0_1[0]
    RAMB36_X2Y21         RAMB36E2                                     r  bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_323/p_dmemUL_data_U/build_AhoCorasick_p_dmemUL_data_ram_U/ram_reg_bram_0/WEA[1]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=6529, unset)         0.000     3.300    bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_323/p_dmemUL_data_U/build_AhoCorasick_p_dmemUL_data_ram_U/ap_clk
    RAMB36_X2Y21         RAMB36E2                                     r  bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_323/p_dmemUL_data_U/build_AhoCorasick_p_dmemUL_data_ram_U/ram_reg_bram_0/CLKARDCLK
                         clock pessimism              0.000     3.300    
                         clock uncertainty           -0.035     3.265    
    RAMB36_X2Y21         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_WEA[1])
                                                     -0.351     2.914    bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_323/p_dmemUL_data_U/build_AhoCorasick_p_dmemUL_data_ram_U/ram_reg_bram_0
  -------------------------------------------------------------------
                         required time                          2.914    
                         arrival time                          -2.783    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.135ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ram_reg_1_29/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_323/p_dmemUL_data_U/build_AhoCorasick_p_dmemUL_data_ram_U/ram_reg_bram_0/WEA[0]
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.779ns  (logic 1.128ns (40.590%)  route 1.651ns (59.410%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=6529, unset)         0.000     0.000    bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ap_clk
    RAMB36_X0Y23         RAMB36E2                                     r  bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ram_reg_1_29/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y23         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_DOUTADOUT[0])
                                                      0.906     0.906 r  bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ram_reg_1_29/DOUTADOUT[0]
                         net (fo=7, routed)           0.650     1.556    bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ram_reg_1_29_n_107
    SLICE_X17Y137        LUT5 (Prop_C6LUT_SLICEM_I4_O)
                                                      0.113     1.669 r  bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ap_CS_fsm[13]_i_10/O
                         net (fo=1, routed)           0.128     1.797    bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ap_CS_fsm[13]_i_10_n_8
    SLICE_X17Y140        LUT6 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.031     1.828 r  bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ap_CS_fsm[13]_i_4/O
                         net (fo=4, routed)           0.139     1.967    bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ap_CS_fsm[13]_i_4_n_8
    SLICE_X17Y143        LUT5 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.047     2.014 r  bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ram_reg_bram_0_i_58_rewire/O
                         net (fo=9, routed)           0.537     2.551    bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_323/grp_p_dst_alloc_malloc_2_fu_183/ram_reg_bram_0_0
    SLICE_X28Y107        LUT6 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.031     2.582 r  bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_323/grp_p_dst_alloc_malloc_2_fu_183/ram_reg_bram_0_i_26__2_rewire/O
                         net (fo=4, routed)           0.197     2.779    bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_323/p_dmemUL_data_U/build_AhoCorasick_p_dmemUL_data_ram_U/ram_reg_bram_0_1[0]
    RAMB36_X2Y21         RAMB36E2                                     r  bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_323/p_dmemUL_data_U/build_AhoCorasick_p_dmemUL_data_ram_U/ram_reg_bram_0/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=6529, unset)         0.000     3.300    bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_323/p_dmemUL_data_U/build_AhoCorasick_p_dmemUL_data_ram_U/ap_clk
    RAMB36_X2Y21         RAMB36E2                                     r  bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_323/p_dmemUL_data_U/build_AhoCorasick_p_dmemUL_data_ram_U/ram_reg_bram_0/CLKARDCLK
                         clock pessimism              0.000     3.300    
                         clock uncertainty           -0.035     3.265    
    RAMB36_X2Y21         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_WEA[0])
                                                     -0.351     2.914    bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_323/p_dmemUL_data_U/build_AhoCorasick_p_dmemUL_data_ram_U/ram_reg_bram_0
  -------------------------------------------------------------------
                         required time                          2.914    
                         arrival time                          -2.779    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.139ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ram_reg_1_15/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/p_dmemclass_node_da_1_U/build_AhoCorasick_p_dmemUL_data_ram_U/ram_reg_bram_1/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.870ns  (logic 1.318ns (45.923%)  route 1.552ns (54.077%))
  Logic Levels:           6  (LUT5=4 LUT6=2)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=6529, unset)         0.000     0.000    bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ap_clk
    RAMB36_X1Y16         RAMB36E2                                     r  bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ram_reg_1_15/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y16         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_DOUTADOUT[0])
                                                      0.906     0.906 f  bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ram_reg_1_15/DOUTADOUT[0]
                         net (fo=7, routed)           0.744     1.650    bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ram_reg_1_15_n_107
    SLICE_X18Y140        LUT5 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.090     1.740 f  bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ap_CS_fsm[13]_i_12/O
                         net (fo=1, routed)           0.092     1.832    bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ap_CS_fsm[13]_i_12_n_8
    SLICE_X17Y140        LUT6 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.114     1.946 f  bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ap_CS_fsm[13]_i_5/O
                         net (fo=1, routed)           0.089     2.035    bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ap_CS_fsm[13]_i_5_n_8
    SLICE_X17Y142        LUT6 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.081     2.116 r  bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ap_CS_fsm[13]_i_1/O
                         net (fo=11, routed)          0.154     2.270    bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_323/ap_CS_fsm_reg[13]_0[0]
    SLICE_X17Y145        LUT5 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.048     2.318 r  bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_323/ram_reg_bram_0_i_67/O
                         net (fo=1, routed)           0.151     2.469    bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_323/ram_reg_bram_0_i_67_n_8
    SLICE_X16Y143        LUT5 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.032     2.501 r  bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_323/ram_reg_bram_0_i_50__2/O
                         net (fo=1, routed)           0.040     2.541    bd_0_i/hls_inst/inst/grp_query_AhoCorasick_fu_406/ram_reg_bram_0_1
    SLICE_X16Y143        LUT5 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.047     2.588 r  bd_0_i/hls_inst/inst/grp_query_AhoCorasick_fu_406/ram_reg_bram_0_i_10__1/O
                         net (fo=2, routed)           0.282     2.870    bd_0_i/hls_inst/inst/p_dmemclass_node_da_1_U/build_AhoCorasick_p_dmemUL_data_ram_U/addr0[2]
    RAMB36_X1Y29         RAMB36E2                                     r  bd_0_i/hls_inst/inst/p_dmemclass_node_da_1_U/build_AhoCorasick_p_dmemUL_data_ram_U/ram_reg_bram_1/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=6529, unset)         0.000     3.300    bd_0_i/hls_inst/inst/p_dmemclass_node_da_1_U/build_AhoCorasick_p_dmemUL_data_ram_U/ap_clk
    RAMB36_X1Y29         RAMB36E2                                     r  bd_0_i/hls_inst/inst/p_dmemclass_node_da_1_U/build_AhoCorasick_p_dmemUL_data_ram_U/ram_reg_bram_1/CLKARDCLK
                         clock pessimism              0.000     3.300    
                         clock uncertainty           -0.035     3.265    
    RAMB36_X1Y29         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.256     3.009    bd_0_i/hls_inst/inst/p_dmemclass_node_da_1_U/build_AhoCorasick_p_dmemUL_data_ram_U/ram_reg_bram_1
  -------------------------------------------------------------------
                         required time                          3.009    
                         arrival time                          -2.870    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.152ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ram_reg_1_15/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/p_dmemclass_node_da_1_U/build_AhoCorasick_p_dmemUL_data_ram_U/ram_reg_bram_1/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.870ns  (logic 1.383ns (48.188%)  route 1.487ns (51.812%))
  Logic Levels:           6  (LUT5=3 LUT6=3)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=6529, unset)         0.000     0.000    bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ap_clk
    RAMB36_X1Y16         RAMB36E2                                     r  bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ram_reg_1_15/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y16         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_DOUTADOUT[0])
                                                      0.906     0.906 f  bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ram_reg_1_15/DOUTADOUT[0]
                         net (fo=7, routed)           0.744     1.650    bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ram_reg_1_15_n_107
    SLICE_X18Y140        LUT5 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.090     1.740 f  bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ap_CS_fsm[13]_i_12/O
                         net (fo=1, routed)           0.092     1.832    bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ap_CS_fsm[13]_i_12_n_8
    SLICE_X17Y140        LUT6 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.114     1.946 f  bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ap_CS_fsm[13]_i_5/O
                         net (fo=1, routed)           0.089     2.035    bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ap_CS_fsm[13]_i_5_n_8
    SLICE_X17Y142        LUT6 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.081     2.116 r  bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ap_CS_fsm[13]_i_1/O
                         net (fo=11, routed)          0.157     2.273    bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_323/ap_CS_fsm_reg[13]_0[0]
    SLICE_X18Y143        LUT6 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.114     2.387 r  bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_323/ram_reg_bram_0_i_60/O
                         net (fo=1, routed)           0.041     2.428    bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_323/ram_reg_bram_0_i_60_n_8
    SLICE_X18Y143        LUT5 (Prop_A6LUT_SLICEL_I4_O)
                                                      0.047     2.475 r  bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_323/ram_reg_bram_0_i_36__2/O
                         net (fo=1, routed)           0.040     2.515    bd_0_i/hls_inst/inst/grp_query_AhoCorasick_fu_406/ram_reg_bram_0_8
    SLICE_X18Y143        LUT5 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.031     2.546 r  bd_0_i/hls_inst/inst/grp_query_AhoCorasick_fu_406/ram_reg_bram_0_i_3__1/O
                         net (fo=2, routed)           0.324     2.870    bd_0_i/hls_inst/inst/p_dmemclass_node_da_1_U/build_AhoCorasick_p_dmemUL_data_ram_U/addr0[9]
    RAMB36_X1Y29         RAMB36E2                                     r  bd_0_i/hls_inst/inst/p_dmemclass_node_da_1_U/build_AhoCorasick_p_dmemUL_data_ram_U/ram_reg_bram_1/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=6529, unset)         0.000     3.300    bd_0_i/hls_inst/inst/p_dmemclass_node_da_1_U/build_AhoCorasick_p_dmemUL_data_ram_U/ap_clk
    RAMB36_X1Y29         RAMB36E2                                     r  bd_0_i/hls_inst/inst/p_dmemclass_node_da_1_U/build_AhoCorasick_p_dmemUL_data_ram_U/ram_reg_bram_1/CLKARDCLK
                         clock pessimism              0.000     3.300    
                         clock uncertainty           -0.035     3.265    
    RAMB36_X1Y29         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.243     3.022    bd_0_i/hls_inst/inst/p_dmemclass_node_da_1_U/build_AhoCorasick_p_dmemUL_data_ram_U/ram_reg_bram_1
  -------------------------------------------------------------------
                         required time                          3.022    
                         arrival time                          -2.870    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.183ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ram_reg_1_15/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/p_dmemclass_node_da_1_U/build_AhoCorasick_p_dmemUL_data_ram_U/ram_reg_bram_0/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.829ns  (logic 1.386ns (48.993%)  route 1.443ns (51.007%))
  Logic Levels:           6  (LUT5=3 LUT6=3)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=6529, unset)         0.000     0.000    bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ap_clk
    RAMB36_X1Y16         RAMB36E2                                     r  bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ram_reg_1_15/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y16         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_DOUTADOUT[0])
                                                      0.906     0.906 f  bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ram_reg_1_15/DOUTADOUT[0]
                         net (fo=7, routed)           0.744     1.650    bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ram_reg_1_15_n_107
    SLICE_X18Y140        LUT5 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.090     1.740 f  bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ap_CS_fsm[13]_i_12/O
                         net (fo=1, routed)           0.092     1.832    bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ap_CS_fsm[13]_i_12_n_8
    SLICE_X17Y140        LUT6 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.114     1.946 f  bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ap_CS_fsm[13]_i_5/O
                         net (fo=1, routed)           0.089     2.035    bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ap_CS_fsm[13]_i_5_n_8
    SLICE_X17Y142        LUT6 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.081     2.116 r  bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ap_CS_fsm[13]_i_1/O
                         net (fo=11, routed)          0.112     2.228    bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_323/ap_CS_fsm_reg[13]_0[0]
    SLICE_X18Y142        LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.047     2.275 r  bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_323/ram_reg_bram_0_i_65/O
                         net (fo=1, routed)           0.090     2.365    bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_323/ram_reg_bram_0_i_65_n_8
    SLICE_X17Y142        LUT5 (Prop_E5LUT_SLICEM_I4_O)
                                                      0.101     2.466 r  bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_323/ram_reg_bram_0_i_46__2/O
                         net (fo=1, routed)           0.134     2.600    bd_0_i/hls_inst/inst/grp_query_AhoCorasick_fu_406/ram_reg_bram_0_3
    SLICE_X16Y142        LUT5 (Prop_E6LUT_SLICEM_I4_O)
                                                      0.047     2.647 r  bd_0_i/hls_inst/inst/grp_query_AhoCorasick_fu_406/ram_reg_bram_0_i_8__1/O
                         net (fo=2, routed)           0.182     2.829    bd_0_i/hls_inst/inst/p_dmemclass_node_da_1_U/build_AhoCorasick_p_dmemUL_data_ram_U/addr0[4]
    RAMB36_X1Y28         RAMB36E2                                     r  bd_0_i/hls_inst/inst/p_dmemclass_node_da_1_U/build_AhoCorasick_p_dmemUL_data_ram_U/ram_reg_bram_0/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=6529, unset)         0.000     3.300    bd_0_i/hls_inst/inst/p_dmemclass_node_da_1_U/build_AhoCorasick_p_dmemUL_data_ram_U/ap_clk
    RAMB36_X1Y28         RAMB36E2                                     r  bd_0_i/hls_inst/inst/p_dmemclass_node_da_1_U/build_AhoCorasick_p_dmemUL_data_ram_U/ram_reg_bram_0/CLKARDCLK
                         clock pessimism              0.000     3.300    
                         clock uncertainty           -0.035     3.265    
    RAMB36_X1Y28         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.253     3.012    bd_0_i/hls_inst/inst/p_dmemclass_node_da_1_U/build_AhoCorasick_p_dmemUL_data_ram_U/ram_reg_bram_0
  -------------------------------------------------------------------
                         required time                          3.012    
                         arrival time                          -2.829    
  -------------------------------------------------------------------
                         slack                                  0.183    





Running report: report_utilization -file ./report/process_top_utilization_routed.rpt
Contents of report file './report/process_top_utilization_routed.rpt' is as follows:
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Sat Jan 25 11:42:17 2020
| Host         : u0-lau running 64-bit Ubuntu 16.04.5 LTS
| Command      : report_utilization -file ./report/process_top_utilization_routed.rpt
| Design       : bd_0_wrapper
| Device       : xcvu9pfsgd2104-3
| Design State : Fully Placed
--------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. CLB Logic
1.1 Summary of Registers by Type
2. CLB Logic Distribution
3. BLOCKRAM
4. ARITHMETIC
5. I/O
6. CLOCK
7. ADVANCED
8. CONFIGURATION
9. Primitives
10. Black Boxes
11. Instantiated Netlists
12. SLR Connectivity
13. SLR Connectivity Matrix
14. SLR CLB Logic and Dedicated Block Utilization
15. SLR IO Utilization

1. CLB Logic
------------

+----------------------------+------+-------+-----------+-------+
|          Site Type         | Used | Fixed | Available | Util% |
+----------------------------+------+-------+-----------+-------+
| CLB LUTs                   | 6724 |     0 |   1182240 |  0.57 |
|   LUT as Logic             | 6613 |     0 |   1182240 |  0.56 |
|   LUT as Memory            |  111 |     0 |    591840 |  0.02 |
|     LUT as Distributed RAM |   71 |     0 |           |       |
|     LUT as Shift Register  |   40 |     0 |           |       |
| CLB Registers              | 6185 |     0 |   2364480 |  0.26 |
|   Register as Flip Flop    | 6185 |     0 |   2364480 |  0.26 |
|   Register as Latch        |    0 |     0 |   2364480 |  0.00 |
| CARRY8                     |  342 |     0 |    147780 |  0.23 |
| F7 Muxes                   |   46 |     0 |    591120 | <0.01 |
| F8 Muxes                   |    0 |     0 |    295560 |  0.00 |
| F9 Muxes                   |    0 |     0 |    147780 |  0.00 |
+----------------------------+------+-------+-----------+-------+


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 0     |          Yes |           - |          Set |
| 0     |          Yes |           - |        Reset |
| 92    |          Yes |         Set |            - |
| 6093  |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. CLB Logic Distribution
-------------------------

+--------------------------------------------+------+-------+-----------+-------+
|                  Site Type                 | Used | Fixed | Available | Util% |
+--------------------------------------------+------+-------+-----------+-------+
| CLB                                        | 1532 |     0 |    147780 |  1.04 |
|   CLBL                                     |  670 |     0 |           |       |
|   CLBM                                     |  862 |     0 |           |       |
| LUT as Logic                               | 6613 |     0 |   1182240 |  0.56 |
|   using O5 output only                     |   68 |       |           |       |
|   using O6 output only                     | 5127 |       |           |       |
|   using O5 and O6                          | 1418 |       |           |       |
| LUT as Memory                              |  111 |     0 |    591840 |  0.02 |
|   LUT as Distributed RAM                   |   71 |     0 |           |       |
|     using O5 output only                   |    0 |       |           |       |
|     using O6 output only                   |   23 |       |           |       |
|     using O5 and O6                        |   48 |       |           |       |
|   LUT as Shift Register                    |   40 |     0 |           |       |
|     using O5 output only                   |    0 |       |           |       |
|     using O6 output only                   |   12 |       |           |       |
|     using O5 and O6                        |   28 |       |           |       |
| CLB Registers                              | 6185 |     0 |   2364480 |  0.26 |
|   Register driven from within the CLB      | 3435 |       |           |       |
|   Register driven from outside the CLB     | 2750 |       |           |       |
|     LUT in front of the register is unused | 2046 |       |           |       |
|     LUT in front of the register is used   |  704 |       |           |       |
| Unique Control Sets                        |  206 |       |    295560 |  0.07 |
+--------------------------------------------+------+-------+-----------+-------+
* Note: Available Control Sets calculated as CLB Registers / 8, Review the Control Sets Report for more information regarding control sets.


3. BLOCKRAM
-----------

+-------------------+------+-------+-----------+-------+
|     Site Type     | Used | Fixed | Available | Util% |
+-------------------+------+-------+-----------+-------+
| Block RAM Tile    |   89 |     0 |      2160 |  4.12 |
|   RAMB36/FIFO*    |   83 |     0 |      2160 |  3.84 |
|     RAMB36E2 only |   83 |       |           |       |
|   RAMB18          |   12 |     0 |      4320 |  0.28 |
|     RAMB18E2 only |   12 |       |           |       |
| URAM              |    0 |     0 |       960 |  0.00 |
+-------------------+------+-------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E2 or one FIFO18E2. However, if a FIFO18E2 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E2


4. ARITHMETIC
-------------

+----------------+------+-------+-----------+-------+
|    Site Type   | Used | Fixed | Available | Util% |
+----------------+------+-------+-----------+-------+
| DSPs           |    9 |     0 |      6840 |  0.13 |
|   DSP48E2 only |    9 |       |           |       |
+----------------+------+-------+-----------+-------+


5. I/O
------

+------------------+------+-------+-----------+-------+
|     Site Type    | Used | Fixed | Available | Util% |
+------------------+------+-------+-----------+-------+
| Bonded IOB       |    0 |     0 |       676 |  0.00 |
| HPIOB_M          |    0 |     0 |       312 |  0.00 |
| HPIOB_S          |    0 |     0 |       312 |  0.00 |
| HPIOB_SNGL       |    0 |     0 |        52 |  0.00 |
| HPIOBDIFFINBUF   |    0 |     0 |       720 |  0.00 |
| HPIOBDIFFOUTBUF  |    0 |     0 |       720 |  0.00 |
| BITSLICE_CONTROL |    0 |     0 |       240 |  0.00 |
| BITSLICE_RX_TX   |    0 |     0 |      1560 |  0.00 |
| BITSLICE_TX      |    0 |     0 |       240 |  0.00 |
| RIU_OR           |    0 |     0 |       120 |  0.00 |
+------------------+------+-------+-----------+-------+


6. CLOCK
--------

+----------------------+------+-------+-----------+-------+
|       Site Type      | Used | Fixed | Available | Util% |
+----------------------+------+-------+-----------+-------+
| GLOBAL CLOCK BUFFERs |    0 |     0 |      1800 |  0.00 |
|   BUFGCE             |    0 |     0 |       720 |  0.00 |
|   BUFGCE_DIV         |    0 |     0 |       120 |  0.00 |
|   BUFG_GT            |    0 |     0 |       720 |  0.00 |
|   BUFGCTRL*          |    0 |     0 |       240 |  0.00 |
| PLL                  |    0 |     0 |        60 |  0.00 |
| MMCM                 |    0 |     0 |        30 |  0.00 |
+----------------------+------+-------+-----------+-------+
* Note: Each used BUFGCTRL counts as two global buffer resources. This table does not include global clocking resources, only buffer cell usage. See the Clock Utilization Report (report_clock_utilization) for detailed accounting of global clocking resource availability.


7. ADVANCED
-----------

+-----------------+------+-------+-----------+-------+
|    Site Type    | Used | Fixed | Available | Util% |
+-----------------+------+-------+-----------+-------+
| CMACE4          |    0 |     0 |         9 |  0.00 |
| GTYE4_CHANNEL   |    0 |     0 |        76 |  0.00 |
| GTYE4_COMMON    |    0 |     0 |        19 |  0.00 |
| ILKNE4          |    0 |     0 |         9 |  0.00 |
| OBUFDS_GTE4     |    0 |     0 |        38 |  0.00 |
| OBUFDS_GTE4_ADV |    0 |     0 |        38 |  0.00 |
| PCIE40E4        |    0 |     0 |         6 |  0.00 |
| SYSMONE4        |    0 |     0 |         3 |  0.00 |
+-----------------+------+-------+-----------+-------+


8. CONFIGURATION
----------------

+-------------+------+-------+-----------+-------+
|  Site Type  | Used | Fixed | Available | Util% |
+-------------+------+-------+-----------+-------+
| BSCANE2     |    0 |     0 |        12 |  0.00 |
| DNA_PORTE2  |    0 |     0 |         3 |  0.00 |
| EFUSE_USR   |    0 |     0 |         3 |  0.00 |
| FRAME_ECCE4 |    0 |     0 |         3 |  0.00 |
| ICAPE3      |    0 |     0 |         6 |  0.00 |
| MASTER_JTAG |    0 |     0 |         3 |  0.00 |
| STARTUPE3   |    0 |     0 |         3 |  0.00 |
+-------------+------+-------+-----------+-------+


9. Primitives
-------------

+----------+------+---------------------+
| Ref Name | Used | Functional Category |
+----------+------+---------------------+
| FDRE     | 6093 |            Register |
| LUT6     | 2114 |                 CLB |
| LUT4     | 1776 |                 CLB |
| LUT5     | 1535 |                 CLB |
| LUT3     | 1469 |                 CLB |
| LUT2     |  754 |                 CLB |
| LUT1     |  383 |                 CLB |
| CARRY8   |  342 |                 CLB |
| RAMS32   |   96 |                 CLB |
| FDSE     |   92 |            Register |
| RAMB36E2 |   83 |           Block Ram |
| SRL16E   |   68 |                 CLB |
| MUXF7    |   46 |                 CLB |
| RAMS64E  |   23 |                 CLB |
| RAMB18E2 |   12 |           Block Ram |
| DSP48E2  |    9 |          Arithmetic |
+----------+------+---------------------+


10. Black Boxes
---------------

+----------+------+
| Ref Name | Used |
+----------+------+


11. Instantiated Netlists
-------------------------

+-----------------+------+
|     Ref Name    | Used |
+-----------------+------+
| bd_0_hls_inst_0 |    1 |
+-----------------+------+


12. SLR Connectivity
--------------------

+----------------------------------+------+-------+-----------+-------+
|                                  | Used | Fixed | Available | Util% |
+----------------------------------+------+-------+-----------+-------+
| SLR2 <-> SLR1                    |    0 |       |     17280 |  0.00 |
|   SLR1 -> SLR2                   |    0 |       |           |  0.00 |
|     Using TX_REG only            |    0 |     0 |           |       |
|     Using RX_REG only            |    0 |     0 |           |       |
|     Using Both TX_REG and RX_REG |    0 |     0 |           |       |
|   SLR2 -> SLR1                   |    0 |       |           |  0.00 |
|     Using TX_REG only            |    0 |     0 |           |       |
|     Using RX_REG only            |    0 |     0 |           |       |
|     Using Both TX_REG and RX_REG |    0 |     0 |           |       |
| SLR1 <-> SLR0                    |    0 |       |     17280 |  0.00 |
|   SLR0 -> SLR1                   |    0 |       |           |  0.00 |
|     Using TX_REG only            |    0 |     0 |           |       |
|     Using RX_REG only            |    0 |     0 |           |       |
|     Using Both TX_REG and RX_REG |    0 |     0 |           |       |
|   SLR1 -> SLR0                   |    0 |       |           |  0.00 |
|     Using TX_REG only            |    0 |     0 |           |       |
|     Using RX_REG only            |    0 |     0 |           |       |
|     Using Both TX_REG and RX_REG |    0 |     0 |           |       |
+----------------------------------+------+-------+-----------+-------+
| Total SLLs Used                  |    0 |       |           |       |
+----------------------------------+------+-------+-----------+-------+


13. SLR Connectivity Matrix
---------------------------

+------+------+------+------+
|      | SLR2 | SLR1 | SLR0 |
+------+------+------+------+
| SLR2 |    0 |    0 |    0 |
| SLR1 |    0 |    0 |    0 |
| SLR0 |    0 |    0 |    0 |
+------+------+------+------+


14. SLR CLB Logic and Dedicated Block Utilization
-------------------------------------------------

+----------------------------+------+------+------+--------+--------+--------+
|          Site Type         | SLR0 | SLR1 | SLR2 | SLR0 % | SLR1 % | SLR2 % |
+----------------------------+------+------+------+--------+--------+--------+
| CLB                        | 1532 |    0 |    0 |   3.11 |   0.00 |   0.00 |
|   CLBL                     |  670 |    0 |    0 |   2.72 |   0.00 |   0.00 |
|   CLBM                     |  862 |    0 |    0 |   3.50 |   0.00 |   0.00 |
| CLB LUTs                   | 6724 |    0 |    0 |   1.71 |   0.00 |   0.00 |
|   LUT as Logic             | 6613 |    0 |    0 |   1.68 |   0.00 |   0.00 |
|   LUT as Memory            |  111 |    0 |    0 |   0.06 |   0.00 |   0.00 |
|     LUT as Distributed RAM |   71 |    0 |    0 |   0.04 |   0.00 |   0.00 |
|     LUT as Shift Register  |   40 |    0 |    0 |   0.02 |   0.00 |   0.00 |
| CLB Registers              | 6185 |    0 |    0 |   0.78 |   0.00 |   0.00 |
| CARRY8                     |  342 |    0 |    0 |   0.69 |   0.00 |   0.00 |
| F7 Muxes                   |   46 |    0 |    0 |   0.02 |   0.00 |   0.00 |
| F8 Muxes                   |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
| F9 Muxes                   |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
| Block RAM Tile             |   89 |    0 |    0 |  12.36 |   0.00 |   0.00 |
|   RAMB36/FIFO              |   83 |    0 |    0 |  11.53 |   0.00 |   0.00 |
|   RAMB18                   |   12 |    0 |    0 |   0.83 |   0.00 |   0.00 |
| URAM                       |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
| DSPs                       |    9 |    0 |    0 |   0.39 |   0.00 |   0.00 |
| PLL                        |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
| MMCM                       |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
| Unique Control Sets        |  206 |    0 |    0 |   0.21 |   0.00 |   0.00 |
+----------------------------+------+------+------+--------+--------+--------+
* Note: Available Control Sets based on CLB Registers / 8


15. SLR IO Utilization
----------------------

+-----------+-------------+---------+--------------+----------+--------------+----------+-----+
| SLR Index | Bonded IOBs | (%)IOBs | Bonded IPADs | (%)IPADs | Bonded OPADs | (%)OPADs | GTs |
+-----------+-------------+---------+--------------+----------+--------------+----------+-----+
| SLR2      |           0 |    0.00 |            0 |     0.00 |            0 |     0.00 |   0 |
| SLR1      |           0 |    0.00 |            0 |     0.00 |            0 |     0.00 |   0 |
| SLR0      |           0 |    0.00 |            0 |     0.00 |            0 |     0.00 |   0 |
+-----------+-------------+---------+--------------+----------+--------------+----------+-----+
| Total     |           0 |         |            0 |          |            0 |          |   0 |
+-----------+-------------+---------+--------------+----------+--------------+----------+-----+



Running report: report_timing_summary -file ./report/process_top_timing_routed.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
Contents of report file './report/process_top_timing_routed.rpt' is as follows:
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date              : Sat Jan 25 11:42:18 2020
| Host              : u0-lau running 64-bit Ubuntu 16.04.5 LTS
| Command           : report_timing_summary -file ./report/process_top_timing_routed.rpt
| Design            : bd_0_wrapper
| Device            : xcvu9p-fsgd2104
| Speed File        : -3  PRODUCTION 1.23 10-29-2018
| Temperature Grade : E
-----------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 94 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 148 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.105        0.000                      0                16724        0.045        0.000                      0                16724        1.155        0.000                       0                  6482  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)         Period(ns)      Frequency(MHz)
-----   ------------         ----------      --------------
ap_clk  {0.000 1.650}        3.300           303.030         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk              0.105        0.000                      0                16724        0.045        0.000                      0                16724        1.155        0.000                       0                  6482  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.105ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.045ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.155ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.105ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ram_reg_1_15/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/p_dmemclass_node_da_1_U/build_AhoCorasick_p_dmemUL_data_ram_U/ram_reg_bram_1/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.901ns  (logic 1.358ns (46.811%)  route 1.543ns (53.189%))
  Logic Levels:           6  (LUT5=3 LUT6=3)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=6529, unset)         0.000     0.000    bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ap_clk
    RAMB36_X1Y16         RAMB36E2                                     r  bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ram_reg_1_15/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y16         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_DOUTADOUT[0])
                                                      0.906     0.906 f  bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ram_reg_1_15/DOUTADOUT[0]
                         net (fo=7, routed)           0.744     1.650    bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ram_reg_1_15_n_107
    SLICE_X18Y140        LUT5 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.090     1.740 f  bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ap_CS_fsm[13]_i_12/O
                         net (fo=1, routed)           0.092     1.832    bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ap_CS_fsm[13]_i_12_n_8
    SLICE_X17Y140        LUT6 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.114     1.946 f  bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ap_CS_fsm[13]_i_5/O
                         net (fo=1, routed)           0.089     2.035    bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ap_CS_fsm[13]_i_5_n_8
    SLICE_X17Y142        LUT6 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.081     2.116 r  bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ap_CS_fsm[13]_i_1/O
                         net (fo=11, routed)          0.107     2.223    bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_323/ap_CS_fsm_reg[13]_0[0]
    SLICE_X17Y143        LUT6 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.047     2.270 r  bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_323/ram_reg_bram_0_i_62/O
                         net (fo=1, routed)           0.088     2.358    bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_323/ram_reg_bram_0_i_62_n_8
    SLICE_X17Y143        LUT5 (Prop_C6LUT_SLICEM_I4_O)
                                                      0.088     2.446 r  bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_323/ram_reg_bram_0_i_40__2/O
                         net (fo=1, routed)           0.141     2.587    bd_0_i/hls_inst/inst/grp_query_AhoCorasick_fu_406/ram_reg_bram_0_6
    SLICE_X16Y144        LUT5 (Prop_A6LUT_SLICEM_I4_O)
                                                      0.032     2.619 r  bd_0_i/hls_inst/inst/grp_query_AhoCorasick_fu_406/ram_reg_bram_0_i_5__1/O
                         net (fo=2, routed)           0.282     2.901    bd_0_i/hls_inst/inst/p_dmemclass_node_da_1_U/build_AhoCorasick_p_dmemUL_data_ram_U/addr0[7]
    RAMB36_X1Y29         RAMB36E2                                     r  bd_0_i/hls_inst/inst/p_dmemclass_node_da_1_U/build_AhoCorasick_p_dmemUL_data_ram_U/ram_reg_bram_1/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=6529, unset)         0.000     3.300    bd_0_i/hls_inst/inst/p_dmemclass_node_da_1_U/build_AhoCorasick_p_dmemUL_data_ram_U/ap_clk
    RAMB36_X1Y29         RAMB36E2                                     r  bd_0_i/hls_inst/inst/p_dmemclass_node_da_1_U/build_AhoCorasick_p_dmemUL_data_ram_U/ram_reg_bram_1/CLKARDCLK
                         clock pessimism              0.000     3.300    
                         clock uncertainty           -0.035     3.265    
    RAMB36_X1Y29         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.259     3.006    bd_0_i/hls_inst/inst/p_dmemclass_node_da_1_U/build_AhoCorasick_p_dmemUL_data_ram_U/ram_reg_bram_1
  -------------------------------------------------------------------
                         required time                          3.006    
                         arrival time                          -2.901    
  -------------------------------------------------------------------
                         slack                                  0.105    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/grp_query_AhoCorasick_fu_406/offset_1_reg_593_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/grp_query_AhoCorasick_fu_406/offset_reg_231_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.092ns  (logic 0.037ns (40.217%)  route 0.055ns (59.783%))
  Logic Levels:           0  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=6529, unset)         0.000     0.000    bd_0_i/hls_inst/inst/grp_query_AhoCorasick_fu_406/ap_clk
    SLICE_X33Y110        FDRE                                         r  bd_0_i/hls_inst/inst/grp_query_AhoCorasick_fu_406/offset_1_reg_593_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y110        FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.037     0.037 r  bd_0_i/hls_inst/inst/grp_query_AhoCorasick_fu_406/offset_1_reg_593_reg[30]/Q
                         net (fo=1, routed)           0.055     0.092    bd_0_i/hls_inst/inst/grp_query_AhoCorasick_fu_406/offset_1_reg_593[30]
    SLICE_X34Y110        FDRE                                         r  bd_0_i/hls_inst/inst/grp_query_AhoCorasick_fu_406/offset_reg_231_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=6529, unset)         0.000     0.000    bd_0_i/hls_inst/inst/grp_query_AhoCorasick_fu_406/ap_clk
    SLICE_X34Y110        FDRE                                         r  bd_0_i/hls_inst/inst/grp_query_AhoCorasick_fu_406/offset_reg_231_reg[30]/C
                         clock pessimism              0.000     0.000    
    SLICE_X34Y110        FDRE (Hold_GFF2_SLICEL_C_D)
                                                      0.047     0.047    bd_0_i/hls_inst/inst/grp_query_AhoCorasick_fu_406/offset_reg_231_reg[30]
  -------------------------------------------------------------------
                         required time                         -0.047    
                         arrival time                           0.092    
  -------------------------------------------------------------------
                         slack                                  0.045    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 1.650 }
Period(ns):         3.300
Sources:            { ap_clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.392         3.300       1.908      RAMB36_X1Y39  bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ram_reg_0_24/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a            0.495         1.650       1.155      RAMB36_X1Y39  bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ram_reg_0_24/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.495         1.650       1.155      RAMB36_X1Y39  bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ram_reg_0_24/CLKARDCLK




HLS: impl run complete: worst setup slack (WNS)=0.104645, worst hold slack (WHS)=0.045000, total pulse width slack(TPWS)=0.000000, number of unrouted nets=0
HLS EXTRACTION: calculating BRAM count: (12 bram18) + 2 * (83 bram36)
HLS EXTRACTION: impl area_totals:  0 0 0 0 0 {0 } 0
HLS EXTRACTION: impl area_current: 0 6724 6185 9 178 0 40 1532 0 0
HLS EXTRACTION: generated /home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/ac/tmp/implement_1024/device/device/impl/report/verilog/process_top_export.xml


Implementation tool: Xilinx Vivado v.2018.3
Project:             device
Solution:            device
Device target:       xcvu9p-fsgd2104-3-e
Report date:         Sat Jan 25 11:42:18 PST 2020

#=== Post-Implementation Resource usage ===
CLB:           1532
LUT:           6724
FF:            6185
DSP:              9
BRAM:           178
SRL:             40
#=== Final timing ===
CP required:    3.300
CP achieved post-synthesis:    2.957
CP achieved post-implementation:    3.195
Timing met

HLS EXTRACTION: generated /home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/ac/tmp/implement_1024/device/device/impl/report/verilog/process_top_export.rpt
INFO: [Common 17-206] Exiting Vivado at Sat Jan 25 11:42:18 2020...
INFO: [HLS 200-112] Total elapsed time: 1282.86 seconds; peak allocated memory: 200.198 MB.
INFO: [Common 17-206] Exiting vivado_hls at Sat Jan 25 11:42:20 2020...
