
../repos/coreutils/gnulib-tests/bench-md5:     file format elf32-littlearm


Disassembly of section .init:

0001043c <.init>:
   1043c:	push	{r3, lr}
   10440:	bl	107ac <abort@plt+0x2cc>
   10444:	pop	{r3, pc}

Disassembly of section .plt:

00010448 <strtol@plt-0x14>:
   10448:	push	{lr}		; (str lr, [sp, #-4]!)
   1044c:	ldr	lr, [pc, #4]	; 10458 <strtol@plt-0x4>
   10450:	add	lr, pc, lr
   10454:	ldr	pc, [lr, #8]!
   10458:	andeq	r1, r1, r8, lsr #23

0001045c <strtol@plt>:
   1045c:	add	ip, pc, #0, 12
   10460:	add	ip, ip, #69632	; 0x11000
   10464:	ldr	pc, [ip, #2984]!	; 0xba8

00010468 <memcpy@plt>:
   10468:	add	ip, pc, #0, 12
   1046c:	add	ip, ip, #69632	; 0x11000
   10470:	ldr	pc, [ip, #2976]!	; 0xba0

00010474 <gettimeofday@plt>:
   10474:	add	ip, pc, #0, 12
   10478:	add	ip, ip, #69632	; 0x11000
   1047c:	ldr	pc, [ip, #2968]!	; 0xb98

00010480 <malloc@plt>:
   10480:	add	ip, pc, #0, 12
   10484:	add	ip, ip, #69632	; 0x11000
   10488:	ldr	pc, [ip, #2960]!	; 0xb90

0001048c <__libc_start_main@plt>:
   1048c:	add	ip, pc, #0, 12
   10490:	add	ip, ip, #69632	; 0x11000
   10494:	ldr	pc, [ip, #2952]!	; 0xb88

00010498 <__gmon_start__@plt>:
   10498:	add	ip, pc, #0, 12
   1049c:	add	ip, ip, #69632	; 0x11000
   104a0:	ldr	pc, [ip, #2944]!	; 0xb80

000104a4 <exit@plt>:
   104a4:	add	ip, pc, #0, 12
   104a8:	add	ip, ip, #69632	; 0x11000
   104ac:	ldr	pc, [ip, #2936]!	; 0xb78

000104b0 <__errno_location@plt>:
   104b0:	add	ip, pc, #0, 12
   104b4:	add	ip, ip, #69632	; 0x11000
   104b8:	ldr	pc, [ip, #2928]!	; 0xb70

000104bc <__printf_chk@plt>:
   104bc:	add	ip, pc, #0, 12
   104c0:	add	ip, ip, #69632	; 0x11000
   104c4:	ldr	pc, [ip, #2920]!	; 0xb68

000104c8 <__fprintf_chk@plt>:
   104c8:	add	ip, pc, #0, 12
   104cc:	add	ip, ip, #69632	; 0x11000
   104d0:	ldr	pc, [ip, #2912]!	; 0xb60

000104d4 <getrusage@plt>:
   104d4:	add	ip, pc, #0, 12
   104d8:	add	ip, ip, #69632	; 0x11000
   104dc:	ldr	pc, [ip, #2904]!	; 0xb58

000104e0 <abort@plt>:
   104e0:	add	ip, pc, #0, 12
   104e4:	add	ip, ip, #69632	; 0x11000
   104e8:	ldr	pc, [ip, #2896]!	; 0xb50

Disassembly of section .text:

000104f0 <.text>:
   104f0:	cmp	r0, #3
   104f4:	strd	r4, [sp, #-36]!	; 0xffffffdc
   104f8:	mov	r4, r1
   104fc:	strd	r6, [sp, #8]
   10500:	strd	r8, [sp, #16]
   10504:	strd	sl, [sp, #24]
   10508:	str	lr, [sp, #32]
   1050c:	vpush	{d8}
   10510:	sub	sp, sp, #124	; 0x7c
   10514:	bne	1073c <abort@plt+0x25c>
   10518:	mov	r2, #10
   1051c:	mov	r1, #0
   10520:	ldr	r0, [r4, #4]
   10524:	bl	1045c <strtol@plt>
   10528:	mov	r6, r0
   1052c:	mov	r2, #10
   10530:	ldr	r0, [r4, #8]
   10534:	mov	r1, #0
   10538:	bl	1045c <strtol@plt>
   1053c:	mov	r7, r0
   10540:	mov	r0, r6
   10544:	bl	11740 <abort@plt+0x1260>
   10548:	subs	r8, r0, #0
   1054c:	beq	10714 <abort@plt+0x234>
   10550:	cmp	r6, #0
   10554:	beq	105c0 <abort@plt+0xe0>
   10558:	movw	ip, #27449	; 0x6b39
   1055c:	movt	ip, #8405	; 0x20d5
   10560:	movw	r0, #34391	; 0x8657
   10564:	movt	r0, #17519	; 0x446f
   10568:	sub	r1, r8, #1
   1056c:	mov	r3, #0
   10570:	movw	r4, #499	; 0x1f3
   10574:	mov	lr, #101	; 0x65
   10578:	umull	r2, r5, r0, r3
   1057c:	sub	sl, r3, #5
   10580:	sub	r9, r3, #1
   10584:	umull	fp, r2, ip, r3
   10588:	mul	r9, sl, r9
   1058c:	sub	sl, r3, r5
   10590:	add	r5, r5, sl, lsr #1
   10594:	lsr	r2, r2, #6
   10598:	lsr	r5, r5, #6
   1059c:	mul	r9, r3, r9
   105a0:	mls	r2, r4, r2, r3
   105a4:	mls	r5, lr, r5, r3
   105a8:	add	r3, r3, #1
   105ac:	cmp	r6, r3
   105b0:	add	r2, r2, r5
   105b4:	add	r2, r2, r9, lsr #6
   105b8:	strb	r2, [r1, #1]!
   105bc:	bne	10578 <abort@plt+0x98>
   105c0:	add	r1, sp, #48	; 0x30
   105c4:	mov	r0, #0
   105c8:	bl	104d4 <getrusage@plt>
   105cc:	ldrd	r4, [sp, #48]	; 0x30
   105d0:	mov	r1, #0
   105d4:	add	r0, sp, #12
   105d8:	ldrd	r2, [sp, #56]	; 0x38
   105dc:	strd	r4, [sp, #20]
   105e0:	strd	r2, [sp, #28]
   105e4:	bl	10474 <gettimeofday@plt>
   105e8:	cmp	r7, #0
   105ec:	ble	10610 <abort@plt+0x130>
   105f0:	mov	r4, #0
   105f4:	add	r4, r4, #1
   105f8:	add	r2, sp, #48	; 0x30
   105fc:	mov	r1, r6
   10600:	mov	r0, r8
   10604:	bl	116cc <abort@plt+0x11ec>
   10608:	cmp	r4, r7
   1060c:	bne	105f4 <abort@plt+0x114>
   10610:	mov	r1, #0
   10614:	add	r0, sp, #4
   10618:	vldr	d8, [pc, #328]	; 10768 <abort@plt+0x288>
   1061c:	bl	10474 <gettimeofday@plt>
   10620:	add	r1, sp, #48	; 0x30
   10624:	mov	r0, #0
   10628:	bl	104d4 <getrusage@plt>
   1062c:	ldmib	sp, {r3, lr}
   10630:	movw	r2, #16960	; 0x4240
   10634:	movt	r2, #15
   10638:	movw	r1, #6176	; 0x1820
   1063c:	movt	r1, #1
   10640:	ldr	ip, [sp, #12]
   10644:	mov	r0, #1
   10648:	ldr	r4, [sp, #20]
   1064c:	ldr	r6, [sp, #28]
   10650:	sub	r3, r3, ip
   10654:	ldr	ip, [sp, #16]
   10658:	mla	r3, r2, r3, lr
   1065c:	ldr	lr, [sp, #48]	; 0x30
   10660:	ldr	r5, [sp, #52]	; 0x34
   10664:	sub	r3, r3, ip
   10668:	ldr	ip, [sp, #56]	; 0x38
   1066c:	vmov	s15, r3
   10670:	sub	lr, lr, r4
   10674:	ldr	r4, [sp, #60]	; 0x3c
   10678:	str	r3, [sp, #36]	; 0x24
   1067c:	mla	lr, r2, lr, r5
   10680:	ldr	r3, [sp, #24]
   10684:	sub	ip, ip, r6
   10688:	mla	ip, r2, ip, r4
   1068c:	ldr	r4, [sp, #32]
   10690:	sub	lr, lr, r3
   10694:	vcvt.f64.s32	d7, s15
   10698:	str	lr, [sp, #40]	; 0x28
   1069c:	sub	ip, ip, r4
   106a0:	str	ip, [sp, #44]	; 0x2c
   106a4:	vdiv.f64	d7, d7, d8
   106a8:	vmov	r2, r3, d7
   106ac:	bl	104bc <__printf_chk@plt>
   106b0:	vldr	s15, [sp, #40]	; 0x28
   106b4:	movw	r1, #6192	; 0x1830
   106b8:	movt	r1, #1
   106bc:	mov	r0, #1
   106c0:	vcvt.f64.s32	d7, s15
   106c4:	vdiv.f64	d7, d7, d8
   106c8:	vmov	r2, r3, d7
   106cc:	bl	104bc <__printf_chk@plt>
   106d0:	vldr	s15, [sp, #44]	; 0x2c
   106d4:	movw	r1, #6204	; 0x183c
   106d8:	movt	r1, #1
   106dc:	mov	r0, #1
   106e0:	vcvt.f64.s32	d7, s15
   106e4:	vdiv.f64	d7, d7, d8
   106e8:	vmov	r2, r3, d7
   106ec:	bl	104bc <__printf_chk@plt>
   106f0:	mov	r0, #0
   106f4:	add	sp, sp, #124	; 0x7c
   106f8:	vpop	{d8}
   106fc:	ldrd	r4, [sp]
   10700:	ldrd	r6, [sp, #8]
   10704:	ldrd	r8, [sp, #16]
   10708:	ldrd	sl, [sp, #24]
   1070c:	add	sp, sp, #32
   10710:	pop	{pc}		; (ldr pc, [sp], #4)
   10714:	movw	r0, #8264	; 0x2048
   10718:	movt	r0, #2
   1071c:	ldr	r3, [r4]
   10720:	movw	r2, #6152	; 0x1808
   10724:	movt	r2, #1
   10728:	mov	r1, #1
   1072c:	ldr	r0, [r0]
   10730:	bl	104c8 <__fprintf_chk@plt>
   10734:	mov	r0, #1
   10738:	b	106f4 <abort@plt+0x214>
   1073c:	movw	r0, #8264	; 0x2048
   10740:	movt	r0, #2
   10744:	ldr	r3, [r4]
   10748:	movw	r2, #6124	; 0x17ec
   1074c:	movt	r2, #1
   10750:	mov	r1, #1
   10754:	ldr	r0, [r0]
   10758:	bl	104c8 <__fprintf_chk@plt>
   1075c:	mov	r0, #1
   10760:	bl	104a4 <exit@plt>
   10764:	nop	{0}
   10768:	andeq	r0, r0, r0
   1076c:	smlawbmi	lr, r0, r4, r8
   10770:	mov	fp, #0
   10774:	mov	lr, #0
   10778:	pop	{r1}		; (ldr r1, [sp], #4)
   1077c:	mov	r2, sp
   10780:	push	{r2}		; (str r2, [sp, #-4]!)
   10784:	push	{r0}		; (str r0, [sp, #-4]!)
   10788:	ldr	ip, [pc, #16]	; 107a0 <abort@plt+0x2c0>
   1078c:	push	{ip}		; (str ip, [sp, #-4]!)
   10790:	ldr	r0, [pc, #12]	; 107a4 <abort@plt+0x2c4>
   10794:	ldr	r3, [pc, #12]	; 107a8 <abort@plt+0x2c8>
   10798:	bl	1048c <__libc_start_main@plt>
   1079c:	bl	104e0 <abort@plt>
   107a0:	ldrdeq	r1, [r1], -ip
   107a4:	strdeq	r0, [r1], -r0	; <UNPREDICTABLE>
   107a8:	andeq	r1, r1, ip, ror r7
   107ac:	ldr	r3, [pc, #20]	; 107c8 <abort@plt+0x2e8>
   107b0:	ldr	r2, [pc, #20]	; 107cc <abort@plt+0x2ec>
   107b4:	add	r3, pc, r3
   107b8:	ldr	r2, [r3, r2]
   107bc:	cmp	r2, #0
   107c0:	bxeq	lr
   107c4:	b	10498 <__gmon_start__@plt>
   107c8:	andeq	r1, r1, r4, asr #16
   107cc:	andeq	r0, r0, ip, lsr r0
   107d0:	ldr	r0, [pc, #24]	; 107f0 <abort@plt+0x310>
   107d4:	ldr	r3, [pc, #24]	; 107f4 <abort@plt+0x314>
   107d8:	cmp	r3, r0
   107dc:	bxeq	lr
   107e0:	ldr	r3, [pc, #16]	; 107f8 <abort@plt+0x318>
   107e4:	cmp	r3, #0
   107e8:	bxeq	lr
   107ec:	bx	r3
   107f0:	andeq	r2, r2, r8, asr #32
   107f4:	andeq	r2, r2, r8, asr #32
   107f8:	andeq	r0, r0, r0
   107fc:	ldr	r0, [pc, #36]	; 10828 <abort@plt+0x348>
   10800:	ldr	r1, [pc, #36]	; 1082c <abort@plt+0x34c>
   10804:	sub	r1, r1, r0
   10808:	asr	r1, r1, #2
   1080c:	add	r1, r1, r1, lsr #31
   10810:	asrs	r1, r1, #1
   10814:	bxeq	lr
   10818:	ldr	r3, [pc, #16]	; 10830 <abort@plt+0x350>
   1081c:	cmp	r3, #0
   10820:	bxeq	lr
   10824:	bx	r3
   10828:	andeq	r2, r2, r8, asr #32
   1082c:	andeq	r2, r2, r8, asr #32
   10830:	andeq	r0, r0, r0
   10834:	push	{r4, lr}
   10838:	ldr	r4, [pc, #24]	; 10858 <abort@plt+0x378>
   1083c:	ldrb	r3, [r4]
   10840:	cmp	r3, #0
   10844:	popne	{r4, pc}
   10848:	bl	107d0 <abort@plt+0x2f0>
   1084c:	mov	r3, #1
   10850:	strb	r3, [r4]
   10854:	pop	{r4, pc}
   10858:	andeq	r2, r2, ip, asr #32
   1085c:	b	107fc <abort@plt+0x31c>
   10860:	mov	r3, #0
   10864:	movw	ip, #43913	; 0xab89
   10868:	movt	ip, #61389	; 0xefcd
   1086c:	movw	r1, #56574	; 0xdcfe
   10870:	movt	r1, #39098	; 0x98ba
   10874:	movw	r2, #21622	; 0x5476
   10878:	movt	r2, #4146	; 0x1032
   1087c:	push	{lr}		; (str lr, [sp, #-4]!)
   10880:	movw	lr, #8961	; 0x2301
   10884:	movt	lr, #26437	; 0x6745
   10888:	str	r3, [r0, #20]
   1088c:	str	lr, [r0]
   10890:	str	ip, [r0, #4]
   10894:	str	r1, [r0, #8]
   10898:	strd	r2, [r0, #12]
   1089c:	str	r3, [r0, #24]
   108a0:	pop	{pc}		; (ldr pc, [sp], #4)
   108a4:	mov	r3, r0
   108a8:	mov	r0, r1
   108ac:	ldr	r2, [r3]
   108b0:	str	r2, [r1]
   108b4:	ldr	r2, [r3, #4]
   108b8:	str	r2, [r1, #4]
   108bc:	ldr	r2, [r3, #8]
   108c0:	str	r2, [r1, #8]
   108c4:	ldr	r3, [r3, #12]
   108c8:	str	r3, [r1, #12]
   108cc:	bx	lr
   108d0:	strd	r4, [sp, #-36]!	; 0xffffffdc
   108d4:	mov	r4, r2
   108d8:	bic	r3, r1, #3
   108dc:	ldr	r5, [r2]
   108e0:	ldr	ip, [r2, #20]
   108e4:	strd	r6, [sp, #8]
   108e8:	strd	r8, [sp, #16]
   108ec:	strd	sl, [sp, #24]
   108f0:	str	lr, [sp, #32]
   108f4:	sub	sp, sp, #124	; 0x7c
   108f8:	add	lr, r0, r3
   108fc:	str	r5, [sp, #68]	; 0x44
   10900:	str	r2, [sp, #116]	; 0x74
   10904:	ldr	r2, [r2, #16]
   10908:	adds	r2, r2, r1
   1090c:	movcs	r1, #1
   10910:	movcc	r1, #0
   10914:	cmp	r0, lr
   10918:	mov	lr, r4
   1091c:	ldr	r4, [r4, #4]
   10920:	add	ip, ip, r1
   10924:	str	r2, [lr, #16]
   10928:	ldr	r2, [lr, #8]
   1092c:	str	ip, [lr, #20]
   10930:	str	r4, [sp, #24]
   10934:	str	r2, [sp, #28]
   10938:	ldr	r2, [lr, #12]
   1093c:	str	r2, [sp, #32]
   10940:	bcs	11408 <abort@plt+0xf28>
   10944:	sub	r3, r3, #1
   10948:	add	r2, r0, #128	; 0x80
   1094c:	bic	r3, r3, #63	; 0x3f
   10950:	add	r8, r0, #64	; 0x40
   10954:	add	r3, r3, r2
   10958:	str	r8, [sp, #4]
   1095c:	str	r3, [sp, #76]	; 0x4c
   10960:	movw	r3, #42104	; 0xa478
   10964:	movt	r3, #55146	; 0xd76a
   10968:	str	r3, [sp, #80]	; 0x50
   1096c:	movw	r3, #46934	; 0xb756
   10970:	movt	r3, #59591	; 0xe8c7
   10974:	str	r3, [sp, #84]	; 0x54
   10978:	movw	r3, #28891	; 0x70db
   1097c:	movt	r3, #9248	; 0x2420
   10980:	str	r3, [sp, #88]	; 0x58
   10984:	movw	r3, #52974	; 0xceee
   10988:	movt	r3, #49597	; 0xc1bd
   1098c:	str	r3, [sp, #92]	; 0x5c
   10990:	movw	r3, #50730	; 0xc62a
   10994:	movt	r3, #18311	; 0x4787
   10998:	str	r3, [sp, #96]	; 0x60
   1099c:	movw	r3, #17939	; 0x4613
   109a0:	movt	r3, #43056	; 0xa830
   109a4:	str	r3, [sp, #100]	; 0x64
   109a8:	movw	r3, #38145	; 0x9501
   109ac:	movt	r3, #64838	; 0xfd46
   109b0:	str	r3, [sp, #104]	; 0x68
   109b4:	movw	r3, #39128	; 0x98d8
   109b8:	movt	r3, #27008	; 0x6980
   109bc:	str	r3, [sp, #108]	; 0x6c
   109c0:	movw	r3, #55230	; 0xd7be
   109c4:	movt	r3, #35164	; 0x895c
   109c8:	str	r3, [sp, #112]	; 0x70
   109cc:	ldr	r0, [sp, #4]
   109d0:	ldr	r1, [sp, #68]	; 0x44
   109d4:	ldr	lr, [sp, #80]	; 0x50
   109d8:	ldr	r2, [sp, #32]
   109dc:	ldr	r7, [sp, #24]
   109e0:	add	sl, r1, lr
   109e4:	ldr	r6, [sp, #28]
   109e8:	ldr	lr, [sp, #84]	; 0x54
   109ec:	ldr	r4, [r0, #-64]	; 0xffffffc0
   109f0:	eor	ip, r6, r2
   109f4:	eor	r9, r7, r6
   109f8:	and	ip, ip, r7
   109fc:	ldr	r8, [r0, #-60]	; 0xffffffc4
   10a00:	add	r3, r2, lr
   10a04:	eor	ip, ip, r2
   10a08:	ldr	lr, [sp, #88]	; 0x58
   10a0c:	add	sl, sl, r4
   10a10:	add	sl, ip, sl
   10a14:	add	sl, r7, sl, ror #25
   10a18:	add	r3, r3, r8
   10a1c:	str	r8, [sp, #36]	; 0x24
   10a20:	str	r4, [sp, #72]	; 0x48
   10a24:	movw	r4, #63407	; 0xf7af
   10a28:	movt	r4, #35652	; 0x8b44
   10a2c:	add	r1, r6, lr
   10a30:	ldr	lr, [sp, #92]	; 0x5c
   10a34:	and	r9, r9, sl
   10a38:	eor	r9, r9, r6
   10a3c:	eor	r6, sl, r7
   10a40:	str	r4, [sp, #60]	; 0x3c
   10a44:	add	r9, r9, r3
   10a48:	movw	r4, #4386	; 0x1122
   10a4c:	movt	r4, #27536	; 0x6b90
   10a50:	add	r9, sl, r9, ror #20
   10a54:	add	r2, r7, lr
   10a58:	mov	lr, r0
   10a5c:	mov	ip, lr
   10a60:	ldr	fp, [lr, #-56]	; 0xffffffc8
   10a64:	and	r6, r6, r9
   10a68:	eor	r6, r6, r7
   10a6c:	movw	r0, #4015	; 0xfaf
   10a70:	movt	r0, #62844	; 0xf57c
   10a74:	ldr	r5, [lr, #-44]	; 0xffffffd4
   10a78:	ldr	lr, [lr, #-52]	; 0xffffffcc
   10a7c:	add	r1, r1, fp
   10a80:	add	r6, r6, r1
   10a84:	ldr	r7, [sp, #100]	; 0x64
   10a88:	add	r6, r9, r6, ror #15
   10a8c:	str	lr, [sp, #8]
   10a90:	ldr	r3, [sp, #8]
   10a94:	str	fp, [sp, #40]	; 0x28
   10a98:	ldr	lr, [ip, #-48]	; 0xffffffd0
   10a9c:	str	r5, [sp, #48]	; 0x30
   10aa0:	add	r2, r2, r3
   10aa4:	mov	r3, ip
   10aa8:	ldr	ip, [ip, #-40]	; 0xffffffd8
   10aac:	ldr	r1, [r3, #-32]	; 0xffffffe0
   10ab0:	mov	r8, lr
   10ab4:	movw	lr, #29075	; 0x7193
   10ab8:	movt	lr, #64920	; 0xfd98
   10abc:	add	r0, r8, r0
   10ac0:	add	r0, r0, sl
   10ac4:	mov	fp, ip
   10ac8:	ldr	ip, [r3, #-36]	; 0xffffffdc
   10acc:	str	r1, [sp, #16]
   10ad0:	ldr	r1, [sp, #96]	; 0x60
   10ad4:	str	ip, [sp, #12]
   10ad8:	eor	ip, sl, r9
   10adc:	and	ip, ip, r6
   10ae0:	str	r8, [sp, #44]	; 0x2c
   10ae4:	movw	r8, #17294	; 0x438e
   10ae8:	movt	r8, #42617	; 0xa679
   10aec:	eor	sl, sl, ip
   10af0:	str	fp, [sp, #52]	; 0x34
   10af4:	add	sl, sl, r2
   10af8:	add	fp, fp, r7
   10afc:	add	r1, r5, r1
   10b00:	ldr	r5, [r3, #-28]	; 0xffffffe4
   10b04:	add	fp, fp, r6
   10b08:	add	r1, r1, r9
   10b0c:	movw	r7, #2081	; 0x821
   10b10:	movt	r7, #18868	; 0x49b4
   10b14:	ldr	ip, [r3, #-24]	; 0xffffffe8
   10b18:	eor	r3, r9, r6
   10b1c:	ldr	r2, [sp, #60]	; 0x3c
   10b20:	str	ip, [sp, #20]
   10b24:	add	ip, r6, sl, ror #10
   10b28:	ldr	sl, [sp, #12]
   10b2c:	and	r3, r3, ip
   10b30:	str	r5, [sp, #56]	; 0x38
   10b34:	add	r5, r5, r2
   10b38:	eor	r9, r9, r3
   10b3c:	eor	r3, r6, ip
   10b40:	ldr	r2, [sp, #108]	; 0x6c
   10b44:	add	r0, r9, r0
   10b48:	ldr	r9, [sp, #104]	; 0x68
   10b4c:	add	r0, ip, r0, ror #25
   10b50:	and	r3, r3, r0
   10b54:	eor	r6, r6, r3
   10b58:	add	r1, r6, r1
   10b5c:	ldr	r6, [sp, #20]
   10b60:	add	sl, sl, r9
   10b64:	add	r1, r0, r1, ror #20
   10b68:	ldr	r9, [sp, #16]
   10b6c:	add	sl, sl, ip
   10b70:	eor	r3, r0, r1
   10b74:	add	r5, r5, r1
   10b78:	sub	r6, r6, #41984	; 0xa400
   10b7c:	sub	r6, r6, #79	; 0x4f
   10b80:	add	r9, r9, r2
   10b84:	eor	r2, ip, r0
   10b88:	and	r2, r2, r1
   10b8c:	add	r9, r9, r0
   10b90:	eor	r2, r2, ip
   10b94:	add	fp, r2, fp
   10b98:	ldr	r2, [sp, #4]
   10b9c:	add	fp, r1, fp, ror #15
   10ba0:	and	r3, r3, fp
   10ba4:	add	r6, r6, fp
   10ba8:	eor	r3, r3, r0
   10bac:	movw	r0, #9570	; 0x2562
   10bb0:	movt	r0, #63006	; 0xf61e
   10bb4:	add	sl, r3, sl
   10bb8:	ldr	ip, [r2, #-20]	; 0xffffffec
   10bbc:	add	sl, fp, sl, ror #10
   10bc0:	eor	r2, r1, fp
   10bc4:	ldr	r3, [sp, #112]	; 0x70
   10bc8:	and	r2, r2, sl
   10bcc:	eor	r1, r1, r2
   10bd0:	add	r9, r1, r9
   10bd4:	str	ip, [sp, #60]	; 0x3c
   10bd8:	add	r9, sl, r9, ror #25
   10bdc:	ldr	r1, [sp, #4]
   10be0:	add	ip, ip, r3
   10be4:	eor	r3, fp, sl
   10be8:	and	r3, r3, r9
   10bec:	add	ip, ip, sl
   10bf0:	eor	fp, fp, r3
   10bf4:	eor	r3, sl, r9
   10bf8:	add	r5, fp, r5
   10bfc:	add	r5, r9, r5, ror #20
   10c00:	ldr	r2, [r1, #-16]
   10c04:	and	r3, r3, r5
   10c08:	eor	sl, sl, r3
   10c0c:	eor	r3, r9, r5
   10c10:	add	r6, sl, r6
   10c14:	mov	sl, r1
   10c18:	add	r6, r5, r6, ror #15
   10c1c:	add	r4, r2, r4
   10c20:	ldr	sl, [sl, #-8]
   10c24:	add	r4, r4, r9
   10c28:	and	r3, r3, r6
   10c2c:	eor	r3, r3, r9
   10c30:	ldr	r9, [sp, #52]	; 0x34
   10c34:	add	r3, r3, ip
   10c38:	mov	ip, r1
   10c3c:	ldr	r1, [r1, #-12]
   10c40:	add	r3, r6, r3, ror #10
   10c44:	add	r8, sl, r8
   10c48:	mov	fp, r1
   10c4c:	add	lr, r1, lr
   10c50:	ldr	r1, [sp, #36]	; 0x24
   10c54:	add	lr, lr, r5
   10c58:	str	fp, [sp, #64]	; 0x40
   10c5c:	movw	fp, #4189	; 0x105d
   10c60:	movt	fp, #54831	; 0xd62f
   10c64:	add	r0, r1, r0
   10c68:	eor	r1, r5, r6
   10c6c:	and	r1, r1, r3
   10c70:	eor	r5, r5, r1
   10c74:	eor	r1, r6, r3
   10c78:	add	r4, r5, r4
   10c7c:	movw	r5, #45888	; 0xb340
   10c80:	movt	r5, #49216	; 0xc040
   10c84:	add	r4, r3, r4, ror #25
   10c88:	add	r5, r9, r5
   10c8c:	ldr	r9, [sp, #76]	; 0x4c
   10c90:	and	r1, r1, r4
   10c94:	add	r0, r0, r4
   10c98:	eor	r1, r1, r6
   10c9c:	add	r6, r8, r6
   10ca0:	add	lr, r1, lr
   10ca4:	eor	r1, r3, r4
   10ca8:	add	lr, r4, lr, ror #20
   10cac:	mov	r8, ip
   10cb0:	ldr	ip, [ip, #-4]
   10cb4:	add	r8, r8, #64	; 0x40
   10cb8:	and	r1, r1, lr
   10cbc:	cmp	r9, r8
   10cc0:	eor	r1, r1, r3
   10cc4:	movw	r9, #23121	; 0x5a51
   10cc8:	movt	r9, #9822	; 0x265e
   10ccc:	add	r6, r1, r6
   10cd0:	str	r8, [sp, #4]
   10cd4:	add	r6, lr, r6, ror #15
   10cd8:	eor	r1, r4, lr
   10cdc:	add	r7, ip, r7
   10ce0:	add	r7, r7, r3
   10ce4:	add	r5, r5, lr
   10ce8:	and	r1, r1, r6
   10cec:	movw	r8, #5203	; 0x1453
   10cf0:	movt	r8, #580	; 0x244
   10cf4:	eor	r4, r4, r1
   10cf8:	ldr	r1, [sp, #60]	; 0x3c
   10cfc:	add	r7, r4, r7
   10d00:	add	r7, r6, r7, ror #10
   10d04:	ldr	r4, [sp, #72]	; 0x48
   10d08:	eor	r3, r6, r7
   10d0c:	and	r3, r3, lr
   10d10:	add	r9, r1, r9
   10d14:	eor	r3, r3, r6
   10d18:	add	r9, r9, r6
   10d1c:	add	r0, r3, r0
   10d20:	movw	lr, #51114	; 0xc7aa
   10d24:	movt	lr, #59830	; 0xe9b6
   10d28:	add	r0, r7, r0, ror #27
   10d2c:	add	lr, r4, lr
   10d30:	ldr	r4, [sp, #48]	; 0x30
   10d34:	eor	r1, r7, r0
   10d38:	add	lr, lr, r7
   10d3c:	and	r6, r6, r1
   10d40:	ldr	r1, [sp, #20]
   10d44:	eor	r6, r6, r7
   10d48:	add	r5, r6, r5
   10d4c:	movw	r6, #59009	; 0xe681
   10d50:	movt	r6, #55457	; 0xd8a1
   10d54:	add	r5, r0, r5, ror #23
   10d58:	add	fp, r4, fp
   10d5c:	add	fp, fp, r0
   10d60:	add	r6, ip, r6
   10d64:	eor	r3, r0, r5
   10d68:	add	r8, r1, r8
   10d6c:	and	r3, r3, r7
   10d70:	add	r8, r8, r5
   10d74:	eor	r3, r3, r0
   10d78:	movw	r7, #64456	; 0xfbc8
   10d7c:	movt	r7, #59347	; 0xe7d3
   10d80:	add	r4, r3, r9
   10d84:	add	r4, r5, r4, ror #18
   10d88:	movw	r9, #2006	; 0x7d6
   10d8c:	movt	r9, #49975	; 0xc337
   10d90:	add	r9, sl, r9
   10d94:	eor	r3, r5, r4
   10d98:	add	r6, r6, r4
   10d9c:	and	r0, r0, r3
   10da0:	eor	r0, r0, r5
   10da4:	add	lr, r0, lr
   10da8:	ldr	r0, [sp, #44]	; 0x2c
   10dac:	add	lr, r4, lr, ror #12
   10db0:	eor	r3, r4, lr
   10db4:	and	r3, r3, r5
   10db8:	movw	r5, #52710	; 0xcde6
   10dbc:	movt	r5, #8673	; 0x21e1
   10dc0:	eor	r3, r3, r4
   10dc4:	add	r3, r3, fp
   10dc8:	add	r7, r0, r7
   10dcc:	ldr	r0, [sp, #56]	; 0x38
   10dd0:	add	r3, lr, r3, ror #27
   10dd4:	add	r7, r7, lr
   10dd8:	eor	r1, lr, r3
   10ddc:	and	r1, r1, r4
   10de0:	movw	r4, #3463	; 0xd87
   10de4:	movt	r4, #62677	; 0xf4d5
   10de8:	eor	r1, r1, lr
   10dec:	add	r8, r1, r8
   10df0:	add	r5, r0, r5
   10df4:	ldr	r0, [sp, #16]
   10df8:	add	r8, r3, r8, ror #23
   10dfc:	add	r5, r5, r3
   10e00:	eor	r1, r3, r8
   10e04:	add	r9, r9, r8
   10e08:	and	r1, r1, lr
   10e0c:	ldr	lr, [sp, #8]
   10e10:	eor	r1, r1, r3
   10e14:	add	r1, r1, r6
   10e18:	movw	r6, #5357	; 0x14ed
   10e1c:	movt	r6, #17754	; 0x455a
   10e20:	add	r1, r8, r1, ror #18
   10e24:	add	r6, r0, r6
   10e28:	add	r4, lr, r4
   10e2c:	eor	lr, r8, r1
   10e30:	and	lr, lr, r3
   10e34:	add	r4, r4, r1
   10e38:	eor	lr, lr, r8
   10e3c:	add	r7, lr, r7
   10e40:	add	r7, r1, r7, ror #12
   10e44:	eor	r3, r1, r7
   10e48:	add	r6, r6, r7
   10e4c:	and	r8, r8, r3
   10e50:	ldr	r3, [sp, #64]	; 0x40
   10e54:	eor	r8, r8, r1
   10e58:	add	lr, r8, r5
   10e5c:	movw	r5, #59653	; 0xe905
   10e60:	movt	r5, #43491	; 0xa9e3
   10e64:	add	lr, r7, lr, ror #27
   10e68:	ldr	fp, [sp, #40]	; 0x28
   10e6c:	movw	r8, #41976	; 0xa3f8
   10e70:	movt	r8, #64751	; 0xfcef
   10e74:	eor	r0, r7, lr
   10e78:	add	r5, r3, r5
   10e7c:	and	r0, r0, r1
   10e80:	ldr	r1, [sp, #12]
   10e84:	add	r5, r5, lr
   10e88:	eor	r0, r0, r7
   10e8c:	add	r9, r0, r9
   10e90:	add	r8, fp, r8
   10e94:	add	r9, lr, r9, ror #23
   10e98:	movw	fp, #59972	; 0xea44
   10e9c:	movt	fp, #42174	; 0xa4be
   10ea0:	eor	r3, lr, r9
   10ea4:	add	r8, r8, r9
   10ea8:	and	r7, r7, r3
   10eac:	eor	r7, r7, lr
   10eb0:	add	r0, r7, r4
   10eb4:	movw	r4, #729	; 0x2d9
   10eb8:	movt	r4, #26479	; 0x676f
   10ebc:	add	r0, r9, r0, ror #18
   10ec0:	movw	r7, #19594	; 0x4c8a
   10ec4:	movt	r7, #36138	; 0x8d2a
   10ec8:	add	r4, r1, r4
   10ecc:	eor	r3, r9, r0
   10ed0:	add	r4, r4, r0
   10ed4:	and	r3, r3, lr
   10ed8:	movw	lr, #14658	; 0x3942
   10edc:	movt	lr, #65530	; 0xfffa
   10ee0:	eor	r3, r3, r9
   10ee4:	add	r6, r3, r6
   10ee8:	add	r7, r2, r7
   10eec:	add	r6, r0, r6, ror #12
   10ef0:	eor	r3, r0, r6
   10ef4:	add	r7, r7, r6
   10ef8:	and	r3, r3, r9
   10efc:	ldr	r9, [sp, #60]	; 0x3c
   10f00:	eor	r3, r3, r0
   10f04:	add	r3, r3, r5
   10f08:	ldr	r5, [sp, #48]	; 0x30
   10f0c:	add	r3, r6, r3, ror #27
   10f10:	eor	r1, r6, r3
   10f14:	and	r1, r1, r0
   10f18:	movw	r0, #63105	; 0xf681
   10f1c:	movt	r0, #34673	; 0x8771
   10f20:	eor	r1, r1, r6
   10f24:	add	r8, r1, r8
   10f28:	add	lr, r5, lr
   10f2c:	ldr	r5, [sp, #16]
   10f30:	add	r8, r3, r8, ror #23
   10f34:	add	lr, lr, r3
   10f38:	eor	r1, r3, r8
   10f3c:	and	r1, r1, r6
   10f40:	movw	r6, #14348	; 0x380c
   10f44:	movt	r6, #64997	; 0xfde5
   10f48:	eor	r1, r1, r3
   10f4c:	add	r1, r1, r4
   10f50:	add	r0, r5, r0
   10f54:	add	r1, r8, r1, ror #18
   10f58:	movw	r5, #24866	; 0x6122
   10f5c:	movt	r5, #28061	; 0x6d9d
   10f60:	add	r5, r9, r5
   10f64:	add	r0, r0, r8
   10f68:	eor	r4, r8, r1
   10f6c:	add	r5, r5, r1
   10f70:	and	r3, r3, r4
   10f74:	add	r6, sl, r6
   10f78:	eor	r3, r3, r8
   10f7c:	ldr	r8, [sp, #36]	; 0x24
   10f80:	movw	r9, #53161	; 0xcfa9
   10f84:	movt	r9, #19422	; 0x4bde
   10f88:	add	r7, r3, r7
   10f8c:	add	r7, r1, r7, ror #12
   10f90:	eor	r4, r4, r7
   10f94:	eor	r1, r1, r7
   10f98:	add	lr, r4, lr
   10f9c:	add	r6, r6, r7
   10fa0:	add	lr, r7, lr, ror #28
   10fa4:	add	fp, r8, fp
   10fa8:	movw	r8, #19296	; 0x4b60
   10fac:	movt	r8, #63163	; 0xf6bb
   10fb0:	movw	r4, #48240	; 0xbc70
   10fb4:	movt	r4, #48831	; 0xbebf
   10fb8:	eor	r1, r1, lr
   10fbc:	add	r0, r1, r0
   10fc0:	ldr	r1, [sp, #44]	; 0x2c
   10fc4:	eor	r7, r7, lr
   10fc8:	add	r0, lr, r0, ror #21
   10fcc:	add	fp, fp, lr
   10fd0:	eor	r7, r7, r0
   10fd4:	eor	lr, lr, r0
   10fd8:	add	r3, r7, r5
   10fdc:	ldr	r5, [sp, #64]	; 0x40
   10fe0:	add	r9, r1, r9
   10fe4:	add	r3, r0, r3, ror #16
   10fe8:	ldr	r1, [sp, #12]
   10fec:	add	r9, r9, r0
   10ff0:	eor	r0, r0, r3
   10ff4:	add	r8, r1, r8
   10ff8:	eor	r1, lr, r3
   10ffc:	ldr	lr, [sp, #20]
   11000:	add	r1, r1, r6
   11004:	add	r8, r8, r3
   11008:	add	r1, r3, r1, ror #9
   1100c:	eor	r0, r0, r1
   11010:	eor	r3, r3, r1
   11014:	add	r4, lr, r4
   11018:	add	lr, r0, fp
   1101c:	ldr	fp, [sp, #40]	; 0x28
   11020:	add	lr, r1, lr, ror #28
   11024:	add	r4, r4, r1
   11028:	movw	r0, #32454	; 0x7ec6
   1102c:	movt	r0, #10395	; 0x289b
   11030:	eor	r3, r3, lr
   11034:	eor	r1, r1, lr
   11038:	add	r3, r3, r9
   1103c:	ldr	r9, [sp, #72]	; 0x48
   11040:	add	r0, r5, r0
   11044:	add	r3, lr, r3, ror #21
   11048:	movw	r5, #10234	; 0x27fa
   1104c:	movt	r5, #60065	; 0xeaa1
   11050:	add	r0, r0, lr
   11054:	eor	r1, r1, r3
   11058:	eor	lr, lr, r3
   1105c:	add	r6, r1, r8
   11060:	ldr	r1, [sp, #8]
   11064:	movw	r8, #12421	; 0x3085
   11068:	movt	r8, #54511	; 0xd4ef
   1106c:	add	r6, r3, r6, ror #16
   11070:	add	r5, r9, r5
   11074:	add	r5, r5, r3
   11078:	eor	lr, lr, r6
   1107c:	add	lr, lr, r4
   11080:	movw	r4, #7429	; 0x1d05
   11084:	movt	r4, #1160	; 0x488
   11088:	add	r8, r1, r8
   1108c:	add	lr, r6, lr, ror #9
   11090:	eor	r1, r3, r6
   11094:	ldr	r3, [sp, #52]	; 0x34
   11098:	add	r8, r8, r6
   1109c:	eor	r1, r1, lr
   110a0:	eor	r6, r6, lr
   110a4:	add	r1, r1, r0
   110a8:	movw	r0, #53305	; 0xd039
   110ac:	movt	r0, #55764	; 0xd9d4
   110b0:	add	r1, lr, r1, ror #28
   110b4:	add	r4, r3, r4
   110b8:	ldr	r3, [sp, #56]	; 0x38
   110bc:	add	r4, r4, lr
   110c0:	eor	lr, lr, r1
   110c4:	add	r0, r3, r0
   110c8:	eor	r3, r6, r1
   110cc:	add	r6, r3, r5
   110d0:	movw	r5, #39397	; 0x99e5
   110d4:	movt	r5, #59099	; 0xe6db
   110d8:	add	r6, r1, r6, ror #21
   110dc:	add	r0, r0, r1
   110e0:	add	r5, r2, r5
   110e4:	eor	lr, lr, r6
   110e8:	eor	r3, r1, r6
   110ec:	add	r7, lr, r8
   110f0:	add	r5, r5, r6
   110f4:	add	r7, r6, r7, ror #16
   110f8:	movw	lr, #31992	; 0x7cf8
   110fc:	movt	lr, #8098	; 0x1fa2
   11100:	add	lr, ip, lr
   11104:	eor	r3, r3, r7
   11108:	eor	r6, r6, r7
   1110c:	add	r3, r3, r4
   11110:	add	lr, lr, r7
   11114:	add	r3, r7, r3, ror #9
   11118:	movw	r4, #22117	; 0x5665
   1111c:	movt	r4, #50348	; 0xc4ac
   11120:	add	r4, fp, r4
   11124:	movw	fp, #65431	; 0xff97
   11128:	movt	fp, #17194	; 0x432a
   1112c:	eor	r6, r6, r3
   11130:	add	r6, r6, r0
   11134:	eor	r7, r7, r3
   11138:	add	r6, r3, r6, ror #28
   1113c:	add	r4, r4, r3
   11140:	movw	r0, #8772	; 0x2244
   11144:	movt	r0, #62505	; 0xf429
   11148:	eor	r7, r7, r6
   1114c:	eor	r3, r3, r6
   11150:	add	r7, r7, r5
   11154:	add	r0, r9, r0
   11158:	ldr	r9, [sp, #12]
   1115c:	add	r7, r6, r7, ror #21
   11160:	add	r0, r0, r6
   11164:	movw	r5, #9127	; 0x23a7
   11168:	movt	r5, #43924	; 0xab94
   1116c:	eor	r3, r3, r7
   11170:	eor	r6, r6, r7
   11174:	add	r1, r3, lr
   11178:	add	r5, sl, r5
   1117c:	add	r1, r7, r1, ror #16
   11180:	add	fp, r9, fp
   11184:	mvn	r9, r7
   11188:	movw	lr, #41017	; 0xa039
   1118c:	movt	lr, #64659	; 0xfc93
   11190:	eor	sl, r6, r1
   11194:	mvn	r3, r1
   11198:	add	sl, sl, r4
   1119c:	ldr	r4, [sp, #48]	; 0x30
   111a0:	add	fp, fp, r7
   111a4:	add	sl, r1, sl, ror #9
   111a8:	add	r5, r5, r1
   111ac:	movw	r6, #22979	; 0x59c3
   111b0:	movt	r6, #25947	; 0x655b
   111b4:	orr	r8, r9, sl
   111b8:	mvn	r9, sl
   111bc:	eor	r8, r8, r1
   111c0:	ldr	r1, [sp, #8]
   111c4:	add	r6, r2, r6
   111c8:	add	r8, r8, r0
   111cc:	add	lr, r4, lr
   111d0:	add	r8, sl, r8, ror #26
   111d4:	add	lr, lr, sl
   111d8:	movw	r4, #52370	; 0xcc92
   111dc:	movt	r4, #36620	; 0x8f0c
   111e0:	movw	r0, #62589	; 0xf47d
   111e4:	movt	r0, #65519	; 0xffef
   111e8:	orr	r3, r3, r8
   111ec:	eor	sl, sl, r3
   111f0:	add	r6, r6, r8
   111f4:	add	sl, sl, fp
   111f8:	ldr	fp, [sp, #20]
   111fc:	add	r4, r1, r4
   11200:	add	r7, r8, sl, ror #22
   11204:	mvn	r1, r8
   11208:	ldr	sl, [sp, #36]	; 0x24
   1120c:	orr	r9, r9, r7
   11210:	mvn	r2, r7
   11214:	eor	r8, r8, r9
   11218:	movw	r9, #59104	; 0xe6e0
   1121c:	movt	r9, #65068	; 0xfe2c
   11220:	add	r5, r8, r5
   11224:	ldr	r8, [sp, #16]
   11228:	add	r9, ip, r9
   1122c:	add	r0, fp, r0
   11230:	add	r5, r7, r5, ror #17
   11234:	ldr	ip, [sp, #52]	; 0x34
   11238:	movw	fp, #24017	; 0x5dd1
   1123c:	movt	fp, #34180	; 0x8584
   11240:	add	fp, sl, fp
   11244:	movw	sl, #32335	; 0x7e4f
   11248:	movt	sl, #28584	; 0x6fa8
   1124c:	orr	r1, r1, r5
   11250:	add	sl, r8, sl
   11254:	movw	r8, #17172	; 0x4314
   11258:	movt	r8, #41729	; 0xa301
   1125c:	add	r4, r4, r7
   11260:	add	r8, ip, r8
   11264:	ldr	ip, [sp, #64]	; 0x40
   11268:	eor	r7, r7, r1
   1126c:	add	lr, r7, lr
   11270:	movw	r7, #4513	; 0x11a1
   11274:	movt	r7, #19976	; 0x4e08
   11278:	add	lr, r5, lr, ror #11
   1127c:	mvn	r1, r5
   11280:	add	r0, r0, r5
   11284:	orr	r3, r2, lr
   11288:	mvn	r2, lr
   1128c:	add	r7, ip, r7
   11290:	ldr	ip, [sp, #44]	; 0x2c
   11294:	eor	r5, r5, r3
   11298:	add	r5, r5, r6
   1129c:	movw	r6, #32386	; 0x7e82
   112a0:	movt	r6, #63315	; 0xf753
   112a4:	add	r3, lr, r5, ror #26
   112a8:	add	fp, fp, lr
   112ac:	movw	r5, #62005	; 0xf235
   112b0:	movt	r5, #48442	; 0xbd3a
   112b4:	add	sl, sl, r3
   112b8:	add	r6, ip, r6
   112bc:	orr	ip, r1, r3
   112c0:	eor	ip, ip, lr
   112c4:	mvn	r1, r3
   112c8:	ldr	lr, [sp, #60]	; 0x3c
   112cc:	add	ip, ip, r4
   112d0:	movw	r4, #53947	; 0xd2bb
   112d4:	movt	r4, #10967	; 0x2ad7
   112d8:	add	ip, r3, ip, ror #22
   112dc:	orr	r2, r2, ip
   112e0:	add	r9, r9, ip
   112e4:	eor	r3, r3, r2
   112e8:	mvn	r2, ip
   112ec:	add	r0, r3, r0
   112f0:	ldr	r3, [sp, #40]	; 0x28
   112f4:	add	r5, lr, r5
   112f8:	add	r0, ip, r0, ror #17
   112fc:	movw	lr, #54161	; 0xd391
   11300:	movt	lr, #60294	; 0xeb86
   11304:	orr	r1, r1, r0
   11308:	add	r8, r8, r0
   1130c:	eor	r1, r1, ip
   11310:	add	r1, r1, fp
   11314:	add	r4, r3, r4
   11318:	ldr	r3, [sp, #56]	; 0x38
   1131c:	add	r1, r0, r1, ror #11
   11320:	orr	r2, r2, r1
   11324:	mvn	ip, r1
   11328:	eor	r2, r2, r0
   1132c:	add	r7, r7, r1
   11330:	add	r2, r2, sl
   11334:	add	lr, r3, lr
   11338:	add	r2, r1, r2, ror #26
   1133c:	mvn	r3, r0
   11340:	orr	r3, r3, r2
   11344:	mvn	r0, r2
   11348:	eor	r3, r3, r1
   1134c:	add	r6, r6, r2
   11350:	add	r3, r3, r9
   11354:	add	r3, r2, r3, ror #22
   11358:	orr	ip, ip, r3
   1135c:	mvn	fp, r3
   11360:	eor	ip, ip, r2
   11364:	add	r5, r5, r3
   11368:	add	ip, ip, r8
   1136c:	add	ip, r3, ip, ror #17
   11370:	orr	r0, r0, ip
   11374:	mvn	sl, ip
   11378:	eor	r0, r0, r3
   1137c:	ldr	r3, [sp, #32]
   11380:	add	r4, r4, ip
   11384:	add	r0, r0, r7
   11388:	add	r0, ip, r0, ror #11
   1138c:	orr	fp, fp, r0
   11390:	mvn	r1, r0
   11394:	eor	fp, fp, ip
   11398:	add	lr, lr, r0
   1139c:	add	fp, fp, r6
   113a0:	ldr	r6, [sp, #28]
   113a4:	add	fp, r0, fp, ror #26
   113a8:	orr	sl, sl, fp
   113ac:	mvn	r2, fp
   113b0:	eor	sl, sl, r0
   113b4:	ldr	r0, [sp, #68]	; 0x44
   113b8:	add	sl, sl, r5
   113bc:	add	sl, fp, sl, ror #22
   113c0:	orr	r1, r1, sl
   113c4:	add	r3, r3, sl
   113c8:	eor	r1, r1, fp
   113cc:	add	r0, r0, fp
   113d0:	add	r1, r1, r4
   113d4:	str	r3, [sp, #32]
   113d8:	add	r1, sl, r1, ror #17
   113dc:	str	r0, [sp, #68]	; 0x44
   113e0:	add	r3, r6, r1
   113e4:	orr	r2, r2, r1
   113e8:	eor	r2, r2, sl
   113ec:	str	r3, [sp, #28]
   113f0:	add	r2, r2, lr
   113f4:	ldr	r7, [sp, #24]
   113f8:	add	r2, r1, r2, ror #11
   113fc:	add	r3, r7, r2
   11400:	str	r3, [sp, #24]
   11404:	bne	109cc <abort@plt+0x4ec>
   11408:	ldr	r2, [sp, #68]	; 0x44
   1140c:	ldr	r3, [sp, #116]	; 0x74
   11410:	str	r2, [r3]
   11414:	ldr	r2, [sp, #24]
   11418:	str	r2, [r3, #4]
   1141c:	ldr	r2, [sp, #28]
   11420:	str	r2, [r3, #8]
   11424:	ldr	r2, [sp, #32]
   11428:	str	r2, [r3, #12]
   1142c:	add	sp, sp, #124	; 0x7c
   11430:	ldrd	r4, [sp]
   11434:	ldrd	r6, [sp, #8]
   11438:	ldrd	r8, [sp, #16]
   1143c:	ldrd	sl, [sp, #24]
   11440:	add	sp, sp, #32
   11444:	pop	{pc}		; (ldr pc, [sp], #4)
   11448:	strd	r4, [sp, #-24]!	; 0xffffffe8
   1144c:	mov	r4, r0
   11450:	mov	r5, r1
   11454:	ldr	r0, [r0, #24]
   11458:	ldr	r3, [r4, #16]
   1145c:	ldr	r1, [r4, #20]
   11460:	cmp	r0, #56	; 0x38
   11464:	strd	r6, [sp, #8]
   11468:	add	r7, r4, #28
   1146c:	movcc	r6, #64	; 0x40
   11470:	movcs	r6, #128	; 0x80
   11474:	str	r8, [sp, #16]
   11478:	movcc	r2, #56	; 0x38
   1147c:	movcs	r2, #120	; 0x78
   11480:	str	lr, [sp, #20]
   11484:	movcc	ip, #15
   11488:	movcs	ip, #31
   1148c:	movcc	r8, #14
   11490:	movcs	r8, #30
   11494:	add	ip, r4, ip, lsl #2
   11498:	adds	r3, r3, r0
   1149c:	add	r8, r4, r8, lsl #2
   114a0:	sub	r2, r2, r0
   114a4:	lsr	lr, r3, #29
   114a8:	addcs	r1, r1, #1
   114ac:	add	r0, r7, r0
   114b0:	str	r3, [r4, #16]
   114b4:	lsl	r3, r3, #3
   114b8:	orr	lr, lr, r1, lsl #3
   114bc:	strcs	r1, [r4, #20]
   114c0:	movw	r1, #6216	; 0x1848
   114c4:	movt	r1, #1
   114c8:	str	r3, [r8, #28]
   114cc:	str	lr, [ip, #28]
   114d0:	bl	10468 <memcpy@plt>
   114d4:	mov	r1, r6
   114d8:	mov	r0, r7
   114dc:	mov	r2, r4
   114e0:	bl	108d0 <abort@plt+0x3f0>
   114e4:	mov	r1, r5
   114e8:	mov	r0, r4
   114ec:	ldrd	r4, [sp]
   114f0:	ldrd	r6, [sp, #8]
   114f4:	ldr	r8, [sp, #16]
   114f8:	ldr	lr, [sp, #20]
   114fc:	add	sp, sp, #24
   11500:	b	108a4 <abort@plt+0x3c4>
   11504:	strd	r4, [sp, #-32]!	; 0xffffffe0
   11508:	mov	r5, r2
   1150c:	mov	r4, r0
   11510:	strd	r6, [sp, #8]
   11514:	mov	r6, r1
   11518:	strd	r8, [sp, #16]
   1151c:	ldr	r8, [r2, #24]
   11520:	str	sl, [sp, #24]
   11524:	str	lr, [sp, #28]
   11528:	cmp	r8, #0
   1152c:	bne	11624 <abort@plt+0x1144>
   11530:	cmp	r6, #63	; 0x3f
   11534:	bls	115fc <abort@plt+0x111c>
   11538:	tst	r4, #3
   1153c:	beq	115e4 <abort@plt+0x1104>
   11540:	cmp	r6, #64	; 0x40
   11544:	add	r7, r5, #28
   11548:	beq	116c4 <abort@plt+0x11e4>
   1154c:	sub	r9, r6, #65	; 0x41
   11550:	lsr	r9, r9, #6
   11554:	add	r8, r9, #1
   11558:	add	r8, r4, r8, lsl #6
   1155c:	mov	r3, r4
   11560:	mov	r2, r7
   11564:	add	r4, r4, #64	; 0x40
   11568:	ldr	lr, [r3]
   1156c:	add	r3, r3, #16
   11570:	add	r2, r2, #16
   11574:	ldr	ip, [r3, #-12]
   11578:	ldr	r0, [r3, #-8]
   1157c:	ldr	r1, [r3, #-4]
   11580:	cmp	r3, r4
   11584:	str	lr, [r2, #-16]
   11588:	str	ip, [r2, #-12]
   1158c:	str	r0, [r2, #-8]
   11590:	str	r1, [r2, #-4]
   11594:	bne	11568 <abort@plt+0x1088>
   11598:	mov	r4, r3
   1159c:	mov	r2, r5
   115a0:	mov	r1, #64	; 0x40
   115a4:	mov	r0, r7
   115a8:	bl	108d0 <abort@plt+0x3f0>
   115ac:	cmp	r4, r8
   115b0:	bne	1155c <abort@plt+0x107c>
   115b4:	sub	r6, r6, #64	; 0x40
   115b8:	sub	r6, r6, r9, lsl #6
   115bc:	ldr	r4, [r5, #24]
   115c0:	mov	r1, r8
   115c4:	mov	r2, r6
   115c8:	add	r0, r7, r4
   115cc:	add	r4, r4, r6
   115d0:	bl	10468 <memcpy@plt>
   115d4:	cmp	r4, #63	; 0x3f
   115d8:	bhi	11664 <abort@plt+0x1184>
   115dc:	str	r4, [r5, #24]
   115e0:	b	1160c <abort@plt+0x112c>
   115e4:	bic	r1, r6, #63	; 0x3f
   115e8:	mov	r0, r4
   115ec:	mov	r2, r5
   115f0:	and	r6, r6, #63	; 0x3f
   115f4:	add	r4, r4, r1
   115f8:	bl	108d0 <abort@plt+0x3f0>
   115fc:	cmp	r6, #0
   11600:	movne	r8, r4
   11604:	addne	r7, r5, #28
   11608:	bne	115bc <abort@plt+0x10dc>
   1160c:	ldrd	r4, [sp]
   11610:	ldrd	r6, [sp, #8]
   11614:	ldrd	r8, [sp, #16]
   11618:	ldr	sl, [sp, #24]
   1161c:	add	sp, sp, #28
   11620:	pop	{pc}		; (ldr pc, [sp], #4)
   11624:	rsb	r7, r8, #128	; 0x80
   11628:	add	r9, r2, #28
   1162c:	cmp	r7, r1
   11630:	add	r0, r9, r8
   11634:	movcs	r7, r1
   11638:	mov	r1, r4
   1163c:	mov	r2, r7
   11640:	bl	10468 <memcpy@plt>
   11644:	ldr	r1, [r5, #24]
   11648:	add	r1, r7, r1
   1164c:	cmp	r1, #64	; 0x40
   11650:	str	r1, [r5, #24]
   11654:	bhi	1168c <abort@plt+0x11ac>
   11658:	add	r4, r4, r7
   1165c:	sub	r6, r6, r7
   11660:	b	11530 <abort@plt+0x1050>
   11664:	mov	r2, r5
   11668:	mov	r0, r7
   1166c:	sub	r4, r4, #64	; 0x40
   11670:	mov	r1, #64	; 0x40
   11674:	bl	108d0 <abort@plt+0x3f0>
   11678:	mov	r0, r7
   1167c:	mov	r2, r4
   11680:	add	r1, r5, #92	; 0x5c
   11684:	bl	10468 <memcpy@plt>
   11688:	b	115dc <abort@plt+0x10fc>
   1168c:	mov	r2, r5
   11690:	mov	r0, r9
   11694:	bic	r1, r1, #63	; 0x3f
   11698:	bl	108d0 <abort@plt+0x3f0>
   1169c:	ldr	r3, [r5, #24]
   116a0:	add	r1, r8, r7
   116a4:	mov	r0, r9
   116a8:	bic	r1, r1, #63	; 0x3f
   116ac:	add	r1, r9, r1
   116b0:	and	r3, r3, #63	; 0x3f
   116b4:	mov	r2, r3
   116b8:	str	r3, [r5, #24]
   116bc:	bl	10468 <memcpy@plt>
   116c0:	b	11658 <abort@plt+0x1178>
   116c4:	mov	r8, r4
   116c8:	b	115bc <abort@plt+0x10dc>
   116cc:	movw	ip, #8961	; 0x2301
   116d0:	movt	ip, #26437	; 0x6745
   116d4:	str	r4, [sp, #-8]!
   116d8:	movw	r3, #43913	; 0xab89
   116dc:	movt	r3, #61389	; 0xefcd
   116e0:	str	lr, [sp, #4]
   116e4:	sub	sp, sp, #160	; 0xa0
   116e8:	movw	lr, #56574	; 0xdcfe
   116ec:	movt	lr, #39098	; 0x98ba
   116f0:	mov	r4, r2
   116f4:	str	ip, [sp, #4]
   116f8:	movw	ip, #21622	; 0x5476
   116fc:	movt	ip, #4146	; 0x1032
   11700:	str	r3, [sp, #8]
   11704:	mov	r3, #0
   11708:	add	r2, sp, #4
   1170c:	str	lr, [sp, #12]
   11710:	str	ip, [sp, #16]
   11714:	str	r3, [sp, #20]
   11718:	str	r3, [sp, #24]
   1171c:	str	r3, [sp, #28]
   11720:	bl	11504 <abort@plt+0x1024>
   11724:	mov	r1, r4
   11728:	add	r0, sp, #4
   1172c:	bl	11448 <abort@plt+0xf68>
   11730:	add	sp, sp, #160	; 0xa0
   11734:	ldr	r4, [sp]
   11738:	add	sp, sp, #4
   1173c:	pop	{pc}		; (ldr pc, [sp], #4)
   11740:	cmp	r0, #0
   11744:	beq	11750 <abort@plt+0x1270>
   11748:	blt	11758 <abort@plt+0x1278>
   1174c:	b	10480 <malloc@plt>
   11750:	mov	r0, #1
   11754:	b	10480 <malloc@plt>
   11758:	str	r4, [sp, #-8]!
   1175c:	str	lr, [sp, #4]
   11760:	bl	104b0 <__errno_location@plt>
   11764:	mov	r3, #12
   11768:	ldr	r4, [sp]
   1176c:	add	sp, sp, #4
   11770:	str	r3, [r0]
   11774:	mov	r0, #0
   11778:	pop	{pc}		; (ldr pc, [sp], #4)
   1177c:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   11780:	mov	r7, r0
   11784:	ldr	r6, [pc, #72]	; 117d4 <abort@plt+0x12f4>
   11788:	ldr	r5, [pc, #72]	; 117d8 <abort@plt+0x12f8>
   1178c:	add	r6, pc, r6
   11790:	add	r5, pc, r5
   11794:	sub	r6, r6, r5
   11798:	mov	r8, r1
   1179c:	mov	r9, r2
   117a0:	bl	1043c <strtol@plt-0x20>
   117a4:	asrs	r6, r6, #2
   117a8:	popeq	{r4, r5, r6, r7, r8, r9, sl, pc}
   117ac:	mov	r4, #0
   117b0:	add	r4, r4, #1
   117b4:	ldr	r3, [r5], #4
   117b8:	mov	r2, r9
   117bc:	mov	r1, r8
   117c0:	mov	r0, r7
   117c4:	blx	r3
   117c8:	cmp	r6, r4
   117cc:	bne	117b0 <abort@plt+0x12d0>
   117d0:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   117d4:	andeq	r0, r1, r0, lsl #15
   117d8:	andeq	r0, r1, r8, ror r7
   117dc:	bx	lr

Disassembly of section .fini:

000117e0 <.fini>:
   117e0:	push	{r3, lr}
   117e4:	pop	{r3, pc}
