// Seed: 1224649331
module module_0 (
    input tri id_0,
    input supply0 id_1,
    input uwire id_2,
    output tri id_3,
    output wor id_4,
    input uwire id_5
);
  assign id_4 = 1'b0;
endmodule
module module_1 (
    input tri1 id_0,
    input uwire id_1,
    input tri0 id_2,
    input tri1 id_3,
    input tri0 id_4,
    input tri0 id_5,
    output supply1 id_6
    , id_17,
    input wire id_7,
    input tri id_8,
    input tri1 id_9,
    output tri id_10,
    input supply1 id_11,
    output tri id_12,
    output uwire id_13,
    input uwire id_14,
    input tri0 id_15
);
  id_18(
      .id_0(id_6), .id_1(id_11), .id_2(id_9), .id_3(id_14), .id_4(1), .id_5(id_11)
  ); module_0(
      id_4, id_2, id_4, id_6, id_13, id_3
  );
endmodule
