Running: C:\Xilinx\14.6\ISE_DS\ISE\bin\nt\unwrapped\fuse.exe -intstyle ise -incremental -lib secureip -o D:/BSc_workspace/Bachelor_work/I2C_bus/scl_gen_tb_isim_beh.exe -prj D:/BSc_workspace/Bachelor_work/I2C_bus/scl_gen_tb_beh.prj work.scl_gen_tb 
ISim P.68d (signature 0x8ef4fb42)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Parsing VHDL file "D:/BSc_workspace/Bachelor_work/I2C_bus/scl_gen.vhd" into library work
Parsing VHDL file "D:/BSc_workspace/Bachelor_work/I2C_bus/scl_gen_tb.vhd" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 161644 KB
Fuse CPU Usage: 171 ms
Compiling package standard
Compiling package std_logic_1164
Compiling package numeric_std
Compiling architecture behavioral of entity scl_gen [\scl_gen(4,9)\]
Compiling architecture behavior of entity scl_gen_tb
Time Resolution for simulation is 1ps.
Compiled 6 VHDL Units
Built simulation executable D:/BSc_workspace/Bachelor_work/I2C_bus/scl_gen_tb_isim_beh.exe
Fuse Memory Usage: 177040 KB
Fuse CPU Usage: 264 ms
