// SPDX-License-Identifier: GPL-2.0
/*
 * conduit-gpu: Conduit's guest GPU driver, an NVIDIA ioctl proxy over virtio.
 *
 * Each guest open("/dev/nvidia*") creates a new host FD via the VMM.
 * Ioctls are forwarded over the control virtqueue; mmap requests result
 * in KVM memory slots set up by the VMM so hot-path GPU writes go direct
 * through EPT — no VMM involvement in the render loop.
 *
 * Guest kernel driver — runs inside the VM.
 * Module name: conduit_gpu (in a kernel tree: CONFIG_CONDUIT_GPU).
 */

#include <drm/drm.h>
#include <linux/cdev.h>
#include <linux/compat.h>
#include <linux/completion.h>
#include <linux/dma-buf.h>
#include <linux/dma-mapping.h>
#include <linux/io.h>
#include <linux/kobject.h>
#include <linux/iosys-map.h>
#include <linux/cpu.h>
#include <linux/file.h>
#include <linux/fs.h>
#include <linux/mm.h>
#include <linux/module.h>
#include <linux/mutex.h>
#include <linux/pci-ecam.h>
#include <linux/numa.h>
#include <linux/pci.h>
#include <linux/poll.h>
#include <linux/proc_fs.h>
#include <linux/scatterlist.h>
#include <linux/seq_file.h>
#include <linux/slab.h>
#include <linux/topology.h>
#include <linux/uaccess.h>
#include <linux/version.h>
#if LINUX_VERSION_CODE >= KERNEL_VERSION(6, 12, 0)
#include <linux/unaligned.h>
#else
#include <asm/unaligned.h>
#endif
#include <linux/virtio.h>
#include <linux/virtio_config.h>
#include <linux/virtio_ids.h>

#include <drm/drm_device.h>
#include <drm/drm_drv.h>
#include <drm/drm_file.h>
#include <drm/drm_gem.h>
#include <drm/drm_ioctl.h>
#include <drm/drm_managed.h>
#include <drm/drm_prime.h>

#include "nvgpu_compat.h"

#include "gen/nvgpu_rmalloc_classes.h"
#include "gen/nvgpu_v1v2_rewrites.h"
#include "nvgpu_rm_intercepts.h"
#include "nvgpu_pcimap.h"
#include "nvgpu_devinfo.h"
#include "nvgpu_rmctrl.h"
#include "nvgpu_version.h"
#include "nvgpu_escape.h"

/*
 * module_kset lives in kernel/module/sysfs.c and is NOT exported to modules,
 * so it can only be named directly in an in-tree build.
 */
#ifndef MODULE
extern struct kset *module_kset;
#endif

/* ───────── virtio device identity ───────── */

#define VIRTIO_ID_GPU_NV 45

/* ───────── NVIDIA device node numbers ───────── */

#define NV_MAJOR 195
#define NV_CTL_MINOR 255
#define NV_UVM_MAJOR 237
#define NV_CAPS_MAJOR 240

/* ───────── Wire protocol constants ───────── */

#define NVGPU_MSG_OPEN 1
#define NVGPU_MSG_CLOSE 2
#define NVGPU_MSG_IOCTL 3
#define NVGPU_MSG_MMAP 4
#define NVGPU_MSG_MUNMAP 5
#define NVGPU_MSG_GET_PROC_FILES 6
#define NVGPU_MSG_GET_SYS_FILES 7
/* Host → guest, on the event queue: this handle's descriptor is readable. */
#define NVGPU_MSG_EVENT_READY 8
/* Zero-copy scanout and input, docs/SCANOUT.md. */
#define NVGPU_MSG_SCANOUT_FLIP 20    /* guest -> host, control queue */
#define NVGPU_MSG_SCANOUT_DISABLE 21 /* guest -> host, control queue */
#define NVGPU_MSG_INPUT_EVENT 22     /* host -> guest, event queue */
#define NVGPU_MSG_DISPLAY_MODE 23    /* host -> guest, event queue */
#define NVGPU_MSG_CURSOR_UPDATE 24   /* guest -> host, control queue */
#define NVGPU_MSG_CLIPBOARD_FROM_HOST 25 /* host -> guest, event queue */
#define NVGPU_MSG_CLIPBOARD_TO_HOST 26   /* guest -> host, control queue */
#define NVGPU_MSG_CLIPBOARD_REQUEST 27   /* guest -> host, control queue */

/* "NVAL": opens the allocation-size section of a GET_SYS_FILES response. */
#define NVGPU_ALLOC_SIZE_MAGIC 0x4e56414cu

/* "NVUV": opens the UVM command section of the same response. */
#define NVGPU_UVM_CMD_MAGIC 0x4e565556u

/* "NVOD": opens the OS-descriptor section, which says where each of the three
 * routes that register memory by a CPU address keeps its address. */
#define NVGPU_OSDESC_MAGIC 0x4e564f44u

/* `deep_ptr_offset` when the deep block is a table of guest-physical page
 * runs rather than a buffer. One below NVGPU_DEEP_SEGMENTED, and for the same
 * reason: a parameter block is a few hundred bytes, so no real offset is
 * anywhere near either. Must match protocol/src/pageruns.rs. */
#define NVGPU_DEEP_PAGE_RUNS 0xfffffffeu

/* The most runs one message may carry; the backend holds the same bound. A
 * fully fragmented buffer costs one run per page, so this covers 4 MiB at
 * worst and more when pages coalesce at all. */
#define NVGPU_MAX_PAGE_RUNS 1024
/* `deep_ptr_offset` when the deep block is the runs of the pages that hold
 * the real table, which stays in guest memory: a buffer that scatters into
 * more runs than one message carries. Must match protocol/src/pageruns.rs. */
#define NVGPU_DEEP_PAGE_RUNS_INDIRECT 0xfffffffdu
/* The most runs such a table may hold: as many as fit in the pages a direct
 * table can name, 4 MiB of them. 1 GiB of fully scattered 4 KiB pages, and
 * far more when they coalesce. */
#define NVGPU_MAX_PAGE_RUNS_INDIRECT                                           \
  ((NVGPU_MAX_PAGE_RUNS * 4096u - 8) / 16)
/* And the most pages, which is the backend's 64 GiB: a bound on one message,
 * not on memory -- the guest can only pin what it has. */
#define NVGPU_MAX_PIN_PAGES (16ul << 20)

/* Which file a descriptor inside a UVM parameter block has to name. */
#define NVGPU_UVM_FD_NONE 0
#define NVGPU_UVM_FD_CTL 1
#define NVGPU_UVM_FD_UVM 2
#define NVGPU_UVM_FD_FOREIGN 3

/* device_type values for OPEN */
#define NVGPU_DEV_CTL 255
#define NVGPU_DEV_UVM 256
#define NVGPU_DEV_UVM_TOOLS 257
#define NV_MODESET_MINOR 254
#define NVGPU_DEV_MODESET 258

/*
 * What the backend serves, from config `caps` (device/src/caps.rs holds the
 * same bits). They decide which device nodes exist, so an application sees a
 * host without a feature instead of one whose open fails. A backend from
 * before capabilities sends 0; that is read as everything, as it was then.
 */
#define NVGPU_CAP_COMPUTE (1 << 0)
#define NVGPU_CAP_GRAPHICS (1 << 1)
#define NVGPU_CAP_VIDEO (1 << 2)
#define NVGPU_CAP_UTILITY (1 << 3)
#define NVGPU_CAP_ALL                                                          \
  (NVGPU_CAP_COMPUTE | NVGPU_CAP_GRAPHICS | NVGPU_CAP_VIDEO | NVGPU_CAP_UTILITY)

/* NVIDIA ioctl numbers that require nested-pointer marshalling */
#define NV_ESC_RM_ALLOC_MEMORY 0x27
#define NV_ESC_RM_FREE 0x29
#define NV_ESC_RM_CONTROL 0x2a
#define NV_ESC_RM_ALLOC 0x2b
#define NV_ESC_RM_VID_HEAP_CONTROL 0x4a
#define NV_ESC_RM_GET_EVENT_DATA 0x52
/* nv-ioctl-numbers.h: NV_IOCTL_MAGIC 'F', NV_IOCTL_BASE 200. */
#define NV_IOCTL_MAGIC 'F'
#define NV_ESC_CARD_INFO (200 + 0)
#define NV_ESC_STATUS_CODE (200 + 9)
/* UVM_INITIALIZE ioctl nr */
#define UVM_INITIALIZE_NR 0x30

#define NVGPU_DEV_DRI_BASE 512

/* ───────── Wire protocol structs ───────── */

struct nvgpu_msg_hdr {
  __le32 msg_type;
  __le32 handle;
  __le32 status;
  __le32 padding;
} __packed;

struct nvgpu_open_req {
  struct nvgpu_msg_hdr hdr;
  __le32 device_type;
  __le32 flags;
} __packed;

struct nvgpu_open_resp {
  struct nvgpu_msg_hdr hdr;
} __packed;

/*
 * RM control commands that name an open file by descriptor inside their
 * parameters. The export form carries it after the 16-byte object it names.
 */
#define NVGPU_RM_EXPORT_OBJECT_TO_FD 0x00003d05
#define NVGPU_RM_IMPORT_OBJECT_FROM_FD 0x00003d06
#define NVGPU_RM_EXPORT_FD_OFFSET 16

/* Largest second-level buffer we will carry for one call. */
#define NVGPU_DEEP_MAX (64 * 1024)

/*
 * deep_ptr_offset when the deep block is a segment table rather than one
 * pointer's worth of bytes. See protocol::segments: a parameter block is a few
 * hundred bytes at most, so no real offset comes near this.
 */
#define NVGPU_DEEP_SEGMENTED 0xffffffffu

/*
 * The backend understands a segmented deep block. Without it, a parameter
 * block's pointers are carried the v0.1 way, one per call: a v0.1 backend
 * reads deep_ptr_offset as a real offset, and NVGPU_DEEP_SEGMENTED as an
 * offset is 4294967295 bytes into a 16-byte block, which it refuses -- taking
 * every described control with it.
 */
#define NVGPU_FEATURE_RMCTRL_SEGMENTS (1u << 0)

/*
 * The device has a display (config `features`, docs/SCANOUT.md). Only then is
 * the mode appended to config space read, and only then does the DRM device
 * get a KMS head. A backend without it gets exactly the render-only node it
 * always had.
 *
 * The mode sits after the backend's own 4024-byte layout (which ends with a
 * u64 vram_limit_mib this driver does not read), not after this driver's
 * 4016-byte struct.
 */
#define NVGPU_CFG_DISPLAY (1u << 8)
#define NVGPU_CFG_DISPLAY_OFFSET 4024
/* With NVGPU_CFG_DISPLAY: the host shows a cursor plane as its own pointer
 * image (CursorUpdate), so the head offers one. */
#define NVGPU_CFG_CURSOR (1u << 9)
/* The backend relays nvidia-drm's semaphore-surface fences: a FENCE_CREATE
 * answers with a handle, which gets one EventReady when the host fence
 * signals (docs/SYNC.md, nvgpu_fence.h). Bit 10 is Venus, for Windows. */
#define NVGPU_CFG_DRM_FENCES (1u << 11)
/*
 * The other direction: a virtio *device feature* this driver acks, not a
 * config bit (protocol NVGPU_CFG_TAKES_INPUT = 1 << 12). It tells the backend
 * that this driver consumes INPUT_EVENT on its event queue, so viewer input
 * comes here rather than to the VM's emulated keyboard and tablet. The
 * Windows KMD runs an event queue too and never acks it (docs/SCANOUT.md
 * "Input"). A feature number, for the feature table below.
 */
#define NVGPU_F_TAKES_INPUT 12

/*
 * The largest nvidia-drm GEM parameter struct this driver forwards, and the
 * largest NVKMS block one of them may point at. The first is a stack buffer's
 * size, so it is small on purpose and BUILD_BUG_ON'd against the descriptors
 * that use it; the second only has to refuse a length field that is garbage,
 * since a real NVKMS memory-import block is a few hundred bytes.
 */
#define NVGPU_GEM_OUTER_MAX 32
#define NVGPU_GEM_NESTED_MAX (64 * 1024)

/* Event classes whose allocation parameters name a file of the caller's.
 * NV0005_ALLOC_PARAMETERS is {hParentClient, hSrcResource, hClass,
 * notifyIndex, data}, with `data` 8-byte aligned at 16. */
#define NVGPU_CLASS_EVENT 0x05
#define NVGPU_CLASS_EVENT_OS_EVENT 0x79
#define NVGPU_NV0005_DATA_OFFSET 16

struct nvgpu_ioctl_req {
  struct nvgpu_msg_hdr hdr;
  __le32 cmd;
  __le32 data_len;
  __le32 nested_offset;
  __le32 nested_len;
  __le32 deep_ptr_offset;
  __le32 deep_len;
  /* followed by: data_len bytes top-level struct,
   *              nested_len bytes nested data,
   *              deep_len bytes of what a pointer inside the nested data
   *                  points at, at deep_ptr_offset within it       */
} __packed;

struct nvgpu_ioctl_resp {
  struct nvgpu_msg_hdr hdr;
  __le32 data_len;
  __le32 nested_len;
  __le32 deep_len;
  /* followed by: data_len bytes modified top-level,
   *              nested_len bytes modified nested,
   *              deep_len bytes modified second-level data   */
} __packed;

struct nvgpu_mmap_req {
  struct nvgpu_msg_hdr hdr;
  __le64 size;
  __le64 offset;
  __le32 prot;
  __le32 padding;
} __packed;

struct nvgpu_mmap_resp {
  struct nvgpu_msg_hdr hdr;
  __le64 guest_phys_addr;
  __le64 size;
  __le32 mapping_id;
  __le32 padding;
} __packed;

struct nvgpu_munmap_req {
  struct nvgpu_msg_hdr hdr;
  __le32 mapping_id;
  __le32 padding;
} __packed;

struct nvgpu_munmap_resp {
  struct nvgpu_msg_hdr hdr;
} __packed;

/* VMM response: stream of nvgpu_proc_file_entry records,
 * terminated by an entry with path_len == 0 */
struct nvgpu_proc_file_entry {
  __le32 path_len;    /* bytes in path[], 0 = end of stream */
  __le32 content_len; /* bytes in content[] */
  /* followed by: path_len bytes of path (no NUL),
   *              content_len bytes of content          */
} __packed;

/* Per-GPU slot in VMM config space — 476 bytes.
 *
 * info_text was 1060, which made this struct 1088 and the whole config 8912.
 * That cannot be delivered: virtio_pci_modern_dev.c maps the device config
 * capability with PAGE_SIZE as its maximum and silently truncates anything
 * longer ("length > size" -> "length = size"), so every field past 4096 read
 * back out of range and BUG'd in virtio_cread_bytes. The whole config must fit
 * in one page, and 448 bytes leaves room for the ~278 these files actually
 * contain while keeping all eight slots.
 */
struct conduit_gpu_slot {
  char pci_addr[16];    /*    0.. 16  directory name          */
  __le32 minor;         /*   16.. 20  /dev/nvidia<minor>      */
  __le32 info_len;      /*   20.. 24  valid bytes in info_text */
  __le32 padding[1];    /*   24.. 28                          */
  char info_text[448];  /*   28.. 476 raw information content  */
} __packed;             /* 476 bytes */

/* Where one route that registers memory by address keeps its fields. */
struct nvgpu_osdesc_route {
  u32 params_size; /* sizeof the block this route carries */
  u32 address_at;  /* byte offset of the NvP64 CPU address */
  u32 limit_at;    /* byte offset of the NvU64 limit, which is length - 1 */
  u32 type_at;     /* byte offset of the descriptor type, or ~0 for none */
};

/* The three routes, and what tells one call from another. */
struct nvgpu_osdesc {
  bool valid;
  u32 class_id;              /* NV01_MEMORY_SYSTEM_OS_DESCRIPTOR */
  u32 vid_heap_function;     /* NVOS32_FUNCTION_ALLOC_OS_DESCRIPTOR */
  u32 vid_heap_function_at;  /* where that function number sits */
  u32 alloc_memory_class_at; /* NVOS02 carries its class in its parameters */
  u32 virtual_address;       /* NVOS32_DESCRIPTOR_TYPE_VIRTUAL_ADDRESS */
  u32 alloc_memory_status_at;
  u32 vid_heap_status_at;
  u32 vid_heap_hmemory_at; /* the handle the heap route reports back under */
  struct nvgpu_osdesc_route alloc;
  struct nvgpu_osdesc_route alloc_memory;
  struct nvgpu_osdesc_route vid_heap;
};

/* One UVM call, as the backend read it out of the host's release. */
struct nvgpu_uvm_cmd {
  u32 num;         /* the whole ioctl number, not _IOC_NR */
  u32 params_size; /* sizeof the parameter struct */
  u32 fd_kind;     /* NVGPU_UVM_FD_*: which file the descriptor names */
  u32 fd_at;       /* byte offset of that descriptor */
};

struct nvgpu_fd_translation_entry {
  __le32 nr;
  __le32 payload_offset;
} __packed;

/* VMM config space layout */
struct conduit_gpu_config {
  char driver_version[32];               /* 0.. 32  */
  __le32 num_gpus;                       /* 32.. 36 */
  __le32 caps;                           /* 36.. 40 */
  __le32 gpu_device_ids[8];              /* 40.. 72 */
  struct conduit_gpu_slot gpus[8]; /* 72..    */
  __le32 num_fd_translations;
  /*
   * What the backend can do beyond v0.1, as NVGPU_FEATURE_* bits. This field
   * was padding, and a backend from before it sends zero -- which is exactly
   * "none of these", so no version is needed to read it.
   */
  __le32 features;
  struct nvgpu_fd_translation_entry fd_translations[16];
} __packed;

static_assert(sizeof(struct conduit_gpu_slot) == 476,
              "gpu_slot size mismatch");
static_assert(sizeof(struct conduit_gpu_config) == 4016,
              "conduit_gpu_config size mismatch with VMM");
static_assert(offsetof(struct conduit_gpu_config, num_fd_translations) ==
                  3880,
              "fd_translations offset mismatch with VMM");

/* The reason every number above is what it is. A guest cannot see past one
 * page of device config, so a layout that does not fit is not a tight fit --
 * it is unreadable. */
static_assert(sizeof(struct conduit_gpu_config) <= 4096,
              "config space must fit in one page; see virtio_pci_modern_dev.c");

/* ───────── NVIDIA ioctl parameter structs ───────── */

struct NVOS54_PARAMETERS {
  __le32 hClient;
  __le32 hObject;
  __le32 cmd;
  __le32 flags;
  __le64 params; /* pointer to sub-command data in guest VA */
  __le32 paramsSize;
  __le32 status;
} __packed;

struct NVOS64_PARAMETERS {
  __le32 hRoot;
  __le32 hObjectParent;
  __le32 hObjectNew;
  __le32 hClass;
  __le64 pAllocParms;      /* pointer to class-specific alloc params */
  __le64 pRightsRequested; /* usually NULL */
  __le32 paramsSize;
  __le32 flags;
  __le32 status;
  /*
   * Tail padding, and it is part of the ABI rather than an artefact.
   * NVIDIA's NVOS64_PARAMETERS is naturally aligned, and its NvP64 members
   * give the struct 8-byte alignment, so the compiler rounds 44 up to 48.
   * __packed here removed that, and the guest sent 44-byte RM_ALLOCs to a
   * host driver expecting 48 -- confirmed against a capture of 463 calls on
   * 615.71.09, every one of them 48 bytes.
   */
  __le32 reserved;
} __packed;

static_assert(sizeof(struct NVOS64_PARAMETERS) == 48,
              "RM_ALLOC parameter struct must match the host driver ABI");

/* NV_ESC_RM_GET_EVENT_DATA (nvos.h): RM copies one NvUnixEvent -- hObject,
 * NotifyIndex, info32, info16 -- to pEvent. */
struct NVOS41_PARAMETERS {
  __le64 pEvent;
  __le32 MoreEvents;
  __le32 status;
};

#define NVGPU_NV_UNIX_EVENT_SIZE 16

static_assert(sizeof(struct NVOS41_PARAMETERS) == 16,
              "GET_EVENT_DATA parameter struct must match the host driver ABI");

/* ───────── Driver state ───────── */

struct nvgpu_device;
struct nvgpu_kms;
struct nvgpu_input;
struct nvgpu_fence_dom;

/* The shared memory region device memory is placed in, id 1. */
#define NVGPU_SHM_ID 1
/* The UVM aperture: one slot per CUDA semaphore pool, see nvgpu_mmap(). */
#define NVGPU_SHM_ID_APERTURE 2

/*
 * Which capability bits GET_DEV_INFO claims. Parameters rather than constants
 * because what the ICD asks for next depends on them, and the cost of being
 * wrong is a device that will not initialise -- cheaper to sweep than to
 * rebuild. Both default off: the ioctls behind them are not forwarded.
 */
/*
 * supports_alloc is on by default now, because the ioctls behind it work: a
 * Wayland client presents and 616 frames were encoded and decoded clean with
 * it set. It stays a parameter so it can be turned off to tell a GEM problem
 * from everything else in one boot.
 */
static int nvgpu_claim_alloc = 1;
module_param_named(claim_alloc, nvgpu_claim_alloc, int, 0444);
MODULE_PARM_DESC(claim_alloc, "GET_DEV_INFO reports supports_alloc");
/*
 * supports_sync_fd stays off: PRIME_FENCE_CONTEXT_CREATE and
 * GEM_PRIME_FENCE_ATTACH (0x05, 0x06) are still not forwarded. Nothing has
 * asked for them -- no unhandled-ioctl line names either -- so the encode path
 * does not need them, and claiming a capability nothing serves is what rung 5
 * cost us.
 */
static int nvgpu_claim_sync_fd;
module_param_named(claim_sync_fd, nvgpu_claim_sync_fd, int, 0444);
MODULE_PARM_DESC(claim_sync_fd, "GET_DEV_INFO reports supports_sync_fd");

/*
 * Explicit sync (docs/SYNC.md): DRM syncobjs on the node, and the semaphore
 * surface fences behind supports_semsurf and supports_sync_fd, which is what
 * makes a compositor offer linux-drm-syncobj-v1 and NVIDIA's egl-wayland2
 * work at all. On whenever the backend relays fences and the host's node has
 * semaphore surfaces; a parameter so one boot can tell a fence problem from
 * everything else.
 */
static int nvgpu_explicit_sync = 1;
module_param_named(explicit_sync, nvgpu_explicit_sync, int, 0444);
MODULE_PARM_DESC(explicit_sync, "DRM syncobjs and GPU fences, when the backend relays them");

/*
 * Whether a wait on one of these descriptors can wait.
 *
 * On, `.poll` reports nothing until the host says a descriptor is readable, so
 * NVIDIA's user-mode driver sleeps between frames the way it does on bare
 * metal. Off, there is no `.poll` state to consult and the VFS reports every
 * descriptor ready -- the old behaviour, which spun.
 *
 * Measured on an RTX 3060, unpaced at ~100 fps: a guest cost 12.26 s of CPU
 * over a 12 s run with this off, and 0.64 s with it on, for the same frame
 * rate. The host itself costs 0.40 s. It is a parameter because the trade is
 * not free -- a paced encode run gives up ~11% of its frames to the wake, see
 * the write-up -- and because a switch is how the next person re-takes both
 * numbers without a rebuild.
 */
static int nvgpu_poll_events = 1;
module_param_named(poll_events, nvgpu_poll_events, int, 0444);
MODULE_PARM_DESC(poll_events, "a wait on a device descriptor really waits");

/*
 * Microseconds to look for the event before sleeping for it.
 *
 * Sleeping is not cheap here. The wake has to travel the host's epoll, the
 * event queue, an interrupt and a halted vCPU, and measured end to end that is
 * ~0.35 ms -- against 0.049 ms for a whole frame at cost 0. So a guest that
 * sleeps on every frame pays more in wake than it spends drawing, which is how
 * an encode run lost ~11% of its frames.
 *
 * Spinning first is the usual answer to that, and it was measured here rather
 * than assumed: **it does not help, and it is off.** At 80, 300 and 600 us the
 * late-frame count in a paced encode run went 33, 49 and 62 out of ~550, against
 * 53 with no spin at all -- noise, not a trend -- while CPU went from 0.39 s to
 * 0.99 s over a 12 s run. The waits that hurt are not the short ones.
 *
 * Kept as a knob because it is the obvious thing to try, and a number beats
 * trying it again.
 */
/*
 * Microseconds a caller spins on the control queue for its answer before
 * sleeping. An answer that comes back inside the spin skips the interrupt's
 * wake-up and the scheduler, which is most of a forwarded call's cost when
 * the host answers in a few microseconds. Measured on an RTX 3060, answers
 * land within 5 us, so 10 catches them and costs a slow call at most that
 * much CPU before it sleeps as before. 0 never spins.
 */
static int nvgpu_rpc_spin_us = 10;
module_param_named(rpc_spin_us, nvgpu_rpc_spin_us, int, 0644);
MODULE_PARM_DESC(rpc_spin_us, "microseconds to spin for a control-queue answer before sleeping");

static int nvgpu_poll_spin_us;
module_param_named(poll_spin_us, nvgpu_poll_spin_us, int, 0644);
MODULE_PARM_DESC(poll_spin_us, "microseconds to spin before sleeping for an event");

/* name_len, major, minor, slot_index, then the dev_info record. */
#define NVGPU_DRI_RECORD_BYTES (16 + NVGPU_DI_WIRE_BYTES)

struct nvgpu_dri_dev {
  char name[32];
  u32 major;
  u32 minor;
  /* Which GPU slot this node hangs off. Ours, not NVIDIA's -- it is matched
   * against the GPU's minor, and is not the gpu_id GET_DEV_INFO reports. */
  u32 slot_index;
  /* GET_DEV_INFO as the host's own node answered it, decoded by the backend
   * into named fields. Passed through rather than reconstructed here: the
   * gpu_id in it is what the ICD matches a DRM node to an RM device by, and
   * the page-kind and sector-layout fields are per-architecture. It is not
   * the layout of any release; the caller's own is chosen when it asks. */
  struct nvgpu_devinfo dev_info;
  struct cdev cdev;
  /* The registered DRM device, which owns the node and its sysfs tree. */
  struct drm_device *drm;
  /* The virtual KMS head, on the first node only and only with a display. */
  struct nvgpu_kms *kms;
  bool registered;
  u32 index;
  struct nvgpu_device *dev;
  /* Files open on the DRM node, counted by nvgpu_drm_open()/_postclose():
   * the last one to close hands the display back (nvgpu_kms_lastclose()). */
  struct mutex open_lock;
  unsigned int open_files;
  /* sysfs drm tree under the PCI device — required by Vulkan ICD */
  struct kobject *drm_kobj;      /* .../pci_addr/drm          */
  struct kobject *drm_node_kobj; /* .../pci_addr/drm/<name>   */
};

struct nvgpu_numa_attr {
  struct kobj_attribute kattr;
  struct nvgpu_device *dev;
  char *(*get_buf)(struct nvgpu_device *);
};

/* ── Fake PCI device state ── */
struct nvgpu_pci_slot {
  char pci_addr[16]; /* the guest's: "0010:08:00.0" (nvgpu_pcimap.h) */
  /*
   * Raw config space, the full extended 4 KiB of it and not the first 256
   * bytes.
   *
   * PCIe puts the extended capabilities above 256, and NVIDIA's userspace
   * reads them: with a 256-byte window nvidia-smi reports the PCIe link width
   * as an error while every neighbouring field is right, because the
   * capability it comes from is past the end of what this serves. The host
   * sends all 4096 bytes; there is no reason to keep only the first
   * sixteenth.
   */
  u8 config[4096];   /* raw config space    */
  bool config_valid;
  u32 domain; /* the guest domain, never the host's */
  u8 bus_nr;
  u8 slot;
  u8 func;
};

/*
 * The PCI core reads a bus's sysdata as the architecture's own type. On x86
 * that is `struct pci_sysdata`, and the fields below have to line up with the
 * front of it:
 *
 *     struct pci_sysdata { int domain; int node; ... };
 *
 * `domain` was mirrored here from the start, for pci_domain_nr(). `node` was
 * not, and everything after `domain` in this struct was therefore read as the
 * bus's NUMA node -- that is, the first four bytes of the PCI address string,
 * "0000", or 0x30303030. It went unnoticed because it is only ever read under
 * CONFIG_NUMA, which the guest kernel did not have; turn it on and the first
 * allocation the DRM core makes against this device oopses in ___slab_alloc,
 * indexing a node array a billion entries past its end.
 *
 * Mirrored rather than embedded so the struct stays buildable where
 * `struct pci_sysdata` is not the arch's sysdata type; the layout is what
 * matters, and a wrong one is silent.
 *
 * The rest of x86's struct -- the ACPI companion, IOMMU data, MSI fwnode and
 * VMD device pointers, as configured -- is read too: is_vmd() follows
 * vmd_dev on any kernel built with CONFIG_VMD, which distribution kernels
 * are. Those words used to be the address string and the first bytes of the
 * config space; `arch_rest` keeps them NULL (the device struct is zeroed).
 */
struct nvgpu_pci_root {
  int domain; /* MUST be first — x86 pci_domain_nr()
               * reads domain from sysdata offset 0 */
  int node;   /* MUST be second — x86 pcibus_to_node()
               * reads the NUMA node from sysdata offset 4 */
  void *arch_rest[8]; /* the rest of struct pci_sysdata: all NULL */
  struct nvgpu_pci_slot slot;
  int gpu_index; /* which of gpu_slots[] this mirrors */
  struct nvgpu_device *nvdev; /* back pointer        */
  struct pci_host_bridge *bridge;
  struct pci_dev *pdev; /* first (only) device on this bus */
  bool registered;
};

#ifdef CONFIG_X86
static_assert(offsetof(struct nvgpu_pci_root, domain) ==
                  offsetof(struct pci_sysdata, domain) &&
              offsetof(struct nvgpu_pci_root, node) ==
                  offsetof(struct pci_sysdata, node) &&
              offsetof(struct nvgpu_pci_root, slot) >=
                  sizeof(struct pci_sysdata),
              "nvgpu_pci_root must cover x86's struct pci_sysdata");
#endif

struct nvgpu_device {
  /*
   * The device's own lifetime, which is not the binding's. remove() is where
   * the device goes away; this structure has to outlive it for as long as
   * anything still names it: an open /dev/nvidia* (each cdev below names this
   * as its parent, so the cdev core holds a reference until the last opener
   * is gone) and a DRM device (a reference per drm_device, given back by a
   * managed action once its last file and dma-buf are gone). Never added to
   * sysfs; it is only the count. See nvgpu_dev_get() / nvgpu_dev_put().
   */
  struct kobject lifetime;
  /*
   * Set by remove() before it resets the device, under vq_lock: the control
   * queue is going away, and every send from then on fails at once with
   * -ENODEV instead of adding to a queue the device no longer serves.
   */
  bool dead;

  /*
   * Where the VMM placed the window, read out of this device's own shared
   * memory region. Zero-length when the VMM offers none, in which case device
   * memory can be mapped on the host but never reached from here.
   */
  struct virtio_shm_region window;
  struct virtio_shm_region aperture;
  struct virtio_device *vdev;
  struct virtqueue *ctrl_vq;
  struct virtqueue *event_vq;

  /* Character device registration */
  struct cdev cdev_gpu[248]; /* /dev/nvidia0 … nvidia247 */
  struct cdev cdev_ctl;      /* /dev/nvidiactl            */
  struct cdev cdev_uvm;      /* /dev/nvidia-uvm           */
  dev_t uvm_devno;           /* dynamic major for UVM     */
  struct cdev cdev_caps;     /* /dev/nvidia-caps */
  dev_t caps_devno;          /* dynamic major for nvidia-caps */
  struct cdev cdev_modeset;  /* /dev/nvidia-modeset */
  dev_t modeset_devno;

  /* Config read from VMM */
  char driver_version[32];
  /* RM controls whose parameters carry a pointer RM dereferences, for this
   * host release. NULL when none covers it: the backend then refuses every
   * such control, and this half sends no segments for them.
   */
  const struct nvgpu_rmctrl_table *rmctrl;
  u32 num_gpus;
  u32 caps;
  /* caps was 0: a backend that predates them, served as v0.1 was. */
  bool legacy_caps;
  /* Which optional nodes probe registered, so remove() undoes only those. */
  bool has_uvm;
  bool has_uvm_tools;
  bool has_modeset;
  /* cdev_caps was added: only then may remove() delete it, since deleting
   * a cdev gives back the reference its cdev_add() took on the device. */
  bool has_caps_cdev;

  /*
   * Serialises every operation on the control queue: adding a request in
   * process context and taking finished ones back in the interrupt. A
   * virtqueue is not safe to use from two places at once, so a spinlock,
   * taken with interrupts off.
   */
  spinlock_t vq_lock;

  /* GPU slots read from config space at probe */
  struct conduit_gpu_slot gpu_slots[8];

  /* FD translation table received from backend */
  struct nvgpu_fd_translation_entry fd_translations[16];
  /* NVGPU_FEATURE_* the backend published. Zero from a v0.1 backend. */
  u32 features;
  u32 num_fd_translations;

  /* Host fences as guest fences (nvgpu_fence.h); NULL without
   * NVGPU_CFG_DRM_FENCES. Read from the event-queue interrupt. */
  struct nvgpu_fence_dom *fences;

  /* NVGPU_CFG_DISPLAY: the preferred mode, and the input devices fed by
   * InputEvent batches. `input` is read from the event-queue interrupt. */
  bool has_display;
  bool has_cursor;
  u32 display_width, display_height, display_refresh_hz;
  struct nvgpu_input *input;
  /* The head DisplayMode events go to; RCU-published like `input`, read
   * from the event-queue interrupt. */
  struct nvgpu_kms __rcu *kms_ev;
  /* /dev/conduit-clipboard (nvgpu_clipboard.h); NULL without one. Read from
   * the event-queue interrupt. */
  struct nvgpu_clip *clip;

  /* Every open descriptor, so an event naming a handle can find its file. */
  struct list_head fds;
  spinlock_t fds_lock;
  struct nvgpu_event_buf *event_bufs; /* defined with the event queue below */

  /* ── DRI device nodes ── */
#define NVGPU_MAX_DRI_DEVS 8
  struct nvgpu_dri_dev dri_devs[NVGPU_MAX_DRI_DEVS];
  int num_dri_devs;

  /*
   * What RM sizes each allocation at, as the backend read it out of the
   * release the host is actually running. Empty until GET_SYS_FILES answers,
   * and empty against a backend too old to say, in which case the compiled-in
   * table in gen/nvgpu_rmalloc_classes.h is used as it was before.
   */
#define NVGPU_MAX_ALLOC_SIZES 256
  struct {
    u32 class_id;
    u32 params_size;
  } alloc_sizes[NVGPU_MAX_ALLOC_SIZES];
  int num_alloc_sizes;

  /*
   * The sizes the host release's kernel module takes for each escape. Empty
   * until GET_SYS_FILES answers, and against a backend too old to send it:
   * nothing is then refused here, and the backend's own check stands.
   */
  struct nvgpu_escape_size escape_sizes[NVGPU_MAX_ESCAPE_SIZES];
  int num_escape_sizes;

  /*
   * The UVM calls the host release takes: the whole ioctl number, the size of
   * its parameter block, and where a descriptor sits in it.
   *
   * Neither size nor offset can be had from the ioctl number here. UVM puts
   * 0x3000 in the size field of every one of them -- an upper bound, not a
   * struct -- and _IOC_NR cannot tell UVM_INITIALIZE (0x30000001) from
   * UVM_RESERVE_VA (1). Empty until GET_SYS_FILES answers, and a UVM call
   * that is not here is refused rather than forwarded at a guessed size.
   */
#define NVGPU_MAX_UVM_CMDS 128
  struct nvgpu_uvm_cmd uvm_cmds[NVGPU_MAX_UVM_CMDS];
  int num_uvm_cmds;

  /*
   * Where the host release keeps the CPU address on each route that lets a
   * caller name memory by one. Not compiled in: the three routes put it in
   * three different places and only the release says where, which is the
   * lesson the allocation sizes taught. `valid` is false until GET_SYS_FILES
   * answers, and without it no registration is attempted -- the backend
   * refuses one with no pages anyway.
   */
  struct nvgpu_osdesc osdesc;

  /* ── PCI sysfs fake hierarchy ── */
  struct kobject *pci_bus_kobj;     /* /sys/bus/pci              */
  struct kobject *pci_devices_kobj; /* /sys/bus/pci/devices      */

#define NVGPU_MAX_PCI_SLOTS 8
  struct nvgpu_pci_root pci_roots[NVGPU_MAX_PCI_SLOTS];
  int num_pci_roots;

  /* Host <-> guest PCI addresses of the GPUs, fixed at probe. */
  struct nvgpu_pcimap pcimap;
};

/* The last reference to the device is gone: nothing names it any more. */
static void nvgpu_dev_release(struct kobject *kobj) {
  kfree(container_of(kobj, struct nvgpu_device, lifetime));
}

static const struct kobj_type nvgpu_dev_ktype = {
    .release = nvgpu_dev_release,
};

static struct nvgpu_device *nvgpu_dev_get(struct nvgpu_device *dev) {
  kobject_get(&dev->lifetime);
  return dev;
}

static void nvgpu_dev_put(struct nvgpu_device *dev) {
  kobject_put(&dev->lifetime);
}

/*
 * Before cdev_add(): the cdev holds the device until the cdev core lets go
 * of it, which is after cdev_del() *and* after the last file opened on it is
 * released -- later than remove() whenever a process still has it open.
 */
static void nvgpu_dev_cdev_init(struct nvgpu_device *dev, struct cdev *cdev,
                                const struct file_operations *fops) {
  cdev_init(cdev, fops);
  cdev->owner = THIS_MODULE;
  cdev_set_parent(cdev, &dev->lifetime);
}

/*
 * Per-open-fd state.
 * Every open("/dev/nvidia*") creates one nvgpu_fd.
 * The VMM keeps a matching host FD identified by handle.
 */
struct nvgpu_fd {
  struct nvgpu_device *dev;
  u32 handle;      /* VMM-assigned handle from OPEN response */
  u32 device_type; /* NVGPU_DEV_*                            */
  /*
   * Waiting for the GPU.
   *
   * NVIDIA's user-mode driver blocks on an RM event by polling the descriptor
   * the event is delivered on. The interrupt is the host's and so is the
   * descriptor that becomes readable, so the host tells us on the event queue
   * and this is where that lands: `pending` is set, `wq` is woken, and a
   * waiter in nvgpu_poll() returns.
   *
   * Before this existed there was no `.poll` at all, and a file_operations
   * with a NULL `.poll` is reported ready by the VFS every single time. The
   * driver's wait returned instantly, forever, so it spun -- a whole core per
   * guest at 100 frames a second.
   */
  wait_queue_head_t wq;
  atomic_t pending;
  struct list_head node; /* dev->fds, for finding this by handle */
  /* Answer to GET_DRM_FILE_UNIQUE_ID, assigned on first ask. Zero means
   * "not yet asked", which is why the counter starts at one. */
  u64 drm_unique_id;
  /*
   * Memory this file registered with RM by CPU address, still pinned.
   *
   * The pages have to stay put for as long as the GPU may reach them, which
   * is until RM is told to free the object -- so the pin outlives the ioctl
   * that made it and is released on the matching free, or on close for
   * whatever a process did not free itself.
   */
  struct list_head pins;
  struct mutex pins_lock;
};

/*
 * One registration's worth of pinned pages.
 *
 * Keyed by what RM called the object, because that is all a later free
 * names it by. The address is kept only for the log: a process may map the
 * same pages at two addresses and RM would still see one object.
 */
struct nvgpu_pin {
  struct list_head link;
  u32 hclient;
  u32 hmemory;
  u64 uaddr;
  unsigned long npages;
  struct page **pages;
};

/* Posted on the event queue for the host to fill; see NVGPU_EVENT_BUFS. */
struct nvgpu_event_buf;

/* class for device_create() */
static struct class *nvgpu_class;

/* ───────── nvidia-drm stub — no DRM subsystem headers needed ───────── */

static long nvgpu_ioctl(struct file *filp, unsigned int cmd, unsigned long arg);
static long nvgpu_ioctl_fd(struct nvgpu_fd *nfd, unsigned int cmd,
                           unsigned long arg);
static long nvgpu_ioctl_simple(struct nvgpu_fd *nfd, unsigned int cmd,
                               void __user *uarg, unsigned int sz);
/* Memory registered by a CPU address; defined with the pinning, further down,
 * but reached from the allocation path above it. */
static const struct nvgpu_osdesc_route *
nvgpu_registration_route(struct nvgpu_device *dev, unsigned int nr,
                         u32 class_id, const void *params, u32 len);
static long nvgpu_ioctl_register_memory(struct nvgpu_fd *nfd, unsigned int cmd,
                                        void __user *uarg, unsigned int sz,
                                        const struct nvgpu_osdesc_route *route,
                                        const void *outer,
                                        unsigned int outer_len,
                                        const void *params,
                                        unsigned int params_len, u32 hclient,
                                        u32 hmemory_at, u32 status_at);

/*
 * A GEM parameter struct that carries a userspace pointer, described well
 * enough to forward: where the pointer sits and where the length beside it
 * does. Both are u64. A struct with no pointer is not described here at all --
 * it goes through nvgpu_ioctl_simple(), which copies the whole thing.
 */
struct nvgpu_gem_nested_desc {
  u32 size;        /* sizeof the parameter struct */
  u32 ptr_offset;  /* byte offset of the u64 userspace pointer */
  u32 size_offset; /* byte offset of the u64 length beside it */
  /*
   * Byte offset, inside the *nested* block, of an `int` file descriptor, or
   * NVGPU_GEM_NO_FD. NVKMS names the memory to import or export by an open
   * file rather than by a handle, and a descriptor number means nothing in the
   * backend's process -- forwarded verbatim it picks out whatever that process
   * happens to have open at that number, which is how this arrived as an
   * NVKMS import that simply refused.
   */
  s32 fd_offset;
  /*
   * Where the GEM handle sits in the outer struct, and which way it travels.
   * `handle_is_out` means the host creates the object and we stand a proxy in
   * front of it before the caller ever sees a number; otherwise the caller
   * names a proxy and we translate it to the host's handle on the way in.
   */
  s32 handle_offset;
  bool handle_is_out;
  /* Offset of the u64 buffer size, used to size the proxy. -1 if none. */
  s32 size_field_offset;
  /* The object made is a semaphore-surface fence context, not memory. */
  bool fence_ctx;
};

#define NVGPU_GEM_NO_FD (-1)
#define NVGPU_GEM_NO_FIELD (-1)

static long nvgpu_ioctl_drm_gem_nested(struct nvgpu_fd *nfd,
                                       struct drm_file *file, unsigned int cmd,
                                       void __user *uarg,
                                       const struct nvgpu_gem_nested_desc *d);

/*
 * ───────── GEM objects, proxied ─────────
 *
 * The host owns the memory and the object that names it. The guest needs an
 * object too, because the ioctls that make a swapchain usable are *core* DRM:
 * PRIME_HANDLE_TO_FD, PRIME_FD_TO_HANDLE and GEM_CLOSE are served by
 * drm_ioctl() out of this node's own object space, and that space was empty.
 * Forwarding those to the host cannot work either -- the dma-buf the host
 * would hand back is a file in the *backend's* process, and a Wayland client
 * has to pass its buffer to a compositor as a descriptor in this guest.
 *
 * So each host GEM object gets a guest object standing in front of it, and the
 * core's own PRIME and handle machinery does the work. Only three things cross
 * the boundary: creating the host object, closing it, and the GEM ioctls that
 * act on it -- each translated from the guest handle to the host one.
 *
 * `owner_handle` is the backend handle of the drm_file the host object belongs
 * to, not of whichever file is asking now. A GEM handle is per drm_file on the
 * host, so an op on this object has to go back to the file that created it,
 * whatever guest process is holding the proxy. That is what lets a compositor
 * PRIME-import a client's buffer and have the forwarded ops still land on the
 * right host object.
 */

/* drm_nvidia_gem_object_type, as GEM_IDENTIFY_OBJECT reports it. */
#define NVGPU_GEM_OBJECT_NVKMS 0
#define NVGPU_GEM_OBJECT_DMABUF 1
#define NVGPU_GEM_OBJECT_USERMEMORY 2
#define NVGPU_GEM_OBJECT_UNKNOWN 0x7fffffff

struct nvgpu_gem_object {
  struct drm_gem_object base;
  struct nvgpu_device *dev;
  u32 owner_handle; /* backend handle of the drm_file owning the host object */
  u32 host_handle;  /* the GEM handle in the host's drm_file */
  u32 obj_type;     /* what GEM_IDENTIFY_OBJECT answers */
  /* A semaphore-surface fence context (nvgpu_fence.h): no memory behind it,
   * so never mapped or exported. */
  bool fence_ctx;
  /*
   * Where the host's memory for this object sits in the shared window, and
   * whether it has been put there yet. Placed on the first map and not before:
   * most buffers are only ever touched by the GPU, and a placement costs a
   * round trip and a slice of a window that is finite.
   *
   * These are the buffer. Everything that hands the memory out -- the node's
   * mmap, the dma-buf's, its vmap, and the addresses an importer gets -- comes
   * from this one placement, so they all name the same bytes on the host.
   */
  struct mutex map_lock;
  u64 window_off;
  u32 mapping_id; /* what the backend takes back in MUNMAP */
  bool window_valid;
};

#define to_nvgpu_gem(o) container_of(o, struct nvgpu_gem_object, base)

/* Defined below; named here because the ioctls that test it come first. */
static const struct drm_gem_object_funcs nvgpu_gem_funcs;

static int nvgpu_gem_proxy_create(struct drm_file *file, struct nvgpu_fd *nfd,
                                  u32 host_handle, size_t size, bool fence_ctx,
                                  u32 *guest_handle);
static int nvgpu_gem_to_host(struct drm_file *file, u32 guest_handle,
                             u32 *host_handle, u32 *owner_handle);
static long nvgpu_gem_identify(struct drm_file *file, void __user *uarg);
static long nvgpu_ioctl_flat_h(struct nvgpu_device *dev, u32 handle,
                               unsigned int cmd, void *kbuf, u32 sz);

/* struct drm_gem_close — UAPI, include/uapi/drm/drm.h */
struct nvgpu_drm_gem_close {
  __u32 handle;
  __u32 pad;
};

/*
 * The nvidia-drm ioctls, answered here rather than through a drm_ioctl_desc
 * table. drm_ioctl() serves the core ones (VERSION and friends) and answers
 * -EINVAL for anything in the driver range, since this driver registers no
 * table of its own; nvgpu_drm_unlocked_ioctl() takes that range first and
 * leaves the rest to the core.
 *
 * All types used below are stable UAPI structs; we define only what we use.
 */

/* _IOC_TYPE byte for DRM ioctls */
#define DRM_IOCTL_BASE 'd'
#define DRM_COMMAND_BASE 0x40

/* DRM_NVIDIA_* are offsets from DRM_COMMAND_BASE */
#define DRM_NVIDIA_GET_DEV_INFO 0x03     /* abs nr 0x43 */
#define DRM_NVIDIA_FENCE_SUPPORTED 0x04  /* abs nr 0x44 */
#define DRM_NVIDIA_DMABUF_SUPPORTED 0x0f /* abs nr 0x4f */
#define DRM_NVIDIA_GET_DRM_FILE_UNIQUE_ID 0x18 /* abs nr 0x58 */
/* Explicit sync, nvgpu_fence.h. */
#define DRM_NVIDIA_SEMSURF_FENCE_CTX_CREATE 0x14 /* abs nr 0x54 */
#define DRM_NVIDIA_SEMSURF_FENCE_CREATE 0x15     /* abs nr 0x55 */
#define DRM_NVIDIA_SEMSURF_FENCE_WAIT 0x16       /* abs nr 0x56 */
#define DRM_NVIDIA_SEMSURF_FENCE_ATTACH 0x17     /* abs nr 0x57 */

/*
 * The GEM ioctls, which are what a swapchain is made of: allocate or import
 * memory, give it a fake mmap offset, hand it out as a dma-buf. They are
 * forwarded to the host's render node rather than answered here -- the memory
 * is the host's and so is the object that names it.
 *
 * Nothing translates the handles in these structs. A GEM handle is per
 * drm_file, and each open of this node holds exactly one open of the host's
 * node (nvgpu_drm_open), so the handle the host issues is already scoped to
 * the file that will use it and means the same thing on both sides.
 */
#define DRM_NVIDIA_GEM_IMPORT_NVKMS_MEMORY 0x01  /* abs nr 0x41 */
#define DRM_NVIDIA_GEM_EXPORT_NVKMS_MEMORY 0x09  /* abs nr 0x49 */
#define DRM_NVIDIA_GEM_MAP_OFFSET 0x0a           /* abs nr 0x4a */
#define DRM_NVIDIA_GEM_ALLOC_NVKMS_MEMORY 0x0b   /* abs nr 0x4b */
#define DRM_NVIDIA_GEM_EXPORT_DMABUF_MEMORY 0x0d /* abs nr 0x4d */
#define DRM_NVIDIA_GEM_IDENTIFY_OBJECT 0x0e      /* abs nr 0x4e */

/*
 * struct drm_nvidia_gem_import_nvkms_memory_params:
 *   u64 mem_size; u64 nvkms_params_ptr; u64 nvkms_params_size;
 *   u32 handle; u32 __pad;
 */
static const struct nvgpu_gem_nested_desc nvgpu_gem_import_nvkms = {
    .size = 32,
    .ptr_offset = 8,
    .size_offset = 16,
    /* struct NvKmsKapiPrivImportMemoryParams { int memFd; ... } */
    .fd_offset = 0,
    .handle_offset = 24,
    .handle_is_out = true,
    .size_field_offset = 0, /* mem_size */
};

/*
 * struct drm_nvidia_gem_export_dmabuf_memory_params:
 *   u32 handle; u32 __pad; u64 nvkms_params_ptr; u64 nvkms_params_size;
 */
static const struct nvgpu_gem_nested_desc nvgpu_gem_export_dmabuf = {
    .size = 24,
    .ptr_offset = 8,
    .size_offset = 16,
    /* struct NvKmsKapiPrivExportMemoryParams { int memFd; } */
    .fd_offset = 0,
    .handle_offset = 0,
    .handle_is_out = false,
    .size_field_offset = NVGPU_GEM_NO_FIELD,
};

/*
 * struct drm_nvidia_semsurf_fence_ctx_create_params:
 *   u64 index; u64 nvkms_params_ptr; u64 nvkms_params_size;
 *   u32 handle; u32 __pad;
 * The block names the semaphore surface by RM client and handle, which are
 * the host's already; no descriptor in it. The handle out is a fence context,
 * a GEM object on the host, so it gets a proxy like memory does.
 */
static const struct nvgpu_gem_nested_desc nvgpu_gem_semsurf_ctx = {
    .size = 32,
    .ptr_offset = 8,
    .size_offset = 16,
    .fd_offset = NVGPU_GEM_NO_FD,
    .handle_offset = 24,
    .handle_is_out = true,
    .size_field_offset = NVGPU_GEM_NO_FIELD,
    .fence_ctx = true,
};

/* Defined with the fences (nvgpu_fence.h), reached from the ioctls below and
 * the event queue. */
static long nvgpu_semsurf_fence_create(struct nvgpu_fd *nfd,
                                       struct drm_file *file, unsigned int cmd,
                                       void __user *uarg);
static long nvgpu_semsurf_fence_wait(struct nvgpu_fd *nfd,
                                     struct drm_file *file, unsigned int cmd,
                                     void __user *uarg);
static long nvgpu_semsurf_fence_attach(struct nvgpu_fd *nfd,
                                       struct drm_file *file, unsigned int cmd,
                                       void __user *uarg);
static bool nvgpu_fence_host_signalled(struct nvgpu_device *dev, u32 handle,
                                       s32 status);

/* Whether this node serves explicit sync: the backend relays fences and the
 * host's own node has semaphore surfaces (its GET_DEV_INFO supports_semsurf). */
static bool nvgpu_dri_fences(const struct nvgpu_dri_dev *dri) {
  return nvgpu_explicit_sync && dri->dev->fences &&
         dri->dev_info.v[NVGPU_DI_SUPPORTS_SEMSURF];
}

/*
 * struct drm_version — UAPI, stable since DRM was upstreamed.
 * Copy of include/uapi/drm/drm.h:struct drm_version so we need
 * no DRM kernel headers.
 */
struct nvgpu_drm_version {
  int version_major;
  int version_minor;
  int version_patchlevel;
  size_t name_len;
  char __user *name;
  size_t date_len;
  char __user *date;
  size_t desc_len;
  char __user *desc;
};

/*
 * nvgpu_drm_handle_ioctl — handle all DRM-layer ioctls on our /dev/dri/..
 * nodes.
 *
 * DRM_IOCTL_VERSION  (nr=0x00) — core ioctl, returns name="nvidia-drm"
 * GET_DEV_INFO       (nr=0x43) — driver ioctl, returns gpu_id etc.
 * FENCE_SUPPORTED    (nr=0x44) — driver ioctl, returns 0
 * DMABUF_SUPPORTED   (nr=0x4f) — driver ioctl, returns 0
 *
 * Everything else → -ENOTTY.
 */
static long nvgpu_drm_handle_ioctl(struct nvgpu_fd *nfd,
                                   struct nvgpu_dri_dev *dri,
                                   struct drm_file *file, unsigned int cmd,
                                   unsigned long arg) {
  unsigned int nr = _IOC_NR(cmd);
  void __user *uarg = (void __user *)arg;

  /* ── DRM_IOCTL_VERSION (type='d', nr=0x00) ── */
  if (nr == 0x00) {
    struct nvgpu_drm_version v;

    if (copy_from_user(&v, uarg, sizeof(v)))
      return -EFAULT;

    v.version_major = 0;
    v.version_minor = 1;
    v.version_patchlevel = 0;

#define FILL_DRM_STR(field, str)                                               \
  do {                                                                         \
    const char *_s = (str);                                                    \
    size_t _sl = strlen(_s);                                                   \
    if (v.field##_len >= _sl && v.field)                                       \
      if (copy_to_user(v.field, _s, _sl))                                      \
        return -EFAULT;                                                        \
    v.field##_len = _sl;                                                       \
  } while (0)

    FILL_DRM_STR(name, "nvidia-drm");
    FILL_DRM_STR(date, "20240101");
    FILL_DRM_STR(desc, "NVIDIA DRM stub");
#undef FILL_DRM_STR

    if (copy_to_user(uarg, &v, sizeof(v)))
      return -EFAULT;

    return 0;
  }

  /* ── Driver ioctls: DRM_COMMAND_BASE .. DRM_COMMAND_END ── */
  if (nr < DRM_COMMAND_BASE || nr >= DRM_COMMAND_END)
    return -ENOTTY;

  switch (nr - DRM_COMMAND_BASE) {

  case DRM_NVIDIA_GET_DEV_INFO: {
    /*
     * Straight from the host's own node. These fields describe how the card
     * lays memory out, and the ICD matches a DRM node to an RM device by the
     * gpu_id among them, so none of them is ours to invent -- the constants
     * that used to be here reported gpu_id 0 where the host says 0x100, and a
     * page kind correct only on the two architectures the comment named.
     */
    struct nvgpu_devinfo info = dri->dev_info;
    const struct nvgpu_devinfo_layout *layout;
    u8 out[NVGPU_DI_WIRE_BYTES];
    bool fences;

    /*
     * The struct is the caller's release's, and its ioctl number says how big
     * that is: 20, 32 or 36 bytes, each a different layout (nvgpu_devinfo.h).
     * This handler answers the user pointer directly rather than through
     * drm_ioctl's buffer, so a layout bigger than the caller's would write
     * past its struct, and one of the wrong shape would hand it every field
     * a word off. A size no release has is refused rather than guessed at.
     */
    layout = nvgpu_devinfo_layout_for_size(_IOC_SIZE(cmd));
    if (!layout || layout->size > sizeof(out)) {
      dev_warn(&nfd->dev->vdev->dev,
               "conduit-gpu: GET_DEV_INFO: no release has a %u-byte struct\n",
               _IOC_SIZE(cmd));
      return -EINVAL;
    }

    /*
     * The three capability bits are the host's answer about the host's node,
     * and this node is not that node: it answers four ioctls and forwards
     * nothing else. Passing them through unchanged is a promise this stub
     * cannot keep -- with supports_semsurf set, the ICD asks for
     * SEMSURF_FENCE_CTX_CREATE (nr 0x54) on every device creation, gets
     * -ENOTTY, and fails the whole vkCreateDevice with
     * ERROR_INITIALIZATION_FAILED.
     *
     * Each stays zero until the ioctls behind it are forwarded:
     *
     *   supports_alloc     GEM_ALLOC_NVKMS_MEMORY, GEM_MAP_OFFSET,
     *                      GEM_EXPORT_DMABUF_MEMORY (0x0b, 0x0a, 0x0d)
     *   supports_semsurf   SEMSURF_FENCE_CTX_CREATE and the three that follow
     *                      it (0x14..0x17): served when nvgpu_dri_fences()
     *   supports_sync_fd   set beside it, as nvidia-drm sets the two: the
     *                      sync_fds are the semaphore-surface ones. The
     *                      legacy PRIME_FENCE_* (0x05, 0x06) stay unserved;
     *                      the parameter can still force the bit on alone.
     *
     * gpu_id, primary_index and the page-kind and sector-layout fields stay
     * as the host reported them: they describe the card, which is genuinely
     * the host's, and the ICD matches a DRM node to an RM device by gpu_id.
     */
    /* The fence ioctls need a drm_file, which the fallback cdev lacks. */
    fences = file && nvgpu_dri_fences(dri);
    info.v[NVGPU_DI_SUPPORTS_ALLOC] = nvgpu_claim_alloc;
    info.v[NVGPU_DI_SUPPORTS_SYNC_FD] = nvgpu_claim_sync_fd || fences;
    info.v[NVGPU_DI_SUPPORTS_SEMSURF] = fences;

    /*
     * primary_index is the number of the DRM node this device is, and it has
     * to be *ours*. The host's number describes the host's /dev/dri, and the
     * ICD uses it to find the node in the guest's: it looks for card<N>,
     * does not find it, associates the device with no DRM node at all, and
     * then reports no dma-buf support -- so a compositor's only buffer path
     * is gone and nothing can present. The symptom is three steps from the
     * cause and names none of it:
     *
     *   drm props: hasPrimary=0 0:0  hasRender=0 0:0
     *   VK_EXT_external_memory_dma_buf absent
     *   vkcube: "Could not find both graphics and present queues"
     *
     * This was invisible for as long as there was one test box, because its
     * NVIDIA card was card0 on the host and card0 in the guest, and passing
     * the host's number through was indistinguishable from getting it right.
     * The second box has an integrated GPU, so its NVIDIA node is card1 --
     * and nothing presented.
     */
    if (file && file->minor && file->minor->dev && file->minor->dev->primary)
      info.v[NVGPU_DI_PRIMARY_INDEX] = file->minor->dev->primary->index;

    memset(out, 0, sizeof(out));
    nvgpu_devinfo_encode(layout, &info, out, layout->size);
    if (copy_to_user(uarg, out, layout->size))
      return -EFAULT;
    return 0;
  }

  case DRM_NVIDIA_GET_DRM_FILE_UNIQUE_ID: {
    /*
     * A number that tells one open of this node from another. The ICD asks
     * for it once a device has been created and uses it to recognise its own
     * file; nothing outside this guest ever sees it, so a counter is a real
     * answer rather than a stub, and it must not restart while the module is
     * loaded or two live files would claim the same id.
     */
    static atomic64_t next_unique_id = ATOMIC64_INIT(1);
    u64 id;

    if (!nfd->drm_unique_id)
      nfd->drm_unique_id = (u64)atomic64_inc_return(&next_unique_id);
    id = nfd->drm_unique_id;

    if (copy_to_user(uarg, &id, sizeof(id)))
      return -EFAULT;
    return 0;
  }

  case DRM_NVIDIA_FENCE_SUPPORTED:
    return 0; /* not supported, no payload */

  case DRM_NVIDIA_DMABUF_SUPPORTED:
    return 0; /* not supported, no payload */

  /*
   * ── GEM: forwarded to the host's render node ──
   *
   * These three are flat -- every field is a value -- so the whole struct
   * goes across and the answer comes back into it.
   */
  case DRM_NVIDIA_GEM_IDENTIFY_OBJECT:
    /* Answered from the proxy; see nvgpu_gem_identify(). */
    if (!file)
      return -ENOTTY;
    return nvgpu_gem_identify(file, uarg);

  case DRM_NVIDIA_GEM_MAP_OFFSET: {
    /*
     * u32 handle IN, u32 pad, u64 offset OUT -- answered here, not forwarded.
     *
     * The offset a caller gets has to be one it can mmap, and it will mmap
     * *this* node. The host's offset names a position in the host's node and
     * would land on whatever this node happens to have at that offset, which
     * is nothing. So the proxy gets an offset of its own, the core's mmap
     * finds it, and nvgpu_gem_object_mmap() maps the host's memory through the
     * shared window. The host's offset is still needed, but only inside the
     * driver, and it is fetched at placement time.
     */
    struct {
      __u32 handle;
      __u32 pad;
      __u64 offset;
    } p;
    struct drm_gem_object *obj;
    int ret;

    if (!file)
      return -ENOTTY;
    if (_IOC_SIZE(cmd) != sizeof(p))
      return -EINVAL;
    if (copy_from_user(&p, uarg, sizeof(p)))
      return -EFAULT;

    obj = drm_gem_object_lookup(file, p.handle);
    if (!obj)
      return -ENOENT;
    if (obj->funcs != &nvgpu_gem_funcs || to_nvgpu_gem(obj)->fence_ctx) {
      drm_gem_object_put(obj);
      return -ENOENT;
    }

    ret = drm_gem_create_mmap_offset(obj);
    if (!ret)
      p.offset = drm_vma_node_offset_addr(&obj->vma_node);
    drm_gem_object_put(obj);
    if (ret)
      return ret;

    if (copy_to_user(uarg, &p, sizeof(p)))
      return -EFAULT;
    return 0;
  }

  case DRM_NVIDIA_GEM_ALLOC_NVKMS_MEMORY: {
    /*
     * u32 handle OUT, u8 block_linear, u8 compressible, u16 pad,
     * u64 memory_size IN, u32 flags, u32 pad
     */
    struct {
      __u32 handle;
      __u8 block_linear;
      __u8 compressible;
      __u16 pad0;
      __u64 memory_size;
      __u32 flags;
      __u32 pad1;
    } p;
    u32 guest_handle;
    long ret;

    if (!file)
      return -ENOTTY;
    if (_IOC_SIZE(cmd) != sizeof(p))
      return -EINVAL;
    if (copy_from_user(&p, uarg, sizeof(p)))
      return -EFAULT;

    ret = nvgpu_ioctl_flat_h(nfd->dev, nfd->handle, cmd, &p, sizeof(p));
    if (ret < 0)
      return ret;

    /* The host's handle never reaches userspace; a proxy stands in for it. */
    ret = nvgpu_gem_proxy_create(file, nfd, p.handle, p.memory_size, false,
                                 &guest_handle);
    if (ret) {
      struct nvgpu_drm_gem_close close = {.handle = p.handle};

      nvgpu_ioctl_flat_h(nfd->dev, nfd->handle, DRM_IOCTL_GEM_CLOSE, &close,
                         sizeof(close));
      return ret;
    }

    p.handle = guest_handle;
    if (copy_to_user(uarg, &p, sizeof(p)))
      return -EFAULT;
    return 0;
  }

  /*
   * These two carry a pointer to an NVKMS parameter block. The guest's
   * address means nothing on the host, so the bytes travel alongside and the
   * backend gives them a host address before the call -- the same shape as
   * nvidia-modeset, which is why both go through one forwarder.
   */
  case DRM_NVIDIA_GEM_IMPORT_NVKMS_MEMORY:
    if (!file)
      return -ENOTTY;
    return nvgpu_ioctl_drm_gem_nested(nfd, file, cmd, uarg,
                                      &nvgpu_gem_import_nvkms);

  case DRM_NVIDIA_GEM_EXPORT_DMABUF_MEMORY:
    if (!file)
      return -ENOTTY;
    return nvgpu_ioctl_drm_gem_nested(nfd, file, cmd, uarg,
                                      &nvgpu_gem_export_dmabuf);

  /*
   * Byte-identical to the one above -- u32 handle, pad, ptr, size, with an
   * NvKmsKapiPrivExportMemoryParams { int memFd; } on the end of the pointer
   * -- so it takes the same descriptor and the same fd swap.
   *
   * This is what the ICD asks after re-importing a descriptor the node itself
   * exported, to learn that the memory behind it is NVKMS memory it can use.
   * Refused, vkGetMemoryFdPropertiesKHR answers memoryTypeBits=0, and the
   * capture layer drops every frame for want of a memory type. It is the
   * paired half of PRIME_FD_TO_HANDLE: the import gives the handle back, this
   * says what is behind it, and neither is any use without the other.
   */
  case DRM_NVIDIA_GEM_EXPORT_NVKMS_MEMORY:
    if (!file)
      return -ENOTTY;
    return nvgpu_ioctl_drm_gem_nested(nfd, file, cmd, uarg,
                                      &nvgpu_gem_export_dmabuf);

  /*
   * ── Explicit sync, nvgpu_fence.h ──
   *
   * Only where GET_DEV_INFO said supports_semsurf; anywhere else they are
   * unhandled, as before, and say so below.
   */
  case DRM_NVIDIA_SEMSURF_FENCE_CTX_CREATE:
    if (!file || !nvgpu_dri_fences(dri))
      goto unhandled;
    return nvgpu_ioctl_drm_gem_nested(nfd, file, cmd, uarg,
                                      &nvgpu_gem_semsurf_ctx);

  case DRM_NVIDIA_SEMSURF_FENCE_CREATE:
    if (!file || !nvgpu_dri_fences(dri))
      goto unhandled;
    return nvgpu_semsurf_fence_create(nfd, file, cmd, uarg);

  case DRM_NVIDIA_SEMSURF_FENCE_WAIT:
    if (!file || !nvgpu_dri_fences(dri))
      goto unhandled;
    return nvgpu_semsurf_fence_wait(nfd, file, cmd, uarg);

  case DRM_NVIDIA_SEMSURF_FENCE_ATTACH:
    if (!file || !nvgpu_dri_fences(dri))
      goto unhandled;
    return nvgpu_semsurf_fence_attach(nfd, file, cmd, uarg);

  default:
  unhandled:
    /*
     * Named rather than silently refused. An ioctl this stub does not answer
     * is the ICD asking for something the node cannot do yet, and -ENOTTY on
     * its own turns up much later as a device that would not initialise.
     */
    dev_warn_ratelimited(&nfd->dev->vdev->dev,
                         "conduit-gpu: unhandled nvidia-drm ioctl "
                         "nr=0x%02x (DRM_NVIDIA_%u) size=%u dir=%u\n",
                         nr, nr - DRM_COMMAND_BASE, _IOC_SIZE(cmd),
                         _IOC_DIR(cmd));
    return -ENOTTY;
  }
}

/*
 * nvgpu_dri_ioctl — combined ioctl for /dev/dri/.. nodes.
 *
 *   type 'd' → handled locally (DRM VERSION + nvidia-drm driver ioctls)
 *   type 'F' → proxied to host via virtqueue (NVIDIA RM ioctls)
 */
static long nvgpu_dri_ioctl(struct file *filp, unsigned int cmd,
                            unsigned long arg) {
  if (_IOC_TYPE(cmd) == DRM_IOCTL_BASE) {
    struct nvgpu_fd *nfd = filp->private_data;
    struct nvgpu_dri_dev *dri = NULL;
    int i;

    for (i = 0; i < nfd->dev->num_dri_devs; i++) {
      if ((u32)i == nfd->device_type - NVGPU_DEV_DRI_BASE) {
        dri = &nfd->dev->dri_devs[i];
        break;
      }
    }

    if (!dri)
      return -ENODEV;

    return nvgpu_drm_handle_ioctl(nfd, dri, NULL, cmd, arg);
  }

  /* NVIDIA-type and everything else → proxy to host */
  return nvgpu_ioctl(filp, cmd, arg);
}

#ifdef CONFIG_COMPAT
/*
 * struct drm_version as a 32-bit process lays it out: size_t and pointers are
 * four bytes, so the native handler would read the lengths and pointers from
 * the wrong offsets and write a 64-bit struct over a 36-byte buffer.
 */
struct nvgpu_drm_version32 {
  int version_major;
  int version_minor;
  int version_patchlevel;
  u32 name_len;
  compat_uptr_t name;
  u32 date_len;
  compat_uptr_t date;
  u32 desc_len;
  compat_uptr_t desc;
};

static int nvgpu_drm_fill_str32(compat_uptr_t buf, u32 *len, const char *s) {
  size_t sl = strlen(s);

  if (*len >= sl && buf && copy_to_user(compat_ptr(buf), s, sl))
    return -EFAULT;
  *len = sl;
  return 0;
}

static long nvgpu_drm_version32(void __user *uarg) {
  struct nvgpu_drm_version32 v;

  if (copy_from_user(&v, uarg, sizeof(v)))
    return -EFAULT;
  v.version_major = 0;
  v.version_minor = 1;
  v.version_patchlevel = 0;
  if (nvgpu_drm_fill_str32(v.name, &v.name_len, "nvidia-drm") ||
      nvgpu_drm_fill_str32(v.date, &v.date_len, "20240101") ||
      nvgpu_drm_fill_str32(v.desc, &v.desc_len, "NVIDIA DRM stub"))
    return -EFAULT;
  if (copy_to_user(uarg, &v, sizeof(v)))
    return -EFAULT;
  return 0;
}

/*
 * 32-bit callers on the fallback /dev/dri nodes. The only core DRM ioctl
 * answered here is VERSION, whose struct differs between 32 and 64 bit; the
 * nvidia-drm driver range and the RM ioctls use fixed-width layouts.
 */
static long nvgpu_dri_compat_ioctl(struct file *filp, unsigned int cmd,
                                   unsigned long arg) {
  if (_IOC_TYPE(cmd) == DRM_IOCTL_BASE && _IOC_NR(cmd) == 0x00)
    return nvgpu_drm_version32(compat_ptr(arg));
  return nvgpu_dri_ioctl(filp, cmd, (unsigned long)compat_ptr(arg));
}
#endif

/* ───────── Virtqueue communication ───────── */

static void nvgpu_ctrl_drain(struct nvgpu_device *dev);

/*
 * Wait for `done` by reading the used ring ourselves, for at most `us`.
 *
 * The interrupt is left on, so a caller that gives up and sleeps, or any other
 * caller already asleep, is still woken the ordinary way. Every pass takes
 * vq_lock, as the interrupt does, so the two cannot take one answer twice.
 */
static void nvgpu_ctrl_spin(struct nvgpu_device *dev, struct completion *done,
                            int us) {
  ktime_t deadline = ktime_add_us(ktime_get(), us);
  unsigned long flags;

  while (!completion_done(done)) {
    spin_lock_irqsave(&dev->vq_lock, flags);
    nvgpu_ctrl_drain(dev);
    spin_unlock_irqrestore(&dev->vq_lock, flags);
    if (completion_done(done) || ktime_after(ktime_get(), deadline) ||
        need_resched() || signal_pending(current))
      break;
    cpu_relax();
  }
}

/*
 * One request in flight on the control queue.
 *
 * Each caller has its own, so two threads with calls outstanding are each
 * woken by their own answer. This used to be one completion and one response
 * pointer for the whole device: a second caller re-armed the completion the
 * first was waiting on, and whichever waiter woke first returned with a buffer
 * the device might not have written yet.
 *
 * The request and response bytes live here, not in the caller's buffers, so
 * that a caller who stops waiting -- killed, or timed out -- can leave. The
 * device still holds the buffers until it answers; the callback then frees the
 * token rather than writing into memory its caller has since freed.
 */
struct nvgpu_req {
  struct completion done;
  bool abandoned; /* under vq_lock */
  bool async;     /* nobody waits: nvgpu_send_async(); freed on completion */
  /* Taken back unanswered by nvgpu_ctrl_reclaim(): the device is gone. */
  bool failed;
  unsigned int written;
  int req_len, resp_len;
  u8 data[]; /* request, then response */
};

/*
 * nvgpu_send_recv — submit one request to controlq and block until the VMM
 * returns the response, which is copied into `resp`.
 */
static int nvgpu_send_recv(struct nvgpu_device *dev, void *req, int req_len,
                           void *resp, int resp_len) {
  struct scatterlist sg_out, sg_in;
  struct scatterlist *sgs[2] = {&sg_out, &sg_in};
  struct nvgpu_req *r;
  unsigned long flags;
  bool notify;
  long left;
  int ret;

  /* Not zeroed: only the bytes the device reports writing are copied out. */
  r = kmalloc(struct_size(r, data, req_len + resp_len), GFP_KERNEL);
  if (!r)
    return -ENOMEM;
  init_completion(&r->done);
  r->abandoned = false;
  r->async = false;
  r->failed = false;
  r->written = 0;
  r->req_len = req_len;
  r->resp_len = resp_len;
  memcpy(r->data, req, req_len);

  sg_init_one(&sg_out, r->data, req_len);
  sg_init_one(&sg_in, r->data + req_len, resp_len);

  spin_lock_irqsave(&dev->vq_lock, flags);
  /* Removed: the queue is reset or about to be, and adding to it BUGs. */
  ret = dev->dead ? -ENODEV
                  : virtqueue_add_sgs(dev->ctrl_vq, sgs, 1, 1, r, GFP_ATOMIC);
  notify = ret == 0 && virtqueue_kick_prepare(dev->ctrl_vq);
  spin_unlock_irqrestore(&dev->vq_lock, flags);
  if (ret < 0) {
    kfree(r);
    return ret;
  }
  if (notify)
    virtqueue_notify(dev->ctrl_vq);

  if (nvgpu_rpc_spin_us > 0)
    nvgpu_ctrl_spin(dev, &r->done, nvgpu_rpc_spin_us);

  left = wait_for_completion_killable_timeout(&r->done, 10 * HZ);

  spin_lock_irqsave(&dev->vq_lock, flags);
  if (left <= 0 && !completion_done(&r->done)) {
    /* Still the device's. The callback frees it when it comes back. */
    r->abandoned = true;
    spin_unlock_irqrestore(&dev->vq_lock, flags);
    return left == 0 ? -ETIMEDOUT : (int)left;
  }
  spin_unlock_irqrestore(&dev->vq_lock, flags);

  if (r->failed) {
    /* The device went away with this unanswered (nvgpu_ctrl_reclaim()). */
    kfree(r);
    return -ENODEV;
  }
  memcpy(resp, r->data + req_len, min_t(int, r->written, resp_len));
  kfree(r);
  return 0;
}

/*
 * nvgpu_send_async — put one request on the control queue and return at once.
 *
 * For messages whose answer changes nothing for the sender (a scanout flip):
 * the caller must not stall for a host round trip, and may be in a context
 * that cannot sleep. The token is freed by nvgpu_ctrl_drain() when the device
 * hands it back; a full queue is reported, never waited out.
 */
static int nvgpu_send_async(struct nvgpu_device *dev, const void *req,
                            int req_len, int resp_len, gfp_t gfp) {
  struct scatterlist sg_out, sg_in;
  struct scatterlist *sgs[2] = {&sg_out, &sg_in};
  struct nvgpu_req *r;
  unsigned long flags;
  bool notify;
  int ret;

  r = kmalloc(struct_size(r, data, req_len + resp_len), gfp);
  if (!r)
    return -ENOMEM;
  init_completion(&r->done);
  r->abandoned = false;
  r->async = true;
  r->failed = false;
  r->written = 0;
  r->req_len = req_len;
  r->resp_len = resp_len;
  memcpy(r->data, req, req_len);
  memset(r->data + req_len, 0, resp_len);

  sg_init_one(&sg_out, r->data, req_len);
  sg_init_one(&sg_in, r->data + req_len, resp_len);

  spin_lock_irqsave(&dev->vq_lock, flags);
  /* Removed: the queue is reset or about to be, and adding to it BUGs. */
  ret = dev->dead ? -ENODEV
                  : virtqueue_add_sgs(dev->ctrl_vq, sgs, 1, 1, r, GFP_ATOMIC);
  notify = ret == 0 && virtqueue_kick_prepare(dev->ctrl_vq);
  spin_unlock_irqrestore(&dev->vq_lock, flags);
  if (ret < 0) {
    kfree(r);
    return ret;
  }
  if (notify)
    virtqueue_notify(dev->ctrl_vq);
  return 0;
}

/*
 * Take every answered request off the control queue and wake its caller.
 * Called with vq_lock held, from the interrupt and from a spinning caller.
 */
static void nvgpu_ctrl_drain(struct nvgpu_device *dev) {
  struct nvgpu_req *r;
  unsigned int len;

  /* Removed: what is left in the queue is nvgpu_ctrl_reclaim()'s to take. */
  if (dev->dead)
    return;
  while ((r = virtqueue_get_buf(dev->ctrl_vq, &len)) != NULL) {
    if (r->async) {
      /* Fire-and-forget: the reply is a bare header, and only a refusal is
       * worth a word. Nothing else is waiting on it. */
      if (len >= sizeof(struct nvgpu_msg_hdr) &&
          r->resp_len >= (int)sizeof(struct nvgpu_msg_hdr)) {
        const struct nvgpu_msg_hdr *h =
            (const struct nvgpu_msg_hdr *)(r->data + r->req_len);
        s32 st = (s32)le32_to_cpu(h->status);

        if (st)
          dev_warn_ratelimited(&dev->vdev->dev,
                               "conduit-gpu: async msg_type %u refused: %d\n",
                               le32_to_cpu(((const struct nvgpu_msg_hdr *)
                                                r->data)->msg_type),
                               st);
      }
      kfree(r);
      continue;
    }
    if (r->abandoned) {
      kfree(r);
      continue;
    }
    r->written = len;
    complete(&r->done);
  }
}

/* Virtqueue callback: the VMM has answered one or more requests. */
static void nvgpu_ctrl_vq_cb(struct virtqueue *vq) {
  struct nvgpu_device *dev = vq->vdev->priv;
  unsigned long flags;

  spin_lock_irqsave(&dev->vq_lock, flags);
  nvgpu_ctrl_drain(dev);
  spin_unlock_irqrestore(&dev->vq_lock, flags);
}

/*
 * remove(), first half, before the reset: from here on no send reaches the
 * queue. Every sender checks `dead` under vq_lock before it adds, so once
 * this returns nothing new is added and nothing drains -- whatever is in the
 * queue stays there for nvgpu_ctrl_reclaim().
 */
static void nvgpu_ctrl_kill(struct nvgpu_device *dev) {
  unsigned long flags;

  spin_lock_irqsave(&dev->vq_lock, flags);
  dev->dead = true;
  spin_unlock_irqrestore(&dev->vq_lock, flags);
}

/*
 * remove(), second half, after the reset: the device will answer nothing it
 * still holds, so take every request back. One nobody waits for is freed; a
 * caller still waiting is woken to -ENODEV and frees its own.
 */
static void nvgpu_ctrl_reclaim(struct nvgpu_device *dev) {
  struct nvgpu_req *r;
  unsigned long flags;

  spin_lock_irqsave(&dev->vq_lock, flags);
  while ((r = virtqueue_detach_unused_buf(dev->ctrl_vq)) != NULL) {
    if (r->async || r->abandoned) {
      kfree(r);
      continue;
    }
    r->failed = true;
    complete(&r->done);
  }
  spin_unlock_irqrestore(&dev->vq_lock, flags);
}

/* ───────── Events from the host ───────── */

/*
 * Buffers posted on the event queue for the host to fill.
 *
 * The queue carries one message type and it is fixed-size, so the buffers are
 * allocated once at probe and handed straight back after each event. A guest
 * that posts none simply never hears about a readable descriptor, which is
 * what every build before this one did.
 */
#define NVGPU_EVENT_BUFS 64

/*
 * Room for one InputEvent batch behind the header: {u32 count, u32 pad} and
 * then up to NVGPU_INPUT_BATCH_MAX {u16 type, u16 code, s32 value} entries.
 * The backend sizes each batch to the buffer it is given, so this is a cap on
 * one message, not on a burst. EventReady still uses only the header.
 */
#define NVGPU_INPUT_BATCH_MAX 64
#define NVGPU_EVENT_PAYLOAD (8 + 8 * NVGPU_INPUT_BATCH_MAX)

struct nvgpu_event_buf {
  struct nvgpu_msg_hdr hdr;
  u8 payload[NVGPU_EVENT_PAYLOAD];
};

/* Defined with the KMS head (nvgpu_kms.h). Interrupt context. */
static void nvgpu_input_batch(struct nvgpu_device *dev, const u8 *p,
                              unsigned int len);
static void nvgpu_kms_mode_event(struct nvgpu_device *dev, const u8 *p,
                                 unsigned int len);
/* Defined with the clipboard device (nvgpu_clipboard.h). Interrupt context. */
static void nvgpu_clip_event(struct nvgpu_device *dev, const u8 *p,
                             unsigned int len);

static void nvgpu_event_post(struct nvgpu_device *dev,
                             struct nvgpu_event_buf *buf) {
  struct scatterlist sg;
  int ret;

  sg_init_one(&sg, buf, sizeof(*buf));
  ret = virtqueue_add_inbuf(dev->event_vq, &sg, 1, buf, GFP_ATOMIC);
  if (ret < 0)
    dev_warn_ratelimited(&dev->vdev->dev,
                         "conduit-gpu: event queue would not take a buffer: %d\n",
                         ret);
}

/*
 * The host says a descriptor has something to report. Wake whoever is waiting
 * on it.
 *
 * `pending` is a flag rather than a count: what the waiter does on waking is
 * ask the hardware's own semaphore, so two events and one event mean the same
 * thing to it. A wake with nothing behind it costs a wasted poll, and the host
 * re-sends while the descriptor stays readable, so a lost one costs a
 * millisecond rather than a hang.
 */
static void nvgpu_event_deliver(struct nvgpu_device *dev, u32 handle,
                                s32 status) {
  struct nvgpu_fd *nfd;
  unsigned long flags;
  bool found = false;

  spin_lock_irqsave(&dev->fds_lock, flags);
  list_for_each_entry(nfd, &dev->fds, node) {
    if (nfd->handle == handle) {
      atomic_set(&nfd->pending, 1);
      wake_up_interruptible(&nfd->wq);
      found = true;
      break;
    }
  }
  spin_unlock_irqrestore(&dev->fds_lock, flags);

  /* No file by that handle: a host fence that signalled, if anything. The
   * backend's handles are unique across both, so there is no ambiguity. */
  if (!found)
    nvgpu_fence_host_signalled(dev, handle, status);
}

static void nvgpu_event_vq_cb(struct virtqueue *vq) {
  struct nvgpu_device *dev = vq->vdev->priv;
  struct nvgpu_event_buf *buf;
  unsigned int len;

  while ((buf = virtqueue_get_buf(vq, &len)) != NULL) {
    if (len >= sizeof(buf->hdr) &&
        le32_to_cpu(buf->hdr.msg_type) == NVGPU_MSG_EVENT_READY)
      nvgpu_event_deliver(dev, le32_to_cpu(buf->hdr.handle),
                          (s32)le32_to_cpu(buf->hdr.status));
    else if (len >= sizeof(buf->hdr) &&
             le32_to_cpu(buf->hdr.msg_type) == NVGPU_MSG_INPUT_EVENT)
      nvgpu_input_batch(dev, buf->payload,
                        min_t(unsigned int, len - sizeof(buf->hdr),
                              sizeof(buf->payload)));
    else if (len >= sizeof(buf->hdr) &&
             le32_to_cpu(buf->hdr.msg_type) == NVGPU_MSG_DISPLAY_MODE)
      nvgpu_kms_mode_event(dev, buf->payload,
                           min_t(unsigned int, len - sizeof(buf->hdr),
                                 sizeof(buf->payload)));
    else if (len >= sizeof(buf->hdr) &&
             le32_to_cpu(buf->hdr.msg_type) == NVGPU_MSG_CLIPBOARD_FROM_HOST)
      nvgpu_clip_event(dev, buf->payload,
                       min_t(unsigned int, len - sizeof(buf->hdr),
                             sizeof(buf->payload)));
    else if (len)
      dev_warn_ratelimited(&dev->vdev->dev,
                           "conduit-gpu: event queue carried msg_type %u\n",
                           len >= sizeof(buf->hdr)
                               ? le32_to_cpu(buf->hdr.msg_type)
                               : 0);
    nvgpu_event_post(dev, buf);
  }
  virtqueue_kick(dev->event_vq);
}

/*
 * poll() on a device descriptor.
 *
 * Reports nothing until the host says otherwise, which is the whole point:
 * without this the VFS reported every one of these descriptors as permanently
 * ready and the user-mode driver's wait never waited.
 */
static __poll_t nvgpu_poll(struct file *filp, struct poll_table_struct *wait) {
  struct nvgpu_fd *nfd = filp->private_data;

  if (!nfd)
    return EPOLLERR;

  /* Off: no state to consult, so say what the VFS said before this existed. */
  if (!nvgpu_poll_events)
    return EPOLLIN | EPOLLOUT | EPOLLRDNORM | EPOLLWRNORM;

  /*
   * A caller that passed a poll_table means to sleep if this says nothing, and
   * that sleep is what costs 0.35 ms. Look for the event first: an event that
   * arrives inside the spin is reported without the guest ever leaving the
   * CPU. A caller polling with no intention of sleeping passes no table and
   * gets the plain answer.
   */
  if (wait && nvgpu_poll_spin_us > 0 && !atomic_read(&nfd->pending)) {
    ktime_t deadline = ktime_add_us(ktime_get(), nvgpu_poll_spin_us);

    while (!atomic_read(&nfd->pending)) {
      if (ktime_after(ktime_get(), deadline))
        break;
      if (need_resched() || signal_pending(current))
        break;
      cpu_relax();
    }
  }

  poll_wait(filp, &nfd->wq, wait);

  /*
   * Taken, not read. Leaving it set until an ioctl consumed it was tried and
   * measured: a caller that polls without consuming then finds it ready every
   * time, which is the spin this whole path exists to end -- CPU went straight
   * back to a full core. One report per event it is.
   */
  if (atomic_xchg(&nfd->pending, 0))
    return EPOLLIN | EPOLLRDNORM;
  return 0;
}

/* ───────── Ioctl forwarding ───────── */

/* nvgpu_ioctl_simple — flat struct, no embedded pointers */
static long nvgpu_ioctl_simple(struct nvgpu_fd *nfd, unsigned int cmd,
                               void __user *uarg, unsigned int sz) {
  int req_total = sizeof(struct nvgpu_ioctl_req) + sz;
  int resp_max = sizeof(struct nvgpu_ioctl_resp) + sz;
  void *req_buf, *resp_buf;
  struct nvgpu_ioctl_req *req;
  struct nvgpu_ioctl_resp *resp;
  struct nvgpu_pcimap_saved saved;
  unsigned int pci_esc;
  int ret;

  req_buf = kmalloc(req_total, GFP_KERNEL);
  resp_buf = kmalloc(resp_max, GFP_KERNEL);
  if (!req_buf || !resp_buf) {
    ret = -ENOMEM;
    goto out;
  }

  req = (struct nvgpu_ioctl_req *)req_buf;
  req->hdr.msg_type = cpu_to_le32(NVGPU_MSG_IOCTL);
  req->hdr.handle = cpu_to_le32(nfd->handle);
  req->hdr.status = 0;
  req->hdr.padding = 0;
  req->cmd = cpu_to_le32(cmd);
  req->data_len = cpu_to_le32(sz);
  req->nested_offset = 0;
  req->nested_len = 0;
  req->deep_ptr_offset = 0;
  req->deep_len = 0;

  if (sz > 0) {
    if (copy_from_user(req_buf + sizeof(*req), uarg, sz)) {
      ret = -EFAULT;
      goto out;
    }
  }

  /* The escapes that name a GPU by PCI address speak the host's to RM and
   * the guest's to the caller (nvgpu_pcimap.h). */
  pci_esc = _IOC_TYPE(cmd) == NV_IOCTL_MAGIC ? _IOC_NR(cmd) : 0;
  saved.at = -1;
  if (pci_esc == NV_ESC_STATUS_CODE)
    nvgpu_pcimap_status_code_in(&nfd->dev->pcimap, req_buf + sizeof(*req), sz,
                                &saved);

  ret = nvgpu_send_recv(nfd->dev, req_buf, req_total, resp_buf, resp_max);
  if (ret < 0)
    goto out;

  resp = (struct nvgpu_ioctl_resp *)resp_buf;
  ret = (int)(s32)le32_to_cpu((__le32)resp->hdr.status);

  if (sz > 0 && resp->data_len && le32_to_cpu(resp->data_len) <= sz) {
    u8 *body = resp_buf + sizeof(*resp);
    u32 back = le32_to_cpu(resp->data_len);

    if (pci_esc == NV_ESC_CARD_INFO)
      nvgpu_pcimap_card_info(&nfd->dev->pcimap, body, back);
    nvgpu_pcimap_restore(&saved, body, back);
    if (copy_to_user(uarg, body, back))
      ret = -EFAULT;
  }

out:
  kfree(req_buf);
  kfree(resp_buf);
  return ret;
}

/*
 * nvgpu_handle_for_fd — the backend's handle for another of our open files.
 *
 * A guest descriptor means nothing on the other side. Anything that names an
 * open file has to name it by the handle the backend issued when we opened it.
 */
static const struct file_operations nvgpu_gpu_fops, nvgpu_ctl_fops,
    nvgpu_uvm_fops, nvgpu_modeset_fops, nvgpu_dri_fops, nvgpu_drm_fops;

/*
 * The nvgpu_fd behind a descriptor the caller handed us, or NULL when it is
 * not one of this driver's files. Callers pass descriptors of every kind
 * (eventfds, sockets, other drivers' nodes); reading ->private_data of a file
 * we do not own as an nvgpu_fd is reading some other driver's structure.
 */
static struct nvgpu_fd *nvgpu_fd_of_file(struct file *f) {
  if (!f)
    return NULL;
  if (f->f_op == &nvgpu_gpu_fops || f->f_op == &nvgpu_ctl_fops ||
      f->f_op == &nvgpu_uvm_fops || f->f_op == &nvgpu_modeset_fops ||
      f->f_op == &nvgpu_dri_fops)
    return f->private_data;
  if (f->f_op == &nvgpu_drm_fops) {
    struct drm_file *df = f->private_data;

    return df ? df->driver_priv : NULL;
  }
  return NULL;
}

static int nvgpu_handle_for_fd(int guest_fd, u32 *handle) {
  struct file *f;
  struct nvgpu_fd *other;

  if (guest_fd < 0)
    return -EBADF;

  f = fget(guest_fd);
  if (!f)
    return -EBADF;

  other = nvgpu_fd_of_file(f);
  if (!other) {
    fput(f);
    return -EINVAL;
  }

  *handle = other->handle;
  fput(f);
  return 0;
}

/*
 * nvgpu_ioctl_rm_control — NV_ESC_RM_CONTROL with nested params buffer.
 *
 * Handles three cases:
 *   1. Normal: nested params are flat data → marshal and forward
 *   2. Nested params hold a pointer of their own → send what it points at
 *      alongside, and let the backend give it a host address
 *   3. paramsSize == 0 or params == NULL → forward outer struct only
 */
/*
 * Commands that carry a second-level pointer and have no V2 twin.
 *
 * The generated table is built by pairing a V1 command with a V2 one in
 * NVIDIA's headers, because that is what the old rewrite needed. Carrying the
 * pointer instead of rewriting the command made that criterion wrong: what
 * matters now is only whether a parameter block holds an NvP64, and a command
 * with no V2 variant holds one just the same. Those are invisible to the
 * generator, so they are listed here by hand.
 *
 * Only `v1_cmd`, `v1_userptr_offset` and `info_style` are read; the V2 fields
 * are dead and left zero.
 */
static const struct nvgpu_v1v2_entry nvgpu_deep_only_table[] = {
    /*
     * NV0041_CTRL_CMD_GET_SURFACE_INFO — {u32 surfaceInfoListSize, pad,
     * NvP64 surfaceInfoList}, entries of NVXXXX_CTRL_XXX_INFO {index, data},
     * eight bytes each.
     *
     * The ICD asks this straight after exporting NVKMS memory, to learn the
     * surface's attributes. Forwarded with the guest's own pointer still in
     * it, RM answers NV_ERR_INVALID_ADDRESS (0x1e), and the only thing the
     * caller reports is vkGetMemoryFdPropertiesKHR returning VK_ERROR_UNKNOWN
     * several layers up.
     */
    {0x00410110, 0, 0, 8, 0, 0, 0, true},
};

static const struct nvgpu_v1v2_entry *nvgpu_find_deep_rewrite(u32 cmd) {
  const struct nvgpu_v1v2_entry *rw = nvgpu_find_v1v2_rewrite(cmd);
  int i;

  if (rw)
    return rw;
  for (i = 0; i < (int)ARRAY_SIZE(nvgpu_deep_only_table); i++)
    if (nvgpu_deep_only_table[i].v1_cmd == cmd)
      return &nvgpu_deep_only_table[i];
  return NULL;
}

static long nvgpu_ioctl_rm_control(struct nvgpu_fd *nfd, unsigned int cmd,
                                   void __user *uarg, unsigned int sz) {
  struct NVOS54_PARAMETERS params;
  void __user *user_nested;
  u32 nested_size;
  u32 ctl_cmd;
  const struct nvgpu_v1v2_entry *rw;

  /* A descriptor named inside the nested block, and where it sits. */
  int nested_fd = -1;
  u32 nested_fd_offset = 0;

  /* Second-level pointer carried alongside the nested block. */
  u64 deep_user_ptr = 0;
  u32 deep_ptr_offset = 0;
  u32 deep_len = 0;

  /*
   * Pointers RM dereferences inside the parameter block, one segment each.
   *
   * The caller's own address is recorded here and never sent: the backend is
   * given the bytes and gives RM a buffer of its own. What comes back is
   * matched to one of these by offset, so a reply can only ever be written to
   * an address this call read out of the caller's own block.
   */
  struct {
    u32 off;
    u32 len;
    u64 user;
    bool copy_in;
  } seg[NVGPU_RMCTRL_MAX_SEGMENTS];
  int nseg = 0;

  void *req_buf = NULL, *resp_buf = NULL;
  struct nvgpu_ioctl_req *req;
  struct nvgpu_ioctl_resp *resp;
  int req_total, resp_max, ret;
  /* A PCI location the caller sent, in the host's terms for RM. */
  struct nvgpu_pcimap_saved pci_saved = {.at = -1};

  if (sz < sizeof(params))
    return -EINVAL;

  if (copy_from_user(&params, uarg, sizeof(params)))
    return -EFAULT;

  user_nested = (void __user *)(unsigned long)le64_to_cpu(params.params);
  nested_size = le32_to_cpu(params.paramsSize);
  ctl_cmd = le32_to_cpu(params.cmd);

  if (nested_size > 1024 * 1024)
    return -EINVAL;

  /* Intercept multi-pointer commands that can't be forwarded */
  {
    long intercept_ret;
    if (nvgpu_try_intercept_rm_control(nfd, ctl_cmd, uarg, user_nested,
                                       nested_size, nfd->dev->driver_version,
                                       &intercept_ret))
      return intercept_ret;
  }

  /*
   * Pointers RM dereferences inside this control's parameters.
   *
   * RM copies through an NvP64 in the parameter block of the controls
   * `nvgpu_rmctrl.h` lists, from the caller's address space -- which, through
   * this device, is the backend's. So the address never travels: what it
   * addresses does, as one segment per pointer, and the backend gives RM a
   * buffer of its own at a length it derives from the same count field in
   * these same parameters.
   */
  {
    const struct nvgpu_rmctrl_entry *ent =
        nvgpu_rmctrl_find(nfd->dev->rmctrl, ctl_cmd);
    int i = 0;

    if ((nfd->dev->features & NVGPU_FEATURE_RMCTRL_SEGMENTS) && ent &&
        !ent->refuse && user_nested && nested_size >= ent->params_size &&
        ent->ptr_count > 0 && ent->ptr_count <= NVGPU_RMCTRL_MAX_SEGMENTS) {
      void *pbuf = kmalloc(nested_size, GFP_KERNEL);
      u32 total = 8 + 8 * (u32)ent->ptr_count;

      if (!pbuf)
        return -ENOMEM;
      if (copy_from_user(pbuf, user_nested, nested_size)) {
        kfree(pbuf);
        return -EFAULT;
      }

      for (i = 0; i < ent->ptr_count; i++) {
        const struct nvgpu_rmctrl_ptr *p =
            &nfd->dev->rmctrl->ptrs[ent->ptr_first + i];
        u64 up;
        long len;

        if (p->ptr_offset + sizeof(u64) > nested_size)
          break;
        memcpy(&up, (u8 *)pbuf + p->ptr_offset, sizeof(up));
        if (!up)
          continue; /* null is RM's own "nothing to copy" */

        len = nvgpu_rmctrl_len(p, pbuf, nested_size);
        if (len < 0 || total + ALIGN((u32)len, 8) > NVGPU_RMCTRL_MAX_TOTAL)
          break;

        seg[nseg].off = p->ptr_offset;
        seg[nseg].len = (u32)len;
        seg[nseg].user = up;
        seg[nseg].copy_in = p->copy_in;
        total += ALIGN((u32)len, 8);
        nseg++;
      }
      kfree(pbuf);

      /*
       * A pointer this half could not describe means the two halves read the
       * call differently. Sending some of the segments would have the backend
       * size a buffer for one pointer and not another, so none go: the backend
       * reads the same count from the same field, refuses the control, and the
       * caller gets NV_ERR_NOT_SUPPORTED rather than half an answer.
       */
      if (i < ent->ptr_count)
        nseg = 0;
      if (nseg > 0) {
        deep_len = total;
        deep_ptr_offset = NVGPU_DEEP_SEGMENTED;
      }
    }
  }


  /*
   * A second-level pointer, carried rather than rewritten.
   *
   * Some parameter blocks hold an NvP64 pointing at a buffer of the caller's.
   * This used to be handled by swapping the command for an inline "V2"
   * variant that has no pointer. That bound us to the struct layouts of one
   * driver release: against any other it sent requests of the wrong size and
   * shape, and some V2 variants are not served at all, which is what ended
   * every Vulkan run here -- RM answered NV_ERR_INVALID_ARGUMENT to a command
   * userspace had never asked for.
   *
   * The backend already solves this one level up: it allocates a host buffer
   * for the top-level pointer, copies the guest's bytes in, points the struct
   * at it, and copies the result back. Doing the same one level deeper sends
   * the caller's own command through untouched, and needs to know only where
   * the pointer sits and how much it addresses. Both are properties of the
   * layout that carries the pointer, which is the stable one.
   */
  rw = (user_nested && nested_size > 0 && nseg == 0)
           ? nvgpu_find_deep_rewrite(ctl_cmd)
           : NULL;

  if (rw && nested_size >= rw->v1_userptr_offset + 8) {
    void *pbuf = kmalloc(nested_size, GFP_KERNEL);
    u32 count;

    if (!pbuf)
      return -ENOMEM;

    if (copy_from_user(pbuf, user_nested, nested_size)) {
      kfree(pbuf);
      return -EFAULT;
    }

    memcpy(&deep_user_ptr, pbuf + rw->v1_userptr_offset, sizeof(u64));
    memcpy(&count, pbuf, sizeof(u32));
    kfree(pbuf);

    /*
     * The leading field says how much the buffer holds: entries of eight
     * bytes for the list-style commands, plain bytes for the caps tables.
     */
    deep_len = rw->info_style ? count * 8 : count;
    deep_ptr_offset = rw->v1_userptr_offset;

    if (!deep_user_ptr || deep_len == 0 || deep_len > NVGPU_DEEP_MAX) {
      deep_user_ptr = 0;
      deep_ptr_offset = 0;
      deep_len = 0;
    }
  }

  /* ── Normal path (no V1→V2 rewrite) ── */

  req_total =
      sizeof(struct nvgpu_ioctl_req) + sizeof(params) + nested_size + deep_len;
  resp_max =
      sizeof(struct nvgpu_ioctl_resp) + sizeof(params) + nested_size + deep_len;

  req_buf = kmalloc(req_total, GFP_KERNEL);
  resp_buf = kmalloc(resp_max, GFP_KERNEL);
  if (!req_buf || !resp_buf) {
    ret = -ENOMEM;
    goto out;
  }

  req = (struct nvgpu_ioctl_req *)req_buf;
  req->hdr.msg_type = cpu_to_le32(NVGPU_MSG_IOCTL);
  req->hdr.handle = cpu_to_le32(nfd->handle);
  req->hdr.status = 0;
  req->hdr.padding = 0;
  req->cmd = cpu_to_le32(cmd);
  req->data_len = cpu_to_le32(sizeof(params));
  req->nested_offset = cpu_to_le32(sizeof(params));
  req->nested_len = cpu_to_le32(nested_size);
  req->deep_ptr_offset = cpu_to_le32(deep_ptr_offset);
  req->deep_len = cpu_to_le32(deep_len);

  memcpy(req_buf + sizeof(*req), &params, sizeof(params));

  if (user_nested && nested_size > 0) {
    if (copy_from_user(req_buf + sizeof(*req) + sizeof(params), user_nested,
                       nested_size)) {
      ret = -EFAULT;
      goto out;
    }

    /*
     * Exporting an object to a descriptor, and importing one back, name
     * another of our open files inside the nested parameters. The backend
     * knows that file by the handle it issued, not by our descriptor number,
     * so swap one for the other here and swap it back on the way out --
     * userspace gets its own descriptor returned, which is what it passed in.
     */
    if (ctl_cmd == NVGPU_RM_EXPORT_OBJECT_TO_FD ||
        ctl_cmd == NVGPU_RM_IMPORT_OBJECT_FROM_FD) {
      u32 off = (ctl_cmd == NVGPU_RM_EXPORT_OBJECT_TO_FD)
                    ? NVGPU_RM_EXPORT_FD_OFFSET
                    : 0;

      if (nested_size >= off + sizeof(u32)) {
        void *slot = req_buf + sizeof(*req) + sizeof(params) + off;
        u32 handle;

        memcpy(&nested_fd, slot, sizeof(nested_fd));
        if (nvgpu_handle_for_fd(nested_fd, &handle) == 0) {
          memcpy(slot, &handle, sizeof(handle));
          nested_fd_offset = off;
        } else {
          nested_fd = -1;
        }
      }
    }

    /* RM knows the GPUs by the host's addresses (nvgpu_pcimap.h). */
    nvgpu_pcimap_rmctrl_in(&nfd->dev->pcimap, ctl_cmd,
                           req_buf + sizeof(*req) + sizeof(params),
                           nested_size, &pci_saved);
  }

  if (nseg > 0) {
    u8 *d = req_buf + sizeof(*req) + sizeof(params) + nested_size;
    u32 at = 8 + 8 * (u32)nseg;
    __le32 v;
    int i;

    memset(d, 0, deep_len);
    v = cpu_to_le32((u32)nseg);
    memcpy(d, &v, sizeof(v));
    for (i = 0; i < nseg; i++) {
      v = cpu_to_le32(seg[i].off);
      memcpy(d + 8 + i * 8, &v, sizeof(v));
      v = cpu_to_le32(seg[i].len);
      memcpy(d + 8 + i * 8 + 4, &v, sizeof(v));

      /* Only what RM reads is sent. A buffer it merely writes goes as zeroes
       * and comes back with its answer in it.
       */
      if (seg[i].copy_in && seg[i].len &&
          copy_from_user(d + at, (const void __user *)seg[i].user,
                         seg[i].len)) {
        ret = -EFAULT;
        goto out;
      }
      at += ALIGN(seg[i].len, 8);
    }
  } else if (deep_len > 0) {
    if (copy_from_user(req_buf + sizeof(*req) + sizeof(params) + nested_size,
                       (const void __user *)deep_user_ptr, deep_len)) {
      ret = -EFAULT;
      goto out;
    }
  }

  ret = nvgpu_send_recv(nfd->dev, req_buf, req_total, resp_buf, resp_max);
  if (ret < 0)
    goto out;

  resp = (struct nvgpu_ioctl_resp *)resp_buf;
  ret = (int)(s32)le32_to_cpu((__le32)resp->hdr.status);

  if (copy_to_user(uarg, resp_buf + sizeof(*resp), sizeof(params))) {
    ret = -EFAULT;
    goto out;
  }

  if (user_nested && le32_to_cpu(resp->nested_len) > 0) {
    u32 copy_back = min(nested_size, le32_to_cpu(resp->nested_len));

    if (nested_fd >= 0 && copy_back >= nested_fd_offset + sizeof(u32))
      memcpy(resp_buf + sizeof(*resp) + sizeof(params) + nested_fd_offset,
             &nested_fd, sizeof(nested_fd));

    /* And the caller by the guest's. */
    nvgpu_pcimap_rmctrl_out(&nfd->dev->pcimap, ctl_cmd,
                            resp_buf + sizeof(*resp) + sizeof(params),
                            copy_back);
    nvgpu_pcimap_restore(&pci_saved,
                         resp_buf + sizeof(*resp) + sizeof(params), copy_back);

    if (copy_to_user(user_nested, resp_buf + sizeof(*resp) + sizeof(params),
                     copy_back))
      ret = -EFAULT;
  }

  if (nseg > 0 && le32_to_cpu(resp->deep_len) >= 8) {
    u8 *d = resp_buf + sizeof(*resp) + sizeof(params) +
            le32_to_cpu(resp->nested_len);
    u32 have = min(deep_len, le32_to_cpu(resp->deep_len));
    u32 at, n;
    __le32 v;
    u32 i;

    memcpy(&v, d, sizeof(v));
    n = le32_to_cpu(v);
    if (n > NVGPU_RMCTRL_MAX_SEGMENTS || 8 + 8 * n > have)
      n = 0;
    at = 8 + 8 * n;

    for (i = 0; i < n; i++) {
      u32 off, len;
      int j;

      memcpy(&v, d + 8 + i * 8, sizeof(v));
      off = le32_to_cpu(v);
      memcpy(&v, d + 8 + i * 8 + 4, sizeof(v));
      len = le32_to_cpu(v);
      if (len > have || at + len > have)
        break;

      /* Only to an address this call read out of the caller's own parameter
       * block, and only as far as the length this half computed for it.
       */
      for (j = 0; j < nseg; j++) {
        if (seg[j].off == off && seg[j].user && len <= seg[j].len) {
          /* BUS_GET_INFO's list: the domain entry, as the guest's. */
          if (ctl_cmd == NVGPU_RM_BUS_GET_INFO)
            nvgpu_pcimap_bus_info_list(&nfd->dev->pcimap, d + at, len, len / 8,
                                       true);
          if (copy_to_user((void __user *)seg[j].user, d + at, len))
            ret = -EFAULT;
          break;
        }
      }
      at += ALIGN(len, 8);
    }
  } else if (deep_len > 0 && le32_to_cpu(resp->deep_len) > 0) {
    u32 copy_back = min(deep_len, le32_to_cpu(resp->deep_len));
    u8 *d = resp_buf + sizeof(*resp) + sizeof(params) +
            le32_to_cpu(resp->nested_len);

    if (ctl_cmd == NVGPU_RM_BUS_GET_INFO)
      nvgpu_pcimap_bus_info_list(&nfd->dev->pcimap, d, copy_back,
                                 copy_back / 8, true);
    if (copy_to_user((void __user *)deep_user_ptr, d, copy_back))
      ret = -EFAULT;
  }

out:
  kfree(req_buf);
  kfree(resp_buf);
  return ret;
}

/*
 * How many bytes of allocation parameters this class takes.
 *
 * The backend reads this out of the release the host is running and sends it
 * with GET_SYS_FILES; that is the answer whenever it is there. The table
 * compiled in below it was generated from one release and cannot be right for
 * another: NV_CHANNEL_GROUP_ALLOCATION_PARAMETERS gained two words between
 * 595 and 615, so a guest carrying the older size forwards 20 bytes of a
 * 28-byte struct and RM reads the remaining eight from past the end of the
 * buffer. It is only a fallback, for a backend too old to say.
 */
static u32 nvgpu_host_alloc_param_size(struct nvgpu_device *dev, u32 hClass) {
  int i;

  for (i = 0; i < dev->num_alloc_sizes; i++)
    if (dev->alloc_sizes[i].class_id == hClass)
      return dev->alloc_sizes[i].params_size;

  return nvgpu_rmalloc_class_param_size(hClass);
}

/*
 * nvgpu_ioctl_rm_alloc — NV_ESC_RM_ALLOC, same pattern via NVOS64_PARAMETERS
 * or, for the older form userspace still sends, NVOS21_PARAMETERS. RM takes
 * either by the size in the ioctl number; see nvgpu_alloc_layout().
 *
 * Subtlety: when paramsSize == 0 but pAllocParms != NULL, the host RM
 * driver determines size from hClass.  We must look up the size ourselves
 * so we know how many bytes to copy_from_user.
 */
static long nvgpu_ioctl_rm_alloc(struct nvgpu_fd *nfd, unsigned int cmd,
                                 void __user *uarg, unsigned int sz) {
  struct NVOS64_PARAMETERS params = {};
  const struct nvgpu_alloc_layout *layout = nvgpu_alloc_layout(sz);
  void __user *user_alloc;
  u32 nested_size;
  void *req_buf = NULL, *resp_buf = NULL, *nested;
  struct nvgpu_ioctl_req *req;
  struct nvgpu_ioctl_resp *resp;
  int req_total, resp_max, ret;

  /* Neither size is not a call RM answers; it is not forwarded either. */
  if (!layout)
    return -EINVAL;

  /* The first five fields are the same in both; what follows is the layout's. */
  if (copy_from_user(&params, uarg, layout->size))
    return -EFAULT;

  user_alloc = (void __user *)(unsigned long)le64_to_cpu(params.pAllocParms);
  nested_size = nvgpu_le32_at(&params, layout->params_size_at);

  /*
   * When paramsSize == 0 but pAllocParms is non-NULL,
   * the host RM driver knows the size from hClass.  We need to copy
   * that many bytes from guest userspace so the VMM can forward them.
   */
  if (user_alloc && nested_size == 0) {
    u32 hClass = le32_to_cpu(params.hClass);
    nested_size = nvgpu_host_alloc_param_size(nfd->dev, hClass);
    pr_debug(
        "conduit-gpu: RM_ALLOC hClass=0x%04x paramsSize=0 → copy %u bytes\n",
        hClass, nested_size);
  }

  if (nested_size > 1024 * 1024)
    return -EINVAL;

  req_total = sizeof(*req) + layout->size + nested_size;
  resp_max = sizeof(struct nvgpu_ioctl_resp) + layout->size + nested_size;

  req_buf = kmalloc(req_total, GFP_KERNEL);
  resp_buf = kmalloc(resp_max, GFP_KERNEL);
  if (!req_buf || !resp_buf) {
    ret = -ENOMEM;
    goto out;
  }

  req = (struct nvgpu_ioctl_req *)req_buf;
  req->hdr.msg_type = cpu_to_le32(NVGPU_MSG_IOCTL);
  req->hdr.handle = cpu_to_le32(nfd->handle);
  req->hdr.status = 0;
  req->hdr.padding = 0;
  req->cmd = cpu_to_le32(cmd);
  req->data_len = cpu_to_le32(layout->size);
  req->nested_offset = cpu_to_le32(layout->size);
  req->nested_len = cpu_to_le32(nested_size);
  req->deep_ptr_offset = 0;
  req->deep_len = 0;

  memcpy(req_buf + sizeof(*req), &params, layout->size);

  if (user_alloc && nested_size > 0) {
    nested = req_buf + sizeof(*req) + layout->size;
    if (copy_from_user(nested, user_alloc, nested_size)) {
      ret = -EFAULT;
      goto out;
    }

    /*
     * Memory named by a CPU address, which is this class and no other. The
     * pages behind that address are this kernel's to find and pin, and they
     * travel with the call; the backend builds an address of its own that
     * aliases them. Taken here rather than in the dispatcher because the
     * address is in the allocation parameters, which only this path has
     * copied in.
     */
    {
      const struct nvgpu_osdesc_route *route = nvgpu_registration_route(
          nfd->dev, NV_ESC_RM_ALLOC, le32_to_cpu(params.hClass), nested,
          nested_size);

      if (route) {
        ret = nvgpu_ioctl_register_memory(
            nfd, cmd, uarg, sz, route, &params, layout->size, nested,
            nested_size, le32_to_cpu(params.hRoot),
            /* the allocation routes report the handle as hObjectNew */
            0xffffffffu, layout->status_at);
        goto out;
      }
    }

    /*
     * An event object names the file the event will be delivered on, and it
     * names it inside these parameters rather than at a fixed place in the
     * ioctl -- so the translation the device publishes for whole ioctls never
     * sees it, and the backend was handed a descriptor number that means
     * nothing in its process. RM looks it up, finds no event registered under
     * it, and answers NV_ERR_OBJECT_NOT_FOUND.
     *
     * Userspace reports that as "Failed to allocate semaphore event" and
     * abandons the device, which is what ended every run here after
     * enumeration started working: four allocations of these two classes fail,
     * and nothing else in the run does.
     *
     * NV0005_ALLOC_PARAMETERS keeps the descriptor in `data` at offset 16.
     * Rewrite it the way the fixed-position path does: to the handle the
     * backend issued for that file, which the backend turns back into one of
     * its own descriptors.
     */
    {
      u32 hclass = le32_to_cpu(params.hClass);

      if ((hclass == NVGPU_CLASS_EVENT || hclass == NVGPU_CLASS_EVENT_OS_EVENT) &&
          nested_size >= NVGPU_NV0005_DATA_OFFSET + sizeof(u32)) {
        int event_fd;

        memcpy(&event_fd, nested + NVGPU_NV0005_DATA_OFFSET, sizeof(event_fd));
        if (event_fd >= 0) {
          struct file *ev_file = fget(event_fd);

          if (ev_file) {
            struct nvgpu_fd *ev_nfd = nvgpu_fd_of_file(ev_file);

            if (ev_nfd) {
              u32 handle = ev_nfd->handle;

              memcpy(nested + NVGPU_NV0005_DATA_OFFSET, &handle, sizeof(handle));
            }
            fput(ev_file);
          }
        }
      }
    }
  }

  ret = nvgpu_send_recv(nfd->dev, req_buf, req_total, resp_buf, resp_max);
  if (ret < 0)
    goto out;

  resp = (struct nvgpu_ioctl_resp *)resp_buf;
  ret = (int)(s32)le32_to_cpu((__le32)resp->hdr.status);

  if (copy_to_user(uarg, resp_buf + sizeof(*resp), layout->size)) {
    ret = -EFAULT;
    goto out;
  }

  if (user_alloc && le32_to_cpu(resp->nested_len) > 0) {
    u32 copy_back = min(nested_size, le32_to_cpu(resp->nested_len));
    if (copy_to_user(user_alloc, resp_buf + sizeof(*resp) + layout->size,
                     copy_back))
      ret = -EFAULT;
  }

out:
  kfree(req_buf);
  kfree(resp_buf);
  return ret;
}

/*
 * nvgpu_ioctl_get_event_data -- NV_ESC_RM_GET_EVENT_DATA, on the file an OS
 * event was allocated on.
 *
 * NVOS41 carries a pointer, pEvent, to the 16-byte NvUnixEvent RM fills in. A
 * guest address means nothing to the backend, so the buffer travels as the
 * nested block, as pAllocParms does for RM_ALLOC: zeroes on the way out (RM
 * only writes it), and on the way back the backend returns it only when RM
 * wrote an event. Then, and only then, it is copied to the caller's pEvent --
 * RM leaves that memory alone when the queue is empty, and so does this.
 */
static long nvgpu_ioctl_get_event_data(struct nvgpu_fd *nfd, unsigned int cmd,
                                       void __user *uarg, unsigned int sz) {
  struct NVOS41_PARAMETERS params;
  struct nvgpu_ioctl_req *req;
  struct nvgpu_ioctl_resp *resp;
  void *req_buf = NULL, *resp_buf = NULL;
  void __user *user_event;
  int req_total, resp_max, ret;

  /* RM's own rule (osapi.c rm_ioctl): exactly sizeof(NVOS41_PARAMETERS). */
  if (sz != sizeof(params))
    return -EINVAL;
  if (copy_from_user(&params, uarg, sizeof(params)))
    return -EFAULT;
  user_event = (void __user *)(unsigned long)le64_to_cpu(params.pEvent);

  req_total = sizeof(*req) + sizeof(params) + NVGPU_NV_UNIX_EVENT_SIZE;
  resp_max = sizeof(*resp) + sizeof(params) + NVGPU_NV_UNIX_EVENT_SIZE;
  req_buf = kzalloc(req_total, GFP_KERNEL);
  resp_buf = kzalloc(resp_max, GFP_KERNEL);
  if (!req_buf || !resp_buf) {
    ret = -ENOMEM;
    goto out;
  }

  req = (struct nvgpu_ioctl_req *)req_buf;
  req->hdr.msg_type = cpu_to_le32(NVGPU_MSG_IOCTL);
  req->hdr.handle = cpu_to_le32(nfd->handle);
  req->cmd = cpu_to_le32(cmd);
  req->data_len = cpu_to_le32(sizeof(params));
  req->nested_offset = cpu_to_le32(sizeof(params));
  req->nested_len = cpu_to_le32(NVGPU_NV_UNIX_EVENT_SIZE);
  memcpy(req_buf + sizeof(*req), &params, sizeof(params));

  ret = nvgpu_send_recv(nfd->dev, req_buf, req_total, resp_buf, resp_max);
  if (ret < 0)
    goto out;

  resp = (struct nvgpu_ioctl_resp *)resp_buf;
  ret = (int)(s32)le32_to_cpu((__le32)resp->hdr.status);
  if (ret != 0)
    goto out;
  if (le32_to_cpu(resp->data_len) != sizeof(params)) {
    ret = -EIO;
    goto out;
  }

  if (le32_to_cpu(resp->nested_len) == NVGPU_NV_UNIX_EVENT_SIZE &&
      copy_to_user(user_event, resp_buf + sizeof(*resp) + sizeof(params),
                   NVGPU_NV_UNIX_EVENT_SIZE)) {
    ret = -EFAULT;
    goto out;
  }
  if (copy_to_user(uarg, resp_buf + sizeof(*resp), sizeof(params)))
    ret = -EFAULT;

out:
  kfree(req_buf);
  kfree(resp_buf);
  return ret;
}

/*
 * NOTE: The only subtlety worth noting: copy_to_user on the way back writes the
 * VMM handle value (not a host fd number) back into the guest's buffer. That's
 * fine — nvidia-smi doesn't read the payload back after REGISTER_FD, it only
 * checks the return code. If a future fd-carrying ioctl does need the response
 * payload, the VMM would need to translate back from host fd → handle before
 * returning.
 */
static long nvgpu_ioctl_translate_fd(struct nvgpu_fd *nfd, unsigned int cmd,
                                     void __user *uarg, unsigned int sz,
                                     unsigned int payload_offset) {
  struct nvgpu_ioctl_req *req;
  struct nvgpu_ioctl_resp *resp;
  void *req_buf = NULL, *resp_buf = NULL;
  struct file *other_file;
  struct nvgpu_fd *other_nfd;
  int guest_fd;
  u32 host_handle;
  int req_total, resp_max, ret;

  if (sz < payload_offset + sizeof(guest_fd))
    return -EINVAL;

  req_total = sizeof(*req) + sz;
  resp_max = sizeof(*resp) + sz;

  req_buf = kmalloc(req_total, GFP_KERNEL);
  resp_buf = kmalloc(resp_max, GFP_KERNEL);
  if (!req_buf || !resp_buf) {
    ret = -ENOMEM;
    goto out;
  }

  /* Copy the full payload from userspace */
  if (copy_from_user(req_buf + sizeof(*req), uarg, sz)) {
    ret = -EFAULT;
    goto out;
  }

  /* Extract guest fd from its position in the payload */
  memcpy(&guest_fd, req_buf + sizeof(*req) + payload_offset, sizeof(guest_fd));

  /*
   * A descriptor in these parameters is optional, and -1 is how a caller says
   * it is not using one.  NV_ESC_RM_ALLOC_MEMORY carries -1 for every ordinary
   * allocation -- only one that is to be mapped through another open file names
   * that file -- and the driver on the other side accepts it and allocates.
   *
   * Resolving it is meaningless and refusing it is worse: this path returned
   * -EBADF from fget(-1) before the request was ever sent, so the call failed
   * with nothing recorded anywhere on the far side.  The value only keeps its
   * meaning if it is forwarded unchanged.
   */
  if (guest_fd >= 0) {
    /* Resolve guest fd → nvgpu_fd → VMM handle */
    other_file = fget(guest_fd);
    if (!other_file) {
      ret = -EBADF;
      goto out;
    }

    other_nfd = nvgpu_fd_of_file(other_file);
    if (!other_nfd) {
      fput(other_file);
      ret = -EINVAL;
      goto out;
    }

    host_handle = other_nfd->handle;
    fput(other_file);

    /* Patch payload: replace raw guest fd with VMM handle */
    memcpy(req_buf + sizeof(*req) + payload_offset, &host_handle,
           sizeof(host_handle));
  }

  /* Build request header */
  req = (struct nvgpu_ioctl_req *)req_buf;
  req->hdr.msg_type = cpu_to_le32(NVGPU_MSG_IOCTL);
  req->hdr.handle = cpu_to_le32(nfd->handle);
  req->hdr.status = 0;
  req->hdr.padding = 0;
  req->cmd = cpu_to_le32(cmd);
  req->data_len = cpu_to_le32(sz);
  req->nested_offset = 0;
  req->nested_len = 0;
  req->deep_ptr_offset = 0;
  req->deep_len = 0;

  ret = nvgpu_send_recv(nfd->dev, req_buf, req_total, resp_buf, resp_max);
  if (ret < 0)
    goto out;

  resp = (struct nvgpu_ioctl_resp *)resp_buf;
  ret = (int)(s32)le32_to_cpu((__le32)resp->hdr.status);

  /* Write the (possibly modified) payload back to userspace */
  if (ret == 0 && le32_to_cpu(resp->data_len) > 0) {
    if (copy_to_user(uarg, resp_buf + sizeof(*resp),
                     le32_to_cpu(resp->data_len)))
      ret = -EFAULT;
  }

out:
  kfree(req_buf);
  kfree(resp_buf);
  return ret;
}

/* ───────── memory registered by CPU address ───────── */

/*
 * RM registers memory by a CPU address and reads that address in the caller's
 * address space -- which, for a guest, is the backend's. The address written
 * here means nothing over there, so this side sends the guest-physical pages
 * behind it instead and the backend builds an address of its own that aliases
 * exactly those pages.
 *
 * Only this side can do it. The pages behind a user address are known to this
 * kernel and nowhere else, and they have to be pinned before they are named:
 * an unpinned page can be migrated or swapped, and the GPU would then be
 * reading whatever took its place. FOLL_LONGTERM because RM holds them for the
 * life of the object, not for the length of the call.
 */

static void nvgpu_pin_free(struct nvgpu_pin *pin) {
  if (!pin)
    return;
  if (pin->pages) {
    unpin_user_pages(pin->pages, pin->npages);
    kvfree(pin->pages);
  }
  kfree(pin);
}

/*
 * Pin the pages behind [uaddr, uaddr+len) and keep them.
 *
 * Whole pages only: a partial page cannot be named, and rounding one up would
 * hand RM a neighbouring page that may be anyone's. The backend refuses the
 * same thing from its side; this is so a guest learns it here, where the
 * address still means something, rather than as a status code.
 */
static int nvgpu_pin_region(struct nvgpu_device *dev, u64 uaddr, u64 len,
                            struct nvgpu_pin **out) {
  struct nvgpu_pin *pin;
  unsigned long npages;
  long got;

  if (!len || (uaddr & ~PAGE_MASK) || (len & ~PAGE_MASK)) {
    dev_dbg(&dev->vdev->dev,
            "conduit-gpu: registering %llu bytes at %#llx is not whole "
            "pages\n",
            len, uaddr);
    return -EINVAL;
  }
  npages = len >> PAGE_SHIFT;
  if (npages > NVGPU_MAX_PIN_PAGES) {
    dev_warn(&dev->vdev->dev,
             "conduit-gpu: registering %lu pages, and this module carries "
             "%u\n",
             npages, (unsigned int)NVGPU_MAX_PIN_PAGES);
    return -E2BIG;
  }

  pin = kzalloc(sizeof(*pin), GFP_KERNEL);
  if (!pin)
    return -ENOMEM;
  pin->uaddr = uaddr;
  pin->npages = npages;
  pin->pages = kvmalloc_array(npages, sizeof(*pin->pages), GFP_KERNEL);
  if (!pin->pages) {
    kfree(pin);
    return -ENOMEM;
  }

  got = pin_user_pages_fast(uaddr, npages, FOLL_WRITE | FOLL_LONGTERM,
                            pin->pages);
  if (got < 0 || (unsigned long)got != npages) {
    /* A short pin is not a partial success: the registration covers the
     * whole range or it does not happen. */
    if (got > 0)
      unpin_user_pages(pin->pages, got);
    kvfree(pin->pages);
    kfree(pin);
    dev_dbg(&dev->vdev->dev,
            "conduit-gpu: pinning %lu pages at %#llx gave %ld\n", npages,
            uaddr, got);
    return got < 0 ? (int)got : -EFAULT;
  }

  *out = pin;
  return 0;
}

/*
 * Write the pinned pages as runs of guest-physical memory.
 *
 * Consecutive pages are coalesced, which is what keeps the table small: a
 * buffer the guest allocator gave out contiguously is one run however large
 * it is. A fully scattered one costs a run per page, and past the bound the
 * registration is refused rather than truncated -- a truncated table
 * describes memory the caller did not ask to register.
 */
static int nvgpu_emit_page_runs(struct nvgpu_device *dev,
                                const struct nvgpu_pin *pin, void *out,
                                u32 out_cap, u32 max_runs, u32 *out_len) {
  unsigned long i;
  u32 runs = 0;
  u64 run_gpa = 0, run_len = 0;
  u8 *table = out;

  for (i = 0; i <= pin->npages; i++) {
    u64 gpa = i < pin->npages ? (u64)page_to_phys(pin->pages[i]) : 0;

    if (run_len && i < pin->npages && gpa == run_gpa + run_len) {
      run_len += PAGE_SIZE;
      continue;
    }
    if (run_len) {
      __le64 v;
      u32 at = 8 + runs * 16;

      if (runs == max_runs || at + 16 > out_cap) {
        if (max_runs == NVGPU_MAX_PAGE_RUNS_INDIRECT)
          dev_warn(&dev->vdev->dev,
                   "conduit-gpu: %lu pages scatter into more than %u runs; "
                   "refusing to register them\n",
                   pin->npages, max_runs);
        return -E2BIG;
      }
      v = cpu_to_le64(run_gpa);
      memcpy(table + at, &v, sizeof(v));
      v = cpu_to_le64(run_len);
      memcpy(table + at + 8, &v, sizeof(v));
      runs++;
    }
    run_gpa = gpa;
    run_len = i < pin->npages ? PAGE_SIZE : 0;
  }

  if (!runs)
    return -EINVAL;
  memset(table, 0, 8);
  *(__le32 *)table = cpu_to_le32(runs);
  *out_len = 8 + runs * 16;
  dev_dbg(&dev->vdev->dev, "conduit-gpu: %lu pages in %u run(s)\n",
          pin->npages, runs);
  return 0;
}

static u32 nvgpu_read32(const void *p, u32 at) {
  __le32 v;

  memcpy(&v, (const u8 *)p + at, sizeof(v));
  return le32_to_cpu(v);
}

static u64 nvgpu_read64(const void *p, u32 at) {
  __le64 v;

  memcpy(&v, (const u8 *)p + at, sizeof(v));
  return le64_to_cpu(v);
}

/*
 * Whether this block registers memory by address, and on which route.
 *
 * `class_id` is the allocation's class where the caller already read it, or
 * NVGPU_NO_CLASS where the route carries its own.
 */
#define NVGPU_NO_CLASS 0xffffffffu

static const struct nvgpu_osdesc_route *
nvgpu_registration_route(struct nvgpu_device *dev, unsigned int nr,
                         u32 class_id, const void *params, u32 len) {
  const struct nvgpu_osdesc *d = &dev->osdesc;

  if (!d->valid)
    return NULL;

  switch (nr) {
  case NV_ESC_RM_ALLOC:
    if (class_id == d->class_id && len >= d->alloc.params_size)
      return &d->alloc;
    return NULL;
  case NV_ESC_RM_ALLOC_MEMORY:
    if (len >= d->alloc_memory_class_at + 4 &&
        nvgpu_read32(params, d->alloc_memory_class_at) == d->class_id &&
        len >= d->alloc_memory.params_size)
      return &d->alloc_memory;
    return NULL;
  case NV_ESC_RM_VID_HEAP_CONTROL:
    /* The parameters are a union, so the function has to be read before
     * anything else in the block means what it looks like. */
    if (len >= d->vid_heap_function_at + 4 &&
        nvgpu_read32(params, d->vid_heap_function_at) == d->vid_heap_function &&
        len >= d->vid_heap.params_size)
      return &d->vid_heap;
    return NULL;
  default:
    return NULL;
  }
}

/* Release a registration this file made, by the handle RM gave it. */
static void nvgpu_pin_release(struct nvgpu_fd *nfd, u32 hclient, u32 hmemory) {
  struct nvgpu_pin *pin, *tmp;

  mutex_lock(&nfd->pins_lock);
  list_for_each_entry_safe(pin, tmp, &nfd->pins, link) {
    if (pin->hclient == hclient && pin->hmemory == hmemory) {
      list_del(&pin->link);
      mutex_unlock(&nfd->pins_lock);
      dev_dbg(&nfd->dev->vdev->dev,
              "conduit-gpu: unpinning %lu page(s) for object %#x/%#x\n",
              pin->npages, hclient, hmemory);
      nvgpu_pin_free(pin);
      return;
    }
  }
  mutex_unlock(&nfd->pins_lock);
}

/* Everything this file still holds, on close. */
static void nvgpu_pins_drain(struct nvgpu_fd *nfd) {
  struct nvgpu_pin *pin, *tmp;
  LIST_HEAD(dead);

  mutex_lock(&nfd->pins_lock);
  list_splice_init(&nfd->pins, &dead);
  mutex_unlock(&nfd->pins_lock);

  list_for_each_entry_safe(pin, tmp, &dead, link) {
    dev_dbg(&nfd->dev->vdev->dev,
            "conduit-gpu: close leaves %lu pinned page(s) for %#x/%#x\n",
            pin->npages, pin->hclient, pin->hmemory);
    list_del(&pin->link);
    nvgpu_pin_free(pin);
  }
}

/*
 * Forward one call that registers memory by a CPU address.
 *
 * The parameters go as they are -- the backend rewrites the address field
 * itself, because only it knows what the pages became over there -- and the
 * pinned pages ride in the deep block, which is where a second-level buffer
 * goes. The deep block normally carries what a pointer in the parameters
 * addresses; this carries where that pointer's memory physically is. Same
 * field, different fact about it.
 *
 * `outer` is the flat struct, `params` the block the route's offsets are
 * measured in. For the allocation route those differ: the address lives in
 * the allocation parameters, which travel as the nested block.
 */
static long nvgpu_ioctl_register_memory(struct nvgpu_fd *nfd, unsigned int cmd,
                                        void __user *uarg, unsigned int sz,
                                        const struct nvgpu_osdesc_route *route,
                                        const void *outer, unsigned int outer_len,
                                        const void *params, unsigned int params_len,
                                        u32 hclient, u32 hmemory_at,
                                        u32 status_at) {
  struct nvgpu_device *dev = nfd->dev;
  struct nvgpu_pin *pin = NULL;
  struct nvgpu_ioctl_req *req;
  struct nvgpu_ioctl_resp *resp;
  void *req_buf = NULL, *resp_buf = NULL;
  u32 runs_cap = 8 + NVGPU_MAX_PAGE_RUNS * 16;
  u32 runs_len = 0;
  u32 deep_kind = NVGPU_DEEP_PAGE_RUNS;
  void *runs_at, *big = NULL;
  u64 addr, limit, length;
  int req_total, resp_max, ret;

  /* Only a user address is something this side can find pages for. The other
   * descriptor types name a kernel address, a file handle, a dma-buf or a
   * scatter-gather table, and the backend refuses every one of them. */
  if (route->type_at != 0xffffffffu && params_len >= route->type_at + 4 &&
      nvgpu_read32(params, route->type_at) != dev->osdesc.virtual_address) {
    dev_dbg(&dev->vdev->dev,
            "conduit-gpu: registration descriptor type %u is not a user "
            "address\n",
            nvgpu_read32(params, route->type_at));
    return -ENOTTY;
  }

  addr = nvgpu_read64(params, route->address_at);
  limit = nvgpu_read64(params, route->limit_at);
  /* RM's `limit` is the last byte's offset, so a one-page registration
   * carries 4095 and means 4096. */
  if (limit == U64_MAX)
    return -EINVAL;
  length = limit + 1;

  ret = nvgpu_pin_region(dev, addr, length, &pin);
  if (ret)
    return ret;

  req_total = sizeof(*req) + outer_len + params_len + runs_cap;
  resp_max = sizeof(*resp) + outer_len + params_len + runs_cap;
  req_buf = kvzalloc(req_total, GFP_KERNEL);
  resp_buf = kvzalloc(resp_max, GFP_KERNEL);
  if (!req_buf || !resp_buf) {
    ret = -ENOMEM;
    goto out;
  }

  memcpy(req_buf + sizeof(*req), outer, outer_len);
  if (params != outer)
    memcpy(req_buf + sizeof(*req) + outer_len, params, params_len);

  runs_at = req_buf + sizeof(*req) + outer_len +
            (params != outer ? params_len : 0);
  ret = nvgpu_emit_page_runs(dev, pin, runs_at, runs_cap, NVGPU_MAX_PAGE_RUNS,
                             &runs_len);
  if (ret == -E2BIG) {
    /*
     * Too scattered for one message: write the table into memory of its own
     * and send the runs of *that*, which the backend copies out of guest RAM.
     * Whole pages, so the pages it names hold nothing but the table.
     */
    unsigned long n = min_t(unsigned long, pin->npages,
                            NVGPU_MAX_PAGE_RUNS_INDIRECT);
    u32 big_cap = PAGE_ALIGN(8 + n * 16), big_len = 0;
    struct nvgpu_pin where = {0};
    unsigned long i;

    big = kvzalloc(big_cap, GFP_KERNEL);
    where.npages = big_cap >> PAGE_SHIFT;
    where.pages = kvmalloc_array(where.npages, sizeof(*where.pages),
                                 GFP_KERNEL);
    if (!big || !where.pages) {
      kvfree(where.pages);
      ret = -ENOMEM;
      goto out;
    }
    ret = nvgpu_emit_page_runs(dev, pin, big, big_cap,
                               NVGPU_MAX_PAGE_RUNS_INDIRECT, &big_len);
    if (!ret) {
      for (i = 0; i < where.npages; i++) {
        void *va = (u8 *)big + (i << PAGE_SHIFT);

        where.pages[i] =
            is_vmalloc_addr(va) ? vmalloc_to_page(va) : virt_to_page(va);
      }
      /* At most NVGPU_MAX_PAGE_RUNS pages, so this always fits. */
      ret = nvgpu_emit_page_runs(dev, &where, runs_at, runs_cap,
                                 NVGPU_MAX_PAGE_RUNS, &runs_len);
      deep_kind = NVGPU_DEEP_PAGE_RUNS_INDIRECT;
      dev_dbg(&dev->vdev->dev,
              "conduit-gpu: %lu pages, %u-byte run table in %lu page(s)\n",
              pin->npages, big_len, where.npages);
    }
    kvfree(where.pages);
  }
  if (ret)
    goto out;

  req = (struct nvgpu_ioctl_req *)req_buf;
  req->hdr.msg_type = cpu_to_le32(NVGPU_MSG_IOCTL);
  req->hdr.handle = cpu_to_le32(nfd->handle);
  req->hdr.status = 0;
  req->hdr.padding = 0;
  req->cmd = cpu_to_le32(cmd);
  req->data_len = cpu_to_le32(outer_len);
  if (params != outer) {
    req->nested_offset = cpu_to_le32(outer_len);
    req->nested_len = cpu_to_le32(params_len);
  } else {
    req->nested_offset = 0;
    req->nested_len = 0;
  }
  req->deep_ptr_offset = cpu_to_le32(deep_kind);
  req->deep_len = cpu_to_le32(runs_len);

  req_total = sizeof(*req) + outer_len +
              (params != outer ? params_len : 0) + runs_len;
  ret = nvgpu_send_recv(dev, req_buf, req_total, resp_buf, resp_max);
  if (ret < 0)
    goto out;

  resp = (struct nvgpu_ioctl_resp *)resp_buf;
  ret = (int)(s32)le32_to_cpu((__le32)((struct nvgpu_msg_hdr *)resp_buf)->status);
  if (ret)
    goto out;

  {
    void *body = resp_buf + sizeof(*resp);
    u32 back = le32_to_cpu(resp->data_len);
    u32 nested_back = le32_to_cpu(resp->nested_len);
    u32 status;

    if (back > outer_len)
      back = outer_len;
    if (nested_back > params_len)
      nested_back = params_len;

    /* RM's own answer decides whether the pin is kept. A refusal that was
     * not an errno still means nothing was registered, and holding the
     * pages for it would pin them until the file closed. */
    status = back >= status_at + 4 ? nvgpu_read32(body, status_at) : ~0u;
    if (status == 0) {
      pin->hclient = hclient;
      pin->hmemory = hmemory_at == 0xffffffffu
                         ? nvgpu_read32(body, 8) /* hObjectNew */
                         : nvgpu_read32(body + back, hmemory_at);
      mutex_lock(&nfd->pins_lock);
      list_add(&pin->link, &nfd->pins);
      mutex_unlock(&nfd->pins_lock);
      dev_dbg(&dev->vdev->dev,
              "conduit-gpu: registered %lu page(s) as object %#x/%#x\n",
              pin->npages, pin->hclient, pin->hmemory);
      pin = NULL;
    }

    if (copy_to_user(uarg, body, min_t(u32, back, sz)))
      ret = -EFAULT;
    else if (params != outer && nested_back) {
      /* The allocation parameters came from a pointer of the caller's, and
       * that is where the answer goes back. */
      u64 p = nvgpu_read64(outer, 16); /* NVOS64.pAllocParms */

      if (p && copy_to_user((void __user *)(unsigned long)p,
                            body + back, nested_back))
        ret = -EFAULT;
    }
  }

out:
  /* Not kept means not registered, so the pages go back. */
  nvgpu_pin_free(pin);
  kvfree(big);
  kvfree(req_buf);
  kvfree(resp_buf);
  return ret;
}

static const struct nvgpu_fd_translation_entry *
nvgpu_find_fd_translation(struct nvgpu_device *dev, unsigned int nr) {
  u32 i;
  for (i = 0; i < dev->num_fd_translations; i++)
    if (le32_to_cpu(dev->fd_translations[i].nr) == nr)
      return &dev->fd_translations[i];
  return NULL;
}

/* `nvgpu_ioctl_maybe_register` when the call turns out not to be one. */
#define NVGPU_NOT_A_REGISTRATION 0x7fffffffL

/*
 * The two routes whose address sits in the flat parameter struct.
 *
 * Returns NVGPU_NOT_A_REGISTRATION when the block is some other call, which
 * is most of them: VID_HEAP_CONTROL is a union and only one of its functions
 * names an address, and RM_ALLOC_MEMORY allocates every other class too.
 */
static long nvgpu_ioctl_maybe_register(struct nvgpu_fd *nfd, unsigned int cmd,
                                       void __user *uarg, unsigned int sz,
                                       unsigned int nr) {
  const struct nvgpu_osdesc *d = &nfd->dev->osdesc;
  const struct nvgpu_osdesc_route *route;
  void *params;
  long ret;
  u32 hmemory_at, status_at;

  if (!d->valid || sz == 0 || sz > 64 * 1024)
    return NVGPU_NOT_A_REGISTRATION;

  params = kzalloc(sz, GFP_KERNEL);
  if (!params)
    return -ENOMEM;
  if (copy_from_user(params, uarg, sz)) {
    kfree(params);
    return -EFAULT;
  }

  route = nvgpu_registration_route(nfd->dev, nr, NVGPU_NO_CLASS, params, sz);
  if (!route) {
    kfree(params);
    return NVGPU_NOT_A_REGISTRATION;
  }

  if (nr == NV_ESC_RM_VID_HEAP_CONTROL) {
    hmemory_at = d->vid_heap_hmemory_at;
    status_at = d->vid_heap_status_at;
  } else {
    /* hObjectNew, where the allocation routes put it. */
    hmemory_at = 0xffffffffu;
    status_at = d->alloc_memory_status_at;
  }

  ret = nvgpu_ioctl_register_memory(nfd, cmd, uarg, sz, route, params, sz,
                                    params, sz, nvgpu_read32(params, 0),
                                    hmemory_at, status_at);
  kfree(params);
  return ret;
}

/* Main ioctl dispatcher */
/*
 * Split from nvgpu_ioctl so a DRM node can reach it. On a real DRM node
 * filp->private_data is a `struct drm_file *`, and ours hangs off its
 * driver_priv -- so the caller supplies the fd rather than this deriving it.
 */
static long nvgpu_ioctl_fd(struct nvgpu_fd *nfd, unsigned int cmd,
                           unsigned long arg) {
  unsigned int nr = _IOC_NR(cmd);
  unsigned int sz = _IOC_SIZE(cmd);
  void __user *uarg = (void __user *)arg;
  const struct nvgpu_fd_translation_entry *fdt;

  /* Hard cap only — sz == 0 is valid for several NVIDIA ioctls
   * (e.g. NV_ESC_RM_FREE on some driver versions, and any ioctl
   * that encodes parameters via _IOC_NR only with no struct). */
  if (sz > 65536)
    return -EINVAL;

  /*
   * RM's own rule: the escape takes the sizes the host release says, and
   * anything else is invalid before any handler reads a field of it. See
   * nvgpu_escape.h.
   */
  if (_IOC_TYPE(cmd) == 'F' &&
      !nvgpu_escape_size_ok(nfd->dev->escape_sizes, nfd->dev->num_escape_sizes,
                            nr, sz)) {
    dev_dbg(&nfd->dev->vdev->dev,
            "conduit-gpu: escape 0x%02x does not take %u bytes on this host\n",
            nr, sz);
    return -EINVAL;
  }

  /*
   * Memory named by a CPU address, before anything else looks at the block.
   * Two of the three routes would otherwise be handled by paths that know
   * nothing about it: NV_ESC_RM_ALLOC_MEMORY has a descriptor translation
   * entry, and VID_HEAP_CONTROL falls through to the plain forwarder.
   */
  if (nr == NV_ESC_RM_ALLOC_MEMORY || nr == NV_ESC_RM_VID_HEAP_CONTROL) {
    long rc = nvgpu_ioctl_maybe_register(nfd, cmd, uarg, sz, nr);

    if (rc != NVGPU_NOT_A_REGISTRATION)
      return rc;
  }

  fdt = nvgpu_find_fd_translation(nfd->dev, nr);
  if (fdt)
    return nvgpu_ioctl_translate_fd(nfd, cmd, uarg, sz,
                                    le32_to_cpu(fdt->payload_offset));

  switch (nr) {
  case NV_ESC_RM_CONTROL:
    return nvgpu_ioctl_rm_control(nfd, cmd, uarg, sz);
  case NV_ESC_RM_ALLOC:
    return nvgpu_ioctl_rm_alloc(nfd, cmd, uarg, sz);
  case NV_ESC_RM_GET_EVENT_DATA:
    return nvgpu_ioctl_get_event_data(nfd, cmd, uarg, sz);
  case NV_ESC_RM_FREE:
    /* Whatever RM makes of it, the object is not ours to hold pages for
     * any longer. NVOS00: hRoot at 0, hObjectOld at 8. */
    {
      long rc = nvgpu_ioctl_simple(nfd, cmd, uarg, sz);
      u32 free_params[4];

      if (sz >= sizeof(free_params) &&
          !copy_from_user(free_params, uarg, sizeof(free_params)))
        nvgpu_pin_release(nfd, le32_to_cpu((__le32)free_params[0]),
                          le32_to_cpu((__le32)free_params[2]));
      return rc;
    }
  default:
    return nvgpu_ioctl_simple(nfd, cmd, uarg, sz);
  }
}

/* ───────── UVM ioctl ───────── */

static long nvgpu_ioctl(struct file *filp, unsigned int cmd,
                        unsigned long arg) {
  return nvgpu_ioctl_fd(filp->private_data, cmd, arg);
}

/*
 * The UVM calls the host release takes, found by the whole ioctl number.
 *
 * Not by _IOC_NR: UVM_INITIALIZE is 0x30000001 and UVM_RESERVE_VA is 1, and
 * they agree in every byte an ioctl type or number is read from. This module
 * used to switch on _IOC_NR and gave both the former's size.
 */
static const struct nvgpu_uvm_cmd *
nvgpu_find_uvm_cmd(struct nvgpu_device *dev, unsigned int cmd) {
  int i;
  for (i = 0; i < dev->num_uvm_cmds; i++)
    if (dev->uvm_cmds[i].num == cmd)
      return &dev->uvm_cmds[i];
  return NULL;
}

static long nvgpu_uvm_ioctl(struct file *filp, unsigned int cmd,
                            unsigned long arg) {
  struct nvgpu_fd *nfd = filp->private_data;
  void __user *uarg = (void __user *)arg;
  const struct nvgpu_uvm_cmd *uc;
  unsigned int sz;

  /*
   * _IOC_SIZE on a UVM ioctl is 0x3000, which is the buffer UVM is willing to
   * read and not the size of anything. The real sizes come from the backend,
   * which reads them out of the release the host is running; without them
   * there is nothing to copy but a guess, and a guess here is a struct read
   * short or a buffer read long.
   */
  uc = nvgpu_find_uvm_cmd(nfd->dev, cmd);
  if (!uc) {
    dev_dbg(&nfd->dev->vdev->dev,
            "conduit-gpu: UVM 0x%x is not one the host release takes\n", cmd);
    return -ENOTTY;
  }
  sz = uc->params_size;

  /*
   * A call with no argument -- UVM_DEINITIALIZE is made that way -- is
   * forwarded with a zeroed buffer, because copy_from_user cannot be given a
   * NULL pointer and the host still has an rmStatus to write.
   */
  if (arg == 0) {
    int req_total = sizeof(struct nvgpu_ioctl_req) + sz;
    int resp_max = sizeof(struct nvgpu_ioctl_resp) + sz;
    void *req_buf, *resp_buf;
    struct nvgpu_ioctl_req *req;
    struct nvgpu_ioctl_resp *resp;
    int ret;

    req_buf = kzalloc(req_total, GFP_KERNEL);
    resp_buf = kzalloc(resp_max, GFP_KERNEL);
    if (!req_buf || !resp_buf) {
      kfree(req_buf);
      kfree(resp_buf);
      return -ENOMEM;
    }

    req = (struct nvgpu_ioctl_req *)req_buf;
    req->hdr.msg_type = cpu_to_le32(NVGPU_MSG_IOCTL);
    req->hdr.handle = cpu_to_le32(nfd->handle);
    req->cmd = cpu_to_le32(cmd);
    req->data_len = cpu_to_le32(sz);
    /* payload stays zeroed — no copy_from_user */

    ret = nvgpu_send_recv(nfd->dev, req_buf, req_total, resp_buf, resp_max);

    if (ret == 0) {
      resp = (struct nvgpu_ioctl_resp *)resp_buf;
      ret = (int)(s32)le32_to_cpu((__le32)resp->hdr.status);
      /* arg=0 means no copy_to_user either */
    }

    kfree(req_buf);
    kfree(resp_buf);
    return ret;
  }

  /*
   * A descriptor inside the parameters is a number in *this* process's table
   * and nothing in the backend's, so it is resolved here to the handle the
   * backend knows the file by. Which byte it sits at is the host release's
   * business and arrives with the table; the backend checks that what comes
   * back is a file this VM opened, and of the kind the call wants.
   *
   * A foreign descriptor -- UVM_IMPORT_DMA_BUF names one -- is not ours to
   * resolve, so it goes as it stands and the backend refuses it.
   */
  if (uc->fd_kind == NVGPU_UVM_FD_CTL || uc->fd_kind == NVGPU_UVM_FD_UVM)
    return nvgpu_ioctl_translate_fd(nfd, cmd, uarg, sz, uc->fd_at);

  /*
   * UVM_INITIALIZE's flags are the backend's to decide: it sends the host
   * MULTI_PROCESS_SHARING_MODE with HMM and pageable access off, whatever is
   * asked here, because every guest process's UVM file is opened over there.
   * This side used to OR in bit 2 for sharing mode, which is
   * DISABLE_PAGEABLE_ACCESS on 615.71.09 and unknown, so refused, before it.
   */
  return nvgpu_ioctl_simple(nfd, cmd, uarg, sz);
}

/* ───────── mmap ───────── */

static void nvgpu_vma_close(struct vm_area_struct *vma) {
  struct nvgpu_fd *nfd = vma->vm_file->private_data;
  u32 mapping_id = (u32)(unsigned long)vma->vm_private_data;
  struct nvgpu_munmap_req *req;
  struct nvgpu_munmap_resp *resp;

  req = kzalloc(sizeof(*req), GFP_KERNEL);
  resp = kzalloc(sizeof(*resp), GFP_KERNEL);
  if (req && resp) {
    req->hdr.msg_type = cpu_to_le32(NVGPU_MSG_MUNMAP);
    req->hdr.handle = cpu_to_le32(nfd->handle);
    req->mapping_id = cpu_to_le32(mapping_id);
    nvgpu_send_recv(nfd->dev, req, sizeof(*req), resp, sizeof(*resp));
  }
  kfree(req);
  kfree(resp);
}

static const struct vm_operations_struct nvgpu_vm_ops = {
    .close = nvgpu_vma_close,
};

/*
 * Put the leaf PTEs of [start, end) back to write-back.
 *
 * The aperture is a PCI BAR to this kernel, not System RAM, so
 * remap_pfn_range() goes through the x86 PAT tracking, which turns the
 * write-back protection asked for into UC- wherever the MTRRs over the range
 * are not write-back -- and nothing says so. On an Intel host EPT ignores the
 * guest's memory type for RAM-backed slots and the mistake is invisible. On
 * AMD, NPT honours it, and CPU access to a managed allocation runs uncached:
 * nvkvm-pv measured ~100x slower. What is behind the aperture is the host's
 * ordinary RAM (UVM's pages), coherent with the GPU, so write-back is right.
 *
 * Only freshly made PTEs of a VMA still being set up in ->mmap, under the
 * mmap lock, before userspace can have cached them, so no TLB flush is due.
 * remap_pfn_range() maps 4 KiB PTEs only, so a huge leaf is not expected and
 * is left alone.
 *
 * From nvkvm-pv (src/guest/nvkvm_mmap.c, nvkvm_force_range_wb), Copyright
 * 2026 Reindert Pelsma, GPL-2.0; reduced to the 4 KiB case here.
 */
static void nvgpu_force_range_wb(struct mm_struct *mm, unsigned long start,
                                 unsigned long end) {
#ifdef CONFIG_X86
  unsigned long a;

  for (a = start; a < end; a += PAGE_SIZE) {
    pgd_t *pgd;
    p4d_t *p4d;
    pud_t *pud;
    pmd_t *pmd;
    pte_t *pte;

    pgd = pgd_offset(mm, a);
    if (pgd_none(*pgd) || pgd_bad(*pgd))
      continue;
    p4d = p4d_offset(pgd, a);
    if (p4d_none(*p4d) || p4d_bad(*p4d))
      continue;
    pud = pud_offset(p4d, a);
    if (pud_none(*pud) || pud_leaf(*pud))
      continue;
    pmd = pmd_offset(pud, a);
    if (pmd_none(*pmd) || pmd_leaf(*pmd))
      continue;
    pte = pte_offset_kernel(pmd, a);
    if (!(pte_val(*pte) & _PAGE_PRESENT))
      continue;
    set_pte(pte, __pte(pte_val(*pte) & ~(_PAGE_PCD | _PAGE_PWT | _PAGE_PAT)));
  }
#endif
}

static int nvgpu_mmap(struct file *filp, struct vm_area_struct *vma) {
  struct nvgpu_fd *nfd = filp->private_data;
  u64 size = vma->vm_end - vma->vm_start;
  u64 offset = (u64)vma->vm_pgoff << PAGE_SHIFT;
  u64 window_off;
  struct nvgpu_mmap_req *req;
  struct nvgpu_mmap_resp *resp;
  int ret;

  req = kzalloc(sizeof(*req), GFP_KERNEL);
  resp = kzalloc(sizeof(*resp), GFP_KERNEL);
  if (!req || !resp) {
    ret = -ENOMEM;
    goto out;
  }

  req->hdr.msg_type = cpu_to_le32(NVGPU_MSG_MMAP);
  req->hdr.handle = cpu_to_le32(nfd->handle);
  req->size = cpu_to_le64(size);
  req->offset = cpu_to_le64(offset);
  req->prot = cpu_to_le32((vma->vm_flags & VM_WRITE) ? 3 : 1);

  ret = nvgpu_send_recv(nfd->dev, req, sizeof(*req), resp, sizeof(*resp));
  if (ret < 0)
    goto out;

  if ((s32)le32_to_cpu((__le32)resp->hdr.status) < 0) {
    ret = (s32)le32_to_cpu((__le32)resp->hdr.status);
    goto out;
  }

  vm_flags_set(vma, VM_IO | VM_PFNMAP | VM_DONTEXPAND | VM_DONTDUMP);

  /*
   * A UVM file maps one thing: a semaphore pool, at the address equal to its
   * offset. The host takes it only there, so it is not in the window but in
   * the aperture, where the VMM gave the pool a slot of its own. It is the
   * host kernel's ordinary memory, so it is mapped write-back -- and kept
   * write-back, see nvgpu_force_range_wb(). A managed allocation
   * (cuMemAllocManaged) is a mapping of the UVM file too, and takes the same
   * path at whatever size the application asked for.
   */
  if (nfd->device_type == NVGPU_DEV_UVM) {
    window_off = le64_to_cpu(resp->guest_phys_addr);
    if (!nfd->dev->aperture.len || window_off + size > nfd->dev->aperture.len) {
      dev_warn(&nfd->dev->vdev->dev,
               "conduit-gpu: UVM pool at %llu+%llu is outside the %llu-byte "
               "aperture\n",
               window_off, size, nfd->dev->aperture.len);
      ret = -ERANGE;
      goto out;
    }
    ret = remap_pfn_range(vma, vma->vm_start,
                          (nfd->dev->aperture.addr + window_off) >> PAGE_SHIFT,
                          size, vma->vm_page_prot);
    if (ret)
      goto out;
    nvgpu_force_range_wb(vma->vm_mm, vma->vm_start, vma->vm_end);
    vma->vm_ops = &nvgpu_vm_ops;
    vma->vm_private_data =
        (void *)(unsigned long)le32_to_cpu(resp->mapping_id);
    goto out;
  }

  vma->vm_page_prot = pgprot_writecombine(vma->vm_page_prot);

  /*
   * What the backend returns is an offset within the shared window, not a
   * guest physical address. It cannot return an address: the bus decides
   * where the window sits, and the backend is a separate process that is
   * never told. This side knows, because the window is a region of this
   * device and the address came out of its own PCI configuration.
   */
  if (!nfd->dev->window.len) {
    dev_warn_once(&nfd->dev->vdev->dev,
                  "conduit-gpu: no shared memory region, so device memory "
                  "cannot be mapped\n");
    ret = -ENOTSUPP;
    goto out;
  }

  window_off = le64_to_cpu(resp->guest_phys_addr);
  if (window_off + size > nfd->dev->window.len) {
    dev_warn(&nfd->dev->vdev->dev,
             "conduit-gpu: mapping at %llu+%llu runs past the %llu-byte "
             "window\n",
             window_off, size, nfd->dev->window.len);
    ret = -ERANGE;
    goto out;
  }

  ret = remap_pfn_range(vma, vma->vm_start,
                        (nfd->dev->window.addr + window_off) >> PAGE_SHIFT,
                        size, vma->vm_page_prot);
  if (ret)
    goto out;

  vma->vm_ops = &nvgpu_vm_ops;
  vma->vm_private_data = (void *)(unsigned long)le32_to_cpu(resp->mapping_id);

out:
  kfree(req);
  kfree(resp);
  return ret;
}

/* ───────── open / release ───────── */

/* Make a new descriptor waitable, and findable by the handle an event names. */
static void nvgpu_fd_register(struct nvgpu_device *dev, struct nvgpu_fd *nfd) {
  unsigned long flags;

  init_waitqueue_head(&nfd->wq);
  atomic_set(&nfd->pending, 0);
  spin_lock_irqsave(&dev->fds_lock, flags);
  list_add(&nfd->node, &dev->fds);
  spin_unlock_irqrestore(&dev->fds_lock, flags);
}

static void nvgpu_fd_unregister(struct nvgpu_device *dev,
                                struct nvgpu_fd *nfd) {
  unsigned long flags;

  spin_lock_irqsave(&dev->fds_lock, flags);
  list_del(&nfd->node);
  spin_unlock_irqrestore(&dev->fds_lock, flags);
  /* Anyone still in poll_wait() is woken so they can see the file go. */
  wake_up_interruptible_all(&nfd->wq);
}

static int nvgpu_open_common(struct inode *inode, struct file *filp,
                             u32 device_type) {
  struct nvgpu_device *dev;
  struct nvgpu_fd *nfd;
  struct nvgpu_open_req *req;
  struct nvgpu_open_resp *resp;
  int ret;

  /* Recover nvgpu_device pointer depending on which cdev was opened */
  if (device_type == NVGPU_DEV_UVM || device_type == NVGPU_DEV_UVM_TOOLS)
    dev = container_of(inode->i_cdev, struct nvgpu_device, cdev_uvm);
  else if (device_type == NVGPU_DEV_CTL)
    dev = container_of(inode->i_cdev, struct nvgpu_device, cdev_ctl);
  else if (device_type == NVGPU_DEV_MODESET)
    dev = container_of(inode->i_cdev, struct nvgpu_device, cdev_modeset);
  else
    dev = container_of(inode->i_cdev, struct nvgpu_device,
                       cdev_gpu[iminor(inode)]);

  nfd = kzalloc(sizeof(*nfd), GFP_KERNEL);
  req = kzalloc(sizeof(*req), GFP_KERNEL);
  resp = kzalloc(sizeof(*resp), GFP_KERNEL);
  if (!nfd || !req || !resp) {
    kfree(nfd);
    kfree(req);
    kfree(resp);
    return -ENOMEM;
  }

  nfd->dev = dev;
  INIT_LIST_HEAD(&nfd->pins);
  mutex_init(&nfd->pins_lock);
  nfd->device_type = device_type;

  req->hdr.msg_type = cpu_to_le32(NVGPU_MSG_OPEN);
  req->device_type = cpu_to_le32(device_type);
  req->flags = cpu_to_le32(filp->f_flags);

  ret = nvgpu_send_recv(dev, req, sizeof(*req), resp, sizeof(*resp));
  if (ret < 0 || (s32)le32_to_cpu((__le32)resp->hdr.status) < 0) {
    kfree(nfd);
    kfree(req);
    kfree(resp);
    if (ret < 0)
      return ret;
    ret = (s32)le32_to_cpu((__le32)resp->hdr.status);
    return ret < 0 ? ret : -EIO;
  }

  nfd->handle = le32_to_cpu(resp->hdr.handle);
  nvgpu_fd_register(nfd->dev, nfd);
  filp->private_data = nfd;
  kfree(req);
  kfree(resp);
  return 0;
}

static int nvgpu_gpu_open(struct inode *inode, struct file *filp) {
  return nvgpu_open_common(inode, filp, (u32)iminor(inode));
}

static int nvgpu_ctl_open(struct inode *inode, struct file *filp) {
  return nvgpu_open_common(inode, filp, NVGPU_DEV_CTL);
}

static int nvgpu_uvm_open(struct inode *inode, struct file *filp) {
  return nvgpu_open_common(inode, filp, NVGPU_DEV_UVM);
}

static int nvgpu_release(struct inode *inode, struct file *filp) {
  struct nvgpu_fd *nfd = filp->private_data;
  struct nvgpu_msg_hdr *req;
  struct nvgpu_msg_hdr *resp;

  /*
   * Before the close reaches the backend, because closing the file is what
   * makes RM drop the objects that were holding these pages. A process that
   * frees its registrations gets here with nothing left; one that exits
   * without freeing them gets them released here instead of never.
   */
  nvgpu_pins_drain(nfd);

  req = kzalloc(sizeof(*req), GFP_KERNEL);
  resp = kzalloc(sizeof(*resp), GFP_KERNEL);
  if (req && resp) {
    req->msg_type = cpu_to_le32(NVGPU_MSG_CLOSE);
    req->handle = cpu_to_le32(nfd->handle);
    nvgpu_send_recv(nfd->dev, req, sizeof(*req), resp, sizeof(*resp));
  }
  kfree(req);
  kfree(resp);
  nvgpu_fd_unregister(nfd->dev, nfd);
  kfree(nfd);
  return 0;
}

/* ───────── file_operations tables ───────── */

/*
 * 32-bit processes (Steam's client, Wine/Proton's 32-bit side) use the same
 * ioctls: NVIDIA's parameter blocks carry pointers as NvP64 and have the same
 * layout for both, which is why nvidia.ko routes compat_ioctl to its normal
 * handler too. UVM has no 32-bit clients (CUDA is 64-bit only).
 */
static const struct file_operations nvgpu_gpu_fops = {
    .owner = THIS_MODULE,
    .open = nvgpu_gpu_open,
    .release = nvgpu_release,
    .unlocked_ioctl = nvgpu_ioctl,
    .compat_ioctl = nvgpu_ioctl,
    .mmap = nvgpu_mmap,
    .poll = nvgpu_poll,
};

static const struct file_operations nvgpu_ctl_fops = {
    .owner = THIS_MODULE,
    .open = nvgpu_ctl_open,
    .release = nvgpu_release,
    .unlocked_ioctl = nvgpu_ioctl,
    .compat_ioctl = nvgpu_ioctl,
    .mmap = nvgpu_mmap,
    .poll = nvgpu_poll,
};

static const struct file_operations nvgpu_uvm_fops = {
    .owner = THIS_MODULE,
    .open = nvgpu_uvm_open,
    .release = nvgpu_release,
    .unlocked_ioctl = nvgpu_uvm_ioctl,
    .mmap = nvgpu_mmap,
    .poll = nvgpu_poll,
};

/* ───────── nvidia-modeset ioctl (/dev/nvidia-modeset, ioc_type 0x6d) ───────
 *
 * Outer struct (16 bytes):
 *   u32 cmd       — modeset sub-command
 *   u32 dataSize  — bytes pointed to by pData
 *   u64 pData     — USERSPACE pointer to the actual data buffer
 *
 * Same 2-level serialisation pattern as RM_CONTROL/RM_ALLOC.
 * The VMM side already handles pointer patching at offset 8 (see handler.rs).
 */

/* NvKmsIoctlCommand: the one that names memory by a descriptor. */
/*
 * NVKMS_IOCTL_REGISTER_SURFACE's enum index moves between releases
 * (nvkms-api.h): 16 in 535, 17 from 580 through 610, 16 again in 615. The
 * backend picks it the same way.
 */
static u32 nvgpu_nvkms_register_surface(const char *version) {
  u32 maj, min, pat;

  if (!nvgpu_parse_version(version, &maj, &min, &pat))
    return 16;
  return (maj >= 580 && maj < 615) ? 17 : 16;
}
/* Byte offset of planes[0].u inside NvKmsRegisterSurfaceRequest. */
#define NVGPU_NVKMS_SURFACE_FD_OFFSET 16

struct nvidia_modeset_outer {
  __le32 cmd;
  __le32 dataSize; /* ← the nested buffer size! */
  __le64 pData;    /* ← userspace pointer to nested params */
};

/*
 * Forward one nvidia-modeset ioctl. The parameter block is an outer struct
 * holding a userspace pointer to the real payload, so both have to be copied.
 *
 * Called only from nvgpu_modeset_ioctl(), which has already checked the ioctl
 * type and size.
 */
static long nvgpu_ioctl_modeset(struct nvgpu_fd *nfd, unsigned int cmd,
                                void __user *uarg, u32 sz) {
  struct nvidia_modeset_outer outer;
  void __user *user_nested;
  u32 nested_size;
  void *req_buf = NULL, *resp_buf = NULL;
  struct nvgpu_ioctl_req *req;
  struct nvgpu_ioctl_resp *resp;
  int req_total, resp_max, ret;

  if (copy_from_user(&outer, uarg, sizeof(outer)))
    return -EFAULT;

  user_nested = (void __user *)(unsigned long)le64_to_cpu(outer.pData);
  nested_size = le32_to_cpu(outer.dataSize);

  if (nested_size > 1024 * 1024)
    return -EINVAL;

  req_total = sizeof(*req) + sizeof(outer) + nested_size;
  resp_max = sizeof(struct nvgpu_ioctl_resp) + sizeof(outer) + nested_size;

  req_buf = kmalloc(req_total, GFP_KERNEL);
  resp_buf = kmalloc(resp_max, GFP_KERNEL);
  if (!req_buf || !resp_buf) {
    ret = -ENOMEM;
    goto out;
  }

  req = (struct nvgpu_ioctl_req *)req_buf;
  req->hdr.msg_type = cpu_to_le32(NVGPU_MSG_IOCTL);
  req->hdr.handle = cpu_to_le32(nfd->handle);
  req->hdr.status = 0;
  req->hdr.padding = 0;
  req->cmd = cpu_to_le32(cmd);
  req->data_len = cpu_to_le32(sizeof(outer));
  req->nested_offset = cpu_to_le32(sizeof(outer));
  req->nested_len = cpu_to_le32(nested_size);
  req->deep_ptr_offset = 0;
  req->deep_len = 0;

  memcpy(req_buf + sizeof(*req), &outer, sizeof(outer));

  if (user_nested && nested_size > 0) {
    if (copy_from_user(req_buf + sizeof(*req) + sizeof(outer), user_nested,
                       nested_size)) {
      ret = -EFAULT;
      goto out;
    }

    /*
     * NVKMS_IOCTL_REGISTER_SURFACE names the memory it registers by a *file
     * descriptor* when useFd is set, and a descriptor number means nothing in
     * the backend's process -- forwarded verbatim it picks out whatever that
     * process happens to have open at that number. NVKMS answers EPERM, the
     * ICD concludes it cannot share buffers, drops
     * VK_EXT_external_memory_dma_buf, and a client is left unable to present
     * with no error anywhere that names the cause.
     *
     * This is rung 8 on a second path. The GEM import was translated when it
     * was found; this one is reached instead on driver 615, where the ICD
     * registers the surface with NVKMS directly rather than through the DRM
     * node, which is why one box presented and the other did not.
     *
     * struct NvKmsRegisterSurfaceRequest:
     *   0  NvKmsDeviceHandle deviceHandle
     *   4  NvBool            useFd
     *   8  NvU32             rmClient
     *  16  planes[0].u       union { NvU64 rmHandle; NvS32 fd; }
     *
     * The handle goes in where the descriptor was; the backend puts its own
     * descriptor back before the call.
     */
    if (le32_to_cpu(outer.cmd) == nvgpu_nvkms_register_surface(nfd->dev->driver_version) &&
        nested_size >= NVGPU_NVKMS_SURFACE_FD_OFFSET + sizeof(u64)) {
      u8 *nested = req_buf + sizeof(*req) + sizeof(outer);
      u32 use_fd;

      memcpy(&use_fd, nested + 4, sizeof(use_fd));
      if (le32_to_cpu((__le32)use_fd)) {
        s32 guest_fd;
        u32 handle;

        memcpy(&guest_fd, nested + NVGPU_NVKMS_SURFACE_FD_OFFSET,
               sizeof(guest_fd));
        if (nvgpu_handle_for_fd(guest_fd, &handle) == 0) {
          u64 as_u64 = handle;

          memcpy(nested + NVGPU_NVKMS_SURFACE_FD_OFFSET, &as_u64,
                 sizeof(as_u64));
        } else {
          dev_warn_ratelimited(
              &nfd->dev->vdev->dev,
              "conduit-gpu: REGISTER_SURFACE names fd %d, which is not one "
              "of ours; forwarding it unchanged\n",
              guest_fd);
        }
      }
    }
  }

  ret = nvgpu_send_recv(nfd->dev, req_buf, req_total, resp_buf, resp_max);
  if (ret < 0)
    goto out;

  resp = (struct nvgpu_ioctl_resp *)resp_buf;
  ret = (int)(s32)le32_to_cpu((__le32)resp->hdr.status);

  /* Write back outer struct */
  if (copy_to_user(uarg, resp_buf + sizeof(*resp), sizeof(outer))) {
    ret = -EFAULT;
    goto out;
  }

  /* Write back nested params */
  if (user_nested && le32_to_cpu(resp->nested_len) > 0) {
    u32 copy_back = min(nested_size, le32_to_cpu(resp->nested_len));
    if (copy_to_user(user_nested, resp_buf + sizeof(*resp) + sizeof(outer),
                     copy_back))
      ret = -EFAULT;
  }

out:
  kfree(req_buf);
  kfree(resp_buf);
  return ret;
}

/*
 * One flat ioctl round trip on a named backend handle, in and out of a kernel
 * buffer. `handle` rather than an nvgpu_fd because a GEM op forwards on the
 * handle of the file that owns the object, which is not always the caller's.
 */
static long nvgpu_ioctl_flat_h(struct nvgpu_device *dev, u32 handle,
                               unsigned int cmd, void *kbuf, u32 sz) {
  int req_total = sizeof(struct nvgpu_ioctl_req) + sz;
  int resp_max = sizeof(struct nvgpu_ioctl_resp) + sz;
  void *req_buf = NULL, *resp_buf = NULL;
  struct nvgpu_ioctl_req *req;
  struct nvgpu_ioctl_resp *resp;
  long ret;

  req_buf = kmalloc(req_total, GFP_KERNEL);
  resp_buf = kmalloc(resp_max, GFP_KERNEL);
  if (!req_buf || !resp_buf) {
    ret = -ENOMEM;
    goto out;
  }

  req = (struct nvgpu_ioctl_req *)req_buf;
  req->hdr.msg_type = cpu_to_le32(NVGPU_MSG_IOCTL);
  req->hdr.handle = cpu_to_le32(handle);
  req->hdr.status = 0;
  req->hdr.padding = 0;
  req->cmd = cpu_to_le32(cmd);
  req->data_len = cpu_to_le32(sz);
  req->nested_offset = 0;
  req->nested_len = 0;
  req->deep_ptr_offset = 0;
  req->deep_len = 0;
  memcpy(req_buf + sizeof(*req), kbuf, sz);

  ret = nvgpu_send_recv(dev, req_buf, req_total, resp_buf, resp_max);
  if (ret < 0)
    goto out;

  resp = (struct nvgpu_ioctl_resp *)resp_buf;
  ret = (long)(s32)le32_to_cpu((__le32)resp->hdr.status);
  if (le32_to_cpu(resp->data_len) >= sz)
    memcpy(kbuf, resp_buf + sizeof(*resp), sz);

out:
  kfree(req_buf);
  kfree(resp_buf);
  return ret;
}

/*
 * The last reference to a proxy is gone, so the host's object can go too.
 *
 * Forwarded on the owner's handle rather than the caller's: the host object
 * belongs to the drm_file that created it, and that file may well have closed
 * first -- a compositor can outlive the client whose buffer it imported.
 */
static void nvgpu_gem_free(struct drm_gem_object *obj) {
  struct nvgpu_gem_object *ng = to_nvgpu_gem(obj);

  if (ng->dev && ng->host_handle) {
    struct nvgpu_drm_gem_close close = {.handle = ng->host_handle};

    nvgpu_ioctl_flat_h(ng->dev, ng->owner_handle, DRM_IOCTL_GEM_CLOSE, &close,
                       sizeof(close));
  }

  /*
   * Give the window space back. The window is a gigabyte and a swapchain is
   * megabytes at a time, so a guest that allocates and frees buffers for an
   * hour exhausts it otherwise -- and the failure lands on whichever mapping
   * happens to be next, not on the one that leaked.
   */
  if (ng->window_valid && ng->mapping_id) {
    struct nvgpu_munmap_req *req = kzalloc(sizeof(*req), GFP_KERNEL);
    struct nvgpu_munmap_resp *resp = kzalloc(sizeof(*resp), GFP_KERNEL);

    if (req && resp) {
      req->hdr.msg_type = cpu_to_le32(NVGPU_MSG_MUNMAP);
      req->hdr.handle = cpu_to_le32(ng->owner_handle);
      req->mapping_id = cpu_to_le32(ng->mapping_id);
      nvgpu_send_recv(ng->dev, req, sizeof(*req), resp, sizeof(*resp));
    }
    kfree(req);
    kfree(resp);
  }

  drm_gem_object_release(obj);
  kfree(ng);
}

/*
 * ───────── the host's memory, reached through the shared window ─────────
 *
 * The object's memory is the host's and cannot be copied here: a swapchain
 * image is written by the host's GPU. What can travel is the *address*. The
 * backend maps the host's DRM node at the object's own mmap offset and places
 * that mapping in the shared window -- the same window that already carries
 * every RM mapping -- and the guest reaches it at a physical address it works
 * out from its own PCI configuration.
 *
 * Until this existed, the sg_table handed to an importer described freshly
 * allocated zeroed pages, which got the import accepted and made anything that
 * read the buffer read zeroes.
 */

/* drm_nvidia_gem_map_offset_params, as the host's nvidia-drm defines it. */
struct nvgpu_gem_map_offset_params {
  __u32 handle;
  __u32 pad;
  __u64 offset;
};

#define NVGPU_IOCTL_GEM_MAP_OFFSET                                             \
  _IOWR(DRM_IOCTL_BASE, DRM_COMMAND_BASE + DRM_NVIDIA_GEM_MAP_OFFSET,          \
        struct nvgpu_gem_map_offset_params)

/*
 * Put this object's memory in the window, once.
 *
 * Two steps, both on the *owner's* handle: ask the host for the mmap offset of
 * its GEM object, then ask the backend to map the node there and place it. The
 * offset is the host's and never reaches guest userspace -- what a client gets
 * from GEM_MAP_OFFSET is an offset into this node, answered below.
 */
static int nvgpu_gem_place_in_window(struct nvgpu_gem_object *ng) {
  struct drm_gem_object *obj = &ng->base;
  struct nvgpu_gem_map_offset_params mo = {};
  struct nvgpu_mmap_req *req;
  struct nvgpu_mmap_resp *resp;
  u64 window_off;
  long ret;

  if (READ_ONCE(ng->window_valid))
    return 0;

  if (!ng->dev->window.len) {
    dev_warn_once(&ng->dev->vdev->dev,
                  "conduit-gpu: no shared memory region, so a buffer's "
                  "memory cannot be reached from the guest\n");
    return -ENOTSUPP;
  }

  mutex_lock(&ng->map_lock);
  if (ng->window_valid) {
    mutex_unlock(&ng->map_lock);
    return 0;
  }

  mo.handle = ng->host_handle;
  ret = nvgpu_ioctl_flat_h(ng->dev, ng->owner_handle,
                           NVGPU_IOCTL_GEM_MAP_OFFSET, &mo, sizeof(mo));
  if (ret < 0) {
    dev_warn(&ng->dev->vdev->dev,
             "conduit-gpu: the host would not give object %u an mmap "
             "offset: %ld\n",
             ng->host_handle, ret);
    goto out;
  }

  req = kzalloc(sizeof(*req), GFP_KERNEL);
  resp = kzalloc(sizeof(*resp), GFP_KERNEL);
  if (!req || !resp) {
    ret = -ENOMEM;
    goto out_free;
  }

  req->hdr.msg_type = cpu_to_le32(NVGPU_MSG_MMAP);
  req->hdr.handle = cpu_to_le32(ng->owner_handle);
  req->size = cpu_to_le64(obj->size);
  req->offset = cpu_to_le64(mo.offset);
  req->prot = cpu_to_le32(3); /* read-write: the host's GPU writes it */

  ret = nvgpu_send_recv(ng->dev, req, sizeof(*req), resp, sizeof(*resp));
  if (ret < 0)
    goto out_free;
  ret = (s32)le32_to_cpu((__le32)resp->hdr.status);
  if (ret < 0)
    goto out_free;

  window_off = le64_to_cpu(resp->guest_phys_addr);
  if (window_off + obj->size > ng->dev->window.len) {
    dev_warn(&ng->dev->vdev->dev,
             "conduit-gpu: a buffer at %llu+%zu runs past the %llu-byte "
             "window\n",
             window_off, obj->size, ng->dev->window.len);
    ret = -ERANGE;
    goto out_free;
  }

  ng->window_off = window_off;
  ng->mapping_id = le32_to_cpu(resp->mapping_id);
  smp_wmb(); /* the offset is readable before the flag says it is */
  WRITE_ONCE(ng->window_valid, true);
  ret = 0;

out_free:
  kfree(req);
  kfree(resp);
out:
  mutex_unlock(&ng->map_lock);
  return (int)ret;
}

/* Guest physical address of the object's memory. Valid only after placement. */
static phys_addr_t nvgpu_gem_phys(struct nvgpu_gem_object *ng) {
  return (phys_addr_t)(ng->dev->window.addr + ng->window_off);
}

/*
 * Map the object into a process, for the node's own mmap and for an importer
 * that maps the dma-buf. Write-combining, because it is device memory across a
 * PCI window and a client writing a buffer streams it.
 */
static int nvgpu_gem_object_mmap(struct drm_gem_object *obj,
                                 struct vm_area_struct *vma) {
  struct nvgpu_gem_object *ng = to_nvgpu_gem(obj);
  unsigned long size = vma->vm_end - vma->vm_start;
  unsigned long node_start = drm_vma_node_start(&obj->vma_node);
  u64 within;
  int ret;

  /*
   * vm_pgoff arrives absolute -- it still carries the object's fake offset,
   * whether it came through the node's mmap or the dma-buf's, which adds the
   * offset back before calling this. Neither subtracts it, so this does.
   */
  if (vma->vm_pgoff < node_start)
    return -EINVAL;
  within = (u64)(vma->vm_pgoff - node_start) << PAGE_SHIFT;
  if (within + size > obj->size)
    return -EINVAL;

  ret = nvgpu_gem_place_in_window(ng);
  if (ret)
    return ret;

  vm_flags_set(vma, VM_IO | VM_PFNMAP | VM_DONTEXPAND | VM_DONTDUMP);
  vma->vm_page_prot = pgprot_writecombine(vm_get_page_prot(vma->vm_flags));

  return io_remap_pfn_range(vma, vma->vm_start,
                            (nvgpu_gem_phys(ng) + within) >> PAGE_SHIFT, size,
                            vma->vm_page_prot);
}

/*
 * A kernel mapping of the buffer, which is what a CPU consumer of a dma-buf
 * asks for. It is iomem -- there is no struct page behind a PCI window -- so
 * it goes into the iosys_map as such and a caller that cannot handle iomem
 * will say so rather than dereference it.
 */
static int nvgpu_gem_vmap(struct drm_gem_object *obj, struct iosys_map *map) {
  struct nvgpu_gem_object *ng = to_nvgpu_gem(obj);
  void __iomem *vaddr;
  int ret;

  ret = nvgpu_gem_place_in_window(ng);
  if (ret)
    return ret;

  vaddr = ioremap_wc(nvgpu_gem_phys(ng), obj->size);
  if (!vaddr)
    return -ENOMEM;

  iosys_map_set_vaddr_iomem(map, vaddr);
  return 0;
}

static void nvgpu_gem_vunmap(struct drm_gem_object *obj,
                             struct iosys_map *map) {
  if (map->is_iomem && map->vaddr_iomem)
    iounmap(map->vaddr_iomem);
  iosys_map_clear(map);
}

/*
 * The dma-buf an importer gets.
 *
 * Not the core's exporter: drm_gem_map_dma_buf() asks for an sg_table of
 * struct pages and then dma-maps it, and there are no pages here. What an
 * importer needs is a DMA address for the window, which dma_map_resource()
 * gives for exactly this case -- memory that is addressable but not backed by
 * pages.
 */
static struct sg_table *nvgpu_dmabuf_map(struct dma_buf_attachment *attach,
                                         enum dma_data_direction dir) {
  struct drm_gem_object *obj = attach->dmabuf->priv;
  struct nvgpu_gem_object *ng = to_nvgpu_gem(obj);
  struct sg_table *sgt;
  dma_addr_t addr;
  int ret;

  ret = nvgpu_gem_place_in_window(ng);
  if (ret)
    return ERR_PTR(ret);

  sgt = kzalloc(sizeof(*sgt), GFP_KERNEL);
  if (!sgt)
    return ERR_PTR(-ENOMEM);
  if (sg_alloc_table(sgt, 1, GFP_KERNEL)) {
    kfree(sgt);
    return ERR_PTR(-ENOMEM);
  }

  addr = dma_map_resource(attach->dev, nvgpu_gem_phys(ng), obj->size, dir,
                          DMA_ATTR_SKIP_CPU_SYNC);
  if (dma_mapping_error(attach->dev, addr)) {
    sg_free_table(sgt);
    kfree(sgt);
    return ERR_PTR(-EIO);
  }

  sg_dma_address(sgt->sgl) = addr;
  sg_dma_len(sgt->sgl) = obj->size;
  sgt->nents = 1;
  return sgt;
}

static void nvgpu_dmabuf_unmap(struct dma_buf_attachment *attach,
                               struct sg_table *sgt,
                               enum dma_data_direction dir) {
  dma_unmap_resource(attach->dev, sg_dma_address(sgt->sgl), sg_dma_len(sgt->sgl),
                     dir, DMA_ATTR_SKIP_CPU_SYNC);
  sg_free_table(sgt);
  kfree(sgt);
}

static const struct dma_buf_ops nvgpu_dmabuf_ops = {
    .map_dma_buf = nvgpu_dmabuf_map,
    .unmap_dma_buf = nvgpu_dmabuf_unmap,
    .release = drm_gem_dmabuf_release,
    .mmap = drm_gem_dmabuf_mmap,
    .vmap = drm_gem_dmabuf_vmap,
    .vunmap = drm_gem_dmabuf_vunmap,
};

static struct dma_buf *nvgpu_gem_export(struct drm_gem_object *obj, int flags) {
  DEFINE_DMA_BUF_EXPORT_INFO(exp_info);

  /* A fence context has no memory to share; nvidia-drm exports none. */
  if (to_nvgpu_gem(obj)->fence_ctx)
    return ERR_PTR(-EINVAL);

  exp_info.ops = &nvgpu_dmabuf_ops;
  exp_info.size = obj->size;
  exp_info.flags = flags;
  exp_info.priv = obj;
  exp_info.resv = obj->resv;

  return drm_gem_dmabuf_export(obj->dev, &exp_info);
}

/*
 * The other half of the export, and the one that is easy to forget: a buffer
 * this node exported, coming back in through PRIME_FD_TO_HANDLE.
 *
 * The core's default importer (drm_gem_prime_import_dev) has a fast path for
 * exactly this round trip, but it recognises a dma-buf by
 * `ops == &drm_gem_prime_dmabuf_ops`. Ours carries nvgpu_dmabuf_ops, because
 * the memory is the host's and reached through the shared window, so the fast
 * path misses -- and with no gem_prime_import_sg_table the core then answers
 * -EINVAL for a buffer it is holding a reference to.
 *
 * What that costs is not obvious from the refusal. vkGetMemoryFdPropertiesKHR
 * asks the node whether it owns a descriptor; refused, the ICD reports
 * memoryTypeBits=0, the importer finds no memory type in common with the
 * image's, and the capture layer drops every frame with "No suitable memory
 * type for DMA-BUF import". The encoder is fine; nothing ever reaches it.
 *
 * So do what the core would do, against our own ops. A foreign dma-buf still
 * gets -EINVAL: importing memory this node does not own would mean giving the
 * host GPU a mapping of it, which is the one thing the proxy must not invent.
 */
static struct drm_gem_object *nvgpu_gem_prime_import(struct drm_device *dev,
                                                     struct dma_buf *dma_buf) {
  struct drm_gem_object *obj;

  if (dma_buf->ops != &nvgpu_dmabuf_ops)
    return ERR_PTR(-EINVAL);

  obj = dma_buf->priv;
  if (!obj || obj->dev != dev)
    return ERR_PTR(-EINVAL);

  drm_gem_object_get(obj);
  return obj;
}

/*
 * Both mmap paths take a reference on the object for the vma and leave it to
 * the vma to give back, through the vm_ops they copy out of the object's funcs.
 * Without these the reference is never dropped: the object outlives its last
 * handle, its free never runs, and the window placement it holds is never
 * returned -- which showed up as a guest exhausting a gigabyte of window in 191
 * buffers it had already closed.
 */
static const struct vm_operations_struct nvgpu_gem_vm_ops = {
    .open = drm_gem_vm_open,
    .close = drm_gem_vm_close,
};

static const struct drm_gem_object_funcs nvgpu_gem_funcs = {
    .free = nvgpu_gem_free,
    .vm_ops = &nvgpu_gem_vm_ops,
    .export = nvgpu_gem_export,
    .mmap = nvgpu_gem_object_mmap,
    .vmap = nvgpu_gem_vmap,
    .vunmap = nvgpu_gem_vunmap,
};

/*
 * Stand a guest object in front of a host one and return the guest handle.
 *
 * `size` is what the core reports for the object and what it validates
 * framebuffer dimensions against, so it has to be at least the real buffer.
 * Page-aligned because the core rejects an object smaller than a page.
 */
static int nvgpu_gem_proxy_create(struct drm_file *file, struct nvgpu_fd *nfd,
                                  u32 host_handle, size_t size, bool fence_ctx,
                                  u32 *guest_handle) {
  struct nvgpu_gem_object *ng;
  int ret;

  size = PAGE_ALIGN(size);
  if (!size)
    size = PAGE_SIZE;

  ng = kzalloc(sizeof(*ng), GFP_KERNEL);
  if (!ng)
    return -ENOMEM;

  mutex_init(&ng->map_lock);
  drm_gem_private_object_init(file->minor->dev, &ng->base, size);
  ng->base.funcs = &nvgpu_gem_funcs;
  ng->dev = nfd->dev;
  ng->owner_handle = nfd->handle;
  ng->host_handle = host_handle;
  /* nvidia-drm's fence contexts are none of its three object kinds. */
  ng->obj_type = fence_ctx ? NVGPU_GEM_OBJECT_UNKNOWN : NVGPU_GEM_OBJECT_NVKMS;
  ng->fence_ctx = fence_ctx;

  ret = drm_gem_handle_create(file, &ng->base, guest_handle);
  /* The handle holds the only reference now, or nothing does and it is freed. */
  drm_gem_object_put(&ng->base);
  return ret;
}

/*
 * Guest handle → the host handle it stands for, and the backend handle to
 * forward on. Fails for anything that is not one of our proxies rather than
 * forwarding a number that would name some unrelated host object.
 */
static int nvgpu_gem_to_host(struct drm_file *file, u32 guest_handle,
                             u32 *host_handle, u32 *owner_handle) {
  struct drm_gem_object *obj = drm_gem_object_lookup(file, guest_handle);
  int ret = -ENOENT;

  if (!obj)
    return -ENOENT;

  if (obj->funcs == &nvgpu_gem_funcs) {
    struct nvgpu_gem_object *ng = to_nvgpu_gem(obj);

    *host_handle = ng->host_handle;
    if (owner_handle)
      *owner_handle = ng->owner_handle;
    ret = 0;
  }

  drm_gem_object_put(obj);
  return ret;
}

/*
 * GEM_IDENTIFY_OBJECT, answered here.
 *
 * NVIDIA's userspace asks this straight after a PRIME import, to learn what
 * kind of object it just took. The proxy already knows, and the host's answer
 * would be about a handle the importing file does not hold. Unknown for
 * anything that is not ours, which is what the host driver reports too.
 */
static long nvgpu_gem_identify(struct drm_file *file, void __user *uarg) {
  struct {
    __u32 handle;
    __u32 object_type;
  } p;
  struct drm_gem_object *obj;

  if (copy_from_user(&p, uarg, sizeof(p)))
    return -EFAULT;

  obj = drm_gem_object_lookup(file, p.handle);
  if (obj && obj->funcs == &nvgpu_gem_funcs)
    p.object_type = to_nvgpu_gem(obj)->obj_type;
  else
    p.object_type = NVGPU_GEM_OBJECT_UNKNOWN;
  if (obj)
    drm_gem_object_put(obj);

  if (copy_to_user(uarg, &p, sizeof(p)))
    return -EFAULT;
  return 0;
}

/* ───────── nvidia-drm GEM ioctls with a nested parameter block ─────────
 *
 * GEM_IMPORT_NVKMS_MEMORY and GEM_EXPORT_DMABUF_MEMORY both hold a userspace
 * pointer to an NVKMS parameter block and the block's length beside it. That
 * is the same shape as nvidia-modeset's outer struct, so the wire format is
 * the same one: the outer struct, then the pointed-to bytes, with the backend
 * putting a host address in the pointer field before it makes the call and the
 * caller's own value back in it before it answers.
 *
 * The two differ from modeset only in where the pointer and the length sit and
 * in the length being a u64, which is why they are described by a
 * nvgpu_gem_nested_desc rather than hard-coded.
 */
static long nvgpu_ioctl_drm_gem_nested(struct nvgpu_fd *nfd,
                                       struct drm_file *file, unsigned int cmd,
                                       void __user *uarg,
                                       const struct nvgpu_gem_nested_desc *d) {
  u8 outer[NVGPU_GEM_OUTER_MAX];
  void __user *user_nested;
  u64 nested_size64;
  u32 nested_size;
  unsigned int sz = _IOC_SIZE(cmd);
  void *req_buf = NULL, *resp_buf = NULL;
  struct nvgpu_ioctl_req *req;
  struct nvgpu_ioctl_resp *resp;
  int req_total, resp_max, ret;
  u32 fwd_handle = nfd->handle;
  u32 caller_handle = 0;

  /*
   * The caller's struct has to be the one this descriptor describes, or the
   * pointer is not where we are about to read it from. Named rather than
   * clamped: a size that is not the expected one means the guest's userspace
   * driver and this table disagree about a UAPI struct, and reading a pointer
   * out of the wrong offset would forward a plausible-looking address.
   */
  if (sz != d->size) {
    dev_warn_ratelimited(&nfd->dev->vdev->dev,
                         "conduit-gpu: nvidia-drm ioctl nr=0x%02x carries %u "
                         "bytes, this driver knows it as %u\n",
                         _IOC_NR(cmd), sz, d->size);
    return -EINVAL;
  }

  /*
   * `outer` is on the stack, so a descriptor larger than it would be a buffer
   * overflow rather than a wrong answer. Checked here rather than at the call
   * sites because the descriptors are data, and data is what gets edited.
   */
  if (d->size > NVGPU_GEM_OUTER_MAX ||
      d->ptr_offset + 8 > d->size || d->size_offset + 8 > d->size)
    return -EINVAL;

  if (copy_from_user(outer, uarg, d->size))
    return -EFAULT;

  user_nested = (void __user *)(unsigned long)get_unaligned_le64(
      outer + d->ptr_offset);
  nested_size64 = get_unaligned_le64(outer + d->size_offset);

  if (nested_size64 > NVGPU_GEM_NESTED_MAX)
    return -EINVAL;
  nested_size = (u32)nested_size64;

  /*
   * A handle the caller supplies names one of our proxies. Swap in the host's
   * handle and forward on the file that owns it, which is not necessarily the
   * one asking -- a compositor acting on a client's imported buffer is the
   * case that matters.
   */
  if (d->handle_offset != NVGPU_GEM_NO_FIELD && !d->handle_is_out) {
    u32 host_handle;

    caller_handle = get_unaligned_le32(outer + d->handle_offset);
    ret = nvgpu_gem_to_host(file, caller_handle, &host_handle, &fwd_handle);
    if (ret)
      return ret;
    put_unaligned_le32(host_handle, outer + d->handle_offset);
  }

  req_total = sizeof(*req) + d->size + nested_size;
  resp_max = sizeof(struct nvgpu_ioctl_resp) + d->size + nested_size;

  req_buf = kmalloc(req_total, GFP_KERNEL);
  resp_buf = kmalloc(resp_max, GFP_KERNEL);
  if (!req_buf || !resp_buf) {
    ret = -ENOMEM;
    goto out;
  }

  req = (struct nvgpu_ioctl_req *)req_buf;
  req->hdr.msg_type = cpu_to_le32(NVGPU_MSG_IOCTL);
  req->hdr.handle = cpu_to_le32(fwd_handle);
  req->hdr.status = 0;
  req->hdr.padding = 0;
  req->cmd = cpu_to_le32(cmd);
  req->data_len = cpu_to_le32(d->size);
  req->nested_offset = cpu_to_le32(d->size);
  req->nested_len = cpu_to_le32(nested_size);
  req->deep_ptr_offset = 0;
  req->deep_len = 0;

  memcpy(req_buf + sizeof(*req), outer, d->size);

  if (user_nested && nested_size > 0) {
    if (copy_from_user(req_buf + sizeof(*req) + d->size, user_nested,
                       nested_size)) {
      ret = -EFAULT;
      goto out;
    }

    /*
     * NVKMS names the memory by an open file. Our descriptor is not the
     * backend's, so it goes across as the handle the backend issued when we
     * opened that file, and the backend turns it back into one of its own
     * descriptors before making the call -- the same round trip
     * EXPORT_OBJECT_TO_FD already makes for RM.
     *
     * The guest's own value is put back by the backend before it answers, so
     * userspace reads back the descriptor it passed.
     */
    if (d->fd_offset != NVGPU_GEM_NO_FD &&
        nested_size >= (u32)d->fd_offset + 4) {
      void *nested = req_buf + sizeof(*req) + d->size;
      int guest_fd = (int)get_unaligned_le32(nested + d->fd_offset);
      u32 handle;

      ret = nvgpu_handle_for_fd(guest_fd, &handle);
      if (ret) {
        dev_warn_ratelimited(&nfd->dev->vdev->dev,
                             "conduit-gpu: nvidia-drm ioctl nr=0x%02x names "
                             "fd %d, which is not one of our devices\n",
                             _IOC_NR(cmd), guest_fd);
        goto out;
      }
      put_unaligned_le32(handle, nested + d->fd_offset);
    }
  }

  ret = nvgpu_send_recv(nfd->dev, req_buf, req_total, resp_buf, resp_max);
  if (ret < 0)
    goto out;

  resp = (struct nvgpu_ioctl_resp *)resp_buf;
  ret = (int)(s32)le32_to_cpu((__le32)resp->hdr.status);

  /*
   * The outer struct carries the answer: GEM_IMPORT writes the new handle
   * into it. Copied back even when the call failed, because the host's
   * failure may have written a field too, and the caller reads what the host
   * driver would have left it.
   */
  if (le32_to_cpu(resp->data_len) &&
      le32_to_cpu(resp->data_len) <= d->size) {
    u8 *out = resp_buf + sizeof(*resp);

    if (d->handle_offset != NVGPU_GEM_NO_FIELD && ret >= 0) {
      if (d->handle_is_out) {
        /*
         * The host made an object. Stand a proxy in front of it before the
         * caller sees anything: the host's handle means nothing in this
         * guest, and the core's PRIME and GEM_CLOSE paths need an object of
         * ours to work on.
         */
        u32 host_handle = get_unaligned_le32(out + d->handle_offset);
        u64 obj_size = 0;
        u32 guest_handle;
        int cret;

        if (d->size_field_offset != NVGPU_GEM_NO_FIELD)
          obj_size = get_unaligned_le64(out + d->size_field_offset);

        cret = nvgpu_gem_proxy_create(file, nfd, host_handle, (size_t)obj_size,
                                      d->fence_ctx, &guest_handle);
        if (cret) {
          struct nvgpu_drm_gem_close close = {.handle = host_handle};

          nvgpu_ioctl_flat_h(nfd->dev, fwd_handle, DRM_IOCTL_GEM_CLOSE, &close,
                             sizeof(close));
          ret = cret;
          goto out;
        }
        put_unaligned_le32(guest_handle, out + d->handle_offset);
      } else {
        /* The caller reads back the handle it passed, not the host's. */
        put_unaligned_le32(caller_handle, out + d->handle_offset);
      }
    }

    if (copy_to_user(uarg, out, le32_to_cpu(resp->data_len)))
      ret = -EFAULT;
  }

  if (user_nested && nested_size > 0 && le32_to_cpu(resp->nested_len) > 0) {
    u32 copy_back = min(nested_size, le32_to_cpu(resp->nested_len));

    if (copy_to_user(user_nested, resp_buf + sizeof(*resp) + d->size,
                     copy_back))
      ret = -EFAULT;
  }

out:
  kfree(req_buf);
  kfree(resp_buf);
  return ret;
}

static long nvgpu_modeset_ioctl(struct file *filp, unsigned int cmd,
                                unsigned long arg) {
  struct nvgpu_fd *nfd = filp->private_data;
  unsigned int ioc_type = _IOC_TYPE(cmd);
  unsigned int sz = _IOC_SIZE(cmd);
  void __user *uarg = (void __user *)arg;

  if (sz > 65536)
    return -EINVAL;

  /* nvidia-modeset ioctls use type 0x6d ('m') */
  if (ioc_type == 0x6d)
    return nvgpu_ioctl_modeset(nfd, cmd, uarg, sz);

  /* Anything else (unlikely) falls back to the standard path */
  return nvgpu_ioctl(filp, cmd, arg);
}

static int nvgpu_modeset_open(struct inode *inode, struct file *filp) {
  return nvgpu_open_common(inode, filp, NVGPU_DEV_MODESET);
}

static const struct file_operations nvgpu_modeset_fops = {
    .owner = THIS_MODULE,
    .open = nvgpu_modeset_open,
    .release = nvgpu_release,
    .unlocked_ioctl = nvgpu_modeset_ioctl,
    .compat_ioctl = nvgpu_modeset_ioctl,
    .mmap = nvgpu_mmap,
    .poll = nvgpu_poll,
};

/* ───────── Host <-> guest PCI addresses (nvgpu_pcimap.h) ───────── */

/* Whether any root bus of the guest's is in this domain. */
static bool nvgpu_pci_domain_in_use(u32 domain, void *ctx) {
  struct pci_bus *bus = NULL;

  while ((bus = pci_find_next_bus(bus)) != NULL)
    if ((u32)pci_domain_nr(bus) == domain)
      return true;
  return false;
}

static void nvgpu_pcimap_init(struct nvgpu_device *dev) {
  char addrs[8][NVGPU_PCI_ADDR_LEN];
  int n = (int)min_t(u32, dev->num_gpus, 8), i;

  for (i = 0; i < n; i++)
    memcpy(addrs[i], dev->gpu_slots[i].pci_addr, NVGPU_PCI_ADDR_LEN);
  nvgpu_pcimap_build(&dev->pcimap, addrs, n, nvgpu_pci_domain_in_use, NULL);

  for (i = 0; i < dev->pcimap.num; i++)
    dev_info(&dev->vdev->dev, "conduit-gpu: host GPU %s appears at %s\n",
             dev->pcimap.gpu[i].host_addr, dev->pcimap.gpu[i].guest_addr);
  if (dev->pcimap.num < n)
    dev_warn(&dev->vdev->dev,
             "conduit-gpu: %d of %d GPU address(es) could not be placed\n",
             n - dev->pcimap.num, n);
}

/* ───────── /proc/driver/nvidia ───────── */

static int nvgpu_proc_version_show(struct seq_file *m, void *v) {
  struct nvgpu_device *dev = m->private;

  seq_printf(m,
             "NVRM version: NVIDIA UNIX x86_64 Kernel Module  %s\n"
             "GCC version:  gcc version 12.2.0\n",
             dev->driver_version);
  return 0;
}

static int nvgpu_proc_version_open(struct inode *inode, struct file *filp) {
  return single_open(filp, nvgpu_proc_version_show, pde_data(inode));
}

static const struct proc_ops nvgpu_proc_version_ops = {
    .proc_open = nvgpu_proc_version_open,
    .proc_read = seq_read,
    .proc_lseek = seq_lseek,
    .proc_release = single_release,
};

static int nvgpu_proc_params_show(struct seq_file *m, void *v) {
  struct nvgpu_device *dev = m->private;

  seq_printf(m, "NVreg_EnablePCIeGen3=1\n"
                "NVreg_MemoryPoolSize=0\n");
  (void)dev;
  return 0;
}

static int nvgpu_proc_params_open(struct inode *inode, struct file *filp) {
  return single_open(filp, nvgpu_proc_params_show, pde_data(inode));
}

static const struct proc_ops nvgpu_proc_params_ops = {
    .proc_open = nvgpu_proc_params_open,
    .proc_read = seq_read,
    .proc_lseek = seq_lseek,
    .proc_release = single_release,
};

/* Generic heap-backed proc file — used for all passthrough files */
struct nvgpu_proc_buf {
  char *data;
  size_t len;
};

static int nvgpu_proc_buf_show(struct seq_file *m, void *v) {
  struct nvgpu_proc_buf *b = m->private;
  seq_write(m, b->data, b->len);
  return 0;
}

static int nvgpu_proc_buf_open(struct inode *inode, struct file *filp) {
  return single_open(filp, nvgpu_proc_buf_show, pde_data(inode));
}

static const struct proc_ops nvgpu_proc_buf_ops = {
    .proc_open = nvgpu_proc_buf_open,
    .proc_read = seq_read,
    .proc_lseek = seq_lseek,
    .proc_release = single_release,
};

/* Simple directory cache — avoids duplicate proc_mkdir calls */
#define NVGPU_PROC_MAX_DIRS 32

struct nvgpu_proc_dir_cache {
  char path[128];
  struct proc_dir_entry *entry;
};

static struct nvgpu_proc_dir_cache nvgpu_dir_cache[NVGPU_PROC_MAX_DIRS];
static int nvgpu_dir_cache_count;

static void nvgpu_dir_cache_reset(void) {
  memset(nvgpu_dir_cache, 0, sizeof(nvgpu_dir_cache));
  nvgpu_dir_cache_count = 0;
}

static struct proc_dir_entry *
nvgpu_proc_mkdir_cached(const char *path, struct proc_dir_entry *parent) {
  int i;

  /* Check cache first */
  for (i = 0; i < nvgpu_dir_cache_count; i++) {
    if (strcmp(nvgpu_dir_cache[i].path, path) == 0)
      return nvgpu_dir_cache[i].entry;
  }

  /* Not cached — create it */
  struct proc_dir_entry *entry = proc_mkdir(path, parent);

  /* Cache it even if NULL — so we don't retry failed creates */
  if (nvgpu_dir_cache_count < NVGPU_PROC_MAX_DIRS) {
    strscpy(nvgpu_dir_cache[nvgpu_dir_cache_count].path, path, 128);
    nvgpu_dir_cache[nvgpu_dir_cache_count].entry = entry;
    nvgpu_dir_cache_count++;
  }

  return entry;
}

static struct proc_dir_entry *nvgpu_proc_mkdir_parents(char *pathbuf,
                                                       char **leaf_name) {
  struct proc_dir_entry *parent = NULL;
  char built[256] = {};
  char *slash;
  char *p;

  slash = strrchr(pathbuf, '/');
  if (!slash) {
    *leaf_name = pathbuf;
    return NULL;
  }

  *leaf_name = slash + 1;
  *slash = '\0';

  /* Walk each component, building the full path as we go
   * so the cache key is always the full absolute component */
  p = pathbuf;
  while (*p) {
    char *next = strchr(p, '/');
    if (next)
      *next = '\0';

    /* Append component to built path */
    if (built[0])
      strlcat(built, "/", sizeof(built));
    strlcat(built, p, sizeof(built));

    /* /proc/driver is the kernel's own (proc_root_init); creating it again
     * trips "already registered". Only directories below it are ours. */
    if (strcmp(built, "driver") != 0)
      parent = nvgpu_proc_mkdir_cached(built, NULL);

    if (next) {
      *next = '/';
      p = next + 1;
    } else {
      break;
    }
  }

  return parent;
}

static int nvgpu_proc_init(struct nvgpu_device *dev) {
  struct nvgpu_msg_hdr *req;
  u8 *resp_buf, *p, *end;
  /* 512 KiB — vastly more than needed, avoids any size guessing */
  const size_t resp_size = 512 * 1024;
  int ret = 0;

  req = kzalloc(sizeof(*req), GFP_KERNEL);
  if (!req)
    return -ENOMEM;

  resp_buf = kvmalloc(resp_size, GFP_KERNEL);
  if (!resp_buf) {
    kfree(req);
    return -ENOMEM;
  }

  req->msg_type = cpu_to_le32(NVGPU_MSG_GET_PROC_FILES);
  req->handle = 0;
  req->status = 0;
  req->padding = 0;

  ret = nvgpu_send_recv(dev, req, sizeof(*req), resp_buf, resp_size);
  if (ret < 0) {
    dev_err(&dev->vdev->dev, "conduit-gpu: GET_PROC_FILES failed: %d\n", ret);
    goto out;
  }

  p = resp_buf;
  end = resp_buf + resp_size;

  nvgpu_dir_cache_reset();

  while (p + 8 <= end) {
    u32 path_len, content_len;
    struct nvgpu_proc_buf *buf;
    char *pathbuf, *leaf;
    struct proc_dir_entry *parent = NULL;

    memcpy(&path_len, p, 4);
    path_len = le32_to_cpu((__le32)path_len);
    memcpy(&content_len, p + 4, 4);
    content_len = le32_to_cpu((__le32)content_len);
    p += 8;

    if (path_len == 0)
      break; /* terminator */

    if (p + path_len + content_len > end) {
      dev_warn(&dev->vdev->dev, "conduit-gpu: proc stream truncated\n");
      break;
    }

    buf = kzalloc(sizeof(*buf), GFP_KERNEL);
    if (!buf) {
      ret = -ENOMEM;
      goto out;
    }

    buf->data = kmemdup(p + path_len, content_len, GFP_KERNEL);
    if (!buf->data) {
      kfree(buf);
      ret = -ENOMEM;
      goto out;
    }
    pathbuf = kmalloc(path_len + 1, GFP_KERNEL);
    if (!pathbuf) {
      kfree(buf->data);
      kfree(buf);
      ret = -ENOMEM;
      goto out;
    }
    memcpy(pathbuf, p, path_len);

    /* The host names the GPU by its address in both: gpus/<addr>/ and
     * "Bus Location: <addr>". Here it is at the guest's. */
    buf->len = nvgpu_pcimap_text(&dev->pcimap, buf->data, content_len);
    pathbuf[nvgpu_pcimap_text(&dev->pcimap, pathbuf, path_len)] = '\0';

    parent = nvgpu_proc_mkdir_parents(pathbuf, &leaf);
    proc_create_data(leaf, 0444, parent, &nvgpu_proc_buf_ops, buf);
    dev_dbg(&dev->vdev->dev, "conduit-gpu: /proc/%s (%u bytes)\n", pathbuf,
            content_len);

    kfree(pathbuf);
    p += path_len + content_len;
  }

out:
  kvfree(resp_buf);
  kfree(req);
  return ret;
}

/* ───────── DRI device nodes (host major:minor passthrough) ─────────────── */

static int nvgpu_dri_open(struct inode *inode, struct file *filp) {
  struct nvgpu_dri_dev *dri =
      container_of(inode->i_cdev, struct nvgpu_dri_dev, cdev);
  struct nvgpu_device *dev = dri->dev;
  struct nvgpu_fd *nfd = NULL;
  struct nvgpu_open_req *req = NULL;
  struct nvgpu_open_resp *resp = NULL;
  int ret;

  if (!dev)
    return -ENODEV;

  nfd = kzalloc(sizeof(*nfd), GFP_KERNEL);
  req = kzalloc(sizeof(*req), GFP_KERNEL);
  resp = kzalloc(sizeof(*resp), GFP_KERNEL);
  if (!nfd || !req || !resp) {
    ret = -ENOMEM;
    goto err;
  }

  nfd->dev = dev;
  INIT_LIST_HEAD(&nfd->pins);
  mutex_init(&nfd->pins_lock);
  nfd->device_type = NVGPU_DEV_DRI_BASE + dri->index;

  req->hdr.msg_type = cpu_to_le32(NVGPU_MSG_OPEN);
  req->hdr.handle = 0;
  req->hdr.status = 0;
  req->hdr.padding = 0;
  req->device_type = cpu_to_le32(NVGPU_DEV_DRI_BASE + dri->index);
  req->flags = cpu_to_le32(filp->f_flags);

  ret = nvgpu_send_recv(dev, req, sizeof(*req), resp, sizeof(*resp));
  if (ret < 0)
    goto err;

  if ((s32)le32_to_cpu((__le32)resp->hdr.status) < 0) {
    ret = (s32)le32_to_cpu((__le32)resp->hdr.status);
    goto err;
  }

  nfd->handle = le32_to_cpu(resp->hdr.handle);
  nvgpu_fd_register(nfd->dev, nfd);
  filp->private_data = nfd;
  kfree(req);
  kfree(resp);
  return 0;

err:
  kfree(nfd);
  kfree(req);
  kfree(resp);
  return ret;
}

static const struct file_operations nvgpu_dri_fops = {
    .owner = THIS_MODULE,
    .open = nvgpu_dri_open,
    .release = nvgpu_release,
    .unlocked_ioctl = nvgpu_dri_ioctl,
#ifdef CONFIG_COMPAT
    .compat_ioctl = nvgpu_dri_compat_ioctl,
#endif
    .mmap = nvgpu_mmap,
    .poll = nvgpu_poll,
};

/* Defined with the KMS head (nvgpu_kms.h). */
static void nvgpu_kms_lastclose(struct nvgpu_dri_dev *dri,
                                struct drm_device *drm);

/*
 * The DRM side of a render node.
 *
 * The guest's node exists so NVIDIA's Vulkan and EGL userspace can find the
 * GPU the way it insists on finding it. Only the pieces that enumeration
 * touches are here: the core answers DRM_IOCTL_VERSION out of the fields
 * below, and the driver-private range is forwarded like any other ioctl.
 *
 * `name` is what the ICD compares against, so it is the host driver's name and
 * not this module's.
 */
static int nvgpu_drm_open(struct drm_device *drm, struct drm_file *file) {
  struct nvgpu_dri_dev *dri = drm->dev_private;
  struct nvgpu_device *dev;
  struct nvgpu_fd *nfd = NULL;
  struct nvgpu_open_req *req = NULL;
  struct nvgpu_open_resp *resp = NULL;
  int ret;

  if (!dri || !dri->dev)
    return -ENODEV;
  dev = dri->dev;

  nfd = kzalloc(sizeof(*nfd), GFP_KERNEL);
  req = kzalloc(sizeof(*req), GFP_KERNEL);
  resp = kzalloc(sizeof(*resp), GFP_KERNEL);
  if (!nfd || !req || !resp) {
    ret = -ENOMEM;
    goto err;
  }

  nfd->dev = dev;
  INIT_LIST_HEAD(&nfd->pins);
  mutex_init(&nfd->pins_lock);
  nfd->device_type = NVGPU_DEV_DRI_BASE + dri->index;

  req->hdr.msg_type = cpu_to_le32(NVGPU_MSG_OPEN);
  req->device_type = cpu_to_le32(nfd->device_type);
  req->flags = cpu_to_le32(O_RDWR);

  ret = nvgpu_send_recv(dev, req, sizeof(*req), resp, sizeof(*resp));
  if (ret < 0)
    goto err;

  if ((s32)le32_to_cpu((__le32)resp->hdr.status) < 0) {
    ret = (s32)le32_to_cpu((__le32)resp->hdr.status);
    goto err;
  }

  nfd->handle = le32_to_cpu(resp->hdr.handle);
  nvgpu_fd_register(nfd->dev, nfd);
  file->driver_priv = nfd;
  mutex_lock(&dri->open_lock);
  dri->open_files++;
  mutex_unlock(&dri->open_lock);
  kfree(req);
  kfree(resp);
  return 0;

err:
  kfree(nfd);
  kfree(req);
  kfree(resp);
  return ret;
}

static void nvgpu_drm_postclose(struct drm_device *drm, struct drm_file *file) {
  struct nvgpu_fd *nfd = file->driver_priv;
  struct nvgpu_dri_dev *dri = drm->dev_private;
  struct nvgpu_msg_hdr *req, *resp;

  if (!nfd)
    return;

  /*
   * After the core has dropped this file's framebuffers and its mastership
   * (postclose runs last in drm_file_free()), and under the same lock an
   * open takes to count itself, so a file opened meanwhile either counts
   * before the check or finds the display already off.
   */
  mutex_lock(&dri->open_lock);
  if (!--dri->open_files)
    nvgpu_kms_lastclose(dri, drm);
  mutex_unlock(&dri->open_lock);

  req = kzalloc(sizeof(*req), GFP_KERNEL);
  resp = kzalloc(sizeof(*resp), GFP_KERNEL);
  if (req && resp) {
    req->msg_type = cpu_to_le32(NVGPU_MSG_CLOSE);
    req->handle = cpu_to_le32(nfd->handle);
    nvgpu_send_recv(nfd->dev, req, sizeof(*req), resp, sizeof(*resp));
  }
  kfree(req);
  kfree(resp);
  nvgpu_fd_unregister(nfd->dev, nfd);
  kfree(nfd);
  file->driver_priv = NULL;
}

/*
 * The DRM core refuses to open a node whose fops do not declare
 * FOP_UNSIGNED_OFFSET:
 *
 *   if (WARN_ON_ONCE(!(filp->f_op->fop_flags & FOP_UNSIGNED_OFFSET)))
 *           return -EINVAL;            -- drm_open_helper(), drm_file.c
 *
 * DRM offsets are a mmap address space and are unsigned, so the core makes
 * every driver say so. Drivers that build their fops with DEFINE_DRM_GEM_FOPS
 * get it for free; ours are written out by hand and so must set it, or every
 * open of /dev/dri/renderD128 fails with EINVAL before .open is ever reached.
 *
 * Guarded because the flag postdates the kernels this module still builds
 * against; on those the check does not exist either.
 */
/*
 * The DRM node's ioctl entry point.
 *
 * Three kinds of ioctl arrive on /dev/dri/renderD128:
 *
 *   driver range (DRM_COMMAND_BASE..END)  nvidia-drm's own -- GET_DEV_INFO and
 *                                         the two SUPPORTED probes. drm_ioctl()
 *                                         answers -EINVAL for these because we
 *                                         register no drm_ioctl_desc table, so
 *                                         they are taken here first.
 *   other type 'd'                        core DRM: VERSION, GET_UNIQUE, ...
 *                                         left to drm_ioctl().
 *   type 'F'                              NVIDIA RM, proxied to the host like
 *                                         on any other node.
 */
static long nvgpu_drm_unlocked_ioctl(struct file *filp, unsigned int cmd,
                                     unsigned long arg) {
  struct drm_file *file = filp->private_data;
  struct nvgpu_fd *nfd;
  unsigned int nr = _IOC_NR(cmd);

  if (!file || !file->driver_priv)
    return -ENODEV;
  nfd = file->driver_priv;

  if (_IOC_TYPE(cmd) == DRM_IOCTL_BASE) {
    if (nr >= DRM_COMMAND_BASE && nr < DRM_COMMAND_END) {
      struct nvgpu_dri_dev *dri = file->minor->dev->dev_private;
      long ret;
      int idx;

      if (!dri)
        return -ENODEV;
      /* The core does this for its own range; this one is ours. Lets
       * remove() wait out every call before it resets the device. */
      if (!drm_dev_enter(file->minor->dev, &idx))
        return -ENODEV;
      ret = nvgpu_drm_handle_ioctl(nfd, dri, file, cmd, arg);
      drm_dev_exit(idx);
      return ret;
    }

    /*
     * Core DRM, answered by the core against this node's own state. That is
     * right for VERSION and GET_UNIQUE and wrong for anything that names a GEM
     * object: the objects live in the host's drm_file, so the core looks them
     * up here, finds nothing, and refuses.
     *
     * Named for the same reason the driver range is (see below): a refusal
     * from the core carries no hint that it came from the wrong side of the
     * boundary, and turns up much later as a client that stopped asking.
     */
    {
      long ret = drm_ioctl(filp, cmd, arg);

      /* KMS ioctls (0xA0..) on a node with a head are the core's own, and a
       * compositor's TEST_ONLY probes fail by design; not worth a line. Nor
       * are syncobj ones (0xBF..0xCF): a wait that times out is -ETIME. */
      if (ret < 0 && !(nr >= 0xBF && nr <= 0xCF) &&
          !(nr >= 0xA0 && file->minor->dev->dev_private &&
            ((struct nvgpu_dri_dev *)file->minor->dev->dev_private)->kms))
        dev_warn_ratelimited(&nfd->dev->vdev->dev,
                             "conduit-gpu: core DRM ioctl nr=0x%02x answered "
                             "locally with %ld\n",
                             nr, ret);
      return ret;
    }
  }

  return nvgpu_ioctl_fd(nfd, cmd, arg);
}

#ifdef CONFIG_COMPAT
/*
 * 32-bit callers (Steam's client, Wine/Proton's 32-bit side). Core DRM
 * structs differ between 32 and 64 bit -- drm_version and drm_unique carry
 * size_t lengths and pointers, and several KMS structs are packed differently
 * -- so the core ioctls go through drm_compat_ioctl(), which converts them
 * as it does for every other DRM driver. Handing them to drm_ioctl() as they
 * are made libdrm's drmGetVersion() read garbage lengths and crash in strdup.
 *
 * The nvidia-drm driver range and the RM ioctls use fixed-width layouts
 * (NvU64 for pointers), the same in both, which is also how nvidia-drm.ko
 * handles them.
 */
static long nvgpu_drm_compat_ioctl(struct file *filp, unsigned int cmd,
                                   unsigned long arg) {
  unsigned int nr = _IOC_NR(cmd);

  if (_IOC_TYPE(cmd) == DRM_IOCTL_BASE &&
      (nr < DRM_COMMAND_BASE || nr >= DRM_COMMAND_END))
    return drm_compat_ioctl(filp, cmd, arg);
  return nvgpu_drm_unlocked_ioctl(filp, cmd, (unsigned long)compat_ptr(arg));
}
#endif

static const struct file_operations nvgpu_drm_fops = {
    .owner = THIS_MODULE,
#if defined(FOP_UNSIGNED_OFFSET)
    .fop_flags = FOP_UNSIGNED_OFFSET,
#endif
    .open = drm_open,
    .release = drm_release,
    .unlocked_ioctl = nvgpu_drm_unlocked_ioctl,
#ifdef CONFIG_COMPAT
    .compat_ioctl = nvgpu_drm_compat_ioctl,
#endif
    .mmap = drm_gem_mmap,
    .poll = drm_poll,
    .read = drm_read,
    .llseek = noop_llseek,
};

/* The virtual KMS head and the input devices; see the header. */
#include "nvgpu_kms.h"

/* The shared clipboard, /dev/conduit-clipboard; see the header. */
#include "nvgpu_clipboard.h"

/* Explicit sync: host fences as guest fences; see the header. */
#include "nvgpu_fence.h"

/*
 * Everything but the feature bits, which differ per node: a display or not,
 * and explicit sync or not.
 *
 * `gem_prime_import`: without it, a buffer this node exported cannot be
 * imported back.
 */
#define NVGPU_DRM_DRIVER_COMMON                                                \
  .gem_prime_import = nvgpu_gem_prime_import,                                  \
  .open = nvgpu_drm_open,                                                      \
  .postclose = nvgpu_drm_postclose,                                            \
  .fops = &nvgpu_drm_fops,                                                     \
  .name = "nvidia-drm",                                                        \
  .desc = "NVIDIA DRM driver",                                                 \
  NVGPU_DRM_DRIVER_DATE                                                        \
  .major = 0,                                                                  \
  .minor = 0,                                                                  \
  .patchlevel = 0

/*
 * DRM syncobjs, binary and timeline, as nvidia-drm offers them. The core
 * serves every syncobj ioctl itself; what it needs from a driver is fences
 * that signal, which only exist where nvgpu_dri_fences() says so -- so only
 * those nodes say DRM_CAP_SYNCOBJ, and a compositor elsewhere keeps implicit
 * sync rather than waiting on fences nothing will produce.
 */
#define NVGPU_DRIVER_SYNC (DRIVER_SYNCOBJ | DRIVER_SYNCOBJ_TIMELINE)

static const struct drm_driver nvgpu_drm_driver = {
    .driver_features = DRIVER_GEM | DRIVER_RENDER,
    NVGPU_DRM_DRIVER_COMMON,
};

static const struct drm_driver nvgpu_drm_sync_driver = {
    .driver_features = DRIVER_GEM | DRIVER_RENDER | NVGPU_DRIVER_SYNC,
    NVGPU_DRM_DRIVER_COMMON,
};

/*
 * The same node with a display: card0 additionally answers the KMS ioctls
 * through the core (MODE_* is outside the driver range that
 * nvgpu_drm_unlocked_ioctl() takes for itself), while the nvidia-drm ioctls,
 * the GEM proxies and the RM forwarding are exactly as above.
 */
static const struct drm_driver nvgpu_drm_kms_driver = {
    /*
     * DRIVER_CURSOR_HOTSPOT: the cursor plane is shown as the HOST pointer,
     * which needs the hotspot, so atomic clients must set HOTSPOT_X/Y (and
     * the core hides the plane from those that do not declare
     * DRM_CLIENT_CAP_CURSOR_PLANE_HOTSPOT -- they draw their own cursor).
     */
    .driver_features = DRIVER_GEM | DRIVER_RENDER | DRIVER_MODESET |
                       DRIVER_ATOMIC | NVGPU_DRIVER_CURSOR_HOTSPOT,
    NVGPU_DRM_DRIVER_COMMON,
};

static const struct drm_driver nvgpu_drm_kms_sync_driver = {
    .driver_features = DRIVER_GEM | DRIVER_RENDER | DRIVER_MODESET |
                       DRIVER_ATOMIC | NVGPU_DRIVER_CURSOR_HOTSPOT |
                       NVGPU_DRIVER_SYNC,
    NVGPU_DRM_DRIVER_COMMON,
};

static const struct drm_driver *nvgpu_drm_driver_for(struct nvgpu_dri_dev *dri,
                                                     bool kms) {
  bool sync = nvgpu_dri_fences(dri);

  if (kms)
    return sync ? &nvgpu_drm_kms_sync_driver : &nvgpu_drm_kms_driver;
  return sync ? &nvgpu_drm_sync_driver : &nvgpu_drm_driver;
}

static char *nvgpu_devnode(const struct device *dev, umode_t *mode) {
  if (mode)
    *mode = 0666;
  return NULL;
}

static struct class *nvgpu_dri_class;

static char *nvgpu_dri_devnode(const struct device *dev, umode_t *mode) {
  if (mode)
    *mode = 0666;
  return kasprintf(GFP_KERNEL, "dri/%s", dev_name(dev));
}

/* A drm_device's reference on the device, given back with the drm_device. */
static void nvgpu_drm_put_dev(struct drm_device *drm, void *dev) {
  nvgpu_dev_put(dev);
}

/*
 * The drm_device for one node, holding the device for as long as it lives:
 * its files and the dma-bufs exported from it outlive remove(), and so do
 * the GEM objects behind them, whose free path reads the device. Managed and
 * added right after the allocation, so it runs after every later managed
 * cleanup -- the mode config's, which frees the last framebuffers -- has.
 */
static struct drm_device *nvgpu_drm_alloc(struct nvgpu_dri_dev *dri, bool kms,
                                          struct device *parent) {
  struct drm_device *drm =
      drm_dev_alloc(nvgpu_drm_driver_for(dri, kms), parent);

  if (IS_ERR(drm))
    return drm;
  nvgpu_dev_get(dri->dev);
  if (drmm_add_action_or_reset(drm, nvgpu_drm_put_dev, dri->dev)) {
    drm_dev_put(drm);
    return ERR_PTR(-ENOMEM);
  }
  drm->dev_private = dri;
  return drm;
}

static int nvgpu_dri_init(struct nvgpu_device *dev) {
  int i;

  if (dev->num_dri_devs == 0) {
    dev_info(&dev->vdev->dev,
             "conduit-gpu: no DRI devices reported by VMM\n");
    return 0;
  }

  nvgpu_dri_class = class_create("conduit_dri");
  if (IS_ERR(nvgpu_dri_class)) {
    dev_err(&dev->vdev->dev, "conduit-gpu: failed to create dri class: %ld\n",
            PTR_ERR(nvgpu_dri_class));
    nvgpu_dri_class = NULL;
    return PTR_ERR(nvgpu_dri_class);
  }
  nvgpu_dri_class->devnode = nvgpu_dri_devnode;

  for (i = 0; i < dev->num_dri_devs; i++) {
    struct nvgpu_dri_dev *dri = &dev->dri_devs[i];

    /*
     * Find the pci_dev that owns this DRI device so we can:
     *   a) Use it as the parent of the device_create() call — this causes
     *      the kernel to create /sys/dev/char/M:N/device → pci_dev, which
     *      is what Vulkan/EGL reads when it traverses the sysfs char-dev tree.
     *   b) Create drm/<name> kobjects under the PCI device, which gives
     *      /sys/bus/pci/devices/<addr>/drm/<name> — required by the NVIDIA
     *      Vulkan ICD when it enumerates display engines.
     *
     * We match by gpu_id (minor number) against the GPU slots in config space.
     */
    struct device *pci_parent = &dev->vdev->dev; /* fallback */
    struct kobject *pci_kobj = NULL;
    struct drm_device *drm;
    bool kms_drv;
    int gi;

    for (gi = 0; gi < dev->num_pci_roots; gi++) {
      struct nvgpu_pci_root *root = &dev->pci_roots[gi];

      if (!root->registered || !root->pdev)
        continue;

      /* Match: the DRI device belongs to this GPU if the GPU's minor number
       * (which equals the /dev/nvidia<minor> index) matches the gpu_id field
       * set from the host.  gpu_id is the 32-bit RM client GPU identifier,
       * but we stored minor there from the VMM side — see device.rs. */
      {
        u32 slot_minor = le32_to_cpu(dev->gpu_slots[root->gpu_index].minor);
        if (slot_minor != dri->slot_index && gi != 0)
          continue; /* only fall through for GPU 0 as a last resort */
      }

      pci_parent = &root->pdev->dev;
      pci_kobj = &root->pdev->dev.kobj;
      break;
    }

    /*
     * No sysfs is built by hand here any more.
     *
     * This used to create a `drm` kobject under the PCI device and a child
     * named after the node, because a character device gets no such tree and
     * the Vulkan ICD insists on walking one. Registering a real DRM device
     * makes the same tree properly -- and makes the hand-made one fatal: the
     * core tries to create `drm` under the same PCI device, finds the name
     * taken, and drm_dev_register() fails with -EEXIST.
     */

    dri->index = (u32)i;
    dri->dev = dev;
    mutex_init(&dri->open_lock);

    /*
     * Register a real DRM device rather than a character device at the
     * host's numbers.
     *
     * A raw cdev cannot have them: major 226 belongs to the DRM core, which
     * claims it whenever CONFIG_DRM is built in, so register_chrdev_region()
     * on 226:129 fails with the node never appearing. That failure is quiet
     * -- /sys/bus/pci/.../drm/<name> still gets made, so the tree looks
     * half-right -- and it is fatal to Vulkan, because NVIDIA's userspace
     * enumerates the GPU through the render node and not through
     * /dev/nvidia*, which carry compute. The ICD stats the node, takes its
     * major, and wants /sys/dev/char/<major>:<minor>/device/drm to exist
     * before it will open it. With no node it declines to create an instance
     * and reports only that it found no drivers.
     *
     * The DRM core owns the minor it hands out, so the guest's node is not
     * necessarily the host's number. Nothing requires it to be: the ICD reads
     * whichever node exists.
     */
    /* One head, on the first node, and only when the device has a display. */
    kms_drv = i == 0 && dev->has_display;
    drm = nvgpu_drm_alloc(dri, kms_drv, pci_parent);
    if (IS_ERR(drm)) {
      dev_warn(&dev->vdev->dev, "conduit-gpu: drm_dev_alloc %s failed: %ld\n",
               dri->name, PTR_ERR(drm));
      continue;
    }

    /* The KMS head goes on before registration: mode objects must exist by
     * the time the node is live. A failure leaves a render-only node. */
    if (kms_drv && nvgpu_kms_init(dri, drm)) {
      drm_dev_put(drm);
      dri->kms = NULL;
      drm = nvgpu_drm_alloc(dri, false, pci_parent);
      if (IS_ERR(drm)) {
        dev_warn(&dev->vdev->dev,
                 "conduit-gpu: drm_dev_alloc %s failed: %ld\n", dri->name,
                 PTR_ERR(drm));
        continue;
      }
    }

    if (drm_dev_register(drm, 0) != 0) {
      dev_warn(&dev->vdev->dev, "conduit-gpu: drm_dev_register %s failed\n",
               dri->name);
      dri->kms = NULL;
      drm_dev_put(drm);
      continue;
    }
    if (dri->kms)
      nvgpu_kms_activate(dri);

    dri->drm = drm;
    dri->registered = true;
    dev_info(&dev->vdev->dev,
             "conduit-gpu: registered render node for %s, host (%u:%u) "
             "gpu_id=0x%x\n",
             dri->name, dri->major, dri->minor,
             dri->dev_info.v[NVGPU_DI_GPU_ID]);
  }

  return 0;
}

/*
 * remove(), while the control queue still answers: no DRM ioctl is running
 * once this returns, and none can start. drm_dev_unplug() waits for every
 * one inside drm_dev_enter() (the driver range takes it in
 * nvgpu_drm_unlocked_ioctl()) and makes the core refuse the rest. The
 * drm_device itself lives on while a file or a dma-buf holds it, and its GEM
 * objects with it; their free paths then find the queue dead.
 */
static void nvgpu_dri_unplug(struct nvgpu_device *dev) {
  int i;

  for (i = 0; i < dev->num_dri_devs; i++) {
    struct nvgpu_dri_dev *dri = &dev->dri_devs[i];

    if (!dri->registered)
      continue;

    /* The core owns the node and everything under it, including the sysfs
     * tree this used to build by hand. */
    drm_dev_unplug(dri->drm);
    if (dri->kms)
      nvgpu_kms_fini(dri);
    drm_dev_put(dri->drm);
    dri->drm = NULL;
    dri->registered = false;
  }
}

static void nvgpu_dri_cleanup(struct nvgpu_device *dev) {
  if (nvgpu_dri_class) {
    class_destroy(nvgpu_dri_class);
    nvgpu_dri_class = NULL;
  }
}

/* --- SYSTEM BUS PCI DEVS --- */

static int nvgpu_pci_read(struct pci_bus *bus, unsigned int devfn, int where,
                          int size, u32 *val) {
  struct nvgpu_pci_root *root = bus->sysdata;
  u8 slot = PCI_SLOT(devfn);
  u8 func = PCI_FUNC(devfn);

  /* Only respond to our specific device */
  if (slot != root->slot.slot || func != root->slot.func) {
    *val = ~0u;
    return PCIBIOS_DEVICE_NOT_FOUND;
  }

  if (!root->slot.config_valid || where + size > (int)sizeof(root->slot.config)) {
    *val = ~0u;
    return PCIBIOS_BAD_REGISTER_NUMBER;
  }

  switch (size) {
  case 1:
    *val = root->slot.config[where];
    break;
  case 2:
    *val = le16_to_cpu(*(u16 *)&root->slot.config[where]);
    break;
  case 4:
    *val = le32_to_cpu(*(u32 *)&root->slot.config[where]);
    break;
  default:
    *val = ~0u;
    return PCIBIOS_BAD_REGISTER_NUMBER;
  }
  return PCIBIOS_SUCCESSFUL;
}

static int nvgpu_pci_write(struct pci_bus *bus, unsigned int devfn, int where,
                           int size, u32 val) {
  /* Config space is read-only from guest perspective */
  return PCIBIOS_FUNC_NOT_SUPPORTED;
}

/*
 * No driver is called this, so a device overridden to it matches none. The
 * override is the PCI core's own mechanism for "bind only this", and the
 * mirror wants nothing bound: its driver is this module, on the virtio device.
 */
#define NVGPU_PCI_NO_DRIVER "conduit-gpu-mirror"

static int nvgpu_pci_forbid_drivers(struct pci_dev *pdev) {
#ifdef NVGPU_PCI_DEV_DRIVER_OVERRIDE
  return driver_set_override(&pdev->dev, &pdev->driver_override,
                             NVGPU_PCI_NO_DRIVER,
                             sizeof(NVGPU_PCI_NO_DRIVER) - 1);
#else
  return device_set_driver_override(&pdev->dev, NVGPU_PCI_NO_DRIVER);
#endif
}

static struct pci_ops nvgpu_pci_ops = {
    .read = nvgpu_pci_read,
    .write = nvgpu_pci_write,
};

static int nvgpu_pci_init(struct nvgpu_device *dev) {
  int i, ret = 0;

  for (i = 0; i < dev->num_pci_roots; i++) {
    struct nvgpu_pci_root *root = &dev->pci_roots[i];
    struct pci_host_bridge *bridge;
    struct resource *bus_res;

    if (!root->slot.config_valid) {
      dev_warn(&dev->vdev->dev,
               "conduit-gpu: no config space for %s, skipping\n",
               root->slot.pci_addr);
      continue;
    }

    bridge = pci_alloc_host_bridge(0);
    if (!bridge) {
      dev_err(&dev->vdev->dev,
              "conduit-gpu: pci_alloc_host_bridge failed for %s\n",
              root->slot.pci_addr);
      ret = -ENOMEM;
      continue;
    }

    /* One bus resource covering exactly our bus number */
    bus_res = kzalloc(sizeof(*bus_res), GFP_KERNEL);
    if (!bus_res) {
      pci_free_host_bridge(bridge);
      ret = -ENOMEM;
      continue;
    }
    bus_res->start = root->slot.bus_nr;
    bus_res->end = root->slot.bus_nr;
    bus_res->flags = IORESOURCE_BUS;
    pci_add_resource(&bridge->windows, bus_res);

    bridge->dev.parent = &dev->vdev->dev;
    root->domain = (int)root->slot.domain; /* the guest's (nvgpu_pcimap.h) */
    /* No node to claim: the GPU is the host's, and the guest's idea of
     * distance to it means nothing. NUMA_NO_NODE lets every allocation made
     * against this device fall back to the caller's node. */
    root->node = NUMA_NO_NODE;
    bridge->sysdata = root;
    bridge->ops = &nvgpu_pci_ops;
    bridge->busnr = root->slot.bus_nr;
    bridge->domain_nr = (int)root->slot.domain;
    root->nvdev = dev;

    ret = pci_scan_root_bus_bridge(bridge);
    if (ret) {
      dev_err(&dev->vdev->dev,
              "conduit-gpu: pci_scan_root_bus_bridge %s: %d\n",
              root->slot.pci_addr, ret);
      pci_free_host_bridge(bridge);
      kfree(bus_res);
      continue;
    }

    /*
     * Save the one pci_dev on this bus so DRI init can use it as a parent,
     * and keep every PCI driver off it before it is added. It answers with a
     * real GPU's IDs, so nouveau -- in most distributions' kernels -- matches
     * it by modalias and would try to drive a device that has config space
     * and nothing else.
     */
    {
      struct pci_dev *pdev;
      list_for_each_entry(pdev, &bridge->bus->devices, bus_list) {
        if (nvgpu_pci_forbid_drivers(pdev))
          dev_warn(&dev->vdev->dev,
                   "conduit-gpu: cannot keep drivers off %s\n",
                   pci_name(pdev));
        if (!root->pdev)
          root->pdev = pdev;
      }
    }

    pci_bus_add_devices(bridge->bus);
    root->bridge = bridge;
    root->registered = true;

    dev_info(&dev->vdev->dev, "conduit-gpu: registered fake PCI device %s\n",
             root->slot.pci_addr);
  }

  return ret;
}

static void nvgpu_pci_cleanup(struct nvgpu_device *dev) {
  int i;

  for (i = 0; i < dev->num_pci_roots; i++) {
    struct nvgpu_pci_root *root = &dev->pci_roots[i];

    if (!root->registered)
      continue;

    pci_remove_root_bus(root->bridge->bus);
    /* pci_remove_root_bus frees the bridge */
    root->bridge = NULL;
    root->registered = false;
  }
}

/* ───────── GET_SYS_FILES handler (guest side) ──────────────────────────── */

static int nvgpu_fetch_sys_files(struct nvgpu_device *dev) {
  struct nvgpu_msg_hdr *req;
  u8 *resp_buf;
  u8 *p, *end;
  const int resp_max = 128 * 1024;
  int ret = 0;

  req = kzalloc(sizeof(*req), GFP_KERNEL);
  if (!req)
    return -ENOMEM;

  /* kvzalloc — zeroed so unwritten tail is never misread as data */
  resp_buf = kvzalloc(resp_max, GFP_KERNEL);
  if (!resp_buf) {
    kfree(req);
    return -ENOMEM;
  }

  req->msg_type = cpu_to_le32(NVGPU_MSG_GET_SYS_FILES);
  req->handle = 0;
  req->status = 0;
  req->padding = 0;

  ret = nvgpu_send_recv(dev, req, sizeof(*req), resp_buf, resp_max);
  if (ret < 0)
    goto out;

  p = resp_buf;
  end = resp_buf + resp_max;

  /* ── Section 1: sysfs files ─────────────────────────────────────── */
  while (p + 8 <= end) {
    /* Fix: memcpy for unaligned u32 reads, matching nvgpu_proc_init style */
    __le32 raw_path_len, raw_content_len;
    u32 path_len, content_len, copy_len;
    char path[256];

    memcpy(&raw_path_len, p, sizeof(__le32));
    memcpy(&raw_content_len, p + 4, sizeof(__le32));
    path_len = le32_to_cpu(raw_path_len);
    content_len = le32_to_cpu(raw_content_len);
    p += 8;

    if (path_len == 0 && content_len == 0)
      break; /* terminator */

    if (p + path_len + content_len > end) {
      dev_warn(&dev->vdev->dev,
               "conduit-gpu: sys stream truncated at sysfs section\n");
      break;
    }

    /* Safe path extraction — explicit memset, no {} initialiser */
    memset(path, 0, sizeof(path));
    copy_len = min(path_len, (u32)(sizeof(path) - 1));
    memcpy(path, p, copy_len);
    p += path_len;

    if (p + content_len > end) {
      dev_warn(&dev->vdev->dev,
               "conduit-gpu: sys stream truncated at content\n");
      break;
    }

    if (strncmp(path, "bus/pci/devices/", 16) == 0) {
      char *rest = path + 16; /* "<addr>/<filename>" */
      char *slash = strchr(rest, '/');

      if (slash && strcmp(slash + 1, "config") == 0) {
        char pci_addr[16] = {};
        int pi;

        memcpy(pci_addr, rest,
               min((size_t)(slash - rest), sizeof(pci_addr) - 1));

        /*
         * Find existing slot or allocate new one. The path names the GPU by
         * the host's address, which is what the backend read it at; the
         * root is built at the guest's (nvgpu_pcimap.h).
         */
        for (pi = 0; pi < dev->num_pci_roots; pi++)
          if (strcmp(dev->gpu_slots[dev->pci_roots[pi].gpu_index].pci_addr,
                     pci_addr) == 0)
            break;

        /* Match against known GPU slots to avoid creating
         * entries for unrelated PCI devices */
        if (pi == dev->num_pci_roots) {
          const struct nvgpu_pcimap_gpu *g =
              nvgpu_pcimap_find_host_addr(&dev->pcimap, pci_addr);
          int gi;

          for (gi = 0; g && gi < (int)dev->num_gpus && gi < 8; gi++) {
            if (strcmp(dev->gpu_slots[gi].pci_addr, pci_addr) == 0) {
              pi = dev->num_pci_roots;
              if (pi < NVGPU_MAX_PCI_SLOTS) {
                struct nvgpu_pci_slot *ps = &dev->pci_roots[pi].slot;

                memcpy(ps->pci_addr, g->guest_addr, sizeof(ps->pci_addr));
                ps->domain = g->guest_domain;
                ps->bus_nr = g->bus;
                ps->slot = g->slot;
                ps->func = g->func;
                dev->pci_roots[pi].gpu_index = gi;
                dev->num_pci_roots++;
              }
              break;
            }
          }
        }

        if (pi < dev->num_pci_roots) {
          struct nvgpu_pci_slot *ps = &dev->pci_roots[pi].slot;
          u32 copy = min(content_len, (u32)sizeof(ps->config));
          memcpy(ps->config, p, copy);
          ps->config_valid = true;
          dev_dbg(&dev->vdev->dev,
                  "conduit-gpu: stored config space for %s (%u bytes)\n",
                  ps->pci_addr, copy);
        }
      }
      /* Other PCI sysfs files (vendor, device, etc.) are handled
       * automatically by the kernel once the pci_dev is registered */
    }
    /* Unknown paths silently skipped */

    p += content_len;
  }

  /* ── Section 2: DRI devices ─────────────────────────────────────── */
  if (p + 4 > end) {
    dev_warn(&dev->vdev->dev,
             "conduit-gpu: sys stream truncated before DRI section\n");
    goto out;
  }

  {
    __le32 raw_num_dri;
    u32 num_dri, i;

    memcpy(&raw_num_dri, p, sizeof(__le32));
    num_dri = le32_to_cpu(raw_num_dri);
    p += 4;

    num_dri = min(num_dri, (u32)NVGPU_MAX_DRI_DEVS);
    dev->num_dri_devs = 0;

    for (i = 0; i < num_dri; i++) {
      __le32 raw_name_len, raw_major, raw_minor, raw_slot, raw_info;
      u32 name_len, major, minor, slot_index, nl;
      struct nvgpu_devinfo info;
      int idx, w;

      /* name_len + major + minor + slot_index, then the dev_info words */
      if (p + NVGPU_DRI_RECORD_BYTES > end) {
        dev_warn(&dev->vdev->dev,
                 "conduit-gpu: DRI section truncated at entry %u\n", i);
        break;
      }

      memcpy(&raw_name_len, p, sizeof(__le32));
      memcpy(&raw_major, p + 4, sizeof(__le32));
      memcpy(&raw_minor, p + 8, sizeof(__le32));
      memcpy(&raw_slot, p + 12, sizeof(__le32));
      name_len = le32_to_cpu(raw_name_len);
      major = le32_to_cpu(raw_major);
      minor = le32_to_cpu(raw_minor);
      slot_index = le32_to_cpu(raw_slot);
      for (w = 0; w < NVGPU_DI_FIELDS; w++) {
        memcpy(&raw_info, p + 16 + 4 * w, sizeof(__le32));
        info.v[w] = le32_to_cpu(raw_info);
      }
      p += NVGPU_DRI_RECORD_BYTES;

      if (name_len == 0 || p + name_len > end) {
        dev_warn(&dev->vdev->dev,
                 "conduit-gpu: DRI entry %u bad name_len %u\n", i, name_len);
        break;
      }

      idx = dev->num_dri_devs;
      nl = min(name_len, (u32)(sizeof(dev->dri_devs[idx].name) - 1));
      memset(dev->dri_devs[idx].name, 0, sizeof(dev->dri_devs[idx].name));
      memcpy(dev->dri_devs[idx].name, p, nl);
      dev->dri_devs[idx].major = major;
      dev->dri_devs[idx].minor = minor;
      dev->dri_devs[idx].slot_index = slot_index;
      dev->dri_devs[idx].dev_info = info;
      dev->num_dri_devs++;

      dev_info(&dev->vdev->dev,
               "conduit-gpu: DRI %s (%u:%u) slot %u, nvidia gpu_id=0x%x, "
               "page kind %u/%u, sector layout %u\n",
               dev->dri_devs[idx].name, major, minor, slot_index,
               info.v[NVGPU_DI_GPU_ID], info.v[NVGPU_DI_GENERIC_PAGE_KIND],
               info.v[NVGPU_DI_PAGE_KIND_GENERATION],
               info.v[NVGPU_DI_SECTOR_LAYOUT]);
      p += name_len;
    }
  }

  /* ── Section 3: RM's allocation sizes ────────────────────────── */
  /*
   * Guarded by a magic word rather than by position. The DRI section above is
   * positional, and a backend that does not write it does not fail -- the
   * guest reads whatever follows the terminator as a count. This section
   * cannot be read that way: a backend too old to send it leaves zeroed
   * buffer here, and a count read out of zeroes would look like an answer.
   */
  {
    __le32 raw;
    u32 magic, count, i;

    if (p + 8 > end)
      goto out;

    memcpy(&raw, p, sizeof(__le32));
    magic = le32_to_cpu(raw);
    if (magic != NVGPU_ALLOC_SIZE_MAGIC) {
      dev_info(&dev->vdev->dev,
               "conduit-gpu: backend sent no allocation sizes; using the "
               "table built into this module\n");
      goto out;
    }
    memcpy(&raw, p + 4, sizeof(__le32));
    count = le32_to_cpu(raw);
    p += 8;

    /*
     * More than this module can hold is not a reason to stop reading: p has
     * to end up past every record either way, because another section follows
     * and a section read at the wrong offset reads noise.
     */
    if (count > NVGPU_MAX_ALLOC_SIZES)
      dev_warn(&dev->vdev->dev,
               "conduit-gpu: backend sent %u allocation sizes, keeping %u\n",
               count, (u32)NVGPU_MAX_ALLOC_SIZES);

    dev->num_alloc_sizes = 0;
    for (i = 0; i < count; i++) {
      if (p + 8 > end) {
        dev_warn(&dev->vdev->dev,
                 "conduit-gpu: allocation sizes truncated at entry %u\n", i);
        break;
      }
      if (dev->num_alloc_sizes < NVGPU_MAX_ALLOC_SIZES) {
        memcpy(&raw, p, sizeof(__le32));
        dev->alloc_sizes[dev->num_alloc_sizes].class_id = le32_to_cpu(raw);
        memcpy(&raw, p + 4, sizeof(__le32));
        dev->alloc_sizes[dev->num_alloc_sizes].params_size = le32_to_cpu(raw);
        dev->num_alloc_sizes++;
      }
      p += 8;
    }
    dev_info(&dev->vdev->dev,
             "conduit-gpu: the host's RM sizes %d allocation class(es)\n",
             dev->num_alloc_sizes);
  }

  /* ── Section 4: the UVM calls the host release takes ─────────── */
  /*
   * Magic-guarded for the same reason as section 3, and read even when
   * section 3 was absent -- the magic says which section this is, so a
   * backend that sends one and not the other is read correctly either way.
   */
  {
    __le32 raw;
    u32 magic, count, i;

    if (p + 8 > end)
      goto out;

    memcpy(&raw, p, sizeof(__le32));
    magic = le32_to_cpu(raw);
    if (magic != NVGPU_UVM_CMD_MAGIC) {
      dev_info(&dev->vdev->dev,
               "conduit-gpu: backend sent no UVM command table; UVM calls "
               "will be refused\n");
      goto out;
    }
    memcpy(&raw, p + 4, sizeof(__le32));
    count = le32_to_cpu(raw);
    p += 8;

    if (count > NVGPU_MAX_UVM_CMDS)
      dev_warn(&dev->vdev->dev,
               "conduit-gpu: backend sent %u UVM commands, keeping %u; the "
               "rest will be refused\n",
               count, (u32)NVGPU_MAX_UVM_CMDS);

    dev->num_uvm_cmds = 0;
    for (i = 0; i < count; i++) {
      struct nvgpu_uvm_cmd *uc;

      if (p + 16 > end) {
        dev_warn(&dev->vdev->dev,
                 "conduit-gpu: UVM commands truncated at entry %u\n", i);
        break;
      }
      if (dev->num_uvm_cmds < NVGPU_MAX_UVM_CMDS) {
        uc = &dev->uvm_cmds[dev->num_uvm_cmds];
        memcpy(&raw, p, sizeof(__le32));
        uc->num = le32_to_cpu(raw);
        memcpy(&raw, p + 4, sizeof(__le32));
        uc->params_size = le32_to_cpu(raw);
        memcpy(&raw, p + 8, sizeof(__le32));
        uc->fd_kind = le32_to_cpu(raw);
        memcpy(&raw, p + 12, sizeof(__le32));
        uc->fd_at = le32_to_cpu(raw);

        /*
         * A descriptor the record places outside the block it belongs to
         * would have this module patch past the end of its own buffer. The
         * backend is not the thing being defended against here; a wrong
         * answer from anywhere is.
         */
        if (uc->fd_kind != NVGPU_UVM_FD_NONE &&
            (u64)uc->fd_at + 4 > (u64)uc->params_size) {
          dev_warn(&dev->vdev->dev,
                   "conduit-gpu: UVM 0x%x puts a descriptor at %u of %u "
                   "bytes; refusing the call\n",
                   uc->num, uc->fd_at, uc->params_size);
          p += 16;
          continue;
        }
        dev->num_uvm_cmds++;
      }
      p += 16;
    }
    dev_info(&dev->vdev->dev,
             "conduit-gpu: the host release takes %d UVM call(s)\n",
             dev->num_uvm_cmds);
  }

  /* ── Section 5: where memory may be registered by a CPU address ─── */
  /*
   * Magic-guarded like the two before it. Without this section nothing here
   * recognises a registration, so none is attempted and the backend refuses
   * the call -- which is what it did before any of this existed.
   */
  {
    __le32 raw;
    u32 w[22];
    int i;

    if (p + sizeof(w) > end)
      goto escape_sizes;

    memcpy(&raw, p, sizeof(__le32));
    if (le32_to_cpu(raw) != NVGPU_OSDESC_MAGIC) {
      dev_info(&dev->vdev->dev,
               "conduit-gpu: backend says nothing about registering memory "
               "by address; such calls will be refused\n");
      goto escape_sizes;
    }
    for (i = 0; i < (int)ARRAY_SIZE(w); i++) {
      memcpy(&raw, p + i * 4, sizeof(__le32));
      w[i] = le32_to_cpu(raw);
    }
    p += sizeof(w);

    dev->osdesc.class_id = w[1];
    dev->osdesc.vid_heap_function = w[2];
    dev->osdesc.vid_heap_function_at = w[3];
    dev->osdesc.alloc_memory_class_at = w[4];
    dev->osdesc.virtual_address = w[5];
    dev->osdesc.alloc_memory_status_at = w[6];
    dev->osdesc.vid_heap_status_at = w[7];
    dev->osdesc.vid_heap_hmemory_at = w[8];
    /* w[9] reserved */
    dev->osdesc.alloc.params_size = w[10];
    dev->osdesc.alloc.address_at = w[11];
    dev->osdesc.alloc.limit_at = w[12];
    dev->osdesc.alloc.type_at = w[13];
    dev->osdesc.alloc_memory.params_size = w[14];
    dev->osdesc.alloc_memory.address_at = w[15];
    dev->osdesc.alloc_memory.limit_at = w[16];
    dev->osdesc.alloc_memory.type_at = w[17];
    dev->osdesc.vid_heap.params_size = w[18];
    dev->osdesc.vid_heap.address_at = w[19];
    dev->osdesc.vid_heap.limit_at = w[20];
    dev->osdesc.vid_heap.type_at = w[21];

    /*
     * An address or a limit the record places outside its own block would
     * have this module read past what its caller sent. The backend is not
     * what is being defended against here; a wrong answer from anywhere is.
     */
    {
      const struct nvgpu_osdesc_route *r[3] = {
          &dev->osdesc.alloc, &dev->osdesc.alloc_memory, &dev->osdesc.vid_heap};

      dev->osdesc.valid = true;
      for (i = 0; i < 3; i++) {
        if ((u64)r[i]->address_at + 8 > r[i]->params_size ||
            (u64)r[i]->limit_at + 8 > r[i]->params_size) {
          dev_warn(&dev->vdev->dev,
                   "conduit-gpu: route %d puts its address at %u of %u "
                   "bytes; registering memory by address stays refused\n",
                   i, r[i]->address_at, r[i]->params_size);
          dev->osdesc.valid = false;
        }
      }
    }
    if (dev->osdesc.valid)
      dev_info(&dev->vdev->dev,
               "conduit-gpu: memory may be registered by address, class "
               "0x%04x\n",
               dev->osdesc.class_id);
  }

escape_sizes:
  /* ── Section 6: the escape sizes the host release takes ───────── */
  /*
   * Magic-guarded like the ones before it, and last so that a module from
   * before it reads every section it knows and stops. Reached when section 5
   * is absent too: its magic is looked for where the stream stands. Without
   * this section no size is refused here and the backend's own check stands,
   * which is what it was before.
   */
  {
    __le32 raw;
    u32 magic, count, i;

    if (p + 8 > end)
      goto out;

    memcpy(&raw, p, sizeof(__le32));
    magic = le32_to_cpu(raw);
    if (magic != NVGPU_ESCAPE_SIZE_MAGIC) {
      dev_info(&dev->vdev->dev,
               "conduit-gpu: backend sent no escape sizes; the backend "
               "alone checks them\n");
    } else {
      memcpy(&raw, p + 4, sizeof(__le32));
      count = le32_to_cpu(raw);
      p += 8;

      /*
       * Only a whole list is a rule. Keeping the first N of a longer one
       * would refuse a size the release takes, so a list too long for this
       * module is dropped and p still moves past it.
       */
      dev->num_escape_sizes = 0;
      for (i = 0; i < count; i++) {
        if (p + 8 > end) {
          dev_warn(&dev->vdev->dev,
                   "conduit-gpu: escape sizes truncated at entry %u; "
                   "checking none\n", i);
          dev->num_escape_sizes = 0;
          goto out;
        }
        if (i < NVGPU_MAX_ESCAPE_SIZES) {
          memcpy(&raw, p, sizeof(__le32));
          dev->escape_sizes[i].escape = le32_to_cpu(raw);
          memcpy(&raw, p + 4, sizeof(__le32));
          dev->escape_sizes[i].size = le32_to_cpu(raw);
        }
        p += 8;
      }
      if (count > NVGPU_MAX_ESCAPE_SIZES) {
        dev_warn(&dev->vdev->dev,
                 "conduit-gpu: backend sent %u escape sizes, more than the "
                 "%u this module holds; checking none\n",
                 count, (u32)NVGPU_MAX_ESCAPE_SIZES);
      } else {
        dev->num_escape_sizes = count;
        dev_info(&dev->vdev->dev,
                 "conduit-gpu: the host release takes %u escape size(s)\n",
                 count);
      }
    }
  }

out:
  kvfree(resp_buf);
  kfree(req);
  return ret;
}

/* ───────── /sys/module/nvidia{,_uvm} initstate fakes ───────── */

static struct kobject *nvgpu_module_kobj;     /* /sys/module/nvidia     */
static struct kobject *nvgpu_uvm_module_kobj; /* /sys/module/nvidia_uvm */
/*
 * /sys/module/nvidia_modeset
 *
 * This is a gate, not decoration. NVIDIA's userspace reads
 * /sys/module/nvidia_modeset/initstate before it will go near
 * /dev/nvidia-modeset, and with the file absent it never opens the device and
 * never issues an NVKMS call. Nothing fails visibly when that happens: the
 * Vulkan ICD simply stops short and reports that it found no driver.
 */
static struct kobject *nvgpu_modeset_module_kobj;

static ssize_t initstate_show(struct kobject *kobj, struct kobj_attribute *attr,
                              char *buf) {
  return sysfs_emit(buf, "live\n");
}

static struct kobj_attribute initstate_attr = __ATTR_RO(initstate);

/*
 * The kset behind /sys/module/.
 *
 * Built in-tree we can just name module_kset. Built as a loadable module we
 * cannot -- but this module is itself registered under /sys/module, and its
 * kobject's parent *is* module_kset's kobject, so the same kset is reachable
 * without the unexported symbol.
 */
static struct kset *nvgpu_module_kset(void) {
#ifdef MODULE
  struct kobject *parent = THIS_MODULE->mkobj.kobj.parent;

  if (!parent)
    return NULL;
  return container_of(parent, struct kset, kobj);
#else
  return module_kset;
#endif
}

static void nvgpu_module_sysfs_init(struct nvgpu_device *dev) {
  struct kobject *modules_kobj;
  struct kset *mkset = nvgpu_module_kset();

  if (!mkset) {
    dev_warn(&dev->vdev->dev,
             "conduit-gpu: cannot reach /sys/module, skipping nvidia stubs\n");
    return;
  }

  /* /sys/module/ is the parent of all module kobjects */
  modules_kobj = kset_find_obj(mkset, "nvidia");
  if (modules_kobj) {
    /* nvidia.ko already loaded somehow — don't duplicate */
    kobject_put(modules_kobj);
    return;
  }

  nvgpu_module_kobj = kobject_create_and_add("nvidia", &mkset->kobj);
  if (!nvgpu_module_kobj) {
    dev_warn(&dev->vdev->dev,
             "conduit-gpu: failed to create /sys/module/nvidia\n");
    return;
  }
  if (sysfs_create_file(nvgpu_module_kobj, &initstate_attr.attr))
    dev_warn(&dev->vdev->dev, "conduit-gpu: failed initstate under nvidia\n");

  nvgpu_uvm_module_kobj =
      kobject_create_and_add("nvidia_uvm", &mkset->kobj);
  if (!nvgpu_uvm_module_kobj) {
    dev_warn(&dev->vdev->dev,
             "conduit-gpu: failed to create /sys/module/nvidia_uvm\n");
    return;
  }
  if (sysfs_create_file(nvgpu_uvm_module_kobj, &initstate_attr.attr))
    dev_warn(&dev->vdev->dev,
             "conduit-gpu: failed initstate under nvidia_uvm\n");

  nvgpu_modeset_module_kobj =
      kobject_create_and_add("nvidia_modeset", &mkset->kobj);
  if (!nvgpu_modeset_module_kobj) {
    dev_warn(&dev->vdev->dev,
             "conduit-gpu: failed to create nvidia_modeset module kobj\n");
  } else if (sysfs_create_file(nvgpu_modeset_module_kobj,
                               &initstate_attr.attr)) {
    dev_warn(&dev->vdev->dev,
             "conduit-gpu: failed initstate under nvidia_modeset\n");
  }

  dev_info(&dev->vdev->dev,
           "conduit-gpu: created /sys/module/nvidia{,_uvm,_modeset}/initstate\n");
}

static void nvgpu_module_sysfs_cleanup(void) {
  if (nvgpu_modeset_module_kobj) {
    sysfs_remove_file(nvgpu_modeset_module_kobj, &initstate_attr.attr);
    kobject_put(nvgpu_modeset_module_kobj);
    nvgpu_modeset_module_kobj = NULL;
  }
  if (nvgpu_uvm_module_kobj) {
    sysfs_remove_file(nvgpu_uvm_module_kobj, &initstate_attr.attr);
    kobject_put(nvgpu_uvm_module_kobj);
    nvgpu_uvm_module_kobj = NULL;
  }
  if (nvgpu_module_kobj) {
    sysfs_remove_file(nvgpu_module_kobj, &initstate_attr.attr);
    kobject_put(nvgpu_module_kobj);
    nvgpu_module_kobj = NULL;
  }
}

/* ── nvidia-caps fops — proxy to host like everything else ── */

static int nvgpu_caps_open(struct inode *inode, struct file *filp) {
  /* caps devices are read-only capability checks.
   * NVIDIA userspace opens them, does a few ioctls, closes.
   * For now return success with a NULL private_data —
   * if actual ioctls are needed we'll add VMM proxying. */
  filp->private_data = NULL;
  return 0;
}

static int nvgpu_caps_release(struct inode *inode, struct file *filp) {
  return 0;
}

static long nvgpu_caps_ioctl(struct file *filp, unsigned int cmd,
                             unsigned long arg) {
  /* Most caps ioctls just query capability bits.
   * Return 0 (success) — tells userspace "no special capabilities"
   * which is correct for a non-MIG single GPU. */
  return 0;
}

static const struct file_operations nvgpu_caps_fops = {
    .owner = THIS_MODULE,
    .open = nvgpu_caps_open,
    .release = nvgpu_caps_release,
    .unlocked_ioctl = nvgpu_caps_ioctl,
};

static struct class *nvgpu_caps_class;

static char *nvgpu_caps_devnode(const struct device *dev, umode_t *mode) {
  if (mode)
    *mode = 0444;
  return kasprintf(GFP_KERNEL, "nvidia-caps/%s", dev_name(dev));
}

/* ───────── Probe / remove ───────── */

static int nvgpu_probe_dev(struct virtio_device *vdev,
                           struct nvgpu_device *dev) {
  struct virtqueue_info vqs_info[] = {
      {"control", nvgpu_ctrl_vq_cb},
      {"event", nvgpu_event_vq_cb},
  };
  struct virtqueue *vqs[2];
  dev_t gpu_devno;
  int ret, i;

  dev->vdev = vdev;
  vdev->priv = dev;
  spin_lock_init(&dev->vq_lock);
  INIT_LIST_HEAD(&dev->fds);
  spin_lock_init(&dev->fds_lock);

  /* Find virtqueues */
  ret = virtio_find_vqs(vdev, 2, vqs, vqs_info, NULL);
  if (ret)
    return ret;

  dev->ctrl_vq = vqs[0];
  dev->event_vq = vqs[1];

  /*
   * Give the host somewhere to put an event. Until this existed the queue was
   * negotiated and empty, so the host had no way to say a descriptor had
   * become readable and the guest's poll() had nothing to report.
   */
  dev->event_bufs =
      kcalloc(NVGPU_EVENT_BUFS, sizeof(*dev->event_bufs), GFP_KERNEL);
  if (dev->event_bufs) {
    int i;

    for (i = 0; i < NVGPU_EVENT_BUFS; i++)
      nvgpu_event_post(dev, &dev->event_bufs[i]);
    virtqueue_kick(dev->event_vq);
  } else {
    dev_warn(&vdev->dev,
             "conduit-gpu: no event buffers; waits will not be woken\n");
  }

  /* Read config space written by the VMM at device creation */
  virtio_cread_bytes(vdev, 0, dev->driver_version, 32);
  dev->driver_version[31] = '\0';
  dev->rmctrl = nvgpu_rmctrl_table_for(dev->driver_version);
  if (!dev->rmctrl)
    dev_warn(&vdev->dev,
             "no RM pointer table for host driver %s; controls whose "
             "parameters carry a pointer will be refused\n",
             dev->driver_version);
  virtio_cread(vdev, struct conduit_gpu_config, num_gpus, &dev->num_gpus);
  virtio_cread(vdev, struct conduit_gpu_config, caps, &dev->caps);

  if (dev->caps == 0) {
    dev->legacy_caps = true;
    dev->caps = NVGPU_CAP_ALL;
  }
  dev_info(&vdev->dev, "conduit-gpu: caps %#x%s\n", dev->caps,
           dev->legacy_caps ? " (backend predates caps; serving all)" : "");

  if (dev->num_gpus == 0 || dev->num_gpus > 248) {
    dev_err(&vdev->dev, "conduit-gpu: bad num_gpus %u\n", dev->num_gpus);
    return -EINVAL;
  }

  /* GPU info records */
  {
    u32 i;
    for (i = 0; i < dev->num_gpus && i < 8; i++) {
      size_t off = offsetof(struct conduit_gpu_config, gpus[i]);
      virtio_cread_bytes(vdev, off, &dev->gpu_slots[i],
                         sizeof(dev->gpu_slots[i]));

      /* Safety: ensure pci_addr is NUL-terminated before logging */
      dev->gpu_slots[i].pci_addr[15] = '\0';

      dev_info(&vdev->dev,
               "conduit-gpu: GPU%u  pci=%s  minor=%u  info_len=%u\n", i,
               dev->gpu_slots[i].pci_addr, le32_to_cpu(dev->gpu_slots[i].minor),
               le32_to_cpu(dev->gpu_slots[i].info_len));
    }
  }

  /* Where they appear here: before /proc, which names them by address. */
  nvgpu_pcimap_init(dev);

  /* FD translation table */
  virtio_cread(vdev, struct conduit_gpu_config, features, &dev->features);
  virtio_cread(vdev, struct conduit_gpu_config, num_fd_translations,
               &dev->num_fd_translations);

  if (dev->num_fd_translations > 16)
    dev->num_fd_translations = 16;

  /* Before any DRM node exists: whether one offers syncobjs depends on it. */
  if ((dev->features & NVGPU_CFG_DRM_FENCES) && nvgpu_explicit_sync &&
      nvgpu_fence_dom_init(dev))
    dev_warn(&vdev->dev, "conduit-gpu: no memory for fences; explicit sync off\n");

  /*
   * The display's preferred mode, appended past the backend's 4024 bytes and
   * read only when the flag says it is there: a read past the end of an older
   * VMM's config space BUGs in virtio_cread_bytes.
   */
  if (dev->features & NVGPU_CFG_DISPLAY) {
    __le32 mode[3];

    virtio_cread_bytes(vdev, NVGPU_CFG_DISPLAY_OFFSET, mode, sizeof(mode));
    dev->has_display = true;
    dev->has_cursor = !!(dev->features & NVGPU_CFG_CURSOR);
    dev->display_width = le32_to_cpu(mode[0]);
    dev->display_height = le32_to_cpu(mode[1]);
    dev->display_refresh_hz = le32_to_cpu(mode[2]);
    dev_info(&vdev->dev, "conduit-gpu: display %ux%u@%u announced%s\n",
             dev->display_width, dev->display_height,
             dev->display_refresh_hz,
             dev->has_cursor ? ", with a host cursor" : "");
  }

  if (dev->num_fd_translations > 0) {
    size_t off = offsetof(struct conduit_gpu_config, fd_translations);
    virtio_cread_bytes(vdev, off, dev->fd_translations,
                       dev->num_fd_translations *
                           sizeof(dev->fd_translations[0]));
  }

  dev_info(&vdev->dev, "conduit-gpu: %u fd-translation ioctl(s) registered\n",
           dev->num_fd_translations);

  /* Ensure virtio is running before we open devices */
  virtio_device_ready(vdev);

  /* Create device class once */
  nvgpu_class = class_create("nvidia");
  if (IS_ERR(nvgpu_class)) {
    ret = PTR_ERR(nvgpu_class);
    nvgpu_class = NULL;
    nvgpu_fence_dom_kill(dev);
    return ret;
  }

  /* Set more open permissions to device node */
  nvgpu_class->devnode = nvgpu_devnode;

  /* Register /dev/nvidia0 … /dev/nvidia<N-1> */
  gpu_devno = MKDEV(NV_MAJOR, 0);
  ret = register_chrdev_region(gpu_devno, dev->num_gpus, "nvidia");
  if (ret)
    goto err_class;

  for (i = 0; i < (int)dev->num_gpus; i++) {
    nvgpu_dev_cdev_init(dev, &dev->cdev_gpu[i], &nvgpu_gpu_fops);
    ret = cdev_add(&dev->cdev_gpu[i], MKDEV(NV_MAJOR, i), 1);
    if (ret)
      goto err_gpu_cdevs;
    device_create(nvgpu_class, &vdev->dev, MKDEV(NV_MAJOR, i), NULL, "nvidia%d",
                  i);
  }

  /* Register /dev/nvidiactl */
  ret = register_chrdev_region(MKDEV(NV_MAJOR, NV_CTL_MINOR), 1, "nvidiactl");
  if (ret)
    goto err_gpu_cdevs;

  nvgpu_dev_cdev_init(dev, &dev->cdev_ctl, &nvgpu_ctl_fops);
  ret = cdev_add(&dev->cdev_ctl, MKDEV(NV_MAJOR, NV_CTL_MINOR), 1);
  if (ret)
    goto err_ctl_region;

  device_create(nvgpu_class, &vdev->dev, MKDEV(NV_MAJOR, NV_CTL_MINOR), NULL,
                "nvidiactl");

  /*
   * /dev/nvidia-uvm (major should match host), only with compute: CUDA then
   * finds no UVM and reports no device, rather than failing an open. The tools
   * node is never served by a backend that knows capabilities, so it exists
   * only for one that does not.
   */
  dev->uvm_devno = MKDEV(NV_UVM_MAJOR, 0);
  if (dev->caps & NVGPU_CAP_COMPUTE) {
    ret = register_chrdev_region(dev->uvm_devno, 2, "nvidia-uvm");
    if (ret)
      goto err_ctl_cdev;

    nvgpu_dev_cdev_init(dev, &dev->cdev_uvm, &nvgpu_uvm_fops);
    ret = cdev_add(&dev->cdev_uvm, dev->uvm_devno, 1);
    if (ret)
      goto err_uvm_region;

    device_create(nvgpu_class, &vdev->dev, dev->uvm_devno, NULL, "nvidia-uvm");
    dev->has_uvm = true;
    if (dev->legacy_caps) {
      device_create(nvgpu_class, &vdev->dev, MKDEV(NV_UVM_MAJOR, 1), NULL,
                    "nvidia-uvm-tools");
      dev->has_uvm_tools = true;
    }
  }

  /* /dev/nvidia-modeset (match host, major 195, minor 254), with graphics. */
  dev->modeset_devno = MKDEV(NV_MAJOR, NV_MODESET_MINOR);
  if (dev->caps & NVGPU_CAP_GRAPHICS) {
    ret = register_chrdev_region(dev->modeset_devno, 1, "nvidia-modeset");
    if (ret)
      goto err_uvm_region;

    nvgpu_dev_cdev_init(dev, &dev->cdev_modeset, &nvgpu_modeset_fops);
    ret = cdev_add(&dev->cdev_modeset, dev->modeset_devno, 1);
    if (ret)
      goto err_gpu_modeset;

    device_create(nvgpu_class, &vdev->dev, dev->modeset_devno, NULL,
                  "nvidia-modeset");
    dev->has_modeset = true;
    dev_info(&vdev->dev,
             "conduit-gpu: registered /dev/nvidia-modeset (%u:%u)\n",
             MAJOR(dev->modeset_devno), MINOR(dev->modeset_devno));
  }

  /* Register /dev/nvidia-caps/nvidia-cap{1,2} */
  dev->caps_devno = MKDEV(NV_CAPS_MAJOR, 1);
  ret = register_chrdev_region(dev->caps_devno, 2, "nvidia-caps");
  if (ret) {
    dev_warn(&vdev->dev, "conduit-gpu: cannot register nvidia-caps: %d\n",
             ret);
    /* non-fatal — continue without caps */
  } else {
    nvgpu_caps_class = class_create("nvidia-caps");
    if (!IS_ERR(nvgpu_caps_class)) {
      nvgpu_caps_class->devnode = nvgpu_caps_devnode;

      nvgpu_dev_cdev_init(dev, &dev->cdev_caps, &nvgpu_caps_fops);
      if (cdev_add(&dev->cdev_caps, MKDEV(NV_CAPS_MAJOR, 1), 2) == 0) {
        dev->has_caps_cdev = true;
        device_create(nvgpu_caps_class, &vdev->dev, MKDEV(NV_CAPS_MAJOR, 1),
                      NULL, "nvidia-cap1");
        device_create(nvgpu_caps_class, &vdev->dev, MKDEV(NV_CAPS_MAJOR, 2),
                      NULL, "nvidia-cap2");
        dev_info(
            &vdev->dev,
            "conduit-gpu: registered /dev/nvidia-caps/nvidia-cap{1,2}\n");
      }
    }
  }

  /* Create /proc/driver/nvidia/version */
  ret = nvgpu_proc_init(dev);
  if (ret)
    goto err_uvm_cdev;

  /*
   * Where device memory will appear. The VMM publishes it as a virtio shared
   * memory region on this device, which is the only way this side can learn
   * an address the bus assigned after the backend was started.
   */
  if (virtio_get_shm_region(vdev, &dev->window, NVGPU_SHM_ID)) {
    dev_info(&vdev->dev, "conduit-gpu: window at %pa, %llu bytes\n",
             &dev->window.addr, dev->window.len);
  } else {
    dev->window.len = 0;
    dev_warn(&vdev->dev,
             "conduit-gpu: no shared memory region; device memory will not "
             "be mappable\n");
  }

  /* Absent on a VMM without one; then CUDA cannot make a context. */
  if (virtio_get_shm_region(vdev, &dev->aperture, NVGPU_SHM_ID_APERTURE))
    dev_info(&vdev->dev, "conduit-gpu: UVM aperture at %pa, %llu bytes\n",
             &dev->aperture.addr, dev->aperture.len);
  else
    dev->aperture.len = 0;

  /* Fetch host sysfs content + DRI device list from the VMM */
  ret = nvgpu_fetch_sys_files(dev);
  if (ret)
    dev_warn(&vdev->dev, "conduit-gpu: GET_SYS_FILES failed: %d\n", ret);

  /* Register fake PCI devices — creates /sys/bus/pci/devices/<addr>/ */
  ret = nvgpu_pci_init(dev);
  if (ret)
    dev_warn(&vdev->dev, "conduit-gpu: PCI sysfs init failed: %d\n", ret);

  nvgpu_module_sysfs_init(dev);

  /*
   * /dev/dri/renderD128 etc. with host major:minor, with graphics. A backend
   * without graphics also lists no render nodes, so an older module that
   * ignores caps creates none either.
   */
  if (dev->caps & NVGPU_CAP_GRAPHICS)
    nvgpu_dri_init(dev); /* non-fatal */

  /* The shared clipboard rides on the display's event queue. Non-fatal. */
  if (dev->has_display)
    nvgpu_clip_init(dev);

  dev_info(&vdev->dev, "conduit-gpu: %u GPU(s), driver %s\n", dev->num_gpus,
           dev->driver_version);
  return 0;

err_gpu_modeset:
  if (dev->caps & NVGPU_CAP_GRAPHICS)
    unregister_chrdev_region(dev->modeset_devno, 1);
err_uvm_region:
  if (dev->caps & NVGPU_CAP_COMPUTE)
    unregister_chrdev_region(dev->uvm_devno, 2);
err_uvm_cdev:
err_ctl_cdev:
  cdev_del(&dev->cdev_ctl);
  device_destroy(nvgpu_class, MKDEV(NV_MAJOR, NV_CTL_MINOR));
err_ctl_region:
  unregister_chrdev_region(MKDEV(NV_MAJOR, NV_CTL_MINOR), 1);
err_gpu_cdevs:
  for (i = i - 1; i >= 0; i--) {
    cdev_del(&dev->cdev_gpu[i]);
    device_destroy(nvgpu_class, MKDEV(NV_MAJOR, i));
  }
  unregister_chrdev_region(MKDEV(NV_MAJOR, 0), dev->num_gpus);
err_class:
  class_destroy(nvgpu_class);
  nvgpu_class = NULL;
  nvgpu_fence_dom_kill(dev);
  return ret;
}

/*
 * Not device-managed: the structure outlives the binding whenever a file or a
 * DRM device still names it (see `lifetime`), so remove() drops the probe's
 * reference rather than freeing it.
 */
static int nvgpu_probe(struct virtio_device *vdev) {
  struct nvgpu_device *dev = kzalloc(sizeof(*dev), GFP_KERNEL);
  int ret;

  if (!dev)
    return -ENOMEM;
  kobject_init(&dev->lifetime, &nvgpu_dev_ktype);
  ret = nvgpu_probe_dev(vdev, dev);
  if (ret) {
    /* The queues, if they were found: nothing is waiting on them now, and
     * no interrupt may arrive for a device whose state is freed. */
    if (dev->ctrl_vq) {
      nvgpu_ctrl_kill(dev);
      vdev->config->reset(vdev);
      nvgpu_ctrl_reclaim(dev);
      vdev->config->del_vqs(vdev);
    }
    kfree(dev->event_bufs);
    vdev->priv = NULL;
    nvgpu_dev_put(dev);
  }
  return ret;
}

static void nvgpu_remove(struct virtio_device *vdev) {
  struct nvgpu_device *dev = vdev->priv;
  int i;

  /* Before the reset: no flip may go out on a queue that is being torn down,
   * and no input event may land on a device being unregistered. */
  nvgpu_clip_detach(dev);
  nvgpu_display_quiesce(dev);
  /* While the control queue still answers: a work item mid-message ends,
   * and a DRM ioctl waiting on a fence is released before the unplug waits
   * for it. */
  nvgpu_fence_dom_kill(dev);
  /* While the control queue still answers: DRM calls in flight finish, and
   * the objects freed now still reach the host. */
  nvgpu_dri_unplug(dev);
  /*
   * From here every send fails with -ENODEV, never touching the queue: a
   * GEM object kept by a dma-buf, a file still open on /dev/nvidia*, all of
   * them free into a device that is gone. Then the reset, and what the
   * device was still holding comes back unanswered.
   */
  nvgpu_ctrl_kill(dev);
  vdev->config->reset(vdev);
  nvgpu_ctrl_reclaim(dev);
  /* After the reset: the queue is quiet, so the buffers cannot be in use. */
  nvgpu_clip_fini(dev);
  kfree(dev->event_bufs);
  dev->event_bufs = NULL;

  nvgpu_dri_cleanup(dev);
  nvgpu_module_sysfs_cleanup();
  nvgpu_pci_cleanup(dev);

  if (dev->has_modeset) {
    device_destroy(nvgpu_class, dev->modeset_devno);
    cdev_del(&dev->cdev_modeset);
    unregister_chrdev_region(dev->modeset_devno, 1);
  }

  for (i = 0; i < (int)dev->num_gpus; i++) {
    device_destroy(nvgpu_class, MKDEV(NV_MAJOR, i));
    cdev_del(&dev->cdev_gpu[i]);
  }
  unregister_chrdev_region(MKDEV(NV_MAJOR, 0), dev->num_gpus);

  device_destroy(nvgpu_class, MKDEV(NV_MAJOR, NV_CTL_MINOR));
  cdev_del(&dev->cdev_ctl);
  unregister_chrdev_region(MKDEV(NV_MAJOR, NV_CTL_MINOR), 1);

  if (dev->has_uvm) {
    device_destroy(nvgpu_class, dev->uvm_devno);
    if (dev->has_uvm_tools)
      device_destroy(nvgpu_class, MKDEV(NV_UVM_MAJOR, 1));
    cdev_del(&dev->cdev_uvm);
    unregister_chrdev_region(dev->uvm_devno, 2);
  }

  /* nvidia-caps cleanup */
  if (nvgpu_caps_class) {
    device_destroy(nvgpu_caps_class, MKDEV(NV_CAPS_MAJOR, 1));
    device_destroy(nvgpu_caps_class, MKDEV(NV_CAPS_MAJOR, 2));
    if (dev->has_caps_cdev)
      cdev_del(&dev->cdev_caps);
    unregister_chrdev_region(MKDEV(NV_CAPS_MAJOR, 1), 2);
    class_destroy(nvgpu_caps_class);
    nvgpu_caps_class = NULL;
  }

  if (nvgpu_class) {
    class_destroy(nvgpu_class);
    nvgpu_class = NULL;
  }

  vdev->config->del_vqs(vdev);
  dev->ctrl_vq = NULL;
  dev->event_vq = NULL;

  remove_proc_subtree("driver/nvidia", NULL);
  /* The probe's reference. Open files and DRM devices hold their own. */
  nvgpu_dev_put(dev);
}

/* ───────── Module boilerplate ───────── */

static struct virtio_device_id id_table[] = {
    {VIRTIO_ID_GPU_NV, VIRTIO_DEV_ANY_ID},
    {0},
};
MODULE_DEVICE_TABLE(virtio, id_table);

/*
 * The virtio device ID to bind.
 *
 * VIRTIO_ID_GPU_NV is 45, which is what libkrun assigns. QEMU cannot express
 * it: its virtio_device_names table stops at 41, and a higher id trips an
 * assertion in virtio_id_to_name() before the device is even realised. Making
 * this a parameter lets the same module be tested under QEMU without changing
 * the identity it uses in production.
 *
 *     insmod conduit_gpu.ko virtio_id=41
 */
static unsigned int virtio_id = VIRTIO_ID_GPU_NV;
module_param(virtio_id, uint, 0444);
MODULE_PARM_DESC(virtio_id, "virtio device ID to bind (default 45)");

/*
 * One device feature bit: NVGPU_F_TAKES_INPUT, the driver's "send me input
 * events". What the backend serves travels in config `caps` and `features`;
 * three other feature bits were declared here once, and nothing offered or
 * tested them. A backend that does not offer the bit just leaves it unacked.
 */
static unsigned int features[] = {
    VIRTIO_F_VERSION_1,
    NVGPU_F_TAKES_INPUT,
};

static struct virtio_driver nvgpu_driver = {
    .driver.name = "conduit-gpu",
    .driver.owner = THIS_MODULE,
    .id_table = id_table,
    .feature_table = features,
    .feature_table_size = ARRAY_SIZE(features),
    .probe = nvgpu_probe,
    .remove = nvgpu_remove,
};

static int __init nvgpu_init(void)
{
    if (virtio_id != VIRTIO_ID_GPU_NV) {
        id_table[0].device = virtio_id;
        pr_info("conduit-gpu: binding virtio device id %u (default %u)\n",
                virtio_id, (unsigned int)VIRTIO_ID_GPU_NV);
    }
    return register_virtio_driver(&nvgpu_driver);
}

static void __exit nvgpu_exit(void)
{
    unregister_virtio_driver(&nvgpu_driver);
}

module_init(nvgpu_init);
module_exit(nvgpu_exit);

MODULE_LICENSE("GPL");
MODULE_AUTHOR("libkrun-nv contributors");
MODULE_DESCRIPTION("Conduit guest GPU driver: NVIDIA ioctl proxy over virtio");
