--Divisor de datos
library ieee;
use ieee.std_logic_1164.all;
use ieee.std_logic_arith.all;
use ieee.std_logic_unsigned.all;

entity divisor_datos is
Port( entrada: in std_logic_vector(17 downto 0);
		prueba: out std_logic_vector(1 downto 0); --prueba
		liga_v: out std_logic_vector(2 downto 0); --liga verdadera
		liga_f: out std_logic_vector(2 downto 0); --liga falsa
		salidas_v: out std_logic_vector(4 downto 0) --salidas verdaderas
		salidas_f: out std_logic_vector(4 downto 0) --salidas falsas
);
end divisor_datos;

architecture behavioral of divisor_datos is
begin
	process(entrada)
		begin
			prueba <= entrada(17 downto 16);
			liga_f <= entrada(15 downto 13);
			liga_v <= entrada(12 downto 10);
			salidas_f <= entrada(9 downto 5);
			salidas_v <= entrada(4 downto 0);
	end process;
end behavioral;