INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/final project/vivado/it_work/it_works/it_works.srcs/sources_1/new/Butterfly_4pt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Butterfly_4pt
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/final project/vivado/it_work/it_works/it_works.srcs/sources_1/new/Complex_multiplier_16pt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Complex_multiplier_16pt
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/final project/vivado/it_work/it_works/it_works.srcs/sources_1/new/Complex_multiplier_64pt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Complex_multiplier_64pt
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/final project/vivado/it_work/it_works/it_works.srcs/sources_1/new/MUX_2to1_complex_19bits.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_2to1_complex_19bits
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/final project/vivado/it_work/it_works/it_works.srcs/sources_1/new/MUX_4to1_complex_19bits.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_4to1_complex_19bits
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/final project/vivado/it_work/it_works/it_works.srcs/sources_1/new/ROM_16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ROM_16
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/final project/vivado/it_work/it_works/it_works.srcs/sources_1/new/ROM_64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ROM_64
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/final project/vivado/it_work/it_works/it_works.srcs/sources_1/new/Shift_Regisiter_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Shift_Regisiter_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/final project/vivado/it_work/it_works/it_works.srcs/sources_1/new/bit_rev.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bit_rev
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/final project/vivado/it_work/it_works/it_works.srcs/sources_1/new/butterfly_radix4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module butterfly_radix4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/final project/vivado/it_work/it_works/it_works.srcs/sources_1/new/butterfly_radix4_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module butterfly_radix4_2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/final project/vivado/it_work/it_works/it_works.srcs/sources_1/new/fft_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fft_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/final project/vivado/it_work/it_works/it_works.srcs/sources_1/new/multiplier_15bits.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiplier_15bits
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/final project/vivado/it_work/it_works/it_works.srcs/sources_1/new/multiplier_17bits.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiplier_17bits
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/final project/vivado/it_work/it_works/it_works.srcs/sources_1/new/stage_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/final project/vivado/it_work/it_works/it_works.srcs/sources_1/new/stage_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage_2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/final project/vivado/it_work/it_works/it_works.srcs/sources_1/new/top_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/final project/vivado/it_work/it_works/it_works.srcs/sim_1/new/stage1_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage1_tb
