# KV260 BRAM AXI ILA í…ŒìŠ¤íŠ¸ í”„ë¡œì íŠ¸

## ğŸ“‹ ê°œìš”

ì´ í”„ë¡œì íŠ¸ëŠ” Xilinx Kria KV260 Vision AI Starter Kitì—ì„œ AXI BRAM Controllerë¥¼ ì‚¬ìš©í•˜ì—¬ BRAMì— ë°ì´í„°ë¥¼ ì½ê³  ì“°ëŠ” í…ŒìŠ¤íŠ¸ ì• í”Œë¦¬ì¼€ì´ì…˜ì…ë‹ˆë‹¤. System ILAë¥¼ í†µí•´ AXI ë²„ìŠ¤ íŠ¸ëœì­ì…˜ì„ ì‹¤ì‹œê°„ìœ¼ë¡œ ë””ë²„ê¹…í•  ìˆ˜ ìˆìŠµë‹ˆë‹¤.

## ğŸ¯ ì£¼ìš” ê¸°ëŠ¥

- **BRAM ì“°ê¸° í…ŒìŠ¤íŠ¸**
  - ë‹¨ì¼ ì›Œë“œ ì“°ê¸°
  - ë‹¤ì¤‘ ì›Œë“œ ì“°ê¸°
  - ì „ì²´ BRAM ì±„ìš°ê¸°

- **BRAM ì½ê¸° í…ŒìŠ¤íŠ¸**
  - ë‹¨ì¼ ì›Œë“œ ì½ê¸°
  - ë‹¤ì¤‘ ì›Œë“œ ì½ê¸°
  - ì „ì²´ BRAM ì½ê¸°

- **ILA ë””ë²„ê¹…**
  - AXI ë²„ìŠ¤ ëª¨ë‹ˆí„°ë§
  - ë²„ìŠ¤íŠ¸ í…ŒìŠ¤íŠ¸ë¡œ ILA ìº¡ì²˜
  - ì‹¤ì‹œê°„ íŒŒí˜• ë¶„ì„

## ğŸ“ í”„ë¡œì íŠ¸ êµ¬ì¡°

```
kv260_bram_ila/
â”œâ”€â”€ vivado/
â”‚   â”œâ”€â”€ create_project.tcl    # Vivado í”„ë¡œì íŠ¸ ìƒì„± TCL ìŠ¤í¬ë¦½íŠ¸
â”‚   â”œâ”€â”€ build_all.tcl         # í•©ì„±/êµ¬í˜„/ë¹„íŠ¸ìŠ¤íŠ¸ë¦¼ ìë™í™” ìŠ¤í¬ë¦½íŠ¸
â”‚   â””â”€â”€ build.bat             # Windows ë¹Œë“œ ë°°ì¹˜ íŒŒì¼
â”œâ”€â”€ vitis/
â”‚   â””â”€â”€ src/
â”‚       â”œâ”€â”€ main.c            # BRAM í…ŒìŠ¤íŠ¸ ì• í”Œë¦¬ì¼€ì´ì…˜ ì†ŒìŠ¤
â”‚       â””â”€â”€ lscript_template.ld
â””â”€â”€ docs/
    â””â”€â”€ workflow_guide.md     # ìƒì„¸ ì›Œí¬í”Œë¡œìš° ê°€ì´ë“œ
```

## ğŸ”§ ê°œë°œ í™˜ê²½

- **Vivado:** 2022.2
- **Vitis:** 2022.2
- **Target Board:** Xilinx Kria KV260 Vision AI Starter Kit
- **Part:** xck26-sfvc784-2LV-c (Zynq UltraScale+ MPSoC)

## ğŸ“ í•˜ë“œì›¨ì–´ ì‚¬ì–‘

| í•­ëª© | ê°’ |
|------|-----|
| BRAM ë² ì´ìŠ¤ ì£¼ì†Œ | 0x80000000 |
| BRAM í¬ê¸° | 8KB (2048 x 32-bit) |
| AXI ë°ì´í„° í­ | 32-bit |
| PL í´ëŸ­ | 100 MHz |
| ILA Capture Depth | 4096 samples |

## ğŸš€ ë¹ ë¥¸ ì‹œì‘

### 1. í”„ë¡œì íŠ¸ ìƒì„± ë° ì¤€ë¹„ ì‘ì—…

#### ğŸ”§ ê¶Œì¥ ë°©ë²•: Vivado GUIì—ì„œ ì§ì ‘ ì‹¤í–‰
##### 1ë‹¨ê³„: Vivado ì‹¤í–‰
```
ì‹œì‘ ë©”ë‰´ â†’ Xilinx Design Tools â†’ Vivado 2022.2
```

##### 2ë‹¨ê³„: TCL ìŠ¤í¬ë¦½íŠ¸ ì‹¤í–‰ : Wrapper ì‘ì—… ë“±ì— ëŒ€í•´ì„œ ì§ˆë¬¸ì´ ë‚˜ì˜¤ë©° OKë¡œ ì§„í–‰
```
Vivado ë©”ë‰´: Tools â†’ Run Tcl Script...
â†’ create_project.tcl ì„ íƒ â†’ OK
```

<img width="1719" height="459" alt="002" src="https://github.com/user-attachments/assets/e5f9c3f5-bfe5-45ed-9692-065aa6992f69" />


##### 3ë‹¨ê³„: ë¹Œë“œ
```
Flow Navigator (ì™¼ìª½ íŒ¨ë„) â†’ Generate Bitstream í´ë¦­
â†’ ì™„ë£Œê¹Œì§€ ëŒ€ê¸° (10~30ë¶„)
```

##### 4ë‹¨ê³„: XSA íŒŒì¼ ìƒì„±
```
File â†’ Export â†’ Export Hardware...
â†’ â˜‘ Include bitstream ì²´í¬
â†’ Next â†’ Finish
```

#### ğŸ–¥ï¸ ë˜ëŠ” Vivado TCL Consoleì—ì„œ ì§ì ‘ ì‹¤í–‰
- Vivado ì‹¤í–‰ í›„ í•˜ë‹¨ Tcl Console ì°½ì—ì„œ:
```tcl
cd C:/Users/Administrator/Desktop/kv260_bram_ila/01.KRIA_BRAM_ILA/vivado
source create_project.tcl
source build_all.tcl
```

#### âš ï¸ build.bat ì‚¬ìš© ì‹œ
- ë°°ì¹˜ íŒŒì¼ì„ ì‚¬ìš©í•˜ë ¤ë©´ VIVADO_PATHë¥¼ ì‹¤ì œ ê²½ë¡œë¡œ ìˆ˜ì •í•´ì•¼ í•©ë‹ˆë‹¤:
```batch
REM build.bat íŒŒì¼ì˜ 7ë²ˆì§¸ ì¤„ ìˆ˜ì •
set VIVADO_PATH=C:\Xilinx\Vivado\2022.2\bin\vivado.bat
```
- Vivado ì„¤ì¹˜ ê²½ë¡œê°€ ë‹¤ë¥´ë©´ (ì˜ˆ: Dë“œë¼ì´ë¸Œ) í•´ë‹¹ ê²½ë¡œë¡œ ë³€ê²½í•˜ì„¸ìš”.

#### ğŸ–¥ï¸ ë˜ëŠ” Vivado TCL Consoleì—ì„œ ì§ì ‘ ì‹¤í–‰(windows)
### 1. Vivado í”„ë¡œì íŠ¸ ë¹Œë“œ

**Windows:**
```batch
cd vivado
build.bat
:: ë©”ë‰´ì—ì„œ 3ë²ˆ ì„ íƒ (Create and Build)
```

**TCL:**
```tcl
# Vivado TCL Console
cd C:/path/to/kv260_bram_ila/vivado
source create_project.tcl
source build_all.tcl
```

### 2. Vitis í”„ë¡œì íŠ¸ ì„¤ì •

1. Vitis ì‹¤í–‰
2. Platform Project ìƒì„± (XSA íŒŒì¼ ì‚¬ìš©)
3. Application Project ìƒì„±
4. `vitis/src/main.c` íŒŒì¼ import
5. Build

### 3. ë””ë²„ê¹…

1. **Vivado Hardware Manager** ì—ì„œ FPGA í”„ë¡œê·¸ë˜ë°
2. ILA íŠ¸ë¦¬ê±° ì„¤ì • ë° Arm
3. **Vitis** ì—ì„œ ì• í”Œë¦¬ì¼€ì´ì…˜ ì‹¤í–‰
4. ILAì—ì„œ AXI íŠ¸ëœì­ì…˜ ìº¡ì²˜ í™•ì¸

ìì„¸í•œ ë‚´ìš©ì€ [ì›Œí¬í”Œë¡œìš° ê°€ì´ë“œ](docs/workflow_guide.md)ë¥¼ ì°¸ì¡°í•˜ì„¸ìš”.

## ğŸ“º í…ŒìŠ¤íŠ¸ ë©”ë‰´

```
============================================================
                    MAIN MENU
------------------------------------------------------------
  [Write Operations]
    1. Write Single Word        - ë‹¨ì¼ ì›Œë“œ ì“°ê¸°
    2. Write Multiple Words     - ë‹¤ì¤‘ ì›Œë“œ ì“°ê¸°
    3. Fill All BRAM with Value - ì „ì²´ ì±„ìš°ê¸°

  [Read Operations]
    4. Read Single Word         - ë‹¨ì¼ ì›Œë“œ ì½ê¸°
    5. Read Multiple Words      - ë‹¤ì¤‘ ì›Œë“œ ì½ê¸°
    6. Read All BRAM            - ì „ì²´ ì½ê¸°

  [Pattern Tests]
    7. Write Test Pattern       - íŒ¨í„´ ì“°ê¸°
    8. Verify Test Pattern      - íŒ¨í„´ ê²€ì¦

  [ILA Debug]
    9. ILA Burst Test           - ILA ìº¡ì²˜ìš© ë²„ìŠ¤íŠ¸

  [Utilities]
   10. Hex Dump                 - ë©”ëª¨ë¦¬ ë¤í”„
   11. Clear All BRAM           - ì´ˆê¸°í™”
   12. Show BRAM Info           - ì •ë³´ í‘œì‹œ

    0. Exit
------------------------------------------------------------
```

## ğŸ” ILA íŠ¸ë¦¬ê±° ì˜ˆì‹œ

### ì“°ê¸° ë™ì‘ ìº¡ì²˜
```
SLOT_0_AXI:AWVALID = 1
```

### ì½ê¸° ë™ì‘ ìº¡ì²˜
```
SLOT_0_AXI:ARVALID = 1
```

### íŠ¹ì • ì£¼ì†Œ ìº¡ì²˜
```
SLOT_0_AXI:AWADDR = 0x80000000
```

## âš ï¸ ì£¼ì˜ì‚¬í•­

1. **ìºì‹œ ë¹„í™œì„±í™”:** ILAì—ì„œ ì •í™•í•œ AXI íŠ¸ëœì­ì…˜ì„ ë³´ë ¤ë©´ D-Cacheë¥¼ ë¹„í™œì„±í™”í•´ì•¼ í•©ë‹ˆë‹¤ (ì½”ë“œì— ì´ë¯¸ ì ìš©ë¨)

2. **FPGA í”„ë¡œê·¸ë˜ë° ìˆœì„œ:**
   - Vitisì—ì„œ FPGA í”„ë¡œê·¸ë˜ë° í›„ ILA ì—°ê²°ì´ ëŠê¸¸ ìˆ˜ ìˆìŒ
   - ê¶Œì¥: Vivadoì—ì„œ ë¨¼ì € í”„ë¡œê·¸ë˜ë° í›„ Vitisì—ì„œëŠ” í”„ë¡œê·¸ë˜ë° ì˜µì…˜ í•´ì œ

3. **UART ì„¤ì •:**
   - Baud Rate: 115200
   - Data Bits: 8, Parity: None, Stop Bits: 1

## ğŸ“š ì°¸ê³  ë¬¸ì„œ

- [Vivado Design Suite User Guide: Programming and Debugging (UG908)](https://docs.xilinx.com/r/en-US/ug908-vivado-programming-debugging)
- [Vitis Embedded Software Development Flow (UG1400)](https://docs.xilinx.com/r/en-US/ug1400-vitis-embedded)
- [Zynq UltraScale+ Device Technical Reference Manual (UG1085)](https://docs.xilinx.com/r/en-US/ug1085-zynq-ultrascale-trm)

## ğŸ“ ë²„ì „ ì´ë ¥

| ë²„ì „ | ë‚ ì§œ | ë³€ê²½ì‚¬í•­ |
|------|------|----------|
| 1.0 | 2025-01 | ì´ˆê¸° ë¦´ë¦¬ìŠ¤ |

---
*Made with Claude AI for KV260 FPGA Development*
