Qflow static timing analysis logfile created on seg jan 8 22:55:13 -02 2018
Running vesta static timing analysis
vesta --summary reports --long NRISC_InstructionDecoder.rtlnopwr.v /usr/local/share/qflow/tech/osu035/osu035_stdcells.lib
----------------------------------------------
Vesta static timing analysis tool
(c) 2013-2017 Tim Edwards, Open Circuit Design
----------------------------------------------

Parsing library "osu035_stdcells"
End of library at line 6636
Parsing module "NRISC_InstructionDecoder"
Lib Read:  Processed 6637 lines.
Verilog netlist read:  Processed 370 lines.
Number of paths analyzed:  88

Top 20 maximum delay paths:
Path DFFPOSX1_27/CLK to DFFPOSX1_27/D delay 905.797 ps
      0.0 ps  clk_bF_buf1:     BUFX4_7/Y -> DFFPOSX1_27/CLK
    324.0 ps     _207__0_: DFFPOSX1_27/Q ->    INVX1_22/A
    470.7 ps         _92_:    INVX1_22/Y ->   NAND3X1_8/A
    653.7 ps         _94_:   NAND3X1_8/Y ->   AOI22X1_4/C
    796.3 ps        _100_:   AOI22X1_4/Y ->  OAI21X1_16/B
    905.8 ps       _2__0_:  OAI21X1_16/Y -> DFFPOSX1_27/D

Path DFFPOSX1_29/CLK to DFFPOSX1_29/D delay 904.34 ps
      0.0 ps  clk_bF_buf1:     BUFX4_7/Y -> DFFPOSX1_29/CLK
    324.0 ps     _207__2_: DFFPOSX1_29/Q ->    INVX1_24/A
    469.7 ps        _107_:    INVX1_24/Y ->  NAND3X1_10/A
    652.3 ps        _108_:  NAND3X1_10/Y ->   AOI22X1_7/C
    794.9 ps        _115_:   AOI22X1_7/Y ->  OAI21X1_18/B
    904.3 ps       _2__2_:  OAI21X1_18/Y -> DFFPOSX1_29/D

Path DFFPOSX1_28/CLK to DFFPOSX1_28/D delay 890.764 ps
      0.0 ps  clk_bF_buf4:     BUFX4_4/Y -> DFFPOSX1_28/CLK
    282.1 ps     _207__1_: DFFPOSX1_28/Q ->    INVX1_23/A
    480.0 ps        _101_:    INVX1_23/Y ->   AOI22X1_5/C
    639.3 ps        _103_:   AOI22X1_5/Y ->   AOI22X1_6/A
    788.8 ps        _105_:   AOI22X1_6/Y ->   OAI22X1_2/D
    890.8 ps       _2__1_:   OAI22X1_2/Y -> DFFPOSX1_28/D

Path DFFPOSX1_33/CLK to DFFPOSX1_33/D delay 848.164 ps
      0.0 ps  clk_bF_buf3:     BUFX4_5/Y -> DFFPOSX1_33/CLK
    328.9 ps     _213__0_: DFFPOSX1_33/Q ->    INVX1_16/A
    483.2 ps         _56_:    INVX1_16/Y ->   OAI21X1_7/A
    623.1 ps         _63_:   OAI21X1_7/Y ->   AOI22X1_1/D
    742.9 ps         _64_:   AOI22X1_1/Y ->   AOI21X1_3/A
    848.2 ps       _8__0_:   AOI21X1_3/Y -> DFFPOSX1_33/D

Path DFFPOSX1_15/CLK to DFFPOSX1_15/D delay 838.517 ps
      0.0 ps  clk_bF_buf1:     BUFX4_7/Y -> DFFPOSX1_15/CLK
    328.7 ps     _215__0_: DFFPOSX1_15/Q ->    INVX1_27/A
    483.4 ps        _134_:    INVX1_27/Y ->  AOI21X1_16/B
    613.5 ps        _139_:  AOI21X1_16/Y ->   AOI22X1_8/D
    720.8 ps        _141_:   AOI22X1_8/Y ->  NAND3X1_13/B
    838.5 ps      _10__0_:  NAND3X1_13/Y -> DFFPOSX1_15/D

Path DFFPOSX1_31/CLK to DFFPOSX1_31/D delay 743.04 ps
      0.0 ps  clk_bF_buf2:     BUFX4_6/Y -> DFFPOSX1_31/CLK
    331.5 ps     _218__0_: DFFPOSX1_31/Q ->  OAI21X1_10/C
    433.3 ps         _70_:  OAI21X1_10/Y ->   NAND2X1_5/A
    559.3 ps         _71_:   NAND2X1_5/Y ->   AOI22X1_2/D
    666.6 ps         _72_:   AOI22X1_2/Y ->    NOR2X1_6/B
    743.0 ps      _13__0_:    NOR2X1_6/Y -> DFFPOSX1_31/D

Path DFFPOSX1_25/CLK to DFFPOSX1_25/D delay 739.302 ps
      0.0 ps  clk_bF_buf1:     BUFX4_7/Y -> DFFPOSX1_25/CLK
    326.4 ps        _208_: DFFPOSX1_25/Q ->    AND2X2_2/B
    517.5 ps        _121_:    AND2X2_2/Y ->  OAI21X1_21/B
    632.9 ps        _122_:  OAI21X1_21/Y ->  AOI21X1_11/A
    739.3 ps          _3_:  AOI21X1_11/Y -> DFFPOSX1_25/D

Path DFFPOSX1_6/CLK to DFFPOSX1_6/D delay 714.341 ps
      0.0 ps  clk_bF_buf5:    BUFX4_3/Y -> DFFPOSX1_6/CLK
    323.8 ps     _212__1_: DFFPOSX1_6/Q ->   INVX1_32/A
    405.9 ps        _180_:   INVX1_32/Y -> OAI21X1_36/C
    495.3 ps        _181_: OAI21X1_36/Y -> OAI21X1_37/C
    608.2 ps        _182_: OAI21X1_37/Y -> AOI21X1_23/A
    714.3 ps       _7__1_: AOI21X1_23/Y -> DFFPOSX1_6/D

Path DFFPOSX1_18/CLK to DFFPOSX1_18/D delay 635.172 ps
      0.0 ps  clk_bF_buf0:     BUFX4_8/Y -> DFFPOSX1_18/CLK
    294.9 ps     _215__3_: DFFPOSX1_18/Q ->    AND2X2_5/B
    469.6 ps        _155_:    AND2X2_5/Y ->  NAND2X1_23/A
    560.4 ps        _156_:  NAND2X1_23/Y ->  NAND2X1_24/B
    635.2 ps      _10__3_:  NAND2X1_24/Y -> DFFPOSX1_18/D

Path DFFPOSX1_17/CLK to DFFPOSX1_17/D delay 635.172 ps
      0.0 ps  clk_bF_buf3:     BUFX4_5/Y -> DFFPOSX1_17/CLK
    294.9 ps     _215__2_: DFFPOSX1_17/Q ->    AND2X2_4/B
    469.6 ps        _152_:    AND2X2_4/Y ->  NAND2X1_21/A
    560.4 ps        _153_:  NAND2X1_21/Y ->  NAND2X1_22/B
    635.2 ps      _10__2_:  NAND2X1_22/Y -> DFFPOSX1_17/D

Path DFFPOSX1_16/CLK to DFFPOSX1_16/D delay 635.172 ps
      0.0 ps  clk_bF_buf3:     BUFX4_5/Y -> DFFPOSX1_16/CLK
    294.9 ps     _215__1_: DFFPOSX1_16/Q ->    AND2X2_3/B
    469.6 ps        _143_:    AND2X2_3/Y ->  NAND2X1_18/A
    560.4 ps        _144_:  NAND2X1_18/Y ->  NAND2X1_20/B
    635.2 ps      _10__1_:  NAND2X1_20/Y -> DFFPOSX1_16/D

Path DFFPOSX1_43/CLK to DFFPOSX1_43/D delay 580.042 ps
      0.0 ps  clk_bF_buf1:     BUFX4_7/Y -> DFFPOSX1_43/CLK
    331.1 ps     _211__0_: DFFPOSX1_43/Q ->   NAND2X1_1/A
    461.6 ps         _22_:   NAND2X1_1/Y ->   OAI22X1_1/B
    580.0 ps       _6__0_:   OAI22X1_1/Y -> DFFPOSX1_43/D

Path DFFPOSX1_30/CLK to DFFPOSX1_30/D delay 570.463 ps
      0.0 ps  clk_bF_buf1:     BUFX4_7/Y -> DFFPOSX1_30/CLK
    331.1 ps        _206_: DFFPOSX1_30/Q ->   AOI21X1_6/A
    462.9 ps         _82_:   AOI21X1_6/Y ->  OAI21X1_13/B
    570.5 ps          _1_:  OAI21X1_13/Y -> DFFPOSX1_30/D

Path DFFPOSX1_44/CLK to DFFPOSX1_44/D delay 569.272 ps
      0.0 ps  clk_bF_buf1:     BUFX4_7/Y -> DFFPOSX1_44/CLK
    331.4 ps     _211__1_: DFFPOSX1_44/Q ->   OAI21X1_3/B
    461.1 ps         _32_:   OAI21X1_3/Y ->   OAI21X1_4/A
    569.3 ps       _6__1_:   OAI21X1_4/Y -> DFFPOSX1_44/D

Path DFFPOSX1_26/CLK to DFFPOSX1_26/D delay 550.798 ps
      0.0 ps  clk_bF_buf0:     BUFX4_8/Y -> DFFPOSX1_26/CLK
    321.1 ps        _205_: DFFPOSX1_26/Q ->  OAI21X1_20/A
    442.9 ps        _119_:  OAI21X1_20/Y ->   NOR2X1_17/A
    550.8 ps          _0_:   NOR2X1_17/Y -> DFFPOSX1_26/D

Path DFFPOSX1_24/CLK to DFFPOSX1_24/D delay 550.798 ps
      0.0 ps  clk_bF_buf5:     BUFX4_3/Y -> DFFPOSX1_24/CLK
    321.1 ps        _209_: DFFPOSX1_24/Q ->  OAI21X1_22/A
    442.9 ps        _123_:  OAI21X1_22/Y ->   NOR2X1_18/A
    550.8 ps          _4_:   NOR2X1_18/Y -> DFFPOSX1_24/D

Path DFFPOSX1_8/CLK to DFFPOSX1_8/D delay 535.934 ps
      0.0 ps  clk_bF_buf0:    BUFX4_8/Y -> DFFPOSX1_8/CLK
    294.9 ps     _220__1_: DFFPOSX1_8/Q -> NAND2X1_26/A
    418.2 ps        _168_: NAND2X1_26/Y ->  OAI22X1_8/B
    535.9 ps      _15__1_:  OAI22X1_8/Y -> DFFPOSX1_8/D

Path DFFPOSX1_22/CLK to DFFPOSX1_22/D delay 535.934 ps
      0.0 ps  clk_bF_buf4:     BUFX4_4/Y -> DFFPOSX1_22/CLK
    294.9 ps     _216__3_: DFFPOSX1_22/Q ->  NAND2X1_16/A
    418.2 ps        _131_:  NAND2X1_16/Y ->   OAI22X1_6/B
    535.9 ps      _11__3_:   OAI22X1_6/Y -> DFFPOSX1_22/D

Path DFFPOSX1_19/CLK to DFFPOSX1_19/D delay 535.934 ps
      0.0 ps  clk_bF_buf4:     BUFX4_4/Y -> DFFPOSX1_19/CLK
    294.9 ps     _216__0_: DFFPOSX1_19/Q ->  NAND2X1_13/A
    418.2 ps        _128_:  NAND2X1_13/Y ->   OAI22X1_3/B
    535.9 ps      _11__0_:   OAI22X1_3/Y -> DFFPOSX1_19/D

Path DFFPOSX1_21/CLK to DFFPOSX1_21/D delay 535.934 ps
      0.0 ps  clk_bF_buf5:     BUFX4_3/Y -> DFFPOSX1_21/CLK
    294.9 ps     _216__2_: DFFPOSX1_21/Q ->  NAND2X1_15/A
    418.2 ps        _130_:  NAND2X1_15/Y ->   OAI22X1_5/B
    535.9 ps      _11__2_:   OAI22X1_5/Y -> DFFPOSX1_21/D

Computed maximum clock frequency (zero slack) = 1104 MHz
-----------------------------------------

Number of paths analyzed:  88

Top 20 minimum delay paths:
Path DFFPOSX1_24/CLK to output pin CORE_DATA_write delay 224.781 ps
      0.0 ps      clk_bF_buf5:     BUFX4_3/Y -> DFFPOSX1_24/CLK
    119.7 ps            _209_: DFFPOSX1_24/Q ->    BUFX2_11/A
    224.8 ps  CORE_DATA_write:    BUFX2_11/Y -> 

Path DFFPOSX1_26/CLK to output pin CORE_DATA_ADDR_mux delay 224.781 ps
      0.0 ps         clk_bF_buf0:     BUFX4_8/Y -> DFFPOSX1_26/CLK
    119.7 ps               _205_: DFFPOSX1_26/Q ->     BUFX2_5/A
    224.8 ps  CORE_DATA_ADDR_mux:     BUFX2_5/Y -> 

Path DFFPOSX1_11/CLK to output pin CORE_REG_RD[0] delay 229.904 ps
      0.0 ps     clk_bF_buf3:     BUFX4_5/Y -> DFFPOSX1_11/CLK
    124.2 ps        _214__0_: DFFPOSX1_11/Q ->    BUFX2_27/A
    229.9 ps  CORE_REG_RD[0]:    BUFX2_27/Y -> 

Path DFFPOSX1_12/CLK to output pin CORE_REG_RD[1] delay 229.904 ps
      0.0 ps     clk_bF_buf2:     BUFX4_6/Y -> DFFPOSX1_12/CLK
    124.2 ps        _214__1_: DFFPOSX1_12/Q ->    BUFX2_28/A
    229.9 ps  CORE_REG_RD[1]:    BUFX2_28/Y -> 

Path DFFPOSX1_13/CLK to output pin CORE_REG_RD[2] delay 229.904 ps
      0.0 ps     clk_bF_buf2:     BUFX4_6/Y -> DFFPOSX1_13/CLK
    124.2 ps        _214__2_: DFFPOSX1_13/Q ->    BUFX2_29/A
    229.9 ps  CORE_REG_RD[2]:    BUFX2_29/Y -> 

Path DFFPOSX1_1/CLK to output pin CORE_Status_ctrl[0] delay 234.645 ps
      0.0 ps          clk_bF_buf4:    BUFX4_4/Y -> DFFPOSX1_1/CLK
    128.4 ps             _219__0_: DFFPOSX1_1/Q ->   BUFX2_42/A
    234.6 ps  CORE_Status_ctrl[0]:   BUFX2_42/Y -> 

Path DFFPOSX1_4/CLK to output pin CORE_Status_ctrl[3] delay 234.645 ps
      0.0 ps          clk_bF_buf3:    BUFX4_5/Y -> DFFPOSX1_4/CLK
    128.4 ps             _219__3_: DFFPOSX1_4/Q ->   BUFX2_45/A
    234.6 ps  CORE_Status_ctrl[3]:   BUFX2_45/Y -> 

Path DFFPOSX1_23/CLK to output pin CORE_REG_write delay 234.645 ps
      0.0 ps     clk_bF_buf3:     BUFX4_5/Y -> DFFPOSX1_23/CLK
    128.4 ps           _217_: DFFPOSX1_23/Q ->    BUFX2_39/A
    234.6 ps  CORE_REG_write:    BUFX2_39/Y -> 

Path DFFPOSX1_16/CLK to output pin CORE_REG_RF1[1] delay 234.925 ps
      0.0 ps      clk_bF_buf3:     BUFX4_5/Y -> DFFPOSX1_16/CLK
    128.6 ps         _215__1_: DFFPOSX1_16/Q ->    BUFX2_32/A
    234.9 ps  CORE_REG_RF1[1]:    BUFX2_32/Y -> 

Path DFFPOSX1_17/CLK to output pin CORE_REG_RF1[2] delay 234.925 ps
      0.0 ps      clk_bF_buf3:     BUFX4_5/Y -> DFFPOSX1_17/CLK
    128.6 ps         _215__2_: DFFPOSX1_17/Q ->    BUFX2_33/A
    234.9 ps  CORE_REG_RF1[2]:    BUFX2_33/Y -> 

Path DFFPOSX1_18/CLK to output pin CORE_REG_RF1[3] delay 234.925 ps
      0.0 ps      clk_bF_buf0:     BUFX4_8/Y -> DFFPOSX1_18/CLK
    128.6 ps         _215__3_: DFFPOSX1_18/Q ->    BUFX2_34/A
    234.9 ps  CORE_REG_RF1[3]:    BUFX2_34/Y -> 

Path DFFPOSX1_7/CLK to output pin CORE_ULA_ctrl[0] delay 234.951 ps
      0.0 ps       clk_bF_buf5:    BUFX4_3/Y -> DFFPOSX1_7/CLK
    128.6 ps          _220__0_: DFFPOSX1_7/Q ->   BUFX2_48/A
    235.0 ps  CORE_ULA_ctrl[0]:   BUFX2_48/Y -> 

Path DFFPOSX1_9/CLK to output pin CORE_ULA_ctrl[2] delay 234.951 ps
      0.0 ps       clk_bF_buf5:    BUFX4_3/Y -> DFFPOSX1_9/CLK
    128.6 ps          _220__2_: DFFPOSX1_9/Q ->   BUFX2_50/A
    235.0 ps  CORE_ULA_ctrl[2]:   BUFX2_50/Y -> 

Path DFFPOSX1_20/CLK to output pin CORE_REG_RF2[1] delay 234.951 ps
      0.0 ps      clk_bF_buf5:     BUFX4_3/Y -> DFFPOSX1_20/CLK
    128.6 ps         _216__1_: DFFPOSX1_20/Q ->    BUFX2_36/A
    235.0 ps  CORE_REG_RF2[1]:    BUFX2_36/Y -> 

Path DFFPOSX1_21/CLK to output pin CORE_REG_RF2[2] delay 234.951 ps
      0.0 ps      clk_bF_buf5:     BUFX4_3/Y -> DFFPOSX1_21/CLK
    128.6 ps         _216__2_: DFFPOSX1_21/Q ->    BUFX2_37/A
    235.0 ps  CORE_REG_RF2[2]:    BUFX2_37/Y -> 

Path DFFPOSX1_3/CLK to output pin CORE_Status_ctrl[2] delay 234.951 ps
      0.0 ps          clk_bF_buf4:    BUFX4_4/Y -> DFFPOSX1_3/CLK
    128.6 ps             _219__2_: DFFPOSX1_3/Q ->   BUFX2_44/A
    235.0 ps  CORE_Status_ctrl[2]:   BUFX2_44/Y -> 

Path DFFPOSX1_19/CLK to output pin CORE_REG_RF2[0] delay 234.951 ps
      0.0 ps      clk_bF_buf4:     BUFX4_4/Y -> DFFPOSX1_19/CLK
    128.6 ps         _216__0_: DFFPOSX1_19/Q ->    BUFX2_35/A
    235.0 ps  CORE_REG_RF2[0]:    BUFX2_35/Y -> 

Path DFFPOSX1_22/CLK to output pin CORE_REG_RF2[3] delay 234.951 ps
      0.0 ps      clk_bF_buf4:     BUFX4_4/Y -> DFFPOSX1_22/CLK
    128.6 ps         _216__3_: DFFPOSX1_22/Q ->    BUFX2_38/A
    235.0 ps  CORE_REG_RF2[3]:    BUFX2_38/Y -> 

Path DFFPOSX1_5/CLK to output pin CORE_InstructionToULAMux[0] delay 234.951 ps
      0.0 ps                  clk_bF_buf0:    BUFX4_8/Y -> DFFPOSX1_5/CLK
    128.6 ps                     _212__0_: DFFPOSX1_5/Q ->   BUFX2_22/A
    235.0 ps  CORE_InstructionToULAMux[0]:   BUFX2_22/Y -> 

Path DFFPOSX1_8/CLK to output pin CORE_ULA_ctrl[1] delay 234.951 ps
      0.0 ps       clk_bF_buf0:    BUFX4_8/Y -> DFFPOSX1_8/CLK
    128.6 ps          _220__1_: DFFPOSX1_8/Q ->   BUFX2_49/A
    235.0 ps  CORE_ULA_ctrl[1]:   BUFX2_49/Y -> 

Design meets minimum hold timing.
-----------------------------------------

Number of paths analyzed:  88

Top 20 maximum delay paths:
Path input pin CORE_InstructionIN[15] to DFFPOSX1_35/D delay 1827.77 ps
      0.0 ps         CORE_InstructionIN[15]:             ->     BUFX2_4/A
    263.0 ps  CORE_InstructionIN_15_bF_buf0:   BUFX2_4/Y ->     INVX8_1/A
    353.0 ps                           _16_:   INVX8_1/Y ->     BUFX2_1/A
    563.5 ps                   _16__bF_buf2:   BUFX2_1/Y ->   NAND3X1_1/A
    947.4 ps                           _21_: NAND3X1_1/Y ->    NOR2X1_3/B
   1526.3 ps                           _36_:  NOR2X1_3/Y ->    MUX2X1_1/S
   1827.8 ps                         _5__0_:  MUX2X1_1/Y -> DFFPOSX1_35/D

Path input pin CORE_InstructionIN[15] to DFFPOSX1_36/D delay 1827.77 ps
      0.0 ps         CORE_InstructionIN[15]:             ->     BUFX2_4/A
    263.0 ps  CORE_InstructionIN_15_bF_buf0:   BUFX2_4/Y ->     INVX8_1/A
    353.0 ps                           _16_:   INVX8_1/Y ->     BUFX2_1/A
    563.5 ps                   _16__bF_buf2:   BUFX2_1/Y ->   NAND3X1_1/A
    947.4 ps                           _21_: NAND3X1_1/Y ->    NOR2X1_3/B
   1526.3 ps                           _36_:  NOR2X1_3/Y ->    MUX2X1_2/S
   1827.8 ps                         _5__1_:  MUX2X1_2/Y -> DFFPOSX1_36/D

Path input pin CORE_InstructionIN[15] to DFFPOSX1_37/D delay 1827.77 ps
      0.0 ps         CORE_InstructionIN[15]:             ->     BUFX2_4/A
    263.0 ps  CORE_InstructionIN_15_bF_buf0:   BUFX2_4/Y ->     INVX8_1/A
    353.0 ps                           _16_:   INVX8_1/Y ->     BUFX2_1/A
    563.5 ps                   _16__bF_buf2:   BUFX2_1/Y ->   NAND3X1_1/A
    947.4 ps                           _21_: NAND3X1_1/Y ->    NOR2X1_3/B
   1526.3 ps                           _36_:  NOR2X1_3/Y ->    MUX2X1_3/S
   1827.8 ps                         _5__2_:  MUX2X1_3/Y -> DFFPOSX1_37/D

Path input pin CORE_InstructionIN[15] to DFFPOSX1_38/D delay 1827.77 ps
      0.0 ps         CORE_InstructionIN[15]:             ->     BUFX2_4/A
    263.0 ps  CORE_InstructionIN_15_bF_buf0:   BUFX2_4/Y ->     INVX8_1/A
    353.0 ps                           _16_:   INVX8_1/Y ->     BUFX2_1/A
    563.5 ps                   _16__bF_buf2:   BUFX2_1/Y ->   NAND3X1_1/A
    947.4 ps                           _21_: NAND3X1_1/Y ->    NOR2X1_3/B
   1526.3 ps                           _36_:  NOR2X1_3/Y ->    MUX2X1_4/S
   1827.8 ps                         _5__3_:  MUX2X1_4/Y -> DFFPOSX1_38/D

Path input pin CORE_InstructionIN[15] to DFFPOSX1_39/D delay 1827.77 ps
      0.0 ps         CORE_InstructionIN[15]:             ->     BUFX2_4/A
    263.0 ps  CORE_InstructionIN_15_bF_buf0:   BUFX2_4/Y ->     INVX8_1/A
    353.0 ps                           _16_:   INVX8_1/Y ->     BUFX2_1/A
    563.5 ps                   _16__bF_buf2:   BUFX2_1/Y ->   NAND3X1_1/A
    947.4 ps                           _21_: NAND3X1_1/Y ->    NOR2X1_3/B
   1526.3 ps                           _36_:  NOR2X1_3/Y ->    MUX2X1_5/S
   1827.8 ps                         _5__4_:  MUX2X1_5/Y -> DFFPOSX1_39/D

Path input pin CORE_InstructionIN[15] to DFFPOSX1_40/D delay 1827.77 ps
      0.0 ps         CORE_InstructionIN[15]:             ->     BUFX2_4/A
    263.0 ps  CORE_InstructionIN_15_bF_buf0:   BUFX2_4/Y ->     INVX8_1/A
    353.0 ps                           _16_:   INVX8_1/Y ->     BUFX2_1/A
    563.5 ps                   _16__bF_buf2:   BUFX2_1/Y ->   NAND3X1_1/A
    947.4 ps                           _21_: NAND3X1_1/Y ->    NOR2X1_3/B
   1526.3 ps                           _36_:  NOR2X1_3/Y ->    MUX2X1_6/S
   1827.8 ps                         _5__5_:  MUX2X1_6/Y -> DFFPOSX1_40/D

Path input pin CORE_InstructionIN[15] to DFFPOSX1_41/D delay 1827.77 ps
      0.0 ps         CORE_InstructionIN[15]:             ->     BUFX2_4/A
    263.0 ps  CORE_InstructionIN_15_bF_buf0:   BUFX2_4/Y ->     INVX8_1/A
    353.0 ps                           _16_:   INVX8_1/Y ->     BUFX2_1/A
    563.5 ps                   _16__bF_buf2:   BUFX2_1/Y ->   NAND3X1_1/A
    947.4 ps                           _21_: NAND3X1_1/Y ->    NOR2X1_3/B
   1526.3 ps                           _36_:  NOR2X1_3/Y ->    MUX2X1_7/S
   1827.8 ps                         _5__6_:  MUX2X1_7/Y -> DFFPOSX1_41/D

Path input pin CORE_InstructionIN[15] to DFFPOSX1_42/D delay 1827.77 ps
      0.0 ps         CORE_InstructionIN[15]:             ->     BUFX2_4/A
    263.0 ps  CORE_InstructionIN_15_bF_buf0:   BUFX2_4/Y ->     INVX8_1/A
    353.0 ps                           _16_:   INVX8_1/Y ->     BUFX2_1/A
    563.5 ps                   _16__bF_buf2:   BUFX2_1/Y ->   NAND3X1_1/A
    947.4 ps                           _21_: NAND3X1_1/Y ->    NOR2X1_3/B
   1526.3 ps                           _36_:  NOR2X1_3/Y ->    MUX2X1_8/S
   1827.8 ps                         _5__7_:  MUX2X1_8/Y -> DFFPOSX1_42/D

Path input pin CORE_InstructionIN[15] to DFFPOSX1_16/D delay 1718.26 ps
      0.0 ps         CORE_InstructionIN[15]:              ->     BUFX2_4/A
    263.0 ps  CORE_InstructionIN_15_bF_buf0:    BUFX2_4/Y ->     INVX8_1/A
    353.0 ps                           _16_:    INVX8_1/Y ->     BUFX2_1/A
    563.5 ps                   _16__bF_buf2:    BUFX2_1/Y ->  OAI21X1_28/C
    960.6 ps                          _148_: OAI21X1_28/Y ->    INVX1_29/A
   1197.0 ps                          _149_:   INVX1_29/Y ->  OAI21X1_29/C
   1456.3 ps                          _150_: OAI21X1_29/Y ->  OAI21X1_30/B
   1609.5 ps                          _151_: OAI21X1_30/Y ->  NAND2X1_20/A
   1718.3 ps                        _10__1_: NAND2X1_20/Y -> DFFPOSX1_16/D

Path input pin CORE_InstructionIN[15] to DFFPOSX1_17/D delay 1718.26 ps
      0.0 ps         CORE_InstructionIN[15]:              ->     BUFX2_4/A
    263.0 ps  CORE_InstructionIN_15_bF_buf0:    BUFX2_4/Y ->     INVX8_1/A
    353.0 ps                           _16_:    INVX8_1/Y ->     BUFX2_1/A
    563.5 ps                   _16__bF_buf2:    BUFX2_1/Y ->  OAI21X1_28/C
    960.6 ps                          _148_: OAI21X1_28/Y ->    INVX1_29/A
   1197.0 ps                          _149_:   INVX1_29/Y ->  OAI21X1_29/C
   1456.3 ps                          _150_: OAI21X1_29/Y ->  OAI21X1_31/B
   1609.5 ps                          _154_: OAI21X1_31/Y ->  NAND2X1_22/A
   1718.3 ps                        _10__2_: NAND2X1_22/Y -> DFFPOSX1_17/D

Path input pin CORE_InstructionIN[15] to DFFPOSX1_18/D delay 1718.26 ps
      0.0 ps         CORE_InstructionIN[15]:              ->     BUFX2_4/A
    263.0 ps  CORE_InstructionIN_15_bF_buf0:    BUFX2_4/Y ->     INVX8_1/A
    353.0 ps                           _16_:    INVX8_1/Y ->     BUFX2_1/A
    563.5 ps                   _16__bF_buf2:    BUFX2_1/Y ->  OAI21X1_28/C
    960.6 ps                          _148_: OAI21X1_28/Y ->    INVX1_29/A
   1197.0 ps                          _149_:   INVX1_29/Y ->  OAI21X1_29/C
   1456.3 ps                          _150_: OAI21X1_29/Y ->  OAI21X1_32/B
   1609.5 ps                          _157_: OAI21X1_32/Y ->  NAND2X1_24/A
   1718.3 ps                        _10__3_: NAND2X1_24/Y -> DFFPOSX1_18/D

Path input pin CORE_InstructionIN[15] to DFFPOSX1_14/D delay 1332.66 ps
      0.0 ps         CORE_InstructionIN[15]:              ->     BUFX2_4/A
    263.0 ps  CORE_InstructionIN_15_bF_buf0:    BUFX2_4/Y ->     INVX8_1/A
    353.0 ps                           _16_:    INVX8_1/Y ->     BUFX2_1/A
    563.5 ps                   _16__bF_buf2:    BUFX2_1/Y ->  OAI21X1_28/C
    960.6 ps                          _148_: OAI21X1_28/Y ->    INVX1_29/A
   1197.0 ps                          _149_:   INVX1_29/Y ->   AOI22X1_9/B
   1332.7 ps                         _9__3_:  AOI22X1_9/Y -> DFFPOSX1_14/D

Path input pin CORE_InstructionIN[15] to DFFPOSX1_1/D delay 1215.71 ps
      0.0 ps         CORE_InstructionIN[15]:              ->    BUFX2_4/A
    263.0 ps  CORE_InstructionIN_15_bF_buf0:    BUFX2_4/Y ->    INVX8_1/A
    353.0 ps                           _16_:    INVX8_1/Y ->    BUFX2_1/A
    563.5 ps                   _16__bF_buf2:    BUFX2_1/Y ->  NAND3X1_1/A
    947.4 ps                           _21_:  NAND3X1_1/Y -> OAI21X1_38/A
   1108.1 ps                          _189_: OAI21X1_38/Y -> OAI21X1_39/C
   1215.7 ps                        _14__0_: OAI21X1_39/Y -> DFFPOSX1_1/D

Path input pin CORE_InstructionIN[15] to DFFPOSX1_11/D delay 1200.47 ps
      0.0 ps         CORE_InstructionIN[15]:              ->     BUFX2_4/A
    263.0 ps  CORE_InstructionIN_15_bF_buf0:    BUFX2_4/Y ->     INVX8_1/A
    353.0 ps                           _16_:    INVX8_1/Y ->     BUFX2_1/A
    563.5 ps                   _16__bF_buf2:    BUFX2_1/Y ->  OAI21X1_28/C
    960.6 ps                          _148_: OAI21X1_28/Y ->   NOR2X1_21/B
   1111.2 ps                          _158_:  NOR2X1_21/Y ->  AOI21X1_17/C
   1200.5 ps                         _9__0_: AOI21X1_17/Y -> DFFPOSX1_11/D

Path input pin CORE_InstructionIN[15] to DFFPOSX1_12/D delay 1200.47 ps
      0.0 ps         CORE_InstructionIN[15]:              ->     BUFX2_4/A
    263.0 ps  CORE_InstructionIN_15_bF_buf0:    BUFX2_4/Y ->     INVX8_1/A
    353.0 ps                           _16_:    INVX8_1/Y ->     BUFX2_1/A
    563.5 ps                   _16__bF_buf2:    BUFX2_1/Y ->  OAI21X1_28/C
    960.6 ps                          _148_: OAI21X1_28/Y ->   NOR2X1_22/B
   1111.2 ps                          _159_:  NOR2X1_22/Y ->  AOI21X1_18/C
   1200.5 ps                         _9__1_: AOI21X1_18/Y -> DFFPOSX1_12/D

Path input pin CORE_InstructionIN[15] to DFFPOSX1_13/D delay 1200.47 ps
      0.0 ps         CORE_InstructionIN[15]:              ->     BUFX2_4/A
    263.0 ps  CORE_InstructionIN_15_bF_buf0:    BUFX2_4/Y ->     INVX8_1/A
    353.0 ps                           _16_:    INVX8_1/Y ->     BUFX2_1/A
    563.5 ps                   _16__bF_buf2:    BUFX2_1/Y ->  OAI21X1_28/C
    960.6 ps                          _148_: OAI21X1_28/Y ->   NOR2X1_23/B
   1111.2 ps                          _160_:  NOR2X1_23/Y ->  AOI21X1_19/C
   1200.5 ps                         _9__2_: AOI21X1_19/Y -> DFFPOSX1_13/D

Path input pin CORE_InstructionIN[15] to DFFPOSX1_44/D delay 1129.22 ps
      0.0 ps         CORE_InstructionIN[15]:             ->     BUFX2_4/A
    263.0 ps  CORE_InstructionIN_15_bF_buf0:   BUFX2_4/Y ->     INVX8_1/A
    353.0 ps                           _16_:   INVX8_1/Y ->     BUFX2_1/A
    563.5 ps                   _16__bF_buf2:   BUFX2_1/Y ->   NAND3X1_1/A
    947.4 ps                           _21_: NAND3X1_1/Y ->   OAI21X1_4/B
   1129.2 ps                         _6__1_: OAI21X1_4/Y -> DFFPOSX1_44/D

Path input pin CORE_InstructionIN[15] to DFFPOSX1_43/D delay 1107.07 ps
      0.0 ps         CORE_InstructionIN[15]:             ->     BUFX2_4/A
    263.0 ps  CORE_InstructionIN_15_bF_buf0:   BUFX2_4/Y ->     INVX8_1/A
    353.0 ps                           _16_:   INVX8_1/Y ->     BUFX2_1/A
    563.5 ps                   _16__bF_buf2:   BUFX2_1/Y ->   NAND3X1_1/A
    947.4 ps                           _21_: NAND3X1_1/Y ->   OAI22X1_1/D
   1107.1 ps                         _6__0_: OAI22X1_1/Y -> DFFPOSX1_43/D

Path input pin CORE_InstructionIN[8] to DFFPOSX1_5/D delay 1063.69 ps
      0.0 ps  CORE_InstructionIN[8]:              ->  AOI21X1_1/A
    341.7 ps                   _30_:  AOI21X1_1/Y -> NAND2X1_12/B
    721.3 ps                  _126_: NAND2X1_12/Y -> AOI21X1_20/B
   1054.8 ps                  _162_: AOI21X1_20/Y ->   AND2X2_6/A
   1208.7 ps                  _177_:   AND2X2_6/Y -> OAI21X1_35/A
   1306.0 ps                 _7__0_: OAI21X1_35/Y -> DFFPOSX1_5/D

Path input pin CORE_InstructionIN[14] to DFFPOSX1_21/D delay 1053.66 ps
      0.0 ps  CORE_InstructionIN[14]:              ->    NOR2X1_1/A
    262.3 ps                    _19_:   NOR2X1_1/Y ->   NAND3X1_6/C
    607.5 ps                    _60_:  NAND3X1_6/Y ->     INVX2_6/A
    808.1 ps                    _61_:    INVX2_6/Y ->  AOI21X1_12/A
   1101.9 ps                   _125_: AOI21X1_12/Y ->   OAI22X1_5/D
   1243.2 ps                 _11__2_:  OAI22X1_5/Y -> DFFPOSX1_21/D

-----------------------------------------

Number of paths analyzed:  88

Top 20 minimum delay paths:
Path input pin CORE_InstructionIN[11] to DFFPOSX1_33/D delay 227.398 ps
      0.0 ps  CORE_InstructionIN[11]:             ->   OAI21X1_6/A
    109.8 ps                    _59_: OAI21X1_6/Y ->   AOI21X1_3/B
    198.8 ps                  _8__0_: AOI21X1_3/Y -> DFFPOSX1_33/D

Path input pin CORE_InstructionIN[14] to DFFPOSX1_25/D delay 230.11 ps
      0.0 ps  CORE_InstructionIN[14]:              ->  NAND2X1_11/A
     87.2 ps                   _120_: NAND2X1_11/Y ->  AOI21X1_11/B
    174.5 ps                     _3_: AOI21X1_11/Y -> DFFPOSX1_25/D

Path input pin CORE_InstructionIN[14] to DFFPOSX1_31/D delay 230.516 ps
      0.0 ps  CORE_InstructionIN[14]:             ->   AOI22X1_2/A
    114.0 ps                    _72_: AOI22X1_2/Y ->    NOR2X1_6/B
    185.9 ps                 _13__0_:  NOR2X1_6/Y -> DFFPOSX1_31/D

Path input pin clk to DFFPOSX1_41/CLK delay 249.427 ps
      0.0 ps          clk:           ->     BUFX4_8/A
    249.4 ps  clk_bF_buf0: BUFX4_8/Y -> DFFPOSX1_41/CLK

Path input pin clk to DFFPOSX1_34/CLK delay 249.427 ps
      0.0 ps          clk:           ->     BUFX4_8/A
    249.4 ps  clk_bF_buf0: BUFX4_8/Y -> DFFPOSX1_34/CLK

Path input pin clk to DFFPOSX1_26/CLK delay 249.427 ps
      0.0 ps          clk:           ->     BUFX4_8/A
    249.4 ps  clk_bF_buf0: BUFX4_8/Y -> DFFPOSX1_26/CLK

Path input pin clk to DFFPOSX1_18/CLK delay 249.427 ps
      0.0 ps          clk:           ->     BUFX4_8/A
    249.4 ps  clk_bF_buf0: BUFX4_8/Y -> DFFPOSX1_18/CLK

Path input pin clk to DFFPOSX1_10/CLK delay 249.427 ps
      0.0 ps          clk:           ->     BUFX4_8/A
    249.4 ps  clk_bF_buf0: BUFX4_8/Y -> DFFPOSX1_10/CLK

Path input pin clk to DFFPOSX1_8/CLK delay 249.427 ps
      0.0 ps          clk:           ->    BUFX4_8/A
    249.4 ps  clk_bF_buf0: BUFX4_8/Y -> DFFPOSX1_8/CLK

Path input pin clk to DFFPOSX1_5/CLK delay 249.427 ps
      0.0 ps          clk:           ->    BUFX4_8/A
    249.4 ps  clk_bF_buf0: BUFX4_8/Y -> DFFPOSX1_5/CLK

Path input pin clk to DFFPOSX1_44/CLK delay 249.427 ps
      0.0 ps          clk:           ->     BUFX4_7/A
    249.4 ps  clk_bF_buf1: BUFX4_7/Y -> DFFPOSX1_44/CLK

Path input pin clk to DFFPOSX1_43/CLK delay 249.427 ps
      0.0 ps          clk:           ->     BUFX4_7/A
    249.4 ps  clk_bF_buf1: BUFX4_7/Y -> DFFPOSX1_43/CLK

Path input pin clk to DFFPOSX1_30/CLK delay 249.427 ps
      0.0 ps          clk:           ->     BUFX4_7/A
    249.4 ps  clk_bF_buf1: BUFX4_7/Y -> DFFPOSX1_30/CLK

Path input pin clk to DFFPOSX1_29/CLK delay 249.427 ps
      0.0 ps          clk:           ->     BUFX4_7/A
    249.4 ps  clk_bF_buf1: BUFX4_7/Y -> DFFPOSX1_29/CLK

Path input pin clk to DFFPOSX1_27/CLK delay 249.427 ps
      0.0 ps          clk:           ->     BUFX4_7/A
    249.4 ps  clk_bF_buf1: BUFX4_7/Y -> DFFPOSX1_27/CLK

Path input pin clk to DFFPOSX1_25/CLK delay 249.427 ps
      0.0 ps          clk:           ->     BUFX4_7/A
    249.4 ps  clk_bF_buf1: BUFX4_7/Y -> DFFPOSX1_25/CLK

Path input pin clk to DFFPOSX1_15/CLK delay 249.427 ps
      0.0 ps          clk:           ->     BUFX4_7/A
    249.4 ps  clk_bF_buf1: BUFX4_7/Y -> DFFPOSX1_15/CLK

Path input pin clk to DFFPOSX1_42/CLK delay 249.427 ps
      0.0 ps          clk:           ->     BUFX4_6/A
    249.4 ps  clk_bF_buf2: BUFX4_6/Y -> DFFPOSX1_42/CLK

Path input pin clk to DFFPOSX1_40/CLK delay 249.427 ps
      0.0 ps          clk:           ->     BUFX4_6/A
    249.4 ps  clk_bF_buf2: BUFX4_6/Y -> DFFPOSX1_40/CLK

Path input pin clk to DFFPOSX1_39/CLK delay 249.427 ps
      0.0 ps          clk:           ->     BUFX4_6/A
    249.4 ps  clk_bF_buf2: BUFX4_6/Y -> DFFPOSX1_39/CLK

-----------------------------------------

