// Seed: 410012811
module module_0 (
    output uwire id_0,
    output wire id_1,
    input tri id_2,
    input supply1 id_3,
    output tri id_4,
    input wire id_5,
    input supply0 id_6,
    output uwire id_7,
    input uwire id_8,
    output tri0 id_9,
    input tri0 id_10,
    input tri id_11,
    input tri0 id_12
);
  assign id_7 = 1;
  wire id_14;
endmodule
module module_1 (
    output wor id_0,
    input supply1 id_1,
    output tri0 id_2
);
  assign id_2 = 1;
  module_0(
      id_2, id_2, id_1, id_1, id_2, id_1, id_1, id_2, id_1, id_2, id_1, id_1, id_1
  );
  wire id_4;
endmodule
