<?xml version="1.0" encoding="UTF-8"?>
<vivadoHLSLog:LogRoot xmlns:vivadoHLSLog="www.xilinx.com/vivadoHLSLog">
  <errorLogs>
    <logs>
      <synLog/>
      <simLog/>
      <mgLog/>
      <packageLog/>
      <csimLog/>
    </logs>
  </errorLogs>
  <warningLogs>
    <logs>
      <synLog>
        <logs message="WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low." projectName="rv32i_pp_ip" solutionName="solution1" date="2022-05-03T18:52:29.624+0200" type="Warning"/>
        <logs message="WARNING: [HLS 200-1016] The critical path in module 'rv32i_pp_ip' consists of the following:&#x9;'load' operation ('reg_file_31_loc_load') on local variable 'reg_file_31_loc' [62]  (0 ns)&#xA;&#x9;'call' operation ('_ln261') to 'rv32i_pp_ip_Pipeline_VITIS_LOOP_58_2' [95]  (7.96 ns)&#xA;&#xA;&#xA;Resolution: For help on HLS 200-1016 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-1016.html" projectName="rv32i_pp_ip" solutionName="solution1" date="2022-05-03T18:52:27.696+0200" type="Warning"/>
        <logs message="WARNING: [HLS 200-871] Estimated clock period (7.964ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).&#xA;Resolution: For help on HLS 200-871 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-871.html" projectName="rv32i_pp_ip" solutionName="solution1" date="2022-05-03T18:52:27.693+0200" type="Warning"/>
        <logs message="WARNING: [HLS 200-1016] The critical path in module 'rv32i_pp_ip_Pipeline_VITIS_LOOP_58_2' consists of the following:&#x9;multiplexor before 'phi' operation ('e_to_m.cancel.V') with incoming values : ('e_to_f.set_pc.V', execute.cpp:102->rv32i_pp_ip.cpp:63) [178]  (1.59 ns)&#xA;&#x9;'phi' operation ('e_to_m.cancel.V') with incoming values : ('e_to_f.set_pc.V', execute.cpp:102->rv32i_pp_ip.cpp:63) [178]  (0 ns)&#xA;&#x9;'or' operation ('or_ln30', execute.cpp:30) [348]  (0.978 ns)&#xA;&#x9;'or' operation ('or_ln36', execute.cpp:36) [361]  (0 ns)&#xA;&#x9;'xor' operation ('xor_ln35', execute.cpp:35) [363]  (0 ns)&#xA;&#x9;'and' operation ('m_bp_2.V', execute.cpp:35) [364]  (0.978 ns)&#xA;&#x9;'or' operation ('bypass_rs2.V', execute.cpp:39) [369]  (0.978 ns)&#xA;&#x9;'select' operation ('rv2', execute.cpp:41) [374]  (0.698 ns)&#xA;&#x9;'icmp' operation ('icmp_ln23', compute.cpp:23) [380]  (2.47 ns)&#xA;&#xA;&#xA;Resolution: For help on HLS 200-1016 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-1016.html" projectName="rv32i_pp_ip" solutionName="solution1" date="2022-05-03T18:52:26.822+0200" type="Warning"/>
        <logs message="WARNING: [HLS 200-871] Estimated clock period (7.693ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).&#xA;Resolution: For help on HLS 200-871 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-871.html" projectName="rv32i_pp_ip" solutionName="solution1" date="2022-05-03T18:52:26.819+0200" type="Warning"/>
      </synLog>
      <simLog/>
      <mgLog/>
      <packageLog/>
      <csimLog/>
    </logs>
  </warningLogs>
</vivadoHLSLog:LogRoot>
