# //  Questa Sim-64
# //  Version 10.7c linux_x86_64 Aug 17 2018
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
source ./simulation.tcl
compile_directory
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 19:27:02 on Oct 18,2022
# vcom -reportprogress 300 -pedanticerrors -check_synthesis -bindAtCompile ./packages/globals.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package globals
# End time: 19:27:02 on Oct 18,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 19:27:02 on Oct 18,2022
# vcom -reportprogress 300 -pedanticerrors -check_synthesis -bindAtCompile ./packages/myTypes.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package globals
# -- Compiling package myTypes
# End time: 19:27:02 on Oct 18,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 19:27:02 on Oct 18,2022
# vcom -reportprogress 300 -pedanticerrors -check_synthesis -bindAtCompile ./Control_Unit/CU_HW.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package globals
# -- Loading package myTypes
# -- Compiling entity CU_HARDWIRED
# -- Compiling architecture BEHAVIORAL of CU_HARDWIRED
# ** Warning: ./Control_Unit/CU_HW.vhd(228): (vcom-1400) Synthesis Warning: Signal "cw_mem_rtype" is read in the process but is not in the sensitivity list.
# ** Warning: ./Control_Unit/CU_HW.vhd(230): (vcom-1400) Synthesis Warning: Signal "cw_mem_itype" is read in the process but is not in the sensitivity list.
# End time: 19:27:02 on Oct 18,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 19:27:02 on Oct 18,2022
# vcom -reportprogress 300 -pedanticerrors -check_synthesis -bindAtCompile ./Components/zero_detector/tb_zero_detector.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_zero_detector
# -- Compiling architecture Behavioral of tb_zero_detector
# ** Warning: ./Components/zero_detector/tb_zero_detector.vhd(23): (vcom-1253) No default binding for component instance "CompToTest : zero_detector".
#  (No entity named "zero_detector" was found.)
# End time: 19:27:03 on Oct 18,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 1
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 19:27:03 on Oct 18,2022
# vcom -reportprogress 300 -pedanticerrors -check_synthesis -bindAtCompile ./Components/zero_detector/zero_detector.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity zero_detector
# -- Compiling architecture behavioral of zero_detector
# End time: 19:27:03 on Oct 18,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 19:27:03 on Oct 18,2022
# vcom -reportprogress 300 -pedanticerrors -check_synthesis -bindAtCompile ./Components/sign_extender/sign_extender16.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package globals
# -- Compiling entity SIGN_EXTENTION_16BIT
# -- Compiling architecture BEHAVIOURAL of SIGN_EXTENTION_16BIT
# End time: 19:27:03 on Oct 18,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 19:27:03 on Oct 18,2022
# vcom -reportprogress 300 -pedanticerrors -check_synthesis -bindAtCompile ./Components/sign_extender/sign_extender26.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package globals
# -- Compiling entity SIGN_EXTENTION_26BIT
# -- Compiling architecture BEHAVIOURAL of SIGN_EXTENTION_26BIT
# End time: 19:27:03 on Oct 18,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 19:27:03 on Oct 18,2022
# vcom -reportprogress 300 -pedanticerrors -check_synthesis -bindAtCompile ./Components/sign_extender/tb_sign_extender.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package globals
# -- Compiling entity se_tb
# -- Compiling architecture test of se_tb
# ** Warning: ./Components/sign_extender/tb_sign_extender.vhd(22): (vcom-1253) No default binding for component instance "dut : sign_extender".
#  (No entity named "sign_extender" was found.)
# End time: 19:27:03 on Oct 18,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 19:27:03 on Oct 18,2022
# vcom -reportprogress 300 -pedanticerrors -check_synthesis -bindAtCompile ./Components/Registers/dff.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity DFF
# -- Compiling architecture behavioral of DFF
# ** Warning: ./Components/Registers/dff.vhd(15): Synthesis Warning: Signal 'RESET' appears in the sensitivity list of process 'Process_synch', but it is not used in the clock or reset expressions.
# End time: 19:27:03 on Oct 18,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 19:27:03 on Oct 18,2022
# vcom -reportprogress 300 -pedanticerrors -check_synthesis -bindAtCompile ./Components/Registers/register_generic.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package globals
# -- Compiling entity register_generic
# -- Compiling architecture structural of register_generic
# -- Loading entity DFF
# End time: 19:27:03 on Oct 18,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 19:27:03 on Oct 18,2022
# vcom -reportprogress 300 -pedanticerrors -check_synthesis -bindAtCompile ./Components/RegisterFile/registerfile.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Loading package globals
# -- Compiling entity register_file
# ** Error: ./Components/RegisterFile/registerfile.vhd(19): (vcom-1136) Unknown identifier "NumBitRegisterFile".
# ** Note: ./Components/RegisterFile/registerfile.vhd(29): VHDL Compiler exiting
# End time: 19:27:03 on Oct 18,2022, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# /software/mentor/questa10.7c/questasim/linux_x86_64/vcom failed.
compile_directory
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 19:27:57 on Oct 18,2022
# vcom -reportprogress 300 -pedanticerrors -check_synthesis -bindAtCompile ./Control_Unit/CU_HW.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package globals
# -- Loading package myTypes
# -- Compiling entity CU_HARDWIRED
# -- Compiling architecture BEHAVIORAL of CU_HARDWIRED
# ** Warning: ./Control_Unit/CU_HW.vhd(228): (vcom-1400) Synthesis Warning: Signal "cw_mem_rtype" is read in the process but is not in the sensitivity list.
# ** Warning: ./Control_Unit/CU_HW.vhd(230): (vcom-1400) Synthesis Warning: Signal "cw_mem_itype" is read in the process but is not in the sensitivity list.
# End time: 19:27:57 on Oct 18,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 19:27:57 on Oct 18,2022
# vcom -reportprogress 300 -pedanticerrors -check_synthesis -bindAtCompile ./Components/zero_detector/tb_zero_detector.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_zero_detector
# -- Compiling architecture Behavioral of tb_zero_detector
# -- Loading entity zero_detector
# End time: 19:27:58 on Oct 18,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 19:27:58 on Oct 18,2022
# vcom -reportprogress 300 -pedanticerrors -check_synthesis -bindAtCompile ./Components/zero_detector/zero_detector.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity zero_detector
# -- Compiling architecture behavioral of zero_detector
# End time: 19:27:58 on Oct 18,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 19:27:58 on Oct 18,2022
# vcom -reportprogress 300 -pedanticerrors -check_synthesis -bindAtCompile ./Components/sign_extender/sign_extender16.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package globals
# -- Compiling entity SIGN_EXTENTION_16BIT
# -- Compiling architecture BEHAVIOURAL of SIGN_EXTENTION_16BIT
# End time: 19:27:58 on Oct 18,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 19:27:58 on Oct 18,2022
# vcom -reportprogress 300 -pedanticerrors -check_synthesis -bindAtCompile ./Components/sign_extender/sign_extender26.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package globals
# -- Compiling entity SIGN_EXTENTION_26BIT
# -- Compiling architecture BEHAVIOURAL of SIGN_EXTENTION_26BIT
# End time: 19:27:58 on Oct 18,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 19:27:58 on Oct 18,2022
# vcom -reportprogress 300 -pedanticerrors -check_synthesis -bindAtCompile ./Components/sign_extender/tb_sign_extender.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package globals
# -- Compiling entity se_tb
# -- Compiling architecture test of se_tb
# ** Warning: ./Components/sign_extender/tb_sign_extender.vhd(22): (vcom-1253) No default binding for component instance "dut : sign_extender".
#  (No entity named "sign_extender" was found.)
# End time: 19:27:58 on Oct 18,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 19:27:58 on Oct 18,2022
# vcom -reportprogress 300 -pedanticerrors -check_synthesis -bindAtCompile ./Components/Registers/dff.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity DFF
# -- Compiling architecture behavioral of DFF
# ** Warning: ./Components/Registers/dff.vhd(15): Synthesis Warning: Signal 'RESET' appears in the sensitivity list of process 'Process_synch', but it is not used in the clock or reset expressions.
# End time: 19:27:58 on Oct 18,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 19:27:58 on Oct 18,2022
# vcom -reportprogress 300 -pedanticerrors -check_synthesis -bindAtCompile ./Components/Registers/register_generic.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package globals
# -- Compiling entity register_generic
# -- Compiling architecture structural of register_generic
# -- Loading entity DFF
# End time: 19:27:58 on Oct 18,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 19:27:58 on Oct 18,2022
# vcom -reportprogress 300 -pedanticerrors -check_synthesis -bindAtCompile ./Components/RegisterFile/registerfile.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Loading package globals
# -- Compiling entity register_file
# ** Error: ./Components/RegisterFile/registerfile.vhd(19): (vcom-1136) Unknown identifier "NumBitRegisterFile".
# ** Note: ./Components/RegisterFile/registerfile.vhd(29): VHDL Compiler exiting
# End time: 19:27:59 on Oct 18,2022, Elapsed time: 0:00:01
# Errors: 1, Warnings: 0
# /software/mentor/questa10.7c/questasim/linux_x86_64/vcom failed.
source ./simulation.tcl
compile_directory
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 19:28:39 on Oct 18,2022
# vcom -reportprogress 300 -pedanticerrors -check_synthesis -bindAtCompile ./Control_Unit/CU_HW.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package globals
# -- Loading package myTypes
# -- Compiling entity CU_HARDWIRED
# -- Compiling architecture BEHAVIORAL of CU_HARDWIRED
# ** Warning: ./Control_Unit/CU_HW.vhd(228): (vcom-1400) Synthesis Warning: Signal "cw_mem_rtype" is read in the process but is not in the sensitivity list.
# ** Warning: ./Control_Unit/CU_HW.vhd(230): (vcom-1400) Synthesis Warning: Signal "cw_mem_itype" is read in the process but is not in the sensitivity list.
# End time: 19:28:39 on Oct 18,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 19:28:40 on Oct 18,2022
# vcom -reportprogress 300 -pedanticerrors -check_synthesis -bindAtCompile ./Components/zero_detector/tb_zero_detector.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_zero_detector
# -- Compiling architecture Behavioral of tb_zero_detector
# -- Loading entity zero_detector
# End time: 19:28:40 on Oct 18,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 19:28:40 on Oct 18,2022
# vcom -reportprogress 300 -pedanticerrors -check_synthesis -bindAtCompile ./Components/zero_detector/zero_detector.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity zero_detector
# -- Compiling architecture behavioral of zero_detector
# End time: 19:28:40 on Oct 18,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 19:28:40 on Oct 18,2022
# vcom -reportprogress 300 -pedanticerrors -check_synthesis -bindAtCompile ./Components/sign_extender/sign_extender16.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package globals
# -- Compiling entity SIGN_EXTENTION_16BIT
# -- Compiling architecture BEHAVIOURAL of SIGN_EXTENTION_16BIT
# End time: 19:28:40 on Oct 18,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 19:28:40 on Oct 18,2022
# vcom -reportprogress 300 -pedanticerrors -check_synthesis -bindAtCompile ./Components/sign_extender/sign_extender26.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package globals
# -- Compiling entity SIGN_EXTENTION_26BIT
# -- Compiling architecture BEHAVIOURAL of SIGN_EXTENTION_26BIT
# End time: 19:28:40 on Oct 18,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 19:28:40 on Oct 18,2022
# vcom -reportprogress 300 -pedanticerrors -check_synthesis -bindAtCompile ./Components/sign_extender/tb_sign_extender.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package globals
# -- Compiling entity se_tb
# -- Compiling architecture test of se_tb
# ** Warning: ./Components/sign_extender/tb_sign_extender.vhd(22): (vcom-1253) No default binding for component instance "dut : sign_extender".
#  (No entity named "sign_extender" was found.)
# End time: 19:28:40 on Oct 18,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 19:28:40 on Oct 18,2022
# vcom -reportprogress 300 -pedanticerrors -check_synthesis -bindAtCompile ./Components/Registers/dff.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity DFF
# -- Compiling architecture behavioral of DFF
# ** Warning: ./Components/Registers/dff.vhd(15): Synthesis Warning: Signal 'RESET' appears in the sensitivity list of process 'Process_synch', but it is not used in the clock or reset expressions.
# End time: 19:28:40 on Oct 18,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 19:28:40 on Oct 18,2022
# vcom -reportprogress 300 -pedanticerrors -check_synthesis -bindAtCompile ./Components/Registers/register_generic.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package globals
# -- Compiling entity register_generic
# -- Compiling architecture structural of register_generic
# -- Loading entity DFF
# End time: 19:28:41 on Oct 18,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 19:28:41 on Oct 18,2022
# vcom -reportprogress 300 -pedanticerrors -check_synthesis -bindAtCompile ./Components/RegisterFile/registerfile.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Loading package globals
# -- Compiling entity register_file
# ** Error: ./Components/RegisterFile/registerfile.vhd(19): (vcom-1136) Unknown identifier "NumBitRegisterFile".
# ** Note: ./Components/RegisterFile/registerfile.vhd(29): VHDL Compiler exiting
# End time: 19:28:41 on Oct 18,2022, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# /software/mentor/questa10.7c/questasim/linux_x86_64/vcom failed.
compile_directory
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 19:29:33 on Oct 18,2022
# vcom -reportprogress 300 -pedanticerrors -check_synthesis -bindAtCompile ./Control_Unit/CU_HW.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package globals
# -- Loading package myTypes
# -- Compiling entity CU_HARDWIRED
# -- Compiling architecture BEHAVIORAL of CU_HARDWIRED
# ** Warning: ./Control_Unit/CU_HW.vhd(228): (vcom-1400) Synthesis Warning: Signal "cw_mem_rtype" is read in the process but is not in the sensitivity list.
# ** Warning: ./Control_Unit/CU_HW.vhd(230): (vcom-1400) Synthesis Warning: Signal "cw_mem_itype" is read in the process but is not in the sensitivity list.
# End time: 19:29:33 on Oct 18,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 19:29:34 on Oct 18,2022
# vcom -reportprogress 300 -pedanticerrors -check_synthesis -bindAtCompile ./Components/zero_detector/tb_zero_detector.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_zero_detector
# -- Compiling architecture Behavioral of tb_zero_detector
# -- Loading entity zero_detector
# End time: 19:29:34 on Oct 18,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 19:29:34 on Oct 18,2022
# vcom -reportprogress 300 -pedanticerrors -check_synthesis -bindAtCompile ./Components/zero_detector/zero_detector.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity zero_detector
# -- Compiling architecture behavioral of zero_detector
# End time: 19:29:34 on Oct 18,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 19:29:34 on Oct 18,2022
# vcom -reportprogress 300 -pedanticerrors -check_synthesis -bindAtCompile ./Components/sign_extender/sign_extender16.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package globals
# -- Compiling entity SIGN_EXTENTION_16BIT
# -- Compiling architecture BEHAVIOURAL of SIGN_EXTENTION_16BIT
# End time: 19:29:34 on Oct 18,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 19:29:34 on Oct 18,2022
# vcom -reportprogress 300 -pedanticerrors -check_synthesis -bindAtCompile ./Components/sign_extender/sign_extender26.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package globals
# -- Compiling entity SIGN_EXTENTION_26BIT
# -- Compiling architecture BEHAVIOURAL of SIGN_EXTENTION_26BIT
# End time: 19:29:34 on Oct 18,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 19:29:34 on Oct 18,2022
# vcom -reportprogress 300 -pedanticerrors -check_synthesis -bindAtCompile ./Components/sign_extender/tb_sign_extender.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package globals
# -- Compiling entity se_tb
# -- Compiling architecture test of se_tb
# ** Warning: ./Components/sign_extender/tb_sign_extender.vhd(22): (vcom-1253) No default binding for component instance "dut : sign_extender".
#  (No entity named "sign_extender" was found.)
# End time: 19:29:34 on Oct 18,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 19:29:34 on Oct 18,2022
# vcom -reportprogress 300 -pedanticerrors -check_synthesis -bindAtCompile ./Components/Registers/dff.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity DFF
# -- Compiling architecture behavioral of DFF
# ** Warning: ./Components/Registers/dff.vhd(15): Synthesis Warning: Signal 'RESET' appears in the sensitivity list of process 'Process_synch', but it is not used in the clock or reset expressions.
# End time: 19:29:34 on Oct 18,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 19:29:34 on Oct 18,2022
# vcom -reportprogress 300 -pedanticerrors -check_synthesis -bindAtCompile ./Components/Registers/register_generic.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package globals
# -- Compiling entity register_generic
# -- Compiling architecture structural of register_generic
# -- Loading entity DFF
# End time: 19:29:34 on Oct 18,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 19:29:34 on Oct 18,2022
# vcom -reportprogress 300 -pedanticerrors -check_synthesis -bindAtCompile ./Components/RegisterFile/registerfile.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Loading package globals
# -- Compiling entity register_file
# ** Error: ./Components/RegisterFile/registerfile.vhd(19): (vcom-1136) Unknown identifier "NumBitRegisterFile".
# ** Note: ./Components/RegisterFile/registerfile.vhd(29): VHDL Compiler exiting
# End time: 19:29:35 on Oct 18,2022, Elapsed time: 0:00:01
# Errors: 1, Warnings: 0
# /software/mentor/questa10.7c/questasim/linux_x86_64/vcom failed.
source ./simulation.tcl
compile_directory
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 19:31:01 on Oct 18,2022
# vcom -reportprogress 300 -pedanticerrors -check_synthesis -bindAtCompile ./Control_Unit/CU_HW.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package globals
# -- Loading package myTypes
# -- Compiling entity CU_HARDWIRED
# -- Compiling architecture BEHAVIORAL of CU_HARDWIRED
# ** Warning: ./Control_Unit/CU_HW.vhd(228): (vcom-1400) Synthesis Warning: Signal "cw_mem_rtype" is read in the process but is not in the sensitivity list.
# ** Warning: ./Control_Unit/CU_HW.vhd(230): (vcom-1400) Synthesis Warning: Signal "cw_mem_itype" is read in the process but is not in the sensitivity list.
# End time: 19:31:01 on Oct 18,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 19:31:01 on Oct 18,2022
# vcom -reportprogress 300 -pedanticerrors -check_synthesis -bindAtCompile ./Components/zero_detector/tb_zero_detector.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_zero_detector
# -- Compiling architecture Behavioral of tb_zero_detector
# -- Loading entity zero_detector
# End time: 19:31:01 on Oct 18,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 19:31:01 on Oct 18,2022
# vcom -reportprogress 300 -pedanticerrors -check_synthesis -bindAtCompile ./Components/zero_detector/zero_detector.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity zero_detector
# -- Compiling architecture behavioral of zero_detector
# End time: 19:31:01 on Oct 18,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 19:31:01 on Oct 18,2022
# vcom -reportprogress 300 -pedanticerrors -check_synthesis -bindAtCompile ./Components/sign_extender/sign_extender16.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package globals
# -- Compiling entity SIGN_EXTENTION_16BIT
# -- Compiling architecture BEHAVIOURAL of SIGN_EXTENTION_16BIT
# End time: 19:31:01 on Oct 18,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 19:31:01 on Oct 18,2022
# vcom -reportprogress 300 -pedanticerrors -check_synthesis -bindAtCompile ./Components/sign_extender/sign_extender26.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package globals
# -- Compiling entity SIGN_EXTENTION_26BIT
# -- Compiling architecture BEHAVIOURAL of SIGN_EXTENTION_26BIT
# End time: 19:31:01 on Oct 18,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 19:31:01 on Oct 18,2022
# vcom -reportprogress 300 -pedanticerrors -check_synthesis -bindAtCompile ./Components/sign_extender/tb_sign_extender.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package globals
# -- Compiling entity se_tb
# -- Compiling architecture test of se_tb
# ** Warning: ./Components/sign_extender/tb_sign_extender.vhd(22): (vcom-1253) No default binding for component instance "dut : sign_extender".
#  (No entity named "sign_extender" was found.)
# End time: 19:31:02 on Oct 18,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 1
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 19:31:02 on Oct 18,2022
# vcom -reportprogress 300 -pedanticerrors -check_synthesis -bindAtCompile ./Components/Registers/dff.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity DFF
# -- Compiling architecture behavioral of DFF
# ** Warning: ./Components/Registers/dff.vhd(15): Synthesis Warning: Signal 'RESET' appears in the sensitivity list of process 'Process_synch', but it is not used in the clock or reset expressions.
# End time: 19:31:02 on Oct 18,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 19:31:02 on Oct 18,2022
# vcom -reportprogress 300 -pedanticerrors -check_synthesis -bindAtCompile ./Components/Registers/register_generic.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package globals
# -- Compiling entity register_generic
# -- Compiling architecture structural of register_generic
# -- Loading entity DFF
# End time: 19:31:02 on Oct 18,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 19:31:02 on Oct 18,2022
# vcom -reportprogress 300 -pedanticerrors -check_synthesis -bindAtCompile ./Components/RegisterFile/registerfile.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Loading package globals
# -- Compiling entity register_file
# ** Error: ./Components/RegisterFile/registerfile.vhd(19): (vcom-1136) Unknown identifier "NumBitRegisterFile".
# ** Note: ./Components/RegisterFile/registerfile.vhd(29): VHDL Compiler exiting
# End time: 19:31:02 on Oct 18,2022, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# /software/mentor/questa10.7c/questasim/linux_x86_64/vcom failed.
compile_directory
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 19:32:47 on Oct 18,2022
# vcom -reportprogress 300 -pedanticerrors -check_synthesis -bindAtCompile ./packages/myTypes.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package globals
# -- Compiling package myTypes
# End time: 19:32:47 on Oct 18,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 19:32:47 on Oct 18,2022
# vcom -reportprogress 300 -pedanticerrors -check_synthesis -bindAtCompile ./packages/globals.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package globals
# End time: 19:32:47 on Oct 18,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 19:32:47 on Oct 18,2022
# vcom -reportprogress 300 -pedanticerrors -check_synthesis -bindAtCompile ./Control_Unit/CU_HW.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package globals
# -- Loading package myTypes
# -- Compiling entity CU_HARDWIRED
# -- Compiling architecture BEHAVIORAL of CU_HARDWIRED
# ** Warning: ./Control_Unit/CU_HW.vhd(228): (vcom-1400) Synthesis Warning: Signal "cw_mem_rtype" is read in the process but is not in the sensitivity list.
# ** Warning: ./Control_Unit/CU_HW.vhd(230): (vcom-1400) Synthesis Warning: Signal "cw_mem_itype" is read in the process but is not in the sensitivity list.
# End time: 19:32:47 on Oct 18,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 19:32:47 on Oct 18,2022
# vcom -reportprogress 300 -pedanticerrors -check_synthesis -bindAtCompile ./Components/zero_detector/tb_zero_detector.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_zero_detector
# -- Compiling architecture Behavioral of tb_zero_detector
# -- Loading entity zero_detector
# End time: 19:32:47 on Oct 18,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 19:32:47 on Oct 18,2022
# vcom -reportprogress 300 -pedanticerrors -check_synthesis -bindAtCompile ./Components/zero_detector/zero_detector.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity zero_detector
# -- Compiling architecture behavioral of zero_detector
# End time: 19:32:48 on Oct 18,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 19:32:48 on Oct 18,2022
# vcom -reportprogress 300 -pedanticerrors -check_synthesis -bindAtCompile ./Components/sign_extender/sign_extender16.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package globals
# -- Compiling entity SIGN_EXTENTION_16BIT
# -- Compiling architecture BEHAVIOURAL of SIGN_EXTENTION_16BIT
# End time: 19:32:48 on Oct 18,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 19:32:48 on Oct 18,2022
# vcom -reportprogress 300 -pedanticerrors -check_synthesis -bindAtCompile ./Components/sign_extender/sign_extender26.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package globals
# -- Compiling entity SIGN_EXTENTION_26BIT
# -- Compiling architecture BEHAVIOURAL of SIGN_EXTENTION_26BIT
# End time: 19:32:48 on Oct 18,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 19:32:48 on Oct 18,2022
# vcom -reportprogress 300 -pedanticerrors -check_synthesis -bindAtCompile ./Components/sign_extender/tb_sign_extender.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package globals
# -- Compiling entity se_tb
# -- Compiling architecture test of se_tb
# ** Warning: ./Components/sign_extender/tb_sign_extender.vhd(22): (vcom-1253) No default binding for component instance "dut : sign_extender".
#  (No entity named "sign_extender" was found.)
# End time: 19:32:48 on Oct 18,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 19:32:48 on Oct 18,2022
# vcom -reportprogress 300 -pedanticerrors -check_synthesis -bindAtCompile ./Components/Registers/dff.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity DFF
# -- Compiling architecture behavioral of DFF
# ** Warning: ./Components/Registers/dff.vhd(15): Synthesis Warning: Signal 'RESET' appears in the sensitivity list of process 'Process_synch', but it is not used in the clock or reset expressions.
# End time: 19:32:48 on Oct 18,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 19:32:48 on Oct 18,2022
# vcom -reportprogress 300 -pedanticerrors -check_synthesis -bindAtCompile ./Components/Registers/register_generic.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package globals
# -- Compiling entity register_generic
# -- Compiling architecture structural of register_generic
# -- Loading entity DFF
# End time: 19:32:48 on Oct 18,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 19:32:48 on Oct 18,2022
# vcom -reportprogress 300 -pedanticerrors -check_synthesis -bindAtCompile ./Components/RdMux/RdMux.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package globals
# -- Loading package myTypes
# -- Compiling entity RDMUX
# -- Compiling architecture BEHAVIORAL of RDMUX
# End time: 19:32:48 on Oct 18,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 19:32:48 on Oct 18,2022
# vcom -reportprogress 300 -pedanticerrors -check_synthesis -bindAtCompile ./Components/RdMux/tb_RdMux.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package globals
# -- Loading package myTypes
# -- Compiling entity TB_RDMUX
# -- Compiling architecture TEST of TB_RDMUX
# -- Loading entity RDMUX
# End time: 19:32:49 on Oct 18,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 19:32:49 on Oct 18,2022
# vcom -reportprogress 300 -pedanticerrors -check_synthesis -bindAtCompile ./Components/ProgramCounter/PC.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package globals
# -- Compiling entity PC
# -- Compiling architecture behavioural of PC
# End time: 19:32:49 on Oct 18,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 19:32:49 on Oct 18,2022
# vcom -reportprogress 300 -pedanticerrors -check_synthesis -bindAtCompile ./Components/Memories/IRAM/tb_IRAM.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package globals
# -- Compiling entity TB_IRAM
# -- Compiling architecture TEST of TB_IRAM
# ** Warning: ./Components/Memories/IRAM/tb_IRAM.vhd(26): (vcom-1127) Entity work.iram was not selected for default binding because it is out of date relative to dependency work.mytypes, work.globals. 
# ** Warning: ./Components/Memories/IRAM/tb_IRAM.vhd(26): (vcom-1253) No default binding for component instance "DUT : IRAM".
#  (No entity named "IRAM" was found.)
# -- Compiling configuration CFG_TB_IRAM
# -- Loading entity TB_IRAM
# -- Loading architecture TEST of TB_IRAM
# ** Error (suppressible): (vcom-12) Recompile work.iram(behavioural) after work.iram is recompiled.
# ** Error: (vcom-13) Recompile work.iram(behavioural) because work.mytypes, work.globals have changed.
# ** Error (suppressible): (vcom-12) Recompile work.cfg_iram_behavioral after work.iram, work.iram(behavioural) are recompiled.
# ** Error: (vcom-13) Recompile work.cfg_iram_behavioral because work.mytypes, work.globals have changed.
# ** Error (suppressible): ./Components/Memories/IRAM/tb_IRAM.vhd(44): (vcom-1195) Cannot find expanded name "work.CFG_IRAM_BEHAVIORAL".
# ** Error: ./Components/Memories/IRAM/tb_IRAM.vhd(44): (vcom-1106) Name (expanded name) is not a configuration name.
# ** Error: ./Components/Memories/IRAM/tb_IRAM.vhd(44): Unknown expanded name.
# ** Note: ./Components/Memories/IRAM/tb_IRAM.vhd(47): VHDL Compiler exiting
# End time: 19:32:49 on Oct 18,2022, Elapsed time: 0:00:00
# Errors: 7, Warnings: 2
# /software/mentor/questa10.7c/questasim/linux_x86_64/vcom failed.
