// Seed: 962480982
module module_0;
  logic id_1 = id_1;
  logic id_2;
  ;
  wire id_3;
  assign id_2 = id_3;
endmodule
module module_1 #(
    parameter id_3 = 32'd37
) (
    output supply1 id_0,
    input uwire id_1,
    input tri1 id_2,
    input wire _id_3,
    input supply1 id_4,
    input wor id_5,
    input wor id_6,
    input tri id_7
);
  wire [1 : id_3] id_9;
  wire id_10;
  module_0 modCall_1 ();
  wire id_11;
  localparam id_12 = 1;
  logic [~  1  ==  (  -1  ) : -1 'h0] id_13;
  wire id_14;
  always @(posedge 1);
  wire id_15;
  wire id_16;
endmodule
