verilog xil_defaultlib --include "../../../../linux_base.srcs/sources_1/bd/design_1/ipshared/4868" --include "../../../../linux_base.srcs/sources_1/bd/design_1/ipshared/f8d8/hdl" --include "../../../../linux_base.srcs/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../linux_base.srcs/sources_1/bd/design_1/ipshared/02c8/hdl/verilog" --include "../../../../linux_base.srcs/sources_1/bd/design_1/ipshared/1313/hdl" \
"../../../../linux_base.srcs/sources_1/bd/design_1/ipshared/9097/src/mmcme2_drp.v" \
"../../../bd/design_1/ip/design_1_axi_ethernet_0_0/bd_0/ip/ip_1/synth/common/bd_929b_mac_0_block_reset_sync.v" \
"../../../bd/design_1/ip/design_1_axi_ethernet_0_0/bd_0/ip/ip_1/synth/common/bd_929b_mac_0_block_sync_block.v" \
"../../../bd/design_1/ip/design_1_axi_ethernet_0_0/bd_0/ip/ip_1/synth/bd_929b_mac_0_axi4_lite_ipif_wrapper.v" \
"../../../bd/design_1/ip/design_1_axi_ethernet_0_0/bd_0/ip/ip_1/synth/bd_929b_mac_0_clk_en_gen.v" \
"../../../bd/design_1/ip/design_1_axi_ethernet_0_0/bd_0/ip/ip_1/synth/physical/bd_929b_mac_0_rgmii_v2_0_if.v" \
"../../../bd/design_1/ip/design_1_axi_ethernet_0_0/bd_0/ip/ip_1/synth/statistics/bd_929b_mac_0_vector_decode.v" \
"../../../bd/design_1/ip/design_1_axi_ethernet_0_0/bd_0/ip/ip_1/synth/bd_929b_mac_0_block.v" \
"../../../bd/design_1/ip/design_1_axi_ethernet_0_0/bd_0/ip/ip_1/synth/bd_929b_mac_0_support.v" \
"../../../bd/design_1/ip/design_1_axi_ethernet_0_0/bd_0/ip/ip_1/synth/bd_929b_mac_0_support_clocking.v" \
"../../../bd/design_1/ip/design_1_axi_ethernet_0_0/bd_0/ip/ip_1/synth/bd_929b_mac_0_support_resets.v" \
"../../../bd/design_1/ip/design_1_axi_ethernet_0_0/bd_0/ip/ip_1/synth/bd_929b_mac_0.v" \
"../../../bd/design_1/ip/design_1_axi_ethernet_0_0/bd_0/ip/ip_4/sim/bd_929b_xlconstant_0_0.v" \
"../../../bd/design_1/ip/design_1_axi_ethernet_0_0/bd_0/ip/ip_5/sim/bd_929b_util_vector_logic_0_0.v" \
"../../../bd/design_1/ip/design_1_axi_ethernet_0_0/bd_0/sim/bd_929b.v" \
"../../../bd/design_1/ip/design_1_axi_ethernet_0_0/sim/design_1_axi_ethernet_0_0.v" \
"../../../bd/design_1/ip/design_1_axi_ethernet_0_refclk_0/design_1_axi_ethernet_0_refclk_0_clk_wiz.v" \
"../../../bd/design_1/ip/design_1_axi_ethernet_0_refclk_0/design_1_axi_ethernet_0_refclk_0.v" \
"../../../bd/design_1/ip/design_1_processing_system7_0_0/sim/design_1_processing_system7_0_0.v" \
"../../../bd/design_1/ip/design_1_v_axi4s_vid_out_0_0/sim/design_1_v_axi4s_vid_out_0_0.v" \
"../../../bd/design_1/ip/design_1_xlconcat_0_0/sim/design_1_xlconcat_0_0.v" \
"../../../bd/design_1/ip/design_1_xbar_1/sim/design_1_xbar_1.v" \
"../../../bd/design_1/ip/design_1_xbar_0/sim/design_1_xbar_0.v" \
"../../../bd/design_1/ip/design_1_auto_pc_1/sim/design_1_auto_pc_1.v" \
"../../../bd/design_1/ip/design_1_auto_pc_0/sim/design_1_auto_pc_0.v" \
"../../../bd/design_1/ip/design_1_auto_us_2/sim/design_1_auto_us_2.v" \
"../../../bd/design_1/ip/design_1_auto_us_1/sim/design_1_auto_us_1.v" \
"../../../bd/design_1/ip/design_1_auto_us_0/sim/design_1_auto_us_0.v" \
"../../../bd/design_1/sim/design_1.v" \

verilog xil_defaultlib "glbl.v"

nosort
