<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>e1000_defines.h source code [master/drivers/net/e1000/base/e1000_defines.h] - Woboq Code Browser</title>
<link rel="stylesheet" href="../../../../../../data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="../../../../../../data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="../../../../../../data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="../../../../../../data/jquery/jquery-ui.min.js"></script>
<script>var file = 'master/drivers/net/e1000/base/e1000_defines.h'; var root_path = '../../../../..'; var data_path = '../../../../../../data';</script>
<script src='../../../../../../data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../../..'>master</a>/<a href='../../..'>drivers</a>/<a href='../..'>net</a>/<a href='..'>e1000</a>/<a href='./'>base</a>/<a href='e1000_defines.h.html'>e1000_defines.h</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>/*******************************************************************************</i></td></tr>
<tr><th id="2">2</th><td><i></i></td></tr>
<tr><th id="3">3</th><td><i>Copyright (c) 2001-2015, Intel Corporation</i></td></tr>
<tr><th id="4">4</th><td><i>All rights reserved.</i></td></tr>
<tr><th id="5">5</th><td><i></i></td></tr>
<tr><th id="6">6</th><td><i>Redistribution and use in source and binary forms, with or without</i></td></tr>
<tr><th id="7">7</th><td><i>modification, are permitted provided that the following conditions are met:</i></td></tr>
<tr><th id="8">8</th><td><i></i></td></tr>
<tr><th id="9">9</th><td><i> 1. Redistributions of source code must retain the above copyright notice,</i></td></tr>
<tr><th id="10">10</th><td><i>    this list of conditions and the following disclaimer.</i></td></tr>
<tr><th id="11">11</th><td><i></i></td></tr>
<tr><th id="12">12</th><td><i> 2. Redistributions in binary form must reproduce the above copyright</i></td></tr>
<tr><th id="13">13</th><td><i>    notice, this list of conditions and the following disclaimer in the</i></td></tr>
<tr><th id="14">14</th><td><i>    documentation and/or other materials provided with the distribution.</i></td></tr>
<tr><th id="15">15</th><td><i></i></td></tr>
<tr><th id="16">16</th><td><i> 3. Neither the name of the Intel Corporation nor the names of its</i></td></tr>
<tr><th id="17">17</th><td><i>    contributors may be used to endorse or promote products derived from</i></td></tr>
<tr><th id="18">18</th><td><i>    this software without specific prior written permission.</i></td></tr>
<tr><th id="19">19</th><td><i></i></td></tr>
<tr><th id="20">20</th><td><i>THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"</i></td></tr>
<tr><th id="21">21</th><td><i>AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE</i></td></tr>
<tr><th id="22">22</th><td><i>IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE</i></td></tr>
<tr><th id="23">23</th><td><i>ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE</i></td></tr>
<tr><th id="24">24</th><td><i>LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR</i></td></tr>
<tr><th id="25">25</th><td><i>CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF</i></td></tr>
<tr><th id="26">26</th><td><i>SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS</i></td></tr>
<tr><th id="27">27</th><td><i>INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN</i></td></tr>
<tr><th id="28">28</th><td><i>CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)</i></td></tr>
<tr><th id="29">29</th><td><i>ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE</i></td></tr>
<tr><th id="30">30</th><td><i>POSSIBILITY OF SUCH DAMAGE.</i></td></tr>
<tr><th id="31">31</th><td><i></i></td></tr>
<tr><th id="32">32</th><td><i>***************************************************************************/</i></td></tr>
<tr><th id="33">33</th><td></td></tr>
<tr><th id="34">34</th><td><u>#<span data-ppcond="34">ifndef</span> <span class="macro" data-ref="_M/_E1000_DEFINES_H_">_E1000_DEFINES_H_</span></u></td></tr>
<tr><th id="35">35</th><td><u>#define <dfn class="macro" id="_M/_E1000_DEFINES_H_" data-ref="_M/_E1000_DEFINES_H_">_E1000_DEFINES_H_</dfn></u></td></tr>
<tr><th id="36">36</th><td></td></tr>
<tr><th id="37">37</th><td><i>/* Number of Transmit and Receive Descriptors must be a multiple of 8 */</i></td></tr>
<tr><th id="38">38</th><td><u>#define <dfn class="macro" id="_M/REQ_TX_DESCRIPTOR_MULTIPLE" data-ref="_M/REQ_TX_DESCRIPTOR_MULTIPLE">REQ_TX_DESCRIPTOR_MULTIPLE</dfn>  8</u></td></tr>
<tr><th id="39">39</th><td><u>#define <dfn class="macro" id="_M/REQ_RX_DESCRIPTOR_MULTIPLE" data-ref="_M/REQ_RX_DESCRIPTOR_MULTIPLE">REQ_RX_DESCRIPTOR_MULTIPLE</dfn>  8</u></td></tr>
<tr><th id="40">40</th><td></td></tr>
<tr><th id="41">41</th><td><i>/* Definitions for power management and wakeup registers */</i></td></tr>
<tr><th id="42">42</th><td><i>/* Wake Up Control */</i></td></tr>
<tr><th id="43">43</th><td><u>#define <dfn class="macro" id="_M/E1000_WUC_APME" data-ref="_M/E1000_WUC_APME">E1000_WUC_APME</dfn>		0x00000001 /* APM Enable */</u></td></tr>
<tr><th id="44">44</th><td><u>#define <dfn class="macro" id="_M/E1000_WUC_PME_EN" data-ref="_M/E1000_WUC_PME_EN">E1000_WUC_PME_EN</dfn>	0x00000002 /* PME Enable */</u></td></tr>
<tr><th id="45">45</th><td><u>#define <dfn class="macro" id="_M/E1000_WUC_PME_STATUS" data-ref="_M/E1000_WUC_PME_STATUS">E1000_WUC_PME_STATUS</dfn>	0x00000004 /* PME Status */</u></td></tr>
<tr><th id="46">46</th><td><u>#define <dfn class="macro" id="_M/E1000_WUC_APMPME" data-ref="_M/E1000_WUC_APMPME">E1000_WUC_APMPME</dfn>	0x00000008 /* Assert PME on APM Wakeup */</u></td></tr>
<tr><th id="47">47</th><td><u>#define <dfn class="macro" id="_M/E1000_WUC_PHY_WAKE" data-ref="_M/E1000_WUC_PHY_WAKE">E1000_WUC_PHY_WAKE</dfn>	0x00000100 /* if PHY supports wakeup */</u></td></tr>
<tr><th id="48">48</th><td></td></tr>
<tr><th id="49">49</th><td><i>/* Wake Up Filter Control */</i></td></tr>
<tr><th id="50">50</th><td><u>#define <dfn class="macro" id="_M/E1000_WUFC_LNKC" data-ref="_M/E1000_WUFC_LNKC">E1000_WUFC_LNKC</dfn>	0x00000001 /* Link Status Change Wakeup Enable */</u></td></tr>
<tr><th id="51">51</th><td><u>#define <dfn class="macro" id="_M/E1000_WUFC_MAG" data-ref="_M/E1000_WUFC_MAG">E1000_WUFC_MAG</dfn>	0x00000002 /* Magic Packet Wakeup Enable */</u></td></tr>
<tr><th id="52">52</th><td><u>#define <dfn class="macro" id="_M/E1000_WUFC_EX" data-ref="_M/E1000_WUFC_EX">E1000_WUFC_EX</dfn>	0x00000004 /* Directed Exact Wakeup Enable */</u></td></tr>
<tr><th id="53">53</th><td><u>#define <dfn class="macro" id="_M/E1000_WUFC_MC" data-ref="_M/E1000_WUFC_MC">E1000_WUFC_MC</dfn>	0x00000008 /* Directed Multicast Wakeup Enable */</u></td></tr>
<tr><th id="54">54</th><td><u>#define <dfn class="macro" id="_M/E1000_WUFC_BC" data-ref="_M/E1000_WUFC_BC">E1000_WUFC_BC</dfn>	0x00000010 /* Broadcast Wakeup Enable */</u></td></tr>
<tr><th id="55">55</th><td><u>#define <dfn class="macro" id="_M/E1000_WUFC_ARP" data-ref="_M/E1000_WUFC_ARP">E1000_WUFC_ARP</dfn>	0x00000020 /* ARP Request Packet Wakeup Enable */</u></td></tr>
<tr><th id="56">56</th><td><u>#define <dfn class="macro" id="_M/E1000_WUFC_IPV4" data-ref="_M/E1000_WUFC_IPV4">E1000_WUFC_IPV4</dfn>	0x00000040 /* Directed IPv4 Packet Wakeup Enable */</u></td></tr>
<tr><th id="57">57</th><td><u>#define <dfn class="macro" id="_M/E1000_WUFC_FLX0" data-ref="_M/E1000_WUFC_FLX0">E1000_WUFC_FLX0</dfn>		0x00010000 /* Flexible Filter 0 Enable */</u></td></tr>
<tr><th id="58">58</th><td></td></tr>
<tr><th id="59">59</th><td><i>/* Wake Up Status */</i></td></tr>
<tr><th id="60">60</th><td><u>#define <dfn class="macro" id="_M/E1000_WUS_LNKC" data-ref="_M/E1000_WUS_LNKC">E1000_WUS_LNKC</dfn>		E1000_WUFC_LNKC</u></td></tr>
<tr><th id="61">61</th><td><u>#define <dfn class="macro" id="_M/E1000_WUS_MAG" data-ref="_M/E1000_WUS_MAG">E1000_WUS_MAG</dfn>		E1000_WUFC_MAG</u></td></tr>
<tr><th id="62">62</th><td><u>#define <dfn class="macro" id="_M/E1000_WUS_EX" data-ref="_M/E1000_WUS_EX">E1000_WUS_EX</dfn>		E1000_WUFC_EX</u></td></tr>
<tr><th id="63">63</th><td><u>#define <dfn class="macro" id="_M/E1000_WUS_MC" data-ref="_M/E1000_WUS_MC">E1000_WUS_MC</dfn>		E1000_WUFC_MC</u></td></tr>
<tr><th id="64">64</th><td><u>#define <dfn class="macro" id="_M/E1000_WUS_BC" data-ref="_M/E1000_WUS_BC">E1000_WUS_BC</dfn>		E1000_WUFC_BC</u></td></tr>
<tr><th id="65">65</th><td></td></tr>
<tr><th id="66">66</th><td><i>/* Extended Device Control */</i></td></tr>
<tr><th id="67">67</th><td><u>#define <dfn class="macro" id="_M/E1000_CTRL_EXT_LPCD" data-ref="_M/E1000_CTRL_EXT_LPCD">E1000_CTRL_EXT_LPCD</dfn>		0x00000004 /* LCD Power Cycle Done */</u></td></tr>
<tr><th id="68">68</th><td><u>#define <dfn class="macro" id="_M/E1000_CTRL_EXT_SDP4_DATA" data-ref="_M/E1000_CTRL_EXT_SDP4_DATA">E1000_CTRL_EXT_SDP4_DATA</dfn>	0x00000010 /* SW Definable Pin 4 data */</u></td></tr>
<tr><th id="69">69</th><td><u>#define <dfn class="macro" id="_M/E1000_CTRL_EXT_SDP6_DATA" data-ref="_M/E1000_CTRL_EXT_SDP6_DATA">E1000_CTRL_EXT_SDP6_DATA</dfn>	0x00000040 /* SW Definable Pin 6 data */</u></td></tr>
<tr><th id="70">70</th><td><u>#define <dfn class="macro" id="_M/E1000_CTRL_EXT_SDP3_DATA" data-ref="_M/E1000_CTRL_EXT_SDP3_DATA">E1000_CTRL_EXT_SDP3_DATA</dfn>	0x00000080 /* SW Definable Pin 3 data */</u></td></tr>
<tr><th id="71">71</th><td><i>/* SDP 4/5 (bits 8,9) are reserved in &gt;= 82575 */</i></td></tr>
<tr><th id="72">72</th><td><u>#define <dfn class="macro" id="_M/E1000_CTRL_EXT_SDP4_DIR" data-ref="_M/E1000_CTRL_EXT_SDP4_DIR">E1000_CTRL_EXT_SDP4_DIR</dfn>	0x00000100 /* Direction of SDP4 0=in 1=out */</u></td></tr>
<tr><th id="73">73</th><td><u>#define <dfn class="macro" id="_M/E1000_CTRL_EXT_SDP6_DIR" data-ref="_M/E1000_CTRL_EXT_SDP6_DIR">E1000_CTRL_EXT_SDP6_DIR</dfn>	0x00000400 /* Direction of SDP6 0=in 1=out */</u></td></tr>
<tr><th id="74">74</th><td><u>#define <dfn class="macro" id="_M/E1000_CTRL_EXT_SDP3_DIR" data-ref="_M/E1000_CTRL_EXT_SDP3_DIR">E1000_CTRL_EXT_SDP3_DIR</dfn>	0x00000800 /* Direction of SDP3 0=in 1=out */</u></td></tr>
<tr><th id="75">75</th><td><u>#define <dfn class="macro" id="_M/E1000_CTRL_EXT_FORCE_SMBUS" data-ref="_M/E1000_CTRL_EXT_FORCE_SMBUS">E1000_CTRL_EXT_FORCE_SMBUS</dfn>	0x00000800 /* Force SMBus mode */</u></td></tr>
<tr><th id="76">76</th><td><u>#define <dfn class="macro" id="_M/E1000_CTRL_EXT_EE_RST" data-ref="_M/E1000_CTRL_EXT_EE_RST">E1000_CTRL_EXT_EE_RST</dfn>	0x00002000 /* Reinitialize from EEPROM */</u></td></tr>
<tr><th id="77">77</th><td><i>/* Physical Func Reset Done Indication */</i></td></tr>
<tr><th id="78">78</th><td><u>#define <dfn class="macro" id="_M/E1000_CTRL_EXT_PFRSTD" data-ref="_M/E1000_CTRL_EXT_PFRSTD">E1000_CTRL_EXT_PFRSTD</dfn>	0x00004000</u></td></tr>
<tr><th id="79">79</th><td><u>#define <dfn class="macro" id="_M/E1000_CTRL_EXT_SDLPE" data-ref="_M/E1000_CTRL_EXT_SDLPE">E1000_CTRL_EXT_SDLPE</dfn>	0X00040000  /* SerDes Low Power Enable */</u></td></tr>
<tr><th id="80">80</th><td><u>#define <dfn class="macro" id="_M/E1000_CTRL_EXT_SPD_BYPS" data-ref="_M/E1000_CTRL_EXT_SPD_BYPS">E1000_CTRL_EXT_SPD_BYPS</dfn>	0x00008000 /* Speed Select Bypass */</u></td></tr>
<tr><th id="81">81</th><td><u>#define <dfn class="macro" id="_M/E1000_CTRL_EXT_RO_DIS" data-ref="_M/E1000_CTRL_EXT_RO_DIS">E1000_CTRL_EXT_RO_DIS</dfn>	0x00020000 /* Relaxed Ordering disable */</u></td></tr>
<tr><th id="82">82</th><td><u>#define <dfn class="macro" id="_M/E1000_CTRL_EXT_DMA_DYN_CLK_EN" data-ref="_M/E1000_CTRL_EXT_DMA_DYN_CLK_EN">E1000_CTRL_EXT_DMA_DYN_CLK_EN</dfn>	0x00080000 /* DMA Dynamic Clk Gating */</u></td></tr>
<tr><th id="83">83</th><td><u>#define <dfn class="macro" id="_M/E1000_CTRL_EXT_LINK_MODE_MASK" data-ref="_M/E1000_CTRL_EXT_LINK_MODE_MASK">E1000_CTRL_EXT_LINK_MODE_MASK</dfn>	0x00C00000</u></td></tr>
<tr><th id="84">84</th><td><i>/* Offset of the link mode field in Ctrl Ext register */</i></td></tr>
<tr><th id="85">85</th><td><u>#define <dfn class="macro" id="_M/E1000_CTRL_EXT_LINK_MODE_OFFSET" data-ref="_M/E1000_CTRL_EXT_LINK_MODE_OFFSET">E1000_CTRL_EXT_LINK_MODE_OFFSET</dfn>	22</u></td></tr>
<tr><th id="86">86</th><td><u>#define <dfn class="macro" id="_M/E1000_CTRL_EXT_LINK_MODE_1000BASE_KX" data-ref="_M/E1000_CTRL_EXT_LINK_MODE_1000BASE_KX">E1000_CTRL_EXT_LINK_MODE_1000BASE_KX</dfn>	0x00400000</u></td></tr>
<tr><th id="87">87</th><td><u>#define <dfn class="macro" id="_M/E1000_CTRL_EXT_LINK_MODE_GMII" data-ref="_M/E1000_CTRL_EXT_LINK_MODE_GMII">E1000_CTRL_EXT_LINK_MODE_GMII</dfn>	0x00000000</u></td></tr>
<tr><th id="88">88</th><td><u>#define <dfn class="macro" id="_M/E1000_CTRL_EXT_LINK_MODE_PCIE_SERDES" data-ref="_M/E1000_CTRL_EXT_LINK_MODE_PCIE_SERDES">E1000_CTRL_EXT_LINK_MODE_PCIE_SERDES</dfn>	0x00C00000</u></td></tr>
<tr><th id="89">89</th><td><u>#define <dfn class="macro" id="_M/E1000_CTRL_EXT_LINK_MODE_SGMII" data-ref="_M/E1000_CTRL_EXT_LINK_MODE_SGMII">E1000_CTRL_EXT_LINK_MODE_SGMII</dfn>	0x00800000</u></td></tr>
<tr><th id="90">90</th><td><u>#define <dfn class="macro" id="_M/E1000_CTRL_EXT_EIAME" data-ref="_M/E1000_CTRL_EXT_EIAME">E1000_CTRL_EXT_EIAME</dfn>		0x01000000</u></td></tr>
<tr><th id="91">91</th><td><u>#define <dfn class="macro" id="_M/E1000_CTRL_EXT_IRCA" data-ref="_M/E1000_CTRL_EXT_IRCA">E1000_CTRL_EXT_IRCA</dfn>		0x00000001</u></td></tr>
<tr><th id="92">92</th><td><u>#define <dfn class="macro" id="_M/E1000_CTRL_EXT_DRV_LOAD" data-ref="_M/E1000_CTRL_EXT_DRV_LOAD">E1000_CTRL_EXT_DRV_LOAD</dfn>		0x10000000 /* Drv loaded bit for FW */</u></td></tr>
<tr><th id="93">93</th><td><u>#define <dfn class="macro" id="_M/E1000_CTRL_EXT_IAME" data-ref="_M/E1000_CTRL_EXT_IAME">E1000_CTRL_EXT_IAME</dfn>		0x08000000 /* Int ACK Auto-mask */</u></td></tr>
<tr><th id="94">94</th><td><u>#define <dfn class="macro" id="_M/E1000_CTRL_EXT_PBA_CLR" data-ref="_M/E1000_CTRL_EXT_PBA_CLR">E1000_CTRL_EXT_PBA_CLR</dfn>		0x80000000 /* PBA Clear */</u></td></tr>
<tr><th id="95">95</th><td><u>#define <dfn class="macro" id="_M/E1000_CTRL_EXT_LSECCK" data-ref="_M/E1000_CTRL_EXT_LSECCK">E1000_CTRL_EXT_LSECCK</dfn>		0x00001000</u></td></tr>
<tr><th id="96">96</th><td><u>#define <dfn class="macro" id="_M/E1000_CTRL_EXT_PHYPDEN" data-ref="_M/E1000_CTRL_EXT_PHYPDEN">E1000_CTRL_EXT_PHYPDEN</dfn>		0x00100000</u></td></tr>
<tr><th id="97">97</th><td><u>#define <dfn class="macro" id="_M/E1000_I2CCMD_REG_ADDR_SHIFT" data-ref="_M/E1000_I2CCMD_REG_ADDR_SHIFT">E1000_I2CCMD_REG_ADDR_SHIFT</dfn>	16</u></td></tr>
<tr><th id="98">98</th><td><u>#define <dfn class="macro" id="_M/E1000_I2CCMD_PHY_ADDR_SHIFT" data-ref="_M/E1000_I2CCMD_PHY_ADDR_SHIFT">E1000_I2CCMD_PHY_ADDR_SHIFT</dfn>	24</u></td></tr>
<tr><th id="99">99</th><td><u>#define <dfn class="macro" id="_M/E1000_I2CCMD_OPCODE_READ" data-ref="_M/E1000_I2CCMD_OPCODE_READ">E1000_I2CCMD_OPCODE_READ</dfn>	0x08000000</u></td></tr>
<tr><th id="100">100</th><td><u>#define <dfn class="macro" id="_M/E1000_I2CCMD_OPCODE_WRITE" data-ref="_M/E1000_I2CCMD_OPCODE_WRITE">E1000_I2CCMD_OPCODE_WRITE</dfn>	0x00000000</u></td></tr>
<tr><th id="101">101</th><td><u>#define <dfn class="macro" id="_M/E1000_I2CCMD_READY" data-ref="_M/E1000_I2CCMD_READY">E1000_I2CCMD_READY</dfn>		0x20000000</u></td></tr>
<tr><th id="102">102</th><td><u>#define <dfn class="macro" id="_M/E1000_I2CCMD_ERROR" data-ref="_M/E1000_I2CCMD_ERROR">E1000_I2CCMD_ERROR</dfn>		0x80000000</u></td></tr>
<tr><th id="103">103</th><td><u>#define <dfn class="macro" id="_M/E1000_I2CCMD_SFP_DATA_ADDR" data-ref="_M/E1000_I2CCMD_SFP_DATA_ADDR">E1000_I2CCMD_SFP_DATA_ADDR</dfn>(a)	(0x0000 + (a))</u></td></tr>
<tr><th id="104">104</th><td><u>#define <dfn class="macro" id="_M/E1000_I2CCMD_SFP_DIAG_ADDR" data-ref="_M/E1000_I2CCMD_SFP_DIAG_ADDR">E1000_I2CCMD_SFP_DIAG_ADDR</dfn>(a)	(0x0100 + (a))</u></td></tr>
<tr><th id="105">105</th><td><u>#define <dfn class="macro" id="_M/E1000_MAX_SGMII_PHY_REG_ADDR" data-ref="_M/E1000_MAX_SGMII_PHY_REG_ADDR">E1000_MAX_SGMII_PHY_REG_ADDR</dfn>	255</u></td></tr>
<tr><th id="106">106</th><td><u>#define <dfn class="macro" id="_M/E1000_I2CCMD_PHY_TIMEOUT" data-ref="_M/E1000_I2CCMD_PHY_TIMEOUT">E1000_I2CCMD_PHY_TIMEOUT</dfn>	200</u></td></tr>
<tr><th id="107">107</th><td><u>#define <dfn class="macro" id="_M/E1000_IVAR_VALID" data-ref="_M/E1000_IVAR_VALID">E1000_IVAR_VALID</dfn>	0x80</u></td></tr>
<tr><th id="108">108</th><td><u>#define <dfn class="macro" id="_M/E1000_GPIE_NSICR" data-ref="_M/E1000_GPIE_NSICR">E1000_GPIE_NSICR</dfn>	0x00000001</u></td></tr>
<tr><th id="109">109</th><td><u>#define <dfn class="macro" id="_M/E1000_GPIE_MSIX_MODE" data-ref="_M/E1000_GPIE_MSIX_MODE">E1000_GPIE_MSIX_MODE</dfn>	0x00000010</u></td></tr>
<tr><th id="110">110</th><td><u>#define <dfn class="macro" id="_M/E1000_GPIE_EIAME" data-ref="_M/E1000_GPIE_EIAME">E1000_GPIE_EIAME</dfn>	0x40000000</u></td></tr>
<tr><th id="111">111</th><td><u>#define <dfn class="macro" id="_M/E1000_GPIE_PBA" data-ref="_M/E1000_GPIE_PBA">E1000_GPIE_PBA</dfn>		0x80000000</u></td></tr>
<tr><th id="112">112</th><td></td></tr>
<tr><th id="113">113</th><td><i>/* Receive Descriptor bit definitions */</i></td></tr>
<tr><th id="114">114</th><td><u>#define <dfn class="macro" id="_M/E1000_RXD_STAT_DD" data-ref="_M/E1000_RXD_STAT_DD">E1000_RXD_STAT_DD</dfn>	0x01    /* Descriptor Done */</u></td></tr>
<tr><th id="115">115</th><td><u>#define <dfn class="macro" id="_M/E1000_RXD_STAT_EOP" data-ref="_M/E1000_RXD_STAT_EOP">E1000_RXD_STAT_EOP</dfn>	0x02    /* End of Packet */</u></td></tr>
<tr><th id="116">116</th><td><u>#define <dfn class="macro" id="_M/E1000_RXD_STAT_IXSM" data-ref="_M/E1000_RXD_STAT_IXSM">E1000_RXD_STAT_IXSM</dfn>	0x04    /* Ignore checksum */</u></td></tr>
<tr><th id="117">117</th><td><u>#define <dfn class="macro" id="_M/E1000_RXD_STAT_VP" data-ref="_M/E1000_RXD_STAT_VP">E1000_RXD_STAT_VP</dfn>	0x08    /* IEEE VLAN Packet */</u></td></tr>
<tr><th id="118">118</th><td><u>#define <dfn class="macro" id="_M/E1000_RXD_STAT_UDPCS" data-ref="_M/E1000_RXD_STAT_UDPCS">E1000_RXD_STAT_UDPCS</dfn>	0x10    /* UDP xsum calculated */</u></td></tr>
<tr><th id="119">119</th><td><u>#define <dfn class="macro" id="_M/E1000_RXD_STAT_TCPCS" data-ref="_M/E1000_RXD_STAT_TCPCS">E1000_RXD_STAT_TCPCS</dfn>	0x20    /* TCP xsum calculated */</u></td></tr>
<tr><th id="120">120</th><td><u>#define <dfn class="macro" id="_M/E1000_RXD_STAT_IPCS" data-ref="_M/E1000_RXD_STAT_IPCS">E1000_RXD_STAT_IPCS</dfn>	0x40    /* IP xsum calculated */</u></td></tr>
<tr><th id="121">121</th><td><u>#define <dfn class="macro" id="_M/E1000_RXD_STAT_PIF" data-ref="_M/E1000_RXD_STAT_PIF">E1000_RXD_STAT_PIF</dfn>	0x80    /* passed in-exact filter */</u></td></tr>
<tr><th id="122">122</th><td><u>#define <dfn class="macro" id="_M/E1000_RXD_STAT_IPIDV" data-ref="_M/E1000_RXD_STAT_IPIDV">E1000_RXD_STAT_IPIDV</dfn>	0x200   /* IP identification valid */</u></td></tr>
<tr><th id="123">123</th><td><u>#define <dfn class="macro" id="_M/E1000_RXD_STAT_UDPV" data-ref="_M/E1000_RXD_STAT_UDPV">E1000_RXD_STAT_UDPV</dfn>	0x400   /* Valid UDP checksum */</u></td></tr>
<tr><th id="124">124</th><td><u>#define <dfn class="macro" id="_M/E1000_RXD_STAT_DYNINT" data-ref="_M/E1000_RXD_STAT_DYNINT">E1000_RXD_STAT_DYNINT</dfn>	0x800   /* Pkt caused INT via DYNINT */</u></td></tr>
<tr><th id="125">125</th><td><u>#define <dfn class="macro" id="_M/E1000_RXD_ERR_CE" data-ref="_M/E1000_RXD_ERR_CE">E1000_RXD_ERR_CE</dfn>	0x01    /* CRC Error */</u></td></tr>
<tr><th id="126">126</th><td><u>#define <dfn class="macro" id="_M/E1000_RXD_ERR_SE" data-ref="_M/E1000_RXD_ERR_SE">E1000_RXD_ERR_SE</dfn>	0x02    /* Symbol Error */</u></td></tr>
<tr><th id="127">127</th><td><u>#define <dfn class="macro" id="_M/E1000_RXD_ERR_SEQ" data-ref="_M/E1000_RXD_ERR_SEQ">E1000_RXD_ERR_SEQ</dfn>	0x04    /* Sequence Error */</u></td></tr>
<tr><th id="128">128</th><td><u>#define <dfn class="macro" id="_M/E1000_RXD_ERR_CXE" data-ref="_M/E1000_RXD_ERR_CXE">E1000_RXD_ERR_CXE</dfn>	0x10    /* Carrier Extension Error */</u></td></tr>
<tr><th id="129">129</th><td><u>#define <dfn class="macro" id="_M/E1000_RXD_ERR_TCPE" data-ref="_M/E1000_RXD_ERR_TCPE">E1000_RXD_ERR_TCPE</dfn>	0x20    /* TCP/UDP Checksum Error */</u></td></tr>
<tr><th id="130">130</th><td><u>#define <dfn class="macro" id="_M/E1000_RXD_ERR_IPE" data-ref="_M/E1000_RXD_ERR_IPE">E1000_RXD_ERR_IPE</dfn>	0x40    /* IP Checksum Error */</u></td></tr>
<tr><th id="131">131</th><td><u>#define <dfn class="macro" id="_M/E1000_RXD_ERR_RXE" data-ref="_M/E1000_RXD_ERR_RXE">E1000_RXD_ERR_RXE</dfn>	0x80    /* Rx Data Error */</u></td></tr>
<tr><th id="132">132</th><td><u>#define <dfn class="macro" id="_M/E1000_RXD_SPC_VLAN_MASK" data-ref="_M/E1000_RXD_SPC_VLAN_MASK">E1000_RXD_SPC_VLAN_MASK</dfn>	0x0FFF  /* VLAN ID is in lower 12 bits */</u></td></tr>
<tr><th id="133">133</th><td></td></tr>
<tr><th id="134">134</th><td><u>#define <dfn class="macro" id="_M/E1000_RXDEXT_STATERR_TST" data-ref="_M/E1000_RXDEXT_STATERR_TST">E1000_RXDEXT_STATERR_TST</dfn>	0x00000100 /* Time Stamp taken */</u></td></tr>
<tr><th id="135">135</th><td><u>#define <dfn class="macro" id="_M/E1000_RXDEXT_STATERR_LB" data-ref="_M/E1000_RXDEXT_STATERR_LB">E1000_RXDEXT_STATERR_LB</dfn>		0x00040000</u></td></tr>
<tr><th id="136">136</th><td><u>#define <dfn class="macro" id="_M/E1000_RXDEXT_STATERR_CE" data-ref="_M/E1000_RXDEXT_STATERR_CE">E1000_RXDEXT_STATERR_CE</dfn>		0x01000000</u></td></tr>
<tr><th id="137">137</th><td><u>#define <dfn class="macro" id="_M/E1000_RXDEXT_STATERR_SE" data-ref="_M/E1000_RXDEXT_STATERR_SE">E1000_RXDEXT_STATERR_SE</dfn>		0x02000000</u></td></tr>
<tr><th id="138">138</th><td><u>#define <dfn class="macro" id="_M/E1000_RXDEXT_STATERR_SEQ" data-ref="_M/E1000_RXDEXT_STATERR_SEQ">E1000_RXDEXT_STATERR_SEQ</dfn>	0x04000000</u></td></tr>
<tr><th id="139">139</th><td><u>#define <dfn class="macro" id="_M/E1000_RXDEXT_STATERR_CXE" data-ref="_M/E1000_RXDEXT_STATERR_CXE">E1000_RXDEXT_STATERR_CXE</dfn>	0x10000000</u></td></tr>
<tr><th id="140">140</th><td><u>#define <dfn class="macro" id="_M/E1000_RXDEXT_STATERR_TCPE" data-ref="_M/E1000_RXDEXT_STATERR_TCPE">E1000_RXDEXT_STATERR_TCPE</dfn>	0x20000000</u></td></tr>
<tr><th id="141">141</th><td><u>#define <dfn class="macro" id="_M/E1000_RXDEXT_STATERR_IPE" data-ref="_M/E1000_RXDEXT_STATERR_IPE">E1000_RXDEXT_STATERR_IPE</dfn>	0x40000000</u></td></tr>
<tr><th id="142">142</th><td><u>#define <dfn class="macro" id="_M/E1000_RXDEXT_STATERR_RXE" data-ref="_M/E1000_RXDEXT_STATERR_RXE">E1000_RXDEXT_STATERR_RXE</dfn>	0x80000000</u></td></tr>
<tr><th id="143">143</th><td></td></tr>
<tr><th id="144">144</th><td><i>/* mask to determine if packets should be dropped due to frame errors */</i></td></tr>
<tr><th id="145">145</th><td><u>#define <dfn class="macro" id="_M/E1000_RXD_ERR_FRAME_ERR_MASK" data-ref="_M/E1000_RXD_ERR_FRAME_ERR_MASK">E1000_RXD_ERR_FRAME_ERR_MASK</dfn> ( \</u></td></tr>
<tr><th id="146">146</th><td><u>	E1000_RXD_ERR_CE  |		\</u></td></tr>
<tr><th id="147">147</th><td><u>	E1000_RXD_ERR_SE  |		\</u></td></tr>
<tr><th id="148">148</th><td><u>	E1000_RXD_ERR_SEQ |		\</u></td></tr>
<tr><th id="149">149</th><td><u>	E1000_RXD_ERR_CXE |		\</u></td></tr>
<tr><th id="150">150</th><td><u>	E1000_RXD_ERR_RXE)</u></td></tr>
<tr><th id="151">151</th><td></td></tr>
<tr><th id="152">152</th><td><i>/* Same mask, but for extended and packet split descriptors */</i></td></tr>
<tr><th id="153">153</th><td><u>#define <dfn class="macro" id="_M/E1000_RXDEXT_ERR_FRAME_ERR_MASK" data-ref="_M/E1000_RXDEXT_ERR_FRAME_ERR_MASK">E1000_RXDEXT_ERR_FRAME_ERR_MASK</dfn> ( \</u></td></tr>
<tr><th id="154">154</th><td><u>	E1000_RXDEXT_STATERR_CE  |	\</u></td></tr>
<tr><th id="155">155</th><td><u>	E1000_RXDEXT_STATERR_SE  |	\</u></td></tr>
<tr><th id="156">156</th><td><u>	E1000_RXDEXT_STATERR_SEQ |	\</u></td></tr>
<tr><th id="157">157</th><td><u>	E1000_RXDEXT_STATERR_CXE |	\</u></td></tr>
<tr><th id="158">158</th><td><u>	E1000_RXDEXT_STATERR_RXE)</u></td></tr>
<tr><th id="159">159</th><td></td></tr>
<tr><th id="160">160</th><td><u>#<span data-ppcond="160">if</span> !defined(<span class="macro" data-ref="_M/EXTERNAL_RELEASE">EXTERNAL_RELEASE</span>) || defined(<span class="macro" data-ref="_M/E1000E_MQ">E1000E_MQ</span>)</u></td></tr>
<tr><th id="161">161</th><td><u>#define <dfn class="macro" id="_M/E1000_MRQC_ENABLE_RSS_2Q" data-ref="_M/E1000_MRQC_ENABLE_RSS_2Q">E1000_MRQC_ENABLE_RSS_2Q</dfn>		0x00000001</u></td></tr>
<tr><th id="162">162</th><td><u>#<span data-ppcond="160">endif</span> /* !EXTERNAL_RELEASE || E1000E_MQ */</u></td></tr>
<tr><th id="163">163</th><td><u>#define <dfn class="macro" id="_M/E1000_MRQC_RSS_FIELD_MASK" data-ref="_M/E1000_MRQC_RSS_FIELD_MASK">E1000_MRQC_RSS_FIELD_MASK</dfn>		0xFFFF0000</u></td></tr>
<tr><th id="164">164</th><td><u>#define <dfn class="macro" id="_M/E1000_MRQC_RSS_FIELD_IPV4_TCP" data-ref="_M/E1000_MRQC_RSS_FIELD_IPV4_TCP">E1000_MRQC_RSS_FIELD_IPV4_TCP</dfn>		0x00010000</u></td></tr>
<tr><th id="165">165</th><td><u>#define <dfn class="macro" id="_M/E1000_MRQC_RSS_FIELD_IPV4" data-ref="_M/E1000_MRQC_RSS_FIELD_IPV4">E1000_MRQC_RSS_FIELD_IPV4</dfn>		0x00020000</u></td></tr>
<tr><th id="166">166</th><td><u>#define <dfn class="macro" id="_M/E1000_MRQC_RSS_FIELD_IPV6_TCP_EX" data-ref="_M/E1000_MRQC_RSS_FIELD_IPV6_TCP_EX">E1000_MRQC_RSS_FIELD_IPV6_TCP_EX</dfn>	0x00040000</u></td></tr>
<tr><th id="167">167</th><td><u>#define <dfn class="macro" id="_M/E1000_MRQC_RSS_FIELD_IPV6" data-ref="_M/E1000_MRQC_RSS_FIELD_IPV6">E1000_MRQC_RSS_FIELD_IPV6</dfn>		0x00100000</u></td></tr>
<tr><th id="168">168</th><td><u>#define <dfn class="macro" id="_M/E1000_MRQC_RSS_FIELD_IPV6_TCP" data-ref="_M/E1000_MRQC_RSS_FIELD_IPV6_TCP">E1000_MRQC_RSS_FIELD_IPV6_TCP</dfn>		0x00200000</u></td></tr>
<tr><th id="169">169</th><td></td></tr>
<tr><th id="170">170</th><td><u>#define <dfn class="macro" id="_M/E1000_RXDPS_HDRSTAT_HDRSP" data-ref="_M/E1000_RXDPS_HDRSTAT_HDRSP">E1000_RXDPS_HDRSTAT_HDRSP</dfn>		0x00008000</u></td></tr>
<tr><th id="171">171</th><td></td></tr>
<tr><th id="172">172</th><td><i>/* Management Control */</i></td></tr>
<tr><th id="173">173</th><td><u>#define <dfn class="macro" id="_M/E1000_MANC_SMBUS_EN" data-ref="_M/E1000_MANC_SMBUS_EN">E1000_MANC_SMBUS_EN</dfn>	0x00000001 /* SMBus Enabled - RO */</u></td></tr>
<tr><th id="174">174</th><td><u>#define <dfn class="macro" id="_M/E1000_MANC_ASF_EN" data-ref="_M/E1000_MANC_ASF_EN">E1000_MANC_ASF_EN</dfn>	0x00000002 /* ASF Enabled - RO */</u></td></tr>
<tr><th id="175">175</th><td><u>#define <dfn class="macro" id="_M/E1000_MANC_ARP_EN" data-ref="_M/E1000_MANC_ARP_EN">E1000_MANC_ARP_EN</dfn>	0x00002000 /* Enable ARP Request Filtering */</u></td></tr>
<tr><th id="176">176</th><td><u>#define <dfn class="macro" id="_M/E1000_MANC_RCV_TCO_EN" data-ref="_M/E1000_MANC_RCV_TCO_EN">E1000_MANC_RCV_TCO_EN</dfn>	0x00020000 /* Receive TCO Packets Enabled */</u></td></tr>
<tr><th id="177">177</th><td><u>#define <dfn class="macro" id="_M/E1000_MANC_BLK_PHY_RST_ON_IDE" data-ref="_M/E1000_MANC_BLK_PHY_RST_ON_IDE">E1000_MANC_BLK_PHY_RST_ON_IDE</dfn>	0x00040000 /* Block phy resets */</u></td></tr>
<tr><th id="178">178</th><td><i>/* Enable MAC address filtering */</i></td></tr>
<tr><th id="179">179</th><td><u>#define <dfn class="macro" id="_M/E1000_MANC_EN_MAC_ADDR_FILTER" data-ref="_M/E1000_MANC_EN_MAC_ADDR_FILTER">E1000_MANC_EN_MAC_ADDR_FILTER</dfn>	0x00100000</u></td></tr>
<tr><th id="180">180</th><td><i>/* Enable MNG packets to host memory */</i></td></tr>
<tr><th id="181">181</th><td><u>#define <dfn class="macro" id="_M/E1000_MANC_EN_MNG2HOST" data-ref="_M/E1000_MANC_EN_MNG2HOST">E1000_MANC_EN_MNG2HOST</dfn>		0x00200000</u></td></tr>
<tr><th id="182">182</th><td></td></tr>
<tr><th id="183">183</th><td><u>#define <dfn class="macro" id="_M/E1000_MANC2H_PORT_623" data-ref="_M/E1000_MANC2H_PORT_623">E1000_MANC2H_PORT_623</dfn>		0x00000020 /* Port 0x26f */</u></td></tr>
<tr><th id="184">184</th><td><u>#define <dfn class="macro" id="_M/E1000_MANC2H_PORT_664" data-ref="_M/E1000_MANC2H_PORT_664">E1000_MANC2H_PORT_664</dfn>		0x00000040 /* Port 0x298 */</u></td></tr>
<tr><th id="185">185</th><td><u>#define <dfn class="macro" id="_M/E1000_MDEF_PORT_623" data-ref="_M/E1000_MDEF_PORT_623">E1000_MDEF_PORT_623</dfn>		0x00000800 /* Port 0x26f */</u></td></tr>
<tr><th id="186">186</th><td><u>#define <dfn class="macro" id="_M/E1000_MDEF_PORT_664" data-ref="_M/E1000_MDEF_PORT_664">E1000_MDEF_PORT_664</dfn>		0x00000400 /* Port 0x298 */</u></td></tr>
<tr><th id="187">187</th><td></td></tr>
<tr><th id="188">188</th><td><i>/* Receive Control */</i></td></tr>
<tr><th id="189">189</th><td><u>#define <dfn class="macro" id="_M/E1000_RCTL_RST" data-ref="_M/E1000_RCTL_RST">E1000_RCTL_RST</dfn>		0x00000001 /* Software reset */</u></td></tr>
<tr><th id="190">190</th><td><u>#define <dfn class="macro" id="_M/E1000_RCTL_EN" data-ref="_M/E1000_RCTL_EN">E1000_RCTL_EN</dfn>		0x00000002 /* enable */</u></td></tr>
<tr><th id="191">191</th><td><u>#define <dfn class="macro" id="_M/E1000_RCTL_SBP" data-ref="_M/E1000_RCTL_SBP">E1000_RCTL_SBP</dfn>		0x00000004 /* store bad packet */</u></td></tr>
<tr><th id="192">192</th><td><u>#define <dfn class="macro" id="_M/E1000_RCTL_UPE" data-ref="_M/E1000_RCTL_UPE">E1000_RCTL_UPE</dfn>		0x00000008 /* unicast promisc enable */</u></td></tr>
<tr><th id="193">193</th><td><u>#define <dfn class="macro" id="_M/E1000_RCTL_MPE" data-ref="_M/E1000_RCTL_MPE">E1000_RCTL_MPE</dfn>		0x00000010 /* multicast promisc enable */</u></td></tr>
<tr><th id="194">194</th><td><u>#define <dfn class="macro" id="_M/E1000_RCTL_LPE" data-ref="_M/E1000_RCTL_LPE">E1000_RCTL_LPE</dfn>		0x00000020 /* long packet enable */</u></td></tr>
<tr><th id="195">195</th><td><u>#define <dfn class="macro" id="_M/E1000_RCTL_LBM_NO" data-ref="_M/E1000_RCTL_LBM_NO">E1000_RCTL_LBM_NO</dfn>	0x00000000 /* no loopback mode */</u></td></tr>
<tr><th id="196">196</th><td><u>#define <dfn class="macro" id="_M/E1000_RCTL_LBM_MAC" data-ref="_M/E1000_RCTL_LBM_MAC">E1000_RCTL_LBM_MAC</dfn>	0x00000040 /* MAC loopback mode */</u></td></tr>
<tr><th id="197">197</th><td><u>#define <dfn class="macro" id="_M/E1000_RCTL_LBM_TCVR" data-ref="_M/E1000_RCTL_LBM_TCVR">E1000_RCTL_LBM_TCVR</dfn>	0x000000C0 /* tcvr loopback mode */</u></td></tr>
<tr><th id="198">198</th><td><u>#define <dfn class="macro" id="_M/E1000_RCTL_DTYP_PS" data-ref="_M/E1000_RCTL_DTYP_PS">E1000_RCTL_DTYP_PS</dfn>	0x00000400 /* Packet Split descriptor */</u></td></tr>
<tr><th id="199">199</th><td><u>#define <dfn class="macro" id="_M/E1000_RCTL_RDMTS_HALF" data-ref="_M/E1000_RCTL_RDMTS_HALF">E1000_RCTL_RDMTS_HALF</dfn>	0x00000000 /* Rx desc min thresh size */</u></td></tr>
<tr><th id="200">200</th><td><u>#define <dfn class="macro" id="_M/E1000_RCTL_RDMTS_HEX" data-ref="_M/E1000_RCTL_RDMTS_HEX">E1000_RCTL_RDMTS_HEX</dfn>	0x00010000</u></td></tr>
<tr><th id="201">201</th><td><u>#define <dfn class="macro" id="_M/E1000_RCTL_RDMTS1_HEX" data-ref="_M/E1000_RCTL_RDMTS1_HEX">E1000_RCTL_RDMTS1_HEX</dfn>	E1000_RCTL_RDMTS_HEX</u></td></tr>
<tr><th id="202">202</th><td><u>#define <dfn class="macro" id="_M/E1000_RCTL_MO_SHIFT" data-ref="_M/E1000_RCTL_MO_SHIFT">E1000_RCTL_MO_SHIFT</dfn>	12 /* multicast offset shift */</u></td></tr>
<tr><th id="203">203</th><td><u>#define <dfn class="macro" id="_M/E1000_RCTL_MO_3" data-ref="_M/E1000_RCTL_MO_3">E1000_RCTL_MO_3</dfn>		0x00003000 /* multicast offset 15:4 */</u></td></tr>
<tr><th id="204">204</th><td><u>#define <dfn class="macro" id="_M/E1000_RCTL_BAM" data-ref="_M/E1000_RCTL_BAM">E1000_RCTL_BAM</dfn>		0x00008000 /* broadcast enable */</u></td></tr>
<tr><th id="205">205</th><td><i>/* these buffer sizes are valid if E1000_RCTL_BSEX is 0 */</i></td></tr>
<tr><th id="206">206</th><td><u>#define <dfn class="macro" id="_M/E1000_RCTL_SZ_2048" data-ref="_M/E1000_RCTL_SZ_2048">E1000_RCTL_SZ_2048</dfn>	0x00000000 /* Rx buffer size 2048 */</u></td></tr>
<tr><th id="207">207</th><td><u>#define <dfn class="macro" id="_M/E1000_RCTL_SZ_1024" data-ref="_M/E1000_RCTL_SZ_1024">E1000_RCTL_SZ_1024</dfn>	0x00010000 /* Rx buffer size 1024 */</u></td></tr>
<tr><th id="208">208</th><td><u>#define <dfn class="macro" id="_M/E1000_RCTL_SZ_512" data-ref="_M/E1000_RCTL_SZ_512">E1000_RCTL_SZ_512</dfn>	0x00020000 /* Rx buffer size 512 */</u></td></tr>
<tr><th id="209">209</th><td><u>#define <dfn class="macro" id="_M/E1000_RCTL_SZ_256" data-ref="_M/E1000_RCTL_SZ_256">E1000_RCTL_SZ_256</dfn>	0x00030000 /* Rx buffer size 256 */</u></td></tr>
<tr><th id="210">210</th><td><i>/* these buffer sizes are valid if E1000_RCTL_BSEX is 1 */</i></td></tr>
<tr><th id="211">211</th><td><u>#define <dfn class="macro" id="_M/E1000_RCTL_SZ_16384" data-ref="_M/E1000_RCTL_SZ_16384">E1000_RCTL_SZ_16384</dfn>	0x00010000 /* Rx buffer size 16384 */</u></td></tr>
<tr><th id="212">212</th><td><u>#define <dfn class="macro" id="_M/E1000_RCTL_SZ_8192" data-ref="_M/E1000_RCTL_SZ_8192">E1000_RCTL_SZ_8192</dfn>	0x00020000 /* Rx buffer size 8192 */</u></td></tr>
<tr><th id="213">213</th><td><u>#define <dfn class="macro" id="_M/E1000_RCTL_SZ_4096" data-ref="_M/E1000_RCTL_SZ_4096">E1000_RCTL_SZ_4096</dfn>	0x00030000 /* Rx buffer size 4096 */</u></td></tr>
<tr><th id="214">214</th><td><u>#define <dfn class="macro" id="_M/E1000_RCTL_VFE" data-ref="_M/E1000_RCTL_VFE">E1000_RCTL_VFE</dfn>		0x00040000 /* vlan filter enable */</u></td></tr>
<tr><th id="215">215</th><td><u>#define <dfn class="macro" id="_M/E1000_RCTL_CFIEN" data-ref="_M/E1000_RCTL_CFIEN">E1000_RCTL_CFIEN</dfn>	0x00080000 /* canonical form enable */</u></td></tr>
<tr><th id="216">216</th><td><u>#define <dfn class="macro" id="_M/E1000_RCTL_CFI" data-ref="_M/E1000_RCTL_CFI">E1000_RCTL_CFI</dfn>		0x00100000 /* canonical form indicator */</u></td></tr>
<tr><th id="217">217</th><td><u>#define <dfn class="macro" id="_M/E1000_RCTL_DPF" data-ref="_M/E1000_RCTL_DPF">E1000_RCTL_DPF</dfn>		0x00400000 /* discard pause frames */</u></td></tr>
<tr><th id="218">218</th><td><u>#define <dfn class="macro" id="_M/E1000_RCTL_PMCF" data-ref="_M/E1000_RCTL_PMCF">E1000_RCTL_PMCF</dfn>		0x00800000 /* pass MAC control frames */</u></td></tr>
<tr><th id="219">219</th><td><u>#define <dfn class="macro" id="_M/E1000_RCTL_BSEX" data-ref="_M/E1000_RCTL_BSEX">E1000_RCTL_BSEX</dfn>		0x02000000 /* Buffer size extension */</u></td></tr>
<tr><th id="220">220</th><td><u>#define <dfn class="macro" id="_M/E1000_RCTL_SECRC" data-ref="_M/E1000_RCTL_SECRC">E1000_RCTL_SECRC</dfn>	0x04000000 /* Strip Ethernet CRC */</u></td></tr>
<tr><th id="221">221</th><td></td></tr>
<tr><th id="222">222</th><td><i>/* Use byte values for the following shift parameters</i></td></tr>
<tr><th id="223">223</th><td><i> * Usage:</i></td></tr>
<tr><th id="224">224</th><td><i> *     psrctl |= (((ROUNDUP(value0, 128) &gt;&gt; E1000_PSRCTL_BSIZE0_SHIFT) &amp;</i></td></tr>
<tr><th id="225">225</th><td><i> *		  E1000_PSRCTL_BSIZE0_MASK) |</i></td></tr>
<tr><th id="226">226</th><td><i> *		((ROUNDUP(value1, 1024) &gt;&gt; E1000_PSRCTL_BSIZE1_SHIFT) &amp;</i></td></tr>
<tr><th id="227">227</th><td><i> *		  E1000_PSRCTL_BSIZE1_MASK) |</i></td></tr>
<tr><th id="228">228</th><td><i> *		((ROUNDUP(value2, 1024) &lt;&lt; E1000_PSRCTL_BSIZE2_SHIFT) &amp;</i></td></tr>
<tr><th id="229">229</th><td><i> *		  E1000_PSRCTL_BSIZE2_MASK) |</i></td></tr>
<tr><th id="230">230</th><td><i> *		((ROUNDUP(value3, 1024) &lt;&lt; E1000_PSRCTL_BSIZE3_SHIFT) |;</i></td></tr>
<tr><th id="231">231</th><td><i> *		  E1000_PSRCTL_BSIZE3_MASK))</i></td></tr>
<tr><th id="232">232</th><td><i> * where value0 = [128..16256],  default=256</i></td></tr>
<tr><th id="233">233</th><td><i> *       value1 = [1024..64512], default=4096</i></td></tr>
<tr><th id="234">234</th><td><i> *       value2 = [0..64512],    default=4096</i></td></tr>
<tr><th id="235">235</th><td><i> *       value3 = [0..64512],    default=0</i></td></tr>
<tr><th id="236">236</th><td><i> */</i></td></tr>
<tr><th id="237">237</th><td></td></tr>
<tr><th id="238">238</th><td><u>#define <dfn class="macro" id="_M/E1000_PSRCTL_BSIZE0_MASK" data-ref="_M/E1000_PSRCTL_BSIZE0_MASK">E1000_PSRCTL_BSIZE0_MASK</dfn>	0x0000007F</u></td></tr>
<tr><th id="239">239</th><td><u>#define <dfn class="macro" id="_M/E1000_PSRCTL_BSIZE1_MASK" data-ref="_M/E1000_PSRCTL_BSIZE1_MASK">E1000_PSRCTL_BSIZE1_MASK</dfn>	0x00003F00</u></td></tr>
<tr><th id="240">240</th><td><u>#define <dfn class="macro" id="_M/E1000_PSRCTL_BSIZE2_MASK" data-ref="_M/E1000_PSRCTL_BSIZE2_MASK">E1000_PSRCTL_BSIZE2_MASK</dfn>	0x003F0000</u></td></tr>
<tr><th id="241">241</th><td><u>#define <dfn class="macro" id="_M/E1000_PSRCTL_BSIZE3_MASK" data-ref="_M/E1000_PSRCTL_BSIZE3_MASK">E1000_PSRCTL_BSIZE3_MASK</dfn>	0x3F000000</u></td></tr>
<tr><th id="242">242</th><td></td></tr>
<tr><th id="243">243</th><td><u>#define <dfn class="macro" id="_M/E1000_PSRCTL_BSIZE0_SHIFT" data-ref="_M/E1000_PSRCTL_BSIZE0_SHIFT">E1000_PSRCTL_BSIZE0_SHIFT</dfn>	7    /* Shift _right_ 7 */</u></td></tr>
<tr><th id="244">244</th><td><u>#define <dfn class="macro" id="_M/E1000_PSRCTL_BSIZE1_SHIFT" data-ref="_M/E1000_PSRCTL_BSIZE1_SHIFT">E1000_PSRCTL_BSIZE1_SHIFT</dfn>	2    /* Shift _right_ 2 */</u></td></tr>
<tr><th id="245">245</th><td><u>#define <dfn class="macro" id="_M/E1000_PSRCTL_BSIZE2_SHIFT" data-ref="_M/E1000_PSRCTL_BSIZE2_SHIFT">E1000_PSRCTL_BSIZE2_SHIFT</dfn>	6    /* Shift _left_ 6 */</u></td></tr>
<tr><th id="246">246</th><td><u>#define <dfn class="macro" id="_M/E1000_PSRCTL_BSIZE3_SHIFT" data-ref="_M/E1000_PSRCTL_BSIZE3_SHIFT">E1000_PSRCTL_BSIZE3_SHIFT</dfn>	14   /* Shift _left_ 14 */</u></td></tr>
<tr><th id="247">247</th><td></td></tr>
<tr><th id="248">248</th><td><i>/* SWFW_SYNC Definitions */</i></td></tr>
<tr><th id="249">249</th><td><u>#define <dfn class="macro" id="_M/E1000_SWFW_EEP_SM" data-ref="_M/E1000_SWFW_EEP_SM">E1000_SWFW_EEP_SM</dfn>	0x01</u></td></tr>
<tr><th id="250">250</th><td><u>#define <dfn class="macro" id="_M/E1000_SWFW_PHY0_SM" data-ref="_M/E1000_SWFW_PHY0_SM">E1000_SWFW_PHY0_SM</dfn>	0x02</u></td></tr>
<tr><th id="251">251</th><td><u>#define <dfn class="macro" id="_M/E1000_SWFW_PHY1_SM" data-ref="_M/E1000_SWFW_PHY1_SM">E1000_SWFW_PHY1_SM</dfn>	0x04</u></td></tr>
<tr><th id="252">252</th><td><u>#define <dfn class="macro" id="_M/E1000_SWFW_CSR_SM" data-ref="_M/E1000_SWFW_CSR_SM">E1000_SWFW_CSR_SM</dfn>	0x08</u></td></tr>
<tr><th id="253">253</th><td><u>#define <dfn class="macro" id="_M/E1000_SWFW_PHY2_SM" data-ref="_M/E1000_SWFW_PHY2_SM">E1000_SWFW_PHY2_SM</dfn>	0x20</u></td></tr>
<tr><th id="254">254</th><td><u>#define <dfn class="macro" id="_M/E1000_SWFW_PHY3_SM" data-ref="_M/E1000_SWFW_PHY3_SM">E1000_SWFW_PHY3_SM</dfn>	0x40</u></td></tr>
<tr><th id="255">255</th><td><u>#define <dfn class="macro" id="_M/E1000_SWFW_SW_MNG_SM" data-ref="_M/E1000_SWFW_SW_MNG_SM">E1000_SWFW_SW_MNG_SM</dfn>	0x400</u></td></tr>
<tr><th id="256">256</th><td></td></tr>
<tr><th id="257">257</th><td><i>/* Device Control */</i></td></tr>
<tr><th id="258">258</th><td><u>#define <dfn class="macro" id="_M/E1000_CTRL_FD" data-ref="_M/E1000_CTRL_FD">E1000_CTRL_FD</dfn>		0x00000001  /* Full duplex.0=half; 1=full */</u></td></tr>
<tr><th id="259">259</th><td><u>#define <dfn class="macro" id="_M/E1000_CTRL_PRIOR" data-ref="_M/E1000_CTRL_PRIOR">E1000_CTRL_PRIOR</dfn>	0x00000004  /* Priority on PCI. 0=rx,1=fair */</u></td></tr>
<tr><th id="260">260</th><td><u>#define <dfn class="macro" id="_M/E1000_CTRL_GIO_MASTER_DISABLE" data-ref="_M/E1000_CTRL_GIO_MASTER_DISABLE">E1000_CTRL_GIO_MASTER_DISABLE</dfn> 0x00000004 /*Blocks new Master reqs */</u></td></tr>
<tr><th id="261">261</th><td><u>#define <dfn class="macro" id="_M/E1000_CTRL_LRST" data-ref="_M/E1000_CTRL_LRST">E1000_CTRL_LRST</dfn>		0x00000008  /* Link reset. 0=normal,1=reset */</u></td></tr>
<tr><th id="262">262</th><td><u>#define <dfn class="macro" id="_M/E1000_CTRL_ASDE" data-ref="_M/E1000_CTRL_ASDE">E1000_CTRL_ASDE</dfn>		0x00000020  /* Auto-speed detect enable */</u></td></tr>
<tr><th id="263">263</th><td><u>#define <dfn class="macro" id="_M/E1000_CTRL_SLU" data-ref="_M/E1000_CTRL_SLU">E1000_CTRL_SLU</dfn>		0x00000040  /* Set link up (Force Link) */</u></td></tr>
<tr><th id="264">264</th><td><u>#define <dfn class="macro" id="_M/E1000_CTRL_ILOS" data-ref="_M/E1000_CTRL_ILOS">E1000_CTRL_ILOS</dfn>		0x00000080  /* Invert Loss-Of Signal */</u></td></tr>
<tr><th id="265">265</th><td><u>#define <dfn class="macro" id="_M/E1000_CTRL_SPD_SEL" data-ref="_M/E1000_CTRL_SPD_SEL">E1000_CTRL_SPD_SEL</dfn>	0x00000300  /* Speed Select Mask */</u></td></tr>
<tr><th id="266">266</th><td><u>#define <dfn class="macro" id="_M/E1000_CTRL_SPD_10" data-ref="_M/E1000_CTRL_SPD_10">E1000_CTRL_SPD_10</dfn>	0x00000000  /* Force 10Mb */</u></td></tr>
<tr><th id="267">267</th><td><u>#define <dfn class="macro" id="_M/E1000_CTRL_SPD_100" data-ref="_M/E1000_CTRL_SPD_100">E1000_CTRL_SPD_100</dfn>	0x00000100  /* Force 100Mb */</u></td></tr>
<tr><th id="268">268</th><td><u>#define <dfn class="macro" id="_M/E1000_CTRL_SPD_1000" data-ref="_M/E1000_CTRL_SPD_1000">E1000_CTRL_SPD_1000</dfn>	0x00000200  /* Force 1Gb */</u></td></tr>
<tr><th id="269">269</th><td><u>#define <dfn class="macro" id="_M/E1000_CTRL_FRCSPD" data-ref="_M/E1000_CTRL_FRCSPD">E1000_CTRL_FRCSPD</dfn>	0x00000800  /* Force Speed */</u></td></tr>
<tr><th id="270">270</th><td><u>#define <dfn class="macro" id="_M/E1000_CTRL_FRCDPX" data-ref="_M/E1000_CTRL_FRCDPX">E1000_CTRL_FRCDPX</dfn>	0x00001000  /* Force Duplex */</u></td></tr>
<tr><th id="271">271</th><td><u>#define <dfn class="macro" id="_M/E1000_CTRL_LANPHYPC_OVERRIDE" data-ref="_M/E1000_CTRL_LANPHYPC_OVERRIDE">E1000_CTRL_LANPHYPC_OVERRIDE</dfn>	0x00010000 /* SW control of LANPHYPC */</u></td></tr>
<tr><th id="272">272</th><td><u>#define <dfn class="macro" id="_M/E1000_CTRL_LANPHYPC_VALUE" data-ref="_M/E1000_CTRL_LANPHYPC_VALUE">E1000_CTRL_LANPHYPC_VALUE</dfn>	0x00020000 /* SW value of LANPHYPC */</u></td></tr>
<tr><th id="273">273</th><td><u>#define <dfn class="macro" id="_M/E1000_CTRL_MEHE" data-ref="_M/E1000_CTRL_MEHE">E1000_CTRL_MEHE</dfn>		0x00080000 /* Memory Error Handling Enable */</u></td></tr>
<tr><th id="274">274</th><td><u>#define <dfn class="macro" id="_M/E1000_CTRL_SWDPIN0" data-ref="_M/E1000_CTRL_SWDPIN0">E1000_CTRL_SWDPIN0</dfn>	0x00040000 /* SWDPIN 0 value */</u></td></tr>
<tr><th id="275">275</th><td><u>#define <dfn class="macro" id="_M/E1000_CTRL_SWDPIN1" data-ref="_M/E1000_CTRL_SWDPIN1">E1000_CTRL_SWDPIN1</dfn>	0x00080000 /* SWDPIN 1 value */</u></td></tr>
<tr><th id="276">276</th><td><u>#define <dfn class="macro" id="_M/E1000_CTRL_SWDPIN2" data-ref="_M/E1000_CTRL_SWDPIN2">E1000_CTRL_SWDPIN2</dfn>	0x00100000 /* SWDPIN 2 value */</u></td></tr>
<tr><th id="277">277</th><td><u>#define <dfn class="macro" id="_M/E1000_CTRL_ADVD3WUC" data-ref="_M/E1000_CTRL_ADVD3WUC">E1000_CTRL_ADVD3WUC</dfn>	0x00100000 /* D3 WUC */</u></td></tr>
<tr><th id="278">278</th><td><u>#define <dfn class="macro" id="_M/E1000_CTRL_EN_PHY_PWR_MGMT" data-ref="_M/E1000_CTRL_EN_PHY_PWR_MGMT">E1000_CTRL_EN_PHY_PWR_MGMT</dfn>	0x00200000 /* PHY PM enable */</u></td></tr>
<tr><th id="279">279</th><td><u>#define <dfn class="macro" id="_M/E1000_CTRL_SWDPIN3" data-ref="_M/E1000_CTRL_SWDPIN3">E1000_CTRL_SWDPIN3</dfn>	0x00200000 /* SWDPIN 3 value */</u></td></tr>
<tr><th id="280">280</th><td><u>#define <dfn class="macro" id="_M/E1000_CTRL_SWDPIO0" data-ref="_M/E1000_CTRL_SWDPIO0">E1000_CTRL_SWDPIO0</dfn>	0x00400000 /* SWDPIN 0 Input or output */</u></td></tr>
<tr><th id="281">281</th><td><u>#define <dfn class="macro" id="_M/E1000_CTRL_SWDPIO2" data-ref="_M/E1000_CTRL_SWDPIO2">E1000_CTRL_SWDPIO2</dfn>	0x01000000 /* SWDPIN 2 input or output */</u></td></tr>
<tr><th id="282">282</th><td><u>#define <dfn class="macro" id="_M/E1000_CTRL_SWDPIO3" data-ref="_M/E1000_CTRL_SWDPIO3">E1000_CTRL_SWDPIO3</dfn>	0x02000000 /* SWDPIN 3 input or output */</u></td></tr>
<tr><th id="283">283</th><td><u>#define <dfn class="macro" id="_M/E1000_CTRL_RST" data-ref="_M/E1000_CTRL_RST">E1000_CTRL_RST</dfn>		0x04000000 /* Global reset */</u></td></tr>
<tr><th id="284">284</th><td><u>#define <dfn class="macro" id="_M/E1000_CTRL_RFCE" data-ref="_M/E1000_CTRL_RFCE">E1000_CTRL_RFCE</dfn>		0x08000000 /* Receive Flow Control enable */</u></td></tr>
<tr><th id="285">285</th><td><u>#define <dfn class="macro" id="_M/E1000_CTRL_TFCE" data-ref="_M/E1000_CTRL_TFCE">E1000_CTRL_TFCE</dfn>		0x10000000 /* Transmit flow control enable */</u></td></tr>
<tr><th id="286">286</th><td><u>#define <dfn class="macro" id="_M/E1000_CTRL_VME" data-ref="_M/E1000_CTRL_VME">E1000_CTRL_VME</dfn>		0x40000000 /* IEEE VLAN mode enable */</u></td></tr>
<tr><th id="287">287</th><td><u>#define <dfn class="macro" id="_M/E1000_CTRL_PHY_RST" data-ref="_M/E1000_CTRL_PHY_RST">E1000_CTRL_PHY_RST</dfn>	0x80000000 /* PHY Reset */</u></td></tr>
<tr><th id="288">288</th><td><u>#define <dfn class="macro" id="_M/E1000_CTRL_I2C_ENA" data-ref="_M/E1000_CTRL_I2C_ENA">E1000_CTRL_I2C_ENA</dfn>	0x02000000 /* I2C enable */</u></td></tr>
<tr><th id="289">289</th><td></td></tr>
<tr><th id="290">290</th><td><u>#define <dfn class="macro" id="_M/E1000_CTRL_MDIO_DIR" data-ref="_M/E1000_CTRL_MDIO_DIR">E1000_CTRL_MDIO_DIR</dfn>		E1000_CTRL_SWDPIO2</u></td></tr>
<tr><th id="291">291</th><td><u>#define <dfn class="macro" id="_M/E1000_CTRL_MDIO" data-ref="_M/E1000_CTRL_MDIO">E1000_CTRL_MDIO</dfn>			E1000_CTRL_SWDPIN2</u></td></tr>
<tr><th id="292">292</th><td><u>#define <dfn class="macro" id="_M/E1000_CTRL_MDC_DIR" data-ref="_M/E1000_CTRL_MDC_DIR">E1000_CTRL_MDC_DIR</dfn>		E1000_CTRL_SWDPIO3</u></td></tr>
<tr><th id="293">293</th><td><u>#define <dfn class="macro" id="_M/E1000_CTRL_MDC" data-ref="_M/E1000_CTRL_MDC">E1000_CTRL_MDC</dfn>			E1000_CTRL_SWDPIN3</u></td></tr>
<tr><th id="294">294</th><td></td></tr>
<tr><th id="295">295</th><td><u>#define <dfn class="macro" id="_M/E1000_CONNSW_ENRGSRC" data-ref="_M/E1000_CONNSW_ENRGSRC">E1000_CONNSW_ENRGSRC</dfn>		0x4</u></td></tr>
<tr><th id="296">296</th><td><u>#define <dfn class="macro" id="_M/E1000_CONNSW_PHYSD" data-ref="_M/E1000_CONNSW_PHYSD">E1000_CONNSW_PHYSD</dfn>		0x400</u></td></tr>
<tr><th id="297">297</th><td><u>#define <dfn class="macro" id="_M/E1000_CONNSW_PHY_PDN" data-ref="_M/E1000_CONNSW_PHY_PDN">E1000_CONNSW_PHY_PDN</dfn>		0x800</u></td></tr>
<tr><th id="298">298</th><td><u>#define <dfn class="macro" id="_M/E1000_CONNSW_SERDESD" data-ref="_M/E1000_CONNSW_SERDESD">E1000_CONNSW_SERDESD</dfn>		0x200</u></td></tr>
<tr><th id="299">299</th><td><u>#define <dfn class="macro" id="_M/E1000_CONNSW_AUTOSENSE_CONF" data-ref="_M/E1000_CONNSW_AUTOSENSE_CONF">E1000_CONNSW_AUTOSENSE_CONF</dfn>	0x2</u></td></tr>
<tr><th id="300">300</th><td><u>#define <dfn class="macro" id="_M/E1000_CONNSW_AUTOSENSE_EN" data-ref="_M/E1000_CONNSW_AUTOSENSE_EN">E1000_CONNSW_AUTOSENSE_EN</dfn>	0x1</u></td></tr>
<tr><th id="301">301</th><td><u>#define <dfn class="macro" id="_M/E1000_PCS_CFG_PCS_EN" data-ref="_M/E1000_PCS_CFG_PCS_EN">E1000_PCS_CFG_PCS_EN</dfn>		8</u></td></tr>
<tr><th id="302">302</th><td><u>#define <dfn class="macro" id="_M/E1000_PCS_LCTL_FLV_LINK_UP" data-ref="_M/E1000_PCS_LCTL_FLV_LINK_UP">E1000_PCS_LCTL_FLV_LINK_UP</dfn>	1</u></td></tr>
<tr><th id="303">303</th><td><u>#define <dfn class="macro" id="_M/E1000_PCS_LCTL_FSV_10" data-ref="_M/E1000_PCS_LCTL_FSV_10">E1000_PCS_LCTL_FSV_10</dfn>		0</u></td></tr>
<tr><th id="304">304</th><td><u>#define <dfn class="macro" id="_M/E1000_PCS_LCTL_FSV_100" data-ref="_M/E1000_PCS_LCTL_FSV_100">E1000_PCS_LCTL_FSV_100</dfn>		2</u></td></tr>
<tr><th id="305">305</th><td><u>#define <dfn class="macro" id="_M/E1000_PCS_LCTL_FSV_1000" data-ref="_M/E1000_PCS_LCTL_FSV_1000">E1000_PCS_LCTL_FSV_1000</dfn>		4</u></td></tr>
<tr><th id="306">306</th><td><u>#define <dfn class="macro" id="_M/E1000_PCS_LCTL_FDV_FULL" data-ref="_M/E1000_PCS_LCTL_FDV_FULL">E1000_PCS_LCTL_FDV_FULL</dfn>		8</u></td></tr>
<tr><th id="307">307</th><td><u>#define <dfn class="macro" id="_M/E1000_PCS_LCTL_FSD" data-ref="_M/E1000_PCS_LCTL_FSD">E1000_PCS_LCTL_FSD</dfn>		0x10</u></td></tr>
<tr><th id="308">308</th><td><u>#define <dfn class="macro" id="_M/E1000_PCS_LCTL_FORCE_LINK" data-ref="_M/E1000_PCS_LCTL_FORCE_LINK">E1000_PCS_LCTL_FORCE_LINK</dfn>	0x20</u></td></tr>
<tr><th id="309">309</th><td><u>#define <dfn class="macro" id="_M/E1000_PCS_LCTL_FORCE_FCTRL" data-ref="_M/E1000_PCS_LCTL_FORCE_FCTRL">E1000_PCS_LCTL_FORCE_FCTRL</dfn>	0x80</u></td></tr>
<tr><th id="310">310</th><td><u>#define <dfn class="macro" id="_M/E1000_PCS_LCTL_AN_ENABLE" data-ref="_M/E1000_PCS_LCTL_AN_ENABLE">E1000_PCS_LCTL_AN_ENABLE</dfn>	0x10000</u></td></tr>
<tr><th id="311">311</th><td><u>#define <dfn class="macro" id="_M/E1000_PCS_LCTL_AN_RESTART" data-ref="_M/E1000_PCS_LCTL_AN_RESTART">E1000_PCS_LCTL_AN_RESTART</dfn>	0x20000</u></td></tr>
<tr><th id="312">312</th><td><u>#define <dfn class="macro" id="_M/E1000_PCS_LCTL_AN_TIMEOUT" data-ref="_M/E1000_PCS_LCTL_AN_TIMEOUT">E1000_PCS_LCTL_AN_TIMEOUT</dfn>	0x40000</u></td></tr>
<tr><th id="313">313</th><td><u>#define <dfn class="macro" id="_M/E1000_ENABLE_SERDES_LOOPBACK" data-ref="_M/E1000_ENABLE_SERDES_LOOPBACK">E1000_ENABLE_SERDES_LOOPBACK</dfn>	0x0410</u></td></tr>
<tr><th id="314">314</th><td></td></tr>
<tr><th id="315">315</th><td><u>#define <dfn class="macro" id="_M/E1000_PCS_LSTS_LINK_OK" data-ref="_M/E1000_PCS_LSTS_LINK_OK">E1000_PCS_LSTS_LINK_OK</dfn>		1</u></td></tr>
<tr><th id="316">316</th><td><u>#define <dfn class="macro" id="_M/E1000_PCS_LSTS_SPEED_100" data-ref="_M/E1000_PCS_LSTS_SPEED_100">E1000_PCS_LSTS_SPEED_100</dfn>	2</u></td></tr>
<tr><th id="317">317</th><td><u>#define <dfn class="macro" id="_M/E1000_PCS_LSTS_SPEED_1000" data-ref="_M/E1000_PCS_LSTS_SPEED_1000">E1000_PCS_LSTS_SPEED_1000</dfn>	4</u></td></tr>
<tr><th id="318">318</th><td><u>#define <dfn class="macro" id="_M/E1000_PCS_LSTS_DUPLEX_FULL" data-ref="_M/E1000_PCS_LSTS_DUPLEX_FULL">E1000_PCS_LSTS_DUPLEX_FULL</dfn>	8</u></td></tr>
<tr><th id="319">319</th><td><u>#define <dfn class="macro" id="_M/E1000_PCS_LSTS_SYNK_OK" data-ref="_M/E1000_PCS_LSTS_SYNK_OK">E1000_PCS_LSTS_SYNK_OK</dfn>		0x10</u></td></tr>
<tr><th id="320">320</th><td><u>#define <dfn class="macro" id="_M/E1000_PCS_LSTS_AN_COMPLETE" data-ref="_M/E1000_PCS_LSTS_AN_COMPLETE">E1000_PCS_LSTS_AN_COMPLETE</dfn>	0x10000</u></td></tr>
<tr><th id="321">321</th><td></td></tr>
<tr><th id="322">322</th><td><i>/* Device Status */</i></td></tr>
<tr><th id="323">323</th><td><u>#define <dfn class="macro" id="_M/E1000_STATUS_FD" data-ref="_M/E1000_STATUS_FD">E1000_STATUS_FD</dfn>			0x00000001 /* Duplex 0=half 1=full */</u></td></tr>
<tr><th id="324">324</th><td><u>#define <dfn class="macro" id="_M/E1000_STATUS_LU" data-ref="_M/E1000_STATUS_LU">E1000_STATUS_LU</dfn>			0x00000002 /* Link up.0=no,1=link */</u></td></tr>
<tr><th id="325">325</th><td><u>#define <dfn class="macro" id="_M/E1000_STATUS_FUNC_MASK" data-ref="_M/E1000_STATUS_FUNC_MASK">E1000_STATUS_FUNC_MASK</dfn>		0x0000000C /* PCI Function Mask */</u></td></tr>
<tr><th id="326">326</th><td><u>#define <dfn class="macro" id="_M/E1000_STATUS_FUNC_SHIFT" data-ref="_M/E1000_STATUS_FUNC_SHIFT">E1000_STATUS_FUNC_SHIFT</dfn>		2</u></td></tr>
<tr><th id="327">327</th><td><u>#define <dfn class="macro" id="_M/E1000_STATUS_FUNC_1" data-ref="_M/E1000_STATUS_FUNC_1">E1000_STATUS_FUNC_1</dfn>		0x00000004 /* Function 1 */</u></td></tr>
<tr><th id="328">328</th><td><u>#define <dfn class="macro" id="_M/E1000_STATUS_TXOFF" data-ref="_M/E1000_STATUS_TXOFF">E1000_STATUS_TXOFF</dfn>		0x00000010 /* transmission paused */</u></td></tr>
<tr><th id="329">329</th><td><u>#define <dfn class="macro" id="_M/E1000_STATUS_SPEED_MASK" data-ref="_M/E1000_STATUS_SPEED_MASK">E1000_STATUS_SPEED_MASK</dfn>	0x000000C0</u></td></tr>
<tr><th id="330">330</th><td><u>#define <dfn class="macro" id="_M/E1000_STATUS_SPEED_10" data-ref="_M/E1000_STATUS_SPEED_10">E1000_STATUS_SPEED_10</dfn>		0x00000000 /* Speed 10Mb/s */</u></td></tr>
<tr><th id="331">331</th><td><u>#define <dfn class="macro" id="_M/E1000_STATUS_SPEED_100" data-ref="_M/E1000_STATUS_SPEED_100">E1000_STATUS_SPEED_100</dfn>		0x00000040 /* Speed 100Mb/s */</u></td></tr>
<tr><th id="332">332</th><td><u>#define <dfn class="macro" id="_M/E1000_STATUS_SPEED_1000" data-ref="_M/E1000_STATUS_SPEED_1000">E1000_STATUS_SPEED_1000</dfn>		0x00000080 /* Speed 1000Mb/s */</u></td></tr>
<tr><th id="333">333</th><td><u>#define <dfn class="macro" id="_M/E1000_STATUS_LAN_INIT_DONE" data-ref="_M/E1000_STATUS_LAN_INIT_DONE">E1000_STATUS_LAN_INIT_DONE</dfn>	0x00000200 /* Lan Init Compltn by NVM */</u></td></tr>
<tr><th id="334">334</th><td><u>#define <dfn class="macro" id="_M/E1000_STATUS_PHYRA" data-ref="_M/E1000_STATUS_PHYRA">E1000_STATUS_PHYRA</dfn>		0x00000400 /* PHY Reset Asserted */</u></td></tr>
<tr><th id="335">335</th><td><u>#define <dfn class="macro" id="_M/E1000_STATUS_GIO_MASTER_ENABLE" data-ref="_M/E1000_STATUS_GIO_MASTER_ENABLE">E1000_STATUS_GIO_MASTER_ENABLE</dfn>	0x00080000 /* Master request status */</u></td></tr>
<tr><th id="336">336</th><td><u>#define <dfn class="macro" id="_M/E1000_STATUS_PCI66" data-ref="_M/E1000_STATUS_PCI66">E1000_STATUS_PCI66</dfn>		0x00000800 /* In 66Mhz slot */</u></td></tr>
<tr><th id="337">337</th><td><u>#define <dfn class="macro" id="_M/E1000_STATUS_BUS64" data-ref="_M/E1000_STATUS_BUS64">E1000_STATUS_BUS64</dfn>		0x00001000 /* In 64 bit slot */</u></td></tr>
<tr><th id="338">338</th><td><u>#define <dfn class="macro" id="_M/E1000_STATUS_2P5_SKU" data-ref="_M/E1000_STATUS_2P5_SKU">E1000_STATUS_2P5_SKU</dfn>		0x00001000 /* Val of 2.5GBE SKU strap */</u></td></tr>
<tr><th id="339">339</th><td><u>#define <dfn class="macro" id="_M/E1000_STATUS_2P5_SKU_OVER" data-ref="_M/E1000_STATUS_2P5_SKU_OVER">E1000_STATUS_2P5_SKU_OVER</dfn>	0x00002000 /* Val of 2.5GBE SKU Over */</u></td></tr>
<tr><th id="340">340</th><td><u>#define <dfn class="macro" id="_M/E1000_STATUS_PCIX_MODE" data-ref="_M/E1000_STATUS_PCIX_MODE">E1000_STATUS_PCIX_MODE</dfn>		0x00002000 /* PCI-X mode */</u></td></tr>
<tr><th id="341">341</th><td><u>#define <dfn class="macro" id="_M/E1000_STATUS_PCIX_SPEED" data-ref="_M/E1000_STATUS_PCIX_SPEED">E1000_STATUS_PCIX_SPEED</dfn>		0x0000C000 /* PCI-X bus speed */</u></td></tr>
<tr><th id="342">342</th><td></td></tr>
<tr><th id="343">343</th><td><i>/* Constants used to interpret the masked PCI-X bus speed. */</i></td></tr>
<tr><th id="344">344</th><td><u>#define <dfn class="macro" id="_M/E1000_STATUS_PCIX_SPEED_66" data-ref="_M/E1000_STATUS_PCIX_SPEED_66">E1000_STATUS_PCIX_SPEED_66</dfn>	0x00000000 /* PCI-X bus spd 50-66MHz */</u></td></tr>
<tr><th id="345">345</th><td><u>#define <dfn class="macro" id="_M/E1000_STATUS_PCIX_SPEED_100" data-ref="_M/E1000_STATUS_PCIX_SPEED_100">E1000_STATUS_PCIX_SPEED_100</dfn>	0x00004000 /* PCI-X bus spd 66-100MHz */</u></td></tr>
<tr><th id="346">346</th><td><u>#define <dfn class="macro" id="_M/E1000_STATUS_PCIX_SPEED_133" data-ref="_M/E1000_STATUS_PCIX_SPEED_133">E1000_STATUS_PCIX_SPEED_133</dfn>	0x00008000 /* PCI-X bus spd 100-133MHz*/</u></td></tr>
<tr><th id="347">347</th><td></td></tr>
<tr><th id="348">348</th><td><u>#define <dfn class="macro" id="_M/SPEED_10" data-ref="_M/SPEED_10">SPEED_10</dfn>	10</u></td></tr>
<tr><th id="349">349</th><td><u>#define <dfn class="macro" id="_M/SPEED_100" data-ref="_M/SPEED_100">SPEED_100</dfn>	100</u></td></tr>
<tr><th id="350">350</th><td><u>#define <dfn class="macro" id="_M/SPEED_1000" data-ref="_M/SPEED_1000">SPEED_1000</dfn>	1000</u></td></tr>
<tr><th id="351">351</th><td><u>#define <dfn class="macro" id="_M/SPEED_2500" data-ref="_M/SPEED_2500">SPEED_2500</dfn>	2500</u></td></tr>
<tr><th id="352">352</th><td><u>#define <dfn class="macro" id="_M/HALF_DUPLEX" data-ref="_M/HALF_DUPLEX">HALF_DUPLEX</dfn>	1</u></td></tr>
<tr><th id="353">353</th><td><u>#define <dfn class="macro" id="_M/FULL_DUPLEX" data-ref="_M/FULL_DUPLEX">FULL_DUPLEX</dfn>	2</u></td></tr>
<tr><th id="354">354</th><td></td></tr>
<tr><th id="355">355</th><td><u>#define <dfn class="macro" id="_M/PHY_FORCE_TIME" data-ref="_M/PHY_FORCE_TIME">PHY_FORCE_TIME</dfn>	20</u></td></tr>
<tr><th id="356">356</th><td></td></tr>
<tr><th id="357">357</th><td><u>#define <dfn class="macro" id="_M/ADVERTISE_10_HALF" data-ref="_M/ADVERTISE_10_HALF">ADVERTISE_10_HALF</dfn>		0x0001</u></td></tr>
<tr><th id="358">358</th><td><u>#define <dfn class="macro" id="_M/ADVERTISE_10_FULL" data-ref="_M/ADVERTISE_10_FULL">ADVERTISE_10_FULL</dfn>		0x0002</u></td></tr>
<tr><th id="359">359</th><td><u>#define <dfn class="macro" id="_M/ADVERTISE_100_HALF" data-ref="_M/ADVERTISE_100_HALF">ADVERTISE_100_HALF</dfn>		0x0004</u></td></tr>
<tr><th id="360">360</th><td><u>#define <dfn class="macro" id="_M/ADVERTISE_100_FULL" data-ref="_M/ADVERTISE_100_FULL">ADVERTISE_100_FULL</dfn>		0x0008</u></td></tr>
<tr><th id="361">361</th><td><u>#define <dfn class="macro" id="_M/ADVERTISE_1000_HALF" data-ref="_M/ADVERTISE_1000_HALF">ADVERTISE_1000_HALF</dfn>		0x0010 /* Not used, just FYI */</u></td></tr>
<tr><th id="362">362</th><td><u>#define <dfn class="macro" id="_M/ADVERTISE_1000_FULL" data-ref="_M/ADVERTISE_1000_FULL">ADVERTISE_1000_FULL</dfn>		0x0020</u></td></tr>
<tr><th id="363">363</th><td></td></tr>
<tr><th id="364">364</th><td><i>/* 1000/H is not supported, nor spec-compliant. */</i></td></tr>
<tr><th id="365">365</th><td><u>#define <dfn class="macro" id="_M/E1000_ALL_SPEED_DUPLEX" data-ref="_M/E1000_ALL_SPEED_DUPLEX">E1000_ALL_SPEED_DUPLEX</dfn>	( \</u></td></tr>
<tr><th id="366">366</th><td><u>	ADVERTISE_10_HALF | ADVERTISE_10_FULL | ADVERTISE_100_HALF | \</u></td></tr>
<tr><th id="367">367</th><td><u>	ADVERTISE_100_FULL | ADVERTISE_1000_FULL)</u></td></tr>
<tr><th id="368">368</th><td><u>#define <dfn class="macro" id="_M/E1000_ALL_NOT_GIG" data-ref="_M/E1000_ALL_NOT_GIG">E1000_ALL_NOT_GIG</dfn>	( \</u></td></tr>
<tr><th id="369">369</th><td><u>	ADVERTISE_10_HALF | ADVERTISE_10_FULL | ADVERTISE_100_HALF | \</u></td></tr>
<tr><th id="370">370</th><td><u>	ADVERTISE_100_FULL)</u></td></tr>
<tr><th id="371">371</th><td><u>#define <dfn class="macro" id="_M/E1000_ALL_100_SPEED" data-ref="_M/E1000_ALL_100_SPEED">E1000_ALL_100_SPEED</dfn>	(ADVERTISE_100_HALF | ADVERTISE_100_FULL)</u></td></tr>
<tr><th id="372">372</th><td><u>#define <dfn class="macro" id="_M/E1000_ALL_10_SPEED" data-ref="_M/E1000_ALL_10_SPEED">E1000_ALL_10_SPEED</dfn>	(ADVERTISE_10_HALF | ADVERTISE_10_FULL)</u></td></tr>
<tr><th id="373">373</th><td><u>#define <dfn class="macro" id="_M/E1000_ALL_HALF_DUPLEX" data-ref="_M/E1000_ALL_HALF_DUPLEX">E1000_ALL_HALF_DUPLEX</dfn>	(ADVERTISE_10_HALF | ADVERTISE_100_HALF)</u></td></tr>
<tr><th id="374">374</th><td></td></tr>
<tr><th id="375">375</th><td><u>#define <dfn class="macro" id="_M/AUTONEG_ADVERTISE_SPEED_DEFAULT" data-ref="_M/AUTONEG_ADVERTISE_SPEED_DEFAULT">AUTONEG_ADVERTISE_SPEED_DEFAULT</dfn>		E1000_ALL_SPEED_DUPLEX</u></td></tr>
<tr><th id="376">376</th><td></td></tr>
<tr><th id="377">377</th><td><i>/* LED Control */</i></td></tr>
<tr><th id="378">378</th><td><u>#define <dfn class="macro" id="_M/E1000_PHY_LED0_MODE_MASK" data-ref="_M/E1000_PHY_LED0_MODE_MASK">E1000_PHY_LED0_MODE_MASK</dfn>	0x00000007</u></td></tr>
<tr><th id="379">379</th><td><u>#define <dfn class="macro" id="_M/E1000_PHY_LED0_IVRT" data-ref="_M/E1000_PHY_LED0_IVRT">E1000_PHY_LED0_IVRT</dfn>		0x00000008</u></td></tr>
<tr><th id="380">380</th><td><u>#define <dfn class="macro" id="_M/E1000_PHY_LED0_MASK" data-ref="_M/E1000_PHY_LED0_MASK">E1000_PHY_LED0_MASK</dfn>		0x0000001F</u></td></tr>
<tr><th id="381">381</th><td></td></tr>
<tr><th id="382">382</th><td><u>#define <dfn class="macro" id="_M/E1000_LEDCTL_LED0_MODE_MASK" data-ref="_M/E1000_LEDCTL_LED0_MODE_MASK">E1000_LEDCTL_LED0_MODE_MASK</dfn>	0x0000000F</u></td></tr>
<tr><th id="383">383</th><td><u>#define <dfn class="macro" id="_M/E1000_LEDCTL_LED0_MODE_SHIFT" data-ref="_M/E1000_LEDCTL_LED0_MODE_SHIFT">E1000_LEDCTL_LED0_MODE_SHIFT</dfn>	0</u></td></tr>
<tr><th id="384">384</th><td><u>#define <dfn class="macro" id="_M/E1000_LEDCTL_LED0_IVRT" data-ref="_M/E1000_LEDCTL_LED0_IVRT">E1000_LEDCTL_LED0_IVRT</dfn>		0x00000040</u></td></tr>
<tr><th id="385">385</th><td><u>#define <dfn class="macro" id="_M/E1000_LEDCTL_LED0_BLINK" data-ref="_M/E1000_LEDCTL_LED0_BLINK">E1000_LEDCTL_LED0_BLINK</dfn>		0x00000080</u></td></tr>
<tr><th id="386">386</th><td></td></tr>
<tr><th id="387">387</th><td><u>#define <dfn class="macro" id="_M/E1000_LEDCTL_MODE_LINK_UP" data-ref="_M/E1000_LEDCTL_MODE_LINK_UP">E1000_LEDCTL_MODE_LINK_UP</dfn>	0x2</u></td></tr>
<tr><th id="388">388</th><td><u>#define <dfn class="macro" id="_M/E1000_LEDCTL_MODE_LED_ON" data-ref="_M/E1000_LEDCTL_MODE_LED_ON">E1000_LEDCTL_MODE_LED_ON</dfn>	0xE</u></td></tr>
<tr><th id="389">389</th><td><u>#define <dfn class="macro" id="_M/E1000_LEDCTL_MODE_LED_OFF" data-ref="_M/E1000_LEDCTL_MODE_LED_OFF">E1000_LEDCTL_MODE_LED_OFF</dfn>	0xF</u></td></tr>
<tr><th id="390">390</th><td></td></tr>
<tr><th id="391">391</th><td><i>/* Transmit Descriptor bit definitions */</i></td></tr>
<tr><th id="392">392</th><td><u>#define <dfn class="macro" id="_M/E1000_TXD_DTYP_D" data-ref="_M/E1000_TXD_DTYP_D">E1000_TXD_DTYP_D</dfn>	0x00100000 /* Data Descriptor */</u></td></tr>
<tr><th id="393">393</th><td><u>#define <dfn class="macro" id="_M/E1000_TXD_DTYP_C" data-ref="_M/E1000_TXD_DTYP_C">E1000_TXD_DTYP_C</dfn>	0x00000000 /* Context Descriptor */</u></td></tr>
<tr><th id="394">394</th><td><u>#define <dfn class="macro" id="_M/E1000_TXD_POPTS_IXSM" data-ref="_M/E1000_TXD_POPTS_IXSM">E1000_TXD_POPTS_IXSM</dfn>	0x01       /* Insert IP checksum */</u></td></tr>
<tr><th id="395">395</th><td><u>#define <dfn class="macro" id="_M/E1000_TXD_POPTS_TXSM" data-ref="_M/E1000_TXD_POPTS_TXSM">E1000_TXD_POPTS_TXSM</dfn>	0x02       /* Insert TCP/UDP checksum */</u></td></tr>
<tr><th id="396">396</th><td><u>#define <dfn class="macro" id="_M/E1000_TXD_CMD_EOP" data-ref="_M/E1000_TXD_CMD_EOP">E1000_TXD_CMD_EOP</dfn>	0x01000000 /* End of Packet */</u></td></tr>
<tr><th id="397">397</th><td><u>#define <dfn class="macro" id="_M/E1000_TXD_CMD_IFCS" data-ref="_M/E1000_TXD_CMD_IFCS">E1000_TXD_CMD_IFCS</dfn>	0x02000000 /* Insert FCS (Ethernet CRC) */</u></td></tr>
<tr><th id="398">398</th><td><u>#define <dfn class="macro" id="_M/E1000_TXD_CMD_IC" data-ref="_M/E1000_TXD_CMD_IC">E1000_TXD_CMD_IC</dfn>	0x04000000 /* Insert Checksum */</u></td></tr>
<tr><th id="399">399</th><td><u>#define <dfn class="macro" id="_M/E1000_TXD_CMD_RS" data-ref="_M/E1000_TXD_CMD_RS">E1000_TXD_CMD_RS</dfn>	0x08000000 /* Report Status */</u></td></tr>
<tr><th id="400">400</th><td><u>#define <dfn class="macro" id="_M/E1000_TXD_CMD_RPS" data-ref="_M/E1000_TXD_CMD_RPS">E1000_TXD_CMD_RPS</dfn>	0x10000000 /* Report Packet Sent */</u></td></tr>
<tr><th id="401">401</th><td><u>#define <dfn class="macro" id="_M/E1000_TXD_CMD_DEXT" data-ref="_M/E1000_TXD_CMD_DEXT">E1000_TXD_CMD_DEXT</dfn>	0x20000000 /* Desc extension (0 = legacy) */</u></td></tr>
<tr><th id="402">402</th><td><u>#define <dfn class="macro" id="_M/E1000_TXD_CMD_VLE" data-ref="_M/E1000_TXD_CMD_VLE">E1000_TXD_CMD_VLE</dfn>	0x40000000 /* Add VLAN tag */</u></td></tr>
<tr><th id="403">403</th><td><u>#define <dfn class="macro" id="_M/E1000_TXD_CMD_IDE" data-ref="_M/E1000_TXD_CMD_IDE">E1000_TXD_CMD_IDE</dfn>	0x80000000 /* Enable Tidv register */</u></td></tr>
<tr><th id="404">404</th><td><u>#define <dfn class="macro" id="_M/E1000_TXD_STAT_DD" data-ref="_M/E1000_TXD_STAT_DD">E1000_TXD_STAT_DD</dfn>	0x00000001 /* Descriptor Done */</u></td></tr>
<tr><th id="405">405</th><td><u>#define <dfn class="macro" id="_M/E1000_TXD_STAT_EC" data-ref="_M/E1000_TXD_STAT_EC">E1000_TXD_STAT_EC</dfn>	0x00000002 /* Excess Collisions */</u></td></tr>
<tr><th id="406">406</th><td><u>#define <dfn class="macro" id="_M/E1000_TXD_STAT_LC" data-ref="_M/E1000_TXD_STAT_LC">E1000_TXD_STAT_LC</dfn>	0x00000004 /* Late Collisions */</u></td></tr>
<tr><th id="407">407</th><td><u>#define <dfn class="macro" id="_M/E1000_TXD_STAT_TU" data-ref="_M/E1000_TXD_STAT_TU">E1000_TXD_STAT_TU</dfn>	0x00000008 /* Transmit underrun */</u></td></tr>
<tr><th id="408">408</th><td><u>#define <dfn class="macro" id="_M/E1000_TXD_CMD_TCP" data-ref="_M/E1000_TXD_CMD_TCP">E1000_TXD_CMD_TCP</dfn>	0x01000000 /* TCP packet */</u></td></tr>
<tr><th id="409">409</th><td><u>#define <dfn class="macro" id="_M/E1000_TXD_CMD_IP" data-ref="_M/E1000_TXD_CMD_IP">E1000_TXD_CMD_IP</dfn>	0x02000000 /* IP packet */</u></td></tr>
<tr><th id="410">410</th><td><u>#define <dfn class="macro" id="_M/E1000_TXD_CMD_TSE" data-ref="_M/E1000_TXD_CMD_TSE">E1000_TXD_CMD_TSE</dfn>	0x04000000 /* TCP Seg enable */</u></td></tr>
<tr><th id="411">411</th><td><u>#define <dfn class="macro" id="_M/E1000_TXD_STAT_TC" data-ref="_M/E1000_TXD_STAT_TC">E1000_TXD_STAT_TC</dfn>	0x00000004 /* Tx Underrun */</u></td></tr>
<tr><th id="412">412</th><td><u>#define <dfn class="macro" id="_M/E1000_TXD_EXTCMD_TSTAMP" data-ref="_M/E1000_TXD_EXTCMD_TSTAMP">E1000_TXD_EXTCMD_TSTAMP</dfn>	0x00000010 /* IEEE1588 Timestamp packet */</u></td></tr>
<tr><th id="413">413</th><td></td></tr>
<tr><th id="414">414</th><td><i>/* Transmit Control */</i></td></tr>
<tr><th id="415">415</th><td><u>#define <dfn class="macro" id="_M/E1000_TCTL_EN" data-ref="_M/E1000_TCTL_EN">E1000_TCTL_EN</dfn>		0x00000002 /* enable Tx */</u></td></tr>
<tr><th id="416">416</th><td><u>#define <dfn class="macro" id="_M/E1000_TCTL_PSP" data-ref="_M/E1000_TCTL_PSP">E1000_TCTL_PSP</dfn>		0x00000008 /* pad short packets */</u></td></tr>
<tr><th id="417">417</th><td><u>#define <dfn class="macro" id="_M/E1000_TCTL_CT" data-ref="_M/E1000_TCTL_CT">E1000_TCTL_CT</dfn>		0x00000ff0 /* collision threshold */</u></td></tr>
<tr><th id="418">418</th><td><u>#define <dfn class="macro" id="_M/E1000_TCTL_COLD" data-ref="_M/E1000_TCTL_COLD">E1000_TCTL_COLD</dfn>		0x003ff000 /* collision distance */</u></td></tr>
<tr><th id="419">419</th><td><u>#define <dfn class="macro" id="_M/E1000_TCTL_RTLC" data-ref="_M/E1000_TCTL_RTLC">E1000_TCTL_RTLC</dfn>		0x01000000 /* Re-transmit on late collision */</u></td></tr>
<tr><th id="420">420</th><td><u>#define <dfn class="macro" id="_M/E1000_TCTL_MULR" data-ref="_M/E1000_TCTL_MULR">E1000_TCTL_MULR</dfn>		0x10000000 /* Multiple request support */</u></td></tr>
<tr><th id="421">421</th><td></td></tr>
<tr><th id="422">422</th><td><i>/* Transmit Arbitration Count */</i></td></tr>
<tr><th id="423">423</th><td><u>#define <dfn class="macro" id="_M/E1000_TARC0_ENABLE" data-ref="_M/E1000_TARC0_ENABLE">E1000_TARC0_ENABLE</dfn>	0x00000400 /* Enable Tx Queue 0 */</u></td></tr>
<tr><th id="424">424</th><td></td></tr>
<tr><th id="425">425</th><td><i>/* SerDes Control */</i></td></tr>
<tr><th id="426">426</th><td><u>#define <dfn class="macro" id="_M/E1000_SCTL_DISABLE_SERDES_LOOPBACK" data-ref="_M/E1000_SCTL_DISABLE_SERDES_LOOPBACK">E1000_SCTL_DISABLE_SERDES_LOOPBACK</dfn>	0x0400</u></td></tr>
<tr><th id="427">427</th><td><u>#define <dfn class="macro" id="_M/E1000_SCTL_ENABLE_SERDES_LOOPBACK" data-ref="_M/E1000_SCTL_ENABLE_SERDES_LOOPBACK">E1000_SCTL_ENABLE_SERDES_LOOPBACK</dfn>	0x0410</u></td></tr>
<tr><th id="428">428</th><td></td></tr>
<tr><th id="429">429</th><td><i>/* Receive Checksum Control */</i></td></tr>
<tr><th id="430">430</th><td><u>#define <dfn class="macro" id="_M/E1000_RXCSUM_IPOFL" data-ref="_M/E1000_RXCSUM_IPOFL">E1000_RXCSUM_IPOFL</dfn>	0x00000100 /* IPv4 checksum offload */</u></td></tr>
<tr><th id="431">431</th><td><u>#define <dfn class="macro" id="_M/E1000_RXCSUM_TUOFL" data-ref="_M/E1000_RXCSUM_TUOFL">E1000_RXCSUM_TUOFL</dfn>	0x00000200 /* TCP / UDP checksum offload */</u></td></tr>
<tr><th id="432">432</th><td><u>#define <dfn class="macro" id="_M/E1000_RXCSUM_CRCOFL" data-ref="_M/E1000_RXCSUM_CRCOFL">E1000_RXCSUM_CRCOFL</dfn>	0x00000800 /* CRC32 offload enable */</u></td></tr>
<tr><th id="433">433</th><td><u>#define <dfn class="macro" id="_M/E1000_RXCSUM_IPPCSE" data-ref="_M/E1000_RXCSUM_IPPCSE">E1000_RXCSUM_IPPCSE</dfn>	0x00001000 /* IP payload checksum enable */</u></td></tr>
<tr><th id="434">434</th><td><u>#define <dfn class="macro" id="_M/E1000_RXCSUM_PCSD" data-ref="_M/E1000_RXCSUM_PCSD">E1000_RXCSUM_PCSD</dfn>	0x00002000 /* packet checksum disabled */</u></td></tr>
<tr><th id="435">435</th><td></td></tr>
<tr><th id="436">436</th><td><i>/* Header split receive */</i></td></tr>
<tr><th id="437">437</th><td><u>#define <dfn class="macro" id="_M/E1000_RFCTL_NFSW_DIS" data-ref="_M/E1000_RFCTL_NFSW_DIS">E1000_RFCTL_NFSW_DIS</dfn>		0x00000040</u></td></tr>
<tr><th id="438">438</th><td><u>#define <dfn class="macro" id="_M/E1000_RFCTL_NFSR_DIS" data-ref="_M/E1000_RFCTL_NFSR_DIS">E1000_RFCTL_NFSR_DIS</dfn>		0x00000080</u></td></tr>
<tr><th id="439">439</th><td><u>#define <dfn class="macro" id="_M/E1000_RFCTL_ACK_DIS" data-ref="_M/E1000_RFCTL_ACK_DIS">E1000_RFCTL_ACK_DIS</dfn>		0x00001000</u></td></tr>
<tr><th id="440">440</th><td><u>#define <dfn class="macro" id="_M/E1000_RFCTL_EXTEN" data-ref="_M/E1000_RFCTL_EXTEN">E1000_RFCTL_EXTEN</dfn>		0x00008000</u></td></tr>
<tr><th id="441">441</th><td><u>#define <dfn class="macro" id="_M/E1000_RFCTL_IPV6_EX_DIS" data-ref="_M/E1000_RFCTL_IPV6_EX_DIS">E1000_RFCTL_IPV6_EX_DIS</dfn>		0x00010000</u></td></tr>
<tr><th id="442">442</th><td><u>#define <dfn class="macro" id="_M/E1000_RFCTL_NEW_IPV6_EXT_DIS" data-ref="_M/E1000_RFCTL_NEW_IPV6_EXT_DIS">E1000_RFCTL_NEW_IPV6_EXT_DIS</dfn>	0x00020000</u></td></tr>
<tr><th id="443">443</th><td><u>#define <dfn class="macro" id="_M/E1000_RFCTL_LEF" data-ref="_M/E1000_RFCTL_LEF">E1000_RFCTL_LEF</dfn>			0x00040000</u></td></tr>
<tr><th id="444">444</th><td></td></tr>
<tr><th id="445">445</th><td><i>/* Collision related configuration parameters */</i></td></tr>
<tr><th id="446">446</th><td><u>#define <dfn class="macro" id="_M/E1000_COLLISION_THRESHOLD" data-ref="_M/E1000_COLLISION_THRESHOLD">E1000_COLLISION_THRESHOLD</dfn>	15</u></td></tr>
<tr><th id="447">447</th><td><u>#define <dfn class="macro" id="_M/E1000_CT_SHIFT" data-ref="_M/E1000_CT_SHIFT">E1000_CT_SHIFT</dfn>			4</u></td></tr>
<tr><th id="448">448</th><td><u>#define <dfn class="macro" id="_M/E1000_COLLISION_DISTANCE" data-ref="_M/E1000_COLLISION_DISTANCE">E1000_COLLISION_DISTANCE</dfn>	63</u></td></tr>
<tr><th id="449">449</th><td><u>#define <dfn class="macro" id="_M/E1000_COLD_SHIFT" data-ref="_M/E1000_COLD_SHIFT">E1000_COLD_SHIFT</dfn>		12</u></td></tr>
<tr><th id="450">450</th><td></td></tr>
<tr><th id="451">451</th><td><i>/* Default values for the transmit IPG register */</i></td></tr>
<tr><th id="452">452</th><td><u>#define <dfn class="macro" id="_M/DEFAULT_82542_TIPG_IPGT" data-ref="_M/DEFAULT_82542_TIPG_IPGT">DEFAULT_82542_TIPG_IPGT</dfn>		10</u></td></tr>
<tr><th id="453">453</th><td><u>#define <dfn class="macro" id="_M/DEFAULT_82543_TIPG_IPGT_FIBER" data-ref="_M/DEFAULT_82543_TIPG_IPGT_FIBER">DEFAULT_82543_TIPG_IPGT_FIBER</dfn>	9</u></td></tr>
<tr><th id="454">454</th><td><u>#define <dfn class="macro" id="_M/DEFAULT_82543_TIPG_IPGT_COPPER" data-ref="_M/DEFAULT_82543_TIPG_IPGT_COPPER">DEFAULT_82543_TIPG_IPGT_COPPER</dfn>	8</u></td></tr>
<tr><th id="455">455</th><td></td></tr>
<tr><th id="456">456</th><td><u>#define <dfn class="macro" id="_M/E1000_TIPG_IPGT_MASK" data-ref="_M/E1000_TIPG_IPGT_MASK">E1000_TIPG_IPGT_MASK</dfn>		0x000003FF</u></td></tr>
<tr><th id="457">457</th><td></td></tr>
<tr><th id="458">458</th><td><u>#define <dfn class="macro" id="_M/DEFAULT_82542_TIPG_IPGR1" data-ref="_M/DEFAULT_82542_TIPG_IPGR1">DEFAULT_82542_TIPG_IPGR1</dfn>	2</u></td></tr>
<tr><th id="459">459</th><td><u>#define <dfn class="macro" id="_M/DEFAULT_82543_TIPG_IPGR1" data-ref="_M/DEFAULT_82543_TIPG_IPGR1">DEFAULT_82543_TIPG_IPGR1</dfn>	8</u></td></tr>
<tr><th id="460">460</th><td><u>#define <dfn class="macro" id="_M/E1000_TIPG_IPGR1_SHIFT" data-ref="_M/E1000_TIPG_IPGR1_SHIFT">E1000_TIPG_IPGR1_SHIFT</dfn>		10</u></td></tr>
<tr><th id="461">461</th><td></td></tr>
<tr><th id="462">462</th><td><u>#define <dfn class="macro" id="_M/DEFAULT_82542_TIPG_IPGR2" data-ref="_M/DEFAULT_82542_TIPG_IPGR2">DEFAULT_82542_TIPG_IPGR2</dfn>	10</u></td></tr>
<tr><th id="463">463</th><td><u>#define <dfn class="macro" id="_M/DEFAULT_82543_TIPG_IPGR2" data-ref="_M/DEFAULT_82543_TIPG_IPGR2">DEFAULT_82543_TIPG_IPGR2</dfn>	6</u></td></tr>
<tr><th id="464">464</th><td><u>#define <dfn class="macro" id="_M/DEFAULT_80003ES2LAN_TIPG_IPGR2" data-ref="_M/DEFAULT_80003ES2LAN_TIPG_IPGR2">DEFAULT_80003ES2LAN_TIPG_IPGR2</dfn>	7</u></td></tr>
<tr><th id="465">465</th><td><u>#define <dfn class="macro" id="_M/E1000_TIPG_IPGR2_SHIFT" data-ref="_M/E1000_TIPG_IPGR2_SHIFT">E1000_TIPG_IPGR2_SHIFT</dfn>		20</u></td></tr>
<tr><th id="466">466</th><td></td></tr>
<tr><th id="467">467</th><td><i>/* Ethertype field values */</i></td></tr>
<tr><th id="468">468</th><td><u>#define <dfn class="macro" id="_M/ETHERNET_IEEE_VLAN_TYPE" data-ref="_M/ETHERNET_IEEE_VLAN_TYPE">ETHERNET_IEEE_VLAN_TYPE</dfn>		0x8100  /* 802.3ac packet */</u></td></tr>
<tr><th id="469">469</th><td></td></tr>
<tr><th id="470">470</th><td><u>#define <dfn class="macro" id="_M/ETHERNET_FCS_SIZE" data-ref="_M/ETHERNET_FCS_SIZE">ETHERNET_FCS_SIZE</dfn>		4</u></td></tr>
<tr><th id="471">471</th><td><u>#define <dfn class="macro" id="_M/MAX_JUMBO_FRAME_SIZE" data-ref="_M/MAX_JUMBO_FRAME_SIZE">MAX_JUMBO_FRAME_SIZE</dfn>		0x3F00</u></td></tr>
<tr><th id="472">472</th><td><i>/* The datasheet maximum supported RX size is 9.5KB (9728 bytes) */</i></td></tr>
<tr><th id="473">473</th><td><u>#define <dfn class="macro" id="_M/MAX_RX_JUMBO_FRAME_SIZE" data-ref="_M/MAX_RX_JUMBO_FRAME_SIZE">MAX_RX_JUMBO_FRAME_SIZE</dfn>		0x2600</u></td></tr>
<tr><th id="474">474</th><td><u>#define <dfn class="macro" id="_M/E1000_TX_PTR_GAP" data-ref="_M/E1000_TX_PTR_GAP">E1000_TX_PTR_GAP</dfn>		0x1F</u></td></tr>
<tr><th id="475">475</th><td></td></tr>
<tr><th id="476">476</th><td><i>/* Extended Configuration Control and Size */</i></td></tr>
<tr><th id="477">477</th><td><u>#define <dfn class="macro" id="_M/E1000_EXTCNF_CTRL_MDIO_SW_OWNERSHIP" data-ref="_M/E1000_EXTCNF_CTRL_MDIO_SW_OWNERSHIP">E1000_EXTCNF_CTRL_MDIO_SW_OWNERSHIP</dfn>	0x00000020</u></td></tr>
<tr><th id="478">478</th><td><u>#define <dfn class="macro" id="_M/E1000_EXTCNF_CTRL_LCD_WRITE_ENABLE" data-ref="_M/E1000_EXTCNF_CTRL_LCD_WRITE_ENABLE">E1000_EXTCNF_CTRL_LCD_WRITE_ENABLE</dfn>	0x00000001</u></td></tr>
<tr><th id="479">479</th><td><u>#define <dfn class="macro" id="_M/E1000_EXTCNF_CTRL_OEM_WRITE_ENABLE" data-ref="_M/E1000_EXTCNF_CTRL_OEM_WRITE_ENABLE">E1000_EXTCNF_CTRL_OEM_WRITE_ENABLE</dfn>	0x00000008</u></td></tr>
<tr><th id="480">480</th><td><u>#define <dfn class="macro" id="_M/E1000_EXTCNF_CTRL_SWFLAG" data-ref="_M/E1000_EXTCNF_CTRL_SWFLAG">E1000_EXTCNF_CTRL_SWFLAG</dfn>		0x00000020</u></td></tr>
<tr><th id="481">481</th><td><u>#define <dfn class="macro" id="_M/E1000_EXTCNF_CTRL_GATE_PHY_CFG" data-ref="_M/E1000_EXTCNF_CTRL_GATE_PHY_CFG">E1000_EXTCNF_CTRL_GATE_PHY_CFG</dfn>		0x00000080</u></td></tr>
<tr><th id="482">482</th><td><u>#define <dfn class="macro" id="_M/E1000_EXTCNF_SIZE_EXT_PCIE_LENGTH_MASK" data-ref="_M/E1000_EXTCNF_SIZE_EXT_PCIE_LENGTH_MASK">E1000_EXTCNF_SIZE_EXT_PCIE_LENGTH_MASK</dfn>	0x00FF0000</u></td></tr>
<tr><th id="483">483</th><td><u>#define <dfn class="macro" id="_M/E1000_EXTCNF_SIZE_EXT_PCIE_LENGTH_SHIFT" data-ref="_M/E1000_EXTCNF_SIZE_EXT_PCIE_LENGTH_SHIFT">E1000_EXTCNF_SIZE_EXT_PCIE_LENGTH_SHIFT</dfn>	16</u></td></tr>
<tr><th id="484">484</th><td><u>#define <dfn class="macro" id="_M/E1000_EXTCNF_CTRL_EXT_CNF_POINTER_MASK" data-ref="_M/E1000_EXTCNF_CTRL_EXT_CNF_POINTER_MASK">E1000_EXTCNF_CTRL_EXT_CNF_POINTER_MASK</dfn>	0x0FFF0000</u></td></tr>
<tr><th id="485">485</th><td><u>#define <dfn class="macro" id="_M/E1000_EXTCNF_CTRL_EXT_CNF_POINTER_SHIFT" data-ref="_M/E1000_EXTCNF_CTRL_EXT_CNF_POINTER_SHIFT">E1000_EXTCNF_CTRL_EXT_CNF_POINTER_SHIFT</dfn>	16</u></td></tr>
<tr><th id="486">486</th><td></td></tr>
<tr><th id="487">487</th><td><u>#define <dfn class="macro" id="_M/E1000_PHY_CTRL_D0A_LPLU" data-ref="_M/E1000_PHY_CTRL_D0A_LPLU">E1000_PHY_CTRL_D0A_LPLU</dfn>			0x00000002</u></td></tr>
<tr><th id="488">488</th><td><u>#define <dfn class="macro" id="_M/E1000_PHY_CTRL_NOND0A_LPLU" data-ref="_M/E1000_PHY_CTRL_NOND0A_LPLU">E1000_PHY_CTRL_NOND0A_LPLU</dfn>		0x00000004</u></td></tr>
<tr><th id="489">489</th><td><u>#define <dfn class="macro" id="_M/E1000_PHY_CTRL_NOND0A_GBE_DISABLE" data-ref="_M/E1000_PHY_CTRL_NOND0A_GBE_DISABLE">E1000_PHY_CTRL_NOND0A_GBE_DISABLE</dfn>	0x00000008</u></td></tr>
<tr><th id="490">490</th><td><u>#define <dfn class="macro" id="_M/E1000_PHY_CTRL_GBE_DISABLE" data-ref="_M/E1000_PHY_CTRL_GBE_DISABLE">E1000_PHY_CTRL_GBE_DISABLE</dfn>		0x00000040</u></td></tr>
<tr><th id="491">491</th><td></td></tr>
<tr><th id="492">492</th><td><u>#define <dfn class="macro" id="_M/E1000_KABGTXD_BGSQLBIAS" data-ref="_M/E1000_KABGTXD_BGSQLBIAS">E1000_KABGTXD_BGSQLBIAS</dfn>			0x00050000</u></td></tr>
<tr><th id="493">493</th><td></td></tr>
<tr><th id="494">494</th><td><i>/* Low Power IDLE Control */</i></td></tr>
<tr><th id="495">495</th><td><u>#define <dfn class="macro" id="_M/E1000_LPIC_LPIET_SHIFT" data-ref="_M/E1000_LPIC_LPIET_SHIFT">E1000_LPIC_LPIET_SHIFT</dfn>		24	/* Low Power Idle Entry Time */</u></td></tr>
<tr><th id="496">496</th><td></td></tr>
<tr><th id="497">497</th><td><i>/* PBA constants */</i></td></tr>
<tr><th id="498">498</th><td><u>#define <dfn class="macro" id="_M/E1000_PBA_8K" data-ref="_M/E1000_PBA_8K">E1000_PBA_8K</dfn>		0x0008    /* 8KB */</u></td></tr>
<tr><th id="499">499</th><td><u>#define <dfn class="macro" id="_M/E1000_PBA_10K" data-ref="_M/E1000_PBA_10K">E1000_PBA_10K</dfn>		0x000A    /* 10KB */</u></td></tr>
<tr><th id="500">500</th><td><u>#define <dfn class="macro" id="_M/E1000_PBA_12K" data-ref="_M/E1000_PBA_12K">E1000_PBA_12K</dfn>		0x000C    /* 12KB */</u></td></tr>
<tr><th id="501">501</th><td><u>#define <dfn class="macro" id="_M/E1000_PBA_14K" data-ref="_M/E1000_PBA_14K">E1000_PBA_14K</dfn>		0x000E    /* 14KB */</u></td></tr>
<tr><th id="502">502</th><td><u>#define <dfn class="macro" id="_M/E1000_PBA_16K" data-ref="_M/E1000_PBA_16K">E1000_PBA_16K</dfn>		0x0010    /* 16KB */</u></td></tr>
<tr><th id="503">503</th><td><u>#define <dfn class="macro" id="_M/E1000_PBA_18K" data-ref="_M/E1000_PBA_18K">E1000_PBA_18K</dfn>		0x0012</u></td></tr>
<tr><th id="504">504</th><td><u>#define <dfn class="macro" id="_M/E1000_PBA_20K" data-ref="_M/E1000_PBA_20K">E1000_PBA_20K</dfn>		0x0014</u></td></tr>
<tr><th id="505">505</th><td><u>#define <dfn class="macro" id="_M/E1000_PBA_22K" data-ref="_M/E1000_PBA_22K">E1000_PBA_22K</dfn>		0x0016</u></td></tr>
<tr><th id="506">506</th><td><u>#define <dfn class="macro" id="_M/E1000_PBA_24K" data-ref="_M/E1000_PBA_24K">E1000_PBA_24K</dfn>		0x0018</u></td></tr>
<tr><th id="507">507</th><td><u>#define <dfn class="macro" id="_M/E1000_PBA_26K" data-ref="_M/E1000_PBA_26K">E1000_PBA_26K</dfn>		0x001A</u></td></tr>
<tr><th id="508">508</th><td><u>#define <dfn class="macro" id="_M/E1000_PBA_30K" data-ref="_M/E1000_PBA_30K">E1000_PBA_30K</dfn>		0x001E</u></td></tr>
<tr><th id="509">509</th><td><u>#define <dfn class="macro" id="_M/E1000_PBA_32K" data-ref="_M/E1000_PBA_32K">E1000_PBA_32K</dfn>		0x0020</u></td></tr>
<tr><th id="510">510</th><td><u>#define <dfn class="macro" id="_M/E1000_PBA_34K" data-ref="_M/E1000_PBA_34K">E1000_PBA_34K</dfn>		0x0022</u></td></tr>
<tr><th id="511">511</th><td><u>#define <dfn class="macro" id="_M/E1000_PBA_35K" data-ref="_M/E1000_PBA_35K">E1000_PBA_35K</dfn>		0x0023</u></td></tr>
<tr><th id="512">512</th><td><u>#define <dfn class="macro" id="_M/E1000_PBA_38K" data-ref="_M/E1000_PBA_38K">E1000_PBA_38K</dfn>		0x0026</u></td></tr>
<tr><th id="513">513</th><td><u>#define <dfn class="macro" id="_M/E1000_PBA_40K" data-ref="_M/E1000_PBA_40K">E1000_PBA_40K</dfn>		0x0028</u></td></tr>
<tr><th id="514">514</th><td><u>#define <dfn class="macro" id="_M/E1000_PBA_48K" data-ref="_M/E1000_PBA_48K">E1000_PBA_48K</dfn>		0x0030    /* 48KB */</u></td></tr>
<tr><th id="515">515</th><td><u>#define <dfn class="macro" id="_M/E1000_PBA_64K" data-ref="_M/E1000_PBA_64K">E1000_PBA_64K</dfn>		0x0040    /* 64KB */</u></td></tr>
<tr><th id="516">516</th><td></td></tr>
<tr><th id="517">517</th><td><u>#define <dfn class="macro" id="_M/E1000_PBA_RXA_MASK" data-ref="_M/E1000_PBA_RXA_MASK">E1000_PBA_RXA_MASK</dfn>	0xFFFF</u></td></tr>
<tr><th id="518">518</th><td></td></tr>
<tr><th id="519">519</th><td><u>#define <dfn class="macro" id="_M/E1000_PBS_16K" data-ref="_M/E1000_PBS_16K">E1000_PBS_16K</dfn>		E1000_PBA_16K</u></td></tr>
<tr><th id="520">520</th><td></td></tr>
<tr><th id="521">521</th><td><i>/* Uncorrectable/correctable ECC Error counts and enable bits */</i></td></tr>
<tr><th id="522">522</th><td><u>#define <dfn class="macro" id="_M/E1000_PBECCSTS_CORR_ERR_CNT_MASK" data-ref="_M/E1000_PBECCSTS_CORR_ERR_CNT_MASK">E1000_PBECCSTS_CORR_ERR_CNT_MASK</dfn>	0x000000FF</u></td></tr>
<tr><th id="523">523</th><td><u>#define <dfn class="macro" id="_M/E1000_PBECCSTS_UNCORR_ERR_CNT_MASK" data-ref="_M/E1000_PBECCSTS_UNCORR_ERR_CNT_MASK">E1000_PBECCSTS_UNCORR_ERR_CNT_MASK</dfn>	0x0000FF00</u></td></tr>
<tr><th id="524">524</th><td><u>#define <dfn class="macro" id="_M/E1000_PBECCSTS_UNCORR_ERR_CNT_SHIFT" data-ref="_M/E1000_PBECCSTS_UNCORR_ERR_CNT_SHIFT">E1000_PBECCSTS_UNCORR_ERR_CNT_SHIFT</dfn>	8</u></td></tr>
<tr><th id="525">525</th><td><u>#define <dfn class="macro" id="_M/E1000_PBECCSTS_ECC_ENABLE" data-ref="_M/E1000_PBECCSTS_ECC_ENABLE">E1000_PBECCSTS_ECC_ENABLE</dfn>		0x00010000</u></td></tr>
<tr><th id="526">526</th><td></td></tr>
<tr><th id="527">527</th><td><u>#define <dfn class="macro" id="_M/IFS_MAX" data-ref="_M/IFS_MAX">IFS_MAX</dfn>			80</u></td></tr>
<tr><th id="528">528</th><td><u>#define <dfn class="macro" id="_M/IFS_MIN" data-ref="_M/IFS_MIN">IFS_MIN</dfn>			40</u></td></tr>
<tr><th id="529">529</th><td><u>#define <dfn class="macro" id="_M/IFS_RATIO" data-ref="_M/IFS_RATIO">IFS_RATIO</dfn>		4</u></td></tr>
<tr><th id="530">530</th><td><u>#define <dfn class="macro" id="_M/IFS_STEP" data-ref="_M/IFS_STEP">IFS_STEP</dfn>		10</u></td></tr>
<tr><th id="531">531</th><td><u>#define <dfn class="macro" id="_M/MIN_NUM_XMITS" data-ref="_M/MIN_NUM_XMITS">MIN_NUM_XMITS</dfn>		1000</u></td></tr>
<tr><th id="532">532</th><td></td></tr>
<tr><th id="533">533</th><td><i>/* SW Semaphore Register */</i></td></tr>
<tr><th id="534">534</th><td><u>#define <dfn class="macro" id="_M/E1000_SWSM_SMBI" data-ref="_M/E1000_SWSM_SMBI">E1000_SWSM_SMBI</dfn>		0x00000001 /* Driver Semaphore bit */</u></td></tr>
<tr><th id="535">535</th><td><u>#define <dfn class="macro" id="_M/E1000_SWSM_SWESMBI" data-ref="_M/E1000_SWSM_SWESMBI">E1000_SWSM_SWESMBI</dfn>	0x00000002 /* FW Semaphore bit */</u></td></tr>
<tr><th id="536">536</th><td><u>#define <dfn class="macro" id="_M/E1000_SWSM_DRV_LOAD" data-ref="_M/E1000_SWSM_DRV_LOAD">E1000_SWSM_DRV_LOAD</dfn>	0x00000008 /* Driver Loaded Bit */</u></td></tr>
<tr><th id="537">537</th><td></td></tr>
<tr><th id="538">538</th><td><u>#define <dfn class="macro" id="_M/E1000_SWSM2_LOCK" data-ref="_M/E1000_SWSM2_LOCK">E1000_SWSM2_LOCK</dfn>	0x00000002 /* Secondary driver semaphore bit */</u></td></tr>
<tr><th id="539">539</th><td></td></tr>
<tr><th id="540">540</th><td><i>/* Interrupt Cause Read */</i></td></tr>
<tr><th id="541">541</th><td><u>#define <dfn class="macro" id="_M/E1000_ICR_TXDW" data-ref="_M/E1000_ICR_TXDW">E1000_ICR_TXDW</dfn>		0x00000001 /* Transmit desc written back */</u></td></tr>
<tr><th id="542">542</th><td><u>#define <dfn class="macro" id="_M/E1000_ICR_TXQE" data-ref="_M/E1000_ICR_TXQE">E1000_ICR_TXQE</dfn>		0x00000002 /* Transmit Queue empty */</u></td></tr>
<tr><th id="543">543</th><td><u>#define <dfn class="macro" id="_M/E1000_ICR_LSC" data-ref="_M/E1000_ICR_LSC">E1000_ICR_LSC</dfn>		0x00000004 /* Link Status Change */</u></td></tr>
<tr><th id="544">544</th><td><u>#define <dfn class="macro" id="_M/E1000_ICR_RXSEQ" data-ref="_M/E1000_ICR_RXSEQ">E1000_ICR_RXSEQ</dfn>		0x00000008 /* Rx sequence error */</u></td></tr>
<tr><th id="545">545</th><td><u>#define <dfn class="macro" id="_M/E1000_ICR_RXDMT0" data-ref="_M/E1000_ICR_RXDMT0">E1000_ICR_RXDMT0</dfn>	0x00000010 /* Rx desc min. threshold (0) */</u></td></tr>
<tr><th id="546">546</th><td><u>#define <dfn class="macro" id="_M/E1000_ICR_RXO" data-ref="_M/E1000_ICR_RXO">E1000_ICR_RXO</dfn>		0x00000040 /* Rx overrun */</u></td></tr>
<tr><th id="547">547</th><td><u>#define <dfn class="macro" id="_M/E1000_ICR_RXT0" data-ref="_M/E1000_ICR_RXT0">E1000_ICR_RXT0</dfn>		0x00000080 /* Rx timer intr (ring 0) */</u></td></tr>
<tr><th id="548">548</th><td><u>#define <dfn class="macro" id="_M/E1000_ICR_VMMB" data-ref="_M/E1000_ICR_VMMB">E1000_ICR_VMMB</dfn>		0x00000100 /* VM MB event */</u></td></tr>
<tr><th id="549">549</th><td><u>#define <dfn class="macro" id="_M/E1000_ICR_RXCFG" data-ref="_M/E1000_ICR_RXCFG">E1000_ICR_RXCFG</dfn>		0x00000400 /* Rx /c/ ordered set */</u></td></tr>
<tr><th id="550">550</th><td><u>#define <dfn class="macro" id="_M/E1000_ICR_GPI_EN0" data-ref="_M/E1000_ICR_GPI_EN0">E1000_ICR_GPI_EN0</dfn>	0x00000800 /* GP Int 0 */</u></td></tr>
<tr><th id="551">551</th><td><u>#define <dfn class="macro" id="_M/E1000_ICR_GPI_EN1" data-ref="_M/E1000_ICR_GPI_EN1">E1000_ICR_GPI_EN1</dfn>	0x00001000 /* GP Int 1 */</u></td></tr>
<tr><th id="552">552</th><td><u>#define <dfn class="macro" id="_M/E1000_ICR_GPI_EN2" data-ref="_M/E1000_ICR_GPI_EN2">E1000_ICR_GPI_EN2</dfn>	0x00002000 /* GP Int 2 */</u></td></tr>
<tr><th id="553">553</th><td><u>#define <dfn class="macro" id="_M/E1000_ICR_GPI_EN3" data-ref="_M/E1000_ICR_GPI_EN3">E1000_ICR_GPI_EN3</dfn>	0x00004000 /* GP Int 3 */</u></td></tr>
<tr><th id="554">554</th><td><u>#define <dfn class="macro" id="_M/E1000_ICR_TXD_LOW" data-ref="_M/E1000_ICR_TXD_LOW">E1000_ICR_TXD_LOW</dfn>	0x00008000</u></td></tr>
<tr><th id="555">555</th><td><u>#define <dfn class="macro" id="_M/E1000_ICR_MNG" data-ref="_M/E1000_ICR_MNG">E1000_ICR_MNG</dfn>		0x00040000 /* Manageability event */</u></td></tr>
<tr><th id="556">556</th><td><u>#define <dfn class="macro" id="_M/E1000_ICR_ECCER" data-ref="_M/E1000_ICR_ECCER">E1000_ICR_ECCER</dfn>		0x00400000 /* Uncorrectable ECC Error */</u></td></tr>
<tr><th id="557">557</th><td><u>#define <dfn class="macro" id="_M/E1000_ICR_TS" data-ref="_M/E1000_ICR_TS">E1000_ICR_TS</dfn>		0x00080000 /* Time Sync Interrupt */</u></td></tr>
<tr><th id="558">558</th><td><u>#define <dfn class="macro" id="_M/E1000_ICR_DRSTA" data-ref="_M/E1000_ICR_DRSTA">E1000_ICR_DRSTA</dfn>		0x40000000 /* Device Reset Asserted */</u></td></tr>
<tr><th id="559">559</th><td><i>/* If this bit asserted, the driver should claim the interrupt */</i></td></tr>
<tr><th id="560">560</th><td><u>#define <dfn class="macro" id="_M/E1000_ICR_INT_ASSERTED" data-ref="_M/E1000_ICR_INT_ASSERTED">E1000_ICR_INT_ASSERTED</dfn>	0x80000000</u></td></tr>
<tr><th id="561">561</th><td><u>#define <dfn class="macro" id="_M/E1000_ICR_DOUTSYNC" data-ref="_M/E1000_ICR_DOUTSYNC">E1000_ICR_DOUTSYNC</dfn>	0x10000000 /* NIC DMA out of sync */</u></td></tr>
<tr><th id="562">562</th><td><u>#define <dfn class="macro" id="_M/E1000_ICR_RXQ0" data-ref="_M/E1000_ICR_RXQ0">E1000_ICR_RXQ0</dfn>		0x00100000 /* Rx Queue 0 Interrupt */</u></td></tr>
<tr><th id="563">563</th><td><u>#define <dfn class="macro" id="_M/E1000_ICR_RXQ1" data-ref="_M/E1000_ICR_RXQ1">E1000_ICR_RXQ1</dfn>		0x00200000 /* Rx Queue 1 Interrupt */</u></td></tr>
<tr><th id="564">564</th><td><u>#define <dfn class="macro" id="_M/E1000_ICR_TXQ0" data-ref="_M/E1000_ICR_TXQ0">E1000_ICR_TXQ0</dfn>		0x00400000 /* Tx Queue 0 Interrupt */</u></td></tr>
<tr><th id="565">565</th><td><u>#define <dfn class="macro" id="_M/E1000_ICR_TXQ1" data-ref="_M/E1000_ICR_TXQ1">E1000_ICR_TXQ1</dfn>		0x00800000 /* Tx Queue 1 Interrupt */</u></td></tr>
<tr><th id="566">566</th><td><u>#define <dfn class="macro" id="_M/E1000_ICR_OTHER" data-ref="_M/E1000_ICR_OTHER">E1000_ICR_OTHER</dfn>		0x01000000 /* Other Interrupts */</u></td></tr>
<tr><th id="567">567</th><td><u>#define <dfn class="macro" id="_M/E1000_ICR_FER" data-ref="_M/E1000_ICR_FER">E1000_ICR_FER</dfn>		0x00400000 /* Fatal Error */</u></td></tr>
<tr><th id="568">568</th><td></td></tr>
<tr><th id="569">569</th><td><u>#define <dfn class="macro" id="_M/E1000_ICR_THS" data-ref="_M/E1000_ICR_THS">E1000_ICR_THS</dfn>		0x00800000 /* ICR.THS: Thermal Sensor Event*/</u></td></tr>
<tr><th id="570">570</th><td><u>#define <dfn class="macro" id="_M/E1000_ICR_MDDET" data-ref="_M/E1000_ICR_MDDET">E1000_ICR_MDDET</dfn>		0x10000000 /* Malicious Driver Detect */</u></td></tr>
<tr><th id="571">571</th><td></td></tr>
<tr><th id="572">572</th><td><i>/* PBA ECC Register */</i></td></tr>
<tr><th id="573">573</th><td><u>#define <dfn class="macro" id="_M/E1000_PBA_ECC_COUNTER_MASK" data-ref="_M/E1000_PBA_ECC_COUNTER_MASK">E1000_PBA_ECC_COUNTER_MASK</dfn>	0xFFF00000 /* ECC counter mask */</u></td></tr>
<tr><th id="574">574</th><td><u>#define <dfn class="macro" id="_M/E1000_PBA_ECC_COUNTER_SHIFT" data-ref="_M/E1000_PBA_ECC_COUNTER_SHIFT">E1000_PBA_ECC_COUNTER_SHIFT</dfn>	20 /* ECC counter shift value */</u></td></tr>
<tr><th id="575">575</th><td><u>#define <dfn class="macro" id="_M/E1000_PBA_ECC_CORR_EN" data-ref="_M/E1000_PBA_ECC_CORR_EN">E1000_PBA_ECC_CORR_EN</dfn>	0x00000001 /* Enable ECC error correction */</u></td></tr>
<tr><th id="576">576</th><td><u>#define <dfn class="macro" id="_M/E1000_PBA_ECC_STAT_CLR" data-ref="_M/E1000_PBA_ECC_STAT_CLR">E1000_PBA_ECC_STAT_CLR</dfn>	0x00000002 /* Clear ECC error counter */</u></td></tr>
<tr><th id="577">577</th><td><u>#define <dfn class="macro" id="_M/E1000_PBA_ECC_INT_EN" data-ref="_M/E1000_PBA_ECC_INT_EN">E1000_PBA_ECC_INT_EN</dfn>	0x00000004 /* Enable ICR bit 5 on ECC error */</u></td></tr>
<tr><th id="578">578</th><td></td></tr>
<tr><th id="579">579</th><td><i>/* Extended Interrupt Cause Read */</i></td></tr>
<tr><th id="580">580</th><td><u>#define <dfn class="macro" id="_M/E1000_EICR_RX_QUEUE0" data-ref="_M/E1000_EICR_RX_QUEUE0">E1000_EICR_RX_QUEUE0</dfn>	0x00000001 /* Rx Queue 0 Interrupt */</u></td></tr>
<tr><th id="581">581</th><td><u>#define <dfn class="macro" id="_M/E1000_EICR_RX_QUEUE1" data-ref="_M/E1000_EICR_RX_QUEUE1">E1000_EICR_RX_QUEUE1</dfn>	0x00000002 /* Rx Queue 1 Interrupt */</u></td></tr>
<tr><th id="582">582</th><td><u>#define <dfn class="macro" id="_M/E1000_EICR_RX_QUEUE2" data-ref="_M/E1000_EICR_RX_QUEUE2">E1000_EICR_RX_QUEUE2</dfn>	0x00000004 /* Rx Queue 2 Interrupt */</u></td></tr>
<tr><th id="583">583</th><td><u>#define <dfn class="macro" id="_M/E1000_EICR_RX_QUEUE3" data-ref="_M/E1000_EICR_RX_QUEUE3">E1000_EICR_RX_QUEUE3</dfn>	0x00000008 /* Rx Queue 3 Interrupt */</u></td></tr>
<tr><th id="584">584</th><td><u>#define <dfn class="macro" id="_M/E1000_EICR_TX_QUEUE0" data-ref="_M/E1000_EICR_TX_QUEUE0">E1000_EICR_TX_QUEUE0</dfn>	0x00000100 /* Tx Queue 0 Interrupt */</u></td></tr>
<tr><th id="585">585</th><td><u>#define <dfn class="macro" id="_M/E1000_EICR_TX_QUEUE1" data-ref="_M/E1000_EICR_TX_QUEUE1">E1000_EICR_TX_QUEUE1</dfn>	0x00000200 /* Tx Queue 1 Interrupt */</u></td></tr>
<tr><th id="586">586</th><td><u>#define <dfn class="macro" id="_M/E1000_EICR_TX_QUEUE2" data-ref="_M/E1000_EICR_TX_QUEUE2">E1000_EICR_TX_QUEUE2</dfn>	0x00000400 /* Tx Queue 2 Interrupt */</u></td></tr>
<tr><th id="587">587</th><td><u>#define <dfn class="macro" id="_M/E1000_EICR_TX_QUEUE3" data-ref="_M/E1000_EICR_TX_QUEUE3">E1000_EICR_TX_QUEUE3</dfn>	0x00000800 /* Tx Queue 3 Interrupt */</u></td></tr>
<tr><th id="588">588</th><td><u>#define <dfn class="macro" id="_M/E1000_EICR_TCP_TIMER" data-ref="_M/E1000_EICR_TCP_TIMER">E1000_EICR_TCP_TIMER</dfn>	0x40000000 /* TCP Timer */</u></td></tr>
<tr><th id="589">589</th><td><u>#define <dfn class="macro" id="_M/E1000_EICR_OTHER" data-ref="_M/E1000_EICR_OTHER">E1000_EICR_OTHER</dfn>	0x80000000 /* Interrupt Cause Active */</u></td></tr>
<tr><th id="590">590</th><td><i>/* TCP Timer */</i></td></tr>
<tr><th id="591">591</th><td><u>#define <dfn class="macro" id="_M/E1000_TCPTIMER_KS" data-ref="_M/E1000_TCPTIMER_KS">E1000_TCPTIMER_KS</dfn>	0x00000100 /* KickStart */</u></td></tr>
<tr><th id="592">592</th><td><u>#define <dfn class="macro" id="_M/E1000_TCPTIMER_COUNT_ENABLE" data-ref="_M/E1000_TCPTIMER_COUNT_ENABLE">E1000_TCPTIMER_COUNT_ENABLE</dfn>	0x00000200 /* Count Enable */</u></td></tr>
<tr><th id="593">593</th><td><u>#define <dfn class="macro" id="_M/E1000_TCPTIMER_COUNT_FINISH" data-ref="_M/E1000_TCPTIMER_COUNT_FINISH">E1000_TCPTIMER_COUNT_FINISH</dfn>	0x00000400 /* Count finish */</u></td></tr>
<tr><th id="594">594</th><td><u>#define <dfn class="macro" id="_M/E1000_TCPTIMER_LOOP" data-ref="_M/E1000_TCPTIMER_LOOP">E1000_TCPTIMER_LOOP</dfn>	0x00000800 /* Loop */</u></td></tr>
<tr><th id="595">595</th><td></td></tr>
<tr><th id="596">596</th><td><i>/* This defines the bits that are set in the Interrupt Mask</i></td></tr>
<tr><th id="597">597</th><td><i> * Set/Read Register.  Each bit is documented below:</i></td></tr>
<tr><th id="598">598</th><td><i> *   o RXT0   = Receiver Timer Interrupt (ring 0)</i></td></tr>
<tr><th id="599">599</th><td><i> *   o TXDW   = Transmit Descriptor Written Back</i></td></tr>
<tr><th id="600">600</th><td><i> *   o RXDMT0 = Receive Descriptor Minimum Threshold hit (ring 0)</i></td></tr>
<tr><th id="601">601</th><td><i> *   o RXSEQ  = Receive Sequence Error</i></td></tr>
<tr><th id="602">602</th><td><i> *   o LSC    = Link Status Change</i></td></tr>
<tr><th id="603">603</th><td><i> */</i></td></tr>
<tr><th id="604">604</th><td><u>#define <dfn class="macro" id="_M/IMS_ENABLE_MASK" data-ref="_M/IMS_ENABLE_MASK">IMS_ENABLE_MASK</dfn> ( \</u></td></tr>
<tr><th id="605">605</th><td><u>	E1000_IMS_RXT0   |    \</u></td></tr>
<tr><th id="606">606</th><td><u>	E1000_IMS_TXDW   |    \</u></td></tr>
<tr><th id="607">607</th><td><u>	E1000_IMS_RXDMT0 |    \</u></td></tr>
<tr><th id="608">608</th><td><u>	E1000_IMS_RXSEQ  |    \</u></td></tr>
<tr><th id="609">609</th><td><u>	E1000_IMS_LSC)</u></td></tr>
<tr><th id="610">610</th><td></td></tr>
<tr><th id="611">611</th><td><i>/* Interrupt Mask Set */</i></td></tr>
<tr><th id="612">612</th><td><u>#define <dfn class="macro" id="_M/E1000_IMS_TXDW" data-ref="_M/E1000_IMS_TXDW">E1000_IMS_TXDW</dfn>		E1000_ICR_TXDW    /* Tx desc written back */</u></td></tr>
<tr><th id="613">613</th><td><u>#define <dfn class="macro" id="_M/E1000_IMS_TXQE" data-ref="_M/E1000_IMS_TXQE">E1000_IMS_TXQE</dfn>		E1000_ICR_TXQE    /* Transmit Queue empty */</u></td></tr>
<tr><th id="614">614</th><td><u>#define <dfn class="macro" id="_M/E1000_IMS_LSC" data-ref="_M/E1000_IMS_LSC">E1000_IMS_LSC</dfn>		E1000_ICR_LSC     /* Link Status Change */</u></td></tr>
<tr><th id="615">615</th><td><u>#define <dfn class="macro" id="_M/E1000_IMS_VMMB" data-ref="_M/E1000_IMS_VMMB">E1000_IMS_VMMB</dfn>		E1000_ICR_VMMB    /* Mail box activity */</u></td></tr>
<tr><th id="616">616</th><td><u>#define <dfn class="macro" id="_M/E1000_IMS_RXSEQ" data-ref="_M/E1000_IMS_RXSEQ">E1000_IMS_RXSEQ</dfn>		E1000_ICR_RXSEQ   /* Rx sequence error */</u></td></tr>
<tr><th id="617">617</th><td><u>#define <dfn class="macro" id="_M/E1000_IMS_RXDMT0" data-ref="_M/E1000_IMS_RXDMT0">E1000_IMS_RXDMT0</dfn>	E1000_ICR_RXDMT0  /* Rx desc min. threshold */</u></td></tr>
<tr><th id="618">618</th><td><u>#define <dfn class="macro" id="_M/E1000_IMS_RXO" data-ref="_M/E1000_IMS_RXO">E1000_IMS_RXO</dfn>		E1000_ICR_RXO     /* Rx overrun */</u></td></tr>
<tr><th id="619">619</th><td><u>#define <dfn class="macro" id="_M/E1000_IMS_RXT0" data-ref="_M/E1000_IMS_RXT0">E1000_IMS_RXT0</dfn>		E1000_ICR_RXT0    /* Rx timer intr */</u></td></tr>
<tr><th id="620">620</th><td><u>#define <dfn class="macro" id="_M/E1000_IMS_TXD_LOW" data-ref="_M/E1000_IMS_TXD_LOW">E1000_IMS_TXD_LOW</dfn>	E1000_ICR_TXD_LOW</u></td></tr>
<tr><th id="621">621</th><td><u>#define <dfn class="macro" id="_M/E1000_IMS_ECCER" data-ref="_M/E1000_IMS_ECCER">E1000_IMS_ECCER</dfn>		E1000_ICR_ECCER   /* Uncorrectable ECC Error */</u></td></tr>
<tr><th id="622">622</th><td><u>#define <dfn class="macro" id="_M/E1000_IMS_TS" data-ref="_M/E1000_IMS_TS">E1000_IMS_TS</dfn>		E1000_ICR_TS      /* Time Sync Interrupt */</u></td></tr>
<tr><th id="623">623</th><td><u>#define <dfn class="macro" id="_M/E1000_IMS_DRSTA" data-ref="_M/E1000_IMS_DRSTA">E1000_IMS_DRSTA</dfn>		E1000_ICR_DRSTA   /* Device Reset Asserted */</u></td></tr>
<tr><th id="624">624</th><td><u>#define <dfn class="macro" id="_M/E1000_IMS_DOUTSYNC" data-ref="_M/E1000_IMS_DOUTSYNC">E1000_IMS_DOUTSYNC</dfn>	E1000_ICR_DOUTSYNC /* NIC DMA out of sync */</u></td></tr>
<tr><th id="625">625</th><td><u>#define <dfn class="macro" id="_M/E1000_IMS_RXQ0" data-ref="_M/E1000_IMS_RXQ0">E1000_IMS_RXQ0</dfn>		E1000_ICR_RXQ0 /* Rx Queue 0 Interrupt */</u></td></tr>
<tr><th id="626">626</th><td><u>#define <dfn class="macro" id="_M/E1000_IMS_RXQ1" data-ref="_M/E1000_IMS_RXQ1">E1000_IMS_RXQ1</dfn>		E1000_ICR_RXQ1 /* Rx Queue 1 Interrupt */</u></td></tr>
<tr><th id="627">627</th><td><u>#define <dfn class="macro" id="_M/E1000_IMS_TXQ0" data-ref="_M/E1000_IMS_TXQ0">E1000_IMS_TXQ0</dfn>		E1000_ICR_TXQ0 /* Tx Queue 0 Interrupt */</u></td></tr>
<tr><th id="628">628</th><td><u>#define <dfn class="macro" id="_M/E1000_IMS_TXQ1" data-ref="_M/E1000_IMS_TXQ1">E1000_IMS_TXQ1</dfn>		E1000_ICR_TXQ1 /* Tx Queue 1 Interrupt */</u></td></tr>
<tr><th id="629">629</th><td><u>#define <dfn class="macro" id="_M/E1000_IMS_OTHER" data-ref="_M/E1000_IMS_OTHER">E1000_IMS_OTHER</dfn>		E1000_ICR_OTHER /* Other Interrupts */</u></td></tr>
<tr><th id="630">630</th><td><u>#define <dfn class="macro" id="_M/E1000_IMS_FER" data-ref="_M/E1000_IMS_FER">E1000_IMS_FER</dfn>		E1000_ICR_FER /* Fatal Error */</u></td></tr>
<tr><th id="631">631</th><td></td></tr>
<tr><th id="632">632</th><td><u>#define <dfn class="macro" id="_M/E1000_IMS_THS" data-ref="_M/E1000_IMS_THS">E1000_IMS_THS</dfn>		E1000_ICR_THS /* ICR.TS: Thermal Sensor Event*/</u></td></tr>
<tr><th id="633">633</th><td><u>#define <dfn class="macro" id="_M/E1000_IMS_MDDET" data-ref="_M/E1000_IMS_MDDET">E1000_IMS_MDDET</dfn>		E1000_ICR_MDDET /* Malicious Driver Detect */</u></td></tr>
<tr><th id="634">634</th><td><i>/* Extended Interrupt Mask Set */</i></td></tr>
<tr><th id="635">635</th><td><u>#define <dfn class="macro" id="_M/E1000_EIMS_RX_QUEUE0" data-ref="_M/E1000_EIMS_RX_QUEUE0">E1000_EIMS_RX_QUEUE0</dfn>	E1000_EICR_RX_QUEUE0 /* Rx Queue 0 Interrupt */</u></td></tr>
<tr><th id="636">636</th><td><u>#define <dfn class="macro" id="_M/E1000_EIMS_RX_QUEUE1" data-ref="_M/E1000_EIMS_RX_QUEUE1">E1000_EIMS_RX_QUEUE1</dfn>	E1000_EICR_RX_QUEUE1 /* Rx Queue 1 Interrupt */</u></td></tr>
<tr><th id="637">637</th><td><u>#define <dfn class="macro" id="_M/E1000_EIMS_RX_QUEUE2" data-ref="_M/E1000_EIMS_RX_QUEUE2">E1000_EIMS_RX_QUEUE2</dfn>	E1000_EICR_RX_QUEUE2 /* Rx Queue 2 Interrupt */</u></td></tr>
<tr><th id="638">638</th><td><u>#define <dfn class="macro" id="_M/E1000_EIMS_RX_QUEUE3" data-ref="_M/E1000_EIMS_RX_QUEUE3">E1000_EIMS_RX_QUEUE3</dfn>	E1000_EICR_RX_QUEUE3 /* Rx Queue 3 Interrupt */</u></td></tr>
<tr><th id="639">639</th><td><u>#define <dfn class="macro" id="_M/E1000_EIMS_TX_QUEUE0" data-ref="_M/E1000_EIMS_TX_QUEUE0">E1000_EIMS_TX_QUEUE0</dfn>	E1000_EICR_TX_QUEUE0 /* Tx Queue 0 Interrupt */</u></td></tr>
<tr><th id="640">640</th><td><u>#define <dfn class="macro" id="_M/E1000_EIMS_TX_QUEUE1" data-ref="_M/E1000_EIMS_TX_QUEUE1">E1000_EIMS_TX_QUEUE1</dfn>	E1000_EICR_TX_QUEUE1 /* Tx Queue 1 Interrupt */</u></td></tr>
<tr><th id="641">641</th><td><u>#define <dfn class="macro" id="_M/E1000_EIMS_TX_QUEUE2" data-ref="_M/E1000_EIMS_TX_QUEUE2">E1000_EIMS_TX_QUEUE2</dfn>	E1000_EICR_TX_QUEUE2 /* Tx Queue 2 Interrupt */</u></td></tr>
<tr><th id="642">642</th><td><u>#define <dfn class="macro" id="_M/E1000_EIMS_TX_QUEUE3" data-ref="_M/E1000_EIMS_TX_QUEUE3">E1000_EIMS_TX_QUEUE3</dfn>	E1000_EICR_TX_QUEUE3 /* Tx Queue 3 Interrupt */</u></td></tr>
<tr><th id="643">643</th><td><u>#define <dfn class="macro" id="_M/E1000_EIMS_TCP_TIMER" data-ref="_M/E1000_EIMS_TCP_TIMER">E1000_EIMS_TCP_TIMER</dfn>	E1000_EICR_TCP_TIMER /* TCP Timer */</u></td></tr>
<tr><th id="644">644</th><td><u>#define <dfn class="macro" id="_M/E1000_EIMS_OTHER" data-ref="_M/E1000_EIMS_OTHER">E1000_EIMS_OTHER</dfn>	E1000_EICR_OTHER   /* Interrupt Cause Active */</u></td></tr>
<tr><th id="645">645</th><td></td></tr>
<tr><th id="646">646</th><td><i>/* Interrupt Cause Set */</i></td></tr>
<tr><th id="647">647</th><td><u>#define <dfn class="macro" id="_M/E1000_ICS_LSC" data-ref="_M/E1000_ICS_LSC">E1000_ICS_LSC</dfn>		E1000_ICR_LSC       /* Link Status Change */</u></td></tr>
<tr><th id="648">648</th><td><u>#define <dfn class="macro" id="_M/E1000_ICS_RXSEQ" data-ref="_M/E1000_ICS_RXSEQ">E1000_ICS_RXSEQ</dfn>		E1000_ICR_RXSEQ     /* Rx sequence error */</u></td></tr>
<tr><th id="649">649</th><td><u>#define <dfn class="macro" id="_M/E1000_ICS_RXDMT0" data-ref="_M/E1000_ICS_RXDMT0">E1000_ICS_RXDMT0</dfn>	E1000_ICR_RXDMT0    /* Rx desc min. threshold */</u></td></tr>
<tr><th id="650">650</th><td></td></tr>
<tr><th id="651">651</th><td><i>/* Extended Interrupt Cause Set */</i></td></tr>
<tr><th id="652">652</th><td><u>#define <dfn class="macro" id="_M/E1000_EICS_RX_QUEUE0" data-ref="_M/E1000_EICS_RX_QUEUE0">E1000_EICS_RX_QUEUE0</dfn>	E1000_EICR_RX_QUEUE0 /* Rx Queue 0 Interrupt */</u></td></tr>
<tr><th id="653">653</th><td><u>#define <dfn class="macro" id="_M/E1000_EICS_RX_QUEUE1" data-ref="_M/E1000_EICS_RX_QUEUE1">E1000_EICS_RX_QUEUE1</dfn>	E1000_EICR_RX_QUEUE1 /* Rx Queue 1 Interrupt */</u></td></tr>
<tr><th id="654">654</th><td><u>#define <dfn class="macro" id="_M/E1000_EICS_RX_QUEUE2" data-ref="_M/E1000_EICS_RX_QUEUE2">E1000_EICS_RX_QUEUE2</dfn>	E1000_EICR_RX_QUEUE2 /* Rx Queue 2 Interrupt */</u></td></tr>
<tr><th id="655">655</th><td><u>#define <dfn class="macro" id="_M/E1000_EICS_RX_QUEUE3" data-ref="_M/E1000_EICS_RX_QUEUE3">E1000_EICS_RX_QUEUE3</dfn>	E1000_EICR_RX_QUEUE3 /* Rx Queue 3 Interrupt */</u></td></tr>
<tr><th id="656">656</th><td><u>#define <dfn class="macro" id="_M/E1000_EICS_TX_QUEUE0" data-ref="_M/E1000_EICS_TX_QUEUE0">E1000_EICS_TX_QUEUE0</dfn>	E1000_EICR_TX_QUEUE0 /* Tx Queue 0 Interrupt */</u></td></tr>
<tr><th id="657">657</th><td><u>#define <dfn class="macro" id="_M/E1000_EICS_TX_QUEUE1" data-ref="_M/E1000_EICS_TX_QUEUE1">E1000_EICS_TX_QUEUE1</dfn>	E1000_EICR_TX_QUEUE1 /* Tx Queue 1 Interrupt */</u></td></tr>
<tr><th id="658">658</th><td><u>#define <dfn class="macro" id="_M/E1000_EICS_TX_QUEUE2" data-ref="_M/E1000_EICS_TX_QUEUE2">E1000_EICS_TX_QUEUE2</dfn>	E1000_EICR_TX_QUEUE2 /* Tx Queue 2 Interrupt */</u></td></tr>
<tr><th id="659">659</th><td><u>#define <dfn class="macro" id="_M/E1000_EICS_TX_QUEUE3" data-ref="_M/E1000_EICS_TX_QUEUE3">E1000_EICS_TX_QUEUE3</dfn>	E1000_EICR_TX_QUEUE3 /* Tx Queue 3 Interrupt */</u></td></tr>
<tr><th id="660">660</th><td><u>#define <dfn class="macro" id="_M/E1000_EICS_TCP_TIMER" data-ref="_M/E1000_EICS_TCP_TIMER">E1000_EICS_TCP_TIMER</dfn>	E1000_EICR_TCP_TIMER /* TCP Timer */</u></td></tr>
<tr><th id="661">661</th><td><u>#define <dfn class="macro" id="_M/E1000_EICS_OTHER" data-ref="_M/E1000_EICS_OTHER">E1000_EICS_OTHER</dfn>	E1000_EICR_OTHER   /* Interrupt Cause Active */</u></td></tr>
<tr><th id="662">662</th><td></td></tr>
<tr><th id="663">663</th><td><u>#define <dfn class="macro" id="_M/E1000_EITR_ITR_INT_MASK" data-ref="_M/E1000_EITR_ITR_INT_MASK">E1000_EITR_ITR_INT_MASK</dfn>	0x0000FFFF</u></td></tr>
<tr><th id="664">664</th><td><i>/* E1000_EITR_CNT_IGNR is only for 82576 and newer */</i></td></tr>
<tr><th id="665">665</th><td><u>#define <dfn class="macro" id="_M/E1000_EITR_CNT_IGNR" data-ref="_M/E1000_EITR_CNT_IGNR">E1000_EITR_CNT_IGNR</dfn>	0x80000000 /* Don't reset counters on write */</u></td></tr>
<tr><th id="666">666</th><td><u>#define <dfn class="macro" id="_M/E1000_EITR_INTERVAL" data-ref="_M/E1000_EITR_INTERVAL">E1000_EITR_INTERVAL</dfn> 0x00007FFC</u></td></tr>
<tr><th id="667">667</th><td></td></tr>
<tr><th id="668">668</th><td><i>/* Transmit Descriptor Control */</i></td></tr>
<tr><th id="669">669</th><td><u>#define <dfn class="macro" id="_M/E1000_TXDCTL_PTHRESH" data-ref="_M/E1000_TXDCTL_PTHRESH">E1000_TXDCTL_PTHRESH</dfn>	0x0000003F /* TXDCTL Prefetch Threshold */</u></td></tr>
<tr><th id="670">670</th><td><u>#define <dfn class="macro" id="_M/E1000_TXDCTL_HTHRESH" data-ref="_M/E1000_TXDCTL_HTHRESH">E1000_TXDCTL_HTHRESH</dfn>	0x00003F00 /* TXDCTL Host Threshold */</u></td></tr>
<tr><th id="671">671</th><td><u>#define <dfn class="macro" id="_M/E1000_TXDCTL_WTHRESH" data-ref="_M/E1000_TXDCTL_WTHRESH">E1000_TXDCTL_WTHRESH</dfn>	0x003F0000 /* TXDCTL Writeback Threshold */</u></td></tr>
<tr><th id="672">672</th><td><u>#define <dfn class="macro" id="_M/E1000_TXDCTL_GRAN" data-ref="_M/E1000_TXDCTL_GRAN">E1000_TXDCTL_GRAN</dfn>	0x01000000 /* TXDCTL Granularity */</u></td></tr>
<tr><th id="673">673</th><td><u>#define <dfn class="macro" id="_M/E1000_TXDCTL_FULL_TX_DESC_WB" data-ref="_M/E1000_TXDCTL_FULL_TX_DESC_WB">E1000_TXDCTL_FULL_TX_DESC_WB</dfn>	0x01010000 /* GRAN=1, WTHRESH=1 */</u></td></tr>
<tr><th id="674">674</th><td><u>#define <dfn class="macro" id="_M/E1000_TXDCTL_MAX_TX_DESC_PREFETCH" data-ref="_M/E1000_TXDCTL_MAX_TX_DESC_PREFETCH">E1000_TXDCTL_MAX_TX_DESC_PREFETCH</dfn> 0x0100001F /* GRAN=1, PTHRESH=31 */</u></td></tr>
<tr><th id="675">675</th><td><i>/* Enable the counting of descriptors still to be processed. */</i></td></tr>
<tr><th id="676">676</th><td><u>#define <dfn class="macro" id="_M/E1000_TXDCTL_COUNT_DESC" data-ref="_M/E1000_TXDCTL_COUNT_DESC">E1000_TXDCTL_COUNT_DESC</dfn>	0x00400000</u></td></tr>
<tr><th id="677">677</th><td></td></tr>
<tr><th id="678">678</th><td><i>/* Flow Control Constants */</i></td></tr>
<tr><th id="679">679</th><td><u>#define <dfn class="macro" id="_M/FLOW_CONTROL_ADDRESS_LOW" data-ref="_M/FLOW_CONTROL_ADDRESS_LOW">FLOW_CONTROL_ADDRESS_LOW</dfn>	0x00C28001</u></td></tr>
<tr><th id="680">680</th><td><u>#define <dfn class="macro" id="_M/FLOW_CONTROL_ADDRESS_HIGH" data-ref="_M/FLOW_CONTROL_ADDRESS_HIGH">FLOW_CONTROL_ADDRESS_HIGH</dfn>	0x00000100</u></td></tr>
<tr><th id="681">681</th><td><u>#define <dfn class="macro" id="_M/FLOW_CONTROL_TYPE" data-ref="_M/FLOW_CONTROL_TYPE">FLOW_CONTROL_TYPE</dfn>		0x8808</u></td></tr>
<tr><th id="682">682</th><td></td></tr>
<tr><th id="683">683</th><td><i>/* 802.1q VLAN Packet Size */</i></td></tr>
<tr><th id="684">684</th><td><u>#define <dfn class="macro" id="_M/VLAN_TAG_SIZE" data-ref="_M/VLAN_TAG_SIZE">VLAN_TAG_SIZE</dfn>			4    /* 802.3ac tag (not DMA'd) */</u></td></tr>
<tr><th id="685">685</th><td><u>#define <dfn class="macro" id="_M/E1000_VLAN_FILTER_TBL_SIZE" data-ref="_M/E1000_VLAN_FILTER_TBL_SIZE">E1000_VLAN_FILTER_TBL_SIZE</dfn>	128  /* VLAN Filter Table (4096 bits) */</u></td></tr>
<tr><th id="686">686</th><td></td></tr>
<tr><th id="687">687</th><td><i>/* Receive Address</i></td></tr>
<tr><th id="688">688</th><td><i> * Number of high/low register pairs in the RAR. The RAR (Receive Address</i></td></tr>
<tr><th id="689">689</th><td><i> * Registers) holds the directed and multicast addresses that we monitor.</i></td></tr>
<tr><th id="690">690</th><td><i> * Technically, we have 16 spots.  However, we reserve one of these spots</i></td></tr>
<tr><th id="691">691</th><td><i> * (RAR[15]) for our directed address used by controllers with</i></td></tr>
<tr><th id="692">692</th><td><i> * manageability enabled, allowing us room for 15 multicast addresses.</i></td></tr>
<tr><th id="693">693</th><td><i> */</i></td></tr>
<tr><th id="694">694</th><td><u>#define <dfn class="macro" id="_M/E1000_RAR_ENTRIES" data-ref="_M/E1000_RAR_ENTRIES">E1000_RAR_ENTRIES</dfn>	15</u></td></tr>
<tr><th id="695">695</th><td><u>#define <dfn class="macro" id="_M/E1000_RAH_AV" data-ref="_M/E1000_RAH_AV">E1000_RAH_AV</dfn>		0x80000000 /* Receive descriptor valid */</u></td></tr>
<tr><th id="696">696</th><td><u>#define <dfn class="macro" id="_M/E1000_RAL_MAC_ADDR_LEN" data-ref="_M/E1000_RAL_MAC_ADDR_LEN">E1000_RAL_MAC_ADDR_LEN</dfn>	4</u></td></tr>
<tr><th id="697">697</th><td><u>#define <dfn class="macro" id="_M/E1000_RAH_MAC_ADDR_LEN" data-ref="_M/E1000_RAH_MAC_ADDR_LEN">E1000_RAH_MAC_ADDR_LEN</dfn>	2</u></td></tr>
<tr><th id="698">698</th><td><u>#define <dfn class="macro" id="_M/E1000_RAH_QUEUE_MASK_82575" data-ref="_M/E1000_RAH_QUEUE_MASK_82575">E1000_RAH_QUEUE_MASK_82575</dfn>	0x000C0000</u></td></tr>
<tr><th id="699">699</th><td><u>#define <dfn class="macro" id="_M/E1000_RAH_POOL_1" data-ref="_M/E1000_RAH_POOL_1">E1000_RAH_POOL_1</dfn>	0x00040000</u></td></tr>
<tr><th id="700">700</th><td></td></tr>
<tr><th id="701">701</th><td><i>/* Error Codes */</i></td></tr>
<tr><th id="702">702</th><td><u>#define <dfn class="macro" id="_M/E1000_SUCCESS" data-ref="_M/E1000_SUCCESS">E1000_SUCCESS</dfn>			0</u></td></tr>
<tr><th id="703">703</th><td><u>#define <dfn class="macro" id="_M/E1000_ERR_NVM" data-ref="_M/E1000_ERR_NVM">E1000_ERR_NVM</dfn>			1</u></td></tr>
<tr><th id="704">704</th><td><u>#define <dfn class="macro" id="_M/E1000_ERR_PHY" data-ref="_M/E1000_ERR_PHY">E1000_ERR_PHY</dfn>			2</u></td></tr>
<tr><th id="705">705</th><td><u>#define <dfn class="macro" id="_M/E1000_ERR_CONFIG" data-ref="_M/E1000_ERR_CONFIG">E1000_ERR_CONFIG</dfn>		3</u></td></tr>
<tr><th id="706">706</th><td><u>#define <dfn class="macro" id="_M/E1000_ERR_PARAM" data-ref="_M/E1000_ERR_PARAM">E1000_ERR_PARAM</dfn>			4</u></td></tr>
<tr><th id="707">707</th><td><u>#define <dfn class="macro" id="_M/E1000_ERR_MAC_INIT" data-ref="_M/E1000_ERR_MAC_INIT">E1000_ERR_MAC_INIT</dfn>		5</u></td></tr>
<tr><th id="708">708</th><td><u>#define <dfn class="macro" id="_M/E1000_ERR_PHY_TYPE" data-ref="_M/E1000_ERR_PHY_TYPE">E1000_ERR_PHY_TYPE</dfn>		6</u></td></tr>
<tr><th id="709">709</th><td><u>#define <dfn class="macro" id="_M/E1000_ERR_RESET" data-ref="_M/E1000_ERR_RESET">E1000_ERR_RESET</dfn>			9</u></td></tr>
<tr><th id="710">710</th><td><u>#define <dfn class="macro" id="_M/E1000_ERR_MASTER_REQUESTS_PENDING" data-ref="_M/E1000_ERR_MASTER_REQUESTS_PENDING">E1000_ERR_MASTER_REQUESTS_PENDING</dfn>	10</u></td></tr>
<tr><th id="711">711</th><td><u>#define <dfn class="macro" id="_M/E1000_ERR_HOST_INTERFACE_COMMAND" data-ref="_M/E1000_ERR_HOST_INTERFACE_COMMAND">E1000_ERR_HOST_INTERFACE_COMMAND</dfn>	11</u></td></tr>
<tr><th id="712">712</th><td><u>#define <dfn class="macro" id="_M/E1000_BLK_PHY_RESET" data-ref="_M/E1000_BLK_PHY_RESET">E1000_BLK_PHY_RESET</dfn>		12</u></td></tr>
<tr><th id="713">713</th><td><u>#define <dfn class="macro" id="_M/E1000_ERR_SWFW_SYNC" data-ref="_M/E1000_ERR_SWFW_SYNC">E1000_ERR_SWFW_SYNC</dfn>		13</u></td></tr>
<tr><th id="714">714</th><td><u>#define <dfn class="macro" id="_M/E1000_NOT_IMPLEMENTED" data-ref="_M/E1000_NOT_IMPLEMENTED">E1000_NOT_IMPLEMENTED</dfn>		14</u></td></tr>
<tr><th id="715">715</th><td><u>#define <dfn class="macro" id="_M/E1000_ERR_MBX" data-ref="_M/E1000_ERR_MBX">E1000_ERR_MBX</dfn>			15</u></td></tr>
<tr><th id="716">716</th><td><u>#define <dfn class="macro" id="_M/E1000_ERR_INVALID_ARGUMENT" data-ref="_M/E1000_ERR_INVALID_ARGUMENT">E1000_ERR_INVALID_ARGUMENT</dfn>	16</u></td></tr>
<tr><th id="717">717</th><td><u>#define <dfn class="macro" id="_M/E1000_ERR_NO_SPACE" data-ref="_M/E1000_ERR_NO_SPACE">E1000_ERR_NO_SPACE</dfn>		17</u></td></tr>
<tr><th id="718">718</th><td><u>#define <dfn class="macro" id="_M/E1000_ERR_NVM_PBA_SECTION" data-ref="_M/E1000_ERR_NVM_PBA_SECTION">E1000_ERR_NVM_PBA_SECTION</dfn>	18</u></td></tr>
<tr><th id="719">719</th><td><u>#define <dfn class="macro" id="_M/E1000_ERR_I2C" data-ref="_M/E1000_ERR_I2C">E1000_ERR_I2C</dfn>			19</u></td></tr>
<tr><th id="720">720</th><td><u>#define <dfn class="macro" id="_M/E1000_ERR_INVM_VALUE_NOT_FOUND" data-ref="_M/E1000_ERR_INVM_VALUE_NOT_FOUND">E1000_ERR_INVM_VALUE_NOT_FOUND</dfn>	20</u></td></tr>
<tr><th id="721">721</th><td></td></tr>
<tr><th id="722">722</th><td><i>/* Loop limit on how long we wait for auto-negotiation to complete */</i></td></tr>
<tr><th id="723">723</th><td><u>#define <dfn class="macro" id="_M/FIBER_LINK_UP_LIMIT" data-ref="_M/FIBER_LINK_UP_LIMIT">FIBER_LINK_UP_LIMIT</dfn>		50</u></td></tr>
<tr><th id="724">724</th><td><u>#define <dfn class="macro" id="_M/COPPER_LINK_UP_LIMIT" data-ref="_M/COPPER_LINK_UP_LIMIT">COPPER_LINK_UP_LIMIT</dfn>		10</u></td></tr>
<tr><th id="725">725</th><td><u>#define <dfn class="macro" id="_M/PHY_AUTO_NEG_LIMIT" data-ref="_M/PHY_AUTO_NEG_LIMIT">PHY_AUTO_NEG_LIMIT</dfn>		45</u></td></tr>
<tr><th id="726">726</th><td><u>#define <dfn class="macro" id="_M/PHY_FORCE_LIMIT" data-ref="_M/PHY_FORCE_LIMIT">PHY_FORCE_LIMIT</dfn>			20</u></td></tr>
<tr><th id="727">727</th><td><i>/* Number of 100 microseconds we wait for PCI Express master disable */</i></td></tr>
<tr><th id="728">728</th><td><u>#define <dfn class="macro" id="_M/MASTER_DISABLE_TIMEOUT" data-ref="_M/MASTER_DISABLE_TIMEOUT">MASTER_DISABLE_TIMEOUT</dfn>		800</u></td></tr>
<tr><th id="729">729</th><td><i>/* Number of milliseconds we wait for PHY configuration done after MAC reset */</i></td></tr>
<tr><th id="730">730</th><td><u>#define <dfn class="macro" id="_M/PHY_CFG_TIMEOUT" data-ref="_M/PHY_CFG_TIMEOUT">PHY_CFG_TIMEOUT</dfn>			100</u></td></tr>
<tr><th id="731">731</th><td><i>/* Number of 2 milliseconds we wait for acquiring MDIO ownership. */</i></td></tr>
<tr><th id="732">732</th><td><u>#define <dfn class="macro" id="_M/MDIO_OWNERSHIP_TIMEOUT" data-ref="_M/MDIO_OWNERSHIP_TIMEOUT">MDIO_OWNERSHIP_TIMEOUT</dfn>		10</u></td></tr>
<tr><th id="733">733</th><td><i>/* Number of milliseconds for NVM auto read done after MAC reset. */</i></td></tr>
<tr><th id="734">734</th><td><u>#define <dfn class="macro" id="_M/AUTO_READ_DONE_TIMEOUT" data-ref="_M/AUTO_READ_DONE_TIMEOUT">AUTO_READ_DONE_TIMEOUT</dfn>		10</u></td></tr>
<tr><th id="735">735</th><td></td></tr>
<tr><th id="736">736</th><td><i>/* Flow Control */</i></td></tr>
<tr><th id="737">737</th><td><u>#define <dfn class="macro" id="_M/E1000_FCRTH_RTH" data-ref="_M/E1000_FCRTH_RTH">E1000_FCRTH_RTH</dfn>		0x0000FFF8 /* Mask Bits[15:3] for RTH */</u></td></tr>
<tr><th id="738">738</th><td><u>#define <dfn class="macro" id="_M/E1000_FCRTL_RTL" data-ref="_M/E1000_FCRTL_RTL">E1000_FCRTL_RTL</dfn>		0x0000FFF8 /* Mask Bits[15:3] for RTL */</u></td></tr>
<tr><th id="739">739</th><td><u>#define <dfn class="macro" id="_M/E1000_FCRTL_XONE" data-ref="_M/E1000_FCRTL_XONE">E1000_FCRTL_XONE</dfn>	0x80000000 /* Enable XON frame transmission */</u></td></tr>
<tr><th id="740">740</th><td></td></tr>
<tr><th id="741">741</th><td><i>/* Transmit Configuration Word */</i></td></tr>
<tr><th id="742">742</th><td><u>#define <dfn class="macro" id="_M/E1000_TXCW_FD" data-ref="_M/E1000_TXCW_FD">E1000_TXCW_FD</dfn>		0x00000020 /* TXCW full duplex */</u></td></tr>
<tr><th id="743">743</th><td><u>#define <dfn class="macro" id="_M/E1000_TXCW_PAUSE" data-ref="_M/E1000_TXCW_PAUSE">E1000_TXCW_PAUSE</dfn>	0x00000080 /* TXCW sym pause request */</u></td></tr>
<tr><th id="744">744</th><td><u>#define <dfn class="macro" id="_M/E1000_TXCW_ASM_DIR" data-ref="_M/E1000_TXCW_ASM_DIR">E1000_TXCW_ASM_DIR</dfn>	0x00000100 /* TXCW astm pause direction */</u></td></tr>
<tr><th id="745">745</th><td><u>#define <dfn class="macro" id="_M/E1000_TXCW_PAUSE_MASK" data-ref="_M/E1000_TXCW_PAUSE_MASK">E1000_TXCW_PAUSE_MASK</dfn>	0x00000180 /* TXCW pause request mask */</u></td></tr>
<tr><th id="746">746</th><td><u>#define <dfn class="macro" id="_M/E1000_TXCW_ANE" data-ref="_M/E1000_TXCW_ANE">E1000_TXCW_ANE</dfn>		0x80000000 /* Auto-neg enable */</u></td></tr>
<tr><th id="747">747</th><td></td></tr>
<tr><th id="748">748</th><td><i>/* Receive Configuration Word */</i></td></tr>
<tr><th id="749">749</th><td><u>#define <dfn class="macro" id="_M/E1000_RXCW_CW" data-ref="_M/E1000_RXCW_CW">E1000_RXCW_CW</dfn>		0x0000ffff /* RxConfigWord mask */</u></td></tr>
<tr><th id="750">750</th><td><u>#define <dfn class="macro" id="_M/E1000_RXCW_IV" data-ref="_M/E1000_RXCW_IV">E1000_RXCW_IV</dfn>		0x08000000 /* Receive config invalid */</u></td></tr>
<tr><th id="751">751</th><td><u>#define <dfn class="macro" id="_M/E1000_RXCW_C" data-ref="_M/E1000_RXCW_C">E1000_RXCW_C</dfn>		0x20000000 /* Receive config */</u></td></tr>
<tr><th id="752">752</th><td><u>#define <dfn class="macro" id="_M/E1000_RXCW_SYNCH" data-ref="_M/E1000_RXCW_SYNCH">E1000_RXCW_SYNCH</dfn>	0x40000000 /* Receive config synch */</u></td></tr>
<tr><th id="753">753</th><td></td></tr>
<tr><th id="754">754</th><td><u>#define <dfn class="macro" id="_M/E1000_TSYNCTXCTL_VALID" data-ref="_M/E1000_TSYNCTXCTL_VALID">E1000_TSYNCTXCTL_VALID</dfn>		0x00000001 /* Tx timestamp valid */</u></td></tr>
<tr><th id="755">755</th><td><u>#define <dfn class="macro" id="_M/E1000_TSYNCTXCTL_ENABLED" data-ref="_M/E1000_TSYNCTXCTL_ENABLED">E1000_TSYNCTXCTL_ENABLED</dfn>	0x00000010 /* enable Tx timestamping */</u></td></tr>
<tr><th id="756">756</th><td></td></tr>
<tr><th id="757">757</th><td><i>/* HH Time Sync */</i></td></tr>
<tr><th id="758">758</th><td><u>#define <dfn class="macro" id="_M/E1000_TSYNCTXCTL_MAX_ALLOWED_DLY_MASK" data-ref="_M/E1000_TSYNCTXCTL_MAX_ALLOWED_DLY_MASK">E1000_TSYNCTXCTL_MAX_ALLOWED_DLY_MASK</dfn>	0x0000F000 /* max delay */</u></td></tr>
<tr><th id="759">759</th><td><u>#define <dfn class="macro" id="_M/E1000_TSYNCTXCTL_SYNC_COMP_ERR" data-ref="_M/E1000_TSYNCTXCTL_SYNC_COMP_ERR">E1000_TSYNCTXCTL_SYNC_COMP_ERR</dfn>		0x20000000 /* sync err */</u></td></tr>
<tr><th id="760">760</th><td><u>#define <dfn class="macro" id="_M/E1000_TSYNCTXCTL_SYNC_COMP" data-ref="_M/E1000_TSYNCTXCTL_SYNC_COMP">E1000_TSYNCTXCTL_SYNC_COMP</dfn>		0x40000000 /* sync complete */</u></td></tr>
<tr><th id="761">761</th><td><u>#define <dfn class="macro" id="_M/E1000_TSYNCTXCTL_START_SYNC" data-ref="_M/E1000_TSYNCTXCTL_START_SYNC">E1000_TSYNCTXCTL_START_SYNC</dfn>		0x80000000 /* initiate sync */</u></td></tr>
<tr><th id="762">762</th><td></td></tr>
<tr><th id="763">763</th><td><u>#define <dfn class="macro" id="_M/E1000_TSYNCRXCTL_VALID" data-ref="_M/E1000_TSYNCRXCTL_VALID">E1000_TSYNCRXCTL_VALID</dfn>		0x00000001 /* Rx timestamp valid */</u></td></tr>
<tr><th id="764">764</th><td><u>#define <dfn class="macro" id="_M/E1000_TSYNCRXCTL_TYPE_MASK" data-ref="_M/E1000_TSYNCRXCTL_TYPE_MASK">E1000_TSYNCRXCTL_TYPE_MASK</dfn>	0x0000000E /* Rx type mask */</u></td></tr>
<tr><th id="765">765</th><td><u>#define <dfn class="macro" id="_M/E1000_TSYNCRXCTL_TYPE_L2_V2" data-ref="_M/E1000_TSYNCRXCTL_TYPE_L2_V2">E1000_TSYNCRXCTL_TYPE_L2_V2</dfn>	0x00</u></td></tr>
<tr><th id="766">766</th><td><u>#define <dfn class="macro" id="_M/E1000_TSYNCRXCTL_TYPE_L4_V1" data-ref="_M/E1000_TSYNCRXCTL_TYPE_L4_V1">E1000_TSYNCRXCTL_TYPE_L4_V1</dfn>	0x02</u></td></tr>
<tr><th id="767">767</th><td><u>#define <dfn class="macro" id="_M/E1000_TSYNCRXCTL_TYPE_L2_L4_V2" data-ref="_M/E1000_TSYNCRXCTL_TYPE_L2_L4_V2">E1000_TSYNCRXCTL_TYPE_L2_L4_V2</dfn>	0x04</u></td></tr>
<tr><th id="768">768</th><td><u>#define <dfn class="macro" id="_M/E1000_TSYNCRXCTL_TYPE_ALL" data-ref="_M/E1000_TSYNCRXCTL_TYPE_ALL">E1000_TSYNCRXCTL_TYPE_ALL</dfn>	0x08</u></td></tr>
<tr><th id="769">769</th><td><u>#define <dfn class="macro" id="_M/E1000_TSYNCRXCTL_TYPE_EVENT_V2" data-ref="_M/E1000_TSYNCRXCTL_TYPE_EVENT_V2">E1000_TSYNCRXCTL_TYPE_EVENT_V2</dfn>	0x0A</u></td></tr>
<tr><th id="770">770</th><td><u>#define <dfn class="macro" id="_M/E1000_TSYNCRXCTL_ENABLED" data-ref="_M/E1000_TSYNCRXCTL_ENABLED">E1000_TSYNCRXCTL_ENABLED</dfn>	0x00000010 /* enable Rx timestamping */</u></td></tr>
<tr><th id="771">771</th><td><u>#define <dfn class="macro" id="_M/E1000_TSYNCRXCTL_SYSCFI" data-ref="_M/E1000_TSYNCRXCTL_SYSCFI">E1000_TSYNCRXCTL_SYSCFI</dfn>		0x00000020 /* Sys clock frequency */</u></td></tr>
<tr><th id="772">772</th><td></td></tr>
<tr><th id="773">773</th><td><u>#define <dfn class="macro" id="_M/E1000_RXMTRL_PTP_V1_SYNC_MESSAGE" data-ref="_M/E1000_RXMTRL_PTP_V1_SYNC_MESSAGE">E1000_RXMTRL_PTP_V1_SYNC_MESSAGE</dfn>	0x00000000</u></td></tr>
<tr><th id="774">774</th><td><u>#define <dfn class="macro" id="_M/E1000_RXMTRL_PTP_V1_DELAY_REQ_MESSAGE" data-ref="_M/E1000_RXMTRL_PTP_V1_DELAY_REQ_MESSAGE">E1000_RXMTRL_PTP_V1_DELAY_REQ_MESSAGE</dfn>	0x00010000</u></td></tr>
<tr><th id="775">775</th><td></td></tr>
<tr><th id="776">776</th><td><u>#define <dfn class="macro" id="_M/E1000_RXMTRL_PTP_V2_SYNC_MESSAGE" data-ref="_M/E1000_RXMTRL_PTP_V2_SYNC_MESSAGE">E1000_RXMTRL_PTP_V2_SYNC_MESSAGE</dfn>	0x00000000</u></td></tr>
<tr><th id="777">777</th><td><u>#define <dfn class="macro" id="_M/E1000_RXMTRL_PTP_V2_DELAY_REQ_MESSAGE" data-ref="_M/E1000_RXMTRL_PTP_V2_DELAY_REQ_MESSAGE">E1000_RXMTRL_PTP_V2_DELAY_REQ_MESSAGE</dfn>	0x01000000</u></td></tr>
<tr><th id="778">778</th><td></td></tr>
<tr><th id="779">779</th><td><u>#define <dfn class="macro" id="_M/E1000_TSYNCRXCFG_PTP_V1_CTRLT_MASK" data-ref="_M/E1000_TSYNCRXCFG_PTP_V1_CTRLT_MASK">E1000_TSYNCRXCFG_PTP_V1_CTRLT_MASK</dfn>		0x000000FF</u></td></tr>
<tr><th id="780">780</th><td><u>#define <dfn class="macro" id="_M/E1000_TSYNCRXCFG_PTP_V1_SYNC_MESSAGE" data-ref="_M/E1000_TSYNCRXCFG_PTP_V1_SYNC_MESSAGE">E1000_TSYNCRXCFG_PTP_V1_SYNC_MESSAGE</dfn>		0x00</u></td></tr>
<tr><th id="781">781</th><td><u>#define <dfn class="macro" id="_M/E1000_TSYNCRXCFG_PTP_V1_DELAY_REQ_MESSAGE" data-ref="_M/E1000_TSYNCRXCFG_PTP_V1_DELAY_REQ_MESSAGE">E1000_TSYNCRXCFG_PTP_V1_DELAY_REQ_MESSAGE</dfn>	0x01</u></td></tr>
<tr><th id="782">782</th><td><u>#define <dfn class="macro" id="_M/E1000_TSYNCRXCFG_PTP_V1_FOLLOWUP_MESSAGE" data-ref="_M/E1000_TSYNCRXCFG_PTP_V1_FOLLOWUP_MESSAGE">E1000_TSYNCRXCFG_PTP_V1_FOLLOWUP_MESSAGE</dfn>	0x02</u></td></tr>
<tr><th id="783">783</th><td><u>#define <dfn class="macro" id="_M/E1000_TSYNCRXCFG_PTP_V1_DELAY_RESP_MESSAGE" data-ref="_M/E1000_TSYNCRXCFG_PTP_V1_DELAY_RESP_MESSAGE">E1000_TSYNCRXCFG_PTP_V1_DELAY_RESP_MESSAGE</dfn>	0x03</u></td></tr>
<tr><th id="784">784</th><td><u>#define <dfn class="macro" id="_M/E1000_TSYNCRXCFG_PTP_V1_MANAGEMENT_MESSAGE" data-ref="_M/E1000_TSYNCRXCFG_PTP_V1_MANAGEMENT_MESSAGE">E1000_TSYNCRXCFG_PTP_V1_MANAGEMENT_MESSAGE</dfn>	0x04</u></td></tr>
<tr><th id="785">785</th><td></td></tr>
<tr><th id="786">786</th><td><u>#define <dfn class="macro" id="_M/E1000_TSYNCRXCFG_PTP_V2_MSGID_MASK" data-ref="_M/E1000_TSYNCRXCFG_PTP_V2_MSGID_MASK">E1000_TSYNCRXCFG_PTP_V2_MSGID_MASK</dfn>		0x00000F00</u></td></tr>
<tr><th id="787">787</th><td><u>#define <dfn class="macro" id="_M/E1000_TSYNCRXCFG_PTP_V2_SYNC_MESSAGE" data-ref="_M/E1000_TSYNCRXCFG_PTP_V2_SYNC_MESSAGE">E1000_TSYNCRXCFG_PTP_V2_SYNC_MESSAGE</dfn>		0x0000</u></td></tr>
<tr><th id="788">788</th><td><u>#define <dfn class="macro" id="_M/E1000_TSYNCRXCFG_PTP_V2_DELAY_REQ_MESSAGE" data-ref="_M/E1000_TSYNCRXCFG_PTP_V2_DELAY_REQ_MESSAGE">E1000_TSYNCRXCFG_PTP_V2_DELAY_REQ_MESSAGE</dfn>	0x0100</u></td></tr>
<tr><th id="789">789</th><td><u>#define <dfn class="macro" id="_M/E1000_TSYNCRXCFG_PTP_V2_PATH_DELAY_REQ_MESSAGE" data-ref="_M/E1000_TSYNCRXCFG_PTP_V2_PATH_DELAY_REQ_MESSAGE">E1000_TSYNCRXCFG_PTP_V2_PATH_DELAY_REQ_MESSAGE</dfn>	0x0200</u></td></tr>
<tr><th id="790">790</th><td><u>#define <dfn class="macro" id="_M/E1000_TSYNCRXCFG_PTP_V2_PATH_DELAY_RESP_MESSAGE" data-ref="_M/E1000_TSYNCRXCFG_PTP_V2_PATH_DELAY_RESP_MESSAGE">E1000_TSYNCRXCFG_PTP_V2_PATH_DELAY_RESP_MESSAGE</dfn>	0x0300</u></td></tr>
<tr><th id="791">791</th><td><u>#define <dfn class="macro" id="_M/E1000_TSYNCRXCFG_PTP_V2_FOLLOWUP_MESSAGE" data-ref="_M/E1000_TSYNCRXCFG_PTP_V2_FOLLOWUP_MESSAGE">E1000_TSYNCRXCFG_PTP_V2_FOLLOWUP_MESSAGE</dfn>	0x0800</u></td></tr>
<tr><th id="792">792</th><td><u>#define <dfn class="macro" id="_M/E1000_TSYNCRXCFG_PTP_V2_DELAY_RESP_MESSAGE" data-ref="_M/E1000_TSYNCRXCFG_PTP_V2_DELAY_RESP_MESSAGE">E1000_TSYNCRXCFG_PTP_V2_DELAY_RESP_MESSAGE</dfn>	0x0900</u></td></tr>
<tr><th id="793">793</th><td><u>#define <dfn class="macro" id="_M/E1000_TSYNCRXCFG_PTP_V2_PATH_DELAY_FOLLOWUP_MESSAGE" data-ref="_M/E1000_TSYNCRXCFG_PTP_V2_PATH_DELAY_FOLLOWUP_MESSAGE">E1000_TSYNCRXCFG_PTP_V2_PATH_DELAY_FOLLOWUP_MESSAGE</dfn> 0x0A00</u></td></tr>
<tr><th id="794">794</th><td><u>#define <dfn class="macro" id="_M/E1000_TSYNCRXCFG_PTP_V2_ANNOUNCE_MESSAGE" data-ref="_M/E1000_TSYNCRXCFG_PTP_V2_ANNOUNCE_MESSAGE">E1000_TSYNCRXCFG_PTP_V2_ANNOUNCE_MESSAGE</dfn>	0x0B00</u></td></tr>
<tr><th id="795">795</th><td><u>#define <dfn class="macro" id="_M/E1000_TSYNCRXCFG_PTP_V2_SIGNALLING_MESSAGE" data-ref="_M/E1000_TSYNCRXCFG_PTP_V2_SIGNALLING_MESSAGE">E1000_TSYNCRXCFG_PTP_V2_SIGNALLING_MESSAGE</dfn>	0x0C00</u></td></tr>
<tr><th id="796">796</th><td><u>#define <dfn class="macro" id="_M/E1000_TSYNCRXCFG_PTP_V2_MANAGEMENT_MESSAGE" data-ref="_M/E1000_TSYNCRXCFG_PTP_V2_MANAGEMENT_MESSAGE">E1000_TSYNCRXCFG_PTP_V2_MANAGEMENT_MESSAGE</dfn>	0x0D00</u></td></tr>
<tr><th id="797">797</th><td></td></tr>
<tr><th id="798">798</th><td><u>#define <dfn class="macro" id="_M/E1000_TIMINCA_16NS_SHIFT" data-ref="_M/E1000_TIMINCA_16NS_SHIFT">E1000_TIMINCA_16NS_SHIFT</dfn>	24</u></td></tr>
<tr><th id="799">799</th><td><u>#define <dfn class="macro" id="_M/E1000_TIMINCA_INCPERIOD_SHIFT" data-ref="_M/E1000_TIMINCA_INCPERIOD_SHIFT">E1000_TIMINCA_INCPERIOD_SHIFT</dfn>	24</u></td></tr>
<tr><th id="800">800</th><td><u>#define <dfn class="macro" id="_M/E1000_TIMINCA_INCVALUE_MASK" data-ref="_M/E1000_TIMINCA_INCVALUE_MASK">E1000_TIMINCA_INCVALUE_MASK</dfn>	0x00FFFFFF</u></td></tr>
<tr><th id="801">801</th><td></td></tr>
<tr><th id="802">802</th><td><u>#define <dfn class="macro" id="_M/E1000_TSICR_TXTS" data-ref="_M/E1000_TSICR_TXTS">E1000_TSICR_TXTS</dfn>		0x00000002</u></td></tr>
<tr><th id="803">803</th><td><u>#define <dfn class="macro" id="_M/E1000_TSIM_TXTS" data-ref="_M/E1000_TSIM_TXTS">E1000_TSIM_TXTS</dfn>			0x00000002</u></td></tr>
<tr><th id="804">804</th><td><i>/* TUPLE Filtering Configuration */</i></td></tr>
<tr><th id="805">805</th><td><u>#define <dfn class="macro" id="_M/E1000_TTQF_DISABLE_MASK" data-ref="_M/E1000_TTQF_DISABLE_MASK">E1000_TTQF_DISABLE_MASK</dfn>		0xF0008000 /* TTQF Disable Mask */</u></td></tr>
<tr><th id="806">806</th><td><u>#define <dfn class="macro" id="_M/E1000_TTQF_QUEUE_ENABLE" data-ref="_M/E1000_TTQF_QUEUE_ENABLE">E1000_TTQF_QUEUE_ENABLE</dfn>		0x100   /* TTQF Queue Enable Bit */</u></td></tr>
<tr><th id="807">807</th><td><u>#define <dfn class="macro" id="_M/E1000_TTQF_PROTOCOL_MASK" data-ref="_M/E1000_TTQF_PROTOCOL_MASK">E1000_TTQF_PROTOCOL_MASK</dfn>	0xFF    /* TTQF Protocol Mask */</u></td></tr>
<tr><th id="808">808</th><td><i>/* TTQF TCP Bit, shift with E1000_TTQF_PROTOCOL SHIFT */</i></td></tr>
<tr><th id="809">809</th><td><u>#define <dfn class="macro" id="_M/E1000_TTQF_PROTOCOL_TCP" data-ref="_M/E1000_TTQF_PROTOCOL_TCP">E1000_TTQF_PROTOCOL_TCP</dfn>		0x0</u></td></tr>
<tr><th id="810">810</th><td><i>/* TTQF UDP Bit, shift with E1000_TTQF_PROTOCOL_SHIFT */</i></td></tr>
<tr><th id="811">811</th><td><u>#define <dfn class="macro" id="_M/E1000_TTQF_PROTOCOL_UDP" data-ref="_M/E1000_TTQF_PROTOCOL_UDP">E1000_TTQF_PROTOCOL_UDP</dfn>		0x1</u></td></tr>
<tr><th id="812">812</th><td><i>/* TTQF SCTP Bit, shift with E1000_TTQF_PROTOCOL_SHIFT */</i></td></tr>
<tr><th id="813">813</th><td><u>#define <dfn class="macro" id="_M/E1000_TTQF_PROTOCOL_SCTP" data-ref="_M/E1000_TTQF_PROTOCOL_SCTP">E1000_TTQF_PROTOCOL_SCTP</dfn>	0x2</u></td></tr>
<tr><th id="814">814</th><td><u>#define <dfn class="macro" id="_M/E1000_TTQF_PROTOCOL_SHIFT" data-ref="_M/E1000_TTQF_PROTOCOL_SHIFT">E1000_TTQF_PROTOCOL_SHIFT</dfn>	5       /* TTQF Protocol Shift */</u></td></tr>
<tr><th id="815">815</th><td><u>#define <dfn class="macro" id="_M/E1000_TTQF_QUEUE_SHIFT" data-ref="_M/E1000_TTQF_QUEUE_SHIFT">E1000_TTQF_QUEUE_SHIFT</dfn>		16      /* TTQF Queue Shfit */</u></td></tr>
<tr><th id="816">816</th><td><u>#define <dfn class="macro" id="_M/E1000_TTQF_RX_QUEUE_MASK" data-ref="_M/E1000_TTQF_RX_QUEUE_MASK">E1000_TTQF_RX_QUEUE_MASK</dfn>	0x70000 /* TTQF Queue Mask */</u></td></tr>
<tr><th id="817">817</th><td><u>#define <dfn class="macro" id="_M/E1000_TTQF_MASK_ENABLE" data-ref="_M/E1000_TTQF_MASK_ENABLE">E1000_TTQF_MASK_ENABLE</dfn>		0x10000000 /* TTQF Mask Enable Bit */</u></td></tr>
<tr><th id="818">818</th><td><u>#define <dfn class="macro" id="_M/E1000_IMIR_CLEAR_MASK" data-ref="_M/E1000_IMIR_CLEAR_MASK">E1000_IMIR_CLEAR_MASK</dfn>		0xF001FFFF /* IMIR Reg Clear Mask */</u></td></tr>
<tr><th id="819">819</th><td><u>#define <dfn class="macro" id="_M/E1000_IMIR_PORT_BYPASS" data-ref="_M/E1000_IMIR_PORT_BYPASS">E1000_IMIR_PORT_BYPASS</dfn>		0x20000 /* IMIR Port Bypass Bit */</u></td></tr>
<tr><th id="820">820</th><td><u>#define <dfn class="macro" id="_M/E1000_IMIR_PRIORITY_SHIFT" data-ref="_M/E1000_IMIR_PRIORITY_SHIFT">E1000_IMIR_PRIORITY_SHIFT</dfn>	29 /* IMIR Priority Shift */</u></td></tr>
<tr><th id="821">821</th><td><u>#define <dfn class="macro" id="_M/E1000_IMIREXT_CLEAR_MASK" data-ref="_M/E1000_IMIREXT_CLEAR_MASK">E1000_IMIREXT_CLEAR_MASK</dfn>	0x7FFFF /* IMIREXT Reg Clear Mask */</u></td></tr>
<tr><th id="822">822</th><td></td></tr>
<tr><th id="823">823</th><td><u>#define <dfn class="macro" id="_M/E1000_MDICNFG_EXT_MDIO" data-ref="_M/E1000_MDICNFG_EXT_MDIO">E1000_MDICNFG_EXT_MDIO</dfn>		0x80000000 /* MDI ext/int destination */</u></td></tr>
<tr><th id="824">824</th><td><u>#define <dfn class="macro" id="_M/E1000_MDICNFG_COM_MDIO" data-ref="_M/E1000_MDICNFG_COM_MDIO">E1000_MDICNFG_COM_MDIO</dfn>		0x40000000 /* MDI shared w/ lan 0 */</u></td></tr>
<tr><th id="825">825</th><td><u>#define <dfn class="macro" id="_M/E1000_MDICNFG_PHY_MASK" data-ref="_M/E1000_MDICNFG_PHY_MASK">E1000_MDICNFG_PHY_MASK</dfn>		0x03E00000</u></td></tr>
<tr><th id="826">826</th><td><u>#define <dfn class="macro" id="_M/E1000_MDICNFG_PHY_SHIFT" data-ref="_M/E1000_MDICNFG_PHY_SHIFT">E1000_MDICNFG_PHY_SHIFT</dfn>		21</u></td></tr>
<tr><th id="827">827</th><td></td></tr>
<tr><th id="828">828</th><td><u>#define <dfn class="macro" id="_M/E1000_MEDIA_PORT_COPPER" data-ref="_M/E1000_MEDIA_PORT_COPPER">E1000_MEDIA_PORT_COPPER</dfn>			1</u></td></tr>
<tr><th id="829">829</th><td><u>#define <dfn class="macro" id="_M/E1000_MEDIA_PORT_OTHER" data-ref="_M/E1000_MEDIA_PORT_OTHER">E1000_MEDIA_PORT_OTHER</dfn>			2</u></td></tr>
<tr><th id="830">830</th><td><u>#define <dfn class="macro" id="_M/E1000_M88E1112_AUTO_COPPER_SGMII" data-ref="_M/E1000_M88E1112_AUTO_COPPER_SGMII">E1000_M88E1112_AUTO_COPPER_SGMII</dfn>	0x2</u></td></tr>
<tr><th id="831">831</th><td><u>#define <dfn class="macro" id="_M/E1000_M88E1112_AUTO_COPPER_BASEX" data-ref="_M/E1000_M88E1112_AUTO_COPPER_BASEX">E1000_M88E1112_AUTO_COPPER_BASEX</dfn>	0x3</u></td></tr>
<tr><th id="832">832</th><td><u>#define <dfn class="macro" id="_M/E1000_M88E1112_STATUS_LINK" data-ref="_M/E1000_M88E1112_STATUS_LINK">E1000_M88E1112_STATUS_LINK</dfn>		0x0004 /* Interface Link Bit */</u></td></tr>
<tr><th id="833">833</th><td><u>#define <dfn class="macro" id="_M/E1000_M88E1112_MAC_CTRL_1" data-ref="_M/E1000_M88E1112_MAC_CTRL_1">E1000_M88E1112_MAC_CTRL_1</dfn>		0x10</u></td></tr>
<tr><th id="834">834</th><td><u>#define <dfn class="macro" id="_M/E1000_M88E1112_MAC_CTRL_1_MODE_MASK" data-ref="_M/E1000_M88E1112_MAC_CTRL_1_MODE_MASK">E1000_M88E1112_MAC_CTRL_1_MODE_MASK</dfn>	0x0380 /* Mode Select */</u></td></tr>
<tr><th id="835">835</th><td><u>#define <dfn class="macro" id="_M/E1000_M88E1112_MAC_CTRL_1_MODE_SHIFT" data-ref="_M/E1000_M88E1112_MAC_CTRL_1_MODE_SHIFT">E1000_M88E1112_MAC_CTRL_1_MODE_SHIFT</dfn>	7</u></td></tr>
<tr><th id="836">836</th><td><u>#define <dfn class="macro" id="_M/E1000_M88E1112_PAGE_ADDR" data-ref="_M/E1000_M88E1112_PAGE_ADDR">E1000_M88E1112_PAGE_ADDR</dfn>		0x16</u></td></tr>
<tr><th id="837">837</th><td><u>#define <dfn class="macro" id="_M/E1000_M88E1112_STATUS" data-ref="_M/E1000_M88E1112_STATUS">E1000_M88E1112_STATUS</dfn>			0x01</u></td></tr>
<tr><th id="838">838</th><td></td></tr>
<tr><th id="839">839</th><td><u>#define <dfn class="macro" id="_M/E1000_THSTAT_LOW_EVENT" data-ref="_M/E1000_THSTAT_LOW_EVENT">E1000_THSTAT_LOW_EVENT</dfn>		0x20000000 /* Low thermal threshold */</u></td></tr>
<tr><th id="840">840</th><td><u>#define <dfn class="macro" id="_M/E1000_THSTAT_MID_EVENT" data-ref="_M/E1000_THSTAT_MID_EVENT">E1000_THSTAT_MID_EVENT</dfn>		0x00200000 /* Mid thermal threshold */</u></td></tr>
<tr><th id="841">841</th><td><u>#define <dfn class="macro" id="_M/E1000_THSTAT_HIGH_EVENT" data-ref="_M/E1000_THSTAT_HIGH_EVENT">E1000_THSTAT_HIGH_EVENT</dfn>		0x00002000 /* High thermal threshold */</u></td></tr>
<tr><th id="842">842</th><td><u>#define <dfn class="macro" id="_M/E1000_THSTAT_PWR_DOWN" data-ref="_M/E1000_THSTAT_PWR_DOWN">E1000_THSTAT_PWR_DOWN</dfn>		0x00000001 /* Power Down Event */</u></td></tr>
<tr><th id="843">843</th><td><u>#define <dfn class="macro" id="_M/E1000_THSTAT_LINK_THROTTLE" data-ref="_M/E1000_THSTAT_LINK_THROTTLE">E1000_THSTAT_LINK_THROTTLE</dfn>	0x00000002 /* Link Spd Throttle Event */</u></td></tr>
<tr><th id="844">844</th><td></td></tr>
<tr><th id="845">845</th><td><i>/* I350 EEE defines */</i></td></tr>
<tr><th id="846">846</th><td><u>#define <dfn class="macro" id="_M/E1000_IPCNFG_EEE_1G_AN" data-ref="_M/E1000_IPCNFG_EEE_1G_AN">E1000_IPCNFG_EEE_1G_AN</dfn>		0x00000008 /* IPCNFG EEE Ena 1G AN */</u></td></tr>
<tr><th id="847">847</th><td><u>#define <dfn class="macro" id="_M/E1000_IPCNFG_EEE_100M_AN" data-ref="_M/E1000_IPCNFG_EEE_100M_AN">E1000_IPCNFG_EEE_100M_AN</dfn>	0x00000004 /* IPCNFG EEE Ena 100M AN */</u></td></tr>
<tr><th id="848">848</th><td><u>#define <dfn class="macro" id="_M/E1000_EEER_TX_LPI_EN" data-ref="_M/E1000_EEER_TX_LPI_EN">E1000_EEER_TX_LPI_EN</dfn>		0x00010000 /* EEER Tx LPI Enable */</u></td></tr>
<tr><th id="849">849</th><td><u>#define <dfn class="macro" id="_M/E1000_EEER_RX_LPI_EN" data-ref="_M/E1000_EEER_RX_LPI_EN">E1000_EEER_RX_LPI_EN</dfn>		0x00020000 /* EEER Rx LPI Enable */</u></td></tr>
<tr><th id="850">850</th><td><u>#define <dfn class="macro" id="_M/E1000_EEER_LPI_FC" data-ref="_M/E1000_EEER_LPI_FC">E1000_EEER_LPI_FC</dfn>		0x00040000 /* EEER Ena on Flow Cntrl */</u></td></tr>
<tr><th id="851">851</th><td><i>/* EEE status */</i></td></tr>
<tr><th id="852">852</th><td><u>#define <dfn class="macro" id="_M/E1000_EEER_EEE_NEG" data-ref="_M/E1000_EEER_EEE_NEG">E1000_EEER_EEE_NEG</dfn>		0x20000000 /* EEE capability nego */</u></td></tr>
<tr><th id="853">853</th><td><u>#define <dfn class="macro" id="_M/E1000_EEER_RX_LPI_STATUS" data-ref="_M/E1000_EEER_RX_LPI_STATUS">E1000_EEER_RX_LPI_STATUS</dfn>	0x40000000 /* Rx in LPI state */</u></td></tr>
<tr><th id="854">854</th><td><u>#define <dfn class="macro" id="_M/E1000_EEER_TX_LPI_STATUS" data-ref="_M/E1000_EEER_TX_LPI_STATUS">E1000_EEER_TX_LPI_STATUS</dfn>	0x80000000 /* Tx in LPI state */</u></td></tr>
<tr><th id="855">855</th><td><u>#define <dfn class="macro" id="_M/E1000_EEE_LP_ADV_ADDR_I350" data-ref="_M/E1000_EEE_LP_ADV_ADDR_I350">E1000_EEE_LP_ADV_ADDR_I350</dfn>	0x040F     /* EEE LP Advertisement */</u></td></tr>
<tr><th id="856">856</th><td><u>#define <dfn class="macro" id="_M/E1000_M88E1543_PAGE_ADDR" data-ref="_M/E1000_M88E1543_PAGE_ADDR">E1000_M88E1543_PAGE_ADDR</dfn>	0x16       /* Page Offset Register */</u></td></tr>
<tr><th id="857">857</th><td><u>#define <dfn class="macro" id="_M/E1000_M88E1543_EEE_CTRL_1" data-ref="_M/E1000_M88E1543_EEE_CTRL_1">E1000_M88E1543_EEE_CTRL_1</dfn>	0x0</u></td></tr>
<tr><th id="858">858</th><td><u>#define <dfn class="macro" id="_M/E1000_M88E1543_EEE_CTRL_1_MS" data-ref="_M/E1000_M88E1543_EEE_CTRL_1_MS">E1000_M88E1543_EEE_CTRL_1_MS</dfn>	0x0001     /* EEE Master/Slave */</u></td></tr>
<tr><th id="859">859</th><td><u>#define <dfn class="macro" id="_M/E1000_M88E1543_FIBER_CTRL" data-ref="_M/E1000_M88E1543_FIBER_CTRL">E1000_M88E1543_FIBER_CTRL</dfn>	0x0        /* Fiber Control Register */</u></td></tr>
<tr><th id="860">860</th><td><u>#define <dfn class="macro" id="_M/E1000_EEE_ADV_DEV_I354" data-ref="_M/E1000_EEE_ADV_DEV_I354">E1000_EEE_ADV_DEV_I354</dfn>		7</u></td></tr>
<tr><th id="861">861</th><td><u>#define <dfn class="macro" id="_M/E1000_EEE_ADV_ADDR_I354" data-ref="_M/E1000_EEE_ADV_ADDR_I354">E1000_EEE_ADV_ADDR_I354</dfn>		60</u></td></tr>
<tr><th id="862">862</th><td><u>#define <dfn class="macro" id="_M/E1000_EEE_ADV_100_SUPPORTED" data-ref="_M/E1000_EEE_ADV_100_SUPPORTED">E1000_EEE_ADV_100_SUPPORTED</dfn>	(1 &lt;&lt; 1)   /* 100BaseTx EEE Supported */</u></td></tr>
<tr><th id="863">863</th><td><u>#define <dfn class="macro" id="_M/E1000_EEE_ADV_1000_SUPPORTED" data-ref="_M/E1000_EEE_ADV_1000_SUPPORTED">E1000_EEE_ADV_1000_SUPPORTED</dfn>	(1 &lt;&lt; 2)   /* 1000BaseT EEE Supported */</u></td></tr>
<tr><th id="864">864</th><td><u>#define <dfn class="macro" id="_M/E1000_PCS_STATUS_DEV_I354" data-ref="_M/E1000_PCS_STATUS_DEV_I354">E1000_PCS_STATUS_DEV_I354</dfn>	3</u></td></tr>
<tr><th id="865">865</th><td><u>#define <dfn class="macro" id="_M/E1000_PCS_STATUS_ADDR_I354" data-ref="_M/E1000_PCS_STATUS_ADDR_I354">E1000_PCS_STATUS_ADDR_I354</dfn>	1</u></td></tr>
<tr><th id="866">866</th><td><u>#define <dfn class="macro" id="_M/E1000_PCS_STATUS_RX_LPI_RCVD" data-ref="_M/E1000_PCS_STATUS_RX_LPI_RCVD">E1000_PCS_STATUS_RX_LPI_RCVD</dfn>	0x0400</u></td></tr>
<tr><th id="867">867</th><td><u>#define <dfn class="macro" id="_M/E1000_PCS_STATUS_TX_LPI_RCVD" data-ref="_M/E1000_PCS_STATUS_TX_LPI_RCVD">E1000_PCS_STATUS_TX_LPI_RCVD</dfn>	0x0800</u></td></tr>
<tr><th id="868">868</th><td><u>#define <dfn class="macro" id="_M/E1000_M88E1512_CFG_REG_1" data-ref="_M/E1000_M88E1512_CFG_REG_1">E1000_M88E1512_CFG_REG_1</dfn>	0x0010</u></td></tr>
<tr><th id="869">869</th><td><u>#define <dfn class="macro" id="_M/E1000_M88E1512_CFG_REG_2" data-ref="_M/E1000_M88E1512_CFG_REG_2">E1000_M88E1512_CFG_REG_2</dfn>	0x0011</u></td></tr>
<tr><th id="870">870</th><td><u>#define <dfn class="macro" id="_M/E1000_M88E1512_CFG_REG_3" data-ref="_M/E1000_M88E1512_CFG_REG_3">E1000_M88E1512_CFG_REG_3</dfn>	0x0007</u></td></tr>
<tr><th id="871">871</th><td><u>#define <dfn class="macro" id="_M/E1000_M88E1512_MODE" data-ref="_M/E1000_M88E1512_MODE">E1000_M88E1512_MODE</dfn>		0x0014</u></td></tr>
<tr><th id="872">872</th><td><u>#define <dfn class="macro" id="_M/E1000_EEE_SU_LPI_CLK_STP" data-ref="_M/E1000_EEE_SU_LPI_CLK_STP">E1000_EEE_SU_LPI_CLK_STP</dfn>	0x00800000 /* EEE LPI Clock Stop */</u></td></tr>
<tr><th id="873">873</th><td><u>#define <dfn class="macro" id="_M/E1000_EEE_LP_ADV_DEV_I210" data-ref="_M/E1000_EEE_LP_ADV_DEV_I210">E1000_EEE_LP_ADV_DEV_I210</dfn>	7          /* EEE LP Adv Device */</u></td></tr>
<tr><th id="874">874</th><td><u>#define <dfn class="macro" id="_M/E1000_EEE_LP_ADV_ADDR_I210" data-ref="_M/E1000_EEE_LP_ADV_ADDR_I210">E1000_EEE_LP_ADV_ADDR_I210</dfn>	61         /* EEE LP Adv Register */</u></td></tr>
<tr><th id="875">875</th><td><i>/* PCI Express Control */</i></td></tr>
<tr><th id="876">876</th><td><u>#define <dfn class="macro" id="_M/E1000_GCR_RXD_NO_SNOOP" data-ref="_M/E1000_GCR_RXD_NO_SNOOP">E1000_GCR_RXD_NO_SNOOP</dfn>		0x00000001</u></td></tr>
<tr><th id="877">877</th><td><u>#define <dfn class="macro" id="_M/E1000_GCR_RXDSCW_NO_SNOOP" data-ref="_M/E1000_GCR_RXDSCW_NO_SNOOP">E1000_GCR_RXDSCW_NO_SNOOP</dfn>	0x00000002</u></td></tr>
<tr><th id="878">878</th><td><u>#define <dfn class="macro" id="_M/E1000_GCR_RXDSCR_NO_SNOOP" data-ref="_M/E1000_GCR_RXDSCR_NO_SNOOP">E1000_GCR_RXDSCR_NO_SNOOP</dfn>	0x00000004</u></td></tr>
<tr><th id="879">879</th><td><u>#define <dfn class="macro" id="_M/E1000_GCR_TXD_NO_SNOOP" data-ref="_M/E1000_GCR_TXD_NO_SNOOP">E1000_GCR_TXD_NO_SNOOP</dfn>		0x00000008</u></td></tr>
<tr><th id="880">880</th><td><u>#define <dfn class="macro" id="_M/E1000_GCR_TXDSCW_NO_SNOOP" data-ref="_M/E1000_GCR_TXDSCW_NO_SNOOP">E1000_GCR_TXDSCW_NO_SNOOP</dfn>	0x00000010</u></td></tr>
<tr><th id="881">881</th><td><u>#define <dfn class="macro" id="_M/E1000_GCR_TXDSCR_NO_SNOOP" data-ref="_M/E1000_GCR_TXDSCR_NO_SNOOP">E1000_GCR_TXDSCR_NO_SNOOP</dfn>	0x00000020</u></td></tr>
<tr><th id="882">882</th><td><u>#define <dfn class="macro" id="_M/E1000_GCR_CMPL_TMOUT_MASK" data-ref="_M/E1000_GCR_CMPL_TMOUT_MASK">E1000_GCR_CMPL_TMOUT_MASK</dfn>	0x0000F000</u></td></tr>
<tr><th id="883">883</th><td><u>#define <dfn class="macro" id="_M/E1000_GCR_CMPL_TMOUT_10ms" data-ref="_M/E1000_GCR_CMPL_TMOUT_10ms">E1000_GCR_CMPL_TMOUT_10ms</dfn>	0x00001000</u></td></tr>
<tr><th id="884">884</th><td><u>#define <dfn class="macro" id="_M/E1000_GCR_CMPL_TMOUT_RESEND" data-ref="_M/E1000_GCR_CMPL_TMOUT_RESEND">E1000_GCR_CMPL_TMOUT_RESEND</dfn>	0x00010000</u></td></tr>
<tr><th id="885">885</th><td><u>#define <dfn class="macro" id="_M/E1000_GCR_CAP_VER2" data-ref="_M/E1000_GCR_CAP_VER2">E1000_GCR_CAP_VER2</dfn>		0x00040000</u></td></tr>
<tr><th id="886">886</th><td></td></tr>
<tr><th id="887">887</th><td><u>#define <dfn class="macro" id="_M/PCIE_NO_SNOOP_ALL" data-ref="_M/PCIE_NO_SNOOP_ALL">PCIE_NO_SNOOP_ALL</dfn>	(E1000_GCR_RXD_NO_SNOOP | \</u></td></tr>
<tr><th id="888">888</th><td><u>				 E1000_GCR_RXDSCW_NO_SNOOP | \</u></td></tr>
<tr><th id="889">889</th><td><u>				 E1000_GCR_RXDSCR_NO_SNOOP | \</u></td></tr>
<tr><th id="890">890</th><td><u>				 E1000_GCR_TXD_NO_SNOOP    | \</u></td></tr>
<tr><th id="891">891</th><td><u>				 E1000_GCR_TXDSCW_NO_SNOOP | \</u></td></tr>
<tr><th id="892">892</th><td><u>				 E1000_GCR_TXDSCR_NO_SNOOP)</u></td></tr>
<tr><th id="893">893</th><td></td></tr>
<tr><th id="894">894</th><td><u>#define <dfn class="macro" id="_M/E1000_MMDAC_FUNC_DATA" data-ref="_M/E1000_MMDAC_FUNC_DATA">E1000_MMDAC_FUNC_DATA</dfn>	0x4000 /* Data, no post increment */</u></td></tr>
<tr><th id="895">895</th><td></td></tr>
<tr><th id="896">896</th><td><i>/* mPHY address control and data registers */</i></td></tr>
<tr><th id="897">897</th><td><u>#define <dfn class="macro" id="_M/E1000_MPHY_ADDR_CTL" data-ref="_M/E1000_MPHY_ADDR_CTL">E1000_MPHY_ADDR_CTL</dfn>		0x0024 /* Address Control Reg */</u></td></tr>
<tr><th id="898">898</th><td><u>#define <dfn class="macro" id="_M/E1000_MPHY_ADDR_CTL_OFFSET_MASK" data-ref="_M/E1000_MPHY_ADDR_CTL_OFFSET_MASK">E1000_MPHY_ADDR_CTL_OFFSET_MASK</dfn>	0xFFFF0000</u></td></tr>
<tr><th id="899">899</th><td><u>#define <dfn class="macro" id="_M/E1000_MPHY_DATA" data-ref="_M/E1000_MPHY_DATA">E1000_MPHY_DATA</dfn>			0x0E10 /* Data Register */</u></td></tr>
<tr><th id="900">900</th><td></td></tr>
<tr><th id="901">901</th><td><i>/* AFE CSR Offset for PCS CLK */</i></td></tr>
<tr><th id="902">902</th><td><u>#define <dfn class="macro" id="_M/E1000_MPHY_PCS_CLK_REG_OFFSET" data-ref="_M/E1000_MPHY_PCS_CLK_REG_OFFSET">E1000_MPHY_PCS_CLK_REG_OFFSET</dfn>	0x0004</u></td></tr>
<tr><th id="903">903</th><td><i>/* Override for near end digital loopback. */</i></td></tr>
<tr><th id="904">904</th><td><u>#define <dfn class="macro" id="_M/E1000_MPHY_PCS_CLK_REG_DIGINELBEN" data-ref="_M/E1000_MPHY_PCS_CLK_REG_DIGINELBEN">E1000_MPHY_PCS_CLK_REG_DIGINELBEN</dfn>	0x10</u></td></tr>
<tr><th id="905">905</th><td></td></tr>
<tr><th id="906">906</th><td><i>/* PHY Control Register */</i></td></tr>
<tr><th id="907">907</th><td><u>#define <dfn class="macro" id="_M/MII_CR_SPEED_SELECT_MSB" data-ref="_M/MII_CR_SPEED_SELECT_MSB">MII_CR_SPEED_SELECT_MSB</dfn>	0x0040  /* bits 6,13: 10=1000, 01=100, 00=10 */</u></td></tr>
<tr><th id="908">908</th><td><u>#define <dfn class="macro" id="_M/MII_CR_COLL_TEST_ENABLE" data-ref="_M/MII_CR_COLL_TEST_ENABLE">MII_CR_COLL_TEST_ENABLE</dfn>	0x0080  /* Collision test enable */</u></td></tr>
<tr><th id="909">909</th><td><u>#define <dfn class="macro" id="_M/MII_CR_FULL_DUPLEX" data-ref="_M/MII_CR_FULL_DUPLEX">MII_CR_FULL_DUPLEX</dfn>	0x0100  /* FDX =1, half duplex =0 */</u></td></tr>
<tr><th id="910">910</th><td><u>#define <dfn class="macro" id="_M/MII_CR_RESTART_AUTO_NEG" data-ref="_M/MII_CR_RESTART_AUTO_NEG">MII_CR_RESTART_AUTO_NEG</dfn>	0x0200  /* Restart auto negotiation */</u></td></tr>
<tr><th id="911">911</th><td><u>#define <dfn class="macro" id="_M/MII_CR_ISOLATE" data-ref="_M/MII_CR_ISOLATE">MII_CR_ISOLATE</dfn>		0x0400  /* Isolate PHY from MII */</u></td></tr>
<tr><th id="912">912</th><td><u>#define <dfn class="macro" id="_M/MII_CR_POWER_DOWN" data-ref="_M/MII_CR_POWER_DOWN">MII_CR_POWER_DOWN</dfn>	0x0800  /* Power down */</u></td></tr>
<tr><th id="913">913</th><td><u>#define <dfn class="macro" id="_M/MII_CR_AUTO_NEG_EN" data-ref="_M/MII_CR_AUTO_NEG_EN">MII_CR_AUTO_NEG_EN</dfn>	0x1000  /* Auto Neg Enable */</u></td></tr>
<tr><th id="914">914</th><td><u>#define <dfn class="macro" id="_M/MII_CR_SPEED_SELECT_LSB" data-ref="_M/MII_CR_SPEED_SELECT_LSB">MII_CR_SPEED_SELECT_LSB</dfn>	0x2000  /* bits 6,13: 10=1000, 01=100, 00=10 */</u></td></tr>
<tr><th id="915">915</th><td><u>#define <dfn class="macro" id="_M/MII_CR_LOOPBACK" data-ref="_M/MII_CR_LOOPBACK">MII_CR_LOOPBACK</dfn>		0x4000  /* 0 = normal, 1 = loopback */</u></td></tr>
<tr><th id="916">916</th><td><u>#define <dfn class="macro" id="_M/MII_CR_RESET" data-ref="_M/MII_CR_RESET">MII_CR_RESET</dfn>		0x8000  /* 0 = normal, 1 = PHY reset */</u></td></tr>
<tr><th id="917">917</th><td><u>#define <dfn class="macro" id="_M/MII_CR_SPEED_1000" data-ref="_M/MII_CR_SPEED_1000">MII_CR_SPEED_1000</dfn>	0x0040</u></td></tr>
<tr><th id="918">918</th><td><u>#define <dfn class="macro" id="_M/MII_CR_SPEED_100" data-ref="_M/MII_CR_SPEED_100">MII_CR_SPEED_100</dfn>	0x2000</u></td></tr>
<tr><th id="919">919</th><td><u>#define <dfn class="macro" id="_M/MII_CR_SPEED_10" data-ref="_M/MII_CR_SPEED_10">MII_CR_SPEED_10</dfn>		0x0000</u></td></tr>
<tr><th id="920">920</th><td></td></tr>
<tr><th id="921">921</th><td><i>/* PHY Status Register */</i></td></tr>
<tr><th id="922">922</th><td><u>#define <dfn class="macro" id="_M/MII_SR_EXTENDED_CAPS" data-ref="_M/MII_SR_EXTENDED_CAPS">MII_SR_EXTENDED_CAPS</dfn>	0x0001 /* Extended register capabilities */</u></td></tr>
<tr><th id="923">923</th><td><u>#define <dfn class="macro" id="_M/MII_SR_JABBER_DETECT" data-ref="_M/MII_SR_JABBER_DETECT">MII_SR_JABBER_DETECT</dfn>	0x0002 /* Jabber Detected */</u></td></tr>
<tr><th id="924">924</th><td><u>#define <dfn class="macro" id="_M/MII_SR_LINK_STATUS" data-ref="_M/MII_SR_LINK_STATUS">MII_SR_LINK_STATUS</dfn>	0x0004 /* Link Status 1 = link */</u></td></tr>
<tr><th id="925">925</th><td><u>#define <dfn class="macro" id="_M/MII_SR_AUTONEG_CAPS" data-ref="_M/MII_SR_AUTONEG_CAPS">MII_SR_AUTONEG_CAPS</dfn>	0x0008 /* Auto Neg Capable */</u></td></tr>
<tr><th id="926">926</th><td><u>#define <dfn class="macro" id="_M/MII_SR_REMOTE_FAULT" data-ref="_M/MII_SR_REMOTE_FAULT">MII_SR_REMOTE_FAULT</dfn>	0x0010 /* Remote Fault Detect */</u></td></tr>
<tr><th id="927">927</th><td><u>#define <dfn class="macro" id="_M/MII_SR_AUTONEG_COMPLETE" data-ref="_M/MII_SR_AUTONEG_COMPLETE">MII_SR_AUTONEG_COMPLETE</dfn>	0x0020 /* Auto Neg Complete */</u></td></tr>
<tr><th id="928">928</th><td><u>#define <dfn class="macro" id="_M/MII_SR_PREAMBLE_SUPPRESS" data-ref="_M/MII_SR_PREAMBLE_SUPPRESS">MII_SR_PREAMBLE_SUPPRESS</dfn> 0x0040 /* Preamble may be suppressed */</u></td></tr>
<tr><th id="929">929</th><td><u>#define <dfn class="macro" id="_M/MII_SR_EXTENDED_STATUS" data-ref="_M/MII_SR_EXTENDED_STATUS">MII_SR_EXTENDED_STATUS</dfn>	0x0100 /* Ext. status info in Reg 0x0F */</u></td></tr>
<tr><th id="930">930</th><td><u>#define <dfn class="macro" id="_M/MII_SR_100T2_HD_CAPS" data-ref="_M/MII_SR_100T2_HD_CAPS">MII_SR_100T2_HD_CAPS</dfn>	0x0200 /* 100T2 Half Duplex Capable */</u></td></tr>
<tr><th id="931">931</th><td><u>#define <dfn class="macro" id="_M/MII_SR_100T2_FD_CAPS" data-ref="_M/MII_SR_100T2_FD_CAPS">MII_SR_100T2_FD_CAPS</dfn>	0x0400 /* 100T2 Full Duplex Capable */</u></td></tr>
<tr><th id="932">932</th><td><u>#define <dfn class="macro" id="_M/MII_SR_10T_HD_CAPS" data-ref="_M/MII_SR_10T_HD_CAPS">MII_SR_10T_HD_CAPS</dfn>	0x0800 /* 10T   Half Duplex Capable */</u></td></tr>
<tr><th id="933">933</th><td><u>#define <dfn class="macro" id="_M/MII_SR_10T_FD_CAPS" data-ref="_M/MII_SR_10T_FD_CAPS">MII_SR_10T_FD_CAPS</dfn>	0x1000 /* 10T   Full Duplex Capable */</u></td></tr>
<tr><th id="934">934</th><td><u>#define <dfn class="macro" id="_M/MII_SR_100X_HD_CAPS" data-ref="_M/MII_SR_100X_HD_CAPS">MII_SR_100X_HD_CAPS</dfn>	0x2000 /* 100X  Half Duplex Capable */</u></td></tr>
<tr><th id="935">935</th><td><u>#define <dfn class="macro" id="_M/MII_SR_100X_FD_CAPS" data-ref="_M/MII_SR_100X_FD_CAPS">MII_SR_100X_FD_CAPS</dfn>	0x4000 /* 100X  Full Duplex Capable */</u></td></tr>
<tr><th id="936">936</th><td><u>#define <dfn class="macro" id="_M/MII_SR_100T4_CAPS" data-ref="_M/MII_SR_100T4_CAPS">MII_SR_100T4_CAPS</dfn>	0x8000 /* 100T4 Capable */</u></td></tr>
<tr><th id="937">937</th><td></td></tr>
<tr><th id="938">938</th><td><i>/* Autoneg Advertisement Register */</i></td></tr>
<tr><th id="939">939</th><td><u>#define <dfn class="macro" id="_M/NWAY_AR_SELECTOR_FIELD" data-ref="_M/NWAY_AR_SELECTOR_FIELD">NWAY_AR_SELECTOR_FIELD</dfn>	0x0001   /* indicates IEEE 802.3 CSMA/CD */</u></td></tr>
<tr><th id="940">940</th><td><u>#define <dfn class="macro" id="_M/NWAY_AR_10T_HD_CAPS" data-ref="_M/NWAY_AR_10T_HD_CAPS">NWAY_AR_10T_HD_CAPS</dfn>	0x0020   /* 10T   Half Duplex Capable */</u></td></tr>
<tr><th id="941">941</th><td><u>#define <dfn class="macro" id="_M/NWAY_AR_10T_FD_CAPS" data-ref="_M/NWAY_AR_10T_FD_CAPS">NWAY_AR_10T_FD_CAPS</dfn>	0x0040   /* 10T   Full Duplex Capable */</u></td></tr>
<tr><th id="942">942</th><td><u>#define <dfn class="macro" id="_M/NWAY_AR_100TX_HD_CAPS" data-ref="_M/NWAY_AR_100TX_HD_CAPS">NWAY_AR_100TX_HD_CAPS</dfn>	0x0080   /* 100TX Half Duplex Capable */</u></td></tr>
<tr><th id="943">943</th><td><u>#define <dfn class="macro" id="_M/NWAY_AR_100TX_FD_CAPS" data-ref="_M/NWAY_AR_100TX_FD_CAPS">NWAY_AR_100TX_FD_CAPS</dfn>	0x0100   /* 100TX Full Duplex Capable */</u></td></tr>
<tr><th id="944">944</th><td><u>#define <dfn class="macro" id="_M/NWAY_AR_100T4_CAPS" data-ref="_M/NWAY_AR_100T4_CAPS">NWAY_AR_100T4_CAPS</dfn>	0x0200   /* 100T4 Capable */</u></td></tr>
<tr><th id="945">945</th><td><u>#define <dfn class="macro" id="_M/NWAY_AR_PAUSE" data-ref="_M/NWAY_AR_PAUSE">NWAY_AR_PAUSE</dfn>		0x0400   /* Pause operation desired */</u></td></tr>
<tr><th id="946">946</th><td><u>#define <dfn class="macro" id="_M/NWAY_AR_ASM_DIR" data-ref="_M/NWAY_AR_ASM_DIR">NWAY_AR_ASM_DIR</dfn>		0x0800   /* Asymmetric Pause Direction bit */</u></td></tr>
<tr><th id="947">947</th><td><u>#define <dfn class="macro" id="_M/NWAY_AR_REMOTE_FAULT" data-ref="_M/NWAY_AR_REMOTE_FAULT">NWAY_AR_REMOTE_FAULT</dfn>	0x2000   /* Remote Fault detected */</u></td></tr>
<tr><th id="948">948</th><td><u>#define <dfn class="macro" id="_M/NWAY_AR_NEXT_PAGE" data-ref="_M/NWAY_AR_NEXT_PAGE">NWAY_AR_NEXT_PAGE</dfn>	0x8000   /* Next Page ability supported */</u></td></tr>
<tr><th id="949">949</th><td></td></tr>
<tr><th id="950">950</th><td><i>/* Link Partner Ability Register (Base Page) */</i></td></tr>
<tr><th id="951">951</th><td><u>#define <dfn class="macro" id="_M/NWAY_LPAR_SELECTOR_FIELD" data-ref="_M/NWAY_LPAR_SELECTOR_FIELD">NWAY_LPAR_SELECTOR_FIELD</dfn>	0x0000 /* LP protocol selector field */</u></td></tr>
<tr><th id="952">952</th><td><u>#define <dfn class="macro" id="_M/NWAY_LPAR_10T_HD_CAPS" data-ref="_M/NWAY_LPAR_10T_HD_CAPS">NWAY_LPAR_10T_HD_CAPS</dfn>		0x0020 /* LP 10T Half Dplx Capable */</u></td></tr>
<tr><th id="953">953</th><td><u>#define <dfn class="macro" id="_M/NWAY_LPAR_10T_FD_CAPS" data-ref="_M/NWAY_LPAR_10T_FD_CAPS">NWAY_LPAR_10T_FD_CAPS</dfn>		0x0040 /* LP 10T Full Dplx Capable */</u></td></tr>
<tr><th id="954">954</th><td><u>#define <dfn class="macro" id="_M/NWAY_LPAR_100TX_HD_CAPS" data-ref="_M/NWAY_LPAR_100TX_HD_CAPS">NWAY_LPAR_100TX_HD_CAPS</dfn>		0x0080 /* LP 100TX Half Dplx Capable */</u></td></tr>
<tr><th id="955">955</th><td><u>#define <dfn class="macro" id="_M/NWAY_LPAR_100TX_FD_CAPS" data-ref="_M/NWAY_LPAR_100TX_FD_CAPS">NWAY_LPAR_100TX_FD_CAPS</dfn>		0x0100 /* LP 100TX Full Dplx Capable */</u></td></tr>
<tr><th id="956">956</th><td><u>#define <dfn class="macro" id="_M/NWAY_LPAR_100T4_CAPS" data-ref="_M/NWAY_LPAR_100T4_CAPS">NWAY_LPAR_100T4_CAPS</dfn>		0x0200 /* LP is 100T4 Capable */</u></td></tr>
<tr><th id="957">957</th><td><u>#define <dfn class="macro" id="_M/NWAY_LPAR_PAUSE" data-ref="_M/NWAY_LPAR_PAUSE">NWAY_LPAR_PAUSE</dfn>			0x0400 /* LP Pause operation desired */</u></td></tr>
<tr><th id="958">958</th><td><u>#define <dfn class="macro" id="_M/NWAY_LPAR_ASM_DIR" data-ref="_M/NWAY_LPAR_ASM_DIR">NWAY_LPAR_ASM_DIR</dfn>		0x0800 /* LP Asym Pause Direction bit */</u></td></tr>
<tr><th id="959">959</th><td><u>#define <dfn class="macro" id="_M/NWAY_LPAR_REMOTE_FAULT" data-ref="_M/NWAY_LPAR_REMOTE_FAULT">NWAY_LPAR_REMOTE_FAULT</dfn>		0x2000 /* LP detected Remote Fault */</u></td></tr>
<tr><th id="960">960</th><td><u>#define <dfn class="macro" id="_M/NWAY_LPAR_ACKNOWLEDGE" data-ref="_M/NWAY_LPAR_ACKNOWLEDGE">NWAY_LPAR_ACKNOWLEDGE</dfn>		0x4000 /* LP rx'd link code word */</u></td></tr>
<tr><th id="961">961</th><td><u>#define <dfn class="macro" id="_M/NWAY_LPAR_NEXT_PAGE" data-ref="_M/NWAY_LPAR_NEXT_PAGE">NWAY_LPAR_NEXT_PAGE</dfn>		0x8000 /* Next Page ability supported */</u></td></tr>
<tr><th id="962">962</th><td></td></tr>
<tr><th id="963">963</th><td><i>/* Autoneg Expansion Register */</i></td></tr>
<tr><th id="964">964</th><td><u>#define <dfn class="macro" id="_M/NWAY_ER_LP_NWAY_CAPS" data-ref="_M/NWAY_ER_LP_NWAY_CAPS">NWAY_ER_LP_NWAY_CAPS</dfn>		0x0001 /* LP has Auto Neg Capability */</u></td></tr>
<tr><th id="965">965</th><td><u>#define <dfn class="macro" id="_M/NWAY_ER_PAGE_RXD" data-ref="_M/NWAY_ER_PAGE_RXD">NWAY_ER_PAGE_RXD</dfn>		0x0002 /* LP 10T Half Dplx Capable */</u></td></tr>
<tr><th id="966">966</th><td><u>#define <dfn class="macro" id="_M/NWAY_ER_NEXT_PAGE_CAPS" data-ref="_M/NWAY_ER_NEXT_PAGE_CAPS">NWAY_ER_NEXT_PAGE_CAPS</dfn>		0x0004 /* LP 10T Full Dplx Capable */</u></td></tr>
<tr><th id="967">967</th><td><u>#define <dfn class="macro" id="_M/NWAY_ER_LP_NEXT_PAGE_CAPS" data-ref="_M/NWAY_ER_LP_NEXT_PAGE_CAPS">NWAY_ER_LP_NEXT_PAGE_CAPS</dfn>	0x0008 /* LP 100TX Half Dplx Capable */</u></td></tr>
<tr><th id="968">968</th><td><u>#define <dfn class="macro" id="_M/NWAY_ER_PAR_DETECT_FAULT" data-ref="_M/NWAY_ER_PAR_DETECT_FAULT">NWAY_ER_PAR_DETECT_FAULT</dfn>	0x0010 /* LP 100TX Full Dplx Capable */</u></td></tr>
<tr><th id="969">969</th><td></td></tr>
<tr><th id="970">970</th><td><i>/* 1000BASE-T Control Register */</i></td></tr>
<tr><th id="971">971</th><td><u>#define <dfn class="macro" id="_M/CR_1000T_ASYM_PAUSE" data-ref="_M/CR_1000T_ASYM_PAUSE">CR_1000T_ASYM_PAUSE</dfn>	0x0080 /* Advertise asymmetric pause bit */</u></td></tr>
<tr><th id="972">972</th><td><u>#define <dfn class="macro" id="_M/CR_1000T_HD_CAPS" data-ref="_M/CR_1000T_HD_CAPS">CR_1000T_HD_CAPS</dfn>	0x0100 /* Advertise 1000T HD capability */</u></td></tr>
<tr><th id="973">973</th><td><u>#define <dfn class="macro" id="_M/CR_1000T_FD_CAPS" data-ref="_M/CR_1000T_FD_CAPS">CR_1000T_FD_CAPS</dfn>	0x0200 /* Advertise 1000T FD capability  */</u></td></tr>
<tr><th id="974">974</th><td><i>/* 1=Repeater/switch device port 0=DTE device */</i></td></tr>
<tr><th id="975">975</th><td><u>#define <dfn class="macro" id="_M/CR_1000T_REPEATER_DTE" data-ref="_M/CR_1000T_REPEATER_DTE">CR_1000T_REPEATER_DTE</dfn>	0x0400</u></td></tr>
<tr><th id="976">976</th><td><i>/* 1=Configure PHY as Master 0=Configure PHY as Slave */</i></td></tr>
<tr><th id="977">977</th><td><u>#define <dfn class="macro" id="_M/CR_1000T_MS_VALUE" data-ref="_M/CR_1000T_MS_VALUE">CR_1000T_MS_VALUE</dfn>	0x0800</u></td></tr>
<tr><th id="978">978</th><td><i>/* 1=Master/Slave manual config value 0=Automatic Master/Slave config */</i></td></tr>
<tr><th id="979">979</th><td><u>#define <dfn class="macro" id="_M/CR_1000T_MS_ENABLE" data-ref="_M/CR_1000T_MS_ENABLE">CR_1000T_MS_ENABLE</dfn>	0x1000</u></td></tr>
<tr><th id="980">980</th><td><u>#define <dfn class="macro" id="_M/CR_1000T_TEST_MODE_NORMAL" data-ref="_M/CR_1000T_TEST_MODE_NORMAL">CR_1000T_TEST_MODE_NORMAL</dfn> 0x0000 /* Normal Operation */</u></td></tr>
<tr><th id="981">981</th><td><u>#define <dfn class="macro" id="_M/CR_1000T_TEST_MODE_1" data-ref="_M/CR_1000T_TEST_MODE_1">CR_1000T_TEST_MODE_1</dfn>	0x2000 /* Transmit Waveform test */</u></td></tr>
<tr><th id="982">982</th><td><u>#define <dfn class="macro" id="_M/CR_1000T_TEST_MODE_2" data-ref="_M/CR_1000T_TEST_MODE_2">CR_1000T_TEST_MODE_2</dfn>	0x4000 /* Master Transmit Jitter test */</u></td></tr>
<tr><th id="983">983</th><td><u>#define <dfn class="macro" id="_M/CR_1000T_TEST_MODE_3" data-ref="_M/CR_1000T_TEST_MODE_3">CR_1000T_TEST_MODE_3</dfn>	0x6000 /* Slave Transmit Jitter test */</u></td></tr>
<tr><th id="984">984</th><td><u>#define <dfn class="macro" id="_M/CR_1000T_TEST_MODE_4" data-ref="_M/CR_1000T_TEST_MODE_4">CR_1000T_TEST_MODE_4</dfn>	0x8000 /* Transmitter Distortion test */</u></td></tr>
<tr><th id="985">985</th><td></td></tr>
<tr><th id="986">986</th><td><i>/* 1000BASE-T Status Register */</i></td></tr>
<tr><th id="987">987</th><td><u>#define <dfn class="macro" id="_M/SR_1000T_IDLE_ERROR_CNT" data-ref="_M/SR_1000T_IDLE_ERROR_CNT">SR_1000T_IDLE_ERROR_CNT</dfn>		0x00FF /* Num idle err since last rd */</u></td></tr>
<tr><th id="988">988</th><td><u>#define <dfn class="macro" id="_M/SR_1000T_ASYM_PAUSE_DIR" data-ref="_M/SR_1000T_ASYM_PAUSE_DIR">SR_1000T_ASYM_PAUSE_DIR</dfn>		0x0100 /* LP asym pause direction bit */</u></td></tr>
<tr><th id="989">989</th><td><u>#define <dfn class="macro" id="_M/SR_1000T_LP_HD_CAPS" data-ref="_M/SR_1000T_LP_HD_CAPS">SR_1000T_LP_HD_CAPS</dfn>		0x0400 /* LP is 1000T HD capable */</u></td></tr>
<tr><th id="990">990</th><td><u>#define <dfn class="macro" id="_M/SR_1000T_LP_FD_CAPS" data-ref="_M/SR_1000T_LP_FD_CAPS">SR_1000T_LP_FD_CAPS</dfn>		0x0800 /* LP is 1000T FD capable */</u></td></tr>
<tr><th id="991">991</th><td><u>#define <dfn class="macro" id="_M/SR_1000T_REMOTE_RX_STATUS" data-ref="_M/SR_1000T_REMOTE_RX_STATUS">SR_1000T_REMOTE_RX_STATUS</dfn>	0x1000 /* Remote receiver OK */</u></td></tr>
<tr><th id="992">992</th><td><u>#define <dfn class="macro" id="_M/SR_1000T_LOCAL_RX_STATUS" data-ref="_M/SR_1000T_LOCAL_RX_STATUS">SR_1000T_LOCAL_RX_STATUS</dfn>	0x2000 /* Local receiver OK */</u></td></tr>
<tr><th id="993">993</th><td><u>#define <dfn class="macro" id="_M/SR_1000T_MS_CONFIG_RES" data-ref="_M/SR_1000T_MS_CONFIG_RES">SR_1000T_MS_CONFIG_RES</dfn>		0x4000 /* 1=Local Tx Master, 0=Slave */</u></td></tr>
<tr><th id="994">994</th><td><u>#define <dfn class="macro" id="_M/SR_1000T_MS_CONFIG_FAULT" data-ref="_M/SR_1000T_MS_CONFIG_FAULT">SR_1000T_MS_CONFIG_FAULT</dfn>	0x8000 /* Master/Slave config fault */</u></td></tr>
<tr><th id="995">995</th><td></td></tr>
<tr><th id="996">996</th><td><u>#define <dfn class="macro" id="_M/SR_1000T_PHY_EXCESSIVE_IDLE_ERR_COUNT" data-ref="_M/SR_1000T_PHY_EXCESSIVE_IDLE_ERR_COUNT">SR_1000T_PHY_EXCESSIVE_IDLE_ERR_COUNT</dfn>	5</u></td></tr>
<tr><th id="997">997</th><td></td></tr>
<tr><th id="998">998</th><td><i>/* PHY 1000 MII Register/Bit Definitions */</i></td></tr>
<tr><th id="999">999</th><td><i>/* PHY Registers defined by IEEE */</i></td></tr>
<tr><th id="1000">1000</th><td><u>#define <dfn class="macro" id="_M/PHY_CONTROL" data-ref="_M/PHY_CONTROL">PHY_CONTROL</dfn>		0x00 /* Control Register */</u></td></tr>
<tr><th id="1001">1001</th><td><u>#define <dfn class="macro" id="_M/PHY_STATUS" data-ref="_M/PHY_STATUS">PHY_STATUS</dfn>		0x01 /* Status Register */</u></td></tr>
<tr><th id="1002">1002</th><td><u>#define <dfn class="macro" id="_M/PHY_ID1" data-ref="_M/PHY_ID1">PHY_ID1</dfn>			0x02 /* Phy Id Reg (word 1) */</u></td></tr>
<tr><th id="1003">1003</th><td><u>#define <dfn class="macro" id="_M/PHY_ID2" data-ref="_M/PHY_ID2">PHY_ID2</dfn>			0x03 /* Phy Id Reg (word 2) */</u></td></tr>
<tr><th id="1004">1004</th><td><u>#define <dfn class="macro" id="_M/PHY_AUTONEG_ADV" data-ref="_M/PHY_AUTONEG_ADV">PHY_AUTONEG_ADV</dfn>		0x04 /* Autoneg Advertisement */</u></td></tr>
<tr><th id="1005">1005</th><td><u>#define <dfn class="macro" id="_M/PHY_LP_ABILITY" data-ref="_M/PHY_LP_ABILITY">PHY_LP_ABILITY</dfn>		0x05 /* Link Partner Ability (Base Page) */</u></td></tr>
<tr><th id="1006">1006</th><td><u>#define <dfn class="macro" id="_M/PHY_AUTONEG_EXP" data-ref="_M/PHY_AUTONEG_EXP">PHY_AUTONEG_EXP</dfn>		0x06 /* Autoneg Expansion Reg */</u></td></tr>
<tr><th id="1007">1007</th><td><u>#define <dfn class="macro" id="_M/PHY_NEXT_PAGE_TX" data-ref="_M/PHY_NEXT_PAGE_TX">PHY_NEXT_PAGE_TX</dfn>	0x07 /* Next Page Tx */</u></td></tr>
<tr><th id="1008">1008</th><td><u>#define <dfn class="macro" id="_M/PHY_LP_NEXT_PAGE" data-ref="_M/PHY_LP_NEXT_PAGE">PHY_LP_NEXT_PAGE</dfn>	0x08 /* Link Partner Next Page */</u></td></tr>
<tr><th id="1009">1009</th><td><u>#define <dfn class="macro" id="_M/PHY_1000T_CTRL" data-ref="_M/PHY_1000T_CTRL">PHY_1000T_CTRL</dfn>		0x09 /* 1000Base-T Control Reg */</u></td></tr>
<tr><th id="1010">1010</th><td><u>#define <dfn class="macro" id="_M/PHY_1000T_STATUS" data-ref="_M/PHY_1000T_STATUS">PHY_1000T_STATUS</dfn>	0x0A /* 1000Base-T Status Reg */</u></td></tr>
<tr><th id="1011">1011</th><td><u>#define <dfn class="macro" id="_M/PHY_EXT_STATUS" data-ref="_M/PHY_EXT_STATUS">PHY_EXT_STATUS</dfn>		0x0F /* Extended Status Reg */</u></td></tr>
<tr><th id="1012">1012</th><td></td></tr>
<tr><th id="1013">1013</th><td><u>#define <dfn class="macro" id="_M/PHY_CONTROL_LB" data-ref="_M/PHY_CONTROL_LB">PHY_CONTROL_LB</dfn>		0x4000 /* PHY Loopback bit */</u></td></tr>
<tr><th id="1014">1014</th><td></td></tr>
<tr><th id="1015">1015</th><td><i>/* NVM Control */</i></td></tr>
<tr><th id="1016">1016</th><td><u>#define <dfn class="macro" id="_M/E1000_EECD_SK" data-ref="_M/E1000_EECD_SK">E1000_EECD_SK</dfn>		0x00000001 /* NVM Clock */</u></td></tr>
<tr><th id="1017">1017</th><td><u>#define <dfn class="macro" id="_M/E1000_EECD_CS" data-ref="_M/E1000_EECD_CS">E1000_EECD_CS</dfn>		0x00000002 /* NVM Chip Select */</u></td></tr>
<tr><th id="1018">1018</th><td><u>#define <dfn class="macro" id="_M/E1000_EECD_DI" data-ref="_M/E1000_EECD_DI">E1000_EECD_DI</dfn>		0x00000004 /* NVM Data In */</u></td></tr>
<tr><th id="1019">1019</th><td><u>#define <dfn class="macro" id="_M/E1000_EECD_DO" data-ref="_M/E1000_EECD_DO">E1000_EECD_DO</dfn>		0x00000008 /* NVM Data Out */</u></td></tr>
<tr><th id="1020">1020</th><td><u>#define <dfn class="macro" id="_M/E1000_EECD_REQ" data-ref="_M/E1000_EECD_REQ">E1000_EECD_REQ</dfn>		0x00000040 /* NVM Access Request */</u></td></tr>
<tr><th id="1021">1021</th><td><u>#define <dfn class="macro" id="_M/E1000_EECD_GNT" data-ref="_M/E1000_EECD_GNT">E1000_EECD_GNT</dfn>		0x00000080 /* NVM Access Grant */</u></td></tr>
<tr><th id="1022">1022</th><td><u>#define <dfn class="macro" id="_M/E1000_EECD_PRES" data-ref="_M/E1000_EECD_PRES">E1000_EECD_PRES</dfn>		0x00000100 /* NVM Present */</u></td></tr>
<tr><th id="1023">1023</th><td><u>#define <dfn class="macro" id="_M/E1000_EECD_SIZE" data-ref="_M/E1000_EECD_SIZE">E1000_EECD_SIZE</dfn>		0x00000200 /* NVM Size (0=64 word 1=256 word) */</u></td></tr>
<tr><th id="1024">1024</th><td><u>#define <dfn class="macro" id="_M/E1000_EECD_BLOCKED" data-ref="_M/E1000_EECD_BLOCKED">E1000_EECD_BLOCKED</dfn>	0x00008000 /* Bit banging access blocked flag */</u></td></tr>
<tr><th id="1025">1025</th><td><u>#define <dfn class="macro" id="_M/E1000_EECD_ABORT" data-ref="_M/E1000_EECD_ABORT">E1000_EECD_ABORT</dfn>	0x00010000 /* NVM operation aborted flag */</u></td></tr>
<tr><th id="1026">1026</th><td><u>#define <dfn class="macro" id="_M/E1000_EECD_TIMEOUT" data-ref="_M/E1000_EECD_TIMEOUT">E1000_EECD_TIMEOUT</dfn>	0x00020000 /* NVM read operation timeout flag */</u></td></tr>
<tr><th id="1027">1027</th><td><u>#define <dfn class="macro" id="_M/E1000_EECD_ERROR_CLR" data-ref="_M/E1000_EECD_ERROR_CLR">E1000_EECD_ERROR_CLR</dfn>	0x00040000 /* NVM error status clear bit */</u></td></tr>
<tr><th id="1028">1028</th><td><i>/* NVM Addressing bits based on type 0=small, 1=large */</i></td></tr>
<tr><th id="1029">1029</th><td><u>#define <dfn class="macro" id="_M/E1000_EECD_ADDR_BITS" data-ref="_M/E1000_EECD_ADDR_BITS">E1000_EECD_ADDR_BITS</dfn>	0x00000400</u></td></tr>
<tr><th id="1030">1030</th><td><u>#define <dfn class="macro" id="_M/E1000_EECD_TYPE" data-ref="_M/E1000_EECD_TYPE">E1000_EECD_TYPE</dfn>		0x00002000 /* NVM Type (1-SPI, 0-Microwire) */</u></td></tr>
<tr><th id="1031">1031</th><td><u>#<span data-ppcond="1031">ifndef</span> <span class="macro" data-ref="_M/E1000_NVM_GRANT_ATTEMPTS">E1000_NVM_GRANT_ATTEMPTS</span></u></td></tr>
<tr><th id="1032">1032</th><td><u>#define <dfn class="macro" id="_M/E1000_NVM_GRANT_ATTEMPTS" data-ref="_M/E1000_NVM_GRANT_ATTEMPTS">E1000_NVM_GRANT_ATTEMPTS</dfn>	1000 /* NVM # attempts to gain grant */</u></td></tr>
<tr><th id="1033">1033</th><td><u>#<span data-ppcond="1031">endif</span></u></td></tr>
<tr><th id="1034">1034</th><td><u>#define <dfn class="macro" id="_M/E1000_EECD_AUTO_RD" data-ref="_M/E1000_EECD_AUTO_RD">E1000_EECD_AUTO_RD</dfn>		0x00000200  /* NVM Auto Read done */</u></td></tr>
<tr><th id="1035">1035</th><td><u>#define <dfn class="macro" id="_M/E1000_EECD_SIZE_EX_MASK" data-ref="_M/E1000_EECD_SIZE_EX_MASK">E1000_EECD_SIZE_EX_MASK</dfn>		0x00007800  /* NVM Size */</u></td></tr>
<tr><th id="1036">1036</th><td><u>#define <dfn class="macro" id="_M/E1000_EECD_SIZE_EX_SHIFT" data-ref="_M/E1000_EECD_SIZE_EX_SHIFT">E1000_EECD_SIZE_EX_SHIFT</dfn>	11</u></td></tr>
<tr><th id="1037">1037</th><td><u>#define <dfn class="macro" id="_M/E1000_EECD_FLUPD" data-ref="_M/E1000_EECD_FLUPD">E1000_EECD_FLUPD</dfn>		0x00080000 /* Update FLASH */</u></td></tr>
<tr><th id="1038">1038</th><td><u>#define <dfn class="macro" id="_M/E1000_EECD_AUPDEN" data-ref="_M/E1000_EECD_AUPDEN">E1000_EECD_AUPDEN</dfn>		0x00100000 /* Ena Auto FLASH update */</u></td></tr>
<tr><th id="1039">1039</th><td><u>#define <dfn class="macro" id="_M/E1000_EECD_SEC1VAL" data-ref="_M/E1000_EECD_SEC1VAL">E1000_EECD_SEC1VAL</dfn>		0x00400000 /* Sector One Valid */</u></td></tr>
<tr><th id="1040">1040</th><td><u>#define <dfn class="macro" id="_M/E1000_EECD_SEC1VAL_VALID_MASK" data-ref="_M/E1000_EECD_SEC1VAL_VALID_MASK">E1000_EECD_SEC1VAL_VALID_MASK</dfn>	(E1000_EECD_AUTO_RD | E1000_EECD_PRES)</u></td></tr>
<tr><th id="1041">1041</th><td><u>#define <dfn class="macro" id="_M/E1000_EECD_FLUPD_I210" data-ref="_M/E1000_EECD_FLUPD_I210">E1000_EECD_FLUPD_I210</dfn>		0x00800000 /* Update FLASH */</u></td></tr>
<tr><th id="1042">1042</th><td><u>#define <dfn class="macro" id="_M/E1000_EECD_FLUDONE_I210" data-ref="_M/E1000_EECD_FLUDONE_I210">E1000_EECD_FLUDONE_I210</dfn>		0x04000000 /* Update FLASH done */</u></td></tr>
<tr><th id="1043">1043</th><td><u>#define <dfn class="macro" id="_M/E1000_EECD_FLASH_DETECTED_I210" data-ref="_M/E1000_EECD_FLASH_DETECTED_I210">E1000_EECD_FLASH_DETECTED_I210</dfn>	0x00080000 /* FLASH detected */</u></td></tr>
<tr><th id="1044">1044</th><td><u>#define <dfn class="macro" id="_M/E1000_EECD_SEC1VAL_I210" data-ref="_M/E1000_EECD_SEC1VAL_I210">E1000_EECD_SEC1VAL_I210</dfn>		0x02000000 /* Sector One Valid */</u></td></tr>
<tr><th id="1045">1045</th><td><u>#define <dfn class="macro" id="_M/E1000_FLUDONE_ATTEMPTS" data-ref="_M/E1000_FLUDONE_ATTEMPTS">E1000_FLUDONE_ATTEMPTS</dfn>		20000</u></td></tr>
<tr><th id="1046">1046</th><td><u>#define <dfn class="macro" id="_M/E1000_EERD_EEWR_MAX_COUNT" data-ref="_M/E1000_EERD_EEWR_MAX_COUNT">E1000_EERD_EEWR_MAX_COUNT</dfn>	512 /* buffered EEPROM words rw */</u></td></tr>
<tr><th id="1047">1047</th><td><u>#define <dfn class="macro" id="_M/E1000_I210_FIFO_SEL_RX" data-ref="_M/E1000_I210_FIFO_SEL_RX">E1000_I210_FIFO_SEL_RX</dfn>		0x00</u></td></tr>
<tr><th id="1048">1048</th><td><u>#define <dfn class="macro" id="_M/E1000_I210_FIFO_SEL_TX_QAV" data-ref="_M/E1000_I210_FIFO_SEL_TX_QAV">E1000_I210_FIFO_SEL_TX_QAV</dfn>(_i)	(0x02 + (_i))</u></td></tr>
<tr><th id="1049">1049</th><td><u>#define <dfn class="macro" id="_M/E1000_I210_FIFO_SEL_TX_LEGACY" data-ref="_M/E1000_I210_FIFO_SEL_TX_LEGACY">E1000_I210_FIFO_SEL_TX_LEGACY</dfn>	E1000_I210_FIFO_SEL_TX_QAV(0)</u></td></tr>
<tr><th id="1050">1050</th><td><u>#define <dfn class="macro" id="_M/E1000_I210_FIFO_SEL_BMC2OS_TX" data-ref="_M/E1000_I210_FIFO_SEL_BMC2OS_TX">E1000_I210_FIFO_SEL_BMC2OS_TX</dfn>	0x06</u></td></tr>
<tr><th id="1051">1051</th><td><u>#define <dfn class="macro" id="_M/E1000_I210_FIFO_SEL_BMC2OS_RX" data-ref="_M/E1000_I210_FIFO_SEL_BMC2OS_RX">E1000_I210_FIFO_SEL_BMC2OS_RX</dfn>	0x01</u></td></tr>
<tr><th id="1052">1052</th><td></td></tr>
<tr><th id="1053">1053</th><td><u>#define <dfn class="macro" id="_M/E1000_I210_FLASH_SECTOR_SIZE" data-ref="_M/E1000_I210_FLASH_SECTOR_SIZE">E1000_I210_FLASH_SECTOR_SIZE</dfn>	0x1000 /* 4KB FLASH sector unit size */</u></td></tr>
<tr><th id="1054">1054</th><td><i>/* Secure FLASH mode requires removing MSb */</i></td></tr>
<tr><th id="1055">1055</th><td><u>#define <dfn class="macro" id="_M/E1000_I210_FW_PTR_MASK" data-ref="_M/E1000_I210_FW_PTR_MASK">E1000_I210_FW_PTR_MASK</dfn>		0x7FFF</u></td></tr>
<tr><th id="1056">1056</th><td><i>/* Firmware code revision field word offset*/</i></td></tr>
<tr><th id="1057">1057</th><td><u>#define <dfn class="macro" id="_M/E1000_I210_FW_VER_OFFSET" data-ref="_M/E1000_I210_FW_VER_OFFSET">E1000_I210_FW_VER_OFFSET</dfn>	328</u></td></tr>
<tr><th id="1058">1058</th><td></td></tr>
<tr><th id="1059">1059</th><td><u>#define <dfn class="macro" id="_M/E1000_NVM_RW_REG_DATA" data-ref="_M/E1000_NVM_RW_REG_DATA">E1000_NVM_RW_REG_DATA</dfn>	16  /* Offset to data in NVM read/write regs */</u></td></tr>
<tr><th id="1060">1060</th><td><u>#define <dfn class="macro" id="_M/E1000_NVM_RW_REG_DONE" data-ref="_M/E1000_NVM_RW_REG_DONE">E1000_NVM_RW_REG_DONE</dfn>	2   /* Offset to READ/WRITE done bit */</u></td></tr>
<tr><th id="1061">1061</th><td><u>#define <dfn class="macro" id="_M/E1000_NVM_RW_REG_START" data-ref="_M/E1000_NVM_RW_REG_START">E1000_NVM_RW_REG_START</dfn>	1   /* Start operation */</u></td></tr>
<tr><th id="1062">1062</th><td><u>#define <dfn class="macro" id="_M/E1000_NVM_RW_ADDR_SHIFT" data-ref="_M/E1000_NVM_RW_ADDR_SHIFT">E1000_NVM_RW_ADDR_SHIFT</dfn>	2   /* Shift to the address bits */</u></td></tr>
<tr><th id="1063">1063</th><td><u>#define <dfn class="macro" id="_M/E1000_NVM_POLL_WRITE" data-ref="_M/E1000_NVM_POLL_WRITE">E1000_NVM_POLL_WRITE</dfn>	1   /* Flag for polling for write complete */</u></td></tr>
<tr><th id="1064">1064</th><td><u>#define <dfn class="macro" id="_M/E1000_NVM_POLL_READ" data-ref="_M/E1000_NVM_POLL_READ">E1000_NVM_POLL_READ</dfn>	0   /* Flag for polling for read complete */</u></td></tr>
<tr><th id="1065">1065</th><td><u>#define <dfn class="macro" id="_M/E1000_FLASH_UPDATES" data-ref="_M/E1000_FLASH_UPDATES">E1000_FLASH_UPDATES</dfn>	2000</u></td></tr>
<tr><th id="1066">1066</th><td></td></tr>
<tr><th id="1067">1067</th><td><i>/* NVM Word Offsets */</i></td></tr>
<tr><th id="1068">1068</th><td><u>#define <dfn class="macro" id="_M/NVM_COMPAT" data-ref="_M/NVM_COMPAT">NVM_COMPAT</dfn>			0x0003</u></td></tr>
<tr><th id="1069">1069</th><td><u>#define <dfn class="macro" id="_M/NVM_ID_LED_SETTINGS" data-ref="_M/NVM_ID_LED_SETTINGS">NVM_ID_LED_SETTINGS</dfn>		0x0004</u></td></tr>
<tr><th id="1070">1070</th><td><u>#define <dfn class="macro" id="_M/NVM_VERSION" data-ref="_M/NVM_VERSION">NVM_VERSION</dfn>			0x0005</u></td></tr>
<tr><th id="1071">1071</th><td><u>#define <dfn class="macro" id="_M/NVM_SERDES_AMPLITUDE" data-ref="_M/NVM_SERDES_AMPLITUDE">NVM_SERDES_AMPLITUDE</dfn>		0x0006 /* SERDES output amplitude */</u></td></tr>
<tr><th id="1072">1072</th><td><u>#define <dfn class="macro" id="_M/NVM_PHY_CLASS_WORD" data-ref="_M/NVM_PHY_CLASS_WORD">NVM_PHY_CLASS_WORD</dfn>		0x0007</u></td></tr>
<tr><th id="1073">1073</th><td><u>#define <dfn class="macro" id="_M/E1000_I210_NVM_FW_MODULE_PTR" data-ref="_M/E1000_I210_NVM_FW_MODULE_PTR">E1000_I210_NVM_FW_MODULE_PTR</dfn>	0x0010</u></td></tr>
<tr><th id="1074">1074</th><td><u>#define <dfn class="macro" id="_M/E1000_I350_NVM_FW_MODULE_PTR" data-ref="_M/E1000_I350_NVM_FW_MODULE_PTR">E1000_I350_NVM_FW_MODULE_PTR</dfn>	0x0051</u></td></tr>
<tr><th id="1075">1075</th><td><u>#define <dfn class="macro" id="_M/NVM_FUTURE_INIT_WORD1" data-ref="_M/NVM_FUTURE_INIT_WORD1">NVM_FUTURE_INIT_WORD1</dfn>		0x0019</u></td></tr>
<tr><th id="1076">1076</th><td><u>#define <dfn class="macro" id="_M/NVM_ETRACK_WORD" data-ref="_M/NVM_ETRACK_WORD">NVM_ETRACK_WORD</dfn>			0x0042</u></td></tr>
<tr><th id="1077">1077</th><td><u>#define <dfn class="macro" id="_M/NVM_ETRACK_HIWORD" data-ref="_M/NVM_ETRACK_HIWORD">NVM_ETRACK_HIWORD</dfn>		0x0043</u></td></tr>
<tr><th id="1078">1078</th><td><u>#define <dfn class="macro" id="_M/NVM_COMB_VER_OFF" data-ref="_M/NVM_COMB_VER_OFF">NVM_COMB_VER_OFF</dfn>		0x0083</u></td></tr>
<tr><th id="1079">1079</th><td><u>#define <dfn class="macro" id="_M/NVM_COMB_VER_PTR" data-ref="_M/NVM_COMB_VER_PTR">NVM_COMB_VER_PTR</dfn>		0x003d</u></td></tr>
<tr><th id="1080">1080</th><td></td></tr>
<tr><th id="1081">1081</th><td><i>/* NVM version defines */</i></td></tr>
<tr><th id="1082">1082</th><td><u>#define <dfn class="macro" id="_M/NVM_MAJOR_MASK" data-ref="_M/NVM_MAJOR_MASK">NVM_MAJOR_MASK</dfn>			0xF000</u></td></tr>
<tr><th id="1083">1083</th><td><u>#define <dfn class="macro" id="_M/NVM_MINOR_MASK" data-ref="_M/NVM_MINOR_MASK">NVM_MINOR_MASK</dfn>			0x0FF0</u></td></tr>
<tr><th id="1084">1084</th><td><u>#define <dfn class="macro" id="_M/NVM_IMAGE_ID_MASK" data-ref="_M/NVM_IMAGE_ID_MASK">NVM_IMAGE_ID_MASK</dfn>		0x000F</u></td></tr>
<tr><th id="1085">1085</th><td><u>#define <dfn class="macro" id="_M/NVM_COMB_VER_MASK" data-ref="_M/NVM_COMB_VER_MASK">NVM_COMB_VER_MASK</dfn>		0x00FF</u></td></tr>
<tr><th id="1086">1086</th><td><u>#define <dfn class="macro" id="_M/NVM_MAJOR_SHIFT" data-ref="_M/NVM_MAJOR_SHIFT">NVM_MAJOR_SHIFT</dfn>			12</u></td></tr>
<tr><th id="1087">1087</th><td><u>#define <dfn class="macro" id="_M/NVM_MINOR_SHIFT" data-ref="_M/NVM_MINOR_SHIFT">NVM_MINOR_SHIFT</dfn>			4</u></td></tr>
<tr><th id="1088">1088</th><td><u>#define <dfn class="macro" id="_M/NVM_COMB_VER_SHFT" data-ref="_M/NVM_COMB_VER_SHFT">NVM_COMB_VER_SHFT</dfn>		8</u></td></tr>
<tr><th id="1089">1089</th><td><u>#define <dfn class="macro" id="_M/NVM_VER_INVALID" data-ref="_M/NVM_VER_INVALID">NVM_VER_INVALID</dfn>			0xFFFF</u></td></tr>
<tr><th id="1090">1090</th><td><u>#define <dfn class="macro" id="_M/NVM_ETRACK_SHIFT" data-ref="_M/NVM_ETRACK_SHIFT">NVM_ETRACK_SHIFT</dfn>		16</u></td></tr>
<tr><th id="1091">1091</th><td><u>#define <dfn class="macro" id="_M/NVM_ETRACK_VALID" data-ref="_M/NVM_ETRACK_VALID">NVM_ETRACK_VALID</dfn>		0x8000</u></td></tr>
<tr><th id="1092">1092</th><td><u>#define <dfn class="macro" id="_M/NVM_NEW_DEC_MASK" data-ref="_M/NVM_NEW_DEC_MASK">NVM_NEW_DEC_MASK</dfn>		0x0F00</u></td></tr>
<tr><th id="1093">1093</th><td><u>#define <dfn class="macro" id="_M/NVM_HEX_CONV" data-ref="_M/NVM_HEX_CONV">NVM_HEX_CONV</dfn>			16</u></td></tr>
<tr><th id="1094">1094</th><td><u>#define <dfn class="macro" id="_M/NVM_HEX_TENS" data-ref="_M/NVM_HEX_TENS">NVM_HEX_TENS</dfn>			10</u></td></tr>
<tr><th id="1095">1095</th><td></td></tr>
<tr><th id="1096">1096</th><td><i>/* FW version defines */</i></td></tr>
<tr><th id="1097">1097</th><td><i>/* Offset of "Loader patch ptr" in Firmware Header */</i></td></tr>
<tr><th id="1098">1098</th><td><u>#define <dfn class="macro" id="_M/E1000_I350_NVM_FW_LOADER_PATCH_PTR_OFFSET" data-ref="_M/E1000_I350_NVM_FW_LOADER_PATCH_PTR_OFFSET">E1000_I350_NVM_FW_LOADER_PATCH_PTR_OFFSET</dfn>	0x01</u></td></tr>
<tr><th id="1099">1099</th><td><i>/* Patch generation hour &amp; minutes */</i></td></tr>
<tr><th id="1100">1100</th><td><u>#define <dfn class="macro" id="_M/E1000_I350_NVM_FW_VER_WORD1_OFFSET" data-ref="_M/E1000_I350_NVM_FW_VER_WORD1_OFFSET">E1000_I350_NVM_FW_VER_WORD1_OFFSET</dfn>		0x04</u></td></tr>
<tr><th id="1101">1101</th><td><i>/* Patch generation month &amp; day */</i></td></tr>
<tr><th id="1102">1102</th><td><u>#define <dfn class="macro" id="_M/E1000_I350_NVM_FW_VER_WORD2_OFFSET" data-ref="_M/E1000_I350_NVM_FW_VER_WORD2_OFFSET">E1000_I350_NVM_FW_VER_WORD2_OFFSET</dfn>		0x05</u></td></tr>
<tr><th id="1103">1103</th><td><i>/* Patch generation year */</i></td></tr>
<tr><th id="1104">1104</th><td><u>#define <dfn class="macro" id="_M/E1000_I350_NVM_FW_VER_WORD3_OFFSET" data-ref="_M/E1000_I350_NVM_FW_VER_WORD3_OFFSET">E1000_I350_NVM_FW_VER_WORD3_OFFSET</dfn>		0x06</u></td></tr>
<tr><th id="1105">1105</th><td><i>/* Patch major &amp; minor numbers */</i></td></tr>
<tr><th id="1106">1106</th><td><u>#define <dfn class="macro" id="_M/E1000_I350_NVM_FW_VER_WORD4_OFFSET" data-ref="_M/E1000_I350_NVM_FW_VER_WORD4_OFFSET">E1000_I350_NVM_FW_VER_WORD4_OFFSET</dfn>		0x07</u></td></tr>
<tr><th id="1107">1107</th><td></td></tr>
<tr><th id="1108">1108</th><td><u>#define <dfn class="macro" id="_M/NVM_MAC_ADDR" data-ref="_M/NVM_MAC_ADDR">NVM_MAC_ADDR</dfn>			0x0000</u></td></tr>
<tr><th id="1109">1109</th><td><u>#define <dfn class="macro" id="_M/NVM_SUB_DEV_ID" data-ref="_M/NVM_SUB_DEV_ID">NVM_SUB_DEV_ID</dfn>			0x000B</u></td></tr>
<tr><th id="1110">1110</th><td><u>#define <dfn class="macro" id="_M/NVM_SUB_VEN_ID" data-ref="_M/NVM_SUB_VEN_ID">NVM_SUB_VEN_ID</dfn>			0x000C</u></td></tr>
<tr><th id="1111">1111</th><td><u>#define <dfn class="macro" id="_M/NVM_DEV_ID" data-ref="_M/NVM_DEV_ID">NVM_DEV_ID</dfn>			0x000D</u></td></tr>
<tr><th id="1112">1112</th><td><u>#define <dfn class="macro" id="_M/NVM_VEN_ID" data-ref="_M/NVM_VEN_ID">NVM_VEN_ID</dfn>			0x000E</u></td></tr>
<tr><th id="1113">1113</th><td><u>#define <dfn class="macro" id="_M/NVM_INIT_CTRL_2" data-ref="_M/NVM_INIT_CTRL_2">NVM_INIT_CTRL_2</dfn>			0x000F</u></td></tr>
<tr><th id="1114">1114</th><td><u>#define <dfn class="macro" id="_M/NVM_INIT_CTRL_4" data-ref="_M/NVM_INIT_CTRL_4">NVM_INIT_CTRL_4</dfn>			0x0013</u></td></tr>
<tr><th id="1115">1115</th><td><u>#define <dfn class="macro" id="_M/NVM_LED_1_CFG" data-ref="_M/NVM_LED_1_CFG">NVM_LED_1_CFG</dfn>			0x001C</u></td></tr>
<tr><th id="1116">1116</th><td><u>#define <dfn class="macro" id="_M/NVM_LED_0_2_CFG" data-ref="_M/NVM_LED_0_2_CFG">NVM_LED_0_2_CFG</dfn>			0x001F</u></td></tr>
<tr><th id="1117">1117</th><td></td></tr>
<tr><th id="1118">1118</th><td><u>#define <dfn class="macro" id="_M/NVM_COMPAT_VALID_CSUM" data-ref="_M/NVM_COMPAT_VALID_CSUM">NVM_COMPAT_VALID_CSUM</dfn>		0x0001</u></td></tr>
<tr><th id="1119">1119</th><td><u>#define <dfn class="macro" id="_M/NVM_FUTURE_INIT_WORD1_VALID_CSUM" data-ref="_M/NVM_FUTURE_INIT_WORD1_VALID_CSUM">NVM_FUTURE_INIT_WORD1_VALID_CSUM</dfn>	0x0040</u></td></tr>
<tr><th id="1120">1120</th><td></td></tr>
<tr><th id="1121">1121</th><td><u>#define <dfn class="macro" id="_M/NVM_INIT_CONTROL2_REG" data-ref="_M/NVM_INIT_CONTROL2_REG">NVM_INIT_CONTROL2_REG</dfn>		0x000F</u></td></tr>
<tr><th id="1122">1122</th><td><u>#define <dfn class="macro" id="_M/NVM_INIT_CONTROL3_PORT_B" data-ref="_M/NVM_INIT_CONTROL3_PORT_B">NVM_INIT_CONTROL3_PORT_B</dfn>	0x0014</u></td></tr>
<tr><th id="1123">1123</th><td><u>#define <dfn class="macro" id="_M/NVM_INIT_3GIO_3" data-ref="_M/NVM_INIT_3GIO_3">NVM_INIT_3GIO_3</dfn>			0x001A</u></td></tr>
<tr><th id="1124">1124</th><td><u>#define <dfn class="macro" id="_M/NVM_SWDEF_PINS_CTRL_PORT_0" data-ref="_M/NVM_SWDEF_PINS_CTRL_PORT_0">NVM_SWDEF_PINS_CTRL_PORT_0</dfn>	0x0020</u></td></tr>
<tr><th id="1125">1125</th><td><u>#define <dfn class="macro" id="_M/NVM_INIT_CONTROL3_PORT_A" data-ref="_M/NVM_INIT_CONTROL3_PORT_A">NVM_INIT_CONTROL3_PORT_A</dfn>	0x0024</u></td></tr>
<tr><th id="1126">1126</th><td><u>#define <dfn class="macro" id="_M/NVM_CFG" data-ref="_M/NVM_CFG">NVM_CFG</dfn>				0x0012</u></td></tr>
<tr><th id="1127">1127</th><td><u>#define <dfn class="macro" id="_M/NVM_ALT_MAC_ADDR_PTR" data-ref="_M/NVM_ALT_MAC_ADDR_PTR">NVM_ALT_MAC_ADDR_PTR</dfn>		0x0037</u></td></tr>
<tr><th id="1128">1128</th><td><u>#define <dfn class="macro" id="_M/NVM_CHECKSUM_REG" data-ref="_M/NVM_CHECKSUM_REG">NVM_CHECKSUM_REG</dfn>		0x003F</u></td></tr>
<tr><th id="1129">1129</th><td><u>#define <dfn class="macro" id="_M/NVM_COMPATIBILITY_REG_3" data-ref="_M/NVM_COMPATIBILITY_REG_3">NVM_COMPATIBILITY_REG_3</dfn>		0x0003</u></td></tr>
<tr><th id="1130">1130</th><td><u>#define <dfn class="macro" id="_M/NVM_COMPATIBILITY_BIT_MASK" data-ref="_M/NVM_COMPATIBILITY_BIT_MASK">NVM_COMPATIBILITY_BIT_MASK</dfn>	0x8000</u></td></tr>
<tr><th id="1131">1131</th><td></td></tr>
<tr><th id="1132">1132</th><td><u>#define <dfn class="macro" id="_M/E1000_NVM_CFG_DONE_PORT_0" data-ref="_M/E1000_NVM_CFG_DONE_PORT_0">E1000_NVM_CFG_DONE_PORT_0</dfn>	0x040000 /* MNG config cycle done */</u></td></tr>
<tr><th id="1133">1133</th><td><u>#define <dfn class="macro" id="_M/E1000_NVM_CFG_DONE_PORT_1" data-ref="_M/E1000_NVM_CFG_DONE_PORT_1">E1000_NVM_CFG_DONE_PORT_1</dfn>	0x080000 /* ...for second port */</u></td></tr>
<tr><th id="1134">1134</th><td><u>#define <dfn class="macro" id="_M/E1000_NVM_CFG_DONE_PORT_2" data-ref="_M/E1000_NVM_CFG_DONE_PORT_2">E1000_NVM_CFG_DONE_PORT_2</dfn>	0x100000 /* ...for third port */</u></td></tr>
<tr><th id="1135">1135</th><td><u>#define <dfn class="macro" id="_M/E1000_NVM_CFG_DONE_PORT_3" data-ref="_M/E1000_NVM_CFG_DONE_PORT_3">E1000_NVM_CFG_DONE_PORT_3</dfn>	0x200000 /* ...for fourth port */</u></td></tr>
<tr><th id="1136">1136</th><td></td></tr>
<tr><th id="1137">1137</th><td><u>#define <dfn class="macro" id="_M/NVM_82580_LAN_FUNC_OFFSET" data-ref="_M/NVM_82580_LAN_FUNC_OFFSET">NVM_82580_LAN_FUNC_OFFSET</dfn>(a)	((a) ? (0x40 + (0x40 * (a))) : 0)</u></td></tr>
<tr><th id="1138">1138</th><td></td></tr>
<tr><th id="1139">1139</th><td><i>/* Mask bits for fields in Word 0x24 of the NVM */</i></td></tr>
<tr><th id="1140">1140</th><td><u>#define <dfn class="macro" id="_M/NVM_WORD24_COM_MDIO" data-ref="_M/NVM_WORD24_COM_MDIO">NVM_WORD24_COM_MDIO</dfn>		0x0008 /* MDIO interface shared */</u></td></tr>
<tr><th id="1141">1141</th><td><u>#define <dfn class="macro" id="_M/NVM_WORD24_EXT_MDIO" data-ref="_M/NVM_WORD24_EXT_MDIO">NVM_WORD24_EXT_MDIO</dfn>		0x0004 /* MDIO accesses routed extrnl */</u></td></tr>
<tr><th id="1142">1142</th><td><i>/* Offset of Link Mode bits for 82575/82576 */</i></td></tr>
<tr><th id="1143">1143</th><td><u>#define <dfn class="macro" id="_M/NVM_WORD24_LNK_MODE_OFFSET" data-ref="_M/NVM_WORD24_LNK_MODE_OFFSET">NVM_WORD24_LNK_MODE_OFFSET</dfn>	8</u></td></tr>
<tr><th id="1144">1144</th><td><i>/* Offset of Link Mode bits for 82580 up */</i></td></tr>
<tr><th id="1145">1145</th><td><u>#define <dfn class="macro" id="_M/NVM_WORD24_82580_LNK_MODE_OFFSET" data-ref="_M/NVM_WORD24_82580_LNK_MODE_OFFSET">NVM_WORD24_82580_LNK_MODE_OFFSET</dfn>	4</u></td></tr>
<tr><th id="1146">1146</th><td></td></tr>
<tr><th id="1147">1147</th><td></td></tr>
<tr><th id="1148">1148</th><td><i>/* Mask bits for fields in Word 0x0f of the NVM */</i></td></tr>
<tr><th id="1149">1149</th><td><u>#define <dfn class="macro" id="_M/NVM_WORD0F_PAUSE_MASK" data-ref="_M/NVM_WORD0F_PAUSE_MASK">NVM_WORD0F_PAUSE_MASK</dfn>		0x3000</u></td></tr>
<tr><th id="1150">1150</th><td><u>#define <dfn class="macro" id="_M/NVM_WORD0F_PAUSE" data-ref="_M/NVM_WORD0F_PAUSE">NVM_WORD0F_PAUSE</dfn>		0x1000</u></td></tr>
<tr><th id="1151">1151</th><td><u>#define <dfn class="macro" id="_M/NVM_WORD0F_ASM_DIR" data-ref="_M/NVM_WORD0F_ASM_DIR">NVM_WORD0F_ASM_DIR</dfn>		0x2000</u></td></tr>
<tr><th id="1152">1152</th><td><u>#define <dfn class="macro" id="_M/NVM_WORD0F_SWPDIO_EXT_MASK" data-ref="_M/NVM_WORD0F_SWPDIO_EXT_MASK">NVM_WORD0F_SWPDIO_EXT_MASK</dfn>	0x00F0</u></td></tr>
<tr><th id="1153">1153</th><td></td></tr>
<tr><th id="1154">1154</th><td><i>/* Mask bits for fields in Word 0x1a of the NVM */</i></td></tr>
<tr><th id="1155">1155</th><td><u>#define <dfn class="macro" id="_M/NVM_WORD1A_ASPM_MASK" data-ref="_M/NVM_WORD1A_ASPM_MASK">NVM_WORD1A_ASPM_MASK</dfn>		0x000C</u></td></tr>
<tr><th id="1156">1156</th><td></td></tr>
<tr><th id="1157">1157</th><td><i>/* Mask bits for fields in Word 0x03 of the EEPROM */</i></td></tr>
<tr><th id="1158">1158</th><td><u>#define <dfn class="macro" id="_M/NVM_COMPAT_LOM" data-ref="_M/NVM_COMPAT_LOM">NVM_COMPAT_LOM</dfn>			0x0800</u></td></tr>
<tr><th id="1159">1159</th><td></td></tr>
<tr><th id="1160">1160</th><td><i>/* length of string needed to store PBA number */</i></td></tr>
<tr><th id="1161">1161</th><td><u>#define <dfn class="macro" id="_M/E1000_PBANUM_LENGTH" data-ref="_M/E1000_PBANUM_LENGTH">E1000_PBANUM_LENGTH</dfn>		11</u></td></tr>
<tr><th id="1162">1162</th><td></td></tr>
<tr><th id="1163">1163</th><td><i>/* For checksumming, the sum of all words in the NVM should equal 0xBABA. */</i></td></tr>
<tr><th id="1164">1164</th><td><u>#define <dfn class="macro" id="_M/NVM_SUM" data-ref="_M/NVM_SUM">NVM_SUM</dfn>				0xBABA</u></td></tr>
<tr><th id="1165">1165</th><td></td></tr>
<tr><th id="1166">1166</th><td><i>/* PBA (printed board assembly) number words */</i></td></tr>
<tr><th id="1167">1167</th><td><u>#define <dfn class="macro" id="_M/NVM_PBA_OFFSET_0" data-ref="_M/NVM_PBA_OFFSET_0">NVM_PBA_OFFSET_0</dfn>		8</u></td></tr>
<tr><th id="1168">1168</th><td><u>#define <dfn class="macro" id="_M/NVM_PBA_OFFSET_1" data-ref="_M/NVM_PBA_OFFSET_1">NVM_PBA_OFFSET_1</dfn>		9</u></td></tr>
<tr><th id="1169">1169</th><td><u>#define <dfn class="macro" id="_M/NVM_PBA_PTR_GUARD" data-ref="_M/NVM_PBA_PTR_GUARD">NVM_PBA_PTR_GUARD</dfn>		0xFAFA</u></td></tr>
<tr><th id="1170">1170</th><td><u>#define <dfn class="macro" id="_M/NVM_RESERVED_WORD" data-ref="_M/NVM_RESERVED_WORD">NVM_RESERVED_WORD</dfn>		0xFFFF</u></td></tr>
<tr><th id="1171">1171</th><td><u>#define <dfn class="macro" id="_M/NVM_PHY_CLASS_A" data-ref="_M/NVM_PHY_CLASS_A">NVM_PHY_CLASS_A</dfn>			0x8000</u></td></tr>
<tr><th id="1172">1172</th><td><u>#define <dfn class="macro" id="_M/NVM_SERDES_AMPLITUDE_MASK" data-ref="_M/NVM_SERDES_AMPLITUDE_MASK">NVM_SERDES_AMPLITUDE_MASK</dfn>	0x000F</u></td></tr>
<tr><th id="1173">1173</th><td><u>#define <dfn class="macro" id="_M/NVM_SIZE_MASK" data-ref="_M/NVM_SIZE_MASK">NVM_SIZE_MASK</dfn>			0x1C00</u></td></tr>
<tr><th id="1174">1174</th><td><u>#define <dfn class="macro" id="_M/NVM_SIZE_SHIFT" data-ref="_M/NVM_SIZE_SHIFT">NVM_SIZE_SHIFT</dfn>			10</u></td></tr>
<tr><th id="1175">1175</th><td><u>#define <dfn class="macro" id="_M/NVM_WORD_SIZE_BASE_SHIFT" data-ref="_M/NVM_WORD_SIZE_BASE_SHIFT">NVM_WORD_SIZE_BASE_SHIFT</dfn>	6</u></td></tr>
<tr><th id="1176">1176</th><td><u>#define <dfn class="macro" id="_M/NVM_SWDPIO_EXT_SHIFT" data-ref="_M/NVM_SWDPIO_EXT_SHIFT">NVM_SWDPIO_EXT_SHIFT</dfn>		4</u></td></tr>
<tr><th id="1177">1177</th><td></td></tr>
<tr><th id="1178">1178</th><td><i>/* NVM Commands - Microwire */</i></td></tr>
<tr><th id="1179">1179</th><td><u>#define <dfn class="macro" id="_M/NVM_READ_OPCODE_MICROWIRE" data-ref="_M/NVM_READ_OPCODE_MICROWIRE">NVM_READ_OPCODE_MICROWIRE</dfn>	0x6  /* NVM read opcode */</u></td></tr>
<tr><th id="1180">1180</th><td><u>#define <dfn class="macro" id="_M/NVM_WRITE_OPCODE_MICROWIRE" data-ref="_M/NVM_WRITE_OPCODE_MICROWIRE">NVM_WRITE_OPCODE_MICROWIRE</dfn>	0x5  /* NVM write opcode */</u></td></tr>
<tr><th id="1181">1181</th><td><u>#define <dfn class="macro" id="_M/NVM_ERASE_OPCODE_MICROWIRE" data-ref="_M/NVM_ERASE_OPCODE_MICROWIRE">NVM_ERASE_OPCODE_MICROWIRE</dfn>	0x7  /* NVM erase opcode */</u></td></tr>
<tr><th id="1182">1182</th><td><u>#define <dfn class="macro" id="_M/NVM_EWEN_OPCODE_MICROWIRE" data-ref="_M/NVM_EWEN_OPCODE_MICROWIRE">NVM_EWEN_OPCODE_MICROWIRE</dfn>	0x13 /* NVM erase/write enable */</u></td></tr>
<tr><th id="1183">1183</th><td><u>#define <dfn class="macro" id="_M/NVM_EWDS_OPCODE_MICROWIRE" data-ref="_M/NVM_EWDS_OPCODE_MICROWIRE">NVM_EWDS_OPCODE_MICROWIRE</dfn>	0x10 /* NVM erase/write disable */</u></td></tr>
<tr><th id="1184">1184</th><td></td></tr>
<tr><th id="1185">1185</th><td><i>/* NVM Commands - SPI */</i></td></tr>
<tr><th id="1186">1186</th><td><u>#define <dfn class="macro" id="_M/NVM_MAX_RETRY_SPI" data-ref="_M/NVM_MAX_RETRY_SPI">NVM_MAX_RETRY_SPI</dfn>	5000 /* Max wait of 5ms, for RDY signal */</u></td></tr>
<tr><th id="1187">1187</th><td><u>#define <dfn class="macro" id="_M/NVM_READ_OPCODE_SPI" data-ref="_M/NVM_READ_OPCODE_SPI">NVM_READ_OPCODE_SPI</dfn>	0x03 /* NVM read opcode */</u></td></tr>
<tr><th id="1188">1188</th><td><u>#define <dfn class="macro" id="_M/NVM_WRITE_OPCODE_SPI" data-ref="_M/NVM_WRITE_OPCODE_SPI">NVM_WRITE_OPCODE_SPI</dfn>	0x02 /* NVM write opcode */</u></td></tr>
<tr><th id="1189">1189</th><td><u>#define <dfn class="macro" id="_M/NVM_A8_OPCODE_SPI" data-ref="_M/NVM_A8_OPCODE_SPI">NVM_A8_OPCODE_SPI</dfn>	0x08 /* opcode bit-3 = address bit-8 */</u></td></tr>
<tr><th id="1190">1190</th><td><u>#define <dfn class="macro" id="_M/NVM_WREN_OPCODE_SPI" data-ref="_M/NVM_WREN_OPCODE_SPI">NVM_WREN_OPCODE_SPI</dfn>	0x06 /* NVM set Write Enable latch */</u></td></tr>
<tr><th id="1191">1191</th><td><u>#define <dfn class="macro" id="_M/NVM_RDSR_OPCODE_SPI" data-ref="_M/NVM_RDSR_OPCODE_SPI">NVM_RDSR_OPCODE_SPI</dfn>	0x05 /* NVM read Status register */</u></td></tr>
<tr><th id="1192">1192</th><td></td></tr>
<tr><th id="1193">1193</th><td><i>/* SPI NVM Status Register */</i></td></tr>
<tr><th id="1194">1194</th><td><u>#define <dfn class="macro" id="_M/NVM_STATUS_RDY_SPI" data-ref="_M/NVM_STATUS_RDY_SPI">NVM_STATUS_RDY_SPI</dfn>	0x01</u></td></tr>
<tr><th id="1195">1195</th><td></td></tr>
<tr><th id="1196">1196</th><td><i>/* Word definitions for ID LED Settings */</i></td></tr>
<tr><th id="1197">1197</th><td><u>#define <dfn class="macro" id="_M/ID_LED_RESERVED_0000" data-ref="_M/ID_LED_RESERVED_0000">ID_LED_RESERVED_0000</dfn>	0x0000</u></td></tr>
<tr><th id="1198">1198</th><td><u>#define <dfn class="macro" id="_M/ID_LED_RESERVED_FFFF" data-ref="_M/ID_LED_RESERVED_FFFF">ID_LED_RESERVED_FFFF</dfn>	0xFFFF</u></td></tr>
<tr><th id="1199">1199</th><td><u>#define <dfn class="macro" id="_M/ID_LED_DEFAULT" data-ref="_M/ID_LED_DEFAULT">ID_LED_DEFAULT</dfn>		((ID_LED_OFF1_ON2  &lt;&lt; 12) | \</u></td></tr>
<tr><th id="1200">1200</th><td><u>				 (ID_LED_OFF1_OFF2 &lt;&lt;  8) | \</u></td></tr>
<tr><th id="1201">1201</th><td><u>				 (ID_LED_DEF1_DEF2 &lt;&lt;  4) | \</u></td></tr>
<tr><th id="1202">1202</th><td><u>				 (ID_LED_DEF1_DEF2))</u></td></tr>
<tr><th id="1203">1203</th><td><u>#define <dfn class="macro" id="_M/ID_LED_DEF1_DEF2" data-ref="_M/ID_LED_DEF1_DEF2">ID_LED_DEF1_DEF2</dfn>	0x1</u></td></tr>
<tr><th id="1204">1204</th><td><u>#define <dfn class="macro" id="_M/ID_LED_DEF1_ON2" data-ref="_M/ID_LED_DEF1_ON2">ID_LED_DEF1_ON2</dfn>		0x2</u></td></tr>
<tr><th id="1205">1205</th><td><u>#define <dfn class="macro" id="_M/ID_LED_DEF1_OFF2" data-ref="_M/ID_LED_DEF1_OFF2">ID_LED_DEF1_OFF2</dfn>	0x3</u></td></tr>
<tr><th id="1206">1206</th><td><u>#define <dfn class="macro" id="_M/ID_LED_ON1_DEF2" data-ref="_M/ID_LED_ON1_DEF2">ID_LED_ON1_DEF2</dfn>		0x4</u></td></tr>
<tr><th id="1207">1207</th><td><u>#define <dfn class="macro" id="_M/ID_LED_ON1_ON2" data-ref="_M/ID_LED_ON1_ON2">ID_LED_ON1_ON2</dfn>		0x5</u></td></tr>
<tr><th id="1208">1208</th><td><u>#define <dfn class="macro" id="_M/ID_LED_ON1_OFF2" data-ref="_M/ID_LED_ON1_OFF2">ID_LED_ON1_OFF2</dfn>		0x6</u></td></tr>
<tr><th id="1209">1209</th><td><u>#define <dfn class="macro" id="_M/ID_LED_OFF1_DEF2" data-ref="_M/ID_LED_OFF1_DEF2">ID_LED_OFF1_DEF2</dfn>	0x7</u></td></tr>
<tr><th id="1210">1210</th><td><u>#define <dfn class="macro" id="_M/ID_LED_OFF1_ON2" data-ref="_M/ID_LED_OFF1_ON2">ID_LED_OFF1_ON2</dfn>		0x8</u></td></tr>
<tr><th id="1211">1211</th><td><u>#define <dfn class="macro" id="_M/ID_LED_OFF1_OFF2" data-ref="_M/ID_LED_OFF1_OFF2">ID_LED_OFF1_OFF2</dfn>	0x9</u></td></tr>
<tr><th id="1212">1212</th><td></td></tr>
<tr><th id="1213">1213</th><td><u>#define <dfn class="macro" id="_M/IGP_ACTIVITY_LED_MASK" data-ref="_M/IGP_ACTIVITY_LED_MASK">IGP_ACTIVITY_LED_MASK</dfn>	0xFFFFF0FF</u></td></tr>
<tr><th id="1214">1214</th><td><u>#define <dfn class="macro" id="_M/IGP_ACTIVITY_LED_ENABLE" data-ref="_M/IGP_ACTIVITY_LED_ENABLE">IGP_ACTIVITY_LED_ENABLE</dfn>	0x0300</u></td></tr>
<tr><th id="1215">1215</th><td><u>#define <dfn class="macro" id="_M/IGP_LED3_MODE" data-ref="_M/IGP_LED3_MODE">IGP_LED3_MODE</dfn>		0x07000000</u></td></tr>
<tr><th id="1216">1216</th><td></td></tr>
<tr><th id="1217">1217</th><td><i>/* PCI/PCI-X/PCI-EX Config space */</i></td></tr>
<tr><th id="1218">1218</th><td><u>#define <dfn class="macro" id="_M/PCIX_COMMAND_REGISTER" data-ref="_M/PCIX_COMMAND_REGISTER">PCIX_COMMAND_REGISTER</dfn>		0xE6</u></td></tr>
<tr><th id="1219">1219</th><td><u>#define <dfn class="macro" id="_M/PCIX_STATUS_REGISTER_LO" data-ref="_M/PCIX_STATUS_REGISTER_LO">PCIX_STATUS_REGISTER_LO</dfn>		0xE8</u></td></tr>
<tr><th id="1220">1220</th><td><u>#define <dfn class="macro" id="_M/PCIX_STATUS_REGISTER_HI" data-ref="_M/PCIX_STATUS_REGISTER_HI">PCIX_STATUS_REGISTER_HI</dfn>		0xEA</u></td></tr>
<tr><th id="1221">1221</th><td><u>#define <dfn class="macro" id="_M/PCI_HEADER_TYPE_REGISTER" data-ref="_M/PCI_HEADER_TYPE_REGISTER">PCI_HEADER_TYPE_REGISTER</dfn>	0x0E</u></td></tr>
<tr><th id="1222">1222</th><td><u>#define <dfn class="macro" id="_M/PCIE_LINK_STATUS" data-ref="_M/PCIE_LINK_STATUS">PCIE_LINK_STATUS</dfn>		0x12</u></td></tr>
<tr><th id="1223">1223</th><td><u>#define <dfn class="macro" id="_M/PCIE_DEVICE_CONTROL2" data-ref="_M/PCIE_DEVICE_CONTROL2">PCIE_DEVICE_CONTROL2</dfn>		0x28</u></td></tr>
<tr><th id="1224">1224</th><td></td></tr>
<tr><th id="1225">1225</th><td><u>#define <dfn class="macro" id="_M/PCIX_COMMAND_MMRBC_MASK" data-ref="_M/PCIX_COMMAND_MMRBC_MASK">PCIX_COMMAND_MMRBC_MASK</dfn>		0x000C</u></td></tr>
<tr><th id="1226">1226</th><td><u>#define <dfn class="macro" id="_M/PCIX_COMMAND_MMRBC_SHIFT" data-ref="_M/PCIX_COMMAND_MMRBC_SHIFT">PCIX_COMMAND_MMRBC_SHIFT</dfn>	0x2</u></td></tr>
<tr><th id="1227">1227</th><td><u>#define <dfn class="macro" id="_M/PCIX_STATUS_HI_MMRBC_MASK" data-ref="_M/PCIX_STATUS_HI_MMRBC_MASK">PCIX_STATUS_HI_MMRBC_MASK</dfn>	0x0060</u></td></tr>
<tr><th id="1228">1228</th><td><u>#define <dfn class="macro" id="_M/PCIX_STATUS_HI_MMRBC_SHIFT" data-ref="_M/PCIX_STATUS_HI_MMRBC_SHIFT">PCIX_STATUS_HI_MMRBC_SHIFT</dfn>	0x5</u></td></tr>
<tr><th id="1229">1229</th><td><u>#define <dfn class="macro" id="_M/PCIX_STATUS_HI_MMRBC_4K" data-ref="_M/PCIX_STATUS_HI_MMRBC_4K">PCIX_STATUS_HI_MMRBC_4K</dfn>		0x3</u></td></tr>
<tr><th id="1230">1230</th><td><u>#define <dfn class="macro" id="_M/PCIX_STATUS_HI_MMRBC_2K" data-ref="_M/PCIX_STATUS_HI_MMRBC_2K">PCIX_STATUS_HI_MMRBC_2K</dfn>		0x2</u></td></tr>
<tr><th id="1231">1231</th><td><u>#define <dfn class="macro" id="_M/PCIX_STATUS_LO_FUNC_MASK" data-ref="_M/PCIX_STATUS_LO_FUNC_MASK">PCIX_STATUS_LO_FUNC_MASK</dfn>	0x7</u></td></tr>
<tr><th id="1232">1232</th><td><u>#define <dfn class="macro" id="_M/PCI_HEADER_TYPE_MULTIFUNC" data-ref="_M/PCI_HEADER_TYPE_MULTIFUNC">PCI_HEADER_TYPE_MULTIFUNC</dfn>	0x80</u></td></tr>
<tr><th id="1233">1233</th><td><u>#define <dfn class="macro" id="_M/PCIE_LINK_WIDTH_MASK" data-ref="_M/PCIE_LINK_WIDTH_MASK">PCIE_LINK_WIDTH_MASK</dfn>		0x3F0</u></td></tr>
<tr><th id="1234">1234</th><td><u>#define <dfn class="macro" id="_M/PCIE_LINK_WIDTH_SHIFT" data-ref="_M/PCIE_LINK_WIDTH_SHIFT">PCIE_LINK_WIDTH_SHIFT</dfn>		4</u></td></tr>
<tr><th id="1235">1235</th><td><u>#define <dfn class="macro" id="_M/PCIE_LINK_SPEED_MASK" data-ref="_M/PCIE_LINK_SPEED_MASK">PCIE_LINK_SPEED_MASK</dfn>		0x0F</u></td></tr>
<tr><th id="1236">1236</th><td><u>#define <dfn class="macro" id="_M/PCIE_LINK_SPEED_2500" data-ref="_M/PCIE_LINK_SPEED_2500">PCIE_LINK_SPEED_2500</dfn>		0x01</u></td></tr>
<tr><th id="1237">1237</th><td><u>#define <dfn class="macro" id="_M/PCIE_LINK_SPEED_5000" data-ref="_M/PCIE_LINK_SPEED_5000">PCIE_LINK_SPEED_5000</dfn>		0x02</u></td></tr>
<tr><th id="1238">1238</th><td><u>#define <dfn class="macro" id="_M/PCIE_DEVICE_CONTROL2_16ms" data-ref="_M/PCIE_DEVICE_CONTROL2_16ms">PCIE_DEVICE_CONTROL2_16ms</dfn>	0x0005</u></td></tr>
<tr><th id="1239">1239</th><td></td></tr>
<tr><th id="1240">1240</th><td><u>#<span data-ppcond="1240">ifndef</span> <a class="macro" href="e1000_osdep.h.html#192" data-ref="_M/ETH_ADDR_LEN">ETH_ADDR_LEN</a></u></td></tr>
<tr><th id="1241">1241</th><td><u>#define ETH_ADDR_LEN			6</u></td></tr>
<tr><th id="1242">1242</th><td><u>#<span data-ppcond="1240">endif</span></u></td></tr>
<tr><th id="1243">1243</th><td></td></tr>
<tr><th id="1244">1244</th><td><u>#define <dfn class="macro" id="_M/PHY_REVISION_MASK" data-ref="_M/PHY_REVISION_MASK">PHY_REVISION_MASK</dfn>		0xFFFFFFF0</u></td></tr>
<tr><th id="1245">1245</th><td><u>#define <dfn class="macro" id="_M/MAX_PHY_REG_ADDRESS" data-ref="_M/MAX_PHY_REG_ADDRESS">MAX_PHY_REG_ADDRESS</dfn>		0x1F  /* 5 bit address bus (0-0x1F) */</u></td></tr>
<tr><th id="1246">1246</th><td><u>#define <dfn class="macro" id="_M/MAX_PHY_MULTI_PAGE_REG" data-ref="_M/MAX_PHY_MULTI_PAGE_REG">MAX_PHY_MULTI_PAGE_REG</dfn>		0xF</u></td></tr>
<tr><th id="1247">1247</th><td></td></tr>
<tr><th id="1248">1248</th><td><i>/* Bit definitions for valid PHY IDs.</i></td></tr>
<tr><th id="1249">1249</th><td><i> * I = Integrated</i></td></tr>
<tr><th id="1250">1250</th><td><i> * E = External</i></td></tr>
<tr><th id="1251">1251</th><td><i> */</i></td></tr>
<tr><th id="1252">1252</th><td><u>#define <dfn class="macro" id="_M/M88E1000_E_PHY_ID" data-ref="_M/M88E1000_E_PHY_ID">M88E1000_E_PHY_ID</dfn>	0x01410C50</u></td></tr>
<tr><th id="1253">1253</th><td><u>#define <dfn class="macro" id="_M/M88E1000_I_PHY_ID" data-ref="_M/M88E1000_I_PHY_ID">M88E1000_I_PHY_ID</dfn>	0x01410C30</u></td></tr>
<tr><th id="1254">1254</th><td><u>#define <dfn class="macro" id="_M/M88E1011_I_PHY_ID" data-ref="_M/M88E1011_I_PHY_ID">M88E1011_I_PHY_ID</dfn>	0x01410C20</u></td></tr>
<tr><th id="1255">1255</th><td><u>#define <dfn class="macro" id="_M/IGP01E1000_I_PHY_ID" data-ref="_M/IGP01E1000_I_PHY_ID">IGP01E1000_I_PHY_ID</dfn>	0x02A80380</u></td></tr>
<tr><th id="1256">1256</th><td><u>#define <dfn class="macro" id="_M/M88E1111_I_PHY_ID" data-ref="_M/M88E1111_I_PHY_ID">M88E1111_I_PHY_ID</dfn>	0x01410CC0</u></td></tr>
<tr><th id="1257">1257</th><td><u>#define <dfn class="macro" id="_M/M88E1543_E_PHY_ID" data-ref="_M/M88E1543_E_PHY_ID">M88E1543_E_PHY_ID</dfn>	0x01410EA0</u></td></tr>
<tr><th id="1258">1258</th><td><u>#define <dfn class="macro" id="_M/M88E1512_E_PHY_ID" data-ref="_M/M88E1512_E_PHY_ID">M88E1512_E_PHY_ID</dfn>	0x01410DD0</u></td></tr>
<tr><th id="1259">1259</th><td><u>#define <dfn class="macro" id="_M/M88E1112_E_PHY_ID" data-ref="_M/M88E1112_E_PHY_ID">M88E1112_E_PHY_ID</dfn>	0x01410C90</u></td></tr>
<tr><th id="1260">1260</th><td><u>#define <dfn class="macro" id="_M/I347AT4_E_PHY_ID" data-ref="_M/I347AT4_E_PHY_ID">I347AT4_E_PHY_ID</dfn>	0x01410DC0</u></td></tr>
<tr><th id="1261">1261</th><td><u>#define <dfn class="macro" id="_M/M88E1340M_E_PHY_ID" data-ref="_M/M88E1340M_E_PHY_ID">M88E1340M_E_PHY_ID</dfn>	0x01410DF0</u></td></tr>
<tr><th id="1262">1262</th><td><u>#define <dfn class="macro" id="_M/GG82563_E_PHY_ID" data-ref="_M/GG82563_E_PHY_ID">GG82563_E_PHY_ID</dfn>	0x01410CA0</u></td></tr>
<tr><th id="1263">1263</th><td><u>#define <dfn class="macro" id="_M/IGP03E1000_E_PHY_ID" data-ref="_M/IGP03E1000_E_PHY_ID">IGP03E1000_E_PHY_ID</dfn>	0x02A80390</u></td></tr>
<tr><th id="1264">1264</th><td><u>#define <dfn class="macro" id="_M/IFE_E_PHY_ID" data-ref="_M/IFE_E_PHY_ID">IFE_E_PHY_ID</dfn>		0x02A80330</u></td></tr>
<tr><th id="1265">1265</th><td><u>#define <dfn class="macro" id="_M/IFE_PLUS_E_PHY_ID" data-ref="_M/IFE_PLUS_E_PHY_ID">IFE_PLUS_E_PHY_ID</dfn>	0x02A80320</u></td></tr>
<tr><th id="1266">1266</th><td><u>#define <dfn class="macro" id="_M/IFE_C_E_PHY_ID" data-ref="_M/IFE_C_E_PHY_ID">IFE_C_E_PHY_ID</dfn>		0x02A80310</u></td></tr>
<tr><th id="1267">1267</th><td><u>#define <dfn class="macro" id="_M/BME1000_E_PHY_ID" data-ref="_M/BME1000_E_PHY_ID">BME1000_E_PHY_ID</dfn>	0x01410CB0</u></td></tr>
<tr><th id="1268">1268</th><td><u>#define <dfn class="macro" id="_M/BME1000_E_PHY_ID_R2" data-ref="_M/BME1000_E_PHY_ID_R2">BME1000_E_PHY_ID_R2</dfn>	0x01410CB1</u></td></tr>
<tr><th id="1269">1269</th><td><u>#define <dfn class="macro" id="_M/I82577_E_PHY_ID" data-ref="_M/I82577_E_PHY_ID">I82577_E_PHY_ID</dfn>		0x01540050</u></td></tr>
<tr><th id="1270">1270</th><td><u>#define <dfn class="macro" id="_M/I82578_E_PHY_ID" data-ref="_M/I82578_E_PHY_ID">I82578_E_PHY_ID</dfn>		0x004DD040</u></td></tr>
<tr><th id="1271">1271</th><td><u>#define <dfn class="macro" id="_M/I82579_E_PHY_ID" data-ref="_M/I82579_E_PHY_ID">I82579_E_PHY_ID</dfn>		0x01540090</u></td></tr>
<tr><th id="1272">1272</th><td><u>#define <dfn class="macro" id="_M/I217_E_PHY_ID" data-ref="_M/I217_E_PHY_ID">I217_E_PHY_ID</dfn>		0x015400A0</u></td></tr>
<tr><th id="1273">1273</th><td><u>#define <dfn class="macro" id="_M/I82580_I_PHY_ID" data-ref="_M/I82580_I_PHY_ID">I82580_I_PHY_ID</dfn>		0x015403A0</u></td></tr>
<tr><th id="1274">1274</th><td><u>#define <dfn class="macro" id="_M/I350_I_PHY_ID" data-ref="_M/I350_I_PHY_ID">I350_I_PHY_ID</dfn>		0x015403B0</u></td></tr>
<tr><th id="1275">1275</th><td><u>#define <dfn class="macro" id="_M/I210_I_PHY_ID" data-ref="_M/I210_I_PHY_ID">I210_I_PHY_ID</dfn>		0x01410C00</u></td></tr>
<tr><th id="1276">1276</th><td><u>#define <dfn class="macro" id="_M/IGP04E1000_E_PHY_ID" data-ref="_M/IGP04E1000_E_PHY_ID">IGP04E1000_E_PHY_ID</dfn>	0x02A80391</u></td></tr>
<tr><th id="1277">1277</th><td><u>#define <dfn class="macro" id="_M/BCM54616_E_PHY_ID" data-ref="_M/BCM54616_E_PHY_ID">BCM54616_E_PHY_ID</dfn>	0x03625D10</u></td></tr>
<tr><th id="1278">1278</th><td><u>#define <dfn class="macro" id="_M/M88_VENDOR" data-ref="_M/M88_VENDOR">M88_VENDOR</dfn>		0x0141</u></td></tr>
<tr><th id="1279">1279</th><td></td></tr>
<tr><th id="1280">1280</th><td><i>/* M88E1000 Specific Registers */</i></td></tr>
<tr><th id="1281">1281</th><td><u>#define <dfn class="macro" id="_M/M88E1000_PHY_SPEC_CTRL" data-ref="_M/M88E1000_PHY_SPEC_CTRL">M88E1000_PHY_SPEC_CTRL</dfn>		0x10  /* PHY Specific Control Reg */</u></td></tr>
<tr><th id="1282">1282</th><td><u>#define <dfn class="macro" id="_M/M88E1000_PHY_SPEC_STATUS" data-ref="_M/M88E1000_PHY_SPEC_STATUS">M88E1000_PHY_SPEC_STATUS</dfn>	0x11  /* PHY Specific Status Reg */</u></td></tr>
<tr><th id="1283">1283</th><td><u>#define <dfn class="macro" id="_M/M88E1000_EXT_PHY_SPEC_CTRL" data-ref="_M/M88E1000_EXT_PHY_SPEC_CTRL">M88E1000_EXT_PHY_SPEC_CTRL</dfn>	0x14  /* Extended PHY Specific Cntrl */</u></td></tr>
<tr><th id="1284">1284</th><td><u>#define <dfn class="macro" id="_M/M88E1000_RX_ERR_CNTR" data-ref="_M/M88E1000_RX_ERR_CNTR">M88E1000_RX_ERR_CNTR</dfn>		0x15  /* Receive Error Counter */</u></td></tr>
<tr><th id="1285">1285</th><td></td></tr>
<tr><th id="1286">1286</th><td><u>#define <dfn class="macro" id="_M/M88E1000_PHY_EXT_CTRL" data-ref="_M/M88E1000_PHY_EXT_CTRL">M88E1000_PHY_EXT_CTRL</dfn>		0x1A  /* PHY extend control register */</u></td></tr>
<tr><th id="1287">1287</th><td><u>#define <dfn class="macro" id="_M/M88E1000_PHY_PAGE_SELECT" data-ref="_M/M88E1000_PHY_PAGE_SELECT">M88E1000_PHY_PAGE_SELECT</dfn>	0x1D  /* Reg 29 for pg number setting */</u></td></tr>
<tr><th id="1288">1288</th><td><u>#define <dfn class="macro" id="_M/M88E1000_PHY_GEN_CONTROL" data-ref="_M/M88E1000_PHY_GEN_CONTROL">M88E1000_PHY_GEN_CONTROL</dfn>	0x1E  /* meaning depends on reg 29 */</u></td></tr>
<tr><th id="1289">1289</th><td><u>#define <dfn class="macro" id="_M/M88E1000_PHY_VCO_REG_BIT8" data-ref="_M/M88E1000_PHY_VCO_REG_BIT8">M88E1000_PHY_VCO_REG_BIT8</dfn>	0x100 /* Bits 8 &amp; 11 are adjusted for */</u></td></tr>
<tr><th id="1290">1290</th><td><u>#define <dfn class="macro" id="_M/M88E1000_PHY_VCO_REG_BIT11" data-ref="_M/M88E1000_PHY_VCO_REG_BIT11">M88E1000_PHY_VCO_REG_BIT11</dfn>	0x800 /* improved BER performance */</u></td></tr>
<tr><th id="1291">1291</th><td></td></tr>
<tr><th id="1292">1292</th><td><i>/* M88E1000 PHY Specific Control Register */</i></td></tr>
<tr><th id="1293">1293</th><td><u>#define <dfn class="macro" id="_M/M88E1000_PSCR_POLARITY_REVERSAL" data-ref="_M/M88E1000_PSCR_POLARITY_REVERSAL">M88E1000_PSCR_POLARITY_REVERSAL</dfn>	0x0002 /* 1=Polarity Reverse enabled */</u></td></tr>
<tr><th id="1294">1294</th><td><i>/* MDI Crossover Mode bits 6:5 Manual MDI configuration */</i></td></tr>
<tr><th id="1295">1295</th><td><u>#define <dfn class="macro" id="_M/M88E1000_PSCR_MDI_MANUAL_MODE" data-ref="_M/M88E1000_PSCR_MDI_MANUAL_MODE">M88E1000_PSCR_MDI_MANUAL_MODE</dfn>	0x0000</u></td></tr>
<tr><th id="1296">1296</th><td><u>#define <dfn class="macro" id="_M/M88E1000_PSCR_MDIX_MANUAL_MODE" data-ref="_M/M88E1000_PSCR_MDIX_MANUAL_MODE">M88E1000_PSCR_MDIX_MANUAL_MODE</dfn>	0x0020  /* Manual MDIX configuration */</u></td></tr>
<tr><th id="1297">1297</th><td><i>/* 1000BASE-T: Auto crossover, 100BASE-TX/10BASE-T: MDI Mode */</i></td></tr>
<tr><th id="1298">1298</th><td><u>#define <dfn class="macro" id="_M/M88E1000_PSCR_AUTO_X_1000T" data-ref="_M/M88E1000_PSCR_AUTO_X_1000T">M88E1000_PSCR_AUTO_X_1000T</dfn>	0x0040</u></td></tr>
<tr><th id="1299">1299</th><td><i>/* Auto crossover enabled all speeds */</i></td></tr>
<tr><th id="1300">1300</th><td><u>#define <dfn class="macro" id="_M/M88E1000_PSCR_AUTO_X_MODE" data-ref="_M/M88E1000_PSCR_AUTO_X_MODE">M88E1000_PSCR_AUTO_X_MODE</dfn>	0x0060</u></td></tr>
<tr><th id="1301">1301</th><td><u>#define <dfn class="macro" id="_M/M88E1000_PSCR_ASSERT_CRS_ON_TX" data-ref="_M/M88E1000_PSCR_ASSERT_CRS_ON_TX">M88E1000_PSCR_ASSERT_CRS_ON_TX</dfn>	0x0800 /* 1=Assert CRS on Tx */</u></td></tr>
<tr><th id="1302">1302</th><td></td></tr>
<tr><th id="1303">1303</th><td><i>/* M88E1000 PHY Specific Status Register */</i></td></tr>
<tr><th id="1304">1304</th><td><u>#define <dfn class="macro" id="_M/M88E1000_PSSR_REV_POLARITY" data-ref="_M/M88E1000_PSSR_REV_POLARITY">M88E1000_PSSR_REV_POLARITY</dfn>	0x0002 /* 1=Polarity reversed */</u></td></tr>
<tr><th id="1305">1305</th><td><u>#define <dfn class="macro" id="_M/M88E1000_PSSR_DOWNSHIFT" data-ref="_M/M88E1000_PSSR_DOWNSHIFT">M88E1000_PSSR_DOWNSHIFT</dfn>		0x0020 /* 1=Downshifted */</u></td></tr>
<tr><th id="1306">1306</th><td><u>#define <dfn class="macro" id="_M/M88E1000_PSSR_MDIX" data-ref="_M/M88E1000_PSSR_MDIX">M88E1000_PSSR_MDIX</dfn>		0x0040 /* 1=MDIX; 0=MDI */</u></td></tr>
<tr><th id="1307">1307</th><td><i>/* 0 = &lt;50M</i></td></tr>
<tr><th id="1308">1308</th><td><i> * 1 = 50-80M</i></td></tr>
<tr><th id="1309">1309</th><td><i> * 2 = 80-110M</i></td></tr>
<tr><th id="1310">1310</th><td><i> * 3 = 110-140M</i></td></tr>
<tr><th id="1311">1311</th><td><i> * 4 = &gt;140M</i></td></tr>
<tr><th id="1312">1312</th><td><i> */</i></td></tr>
<tr><th id="1313">1313</th><td><u>#define <dfn class="macro" id="_M/M88E1000_PSSR_CABLE_LENGTH" data-ref="_M/M88E1000_PSSR_CABLE_LENGTH">M88E1000_PSSR_CABLE_LENGTH</dfn>	0x0380</u></td></tr>
<tr><th id="1314">1314</th><td><u>#define <dfn class="macro" id="_M/M88E1000_PSSR_LINK" data-ref="_M/M88E1000_PSSR_LINK">M88E1000_PSSR_LINK</dfn>		0x0400 /* 1=Link up, 0=Link down */</u></td></tr>
<tr><th id="1315">1315</th><td><u>#define <dfn class="macro" id="_M/M88E1000_PSSR_SPD_DPLX_RESOLVED" data-ref="_M/M88E1000_PSSR_SPD_DPLX_RESOLVED">M88E1000_PSSR_SPD_DPLX_RESOLVED</dfn>	0x0800 /* 1=Speed &amp; Duplex resolved */</u></td></tr>
<tr><th id="1316">1316</th><td><u>#define <dfn class="macro" id="_M/M88E1000_PSSR_DPLX" data-ref="_M/M88E1000_PSSR_DPLX">M88E1000_PSSR_DPLX</dfn>		0x2000 /* 1=Duplex 0=Half Duplex */</u></td></tr>
<tr><th id="1317">1317</th><td><u>#define <dfn class="macro" id="_M/M88E1000_PSSR_SPEED" data-ref="_M/M88E1000_PSSR_SPEED">M88E1000_PSSR_SPEED</dfn>		0xC000 /* Speed, bits 14:15 */</u></td></tr>
<tr><th id="1318">1318</th><td><u>#define <dfn class="macro" id="_M/M88E1000_PSSR_100MBS" data-ref="_M/M88E1000_PSSR_100MBS">M88E1000_PSSR_100MBS</dfn>		0x4000 /* 01=100Mbs */</u></td></tr>
<tr><th id="1319">1319</th><td><u>#define <dfn class="macro" id="_M/M88E1000_PSSR_1000MBS" data-ref="_M/M88E1000_PSSR_1000MBS">M88E1000_PSSR_1000MBS</dfn>		0x8000 /* 10=1000Mbs */</u></td></tr>
<tr><th id="1320">1320</th><td></td></tr>
<tr><th id="1321">1321</th><td><u>#define <dfn class="macro" id="_M/M88E1000_PSSR_CABLE_LENGTH_SHIFT" data-ref="_M/M88E1000_PSSR_CABLE_LENGTH_SHIFT">M88E1000_PSSR_CABLE_LENGTH_SHIFT</dfn>	7</u></td></tr>
<tr><th id="1322">1322</th><td></td></tr>
<tr><th id="1323">1323</th><td><i>/* Number of times we will attempt to autonegotiate before downshifting if we</i></td></tr>
<tr><th id="1324">1324</th><td><i> * are the master</i></td></tr>
<tr><th id="1325">1325</th><td><i> */</i></td></tr>
<tr><th id="1326">1326</th><td><u>#define <dfn class="macro" id="_M/M88E1000_EPSCR_MASTER_DOWNSHIFT_MASK" data-ref="_M/M88E1000_EPSCR_MASTER_DOWNSHIFT_MASK">M88E1000_EPSCR_MASTER_DOWNSHIFT_MASK</dfn>	0x0C00</u></td></tr>
<tr><th id="1327">1327</th><td><u>#define <dfn class="macro" id="_M/M88E1000_EPSCR_MASTER_DOWNSHIFT_1X" data-ref="_M/M88E1000_EPSCR_MASTER_DOWNSHIFT_1X">M88E1000_EPSCR_MASTER_DOWNSHIFT_1X</dfn>	0x0000</u></td></tr>
<tr><th id="1328">1328</th><td><i>/* Number of times we will attempt to autonegotiate before downshifting if we</i></td></tr>
<tr><th id="1329">1329</th><td><i> * are the slave</i></td></tr>
<tr><th id="1330">1330</th><td><i> */</i></td></tr>
<tr><th id="1331">1331</th><td><u>#define <dfn class="macro" id="_M/M88E1000_EPSCR_SLAVE_DOWNSHIFT_MASK" data-ref="_M/M88E1000_EPSCR_SLAVE_DOWNSHIFT_MASK">M88E1000_EPSCR_SLAVE_DOWNSHIFT_MASK</dfn>	0x0300</u></td></tr>
<tr><th id="1332">1332</th><td><u>#define <dfn class="macro" id="_M/M88E1000_EPSCR_SLAVE_DOWNSHIFT_1X" data-ref="_M/M88E1000_EPSCR_SLAVE_DOWNSHIFT_1X">M88E1000_EPSCR_SLAVE_DOWNSHIFT_1X</dfn>	0x0100</u></td></tr>
<tr><th id="1333">1333</th><td><u>#define <dfn class="macro" id="_M/M88E1000_EPSCR_TX_CLK_25" data-ref="_M/M88E1000_EPSCR_TX_CLK_25">M88E1000_EPSCR_TX_CLK_25</dfn>	0x0070 /* 25  MHz TX_CLK */</u></td></tr>
<tr><th id="1334">1334</th><td></td></tr>
<tr><th id="1335">1335</th><td><i>/* Intel I347AT4 Registers */</i></td></tr>
<tr><th id="1336">1336</th><td><u>#define <dfn class="macro" id="_M/I347AT4_PCDL" data-ref="_M/I347AT4_PCDL">I347AT4_PCDL</dfn>		0x10 /* PHY Cable Diagnostics Length */</u></td></tr>
<tr><th id="1337">1337</th><td><u>#define <dfn class="macro" id="_M/I347AT4_PCDC" data-ref="_M/I347AT4_PCDC">I347AT4_PCDC</dfn>		0x15 /* PHY Cable Diagnostics Control */</u></td></tr>
<tr><th id="1338">1338</th><td><u>#define <dfn class="macro" id="_M/I347AT4_PAGE_SELECT" data-ref="_M/I347AT4_PAGE_SELECT">I347AT4_PAGE_SELECT</dfn>	0x16</u></td></tr>
<tr><th id="1339">1339</th><td></td></tr>
<tr><th id="1340">1340</th><td><i>/* I347AT4 Extended PHY Specific Control Register */</i></td></tr>
<tr><th id="1341">1341</th><td></td></tr>
<tr><th id="1342">1342</th><td><i>/* Number of times we will attempt to autonegotiate before downshifting if we</i></td></tr>
<tr><th id="1343">1343</th><td><i> * are the master</i></td></tr>
<tr><th id="1344">1344</th><td><i> */</i></td></tr>
<tr><th id="1345">1345</th><td><u>#define <dfn class="macro" id="_M/I347AT4_PSCR_DOWNSHIFT_ENABLE" data-ref="_M/I347AT4_PSCR_DOWNSHIFT_ENABLE">I347AT4_PSCR_DOWNSHIFT_ENABLE</dfn>	0x0800</u></td></tr>
<tr><th id="1346">1346</th><td><u>#define <dfn class="macro" id="_M/I347AT4_PSCR_DOWNSHIFT_MASK" data-ref="_M/I347AT4_PSCR_DOWNSHIFT_MASK">I347AT4_PSCR_DOWNSHIFT_MASK</dfn>	0x7000</u></td></tr>
<tr><th id="1347">1347</th><td><u>#define <dfn class="macro" id="_M/I347AT4_PSCR_DOWNSHIFT_1X" data-ref="_M/I347AT4_PSCR_DOWNSHIFT_1X">I347AT4_PSCR_DOWNSHIFT_1X</dfn>	0x0000</u></td></tr>
<tr><th id="1348">1348</th><td><u>#define <dfn class="macro" id="_M/I347AT4_PSCR_DOWNSHIFT_2X" data-ref="_M/I347AT4_PSCR_DOWNSHIFT_2X">I347AT4_PSCR_DOWNSHIFT_2X</dfn>	0x1000</u></td></tr>
<tr><th id="1349">1349</th><td><u>#define <dfn class="macro" id="_M/I347AT4_PSCR_DOWNSHIFT_3X" data-ref="_M/I347AT4_PSCR_DOWNSHIFT_3X">I347AT4_PSCR_DOWNSHIFT_3X</dfn>	0x2000</u></td></tr>
<tr><th id="1350">1350</th><td><u>#define <dfn class="macro" id="_M/I347AT4_PSCR_DOWNSHIFT_4X" data-ref="_M/I347AT4_PSCR_DOWNSHIFT_4X">I347AT4_PSCR_DOWNSHIFT_4X</dfn>	0x3000</u></td></tr>
<tr><th id="1351">1351</th><td><u>#define <dfn class="macro" id="_M/I347AT4_PSCR_DOWNSHIFT_5X" data-ref="_M/I347AT4_PSCR_DOWNSHIFT_5X">I347AT4_PSCR_DOWNSHIFT_5X</dfn>	0x4000</u></td></tr>
<tr><th id="1352">1352</th><td><u>#define <dfn class="macro" id="_M/I347AT4_PSCR_DOWNSHIFT_6X" data-ref="_M/I347AT4_PSCR_DOWNSHIFT_6X">I347AT4_PSCR_DOWNSHIFT_6X</dfn>	0x5000</u></td></tr>
<tr><th id="1353">1353</th><td><u>#define <dfn class="macro" id="_M/I347AT4_PSCR_DOWNSHIFT_7X" data-ref="_M/I347AT4_PSCR_DOWNSHIFT_7X">I347AT4_PSCR_DOWNSHIFT_7X</dfn>	0x6000</u></td></tr>
<tr><th id="1354">1354</th><td><u>#define <dfn class="macro" id="_M/I347AT4_PSCR_DOWNSHIFT_8X" data-ref="_M/I347AT4_PSCR_DOWNSHIFT_8X">I347AT4_PSCR_DOWNSHIFT_8X</dfn>	0x7000</u></td></tr>
<tr><th id="1355">1355</th><td></td></tr>
<tr><th id="1356">1356</th><td><i>/* I347AT4 PHY Cable Diagnostics Control */</i></td></tr>
<tr><th id="1357">1357</th><td><u>#define <dfn class="macro" id="_M/I347AT4_PCDC_CABLE_LENGTH_UNIT" data-ref="_M/I347AT4_PCDC_CABLE_LENGTH_UNIT">I347AT4_PCDC_CABLE_LENGTH_UNIT</dfn>	0x0400 /* 0=cm 1=meters */</u></td></tr>
<tr><th id="1358">1358</th><td></td></tr>
<tr><th id="1359">1359</th><td><i>/* M88E1112 only registers */</i></td></tr>
<tr><th id="1360">1360</th><td><u>#define <dfn class="macro" id="_M/M88E1112_VCT_DSP_DISTANCE" data-ref="_M/M88E1112_VCT_DSP_DISTANCE">M88E1112_VCT_DSP_DISTANCE</dfn>	0x001A</u></td></tr>
<tr><th id="1361">1361</th><td></td></tr>
<tr><th id="1362">1362</th><td><i>/* M88EC018 Rev 2 specific DownShift settings */</i></td></tr>
<tr><th id="1363">1363</th><td><u>#define <dfn class="macro" id="_M/M88EC018_EPSCR_DOWNSHIFT_COUNTER_MASK" data-ref="_M/M88EC018_EPSCR_DOWNSHIFT_COUNTER_MASK">M88EC018_EPSCR_DOWNSHIFT_COUNTER_MASK</dfn>	0x0E00</u></td></tr>
<tr><th id="1364">1364</th><td><u>#define <dfn class="macro" id="_M/M88EC018_EPSCR_DOWNSHIFT_COUNTER_5X" data-ref="_M/M88EC018_EPSCR_DOWNSHIFT_COUNTER_5X">M88EC018_EPSCR_DOWNSHIFT_COUNTER_5X</dfn>	0x0800</u></td></tr>
<tr><th id="1365">1365</th><td></td></tr>
<tr><th id="1366">1366</th><td><u>#define <dfn class="macro" id="_M/I82578_EPSCR_DOWNSHIFT_ENABLE" data-ref="_M/I82578_EPSCR_DOWNSHIFT_ENABLE">I82578_EPSCR_DOWNSHIFT_ENABLE</dfn>		0x0020</u></td></tr>
<tr><th id="1367">1367</th><td><u>#define <dfn class="macro" id="_M/I82578_EPSCR_DOWNSHIFT_COUNTER_MASK" data-ref="_M/I82578_EPSCR_DOWNSHIFT_COUNTER_MASK">I82578_EPSCR_DOWNSHIFT_COUNTER_MASK</dfn>	0x001C</u></td></tr>
<tr><th id="1368">1368</th><td></td></tr>
<tr><th id="1369">1369</th><td><i>/* BME1000 PHY Specific Control Register */</i></td></tr>
<tr><th id="1370">1370</th><td><u>#define <dfn class="macro" id="_M/BME1000_PSCR_ENABLE_DOWNSHIFT" data-ref="_M/BME1000_PSCR_ENABLE_DOWNSHIFT">BME1000_PSCR_ENABLE_DOWNSHIFT</dfn>	0x0800 /* 1 = enable downshift */</u></td></tr>
<tr><th id="1371">1371</th><td></td></tr>
<tr><th id="1372">1372</th><td><i>/* Bits...</i></td></tr>
<tr><th id="1373">1373</th><td><i> * 15-5: page</i></td></tr>
<tr><th id="1374">1374</th><td><i> * 4-0: register offset</i></td></tr>
<tr><th id="1375">1375</th><td><i> */</i></td></tr>
<tr><th id="1376">1376</th><td><u>#define <dfn class="macro" id="_M/GG82563_PAGE_SHIFT" data-ref="_M/GG82563_PAGE_SHIFT">GG82563_PAGE_SHIFT</dfn>	5</u></td></tr>
<tr><th id="1377">1377</th><td><u>#define <dfn class="macro" id="_M/GG82563_REG" data-ref="_M/GG82563_REG">GG82563_REG</dfn>(page, reg)	\</u></td></tr>
<tr><th id="1378">1378</th><td><u>	(((page) &lt;&lt; GG82563_PAGE_SHIFT) | ((reg) &amp; MAX_PHY_REG_ADDRESS))</u></td></tr>
<tr><th id="1379">1379</th><td><u>#define <dfn class="macro" id="_M/GG82563_MIN_ALT_REG" data-ref="_M/GG82563_MIN_ALT_REG">GG82563_MIN_ALT_REG</dfn>	30</u></td></tr>
<tr><th id="1380">1380</th><td></td></tr>
<tr><th id="1381">1381</th><td><i>/* GG82563 Specific Registers */</i></td></tr>
<tr><th id="1382">1382</th><td><u>#define <dfn class="macro" id="_M/GG82563_PHY_SPEC_CTRL" data-ref="_M/GG82563_PHY_SPEC_CTRL">GG82563_PHY_SPEC_CTRL</dfn>		GG82563_REG(0, 16) /* PHY Spec Cntrl */</u></td></tr>
<tr><th id="1383">1383</th><td><u>#define <dfn class="macro" id="_M/GG82563_PHY_PAGE_SELECT" data-ref="_M/GG82563_PHY_PAGE_SELECT">GG82563_PHY_PAGE_SELECT</dfn>		GG82563_REG(0, 22) /* Page Select */</u></td></tr>
<tr><th id="1384">1384</th><td><u>#define <dfn class="macro" id="_M/GG82563_PHY_SPEC_CTRL_2" data-ref="_M/GG82563_PHY_SPEC_CTRL_2">GG82563_PHY_SPEC_CTRL_2</dfn>		GG82563_REG(0, 26) /* PHY Spec Cntrl2 */</u></td></tr>
<tr><th id="1385">1385</th><td><u>#define <dfn class="macro" id="_M/GG82563_PHY_PAGE_SELECT_ALT" data-ref="_M/GG82563_PHY_PAGE_SELECT_ALT">GG82563_PHY_PAGE_SELECT_ALT</dfn>	GG82563_REG(0, 29) /* Alt Page Select */</u></td></tr>
<tr><th id="1386">1386</th><td></td></tr>
<tr><th id="1387">1387</th><td><i>/* MAC Specific Control Register */</i></td></tr>
<tr><th id="1388">1388</th><td><u>#define <dfn class="macro" id="_M/GG82563_PHY_MAC_SPEC_CTRL" data-ref="_M/GG82563_PHY_MAC_SPEC_CTRL">GG82563_PHY_MAC_SPEC_CTRL</dfn>	GG82563_REG(2, 21)</u></td></tr>
<tr><th id="1389">1389</th><td></td></tr>
<tr><th id="1390">1390</th><td><u>#define <dfn class="macro" id="_M/GG82563_PHY_DSP_DISTANCE" data-ref="_M/GG82563_PHY_DSP_DISTANCE">GG82563_PHY_DSP_DISTANCE</dfn>	GG82563_REG(5, 26) /* DSP Distance */</u></td></tr>
<tr><th id="1391">1391</th><td></td></tr>
<tr><th id="1392">1392</th><td><i>/* Page 193 - Port Control Registers */</i></td></tr>
<tr><th id="1393">1393</th><td><i>/* Kumeran Mode Control */</i></td></tr>
<tr><th id="1394">1394</th><td><u>#define <dfn class="macro" id="_M/GG82563_PHY_KMRN_MODE_CTRL" data-ref="_M/GG82563_PHY_KMRN_MODE_CTRL">GG82563_PHY_KMRN_MODE_CTRL</dfn>	GG82563_REG(193, 16)</u></td></tr>
<tr><th id="1395">1395</th><td><u>#define <dfn class="macro" id="_M/GG82563_PHY_PWR_MGMT_CTRL" data-ref="_M/GG82563_PHY_PWR_MGMT_CTRL">GG82563_PHY_PWR_MGMT_CTRL</dfn>	GG82563_REG(193, 20) /* Pwr Mgt Ctrl */</u></td></tr>
<tr><th id="1396">1396</th><td></td></tr>
<tr><th id="1397">1397</th><td><i>/* Page 194 - KMRN Registers */</i></td></tr>
<tr><th id="1398">1398</th><td><u>#define <dfn class="macro" id="_M/GG82563_PHY_INBAND_CTRL" data-ref="_M/GG82563_PHY_INBAND_CTRL">GG82563_PHY_INBAND_CTRL</dfn>		GG82563_REG(194, 18) /* Inband Ctrl */</u></td></tr>
<tr><th id="1399">1399</th><td></td></tr>
<tr><th id="1400">1400</th><td><i>/* MDI Control */</i></td></tr>
<tr><th id="1401">1401</th><td><u>#define <dfn class="macro" id="_M/E1000_MDIC_REG_MASK" data-ref="_M/E1000_MDIC_REG_MASK">E1000_MDIC_REG_MASK</dfn>	0x001F0000</u></td></tr>
<tr><th id="1402">1402</th><td><u>#define <dfn class="macro" id="_M/E1000_MDIC_REG_SHIFT" data-ref="_M/E1000_MDIC_REG_SHIFT">E1000_MDIC_REG_SHIFT</dfn>	16</u></td></tr>
<tr><th id="1403">1403</th><td><u>#define <dfn class="macro" id="_M/E1000_MDIC_PHY_MASK" data-ref="_M/E1000_MDIC_PHY_MASK">E1000_MDIC_PHY_MASK</dfn>	0x03E00000</u></td></tr>
<tr><th id="1404">1404</th><td><u>#define <dfn class="macro" id="_M/E1000_MDIC_PHY_SHIFT" data-ref="_M/E1000_MDIC_PHY_SHIFT">E1000_MDIC_PHY_SHIFT</dfn>	21</u></td></tr>
<tr><th id="1405">1405</th><td><u>#define <dfn class="macro" id="_M/E1000_MDIC_OP_WRITE" data-ref="_M/E1000_MDIC_OP_WRITE">E1000_MDIC_OP_WRITE</dfn>	0x04000000</u></td></tr>
<tr><th id="1406">1406</th><td><u>#define <dfn class="macro" id="_M/E1000_MDIC_OP_READ" data-ref="_M/E1000_MDIC_OP_READ">E1000_MDIC_OP_READ</dfn>	0x08000000</u></td></tr>
<tr><th id="1407">1407</th><td><u>#define <dfn class="macro" id="_M/E1000_MDIC_READY" data-ref="_M/E1000_MDIC_READY">E1000_MDIC_READY</dfn>	0x10000000</u></td></tr>
<tr><th id="1408">1408</th><td><u>#define <dfn class="macro" id="_M/E1000_MDIC_ERROR" data-ref="_M/E1000_MDIC_ERROR">E1000_MDIC_ERROR</dfn>	0x40000000</u></td></tr>
<tr><th id="1409">1409</th><td><u>#define <dfn class="macro" id="_M/E1000_MDIC_DEST" data-ref="_M/E1000_MDIC_DEST">E1000_MDIC_DEST</dfn>		0x80000000</u></td></tr>
<tr><th id="1410">1410</th><td></td></tr>
<tr><th id="1411">1411</th><td><i>/* SerDes Control */</i></td></tr>
<tr><th id="1412">1412</th><td><u>#define <dfn class="macro" id="_M/E1000_GEN_CTL_READY" data-ref="_M/E1000_GEN_CTL_READY">E1000_GEN_CTL_READY</dfn>		0x80000000</u></td></tr>
<tr><th id="1413">1413</th><td><u>#define <dfn class="macro" id="_M/E1000_GEN_CTL_ADDRESS_SHIFT" data-ref="_M/E1000_GEN_CTL_ADDRESS_SHIFT">E1000_GEN_CTL_ADDRESS_SHIFT</dfn>	8</u></td></tr>
<tr><th id="1414">1414</th><td><u>#define <dfn class="macro" id="_M/E1000_GEN_POLL_TIMEOUT" data-ref="_M/E1000_GEN_POLL_TIMEOUT">E1000_GEN_POLL_TIMEOUT</dfn>		640</u></td></tr>
<tr><th id="1415">1415</th><td></td></tr>
<tr><th id="1416">1416</th><td><i>/* LinkSec register fields */</i></td></tr>
<tr><th id="1417">1417</th><td><u>#define <dfn class="macro" id="_M/E1000_LSECTXCAP_SUM_MASK" data-ref="_M/E1000_LSECTXCAP_SUM_MASK">E1000_LSECTXCAP_SUM_MASK</dfn>	0x00FF0000</u></td></tr>
<tr><th id="1418">1418</th><td><u>#define <dfn class="macro" id="_M/E1000_LSECTXCAP_SUM_SHIFT" data-ref="_M/E1000_LSECTXCAP_SUM_SHIFT">E1000_LSECTXCAP_SUM_SHIFT</dfn>	16</u></td></tr>
<tr><th id="1419">1419</th><td><u>#define <dfn class="macro" id="_M/E1000_LSECRXCAP_SUM_MASK" data-ref="_M/E1000_LSECRXCAP_SUM_MASK">E1000_LSECRXCAP_SUM_MASK</dfn>	0x00FF0000</u></td></tr>
<tr><th id="1420">1420</th><td><u>#define <dfn class="macro" id="_M/E1000_LSECRXCAP_SUM_SHIFT" data-ref="_M/E1000_LSECRXCAP_SUM_SHIFT">E1000_LSECRXCAP_SUM_SHIFT</dfn>	16</u></td></tr>
<tr><th id="1421">1421</th><td></td></tr>
<tr><th id="1422">1422</th><td><u>#define <dfn class="macro" id="_M/E1000_LSECTXCTRL_EN_MASK" data-ref="_M/E1000_LSECTXCTRL_EN_MASK">E1000_LSECTXCTRL_EN_MASK</dfn>	0x00000003</u></td></tr>
<tr><th id="1423">1423</th><td><u>#define <dfn class="macro" id="_M/E1000_LSECTXCTRL_DISABLE" data-ref="_M/E1000_LSECTXCTRL_DISABLE">E1000_LSECTXCTRL_DISABLE</dfn>	0x0</u></td></tr>
<tr><th id="1424">1424</th><td><u>#define <dfn class="macro" id="_M/E1000_LSECTXCTRL_AUTH" data-ref="_M/E1000_LSECTXCTRL_AUTH">E1000_LSECTXCTRL_AUTH</dfn>		0x1</u></td></tr>
<tr><th id="1425">1425</th><td><u>#define <dfn class="macro" id="_M/E1000_LSECTXCTRL_AUTH_ENCRYPT" data-ref="_M/E1000_LSECTXCTRL_AUTH_ENCRYPT">E1000_LSECTXCTRL_AUTH_ENCRYPT</dfn>	0x2</u></td></tr>
<tr><th id="1426">1426</th><td><u>#define <dfn class="macro" id="_M/E1000_LSECTXCTRL_AISCI" data-ref="_M/E1000_LSECTXCTRL_AISCI">E1000_LSECTXCTRL_AISCI</dfn>		0x00000020</u></td></tr>
<tr><th id="1427">1427</th><td><u>#define <dfn class="macro" id="_M/E1000_LSECTXCTRL_PNTHRSH_MASK" data-ref="_M/E1000_LSECTXCTRL_PNTHRSH_MASK">E1000_LSECTXCTRL_PNTHRSH_MASK</dfn>	0xFFFFFF00</u></td></tr>
<tr><th id="1428">1428</th><td><u>#define <dfn class="macro" id="_M/E1000_LSECTXCTRL_RSV_MASK" data-ref="_M/E1000_LSECTXCTRL_RSV_MASK">E1000_LSECTXCTRL_RSV_MASK</dfn>	0x000000D8</u></td></tr>
<tr><th id="1429">1429</th><td></td></tr>
<tr><th id="1430">1430</th><td><u>#define <dfn class="macro" id="_M/E1000_LSECRXCTRL_EN_MASK" data-ref="_M/E1000_LSECRXCTRL_EN_MASK">E1000_LSECRXCTRL_EN_MASK</dfn>	0x0000000C</u></td></tr>
<tr><th id="1431">1431</th><td><u>#define <dfn class="macro" id="_M/E1000_LSECRXCTRL_EN_SHIFT" data-ref="_M/E1000_LSECRXCTRL_EN_SHIFT">E1000_LSECRXCTRL_EN_SHIFT</dfn>	2</u></td></tr>
<tr><th id="1432">1432</th><td><u>#define <dfn class="macro" id="_M/E1000_LSECRXCTRL_DISABLE" data-ref="_M/E1000_LSECRXCTRL_DISABLE">E1000_LSECRXCTRL_DISABLE</dfn>	0x0</u></td></tr>
<tr><th id="1433">1433</th><td><u>#define <dfn class="macro" id="_M/E1000_LSECRXCTRL_CHECK" data-ref="_M/E1000_LSECRXCTRL_CHECK">E1000_LSECRXCTRL_CHECK</dfn>		0x1</u></td></tr>
<tr><th id="1434">1434</th><td><u>#define <dfn class="macro" id="_M/E1000_LSECRXCTRL_STRICT" data-ref="_M/E1000_LSECRXCTRL_STRICT">E1000_LSECRXCTRL_STRICT</dfn>		0x2</u></td></tr>
<tr><th id="1435">1435</th><td><u>#define <dfn class="macro" id="_M/E1000_LSECRXCTRL_DROP" data-ref="_M/E1000_LSECRXCTRL_DROP">E1000_LSECRXCTRL_DROP</dfn>		0x3</u></td></tr>
<tr><th id="1436">1436</th><td><u>#define <dfn class="macro" id="_M/E1000_LSECRXCTRL_PLSH" data-ref="_M/E1000_LSECRXCTRL_PLSH">E1000_LSECRXCTRL_PLSH</dfn>		0x00000040</u></td></tr>
<tr><th id="1437">1437</th><td><u>#define <dfn class="macro" id="_M/E1000_LSECRXCTRL_RP" data-ref="_M/E1000_LSECRXCTRL_RP">E1000_LSECRXCTRL_RP</dfn>		0x00000080</u></td></tr>
<tr><th id="1438">1438</th><td><u>#define <dfn class="macro" id="_M/E1000_LSECRXCTRL_RSV_MASK" data-ref="_M/E1000_LSECRXCTRL_RSV_MASK">E1000_LSECRXCTRL_RSV_MASK</dfn>	0xFFFFFF33</u></td></tr>
<tr><th id="1439">1439</th><td></td></tr>
<tr><th id="1440">1440</th><td><i>/* Tx Rate-Scheduler Config fields */</i></td></tr>
<tr><th id="1441">1441</th><td><u>#define <dfn class="macro" id="_M/E1000_RTTBCNRC_RS_ENA" data-ref="_M/E1000_RTTBCNRC_RS_ENA">E1000_RTTBCNRC_RS_ENA</dfn>		0x80000000</u></td></tr>
<tr><th id="1442">1442</th><td><u>#define <dfn class="macro" id="_M/E1000_RTTBCNRC_RF_DEC_MASK" data-ref="_M/E1000_RTTBCNRC_RF_DEC_MASK">E1000_RTTBCNRC_RF_DEC_MASK</dfn>	0x00003FFF</u></td></tr>
<tr><th id="1443">1443</th><td><u>#define <dfn class="macro" id="_M/E1000_RTTBCNRC_RF_INT_SHIFT" data-ref="_M/E1000_RTTBCNRC_RF_INT_SHIFT">E1000_RTTBCNRC_RF_INT_SHIFT</dfn>	14</u></td></tr>
<tr><th id="1444">1444</th><td><u>#define <dfn class="macro" id="_M/E1000_RTTBCNRC_RF_INT_MASK" data-ref="_M/E1000_RTTBCNRC_RF_INT_MASK">E1000_RTTBCNRC_RF_INT_MASK</dfn>	\</u></td></tr>
<tr><th id="1445">1445</th><td><u>	(E1000_RTTBCNRC_RF_DEC_MASK &lt;&lt; E1000_RTTBCNRC_RF_INT_SHIFT)</u></td></tr>
<tr><th id="1446">1446</th><td></td></tr>
<tr><th id="1447">1447</th><td><i>/* DMA Coalescing register fields */</i></td></tr>
<tr><th id="1448">1448</th><td><i>/* DMA Coalescing Watchdog Timer */</i></td></tr>
<tr><th id="1449">1449</th><td><u>#define <dfn class="macro" id="_M/E1000_DMACR_DMACWT_MASK" data-ref="_M/E1000_DMACR_DMACWT_MASK">E1000_DMACR_DMACWT_MASK</dfn>		0x00003FFF</u></td></tr>
<tr><th id="1450">1450</th><td><i>/* DMA Coalescing Rx Threshold */</i></td></tr>
<tr><th id="1451">1451</th><td><u>#define <dfn class="macro" id="_M/E1000_DMACR_DMACTHR_MASK" data-ref="_M/E1000_DMACR_DMACTHR_MASK">E1000_DMACR_DMACTHR_MASK</dfn>	0x00FF0000</u></td></tr>
<tr><th id="1452">1452</th><td><u>#define <dfn class="macro" id="_M/E1000_DMACR_DMACTHR_SHIFT" data-ref="_M/E1000_DMACR_DMACTHR_SHIFT">E1000_DMACR_DMACTHR_SHIFT</dfn>	16</u></td></tr>
<tr><th id="1453">1453</th><td><i>/* Lx when no PCIe transactions */</i></td></tr>
<tr><th id="1454">1454</th><td><u>#define <dfn class="macro" id="_M/E1000_DMACR_DMAC_LX_MASK" data-ref="_M/E1000_DMACR_DMAC_LX_MASK">E1000_DMACR_DMAC_LX_MASK</dfn>	0x30000000</u></td></tr>
<tr><th id="1455">1455</th><td><u>#define <dfn class="macro" id="_M/E1000_DMACR_DMAC_LX_SHIFT" data-ref="_M/E1000_DMACR_DMAC_LX_SHIFT">E1000_DMACR_DMAC_LX_SHIFT</dfn>	28</u></td></tr>
<tr><th id="1456">1456</th><td><u>#define <dfn class="macro" id="_M/E1000_DMACR_DMAC_EN" data-ref="_M/E1000_DMACR_DMAC_EN">E1000_DMACR_DMAC_EN</dfn>		0x80000000 /* Enable DMA Coalescing */</u></td></tr>
<tr><th id="1457">1457</th><td><i>/* DMA Coalescing BMC-to-OS Watchdog Enable */</i></td></tr>
<tr><th id="1458">1458</th><td><u>#define <dfn class="macro" id="_M/E1000_DMACR_DC_BMC2OSW_EN" data-ref="_M/E1000_DMACR_DC_BMC2OSW_EN">E1000_DMACR_DC_BMC2OSW_EN</dfn>	0x00008000</u></td></tr>
<tr><th id="1459">1459</th><td></td></tr>
<tr><th id="1460">1460</th><td><i>/* DMA Coalescing Transmit Threshold */</i></td></tr>
<tr><th id="1461">1461</th><td><u>#define <dfn class="macro" id="_M/E1000_DMCTXTH_DMCTTHR_MASK" data-ref="_M/E1000_DMCTXTH_DMCTTHR_MASK">E1000_DMCTXTH_DMCTTHR_MASK</dfn>	0x00000FFF</u></td></tr>
<tr><th id="1462">1462</th><td></td></tr>
<tr><th id="1463">1463</th><td><u>#define <dfn class="macro" id="_M/E1000_DMCTLX_TTLX_MASK" data-ref="_M/E1000_DMCTLX_TTLX_MASK">E1000_DMCTLX_TTLX_MASK</dfn>		0x00000FFF /* Time to LX request */</u></td></tr>
<tr><th id="1464">1464</th><td></td></tr>
<tr><th id="1465">1465</th><td><i>/* Rx Traffic Rate Threshold */</i></td></tr>
<tr><th id="1466">1466</th><td><u>#define <dfn class="macro" id="_M/E1000_DMCRTRH_UTRESH_MASK" data-ref="_M/E1000_DMCRTRH_UTRESH_MASK">E1000_DMCRTRH_UTRESH_MASK</dfn>	0x0007FFFF</u></td></tr>
<tr><th id="1467">1467</th><td><i>/* Rx packet rate in current window */</i></td></tr>
<tr><th id="1468">1468</th><td><u>#define <dfn class="macro" id="_M/E1000_DMCRTRH_LRPRCW" data-ref="_M/E1000_DMCRTRH_LRPRCW">E1000_DMCRTRH_LRPRCW</dfn>		0x80000000</u></td></tr>
<tr><th id="1469">1469</th><td></td></tr>
<tr><th id="1470">1470</th><td><i>/* DMA Coal Rx Traffic Current Count */</i></td></tr>
<tr><th id="1471">1471</th><td><u>#define <dfn class="macro" id="_M/E1000_DMCCNT_CCOUNT_MASK" data-ref="_M/E1000_DMCCNT_CCOUNT_MASK">E1000_DMCCNT_CCOUNT_MASK</dfn>	0x01FFFFFF</u></td></tr>
<tr><th id="1472">1472</th><td></td></tr>
<tr><th id="1473">1473</th><td><i>/* Flow ctrl Rx Threshold High val */</i></td></tr>
<tr><th id="1474">1474</th><td><u>#define <dfn class="macro" id="_M/E1000_FCRTC_RTH_COAL_MASK" data-ref="_M/E1000_FCRTC_RTH_COAL_MASK">E1000_FCRTC_RTH_COAL_MASK</dfn>	0x0003FFF0</u></td></tr>
<tr><th id="1475">1475</th><td><u>#define <dfn class="macro" id="_M/E1000_FCRTC_RTH_COAL_SHIFT" data-ref="_M/E1000_FCRTC_RTH_COAL_SHIFT">E1000_FCRTC_RTH_COAL_SHIFT</dfn>	4</u></td></tr>
<tr><th id="1476">1476</th><td><i>/* Lx power decision based on DMA coal */</i></td></tr>
<tr><th id="1477">1477</th><td><u>#define <dfn class="macro" id="_M/E1000_PCIEMISC_LX_DECISION" data-ref="_M/E1000_PCIEMISC_LX_DECISION">E1000_PCIEMISC_LX_DECISION</dfn>	0x00000080</u></td></tr>
<tr><th id="1478">1478</th><td></td></tr>
<tr><th id="1479">1479</th><td><u>#define <dfn class="macro" id="_M/E1000_RXPBS_CFG_TS_EN" data-ref="_M/E1000_RXPBS_CFG_TS_EN">E1000_RXPBS_CFG_TS_EN</dfn>		0x80000000 /* Timestamp in Rx buffer */</u></td></tr>
<tr><th id="1480">1480</th><td><u>#define <dfn class="macro" id="_M/E1000_RXPBS_SIZE_I210_MASK" data-ref="_M/E1000_RXPBS_SIZE_I210_MASK">E1000_RXPBS_SIZE_I210_MASK</dfn>	0x0000003F /* Rx packet buffer size */</u></td></tr>
<tr><th id="1481">1481</th><td><u>#define <dfn class="macro" id="_M/E1000_TXPB0S_SIZE_I210_MASK" data-ref="_M/E1000_TXPB0S_SIZE_I210_MASK">E1000_TXPB0S_SIZE_I210_MASK</dfn>	0x0000003F /* Tx packet buffer 0 size */</u></td></tr>
<tr><th id="1482">1482</th><td><u>#define <dfn class="macro" id="_M/I210_RXPBSIZE_DEFAULT" data-ref="_M/I210_RXPBSIZE_DEFAULT">I210_RXPBSIZE_DEFAULT</dfn>		0x000000A2 /* RXPBSIZE default */</u></td></tr>
<tr><th id="1483">1483</th><td><u>#define <dfn class="macro" id="_M/I210_TXPBSIZE_DEFAULT" data-ref="_M/I210_TXPBSIZE_DEFAULT">I210_TXPBSIZE_DEFAULT</dfn>		0x04000014 /* TXPBSIZE default */</u></td></tr>
<tr><th id="1484">1484</th><td></td></tr>
<tr><th id="1485">1485</th><td></td></tr>
<tr><th id="1486">1486</th><td><i>/* Proxy Filter Control */</i></td></tr>
<tr><th id="1487">1487</th><td><u>#define <dfn class="macro" id="_M/E1000_PROXYFC_D0" data-ref="_M/E1000_PROXYFC_D0">E1000_PROXYFC_D0</dfn>		0x00000001 /* Enable offload in D0 */</u></td></tr>
<tr><th id="1488">1488</th><td><u>#define <dfn class="macro" id="_M/E1000_PROXYFC_EX" data-ref="_M/E1000_PROXYFC_EX">E1000_PROXYFC_EX</dfn>		0x00000004 /* Directed exact proxy */</u></td></tr>
<tr><th id="1489">1489</th><td><u>#define <dfn class="macro" id="_M/E1000_PROXYFC_MC" data-ref="_M/E1000_PROXYFC_MC">E1000_PROXYFC_MC</dfn>		0x00000008 /* Directed MC Proxy */</u></td></tr>
<tr><th id="1490">1490</th><td><u>#define <dfn class="macro" id="_M/E1000_PROXYFC_BC" data-ref="_M/E1000_PROXYFC_BC">E1000_PROXYFC_BC</dfn>		0x00000010 /* Broadcast Proxy Enable */</u></td></tr>
<tr><th id="1491">1491</th><td><u>#define <dfn class="macro" id="_M/E1000_PROXYFC_ARP_DIRECTED" data-ref="_M/E1000_PROXYFC_ARP_DIRECTED">E1000_PROXYFC_ARP_DIRECTED</dfn>	0x00000020 /* Directed ARP Proxy Ena */</u></td></tr>
<tr><th id="1492">1492</th><td><u>#define <dfn class="macro" id="_M/E1000_PROXYFC_IPV4" data-ref="_M/E1000_PROXYFC_IPV4">E1000_PROXYFC_IPV4</dfn>		0x00000040 /* Directed IPv4 Enable */</u></td></tr>
<tr><th id="1493">1493</th><td><u>#define <dfn class="macro" id="_M/E1000_PROXYFC_IPV6" data-ref="_M/E1000_PROXYFC_IPV6">E1000_PROXYFC_IPV6</dfn>		0x00000080 /* Directed IPv6 Enable */</u></td></tr>
<tr><th id="1494">1494</th><td><u>#define <dfn class="macro" id="_M/E1000_PROXYFC_NS" data-ref="_M/E1000_PROXYFC_NS">E1000_PROXYFC_NS</dfn>		0x00000200 /* IPv6 Neighbor Solicitation */</u></td></tr>
<tr><th id="1495">1495</th><td><u>#define <dfn class="macro" id="_M/E1000_PROXYFC_ARP" data-ref="_M/E1000_PROXYFC_ARP">E1000_PROXYFC_ARP</dfn>		0x00000800 /* ARP Request Proxy Ena */</u></td></tr>
<tr><th id="1496">1496</th><td><i>/* Proxy Status */</i></td></tr>
<tr><th id="1497">1497</th><td><u>#define <dfn class="macro" id="_M/E1000_PROXYS_CLEAR" data-ref="_M/E1000_PROXYS_CLEAR">E1000_PROXYS_CLEAR</dfn>		0xFFFFFFFF /* Clear */</u></td></tr>
<tr><th id="1498">1498</th><td></td></tr>
<tr><th id="1499">1499</th><td><i>/* Firmware Status */</i></td></tr>
<tr><th id="1500">1500</th><td><u>#define <dfn class="macro" id="_M/E1000_FWSTS_FWRI" data-ref="_M/E1000_FWSTS_FWRI">E1000_FWSTS_FWRI</dfn>		0x80000000 /* FW Reset Indication */</u></td></tr>
<tr><th id="1501">1501</th><td><i>/* VF Control */</i></td></tr>
<tr><th id="1502">1502</th><td><u>#define <dfn class="macro" id="_M/E1000_VTCTRL_RST" data-ref="_M/E1000_VTCTRL_RST">E1000_VTCTRL_RST</dfn>		0x04000000 /* Reset VF */</u></td></tr>
<tr><th id="1503">1503</th><td></td></tr>
<tr><th id="1504">1504</th><td><u>#define <dfn class="macro" id="_M/E1000_STATUS_LAN_ID_MASK" data-ref="_M/E1000_STATUS_LAN_ID_MASK">E1000_STATUS_LAN_ID_MASK</dfn>	0x00000000C /* Mask for Lan ID field */</u></td></tr>
<tr><th id="1505">1505</th><td><i>/* Lan ID bit field offset in status register */</i></td></tr>
<tr><th id="1506">1506</th><td><u>#define <dfn class="macro" id="_M/E1000_STATUS_LAN_ID_OFFSET" data-ref="_M/E1000_STATUS_LAN_ID_OFFSET">E1000_STATUS_LAN_ID_OFFSET</dfn>	2</u></td></tr>
<tr><th id="1507">1507</th><td><u>#define <dfn class="macro" id="_M/E1000_VFTA_ENTRIES" data-ref="_M/E1000_VFTA_ENTRIES">E1000_VFTA_ENTRIES</dfn>		128</u></td></tr>
<tr><th id="1508">1508</th><td><u>#<span data-ppcond="1508">ifndef</span> <span class="macro" data-ref="_M/E1000_UNUSEDARG">E1000_UNUSEDARG</span></u></td></tr>
<tr><th id="1509">1509</th><td><u>#define <dfn class="macro" id="_M/E1000_UNUSEDARG" data-ref="_M/E1000_UNUSEDARG">E1000_UNUSEDARG</dfn></u></td></tr>
<tr><th id="1510">1510</th><td><u>#<span data-ppcond="1508">endif</span> /* E1000_UNUSEDARG */</u></td></tr>
<tr><th id="1511">1511</th><td><u>#<span data-ppcond="1511">ifndef</span> <span class="macro" data-ref="_M/ERROR_REPORT">ERROR_REPORT</span></u></td></tr>
<tr><th id="1512">1512</th><td><u>#define <dfn class="macro" id="_M/ERROR_REPORT" data-ref="_M/ERROR_REPORT">ERROR_REPORT</dfn>(fmt)	do { } while (0)</u></td></tr>
<tr><th id="1513">1513</th><td><u>#<span data-ppcond="1511">endif</span> /* ERROR_REPORT */</u></td></tr>
<tr><th id="1514">1514</th><td><u>#<span data-ppcond="34">endif</span> /* _E1000_DEFINES_H_ */</u></td></tr>
<tr><th id="1515">1515</th><td></td></tr>
</table><hr/><p id='footer'>
Generated while processing <a href='e1000_80003es2lan.c.html'>master/drivers/net/e1000/base/e1000_80003es2lan.c</a><br/>Generated on <em>2018-Oct-01</em> from project master revision <em>master</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
