Analysis & Synthesis report for bus
Mon Aug 23 22:32:12 2021
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |top|slave_4k:SLAVE_4K|slave_port:SLAVE_PORT|slave_out_port:SLAVE_OUT_PORT|data_state
 11. State Machine - |top|slave_4k:SLAVE_4K|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|data_state
 12. State Machine - |top|slave_4k:SLAVE_4K|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|addr_state
 13. State Machine - |top|Bus_interconnect:BUS|Bus_Arbiter:Bus_Arbiter1|arbiter_state
 14. State Machine - |top|Bus_interconnect:BUS|Bus_Arbiter:Bus_Arbiter1|slave_addr_state
 15. State Machine - |top|master_module:MASTER1|button_event1:BUTTON_EVENT1|state
 16. State Machine - |top|master_module:MASTER1|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|state
 17. State Machine - |top|master_module:MASTER1|master_port:MASTER_PORT|master_in_port:MASTER_IN_PORT|state
 18. User-Specified and Inferred Latches
 19. Registers Removed During Synthesis
 20. Removed Registers Triggering Further Register Optimizations
 21. General Register Statistics
 22. Inverted Register Statistics
 23. Multiplexer Restructuring Statistics (Restructuring Performed)
 24. Source assignments for slave_4k:SLAVE_4K|BRAM:BRAM|altsyncram:altsyncram_component|altsyncram_lgl1:auto_generated|altsyncram_ipb2:altsyncram1
 25. Parameter Settings for User Entity Instance: master_module:MASTER1
 26. Parameter Settings for User Entity Instance: master_module:MASTER1|master_port:MASTER_PORT
 27. Parameter Settings for User Entity Instance: master_module:MASTER1|master_port:MASTER_PORT|master_in_port:MASTER_IN_PORT
 28. Parameter Settings for User Entity Instance: master_module:MASTER1|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT
 29. Parameter Settings for User Entity Instance: master_module:MASTER1|button_event1:BUTTON_EVENT1
 30. Parameter Settings for User Entity Instance: Bus_interconnect:BUS|Bus_Arbiter:Bus_Arbiter1
 31. Parameter Settings for User Entity Instance: slave_4k:SLAVE_4K|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT
 32. Parameter Settings for User Entity Instance: slave_4k:SLAVE_4K|slave_port:SLAVE_PORT|slave_out_port:SLAVE_OUT_PORT
 33. Parameter Settings for User Entity Instance: slave_4k:SLAVE_4K|BRAM:BRAM|altsyncram:altsyncram_component
 34. altsyncram Parameter Settings by Entity Instance
 35. Port Connectivity Checks: "slave_4k:SLAVE_4K"
 36. Port Connectivity Checks: "Bus_interconnect:BUS"
 37. Port Connectivity Checks: "master_module:MASTER1"
 38. In-System Memory Content Editor Settings
 39. Post-Synthesis Netlist Statistics for Top Partition
 40. Elapsed Time Per Partition
 41. Analysis & Synthesis Messages
 42. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Mon Aug 23 22:32:11 2021       ;
; Quartus Prime Version              ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Revision Name                      ; bus                                         ;
; Top-level Entity Name              ; top                                         ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 442                                         ;
;     Total combinational functions  ; 379                                         ;
;     Dedicated logic registers      ; 265                                         ;
; Total registers                    ; 265                                         ;
; Total pins                         ; 5                                           ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 32,768                                      ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; EP4CE115F29C7      ;                    ;
; Top-level entity name                                            ; top                ; bus                ;
; Family name                                                      ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processors 3-4         ;   0.0%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                                                ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+-------------+
; File Name with User-Entered Path                                   ; Used in Netlist ; File Type                                    ; File Name with Absolute Path                                                                                                                      ; Library     ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+-------------+
; master_port.v                                                      ; yes             ; User Verilog HDL File                        ; D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/master_port.v                                                      ;             ;
; master_out_port.v                                                  ; yes             ; User Verilog HDL File                        ; D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/master_out_port.v                                                  ;             ;
; master_module.v                                                    ; yes             ; User Verilog HDL File                        ; D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/master_module.v                                                    ;             ;
; master_in_port.v                                                   ; yes             ; User Verilog HDL File                        ; D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/master_in_port.v                                                   ;             ;
; Bus_mux.v                                                          ; yes             ; User Verilog HDL File                        ; D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/Bus_mux.v                                                          ;             ;
; Bus_interconnect.v                                                 ; yes             ; User Verilog HDL File                        ; D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/Bus_interconnect.v                                                 ;             ;
; Bus_Arbiter.v                                                      ; yes             ; User Verilog HDL File                        ; D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/Bus_Arbiter.v                                                      ;             ;
; slave_4k.v                                                         ; yes             ; User Verilog HDL File                        ; D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/slave_4k.v                                                         ;             ;
; slave_out_port.v                                                   ; yes             ; User Verilog HDL File                        ; D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/slave_out_port.v                                                   ;             ;
; slave_in_port.v                                                    ; yes             ; User Verilog HDL File                        ; D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/slave_in_port.v                                                    ;             ;
; slave_port.v                                                       ; yes             ; User Verilog HDL File                        ; D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/slave_port.v                                                       ;             ;
; BRAM.v                                                             ; yes             ; User Wizard-Generated File                   ; D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/BRAM.v                                                             ;             ;
; 4KBRAM.mif                                                         ; yes             ; User Memory Initialization File              ; D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/4KBRAM.mif                                                         ;             ;
; button_event1.v                                                    ; yes             ; User Verilog HDL File                        ; D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/button_event1.v                                                    ;             ;
; top.v                                                              ; yes             ; User Verilog HDL File                        ; D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/top.v                                                              ;             ;
; altsyncram.tdf                                                     ; yes             ; Megafunction                                 ; d:/installed_software/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf                                                          ;             ;
; stratix_ram_block.inc                                              ; yes             ; Megafunction                                 ; d:/installed_software/intelfpga_lite/18.1/quartus/libraries/megafunctions/stratix_ram_block.inc                                                   ;             ;
; lpm_mux.inc                                                        ; yes             ; Megafunction                                 ; d:/installed_software/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mux.inc                                                             ;             ;
; lpm_decode.inc                                                     ; yes             ; Megafunction                                 ; d:/installed_software/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_decode.inc                                                          ;             ;
; aglobal181.inc                                                     ; yes             ; Megafunction                                 ; d:/installed_software/intelfpga_lite/18.1/quartus/libraries/megafunctions/aglobal181.inc                                                          ;             ;
; a_rdenreg.inc                                                      ; yes             ; Megafunction                                 ; d:/installed_software/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_rdenreg.inc                                                           ;             ;
; altrom.inc                                                         ; yes             ; Megafunction                                 ; d:/installed_software/intelfpga_lite/18.1/quartus/libraries/megafunctions/altrom.inc                                                              ;             ;
; altram.inc                                                         ; yes             ; Megafunction                                 ; d:/installed_software/intelfpga_lite/18.1/quartus/libraries/megafunctions/altram.inc                                                              ;             ;
; altdpram.inc                                                       ; yes             ; Megafunction                                 ; d:/installed_software/intelfpga_lite/18.1/quartus/libraries/megafunctions/altdpram.inc                                                            ;             ;
; db/altsyncram_lgl1.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/db/altsyncram_lgl1.tdf                                             ;             ;
; db/altsyncram_ipb2.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/db/altsyncram_ipb2.tdf                                             ;             ;
; sld_mod_ram_rom.vhd                                                ; yes             ; Encrypted Megafunction                       ; d:/installed_software/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd                                                     ;             ;
; sld_jtag_endpoint_adapter.vhd                                      ; yes             ; Encrypted Megafunction                       ; d:/installed_software/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd                                           ;             ;
; sld_jtag_endpoint_adapter_impl.sv                                  ; yes             ; Encrypted Megafunction                       ; d:/installed_software/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv                                       ;             ;
; sld_rom_sr.vhd                                                     ; yes             ; Encrypted Megafunction                       ; d:/installed_software/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_rom_sr.vhd                                                          ;             ;
; sld_hub.vhd                                                        ; yes             ; Encrypted Megafunction                       ; d:/installed_software/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_hub.vhd                                                             ; altera_sld  ;
; db/ip/slddf4920d8/alt_sld_fab.v                                    ; yes             ; Encrypted Auto-Found Verilog HDL File        ; D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/db/ip/slddf4920d8/alt_sld_fab.v                                    ; alt_sld_fab ;
; db/ip/slddf4920d8/submodules/alt_sld_fab_alt_sld_fab.v             ; yes             ; Encrypted Auto-Found Verilog HDL File        ; D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/db/ip/slddf4920d8/submodules/alt_sld_fab_alt_sld_fab.v             ; alt_sld_fab ;
; db/ip/slddf4920d8/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; yes             ; Auto-Found SystemVerilog HDL File            ; D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/db/ip/slddf4920d8/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; alt_sld_fab ;
; db/ip/slddf4920d8/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/db/ip/slddf4920d8/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; alt_sld_fab ;
; db/ip/slddf4920d8/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; yes             ; Encrypted Auto-Found VHDL File               ; D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/db/ip/slddf4920d8/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; alt_sld_fab ;
; db/ip/slddf4920d8/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/db/ip/slddf4920d8/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; alt_sld_fab ;
; sld_jtag_hub.vhd                                                   ; yes             ; Encrypted Megafunction                       ; d:/installed_software/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                                        ;             ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+-------------+


+------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                            ;
+---------------------------------------------+--------------------------+
; Resource                                    ; Usage                    ;
+---------------------------------------------+--------------------------+
; Estimated Total logic elements              ; 442                      ;
;                                             ;                          ;
; Total combinational functions               ; 379                      ;
; Logic element usage by number of LUT inputs ;                          ;
;     -- 4 input functions                    ; 154                      ;
;     -- 3 input functions                    ; 82                       ;
;     -- <=2 input functions                  ; 143                      ;
;                                             ;                          ;
; Logic elements by mode                      ;                          ;
;     -- normal mode                          ; 294                      ;
;     -- arithmetic mode                      ; 85                       ;
;                                             ;                          ;
; Total registers                             ; 265                      ;
;     -- Dedicated logic registers            ; 265                      ;
;     -- I/O registers                        ; 0                        ;
;                                             ;                          ;
; I/O pins                                    ; 5                        ;
; Total memory bits                           ; 32768                    ;
;                                             ;                          ;
; Embedded Multiplier 9-bit elements          ; 0                        ;
;                                             ;                          ;
; Maximum fan-out node                        ; altera_internal_jtag~TDO ;
; Maximum fan-out                             ; 160                      ;
; Total fan-out                               ; 2400                     ;
; Average fan-out                             ; 3.58                     ;
+---------------------------------------------+--------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                             ; Entity Name                       ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; |top                                                                                                                                    ; 379 (1)             ; 265 (0)                   ; 32768       ; 0            ; 0       ; 0         ; 5    ; 0            ; |top                                                                                                                                                                                                                                                                                                                                            ; top                               ; work         ;
;    |Bus_interconnect:BUS|                                                                                                               ; 11 (0)              ; 11 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|Bus_interconnect:BUS                                                                                                                                                                                                                                                                                                                       ; Bus_interconnect                  ; work         ;
;       |Bus_Arbiter:Bus_Arbiter1|                                                                                                        ; 8 (8)               ; 11 (11)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|Bus_interconnect:BUS|Bus_Arbiter:Bus_Arbiter1                                                                                                                                                                                                                                                                                              ; Bus_Arbiter                       ; work         ;
;       |Bus_mux:Bus_mux1|                                                                                                                ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|Bus_interconnect:BUS|Bus_mux:Bus_mux1                                                                                                                                                                                                                                                                                                      ; Bus_mux                           ; work         ;
;    |master_module:MASTER1|                                                                                                              ; 141 (0)             ; 92 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|master_module:MASTER1                                                                                                                                                                                                                                                                                                                      ; master_module                     ; work         ;
;       |button_event1:BUTTON_EVENT1|                                                                                                     ; 7 (7)               ; 7 (7)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|master_module:MASTER1|button_event1:BUTTON_EVENT1                                                                                                                                                                                                                                                                                          ; button_event1                     ; work         ;
;       |master_port:MASTER_PORT|                                                                                                         ; 134 (0)             ; 85 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|master_module:MASTER1|master_port:MASTER_PORT                                                                                                                                                                                                                                                                                              ; master_port                       ; work         ;
;          |master_in_port:MASTER_IN_PORT|                                                                                                ; 53 (53)             ; 38 (38)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|master_module:MASTER1|master_port:MASTER_PORT|master_in_port:MASTER_IN_PORT                                                                                                                                                                                                                                                                ; master_in_port                    ; work         ;
;          |master_out_port:MASTER_OUT_PORT|                                                                                              ; 81 (81)             ; 47 (47)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|master_module:MASTER1|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT                                                                                                                                                                                                                                                              ; master_out_port                   ; work         ;
;    |slave_4k:SLAVE_4K|                                                                                                                  ; 105 (0)             ; 75 (0)                    ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|slave_4k:SLAVE_4K                                                                                                                                                                                                                                                                                                                          ; slave_4k                          ; work         ;
;       |BRAM:BRAM|                                                                                                                       ; 62 (0)              ; 41 (0)                    ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|slave_4k:SLAVE_4K|BRAM:BRAM                                                                                                                                                                                                                                                                                                                ; BRAM                              ; work         ;
;          |altsyncram:altsyncram_component|                                                                                              ; 62 (0)              ; 41 (0)                    ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|slave_4k:SLAVE_4K|BRAM:BRAM|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                                ; altsyncram                        ; work         ;
;             |altsyncram_lgl1:auto_generated|                                                                                            ; 62 (0)              ; 41 (0)                    ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|slave_4k:SLAVE_4K|BRAM:BRAM|altsyncram:altsyncram_component|altsyncram_lgl1:auto_generated                                                                                                                                                                                                                                                 ; altsyncram_lgl1                   ; work         ;
;                |altsyncram_ipb2:altsyncram1|                                                                                            ; 0 (0)               ; 0 (0)                     ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|slave_4k:SLAVE_4K|BRAM:BRAM|altsyncram:altsyncram_component|altsyncram_lgl1:auto_generated|altsyncram_ipb2:altsyncram1                                                                                                                                                                                                                     ; altsyncram_ipb2                   ; work         ;
;                |sld_mod_ram_rom:mgl_prim2|                                                                                              ; 62 (39)             ; 41 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|slave_4k:SLAVE_4K|BRAM:BRAM|altsyncram:altsyncram_component|altsyncram_lgl1:auto_generated|sld_mod_ram_rom:mgl_prim2                                                                                                                                                                                                                       ; sld_mod_ram_rom                   ; work         ;
;                   |sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|                                                                  ; 23 (23)             ; 9 (9)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|slave_4k:SLAVE_4K|BRAM:BRAM|altsyncram:altsyncram_component|altsyncram_lgl1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr                                                                                                                                                                    ; sld_rom_sr                        ; work         ;
;       |slave_port:SLAVE_PORT|                                                                                                           ; 43 (6)              ; 34 (3)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|slave_4k:SLAVE_4K|slave_port:SLAVE_PORT                                                                                                                                                                                                                                                                                                    ; slave_port                        ; work         ;
;          |slave_in_port:SLAVE_IN_PORT|                                                                                                  ; 31 (31)             ; 22 (22)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|slave_4k:SLAVE_4K|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT                                                                                                                                                                                                                                                                        ; slave_in_port                     ; work         ;
;          |slave_out_port:SLAVE_OUT_PORT|                                                                                                ; 6 (6)               ; 9 (9)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|slave_4k:SLAVE_4K|slave_port:SLAVE_PORT|slave_out_port:SLAVE_OUT_PORT                                                                                                                                                                                                                                                                      ; slave_out_port                    ; work         ;
;    |sld_hub:auto_hub|                                                                                                                   ; 121 (1)             ; 87 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                           ; sld_hub                           ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 120 (0)             ; 87 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                           ; alt_sld_fab_with_jtag_input       ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 120 (0)             ; 87 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                        ; alt_sld_fab                       ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 120 (1)             ; 87 (5)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                    ; alt_sld_fab_alt_sld_fab           ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 119 (0)             ; 82 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                        ; alt_sld_fab_alt_sld_fab_sldfabric ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 119 (83)            ; 82 (54)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                           ; sld_jtag_hub                      ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 18 (18)             ; 9 (9)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg   ; sld_rom_sr                        ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 18 (18)             ; 19 (19)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm ; sld_shadow_jsm                    ; altera_sld   ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                           ;
+-----------------------------------------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+-------+------------+
; Name                                                                                                                              ; Type ; Mode           ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF        ;
+-----------------------------------------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+-------+------------+
; slave_4k:SLAVE_4K|BRAM:BRAM|altsyncram:altsyncram_component|altsyncram_lgl1:auto_generated|altsyncram_ipb2:altsyncram1|ALTSYNCRAM ; AUTO ; True Dual Port ; 4096         ; 8            ; 4096         ; 8            ; 32768 ; 4KBRAM.mif ;
+-----------------------------------------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+-------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                      ;
+--------+--------------+---------+--------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                          ; IP Include File ;
+--------+--------------+---------+--------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Altera ; RAM: 1-PORT  ; 20.1    ; N/A          ; N/A          ; |top|slave_4k:SLAVE_4K|BRAM:BRAM                                                                                                                                                                                                                                         ; BRAM.v          ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                 ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                             ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit   ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter   ;                 ;
+--------+--------------+---------+--------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top|slave_4k:SLAVE_4K|slave_port:SLAVE_PORT|slave_out_port:SLAVE_OUT_PORT|data_state                                                                                      ;
+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+-----------------+------------------+
; Name             ; data_state.DATA7 ; data_state.DATA6 ; data_state.DATA5 ; data_state.DATA4 ; data_state.DATA3 ; data_state.DATA2 ; data_state.DATA1 ; data_state.0000 ; data_state.DATA8 ;
+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+-----------------+------------------+
; data_state.0000  ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0               ; 0                ;
; data_state.DATA1 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ; 1               ; 0                ;
; data_state.DATA2 ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ; 0                ; 1               ; 0                ;
; data_state.DATA3 ; 0                ; 0                ; 0                ; 0                ; 1                ; 0                ; 0                ; 1               ; 0                ;
; data_state.DATA4 ; 0                ; 0                ; 0                ; 1                ; 0                ; 0                ; 0                ; 1               ; 0                ;
; data_state.DATA5 ; 0                ; 0                ; 1                ; 0                ; 0                ; 0                ; 0                ; 1               ; 0                ;
; data_state.DATA6 ; 0                ; 1                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1               ; 0                ;
; data_state.DATA7 ; 1                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1               ; 0                ;
; data_state.DATA8 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1               ; 1                ;
+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+-----------------+------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top|slave_4k:SLAVE_4K|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|data_state                                                                                        ;
+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+-----------------+------------------+
; Name             ; data_state.DATA7 ; data_state.DATA6 ; data_state.DATA5 ; data_state.DATA4 ; data_state.DATA3 ; data_state.DATA2 ; data_state.DATA1 ; data_state.0000 ; data_state.DATA8 ;
+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+-----------------+------------------+
; data_state.0000  ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0               ; 0                ;
; data_state.DATA1 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ; 1               ; 0                ;
; data_state.DATA2 ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ; 0                ; 1               ; 0                ;
; data_state.DATA3 ; 0                ; 0                ; 0                ; 0                ; 1                ; 0                ; 0                ; 1               ; 0                ;
; data_state.DATA4 ; 0                ; 0                ; 0                ; 1                ; 0                ; 0                ; 0                ; 1               ; 0                ;
; data_state.DATA5 ; 0                ; 0                ; 1                ; 0                ; 0                ; 0                ; 0                ; 1               ; 0                ;
; data_state.DATA6 ; 0                ; 1                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1               ; 0                ;
; data_state.DATA7 ; 1                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1               ; 0                ;
; data_state.DATA8 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1               ; 1                ;
+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+-----------------+------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top|slave_4k:SLAVE_4K|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|addr_state                                                                                                                                                                        ;
+-------------------+-------------------+-------------------+-------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+-----------------+
; Name              ; addr_state.ADDR12 ; addr_state.ADDR11 ; addr_state.ADDR10 ; addr_state.ADDR9 ; addr_state.ADDR8 ; addr_state.ADDR7 ; addr_state.ADDR6 ; addr_state.ADDR5 ; addr_state.ADDR4 ; addr_state.ADDR3 ; addr_state.ADDR2 ; addr_state.ADDR1 ; addr_state.0000 ;
+-------------------+-------------------+-------------------+-------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+-----------------+
; addr_state.0000   ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0               ;
; addr_state.ADDR1  ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ; 1               ;
; addr_state.ADDR2  ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ; 0                ; 1               ;
; addr_state.ADDR3  ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ; 0                ; 0                ; 1               ;
; addr_state.ADDR4  ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ; 0                ; 0                ; 0                ; 1               ;
; addr_state.ADDR5  ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 1                ; 0                ; 0                ; 0                ; 0                ; 1               ;
; addr_state.ADDR6  ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 1                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1               ;
; addr_state.ADDR7  ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 1                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1               ;
; addr_state.ADDR8  ; 0                 ; 0                 ; 0                 ; 0                ; 1                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1               ;
; addr_state.ADDR9  ; 0                 ; 0                 ; 0                 ; 1                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1               ;
; addr_state.ADDR10 ; 0                 ; 0                 ; 1                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1               ;
; addr_state.ADDR11 ; 0                 ; 1                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1               ;
; addr_state.ADDR12 ; 1                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1               ;
+-------------------+-------------------+-------------------+-------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+-----------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top|Bus_interconnect:BUS|Bus_Arbiter:Bus_Arbiter1|arbiter_state                                                           ;
+-------------------------------------+--------------------------+-------------------------------------+-------------------------------------+
; Name                                ; arbiter_state.IDLE_STATE ; arbiter_state.MASTER2_REQUEST_STATE ; arbiter_state.MASTER1_REQUEST_STATE ;
+-------------------------------------+--------------------------+-------------------------------------+-------------------------------------+
; arbiter_state.IDLE_STATE            ; 0                        ; 0                                   ; 0                                   ;
; arbiter_state.MASTER1_REQUEST_STATE ; 1                        ; 0                                   ; 1                                   ;
; arbiter_state.MASTER2_REQUEST_STATE ; 1                        ; 1                                   ; 0                                   ;
+-------------------------------------+--------------------------+-------------------------------------+-------------------------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------+
; State Machine - |top|Bus_interconnect:BUS|Bus_Arbiter:Bus_Arbiter1|slave_addr_state            ;
+------------------------+---------------------+------------------------+------------------------+
; Name                   ; slave_addr_state.00 ; slave_addr_state.addr2 ; slave_addr_state.addr1 ;
+------------------------+---------------------+------------------------+------------------------+
; slave_addr_state.00    ; 0                   ; 0                      ; 0                      ;
; slave_addr_state.addr1 ; 1                   ; 0                      ; 1                      ;
; slave_addr_state.addr2 ; 1                   ; 1                      ; 0                      ;
+------------------------+---------------------+------------------------+------------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------+
; State Machine - |top|master_module:MASTER1|button_event1:BUTTON_EVENT1|state  ;
+----------------------+----------+----------------------+----------------------+
; Name                 ; state.00 ; state.BUTTON_EVENT_2 ; state.BUTTON_EVENT_1 ;
+----------------------+----------+----------------------+----------------------+
; state.00             ; 0        ; 0                    ; 0                    ;
; state.BUTTON_EVENT_1 ; 1        ; 0                    ; 1                    ;
; state.BUTTON_EVENT_2 ; 1        ; 1                    ; 0                    ;
+----------------------+----------+----------------------+----------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top|master_module:MASTER1|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|state                                                                                                                ;
+--------------------------+---------------------+---------------------+--------------------------+----------------------+---------------------+-----------------------+--------------------+------------+----------------+
; Name                     ; state.TRANSMIT_ADDR ; state.TRANSMIT_DATA ; state.TRANSMIT_DATA_ADDR ; state.WAIT_HANDSHAKE ; state.WAIT_APPROVAL ; state.TRANSMIT_SELECT ; state.WAIT_ARBITOR ; state.0000 ; state.WAIT_BUS ;
+--------------------------+---------------------+---------------------+--------------------------+----------------------+---------------------+-----------------------+--------------------+------------+----------------+
; state.0000               ; 0                   ; 0                   ; 0                        ; 0                    ; 0                   ; 0                     ; 0                  ; 0          ; 0              ;
; state.WAIT_ARBITOR       ; 0                   ; 0                   ; 0                        ; 0                    ; 0                   ; 0                     ; 1                  ; 1          ; 0              ;
; state.TRANSMIT_SELECT    ; 0                   ; 0                   ; 0                        ; 0                    ; 0                   ; 1                     ; 0                  ; 1          ; 0              ;
; state.WAIT_APPROVAL      ; 0                   ; 0                   ; 0                        ; 0                    ; 1                   ; 0                     ; 0                  ; 1          ; 0              ;
; state.WAIT_HANDSHAKE     ; 0                   ; 0                   ; 0                        ; 1                    ; 0                   ; 0                     ; 0                  ; 1          ; 0              ;
; state.TRANSMIT_DATA_ADDR ; 0                   ; 0                   ; 1                        ; 0                    ; 0                   ; 0                     ; 0                  ; 1          ; 0              ;
; state.TRANSMIT_DATA      ; 0                   ; 1                   ; 0                        ; 0                    ; 0                   ; 0                     ; 0                  ; 1          ; 0              ;
; state.TRANSMIT_ADDR      ; 1                   ; 0                   ; 0                        ; 0                    ; 0                   ; 0                     ; 0                  ; 1          ; 0              ;
; state.WAIT_BUS           ; 0                   ; 0                   ; 0                        ; 0                    ; 0                   ; 0                     ; 0                  ; 1          ; 1              ;
+--------------------------+---------------------+---------------------+--------------------------+----------------------+---------------------+-----------------------+--------------------+------------+----------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------+
; State Machine - |top|master_module:MASTER1|master_port:MASTER_PORT|master_in_port:MASTER_IN_PORT|state ;
+----------------------+-----------+--------------------+------------------------------------------------+
; Name                 ; state.000 ; state.RECEIVE_DATA ; state.WAIT_HANDSHAKE                           ;
+----------------------+-----------+--------------------+------------------------------------------------+
; state.000            ; 0         ; 0                  ; 0                                              ;
; state.WAIT_HANDSHAKE ; 1         ; 0                  ; 1                                              ;
; state.RECEIVE_DATA   ; 1         ; 1                  ; 0                                              ;
+----------------------+-----------+--------------------+------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                                                                                                              ;
+---------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+------------------------+
; Latch Name                                                                      ; Latch Enable Signal                                                                   ; Free of Timing Hazards ;
+---------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+------------------------+
; slave_4k:SLAVE_4K|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|addr_done   ; slave_4k:SLAVE_4K|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|WideOr1           ; yes                    ;
; slave_4k:SLAVE_4K|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|data[0]     ; slave_4k:SLAVE_4K|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|data_state.DATA1  ; yes                    ;
; slave_4k:SLAVE_4K|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|address[0]  ; slave_4k:SLAVE_4K|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|addr_state.ADDR1  ; yes                    ;
; slave_4k:SLAVE_4K|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|address[1]  ; slave_4k:SLAVE_4K|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|addr_state.ADDR2  ; yes                    ;
; slave_4k:SLAVE_4K|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|address[2]  ; slave_4k:SLAVE_4K|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|addr_state.ADDR3  ; yes                    ;
; slave_4k:SLAVE_4K|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|address[3]  ; slave_4k:SLAVE_4K|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|addr_state.ADDR4  ; yes                    ;
; slave_4k:SLAVE_4K|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|address[4]  ; slave_4k:SLAVE_4K|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|addr_state.ADDR5  ; yes                    ;
; slave_4k:SLAVE_4K|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|address[5]  ; slave_4k:SLAVE_4K|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|addr_state.ADDR6  ; yes                    ;
; slave_4k:SLAVE_4K|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|address[6]  ; slave_4k:SLAVE_4K|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|addr_state.ADDR7  ; yes                    ;
; slave_4k:SLAVE_4K|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|address[7]  ; slave_4k:SLAVE_4K|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|addr_state.ADDR8  ; yes                    ;
; slave_4k:SLAVE_4K|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|address[8]  ; slave_4k:SLAVE_4K|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|addr_state.ADDR9  ; yes                    ;
; slave_4k:SLAVE_4K|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|address[9]  ; slave_4k:SLAVE_4K|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|addr_state.ADDR10 ; yes                    ;
; slave_4k:SLAVE_4K|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|address[10] ; slave_4k:SLAVE_4K|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|addr_state.ADDR11 ; yes                    ;
; slave_4k:SLAVE_4K|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|address[11] ; slave_4k:SLAVE_4K|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|addr_state.ADDR12 ; yes                    ;
; slave_4k:SLAVE_4K|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|data_idle   ; slave_4k:SLAVE_4K|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|WideOr2           ; yes                    ;
; slave_4k:SLAVE_4K|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|addr_idle   ; slave_4k:SLAVE_4K|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|WideOr0           ; yes                    ;
; slave_4k:SLAVE_4K|slave_port:SLAVE_PORT|slave_out_port:SLAVE_OUT_PORT|data_idle ; slave_4k:SLAVE_4K|slave_port:SLAVE_PORT|slave_out_port:SLAVE_OUT_PORT|WideOr0         ; yes                    ;
; slave_4k:SLAVE_4K|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|data[1]     ; slave_4k:SLAVE_4K|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|data_state.DATA2  ; yes                    ;
; slave_4k:SLAVE_4K|slave_port:SLAVE_PORT|slave_out_port:SLAVE_OUT_PORT|data_done ; slave_4k:SLAVE_4K|slave_port:SLAVE_PORT|slave_out_port:SLAVE_OUT_PORT|WideOr1         ; yes                    ;
; slave_4k:SLAVE_4K|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|data[2]     ; slave_4k:SLAVE_4K|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|data_state.DATA3  ; yes                    ;
; slave_4k:SLAVE_4K|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|data[3]     ; slave_4k:SLAVE_4K|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|data_state.DATA4  ; yes                    ;
; slave_4k:SLAVE_4K|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|data[4]     ; slave_4k:SLAVE_4K|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|data_state.DATA5  ; yes                    ;
; slave_4k:SLAVE_4K|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|data[5]     ; slave_4k:SLAVE_4K|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|data_state.DATA6  ; yes                    ;
; slave_4k:SLAVE_4K|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|data[6]     ; slave_4k:SLAVE_4K|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|data_state.DATA7  ; yes                    ;
; slave_4k:SLAVE_4K|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|data[7]     ; slave_4k:SLAVE_4K|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|data_state.DATA8  ; yes                    ;
; Number of user-specified and inferred latches = 25                              ;                                                                                       ;                        ;
+---------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                             ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------+
; Register name                                                                                                                                       ; Reason for Removal                                                       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------+
; Bus_interconnect:BUS|Bus_Arbiter:Bus_Arbiter1|rx_m2_slave[0,1]                                                                                      ; Stuck at GND due to stuck port data_in                                   ;
; Bus_interconnect:BUS|Bus_Arbiter:Bus_Arbiter1|m1_grant                                                                                              ; Merged with Bus_interconnect:BUS|Bus_Arbiter:Bus_Arbiter1|bus_grant[0]   ;
; master_module:MASTER1|button_event1:BUTTON_EVENT1|address[2..6,10,11]                                                                               ; Merged with master_module:MASTER1|button_event1:BUTTON_EVENT1|address[0] ;
; master_module:MASTER1|button_event1:BUTTON_EVENT1|data_out[1,5,7]                                                                                   ; Merged with master_module:MASTER1|button_event1:BUTTON_EVENT1|address[0] ;
; master_module:MASTER1|button_event1:BUTTON_EVENT1|slave_select[1]                                                                                   ; Merged with master_module:MASTER1|button_event1:BUTTON_EVENT1|address[0] ;
; master_module:MASTER1|button_event1:BUTTON_EVENT1|address[7..9]                                                                                     ; Merged with master_module:MASTER1|button_event1:BUTTON_EVENT1|address[1] ;
; master_module:MASTER1|button_event1:BUTTON_EVENT1|data_out[0,2,6]                                                                                   ; Merged with master_module:MASTER1|button_event1:BUTTON_EVENT1|address[1] ;
; master_module:MASTER1|button_event1:BUTTON_EVENT1|address[0]                                                                                        ; Stuck at GND due to stuck port data_in                                   ;
; master_module:MASTER1|button_event1:BUTTON_EVENT1|slave_select[0]                                                                                   ; Stuck at VCC due to stuck port data_in                                   ;
; slave_4k:SLAVE_4K|slave_port:SLAVE_PORT|slave_out_port:SLAVE_OUT_PORT|data_state~4                                                                  ; Lost fanout                                                              ;
; slave_4k:SLAVE_4K|slave_port:SLAVE_PORT|slave_out_port:SLAVE_OUT_PORT|data_state~5                                                                  ; Lost fanout                                                              ;
; slave_4k:SLAVE_4K|slave_port:SLAVE_PORT|slave_out_port:SLAVE_OUT_PORT|data_state~6                                                                  ; Lost fanout                                                              ;
; slave_4k:SLAVE_4K|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|data_state~4                                                                    ; Lost fanout                                                              ;
; slave_4k:SLAVE_4K|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|data_state~5                                                                    ; Lost fanout                                                              ;
; slave_4k:SLAVE_4K|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|data_state~6                                                                    ; Lost fanout                                                              ;
; slave_4k:SLAVE_4K|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|addr_state~4                                                                    ; Lost fanout                                                              ;
; slave_4k:SLAVE_4K|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|addr_state~5                                                                    ; Lost fanout                                                              ;
; slave_4k:SLAVE_4K|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|addr_state~6                                                                    ; Lost fanout                                                              ;
; slave_4k:SLAVE_4K|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|addr_state~7                                                                    ; Lost fanout                                                              ;
; Bus_interconnect:BUS|Bus_Arbiter:Bus_Arbiter1|arbiter_state~6                                                                                       ; Lost fanout                                                              ;
; master_module:MASTER1|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|state~4                                                               ; Lost fanout                                                              ;
; master_module:MASTER1|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|state~5                                                               ; Lost fanout                                                              ;
; master_module:MASTER1|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|state~6                                                               ; Lost fanout                                                              ;
; master_module:MASTER1|master_port:MASTER_PORT|master_in_port:MASTER_IN_PORT|state~6                                                                 ; Lost fanout                                                              ;
; master_module:MASTER1|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|state.WAIT_BUS                                                        ; Stuck at GND due to stuck port data_in                                   ;
; Bus_interconnect:BUS|Bus_Arbiter:Bus_Arbiter1|arbiter_state.MASTER1_REQUEST_STATE                                                                   ; Lost fanout                                                              ;
; master_module:MASTER1|button_event1:BUTTON_EVENT1|state.BUTTON_EVENT_1                                                                              ; Lost fanout                                                              ;
; master_module:MASTER1|button_event1:BUTTON_EVENT1|state.BUTTON_EVENT_2                                                                              ; Lost fanout                                                              ;
; Bus_interconnect:BUS|Bus_Arbiter:Bus_Arbiter1|arbiter_state.MASTER2_REQUEST_STATE                                                                   ; Stuck at GND due to stuck port data_in                                   ;
; Bus_interconnect:BUS|Bus_Arbiter:Bus_Arbiter1|bus_grant[1]                                                                                          ; Stuck at GND due to stuck port data_in                                   ;
; master_module:MASTER1|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|state.TRANSMIT_DATA_ADDR                                              ; Stuck at GND due to stuck port data_in                                   ;
; master_module:MASTER1|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|state.TRANSMIT_ADDR                                                   ; Stuck at GND due to stuck port data_in                                   ;
; slave_4k:SLAVE_4K|BRAM:BRAM|altsyncram:altsyncram_component|altsyncram_lgl1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3] ; Stuck at GND due to stuck port data_in                                   ;
; Total Number of Removed Registers = 46                                                                                                              ;                                                                          ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                ;
+-----------------------------------------------------------------------------------+---------------------------+------------------------------------------------------------+
; Register name                                                                     ; Reason for Removal        ; Registers Removed due to This Register                     ;
+-----------------------------------------------------------------------------------+---------------------------+------------------------------------------------------------+
; Bus_interconnect:BUS|Bus_Arbiter:Bus_Arbiter1|arbiter_state.MASTER2_REQUEST_STATE ; Stuck at GND              ; Bus_interconnect:BUS|Bus_Arbiter:Bus_Arbiter1|bus_grant[1] ;
;                                                                                   ; due to stuck port data_in ;                                                            ;
+-----------------------------------------------------------------------------------+---------------------------+------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 265   ;
; Number of registers using Synchronous Clear  ; 81    ;
; Number of registers using Synchronous Load   ; 22    ;
; Number of registers using Asynchronous Clear ; 192   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 168   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                                                                                               ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; master_module:MASTER1|master_port:MASTER_PORT|master_in_port:MASTER_IN_PORT|master_ready                                                                                                                                                                                                                                        ; 5       ;
; master_module:MASTER1|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|master_ready                                                                                                                                                                                                                                      ; 2       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] ; 2       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] ; 3       ;
; Total number of inverted registers = 4                                                                                                                                                                                                                                                                                          ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                             ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                   ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |top|master_module:MASTER1|button_event1:BUTTON_EVENT1|instruction[1]                                                                                                                        ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |top|slave_4k:SLAVE_4K|BRAM:BRAM|altsyncram:altsyncram_component|altsyncram_lgl1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                     ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |top|slave_4k:SLAVE_4K|BRAM:BRAM|altsyncram:altsyncram_component|altsyncram_lgl1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]                                                ;
; 3:1                ; 12 bits   ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; Yes        ; |top|slave_4k:SLAVE_4K|BRAM:BRAM|altsyncram:altsyncram_component|altsyncram_lgl1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]                                                ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |top|master_module:MASTER1|button_event1:BUTTON_EVENT1|address[1]                                                                                                                            ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |top|slave_4k:SLAVE_4K|BRAM:BRAM|altsyncram:altsyncram_component|altsyncram_lgl1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4] ;
; 5:1                ; 2 bits    ; 6 LEs         ; 2 LEs                ; 4 LEs                  ; Yes        ; |top|Bus_interconnect:BUS|Bus_Arbiter:Bus_Arbiter1|bus_grant[1]                                                                                                                              ;
; 5:1                ; 2 bits    ; 6 LEs         ; 2 LEs                ; 4 LEs                  ; Yes        ; |top|Bus_interconnect:BUS|Bus_Arbiter:Bus_Arbiter1|slave_sel[0]                                                                                                                              ;
; 6:1                ; 32 bits   ; 128 LEs       ; 32 LEs               ; 96 LEs                 ; Yes        ; |top|master_module:MASTER1|master_port:MASTER_PORT|master_in_port:MASTER_IN_PORT|count[8]                                                                                                    ;
; 26:1               ; 4 bits    ; 68 LEs        ; 44 LEs               ; 24 LEs                 ; Yes        ; |top|slave_4k:SLAVE_4K|BRAM:BRAM|altsyncram:altsyncram_component|altsyncram_lgl1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]      ;
; 17:1               ; 32 bits   ; 352 LEs       ; 32 LEs               ; 320 LEs                ; Yes        ; |top|master_module:MASTER1|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[14]                                                                                                 ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for slave_4k:SLAVE_4K|BRAM:BRAM|altsyncram:altsyncram_component|altsyncram_lgl1:auto_generated|altsyncram_ipb2:altsyncram1 ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                              ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                               ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------+


+--------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: master_module:MASTER1 ;
+----------------+-------+-------------------------------------------+
; Parameter Name ; Value ; Type                                      ;
+----------------+-------+-------------------------------------------+
; SLAVE_LEN      ; 2     ; Signed Integer                            ;
; ADDR_LEN       ; 12    ; Signed Integer                            ;
; DATA_LEN       ; 8     ; Signed Integer                            ;
+----------------+-------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: master_module:MASTER1|master_port:MASTER_PORT ;
+----------------+-------+-------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                              ;
+----------------+-------+-------------------------------------------------------------------+
; SLAVE_LEN      ; 2     ; Signed Integer                                                    ;
; ADDR_LEN       ; 12    ; Signed Integer                                                    ;
; DATA_LEN       ; 8     ; Signed Integer                                                    ;
+----------------+-------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: master_module:MASTER1|master_port:MASTER_PORT|master_in_port:MASTER_IN_PORT ;
+----------------+-------+-------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------+
; DATA_LEN       ; 8     ; Signed Integer                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: master_module:MASTER1|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT ;
+----------------+-------+---------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------+
; SLAVE_LEN      ; 2     ; Signed Integer                                                                                    ;
; ADDR_LEN       ; 12    ; Signed Integer                                                                                    ;
; DATA_LEN       ; 8     ; Signed Integer                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: master_module:MASTER1|button_event1:BUTTON_EVENT1 ;
+----------------+-------+-----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                  ;
+----------------+-------+-----------------------------------------------------------------------+
; SLAVE_LEN      ; 2     ; Signed Integer                                                        ;
; ADDR_LEN       ; 12    ; Signed Integer                                                        ;
; DATA_LEN       ; 8     ; Signed Integer                                                        ;
+----------------+-------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Bus_interconnect:BUS|Bus_Arbiter:Bus_Arbiter1 ;
+-----------------------+-------+------------------------------------------------------------+
; Parameter Name        ; Value ; Type                                                       ;
+-----------------------+-------+------------------------------------------------------------+
; IDLE_STATE            ; 000   ; Unsigned Binary                                            ;
; MASTER1_REQUEST_STATE ; 001   ; Unsigned Binary                                            ;
; MASTER2_REQUEST_STATE ; 010   ; Unsigned Binary                                            ;
; idle                  ; 0     ; Signed Integer                                             ;
; addr1                 ; 1     ; Signed Integer                                             ;
; addr2                 ; 2     ; Signed Integer                                             ;
+-----------------------+-------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: slave_4k:SLAVE_4K|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT ;
+----------------+-------+-----------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------+
; IDLE           ; 0     ; Signed Integer                                                                          ;
; ADDR1          ; 1     ; Signed Integer                                                                          ;
; ADDR2          ; 2     ; Signed Integer                                                                          ;
; ADDR3          ; 3     ; Signed Integer                                                                          ;
; ADDR4          ; 4     ; Signed Integer                                                                          ;
; ADDR5          ; 5     ; Signed Integer                                                                          ;
; ADDR6          ; 6     ; Signed Integer                                                                          ;
; ADDR7          ; 7     ; Signed Integer                                                                          ;
; ADDR8          ; 8     ; Signed Integer                                                                          ;
; ADDR9          ; 9     ; Signed Integer                                                                          ;
; ADDR10         ; 10    ; Signed Integer                                                                          ;
; ADDR11         ; 11    ; Signed Integer                                                                          ;
; ADDR12         ; 12    ; Signed Integer                                                                          ;
; DATA1          ; 1     ; Signed Integer                                                                          ;
; DATA2          ; 2     ; Signed Integer                                                                          ;
; DATA3          ; 3     ; Signed Integer                                                                          ;
; DATA4          ; 4     ; Signed Integer                                                                          ;
; DATA5          ; 5     ; Signed Integer                                                                          ;
; DATA6          ; 6     ; Signed Integer                                                                          ;
; DATA7          ; 7     ; Signed Integer                                                                          ;
; DATA8          ; 8     ; Signed Integer                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: slave_4k:SLAVE_4K|slave_port:SLAVE_PORT|slave_out_port:SLAVE_OUT_PORT ;
+----------------+-------+-------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------+
; IDLE           ; 0     ; Signed Integer                                                                            ;
; DATA1          ; 1     ; Signed Integer                                                                            ;
; DATA2          ; 2     ; Signed Integer                                                                            ;
; DATA3          ; 3     ; Signed Integer                                                                            ;
; DATA4          ; 4     ; Signed Integer                                                                            ;
; DATA5          ; 5     ; Signed Integer                                                                            ;
; DATA6          ; 6     ; Signed Integer                                                                            ;
; DATA7          ; 7     ; Signed Integer                                                                            ;
; DATA8          ; 8     ; Signed Integer                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: slave_4k:SLAVE_4K|BRAM:BRAM|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+----------------------------------------------+
; Parameter Name                     ; Value                ; Type                                         ;
+------------------------------------+----------------------+----------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                      ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                   ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                 ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                 ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                               ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                      ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                      ;
; WIDTH_A                            ; 8                    ; Signed Integer                               ;
; WIDTHAD_A                          ; 12                   ; Signed Integer                               ;
; NUMWORDS_A                         ; 4096                 ; Signed Integer                               ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                      ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                      ;
; OUTDATA_ACLR_A                     ; CLEAR0               ; Untyped                                      ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                      ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                      ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                      ;
; WIDTH_B                            ; 1                    ; Untyped                                      ;
; WIDTHAD_B                          ; 1                    ; Untyped                                      ;
; NUMWORDS_B                         ; 1                    ; Untyped                                      ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                      ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                      ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                      ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                      ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                      ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                      ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                      ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                      ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                      ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                      ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                      ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                      ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                               ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                      ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                      ;
; BYTE_SIZE                          ; 8                    ; Untyped                                      ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                      ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                      ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                      ;
; INIT_FILE                          ; 4KBRAM.mif           ; Untyped                                      ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                      ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                      ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                      ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                      ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                      ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                      ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                      ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                      ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                      ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                      ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                      ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                      ;
; CBXI_PARAMETER                     ; altsyncram_lgl1      ; Untyped                                      ;
+------------------------------------+----------------------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                        ;
+-------------------------------------------+-------------------------------------------------------------+
; Name                                      ; Value                                                       ;
+-------------------------------------------+-------------------------------------------------------------+
; Number of entity instances                ; 1                                                           ;
; Entity Instance                           ; slave_4k:SLAVE_4K|BRAM:BRAM|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                 ;
;     -- WIDTH_A                            ; 8                                                           ;
;     -- NUMWORDS_A                         ; 4096                                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                ;
;     -- WIDTH_B                            ; 1                                                           ;
;     -- NUMWORDS_B                         ; 1                                                           ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                      ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                        ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                   ;
+-------------------------------------------+-------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "slave_4k:SLAVE_4K"                                                                           ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                             ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; slave_tx_done ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; rx_done       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Bus_interconnect:BUS"                                                                         ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                             ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; m2_grant       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; m2_rx_data     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; m2_slave_ready ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; s1_clk         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; s1_rst         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; s2_clk         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; s2_rst         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; s2_valid       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; s2_rx_address  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; s2_rx_data     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; s2_write_en    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; s2_read_en     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; s3_clk         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; s3_rst         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; s3_valid       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; s3_rx_address  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; s3_rx_data     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; s3_write_en    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; s3_read_en     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "master_module:MASTER1"                                                                    ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; bus_busy   ; Input  ; Info     ; Stuck at GND                                                                        ;
; trans_done ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; In-System Memory Content Editor Settings                                                                                                               ;
+----------------+-------------+-------+-------+------------+--------------------------------------------------------------------------------------------+
; Instance Index ; Instance ID ; Width ; Depth ; Mode       ; Hierarchy Location                                                                         ;
+----------------+-------------+-------+-------+------------+--------------------------------------------------------------------------------------------+
; 0              ; BRAM        ; 8     ; 4096  ; Read/Write ; slave_4k:SLAVE_4K|BRAM:BRAM|altsyncram:altsyncram_component|altsyncram_lgl1:auto_generated ;
+----------------+-------------+-------+-------+------------+--------------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 32                          ;
; cycloneiii_ff         ; 178                         ;
;     CLR               ; 67                          ;
;     ENA               ; 12                          ;
;     ENA CLR           ; 15                          ;
;     ENA CLR SCLR      ; 64                          ;
;     ENA CLR SLD       ; 12                          ;
;     ENA SCLR          ; 5                           ;
;     plain             ; 3                           ;
; cycloneiii_lcell_comb ; 257                         ;
;     arith             ; 77                          ;
;         2 data inputs ; 77                          ;
;     normal            ; 180                         ;
;         1 data inputs ; 5                           ;
;         2 data inputs ; 25                          ;
;         3 data inputs ; 49                          ;
;         4 data inputs ; 101                         ;
; cycloneiii_ram_block  ; 8                           ;
;                       ;                             ;
; Max LUT depth         ; 5.00                        ;
; Average LUT depth     ; 2.60                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:02     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Mon Aug 23 22:31:17 2021
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off bus -c bus
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file tester.v
    Info (12023): Found entity 1: tester File: D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/tester.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file master_port_tb.v
    Info (12023): Found entity 1: master_port_tb File: D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/master_port_tb.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file master_port.v
    Info (12023): Found entity 1: master_port File: D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/master_port.v Line: 16
Info (12021): Found 1 design units, including 1 entities, in source file master_out_port_tb.v
    Info (12023): Found entity 1: master_out_port_tb File: D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/master_out_port_tb.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file master_out_port.v
    Info (12023): Found entity 1: master_out_port File: D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/master_out_port.v Line: 15
Info (12021): Found 1 design units, including 1 entities, in source file master_module_tb.v
    Info (12023): Found entity 1: master_4k_tb File: D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/master_module_tb.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file master_module.v
    Info (12023): Found entity 1: master_module File: D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/master_module.v Line: 14
Info (12021): Found 1 design units, including 1 entities, in source file master_in_port_tb.v
    Info (12023): Found entity 1: master_in_port_tb File: D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/master_in_port_tb.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file master_in_port.v
    Info (12023): Found entity 1: master_in_port File: D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/master_in_port.v Line: 16
Info (12021): Found 1 design units, including 1 entities, in source file bus_mux_tb.v
    Info (12023): Found entity 1: Bus_mux_tb File: D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/Bus_mux_tb.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file bus_mux.v
    Info (12023): Found entity 1: Bus_mux File: D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/Bus_mux.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file bus_interconnect_tb.v
    Info (12023): Found entity 1: Bus_interconnect_tb File: D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/Bus_interconnect_tb.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file bus_interconnect.v
    Info (12023): Found entity 1: Bus_interconnect File: D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/Bus_interconnect.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file bus_arbiter_tb.v
    Info (12023): Found entity 1: Bus_Arbiter_tb File: D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/Bus_Arbiter_tb.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file bus_arbiter.v
    Info (12023): Found entity 1: Bus_Arbiter File: D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/Bus_Arbiter.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file slave_4k_tb.v
    Info (12023): Found entity 1: slave_4k_tb File: D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/slave_4k_tb.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file slave_4k.v
    Info (12023): Found entity 1: slave_4k File: D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/slave_4k.v Line: 14
Info (12021): Found 1 design units, including 1 entities, in source file slave_out_port_tb.v
    Info (12023): Found entity 1: slave_out_port_tb File: D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/slave_out_port_tb.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file slave_out_port.v
    Info (12023): Found entity 1: slave_out_port File: D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/slave_out_port.v Line: 16
Info (12021): Found 1 design units, including 1 entities, in source file slave_in_port_tb.v
    Info (12023): Found entity 1: slave_in_port_tb File: D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/slave_in_port_tb.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file slave_in_port.v
    Info (12023): Found entity 1: slave_in_port File: D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/slave_in_port.v Line: 16
Info (12021): Found 1 design units, including 1 entities, in source file scaledclock.v
    Info (12023): Found entity 1: scaledclock File: D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/scaledclock.v Line: 4
Info (12021): Found 2 design units, including 2 entities, in source file bin27.v
    Info (12023): Found entity 1: decoder File: D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/bin27.v Line: 1
    Info (12023): Found entity 2: bin27 File: D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/bin27.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file slave_port.v
    Info (12023): Found entity 1: slave_port File: D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/slave_port.v Line: 16
Info (12021): Found 1 design units, including 1 entities, in source file slave_port_tb.v
    Info (12023): Found entity 1: slave_port_tb File: D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/slave_port_tb.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file bram.v
    Info (12023): Found entity 1: BRAM File: D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/BRAM.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file bram_test.v
    Info (12023): Found entity 1: BRAM_test File: D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/BRAM_test.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file button_event1.v
    Info (12023): Found entity 1: button_event1 File: D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/button_event1.v Line: 14
Info (12021): Found 1 design units, including 1 entities, in source file top.v
    Info (12023): Found entity 1: top File: D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/top.v Line: 14
Info (12021): Found 1 design units, including 1 entities, in source file top_tb.v
    Info (12023): Found entity 1: top_tb File: D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/top_tb.v Line: 2
Warning (10236): Verilog HDL Implicit Net warning at slave_4k.v(57): created implicit net for "read_en_in" File: D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/slave_4k.v Line: 57
Warning (10236): Verilog HDL Implicit Net warning at slave_4k.v(58): created implicit net for "write_en_in" File: D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/slave_4k.v Line: 58
Warning (10222): Verilog HDL Parameter Declaration warning at master_in_port.v(31): Parameter Declaration in module "master_in_port" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/master_in_port.v Line: 31
Warning (10222): Verilog HDL Parameter Declaration warning at master_out_port.v(52): Parameter Declaration in module "master_out_port" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/master_out_port.v Line: 52
Warning (10222): Verilog HDL Parameter Declaration warning at master_out_port.v(53): Parameter Declaration in module "master_out_port" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/master_out_port.v Line: 53
Warning (10222): Verilog HDL Parameter Declaration warning at button_event1.v(31): Parameter Declaration in module "button_event1" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/button_event1.v Line: 31
Info (12127): Elaborating entity "top" for the top level hierarchy
Info (12128): Elaborating entity "master_module" for hierarchy "master_module:MASTER1" File: D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/top.v Line: 109
Info (12128): Elaborating entity "master_port" for hierarchy "master_module:MASTER1|master_port:MASTER_PORT" File: D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/master_module.v Line: 78
Warning (10230): Verilog HDL assignment warning at master_port.v(58): truncated value with size 32 to match size of target (1) File: D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/master_port.v Line: 58
Info (12128): Elaborating entity "master_in_port" for hierarchy "master_module:MASTER1|master_port:MASTER_PORT|master_in_port:MASTER_IN_PORT" File: D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/master_port.v Line: 72
Info (12128): Elaborating entity "master_out_port" for hierarchy "master_module:MASTER1|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT" File: D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/master_port.v Line: 95
Info (12128): Elaborating entity "button_event1" for hierarchy "master_module:MASTER1|button_event1:BUTTON_EVENT1" File: D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/master_module.v Line: 94
Info (12128): Elaborating entity "Bus_interconnect" for hierarchy "Bus_interconnect:BUS" File: D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/top.v Line: 171
Info (12128): Elaborating entity "Bus_Arbiter" for hierarchy "Bus_interconnect:BUS|Bus_Arbiter:Bus_Arbiter1" File: D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/Bus_interconnect.v Line: 82
Info (12128): Elaborating entity "Bus_mux" for hierarchy "Bus_interconnect:BUS|Bus_mux:Bus_mux1" File: D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/Bus_interconnect.v Line: 133
Info (12128): Elaborating entity "slave_4k" for hierarchy "slave_4k:SLAVE_4K" File: D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/top.v Line: 191
Info (12128): Elaborating entity "slave_port" for hierarchy "slave_4k:SLAVE_4K|slave_port:SLAVE_PORT" File: D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/slave_4k.v Line: 58
Warning (10036): Verilog HDL or VHDL warning at slave_port.v(49): object "temp2" assigned a value but never read File: D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/slave_port.v Line: 49
Warning (10036): Verilog HDL or VHDL warning at slave_port.v(50): object "temp3" assigned a value but never read File: D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/slave_port.v Line: 50
Info (12128): Elaborating entity "slave_in_port" for hierarchy "slave_4k:SLAVE_4K|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT" File: D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/slave_port.v Line: 69
Warning (10036): Verilog HDL or VHDL warning at slave_in_port.v(35): object "data_done" assigned a value but never read File: D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/slave_in_port.v Line: 35
Warning (10235): Verilog HDL Always Construct warning at slave_in_port.v(70): variable "rx_address" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/slave_in_port.v Line: 70
Warning (10235): Verilog HDL Always Construct warning at slave_in_port.v(74): variable "rx_address" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/slave_in_port.v Line: 74
Warning (10235): Verilog HDL Always Construct warning at slave_in_port.v(76): variable "rx_address" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/slave_in_port.v Line: 76
Warning (10235): Verilog HDL Always Construct warning at slave_in_port.v(78): variable "rx_address" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/slave_in_port.v Line: 78
Warning (10235): Verilog HDL Always Construct warning at slave_in_port.v(80): variable "rx_address" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/slave_in_port.v Line: 80
Warning (10235): Verilog HDL Always Construct warning at slave_in_port.v(82): variable "rx_address" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/slave_in_port.v Line: 82
Warning (10235): Verilog HDL Always Construct warning at slave_in_port.v(84): variable "rx_address" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/slave_in_port.v Line: 84
Warning (10235): Verilog HDL Always Construct warning at slave_in_port.v(86): variable "rx_address" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/slave_in_port.v Line: 86
Warning (10235): Verilog HDL Always Construct warning at slave_in_port.v(88): variable "rx_address" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/slave_in_port.v Line: 88
Warning (10235): Verilog HDL Always Construct warning at slave_in_port.v(90): variable "rx_address" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/slave_in_port.v Line: 90
Warning (10235): Verilog HDL Always Construct warning at slave_in_port.v(92): variable "rx_address" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/slave_in_port.v Line: 92
Warning (10235): Verilog HDL Always Construct warning at slave_in_port.v(95): variable "rx_address" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/slave_in_port.v Line: 95
Warning (10235): Verilog HDL Always Construct warning at slave_in_port.v(99): variable "rx_address" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/slave_in_port.v Line: 99
Warning (10240): Verilog HDL Always Construct warning at slave_in_port.v(60): inferring latch(es) for variable "addr_idle", which holds its previous value in one or more paths through the always construct File: D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/slave_in_port.v Line: 60
Warning (10240): Verilog HDL Always Construct warning at slave_in_port.v(60): inferring latch(es) for variable "addr_done", which holds its previous value in one or more paths through the always construct File: D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/slave_in_port.v Line: 60
Warning (10240): Verilog HDL Always Construct warning at slave_in_port.v(60): inferring latch(es) for variable "address", which holds its previous value in one or more paths through the always construct File: D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/slave_in_port.v Line: 60
Warning (10235): Verilog HDL Always Construct warning at slave_in_port.v(167): variable "rx_data" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/slave_in_port.v Line: 167
Warning (10235): Verilog HDL Always Construct warning at slave_in_port.v(171): variable "rx_data" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/slave_in_port.v Line: 171
Warning (10235): Verilog HDL Always Construct warning at slave_in_port.v(173): variable "rx_data" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/slave_in_port.v Line: 173
Warning (10235): Verilog HDL Always Construct warning at slave_in_port.v(175): variable "rx_data" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/slave_in_port.v Line: 175
Warning (10235): Verilog HDL Always Construct warning at slave_in_port.v(177): variable "rx_data" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/slave_in_port.v Line: 177
Warning (10235): Verilog HDL Always Construct warning at slave_in_port.v(179): variable "rx_data" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/slave_in_port.v Line: 179
Warning (10235): Verilog HDL Always Construct warning at slave_in_port.v(181): variable "rx_data" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/slave_in_port.v Line: 181
Warning (10235): Verilog HDL Always Construct warning at slave_in_port.v(184): variable "rx_data" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/slave_in_port.v Line: 184
Warning (10235): Verilog HDL Always Construct warning at slave_in_port.v(188): variable "rx_data" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/slave_in_port.v Line: 188
Warning (10240): Verilog HDL Always Construct warning at slave_in_port.v(157): inferring latch(es) for variable "data_idle", which holds its previous value in one or more paths through the always construct File: D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/slave_in_port.v Line: 157
Warning (10240): Verilog HDL Always Construct warning at slave_in_port.v(157): inferring latch(es) for variable "data", which holds its previous value in one or more paths through the always construct File: D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/slave_in_port.v Line: 157
Info (10041): Inferred latch for "data[0]" at slave_in_port.v(157) File: D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/slave_in_port.v Line: 157
Info (10041): Inferred latch for "data[1]" at slave_in_port.v(157) File: D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/slave_in_port.v Line: 157
Info (10041): Inferred latch for "data[2]" at slave_in_port.v(157) File: D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/slave_in_port.v Line: 157
Info (10041): Inferred latch for "data[3]" at slave_in_port.v(157) File: D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/slave_in_port.v Line: 157
Info (10041): Inferred latch for "data[4]" at slave_in_port.v(157) File: D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/slave_in_port.v Line: 157
Info (10041): Inferred latch for "data[5]" at slave_in_port.v(157) File: D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/slave_in_port.v Line: 157
Info (10041): Inferred latch for "data[6]" at slave_in_port.v(157) File: D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/slave_in_port.v Line: 157
Info (10041): Inferred latch for "data[7]" at slave_in_port.v(157) File: D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/slave_in_port.v Line: 157
Info (10041): Inferred latch for "data_idle" at slave_in_port.v(157) File: D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/slave_in_port.v Line: 157
Info (10041): Inferred latch for "address[0]" at slave_in_port.v(60) File: D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/slave_in_port.v Line: 60
Info (10041): Inferred latch for "address[1]" at slave_in_port.v(60) File: D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/slave_in_port.v Line: 60
Info (10041): Inferred latch for "address[2]" at slave_in_port.v(60) File: D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/slave_in_port.v Line: 60
Info (10041): Inferred latch for "address[3]" at slave_in_port.v(60) File: D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/slave_in_port.v Line: 60
Info (10041): Inferred latch for "address[4]" at slave_in_port.v(60) File: D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/slave_in_port.v Line: 60
Info (10041): Inferred latch for "address[5]" at slave_in_port.v(60) File: D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/slave_in_port.v Line: 60
Info (10041): Inferred latch for "address[6]" at slave_in_port.v(60) File: D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/slave_in_port.v Line: 60
Info (10041): Inferred latch for "address[7]" at slave_in_port.v(60) File: D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/slave_in_port.v Line: 60
Info (10041): Inferred latch for "address[8]" at slave_in_port.v(60) File: D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/slave_in_port.v Line: 60
Info (10041): Inferred latch for "address[9]" at slave_in_port.v(60) File: D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/slave_in_port.v Line: 60
Info (10041): Inferred latch for "address[10]" at slave_in_port.v(60) File: D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/slave_in_port.v Line: 60
Info (10041): Inferred latch for "address[11]" at slave_in_port.v(60) File: D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/slave_in_port.v Line: 60
Info (10041): Inferred latch for "addr_done" at slave_in_port.v(60) File: D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/slave_in_port.v Line: 60
Info (10041): Inferred latch for "addr_idle" at slave_in_port.v(60) File: D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/slave_in_port.v Line: 60
Info (12128): Elaborating entity "slave_out_port" for hierarchy "slave_4k:SLAVE_4K|slave_port:SLAVE_PORT|slave_out_port:SLAVE_OUT_PORT" File: D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/slave_port.v Line: 79
Warning (10235): Verilog HDL Always Construct warning at slave_out_port.v(55): variable "datain" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/slave_out_port.v Line: 55
Warning (10235): Verilog HDL Always Construct warning at slave_out_port.v(59): variable "datain" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/slave_out_port.v Line: 59
Warning (10235): Verilog HDL Always Construct warning at slave_out_port.v(61): variable "datain" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/slave_out_port.v Line: 61
Warning (10235): Verilog HDL Always Construct warning at slave_out_port.v(63): variable "datain" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/slave_out_port.v Line: 63
Warning (10235): Verilog HDL Always Construct warning at slave_out_port.v(65): variable "datain" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/slave_out_port.v Line: 65
Warning (10235): Verilog HDL Always Construct warning at slave_out_port.v(67): variable "datain" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/slave_out_port.v Line: 67
Warning (10235): Verilog HDL Always Construct warning at slave_out_port.v(69): variable "datain" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/slave_out_port.v Line: 69
Warning (10235): Verilog HDL Always Construct warning at slave_out_port.v(72): variable "datain" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/slave_out_port.v Line: 72
Warning (10235): Verilog HDL Always Construct warning at slave_out_port.v(76): variable "datain" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/slave_out_port.v Line: 76
Warning (10240): Verilog HDL Always Construct warning at slave_out_port.v(45): inferring latch(es) for variable "data_idle", which holds its previous value in one or more paths through the always construct File: D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/slave_out_port.v Line: 45
Warning (10240): Verilog HDL Always Construct warning at slave_out_port.v(45): inferring latch(es) for variable "data_done", which holds its previous value in one or more paths through the always construct File: D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/slave_out_port.v Line: 45
Warning (10240): Verilog HDL Always Construct warning at slave_out_port.v(45): inferring latch(es) for variable "tx_data", which holds its previous value in one or more paths through the always construct File: D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/slave_out_port.v Line: 45
Info (10041): Inferred latch for "tx_data" at slave_out_port.v(45) File: D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/slave_out_port.v Line: 45
Info (10041): Inferred latch for "data_done" at slave_out_port.v(45) File: D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/slave_out_port.v Line: 45
Info (10041): Inferred latch for "data_idle" at slave_out_port.v(45) File: D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/slave_out_port.v Line: 45
Info (12128): Elaborating entity "BRAM" for hierarchy "slave_4k:SLAVE_4K|BRAM:BRAM" File: D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/slave_4k.v Line: 67
Info (12128): Elaborating entity "altsyncram" for hierarchy "slave_4k:SLAVE_4K|BRAM:BRAM|altsyncram:altsyncram_component" File: D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/BRAM.v Line: 92
Info (12130): Elaborated megafunction instantiation "slave_4k:SLAVE_4K|BRAM:BRAM|altsyncram:altsyncram_component" File: D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/BRAM.v Line: 92
Info (12133): Instantiated megafunction "slave_4k:SLAVE_4K|BRAM:BRAM|altsyncram:altsyncram_component" with the following parameter: File: D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/BRAM.v Line: 92
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "4KBRAM.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=BRAM"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "4096"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "CLEAR0"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "12"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_lgl1.tdf
    Info (12023): Found entity 1: altsyncram_lgl1 File: D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/db/altsyncram_lgl1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_lgl1" for hierarchy "slave_4k:SLAVE_4K|BRAM:BRAM|altsyncram:altsyncram_component|altsyncram_lgl1:auto_generated" File: d:/installed_software/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ipb2.tdf
    Info (12023): Found entity 1: altsyncram_ipb2 File: D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/db/altsyncram_ipb2.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_ipb2" for hierarchy "slave_4k:SLAVE_4K|BRAM:BRAM|altsyncram:altsyncram_component|altsyncram_lgl1:auto_generated|altsyncram_ipb2:altsyncram1" File: D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/db/altsyncram_lgl1.tdf Line: 38
Info (12128): Elaborating entity "sld_mod_ram_rom" for hierarchy "slave_4k:SLAVE_4K|BRAM:BRAM|altsyncram:altsyncram_component|altsyncram_lgl1:auto_generated|sld_mod_ram_rom:mgl_prim2" File: D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/db/altsyncram_lgl1.tdf Line: 39
Info (12130): Elaborated megafunction instantiation "slave_4k:SLAVE_4K|BRAM:BRAM|altsyncram:altsyncram_component|altsyncram_lgl1:auto_generated|sld_mod_ram_rom:mgl_prim2" File: D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/db/altsyncram_lgl1.tdf Line: 39
Info (12133): Instantiated megafunction "slave_4k:SLAVE_4K|BRAM:BRAM|altsyncram:altsyncram_component|altsyncram_lgl1:auto_generated|sld_mod_ram_rom:mgl_prim2" with the following parameter: File: D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/db/altsyncram_lgl1.tdf Line: 39
    Info (12134): Parameter "CVALUE" = "00000000"
    Info (12134): Parameter "IS_DATA_IN_RAM" = "1"
    Info (12134): Parameter "IS_READABLE" = "1"
    Info (12134): Parameter "NODE_NAME" = "1112686925"
    Info (12134): Parameter "NUMWORDS" = "4096"
    Info (12134): Parameter "SHIFT_COUNT_BITS" = "4"
    Info (12134): Parameter "WIDTH_WORD" = "8"
    Info (12134): Parameter "WIDTHAD" = "12"
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter" for hierarchy "slave_4k:SLAVE_4K|BRAM:BRAM|altsyncram:altsyncram_component|altsyncram_lgl1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_jtag_endpoint_adapter:jtag_signal_adapter" File: d:/installed_software/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd Line: 302
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter_impl" for hierarchy "slave_4k:SLAVE_4K|BRAM:BRAM|altsyncram:altsyncram_component|altsyncram_lgl1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_jtag_endpoint_adapter:jtag_signal_adapter|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst" File: d:/installed_software/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd Line: 232
Info (12128): Elaborating entity "sld_rom_sr" for hierarchy "slave_4k:SLAVE_4K|BRAM:BRAM|altsyncram:altsyncram_component|altsyncram_lgl1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr" File: d:/installed_software/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd Line: 828
Info (11170): Starting IP generation for the debug fabric: alt_sld_fab.
Info (11172): 2021.08.23.22:31:51 Progress: Loading slddf4920d8/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric: alt_sld_fab.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/slddf4920d8/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/db/ip/slddf4920d8/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/slddf4920d8/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/db/ip/slddf4920d8/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/slddf4920d8/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/db/ip/slddf4920d8/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/slddf4920d8/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/db/ip/slddf4920d8/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/slddf4920d8/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/db/ip/slddf4920d8/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 102
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/db/ip/slddf4920d8/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/slddf4920d8/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/db/ip/slddf4920d8/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Warning (13012): Latch slave_4k:SLAVE_4K|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|addr_done has unsafe behavior File: D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/slave_in_port.v Line: 60
    Warning (13013): Ports D and ENA on the latch are fed by the same signal slave_4k:SLAVE_4K|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|addr_state.ADDR12 File: D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/slave_in_port.v Line: 30
Warning (13012): Latch slave_4k:SLAVE_4K|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|data_idle has unsafe behavior File: D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/slave_in_port.v Line: 33
    Warning (13013): Ports D and ENA on the latch are fed by the same signal slave_4k:SLAVE_4K|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|data_state.DATA1 File: D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/slave_in_port.v Line: 31
Warning (13012): Latch slave_4k:SLAVE_4K|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|addr_idle has unsafe behavior File: D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/slave_in_port.v Line: 32
    Warning (13013): Ports D and ENA on the latch are fed by the same signal slave_4k:SLAVE_4K|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|addr_state.ADDR1 File: D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/slave_in_port.v Line: 30
Warning (13012): Latch slave_4k:SLAVE_4K|slave_port:SLAVE_PORT|slave_out_port:SLAVE_OUT_PORT|data_idle has unsafe behavior File: D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/slave_out_port.v Line: 45
    Warning (13013): Ports D and ENA on the latch are fed by the same signal slave_4k:SLAVE_4K|slave_port:SLAVE_PORT|slave_out_port:SLAVE_OUT_PORT|data_state.DATA1 File: D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/slave_out_port.v Line: 26
Warning (13012): Latch slave_4k:SLAVE_4K|slave_port:SLAVE_PORT|slave_out_port:SLAVE_OUT_PORT|data_done has unsafe behavior File: D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/slave_out_port.v Line: 45
    Warning (13013): Ports D and ENA on the latch are fed by the same signal slave_4k:SLAVE_4K|slave_port:SLAVE_PORT|slave_out_port:SLAVE_OUT_PORT|data_state.DATA8 File: D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/slave_out_port.v Line: 26
Info (13000): Registers with preset signals will power-up high File: D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/master_in_port.v Line: 27
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (17049): 18 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/output_files/bus.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 468 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 7 input pins
    Info (21059): Implemented 2 output pins
    Info (21061): Implemented 450 logic cells
    Info (21064): Implemented 8 RAM segments
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 60 warnings
    Info: Peak virtual memory: 4835 megabytes
    Info: Processing ended: Mon Aug 23 22:32:12 2021
    Info: Elapsed time: 00:00:55
    Info: Total CPU time (on all processors): 00:01:44


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/output_files/bus.map.smsg.


