// Seed: 2343641002
module module_0 (
    input uwire id_0,
    output wire id_1,
    input supply1 module_0,
    input uwire id_3,
    output tri id_4,
    input tri id_5,
    output tri0 id_6,
    input tri1 id_7,
    input supply1 id_8,
    input supply0 id_9,
    output supply0 id_10,
    output wor id_11,
    input wire id_12,
    input supply1 id_13,
    output wor id_14,
    input tri0 id_15
);
  assign id_4 = 1 ? 1 : id_15;
  uwire id_17;
  wire  id_18;
  assign id_17 = id_12;
  wire id_19;
endmodule
module module_1 (
    output tri0 id_0,
    output wand id_1,
    input supply1 id_2,
    input wire id_3,
    output tri1 id_4,
    input tri0 id_5,
    output supply0 id_6,
    input tri1 id_7,
    output tri1 id_8,
    input supply1 id_9,
    input supply1 id_10,
    input wand id_11
);
  wire id_13;
  module_0(
      id_11,
      id_0,
      id_5,
      id_5,
      id_8,
      id_9,
      id_4,
      id_10,
      id_10,
      id_5,
      id_1,
      id_0,
      id_2,
      id_5,
      id_8,
      id_7
  );
endmodule
