// Seed: 3748904142
module module_0 (
    input  tri  id_0,
    output tri  id_1,
    input  wire id_2
);
  parameter id_4 = 1;
  assign module_2.id_5 = 0;
  assign module_1.id_1 = 0;
endmodule
module module_1 (
    input  wand id_0,
    output tri0 id_1,
    output wor  id_2
);
  wire id_4;
  module_0 modCall_1 (
      id_0,
      id_2,
      id_0
  );
endmodule
macromodule module_2 (
    input supply1 id_0,
    output supply1 id_1,
    input wor id_2
    , id_5,
    input supply0 id_3
);
  parameter id_6 = -1;
  logic id_7;
  module_0 modCall_1 (
      id_3,
      id_1,
      id_0
  );
  wire id_8;
  assign id_5 = 1;
endmodule
module module_3 #(
    parameter id_5 = 32'd63
) (
    input wire id_0,
    input tri1 id_1
    , id_25,
    input tri id_2,
    input supply0 id_3,
    input tri1 id_4,
    input wand _id_5,
    input wand id_6,
    input tri0 id_7,
    input wire id_8,
    input tri1 id_9,
    input tri1 id_10,
    input tri0 id_11,
    input wor id_12,
    output supply0 id_13,
    input uwire id_14,
    output supply1 id_15,
    output wor id_16,
    input wand id_17,
    output tri1 id_18,
    output supply1 id_19,
    output tri0 id_20,
    input supply1 id_21,
    input supply0 id_22,
    input tri0 id_23
    , id_26
);
  string [id_5 : (  -1  )] id_27 = "";
  module_0 modCall_1 (
      id_2,
      id_18,
      id_4
  );
  assign modCall_1.id_2 = 0;
endmodule
