
`timescale 1ns / 1ns

module test;




inverter_tb top(); 
 

`ifdef verilog

 //please enter any additional verilog stimulus in the /home/i/iliabautista/numenta/veriloga/compmemcell/compmemcell#2elib/testfixture.verilog file
`include "/home/i/iliabautista/numenta/veriloga/compmemcell/compmemcell#2elib/testfixture.verilog"

`endif

endmodule 
