
==========================================================================
finish report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
finish report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
finish report_worst_slack
--------------------------------------------------------------------------
worst slack 5.60

==========================================================================
finish report_clock_skew
--------------------------------------------------------------------------
Clock core_clock
   0.52 source latency channel_state[3][0]$_DFF_PN0_/CLK ^
  -0.54 target latency transfer_count[3][22]$_DFF_PN0_/CLK ^
   0.00 CRPR
--------------
  -0.03 setup skew


==========================================================================
finish report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: transfer_count[2][9]$_DFF_PN0_
          (removal check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 ^ input external delay
     1    0.00    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold2/I (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
     1    0.07    0.29    1.03    1.23 ^ hold2/Z (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
                                         net715 (net)
                  0.29    0.00    1.23 ^ hold1/I (gf180mcu_fd_sc_mcu9t5v0__buf_20)
   173    2.35    0.68    0.36    1.60 ^ hold1/Z (gf180mcu_fd_sc_mcu9t5v0__buf_20)
                                         net1 (net)
                  0.70    0.06    1.66 ^ transfer_count[2][9]$_DFF_PN0_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  1.66   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.11    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.02    0.01    0.01 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    16    1.07    0.39    0.29    0.30 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_0_clk (net)
                  0.40    0.04    0.34 ^ clkbuf_4_5_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    15    0.14    0.08    0.19    0.53 ^ clkbuf_4_5_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_4_5_0_clk (net)
                  0.08    0.00    0.53 ^ transfer_count[2][9]$_DFF_PN0_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.00    0.53   clock reconvergence pessimism
                          0.34    0.87   library removal time
                                  0.87   data required time
-----------------------------------------------------------------------------
                                  0.87   data required time
                                 -1.66   data arrival time
-----------------------------------------------------------------------------
                                  0.78   slack (MET)


Startpoint: src_rvalid[3] (input port clocked by core_clock)
Endpoint: src_rready[3]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 ^ input external delay
     1    0.01    0.00    0.00    0.20 ^ src_rvalid[3] (in)
                                         src_rvalid[3] (net)
                  0.00    0.00    0.20 ^ input144/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_2)
     2    0.04    0.16    0.18    0.38 ^ input144/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_2)
                                         net145 (net)
                  0.16    0.00    0.38 ^ _2513_/A1 (gf180mcu_fd_sc_mcu9t5v0__oai21_2)
     1    0.01    0.08    0.06    0.44 v _2513_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai21_2)
                                         _0746_ (net)
                  0.08    0.00    0.44 v _2514_/A2 (gf180mcu_fd_sc_mcu9t5v0__and2_2)
     1    0.01    0.05    0.15    0.59 v _2514_/Z (gf180mcu_fd_sc_mcu9t5v0__and2_2)
                                         _0145_ (net)
                  0.05    0.00    0.59 v src_rready[3]$_DFFE_PN0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  0.59   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.11    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.02    0.01    0.01 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    16    1.07    0.39    0.29    0.30 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_0_clk (net)
                  0.40    0.04    0.34 ^ clkbuf_4_9_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    17    0.15    0.09    0.19    0.53 ^ clkbuf_4_9_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_4_9_0_clk (net)
                  0.09    0.00    0.53 ^ src_rready[3]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.00    0.53   clock reconvergence pessimism
                          0.06    0.59   library hold time
                                  0.59   data required time
-----------------------------------------------------------------------------
                                  0.59   data required time
                                 -0.59   data arrival time
-----------------------------------------------------------------------------
                                  0.00   slack (MET)



==========================================================================
finish report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: channel_state[1][2]$_DFF_PN0_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 ^ input external delay
     1    0.00    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold2/I (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
     1    0.07    0.29    1.03    1.23 ^ hold2/Z (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
                                         net715 (net)
                  0.29    0.00    1.23 ^ hold1/I (gf180mcu_fd_sc_mcu9t5v0__buf_20)
   173    2.35    0.68    0.36    1.60 ^ hold1/Z (gf180mcu_fd_sc_mcu9t5v0__buf_20)
                                         net1 (net)
                  1.26    0.41    2.01 ^ channel_state[1][2]$_DFF_PN0_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
                                  2.01   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     1    0.11    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.02    0.01   10.01 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    16    1.07    0.39    0.29   10.30 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_0_clk (net)
                  0.39    0.03   10.32 ^ clkbuf_4_12_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     8    0.13    0.08    0.19   10.51 ^ clkbuf_4_12_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_4_12_0_clk (net)
                  0.08    0.00   10.51 ^ channel_state[1][2]$_DFF_PN0_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
                          0.00   10.51   clock reconvergence pessimism
                         -0.47   10.05   library recovery time
                                 10.05   data required time
-----------------------------------------------------------------------------
                                 10.05   data required time
                                 -2.01   data arrival time
-----------------------------------------------------------------------------
                                  8.04   slack (MET)


Startpoint: transfer_count[1][0]$_DFF_PN0_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: channel_state[1][2]$_DFF_PN0_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.11    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.02    0.01    0.01 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    16    1.07    0.39    0.29    0.30 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_0_clk (net)
                  0.40    0.03    0.33 ^ clkbuf_4_15_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    15    0.14    0.08    0.19    0.52 ^ clkbuf_4_15_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_4_15_0_clk (net)
                  0.08    0.00    0.52 ^ transfer_count[1][0]$_DFF_PN0_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
     5    0.06    0.25    0.55    1.07 ^ transfer_count[1][0]$_DFF_PN0_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                         transfer_count[1][0] (net)
                  0.25    0.00    1.07 ^ _2641_/A (gf180mcu_fd_sc_mcu9t5v0__addh_2)
     4    0.04    0.19    0.27    1.34 ^ _2641_/CO (gf180mcu_fd_sc_mcu9t5v0__addh_2)
                                         _1361_ (net)
                  0.19    0.00    1.34 ^ _2007_/A1 (gf180mcu_fd_sc_mcu9t5v0__and3_2)
     2    0.02    0.11    0.22    1.56 ^ _2007_/Z (gf180mcu_fd_sc_mcu9t5v0__and3_2)
                                         _0423_ (net)
                  0.11    0.00    1.56 ^ _2015_/A3 (gf180mcu_fd_sc_mcu9t5v0__and3_2)
     4    0.04    0.18    0.26    1.82 ^ _2015_/Z (gf180mcu_fd_sc_mcu9t5v0__and3_2)
                                         _0427_ (net)
                  0.18    0.00    1.82 ^ _2023_/A3 (gf180mcu_fd_sc_mcu9t5v0__and3_2)
     3    0.03    0.16    0.25    2.07 ^ _2023_/Z (gf180mcu_fd_sc_mcu9t5v0__and3_2)
                                         _0433_ (net)
                  0.16    0.00    2.07 ^ _2024_/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_4)
    10    0.11    0.22    0.24    2.31 ^ _2024_/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_4)
                                         _0434_ (net)
                  0.22    0.00    2.31 ^ _2108_/A3 (gf180mcu_fd_sc_mcu9t5v0__and4_2)
     3    0.04    0.18    0.30    2.61 ^ _2108_/Z (gf180mcu_fd_sc_mcu9t5v0__and4_2)
                                         _0491_ (net)
                  0.18    0.00    2.61 ^ _2442_/A2 (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
     1    0.01    0.09    0.27    2.88 v _2442_/ZN (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
                                         _1009_ (net)
                  0.09    0.00    2.88 v _2524_/B (gf180mcu_fd_sc_mcu9t5v0__addh_1)
     2    0.02    0.19    0.38    3.26 ^ _2524_/S (gf180mcu_fd_sc_mcu9t5v0__addh_1)
                                         _1011_ (net)
                  0.19    0.00    3.26 ^ _1455_/A3 (gf180mcu_fd_sc_mcu9t5v0__and4_2)
     4    0.05    0.23    0.33    3.58 ^ _1455_/Z (gf180mcu_fd_sc_mcu9t5v0__and4_2)
                                         _0804_ (net)
                  0.23    0.00    3.58 ^ _1471_/A1 (gf180mcu_fd_sc_mcu9t5v0__and2_2)
     2    0.02    0.10    0.19    3.77 ^ _1471_/Z (gf180mcu_fd_sc_mcu9t5v0__and2_2)
                                         _0820_ (net)
                  0.10    0.00    3.77 ^ _1472_/C (gf180mcu_fd_sc_mcu9t5v0__aoi211_2)
     1    0.02    0.20    0.15    3.92 v _1472_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi211_2)
                                         _0821_ (net)
                  0.20    0.00    3.92 v _1476_/B (gf180mcu_fd_sc_mcu9t5v0__aoi211_4)
     1    0.03    0.31    0.23    4.15 ^ _1476_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi211_4)
                                         _0825_ (net)
                  0.31    0.00    4.15 ^ _1477_/B (gf180mcu_fd_sc_mcu9t5v0__oai31_4)
     3    0.07    0.22    0.17    4.32 v _1477_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai31_4)
                                         _0826_ (net)
                  0.22    0.01    4.33 v _2297_/A3 (gf180mcu_fd_sc_mcu9t5v0__or4_2)
     1    0.01    0.11    0.34    4.67 v _2297_/Z (gf180mcu_fd_sc_mcu9t5v0__or4_2)
                                         _0629_ (net)
                  0.11    0.00    4.67 v _2304_/A1 (gf180mcu_fd_sc_mcu9t5v0__and2_2)
     1    0.01    0.05    0.14    4.81 v _2304_/Z (gf180mcu_fd_sc_mcu9t5v0__and2_2)
                                         _0978_ (net)
                  0.05    0.00    4.81 v channel_state[1][2]$_DFF_PN0_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
                                  4.81   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     1    0.11    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.02    0.01   10.01 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    16    1.07    0.39    0.29   10.30 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_0_clk (net)
                  0.39    0.03   10.32 ^ clkbuf_4_12_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     8    0.13    0.08    0.19   10.51 ^ clkbuf_4_12_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_4_12_0_clk (net)
                  0.08    0.00   10.51 ^ channel_state[1][2]$_DFF_PN0_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
                          0.00   10.51   clock reconvergence pessimism
                         -0.11   10.41   library setup time
                                 10.41   data required time
-----------------------------------------------------------------------------
                                 10.41   data required time
                                 -4.81   data arrival time
-----------------------------------------------------------------------------
                                  5.60   slack (MET)



==========================================================================
finish report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: channel_state[1][2]$_DFF_PN0_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 ^ input external delay
     1    0.00    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold2/I (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
     1    0.07    0.29    1.03    1.23 ^ hold2/Z (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
                                         net715 (net)
                  0.29    0.00    1.23 ^ hold1/I (gf180mcu_fd_sc_mcu9t5v0__buf_20)
   173    2.35    0.68    0.36    1.60 ^ hold1/Z (gf180mcu_fd_sc_mcu9t5v0__buf_20)
                                         net1 (net)
                  1.26    0.41    2.01 ^ channel_state[1][2]$_DFF_PN0_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
                                  2.01   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     1    0.11    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.02    0.01   10.01 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    16    1.07    0.39    0.29   10.30 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_0_clk (net)
                  0.39    0.03   10.32 ^ clkbuf_4_12_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     8    0.13    0.08    0.19   10.51 ^ clkbuf_4_12_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_4_12_0_clk (net)
                  0.08    0.00   10.51 ^ channel_state[1][2]$_DFF_PN0_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
                          0.00   10.51   clock reconvergence pessimism
                         -0.47   10.05   library recovery time
                                 10.05   data required time
-----------------------------------------------------------------------------
                                 10.05   data required time
                                 -2.01   data arrival time
-----------------------------------------------------------------------------
                                  8.04   slack (MET)


Startpoint: transfer_count[1][0]$_DFF_PN0_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: channel_state[1][2]$_DFF_PN0_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.11    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.02    0.01    0.01 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    16    1.07    0.39    0.29    0.30 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_0_clk (net)
                  0.40    0.03    0.33 ^ clkbuf_4_15_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    15    0.14    0.08    0.19    0.52 ^ clkbuf_4_15_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_4_15_0_clk (net)
                  0.08    0.00    0.52 ^ transfer_count[1][0]$_DFF_PN0_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
     5    0.06    0.25    0.55    1.07 ^ transfer_count[1][0]$_DFF_PN0_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                         transfer_count[1][0] (net)
                  0.25    0.00    1.07 ^ _2641_/A (gf180mcu_fd_sc_mcu9t5v0__addh_2)
     4    0.04    0.19    0.27    1.34 ^ _2641_/CO (gf180mcu_fd_sc_mcu9t5v0__addh_2)
                                         _1361_ (net)
                  0.19    0.00    1.34 ^ _2007_/A1 (gf180mcu_fd_sc_mcu9t5v0__and3_2)
     2    0.02    0.11    0.22    1.56 ^ _2007_/Z (gf180mcu_fd_sc_mcu9t5v0__and3_2)
                                         _0423_ (net)
                  0.11    0.00    1.56 ^ _2015_/A3 (gf180mcu_fd_sc_mcu9t5v0__and3_2)
     4    0.04    0.18    0.26    1.82 ^ _2015_/Z (gf180mcu_fd_sc_mcu9t5v0__and3_2)
                                         _0427_ (net)
                  0.18    0.00    1.82 ^ _2023_/A3 (gf180mcu_fd_sc_mcu9t5v0__and3_2)
     3    0.03    0.16    0.25    2.07 ^ _2023_/Z (gf180mcu_fd_sc_mcu9t5v0__and3_2)
                                         _0433_ (net)
                  0.16    0.00    2.07 ^ _2024_/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_4)
    10    0.11    0.22    0.24    2.31 ^ _2024_/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_4)
                                         _0434_ (net)
                  0.22    0.00    2.31 ^ _2108_/A3 (gf180mcu_fd_sc_mcu9t5v0__and4_2)
     3    0.04    0.18    0.30    2.61 ^ _2108_/Z (gf180mcu_fd_sc_mcu9t5v0__and4_2)
                                         _0491_ (net)
                  0.18    0.00    2.61 ^ _2442_/A2 (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
     1    0.01    0.09    0.27    2.88 v _2442_/ZN (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
                                         _1009_ (net)
                  0.09    0.00    2.88 v _2524_/B (gf180mcu_fd_sc_mcu9t5v0__addh_1)
     2    0.02    0.19    0.38    3.26 ^ _2524_/S (gf180mcu_fd_sc_mcu9t5v0__addh_1)
                                         _1011_ (net)
                  0.19    0.00    3.26 ^ _1455_/A3 (gf180mcu_fd_sc_mcu9t5v0__and4_2)
     4    0.05    0.23    0.33    3.58 ^ _1455_/Z (gf180mcu_fd_sc_mcu9t5v0__and4_2)
                                         _0804_ (net)
                  0.23    0.00    3.58 ^ _1471_/A1 (gf180mcu_fd_sc_mcu9t5v0__and2_2)
     2    0.02    0.10    0.19    3.77 ^ _1471_/Z (gf180mcu_fd_sc_mcu9t5v0__and2_2)
                                         _0820_ (net)
                  0.10    0.00    3.77 ^ _1472_/C (gf180mcu_fd_sc_mcu9t5v0__aoi211_2)
     1    0.02    0.20    0.15    3.92 v _1472_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi211_2)
                                         _0821_ (net)
                  0.20    0.00    3.92 v _1476_/B (gf180mcu_fd_sc_mcu9t5v0__aoi211_4)
     1    0.03    0.31    0.23    4.15 ^ _1476_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi211_4)
                                         _0825_ (net)
                  0.31    0.00    4.15 ^ _1477_/B (gf180mcu_fd_sc_mcu9t5v0__oai31_4)
     3    0.07    0.22    0.17    4.32 v _1477_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai31_4)
                                         _0826_ (net)
                  0.22    0.01    4.33 v _2297_/A3 (gf180mcu_fd_sc_mcu9t5v0__or4_2)
     1    0.01    0.11    0.34    4.67 v _2297_/Z (gf180mcu_fd_sc_mcu9t5v0__or4_2)
                                         _0629_ (net)
                  0.11    0.00    4.67 v _2304_/A1 (gf180mcu_fd_sc_mcu9t5v0__and2_2)
     1    0.01    0.05    0.14    4.81 v _2304_/Z (gf180mcu_fd_sc_mcu9t5v0__and2_2)
                                         _0978_ (net)
                  0.05    0.00    4.81 v channel_state[1][2]$_DFF_PN0_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
                                  4.81   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     1    0.11    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.02    0.01   10.01 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    16    1.07    0.39    0.29   10.30 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_0_clk (net)
                  0.39    0.03   10.32 ^ clkbuf_4_12_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     8    0.13    0.08    0.19   10.51 ^ clkbuf_4_12_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_4_12_0_clk (net)
                  0.08    0.00   10.51 ^ channel_state[1][2]$_DFF_PN0_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
                          0.00   10.51   clock reconvergence pessimism
                         -0.11   10.41   library setup time
                                 10.41   data required time
-----------------------------------------------------------------------------
                                 10.41   data required time
                                 -4.81   data arrival time
-----------------------------------------------------------------------------
                                  5.60   slack (MET)



==========================================================================
finish report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
finish max_slew_check_slack
--------------------------------------------------------------------------
1.5052671432495117

==========================================================================
finish max_slew_check_limit
--------------------------------------------------------------------------
2.799999952316284

==========================================================================
finish max_slew_check_slack_limit
--------------------------------------------------------------------------
0.5376

==========================================================================
finish max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
finish max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
finish max_capacitance_check_slack
--------------------------------------------------------------------------
0.2381078153848648

==========================================================================
finish max_capacitance_check_limit
--------------------------------------------------------------------------
0.2696000039577484

==========================================================================
finish max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.8832

==========================================================================
finish max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
finish max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
finish max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
finish setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
finish hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
finish report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: transfer_count[1][0]$_DFF_PN0_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: channel_state[1][2]$_DFF_PN0_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.30    0.30 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.22    0.52 ^ clkbuf_4_15_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.00    0.52 ^ transfer_count[1][0]$_DFF_PN0_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.55    1.07 ^ transfer_count[1][0]$_DFF_PN0_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.27    1.34 ^ _2641_/CO (gf180mcu_fd_sc_mcu9t5v0__addh_2)
   0.22    1.56 ^ _2007_/Z (gf180mcu_fd_sc_mcu9t5v0__and3_2)
   0.26    1.82 ^ _2015_/Z (gf180mcu_fd_sc_mcu9t5v0__and3_2)
   0.25    2.07 ^ _2023_/Z (gf180mcu_fd_sc_mcu9t5v0__and3_2)
   0.24    2.31 ^ _2024_/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_4)
   0.30    2.61 ^ _2108_/Z (gf180mcu_fd_sc_mcu9t5v0__and4_2)
   0.27    2.88 v _2442_/ZN (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
   0.38    3.26 ^ _2524_/S (gf180mcu_fd_sc_mcu9t5v0__addh_1)
   0.33    3.58 ^ _1455_/Z (gf180mcu_fd_sc_mcu9t5v0__and4_2)
   0.19    3.77 ^ _1471_/Z (gf180mcu_fd_sc_mcu9t5v0__and2_2)
   0.15    3.92 v _1472_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi211_2)
   0.23    4.15 ^ _1476_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi211_4)
   0.17    4.32 v _1477_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai31_4)
   0.34    4.67 v _2297_/Z (gf180mcu_fd_sc_mcu9t5v0__or4_2)
   0.14    4.81 v _2304_/Z (gf180mcu_fd_sc_mcu9t5v0__and2_2)
   0.00    4.81 v channel_state[1][2]$_DFF_PN0_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
           4.81   data arrival time

  10.00   10.00   clock core_clock (rise edge)
   0.00   10.00   clock source latency
   0.00   10.00 ^ clk (in)
   0.30   10.30 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.21   10.51 ^ clkbuf_4_12_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.00   10.51 ^ channel_state[1][2]$_DFF_PN0_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
   0.00   10.51   clock reconvergence pessimism
  -0.11   10.41   library setup time
          10.41   data required time
---------------------------------------------------------
          10.41   data required time
          -4.81   data arrival time
---------------------------------------------------------
           5.60   slack (MET)



==========================================================================
finish report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: active_channel_count[3]$_DFF_PN0_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: debug_active_channels[3]$_DFF_PN0_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.30    0.30 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.23    0.53 ^ clkbuf_4_9_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.01    0.53 ^ active_channel_count[3]$_DFF_PN0_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.42    0.95 v active_channel_count[3]$_DFF_PN0_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.00    0.95 v debug_active_channels[3]$_DFF_PN0_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
           0.95   data arrival time

   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.30    0.30 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.23    0.53 ^ clkbuf_4_8_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.00    0.53 ^ debug_active_channels[3]$_DFF_PN0_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.00    0.53   clock reconvergence pessimism
   0.04    0.57   library hold time
           0.57   data required time
---------------------------------------------------------
           0.57   data required time
          -0.95   data arrival time
---------------------------------------------------------
           0.38   slack (MET)



==========================================================================
finish critical path target clock latency max path
--------------------------------------------------------------------------
0.5141

==========================================================================
finish critical path target clock latency min path
--------------------------------------------------------------------------
0.5334

==========================================================================
finish critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
finish critical path delay
--------------------------------------------------------------------------
4.8068

==========================================================================
finish critical path slack
--------------------------------------------------------------------------
5.6015

==========================================================================
finish slack div critical path delay
--------------------------------------------------------------------------
116.532828

==========================================================================
finish report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             2.18e-02   3.84e-03   9.90e-08   2.57e-02  27.0%
Combinational          2.38e-02   1.54e-02   5.18e-07   3.92e-02  41.3%
Clock                  2.06e-02   9.48e-03   6.67e-07   3.01e-02  31.7%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  6.63e-02   2.87e-02   1.28e-06   9.50e-02 100.0%
                          69.8%      30.2%       0.0%
