# Logic and computer design fundamentals

![Untitled](Logic%20and%20computer%20design%20fundamentals%20126e5290981e4d10ad7dab4e845bdd25/Untitled.png)

## References

[HDLBits-Verilog Practice](https://www.notion.so/Logic-and-computer-design-fundamentals-126e5290981e4d10ad7dab4e845bdd25?pvs=21)
Logism:[https://sourceforge.net/projects/circuit/?source=typ_redirect](https://sourceforge.net/projects/circuit/?source=typ_redirect)
Logism tutorial video:[https://www.bilibili.com/video/av842668792/](https://www.bilibili.com/video/av842668792/)
Verilog:[https://www.runoob.com/w3cnote/verilog-tutorial.html](https://www.runoob.com/w3cnote/verilog-tutorial.html)

# Chap 1
Digital Systems and Information

## BCD

| Decimal | 8,4,2,1 |
| --- | --- |
| 0 | 0000 |
| 1 | 0001 |
| 2 | 0010 |
| 3 | 0011 |
| 4 | 0100 |
| 5 | 0101 |
| 6 | 0110 |
| 7 | 0111 |
| 8 | 1000 |
| 9 | 1001 |

è¶…è¿‡9çš„æ•°éƒ½æ˜¯ invalid

å¯¹äºè¶…è¿‡9çš„æ•°å­—ï¼Œå…ˆåŠ 6(0110)å†è¿›ä½ï¼Œä¿è¯æ¯å››ä½æ»¡è¶³BCD

![Untitled](Logic%20and%20computer%20design%20fundamentals%20126e5290981e4d10ad7dab4e845bdd25/Untitled%201.png)

å°†BCDç è½¬binary,åˆ™å…ˆè½¬decimalå†ç®—binary

## One-hot

## Gray

# Chap 2
Combinational Logic Circuits

![Untitled](Logic%20and%20computer%20design%20fundamentals%20126e5290981e4d10ad7dab4e845bdd25/Untitled%202.png)

![Untitled](Logic%20and%20computer%20design%20fundamentals%20126e5290981e4d10ad7dab4e845bdd25/Untitled%203.png)

## **Duality rules**

- å˜ $AND$ ä¸º $OR$ , æ·»åŠ æ‹¬å·ä¿è¯å†…å®¹è¿ç®—é¡ºåºä¸å˜
- self-dual
H=AB+AC+BC
dual H=(A+B)$\cdot$(A+C) (B+C)
- complementing functions
use DeMorganâ€™s Laws(break the line,change the sign)

## Theorem

- Minimization
$XY+\overline{X}Y=Y$
$(X+Y)(\overline {X}+Y)=Y$
- Distributive 
$X+YZ=(X+Y)(X+Z)$
- Absorption
$A+A \cdot B=A$
$A+\overline{A}B=A+B$
- Consensus
$AB+\overline{A} C+BC=AB+\overline{A}C\\=ï¼ˆA+C)(\overline A+B)=(A+C)(\overline A +B)(B+C)$

examples of computing:

![Untitled](Logic%20and%20computer%20design%20fundamentals%20126e5290981e4d10ad7dab4e845bdd25/Untitled%204.png)

æƒ³absorb $\overline Y Z, XY$, å°±ä¸»åŠ¨å¡«é¡¹æ¥è®©å‰©ä½™çš„å»å¸æ”¶

## Canonical Forms

- Boolean Expressions for a truth table
    
    SOM:sum of minterms
    
    ![Untitled](Logic%20and%20computer%20design%20fundamentals%20126e5290981e4d10ad7dab4e845bdd25/Untitled%205.png)
    
    POM:product of maxterms
    ç´¢å¼•åå‘è¯»
    
    ![Untitled](Logic%20and%20computer%20design%20fundamentals%20126e5290981e4d10ad7dab4e845bdd25/Untitled%206.png)
    
    ![Untitled](Logic%20and%20computer%20design%20fundamentals%20126e5290981e4d10ad7dab4e845bdd25/Untitled%207.png)
    
    ![Untitled](Logic%20and%20computer%20design%20fundamentals%20126e5290981e4d10ad7dab4e845bdd25/Untitled%208.png)
    
    ![Untitled](Logic%20and%20computer%20design%20fundamentals%20126e5290981e4d10ad7dab4e845bdd25/Untitled%209.png)
    
    ![Untitled](Logic%20and%20computer%20design%20fundamentals%20126e5290981e4d10ad7dab4e845bdd25/Untitled%2010.png)
    
    ![Untitled](Logic%20and%20computer%20design%20fundamentals%20126e5290981e4d10ad7dab4e845bdd25/Untitled%2011.png)
    
    ![Untitled](Logic%20and%20computer%20design%20fundamentals%20126e5290981e4d10ad7dab4e845bdd25/Untitled%2012.png)
    
    ![Untitled](Logic%20and%20computer%20design%20fundamentals%20126e5290981e4d10ad7dab4e845bdd25/Untitled%2013.png)
    

## Circuit Optimization

Gate Input Cost:

L(literal cost) / G(gate input count excluding single literal) / GN(gate input count with NOTs)

![Untitled](Logic%20and%20computer%20design%20fundamentals%20126e5290981e4d10ad7dab4e845bdd25/Untitled%2014.png)

éé—¨ä¸è¦é‡å¤æ•°

![Untitled](Logic%20and%20computer%20design%20fundamentals%20126e5290981e4d10ad7dab4e845bdd25/Untitled%2015.png)

## K-Maps

Gary-code, adjacent squares combining

![Untitled](Logic%20and%20computer%20design%20fundamentals%20126e5290981e4d10ad7dab4e845bdd25/Untitled%2016.png)

![Untitled](Logic%20and%20computer%20design%20fundamentals%20126e5290981e4d10ad7dab4e845bdd25/Untitled%2017.png)

![Untitled](Logic%20and%20computer%20design%20fundamentals%20126e5290981e4d10ad7dab4e845bdd25/Untitled%2018.png)

![Untitled](Logic%20and%20computer%20design%20fundamentals%20126e5290981e4d10ad7dab4e845bdd25/Untitled%2019.png)

![Untitled](Logic%20and%20computer%20design%20fundamentals%20126e5290981e4d10ad7dab4e845bdd25/Untitled%2020.png)

åœˆ $2^n$ ä¸ª

![Untitled](Logic%20and%20computer%20design%20fundamentals%20126e5290981e4d10ad7dab4e845bdd25/Untitled%2021.png)

å››ç»´æ³¨æ„numberä½ç½®

![Untitled](Logic%20and%20computer%20design%20fundamentals%20126e5290981e4d10ad7dab4e845bdd25/Untitled%2022.png)

Traps Example

ä¸å¯åœˆä¸­é—´4ä¸ªï¼Œå› ä¸ºå¦4ä¸ªå°åœˆå¿…ä¼šåŒ…å«ï¼ï¼ï¼

![Untitled](Logic%20and%20computer%20design%20fundamentals%20126e5290981e4d10ad7dab4e845bdd25/Untitled%2023.png)

æ­£ç¡®çš„åœˆæ³•å°±æ˜¯çº¢è‰²ï¼Œè€Œéçº¢+è“

## Donâ€™t Cares

"don't cares"å¯ä»¥åœ¨ä»¥ä¸‹æƒ…å†µä¸‹ä½¿ç”¨ï¼š

1. **è¾“å…¥ä¸å¯èƒ½å‡ºç°**ï¼šä¾‹å¦‚ï¼Œå¦‚æœæˆ‘ä»¬æœ‰ä¸€ä¸ª4ä½çš„äºŒè¿›åˆ¶è¾“å…¥ï¼Œä½†æˆ‘ä»¬çŸ¥é“åªæœ‰10ç§è¾“å…¥æ˜¯æœ‰æ•ˆçš„ï¼ˆ0000åˆ°1001ï¼‰ï¼Œé‚£ä¹ˆå…¶ä»–6ç§è¾“å…¥ï¼ˆ1010åˆ°1111ï¼‰å°±å¯ä»¥è¢«è§†ä¸º"don't cares"ã€‚
2. **è¾“å‡ºå¯¹ç³»ç»Ÿè¡Œä¸ºæ— å½±å“**ï¼šä¾‹å¦‚ï¼Œå¦‚æœæˆ‘ä»¬æ­£åœ¨è®¾è®¡ä¸€ä¸ªç³»ç»Ÿï¼Œè¯¥ç³»ç»Ÿåœ¨æŸäº›è¾“å…¥æ¡ä»¶ä¸‹çš„è¾“å‡ºå¹¶ä¸ä¼šå½±å“ç³»ç»Ÿçš„å…¶ä»–éƒ¨åˆ†ï¼Œé‚£ä¹ˆè¿™äº›è¾“å‡ºå°±å¯ä»¥è¢«è§†ä¸º"don't cares"ã€‚

![Untitled](Logic%20and%20computer%20design%20fundamentals%20126e5290981e4d10ad7dab4e845bdd25/Untitled%2024.png)

one-hot encoding

![Untitled](Logic%20and%20computer%20design%20fundamentals%20126e5290981e4d10ad7dab4e845bdd25/Untitled%2025.png)

æ›´å¤šçš„è¾“å…¥æ¢å–æ›´å¤šçš„ä¼˜åŒ–æœºä¼šå’Œæ›´å°‘çš„é—¨cost

## **Systematic Simplification**

Prime Implicant åŒ…å« $2^n$ä¸ªimplicantçš„æœ€å¤§çš„

Essential Prime Implicant å«æœ‰å…¶ä»–prime implicantæ²¡æœ‰çš„é¡¹

![Untitled](Logic%20and%20computer%20design%20fundamentals%20126e5290981e4d10ad7dab4e845bdd25/Untitled%2026.png)

![Untitled](Logic%20and%20computer%20design%20fundamentals%20126e5290981e4d10ad7dab4e845bdd25/Untitled%2027.png)

Essential Prime Implicant æ˜¯å¿…é¡»ä¼˜åŒ–çš„ï¼Œå‰©ä½™çš„æœ‰å¾ˆå¤šé€‰æ‹©æ€§

### **Quineâ€“McCluskey Algorithm**

1.**Find all prime implicants.
2.Include all essential prime implicants in the
solution
3.Select a minimum cost set of non-essential
prime implicants to cover all minterms not yet
covered:**

![Untitled](Logic%20and%20computer%20design%20fundamentals%20126e5290981e4d10ad7dab4e845bdd25/Untitled%2028.png)

## XOR

![Untitled](Logic%20and%20computer%20design%20fundamentals%20126e5290981e4d10ad7dab4e845bdd25/Untitled%2029.png)

![Untitled](Logic%20and%20computer%20design%20fundamentals%20126e5290981e4d10ad7dab4e845bdd25/Untitled%2030.png)

![Untitled](Logic%20and%20computer%20design%20fundamentals%20126e5290981e4d10ad7dab4e845bdd25/Untitled%2031.png)

![Untitled](Logic%20and%20computer%20design%20fundamentals%20126e5290981e4d10ad7dab4e845bdd25/Untitled%2032.png)

applications of odd/even functions:

![Untitled](Logic%20and%20computer%20design%20fundamentals%20126e5290981e4d10ad7dab4e845bdd25/Untitled%2033.png)

## Buffer

ä¸­ç»§å™¨

![Untitled](Logic%20and%20computer%20design%20fundamentals%20126e5290981e4d10ad7dab4e845bdd25/Untitled%2034.png)

### 3-state Buffer(0/1/z)

![Untitled](Logic%20and%20computer%20design%20fundamentals%20126e5290981e4d10ad7dab4e845bdd25/Untitled%2035.png)

![Untitled](Logic%20and%20computer%20design%20fundamentals%20126e5290981e4d10ad7dab4e845bdd25/Untitled%2036.png)

# Chap 3
Combinational Logic Design

## Combinational Circuits

### How to degisn

![Untitled](Logic%20and%20computer%20design%20fundamentals%20126e5290981e4d10ad7dab4e845bdd25/Untitled%2037.png)

example 1:

![Untitled](Logic%20and%20computer%20design%20fundamentals%20126e5290981e4d10ad7dab4e845bdd25/Untitled%2038.png)

example 2:

![Untitled](Logic%20and%20computer%20design%20fundamentals%20126e5290981e4d10ad7dab4e845bdd25/Untitled%2039.png)

ç›¸å½“äºæ˜¯4å¼ çœŸå€¼è¡¨åˆ†åˆ«å»è¯»

![Untitled](Logic%20and%20computer%20design%20fundamentals%20126e5290981e4d10ad7dab4e845bdd25/Untitled%2040.png)

å¤šè¾“å‡ºçš„ä¼˜åŒ–ï¼Œè”åˆ

![Untitled](Logic%20and%20computer%20design%20fundamentals%20126e5290981e4d10ad7dab4e845bdd25/Untitled%2041.png)

![Untitled](Logic%20and%20computer%20design%20fundamentals%20126e5290981e4d10ad7dab4e845bdd25/Untitled%2042.png)

## Technology Parameters

### Fan-in

![Untitled](Logic%20and%20computer%20design%20fundamentals%20126e5290981e4d10ad7dab4e845bdd25/Untitled%2043.png)

![Untitled](Logic%20and%20computer%20design%20fundamentals%20126e5290981e4d10ad7dab4e845bdd25/Untitled%2044.png)

### Fan-out

![Untitled](Logic%20and%20computer%20design%20fundamentals%20126e5290981e4d10ad7dab4e845bdd25/Untitled%2045.png)

![Untitled](Logic%20and%20computer%20design%20fundamentals%20126e5290981e4d10ad7dab4e845bdd25/Untitled%2046.png)

### Propagation Delay

![Untitled](Logic%20and%20computer%20design%20fundamentals%20126e5290981e4d10ad7dab4e845bdd25/Untitled%2047.png)

![Untitled](Logic%20and%20computer%20design%20fundamentals%20126e5290981e4d10ad7dab4e845bdd25/Untitled%2048.png)

åŒºåˆ«propagation delay å’Œ transition time

![Untitled](Logic%20and%20computer%20design%20fundamentals%20126e5290981e4d10ad7dab4e845bdd25/Untitled%2049.png)

Delay Models

![Untitled](Logic%20and%20computer%20design%20fundamentals%20126e5290981e4d10ad7dab4e845bdd25/Untitled%2050.png)

![Untitled](Logic%20and%20computer%20design%20fundamentals%20126e5290981e4d10ad7dab4e845bdd25/Untitled%2051.png)

![Untitled](Logic%20and%20computer%20design%20fundamentals%20126e5290981e4d10ad7dab4e845bdd25/Untitled%2052.png)

Transport delayå°±è®¤ä¸ºoutputå’Œinputæ°¸è¿œé—´éš”å›ºå®šçš„æ—¶é—´å·®

Inertial delayå°±è®¤ä¸º inputè¿˜è¦æ»¡è¶³ä¸€å®šçš„rejection timeï¼Œè¿‡çŸ­çš„inputä¼šè¢«è¿‡æ»¤æ‰

æœ€åå»¶è¿Ÿçš„è®¡ç®—

![Untitled](Logic%20and%20computer%20design%20fundamentals%20126e5290981e4d10ad7dab4e845bdd25/Untitled%2053.png)

å»¶è¿Ÿçš„å…¸ä¾‹

![Untitled](Logic%20and%20computer%20design%20fundamentals%20126e5290981e4d10ad7dab4e845bdd25/Untitled%2054.png)

![Untitled](Logic%20and%20computer%20design%20fundamentals%20126e5290981e4d10ad7dab4e845bdd25/Untitled%2055.png)

![Untitled](Logic%20and%20computer%20design%20fundamentals%20126e5290981e4d10ad7dab4e845bdd25/Untitled%2056.png)

æ¶ˆé™¤æ¯›åˆºï¼ æ·»é¡¹

![Untitled](Logic%20and%20computer%20design%20fundamentals%20126e5290981e4d10ad7dab4e845bdd25/Untitled%2057.png)

## Technology Mapping

### NAND Mapping

ä¸éé—¨æ˜¯ä¸‡èƒ½é—¨ï¼Œå¯ä»¥æ›¿æ¢AND OR, éé—¨åŒæ ·æ˜¯ç¡¬ä»¶ä¸Šå¯ç”±ä¸éé—¨ç»„æˆ

![Untitled](Logic%20and%20computer%20design%20fundamentals%20126e5290981e4d10ad7dab4e845bdd25/Untitled%2058.png)

ä¸¤ä¸ªè¿ç»­çš„éé—¨ å¯ä»¥ä¼˜åŒ–æˆå¯¼çº¿ï¼Œè¾“å‡ºæœ‰äº¤å‰å£çš„éé—¨ï¼Œå¯ä»¥æŠŠéé—¨æ¨è¿‡å»å†ä¸¤ä¸¤æ¶ˆ

![Untitled](Logic%20and%20computer%20design%20fundamentals%20126e5290981e4d10ad7dab4e845bdd25/Untitled%2059.png)

## Function Blocks

### Enabling Function

![Untitled](Logic%20and%20computer%20design%20fundamentals%20126e5290981e4d10ad7dab4e845bdd25/Untitled%2060.png)

ä¸ä¸‰æ€é—¨çš„åŒºåˆ«ï¼š

ä¸‰æ€é—¨çš„ENæ˜¯åœ¨ä¸­é—´ï¼Œä½¿å…¶Hi-Z or notï¼›

Enabling Functionçš„ENæ˜¯ä½œä¸ºä¿¡å·è¾“å…¥ï¼Œå†³å®šæœ€åè¾“å‡ºçŠ¶æ€ï¼ˆå³EN=1ï¼Œç”±Xå†³å®šï¼›EN=0ï¼Œåˆ™ä¸€å®šæ˜¯0ï¼‰

![Untitled](Logic%20and%20computer%20design%20fundamentals%20126e5290981e4d10ad7dab4e845bdd25/Untitled%2061.png)

### Decoder

![Untitled](Logic%20and%20computer%20design%20fundamentals%20126e5290981e4d10ad7dab4e845bdd25/Untitled%2062.png)

![Untitled](Logic%20and%20computer%20design%20fundamentals%20126e5290981e4d10ad7dab4e845bdd25/Untitled%2063.png)

![Untitled](Logic%20and%20computer%20design%20fundamentals%20126e5290981e4d10ad7dab4e845bdd25/Untitled%2064.png)

Top-Down Design

![Untitled](Logic%20and%20computer%20design%20fundamentals%20126e5290981e4d10ad7dab4e845bdd25/Untitled%2065.png)

å±‚æ¬¡åŒ–è®¾è®¡ï¼Œç”¨å…±äº«é¡¹å¯ä»¥å‡å°‘cost

![Untitled](Logic%20and%20computer%20design%20fundamentals%20126e5290981e4d10ad7dab4e845bdd25/Untitled%2066.png)

å¸¦Enableçš„decoder
å¯ä»¥è§†ä½œé€‰æ‹©Eçš„ä¿¡å·ä»å“ªè·¯å‡ºå»
å®ç°ä¿¡å·åˆ†ç¦»å™¨

![Untitled](Logic%20and%20computer%20design%20fundamentals%20126e5290981e4d10ad7dab4e845bdd25/Untitled%2067.png)

---

Bottom-UP Design

![Untitled](Logic%20and%20computer%20design%20fundamentals%20126e5290981e4d10ad7dab4e845bdd25/Untitled%2068.png)

---

example

![Untitled](Logic%20and%20computer%20design%20fundamentals%20126e5290981e4d10ad7dab4e845bdd25/Untitled%2069.png)

![Untitled](Logic%20and%20computer%20design%20fundamentals%20126e5290981e4d10ad7dab4e845bdd25/Untitled%2070.png)

### Encoder

- One-hot to binary
decimal-to-BCD
    
    åˆ©ç”¨one-hotå¯ä»¥è§£å†³å¤šä¿¡å·çš„çœŸå€¼é—®é¢˜
    
    ![Untitled](Logic%20and%20computer%20design%20fundamentals%20126e5290981e4d10ad7dab4e845bdd25/Untitled%2071.png)
    
    ä¸‹é¢çš„e.gé™¤äº†èƒ½ç¼–ç çš„1ï¼Œ2ï¼Œ4å…¶ä½™éƒ½æ˜¯Don't cares
    
    ![Untitled](Logic%20and%20computer%20design%20fundamentals%20126e5290981e4d10ad7dab4e845bdd25/Untitled%2072.png)
    
    è¿™ç§one-hotç¼–ç å¯ä»¥ä¸ç”¨K-mapï¼Œç›´æ¥è¯»é‚£ä¸ªONEå¯¹åº”çš„ä¿¡å·,ä½†å¯èƒ½å¹¶éæœ€ä¼˜è§£ï¼
    

---

- Priority Encoder
    
    ![Untitled](Logic%20and%20computer%20design%20fundamentals%20126e5290981e4d10ad7dab4e845bdd25/Untitled%2073.png)
    
    æ‰€è°“ä¼˜å…ˆçº§ï¼Œé«˜çš„ä¿¡å·ä¸º1ï¼Œå…¶ä½™å…¨æ— æ‰€è°“(X)
    
    ![Untitled](Logic%20and%20computer%20design%20fundamentals%20126e5290981e4d10ad7dab4e845bdd25/Untitled%2074.png)
    
    ![Untitled](Logic%20and%20computer%20design%20fundamentals%20126e5290981e4d10ad7dab4e845bdd25/Untitled%2075.png)
    

### MUX

![Untitled](Logic%20and%20computer%20design%20fundamentals%20126e5290981e4d10ad7dab4e845bdd25/Untitled%2076.png)

ä¸¤ç§ä¿¡å·ï¼šè¾“å…¥ä¿¡å·ï¼Œé€‰æ‹©ä¿¡å·

![Untitled](Logic%20and%20computer%20design%20fundamentals%20126e5290981e4d10ad7dab4e845bdd25/Untitled%2077.png)

![Untitled](Logic%20and%20computer%20design%20fundamentals%20126e5290981e4d10ad7dab4e845bdd25/Untitled%2078.png)

å°†nä¸ªé€‰æ‹©ä¿¡å·decodeæˆ $2^n$ ä¸ªï¼Œå»å’Œ $I_n$ ANDèµ·æ¥

![Untitled](Logic%20and%20computer%20design%20fundamentals%20126e5290981e4d10ad7dab4e845bdd25/Untitled%2079.png)

![Untitled](Logic%20and%20computer%20design%20fundamentals%20126e5290981e4d10ad7dab4e845bdd25/Untitled%2080.png)

å¯¹äºå‘é‡çš„é€‰æ‹©ï¼š

![Untitled](Logic%20and%20computer%20design%20fundamentals%20126e5290981e4d10ad7dab4e845bdd25/Untitled%2081.png)

ä¸€ä½ä¸€ä½é€‰æ‹©

---

å¦ç±»éƒ¨ç½²-åˆ©ç”¨ä¸‰æ€é—¨çš„Enable

![Untitled](Logic%20and%20computer%20design%20fundamentals%20126e5290981e4d10ad7dab4e845bdd25/Untitled%2082.png)

![Untitled](Logic%20and%20computer%20design%20fundamentals%20126e5290981e4d10ad7dab4e845bdd25/Untitled%2083.png)

åˆ©ç”¨ä¸‰æ€é—¨æœ€å¥½æ˜¯å¤šæ¬¡ç­›é€‰

---

åº”ç”¨ï¼š

![Untitled](Logic%20and%20computer%20design%20fundamentals%20126e5290981e4d10ad7dab4e845bdd25/Untitled%2084.png)

---

Example:Gray to Binary

![Untitled](Logic%20and%20computer%20design%20fundamentals%20126e5290981e4d10ad7dab4e845bdd25/Untitled%2085.png)

![Untitled](Logic%20and%20computer%20design%20fundamentals%20126e5290981e4d10ad7dab4e845bdd25/Untitled%2086.png)

æˆ‘ä»¬é‡æ–°åˆ†é…ä¸€ä¸‹çœŸå€¼è¡¨ï¼Œæœ€å¼€å§‹æ˜¯æ ¹æ®xyzæ¥å†™å‡ºå¯¹åº”æ ¼é›·ç ï¼›ç°åœ¨æˆ‘ä»¬æŠŠæ ¼é›·ç ä½œä¸ºè¾“å…¥ï¼Œå†™å‡ºå¯¹åº”xyzçš„çœŸå€¼è¡¨

![Untitled](Logic%20and%20computer%20design%20fundamentals%20126e5290981e4d10ad7dab4e845bdd25/Untitled%2087.png)

![Untitled](Logic%20and%20computer%20design%20fundamentals%20126e5290981e4d10ad7dab4e845bdd25/Untitled%2088.png)

å°†ABä½œä¸ºé€‰æ‹©ä¿¡å·ï¼ŒCæ¥å…¥æ¥é™ç»´

![Untitled](Logic%20and%20computer%20design%20fundamentals%20126e5290981e4d10ad7dab4e845bdd25/Untitled%2089.png)

---

![Untitled](Logic%20and%20computer%20design%20fundamentals%20126e5290981e4d10ad7dab4e845bdd25/Untitled%2090.png)

## Arithmetic Functions

è®¾è®¡æ€è·¯ï¼šè¿­ä»£ç»„åˆ

![Untitled](Logic%20and%20computer%20design%20fundamentals%20126e5290981e4d10ad7dab4e845bdd25/Untitled%2091.png)

### Adder

![Untitled](Logic%20and%20computer%20design%20fundamentals%20126e5290981e4d10ad7dab4e845bdd25/Untitled%2092.png)

![Untitled](Logic%20and%20computer%20design%20fundamentals%20126e5290981e4d10ad7dab4e845bdd25/Untitled%2093.png)

![Untitled](Logic%20and%20computer%20design%20fundamentals%20126e5290981e4d10ad7dab4e845bdd25/Untitled%2094.png)

![Untitled](Logic%20and%20computer%20design%20fundamentals%20126e5290981e4d10ad7dab4e845bdd25/Untitled%2095.png)

æ„é€ å¾ˆç®€å•ï¼Œä½†æ˜¯è¿™ç§Rippleå‹è®¡ç®—å¤ªæ…¢ï¼Œä¸€ç‚¹ä¸€ç‚¹ä»ä½åˆ°é«˜è®¡ç®—ã€‚
åŸå› å°±æ˜¯Ciçš„ä¼ é€’ï¼Œäºæ˜¯æˆ‘ä»¬è€ƒè™‘å…ˆç®—æœ¬åœ°å¯ç®—çš„éƒ¨åˆ†

---

CLA

![Untitled](Logic%20and%20computer%20design%20fundamentals%20126e5290981e4d10ad7dab4e845bdd25/Untitled%2096.png)

![Untitled](Logic%20and%20computer%20design%20fundamentals%20126e5290981e4d10ad7dab4e845bdd25/Untitled%2097.png)

![Untitled](Logic%20and%20computer%20design%20fundamentals%20126e5290981e4d10ad7dab4e845bdd25/Untitled%2098.png)

![Untitled](Logic%20and%20computer%20design%20fundamentals%20126e5290981e4d10ad7dab4e845bdd25/Untitled%2099.png)

åå…­ä½å°±æ‹†æˆå››ä¸ªä¸€ç»„ï¼Œç»„å†…CLAï¼Œç»„é—´è¡Œæ³¢è¿›ä½

![Untitled](Logic%20and%20computer%20design%20fundamentals%20126e5290981e4d10ad7dab4e845bdd25/Untitled%20100.png)

### Subtractor

åç å®šä¹‰ï¼š $(r-1)^n-N$

è¡¥ç å®šä¹‰ï¼š $r^n-N$

æ±‚åç ï¼šæŒ‰ä½æ±‚å

æ±‚è¡¥ç ï¼š

â‘ å¯ä»¥ç”¨åç +1

æˆ–è€…

â‘¡
å…ˆæ‰¾åˆ°copyå³è¾¹è¿ç»­çš„0ç›´åˆ°ç¬¬ä¸€ä¸ª1
ç„¶åæŠŠå‰é¢çš„digitå–å

![Untitled](Logic%20and%20computer%20design%20fundamentals%20126e5290981e4d10ad7dab4e845bdd25/Untitled%20101.png)

---

ç”¨è¡¥ç åšå‡æ³•ï¼š

![Untitled](Logic%20and%20computer%20design%20fundamentals%20126e5290981e4d10ad7dab4e845bdd25/Untitled%20102.png)

å¦‚æœM-Nå¤Ÿå‡ï¼Œé‚£ä¹ˆæœ€ååŠ ä¸Š $2^n$ä¹Ÿæ— æ‰€è°“ï¼Œå› ä¸ºç›¸å½“äºæœ€é«˜ä½çš„carry( $2^n$ä½ä¸€å®šæœ‰carry-in )è¢«èˆå»ï¼ˆæ€»ä½æ•°æœ‰é™ï¼ŒåŒä½™åŸç†ï¼‰

å¦‚æœM-Nä¸å¤Ÿï¼Œé‚£ä¹ˆè¯´æ˜æœ€åç»“æœæ²¡æœ‰ $2^n$ä½çš„carryï¼Œé‚£ä¹ˆå°±è¿›è¡Œç»“æœä¿®æ­£ï¼Œæ±‚ç»“æœçš„è¡¥ç ï¼Œå¹¶markä¸ºè´Ÿæ•°

### Signed Integer Arithmetic

![Untitled](Logic%20and%20computer%20design%20fundamentals%20126e5290981e4d10ad7dab4e845bdd25/Untitled%20103.png)

![Untitled](Logic%20and%20computer%20design%20fundamentals%20126e5290981e4d10ad7dab4e845bdd25/Untitled%20104.png)

é€šè¿‡å¯¹ç¬¦å·ä½å’Œæ“ä½œç¬¦ åš å¥‡å‡½æ•° æ¥åˆ¤æ–­ å±äºåŒç¬¦å·æ•°è¿˜æ˜¯å¼‚ç¬¦å·æ•°

åŒç¬¦å·å¤„ç†ç®€å•ï¼ŒåŠ æ³•å¤„ç†ç»å¯¹å€¼å åŠ ä¸Šç¬¦å·ä½

å¼‚ç¬¦å·ï¼š

![Untitled](Logic%20and%20computer%20design%20fundamentals%20126e5290981e4d10ad7dab4e845bdd25/Untitled%20105.png)

å˜åŠ ä¸ºå‡ï¼Œç„¶åçœ‹æœ‰æ²¡æœ‰borrowä½ï¼Œæœ‰çš„è¯ï¼š
æŠŠç»“æœå–è¡¥ç ï¼ŒåŒæ—¶ç¬¦å·ä½ä¸è¢«å‡æ•°ç›¸å

æ²¡æœ‰borrowä½åˆ™ï¼š

ç»“æœä¸ç”¨å–è¡¥ç ï¼Œç¬¦å·ä½ä¸è¢«å‡æ•°ç›¸åŒ

### Signed Integer and Signed 2â€™s Complement conversion

ç”±è¡¥ç è½¬æ¢æˆç¬¦å·æ•°ï¼š

â‘ 

è´Ÿæ•°ï¼Œå…ˆæ±‚è¡¥ç å¾—ç»å¯¹å€¼ç„¶åï¼‹ç¬¦å·

![Untitled](Logic%20and%20computer%20design%20fundamentals%20126e5290981e4d10ad7dab4e845bdd25/Untitled%20106.png)

â‘¡

è´Ÿæƒé‡

ç›¸å½“äºä¸€å¥—å…¬å¼å®Œæˆ æ— è®ºæ­£è´Ÿæ•°çš„è½¬æ¢

![Untitled](Logic%20and%20computer%20design%20fundamentals%20126e5290981e4d10ad7dab4e845bdd25/Untitled%20107.png)

æŠŠç¬¦å·ä½ç»™ä¸Šæ„ä¹‰ $-2^{n-1}$ï¼Œå…¶ä½™ä½æ­£å¸¸æ±‚å’Œ

å†ä¹Ÿä¸ç”¨åˆ†åˆ«ç¬¦å·å’Œæ•°å­—ï¼Œå…¨éƒ¨æ‹¿æ¥ç”¨ç»Ÿä¸€çš„ç®—æ³•ä¸€èµ·ç®—ï¼

### ç¬¦å·æ•°æ‰©å±•

![Untitled](Logic%20and%20computer%20design%20fundamentals%20126e5290981e4d10ad7dab4e845bdd25/Untitled%20108.png)

ä½æ•°å¯¹é½æ—¶ï¼Œæ•´æ•°æ‰©å±•0ï¼Œè´Ÿæ•°æ‰©å±•1

### è¡¥ç èƒ½è¡¨ç¤ºæ•°çš„èŒƒå›´

ä¸Šé™: $2^{n-1}-1$

ä¸‹é™: $-2^{n-1}$

æ‰€ä»¥ä¼šæœ‰æº¢å‡ºçš„æƒ…å†µ:

![Untitled](Logic%20and%20computer%20design%20fundamentals%20126e5290981e4d10ad7dab4e845bdd25/Untitled%20109.png)

å¦‚æœMï¼ŒNçš„ç¬¦å·ä½ç›¸åŒï¼Œä½†ç»“æœå´å’Œä»–ä»¬ä¸åŒï¼Œåˆ™è¯´æ˜å‘ç”Ÿäº†overflowï¼Œå’Œæœ‰æ²¡æœ‰carry-inæ— å…³

è€ŒMï¼ŒNç¬¦å·ä¸åŒï¼Œä¸å¯èƒ½overflow

### ç”µè·¯è¡¨ç¤º

![Untitled](Logic%20and%20computer%20design%20fundamentals%20126e5290981e4d10ad7dab4e845bdd25/Untitled%20110.png)

åˆ©ç”¨Så†³å®šæ˜¯åŠ æ³•è¿˜æ˜¯å‡æ³•

ç„¶åå°†Sä¼ å…¥C0ï¼Œå®Œç¾è§£å†³ä»åç åˆ°è¡¥ç çš„è½¬æ¢

ä¸Šä¸‹æº¢æ£€æµ‹ï¼š

![Untitled](Logic%20and%20computer%20design%20fundamentals%20126e5290981e4d10ad7dab4e845bdd25/Untitled%20111.png)

![Untitled](Logic%20and%20computer%20design%20fundamentals%20126e5290981e4d10ad7dab4e845bdd25/Untitled%20112.png)

æœ€ç®€å•æ–¹æ³•ï¼š

æˆ‘ä»¬å°†äº”ä¸ªå˜é‡ï¼Œå»æ‰¾overflowä¹‹é—´çš„å‡½æ•°å…³ç³»

![Untitled](Logic%20and%20computer%20design%20fundamentals%20126e5290981e4d10ad7dab4e845bdd25/Untitled%20113.png)

å³æœ€ä¼˜æ˜¯ $C_{in} \oplus C_{out}$

### ä¸€äº›å¯¹æ¯”

æ— ç¬¦å·æ•°å’Œæœ‰ç¬¦å·æ•°å‡æ³•ä¸­ï¼Œéƒ½ç”¨åˆ°äº†è¡¥ç æ¥å˜å‡ä¸ºåŠ ï¼Œä½†æ˜¯åŸç†ä¸åŒï¼Œç°å¯¹æ¯”å¦‚ä¸‹ï¼š

1ï¼‰æ— ç¬¦å·æ•°è®¡ç®—ä¸­ï¼Œå‡å»ä¸€ä¸ªæ•°ç­‰äºåŠ ä¸Šè¿™ä¸ªæ•°çš„è¡¥ç ï¼Œå…¶åŸç†æ˜¯æ¨¡Nç³»ç»Ÿä¸­çš„åŒä½™åŸç†ã€‚ä¾‹å¦‚ï¼Œæ¨¡2çš„ä¸‰æ¬¡æ–¹ç³»ç»Ÿä¸­ï¼Œ011â€“010â‰¡011+110â‰¡001ï¼Œå…¶ä¸­ï¼Œâ€“010å’Œ110åœ¨mod 2çš„ä¸‰æ¬¡æ–¹ä¸‹åŒä½™ï¼Œè¿ç®—é‡‡ç”¨åŒä½™ç¬¦å·â‰¡ã€‚

2ï¼‰æœ‰ç¬¦å·æ•°è®¡ç®—ä¸­ï¼Œå‡å»ä¸€ä¸ªæ•°ç­‰äºåŠ ä¸Šè¿™ä¸ªæ•°çš„è¡¥ç ï¼Œå…¶åŸç†æ˜¯å‡å»ä¸€ä¸ªæ•°ç­‰äºåŠ ä¸Šè¿™ä¸ªæ•°çš„ç›¸åæ•°ã€‚å› ä¸ºåœ¨è¡¥ç ç¼–ç ä¸­ï¼Œç›¸åæ•°äº’ä¸ºè¡¥ç å…³ç³»ã€‚ä¾‹å¦‚ï¼Œ011-010=011+110=001ï¼Œå…¶ä¸­ï¼Œ010(è¡¨ç¤º+2)å’Œ110ï¼ˆè¡¨ç¤º-2ï¼‰äº’ä¸ºç›¸åæ•°ï¼Œè¿ç®—é‡‡ç”¨ç­‰å·=ã€‚

# Chap 4
Sequential Circuits

## å¼•ä¾‹

![Untitled](Logic%20and%20computer%20design%20fundamentals%20126e5290981e4d10ad7dab4e845bdd25/Untitled%20114.png)

![Untitled](Logic%20and%20computer%20design%20fundamentals%20126e5290981e4d10ad7dab4e845bdd25/Untitled%20115.png)

å•ä¸€çš„Rã€Så˜é‡æ— æ³•çœŸæ­£å†³å®šQçš„çŠ¶æ€ï¼Œè¿˜è¦å–å†³äºå†…éƒ¨çš„ä¸Šä¸€ä¸ªçŠ¶æ€ã€‚

## Latch ï¼ˆé”å­˜å™¨ï¼‰

![Untitled](Logic%20and%20computer%20design%20fundamentals%20126e5290981e4d10ad7dab4e845bdd25/Untitled%20116.png)

![Untitled](Logic%20and%20computer%20design%20fundamentals%20126e5290981e4d10ad7dab4e845bdd25/Untitled%20117.png)

æ¯ä¸ªé—¨ç”µè·¯éƒ½æœ‰ä¸€ä¸ªç‹¬ç«‹çš„ç”µæºï¼Œæ‰€ä»¥å‘å…‰ä¸æ˜¯ä¾é è¾“å…¥çš„ç”µæºï¼›ï¼ˆä¸æ˜¯æ°¸åŠ¨

![Untitled](Logic%20and%20computer%20design%20fundamentals%20126e5290981e4d10ad7dab4e845bdd25/Untitled%20118.png)

ä¸¤ä¸ªç¨³å®šæ€ï¼ŒæŒç»­ç»´æŒç¨³å®šçŠ¶æ€ï¼ŒåŒæ—¶SRæ”¹å˜æ—¶çŠ¶æ€å‘ç”Ÿæ”¹å˜

---

![Untitled](Logic%20and%20computer%20design%20fundamentals%20126e5290981e4d10ad7dab4e845bdd25/Untitled%20119.png)

å¦‚æœSRåŒç½®ä½ï¼Œé‚£ä¹ˆå°±ä¼šå‘ç”Ÿéœ‡è¡ï¼Œæœ€åå¾—åˆ°ä¸€ä¸ªæœªçŸ¥çŠ¶æ€

![Untitled](Logic%20and%20computer%20design%20fundamentals%20126e5290981e4d10ad7dab4e845bdd25/Untitled%20120.png)

---

äºšç¨³æ€

![Untitled](Logic%20and%20computer%20design%20fundamentals%20126e5290981e4d10ad7dab4e845bdd25/Untitled%20121.png)

ç»™çš„ä¿¡å·æ—¶é—´è¿‡çŸ­ï¼Œå°±ä¼šæ„å¤–å¤„äºäºšç¨³æ€ï¼Œè€Œäºšç¨³æ€å¹¶ä¸ç¨³å®šä¹Ÿä¼šé€ æˆæœªçŸ¥çŠ¶æ€

---

### Synchronous Circuit

![Untitled](Logic%20and%20computer%20design%20fundamentals%20126e5290981e4d10ad7dab4e845bdd25/Untitled%20122.png)

å¤š ä¸é çš„å¤„ç†ï¼Œè®©çŠ¶æ€è°ƒæ•´å’ŒCçš„ä¸€å®šé¢‘ç‡åŒæ­¥ï¼Œè€Œä¸æ˜¯SRæ”¹å˜å°±é©¬ä¸Šæ”¹å˜QçŠ¶æ€

### D Latch

![Untitled](Logic%20and%20computer%20design%20fundamentals%20126e5290981e4d10ad7dab4e845bdd25/Untitled%20123.png)

å•è¾“å…¥çš„ä¿¡å·ï¼Œé”å­˜çš„ä¿¡å·å°±æ˜¯D

## Flip-Flops

latchæƒ…å†µä¸‹ ä¼šå‘ç”Ÿç©ºç¿»ç°è±¡

æ‰€ä»¥å¼•å…¥flip-flop

### S-R Master-Slave Flip-Flop

Master è¿›è¡Œç½®ä½ä¿¡å·çš„é‡‡æ ·

Slave æ¥å†³å®šQçš„çŠ¶æ€

ä¸¤è€…å·¥ä½œåœ¨ä¸åŒçš„æ—¶é—´ç‰‡åŒº

![Untitled](Logic%20and%20computer%20design%20fundamentals%20126e5290981e4d10ad7dab4e845bdd25/Untitled%20124.png)

problemï¼š1s catching

ç½®ä½ä¿¡å·ç¨å¾®æœ‰äº›æŠ–åŠ¨æ¯›åˆºï¼Œéƒ½ä¼šäº§ç”Ÿé”™è¯¯ä¿¡å·ä¸”éš¾ä»¥ä¿®æ­£

![Untitled](Logic%20and%20computer%20design%20fundamentals%20126e5290981e4d10ad7dab4e845bdd25/Untitled%20125.png)

### D-Edge-Triggered

ç”¨D latchæ›¿æ¢æ‰SRï¼›å› ä¸ºåªè¦åœ¨è¿›å…¥Slaveå‰å›åˆ°æ­£ç¡®çŠ¶æ€å°±è¡Œï¼Œå…³é”®å°±åœ¨é«˜ä½ç”µå¹³è½¬æ¢çš„Edge

![Untitled](Logic%20and%20computer%20design%20fundamentals%20126e5290981e4d10ad7dab4e845bdd25/Untitled%20126.png)

è¿™ä¸ªæ˜¯ä¸»ä»ç±»å‹çš„D-edge-triggered

---

![Untitled](Logic%20and%20computer%20design%20fundamentals%20126e5290981e4d10ad7dab4e845bdd25/Untitled%20127.png)

è¿™æ˜¯å¸¦SRé¢„ç½®ä½çš„ï¼Œæ­£è¾¹æ²¿è§¦å‘

### J-K Flip-Flop

JKå°±æ˜¯å‡çº§ç‰ˆçš„SRï¼Œåœ¨ä¿ç•™äº† 00,01,10çš„åŠŸèƒ½å‰æä¸‹ï¼Œå°†åŸæ¥æœªçŸ¥æ€çš„11å˜ä¸ºäº† $Q(t+1)=\bar {Q(t)}$

ç‰¹å¾æ–¹ç¨‹ï¼š

$Q(t+1)=J\bar Q+\bar KQ$

æ¿€åŠ±æ–¹ç¨‹ï¼š

$J=Q(t+1)+Q(t)\\K=\bar{Q(t+1)}+\bar{Q(t)}$

### T Flip-Flop

ç›¸å½“äºä¸€ä¸ªè®¡æ•°å™¨ï¼Œclkåˆ°edgeå°±åŠ ä¸€

ç‰¹å¾æ–¹ç¨‹ï¼š

$Q(t+1)=Q(t)\oplus T$

æ¿€åŠ±æ–¹ç¨‹ï¼š

$T=Q(t)\oplus Q(t+1)$

## Flip-Flop Timing Parameters æ—¶é—´å‚æ•°

![Untitled](Logic%20and%20computer%20design%20fundamentals%20126e5290981e4d10ad7dab4e845bdd25/Untitled%20128.png)

å¯¹äºè¾¹ç¼˜è§¦å‘å™¨ï¼Œå¿…é¡»ç»™å®šä¸€å®šæ—¶é—´çš„time to setup or holdï¼Œè¿™æ ·æ•°æ®æ‰èƒ½ç¨³å®šå­˜å‚¨ï¼Œä¸ç„¶å°±ä¼šè¿›å…¥äºšç¨³æ€

![Untitled](Logic%20and%20computer%20design%20fundamentals%20126e5290981e4d10ad7dab4e845bdd25/Untitled%20129.png)

![Untitled](Logic%20and%20computer%20design%20fundamentals%20126e5290981e4d10ad7dab4e845bdd25/Untitled%20130.png)

## Sequential Circuit Analysis

### å››å¤§æ–¹ç¨‹

**è§¦å‘å™¨çš„è¾“å…¥æ–¹ç¨‹(flip-flop input equation)**Â 

è¡¨ç¤º è§¦å‘å™¨çš„D/SR/JK/Tç«¯ å’Œ å…¶ä»–ä¿¡å·çš„é€»è¾‘å…³ç³»

**è¾“å‡ºæ–¹ç¨‹ï¼ˆoutput equationï¼‰**

è¡¨ç¤º è¾“å‡ºä¿¡å·Yçš„é€»è¾‘

**çŠ¶æ€æ–¹ç¨‹ï¼ˆnext-state equation)**

è¡¨ç¤º $Q(t+1)=F(Q(t),X,D)$çš„é€»è¾‘

**æ¿€åŠ±æ–¹ç¨‹ï¼ˆexcitation equationï¼‰**

è¡¨ç¤º ä» $Q(t)åˆ°Q(t+1)$,D/SR/JK/Tç«¯éœ€è¦çš„å€¼
$D=F(Q(t),X)$

ä¸€èˆ¬æ˜¯ä¸¤è¾“å…¥ä¸¤è¾“å‡ºï¼ˆä¸¤ä¸ªå¤–éƒ¨ä¿¡å·ï¼Œä¸¤ä¸ªå†…éƒ¨ä¿¡å·ï¼‰

ä¸€å…±è¦åˆ†æä¸‰ä¸ªæ–¹ç¨‹

![Untitled](Logic%20and%20computer%20design%20fundamentals%20126e5290981e4d10ad7dab4e845bdd25/Untitled%20131.png)

---

### E.g.1

![Untitled](Logic%20and%20computer%20design%20fundamentals%20126e5290981e4d10ad7dab4e845bdd25/Untitled%20132.png)

![Untitled](Logic%20and%20computer%20design%20fundamentals%20126e5290981e4d10ad7dab4e845bdd25/Untitled%20133.png)

### State Table

![Untitled](Logic%20and%20computer%20design%20fundamentals%20126e5290981e4d10ad7dab4e845bdd25/Untitled%20134.png)

![Untitled](Logic%20and%20computer%20design%20fundamentals%20126e5290981e4d10ad7dab4e845bdd25/Untitled%20135.png)

### State Diagram

![Untitled](Logic%20and%20computer%20design%20fundamentals%20126e5290981e4d10ad7dab4e845bdd25/Untitled%20136.png)

![Untitled](Logic%20and%20computer%20design%20fundamentals%20126e5290981e4d10ad7dab4e845bdd25/Untitled%20137.png)

æœ‰å‘å¼§ä¸Šè¡¨ç¤ºäº†çŠ¶æ€åˆ‡æ¢æ—¶çš„è¾“å…¥é‡ï¼›
ç„¶åè¾“å‡ºç»“æœæœ‰ä¸¤ç§è¡¨ç¤ºï¼Œä¹Ÿå¯¹åº”äº†ä¸¤ç§ç±»å‹ï¼š
ï¼ˆMealy type;Moore type)

- Mealy type
è¾“å‡ºä¸çŠ¶æ€å’Œè¾“å…¥éƒ½æœ‰å…³
æœ‰å‘å¼§ä¸Š `input/output`
- Moore type
è¾“å‡ºåªä¸å½“å‰çŠ¶æ€æœ‰å…³
æœ‰å‘å¼§ä¸Š `input` çŠ¶æ€åœˆé‡Œè¡¨ç¤º `output`

### Equivalent State(ç­‰ä»·çŠ¶æ€)

æœ‰ç›¸åŒçš„è¾“å…¥ï¼Œè¾“å‡ºï¼Œä¸‹ä¸€çŠ¶æ€

![Untitled](Logic%20and%20computer%20design%20fundamentals%20126e5290981e4d10ad7dab4e845bdd25/Untitled%20138.png)

![Untitled](Logic%20and%20computer%20design%20fundamentals%20126e5290981e4d10ad7dab4e845bdd25/Untitled%20139.png)

---

### E.g 2

![Untitled](Logic%20and%20computer%20design%20fundamentals%20126e5290981e4d10ad7dab4e845bdd25/Untitled%20140.png)

![Untitled](Logic%20and%20computer%20design%20fundamentals%20126e5290981e4d10ad7dab4e845bdd25/Untitled%20141.png)

![Untitled](Logic%20and%20computer%20design%20fundamentals%20126e5290981e4d10ad7dab4e845bdd25/Untitled%20142.png)

## TimingAnalysis of Sequential Circuits æ—¶é—´åˆ†æ

![Untitled](Logic%20and%20computer%20design%20fundamentals%20126e5290981e4d10ad7dab4e845bdd25/Untitled%20143.png)

![Untitled](Logic%20and%20computer%20design%20fundamentals%20126e5290981e4d10ad7dab4e845bdd25/Untitled%20144.png)

e.g1 åªæ˜¯ä» input åˆ° output ï¼š2ä¸ª xor

![Untitled](Logic%20and%20computer%20design%20fundamentals%20126e5290981e4d10ad7dab4e845bdd25/Untitled%20145.png)

e.g2 input åˆ° positive edge :xor+not+ts

![Untitled](Logic%20and%20computer%20design%20fundamentals%20126e5290981e4d10ad7dab4e845bdd25/Untitled%20146.png)

e.g3 positive edge to output : tpd+and+xor+xor

![Untitled](Logic%20and%20computer%20design%20fundamentals%20126e5290981e4d10ad7dab4e845bdd25/Untitled%20147.png)

e.g.4 from positive to next positive : tpd+and+xor+not+ts

![Untitled](Logic%20and%20computer%20design%20fundamentals%20126e5290981e4d10ad7dab4e845bdd25/Untitled%20148.png)

e.g.5 Maximum frequency : å°±æ˜¯ä» clk edgeåˆ°clk edgeé‚£æ®µæ—¶é—´å¯¹åº”çš„é¢‘ç‡

## Method of Describing Sequential Analysis

ç”µè·¯è®¾è®¡ ä¹Ÿæ˜¯ä¸‰ä¸ªæ–¹ç¨‹ï¼

![Untitled](Logic%20and%20computer%20design%20fundamentals%20126e5290981e4d10ad7dab4e845bdd25/Untitled%20149.png)

![Untitled](Logic%20and%20computer%20design%20fundamentals%20126e5290981e4d10ad7dab4e845bdd25/Untitled%20150.png)

éš¾ç‚¹åœ¨äºä»€ä¹ˆæ˜¯â€œçŠ¶æ€â€ èƒ½ä¸èƒ½å¾ˆå¥½çš„æŠ½è±¡

![Untitled](Logic%20and%20computer%20design%20fundamentals%20126e5290981e4d10ad7dab4e845bdd25/Untitled%20151.png)

### Example 1101

![Untitled](Logic%20and%20computer%20design%20fundamentals%20126e5290981e4d10ad7dab4e845bdd25/Untitled%20152.png)

![Untitled](Logic%20and%20computer%20design%20fundamentals%20126e5290981e4d10ad7dab4e845bdd25/Untitled%20153.png)

åˆå§‹çŠ¶æ€ è®¾ç½®æˆæ­£ç¡®çš„åºåˆ—

![Untitled](Logic%20and%20computer%20design%20fundamentals%20126e5290981e4d10ad7dab4e845bdd25/Untitled%20154.png)

ç„¶åè¡¥å…¨å…¶ä½™çš„state

![Untitled](Logic%20and%20computer%20design%20fundamentals%20126e5290981e4d10ad7dab4e845bdd25/Untitled%20155.png)

æ¥ç€æ ¹æ® çŠ¶æ€å›¾ è¡¥å…¨ çŠ¶æ€è¡¨

![Untitled](Logic%20and%20computer%20design%20fundamentals%20126e5290981e4d10ad7dab4e845bdd25/Untitled%20156.png)

### Example 1011-Mooreå‹

åˆšæ‰çš„è®¾è®¡æ˜¯ `Mealy`å‹

ç°åœ¨æ¬²æ”¹ä¸º`Moore`å‹

![Untitled](Logic%20and%20computer%20design%20fundamentals%20126e5290981e4d10ad7dab4e845bdd25/Untitled%20157.png)

å»æ‰¾è¾“å‡ºéƒ½ä¸å˜çš„ å°±å˜æ›´è¾“å‡ºåˆ°çŠ¶æ€é‡Œé¢å»

ï¼ˆæˆ‘ä»¬å¯ä»¥æŠŠè¾“å‡ºè—åœ¨è¾“å…¥ç«¯æˆ–è€…è¾“å‡ºç«¯ï¼‰

![Untitled](Logic%20and%20computer%20design%20fundamentals%20126e5290981e4d10ad7dab4e845bdd25/Untitled%20158.png)

è€Œå¯¹äºæ— æ³•å¤„ç†çš„èŠ‚ç‚¹ï¼šæ–°æ·»èŠ‚ç‚¹

æ¯”å¦‚ å¯¹äºåŸå›¾ä¸­çš„DèŠ‚ç‚¹

![Untitled](Logic%20and%20computer%20design%20fundamentals%20126e5290981e4d10ad7dab4e845bdd25/Untitled%20159.png)

**æˆ‘ä»¬æ·»åŠ äº†EèŠ‚ç‚¹ï¼ŒåŒæ—¶ç†è§£EçŠ¶æ€å°±æ˜¯ æˆåŠŸè¯»å–æœ€åä¸€ä¸ª1ä¹‹åçš„çŠ¶æ€ï¼Œæ‰€ä»¥å†å¤šä¸€ä¸ª1å°±åˆ°Cï¼Œå¦‚æœæ˜¯0å°±åˆ°A**

![Untitled](Logic%20and%20computer%20design%20fundamentals%20126e5290981e4d10ad7dab4e845bdd25/Untitled%20160.png)

### Simplification of State Table ï¼ˆçŠ¶æ€è¡¨ç®€åŒ–ï¼‰

![Untitled](Logic%20and%20computer%20design%20fundamentals%20126e5290981e4d10ad7dab4e845bdd25/Untitled%20161.png)

å¯¹äº Next Stateå’ŒOutput éƒ½ç›¸åŒçš„ä¸¤ä¸ªstate æ˜¯ç­‰ä»·ï¼Œå¯ä»¥åˆå¹¶

---

Three cases of equivalent states

é¦–å…ˆoutputsä¸€å®šè¦ç›¸åŒ

1. Next States ç›¸åŒ
2. Next States interleaved äº¤é”™
    
    ![Untitled](Logic%20and%20computer%20design%20fundamentals%20126e5290981e4d10ad7dab4e845bdd25/Untitled%20162.png)
    
    ![Untitled](Logic%20and%20computer%20design%20fundamentals%20126e5290981e4d10ad7dab4e845bdd25/Untitled%20163.png)
    
3. Next States circulated å¾ªç¯
    
    ![Untitled](Logic%20and%20computer%20design%20fundamentals%20126e5290981e4d10ad7dab4e845bdd25/Untitled%20164.png)
    

---

### Example 2 (modulo 3)

![Untitled](Logic%20and%20computer%20design%20fundamentals%20126e5290981e4d10ad7dab4e845bdd25/Untitled%20165.png)

å¯¹è¾“å‡ºçš„ç†è§£ä¸åŒï¼Œåˆ™modelä¸åŒ

Mealyï¼š

![Untitled](Logic%20and%20computer%20design%20fundamentals%20126e5290981e4d10ad7dab4e845bdd25/Untitled%20166.png)

![Untitled](Logic%20and%20computer%20design%20fundamentals%20126e5290981e4d10ad7dab4e845bdd25/Untitled%20167.png)

Mooreï¼š

è¾“å‡ºè—åœ¨äº†è¾“å…¥ç«¯

![Untitled](Logic%20and%20computer%20design%20fundamentals%20126e5290981e4d10ad7dab4e845bdd25/Untitled%20168.png)

![Untitled](Logic%20and%20computer%20design%20fundamentals%20126e5290981e4d10ad7dab4e845bdd25/Untitled%20169.png)

![Untitled](Logic%20and%20computer%20design%20fundamentals%20126e5290981e4d10ad7dab4e845bdd25/Untitled%20170.png)

![Untitled](Logic%20and%20computer%20design%20fundamentals%20126e5290981e4d10ad7dab4e845bdd25/Untitled%20171.png)

### Example unlimited sequences

![Untitled](Logic%20and%20computer%20design%20fundamentals%20126e5290981e4d10ad7dab4e845bdd25/Untitled%20172.png)

## State Assignment Method
çŠ¶æ€ç¼–ç çš„æ–¹æ³•

å°†çŠ¶æ€è¿›è¡Œç¼–ç ï¼Œä¸»è¦ä¸‰ç§

![Untitled](Logic%20and%20computer%20design%20fundamentals%20126e5290981e4d10ad7dab4e845bdd25/Untitled%20173.png)

![Untitled](Logic%20and%20computer%20design%20fundamentals%20126e5290981e4d10ad7dab4e845bdd25/Untitled%20174.png)

![Untitled](Logic%20and%20computer%20design%20fundamentals%20126e5290981e4d10ad7dab4e845bdd25/Untitled%20175.png)

![Untitled](Logic%20and%20computer%20design%20fundamentals%20126e5290981e4d10ad7dab4e845bdd25/Untitled%20176.png)

### Example 1

![Untitled](Logic%20and%20computer%20design%20fundamentals%20126e5290981e4d10ad7dab4e845bdd25/Untitled%20177.png)

![Untitled](Logic%20and%20computer%20design%20fundamentals%20126e5290981e4d10ad7dab4e845bdd25/Untitled%20178.png)

åˆ©ç”¨å¡è¯ºå›¾åŒ–ç®€ å¾—åˆ°input å’Œ outputæ–¹ç¨‹

![Untitled](Logic%20and%20computer%20design%20fundamentals%20126e5290981e4d10ad7dab4e845bdd25/Untitled%20179.png)

BCDç¼–ç  costè¾ƒé«˜

---

![Untitled](Logic%20and%20computer%20design%20fundamentals%20126e5290981e4d10ad7dab4e845bdd25/Untitled%20180.png)

![Untitled](Logic%20and%20computer%20design%20fundamentals%20126e5290981e4d10ad7dab4e845bdd25/Untitled%20181.png)

Gray costè¾ƒä½

---

one-hot

![Untitled](Logic%20and%20computer%20design%20fundamentals%20126e5290981e4d10ad7dab4e845bdd25/Untitled%20182.png)

## Basic Flip-Flop Descriptors

![Untitled](Logic%20and%20computer%20design%20fundamentals%20126e5290981e4d10ad7dab4e845bdd25/Untitled%20183.png)

ç‰¹å¾æ–¹ç¨‹ï¼šç»™å®šFFçš„ä¿¡å·ï¼Œä¸‹ä¸€ä¸ªQ(t+1)ä¼šå¦‚ä½•å˜åŒ–

æ¿€åŠ±æ–¹ç¨‹ï¼šç»™å®šQ(t)å’ŒQ(t+1)ï¼Œéœ€è¦å¦‚ä½•çš„FFä¿¡å·

### D Flip-Flop Descriptor

![Untitled](Logic%20and%20computer%20design%20fundamentals%20126e5290981e4d10ad7dab4e845bdd25/Untitled%20184.png)

### T Flip-Flop Descriptor

![Untitled](Logic%20and%20computer%20design%20fundamentals%20126e5290981e4d10ad7dab4e845bdd25/Untitled%20185.png)

### S-R Flip-Flop Descriptor

![Untitled](Logic%20and%20computer%20design%20fundamentals%20126e5290981e4d10ad7dab4e845bdd25/Untitled%20186.png)

### J-K Flip-Flop Descriptor

![Untitled](Logic%20and%20computer%20design%20fundamentals%20126e5290981e4d10ad7dab4e845bdd25/Untitled%20187.png)

![Untitled](Logic%20and%20computer%20design%20fundamentals%20126e5290981e4d10ad7dab4e845bdd25/Untitled%20188.png)

![Untitled](Logic%20and%20computer%20design%20fundamentals%20126e5290981e4d10ad7dab4e845bdd25/Untitled%20189.png)

### Bahavior

![Untitled](Logic%20and%20computer%20design%20fundamentals%20126e5290981e4d10ad7dab4e845bdd25/Untitled%20190.png)

![Untitled](Logic%20and%20computer%20design%20fundamentals%20126e5290981e4d10ad7dab4e845bdd25/Untitled%20191.png)

# Chap 5
Digital Hardware Implementation

## Programmable Logic Device

![Untitled](Logic%20and%20computer%20design%20fundamentals%20126e5290981e4d10ad7dab4e845bdd25/Untitled%20192.png)

![Untitled](Logic%20and%20computer%20design%20fundamentals%20126e5290981e4d10ad7dab4e845bdd25/Untitled%20193.png)

ROMï¼šæˆ–é¡¹å¯åŠ¨ï¼Œä¸é¡¹ä¸å¯

PALï¼šä¸é¡¹ä¸Šå¯åŠ¨ï¼Œæˆ–é¡¹ä¸ªæ•°ä¸è¡Œ

PLAï¼šä¸æˆ–é¡¹éƒ½å¯åŠ¨

---

![Untitled](Logic%20and%20computer%20design%20fundamentals%20126e5290981e4d10ad7dab4e845bdd25/Untitled%20194.png)

![Untitled](Logic%20and%20computer%20design%20fundamentals%20126e5290981e4d10ad7dab4e845bdd25/Untitled%20195.png)

---

### ROM

![Untitled](Logic%20and%20computer%20design%20fundamentals%20126e5290981e4d10ad7dab4e845bdd25/Untitled%20196.png)

æˆ–é¡¹è¿æ¥ä¸ªæ•°å¯å˜ ä½†æœ€å¤§æ•°é‡ä¸€å®š

![Untitled](Logic%20and%20computer%20design%20fundamentals%20126e5290981e4d10ad7dab4e845bdd25/Untitled%20197.png)

æ¯ä¸ª $D_i$å…¶å®å°±ä»£è¡¨ $A_1,A_2,A_3$çš„ä¸åŒæœ€å°é¡¹ï¼ŒFå°±æ˜¯æœ€å°é¡¹ä¹‹å’Œï¼ˆæ‰€ä»¥è¯´ä¸é¡¹å›ºå®šï¼Œæˆ–é¡¹å¯å˜ï¼‰

### PAL

![Untitled](Logic%20and%20computer%20design%20fundamentals%20126e5290981e4d10ad7dab4e845bdd25/Untitled%20198.png)

ä¸é¡¹å¯å˜ï¼Œä½†æœ€ç»ˆçš„æˆ–é¡¹ä¸ªæ•°ä¸èƒ½å˜

![Untitled](Logic%20and%20computer%20design%20fundamentals%20126e5290981e4d10ad7dab4e845bdd25/Untitled%20199.png)

ä¸æ­¢å¯ä»¥æ˜¯inputå˜é‡ï¼Œè¿˜å¯ä»¥æ˜¯å…ˆå‰äº§ç”Ÿçš„å‡½æ•°

ç”¨ä¾‹ï¼š

![Untitled](Logic%20and%20computer%20design%20fundamentals%20126e5290981e4d10ad7dab4e845bdd25/Untitled%20200.png)

![Untitled](Logic%20and%20computer%20design%20fundamentals%20126e5290981e4d10ad7dab4e845bdd25/Untitled%20201.png)

Fan-in é™å®šä¸º3åˆ™F1è¶…ï¼Œ

ä½†å¯ä»¥å°†å…¶ä¸­ä¸¤é¡¹åˆä¸ºWå†ä½œä¸ºFan-in

ä¹Ÿå°±æ˜¯è¯´PALå¹¶éèƒ½è¡¨è¾¾æ‰€æœ‰é€»è¾‘ï¼Œå› ä¸ºFan-inæœ‰é™ï¼Œä½†æ˜¯æˆ‘ä»¬å¯ä»¥æŠŠå…¶ä»–å‡½æ•°çš„ç»“æœä½œä¸ºé€»è¾‘ä¿¡å·ï¼Œé—´æ¥å®ç°æ›´å¤æ‚çš„é€»è¾‘

### PLA

![Untitled](Logic%20and%20computer%20design%20fundamentals%20126e5290981e4d10ad7dab4e845bdd25/Untitled%20202.png)

å¯ä»¥çœ‹ä½œå‰é¢æ˜¯PALåé¢æ˜¯ROM

åŒºåˆ«åœ¨äº PLA å¹¶ä¸ä½¿ç”¨è¯‘ç å™¨è·å¾—æ‰€æœ‰æœ€å°é¡¹ï¼Œè€Œæ˜¯ç”¨å¯ç¼–ç¨‹çš„ AND é˜µåˆ—æ¥ä»£æ›¿è¯‘ç å™¨ã€‚

![Untitled](Logic%20and%20computer%20design%20fundamentals%20126e5290981e4d10ad7dab4e845bdd25/Untitled%20203.png)

åŸæ¥è¦5ä¸ªä¸é—¨ï¼ˆAB+BC+AC+~AB+A~Bï¼‰ï¼Œç°åœ¨é€šè¿‡å¼‚æˆ–å·§å¦™åœ°åªéœ€è¦4ä¸ªä¸é—¨(AB+BC+AC+~A~B)

![Untitled](Logic%20and%20computer%20design%20fundamentals%20126e5290981e4d10ad7dab4e845bdd25/Untitled%20204.png)

å·§ç”¨K-mapæ‰¾åˆ°ä¸€äº›å…±åŒé¡¹

çœ‹æ˜¯ï¼ˆ1,1ï¼‰çš„é‡åˆç¨‹åº¦é«˜ï¼Œè¿˜æ˜¯ï¼ˆ1,0ï¼‰çš„é‡åˆç¨‹åº¦é«˜

### Lookup Tablesï¼ˆéè€ƒè¯•è¦æ±‚ï¼‰

![Untitled](Logic%20and%20computer%20design%20fundamentals%20126e5290981e4d10ad7dab4e845bdd25/Untitled%20205.png)

![Untitled](Logic%20and%20computer%20design%20fundamentals%20126e5290981e4d10ad7dab4e845bdd25/Untitled%20206.png)

![Untitled](Logic%20and%20computer%20design%20fundamentals%20126e5290981e4d10ad7dab4e845bdd25/Untitled%20207.png)

## FPGA

![Untitled](Logic%20and%20computer%20design%20fundamentals%20126e5290981e4d10ad7dab4e845bdd25/Untitled%20208.png)

# Chapter 6
Registers and Register Transfers

### æ¦‚å¿µ

å¯„å­˜å™¨ç”±ä¸€ç³»åˆ—çš„flip-flopsç»„æˆï¼ŒåŒæ—¶å…·æœ‰è®¸å¤šç»„åˆé—¨æ¥ å†³å®š æ•°æ®æ˜¯å¦ä¼ å…¥flip-flopsä¸­

å¯ä»¥å­˜å‚¨vectorï¼Œè¿˜èƒ½å®ç°ä¸€ç³»åˆ— å¦‚countã€shiftç­‰çš„æ“ä½œ

## 2-bit Register

![Untitled](Logic%20and%20computer%20design%20fundamentals%20126e5290981e4d10ad7dab4e845bdd25/Untitled%20209.png)

![Untitled](Logic%20and%20computer%20design%20fundamentals%20126e5290981e4d10ad7dab4e845bdd25/Untitled%20210.png)

## Load

åŸæ¥çš„è®¾è®¡ä¸­ï¼Œä»»ä½•çš„æ—¶é’Ÿå‘¨æœŸéƒ½å¯ä»¥è¿›è¡Œæ•°æ®çš„è½½å…¥ï¼Œæˆ‘ä»¬å¸Œæœ›è¿™ç§æ•°æ®è½½å…¥èƒ½è¢«äººä¸ºæ§åˆ¶ï¼Œèƒ½æœ‰ä¸€ä¸ªä¿æŒçš„çŠ¶æ€ï¼Œäºæ˜¯æˆ‘ä»¬å¼•å…¥ `Load`

### Load Method 1:
Registers with Clock Gating
é—¨æ§æ—¶é’Ÿ

![Untitled](Logic%20and%20computer%20design%20fundamentals%20126e5290981e4d10ad7dab4e845bdd25/Untitled%20211.png)

å½“`load=1`ï¼Œæ­£è¾¹æ²¿å¯ä»¥æ­£å¸¸è§¦å‘ï¼›

å½“`load=0`ï¼Œæ­£è¾¹æ²¿è¢«å±è”½

ä½†ä¼šæœ‰ `clock skew`é—®é¢˜

> ç„¶è€Œï¼Œåœ¨é—¨æ§æ—¶é’ŸæŠ€æœ¯ä¸­ï¼Œç”±äºæ·»åŠ äº†ä¸€ä¸ªé¢å¤–çš„é€»è¾‘é—¨ï¼Œæ—¶é’Ÿè„‰å†²åˆ°è¾¾ Control çš„æ—¶å€™ä¼šå‡ºç°é¢å¤–çš„ä¼ æ’­å»¶æ—¶ï¼Œå³**æ—¶é’Ÿåç§»(clock skew)**ã€‚è€Œè¿™å¾®å°çš„å»¶æ—¶ä¼šå¯¼è‡´åœ¨æ•´ä¸ªåŒæ­¥ç³»ç»Ÿä¸­ï¼Œä¸åŒç»„ä»¶å¾—åˆ°çš„æ—¶é’Ÿè„‰å†²æœ‰åå·®ï¼Œè€Œè¿™æ˜¯æˆ‘ä»¬æ‰€ä¸å¸Œæœ›çœ‹åˆ°çš„ã€‚æ‰€ä»¥åœ¨å®é™…è®¾è®¡ä¸­ï¼Œæˆ‘ä»¬åº”å½“é¿å…æˆ–å°½å¯èƒ½ç¼©å°æ—¶é’Ÿåç§»ã€‚
> 
> 
> ![Untitled](Logic%20and%20computer%20design%20fundamentals%20126e5290981e4d10ad7dab4e845bdd25/Untitled%20212.png)
> 

### Load Method 2: Registers with Load-Controlled Feedback

> å¦å¤–ä¸€ä¸ªåšæ³•æ˜¯ï¼Œåœ¨ä¸å¸Œæœ›å®ƒä¿®æ”¹çš„æ—¶å€™ï¼Œä¸æ–­å°†å®ƒçš„è¾“å…¥è½½å…¥ï¼Œä¹Ÿå°±æ˜¯ä¿æŒä¸å˜ã€‚æˆ‘ä»¬å¯ä»¥é€šè¿‡ä¸€ä¸ª `MUX` æ¥å®ç°è¿™ä¸ªåŠŸèƒ½ï¼Œç”¨ `Load` ä½¿èƒ½ç«¯æ¥é€‰æ‹©æ˜¯è½½å…¥æ–°å€¼è¿˜æ˜¯ä¿æŒä¹‹å‰çš„å€¼ï¼Œå¦‚ä¸‹å›¾ã€‚
> 

![Untitled](Logic%20and%20computer%20design%20fundamentals%20126e5290981e4d10ad7dab4e845bdd25/Untitled%20213.png)

$Y=\bar{Load}Â·Y+LoadÂ·In$

å½“Load=0ï¼Œholdæ•°æ®

å½“Load=1ï¼Œè½½å…¥æ–°æ•°æ®

## **å¯„å­˜å™¨ä¼ è¾“**

ä¸€ä¸ªå¤æ‚ç³»ç»Ÿé™¤äº†ä¿¡æ¯çš„å­˜å‚¨è¿˜éœ€è¦ä¿¡æ¯çš„ä¼ è¾“å’Œå¤„ç†ï¼Œæ¢å¥è¯æ¥è¯´ï¼Œä¸ºäº†å®ç°çµæ´»ã€å¤æ‚çš„è®¡ç®—ï¼Œæˆ‘ä»¬éœ€è¦ä¿¡æ¯ä¹‹é—´èƒ½å¤Ÿå¹¿æ³›åœ°äº¤äº’ã€‚å¤§éƒ¨åˆ†ç”µå­ç³»ç»Ÿè®¾è®¡ä¸­ï¼Œéƒ½ä¼šæœ‰ä¸€ä¸ª**æ§åˆ¶å•å…ƒ(Control Unit)**æ¥è´Ÿè´£æŒ‡æŒ¥**æ•°æ®é€šè·¯(Datapath)**è¿›è¡Œæ•°æ®å¤„ç†ã€‚

> Datapath performs data-processing operations, and control unit determines the sequence of those operations.
> 
> 
> Datapaths are defined by their registers and the operations performed on binary data stored in the registers.
> 

å¯¹äºå¯„å­˜å™¨è‡ªèº«è€Œè¨€ï¼Œå®ƒå¯èƒ½å®ç° è½½å…¥(load)ã€æ¸…ç©º(clear)ã€ç§»ä½(shift) å’Œ è®¡æ•°(count) ç­‰ã€‚æ­¤å¤–ï¼Œå¯¹äºé‚£äº›å¯„å­˜å™¨ä¸­çš„æ•°æ®è¿›è¡Œç§»åŠ¨äº†çš„åŠ å·¥ï¼Œè¢«ç§°ä¸º**å¯„å­˜å™¨ä¼ è¾“æ“ä½œ(Register Transfer Operations)**ï¼Œå®ƒä»¬ä¸»è¦åŒ…å«è¿™ä¸‰ä¸ªéƒ¨åˆ†ï¼š

1. ç³»ç»Ÿä¸­çš„å¯„å­˜å™¨é›†åˆï¼›
2. å¯¹äºæ•°æ®çš„æ“ä½œï¼›
3. ç›‘ç£æ“ä½œåºåˆ—çš„æ§åˆ¶ï¼›

å…¶ä¸­ï¼Œæœ€åŸºç¡€çš„é‚£éƒ¨åˆ†æ“ä½œè¢«ç§°ä¸º**å¾®æ“ä½œ(microoperation)**ï¼Œå®ƒä»¬æ˜¯å®ç°å¤æ‚æ“ä½œçš„åŸºç¡€ï¼Œä¾‹å¦‚å°† R1 çš„æ•°æ®è½½å…¥ R2ï¼Œå°† R1 å’Œ R2 ç›¸åŠ ï¼Œæˆ–æ˜¯è‡ªå¢ R1 ç­‰ã€‚å®ƒä»¬é€šå¸¸æ˜¯ä»¥æ¯”ç‰¹å‘é‡ä¸ºè½½ä½“å¹¶è¡Œå®ç°çš„ã€‚

### RTL å¯„å­˜å™¨ä¼ è¾“è¯­è¨€

![Untitled](Logic%20and%20computer%20design%20fundamentals%20126e5290981e4d10ad7dab4e845bdd25/Untitled%20214.png)

### æ³¨æ„

å¯¹äºå¦‚ä¸Šå‡ºç°çš„å½¢å¼å¦‚ï¼š

 $condition: reg \leftarrow options one regs$ 

çš„è¡¨è¾¾å¼ï¼Œ`:` å·¦ä¾§å‡ºç°çš„ `+` è¡¨ç¤ºæˆ–ï¼Œå³ä¾§çš„åˆ™è¡¨ç¤ºåŠ ï¼ˆâ€œä¹˜â€ä¹Ÿæ˜¯è¿™æ ·ï¼‰ï¼

## å¯„å­˜å™¨ä¼ è¾“çš„å®ç°

å¦‚ä½•å®ç°å¯„å­˜å™¨æ‰€å­˜å‚¨çš„æ•°æ®ä¹‹é—´çš„å¤„ç†ä¸äº¤äº’æ˜¯æœ¬ç« èŠ‚çš„æ ¸å¿ƒå‘½é¢˜ã€‚å¦‚æœè¯´Â [**å¾®æ“ä½œ**](https://note.isshikih.top/cour_note/D2QD_DigitalDesign/Chap06/#%E5%BE%AE%E6%93%8D%E4%BD%9C%E5%8F%8A%E5%85%B6%E5%AE%9E%E7%8E%B0)Â å…³æ³¨çš„æ˜¯æ•°æ®çš„å¤„ç†ï¼Œé‚£Â [**å¯„å­˜å™¨ä¼ è¾“**](https://note.isshikih.top/cour_note/D2QD_DigitalDesign/Chap06/#%E5%AF%84%E5%AD%98%E5%99%A8%E4%BC%A0%E8%BE%93)Â åˆ™ç€çœ¼äºæ•°æ®ä¹‹é—´çš„äº¤äº’ã€‚

æ¢å¥è¯æ¥è¯´ï¼Œå¦‚ä½•æŠŠæ•°æ®ç»™åˆ°åˆ«çš„å¯„å­˜å™¨ã€å¦‚ä½•è·å–åˆ«çš„å¯„å­˜å™¨ç»™åˆ°çš„æ•°æ®ã€å¦‚ä½•ä¼ è¾“å’Œé€‰æ‹©è¿™äº›æ•°æ®ï¼Œå°±æ˜¯æœ¬å°èŠ‚è¦è§£å†³çš„é—®é¢˜ã€‚

ç‰¹åˆ«çš„ï¼Œå¯„å­˜å™¨ä¼ è¾“çš„å®ç°å¯ä»¥ç›´æ¥å®ç°Â [**è½¬ç§»**](https://note.isshikih.top/cour_note/D2QD_DigitalDesign/Chap06/#%E8%BD%AC%E7%A7%BB)Â æ“ä½œ

![Untitled](Logic%20and%20computer%20design%20fundamentals%20126e5290981e4d10ad7dab4e845bdd25/Untitled%20215.png)

### MUX-based Transfers 
**åŸºäº MUX å®ç°ä¼ è¾“**

å¯¹äºä¸€ä¸ªå•ä¸€å¯„å­˜å™¨ï¼Œå®ƒçš„**è¾“å…¥**å¯èƒ½æœ‰å¤šç§æ¥æºï¼Œä¾‹å¦‚å…¶å®ƒå¯„å­˜å™¨ï¼Œåˆæˆ–è€…æ˜¯å…¶ä»–æ“ä½œçš„ç»“æœã€‚æ€»è€Œè¨€ä¹‹ï¼Œå®ƒçš„è¾“å…¥å¾ˆå¯èƒ½æ˜¯ä¸å”¯ä¸€çš„ï¼Œè€ŒåŒä¸€æ—¶åˆ»æˆ‘ä»¬åªèƒ½æ¥å—ä¸€ä¸ªæ¥æºçš„è¾“å…¥ã€‚å› æ­¤ï¼Œæˆ‘ä»¬éœ€è¦ä½¿ç”¨Â `MUX`Â æ¥å¯¹è¾“å…¥è¿›è¡Œé€‰æ‹©ã€‚

![Untitled](Logic%20and%20computer%20design%20fundamentals%20126e5290981e4d10ad7dab4e845bdd25/Untitled%20216.png)

![Untitled](Logic%20and%20computer%20design%20fundamentals%20126e5290981e4d10ad7dab4e845bdd25/Untitled%20217.png)

ç”¨è¯­è¨€æ¥æè¿°è¿™ä¸ªæ€»ä½“æ¶æ„å°±æ˜¯ï¼Œæˆ‘ä»¬é€šè¿‡ä¸€ç³»åˆ— `one-hot` ç¼–ç ï¼ˆæˆ–è€…æ˜¯ one-coldï¼‰æ¥è¡¨ç¤ºé€‰æ‹©å“ªä¸ªè¾“å…¥æºï¼ˆä¸‹å›¾ä¸­ $K_0\sim K_{n-1}$ï¼‰ï¼Œå†é€šè¿‡ `Encoder` å°†å®ƒä»¬ç¼–ç ä½œä¸º `MUX` çš„è¾“å…¥é€‰æ‹©ä¿¡å·ï¼ˆä¸‹å›¾ä¸­ $S_m \sim S_0$ï¼‰ï¼Œä»å¤šä¸ªè¾“å…¥æºï¼ˆä¸‹å›¾ä¸­ $0 \sim k \sim (n-1)$ï¼‰ä¸­é€‰æ‹©å¯¹åº”çš„æºï¼Œå¹¶è¾“å‡ºï¼Œç»™åˆ° R0ï¼›æ­¤å¤–ï¼Œå°†é€‰æ‹©ä¿¡å·éƒ½æˆ–èµ·æ¥ï¼Œä½œä¸º R0 çš„ Load ä¿¡å·è¾“å…¥ã€‚

---

**Dedicated MUX-Based**

![Untitled](Logic%20and%20computer%20design%20fundamentals%20126e5290981e4d10ad7dab4e845bdd25/Untitled%20218.png)

æ¯ä¸ªRegisterä¸€ä¸ªç‹¬ç«‹çš„MUXï¼Œæˆ‘ä»¬å°±å¯ä»¥æ§åˆ¶ R0,R1,R2ä¹‹é—´çš„ç›¸äº’ä¼ è¾“

### **Bus implementation
åŸºäºæ€»çº¿å®ç°ä¼ è¾“**

**MUX Bus**

![Untitled](Logic%20and%20computer%20design%20fundamentals%20126e5290981e4d10ad7dab4e845bdd25/Untitled%20219.png)

å…±äº«ä¸€ä¸ªMUXï¼Œç”¨S0,S1å’Œå„ä¸ªLoadä¿¡å·æ§åˆ¶ä¼ è¾“

---

**Three-State Bus**

![Untitled](Logic%20and%20computer%20design%20fundamentals%20126e5290981e4d10ad7dab4e845bdd25/Untitled%20220.png)

ä¸€æ¡çº¿ä¸Šï¼Œåªèƒ½æœ‰ä¸€ä¸ªè¾“å…¥ä¿¡å·ï¼Œæ¯ä¸ªå¯„å­˜å™¨é…ä¸€ä¸ªä¸‰æ€é—¨æ§åˆ¶å…¶ä¼ è¾“

## å¾®æ“ä½œåŠå…¶å®ç°

å¾®æ“ä½œä¸€èˆ¬åˆ†ä¸ºè¿™å››ç§ï¼š

1. è½¬ç§»ï¼Œtransfer microoperationsï¼Œå°†æ•°æ®ä»ä¸€ä¸ªå¯„å­˜å™¨è½¬ç§»åˆ°å¦å¤–ä¸€ä¸ªå¯„å­˜å™¨ï¼›
2. ç®—æœ¯ï¼Œarithmetic microoperationsï¼Œå¯¹æ•°æ®çš„ç®—æœ¯è¿ç®—æ“ä½œï¼›
3. é€»è¾‘ï¼Œlogic microoperationsï¼Œå¯¹æ•°æ®çš„é€»è¾‘è¿ç®—æ“ä½œï¼›
4. ç§»ä½ï¼Œshift microoperationsï¼Œå¯¹æ•°æ®çš„ç§»ä½æ“ä½œï¼›

### è½¬ç§»

ä¸æ”¹å˜æ•°æ®æœ¬èº«ï¼Œåªæ˜¯ä»ä¸€ä¸ªå¯„å­˜å™¨ä¸­æŠŠæ•°æ®ç§»åŠ¨åˆ°å¦å¤–ä¸€ä¸ªå¯„å­˜å™¨ã€‚

å°† R0 ä¸­çš„æ•°æ®è½¬ç§»åˆ° R1 ä¸­ï¼Œç”¨ RTL è¡¨ç¤ºå°±æ˜¯Â $ğ‘…0â†ğ‘…1$ã€‚

è¿™ä¸€éƒ¨åˆ†çš„å®ç°é€”å¾„åœ¨Â [**å¯„å­˜å™¨ä¼ è¾“çš„å®ç°**](https://note.isshikih.top/cour_note/D2QD_DigitalDesign/Chap06/#%E5%AF%84%E5%AD%98%E5%99%A8%E4%BC%A0%E8%BE%93%E7%9A%84%E5%AE%9E%E7%8E%B0)Â å·²ç»é˜è¿°ã€‚

### ç®—æœ¯

![Untitled](Logic%20and%20computer%20design%20fundamentals%20126e5290981e4d10ad7dab4e845bdd25/Untitled%20221.png)

---

å°±åƒæˆ‘ä»¬ä¹‹å‰å­¦è¿‡çš„ï¼Œç”¨åŠ æ³•å™¨å®ç°åŠ å‡æ³•å™¨ï¼Œåœ¨ RTL å’Œæ¨¡å—é€»è¾‘ç”µè·¯çš„ç»´åº¦ä¸‹ï¼Œå¯ä»¥è¿™ä¹ˆè¡¨ç¤ºï¼š

$\begin{aligned}    &\overline{X}K_1:R_1\leftarrow R_1 + R_2 \\
    &XK_1:R_1\leftarrow R_1 + \overline{R_2} + 1
\end{aligned}$

![Untitled](Logic%20and%20computer%20design%20fundamentals%20126e5290981e4d10ad7dab4e845bdd25/Untitled%20222.png)

### é€»è¾‘

![Untitled](Logic%20and%20computer%20design%20fundamentals%20126e5290981e4d10ad7dab4e845bdd25/Untitled%20223.png)

ç›´æ¥ç”¨é€»è¾‘é—¨å³å¯

### ç§»ä½

**ä¸²è¡Œ**

![Untitled](Logic%20and%20computer%20design%20fundamentals%20126e5290981e4d10ad7dab4e845bdd25/Untitled%20224.png)

![Untitled](Logic%20and%20computer%20design%20fundamentals%20126e5290981e4d10ad7dab4e845bdd25/Untitled%20225.png)

åˆ©ç”¨å¤šä¸ªD-FFï¼Œå‰ä¸€ä¸ªçš„è¾“å‡ºä½œä¸ºåè€…çš„è¾“å…¥ï¼Œå†å¤šæ·»ä¸€ä¸ª `serial input/shift right input` (In)

---

**å¹¶è¡Œ (Parallel Load)** 

![Untitled](Logic%20and%20computer%20design%20fundamentals%20126e5290981e4d10ad7dab4e845bdd25/Untitled%20226.png)

å¹¶è¡Œè¾“å‡ºçš„å®ç°éå¸¸ç®€å•ï¼Œåªéœ€è¦ç»™æ¯ä¸€ä¸ªÂ `FF`Â çš„è¾“å‡ºå¼•å‡ºä¸€æ¡çº¿å°±è¡Œäº†ï¼Œå®ƒä¸ä¸²è¡Œè¾“å‡ºå¯ä»¥ç›´æ¥åŒæ—¶å­˜åœ¨ï¼›è€Œå¹¶è¡Œè¾“å…¥åˆ™ä¸ä¸²è¡Œè¾“å…¥å†²çªï¼Œä¸€æ¬¡åªèƒ½å®ç°å…¶ä¸­ä¸€ä¸ªï¼Œæ‰€ä»¥éœ€è¦ä¸€äº›æ§åˆ¶ç”µè·¯

![Untitled](Logic%20and%20computer%20design%20fundamentals%20126e5290981e4d10ad7dab4e845bdd25/Untitled%20227.png)

çœ‹èµ·æ¥æœ‰ç‚¹å¤æ‚ï¼Œä½†æ˜¯å®é™…ä¸Šé€»è¾‘è¿˜æ˜¯å¾ˆæ¸…æ™°çš„ã€‚

- çºµå‘è§‚å¯Ÿå³ä¾§çš„å››ä¸ªÂ `FF`ï¼Œå¯ä»¥å‘ç°åŸºæœ¬ä¸Šå°±æ˜¯ä¸²è¡Œç§»ä½å®ç°ï¼Œåªä¸è¿‡å…¶è¾“å…¥ä¸å†æ˜¯ç›´æ¥ä»ä¸Šä¸€ä¸ªÂ `FF`Â é‚£è¾¹æ‹¿æ¥çš„ï¼›
- å››ä¸ªÂ `FF`Â çš„è¾“å…¥æ˜¯ç±»ä¼¼çš„ï¼Œæ‰€ä»¥æˆ‘ä»¬ä»…å…³æ³¨æœ€ä¸Šé¢çš„é‚£ä¸‰ä¸ªä¸é—¨å’Œä¸€ä¸ªæˆ–é—¨ï¼Œè¡¨ç¤ºæ•°æ®è¾“å…¥æœ‰ä¸‰ä¸ªå¯èƒ½çš„æ¥æºï¼›
    1. ç¬¬ä¸€ä¸ªä¸é—¨ï¼Œ $F_i=Shiftâ‹…SI$ï¼ˆå¯¹äºåé¢å‡ ä¸ªÂ `FF`ï¼Œåˆ™æ˜¯Â $F_i=Shiftâ‹…FF_{iâˆ’1}$ï¼‰ï¼Œå¯ä»¥å‘ç°ï¼Œæ­¤æ—¶ç”µè·¯çš„è¡Œä¸ºä¸**ä¸²è¡Œç§»ä½å®ç°**ä¸€è‡´ï¼›
        
        $ğ¹_ğ‘–=ğ‘†â„ğ‘–ğ‘“ğ‘¡â‹…ğ‘†ğ¼$
        
        $ğ¹_ğ‘–=ğ‘†â„ğ‘–ğ‘“ğ‘¡â‹…ğ¹ğ¹_{ğ‘–âˆ’1}$
        
        - å³Â *Shift*Â ä¸ºÂ `1`Â æ—¶ï¼Œ`SHR`Â è¡¨ç°ä¸ºã€Œ**æ¯ä¸ªå‘¨æœŸæ‰§è¡Œä¸€æ¬¡ç§»ä½**ã€ï¼›
    2. ç¬¬äºŒä¸ªä¸é—¨ï¼Œ*Fi*=*Shift*â‹…*Load*â‹…*Di*ï¼Œæ­¤æ—¶ç”µè·¯çš„è¡Œä¸ºæ˜¯ä½¿ç”¨æ¯”ç‰¹å‘é‡å¯¹æ¯ä¸€ä¸ªÂ `FF`Â èµ‹å€¼ï¼Œå³**å¹¶è¡Œè½½å…¥**ï¼›
        
        $ğ¹_ğ‘–=\overline{ğ‘†â„ğ‘–ğ‘“ğ‘¡}â‹…ğ¿ğ‘œğ‘ğ‘‘â‹…ğ·_ğ‘–$
        
        - å³Â $\overline{ğ‘†â„ğ‘–ğ‘“ğ‘¡}â‹…ğ¿ğ‘œğ‘ğ‘‘$ä¸ºÂ `1`Â æ—¶ï¼Œ`SHR`Â è¡¨ç°ä¸ºã€Œ**å¹¶è¡Œè½½å…¥**ã€ï¼›
    3. ç¬¬ä¸‰ä¸ªä¸é—¨ï¼Œ*Fi*=*Shift*â‹…*Load*â‹…*Qi*ï¼Œæ­¤æ—¶ç”µè·¯çš„è¡Œä¸ºæ˜¯ä¿æŒä¸Šä¸€å‘¨æœŸçš„ç»“æœï¼›
        
        $ğ¹_ğ‘–=\overline{ğ‘†â„ğ‘–ğ‘“ğ‘¡}â‹…\overline{ğ¿ğ‘œğ‘ğ‘‘}â‹…ğ‘„_ğ‘–$
        
        - å³Â $\overline{Shift}â‹…\overline{Load}$Â ä¸ºÂ `1`Â æ—¶ï¼Œ`SHR`Â è¡¨ç°ä¸ºã€Œ**ä¿æŒ**ã€ï¼›
        

æ€»å’Œæ¥è¯´ï¼Œå°±æ˜¯ï¼š

$Shift:Qâ†\text{sl}~Q\\\overline{Shift}Â·Load:Qâ†D\\\overline{Shift}Â·\overline{Load}:Qâ†Q$

---

**åŒå‘ç§»ä½**

![Untitled](Logic%20and%20computer%20design%20fundamentals%20126e5290981e4d10ad7dab4e845bdd25/Untitled%20228.png)

ç”¨ä¸€ä¸ªMUXæ¥æ§åˆ¶4ç§åŠŸèƒ½

## Counter

å¯¹æ¯”ä¸¤ç§è®¡æ•°å™¨

![Untitled](Logic%20and%20computer%20design%20fundamentals%20126e5290981e4d10ad7dab4e845bdd25/Untitled%20229.png)

### Ripple Counter è¡Œæ³¢è®¡æ•°å™¨ï¼ˆå¼‚æ­¥ï¼‰

è¡Œæ³¢è®¡æ•°å™¨çš„ä¸»è¦æ€æƒ³å°±æ˜¯å°†ä¸€ä¸ªä¸æ–­è‡ªåçš„Â `FF`Â çš„è¾“å‡ºç›´æ¥æˆ–é—´æ¥ä½œä¸ºä¸‹ä¸€ä¸ªÂ `FF`Â çš„æ—¶é’Ÿè„‰å†²ã€‚ç”±äºå½¢æˆä¸€æ¬¡è„‰å†²éœ€è¦ä¸€å¯¹Â `0`&`1`ï¼Œæ‰€ä»¥å‰ä¸€ä¸ªÂ `FF`Â å–åä¸¤æ¬¡æ‰èƒ½å¼•èµ·ä¸‹ä¸€ä¸ªÂ `FF`Â å–åä¸€æ¬¡ï¼Œå¦‚æœä¸‹ä¸€ä¸ªÂ `FF`Â æ˜¯åœ¨ä¸Šä¸€ä¸ªÂ `FF`Â çš„è¾“å‡ºä»Â `1`Â å˜Â `0`Â æ—¶è§¦å‘ï¼Œé‚£ä¸¤ä¸ªÂ `FF`Â çš„å˜åŒ–åˆšå¥½å¯¹åº”äºäºŒè¿›åˆ¶è‡ªå¢çš„è¿›ä½è§„å¾‹ï¼š`(0,0)`ï¼Œ`(0,1)`ï¼Œ`(1,0)`ï¼Œ`(1,1)`ï¼Œ`(0,0)`ï¼Œ...

![Untitled](Logic%20and%20computer%20design%20fundamentals%20126e5290981e4d10ad7dab4e845bdd25/Untitled%20230.png)

![Untitled](Logic%20and%20computer%20design%20fundamentals%20126e5290981e4d10ad7dab4e845bdd25/Untitled%20231.png)

å¯ä»¥å‘ç°ï¼Œè¡Œæ³¢è®¡æ•°å™¨çš„ä¼˜ç‚¹æ˜¯ç”µè·¯ç®€å•ï¼Œæˆæœ¬ä½ï¼›ä½†æ˜¯ç¼ºç‚¹ä¹Ÿå¾ˆæ˜æ˜¾ï¼Œæ—¢ç„¶å®ƒä¸åŒæ­¥è®¡æ•°å™¨ç›¸åŒºåˆ†ï¼Œå°±è¯´æ˜å®ƒä¸æ˜¯åŒæ­¥ç”µè·¯ï¼Œæ¯ä¸€ä¸ªÂ `FF`Â éƒ½ä¼šæœ‰ä¼ æ’­å»¶æ—¶ï¼Œ**éšç€è®¡æ•°èŒƒå›´å¢å¤§ï¼Œæ€»ä¼ æ’­å»¶æ—¶ä¹Ÿä¼šå¢åŠ **ï¼Œè€Œä¸ºäº†è®©ç”µè·¯æ­£å¸¸å·¥ä½œï¼Œæ—¶é’Ÿé¢‘ç‡ä¹Ÿè¦å› æ­¤ä¸‹é™ã€‚

ç”±äºè¿™äº›ï¼Œä¹¦ä¸Šå¯¹è¡Œæ³¢è®¡æ•°å™¨çš„è¯„ä»·æ˜¯å¤šæ•°æƒ…å†µä¸‹è¡Œæ³¢åŠ æ³•å™¨åªä¼šåœ¨ä½åŠŸè€—ç”µè·¯ä¸­è¢«é‡‡ç”¨ã€‚

---

![Untitled](Logic%20and%20computer%20design%20fundamentals%20126e5290981e4d10ad7dab4e845bdd25/Untitled%20232.png)

![Untitled](Logic%20and%20computer%20design%20fundamentals%20126e5290981e4d10ad7dab4e845bdd25/Untitled%20233.png)

### Synchronous Counters åŒæ­¥è®¡æ•°å™¨

![Untitled](Logic%20and%20computer%20design%20fundamentals%20126e5290981e4d10ad7dab4e845bdd25/Untitled%20234.png)

![Untitled](Logic%20and%20computer%20design%20fundamentals%20126e5290981e4d10ad7dab4e845bdd25/Untitled%20235.png)

å·¦è¾¹æ˜¯ä¸ªè‡ªå¢å™¨ï¼Œå³è¾¹æ˜¯4ä¸ªD-FFï¼Œç”¨CEæ¥æ§åˆ¶æ˜¯å¦è‡ªå¢ï¼ŒCOæ˜¯æ»¡æº¢çš„è¾“å‡º

---

**åŒæ­¥è½½å…¥**

![Untitled](Logic%20and%20computer%20design%20fundamentals%20126e5290981e4d10ad7dab4e845bdd25/Untitled%20236.png)

è¿™é‡ŒåŒæ­¥è½½å…¥çš„å«ä¹‰å¯ä»¥åŒÂ [**ç§»ä½å¯„å­˜å™¨çš„å¹¶è¡Œè½½å…¥**](https://note.isshikih.top/cour_note/D2QD_DigitalDesign/Chap06/#%E5%B9%B6%E8%A1%8C%E5%8C%96)Â ç±»æ¯”ï¼Œå…¶ä¸»è¦ç›®çš„æ˜¯å°†è®¡æ•°å™¨çš„å½“å‰å€¼è®¾ä¸ºä¸€ä¸ªæˆ‘ä»¬éœ€è¦çš„æ•°å­—ã€‚

![Untitled](Logic%20and%20computer%20design%20fundamentals%20126e5290981e4d10ad7dab4e845bdd25/Untitled%20237.png)

![Untitled](Logic%20and%20computer%20design%20fundamentals%20126e5290981e4d10ad7dab4e845bdd25/Untitled%20238.png)

### Synchronous BCD

![Untitled](Logic%20and%20computer%20design%20fundamentals%20126e5290981e4d10ad7dab4e845bdd25/Untitled%20239.png)

![Untitled](Logic%20and%20computer%20design%20fundamentals%20126e5290981e4d10ad7dab4e845bdd25/Untitled%20240.png)

![Untitled](Logic%20and%20computer%20design%20fundamentals%20126e5290981e4d10ad7dab4e845bdd25/Untitled%20241.png)

![Untitled](Logic%20and%20computer%20design%20fundamentals%20126e5290981e4d10ad7dab4e845bdd25/Untitled%20242.png)

![Untitled](Logic%20and%20computer%20design%20fundamentals%20126e5290981e4d10ad7dab4e845bdd25/Untitled%20243.png)

å½“è®¡æ•°å™¨çš„è¾“å‡ºä¸ºÂ `9`Â æ—¶ï¼Œä¸‹ä¸€å‘¨æœŸè®©è®¡æ•°å™¨è½½å…¥Â `0`

> æŒ‰ç†æ¥è¯´è¿™é‡Œåº”è¯¥æ˜¯Â $ğ¿ğ‘œğ‘ğ‘‘=ğ‘„_0â‹…\overline{ğ‘„_1}â‹…\overline{ğ‘„_2}â‹…ğ‘„_3$ï¼Œä»¥å¯¹åº”Â 9D=1001Bï¼Œä½†æ˜¯ç”±äºè‡ªå¢è¿‡ç¨‹ä¸­ï¼Œ`1001`Â æ˜¯ç¬¬ä¸€ä¸ªæ»¡è¶³Â `1??1`Â çš„ç»„åˆï¼Œæ‰€ä»¥å¯ä»¥ç›´æ¥ç®€åŒ–ä¸ºÂ $ğ¿ğ‘œğ‘ğ‘‘=ğ‘„_0â‹…ğ‘„_3$
> 

---

**Mod N è®¡æ•°å™¨**

å®é™…ä¸Šï¼Œæˆ‘ä»¬å¯ä»¥æŠŠ BCD ç å¾ªç¯è®¡æ•°å™¨çœ‹ä½œæ˜¯ç‰¹æ®Šçš„ Mod N è®¡æ•°å™¨ï¼Œå³ N = 10 çš„ Mod N è®¡æ•°å™¨ã€‚

æˆ–è®¸ä½ ä¼šæƒ³ï¼Œå®ç° Mod N è®¡æ•°å™¨èƒ½ä¸èƒ½åœ¨æ»¡è¶³è¾“å‡ºæ¡ä»¶åç›´æ¥ä½¿ç”¨Â `Clear`Â è¾“å…¥ã€‚ä½†æ˜¯è¯·ä¸è¦å¿˜è®°äº†ï¼Œ`Clear`Â ä¹Ÿå¥½ï¼Œ`Set`Â ä¹Ÿç½¢ï¼Œå®ƒä»¬éƒ½æ˜¯å¼‚æ­¥æ“ä½œã€‚æˆ‘ä»¬æ²¡æœ‰å¿…è¦ä¹Ÿä¸åº”è¯¥ä½¿ç”¨å¼‚æ­¥æ“ä½œï¼Œæ‰€ä»¥æœ€å¥½çš„åšæ³•è¿˜æ˜¯ä½¿ç”¨Â `Load`ã€‚

![Untitled](Logic%20and%20computer%20design%20fundamentals%20126e5290981e4d10ad7dab4e845bdd25/Untitled%20244.png)

## Register Cell
å¯„å­˜å™¨å•å…ƒ

**å¯„å­˜å™¨å•å…ƒ(Register Cell)**æ˜¯å¯„å­˜å™¨çš„ä¸ªä½“å•å…ƒï¼Œä¸»è¦åŒ…æ‹¬ä¸€ä¸ªÂ `FF`Â åŠå®ç°å…¶ç»„åˆé€»è¾‘çš„ç»„åˆç”µè·¯ã€‚

### Register cell design

è®¾è®¡å¯„å­˜å™¨ï¼ˆå°¤å…¶æ˜¯å¤§è§„æ¨¡çš„å¯„å­˜å™¨ï¼‰çš„é‡è¦æ‰‹æ®µä¹‹ä¸€ï¼Œå°±æ˜¯**å¯„å­˜å™¨å•å…ƒè®¾è®¡(Register Cell Design)**ã€‚é€šå¸¸éµå¾ªä»¥ä¸‹æ­¥éª¤ï¼š

1. è®¾è®¡å…·æœ‰ä»£è¡¨æ€§çš„å¯„å­˜å™¨å•å…ƒï¼›
2. å¤åˆ¶å¹¶è¿æ¥è‹¥å¹²ä¸ªè¿™æ ·çš„å¯„å­˜å™¨å•å…ƒï¼›
3. ä¿®æ”¹æŸå‡ ä¸ªå¯„å­˜å™¨å•å…ƒï¼ˆé€šå¸¸å¯èƒ½æ˜¯ä¸€ä¸²å¯„å­˜å™¨çš„é¦–å°¾ä¸¤ä¸ªå•å…ƒï¼‰ä»¥è§£å†³ä¸€äº›ç‰¹æ®Šæƒ…å†µæˆ–è¾¹ç•Œé—®é¢˜ï¼›

### Register Cell Specification

è®¾è®¡å¯„å­˜å™¨å•å…ƒæ—¶ï¼Œæˆ‘ä»¬éœ€è¦å¯¹å¯„å­˜å™¨å•å…ƒè¿›è¡Œå®šä¹‰ã€‚è€ŒæŒ‡å®š(Specify)ä¸€ä¸ªå¯„å­˜å™¨å•å…ƒçš„åŠŸèƒ½çš„ä¸»è¦æœ‰è¿™äº›æ–¹é¢ï¼š

- å¯„å­˜å™¨çš„åŠŸèƒ½å‡½æ•°ï¼›
    - ä¸€èˆ¬æŒ‡å¯„å­˜å™¨ä¼ è¾“ï¼›
- æ§åˆ¶ä¿¡å·æ„æˆï¼›
    - æœ‰å“ªäº›æ§åˆ¶ä¿¡å·ã€æ˜¯å¦ç¼–ç ã€å¦‚ä½•å†³å®šæ˜¯å¦ Load ç­‰ï¼›
    
    ![Untitled](Logic%20and%20computer%20design%20fundamentals%20126e5290981e4d10ad7dab4e845bdd25/Untitled%20245.png)
    
- å¯„å­˜å™¨çš„è¾“å…¥æ•°æ®ï¼›
    - æœ‰å“ªäº›è¾“å…¥æ•°æ®ã€æ˜¯å¦éœ€è¦é¢„å…ˆå¤„ç†ç­‰ï¼›

åœ¨å®é™…å®ç°æ—¶ï¼Œåˆ†ä¸ºÂ `MUX`Â å®ç° å’Œ æ—¶åºé€»è¾‘å®ç° ä¸¤ç§æ–¹æ³•ã€‚

MUX æ˜“è¯»ç®€å•ä½†é—¨è¾“å…¥ä»£ä»·é«˜ï¼Œä¼ ç»Ÿæ—¶åºç”µè·¯è®¾è®¡ä¸æ˜“è¯»ä½†ä»¬è¾“å…¥ä»£ä»·ä½

---

**MUXå®ç°**

![Untitled](Logic%20and%20computer%20design%20fundamentals%20126e5290981e4d10ad7dab4e845bdd25/Untitled%20246.png)

- **Example 1**
    
    ![Untitled](Logic%20and%20computer%20design%20fundamentals%20126e5290981e4d10ad7dab4e845bdd25/Untitled%20247.png)
    
    - **MUXæ³•**
        
        ![Untitled](Logic%20and%20computer%20design%20fundamentals%20126e5290981e4d10ad7dab4e845bdd25/Untitled%20248.png)
        
        ![Untitled](Logic%20and%20computer%20design%20fundamentals%20126e5290981e4d10ad7dab4e845bdd25/Untitled%20249.png)
        
    - ä¼ ç»Ÿæ—¶åºç”µè·¯è®¾è®¡æ³•
        
        ![Untitled](Logic%20and%20computer%20design%20fundamentals%20126e5290981e4d10ad7dab4e845bdd25/Untitled%20250.png)
        
        ![Untitled](Logic%20and%20computer%20design%20fundamentals%20126e5290981e4d10ad7dab4e845bdd25/Untitled%20251.png)
        
        ![Untitled](Logic%20and%20computer%20design%20fundamentals%20126e5290981e4d10ad7dab4e845bdd25/Untitled%20252.png)
        
        ![Untitled](Logic%20and%20computer%20design%20fundamentals%20126e5290981e4d10ad7dab4e845bdd25/Untitled%20253.png)
        

---

## Register Transfer System Design
å¯„å­˜å™¨ä¼ è¾“ç³»ç»Ÿè®¾è®¡

1. ç¡®å®šç³»ç»Ÿçš„è¡Œä¸º(specification)ï¼›
2. å®šä¹‰å¤–éƒ¨çš„è¾“å…¥ã€è¾“å‡ºï¼Œä»¥åŠæ§åˆ¶å•å…ƒ(control unit)å’Œæ•°æ®é€šè·¯(datapath)éœ€è¦çš„å¯„å­˜å™¨ï¼›
3. è®¾è®¡çŠ¶æ€æœºï¼›
4. å®šä¹‰å†…éƒ¨çš„æ§åˆ¶ä¿¡å·ã€çŠ¶æ€ä¿¡å·ï¼›
    - ç”¨è¿™äº›ä¿¡å·æ¥åˆ†é…è¾“å‡ºæ¡ä»¶(output condition)ã€è¾“å‡ºè¡Œä¸º(output actions)ç­‰ï¼ŒåŒ…æ‹¬å¯„å­˜å™¨ä¼ è¾“(register transfer)ï¼ˆä¸ªäººç†è§£æ˜¯è®¾è®¡å†…éƒ¨ä¿¡å·æ¥è¿›ä¸€æ­¥è®¾è®¡çŠ¶æ€æœºï¼ŒåŒ…æ‹¬è®¾è®¡ TCã€OCã€OA ç­‰ï¼‰ï¼›
5. ç»˜åˆ¶æ¡†å›¾(block diagram)ï¼›
6. è®¾è®¡æ§åˆ¶å•å…ƒå’Œæ•°æ®é€šè·¯çš„å¯„å­˜å™¨ä¼ è¾“é€»è¾‘(register transfer logic)ï¼›
7. è®¾è®¡æ§åˆ¶å•å…ƒé€»è¾‘(control unit logic)ï¼›
8. éªŒè¯æ­£ç¡®æ€§ï¼›

### Example Dash-Watch

![Untitled](Logic%20and%20computer%20design%20fundamentals%20126e5290981e4d10ad7dab4e845bdd25/Untitled%20254.png)

åˆ†æè¾“å…¥ã€è¾“å‡ºã€å¯„å­˜å™¨

![Untitled](Logic%20and%20computer%20design%20fundamentals%20126e5290981e4d10ad7dab4e845bdd25/Untitled%20255.png)

# Chapter 7 Memory Basics

## å†…å­˜

**å†…å­˜(Memory)**ç”±ä¸€ç³»åˆ—å­˜å‚¨å•å…ƒä¸ç›¸åº”çš„é€»è¾‘ç”µè·¯ç»„æˆï¼Œè®¡ç®—æœºä¸­çš„å†…å­˜åŒ…æ‹¬ä¸¤ç±»ï¼š**éšæœºè®¿é—®å†…å­˜(Random-Access Memory)**ä¸**åªè¯»å†…å­˜(Read-Only Memory)**ã€‚è¿™ä¸¤ç±»å†…å­˜éƒ½éœ€è¦å€ŸåŠ©**åœ°å€(address)**æ¥å®ç°å¯¹æ•°æ®çš„è¯»ä¸å†™ã€‚å…¶ä¸­ï¼Œåªè¯»å†…å­˜ï¼ˆå³ ROMï¼‰çš„ç›¸å…³çŸ¥è¯†å·²ç»åœ¨Â [ç¬¬äº”ç« #ROM](https://note.isshikih.top/cour_note/D2QD_DigitalDesign/Chap05/#rom)Â ä¸­æåŠï¼Œæœ¬ç« ä¸»è¦è®¨è®ºéšæœºè®¿é—®å†…å­˜ï¼ˆå³ RAMï¼‰ã€‚

---

### **ç»„ç»‡æ¶æ„**

**å†…å­˜ç»„ç»‡æ¶æ„(Memory Organization)**åæ˜ äº†å†…å­˜ä¸­çš„æ•°æ®æ˜¯å¦‚ä½•é€šè¿‡åœ°å€è¢«è®¿é—®çš„ã€‚

### **æ•°æ®ç±»å‹**

è®¡ç®—æœºä¸­å¸¸ç”¨çš„æ•°æ®ç±»å‹ä¸»è¦æœ‰ä¸‰ç§ï¼š

- **ä½(bit)**ï¼šæœ€å°å•å…ƒ
- **å­—èŠ‚(byte)**ï¼š8 ä¸ªè¿ç»­çš„ bit
- **å­—(word)**ï¼šç‰¹å®šæ•°é‡çš„è¿ç»­çš„ bitï¼Œç”±å†…å­˜ç±»å‹å†³å®šï¼Œä¼ ç»Ÿæ„ä¹‰ä¸Š 1 word = 4 bytes

![Untitled](Logic%20and%20computer%20design%20fundamentals%20126e5290981e4d10ad7dab4e845bdd25/Untitled%20256.png)

è€ƒè™‘ä¸€ä¸ªÂ $2ğ‘˜Ã—ğ‘›$Â çš„å†…å­˜å•å…ƒï¼Œ $k$Â è¡¨ç¤ºåœ°å€çš„ä½å®½ï¼Œ $ğ‘›$Â è¡¨ç¤º word çš„ä½å®½ã€‚è¿™ä¸ªå†…å­˜å•å…ƒçš„ç¤ºæ„å›¾å¦‚ä¸‹ï¼Œå…¶ä¸­ï¼Œ*k*-bit çš„åœ°å€ç»è¿‡ decoder è¯‘ç ï¼Œå¾—åˆ°çš„Â 2ğ‘˜Â ä¸ªè¾“å‡ºåˆ†åˆ«ä¸Â 2ğ‘˜Â ä¸ª word å½¢æˆå”¯ä¸€ç¡®å®šçš„è¿æ¥ï¼Œä»è€Œè¾¾åˆ°å¯»å€çš„ç›®çš„ï¼›æ¯ä¸ª word ç”±Â ğ‘›-bit ç»„æˆï¼Œæ‰€ä»¥è¾“å…¥å’Œè¾“å‡ºä¹Ÿéƒ½æ˜¯Â ğ‘›-bit çš„ã€‚

![Untitled](Logic%20and%20computer%20design%20fundamentals%20126e5290981e4d10ad7dab4e845bdd25/Untitled%20257.png)

### åŸºæœ¬æ“ä½œ

![Untitled](Logic%20and%20computer%20design%20fundamentals%20126e5290981e4d10ad7dab4e845bdd25/Untitled%20258.png)

![Untitled](Logic%20and%20computer%20design%20fundamentals%20126e5290981e4d10ad7dab4e845bdd25/Untitled%20259.png)

![Untitled](Logic%20and%20computer%20design%20fundamentals%20126e5290981e4d10ad7dab4e845bdd25/Untitled%20260.png)

---

![Untitled](Logic%20and%20computer%20design%20fundamentals%20126e5290981e4d10ad7dab4e845bdd25/Untitled%20261.png)

![Untitled](Logic%20and%20computer%20design%20fundamentals%20126e5290981e4d10ad7dab4e845bdd25/Untitled%20262.png)

æ€»ä¹‹ï¼Œåœ°å€ä¿¡å·å…ˆè¿›æ¥ç­‰å¾…è¯‘ç ç»“æŸåå†ä¼ å…¥è¯»å†™ä¿¡å·ï¼Œæœ€åå†æœ‰ä¸€æ®µæ¢å¤æ—¶é—´

## é™æ€å†…å­˜

RAM å¯ä»¥åˆ†ä¸º**é™æ€å†…å­˜(Static RAM, or SRAM)**å’Œ**åŠ¨æ€å†…å­˜(Dynamic RAM, or DRAM)**ä¸¤ç§ï¼š

- SRAMï¼šæ•°æ®å­˜å‚¨åœ¨é”å­˜å™¨(latch)ä¸­ï¼›
- DRAMï¼šæ•°æ®å­˜å‚¨åœ¨ç”µå®¹ä¸­ï¼Œä»¥ç”µè·é‡çš„å½¢å¼å­˜å‚¨ï¼›

![Untitled](Logic%20and%20computer%20design%20fundamentals%20126e5290981e4d10ad7dab4e845bdd25/Untitled%20263.png)

é™æ€å†…å­˜æ›´å¤æ‚æ›´å¿«ä½†æˆæœ¬æ›´é«˜

### **SRAM Cell**

é¦–å…ˆè€ƒè™‘ä¸€ä¸ª SRAM çš„æœ€å°å•å…ƒï¼Œå³Â **SRAM Cell**ï¼ˆä¸‹é¢ç®€ç§°ä¸º RAM Cellï¼‰ï¼Œç”¨äºå­˜å‚¨ 1-bit çš„ä¿¡æ¯ã€‚

è¿™ä¸ª RAM Cell æ˜¯é€šè¿‡ä¸€ä¸ª SR Latch å®ç°çš„ï¼Œå½“ select ç½®Â `0`Â æ—¶ï¼Œè¡¨ç¤º RAM Cell æœªè¢«ä½¿èƒ½ï¼Œé”å­˜å™¨ä¸­çš„æ•°æ®å¤„äºä¿æŒçŠ¶æ€ï¼Œè¾“å‡ºæ’ä¸ºÂ `1`ï¼›å½“ select ç½®Â `1`Â æ—¶ï¼Œé”å­˜å™¨ä¸­çš„æ•°æ®ç”± B ç«¯çš„è¾“å…¥ä¿¡å·å†³å®šï¼ŒC ç«¯è¾“å‡ºé”å­˜å™¨ä¸­å­˜å‚¨çš„æ•°æ®ã€‚ä½†æ˜¯ï¼Œç°åœ¨è¿™æ ·ä¸€ä¸ªç®€å•çš„ RAM Cell è¿˜æ— æ³•å®ç°çœŸæ­£æ„ä¹‰ä¸Šçš„è¯»å’Œå†™æ“ä½œï¼Œè¿˜éœ€è¦ä¸€äº›å¤–éƒ¨é€»è¾‘ç”µè·¯ï¼Œè¯¦è§Â [#SRAM Bit Slice](https://note.isshikih.top/cour_note/D2QD_DigitalDesign/Chap07/#sram-bit-slice)ã€‚

![Untitled](Logic%20and%20computer%20design%20fundamentals%20126e5290981e4d10ad7dab4e845bdd25/Untitled%20264.png)

---

### **SRAM Bit Slice**

![Untitled](Logic%20and%20computer%20design%20fundamentals%20126e5290981e4d10ad7dab4e845bdd25/Untitled%20265.png)

åœ°å€æœ‰4ä½ï¼Œé‚£ä¹ˆåœ°å€æ·±åº¦å°±æ˜¯ $2^4$,ç„¶åæ¯ä¸ªcellå­˜ä¸€ä¸ªbitï¼Œå¾—åˆ°ä¸€ä¸ª $2^4\times1$RAM

![Untitled](Logic%20and%20computer%20design%20fundamentals%20126e5290981e4d10ad7dab4e845bdd25/Untitled%20266.png)

`Word select`é€‰æ‹©è¦è¾“å‡ºçš„cellï¼Œ`Bit Select(Chip Select)`ä½¿èƒ½ä¿¡å·æ§åˆ¶æ•´ä¸ªå†…å­˜æ˜¯å¦è¿è½¬

ä¸Šå›¾ä¸­ï¼š

- å½“ bit select ç½®Â `1`Â æ—¶ï¼Œè¡¨ç¤ºè¿™ä¸ª SRAM Bit Slice è¢«ä½¿èƒ½ï¼Œå¯ä»¥è¿›è¡Œè¯»å†™æ“ä½œï¼›
- word select ç”¨äºé€‰æ‹©å¯¹å“ªä¸€ä¸ª cell è¿›è¡Œæ“ä½œï¼Œåœ¨åŒä¸€ä¸ª slice ä¸­ï¼Œæ¯æ¬¡åªæœ‰ä¸€ä¸ª cell èƒ½è¢« word select ä½¿èƒ½ï¼Œå³æ¯æ¬¡åªèƒ½å¯¹ä¸€ä¸ª cell è¿›è¡Œæ“ä½œï¼›
    - æ¢è¨€ä¹‹ï¼Œ2*n*Â æ¡ word select ä¸­ï¼Œåªèƒ½å­˜åœ¨è‡³å¤šä¸€ä¸ªç½®Â `1`ï¼Œå…¶ä½™å‡ç½®Â `0`ï¼›
        
        2ğ‘›
        
- è¯»å’Œå†™æ“ä½œçš„é€»è¾‘ç”µè·¯å¦‚å›¾æ‰€ç¤ºï¼Œå½“ R/W ç½®Â `0`Â æ—¶ï¼Œè¡¨ç¤ºæ­£åœ¨è¿›è¡Œå†™æ“ä½œï¼›
    - å½“å†™æ“ä½œæ­£å¸¸è¿›è¡Œæ—¶ï¼Œè¾“å…¥è¿›æ¥çš„æ–°æ•°æ®å…¶å®è¢«æ€»çº¿è¾“é€ç»™äº†æ‰€æœ‰çš„ cellï¼Œä½†åªæœ‰è¢« word select ä½¿èƒ½çš„é‚£ä¸ª cell æ‰å¯ä»¥å†™å…¥è¿™ä¸ªæ–°æ•°æ®ï¼›
    - æ³¨æ„ï¼Œå¯¹äºè¿™å¹…å›¾è€Œè¨€ï¼Œä¸è®º R/W ç½®ä»»ä½•å€¼ï¼Œè¯»æ“ä½œéƒ½åœ¨æ­£å¸¸è¿›è¡Œï¼›å¦‚æœä¸æƒ³è¿›è¡Œè¯»æ“ä½œï¼Œå¯ä»¥å°† word select å…¨éƒ¨ç½®Â `0`ï¼›
    

---

### é‡åˆé€‰æ‹© Coincidence Selection

![Untitled](Logic%20and%20computer%20design%20fundamentals%20126e5290981e4d10ad7dab4e845bdd25/Untitled%20267.png)

- ä¸‹å›¾ä½¿ç”¨ä¸¤ä¸ª 2-to-4 decoder æ›¿ä»£äº†Â 16Ã—1Â RAM ä¸­çš„ 4-to-16 decoderï¼›
    
    16Ã—1
    
- åœ°å€ä½¿ç”¨ 4-bit è¡¨ç¤ºï¼Œå…¶ä¸­ 2-bit è¢«åˆ†ç»™äº† column decoderï¼Œç”¨äºé€‰æ‹©è®¿é—®å“ªä¸ª sliceï¼›å¦å¤– 2-bit è¢«åˆ†ç»™äº† row decoderï¼Œç”¨äºé€‰æ‹©è®¿é—® slice ä¸­çš„å“ªä¸€è¡Œ cellï¼›

![https://note.isshikih.top/cour_note/D2QD_DigitalDesign/img/137.png](https://note.isshikih.top/cour_note/D2QD_DigitalDesign/img/137.png)

---

### **å­—æ‰©å±•ä¸ä½æ‰©å±•**

å†…å­˜çš„å®¹é‡ç”±Â **word çš„æ•°é‡å’Œä½å®½**ï¼ˆå³æ¯ä¸ª word ç”±å¤šå°‘ä¸ª bit ç»„æˆï¼‰å†³å®šã€‚è¦æƒ³æ‰©å±•å†…å­˜ï¼Œå¯ä»¥ä» word çš„æ•°é‡å’Œä½å®½è¿™ä¸¤ä¸ªè§’åº¦è¿›è¡Œï¼š

- **å­—æ‰©å±•**ï¼ˆæ‰©å±• word çš„æ•°é‡ï¼‰ï¼šå°†å¤šä¸ª RAM â€œå¹¶è”â€ï¼Œå¹¶ç›¸åº”åœ°æ‰©å±•åœ°å€çš„ä½å®½ï¼›
- **ä½æ‰©å±•**ï¼ˆæ‰©å±• word çš„ä½å®½ï¼‰ï¼šå°†å¤šä¸ª RAM â€œä¸²è”â€ï¼Œå¹¶ç›¸åº”åœ°æ‰©å±•è¾“å…¥è¾“å‡ºçš„ä½å®½ï¼›

---

**å­—æ‰©å±•**

![Untitled](Logic%20and%20computer%20design%20fundamentals%20126e5290981e4d10ad7dab4e845bdd25/Untitled%20268.png)

- ä½ä½ä¿¡å· `A1,A0`åŸå°ä¸åŠ¨Dåœ°æ¥å…¥RAMä¸­
- é«˜ä½ä¿¡å· `A3,A2`é€šè¿‡è¯‘ç å™¨å˜æˆ4ä½åˆ†åˆ«æ¥å…¥RAMçš„CSä¿¡å·

---

**ä½æ‰©å±•**

![Untitled](Logic%20and%20computer%20design%20fundamentals%20126e5290981e4d10ad7dab4e845bdd25/Untitled%20269.png)

- å…±äº«`Address`ä¿¡å·å’Œ`CS`ä¿¡å·
- æŠŠè¾“å‡ºå˜æˆå‘é‡è€Œå·²

## åŠ¨æ€å†…å­˜

### **DRAM Cell**

DRAM Cell å’Œ SRAM Cell åŸºæœ¬ç±»ä¼¼ï¼Œä¹Ÿæ‹¥æœ‰ä¸€ä¸ª select ä½¿èƒ½ç«¯å’Œä¸€ç»„è¾“å…¥è¾“å‡ºç«¯ï¼Œå”¯ä¸€çš„åŒºåˆ«åœ¨äºå­˜å‚¨å™¨çš„ä¸åŒã€‚SRAM Cell ä½¿ç”¨ä¸€ä¸ªé”å­˜å™¨æ¥å­˜å‚¨æ•°æ®ï¼Œè€Œ DRAM Cell ä½¿ç”¨**ä¸€ä¸ªç”µå®¹**å’Œ**ä¸€ä¸ªæ™¶ä½“ç®¡**æ¥å­˜å‚¨æ•°æ®ã€‚

- æ™¶ä½“ç®¡ T å¯ä»¥è§†ä½œä¸€ä¸ªå¼€å…³ï¼Œç”¨æ¥è¿æ¥å¤–éƒ¨è¾“å…¥ä¿¡å· B å’Œç”µå®¹ Cï¼›
- ç”µå®¹ C ç”¨äºå­˜å‚¨æ•°æ®ï¼Œå½“ç”µå®¹ä¸ºæ»¡ï¼ˆç”µè·é‡é«˜äºæŸä¸€é˜ˆå€¼ï¼‰æ—¶è¡¨ç¤ºé«˜ç”µå¹³ï¼ˆå¦‚å›¾ (b)ï¼‰ï¼Œå½“ç”µå®¹ä¸ºç©ºï¼ˆç”µè·é‡ä½äºæŸä¸€é˜ˆå€¼ï¼‰æ—¶è¡¨ç¤ºä½ç”µå¹³ï¼ˆå¦‚å›¾ (c)ï¼‰ï¼›

ä¸‹é¢è€ƒè™‘ DRAM Cell çš„è¯»æ“ä½œå’Œå†™æ“ä½œï¼š

- å†™æ“ä½œï¼šå¦‚å›¾ (d) å†™å…¥é«˜ç”µå¹³ï¼Œå¦‚å›¾ (e) å†™å…¥ä½ç”µå¹³ï¼›
- è¯»æ“ä½œï¼šå¦‚å›¾ (f) è¯»å–é«˜ç”µå¹³ï¼Œå½“ T æ‰“å¼€æ—¶ï¼Œå·¦ä¾§è¾“å…¥ç«¯å¯ä»¥ç›‘æµ‹åˆ°ä¸€ä¸ªç”µè·é‡çš„å‡é«˜ï¼Œè¿™å°±ä»£è¡¨è¯»å–åˆ°çš„æ•°æ®æ˜¯é«˜ç”µå¹³ï¼›è€Œç›¸åº”åœ°ï¼Œå³ä¾§ç”µå®¹ä¸­çš„ç”µè·é‡ä¹Ÿæœ‰æ‰€é™ä½ï¼›å¦‚å›¾ (g) è¯»å–ä½ç”µå¹³åŒç†ï¼›
    - ä¸éš¾å‘ç°ï¼Œæ¯æ¬¡è¯»æ“ä½œéƒ½ä¼šç¨å¾®æ”¹å˜ç”µå®¹ä¸­å­˜å‚¨çš„ç”µè·é‡ï¼Œå› æ­¤å¯¹äºæ¯ä¸€æ¬¡è¯»æ“ä½œï¼Œéƒ½è¦è¿›è¡Œ**å¤ä½(restore)**ï¼Œä¹Ÿå°±æ˜¯å°†ç”µå®¹ä¸­çš„ç”µè·é‡æ¢å¤åˆ°è¯»æ“ä½œä¹‹å‰çš„æ°´å¹³ï¼›

![https://note.isshikih.top/cour_note/D2QD_DigitalDesign/img/141.png](https://note.isshikih.top/cour_note/D2QD_DigitalDesign/img/141.png)

---

### DRAM Bit Slice

![Untitled](Logic%20and%20computer%20design%20fundamentals%20126e5290981e4d10ad7dab4e845bdd25/Untitled%20270.png)

DRAM Bit Slice å’Œ SRAM Bit Slice åŸºæœ¬ç±»ä¼¼ï¼Œå‰è€…çš„è¾“å‡ºç«¯ä¼šé¢å¤–åŠ ä¸€ä¸ªæ”¾å¤§å™¨ï¼Œä»è€Œå°†ç”µè·é‡å¾®å°çš„å˜åŒ–è½¬åŒ–æˆæ•°å­—ä¿¡å·ã€‚è™½ç„¶ç”µè·¯ç»“æ„å¹¶æ²¡æœ‰æœ¬è´¨å·®åˆ«ï¼Œä½†ä¸¤è€…**å®é™…çš„ç”µè·¯å¼€é”€**å´åŒºåˆ«å¾ˆå¤§ã€‚DRAM cell å«æœ‰ä¸€ä¸ªç”µå®¹å’Œä¸€ä¸ªæ™¶ä½“ç®¡ï¼Œè€Œ SRAM cell å«æœ‰å…­ä¸ªæ™¶ä½“ç®¡ï¼Œæ‰€ä»¥ DRAM çš„æ¯ bit çš„å¼€é”€æ˜¾è‘—ä½äº SRAMï¼Œè¿™ä¹Ÿæ˜¯ DRAM åœ¨å¤§å‹å†…å­˜ä¸­è¢«æ›´åŠ å¹¿æ³›çš„åº”ç”¨çš„åŸå› ã€‚

---

DRAM å¸¸ç”¨äºå¤§å‹å†…å­˜ï¼Œè€Œåœ¨è¿™äº›å†…å­˜ä¸­ï¼Œåœ°å€ä¼šå˜å¾—å¾ˆé•¿ï¼ˆè¶…è¿‡ 20-bitï¼‰ï¼Œä»¥è‡³äº DRAM çš„å¼•è„šæ•°é‡ä¸è¶³ä»¥ä¸€æ¬¡æ€§æ¥æ”¶è¿™ä¹ˆé•¿çš„åœ°å€ã€‚è§£å†³æ–¹æ³•æ˜¯å°†åœ°å€**åˆ†æˆä¸¤éƒ¨åˆ†ä¸²è¡Œçš„è¾“å…¥**åˆ° DRAM é‡Œæ¥ï¼Œé¦–å…ˆæ˜¯ row addressï¼Œç„¶åç´§æ¥ç€æ˜¯ column addressï¼ˆæ³¨æ„åˆ°è¿™é‡Œä¹Ÿæœ‰é‡åˆé€‰æ‹©çš„æ€æƒ³ï¼‰ã€‚

![Untitled](Logic%20and%20computer%20design%20fundamentals%20126e5290981e4d10ad7dab4e845bdd25/Untitled%20271.png)

ä¾‹å¦‚64Kéœ€è¦ä¼ 16ä½å¯»å€ä¿¡å·ï¼Œå¯ä»¥å…ˆä¼ é«˜çš„8ä½ï¼Œå†ä¼ ä½çš„8ä½

---

DRAMä¼ è¾“å…ˆç»™è¡Œåœ°å€(row)å†ç»™åˆ—åœ°å€(column)

![Untitled](Logic%20and%20computer%20design%20fundamentals%20126e5290981e4d10ad7dab4e845bdd25/Untitled%20272.png)

![Untitled](Logic%20and%20computer%20design%20fundamentals%20126e5290981e4d10ad7dab4e845bdd25/Untitled%20273.png)

ä¸Šå›¾ä¸­ï¼š

- ç”±äºåœ°å€è¢«åˆ†æˆä¸¤éƒ¨åˆ†ä¸²è¡Œè¾“å…¥åˆ° DRAM é‡Œæ¥ï¼Œå› æ­¤éœ€è¦ç”¨ register åˆ†åˆ«å­˜å‚¨ row address å’Œ column addressï¼›
- RAS(Row Address Strobe) å’Œ CAS(Column Address Strobe) ç”¨ä½œ register çš„è½½å…¥ä¿¡å·ï¼Œç½®Â `0`Â è¡¨ç¤ºè½½å…¥ï¼›
- å¯¹äºå†™æ“ä½œï¼Œå½“ row address é€‰ä¸­æŸä¸€è¡Œçš„æ—¶å€™ï¼Œé™¤äº†è¢«å†™å…¥çš„ cell ä¹‹å¤–ï¼Œè¿™ä¸€è¡Œä¸­çš„å…¶ä»– cell ä¹Ÿè¢«ä½¿èƒ½å¹¶è¿›è¡Œäº† restore æ“ä½œï¼›
- å¯¹äºè¯»æ“ä½œï¼Œå½“ row address é€‰ä¸­æŸä¸€è¡Œçš„æ—¶å€™ï¼ŒåŒ…æ‹¬è¦è¯»å–çš„ cell åœ¨å†…ï¼Œè¿™ä¸€è¡Œä¸­çš„æ‰€æœ‰ cell éƒ½è¢«ä½¿èƒ½å¹¶è¿›è¡Œäº† restore æ“ä½œï¼›
- refresh controller å’Œ refresh counter æ¨¡å—è´Ÿè´£å®ç° refresh åŠŸèƒ½ï¼›

---

### Refresh Policies

ç”±äºDRAMä¼šé€æ¸ä¸¢å¤±å­˜å‚¨æ•°æ®ï¼Œæ‰€ä»¥å¿…é¡»å®šæœŸåˆ·æ–°

![Untitled](Logic%20and%20computer%20design%20fundamentals%20126e5290981e4d10ad7dab4e845bdd25/Untitled%20274.png)

![Untitled](Logic%20and%20computer%20design%20fundamentals%20126e5290981e4d10ad7dab4e845bdd25/Untitled%20275.png)

![Untitled](Logic%20and%20computer%20design%20fundamentals%20126e5290981e4d10ad7dab4e845bdd25/Untitled%20276.png)

![Untitled](Logic%20and%20computer%20design%20fundamentals%20126e5290981e4d10ad7dab4e845bdd25/Untitled%20277.png)

---

## DRAMç±»å‹

- Synchronous DRAMï¼ˆå³Â **SDRAM**ï¼‰ï¼šä¸åŒäº DRAM çš„å¼‚æ­¥ï¼ŒSDRAM å¢åŠ äº†ä¸€ä¸ªæ—¶é’Ÿæ¥å®ç°**åŒæ­¥**ï¼›
- Double-data-rate synchronous DRAMï¼ˆå³Â **DDR SDRAM**ï¼‰ï¼šä¸ SDRAM åŸºæœ¬ä¸€è‡´ï¼Œä½†åŒæ—¶åˆ©ç”¨äº†æ—¶é’Ÿçš„ä¸Šå‡æ²¿å’Œä¸‹é™æ²¿æ¥è¾“å‡ºæ•°æ®ï¼›
- RambusÂ DRAMï¼ˆå³Â **RDRAM**ï¼‰ï¼šä¸“åˆ©æŠ€æœ¯ï¼Œç”¨ç›¸å¯¹æ›´çª„çš„æ€»çº¿æ¥å®ç°æé«˜çš„å†…å­˜è®¿é—®é€Ÿåº¦ï¼›
    
    â“‡
    

**å¼•å…¥**

ä¸ºäº†è§£é‡Šè¿™äº› DRAM æ˜¯å¦‚ä½•è¾¾åˆ°æ›´å¿«çš„å†…å­˜è®¿é—®é€Ÿåº¦çš„ï¼Œè¿™é‡Œæœ‰å¿…è¦å…ˆä»‹ç»ä¸¤ä¸ªäº‹å®ï¼š

1. ç°ä»£è®¡ç®—æœºä¸­ï¼Œç»å¤§å¤šæ•°æ—¶å€™ä» DRAM ä¸­è¯»å–çš„æ•°æ®å¹¶æ²¡æœ‰ç›´æ¥ä¼ è¾“ç»™ CPUï¼Œè€Œæ˜¯è¢«å­˜æ”¾åœ¨äº†é«˜é€Ÿç¼“å­˜(cache)ä¸­ã€‚é«˜é€Ÿç¼“å­˜ä» DRAM ä¸­è¯»å–æ•°æ®çš„æ—¶å€™ï¼Œæ€»æ˜¯ä¸€æ¬¡æ€§è¯»å–ä¸€ä¸²ç›¸é‚»çš„å­—èŠ‚ï¼Œè¿™è¢«ç§°ä¸º**çˆ†å‘æ¨¡å¼è¯»å–æ•°æ®(burst read)**ã€‚å¯¹äº burst read è€Œè¨€ï¼Œå½±å“é€Ÿåº¦çš„æœ€é‡è¦å› ç´ ä¸å†æ˜¯å¯»å€çš„æ—¶é—´ï¼Œè€Œæ˜¯è¿ç»­è¯»å–ç›¸é‚»å­—èŠ‚çš„æ—¶é—´ï¼›
2. DRAM çš„ç‰¹æ€§æ˜¯ï¼Œæ¯å½“ row address é€‰ä¸­æŸä¸€è¡Œæ—¶ï¼Œè¿™ä¸€è¡Œå†…çš„æ‰€æœ‰ cell éƒ½è¢«ä½¿èƒ½ï¼Œå³éƒ½æ˜¯å¯è®¿é—®çš„ï¼›

æ‰€ä»¥ï¼ŒDRAM çš„è¿™ç§ç‰¹æ€§ï¼Œä½¿å¾—å®ƒéå¸¸é€‚åˆ burst readï¼Œå³è¿ç»­è¯»å–åŒä¸€è¡Œä¸­çš„ç›¸é‚»å­—èŠ‚ã€‚åˆ©ç”¨ burst readï¼ŒDRAM å¯ä»¥è¾¾åˆ°æ›´å¿«çš„å†…å­˜è®¿é—®é€Ÿåº¦ã€‚

---

### SDRAM

![Untitled](Logic%20and%20computer%20design%20fundamentals%20126e5290981e4d10ad7dab4e845bdd25/Untitled%20278.png)

![Untitled](Logic%20and%20computer%20design%20fundamentals%20126e5290981e4d10ad7dab4e845bdd25/Untitled%20279.png)

![Untitled](Logic%20and%20computer%20design%20fundamentals%20126e5290981e4d10ad7dab4e845bdd25/Untitled%20280.png)

### DDRAM

![Untitled](Logic%20and%20computer%20design%20fundamentals%20126e5290981e4d10ad7dab4e845bdd25/Untitled%20281.png)