{
    "code": "module flip_flop (\n    input logic clk,\n    input logic L,\n    input logic D,\n    output logic Q\n);\n\n    always_ff @(posedge clk) begin\n        if (L)\n            Q <= D;\n    end\n\nendmodule",
    "test_results": {
        "num_mismatch": 0,
        "passfail": "m"
    },
    "iterations_used": 3
}