Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Thu Nov 14 11:31:54 2019
| Host         : Bidlack running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7s25-csga225
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     77.461        0.000                      0                  254        0.130        0.000                      0                  254       41.160        0.000                       0                   141  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 41.660}     83.330          12.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        77.461        0.000                      0                  254        0.130        0.000                      0                  254       41.160        0.000                       0                   141  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack       77.461ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.130ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       41.160ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             77.461ns  (required time - arrival time)
  Source:                 SER/i_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            SER/i_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.881ns  (logic 3.449ns (58.646%)  route 2.432ns (41.354%))
  Logic Levels:           14  (CARRY4=12 LUT2=2)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns = ( 88.186 - 83.330 ) 
    Source Clock Delay      (SCD):    5.143ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.966     3.431    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.527 r  clk_IBUF_BUFG_inst/O
                         net (fo=140, routed)         1.616     5.143    SER/clk_IBUF_BUFG
    SLICE_X38Y26         FDRE                                         r  SER/i_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y26         FDRE (Prop_fdre_C_Q)         0.456     5.599 f  SER/i_reg[5]/Q
                         net (fo=3, routed)           0.819     6.418    SER/i_reg[5]
    SLICE_X39Y27         LUT2 (Prop_lut2_I1_O)        0.124     6.542 r  SER/state1_carry_i_6/O
                         net (fo=1, routed)           0.000     6.542    SER/state1_carry_i_6_n_0
    SLICE_X39Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.092 r  SER/state1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.092    SER/state1_carry_n_0
    SLICE_X39Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.206 r  SER/state1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.206    SER/state1_carry__0_n_0
    SLICE_X39Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.320 r  SER/state1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.320    SER/state1_carry__1_n_0
    SLICE_X39Y30         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.548 f  SER/state1_carry__2/CO[2]
                         net (fo=36, routed)          1.613     9.161    SER/state1_carry__2_n_1
    SLICE_X38Y25         LUT2 (Prop_lut2_I1_O)        0.313     9.474 r  SER/i[0]_i_7/O
                         net (fo=1, routed)           0.000     9.474    SER/i[0]_i_7_n_0
    SLICE_X38Y25         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.006 r  SER/i_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.006    SER/i_reg[0]_i_2_n_0
    SLICE_X38Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.120 r  SER/i_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.120    SER/i_reg[4]_i_1_n_0
    SLICE_X38Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.234 r  SER/i_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.234    SER/i_reg[8]_i_1_n_0
    SLICE_X38Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.348 r  SER/i_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.348    SER/i_reg[12]_i_1_n_0
    SLICE_X38Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.462 r  SER/i_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.462    SER/i_reg[16]_i_1_n_0
    SLICE_X38Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.576 r  SER/i_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.576    SER/i_reg[20]_i_1_n_0
    SLICE_X38Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.690 r  SER/i_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.690    SER/i_reg[24]_i_1_n_0
    SLICE_X38Y32         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.024 r  SER/i_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000    11.024    SER/i_reg[28]_i_1_n_6
    SLICE_X38Y32         FDRE                                         r  SER/i_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    M9                                                0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395    84.725 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    86.587    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.678 r  clk_IBUF_BUFG_inst/O
                         net (fo=140, routed)         1.508    88.186    SER/clk_IBUF_BUFG
    SLICE_X38Y32         FDRE                                         r  SER/i_reg[29]/C
                         clock pessimism              0.272    88.458    
                         clock uncertainty           -0.035    88.423    
    SLICE_X38Y32         FDRE (Setup_fdre_C_D)        0.062    88.485    SER/i_reg[29]
  -------------------------------------------------------------------
                         required time                         88.485    
                         arrival time                         -11.024    
  -------------------------------------------------------------------
                         slack                                 77.461    

Slack (MET) :             77.482ns  (required time - arrival time)
  Source:                 SER/i_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            SER/i_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.860ns  (logic 3.428ns (58.498%)  route 2.432ns (41.502%))
  Logic Levels:           14  (CARRY4=12 LUT2=2)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns = ( 88.186 - 83.330 ) 
    Source Clock Delay      (SCD):    5.143ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.966     3.431    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.527 r  clk_IBUF_BUFG_inst/O
                         net (fo=140, routed)         1.616     5.143    SER/clk_IBUF_BUFG
    SLICE_X38Y26         FDRE                                         r  SER/i_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y26         FDRE (Prop_fdre_C_Q)         0.456     5.599 f  SER/i_reg[5]/Q
                         net (fo=3, routed)           0.819     6.418    SER/i_reg[5]
    SLICE_X39Y27         LUT2 (Prop_lut2_I1_O)        0.124     6.542 r  SER/state1_carry_i_6/O
                         net (fo=1, routed)           0.000     6.542    SER/state1_carry_i_6_n_0
    SLICE_X39Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.092 r  SER/state1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.092    SER/state1_carry_n_0
    SLICE_X39Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.206 r  SER/state1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.206    SER/state1_carry__0_n_0
    SLICE_X39Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.320 r  SER/state1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.320    SER/state1_carry__1_n_0
    SLICE_X39Y30         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.548 f  SER/state1_carry__2/CO[2]
                         net (fo=36, routed)          1.613     9.161    SER/state1_carry__2_n_1
    SLICE_X38Y25         LUT2 (Prop_lut2_I1_O)        0.313     9.474 r  SER/i[0]_i_7/O
                         net (fo=1, routed)           0.000     9.474    SER/i[0]_i_7_n_0
    SLICE_X38Y25         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.006 r  SER/i_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.006    SER/i_reg[0]_i_2_n_0
    SLICE_X38Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.120 r  SER/i_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.120    SER/i_reg[4]_i_1_n_0
    SLICE_X38Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.234 r  SER/i_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.234    SER/i_reg[8]_i_1_n_0
    SLICE_X38Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.348 r  SER/i_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.348    SER/i_reg[12]_i_1_n_0
    SLICE_X38Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.462 r  SER/i_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.462    SER/i_reg[16]_i_1_n_0
    SLICE_X38Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.576 r  SER/i_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.576    SER/i_reg[20]_i_1_n_0
    SLICE_X38Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.690 r  SER/i_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.690    SER/i_reg[24]_i_1_n_0
    SLICE_X38Y32         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.003 r  SER/i_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000    11.003    SER/i_reg[28]_i_1_n_4
    SLICE_X38Y32         FDRE                                         r  SER/i_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    M9                                                0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395    84.725 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    86.587    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.678 r  clk_IBUF_BUFG_inst/O
                         net (fo=140, routed)         1.508    88.186    SER/clk_IBUF_BUFG
    SLICE_X38Y32         FDRE                                         r  SER/i_reg[31]/C
                         clock pessimism              0.272    88.458    
                         clock uncertainty           -0.035    88.423    
    SLICE_X38Y32         FDRE (Setup_fdre_C_D)        0.062    88.485    SER/i_reg[31]
  -------------------------------------------------------------------
                         required time                         88.485    
                         arrival time                         -11.003    
  -------------------------------------------------------------------
                         slack                                 77.482    

Slack (MET) :             77.556ns  (required time - arrival time)
  Source:                 SER/i_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            SER/i_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.786ns  (logic 3.354ns (57.967%)  route 2.432ns (42.033%))
  Logic Levels:           14  (CARRY4=12 LUT2=2)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns = ( 88.186 - 83.330 ) 
    Source Clock Delay      (SCD):    5.143ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.966     3.431    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.527 r  clk_IBUF_BUFG_inst/O
                         net (fo=140, routed)         1.616     5.143    SER/clk_IBUF_BUFG
    SLICE_X38Y26         FDRE                                         r  SER/i_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y26         FDRE (Prop_fdre_C_Q)         0.456     5.599 f  SER/i_reg[5]/Q
                         net (fo=3, routed)           0.819     6.418    SER/i_reg[5]
    SLICE_X39Y27         LUT2 (Prop_lut2_I1_O)        0.124     6.542 r  SER/state1_carry_i_6/O
                         net (fo=1, routed)           0.000     6.542    SER/state1_carry_i_6_n_0
    SLICE_X39Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.092 r  SER/state1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.092    SER/state1_carry_n_0
    SLICE_X39Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.206 r  SER/state1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.206    SER/state1_carry__0_n_0
    SLICE_X39Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.320 r  SER/state1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.320    SER/state1_carry__1_n_0
    SLICE_X39Y30         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.548 f  SER/state1_carry__2/CO[2]
                         net (fo=36, routed)          1.613     9.161    SER/state1_carry__2_n_1
    SLICE_X38Y25         LUT2 (Prop_lut2_I1_O)        0.313     9.474 r  SER/i[0]_i_7/O
                         net (fo=1, routed)           0.000     9.474    SER/i[0]_i_7_n_0
    SLICE_X38Y25         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.006 r  SER/i_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.006    SER/i_reg[0]_i_2_n_0
    SLICE_X38Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.120 r  SER/i_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.120    SER/i_reg[4]_i_1_n_0
    SLICE_X38Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.234 r  SER/i_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.234    SER/i_reg[8]_i_1_n_0
    SLICE_X38Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.348 r  SER/i_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.348    SER/i_reg[12]_i_1_n_0
    SLICE_X38Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.462 r  SER/i_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.462    SER/i_reg[16]_i_1_n_0
    SLICE_X38Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.576 r  SER/i_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.576    SER/i_reg[20]_i_1_n_0
    SLICE_X38Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.690 r  SER/i_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.690    SER/i_reg[24]_i_1_n_0
    SLICE_X38Y32         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.929 r  SER/i_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000    10.929    SER/i_reg[28]_i_1_n_5
    SLICE_X38Y32         FDRE                                         r  SER/i_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    M9                                                0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395    84.725 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    86.587    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.678 r  clk_IBUF_BUFG_inst/O
                         net (fo=140, routed)         1.508    88.186    SER/clk_IBUF_BUFG
    SLICE_X38Y32         FDRE                                         r  SER/i_reg[30]/C
                         clock pessimism              0.272    88.458    
                         clock uncertainty           -0.035    88.423    
    SLICE_X38Y32         FDRE (Setup_fdre_C_D)        0.062    88.485    SER/i_reg[30]
  -------------------------------------------------------------------
                         required time                         88.485    
                         arrival time                         -10.929    
  -------------------------------------------------------------------
                         slack                                 77.556    

Slack (MET) :             77.572ns  (required time - arrival time)
  Source:                 SER/i_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            SER/i_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.770ns  (logic 3.338ns (57.850%)  route 2.432ns (42.150%))
  Logic Levels:           14  (CARRY4=12 LUT2=2)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns = ( 88.186 - 83.330 ) 
    Source Clock Delay      (SCD):    5.143ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.966     3.431    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.527 r  clk_IBUF_BUFG_inst/O
                         net (fo=140, routed)         1.616     5.143    SER/clk_IBUF_BUFG
    SLICE_X38Y26         FDRE                                         r  SER/i_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y26         FDRE (Prop_fdre_C_Q)         0.456     5.599 f  SER/i_reg[5]/Q
                         net (fo=3, routed)           0.819     6.418    SER/i_reg[5]
    SLICE_X39Y27         LUT2 (Prop_lut2_I1_O)        0.124     6.542 r  SER/state1_carry_i_6/O
                         net (fo=1, routed)           0.000     6.542    SER/state1_carry_i_6_n_0
    SLICE_X39Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.092 r  SER/state1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.092    SER/state1_carry_n_0
    SLICE_X39Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.206 r  SER/state1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.206    SER/state1_carry__0_n_0
    SLICE_X39Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.320 r  SER/state1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.320    SER/state1_carry__1_n_0
    SLICE_X39Y30         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.548 f  SER/state1_carry__2/CO[2]
                         net (fo=36, routed)          1.613     9.161    SER/state1_carry__2_n_1
    SLICE_X38Y25         LUT2 (Prop_lut2_I1_O)        0.313     9.474 r  SER/i[0]_i_7/O
                         net (fo=1, routed)           0.000     9.474    SER/i[0]_i_7_n_0
    SLICE_X38Y25         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.006 r  SER/i_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.006    SER/i_reg[0]_i_2_n_0
    SLICE_X38Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.120 r  SER/i_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.120    SER/i_reg[4]_i_1_n_0
    SLICE_X38Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.234 r  SER/i_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.234    SER/i_reg[8]_i_1_n_0
    SLICE_X38Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.348 r  SER/i_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.348    SER/i_reg[12]_i_1_n_0
    SLICE_X38Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.462 r  SER/i_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.462    SER/i_reg[16]_i_1_n_0
    SLICE_X38Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.576 r  SER/i_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.576    SER/i_reg[20]_i_1_n_0
    SLICE_X38Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.690 r  SER/i_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.690    SER/i_reg[24]_i_1_n_0
    SLICE_X38Y32         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    10.913 r  SER/i_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.913    SER/i_reg[28]_i_1_n_7
    SLICE_X38Y32         FDRE                                         r  SER/i_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    M9                                                0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395    84.725 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    86.587    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.678 r  clk_IBUF_BUFG_inst/O
                         net (fo=140, routed)         1.508    88.186    SER/clk_IBUF_BUFG
    SLICE_X38Y32         FDRE                                         r  SER/i_reg[28]/C
                         clock pessimism              0.272    88.458    
                         clock uncertainty           -0.035    88.423    
    SLICE_X38Y32         FDRE (Setup_fdre_C_D)        0.062    88.485    SER/i_reg[28]
  -------------------------------------------------------------------
                         required time                         88.485    
                         arrival time                         -10.913    
  -------------------------------------------------------------------
                         slack                                 77.572    

Slack (MET) :             77.573ns  (required time - arrival time)
  Source:                 SER/i_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            SER/i_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.767ns  (logic 3.335ns (57.828%)  route 2.432ns (42.172%))
  Logic Levels:           13  (CARRY4=11 LUT2=2)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 88.184 - 83.330 ) 
    Source Clock Delay      (SCD):    5.143ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.966     3.431    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.527 r  clk_IBUF_BUFG_inst/O
                         net (fo=140, routed)         1.616     5.143    SER/clk_IBUF_BUFG
    SLICE_X38Y26         FDRE                                         r  SER/i_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y26         FDRE (Prop_fdre_C_Q)         0.456     5.599 f  SER/i_reg[5]/Q
                         net (fo=3, routed)           0.819     6.418    SER/i_reg[5]
    SLICE_X39Y27         LUT2 (Prop_lut2_I1_O)        0.124     6.542 r  SER/state1_carry_i_6/O
                         net (fo=1, routed)           0.000     6.542    SER/state1_carry_i_6_n_0
    SLICE_X39Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.092 r  SER/state1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.092    SER/state1_carry_n_0
    SLICE_X39Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.206 r  SER/state1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.206    SER/state1_carry__0_n_0
    SLICE_X39Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.320 r  SER/state1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.320    SER/state1_carry__1_n_0
    SLICE_X39Y30         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.548 f  SER/state1_carry__2/CO[2]
                         net (fo=36, routed)          1.613     9.161    SER/state1_carry__2_n_1
    SLICE_X38Y25         LUT2 (Prop_lut2_I1_O)        0.313     9.474 r  SER/i[0]_i_7/O
                         net (fo=1, routed)           0.000     9.474    SER/i[0]_i_7_n_0
    SLICE_X38Y25         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.006 r  SER/i_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.006    SER/i_reg[0]_i_2_n_0
    SLICE_X38Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.120 r  SER/i_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.120    SER/i_reg[4]_i_1_n_0
    SLICE_X38Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.234 r  SER/i_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.234    SER/i_reg[8]_i_1_n_0
    SLICE_X38Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.348 r  SER/i_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.348    SER/i_reg[12]_i_1_n_0
    SLICE_X38Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.462 r  SER/i_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.462    SER/i_reg[16]_i_1_n_0
    SLICE_X38Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.576 r  SER/i_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.576    SER/i_reg[20]_i_1_n_0
    SLICE_X38Y31         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.910 r  SER/i_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.910    SER/i_reg[24]_i_1_n_6
    SLICE_X38Y31         FDRE                                         r  SER/i_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    M9                                                0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395    84.725 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    86.587    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.678 r  clk_IBUF_BUFG_inst/O
                         net (fo=140, routed)         1.506    88.184    SER/clk_IBUF_BUFG
    SLICE_X38Y31         FDRE                                         r  SER/i_reg[25]/C
                         clock pessimism              0.272    88.456    
                         clock uncertainty           -0.035    88.421    
    SLICE_X38Y31         FDRE (Setup_fdre_C_D)        0.062    88.483    SER/i_reg[25]
  -------------------------------------------------------------------
                         required time                         88.483    
                         arrival time                         -10.910    
  -------------------------------------------------------------------
                         slack                                 77.573    

Slack (MET) :             77.594ns  (required time - arrival time)
  Source:                 SER/i_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            SER/i_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.746ns  (logic 3.314ns (57.674%)  route 2.432ns (42.326%))
  Logic Levels:           13  (CARRY4=11 LUT2=2)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 88.184 - 83.330 ) 
    Source Clock Delay      (SCD):    5.143ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.966     3.431    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.527 r  clk_IBUF_BUFG_inst/O
                         net (fo=140, routed)         1.616     5.143    SER/clk_IBUF_BUFG
    SLICE_X38Y26         FDRE                                         r  SER/i_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y26         FDRE (Prop_fdre_C_Q)         0.456     5.599 f  SER/i_reg[5]/Q
                         net (fo=3, routed)           0.819     6.418    SER/i_reg[5]
    SLICE_X39Y27         LUT2 (Prop_lut2_I1_O)        0.124     6.542 r  SER/state1_carry_i_6/O
                         net (fo=1, routed)           0.000     6.542    SER/state1_carry_i_6_n_0
    SLICE_X39Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.092 r  SER/state1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.092    SER/state1_carry_n_0
    SLICE_X39Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.206 r  SER/state1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.206    SER/state1_carry__0_n_0
    SLICE_X39Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.320 r  SER/state1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.320    SER/state1_carry__1_n_0
    SLICE_X39Y30         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.548 f  SER/state1_carry__2/CO[2]
                         net (fo=36, routed)          1.613     9.161    SER/state1_carry__2_n_1
    SLICE_X38Y25         LUT2 (Prop_lut2_I1_O)        0.313     9.474 r  SER/i[0]_i_7/O
                         net (fo=1, routed)           0.000     9.474    SER/i[0]_i_7_n_0
    SLICE_X38Y25         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.006 r  SER/i_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.006    SER/i_reg[0]_i_2_n_0
    SLICE_X38Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.120 r  SER/i_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.120    SER/i_reg[4]_i_1_n_0
    SLICE_X38Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.234 r  SER/i_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.234    SER/i_reg[8]_i_1_n_0
    SLICE_X38Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.348 r  SER/i_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.348    SER/i_reg[12]_i_1_n_0
    SLICE_X38Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.462 r  SER/i_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.462    SER/i_reg[16]_i_1_n_0
    SLICE_X38Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.576 r  SER/i_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.576    SER/i_reg[20]_i_1_n_0
    SLICE_X38Y31         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.889 r  SER/i_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.889    SER/i_reg[24]_i_1_n_4
    SLICE_X38Y31         FDRE                                         r  SER/i_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    M9                                                0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395    84.725 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    86.587    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.678 r  clk_IBUF_BUFG_inst/O
                         net (fo=140, routed)         1.506    88.184    SER/clk_IBUF_BUFG
    SLICE_X38Y31         FDRE                                         r  SER/i_reg[27]/C
                         clock pessimism              0.272    88.456    
                         clock uncertainty           -0.035    88.421    
    SLICE_X38Y31         FDRE (Setup_fdre_C_D)        0.062    88.483    SER/i_reg[27]
  -------------------------------------------------------------------
                         required time                         88.483    
                         arrival time                         -10.889    
  -------------------------------------------------------------------
                         slack                                 77.594    

Slack (MET) :             77.668ns  (required time - arrival time)
  Source:                 SER/i_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            SER/i_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.672ns  (logic 3.240ns (57.122%)  route 2.432ns (42.878%))
  Logic Levels:           13  (CARRY4=11 LUT2=2)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 88.184 - 83.330 ) 
    Source Clock Delay      (SCD):    5.143ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.966     3.431    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.527 r  clk_IBUF_BUFG_inst/O
                         net (fo=140, routed)         1.616     5.143    SER/clk_IBUF_BUFG
    SLICE_X38Y26         FDRE                                         r  SER/i_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y26         FDRE (Prop_fdre_C_Q)         0.456     5.599 f  SER/i_reg[5]/Q
                         net (fo=3, routed)           0.819     6.418    SER/i_reg[5]
    SLICE_X39Y27         LUT2 (Prop_lut2_I1_O)        0.124     6.542 r  SER/state1_carry_i_6/O
                         net (fo=1, routed)           0.000     6.542    SER/state1_carry_i_6_n_0
    SLICE_X39Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.092 r  SER/state1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.092    SER/state1_carry_n_0
    SLICE_X39Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.206 r  SER/state1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.206    SER/state1_carry__0_n_0
    SLICE_X39Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.320 r  SER/state1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.320    SER/state1_carry__1_n_0
    SLICE_X39Y30         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.548 f  SER/state1_carry__2/CO[2]
                         net (fo=36, routed)          1.613     9.161    SER/state1_carry__2_n_1
    SLICE_X38Y25         LUT2 (Prop_lut2_I1_O)        0.313     9.474 r  SER/i[0]_i_7/O
                         net (fo=1, routed)           0.000     9.474    SER/i[0]_i_7_n_0
    SLICE_X38Y25         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.006 r  SER/i_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.006    SER/i_reg[0]_i_2_n_0
    SLICE_X38Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.120 r  SER/i_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.120    SER/i_reg[4]_i_1_n_0
    SLICE_X38Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.234 r  SER/i_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.234    SER/i_reg[8]_i_1_n_0
    SLICE_X38Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.348 r  SER/i_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.348    SER/i_reg[12]_i_1_n_0
    SLICE_X38Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.462 r  SER/i_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.462    SER/i_reg[16]_i_1_n_0
    SLICE_X38Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.576 r  SER/i_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.576    SER/i_reg[20]_i_1_n_0
    SLICE_X38Y31         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.815 r  SER/i_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000    10.815    SER/i_reg[24]_i_1_n_5
    SLICE_X38Y31         FDRE                                         r  SER/i_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    M9                                                0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395    84.725 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    86.587    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.678 r  clk_IBUF_BUFG_inst/O
                         net (fo=140, routed)         1.506    88.184    SER/clk_IBUF_BUFG
    SLICE_X38Y31         FDRE                                         r  SER/i_reg[26]/C
                         clock pessimism              0.272    88.456    
                         clock uncertainty           -0.035    88.421    
    SLICE_X38Y31         FDRE (Setup_fdre_C_D)        0.062    88.483    SER/i_reg[26]
  -------------------------------------------------------------------
                         required time                         88.483    
                         arrival time                         -10.815    
  -------------------------------------------------------------------
                         slack                                 77.668    

Slack (MET) :             77.684ns  (required time - arrival time)
  Source:                 SER/i_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            SER/i_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.656ns  (logic 3.224ns (57.001%)  route 2.432ns (42.999%))
  Logic Levels:           13  (CARRY4=11 LUT2=2)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 88.184 - 83.330 ) 
    Source Clock Delay      (SCD):    5.143ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.966     3.431    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.527 r  clk_IBUF_BUFG_inst/O
                         net (fo=140, routed)         1.616     5.143    SER/clk_IBUF_BUFG
    SLICE_X38Y26         FDRE                                         r  SER/i_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y26         FDRE (Prop_fdre_C_Q)         0.456     5.599 f  SER/i_reg[5]/Q
                         net (fo=3, routed)           0.819     6.418    SER/i_reg[5]
    SLICE_X39Y27         LUT2 (Prop_lut2_I1_O)        0.124     6.542 r  SER/state1_carry_i_6/O
                         net (fo=1, routed)           0.000     6.542    SER/state1_carry_i_6_n_0
    SLICE_X39Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.092 r  SER/state1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.092    SER/state1_carry_n_0
    SLICE_X39Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.206 r  SER/state1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.206    SER/state1_carry__0_n_0
    SLICE_X39Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.320 r  SER/state1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.320    SER/state1_carry__1_n_0
    SLICE_X39Y30         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.548 f  SER/state1_carry__2/CO[2]
                         net (fo=36, routed)          1.613     9.161    SER/state1_carry__2_n_1
    SLICE_X38Y25         LUT2 (Prop_lut2_I1_O)        0.313     9.474 r  SER/i[0]_i_7/O
                         net (fo=1, routed)           0.000     9.474    SER/i[0]_i_7_n_0
    SLICE_X38Y25         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.006 r  SER/i_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.006    SER/i_reg[0]_i_2_n_0
    SLICE_X38Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.120 r  SER/i_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.120    SER/i_reg[4]_i_1_n_0
    SLICE_X38Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.234 r  SER/i_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.234    SER/i_reg[8]_i_1_n_0
    SLICE_X38Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.348 r  SER/i_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.348    SER/i_reg[12]_i_1_n_0
    SLICE_X38Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.462 r  SER/i_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.462    SER/i_reg[16]_i_1_n_0
    SLICE_X38Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.576 r  SER/i_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.576    SER/i_reg[20]_i_1_n_0
    SLICE_X38Y31         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    10.799 r  SER/i_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.799    SER/i_reg[24]_i_1_n_7
    SLICE_X38Y31         FDRE                                         r  SER/i_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    M9                                                0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395    84.725 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    86.587    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.678 r  clk_IBUF_BUFG_inst/O
                         net (fo=140, routed)         1.506    88.184    SER/clk_IBUF_BUFG
    SLICE_X38Y31         FDRE                                         r  SER/i_reg[24]/C
                         clock pessimism              0.272    88.456    
                         clock uncertainty           -0.035    88.421    
    SLICE_X38Y31         FDRE (Setup_fdre_C_D)        0.062    88.483    SER/i_reg[24]
  -------------------------------------------------------------------
                         required time                         88.483    
                         arrival time                         -10.799    
  -------------------------------------------------------------------
                         slack                                 77.684    

Slack (MET) :             77.686ns  (required time - arrival time)
  Source:                 SER/i_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            SER/i_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.653ns  (logic 3.221ns (56.978%)  route 2.432ns (43.022%))
  Logic Levels:           12  (CARRY4=10 LUT2=2)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 88.183 - 83.330 ) 
    Source Clock Delay      (SCD):    5.143ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.966     3.431    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.527 r  clk_IBUF_BUFG_inst/O
                         net (fo=140, routed)         1.616     5.143    SER/clk_IBUF_BUFG
    SLICE_X38Y26         FDRE                                         r  SER/i_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y26         FDRE (Prop_fdre_C_Q)         0.456     5.599 f  SER/i_reg[5]/Q
                         net (fo=3, routed)           0.819     6.418    SER/i_reg[5]
    SLICE_X39Y27         LUT2 (Prop_lut2_I1_O)        0.124     6.542 r  SER/state1_carry_i_6/O
                         net (fo=1, routed)           0.000     6.542    SER/state1_carry_i_6_n_0
    SLICE_X39Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.092 r  SER/state1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.092    SER/state1_carry_n_0
    SLICE_X39Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.206 r  SER/state1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.206    SER/state1_carry__0_n_0
    SLICE_X39Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.320 r  SER/state1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.320    SER/state1_carry__1_n_0
    SLICE_X39Y30         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.548 f  SER/state1_carry__2/CO[2]
                         net (fo=36, routed)          1.613     9.161    SER/state1_carry__2_n_1
    SLICE_X38Y25         LUT2 (Prop_lut2_I1_O)        0.313     9.474 r  SER/i[0]_i_7/O
                         net (fo=1, routed)           0.000     9.474    SER/i[0]_i_7_n_0
    SLICE_X38Y25         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.006 r  SER/i_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.006    SER/i_reg[0]_i_2_n_0
    SLICE_X38Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.120 r  SER/i_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.120    SER/i_reg[4]_i_1_n_0
    SLICE_X38Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.234 r  SER/i_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.234    SER/i_reg[8]_i_1_n_0
    SLICE_X38Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.348 r  SER/i_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.348    SER/i_reg[12]_i_1_n_0
    SLICE_X38Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.462 r  SER/i_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.462    SER/i_reg[16]_i_1_n_0
    SLICE_X38Y30         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.796 r  SER/i_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.796    SER/i_reg[20]_i_1_n_6
    SLICE_X38Y30         FDRE                                         r  SER/i_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    M9                                                0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395    84.725 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    86.587    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.678 r  clk_IBUF_BUFG_inst/O
                         net (fo=140, routed)         1.505    88.183    SER/clk_IBUF_BUFG
    SLICE_X38Y30         FDRE                                         r  SER/i_reg[21]/C
                         clock pessimism              0.272    88.455    
                         clock uncertainty           -0.035    88.420    
    SLICE_X38Y30         FDRE (Setup_fdre_C_D)        0.062    88.482    SER/i_reg[21]
  -------------------------------------------------------------------
                         required time                         88.482    
                         arrival time                         -10.796    
  -------------------------------------------------------------------
                         slack                                 77.686    

Slack (MET) :             77.707ns  (required time - arrival time)
  Source:                 SER/i_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            SER/i_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.632ns  (logic 3.200ns (56.818%)  route 2.432ns (43.182%))
  Logic Levels:           12  (CARRY4=10 LUT2=2)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 88.183 - 83.330 ) 
    Source Clock Delay      (SCD):    5.143ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.966     3.431    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.527 r  clk_IBUF_BUFG_inst/O
                         net (fo=140, routed)         1.616     5.143    SER/clk_IBUF_BUFG
    SLICE_X38Y26         FDRE                                         r  SER/i_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y26         FDRE (Prop_fdre_C_Q)         0.456     5.599 f  SER/i_reg[5]/Q
                         net (fo=3, routed)           0.819     6.418    SER/i_reg[5]
    SLICE_X39Y27         LUT2 (Prop_lut2_I1_O)        0.124     6.542 r  SER/state1_carry_i_6/O
                         net (fo=1, routed)           0.000     6.542    SER/state1_carry_i_6_n_0
    SLICE_X39Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.092 r  SER/state1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.092    SER/state1_carry_n_0
    SLICE_X39Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.206 r  SER/state1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.206    SER/state1_carry__0_n_0
    SLICE_X39Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.320 r  SER/state1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.320    SER/state1_carry__1_n_0
    SLICE_X39Y30         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.548 f  SER/state1_carry__2/CO[2]
                         net (fo=36, routed)          1.613     9.161    SER/state1_carry__2_n_1
    SLICE_X38Y25         LUT2 (Prop_lut2_I1_O)        0.313     9.474 r  SER/i[0]_i_7/O
                         net (fo=1, routed)           0.000     9.474    SER/i[0]_i_7_n_0
    SLICE_X38Y25         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.006 r  SER/i_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.006    SER/i_reg[0]_i_2_n_0
    SLICE_X38Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.120 r  SER/i_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.120    SER/i_reg[4]_i_1_n_0
    SLICE_X38Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.234 r  SER/i_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.234    SER/i_reg[8]_i_1_n_0
    SLICE_X38Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.348 r  SER/i_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.348    SER/i_reg[12]_i_1_n_0
    SLICE_X38Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.462 r  SER/i_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.462    SER/i_reg[16]_i_1_n_0
    SLICE_X38Y30         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.775 r  SER/i_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.775    SER/i_reg[20]_i_1_n_4
    SLICE_X38Y30         FDRE                                         r  SER/i_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    M9                                                0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395    84.725 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    86.587    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.678 r  clk_IBUF_BUFG_inst/O
                         net (fo=140, routed)         1.505    88.183    SER/clk_IBUF_BUFG
    SLICE_X38Y30         FDRE                                         r  SER/i_reg[23]/C
                         clock pessimism              0.272    88.455    
                         clock uncertainty           -0.035    88.420    
    SLICE_X38Y30         FDRE (Setup_fdre_C_D)        0.062    88.482    SER/i_reg[23]
  -------------------------------------------------------------------
                         required time                         88.482    
                         arrival time                         -10.775    
  -------------------------------------------------------------------
                         slack                                 77.707    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 ledblock/transmit_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            SER/data_to_send_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.228ns  (logic 0.141ns (61.814%)  route 0.087ns (38.186%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.864    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.890 r  clk_IBUF_BUFG_inst/O
                         net (fo=140, routed)         0.587     1.477    ledblock/clk_IBUF_BUFG
    SLICE_X37Y33         FDRE                                         r  ledblock/transmit_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y33         FDRE (Prop_fdre_C_Q)         0.141     1.618 r  ledblock/transmit_reg[10]/Q
                         net (fo=1, routed)           0.087     1.705    SER/Q[2]
    SLICE_X36Y33         FDRE                                         r  SER/data_to_send_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.106    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  clk_IBUF_BUFG_inst/O
                         net (fo=140, routed)         0.856     1.990    SER/clk_IBUF_BUFG
    SLICE_X36Y33         FDRE                                         r  SER/data_to_send_reg[10]/C
                         clock pessimism             -0.500     1.490    
    SLICE_X36Y33         FDRE (Hold_fdre_C_D)         0.085     1.575    SER/data_to_send_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.705    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 ledblock/temporary_transmit_reg[64]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            ledblock/transmit_reg[64]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.384%)  route 0.118ns (45.616%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.864    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.890 r  clk_IBUF_BUFG_inst/O
                         net (fo=140, routed)         0.588     1.478    ledblock/clk_IBUF_BUFG
    SLICE_X38Y33         FDRE                                         r  ledblock/temporary_transmit_reg[64]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y33         FDRE (Prop_fdre_C_Q)         0.141     1.619 r  ledblock/temporary_transmit_reg[64]/Q
                         net (fo=1, routed)           0.118     1.737    ledblock/temporary_transmit[64]
    SLICE_X37Y33         FDRE                                         r  ledblock/transmit_reg[64]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.106    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  clk_IBUF_BUFG_inst/O
                         net (fo=140, routed)         0.856     1.990    ledblock/clk_IBUF_BUFG
    SLICE_X37Y33         FDRE                                         r  ledblock/transmit_reg[64]/C
                         clock pessimism             -0.478     1.512    
    SLICE_X37Y33         FDRE (Hold_fdre_C_D)         0.076     1.588    ledblock/transmit_reg[64]
  -------------------------------------------------------------------
                         required time                         -1.588    
                         arrival time                           1.737    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 ledblock/transmit_reg[62]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            SER/data_to_send_reg[62]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.070%)  route 0.115ns (44.930%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.864    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.890 r  clk_IBUF_BUFG_inst/O
                         net (fo=140, routed)         0.587     1.477    ledblock/clk_IBUF_BUFG
    SLICE_X39Y32         FDRE                                         r  ledblock/transmit_reg[62]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y32         FDRE (Prop_fdre_C_Q)         0.141     1.618 r  ledblock/transmit_reg[62]/Q
                         net (fo=1, routed)           0.115     1.733    SER/Q[10]
    SLICE_X37Y31         FDRE                                         r  SER/data_to_send_reg[62]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.106    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  clk_IBUF_BUFG_inst/O
                         net (fo=140, routed)         0.854     1.988    SER/clk_IBUF_BUFG
    SLICE_X37Y31         FDRE                                         r  SER/data_to_send_reg[62]/C
                         clock pessimism             -0.478     1.510    
    SLICE_X37Y31         FDRE (Hold_fdre_C_D)         0.070     1.580    SER/data_to_send_reg[62]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.733    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 ledblock/temporary_transmit_reg[32]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            ledblock/transmit_reg[32]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.141ns (58.691%)  route 0.099ns (41.309%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.864    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.890 r  clk_IBUF_BUFG_inst/O
                         net (fo=140, routed)         0.588     1.478    ledblock/clk_IBUF_BUFG
    SLICE_X37Y34         FDRE                                         r  ledblock/temporary_transmit_reg[32]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y34         FDRE (Prop_fdre_C_Q)         0.141     1.619 r  ledblock/temporary_transmit_reg[32]/Q
                         net (fo=1, routed)           0.099     1.718    ledblock/temporary_transmit[32]
    SLICE_X35Y33         FDRE                                         r  ledblock/transmit_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.106    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  clk_IBUF_BUFG_inst/O
                         net (fo=140, routed)         0.856     1.990    ledblock/clk_IBUF_BUFG
    SLICE_X35Y33         FDRE                                         r  ledblock/transmit_reg[32]/C
                         clock pessimism             -0.499     1.491    
    SLICE_X35Y33         FDRE (Hold_fdre_C_D)         0.070     1.561    ledblock/transmit_reg[32]
  -------------------------------------------------------------------
                         required time                         -1.561    
                         arrival time                           1.718    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 ledblock/temporary_transmit_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            ledblock/transmit_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.511%)  route 0.113ns (44.489%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.864    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.890 r  clk_IBUF_BUFG_inst/O
                         net (fo=140, routed)         0.588     1.478    ledblock/clk_IBUF_BUFG
    SLICE_X37Y34         FDRE                                         r  ledblock/temporary_transmit_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y34         FDRE (Prop_fdre_C_Q)         0.141     1.619 r  ledblock/temporary_transmit_reg[8]/Q
                         net (fo=1, routed)           0.113     1.732    ledblock/temporary_transmit[8]
    SLICE_X37Y33         FDRE                                         r  ledblock/transmit_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.106    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  clk_IBUF_BUFG_inst/O
                         net (fo=140, routed)         0.856     1.990    ledblock/clk_IBUF_BUFG
    SLICE_X37Y33         FDRE                                         r  ledblock/transmit_reg[8]/C
                         clock pessimism             -0.499     1.491    
    SLICE_X37Y33         FDRE (Hold_fdre_C_D)         0.078     1.569    ledblock/transmit_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.569    
                         arrival time                           1.732    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 ledblock/transmit_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            SER/data_to_send_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.070%)  route 0.115ns (44.930%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.864    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.890 r  clk_IBUF_BUFG_inst/O
                         net (fo=140, routed)         0.587     1.477    ledblock/clk_IBUF_BUFG
    SLICE_X39Y32         FDRE                                         r  ledblock/transmit_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y32         FDRE (Prop_fdre_C_Q)         0.141     1.618 r  ledblock/transmit_reg[1]/Q
                         net (fo=1, routed)           0.115     1.733    SER/Q[0]
    SLICE_X36Y31         FDRE                                         r  SER/data_to_send_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.106    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  clk_IBUF_BUFG_inst/O
                         net (fo=140, routed)         0.854     1.988    SER/clk_IBUF_BUFG
    SLICE_X36Y31         FDRE                                         r  SER/data_to_send_reg[1]/C
                         clock pessimism             -0.478     1.510    
    SLICE_X36Y31         FDRE (Hold_fdre_C_D)         0.059     1.569    SER/data_to_send_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.569    
                         arrival time                           1.733    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 SER/next_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            SER/state_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.186ns (62.973%)  route 0.109ns (37.027%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.864    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.890 r  clk_IBUF_BUFG_inst/O
                         net (fo=140, routed)         0.584     1.474    SER/clk_IBUF_BUFG
    SLICE_X37Y30         FDRE                                         r  SER/next_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y30         FDRE (Prop_fdre_C_Q)         0.141     1.615 r  SER/next_state_reg[3]/Q
                         net (fo=1, routed)           0.109     1.724    SER/next_state_reg_n_0_[3]
    SLICE_X39Y31         LUT6 (Prop_lut6_I3_O)        0.045     1.769 r  SER/state[3]_i_1/O
                         net (fo=1, routed)           0.000     1.769    SER/state[3]
    SLICE_X39Y31         FDRE                                         r  SER/state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.106    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  clk_IBUF_BUFG_inst/O
                         net (fo=140, routed)         0.855     1.989    SER/clk_IBUF_BUFG
    SLICE_X39Y31         FDRE                                         r  SER/state_reg[3]/C
                         clock pessimism             -0.478     1.511    
    SLICE_X39Y31         FDRE (Hold_fdre_C_D)         0.092     1.603    SER/state_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.603    
                         arrival time                           1.769    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 ledblock/temporary_transmit_reg[56]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            ledblock/transmit_reg[56]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.864    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.890 r  clk_IBUF_BUFG_inst/O
                         net (fo=140, routed)         0.588     1.478    ledblock/clk_IBUF_BUFG
    SLICE_X37Y34         FDRE                                         r  ledblock/temporary_transmit_reg[56]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y34         FDRE (Prop_fdre_C_Q)         0.141     1.619 r  ledblock/temporary_transmit_reg[56]/Q
                         net (fo=1, routed)           0.110     1.729    ledblock/temporary_transmit[56]
    SLICE_X37Y33         FDRE                                         r  ledblock/transmit_reg[56]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.106    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  clk_IBUF_BUFG_inst/O
                         net (fo=140, routed)         0.856     1.990    ledblock/clk_IBUF_BUFG
    SLICE_X37Y33         FDRE                                         r  ledblock/transmit_reg[56]/C
                         clock pessimism             -0.499     1.491    
    SLICE_X37Y33         FDRE (Hold_fdre_C_D)         0.071     1.562    ledblock/transmit_reg[56]
  -------------------------------------------------------------------
                         required time                         -1.562    
                         arrival time                           1.729    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 ledblock/temporary_transmit_reg[33]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            ledblock/transmit_reg[33]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.141ns (55.193%)  route 0.114ns (44.807%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.864    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.890 r  clk_IBUF_BUFG_inst/O
                         net (fo=140, routed)         0.588     1.478    ledblock/clk_IBUF_BUFG
    SLICE_X38Y33         FDRE                                         r  ledblock/temporary_transmit_reg[33]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y33         FDRE (Prop_fdre_C_Q)         0.141     1.619 r  ledblock/temporary_transmit_reg[33]/Q
                         net (fo=1, routed)           0.114     1.733    ledblock/temporary_transmit[33]
    SLICE_X37Y33         FDRE                                         r  ledblock/transmit_reg[33]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.106    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  clk_IBUF_BUFG_inst/O
                         net (fo=140, routed)         0.856     1.990    ledblock/clk_IBUF_BUFG
    SLICE_X37Y33         FDRE                                         r  ledblock/transmit_reg[33]/C
                         clock pessimism             -0.478     1.512    
    SLICE_X37Y33         FDRE (Hold_fdre_C_D)         0.047     1.559    ledblock/transmit_reg[33]
  -------------------------------------------------------------------
                         required time                         -1.559    
                         arrival time                           1.733    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 ledblock/transmit_reg[33]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            SER/data_to_send_reg[33]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.864    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.890 r  clk_IBUF_BUFG_inst/O
                         net (fo=140, routed)         0.587     1.477    ledblock/clk_IBUF_BUFG
    SLICE_X37Y33         FDRE                                         r  ledblock/transmit_reg[33]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y33         FDRE (Prop_fdre_C_Q)         0.141     1.618 r  ledblock/transmit_reg[33]/Q
                         net (fo=1, routed)           0.112     1.730    SER/Q[7]
    SLICE_X36Y33         FDRE                                         r  SER/data_to_send_reg[33]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.106    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  clk_IBUF_BUFG_inst/O
                         net (fo=140, routed)         0.856     1.990    SER/clk_IBUF_BUFG
    SLICE_X36Y33         FDRE                                         r  SER/data_to_send_reg[33]/C
                         clock pessimism             -0.500     1.490    
    SLICE_X36Y33         FDRE (Hold_fdre_C_D)         0.060     1.550    SER/data_to_send_reg[33]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.730    
  -------------------------------------------------------------------
                         slack                                  0.180    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 41.660 }
Period(ns):         83.330
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         83.330      81.175     BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         83.330      82.330     SLICE_X36Y32   SER/active_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         83.330      82.330     SLICE_X37Y30   SER/current_byte_to_send_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.330      82.330     SLICE_X36Y30   SER/current_byte_to_send_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.330      82.330     SLICE_X36Y30   SER/current_byte_to_send_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.330      82.330     SLICE_X36Y30   SER/current_byte_to_send_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.330      82.330     SLICE_X37Y29   SER/current_byte_to_send_reg[6]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.330      82.330     SLICE_X36Y33   SER/data_to_send_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.330      82.330     SLICE_X36Y33   SER/data_to_send_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.330      82.330     SLICE_X36Y31   SER/data_to_send_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X38Y27   SER/i_reg[8]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X38Y27   SER/i_reg[9]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X38Y27   SER/i_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X38Y27   SER/i_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X37Y30   SER/current_byte_to_send_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X36Y30   SER/current_byte_to_send_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X36Y30   SER/current_byte_to_send_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X36Y30   SER/current_byte_to_send_reg[5]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X37Y29   SER/current_byte_to_send_reg[6]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X36Y33   SER/data_to_send_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X36Y32   SER/active_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X37Y30   SER/current_byte_to_send_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X36Y30   SER/current_byte_to_send_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X36Y30   SER/current_byte_to_send_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X36Y30   SER/current_byte_to_send_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X37Y29   SER/current_byte_to_send_reg[6]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X37Y29   SER/current_byte_to_send_reg[6]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X36Y33   SER/data_to_send_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X36Y33   SER/data_to_send_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X36Y33   SER/data_to_send_reg[16]/C



