#! /usr/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x582e3188ab30 .scope module, "DatapthUnit_tb" "DatapthUnit_tb" 2 3;
 .timescale -9 -12;
v0x582e318d3ac0_0 .var "clk", 0 0;
v0x582e318d3b60_0 .var "rst", 0 0;
S_0x582e3188acc0 .scope module, "Datapath_Unit_u" "Datapath_Unit" 2 8, 3 10 0, S_0x582e3188ab30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /OUTPUT 8 "fpga_data";
v0x582e318d22b0_0 .net "ACC_data", 7 0, v0x582e3185ad90_0;  1 drivers
v0x582e318d2390_0 .net "ALUToACC", 0 0, v0x582e318cf080_0;  1 drivers
v0x582e318d24a0_0 .net "ALU_Op", 1 0, v0x582e318cf160_0;  1 drivers
v0x582e318d2590_0 .net "PC_actve", 0 0, v0x582e318cf220_0;  1 drivers
v0x582e318d2680_0 .net "PC_addr", 0 0, v0x582e318cf320_0;  1 drivers
o0x7d59986ae248 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
; Elide local net with no drivers, v0x582e318d27c0_0 name=_ivl_0
v0x582e318d2880_0 .net "address_in", 4 0, v0x582e318cd420_0;  1 drivers
v0x582e318d2990_0 .net "address_out", 4 0, v0x582e318ce390_0;  1 drivers
v0x582e318d2ae0_0 .net "clk", 0 0, v0x582e318d3ac0_0;  1 drivers
RS_0x7d59986ad1c8 .resolv tri, L_0x582e318d3d10, L_0x582e318d3e00;
v0x582e318d2c10_0 .net8 "data", 7 0, RS_0x7d59986ad1c8;  2 drivers
v0x582e318d2d60_0 .net "dataToACC", 7 0, v0x582e318d0380_0;  1 drivers
v0x582e318d2e20_0 .net "data_address", 4 0, v0x582e318cdc10_0;  1 drivers
v0x582e318d2ee0_0 .net "data_out", 7 0, v0x582e318cc410_0;  1 drivers
v0x582e318d2fa0_0 .var "fpga_data", 7 0;
v0x582e318d3080_0 .net "instruction_address", 4 0, v0x582e318cc900_0;  1 drivers
v0x582e318d3190_0 .net "isZero", 0 0, v0x582e318cc350_0;  1 drivers
v0x582e318d3230_0 .net "opcode", 2 0, v0x582e318cdfa0_0;  1 drivers
v0x582e318d32d0_0 .net "out_address", 4 0, v0x582e318d2140_0;  1 drivers
v0x582e318d33e0_0 .net "regWrite", 0 0, v0x582e318cfa40_0;  1 drivers
v0x582e318d34d0_0 .net "rst", 0 0, v0x582e318d3b60_0;  1 drivers
v0x582e318d3570_0 .net "skip", 0 0, v0x582e318cfb10_0;  1 drivers
v0x582e318d3610_0 .net "skip_address", 4 0, v0x582e318ccd60_0;  1 drivers
v0x582e318d36b0_0 .net "skip_data_address", 4 0, v0x582e318d1970_0;  1 drivers
v0x582e318d37c0_0 .net "skip_signal", 0 0, L_0x582e318d4040;  1 drivers
v0x582e318d3860_0 .net "stop", 0 0, v0x582e318cfbe0_0;  1 drivers
v0x582e318d3950_0 .net "write_en", 0 0, v0x582e318cfcb0_0;  1 drivers
L_0x582e318d3e00 .functor MUXZ 8, o0x7d59986ae248, v0x582e3185ad90_0, v0x582e318cfcb0_0, C4<>;
S_0x582e31869a60 .scope module, "ACC_u" "ACC" 3 63, 4 1 0, S_0x582e3188acc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "regWrite";
    .port_info 2 /INPUT 8 "in";
    .port_info 3 /OUTPUT 8 "out";
v0x582e318b20f0_0 .net "clk", 0 0, v0x582e318d3ac0_0;  alias, 1 drivers
v0x582e318ae6b0_0 .net "in", 7 0, v0x582e318d0380_0;  alias, 1 drivers
v0x582e3185ad90_0 .var "out", 7 0;
v0x582e318a9bd0_0 .net "regWrite", 0 0, v0x582e318cfa40_0;  alias, 1 drivers
E_0x582e31865d00 .event posedge, v0x582e318b20f0_0;
S_0x582e318cc0a0 .scope module, "ALU_u" "ALU" 3 129, 5 1 0, S_0x582e3188acc0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "ALU_Op";
    .port_info 1 /INPUT 8 "inA";
    .port_info 2 /INPUT 8 "inB";
    .port_info 3 /OUTPUT 1 "isZero";
    .port_info 4 /OUTPUT 8 "out";
v0x582e318a0ab0_0 .net "ALU_Op", 1 0, v0x582e318cf160_0;  alias, 1 drivers
v0x582e3185b1a0_0 .net "inA", 7 0, v0x582e3185ad90_0;  alias, 1 drivers
v0x582e31859ad0_0 .net8 "inB", 7 0, RS_0x7d59986ad1c8;  alias, 2 drivers
v0x582e318cc350_0 .var "isZero", 0 0;
v0x582e318cc410_0 .var "out", 7 0;
E_0x582e31866180 .event anyedge, v0x582e318a0ab0_0, v0x582e3185ad90_0, v0x582e31859ad0_0, v0x582e318cc410_0;
S_0x582e318cc5e0 .scope module, "Adder_1_u" "Adder_1" 3 93, 6 24 0, S_0x582e3188acc0;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "address";
    .port_info 1 /OUTPUT 5 "next_address";
v0x582e318cc800_0 .net "address", 4 0, v0x582e318d2140_0;  alias, 1 drivers
v0x582e318cc900_0 .var "next_address", 4 0;
E_0x582e318493b0 .event anyedge, v0x582e318cc800_0;
S_0x582e318cca40 .scope module, "Adder_2_u" "Adder_2" 3 98, 6 33 0, S_0x582e3188acc0;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "address";
    .port_info 1 /OUTPUT 5 "next_address";
v0x582e318ccc60_0 .net "address", 4 0, v0x582e318ce390_0;  alias, 1 drivers
v0x582e318ccd60_0 .var "next_address", 4 0;
E_0x582e318b2f20 .event anyedge, v0x582e318ccc60_0;
S_0x582e318ccea0 .scope module, "AddressMux_u" "AddressMux" 3 118, 7 1 0, S_0x582e3188acc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "PC_addr";
    .port_info 1 /INPUT 1 "PC_actve";
    .port_info 2 /INPUT 1 "skip_signal";
    .port_info 3 /INPUT 1 "skip";
    .port_info 4 /INPUT 5 "instruction_address";
    .port_info 5 /INPUT 5 "skip_address";
    .port_info 6 /INPUT 5 "data_address";
    .port_info 7 /OUTPUT 5 "address";
v0x582e318cd280_0 .net "PC_actve", 0 0, v0x582e318cf220_0;  alias, 1 drivers
v0x582e318cd360_0 .net "PC_addr", 0 0, v0x582e318cf320_0;  alias, 1 drivers
v0x582e318cd420_0 .var "address", 4 0;
v0x582e318cd4e0_0 .net "data_address", 4 0, v0x582e318d1970_0;  alias, 1 drivers
v0x582e318cd5c0_0 .net "instruction_address", 4 0, v0x582e318cc900_0;  alias, 1 drivers
v0x582e318cd6d0_0 .net "skip", 0 0, v0x582e318cfb10_0;  alias, 1 drivers
v0x582e318cd770_0 .net "skip_address", 4 0, v0x582e318ccd60_0;  alias, 1 drivers
v0x582e318cd860_0 .net "skip_signal", 0 0, L_0x582e318d4040;  alias, 1 drivers
E_0x582e318cd1f0/0 .event anyedge, v0x582e318cd860_0, v0x582e318cd280_0, v0x582e318cd420_0, v0x582e318cd6d0_0;
E_0x582e318cd1f0/1 .event anyedge, v0x582e318cc900_0, v0x582e318cd360_0, v0x582e318cd4e0_0, v0x582e318ccd60_0;
E_0x582e318cd1f0 .event/or E_0x582e318cd1f0/0, E_0x582e318cd1f0/1;
S_0x582e318cda50 .scope module, "IR_u" "instructionRegister" 3 56, 8 1 0, S_0x582e3188acc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 8 "data";
    .port_info 2 /OUTPUT 3 "opcode";
    .port_info 3 /OUTPUT 5 "address";
v0x582e318cdc10_0 .var "address", 4 0;
v0x582e318cdd10_0 .net "clk", 0 0, v0x582e318d3ac0_0;  alias, 1 drivers
v0x582e318cde00_0 .var "counter", 2 0;
v0x582e318cded0_0 .net8 "data", 7 0, RS_0x7d59986ad1c8;  alias, 2 drivers
v0x582e318cdfa0_0 .var "opcode", 2 0;
S_0x582e318ce130 .scope module, "PC_u" "PC" 3 85, 6 1 0, S_0x582e3188acc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "stop";
    .port_info 3 /INPUT 5 "loaded_address";
    .port_info 4 /OUTPUT 5 "address";
v0x582e318ce390_0 .var "address", 4 0;
v0x582e318ce4a0_0 .net "clk", 0 0, v0x582e318d3ac0_0;  alias, 1 drivers
v0x582e318ce590_0 .net "loaded_address", 4 0, v0x582e318cd420_0;  alias, 1 drivers
v0x582e318ce660_0 .net "rst", 0 0, v0x582e318d3b60_0;  alias, 1 drivers
v0x582e318ce700_0 .net "stop", 0 0, v0x582e318cfbe0_0;  alias, 1 drivers
E_0x582e318ce310 .event posedge, v0x582e318ce660_0, v0x582e318b20f0_0;
S_0x582e318ce890 .scope module, "controller_u" "controller" 3 71, 9 1 0, S_0x582e3188acc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 3 "opcode";
    .port_info 2 /OUTPUT 1 "nonAdd";
    .port_info 3 /OUTPUT 1 "stop";
    .port_info 4 /OUTPUT 1 "write_en";
    .port_info 5 /OUTPUT 1 "skip";
    .port_info 6 /OUTPUT 1 "regWrite";
    .port_info 7 /OUTPUT 1 "ALUToACC";
    .port_info 8 /OUTPUT 1 "PC_addr";
    .port_info 9 /OUTPUT 1 "PC_actve";
    .port_info 10 /OUTPUT 2 "ALU_Op";
P_0x582e318cea70 .param/l "ADD" 1 9 23, C4<010>;
P_0x582e318ceab0 .param/l "AND" 1 9 24, C4<011>;
P_0x582e318ceaf0 .param/l "HLT" 1 9 21, C4<000>;
P_0x582e318ceb30 .param/l "JMP" 1 9 28, C4<111>;
P_0x582e318ceb70 .param/l "LDA" 1 9 26, C4<101>;
P_0x582e318cebb0 .param/l "SKZ" 1 9 22, C4<001>;
P_0x582e318cebf0 .param/l "STO" 1 9 27, C4<110>;
P_0x582e318cec30 .param/l "XOR" 1 9 25, C4<100>;
v0x582e318cf080_0 .var "ALUToACC", 0 0;
v0x582e318cf160_0 .var "ALU_Op", 1 0;
v0x582e318cf220_0 .var "PC_actve", 0 0;
v0x582e318cf320_0 .var "PC_addr", 0 0;
v0x582e318cf3f0_0 .net "clk", 0 0, v0x582e318d3ac0_0;  alias, 1 drivers
v0x582e318cf4e0_0 .var "counter", 2 0;
v0x582e318cf580_0 .var "counter1", 2 0;
v0x582e318cf620_0 .var "counter2", 1 0;
v0x582e318cf700_0 .var "counter3", 1 0;
v0x582e318cf7e0_0 .var "counter4", 1 0;
v0x582e318cf8c0_0 .var "nonAdd", 0 0;
v0x582e318cf980_0 .net "opcode", 2 0, v0x582e318cdfa0_0;  alias, 1 drivers
v0x582e318cfa40_0 .var "regWrite", 0 0;
v0x582e318cfb10_0 .var "skip", 0 0;
v0x582e318cfbe0_0 .var "stop", 0 0;
v0x582e318cfcb0_0 .var "write_en", 0 0;
E_0x582e318cf020 .event negedge, v0x582e318b20f0_0;
S_0x582e318cfeb0 .scope module, "dataMux_u" "dataMux" 3 145, 3 155 0, S_0x582e3188acc0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "ALU_data";
    .port_info 1 /INPUT 8 "MEM_data";
    .port_info 2 /INPUT 1 "ALUToACC";
    .port_info 3 /OUTPUT 8 "data_out";
v0x582e318d00f0_0 .net "ALUToACC", 0 0, v0x582e318cf080_0;  alias, 1 drivers
v0x582e318d01e0_0 .net "ALU_data", 7 0, v0x582e318cc410_0;  alias, 1 drivers
v0x582e318d02b0_0 .net8 "MEM_data", 7 0, RS_0x7d59986ad1c8;  alias, 2 drivers
v0x582e318d0380_0 .var "data_out", 7 0;
E_0x582e318d0070 .event anyedge, v0x582e318cf080_0, v0x582e318cc410_0, v0x582e31859ad0_0;
S_0x582e318d04b0 .scope module, "memory_u" "memory" 3 48, 10 1 0, S_0x582e3188acc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "write_en";
    .port_info 2 /INPUT 5 "address";
    .port_info 3 /INOUT 8 "data";
v0x582e318d0690_0 .net *"_ivl_1", 0 0, L_0x582e318d3c70;  1 drivers
o0x7d59986ade88 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
; Elide local net with no drivers, v0x582e318d0770_0 name=_ivl_2
v0x582e318d0850_0 .net "address", 4 0, v0x582e318ce390_0;  alias, 1 drivers
v0x582e318d0970_0 .net "clk", 0 0, v0x582e318d3ac0_0;  alias, 1 drivers
v0x582e318d0aa0_0 .net8 "data", 7 0, RS_0x7d59986ad1c8;  alias, 2 drivers
v0x582e318d0b60_0 .var "data_out", 7 0;
v0x582e318d0c40 .array "mem", 0 31, 7 0;
v0x582e318d0d00_0 .net "write_en", 0 0, v0x582e318cfcb0_0;  alias, 1 drivers
L_0x582e318d3c70 .reduce/nor v0x582e318cfcb0_0;
L_0x582e318d3d10 .functor MUXZ 8, o0x7d59986ade88, v0x582e318d0b60_0, L_0x582e318d3c70, C4<>;
S_0x582e318d0e00 .scope module, "skip_AND_u" "skip_AND" 3 137, 3 172 0, S_0x582e3188acc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "inA";
    .port_info 1 /INPUT 8 "inB";
    .port_info 2 /OUTPUT 1 "out";
L_0x582e318d3fd0 .functor NOT 1, L_0x582e318d3f30, C4<0>, C4<0>, C4<0>;
L_0x582e318d4040 .functor AND 1, v0x582e318cfb10_0, L_0x582e318d3fd0, C4<1>, C4<1>;
v0x582e318d1050_0 .net *"_ivl_1", 0 0, L_0x582e318d3f30;  1 drivers
v0x582e318d1130_0 .net *"_ivl_2", 0 0, L_0x582e318d3fd0;  1 drivers
v0x582e318d1210_0 .net "inA", 0 0, v0x582e318cfb10_0;  alias, 1 drivers
v0x582e318d1300_0 .net "inB", 7 0, v0x582e3185ad90_0;  alias, 1 drivers
v0x582e318d13f0_0 .net "out", 0 0, L_0x582e318d4040;  alias, 1 drivers
L_0x582e318d3f30 .reduce/or v0x582e3185ad90_0;
S_0x582e318d1540 .scope module, "skip_data_mux_u" "skip_data_mux" 3 103, 6 42 0, S_0x582e3188acc0;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "inA";
    .port_info 1 /INPUT 5 "inB";
    .port_info 2 /INPUT 1 "skip_signal";
    .port_info 3 /OUTPUT 5 "skip_data_address";
v0x582e318d1780_0 .net "inA", 4 0, v0x582e318ccd60_0;  alias, 1 drivers
v0x582e318d18b0_0 .net "inB", 4 0, v0x582e318cdc10_0;  alias, 1 drivers
v0x582e318d1970_0 .var "skip_data_address", 4 0;
v0x582e318d1a40_0 .net "skip_signal", 0 0, L_0x582e318d4040;  alias, 1 drivers
E_0x582e318d1720 .event anyedge, v0x582e318cd860_0, v0x582e318ccd60_0, v0x582e318cdc10_0;
S_0x582e318d1b70 .scope module, "storage_u" "storage" 3 110, 11 1 0, S_0x582e3188acc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 5 "address";
    .port_info 2 /INPUT 3 "opcode";
    .port_info 3 /OUTPUT 5 "out_address";
v0x582e318d1dc0_0 .net "address", 4 0, v0x582e318ce390_0;  alias, 1 drivers
v0x582e318d1ea0_0 .net "clk", 0 0, v0x582e318d3ac0_0;  alias, 1 drivers
v0x582e318d1f60_0 .var "counter", 2 0;
v0x582e318d2030_0 .net "opcode", 2 0, v0x582e318cdfa0_0;  alias, 1 drivers
v0x582e318d2140_0 .var "out_address", 4 0;
    .scope S_0x582e318d04b0;
T_0 ;
    %vpi_call 10 11 "$readmemb", "./data.mem", v0x582e318d0c40, 32'sb00000000000000000000000000000000, 32'sb00000000000000000000000000011111 {0 0 0};
    %end;
    .thread T_0;
    .scope S_0x582e318d04b0;
T_1 ;
    %wait E_0x582e31865d00;
    %load/vec4 v0x582e318d0d00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %load/vec4 v0x582e318d0aa0_0;
    %load/vec4 v0x582e318d0850_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x582e318d0c40, 0, 4;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x582e318d0850_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x582e318d0c40, 4;
    %store/vec4 v0x582e318d0b60_0, 0, 8;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x582e318cda50;
T_2 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x582e318cde00_0, 0, 3;
    %end;
    .thread T_2;
    .scope S_0x582e318cda50;
T_3 ;
    %wait E_0x582e31865d00;
    %load/vec4 v0x582e318cde00_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_3.0, 4;
    %load/vec4 v0x582e318cded0_0;
    %parti/s 3, 5, 4;
    %assign/vec4 v0x582e318cdfa0_0, 0;
    %load/vec4 v0x582e318cded0_0;
    %parti/s 5, 0, 2;
    %assign/vec4 v0x582e318cdc10_0, 0;
    %load/vec4 v0x582e318cded0_0;
    %parti/s 3, 5, 4;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x582e318cde00_0, 0;
    %jmp T_3.11;
T_3.2 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x582e318cde00_0, 0;
    %jmp T_3.11;
T_3.3 ;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x582e318cde00_0, 0;
    %jmp T_3.11;
T_3.4 ;
    %pushi/vec4 5, 0, 3;
    %assign/vec4 v0x582e318cde00_0, 0;
    %jmp T_3.11;
T_3.5 ;
    %pushi/vec4 5, 0, 3;
    %assign/vec4 v0x582e318cde00_0, 0;
    %jmp T_3.11;
T_3.6 ;
    %pushi/vec4 5, 0, 3;
    %assign/vec4 v0x582e318cde00_0, 0;
    %jmp T_3.11;
T_3.7 ;
    %pushi/vec4 5, 0, 3;
    %assign/vec4 v0x582e318cde00_0, 0;
    %jmp T_3.11;
T_3.8 ;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x582e318cde00_0, 0;
    %jmp T_3.11;
T_3.9 ;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x582e318cde00_0, 0;
    %jmp T_3.11;
T_3.11 ;
    %pop/vec4 1;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x582e318cde00_0;
    %subi 1, 0, 3;
    %assign/vec4 v0x582e318cde00_0, 0;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x582e31869a60;
T_4 ;
    %wait E_0x582e31865d00;
    %load/vec4 v0x582e318a9bd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %load/vec4 v0x582e318ae6b0_0;
    %assign/vec4 v0x582e3185ad90_0, 0;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x582e318ce890;
T_5 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x582e318cfbe0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x582e318cfcb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x582e318cfb10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x582e318cfa40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x582e318cf080_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x582e318cf320_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x582e318cf220_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x582e318cf160_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x582e318cf580_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x582e318cf620_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x582e318cf700_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x582e318cf7e0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x582e318cf4e0_0, 0;
    %end;
    .thread T_5;
    .scope S_0x582e318ce890;
T_6 ;
    %wait E_0x582e31865d00;
    %load/vec4 v0x582e318cf4e0_0;
    %cmpi/e 0, 0, 3;
    %jmp/0xz  T_6.0, 4;
    %load/vec4 v0x582e318cf980_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_6.8, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_6.9, 6;
    %jmp T_6.10;
T_6.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x582e318cfbe0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x582e318cfcb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x582e318cfb10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x582e318cfa40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x582e318cf080_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x582e318cf320_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x582e318cf220_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x582e318cf160_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x582e318cf580_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x582e318cf620_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x582e318cf700_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x582e318cf7e0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x582e318cf4e0_0, 0;
    %jmp T_6.10;
T_6.3 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x582e318cfbe0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x582e318cfcb0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x582e318cfb10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x582e318cfa40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x582e318cf080_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x582e318cf320_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x582e318cf220_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x582e318cf160_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x582e318cf580_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x582e318cf620_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x582e318cf700_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x582e318cf7e0_0, 0;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x582e318cf4e0_0, 0;
    %jmp T_6.10;
T_6.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x582e318cfbe0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x582e318cfcb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x582e318cfb10_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x582e318cfa40_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x582e318cf080_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x582e318cf320_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x582e318cf220_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x582e318cf160_0, 0;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x582e318cf580_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x582e318cf620_0, 0;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x582e318cf700_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x582e318cf7e0_0, 0;
    %pushi/vec4 5, 0, 3;
    %assign/vec4 v0x582e318cf4e0_0, 0;
    %jmp T_6.10;
T_6.5 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x582e318cfbe0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x582e318cfcb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x582e318cfb10_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x582e318cfa40_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x582e318cf080_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x582e318cf320_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x582e318cf220_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x582e318cf160_0, 0;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x582e318cf580_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x582e318cf620_0, 0;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x582e318cf700_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x582e318cf7e0_0, 0;
    %pushi/vec4 5, 0, 3;
    %assign/vec4 v0x582e318cf4e0_0, 0;
    %jmp T_6.10;
T_6.6 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x582e318cfbe0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x582e318cfcb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x582e318cfb10_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x582e318cfa40_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x582e318cf080_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x582e318cf320_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x582e318cf220_0, 0;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x582e318cf160_0, 0;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x582e318cf580_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x582e318cf620_0, 0;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x582e318cf700_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x582e318cf7e0_0, 0;
    %pushi/vec4 5, 0, 3;
    %assign/vec4 v0x582e318cf4e0_0, 0;
    %jmp T_6.10;
T_6.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x582e318cf8c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x582e318cfbe0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x582e318cfcb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x582e318cfb10_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x582e318cfa40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x582e318cf080_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x582e318cf320_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x582e318cf220_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x582e318cf160_0, 0;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x582e318cf580_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x582e318cf620_0, 0;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x582e318cf700_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x582e318cf7e0_0, 0;
    %pushi/vec4 5, 0, 3;
    %assign/vec4 v0x582e318cf4e0_0, 0;
    %jmp T_6.10;
T_6.8 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x582e318cfbe0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x582e318cfcb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x582e318cfb10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x582e318cfa40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x582e318cf080_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x582e318cf320_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x582e318cf220_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x582e318cf160_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x582e318cf580_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x582e318cf620_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x582e318cf700_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x582e318cf7e0_0, 0;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x582e318cf4e0_0, 0;
    %jmp T_6.10;
T_6.9 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x582e318cfbe0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x582e318cfcb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x582e318cfb10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x582e318cfa40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x582e318cf080_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x582e318cf320_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x582e318cf220_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x582e318cf160_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x582e318cf580_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x582e318cf620_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x582e318cf700_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x582e318cf7e0_0, 0;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x582e318cf4e0_0, 0;
    %jmp T_6.10;
T_6.10 ;
    %pop/vec4 1;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x582e318cf4e0_0;
    %subi 1, 0, 3;
    %store/vec4 v0x582e318cf4e0_0, 0, 3;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x582e318ce890;
T_7 ;
    %wait E_0x582e318cf020;
    %load/vec4 v0x582e318cf580_0;
    %cmpi/e 0, 0, 3;
    %jmp/0xz  T_7.0, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x582e318cfa40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x582e318cfb10_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x582e318cf580_0;
    %subi 1, 0, 3;
    %store/vec4 v0x582e318cf580_0, 0, 3;
T_7.1 ;
    %load/vec4 v0x582e318cf620_0;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_7.2, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x582e318cf320_0, 0, 1;
    %jmp T_7.3;
T_7.2 ;
    %load/vec4 v0x582e318cf620_0;
    %subi 1, 0, 2;
    %store/vec4 v0x582e318cf620_0, 0, 2;
T_7.3 ;
    %load/vec4 v0x582e318cf700_0;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_7.4, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x582e318cf220_0, 0, 1;
    %jmp T_7.5;
T_7.4 ;
    %load/vec4 v0x582e318cf700_0;
    %subi 1, 0, 2;
    %store/vec4 v0x582e318cf700_0, 0, 2;
T_7.5 ;
    %load/vec4 v0x582e318cf7e0_0;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_7.6, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x582e318cfcb0_0, 0, 1;
    %jmp T_7.7;
T_7.6 ;
    %load/vec4 v0x582e318cf7e0_0;
    %subi 1, 0, 2;
    %store/vec4 v0x582e318cf7e0_0, 0, 2;
T_7.7 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x582e318ce130;
T_8 ;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x582e318ce390_0, 0, 5;
    %end;
    .thread T_8;
    .scope S_0x582e318ce130;
T_9 ;
    %wait E_0x582e318ce310;
    %load/vec4 v0x582e318ce660_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x582e318ce390_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x582e318ce700_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.2, 8;
    %pushi/vec4 0, 31, 5;
    %assign/vec4 v0x582e318ce390_0, 0;
    %jmp T_9.3;
T_9.2 ;
    %load/vec4 v0x582e318ce590_0;
    %assign/vec4 v0x582e318ce390_0, 0;
T_9.3 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x582e318cc5e0;
T_10 ;
    %wait E_0x582e318493b0;
    %load/vec4 v0x582e318cc800_0;
    %addi 1, 0, 5;
    %store/vec4 v0x582e318cc900_0, 0, 5;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0x582e318cca40;
T_11 ;
    %wait E_0x582e318b2f20;
    %load/vec4 v0x582e318ccc60_0;
    %addi 2, 0, 5;
    %store/vec4 v0x582e318ccd60_0, 0, 5;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0x582e318d1540;
T_12 ;
    %wait E_0x582e318d1720;
    %load/vec4 v0x582e318d1a40_0;
    %flag_set/vec4 8;
    %jmp/0 T_12.0, 8;
    %load/vec4 v0x582e318d1780_0;
    %jmp/1 T_12.1, 8;
T_12.0 ; End of true expr.
    %load/vec4 v0x582e318d18b0_0;
    %jmp/0 T_12.1, 8;
 ; End of false expr.
    %blend;
T_12.1;
    %store/vec4 v0x582e318d1970_0, 0, 5;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_0x582e318d1b70;
T_13 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x582e318d1f60_0, 0;
    %end;
    .thread T_13;
    .scope S_0x582e318d1b70;
T_14 ;
    %wait E_0x582e31865d00;
    %load/vec4 v0x582e318d1f60_0;
    %cmpi/e 0, 0, 3;
    %jmp/0xz  T_14.0, 4;
    %load/vec4 v0x582e318d1dc0_0;
    %assign/vec4 v0x582e318d2140_0, 0;
    %load/vec4 v0x582e318d2030_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_14.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_14.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_14.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_14.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_14.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_14.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_14.8, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_14.9, 6;
    %jmp T_14.10;
T_14.2 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x582e318d1f60_0, 0, 3;
    %jmp T_14.10;
T_14.3 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x582e318d1f60_0, 0, 3;
    %jmp T_14.10;
T_14.4 ;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0x582e318d1f60_0, 0, 3;
    %jmp T_14.10;
T_14.5 ;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0x582e318d1f60_0, 0, 3;
    %jmp T_14.10;
T_14.6 ;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0x582e318d1f60_0, 0, 3;
    %jmp T_14.10;
T_14.7 ;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0x582e318d1f60_0, 0, 3;
    %jmp T_14.10;
T_14.8 ;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x582e318d1f60_0, 0, 3;
    %jmp T_14.10;
T_14.9 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x582e318d1f60_0, 0, 3;
    %jmp T_14.10;
T_14.10 ;
    %pop/vec4 1;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v0x582e318d1f60_0;
    %subi 1, 0, 3;
    %assign/vec4 v0x582e318d1f60_0, 0;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0x582e318ccea0;
T_15 ;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x582e318cd420_0, 0;
    %end;
    .thread T_15;
    .scope S_0x582e318ccea0;
T_16 ;
    %wait E_0x582e318cd1f0;
    %load/vec4 v0x582e318cd860_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_16.0, 4;
    %load/vec4 v0x582e318cd280_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_16.2, 4;
    %load/vec4 v0x582e318cd420_0;
    %store/vec4 v0x582e318cd420_0, 0, 5;
    %jmp T_16.3;
T_16.2 ;
    %load/vec4 v0x582e318cd6d0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_16.4, 4;
    %load/vec4 v0x582e318cd5c0_0;
    %store/vec4 v0x582e318cd420_0, 0, 5;
    %jmp T_16.5;
T_16.4 ;
    %load/vec4 v0x582e318cd360_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_16.6, 4;
    %load/vec4 v0x582e318cd4e0_0;
    %store/vec4 v0x582e318cd420_0, 0, 5;
    %jmp T_16.7;
T_16.6 ;
    %load/vec4 v0x582e318cd5c0_0;
    %store/vec4 v0x582e318cd420_0, 0, 5;
T_16.7 ;
T_16.5 ;
T_16.3 ;
    %jmp T_16.1;
T_16.0 ;
    %load/vec4 v0x582e318cd280_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_16.8, 4;
    %load/vec4 v0x582e318cd420_0;
    %store/vec4 v0x582e318cd420_0, 0, 5;
    %jmp T_16.9;
T_16.8 ;
    %load/vec4 v0x582e318cd770_0;
    %store/vec4 v0x582e318cd420_0, 0, 5;
T_16.9 ;
T_16.1 ;
    %jmp T_16;
    .thread T_16, $push;
    .scope S_0x582e318cc0a0;
T_17 ;
    %wait E_0x582e31866180;
    %load/vec4 v0x582e318a0ab0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_17.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_17.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_17.2, 6;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x582e318cc410_0, 0, 8;
    %jmp T_17.4;
T_17.0 ;
    %load/vec4 v0x582e3185b1a0_0;
    %load/vec4 v0x582e31859ad0_0;
    %add;
    %store/vec4 v0x582e318cc410_0, 0, 8;
    %jmp T_17.4;
T_17.1 ;
    %load/vec4 v0x582e3185b1a0_0;
    %load/vec4 v0x582e31859ad0_0;
    %and;
    %store/vec4 v0x582e318cc410_0, 0, 8;
    %jmp T_17.4;
T_17.2 ;
    %load/vec4 v0x582e3185b1a0_0;
    %load/vec4 v0x582e31859ad0_0;
    %xor;
    %store/vec4 v0x582e318cc410_0, 0, 8;
    %jmp T_17.4;
T_17.4 ;
    %pop/vec4 1;
    %load/vec4 v0x582e318cc410_0;
    %cmpi/e 0, 0, 8;
    %flag_mov 8, 4;
    %jmp/0 T_17.5, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_17.6, 8;
T_17.5 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_17.6, 8;
 ; End of false expr.
    %blend;
T_17.6;
    %pad/s 1;
    %store/vec4 v0x582e318cc350_0, 0, 1;
    %jmp T_17;
    .thread T_17, $push;
    .scope S_0x582e318cfeb0;
T_18 ;
    %wait E_0x582e318d0070;
    %load/vec4 v0x582e318d00f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %load/vec4 v0x582e318d01e0_0;
    %store/vec4 v0x582e318d0380_0, 0, 8;
    %jmp T_18.1;
T_18.0 ;
    %load/vec4 v0x582e318d02b0_0;
    %store/vec4 v0x582e318d0380_0, 0, 8;
T_18.1 ;
    %jmp T_18;
    .thread T_18, $push;
    .scope S_0x582e3188acc0;
T_19 ;
    %wait E_0x582e31865d00;
    %load/vec4 v0x582e318d22b0_0;
    %assign/vec4 v0x582e318d2fa0_0, 0;
    %jmp T_19;
    .thread T_19;
    .scope S_0x582e3188ab30;
T_20 ;
    %vpi_call 2 14 "$dumpfile", "Datapath_Unit.vcd" {0 0 0};
    %vpi_call 2 15 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x582e3188ab30 {0 0 0};
    %end;
    .thread T_20;
    .scope S_0x582e3188ab30;
T_21 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x582e318d3ac0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x582e318d3b60_0, 0, 1;
    %end;
    .thread T_21;
    .scope S_0x582e3188ab30;
T_22 ;
    %delay 25000, 0;
    %load/vec4 v0x582e318d3ac0_0;
    %inv;
    %store/vec4 v0x582e318d3ac0_0, 0, 1;
    %jmp T_22;
    .thread T_22;
# The file index is used to find the file name in the following table.
:file_names 12;
    "N/A";
    "<interactive>";
    "datapath_tb.v";
    "datapath.v";
    "./ACC.v";
    "./ALU.v";
    "./programCounter.v";
    "./AddressMux.v";
    "./IR.v";
    "./controller.v";
    "./memory.v";
    "./storage.v";
