OpenROAD b57893514040c5aa453ab5c104f35d1173a8add9 
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
[INFO GPL-0002] DBU: 1000
[INFO GPL-0003] SiteSize: 54 270
[INFO GPL-0004] CoreAreaLxLy: 2052 2160
[INFO GPL-0005] CoreAreaUxUy: 100602 100440
[INFO GPL-0006] NumInstances: 30842
[INFO GPL-0007] NumPlaceInstances: 29565
[INFO GPL-0008] NumFixedInstances: 1277
[INFO GPL-0009] NumDummyInstances: 0
[INFO GPL-0010] NumNets: 29603
[INFO GPL-0011] NumPins: 91875
[INFO GPL-0012] DieAreaLxLy: 0 0
[INFO GPL-0013] DieAreaUxUy: 102648 102648
[INFO GPL-0014] CoreAreaLxLy: 2052 2160
[INFO GPL-0015] CoreAreaUxUy: 100602 100440
[INFO GPL-0016] CoreArea: 9685494000
[INFO GPL-0017] NonPlaceInstsArea: 37237320
[INFO GPL-0018] PlaceInstsArea: 5546261160
[INFO GPL-0019] Util(%): 57.48
[INFO GPL-0020] StdInstsArea: 5546261160
[INFO GPL-0021] MacroInstsArea: 0
[InitialPlace]  Iter: 1 CG residual: 0.00291396 HPWL: 87696742
[InitialPlace]  Iter: 2 CG residual: 0.00119620 HPWL: 32590624
[InitialPlace]  Iter: 3 CG residual: 0.00061419 HPWL: 32541806
[InitialPlace]  Iter: 4 CG residual: 0.00045391 HPWL: 32385836
[InitialPlace]  Iter: 5 CG residual: 0.00031389 HPWL: 32353422
[InitialPlace]  Iter: 6 CG residual: 0.00025349 HPWL: 32128450
[InitialPlace]  Iter: 7 CG residual: 0.00017260 HPWL: 32117011
[InitialPlace]  Iter: 8 CG residual: 0.00017164 HPWL: 31914729
[InitialPlace]  Iter: 9 CG residual: 0.00011059 HPWL: 31904972
[InitialPlace]  Iter: 10 CG residual: 0.00011846 HPWL: 31747798
[InitialPlace]  Iter: 11 CG residual: 0.00013971 HPWL: 31717608
[InitialPlace]  Iter: 12 CG residual: 0.00018184 HPWL: 31598102
[InitialPlace]  Iter: 13 CG residual: 0.00011034 HPWL: 31564842
[InitialPlace]  Iter: 14 CG residual: 0.00008640 HPWL: 31458158
[InitialPlace]  Iter: 15 CG residual: 0.00014512 HPWL: 31431628
[InitialPlace]  Iter: 16 CG residual: 0.00009401 HPWL: 31277785
[InitialPlace]  Iter: 17 CG residual: 0.00004836 HPWL: 31335418
[InitialPlace]  Iter: 18 CG residual: 0.00004889 HPWL: 31258051
[InitialPlace]  Iter: 19 CG residual: 0.00004199 HPWL: 31320564
[InitialPlace]  Iter: 20 CG residual: 0.00002790 HPWL: 31232268
[INFO GPL-0031] FillerInit: NumGCells: 30873
[INFO GPL-0032] FillerInit: NumGNets: 29603
[INFO GPL-0033] FillerInit: NumGPins: 91875
[INFO GPL-0023] TargetDensity: 0.60
[INFO GPL-0024] AveragePlaceInstArea: 187595
[INFO GPL-0025] IdealBinArea: 312658
[INFO GPL-0026] IdealBinCnt: 30977
[INFO GPL-0027] TotalBinArea: 9685494000
[INFO GPL-0028] BinCnt: 128 128
[INFO GPL-0029] BinSize: 770 768
[INFO GPL-0030] NumBins: 16384
[NesterovSolve] Iter: 1 overflow: 0.991106 HPWL: 4440005
[NesterovSolve] Iter: 10 overflow: 0.986869 HPWL: 7412554
[NesterovSolve] Iter: 20 overflow: 0.985814 HPWL: 7931786
[NesterovSolve] Iter: 30 overflow: 0.985659 HPWL: 8445739
[NesterovSolve] Iter: 40 overflow: 0.985547 HPWL: 8571734
[NesterovSolve] Iter: 50 overflow: 0.985581 HPWL: 8429685
[NesterovSolve] Iter: 60 overflow: 0.985537 HPWL: 8334899
[NesterovSolve] Iter: 70 overflow: 0.985508 HPWL: 8397673
[NesterovSolve] Iter: 80 overflow: 0.985289 HPWL: 8514827
[NesterovSolve] Iter: 90 overflow: 0.985095 HPWL: 8584826
[NesterovSolve] Iter: 100 overflow: 0.985075 HPWL: 8598710
[NesterovSolve] Iter: 110 overflow: 0.985377 HPWL: 8608931
[NesterovSolve] Iter: 120 overflow: 0.984909 HPWL: 8654059
[NesterovSolve] Iter: 130 overflow: 0.984497 HPWL: 8730571
[NesterovSolve] Iter: 140 overflow: 0.98453 HPWL: 8822516
[NesterovSolve] Iter: 150 overflow: 0.984508 HPWL: 8931415
[NesterovSolve] Iter: 160 overflow: 0.983818 HPWL: 9096996
[NesterovSolve] Iter: 170 overflow: 0.983552 HPWL: 9399187
[NesterovSolve] Iter: 180 overflow: 0.982838 HPWL: 9928495
[NesterovSolve] Iter: 190 overflow: 0.981811 HPWL: 10714388
[NesterovSolve] Iter: 200 overflow: 0.980014 HPWL: 11774370
[NesterovSolve] Iter: 210 overflow: 0.97731 HPWL: 13092761
[NesterovSolve] Iter: 220 overflow: 0.973395 HPWL: 14613095
[NesterovSolve] Iter: 230 overflow: 0.967344 HPWL: 16354173
[NesterovSolve] Iter: 240 overflow: 0.96012 HPWL: 18484474
[NesterovSolve] Iter: 250 overflow: 0.949273 HPWL: 21524243
[NesterovSolve] Iter: 260 overflow: 0.933388 HPWL: 25676740
[NesterovSolve] Iter: 270 overflow: 0.914224 HPWL: 30847665
[NesterovSolve] Iter: 280 overflow: 0.890985 HPWL: 36504375
[NesterovSolve] Iter: 290 overflow: 0.86423 HPWL: 42280692
[NesterovSolve] Iter: 300 overflow: 0.831106 HPWL: 47265190
[NesterovSolve] Iter: 310 overflow: 0.79726 HPWL: 50556200
[INFO GPL-0100] worst slack -3.55e-10
[INFO GPL-0103] Weighted 3677 nets.
[NesterovSolve] Iter: 320 overflow: 0.781294 HPWL: 51163309
[NesterovSolve] Iter: 330 overflow: 0.761123 HPWL: 53181947
[NesterovSolve] Iter: 340 overflow: 0.713494 HPWL: 59251377
[NesterovSolve] Iter: 350 overflow: 0.675836 HPWL: 63522264
[NesterovSolve] Iter: 360 overflow: 0.644754 HPWL: 63996274
[INFO GPL-0100] worst slack -4.78e-10
[INFO GPL-0103] Weighted 3677 nets.
[NesterovSolve] Iter: 370 overflow: 0.595948 HPWL: 65845170
[NesterovSolve] Snapshot saved at iter = 369
[NesterovSolve] Iter: 380 overflow: 0.553492 HPWL: 68577765
[NesterovSolve] Iter: 390 overflow: 0.503344 HPWL: 67606549
[INFO GPL-0100] worst slack -4.67e-10
[INFO GPL-0103] Weighted 3677 nets.
[NesterovSolve] Iter: 400 overflow: 0.44688 HPWL: 69617707
[NesterovSolve] Iter: 410 overflow: 0.391315 HPWL: 67656393
[NesterovSolve] Iter: 420 overflow: 0.344548 HPWL: 66371823
[NesterovSolve] Iter: 430 overflow: 0.295573 HPWL: 65686790
[INFO GPL-0100] worst slack -4.75e-10
[INFO GPL-0103] Weighted 3677 nets.
[NesterovSolve] Iter: 440 overflow: 0.270186 HPWL: 64541531
[NesterovSolve] Iter: 450 overflow: 0.231877 HPWL: 63734106
[NesterovSolve] Iter: 460 overflow: 0.210141 HPWL: 62752999
[INFO GPL-0100] worst slack -4.75e-10
[INFO GPL-0103] Weighted 3677 nets.
[INFO GPL-0075] Routability numCall: 1 inflationIterCnt: 1 bloatIterCnt: 0
[INFO GPL-0036] TileLxLy: 0 0
[INFO GPL-0037] TileSize: 540 540
[INFO GPL-0038] TileCnt: 190 190
[INFO GPL-0039] numRoutingLayers: 10
[INFO GPL-0040] NumTiles: 36100
[INFO GPL-0063] TotalRouteOverflowH2: 313.0182467699051
[INFO GPL-0064] TotalRouteOverflowV2: 3.721213221549988
[INFO GPL-0065] OverflowTileCnt2: 2301
[INFO GPL-0066] 0.5%RC: 1.2366271727326987
[INFO GPL-0067] 1.0%RC: 1.2183401901247886
[INFO GPL-0068] 2.0%RC: 1.168165339277374
[INFO GPL-0069] 5.0%RC: 1.0909672324236865
[INFO GPL-0070] 0.5rcK: 1.0
[INFO GPL-0071] 1.0rcK: 1.0
[INFO GPL-0072] 2.0rcK: 0.0
[INFO GPL-0073] 5.0rcK: 0.0
[INFO GPL-0074] FinalRC: 1.2274836
[NesterovSolve] Iter: 470 overflow: 0.178358 HPWL: 62319089
[NesterovSolve] Iter: 480 overflow: 0.161216 HPWL: 61938266
[INFO GPL-0100] worst slack -4.8e-10
[INFO GPL-0103] Weighted 3677 nets.
[NesterovSolve] Iter: 490 overflow: 0.136603 HPWL: 61762571
[NesterovSolve] Iter: 500 overflow: 0.116506 HPWL: 61711773
[NesterovSolve] Iter: 510 overflow: 0.0996291 HPWL: 61629337
[NesterovSolve] Finished with Overflow: 0.099629

==========================================================================
global place report_tns
--------------------------------------------------------------------------
tns -98276.01

==========================================================================
global place report_wns
--------------------------------------------------------------------------
wns -2776.39

==========================================================================
global place report_worst_slack
--------------------------------------------------------------------------
worst slack -2776.39

==========================================================================
global place report_clock_skew
--------------------------------------------------------------------------
Clock clk_i
Latency      CRPR       Skew
lut/_45253_/CLK ^
 123.54
_716_/CLK ^
   0.00      0.00     123.54


==========================================================================
global place report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by clk_i)
Endpoint: _715_ (removal check against rising-edge clock clk_i)
Path Group: **async_default**
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                        300.00  300.00 ^ input external delay
                  0.00    0.00  300.00 ^ rst_ni (in)
     2   23.71                           rst_ni (net)
                  9.47    2.99  302.99 ^ _358_/A (CKINVDCx20_ASAP7_75t_R)
                 42.00   12.96  315.95 v _358_/Y (CKINVDCx20_ASAP7_75t_R)
   150  148.66                           _000_ (net)
                 42.00    0.04  315.99 v _715_/RESET (ASYNC_DFFHx1_ASAP7_75t_R)
                                315.99   data arrival time

                  0.00    0.00    0.00   clock clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _715_/CLK (ASYNC_DFFHx1_ASAP7_75t_R)
                         38.58   38.58   library removal time
                                 38.58   data required time
-----------------------------------------------------------------------------
                                 38.58   data required time
                               -315.99   data arrival time
-----------------------------------------------------------------------------
                                277.41   slack (MET)


Startpoint: lut/_45493_ (negative level-sensitive latch clocked by clk_i)
Endpoint: lut/_37211_ (rising clock gating-check end-point clocked by clk_i)
Path Group: **clock_gating_default**
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00 1500.00 1500.00   clock clk_i (fall edge)
                          0.00 1500.00   clock network delay (ideal)
                  0.00    0.00 1500.00 v lut/_45493_/CLK (DLLx1_ASAP7_75t_R)
                  7.68   18.15 1518.15 ^ lut/_45493_/Q (DLLx1_ASAP7_75t_R)
     1    0.57                           lut/cg_we_global.en_latch (net)
                  7.68    0.00 1518.15 ^ lut/_37211_/B (AND2x2_ASAP7_75t_R)
                               1518.15   data arrival time

                  0.00 1500.00 1500.00   clock clk_i (fall edge)
                          0.00 1500.00   clock network delay (ideal)
                          0.00 1500.00   clock reconvergence pessimism
                               1500.00 v lut/_37211_/A (AND2x2_ASAP7_75t_R)
                          0.00 1500.00   clock gating hold time
                               1500.00   data required time
-----------------------------------------------------------------------------
                               1500.00   data required time
                               -1518.15   data arrival time
-----------------------------------------------------------------------------
                                 18.15   slack (MET)


Startpoint: _795_ (rising edge-triggered flip-flop clocked by clk_i)
Endpoint: _795_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: clk_i
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _795_/CLK (ASYNC_DFFHx1_ASAP7_75t_R)
                 13.51   36.41   36.41 ^ _795_/QN (ASYNC_DFFHx1_ASAP7_75t_R)
     1    0.74                           _001_ (net)
                 13.51    0.01   36.41 ^ _359_/A (INVx1_ASAP7_75t_R)
                 12.08    9.54   45.95 v _359_/Y (INVx1_ASAP7_75t_R)
     2    1.76                           result_o[31] (net)
                 12.08    0.01   45.97 v _708_/B (OAI21x1_ASAP7_75t_R)
                  8.20    7.42   53.39 ^ _708_/Y (OAI21x1_ASAP7_75t_R)
     1    1.47                           _356_ (net)
                  8.20    0.02   53.41 ^ _709_/B (OAI21x1_ASAP7_75t_R)
                  5.83    5.28   58.69 v _709_/Y (OAI21x1_ASAP7_75t_R)
     1    0.64                           _172_ (net)
                  5.83    0.00   58.69 v _795_/D (ASYNC_DFFHx1_ASAP7_75t_R)
                                 58.69   data arrival time

                  0.00    0.00    0.00   clock clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _795_/CLK (ASYNC_DFFHx1_ASAP7_75t_R)
                          5.26    5.26   library hold time
                                  5.26   data required time
-----------------------------------------------------------------------------
                                  5.26   data required time
                                -58.69   data arrival time
-----------------------------------------------------------------------------
                                 53.43   slack (MET)



==========================================================================
global place report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by clk_i)
Endpoint: fp_adder/adder/_2320_
          (recovery check against rising-edge clock clk_i')
Path Group: **async_default**
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                        300.00  300.00 ^ input external delay
                  0.00    0.00  300.00 ^ rst_ni (in)
     2   23.71                           rst_ni (net)
                  9.47    2.99  302.99 ^ _358_/A (CKINVDCx20_ASAP7_75t_R)
                 42.00   12.96  315.95 v _358_/Y (CKINVDCx20_ASAP7_75t_R)
   150  148.66                           _000_ (net)
                214.39   67.48  383.43 v fp_adder/adder/_2320_/RESET (ASYNC_DFFHx1_ASAP7_75t_R)
                                383.43   data arrival time

                  0.00 1500.00 1500.00   clock clk_i' (rise edge)
                          0.00 1500.00   clock network delay (ideal)
                          0.00 1500.00   clock reconvergence pessimism
                               1500.00 ^ fp_adder/adder/_2320_/CLK (ASYNC_DFFHx1_ASAP7_75t_R)
                         31.71 1531.71   library recovery time
                               1531.71   data required time
-----------------------------------------------------------------------------
                               1531.71   data required time
                               -383.43   data arrival time
-----------------------------------------------------------------------------
                               1148.28   slack (MET)


Startpoint: lut/_44964_ (negative level-sensitive latch clocked by clk_i)
Endpoint: lut/_37193_ (rising clock gating-check end-point clocked by clk_i)
Path Group: **clock_gating_default**
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00 1500.00 1500.00   clock clk_i (fall edge)
                          0.00 1500.00   clock network delay (ideal)
                  0.00    0.00 1500.00 v lut/_44964_/CLK (DLLx3_ASAP7_75t_R)
                 64.58   51.94 1551.94 v lut/_44964_/Q (DLLx3_ASAP7_75t_R)
    33   30.29                           lut/gen_sub_units_scm[15].sub_unit_i.cg_we_global.en_latch (net)
                 87.27   20.16 1572.10 v lut/_37193_/B (AND3x1_ASAP7_75t_R)
                               1572.10   data arrival time

                  0.00 3000.00 3000.00   clock clk_i (rise edge)
                          0.00 3000.00   clock network delay (ideal)
                          0.00 3000.00   clock reconvergence pessimism
                               3000.00 ^ lut/_37193_/A (AND3x1_ASAP7_75t_R)
                          0.00 3000.00   clock gating setup time
                               3000.00   data required time
-----------------------------------------------------------------------------
                               3000.00   data required time
                               -1572.10   data arrival time
-----------------------------------------------------------------------------
                               1427.90   slack (MET)


Startpoint: c_addr_i[0] (input port clocked by clk_i)
Endpoint: _720_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: clk_i
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                        300.00  300.00 ^ input external delay
                  0.00    0.00  300.00 ^ c_addr_i[0] (in)
   213  416.57                           c_addr_i[0] (net)
                194.16   61.25  361.25 ^ lut/_18117_/A (CKINVDCx20_ASAP7_75t_R)
                293.09   74.51  435.76 v lut/_18117_/Y (CKINVDCx20_ASAP7_75t_R)
   500  800.47                           lut/_17997_ (net)
               1155.60  359.62  795.38 v lut/_18137_/A (NOR3x2_ASAP7_75t_R)
               2667.33 1218.16 2013.54 ^ lut/_18137_/Y (NOR3x2_ASAP7_75t_R)
   249  461.90                           lut/_18017_ (net)
               2672.59   66.37 2079.90 ^ lut/_18322_/B (NAND2x2_ASAP7_75t_R)
               1371.31 2866.21 4946.12 v lut/_18322_/Y (NAND2x2_ASAP7_75t_R)
   254  377.37                           lut/_00121_ (net)
               1656.77  488.17 5434.29 v lut/_31271_/B1 (OAI22x1_ASAP7_75t_R)
                195.42  138.00 5572.29 ^ lut/_31271_/Y (OAI22x1_ASAP7_75t_R)
     1    1.37                           lut/_13059_ (net)
                195.42    0.08 5572.37 ^ lut/_31275_/A (NOR2x1_ASAP7_75t_R)
                 49.72   38.85 5611.22 v lut/_31275_/Y (NOR2x1_ASAP7_75t_R)
     1    1.66                           lut/_13063_ (net)
                 49.72    0.15 5611.37 v lut/_31276_/B (NAND2x1_ASAP7_75t_R)
                 32.98   26.91 5638.28 ^ lut/_31276_/Y (NAND2x1_ASAP7_75t_R)
     1    2.64                           lut/_13064_ (net)
                 33.01    0.54 5638.82 ^ lut/_31277_/B (NOR2x1_ASAP7_75t_R)
                 15.08   14.52 5653.34 v lut/_31277_/Y (NOR2x1_ASAP7_75t_R)
     1    1.24                           lut/_13065_ (net)
                 15.08    0.03 5653.37 v lut/_31280_/A2 (AOI21x1_ASAP7_75t_R)
                 23.87   15.25 5668.62 ^ lut/_31280_/Y (AOI21x1_ASAP7_75t_R)
     1    2.82                           lut/_13068_ (net)
                 23.93    0.65 5669.27 ^ lut/_31345_/A (NOR2x1_ASAP7_75t_R)
                 46.32   28.81 5698.08 v lut/_31345_/Y (NOR2x1_ASAP7_75t_R)
     1    6.88                           lut/_13133_ (net)
                 47.65    4.26 5702.34 v lut/_31475_/A (NAND2x1_ASAP7_75t_R)
                 22.32   21.84 5724.18 ^ lut/_31475_/Y (NAND2x1_ASAP7_75t_R)
     1    1.04                           lut/_13263_ (net)
                 22.32    0.00 5724.18 ^ lut/_31735_/A (NOR2x1_ASAP7_75t_R)
                 15.33   14.99 5739.17 v lut/_31735_/Y (NOR2x1_ASAP7_75t_R)
     1    1.43                           lut/_13523_ (net)
                 15.34    0.09 5739.25 v lut/_31736_/B (NAND2x1_ASAP7_75t_R)
                 18.92   10.89 5750.15 ^ lut/_31736_/Y (NAND2x1_ASAP7_75t_R)
     1    0.90                           rdata_o[4] (net)
                 18.92    0.04 5750.19 ^ _477_/A2 (AO21x1_ASAP7_75t_R)
                  9.15   15.44 5765.63 ^ _477_/Y (AO21x1_ASAP7_75t_R)
     1    0.64                           _097_ (net)
                  9.15    0.00 5765.63 ^ _720_/D (ASYNC_DFFHx1_ASAP7_75t_R)
                               5765.63   data arrival time

                  0.00 3000.00 3000.00   clock clk_i (rise edge)
                          0.00 3000.00   clock network delay (ideal)
                          0.00 3000.00   clock reconvergence pessimism
                               3000.00 ^ _720_/CLK (ASYNC_DFFHx1_ASAP7_75t_R)
                        -10.76 2989.24   library setup time
                               2989.24   data required time
-----------------------------------------------------------------------------
                               2989.24   data required time
                               -5765.63   data arrival time
-----------------------------------------------------------------------------
                               -2776.39   slack (VIOLATED)



==========================================================================
global place report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by clk_i)
Endpoint: fp_adder/adder/_2320_
          (recovery check against rising-edge clock clk_i')
Path Group: **async_default**
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                        300.00  300.00 ^ input external delay
                  0.00    0.00  300.00 ^ rst_ni (in)
     2   23.71                           rst_ni (net)
                  9.47    2.99  302.99 ^ _358_/A (CKINVDCx20_ASAP7_75t_R)
                 42.00   12.96  315.95 v _358_/Y (CKINVDCx20_ASAP7_75t_R)
   150  148.66                           _000_ (net)
                214.39   67.48  383.43 v fp_adder/adder/_2320_/RESET (ASYNC_DFFHx1_ASAP7_75t_R)
                                383.43   data arrival time

                  0.00 1500.00 1500.00   clock clk_i' (rise edge)
                          0.00 1500.00   clock network delay (ideal)
                          0.00 1500.00   clock reconvergence pessimism
                               1500.00 ^ fp_adder/adder/_2320_/CLK (ASYNC_DFFHx1_ASAP7_75t_R)
                         31.71 1531.71   library recovery time
                               1531.71   data required time
-----------------------------------------------------------------------------
                               1531.71   data required time
                               -383.43   data arrival time
-----------------------------------------------------------------------------
                               1148.28   slack (MET)


Startpoint: lut/_44964_ (negative level-sensitive latch clocked by clk_i)
Endpoint: lut/_37193_ (rising clock gating-check end-point clocked by clk_i)
Path Group: **clock_gating_default**
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00 1500.00 1500.00   clock clk_i (fall edge)
                          0.00 1500.00   clock network delay (ideal)
                  0.00    0.00 1500.00 v lut/_44964_/CLK (DLLx3_ASAP7_75t_R)
                 64.58   51.94 1551.94 v lut/_44964_/Q (DLLx3_ASAP7_75t_R)
    33   30.29                           lut/gen_sub_units_scm[15].sub_unit_i.cg_we_global.en_latch (net)
                 87.27   20.16 1572.10 v lut/_37193_/B (AND3x1_ASAP7_75t_R)
                               1572.10   data arrival time

                  0.00 3000.00 3000.00   clock clk_i (rise edge)
                          0.00 3000.00   clock network delay (ideal)
                          0.00 3000.00   clock reconvergence pessimism
                               3000.00 ^ lut/_37193_/A (AND3x1_ASAP7_75t_R)
                          0.00 3000.00   clock gating setup time
                               3000.00   data required time
-----------------------------------------------------------------------------
                               3000.00   data required time
                               -1572.10   data arrival time
-----------------------------------------------------------------------------
                               1427.90   slack (MET)


Startpoint: c_addr_i[0] (input port clocked by clk_i)
Endpoint: _720_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: clk_i
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                        300.00  300.00 ^ input external delay
                  0.00    0.00  300.00 ^ c_addr_i[0] (in)
   213  416.57                           c_addr_i[0] (net)
                194.16   61.25  361.25 ^ lut/_18117_/A (CKINVDCx20_ASAP7_75t_R)
                293.09   74.51  435.76 v lut/_18117_/Y (CKINVDCx20_ASAP7_75t_R)
   500  800.47                           lut/_17997_ (net)
               1155.60  359.62  795.38 v lut/_18137_/A (NOR3x2_ASAP7_75t_R)
               2667.33 1218.16 2013.54 ^ lut/_18137_/Y (NOR3x2_ASAP7_75t_R)
   249  461.90                           lut/_18017_ (net)
               2672.59   66.37 2079.90 ^ lut/_18322_/B (NAND2x2_ASAP7_75t_R)
               1371.31 2866.21 4946.12 v lut/_18322_/Y (NAND2x2_ASAP7_75t_R)
   254  377.37                           lut/_00121_ (net)
               1656.77  488.17 5434.29 v lut/_31271_/B1 (OAI22x1_ASAP7_75t_R)
                195.42  138.00 5572.29 ^ lut/_31271_/Y (OAI22x1_ASAP7_75t_R)
     1    1.37                           lut/_13059_ (net)
                195.42    0.08 5572.37 ^ lut/_31275_/A (NOR2x1_ASAP7_75t_R)
                 49.72   38.85 5611.22 v lut/_31275_/Y (NOR2x1_ASAP7_75t_R)
     1    1.66                           lut/_13063_ (net)
                 49.72    0.15 5611.37 v lut/_31276_/B (NAND2x1_ASAP7_75t_R)
                 32.98   26.91 5638.28 ^ lut/_31276_/Y (NAND2x1_ASAP7_75t_R)
     1    2.64                           lut/_13064_ (net)
                 33.01    0.54 5638.82 ^ lut/_31277_/B (NOR2x1_ASAP7_75t_R)
                 15.08   14.52 5653.34 v lut/_31277_/Y (NOR2x1_ASAP7_75t_R)
     1    1.24                           lut/_13065_ (net)
                 15.08    0.03 5653.37 v lut/_31280_/A2 (AOI21x1_ASAP7_75t_R)
                 23.87   15.25 5668.62 ^ lut/_31280_/Y (AOI21x1_ASAP7_75t_R)
     1    2.82                           lut/_13068_ (net)
                 23.93    0.65 5669.27 ^ lut/_31345_/A (NOR2x1_ASAP7_75t_R)
                 46.32   28.81 5698.08 v lut/_31345_/Y (NOR2x1_ASAP7_75t_R)
     1    6.88                           lut/_13133_ (net)
                 47.65    4.26 5702.34 v lut/_31475_/A (NAND2x1_ASAP7_75t_R)
                 22.32   21.84 5724.18 ^ lut/_31475_/Y (NAND2x1_ASAP7_75t_R)
     1    1.04                           lut/_13263_ (net)
                 22.32    0.00 5724.18 ^ lut/_31735_/A (NOR2x1_ASAP7_75t_R)
                 15.33   14.99 5739.17 v lut/_31735_/Y (NOR2x1_ASAP7_75t_R)
     1    1.43                           lut/_13523_ (net)
                 15.34    0.09 5739.25 v lut/_31736_/B (NAND2x1_ASAP7_75t_R)
                 18.92   10.89 5750.15 ^ lut/_31736_/Y (NAND2x1_ASAP7_75t_R)
     1    0.90                           rdata_o[4] (net)
                 18.92    0.04 5750.19 ^ _477_/A2 (AO21x1_ASAP7_75t_R)
                  9.15   15.44 5765.63 ^ _477_/Y (AO21x1_ASAP7_75t_R)
     1    0.64                           _097_ (net)
                  9.15    0.00 5765.63 ^ _720_/D (ASYNC_DFFHx1_ASAP7_75t_R)
                               5765.63   data arrival time

                  0.00 3000.00 3000.00   clock clk_i (rise edge)
                          0.00 3000.00   clock network delay (ideal)
                          0.00 3000.00   clock reconvergence pessimism
                               3000.00 ^ _720_/CLK (ASYNC_DFFHx1_ASAP7_75t_R)
                        -10.76 2989.24   library setup time
                               2989.24   data required time
-----------------------------------------------------------------------------
                               2989.24   data required time
                               -5765.63   data arrival time
-----------------------------------------------------------------------------
                               -2776.39   slack (VIOLATED)



==========================================================================
global place report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             2.38e-03   7.53e-05   8.29e-07   2.46e-03  56.4%
Combinational          5.72e-04   1.33e-03   1.95e-06   1.90e-03  43.6%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  2.95e-03   1.40e-03   2.78e-06   4.36e-03 100.0%
                          67.7%      32.2%       0.1%

==========================================================================
global place report_design_area
--------------------------------------------------------------------------
Design area 3859 u^2 40% utilization.

Elapsed time: 1:26.82[h:]min:sec. CPU time: user 86.36 sys 0.40 (99%). Peak memory: 534176KB.
