<!DOCTYPE html PUBLIC "-//W3C//DTD HTML 4.01//EN" "http://www.w3.org/TR/html4/strict.dtd">
<html><head><meta content="text/html; charset=ISO-8859-1" http-equiv="content-type"><title>Test 3 Syllabus</title><meta content="Saraju Mohanty" name="author"></head>
<body>

<div class="Section1">

<p class="MsoNormal" style="text-align: center;" align="center"><b style=""><u><span style="font-size: 24pt;" lang="FR">Test 3
Syllabus<o:p></o:p></span></u></b></p>

<p class="MsoNormal" style="text-align: center;" align="center"><span style="font-size: 24pt;" lang="FR">CSCE 5730/4730: Digital <st1:stockticker w:st="on">CMOS</st1:stockticker> VLSI Design</span><span style="" lang="FR"> <o:p></o:p></span></p>

<p class="MsoNormal" style="text-align: center;" align="center"><b style=""><u><span style="font-size: 20pt;">Instructor: Dr. Saraju P. Mohanty</span></u></b></p>



<p class="MsoNormal" style="border: medium none ; padding: 0in;"><u><span style="font-size: 16pt;"><o:p><span style="text-decoration: none;"><br>N</span></o:p>OTE</span></u><span style="font-size: 16pt;">: </span><span style="font-size: 14pt;">This is closed
book/text examination.</span><span style="font-size: 16pt;"><o:p></o:p></span><span style="font-size: 14pt;"><o:p>&nbsp;</o:p></span></p>

<div style="margin-left: 0.25in;">

<div style="margin-left: -0.25in;">

<div style="border-style: none none solid; border-color: -moz-use-text-color -moz-use-text-color windowtext; border-width: medium medium 1.5pt; padding: 0in 0in 1pt;">



</div>

<ol><li>There regions of MOSFET operation</li><li>I-V characteristic (Shockley 1st order transistor models)</li><li>I-V characteristics : NMOS vs PMOS</li><li>Concept of threshold voltage</li><li>R-V characteristic of MOSFET</li><li>C-V characteristic of MOSFET</li><li>Velocity saturation</li><li>Mobility degradation</li><li>Channel length modulation</li><li>Body effect</li><li>Subthreshold conduction</li><li>Junction leakage</li><li>Gate leakage (tunneling)</li><li>Operating temperature on MOSFET operation</li><li>Device geometry change due to manufacturing issues</li><li>Classes of interconnect parasitics</li><li>Interconnect capacitance model</li><li>Crosstalk</li><li>Wire resistance</li><li>The Elmore delay model</li><li><span style="font-family: Symbol;"></span> Pi and T lumped RC models</li><li>Concept of contamination and propagation delay</li><li>Concept of unit NMOS and PMOS</li><li>Estimation using the unit NMOS and PMOS</li><li>Fabrication steps of an inverter</li></ol></div>

</div>



<hr style="width: 100%; height: 2px;"><br>

</div>
</body></html>