// Seed: 3445863951
module module_0 (
    input id_0,
    output reg id_1
);
  always #1 id_1 <= 1'b0;
  logic id_2;
  type_5(
      1, 1
  );
endmodule
