<def f='llvm/llvm/lib/Target/ARM/MCTargetDesc/ARMAddressingModes.h' l='304' ll='316' type='int llvm::ARM_AM::getT2SOImmVal(unsigned int Arg)'/>
<use f='llvm/llvm/lib/Target/ARM/MCTargetDesc/ARMAddressingModes.h' l='337' u='c' c='_ZN4llvm6ARM_AM19isT2SOImmTwoPartValEj'/>
<use f='llvm/llvm/lib/Target/ARM/MCTargetDesc/ARMAddressingModes.h' l='346' u='c' c='_ZN4llvm6ARM_AM19isT2SOImmTwoPartValEj'/>
<use f='llvm/llvm/lib/Target/ARM/MCTargetDesc/ARMAddressingModes.h' l='358' u='c' c='_ZN4llvm6ARM_AM22getT2SOImmTwoPartFirstEj'/>
<use f='llvm/llvm/lib/Target/ARM/MCTargetDesc/ARMAddressingModes.h' l='373' u='c' c='_ZN4llvm6ARM_AM23getT2SOImmTwoPartSecondEj'/>
<doc f='llvm/llvm/lib/Target/ARM/MCTargetDesc/ARMAddressingModes.h' l='300'>/// getT2SOImmVal - Given a 32-bit immediate, if it is something that can fit
  /// into a Thumb-2 shifter_operand immediate operand, return the 12-bit
  /// encoding for it.  If not, return -1.
  /// See ARM Reference Manual A6.3.2.</doc>
<use f='llvm/llvm/lib/Target/ARM/ARMFastISel.cpp' l='485' u='c' c='_ZN12_GLOBAL__N_111ARMFastISel17ARMMaterializeIntEPKN4llvm8ConstantENS1_3MVTE'/>
<use f='llvm/llvm/lib/Target/ARM/ARMFastISel.cpp' l='1383' u='c' c='_ZN12_GLOBAL__N_111ARMFastISel10ARMEmitCmpEPKN4llvm5ValueES4_bb'/>
<use f='llvm/llvm/lib/Target/ARM/ARMFastISel.cpp' l='1649' u='c' c='_ZN12_GLOBAL__N_111ARMFastISel12SelectSelectEPKN4llvm11InstructionE'/>
<use f='llvm/llvm/lib/Target/ARM/ARMISelDAGToDAG.cpp' l='162' u='c' c='_ZNK12_GLOBAL__N_115ARMDAGToDAGISel12is_t2_so_immEj'/>
<use f='llvm/llvm/lib/Target/ARM/ARMISelDAGToDAG.cpp' l='166' u='c' c='_ZNK12_GLOBAL__N_115ARMDAGToDAGISel16is_t2_so_imm_notEj'/>
<use f='llvm/llvm/lib/Target/ARM/ARMISelDAGToDAG.cpp' l='455' u='c' c='_ZNK12_GLOBAL__N_115ARMDAGToDAGISel27ConstantMaterializationCostEj'/>
<use f='llvm/llvm/lib/Target/ARM/ARMISelDAGToDAG.cpp' l='456' u='c' c='_ZNK12_GLOBAL__N_115ARMDAGToDAGISel27ConstantMaterializationCostEj'/>
<use f='llvm/llvm/lib/Target/ARM/ARMISelLowering.cpp' l='13503' u='c' c='_ZNK4llvm17ARMTargetLowering20isLegalICmpImmediateEl'/>
<use f='llvm/llvm/lib/Target/ARM/ARMISelLowering.cpp' l='13504' u='c' c='_ZNK4llvm17ARMTargetLowering20isLegalICmpImmediateEl'/>
<use f='llvm/llvm/lib/Target/ARM/ARMISelLowering.cpp' l='13519' u='c' c='_ZNK4llvm17ARMTargetLowering19isLegalAddImmediateEl'/>
<use f='llvm/llvm/lib/Target/ARM/ARMISelLowering.cpp' l='14108' u='c' c='_ZNK4llvm17ARMTargetLowering28LowerAsmOperandForConstraintENS_7SDValueERNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERSt6vectorIS1_SaIS1_EERNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/Target/ARM/ARMISelLowering.cpp' l='14149' u='c' c='_ZNK4llvm17ARMTargetLowering28LowerAsmOperandForConstraintENS_7SDValueERNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERSt6vectorIS1_SaIS1_EERNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/Target/ARM/ARMISelLowering.cpp' l='14174' u='c' c='_ZNK4llvm17ARMTargetLowering28LowerAsmOperandForConstraintENS_7SDValueERNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERSt6vectorIS1_SaIS1_EERNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/Target/ARM/ARMTargetTransformInfo.cpp' l='79' u='c' c='_ZN4llvm10ARMTTIImpl13getIntImmCostERKNS_5APIntEPNS_4TypeE'/>
<use f='llvm/llvm/lib/Target/ARM/ARMTargetTransformInfo.cpp' l='80' u='c' c='_ZN4llvm10ARMTTIImpl13getIntImmCostERKNS_5APIntEPNS_4TypeE'/>
<use f='llvm/llvm/lib/Target/ARM/AsmParser/ARMAsmParser.cpp' l='1143' u='c' c='_ZNK12_GLOBAL__N_110ARMOperand9isT2SOImmEv'/>
<use f='llvm/llvm/lib/Target/ARM/AsmParser/ARMAsmParser.cpp' l='1151' u='c' c='_ZNK12_GLOBAL__N_110ARMOperand12isT2SOImmNotEv'/>
<use f='llvm/llvm/lib/Target/ARM/AsmParser/ARMAsmParser.cpp' l='1152' u='c' c='_ZNK12_GLOBAL__N_110ARMOperand12isT2SOImmNotEv'/>
<use f='llvm/llvm/lib/Target/ARM/AsmParser/ARMAsmParser.cpp' l='1161' u='c' c='_ZNK12_GLOBAL__N_110ARMOperand12isT2SOImmNegEv'/>
<use f='llvm/llvm/lib/Target/ARM/AsmParser/ARMAsmParser.cpp' l='1162' u='c' c='_ZNK12_GLOBAL__N_110ARMOperand12isT2SOImmNegEv'/>
<use f='llvm/llvm/lib/Target/ARM/MCTargetDesc/ARMAsmBackend.cpp' l='795' u='c' c='_ZNK4llvm13ARMAsmBackend16adjustFixupValueERKNS_11MCAssemblerERKNS_7MCFixupERKNS_7MCValueEmbRNS_9MCContextEPKNS_15MCSubtargetInfoE'/>
<use f='llvm/llvm/lib/Target/ARM/MCTargetDesc/ARMMCCodeEmitter.cpp' l='327' u='c' c='_ZNK12_GLOBAL__N_116ARMMCCodeEmitter17getT2SOImmOpValueERKN4llvm6MCInstEjRNS1_15SmallVectorImplINS1_7MCFixupEEERKNS1_15MCSubtargetInfoE'/>
<use f='llvm/llvm/lib/Target/ARM/Thumb2InstrInfo.cpp' l='324' u='c' c='_ZN4llvm22emitT2RegPlusImmediateERNS_17MachineBasicBlockERNS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocEjjiNS_5ARMCC9CondCode7593364'/>
<use f='llvm/llvm/lib/Target/ARM/Thumb2InstrInfo.cpp' l='331' u='c' c='_ZN4llvm22emitT2RegPlusImmediateERNS_17MachineBasicBlockERNS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocEjjiNS_5ARMCC9CondCode7593364'/>
<use f='llvm/llvm/lib/Target/ARM/Thumb2InstrInfo.cpp' l='337' u='c' c='_ZN4llvm22emitT2RegPlusImmediateERNS_17MachineBasicBlockERNS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocEjjiNS_5ARMCC9CondCode7593364'/>
<use f='llvm/llvm/lib/Target/ARM/Thumb2InstrInfo.cpp' l='348' u='c' c='_ZN4llvm22emitT2RegPlusImmediateERNS_17MachineBasicBlockERNS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocEjjiNS_5ARMCC9CondCode7593364'/>
<use f='llvm/llvm/lib/Target/ARM/Thumb2InstrInfo.cpp' l='511' u='c' c='_ZN4llvm19rewriteT2FrameIndexERNS_12MachineInstrEjjRiRKNS_16ARMBaseInstrInfoE'/>
<use f='llvm/llvm/lib/Target/ARM/Thumb2InstrInfo.cpp' l='542' u='c' c='_ZN4llvm19rewriteT2FrameIndexERNS_12MachineInstrEjjRiRKNS_16ARMBaseInstrInfoE'/>
