# ALU_VERIFCATION-
ALU_Verification Project
Designed UVM environment, test sequence model, sequencer, driver, monitor, agent, and scoreboard, connected these blocks through different messages to verify functionality of averaging DUT.
Implemented full regression to verify different functions of the averaging DUT, had full functional and code coverage.

