Cristinel Ababei , Yan Feng , Brent Goplen , Hushrav Mogal , Tianpei Zhang , Kia Bazargan , Sachin Sapatnekar, Placement and Routing in 3D Integrated Circuits, IEEE Design & Test, v.22 n.6, p.520-531, November 2005[doi>10.1109/MDT.2005.150]
David H. Albonesi, Selective cache ways: on-demand cache resource allocation, Proceedings of the 32nd annual ACM/IEEE international symposium on Microarchitecture, p.248-259, November 16-18, 1999, Haifa, Israel
David H. Albonesi , Israel Koren, Improving the Memory Bandwidth of Highly-Integrated, Wide-Issue, Microprocessor-Based Systems, Proceedings of the 1997 International Conference on Parallel Architectures and Compilation Techniques, p.126, November 11-15, 1997
Doug Burger , James R. Goodman , Alain Kägi, Limited Bandwidth to Affect Processor Design, IEEE Micro, v.17 n.6, p.55-62, November 1997[doi>10.1109/40.641597]
Zeshan Chishti , Michael D. Powell , T. N. Vijaykumar, Distance Associativity for High-Performance Energy-Efficient Non-Uniform Cache Architectures, Proceedings of the 36th annual IEEE/ACM International Symposium on Microarchitecture, p.55, December 03-05, 2003
Zeshan Chishti , Michael D. Powell , T. N. Vijaykumar, Optimizing Replication, Communication, and Capacity Allocation in CMPs, ACM SIGARCH Computer Architecture News, v.33 n.2, p.357-368, May 2005[doi>10.1145/1080695.1070001]
John D. Davis , James Laudon , Kunle Olukotun, Maximizing CMP Throughput with Mediocre Cores, Proceedings of the 14th International Conference on Parallel Architectures and Compilation Techniques, p.51-62, September 17-21, 2005[doi>10.1109/PACT.2005.42]
W. Rhett Davis , John Wilson , Stephen Mick , Jian Xu , Hao Hua , Christopher Mineo , Ambarish M. Sule , Michael Steer , Paul D. Franzon, Demystifying 3D ICs: The Pros and Cons of Going Vertical, IEEE Design & Test, v.22 n.6, p.498-510, November 2005[doi>10.1109/MDT.2005.136]
Diao, Z., Li, Z., Wang, S., Ding, Y., Panchula, A., Chen, E., Wang, L.-C., and Huai, Y.2007. Spin-transfer torque switching in magnetic tunnel junctions and spin-transfer torque random access memory.J. Phys. Condens. Matter 19, 16.
Hosomi, M., Yamagishi, H., Yamamoto, T., Bessho, K., Higo, Y., Yamane, K., Yamada, H., Shoji, M., Hachino, H., Fukumoto, C., Nagao, H., and Kano, H.2005. A novel non-volatile memory with spin torque transfer magnetization switching: Spin-RAM. InProceedings of the International Electron Devices Meeting. 459--462.
Wei Huang , Mircea R. Stan , Kevin Skadron , Karthik Sankaranarayanan , Shougata Ghosh , Sivakumar Velusam, Compact thermal modeling for temperature-aware design, Proceedings of the 41st annual Design Automation Conference, June 07-11, 2004, San Diego, CA, USA[doi>10.1145/996566.996800]
Yongsoo Joo , Dimin Niu , Xiangyu Dong , Guangyu Sun , Naehyuck Chang , Yuan Xie, Energy- and endurance-aware design of phase change memory caches, Proceedings of the Conference on Design, Automation and Test in Europe, March 08-12, 2010, Dresden, Germany
Joyner, J. W. and Meindl, J. D.2002. Opportunities for reduced power dissipation using three-dimensional integration. InProceedings of the IEEE International Interconnect Technology Conference. 148--150.
Changkyu Kim , Doug Burger , Stephen W. Keckler, An adaptive, non-uniform cache structure for wire-delay dominated on-chip caches, Proceedings of the 10th international conference on Architectural support for programming languages and operating systems, October 05-09, 2002, San Jose, California[doi>10.1145/605397.605420]
Poonacha Kongetira , Kathirgamar Aingaran , Kunle Olukotun, Niagara: A 32-Way Multithreaded Sparc Processor, IEEE Micro, v.25 n.2, p.21-29, March 2005[doi>10.1109/MM.2005.35]
Feihui Li , Chrysostomos Nicopoulos , Thomas Richardson , Yuan Xie , Vijaykrishnan Narayanan , Mahmut Kandemir, Design and Management of 3D Chip Multiprocessors Using Network-in-Memory, Proceedings of the 33rd annual international symposium on Computer Architecture, p.130-141, June 17-21, 2006[doi>10.1109/ISCA.2006.18]
Gian Luca Loi , Banit Agrawal , Navin Srivastava , Sheng-Chih Lin , Timothy Sherwood , Kaustav Banerjee, A thermally-aware performance analysis of vertically integrated (3-D) processor-memory hierarchy, Proceedings of the 43rd annual Design Automation Conference, July 24-28, 2006, San Francisco, CA, USA[doi>10.1145/1146909.1147160]
Madan, N., Zhao, L., Muralimanohar, N., Udipi, A., Balasubramonian, R., Iyer, R., Makineni, S., and Newell, D.2009. Optimizing communication and capacity in a 3D stacked reconfigurable cache hierarchy. InProceedings of the International Symposium on High-Performance Computer Architecture. 262--274.
Peter S. Magnusson , Magnus Christensson , Jesper Eskilson , Daniel Forsgren , Gustav Hållberg , Johan Högberg , Fredrik Larsson , Andreas Moestedt , Bengt Werner, Simics: A Full System Simulation Platform, Computer, v.35 n.2, p.50-58, February 2002[doi>10.1109/2.982916]
Yan Meng , Timothy Sherwood , Ryan Kastner, Exploring the limits of leakage power reduction in caches, ACM Transactions on Architecture and Code Optimization (TACO), v.2 n.3, p.221-246, September 2005[doi>10.1145/1089008.1089009]
Naveen Muralimanohar , Rajeev Balasubramonian , Norm Jouppi, Optimizing NUCA Organizations and Wiring Alternatives for Large Caches with CACTI 6.0, Proceedings of the 40th Annual IEEE/ACM International Symposium on Microarchitecture, p.3-14, December 01-05, 2007[doi>10.1109/MICRO.2007.30]
Michael Powell , Se-Hyun Yang , Babak Falsafi , Kaushik Roy , T. N. Vijaykumar, Gated-Vdd: a circuit technique to reduce leakage in deep-submicron cache memories, Proceedings of the 2000 international symposium on Low power electronics and design, p.90-95, July 25-27, 2000, Rapallo, Italy[doi>10.1145/344166.344526]
Sun, G., Dong, X., Xie, Y., Li, J., and Chen, Y.2009. A novel architecture of the 3D stacked MRAM L2 cache for CMPs. InProceedings of the International Symposium on High-Performance Computer Architecture. 239--249.
Guangyu Sun , Xiaoxia Wu , Yuan Xie, Exploration of 3D stacked L2 cache design for high performance and efficient thermal control, Proceedings of the 14th ACM/IEEE international symposium on Low power electronics and design, August 19-21, 2009, San Fancisco, CA, USA[doi>10.1145/1594233.1594306]
Xiaoxia Wu , Jian Li , Lixin Zhang , Evan Speight , Ram Rajamony , Yuan Xie, Hybrid cache architecture with disparate memory technologies, Proceedings of the 36th annual international symposium on Computer architecture, June 20-24, 2009, Austin, TX, USA[doi>10.1145/1555754.1555761]
Yuan Xie , Gabriel H. Loh , Bryan Black , Kerry Bernstein, Design space exploration for 3D architectures, ACM Journal on Emerging Technologies in Computing Systems (JETC), v.2 n.2, p.65-103, April 2006[doi>10.1145/1148015.1148016]
Xu, Y., Du, Y., Zhao, B., Zhou, X., Zhang, Y., and Jun, Y.2009. A low-radix and low-diameter 3D interconnection network design. InProceedings of the International Symposium on High-Performance Computer Architecture. 30--42.
Zhao, W., Belhaire, E., Mistral, Q., Chappert, C., Javerliac, V., Dieny, B., and Nicolle, E.2006. Macro-model of spin-transfer torque based magnetic tunnel junction device for hybrid magnetic-CMOS esign. InProceedings of the IEEE International Behavioral Modeling and Simulation Workshop. 40--43.
