// ===========================================================
// HLS sources generated by ActiveCore framework
// Date: 2020-10-25
// Copyright Alexander Antonov <antonov.alex.alex@gmail.com>
// ===========================================================

#include "riscv_6stage.hpp"
#include <ap_int.h>
#include <hls_stream.h>

	ap_uint<32> genpsticky_glbl_pc;
	ap_uint<32> genpsticky_glbl_regfile [32];
	ap_uint<1> genpsticky_glbl_jump_req_cmd;
	ap_uint<32> genpsticky_glbl_jump_vector_cmd;
	ap_uint<8> genpsticky_glbl_CSR_MCAUSE;
	ap_uint<1> genpsticky_glbl_MIRQEN;
	ap_uint<32> genpsticky_glbl_MRETADDR;
	ap_uint<1> genmcopipe_instr_mem_wr_done;
	ap_uint<1> genmcopipe_instr_mem_rd_done;
	ap_uint<1> genmcopipe_instr_mem_full_flag;
	ap_uint<1> genmcopipe_instr_mem_empty_flag;
	ap_uint<1> genmcopipe_instr_mem_wr_ptr;
	ap_uint<1> genmcopipe_instr_mem_rd_ptr;
	ap_uint<1> genmcopipe_data_mem_wr_done;
	ap_uint<1> genmcopipe_data_mem_rd_done;
	ap_uint<1> genmcopipe_data_mem_full_flag;
	ap_uint<1> genmcopipe_data_mem_empty_flag;
	ap_uint<1> genmcopipe_data_mem_wr_ptr;
	ap_uint<1> genmcopipe_data_mem_rd_ptr;
	ap_uint<1> genpstage_IADDR_genpctrl_active_glbl;
	ap_uint<1> genpstage_IADDR_genpctrl_stalled_glbl;
	ap_uint<1> genpstage_IADDR_genpctrl_killed_glbl;
	ap_uint<1> genpstage_IFETCH_genpctrl_active_glbl;
	ap_uint<1> genpstage_IFETCH_genpctrl_stalled_glbl;
	ap_uint<1> genpstage_IFETCH_genpctrl_killed_glbl;
	ap_uint<1> genpstage_IDECODE_genpctrl_active_glbl;
	ap_uint<1> genpstage_IDECODE_genpctrl_stalled_glbl;
	ap_uint<1> genpstage_IDECODE_genpctrl_killed_glbl;
	ap_uint<1> genpstage_EXEC_genpctrl_active_glbl;
	ap_uint<1> genpstage_EXEC_genpctrl_stalled_glbl;
	ap_uint<1> genpstage_EXEC_genpctrl_killed_glbl;
	ap_uint<1> genpstage_MEM_genpctrl_active_glbl;
	ap_uint<1> genpstage_MEM_genpctrl_stalled_glbl;
	ap_uint<1> genpstage_MEM_genpctrl_killed_glbl;
	ap_uint<1> genpstage_WB_genpctrl_active_glbl;
	ap_uint<1> genpstage_WB_genpctrl_stalled_glbl;
	ap_uint<1> genpstage_WB_genpctrl_killed_glbl;
	ap_uint<1> genpstage_IFETCH_instr_req_done;
	ap_uint<1> genpstage_IFETCH_genmcopipe_handle_instr_mem_genvar_if_id;
	ap_uint<1> genpstage_IFETCH_genmcopipe_handle_instr_mem_genvar_rdreq_pending;
	ap_uint<1> genpstage_IFETCH_genmcopipe_handle_instr_mem_genvar_tid;
	ap_uint<1> genpstage_IFETCH_genmcopipe_handle_instr_mem_genvar_resp_done;
	ap_uint<32> genpstage_IFETCH_genmcopipe_handle_instr_mem_genvar_rdata;
	ap_uint<32> genpstage_IFETCH_curinstr_addr_genglbl;
	ap_uint<32> genpstage_IFETCH_nextinstr_addr_genglbl;
	ap_uint<32> genpstage_IDECODE_rs1_rdata;
	ap_uint<32> genpstage_IDECODE_rs2_rdata;
	ap_uint<1> genpstage_IDECODE_genmcopipe_handle_instr_mem_genvar_if_id;
	ap_uint<1> genpstage_IDECODE_genmcopipe_handle_instr_mem_genvar_rdreq_pending;
	ap_uint<1> genpstage_IDECODE_genmcopipe_handle_instr_mem_genvar_tid;
	ap_uint<1> genpstage_IDECODE_genmcopipe_handle_instr_mem_genvar_resp_done;
	ap_uint<32> genpstage_IDECODE_genmcopipe_handle_instr_mem_genvar_rdata;
	ap_uint<32> genpstage_IDECODE_curinstr_addr_genglbl;
	ap_uint<32> genpstage_IDECODE_nextinstr_addr_genglbl;
	ap_uint<8> genpstage_EXEC_irq_mcause;
	ap_uint<1> genpstage_EXEC_irq_recv;
	ap_uint<32> genpstage_EXEC_rs2_rdata;
	ap_uint<1> genpstage_EXEC_rd_req_genglbl;
	ap_uint<5> genpstage_EXEC_rd_addr_genglbl;
	ap_uint<32> genpstage_EXEC_curinstr_addr_genglbl;
	ap_uint<1> genpstage_EXEC_mret_req_genglbl;
	ap_uint<33> genpstage_EXEC_alu_op1_wide_genglbl;
	ap_uint<1> genpstage_EXEC_alu_req_genglbl;
	ap_uint<4> genpstage_EXEC_alu_opcode_genglbl;
	ap_uint<33> genpstage_EXEC_alu_op2_wide_genglbl;
	ap_uint<32> genpstage_EXEC_alu_op1_genglbl;
	ap_uint<32> genpstage_EXEC_alu_op2_genglbl;
	ap_uint<1> genpstage_EXEC_alu_unsigned_genglbl;
	ap_uint<3> genpstage_EXEC_rd_source_genglbl;
	ap_uint<32> genpstage_EXEC_immediate_genglbl;
	ap_uint<32> genpstage_EXEC_nextinstr_addr_genglbl;
	ap_uint<32> genpstage_EXEC_csr_rdata_genglbl;
	ap_uint<1> genpstage_EXEC_jump_src_genglbl;
	ap_uint<1> genpstage_EXEC_jump_req_cond_genglbl;
	ap_uint<3> genpstage_EXEC_funct3_genglbl;
	ap_uint<1> genpstage_EXEC_jump_req_genglbl;
	ap_uint<1> genpstage_EXEC_mem_req_genglbl;
	ap_uint<1> genpstage_EXEC_mem_cmd_genglbl;
	ap_uint<1> genpstage_MEM_data_req_done;
	ap_uint<1> genpstage_MEM_genmcopipe_handle_data_mem_genvar_if_id;
	ap_uint<1> genpstage_MEM_genmcopipe_handle_data_mem_genvar_rdreq_pending;
	ap_uint<1> genpstage_MEM_genmcopipe_handle_data_mem_genvar_tid;
	ap_uint<1> genpstage_MEM_genmcopipe_handle_data_mem_genvar_resp_done;
	ap_uint<32> genpstage_MEM_genmcopipe_handle_data_mem_genvar_rdata;
	ap_uint<32> genpstage_MEM_rs2_rdata;
	ap_uint<1> genpstage_MEM_rd_req_genglbl;
	ap_uint<5> genpstage_MEM_rd_addr_genglbl;
	ap_uint<1> genpstage_MEM_rd_rdy_genglbl;
	ap_uint<32> genpstage_MEM_rd_wdata_genglbl;
	ap_uint<32> genpstage_MEM_curinstr_addr_genglbl;
	ap_uint<32> genpstage_MEM_immediate_genglbl;
	ap_uint<1> genpstage_MEM_jump_src_genglbl;
	ap_uint<32> genpstage_MEM_alu_result_genglbl;
	ap_uint<1> genpstage_MEM_jump_req_cond_genglbl;
	ap_uint<3> genpstage_MEM_funct3_genglbl;
	ap_uint<1> genpstage_MEM_alu_ZF_genglbl;
	ap_uint<1> genpstage_MEM_alu_CF_genglbl;
	ap_uint<1> genpstage_MEM_jump_req_genglbl;
	ap_uint<1> genpstage_MEM_mem_req_genglbl;
	ap_uint<1> genpstage_MEM_mem_cmd_genglbl;
	ap_uint<3> genpstage_MEM_rd_source_genglbl;
	ap_uint<1> genpstage_WB_genmcopipe_handle_data_mem_genvar_if_id;
	ap_uint<1> genpstage_WB_genmcopipe_handle_data_mem_genvar_rdreq_pending;
	ap_uint<1> genpstage_WB_genmcopipe_handle_data_mem_genvar_tid;
	ap_uint<1> genpstage_WB_genmcopipe_handle_data_mem_genvar_resp_done;
	ap_uint<32> genpstage_WB_genmcopipe_handle_data_mem_genvar_rdata;
	ap_uint<1> genpstage_WB_rd_req_genglbl;
	ap_uint<5> genpstage_WB_rd_addr_genglbl;
	ap_uint<1> genpstage_WB_rd_rdy_genglbl;
	ap_uint<32> genpstage_WB_rd_wdata_genglbl;
	ap_uint<1> genpstage_WB_mem_req_genglbl;
	ap_uint<1> genpstage_WB_mem_cmd_genglbl;
	ap_uint<3> genpstage_WB_rd_source_genglbl;

void riscv_6stage(ap_uint<1> geninit, hls::stream<ap_uint<8> >& irq_fifo, hls::stream<ap_uint<32> >& genmcopipe_instr_mem_resp, hls::stream<ap_uint<32> >& genmcopipe_data_mem_resp, hls::stream<genpmodule_riscv_6stage_genmcopipe_instr_mem_genstruct_fifo_wdata>& genmcopipe_instr_mem_req, hls::stream<genpmodule_riscv_6stage_genmcopipe_data_mem_genstruct_fifo_wdata>& genmcopipe_data_mem_req) {

	ap_uint<32> genpsticky_glbl_pc_buf;
	ap_uint<32> genpsticky_glbl_regfile_buf [32];
	ap_uint<1> genpsticky_glbl_jump_req_cmd_buf;
	ap_uint<32> genpsticky_glbl_jump_vector_cmd_buf;
	ap_uint<8> genpsticky_glbl_CSR_MCAUSE_buf;
	ap_uint<1> genpsticky_glbl_MIRQEN_buf;
	ap_uint<32> genpsticky_glbl_MRETADDR_buf;
	ap_uint<1> genmcopipe_instr_mem_wr_ptr_next;
	ap_uint<1> genmcopipe_instr_mem_rd_ptr_next;
	ap_uint<1> genmcopipe_data_mem_wr_ptr_next;
	ap_uint<1> genmcopipe_data_mem_rd_ptr_next;
	ap_uint<1> genpstage_IADDR_genpctrl_new;
	ap_uint<1> genpstage_IADDR_genpctrl_working;
	ap_uint<1> genpstage_IADDR_genpctrl_succ;
	ap_uint<1> genpstage_IADDR_genpctrl_occupied;
	ap_uint<1> genpstage_IADDR_genpctrl_finish;
	ap_uint<1> genpstage_IADDR_genpctrl_flushreq;
	ap_uint<1> genpstage_IADDR_genpctrl_nevictable;
	ap_uint<1> genpstage_IADDR_genpctrl_rdy;
	ap_uint<1> gen222_pipex_syncreq;
	ap_uint<1> gen223_pipex_syncbuf;
	ap_uint<1> gen224_pipex_syncreq;
	ap_uint<32> gen225_pipex_syncbuf;
	ap_uint<1> genpstage_IFETCH_genpctrl_new;
	ap_uint<1> genpstage_IFETCH_genpctrl_working;
	ap_uint<1> genpstage_IFETCH_genpctrl_succ;
	ap_uint<1> genpstage_IFETCH_genpctrl_occupied;
	ap_uint<1> genpstage_IFETCH_genpctrl_finish;
	ap_uint<1> genpstage_IFETCH_genpctrl_flushreq;
	ap_uint<1> genpstage_IFETCH_genpctrl_nevictable;
	ap_uint<1> genpstage_IFETCH_genpctrl_rdy;
	ap_uint<1> genpstage_IDECODE_genpctrl_new;
	ap_uint<1> genpstage_IDECODE_genpctrl_working;
	ap_uint<1> genpstage_IDECODE_genpctrl_succ;
	ap_uint<1> genpstage_IDECODE_genpctrl_occupied;
	ap_uint<1> genpstage_IDECODE_genpctrl_finish;
	ap_uint<1> genpstage_IDECODE_genpctrl_flushreq;
	ap_uint<1> genpstage_IDECODE_genpctrl_nevictable;
	ap_uint<1> genpstage_IDECODE_genpctrl_rdy;
	ap_uint<1> genpstage_EXEC_genpctrl_new;
	ap_uint<1> genpstage_EXEC_genpctrl_working;
	ap_uint<1> genpstage_EXEC_genpctrl_succ;
	ap_uint<1> genpstage_EXEC_genpctrl_occupied;
	ap_uint<1> genpstage_EXEC_genpctrl_finish;
	ap_uint<1> genpstage_EXEC_genpctrl_flushreq;
	ap_uint<1> genpstage_EXEC_genpctrl_nevictable;
	ap_uint<1> genpstage_EXEC_genpctrl_rdy;
	ap_uint<1> genpstage_MEM_genpctrl_new;
	ap_uint<1> genpstage_MEM_genpctrl_working;
	ap_uint<1> genpstage_MEM_genpctrl_succ;
	ap_uint<1> genpstage_MEM_genpctrl_occupied;
	ap_uint<1> genpstage_MEM_genpctrl_finish;
	ap_uint<1> genpstage_MEM_genpctrl_flushreq;
	ap_uint<1> genpstage_MEM_genpctrl_nevictable;
	ap_uint<1> genpstage_MEM_genpctrl_rdy;
	ap_uint<1> gen226_pipex_syncreq;
	ap_uint<1> gen227_pipex_syncbuf;
	ap_uint<1> gen228_pipex_syncreq;
	ap_uint<32> gen229_pipex_syncbuf;
	ap_uint<1> genpstage_WB_genpctrl_new;
	ap_uint<1> genpstage_WB_genpctrl_working;
	ap_uint<1> genpstage_WB_genpctrl_succ;
	ap_uint<1> genpstage_WB_genpctrl_occupied;
	ap_uint<1> genpstage_WB_genpctrl_finish;
	ap_uint<1> genpstage_WB_genpctrl_flushreq;
	ap_uint<1> genpstage_WB_genpctrl_nevictable;
	ap_uint<1> genpstage_WB_genpctrl_rdy;
	ap_uint<1> gen230_pipex_syncreq;
	ap_uint<32> gen231_pipex_syncbuf [32];
	ap_uint<1> gen232_pipex_var;
	ap_uint<33> gen233_pipex_var;
	ap_uint<1> gen234_pipex_var;
	ap_uint<1> gen235_pipex_var;
	ap_uint<1> gen236_pipex_var;
	ap_uint<1> gen237_pipex_var;
	ap_uint<1> gen238_pipex_var;
	ap_uint<1> gen239_pipex_var;
	ap_uint<1> gen240_pipex_var;
	ap_uint<1> gen241_pipex_var;
	ap_uint<7> gen242_pipex_var;
	ap_uint<20> gen243_pipex_var;
	ap_uint<25> gen244_pipex_var;
	ap_uint<12> gen245_pipex_var;
	ap_uint<15> gen246_pipex_var;
	ap_uint<32> gen247_pipex_var;
	ap_uint<25> gen248_pipex_var;
	ap_uint<28> gen249_pipex_var;
	ap_uint<24> gen250_pipex_var;
	ap_uint<32> gen251_pipex_var;
	ap_uint<20> gen252_pipex_var;
	ap_uint<32> gen253_pipex_var;
	ap_uint<1> gen254_pipex_var;
	ap_uint<32> gen255_pipex_var;
	ap_uint<32> gen256_pipex_var;
	ap_uint<12> gen257_pipex_var;
	ap_uint<12> gen258_pipex_var;
	ap_uint<1> gen259_pipex_var;
	ap_uint<32> gen260_pipex_var;
	ap_uint<1> gen261_pipex_var;
	ap_uint<1> gen262_pipex_var;
	ap_uint<31> gen263_pipex_var;
	ap_uint<12> gen264_pipex_var;
	ap_uint<13> gen265_pipex_var;
	ap_uint<1> gen266_pipex_var;
	ap_uint<32> gen267_pipex_var;
	ap_uint<32> gen268_pipex_var;
	ap_uint<32> gen269_pipex_var;
	ap_uint<1> gen270_pipex_var;
	ap_uint<20> gen271_pipex_var;
	ap_uint<1> gen272_pipex_var;
	ap_uint<31> gen273_pipex_var;
	ap_uint<21> gen274_pipex_var;
	ap_uint<1> gen275_pipex_var;
	ap_uint<32> gen276_pipex_var;
	ap_uint<1> gen277_pipex_var;
	ap_uint<1> gen278_pipex_var;
	ap_uint<1> gen279_pipex_var;
	ap_uint<1> gen280_pipex_var;
	ap_uint<25> gen281_pipex_var;
	ap_uint<32> gen282_pipex_var;
	ap_uint<1> gen283_pipex_var;
	ap_uint<1> gen284_pipex_var;
	ap_uint<1> gen285_pipex_var;
	ap_uint<25> gen286_pipex_var;
	ap_uint<32> gen287_pipex_var;
	ap_uint<1> gen288_pipex_var;
	ap_uint<1> gen289_pipex_var;
	ap_uint<1> gen290_pipex_var;
	ap_uint<1> gen291_pipex_var;
	ap_uint<1> gen292_pipex_var;
	ap_uint<1> gen293_pipex_var;
	ap_uint<1> gen294_pipex_var;
	ap_uint<1> gen295_pipex_var;
	ap_uint<1> gen296_pipex_var;
	ap_uint<32> gen297_pipex_var;
	ap_uint<32> gen298_pipex_var;
	ap_uint<32> gen299_pipex_var;
	ap_uint<1> gen300_pipex_var;
	ap_uint<1> gen301_pipex_var;
	ap_uint<1> gen302_pipex_var;
	ap_uint<1> gen303_pipex_var;
	ap_uint<1> gen304_pipex_var;
	ap_uint<32> gen305_pipex_var [32];
	ap_uint<32> gen306_pipex_var;
	ap_uint<32> gen307_pipex_var [32];
	ap_uint<32> gen308_pipex_var;
	ap_uint<1> gen309_pipex_var;
	ap_uint<1> gen310_pipex_var;
	ap_uint<1> gen311_pipex_var;
	ap_uint<1> gen312_pipex_var;
	ap_uint<1> gen313_pipex_var;
	ap_uint<1> gen314_pipex_var;
	ap_uint<1> gen315_pipex_var;
	ap_uint<1> gen316_pipex_var;
	ap_uint<1> gen317_pipex_var;
	ap_uint<1> gen318_pipex_var;
	ap_uint<5> gen319_pipex_var;
	ap_uint<1> gen320_pipex_var;
	ap_uint<1> gen321_pipex_var;
	ap_uint<1> gen322_pipex_var;
	ap_uint<1> gen323_pipex_var;
	ap_uint<32> gen324_pipex_var;
	ap_uint<1> gen325_pipex_var;
	ap_uint<1> gen326_pipex_var;
	ap_uint<5> gen327_pipex_var;
	ap_uint<1> gen328_pipex_var;
	ap_uint<1> gen329_pipex_var;
	ap_uint<1> gen330_pipex_var;
	ap_uint<1> gen331_pipex_var;
	ap_uint<32> gen332_pipex_var;
	ap_uint<1> gen333_pipex_var;
	ap_uint<1> gen334_pipex_var;
	ap_uint<1> gen335_pipex_var;
	ap_uint<1> gen336_pipex_var;
	ap_uint<1> gen337_pipex_var;
	ap_uint<1> gen338_pipex_var;
	ap_uint<5> gen339_pipex_var;
	ap_uint<1> gen340_pipex_var;
	ap_uint<1> gen341_pipex_var;
	ap_uint<1> gen342_pipex_var;
	ap_uint<1> gen343_pipex_var;
	ap_uint<32> gen344_pipex_var;
	ap_uint<1> gen345_pipex_var;
	ap_uint<1> gen346_pipex_var;
	ap_uint<5> gen347_pipex_var;
	ap_uint<1> gen348_pipex_var;
	ap_uint<1> gen349_pipex_var;
	ap_uint<1> gen350_pipex_var;
	ap_uint<1> gen351_pipex_var;
	ap_uint<32> gen352_pipex_var;
	ap_uint<1> gen353_pipex_var;
	ap_uint<1> gen354_pipex_var;
	ap_uint<1> gen355_pipex_var;
	ap_uint<1> gen356_pipex_var;
	ap_uint<1> gen357_pipex_var;
	ap_uint<1> gen358_pipex_var;
	ap_uint<5> gen359_pipex_var;
	ap_uint<1> gen360_pipex_var;
	ap_uint<1> gen361_pipex_var;
	ap_uint<1> gen362_pipex_var;
	ap_uint<1> gen363_pipex_var;
	ap_uint<32> gen364_pipex_var;
	ap_uint<1> gen365_pipex_var;
	ap_uint<1> gen366_pipex_var;
	ap_uint<5> gen367_pipex_var;
	ap_uint<1> gen368_pipex_var;
	ap_uint<1> gen369_pipex_var;
	ap_uint<1> gen370_pipex_var;
	ap_uint<1> gen371_pipex_var;
	ap_uint<32> gen372_pipex_var;
	ap_uint<1> gen373_pipex_var;
	ap_uint<1> gen374_pipex_var;
	ap_uint<33> gen375_pipex_var;
	ap_uint<33> gen376_pipex_var;
	ap_uint<1> gen377_pipex_var;
	ap_uint<1> gen378_pipex_var;
	ap_uint<33> gen379_pipex_var;
	ap_uint<1> gen380_pipex_var;
	ap_uint<33> gen381_pipex_var;
	ap_uint<1> gen382_pipex_var;
	ap_uint<1> gen383_pipex_var;
	ap_uint<1> gen384_pipex_var;
	ap_uint<1> gen385_pipex_var;
	ap_uint<1> gen386_pipex_var;
	ap_uint<1> gen387_pipex_var;
	ap_uint<1> gen388_pipex_var;
	ap_uint<34> gen389_pipex_var;
	ap_uint<34> gen390_pipex_var;
	ap_uint<33> gen391_pipex_var;
	ap_uint<33> gen392_pipex_var;
	ap_uint<33> gen393_pipex_var;
	ap_uint<32> gen394_pipex_var;
	ap_uint<64> gen395_pipex_var;
	ap_uint<5> gen396_pipex_var;
	ap_uint<64> gen397_pipex_var;
	ap_uint<32> gen398_pipex_var;
	ap_uint<1> gen399_pipex_var;
	ap_uint<64> gen400_pipex_var;
	ap_uint<5> gen401_pipex_var;
	ap_uint<64> gen402_pipex_var;
	ap_uint<33> gen403_pipex_var;
	ap_uint<33> gen404_pipex_var;
	ap_uint<33> gen405_pipex_var;
	ap_uint<32> gen406_pipex_var;
	ap_uint<1> gen407_pipex_var;
	ap_uint<1> gen408_pipex_var;
	ap_uint<1> gen409_pipex_var;
	ap_uint<1> gen410_pipex_var;
	ap_uint<1> gen411_pipex_var;
	ap_uint<1> gen412_pipex_var;
	ap_uint<1> gen413_pipex_var;
	ap_uint<1> gen414_pipex_var;
	ap_uint<1> gen415_pipex_var;
	ap_uint<1> gen416_pipex_var;
	ap_uint<1> gen417_pipex_var;
	ap_uint<1> gen418_pipex_var;
	ap_uint<1> gen419_pipex_var;
	ap_uint<1> gen420_pipex_var;
	ap_uint<1> gen421_pipex_var;
	ap_uint<1> gen422_pipex_var;
	ap_uint<1> gen423_pipex_var;
	ap_uint<1> gen424_pipex_var;
	ap_uint<1> gen425_pipex_var;
	ap_uint<1> gen426_pipex_var;
	ap_uint<33> gen427_pipex_var;
	ap_uint<1> gen428_pipex_var;
	ap_uint<1> gen429_pipex_var;
	ap_uint<1> gen430_pipex_var;
	ap_uint<1> gen431_pipex_var;
	ap_uint<1> gen432_pipex_var;
	ap_uint<1> gen433_pipex_var;
	ap_uint<1> gen434_pipex_var;
	ap_uint<1> gen435_pipex_var;
	ap_uint<1> gen436_pipex_var;
	ap_uint<1> gen437_pipex_var;
	ap_uint<1> gen438_pipex_var;
	ap_uint<1> gen439_pipex_var;
	ap_uint<1> gen440_pipex_var;
	ap_uint<1> gen441_pipex_var;
	ap_uint<1> gen442_pipex_var;
	ap_uint<1> gen443_pipex_var;
	ap_uint<1> gen444_pipex_var;
	ap_uint<1> gen445_pipex_var;
	ap_uint<1> gen446_pipex_var;
	ap_uint<1> gen447_pipex_var;
	ap_uint<1> gen448_pipex_var;
	ap_uint<1> gen449_pipex_var;
	ap_uint<1> gen450_pipex_var;
	ap_uint<1> gen451_pipex_var;
	ap_uint<1> gen452_pipex_var;
	ap_uint<1> gen453_pipex_var;
	ap_uint<32> genpstage_IADDR_curinstr_addr;
	ap_uint<32> genpstage_IADDR_nextinstr_addr;
	riscv_6stage_busreq_mem_struct genpstage_IFETCH_instr_busreq;
	ap_uint<32> genpstage_IFETCH_curinstr_addr;
	ap_uint<32> genpstage_IFETCH_nextinstr_addr;
	ap_uint<32> genpstage_IDECODE_instr_code;
	ap_uint<7> genpstage_IDECODE_opcode;
	ap_uint<1> genpstage_IDECODE_alu_unsigned;
	ap_uint<5> genpstage_IDECODE_rs1_addr;
	ap_uint<5> genpstage_IDECODE_rs2_addr;
	ap_uint<5> genpstage_IDECODE_rd_addr;
	ap_uint<3> genpstage_IDECODE_funct3;
	ap_uint<7> genpstage_IDECODE_funct7;
	ap_uint<5> genpstage_IDECODE_shamt;
	ap_uint<4> genpstage_IDECODE_pred;
	ap_uint<4> genpstage_IDECODE_succ;
	ap_uint<12> genpstage_IDECODE_csrnum;
	ap_uint<5> genpstage_IDECODE_zimm;
	ap_uint<32> genpstage_IDECODE_immediate_I;
	ap_uint<32> genpstage_IDECODE_immediate_S;
	ap_uint<32> genpstage_IDECODE_immediate_B;
	ap_uint<32> genpstage_IDECODE_immediate_U;
	ap_uint<32> genpstage_IDECODE_immediate_J;
	ap_uint<2> genpstage_IDECODE_op1_source;
	ap_uint<1> genpstage_IDECODE_rd_req;
	ap_uint<3> genpstage_IDECODE_rd_source;
	ap_uint<32> genpstage_IDECODE_immediate;
	ap_uint<2> genpstage_IDECODE_op2_source;
	ap_uint<1> genpstage_IDECODE_alu_req;
	ap_uint<4> genpstage_IDECODE_alu_opcode;
	ap_uint<1> genpstage_IDECODE_jump_req;
	ap_uint<1> genpstage_IDECODE_jump_src;
	ap_uint<1> genpstage_IDECODE_rs1_req;
	ap_uint<1> genpstage_IDECODE_rs2_req;
	ap_uint<1> genpstage_IDECODE_jump_req_cond;
	ap_uint<1> genpstage_IDECODE_mem_req;
	ap_uint<1> genpstage_IDECODE_mem_cmd;
	ap_uint<1> genpstage_IDECODE_fencereq;
	ap_uint<1> genpstage_IDECODE_ebreakreq;
	ap_uint<1> genpstage_IDECODE_ecallreq;
	ap_uint<1> genpstage_IDECODE_csrreq;
	ap_uint<4> genpstage_IDECODE_mem_be;
	ap_uint<1> genpstage_IDECODE_mret_req;
	ap_uint<32> genpstage_IDECODE_csr_rdata;
	ap_uint<32> genpstage_IDECODE_alu_op1;
	ap_uint<32> genpstage_IDECODE_alu_op2;
	ap_uint<33> genpstage_IDECODE_alu_op1_wide;
	ap_uint<33> genpstage_IDECODE_alu_op2_wide;
	ap_uint<32> genpstage_IDECODE_curinstr_addr;
	ap_uint<32> genpstage_IDECODE_nextinstr_addr;
	ap_uint<1> genpstage_EXEC_jump_req;
	ap_uint<1> genpstage_EXEC_jump_req_cond;
	ap_uint<1> genpstage_EXEC_jump_src;
	ap_uint<1> genpstage_EXEC_rs1_req;
	ap_uint<1> genpstage_EXEC_rs2_req;
	ap_uint<1> genpstage_EXEC_rd_req;
	ap_uint<32> genpstage_EXEC_immediate;
	ap_uint<1> genpstage_EXEC_fencereq;
	ap_uint<1> genpstage_EXEC_ecallreq;
	ap_uint<1> genpstage_EXEC_ebreakreq;
	ap_uint<1> genpstage_EXEC_csrreq;
	ap_uint<1> genpstage_EXEC_alu_req;
	ap_uint<1> genpstage_EXEC_mem_req;
	ap_uint<33> genpstage_EXEC_alu_result_wide;
	ap_uint<32> genpstage_EXEC_alu_result;
	ap_uint<1> genpstage_EXEC_alu_CF;
	ap_uint<1> genpstage_EXEC_alu_SF;
	ap_uint<1> genpstage_EXEC_alu_ZF;
	ap_uint<1> genpstage_EXEC_alu_OF;
	ap_uint<1> genpstage_EXEC_alu_overflow;
	ap_uint<32> genpstage_EXEC_rd_wdata;
	ap_uint<1> genpstage_EXEC_rd_rdy;
	ap_uint<5> genpstage_EXEC_rd_addr;
	ap_uint<32> genpstage_EXEC_curinstr_addr;
	ap_uint<1> genpstage_EXEC_mret_req;
	ap_uint<33> genpstage_EXEC_alu_op1_wide;
	ap_uint<4> genpstage_EXEC_alu_opcode;
	ap_uint<33> genpstage_EXEC_alu_op2_wide;
	ap_uint<32> genpstage_EXEC_alu_op1;
	ap_uint<32> genpstage_EXEC_alu_op2;
	ap_uint<1> genpstage_EXEC_alu_unsigned;
	ap_uint<3> genpstage_EXEC_rd_source;
	ap_uint<32> genpstage_EXEC_nextinstr_addr;
	ap_uint<32> genpstage_EXEC_csr_rdata;
	ap_uint<3> genpstage_EXEC_funct3;
	ap_uint<1> genpstage_EXEC_mem_cmd;
	ap_uint<32> genpstage_MEM_curinstraddr_imm;
	ap_uint<32> genpstage_MEM_jump_vector;
	ap_uint<1> genpstage_MEM_jump_req;
	ap_uint<32> genpstage_MEM_mem_addr;
	ap_uint<32> genpstage_MEM_mem_wdata;
	riscv_6stage_busreq_mem_struct genpstage_MEM_data_busreq;
	ap_uint<1> genpstage_MEM_rd_req;
	ap_uint<5> genpstage_MEM_rd_addr;
	ap_uint<1> genpstage_MEM_rd_rdy;
	ap_uint<32> genpstage_MEM_rd_wdata;
	ap_uint<32> genpstage_MEM_curinstr_addr;
	ap_uint<32> genpstage_MEM_immediate;
	ap_uint<1> genpstage_MEM_jump_src;
	ap_uint<32> genpstage_MEM_alu_result;
	ap_uint<1> genpstage_MEM_jump_req_cond;
	ap_uint<3> genpstage_MEM_funct3;
	ap_uint<1> genpstage_MEM_alu_ZF;
	ap_uint<1> genpstage_MEM_alu_CF;
	ap_uint<1> genpstage_MEM_mem_req;
	ap_uint<1> genpstage_MEM_mem_cmd;
	ap_uint<3> genpstage_MEM_rd_source;
	ap_uint<32> genpstage_WB_mem_rdata;
	ap_uint<1> genpstage_WB_rd_rdy;
	ap_uint<32> genpstage_WB_rd_wdata;
	ap_uint<1> genpstage_WB_rd_req;
	ap_uint<5> genpstage_WB_rd_addr;
	ap_uint<1> genpstage_WB_mem_req;
	ap_uint<1> genpstage_WB_mem_cmd;
	ap_uint<3> genpstage_WB_rd_source;
	ap_uint<32> gen454_pipex_mcopipe_rdata;
	ap_uint<1> gen455_pipex_genpstage_WB_mcopipe_rdreq_inprogress;
	ap_uint<32> gen456_pipex_mcopipe_rdata;
	ap_uint<1> gen457_pipex_genpstage_MEM_mcopipe_rdreq_inprogress;
	genpmodule_riscv_6stage_genmcopipe_data_mem_genstruct_fifo_wdata gen458_pipex_req_struct;
	ap_uint<1> gen459_pipex_genpstage_EXEC_mcopipe_rdreq_inprogress;
	ap_uint<32> gen460_pipex_mcopipe_rdata;
	ap_uint<1> gen461_pipex_genpstage_IDECODE_mcopipe_rdreq_inprogress;
	ap_uint<32> gen462_pipex_mcopipe_rdata;
	ap_uint<1> gen463_pipex_genpstage_IFETCH_mcopipe_rdreq_inprogress;
	genpmodule_riscv_6stage_genmcopipe_instr_mem_genstruct_fifo_wdata gen464_pipex_req_struct;
	ap_uint<1> gen465_pipex_genpstage_IADDR_mcopipe_rdreq_inprogress;
	ap_uint<32> gen408_cyclix_var;
	ap_uint<32> gen409_cyclix_var;
	ap_uint<32> gen410_cyclix_var;
	ap_uint<32> gen411_cyclix_var;
	ap_uint<32> gen412_cyclix_var;
	ap_uint<32> gen413_cyclix_var;
	ap_uint<32> gen414_cyclix_var;
	ap_uint<32> gen415_cyclix_var;
	ap_uint<32> gen416_cyclix_var;
	ap_uint<32> gen417_cyclix_var;
	ap_uint<32> gen418_cyclix_var;
	ap_uint<32> gen419_cyclix_var;
	ap_uint<32> gen420_cyclix_var;
	ap_uint<32> gen421_cyclix_var;
	ap_uint<32> gen422_cyclix_var;
	ap_uint<32> gen423_cyclix_var;
	ap_uint<32> gen424_cyclix_var;
	ap_uint<32> gen425_cyclix_var;
	ap_uint<32> gen426_cyclix_var;
	ap_uint<32> gen427_cyclix_var;
	ap_uint<32> gen428_cyclix_var;
	ap_uint<32> gen429_cyclix_var;
	ap_uint<32> gen430_cyclix_var;
	ap_uint<32> gen431_cyclix_var;
	ap_uint<32> gen432_cyclix_var;
	ap_uint<32> gen433_cyclix_var;
	ap_uint<32> gen434_cyclix_var;
	ap_uint<32> gen435_cyclix_var;
	ap_uint<32> gen436_cyclix_var;
	ap_uint<32> gen437_cyclix_var;
	ap_uint<32> gen438_cyclix_var;
	ap_uint<1> gen439_cyclix_var;
	ap_uint<1> gen440_cyclix_var;
	ap_uint<1> gen441_cyclix_var;
	ap_uint<1> gen442_cyclix_var;
	ap_uint<1> gen443_cyclix_var;
	ap_uint<1> gen444_cyclix_var;
	ap_uint<1> gen445_cyclix_var;
	ap_uint<1> gen446_cyclix_var;
	ap_uint<1> gen447_cyclix_var;
	ap_uint<1> gen448_cyclix_var;
	ap_uint<1> gen449_cyclix_var;
	ap_uint<1> gen450_cyclix_var;
	ap_uint<1> gen451_cyclix_var;
	ap_uint<1> gen452_cyclix_var;
	ap_uint<32> gen453_cyclix_var;
	ap_uint<32> gen454_cyclix_var;
	ap_uint<32> gen455_cyclix_var;
	ap_uint<32> gen456_cyclix_var;
	ap_uint<32> gen457_cyclix_var;
	ap_uint<32> gen458_cyclix_var;
	ap_uint<32> gen459_cyclix_var;
	ap_uint<32> gen460_cyclix_var;
	ap_uint<32> gen461_cyclix_var;
	ap_uint<32> gen462_cyclix_var;
	ap_uint<32> gen463_cyclix_var;
	ap_uint<32> gen464_cyclix_var;
	ap_uint<32> gen465_cyclix_var;
	ap_uint<32> gen466_cyclix_var;
	ap_uint<32> gen467_cyclix_var;
	ap_uint<32> gen468_cyclix_var;
	ap_uint<32> gen469_cyclix_var;
	ap_uint<32> gen470_cyclix_var;
	ap_uint<32> gen471_cyclix_var;
	ap_uint<32> gen472_cyclix_var;
	ap_uint<32> gen473_cyclix_var;
	ap_uint<32> gen474_cyclix_var;
	ap_uint<32> gen475_cyclix_var;
	ap_uint<32> gen476_cyclix_var;
	ap_uint<32> gen477_cyclix_var;
	ap_uint<32> gen478_cyclix_var;
	ap_uint<32> gen479_cyclix_var;
	ap_uint<32> gen480_cyclix_var;
	ap_uint<32> gen481_cyclix_var;
	ap_uint<32> gen482_cyclix_var;
	ap_uint<32> gen483_cyclix_var;
	ap_uint<1> gen484_cyclix_var;
	ap_uint<1> gen485_cyclix_var;
	ap_uint<1> gen486_cyclix_var;
	ap_uint<1> gen487_cyclix_var;
	ap_uint<1> gen488_cyclix_var;
	ap_uint<1> gen489_cyclix_var;
	ap_uint<1> gen490_cyclix_var;
	ap_uint<1> gen491_cyclix_var;
	ap_uint<1> gen492_cyclix_var;
	ap_uint<1> gen493_cyclix_var;
	ap_uint<1> gen494_cyclix_var;
	ap_uint<32> gen495_cyclix_var;
	ap_uint<32> gen496_cyclix_var;
	ap_uint<32> gen497_cyclix_var;
	ap_uint<32> gen498_cyclix_var;
	ap_uint<32> gen499_cyclix_var;
	ap_uint<32> gen500_cyclix_var;
	ap_uint<32> gen501_cyclix_var;
	ap_uint<32> gen502_cyclix_var;
	ap_uint<32> gen503_cyclix_var;
	ap_uint<32> gen504_cyclix_var;
	ap_uint<32> gen505_cyclix_var;
	ap_uint<32> gen506_cyclix_var;
	ap_uint<32> gen507_cyclix_var;
	ap_uint<32> gen508_cyclix_var;
	ap_uint<32> gen509_cyclix_var;
	ap_uint<32> gen510_cyclix_var;
	ap_uint<32> gen511_cyclix_var;
	ap_uint<32> gen512_cyclix_var;
	ap_uint<32> gen513_cyclix_var;
	ap_uint<32> gen514_cyclix_var;
	ap_uint<32> gen515_cyclix_var;
	ap_uint<32> gen516_cyclix_var;
	ap_uint<32> gen517_cyclix_var;
	ap_uint<32> gen518_cyclix_var;
	ap_uint<32> gen519_cyclix_var;
	ap_uint<32> gen520_cyclix_var;
	ap_uint<32> gen521_cyclix_var;
	ap_uint<32> gen522_cyclix_var;
	ap_uint<32> gen523_cyclix_var;
	ap_uint<32> gen524_cyclix_var;
	ap_uint<32> gen525_cyclix_var;
	ap_uint<1> gen526_cyclix_var;
	ap_uint<1> gen527_cyclix_var;
	ap_uint<1> gen528_cyclix_var;
	ap_uint<1> gen529_cyclix_var;
	ap_uint<1> gen530_cyclix_var;
	ap_uint<1> gen531_cyclix_var;
	ap_uint<1> gen532_cyclix_var;
	ap_uint<1> gen533_cyclix_var;
	ap_uint<1> gen534_cyclix_var;
	ap_uint<1> gen535_cyclix_var;
	ap_uint<1> gen536_cyclix_var;
	ap_uint<1> gen537_cyclix_var;
	ap_uint<1> gen538_cyclix_var;
	ap_uint<1> gen539_cyclix_var;
	ap_uint<1> gen540_cyclix_var;
	ap_uint<1> gen541_cyclix_var;
	ap_uint<1> gen542_cyclix_var;
	ap_uint<1> gen543_cyclix_var;
	ap_uint<1> gen544_cyclix_var;
	ap_uint<1> gen545_cyclix_var;
	ap_uint<1> gen546_cyclix_var;
	ap_uint<1> gen547_cyclix_var;
	ap_uint<1> gen548_cyclix_var;
	ap_uint<1> gen549_cyclix_var;
	ap_uint<1> gen550_cyclix_var;
	ap_uint<1> gen551_cyclix_var;
	ap_uint<1> gen552_cyclix_var;
	ap_uint<1> gen553_cyclix_var;
	ap_uint<1> gen554_cyclix_var;
	ap_uint<1> gen555_cyclix_var;
	ap_uint<1> gen556_cyclix_var;
	ap_uint<1> gen557_cyclix_var;
	ap_uint<1> gen558_cyclix_var;
	ap_uint<1> gen559_cyclix_var;
	ap_uint<1> gen560_cyclix_var;
	ap_uint<1> gen561_cyclix_var;
	ap_uint<1> gen562_cyclix_var;
	ap_uint<1> gen563_cyclix_var;
	ap_uint<1> gen564_cyclix_var;
	ap_uint<1> gen565_cyclix_var;
	ap_uint<1> gen566_cyclix_var;
	ap_uint<1> gen567_cyclix_var;
	ap_uint<1> gen568_cyclix_var;
	ap_uint<1> gen569_cyclix_var;
	ap_uint<1> gen570_cyclix_var;
	ap_uint<1> gen571_cyclix_var;
	ap_uint<1> gen572_cyclix_var;
	ap_uint<1> gen573_cyclix_var;
	ap_uint<1> gen574_cyclix_var;
	ap_uint<1> gen575_cyclix_var;
	ap_uint<1> gen576_cyclix_var;
	ap_uint<1> gen577_cyclix_var;
	ap_uint<1> gen578_cyclix_var;
	ap_uint<1> gen579_cyclix_var;
	ap_uint<1> gen580_cyclix_var;
	ap_uint<1> gen581_cyclix_var;
	ap_uint<1> gen582_cyclix_var;
	ap_uint<1> gen583_cyclix_var;
	ap_uint<1> gen584_cyclix_var;
	ap_uint<1> gen585_cyclix_var;
	ap_uint<1> gen586_cyclix_var;
	ap_uint<1> gen587_cyclix_var;
	ap_uint<1> gen588_cyclix_var;
	ap_uint<1> gen589_cyclix_var;
	ap_uint<1> gen590_cyclix_var;
	ap_uint<1> gen591_cyclix_var;
	ap_uint<1> gen592_cyclix_var;
	ap_uint<1> gen593_cyclix_var;
	ap_uint<1> gen594_cyclix_var;
	ap_uint<1> gen595_cyclix_var;
	ap_uint<1> gen596_cyclix_var;
	ap_uint<1> gen597_cyclix_var;
	ap_uint<1> gen598_cyclix_var;
	ap_uint<1> gen599_cyclix_var;
	ap_uint<1> gen600_cyclix_var;
	ap_uint<1> gen601_cyclix_var;
	ap_uint<1> gen602_cyclix_var;
	ap_uint<1> gen603_cyclix_var;
	ap_uint<1> gen604_cyclix_var;
	ap_uint<1> gen605_cyclix_var;
	ap_uint<1> gen606_cyclix_var;
	ap_uint<1> gen607_cyclix_var;
	ap_uint<1> gen608_cyclix_var;
	ap_uint<1> gen609_cyclix_var;
	ap_uint<1> gen610_cyclix_var;
	ap_uint<1> gen611_cyclix_var;
	ap_uint<1> gen612_cyclix_var;
	ap_uint<1> gen613_cyclix_var;
	ap_uint<1> gen614_cyclix_var;
	ap_uint<1> gen615_cyclix_var;
	ap_uint<1> gen616_cyclix_var;
	ap_uint<1> gen617_cyclix_var;
	ap_uint<1> gen618_cyclix_var;
	ap_uint<1> gen619_cyclix_var;
	ap_uint<1> gen620_cyclix_var;
	ap_uint<1> gen621_cyclix_var;
	ap_uint<1> gen622_cyclix_var;
	ap_uint<1> gen623_cyclix_var;
	ap_uint<1> gen624_cyclix_var;
	ap_uint<1> gen625_cyclix_var;
	ap_uint<1> gen626_cyclix_var;
	ap_uint<1> gen627_cyclix_var;
	ap_uint<1> gen628_cyclix_var;
	ap_uint<1> gen629_cyclix_var;
	ap_uint<1> gen630_cyclix_var;
	ap_uint<1> gen631_cyclix_var;
	ap_uint<1> gen632_cyclix_var;
	ap_uint<1> gen633_cyclix_var;
	ap_uint<1> gen634_cyclix_var;
	ap_uint<1> gen635_cyclix_var;
	ap_uint<1> gen636_cyclix_var;
	ap_uint<1> gen637_cyclix_var;
	ap_uint<1> gen638_cyclix_var;
	ap_uint<1> gen639_cyclix_var;
	ap_uint<1> gen640_cyclix_var;
	ap_uint<1> gen641_cyclix_var;
	ap_uint<32> gen642_cyclix_var;
	ap_uint<32> gen643_cyclix_var;
	ap_uint<32> gen644_cyclix_var;
	ap_uint<32> gen645_cyclix_var;
	ap_uint<32> gen646_cyclix_var;
	ap_uint<32> gen647_cyclix_var;
	ap_uint<32> gen648_cyclix_var;
	ap_uint<32> gen649_cyclix_var;
	ap_uint<32> gen650_cyclix_var;
	ap_uint<32> gen651_cyclix_var;
	ap_uint<32> gen652_cyclix_var;
	ap_uint<32> gen653_cyclix_var;
	ap_uint<32> gen654_cyclix_var;
	ap_uint<32> gen655_cyclix_var;
	ap_uint<32> gen656_cyclix_var;
	ap_uint<32> gen657_cyclix_var;
	ap_uint<32> gen658_cyclix_var;
	ap_uint<32> gen659_cyclix_var;
	ap_uint<32> gen660_cyclix_var;
	ap_uint<32> gen661_cyclix_var;
	ap_uint<32> gen662_cyclix_var;
	ap_uint<32> gen663_cyclix_var;
	ap_uint<32> gen664_cyclix_var;
	ap_uint<32> gen665_cyclix_var;
	ap_uint<32> gen666_cyclix_var;
	ap_uint<32> gen667_cyclix_var;
	ap_uint<32> gen668_cyclix_var;
	ap_uint<32> gen669_cyclix_var;
	ap_uint<32> gen670_cyclix_var;
	ap_uint<32> gen671_cyclix_var;
	ap_uint<32> gen672_cyclix_var;
	ap_uint<32> gen673_cyclix_var;
	ap_uint<32> gen674_cyclix_var;
	ap_uint<32> gen675_cyclix_var;
	ap_uint<32> gen676_cyclix_var;
	ap_uint<32> gen677_cyclix_var;
	ap_uint<32> gen678_cyclix_var;
	ap_uint<32> gen679_cyclix_var;
	ap_uint<32> gen680_cyclix_var;
	ap_uint<32> gen681_cyclix_var;
	ap_uint<32> gen682_cyclix_var;
	ap_uint<32> gen683_cyclix_var;
	ap_uint<32> gen684_cyclix_var;
	ap_uint<32> gen685_cyclix_var;
	ap_uint<32> gen686_cyclix_var;
	ap_uint<32> gen687_cyclix_var;
	ap_uint<32> gen688_cyclix_var;
	ap_uint<32> gen689_cyclix_var;
	ap_uint<32> gen690_cyclix_var;
	ap_uint<32> gen691_cyclix_var;
	ap_uint<32> gen692_cyclix_var;
	ap_uint<32> gen693_cyclix_var;
	ap_uint<32> gen694_cyclix_var;
	ap_uint<32> gen695_cyclix_var;
	ap_uint<32> gen696_cyclix_var;
	ap_uint<32> gen697_cyclix_var;
	ap_uint<32> gen698_cyclix_var;
	ap_uint<32> gen699_cyclix_var;
	ap_uint<32> gen700_cyclix_var;
	ap_uint<32> gen701_cyclix_var;
	ap_uint<32> gen702_cyclix_var;
	ap_uint<32> gen703_cyclix_var;
	ap_uint<1> gen704_cyclix_var;
	ap_uint<1> gen705_cyclix_var;
	ap_uint<1> gen706_cyclix_var;
	ap_uint<1> gen707_cyclix_var;
	ap_uint<1> gen708_cyclix_var;
	ap_uint<1> gen709_cyclix_var;
	ap_uint<1> gen710_cyclix_var;
	ap_uint<1> gen711_cyclix_var;
	ap_uint<1> gen712_cyclix_var;
	ap_uint<1> gen713_cyclix_var;
	ap_uint<1> gen714_cyclix_var;
	ap_uint<1> gen715_cyclix_var;
	ap_uint<1> gen716_cyclix_var;
	ap_uint<1> gen717_cyclix_var;
	ap_uint<1> gen718_cyclix_var;
	ap_uint<1> gen719_cyclix_var;
	ap_uint<1> gen720_cyclix_var;
	ap_uint<1> gen721_cyclix_var;
	ap_uint<1> gen722_cyclix_var;
	ap_uint<1> gen723_cyclix_var;
	ap_uint<1> gen724_cyclix_var;
	ap_uint<1> gen725_cyclix_var;
	ap_uint<1> gen726_cyclix_var;
	ap_uint<1> gen727_cyclix_var;
	ap_uint<1> gen728_cyclix_var;
	ap_uint<1> gen729_cyclix_var;
	ap_uint<1> gen730_cyclix_var;
	ap_uint<1> gen731_cyclix_var;
	ap_uint<1> gen732_cyclix_var;
	ap_uint<1> gen733_cyclix_var;
	ap_uint<1> gen734_cyclix_var;
	ap_uint<1> gen735_cyclix_var;
	ap_uint<1> gen736_cyclix_var;
	ap_uint<1> gen737_cyclix_var;
	ap_uint<1> gen738_cyclix_var;
	ap_uint<1> gen739_cyclix_var;
	ap_uint<1> gen740_cyclix_var;
	ap_uint<1> gen741_cyclix_var;
	ap_uint<1> gen742_cyclix_var;
	ap_uint<1> gen743_cyclix_var;
	ap_uint<1> gen744_cyclix_var;
	ap_uint<1> gen745_cyclix_var;
	ap_uint<1> gen746_cyclix_var;
	ap_uint<1> gen747_cyclix_var;
	ap_uint<1> gen748_cyclix_var;
	ap_uint<1> gen749_cyclix_var;
	ap_uint<1> gen750_cyclix_var;
	ap_uint<1> gen751_cyclix_var;
	ap_uint<1> gen752_cyclix_var;
	ap_uint<1> gen753_cyclix_var;
	ap_uint<1> gen754_cyclix_var;
	ap_uint<1> gen755_cyclix_var;
	ap_uint<1> gen756_cyclix_var;
	ap_uint<1> gen757_cyclix_var;
	ap_uint<1> gen758_cyclix_var;
	ap_uint<1> gen759_cyclix_var;
	ap_uint<1> gen760_cyclix_var;
	ap_uint<1> gen761_cyclix_var;
	ap_uint<1> gen762_cyclix_var;
	ap_uint<1> gen763_cyclix_var;
	ap_uint<1> gen764_cyclix_var;
	ap_uint<1> gen765_cyclix_var;
	ap_uint<1> gen766_cyclix_var;
	ap_uint<1> gen767_cyclix_var;
	ap_uint<1> gen768_cyclix_var;
	ap_uint<1> gen769_cyclix_var;
	ap_uint<1> gen770_cyclix_var;
	ap_uint<1> gen771_cyclix_var;
	ap_uint<1> gen772_cyclix_var;
	ap_uint<1> gen773_cyclix_var;
	ap_uint<1> gen774_cyclix_var;
	ap_uint<1> gen775_cyclix_var;
	ap_uint<1> gen776_cyclix_var;
	ap_uint<1> gen777_cyclix_var;
	ap_uint<1> gen778_cyclix_var;
	ap_uint<1> gen779_cyclix_var;
	ap_uint<1> gen780_cyclix_var;
	ap_uint<1> gen781_cyclix_var;
	ap_uint<1> gen782_cyclix_var;
	ap_uint<1> gen783_cyclix_var;
	ap_uint<1> gen784_cyclix_var;
	ap_uint<1> gen785_cyclix_var;
	ap_uint<1> gen786_cyclix_var;
	ap_uint<1> gen787_cyclix_var;
	ap_uint<1> gen788_cyclix_var;
	ap_uint<1> gen789_cyclix_var;
	ap_uint<1> gen790_cyclix_var;
	ap_uint<1> gen791_cyclix_var;
	ap_uint<1> gen792_cyclix_var;
	ap_uint<1> gen793_cyclix_var;
	ap_uint<1> gen794_cyclix_var;
	ap_uint<1> gen795_cyclix_var;
	ap_uint<1> gen796_cyclix_var;
	ap_uint<1> gen797_cyclix_var;
	ap_uint<1> gen798_cyclix_var;
	ap_uint<1> gen799_cyclix_var;
	ap_uint<1> gen800_cyclix_var;
	ap_uint<1> gen801_cyclix_var;
	ap_uint<1> gen802_cyclix_var;
	ap_uint<1> gen803_cyclix_var;
	ap_uint<1> gen804_cyclix_var;
	ap_uint<1> gen805_cyclix_var;
	ap_uint<1> gen806_cyclix_var;
	ap_uint<1> gen807_cyclix_var;
	ap_uint<1> gen808_cyclix_var;
	ap_uint<1> gen809_cyclix_var;
	ap_uint<1> gen810_cyclix_var;
	ap_uint<1> gen811_cyclix_var;
	ap_uint<1> gen812_cyclix_var;
	ap_uint<1> gen813_cyclix_var;
	ap_uint<1> gen814_cyclix_var;
	ap_uint<1> gen815_cyclix_var;

	if (geninit) {
		genpsticky_glbl_pc = 512;
		genpsticky_glbl_regfile[1] = 0;
		genpsticky_glbl_regfile[2] = 0;
		genpsticky_glbl_regfile[3] = 0;
		genpsticky_glbl_regfile[4] = 0;
		genpsticky_glbl_regfile[5] = 0;
		genpsticky_glbl_regfile[6] = 0;
		genpsticky_glbl_regfile[7] = 0;
		genpsticky_glbl_regfile[8] = 0;
		genpsticky_glbl_regfile[9] = 0;
		genpsticky_glbl_regfile[10] = 0;
		genpsticky_glbl_regfile[11] = 0;
		genpsticky_glbl_regfile[12] = 0;
		genpsticky_glbl_regfile[13] = 0;
		genpsticky_glbl_regfile[14] = 0;
		genpsticky_glbl_regfile[15] = 0;
		genpsticky_glbl_regfile[16] = 0;
		genpsticky_glbl_regfile[17] = 0;
		genpsticky_glbl_regfile[18] = 0;
		genpsticky_glbl_regfile[19] = 0;
		genpsticky_glbl_regfile[20] = 0;
		genpsticky_glbl_regfile[21] = 0;
		genpsticky_glbl_regfile[22] = 0;
		genpsticky_glbl_regfile[23] = 0;
		genpsticky_glbl_regfile[24] = 0;
		genpsticky_glbl_regfile[25] = 0;
		genpsticky_glbl_regfile[26] = 0;
		genpsticky_glbl_regfile[27] = 0;
		genpsticky_glbl_regfile[28] = 0;
		genpsticky_glbl_regfile[29] = 0;
		genpsticky_glbl_regfile[30] = 0;
		genpsticky_glbl_regfile[31] = 0;
		genpsticky_glbl_jump_req_cmd = 0;
		genpsticky_glbl_jump_vector_cmd = 0;
		genpsticky_glbl_CSR_MCAUSE = 0;
		genpsticky_glbl_MIRQEN = 1;
		genpsticky_glbl_MRETADDR = 0;
		genmcopipe_instr_mem_wr_done = 0;
		genmcopipe_instr_mem_rd_done = 0;
		genmcopipe_instr_mem_full_flag = 0;
		genmcopipe_instr_mem_empty_flag = 1;
		genmcopipe_instr_mem_wr_ptr = 0;
		genmcopipe_instr_mem_rd_ptr = 0;
		genmcopipe_data_mem_wr_done = 0;
		genmcopipe_data_mem_rd_done = 0;
		genmcopipe_data_mem_full_flag = 0;
		genmcopipe_data_mem_empty_flag = 1;
		genmcopipe_data_mem_wr_ptr = 0;
		genmcopipe_data_mem_rd_ptr = 0;
		genpstage_IADDR_genpctrl_active_glbl = 0;
		genpstage_IADDR_genpctrl_stalled_glbl = 0;
		genpstage_IADDR_genpctrl_killed_glbl = 0;
		genpstage_IFETCH_genpctrl_active_glbl = 0;
		genpstage_IFETCH_genpctrl_stalled_glbl = 0;
		genpstage_IFETCH_genpctrl_killed_glbl = 0;
		genpstage_IDECODE_genpctrl_active_glbl = 0;
		genpstage_IDECODE_genpctrl_stalled_glbl = 0;
		genpstage_IDECODE_genpctrl_killed_glbl = 0;
		genpstage_EXEC_genpctrl_active_glbl = 0;
		genpstage_EXEC_genpctrl_stalled_glbl = 0;
		genpstage_EXEC_genpctrl_killed_glbl = 0;
		genpstage_MEM_genpctrl_active_glbl = 0;
		genpstage_MEM_genpctrl_stalled_glbl = 0;
		genpstage_MEM_genpctrl_killed_glbl = 0;
		genpstage_WB_genpctrl_active_glbl = 0;
		genpstage_WB_genpctrl_stalled_glbl = 0;
		genpstage_WB_genpctrl_killed_glbl = 0;
		genpstage_IFETCH_instr_req_done = 0;
		genpstage_IFETCH_genmcopipe_handle_instr_mem_genvar_if_id = 0;
		genpstage_IFETCH_genmcopipe_handle_instr_mem_genvar_rdreq_pending = 0;
		genpstage_IFETCH_genmcopipe_handle_instr_mem_genvar_tid = 0;
		genpstage_IFETCH_genmcopipe_handle_instr_mem_genvar_resp_done = 0;
		genpstage_IFETCH_genmcopipe_handle_instr_mem_genvar_rdata = 0;
		genpstage_IFETCH_curinstr_addr_genglbl = 0;
		genpstage_IFETCH_nextinstr_addr_genglbl = 0;
		genpstage_IDECODE_rs1_rdata = 0;
		genpstage_IDECODE_rs2_rdata = 0;
		genpstage_IDECODE_genmcopipe_handle_instr_mem_genvar_if_id = 0;
		genpstage_IDECODE_genmcopipe_handle_instr_mem_genvar_rdreq_pending = 0;
		genpstage_IDECODE_genmcopipe_handle_instr_mem_genvar_tid = 0;
		genpstage_IDECODE_genmcopipe_handle_instr_mem_genvar_resp_done = 0;
		genpstage_IDECODE_genmcopipe_handle_instr_mem_genvar_rdata = 0;
		genpstage_IDECODE_curinstr_addr_genglbl = 0;
		genpstage_IDECODE_nextinstr_addr_genglbl = 0;
		genpstage_EXEC_irq_mcause = 0;
		genpstage_EXEC_irq_recv = 0;
		genpstage_EXEC_rs2_rdata = 0;
		genpstage_EXEC_rd_req_genglbl = 0;
		genpstage_EXEC_rd_addr_genglbl = 0;
		genpstage_EXEC_curinstr_addr_genglbl = 0;
		genpstage_EXEC_mret_req_genglbl = 0;
		genpstage_EXEC_alu_op1_wide_genglbl = 0;
		genpstage_EXEC_alu_req_genglbl = 0;
		genpstage_EXEC_alu_opcode_genglbl = 0;
		genpstage_EXEC_alu_op2_wide_genglbl = 0;
		genpstage_EXEC_alu_op1_genglbl = 0;
		genpstage_EXEC_alu_op2_genglbl = 0;
		genpstage_EXEC_alu_unsigned_genglbl = 0;
		genpstage_EXEC_rd_source_genglbl = 1;
		genpstage_EXEC_immediate_genglbl = 0;
		genpstage_EXEC_nextinstr_addr_genglbl = 0;
		genpstage_EXEC_csr_rdata_genglbl = 0;
		genpstage_EXEC_jump_src_genglbl = 0;
		genpstage_EXEC_jump_req_cond_genglbl = 0;
		genpstage_EXEC_funct3_genglbl = 0;
		genpstage_EXEC_jump_req_genglbl = 0;
		genpstage_EXEC_mem_req_genglbl = 0;
		genpstage_EXEC_mem_cmd_genglbl = 0;
		genpstage_MEM_data_req_done = 0;
		genpstage_MEM_genmcopipe_handle_data_mem_genvar_if_id = 0;
		genpstage_MEM_genmcopipe_handle_data_mem_genvar_rdreq_pending = 0;
		genpstage_MEM_genmcopipe_handle_data_mem_genvar_tid = 0;
		genpstage_MEM_genmcopipe_handle_data_mem_genvar_resp_done = 0;
		genpstage_MEM_genmcopipe_handle_data_mem_genvar_rdata = 0;
		genpstage_MEM_rs2_rdata = 0;
		genpstage_MEM_rd_req_genglbl = 0;
		genpstage_MEM_rd_addr_genglbl = 0;
		genpstage_MEM_rd_rdy_genglbl = 0;
		genpstage_MEM_rd_wdata_genglbl = 0;
		genpstage_MEM_curinstr_addr_genglbl = 0;
		genpstage_MEM_immediate_genglbl = 0;
		genpstage_MEM_jump_src_genglbl = 0;
		genpstage_MEM_alu_result_genglbl = 0;
		genpstage_MEM_jump_req_cond_genglbl = 0;
		genpstage_MEM_funct3_genglbl = 0;
		genpstage_MEM_alu_ZF_genglbl = 0;
		genpstage_MEM_alu_CF_genglbl = 0;
		genpstage_MEM_jump_req_genglbl = 0;
		genpstage_MEM_mem_req_genglbl = 0;
		genpstage_MEM_mem_cmd_genglbl = 0;
		genpstage_MEM_rd_source_genglbl = 1;
		genpstage_WB_genmcopipe_handle_data_mem_genvar_if_id = 0;
		genpstage_WB_genmcopipe_handle_data_mem_genvar_rdreq_pending = 0;
		genpstage_WB_genmcopipe_handle_data_mem_genvar_tid = 0;
		genpstage_WB_genmcopipe_handle_data_mem_genvar_resp_done = 0;
		genpstage_WB_genmcopipe_handle_data_mem_genvar_rdata = 0;
		genpstage_WB_rd_req_genglbl = 0;
		genpstage_WB_rd_addr_genglbl = 0;
		genpstage_WB_rd_rdy_genglbl = 0;
		genpstage_WB_rd_wdata_genglbl = 0;
		genpstage_WB_mem_req_genglbl = 0;
		genpstage_WB_mem_cmd_genglbl = 0;
		genpstage_WB_rd_source_genglbl = 1;

	} else {
		genmcopipe_instr_mem_wr_done = ap_uint<32>(0);
		genmcopipe_instr_mem_rd_done = ap_uint<32>(0);
		genmcopipe_instr_mem_wr_ptr_next = (genmcopipe_instr_mem_wr_ptr + ap_uint<32>(1));
		genmcopipe_instr_mem_rd_ptr_next = (genmcopipe_instr_mem_rd_ptr + ap_uint<32>(1));
		genmcopipe_data_mem_wr_done = ap_uint<32>(0);
		genmcopipe_data_mem_rd_done = ap_uint<32>(0);
		genmcopipe_data_mem_wr_ptr_next = (genmcopipe_data_mem_wr_ptr + ap_uint<32>(1));
		genmcopipe_data_mem_rd_ptr_next = (genmcopipe_data_mem_rd_ptr + ap_uint<32>(1));
		genpsticky_glbl_pc_buf = genpsticky_glbl_pc;
		gen408_cyclix_var = genpsticky_glbl_regfile[1];
		genpsticky_glbl_regfile_buf[1] = gen408_cyclix_var;
		gen409_cyclix_var = genpsticky_glbl_regfile[2];
		genpsticky_glbl_regfile_buf[2] = gen409_cyclix_var;
		gen410_cyclix_var = genpsticky_glbl_regfile[3];
		genpsticky_glbl_regfile_buf[3] = gen410_cyclix_var;
		gen411_cyclix_var = genpsticky_glbl_regfile[4];
		genpsticky_glbl_regfile_buf[4] = gen411_cyclix_var;
		gen412_cyclix_var = genpsticky_glbl_regfile[5];
		genpsticky_glbl_regfile_buf[5] = gen412_cyclix_var;
		gen413_cyclix_var = genpsticky_glbl_regfile[6];
		genpsticky_glbl_regfile_buf[6] = gen413_cyclix_var;
		gen414_cyclix_var = genpsticky_glbl_regfile[7];
		genpsticky_glbl_regfile_buf[7] = gen414_cyclix_var;
		gen415_cyclix_var = genpsticky_glbl_regfile[8];
		genpsticky_glbl_regfile_buf[8] = gen415_cyclix_var;
		gen416_cyclix_var = genpsticky_glbl_regfile[9];
		genpsticky_glbl_regfile_buf[9] = gen416_cyclix_var;
		gen417_cyclix_var = genpsticky_glbl_regfile[10];
		genpsticky_glbl_regfile_buf[10] = gen417_cyclix_var;
		gen418_cyclix_var = genpsticky_glbl_regfile[11];
		genpsticky_glbl_regfile_buf[11] = gen418_cyclix_var;
		gen419_cyclix_var = genpsticky_glbl_regfile[12];
		genpsticky_glbl_regfile_buf[12] = gen419_cyclix_var;
		gen420_cyclix_var = genpsticky_glbl_regfile[13];
		genpsticky_glbl_regfile_buf[13] = gen420_cyclix_var;
		gen421_cyclix_var = genpsticky_glbl_regfile[14];
		genpsticky_glbl_regfile_buf[14] = gen421_cyclix_var;
		gen422_cyclix_var = genpsticky_glbl_regfile[15];
		genpsticky_glbl_regfile_buf[15] = gen422_cyclix_var;
		gen423_cyclix_var = genpsticky_glbl_regfile[16];
		genpsticky_glbl_regfile_buf[16] = gen423_cyclix_var;
		gen424_cyclix_var = genpsticky_glbl_regfile[17];
		genpsticky_glbl_regfile_buf[17] = gen424_cyclix_var;
		gen425_cyclix_var = genpsticky_glbl_regfile[18];
		genpsticky_glbl_regfile_buf[18] = gen425_cyclix_var;
		gen426_cyclix_var = genpsticky_glbl_regfile[19];
		genpsticky_glbl_regfile_buf[19] = gen426_cyclix_var;
		gen427_cyclix_var = genpsticky_glbl_regfile[20];
		genpsticky_glbl_regfile_buf[20] = gen427_cyclix_var;
		gen428_cyclix_var = genpsticky_glbl_regfile[21];
		genpsticky_glbl_regfile_buf[21] = gen428_cyclix_var;
		gen429_cyclix_var = genpsticky_glbl_regfile[22];
		genpsticky_glbl_regfile_buf[22] = gen429_cyclix_var;
		gen430_cyclix_var = genpsticky_glbl_regfile[23];
		genpsticky_glbl_regfile_buf[23] = gen430_cyclix_var;
		gen431_cyclix_var = genpsticky_glbl_regfile[24];
		genpsticky_glbl_regfile_buf[24] = gen431_cyclix_var;
		gen432_cyclix_var = genpsticky_glbl_regfile[25];
		genpsticky_glbl_regfile_buf[25] = gen432_cyclix_var;
		gen433_cyclix_var = genpsticky_glbl_regfile[26];
		genpsticky_glbl_regfile_buf[26] = gen433_cyclix_var;
		gen434_cyclix_var = genpsticky_glbl_regfile[27];
		genpsticky_glbl_regfile_buf[27] = gen434_cyclix_var;
		gen435_cyclix_var = genpsticky_glbl_regfile[28];
		genpsticky_glbl_regfile_buf[28] = gen435_cyclix_var;
		gen436_cyclix_var = genpsticky_glbl_regfile[29];
		genpsticky_glbl_regfile_buf[29] = gen436_cyclix_var;
		gen437_cyclix_var = genpsticky_glbl_regfile[30];
		genpsticky_glbl_regfile_buf[30] = gen437_cyclix_var;
		gen438_cyclix_var = genpsticky_glbl_regfile[31];
		genpsticky_glbl_regfile_buf[31] = gen438_cyclix_var;
		genpsticky_glbl_jump_req_cmd_buf = genpsticky_glbl_jump_req_cmd;
		genpsticky_glbl_jump_vector_cmd_buf = genpsticky_glbl_jump_vector_cmd;
		genpsticky_glbl_CSR_MCAUSE_buf = genpsticky_glbl_CSR_MCAUSE;
		genpsticky_glbl_MIRQEN_buf = genpsticky_glbl_MIRQEN;
		genpsticky_glbl_MRETADDR_buf = genpsticky_glbl_MRETADDR;
		genpstage_WB_genpctrl_succ = ap_uint<32>(0);
		genpstage_WB_genpctrl_working = ap_uint<32>(0);
		gen439_cyclix_var = genpstage_WB_genpctrl_stalled_glbl;
		if (gen439_cyclix_var) {
			genpstage_WB_genpctrl_new = ap_uint<32>(0);
			genpstage_WB_genpctrl_stalled_glbl = ap_uint<32>(0);
			gen440_cyclix_var = !genpstage_WB_genpctrl_killed_glbl;
			genpstage_WB_genpctrl_active_glbl = gen440_cyclix_var;
		}
		gen441_cyclix_var = ap_uint<1>(0);
		gen441_cyclix_var = (gen441_cyclix_var || gen439_cyclix_var);
		gen441_cyclix_var = !gen441_cyclix_var;
		if (gen441_cyclix_var) {
			genpstage_WB_genpctrl_new = (genpstage_WB_genpctrl_active_glbl || genpstage_WB_genpctrl_killed_glbl);
		}
		genpstage_WB_genpctrl_finish = ap_uint<32>(0);
		genpstage_WB_genpctrl_flushreq = ap_uint<32>(0);
		genpstage_WB_genpctrl_nevictable = ap_uint<32>(0);
		genpstage_WB_genpctrl_occupied = (genpstage_WB_genpctrl_active_glbl | genpstage_WB_genpctrl_killed_glbl);
		genpstage_WB_rd_req = genpstage_WB_rd_req_genglbl;
		genpstage_WB_rd_addr = genpstage_WB_rd_addr_genglbl;
		genpstage_WB_rd_rdy = genpstage_WB_rd_rdy_genglbl;
		genpstage_WB_rd_wdata = genpstage_WB_rd_wdata_genglbl;
		genpstage_WB_mem_req = genpstage_WB_mem_req_genglbl;
		genpstage_WB_mem_cmd = genpstage_WB_mem_cmd_genglbl;
		genpstage_WB_rd_source = genpstage_WB_rd_source_genglbl;
		gen442_cyclix_var = genpstage_WB_genpctrl_occupied;
		if (gen442_cyclix_var) {
			gen443_cyclix_var = genpstage_WB_genmcopipe_handle_data_mem_genvar_rdreq_pending;
			if (gen443_cyclix_var) {
				gen444_cyclix_var = (genpstage_WB_genmcopipe_handle_data_mem_genvar_if_id == ap_uint<1>(0));
				gen445_cyclix_var = gen444_cyclix_var;
				if (gen445_cyclix_var) {
					gen446_cyclix_var = (genpstage_WB_genmcopipe_handle_data_mem_genvar_tid == genmcopipe_data_mem_rd_ptr);
					gen447_cyclix_var = gen446_cyclix_var;
					if (gen447_cyclix_var) {
						gen448_cyclix_var = genmcopipe_data_mem_resp.read_nb(gen454_pipex_mcopipe_rdata);
						gen449_cyclix_var = gen448_cyclix_var;
						if (gen449_cyclix_var) {
							genpstage_WB_genmcopipe_handle_data_mem_genvar_rdreq_pending = ap_uint<32>(0);
							genpstage_WB_genmcopipe_handle_data_mem_genvar_resp_done = ap_uint<32>(1);
							genpstage_WB_genmcopipe_handle_data_mem_genvar_rdata = gen454_pipex_mcopipe_rdata;
							genmcopipe_data_mem_rd_done = ap_uint<32>(1);
						}
					}
				}
			}
			gen455_pipex_genpstage_WB_mcopipe_rdreq_inprogress = ap_uint<32>(0);
			gen455_pipex_genpstage_WB_mcopipe_rdreq_inprogress = (gen455_pipex_genpstage_WB_mcopipe_rdreq_inprogress || genpstage_WB_genmcopipe_handle_data_mem_genvar_rdreq_pending);
			gen450_cyclix_var = genpstage_WB_genpctrl_flushreq;
			if (gen450_cyclix_var) {
				gen451_cyclix_var = genpstage_WB_genpctrl_active_glbl;
				if (gen451_cyclix_var) {
					genpstage_WB_genpctrl_active_glbl = ap_uint<32>(0);
					genpstage_WB_genpctrl_killed_glbl = ap_uint<32>(1);
				}
			}
		}
		gen452_cyclix_var = ap_uint<1>(0);
		gen452_cyclix_var = (gen452_cyclix_var || gen442_cyclix_var);
		gen452_cyclix_var = !gen452_cyclix_var;
		if (gen452_cyclix_var) {
			genpstage_WB_genmcopipe_handle_data_mem_genvar_resp_done = ap_uint<32>(0);
			genpstage_WB_genmcopipe_handle_data_mem_genvar_rdreq_pending = ap_uint<32>(0);
		}
		gen453_cyclix_var = genpsticky_glbl_regfile[1];
		gen231_pipex_syncbuf[1] = gen453_cyclix_var;
		gen454_cyclix_var = genpsticky_glbl_regfile[2];
		gen231_pipex_syncbuf[2] = gen454_cyclix_var;
		gen455_cyclix_var = genpsticky_glbl_regfile[3];
		gen231_pipex_syncbuf[3] = gen455_cyclix_var;
		gen456_cyclix_var = genpsticky_glbl_regfile[4];
		gen231_pipex_syncbuf[4] = gen456_cyclix_var;
		gen457_cyclix_var = genpsticky_glbl_regfile[5];
		gen231_pipex_syncbuf[5] = gen457_cyclix_var;
		gen458_cyclix_var = genpsticky_glbl_regfile[6];
		gen231_pipex_syncbuf[6] = gen458_cyclix_var;
		gen459_cyclix_var = genpsticky_glbl_regfile[7];
		gen231_pipex_syncbuf[7] = gen459_cyclix_var;
		gen460_cyclix_var = genpsticky_glbl_regfile[8];
		gen231_pipex_syncbuf[8] = gen460_cyclix_var;
		gen461_cyclix_var = genpsticky_glbl_regfile[9];
		gen231_pipex_syncbuf[9] = gen461_cyclix_var;
		gen462_cyclix_var = genpsticky_glbl_regfile[10];
		gen231_pipex_syncbuf[10] = gen462_cyclix_var;
		gen463_cyclix_var = genpsticky_glbl_regfile[11];
		gen231_pipex_syncbuf[11] = gen463_cyclix_var;
		gen464_cyclix_var = genpsticky_glbl_regfile[12];
		gen231_pipex_syncbuf[12] = gen464_cyclix_var;
		gen465_cyclix_var = genpsticky_glbl_regfile[13];
		gen231_pipex_syncbuf[13] = gen465_cyclix_var;
		gen466_cyclix_var = genpsticky_glbl_regfile[14];
		gen231_pipex_syncbuf[14] = gen466_cyclix_var;
		gen467_cyclix_var = genpsticky_glbl_regfile[15];
		gen231_pipex_syncbuf[15] = gen467_cyclix_var;
		gen468_cyclix_var = genpsticky_glbl_regfile[16];
		gen231_pipex_syncbuf[16] = gen468_cyclix_var;
		gen469_cyclix_var = genpsticky_glbl_regfile[17];
		gen231_pipex_syncbuf[17] = gen469_cyclix_var;
		gen470_cyclix_var = genpsticky_glbl_regfile[18];
		gen231_pipex_syncbuf[18] = gen470_cyclix_var;
		gen471_cyclix_var = genpsticky_glbl_regfile[19];
		gen231_pipex_syncbuf[19] = gen471_cyclix_var;
		gen472_cyclix_var = genpsticky_glbl_regfile[20];
		gen231_pipex_syncbuf[20] = gen472_cyclix_var;
		gen473_cyclix_var = genpsticky_glbl_regfile[21];
		gen231_pipex_syncbuf[21] = gen473_cyclix_var;
		gen474_cyclix_var = genpsticky_glbl_regfile[22];
		gen231_pipex_syncbuf[22] = gen474_cyclix_var;
		gen475_cyclix_var = genpsticky_glbl_regfile[23];
		gen231_pipex_syncbuf[23] = gen475_cyclix_var;
		gen476_cyclix_var = genpsticky_glbl_regfile[24];
		gen231_pipex_syncbuf[24] = gen476_cyclix_var;
		gen477_cyclix_var = genpsticky_glbl_regfile[25];
		gen231_pipex_syncbuf[25] = gen477_cyclix_var;
		gen478_cyclix_var = genpsticky_glbl_regfile[26];
		gen231_pipex_syncbuf[26] = gen478_cyclix_var;
		gen479_cyclix_var = genpsticky_glbl_regfile[27];
		gen231_pipex_syncbuf[27] = gen479_cyclix_var;
		gen480_cyclix_var = genpsticky_glbl_regfile[28];
		gen231_pipex_syncbuf[28] = gen480_cyclix_var;
		gen481_cyclix_var = genpsticky_glbl_regfile[29];
		gen231_pipex_syncbuf[29] = gen481_cyclix_var;
		gen482_cyclix_var = genpsticky_glbl_regfile[30];
		gen231_pipex_syncbuf[30] = gen482_cyclix_var;
		gen483_cyclix_var = genpsticky_glbl_regfile[31];
		gen231_pipex_syncbuf[31] = gen483_cyclix_var;
		gen445_pipex_var = genpstage_WB_mem_req;
		gen484_cyclix_var = gen445_pipex_var;
		if (gen484_cyclix_var) {
			gen446_pipex_var = ~genpstage_WB_mem_cmd;
			gen447_pipex_var = gen446_pipex_var;
			gen485_cyclix_var = gen447_pipex_var;
			if (gen485_cyclix_var) {
				gen486_cyclix_var = genpstage_WB_genmcopipe_handle_data_mem_genvar_resp_done;
				if (gen486_cyclix_var) {
					genpstage_WB_mem_rdata = genpstage_WB_genmcopipe_handle_data_mem_genvar_rdata;
				}
				gen448_pipex_var = genpstage_WB_genmcopipe_handle_data_mem_genvar_resp_done;
				gen449_pipex_var = gen448_pipex_var;
				gen487_cyclix_var = gen449_pipex_var;
				if (gen487_cyclix_var) {
					genpstage_WB_rd_rdy = ap_uint<32>(1);
				}
				gen450_pipex_var = ap_uint<1>(0);
				gen450_pipex_var = (gen450_pipex_var || gen449_pipex_var);
				gen450_pipex_var = !gen450_pipex_var;
				gen488_cyclix_var = gen450_pipex_var;
				if (gen488_cyclix_var) {
					genpstage_WB_genpctrl_stalled_glbl = (genpstage_WB_genpctrl_stalled_glbl | genpstage_WB_genpctrl_active_glbl);
					genpstage_WB_genpctrl_active_glbl = ap_uint<32>(0);
				}
			}
		}
		gen451_pipex_var = (genpstage_WB_rd_source == ap_uint<32>(5));
		gen452_pipex_var = gen451_pipex_var;
		gen489_cyclix_var = gen452_pipex_var;
		if (gen489_cyclix_var) {
			genpstage_WB_rd_wdata = genpstage_WB_mem_rdata;
		}
		gen453_pipex_var = genpstage_WB_rd_req;
		gen490_cyclix_var = gen453_pipex_var;
		if (gen490_cyclix_var) {
			gen230_pipex_syncreq = ap_uint<32>(1);
			gen231_pipex_syncbuf[genpstage_WB_rd_addr] = genpstage_WB_rd_wdata;
		}
		genpstage_WB_genpctrl_nevictable = (genpstage_WB_genpctrl_nevictable || genpstage_WB_genmcopipe_handle_data_mem_genvar_rdreq_pending);
		gen491_cyclix_var = genpstage_WB_genpctrl_stalled_glbl;
		if (gen491_cyclix_var) {
			genpstage_WB_genpctrl_finish = ap_uint<32>(0);
			genpstage_WB_genpctrl_succ = ap_uint<32>(0);
		}
		gen492_cyclix_var = ap_uint<1>(0);
		gen492_cyclix_var = (gen492_cyclix_var || gen491_cyclix_var);
		gen492_cyclix_var = !gen492_cyclix_var;
		if (gen492_cyclix_var) {
			genpstage_WB_genpctrl_finish = genpstage_WB_genpctrl_occupied;
			genpstage_WB_genpctrl_succ = genpstage_WB_genpctrl_active_glbl;
		}
		gen493_cyclix_var = genpstage_WB_genpctrl_succ;
		if (gen493_cyclix_var) {
			gen494_cyclix_var = gen230_pipex_syncreq;
			if (gen494_cyclix_var) {
				gen495_cyclix_var = gen231_pipex_syncbuf[1];
				genpsticky_glbl_regfile[1] = gen495_cyclix_var;
				gen496_cyclix_var = gen231_pipex_syncbuf[2];
				genpsticky_glbl_regfile[2] = gen496_cyclix_var;
				gen497_cyclix_var = gen231_pipex_syncbuf[3];
				genpsticky_glbl_regfile[3] = gen497_cyclix_var;
				gen498_cyclix_var = gen231_pipex_syncbuf[4];
				genpsticky_glbl_regfile[4] = gen498_cyclix_var;
				gen499_cyclix_var = gen231_pipex_syncbuf[5];
				genpsticky_glbl_regfile[5] = gen499_cyclix_var;
				gen500_cyclix_var = gen231_pipex_syncbuf[6];
				genpsticky_glbl_regfile[6] = gen500_cyclix_var;
				gen501_cyclix_var = gen231_pipex_syncbuf[7];
				genpsticky_glbl_regfile[7] = gen501_cyclix_var;
				gen502_cyclix_var = gen231_pipex_syncbuf[8];
				genpsticky_glbl_regfile[8] = gen502_cyclix_var;
				gen503_cyclix_var = gen231_pipex_syncbuf[9];
				genpsticky_glbl_regfile[9] = gen503_cyclix_var;
				gen504_cyclix_var = gen231_pipex_syncbuf[10];
				genpsticky_glbl_regfile[10] = gen504_cyclix_var;
				gen505_cyclix_var = gen231_pipex_syncbuf[11];
				genpsticky_glbl_regfile[11] = gen505_cyclix_var;
				gen506_cyclix_var = gen231_pipex_syncbuf[12];
				genpsticky_glbl_regfile[12] = gen506_cyclix_var;
				gen507_cyclix_var = gen231_pipex_syncbuf[13];
				genpsticky_glbl_regfile[13] = gen507_cyclix_var;
				gen508_cyclix_var = gen231_pipex_syncbuf[14];
				genpsticky_glbl_regfile[14] = gen508_cyclix_var;
				gen509_cyclix_var = gen231_pipex_syncbuf[15];
				genpsticky_glbl_regfile[15] = gen509_cyclix_var;
				gen510_cyclix_var = gen231_pipex_syncbuf[16];
				genpsticky_glbl_regfile[16] = gen510_cyclix_var;
				gen511_cyclix_var = gen231_pipex_syncbuf[17];
				genpsticky_glbl_regfile[17] = gen511_cyclix_var;
				gen512_cyclix_var = gen231_pipex_syncbuf[18];
				genpsticky_glbl_regfile[18] = gen512_cyclix_var;
				gen513_cyclix_var = gen231_pipex_syncbuf[19];
				genpsticky_glbl_regfile[19] = gen513_cyclix_var;
				gen514_cyclix_var = gen231_pipex_syncbuf[20];
				genpsticky_glbl_regfile[20] = gen514_cyclix_var;
				gen515_cyclix_var = gen231_pipex_syncbuf[21];
				genpsticky_glbl_regfile[21] = gen515_cyclix_var;
				gen516_cyclix_var = gen231_pipex_syncbuf[22];
				genpsticky_glbl_regfile[22] = gen516_cyclix_var;
				gen517_cyclix_var = gen231_pipex_syncbuf[23];
				genpsticky_glbl_regfile[23] = gen517_cyclix_var;
				gen518_cyclix_var = gen231_pipex_syncbuf[24];
				genpsticky_glbl_regfile[24] = gen518_cyclix_var;
				gen519_cyclix_var = gen231_pipex_syncbuf[25];
				genpsticky_glbl_regfile[25] = gen519_cyclix_var;
				gen520_cyclix_var = gen231_pipex_syncbuf[26];
				genpsticky_glbl_regfile[26] = gen520_cyclix_var;
				gen521_cyclix_var = gen231_pipex_syncbuf[27];
				genpsticky_glbl_regfile[27] = gen521_cyclix_var;
				gen522_cyclix_var = gen231_pipex_syncbuf[28];
				genpsticky_glbl_regfile[28] = gen522_cyclix_var;
				gen523_cyclix_var = gen231_pipex_syncbuf[29];
				genpsticky_glbl_regfile[29] = gen523_cyclix_var;
				gen524_cyclix_var = gen231_pipex_syncbuf[30];
				genpsticky_glbl_regfile[30] = gen524_cyclix_var;
				gen525_cyclix_var = gen231_pipex_syncbuf[31];
				genpsticky_glbl_regfile[31] = gen525_cyclix_var;
			}
		}
		gen526_cyclix_var = genpstage_WB_genpctrl_finish;
		if (gen526_cyclix_var) {
			genpstage_WB_genpctrl_active_glbl = ap_uint<32>(0);
			genpstage_WB_genpctrl_killed_glbl = ap_uint<32>(0);
			genpstage_WB_genpctrl_stalled_glbl = ap_uint<32>(0);
		}
		gen527_cyclix_var = ~genpstage_WB_genpctrl_stalled_glbl;
		genpstage_WB_genpctrl_rdy = gen527_cyclix_var;
		genpstage_WB_genpctrl_working = (genpstage_WB_genpctrl_succ | genpstage_WB_genpctrl_stalled_glbl);
		genpstage_MEM_genpctrl_succ = ap_uint<32>(0);
		genpstage_MEM_genpctrl_working = ap_uint<32>(0);
		gen528_cyclix_var = genpstage_MEM_genpctrl_stalled_glbl;
		if (gen528_cyclix_var) {
			genpstage_MEM_genpctrl_new = ap_uint<32>(0);
			genpstage_MEM_genpctrl_stalled_glbl = ap_uint<32>(0);
			gen529_cyclix_var = !genpstage_MEM_genpctrl_killed_glbl;
			genpstage_MEM_genpctrl_active_glbl = gen529_cyclix_var;
		}
		gen530_cyclix_var = ap_uint<1>(0);
		gen530_cyclix_var = (gen530_cyclix_var || gen528_cyclix_var);
		gen530_cyclix_var = !gen530_cyclix_var;
		if (gen530_cyclix_var) {
			genpstage_MEM_genpctrl_new = (genpstage_MEM_genpctrl_active_glbl || genpstage_MEM_genpctrl_killed_glbl);
		}
		genpstage_MEM_genpctrl_finish = ap_uint<32>(0);
		genpstage_MEM_genpctrl_flushreq = ap_uint<32>(0);
		genpstage_MEM_genpctrl_nevictable = ap_uint<32>(0);
		genpstage_MEM_genpctrl_occupied = (genpstage_MEM_genpctrl_active_glbl | genpstage_MEM_genpctrl_killed_glbl);
		genpstage_MEM_rd_req = genpstage_MEM_rd_req_genglbl;
		genpstage_MEM_rd_addr = genpstage_MEM_rd_addr_genglbl;
		genpstage_MEM_rd_rdy = genpstage_MEM_rd_rdy_genglbl;
		genpstage_MEM_rd_wdata = genpstage_MEM_rd_wdata_genglbl;
		genpstage_MEM_curinstr_addr = genpstage_MEM_curinstr_addr_genglbl;
		genpstage_MEM_immediate = genpstage_MEM_immediate_genglbl;
		genpstage_MEM_jump_src = genpstage_MEM_jump_src_genglbl;
		genpstage_MEM_alu_result = genpstage_MEM_alu_result_genglbl;
		genpstage_MEM_jump_req_cond = genpstage_MEM_jump_req_cond_genglbl;
		genpstage_MEM_funct3 = genpstage_MEM_funct3_genglbl;
		genpstage_MEM_alu_ZF = genpstage_MEM_alu_ZF_genglbl;
		genpstage_MEM_alu_CF = genpstage_MEM_alu_CF_genglbl;
		genpstage_MEM_jump_req = genpstage_MEM_jump_req_genglbl;
		genpstage_MEM_mem_req = genpstage_MEM_mem_req_genglbl;
		genpstage_MEM_mem_cmd = genpstage_MEM_mem_cmd_genglbl;
		genpstage_MEM_rd_source = genpstage_MEM_rd_source_genglbl;
		genpstage_MEM_genpctrl_flushreq = (genpstage_MEM_genpctrl_flushreq | genpstage_WB_genpctrl_flushreq);
		gen531_cyclix_var = genpstage_MEM_genpctrl_occupied;
		if (gen531_cyclix_var) {
			gen532_cyclix_var = genpstage_MEM_genpctrl_new;
			if (gen532_cyclix_var) {
				genpstage_MEM_data_req_done = ap_uint<32>(0);
				genpstage_MEM_genmcopipe_handle_data_mem_genvar_if_id = ap_uint<32>(0);
				genpstage_MEM_genmcopipe_handle_data_mem_genvar_rdreq_pending = ap_uint<32>(0);
				genpstage_MEM_genmcopipe_handle_data_mem_genvar_tid = ap_uint<32>(0);
				genpstage_MEM_genmcopipe_handle_data_mem_genvar_resp_done = ap_uint<32>(0);
				genpstage_MEM_genmcopipe_handle_data_mem_genvar_rdata = ap_uint<32>(0);
			}
			gen533_cyclix_var = genpstage_MEM_genmcopipe_handle_data_mem_genvar_rdreq_pending;
			if (gen533_cyclix_var) {
				gen534_cyclix_var = (genpstage_MEM_genmcopipe_handle_data_mem_genvar_if_id == ap_uint<1>(0));
				gen535_cyclix_var = gen534_cyclix_var;
				if (gen535_cyclix_var) {
					gen536_cyclix_var = (genpstage_MEM_genmcopipe_handle_data_mem_genvar_tid == genmcopipe_data_mem_rd_ptr);
					gen537_cyclix_var = gen536_cyclix_var;
					if (gen537_cyclix_var) {
						gen538_cyclix_var = genmcopipe_data_mem_resp.read_nb(gen456_pipex_mcopipe_rdata);
						gen539_cyclix_var = gen538_cyclix_var;
						if (gen539_cyclix_var) {
							genpstage_MEM_genmcopipe_handle_data_mem_genvar_rdreq_pending = ap_uint<32>(0);
							genpstage_MEM_genmcopipe_handle_data_mem_genvar_resp_done = ap_uint<32>(1);
							genpstage_MEM_genmcopipe_handle_data_mem_genvar_rdata = gen456_pipex_mcopipe_rdata;
							genmcopipe_data_mem_rd_done = ap_uint<32>(1);
						}
					}
				}
			}
			gen457_pipex_genpstage_MEM_mcopipe_rdreq_inprogress = ap_uint<32>(0);
			gen457_pipex_genpstage_MEM_mcopipe_rdreq_inprogress = (gen457_pipex_genpstage_MEM_mcopipe_rdreq_inprogress || genpstage_MEM_genmcopipe_handle_data_mem_genvar_rdreq_pending);
			gen540_cyclix_var = genpstage_MEM_genpctrl_flushreq;
			if (gen540_cyclix_var) {
				gen541_cyclix_var = genpstage_MEM_genpctrl_active_glbl;
				if (gen541_cyclix_var) {
					genpstage_MEM_genpctrl_active_glbl = ap_uint<32>(0);
					genpstage_MEM_genpctrl_killed_glbl = ap_uint<32>(1);
				}
			}
		}
		gen542_cyclix_var = ap_uint<1>(0);
		gen542_cyclix_var = (gen542_cyclix_var || gen531_cyclix_var);
		gen542_cyclix_var = !gen542_cyclix_var;
		if (gen542_cyclix_var) {
			genpstage_MEM_genmcopipe_handle_data_mem_genvar_resp_done = ap_uint<32>(0);
			genpstage_MEM_genmcopipe_handle_data_mem_genvar_rdreq_pending = ap_uint<32>(0);
		}
		gen227_pipex_syncbuf = genpsticky_glbl_jump_req_cmd;
		gen229_pipex_syncbuf = genpsticky_glbl_jump_vector_cmd;
		gen427_pipex_var = (genpstage_MEM_curinstr_addr + genpstage_MEM_immediate);
		genpstage_MEM_curinstraddr_imm = gen427_pipex_var;
		switch (genpstage_MEM_jump_src) {
			case 0:
				genpstage_MEM_jump_vector = genpstage_MEM_immediate;
				break;
			case 1:
				genpstage_MEM_jump_vector = genpstage_MEM_alu_result;
				break;
		}
		gen428_pipex_var = genpstage_MEM_jump_req_cond;
		gen543_cyclix_var = gen428_pipex_var;
		if (gen543_cyclix_var) {
			switch (genpstage_MEM_funct3) {
				case 0:
					gen429_pipex_var = genpstage_MEM_alu_ZF;
					gen544_cyclix_var = gen429_pipex_var;
					if (gen544_cyclix_var) {
						genpstage_MEM_jump_req = ap_uint<32>(1);
						genpstage_MEM_jump_vector = genpstage_MEM_curinstraddr_imm;
					}
					break;
				case 1:
					gen430_pipex_var = ~genpstage_MEM_alu_ZF;
					gen431_pipex_var = gen430_pipex_var;
					gen545_cyclix_var = gen431_pipex_var;
					if (gen545_cyclix_var) {
						genpstage_MEM_jump_req = ap_uint<32>(1);
						genpstage_MEM_jump_vector = genpstage_MEM_curinstraddr_imm;
					}
					break;
				case 4:
					gen432_pipex_var = genpstage_MEM_alu_CF;
					gen546_cyclix_var = gen432_pipex_var;
					if (gen546_cyclix_var) {
						genpstage_MEM_jump_req = ap_uint<32>(1);
						genpstage_MEM_jump_vector = genpstage_MEM_curinstraddr_imm;
					}
					break;
				case 5:
					gen433_pipex_var = ~genpstage_MEM_alu_CF;
					gen434_pipex_var = gen433_pipex_var;
					gen547_cyclix_var = gen434_pipex_var;
					if (gen547_cyclix_var) {
						genpstage_MEM_jump_req = ap_uint<32>(1);
						genpstage_MEM_jump_vector = genpstage_MEM_curinstraddr_imm;
					}
					break;
				case 6:
					gen435_pipex_var = genpstage_MEM_alu_CF;
					gen548_cyclix_var = gen435_pipex_var;
					if (gen548_cyclix_var) {
						genpstage_MEM_jump_req = ap_uint<32>(1);
						genpstage_MEM_jump_vector = genpstage_MEM_curinstraddr_imm;
					}
					break;
				case 7:
					gen436_pipex_var = ~genpstage_MEM_alu_CF;
					gen437_pipex_var = gen436_pipex_var;
					gen549_cyclix_var = gen437_pipex_var;
					if (gen549_cyclix_var) {
						genpstage_MEM_jump_req = ap_uint<32>(1);
						genpstage_MEM_jump_vector = genpstage_MEM_curinstraddr_imm;
					}
					break;
			}
		}
		genpstage_MEM_mem_addr = genpstage_MEM_alu_result;
		genpstage_MEM_mem_wdata = genpstage_MEM_rs2_rdata;
		gen226_pipex_syncreq = ap_uint<32>(1);
		gen227_pipex_syncbuf = genpstage_MEM_jump_req;
		gen228_pipex_syncreq = ap_uint<32>(1);
		gen229_pipex_syncbuf = genpstage_MEM_jump_vector;
		gen438_pipex_var = genpstage_MEM_jump_req;
		gen550_cyclix_var = gen438_pipex_var;
		if (gen550_cyclix_var) {
			genpstage_MEM_genpctrl_flushreq = (genpstage_MEM_genpctrl_flushreq | genpstage_MEM_genpctrl_active_glbl);
		}
		gen439_pipex_var = genpstage_MEM_mem_req;
		gen551_cyclix_var = gen439_pipex_var;
		if (gen551_cyclix_var) {
			gen440_pipex_var = ~genpstage_MEM_data_req_done;
			gen441_pipex_var = gen440_pipex_var;
			gen552_cyclix_var = gen441_pipex_var;
			if (gen552_cyclix_var) {
				genpstage_MEM_data_busreq.addr = genpstage_MEM_mem_addr;
				genpstage_MEM_data_busreq.be = ap_uint<32>(15);
				genpstage_MEM_data_busreq.wdata = genpstage_MEM_mem_wdata;
				gen553_cyclix_var = genpstage_MEM_genpctrl_active_glbl;
				if (gen553_cyclix_var) {
					gen554_cyclix_var = ~genmcopipe_data_mem_full_flag;
					gen555_cyclix_var = gen554_cyclix_var;
					if (gen555_cyclix_var) {
						gen458_pipex_req_struct.we = genpstage_MEM_mem_cmd;
						gen458_pipex_req_struct.wdata = genpstage_MEM_data_busreq;
						gen556_cyclix_var = genmcopipe_data_mem_req.write_nb(gen458_pipex_req_struct);
						gen557_cyclix_var = gen556_cyclix_var;
						if (gen557_cyclix_var) {
							gen442_pipex_var = ap_uint<32>(1);
							gen558_cyclix_var = !genpstage_MEM_mem_cmd;
							genpstage_MEM_genmcopipe_handle_data_mem_genvar_rdreq_pending = gen558_cyclix_var;
							genpstage_MEM_genmcopipe_handle_data_mem_genvar_tid = genmcopipe_data_mem_wr_ptr;
							genpstage_MEM_genmcopipe_handle_data_mem_genvar_if_id = ap_uint<1>(0);
							gen559_cyclix_var = genpstage_MEM_genmcopipe_handle_data_mem_genvar_rdreq_pending;
							if (gen559_cyclix_var) {
								genmcopipe_data_mem_wr_done = ap_uint<32>(1);
							}
						}
					}
				}
				genpstage_MEM_data_req_done = gen442_pipex_var;
			}
			gen443_pipex_var = ~genpstage_MEM_data_req_done;
			gen444_pipex_var = gen443_pipex_var;
			gen560_cyclix_var = gen444_pipex_var;
			if (gen560_cyclix_var) {
				genpstage_MEM_genpctrl_stalled_glbl = (genpstage_MEM_genpctrl_stalled_glbl | genpstage_MEM_genpctrl_active_glbl);
				genpstage_MEM_genpctrl_active_glbl = ap_uint<32>(0);
			}
		}
		genpstage_MEM_genpctrl_nevictable = (genpstage_MEM_genpctrl_nevictable || genpstage_MEM_genmcopipe_handle_data_mem_genvar_rdreq_pending);
		gen561_cyclix_var = ~genpstage_WB_genpctrl_rdy;
		gen562_cyclix_var = gen561_cyclix_var;
		if (gen562_cyclix_var) {
			genpstage_MEM_genpctrl_stalled_glbl = (genpstage_MEM_genpctrl_stalled_glbl | genpstage_MEM_genpctrl_active_glbl);
			genpstage_MEM_genpctrl_active_glbl = ap_uint<32>(0);
			gen563_cyclix_var = genpstage_MEM_genpctrl_nevictable;
			if (gen563_cyclix_var) {
				genpstage_MEM_genpctrl_occupied = (genpstage_MEM_genpctrl_active_glbl | genpstage_MEM_genpctrl_killed_glbl);
				gen564_cyclix_var = genpstage_MEM_genpctrl_occupied;
				if (gen564_cyclix_var) {
					genpstage_MEM_genpctrl_stalled_glbl = (genpstage_MEM_genpctrl_stalled_glbl | ap_uint<32>(1));
				}
			}
		}
		gen565_cyclix_var = genpstage_MEM_genmcopipe_handle_data_mem_genvar_rdreq_pending;
		if (gen565_cyclix_var) {
			genpstage_MEM_genpctrl_occupied = (genpstage_MEM_genpctrl_active_glbl | genpstage_MEM_genpctrl_killed_glbl);
			gen566_cyclix_var = genpstage_MEM_genpctrl_occupied;
			if (gen566_cyclix_var) {
				genpstage_MEM_genpctrl_stalled_glbl = (genpstage_MEM_genpctrl_stalled_glbl | ap_uint<32>(1));
			}
		}
		gen567_cyclix_var = genpstage_MEM_genpctrl_stalled_glbl;
		if (gen567_cyclix_var) {
			genpstage_MEM_genpctrl_finish = ap_uint<32>(0);
			genpstage_MEM_genpctrl_succ = ap_uint<32>(0);
		}
		gen568_cyclix_var = ap_uint<1>(0);
		gen568_cyclix_var = (gen568_cyclix_var || gen567_cyclix_var);
		gen568_cyclix_var = !gen568_cyclix_var;
		if (gen568_cyclix_var) {
			genpstage_MEM_genpctrl_finish = genpstage_MEM_genpctrl_occupied;
			genpstage_MEM_genpctrl_succ = genpstage_MEM_genpctrl_active_glbl;
		}
		gen569_cyclix_var = genpstage_MEM_genpctrl_succ;
		if (gen569_cyclix_var) {
			gen570_cyclix_var = gen226_pipex_syncreq;
			if (gen570_cyclix_var) {
				genpsticky_glbl_jump_req_cmd = gen227_pipex_syncbuf;
			}
			gen571_cyclix_var = gen228_pipex_syncreq;
			if (gen571_cyclix_var) {
				genpsticky_glbl_jump_vector_cmd = gen229_pipex_syncbuf;
			}
		}
		gen572_cyclix_var = genpstage_MEM_genpctrl_finish;
		if (gen572_cyclix_var) {
			gen573_cyclix_var = genpstage_WB_genpctrl_rdy;
			if (gen573_cyclix_var) {
				genpstage_WB_rd_rdy_genglbl = genpstage_MEM_rd_rdy;
				genpstage_WB_rd_wdata_genglbl = genpstage_MEM_rd_wdata;
				genpstage_WB_genmcopipe_handle_data_mem_genvar_if_id = genpstage_MEM_genmcopipe_handle_data_mem_genvar_if_id;
				genpstage_WB_genmcopipe_handle_data_mem_genvar_rdreq_pending = genpstage_MEM_genmcopipe_handle_data_mem_genvar_rdreq_pending;
				genpstage_WB_genmcopipe_handle_data_mem_genvar_tid = genpstage_MEM_genmcopipe_handle_data_mem_genvar_tid;
				genpstage_WB_genmcopipe_handle_data_mem_genvar_resp_done = genpstage_MEM_genmcopipe_handle_data_mem_genvar_resp_done;
				genpstage_WB_genmcopipe_handle_data_mem_genvar_rdata = genpstage_MEM_genmcopipe_handle_data_mem_genvar_rdata;
				genpstage_WB_rd_req_genglbl = genpstage_MEM_rd_req;
				genpstage_WB_rd_addr_genglbl = genpstage_MEM_rd_addr;
				genpstage_WB_mem_req_genglbl = genpstage_MEM_mem_req;
				genpstage_WB_mem_cmd_genglbl = genpstage_MEM_mem_cmd;
				genpstage_WB_rd_source_genglbl = genpstage_MEM_rd_source;
				genpstage_WB_genpctrl_active_glbl = genpstage_MEM_genpctrl_active_glbl;
				genpstage_WB_genpctrl_killed_glbl = genpstage_MEM_genpctrl_killed_glbl;
				genpstage_WB_genpctrl_stalled_glbl = ap_uint<32>(0);
			}
			genpstage_MEM_genpctrl_active_glbl = ap_uint<32>(0);
			genpstage_MEM_genpctrl_killed_glbl = ap_uint<32>(0);
			genpstage_MEM_genpctrl_stalled_glbl = ap_uint<32>(0);
		}
		gen574_cyclix_var = ~genpstage_MEM_genpctrl_stalled_glbl;
		genpstage_MEM_genpctrl_rdy = gen574_cyclix_var;
		genpstage_MEM_genpctrl_working = (genpstage_MEM_genpctrl_succ | genpstage_MEM_genpctrl_stalled_glbl);
		genpstage_EXEC_genpctrl_succ = ap_uint<32>(0);
		genpstage_EXEC_genpctrl_working = ap_uint<32>(0);
		gen575_cyclix_var = genpstage_EXEC_genpctrl_stalled_glbl;
		if (gen575_cyclix_var) {
			genpstage_EXEC_genpctrl_new = ap_uint<32>(0);
			genpstage_EXEC_genpctrl_stalled_glbl = ap_uint<32>(0);
			gen576_cyclix_var = !genpstage_EXEC_genpctrl_killed_glbl;
			genpstage_EXEC_genpctrl_active_glbl = gen576_cyclix_var;
		}
		gen577_cyclix_var = ap_uint<1>(0);
		gen577_cyclix_var = (gen577_cyclix_var || gen575_cyclix_var);
		gen577_cyclix_var = !gen577_cyclix_var;
		if (gen577_cyclix_var) {
			genpstage_EXEC_genpctrl_new = (genpstage_EXEC_genpctrl_active_glbl || genpstage_EXEC_genpctrl_killed_glbl);
		}
		genpstage_EXEC_genpctrl_finish = ap_uint<32>(0);
		genpstage_EXEC_genpctrl_flushreq = ap_uint<32>(0);
		genpstage_EXEC_genpctrl_nevictable = ap_uint<32>(0);
		genpstage_EXEC_genpctrl_occupied = (genpstage_EXEC_genpctrl_active_glbl | genpstage_EXEC_genpctrl_killed_glbl);
		genpstage_EXEC_rd_req = genpstage_EXEC_rd_req_genglbl;
		genpstage_EXEC_rd_addr = genpstage_EXEC_rd_addr_genglbl;
		genpstage_EXEC_curinstr_addr = genpstage_EXEC_curinstr_addr_genglbl;
		genpstage_EXEC_mret_req = genpstage_EXEC_mret_req_genglbl;
		genpstage_EXEC_alu_op1_wide = genpstage_EXEC_alu_op1_wide_genglbl;
		genpstage_EXEC_alu_req = genpstage_EXEC_alu_req_genglbl;
		genpstage_EXEC_alu_opcode = genpstage_EXEC_alu_opcode_genglbl;
		genpstage_EXEC_alu_op2_wide = genpstage_EXEC_alu_op2_wide_genglbl;
		genpstage_EXEC_alu_op1 = genpstage_EXEC_alu_op1_genglbl;
		genpstage_EXEC_alu_op2 = genpstage_EXEC_alu_op2_genglbl;
		genpstage_EXEC_alu_unsigned = genpstage_EXEC_alu_unsigned_genglbl;
		genpstage_EXEC_rd_source = genpstage_EXEC_rd_source_genglbl;
		genpstage_EXEC_immediate = genpstage_EXEC_immediate_genglbl;
		genpstage_EXEC_nextinstr_addr = genpstage_EXEC_nextinstr_addr_genglbl;
		genpstage_EXEC_csr_rdata = genpstage_EXEC_csr_rdata_genglbl;
		genpstage_EXEC_jump_src = genpstage_EXEC_jump_src_genglbl;
		genpstage_EXEC_jump_req_cond = genpstage_EXEC_jump_req_cond_genglbl;
		genpstage_EXEC_funct3 = genpstage_EXEC_funct3_genglbl;
		genpstage_EXEC_jump_req = genpstage_EXEC_jump_req_genglbl;
		genpstage_EXEC_mem_req = genpstage_EXEC_mem_req_genglbl;
		genpstage_EXEC_mem_cmd = genpstage_EXEC_mem_cmd_genglbl;
		genpstage_EXEC_genpctrl_flushreq = (genpstage_EXEC_genpctrl_flushreq | genpstage_MEM_genpctrl_flushreq);
		gen578_cyclix_var = genpstage_EXEC_genpctrl_occupied;
		if (gen578_cyclix_var) {
			gen579_cyclix_var = genpstage_EXEC_genpctrl_new;
			if (gen579_cyclix_var) {
				genpstage_EXEC_irq_mcause = ap_uint<32>(0);
				genpstage_EXEC_irq_recv = ap_uint<32>(0);
			}
			gen459_pipex_genpstage_EXEC_mcopipe_rdreq_inprogress = ap_uint<32>(0);
			gen580_cyclix_var = genpstage_EXEC_genpctrl_flushreq;
			if (gen580_cyclix_var) {
				gen581_cyclix_var = genpstage_EXEC_genpctrl_active_glbl;
				if (gen581_cyclix_var) {
					genpstage_EXEC_genpctrl_active_glbl = ap_uint<32>(0);
					genpstage_EXEC_genpctrl_killed_glbl = ap_uint<32>(1);
				}
			}
		}
		gen582_cyclix_var = ap_uint<1>(0);
		gen582_cyclix_var = (gen582_cyclix_var || gen578_cyclix_var);
		gen582_cyclix_var = !gen582_cyclix_var;
		if (gen582_cyclix_var) {
		}
		gen382_pipex_var = genpsticky_glbl_MIRQEN;
		gen583_cyclix_var = gen382_pipex_var;
		if (gen583_cyclix_var) {
			gen383_pipex_var = ~genpstage_EXEC_irq_recv;
			gen384_pipex_var = gen383_pipex_var;
			gen584_cyclix_var = gen384_pipex_var;
			if (gen584_cyclix_var) {
				gen585_cyclix_var = genpstage_EXEC_genpctrl_active_glbl;
				if (gen585_cyclix_var) {
					gen586_cyclix_var = irq_fifo.read_nb(genpstage_EXEC_irq_mcause);
					gen385_pipex_var = gen586_cyclix_var;
				}
				genpstage_EXEC_irq_recv = gen385_pipex_var;
			}
			gen386_pipex_var = genpstage_EXEC_irq_recv;
			gen587_cyclix_var = gen386_pipex_var;
			if (gen587_cyclix_var) {
				genpstage_EXEC_jump_req = ap_uint<32>(1);
				genpstage_EXEC_jump_req_cond = ap_uint<32>(0);
				genpstage_EXEC_jump_src = ap_uint<32>(0);
				genpstage_EXEC_rs1_req = ap_uint<32>(0);
				genpstage_EXEC_rs2_req = ap_uint<32>(0);
				genpstage_EXEC_rd_req = ap_uint<32>(0);
				genpstage_EXEC_immediate = ap_uint<32>(128);
				genpstage_EXEC_fencereq = ap_uint<32>(0);
				genpstage_EXEC_ecallreq = ap_uint<32>(0);
				genpstage_EXEC_ebreakreq = ap_uint<32>(0);
				genpstage_EXEC_csrreq = ap_uint<32>(0);
				genpstage_EXEC_alu_req = ap_uint<32>(0);
				genpstage_EXEC_mem_req = ap_uint<32>(0);
				gen588_cyclix_var = ~genpstage_EXEC_genpctrl_stalled_glbl;
				gen589_cyclix_var = gen588_cyclix_var;
				if (gen589_cyclix_var) {
					gen590_cyclix_var = genpstage_EXEC_genpctrl_active_glbl;
					if (gen590_cyclix_var) {
						genpsticky_glbl_MIRQEN = ap_uint<32>(0);
					}
				}
				gen591_cyclix_var = ~genpstage_EXEC_genpctrl_stalled_glbl;
				gen592_cyclix_var = gen591_cyclix_var;
				if (gen592_cyclix_var) {
					gen593_cyclix_var = genpstage_EXEC_genpctrl_active_glbl;
					if (gen593_cyclix_var) {
						genpsticky_glbl_CSR_MCAUSE = genpstage_EXEC_irq_mcause;
					}
				}
				gen594_cyclix_var = ~genpstage_EXEC_genpctrl_stalled_glbl;
				gen595_cyclix_var = gen594_cyclix_var;
				if (gen595_cyclix_var) {
					gen596_cyclix_var = genpstage_EXEC_genpctrl_active_glbl;
					if (gen596_cyclix_var) {
						genpsticky_glbl_MRETADDR = genpstage_EXEC_curinstr_addr;
					}
				}
			}
		}
		gen387_pipex_var = genpstage_EXEC_mret_req;
		gen597_cyclix_var = gen387_pipex_var;
		if (gen597_cyclix_var) {
			gen598_cyclix_var = ~genpstage_EXEC_genpctrl_stalled_glbl;
			gen599_cyclix_var = gen598_cyclix_var;
			if (gen599_cyclix_var) {
				gen600_cyclix_var = genpstage_EXEC_genpctrl_active_glbl;
				if (gen600_cyclix_var) {
					genpsticky_glbl_MIRQEN = ap_uint<32>(1);
				}
			}
		}
		genpstage_EXEC_alu_result_wide = genpstage_EXEC_alu_op1_wide;
		gen388_pipex_var = genpstage_EXEC_alu_req;
		gen601_cyclix_var = gen388_pipex_var;
		if (gen601_cyclix_var) {
			switch (genpstage_EXEC_alu_opcode) {
				case 0:
					gen389_pipex_var = (genpstage_EXEC_alu_op1_wide + genpstage_EXEC_alu_op2_wide);
					genpstage_EXEC_alu_result_wide = gen389_pipex_var;
					break;
				case 1:
					gen390_pipex_var = (genpstage_EXEC_alu_op1_wide - genpstage_EXEC_alu_op2_wide);
					genpstage_EXEC_alu_result_wide = gen390_pipex_var;
					break;
				case 2:
					gen391_pipex_var = (genpstage_EXEC_alu_op1_wide & genpstage_EXEC_alu_op2_wide);
					genpstage_EXEC_alu_result_wide = gen391_pipex_var;
					break;
				case 3:
					gen392_pipex_var = (genpstage_EXEC_alu_op1_wide | genpstage_EXEC_alu_op2_wide);
					genpstage_EXEC_alu_result_wide = gen392_pipex_var;
					break;
				case 4:
					gen393_pipex_var = (genpstage_EXEC_alu_op1_wide << genpstage_EXEC_alu_op2_wide);
					genpstage_EXEC_alu_result_wide = gen393_pipex_var;
					break;
				case 5:
					gen394_pipex_var = genpstage_EXEC_alu_op1_wide.range(31, 0);
					gen395_pipex_var = ap_uint<32>(0).concat((ap_uint<32>)gen394_pipex_var);
					gen396_pipex_var = genpstage_EXEC_alu_op2_wide.range(4, 0);
					gen397_pipex_var = (gen395_pipex_var >> gen396_pipex_var);
					genpstage_EXEC_alu_result_wide = gen397_pipex_var;
					break;
				case 6:
					gen398_pipex_var = genpstage_EXEC_alu_op1_wide.range(31, 0);
					gen399_pipex_var = gen398_pipex_var[31];
					gen400_pipex_var = gen399_pipex_var.concat((ap_uint<63>)gen399_pipex_var.concat((ap_uint<62>)gen399_pipex_var.concat((ap_uint<61>)gen399_pipex_var.concat((ap_uint<60>)gen399_pipex_var.concat((ap_uint<59>)gen399_pipex_var.concat((ap_uint<58>)gen399_pipex_var.concat((ap_uint<57>)gen399_pipex_var.concat((ap_uint<56>)gen399_pipex_var.concat((ap_uint<55>)gen399_pipex_var.concat((ap_uint<54>)gen399_pipex_var.concat((ap_uint<53>)gen399_pipex_var.concat((ap_uint<52>)gen399_pipex_var.concat((ap_uint<51>)gen399_pipex_var.concat((ap_uint<50>)gen399_pipex_var.concat((ap_uint<49>)gen399_pipex_var.concat((ap_uint<48>)gen399_pipex_var.concat((ap_uint<47>)gen399_pipex_var.concat((ap_uint<46>)gen399_pipex_var.concat((ap_uint<45>)gen399_pipex_var.concat((ap_uint<44>)gen399_pipex_var.concat((ap_uint<43>)gen399_pipex_var.concat((ap_uint<42>)gen399_pipex_var.concat((ap_uint<41>)gen399_pipex_var.concat((ap_uint<40>)gen399_pipex_var.concat((ap_uint<39>)gen399_pipex_var.concat((ap_uint<38>)gen399_pipex_var.concat((ap_uint<37>)gen399_pipex_var.concat((ap_uint<36>)gen399_pipex_var.concat((ap_uint<35>)gen399_pipex_var.concat((ap_uint<34>)gen399_pipex_var.concat((ap_uint<33>)gen399_pipex_var.concat((ap_uint<32>)gen398_pipex_var))))))))))))))))))))))))))))))));
					gen401_pipex_var = genpstage_EXEC_alu_op2_wide.range(4, 0);
					gen402_pipex_var = (gen400_pipex_var >> gen401_pipex_var);
					genpstage_EXEC_alu_result_wide = gen402_pipex_var;
					break;
				case 7:
					gen403_pipex_var = (genpstage_EXEC_alu_op1_wide ^ genpstage_EXEC_alu_op2_wide);
					genpstage_EXEC_alu_result_wide = gen403_pipex_var;
					break;
				case 8:
					gen404_pipex_var = ~genpstage_EXEC_alu_op2_wide;
					gen405_pipex_var = (genpstage_EXEC_alu_op1_wide & gen404_pipex_var);
					genpstage_EXEC_alu_result_wide = gen405_pipex_var;
					break;
			}
			gen406_pipex_var = genpstage_EXEC_alu_result_wide.range(31, 0);
			genpstage_EXEC_alu_result = gen406_pipex_var;
			gen407_pipex_var = genpstage_EXEC_alu_result_wide[32];
			genpstage_EXEC_alu_CF = gen407_pipex_var;
			gen408_pipex_var = genpstage_EXEC_alu_result_wide[31];
			genpstage_EXEC_alu_SF = gen408_pipex_var;
			gen409_pipex_var = |genpstage_EXEC_alu_result;
			gen410_pipex_var = ~gen409_pipex_var;
			genpstage_EXEC_alu_ZF = gen410_pipex_var;
			gen411_pipex_var = genpstage_EXEC_alu_op1[31];
			gen412_pipex_var = ~gen411_pipex_var;
			gen413_pipex_var = genpstage_EXEC_alu_op2[31];
			gen414_pipex_var = ~gen413_pipex_var;
			gen415_pipex_var = genpstage_EXEC_alu_result[31];
			gen416_pipex_var = (gen414_pipex_var & gen415_pipex_var);
			gen417_pipex_var = (gen412_pipex_var & gen416_pipex_var);
			gen418_pipex_var = genpstage_EXEC_alu_op1[31];
			gen419_pipex_var = genpstage_EXEC_alu_op2[31];
			gen420_pipex_var = genpstage_EXEC_alu_result[31];
			gen421_pipex_var = ~gen420_pipex_var;
			gen422_pipex_var = (gen419_pipex_var & gen421_pipex_var);
			gen423_pipex_var = (gen418_pipex_var & gen422_pipex_var);
			gen424_pipex_var = (gen417_pipex_var | gen423_pipex_var);
			genpstage_EXEC_alu_OF = gen424_pipex_var;
			gen425_pipex_var = genpstage_EXEC_alu_unsigned;
			gen602_cyclix_var = gen425_pipex_var;
			if (gen602_cyclix_var) {
				genpstage_EXEC_alu_overflow = genpstage_EXEC_alu_CF;
			}
			gen426_pipex_var = ap_uint<1>(0);
			gen426_pipex_var = (gen426_pipex_var || gen425_pipex_var);
			gen426_pipex_var = !gen426_pipex_var;
			gen603_cyclix_var = gen426_pipex_var;
			if (gen603_cyclix_var) {
				genpstage_EXEC_alu_overflow = genpstage_EXEC_alu_OF;
			}
		}
		switch (genpstage_EXEC_rd_source) {
			case 0:
				genpstage_EXEC_rd_wdata = genpstage_EXEC_immediate;
				genpstage_EXEC_rd_rdy = ap_uint<32>(1);
				break;
			case 1:
				genpstage_EXEC_rd_wdata = genpstage_EXEC_alu_result;
				genpstage_EXEC_rd_rdy = ap_uint<32>(1);
				break;
			case 2:
				genpstage_EXEC_rd_wdata = genpstage_EXEC_alu_CF;
				genpstage_EXEC_rd_rdy = ap_uint<32>(1);
				break;
			case 3:
				genpstage_EXEC_rd_wdata = genpstage_EXEC_alu_OF;
				genpstage_EXEC_rd_rdy = ap_uint<32>(1);
				break;
			case 4:
				genpstage_EXEC_rd_wdata = genpstage_EXEC_nextinstr_addr;
				genpstage_EXEC_rd_rdy = ap_uint<32>(1);
				break;
			case 6:
				genpstage_EXEC_rd_wdata = genpstage_EXEC_csr_rdata;
				genpstage_EXEC_rd_rdy = ap_uint<32>(1);
				break;
		}
		gen604_cyclix_var = ~genpstage_MEM_genpctrl_rdy;
		gen605_cyclix_var = gen604_cyclix_var;
		if (gen605_cyclix_var) {
			genpstage_EXEC_genpctrl_stalled_glbl = (genpstage_EXEC_genpctrl_stalled_glbl | genpstage_EXEC_genpctrl_active_glbl);
			genpstage_EXEC_genpctrl_active_glbl = ap_uint<32>(0);
			gen606_cyclix_var = genpstage_EXEC_genpctrl_nevictable;
			if (gen606_cyclix_var) {
				genpstage_EXEC_genpctrl_occupied = (genpstage_EXEC_genpctrl_active_glbl | genpstage_EXEC_genpctrl_killed_glbl);
				gen607_cyclix_var = genpstage_EXEC_genpctrl_occupied;
				if (gen607_cyclix_var) {
					genpstage_EXEC_genpctrl_stalled_glbl = (genpstage_EXEC_genpctrl_stalled_glbl | ap_uint<32>(1));
				}
			}
		}
		gen608_cyclix_var = genpstage_EXEC_genpctrl_stalled_glbl;
		if (gen608_cyclix_var) {
			genpstage_EXEC_genpctrl_finish = ap_uint<32>(0);
			genpstage_EXEC_genpctrl_succ = ap_uint<32>(0);
		}
		gen609_cyclix_var = ap_uint<1>(0);
		gen609_cyclix_var = (gen609_cyclix_var || gen608_cyclix_var);
		gen609_cyclix_var = !gen609_cyclix_var;
		if (gen609_cyclix_var) {
			genpstage_EXEC_genpctrl_finish = genpstage_EXEC_genpctrl_occupied;
			genpstage_EXEC_genpctrl_succ = genpstage_EXEC_genpctrl_active_glbl;
		}
		gen610_cyclix_var = genpstage_EXEC_genpctrl_finish;
		if (gen610_cyclix_var) {
			gen611_cyclix_var = genpstage_MEM_genpctrl_rdy;
			if (gen611_cyclix_var) {
				genpstage_MEM_jump_req_genglbl = genpstage_EXEC_jump_req;
				genpstage_MEM_rd_req_genglbl = genpstage_EXEC_rd_req;
				genpstage_MEM_rd_addr_genglbl = genpstage_EXEC_rd_addr;
				genpstage_MEM_rd_rdy_genglbl = genpstage_EXEC_rd_rdy;
				genpstage_MEM_rd_wdata_genglbl = genpstage_EXEC_rd_wdata;
				genpstage_MEM_curinstr_addr_genglbl = genpstage_EXEC_curinstr_addr;
				genpstage_MEM_immediate_genglbl = genpstage_EXEC_immediate;
				genpstage_MEM_jump_src_genglbl = genpstage_EXEC_jump_src;
				genpstage_MEM_alu_result_genglbl = genpstage_EXEC_alu_result;
				genpstage_MEM_jump_req_cond_genglbl = genpstage_EXEC_jump_req_cond;
				genpstage_MEM_funct3_genglbl = genpstage_EXEC_funct3;
				genpstage_MEM_alu_ZF_genglbl = genpstage_EXEC_alu_ZF;
				genpstage_MEM_alu_CF_genglbl = genpstage_EXEC_alu_CF;
				genpstage_MEM_rs2_rdata = genpstage_EXEC_rs2_rdata;
				genpstage_MEM_mem_req_genglbl = genpstage_EXEC_mem_req;
				genpstage_MEM_mem_cmd_genglbl = genpstage_EXEC_mem_cmd;
				genpstage_MEM_rd_source_genglbl = genpstage_EXEC_rd_source;
				genpstage_MEM_genpctrl_active_glbl = genpstage_EXEC_genpctrl_active_glbl;
				genpstage_MEM_genpctrl_killed_glbl = genpstage_EXEC_genpctrl_killed_glbl;
				genpstage_MEM_genpctrl_stalled_glbl = ap_uint<32>(0);
			}
			genpstage_EXEC_genpctrl_active_glbl = ap_uint<32>(0);
			genpstage_EXEC_genpctrl_killed_glbl = ap_uint<32>(0);
			genpstage_EXEC_genpctrl_stalled_glbl = ap_uint<32>(0);
		}
		gen612_cyclix_var = ~genpstage_EXEC_genpctrl_stalled_glbl;
		genpstage_EXEC_genpctrl_rdy = gen612_cyclix_var;
		genpstage_EXEC_genpctrl_working = (genpstage_EXEC_genpctrl_succ | genpstage_EXEC_genpctrl_stalled_glbl);
		genpstage_IDECODE_genpctrl_succ = ap_uint<32>(0);
		genpstage_IDECODE_genpctrl_working = ap_uint<32>(0);
		gen613_cyclix_var = genpstage_IDECODE_genpctrl_stalled_glbl;
		if (gen613_cyclix_var) {
			genpstage_IDECODE_genpctrl_new = ap_uint<32>(0);
			genpstage_IDECODE_genpctrl_stalled_glbl = ap_uint<32>(0);
			gen614_cyclix_var = !genpstage_IDECODE_genpctrl_killed_glbl;
			genpstage_IDECODE_genpctrl_active_glbl = gen614_cyclix_var;
		}
		gen615_cyclix_var = ap_uint<1>(0);
		gen615_cyclix_var = (gen615_cyclix_var || gen613_cyclix_var);
		gen615_cyclix_var = !gen615_cyclix_var;
		if (gen615_cyclix_var) {
			genpstage_IDECODE_genpctrl_new = (genpstage_IDECODE_genpctrl_active_glbl || genpstage_IDECODE_genpctrl_killed_glbl);
		}
		genpstage_IDECODE_genpctrl_finish = ap_uint<32>(0);
		genpstage_IDECODE_genpctrl_flushreq = ap_uint<32>(0);
		genpstage_IDECODE_genpctrl_nevictable = ap_uint<32>(0);
		genpstage_IDECODE_genpctrl_occupied = (genpstage_IDECODE_genpctrl_active_glbl | genpstage_IDECODE_genpctrl_killed_glbl);
		genpstage_IDECODE_curinstr_addr = genpstage_IDECODE_curinstr_addr_genglbl;
		genpstage_IDECODE_nextinstr_addr = genpstage_IDECODE_nextinstr_addr_genglbl;
		genpstage_IDECODE_genpctrl_flushreq = (genpstage_IDECODE_genpctrl_flushreq | genpstage_EXEC_genpctrl_flushreq);
		gen616_cyclix_var = genpstage_IDECODE_genpctrl_occupied;
		if (gen616_cyclix_var) {
			gen617_cyclix_var = genpstage_IDECODE_genpctrl_new;
			if (gen617_cyclix_var) {
				genpstage_IDECODE_rs1_rdata = ap_uint<32>(0);
				genpstage_IDECODE_rs2_rdata = ap_uint<32>(0);
			}
			gen618_cyclix_var = genpstage_IDECODE_genmcopipe_handle_instr_mem_genvar_rdreq_pending;
			if (gen618_cyclix_var) {
				gen619_cyclix_var = (genpstage_IDECODE_genmcopipe_handle_instr_mem_genvar_if_id == ap_uint<1>(0));
				gen620_cyclix_var = gen619_cyclix_var;
				if (gen620_cyclix_var) {
					gen621_cyclix_var = (genpstage_IDECODE_genmcopipe_handle_instr_mem_genvar_tid == genmcopipe_instr_mem_rd_ptr);
					gen622_cyclix_var = gen621_cyclix_var;
					if (gen622_cyclix_var) {
						gen623_cyclix_var = genmcopipe_instr_mem_resp.read_nb(gen460_pipex_mcopipe_rdata);
						gen624_cyclix_var = gen623_cyclix_var;
						if (gen624_cyclix_var) {
							genpstage_IDECODE_genmcopipe_handle_instr_mem_genvar_rdreq_pending = ap_uint<32>(0);
							genpstage_IDECODE_genmcopipe_handle_instr_mem_genvar_resp_done = ap_uint<32>(1);
							genpstage_IDECODE_genmcopipe_handle_instr_mem_genvar_rdata = gen460_pipex_mcopipe_rdata;
							genmcopipe_instr_mem_rd_done = ap_uint<32>(1);
						}
					}
				}
			}
			gen461_pipex_genpstage_IDECODE_mcopipe_rdreq_inprogress = ap_uint<32>(0);
			gen461_pipex_genpstage_IDECODE_mcopipe_rdreq_inprogress = (gen461_pipex_genpstage_IDECODE_mcopipe_rdreq_inprogress || genpstage_IDECODE_genmcopipe_handle_instr_mem_genvar_rdreq_pending);
			gen625_cyclix_var = genpstage_IDECODE_genpctrl_flushreq;
			if (gen625_cyclix_var) {
				gen626_cyclix_var = genpstage_IDECODE_genpctrl_active_glbl;
				if (gen626_cyclix_var) {
					genpstage_IDECODE_genpctrl_active_glbl = ap_uint<32>(0);
					genpstage_IDECODE_genpctrl_killed_glbl = ap_uint<32>(1);
				}
			}
		}
		gen627_cyclix_var = ap_uint<1>(0);
		gen627_cyclix_var = (gen627_cyclix_var || gen616_cyclix_var);
		gen627_cyclix_var = !gen627_cyclix_var;
		if (gen627_cyclix_var) {
			genpstage_IDECODE_genmcopipe_handle_instr_mem_genvar_resp_done = ap_uint<32>(0);
			genpstage_IDECODE_genmcopipe_handle_instr_mem_genvar_rdreq_pending = ap_uint<32>(0);
		}
		gen628_cyclix_var = genpstage_IDECODE_genmcopipe_handle_instr_mem_genvar_resp_done;
		if (gen628_cyclix_var) {
			genpstage_IDECODE_instr_code = genpstage_IDECODE_genmcopipe_handle_instr_mem_genvar_rdata;
		}
		gen239_pipex_var = genpstage_IDECODE_genmcopipe_handle_instr_mem_genvar_resp_done;
		gen240_pipex_var = ~gen239_pipex_var;
		gen241_pipex_var = gen240_pipex_var;
		gen629_cyclix_var = gen241_pipex_var;
		if (gen629_cyclix_var) {
			genpstage_IDECODE_genpctrl_stalled_glbl = (genpstage_IDECODE_genpctrl_stalled_glbl | genpstage_IDECODE_genpctrl_active_glbl);
			genpstage_IDECODE_genpctrl_active_glbl = ap_uint<32>(0);
		}
		gen242_pipex_var = genpstage_IDECODE_instr_code.range(6, 0);
		genpstage_IDECODE_opcode = gen242_pipex_var;
		genpstage_IDECODE_alu_unsigned = ap_uint<32>(0);
		gen243_pipex_var = genpstage_IDECODE_instr_code.range(19, 15);
		genpstage_IDECODE_rs1_addr = gen243_pipex_var;
		gen244_pipex_var = genpstage_IDECODE_instr_code.range(24, 20);
		genpstage_IDECODE_rs2_addr = gen244_pipex_var;
		gen245_pipex_var = genpstage_IDECODE_instr_code.range(11, 7);
		genpstage_IDECODE_rd_addr = gen245_pipex_var;
		gen246_pipex_var = genpstage_IDECODE_instr_code.range(14, 12);
		genpstage_IDECODE_funct3 = gen246_pipex_var;
		gen247_pipex_var = genpstage_IDECODE_instr_code.range(31, 25);
		genpstage_IDECODE_funct7 = gen247_pipex_var;
		gen248_pipex_var = genpstage_IDECODE_instr_code.range(24, 20);
		genpstage_IDECODE_shamt = gen248_pipex_var;
		gen249_pipex_var = genpstage_IDECODE_instr_code.range(27, 24);
		genpstage_IDECODE_pred = gen249_pipex_var;
		gen250_pipex_var = genpstage_IDECODE_instr_code.range(23, 20);
		genpstage_IDECODE_succ = gen250_pipex_var;
		gen251_pipex_var = genpstage_IDECODE_instr_code.range(31, 20);
		genpstage_IDECODE_csrnum = gen251_pipex_var;
		gen252_pipex_var = genpstage_IDECODE_instr_code.range(19, 15);
		genpstage_IDECODE_zimm = gen252_pipex_var;
		gen253_pipex_var = genpstage_IDECODE_instr_code.range(31, 20);
		gen254_pipex_var = gen253_pipex_var[31];
		gen255_pipex_var = gen254_pipex_var.concat((ap_uint<31>)gen254_pipex_var.concat((ap_uint<30>)gen254_pipex_var.concat((ap_uint<29>)gen254_pipex_var.concat((ap_uint<28>)gen254_pipex_var.concat((ap_uint<27>)gen254_pipex_var.concat((ap_uint<26>)gen254_pipex_var.concat((ap_uint<25>)gen254_pipex_var.concat((ap_uint<24>)gen254_pipex_var.concat((ap_uint<23>)gen254_pipex_var.concat((ap_uint<22>)gen254_pipex_var.concat((ap_uint<21>)gen254_pipex_var.concat((ap_uint<20>)gen254_pipex_var.concat((ap_uint<19>)gen254_pipex_var.concat((ap_uint<18>)gen254_pipex_var.concat((ap_uint<17>)gen254_pipex_var.concat((ap_uint<16>)gen254_pipex_var.concat((ap_uint<15>)gen254_pipex_var.concat((ap_uint<14>)gen254_pipex_var.concat((ap_uint<13>)gen254_pipex_var.concat((ap_uint<12>)gen253_pipex_var))))))))))))))))))));
		genpstage_IDECODE_immediate_I = gen255_pipex_var;
		gen256_pipex_var = genpstage_IDECODE_instr_code.range(31, 25);
		gen257_pipex_var = genpstage_IDECODE_instr_code.range(11, 7);
		gen258_pipex_var = gen256_pipex_var.concat((ap_uint<5>)gen257_pipex_var);
		gen259_pipex_var = gen258_pipex_var[11];
		gen260_pipex_var = gen259_pipex_var.concat((ap_uint<31>)gen259_pipex_var.concat((ap_uint<30>)gen259_pipex_var.concat((ap_uint<29>)gen259_pipex_var.concat((ap_uint<28>)gen259_pipex_var.concat((ap_uint<27>)gen259_pipex_var.concat((ap_uint<26>)gen259_pipex_var.concat((ap_uint<25>)gen259_pipex_var.concat((ap_uint<24>)gen259_pipex_var.concat((ap_uint<23>)gen259_pipex_var.concat((ap_uint<22>)gen259_pipex_var.concat((ap_uint<21>)gen259_pipex_var.concat((ap_uint<20>)gen259_pipex_var.concat((ap_uint<19>)gen259_pipex_var.concat((ap_uint<18>)gen259_pipex_var.concat((ap_uint<17>)gen259_pipex_var.concat((ap_uint<16>)gen259_pipex_var.concat((ap_uint<15>)gen259_pipex_var.concat((ap_uint<14>)gen259_pipex_var.concat((ap_uint<13>)gen259_pipex_var.concat((ap_uint<12>)gen258_pipex_var))))))))))))))))))));
		genpstage_IDECODE_immediate_S = gen260_pipex_var;
		gen261_pipex_var = genpstage_IDECODE_instr_code[31];
		gen262_pipex_var = genpstage_IDECODE_instr_code[7];
		gen263_pipex_var = genpstage_IDECODE_instr_code.range(30, 25);
		gen264_pipex_var = genpstage_IDECODE_instr_code.range(11, 8);
		gen265_pipex_var = gen261_pipex_var.concat((ap_uint<12>)gen262_pipex_var.concat((ap_uint<11>)gen263_pipex_var.concat((ap_uint<5>)gen264_pipex_var.concat((ap_uint<1>)ap_uint<1>(0)))));
		gen266_pipex_var = gen265_pipex_var[12];
		gen267_pipex_var = gen266_pipex_var.concat((ap_uint<31>)gen266_pipex_var.concat((ap_uint<30>)gen266_pipex_var.concat((ap_uint<29>)gen266_pipex_var.concat((ap_uint<28>)gen266_pipex_var.concat((ap_uint<27>)gen266_pipex_var.concat((ap_uint<26>)gen266_pipex_var.concat((ap_uint<25>)gen266_pipex_var.concat((ap_uint<24>)gen266_pipex_var.concat((ap_uint<23>)gen266_pipex_var.concat((ap_uint<22>)gen266_pipex_var.concat((ap_uint<21>)gen266_pipex_var.concat((ap_uint<20>)gen266_pipex_var.concat((ap_uint<19>)gen266_pipex_var.concat((ap_uint<18>)gen266_pipex_var.concat((ap_uint<17>)gen266_pipex_var.concat((ap_uint<16>)gen266_pipex_var.concat((ap_uint<15>)gen266_pipex_var.concat((ap_uint<14>)gen266_pipex_var.concat((ap_uint<13>)gen265_pipex_var)))))))))))))))))));
		genpstage_IDECODE_immediate_B = gen267_pipex_var;
		gen268_pipex_var = genpstage_IDECODE_instr_code.range(31, 12);
		gen269_pipex_var = gen268_pipex_var.concat((ap_uint<12>)ap_uint<12>(0));
		genpstage_IDECODE_immediate_U = gen269_pipex_var;
		gen270_pipex_var = genpstage_IDECODE_instr_code[31];
		gen271_pipex_var = genpstage_IDECODE_instr_code.range(19, 12);
		gen272_pipex_var = genpstage_IDECODE_instr_code[20];
		gen273_pipex_var = genpstage_IDECODE_instr_code.range(30, 21);
		gen274_pipex_var = gen270_pipex_var.concat((ap_uint<20>)gen271_pipex_var.concat((ap_uint<12>)gen272_pipex_var.concat((ap_uint<11>)gen273_pipex_var.concat((ap_uint<1>)ap_uint<1>(0)))));
		gen275_pipex_var = gen274_pipex_var[20];
		gen276_pipex_var = gen275_pipex_var.concat((ap_uint<31>)gen275_pipex_var.concat((ap_uint<30>)gen275_pipex_var.concat((ap_uint<29>)gen275_pipex_var.concat((ap_uint<28>)gen275_pipex_var.concat((ap_uint<27>)gen275_pipex_var.concat((ap_uint<26>)gen275_pipex_var.concat((ap_uint<25>)gen275_pipex_var.concat((ap_uint<24>)gen275_pipex_var.concat((ap_uint<23>)gen275_pipex_var.concat((ap_uint<22>)gen275_pipex_var.concat((ap_uint<21>)gen274_pipex_var)))))))))));
		genpstage_IDECODE_immediate_J = gen276_pipex_var;
		switch (genpstage_IDECODE_opcode) {
			case 55:
				genpstage_IDECODE_op1_source = ap_uint<32>(1);
				genpstage_IDECODE_rd_req = ap_uint<32>(1);
				genpstage_IDECODE_rd_source = ap_uint<32>(0);
				genpstage_IDECODE_immediate = genpstage_IDECODE_immediate_U;
				break;
			case 23:
				genpstage_IDECODE_op1_source = ap_uint<32>(2);
				genpstage_IDECODE_op2_source = ap_uint<32>(1);
				genpstage_IDECODE_alu_req = ap_uint<32>(1);
				genpstage_IDECODE_alu_opcode = ap_uint<32>(0);
				genpstage_IDECODE_rd_req = ap_uint<32>(1);
				genpstage_IDECODE_rd_source = ap_uint<32>(1);
				genpstage_IDECODE_immediate = genpstage_IDECODE_immediate_U;
				break;
			case 111:
				genpstage_IDECODE_op1_source = ap_uint<32>(2);
				genpstage_IDECODE_op2_source = ap_uint<32>(1);
				genpstage_IDECODE_alu_req = ap_uint<32>(1);
				genpstage_IDECODE_alu_opcode = ap_uint<32>(0);
				genpstage_IDECODE_rd_req = ap_uint<32>(1);
				genpstage_IDECODE_rd_source = ap_uint<32>(4);
				genpstage_IDECODE_jump_req = ap_uint<32>(1);
				genpstage_IDECODE_jump_src = ap_uint<32>(1);
				genpstage_IDECODE_immediate = genpstage_IDECODE_immediate_J;
				break;
			case 103:
				genpstage_IDECODE_rs1_req = ap_uint<32>(1);
				genpstage_IDECODE_op1_source = ap_uint<32>(0);
				genpstage_IDECODE_op2_source = ap_uint<32>(1);
				genpstage_IDECODE_alu_req = ap_uint<32>(1);
				genpstage_IDECODE_alu_opcode = ap_uint<32>(0);
				genpstage_IDECODE_rd_req = ap_uint<32>(1);
				genpstage_IDECODE_rd_source = ap_uint<32>(4);
				genpstage_IDECODE_jump_req = ap_uint<32>(1);
				genpstage_IDECODE_jump_src = ap_uint<32>(1);
				genpstage_IDECODE_immediate = genpstage_IDECODE_immediate_I;
				break;
			case 99:
				genpstage_IDECODE_rs1_req = ap_uint<32>(1);
				genpstage_IDECODE_rs2_req = ap_uint<32>(1);
				genpstage_IDECODE_alu_req = ap_uint<32>(1);
				genpstage_IDECODE_alu_opcode = ap_uint<32>(1);
				genpstage_IDECODE_jump_req_cond = ap_uint<32>(1);
				genpstage_IDECODE_jump_src = ap_uint<32>(1);
				genpstage_IDECODE_immediate = genpstage_IDECODE_immediate_B;
				gen277_pipex_var = (genpstage_IDECODE_funct3 == ap_uint<32>(6));
				gen278_pipex_var = (genpstage_IDECODE_funct3 == ap_uint<32>(7));
				gen279_pipex_var = (gen277_pipex_var | gen278_pipex_var);
				gen280_pipex_var = gen279_pipex_var;
				gen630_cyclix_var = gen280_pipex_var;
				if (gen630_cyclix_var) {
					genpstage_IDECODE_alu_unsigned = ap_uint<32>(1);
				}
				break;
			case 3:
				genpstage_IDECODE_rs1_req = ap_uint<32>(1);
				genpstage_IDECODE_op1_source = ap_uint<32>(0);
				genpstage_IDECODE_op2_source = ap_uint<32>(1);
				genpstage_IDECODE_rd_req = ap_uint<32>(1);
				genpstage_IDECODE_rd_source = ap_uint<32>(5);
				genpstage_IDECODE_alu_req = ap_uint<32>(1);
				genpstage_IDECODE_mem_req = ap_uint<32>(1);
				genpstage_IDECODE_mem_cmd = ap_uint<32>(0);
				genpstage_IDECODE_immediate = genpstage_IDECODE_immediate_I;
				break;
			case 35:
				genpstage_IDECODE_rs1_req = ap_uint<32>(1);
				genpstage_IDECODE_rs2_req = ap_uint<32>(1);
				genpstage_IDECODE_op1_source = ap_uint<32>(0);
				genpstage_IDECODE_op2_source = ap_uint<32>(1);
				genpstage_IDECODE_alu_req = ap_uint<32>(1);
				genpstage_IDECODE_mem_req = ap_uint<32>(1);
				genpstage_IDECODE_mem_cmd = ap_uint<32>(1);
				genpstage_IDECODE_immediate = genpstage_IDECODE_immediate_S;
				break;
			case 19:
				genpstage_IDECODE_rs1_req = ap_uint<32>(1);
				genpstage_IDECODE_op1_source = ap_uint<32>(0);
				genpstage_IDECODE_op2_source = ap_uint<32>(1);
				genpstage_IDECODE_rd_req = ap_uint<32>(1);
				genpstage_IDECODE_immediate = genpstage_IDECODE_immediate_I;
				genpstage_IDECODE_alu_req = ap_uint<32>(1);
				switch (genpstage_IDECODE_funct3) {
					case 0:
						genpstage_IDECODE_alu_opcode = ap_uint<32>(0);
						genpstage_IDECODE_rd_source = ap_uint<32>(1);
						break;
					case 1:
						genpstage_IDECODE_alu_opcode = ap_uint<32>(4);
						genpstage_IDECODE_rd_source = ap_uint<32>(1);
						gen281_pipex_var = genpstage_IDECODE_instr_code.range(24, 20);
						gen282_pipex_var = ap_uint<27>(0).concat((ap_uint<5>)gen281_pipex_var);
						genpstage_IDECODE_immediate = gen282_pipex_var;
						break;
					case 2:
						genpstage_IDECODE_alu_opcode = ap_uint<32>(1);
						genpstage_IDECODE_rd_source = ap_uint<32>(2);
						break;
					case 3:
						genpstage_IDECODE_alu_opcode = ap_uint<32>(1);
						genpstage_IDECODE_alu_unsigned = ap_uint<32>(1);
						genpstage_IDECODE_rd_source = ap_uint<32>(2);
						break;
					case 4:
						genpstage_IDECODE_alu_opcode = ap_uint<32>(7);
						genpstage_IDECODE_rd_source = ap_uint<32>(1);
						break;
					case 5:
						gen283_pipex_var = genpstage_IDECODE_instr_code[30];
						gen284_pipex_var = gen283_pipex_var;
						gen631_cyclix_var = gen284_pipex_var;
						if (gen631_cyclix_var) {
							genpstage_IDECODE_alu_opcode = ap_uint<32>(6);
						}
						gen285_pipex_var = ap_uint<1>(0);
						gen285_pipex_var = (gen285_pipex_var || gen284_pipex_var);
						gen285_pipex_var = !gen285_pipex_var;
						gen632_cyclix_var = gen285_pipex_var;
						if (gen632_cyclix_var) {
							genpstage_IDECODE_alu_opcode = ap_uint<32>(5);
						}
						genpstage_IDECODE_rd_source = ap_uint<32>(1);
						gen286_pipex_var = genpstage_IDECODE_instr_code.range(24, 20);
						gen287_pipex_var = ap_uint<27>(0).concat((ap_uint<5>)gen286_pipex_var);
						genpstage_IDECODE_immediate = gen287_pipex_var;
						break;
					case 6:
						genpstage_IDECODE_alu_opcode = ap_uint<32>(3);
						genpstage_IDECODE_rd_source = ap_uint<32>(1);
						break;
					case 7:
						genpstage_IDECODE_alu_opcode = ap_uint<32>(2);
						genpstage_IDECODE_rd_source = ap_uint<32>(1);
						break;
				}
				break;
			case 51:
				genpstage_IDECODE_rs1_req = ap_uint<32>(1);
				genpstage_IDECODE_rs2_req = ap_uint<32>(1);
				genpstage_IDECODE_op1_source = ap_uint<32>(0);
				genpstage_IDECODE_op2_source = ap_uint<32>(0);
				genpstage_IDECODE_rd_req = ap_uint<32>(1);
				genpstage_IDECODE_rd_source = ap_uint<32>(1);
				genpstage_IDECODE_alu_req = ap_uint<32>(1);
				switch (genpstage_IDECODE_funct3) {
					case 0:
						gen288_pipex_var = genpstage_IDECODE_instr_code[30];
						gen289_pipex_var = gen288_pipex_var;
						gen633_cyclix_var = gen289_pipex_var;
						if (gen633_cyclix_var) {
							genpstage_IDECODE_alu_opcode = ap_uint<32>(1);
						}
						gen290_pipex_var = ap_uint<1>(0);
						gen290_pipex_var = (gen290_pipex_var || gen289_pipex_var);
						gen290_pipex_var = !gen290_pipex_var;
						gen634_cyclix_var = gen290_pipex_var;
						if (gen634_cyclix_var) {
							genpstage_IDECODE_alu_opcode = ap_uint<32>(0);
						}
						genpstage_IDECODE_rd_source = ap_uint<32>(1);
						break;
					case 1:
						genpstage_IDECODE_alu_opcode = ap_uint<32>(4);
						genpstage_IDECODE_rd_source = ap_uint<32>(1);
						break;
					case 2:
						genpstage_IDECODE_alu_opcode = ap_uint<32>(1);
						genpstage_IDECODE_rd_source = ap_uint<32>(2);
						break;
					case 3:
						genpstage_IDECODE_alu_opcode = ap_uint<32>(1);
						genpstage_IDECODE_alu_unsigned = ap_uint<32>(1);
						genpstage_IDECODE_rd_source = ap_uint<32>(2);
						break;
					case 4:
						genpstage_IDECODE_alu_opcode = ap_uint<32>(7);
						genpstage_IDECODE_rd_source = ap_uint<32>(1);
						break;
					case 5:
						gen291_pipex_var = genpstage_IDECODE_instr_code[30];
						gen292_pipex_var = gen291_pipex_var;
						gen635_cyclix_var = gen292_pipex_var;
						if (gen635_cyclix_var) {
							genpstage_IDECODE_alu_opcode = ap_uint<32>(6);
						}
						gen293_pipex_var = ap_uint<1>(0);
						gen293_pipex_var = (gen293_pipex_var || gen292_pipex_var);
						gen293_pipex_var = !gen293_pipex_var;
						gen636_cyclix_var = gen293_pipex_var;
						if (gen636_cyclix_var) {
							genpstage_IDECODE_alu_opcode = ap_uint<32>(5);
						}
						genpstage_IDECODE_rd_source = ap_uint<32>(1);
						break;
					case 6:
						genpstage_IDECODE_alu_opcode = ap_uint<32>(3);
						genpstage_IDECODE_rd_source = ap_uint<32>(1);
						break;
					case 7:
						genpstage_IDECODE_alu_opcode = ap_uint<32>(2);
						genpstage_IDECODE_rd_source = ap_uint<32>(1);
						break;
				}
				break;
			case 15:
				genpstage_IDECODE_fencereq = ap_uint<32>(1);
				break;
			case 115:
				switch (genpstage_IDECODE_funct3) {
					case 0:
						gen294_pipex_var = genpstage_IDECODE_instr_code[20];
						gen295_pipex_var = gen294_pipex_var;
						gen637_cyclix_var = gen295_pipex_var;
						if (gen637_cyclix_var) {
							genpstage_IDECODE_ebreakreq = ap_uint<32>(1);
						}
						gen296_pipex_var = ap_uint<1>(0);
						gen296_pipex_var = (gen296_pipex_var || gen295_pipex_var);
						gen296_pipex_var = !gen296_pipex_var;
						gen638_cyclix_var = gen296_pipex_var;
						if (gen638_cyclix_var) {
							genpstage_IDECODE_ecallreq = ap_uint<32>(1);
						}
						break;
					case 1:
						genpstage_IDECODE_csrreq = ap_uint<32>(1);
						genpstage_IDECODE_rs1_req = ap_uint<32>(1);
						genpstage_IDECODE_rd_req = ap_uint<32>(1);
						genpstage_IDECODE_rd_source = ap_uint<32>(6);
						genpstage_IDECODE_op1_source = ap_uint<32>(0);
						genpstage_IDECODE_op2_source = ap_uint<32>(2);
						break;
					case 2:
						genpstage_IDECODE_csrreq = ap_uint<32>(1);
						genpstage_IDECODE_rs1_req = ap_uint<32>(1);
						genpstage_IDECODE_rd_req = ap_uint<32>(1);
						genpstage_IDECODE_rd_source = ap_uint<32>(6);
						genpstage_IDECODE_alu_req = ap_uint<32>(1);
						genpstage_IDECODE_alu_opcode = ap_uint<32>(3);
						genpstage_IDECODE_op1_source = ap_uint<32>(0);
						genpstage_IDECODE_op2_source = ap_uint<32>(2);
						break;
					case 3:
						genpstage_IDECODE_csrreq = ap_uint<32>(1);
						genpstage_IDECODE_rs1_req = ap_uint<32>(1);
						genpstage_IDECODE_rd_req = ap_uint<32>(1);
						genpstage_IDECODE_rd_source = ap_uint<32>(6);
						genpstage_IDECODE_alu_req = ap_uint<32>(1);
						genpstage_IDECODE_alu_opcode = ap_uint<32>(8);
						genpstage_IDECODE_op1_source = ap_uint<32>(0);
						genpstage_IDECODE_op2_source = ap_uint<32>(2);
						break;
					case 5:
						genpstage_IDECODE_csrreq = ap_uint<32>(1);
						genpstage_IDECODE_rd_req = ap_uint<32>(1);
						genpstage_IDECODE_op1_source = ap_uint<32>(1);
						genpstage_IDECODE_op2_source = ap_uint<32>(2);
						gen297_pipex_var = ap_uint<27>(0).concat((ap_uint<5>)genpstage_IDECODE_zimm);
						genpstage_IDECODE_immediate = gen297_pipex_var;
						break;
					case 6:
						genpstage_IDECODE_csrreq = ap_uint<32>(1);
						genpstage_IDECODE_rd_req = ap_uint<32>(1);
						genpstage_IDECODE_rd_source = ap_uint<32>(6);
						genpstage_IDECODE_alu_req = ap_uint<32>(1);
						genpstage_IDECODE_alu_opcode = ap_uint<32>(8);
						genpstage_IDECODE_op1_source = ap_uint<32>(1);
						genpstage_IDECODE_op2_source = ap_uint<32>(2);
						gen298_pipex_var = ap_uint<27>(0).concat((ap_uint<5>)genpstage_IDECODE_zimm);
						genpstage_IDECODE_immediate = gen298_pipex_var;
						break;
					case 7:
						genpstage_IDECODE_csrreq = ap_uint<32>(1);
						genpstage_IDECODE_rd_req = ap_uint<32>(1);
						genpstage_IDECODE_rd_source = ap_uint<32>(6);
						genpstage_IDECODE_alu_req = ap_uint<32>(1);
						genpstage_IDECODE_alu_opcode = ap_uint<32>(8);
						genpstage_IDECODE_op1_source = ap_uint<32>(1);
						genpstage_IDECODE_op2_source = ap_uint<32>(2);
						gen299_pipex_var = ap_uint<27>(0).concat((ap_uint<5>)genpstage_IDECODE_zimm);
						genpstage_IDECODE_immediate = gen299_pipex_var;
						break;
				}
				break;
		}
		gen300_pipex_var = genpstage_IDECODE_mem_req;
		gen639_cyclix_var = gen300_pipex_var;
		if (gen639_cyclix_var) {
			switch (genpstage_IDECODE_funct3) {
				case 0:
					genpstage_IDECODE_mem_be = ap_uint<32>(1);
					break;
				case 1:
					genpstage_IDECODE_mem_be = ap_uint<32>(3);
					break;
				case 2:
					genpstage_IDECODE_mem_be = ap_uint<32>(15);
					break;
				case 4:
					genpstage_IDECODE_mem_be = ap_uint<32>(1);
					break;
				case 5:
					genpstage_IDECODE_mem_be = ap_uint<32>(3);
					break;
			}
		}
		gen301_pipex_var = (genpstage_IDECODE_instr_code == ap_uint<32>(807403635));
		gen302_pipex_var = gen301_pipex_var;
		gen640_cyclix_var = gen302_pipex_var;
		if (gen640_cyclix_var) {
			genpstage_IDECODE_mret_req = ap_uint<32>(1);
			genpstage_IDECODE_jump_req = ap_uint<32>(1);
			genpstage_IDECODE_jump_req_cond = ap_uint<32>(0);
			genpstage_IDECODE_jump_src = ap_uint<32>(0);
			genpstage_IDECODE_immediate = genpsticky_glbl_MRETADDR;
		}
		gen303_pipex_var = (genpstage_IDECODE_rd_addr == ap_uint<32>(0));
		gen304_pipex_var = gen303_pipex_var;
		gen641_cyclix_var = gen304_pipex_var;
		if (gen641_cyclix_var) {
			genpstage_IDECODE_rd_req = ap_uint<32>(0);
		}
		gen642_cyclix_var = genpsticky_glbl_regfile_buf[1];
		gen305_pipex_var[1] = gen642_cyclix_var;
		gen643_cyclix_var = genpsticky_glbl_regfile_buf[2];
		gen305_pipex_var[2] = gen643_cyclix_var;
		gen644_cyclix_var = genpsticky_glbl_regfile_buf[3];
		gen305_pipex_var[3] = gen644_cyclix_var;
		gen645_cyclix_var = genpsticky_glbl_regfile_buf[4];
		gen305_pipex_var[4] = gen645_cyclix_var;
		gen646_cyclix_var = genpsticky_glbl_regfile_buf[5];
		gen305_pipex_var[5] = gen646_cyclix_var;
		gen647_cyclix_var = genpsticky_glbl_regfile_buf[6];
		gen305_pipex_var[6] = gen647_cyclix_var;
		gen648_cyclix_var = genpsticky_glbl_regfile_buf[7];
		gen305_pipex_var[7] = gen648_cyclix_var;
		gen649_cyclix_var = genpsticky_glbl_regfile_buf[8];
		gen305_pipex_var[8] = gen649_cyclix_var;
		gen650_cyclix_var = genpsticky_glbl_regfile_buf[9];
		gen305_pipex_var[9] = gen650_cyclix_var;
		gen651_cyclix_var = genpsticky_glbl_regfile_buf[10];
		gen305_pipex_var[10] = gen651_cyclix_var;
		gen652_cyclix_var = genpsticky_glbl_regfile_buf[11];
		gen305_pipex_var[11] = gen652_cyclix_var;
		gen653_cyclix_var = genpsticky_glbl_regfile_buf[12];
		gen305_pipex_var[12] = gen653_cyclix_var;
		gen654_cyclix_var = genpsticky_glbl_regfile_buf[13];
		gen305_pipex_var[13] = gen654_cyclix_var;
		gen655_cyclix_var = genpsticky_glbl_regfile_buf[14];
		gen305_pipex_var[14] = gen655_cyclix_var;
		gen656_cyclix_var = genpsticky_glbl_regfile_buf[15];
		gen305_pipex_var[15] = gen656_cyclix_var;
		gen657_cyclix_var = genpsticky_glbl_regfile_buf[16];
		gen305_pipex_var[16] = gen657_cyclix_var;
		gen658_cyclix_var = genpsticky_glbl_regfile_buf[17];
		gen305_pipex_var[17] = gen658_cyclix_var;
		gen659_cyclix_var = genpsticky_glbl_regfile_buf[18];
		gen305_pipex_var[18] = gen659_cyclix_var;
		gen660_cyclix_var = genpsticky_glbl_regfile_buf[19];
		gen305_pipex_var[19] = gen660_cyclix_var;
		gen661_cyclix_var = genpsticky_glbl_regfile_buf[20];
		gen305_pipex_var[20] = gen661_cyclix_var;
		gen662_cyclix_var = genpsticky_glbl_regfile_buf[21];
		gen305_pipex_var[21] = gen662_cyclix_var;
		gen663_cyclix_var = genpsticky_glbl_regfile_buf[22];
		gen305_pipex_var[22] = gen663_cyclix_var;
		gen664_cyclix_var = genpsticky_glbl_regfile_buf[23];
		gen305_pipex_var[23] = gen664_cyclix_var;
		gen665_cyclix_var = genpsticky_glbl_regfile_buf[24];
		gen305_pipex_var[24] = gen665_cyclix_var;
		gen666_cyclix_var = genpsticky_glbl_regfile_buf[25];
		gen305_pipex_var[25] = gen666_cyclix_var;
		gen667_cyclix_var = genpsticky_glbl_regfile_buf[26];
		gen305_pipex_var[26] = gen667_cyclix_var;
		gen668_cyclix_var = genpsticky_glbl_regfile_buf[27];
		gen305_pipex_var[27] = gen668_cyclix_var;
		gen669_cyclix_var = genpsticky_glbl_regfile_buf[28];
		gen305_pipex_var[28] = gen669_cyclix_var;
		gen670_cyclix_var = genpsticky_glbl_regfile_buf[29];
		gen305_pipex_var[29] = gen670_cyclix_var;
		gen671_cyclix_var = genpsticky_glbl_regfile_buf[30];
		gen305_pipex_var[30] = gen671_cyclix_var;
		gen672_cyclix_var = genpsticky_glbl_regfile_buf[31];
		gen305_pipex_var[31] = gen672_cyclix_var;
		gen306_pipex_var = gen305_pipex_var[genpstage_IDECODE_rs1_addr];
		genpstage_IDECODE_rs1_rdata = gen306_pipex_var;
		gen673_cyclix_var = genpsticky_glbl_regfile_buf[1];
		gen307_pipex_var[1] = gen673_cyclix_var;
		gen674_cyclix_var = genpsticky_glbl_regfile_buf[2];
		gen307_pipex_var[2] = gen674_cyclix_var;
		gen675_cyclix_var = genpsticky_glbl_regfile_buf[3];
		gen307_pipex_var[3] = gen675_cyclix_var;
		gen676_cyclix_var = genpsticky_glbl_regfile_buf[4];
		gen307_pipex_var[4] = gen676_cyclix_var;
		gen677_cyclix_var = genpsticky_glbl_regfile_buf[5];
		gen307_pipex_var[5] = gen677_cyclix_var;
		gen678_cyclix_var = genpsticky_glbl_regfile_buf[6];
		gen307_pipex_var[6] = gen678_cyclix_var;
		gen679_cyclix_var = genpsticky_glbl_regfile_buf[7];
		gen307_pipex_var[7] = gen679_cyclix_var;
		gen680_cyclix_var = genpsticky_glbl_regfile_buf[8];
		gen307_pipex_var[8] = gen680_cyclix_var;
		gen681_cyclix_var = genpsticky_glbl_regfile_buf[9];
		gen307_pipex_var[9] = gen681_cyclix_var;
		gen682_cyclix_var = genpsticky_glbl_regfile_buf[10];
		gen307_pipex_var[10] = gen682_cyclix_var;
		gen683_cyclix_var = genpsticky_glbl_regfile_buf[11];
		gen307_pipex_var[11] = gen683_cyclix_var;
		gen684_cyclix_var = genpsticky_glbl_regfile_buf[12];
		gen307_pipex_var[12] = gen684_cyclix_var;
		gen685_cyclix_var = genpsticky_glbl_regfile_buf[13];
		gen307_pipex_var[13] = gen685_cyclix_var;
		gen686_cyclix_var = genpsticky_glbl_regfile_buf[14];
		gen307_pipex_var[14] = gen686_cyclix_var;
		gen687_cyclix_var = genpsticky_glbl_regfile_buf[15];
		gen307_pipex_var[15] = gen687_cyclix_var;
		gen688_cyclix_var = genpsticky_glbl_regfile_buf[16];
		gen307_pipex_var[16] = gen688_cyclix_var;
		gen689_cyclix_var = genpsticky_glbl_regfile_buf[17];
		gen307_pipex_var[17] = gen689_cyclix_var;
		gen690_cyclix_var = genpsticky_glbl_regfile_buf[18];
		gen307_pipex_var[18] = gen690_cyclix_var;
		gen691_cyclix_var = genpsticky_glbl_regfile_buf[19];
		gen307_pipex_var[19] = gen691_cyclix_var;
		gen692_cyclix_var = genpsticky_glbl_regfile_buf[20];
		gen307_pipex_var[20] = gen692_cyclix_var;
		gen693_cyclix_var = genpsticky_glbl_regfile_buf[21];
		gen307_pipex_var[21] = gen693_cyclix_var;
		gen694_cyclix_var = genpsticky_glbl_regfile_buf[22];
		gen307_pipex_var[22] = gen694_cyclix_var;
		gen695_cyclix_var = genpsticky_glbl_regfile_buf[23];
		gen307_pipex_var[23] = gen695_cyclix_var;
		gen696_cyclix_var = genpsticky_glbl_regfile_buf[24];
		gen307_pipex_var[24] = gen696_cyclix_var;
		gen697_cyclix_var = genpsticky_glbl_regfile_buf[25];
		gen307_pipex_var[25] = gen697_cyclix_var;
		gen698_cyclix_var = genpsticky_glbl_regfile_buf[26];
		gen307_pipex_var[26] = gen698_cyclix_var;
		gen699_cyclix_var = genpsticky_glbl_regfile_buf[27];
		gen307_pipex_var[27] = gen699_cyclix_var;
		gen700_cyclix_var = genpsticky_glbl_regfile_buf[28];
		gen307_pipex_var[28] = gen700_cyclix_var;
		gen701_cyclix_var = genpsticky_glbl_regfile_buf[29];
		gen307_pipex_var[29] = gen701_cyclix_var;
		gen702_cyclix_var = genpsticky_glbl_regfile_buf[30];
		gen307_pipex_var[30] = gen702_cyclix_var;
		gen703_cyclix_var = genpsticky_glbl_regfile_buf[31];
		gen307_pipex_var[31] = gen703_cyclix_var;
		gen308_pipex_var = gen307_pipex_var[genpstage_IDECODE_rs2_addr];
		genpstage_IDECODE_rs2_rdata = gen308_pipex_var;
		gen309_pipex_var = (genpstage_IDECODE_rs1_addr == ap_uint<32>(0));
		gen310_pipex_var = gen309_pipex_var;
		gen704_cyclix_var = gen310_pipex_var;
		if (gen704_cyclix_var) {
			genpstage_IDECODE_rs1_rdata = ap_uint<32>(0);
		}
		gen311_pipex_var = (genpstage_IDECODE_rs2_addr == ap_uint<32>(0));
		gen312_pipex_var = gen311_pipex_var;
		gen705_cyclix_var = gen312_pipex_var;
		if (gen705_cyclix_var) {
			genpstage_IDECODE_rs2_rdata = ap_uint<32>(0);
		}
		gen313_pipex_var = genpstage_IDECODE_csrreq;
		gen706_cyclix_var = gen313_pipex_var;
		if (gen706_cyclix_var) {
			genpstage_IDECODE_csr_rdata = genpsticky_glbl_CSR_MCAUSE;
		}
		gen314_pipex_var = genpstage_WB_genpctrl_working;
		gen315_pipex_var = genpstage_WB_rd_req;
		gen316_pipex_var = (gen314_pipex_var & gen315_pipex_var);
		gen317_pipex_var = gen316_pipex_var;
		gen707_cyclix_var = gen317_pipex_var;
		if (gen707_cyclix_var) {
			gen318_pipex_var = genpstage_IDECODE_rs1_req;
			gen708_cyclix_var = gen318_pipex_var;
			if (gen708_cyclix_var) {
				gen319_pipex_var = genpstage_WB_rd_addr;
				gen320_pipex_var = (gen319_pipex_var == genpstage_IDECODE_rs1_addr);
				gen321_pipex_var = gen320_pipex_var;
				gen709_cyclix_var = gen321_pipex_var;
				if (gen709_cyclix_var) {
					gen322_pipex_var = genpstage_WB_rd_rdy;
					gen323_pipex_var = gen322_pipex_var;
					gen710_cyclix_var = gen323_pipex_var;
					if (gen710_cyclix_var) {
						gen324_pipex_var = genpstage_WB_rd_wdata;
						genpstage_IDECODE_rs1_rdata = gen324_pipex_var;
					}
					gen325_pipex_var = ap_uint<1>(0);
					gen325_pipex_var = (gen325_pipex_var || gen323_pipex_var);
					gen325_pipex_var = !gen325_pipex_var;
					gen711_cyclix_var = gen325_pipex_var;
					if (gen711_cyclix_var) {
						genpstage_IDECODE_genpctrl_stalled_glbl = (genpstage_IDECODE_genpctrl_stalled_glbl | genpstage_IDECODE_genpctrl_active_glbl);
						genpstage_IDECODE_genpctrl_active_glbl = ap_uint<32>(0);
					}
				}
			}
			gen326_pipex_var = genpstage_IDECODE_rs2_req;
			gen712_cyclix_var = gen326_pipex_var;
			if (gen712_cyclix_var) {
				gen327_pipex_var = genpstage_WB_rd_addr;
				gen328_pipex_var = (gen327_pipex_var == genpstage_IDECODE_rs2_addr);
				gen329_pipex_var = gen328_pipex_var;
				gen713_cyclix_var = gen329_pipex_var;
				if (gen713_cyclix_var) {
					gen330_pipex_var = genpstage_WB_rd_rdy;
					gen331_pipex_var = gen330_pipex_var;
					gen714_cyclix_var = gen331_pipex_var;
					if (gen714_cyclix_var) {
						gen332_pipex_var = genpstage_WB_rd_wdata;
						genpstage_IDECODE_rs2_rdata = gen332_pipex_var;
					}
					gen333_pipex_var = ap_uint<1>(0);
					gen333_pipex_var = (gen333_pipex_var || gen331_pipex_var);
					gen333_pipex_var = !gen333_pipex_var;
					gen715_cyclix_var = gen333_pipex_var;
					if (gen715_cyclix_var) {
						genpstage_IDECODE_genpctrl_stalled_glbl = (genpstage_IDECODE_genpctrl_stalled_glbl | genpstage_IDECODE_genpctrl_active_glbl);
						genpstage_IDECODE_genpctrl_active_glbl = ap_uint<32>(0);
					}
				}
			}
		}
		gen334_pipex_var = genpstage_MEM_genpctrl_working;
		gen335_pipex_var = genpstage_MEM_rd_req;
		gen336_pipex_var = (gen334_pipex_var & gen335_pipex_var);
		gen337_pipex_var = gen336_pipex_var;
		gen716_cyclix_var = gen337_pipex_var;
		if (gen716_cyclix_var) {
			gen338_pipex_var = genpstage_IDECODE_rs1_req;
			gen717_cyclix_var = gen338_pipex_var;
			if (gen717_cyclix_var) {
				gen339_pipex_var = genpstage_MEM_rd_addr;
				gen340_pipex_var = (gen339_pipex_var == genpstage_IDECODE_rs1_addr);
				gen341_pipex_var = gen340_pipex_var;
				gen718_cyclix_var = gen341_pipex_var;
				if (gen718_cyclix_var) {
					gen342_pipex_var = genpstage_MEM_rd_rdy;
					gen343_pipex_var = gen342_pipex_var;
					gen719_cyclix_var = gen343_pipex_var;
					if (gen719_cyclix_var) {
						gen344_pipex_var = genpstage_MEM_rd_wdata;
						genpstage_IDECODE_rs1_rdata = gen344_pipex_var;
					}
					gen345_pipex_var = ap_uint<1>(0);
					gen345_pipex_var = (gen345_pipex_var || gen343_pipex_var);
					gen345_pipex_var = !gen345_pipex_var;
					gen720_cyclix_var = gen345_pipex_var;
					if (gen720_cyclix_var) {
						genpstage_IDECODE_genpctrl_stalled_glbl = (genpstage_IDECODE_genpctrl_stalled_glbl | genpstage_IDECODE_genpctrl_active_glbl);
						genpstage_IDECODE_genpctrl_active_glbl = ap_uint<32>(0);
					}
				}
			}
			gen346_pipex_var = genpstage_IDECODE_rs2_req;
			gen721_cyclix_var = gen346_pipex_var;
			if (gen721_cyclix_var) {
				gen347_pipex_var = genpstage_MEM_rd_addr;
				gen348_pipex_var = (gen347_pipex_var == genpstage_IDECODE_rs2_addr);
				gen349_pipex_var = gen348_pipex_var;
				gen722_cyclix_var = gen349_pipex_var;
				if (gen722_cyclix_var) {
					gen350_pipex_var = genpstage_MEM_rd_rdy;
					gen351_pipex_var = gen350_pipex_var;
					gen723_cyclix_var = gen351_pipex_var;
					if (gen723_cyclix_var) {
						gen352_pipex_var = genpstage_MEM_rd_wdata;
						genpstage_IDECODE_rs2_rdata = gen352_pipex_var;
					}
					gen353_pipex_var = ap_uint<1>(0);
					gen353_pipex_var = (gen353_pipex_var || gen351_pipex_var);
					gen353_pipex_var = !gen353_pipex_var;
					gen724_cyclix_var = gen353_pipex_var;
					if (gen724_cyclix_var) {
						genpstage_IDECODE_genpctrl_stalled_glbl = (genpstage_IDECODE_genpctrl_stalled_glbl | genpstage_IDECODE_genpctrl_active_glbl);
						genpstage_IDECODE_genpctrl_active_glbl = ap_uint<32>(0);
					}
				}
			}
		}
		gen354_pipex_var = genpstage_EXEC_genpctrl_working;
		gen355_pipex_var = genpstage_EXEC_rd_req;
		gen356_pipex_var = (gen354_pipex_var & gen355_pipex_var);
		gen357_pipex_var = gen356_pipex_var;
		gen725_cyclix_var = gen357_pipex_var;
		if (gen725_cyclix_var) {
			gen358_pipex_var = genpstage_IDECODE_rs1_req;
			gen726_cyclix_var = gen358_pipex_var;
			if (gen726_cyclix_var) {
				gen359_pipex_var = genpstage_EXEC_rd_addr;
				gen360_pipex_var = (gen359_pipex_var == genpstage_IDECODE_rs1_addr);
				gen361_pipex_var = gen360_pipex_var;
				gen727_cyclix_var = gen361_pipex_var;
				if (gen727_cyclix_var) {
					gen362_pipex_var = genpstage_EXEC_rd_rdy;
					gen363_pipex_var = gen362_pipex_var;
					gen728_cyclix_var = gen363_pipex_var;
					if (gen728_cyclix_var) {
						gen364_pipex_var = genpstage_EXEC_rd_wdata;
						genpstage_IDECODE_rs1_rdata = gen364_pipex_var;
					}
					gen365_pipex_var = ap_uint<1>(0);
					gen365_pipex_var = (gen365_pipex_var || gen363_pipex_var);
					gen365_pipex_var = !gen365_pipex_var;
					gen729_cyclix_var = gen365_pipex_var;
					if (gen729_cyclix_var) {
						genpstage_IDECODE_genpctrl_stalled_glbl = (genpstage_IDECODE_genpctrl_stalled_glbl | genpstage_IDECODE_genpctrl_active_glbl);
						genpstage_IDECODE_genpctrl_active_glbl = ap_uint<32>(0);
					}
				}
			}
			gen366_pipex_var = genpstage_IDECODE_rs2_req;
			gen730_cyclix_var = gen366_pipex_var;
			if (gen730_cyclix_var) {
				gen367_pipex_var = genpstage_EXEC_rd_addr;
				gen368_pipex_var = (gen367_pipex_var == genpstage_IDECODE_rs2_addr);
				gen369_pipex_var = gen368_pipex_var;
				gen731_cyclix_var = gen369_pipex_var;
				if (gen731_cyclix_var) {
					gen370_pipex_var = genpstage_EXEC_rd_rdy;
					gen371_pipex_var = gen370_pipex_var;
					gen732_cyclix_var = gen371_pipex_var;
					if (gen732_cyclix_var) {
						gen372_pipex_var = genpstage_EXEC_rd_wdata;
						genpstage_IDECODE_rs2_rdata = gen372_pipex_var;
					}
					gen373_pipex_var = ap_uint<1>(0);
					gen373_pipex_var = (gen373_pipex_var || gen371_pipex_var);
					gen373_pipex_var = !gen373_pipex_var;
					gen733_cyclix_var = gen373_pipex_var;
					if (gen733_cyclix_var) {
						genpstage_IDECODE_genpctrl_stalled_glbl = (genpstage_IDECODE_genpctrl_stalled_glbl | genpstage_IDECODE_genpctrl_active_glbl);
						genpstage_IDECODE_genpctrl_active_glbl = ap_uint<32>(0);
					}
				}
			}
		}
		genpstage_IDECODE_alu_op1 = genpstage_IDECODE_rs1_rdata;
		switch (genpstage_IDECODE_op1_source) {
			case 1:
				genpstage_IDECODE_alu_op1 = genpstage_IDECODE_immediate;
				break;
			case 2:
				genpstage_IDECODE_alu_op1 = genpstage_IDECODE_curinstr_addr;
				break;
		}
		genpstage_IDECODE_alu_op2 = genpstage_IDECODE_rs2_rdata;
		switch (genpstage_IDECODE_op2_source) {
			case 1:
				genpstage_IDECODE_alu_op2 = genpstage_IDECODE_immediate;
				break;
			case 2:
				genpstage_IDECODE_alu_op2 = genpstage_IDECODE_csr_rdata;
				break;
		}
		gen374_pipex_var = genpstage_IDECODE_alu_unsigned;
		gen734_cyclix_var = gen374_pipex_var;
		if (gen734_cyclix_var) {
			gen375_pipex_var = ap_uint<1>(0).concat((ap_uint<32>)genpstage_IDECODE_alu_op1);
			genpstage_IDECODE_alu_op1_wide = gen375_pipex_var;
			gen376_pipex_var = ap_uint<1>(0).concat((ap_uint<32>)genpstage_IDECODE_alu_op2);
			genpstage_IDECODE_alu_op2_wide = gen376_pipex_var;
		}
		gen377_pipex_var = ap_uint<1>(0);
		gen377_pipex_var = (gen377_pipex_var || gen374_pipex_var);
		gen377_pipex_var = !gen377_pipex_var;
		gen735_cyclix_var = gen377_pipex_var;
		if (gen735_cyclix_var) {
			gen378_pipex_var = genpstage_IDECODE_alu_op1[31];
			gen379_pipex_var = gen378_pipex_var.concat((ap_uint<32>)genpstage_IDECODE_alu_op1);
			genpstage_IDECODE_alu_op1_wide = gen379_pipex_var;
			gen380_pipex_var = genpstage_IDECODE_alu_op2[31];
			gen381_pipex_var = gen380_pipex_var.concat((ap_uint<32>)genpstage_IDECODE_alu_op2);
			genpstage_IDECODE_alu_op2_wide = gen381_pipex_var;
		}
		genpstage_IDECODE_genpctrl_nevictable = (genpstage_IDECODE_genpctrl_nevictable || genpstage_IDECODE_genmcopipe_handle_instr_mem_genvar_rdreq_pending);
		gen736_cyclix_var = ~genpstage_EXEC_genpctrl_rdy;
		gen737_cyclix_var = gen736_cyclix_var;
		if (gen737_cyclix_var) {
			genpstage_IDECODE_genpctrl_stalled_glbl = (genpstage_IDECODE_genpctrl_stalled_glbl | genpstage_IDECODE_genpctrl_active_glbl);
			genpstage_IDECODE_genpctrl_active_glbl = ap_uint<32>(0);
			gen738_cyclix_var = genpstage_IDECODE_genpctrl_nevictable;
			if (gen738_cyclix_var) {
				genpstage_IDECODE_genpctrl_occupied = (genpstage_IDECODE_genpctrl_active_glbl | genpstage_IDECODE_genpctrl_killed_glbl);
				gen739_cyclix_var = genpstage_IDECODE_genpctrl_occupied;
				if (gen739_cyclix_var) {
					genpstage_IDECODE_genpctrl_stalled_glbl = (genpstage_IDECODE_genpctrl_stalled_glbl | ap_uint<32>(1));
				}
			}
		}
		gen740_cyclix_var = genpstage_IDECODE_genmcopipe_handle_instr_mem_genvar_rdreq_pending;
		if (gen740_cyclix_var) {
			genpstage_IDECODE_genpctrl_occupied = (genpstage_IDECODE_genpctrl_active_glbl | genpstage_IDECODE_genpctrl_killed_glbl);
			gen741_cyclix_var = genpstage_IDECODE_genpctrl_occupied;
			if (gen741_cyclix_var) {
				genpstage_IDECODE_genpctrl_stalled_glbl = (genpstage_IDECODE_genpctrl_stalled_glbl | ap_uint<32>(1));
			}
		}
		gen742_cyclix_var = genpstage_IDECODE_genpctrl_stalled_glbl;
		if (gen742_cyclix_var) {
			genpstage_IDECODE_genpctrl_finish = ap_uint<32>(0);
			genpstage_IDECODE_genpctrl_succ = ap_uint<32>(0);
		}
		gen743_cyclix_var = ap_uint<1>(0);
		gen743_cyclix_var = (gen743_cyclix_var || gen742_cyclix_var);
		gen743_cyclix_var = !gen743_cyclix_var;
		if (gen743_cyclix_var) {
			genpstage_IDECODE_genpctrl_finish = genpstage_IDECODE_genpctrl_occupied;
			genpstage_IDECODE_genpctrl_succ = genpstage_IDECODE_genpctrl_active_glbl;
		}
		gen744_cyclix_var = genpstage_IDECODE_genpctrl_finish;
		if (gen744_cyclix_var) {
			gen745_cyclix_var = genpstage_EXEC_genpctrl_rdy;
			if (gen745_cyclix_var) {
				genpstage_EXEC_jump_req_genglbl = genpstage_IDECODE_jump_req;
				genpstage_EXEC_jump_req_cond_genglbl = genpstage_IDECODE_jump_req_cond;
				genpstage_EXEC_jump_src_genglbl = genpstage_IDECODE_jump_src;
				genpstage_EXEC_rd_req_genglbl = genpstage_IDECODE_rd_req;
				genpstage_EXEC_immediate_genglbl = genpstage_IDECODE_immediate;
				genpstage_EXEC_alu_req_genglbl = genpstage_IDECODE_alu_req;
				genpstage_EXEC_mem_req_genglbl = genpstage_IDECODE_mem_req;
				genpstage_EXEC_rd_addr_genglbl = genpstage_IDECODE_rd_addr;
				genpstage_EXEC_curinstr_addr_genglbl = genpstage_IDECODE_curinstr_addr;
				genpstage_EXEC_mret_req_genglbl = genpstage_IDECODE_mret_req;
				genpstage_EXEC_alu_op1_wide_genglbl = genpstage_IDECODE_alu_op1_wide;
				genpstage_EXEC_alu_opcode_genglbl = genpstage_IDECODE_alu_opcode;
				genpstage_EXEC_alu_op2_wide_genglbl = genpstage_IDECODE_alu_op2_wide;
				genpstage_EXEC_alu_op1_genglbl = genpstage_IDECODE_alu_op1;
				genpstage_EXEC_alu_op2_genglbl = genpstage_IDECODE_alu_op2;
				genpstage_EXEC_alu_unsigned_genglbl = genpstage_IDECODE_alu_unsigned;
				genpstage_EXEC_rd_source_genglbl = genpstage_IDECODE_rd_source;
				genpstage_EXEC_nextinstr_addr_genglbl = genpstage_IDECODE_nextinstr_addr;
				genpstage_EXEC_csr_rdata_genglbl = genpstage_IDECODE_csr_rdata;
				genpstage_EXEC_funct3_genglbl = genpstage_IDECODE_funct3;
				genpstage_EXEC_mem_cmd_genglbl = genpstage_IDECODE_mem_cmd;
				genpstage_EXEC_rs2_rdata = genpstage_IDECODE_rs2_rdata;
				genpstage_EXEC_genpctrl_active_glbl = genpstage_IDECODE_genpctrl_active_glbl;
				genpstage_EXEC_genpctrl_killed_glbl = genpstage_IDECODE_genpctrl_killed_glbl;
				genpstage_EXEC_genpctrl_stalled_glbl = ap_uint<32>(0);
			}
			genpstage_IDECODE_genpctrl_active_glbl = ap_uint<32>(0);
			genpstage_IDECODE_genpctrl_killed_glbl = ap_uint<32>(0);
			genpstage_IDECODE_genpctrl_stalled_glbl = ap_uint<32>(0);
		}
		gen746_cyclix_var = ~genpstage_IDECODE_genpctrl_stalled_glbl;
		genpstage_IDECODE_genpctrl_rdy = gen746_cyclix_var;
		genpstage_IDECODE_genpctrl_working = (genpstage_IDECODE_genpctrl_succ | genpstage_IDECODE_genpctrl_stalled_glbl);
		genpstage_IFETCH_genpctrl_succ = ap_uint<32>(0);
		genpstage_IFETCH_genpctrl_working = ap_uint<32>(0);
		gen747_cyclix_var = genpstage_IFETCH_genpctrl_stalled_glbl;
		if (gen747_cyclix_var) {
			genpstage_IFETCH_genpctrl_new = ap_uint<32>(0);
			genpstage_IFETCH_genpctrl_stalled_glbl = ap_uint<32>(0);
			gen748_cyclix_var = !genpstage_IFETCH_genpctrl_killed_glbl;
			genpstage_IFETCH_genpctrl_active_glbl = gen748_cyclix_var;
		}
		gen749_cyclix_var = ap_uint<1>(0);
		gen749_cyclix_var = (gen749_cyclix_var || gen747_cyclix_var);
		gen749_cyclix_var = !gen749_cyclix_var;
		if (gen749_cyclix_var) {
			genpstage_IFETCH_genpctrl_new = (genpstage_IFETCH_genpctrl_active_glbl || genpstage_IFETCH_genpctrl_killed_glbl);
		}
		genpstage_IFETCH_genpctrl_finish = ap_uint<32>(0);
		genpstage_IFETCH_genpctrl_flushreq = ap_uint<32>(0);
		genpstage_IFETCH_genpctrl_nevictable = ap_uint<32>(0);
		genpstage_IFETCH_genpctrl_occupied = (genpstage_IFETCH_genpctrl_active_glbl | genpstage_IFETCH_genpctrl_killed_glbl);
		genpstage_IFETCH_curinstr_addr = genpstage_IFETCH_curinstr_addr_genglbl;
		genpstage_IFETCH_nextinstr_addr = genpstage_IFETCH_nextinstr_addr_genglbl;
		genpstage_IFETCH_genpctrl_flushreq = (genpstage_IFETCH_genpctrl_flushreq | genpstage_IDECODE_genpctrl_flushreq);
		gen750_cyclix_var = genpstage_IFETCH_genpctrl_occupied;
		if (gen750_cyclix_var) {
			gen751_cyclix_var = genpstage_IFETCH_genpctrl_new;
			if (gen751_cyclix_var) {
				genpstage_IFETCH_instr_req_done = ap_uint<32>(0);
				genpstage_IFETCH_genmcopipe_handle_instr_mem_genvar_if_id = ap_uint<32>(0);
				genpstage_IFETCH_genmcopipe_handle_instr_mem_genvar_rdreq_pending = ap_uint<32>(0);
				genpstage_IFETCH_genmcopipe_handle_instr_mem_genvar_tid = ap_uint<32>(0);
				genpstage_IFETCH_genmcopipe_handle_instr_mem_genvar_resp_done = ap_uint<32>(0);
				genpstage_IFETCH_genmcopipe_handle_instr_mem_genvar_rdata = ap_uint<32>(0);
			}
			gen752_cyclix_var = genpstage_IFETCH_genmcopipe_handle_instr_mem_genvar_rdreq_pending;
			if (gen752_cyclix_var) {
				gen753_cyclix_var = (genpstage_IFETCH_genmcopipe_handle_instr_mem_genvar_if_id == ap_uint<1>(0));
				gen754_cyclix_var = gen753_cyclix_var;
				if (gen754_cyclix_var) {
					gen755_cyclix_var = (genpstage_IFETCH_genmcopipe_handle_instr_mem_genvar_tid == genmcopipe_instr_mem_rd_ptr);
					gen756_cyclix_var = gen755_cyclix_var;
					if (gen756_cyclix_var) {
						gen757_cyclix_var = genmcopipe_instr_mem_resp.read_nb(gen462_pipex_mcopipe_rdata);
						gen758_cyclix_var = gen757_cyclix_var;
						if (gen758_cyclix_var) {
							genpstage_IFETCH_genmcopipe_handle_instr_mem_genvar_rdreq_pending = ap_uint<32>(0);
							genpstage_IFETCH_genmcopipe_handle_instr_mem_genvar_resp_done = ap_uint<32>(1);
							genpstage_IFETCH_genmcopipe_handle_instr_mem_genvar_rdata = gen462_pipex_mcopipe_rdata;
							genmcopipe_instr_mem_rd_done = ap_uint<32>(1);
						}
					}
				}
			}
			gen463_pipex_genpstage_IFETCH_mcopipe_rdreq_inprogress = ap_uint<32>(0);
			gen463_pipex_genpstage_IFETCH_mcopipe_rdreq_inprogress = (gen463_pipex_genpstage_IFETCH_mcopipe_rdreq_inprogress || genpstage_IFETCH_genmcopipe_handle_instr_mem_genvar_rdreq_pending);
			gen759_cyclix_var = genpstage_IFETCH_genpctrl_flushreq;
			if (gen759_cyclix_var) {
				gen760_cyclix_var = genpstage_IFETCH_genpctrl_active_glbl;
				if (gen760_cyclix_var) {
					genpstage_IFETCH_genpctrl_active_glbl = ap_uint<32>(0);
					genpstage_IFETCH_genpctrl_killed_glbl = ap_uint<32>(1);
				}
			}
		}
		gen761_cyclix_var = ap_uint<1>(0);
		gen761_cyclix_var = (gen761_cyclix_var || gen750_cyclix_var);
		gen761_cyclix_var = !gen761_cyclix_var;
		if (gen761_cyclix_var) {
			genpstage_IFETCH_genmcopipe_handle_instr_mem_genvar_resp_done = ap_uint<32>(0);
			genpstage_IFETCH_genmcopipe_handle_instr_mem_genvar_rdreq_pending = ap_uint<32>(0);
		}
		genpstage_IFETCH_instr_busreq.addr = genpstage_IFETCH_curinstr_addr;
		genpstage_IFETCH_instr_busreq.be = ap_uint<32>(15);
		genpstage_IFETCH_instr_busreq.wdata = ap_uint<32>(0);
		gen234_pipex_var = ~genpstage_IFETCH_instr_req_done;
		gen235_pipex_var = gen234_pipex_var;
		gen762_cyclix_var = gen235_pipex_var;
		if (gen762_cyclix_var) {
			gen763_cyclix_var = genpstage_IFETCH_genpctrl_active_glbl;
			if (gen763_cyclix_var) {
				gen764_cyclix_var = ~genmcopipe_instr_mem_full_flag;
				gen765_cyclix_var = gen764_cyclix_var;
				if (gen765_cyclix_var) {
					gen464_pipex_req_struct.we = ap_uint<1>(0);
					gen464_pipex_req_struct.wdata = genpstage_IFETCH_instr_busreq;
					gen766_cyclix_var = genmcopipe_instr_mem_req.write_nb(gen464_pipex_req_struct);
					gen767_cyclix_var = gen766_cyclix_var;
					if (gen767_cyclix_var) {
						gen236_pipex_var = ap_uint<32>(1);
						gen768_cyclix_var = !ap_uint<1>(0);
						genpstage_IFETCH_genmcopipe_handle_instr_mem_genvar_rdreq_pending = gen768_cyclix_var;
						genpstage_IFETCH_genmcopipe_handle_instr_mem_genvar_tid = genmcopipe_instr_mem_wr_ptr;
						genpstage_IFETCH_genmcopipe_handle_instr_mem_genvar_if_id = ap_uint<1>(0);
						gen769_cyclix_var = genpstage_IFETCH_genmcopipe_handle_instr_mem_genvar_rdreq_pending;
						if (gen769_cyclix_var) {
							genmcopipe_instr_mem_wr_done = ap_uint<32>(1);
						}
					}
				}
			}
			genpstage_IFETCH_instr_req_done = gen236_pipex_var;
		}
		gen237_pipex_var = ~genpstage_IFETCH_instr_req_done;
		gen238_pipex_var = gen237_pipex_var;
		gen770_cyclix_var = gen238_pipex_var;
		if (gen770_cyclix_var) {
			genpstage_IFETCH_genpctrl_stalled_glbl = (genpstage_IFETCH_genpctrl_stalled_glbl | genpstage_IFETCH_genpctrl_active_glbl);
			genpstage_IFETCH_genpctrl_active_glbl = ap_uint<32>(0);
		}
		genpstage_IFETCH_genpctrl_nevictable = (genpstage_IFETCH_genpctrl_nevictable || genpstage_IFETCH_genmcopipe_handle_instr_mem_genvar_rdreq_pending);
		gen771_cyclix_var = ~genpstage_IDECODE_genpctrl_rdy;
		gen772_cyclix_var = gen771_cyclix_var;
		if (gen772_cyclix_var) {
			genpstage_IFETCH_genpctrl_stalled_glbl = (genpstage_IFETCH_genpctrl_stalled_glbl | genpstage_IFETCH_genpctrl_active_glbl);
			genpstage_IFETCH_genpctrl_active_glbl = ap_uint<32>(0);
			gen773_cyclix_var = genpstage_IFETCH_genpctrl_nevictable;
			if (gen773_cyclix_var) {
				genpstage_IFETCH_genpctrl_occupied = (genpstage_IFETCH_genpctrl_active_glbl | genpstage_IFETCH_genpctrl_killed_glbl);
				gen774_cyclix_var = genpstage_IFETCH_genpctrl_occupied;
				if (gen774_cyclix_var) {
					genpstage_IFETCH_genpctrl_stalled_glbl = (genpstage_IFETCH_genpctrl_stalled_glbl | ap_uint<32>(1));
				}
			}
		}
		gen775_cyclix_var = genpstage_IFETCH_genmcopipe_handle_instr_mem_genvar_rdreq_pending;
		if (gen775_cyclix_var) {
			genpstage_IFETCH_genpctrl_occupied = (genpstage_IFETCH_genpctrl_active_glbl | genpstage_IFETCH_genpctrl_killed_glbl);
			gen776_cyclix_var = genpstage_IFETCH_genpctrl_occupied;
			if (gen776_cyclix_var) {
				genpstage_IFETCH_genpctrl_stalled_glbl = (genpstage_IFETCH_genpctrl_stalled_glbl | ap_uint<32>(1));
			}
		}
		gen777_cyclix_var = genpstage_IFETCH_genpctrl_stalled_glbl;
		if (gen777_cyclix_var) {
			genpstage_IFETCH_genpctrl_finish = ap_uint<32>(0);
			genpstage_IFETCH_genpctrl_succ = ap_uint<32>(0);
		}
		gen778_cyclix_var = ap_uint<1>(0);
		gen778_cyclix_var = (gen778_cyclix_var || gen777_cyclix_var);
		gen778_cyclix_var = !gen778_cyclix_var;
		if (gen778_cyclix_var) {
			genpstage_IFETCH_genpctrl_finish = genpstage_IFETCH_genpctrl_occupied;
			genpstage_IFETCH_genpctrl_succ = genpstage_IFETCH_genpctrl_active_glbl;
		}
		gen779_cyclix_var = genpstage_IFETCH_genpctrl_finish;
		if (gen779_cyclix_var) {
			gen780_cyclix_var = genpstage_IDECODE_genpctrl_rdy;
			if (gen780_cyclix_var) {
				genpstage_IDECODE_genmcopipe_handle_instr_mem_genvar_if_id = genpstage_IFETCH_genmcopipe_handle_instr_mem_genvar_if_id;
				genpstage_IDECODE_genmcopipe_handle_instr_mem_genvar_rdreq_pending = genpstage_IFETCH_genmcopipe_handle_instr_mem_genvar_rdreq_pending;
				genpstage_IDECODE_genmcopipe_handle_instr_mem_genvar_tid = genpstage_IFETCH_genmcopipe_handle_instr_mem_genvar_tid;
				genpstage_IDECODE_genmcopipe_handle_instr_mem_genvar_resp_done = genpstage_IFETCH_genmcopipe_handle_instr_mem_genvar_resp_done;
				genpstage_IDECODE_genmcopipe_handle_instr_mem_genvar_rdata = genpstage_IFETCH_genmcopipe_handle_instr_mem_genvar_rdata;
				genpstage_IDECODE_curinstr_addr_genglbl = genpstage_IFETCH_curinstr_addr;
				genpstage_IDECODE_nextinstr_addr_genglbl = genpstage_IFETCH_nextinstr_addr;
				genpstage_IDECODE_genpctrl_active_glbl = genpstage_IFETCH_genpctrl_active_glbl;
				genpstage_IDECODE_genpctrl_killed_glbl = genpstage_IFETCH_genpctrl_killed_glbl;
				genpstage_IDECODE_genpctrl_stalled_glbl = ap_uint<32>(0);
			}
			genpstage_IFETCH_genpctrl_active_glbl = ap_uint<32>(0);
			genpstage_IFETCH_genpctrl_killed_glbl = ap_uint<32>(0);
			genpstage_IFETCH_genpctrl_stalled_glbl = ap_uint<32>(0);
		}
		gen781_cyclix_var = ~genpstage_IFETCH_genpctrl_stalled_glbl;
		genpstage_IFETCH_genpctrl_rdy = gen781_cyclix_var;
		genpstage_IFETCH_genpctrl_working = (genpstage_IFETCH_genpctrl_succ | genpstage_IFETCH_genpctrl_stalled_glbl);
		genpstage_IADDR_genpctrl_succ = ap_uint<32>(0);
		genpstage_IADDR_genpctrl_working = ap_uint<32>(0);
		gen782_cyclix_var = genpstage_IADDR_genpctrl_stalled_glbl;
		if (gen782_cyclix_var) {
			genpstage_IADDR_genpctrl_new = ap_uint<32>(0);
			genpstage_IADDR_genpctrl_stalled_glbl = ap_uint<32>(0);
			gen783_cyclix_var = !genpstage_IADDR_genpctrl_killed_glbl;
			genpstage_IADDR_genpctrl_active_glbl = gen783_cyclix_var;
		}
		gen784_cyclix_var = ap_uint<1>(0);
		gen784_cyclix_var = (gen784_cyclix_var || gen782_cyclix_var);
		gen784_cyclix_var = !gen784_cyclix_var;
		if (gen784_cyclix_var) {
			genpstage_IADDR_genpctrl_active_glbl = ap_uint<32>(1);
			genpstage_IADDR_genpctrl_killed_glbl = ap_uint<32>(0);
			genpstage_IADDR_genpctrl_new = (genpstage_IADDR_genpctrl_active_glbl || genpstage_IADDR_genpctrl_killed_glbl);
		}
		genpstage_IADDR_genpctrl_finish = ap_uint<32>(0);
		genpstage_IADDR_genpctrl_flushreq = ap_uint<32>(0);
		genpstage_IADDR_genpctrl_nevictable = ap_uint<32>(0);
		genpstage_IADDR_genpctrl_occupied = (genpstage_IADDR_genpctrl_active_glbl | genpstage_IADDR_genpctrl_killed_glbl);
		genpstage_IADDR_genpctrl_flushreq = (genpstage_IADDR_genpctrl_flushreq | genpstage_IFETCH_genpctrl_flushreq);
		gen785_cyclix_var = genpstage_IADDR_genpctrl_occupied;
		if (gen785_cyclix_var) {
			gen465_pipex_genpstage_IADDR_mcopipe_rdreq_inprogress = ap_uint<32>(0);
			gen786_cyclix_var = genpstage_IADDR_genpctrl_flushreq;
			if (gen786_cyclix_var) {
				gen787_cyclix_var = gen465_pipex_genpstage_IADDR_mcopipe_rdreq_inprogress;
				if (gen787_cyclix_var) {
					gen788_cyclix_var = genpstage_IADDR_genpctrl_active_glbl;
					if (gen788_cyclix_var) {
						genpstage_IADDR_genpctrl_active_glbl = ap_uint<32>(0);
						genpstage_IADDR_genpctrl_killed_glbl = ap_uint<32>(1);
					}
				}
				gen789_cyclix_var = ap_uint<1>(0);
				gen789_cyclix_var = (gen789_cyclix_var || gen787_cyclix_var);
				gen789_cyclix_var = !gen789_cyclix_var;
				if (gen789_cyclix_var) {
				}
			}
		}
		gen790_cyclix_var = ap_uint<1>(0);
		gen790_cyclix_var = (gen790_cyclix_var || gen785_cyclix_var);
		gen790_cyclix_var = !gen790_cyclix_var;
		if (gen790_cyclix_var) {
		}
		gen223_pipex_syncbuf = genpsticky_glbl_jump_req_cmd;
		gen225_pipex_syncbuf = genpsticky_glbl_pc;
		genpstage_IADDR_curinstr_addr = genpsticky_glbl_pc;
		gen232_pipex_var = genpsticky_glbl_jump_req_cmd;
		gen791_cyclix_var = gen232_pipex_var;
		if (gen791_cyclix_var) {
			genpstage_IADDR_curinstr_addr = genpsticky_glbl_jump_vector_cmd;
		}
		gen222_pipex_syncreq = ap_uint<32>(1);
		gen223_pipex_syncbuf = ap_uint<32>(0);
		gen233_pipex_var = (genpstage_IADDR_curinstr_addr + ap_uint<32>(4));
		genpstage_IADDR_nextinstr_addr = gen233_pipex_var;
		gen224_pipex_syncreq = ap_uint<32>(1);
		gen225_pipex_syncbuf = genpstage_IADDR_nextinstr_addr;
		gen792_cyclix_var = ~genpstage_IFETCH_genpctrl_rdy;
		gen793_cyclix_var = gen792_cyclix_var;
		if (gen793_cyclix_var) {
			genpstage_IADDR_genpctrl_stalled_glbl = (genpstage_IADDR_genpctrl_stalled_glbl | genpstage_IADDR_genpctrl_active_glbl);
			genpstage_IADDR_genpctrl_active_glbl = ap_uint<32>(0);
			gen794_cyclix_var = genpstage_IADDR_genpctrl_nevictable;
			if (gen794_cyclix_var) {
				genpstage_IADDR_genpctrl_occupied = (genpstage_IADDR_genpctrl_active_glbl | genpstage_IADDR_genpctrl_killed_glbl);
				gen795_cyclix_var = genpstage_IADDR_genpctrl_occupied;
				if (gen795_cyclix_var) {
					genpstage_IADDR_genpctrl_stalled_glbl = (genpstage_IADDR_genpctrl_stalled_glbl | ap_uint<32>(1));
				}
			}
		}
		gen796_cyclix_var = genpstage_IADDR_genpctrl_stalled_glbl;
		if (gen796_cyclix_var) {
			genpstage_IADDR_genpctrl_finish = ap_uint<32>(0);
			genpstage_IADDR_genpctrl_succ = ap_uint<32>(0);
		}
		gen797_cyclix_var = ap_uint<1>(0);
		gen797_cyclix_var = (gen797_cyclix_var || gen796_cyclix_var);
		gen797_cyclix_var = !gen797_cyclix_var;
		if (gen797_cyclix_var) {
			genpstage_IADDR_genpctrl_finish = genpstage_IADDR_genpctrl_occupied;
			genpstage_IADDR_genpctrl_succ = genpstage_IADDR_genpctrl_active_glbl;
		}
		gen798_cyclix_var = genpstage_IADDR_genpctrl_succ;
		if (gen798_cyclix_var) {
			gen799_cyclix_var = gen222_pipex_syncreq;
			if (gen799_cyclix_var) {
				genpsticky_glbl_jump_req_cmd = gen223_pipex_syncbuf;
			}
			gen800_cyclix_var = gen224_pipex_syncreq;
			if (gen800_cyclix_var) {
				genpsticky_glbl_pc = gen225_pipex_syncbuf;
			}
		}
		gen801_cyclix_var = genpstage_IADDR_genpctrl_finish;
		if (gen801_cyclix_var) {
			gen802_cyclix_var = genpstage_IFETCH_genpctrl_rdy;
			if (gen802_cyclix_var) {
				genpstage_IFETCH_curinstr_addr_genglbl = genpstage_IADDR_curinstr_addr;
				genpstage_IFETCH_nextinstr_addr_genglbl = genpstage_IADDR_nextinstr_addr;
				genpstage_IFETCH_genpctrl_active_glbl = genpstage_IADDR_genpctrl_active_glbl;
				genpstage_IFETCH_genpctrl_killed_glbl = genpstage_IADDR_genpctrl_killed_glbl;
				genpstage_IFETCH_genpctrl_stalled_glbl = ap_uint<32>(0);
			}
			genpstage_IADDR_genpctrl_active_glbl = ap_uint<32>(0);
			genpstage_IADDR_genpctrl_killed_glbl = ap_uint<32>(0);
			genpstage_IADDR_genpctrl_stalled_glbl = ap_uint<32>(0);
		}
		gen803_cyclix_var = ~genpstage_IADDR_genpctrl_stalled_glbl;
		genpstage_IADDR_genpctrl_rdy = gen803_cyclix_var;
		genpstage_IADDR_genpctrl_working = (genpstage_IADDR_genpctrl_succ | genpstage_IADDR_genpctrl_stalled_glbl);
		gen804_cyclix_var = genmcopipe_instr_mem_rd_done;
		if (gen804_cyclix_var) {
			genmcopipe_instr_mem_rd_ptr = genmcopipe_instr_mem_rd_ptr_next;
			genmcopipe_instr_mem_full_flag = ap_uint<32>(0);
			gen805_cyclix_var = (genmcopipe_instr_mem_rd_ptr == genmcopipe_instr_mem_wr_ptr);
			gen806_cyclix_var = gen805_cyclix_var;
			if (gen806_cyclix_var) {
				genmcopipe_instr_mem_empty_flag = ap_uint<32>(1);
			}
		}
		gen807_cyclix_var = genmcopipe_instr_mem_wr_done;
		if (gen807_cyclix_var) {
			genmcopipe_instr_mem_wr_ptr = genmcopipe_instr_mem_wr_ptr_next;
			genmcopipe_instr_mem_empty_flag = ap_uint<32>(0);
			gen808_cyclix_var = (genmcopipe_instr_mem_rd_ptr == genmcopipe_instr_mem_wr_ptr);
			gen809_cyclix_var = gen808_cyclix_var;
			if (gen809_cyclix_var) {
				genmcopipe_instr_mem_full_flag = ap_uint<32>(1);
			}
		}
		gen810_cyclix_var = genmcopipe_data_mem_rd_done;
		if (gen810_cyclix_var) {
			genmcopipe_data_mem_rd_ptr = genmcopipe_data_mem_rd_ptr_next;
			genmcopipe_data_mem_full_flag = ap_uint<32>(0);
			gen811_cyclix_var = (genmcopipe_data_mem_rd_ptr == genmcopipe_data_mem_wr_ptr);
			gen812_cyclix_var = gen811_cyclix_var;
			if (gen812_cyclix_var) {
				genmcopipe_data_mem_empty_flag = ap_uint<32>(1);
			}
		}
		gen813_cyclix_var = genmcopipe_data_mem_wr_done;
		if (gen813_cyclix_var) {
			genmcopipe_data_mem_wr_ptr = genmcopipe_data_mem_wr_ptr_next;
			genmcopipe_data_mem_empty_flag = ap_uint<32>(0);
			gen814_cyclix_var = (genmcopipe_data_mem_rd_ptr == genmcopipe_data_mem_wr_ptr);
			gen815_cyclix_var = gen814_cyclix_var;
			if (gen815_cyclix_var) {
				genmcopipe_data_mem_full_flag = ap_uint<32>(1);
			}
		}
	}
}
