xload final_rect/_0_0std_0_0cells_0_0NOR2X2
box 0 0 40 72
label prboundary
box 26 8 27 12
paint ndiffusion
box 27 9 27 9
label "GND" right ndiffusion
box 26 26 27 32
paint pdiffusion
box 27 27 27 27
label "Y" right pdiffusion
box 23 8 26 12
paint ndiffusion
box 24 9 24 9
label "GND" right ndiffusion
box 23 26 26 32
paint pdiffusion
box 24 27 24 27
label "Y" right pdiffusion
box 27 58 28 61
paint polysilicon
box 28 59 28 59
label "B" right polysilicon
box 22 6 27 8
paint ndiffusion
box 23 7 23 7
label "GND" right ndiffusion
box 22 8 23 12
paint ndiffusion
box 23 9 23 9
label "GND" right ndiffusion
box 22 12 27 16
paint ndiffusion
box 23 13 23 13
label "GND" right ndiffusion
box 19 12 20 15
paint ndiffusion
box 20 13 20 13
label "Y" right ndiffusion
box 22 23 27 26
paint pdiffusion
box 23 24 23 24
label "Y" right pdiffusion
box 22 26 23 32
paint pdiffusion
box 23 27 23 27
label "Y" right pdiffusion
box 22 32 27 53
paint pdiffusion
box 23 33 23 33
label "Y" right pdiffusion
box 24 58 27 61
paint polysilicon
box 25 59 25 59
label "B" right polysilicon
box 20 4 22 6
paint polysilicon
box 21 5 21 5
label "B" right polysilicon
box 20 6 22 16
paint ntransistor
box 21 7 21 7
label "B" right ntransistor
box 16 12 19 15
paint ndiffusion
box 17 13 17 13
label "Y" right ndiffusion
box 20 16 22 23
paint polysilicon
box 21 17 21 17
label "B" right polysilicon
box 20 23 22 53
paint ptransistor
box 21 24 21 24
label "B" right ptransistor
box 20 53 22 57
paint polysilicon
box 21 54 21 54
label "B" right polysilicon
box 20 57 28 58
paint polysilicon
box 21 58 21 58
label "B" right polysilicon
box 20 58 24 61
paint polysilicon
box 21 59 21 59
label "B" right polysilicon
box 20 61 28 62
paint polysilicon
box 21 62 21 62
label "B" right polysilicon
box 15 6 20 12
paint ndiffusion
box 16 7 16 7
label "Y" right ndiffusion
box 15 12 16 15
paint ndiffusion
box 16 13 16 13
label "Y" right ndiffusion
box 15 15 20 16
paint ndiffusion
box 16 16 16 16
label "Y" right ndiffusion
box 12 8 13 12
paint ndiffusion
box 13 9 13 9
label "GND" right ndiffusion
box 15 23 20 53
paint pdiffusion
box 12 43 13 48
paint pdiffusion
box 13 44 13 44
label "Vdd" right pdiffusion
box 12 58 15 61
paint polysilicon
box 13 59 13 59
label "A" right polysilicon
box 13 4 15 6
paint polysilicon
box 14 5 14 5
label "A" right polysilicon
box 13 6 15 16
paint ntransistor
box 14 7 14 7
label "A" right ntransistor
box 9 8 12 12
paint ndiffusion
box 10 9 10 9
label "GND" right ndiffusion
box 13 16 15 23
paint polysilicon
box 14 17 14 17
label "A" right polysilicon
box 13 23 15 53
paint ptransistor
box 14 24 14 24
label "A" right ptransistor
box 9 43 12 48
paint pdiffusion
box 10 44 10 44
label "Vdd" right pdiffusion
box 13 53 15 57
paint polysilicon
box 14 54 14 54
label "A" right polysilicon
box 9 58 12 61
paint polysilicon
box 10 59 10 59
label "A" right polysilicon
box 8 6 13 8
paint ndiffusion
box 9 7 9 7
label "GND" right ndiffusion
box 8 8 9 12
paint ndiffusion
box 9 9 9 9
label "GND" right ndiffusion
box 8 12 13 16
paint ndiffusion
box 9 13 9 13
label "GND" right ndiffusion
box 8 23 13 43
paint pdiffusion
box 9 24 9 24
label "Vdd" right pdiffusion
box 8 43 9 48
paint pdiffusion
box 9 44 9 44
label "Vdd" right pdiffusion
box 8 48 13 53
paint pdiffusion
box 9 49 9 49
label "Vdd" right pdiffusion
box 8 57 15 58
paint polysilicon
box 9 58 9 58
label "A" right polysilicon
box 8 58 9 61
paint polysilicon
box 9 59 9 59
label "A" right polysilicon
box 8 61 15 62
paint polysilicon
box 9 62 9 62
label "A" right polysilicon
box 24 58 27 61
paint pc
box 25 59 25 59
label "B" right pc
box 23 26 26 32
paint pdc
box 24 27 24 27
label "Y" right pdc
box 23 8 26 12
paint ndc
box 24 9 24 9
label "GND" right ndc
box 16 12 19 15
paint ndc
box 17 13 17 13
label "Y" right ndc
box 9 8 12 12
paint ndc
box 10 9 10 9
label "GND" right ndc
box 9 43 12 48
paint pdc
box 10 44 10 44
label "Vdd" right pdc
box 9 58 12 61
paint pc
box 10 59 10 59
label "A" right pc
box 23 12 27 13
paint m1
box 24 13 24 13
label "GND" right m1
box 26 26 27 32
paint m1
box 27 27 27 27
label "Y" right m1
port class output
port make
box 27 58 28 61
paint m1
box 28 59 28 59
label "B" right m1
port class input
port make
box 23 26 26 32
paint m1
box 24 27 24 27
label "Y" right m1
port class output
port make
box 24 58 27 61
paint m1
box 25 59 25 59
label "B" right m1
port class input
port make
box 24 62 28 68
paint m1
box 25 63 25 63
label "B" right m1
port class input
port make
box 26 8 27 12
paint m1
box 27 9 27 9
label "GND" right m1
box 22 22 27 26
paint m1
box 23 23 23 23
label "Y" right m1
port class output
port make
box 22 26 23 32
paint m1
box 23 27 23 27
label "Y" right m1
port class output
port make
box 22 32 27 33
paint m1
box 23 33 23 33
label "Y" right m1
port class output
port make
box 23 57 28 58
paint m1
box 24 58 24 58
label "B" right m1
port class input
port make
box 23 58 24 61
paint m1
box 24 59 24 59
label "B" right m1
port class input
port make
box 23 61 28 62
paint m1
box 24 62 24 62
label "B" right m1
port class input
port make
box 23 8 26 12
paint m1
box 24 9 24 9
label "GND" right m1
box 19 12 20 15
paint m1
box 20 13 20 13
label "Y" right m1
port class output
port make
box 32 21 36 68
paint m1
box 33 22 33 22
label "Y" right m1
port class output
port make
box 16 12 19 15
paint m1
box 17 13 17 13
label "Y" right m1
port class output
port make
box 16 46 20 68
paint m1
box 17 47 17 47
label "Vdd" right m1
box 15 11 20 12
paint m1
box 16 12 16 12
label "Y" right m1
port class output
port make
box 15 12 16 15
paint m1
box 16 13 16 13
label "Y" right m1
port class output
port make
box 15 15 20 17
paint m1
box 16 16 16 16
label "Y" right m1
port class output
port make
box 15 17 36 21
paint m1
box 16 18 16 18
label "Y" right m1
port class output
port make
box 15 21 27 22
paint m1
box 16 22 16 22
label "Y" right m1
port class output
port make
box 12 43 20 46
paint m1
box 13 44 13 44
label "Vdd" right m1
box 12 46 13 48
paint m1
box 13 47 13 47
label "Vdd" right m1
box 12 58 13 61
paint m1
box 13 59 13 59
label "A" right m1
port class input
port make
box 9 8 12 12
paint m1
box 10 9 10 9
label "GND" right m1
box 9 43 12 48
paint m1
box 10 44 10 44
label "Vdd" right m1
box 9 58 12 61
paint m1
box 10 59 10 59
label "A" right m1
port class input
port make
box 8 4 27 8
paint m1
box 9 5 9 5
label "GND" right m1
box 8 8 9 12
paint m1
box 9 9 9 9
label "GND" right m1
box 8 12 12 13
paint m1
box 9 13 9 13
label "GND" right m1
box 8 42 20 43
paint m1
box 9 43 9 43
label "Vdd" right m1
box 8 43 9 48
paint m1
box 9 44 9 44
label "Vdd" right m1
box 8 48 13 49
paint m1
box 9 49 9 49
label "Vdd" right m1
box 8 57 13 58
paint m1
box 9 58 9 58
label "A" right m1
port class input
port make
box 8 58 9 61
paint m1
box 9 59 9 59
label "A" right m1
port class input
port make
box 8 61 13 62
paint m1
box 9 62 9 62
label "A" right m1
port class input
port make
box 8 62 12 68
paint m1
box 9 63 9 63
label "A" right m1
port class input
port make
proc lcell { x } { load "_0_0cell_0_0g${x}x0" }
