

================================================================
== Vivado HLS Report for 'gauss_blur'
================================================================
* Date:           Wed Jan 15 10:53:23 2020

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        GAUSS
* Solution:       Gauss_Solution_1
* Product family: zynq
* Target device:  xc7z010clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     7.628|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +--------+--------+--------+--------+---------+
    |     Latency     |     Interval    | Pipeline|
    |   min  |   max  |   min  |   max  |   Type  |
    +--------+--------+--------+--------+---------+
    |  928649|  928649|  928649|  928649|   none  |
    +--------+--------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------+--------+--------+----------+-----------+-----------+------+----------+
        |              |     Latency     | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name  |   min  |   max  |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------+--------+--------+----------+-----------+-----------+------+----------+
        |- LOOP_ROWS   |  928648|  928648|      1288|          -|          -|   721|    no    |
        | + LOOP_COLS  |    1285|    1285|         6|          1|          1|  1281|    yes   |
        +--------------+--------+--------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 6


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 9
* Pipeline : 1
  Pipeline-0 : II = 1, D = 6, States = { 3 4 5 6 7 8 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond3)
3 --> 
	9  / (exitcond)
	4  / (!exitcond)
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	3  / true
9 --> 
	2  / true

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.25>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%tmp_2_s = alloca i8"   --->   Operation 10 'alloca' 'tmp_2_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%tmp_1_s = alloca i8"   --->   Operation 11 'alloca' 'tmp_1_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%window_val_0_0_s = alloca i8"   --->   Operation 12 'alloca' 'window_val_0_0_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%window_val_0_1_s = alloca i8"   --->   Operation 13 'alloca' 'window_val_0_1_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%window_val_1_0_s = alloca i8"   --->   Operation 14 'alloca' 'window_val_1_0_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%window_val_1_1_s = alloca i8"   --->   Operation 15 'alloca' 'window_val_1_1_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%pix_in_val_0_s = alloca i8"   --->   Operation 16 'alloca' 'pix_in_val_0_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%window_val_2_0_s = alloca i8"   --->   Operation 17 'alloca' 'window_val_2_0_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%window_val_2_1_s = alloca i8"   --->   Operation 18 'alloca' 'window_val_2_1_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %img_out_data_stream_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 19 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %img_in_data_stream_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 20 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (3.25ns)   --->   "%buff_val_0 = alloca [1280 x i8], align 1" [GAUSS/src/gauss.cpp:37]   --->   Operation 21 'alloca' 'buff_val_0' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1280> <RAM>
ST_1 : Operation 22 [1/1] (3.25ns)   --->   "%buff_val_1 = alloca [1280 x i8], align 1" [GAUSS/src/gauss.cpp:37]   --->   Operation 22 'alloca' 'buff_val_1' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1280> <RAM>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%rbegin_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([64 x i8]* @hls_KD_KD_LineBuffe) nounwind" [/opt/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:627->GAUSS/src/gauss.cpp:37]   --->   Operation 23 'specregionbegin' 'rbegin_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%rend_i = call i32 (...)* @_ssdm_op_SpecRegionEnd([64 x i8]* @hls_KD_KD_LineBuffe, i32 %rbegin_i) nounwind" [/opt/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:627->GAUSS/src/gauss.cpp:37]   --->   Operation 24 'specregionend' 'rend_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (1.76ns)   --->   "br label %1" [GAUSS/src/gauss.cpp:41]   --->   Operation 25 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 2.74>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%i = phi i10 [ 0, %0 ], [ %i_1, %6 ]"   --->   Operation 26 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (1.77ns)   --->   "%exitcond3 = icmp eq i10 %i, -303" [GAUSS/src/gauss.cpp:41]   --->   Operation 27 'icmp' 'exitcond3' <Predicate = true> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 721, i64 721, i64 721)"   --->   Operation 28 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (1.73ns)   --->   "%i_1 = add i10 %i, 1" [GAUSS/src/gauss.cpp:41]   --->   Operation 29 'add' 'i_1' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "br i1 %exitcond3, label %7, label %2" [GAUSS/src/gauss.cpp:41]   --->   Operation 30 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([10 x i8]* @p_str3) nounwind" [GAUSS/src/gauss.cpp:41]   --->   Operation 31 'specloopname' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%tmp_s = call i32 (...)* @_ssdm_op_SpecRegionBegin([10 x i8]* @p_str3)" [GAUSS/src/gauss.cpp:41]   --->   Operation 32 'specregionbegin' 'tmp_s' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (1.77ns)   --->   "%tmp = icmp ult i10 %i, -304" [GAUSS/src/gauss.cpp:54]   --->   Operation 33 'icmp' 'tmp' <Predicate = (!exitcond3)> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%tmp_1_10 = call i9 @_ssdm_op_PartSelect.i9.i10.i32.i32(i10 %i, i32 1, i32 9)" [GAUSS/src/gauss.cpp:67]   --->   Operation 34 'partselect' 'tmp_1_10' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (1.66ns)   --->   "%icmp = icmp ne i9 %tmp_1_10, 0" [GAUSS/src/gauss.cpp:67]   --->   Operation 35 'icmp' 'icmp' <Predicate = (!exitcond3)> <Delay = 1.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (1.77ns)   --->   "%tmp_2_11 = icmp ne i10 %i, 0" [GAUSS/src/gauss.cpp:74]   --->   Operation 36 'icmp' 'tmp_2_11' <Predicate = (!exitcond3)> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (1.76ns)   --->   "br label %3" [GAUSS/src/gauss.cpp:42]   --->   Operation 37 'br' <Predicate = (!exitcond3)> <Delay = 1.76>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "ret void" [GAUSS/src/gauss.cpp:79]   --->   Operation 38 'ret' <Predicate = (exitcond3)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 3.83>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%col_assign = phi i11 [ 0, %2 ], [ %j, %._crit_edge10 ]"   --->   Operation 39 'phi' 'col_assign' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (1.88ns)   --->   "%exitcond = icmp eq i11 %col_assign, -767" [GAUSS/src/gauss.cpp:42]   --->   Operation 40 'icmp' 'exitcond' <Predicate = true> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 1281, i64 1281, i64 1281)"   --->   Operation 41 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (1.63ns)   --->   "%j = add i11 %col_assign, 1" [GAUSS/src/gauss.cpp:42]   --->   Operation 42 'add' 'j' <Predicate = true> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "br i1 %exitcond, label %6, label %4" [GAUSS/src/gauss.cpp:42]   --->   Operation 43 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (1.88ns)   --->   "%tmp_4 = icmp ult i11 %col_assign, -768" [GAUSS/src/gauss.cpp:48]   --->   Operation 44 'icmp' 'tmp_4' <Predicate = (!exitcond)> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%tmp_5 = zext i11 %col_assign to i64" [/opt/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:689->/opt/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:853->GAUSS/src/gauss.cpp:49]   --->   Operation 45 'zext' 'tmp_5' <Predicate = (!exitcond & tmp_4)> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%buff_val_1_addr = getelementptr [1280 x i8]* %buff_val_1, i64 0, i64 %tmp_5" [/opt/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:689->/opt/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:853->GAUSS/src/gauss.cpp:49]   --->   Operation 46 'getelementptr' 'buff_val_1_addr' <Predicate = (!exitcond & tmp_4)> <Delay = 0.00>
ST_3 : Operation 47 [2/2] (3.25ns)   --->   "%tmp_2 = load i8* %buff_val_1_addr, align 1" [/opt/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:689->/opt/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:853->GAUSS/src/gauss.cpp:49]   --->   Operation 47 'load' 'tmp_2' <Predicate = (!exitcond & tmp_4)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1280> <RAM>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%buff_val_0_addr = getelementptr [1280 x i8]* %buff_val_0, i64 0, i64 %tmp_5" [/opt/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:689->/opt/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:853->GAUSS/src/gauss.cpp:49]   --->   Operation 48 'getelementptr' 'buff_val_0_addr' <Predicate = (!exitcond & tmp_4)> <Delay = 0.00>
ST_3 : Operation 49 [2/2] (3.25ns)   --->   "%tmp_1 = load i8* %buff_val_0_addr, align 1" [/opt/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:689->/opt/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:853->GAUSS/src/gauss.cpp:49]   --->   Operation 49 'load' 'tmp_1' <Predicate = (!exitcond & tmp_4)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1280> <RAM>
ST_3 : Operation 50 [1/1] (0.97ns)   --->   "%or_cond = and i1 %tmp_4, %tmp" [GAUSS/src/gauss.cpp:54]   --->   Operation 50 'and' 'or_cond' <Predicate = (!exitcond)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "br i1 %or_cond, label %insert_top_row.exit, label %._crit_edge8_ifconv" [GAUSS/src/gauss.cpp:54]   --->   Operation 51 'br' <Predicate = (!exitcond)> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (1.88ns)   --->   "%tmp_9 = icmp ne i11 %col_assign, 0" [GAUSS/src/gauss.cpp:74]   --->   Operation 52 'icmp' 'tmp_9' <Predicate = (!exitcond)> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 53 [1/1] (0.97ns)   --->   "%or_cond7 = and i1 %tmp_2_11, %tmp_9" [GAUSS/src/gauss.cpp:74]   --->   Operation 53 'and' 'or_cond7' <Predicate = (!exitcond)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "br i1 %or_cond7, label %5, label %._crit_edge10" [GAUSS/src/gauss.cpp:74]   --->   Operation 54 'br' <Predicate = (!exitcond)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 6.88>
ST_4 : Operation 55 [1/2] (3.25ns)   --->   "%tmp_2 = load i8* %buff_val_1_addr, align 1" [/opt/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:689->/opt/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:853->GAUSS/src/gauss.cpp:49]   --->   Operation 55 'load' 'tmp_2' <Predicate = (tmp_4)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1280> <RAM>
ST_4 : Operation 56 [1/2] (3.25ns)   --->   "%tmp_1 = load i8* %buff_val_0_addr, align 1" [/opt/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:689->/opt/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:853->GAUSS/src/gauss.cpp:49]   --->   Operation 56 'load' 'tmp_1' <Predicate = (tmp_4)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1280> <RAM>
ST_4 : Operation 57 [1/1] (3.25ns)   --->   "store i8 %tmp_1, i8* %buff_val_1_addr, align 1" [/opt/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:689->/opt/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:853->GAUSS/src/gauss.cpp:49]   --->   Operation 57 'store' <Predicate = (tmp_4)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1280> <RAM>
ST_4 : Operation 58 [1/1] (0.00ns)   --->   "store i8 %tmp_1, i8* %tmp_1_s" [GAUSS/src/gauss.cpp:50]   --->   Operation 58 'store' <Predicate = (tmp_4)> <Delay = 0.00>
ST_4 : Operation 59 [1/1] (0.00ns)   --->   "store i8 %tmp_2, i8* %tmp_2_s" [GAUSS/src/gauss.cpp:51]   --->   Operation 59 'store' <Predicate = (tmp_4)> <Delay = 0.00>
ST_4 : Operation 60 [1/1] (0.00ns)   --->   "br label %._crit_edge" [GAUSS/src/gauss.cpp:52]   --->   Operation 60 'br' <Predicate = (tmp_4)> <Delay = 0.00>
ST_4 : Operation 61 [1/1] (0.00ns)   --->   "%tmp_6 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str31)" [/opt/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:672->/opt/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:711->GAUSS/src/gauss.cpp:55]   --->   Operation 61 'specregionbegin' 'tmp_6' <Predicate = (or_cond)> <Delay = 0.00>
ST_4 : Operation 62 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str2) nounwind" [/opt/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:676->/opt/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:711->GAUSS/src/gauss.cpp:55]   --->   Operation 62 'specprotocol' <Predicate = (or_cond)> <Delay = 0.00>
ST_4 : Operation 63 [1/1] (3.63ns)   --->   "%tmp_12 = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %img_in_data_stream_V)" [/opt/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:679->/opt/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:711->GAUSS/src/gauss.cpp:55]   --->   Operation 63 'read' 'tmp_12' <Predicate = (or_cond)> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_4 : Operation 64 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str31, i32 %tmp_6)" [/opt/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:681->/opt/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:711->GAUSS/src/gauss.cpp:55]   --->   Operation 64 'specregionend' 'empty' <Predicate = (or_cond)> <Delay = 0.00>
ST_4 : Operation 65 [1/1] (0.00ns)   --->   "%tmp_7 = zext i11 %col_assign to i64" [/opt/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:797->GAUSS/src/gauss.cpp:56]   --->   Operation 65 'zext' 'tmp_7' <Predicate = (or_cond)> <Delay = 0.00>
ST_4 : Operation 66 [1/1] (0.00ns)   --->   "%buff_val_0_addr_1 = getelementptr [1280 x i8]* %buff_val_0, i64 0, i64 %tmp_7" [/opt/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:797->GAUSS/src/gauss.cpp:56]   --->   Operation 66 'getelementptr' 'buff_val_0_addr_1' <Predicate = (or_cond)> <Delay = 0.00>
ST_4 : Operation 67 [1/1] (3.25ns)   --->   "store i8 %tmp_12, i8* %buff_val_0_addr_1, align 1" [/opt/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:797->GAUSS/src/gauss.cpp:56]   --->   Operation 67 'store' <Predicate = (or_cond)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1280> <RAM>
ST_4 : Operation 68 [1/1] (0.00ns)   --->   "%tmp_8 = call i10 @_ssdm_op_PartSelect.i10.i11.i32.i32(i11 %col_assign, i32 1, i32 10)" [GAUSS/src/gauss.cpp:67]   --->   Operation 68 'partselect' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 69 [1/1] (1.77ns)   --->   "%icmp1 = icmp ne i10 %tmp_8, 0" [GAUSS/src/gauss.cpp:67]   --->   Operation 69 'icmp' 'icmp1' <Predicate = true> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 7.54>
ST_5 : Operation 70 [1/1] (0.00ns)   --->   "store i8 %tmp_12, i8* %pix_in_val_0_s" [/opt/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:679->/opt/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:711->GAUSS/src/gauss.cpp:55]   --->   Operation 70 'store' <Predicate = (or_cond)> <Delay = 0.00>
ST_5 : Operation 71 [1/1] (0.00ns)   --->   "br label %._crit_edge8_ifconv" [GAUSS/src/gauss.cpp:57]   --->   Operation 71 'br' <Predicate = (or_cond)> <Delay = 0.00>
ST_5 : Operation 72 [1/1] (0.00ns)   --->   "%tmp_2_load = load i8* %tmp_2_s" [GAUSS/src/gauss.cpp:61]   --->   Operation 72 'load' 'tmp_2_load' <Predicate = (tmp_4)> <Delay = 0.00>
ST_5 : Operation 73 [1/1] (0.00ns)   --->   "%tmp_1_load = load i8* %tmp_1_s" [GAUSS/src/gauss.cpp:61]   --->   Operation 73 'load' 'tmp_1_load' <Predicate = (tmp_4)> <Delay = 0.00>
ST_5 : Operation 74 [1/1] (0.00ns)   --->   "%window_val_1_0_load_1 = load i8* %window_val_1_0_s" [GAUSS/src/gauss.cpp:89->GAUSS/src/gauss.cpp:68]   --->   Operation 74 'load' 'window_val_1_0_load_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 75 [1/1] (0.00ns)   --->   "%window_val_2_0_load_1 = load i8* %window_val_2_0_s" [GAUSS/src/gauss.cpp:89->GAUSS/src/gauss.cpp:68]   --->   Operation 75 'load' 'window_val_2_0_load_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 76 [1/1] (0.00ns)   --->   "%window_val_2_1_load = load i8* %window_val_2_1_s" [GAUSS/src/gauss.cpp:89->GAUSS/src/gauss.cpp:68]   --->   Operation 76 'load' 'window_val_2_1_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 77 [1/1] (1.24ns)   --->   "%pWindow_val_2_0_re = select i1 %tmp_4, i8 %tmp_2_load, i8 %window_val_2_0_load_1" [GAUSS/src/gauss.cpp:61]   --->   Operation 77 'select' 'pWindow_val_2_0_re' <Predicate = true> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 78 [1/1] (1.24ns)   --->   "%pWindow_val_1_0_re = select i1 %tmp_4, i8 %tmp_1_load, i8 %window_val_1_0_load_1" [GAUSS/src/gauss.cpp:61]   --->   Operation 78 'select' 'pWindow_val_1_0_re' <Predicate = true> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 79 [1/1] (0.00ns)   --->   "%lhs_V_1_1_i_cast = zext i8 %window_val_1_0_load_1 to i19" [GAUSS/src/gauss.cpp:89->GAUSS/src/gauss.cpp:68]   --->   Operation 79 'zext' 'lhs_V_1_1_i_cast' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 80 [1/1] (6.38ns) (root node of the DSP)   --->   "%ret_V_1_1_i = mul i19 %lhs_V_1_1_i_cast, 836" [GAUSS/src/gauss.cpp:89->GAUSS/src/gauss.cpp:68]   --->   Operation 80 'mul' 'ret_V_1_1_i' <Predicate = true> <Delay = 6.38> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 81 [1/1] (0.00ns)   --->   "%lhs_V_2_1_i_cast = zext i8 %window_val_2_0_load_1 to i18" [GAUSS/src/gauss.cpp:89->GAUSS/src/gauss.cpp:68]   --->   Operation 81 'zext' 'lhs_V_2_1_i_cast' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 82 [1/1] (3.36ns) (grouped into DSP with root node tmp9)   --->   "%ret_V_2_1_i = mul i18 %lhs_V_2_1_i_cast, 507" [GAUSS/src/gauss.cpp:89->GAUSS/src/gauss.cpp:68]   --->   Operation 82 'mul' 'ret_V_2_1_i' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 83 [1/1] (0.00ns)   --->   "%lhs_V_2_2_i_cast = zext i8 %window_val_2_1_load to i18" [GAUSS/src/gauss.cpp:89->GAUSS/src/gauss.cpp:68]   --->   Operation 83 'zext' 'lhs_V_2_2_i_cast' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 84 [1/1] (4.52ns)   --->   "%ret_V_2_2_i = mul i18 %lhs_V_2_2_i_cast, 307" [GAUSS/src/gauss.cpp:89->GAUSS/src/gauss.cpp:68]   --->   Operation 84 'mul' 'ret_V_2_2_i' <Predicate = true> <Delay = 4.52> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.52> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 85 [1/1] (3.02ns) (root node of the DSP)   --->   "%tmp9 = add i18 %ret_V_2_2_i, %ret_V_2_1_i" [GAUSS/src/gauss.cpp:89->GAUSS/src/gauss.cpp:68]   --->   Operation 85 'add' 'tmp9' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 86 [1/1] (0.00ns)   --->   "%window_val_1_0_load = load i8* %window_val_1_0_s" [/opt/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:68->GAUSS/src/gauss.cpp:89->GAUSS/src/gauss.cpp:68]   --->   Operation 86 'load' 'window_val_1_0_load' <Predicate = (!exitcond)> <Delay = 0.00>
ST_5 : Operation 87 [1/1] (0.00ns)   --->   "%window_val_2_0_load = load i8* %window_val_2_0_s" [/opt/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:68->GAUSS/src/gauss.cpp:89->GAUSS/src/gauss.cpp:68]   --->   Operation 87 'load' 'window_val_2_0_load' <Predicate = (!exitcond)> <Delay = 0.00>
ST_5 : Operation 88 [1/1] (0.00ns)   --->   "store i8 %window_val_2_0_load, i8* %window_val_2_1_s" [/opt/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:68->GAUSS/src/gauss.cpp:89->GAUSS/src/gauss.cpp:68]   --->   Operation 88 'store' <Predicate = (!exitcond)> <Delay = 0.00>
ST_5 : Operation 89 [1/1] (0.00ns)   --->   "store i8 %pWindow_val_2_0_re, i8* %window_val_2_0_s" [/opt/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:68->GAUSS/src/gauss.cpp:89->GAUSS/src/gauss.cpp:68]   --->   Operation 89 'store' <Predicate = (!exitcond)> <Delay = 0.00>
ST_5 : Operation 90 [1/1] (0.00ns)   --->   "store i8 %pWindow_val_1_0_re, i8* %window_val_1_0_s" [/opt/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:68->GAUSS/src/gauss.cpp:89->GAUSS/src/gauss.cpp:68]   --->   Operation 90 'store' <Predicate = (!exitcond)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 7.62>
ST_6 : Operation 91 [1/1] (0.00ns)   --->   "br i1 %tmp_4, label %.preheader.preheader.i.i, label %._crit_edge" [GAUSS/src/gauss.cpp:48]   --->   Operation 91 'br' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 92 [1/1] (0.00ns)   --->   "%window_val_0_0_load_1 = load i8* %window_val_0_0_s" [GAUSS/src/gauss.cpp:89->GAUSS/src/gauss.cpp:68]   --->   Operation 92 'load' 'window_val_0_0_load_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 93 [1/1] (0.00ns)   --->   "%window_val_0_1_load = load i8* %window_val_0_1_s" [GAUSS/src/gauss.cpp:89->GAUSS/src/gauss.cpp:68]   --->   Operation 93 'load' 'window_val_0_1_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 94 [1/1] (0.00ns)   --->   "%window_val_1_1_load = load i8* %window_val_1_1_s" [GAUSS/src/gauss.cpp:89->GAUSS/src/gauss.cpp:68]   --->   Operation 94 'load' 'window_val_1_1_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 95 [1/1] (0.00ns)   --->   "%window_val_0_0 = load i8* %pix_in_val_0_s" [GAUSS/src/gauss.cpp:61]   --->   Operation 95 'load' 'window_val_0_0' <Predicate = (tmp_4)> <Delay = 0.00>
ST_6 : Operation 96 [1/1] (1.24ns)   --->   "%pWindow_val_0_0_re = select i1 %tmp_4, i8 %window_val_0_0, i8 %window_val_0_0_load_1" [GAUSS/src/gauss.cpp:61]   --->   Operation 96 'select' 'pWindow_val_0_0_re' <Predicate = true> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 97 [1/1] (0.00ns)   --->   "%lhs_V_0_i_cast = zext i8 %pWindow_val_0_0_re to i18" [GAUSS/src/gauss.cpp:89->GAUSS/src/gauss.cpp:68]   --->   Operation 97 'zext' 'lhs_V_0_i_cast' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 98 [1/1] (3.36ns) (grouped into DSP with root node tmp4)   --->   "%ret_V_0_i = mul i18 %lhs_V_0_i_cast, 307" [GAUSS/src/gauss.cpp:89->GAUSS/src/gauss.cpp:68]   --->   Operation 98 'mul' 'ret_V_0_i' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 99 [1/1] (0.00ns)   --->   "%lhs_V_0_1_i_cast = zext i8 %window_val_0_0_load_1 to i18" [GAUSS/src/gauss.cpp:89->GAUSS/src/gauss.cpp:68]   --->   Operation 99 'zext' 'lhs_V_0_1_i_cast' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 100 [1/1] (4.52ns)   --->   "%ret_V_0_1_i = mul i18 %lhs_V_0_1_i_cast, 507" [GAUSS/src/gauss.cpp:89->GAUSS/src/gauss.cpp:68]   --->   Operation 100 'mul' 'ret_V_0_1_i' <Predicate = true> <Delay = 4.52> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.52> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 101 [1/1] (0.00ns)   --->   "%lhs_V_0_2_i_cast = zext i8 %window_val_0_1_load to i18" [GAUSS/src/gauss.cpp:89->GAUSS/src/gauss.cpp:68]   --->   Operation 101 'zext' 'lhs_V_0_2_i_cast' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 102 [1/1] (3.36ns) (grouped into DSP with root node tmp5)   --->   "%ret_V_0_2_i = mul i18 %lhs_V_0_2_i_cast, 307" [GAUSS/src/gauss.cpp:89->GAUSS/src/gauss.cpp:68]   --->   Operation 102 'mul' 'ret_V_0_2_i' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 103 [1/1] (0.00ns)   --->   "%lhs_V_1_i_cast = zext i8 %pWindow_val_1_0_re to i18" [GAUSS/src/gauss.cpp:89->GAUSS/src/gauss.cpp:68]   --->   Operation 103 'zext' 'lhs_V_1_i_cast' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 104 [1/1] (4.52ns)   --->   "%ret_V_1_i = mul i18 %lhs_V_1_i_cast, 507" [GAUSS/src/gauss.cpp:89->GAUSS/src/gauss.cpp:68]   --->   Operation 104 'mul' 'ret_V_1_i' <Predicate = true> <Delay = 4.52> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.52> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 105 [1/1] (0.00ns)   --->   "%lhs_V_1_2_i_cast = zext i8 %window_val_1_1_load to i18" [GAUSS/src/gauss.cpp:89->GAUSS/src/gauss.cpp:68]   --->   Operation 105 'zext' 'lhs_V_1_2_i_cast' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 106 [1/1] (3.36ns) (grouped into DSP with root node tmp7)   --->   "%ret_V_1_2_i = mul i18 %lhs_V_1_2_i_cast, 507" [GAUSS/src/gauss.cpp:89->GAUSS/src/gauss.cpp:68]   --->   Operation 106 'mul' 'ret_V_1_2_i' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 107 [1/1] (0.00ns) (grouped into DSP with root node tmp7)   --->   "%ret_V_1_2_i_cast = zext i18 %ret_V_1_2_i to i19" [GAUSS/src/gauss.cpp:89->GAUSS/src/gauss.cpp:68]   --->   Operation 107 'zext' 'ret_V_1_2_i_cast' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 108 [1/1] (0.00ns)   --->   "%lhs_V_2_i_cast = zext i8 %pWindow_val_2_0_re to i18" [GAUSS/src/gauss.cpp:89->GAUSS/src/gauss.cpp:68]   --->   Operation 108 'zext' 'lhs_V_2_i_cast' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 109 [1/1] (3.36ns) (grouped into DSP with root node tmp8)   --->   "%ret_V_2_i = mul i18 %lhs_V_2_i_cast, 307" [GAUSS/src/gauss.cpp:89->GAUSS/src/gauss.cpp:68]   --->   Operation 109 'mul' 'ret_V_2_i' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 110 [1/1] (0.00ns) (grouped into DSP with root node tmp8)   --->   "%ret_V_2_i_cast = zext i18 %ret_V_2_i to i19" [GAUSS/src/gauss.cpp:89->GAUSS/src/gauss.cpp:68]   --->   Operation 110 'zext' 'ret_V_2_i_cast' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 111 [1/1] (3.02ns) (root node of the DSP)   --->   "%tmp4 = add i18 %ret_V_0_1_i, %ret_V_0_i" [GAUSS/src/gauss.cpp:89->GAUSS/src/gauss.cpp:68]   --->   Operation 111 'add' 'tmp4' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 112 [1/1] (3.02ns) (root node of the DSP)   --->   "%tmp5 = add i18 %ret_V_1_i, %ret_V_0_2_i" [GAUSS/src/gauss.cpp:89->GAUSS/src/gauss.cpp:68]   --->   Operation 112 'add' 'tmp5' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 113 [1/1] (3.02ns) (root node of the DSP)   --->   "%tmp7 = add i19 %ret_V_1_2_i_cast, %ret_V_1_1_i" [GAUSS/src/gauss.cpp:89->GAUSS/src/gauss.cpp:68]   --->   Operation 113 'add' 'tmp7' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 114 [1/1] (0.00ns)   --->   "%tmp9_cast = zext i18 %tmp9 to i19" [GAUSS/src/gauss.cpp:89->GAUSS/src/gauss.cpp:68]   --->   Operation 114 'zext' 'tmp9_cast' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 115 [1/1] (3.02ns) (root node of the DSP)   --->   "%tmp8 = add i19 %ret_V_2_i_cast, %tmp9_cast" [GAUSS/src/gauss.cpp:89->GAUSS/src/gauss.cpp:68]   --->   Operation 115 'add' 'tmp8' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 116 [1/1] (0.00ns)   --->   "%window_val_0_0_load = load i8* %window_val_0_0_s" [/opt/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:68->GAUSS/src/gauss.cpp:89->GAUSS/src/gauss.cpp:68]   --->   Operation 116 'load' 'window_val_0_0_load' <Predicate = (!exitcond)> <Delay = 0.00>
ST_6 : Operation 117 [1/1] (0.00ns)   --->   "store i8 %window_val_1_0_load, i8* %window_val_1_1_s" [/opt/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:68->GAUSS/src/gauss.cpp:89->GAUSS/src/gauss.cpp:68]   --->   Operation 117 'store' <Predicate = (!exitcond)> <Delay = 0.00>
ST_6 : Operation 118 [1/1] (0.00ns)   --->   "store i8 %window_val_0_0_load, i8* %window_val_0_1_s" [/opt/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:68->GAUSS/src/gauss.cpp:89->GAUSS/src/gauss.cpp:68]   --->   Operation 118 'store' <Predicate = (!exitcond)> <Delay = 0.00>
ST_6 : Operation 119 [1/1] (0.00ns)   --->   "store i8 %pWindow_val_0_0_re, i8* %window_val_0_0_s" [/opt/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:68->GAUSS/src/gauss.cpp:89->GAUSS/src/gauss.cpp:68]   --->   Operation 119 'store' <Predicate = (!exitcond)> <Delay = 0.00>

State 7 <SV = 6> <Delay = 7.40>
ST_7 : Operation 120 [1/1] (0.00ns) (grouped into LUT with out node tmp_11)   --->   "%tmp1 = and i1 %icmp, %icmp1" [GAUSS/src/gauss.cpp:67]   --->   Operation 120 'and' 'tmp1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 121 [1/1] (0.00ns) (grouped into LUT with out node tmp_11)   --->   "%or_cond6 = and i1 %or_cond, %tmp1" [GAUSS/src/gauss.cpp:67]   --->   Operation 121 'and' 'or_cond6' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 122 [1/1] (0.00ns)   --->   "%tmp4_cast = zext i18 %tmp4 to i19" [GAUSS/src/gauss.cpp:89->GAUSS/src/gauss.cpp:68]   --->   Operation 122 'zext' 'tmp4_cast' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 123 [1/1] (0.00ns)   --->   "%tmp5_cast = zext i18 %tmp5 to i19" [GAUSS/src/gauss.cpp:89->GAUSS/src/gauss.cpp:68]   --->   Operation 123 'zext' 'tmp5_cast' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 124 [1/1] (2.13ns)   --->   "%tmp3 = add i19 %tmp4_cast, %tmp5_cast" [GAUSS/src/gauss.cpp:89->GAUSS/src/gauss.cpp:68]   --->   Operation 124 'add' 'tmp3' <Predicate = true> <Delay = 2.13> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 125 [1/1] (0.00ns)   --->   "%tmp3_cast = zext i19 %tmp3 to i20" [GAUSS/src/gauss.cpp:89->GAUSS/src/gauss.cpp:68]   --->   Operation 125 'zext' 'tmp3_cast' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 126 [1/1] (0.00ns)   --->   "%tmp7_cast = zext i19 %tmp7 to i20" [GAUSS/src/gauss.cpp:89->GAUSS/src/gauss.cpp:68]   --->   Operation 126 'zext' 'tmp7_cast' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 127 [1/1] (0.00ns)   --->   "%tmp8_cast = zext i19 %tmp8 to i20" [GAUSS/src/gauss.cpp:89->GAUSS/src/gauss.cpp:68]   --->   Operation 127 'zext' 'tmp8_cast' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 128 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp6 = add i20 %tmp7_cast, %tmp8_cast" [GAUSS/src/gauss.cpp:89->GAUSS/src/gauss.cpp:68]   --->   Operation 128 'add' 'tmp6' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.01> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 129 [1/1] (4.02ns) (root node of TernaryAdder)   --->   "%acc_V_2_2_i = add i20 %tmp3_cast, %tmp6" [GAUSS/src/gauss.cpp:89->GAUSS/src/gauss.cpp:68]   --->   Operation 129 'add' 'acc_V_2_2_i' <Predicate = true> <Delay = 4.02> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.01> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 130 [1/1] (0.00ns) (grouped into LUT with out node tmp_11)   --->   "%v0_assign = call i8 @_ssdm_op_PartSelect.i8.i20.i32.i32(i20 %acc_V_2_2_i, i32 12, i32 19)" [GAUSS/src/gauss.cpp:92->GAUSS/src/gauss.cpp:68]   --->   Operation 130 'partselect' 'v0_assign' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 131 [1/1] (1.24ns) (out node of the LUT)   --->   "%tmp_11 = select i1 %or_cond6, i8 %v0_assign, i8 0" [GAUSS/src/gauss.cpp:67]   --->   Operation 131 'select' 'tmp_11' <Predicate = true> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 8 <SV = 7> <Delay = 3.63>
ST_8 : Operation 132 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([10 x i8]* @p_str4) nounwind" [GAUSS/src/gauss.cpp:42]   --->   Operation 132 'specloopname' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 133 [1/1] (0.00ns)   --->   "%tmp_3 = call i32 (...)* @_ssdm_op_SpecRegionBegin([10 x i8]* @p_str4)" [GAUSS/src/gauss.cpp:42]   --->   Operation 133 'specregionbegin' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 134 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str2) nounwind" [GAUSS/src/gauss.cpp:44]   --->   Operation 134 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 135 [1/1] (0.00ns)   --->   "%tmp_10 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str26)" [/opt/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:696->/opt/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:717->GAUSS/src/gauss.cpp:75]   --->   Operation 135 'specregionbegin' 'tmp_10' <Predicate = (or_cond7)> <Delay = 0.00>
ST_8 : Operation 136 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str2) nounwind" [/opt/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:700->/opt/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:717->GAUSS/src/gauss.cpp:75]   --->   Operation 136 'specprotocol' <Predicate = (or_cond7)> <Delay = 0.00>
ST_8 : Operation 137 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i8P(i8* %img_out_data_stream_V, i8 %tmp_11)" [/opt/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:703->/opt/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:717->GAUSS/src/gauss.cpp:75]   --->   Operation 137 'write' <Predicate = (or_cond7)> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_8 : Operation 138 [1/1] (0.00ns)   --->   "%empty_12 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str26, i32 %tmp_10)" [/opt/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:705->/opt/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:717->GAUSS/src/gauss.cpp:75]   --->   Operation 138 'specregionend' 'empty_12' <Predicate = (or_cond7)> <Delay = 0.00>
ST_8 : Operation 139 [1/1] (0.00ns)   --->   "br label %._crit_edge10" [GAUSS/src/gauss.cpp:76]   --->   Operation 139 'br' <Predicate = (or_cond7)> <Delay = 0.00>
ST_8 : Operation 140 [1/1] (0.00ns)   --->   "%empty_13 = call i32 (...)* @_ssdm_op_SpecRegionEnd([10 x i8]* @p_str4, i32 %tmp_3)" [GAUSS/src/gauss.cpp:77]   --->   Operation 140 'specregionend' 'empty_13' <Predicate = (!exitcond)> <Delay = 0.00>
ST_8 : Operation 141 [1/1] (0.00ns)   --->   "br label %3" [GAUSS/src/gauss.cpp:42]   --->   Operation 141 'br' <Predicate = (!exitcond)> <Delay = 0.00>

State 9 <SV = 3> <Delay = 0.00>
ST_9 : Operation 142 [1/1] (0.00ns)   --->   "%empty_14 = call i32 (...)* @_ssdm_op_SpecRegionEnd([10 x i8]* @p_str3, i32 %tmp_s)" [GAUSS/src/gauss.cpp:78]   --->   Operation 142 'specregionend' 'empty_14' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 143 [1/1] (0.00ns)   --->   "br label %1" [GAUSS/src/gauss.cpp:41]   --->   Operation 143 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ img_in_data_stream_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ img_out_data_stream_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
tmp_2_s               (alloca           ) [ 0011111111]
tmp_1_s               (alloca           ) [ 0011111111]
window_val_0_0_s      (alloca           ) [ 0011111111]
window_val_0_1_s      (alloca           ) [ 0011111111]
window_val_1_0_s      (alloca           ) [ 0011111111]
window_val_1_1_s      (alloca           ) [ 0011111111]
pix_in_val_0_s        (alloca           ) [ 0011111111]
window_val_2_0_s      (alloca           ) [ 0011111111]
window_val_2_1_s      (alloca           ) [ 0011111111]
StgValue_19           (specinterface    ) [ 0000000000]
StgValue_20           (specinterface    ) [ 0000000000]
buff_val_0            (alloca           ) [ 0011111111]
buff_val_1            (alloca           ) [ 0011111111]
rbegin_i              (specregionbegin  ) [ 0000000000]
rend_i                (specregionend    ) [ 0000000000]
StgValue_25           (br               ) [ 0111111111]
i                     (phi              ) [ 0010000000]
exitcond3             (icmp             ) [ 0011111111]
StgValue_28           (speclooptripcount) [ 0000000000]
i_1                   (add              ) [ 0111111111]
StgValue_30           (br               ) [ 0000000000]
StgValue_31           (specloopname     ) [ 0000000000]
tmp_s                 (specregionbegin  ) [ 0001111111]
tmp                   (icmp             ) [ 0001111110]
tmp_1_10              (partselect       ) [ 0000000000]
icmp                  (icmp             ) [ 0001111110]
tmp_2_11              (icmp             ) [ 0001111110]
StgValue_37           (br               ) [ 0011111111]
StgValue_38           (ret              ) [ 0000000000]
col_assign            (phi              ) [ 0001100000]
exitcond              (icmp             ) [ 0011111111]
StgValue_41           (speclooptripcount) [ 0000000000]
j                     (add              ) [ 0011111111]
StgValue_43           (br               ) [ 0000000000]
tmp_4                 (icmp             ) [ 0011111111]
tmp_5                 (zext             ) [ 0000000000]
buff_val_1_addr       (getelementptr    ) [ 0001100000]
buff_val_0_addr       (getelementptr    ) [ 0001100000]
or_cond               (and              ) [ 0001111100]
StgValue_51           (br               ) [ 0000000000]
tmp_9                 (icmp             ) [ 0000000000]
or_cond7              (and              ) [ 0001111110]
StgValue_54           (br               ) [ 0000000000]
tmp_2                 (load             ) [ 0000000000]
tmp_1                 (load             ) [ 0000000000]
StgValue_57           (store            ) [ 0000000000]
StgValue_58           (store            ) [ 0000000000]
StgValue_59           (store            ) [ 0000000000]
StgValue_60           (br               ) [ 0000000000]
tmp_6                 (specregionbegin  ) [ 0000000000]
StgValue_62           (specprotocol     ) [ 0000000000]
tmp_12                (read             ) [ 0001010000]
empty                 (specregionend    ) [ 0000000000]
tmp_7                 (zext             ) [ 0000000000]
buff_val_0_addr_1     (getelementptr    ) [ 0000000000]
StgValue_67           (store            ) [ 0000000000]
tmp_8                 (partselect       ) [ 0000000000]
icmp1                 (icmp             ) [ 0001011100]
StgValue_70           (store            ) [ 0000000000]
StgValue_71           (br               ) [ 0000000000]
tmp_2_load            (load             ) [ 0000000000]
tmp_1_load            (load             ) [ 0000000000]
window_val_1_0_load_1 (load             ) [ 0000000000]
window_val_2_0_load_1 (load             ) [ 0000000000]
window_val_2_1_load   (load             ) [ 0000000000]
pWindow_val_2_0_re    (select           ) [ 0001001000]
pWindow_val_1_0_re    (select           ) [ 0001001000]
lhs_V_1_1_i_cast      (zext             ) [ 0000000000]
ret_V_1_1_i           (mul              ) [ 0001001000]
lhs_V_2_1_i_cast      (zext             ) [ 0000000000]
ret_V_2_1_i           (mul              ) [ 0000000000]
lhs_V_2_2_i_cast      (zext             ) [ 0000000000]
ret_V_2_2_i           (mul              ) [ 0000000000]
tmp9                  (add              ) [ 0001001000]
window_val_1_0_load   (load             ) [ 0001001000]
window_val_2_0_load   (load             ) [ 0000000000]
StgValue_88           (store            ) [ 0000000000]
StgValue_89           (store            ) [ 0000000000]
StgValue_90           (store            ) [ 0000000000]
StgValue_91           (br               ) [ 0000000000]
window_val_0_0_load_1 (load             ) [ 0000000000]
window_val_0_1_load   (load             ) [ 0000000000]
window_val_1_1_load   (load             ) [ 0000000000]
window_val_0_0        (load             ) [ 0000000000]
pWindow_val_0_0_re    (select           ) [ 0000000000]
lhs_V_0_i_cast        (zext             ) [ 0000000000]
ret_V_0_i             (mul              ) [ 0000000000]
lhs_V_0_1_i_cast      (zext             ) [ 0000000000]
ret_V_0_1_i           (mul              ) [ 0000000000]
lhs_V_0_2_i_cast      (zext             ) [ 0000000000]
ret_V_0_2_i           (mul              ) [ 0000000000]
lhs_V_1_i_cast        (zext             ) [ 0000000000]
ret_V_1_i             (mul              ) [ 0000000000]
lhs_V_1_2_i_cast      (zext             ) [ 0000000000]
ret_V_1_2_i           (mul              ) [ 0000000000]
ret_V_1_2_i_cast      (zext             ) [ 0000000000]
lhs_V_2_i_cast        (zext             ) [ 0000000000]
ret_V_2_i             (mul              ) [ 0000000000]
ret_V_2_i_cast        (zext             ) [ 0000000000]
tmp4                  (add              ) [ 0001000100]
tmp5                  (add              ) [ 0001000100]
tmp7                  (add              ) [ 0001000100]
tmp9_cast             (zext             ) [ 0000000000]
tmp8                  (add              ) [ 0001000100]
window_val_0_0_load   (load             ) [ 0000000000]
StgValue_117          (store            ) [ 0000000000]
StgValue_118          (store            ) [ 0000000000]
StgValue_119          (store            ) [ 0000000000]
tmp1                  (and              ) [ 0000000000]
or_cond6              (and              ) [ 0000000000]
tmp4_cast             (zext             ) [ 0000000000]
tmp5_cast             (zext             ) [ 0000000000]
tmp3                  (add              ) [ 0000000000]
tmp3_cast             (zext             ) [ 0000000000]
tmp7_cast             (zext             ) [ 0000000000]
tmp8_cast             (zext             ) [ 0000000000]
tmp6                  (add              ) [ 0000000000]
acc_V_2_2_i           (add              ) [ 0000000000]
v0_assign             (partselect       ) [ 0000000000]
tmp_11                (select           ) [ 0001000010]
StgValue_132          (specloopname     ) [ 0000000000]
tmp_3                 (specregionbegin  ) [ 0000000000]
StgValue_134          (specpipeline     ) [ 0000000000]
tmp_10                (specregionbegin  ) [ 0000000000]
StgValue_136          (specprotocol     ) [ 0000000000]
StgValue_137          (write            ) [ 0000000000]
empty_12              (specregionend    ) [ 0000000000]
StgValue_139          (br               ) [ 0000000000]
empty_13              (specregionend    ) [ 0000000000]
StgValue_141          (br               ) [ 0011111111]
empty_14              (specregionend    ) [ 0000000000]
StgValue_143          (br               ) [ 0111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="img_in_data_stream_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="img_in_data_stream_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="img_out_data_stream_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="img_out_data_stream_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="hls_KD_KD_LineBuffe"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i9.i10.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str31"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecProtocol"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i8P"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i10.i11.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i20.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str26"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i8P"/></StgValue>
</bind>
</comp>

<comp id="94" class="1004" name="tmp_2_s_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="1" slack="0"/>
<pin id="96" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp_2_s/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="tmp_1_s_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="1" slack="0"/>
<pin id="100" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp_1_s/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="window_val_0_0_s_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="1" slack="0"/>
<pin id="104" dir="1" index="1" bw="8" slack="5"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="window_val_0_0_s/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="window_val_0_1_s_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="1" slack="0"/>
<pin id="108" dir="1" index="1" bw="8" slack="5"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="window_val_0_1_s/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="window_val_1_0_s_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="1" slack="0"/>
<pin id="112" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="window_val_1_0_s/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="window_val_1_1_s_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="1" slack="0"/>
<pin id="116" dir="1" index="1" bw="8" slack="5"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="window_val_1_1_s/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="pix_in_val_0_s_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="1" slack="0"/>
<pin id="120" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="pix_in_val_0_s/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="window_val_2_0_s_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="1" slack="0"/>
<pin id="124" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="window_val_2_0_s/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="window_val_2_1_s_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="1" slack="0"/>
<pin id="128" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="window_val_2_1_s/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="buff_val_0_alloca_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="1" slack="0"/>
<pin id="132" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="buff_val_0/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="buff_val_1_alloca_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="1" slack="0"/>
<pin id="136" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="buff_val_1/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="tmp_12_read_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="8" slack="0"/>
<pin id="140" dir="0" index="1" bw="8" slack="0"/>
<pin id="141" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_12/4 "/>
</bind>
</comp>

<comp id="144" class="1004" name="StgValue_137_write_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="0" slack="0"/>
<pin id="146" dir="0" index="1" bw="8" slack="0"/>
<pin id="147" dir="0" index="2" bw="8" slack="1"/>
<pin id="148" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_137/8 "/>
</bind>
</comp>

<comp id="151" class="1004" name="buff_val_1_addr_gep_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="153" dir="0" index="1" bw="1" slack="0"/>
<pin id="154" dir="0" index="2" bw="11" slack="0"/>
<pin id="155" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buff_val_1_addr/3 "/>
</bind>
</comp>

<comp id="157" class="1004" name="grp_access_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="11" slack="0"/>
<pin id="159" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="160" dir="0" index="2" bw="0" slack="1"/>
<pin id="175" dir="0" index="4" bw="11" slack="0"/>
<pin id="176" dir="0" index="5" bw="8" slack="2147483647"/>
<pin id="177" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="161" dir="1" index="3" bw="8" slack="0"/>
<pin id="178" dir="1" index="7" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="tmp_2/3 StgValue_57/4 "/>
</bind>
</comp>

<comp id="163" class="1004" name="buff_val_0_addr_gep_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="165" dir="0" index="1" bw="1" slack="0"/>
<pin id="166" dir="0" index="2" bw="11" slack="0"/>
<pin id="167" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buff_val_0_addr/3 "/>
</bind>
</comp>

<comp id="169" class="1004" name="grp_access_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="11" slack="0"/>
<pin id="171" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="172" dir="0" index="2" bw="0" slack="0"/>
<pin id="186" dir="0" index="4" bw="11" slack="0"/>
<pin id="187" dir="0" index="5" bw="8" slack="2147483647"/>
<pin id="188" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="173" dir="1" index="3" bw="8" slack="0"/>
<pin id="189" dir="1" index="7" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="tmp_1/3 StgValue_67/4 "/>
</bind>
</comp>

<comp id="180" class="1004" name="buff_val_0_addr_1_gep_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="182" dir="0" index="1" bw="1" slack="0"/>
<pin id="183" dir="0" index="2" bw="11" slack="0"/>
<pin id="184" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buff_val_0_addr_1/4 "/>
</bind>
</comp>

<comp id="192" class="1005" name="i_reg_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="10" slack="1"/>
<pin id="194" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="196" class="1004" name="i_phi_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="1" slack="1"/>
<pin id="198" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="199" dir="0" index="2" bw="10" slack="0"/>
<pin id="200" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="201" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="203" class="1005" name="col_assign_reg_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="11" slack="1"/>
<pin id="205" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="col_assign (phireg) "/>
</bind>
</comp>

<comp id="207" class="1004" name="col_assign_phi_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="1" slack="1"/>
<pin id="209" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="210" dir="0" index="2" bw="11" slack="0"/>
<pin id="211" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="212" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="col_assign/3 "/>
</bind>
</comp>

<comp id="215" class="1004" name="exitcond3_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="10" slack="0"/>
<pin id="217" dir="0" index="1" bw="10" slack="0"/>
<pin id="218" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond3/2 "/>
</bind>
</comp>

<comp id="221" class="1004" name="i_1_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="10" slack="0"/>
<pin id="223" dir="0" index="1" bw="1" slack="0"/>
<pin id="224" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_1/2 "/>
</bind>
</comp>

<comp id="227" class="1004" name="tmp_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="10" slack="0"/>
<pin id="229" dir="0" index="1" bw="10" slack="0"/>
<pin id="230" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="233" class="1004" name="tmp_1_10_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="9" slack="0"/>
<pin id="235" dir="0" index="1" bw="10" slack="0"/>
<pin id="236" dir="0" index="2" bw="1" slack="0"/>
<pin id="237" dir="0" index="3" bw="5" slack="0"/>
<pin id="238" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_1_10/2 "/>
</bind>
</comp>

<comp id="243" class="1004" name="icmp_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="9" slack="0"/>
<pin id="245" dir="0" index="1" bw="1" slack="0"/>
<pin id="246" dir="1" index="2" bw="1" slack="5"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp/2 "/>
</bind>
</comp>

<comp id="249" class="1004" name="tmp_2_11_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="10" slack="0"/>
<pin id="251" dir="0" index="1" bw="1" slack="0"/>
<pin id="252" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_2_11/2 "/>
</bind>
</comp>

<comp id="255" class="1004" name="exitcond_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="11" slack="0"/>
<pin id="257" dir="0" index="1" bw="11" slack="0"/>
<pin id="258" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/3 "/>
</bind>
</comp>

<comp id="261" class="1004" name="j_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="11" slack="0"/>
<pin id="263" dir="0" index="1" bw="1" slack="0"/>
<pin id="264" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j/3 "/>
</bind>
</comp>

<comp id="267" class="1004" name="tmp_4_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="11" slack="0"/>
<pin id="269" dir="0" index="1" bw="11" slack="0"/>
<pin id="270" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_4/3 "/>
</bind>
</comp>

<comp id="273" class="1004" name="tmp_5_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="11" slack="0"/>
<pin id="275" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_5/3 "/>
</bind>
</comp>

<comp id="279" class="1004" name="or_cond_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="1" slack="0"/>
<pin id="281" dir="0" index="1" bw="1" slack="1"/>
<pin id="282" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="or_cond/3 "/>
</bind>
</comp>

<comp id="284" class="1004" name="tmp_9_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="11" slack="0"/>
<pin id="286" dir="0" index="1" bw="1" slack="0"/>
<pin id="287" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_9/3 "/>
</bind>
</comp>

<comp id="290" class="1004" name="or_cond7_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="1" slack="1"/>
<pin id="292" dir="0" index="1" bw="1" slack="0"/>
<pin id="293" dir="1" index="2" bw="1" slack="5"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="or_cond7/3 "/>
</bind>
</comp>

<comp id="295" class="1004" name="StgValue_58_store_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="8" slack="0"/>
<pin id="297" dir="0" index="1" bw="8" slack="3"/>
<pin id="298" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_58/4 "/>
</bind>
</comp>

<comp id="300" class="1004" name="StgValue_59_store_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="8" slack="0"/>
<pin id="302" dir="0" index="1" bw="8" slack="3"/>
<pin id="303" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_59/4 "/>
</bind>
</comp>

<comp id="305" class="1004" name="tmp_7_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="11" slack="1"/>
<pin id="307" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_7/4 "/>
</bind>
</comp>

<comp id="310" class="1004" name="tmp_8_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="10" slack="0"/>
<pin id="312" dir="0" index="1" bw="11" slack="1"/>
<pin id="313" dir="0" index="2" bw="1" slack="0"/>
<pin id="314" dir="0" index="3" bw="5" slack="0"/>
<pin id="315" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_8/4 "/>
</bind>
</comp>

<comp id="320" class="1004" name="icmp1_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="10" slack="0"/>
<pin id="322" dir="0" index="1" bw="1" slack="0"/>
<pin id="323" dir="1" index="2" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp1/4 "/>
</bind>
</comp>

<comp id="326" class="1004" name="StgValue_70_store_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="8" slack="1"/>
<pin id="328" dir="0" index="1" bw="8" slack="4"/>
<pin id="329" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_70/5 "/>
</bind>
</comp>

<comp id="330" class="1004" name="tmp_2_load_load_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="8" slack="4"/>
<pin id="332" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tmp_2_load/5 "/>
</bind>
</comp>

<comp id="333" class="1004" name="tmp_1_load_load_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="8" slack="4"/>
<pin id="335" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tmp_1_load/5 "/>
</bind>
</comp>

<comp id="336" class="1004" name="window_val_1_0_load_1_load_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="8" slack="4"/>
<pin id="338" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="window_val_1_0_load_1/5 "/>
</bind>
</comp>

<comp id="339" class="1004" name="window_val_2_0_load_1_load_fu_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="8" slack="4"/>
<pin id="341" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="window_val_2_0_load_1/5 "/>
</bind>
</comp>

<comp id="342" class="1004" name="window_val_2_1_load_load_fu_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="8" slack="4"/>
<pin id="344" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="window_val_2_1_load/5 "/>
</bind>
</comp>

<comp id="345" class="1004" name="pWindow_val_2_0_re_fu_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="1" slack="2"/>
<pin id="347" dir="0" index="1" bw="8" slack="0"/>
<pin id="348" dir="0" index="2" bw="8" slack="0"/>
<pin id="349" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="pWindow_val_2_0_re/5 "/>
</bind>
</comp>

<comp id="352" class="1004" name="pWindow_val_1_0_re_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="1" slack="2"/>
<pin id="354" dir="0" index="1" bw="8" slack="0"/>
<pin id="355" dir="0" index="2" bw="8" slack="0"/>
<pin id="356" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="pWindow_val_1_0_re/5 "/>
</bind>
</comp>

<comp id="359" class="1004" name="lhs_V_1_1_i_cast_fu_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="8" slack="0"/>
<pin id="361" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="lhs_V_1_1_i_cast/5 "/>
</bind>
</comp>

<comp id="363" class="1004" name="lhs_V_2_1_i_cast_fu_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="8" slack="0"/>
<pin id="365" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="lhs_V_2_1_i_cast/5 "/>
</bind>
</comp>

<comp id="367" class="1004" name="lhs_V_2_2_i_cast_fu_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="8" slack="0"/>
<pin id="369" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="lhs_V_2_2_i_cast/5 "/>
</bind>
</comp>

<comp id="371" class="1004" name="ret_V_2_2_i_fu_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="8" slack="0"/>
<pin id="373" dir="0" index="1" bw="10" slack="0"/>
<pin id="374" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="ret_V_2_2_i/5 "/>
</bind>
</comp>

<comp id="377" class="1004" name="window_val_1_0_load_load_fu_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="8" slack="4"/>
<pin id="379" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="window_val_1_0_load/5 "/>
</bind>
</comp>

<comp id="380" class="1004" name="window_val_2_0_load_load_fu_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="8" slack="4"/>
<pin id="382" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="window_val_2_0_load/5 "/>
</bind>
</comp>

<comp id="383" class="1004" name="StgValue_88_store_fu_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="8" slack="0"/>
<pin id="385" dir="0" index="1" bw="8" slack="4"/>
<pin id="386" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_88/5 "/>
</bind>
</comp>

<comp id="388" class="1004" name="StgValue_89_store_fu_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="8" slack="0"/>
<pin id="390" dir="0" index="1" bw="8" slack="4"/>
<pin id="391" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_89/5 "/>
</bind>
</comp>

<comp id="393" class="1004" name="StgValue_90_store_fu_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="8" slack="0"/>
<pin id="395" dir="0" index="1" bw="8" slack="4"/>
<pin id="396" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_90/5 "/>
</bind>
</comp>

<comp id="398" class="1004" name="window_val_0_0_load_1_load_fu_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="8" slack="5"/>
<pin id="400" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="window_val_0_0_load_1/6 "/>
</bind>
</comp>

<comp id="401" class="1004" name="window_val_0_1_load_load_fu_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="8" slack="5"/>
<pin id="403" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="window_val_0_1_load/6 "/>
</bind>
</comp>

<comp id="404" class="1004" name="window_val_1_1_load_load_fu_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="8" slack="5"/>
<pin id="406" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="window_val_1_1_load/6 "/>
</bind>
</comp>

<comp id="407" class="1004" name="window_val_0_0_load_fu_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="8" slack="5"/>
<pin id="409" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="window_val_0_0/6 "/>
</bind>
</comp>

<comp id="410" class="1004" name="pWindow_val_0_0_re_fu_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="1" slack="3"/>
<pin id="412" dir="0" index="1" bw="8" slack="0"/>
<pin id="413" dir="0" index="2" bw="8" slack="0"/>
<pin id="414" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="pWindow_val_0_0_re/6 "/>
</bind>
</comp>

<comp id="417" class="1004" name="lhs_V_0_i_cast_fu_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="8" slack="0"/>
<pin id="419" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="lhs_V_0_i_cast/6 "/>
</bind>
</comp>

<comp id="421" class="1004" name="lhs_V_0_1_i_cast_fu_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="8" slack="0"/>
<pin id="423" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="lhs_V_0_1_i_cast/6 "/>
</bind>
</comp>

<comp id="425" class="1004" name="ret_V_0_1_i_fu_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="8" slack="0"/>
<pin id="427" dir="0" index="1" bw="10" slack="0"/>
<pin id="428" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="ret_V_0_1_i/6 "/>
</bind>
</comp>

<comp id="431" class="1004" name="lhs_V_0_2_i_cast_fu_431">
<pin_list>
<pin id="432" dir="0" index="0" bw="8" slack="0"/>
<pin id="433" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="lhs_V_0_2_i_cast/6 "/>
</bind>
</comp>

<comp id="435" class="1004" name="lhs_V_1_i_cast_fu_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="8" slack="1"/>
<pin id="437" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="lhs_V_1_i_cast/6 "/>
</bind>
</comp>

<comp id="438" class="1004" name="ret_V_1_i_fu_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="8" slack="0"/>
<pin id="440" dir="0" index="1" bw="10" slack="0"/>
<pin id="441" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="ret_V_1_i/6 "/>
</bind>
</comp>

<comp id="444" class="1004" name="lhs_V_1_2_i_cast_fu_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="8" slack="0"/>
<pin id="446" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="lhs_V_1_2_i_cast/6 "/>
</bind>
</comp>

<comp id="448" class="1004" name="lhs_V_2_i_cast_fu_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="8" slack="1"/>
<pin id="450" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="lhs_V_2_i_cast/6 "/>
</bind>
</comp>

<comp id="451" class="1004" name="tmp9_cast_fu_451">
<pin_list>
<pin id="452" dir="0" index="0" bw="18" slack="1"/>
<pin id="453" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp9_cast/6 "/>
</bind>
</comp>

<comp id="454" class="1004" name="window_val_0_0_load_load_fu_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="8" slack="5"/>
<pin id="456" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="window_val_0_0_load/6 "/>
</bind>
</comp>

<comp id="457" class="1004" name="StgValue_117_store_fu_457">
<pin_list>
<pin id="458" dir="0" index="0" bw="8" slack="1"/>
<pin id="459" dir="0" index="1" bw="8" slack="5"/>
<pin id="460" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_117/6 "/>
</bind>
</comp>

<comp id="461" class="1004" name="StgValue_118_store_fu_461">
<pin_list>
<pin id="462" dir="0" index="0" bw="8" slack="0"/>
<pin id="463" dir="0" index="1" bw="8" slack="5"/>
<pin id="464" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_118/6 "/>
</bind>
</comp>

<comp id="466" class="1004" name="StgValue_119_store_fu_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="8" slack="0"/>
<pin id="468" dir="0" index="1" bw="8" slack="5"/>
<pin id="469" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_119/6 "/>
</bind>
</comp>

<comp id="471" class="1004" name="tmp1_fu_471">
<pin_list>
<pin id="472" dir="0" index="0" bw="1" slack="5"/>
<pin id="473" dir="0" index="1" bw="1" slack="3"/>
<pin id="474" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp1/7 "/>
</bind>
</comp>

<comp id="475" class="1004" name="or_cond6_fu_475">
<pin_list>
<pin id="476" dir="0" index="0" bw="1" slack="4"/>
<pin id="477" dir="0" index="1" bw="1" slack="0"/>
<pin id="478" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="or_cond6/7 "/>
</bind>
</comp>

<comp id="480" class="1004" name="tmp4_cast_fu_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="18" slack="1"/>
<pin id="482" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp4_cast/7 "/>
</bind>
</comp>

<comp id="483" class="1004" name="tmp5_cast_fu_483">
<pin_list>
<pin id="484" dir="0" index="0" bw="18" slack="1"/>
<pin id="485" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp5_cast/7 "/>
</bind>
</comp>

<comp id="486" class="1004" name="tmp3_fu_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="18" slack="0"/>
<pin id="488" dir="0" index="1" bw="18" slack="0"/>
<pin id="489" dir="1" index="2" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp3/7 "/>
</bind>
</comp>

<comp id="492" class="1004" name="tmp3_cast_fu_492">
<pin_list>
<pin id="493" dir="0" index="0" bw="19" slack="0"/>
<pin id="494" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp3_cast/7 "/>
</bind>
</comp>

<comp id="496" class="1004" name="tmp7_cast_fu_496">
<pin_list>
<pin id="497" dir="0" index="0" bw="19" slack="1"/>
<pin id="498" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp7_cast/7 "/>
</bind>
</comp>

<comp id="499" class="1004" name="tmp8_cast_fu_499">
<pin_list>
<pin id="500" dir="0" index="0" bw="19" slack="1"/>
<pin id="501" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp8_cast/7 "/>
</bind>
</comp>

<comp id="502" class="1004" name="tmp6_fu_502">
<pin_list>
<pin id="503" dir="0" index="0" bw="19" slack="0"/>
<pin id="504" dir="0" index="1" bw="19" slack="0"/>
<pin id="505" dir="1" index="2" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp6/7 "/>
</bind>
</comp>

<comp id="508" class="1004" name="acc_V_2_2_i_fu_508">
<pin_list>
<pin id="509" dir="0" index="0" bw="19" slack="0"/>
<pin id="510" dir="0" index="1" bw="20" slack="0"/>
<pin id="511" dir="1" index="2" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="acc_V_2_2_i/7 "/>
</bind>
</comp>

<comp id="514" class="1004" name="v0_assign_fu_514">
<pin_list>
<pin id="515" dir="0" index="0" bw="8" slack="0"/>
<pin id="516" dir="0" index="1" bw="20" slack="0"/>
<pin id="517" dir="0" index="2" bw="5" slack="0"/>
<pin id="518" dir="0" index="3" bw="6" slack="0"/>
<pin id="519" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="v0_assign/7 "/>
</bind>
</comp>

<comp id="524" class="1004" name="tmp_11_fu_524">
<pin_list>
<pin id="525" dir="0" index="0" bw="1" slack="0"/>
<pin id="526" dir="0" index="1" bw="8" slack="0"/>
<pin id="527" dir="0" index="2" bw="1" slack="0"/>
<pin id="528" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_11/7 "/>
</bind>
</comp>

<comp id="532" class="1007" name="ret_V_1_1_i_fu_532">
<pin_list>
<pin id="533" dir="0" index="0" bw="8" slack="0"/>
<pin id="534" dir="0" index="1" bw="19" slack="0"/>
<pin id="535" dir="1" index="2" bw="19" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="ret_V_1_1_i/5 "/>
</bind>
</comp>

<comp id="538" class="1007" name="grp_fu_538">
<pin_list>
<pin id="539" dir="0" index="0" bw="8" slack="0"/>
<pin id="540" dir="0" index="1" bw="18" slack="0"/>
<pin id="541" dir="0" index="2" bw="18" slack="0"/>
<pin id="542" dir="1" index="3" bw="18" slack="1"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="ret_V_2_1_i/5 tmp9/5 "/>
</bind>
</comp>

<comp id="546" class="1007" name="grp_fu_546">
<pin_list>
<pin id="547" dir="0" index="0" bw="8" slack="0"/>
<pin id="548" dir="0" index="1" bw="18" slack="0"/>
<pin id="549" dir="0" index="2" bw="18" slack="0"/>
<pin id="550" dir="1" index="3" bw="18" slack="1"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="ret_V_0_i/6 tmp4/6 "/>
</bind>
</comp>

<comp id="554" class="1007" name="grp_fu_554">
<pin_list>
<pin id="555" dir="0" index="0" bw="8" slack="0"/>
<pin id="556" dir="0" index="1" bw="18" slack="0"/>
<pin id="557" dir="0" index="2" bw="18" slack="0"/>
<pin id="558" dir="1" index="3" bw="18" slack="1"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="ret_V_0_2_i/6 tmp5/6 "/>
</bind>
</comp>

<comp id="562" class="1007" name="grp_fu_562">
<pin_list>
<pin id="563" dir="0" index="0" bw="8" slack="0"/>
<pin id="564" dir="0" index="1" bw="18" slack="0"/>
<pin id="565" dir="0" index="2" bw="19" slack="2147483647"/>
<pin id="566" dir="1" index="3" bw="19" slack="1"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="ret_V_1_2_i/6 ret_V_1_2_i_cast/6 tmp7/6 "/>
</bind>
</comp>

<comp id="569" class="1007" name="grp_fu_569">
<pin_list>
<pin id="570" dir="0" index="0" bw="8" slack="0"/>
<pin id="571" dir="0" index="1" bw="18" slack="0"/>
<pin id="572" dir="0" index="2" bw="18" slack="0"/>
<pin id="573" dir="1" index="3" bw="19" slack="1"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="ret_V_2_i/6 ret_V_2_i_cast/6 tmp8/6 "/>
</bind>
</comp>

<comp id="577" class="1005" name="tmp_2_s_reg_577">
<pin_list>
<pin id="578" dir="0" index="0" bw="8" slack="3"/>
<pin id="579" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="tmp_2_s "/>
</bind>
</comp>

<comp id="583" class="1005" name="tmp_1_s_reg_583">
<pin_list>
<pin id="584" dir="0" index="0" bw="8" slack="3"/>
<pin id="585" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="tmp_1_s "/>
</bind>
</comp>

<comp id="589" class="1005" name="window_val_0_0_s_reg_589">
<pin_list>
<pin id="590" dir="0" index="0" bw="8" slack="5"/>
<pin id="591" dir="1" index="1" bw="8" slack="5"/>
</pin_list>
<bind>
<opset="window_val_0_0_s "/>
</bind>
</comp>

<comp id="596" class="1005" name="window_val_0_1_s_reg_596">
<pin_list>
<pin id="597" dir="0" index="0" bw="8" slack="5"/>
<pin id="598" dir="1" index="1" bw="8" slack="5"/>
</pin_list>
<bind>
<opset="window_val_0_1_s "/>
</bind>
</comp>

<comp id="602" class="1005" name="window_val_1_0_s_reg_602">
<pin_list>
<pin id="603" dir="0" index="0" bw="8" slack="4"/>
<pin id="604" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opset="window_val_1_0_s "/>
</bind>
</comp>

<comp id="609" class="1005" name="window_val_1_1_s_reg_609">
<pin_list>
<pin id="610" dir="0" index="0" bw="8" slack="5"/>
<pin id="611" dir="1" index="1" bw="8" slack="5"/>
</pin_list>
<bind>
<opset="window_val_1_1_s "/>
</bind>
</comp>

<comp id="615" class="1005" name="pix_in_val_0_s_reg_615">
<pin_list>
<pin id="616" dir="0" index="0" bw="8" slack="4"/>
<pin id="617" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opset="pix_in_val_0_s "/>
</bind>
</comp>

<comp id="621" class="1005" name="window_val_2_0_s_reg_621">
<pin_list>
<pin id="622" dir="0" index="0" bw="8" slack="4"/>
<pin id="623" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opset="window_val_2_0_s "/>
</bind>
</comp>

<comp id="628" class="1005" name="window_val_2_1_s_reg_628">
<pin_list>
<pin id="629" dir="0" index="0" bw="8" slack="4"/>
<pin id="630" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opset="window_val_2_1_s "/>
</bind>
</comp>

<comp id="634" class="1005" name="exitcond3_reg_634">
<pin_list>
<pin id="635" dir="0" index="0" bw="1" slack="1"/>
<pin id="636" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond3 "/>
</bind>
</comp>

<comp id="638" class="1005" name="i_1_reg_638">
<pin_list>
<pin id="639" dir="0" index="0" bw="10" slack="0"/>
<pin id="640" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="i_1 "/>
</bind>
</comp>

<comp id="643" class="1005" name="tmp_reg_643">
<pin_list>
<pin id="644" dir="0" index="0" bw="1" slack="1"/>
<pin id="645" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="648" class="1005" name="icmp_reg_648">
<pin_list>
<pin id="649" dir="0" index="0" bw="1" slack="5"/>
<pin id="650" dir="1" index="1" bw="1" slack="5"/>
</pin_list>
<bind>
<opset="icmp "/>
</bind>
</comp>

<comp id="653" class="1005" name="tmp_2_11_reg_653">
<pin_list>
<pin id="654" dir="0" index="0" bw="1" slack="1"/>
<pin id="655" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_2_11 "/>
</bind>
</comp>

<comp id="658" class="1005" name="exitcond_reg_658">
<pin_list>
<pin id="659" dir="0" index="0" bw="1" slack="2"/>
<pin id="660" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond "/>
</bind>
</comp>

<comp id="662" class="1005" name="j_reg_662">
<pin_list>
<pin id="663" dir="0" index="0" bw="11" slack="0"/>
<pin id="664" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="667" class="1005" name="tmp_4_reg_667">
<pin_list>
<pin id="668" dir="0" index="0" bw="1" slack="1"/>
<pin id="669" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="tmp_4 "/>
</bind>
</comp>

<comp id="674" class="1005" name="buff_val_1_addr_reg_674">
<pin_list>
<pin id="675" dir="0" index="0" bw="11" slack="1"/>
<pin id="676" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="buff_val_1_addr "/>
</bind>
</comp>

<comp id="680" class="1005" name="buff_val_0_addr_reg_680">
<pin_list>
<pin id="681" dir="0" index="0" bw="11" slack="1"/>
<pin id="682" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="buff_val_0_addr "/>
</bind>
</comp>

<comp id="685" class="1005" name="or_cond_reg_685">
<pin_list>
<pin id="686" dir="0" index="0" bw="1" slack="1"/>
<pin id="687" dir="1" index="1" bw="1" slack="4"/>
</pin_list>
<bind>
<opset="or_cond "/>
</bind>
</comp>

<comp id="690" class="1005" name="or_cond7_reg_690">
<pin_list>
<pin id="691" dir="0" index="0" bw="1" slack="5"/>
<pin id="692" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="or_cond7 "/>
</bind>
</comp>

<comp id="694" class="1005" name="tmp_12_reg_694">
<pin_list>
<pin id="695" dir="0" index="0" bw="8" slack="1"/>
<pin id="696" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_12 "/>
</bind>
</comp>

<comp id="699" class="1005" name="icmp1_reg_699">
<pin_list>
<pin id="700" dir="0" index="0" bw="1" slack="3"/>
<pin id="701" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="icmp1 "/>
</bind>
</comp>

<comp id="704" class="1005" name="pWindow_val_2_0_re_reg_704">
<pin_list>
<pin id="705" dir="0" index="0" bw="8" slack="1"/>
<pin id="706" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="pWindow_val_2_0_re "/>
</bind>
</comp>

<comp id="709" class="1005" name="pWindow_val_1_0_re_reg_709">
<pin_list>
<pin id="710" dir="0" index="0" bw="8" slack="1"/>
<pin id="711" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="pWindow_val_1_0_re "/>
</bind>
</comp>

<comp id="714" class="1005" name="ret_V_1_1_i_reg_714">
<pin_list>
<pin id="715" dir="0" index="0" bw="19" slack="1"/>
<pin id="716" dir="1" index="1" bw="19" slack="1"/>
</pin_list>
<bind>
<opset="ret_V_1_1_i "/>
</bind>
</comp>

<comp id="719" class="1005" name="tmp9_reg_719">
<pin_list>
<pin id="720" dir="0" index="0" bw="18" slack="1"/>
<pin id="721" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="tmp9 "/>
</bind>
</comp>

<comp id="724" class="1005" name="window_val_1_0_load_reg_724">
<pin_list>
<pin id="725" dir="0" index="0" bw="8" slack="1"/>
<pin id="726" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="window_val_1_0_load "/>
</bind>
</comp>

<comp id="729" class="1005" name="tmp4_reg_729">
<pin_list>
<pin id="730" dir="0" index="0" bw="18" slack="1"/>
<pin id="731" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="tmp4 "/>
</bind>
</comp>

<comp id="734" class="1005" name="tmp5_reg_734">
<pin_list>
<pin id="735" dir="0" index="0" bw="18" slack="1"/>
<pin id="736" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="tmp5 "/>
</bind>
</comp>

<comp id="739" class="1005" name="tmp7_reg_739">
<pin_list>
<pin id="740" dir="0" index="0" bw="19" slack="1"/>
<pin id="741" dir="1" index="1" bw="19" slack="1"/>
</pin_list>
<bind>
<opset="tmp7 "/>
</bind>
</comp>

<comp id="744" class="1005" name="tmp8_reg_744">
<pin_list>
<pin id="745" dir="0" index="0" bw="19" slack="1"/>
<pin id="746" dir="1" index="1" bw="19" slack="1"/>
</pin_list>
<bind>
<opset="tmp8 "/>
</bind>
</comp>

<comp id="749" class="1005" name="tmp_11_reg_749">
<pin_list>
<pin id="750" dir="0" index="0" bw="8" slack="1"/>
<pin id="751" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_11 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="97"><net_src comp="4" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="101"><net_src comp="4" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="105"><net_src comp="4" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="109"><net_src comp="4" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="113"><net_src comp="4" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="117"><net_src comp="4" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="121"><net_src comp="4" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="125"><net_src comp="4" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="129"><net_src comp="4" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="133"><net_src comp="18" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="137"><net_src comp="18" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="142"><net_src comp="66" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="143"><net_src comp="0" pin="0"/><net_sink comp="138" pin=1"/></net>

<net id="149"><net_src comp="92" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="150"><net_src comp="2" pin="0"/><net_sink comp="144" pin=1"/></net>

<net id="156"><net_src comp="58" pin="0"/><net_sink comp="151" pin=1"/></net>

<net id="162"><net_src comp="151" pin="3"/><net_sink comp="157" pin=0"/></net>

<net id="168"><net_src comp="58" pin="0"/><net_sink comp="163" pin=1"/></net>

<net id="174"><net_src comp="163" pin="3"/><net_sink comp="169" pin=0"/></net>

<net id="179"><net_src comp="169" pin="3"/><net_sink comp="157" pin=4"/></net>

<net id="185"><net_src comp="58" pin="0"/><net_sink comp="180" pin=1"/></net>

<net id="190"><net_src comp="138" pin="2"/><net_sink comp="169" pin=4"/></net>

<net id="191"><net_src comp="180" pin="3"/><net_sink comp="169" pin=2"/></net>

<net id="195"><net_src comp="26" pin="0"/><net_sink comp="192" pin=0"/></net>

<net id="202"><net_src comp="192" pin="1"/><net_sink comp="196" pin=0"/></net>

<net id="206"><net_src comp="48" pin="0"/><net_sink comp="203" pin=0"/></net>

<net id="213"><net_src comp="203" pin="1"/><net_sink comp="207" pin=0"/></net>

<net id="214"><net_src comp="207" pin="4"/><net_sink comp="203" pin=0"/></net>

<net id="219"><net_src comp="196" pin="4"/><net_sink comp="215" pin=0"/></net>

<net id="220"><net_src comp="28" pin="0"/><net_sink comp="215" pin=1"/></net>

<net id="225"><net_src comp="196" pin="4"/><net_sink comp="221" pin=0"/></net>

<net id="226"><net_src comp="34" pin="0"/><net_sink comp="221" pin=1"/></net>

<net id="231"><net_src comp="196" pin="4"/><net_sink comp="227" pin=0"/></net>

<net id="232"><net_src comp="40" pin="0"/><net_sink comp="227" pin=1"/></net>

<net id="239"><net_src comp="42" pin="0"/><net_sink comp="233" pin=0"/></net>

<net id="240"><net_src comp="196" pin="4"/><net_sink comp="233" pin=1"/></net>

<net id="241"><net_src comp="4" pin="0"/><net_sink comp="233" pin=2"/></net>

<net id="242"><net_src comp="44" pin="0"/><net_sink comp="233" pin=3"/></net>

<net id="247"><net_src comp="233" pin="4"/><net_sink comp="243" pin=0"/></net>

<net id="248"><net_src comp="46" pin="0"/><net_sink comp="243" pin=1"/></net>

<net id="253"><net_src comp="196" pin="4"/><net_sink comp="249" pin=0"/></net>

<net id="254"><net_src comp="26" pin="0"/><net_sink comp="249" pin=1"/></net>

<net id="259"><net_src comp="207" pin="4"/><net_sink comp="255" pin=0"/></net>

<net id="260"><net_src comp="50" pin="0"/><net_sink comp="255" pin=1"/></net>

<net id="265"><net_src comp="207" pin="4"/><net_sink comp="261" pin=0"/></net>

<net id="266"><net_src comp="54" pin="0"/><net_sink comp="261" pin=1"/></net>

<net id="271"><net_src comp="207" pin="4"/><net_sink comp="267" pin=0"/></net>

<net id="272"><net_src comp="56" pin="0"/><net_sink comp="267" pin=1"/></net>

<net id="276"><net_src comp="207" pin="4"/><net_sink comp="273" pin=0"/></net>

<net id="277"><net_src comp="273" pin="1"/><net_sink comp="151" pin=2"/></net>

<net id="278"><net_src comp="273" pin="1"/><net_sink comp="163" pin=2"/></net>

<net id="283"><net_src comp="267" pin="2"/><net_sink comp="279" pin=0"/></net>

<net id="288"><net_src comp="207" pin="4"/><net_sink comp="284" pin=0"/></net>

<net id="289"><net_src comp="48" pin="0"/><net_sink comp="284" pin=1"/></net>

<net id="294"><net_src comp="284" pin="2"/><net_sink comp="290" pin=1"/></net>

<net id="299"><net_src comp="169" pin="3"/><net_sink comp="295" pin=0"/></net>

<net id="304"><net_src comp="157" pin="3"/><net_sink comp="300" pin=0"/></net>

<net id="308"><net_src comp="203" pin="1"/><net_sink comp="305" pin=0"/></net>

<net id="309"><net_src comp="305" pin="1"/><net_sink comp="180" pin=2"/></net>

<net id="316"><net_src comp="68" pin="0"/><net_sink comp="310" pin=0"/></net>

<net id="317"><net_src comp="203" pin="1"/><net_sink comp="310" pin=1"/></net>

<net id="318"><net_src comp="4" pin="0"/><net_sink comp="310" pin=2"/></net>

<net id="319"><net_src comp="70" pin="0"/><net_sink comp="310" pin=3"/></net>

<net id="324"><net_src comp="310" pin="4"/><net_sink comp="320" pin=0"/></net>

<net id="325"><net_src comp="26" pin="0"/><net_sink comp="320" pin=1"/></net>

<net id="350"><net_src comp="330" pin="1"/><net_sink comp="345" pin=1"/></net>

<net id="351"><net_src comp="339" pin="1"/><net_sink comp="345" pin=2"/></net>

<net id="357"><net_src comp="333" pin="1"/><net_sink comp="352" pin=1"/></net>

<net id="358"><net_src comp="336" pin="1"/><net_sink comp="352" pin=2"/></net>

<net id="362"><net_src comp="336" pin="1"/><net_sink comp="359" pin=0"/></net>

<net id="366"><net_src comp="339" pin="1"/><net_sink comp="363" pin=0"/></net>

<net id="370"><net_src comp="342" pin="1"/><net_sink comp="367" pin=0"/></net>

<net id="375"><net_src comp="367" pin="1"/><net_sink comp="371" pin=0"/></net>

<net id="376"><net_src comp="76" pin="0"/><net_sink comp="371" pin=1"/></net>

<net id="387"><net_src comp="380" pin="1"/><net_sink comp="383" pin=0"/></net>

<net id="392"><net_src comp="345" pin="3"/><net_sink comp="388" pin=0"/></net>

<net id="397"><net_src comp="352" pin="3"/><net_sink comp="393" pin=0"/></net>

<net id="415"><net_src comp="407" pin="1"/><net_sink comp="410" pin=1"/></net>

<net id="416"><net_src comp="398" pin="1"/><net_sink comp="410" pin=2"/></net>

<net id="420"><net_src comp="410" pin="3"/><net_sink comp="417" pin=0"/></net>

<net id="424"><net_src comp="398" pin="1"/><net_sink comp="421" pin=0"/></net>

<net id="429"><net_src comp="421" pin="1"/><net_sink comp="425" pin=0"/></net>

<net id="430"><net_src comp="74" pin="0"/><net_sink comp="425" pin=1"/></net>

<net id="434"><net_src comp="401" pin="1"/><net_sink comp="431" pin=0"/></net>

<net id="442"><net_src comp="435" pin="1"/><net_sink comp="438" pin=0"/></net>

<net id="443"><net_src comp="74" pin="0"/><net_sink comp="438" pin=1"/></net>

<net id="447"><net_src comp="404" pin="1"/><net_sink comp="444" pin=0"/></net>

<net id="465"><net_src comp="454" pin="1"/><net_sink comp="461" pin=0"/></net>

<net id="470"><net_src comp="410" pin="3"/><net_sink comp="466" pin=0"/></net>

<net id="479"><net_src comp="471" pin="2"/><net_sink comp="475" pin=1"/></net>

<net id="490"><net_src comp="480" pin="1"/><net_sink comp="486" pin=0"/></net>

<net id="491"><net_src comp="483" pin="1"/><net_sink comp="486" pin=1"/></net>

<net id="495"><net_src comp="486" pin="2"/><net_sink comp="492" pin=0"/></net>

<net id="506"><net_src comp="496" pin="1"/><net_sink comp="502" pin=0"/></net>

<net id="507"><net_src comp="499" pin="1"/><net_sink comp="502" pin=1"/></net>

<net id="512"><net_src comp="492" pin="1"/><net_sink comp="508" pin=0"/></net>

<net id="513"><net_src comp="502" pin="2"/><net_sink comp="508" pin=1"/></net>

<net id="520"><net_src comp="78" pin="0"/><net_sink comp="514" pin=0"/></net>

<net id="521"><net_src comp="508" pin="2"/><net_sink comp="514" pin=1"/></net>

<net id="522"><net_src comp="80" pin="0"/><net_sink comp="514" pin=2"/></net>

<net id="523"><net_src comp="82" pin="0"/><net_sink comp="514" pin=3"/></net>

<net id="529"><net_src comp="475" pin="2"/><net_sink comp="524" pin=0"/></net>

<net id="530"><net_src comp="514" pin="4"/><net_sink comp="524" pin=1"/></net>

<net id="531"><net_src comp="84" pin="0"/><net_sink comp="524" pin=2"/></net>

<net id="536"><net_src comp="359" pin="1"/><net_sink comp="532" pin=0"/></net>

<net id="537"><net_src comp="72" pin="0"/><net_sink comp="532" pin=1"/></net>

<net id="543"><net_src comp="363" pin="1"/><net_sink comp="538" pin=0"/></net>

<net id="544"><net_src comp="74" pin="0"/><net_sink comp="538" pin=1"/></net>

<net id="545"><net_src comp="371" pin="2"/><net_sink comp="538" pin=2"/></net>

<net id="551"><net_src comp="417" pin="1"/><net_sink comp="546" pin=0"/></net>

<net id="552"><net_src comp="76" pin="0"/><net_sink comp="546" pin=1"/></net>

<net id="553"><net_src comp="425" pin="2"/><net_sink comp="546" pin=2"/></net>

<net id="559"><net_src comp="431" pin="1"/><net_sink comp="554" pin=0"/></net>

<net id="560"><net_src comp="76" pin="0"/><net_sink comp="554" pin=1"/></net>

<net id="561"><net_src comp="438" pin="2"/><net_sink comp="554" pin=2"/></net>

<net id="567"><net_src comp="444" pin="1"/><net_sink comp="562" pin=0"/></net>

<net id="568"><net_src comp="74" pin="0"/><net_sink comp="562" pin=1"/></net>

<net id="574"><net_src comp="448" pin="1"/><net_sink comp="569" pin=0"/></net>

<net id="575"><net_src comp="76" pin="0"/><net_sink comp="569" pin=1"/></net>

<net id="576"><net_src comp="451" pin="1"/><net_sink comp="569" pin=2"/></net>

<net id="580"><net_src comp="94" pin="1"/><net_sink comp="577" pin=0"/></net>

<net id="581"><net_src comp="577" pin="1"/><net_sink comp="300" pin=1"/></net>

<net id="582"><net_src comp="577" pin="1"/><net_sink comp="330" pin=0"/></net>

<net id="586"><net_src comp="98" pin="1"/><net_sink comp="583" pin=0"/></net>

<net id="587"><net_src comp="583" pin="1"/><net_sink comp="295" pin=1"/></net>

<net id="588"><net_src comp="583" pin="1"/><net_sink comp="333" pin=0"/></net>

<net id="592"><net_src comp="102" pin="1"/><net_sink comp="589" pin=0"/></net>

<net id="593"><net_src comp="589" pin="1"/><net_sink comp="398" pin=0"/></net>

<net id="594"><net_src comp="589" pin="1"/><net_sink comp="454" pin=0"/></net>

<net id="595"><net_src comp="589" pin="1"/><net_sink comp="466" pin=1"/></net>

<net id="599"><net_src comp="106" pin="1"/><net_sink comp="596" pin=0"/></net>

<net id="600"><net_src comp="596" pin="1"/><net_sink comp="401" pin=0"/></net>

<net id="601"><net_src comp="596" pin="1"/><net_sink comp="461" pin=1"/></net>

<net id="605"><net_src comp="110" pin="1"/><net_sink comp="602" pin=0"/></net>

<net id="606"><net_src comp="602" pin="1"/><net_sink comp="336" pin=0"/></net>

<net id="607"><net_src comp="602" pin="1"/><net_sink comp="377" pin=0"/></net>

<net id="608"><net_src comp="602" pin="1"/><net_sink comp="393" pin=1"/></net>

<net id="612"><net_src comp="114" pin="1"/><net_sink comp="609" pin=0"/></net>

<net id="613"><net_src comp="609" pin="1"/><net_sink comp="404" pin=0"/></net>

<net id="614"><net_src comp="609" pin="1"/><net_sink comp="457" pin=1"/></net>

<net id="618"><net_src comp="118" pin="1"/><net_sink comp="615" pin=0"/></net>

<net id="619"><net_src comp="615" pin="1"/><net_sink comp="326" pin=1"/></net>

<net id="620"><net_src comp="615" pin="1"/><net_sink comp="407" pin=0"/></net>

<net id="624"><net_src comp="122" pin="1"/><net_sink comp="621" pin=0"/></net>

<net id="625"><net_src comp="621" pin="1"/><net_sink comp="339" pin=0"/></net>

<net id="626"><net_src comp="621" pin="1"/><net_sink comp="380" pin=0"/></net>

<net id="627"><net_src comp="621" pin="1"/><net_sink comp="388" pin=1"/></net>

<net id="631"><net_src comp="126" pin="1"/><net_sink comp="628" pin=0"/></net>

<net id="632"><net_src comp="628" pin="1"/><net_sink comp="342" pin=0"/></net>

<net id="633"><net_src comp="628" pin="1"/><net_sink comp="383" pin=1"/></net>

<net id="637"><net_src comp="215" pin="2"/><net_sink comp="634" pin=0"/></net>

<net id="641"><net_src comp="221" pin="2"/><net_sink comp="638" pin=0"/></net>

<net id="642"><net_src comp="638" pin="1"/><net_sink comp="196" pin=2"/></net>

<net id="646"><net_src comp="227" pin="2"/><net_sink comp="643" pin=0"/></net>

<net id="647"><net_src comp="643" pin="1"/><net_sink comp="279" pin=1"/></net>

<net id="651"><net_src comp="243" pin="2"/><net_sink comp="648" pin=0"/></net>

<net id="652"><net_src comp="648" pin="1"/><net_sink comp="471" pin=0"/></net>

<net id="656"><net_src comp="249" pin="2"/><net_sink comp="653" pin=0"/></net>

<net id="657"><net_src comp="653" pin="1"/><net_sink comp="290" pin=0"/></net>

<net id="661"><net_src comp="255" pin="2"/><net_sink comp="658" pin=0"/></net>

<net id="665"><net_src comp="261" pin="2"/><net_sink comp="662" pin=0"/></net>

<net id="666"><net_src comp="662" pin="1"/><net_sink comp="207" pin=2"/></net>

<net id="670"><net_src comp="267" pin="2"/><net_sink comp="667" pin=0"/></net>

<net id="671"><net_src comp="667" pin="1"/><net_sink comp="345" pin=0"/></net>

<net id="672"><net_src comp="667" pin="1"/><net_sink comp="352" pin=0"/></net>

<net id="673"><net_src comp="667" pin="1"/><net_sink comp="410" pin=0"/></net>

<net id="677"><net_src comp="151" pin="3"/><net_sink comp="674" pin=0"/></net>

<net id="678"><net_src comp="674" pin="1"/><net_sink comp="157" pin=0"/></net>

<net id="679"><net_src comp="674" pin="1"/><net_sink comp="157" pin=2"/></net>

<net id="683"><net_src comp="163" pin="3"/><net_sink comp="680" pin=0"/></net>

<net id="684"><net_src comp="680" pin="1"/><net_sink comp="169" pin=0"/></net>

<net id="688"><net_src comp="279" pin="2"/><net_sink comp="685" pin=0"/></net>

<net id="689"><net_src comp="685" pin="1"/><net_sink comp="475" pin=0"/></net>

<net id="693"><net_src comp="290" pin="2"/><net_sink comp="690" pin=0"/></net>

<net id="697"><net_src comp="138" pin="2"/><net_sink comp="694" pin=0"/></net>

<net id="698"><net_src comp="694" pin="1"/><net_sink comp="326" pin=0"/></net>

<net id="702"><net_src comp="320" pin="2"/><net_sink comp="699" pin=0"/></net>

<net id="703"><net_src comp="699" pin="1"/><net_sink comp="471" pin=1"/></net>

<net id="707"><net_src comp="345" pin="3"/><net_sink comp="704" pin=0"/></net>

<net id="708"><net_src comp="704" pin="1"/><net_sink comp="448" pin=0"/></net>

<net id="712"><net_src comp="352" pin="3"/><net_sink comp="709" pin=0"/></net>

<net id="713"><net_src comp="709" pin="1"/><net_sink comp="435" pin=0"/></net>

<net id="717"><net_src comp="532" pin="2"/><net_sink comp="714" pin=0"/></net>

<net id="718"><net_src comp="714" pin="1"/><net_sink comp="562" pin=1"/></net>

<net id="722"><net_src comp="538" pin="3"/><net_sink comp="719" pin=0"/></net>

<net id="723"><net_src comp="719" pin="1"/><net_sink comp="451" pin=0"/></net>

<net id="727"><net_src comp="377" pin="1"/><net_sink comp="724" pin=0"/></net>

<net id="728"><net_src comp="724" pin="1"/><net_sink comp="457" pin=0"/></net>

<net id="732"><net_src comp="546" pin="3"/><net_sink comp="729" pin=0"/></net>

<net id="733"><net_src comp="729" pin="1"/><net_sink comp="480" pin=0"/></net>

<net id="737"><net_src comp="554" pin="3"/><net_sink comp="734" pin=0"/></net>

<net id="738"><net_src comp="734" pin="1"/><net_sink comp="483" pin=0"/></net>

<net id="742"><net_src comp="562" pin="3"/><net_sink comp="739" pin=0"/></net>

<net id="743"><net_src comp="739" pin="1"/><net_sink comp="496" pin=0"/></net>

<net id="747"><net_src comp="569" pin="3"/><net_sink comp="744" pin=0"/></net>

<net id="748"><net_src comp="744" pin="1"/><net_sink comp="499" pin=0"/></net>

<net id="752"><net_src comp="524" pin="3"/><net_sink comp="749" pin=0"/></net>

<net id="753"><net_src comp="749" pin="1"/><net_sink comp="144" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: img_out_data_stream_V | {8 }
 - Input state : 
	Port: gauss_blur : img_in_data_stream_V | {4 }
  - Chain level:
	State 1
		rend_i : 1
	State 2
		exitcond3 : 1
		i_1 : 1
		StgValue_30 : 2
		tmp : 1
		tmp_1_10 : 1
		icmp : 2
		tmp_2_11 : 1
	State 3
		exitcond : 1
		j : 1
		StgValue_43 : 2
		tmp_4 : 1
		tmp_5 : 1
		buff_val_1_addr : 2
		tmp_2 : 3
		buff_val_0_addr : 2
		tmp_1 : 3
		or_cond : 2
		StgValue_51 : 2
		tmp_9 : 1
		or_cond7 : 2
		StgValue_54 : 2
	State 4
		StgValue_57 : 1
		StgValue_58 : 1
		StgValue_59 : 1
		empty : 1
		buff_val_0_addr_1 : 1
		StgValue_67 : 2
		icmp1 : 1
	State 5
		pWindow_val_2_0_re : 1
		pWindow_val_1_0_re : 1
		lhs_V_1_1_i_cast : 1
		ret_V_1_1_i : 2
		lhs_V_2_1_i_cast : 1
		ret_V_2_1_i : 2
		lhs_V_2_2_i_cast : 1
		ret_V_2_2_i : 2
		tmp9 : 3
		StgValue_88 : 1
		StgValue_89 : 2
		StgValue_90 : 2
	State 6
		pWindow_val_0_0_re : 1
		lhs_V_0_i_cast : 2
		ret_V_0_i : 3
		lhs_V_0_1_i_cast : 1
		ret_V_0_1_i : 2
		lhs_V_0_2_i_cast : 1
		ret_V_0_2_i : 2
		ret_V_1_i : 1
		lhs_V_1_2_i_cast : 1
		ret_V_1_2_i : 2
		ret_V_1_2_i_cast : 3
		ret_V_2_i : 1
		ret_V_2_i_cast : 2
		tmp4 : 4
		tmp5 : 3
		tmp7 : 4
		tmp8 : 3
		StgValue_118 : 1
		StgValue_119 : 2
	State 7
		tmp3 : 1
		tmp3_cast : 2
		tmp6 : 1
		acc_V_2_2_i : 3
		v0_assign : 4
		tmp_11 : 5
	State 8
		empty_12 : 1
		empty_13 : 1
	State 9


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------|---------|---------|---------|
| Operation|      Functional Unit      |  DSP48E |    FF   |   LUT   |
|----------|---------------------------|---------|---------|---------|
|          |     ret_V_2_2_i_fu_371    |    0    |    0    |    63   |
|    mul   |     ret_V_0_1_i_fu_425    |    0    |    0    |    63   |
|          |      ret_V_1_i_fu_438     |    0    |    0    |    63   |
|          |     ret_V_1_1_i_fu_532    |    1    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|          |      exitcond3_fu_215     |    0    |    0    |    13   |
|          |         tmp_fu_227        |    0    |    0    |    13   |
|          |        icmp_fu_243        |    0    |    0    |    13   |
|   icmp   |      tmp_2_11_fu_249      |    0    |    0    |    13   |
|          |      exitcond_fu_255      |    0    |    0    |    13   |
|          |        tmp_4_fu_267       |    0    |    0    |    13   |
|          |        tmp_9_fu_284       |    0    |    0    |    13   |
|          |        icmp1_fu_320       |    0    |    0    |    13   |
|----------|---------------------------|---------|---------|---------|
|          |         i_1_fu_221        |    0    |    0    |    14   |
|          |          j_fu_261         |    0    |    0    |    13   |
|    add   |        tmp3_fu_486        |    0    |    0    |    25   |
|          |        tmp6_fu_502        |    0    |    0    |    20   |
|          |     acc_V_2_2_i_fu_508    |    0    |    0    |    20   |
|----------|---------------------------|---------|---------|---------|
|          | pWindow_val_2_0_re_fu_345 |    0    |    0    |    8    |
|  select  | pWindow_val_1_0_re_fu_352 |    0    |    0    |    8    |
|          | pWindow_val_0_0_re_fu_410 |    0    |    0    |    8    |
|          |       tmp_11_fu_524       |    0    |    0    |    8    |
|----------|---------------------------|---------|---------|---------|
|          |       or_cond_fu_279      |    0    |    0    |    2    |
|    and   |      or_cond7_fu_290      |    0    |    0    |    2    |
|          |        tmp1_fu_471        |    0    |    0    |    2    |
|          |      or_cond6_fu_475      |    0    |    0    |    2    |
|----------|---------------------------|---------|---------|---------|
|          |         grp_fu_538        |    1    |    0    |    0    |
|          |         grp_fu_546        |    1    |    0    |    0    |
|  muladd  |         grp_fu_554        |    1    |    0    |    0    |
|          |         grp_fu_562        |    1    |    0    |    0    |
|          |         grp_fu_569        |    1    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|   read   |     tmp_12_read_fu_138    |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|   write  | StgValue_137_write_fu_144 |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|          |      tmp_1_10_fu_233      |    0    |    0    |    0    |
|partselect|        tmp_8_fu_310       |    0    |    0    |    0    |
|          |      v0_assign_fu_514     |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|          |        tmp_5_fu_273       |    0    |    0    |    0    |
|          |        tmp_7_fu_305       |    0    |    0    |    0    |
|          |  lhs_V_1_1_i_cast_fu_359  |    0    |    0    |    0    |
|          |  lhs_V_2_1_i_cast_fu_363  |    0    |    0    |    0    |
|          |  lhs_V_2_2_i_cast_fu_367  |    0    |    0    |    0    |
|          |   lhs_V_0_i_cast_fu_417   |    0    |    0    |    0    |
|          |  lhs_V_0_1_i_cast_fu_421  |    0    |    0    |    0    |
|          |  lhs_V_0_2_i_cast_fu_431  |    0    |    0    |    0    |
|   zext   |   lhs_V_1_i_cast_fu_435   |    0    |    0    |    0    |
|          |  lhs_V_1_2_i_cast_fu_444  |    0    |    0    |    0    |
|          |   lhs_V_2_i_cast_fu_448   |    0    |    0    |    0    |
|          |      tmp9_cast_fu_451     |    0    |    0    |    0    |
|          |      tmp4_cast_fu_480     |    0    |    0    |    0    |
|          |      tmp5_cast_fu_483     |    0    |    0    |    0    |
|          |      tmp3_cast_fu_492     |    0    |    0    |    0    |
|          |      tmp7_cast_fu_496     |    0    |    0    |    0    |
|          |      tmp8_cast_fu_499     |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|   Total  |                           |    6    |    0    |   425   |
|----------|---------------------------|---------|---------|---------|

Memories:
+----------+--------+--------+--------+
|          |  BRAM  |   FF   |   LUT  |
+----------+--------+--------+--------+
|buff_val_0|    1   |    0   |    0   |
|buff_val_1|    1   |    0   |    0   |
+----------+--------+--------+--------+
|   Total  |    2   |    0   |    0   |
+----------+--------+--------+--------+

* Register list:
+---------------------------+--------+
|                           |   FF   |
+---------------------------+--------+
|  buff_val_0_addr_reg_680  |   11   |
|  buff_val_1_addr_reg_674  |   11   |
|     col_assign_reg_203    |   11   |
|     exitcond3_reg_634     |    1   |
|      exitcond_reg_658     |    1   |
|        i_1_reg_638        |   10   |
|         i_reg_192         |   10   |
|       icmp1_reg_699       |    1   |
|        icmp_reg_648       |    1   |
|         j_reg_662         |   11   |
|      or_cond7_reg_690     |    1   |
|      or_cond_reg_685      |    1   |
| pWindow_val_1_0_re_reg_709|    8   |
| pWindow_val_2_0_re_reg_704|    8   |
|   pix_in_val_0_s_reg_615  |    8   |
|    ret_V_1_1_i_reg_714    |   19   |
|        tmp4_reg_729       |   18   |
|        tmp5_reg_734       |   18   |
|        tmp7_reg_739       |   19   |
|        tmp8_reg_744       |   19   |
|        tmp9_reg_719       |   18   |
|       tmp_11_reg_749      |    8   |
|       tmp_12_reg_694      |    8   |
|      tmp_1_s_reg_583      |    8   |
|      tmp_2_11_reg_653     |    1   |
|      tmp_2_s_reg_577      |    8   |
|       tmp_4_reg_667       |    1   |
|        tmp_reg_643        |    1   |
|  window_val_0_0_s_reg_589 |    8   |
|  window_val_0_1_s_reg_596 |    8   |
|window_val_1_0_load_reg_724|    8   |
|  window_val_1_0_s_reg_602 |    8   |
|  window_val_1_1_s_reg_609 |    8   |
|  window_val_2_0_s_reg_621 |    8   |
|  window_val_2_1_s_reg_628 |    8   |
+---------------------------+--------+
|           Total           |   296  |
+---------------------------+--------+

* Multiplexer (MUX) list: 
|--------------------|------|------|------|--------||---------||---------|
|        Comp        |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|--------------------|------|------|------|--------||---------||---------|
|  grp_access_fu_157 |  p0  |   2  |  11  |   22   ||    9    |
|  grp_access_fu_169 |  p0  |   2  |  11  |   22   ||    9    |
| col_assign_reg_203 |  p0  |   2  |  11  |   22   ||    9    |
|     grp_fu_562     |  p1  |   2  |  18  |   36   ||    9    |
|--------------------|------|------|------|--------||---------||---------|
|        Total       |      |      |      |   102  ||  7.076  ||    36   |
|--------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |    6   |    -   |    0   |   425  |
|   Memory  |    2   |    -   |    -   |    0   |    0   |
|Multiplexer|    -   |    -   |    7   |    -   |   36   |
|  Register |    -   |    -   |    -   |   296  |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    2   |    6   |    7   |   296  |   461  |
+-----------+--------+--------+--------+--------+--------+
