Startpoint: core.CPU_is_slli_a3$_DFF_P_
            (rising edge-triggered flip-flop clocked by clk)
Endpoint: core.CPU_Xreg_value_a4[10][24]$_SDFFE_PP0P_
          (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

      Cap      Slew     Delay      Time   Description
-------------------------------------------------------------------------------
                       0.0000    0.0000   clock clk (rise edge)
                       0.0000    0.0000   clock source latency
   0.0085    0.0000    0.0000    0.0000 ^ pll/CLK (avsdpll)
             0.0000    0.0000    0.0000 ^ clkbuf_0_CLK/A (sky130_fd_sc_hd__clkbuf_16)
   0.0599    0.1169    0.2005    0.2005 ^ clkbuf_0_CLK/X (sky130_fd_sc_hd__clkbuf_16)
             0.1169    0.0000    0.2005 ^ clkbuf_3_1_0_CLK/A (sky130_fd_sc_hd__clkbuf_16)
   0.1159    0.1983    0.3163    0.5168 ^ clkbuf_3_1_0_CLK/X (sky130_fd_sc_hd__clkbuf_16)
             0.1983    0.0000    0.5168 ^ clkbuf_leaf_51_CLK/A (sky130_fd_sc_hd__clkbuf_16)
   0.0310    0.0766    0.2566    0.7734 ^ clkbuf_leaf_51_CLK/X (sky130_fd_sc_hd__clkbuf_16)
             0.0766    0.0000    0.7734 ^ core.CPU_is_slli_a3$_DFF_P_/CLK (sky130_fd_sc_hd__dfxtp_1)
   0.0024    0.0579    0.4936    1.2670 ^ core.CPU_is_slli_a3$_DFF_P_/Q (sky130_fd_sc_hd__dfxtp_1)
             0.0579    0.0000    1.2670 ^ place534/A (sky130_fd_sc_hd__buf_4)
   0.0685    0.3082    0.3392    1.6062 ^ place534/X (sky130_fd_sc_hd__buf_4)
             0.3082    0.0000    1.6062 ^ _07478_/S (sky130_fd_sc_hd__mux2i_4)
   0.0024    0.1493    0.3959    2.0021 ^ _07478_/Y (sky130_fd_sc_hd__mux2i_4)
             0.1493    0.0000    2.0021 ^ place488/A (sky130_fd_sc_hd__buf_4)
   0.1721    0.7446    0.6991    2.7012 ^ place488/X (sky130_fd_sc_hd__buf_4)
             0.7446    0.0000    2.7012 ^ _07653_/S0 (sky130_fd_sc_hd__mux4_2)
   0.0058    0.1202    1.1171    3.8183 v _07653_/X (sky130_fd_sc_hd__mux4_2)
             0.1202    0.0000    3.8183 v _08211_/A0 (sky130_fd_sc_hd__mux4_2)
   0.0014    0.0987    0.8463    4.6646 v _08211_/X (sky130_fd_sc_hd__mux4_2)
             0.0987    0.0000    4.6646 v _08212_/B (sky130_fd_sc_hd__and2_0)
   0.0021    0.0468    0.2491    4.9137 v _08212_/X (sky130_fd_sc_hd__and2_0)
             0.0468    0.0000    4.9137 v _08213_/B1 (sky130_fd_sc_hd__a311o_1)
   0.0040    0.0780    0.5481    5.4618 v _08213_/X (sky130_fd_sc_hd__a311o_1)
             0.0780    0.0000    5.4618 v _08215_/B (sky130_fd_sc_hd__nor3b_2)
   0.0040    0.2025    0.2666    5.7284 ^ _08215_/Y (sky130_fd_sc_hd__nor3b_2)
             0.2025    0.0000    5.7284 ^ _08216_/B (sky130_fd_sc_hd__nand2_1)
   0.0016    0.0429    0.1052    5.8335 v _08216_/Y (sky130_fd_sc_hd__nand2_1)
             0.0429    0.0000    5.8335 v _08224_/B1 (sky130_fd_sc_hd__a2bb2o_2)
   0.0090    0.0783    0.4336    6.2672 v _08224_/X (sky130_fd_sc_hd__a2bb2o_2)
             0.0783    0.0000    6.2672 v _08232_/B1 (sky130_fd_sc_hd__a22oi_4)
   0.0382    0.5192    0.4694    6.7366 ^ _08232_/Y (sky130_fd_sc_hd__a22oi_4)
             0.5192    0.0000    6.7366 ^ _08235_/A2 (sky130_fd_sc_hd__a21oi_1)
   0.0015    0.0778    0.2056    6.9422 v _08235_/Y (sky130_fd_sc_hd__a21oi_1)
             0.0778    0.0000    6.9422 v core.CPU_Xreg_value_a4[10][24]$_SDFFE_PP0P_/D (sky130_fd_sc_hd__dfxtp_1)
                                 6.9422   data arrival time

                      11.0000   11.0000   clock clk (rise edge)
                       0.0000   11.0000   clock source latency
   0.0085    0.0000    0.0000   11.0000 ^ pll/CLK (avsdpll)
             0.0000    0.0000   11.0000 ^ clkbuf_0_CLK/A (sky130_fd_sc_hd__clkbuf_16)
   0.0599    0.1169    0.2005   11.2005 ^ clkbuf_0_CLK/X (sky130_fd_sc_hd__clkbuf_16)
             0.1169    0.0000   11.2005 ^ clkbuf_3_3_0_CLK/A (sky130_fd_sc_hd__clkbuf_16)
   0.0987    0.1733    0.2977   11.4982 ^ clkbuf_3_3_0_CLK/X (sky130_fd_sc_hd__clkbuf_16)
             0.1733    0.0000   11.4982 ^ clkbuf_leaf_78_CLK/A (sky130_fd_sc_hd__clkbuf_16)
   0.0274    0.0714    0.2412   11.7394 ^ clkbuf_leaf_78_CLK/X (sky130_fd_sc_hd__clkbuf_16)
             0.0714    0.0000   11.7394 ^ core.CPU_Xreg_value_a4[10][24]$_SDFFE_PP0P_/CLK (sky130_fd_sc_hd__dfxtp_1)
                       0.0000   11.7394   clock reconvergence pessimism
                      -0.2298   11.5095   library setup time
                                11.5095   data required time
-------------------------------------------------------------------------------
                                11.5095   data required time
                                -6.9422   data arrival time
-------------------------------------------------------------------------------
                                 4.5674   slack (MET)


