TimeQuest Timing Analyzer report for lcd
Tue Nov 08 13:56:46 2022
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Slow 1200mV 85C Model Setup Summary
  7. Slow 1200mV 85C Model Hold Summary
  8. Slow 1200mV 85C Model Recovery Summary
  9. Slow 1200mV 85C Model Removal Summary
 10. Slow 1200mV 85C Model Minimum Pulse Width Summary
 11. Slow 1200mV 85C Model Setup: 'clock_divider400Hz:inst6|out'
 12. Slow 1200mV 85C Model Setup: 'inst5|altpll_component|auto_generated|pll1|clk[0]'
 13. Slow 1200mV 85C Model Hold: 'inst5|altpll_component|auto_generated|pll1|clk[0]'
 14. Slow 1200mV 85C Model Hold: 'clock_divider400Hz:inst6|out'
 15. Slow 1200mV 85C Model Minimum Pulse Width: 'clock_divider400Hz:inst6|out'
 16. Slow 1200mV 85C Model Minimum Pulse Width: 'CLOCK_50'
 17. Slow 1200mV 85C Model Minimum Pulse Width: 'inst5|altpll_component|auto_generated|pll1|clk[0]'
 18. Clock to Output Times
 19. Minimum Clock to Output Times
 20. Slow 1200mV 85C Model Metastability Report
 21. Slow 1200mV 0C Model Fmax Summary
 22. Slow 1200mV 0C Model Setup Summary
 23. Slow 1200mV 0C Model Hold Summary
 24. Slow 1200mV 0C Model Recovery Summary
 25. Slow 1200mV 0C Model Removal Summary
 26. Slow 1200mV 0C Model Minimum Pulse Width Summary
 27. Slow 1200mV 0C Model Setup: 'clock_divider400Hz:inst6|out'
 28. Slow 1200mV 0C Model Setup: 'inst5|altpll_component|auto_generated|pll1|clk[0]'
 29. Slow 1200mV 0C Model Hold: 'inst5|altpll_component|auto_generated|pll1|clk[0]'
 30. Slow 1200mV 0C Model Hold: 'clock_divider400Hz:inst6|out'
 31. Slow 1200mV 0C Model Minimum Pulse Width: 'clock_divider400Hz:inst6|out'
 32. Slow 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'
 33. Slow 1200mV 0C Model Minimum Pulse Width: 'inst5|altpll_component|auto_generated|pll1|clk[0]'
 34. Clock to Output Times
 35. Minimum Clock to Output Times
 36. Slow 1200mV 0C Model Metastability Report
 37. Fast 1200mV 0C Model Setup Summary
 38. Fast 1200mV 0C Model Hold Summary
 39. Fast 1200mV 0C Model Recovery Summary
 40. Fast 1200mV 0C Model Removal Summary
 41. Fast 1200mV 0C Model Minimum Pulse Width Summary
 42. Fast 1200mV 0C Model Setup: 'inst5|altpll_component|auto_generated|pll1|clk[0]'
 43. Fast 1200mV 0C Model Setup: 'clock_divider400Hz:inst6|out'
 44. Fast 1200mV 0C Model Hold: 'inst5|altpll_component|auto_generated|pll1|clk[0]'
 45. Fast 1200mV 0C Model Hold: 'clock_divider400Hz:inst6|out'
 46. Fast 1200mV 0C Model Minimum Pulse Width: 'clock_divider400Hz:inst6|out'
 47. Fast 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'
 48. Fast 1200mV 0C Model Minimum Pulse Width: 'inst5|altpll_component|auto_generated|pll1|clk[0]'
 49. Clock to Output Times
 50. Minimum Clock to Output Times
 51. Fast 1200mV 0C Model Metastability Report
 52. Multicorner Timing Analysis Summary
 53. Clock to Output Times
 54. Minimum Clock to Output Times
 55. Board Trace Model Assignments
 56. Input Transition Times
 57. Slow Corner Signal Integrity Metrics
 58. Fast Corner Signal Integrity Metrics
 59. Setup Transfers
 60. Hold Transfers
 61. Report TCCS
 62. Report RSKM
 63. Unconstrained Paths
 64. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                   ;
+--------------------+----------------------------------------------------------------+
; Quartus II Version ; Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition ;
; Revision Name      ; lcd                                                            ;
; Device Family      ; Cyclone IV E                                                   ;
; Device Name        ; EP4CE115F29C7                                                  ;
; Timing Models      ; Preliminary                                                    ;
; Delay Model        ; Combined                                                       ;
; Rise/Fall Delays   ; Enabled                                                        ;
+--------------------+----------------------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                            ;
+---------------------------------------------------+-----------+------------+------------+-------+------------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+-----------------------------------------------------+-------------------------------------------------------+
; Clock Name                                        ; Type      ; Period     ; Frequency  ; Rise  ; Fall       ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master   ; Source                                              ; Targets                                               ;
+---------------------------------------------------+-----------+------------+------------+-------+------------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+-----------------------------------------------------+-------------------------------------------------------+
; CLOCK_50                                          ; Base      ; 20.000     ; 50.0 MHz   ; 0.000 ; 10.000     ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                     ; { CLOCK_50 }                                          ;
; clock_divider400Hz:inst6|out                      ; Base      ; 1.000      ; 1000.0 MHz ; 0.000 ; 0.500      ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                     ; { clock_divider400Hz:inst6|out }                      ;
; inst5|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 250000.000 ; 0.0 MHz    ; 0.000 ; 125000.000 ; 50.00      ; 12500     ; 1           ;       ;        ;           ;            ; false    ; CLOCK_50 ; inst5|altpll_component|auto_generated|pll1|inclk[0] ; { inst5|altpll_component|auto_generated|pll1|clk[0] } ;
+---------------------------------------------------+-----------+------------+------------+-------+------------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+-----------------------------------------------------+-------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                                                                ;
+------------+-----------------+---------------------------------------------------+------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                                        ; Note                                           ;
+------------+-----------------+---------------------------------------------------+------------------------------------------------+
; 564.65 MHz ; 437.64 MHz      ; inst5|altpll_component|auto_generated|pll1|clk[0] ; limit due to minimum period restriction (tmin) ;
; 620.73 MHz ; 437.64 MHz      ; clock_divider400Hz:inst6|out                      ; limit due to minimum period restriction (tmin) ;
+------------+-----------------+---------------------------------------------------+------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+----------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                        ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; clock_divider400Hz:inst6|out                      ; -0.611 ; -2.255        ;
; inst5|altpll_component|auto_generated|pll1|clk[0] ; -0.242 ; -0.242        ;
+---------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                         ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; inst5|altpll_component|auto_generated|pll1|clk[0] ; -0.144 ; -0.144        ;
; clock_divider400Hz:inst6|out                      ; 0.409  ; 0.000         ;
+---------------------------------------------------+--------+---------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+--------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                              ;
+---------------------------------------------------+------------+---------------+
; Clock                                             ; Slack      ; End Point TNS ;
+---------------------------------------------------+------------+---------------+
; clock_divider400Hz:inst6|out                      ; -1.285     ; -25.700       ;
; CLOCK_50                                          ; 9.811      ; 0.000         ;
; inst5|altpll_component|auto_generated|pll1|clk[0] ; 124999.710 ; 0.000         ;
+---------------------------------------------------+------------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clock_divider400Hz:inst6|out'                                                                                                                                               ;
+--------+---------------------------------------------+---------------------------------------------+------------------------------+------------------------------+--------------+------------+------------+
; Slack  ; From Node                                   ; To Node                                     ; Launch Clock                 ; Latch Clock                  ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------+---------------------------------------------+------------------------------+------------------------------+--------------+------------+------------+
; -0.611 ; fsm_lcd_parallel:inst|p_state.toggle_e8     ; fsm_lcd_parallel:inst|p_state.write_address ; clock_divider400Hz:inst6|out ; clock_divider400Hz:inst6|out ; 1.000        ; -0.080     ; 1.529      ;
; -0.449 ; fsm_lcd_parallel:inst|p_state.toggle_e10    ; fsm_lcd_parallel:inst|p_state.write_address ; clock_divider400Hz:inst6|out ; clock_divider400Hz:inst6|out ; 1.000        ; -0.080     ; 1.367      ;
; -0.257 ; fsm_lcd_parallel:inst|p_state.toggle_e7     ; fsm_lcd_parallel:inst|p_state.mode_set      ; clock_divider400Hz:inst6|out ; clock_divider400Hz:inst6|out ; 1.000        ; -0.080     ; 1.175      ;
; -0.228 ; fsm_lcd_parallel:inst|p_state.write_address ; fsm_lcd_parallel:inst|p_state.toggle_e9     ; clock_divider400Hz:inst6|out ; clock_divider400Hz:inst6|out ; 1.000        ; -0.080     ; 1.146      ;
; -0.225 ; fsm_lcd_parallel:inst|p_state.write_char    ; fsm_lcd_parallel:inst|p_state.toggle_e10    ; clock_divider400Hz:inst6|out ; clock_divider400Hz:inst6|out ; 1.000        ; -0.081     ; 1.142      ;
; -0.223 ; fsm_lcd_parallel:inst|p_state.mode_set      ; fsm_lcd_parallel:inst|p_state.toggle_e8     ; clock_divider400Hz:inst6|out ; clock_divider400Hz:inst6|out ; 1.000        ; -0.081     ; 1.140      ;
; -0.208 ; fsm_lcd_parallel:inst|p_state.display_clear ; fsm_lcd_parallel:inst|p_state.toggle_e6     ; clock_divider400Hz:inst6|out ; clock_divider400Hz:inst6|out ; 1.000        ; -0.081     ; 1.125      ;
; -0.203 ; fsm_lcd_parallel:inst|p_state.toggle_e5     ; fsm_lcd_parallel:inst|p_state.display_clear ; clock_divider400Hz:inst6|out ; clock_divider400Hz:inst6|out ; 1.000        ; -0.080     ; 1.121      ;
; -0.076 ; fsm_lcd_parallel:inst|p_state.toggle_e1     ; fsm_lcd_parallel:inst|p_state.reset2        ; clock_divider400Hz:inst6|out ; clock_divider400Hz:inst6|out ; 1.000        ; -0.080     ; 0.994      ;
; -0.075 ; fsm_lcd_parallel:inst|p_state.toggle_e9     ; fsm_lcd_parallel:inst|p_state.write_char    ; clock_divider400Hz:inst6|out ; clock_divider400Hz:inst6|out ; 1.000        ; -0.081     ; 0.992      ;
; -0.064 ; fsm_lcd_parallel:inst|p_state.toggle_e4     ; fsm_lcd_parallel:inst|p_state.display_off   ; clock_divider400Hz:inst6|out ; clock_divider400Hz:inst6|out ; 1.000        ; -0.080     ; 0.982      ;
; -0.053 ; fsm_lcd_parallel:inst|p_state.reset2        ; fsm_lcd_parallel:inst|p_state.toggle_e2     ; clock_divider400Hz:inst6|out ; clock_divider400Hz:inst6|out ; 1.000        ; -0.080     ; 0.971      ;
; -0.032 ; fsm_lcd_parallel:inst|p_state.toggle_e6     ; fsm_lcd_parallel:inst|p_state.display_on    ; clock_divider400Hz:inst6|out ; clock_divider400Hz:inst6|out ; 1.000        ; -0.081     ; 0.949      ;
; 0.104  ; fsm_lcd_parallel:inst|p_state.display_on    ; fsm_lcd_parallel:inst|p_state.toggle_e7     ; clock_divider400Hz:inst6|out ; clock_divider400Hz:inst6|out ; 1.000        ; -0.080     ; 0.814      ;
; 0.107  ; fsm_lcd_parallel:inst|p_state.func_set      ; fsm_lcd_parallel:inst|p_state.toggle_e4     ; clock_divider400Hz:inst6|out ; clock_divider400Hz:inst6|out ; 1.000        ; -0.080     ; 0.811      ;
; 0.111  ; fsm_lcd_parallel:inst|p_state.reset1        ; fsm_lcd_parallel:inst|p_state.toggle_e1     ; clock_divider400Hz:inst6|out ; clock_divider400Hz:inst6|out ; 1.000        ; -0.080     ; 0.807      ;
; 0.116  ; fsm_lcd_parallel:inst|p_state.toggle_e3     ; fsm_lcd_parallel:inst|p_state.func_set      ; clock_divider400Hz:inst6|out ; clock_divider400Hz:inst6|out ; 1.000        ; -0.080     ; 0.802      ;
; 0.116  ; fsm_lcd_parallel:inst|p_state.reset3        ; fsm_lcd_parallel:inst|p_state.toggle_e3     ; clock_divider400Hz:inst6|out ; clock_divider400Hz:inst6|out ; 1.000        ; -0.080     ; 0.802      ;
; 0.127  ; fsm_lcd_parallel:inst|p_state.toggle_e2     ; fsm_lcd_parallel:inst|p_state.reset3        ; clock_divider400Hz:inst6|out ; clock_divider400Hz:inst6|out ; 1.000        ; -0.080     ; 0.791      ;
; 0.129  ; fsm_lcd_parallel:inst|p_state.display_off   ; fsm_lcd_parallel:inst|p_state.toggle_e5     ; clock_divider400Hz:inst6|out ; clock_divider400Hz:inst6|out ; 1.000        ; -0.080     ; 0.789      ;
+--------+---------------------------------------------+---------------------------------------------+------------------------------+------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'inst5|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                        ;
+------------+-------------------------------------+-------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack      ; From Node                           ; To Node                             ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+------------+-------------------------------------+-------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; -0.242     ; clock_divider400Hz:inst6|out        ; clock_divider400Hz:inst6|out        ; clock_divider400Hz:inst6|out                      ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.188     ; 0.734      ;
; 0.227      ; clock_divider400Hz:inst6|out        ; clock_divider400Hz:inst6|out        ; clock_divider400Hz:inst6|out                      ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.188     ; 0.765      ;
; 249998.229 ; clock_divider400Hz:inst6|clkr_10[0] ; clock_divider400Hz:inst6|out        ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 250000.000   ; -0.082     ; 1.687      ;
; 249998.244 ; clock_divider400Hz:inst6|clkr_10[2] ; clock_divider400Hz:inst6|out        ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 250000.000   ; -0.082     ; 1.672      ;
; 249998.578 ; clock_divider400Hz:inst6|clkr_10[3] ; clock_divider400Hz:inst6|out        ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 250000.000   ; -0.082     ; 1.338      ;
; 249998.593 ; clock_divider400Hz:inst6|clkr_10[0] ; clock_divider400Hz:inst6|clkr_10[1] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 250000.000   ; -0.082     ; 1.323      ;
; 249998.612 ; clock_divider400Hz:inst6|clkr_10[1] ; clock_divider400Hz:inst6|out        ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 250000.000   ; -0.082     ; 1.304      ;
; 249998.671 ; clock_divider400Hz:inst6|clkr_10[2] ; clock_divider400Hz:inst6|clkr_10[3] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 250000.000   ; -0.082     ; 1.245      ;
; 249998.753 ; clock_divider400Hz:inst6|clkr_10[0] ; clock_divider400Hz:inst6|clkr_10[2] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 250000.000   ; -0.082     ; 1.163      ;
; 249998.759 ; clock_divider400Hz:inst6|clkr_10[1] ; clock_divider400Hz:inst6|clkr_10[2] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 250000.000   ; -0.082     ; 1.157      ;
; 249998.813 ; clock_divider400Hz:inst6|clkr_10[1] ; clock_divider400Hz:inst6|clkr_10[3] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 250000.000   ; -0.082     ; 1.103      ;
; 249998.822 ; clock_divider400Hz:inst6|clkr_10[3] ; clock_divider400Hz:inst6|clkr_10[1] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 250000.000   ; -0.082     ; 1.094      ;
; 249998.928 ; clock_divider400Hz:inst6|clkr_10[0] ; clock_divider400Hz:inst6|clkr_10[3] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 250000.000   ; -0.082     ; 0.988      ;
; 249998.946 ; clock_divider400Hz:inst6|clkr_10[2] ; clock_divider400Hz:inst6|clkr_10[1] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 250000.000   ; -0.082     ; 0.970      ;
; 249998.947 ; clock_divider400Hz:inst6|clkr_10[3] ; clock_divider400Hz:inst6|clkr_10[2] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 250000.000   ; -0.082     ; 0.969      ;
; 249999.151 ; clock_divider400Hz:inst6|clkr_10[0] ; clock_divider400Hz:inst6|clkr_10[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 250000.000   ; -0.082     ; 0.765      ;
; 249999.151 ; clock_divider400Hz:inst6|clkr_10[1] ; clock_divider400Hz:inst6|clkr_10[1] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 250000.000   ; -0.082     ; 0.765      ;
; 249999.151 ; clock_divider400Hz:inst6|clkr_10[3] ; clock_divider400Hz:inst6|clkr_10[3] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 250000.000   ; -0.082     ; 0.765      ;
; 249999.151 ; clock_divider400Hz:inst6|clkr_10[2] ; clock_divider400Hz:inst6|clkr_10[2] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 250000.000   ; -0.082     ; 0.765      ;
+------------+-------------------------------------+-------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'inst5|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                     ;
+--------+-------------------------------------+-------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                           ; To Node                             ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------+-------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; -0.144 ; clock_divider400Hz:inst6|out        ; clock_divider400Hz:inst6|out        ; clock_divider400Hz:inst6|out                      ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.302      ; 0.676      ;
; 0.349  ; clock_divider400Hz:inst6|out        ; clock_divider400Hz:inst6|out        ; clock_divider400Hz:inst6|out                      ; inst5|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.302      ; 0.669      ;
; 0.381  ; clock_divider400Hz:inst6|clkr_10[2] ; clock_divider400Hz:inst6|clkr_10[2] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.381  ; clock_divider400Hz:inst6|clkr_10[1] ; clock_divider400Hz:inst6|clkr_10[1] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.381  ; clock_divider400Hz:inst6|clkr_10[3] ; clock_divider400Hz:inst6|clkr_10[3] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.386  ; clock_divider400Hz:inst6|clkr_10[0] ; clock_divider400Hz:inst6|clkr_10[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.674      ;
; 0.578  ; clock_divider400Hz:inst6|clkr_10[2] ; clock_divider400Hz:inst6|clkr_10[1] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.866      ;
; 0.600  ; clock_divider400Hz:inst6|clkr_10[0] ; clock_divider400Hz:inst6|clkr_10[3] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.888      ;
; 0.602  ; clock_divider400Hz:inst6|clkr_10[3] ; clock_divider400Hz:inst6|clkr_10[2] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.890      ;
; 0.634  ; clock_divider400Hz:inst6|clkr_10[1] ; clock_divider400Hz:inst6|clkr_10[2] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.922      ;
; 0.635  ; clock_divider400Hz:inst6|clkr_10[1] ; clock_divider400Hz:inst6|clkr_10[3] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.923      ;
; 0.638  ; clock_divider400Hz:inst6|clkr_10[3] ; clock_divider400Hz:inst6|clkr_10[1] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.926      ;
; 0.639  ; clock_divider400Hz:inst6|clkr_10[0] ; clock_divider400Hz:inst6|clkr_10[2] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.927      ;
; 0.798  ; clock_divider400Hz:inst6|clkr_10[2] ; clock_divider400Hz:inst6|clkr_10[3] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.086      ;
; 0.823  ; clock_divider400Hz:inst6|clkr_10[0] ; clock_divider400Hz:inst6|clkr_10[1] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.111      ;
; 0.876  ; clock_divider400Hz:inst6|clkr_10[1] ; clock_divider400Hz:inst6|out        ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.164      ;
; 0.932  ; clock_divider400Hz:inst6|clkr_10[3] ; clock_divider400Hz:inst6|out        ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.220      ;
; 1.190  ; clock_divider400Hz:inst6|clkr_10[2] ; clock_divider400Hz:inst6|out        ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.478      ;
; 1.216  ; clock_divider400Hz:inst6|clkr_10[0] ; clock_divider400Hz:inst6|out        ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.504      ;
+--------+-------------------------------------+-------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clock_divider400Hz:inst6|out'                                                                                                                                               ;
+-------+---------------------------------------------+---------------------------------------------+------------------------------+------------------------------+--------------+------------+------------+
; Slack ; From Node                                   ; To Node                                     ; Launch Clock                 ; Latch Clock                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------+---------------------------------------------+------------------------------+------------------------------+--------------+------------+------------+
; 0.409 ; fsm_lcd_parallel:inst|p_state.display_off   ; fsm_lcd_parallel:inst|p_state.toggle_e5     ; clock_divider400Hz:inst6|out ; clock_divider400Hz:inst6|out ; 0.000        ; 0.080      ; 0.695      ;
; 0.410 ; fsm_lcd_parallel:inst|p_state.reset1        ; fsm_lcd_parallel:inst|p_state.toggle_e1     ; clock_divider400Hz:inst6|out ; clock_divider400Hz:inst6|out ; 0.000        ; 0.080      ; 0.696      ;
; 0.411 ; fsm_lcd_parallel:inst|p_state.toggle_e2     ; fsm_lcd_parallel:inst|p_state.reset3        ; clock_divider400Hz:inst6|out ; clock_divider400Hz:inst6|out ; 0.000        ; 0.080      ; 0.697      ;
; 0.417 ; fsm_lcd_parallel:inst|p_state.reset3        ; fsm_lcd_parallel:inst|p_state.toggle_e3     ; clock_divider400Hz:inst6|out ; clock_divider400Hz:inst6|out ; 0.000        ; 0.080      ; 0.703      ;
; 0.418 ; fsm_lcd_parallel:inst|p_state.toggle_e3     ; fsm_lcd_parallel:inst|p_state.func_set      ; clock_divider400Hz:inst6|out ; clock_divider400Hz:inst6|out ; 0.000        ; 0.080      ; 0.704      ;
; 0.427 ; fsm_lcd_parallel:inst|p_state.display_on    ; fsm_lcd_parallel:inst|p_state.toggle_e7     ; clock_divider400Hz:inst6|out ; clock_divider400Hz:inst6|out ; 0.000        ; 0.080      ; 0.713      ;
; 0.431 ; fsm_lcd_parallel:inst|p_state.func_set      ; fsm_lcd_parallel:inst|p_state.toggle_e4     ; clock_divider400Hz:inst6|out ; clock_divider400Hz:inst6|out ; 0.000        ; 0.080      ; 0.717      ;
; 0.583 ; fsm_lcd_parallel:inst|p_state.reset2        ; fsm_lcd_parallel:inst|p_state.toggle_e2     ; clock_divider400Hz:inst6|out ; clock_divider400Hz:inst6|out ; 0.000        ; 0.080      ; 0.869      ;
; 0.588 ; fsm_lcd_parallel:inst|p_state.toggle_e4     ; fsm_lcd_parallel:inst|p_state.display_off   ; clock_divider400Hz:inst6|out ; clock_divider400Hz:inst6|out ; 0.000        ; 0.080      ; 0.874      ;
; 0.590 ; fsm_lcd_parallel:inst|p_state.toggle_e6     ; fsm_lcd_parallel:inst|p_state.display_on    ; clock_divider400Hz:inst6|out ; clock_divider400Hz:inst6|out ; 0.000        ; 0.080      ; 0.876      ;
; 0.602 ; fsm_lcd_parallel:inst|p_state.toggle_e9     ; fsm_lcd_parallel:inst|p_state.write_char    ; clock_divider400Hz:inst6|out ; clock_divider400Hz:inst6|out ; 0.000        ; 0.081      ; 0.889      ;
; 0.604 ; fsm_lcd_parallel:inst|p_state.toggle_e1     ; fsm_lcd_parallel:inst|p_state.reset2        ; clock_divider400Hz:inst6|out ; clock_divider400Hz:inst6|out ; 0.000        ; 0.080      ; 0.890      ;
; 0.745 ; fsm_lcd_parallel:inst|p_state.toggle_e5     ; fsm_lcd_parallel:inst|p_state.display_clear ; clock_divider400Hz:inst6|out ; clock_divider400Hz:inst6|out ; 0.000        ; 0.081      ; 1.032      ;
; 0.747 ; fsm_lcd_parallel:inst|p_state.write_char    ; fsm_lcd_parallel:inst|p_state.toggle_e10    ; clock_divider400Hz:inst6|out ; clock_divider400Hz:inst6|out ; 0.000        ; 0.080      ; 1.033      ;
; 0.757 ; fsm_lcd_parallel:inst|p_state.display_clear ; fsm_lcd_parallel:inst|p_state.toggle_e6     ; clock_divider400Hz:inst6|out ; clock_divider400Hz:inst6|out ; 0.000        ; 0.081      ; 1.044      ;
; 0.762 ; fsm_lcd_parallel:inst|p_state.write_address ; fsm_lcd_parallel:inst|p_state.toggle_e9     ; clock_divider400Hz:inst6|out ; clock_divider400Hz:inst6|out ; 0.000        ; 0.081      ; 1.049      ;
; 0.769 ; fsm_lcd_parallel:inst|p_state.mode_set      ; fsm_lcd_parallel:inst|p_state.toggle_e8     ; clock_divider400Hz:inst6|out ; clock_divider400Hz:inst6|out ; 0.000        ; 0.080      ; 1.055      ;
; 0.806 ; fsm_lcd_parallel:inst|p_state.toggle_e7     ; fsm_lcd_parallel:inst|p_state.mode_set      ; clock_divider400Hz:inst6|out ; clock_divider400Hz:inst6|out ; 0.000        ; 0.081      ; 1.093      ;
; 0.970 ; fsm_lcd_parallel:inst|p_state.toggle_e10    ; fsm_lcd_parallel:inst|p_state.write_address ; clock_divider400Hz:inst6|out ; clock_divider400Hz:inst6|out ; 0.000        ; 0.080      ; 1.256      ;
; 1.096 ; fsm_lcd_parallel:inst|p_state.toggle_e8     ; fsm_lcd_parallel:inst|p_state.write_address ; clock_divider400Hz:inst6|out ; clock_divider400Hz:inst6|out ; 0.000        ; 0.080      ; 1.382      ;
+-------+---------------------------------------------+---------------------------------------------+------------------------------+------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'clock_divider400Hz:inst6|out'                                                                           ;
+--------+--------------+----------------+------------------+------------------------------+------------+---------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                        ; Clock Edge ; Target                                      ;
+--------+--------------+----------------+------------------+------------------------------+------------+---------------------------------------------+
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_divider400Hz:inst6|out ; Rise       ; fsm_lcd_parallel:inst|p_state.display_clear ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_divider400Hz:inst6|out ; Rise       ; fsm_lcd_parallel:inst|p_state.display_off   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_divider400Hz:inst6|out ; Rise       ; fsm_lcd_parallel:inst|p_state.display_on    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_divider400Hz:inst6|out ; Rise       ; fsm_lcd_parallel:inst|p_state.func_set      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_divider400Hz:inst6|out ; Rise       ; fsm_lcd_parallel:inst|p_state.mode_set      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_divider400Hz:inst6|out ; Rise       ; fsm_lcd_parallel:inst|p_state.reset1        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_divider400Hz:inst6|out ; Rise       ; fsm_lcd_parallel:inst|p_state.reset2        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_divider400Hz:inst6|out ; Rise       ; fsm_lcd_parallel:inst|p_state.reset3        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_divider400Hz:inst6|out ; Rise       ; fsm_lcd_parallel:inst|p_state.toggle_e1     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_divider400Hz:inst6|out ; Rise       ; fsm_lcd_parallel:inst|p_state.toggle_e10    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_divider400Hz:inst6|out ; Rise       ; fsm_lcd_parallel:inst|p_state.toggle_e2     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_divider400Hz:inst6|out ; Rise       ; fsm_lcd_parallel:inst|p_state.toggle_e3     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_divider400Hz:inst6|out ; Rise       ; fsm_lcd_parallel:inst|p_state.toggle_e4     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_divider400Hz:inst6|out ; Rise       ; fsm_lcd_parallel:inst|p_state.toggle_e5     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_divider400Hz:inst6|out ; Rise       ; fsm_lcd_parallel:inst|p_state.toggle_e6     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_divider400Hz:inst6|out ; Rise       ; fsm_lcd_parallel:inst|p_state.toggle_e7     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_divider400Hz:inst6|out ; Rise       ; fsm_lcd_parallel:inst|p_state.toggle_e8     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_divider400Hz:inst6|out ; Rise       ; fsm_lcd_parallel:inst|p_state.toggle_e9     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_divider400Hz:inst6|out ; Rise       ; fsm_lcd_parallel:inst|p_state.write_address ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_divider400Hz:inst6|out ; Rise       ; fsm_lcd_parallel:inst|p_state.write_char    ;
; 0.249  ; 0.469        ; 0.220          ; High Pulse Width ; clock_divider400Hz:inst6|out ; Rise       ; fsm_lcd_parallel:inst|p_state.display_off   ;
; 0.249  ; 0.469        ; 0.220          ; High Pulse Width ; clock_divider400Hz:inst6|out ; Rise       ; fsm_lcd_parallel:inst|p_state.display_on    ;
; 0.249  ; 0.469        ; 0.220          ; High Pulse Width ; clock_divider400Hz:inst6|out ; Rise       ; fsm_lcd_parallel:inst|p_state.func_set      ;
; 0.249  ; 0.469        ; 0.220          ; High Pulse Width ; clock_divider400Hz:inst6|out ; Rise       ; fsm_lcd_parallel:inst|p_state.reset1        ;
; 0.249  ; 0.469        ; 0.220          ; High Pulse Width ; clock_divider400Hz:inst6|out ; Rise       ; fsm_lcd_parallel:inst|p_state.reset2        ;
; 0.249  ; 0.469        ; 0.220          ; High Pulse Width ; clock_divider400Hz:inst6|out ; Rise       ; fsm_lcd_parallel:inst|p_state.reset3        ;
; 0.249  ; 0.469        ; 0.220          ; High Pulse Width ; clock_divider400Hz:inst6|out ; Rise       ; fsm_lcd_parallel:inst|p_state.toggle_e1     ;
; 0.249  ; 0.469        ; 0.220          ; High Pulse Width ; clock_divider400Hz:inst6|out ; Rise       ; fsm_lcd_parallel:inst|p_state.toggle_e10    ;
; 0.249  ; 0.469        ; 0.220          ; High Pulse Width ; clock_divider400Hz:inst6|out ; Rise       ; fsm_lcd_parallel:inst|p_state.toggle_e2     ;
; 0.249  ; 0.469        ; 0.220          ; High Pulse Width ; clock_divider400Hz:inst6|out ; Rise       ; fsm_lcd_parallel:inst|p_state.toggle_e3     ;
; 0.249  ; 0.469        ; 0.220          ; High Pulse Width ; clock_divider400Hz:inst6|out ; Rise       ; fsm_lcd_parallel:inst|p_state.toggle_e4     ;
; 0.249  ; 0.469        ; 0.220          ; High Pulse Width ; clock_divider400Hz:inst6|out ; Rise       ; fsm_lcd_parallel:inst|p_state.toggle_e5     ;
; 0.249  ; 0.469        ; 0.220          ; High Pulse Width ; clock_divider400Hz:inst6|out ; Rise       ; fsm_lcd_parallel:inst|p_state.toggle_e7     ;
; 0.249  ; 0.469        ; 0.220          ; High Pulse Width ; clock_divider400Hz:inst6|out ; Rise       ; fsm_lcd_parallel:inst|p_state.toggle_e8     ;
; 0.249  ; 0.469        ; 0.220          ; High Pulse Width ; clock_divider400Hz:inst6|out ; Rise       ; fsm_lcd_parallel:inst|p_state.write_address ;
; 0.250  ; 0.470        ; 0.220          ; High Pulse Width ; clock_divider400Hz:inst6|out ; Rise       ; fsm_lcd_parallel:inst|p_state.display_clear ;
; 0.250  ; 0.470        ; 0.220          ; High Pulse Width ; clock_divider400Hz:inst6|out ; Rise       ; fsm_lcd_parallel:inst|p_state.mode_set      ;
; 0.250  ; 0.470        ; 0.220          ; High Pulse Width ; clock_divider400Hz:inst6|out ; Rise       ; fsm_lcd_parallel:inst|p_state.toggle_e6     ;
; 0.250  ; 0.470        ; 0.220          ; High Pulse Width ; clock_divider400Hz:inst6|out ; Rise       ; fsm_lcd_parallel:inst|p_state.toggle_e9     ;
; 0.250  ; 0.470        ; 0.220          ; High Pulse Width ; clock_divider400Hz:inst6|out ; Rise       ; fsm_lcd_parallel:inst|p_state.write_char    ;
; 0.341  ; 0.529        ; 0.188          ; Low Pulse Width  ; clock_divider400Hz:inst6|out ; Rise       ; fsm_lcd_parallel:inst|p_state.display_clear ;
; 0.341  ; 0.529        ; 0.188          ; Low Pulse Width  ; clock_divider400Hz:inst6|out ; Rise       ; fsm_lcd_parallel:inst|p_state.display_off   ;
; 0.341  ; 0.529        ; 0.188          ; Low Pulse Width  ; clock_divider400Hz:inst6|out ; Rise       ; fsm_lcd_parallel:inst|p_state.display_on    ;
; 0.341  ; 0.529        ; 0.188          ; Low Pulse Width  ; clock_divider400Hz:inst6|out ; Rise       ; fsm_lcd_parallel:inst|p_state.func_set      ;
; 0.341  ; 0.529        ; 0.188          ; Low Pulse Width  ; clock_divider400Hz:inst6|out ; Rise       ; fsm_lcd_parallel:inst|p_state.mode_set      ;
; 0.341  ; 0.529        ; 0.188          ; Low Pulse Width  ; clock_divider400Hz:inst6|out ; Rise       ; fsm_lcd_parallel:inst|p_state.reset1        ;
; 0.341  ; 0.529        ; 0.188          ; Low Pulse Width  ; clock_divider400Hz:inst6|out ; Rise       ; fsm_lcd_parallel:inst|p_state.reset2        ;
; 0.341  ; 0.529        ; 0.188          ; Low Pulse Width  ; clock_divider400Hz:inst6|out ; Rise       ; fsm_lcd_parallel:inst|p_state.reset3        ;
; 0.341  ; 0.529        ; 0.188          ; Low Pulse Width  ; clock_divider400Hz:inst6|out ; Rise       ; fsm_lcd_parallel:inst|p_state.toggle_e1     ;
; 0.341  ; 0.529        ; 0.188          ; Low Pulse Width  ; clock_divider400Hz:inst6|out ; Rise       ; fsm_lcd_parallel:inst|p_state.toggle_e10    ;
; 0.341  ; 0.529        ; 0.188          ; Low Pulse Width  ; clock_divider400Hz:inst6|out ; Rise       ; fsm_lcd_parallel:inst|p_state.toggle_e2     ;
; 0.341  ; 0.529        ; 0.188          ; Low Pulse Width  ; clock_divider400Hz:inst6|out ; Rise       ; fsm_lcd_parallel:inst|p_state.toggle_e3     ;
; 0.341  ; 0.529        ; 0.188          ; Low Pulse Width  ; clock_divider400Hz:inst6|out ; Rise       ; fsm_lcd_parallel:inst|p_state.toggle_e4     ;
; 0.341  ; 0.529        ; 0.188          ; Low Pulse Width  ; clock_divider400Hz:inst6|out ; Rise       ; fsm_lcd_parallel:inst|p_state.toggle_e5     ;
; 0.341  ; 0.529        ; 0.188          ; Low Pulse Width  ; clock_divider400Hz:inst6|out ; Rise       ; fsm_lcd_parallel:inst|p_state.toggle_e6     ;
; 0.341  ; 0.529        ; 0.188          ; Low Pulse Width  ; clock_divider400Hz:inst6|out ; Rise       ; fsm_lcd_parallel:inst|p_state.toggle_e7     ;
; 0.341  ; 0.529        ; 0.188          ; Low Pulse Width  ; clock_divider400Hz:inst6|out ; Rise       ; fsm_lcd_parallel:inst|p_state.toggle_e8     ;
; 0.341  ; 0.529        ; 0.188          ; Low Pulse Width  ; clock_divider400Hz:inst6|out ; Rise       ; fsm_lcd_parallel:inst|p_state.toggle_e9     ;
; 0.341  ; 0.529        ; 0.188          ; Low Pulse Width  ; clock_divider400Hz:inst6|out ; Rise       ; fsm_lcd_parallel:inst|p_state.write_address ;
; 0.341  ; 0.529        ; 0.188          ; Low Pulse Width  ; clock_divider400Hz:inst6|out ; Rise       ; fsm_lcd_parallel:inst|p_state.write_char    ;
; 0.484  ; 0.484        ; 0.000          ; Low Pulse Width  ; clock_divider400Hz:inst6|out ; Rise       ; inst6|out~clkctrl|inclk[0]                  ;
; 0.484  ; 0.484        ; 0.000          ; Low Pulse Width  ; clock_divider400Hz:inst6|out ; Rise       ; inst6|out~clkctrl|outclk                    ;
; 0.494  ; 0.494        ; 0.000          ; Low Pulse Width  ; clock_divider400Hz:inst6|out ; Rise       ; inst|p_state.display_clear|clk              ;
; 0.494  ; 0.494        ; 0.000          ; Low Pulse Width  ; clock_divider400Hz:inst6|out ; Rise       ; inst|p_state.display_off|clk                ;
; 0.494  ; 0.494        ; 0.000          ; Low Pulse Width  ; clock_divider400Hz:inst6|out ; Rise       ; inst|p_state.display_on|clk                 ;
; 0.494  ; 0.494        ; 0.000          ; Low Pulse Width  ; clock_divider400Hz:inst6|out ; Rise       ; inst|p_state.func_set|clk                   ;
; 0.494  ; 0.494        ; 0.000          ; Low Pulse Width  ; clock_divider400Hz:inst6|out ; Rise       ; inst|p_state.mode_set|clk                   ;
; 0.494  ; 0.494        ; 0.000          ; Low Pulse Width  ; clock_divider400Hz:inst6|out ; Rise       ; inst|p_state.reset1|clk                     ;
; 0.494  ; 0.494        ; 0.000          ; Low Pulse Width  ; clock_divider400Hz:inst6|out ; Rise       ; inst|p_state.reset2|clk                     ;
; 0.494  ; 0.494        ; 0.000          ; Low Pulse Width  ; clock_divider400Hz:inst6|out ; Rise       ; inst|p_state.reset3|clk                     ;
; 0.494  ; 0.494        ; 0.000          ; Low Pulse Width  ; clock_divider400Hz:inst6|out ; Rise       ; inst|p_state.toggle_e10|clk                 ;
; 0.494  ; 0.494        ; 0.000          ; Low Pulse Width  ; clock_divider400Hz:inst6|out ; Rise       ; inst|p_state.toggle_e1|clk                  ;
; 0.494  ; 0.494        ; 0.000          ; Low Pulse Width  ; clock_divider400Hz:inst6|out ; Rise       ; inst|p_state.toggle_e2|clk                  ;
; 0.494  ; 0.494        ; 0.000          ; Low Pulse Width  ; clock_divider400Hz:inst6|out ; Rise       ; inst|p_state.toggle_e3|clk                  ;
; 0.494  ; 0.494        ; 0.000          ; Low Pulse Width  ; clock_divider400Hz:inst6|out ; Rise       ; inst|p_state.toggle_e4|clk                  ;
; 0.494  ; 0.494        ; 0.000          ; Low Pulse Width  ; clock_divider400Hz:inst6|out ; Rise       ; inst|p_state.toggle_e5|clk                  ;
; 0.494  ; 0.494        ; 0.000          ; Low Pulse Width  ; clock_divider400Hz:inst6|out ; Rise       ; inst|p_state.toggle_e6|clk                  ;
; 0.494  ; 0.494        ; 0.000          ; Low Pulse Width  ; clock_divider400Hz:inst6|out ; Rise       ; inst|p_state.toggle_e7|clk                  ;
; 0.494  ; 0.494        ; 0.000          ; Low Pulse Width  ; clock_divider400Hz:inst6|out ; Rise       ; inst|p_state.toggle_e8|clk                  ;
; 0.494  ; 0.494        ; 0.000          ; Low Pulse Width  ; clock_divider400Hz:inst6|out ; Rise       ; inst|p_state.toggle_e9|clk                  ;
; 0.494  ; 0.494        ; 0.000          ; Low Pulse Width  ; clock_divider400Hz:inst6|out ; Rise       ; inst|p_state.write_address|clk              ;
; 0.494  ; 0.494        ; 0.000          ; Low Pulse Width  ; clock_divider400Hz:inst6|out ; Rise       ; inst|p_state.write_char|clk                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_divider400Hz:inst6|out ; Rise       ; inst6|out|q                                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_divider400Hz:inst6|out ; Rise       ; inst6|out|q                                 ;
; 0.505  ; 0.505        ; 0.000          ; High Pulse Width ; clock_divider400Hz:inst6|out ; Rise       ; inst|p_state.display_off|clk                ;
; 0.505  ; 0.505        ; 0.000          ; High Pulse Width ; clock_divider400Hz:inst6|out ; Rise       ; inst|p_state.display_on|clk                 ;
; 0.505  ; 0.505        ; 0.000          ; High Pulse Width ; clock_divider400Hz:inst6|out ; Rise       ; inst|p_state.func_set|clk                   ;
; 0.505  ; 0.505        ; 0.000          ; High Pulse Width ; clock_divider400Hz:inst6|out ; Rise       ; inst|p_state.reset1|clk                     ;
; 0.505  ; 0.505        ; 0.000          ; High Pulse Width ; clock_divider400Hz:inst6|out ; Rise       ; inst|p_state.reset2|clk                     ;
; 0.505  ; 0.505        ; 0.000          ; High Pulse Width ; clock_divider400Hz:inst6|out ; Rise       ; inst|p_state.reset3|clk                     ;
; 0.505  ; 0.505        ; 0.000          ; High Pulse Width ; clock_divider400Hz:inst6|out ; Rise       ; inst|p_state.toggle_e10|clk                 ;
; 0.505  ; 0.505        ; 0.000          ; High Pulse Width ; clock_divider400Hz:inst6|out ; Rise       ; inst|p_state.toggle_e1|clk                  ;
; 0.505  ; 0.505        ; 0.000          ; High Pulse Width ; clock_divider400Hz:inst6|out ; Rise       ; inst|p_state.toggle_e2|clk                  ;
; 0.505  ; 0.505        ; 0.000          ; High Pulse Width ; clock_divider400Hz:inst6|out ; Rise       ; inst|p_state.toggle_e3|clk                  ;
; 0.505  ; 0.505        ; 0.000          ; High Pulse Width ; clock_divider400Hz:inst6|out ; Rise       ; inst|p_state.toggle_e4|clk                  ;
; 0.505  ; 0.505        ; 0.000          ; High Pulse Width ; clock_divider400Hz:inst6|out ; Rise       ; inst|p_state.toggle_e5|clk                  ;
; 0.505  ; 0.505        ; 0.000          ; High Pulse Width ; clock_divider400Hz:inst6|out ; Rise       ; inst|p_state.toggle_e7|clk                  ;
; 0.505  ; 0.505        ; 0.000          ; High Pulse Width ; clock_divider400Hz:inst6|out ; Rise       ; inst|p_state.toggle_e8|clk                  ;
; 0.505  ; 0.505        ; 0.000          ; High Pulse Width ; clock_divider400Hz:inst6|out ; Rise       ; inst|p_state.write_address|clk              ;
; 0.506  ; 0.506        ; 0.000          ; High Pulse Width ; clock_divider400Hz:inst6|out ; Rise       ; inst|p_state.display_clear|clk              ;
+--------+--------------+----------------+------------------+------------------------------+------------+---------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'CLOCK_50'                                                                                           ;
+--------+--------------+----------------+------------------+----------+------------+-------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                      ;
+--------+--------------+----------------+------------------+----------+------------+-------------------------------------------------------------+
; 9.811  ; 9.811        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~input|o                                            ;
; 9.812  ; 9.812        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; inst5|altpll_component|auto_generated|pll1|clk[0]           ;
; 9.812  ; 9.812        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; inst5|altpll_component|auto_generated|pll1|observablevcoout ;
; 9.829  ; 9.829        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; inst5|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~input|i                                            ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~input|i                                            ;
; 10.170 ; 10.170       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; inst5|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.186 ; 10.186       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; inst5|altpll_component|auto_generated|pll1|clk[0]           ;
; 10.186 ; 10.186       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; inst5|altpll_component|auto_generated|pll1|observablevcoout ;
; 10.189 ; 10.189       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~input|o                                            ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; CLOCK_50 ; Rise       ; CLOCK_50                                                    ;
+--------+--------------+----------------+------------------+----------+------------+-------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'inst5|altpll_component|auto_generated|pll1|clk[0]'                                                                                                           ;
+------------+--------------+----------------+------------------+---------------------------------------------------+------------+-------------------------------------------------------------------------+
; Slack      ; Actual Width ; Required Width ; Type             ; Clock                                             ; Clock Edge ; Target                                                                  ;
+------------+--------------+----------------+------------------+---------------------------------------------------+------------+-------------------------------------------------------------------------+
; 124999.710 ; 124999.930   ; 0.220          ; High Pulse Width ; inst5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clock_divider400Hz:inst6|clkr_10[0]                                     ;
; 124999.710 ; 124999.930   ; 0.220          ; High Pulse Width ; inst5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clock_divider400Hz:inst6|clkr_10[1]                                     ;
; 124999.710 ; 124999.930   ; 0.220          ; High Pulse Width ; inst5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clock_divider400Hz:inst6|clkr_10[2]                                     ;
; 124999.710 ; 124999.930   ; 0.220          ; High Pulse Width ; inst5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clock_divider400Hz:inst6|clkr_10[3]                                     ;
; 124999.710 ; 124999.930   ; 0.220          ; High Pulse Width ; inst5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clock_divider400Hz:inst6|out                                            ;
; 124999.881 ; 125000.069   ; 0.188          ; Low Pulse Width  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clock_divider400Hz:inst6|clkr_10[0]                                     ;
; 124999.881 ; 125000.069   ; 0.188          ; Low Pulse Width  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clock_divider400Hz:inst6|clkr_10[1]                                     ;
; 124999.881 ; 125000.069   ; 0.188          ; Low Pulse Width  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clock_divider400Hz:inst6|clkr_10[2]                                     ;
; 124999.881 ; 125000.069   ; 0.188          ; Low Pulse Width  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clock_divider400Hz:inst6|clkr_10[3]                                     ;
; 124999.881 ; 125000.069   ; 0.188          ; Low Pulse Width  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clock_divider400Hz:inst6|out                                            ;
; 124999.965 ; 124999.965   ; 0.000          ; High Pulse Width ; inst5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst6|clkr_10[0]|clk                                                    ;
; 124999.965 ; 124999.965   ; 0.000          ; High Pulse Width ; inst5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst6|clkr_10[1]|clk                                                    ;
; 124999.965 ; 124999.965   ; 0.000          ; High Pulse Width ; inst5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst6|clkr_10[2]|clk                                                    ;
; 124999.965 ; 124999.965   ; 0.000          ; High Pulse Width ; inst5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst6|clkr_10[3]|clk                                                    ;
; 124999.965 ; 124999.965   ; 0.000          ; High Pulse Width ; inst5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst6|out|clk                                                           ;
; 124999.968 ; 124999.968   ; 0.000          ; High Pulse Width ; inst5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst5|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|inclk[0] ;
; 124999.968 ; 124999.968   ; 0.000          ; High Pulse Width ; inst5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst5|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|outclk   ;
; 125000.031 ; 125000.031   ; 0.000          ; Low Pulse Width  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst5|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|inclk[0] ;
; 125000.031 ; 125000.031   ; 0.000          ; Low Pulse Width  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst5|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|outclk   ;
; 125000.033 ; 125000.033   ; 0.000          ; Low Pulse Width  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst6|clkr_10[0]|clk                                                    ;
; 125000.033 ; 125000.033   ; 0.000          ; Low Pulse Width  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst6|clkr_10[1]|clk                                                    ;
; 125000.033 ; 125000.033   ; 0.000          ; Low Pulse Width  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst6|clkr_10[2]|clk                                                    ;
; 125000.033 ; 125000.033   ; 0.000          ; Low Pulse Width  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst6|clkr_10[3]|clk                                                    ;
; 125000.033 ; 125000.033   ; 0.000          ; Low Pulse Width  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst6|out|clk                                                           ;
; 249997.715 ; 250000.000   ; 2.285          ; Min Period       ; inst5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clock_divider400Hz:inst6|clkr_10[0]                                     ;
; 249997.715 ; 250000.000   ; 2.285          ; Min Period       ; inst5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clock_divider400Hz:inst6|clkr_10[1]                                     ;
; 249997.715 ; 250000.000   ; 2.285          ; Min Period       ; inst5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clock_divider400Hz:inst6|clkr_10[2]                                     ;
; 249997.715 ; 250000.000   ; 2.285          ; Min Period       ; inst5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clock_divider400Hz:inst6|clkr_10[3]                                     ;
; 249997.715 ; 250000.000   ; 2.285          ; Min Period       ; inst5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clock_divider400Hz:inst6|out                                            ;
+------------+--------------+----------------+------------------+---------------------------------------------------+------------+-------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                   ;
+--------------+------------------------------+-------+-------+------------+------------------------------+
; Data Port    ; Clock Port                   ; Rise  ; Fall  ; Clock Edge ; Clock Reference              ;
+--------------+------------------------------+-------+-------+------------+------------------------------+
; LCD_DATA[*]  ; clock_divider400Hz:inst6|out ; 9.520 ; 9.444 ; Rise       ; clock_divider400Hz:inst6|out ;
;  LCD_DATA[0] ; clock_divider400Hz:inst6|out ; 7.820 ; 7.960 ; Rise       ; clock_divider400Hz:inst6|out ;
;  LCD_DATA[1] ; clock_divider400Hz:inst6|out ; 6.852 ; 7.012 ; Rise       ; clock_divider400Hz:inst6|out ;
;  LCD_DATA[2] ; clock_divider400Hz:inst6|out ; 7.910 ; 7.776 ; Rise       ; clock_divider400Hz:inst6|out ;
;  LCD_DATA[3] ; clock_divider400Hz:inst6|out ; 8.330 ; 8.387 ; Rise       ; clock_divider400Hz:inst6|out ;
;  LCD_DATA[4] ; clock_divider400Hz:inst6|out ; 9.224 ; 9.163 ; Rise       ; clock_divider400Hz:inst6|out ;
;  LCD_DATA[5] ; clock_divider400Hz:inst6|out ; 9.520 ; 9.444 ; Rise       ; clock_divider400Hz:inst6|out ;
; LCD_EN       ; clock_divider400Hz:inst6|out ; 9.136 ; 9.024 ; Rise       ; clock_divider400Hz:inst6|out ;
; LCD_RS       ; clock_divider400Hz:inst6|out ; 6.935 ; 6.849 ; Rise       ; clock_divider400Hz:inst6|out ;
+--------------+------------------------------+-------+-------+------------+------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                           ;
+--------------+------------------------------+-------+-------+------------+------------------------------+
; Data Port    ; Clock Port                   ; Rise  ; Fall  ; Clock Edge ; Clock Reference              ;
+--------------+------------------------------+-------+-------+------------+------------------------------+
; LCD_DATA[*]  ; clock_divider400Hz:inst6|out ; 6.383 ; 6.468 ; Rise       ; clock_divider400Hz:inst6|out ;
;  LCD_DATA[0] ; clock_divider400Hz:inst6|out ; 7.035 ; 7.106 ; Rise       ; clock_divider400Hz:inst6|out ;
;  LCD_DATA[1] ; clock_divider400Hz:inst6|out ; 6.383 ; 6.468 ; Rise       ; clock_divider400Hz:inst6|out ;
;  LCD_DATA[2] ; clock_divider400Hz:inst6|out ; 6.682 ; 6.542 ; Rise       ; clock_divider400Hz:inst6|out ;
;  LCD_DATA[3] ; clock_divider400Hz:inst6|out ; 6.982 ; 7.101 ; Rise       ; clock_divider400Hz:inst6|out ;
;  LCD_DATA[4] ; clock_divider400Hz:inst6|out ; 8.136 ; 7.989 ; Rise       ; clock_divider400Hz:inst6|out ;
;  LCD_DATA[5] ; clock_divider400Hz:inst6|out ; 8.420 ; 8.259 ; Rise       ; clock_divider400Hz:inst6|out ;
; LCD_EN       ; clock_divider400Hz:inst6|out ; 7.231 ; 7.109 ; Rise       ; clock_divider400Hz:inst6|out ;
; LCD_RS       ; clock_divider400Hz:inst6|out ; 6.465 ; 6.346 ; Rise       ; clock_divider400Hz:inst6|out ;
+--------------+------------------------------+-------+-------+------------+------------------------------+


----------------------------------------------
; Slow 1200mV 85C Model Metastability Report ;
----------------------------------------------
No synchronizer chains to report.


+-----------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                                                 ;
+------------+-----------------+---------------------------------------------------+------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                                        ; Note                                           ;
+------------+-----------------+---------------------------------------------------+------------------------------------------------+
; 628.14 MHz ; 437.64 MHz      ; inst5|altpll_component|auto_generated|pll1|clk[0] ; limit due to minimum period restriction (tmin) ;
; 683.53 MHz ; 437.64 MHz      ; clock_divider400Hz:inst6|out                      ; limit due to minimum period restriction (tmin) ;
+------------+-----------------+---------------------------------------------------+------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+----------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                         ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; clock_divider400Hz:inst6|out                      ; -0.463 ; -1.092        ;
; inst5|altpll_component|auto_generated|pll1|clk[0] ; -0.032 ; -0.032        ;
+---------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                          ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; inst5|altpll_component|auto_generated|pll1|clk[0] ; -0.267 ; -0.267        ;
; clock_divider400Hz:inst6|out                      ; 0.369  ; 0.000         ;
+---------------------------------------------------+--------+---------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                               ;
+---------------------------------------------------+------------+---------------+
; Clock                                             ; Slack      ; End Point TNS ;
+---------------------------------------------------+------------+---------------+
; clock_divider400Hz:inst6|out                      ; -1.285     ; -25.700       ;
; CLOCK_50                                          ; 9.784      ; 0.000         ;
; inst5|altpll_component|auto_generated|pll1|clk[0] ; 124999.709 ; 0.000         ;
+---------------------------------------------------+------------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clock_divider400Hz:inst6|out'                                                                                                                                                ;
+--------+---------------------------------------------+---------------------------------------------+------------------------------+------------------------------+--------------+------------+------------+
; Slack  ; From Node                                   ; To Node                                     ; Launch Clock                 ; Latch Clock                  ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------+---------------------------------------------+------------------------------+------------------------------+--------------+------------+------------+
; -0.463 ; fsm_lcd_parallel:inst|p_state.toggle_e8     ; fsm_lcd_parallel:inst|p_state.write_address ; clock_divider400Hz:inst6|out ; clock_divider400Hz:inst6|out ; 1.000        ; -0.072     ; 1.390      ;
; -0.316 ; fsm_lcd_parallel:inst|p_state.toggle_e10    ; fsm_lcd_parallel:inst|p_state.write_address ; clock_divider400Hz:inst6|out ; clock_divider400Hz:inst6|out ; 1.000        ; -0.072     ; 1.243      ;
; -0.135 ; fsm_lcd_parallel:inst|p_state.toggle_e7     ; fsm_lcd_parallel:inst|p_state.mode_set      ; clock_divider400Hz:inst6|out ; clock_divider400Hz:inst6|out ; 1.000        ; -0.071     ; 1.063      ;
; -0.110 ; fsm_lcd_parallel:inst|p_state.write_address ; fsm_lcd_parallel:inst|p_state.toggle_e9     ; clock_divider400Hz:inst6|out ; clock_divider400Hz:inst6|out ; 1.000        ; -0.071     ; 1.038      ;
; -0.109 ; fsm_lcd_parallel:inst|p_state.mode_set      ; fsm_lcd_parallel:inst|p_state.toggle_e8     ; clock_divider400Hz:inst6|out ; clock_divider400Hz:inst6|out ; 1.000        ; -0.073     ; 1.035      ;
; -0.099 ; fsm_lcd_parallel:inst|p_state.write_char    ; fsm_lcd_parallel:inst|p_state.toggle_e10    ; clock_divider400Hz:inst6|out ; clock_divider400Hz:inst6|out ; 1.000        ; -0.073     ; 1.025      ;
; -0.089 ; fsm_lcd_parallel:inst|p_state.display_clear ; fsm_lcd_parallel:inst|p_state.toggle_e6     ; clock_divider400Hz:inst6|out ; clock_divider400Hz:inst6|out ; 1.000        ; -0.072     ; 1.016      ;
; -0.087 ; fsm_lcd_parallel:inst|p_state.toggle_e5     ; fsm_lcd_parallel:inst|p_state.display_clear ; clock_divider400Hz:inst6|out ; clock_divider400Hz:inst6|out ; 1.000        ; -0.071     ; 1.015      ;
; 0.020  ; fsm_lcd_parallel:inst|p_state.toggle_e1     ; fsm_lcd_parallel:inst|p_state.reset2        ; clock_divider400Hz:inst6|out ; clock_divider400Hz:inst6|out ; 1.000        ; -0.072     ; 0.907      ;
; 0.022  ; fsm_lcd_parallel:inst|p_state.toggle_e9     ; fsm_lcd_parallel:inst|p_state.write_char    ; clock_divider400Hz:inst6|out ; clock_divider400Hz:inst6|out ; 1.000        ; -0.072     ; 0.905      ;
; 0.032  ; fsm_lcd_parallel:inst|p_state.toggle_e4     ; fsm_lcd_parallel:inst|p_state.display_off   ; clock_divider400Hz:inst6|out ; clock_divider400Hz:inst6|out ; 1.000        ; -0.072     ; 0.895      ;
; 0.041  ; fsm_lcd_parallel:inst|p_state.reset2        ; fsm_lcd_parallel:inst|p_state.toggle_e2     ; clock_divider400Hz:inst6|out ; clock_divider400Hz:inst6|out ; 1.000        ; -0.072     ; 0.886      ;
; 0.072  ; fsm_lcd_parallel:inst|p_state.toggle_e6     ; fsm_lcd_parallel:inst|p_state.display_on    ; clock_divider400Hz:inst6|out ; clock_divider400Hz:inst6|out ; 1.000        ; -0.073     ; 0.854      ;
; 0.194  ; fsm_lcd_parallel:inst|p_state.reset1        ; fsm_lcd_parallel:inst|p_state.toggle_e1     ; clock_divider400Hz:inst6|out ; clock_divider400Hz:inst6|out ; 1.000        ; -0.072     ; 0.733      ;
; 0.196  ; fsm_lcd_parallel:inst|p_state.display_on    ; fsm_lcd_parallel:inst|p_state.toggle_e7     ; clock_divider400Hz:inst6|out ; clock_divider400Hz:inst6|out ; 1.000        ; -0.072     ; 0.731      ;
; 0.198  ; fsm_lcd_parallel:inst|p_state.func_set      ; fsm_lcd_parallel:inst|p_state.toggle_e4     ; clock_divider400Hz:inst6|out ; clock_divider400Hz:inst6|out ; 1.000        ; -0.072     ; 0.729      ;
; 0.206  ; fsm_lcd_parallel:inst|p_state.toggle_e3     ; fsm_lcd_parallel:inst|p_state.func_set      ; clock_divider400Hz:inst6|out ; clock_divider400Hz:inst6|out ; 1.000        ; -0.072     ; 0.721      ;
; 0.207  ; fsm_lcd_parallel:inst|p_state.reset3        ; fsm_lcd_parallel:inst|p_state.toggle_e3     ; clock_divider400Hz:inst6|out ; clock_divider400Hz:inst6|out ; 1.000        ; -0.072     ; 0.720      ;
; 0.215  ; fsm_lcd_parallel:inst|p_state.toggle_e2     ; fsm_lcd_parallel:inst|p_state.reset3        ; clock_divider400Hz:inst6|out ; clock_divider400Hz:inst6|out ; 1.000        ; -0.072     ; 0.712      ;
; 0.217  ; fsm_lcd_parallel:inst|p_state.display_off   ; fsm_lcd_parallel:inst|p_state.toggle_e5     ; clock_divider400Hz:inst6|out ; clock_divider400Hz:inst6|out ; 1.000        ; -0.072     ; 0.710      ;
+--------+---------------------------------------------+---------------------------------------------+------------------------------+------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'inst5|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                         ;
+------------+-------------------------------------+-------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack      ; From Node                           ; To Node                             ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+------------+-------------------------------------+-------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; -0.032     ; clock_divider400Hz:inst6|out        ; clock_divider400Hz:inst6|out        ; clock_divider400Hz:inst6|out                      ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.039     ; 0.655      ;
; 0.440      ; clock_divider400Hz:inst6|out        ; clock_divider400Hz:inst6|out        ; clock_divider400Hz:inst6|out                      ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.039     ; 0.683      ;
; 249998.408 ; clock_divider400Hz:inst6|clkr_10[0] ; clock_divider400Hz:inst6|out        ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 250000.000   ; -0.073     ; 1.518      ;
; 249998.423 ; clock_divider400Hz:inst6|clkr_10[2] ; clock_divider400Hz:inst6|out        ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 250000.000   ; -0.073     ; 1.503      ;
; 249998.712 ; clock_divider400Hz:inst6|clkr_10[3] ; clock_divider400Hz:inst6|out        ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 250000.000   ; -0.073     ; 1.214      ;
; 249998.735 ; clock_divider400Hz:inst6|clkr_10[1] ; clock_divider400Hz:inst6|out        ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 250000.000   ; -0.073     ; 1.191      ;
; 249998.742 ; clock_divider400Hz:inst6|clkr_10[0] ; clock_divider400Hz:inst6|clkr_10[1] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 250000.000   ; -0.073     ; 1.184      ;
; 249998.808 ; clock_divider400Hz:inst6|clkr_10[2] ; clock_divider400Hz:inst6|clkr_10[3] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 250000.000   ; -0.073     ; 1.118      ;
; 249998.882 ; clock_divider400Hz:inst6|clkr_10[0] ; clock_divider400Hz:inst6|clkr_10[2] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 250000.000   ; -0.073     ; 1.044      ;
; 249998.891 ; clock_divider400Hz:inst6|clkr_10[1] ; clock_divider400Hz:inst6|clkr_10[2] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 250000.000   ; -0.073     ; 1.035      ;
; 249998.934 ; clock_divider400Hz:inst6|clkr_10[1] ; clock_divider400Hz:inst6|clkr_10[3] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 250000.000   ; -0.073     ; 0.992      ;
; 249998.946 ; clock_divider400Hz:inst6|clkr_10[3] ; clock_divider400Hz:inst6|clkr_10[1] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 250000.000   ; -0.073     ; 0.980      ;
; 249999.034 ; clock_divider400Hz:inst6|clkr_10[0] ; clock_divider400Hz:inst6|clkr_10[3] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 250000.000   ; -0.073     ; 0.892      ;
; 249999.051 ; clock_divider400Hz:inst6|clkr_10[2] ; clock_divider400Hz:inst6|clkr_10[1] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 250000.000   ; -0.073     ; 0.875      ;
; 249999.059 ; clock_divider400Hz:inst6|clkr_10[3] ; clock_divider400Hz:inst6|clkr_10[2] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 250000.000   ; -0.073     ; 0.867      ;
; 249999.243 ; clock_divider400Hz:inst6|clkr_10[0] ; clock_divider400Hz:inst6|clkr_10[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 250000.000   ; -0.073     ; 0.683      ;
; 249999.243 ; clock_divider400Hz:inst6|clkr_10[1] ; clock_divider400Hz:inst6|clkr_10[1] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 250000.000   ; -0.073     ; 0.683      ;
; 249999.243 ; clock_divider400Hz:inst6|clkr_10[3] ; clock_divider400Hz:inst6|clkr_10[3] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 250000.000   ; -0.073     ; 0.683      ;
; 249999.243 ; clock_divider400Hz:inst6|clkr_10[2] ; clock_divider400Hz:inst6|clkr_10[2] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 250000.000   ; -0.073     ; 0.683      ;
+------------+-------------------------------------+-------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'inst5|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                      ;
+--------+-------------------------------------+-------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                           ; To Node                             ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------+-------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; -0.267 ; clock_divider400Hz:inst6|out        ; clock_divider400Hz:inst6|out        ; clock_divider400Hz:inst6|out                      ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.395      ; 0.612      ;
; 0.218  ; clock_divider400Hz:inst6|out        ; clock_divider400Hz:inst6|out        ; clock_divider400Hz:inst6|out                      ; inst5|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.395      ; 0.597      ;
; 0.333  ; clock_divider400Hz:inst6|clkr_10[2] ; clock_divider400Hz:inst6|clkr_10[2] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.333  ; clock_divider400Hz:inst6|clkr_10[1] ; clock_divider400Hz:inst6|clkr_10[1] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.333  ; clock_divider400Hz:inst6|clkr_10[3] ; clock_divider400Hz:inst6|clkr_10[3] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.344  ; clock_divider400Hz:inst6|clkr_10[0] ; clock_divider400Hz:inst6|clkr_10[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.608      ;
; 0.538  ; clock_divider400Hz:inst6|clkr_10[2] ; clock_divider400Hz:inst6|clkr_10[1] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.802      ;
; 0.552  ; clock_divider400Hz:inst6|clkr_10[3] ; clock_divider400Hz:inst6|clkr_10[2] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.816      ;
; 0.555  ; clock_divider400Hz:inst6|clkr_10[0] ; clock_divider400Hz:inst6|clkr_10[3] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.819      ;
; 0.578  ; clock_divider400Hz:inst6|clkr_10[1] ; clock_divider400Hz:inst6|clkr_10[2] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.842      ;
; 0.579  ; clock_divider400Hz:inst6|clkr_10[1] ; clock_divider400Hz:inst6|clkr_10[3] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.843      ;
; 0.582  ; clock_divider400Hz:inst6|clkr_10[3] ; clock_divider400Hz:inst6|clkr_10[1] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.846      ;
; 0.583  ; clock_divider400Hz:inst6|clkr_10[0] ; clock_divider400Hz:inst6|clkr_10[2] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.847      ;
; 0.741  ; clock_divider400Hz:inst6|clkr_10[2] ; clock_divider400Hz:inst6|clkr_10[3] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.005      ;
; 0.765  ; clock_divider400Hz:inst6|clkr_10[0] ; clock_divider400Hz:inst6|clkr_10[1] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.029      ;
; 0.788  ; clock_divider400Hz:inst6|clkr_10[1] ; clock_divider400Hz:inst6|out        ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.052      ;
; 0.848  ; clock_divider400Hz:inst6|clkr_10[3] ; clock_divider400Hz:inst6|out        ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.112      ;
; 1.093  ; clock_divider400Hz:inst6|clkr_10[2] ; clock_divider400Hz:inst6|out        ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.357      ;
; 1.118  ; clock_divider400Hz:inst6|clkr_10[0] ; clock_divider400Hz:inst6|out        ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.382      ;
+--------+-------------------------------------+-------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clock_divider400Hz:inst6|out'                                                                                                                                                ;
+-------+---------------------------------------------+---------------------------------------------+------------------------------+------------------------------+--------------+------------+------------+
; Slack ; From Node                                   ; To Node                                     ; Launch Clock                 ; Latch Clock                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------+---------------------------------------------+------------------------------+------------------------------+--------------+------------+------------+
; 0.369 ; fsm_lcd_parallel:inst|p_state.reset1        ; fsm_lcd_parallel:inst|p_state.toggle_e1     ; clock_divider400Hz:inst6|out ; clock_divider400Hz:inst6|out ; 0.000        ; 0.072      ; 0.632      ;
; 0.375 ; fsm_lcd_parallel:inst|p_state.display_off   ; fsm_lcd_parallel:inst|p_state.toggle_e5     ; clock_divider400Hz:inst6|out ; clock_divider400Hz:inst6|out ; 0.000        ; 0.072      ; 0.638      ;
; 0.378 ; fsm_lcd_parallel:inst|p_state.toggle_e2     ; fsm_lcd_parallel:inst|p_state.reset3        ; clock_divider400Hz:inst6|out ; clock_divider400Hz:inst6|out ; 0.000        ; 0.072      ; 0.641      ;
; 0.383 ; fsm_lcd_parallel:inst|p_state.reset3        ; fsm_lcd_parallel:inst|p_state.toggle_e3     ; clock_divider400Hz:inst6|out ; clock_divider400Hz:inst6|out ; 0.000        ; 0.072      ; 0.646      ;
; 0.385 ; fsm_lcd_parallel:inst|p_state.toggle_e3     ; fsm_lcd_parallel:inst|p_state.func_set      ; clock_divider400Hz:inst6|out ; clock_divider400Hz:inst6|out ; 0.000        ; 0.072      ; 0.648      ;
; 0.392 ; fsm_lcd_parallel:inst|p_state.display_on    ; fsm_lcd_parallel:inst|p_state.toggle_e7     ; clock_divider400Hz:inst6|out ; clock_divider400Hz:inst6|out ; 0.000        ; 0.072      ; 0.655      ;
; 0.395 ; fsm_lcd_parallel:inst|p_state.func_set      ; fsm_lcd_parallel:inst|p_state.toggle_e4     ; clock_divider400Hz:inst6|out ; clock_divider400Hz:inst6|out ; 0.000        ; 0.072      ; 0.658      ;
; 0.531 ; fsm_lcd_parallel:inst|p_state.reset2        ; fsm_lcd_parallel:inst|p_state.toggle_e2     ; clock_divider400Hz:inst6|out ; clock_divider400Hz:inst6|out ; 0.000        ; 0.072      ; 0.794      ;
; 0.534 ; fsm_lcd_parallel:inst|p_state.toggle_e4     ; fsm_lcd_parallel:inst|p_state.display_off   ; clock_divider400Hz:inst6|out ; clock_divider400Hz:inst6|out ; 0.000        ; 0.072      ; 0.797      ;
; 0.540 ; fsm_lcd_parallel:inst|p_state.toggle_e6     ; fsm_lcd_parallel:inst|p_state.display_on    ; clock_divider400Hz:inst6|out ; clock_divider400Hz:inst6|out ; 0.000        ; 0.071      ; 0.802      ;
; 0.549 ; fsm_lcd_parallel:inst|p_state.toggle_e9     ; fsm_lcd_parallel:inst|p_state.write_char    ; clock_divider400Hz:inst6|out ; clock_divider400Hz:inst6|out ; 0.000        ; 0.072      ; 0.812      ;
; 0.551 ; fsm_lcd_parallel:inst|p_state.toggle_e1     ; fsm_lcd_parallel:inst|p_state.reset2        ; clock_divider400Hz:inst6|out ; clock_divider400Hz:inst6|out ; 0.000        ; 0.072      ; 0.814      ;
; 0.693 ; fsm_lcd_parallel:inst|p_state.toggle_e5     ; fsm_lcd_parallel:inst|p_state.display_clear ; clock_divider400Hz:inst6|out ; clock_divider400Hz:inst6|out ; 0.000        ; 0.073      ; 0.957      ;
; 0.699 ; fsm_lcd_parallel:inst|p_state.write_char    ; fsm_lcd_parallel:inst|p_state.toggle_e10    ; clock_divider400Hz:inst6|out ; clock_divider400Hz:inst6|out ; 0.000        ; 0.071      ; 0.961      ;
; 0.703 ; fsm_lcd_parallel:inst|p_state.display_clear ; fsm_lcd_parallel:inst|p_state.toggle_e6     ; clock_divider400Hz:inst6|out ; clock_divider400Hz:inst6|out ; 0.000        ; 0.072      ; 0.966      ;
; 0.710 ; fsm_lcd_parallel:inst|p_state.write_address ; fsm_lcd_parallel:inst|p_state.toggle_e9     ; clock_divider400Hz:inst6|out ; clock_divider400Hz:inst6|out ; 0.000        ; 0.073      ; 0.974      ;
; 0.712 ; fsm_lcd_parallel:inst|p_state.mode_set      ; fsm_lcd_parallel:inst|p_state.toggle_e8     ; clock_divider400Hz:inst6|out ; clock_divider400Hz:inst6|out ; 0.000        ; 0.071      ; 0.974      ;
; 0.750 ; fsm_lcd_parallel:inst|p_state.toggle_e7     ; fsm_lcd_parallel:inst|p_state.mode_set      ; clock_divider400Hz:inst6|out ; clock_divider400Hz:inst6|out ; 0.000        ; 0.073      ; 1.014      ;
; 0.889 ; fsm_lcd_parallel:inst|p_state.toggle_e10    ; fsm_lcd_parallel:inst|p_state.write_address ; clock_divider400Hz:inst6|out ; clock_divider400Hz:inst6|out ; 0.000        ; 0.072      ; 1.152      ;
; 1.003 ; fsm_lcd_parallel:inst|p_state.toggle_e8     ; fsm_lcd_parallel:inst|p_state.write_address ; clock_divider400Hz:inst6|out ; clock_divider400Hz:inst6|out ; 0.000        ; 0.072      ; 1.266      ;
+-------+---------------------------------------------+---------------------------------------------+------------------------------+------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'clock_divider400Hz:inst6|out'                                                                            ;
+--------+--------------+----------------+------------------+------------------------------+------------+---------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                        ; Clock Edge ; Target                                      ;
+--------+--------------+----------------+------------------+------------------------------+------------+---------------------------------------------+
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_divider400Hz:inst6|out ; Rise       ; fsm_lcd_parallel:inst|p_state.display_clear ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_divider400Hz:inst6|out ; Rise       ; fsm_lcd_parallel:inst|p_state.display_off   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_divider400Hz:inst6|out ; Rise       ; fsm_lcd_parallel:inst|p_state.display_on    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_divider400Hz:inst6|out ; Rise       ; fsm_lcd_parallel:inst|p_state.func_set      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_divider400Hz:inst6|out ; Rise       ; fsm_lcd_parallel:inst|p_state.mode_set      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_divider400Hz:inst6|out ; Rise       ; fsm_lcd_parallel:inst|p_state.reset1        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_divider400Hz:inst6|out ; Rise       ; fsm_lcd_parallel:inst|p_state.reset2        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_divider400Hz:inst6|out ; Rise       ; fsm_lcd_parallel:inst|p_state.reset3        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_divider400Hz:inst6|out ; Rise       ; fsm_lcd_parallel:inst|p_state.toggle_e1     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_divider400Hz:inst6|out ; Rise       ; fsm_lcd_parallel:inst|p_state.toggle_e10    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_divider400Hz:inst6|out ; Rise       ; fsm_lcd_parallel:inst|p_state.toggle_e2     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_divider400Hz:inst6|out ; Rise       ; fsm_lcd_parallel:inst|p_state.toggle_e3     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_divider400Hz:inst6|out ; Rise       ; fsm_lcd_parallel:inst|p_state.toggle_e4     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_divider400Hz:inst6|out ; Rise       ; fsm_lcd_parallel:inst|p_state.toggle_e5     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_divider400Hz:inst6|out ; Rise       ; fsm_lcd_parallel:inst|p_state.toggle_e6     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_divider400Hz:inst6|out ; Rise       ; fsm_lcd_parallel:inst|p_state.toggle_e7     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_divider400Hz:inst6|out ; Rise       ; fsm_lcd_parallel:inst|p_state.toggle_e8     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_divider400Hz:inst6|out ; Rise       ; fsm_lcd_parallel:inst|p_state.toggle_e9     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_divider400Hz:inst6|out ; Rise       ; fsm_lcd_parallel:inst|p_state.write_address ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_divider400Hz:inst6|out ; Rise       ; fsm_lcd_parallel:inst|p_state.write_char    ;
; 0.226  ; 0.444        ; 0.218          ; High Pulse Width ; clock_divider400Hz:inst6|out ; Rise       ; fsm_lcd_parallel:inst|p_state.display_clear ;
; 0.226  ; 0.444        ; 0.218          ; High Pulse Width ; clock_divider400Hz:inst6|out ; Rise       ; fsm_lcd_parallel:inst|p_state.display_off   ;
; 0.226  ; 0.444        ; 0.218          ; High Pulse Width ; clock_divider400Hz:inst6|out ; Rise       ; fsm_lcd_parallel:inst|p_state.display_on    ;
; 0.226  ; 0.444        ; 0.218          ; High Pulse Width ; clock_divider400Hz:inst6|out ; Rise       ; fsm_lcd_parallel:inst|p_state.func_set      ;
; 0.226  ; 0.444        ; 0.218          ; High Pulse Width ; clock_divider400Hz:inst6|out ; Rise       ; fsm_lcd_parallel:inst|p_state.mode_set      ;
; 0.226  ; 0.444        ; 0.218          ; High Pulse Width ; clock_divider400Hz:inst6|out ; Rise       ; fsm_lcd_parallel:inst|p_state.reset1        ;
; 0.226  ; 0.444        ; 0.218          ; High Pulse Width ; clock_divider400Hz:inst6|out ; Rise       ; fsm_lcd_parallel:inst|p_state.reset2        ;
; 0.226  ; 0.444        ; 0.218          ; High Pulse Width ; clock_divider400Hz:inst6|out ; Rise       ; fsm_lcd_parallel:inst|p_state.reset3        ;
; 0.226  ; 0.444        ; 0.218          ; High Pulse Width ; clock_divider400Hz:inst6|out ; Rise       ; fsm_lcd_parallel:inst|p_state.toggle_e1     ;
; 0.226  ; 0.444        ; 0.218          ; High Pulse Width ; clock_divider400Hz:inst6|out ; Rise       ; fsm_lcd_parallel:inst|p_state.toggle_e10    ;
; 0.226  ; 0.444        ; 0.218          ; High Pulse Width ; clock_divider400Hz:inst6|out ; Rise       ; fsm_lcd_parallel:inst|p_state.toggle_e2     ;
; 0.226  ; 0.444        ; 0.218          ; High Pulse Width ; clock_divider400Hz:inst6|out ; Rise       ; fsm_lcd_parallel:inst|p_state.toggle_e3     ;
; 0.226  ; 0.444        ; 0.218          ; High Pulse Width ; clock_divider400Hz:inst6|out ; Rise       ; fsm_lcd_parallel:inst|p_state.toggle_e4     ;
; 0.226  ; 0.444        ; 0.218          ; High Pulse Width ; clock_divider400Hz:inst6|out ; Rise       ; fsm_lcd_parallel:inst|p_state.toggle_e5     ;
; 0.226  ; 0.444        ; 0.218          ; High Pulse Width ; clock_divider400Hz:inst6|out ; Rise       ; fsm_lcd_parallel:inst|p_state.toggle_e6     ;
; 0.226  ; 0.444        ; 0.218          ; High Pulse Width ; clock_divider400Hz:inst6|out ; Rise       ; fsm_lcd_parallel:inst|p_state.toggle_e7     ;
; 0.226  ; 0.444        ; 0.218          ; High Pulse Width ; clock_divider400Hz:inst6|out ; Rise       ; fsm_lcd_parallel:inst|p_state.toggle_e8     ;
; 0.226  ; 0.444        ; 0.218          ; High Pulse Width ; clock_divider400Hz:inst6|out ; Rise       ; fsm_lcd_parallel:inst|p_state.toggle_e9     ;
; 0.226  ; 0.444        ; 0.218          ; High Pulse Width ; clock_divider400Hz:inst6|out ; Rise       ; fsm_lcd_parallel:inst|p_state.write_address ;
; 0.226  ; 0.444        ; 0.218          ; High Pulse Width ; clock_divider400Hz:inst6|out ; Rise       ; fsm_lcd_parallel:inst|p_state.write_char    ;
; 0.367  ; 0.553        ; 0.186          ; Low Pulse Width  ; clock_divider400Hz:inst6|out ; Rise       ; fsm_lcd_parallel:inst|p_state.display_off   ;
; 0.367  ; 0.553        ; 0.186          ; Low Pulse Width  ; clock_divider400Hz:inst6|out ; Rise       ; fsm_lcd_parallel:inst|p_state.display_on    ;
; 0.367  ; 0.553        ; 0.186          ; Low Pulse Width  ; clock_divider400Hz:inst6|out ; Rise       ; fsm_lcd_parallel:inst|p_state.func_set      ;
; 0.367  ; 0.553        ; 0.186          ; Low Pulse Width  ; clock_divider400Hz:inst6|out ; Rise       ; fsm_lcd_parallel:inst|p_state.reset1        ;
; 0.367  ; 0.553        ; 0.186          ; Low Pulse Width  ; clock_divider400Hz:inst6|out ; Rise       ; fsm_lcd_parallel:inst|p_state.reset2        ;
; 0.367  ; 0.553        ; 0.186          ; Low Pulse Width  ; clock_divider400Hz:inst6|out ; Rise       ; fsm_lcd_parallel:inst|p_state.reset3        ;
; 0.367  ; 0.553        ; 0.186          ; Low Pulse Width  ; clock_divider400Hz:inst6|out ; Rise       ; fsm_lcd_parallel:inst|p_state.toggle_e1     ;
; 0.367  ; 0.553        ; 0.186          ; Low Pulse Width  ; clock_divider400Hz:inst6|out ; Rise       ; fsm_lcd_parallel:inst|p_state.toggle_e10    ;
; 0.367  ; 0.553        ; 0.186          ; Low Pulse Width  ; clock_divider400Hz:inst6|out ; Rise       ; fsm_lcd_parallel:inst|p_state.toggle_e2     ;
; 0.367  ; 0.553        ; 0.186          ; Low Pulse Width  ; clock_divider400Hz:inst6|out ; Rise       ; fsm_lcd_parallel:inst|p_state.toggle_e3     ;
; 0.367  ; 0.553        ; 0.186          ; Low Pulse Width  ; clock_divider400Hz:inst6|out ; Rise       ; fsm_lcd_parallel:inst|p_state.toggle_e4     ;
; 0.367  ; 0.553        ; 0.186          ; Low Pulse Width  ; clock_divider400Hz:inst6|out ; Rise       ; fsm_lcd_parallel:inst|p_state.toggle_e5     ;
; 0.367  ; 0.553        ; 0.186          ; Low Pulse Width  ; clock_divider400Hz:inst6|out ; Rise       ; fsm_lcd_parallel:inst|p_state.toggle_e7     ;
; 0.367  ; 0.553        ; 0.186          ; Low Pulse Width  ; clock_divider400Hz:inst6|out ; Rise       ; fsm_lcd_parallel:inst|p_state.toggle_e8     ;
; 0.367  ; 0.553        ; 0.186          ; Low Pulse Width  ; clock_divider400Hz:inst6|out ; Rise       ; fsm_lcd_parallel:inst|p_state.write_address ;
; 0.368  ; 0.554        ; 0.186          ; Low Pulse Width  ; clock_divider400Hz:inst6|out ; Rise       ; fsm_lcd_parallel:inst|p_state.display_clear ;
; 0.368  ; 0.554        ; 0.186          ; Low Pulse Width  ; clock_divider400Hz:inst6|out ; Rise       ; fsm_lcd_parallel:inst|p_state.mode_set      ;
; 0.368  ; 0.554        ; 0.186          ; Low Pulse Width  ; clock_divider400Hz:inst6|out ; Rise       ; fsm_lcd_parallel:inst|p_state.toggle_e6     ;
; 0.368  ; 0.554        ; 0.186          ; Low Pulse Width  ; clock_divider400Hz:inst6|out ; Rise       ; fsm_lcd_parallel:inst|p_state.toggle_e9     ;
; 0.368  ; 0.554        ; 0.186          ; Low Pulse Width  ; clock_divider400Hz:inst6|out ; Rise       ; fsm_lcd_parallel:inst|p_state.write_char    ;
; 0.484  ; 0.484        ; 0.000          ; High Pulse Width ; clock_divider400Hz:inst6|out ; Rise       ; inst|p_state.display_clear|clk              ;
; 0.484  ; 0.484        ; 0.000          ; High Pulse Width ; clock_divider400Hz:inst6|out ; Rise       ; inst|p_state.display_off|clk                ;
; 0.484  ; 0.484        ; 0.000          ; High Pulse Width ; clock_divider400Hz:inst6|out ; Rise       ; inst|p_state.display_on|clk                 ;
; 0.484  ; 0.484        ; 0.000          ; High Pulse Width ; clock_divider400Hz:inst6|out ; Rise       ; inst|p_state.func_set|clk                   ;
; 0.484  ; 0.484        ; 0.000          ; High Pulse Width ; clock_divider400Hz:inst6|out ; Rise       ; inst|p_state.mode_set|clk                   ;
; 0.484  ; 0.484        ; 0.000          ; High Pulse Width ; clock_divider400Hz:inst6|out ; Rise       ; inst|p_state.reset1|clk                     ;
; 0.484  ; 0.484        ; 0.000          ; High Pulse Width ; clock_divider400Hz:inst6|out ; Rise       ; inst|p_state.reset2|clk                     ;
; 0.484  ; 0.484        ; 0.000          ; High Pulse Width ; clock_divider400Hz:inst6|out ; Rise       ; inst|p_state.reset3|clk                     ;
; 0.484  ; 0.484        ; 0.000          ; High Pulse Width ; clock_divider400Hz:inst6|out ; Rise       ; inst|p_state.toggle_e10|clk                 ;
; 0.484  ; 0.484        ; 0.000          ; High Pulse Width ; clock_divider400Hz:inst6|out ; Rise       ; inst|p_state.toggle_e1|clk                  ;
; 0.484  ; 0.484        ; 0.000          ; High Pulse Width ; clock_divider400Hz:inst6|out ; Rise       ; inst|p_state.toggle_e2|clk                  ;
; 0.484  ; 0.484        ; 0.000          ; High Pulse Width ; clock_divider400Hz:inst6|out ; Rise       ; inst|p_state.toggle_e3|clk                  ;
; 0.484  ; 0.484        ; 0.000          ; High Pulse Width ; clock_divider400Hz:inst6|out ; Rise       ; inst|p_state.toggle_e4|clk                  ;
; 0.484  ; 0.484        ; 0.000          ; High Pulse Width ; clock_divider400Hz:inst6|out ; Rise       ; inst|p_state.toggle_e5|clk                  ;
; 0.484  ; 0.484        ; 0.000          ; High Pulse Width ; clock_divider400Hz:inst6|out ; Rise       ; inst|p_state.toggle_e6|clk                  ;
; 0.484  ; 0.484        ; 0.000          ; High Pulse Width ; clock_divider400Hz:inst6|out ; Rise       ; inst|p_state.toggle_e7|clk                  ;
; 0.484  ; 0.484        ; 0.000          ; High Pulse Width ; clock_divider400Hz:inst6|out ; Rise       ; inst|p_state.toggle_e8|clk                  ;
; 0.484  ; 0.484        ; 0.000          ; High Pulse Width ; clock_divider400Hz:inst6|out ; Rise       ; inst|p_state.toggle_e9|clk                  ;
; 0.484  ; 0.484        ; 0.000          ; High Pulse Width ; clock_divider400Hz:inst6|out ; Rise       ; inst|p_state.write_address|clk              ;
; 0.484  ; 0.484        ; 0.000          ; High Pulse Width ; clock_divider400Hz:inst6|out ; Rise       ; inst|p_state.write_char|clk                 ;
; 0.494  ; 0.494        ; 0.000          ; High Pulse Width ; clock_divider400Hz:inst6|out ; Rise       ; inst6|out~clkctrl|inclk[0]                  ;
; 0.494  ; 0.494        ; 0.000          ; High Pulse Width ; clock_divider400Hz:inst6|out ; Rise       ; inst6|out~clkctrl|outclk                    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_divider400Hz:inst6|out ; Rise       ; inst6|out|q                                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_divider400Hz:inst6|out ; Rise       ; inst6|out|q                                 ;
; 0.506  ; 0.506        ; 0.000          ; Low Pulse Width  ; clock_divider400Hz:inst6|out ; Rise       ; inst6|out~clkctrl|inclk[0]                  ;
; 0.506  ; 0.506        ; 0.000          ; Low Pulse Width  ; clock_divider400Hz:inst6|out ; Rise       ; inst6|out~clkctrl|outclk                    ;
; 0.515  ; 0.515        ; 0.000          ; Low Pulse Width  ; clock_divider400Hz:inst6|out ; Rise       ; inst|p_state.display_off|clk                ;
; 0.515  ; 0.515        ; 0.000          ; Low Pulse Width  ; clock_divider400Hz:inst6|out ; Rise       ; inst|p_state.display_on|clk                 ;
; 0.515  ; 0.515        ; 0.000          ; Low Pulse Width  ; clock_divider400Hz:inst6|out ; Rise       ; inst|p_state.func_set|clk                   ;
; 0.515  ; 0.515        ; 0.000          ; Low Pulse Width  ; clock_divider400Hz:inst6|out ; Rise       ; inst|p_state.reset1|clk                     ;
; 0.515  ; 0.515        ; 0.000          ; Low Pulse Width  ; clock_divider400Hz:inst6|out ; Rise       ; inst|p_state.reset2|clk                     ;
; 0.515  ; 0.515        ; 0.000          ; Low Pulse Width  ; clock_divider400Hz:inst6|out ; Rise       ; inst|p_state.reset3|clk                     ;
; 0.515  ; 0.515        ; 0.000          ; Low Pulse Width  ; clock_divider400Hz:inst6|out ; Rise       ; inst|p_state.toggle_e10|clk                 ;
; 0.515  ; 0.515        ; 0.000          ; Low Pulse Width  ; clock_divider400Hz:inst6|out ; Rise       ; inst|p_state.toggle_e1|clk                  ;
; 0.515  ; 0.515        ; 0.000          ; Low Pulse Width  ; clock_divider400Hz:inst6|out ; Rise       ; inst|p_state.toggle_e2|clk                  ;
; 0.515  ; 0.515        ; 0.000          ; Low Pulse Width  ; clock_divider400Hz:inst6|out ; Rise       ; inst|p_state.toggle_e3|clk                  ;
; 0.515  ; 0.515        ; 0.000          ; Low Pulse Width  ; clock_divider400Hz:inst6|out ; Rise       ; inst|p_state.toggle_e4|clk                  ;
; 0.515  ; 0.515        ; 0.000          ; Low Pulse Width  ; clock_divider400Hz:inst6|out ; Rise       ; inst|p_state.toggle_e5|clk                  ;
; 0.515  ; 0.515        ; 0.000          ; Low Pulse Width  ; clock_divider400Hz:inst6|out ; Rise       ; inst|p_state.toggle_e7|clk                  ;
; 0.515  ; 0.515        ; 0.000          ; Low Pulse Width  ; clock_divider400Hz:inst6|out ; Rise       ; inst|p_state.toggle_e8|clk                  ;
+--------+--------------+----------------+------------------+------------------------------+------------+---------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'                                                                                            ;
+--------+--------------+----------------+------------------+----------+------------+-------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                      ;
+--------+--------------+----------------+------------------+----------+------------+-------------------------------------------------------------+
; 9.784  ; 9.784        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; inst5|altpll_component|auto_generated|pll1|clk[0]           ;
; 9.784  ; 9.784        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; inst5|altpll_component|auto_generated|pll1|observablevcoout ;
; 9.811  ; 9.811        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~input|o                                            ;
; 9.826  ; 9.826        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; inst5|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~input|i                                            ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~input|i                                            ;
; 10.173 ; 10.173       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; inst5|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.189 ; 10.189       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~input|o                                            ;
; 10.216 ; 10.216       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; inst5|altpll_component|auto_generated|pll1|clk[0]           ;
; 10.216 ; 10.216       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; inst5|altpll_component|auto_generated|pll1|observablevcoout ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; CLOCK_50 ; Rise       ; CLOCK_50                                                    ;
+--------+--------------+----------------+------------------+----------+------------+-------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'inst5|altpll_component|auto_generated|pll1|clk[0]'                                                                                                            ;
+------------+--------------+----------------+------------------+---------------------------------------------------+------------+-------------------------------------------------------------------------+
; Slack      ; Actual Width ; Required Width ; Type             ; Clock                                             ; Clock Edge ; Target                                                                  ;
+------------+--------------+----------------+------------------+---------------------------------------------------+------------+-------------------------------------------------------------------------+
; 124999.709 ; 124999.927   ; 0.218          ; High Pulse Width ; inst5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clock_divider400Hz:inst6|clkr_10[0]                                     ;
; 124999.709 ; 124999.927   ; 0.218          ; High Pulse Width ; inst5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clock_divider400Hz:inst6|clkr_10[1]                                     ;
; 124999.709 ; 124999.927   ; 0.218          ; High Pulse Width ; inst5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clock_divider400Hz:inst6|clkr_10[2]                                     ;
; 124999.709 ; 124999.927   ; 0.218          ; High Pulse Width ; inst5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clock_divider400Hz:inst6|clkr_10[3]                                     ;
; 124999.709 ; 124999.927   ; 0.218          ; High Pulse Width ; inst5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clock_divider400Hz:inst6|out                                            ;
; 124999.884 ; 125000.070   ; 0.186          ; Low Pulse Width  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clock_divider400Hz:inst6|clkr_10[0]                                     ;
; 124999.884 ; 125000.070   ; 0.186          ; Low Pulse Width  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clock_divider400Hz:inst6|clkr_10[1]                                     ;
; 124999.884 ; 125000.070   ; 0.186          ; Low Pulse Width  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clock_divider400Hz:inst6|clkr_10[2]                                     ;
; 124999.884 ; 125000.070   ; 0.186          ; Low Pulse Width  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clock_divider400Hz:inst6|clkr_10[3]                                     ;
; 124999.884 ; 125000.070   ; 0.186          ; Low Pulse Width  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clock_divider400Hz:inst6|out                                            ;
; 124999.967 ; 124999.967   ; 0.000          ; High Pulse Width ; inst5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst6|clkr_10[0]|clk                                                    ;
; 124999.967 ; 124999.967   ; 0.000          ; High Pulse Width ; inst5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst6|clkr_10[1]|clk                                                    ;
; 124999.967 ; 124999.967   ; 0.000          ; High Pulse Width ; inst5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst6|clkr_10[2]|clk                                                    ;
; 124999.967 ; 124999.967   ; 0.000          ; High Pulse Width ; inst5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst6|clkr_10[3]|clk                                                    ;
; 124999.967 ; 124999.967   ; 0.000          ; High Pulse Width ; inst5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst6|out|clk                                                           ;
; 124999.973 ; 124999.973   ; 0.000          ; High Pulse Width ; inst5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst5|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|inclk[0] ;
; 124999.973 ; 124999.973   ; 0.000          ; High Pulse Width ; inst5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst5|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|outclk   ;
; 125000.026 ; 125000.026   ; 0.000          ; Low Pulse Width  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst5|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|inclk[0] ;
; 125000.026 ; 125000.026   ; 0.000          ; Low Pulse Width  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst5|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|outclk   ;
; 125000.032 ; 125000.032   ; 0.000          ; Low Pulse Width  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst6|clkr_10[0]|clk                                                    ;
; 125000.032 ; 125000.032   ; 0.000          ; Low Pulse Width  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst6|clkr_10[1]|clk                                                    ;
; 125000.032 ; 125000.032   ; 0.000          ; Low Pulse Width  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst6|clkr_10[2]|clk                                                    ;
; 125000.032 ; 125000.032   ; 0.000          ; Low Pulse Width  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst6|clkr_10[3]|clk                                                    ;
; 125000.032 ; 125000.032   ; 0.000          ; Low Pulse Width  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst6|out|clk                                                           ;
; 249997.715 ; 250000.000   ; 2.285          ; Min Period       ; inst5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clock_divider400Hz:inst6|clkr_10[0]                                     ;
; 249997.715 ; 250000.000   ; 2.285          ; Min Period       ; inst5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clock_divider400Hz:inst6|clkr_10[1]                                     ;
; 249997.715 ; 250000.000   ; 2.285          ; Min Period       ; inst5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clock_divider400Hz:inst6|clkr_10[2]                                     ;
; 249997.715 ; 250000.000   ; 2.285          ; Min Period       ; inst5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clock_divider400Hz:inst6|clkr_10[3]                                     ;
; 249997.715 ; 250000.000   ; 2.285          ; Min Period       ; inst5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clock_divider400Hz:inst6|out                                            ;
+------------+--------------+----------------+------------------+---------------------------------------------------+------------+-------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                   ;
+--------------+------------------------------+-------+-------+------------+------------------------------+
; Data Port    ; Clock Port                   ; Rise  ; Fall  ; Clock Edge ; Clock Reference              ;
+--------------+------------------------------+-------+-------+------------+------------------------------+
; LCD_DATA[*]  ; clock_divider400Hz:inst6|out ; 8.947 ; 8.745 ; Rise       ; clock_divider400Hz:inst6|out ;
;  LCD_DATA[0] ; clock_divider400Hz:inst6|out ; 7.317 ; 7.429 ; Rise       ; clock_divider400Hz:inst6|out ;
;  LCD_DATA[1] ; clock_divider400Hz:inst6|out ; 6.419 ; 6.564 ; Rise       ; clock_divider400Hz:inst6|out ;
;  LCD_DATA[2] ; clock_divider400Hz:inst6|out ; 7.452 ; 7.212 ; Rise       ; clock_divider400Hz:inst6|out ;
;  LCD_DATA[3] ; clock_divider400Hz:inst6|out ; 7.734 ; 7.865 ; Rise       ; clock_divider400Hz:inst6|out ;
;  LCD_DATA[4] ; clock_divider400Hz:inst6|out ; 8.665 ; 8.495 ; Rise       ; clock_divider400Hz:inst6|out ;
;  LCD_DATA[5] ; clock_divider400Hz:inst6|out ; 8.947 ; 8.745 ; Rise       ; clock_divider400Hz:inst6|out ;
; LCD_EN       ; clock_divider400Hz:inst6|out ; 8.562 ; 8.344 ; Rise       ; clock_divider400Hz:inst6|out ;
; LCD_RS       ; clock_divider400Hz:inst6|out ; 6.525 ; 6.389 ; Rise       ; clock_divider400Hz:inst6|out ;
+--------------+------------------------------+-------+-------+------------+------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                           ;
+--------------+------------------------------+-------+-------+------------+------------------------------+
; Data Port    ; Clock Port                   ; Rise  ; Fall  ; Clock Edge ; Clock Reference              ;
+--------------+------------------------------+-------+-------+------------+------------------------------+
; LCD_DATA[*]  ; clock_divider400Hz:inst6|out ; 5.959 ; 6.063 ; Rise       ; clock_divider400Hz:inst6|out ;
;  LCD_DATA[0] ; clock_divider400Hz:inst6|out ; 6.563 ; 6.656 ; Rise       ; clock_divider400Hz:inst6|out ;
;  LCD_DATA[1] ; clock_divider400Hz:inst6|out ; 5.959 ; 6.063 ; Rise       ; clock_divider400Hz:inst6|out ;
;  LCD_DATA[2] ; clock_divider400Hz:inst6|out ; 6.277 ; 6.096 ; Rise       ; clock_divider400Hz:inst6|out ;
;  LCD_DATA[3] ; clock_divider400Hz:inst6|out ; 6.514 ; 6.651 ; Rise       ; clock_divider400Hz:inst6|out ;
;  LCD_DATA[4] ; clock_divider400Hz:inst6|out ; 7.605 ; 7.455 ; Rise       ; clock_divider400Hz:inst6|out ;
;  LCD_DATA[5] ; clock_divider400Hz:inst6|out ; 7.876 ; 7.695 ; Rise       ; clock_divider400Hz:inst6|out ;
; LCD_EN       ; clock_divider400Hz:inst6|out ; 6.794 ; 6.592 ; Rise       ; clock_divider400Hz:inst6|out ;
; LCD_RS       ; clock_divider400Hz:inst6|out ; 6.063 ; 5.923 ; Rise       ; clock_divider400Hz:inst6|out ;
+--------------+------------------------------+-------+-------+------------+------------------------------+


---------------------------------------------
; Slow 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+----------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                         ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; inst5|altpll_component|auto_generated|pll1|clk[0] ; -0.049 ; -0.049        ;
; clock_divider400Hz:inst6|out                      ; 0.239  ; 0.000         ;
+---------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                          ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; inst5|altpll_component|auto_generated|pll1|clk[0] ; -0.001 ; -0.001        ;
; clock_divider400Hz:inst6|out                      ; 0.168  ; 0.000         ;
+---------------------------------------------------+--------+---------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                               ;
+---------------------------------------------------+------------+---------------+
; Clock                                             ; Slack      ; End Point TNS ;
+---------------------------------------------------+------------+---------------+
; clock_divider400Hz:inst6|out                      ; -1.000     ; -20.000       ;
; CLOCK_50                                          ; 9.401      ; 0.000         ;
; inst5|altpll_component|auto_generated|pll1|clk[0] ; 124999.780 ; 0.000         ;
+---------------------------------------------------+------------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'inst5|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                         ;
+------------+-------------------------------------+-------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack      ; From Node                           ; To Node                             ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+------------+-------------------------------------+-------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; -0.049     ; clock_divider400Hz:inst6|out        ; clock_divider400Hz:inst6|out        ; clock_divider400Hz:inst6|out                      ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.241     ; 0.350      ;
; 0.442      ; clock_divider400Hz:inst6|out        ; clock_divider400Hz:inst6|out        ; clock_divider400Hz:inst6|out                      ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.241     ; 0.359      ;
; 249999.127 ; clock_divider400Hz:inst6|clkr_10[0] ; clock_divider400Hz:inst6|out        ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 250000.000   ; -0.042     ; 0.818      ;
; 249999.140 ; clock_divider400Hz:inst6|clkr_10[2] ; clock_divider400Hz:inst6|out        ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 250000.000   ; -0.042     ; 0.805      ;
; 249999.301 ; clock_divider400Hz:inst6|clkr_10[0] ; clock_divider400Hz:inst6|clkr_10[1] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 250000.000   ; -0.042     ; 0.644      ;
; 249999.311 ; clock_divider400Hz:inst6|clkr_10[3] ; clock_divider400Hz:inst6|out        ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 250000.000   ; -0.042     ; 0.634      ;
; 249999.341 ; clock_divider400Hz:inst6|clkr_10[2] ; clock_divider400Hz:inst6|clkr_10[3] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 250000.000   ; -0.042     ; 0.604      ;
; 249999.342 ; clock_divider400Hz:inst6|clkr_10[1] ; clock_divider400Hz:inst6|out        ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 250000.000   ; -0.042     ; 0.603      ;
; 249999.390 ; clock_divider400Hz:inst6|clkr_10[0] ; clock_divider400Hz:inst6|clkr_10[2] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 250000.000   ; -0.042     ; 0.555      ;
; 249999.392 ; clock_divider400Hz:inst6|clkr_10[1] ; clock_divider400Hz:inst6|clkr_10[2] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 250000.000   ; -0.042     ; 0.553      ;
; 249999.419 ; clock_divider400Hz:inst6|clkr_10[1] ; clock_divider400Hz:inst6|clkr_10[3] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 250000.000   ; -0.042     ; 0.526      ;
; 249999.422 ; clock_divider400Hz:inst6|clkr_10[3] ; clock_divider400Hz:inst6|clkr_10[1] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 250000.000   ; -0.042     ; 0.523      ;
; 249999.471 ; clock_divider400Hz:inst6|clkr_10[0] ; clock_divider400Hz:inst6|clkr_10[3] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 250000.000   ; -0.042     ; 0.474      ;
; 249999.478 ; clock_divider400Hz:inst6|clkr_10[3] ; clock_divider400Hz:inst6|clkr_10[2] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 250000.000   ; -0.042     ; 0.467      ;
; 249999.483 ; clock_divider400Hz:inst6|clkr_10[2] ; clock_divider400Hz:inst6|clkr_10[1] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 250000.000   ; -0.042     ; 0.462      ;
; 249999.586 ; clock_divider400Hz:inst6|clkr_10[0] ; clock_divider400Hz:inst6|clkr_10[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 250000.000   ; -0.042     ; 0.359      ;
; 249999.586 ; clock_divider400Hz:inst6|clkr_10[1] ; clock_divider400Hz:inst6|clkr_10[1] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 250000.000   ; -0.042     ; 0.359      ;
; 249999.586 ; clock_divider400Hz:inst6|clkr_10[3] ; clock_divider400Hz:inst6|clkr_10[3] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 250000.000   ; -0.042     ; 0.359      ;
; 249999.586 ; clock_divider400Hz:inst6|clkr_10[2] ; clock_divider400Hz:inst6|clkr_10[2] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 250000.000   ; -0.042     ; 0.359      ;
+------------+-------------------------------------+-------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clock_divider400Hz:inst6|out'                                                                                                                                               ;
+-------+---------------------------------------------+---------------------------------------------+------------------------------+------------------------------+--------------+------------+------------+
; Slack ; From Node                                   ; To Node                                     ; Launch Clock                 ; Latch Clock                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------+---------------------------------------------+------------------------------+------------------------------+--------------+------------+------------+
; 0.239 ; fsm_lcd_parallel:inst|p_state.toggle_e8     ; fsm_lcd_parallel:inst|p_state.write_address ; clock_divider400Hz:inst6|out ; clock_divider400Hz:inst6|out ; 1.000        ; -0.042     ; 0.706      ;
; 0.314 ; fsm_lcd_parallel:inst|p_state.toggle_e10    ; fsm_lcd_parallel:inst|p_state.write_address ; clock_divider400Hz:inst6|out ; clock_divider400Hz:inst6|out ; 1.000        ; -0.042     ; 0.631      ;
; 0.397 ; fsm_lcd_parallel:inst|p_state.toggle_e7     ; fsm_lcd_parallel:inst|p_state.mode_set      ; clock_divider400Hz:inst6|out ; clock_divider400Hz:inst6|out ; 1.000        ; -0.041     ; 0.549      ;
; 0.398 ; fsm_lcd_parallel:inst|p_state.write_char    ; fsm_lcd_parallel:inst|p_state.toggle_e10    ; clock_divider400Hz:inst6|out ; clock_divider400Hz:inst6|out ; 1.000        ; -0.043     ; 0.546      ;
; 0.412 ; fsm_lcd_parallel:inst|p_state.write_address ; fsm_lcd_parallel:inst|p_state.toggle_e9     ; clock_divider400Hz:inst6|out ; clock_divider400Hz:inst6|out ; 1.000        ; -0.041     ; 0.534      ;
; 0.414 ; fsm_lcd_parallel:inst|p_state.mode_set      ; fsm_lcd_parallel:inst|p_state.toggle_e8     ; clock_divider400Hz:inst6|out ; clock_divider400Hz:inst6|out ; 1.000        ; -0.043     ; 0.530      ;
; 0.423 ; fsm_lcd_parallel:inst|p_state.display_clear ; fsm_lcd_parallel:inst|p_state.toggle_e6     ; clock_divider400Hz:inst6|out ; clock_divider400Hz:inst6|out ; 1.000        ; -0.042     ; 0.522      ;
; 0.428 ; fsm_lcd_parallel:inst|p_state.toggle_e5     ; fsm_lcd_parallel:inst|p_state.display_clear ; clock_divider400Hz:inst6|out ; clock_divider400Hz:inst6|out ; 1.000        ; -0.041     ; 0.518      ;
; 0.487 ; fsm_lcd_parallel:inst|p_state.toggle_e6     ; fsm_lcd_parallel:inst|p_state.display_on    ; clock_divider400Hz:inst6|out ; clock_divider400Hz:inst6|out ; 1.000        ; -0.043     ; 0.457      ;
; 0.492 ; fsm_lcd_parallel:inst|p_state.toggle_e1     ; fsm_lcd_parallel:inst|p_state.reset2        ; clock_divider400Hz:inst6|out ; clock_divider400Hz:inst6|out ; 1.000        ; -0.042     ; 0.453      ;
; 0.495 ; fsm_lcd_parallel:inst|p_state.toggle_e9     ; fsm_lcd_parallel:inst|p_state.write_char    ; clock_divider400Hz:inst6|out ; clock_divider400Hz:inst6|out ; 1.000        ; -0.042     ; 0.450      ;
; 0.500 ; fsm_lcd_parallel:inst|p_state.toggle_e4     ; fsm_lcd_parallel:inst|p_state.display_off   ; clock_divider400Hz:inst6|out ; clock_divider400Hz:inst6|out ; 1.000        ; -0.042     ; 0.445      ;
; 0.504 ; fsm_lcd_parallel:inst|p_state.reset2        ; fsm_lcd_parallel:inst|p_state.toggle_e2     ; clock_divider400Hz:inst6|out ; clock_divider400Hz:inst6|out ; 1.000        ; -0.042     ; 0.441      ;
; 0.557 ; fsm_lcd_parallel:inst|p_state.display_on    ; fsm_lcd_parallel:inst|p_state.toggle_e7     ; clock_divider400Hz:inst6|out ; clock_divider400Hz:inst6|out ; 1.000        ; -0.042     ; 0.388      ;
; 0.561 ; fsm_lcd_parallel:inst|p_state.func_set      ; fsm_lcd_parallel:inst|p_state.toggle_e4     ; clock_divider400Hz:inst6|out ; clock_divider400Hz:inst6|out ; 1.000        ; -0.042     ; 0.384      ;
; 0.564 ; fsm_lcd_parallel:inst|p_state.toggle_e3     ; fsm_lcd_parallel:inst|p_state.func_set      ; clock_divider400Hz:inst6|out ; clock_divider400Hz:inst6|out ; 1.000        ; -0.042     ; 0.381      ;
; 0.566 ; fsm_lcd_parallel:inst|p_state.reset3        ; fsm_lcd_parallel:inst|p_state.toggle_e3     ; clock_divider400Hz:inst6|out ; clock_divider400Hz:inst6|out ; 1.000        ; -0.042     ; 0.379      ;
; 0.569 ; fsm_lcd_parallel:inst|p_state.reset1        ; fsm_lcd_parallel:inst|p_state.toggle_e1     ; clock_divider400Hz:inst6|out ; clock_divider400Hz:inst6|out ; 1.000        ; -0.042     ; 0.376      ;
; 0.570 ; fsm_lcd_parallel:inst|p_state.toggle_e2     ; fsm_lcd_parallel:inst|p_state.reset3        ; clock_divider400Hz:inst6|out ; clock_divider400Hz:inst6|out ; 1.000        ; -0.042     ; 0.375      ;
; 0.573 ; fsm_lcd_parallel:inst|p_state.display_off   ; fsm_lcd_parallel:inst|p_state.toggle_e5     ; clock_divider400Hz:inst6|out ; clock_divider400Hz:inst6|out ; 1.000        ; -0.042     ; 0.372      ;
+-------+---------------------------------------------+---------------------------------------------+------------------------------+------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'inst5|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                      ;
+--------+-------------------------------------+-------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                           ; To Node                             ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------+-------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; -0.001 ; clock_divider400Hz:inst6|out        ; clock_divider400Hz:inst6|out        ; clock_divider400Hz:inst6|out                      ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.019      ; 0.307      ;
; 0.161  ; clock_divider400Hz:inst6|clkr_10[2] ; clock_divider400Hz:inst6|clkr_10[2] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.161  ; clock_divider400Hz:inst6|clkr_10[1] ; clock_divider400Hz:inst6|clkr_10[1] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.161  ; clock_divider400Hz:inst6|clkr_10[3] ; clock_divider400Hz:inst6|clkr_10[3] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.168  ; clock_divider400Hz:inst6|clkr_10[0] ; clock_divider400Hz:inst6|clkr_10[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.314      ;
; 0.248  ; clock_divider400Hz:inst6|clkr_10[2] ; clock_divider400Hz:inst6|clkr_10[1] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.394      ;
; 0.251  ; clock_divider400Hz:inst6|clkr_10[3] ; clock_divider400Hz:inst6|clkr_10[2] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.397      ;
; 0.255  ; clock_divider400Hz:inst6|clkr_10[0] ; clock_divider400Hz:inst6|clkr_10[3] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.401      ;
; 0.278  ; clock_divider400Hz:inst6|clkr_10[1] ; clock_divider400Hz:inst6|clkr_10[2] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.424      ;
; 0.281  ; clock_divider400Hz:inst6|clkr_10[3] ; clock_divider400Hz:inst6|clkr_10[1] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.427      ;
; 0.281  ; clock_divider400Hz:inst6|clkr_10[1] ; clock_divider400Hz:inst6|clkr_10[3] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.427      ;
; 0.282  ; clock_divider400Hz:inst6|clkr_10[0] ; clock_divider400Hz:inst6|clkr_10[2] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.428      ;
; 0.346  ; clock_divider400Hz:inst6|clkr_10[2] ; clock_divider400Hz:inst6|clkr_10[3] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.492      ;
; 0.359  ; clock_divider400Hz:inst6|clkr_10[0] ; clock_divider400Hz:inst6|clkr_10[1] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.505      ;
; 0.400  ; clock_divider400Hz:inst6|clkr_10[1] ; clock_divider400Hz:inst6|out        ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.546      ;
; 0.421  ; clock_divider400Hz:inst6|clkr_10[3] ; clock_divider400Hz:inst6|out        ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.567      ;
; 0.506  ; clock_divider400Hz:inst6|out        ; clock_divider400Hz:inst6|out        ; clock_divider400Hz:inst6|out                      ; inst5|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.019      ; 0.314      ;
; 0.526  ; clock_divider400Hz:inst6|clkr_10[2] ; clock_divider400Hz:inst6|out        ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.672      ;
; 0.542  ; clock_divider400Hz:inst6|clkr_10[0] ; clock_divider400Hz:inst6|out        ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.688      ;
+--------+-------------------------------------+-------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clock_divider400Hz:inst6|out'                                                                                                                                                ;
+-------+---------------------------------------------+---------------------------------------------+------------------------------+------------------------------+--------------+------------+------------+
; Slack ; From Node                                   ; To Node                                     ; Launch Clock                 ; Latch Clock                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------+---------------------------------------------+------------------------------+------------------------------+--------------+------------+------------+
; 0.168 ; fsm_lcd_parallel:inst|p_state.display_off   ; fsm_lcd_parallel:inst|p_state.toggle_e5     ; clock_divider400Hz:inst6|out ; clock_divider400Hz:inst6|out ; 0.000        ; 0.042      ; 0.314      ;
; 0.170 ; fsm_lcd_parallel:inst|p_state.toggle_e2     ; fsm_lcd_parallel:inst|p_state.reset3        ; clock_divider400Hz:inst6|out ; clock_divider400Hz:inst6|out ; 0.000        ; 0.042      ; 0.316      ;
; 0.172 ; fsm_lcd_parallel:inst|p_state.reset3        ; fsm_lcd_parallel:inst|p_state.toggle_e3     ; clock_divider400Hz:inst6|out ; clock_divider400Hz:inst6|out ; 0.000        ; 0.042      ; 0.318      ;
; 0.174 ; fsm_lcd_parallel:inst|p_state.toggle_e3     ; fsm_lcd_parallel:inst|p_state.func_set      ; clock_divider400Hz:inst6|out ; clock_divider400Hz:inst6|out ; 0.000        ; 0.042      ; 0.320      ;
; 0.178 ; fsm_lcd_parallel:inst|p_state.reset1        ; fsm_lcd_parallel:inst|p_state.toggle_e1     ; clock_divider400Hz:inst6|out ; clock_divider400Hz:inst6|out ; 0.000        ; 0.042      ; 0.324      ;
; 0.179 ; fsm_lcd_parallel:inst|p_state.display_on    ; fsm_lcd_parallel:inst|p_state.toggle_e7     ; clock_divider400Hz:inst6|out ; clock_divider400Hz:inst6|out ; 0.000        ; 0.042      ; 0.325      ;
; 0.179 ; fsm_lcd_parallel:inst|p_state.func_set      ; fsm_lcd_parallel:inst|p_state.toggle_e4     ; clock_divider400Hz:inst6|out ; clock_divider400Hz:inst6|out ; 0.000        ; 0.042      ; 0.325      ;
; 0.244 ; fsm_lcd_parallel:inst|p_state.reset2        ; fsm_lcd_parallel:inst|p_state.toggle_e2     ; clock_divider400Hz:inst6|out ; clock_divider400Hz:inst6|out ; 0.000        ; 0.042      ; 0.390      ;
; 0.245 ; fsm_lcd_parallel:inst|p_state.toggle_e6     ; fsm_lcd_parallel:inst|p_state.display_on    ; clock_divider400Hz:inst6|out ; clock_divider400Hz:inst6|out ; 0.000        ; 0.041      ; 0.390      ;
; 0.245 ; fsm_lcd_parallel:inst|p_state.toggle_e4     ; fsm_lcd_parallel:inst|p_state.display_off   ; clock_divider400Hz:inst6|out ; clock_divider400Hz:inst6|out ; 0.000        ; 0.042      ; 0.391      ;
; 0.253 ; fsm_lcd_parallel:inst|p_state.toggle_e9     ; fsm_lcd_parallel:inst|p_state.write_char    ; clock_divider400Hz:inst6|out ; clock_divider400Hz:inst6|out ; 0.000        ; 0.042      ; 0.399      ;
; 0.255 ; fsm_lcd_parallel:inst|p_state.toggle_e1     ; fsm_lcd_parallel:inst|p_state.reset2        ; clock_divider400Hz:inst6|out ; clock_divider400Hz:inst6|out ; 0.000        ; 0.042      ; 0.401      ;
; 0.308 ; fsm_lcd_parallel:inst|p_state.toggle_e5     ; fsm_lcd_parallel:inst|p_state.display_clear ; clock_divider400Hz:inst6|out ; clock_divider400Hz:inst6|out ; 0.000        ; 0.043      ; 0.455      ;
; 0.315 ; fsm_lcd_parallel:inst|p_state.display_clear ; fsm_lcd_parallel:inst|p_state.toggle_e6     ; clock_divider400Hz:inst6|out ; clock_divider400Hz:inst6|out ; 0.000        ; 0.042      ; 0.461      ;
; 0.316 ; fsm_lcd_parallel:inst|p_state.write_char    ; fsm_lcd_parallel:inst|p_state.toggle_e10    ; clock_divider400Hz:inst6|out ; clock_divider400Hz:inst6|out ; 0.000        ; 0.041      ; 0.461      ;
; 0.319 ; fsm_lcd_parallel:inst|p_state.write_address ; fsm_lcd_parallel:inst|p_state.toggle_e9     ; clock_divider400Hz:inst6|out ; clock_divider400Hz:inst6|out ; 0.000        ; 0.043      ; 0.466      ;
; 0.324 ; fsm_lcd_parallel:inst|p_state.mode_set      ; fsm_lcd_parallel:inst|p_state.toggle_e8     ; clock_divider400Hz:inst6|out ; clock_divider400Hz:inst6|out ; 0.000        ; 0.041      ; 0.469      ;
; 0.335 ; fsm_lcd_parallel:inst|p_state.toggle_e7     ; fsm_lcd_parallel:inst|p_state.mode_set      ; clock_divider400Hz:inst6|out ; clock_divider400Hz:inst6|out ; 0.000        ; 0.043      ; 0.482      ;
; 0.415 ; fsm_lcd_parallel:inst|p_state.toggle_e10    ; fsm_lcd_parallel:inst|p_state.write_address ; clock_divider400Hz:inst6|out ; clock_divider400Hz:inst6|out ; 0.000        ; 0.042      ; 0.561      ;
; 0.475 ; fsm_lcd_parallel:inst|p_state.toggle_e8     ; fsm_lcd_parallel:inst|p_state.write_address ; clock_divider400Hz:inst6|out ; clock_divider400Hz:inst6|out ; 0.000        ; 0.042      ; 0.621      ;
+-------+---------------------------------------------+---------------------------------------------+------------------------------+------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'clock_divider400Hz:inst6|out'                                                                            ;
+--------+--------------+----------------+------------------+------------------------------+------------+---------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                        ; Clock Edge ; Target                                      ;
+--------+--------------+----------------+------------------+------------------------------+------------+---------------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clock_divider400Hz:inst6|out ; Rise       ; fsm_lcd_parallel:inst|p_state.display_clear ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clock_divider400Hz:inst6|out ; Rise       ; fsm_lcd_parallel:inst|p_state.display_off   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clock_divider400Hz:inst6|out ; Rise       ; fsm_lcd_parallel:inst|p_state.display_on    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clock_divider400Hz:inst6|out ; Rise       ; fsm_lcd_parallel:inst|p_state.func_set      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clock_divider400Hz:inst6|out ; Rise       ; fsm_lcd_parallel:inst|p_state.mode_set      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clock_divider400Hz:inst6|out ; Rise       ; fsm_lcd_parallel:inst|p_state.reset1        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clock_divider400Hz:inst6|out ; Rise       ; fsm_lcd_parallel:inst|p_state.reset2        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clock_divider400Hz:inst6|out ; Rise       ; fsm_lcd_parallel:inst|p_state.reset3        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clock_divider400Hz:inst6|out ; Rise       ; fsm_lcd_parallel:inst|p_state.toggle_e1     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clock_divider400Hz:inst6|out ; Rise       ; fsm_lcd_parallel:inst|p_state.toggle_e10    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clock_divider400Hz:inst6|out ; Rise       ; fsm_lcd_parallel:inst|p_state.toggle_e2     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clock_divider400Hz:inst6|out ; Rise       ; fsm_lcd_parallel:inst|p_state.toggle_e3     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clock_divider400Hz:inst6|out ; Rise       ; fsm_lcd_parallel:inst|p_state.toggle_e4     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clock_divider400Hz:inst6|out ; Rise       ; fsm_lcd_parallel:inst|p_state.toggle_e5     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clock_divider400Hz:inst6|out ; Rise       ; fsm_lcd_parallel:inst|p_state.toggle_e6     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clock_divider400Hz:inst6|out ; Rise       ; fsm_lcd_parallel:inst|p_state.toggle_e7     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clock_divider400Hz:inst6|out ; Rise       ; fsm_lcd_parallel:inst|p_state.toggle_e8     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clock_divider400Hz:inst6|out ; Rise       ; fsm_lcd_parallel:inst|p_state.toggle_e9     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clock_divider400Hz:inst6|out ; Rise       ; fsm_lcd_parallel:inst|p_state.write_address ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clock_divider400Hz:inst6|out ; Rise       ; fsm_lcd_parallel:inst|p_state.write_char    ;
; 0.274  ; 0.458        ; 0.184          ; Low Pulse Width  ; clock_divider400Hz:inst6|out ; Rise       ; fsm_lcd_parallel:inst|p_state.display_clear ;
; 0.274  ; 0.458        ; 0.184          ; Low Pulse Width  ; clock_divider400Hz:inst6|out ; Rise       ; fsm_lcd_parallel:inst|p_state.display_off   ;
; 0.274  ; 0.458        ; 0.184          ; Low Pulse Width  ; clock_divider400Hz:inst6|out ; Rise       ; fsm_lcd_parallel:inst|p_state.display_on    ;
; 0.274  ; 0.458        ; 0.184          ; Low Pulse Width  ; clock_divider400Hz:inst6|out ; Rise       ; fsm_lcd_parallel:inst|p_state.func_set      ;
; 0.274  ; 0.458        ; 0.184          ; Low Pulse Width  ; clock_divider400Hz:inst6|out ; Rise       ; fsm_lcd_parallel:inst|p_state.mode_set      ;
; 0.274  ; 0.458        ; 0.184          ; Low Pulse Width  ; clock_divider400Hz:inst6|out ; Rise       ; fsm_lcd_parallel:inst|p_state.reset1        ;
; 0.274  ; 0.458        ; 0.184          ; Low Pulse Width  ; clock_divider400Hz:inst6|out ; Rise       ; fsm_lcd_parallel:inst|p_state.reset2        ;
; 0.274  ; 0.458        ; 0.184          ; Low Pulse Width  ; clock_divider400Hz:inst6|out ; Rise       ; fsm_lcd_parallel:inst|p_state.reset3        ;
; 0.274  ; 0.458        ; 0.184          ; Low Pulse Width  ; clock_divider400Hz:inst6|out ; Rise       ; fsm_lcd_parallel:inst|p_state.toggle_e1     ;
; 0.274  ; 0.458        ; 0.184          ; Low Pulse Width  ; clock_divider400Hz:inst6|out ; Rise       ; fsm_lcd_parallel:inst|p_state.toggle_e10    ;
; 0.274  ; 0.458        ; 0.184          ; Low Pulse Width  ; clock_divider400Hz:inst6|out ; Rise       ; fsm_lcd_parallel:inst|p_state.toggle_e2     ;
; 0.274  ; 0.458        ; 0.184          ; Low Pulse Width  ; clock_divider400Hz:inst6|out ; Rise       ; fsm_lcd_parallel:inst|p_state.toggle_e3     ;
; 0.274  ; 0.458        ; 0.184          ; Low Pulse Width  ; clock_divider400Hz:inst6|out ; Rise       ; fsm_lcd_parallel:inst|p_state.toggle_e4     ;
; 0.274  ; 0.458        ; 0.184          ; Low Pulse Width  ; clock_divider400Hz:inst6|out ; Rise       ; fsm_lcd_parallel:inst|p_state.toggle_e5     ;
; 0.274  ; 0.458        ; 0.184          ; Low Pulse Width  ; clock_divider400Hz:inst6|out ; Rise       ; fsm_lcd_parallel:inst|p_state.toggle_e6     ;
; 0.274  ; 0.458        ; 0.184          ; Low Pulse Width  ; clock_divider400Hz:inst6|out ; Rise       ; fsm_lcd_parallel:inst|p_state.toggle_e7     ;
; 0.274  ; 0.458        ; 0.184          ; Low Pulse Width  ; clock_divider400Hz:inst6|out ; Rise       ; fsm_lcd_parallel:inst|p_state.toggle_e8     ;
; 0.274  ; 0.458        ; 0.184          ; Low Pulse Width  ; clock_divider400Hz:inst6|out ; Rise       ; fsm_lcd_parallel:inst|p_state.toggle_e9     ;
; 0.274  ; 0.458        ; 0.184          ; Low Pulse Width  ; clock_divider400Hz:inst6|out ; Rise       ; fsm_lcd_parallel:inst|p_state.write_address ;
; 0.274  ; 0.458        ; 0.184          ; Low Pulse Width  ; clock_divider400Hz:inst6|out ; Rise       ; fsm_lcd_parallel:inst|p_state.write_char    ;
; 0.321  ; 0.537        ; 0.216          ; High Pulse Width ; clock_divider400Hz:inst6|out ; Rise       ; fsm_lcd_parallel:inst|p_state.display_clear ;
; 0.321  ; 0.537        ; 0.216          ; High Pulse Width ; clock_divider400Hz:inst6|out ; Rise       ; fsm_lcd_parallel:inst|p_state.mode_set      ;
; 0.321  ; 0.537        ; 0.216          ; High Pulse Width ; clock_divider400Hz:inst6|out ; Rise       ; fsm_lcd_parallel:inst|p_state.toggle_e6     ;
; 0.321  ; 0.537        ; 0.216          ; High Pulse Width ; clock_divider400Hz:inst6|out ; Rise       ; fsm_lcd_parallel:inst|p_state.toggle_e9     ;
; 0.321  ; 0.537        ; 0.216          ; High Pulse Width ; clock_divider400Hz:inst6|out ; Rise       ; fsm_lcd_parallel:inst|p_state.write_char    ;
; 0.322  ; 0.538        ; 0.216          ; High Pulse Width ; clock_divider400Hz:inst6|out ; Rise       ; fsm_lcd_parallel:inst|p_state.display_off   ;
; 0.322  ; 0.538        ; 0.216          ; High Pulse Width ; clock_divider400Hz:inst6|out ; Rise       ; fsm_lcd_parallel:inst|p_state.display_on    ;
; 0.322  ; 0.538        ; 0.216          ; High Pulse Width ; clock_divider400Hz:inst6|out ; Rise       ; fsm_lcd_parallel:inst|p_state.func_set      ;
; 0.322  ; 0.538        ; 0.216          ; High Pulse Width ; clock_divider400Hz:inst6|out ; Rise       ; fsm_lcd_parallel:inst|p_state.reset1        ;
; 0.322  ; 0.538        ; 0.216          ; High Pulse Width ; clock_divider400Hz:inst6|out ; Rise       ; fsm_lcd_parallel:inst|p_state.reset2        ;
; 0.322  ; 0.538        ; 0.216          ; High Pulse Width ; clock_divider400Hz:inst6|out ; Rise       ; fsm_lcd_parallel:inst|p_state.reset3        ;
; 0.322  ; 0.538        ; 0.216          ; High Pulse Width ; clock_divider400Hz:inst6|out ; Rise       ; fsm_lcd_parallel:inst|p_state.toggle_e1     ;
; 0.322  ; 0.538        ; 0.216          ; High Pulse Width ; clock_divider400Hz:inst6|out ; Rise       ; fsm_lcd_parallel:inst|p_state.toggle_e10    ;
; 0.322  ; 0.538        ; 0.216          ; High Pulse Width ; clock_divider400Hz:inst6|out ; Rise       ; fsm_lcd_parallel:inst|p_state.toggle_e2     ;
; 0.322  ; 0.538        ; 0.216          ; High Pulse Width ; clock_divider400Hz:inst6|out ; Rise       ; fsm_lcd_parallel:inst|p_state.toggle_e3     ;
; 0.322  ; 0.538        ; 0.216          ; High Pulse Width ; clock_divider400Hz:inst6|out ; Rise       ; fsm_lcd_parallel:inst|p_state.toggle_e4     ;
; 0.322  ; 0.538        ; 0.216          ; High Pulse Width ; clock_divider400Hz:inst6|out ; Rise       ; fsm_lcd_parallel:inst|p_state.toggle_e5     ;
; 0.322  ; 0.538        ; 0.216          ; High Pulse Width ; clock_divider400Hz:inst6|out ; Rise       ; fsm_lcd_parallel:inst|p_state.toggle_e7     ;
; 0.322  ; 0.538        ; 0.216          ; High Pulse Width ; clock_divider400Hz:inst6|out ; Rise       ; fsm_lcd_parallel:inst|p_state.toggle_e8     ;
; 0.322  ; 0.538        ; 0.216          ; High Pulse Width ; clock_divider400Hz:inst6|out ; Rise       ; fsm_lcd_parallel:inst|p_state.write_address ;
; 0.454  ; 0.454        ; 0.000          ; Low Pulse Width  ; clock_divider400Hz:inst6|out ; Rise       ; inst|p_state.display_clear|clk              ;
; 0.454  ; 0.454        ; 0.000          ; Low Pulse Width  ; clock_divider400Hz:inst6|out ; Rise       ; inst|p_state.display_off|clk                ;
; 0.454  ; 0.454        ; 0.000          ; Low Pulse Width  ; clock_divider400Hz:inst6|out ; Rise       ; inst|p_state.display_on|clk                 ;
; 0.454  ; 0.454        ; 0.000          ; Low Pulse Width  ; clock_divider400Hz:inst6|out ; Rise       ; inst|p_state.func_set|clk                   ;
; 0.454  ; 0.454        ; 0.000          ; Low Pulse Width  ; clock_divider400Hz:inst6|out ; Rise       ; inst|p_state.mode_set|clk                   ;
; 0.454  ; 0.454        ; 0.000          ; Low Pulse Width  ; clock_divider400Hz:inst6|out ; Rise       ; inst|p_state.reset1|clk                     ;
; 0.454  ; 0.454        ; 0.000          ; Low Pulse Width  ; clock_divider400Hz:inst6|out ; Rise       ; inst|p_state.reset2|clk                     ;
; 0.454  ; 0.454        ; 0.000          ; Low Pulse Width  ; clock_divider400Hz:inst6|out ; Rise       ; inst|p_state.reset3|clk                     ;
; 0.454  ; 0.454        ; 0.000          ; Low Pulse Width  ; clock_divider400Hz:inst6|out ; Rise       ; inst|p_state.toggle_e10|clk                 ;
; 0.454  ; 0.454        ; 0.000          ; Low Pulse Width  ; clock_divider400Hz:inst6|out ; Rise       ; inst|p_state.toggle_e1|clk                  ;
; 0.454  ; 0.454        ; 0.000          ; Low Pulse Width  ; clock_divider400Hz:inst6|out ; Rise       ; inst|p_state.toggle_e2|clk                  ;
; 0.454  ; 0.454        ; 0.000          ; Low Pulse Width  ; clock_divider400Hz:inst6|out ; Rise       ; inst|p_state.toggle_e3|clk                  ;
; 0.454  ; 0.454        ; 0.000          ; Low Pulse Width  ; clock_divider400Hz:inst6|out ; Rise       ; inst|p_state.toggle_e4|clk                  ;
; 0.454  ; 0.454        ; 0.000          ; Low Pulse Width  ; clock_divider400Hz:inst6|out ; Rise       ; inst|p_state.toggle_e5|clk                  ;
; 0.454  ; 0.454        ; 0.000          ; Low Pulse Width  ; clock_divider400Hz:inst6|out ; Rise       ; inst|p_state.toggle_e6|clk                  ;
; 0.454  ; 0.454        ; 0.000          ; Low Pulse Width  ; clock_divider400Hz:inst6|out ; Rise       ; inst|p_state.toggle_e7|clk                  ;
; 0.454  ; 0.454        ; 0.000          ; Low Pulse Width  ; clock_divider400Hz:inst6|out ; Rise       ; inst|p_state.toggle_e8|clk                  ;
; 0.454  ; 0.454        ; 0.000          ; Low Pulse Width  ; clock_divider400Hz:inst6|out ; Rise       ; inst|p_state.toggle_e9|clk                  ;
; 0.454  ; 0.454        ; 0.000          ; Low Pulse Width  ; clock_divider400Hz:inst6|out ; Rise       ; inst|p_state.write_address|clk              ;
; 0.454  ; 0.454        ; 0.000          ; Low Pulse Width  ; clock_divider400Hz:inst6|out ; Rise       ; inst|p_state.write_char|clk                 ;
; 0.466  ; 0.466        ; 0.000          ; Low Pulse Width  ; clock_divider400Hz:inst6|out ; Rise       ; inst6|out~clkctrl|inclk[0]                  ;
; 0.466  ; 0.466        ; 0.000          ; Low Pulse Width  ; clock_divider400Hz:inst6|out ; Rise       ; inst6|out~clkctrl|outclk                    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_divider400Hz:inst6|out ; Rise       ; inst6|out|q                                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_divider400Hz:inst6|out ; Rise       ; inst6|out|q                                 ;
; 0.532  ; 0.532        ; 0.000          ; High Pulse Width ; clock_divider400Hz:inst6|out ; Rise       ; inst6|out~clkctrl|inclk[0]                  ;
; 0.532  ; 0.532        ; 0.000          ; High Pulse Width ; clock_divider400Hz:inst6|out ; Rise       ; inst6|out~clkctrl|outclk                    ;
; 0.543  ; 0.543        ; 0.000          ; High Pulse Width ; clock_divider400Hz:inst6|out ; Rise       ; inst|p_state.display_clear|clk              ;
; 0.543  ; 0.543        ; 0.000          ; High Pulse Width ; clock_divider400Hz:inst6|out ; Rise       ; inst|p_state.mode_set|clk                   ;
; 0.543  ; 0.543        ; 0.000          ; High Pulse Width ; clock_divider400Hz:inst6|out ; Rise       ; inst|p_state.toggle_e6|clk                  ;
; 0.543  ; 0.543        ; 0.000          ; High Pulse Width ; clock_divider400Hz:inst6|out ; Rise       ; inst|p_state.toggle_e9|clk                  ;
; 0.543  ; 0.543        ; 0.000          ; High Pulse Width ; clock_divider400Hz:inst6|out ; Rise       ; inst|p_state.write_char|clk                 ;
; 0.544  ; 0.544        ; 0.000          ; High Pulse Width ; clock_divider400Hz:inst6|out ; Rise       ; inst|p_state.display_off|clk                ;
; 0.544  ; 0.544        ; 0.000          ; High Pulse Width ; clock_divider400Hz:inst6|out ; Rise       ; inst|p_state.display_on|clk                 ;
; 0.544  ; 0.544        ; 0.000          ; High Pulse Width ; clock_divider400Hz:inst6|out ; Rise       ; inst|p_state.func_set|clk                   ;
; 0.544  ; 0.544        ; 0.000          ; High Pulse Width ; clock_divider400Hz:inst6|out ; Rise       ; inst|p_state.reset1|clk                     ;
; 0.544  ; 0.544        ; 0.000          ; High Pulse Width ; clock_divider400Hz:inst6|out ; Rise       ; inst|p_state.reset2|clk                     ;
; 0.544  ; 0.544        ; 0.000          ; High Pulse Width ; clock_divider400Hz:inst6|out ; Rise       ; inst|p_state.reset3|clk                     ;
; 0.544  ; 0.544        ; 0.000          ; High Pulse Width ; clock_divider400Hz:inst6|out ; Rise       ; inst|p_state.toggle_e10|clk                 ;
; 0.544  ; 0.544        ; 0.000          ; High Pulse Width ; clock_divider400Hz:inst6|out ; Rise       ; inst|p_state.toggle_e1|clk                  ;
; 0.544  ; 0.544        ; 0.000          ; High Pulse Width ; clock_divider400Hz:inst6|out ; Rise       ; inst|p_state.toggle_e2|clk                  ;
+--------+--------------+----------------+------------------+------------------------------+------------+---------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'                                                                                            ;
+--------+--------------+----------------+------------------+----------+------------+-------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                      ;
+--------+--------------+----------------+------------------+----------+------------+-------------------------------------------------------------+
; 9.401  ; 9.401        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; inst5|altpll_component|auto_generated|pll1|clk[0]           ;
; 9.401  ; 9.401        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; inst5|altpll_component|auto_generated|pll1|observablevcoout ;
; 9.447  ; 9.447        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~input|o                                            ;
; 9.450  ; 9.450        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; inst5|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~input|i                                            ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~input|i                                            ;
; 10.550 ; 10.550       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; inst5|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.553 ; 10.553       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~input|o                                            ;
; 10.598 ; 10.598       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; inst5|altpll_component|auto_generated|pll1|clk[0]           ;
; 10.598 ; 10.598       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; inst5|altpll_component|auto_generated|pll1|observablevcoout ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; CLOCK_50 ; Rise       ; CLOCK_50                                                    ;
+--------+--------------+----------------+------------------+----------+------------+-------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'inst5|altpll_component|auto_generated|pll1|clk[0]'                                                                                                            ;
+------------+--------------+----------------+------------------+---------------------------------------------------+------------+-------------------------------------------------------------------------+
; Slack      ; Actual Width ; Required Width ; Type             ; Clock                                             ; Clock Edge ; Target                                                                  ;
+------------+--------------+----------------+------------------+---------------------------------------------------+------------+-------------------------------------------------------------------------+
; 124999.780 ; 124999.996   ; 0.216          ; High Pulse Width ; inst5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clock_divider400Hz:inst6|clkr_10[0]                                     ;
; 124999.780 ; 124999.996   ; 0.216          ; High Pulse Width ; inst5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clock_divider400Hz:inst6|clkr_10[1]                                     ;
; 124999.780 ; 124999.996   ; 0.216          ; High Pulse Width ; inst5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clock_divider400Hz:inst6|clkr_10[2]                                     ;
; 124999.780 ; 124999.996   ; 0.216          ; High Pulse Width ; inst5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clock_divider400Hz:inst6|clkr_10[3]                                     ;
; 124999.780 ; 124999.996   ; 0.216          ; High Pulse Width ; inst5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clock_divider400Hz:inst6|out                                            ;
; 124999.817 ; 125000.001   ; 0.184          ; Low Pulse Width  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clock_divider400Hz:inst6|clkr_10[0]                                     ;
; 124999.817 ; 125000.001   ; 0.184          ; Low Pulse Width  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clock_divider400Hz:inst6|clkr_10[1]                                     ;
; 124999.817 ; 125000.001   ; 0.184          ; Low Pulse Width  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clock_divider400Hz:inst6|clkr_10[2]                                     ;
; 124999.817 ; 125000.001   ; 0.184          ; Low Pulse Width  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clock_divider400Hz:inst6|clkr_10[3]                                     ;
; 124999.817 ; 125000.001   ; 0.184          ; Low Pulse Width  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clock_divider400Hz:inst6|out                                            ;
; 124999.988 ; 124999.988   ; 0.000          ; High Pulse Width ; inst5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst5|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|inclk[0] ;
; 124999.988 ; 124999.988   ; 0.000          ; High Pulse Width ; inst5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst5|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|outclk   ;
; 124999.997 ; 124999.997   ; 0.000          ; Low Pulse Width  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst6|clkr_10[0]|clk                                                    ;
; 124999.997 ; 124999.997   ; 0.000          ; Low Pulse Width  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst6|clkr_10[1]|clk                                                    ;
; 124999.997 ; 124999.997   ; 0.000          ; Low Pulse Width  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst6|clkr_10[2]|clk                                                    ;
; 124999.997 ; 124999.997   ; 0.000          ; Low Pulse Width  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst6|clkr_10[3]|clk                                                    ;
; 124999.997 ; 124999.997   ; 0.000          ; Low Pulse Width  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst6|out|clk                                                           ;
; 125000.002 ; 125000.002   ; 0.000          ; High Pulse Width ; inst5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst6|clkr_10[0]|clk                                                    ;
; 125000.002 ; 125000.002   ; 0.000          ; High Pulse Width ; inst5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst6|clkr_10[1]|clk                                                    ;
; 125000.002 ; 125000.002   ; 0.000          ; High Pulse Width ; inst5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst6|clkr_10[2]|clk                                                    ;
; 125000.002 ; 125000.002   ; 0.000          ; High Pulse Width ; inst5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst6|clkr_10[3]|clk                                                    ;
; 125000.002 ; 125000.002   ; 0.000          ; High Pulse Width ; inst5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst6|out|clk                                                           ;
; 125000.012 ; 125000.012   ; 0.000          ; Low Pulse Width  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst5|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|inclk[0] ;
; 125000.012 ; 125000.012   ; 0.000          ; Low Pulse Width  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst5|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|outclk   ;
; 249998.000 ; 250000.000   ; 2.000          ; Min Period       ; inst5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clock_divider400Hz:inst6|clkr_10[0]                                     ;
; 249998.000 ; 250000.000   ; 2.000          ; Min Period       ; inst5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clock_divider400Hz:inst6|clkr_10[1]                                     ;
; 249998.000 ; 250000.000   ; 2.000          ; Min Period       ; inst5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clock_divider400Hz:inst6|clkr_10[2]                                     ;
; 249998.000 ; 250000.000   ; 2.000          ; Min Period       ; inst5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clock_divider400Hz:inst6|clkr_10[3]                                     ;
; 249998.000 ; 250000.000   ; 2.000          ; Min Period       ; inst5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clock_divider400Hz:inst6|out                                            ;
+------------+--------------+----------------+------------------+---------------------------------------------------+------------+-------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                   ;
+--------------+------------------------------+-------+-------+------------+------------------------------+
; Data Port    ; Clock Port                   ; Rise  ; Fall  ; Clock Edge ; Clock Reference              ;
+--------------+------------------------------+-------+-------+------------+------------------------------+
; LCD_DATA[*]  ; clock_divider400Hz:inst6|out ; 4.959 ; 5.102 ; Rise       ; clock_divider400Hz:inst6|out ;
;  LCD_DATA[0] ; clock_divider400Hz:inst6|out ; 4.203 ; 4.271 ; Rise       ; clock_divider400Hz:inst6|out ;
;  LCD_DATA[1] ; clock_divider400Hz:inst6|out ; 3.685 ; 3.782 ; Rise       ; clock_divider400Hz:inst6|out ;
;  LCD_DATA[2] ; clock_divider400Hz:inst6|out ; 4.150 ; 4.180 ; Rise       ; clock_divider400Hz:inst6|out ;
;  LCD_DATA[3] ; clock_divider400Hz:inst6|out ; 4.493 ; 4.426 ; Rise       ; clock_divider400Hz:inst6|out ;
;  LCD_DATA[4] ; clock_divider400Hz:inst6|out ; 4.811 ; 4.935 ; Rise       ; clock_divider400Hz:inst6|out ;
;  LCD_DATA[5] ; clock_divider400Hz:inst6|out ; 4.959 ; 5.102 ; Rise       ; clock_divider400Hz:inst6|out ;
; LCD_EN       ; clock_divider400Hz:inst6|out ; 4.760 ; 4.792 ; Rise       ; clock_divider400Hz:inst6|out ;
; LCD_RS       ; clock_divider400Hz:inst6|out ; 3.715 ; 3.710 ; Rise       ; clock_divider400Hz:inst6|out ;
+--------------+------------------------------+-------+-------+------------+------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                           ;
+--------------+------------------------------+-------+-------+------------+------------------------------+
; Data Port    ; Clock Port                   ; Rise  ; Fall  ; Clock Edge ; Clock Reference              ;
+--------------+------------------------------+-------+-------+------------+------------------------------+
; LCD_DATA[*]  ; clock_divider400Hz:inst6|out ; 3.471 ; 3.510 ; Rise       ; clock_divider400Hz:inst6|out ;
;  LCD_DATA[0] ; clock_divider400Hz:inst6|out ; 3.842 ; 3.843 ; Rise       ; clock_divider400Hz:inst6|out ;
;  LCD_DATA[1] ; clock_divider400Hz:inst6|out ; 3.471 ; 3.510 ; Rise       ; clock_divider400Hz:inst6|out ;
;  LCD_DATA[2] ; clock_divider400Hz:inst6|out ; 3.593 ; 3.559 ; Rise       ; clock_divider400Hz:inst6|out ;
;  LCD_DATA[3] ; clock_divider400Hz:inst6|out ; 3.834 ; 3.838 ; Rise       ; clock_divider400Hz:inst6|out ;
;  LCD_DATA[4] ; clock_divider400Hz:inst6|out ; 4.337 ; 4.321 ; Rise       ; clock_divider400Hz:inst6|out ;
;  LCD_DATA[5] ; clock_divider400Hz:inst6|out ; 4.478 ; 4.482 ; Rise       ; clock_divider400Hz:inst6|out ;
; LCD_EN       ; clock_divider400Hz:inst6|out ; 3.857 ; 3.870 ; Rise       ; clock_divider400Hz:inst6|out ;
; LCD_RS       ; clock_divider400Hz:inst6|out ; 3.501 ; 3.459 ; Rise       ; clock_divider400Hz:inst6|out ;
+--------------+------------------------------+-------+-------+------------+------------------------------+


---------------------------------------------
; Fast 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+-----------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                             ;
+----------------------------------------------------+--------+--------+----------+---------+---------------------+
; Clock                                              ; Setup  ; Hold   ; Recovery ; Removal ; Minimum Pulse Width ;
+----------------------------------------------------+--------+--------+----------+---------+---------------------+
; Worst-case Slack                                   ; -0.611 ; -0.267 ; N/A      ; N/A     ; -1.285              ;
;  CLOCK_50                                          ; N/A    ; N/A    ; N/A      ; N/A     ; 9.401               ;
;  clock_divider400Hz:inst6|out                      ; -0.611 ; 0.168  ; N/A      ; N/A     ; -1.285              ;
;  inst5|altpll_component|auto_generated|pll1|clk[0] ; -0.242 ; -0.267 ; N/A      ; N/A     ; 124999.709          ;
; Design-wide TNS                                    ; -2.497 ; -0.267 ; 0.0      ; 0.0     ; -25.7               ;
;  CLOCK_50                                          ; N/A    ; N/A    ; N/A      ; N/A     ; 0.000               ;
;  clock_divider400Hz:inst6|out                      ; -2.255 ; 0.000  ; N/A      ; N/A     ; -25.700             ;
;  inst5|altpll_component|auto_generated|pll1|clk[0] ; -0.242 ; -0.267 ; N/A      ; N/A     ; 0.000               ;
+----------------------------------------------------+--------+--------+----------+---------+---------------------+


+---------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                   ;
+--------------+------------------------------+-------+-------+------------+------------------------------+
; Data Port    ; Clock Port                   ; Rise  ; Fall  ; Clock Edge ; Clock Reference              ;
+--------------+------------------------------+-------+-------+------------+------------------------------+
; LCD_DATA[*]  ; clock_divider400Hz:inst6|out ; 9.520 ; 9.444 ; Rise       ; clock_divider400Hz:inst6|out ;
;  LCD_DATA[0] ; clock_divider400Hz:inst6|out ; 7.820 ; 7.960 ; Rise       ; clock_divider400Hz:inst6|out ;
;  LCD_DATA[1] ; clock_divider400Hz:inst6|out ; 6.852 ; 7.012 ; Rise       ; clock_divider400Hz:inst6|out ;
;  LCD_DATA[2] ; clock_divider400Hz:inst6|out ; 7.910 ; 7.776 ; Rise       ; clock_divider400Hz:inst6|out ;
;  LCD_DATA[3] ; clock_divider400Hz:inst6|out ; 8.330 ; 8.387 ; Rise       ; clock_divider400Hz:inst6|out ;
;  LCD_DATA[4] ; clock_divider400Hz:inst6|out ; 9.224 ; 9.163 ; Rise       ; clock_divider400Hz:inst6|out ;
;  LCD_DATA[5] ; clock_divider400Hz:inst6|out ; 9.520 ; 9.444 ; Rise       ; clock_divider400Hz:inst6|out ;
; LCD_EN       ; clock_divider400Hz:inst6|out ; 9.136 ; 9.024 ; Rise       ; clock_divider400Hz:inst6|out ;
; LCD_RS       ; clock_divider400Hz:inst6|out ; 6.935 ; 6.849 ; Rise       ; clock_divider400Hz:inst6|out ;
+--------------+------------------------------+-------+-------+------------+------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                           ;
+--------------+------------------------------+-------+-------+------------+------------------------------+
; Data Port    ; Clock Port                   ; Rise  ; Fall  ; Clock Edge ; Clock Reference              ;
+--------------+------------------------------+-------+-------+------------+------------------------------+
; LCD_DATA[*]  ; clock_divider400Hz:inst6|out ; 3.471 ; 3.510 ; Rise       ; clock_divider400Hz:inst6|out ;
;  LCD_DATA[0] ; clock_divider400Hz:inst6|out ; 3.842 ; 3.843 ; Rise       ; clock_divider400Hz:inst6|out ;
;  LCD_DATA[1] ; clock_divider400Hz:inst6|out ; 3.471 ; 3.510 ; Rise       ; clock_divider400Hz:inst6|out ;
;  LCD_DATA[2] ; clock_divider400Hz:inst6|out ; 3.593 ; 3.559 ; Rise       ; clock_divider400Hz:inst6|out ;
;  LCD_DATA[3] ; clock_divider400Hz:inst6|out ; 3.834 ; 3.838 ; Rise       ; clock_divider400Hz:inst6|out ;
;  LCD_DATA[4] ; clock_divider400Hz:inst6|out ; 4.337 ; 4.321 ; Rise       ; clock_divider400Hz:inst6|out ;
;  LCD_DATA[5] ; clock_divider400Hz:inst6|out ; 4.478 ; 4.482 ; Rise       ; clock_divider400Hz:inst6|out ;
; LCD_EN       ; clock_divider400Hz:inst6|out ; 3.857 ; 3.870 ; Rise       ; clock_divider400Hz:inst6|out ;
; LCD_RS       ; clock_divider400Hz:inst6|out ; 3.501 ; 3.459 ; Rise       ; clock_divider400Hz:inst6|out ;
+--------------+------------------------------+-------+-------+------------+------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+
; LCD_ON        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; LCD_RS        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; LCD_EN        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; LCD_RW        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; LCD_BLON      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; LCD_DATA[7]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; LCD_DATA[6]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; LCD_DATA[5]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; LCD_DATA[4]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; LCD_DATA[3]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; LCD_DATA[2]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; LCD_DATA[1]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; LCD_DATA[0]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; KEY[3]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[17]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[7]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[6]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[5]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[4]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[3]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[2]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[1]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[0]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; KEY[0]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; KEY[1]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; CLOCK_50                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_DATA0~          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Corner Signal Integrity Metrics                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LCD_ON        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.91e-007 V                  ; 3.08 V              ; -0.00582 V          ; 0.23 V                               ; 0.258 V                              ; 5.52e-009 s                 ; 4.35e-009 s                 ; Yes                        ; No                         ; 3.08 V                      ; 9.91e-007 V                 ; 3.08 V             ; -0.00582 V         ; 0.23 V                              ; 0.258 V                             ; 5.52e-009 s                ; 4.35e-009 s                ; Yes                       ; No                        ;
; LCD_RS        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.91e-007 V                  ; 3.11 V              ; -0.0546 V           ; 0.302 V                              ; 0.201 V                              ; 9.53e-010 s                 ; 8.45e-010 s                 ; Yes                        ; No                         ; 3.08 V                      ; 9.91e-007 V                 ; 3.11 V             ; -0.0546 V          ; 0.302 V                             ; 0.201 V                             ; 9.53e-010 s                ; 8.45e-010 s                ; Yes                       ; No                        ;
; LCD_EN        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.91e-007 V                  ; 3.11 V              ; -0.0546 V           ; 0.302 V                              ; 0.201 V                              ; 9.53e-010 s                 ; 8.45e-010 s                 ; Yes                        ; No                         ; 3.08 V                      ; 9.91e-007 V                 ; 3.11 V             ; -0.0546 V          ; 0.302 V                             ; 0.201 V                             ; 9.53e-010 s                ; 8.45e-010 s                ; Yes                       ; No                        ;
; LCD_RW        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.91e-007 V                  ; 3.11 V              ; -0.0546 V           ; 0.302 V                              ; 0.201 V                              ; 9.53e-010 s                 ; 8.45e-010 s                 ; Yes                        ; No                         ; 3.08 V                      ; 9.91e-007 V                 ; 3.11 V             ; -0.0546 V          ; 0.302 V                             ; 0.201 V                             ; 9.53e-010 s                ; 8.45e-010 s                ; Yes                       ; No                        ;
; LCD_BLON      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.91e-007 V                  ; 3.11 V              ; -0.0546 V           ; 0.302 V                              ; 0.201 V                              ; 9.53e-010 s                 ; 8.45e-010 s                 ; Yes                        ; No                         ; 3.08 V                      ; 9.91e-007 V                 ; 3.11 V             ; -0.0546 V          ; 0.302 V                             ; 0.201 V                             ; 9.53e-010 s                ; 8.45e-010 s                ; Yes                       ; No                        ;
; LCD_DATA[7]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.91e-007 V                  ; 3.08 V              ; -0.00582 V          ; 0.23 V                               ; 0.258 V                              ; 5.52e-009 s                 ; 4.35e-009 s                 ; Yes                        ; No                         ; 3.08 V                      ; 9.91e-007 V                 ; 3.08 V             ; -0.00582 V         ; 0.23 V                              ; 0.258 V                             ; 5.52e-009 s                ; 4.35e-009 s                ; Yes                       ; No                        ;
; LCD_DATA[6]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.91e-007 V                  ; 3.11 V              ; -0.0546 V           ; 0.302 V                              ; 0.201 V                              ; 9.53e-010 s                 ; 8.45e-010 s                 ; Yes                        ; No                         ; 3.08 V                      ; 9.91e-007 V                 ; 3.11 V             ; -0.0546 V          ; 0.302 V                             ; 0.201 V                             ; 9.53e-010 s                ; 8.45e-010 s                ; Yes                       ; No                        ;
; LCD_DATA[5]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.91e-007 V                  ; 3.11 V              ; -0.0546 V           ; 0.302 V                              ; 0.201 V                              ; 9.53e-010 s                 ; 8.45e-010 s                 ; Yes                        ; No                         ; 3.08 V                      ; 9.91e-007 V                 ; 3.11 V             ; -0.0546 V          ; 0.302 V                             ; 0.201 V                             ; 9.53e-010 s                ; 8.45e-010 s                ; Yes                       ; No                        ;
; LCD_DATA[4]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.91e-007 V                  ; 3.11 V              ; -0.0546 V           ; 0.302 V                              ; 0.201 V                              ; 9.53e-010 s                 ; 8.45e-010 s                 ; Yes                        ; No                         ; 3.08 V                      ; 9.91e-007 V                 ; 3.11 V             ; -0.0546 V          ; 0.302 V                             ; 0.201 V                             ; 9.53e-010 s                ; 8.45e-010 s                ; Yes                       ; No                        ;
; LCD_DATA[3]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.91e-007 V                  ; 3.11 V              ; -0.0546 V           ; 0.302 V                              ; 0.201 V                              ; 9.53e-010 s                 ; 8.45e-010 s                 ; Yes                        ; No                         ; 3.08 V                      ; 9.91e-007 V                 ; 3.11 V             ; -0.0546 V          ; 0.302 V                             ; 0.201 V                             ; 9.53e-010 s                ; 8.45e-010 s                ; Yes                       ; No                        ;
; LCD_DATA[2]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.91e-007 V                  ; 3.11 V              ; -0.0546 V           ; 0.302 V                              ; 0.201 V                              ; 9.53e-010 s                 ; 8.45e-010 s                 ; Yes                        ; No                         ; 3.08 V                      ; 9.91e-007 V                 ; 3.11 V             ; -0.0546 V          ; 0.302 V                             ; 0.201 V                             ; 9.53e-010 s                ; 8.45e-010 s                ; Yes                       ; No                        ;
; LCD_DATA[1]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.91e-007 V                  ; 3.11 V              ; -0.0546 V           ; 0.302 V                              ; 0.201 V                              ; 9.53e-010 s                 ; 8.45e-010 s                 ; Yes                        ; No                         ; 3.08 V                      ; 9.91e-007 V                 ; 3.11 V             ; -0.0546 V          ; 0.302 V                             ; 0.201 V                             ; 9.53e-010 s                ; 8.45e-010 s                ; Yes                       ; No                        ;
; LCD_DATA[0]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.91e-007 V                  ; 3.11 V              ; -0.0546 V           ; 0.302 V                              ; 0.201 V                              ; 9.53e-010 s                 ; 8.45e-010 s                 ; Yes                        ; No                         ; 3.08 V                      ; 9.91e-007 V                 ; 3.11 V             ; -0.0546 V          ; 0.302 V                             ; 0.201 V                             ; 9.53e-010 s                ; 8.45e-010 s                ; Yes                       ; No                        ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.08e-007 V                  ; 3.14 V              ; -0.109 V            ; 0.145 V                              ; 0.137 V                              ; 3.07e-010 s                 ; 3.88e-010 s                 ; Yes                        ; No                         ; 3.08 V                      ; 5.08e-007 V                 ; 3.14 V             ; -0.109 V           ; 0.145 V                             ; 0.137 V                             ; 3.07e-010 s                ; 3.88e-010 s                ; Yes                       ; No                        ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.8e-007 V                   ; 2.35 V              ; -0.00679 V          ; 0.09 V                               ; 0.045 V                              ; 6.2e-010 s                  ; 7.91e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 4.8e-007 V                  ; 2.35 V             ; -0.00679 V         ; 0.09 V                              ; 0.045 V                             ; 6.2e-010 s                 ; 7.91e-010 s                ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Corner Signal Integrity Metrics                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LCD_ON        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.24e-007 V                  ; 3.48 V              ; -0.0167 V           ; 0.353 V                              ; 0.313 V                              ; 3.88e-009 s                 ; 3.06e-009 s                 ; No                         ; No                         ; 3.46 V                      ; 1.24e-007 V                 ; 3.48 V             ; -0.0167 V          ; 0.353 V                             ; 0.313 V                             ; 3.88e-009 s                ; 3.06e-009 s                ; No                        ; No                        ;
; LCD_RS        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.24e-007 V                  ; 3.57 V              ; -0.0876 V           ; 0.318 V                              ; 0.176 V                              ; 6.78e-010 s                 ; 6.15e-010 s                 ; No                         ; No                         ; 3.46 V                      ; 1.24e-007 V                 ; 3.57 V             ; -0.0876 V          ; 0.318 V                             ; 0.176 V                             ; 6.78e-010 s                ; 6.15e-010 s                ; No                        ; No                        ;
; LCD_EN        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.24e-007 V                  ; 3.57 V              ; -0.0876 V           ; 0.318 V                              ; 0.176 V                              ; 6.78e-010 s                 ; 6.15e-010 s                 ; No                         ; No                         ; 3.46 V                      ; 1.24e-007 V                 ; 3.57 V             ; -0.0876 V          ; 0.318 V                             ; 0.176 V                             ; 6.78e-010 s                ; 6.15e-010 s                ; No                        ; No                        ;
; LCD_RW        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.24e-007 V                  ; 3.57 V              ; -0.0876 V           ; 0.318 V                              ; 0.176 V                              ; 6.78e-010 s                 ; 6.15e-010 s                 ; No                         ; No                         ; 3.46 V                      ; 1.24e-007 V                 ; 3.57 V             ; -0.0876 V          ; 0.318 V                             ; 0.176 V                             ; 6.78e-010 s                ; 6.15e-010 s                ; No                        ; No                        ;
; LCD_BLON      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.24e-007 V                  ; 3.57 V              ; -0.0876 V           ; 0.318 V                              ; 0.176 V                              ; 6.78e-010 s                 ; 6.15e-010 s                 ; No                         ; No                         ; 3.46 V                      ; 1.24e-007 V                 ; 3.57 V             ; -0.0876 V          ; 0.318 V                             ; 0.176 V                             ; 6.78e-010 s                ; 6.15e-010 s                ; No                        ; No                        ;
; LCD_DATA[7]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.24e-007 V                  ; 3.48 V              ; -0.0167 V           ; 0.353 V                              ; 0.313 V                              ; 3.88e-009 s                 ; 3.06e-009 s                 ; No                         ; No                         ; 3.46 V                      ; 1.24e-007 V                 ; 3.48 V             ; -0.0167 V          ; 0.353 V                             ; 0.313 V                             ; 3.88e-009 s                ; 3.06e-009 s                ; No                        ; No                        ;
; LCD_DATA[6]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.24e-007 V                  ; 3.57 V              ; -0.0876 V           ; 0.318 V                              ; 0.176 V                              ; 6.78e-010 s                 ; 6.15e-010 s                 ; No                         ; No                         ; 3.46 V                      ; 1.24e-007 V                 ; 3.57 V             ; -0.0876 V          ; 0.318 V                             ; 0.176 V                             ; 6.78e-010 s                ; 6.15e-010 s                ; No                        ; No                        ;
; LCD_DATA[5]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.24e-007 V                  ; 3.57 V              ; -0.0876 V           ; 0.318 V                              ; 0.176 V                              ; 6.78e-010 s                 ; 6.15e-010 s                 ; No                         ; No                         ; 3.46 V                      ; 1.24e-007 V                 ; 3.57 V             ; -0.0876 V          ; 0.318 V                             ; 0.176 V                             ; 6.78e-010 s                ; 6.15e-010 s                ; No                        ; No                        ;
; LCD_DATA[4]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.24e-007 V                  ; 3.57 V              ; -0.0876 V           ; 0.318 V                              ; 0.176 V                              ; 6.78e-010 s                 ; 6.15e-010 s                 ; No                         ; No                         ; 3.46 V                      ; 1.24e-007 V                 ; 3.57 V             ; -0.0876 V          ; 0.318 V                             ; 0.176 V                             ; 6.78e-010 s                ; 6.15e-010 s                ; No                        ; No                        ;
; LCD_DATA[3]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.24e-007 V                  ; 3.57 V              ; -0.0876 V           ; 0.318 V                              ; 0.176 V                              ; 6.78e-010 s                 ; 6.15e-010 s                 ; No                         ; No                         ; 3.46 V                      ; 1.24e-007 V                 ; 3.57 V             ; -0.0876 V          ; 0.318 V                             ; 0.176 V                             ; 6.78e-010 s                ; 6.15e-010 s                ; No                        ; No                        ;
; LCD_DATA[2]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.24e-007 V                  ; 3.57 V              ; -0.0876 V           ; 0.318 V                              ; 0.176 V                              ; 6.78e-010 s                 ; 6.15e-010 s                 ; No                         ; No                         ; 3.46 V                      ; 1.24e-007 V                 ; 3.57 V             ; -0.0876 V          ; 0.318 V                             ; 0.176 V                             ; 6.78e-010 s                ; 6.15e-010 s                ; No                        ; No                        ;
; LCD_DATA[1]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.24e-007 V                  ; 3.57 V              ; -0.0876 V           ; 0.318 V                              ; 0.176 V                              ; 6.78e-010 s                 ; 6.15e-010 s                 ; No                         ; No                         ; 3.46 V                      ; 1.24e-007 V                 ; 3.57 V             ; -0.0876 V          ; 0.318 V                             ; 0.176 V                             ; 6.78e-010 s                ; 6.15e-010 s                ; No                        ; No                        ;
; LCD_DATA[0]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.24e-007 V                  ; 3.57 V              ; -0.0876 V           ; 0.318 V                              ; 0.176 V                              ; 6.78e-010 s                 ; 6.15e-010 s                 ; No                         ; No                         ; 3.46 V                      ; 1.24e-007 V                 ; 3.57 V             ; -0.0876 V          ; 0.318 V                             ; 0.176 V                             ; 6.78e-010 s                ; 6.15e-010 s                ; No                        ; No                        ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 6.53e-008 V                  ; 3.65 V              ; -0.242 V            ; 0.406 V                              ; 0.304 V                              ; 1.57e-010 s                 ; 2.13e-010 s                 ; No                         ; Yes                        ; 3.46 V                      ; 6.53e-008 V                 ; 3.65 V             ; -0.242 V           ; 0.406 V                             ; 0.304 V                             ; 1.57e-010 s                ; 2.13e-010 s                ; No                        ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.52e-008 V                  ; 2.7 V               ; -0.012 V            ; 0.274 V                              ; 0.034 V                              ; 3.18e-010 s                 ; 4.96e-010 s                 ; No                         ; Yes                        ; 2.62 V                      ; 3.52e-008 V                 ; 2.7 V              ; -0.012 V           ; 0.274 V                             ; 0.034 V                             ; 3.18e-010 s                ; 4.96e-010 s                ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                   ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
; From Clock                                        ; To Clock                                          ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
; clock_divider400Hz:inst6|out                      ; clock_divider400Hz:inst6|out                      ; 20       ; 0        ; 0        ; 0        ;
; clock_divider400Hz:inst6|out                      ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 1        ; 1        ; 0        ; 0        ;
; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 17       ; 0        ; 0        ; 0        ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                    ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
; From Clock                                        ; To Clock                                          ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
; clock_divider400Hz:inst6|out                      ; clock_divider400Hz:inst6|out                      ; 20       ; 0        ; 0        ; 0        ;
; clock_divider400Hz:inst6|out                      ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 1        ; 1        ; 0        ; 0        ;
; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 17       ; 0        ; 0        ; 0        ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 1     ; 1    ;
; Unconstrained Input Port Paths  ; 20    ; 20   ;
; Unconstrained Output Ports      ; 8     ; 8    ;
; Unconstrained Output Port Paths ; 46    ; 46   ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II TimeQuest Timing Analyzer
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Tue Nov 08 13:56:41 2022
Info: Command: quartus_sta lcd -c lcd
Info: qsta_default_script.tcl version: #1
Info: Core supply voltage is 1.2V
Info: Low junction temperature is 0 degrees C
Info: High junction temperature is 85 degrees C
Critical Warning: Synopsys Design Constraints File file not found: 'lcd.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info: No user constrained generated clocks found in the design. Calling "derive_pll_clocks -create_base_clocks"
Info: Deriving PLL Clocks
    Info: create_clock -period 20.000 -waveform {0.000 10.000} -name CLOCK_50 CLOCK_50
    Info: create_generated_clock -source {inst5|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 12500 -duty_cycle 50.00 -name {inst5|altpll_component|auto_generated|pll1|clk[0]} {inst5|altpll_component|auto_generated|pll1|clk[0]}
Info: No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info: Deriving Clocks
    Info: create_clock -period 1.000 -name clock_divider400Hz:inst6|out clock_divider400Hz:inst6|out
Info: No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info: Deriving Clock Uncertainty
    Info: set_clock_uncertainty -rise_from [get_clocks {inst5|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {inst5|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {inst5|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {inst5|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {inst5|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {inst5|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {inst5|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {inst5|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {inst5|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {inst5|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {inst5|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {inst5|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {inst5|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {inst5|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {inst5|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {inst5|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {inst5|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {clock_divider400Hz:inst6|out}] -setup 0.100
    Info: set_clock_uncertainty -rise_from [get_clocks {inst5|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {clock_divider400Hz:inst6|out}] -setup 0.100
    Info: set_clock_uncertainty -fall_from [get_clocks {inst5|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {clock_divider400Hz:inst6|out}] -setup 0.100
    Info: set_clock_uncertainty -fall_from [get_clocks {inst5|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {clock_divider400Hz:inst6|out}] -setup 0.100
    Info: set_clock_uncertainty -rise_from [get_clocks {inst5|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {clock_divider400Hz:inst6|out}] -hold 0.070
    Info: set_clock_uncertainty -rise_from [get_clocks {inst5|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {clock_divider400Hz:inst6|out}] -hold 0.070
    Info: set_clock_uncertainty -fall_from [get_clocks {inst5|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {clock_divider400Hz:inst6|out}] -hold 0.070
    Info: set_clock_uncertainty -fall_from [get_clocks {inst5|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {clock_divider400Hz:inst6|out}] -hold 0.070
    Info: set_clock_uncertainty -rise_from [get_clocks {clock_divider400Hz:inst6|out}] -rise_to [get_clocks {inst5|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.070
    Info: set_clock_uncertainty -rise_from [get_clocks {clock_divider400Hz:inst6|out}] -fall_to [get_clocks {inst5|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.070
    Info: set_clock_uncertainty -fall_from [get_clocks {clock_divider400Hz:inst6|out}] -rise_to [get_clocks {inst5|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.070
    Info: set_clock_uncertainty -fall_from [get_clocks {clock_divider400Hz:inst6|out}] -fall_to [get_clocks {inst5|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.070
    Info: set_clock_uncertainty -rise_from [get_clocks {clock_divider400Hz:inst6|out}] -rise_to [get_clocks {inst5|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.100
    Info: set_clock_uncertainty -rise_from [get_clocks {clock_divider400Hz:inst6|out}] -fall_to [get_clocks {inst5|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.100
    Info: set_clock_uncertainty -fall_from [get_clocks {clock_divider400Hz:inst6|out}] -rise_to [get_clocks {inst5|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.100
    Info: set_clock_uncertainty -fall_from [get_clocks {clock_divider400Hz:inst6|out}] -fall_to [get_clocks {inst5|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.100
    Info: set_clock_uncertainty -rise_from [get_clocks {clock_divider400Hz:inst6|out}] -rise_to [get_clocks {clock_divider400Hz:inst6|out}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {clock_divider400Hz:inst6|out}] -fall_to [get_clocks {clock_divider400Hz:inst6|out}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {clock_divider400Hz:inst6|out}] -rise_to [get_clocks {clock_divider400Hz:inst6|out}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {clock_divider400Hz:inst6|out}] -fall_to [get_clocks {clock_divider400Hz:inst6|out}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {clock_divider400Hz:inst6|out}] -rise_to [get_clocks {clock_divider400Hz:inst6|out}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {clock_divider400Hz:inst6|out}] -fall_to [get_clocks {clock_divider400Hz:inst6|out}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {clock_divider400Hz:inst6|out}] -rise_to [get_clocks {clock_divider400Hz:inst6|out}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {clock_divider400Hz:inst6|out}] -fall_to [get_clocks {clock_divider400Hz:inst6|out}] -hold 0.020
Info: Analyzing Slow 1200mV 85C Model
Critical Warning: Timing requirements not met
Info: Worst-case setup slack is -0.611
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    -0.611        -2.255 clock_divider400Hz:inst6|out 
    Info:    -0.242        -0.242 inst5|altpll_component|auto_generated|pll1|clk[0] 
Info: Worst-case hold slack is -0.144
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    -0.144        -0.144 inst5|altpll_component|auto_generated|pll1|clk[0] 
    Info:     0.409         0.000 clock_divider400Hz:inst6|out 
Info: No Recovery paths to report
Info: No Removal paths to report
Info: Worst-case minimum pulse width slack is -1.285
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    -1.285       -25.700 clock_divider400Hz:inst6|out 
    Info:     9.811         0.000 CLOCK_50 
    Info: 124999.710         0.000 inst5|altpll_component|auto_generated|pll1|clk[0] 
Info: Analyzing Slow 1200mV 0C Model
Info: Started post-fitting delay annotation
Warning: Timing characteristics of device EP4CE115F29C7 are preliminary
Info: Delay annotation completed successfully
Info: Deriving Clock Uncertainty
    Info: set_clock_uncertainty -rise_from [get_clocks {inst5|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {inst5|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {inst5|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {inst5|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {inst5|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {inst5|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {inst5|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {inst5|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {inst5|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {inst5|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {inst5|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {inst5|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {inst5|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {inst5|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {inst5|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {inst5|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {inst5|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {clock_divider400Hz:inst6|out}] -setup 0.100
    Info: set_clock_uncertainty -rise_from [get_clocks {inst5|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {clock_divider400Hz:inst6|out}] -setup 0.100
    Info: set_clock_uncertainty -fall_from [get_clocks {inst5|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {clock_divider400Hz:inst6|out}] -setup 0.100
    Info: set_clock_uncertainty -fall_from [get_clocks {inst5|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {clock_divider400Hz:inst6|out}] -setup 0.100
    Info: set_clock_uncertainty -rise_from [get_clocks {inst5|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {clock_divider400Hz:inst6|out}] -hold 0.070
    Info: set_clock_uncertainty -rise_from [get_clocks {inst5|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {clock_divider400Hz:inst6|out}] -hold 0.070
    Info: set_clock_uncertainty -fall_from [get_clocks {inst5|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {clock_divider400Hz:inst6|out}] -hold 0.070
    Info: set_clock_uncertainty -fall_from [get_clocks {inst5|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {clock_divider400Hz:inst6|out}] -hold 0.070
    Info: set_clock_uncertainty -rise_from [get_clocks {clock_divider400Hz:inst6|out}] -rise_to [get_clocks {inst5|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.070
    Info: set_clock_uncertainty -rise_from [get_clocks {clock_divider400Hz:inst6|out}] -fall_to [get_clocks {inst5|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.070
    Info: set_clock_uncertainty -fall_from [get_clocks {clock_divider400Hz:inst6|out}] -rise_to [get_clocks {inst5|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.070
    Info: set_clock_uncertainty -fall_from [get_clocks {clock_divider400Hz:inst6|out}] -fall_to [get_clocks {inst5|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.070
    Info: set_clock_uncertainty -rise_from [get_clocks {clock_divider400Hz:inst6|out}] -rise_to [get_clocks {inst5|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.100
    Info: set_clock_uncertainty -rise_from [get_clocks {clock_divider400Hz:inst6|out}] -fall_to [get_clocks {inst5|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.100
    Info: set_clock_uncertainty -fall_from [get_clocks {clock_divider400Hz:inst6|out}] -rise_to [get_clocks {inst5|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.100
    Info: set_clock_uncertainty -fall_from [get_clocks {clock_divider400Hz:inst6|out}] -fall_to [get_clocks {inst5|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.100
    Info: set_clock_uncertainty -rise_from [get_clocks {clock_divider400Hz:inst6|out}] -rise_to [get_clocks {clock_divider400Hz:inst6|out}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {clock_divider400Hz:inst6|out}] -fall_to [get_clocks {clock_divider400Hz:inst6|out}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {clock_divider400Hz:inst6|out}] -rise_to [get_clocks {clock_divider400Hz:inst6|out}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {clock_divider400Hz:inst6|out}] -fall_to [get_clocks {clock_divider400Hz:inst6|out}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {clock_divider400Hz:inst6|out}] -rise_to [get_clocks {clock_divider400Hz:inst6|out}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {clock_divider400Hz:inst6|out}] -fall_to [get_clocks {clock_divider400Hz:inst6|out}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {clock_divider400Hz:inst6|out}] -rise_to [get_clocks {clock_divider400Hz:inst6|out}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {clock_divider400Hz:inst6|out}] -fall_to [get_clocks {clock_divider400Hz:inst6|out}] -hold 0.020
Critical Warning: Timing requirements not met
Info: Worst-case setup slack is -0.463
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    -0.463        -1.092 clock_divider400Hz:inst6|out 
    Info:    -0.032        -0.032 inst5|altpll_component|auto_generated|pll1|clk[0] 
Info: Worst-case hold slack is -0.267
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    -0.267        -0.267 inst5|altpll_component|auto_generated|pll1|clk[0] 
    Info:     0.369         0.000 clock_divider400Hz:inst6|out 
Info: No Recovery paths to report
Info: No Removal paths to report
Info: Worst-case minimum pulse width slack is -1.285
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    -1.285       -25.700 clock_divider400Hz:inst6|out 
    Info:     9.784         0.000 CLOCK_50 
    Info: 124999.709         0.000 inst5|altpll_component|auto_generated|pll1|clk[0] 
Info: Analyzing Fast 1200mV 0C Model
Info: Started post-fitting delay annotation
Warning: Timing characteristics of device EP4CE115F29C7 are preliminary
Info: Delay annotation completed successfully
Info: Deriving Clock Uncertainty
    Info: set_clock_uncertainty -rise_from [get_clocks {inst5|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {inst5|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {inst5|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {inst5|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {inst5|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {inst5|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {inst5|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {inst5|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {inst5|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {inst5|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {inst5|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {inst5|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {inst5|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {inst5|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {inst5|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {inst5|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {inst5|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {clock_divider400Hz:inst6|out}] -setup 0.100
    Info: set_clock_uncertainty -rise_from [get_clocks {inst5|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {clock_divider400Hz:inst6|out}] -setup 0.100
    Info: set_clock_uncertainty -fall_from [get_clocks {inst5|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {clock_divider400Hz:inst6|out}] -setup 0.100
    Info: set_clock_uncertainty -fall_from [get_clocks {inst5|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {clock_divider400Hz:inst6|out}] -setup 0.100
    Info: set_clock_uncertainty -rise_from [get_clocks {inst5|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {clock_divider400Hz:inst6|out}] -hold 0.070
    Info: set_clock_uncertainty -rise_from [get_clocks {inst5|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {clock_divider400Hz:inst6|out}] -hold 0.070
    Info: set_clock_uncertainty -fall_from [get_clocks {inst5|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {clock_divider400Hz:inst6|out}] -hold 0.070
    Info: set_clock_uncertainty -fall_from [get_clocks {inst5|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {clock_divider400Hz:inst6|out}] -hold 0.070
    Info: set_clock_uncertainty -rise_from [get_clocks {clock_divider400Hz:inst6|out}] -rise_to [get_clocks {inst5|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.070
    Info: set_clock_uncertainty -rise_from [get_clocks {clock_divider400Hz:inst6|out}] -fall_to [get_clocks {inst5|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.070
    Info: set_clock_uncertainty -fall_from [get_clocks {clock_divider400Hz:inst6|out}] -rise_to [get_clocks {inst5|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.070
    Info: set_clock_uncertainty -fall_from [get_clocks {clock_divider400Hz:inst6|out}] -fall_to [get_clocks {inst5|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.070
    Info: set_clock_uncertainty -rise_from [get_clocks {clock_divider400Hz:inst6|out}] -rise_to [get_clocks {inst5|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.100
    Info: set_clock_uncertainty -rise_from [get_clocks {clock_divider400Hz:inst6|out}] -fall_to [get_clocks {inst5|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.100
    Info: set_clock_uncertainty -fall_from [get_clocks {clock_divider400Hz:inst6|out}] -rise_to [get_clocks {inst5|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.100
    Info: set_clock_uncertainty -fall_from [get_clocks {clock_divider400Hz:inst6|out}] -fall_to [get_clocks {inst5|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.100
    Info: set_clock_uncertainty -rise_from [get_clocks {clock_divider400Hz:inst6|out}] -rise_to [get_clocks {clock_divider400Hz:inst6|out}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {clock_divider400Hz:inst6|out}] -fall_to [get_clocks {clock_divider400Hz:inst6|out}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {clock_divider400Hz:inst6|out}] -rise_to [get_clocks {clock_divider400Hz:inst6|out}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {clock_divider400Hz:inst6|out}] -fall_to [get_clocks {clock_divider400Hz:inst6|out}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {clock_divider400Hz:inst6|out}] -rise_to [get_clocks {clock_divider400Hz:inst6|out}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {clock_divider400Hz:inst6|out}] -fall_to [get_clocks {clock_divider400Hz:inst6|out}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {clock_divider400Hz:inst6|out}] -rise_to [get_clocks {clock_divider400Hz:inst6|out}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {clock_divider400Hz:inst6|out}] -fall_to [get_clocks {clock_divider400Hz:inst6|out}] -hold 0.020
Critical Warning: Timing requirements not met
Info: Worst-case setup slack is -0.049
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    -0.049        -0.049 inst5|altpll_component|auto_generated|pll1|clk[0] 
    Info:     0.239         0.000 clock_divider400Hz:inst6|out 
Info: Worst-case hold slack is -0.001
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    -0.001        -0.001 inst5|altpll_component|auto_generated|pll1|clk[0] 
    Info:     0.168         0.000 clock_divider400Hz:inst6|out 
Info: No Recovery paths to report
Info: No Removal paths to report
Info: Worst-case minimum pulse width slack is -1.000
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    -1.000       -20.000 clock_divider400Hz:inst6|out 
    Info:     9.401         0.000 CLOCK_50 
    Info: 124999.780         0.000 inst5|altpll_component|auto_generated|pll1|clk[0] 
Info: Design is not fully constrained for setup requirements
Info: Design is not fully constrained for hold requirements
Info: Quartus II TimeQuest Timing Analyzer was successful. 0 errors, 6 warnings
    Info: Peak virtual memory: 285 megabytes
    Info: Processing ended: Tue Nov 08 13:56:46 2022
    Info: Elapsed time: 00:00:05
    Info: Total CPU time (on all processors): 00:00:03


