Time resolution is 1 ps
WARNING: "D:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/SRLC32E.v" Line 144: Timing violation in scope /NTT_tb/uut/RU_1/shift_registers_d[31].shift_reg_d_reg[31][18]_srl32_RU_1_shift_registers_d_c_30/TChk144_49473 at time 2304666 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly)  $setup violation detected. Time: 2304666 ps, Data Event Time Stamp: -9223372036854775807 ps, Ref Event Time Stamp: 2304602 ps, Limit: -3 ps
WARNING: "D:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/SRLC32E.v" Line 144: Timing violation in scope /NTT_tb/uut/RU_1/shift_registers_d[31].shift_reg_d_reg[31][18]_srl32_RU_1_shift_registers_d_c_30/TChk144_49473 at time 2304666 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly)  $hold violation detected. Time: 2304666 ps, Ref Event Time Stamp: 2304602 ps, Data Event Time Stamp: 2304666 ps, Limit: 193 ps
WARNING: "D:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/SRLC32E.v" Line 144: Timing violation in scope /NTT_tb/uut/RU_1/shift_registers_d[31].shift_reg_d_reg[31][22]_srl32_RU_1_shift_registers_d_c_30/TChk144_49473 at time 2304673 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly)  $hold violation detected. Time: 2304673 ps, Ref Event Time Stamp: 2304660 ps, Data Event Time Stamp: 2304673 ps, Limit: 80 ps
WARNING: "D:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/SRLC32E.v" Line 144: Timing violation in scope /NTT_tb/uut/RU_1/shift_registers_u[31].shift_reg_u_reg[31][14]_srl32_RU_1_shift_registers_d_c_30/TChk144_49473 at time 2304701 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly)  $hold violation detected. Time: 2304701 ps, Ref Event Time Stamp: 2304665 ps, Data Event Time Stamp: 2304701 ps, Limit: 80 ps
WARNING: "D:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/SRLC32E.v" Line 144: Timing violation in scope /NTT_tb/uut/RU_1/shift_registers_d[31].shift_reg_d_reg[31][3]_srl32_RU_1_shift_registers_d_c_30/TChk144_49473 at time 2504663 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly)  $setup violation detected. Time: 2504663 ps, Data Event Time Stamp: 2504614 ps, Ref Event Time Stamp: 2504663 ps, Limit: 110 ps
WARNING: "D:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/SRLC32E.v" Line 144: Timing violation in scope /NTT_tb/uut/RU_1/shift_registers_d[31].shift_reg_d_reg[31][2]_srl32_RU_1_shift_registers_d_c_30/TChk144_49473 at time 2504668 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly)  $setup violation detected. Time: 2504668 ps, Data Event Time Stamp: 2304575 ps, Ref Event Time Stamp: 2504661 ps, Limit: -3 ps
WARNING: "D:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/SRLC32E.v" Line 144: Timing violation in scope /NTT_tb/uut/RU_1/shift_registers_d[31].shift_reg_d_reg[31][2]_srl32_RU_1_shift_registers_d_c_30/TChk144_49473 at time 2504668 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly)  $hold violation detected. Time: 2504668 ps, Ref Event Time Stamp: 2504661 ps, Data Event Time Stamp: 2504668 ps, Limit: 193 ps
WARNING: "D:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/SRLC32E.v" Line 144: Timing violation in scope /NTT_tb/uut/RU_1/shift_registers_d[31].shift_reg_d_reg[31][3]_srl32_RU_1_shift_registers_d_c_30/TChk144_49473 at time 2704663 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly)  $setup violation detected. Time: 2704663 ps, Data Event Time Stamp: 2704614 ps, Ref Event Time Stamp: 2704663 ps, Limit: 110 ps
WARNING: "D:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/SRLC32E.v" Line 144: Timing violation in scope /NTT_tb/uut/RU_1/shift_registers_d[31].shift_reg_d_reg[31][2]_srl32_RU_1_shift_registers_d_c_30/TChk144_49473 at time 2704668 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly)  $setup violation detected. Time: 2704668 ps, Data Event Time Stamp: 2607761 ps, Ref Event Time Stamp: 2704661 ps, Limit: -3 ps
WARNING: "D:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/SRLC32E.v" Line 144: Timing violation in scope /NTT_tb/uut/RU_1/shift_registers_d[31].shift_reg_d_reg[31][2]_srl32_RU_1_shift_registers_d_c_30/TChk144_49473 at time 2704668 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly)  $hold violation detected. Time: 2704668 ps, Ref Event Time Stamp: 2704661 ps, Data Event Time Stamp: 2704668 ps, Limit: 193 ps
WARNING: "D:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/SRLC32E.v" Line 144: Timing violation in scope /NTT_tb/uut/RU_1/shift_registers_d[31].shift_reg_d_reg[31][7]_srl32_RU_1_shift_registers_d_c_30/TChk144_49473 at time 2704730 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly)  $setup violation detected. Time: 2704730 ps, Data Event Time Stamp: 2607823 ps, Ref Event Time Stamp: 2704605 ps, Limit: -3 ps
WARNING: "D:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/SRLC32E.v" Line 144: Timing violation in scope /NTT_tb/uut/RU_1/shift_registers_d[31].shift_reg_d_reg[31][7]_srl32_RU_1_shift_registers_d_c_30/TChk144_49473 at time 2704730 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly)  $hold violation detected. Time: 2704730 ps, Ref Event Time Stamp: 2704605 ps, Data Event Time Stamp: 2704730 ps, Limit: 193 ps
WARNING: "D:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/SRLC32E.v" Line 144: Timing violation in scope /NTT_tb/uut/RU_1/shift_registers_d[31].shift_reg_d_reg[31][16]_srl32_RU_1_shift_registers_d_c_30/TChk144_49473 at time 3004682 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly)  $hold violation detected. Time: 3004682 ps, Ref Event Time Stamp: 3004606 ps, Data Event Time Stamp: 3004682 ps, Limit: 80 ps
WARNING: "D:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/SRLC32E.v" Line 144: Timing violation in scope /NTT_tb/uut/RU_1/shift_registers_u[31].shift_reg_u_reg[31][14]_srl32_RU_1_shift_registers_d_c_30/TChk144_49473 at time 3004697 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly)  $hold violation detected. Time: 3004697 ps, Ref Event Time Stamp: 3004665 ps, Data Event Time Stamp: 3004697 ps, Limit: 80 ps
WARNING: "D:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/SRLC32E.v" Line 144: Timing violation in scope /NTT_tb/uut/RU_1/shift_registers_u[31].shift_reg_u_reg[31][1]_srl32_RU_1_shift_registers_d_c_30/TChk144_49473 at time 3004821 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly)  $setup violation detected. Time: 3004821 ps, Data Event Time Stamp: 2917809 ps, Ref Event Time Stamp: 3004661 ps, Limit: -3 ps
WARNING: "D:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/SRLC32E.v" Line 144: Timing violation in scope /NTT_tb/uut/RU_1/shift_registers_u[31].shift_reg_u_reg[31][1]_srl32_RU_1_shift_registers_d_c_30/TChk144_49473 at time 3004821 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly)  $hold violation detected. Time: 3004821 ps, Ref Event Time Stamp: 3004661 ps, Data Event Time Stamp: 3004821 ps, Limit: 193 ps
WARNING: "D:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/SRLC32E.v" Line 144: Timing violation in scope /NTT_tb/uut/RU_1/shift_registers_d[31].shift_reg_d_reg[31][3]_srl32_RU_1_shift_registers_d_c_30/TChk144_49473 at time 3104663 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly)  $setup violation detected. Time: 3104663 ps, Data Event Time Stamp: 3104614 ps, Ref Event Time Stamp: 3104663 ps, Limit: 110 ps
WARNING: "D:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/SRLC32E.v" Line 144: Timing violation in scope /NTT_tb/uut/RU_1/shift_registers_d[31].shift_reg_d_reg[31][7]_srl32_RU_1_shift_registers_d_c_30/TChk144_49473 at time 3104730 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly)  $setup violation detected. Time: 3104730 ps, Data Event Time Stamp: 3015421 ps, Ref Event Time Stamp: 3104605 ps, Limit: -3 ps
WARNING: "D:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/SRLC32E.v" Line 144: Timing violation in scope /NTT_tb/uut/RU_1/shift_registers_d[31].shift_reg_d_reg[31][7]_srl32_RU_1_shift_registers_d_c_30/TChk144_49473 at time 3104730 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly)  $hold violation detected. Time: 3104730 ps, Ref Event Time Stamp: 3104605 ps, Data Event Time Stamp: 3104730 ps, Limit: 193 ps
WARNING: "D:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/SRLC32E.v" Line 142: Timing violation in scope /NTT_tb/uut/RU_1/shift_registers_d[31].shift_reg_d_reg[31][2]_srl32_RU_1_shift_registers_d_c_30/TChk142_49471 at time 3204668 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly)  $setup violation detected. Time: 3204668 ps, Data Event Time Stamp: 3111526 ps, Ref Event Time Stamp: 3204661 ps, Limit: -3 ps
WARNING: "D:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/SRLC32E.v" Line 142: Timing violation in scope /NTT_tb/uut/RU_1/shift_registers_d[31].shift_reg_d_reg[31][2]_srl32_RU_1_shift_registers_d_c_30/TChk142_49471 at time 3204668 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly)  $hold violation detected. Time: 3204668 ps, Ref Event Time Stamp: 3204661 ps, Data Event Time Stamp: 3204668 ps, Limit: 193 ps
WARNING: "D:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/SRLC32E.v" Line 142: Timing violation in scope /NTT_tb/uut/RU_1/shift_registers_d[31].shift_reg_d_reg[31][2]_srl32_RU_1_shift_registers_d_c_30/TChk142_49471 at time 3304668 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly)  $setup violation detected. Time: 3304668 ps, Data Event Time Stamp: 3215507 ps, Ref Event Time Stamp: 3304661 ps, Limit: -3 ps
WARNING: "D:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/SRLC32E.v" Line 142: Timing violation in scope /NTT_tb/uut/RU_1/shift_registers_d[31].shift_reg_d_reg[31][2]_srl32_RU_1_shift_registers_d_c_30/TChk142_49471 at time 3304668 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly)  $hold violation detected. Time: 3304668 ps, Ref Event Time Stamp: 3304661 ps, Data Event Time Stamp: 3304668 ps, Limit: 193 ps
WARNING: "D:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/SRLC32E.v" Line 142: Timing violation in scope /NTT_tb/uut/RU_1/shift_registers_d[31].shift_reg_d_reg[31][2]_srl32_RU_1_shift_registers_d_c_30/TChk142_49471 at time 3804668 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly)  $setup violation detected. Time: 3804668 ps, Data Event Time Stamp: 3715638 ps, Ref Event Time Stamp: 3804661 ps, Limit: -3 ps
WARNING: "D:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/SRLC32E.v" Line 142: Timing violation in scope /NTT_tb/uut/RU_1/shift_registers_d[31].shift_reg_d_reg[31][2]_srl32_RU_1_shift_registers_d_c_30/TChk142_49471 at time 3804668 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly)  $hold violation detected. Time: 3804668 ps, Ref Event Time Stamp: 3804661 ps, Data Event Time Stamp: 3804668 ps, Limit: 193 ps
WARNING: "D:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/SRLC32E.v" Line 142: Timing violation in scope /NTT_tb/uut/RU_1/shift_registers_d[31].shift_reg_d_reg[31][16]_srl32_RU_1_shift_registers_d_c_30/TChk142_49471 at time 3804682 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly)  $hold violation detected. Time: 3804682 ps, Ref Event Time Stamp: 3804606 ps, Data Event Time Stamp: 3804682 ps, Limit: 80 ps
WARNING: "D:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/SRLC32E.v" Line 144: Timing violation in scope /NTT_tb/uut/RU_1/shift_registers_u[31].shift_reg_u_reg[31][12]_srl32_RU_1_shift_registers_d_c_30/TChk144_49473 at time 3904661 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly)  $setup violation detected. Time: 3904661 ps, Data Event Time Stamp: 3904562 ps, Ref Event Time Stamp: 3904661 ps, Limit: 110 ps
WARNING: "D:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/SRLC32E.v" Line 144: Timing violation in scope /NTT_tb/uut/RU_1/shift_registers_u[31].shift_reg_u_reg[31][21]_srl32_RU_1_shift_registers_d_c_30/TChk144_49473 at time 3904664 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly)  $hold violation detected. Time: 3904664 ps, Ref Event Time Stamp: 3904661 ps, Data Event Time Stamp: 3904664 ps, Limit: 193 ps
WARNING: "D:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/SRLC32E.v" Line 142: Timing violation in scope /NTT_tb/uut/RU_1/shift_registers_u[31].shift_reg_u_reg[31][20]_srl32_RU_1_shift_registers_d_c_30/TChk142_49471 at time 3904665 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly)  $setup violation detected. Time: 3904665 ps, Data Event Time Stamp: 3904570 ps, Ref Event Time Stamp: 3904665 ps, Limit: 110 ps
WARNING: "D:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/SRLC32E.v" Line 144: Timing violation in scope /NTT_tb/uut/RU_1/shift_registers_u[31].shift_reg_u_reg[31][20]_srl32_RU_1_shift_registers_d_c_30/TChk144_49473 at time 3904665 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly)  $setup violation detected. Time: 3904665 ps, Data Event Time Stamp: 3904579 ps, Ref Event Time Stamp: 3904665 ps, Limit: 110 ps
WARNING: "D:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/SRLC32E.v" Line 144: Timing violation in scope /NTT_tb/uut/RU_1/shift_registers_u[31].shift_reg_u_reg[31][15]_srl32_RU_1_shift_registers_d_c_30/TChk144_49473 at time 3904665 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly)  $hold violation detected. Time: 3904665 ps, Ref Event Time Stamp: 3904664 ps, Data Event Time Stamp: 3904665 ps, Limit: 193 ps
WARNING: "D:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/SRLC32E.v" Line 142: Timing violation in scope /NTT_tb/uut/RU_1/shift_registers_d[31].shift_reg_d_reg[31][2]_srl32_RU_1_shift_registers_d_c_30/TChk142_49471 at time 3904668 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly)  $setup violation detected. Time: 3904668 ps, Data Event Time Stamp: 3812290 ps, Ref Event Time Stamp: 3904661 ps, Limit: -3 ps
WARNING: "D:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/SRLC32E.v" Line 142: Timing violation in scope /NTT_tb/uut/RU_1/shift_registers_d[31].shift_reg_d_reg[31][2]_srl32_RU_1_shift_registers_d_c_30/TChk142_49471 at time 3904668 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly)  $hold violation detected. Time: 3904668 ps, Ref Event Time Stamp: 3904661 ps, Data Event Time Stamp: 3904668 ps, Limit: 193 ps
WARNING: "D:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/SRLC32E.v" Line 144: Timing violation in scope /NTT_tb/uut/RU_1/shift_registers_u[31].shift_reg_u_reg[31][19]_srl32_RU_1_shift_registers_d_c_30/TChk144_49473 at time 3904704 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly)  $setup violation detected. Time: 3904704 ps, Data Event Time Stamp: 3812125 ps, Ref Event Time Stamp: 3904660 ps, Limit: -3 ps
WARNING: "D:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/SRLC32E.v" Line 144: Timing violation in scope /NTT_tb/uut/RU_1/shift_registers_u[31].shift_reg_u_reg[31][19]_srl32_RU_1_shift_registers_d_c_30/TChk144_49473 at time 3904704 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly)  $hold violation detected. Time: 3904704 ps, Ref Event Time Stamp: 3904660 ps, Data Event Time Stamp: 3904704 ps, Limit: 193 ps
WARNING: "D:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/SRLC32E.v" Line 142: Timing violation in scope /NTT_tb/uut/RU_1/shift_registers_u[31].shift_reg_u_reg[31][22]_srl32_RU_1_shift_registers_d_c_30/TChk142_49471 at time 3904721 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly)  $setup violation detected. Time: 3904721 ps, Data Event Time Stamp: 3812124 ps, Ref Event Time Stamp: 3904665 ps, Limit: -3 ps
WARNING: "D:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/SRLC32E.v" Line 142: Timing violation in scope /NTT_tb/uut/RU_1/shift_registers_u[31].shift_reg_u_reg[31][22]_srl32_RU_1_shift_registers_d_c_30/TChk142_49471 at time 3904721 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly)  $hold violation detected. Time: 3904721 ps, Ref Event Time Stamp: 3904665 ps, Data Event Time Stamp: 3904721 ps, Limit: 193 ps
WARNING: "D:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/SRLC32E.v" Line 144: Timing violation in scope /NTT_tb/uut/RU_1/shift_registers_u[31].shift_reg_u_reg[31][22]_srl32_RU_1_shift_registers_d_c_30/TChk144_49473 at time 3904770 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly)  $setup violation detected. Time: 3904770 ps, Data Event Time Stamp: 3812426 ps, Ref Event Time Stamp: 3904665 ps, Limit: -3 ps
WARNING: "D:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/SRLC32E.v" Line 144: Timing violation in scope /NTT_tb/uut/RU_1/shift_registers_u[31].shift_reg_u_reg[31][22]_srl32_RU_1_shift_registers_d_c_30/TChk144_49473 at time 3904770 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly)  $hold violation detected. Time: 3904770 ps, Ref Event Time Stamp: 3904665 ps, Data Event Time Stamp: 3904770 ps, Limit: 193 ps
WARNING: "D:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/SRLC32E.v" Line 142: Timing violation in scope /NTT_tb/uut/RU_1/shift_registers_u[31].shift_reg_u_reg[31][17]_srl32_RU_1_shift_registers_d_c_30/TChk142_49471 at time 3904798 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly)  $setup violation detected. Time: 3904798 ps, Data Event Time Stamp: 3904466 ps, Ref Event Time Stamp: 3904664 ps, Limit: -3 ps
WARNING: "D:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/SRLC32E.v" Line 142: Timing violation in scope /NTT_tb/uut/RU_1/shift_registers_u[31].shift_reg_u_reg[31][17]_srl32_RU_1_shift_registers_d_c_30/TChk142_49471 at time 3904798 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly)  $hold violation detected. Time: 3904798 ps, Ref Event Time Stamp: 3904664 ps, Data Event Time Stamp: 3904798 ps, Limit: 193 ps
WARNING: "D:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/SRLC32E.v" Line 144: Timing violation in scope /NTT_tb/uut/RU_1/shift_registers_u[31].shift_reg_u_reg[31][9]_srl32_RU_1_shift_registers_d_c_30/TChk144_49473 at time 3904829 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly)  $setup violation detected. Time: 3904829 ps, Data Event Time Stamp: 3812883 ps, Ref Event Time Stamp: 3904665 ps, Limit: -3 ps
WARNING: "D:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/SRLC32E.v" Line 144: Timing violation in scope /NTT_tb/uut/RU_1/shift_registers_u[31].shift_reg_u_reg[31][9]_srl32_RU_1_shift_registers_d_c_30/TChk144_49473 at time 3904829 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly)  $hold violation detected. Time: 3904829 ps, Ref Event Time Stamp: 3904665 ps, Data Event Time Stamp: 3904829 ps, Limit: 193 ps
WARNING: "D:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/SRLC32E.v" Line 142: Timing violation in scope /NTT_tb/uut/RU_1/shift_registers_u[31].shift_reg_u_reg[31][9]_srl32_RU_1_shift_registers_d_c_30/TChk142_49471 at time 3904853 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly)  $setup violation detected. Time: 3904853 ps, Data Event Time Stamp: 3904483 ps, Ref Event Time Stamp: 3904665 ps, Limit: -3 ps
WARNING: "D:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/SRLC32E.v" Line 142: Timing violation in scope /NTT_tb/uut/RU_1/shift_registers_u[31].shift_reg_u_reg[31][9]_srl32_RU_1_shift_registers_d_c_30/TChk142_49471 at time 3904853 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly)  $hold violation detected. Time: 3904853 ps, Ref Event Time Stamp: 3904665 ps, Data Event Time Stamp: 3904853 ps, Limit: 193 ps
WARNING: "D:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/SRLC32E.v" Line 144: Timing violation in scope /NTT_tb/uut/RU_1/shift_registers_d[31].shift_reg_d_reg[31][18]_srl32_RU_1_shift_registers_d_c_30/TChk144_49473 at time 4004675 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly)  $setup violation detected. Time: 4004675 ps, Data Event Time Stamp: 3915519 ps, Ref Event Time Stamp: 4004602 ps, Limit: -3 ps
WARNING: "D:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/SRLC32E.v" Line 144: Timing violation in scope /NTT_tb/uut/RU_1/shift_registers_d[31].shift_reg_d_reg[31][18]_srl32_RU_1_shift_registers_d_c_30/TChk144_49473 at time 4004675 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly)  $hold violation detected. Time: 4004675 ps, Ref Event Time Stamp: 4004602 ps, Data Event Time Stamp: 4004675 ps, Limit: 193 ps
WARNING: "D:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/SRLC32E.v" Line 144: Timing violation in scope /NTT_tb/uut/RU_1/shift_registers_d[31].shift_reg_d_reg[31][22]_srl32_RU_1_shift_registers_d_c_30/TChk144_49473 at time 4004682 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly)  $hold violation detected. Time: 4004682 ps, Ref Event Time Stamp: 4004660 ps, Data Event Time Stamp: 4004682 ps, Limit: 80 ps
WARNING: "D:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/SRLC32E.v" Line 144: Timing violation in scope /NTT_tb/uut/RU_1/shift_registers_u[31].shift_reg_u_reg[31][14]_srl32_RU_1_shift_registers_d_c_30/TChk144_49473 at time 4004710 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly)  $hold violation detected. Time: 4004710 ps, Ref Event Time Stamp: 4004665 ps, Data Event Time Stamp: 4004710 ps, Limit: 80 ps
WARNING: "D:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/SRLC32E.v" Line 144: Timing violation in scope /NTT_tb/uut/RU_1/shift_registers_d[31].shift_reg_d_reg[31][3]_srl32_RU_1_shift_registers_d_c_30/TChk144_49473 at time 4304663 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly)  $setup violation detected. Time: 4304663 ps, Data Event Time Stamp: 4304614 ps, Ref Event Time Stamp: 4304663 ps, Limit: 110 ps
WARNING: "D:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/SRLC32E.v" Line 144: Timing violation in scope /NTT_tb/uut/RU_1/shift_registers_d[31].shift_reg_d_reg[31][2]_srl32_RU_1_shift_registers_d_c_30/TChk144_49473 at time 4304668 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly)  $setup violation detected. Time: 4304668 ps, Data Event Time Stamp: 4215874 ps, Ref Event Time Stamp: 4304661 ps, Limit: -3 ps
WARNING: "D:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/SRLC32E.v" Line 144: Timing violation in scope /NTT_tb/uut/RU_1/shift_registers_d[31].shift_reg_d_reg[31][2]_srl32_RU_1_shift_registers_d_c_30/TChk144_49473 at time 4304668 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly)  $hold violation detected. Time: 4304668 ps, Ref Event Time Stamp: 4304661 ps, Data Event Time Stamp: 4304668 ps, Limit: 193 ps
WARNING: "D:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/SRLC32E.v" Line 144: Timing violation in scope /NTT_tb/uut/RU_1/shift_registers_d[31].shift_reg_d_reg[31][21]_srl32_RU_1_shift_registers_d_c_30/TChk144_49473 at time 4304687 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly)  $hold violation detected. Time: 4304687 ps, Ref Event Time Stamp: 4304664 ps, Data Event Time Stamp: 4304687 ps, Limit: 80 ps
WARNING: "D:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/SRLC32E.v" Line 144: Timing violation in scope /NTT_tb/uut/RU_1/shift_registers_u[31].shift_reg_u_reg[31][13]_srl32_RU_1_shift_registers_d_c_30/TChk144_49473 at time 4604709 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly)  $hold violation detected. Time: 4604709 ps, Ref Event Time Stamp: 4604661 ps, Data Event Time Stamp: 4604709 ps, Limit: 80 ps
WARNING: "D:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/SRLC32E.v" Line 144: Timing violation in scope /NTT_tb/uut/RU_1/shift_registers_u[31].shift_reg_u_reg[31][7]_srl32_RU_1_shift_registers_d_c_30/TChk144_49473 at time 4604785 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly)  $setup violation detected. Time: 4604785 ps, Data Event Time Stamp: 4513265 ps, Ref Event Time Stamp: 4604664 ps, Limit: -3 ps
WARNING: "D:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/SRLC32E.v" Line 144: Timing violation in scope /NTT_tb/uut/RU_1/shift_registers_u[31].shift_reg_u_reg[31][7]_srl32_RU_1_shift_registers_d_c_30/TChk144_49473 at time 4604785 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly)  $hold violation detected. Time: 4604785 ps, Ref Event Time Stamp: 4604664 ps, Data Event Time Stamp: 4604785 ps, Limit: 193 ps
WARNING: "D:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/SRLC32E.v" Line 142: Timing violation in scope /NTT_tb/uut/RU_1/shift_registers_d[31].shift_reg_d_reg[31][3]_srl32_RU_1_shift_registers_d_c_30/TChk142_49471 at time 4804663 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly)  $setup violation detected. Time: 4804663 ps, Data Event Time Stamp: 4804586 ps, Ref Event Time Stamp: 4804663 ps, Limit: 110 ps
WARNING: "D:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/SRLC32E.v" Line 142: Timing violation in scope /NTT_tb/uut/RU_1/shift_registers_d[31].shift_reg_d_reg[31][18]_srl32_RU_1_shift_registers_d_c_30/TChk142_49471 at time 4804666 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly)  $setup violation detected. Time: 4804666 ps, Data Event Time Stamp: 4715509 ps, Ref Event Time Stamp: 4804602 ps, Limit: -3 ps
WARNING: "D:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/SRLC32E.v" Line 142: Timing violation in scope /NTT_tb/uut/RU_1/shift_registers_d[31].shift_reg_d_reg[31][18]_srl32_RU_1_shift_registers_d_c_30/TChk142_49471 at time 4804666 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly)  $hold violation detected. Time: 4804666 ps, Ref Event Time Stamp: 4804602 ps, Data Event Time Stamp: 4804666 ps, Limit: 193 ps
WARNING: "D:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/SRLC32E.v" Line 142: Timing violation in scope /NTT_tb/uut/RU_1/shift_registers_u[31].shift_reg_u_reg[31][14]_srl32_RU_1_shift_registers_d_c_30/TChk142_49471 at time 4804701 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly)  $hold violation detected. Time: 4804701 ps, Ref Event Time Stamp: 4804665 ps, Data Event Time Stamp: 4804701 ps, Limit: 80 ps
WARNING: "D:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/SRLC32E.v" Line 142: Timing violation in scope /NTT_tb/uut/RU_1/shift_registers_d[31].shift_reg_d_reg[31][7]_srl32_RU_1_shift_registers_d_c_30/TChk142_49471 at time 4804767 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly)  $setup violation detected. Time: 4804767 ps, Data Event Time Stamp: 4716480 ps, Ref Event Time Stamp: 4804605 ps, Limit: -3 ps
WARNING: "D:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/SRLC32E.v" Line 142: Timing violation in scope /NTT_tb/uut/RU_1/shift_registers_d[31].shift_reg_d_reg[31][7]_srl32_RU_1_shift_registers_d_c_30/TChk142_49471 at time 4804767 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly)  $hold violation detected. Time: 4804767 ps, Ref Event Time Stamp: 4804605 ps, Data Event Time Stamp: 4804767 ps, Limit: 193 ps
WARNING: "D:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/SRLC32E.v" Line 144: Timing violation in scope /NTT_tb/uut/RU_1/shift_registers_d[31].shift_reg_d_reg[31][3]_srl32_RU_1_shift_registers_d_c_30/TChk144_49473 at time 5004663 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly)  $setup violation detected. Time: 5004663 ps, Data Event Time Stamp: 5004614 ps, Ref Event Time Stamp: 5004663 ps, Limit: 110 ps
WARNING: "D:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/SRLC32E.v" Line 144: Timing violation in scope /NTT_tb/uut/RU_1/shift_registers_d[31].shift_reg_d_reg[31][2]_srl32_RU_1_shift_registers_d_c_30/TChk144_49473 at time 5004668 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly)  $setup violation detected. Time: 5004668 ps, Data Event Time Stamp: 4816920 ps, Ref Event Time Stamp: 5004661 ps, Limit: -3 ps
WARNING: "D:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/SRLC32E.v" Line 144: Timing violation in scope /NTT_tb/uut/RU_1/shift_registers_d[31].shift_reg_d_reg[31][2]_srl32_RU_1_shift_registers_d_c_30/TChk144_49473 at time 5004668 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly)  $hold violation detected. Time: 5004668 ps, Ref Event Time Stamp: 5004661 ps, Data Event Time Stamp: 5004668 ps, Limit: 193 ps
WARNING: "D:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/SRLC32E.v" Line 144: Timing violation in scope /NTT_tb/uut/RU_1/shift_registers_d[31].shift_reg_d_reg[31][18]_srl32_RU_1_shift_registers_d_c_30/TChk144_49473 at time 5104787 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly)  $setup violation detected. Time: 5104787 ps, Data Event Time Stamp: 5015940 ps, Ref Event Time Stamp: 5104602 ps, Limit: -3 ps
WARNING: "D:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/SRLC32E.v" Line 144: Timing violation in scope /NTT_tb/uut/RU_1/shift_registers_d[31].shift_reg_d_reg[31][18]_srl32_RU_1_shift_registers_d_c_30/TChk144_49473 at time 5104787 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly)  $hold violation detected. Time: 5104787 ps, Ref Event Time Stamp: 5104602 ps, Data Event Time Stamp: 5104787 ps, Limit: 193 ps
WARNING: "D:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/SRLC32E.v" Line 142: Timing violation in scope /NTT_tb/uut/RU_1/shift_registers_d[31].shift_reg_d_reg[31][20]_srl32_RU_1_shift_registers_d_c_30/TChk142_49471 at time 5204626 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly)  $setup violation detected. Time: 5204626 ps, Data Event Time Stamp: 5116838 ps, Ref Event Time Stamp: 5204602 ps, Limit: -3 ps
WARNING: "D:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/SRLC32E.v" Line 142: Timing violation in scope /NTT_tb/uut/RU_1/shift_registers_d[31].shift_reg_d_reg[31][20]_srl32_RU_1_shift_registers_d_c_30/TChk142_49471 at time 5204626 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly)  $hold violation detected. Time: 5204626 ps, Ref Event Time Stamp: 5204602 ps, Data Event Time Stamp: 5204626 ps, Limit: 193 ps
WARNING: "D:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/SRLC32E.v" Line 144: Timing violation in scope /NTT_tb/uut/RU_1/shift_registers_u[31].shift_reg_u_reg[31][13]_srl32_RU_1_shift_registers_d_c_30/TChk144_49473 at time 5204713 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly)  $hold violation detected. Time: 5204713 ps, Ref Event Time Stamp: 5204661 ps, Data Event Time Stamp: 5204713 ps, Limit: 80 ps
WARNING: "D:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/SRLC32E.v" Line 144: Timing violation in scope /NTT_tb/uut/RU_1/shift_registers_u[31].shift_reg_u_reg[31][5]_srl32_RU_1_shift_registers_d_c_30/TChk144_49473 at time 5204829 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly)  $setup violation detected. Time: 5204829 ps, Data Event Time Stamp: 5117816 ps, Ref Event Time Stamp: 5204664 ps, Limit: -3 ps
WARNING: "D:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/SRLC32E.v" Line 144: Timing violation in scope /NTT_tb/uut/RU_1/shift_registers_u[31].shift_reg_u_reg[31][5]_srl32_RU_1_shift_registers_d_c_30/TChk144_49473 at time 5204829 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly)  $hold violation detected. Time: 5204829 ps, Ref Event Time Stamp: 5204664 ps, Data Event Time Stamp: 5204829 ps, Limit: 193 ps
WARNING: "D:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/SRLC32E.v" Line 144: Timing violation in scope /NTT_tb/uut/RU_1/shift_registers_u[31].shift_reg_u_reg[31][11]_srl32_RU_1_shift_registers_d_c_30/TChk144_49473 at time 5204836 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly)  $setup violation detected. Time: 5204836 ps, Data Event Time Stamp: 5117353 ps, Ref Event Time Stamp: 5204663 ps, Limit: -3 ps
WARNING: "D:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/SRLC32E.v" Line 144: Timing violation in scope /NTT_tb/uut/RU_1/shift_registers_u[31].shift_reg_u_reg[31][11]_srl32_RU_1_shift_registers_d_c_30/TChk144_49473 at time 5204836 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly)  $hold violation detected. Time: 5204836 ps, Ref Event Time Stamp: 5204663 ps, Data Event Time Stamp: 5204836 ps, Limit: 193 ps
WARNING: "D:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/SRLC32E.v" Line 142: Timing violation in scope /NTT_tb/uut/RU_1/shift_registers_u[31].shift_reg_u_reg[31][9]_srl32_RU_1_shift_registers_d_c_30/TChk142_49471 at time 5204857 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly)  $setup violation detected. Time: 5204857 ps, Data Event Time Stamp: 5204487 ps, Ref Event Time Stamp: 5204665 ps, Limit: -3 ps
WARNING: "D:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/SRLC32E.v" Line 142: Timing violation in scope /NTT_tb/uut/RU_1/shift_registers_u[31].shift_reg_u_reg[31][9]_srl32_RU_1_shift_registers_d_c_30/TChk142_49471 at time 5204857 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly)  $hold violation detected. Time: 5204857 ps, Ref Event Time Stamp: 5204665 ps, Data Event Time Stamp: 5204857 ps, Limit: 193 ps
WARNING: "D:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/SRLC32E.v" Line 142: Timing violation in scope /NTT_tb/uut/RU_1/shift_registers_d[31].shift_reg_d_reg[31][2]_srl32_RU_1_shift_registers_d_c_30/TChk142_49471 at time 5304668 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly)  $setup violation detected. Time: 5304668 ps, Data Event Time Stamp: 5215507 ps, Ref Event Time Stamp: 5304661 ps, Limit: -3 ps
WARNING: "D:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/SRLC32E.v" Line 142: Timing violation in scope /NTT_tb/uut/RU_1/shift_registers_d[31].shift_reg_d_reg[31][2]_srl32_RU_1_shift_registers_d_c_30/TChk142_49471 at time 5304668 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly)  $hold violation detected. Time: 5304668 ps, Ref Event Time Stamp: 5304661 ps, Data Event Time Stamp: 5304668 ps, Limit: 193 ps
WARNING: "D:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/SRLC32E.v" Line 144: Timing violation in scope /NTT_tb/uut/RU_1/shift_registers_d[31].shift_reg_d_reg[31][21]_srl32_RU_1_shift_registers_d_c_30/TChk144_49473 at time 5304687 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly)  $hold violation detected. Time: 5304687 ps, Ref Event Time Stamp: 5304664 ps, Data Event Time Stamp: 5304687 ps, Limit: 80 ps
WARNING: "D:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/SRLC32E.v" Line 144: Timing violation in scope /NTT_tb/uut/RU_1/shift_registers_u[31].shift_reg_u_reg[31][9]_srl32_RU_1_shift_registers_d_c_30/TChk144_49473 at time 5404670 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly)  $setup violation detected. Time: 5404670 ps, Data Event Time Stamp: 5316712 ps, Ref Event Time Stamp: 5404665 ps, Limit: -3 ps
WARNING: "D:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/SRLC32E.v" Line 144: Timing violation in scope /NTT_tb/uut/RU_1/shift_registers_u[31].shift_reg_u_reg[31][9]_srl32_RU_1_shift_registers_d_c_30/TChk144_49473 at time 5404670 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly)  $hold violation detected. Time: 5404670 ps, Ref Event Time Stamp: 5404665 ps, Data Event Time Stamp: 5404670 ps, Limit: 193 ps
WARNING: "D:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/SRLC32E.v" Line 144: Timing violation in scope /NTT_tb/uut/RU_1/shift_registers_u[31].shift_reg_u_reg[31][13]_srl32_RU_1_shift_registers_d_c_30/TChk144_49473 at time 5404709 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly)  $hold violation detected. Time: 5404709 ps, Ref Event Time Stamp: 5404661 ps, Data Event Time Stamp: 5404709 ps, Limit: 80 ps
WARNING: "D:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/SRLC32E.v" Line 144: Timing violation in scope /NTT_tb/uut/RU_1/shift_registers_u[31].shift_reg_u_reg[31][5]_srl32_RU_1_shift_registers_d_c_30/TChk144_49473 at time 5404719 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly)  $setup violation detected. Time: 5404719 ps, Data Event Time Stamp: 5316665 ps, Ref Event Time Stamp: 5404664 ps, Limit: -3 ps
WARNING: "D:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/SRLC32E.v" Line 144: Timing violation in scope /NTT_tb/uut/RU_1/shift_registers_u[31].shift_reg_u_reg[31][5]_srl32_RU_1_shift_registers_d_c_30/TChk144_49473 at time 5404719 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly)  $hold violation detected. Time: 5404719 ps, Ref Event Time Stamp: 5404664 ps, Data Event Time Stamp: 5404719 ps, Limit: 193 ps
WARNING: "D:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/SRLC32E.v" Line 142: Timing violation in scope /NTT_tb/uut/RU_1/shift_registers_d[31].shift_reg_d_reg[31][7]_srl32_RU_1_shift_registers_d_c_30/TChk142_49471 at time 5404763 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly)  $setup violation detected. Time: 5404763 ps, Data Event Time Stamp: 5316073 ps, Ref Event Time Stamp: 5404605 ps, Limit: -3 ps
WARNING: "D:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/SRLC32E.v" Line 142: Timing violation in scope /NTT_tb/uut/RU_1/shift_registers_d[31].shift_reg_d_reg[31][7]_srl32_RU_1_shift_registers_d_c_30/TChk142_49471 at time 5404763 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly)  $hold violation detected. Time: 5404763 ps, Ref Event Time Stamp: 5404605 ps, Data Event Time Stamp: 5404763 ps, Limit: 193 ps
WARNING: "D:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/SRLC32E.v" Line 144: Timing violation in scope /NTT_tb/uut/RU_1/shift_registers_d[31].shift_reg_d_reg[31][16]_srl32_RU_1_shift_registers_d_c_30/TChk144_49473 at time 5604682 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly)  $hold violation detected. Time: 5604682 ps, Ref Event Time Stamp: 5604606 ps, Data Event Time Stamp: 5604682 ps, Limit: 80 ps
WARNING: "D:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/SRLC32E.v" Line 144: Timing violation in scope /NTT_tb/uut/RU_1/shift_registers_u[31].shift_reg_u_reg[31][14]_srl32_RU_1_shift_registers_d_c_30/TChk144_49473 at time 5604697 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly)  $hold violation detected. Time: 5604697 ps, Ref Event Time Stamp: 5604665 ps, Data Event Time Stamp: 5604697 ps, Limit: 80 ps
WARNING: "D:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/SRLC32E.v" Line 144: Timing violation in scope /NTT_tb/uut/RU_1/shift_registers_d[31].shift_reg_d_reg[31][3]_srl32_RU_1_shift_registers_d_c_30/TChk144_49473 at time 5704663 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly)  $setup violation detected. Time: 5704663 ps, Data Event Time Stamp: 5704614 ps, Ref Event Time Stamp: 5704663 ps, Limit: 110 ps
WARNING: "D:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/SRLC32E.v" Line 144: Timing violation in scope /NTT_tb/uut/RU_1/shift_registers_d[31].shift_reg_d_reg[31][2]_srl32_RU_1_shift_registers_d_c_30/TChk144_49473 at time 5704668 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly)  $setup violation detected. Time: 5704668 ps, Data Event Time Stamp: 5605443 ps, Ref Event Time Stamp: 5704661 ps, Limit: -3 ps
WARNING: "D:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/SRLC32E.v" Line 144: Timing violation in scope /NTT_tb/uut/RU_1/shift_registers_d[31].shift_reg_d_reg[31][2]_srl32_RU_1_shift_registers_d_c_30/TChk144_49473 at time 5704668 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly)  $hold violation detected. Time: 5704668 ps, Ref Event Time Stamp: 5704661 ps, Data Event Time Stamp: 5704668 ps, Limit: 193 ps
WARNING: "D:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/SRLC32E.v" Line 144: Timing violation in scope /NTT_tb/uut/RU_1/shift_registers_d[31].shift_reg_d_reg[31][18]_srl32_RU_1_shift_registers_d_c_30/TChk144_49473 at time 5704783 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly)  $setup violation detected. Time: 5704783 ps, Data Event Time Stamp: 5605055 ps, Ref Event Time Stamp: 5704602 ps, Limit: -3 ps
WARNING: "D:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/SRLC32E.v" Line 144: Timing violation in scope /NTT_tb/uut/RU_1/shift_registers_d[31].shift_reg_d_reg[31][18]_srl32_RU_1_shift_registers_d_c_30/TChk144_49473 at time 5704783 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly)  $hold violation detected. Time: 5704783 ps, Ref Event Time Stamp: 5704602 ps, Data Event Time Stamp: 5704783 ps, Limit: 193 ps
WARNING: "D:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/SRLC32E.v" Line 144: Timing violation in scope /NTT_tb/uut/RU_1/shift_registers_u[31].shift_reg_u_reg[31][14]_srl32_RU_1_shift_registers_d_c_30/TChk144_49473 at time 5804701 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly)  $hold violation detected. Time: 5804701 ps, Ref Event Time Stamp: 5804665 ps, Data Event Time Stamp: 5804701 ps, Limit: 80 ps
WARNING: "D:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/SRLC32E.v" Line 144: Timing violation in scope /NTT_tb/uut/RU_1/shift_registers_d[31].shift_reg_d_reg[31][18]_srl32_RU_1_shift_registers_d_c_30/TChk144_49473 at time 5904787 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly)  $setup violation detected. Time: 5904787 ps, Data Event Time Stamp: 5805059 ps, Ref Event Time Stamp: 5904602 ps, Limit: -3 ps
WARNING: "D:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/SRLC32E.v" Line 144: Timing violation in scope /NTT_tb/uut/RU_1/shift_registers_d[31].shift_reg_d_reg[31][18]_srl32_RU_1_shift_registers_d_c_30/TChk144_49473 at time 5904787 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly)  $hold violation detected. Time: 5904787 ps, Ref Event Time Stamp: 5904602 ps, Data Event Time Stamp: 5904787 ps, Limit: 193 ps
WARNING: "D:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/SRLC32E.v" Line 142: Timing violation in scope /NTT_tb/uut/RU_1/shift_registers_d[31].shift_reg_d_reg[31][20]_srl32_RU_1_shift_registers_d_c_30/TChk142_49471 at time 6004622 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly)  $setup violation detected. Time: 6004622 ps, Data Event Time Stamp: 5916838 ps, Ref Event Time Stamp: 6004602 ps, Limit: -3 ps
WARNING: "D:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/SRLC32E.v" Line 142: Timing violation in scope /NTT_tb/uut/RU_1/shift_registers_d[31].shift_reg_d_reg[31][20]_srl32_RU_1_shift_registers_d_c_30/TChk142_49471 at time 6004622 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly)  $hold violation detected. Time: 6004622 ps, Ref Event Time Stamp: 6004602 ps, Data Event Time Stamp: 6004622 ps, Limit: 193 ps
WARNING: "D:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/SRLC32E.v" Line 144: Timing violation in scope /NTT_tb/uut/RU_1/shift_registers_u[31].shift_reg_u_reg[31][2]_srl32_RU_1_shift_registers_d_c_30/TChk144_49473 at time 6004662 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly)  $setup violation detected. Time: 6004662 ps, Data Event Time Stamp: 6004647 ps, Ref Event Time Stamp: 6004662 ps, Limit: 110 ps
WARNING: "D:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/SRLC32E.v" Line 142: Timing violation in scope /NTT_tb/uut/RU_1/shift_registers_d[31].shift_reg_d_reg[31][2]_srl32_RU_1_shift_registers_d_c_30/TChk142_49471 at time 6004668 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly)  $setup violation detected. Time: 6004668 ps, Data Event Time Stamp: 5916866 ps, Ref Event Time Stamp: 6004661 ps, Limit: -3 ps
WARNING: "D:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/SRLC32E.v" Line 142: Timing violation in scope /NTT_tb/uut/RU_1/shift_registers_d[31].shift_reg_d_reg[31][2]_srl32_RU_1_shift_registers_d_c_30/TChk142_49471 at time 6004668 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly)  $hold violation detected. Time: 6004668 ps, Ref Event Time Stamp: 6004661 ps, Data Event Time Stamp: 6004668 ps, Limit: 193 ps
WARNING: "D:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/SRLC32E.v" Line 142: Timing violation in scope /NTT_tb/uut/RU_1/shift_registers_d[31].shift_reg_d_reg[31][16]_srl32_RU_1_shift_registers_d_c_30/TChk142_49471 at time 6004682 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly)  $hold violation detected. Time: 6004682 ps, Ref Event Time Stamp: 6004606 ps, Data Event Time Stamp: 6004682 ps, Limit: 80 ps
WARNING: "D:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/SRLC32E.v" Line 144: Timing violation in scope /NTT_tb/uut/RU_1/shift_registers_u[31].shift_reg_u_reg[31][13]_srl32_RU_1_shift_registers_d_c_30/TChk144_49473 at time 6004709 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly)  $hold violation detected. Time: 6004709 ps, Ref Event Time Stamp: 6004661 ps, Data Event Time Stamp: 6004709 ps, Limit: 80 ps
WARNING: "D:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/SRLC32E.v" Line 144: Timing violation in scope /NTT_tb/uut/RU_1/shift_registers_u[31].shift_reg_u_reg[31][5]_srl32_RU_1_shift_registers_d_c_30/TChk144_49473 at time 6004825 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly)  $setup violation detected. Time: 6004825 ps, Data Event Time Stamp: 5917816 ps, Ref Event Time Stamp: 6004664 ps, Limit: -3 ps
WARNING: "D:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/SRLC32E.v" Line 144: Timing violation in scope /NTT_tb/uut/RU_1/shift_registers_u[31].shift_reg_u_reg[31][5]_srl32_RU_1_shift_registers_d_c_30/TChk144_49473 at time 6004825 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly)  $hold violation detected. Time: 6004825 ps, Ref Event Time Stamp: 6004664 ps, Data Event Time Stamp: 6004825 ps, Limit: 193 ps
WARNING: "D:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/SRLC32E.v" Line 144: Timing violation in scope /NTT_tb/uut/RU_1/shift_registers_u[31].shift_reg_u_reg[31][11]_srl32_RU_1_shift_registers_d_c_30/TChk144_49473 at time 6004832 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly)  $setup violation detected. Time: 6004832 ps, Data Event Time Stamp: 5917353 ps, Ref Event Time Stamp: 6004663 ps, Limit: -3 ps
WARNING: "D:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/SRLC32E.v" Line 144: Timing violation in scope /NTT_tb/uut/RU_1/shift_registers_u[31].shift_reg_u_reg[31][11]_srl32_RU_1_shift_registers_d_c_30/TChk144_49473 at time 6004832 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly)  $hold violation detected. Time: 6004832 ps, Ref Event Time Stamp: 6004663 ps, Data Event Time Stamp: 6004832 ps, Limit: 193 ps
WARNING: "D:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/SRLC32E.v" Line 142: Timing violation in scope /NTT_tb/uut/RU_1/shift_registers_u[31].shift_reg_u_reg[31][9]_srl32_RU_1_shift_registers_d_c_30/TChk142_49471 at time 6004853 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly)  $setup violation detected. Time: 6004853 ps, Data Event Time Stamp: 6004483 ps, Ref Event Time Stamp: 6004665 ps, Limit: -3 ps
WARNING: "D:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/SRLC32E.v" Line 142: Timing violation in scope /NTT_tb/uut/RU_1/shift_registers_u[31].shift_reg_u_reg[31][9]_srl32_RU_1_shift_registers_d_c_30/TChk142_49471 at time 6004853 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly)  $hold violation detected. Time: 6004853 ps, Ref Event Time Stamp: 6004665 ps, Data Event Time Stamp: 6004853 ps, Limit: 193 ps
WARNING: "D:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/SRLC32E.v" Line 142: Timing violation in scope /NTT_tb/uut/RU_1/shift_registers_u[31].shift_reg_u_reg[31][5]_srl32_RU_1_shift_registers_d_c_30/TChk142_49471 at time 6004854 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly)  $setup violation detected. Time: 6004854 ps, Data Event Time Stamp: 6004535 ps, Ref Event Time Stamp: 6004664 ps, Limit: -3 ps
WARNING: "D:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/SRLC32E.v" Line 142: Timing violation in scope /NTT_tb/uut/RU_1/shift_registers_u[31].shift_reg_u_reg[31][5]_srl32_RU_1_shift_registers_d_c_30/TChk142_49471 at time 6004854 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly)  $hold violation detected. Time: 6004854 ps, Ref Event Time Stamp: 6004664 ps, Data Event Time Stamp: 6004854 ps, Limit: 193 ps
WARNING: "D:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/SRLC32E.v" Line 142: Timing violation in scope /NTT_tb/uut/RU_1/shift_registers_d[31].shift_reg_d_reg[31][2]_srl32_RU_1_shift_registers_d_c_30/TChk142_49471 at time 6104668 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly)  $setup violation detected. Time: 6104668 ps, Data Event Time Stamp: 6015049 ps, Ref Event Time Stamp: 6104661 ps, Limit: -3 ps
WARNING: "D:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/SRLC32E.v" Line 142: Timing violation in scope /NTT_tb/uut/RU_1/shift_registers_d[31].shift_reg_d_reg[31][2]_srl32_RU_1_shift_registers_d_c_30/TChk142_49471 at time 6104668 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly)  $hold violation detected. Time: 6104668 ps, Ref Event Time Stamp: 6104661 ps, Data Event Time Stamp: 6104668 ps, Limit: 193 ps
WARNING: "D:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/SRLC32E.v" Line 144: Timing violation in scope /NTT_tb/uut/RU_1/shift_registers_d[31].shift_reg_d_reg[31][16]_srl32_RU_1_shift_registers_d_c_30/TChk144_49473 at time 6104682 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly)  $hold violation detected. Time: 6104682 ps, Ref Event Time Stamp: 6104606 ps, Data Event Time Stamp: 6104682 ps, Limit: 80 ps
WARNING: "D:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/SRLC32E.v" Line 142: Timing violation in scope /NTT_tb/uut/RU_1/shift_registers_d[31].shift_reg_d_reg[31][20]_srl32_RU_1_shift_registers_d_c_30/TChk142_49471 at time 6304622 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly)  $setup violation detected. Time: 6304622 ps, Data Event Time Stamp: 6215581 ps, Ref Event Time Stamp: 6304602 ps, Limit: -3 ps
WARNING: "D:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/SRLC32E.v" Line 142: Timing violation in scope /NTT_tb/uut/RU_1/shift_registers_d[31].shift_reg_d_reg[31][20]_srl32_RU_1_shift_registers_d_c_30/TChk142_49471 at time 6304622 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly)  $hold violation detected. Time: 6304622 ps, Ref Event Time Stamp: 6304602 ps, Data Event Time Stamp: 6304622 ps, Limit: 193 ps
WARNING: "D:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/SRLC32E.v" Line 144: Timing violation in scope /NTT_tb/uut/RU_1/shift_registers_u[31].shift_reg_u_reg[31][2]_srl32_RU_1_shift_registers_d_c_30/TChk144_49473 at time 6304662 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly)  $setup violation detected. Time: 6304662 ps, Data Event Time Stamp: 6304635 ps, Ref Event Time Stamp: 6304662 ps, Limit: 110 ps
WARNING: "D:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/SRLC32E.v" Line 142: Timing violation in scope /NTT_tb/uut/RU_1/shift_registers_d[31].shift_reg_d_reg[31][18]_srl32_RU_1_shift_registers_d_c_30/TChk142_49471 at time 6304662 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly)  $setup violation detected. Time: 6304662 ps, Data Event Time Stamp: 6215083 ps, Ref Event Time Stamp: 6304602 ps, Limit: -3 ps
WARNING: "D:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/SRLC32E.v" Line 142: Timing violation in scope /NTT_tb/uut/RU_1/shift_registers_d[31].shift_reg_d_reg[31][18]_srl32_RU_1_shift_registers_d_c_30/TChk142_49471 at time 6304662 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly)  $hold violation detected. Time: 6304662 ps, Ref Event Time Stamp: 6304602 ps, Data Event Time Stamp: 6304662 ps, Limit: 193 ps
WARNING: "D:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/SRLC32E.v" Line 144: Timing violation in scope /NTT_tb/uut/RU_1/shift_registers_u[31].shift_reg_u_reg[31][10]_srl32_RU_1_shift_registers_d_c_30/TChk144_49473 at time 6304665 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly)  $setup violation detected. Time: 6304665 ps, Data Event Time Stamp: 6304641 ps, Ref Event Time Stamp: 6304665 ps, Limit: 110 ps
WARNING: "D:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/SRLC32E.v" Line 144: Timing violation in scope /NTT_tb/uut/RU_1/shift_registers_d[31].shift_reg_d_reg[31][2]_srl32_RU_1_shift_registers_d_c_30/TChk144_49473 at time 6304668 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly)  $setup violation detected. Time: 6304668 ps, Data Event Time Stamp: 6216678 ps, Ref Event Time Stamp: 6304661 ps, Limit: -3 ps
WARNING: "D:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/SRLC32E.v" Line 144: Timing violation in scope /NTT_tb/uut/RU_1/shift_registers_d[31].shift_reg_d_reg[31][2]_srl32_RU_1_shift_registers_d_c_30/TChk144_49473 at time 6304668 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly)  $hold violation detected. Time: 6304668 ps, Ref Event Time Stamp: 6304661 ps, Data Event Time Stamp: 6304668 ps, Limit: 193 ps
WARNING: "D:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/SRLC32E.v" Line 142: Timing violation in scope /NTT_tb/uut/RU_1/shift_registers_d[31].shift_reg_d_reg[31][16]_srl32_RU_1_shift_registers_d_c_30/TChk142_49471 at time 6304682 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly)  $hold violation detected. Time: 6304682 ps, Ref Event Time Stamp: 6304606 ps, Data Event Time Stamp: 6304682 ps, Limit: 80 ps
WARNING: "D:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/SRLC32E.v" Line 142: Timing violation in scope /NTT_tb/uut/RU_1/shift_registers_u[31].shift_reg_u_reg[31][7]_srl32_RU_1_shift_registers_d_c_30/TChk142_49471 at time 6304750 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly)  $setup violation detected. Time: 6304750 ps, Data Event Time Stamp: 6216439 ps, Ref Event Time Stamp: 6304664 ps, Limit: -3 ps
WARNING: "D:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/SRLC32E.v" Line 142: Timing violation in scope /NTT_tb/uut/RU_1/shift_registers_u[31].shift_reg_u_reg[31][7]_srl32_RU_1_shift_registers_d_c_30/TChk142_49471 at time 6304750 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly)  $hold violation detected. Time: 6304750 ps, Ref Event Time Stamp: 6304664 ps, Data Event Time Stamp: 6304750 ps, Limit: 193 ps
WARNING: "D:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/SRLC32E.v" Line 144: Timing violation in scope /NTT_tb/uut/RU_1/shift_registers_u[31].shift_reg_u_reg[31][4]_srl32_RU_1_shift_registers_d_c_30/TChk144_49473 at time 6304797 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly)  $setup violation detected. Time: 6304797 ps, Data Event Time Stamp: 6217179 ps, Ref Event Time Stamp: 6304663 ps, Limit: -3 ps
WARNING: "D:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/SRLC32E.v" Line 144: Timing violation in scope /NTT_tb/uut/RU_1/shift_registers_u[31].shift_reg_u_reg[31][4]_srl32_RU_1_shift_registers_d_c_30/TChk144_49473 at time 6304797 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly)  $hold violation detected. Time: 6304797 ps, Ref Event Time Stamp: 6304663 ps, Data Event Time Stamp: 6304797 ps, Limit: 193 ps
WARNING: "D:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/SRLC32E.v" Line 142: Timing violation in scope /NTT_tb/uut/RU_1/shift_registers_u[31].shift_reg_u_reg[31][1]_srl32_RU_1_shift_registers_d_c_30/TChk142_49471 at time 6304821 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly)  $setup violation detected. Time: 6304821 ps, Data Event Time Stamp: 6217049 ps, Ref Event Time Stamp: 6304661 ps, Limit: -3 ps
WARNING: "D:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/SRLC32E.v" Line 142: Timing violation in scope /NTT_tb/uut/RU_1/shift_registers_u[31].shift_reg_u_reg[31][1]_srl32_RU_1_shift_registers_d_c_30/TChk142_49471 at time 6304821 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly)  $hold violation detected. Time: 6304821 ps, Ref Event Time Stamp: 6304661 ps, Data Event Time Stamp: 6304821 ps, Limit: 193 ps
WARNING: "D:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/SRLC32E.v" Line 144: Timing violation in scope /NTT_tb/uut/RU_1/shift_registers_u[31].shift_reg_u_reg[31][5]_srl32_RU_1_shift_registers_d_c_30/TChk144_49473 at time 6304825 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly)  $setup violation detected. Time: 6304825 ps, Data Event Time Stamp: 6216664 ps, Ref Event Time Stamp: 6304664 ps, Limit: -3 ps
WARNING: "D:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/SRLC32E.v" Line 144: Timing violation in scope /NTT_tb/uut/RU_1/shift_registers_u[31].shift_reg_u_reg[31][5]_srl32_RU_1_shift_registers_d_c_30/TChk144_49473 at time 6304825 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly)  $hold violation detected. Time: 6304825 ps, Ref Event Time Stamp: 6304664 ps, Data Event Time Stamp: 6304825 ps, Limit: 193 ps
WARNING: "D:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/SRLC32E.v" Line 144: Timing violation in scope /NTT_tb/uut/RU_1/shift_registers_d[31].shift_reg_d_reg[31][20]_srl32_RU_1_shift_registers_d_c_30/TChk144_49473 at time 6404626 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly)  $setup violation detected. Time: 6404626 ps, Data Event Time Stamp: 6305192 ps, Ref Event Time Stamp: 6404602 ps, Limit: -3 ps
WARNING: "D:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/SRLC32E.v" Line 144: Timing violation in scope /NTT_tb/uut/RU_1/shift_registers_d[31].shift_reg_d_reg[31][20]_srl32_RU_1_shift_registers_d_c_30/TChk144_49473 at time 6404626 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly)  $hold violation detected. Time: 6404626 ps, Ref Event Time Stamp: 6404602 ps, Data Event Time Stamp: 6404626 ps, Limit: 193 ps
WARNING: "D:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/SRLC32E.v" Line 144: Timing violation in scope /NTT_tb/uut/RU_1/shift_registers_d[31].shift_reg_d_reg[31][16]_srl32_RU_1_shift_registers_d_c_30/TChk144_49473 at time 6504682 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly)  $hold violation detected. Time: 6504682 ps, Ref Event Time Stamp: 6504606 ps, Data Event Time Stamp: 6504682 ps, Limit: 80 ps
WARNING: "D:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/SRLC32E.v" Line 142: Timing violation in scope /NTT_tb/uut/RU_1/shift_registers_u[31].shift_reg_u_reg[31][14]_srl32_RU_1_shift_registers_d_c_30/TChk142_49471 at time 6504697 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly)  $hold violation detected. Time: 6504697 ps, Ref Event Time Stamp: 6504665 ps, Data Event Time Stamp: 6504697 ps, Limit: 80 ps
WARNING: "D:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/SRLC32E.v" Line 144: Timing violation in scope /NTT_tb/uut/RU_1/shift_registers_u[31].shift_reg_u_reg[31][13]_srl32_RU_1_shift_registers_d_c_30/TChk144_49473 at time 6504709 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly)  $hold violation detected. Time: 6504709 ps, Ref Event Time Stamp: 6504661 ps, Data Event Time Stamp: 6504709 ps, Limit: 80 ps
WARNING: "D:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/SRLC32E.v" Line 142: Timing violation in scope /NTT_tb/uut/RU_1/shift_registers_d[31].shift_reg_d_reg[31][18]_srl32_RU_1_shift_registers_d_c_30/TChk142_49471 at time 6504738 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly)  $setup violation detected. Time: 6504738 ps, Data Event Time Stamp: 6412816 ps, Ref Event Time Stamp: 6504602 ps, Limit: -3 ps
WARNING: "D:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/SRLC32E.v" Line 142: Timing violation in scope /NTT_tb/uut/RU_1/shift_registers_d[31].shift_reg_d_reg[31][18]_srl32_RU_1_shift_registers_d_c_30/TChk142_49471 at time 6504738 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly)  $hold violation detected. Time: 6504738 ps, Ref Event Time Stamp: 6504602 ps, Data Event Time Stamp: 6504738 ps, Limit: 193 ps
WARNING: "D:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/SRLC32E.v" Line 144: Timing violation in scope /NTT_tb/uut/RU_1/shift_registers_u[31].shift_reg_u_reg[31][1]_srl32_RU_1_shift_registers_d_c_30/TChk144_49473 at time 6504821 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly)  $setup violation detected. Time: 6504821 ps, Data Event Time Stamp: 6416082 ps, Ref Event Time Stamp: 6504661 ps, Limit: -3 ps
WARNING: "D:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/SRLC32E.v" Line 144: Timing violation in scope /NTT_tb/uut/RU_1/shift_registers_u[31].shift_reg_u_reg[31][1]_srl32_RU_1_shift_registers_d_c_30/TChk144_49473 at time 6504821 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly)  $hold violation detected. Time: 6504821 ps, Ref Event Time Stamp: 6504661 ps, Data Event Time Stamp: 6504821 ps, Limit: 193 ps
WARNING: "D:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/SRLC32E.v" Line 144: Timing violation in scope /NTT_tb/uut/RU_1/shift_registers_d[31].shift_reg_d_reg[31][18]_srl32_RU_1_shift_registers_d_c_30/TChk144_49473 at time 6604754 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly)  $setup violation detected. Time: 6604754 ps, Data Event Time Stamp: 6515896 ps, Ref Event Time Stamp: 6604602 ps, Limit: -3 ps
WARNING: "D:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/SRLC32E.v" Line 144: Timing violation in scope /NTT_tb/uut/RU_1/shift_registers_d[31].shift_reg_d_reg[31][18]_srl32_RU_1_shift_registers_d_c_30/TChk144_49473 at time 6604754 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly)  $hold violation detected. Time: 6604754 ps, Ref Event Time Stamp: 6604602 ps, Data Event Time Stamp: 6604754 ps, Limit: 193 ps
WARNING: "D:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/SRLC32E.v" Line 144: Timing violation in scope /NTT_tb/uut/RU_1/shift_registers_u[31].shift_reg_u_reg[31][12]_srl32_RU_1_shift_registers_d_c_30/TChk144_49473 at time 6804661 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly)  $setup violation detected. Time: 6804661 ps, Data Event Time Stamp: 6804562 ps, Ref Event Time Stamp: 6804661 ps, Limit: 110 ps
WARNING: "D:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/SRLC32E.v" Line 144: Timing violation in scope /NTT_tb/uut/RU_1/shift_registers_u[31].shift_reg_u_reg[31][21]_srl32_RU_1_shift_registers_d_c_30/TChk144_49473 at time 6804664 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly)  $hold violation detected. Time: 6804664 ps, Ref Event Time Stamp: 6804661 ps, Data Event Time Stamp: 6804664 ps, Limit: 193 ps
WARNING: "D:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/SRLC32E.v" Line 142: Timing violation in scope /NTT_tb/uut/RU_1/shift_registers_u[31].shift_reg_u_reg[31][20]_srl32_RU_1_shift_registers_d_c_30/TChk142_49471 at time 6804665 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly)  $setup violation detected. Time: 6804665 ps, Data Event Time Stamp: 6804570 ps, Ref Event Time Stamp: 6804665 ps, Limit: 110 ps
WARNING: "D:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/SRLC32E.v" Line 144: Timing violation in scope /NTT_tb/uut/RU_1/shift_registers_u[31].shift_reg_u_reg[31][20]_srl32_RU_1_shift_registers_d_c_30/TChk144_49473 at time 6804665 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly)  $setup violation detected. Time: 6804665 ps, Data Event Time Stamp: 6804579 ps, Ref Event Time Stamp: 6804665 ps, Limit: 110 ps
WARNING: "D:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/SRLC32E.v" Line 144: Timing violation in scope /NTT_tb/uut/RU_1/shift_registers_u[31].shift_reg_u_reg[31][15]_srl32_RU_1_shift_registers_d_c_30/TChk144_49473 at time 6804665 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly)  $hold violation detected. Time: 6804665 ps, Ref Event Time Stamp: 6804664 ps, Data Event Time Stamp: 6804665 ps, Limit: 193 ps
WARNING: "D:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/SRLC32E.v" Line 142: Timing violation in scope /NTT_tb/uut/RU_1/shift_registers_d[31].shift_reg_d_reg[31][2]_srl32_RU_1_shift_registers_d_c_30/TChk142_49471 at time 6804668 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly)  $setup violation detected. Time: 6804668 ps, Data Event Time Stamp: 6716775 ps, Ref Event Time Stamp: 6804661 ps, Limit: -3 ps
WARNING: "D:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/SRLC32E.v" Line 142: Timing violation in scope /NTT_tb/uut/RU_1/shift_registers_d[31].shift_reg_d_reg[31][2]_srl32_RU_1_shift_registers_d_c_30/TChk142_49471 at time 6804668 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly)  $hold violation detected. Time: 6804668 ps, Ref Event Time Stamp: 6804661 ps, Data Event Time Stamp: 6804668 ps, Limit: 193 ps
WARNING: "D:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/SRLC32E.v" Line 144: Timing violation in scope /NTT_tb/uut/RU_1/shift_registers_u[31].shift_reg_u_reg[31][19]_srl32_RU_1_shift_registers_d_c_30/TChk144_49473 at time 6804704 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly)  $setup violation detected. Time: 6804704 ps, Data Event Time Stamp: 6716348 ps, Ref Event Time Stamp: 6804660 ps, Limit: -3 ps
WARNING: "D:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/SRLC32E.v" Line 144: Timing violation in scope /NTT_tb/uut/RU_1/shift_registers_u[31].shift_reg_u_reg[31][19]_srl32_RU_1_shift_registers_d_c_30/TChk144_49473 at time 6804704 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly)  $hold violation detected. Time: 6804704 ps, Ref Event Time Stamp: 6804660 ps, Data Event Time Stamp: 6804704 ps, Limit: 193 ps
WARNING: "D:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/SRLC32E.v" Line 142: Timing violation in scope /NTT_tb/uut/RU_1/shift_registers_u[31].shift_reg_u_reg[31][22]_srl32_RU_1_shift_registers_d_c_30/TChk142_49471 at time 6804721 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly)  $setup violation detected. Time: 6804721 ps, Data Event Time Stamp: 6716111 ps, Ref Event Time Stamp: 6804665 ps, Limit: -3 ps
WARNING: "D:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/SRLC32E.v" Line 142: Timing violation in scope /NTT_tb/uut/RU_1/shift_registers_u[31].shift_reg_u_reg[31][22]_srl32_RU_1_shift_registers_d_c_30/TChk142_49471 at time 6804721 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly)  $hold violation detected. Time: 6804721 ps, Ref Event Time Stamp: 6804665 ps, Data Event Time Stamp: 6804721 ps, Limit: 193 ps
WARNING: "D:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/SRLC32E.v" Line 144: Timing violation in scope /NTT_tb/uut/RU_1/shift_registers_u[31].shift_reg_u_reg[31][22]_srl32_RU_1_shift_registers_d_c_30/TChk144_49473 at time 6804770 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly)  $setup violation detected. Time: 6804770 ps, Data Event Time Stamp: 6716769 ps, Ref Event Time Stamp: 6804665 ps, Limit: -3 ps
WARNING: "D:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/SRLC32E.v" Line 144: Timing violation in scope /NTT_tb/uut/RU_1/shift_registers_u[31].shift_reg_u_reg[31][22]_srl32_RU_1_shift_registers_d_c_30/TChk144_49473 at time 6804770 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly)  $hold violation detected. Time: 6804770 ps, Ref Event Time Stamp: 6804665 ps, Data Event Time Stamp: 6804770 ps, Limit: 193 ps
WARNING: "D:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/SRLC32E.v" Line 142: Timing violation in scope /NTT_tb/uut/RU_1/shift_registers_u[31].shift_reg_u_reg[31][17]_srl32_RU_1_shift_registers_d_c_30/TChk142_49471 at time 6804798 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly)  $setup violation detected. Time: 6804798 ps, Data Event Time Stamp: 6804466 ps, Ref Event Time Stamp: 6804664 ps, Limit: -3 ps
WARNING: "D:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/SRLC32E.v" Line 142: Timing violation in scope /NTT_tb/uut/RU_1/shift_registers_u[31].shift_reg_u_reg[31][17]_srl32_RU_1_shift_registers_d_c_30/TChk142_49471 at time 6804798 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly)  $hold violation detected. Time: 6804798 ps, Ref Event Time Stamp: 6804664 ps, Data Event Time Stamp: 6804798 ps, Limit: 193 ps
WARNING: "D:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/SRLC32E.v" Line 144: Timing violation in scope /NTT_tb/uut/RU_1/shift_registers_u[31].shift_reg_u_reg[31][9]_srl32_RU_1_shift_registers_d_c_30/TChk144_49473 at time 6804829 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly)  $setup violation detected. Time: 6804829 ps, Data Event Time Stamp: 6717507 ps, Ref Event Time Stamp: 6804665 ps, Limit: -3 ps
WARNING: "D:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/SRLC32E.v" Line 144: Timing violation in scope /NTT_tb/uut/RU_1/shift_registers_u[31].shift_reg_u_reg[31][9]_srl32_RU_1_shift_registers_d_c_30/TChk144_49473 at time 6804829 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly)  $hold violation detected. Time: 6804829 ps, Ref Event Time Stamp: 6804665 ps, Data Event Time Stamp: 6804829 ps, Limit: 193 ps
WARNING: "D:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/SRLC32E.v" Line 142: Timing violation in scope /NTT_tb/uut/RU_1/shift_registers_u[31].shift_reg_u_reg[31][9]_srl32_RU_1_shift_registers_d_c_30/TChk142_49471 at time 6804853 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly)  $setup violation detected. Time: 6804853 ps, Data Event Time Stamp: 6804483 ps, Ref Event Time Stamp: 6804665 ps, Limit: -3 ps
WARNING: "D:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/SRLC32E.v" Line 142: Timing violation in scope /NTT_tb/uut/RU_1/shift_registers_u[31].shift_reg_u_reg[31][9]_srl32_RU_1_shift_registers_d_c_30/TChk142_49471 at time 6804853 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly)  $hold violation detected. Time: 6804853 ps, Ref Event Time Stamp: 6804665 ps, Data Event Time Stamp: 6804853 ps, Limit: 193 ps
WARNING: "D:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/SRLC32E.v" Line 142: Timing violation in scope /NTT_tb/uut/RU_1/shift_registers_d[31].shift_reg_d_reg[31][18]_srl32_RU_1_shift_registers_d_c_30/TChk142_49471 at time 6904675 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly)  $setup violation detected. Time: 6904675 ps, Data Event Time Stamp: 6809281 ps, Ref Event Time Stamp: 6904602 ps, Limit: -3 ps
WARNING: "D:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/SRLC32E.v" Line 142: Timing violation in scope /NTT_tb/uut/RU_1/shift_registers_d[31].shift_reg_d_reg[31][18]_srl32_RU_1_shift_registers_d_c_30/TChk142_49471 at time 6904675 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly)  $hold violation detected. Time: 6904675 ps, Ref Event Time Stamp: 6904602 ps, Data Event Time Stamp: 6904675 ps, Limit: 193 ps
WARNING: "D:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/SRLC32E.v" Line 142: Timing violation in scope /NTT_tb/uut/RU_1/shift_registers_u[31].shift_reg_u_reg[31][14]_srl32_RU_1_shift_registers_d_c_30/TChk142_49471 at time 6904710 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly)  $hold violation detected. Time: 6904710 ps, Ref Event Time Stamp: 6904665 ps, Data Event Time Stamp: 6904710 ps, Limit: 80 ps
WARNING: "D:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/SRLC32E.v" Line 144: Timing violation in scope /NTT_tb/uut/RU_1/shift_registers_d[31].shift_reg_d_reg[31][7]_srl32_RU_1_shift_registers_d_c_30/TChk144_49473 at time 7304767 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly)  $setup violation detected. Time: 7304767 ps, Data Event Time Stamp: 7216248 ps, Ref Event Time Stamp: 7304605 ps, Limit: -3 ps
WARNING: "D:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/SRLC32E.v" Line 144: Timing violation in scope /NTT_tb/uut/RU_1/shift_registers_d[31].shift_reg_d_reg[31][7]_srl32_RU_1_shift_registers_d_c_30/TChk144_49473 at time 7304767 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly)  $hold violation detected. Time: 7304767 ps, Ref Event Time Stamp: 7304605 ps, Data Event Time Stamp: 7304767 ps, Limit: 193 ps
WARNING: "D:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/SRLC32E.v" Line 142: Timing violation in scope /NTT_tb/uut/RU_1/shift_registers_d[31].shift_reg_d_reg[31][9]_srl32_RU_1_shift_registers_d_c_30/TChk142_49471 at time 7304793 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly)  $setup violation detected. Time: 7304793 ps, Data Event Time Stamp: 7215877 ps, Ref Event Time Stamp: 7304606 ps, Limit: -3 ps
WARNING: "D:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/SRLC32E.v" Line 142: Timing violation in scope /NTT_tb/uut/RU_1/shift_registers_d[31].shift_reg_d_reg[31][9]_srl32_RU_1_shift_registers_d_c_30/TChk142_49471 at time 7304793 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly)  $hold violation detected. Time: 7304793 ps, Ref Event Time Stamp: 7304606 ps, Data Event Time Stamp: 7304793 ps, Limit: 193 ps
WARNING: "D:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/SRLC32E.v" Line 142: Timing violation in scope /NTT_tb/uut/RU_1/shift_registers_d[31].shift_reg_d_reg[31][2]_srl32_RU_1_shift_registers_d_c_30/TChk142_49471 at time 7504668 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly)  $setup violation detected. Time: 7504668 ps, Data Event Time Stamp: 7415049 ps, Ref Event Time Stamp: 7504661 ps, Limit: -3 ps
WARNING: "D:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/SRLC32E.v" Line 142: Timing violation in scope /NTT_tb/uut/RU_1/shift_registers_d[31].shift_reg_d_reg[31][2]_srl32_RU_1_shift_registers_d_c_30/TChk142_49471 at time 7504668 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly)  $hold violation detected. Time: 7504668 ps, Ref Event Time Stamp: 7504661 ps, Data Event Time Stamp: 7504668 ps, Limit: 193 ps
WARNING: "D:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/SRLC32E.v" Line 144: Timing violation in scope /NTT_tb/uut/RU_1/shift_registers_d[31].shift_reg_d_reg[31][16]_srl32_RU_1_shift_registers_d_c_30/TChk144_49473 at time 7504682 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly)  $hold violation detected. Time: 7504682 ps, Ref Event Time Stamp: 7504606 ps, Data Event Time Stamp: 7504682 ps, Limit: 80 ps
WARNING: "D:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/SRLC32E.v" Line 142: Timing violation in scope /NTT_tb/uut/RU_1/shift_registers_d[31].shift_reg_d_reg[31][20]_srl32_RU_1_shift_registers_d_c_30/TChk142_49471 at time 7604626 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly)  $setup violation detected. Time: 7604626 ps, Data Event Time Stamp: 7515859 ps, Ref Event Time Stamp: 7604602 ps, Limit: -3 ps
WARNING: "D:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/SRLC32E.v" Line 142: Timing violation in scope /NTT_tb/uut/RU_1/shift_registers_d[31].shift_reg_d_reg[31][20]_srl32_RU_1_shift_registers_d_c_30/TChk142_49471 at time 7604626 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly)  $hold violation detected. Time: 7604626 ps, Ref Event Time Stamp: 7604602 ps, Data Event Time Stamp: 7604626 ps, Limit: 193 ps
WARNING: "D:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/SRLC32E.v" Line 144: Timing violation in scope /NTT_tb/uut/RU_1/shift_registers_u[31].shift_reg_u_reg[31][13]_srl32_RU_1_shift_registers_d_c_30/TChk144_49473 at time 7604713 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly)  $hold violation detected. Time: 7604713 ps, Ref Event Time Stamp: 7604661 ps, Data Event Time Stamp: 7604713 ps, Limit: 80 ps
WARNING: "D:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/SRLC32E.v" Line 144: Timing violation in scope /NTT_tb/uut/RU_1/shift_registers_u[31].shift_reg_u_reg[31][5]_srl32_RU_1_shift_registers_d_c_30/TChk144_49473 at time 7604829 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly)  $setup violation detected. Time: 7604829 ps, Data Event Time Stamp: 7516825 ps, Ref Event Time Stamp: 7604664 ps, Limit: -3 ps
WARNING: "D:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/SRLC32E.v" Line 144: Timing violation in scope /NTT_tb/uut/RU_1/shift_registers_u[31].shift_reg_u_reg[31][5]_srl32_RU_1_shift_registers_d_c_30/TChk144_49473 at time 7604829 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly)  $hold violation detected. Time: 7604829 ps, Ref Event Time Stamp: 7604664 ps, Data Event Time Stamp: 7604829 ps, Limit: 193 ps
WARNING: "D:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/SRLC32E.v" Line 144: Timing violation in scope /NTT_tb/uut/RU_1/shift_registers_u[31].shift_reg_u_reg[31][11]_srl32_RU_1_shift_registers_d_c_30/TChk144_49473 at time 7604836 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly)  $setup violation detected. Time: 7604836 ps, Data Event Time Stamp: 7516374 ps, Ref Event Time Stamp: 7604663 ps, Limit: -3 ps
WARNING: "D:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/SRLC32E.v" Line 144: Timing violation in scope /NTT_tb/uut/RU_1/shift_registers_u[31].shift_reg_u_reg[31][11]_srl32_RU_1_shift_registers_d_c_30/TChk144_49473 at time 7604836 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly)  $hold violation detected. Time: 7604836 ps, Ref Event Time Stamp: 7604663 ps, Data Event Time Stamp: 7604836 ps, Limit: 193 ps
WARNING: "D:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/SRLC32E.v" Line 142: Timing violation in scope /NTT_tb/uut/RU_1/shift_registers_u[31].shift_reg_u_reg[31][9]_srl32_RU_1_shift_registers_d_c_30/TChk142_49471 at time 7604857 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly)  $setup violation detected. Time: 7604857 ps, Data Event Time Stamp: 7604487 ps, Ref Event Time Stamp: 7604665 ps, Limit: -3 ps
WARNING: "D:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/SRLC32E.v" Line 142: Timing violation in scope /NTT_tb/uut/RU_1/shift_registers_u[31].shift_reg_u_reg[31][9]_srl32_RU_1_shift_registers_d_c_30/TChk142_49471 at time 7604857 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly)  $hold violation detected. Time: 7604857 ps, Ref Event Time Stamp: 7604665 ps, Data Event Time Stamp: 7604857 ps, Limit: 193 ps
WARNING: "D:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/SRLC32E.v" Line 144: Timing violation in scope /NTT_tb/uut/RU_1/shift_registers_d[31].shift_reg_d_reg[31][20]_srl32_RU_1_shift_registers_d_c_30/TChk144_49473 at time 7704626 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly)  $setup violation detected. Time: 7704626 ps, Data Event Time Stamp: 7605196 ps, Ref Event Time Stamp: 7704602 ps, Limit: -3 ps
WARNING: "D:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/SRLC32E.v" Line 144: Timing violation in scope /NTT_tb/uut/RU_1/shift_registers_d[31].shift_reg_d_reg[31][20]_srl32_RU_1_shift_registers_d_c_30/TChk144_49473 at time 7704626 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly)  $hold violation detected. Time: 7704626 ps, Ref Event Time Stamp: 7704602 ps, Data Event Time Stamp: 7704626 ps, Limit: 193 ps
WARNING: "D:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/SRLC32E.v" Line 144: Timing violation in scope /NTT_tb/uut/RU_1/shift_registers_u[31].shift_reg_u_reg[31][9]_srl32_RU_1_shift_registers_d_c_30/TChk144_49473 at time 7804674 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly)  $setup violation detected. Time: 7804674 ps, Data Event Time Stamp: 7709989 ps, Ref Event Time Stamp: 7804665 ps, Limit: -3 ps
WARNING: "D:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/SRLC32E.v" Line 144: Timing violation in scope /NTT_tb/uut/RU_1/shift_registers_u[31].shift_reg_u_reg[31][9]_srl32_RU_1_shift_registers_d_c_30/TChk144_49473 at time 7804674 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly)  $hold violation detected. Time: 7804674 ps, Ref Event Time Stamp: 7804665 ps, Data Event Time Stamp: 7804674 ps, Limit: 193 ps
WARNING: "D:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/SRLC32E.v" Line 142: Timing violation in scope /NTT_tb/uut/RU_1/shift_registers_u[31].shift_reg_u_reg[31][14]_srl32_RU_1_shift_registers_d_c_30/TChk142_49471 at time 7804701 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly)  $hold violation detected. Time: 7804701 ps, Ref Event Time Stamp: 7804665 ps, Data Event Time Stamp: 7804701 ps, Limit: 80 ps
WARNING: "D:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/SRLC32E.v" Line 144: Timing violation in scope /NTT_tb/uut/RU_1/shift_registers_u[31].shift_reg_u_reg[31][13]_srl32_RU_1_shift_registers_d_c_30/TChk144_49473 at time 7804713 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly)  $hold violation detected. Time: 7804713 ps, Ref Event Time Stamp: 7804661 ps, Data Event Time Stamp: 7804713 ps, Limit: 80 ps
WARNING: "D:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/SRLC32E.v" Line 142: Timing violation in scope /NTT_tb/uut/RU_1/shift_registers_u[31].shift_reg_u_reg[31][15]_srl32_RU_1_shift_registers_d_c_30/TChk142_49471 at time 7804716 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly)  $setup violation detected. Time: 7804716 ps, Data Event Time Stamp: 7803961 ps, Ref Event Time Stamp: 7804664 ps, Limit: -3 ps
WARNING: "D:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/SRLC32E.v" Line 142: Timing violation in scope /NTT_tb/uut/RU_1/shift_registers_u[31].shift_reg_u_reg[31][15]_srl32_RU_1_shift_registers_d_c_30/TChk142_49471 at time 7804716 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly)  $hold violation detected. Time: 7804716 ps, Ref Event Time Stamp: 7804664 ps, Data Event Time Stamp: 7804716 ps, Limit: 193 ps
WARNING: "D:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/SRLC32E.v" Line 144: Timing violation in scope /NTT_tb/uut/RU_1/shift_registers_u[31].shift_reg_u_reg[31][5]_srl32_RU_1_shift_registers_d_c_30/TChk144_49473 at time 7804723 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly)  $setup violation detected. Time: 7804723 ps, Data Event Time Stamp: 7706775 ps, Ref Event Time Stamp: 7804664 ps, Limit: -3 ps
WARNING: "D:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/SRLC32E.v" Line 144: Timing violation in scope /NTT_tb/uut/RU_1/shift_registers_u[31].shift_reg_u_reg[31][5]_srl32_RU_1_shift_registers_d_c_30/TChk144_49473 at time 7804723 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly)  $hold violation detected. Time: 7804723 ps, Ref Event Time Stamp: 7804664 ps, Data Event Time Stamp: 7804723 ps, Limit: 193 ps
WARNING: "D:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/SRLC32E.v" Line 142: Timing violation in scope /NTT_tb/uut/RU_1/shift_registers_u[31].shift_reg_u_reg[31][7]_srl32_RU_1_shift_registers_d_c_30/TChk142_49471 at time 7804754 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly)  $setup violation detected. Time: 7804754 ps, Data Event Time Stamp: 7709359 ps, Ref Event Time Stamp: 7804664 ps, Limit: -3 ps
WARNING: "D:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/SRLC32E.v" Line 142: Timing violation in scope /NTT_tb/uut/RU_1/shift_registers_u[31].shift_reg_u_reg[31][7]_srl32_RU_1_shift_registers_d_c_30/TChk142_49471 at time 7804754 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly)  $hold violation detected. Time: 7804754 ps, Ref Event Time Stamp: 7804664 ps, Data Event Time Stamp: 7804754 ps, Limit: 193 ps
WARNING: "D:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/SRLC32E.v" Line 144: Timing violation in scope /NTT_tb/uut/RU_1/shift_registers_d[31].shift_reg_d_reg[31][3]_srl32_RU_1_shift_registers_d_c_30/TChk144_49473 at time 7904663 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly)  $setup violation detected. Time: 7904663 ps, Data Event Time Stamp: 7904614 ps, Ref Event Time Stamp: 7904663 ps, Limit: 110 ps
WARNING: "D:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/SRLC32E.v" Line 144: Timing violation in scope /NTT_tb/uut/RU_1/shift_registers_d[31].shift_reg_d_reg[31][2]_srl32_RU_1_shift_registers_d_c_30/TChk144_49473 at time 7904668 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly)  $setup violation detected. Time: 7904668 ps, Data Event Time Stamp: 7805987 ps, Ref Event Time Stamp: 7904661 ps, Limit: -3 ps
WARNING: "D:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/SRLC32E.v" Line 144: Timing violation in scope /NTT_tb/uut/RU_1/shift_registers_d[31].shift_reg_d_reg[31][2]_srl32_RU_1_shift_registers_d_c_30/TChk144_49473 at time 7904668 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly)  $hold violation detected. Time: 7904668 ps, Ref Event Time Stamp: 7904661 ps, Data Event Time Stamp: 7904668 ps, Limit: 193 ps
WARNING: "D:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/SRLC32E.v" Line 144: Timing violation in scope /NTT_tb/uut/RU_1/shift_registers_d[31].shift_reg_d_reg[31][7]_srl32_RU_1_shift_registers_d_c_30/TChk144_49473 at time 7904730 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly)  $setup violation detected. Time: 7904730 ps, Data Event Time Stamp: 7805727 ps, Ref Event Time Stamp: 7904605 ps, Limit: -3 ps
WARNING: "D:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/SRLC32E.v" Line 144: Timing violation in scope /NTT_tb/uut/RU_1/shift_registers_d[31].shift_reg_d_reg[31][7]_srl32_RU_1_shift_registers_d_c_30/TChk144_49473 at time 7904730 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly)  $hold violation detected. Time: 7904730 ps, Ref Event Time Stamp: 7904605 ps, Data Event Time Stamp: 7904730 ps, Limit: 193 ps
WARNING: "D:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/SRLC32E.v" Line 144: Timing violation in scope /NTT_tb/uut/RU_1/shift_registers_d[31].shift_reg_d_reg[31][2]_srl32_RU_1_shift_registers_d_c_30/TChk144_49473 at time 8204668 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly)  $setup violation detected. Time: 8204668 ps, Data Event Time Stamp: 8116678 ps, Ref Event Time Stamp: 8204661 ps, Limit: -3 ps
WARNING: "D:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/SRLC32E.v" Line 144: Timing violation in scope /NTT_tb/uut/RU_1/shift_registers_d[31].shift_reg_d_reg[31][2]_srl32_RU_1_shift_registers_d_c_30/TChk144_49473 at time 8204668 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly)  $hold violation detected. Time: 8204668 ps, Ref Event Time Stamp: 8204661 ps, Data Event Time Stamp: 8204668 ps, Limit: 193 ps
WARNING: "D:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/SRLC32E.v" Line 142: Timing violation in scope /NTT_tb/uut/RU_1/shift_registers_u[31].shift_reg_u_reg[31][15]_srl32_RU_1_shift_registers_d_c_30/TChk142_49471 at time 8204747 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly)  $setup violation detected. Time: 8204747 ps, Data Event Time Stamp: 8115718 ps, Ref Event Time Stamp: 8204664 ps, Limit: -3 ps
WARNING: "D:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/SRLC32E.v" Line 142: Timing violation in scope /NTT_tb/uut/RU_1/shift_registers_u[31].shift_reg_u_reg[31][15]_srl32_RU_1_shift_registers_d_c_30/TChk142_49471 at time 8204747 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly)  $hold violation detected. Time: 8204747 ps, Ref Event Time Stamp: 8204664 ps, Data Event Time Stamp: 8204747 ps, Limit: 193 ps
WARNING: "D:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/SRLC32E.v" Line 144: Timing violation in scope /NTT_tb/uut/RU_1/shift_registers_u[31].shift_reg_u_reg[31][9]_srl32_RU_1_shift_registers_d_c_30/TChk144_49473 at time 8304670 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly)  $setup violation detected. Time: 8304670 ps, Data Event Time Stamp: 8209989 ps, Ref Event Time Stamp: 8304665 ps, Limit: -3 ps
WARNING: "D:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/SRLC32E.v" Line 144: Timing violation in scope /NTT_tb/uut/RU_1/shift_registers_u[31].shift_reg_u_reg[31][9]_srl32_RU_1_shift_registers_d_c_30/TChk144_49473 at time 8304670 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly)  $hold violation detected. Time: 8304670 ps, Ref Event Time Stamp: 8304665 ps, Data Event Time Stamp: 8304670 ps, Limit: 193 ps
WARNING: "D:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/SRLC32E.v" Line 142: Timing violation in scope /NTT_tb/uut/RU_1/shift_registers_d[31].shift_reg_d_reg[31][16]_srl32_RU_1_shift_registers_d_c_30/TChk142_49471 at time 8304682 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly)  $hold violation detected. Time: 8304682 ps, Ref Event Time Stamp: 8304606 ps, Data Event Time Stamp: 8304682 ps, Limit: 80 ps
WARNING: "D:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/SRLC32E.v" Line 142: Timing violation in scope /NTT_tb/uut/RU_1/shift_registers_u[31].shift_reg_u_reg[31][14]_srl32_RU_1_shift_registers_d_c_30/TChk142_49471 at time 8304697 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly)  $hold violation detected. Time: 8304697 ps, Ref Event Time Stamp: 8304665 ps, Data Event Time Stamp: 8304697 ps, Limit: 80 ps
WARNING: "D:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/SRLC32E.v" Line 142: Timing violation in scope /NTT_tb/uut/RU_1/shift_registers_u[31].shift_reg_u_reg[31][15]_srl32_RU_1_shift_registers_d_c_30/TChk142_49471 at time 8304708 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly)  $setup violation detected. Time: 8304708 ps, Data Event Time Stamp: 8303957 ps, Ref Event Time Stamp: 8304664 ps, Limit: -3 ps
WARNING: "D:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/SRLC32E.v" Line 142: Timing violation in scope /NTT_tb/uut/RU_1/shift_registers_u[31].shift_reg_u_reg[31][15]_srl32_RU_1_shift_registers_d_c_30/TChk142_49471 at time 8304708 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly)  $hold violation detected. Time: 8304708 ps, Ref Event Time Stamp: 8304664 ps, Data Event Time Stamp: 8304708 ps, Limit: 193 ps
WARNING: "D:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/SRLC32E.v" Line 144: Timing violation in scope /NTT_tb/uut/RU_1/shift_registers_u[31].shift_reg_u_reg[31][13]_srl32_RU_1_shift_registers_d_c_30/TChk144_49473 at time 8304709 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly)  $hold violation detected. Time: 8304709 ps, Ref Event Time Stamp: 8304661 ps, Data Event Time Stamp: 8304709 ps, Limit: 80 ps
WARNING: "D:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/SRLC32E.v" Line 144: Timing violation in scope /NTT_tb/uut/RU_1/shift_registers_u[31].shift_reg_u_reg[31][5]_srl32_RU_1_shift_registers_d_c_30/TChk144_49473 at time 8304719 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly)  $setup violation detected. Time: 8304719 ps, Data Event Time Stamp: 8206810 ps, Ref Event Time Stamp: 8304664 ps, Limit: -3 ps
WARNING: "D:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/SRLC32E.v" Line 144: Timing violation in scope /NTT_tb/uut/RU_1/shift_registers_u[31].shift_reg_u_reg[31][5]_srl32_RU_1_shift_registers_d_c_30/TChk144_49473 at time 8304719 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly)  $hold violation detected. Time: 8304719 ps, Ref Event Time Stamp: 8304664 ps, Data Event Time Stamp: 8304719 ps, Limit: 193 ps
WARNING: "D:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/SRLC32E.v" Line 144: Timing violation in scope /NTT_tb/uut/RU_1/shift_registers_u[31].shift_reg_u_reg[31][1]_srl32_RU_1_shift_registers_d_c_30/TChk144_49473 at time 8304821 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly)  $setup violation detected. Time: 8304821 ps, Data Event Time Stamp: 8210686 ps, Ref Event Time Stamp: 8304661 ps, Limit: -3 ps
WARNING: "D:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/SRLC32E.v" Line 144: Timing violation in scope /NTT_tb/uut/RU_1/shift_registers_u[31].shift_reg_u_reg[31][1]_srl32_RU_1_shift_registers_d_c_30/TChk144_49473 at time 8304821 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly)  $hold violation detected. Time: 8304821 ps, Ref Event Time Stamp: 8304661 ps, Data Event Time Stamp: 8304821 ps, Limit: 193 ps
WARNING: "D:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/SRLC32E.v" Line 144: Timing violation in scope /NTT_tb/uut/RU_1/shift_registers_d[31].shift_reg_d_reg[31][3]_srl32_RU_1_shift_registers_d_c_30/TChk144_49473 at time 8604663 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly)  $setup violation detected. Time: 8604663 ps, Data Event Time Stamp: 8604614 ps, Ref Event Time Stamp: 8604663 ps, Limit: 110 ps
WARNING: "D:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/SRLC32E.v" Line 144: Timing violation in scope /NTT_tb/uut/RU_1/shift_registers_d[31].shift_reg_d_reg[31][21]_srl32_RU_1_shift_registers_d_c_30/TChk144_49473 at time 8704691 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly)  $hold violation detected. Time: 8704691 ps, Ref Event Time Stamp: 8704664 ps, Data Event Time Stamp: 8704691 ps, Limit: 80 ps
WARNING: "D:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/SRLC32E.v" Line 142: Timing violation in scope /NTT_tb/uut/RU_1/shift_registers_d[31].shift_reg_d_reg[31][20]_srl32_RU_1_shift_registers_d_c_30/TChk142_49471 at time 8804622 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly)  $setup violation detected. Time: 8804622 ps, Data Event Time Stamp: 8716747 ps, Ref Event Time Stamp: 8804602 ps, Limit: -3 ps
WARNING: "D:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/SRLC32E.v" Line 142: Timing violation in scope /NTT_tb/uut/RU_1/shift_registers_d[31].shift_reg_d_reg[31][20]_srl32_RU_1_shift_registers_d_c_30/TChk142_49471 at time 8804622 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly)  $hold violation detected. Time: 8804622 ps, Ref Event Time Stamp: 8804602 ps, Data Event Time Stamp: 8804622 ps, Limit: 193 ps
WARNING: "D:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/SRLC32E.v" Line 142: Timing violation in scope /NTT_tb/uut/RU_1/shift_registers_d[31].shift_reg_d_reg[31][2]_srl32_RU_1_shift_registers_d_c_30/TChk142_49471 at time 8804668 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly)  $setup violation detected. Time: 8804668 ps, Data Event Time Stamp: 8716775 ps, Ref Event Time Stamp: 8804661 ps, Limit: -3 ps
WARNING: "D:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/SRLC32E.v" Line 142: Timing violation in scope /NTT_tb/uut/RU_1/shift_registers_d[31].shift_reg_d_reg[31][2]_srl32_RU_1_shift_registers_d_c_30/TChk142_49471 at time 8804668 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly)  $hold violation detected. Time: 8804668 ps, Ref Event Time Stamp: 8804661 ps, Data Event Time Stamp: 8804668 ps, Limit: 193 ps
WARNING: "D:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/SRLC32E.v" Line 142: Timing violation in scope /NTT_tb/uut/RU_1/shift_registers_d[31].shift_reg_d_reg[31][16]_srl32_RU_1_shift_registers_d_c_30/TChk142_49471 at time 8804682 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly)  $hold violation detected. Time: 8804682 ps, Ref Event Time Stamp: 8804606 ps, Data Event Time Stamp: 8804682 ps, Limit: 80 ps
WARNING: "D:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/SRLC32E.v" Line 144: Timing violation in scope /NTT_tb/uut/RU_1/shift_registers_d[31].shift_reg_d_reg[31][2]_srl32_RU_1_shift_registers_d_c_30/TChk144_49473 at time 8904668 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly)  $setup violation detected. Time: 8904668 ps, Data Event Time Stamp: 8806126 ps, Ref Event Time Stamp: 8904661 ps, Limit: -3 ps
WARNING: "D:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/SRLC32E.v" Line 144: Timing violation in scope /NTT_tb/uut/RU_1/shift_registers_d[31].shift_reg_d_reg[31][2]_srl32_RU_1_shift_registers_d_c_30/TChk144_49473 at time 8904668 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly)  $hold violation detected. Time: 8904668 ps, Ref Event Time Stamp: 8904661 ps, Data Event Time Stamp: 8904668 ps, Limit: 193 ps
INFO: xsimkernel Simulation Memory Usage: 188108 KB (Peak: 188108 KB), Simulation CPU Usage: 23858 ms
