{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II 64-Bit " "Info: Running Quartus II 64-Bit Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 09 13:05:27 2019 " "Info: Processing started: Thu May 09 13:05:27 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off PQP -c PQP --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off PQP -c PQP --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clock " "Info: Assuming node \"clock\" is an undefined clock" {  } { { "CPU.sv" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/CPU.sv" 2 -1 0 } } { "c:/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clock" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clock register ControlUnit:ControlUnit\|state.ADD2 register Registrador:PC\|Saida\[31\] 112.71 MHz 8.872 ns Internal " "Info: Clock \"clock\" has Internal fmax of 112.71 MHz between source register \"ControlUnit:ControlUnit\|state.ADD2\" and destination register \"Registrador:PC\|Saida\[31\]\" (period= 8.872 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.688 ns + Longest register register " "Info: + Longest register to register delay is 8.688 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ControlUnit:ControlUnit\|state.ADD2 1 REG LCFF_X18_Y23_N7 88 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X18_Y23_N7; Fanout = 88; REG Node = 'ControlUnit:ControlUnit\|state.ADD2'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ControlUnit:ControlUnit|state.ADD2 } "NODE_NAME" } } { "ControlUnit.sv" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/ControlUnit.sv" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.295 ns) + CELL(0.378 ns) 0.673 ns Ula32:ULA\|carry_temp\[5\]~0 2 COMB LCCOMB_X18_Y23_N20 3 " "Info: 2: + IC(0.295 ns) + CELL(0.378 ns) = 0.673 ns; Loc. = LCCOMB_X18_Y23_N20; Fanout = 3; COMB Node = 'Ula32:ULA\|carry_temp\[5\]~0'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.673 ns" { ControlUnit:ControlUnit|state.ADD2 Ula32:ULA|carry_temp[5]~0 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.216 ns) + CELL(0.053 ns) 0.942 ns Ula32:ULA\|carry_temp\[7\]~1 3 COMB LCCOMB_X18_Y23_N14 2 " "Info: 3: + IC(0.216 ns) + CELL(0.053 ns) = 0.942 ns; Loc. = LCCOMB_X18_Y23_N14; Fanout = 2; COMB Node = 'Ula32:ULA\|carry_temp\[7\]~1'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.269 ns" { Ula32:ULA|carry_temp[5]~0 Ula32:ULA|carry_temp[7]~1 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.214 ns) + CELL(0.053 ns) 1.209 ns Ula32:ULA\|carry_temp\[8\]~2 4 COMB LCCOMB_X18_Y23_N4 2 " "Info: 4: + IC(0.214 ns) + CELL(0.053 ns) = 1.209 ns; Loc. = LCCOMB_X18_Y23_N4; Fanout = 2; COMB Node = 'Ula32:ULA\|carry_temp\[8\]~2'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.267 ns" { Ula32:ULA|carry_temp[7]~1 Ula32:ULA|carry_temp[8]~2 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.219 ns) + CELL(0.053 ns) 1.481 ns Ula32:ULA\|carry_temp\[9\]~3 5 COMB LCCOMB_X18_Y23_N16 2 " "Info: 5: + IC(0.219 ns) + CELL(0.053 ns) = 1.481 ns; Loc. = LCCOMB_X18_Y23_N16; Fanout = 2; COMB Node = 'Ula32:ULA\|carry_temp\[9\]~3'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.272 ns" { Ula32:ULA|carry_temp[8]~2 Ula32:ULA|carry_temp[9]~3 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.237 ns) + CELL(0.053 ns) 1.771 ns Ula32:ULA\|carry_temp\[10\]~4 6 COMB LCCOMB_X18_Y23_N8 2 " "Info: 6: + IC(0.237 ns) + CELL(0.053 ns) = 1.771 ns; Loc. = LCCOMB_X18_Y23_N8; Fanout = 2; COMB Node = 'Ula32:ULA\|carry_temp\[10\]~4'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.290 ns" { Ula32:ULA|carry_temp[9]~3 Ula32:ULA|carry_temp[10]~4 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.300 ns) + CELL(0.053 ns) 2.124 ns Ula32:ULA\|carry_temp\[11\]~5 7 COMB LCCOMB_X18_Y23_N10 2 " "Info: 7: + IC(0.300 ns) + CELL(0.053 ns) = 2.124 ns; Loc. = LCCOMB_X18_Y23_N10; Fanout = 2; COMB Node = 'Ula32:ULA\|carry_temp\[11\]~5'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.353 ns" { Ula32:ULA|carry_temp[10]~4 Ula32:ULA|carry_temp[11]~5 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.214 ns) + CELL(0.053 ns) 2.391 ns Ula32:ULA\|carry_temp\[12\]~6 8 COMB LCCOMB_X18_Y23_N30 2 " "Info: 8: + IC(0.214 ns) + CELL(0.053 ns) = 2.391 ns; Loc. = LCCOMB_X18_Y23_N30; Fanout = 2; COMB Node = 'Ula32:ULA\|carry_temp\[12\]~6'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.267 ns" { Ula32:ULA|carry_temp[11]~5 Ula32:ULA|carry_temp[12]~6 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.213 ns) + CELL(0.053 ns) 2.657 ns Ula32:ULA\|carry_temp\[13\]~7 9 COMB LCCOMB_X18_Y23_N28 2 " "Info: 9: + IC(0.213 ns) + CELL(0.053 ns) = 2.657 ns; Loc. = LCCOMB_X18_Y23_N28; Fanout = 2; COMB Node = 'Ula32:ULA\|carry_temp\[13\]~7'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.266 ns" { Ula32:ULA|carry_temp[12]~6 Ula32:ULA|carry_temp[13]~7 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.376 ns) + CELL(0.053 ns) 3.086 ns Ula32:ULA\|carry_temp\[14\]~8 10 COMB LCCOMB_X18_Y23_N0 2 " "Info: 10: + IC(0.376 ns) + CELL(0.053 ns) = 3.086 ns; Loc. = LCCOMB_X18_Y23_N0; Fanout = 2; COMB Node = 'Ula32:ULA\|carry_temp\[14\]~8'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.429 ns" { Ula32:ULA|carry_temp[13]~7 Ula32:ULA|carry_temp[14]~8 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.475 ns) + CELL(0.053 ns) 3.614 ns Ula32:ULA\|carry_temp\[15\]~9 11 COMB LCCOMB_X17_Y23_N22 2 " "Info: 11: + IC(0.475 ns) + CELL(0.053 ns) = 3.614 ns; Loc. = LCCOMB_X17_Y23_N22; Fanout = 2; COMB Node = 'Ula32:ULA\|carry_temp\[15\]~9'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.528 ns" { Ula32:ULA|carry_temp[14]~8 Ula32:ULA|carry_temp[15]~9 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.306 ns) + CELL(0.053 ns) 3.973 ns Ula32:ULA\|carry_temp\[16\]~10 12 COMB LCCOMB_X17_Y23_N20 2 " "Info: 12: + IC(0.306 ns) + CELL(0.053 ns) = 3.973 ns; Loc. = LCCOMB_X17_Y23_N20; Fanout = 2; COMB Node = 'Ula32:ULA\|carry_temp\[16\]~10'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.359 ns" { Ula32:ULA|carry_temp[15]~9 Ula32:ULA|carry_temp[16]~10 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.216 ns) + CELL(0.053 ns) 4.242 ns Ula32:ULA\|carry_temp\[17\]~11 13 COMB LCCOMB_X17_Y23_N10 2 " "Info: 13: + IC(0.216 ns) + CELL(0.053 ns) = 4.242 ns; Loc. = LCCOMB_X17_Y23_N10; Fanout = 2; COMB Node = 'Ula32:ULA\|carry_temp\[17\]~11'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.269 ns" { Ula32:ULA|carry_temp[16]~10 Ula32:ULA|carry_temp[17]~11 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.214 ns) + CELL(0.053 ns) 4.509 ns Ula32:ULA\|carry_temp\[18\]~12 14 COMB LCCOMB_X17_Y23_N8 2 " "Info: 14: + IC(0.214 ns) + CELL(0.053 ns) = 4.509 ns; Loc. = LCCOMB_X17_Y23_N8; Fanout = 2; COMB Node = 'Ula32:ULA\|carry_temp\[18\]~12'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.267 ns" { Ula32:ULA|carry_temp[17]~11 Ula32:ULA|carry_temp[18]~12 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.300 ns) + CELL(0.053 ns) 4.862 ns Ula32:ULA\|carry_temp\[19\]~13 15 COMB LCCOMB_X17_Y23_N14 2 " "Info: 15: + IC(0.300 ns) + CELL(0.053 ns) = 4.862 ns; Loc. = LCCOMB_X17_Y23_N14; Fanout = 2; COMB Node = 'Ula32:ULA\|carry_temp\[19\]~13'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.353 ns" { Ula32:ULA|carry_temp[18]~12 Ula32:ULA|carry_temp[19]~13 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.214 ns) + CELL(0.053 ns) 5.129 ns Ula32:ULA\|carry_temp\[20\]~14 16 COMB LCCOMB_X17_Y23_N12 2 " "Info: 16: + IC(0.214 ns) + CELL(0.053 ns) = 5.129 ns; Loc. = LCCOMB_X17_Y23_N12; Fanout = 2; COMB Node = 'Ula32:ULA\|carry_temp\[20\]~14'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.267 ns" { Ula32:ULA|carry_temp[19]~13 Ula32:ULA|carry_temp[20]~14 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.366 ns) + CELL(0.053 ns) 5.548 ns Ula32:ULA\|carry_temp\[21\]~15 17 COMB LCCOMB_X17_Y23_N16 2 " "Info: 17: + IC(0.366 ns) + CELL(0.053 ns) = 5.548 ns; Loc. = LCCOMB_X17_Y23_N16; Fanout = 2; COMB Node = 'Ula32:ULA\|carry_temp\[21\]~15'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.419 ns" { Ula32:ULA|carry_temp[20]~14 Ula32:ULA|carry_temp[21]~15 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.216 ns) + CELL(0.053 ns) 5.817 ns Ula32:ULA\|carry_temp\[22\]~16 18 COMB LCCOMB_X17_Y23_N4 2 " "Info: 18: + IC(0.216 ns) + CELL(0.053 ns) = 5.817 ns; Loc. = LCCOMB_X17_Y23_N4; Fanout = 2; COMB Node = 'Ula32:ULA\|carry_temp\[22\]~16'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.269 ns" { Ula32:ULA|carry_temp[21]~15 Ula32:ULA|carry_temp[22]~16 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.214 ns) + CELL(0.053 ns) 6.084 ns Ula32:ULA\|carry_temp\[23\]~17 19 COMB LCCOMB_X17_Y23_N0 2 " "Info: 19: + IC(0.214 ns) + CELL(0.053 ns) = 6.084 ns; Loc. = LCCOMB_X17_Y23_N0; Fanout = 2; COMB Node = 'Ula32:ULA\|carry_temp\[23\]~17'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.267 ns" { Ula32:ULA|carry_temp[22]~16 Ula32:ULA|carry_temp[23]~17 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.216 ns) + CELL(0.053 ns) 6.353 ns Ula32:ULA\|carry_temp\[24\]~18 20 COMB LCCOMB_X17_Y23_N24 2 " "Info: 20: + IC(0.216 ns) + CELL(0.053 ns) = 6.353 ns; Loc. = LCCOMB_X17_Y23_N24; Fanout = 2; COMB Node = 'Ula32:ULA\|carry_temp\[24\]~18'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.269 ns" { Ula32:ULA|carry_temp[23]~17 Ula32:ULA|carry_temp[24]~18 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.301 ns) + CELL(0.053 ns) 6.707 ns Ula32:ULA\|carry_temp\[25\]~19 21 COMB LCCOMB_X17_Y23_N30 2 " "Info: 21: + IC(0.301 ns) + CELL(0.053 ns) = 6.707 ns; Loc. = LCCOMB_X17_Y23_N30; Fanout = 2; COMB Node = 'Ula32:ULA\|carry_temp\[25\]~19'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.354 ns" { Ula32:ULA|carry_temp[24]~18 Ula32:ULA|carry_temp[25]~19 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.213 ns) + CELL(0.053 ns) 6.973 ns Ula32:ULA\|carry_temp\[26\]~20 22 COMB LCCOMB_X17_Y23_N28 2 " "Info: 22: + IC(0.213 ns) + CELL(0.053 ns) = 6.973 ns; Loc. = LCCOMB_X17_Y23_N28; Fanout = 2; COMB Node = 'Ula32:ULA\|carry_temp\[26\]~20'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.266 ns" { Ula32:ULA|carry_temp[25]~19 Ula32:ULA|carry_temp[26]~20 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.369 ns) + CELL(0.053 ns) 7.395 ns Ula32:ULA\|carry_temp\[27\]~21 23 COMB LCCOMB_X17_Y23_N6 2 " "Info: 23: + IC(0.369 ns) + CELL(0.053 ns) = 7.395 ns; Loc. = LCCOMB_X17_Y23_N6; Fanout = 2; COMB Node = 'Ula32:ULA\|carry_temp\[27\]~21'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.422 ns" { Ula32:ULA|carry_temp[26]~20 Ula32:ULA|carry_temp[27]~21 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.312 ns) + CELL(0.053 ns) 7.760 ns Ula32:ULA\|carry_temp\[28\]~22 24 COMB LCCOMB_X17_Y23_N18 2 " "Info: 24: + IC(0.312 ns) + CELL(0.053 ns) = 7.760 ns; Loc. = LCCOMB_X17_Y23_N18; Fanout = 2; COMB Node = 'Ula32:ULA\|carry_temp\[28\]~22'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.365 ns" { Ula32:ULA|carry_temp[27]~21 Ula32:ULA|carry_temp[28]~22 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.361 ns) + CELL(0.053 ns) 8.174 ns Ula32:ULA\|carry_temp\[29\]~23 25 COMB LCCOMB_X17_Y23_N26 2 " "Info: 25: + IC(0.361 ns) + CELL(0.053 ns) = 8.174 ns; Loc. = LCCOMB_X17_Y23_N26; Fanout = 2; COMB Node = 'Ula32:ULA\|carry_temp\[29\]~23'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.414 ns" { Ula32:ULA|carry_temp[28]~22 Ula32:ULA|carry_temp[29]~23 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.306 ns) + CELL(0.053 ns) 8.533 ns Ula32:ULA\|Mux0~0 26 COMB LCCOMB_X18_Y23_N2 2 " "Info: 26: + IC(0.306 ns) + CELL(0.053 ns) = 8.533 ns; Loc. = LCCOMB_X18_Y23_N2; Fanout = 2; COMB Node = 'Ula32:ULA\|Mux0~0'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.359 ns" { Ula32:ULA|carry_temp[29]~23 Ula32:ULA|Mux0~0 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/ula32.vhd" 82 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 8.688 ns Registrador:PC\|Saida\[31\] 27 REG LCFF_X18_Y23_N3 2 " "Info: 27: + IC(0.000 ns) + CELL(0.155 ns) = 8.688 ns; Loc. = LCFF_X18_Y23_N3; Fanout = 2; REG Node = 'Registrador:PC\|Saida\[31\]'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.155 ns" { Ula32:ULA|Mux0~0 Registrador:PC|Saida[31] } "NODE_NAME" } } { "Registrador.vhd" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/Registrador.vhd" 71 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.805 ns ( 20.78 % ) " "Info: Total cell delay = 1.805 ns ( 20.78 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.883 ns ( 79.22 % ) " "Info: Total interconnect delay = 6.883 ns ( 79.22 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "8.688 ns" { ControlUnit:ControlUnit|state.ADD2 Ula32:ULA|carry_temp[5]~0 Ula32:ULA|carry_temp[7]~1 Ula32:ULA|carry_temp[8]~2 Ula32:ULA|carry_temp[9]~3 Ula32:ULA|carry_temp[10]~4 Ula32:ULA|carry_temp[11]~5 Ula32:ULA|carry_temp[12]~6 Ula32:ULA|carry_temp[13]~7 Ula32:ULA|carry_temp[14]~8 Ula32:ULA|carry_temp[15]~9 Ula32:ULA|carry_temp[16]~10 Ula32:ULA|carry_temp[17]~11 Ula32:ULA|carry_temp[18]~12 Ula32:ULA|carry_temp[19]~13 Ula32:ULA|carry_temp[20]~14 Ula32:ULA|carry_temp[21]~15 Ula32:ULA|carry_temp[22]~16 Ula32:ULA|carry_temp[23]~17 Ula32:ULA|carry_temp[24]~18 Ula32:ULA|carry_temp[25]~19 Ula32:ULA|carry_temp[26]~20 Ula32:ULA|carry_temp[27]~21 Ula32:ULA|carry_temp[28]~22 Ula32:ULA|carry_temp[29]~23 Ula32:ULA|Mux0~0 Registrador:PC|Saida[31] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "8.688 ns" { ControlUnit:ControlUnit|state.ADD2 {} Ula32:ULA|carry_temp[5]~0 {} Ula32:ULA|carry_temp[7]~1 {} Ula32:ULA|carry_temp[8]~2 {} Ula32:ULA|carry_temp[9]~3 {} Ula32:ULA|carry_temp[10]~4 {} Ula32:ULA|carry_temp[11]~5 {} Ula32:ULA|carry_temp[12]~6 {} Ula32:ULA|carry_temp[13]~7 {} Ula32:ULA|carry_temp[14]~8 {} Ula32:ULA|carry_temp[15]~9 {} Ula32:ULA|carry_temp[16]~10 {} Ula32:ULA|carry_temp[17]~11 {} Ula32:ULA|carry_temp[18]~12 {} Ula32:ULA|carry_temp[19]~13 {} Ula32:ULA|carry_temp[20]~14 {} Ula32:ULA|carry_temp[21]~15 {} Ula32:ULA|carry_temp[22]~16 {} Ula32:ULA|carry_temp[23]~17 {} Ula32:ULA|carry_temp[24]~18 {} Ula32:ULA|carry_temp[25]~19 {} Ula32:ULA|carry_temp[26]~20 {} Ula32:ULA|carry_temp[27]~21 {} Ula32:ULA|carry_temp[28]~22 {} Ula32:ULA|carry_temp[29]~23 {} Ula32:ULA|Mux0~0 {} Registrador:PC|Saida[31] {} } { 0.000ns 0.295ns 0.216ns 0.214ns 0.219ns 0.237ns 0.300ns 0.214ns 0.213ns 0.376ns 0.475ns 0.306ns 0.216ns 0.214ns 0.300ns 0.214ns 0.366ns 0.216ns 0.214ns 0.216ns 0.301ns 0.213ns 0.369ns 0.312ns 0.361ns 0.306ns 0.000ns } { 0.000ns 0.378ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 2.471 ns + Shortest register " "Info: + Shortest clock path from clock \"clock\" to destination register is 2.471 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clock 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clock'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "CPU.sv" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/CPU.sv" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clock~clkctrl 2 COMB CLKCTRL_G3 173 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 173; COMB Node = 'clock~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.343 ns" { clock clock~clkctrl } "NODE_NAME" } } { "CPU.sv" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/CPU.sv" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.656 ns) + CELL(0.618 ns) 2.471 ns Registrador:PC\|Saida\[31\] 3 REG LCFF_X18_Y23_N3 2 " "Info: 3: + IC(0.656 ns) + CELL(0.618 ns) = 2.471 ns; Loc. = LCFF_X18_Y23_N3; Fanout = 2; REG Node = 'Registrador:PC\|Saida\[31\]'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.274 ns" { clock~clkctrl Registrador:PC|Saida[31] } "NODE_NAME" } } { "Registrador.vhd" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/Registrador.vhd" 71 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.57 % ) " "Info: Total cell delay = 1.472 ns ( 59.57 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.999 ns ( 40.43 % ) " "Info: Total interconnect delay = 0.999 ns ( 40.43 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.471 ns" { clock clock~clkctrl Registrador:PC|Saida[31] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "2.471 ns" { clock {} clock~combout {} clock~clkctrl {} Registrador:PC|Saida[31] {} } { 0.000ns 0.000ns 0.343ns 0.656ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 2.471 ns - Longest register " "Info: - Longest clock path from clock \"clock\" to source register is 2.471 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clock 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clock'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "CPU.sv" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/CPU.sv" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clock~clkctrl 2 COMB CLKCTRL_G3 173 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 173; COMB Node = 'clock~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.343 ns" { clock clock~clkctrl } "NODE_NAME" } } { "CPU.sv" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/CPU.sv" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.656 ns) + CELL(0.618 ns) 2.471 ns ControlUnit:ControlUnit\|state.ADD2 3 REG LCFF_X18_Y23_N7 88 " "Info: 3: + IC(0.656 ns) + CELL(0.618 ns) = 2.471 ns; Loc. = LCFF_X18_Y23_N7; Fanout = 88; REG Node = 'ControlUnit:ControlUnit\|state.ADD2'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.274 ns" { clock~clkctrl ControlUnit:ControlUnit|state.ADD2 } "NODE_NAME" } } { "ControlUnit.sv" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/ControlUnit.sv" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.57 % ) " "Info: Total cell delay = 1.472 ns ( 59.57 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.999 ns ( 40.43 % ) " "Info: Total interconnect delay = 0.999 ns ( 40.43 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.471 ns" { clock clock~clkctrl ControlUnit:ControlUnit|state.ADD2 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "2.471 ns" { clock {} clock~combout {} clock~clkctrl {} ControlUnit:ControlUnit|state.ADD2 {} } { 0.000ns 0.000ns 0.343ns 0.656ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.471 ns" { clock clock~clkctrl Registrador:PC|Saida[31] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "2.471 ns" { clock {} clock~combout {} clock~clkctrl {} Registrador:PC|Saida[31] {} } { 0.000ns 0.000ns 0.343ns 0.656ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.471 ns" { clock clock~clkctrl ControlUnit:ControlUnit|state.ADD2 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "2.471 ns" { clock {} clock~combout {} clock~clkctrl {} ControlUnit:ControlUnit|state.ADD2 {} } { 0.000ns 0.000ns 0.343ns 0.656ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "ControlUnit.sv" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/ControlUnit.sv" 38 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "Registrador.vhd" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/Registrador.vhd" 71 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "8.688 ns" { ControlUnit:ControlUnit|state.ADD2 Ula32:ULA|carry_temp[5]~0 Ula32:ULA|carry_temp[7]~1 Ula32:ULA|carry_temp[8]~2 Ula32:ULA|carry_temp[9]~3 Ula32:ULA|carry_temp[10]~4 Ula32:ULA|carry_temp[11]~5 Ula32:ULA|carry_temp[12]~6 Ula32:ULA|carry_temp[13]~7 Ula32:ULA|carry_temp[14]~8 Ula32:ULA|carry_temp[15]~9 Ula32:ULA|carry_temp[16]~10 Ula32:ULA|carry_temp[17]~11 Ula32:ULA|carry_temp[18]~12 Ula32:ULA|carry_temp[19]~13 Ula32:ULA|carry_temp[20]~14 Ula32:ULA|carry_temp[21]~15 Ula32:ULA|carry_temp[22]~16 Ula32:ULA|carry_temp[23]~17 Ula32:ULA|carry_temp[24]~18 Ula32:ULA|carry_temp[25]~19 Ula32:ULA|carry_temp[26]~20 Ula32:ULA|carry_temp[27]~21 Ula32:ULA|carry_temp[28]~22 Ula32:ULA|carry_temp[29]~23 Ula32:ULA|Mux0~0 Registrador:PC|Saida[31] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "8.688 ns" { ControlUnit:ControlUnit|state.ADD2 {} Ula32:ULA|carry_temp[5]~0 {} Ula32:ULA|carry_temp[7]~1 {} Ula32:ULA|carry_temp[8]~2 {} Ula32:ULA|carry_temp[9]~3 {} Ula32:ULA|carry_temp[10]~4 {} Ula32:ULA|carry_temp[11]~5 {} Ula32:ULA|carry_temp[12]~6 {} Ula32:ULA|carry_temp[13]~7 {} Ula32:ULA|carry_temp[14]~8 {} Ula32:ULA|carry_temp[15]~9 {} Ula32:ULA|carry_temp[16]~10 {} Ula32:ULA|carry_temp[17]~11 {} Ula32:ULA|carry_temp[18]~12 {} Ula32:ULA|carry_temp[19]~13 {} Ula32:ULA|carry_temp[20]~14 {} Ula32:ULA|carry_temp[21]~15 {} Ula32:ULA|carry_temp[22]~16 {} Ula32:ULA|carry_temp[23]~17 {} Ula32:ULA|carry_temp[24]~18 {} Ula32:ULA|carry_temp[25]~19 {} Ula32:ULA|carry_temp[26]~20 {} Ula32:ULA|carry_temp[27]~21 {} Ula32:ULA|carry_temp[28]~22 {} Ula32:ULA|carry_temp[29]~23 {} Ula32:ULA|Mux0~0 {} Registrador:PC|Saida[31] {} } { 0.000ns 0.295ns 0.216ns 0.214ns 0.219ns 0.237ns 0.300ns 0.214ns 0.213ns 0.376ns 0.475ns 0.306ns 0.216ns 0.214ns 0.300ns 0.214ns 0.366ns 0.216ns 0.214ns 0.216ns 0.301ns 0.213ns 0.369ns 0.312ns 0.361ns 0.306ns 0.000ns } { 0.000ns 0.378ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.155ns } "" } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.471 ns" { clock clock~clkctrl Registrador:PC|Saida[31] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "2.471 ns" { clock {} clock~combout {} clock~clkctrl {} Registrador:PC|Saida[31] {} } { 0.000ns 0.000ns 0.343ns 0.656ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.471 ns" { clock clock~clkctrl ControlUnit:ControlUnit|state.ADD2 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "2.471 ns" { clock {} clock~combout {} clock~clkctrl {} ControlUnit:ControlUnit|state.ADD2 {} } { 0.000ns 0.000ns 0.343ns 0.656ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clock ALUResult\[29\] ControlUnit:ControlUnit\|state.ADD2 14.964 ns register " "Info: tco from clock \"clock\" to destination pin \"ALUResult\[29\]\" through register \"ControlUnit:ControlUnit\|state.ADD2\" is 14.964 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 2.471 ns + Longest register " "Info: + Longest clock path from clock \"clock\" to source register is 2.471 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clock 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clock'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "CPU.sv" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/CPU.sv" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clock~clkctrl 2 COMB CLKCTRL_G3 173 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 173; COMB Node = 'clock~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.343 ns" { clock clock~clkctrl } "NODE_NAME" } } { "CPU.sv" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/CPU.sv" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.656 ns) + CELL(0.618 ns) 2.471 ns ControlUnit:ControlUnit\|state.ADD2 3 REG LCFF_X18_Y23_N7 88 " "Info: 3: + IC(0.656 ns) + CELL(0.618 ns) = 2.471 ns; Loc. = LCFF_X18_Y23_N7; Fanout = 88; REG Node = 'ControlUnit:ControlUnit\|state.ADD2'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.274 ns" { clock~clkctrl ControlUnit:ControlUnit|state.ADD2 } "NODE_NAME" } } { "ControlUnit.sv" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/ControlUnit.sv" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.57 % ) " "Info: Total cell delay = 1.472 ns ( 59.57 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.999 ns ( 40.43 % ) " "Info: Total interconnect delay = 0.999 ns ( 40.43 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.471 ns" { clock clock~clkctrl ControlUnit:ControlUnit|state.ADD2 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "2.471 ns" { clock {} clock~combout {} clock~clkctrl {} ControlUnit:ControlUnit|state.ADD2 {} } { 0.000ns 0.000ns 0.343ns 0.656ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "ControlUnit.sv" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/ControlUnit.sv" 38 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "12.399 ns + Longest register pin " "Info: + Longest register to pin delay is 12.399 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ControlUnit:ControlUnit\|state.ADD2 1 REG LCFF_X18_Y23_N7 88 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X18_Y23_N7; Fanout = 88; REG Node = 'ControlUnit:ControlUnit\|state.ADD2'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ControlUnit:ControlUnit|state.ADD2 } "NODE_NAME" } } { "ControlUnit.sv" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/ControlUnit.sv" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.295 ns) + CELL(0.378 ns) 0.673 ns Ula32:ULA\|carry_temp\[5\]~0 2 COMB LCCOMB_X18_Y23_N20 3 " "Info: 2: + IC(0.295 ns) + CELL(0.378 ns) = 0.673 ns; Loc. = LCCOMB_X18_Y23_N20; Fanout = 3; COMB Node = 'Ula32:ULA\|carry_temp\[5\]~0'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.673 ns" { ControlUnit:ControlUnit|state.ADD2 Ula32:ULA|carry_temp[5]~0 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.216 ns) + CELL(0.053 ns) 0.942 ns Ula32:ULA\|carry_temp\[7\]~1 3 COMB LCCOMB_X18_Y23_N14 2 " "Info: 3: + IC(0.216 ns) + CELL(0.053 ns) = 0.942 ns; Loc. = LCCOMB_X18_Y23_N14; Fanout = 2; COMB Node = 'Ula32:ULA\|carry_temp\[7\]~1'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.269 ns" { Ula32:ULA|carry_temp[5]~0 Ula32:ULA|carry_temp[7]~1 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.214 ns) + CELL(0.053 ns) 1.209 ns Ula32:ULA\|carry_temp\[8\]~2 4 COMB LCCOMB_X18_Y23_N4 2 " "Info: 4: + IC(0.214 ns) + CELL(0.053 ns) = 1.209 ns; Loc. = LCCOMB_X18_Y23_N4; Fanout = 2; COMB Node = 'Ula32:ULA\|carry_temp\[8\]~2'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.267 ns" { Ula32:ULA|carry_temp[7]~1 Ula32:ULA|carry_temp[8]~2 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.219 ns) + CELL(0.053 ns) 1.481 ns Ula32:ULA\|carry_temp\[9\]~3 5 COMB LCCOMB_X18_Y23_N16 2 " "Info: 5: + IC(0.219 ns) + CELL(0.053 ns) = 1.481 ns; Loc. = LCCOMB_X18_Y23_N16; Fanout = 2; COMB Node = 'Ula32:ULA\|carry_temp\[9\]~3'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.272 ns" { Ula32:ULA|carry_temp[8]~2 Ula32:ULA|carry_temp[9]~3 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.237 ns) + CELL(0.053 ns) 1.771 ns Ula32:ULA\|carry_temp\[10\]~4 6 COMB LCCOMB_X18_Y23_N8 2 " "Info: 6: + IC(0.237 ns) + CELL(0.053 ns) = 1.771 ns; Loc. = LCCOMB_X18_Y23_N8; Fanout = 2; COMB Node = 'Ula32:ULA\|carry_temp\[10\]~4'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.290 ns" { Ula32:ULA|carry_temp[9]~3 Ula32:ULA|carry_temp[10]~4 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.300 ns) + CELL(0.053 ns) 2.124 ns Ula32:ULA\|carry_temp\[11\]~5 7 COMB LCCOMB_X18_Y23_N10 2 " "Info: 7: + IC(0.300 ns) + CELL(0.053 ns) = 2.124 ns; Loc. = LCCOMB_X18_Y23_N10; Fanout = 2; COMB Node = 'Ula32:ULA\|carry_temp\[11\]~5'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.353 ns" { Ula32:ULA|carry_temp[10]~4 Ula32:ULA|carry_temp[11]~5 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.214 ns) + CELL(0.053 ns) 2.391 ns Ula32:ULA\|carry_temp\[12\]~6 8 COMB LCCOMB_X18_Y23_N30 2 " "Info: 8: + IC(0.214 ns) + CELL(0.053 ns) = 2.391 ns; Loc. = LCCOMB_X18_Y23_N30; Fanout = 2; COMB Node = 'Ula32:ULA\|carry_temp\[12\]~6'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.267 ns" { Ula32:ULA|carry_temp[11]~5 Ula32:ULA|carry_temp[12]~6 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.213 ns) + CELL(0.053 ns) 2.657 ns Ula32:ULA\|carry_temp\[13\]~7 9 COMB LCCOMB_X18_Y23_N28 2 " "Info: 9: + IC(0.213 ns) + CELL(0.053 ns) = 2.657 ns; Loc. = LCCOMB_X18_Y23_N28; Fanout = 2; COMB Node = 'Ula32:ULA\|carry_temp\[13\]~7'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.266 ns" { Ula32:ULA|carry_temp[12]~6 Ula32:ULA|carry_temp[13]~7 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.376 ns) + CELL(0.053 ns) 3.086 ns Ula32:ULA\|carry_temp\[14\]~8 10 COMB LCCOMB_X18_Y23_N0 2 " "Info: 10: + IC(0.376 ns) + CELL(0.053 ns) = 3.086 ns; Loc. = LCCOMB_X18_Y23_N0; Fanout = 2; COMB Node = 'Ula32:ULA\|carry_temp\[14\]~8'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.429 ns" { Ula32:ULA|carry_temp[13]~7 Ula32:ULA|carry_temp[14]~8 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.475 ns) + CELL(0.053 ns) 3.614 ns Ula32:ULA\|carry_temp\[15\]~9 11 COMB LCCOMB_X17_Y23_N22 2 " "Info: 11: + IC(0.475 ns) + CELL(0.053 ns) = 3.614 ns; Loc. = LCCOMB_X17_Y23_N22; Fanout = 2; COMB Node = 'Ula32:ULA\|carry_temp\[15\]~9'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.528 ns" { Ula32:ULA|carry_temp[14]~8 Ula32:ULA|carry_temp[15]~9 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.306 ns) + CELL(0.053 ns) 3.973 ns Ula32:ULA\|carry_temp\[16\]~10 12 COMB LCCOMB_X17_Y23_N20 2 " "Info: 12: + IC(0.306 ns) + CELL(0.053 ns) = 3.973 ns; Loc. = LCCOMB_X17_Y23_N20; Fanout = 2; COMB Node = 'Ula32:ULA\|carry_temp\[16\]~10'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.359 ns" { Ula32:ULA|carry_temp[15]~9 Ula32:ULA|carry_temp[16]~10 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.216 ns) + CELL(0.053 ns) 4.242 ns Ula32:ULA\|carry_temp\[17\]~11 13 COMB LCCOMB_X17_Y23_N10 2 " "Info: 13: + IC(0.216 ns) + CELL(0.053 ns) = 4.242 ns; Loc. = LCCOMB_X17_Y23_N10; Fanout = 2; COMB Node = 'Ula32:ULA\|carry_temp\[17\]~11'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.269 ns" { Ula32:ULA|carry_temp[16]~10 Ula32:ULA|carry_temp[17]~11 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.214 ns) + CELL(0.053 ns) 4.509 ns Ula32:ULA\|carry_temp\[18\]~12 14 COMB LCCOMB_X17_Y23_N8 2 " "Info: 14: + IC(0.214 ns) + CELL(0.053 ns) = 4.509 ns; Loc. = LCCOMB_X17_Y23_N8; Fanout = 2; COMB Node = 'Ula32:ULA\|carry_temp\[18\]~12'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.267 ns" { Ula32:ULA|carry_temp[17]~11 Ula32:ULA|carry_temp[18]~12 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.300 ns) + CELL(0.053 ns) 4.862 ns Ula32:ULA\|carry_temp\[19\]~13 15 COMB LCCOMB_X17_Y23_N14 2 " "Info: 15: + IC(0.300 ns) + CELL(0.053 ns) = 4.862 ns; Loc. = LCCOMB_X17_Y23_N14; Fanout = 2; COMB Node = 'Ula32:ULA\|carry_temp\[19\]~13'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.353 ns" { Ula32:ULA|carry_temp[18]~12 Ula32:ULA|carry_temp[19]~13 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.214 ns) + CELL(0.053 ns) 5.129 ns Ula32:ULA\|carry_temp\[20\]~14 16 COMB LCCOMB_X17_Y23_N12 2 " "Info: 16: + IC(0.214 ns) + CELL(0.053 ns) = 5.129 ns; Loc. = LCCOMB_X17_Y23_N12; Fanout = 2; COMB Node = 'Ula32:ULA\|carry_temp\[20\]~14'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.267 ns" { Ula32:ULA|carry_temp[19]~13 Ula32:ULA|carry_temp[20]~14 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.366 ns) + CELL(0.053 ns) 5.548 ns Ula32:ULA\|carry_temp\[21\]~15 17 COMB LCCOMB_X17_Y23_N16 2 " "Info: 17: + IC(0.366 ns) + CELL(0.053 ns) = 5.548 ns; Loc. = LCCOMB_X17_Y23_N16; Fanout = 2; COMB Node = 'Ula32:ULA\|carry_temp\[21\]~15'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.419 ns" { Ula32:ULA|carry_temp[20]~14 Ula32:ULA|carry_temp[21]~15 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.216 ns) + CELL(0.053 ns) 5.817 ns Ula32:ULA\|carry_temp\[22\]~16 18 COMB LCCOMB_X17_Y23_N4 2 " "Info: 18: + IC(0.216 ns) + CELL(0.053 ns) = 5.817 ns; Loc. = LCCOMB_X17_Y23_N4; Fanout = 2; COMB Node = 'Ula32:ULA\|carry_temp\[22\]~16'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.269 ns" { Ula32:ULA|carry_temp[21]~15 Ula32:ULA|carry_temp[22]~16 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.214 ns) + CELL(0.053 ns) 6.084 ns Ula32:ULA\|carry_temp\[23\]~17 19 COMB LCCOMB_X17_Y23_N0 2 " "Info: 19: + IC(0.214 ns) + CELL(0.053 ns) = 6.084 ns; Loc. = LCCOMB_X17_Y23_N0; Fanout = 2; COMB Node = 'Ula32:ULA\|carry_temp\[23\]~17'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.267 ns" { Ula32:ULA|carry_temp[22]~16 Ula32:ULA|carry_temp[23]~17 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.216 ns) + CELL(0.053 ns) 6.353 ns Ula32:ULA\|carry_temp\[24\]~18 20 COMB LCCOMB_X17_Y23_N24 2 " "Info: 20: + IC(0.216 ns) + CELL(0.053 ns) = 6.353 ns; Loc. = LCCOMB_X17_Y23_N24; Fanout = 2; COMB Node = 'Ula32:ULA\|carry_temp\[24\]~18'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.269 ns" { Ula32:ULA|carry_temp[23]~17 Ula32:ULA|carry_temp[24]~18 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.301 ns) + CELL(0.053 ns) 6.707 ns Ula32:ULA\|carry_temp\[25\]~19 21 COMB LCCOMB_X17_Y23_N30 2 " "Info: 21: + IC(0.301 ns) + CELL(0.053 ns) = 6.707 ns; Loc. = LCCOMB_X17_Y23_N30; Fanout = 2; COMB Node = 'Ula32:ULA\|carry_temp\[25\]~19'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.354 ns" { Ula32:ULA|carry_temp[24]~18 Ula32:ULA|carry_temp[25]~19 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.213 ns) + CELL(0.053 ns) 6.973 ns Ula32:ULA\|carry_temp\[26\]~20 22 COMB LCCOMB_X17_Y23_N28 2 " "Info: 22: + IC(0.213 ns) + CELL(0.053 ns) = 6.973 ns; Loc. = LCCOMB_X17_Y23_N28; Fanout = 2; COMB Node = 'Ula32:ULA\|carry_temp\[26\]~20'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.266 ns" { Ula32:ULA|carry_temp[25]~19 Ula32:ULA|carry_temp[26]~20 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.369 ns) + CELL(0.053 ns) 7.395 ns Ula32:ULA\|carry_temp\[27\]~21 23 COMB LCCOMB_X17_Y23_N6 2 " "Info: 23: + IC(0.369 ns) + CELL(0.053 ns) = 7.395 ns; Loc. = LCCOMB_X17_Y23_N6; Fanout = 2; COMB Node = 'Ula32:ULA\|carry_temp\[27\]~21'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.422 ns" { Ula32:ULA|carry_temp[26]~20 Ula32:ULA|carry_temp[27]~21 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.312 ns) + CELL(0.053 ns) 7.760 ns Ula32:ULA\|carry_temp\[28\]~22 24 COMB LCCOMB_X17_Y23_N18 2 " "Info: 24: + IC(0.312 ns) + CELL(0.053 ns) = 7.760 ns; Loc. = LCCOMB_X17_Y23_N18; Fanout = 2; COMB Node = 'Ula32:ULA\|carry_temp\[28\]~22'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.365 ns" { Ula32:ULA|carry_temp[27]~21 Ula32:ULA|carry_temp[28]~22 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.499 ns) + CELL(0.053 ns) 8.312 ns Ula32:ULA\|Mux2~0 25 COMB LCCOMB_X19_Y23_N30 2 " "Info: 25: + IC(0.499 ns) + CELL(0.053 ns) = 8.312 ns; Loc. = LCCOMB_X19_Y23_N30; Fanout = 2; COMB Node = 'Ula32:ULA\|Mux2~0'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.552 ns" { Ula32:ULA|carry_temp[28]~22 Ula32:ULA|Mux2~0 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/ula32.vhd" 82 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.089 ns) + CELL(1.998 ns) 12.399 ns ALUResult\[29\] 26 PIN PIN_AB13 0 " "Info: 26: + IC(2.089 ns) + CELL(1.998 ns) = 12.399 ns; Loc. = PIN_AB13; Fanout = 0; PIN Node = 'ALUResult\[29\]'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "4.087 ns" { Ula32:ULA|Mux2~0 ALUResult[29] } "NODE_NAME" } } { "CPU.sv" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/CPU.sv" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.595 ns ( 28.99 % ) " "Info: Total cell delay = 3.595 ns ( 28.99 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.804 ns ( 71.01 % ) " "Info: Total interconnect delay = 8.804 ns ( 71.01 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "12.399 ns" { ControlUnit:ControlUnit|state.ADD2 Ula32:ULA|carry_temp[5]~0 Ula32:ULA|carry_temp[7]~1 Ula32:ULA|carry_temp[8]~2 Ula32:ULA|carry_temp[9]~3 Ula32:ULA|carry_temp[10]~4 Ula32:ULA|carry_temp[11]~5 Ula32:ULA|carry_temp[12]~6 Ula32:ULA|carry_temp[13]~7 Ula32:ULA|carry_temp[14]~8 Ula32:ULA|carry_temp[15]~9 Ula32:ULA|carry_temp[16]~10 Ula32:ULA|carry_temp[17]~11 Ula32:ULA|carry_temp[18]~12 Ula32:ULA|carry_temp[19]~13 Ula32:ULA|carry_temp[20]~14 Ula32:ULA|carry_temp[21]~15 Ula32:ULA|carry_temp[22]~16 Ula32:ULA|carry_temp[23]~17 Ula32:ULA|carry_temp[24]~18 Ula32:ULA|carry_temp[25]~19 Ula32:ULA|carry_temp[26]~20 Ula32:ULA|carry_temp[27]~21 Ula32:ULA|carry_temp[28]~22 Ula32:ULA|Mux2~0 ALUResult[29] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "12.399 ns" { ControlUnit:ControlUnit|state.ADD2 {} Ula32:ULA|carry_temp[5]~0 {} Ula32:ULA|carry_temp[7]~1 {} Ula32:ULA|carry_temp[8]~2 {} Ula32:ULA|carry_temp[9]~3 {} Ula32:ULA|carry_temp[10]~4 {} Ula32:ULA|carry_temp[11]~5 {} Ula32:ULA|carry_temp[12]~6 {} Ula32:ULA|carry_temp[13]~7 {} Ula32:ULA|carry_temp[14]~8 {} Ula32:ULA|carry_temp[15]~9 {} Ula32:ULA|carry_temp[16]~10 {} Ula32:ULA|carry_temp[17]~11 {} Ula32:ULA|carry_temp[18]~12 {} Ula32:ULA|carry_temp[19]~13 {} Ula32:ULA|carry_temp[20]~14 {} Ula32:ULA|carry_temp[21]~15 {} Ula32:ULA|carry_temp[22]~16 {} Ula32:ULA|carry_temp[23]~17 {} Ula32:ULA|carry_temp[24]~18 {} Ula32:ULA|carry_temp[25]~19 {} Ula32:ULA|carry_temp[26]~20 {} Ula32:ULA|carry_temp[27]~21 {} Ula32:ULA|carry_temp[28]~22 {} Ula32:ULA|Mux2~0 {} ALUResult[29] {} } { 0.000ns 0.295ns 0.216ns 0.214ns 0.219ns 0.237ns 0.300ns 0.214ns 0.213ns 0.376ns 0.475ns 0.306ns 0.216ns 0.214ns 0.300ns 0.214ns 0.366ns 0.216ns 0.214ns 0.216ns 0.301ns 0.213ns 0.369ns 0.312ns 0.499ns 2.089ns } { 0.000ns 0.378ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 1.998ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.471 ns" { clock clock~clkctrl ControlUnit:ControlUnit|state.ADD2 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "2.471 ns" { clock {} clock~combout {} clock~clkctrl {} ControlUnit:ControlUnit|state.ADD2 {} } { 0.000ns 0.000ns 0.343ns 0.656ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "12.399 ns" { ControlUnit:ControlUnit|state.ADD2 Ula32:ULA|carry_temp[5]~0 Ula32:ULA|carry_temp[7]~1 Ula32:ULA|carry_temp[8]~2 Ula32:ULA|carry_temp[9]~3 Ula32:ULA|carry_temp[10]~4 Ula32:ULA|carry_temp[11]~5 Ula32:ULA|carry_temp[12]~6 Ula32:ULA|carry_temp[13]~7 Ula32:ULA|carry_temp[14]~8 Ula32:ULA|carry_temp[15]~9 Ula32:ULA|carry_temp[16]~10 Ula32:ULA|carry_temp[17]~11 Ula32:ULA|carry_temp[18]~12 Ula32:ULA|carry_temp[19]~13 Ula32:ULA|carry_temp[20]~14 Ula32:ULA|carry_temp[21]~15 Ula32:ULA|carry_temp[22]~16 Ula32:ULA|carry_temp[23]~17 Ula32:ULA|carry_temp[24]~18 Ula32:ULA|carry_temp[25]~19 Ula32:ULA|carry_temp[26]~20 Ula32:ULA|carry_temp[27]~21 Ula32:ULA|carry_temp[28]~22 Ula32:ULA|Mux2~0 ALUResult[29] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "12.399 ns" { ControlUnit:ControlUnit|state.ADD2 {} Ula32:ULA|carry_temp[5]~0 {} Ula32:ULA|carry_temp[7]~1 {} Ula32:ULA|carry_temp[8]~2 {} Ula32:ULA|carry_temp[9]~3 {} Ula32:ULA|carry_temp[10]~4 {} Ula32:ULA|carry_temp[11]~5 {} Ula32:ULA|carry_temp[12]~6 {} Ula32:ULA|carry_temp[13]~7 {} Ula32:ULA|carry_temp[14]~8 {} Ula32:ULA|carry_temp[15]~9 {} Ula32:ULA|carry_temp[16]~10 {} Ula32:ULA|carry_temp[17]~11 {} Ula32:ULA|carry_temp[18]~12 {} Ula32:ULA|carry_temp[19]~13 {} Ula32:ULA|carry_temp[20]~14 {} Ula32:ULA|carry_temp[21]~15 {} Ula32:ULA|carry_temp[22]~16 {} Ula32:ULA|carry_temp[23]~17 {} Ula32:ULA|carry_temp[24]~18 {} Ula32:ULA|carry_temp[25]~19 {} Ula32:ULA|carry_temp[26]~20 {} Ula32:ULA|carry_temp[27]~21 {} Ula32:ULA|carry_temp[28]~22 {} Ula32:ULA|Mux2~0 {} ALUResult[29] {} } { 0.000ns 0.295ns 0.216ns 0.214ns 0.219ns 0.237ns 0.300ns 0.214ns 0.213ns 0.376ns 0.475ns 0.306ns 0.216ns 0.214ns 0.300ns 0.214ns 0.366ns 0.216ns 0.214ns 0.216ns 0.301ns 0.213ns 0.369ns 0.312ns 0.499ns 2.089ns } { 0.000ns 0.378ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 1.998ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II 64-Bit " "Info: Quartus II 64-Bit Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4383 " "Info: Peak virtual memory: 4383 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 09 13:05:28 2019 " "Info: Processing ended: Thu May 09 13:05:28 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
