// Seed: 1513717532
module module_0;
endmodule
module module_1 (
    output supply0 id_0,
    output logic id_1,
    input supply1 id_2,
    input tri0 id_3,
    input wor id_4,
    input supply0 id_5,
    output tri id_6,
    input wire id_7,
    input wire id_8,
    input uwire id_9,
    input supply0 id_10,
    input wand id_11,
    output tri0 id_12,
    input wor id_13,
    output wire id_14,
    input supply0 id_15,
    input tri1 id_16,
    input tri id_17,
    input tri0 id_18
);
  id_20 :
  assert property (@(1 or 1 or(1'b0), posedge id_13) 1)
    if (1) id_1 <= 1;
    else if (id_7) id_20 = id_3;
  module_0();
endmodule
