## HELLO EVERYONE 👋
<h1 align="center">Hi, I'm Nishant Kumar Jha 👋</h1>
<h3 align="center">Final-Year ECE Undergrad | Frontend VLSI Enthusiast | RTL | DFT | STA</h3>

<p align="center">
  <a href="https://nishant-jha-portfolio.lovable.app"><img src="https://img.shields.io/badge/Portfolio-Live-blue?style=for-the-badge&logo=google-chrome" /></a>
  <a href="https://www.linkedin.com/in/nishant-jha777/"><img src="https://img.shields.io/badge/LinkedIn-Nishant--Jha-blue?style=for-the-badge&logo=linkedin" /></a>
  <a href="mailto:jhanishant0123@gmail.com"><img src="https://img.shields.io/badge/Email-Me-green?style=for-the-badge&logo=gmail" /></a>
</p>

---

### 🧠 About Me

🎓 Final-year B.Tech student in Electronics & Communication Engineering  
🏛️ Guru Ghasidas Vishwavidyalaya, Bilaspur | CGPA: **7.20** (Till 5th Sem)  
💡 Passionate about **RTL Design, FSMs, FIFO, STA & Memory Design**  
🛠️ Experienced in **Cadence Virtuoso**, **Xilinx Vivado**, **ModelSim**, **Multisim NI**  
📚 Learnt from top NPTEL courses by IIT & IIIT Professors in VLSI  

---

### 🚀 Major VLSI Projects

#### 🔷 64-bit SRAM Design using Cadence Virtuoso
- Designed 6T SRAM cell-based 64-bit memory
- Schematic, layout, and DRC/LVS validation
- Read/write simulation, noise margin & power analysis

#### 🔷 Design & Verification of Single and Dual-Port RAM (Verilog + Vivado)
- RAM modules with robust testbenches
- Simulation for all operational cases
- Strengthened RTL fundamentals

#### 🔷 FIFO Design (Sync + Async) using Verilog
- FIFO sizing based on system throughput
- Verified data integrity across different clock domains
- Key focus on metastability handling

#### 🔷 Logic Gates (Custom Layouts in Virtuoso)
- Designed AND, OR, NAND, NOR, XOR gates
- DRC + LVS checks, optimized for power/performance

---

### 📚 Core Technical Skills

| Category         | Tools/Concepts                                                                 |
|------------------|--------------------------------------------------------------------------------|
| HDL Languages    | **Verilog**, basic SystemVerilog                                               |
| Tools            | Xilinx Vivado, Cadence Virtuoso, ModelSim, NI Multisim                         |
| VLSI Concepts    | FSMs, RTL, FIFO, SRAM, STA, Synchronous/Asynchronous Design                    |
| Programming      | C++, C, Python                                                                 |
| Extras           | Git, Linux Terminal, Markdown, Frontend Dev (basic HTML/CSS for portfolio)     |

---

### 📜 Key VLSI Courses (Certified)

- **VLSI Design Flow: RTL to GDS** - IIIT Delhi *(Prof. Sneh Saurabh)*
- **CMOS Digital VLSI Design** - IIT Roorkee *(Prof. Sudeb Dasgupta)*
- **C-Based VLSI Design** - IIT Guwahati *(Prof. Chandan Karfa)*
- **Low Power VLSI Design** - IIT Kharagpur *(Prof. Indranil Sengupta)*
- **HDL Lab + VLSI Foundation** - NIELIT Calicut *(Under C2S Initiative)*

---

### 🏆 Achievements & Activities

- ✅ **Qualified NSO Round 1 (2017)**
- 🧠 Intern – Codec Technologies (Digital Design & HDL Simulation)
- 📣 Marketing Lead – Silicon Society, GGV
- 🤝 Volunteer – NSS, Equilibrio Solasta Cultural Fest
- 🌐 Internshala Student Partner (April 2025–Present)

---

### 📊 GitHub Stats

<p align="center">
  <img src="https://github-readme-stats.vercel.app/api?username=jhanishant0123&show_icons=true&theme=radical" alt="GitHub stats" />
  <br>
  <img src="https://github-readme-streak-stats.herokuapp.com?user=jhanishant0123&theme=dark" alt="Streak stats" />
</p>

---

### 🔗 Quick Access

📂 [Explore My GitHub Repositories](https://github.com/jhanishant0123?tab=repositories)  
📄 [View My Resume](https://drive.google.com/file/d/1pD4SBYTTI0GGCDXX2cUoFMDgeE_UUCgb/view)

---

> <mark>“Great chips come from clean code and clear timing.” – Nishant Jha 👨‍💻🔧</mark>
 


<!--
**jhanishant0123/jhanishant0123** is a ✨ _special_ ✨ repository because its `README.md` (this file) appears on your GitHub profile.

Here are some ideas to get you started:

- 🔭 I’m currently working on ...
- 🌱 I’m currently learning ...
- 👯 I’m looking to collaborate on ...
- 🤔 I’m looking for help with ...
- 💬 Ask me about ...
- 📫 How to reach me: ...
- 😄 Pronouns: ...
- ⚡ Fun fact: ...
-->
