$version Generated by VerilatedVcd $end
$timescale 1ps $end
 $scope module $rootio $end
  $var wire 7 # op [6:0] $end
  $var wire 3 $ func3 [2:0] $end
  $var wire 7 % func7 [6:0] $end
  $var wire 1 & alu_zero $end
  $var wire 3 ' alu_control [2:0] $end
  $var wire 2 ( imm_source [1:0] $end
  $var wire 1 ) mem_write $end
  $var wire 1 * reg_write $end
 $upscope $end
 $scope module control $end
  $var wire 7 + op [6:0] $end
  $var wire 3 , func3 [2:0] $end
  $var wire 7 - func7 [6:0] $end
  $var wire 1 . alu_zero $end
  $var wire 3 / alu_control [2:0] $end
  $var wire 2 0 imm_source [1:0] $end
  $var wire 1 1 mem_write $end
  $var wire 1 2 reg_write $end
  $var wire 2 3 alu_op [1:0] $end
 $upscope $end
$enddefinitions $end


#0
b0000000 #
b000 $
b0000000 %
0&
b000 '
b00 (
0)
0*
b0000000 +
b000 ,
b0000000 -
0.
b000 /
b00 0
01
02
b00 3
#3000
b0000011 #
1*
b0000011 +
12
