{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 10.0 Build 218 06/27/2010 SJ Web Edition " "Info: Version 10.0 Build 218 06/27/2010 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 20 19:05:32 2017 " "Info: Processing started: Wed Dec 20 19:05:32 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DrowsinessDetector -c DrowsinessDetector " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off DrowsinessDetector -c DrowsinessDetector" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/yenrong/desktop/fyp_drowsinessdetector/hiddenlayer/activationfunc.sv 1 1 " "Info: Found 1 design units, including 1 entities, in source file /users/yenrong/desktop/fyp_drowsinessdetector/hiddenlayer/activationfunc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ActivationFunc " "Info: Found entity 1: ActivationFunc" {  } { { "../HiddenLayer/ActivationFunc.sv" "" { Text "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/HiddenLayer/ActivationFunc.sv" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/yenrong/desktop/fyp_drowsinessdetector/hiddenlayer/multiply.sv 1 1 " "Info: Found 1 design units, including 1 entities, in source file /users/yenrong/desktop/fyp_drowsinessdetector/hiddenlayer/multiply.sv" { { "Info" "ISGN_ENTITY_NAME" "1 multiply " "Info: Found entity 1: multiply" {  } { { "../HiddenLayer/multiply.sv" "" { Text "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/HiddenLayer/multiply.sv" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/yenrong/desktop/fyp_drowsinessdetector/hiddenlayer/hiddenlayer_top.sv 1 1 " "Info: Found 1 design units, including 1 entities, in source file /users/yenrong/desktop/fyp_drowsinessdetector/hiddenlayer/hiddenlayer_top.sv" { { "Info" "ISGN_ENTITY_NAME" "1 HiddenLayer_top " "Info: Found entity 1: HiddenLayer_top" {  } { { "../HiddenLayer/HiddenLayer_Top.sv" "" { Text "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/HiddenLayer/HiddenLayer_Top.sv" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/yenrong/desktop/fyp_drowsinessdetector/weightinitiallize/lfsr.sv 1 1 " "Info: Found 1 design units, including 1 entities, in source file /users/yenrong/desktop/fyp_drowsinessdetector/weightinitiallize/lfsr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 LFSR " "Info: Found entity 1: LFSR" {  } { { "../WeightInitiallize/LFSR.sv" "" { Text "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/WeightInitiallize/LFSR.sv" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/yenrong/desktop/fyp_drowsinessdetector/weightinitiallize/weightram.sv 1 1 " "Info: Found 1 design units, including 1 entities, in source file /users/yenrong/desktop/fyp_drowsinessdetector/weightinitiallize/weightram.sv" { { "Info" "ISGN_ENTITY_NAME" "1 WeightRAM " "Info: Found entity 1: WeightRAM" {  } { { "../WeightInitiallize/WeightRAM.sv" "" { Text "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/WeightInitiallize/WeightRAM.sv" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "drowsinessdetector.sv 1 1 " "Info: Found 1 design units, including 1 entities, in source file drowsinessdetector.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DrowsinessDetector " "Info: Found entity 1: DrowsinessDetector" {  } { { "DrowsinessDetector.sv" "" { Text "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/DrowsinessDetector.sv" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "DrowsinessDetector " "Info: Elaborating entity \"DrowsinessDetector\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "out0 DrowsinessDetector.sv(32) " "Warning (10036): Verilog HDL or VHDL warning at DrowsinessDetector.sv(32): object \"out0\" assigned a value but never read" {  } { { "DrowsinessDetector.sv" "" { Text "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/DrowsinessDetector.sv" 32 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "count0 DrowsinessDetector.sv(61) " "Warning (10235): Verilog HDL Always Construct warning at DrowsinessDetector.sv(61): variable \"count0\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "DrowsinessDetector.sv" "" { Text "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/DrowsinessDetector.sv" 61 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 7 DrowsinessDetector.sv(61) " "Warning (10230): Verilog HDL assignment warning at DrowsinessDetector.sv(61): truncated value with size 10 to match size of target (7)" {  } { { "DrowsinessDetector.sv" "" { Text "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/DrowsinessDetector.sv" 61 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "count0 DrowsinessDetector.sv(62) " "Warning (10235): Verilog HDL Always Construct warning at DrowsinessDetector.sv(62): variable \"count0\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "DrowsinessDetector.sv" "" { Text "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/DrowsinessDetector.sv" 62 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "count0 DrowsinessDetector.sv(67) " "Warning (10235): Verilog HDL Always Construct warning at DrowsinessDetector.sv(67): variable \"count0\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "DrowsinessDetector.sv" "" { Text "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/DrowsinessDetector.sv" 67 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "count0 DrowsinessDetector.sv(72) " "Warning (10235): Verilog HDL Always Construct warning at DrowsinessDetector.sv(72): variable \"count0\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "DrowsinessDetector.sv" "" { Text "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/DrowsinessDetector.sv" 72 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "count1 DrowsinessDetector.sv(72) " "Warning (10235): Verilog HDL Always Construct warning at DrowsinessDetector.sv(72): variable \"count1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "DrowsinessDetector.sv" "" { Text "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/DrowsinessDetector.sv" 72 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 7 DrowsinessDetector.sv(72) " "Warning (10230): Verilog HDL assignment warning at DrowsinessDetector.sv(72): truncated value with size 10 to match size of target (7)" {  } { { "DrowsinessDetector.sv" "" { Text "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/DrowsinessDetector.sv" 72 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "count0 DrowsinessDetector.sv(86) " "Warning (10235): Verilog HDL Always Construct warning at DrowsinessDetector.sv(86): variable \"count0\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "DrowsinessDetector.sv" "" { Text "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/DrowsinessDetector.sv" 86 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "AF DrowsinessDetector.sv(89) " "Warning (10235): Verilog HDL Always Construct warning at DrowsinessDetector.sv(89): variable \"AF\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "DrowsinessDetector.sv" "" { Text "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/DrowsinessDetector.sv" 89 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "count1 DrowsinessDetector.sv(89) " "Warning (10235): Verilog HDL Always Construct warning at DrowsinessDetector.sv(89): variable \"count1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "DrowsinessDetector.sv" "" { Text "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/DrowsinessDetector.sv" 89 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "count1 DrowsinessDetector.sv(90) " "Warning (10235): Verilog HDL Always Construct warning at DrowsinessDetector.sv(90): variable \"count1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "DrowsinessDetector.sv" "" { Text "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/DrowsinessDetector.sv" 90 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "count0 DrowsinessDetector.sv(94) " "Warning (10235): Verilog HDL Always Construct warning at DrowsinessDetector.sv(94): variable \"count0\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "DrowsinessDetector.sv" "" { Text "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/DrowsinessDetector.sv" 94 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "count1 DrowsinessDetector.sv(95) " "Warning (10235): Verilog HDL Always Construct warning at DrowsinessDetector.sv(95): variable \"count1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "DrowsinessDetector.sv" "" { Text "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/DrowsinessDetector.sv" 95 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "count0 DrowsinessDetector.sv(99) " "Warning (10235): Verilog HDL Always Construct warning at DrowsinessDetector.sv(99): variable \"count0\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "DrowsinessDetector.sv" "" { Text "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/DrowsinessDetector.sv" 99 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "on DrowsinessDetector.sv(44) " "Warning (10240): Verilog HDL Always Construct warning at DrowsinessDetector.sv(44): inferring latch(es) for variable \"on\", which holds its previous value in one or more paths through the always construct" {  } { { "DrowsinessDetector.sv" "" { Text "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/DrowsinessDetector.sv" 44 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Clear DrowsinessDetector.sv(44) " "Warning (10240): Verilog HDL Always Construct warning at DrowsinessDetector.sv(44): inferring latch(es) for variable \"Clear\", which holds its previous value in one or more paths through the always construct" {  } { { "DrowsinessDetector.sv" "" { Text "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/DrowsinessDetector.sv" 44 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "count1 DrowsinessDetector.sv(44) " "Warning (10240): Verilog HDL Always Construct warning at DrowsinessDetector.sv(44): inferring latch(es) for variable \"count1\", which holds its previous value in one or more paths through the always construct" {  } { { "DrowsinessDetector.sv" "" { Text "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/DrowsinessDetector.sv" 44 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "count0 DrowsinessDetector.sv(44) " "Warning (10240): Verilog HDL Always Construct warning at DrowsinessDetector.sv(44): inferring latch(es) for variable \"count0\", which holds its previous value in one or more paths through the always construct" {  } { { "DrowsinessDetector.sv" "" { Text "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/DrowsinessDetector.sv" 44 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "nextState DrowsinessDetector.sv(44) " "Warning (10240): Verilog HDL Always Construct warning at DrowsinessDetector.sv(44): inferring latch(es) for variable \"nextState\", which holds its previous value in one or more paths through the always construct" {  } { { "DrowsinessDetector.sv" "" { Text "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/DrowsinessDetector.sv" 44 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "WE DrowsinessDetector.sv(44) " "Warning (10240): Verilog HDL Always Construct warning at DrowsinessDetector.sv(44): inferring latch(es) for variable \"WE\", which holds its previous value in one or more paths through the always construct" {  } { { "DrowsinessDetector.sv" "" { Text "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/DrowsinessDetector.sv" 44 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "dataIn DrowsinessDetector.sv(44) " "Warning (10240): Verilog HDL Always Construct warning at DrowsinessDetector.sv(44): inferring latch(es) for variable \"dataIn\", which holds its previous value in one or more paths through the always construct" {  } { { "DrowsinessDetector.sv" "" { Text "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/DrowsinessDetector.sv" 44 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Address DrowsinessDetector.sv(44) " "Warning (10240): Verilog HDL Always Construct warning at DrowsinessDetector.sv(44): inferring latch(es) for variable \"Address\", which holds its previous value in one or more paths through the always construct" {  } { { "DrowsinessDetector.sv" "" { Text "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/DrowsinessDetector.sv" 44 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "weight DrowsinessDetector.sv(44) " "Warning (10240): Verilog HDL Always Construct warning at DrowsinessDetector.sv(44): inferring latch(es) for variable \"weight\", which holds its previous value in one or more paths through the always construct" {  } { { "DrowsinessDetector.sv" "" { Text "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/DrowsinessDetector.sv" 44 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "inVal DrowsinessDetector.sv(44) " "Warning (10240): Verilog HDL Always Construct warning at DrowsinessDetector.sv(44): inferring latch(es) for variable \"inVal\", which holds its previous value in one or more paths through the always construct" {  } { { "DrowsinessDetector.sv" "" { Text "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/DrowsinessDetector.sv" 44 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "outVal DrowsinessDetector.sv(44) " "Warning (10240): Verilog HDL Always Construct warning at DrowsinessDetector.sv(44): inferring latch(es) for variable \"outVal\", which holds its previous value in one or more paths through the always construct" {  } { { "DrowsinessDetector.sv" "" { Text "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/DrowsinessDetector.sv" 44 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "AF_in DrowsinessDetector.sv(44) " "Warning (10240): Verilog HDL Always Construct warning at DrowsinessDetector.sv(44): inferring latch(es) for variable \"AF_in\", which holds its previous value in one or more paths through the always construct" {  } { { "DrowsinessDetector.sv" "" { Text "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/DrowsinessDetector.sv" 44 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AF_in\[0\] DrowsinessDetector.sv(44) " "Info (10041): Inferred latch for \"AF_in\[0\]\" at DrowsinessDetector.sv(44)" {  } { { "DrowsinessDetector.sv" "" { Text "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/DrowsinessDetector.sv" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AF_in\[1\] DrowsinessDetector.sv(44) " "Info (10041): Inferred latch for \"AF_in\[1\]\" at DrowsinessDetector.sv(44)" {  } { { "DrowsinessDetector.sv" "" { Text "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/DrowsinessDetector.sv" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AF_in\[2\] DrowsinessDetector.sv(44) " "Info (10041): Inferred latch for \"AF_in\[2\]\" at DrowsinessDetector.sv(44)" {  } { { "DrowsinessDetector.sv" "" { Text "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/DrowsinessDetector.sv" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AF_in\[3\] DrowsinessDetector.sv(44) " "Info (10041): Inferred latch for \"AF_in\[3\]\" at DrowsinessDetector.sv(44)" {  } { { "DrowsinessDetector.sv" "" { Text "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/DrowsinessDetector.sv" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AF_in\[4\] DrowsinessDetector.sv(44) " "Info (10041): Inferred latch for \"AF_in\[4\]\" at DrowsinessDetector.sv(44)" {  } { { "DrowsinessDetector.sv" "" { Text "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/DrowsinessDetector.sv" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AF_in\[5\] DrowsinessDetector.sv(44) " "Info (10041): Inferred latch for \"AF_in\[5\]\" at DrowsinessDetector.sv(44)" {  } { { "DrowsinessDetector.sv" "" { Text "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/DrowsinessDetector.sv" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AF_in\[6\] DrowsinessDetector.sv(44) " "Info (10041): Inferred latch for \"AF_in\[6\]\" at DrowsinessDetector.sv(44)" {  } { { "DrowsinessDetector.sv" "" { Text "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/DrowsinessDetector.sv" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AF_in\[7\] DrowsinessDetector.sv(44) " "Info (10041): Inferred latch for \"AF_in\[7\]\" at DrowsinessDetector.sv(44)" {  } { { "DrowsinessDetector.sv" "" { Text "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/DrowsinessDetector.sv" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AF_in\[8\] DrowsinessDetector.sv(44) " "Info (10041): Inferred latch for \"AF_in\[8\]\" at DrowsinessDetector.sv(44)" {  } { { "DrowsinessDetector.sv" "" { Text "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/DrowsinessDetector.sv" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AF_in\[9\] DrowsinessDetector.sv(44) " "Info (10041): Inferred latch for \"AF_in\[9\]\" at DrowsinessDetector.sv(44)" {  } { { "DrowsinessDetector.sv" "" { Text "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/DrowsinessDetector.sv" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outVal\[0\] DrowsinessDetector.sv(44) " "Info (10041): Inferred latch for \"outVal\[0\]\" at DrowsinessDetector.sv(44)" {  } { { "DrowsinessDetector.sv" "" { Text "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/DrowsinessDetector.sv" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outVal\[1\] DrowsinessDetector.sv(44) " "Info (10041): Inferred latch for \"outVal\[1\]\" at DrowsinessDetector.sv(44)" {  } { { "DrowsinessDetector.sv" "" { Text "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/DrowsinessDetector.sv" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outVal\[2\] DrowsinessDetector.sv(44) " "Info (10041): Inferred latch for \"outVal\[2\]\" at DrowsinessDetector.sv(44)" {  } { { "DrowsinessDetector.sv" "" { Text "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/DrowsinessDetector.sv" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outVal\[3\] DrowsinessDetector.sv(44) " "Info (10041): Inferred latch for \"outVal\[3\]\" at DrowsinessDetector.sv(44)" {  } { { "DrowsinessDetector.sv" "" { Text "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/DrowsinessDetector.sv" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outVal\[4\] DrowsinessDetector.sv(44) " "Info (10041): Inferred latch for \"outVal\[4\]\" at DrowsinessDetector.sv(44)" {  } { { "DrowsinessDetector.sv" "" { Text "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/DrowsinessDetector.sv" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outVal\[5\] DrowsinessDetector.sv(44) " "Info (10041): Inferred latch for \"outVal\[5\]\" at DrowsinessDetector.sv(44)" {  } { { "DrowsinessDetector.sv" "" { Text "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/DrowsinessDetector.sv" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outVal\[6\] DrowsinessDetector.sv(44) " "Info (10041): Inferred latch for \"outVal\[6\]\" at DrowsinessDetector.sv(44)" {  } { { "DrowsinessDetector.sv" "" { Text "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/DrowsinessDetector.sv" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outVal\[7\] DrowsinessDetector.sv(44) " "Info (10041): Inferred latch for \"outVal\[7\]\" at DrowsinessDetector.sv(44)" {  } { { "DrowsinessDetector.sv" "" { Text "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/DrowsinessDetector.sv" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outVal\[8\] DrowsinessDetector.sv(44) " "Info (10041): Inferred latch for \"outVal\[8\]\" at DrowsinessDetector.sv(44)" {  } { { "DrowsinessDetector.sv" "" { Text "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/DrowsinessDetector.sv" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outVal\[9\] DrowsinessDetector.sv(44) " "Info (10041): Inferred latch for \"outVal\[9\]\" at DrowsinessDetector.sv(44)" {  } { { "DrowsinessDetector.sv" "" { Text "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/DrowsinessDetector.sv" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inVal\[0\] DrowsinessDetector.sv(44) " "Info (10041): Inferred latch for \"inVal\[0\]\" at DrowsinessDetector.sv(44)" {  } { { "DrowsinessDetector.sv" "" { Text "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/DrowsinessDetector.sv" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inVal\[1\] DrowsinessDetector.sv(44) " "Info (10041): Inferred latch for \"inVal\[1\]\" at DrowsinessDetector.sv(44)" {  } { { "DrowsinessDetector.sv" "" { Text "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/DrowsinessDetector.sv" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inVal\[2\] DrowsinessDetector.sv(44) " "Info (10041): Inferred latch for \"inVal\[2\]\" at DrowsinessDetector.sv(44)" {  } { { "DrowsinessDetector.sv" "" { Text "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/DrowsinessDetector.sv" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inVal\[3\] DrowsinessDetector.sv(44) " "Info (10041): Inferred latch for \"inVal\[3\]\" at DrowsinessDetector.sv(44)" {  } { { "DrowsinessDetector.sv" "" { Text "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/DrowsinessDetector.sv" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inVal\[4\] DrowsinessDetector.sv(44) " "Info (10041): Inferred latch for \"inVal\[4\]\" at DrowsinessDetector.sv(44)" {  } { { "DrowsinessDetector.sv" "" { Text "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/DrowsinessDetector.sv" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inVal\[5\] DrowsinessDetector.sv(44) " "Info (10041): Inferred latch for \"inVal\[5\]\" at DrowsinessDetector.sv(44)" {  } { { "DrowsinessDetector.sv" "" { Text "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/DrowsinessDetector.sv" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inVal\[6\] DrowsinessDetector.sv(44) " "Info (10041): Inferred latch for \"inVal\[6\]\" at DrowsinessDetector.sv(44)" {  } { { "DrowsinessDetector.sv" "" { Text "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/DrowsinessDetector.sv" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inVal\[7\] DrowsinessDetector.sv(44) " "Info (10041): Inferred latch for \"inVal\[7\]\" at DrowsinessDetector.sv(44)" {  } { { "DrowsinessDetector.sv" "" { Text "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/DrowsinessDetector.sv" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inVal\[8\] DrowsinessDetector.sv(44) " "Info (10041): Inferred latch for \"inVal\[8\]\" at DrowsinessDetector.sv(44)" {  } { { "DrowsinessDetector.sv" "" { Text "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/DrowsinessDetector.sv" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inVal\[9\] DrowsinessDetector.sv(44) " "Info (10041): Inferred latch for \"inVal\[9\]\" at DrowsinessDetector.sv(44)" {  } { { "DrowsinessDetector.sv" "" { Text "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/DrowsinessDetector.sv" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "weight\[0\] DrowsinessDetector.sv(44) " "Info (10041): Inferred latch for \"weight\[0\]\" at DrowsinessDetector.sv(44)" {  } { { "DrowsinessDetector.sv" "" { Text "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/DrowsinessDetector.sv" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "weight\[1\] DrowsinessDetector.sv(44) " "Info (10041): Inferred latch for \"weight\[1\]\" at DrowsinessDetector.sv(44)" {  } { { "DrowsinessDetector.sv" "" { Text "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/DrowsinessDetector.sv" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "weight\[2\] DrowsinessDetector.sv(44) " "Info (10041): Inferred latch for \"weight\[2\]\" at DrowsinessDetector.sv(44)" {  } { { "DrowsinessDetector.sv" "" { Text "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/DrowsinessDetector.sv" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "weight\[3\] DrowsinessDetector.sv(44) " "Info (10041): Inferred latch for \"weight\[3\]\" at DrowsinessDetector.sv(44)" {  } { { "DrowsinessDetector.sv" "" { Text "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/DrowsinessDetector.sv" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "weight\[4\] DrowsinessDetector.sv(44) " "Info (10041): Inferred latch for \"weight\[4\]\" at DrowsinessDetector.sv(44)" {  } { { "DrowsinessDetector.sv" "" { Text "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/DrowsinessDetector.sv" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "weight\[5\] DrowsinessDetector.sv(44) " "Info (10041): Inferred latch for \"weight\[5\]\" at DrowsinessDetector.sv(44)" {  } { { "DrowsinessDetector.sv" "" { Text "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/DrowsinessDetector.sv" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "weight\[6\] DrowsinessDetector.sv(44) " "Info (10041): Inferred latch for \"weight\[6\]\" at DrowsinessDetector.sv(44)" {  } { { "DrowsinessDetector.sv" "" { Text "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/DrowsinessDetector.sv" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "weight\[7\] DrowsinessDetector.sv(44) " "Info (10041): Inferred latch for \"weight\[7\]\" at DrowsinessDetector.sv(44)" {  } { { "DrowsinessDetector.sv" "" { Text "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/DrowsinessDetector.sv" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "weight\[8\] DrowsinessDetector.sv(44) " "Info (10041): Inferred latch for \"weight\[8\]\" at DrowsinessDetector.sv(44)" {  } { { "DrowsinessDetector.sv" "" { Text "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/DrowsinessDetector.sv" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "weight\[9\] DrowsinessDetector.sv(44) " "Info (10041): Inferred latch for \"weight\[9\]\" at DrowsinessDetector.sv(44)" {  } { { "DrowsinessDetector.sv" "" { Text "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/DrowsinessDetector.sv" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Address\[0\] DrowsinessDetector.sv(44) " "Info (10041): Inferred latch for \"Address\[0\]\" at DrowsinessDetector.sv(44)" {  } { { "DrowsinessDetector.sv" "" { Text "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/DrowsinessDetector.sv" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Address\[1\] DrowsinessDetector.sv(44) " "Info (10041): Inferred latch for \"Address\[1\]\" at DrowsinessDetector.sv(44)" {  } { { "DrowsinessDetector.sv" "" { Text "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/DrowsinessDetector.sv" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Address\[2\] DrowsinessDetector.sv(44) " "Info (10041): Inferred latch for \"Address\[2\]\" at DrowsinessDetector.sv(44)" {  } { { "DrowsinessDetector.sv" "" { Text "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/DrowsinessDetector.sv" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Address\[3\] DrowsinessDetector.sv(44) " "Info (10041): Inferred latch for \"Address\[3\]\" at DrowsinessDetector.sv(44)" {  } { { "DrowsinessDetector.sv" "" { Text "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/DrowsinessDetector.sv" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Address\[4\] DrowsinessDetector.sv(44) " "Info (10041): Inferred latch for \"Address\[4\]\" at DrowsinessDetector.sv(44)" {  } { { "DrowsinessDetector.sv" "" { Text "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/DrowsinessDetector.sv" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Address\[5\] DrowsinessDetector.sv(44) " "Info (10041): Inferred latch for \"Address\[5\]\" at DrowsinessDetector.sv(44)" {  } { { "DrowsinessDetector.sv" "" { Text "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/DrowsinessDetector.sv" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Address\[6\] DrowsinessDetector.sv(44) " "Info (10041): Inferred latch for \"Address\[6\]\" at DrowsinessDetector.sv(44)" {  } { { "DrowsinessDetector.sv" "" { Text "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/DrowsinessDetector.sv" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataIn\[0\] DrowsinessDetector.sv(44) " "Info (10041): Inferred latch for \"dataIn\[0\]\" at DrowsinessDetector.sv(44)" {  } { { "DrowsinessDetector.sv" "" { Text "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/DrowsinessDetector.sv" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataIn\[1\] DrowsinessDetector.sv(44) " "Info (10041): Inferred latch for \"dataIn\[1\]\" at DrowsinessDetector.sv(44)" {  } { { "DrowsinessDetector.sv" "" { Text "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/DrowsinessDetector.sv" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataIn\[2\] DrowsinessDetector.sv(44) " "Info (10041): Inferred latch for \"dataIn\[2\]\" at DrowsinessDetector.sv(44)" {  } { { "DrowsinessDetector.sv" "" { Text "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/DrowsinessDetector.sv" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataIn\[3\] DrowsinessDetector.sv(44) " "Info (10041): Inferred latch for \"dataIn\[3\]\" at DrowsinessDetector.sv(44)" {  } { { "DrowsinessDetector.sv" "" { Text "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/DrowsinessDetector.sv" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataIn\[4\] DrowsinessDetector.sv(44) " "Info (10041): Inferred latch for \"dataIn\[4\]\" at DrowsinessDetector.sv(44)" {  } { { "DrowsinessDetector.sv" "" { Text "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/DrowsinessDetector.sv" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataIn\[5\] DrowsinessDetector.sv(44) " "Info (10041): Inferred latch for \"dataIn\[5\]\" at DrowsinessDetector.sv(44)" {  } { { "DrowsinessDetector.sv" "" { Text "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/DrowsinessDetector.sv" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataIn\[6\] DrowsinessDetector.sv(44) " "Info (10041): Inferred latch for \"dataIn\[6\]\" at DrowsinessDetector.sv(44)" {  } { { "DrowsinessDetector.sv" "" { Text "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/DrowsinessDetector.sv" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataIn\[7\] DrowsinessDetector.sv(44) " "Info (10041): Inferred latch for \"dataIn\[7\]\" at DrowsinessDetector.sv(44)" {  } { { "DrowsinessDetector.sv" "" { Text "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/DrowsinessDetector.sv" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataIn\[8\] DrowsinessDetector.sv(44) " "Info (10041): Inferred latch for \"dataIn\[8\]\" at DrowsinessDetector.sv(44)" {  } { { "DrowsinessDetector.sv" "" { Text "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/DrowsinessDetector.sv" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataIn\[9\] DrowsinessDetector.sv(44) " "Info (10041): Inferred latch for \"dataIn\[9\]\" at DrowsinessDetector.sv(44)" {  } { { "DrowsinessDetector.sv" "" { Text "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/DrowsinessDetector.sv" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WE DrowsinessDetector.sv(44) " "Info (10041): Inferred latch for \"WE\" at DrowsinessDetector.sv(44)" {  } { { "DrowsinessDetector.sv" "" { Text "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/DrowsinessDetector.sv" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextState.hiddenLayer DrowsinessDetector.sv(44) " "Info (10041): Inferred latch for \"nextState.hiddenLayer\" at DrowsinessDetector.sv(44)" {  } { { "DrowsinessDetector.sv" "" { Text "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/DrowsinessDetector.sv" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextState.halt1 DrowsinessDetector.sv(44) " "Info (10041): Inferred latch for \"nextState.halt1\" at DrowsinessDetector.sv(44)" {  } { { "DrowsinessDetector.sv" "" { Text "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/DrowsinessDetector.sv" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextState.readWeight DrowsinessDetector.sv(44) " "Info (10041): Inferred latch for \"nextState.readWeight\" at DrowsinessDetector.sv(44)" {  } { { "DrowsinessDetector.sv" "" { Text "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/DrowsinessDetector.sv" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextState.weightInitiallize DrowsinessDetector.sv(44) " "Info (10041): Inferred latch for \"nextState.weightInitiallize\" at DrowsinessDetector.sv(44)" {  } { { "DrowsinessDetector.sv" "" { Text "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/DrowsinessDetector.sv" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextState.halt DrowsinessDetector.sv(44) " "Info (10041): Inferred latch for \"nextState.halt\" at DrowsinessDetector.sv(44)" {  } { { "DrowsinessDetector.sv" "" { Text "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/DrowsinessDetector.sv" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count0\[0\] DrowsinessDetector.sv(44) " "Info (10041): Inferred latch for \"count0\[0\]\" at DrowsinessDetector.sv(44)" {  } { { "DrowsinessDetector.sv" "" { Text "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/DrowsinessDetector.sv" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count0\[1\] DrowsinessDetector.sv(44) " "Info (10041): Inferred latch for \"count0\[1\]\" at DrowsinessDetector.sv(44)" {  } { { "DrowsinessDetector.sv" "" { Text "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/DrowsinessDetector.sv" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count0\[2\] DrowsinessDetector.sv(44) " "Info (10041): Inferred latch for \"count0\[2\]\" at DrowsinessDetector.sv(44)" {  } { { "DrowsinessDetector.sv" "" { Text "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/DrowsinessDetector.sv" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count0\[3\] DrowsinessDetector.sv(44) " "Info (10041): Inferred latch for \"count0\[3\]\" at DrowsinessDetector.sv(44)" {  } { { "DrowsinessDetector.sv" "" { Text "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/DrowsinessDetector.sv" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count0\[4\] DrowsinessDetector.sv(44) " "Info (10041): Inferred latch for \"count0\[4\]\" at DrowsinessDetector.sv(44)" {  } { { "DrowsinessDetector.sv" "" { Text "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/DrowsinessDetector.sv" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count0\[5\] DrowsinessDetector.sv(44) " "Info (10041): Inferred latch for \"count0\[5\]\" at DrowsinessDetector.sv(44)" {  } { { "DrowsinessDetector.sv" "" { Text "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/DrowsinessDetector.sv" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count0\[6\] DrowsinessDetector.sv(44) " "Info (10041): Inferred latch for \"count0\[6\]\" at DrowsinessDetector.sv(44)" {  } { { "DrowsinessDetector.sv" "" { Text "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/DrowsinessDetector.sv" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count0\[7\] DrowsinessDetector.sv(44) " "Info (10041): Inferred latch for \"count0\[7\]\" at DrowsinessDetector.sv(44)" {  } { { "DrowsinessDetector.sv" "" { Text "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/DrowsinessDetector.sv" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count0\[8\] DrowsinessDetector.sv(44) " "Info (10041): Inferred latch for \"count0\[8\]\" at DrowsinessDetector.sv(44)" {  } { { "DrowsinessDetector.sv" "" { Text "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/DrowsinessDetector.sv" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count0\[9\] DrowsinessDetector.sv(44) " "Info (10041): Inferred latch for \"count0\[9\]\" at DrowsinessDetector.sv(44)" {  } { { "DrowsinessDetector.sv" "" { Text "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/DrowsinessDetector.sv" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count1\[0\] DrowsinessDetector.sv(44) " "Info (10041): Inferred latch for \"count1\[0\]\" at DrowsinessDetector.sv(44)" {  } { { "DrowsinessDetector.sv" "" { Text "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/DrowsinessDetector.sv" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count1\[1\] DrowsinessDetector.sv(44) " "Info (10041): Inferred latch for \"count1\[1\]\" at DrowsinessDetector.sv(44)" {  } { { "DrowsinessDetector.sv" "" { Text "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/DrowsinessDetector.sv" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count1\[2\] DrowsinessDetector.sv(44) " "Info (10041): Inferred latch for \"count1\[2\]\" at DrowsinessDetector.sv(44)" {  } { { "DrowsinessDetector.sv" "" { Text "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/DrowsinessDetector.sv" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count1\[3\] DrowsinessDetector.sv(44) " "Info (10041): Inferred latch for \"count1\[3\]\" at DrowsinessDetector.sv(44)" {  } { { "DrowsinessDetector.sv" "" { Text "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/DrowsinessDetector.sv" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count1\[4\] DrowsinessDetector.sv(44) " "Info (10041): Inferred latch for \"count1\[4\]\" at DrowsinessDetector.sv(44)" {  } { { "DrowsinessDetector.sv" "" { Text "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/DrowsinessDetector.sv" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count1\[5\] DrowsinessDetector.sv(44) " "Info (10041): Inferred latch for \"count1\[5\]\" at DrowsinessDetector.sv(44)" {  } { { "DrowsinessDetector.sv" "" { Text "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/DrowsinessDetector.sv" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count1\[6\] DrowsinessDetector.sv(44) " "Info (10041): Inferred latch for \"count1\[6\]\" at DrowsinessDetector.sv(44)" {  } { { "DrowsinessDetector.sv" "" { Text "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/DrowsinessDetector.sv" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count1\[7\] DrowsinessDetector.sv(44) " "Info (10041): Inferred latch for \"count1\[7\]\" at DrowsinessDetector.sv(44)" {  } { { "DrowsinessDetector.sv" "" { Text "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/DrowsinessDetector.sv" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count1\[8\] DrowsinessDetector.sv(44) " "Info (10041): Inferred latch for \"count1\[8\]\" at DrowsinessDetector.sv(44)" {  } { { "DrowsinessDetector.sv" "" { Text "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/DrowsinessDetector.sv" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count1\[9\] DrowsinessDetector.sv(44) " "Info (10041): Inferred latch for \"count1\[9\]\" at DrowsinessDetector.sv(44)" {  } { { "DrowsinessDetector.sv" "" { Text "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/DrowsinessDetector.sv" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Clear DrowsinessDetector.sv(44) " "Info (10041): Inferred latch for \"Clear\" at DrowsinessDetector.sv(44)" {  } { { "DrowsinessDetector.sv" "" { Text "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/DrowsinessDetector.sv" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "on DrowsinessDetector.sv(44) " "Info (10041): Inferred latch for \"on\" at DrowsinessDetector.sv(44)" {  } { { "DrowsinessDetector.sv" "" { Text "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/DrowsinessDetector.sv" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HiddenLayer_top HiddenLayer_top:getMul " "Info: Elaborating entity \"HiddenLayer_top\" for hierarchy \"HiddenLayer_top:getMul\"" {  } { { "DrowsinessDetector.sv" "getMul" { Text "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/DrowsinessDetector.sv" 109 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiply HiddenLayer_top:getMul\|multiply:mul " "Info: Elaborating entity \"multiply\" for hierarchy \"HiddenLayer_top:getMul\|multiply:mul\"" {  } { { "../HiddenLayer/HiddenLayer_Top.sv" "mul" { Text "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/HiddenLayer/HiddenLayer_Top.sv" 23 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 multiply.sv(9) " "Warning (10230): Verilog HDL assignment warning at multiply.sv(9): truncated value with size 32 to match size of target (10)" {  } { { "../HiddenLayer/multiply.sv" "" { Text "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/HiddenLayer/multiply.sv" 9 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ActivationFunc ActivationFunc:actFun " "Info: Elaborating entity \"ActivationFunc\" for hierarchy \"ActivationFunc:actFun\"" {  } { { "DrowsinessDetector.sv" "actFun" { Text "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/DrowsinessDetector.sv" 110 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 ActivationFunc.sv(13) " "Warning (10230): Verilog HDL assignment warning at ActivationFunc.sv(13): truncated value with size 32 to match size of target (10)" {  } { { "../HiddenLayer/ActivationFunc.sv" "" { Text "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/HiddenLayer/ActivationFunc.sv" 13 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LFSR LFSR:rndnm " "Info: Elaborating entity \"LFSR\" for hierarchy \"LFSR:rndnm\"" {  } { { "DrowsinessDetector.sv" "rndnm" { Text "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/DrowsinessDetector.sv" 113 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "WeightRAM WeightRAM:ram " "Info: Elaborating entity \"WeightRAM\" for hierarchy \"WeightRAM:ram\"" {  } { { "DrowsinessDetector.sv" "ram" { Text "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/DrowsinessDetector.sv" 114 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 10 WeightRAM.sv(16) " "Warning (10230): Verilog HDL assignment warning at WeightRAM.sv(16): truncated value with size 64 to match size of target (10)" {  } { { "../WeightInitiallize/WeightRAM.sv" "" { Text "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/WeightInitiallize/WeightRAM.sv" 16 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "count WeightRAM.sv(13) " "Warning (10240): Verilog HDL Always Construct warning at WeightRAM.sv(13): inferring latch(es) for variable \"count\", which holds its previous value in one or more paths through the always construct" {  } { { "../WeightInitiallize/WeightRAM.sv" "" { Text "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/WeightInitiallize/WeightRAM.sv" 13 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "2 " "Info: Inferred 2 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "HiddenLayer_top:getMul\|multiply:mul\|Mult0 lpm_mult " "Info: Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"HiddenLayer_top:getMul\|multiply:mul\|Mult0\"" {  } { { "../HiddenLayer/multiply.sv" "Mult0" { Text "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/HiddenLayer/multiply.sv" 9 -1 0 } }  } 0 0 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "HiddenLayer_top:getMul\|multiply:mul\|Div0 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"HiddenLayer_top:getMul\|multiply:mul\|Div0\"" {  } { { "../HiddenLayer/multiply.sv" "Div0" { Text "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/HiddenLayer/multiply.sv" 9 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Inferred %1!llu! megafunctions from design logic" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "HiddenLayer_top:getMul\|multiply:mul\|lpm_mult:Mult0 " "Info: Elaborated megafunction instantiation \"HiddenLayer_top:getMul\|multiply:mul\|lpm_mult:Mult0\"" {  } { { "../HiddenLayer/multiply.sv" "" { Text "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/HiddenLayer/multiply.sv" 9 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "HiddenLayer_top:getMul\|multiply:mul\|lpm_mult:Mult0 " "Info: Instantiated megafunction \"HiddenLayer_top:getMul\|multiply:mul\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 10 " "Info: Parameter \"LPM_WIDTHA\" = \"10\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 10 " "Info: Parameter \"LPM_WIDTHB\" = \"10\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 20 " "Info: Parameter \"LPM_WIDTHP\" = \"20\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 20 " "Info: Parameter \"LPM_WIDTHR\" = \"20\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Info: Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Info: Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Info: Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Info: Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Info: Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "../HiddenLayer/multiply.sv" "" { Text "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/HiddenLayer/multiply.sv" 9 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_oct.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/mult_oct.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_oct " "Info: Found entity 1: mult_oct" {  } { { "db/mult_oct.tdf" "" { Text "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/db/mult_oct.tdf" 28 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "HiddenLayer_top:getMul\|multiply:mul\|lpm_divide:Div0 " "Info: Elaborated megafunction instantiation \"HiddenLayer_top:getMul\|multiply:mul\|lpm_divide:Div0\"" {  } { { "../HiddenLayer/multiply.sv" "" { Text "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/HiddenLayer/multiply.sv" 9 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "HiddenLayer_top:getMul\|multiply:mul\|lpm_divide:Div0 " "Info: Instantiated megafunction \"HiddenLayer_top:getMul\|multiply:mul\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 20 " "Info: Parameter \"LPM_WIDTHN\" = \"20\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 10 " "Info: Parameter \"LPM_WIDTHD\" = \"10\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "../HiddenLayer/multiply.sv" "" { Text "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/HiddenLayer/multiply.sv" 9 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_akm.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/lpm_divide_akm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_akm " "Info: Found entity 1: lpm_divide_akm" {  } { { "db/lpm_divide_akm.tdf" "" { Text "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/db/lpm_divide_akm.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_2nh.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/sign_div_unsign_2nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_2nh " "Info: Found entity 1: sign_div_unsign_2nh" {  } { { "db/sign_div_unsign_2nh.tdf" "" { Text "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/db/sign_div_unsign_2nh.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_o9f.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/alt_u_div_o9f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_o9f " "Info: Found entity 1: alt_u_div_o9f" {  } { { "db/alt_u_div_o9f.tdf" "" { Text "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/db/alt_u_div_o9f.tdf" 26 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7pc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7pc " "Info: Found entity 1: add_sub_7pc" {  } { { "db/add_sub_7pc.tdf" "" { Text "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/db/add_sub_7pc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8pc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8pc " "Info: Found entity 1: add_sub_8pc" {  } { { "db/add_sub_8pc.tdf" "" { Text "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/db/add_sub_8pc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "count0\[0\]\$latch " "Warning: Latch count0\[0\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA state.hiddenLayer " "Warning: Ports D and ENA on the latch are fed by the same signal state.hiddenLayer" {  } { { "DrowsinessDetector.sv" "" { Text "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/DrowsinessDetector.sv" 21 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "DrowsinessDetector.sv" "" { Text "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/DrowsinessDetector.sv" 44 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "count0\[1\]\$latch " "Warning: Latch count0\[1\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA state.hiddenLayer " "Warning: Ports D and ENA on the latch are fed by the same signal state.hiddenLayer" {  } { { "DrowsinessDetector.sv" "" { Text "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/DrowsinessDetector.sv" 21 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "DrowsinessDetector.sv" "" { Text "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/DrowsinessDetector.sv" 44 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "count0\[2\]\$latch " "Warning: Latch count0\[2\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA state.hiddenLayer " "Warning: Ports D and ENA on the latch are fed by the same signal state.hiddenLayer" {  } { { "DrowsinessDetector.sv" "" { Text "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/DrowsinessDetector.sv" 21 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "DrowsinessDetector.sv" "" { Text "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/DrowsinessDetector.sv" 44 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "count0\[3\]\$latch " "Warning: Latch count0\[3\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA state.hiddenLayer " "Warning: Ports D and ENA on the latch are fed by the same signal state.hiddenLayer" {  } { { "DrowsinessDetector.sv" "" { Text "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/DrowsinessDetector.sv" 21 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "DrowsinessDetector.sv" "" { Text "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/DrowsinessDetector.sv" 44 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "count0\[4\]\$latch " "Warning: Latch count0\[4\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA state.hiddenLayer " "Warning: Ports D and ENA on the latch are fed by the same signal state.hiddenLayer" {  } { { "DrowsinessDetector.sv" "" { Text "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/DrowsinessDetector.sv" 21 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "DrowsinessDetector.sv" "" { Text "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/DrowsinessDetector.sv" 44 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "count0\[5\]\$latch " "Warning: Latch count0\[5\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA state.hiddenLayer " "Warning: Ports D and ENA on the latch are fed by the same signal state.hiddenLayer" {  } { { "DrowsinessDetector.sv" "" { Text "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/DrowsinessDetector.sv" 21 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "DrowsinessDetector.sv" "" { Text "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/DrowsinessDetector.sv" 44 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "count0\[6\]\$latch " "Warning: Latch count0\[6\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA state.hiddenLayer " "Warning: Ports D and ENA on the latch are fed by the same signal state.hiddenLayer" {  } { { "DrowsinessDetector.sv" "" { Text "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/DrowsinessDetector.sv" 21 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "DrowsinessDetector.sv" "" { Text "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/DrowsinessDetector.sv" 44 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "count0\[7\]\$latch " "Warning: Latch count0\[7\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA state.hiddenLayer " "Warning: Ports D and ENA on the latch are fed by the same signal state.hiddenLayer" {  } { { "DrowsinessDetector.sv" "" { Text "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/DrowsinessDetector.sv" 21 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "DrowsinessDetector.sv" "" { Text "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/DrowsinessDetector.sv" 44 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "count0\[8\]\$latch " "Warning: Latch count0\[8\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA state.hiddenLayer " "Warning: Ports D and ENA on the latch are fed by the same signal state.hiddenLayer" {  } { { "DrowsinessDetector.sv" "" { Text "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/DrowsinessDetector.sv" 21 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "DrowsinessDetector.sv" "" { Text "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/DrowsinessDetector.sv" 44 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "count0\[9\]\$latch " "Warning: Latch count0\[9\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA state.hiddenLayer " "Warning: Ports D and ENA on the latch are fed by the same signal state.hiddenLayer" {  } { { "DrowsinessDetector.sv" "" { Text "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/DrowsinessDetector.sv" 21 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "DrowsinessDetector.sv" "" { Text "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/DrowsinessDetector.sv" 44 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "count1\[0\]\$latch " "Warning: Latch count1\[0\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA state.hiddenLayer " "Warning: Ports D and ENA on the latch are fed by the same signal state.hiddenLayer" {  } { { "DrowsinessDetector.sv" "" { Text "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/DrowsinessDetector.sv" 21 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "DrowsinessDetector.sv" "" { Text "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/DrowsinessDetector.sv" 44 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "count1\[1\]\$latch " "Warning: Latch count1\[1\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA state.hiddenLayer " "Warning: Ports D and ENA on the latch are fed by the same signal state.hiddenLayer" {  } { { "DrowsinessDetector.sv" "" { Text "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/DrowsinessDetector.sv" 21 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "DrowsinessDetector.sv" "" { Text "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/DrowsinessDetector.sv" 44 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "count1\[2\]\$latch " "Warning: Latch count1\[2\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA state.hiddenLayer " "Warning: Ports D and ENA on the latch are fed by the same signal state.hiddenLayer" {  } { { "DrowsinessDetector.sv" "" { Text "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/DrowsinessDetector.sv" 21 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "DrowsinessDetector.sv" "" { Text "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/DrowsinessDetector.sv" 44 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "count1\[3\]\$latch " "Warning: Latch count1\[3\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA state.hiddenLayer " "Warning: Ports D and ENA on the latch are fed by the same signal state.hiddenLayer" {  } { { "DrowsinessDetector.sv" "" { Text "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/DrowsinessDetector.sv" 21 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "DrowsinessDetector.sv" "" { Text "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/DrowsinessDetector.sv" 44 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "count1\[4\]\$latch " "Warning: Latch count1\[4\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA state.hiddenLayer " "Warning: Ports D and ENA on the latch are fed by the same signal state.hiddenLayer" {  } { { "DrowsinessDetector.sv" "" { Text "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/DrowsinessDetector.sv" 21 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "DrowsinessDetector.sv" "" { Text "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/DrowsinessDetector.sv" 44 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "count1\[5\]\$latch " "Warning: Latch count1\[5\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA state.hiddenLayer " "Warning: Ports D and ENA on the latch are fed by the same signal state.hiddenLayer" {  } { { "DrowsinessDetector.sv" "" { Text "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/DrowsinessDetector.sv" 21 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "DrowsinessDetector.sv" "" { Text "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/DrowsinessDetector.sv" 44 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "count1\[6\]\$latch " "Warning: Latch count1\[6\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA state.hiddenLayer " "Warning: Ports D and ENA on the latch are fed by the same signal state.hiddenLayer" {  } { { "DrowsinessDetector.sv" "" { Text "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/DrowsinessDetector.sv" 21 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "DrowsinessDetector.sv" "" { Text "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/DrowsinessDetector.sv" 44 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "count1\[7\]\$latch " "Warning: Latch count1\[7\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA state.hiddenLayer " "Warning: Ports D and ENA on the latch are fed by the same signal state.hiddenLayer" {  } { { "DrowsinessDetector.sv" "" { Text "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/DrowsinessDetector.sv" 21 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "DrowsinessDetector.sv" "" { Text "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/DrowsinessDetector.sv" 44 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "count1\[8\]\$latch " "Warning: Latch count1\[8\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA state.hiddenLayer " "Warning: Ports D and ENA on the latch are fed by the same signal state.hiddenLayer" {  } { { "DrowsinessDetector.sv" "" { Text "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/DrowsinessDetector.sv" 21 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "DrowsinessDetector.sv" "" { Text "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/DrowsinessDetector.sv" 44 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "count1\[9\]\$latch " "Warning: Latch count1\[9\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA state.hiddenLayer " "Warning: Ports D and ENA on the latch are fed by the same signal state.hiddenLayer" {  } { { "DrowsinessDetector.sv" "" { Text "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/DrowsinessDetector.sv" 21 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "DrowsinessDetector.sv" "" { Text "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/DrowsinessDetector.sv" 44 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "Address\[4\] " "Warning: Latch Address\[4\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA state.readWeight " "Warning: Ports D and ENA on the latch are fed by the same signal state.readWeight" {  } { { "DrowsinessDetector.sv" "" { Text "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/DrowsinessDetector.sv" 21 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "DrowsinessDetector.sv" "" { Text "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/DrowsinessDetector.sv" 44 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "Address\[5\] " "Warning: Latch Address\[5\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA state.readWeight " "Warning: Ports D and ENA on the latch are fed by the same signal state.readWeight" {  } { { "DrowsinessDetector.sv" "" { Text "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/DrowsinessDetector.sv" 21 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "DrowsinessDetector.sv" "" { Text "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/DrowsinessDetector.sv" 44 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "Address\[2\] " "Warning: Latch Address\[2\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA state.readWeight " "Warning: Ports D and ENA on the latch are fed by the same signal state.readWeight" {  } { { "DrowsinessDetector.sv" "" { Text "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/DrowsinessDetector.sv" 21 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "DrowsinessDetector.sv" "" { Text "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/DrowsinessDetector.sv" 44 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "Address\[3\] " "Warning: Latch Address\[3\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA state.readWeight " "Warning: Ports D and ENA on the latch are fed by the same signal state.readWeight" {  } { { "DrowsinessDetector.sv" "" { Text "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/DrowsinessDetector.sv" 21 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "DrowsinessDetector.sv" "" { Text "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/DrowsinessDetector.sv" 44 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "Address\[1\] " "Warning: Latch Address\[1\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA state.readWeight " "Warning: Ports D and ENA on the latch are fed by the same signal state.readWeight" {  } { { "DrowsinessDetector.sv" "" { Text "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/DrowsinessDetector.sv" 21 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "DrowsinessDetector.sv" "" { Text "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/DrowsinessDetector.sv" 44 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "Address\[6\] " "Warning: Latch Address\[6\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA state.readWeight " "Warning: Ports D and ENA on the latch are fed by the same signal state.readWeight" {  } { { "DrowsinessDetector.sv" "" { Text "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/DrowsinessDetector.sv" 21 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "DrowsinessDetector.sv" "" { Text "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/DrowsinessDetector.sv" 44 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "nextState.halt_815 " "Warning: Latch nextState.halt_815 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA state.weightInitiallize " "Warning: Ports D and ENA on the latch are fed by the same signal state.weightInitiallize" {  } { { "DrowsinessDetector.sv" "" { Text "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/DrowsinessDetector.sv" 21 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "DrowsinessDetector.sv" "" { Text "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/DrowsinessDetector.sv" 44 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "nextState.readWeight_789 " "Warning: Latch nextState.readWeight_789 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA state.hiddenLayer " "Warning: Ports D and ENA on the latch are fed by the same signal state.hiddenLayer" {  } { { "DrowsinessDetector.sv" "" { Text "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/DrowsinessDetector.sv" 21 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "DrowsinessDetector.sv" "" { Text "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/DrowsinessDetector.sv" 44 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "nextState.halt1_776 " "Warning: Latch nextState.halt1_776 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA state.hiddenLayer " "Warning: Ports D and ENA on the latch are fed by the same signal state.hiddenLayer" {  } { { "DrowsinessDetector.sv" "" { Text "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/DrowsinessDetector.sv" 21 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "DrowsinessDetector.sv" "" { Text "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/DrowsinessDetector.sv" 44 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_PRESET_POWER_UP" "" "Info: Registers with preset signals will power-up high" {  } { { "../WeightInitiallize/LFSR.sv" "" { Text "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/WeightInitiallize/LFSR.sv" 12 -1 0 } }  } 0 0 "Registers with preset signals will power-up high" 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_DEV_CLRN_SETS_REGISTERS" "" "Info: DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 0 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_CREATED_ALOAD_CCT" "" "Warning: Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "HiddenLayer_top:getMul\|outVal\[0\] HiddenLayer_top:getMul\|outVal\[0\]~_emulated HiddenLayer_top:getMul\|outVal\[0\]~latch " "Warning (13310): Register \"HiddenLayer_top:getMul\|outVal\[0\]\" is converted into an equivalent circuit using register \"HiddenLayer_top:getMul\|outVal\[0\]~_emulated\" and latch \"HiddenLayer_top:getMul\|outVal\[0\]~latch\"" {  } { { "../HiddenLayer/HiddenLayer_Top.sv" "" { Text "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/HiddenLayer/HiddenLayer_Top.sv" 19 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "HiddenLayer_top:getMul\|outVal\[1\] HiddenLayer_top:getMul\|outVal\[1\]~_emulated HiddenLayer_top:getMul\|outVal\[1\]~latch " "Warning (13310): Register \"HiddenLayer_top:getMul\|outVal\[1\]\" is converted into an equivalent circuit using register \"HiddenLayer_top:getMul\|outVal\[1\]~_emulated\" and latch \"HiddenLayer_top:getMul\|outVal\[1\]~latch\"" {  } { { "../HiddenLayer/HiddenLayer_Top.sv" "" { Text "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/HiddenLayer/HiddenLayer_Top.sv" 19 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "HiddenLayer_top:getMul\|outVal\[2\] HiddenLayer_top:getMul\|outVal\[2\]~_emulated HiddenLayer_top:getMul\|outVal\[2\]~latch " "Warning (13310): Register \"HiddenLayer_top:getMul\|outVal\[2\]\" is converted into an equivalent circuit using register \"HiddenLayer_top:getMul\|outVal\[2\]~_emulated\" and latch \"HiddenLayer_top:getMul\|outVal\[2\]~latch\"" {  } { { "../HiddenLayer/HiddenLayer_Top.sv" "" { Text "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/HiddenLayer/HiddenLayer_Top.sv" 19 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "HiddenLayer_top:getMul\|outVal\[3\] HiddenLayer_top:getMul\|outVal\[3\]~_emulated HiddenLayer_top:getMul\|outVal\[3\]~latch " "Warning (13310): Register \"HiddenLayer_top:getMul\|outVal\[3\]\" is converted into an equivalent circuit using register \"HiddenLayer_top:getMul\|outVal\[3\]~_emulated\" and latch \"HiddenLayer_top:getMul\|outVal\[3\]~latch\"" {  } { { "../HiddenLayer/HiddenLayer_Top.sv" "" { Text "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/HiddenLayer/HiddenLayer_Top.sv" 19 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "HiddenLayer_top:getMul\|outVal\[4\] HiddenLayer_top:getMul\|outVal\[4\]~_emulated HiddenLayer_top:getMul\|outVal\[4\]~latch " "Warning (13310): Register \"HiddenLayer_top:getMul\|outVal\[4\]\" is converted into an equivalent circuit using register \"HiddenLayer_top:getMul\|outVal\[4\]~_emulated\" and latch \"HiddenLayer_top:getMul\|outVal\[4\]~latch\"" {  } { { "../HiddenLayer/HiddenLayer_Top.sv" "" { Text "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/HiddenLayer/HiddenLayer_Top.sv" 19 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "HiddenLayer_top:getMul\|outVal\[5\] HiddenLayer_top:getMul\|outVal\[5\]~_emulated HiddenLayer_top:getMul\|outVal\[5\]~latch " "Warning (13310): Register \"HiddenLayer_top:getMul\|outVal\[5\]\" is converted into an equivalent circuit using register \"HiddenLayer_top:getMul\|outVal\[5\]~_emulated\" and latch \"HiddenLayer_top:getMul\|outVal\[5\]~latch\"" {  } { { "../HiddenLayer/HiddenLayer_Top.sv" "" { Text "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/HiddenLayer/HiddenLayer_Top.sv" 19 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "HiddenLayer_top:getMul\|outVal\[6\] HiddenLayer_top:getMul\|outVal\[6\]~_emulated HiddenLayer_top:getMul\|outVal\[6\]~latch " "Warning (13310): Register \"HiddenLayer_top:getMul\|outVal\[6\]\" is converted into an equivalent circuit using register \"HiddenLayer_top:getMul\|outVal\[6\]~_emulated\" and latch \"HiddenLayer_top:getMul\|outVal\[6\]~latch\"" {  } { { "../HiddenLayer/HiddenLayer_Top.sv" "" { Text "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/HiddenLayer/HiddenLayer_Top.sv" 19 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "HiddenLayer_top:getMul\|outVal\[7\] HiddenLayer_top:getMul\|outVal\[7\]~_emulated HiddenLayer_top:getMul\|outVal\[7\]~latch " "Warning (13310): Register \"HiddenLayer_top:getMul\|outVal\[7\]\" is converted into an equivalent circuit using register \"HiddenLayer_top:getMul\|outVal\[7\]~_emulated\" and latch \"HiddenLayer_top:getMul\|outVal\[7\]~latch\"" {  } { { "../HiddenLayer/HiddenLayer_Top.sv" "" { Text "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/HiddenLayer/HiddenLayer_Top.sv" 19 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "HiddenLayer_top:getMul\|outVal\[8\] HiddenLayer_top:getMul\|outVal\[8\]~_emulated HiddenLayer_top:getMul\|outVal\[8\]~latch " "Warning (13310): Register \"HiddenLayer_top:getMul\|outVal\[8\]\" is converted into an equivalent circuit using register \"HiddenLayer_top:getMul\|outVal\[8\]~_emulated\" and latch \"HiddenLayer_top:getMul\|outVal\[8\]~latch\"" {  } { { "../HiddenLayer/HiddenLayer_Top.sv" "" { Text "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/HiddenLayer/HiddenLayer_Top.sv" 19 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "HiddenLayer_top:getMul\|outVal\[9\] HiddenLayer_top:getMul\|outVal\[9\]~_emulated HiddenLayer_top:getMul\|outVal\[9\]~latch " "Warning (13310): Register \"HiddenLayer_top:getMul\|outVal\[9\]\" is converted into an equivalent circuit using register \"HiddenLayer_top:getMul\|outVal\[9\]~_emulated\" and latch \"HiddenLayer_top:getMul\|outVal\[9\]~latch\"" {  } { { "../HiddenLayer/HiddenLayer_Top.sv" "" { Text "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/HiddenLayer/HiddenLayer_Top.sv" 19 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "" 0 -1}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Info: Timing-Driven Synthesis is running" {  } {  } 0 0 "Timing-Driven Synthesis is running" 0 0 "" 0 -1}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "3 3 " "Info: 3 registers lost all their fanouts during netlist optimizations. The first 3 are displayed below." { { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "state~4 " "Info: Register \"state~4\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "state~5 " "Info: Register \"state~5\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "state~7 " "Info: Register \"state~7\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1}  } {  } 0 0 "%1!d! registers lost all their fanouts during netlist optimizations. The first %2!d! are displayed below." 0 0 "" 0 -1}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Info: Generating hard_block partition \"hard_block:auto_generated_inst\"" {  } {  } 0 0 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1937 " "Info: Implemented 1937 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "103 " "Info: Implemented 103 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "50 " "Info: Implemented 50 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "1782 " "Info: Implemented 1782 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_DSP_ELEM" "2 " "Info: Implemented 2 DSP elements" {  } {  } 0 0 "Implemented %1!d! DSP elements" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 100 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 100 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "333 " "Info: Peak virtual memory: 333 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 20 19:05:37 2017 " "Info: Processing ended: Wed Dec 20 19:05:37 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Info: Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Info: Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 10.0 Build 218 06/27/2010 SJ Web Edition " "Info: Version 10.0 Build 218 06/27/2010 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 20 19:05:38 2017 " "Info: Processing started: Wed Dec 20 19:05:38 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off DrowsinessDetector -c DrowsinessDetector " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off DrowsinessDetector -c DrowsinessDetector" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "DrowsinessDetector EP4CE115F29C7 " "Info: Selected device EP4CE115F29C7 for design \"DrowsinessDetector\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Info: Core supply voltage is 1.2V" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Warning: Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 0 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Info: Device EP4CE40F29C7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Info: Device EP4CE40F29I7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Info: Device EP4CE30F29C7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Info: Device EP4CE30F29I7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Info: Device EP4CE55F29C7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Info: Device EP4CE55F29I7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Info: Device EP4CE75F29C7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Info: Device EP4CE75F29I7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Info: Device EP4CE115F29I7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Info: Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Info: Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/" 0 { } { { 0 { 0 ""} 0 3269 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Info: Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/" 0 { } { { 0 { 0 ""} 0 3271 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Info: Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/" 0 { } { { 0 { 0 ""} 0 3273 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Info: Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/" 0 { } { { 0 { 0 ""} 0 3275 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Info: Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/" 0 { } { { 0 { 0 ""} 0 3277 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Warning: Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 0 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "" 0 -1}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "153 153 " "Critical Warning: No exact pin location assignment(s) for 153 pins of 153 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "weight\[0\] " "Info: Pin weight\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { weight[0] } } } { "DrowsinessDetector.sv" "" { Text "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/DrowsinessDetector.sv" 44 0 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { weight[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/" 0 { } { { 0 { 0 ""} 0 127 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "weight\[1\] " "Info: Pin weight\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { weight[1] } } } { "DrowsinessDetector.sv" "" { Text "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/DrowsinessDetector.sv" 44 0 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { weight[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/" 0 { } { { 0 { 0 ""} 0 128 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "weight\[2\] " "Info: Pin weight\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { weight[2] } } } { "DrowsinessDetector.sv" "" { Text "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/DrowsinessDetector.sv" 44 0 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { weight[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/" 0 { } { { 0 { 0 ""} 0 129 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "weight\[3\] " "Info: Pin weight\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { weight[3] } } } { "DrowsinessDetector.sv" "" { Text "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/DrowsinessDetector.sv" 44 0 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { weight[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/" 0 { } { { 0 { 0 ""} 0 130 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "weight\[4\] " "Info: Pin weight\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { weight[4] } } } { "DrowsinessDetector.sv" "" { Text "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/DrowsinessDetector.sv" 44 0 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { weight[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/" 0 { } { { 0 { 0 ""} 0 131 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "weight\[5\] " "Info: Pin weight\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { weight[5] } } } { "DrowsinessDetector.sv" "" { Text "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/DrowsinessDetector.sv" 44 0 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { weight[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/" 0 { } { { 0 { 0 ""} 0 132 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "weight\[6\] " "Info: Pin weight\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { weight[6] } } } { "DrowsinessDetector.sv" "" { Text "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/DrowsinessDetector.sv" 44 0 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { weight[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/" 0 { } { { 0 { 0 ""} 0 133 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "weight\[7\] " "Info: Pin weight\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { weight[7] } } } { "DrowsinessDetector.sv" "" { Text "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/DrowsinessDetector.sv" 44 0 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { weight[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/" 0 { } { { 0 { 0 ""} 0 134 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "weight\[8\] " "Info: Pin weight\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { weight[8] } } } { "DrowsinessDetector.sv" "" { Text "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/DrowsinessDetector.sv" 44 0 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { weight[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/" 0 { } { { 0 { 0 ""} 0 135 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "weight\[9\] " "Info: Pin weight\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { weight[9] } } } { "DrowsinessDetector.sv" "" { Text "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/DrowsinessDetector.sv" 44 0 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { weight[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/" 0 { } { { 0 { 0 ""} 0 136 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dataIn\[0\] " "Info: Pin dataIn\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { dataIn[0] } } } { "DrowsinessDetector.sv" "" { Text "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/DrowsinessDetector.sv" 44 0 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { dataIn[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/" 0 { } { { 0 { 0 ""} 0 137 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dataIn\[1\] " "Info: Pin dataIn\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { dataIn[1] } } } { "DrowsinessDetector.sv" "" { Text "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/DrowsinessDetector.sv" 44 0 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { dataIn[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/" 0 { } { { 0 { 0 ""} 0 138 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dataIn\[2\] " "Info: Pin dataIn\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { dataIn[2] } } } { "DrowsinessDetector.sv" "" { Text "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/DrowsinessDetector.sv" 44 0 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { dataIn[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/" 0 { } { { 0 { 0 ""} 0 139 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dataIn\[3\] " "Info: Pin dataIn\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { dataIn[3] } } } { "DrowsinessDetector.sv" "" { Text "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/DrowsinessDetector.sv" 44 0 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { dataIn[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/" 0 { } { { 0 { 0 ""} 0 140 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dataIn\[4\] " "Info: Pin dataIn\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { dataIn[4] } } } { "DrowsinessDetector.sv" "" { Text "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/DrowsinessDetector.sv" 44 0 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { dataIn[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/" 0 { } { { 0 { 0 ""} 0 141 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dataIn\[5\] " "Info: Pin dataIn\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { dataIn[5] } } } { "DrowsinessDetector.sv" "" { Text "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/DrowsinessDetector.sv" 44 0 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { dataIn[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/" 0 { } { { 0 { 0 ""} 0 142 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dataIn\[6\] " "Info: Pin dataIn\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { dataIn[6] } } } { "DrowsinessDetector.sv" "" { Text "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/DrowsinessDetector.sv" 44 0 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { dataIn[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/" 0 { } { { 0 { 0 ""} 0 143 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dataIn\[7\] " "Info: Pin dataIn\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { dataIn[7] } } } { "DrowsinessDetector.sv" "" { Text "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/DrowsinessDetector.sv" 44 0 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { dataIn[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/" 0 { } { { 0 { 0 ""} 0 144 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dataIn\[8\] " "Info: Pin dataIn\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { dataIn[8] } } } { "DrowsinessDetector.sv" "" { Text "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/DrowsinessDetector.sv" 44 0 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { dataIn[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/" 0 { } { { 0 { 0 ""} 0 145 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dataIn\[9\] " "Info: Pin dataIn\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { dataIn[9] } } } { "DrowsinessDetector.sv" "" { Text "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/DrowsinessDetector.sv" 44 0 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { dataIn[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/" 0 { } { { 0 { 0 ""} 0 146 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outVal\[0\] " "Info: Pin outVal\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { outVal[0] } } } { "DrowsinessDetector.sv" "" { Text "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/DrowsinessDetector.sv" 44 0 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { outVal[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/" 0 { } { { 0 { 0 ""} 0 147 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outVal\[1\] " "Info: Pin outVal\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { outVal[1] } } } { "DrowsinessDetector.sv" "" { Text "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/DrowsinessDetector.sv" 44 0 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { outVal[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/" 0 { } { { 0 { 0 ""} 0 148 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outVal\[2\] " "Info: Pin outVal\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { outVal[2] } } } { "DrowsinessDetector.sv" "" { Text "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/DrowsinessDetector.sv" 44 0 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { outVal[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/" 0 { } { { 0 { 0 ""} 0 149 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outVal\[3\] " "Info: Pin outVal\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { outVal[3] } } } { "DrowsinessDetector.sv" "" { Text "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/DrowsinessDetector.sv" 44 0 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { outVal[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/" 0 { } { { 0 { 0 ""} 0 150 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outVal\[4\] " "Info: Pin outVal\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { outVal[4] } } } { "DrowsinessDetector.sv" "" { Text "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/DrowsinessDetector.sv" 44 0 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { outVal[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/" 0 { } { { 0 { 0 ""} 0 151 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outVal\[5\] " "Info: Pin outVal\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { outVal[5] } } } { "DrowsinessDetector.sv" "" { Text "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/DrowsinessDetector.sv" 44 0 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { outVal[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/" 0 { } { { 0 { 0 ""} 0 152 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outVal\[6\] " "Info: Pin outVal\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { outVal[6] } } } { "DrowsinessDetector.sv" "" { Text "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/DrowsinessDetector.sv" 44 0 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { outVal[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/" 0 { } { { 0 { 0 ""} 0 153 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outVal\[7\] " "Info: Pin outVal\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { outVal[7] } } } { "DrowsinessDetector.sv" "" { Text "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/DrowsinessDetector.sv" 44 0 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { outVal[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/" 0 { } { { 0 { 0 ""} 0 154 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outVal\[8\] " "Info: Pin outVal\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { outVal[8] } } } { "DrowsinessDetector.sv" "" { Text "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/DrowsinessDetector.sv" 44 0 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { outVal[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/" 0 { } { { 0 { 0 ""} 0 155 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outVal\[9\] " "Info: Pin outVal\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { outVal[9] } } } { "DrowsinessDetector.sv" "" { Text "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/DrowsinessDetector.sv" 44 0 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { outVal[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/" 0 { } { { 0 { 0 ""} 0 156 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "count0\[0\] " "Info: Pin count0\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { count0[0] } } } { "DrowsinessDetector.sv" "" { Text "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/DrowsinessDetector.sv" 44 0 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { count0[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/" 0 { } { { 0 { 0 ""} 0 157 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "count0\[1\] " "Info: Pin count0\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { count0[1] } } } { "DrowsinessDetector.sv" "" { Text "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/DrowsinessDetector.sv" 44 0 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { count0[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/" 0 { } { { 0 { 0 ""} 0 158 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "count0\[2\] " "Info: Pin count0\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { count0[2] } } } { "DrowsinessDetector.sv" "" { Text "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/DrowsinessDetector.sv" 44 0 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { count0[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/" 0 { } { { 0 { 0 ""} 0 159 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "count0\[3\] " "Info: Pin count0\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { count0[3] } } } { "DrowsinessDetector.sv" "" { Text "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/DrowsinessDetector.sv" 44 0 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { count0[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/" 0 { } { { 0 { 0 ""} 0 160 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "count0\[4\] " "Info: Pin count0\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { count0[4] } } } { "DrowsinessDetector.sv" "" { Text "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/DrowsinessDetector.sv" 44 0 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { count0[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/" 0 { } { { 0 { 0 ""} 0 161 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "count0\[5\] " "Info: Pin count0\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { count0[5] } } } { "DrowsinessDetector.sv" "" { Text "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/DrowsinessDetector.sv" 44 0 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { count0[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/" 0 { } { { 0 { 0 ""} 0 162 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "count0\[6\] " "Info: Pin count0\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { count0[6] } } } { "DrowsinessDetector.sv" "" { Text "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/DrowsinessDetector.sv" 44 0 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { count0[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/" 0 { } { { 0 { 0 ""} 0 163 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "count0\[7\] " "Info: Pin count0\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { count0[7] } } } { "DrowsinessDetector.sv" "" { Text "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/DrowsinessDetector.sv" 44 0 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { count0[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/" 0 { } { { 0 { 0 ""} 0 164 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "count0\[8\] " "Info: Pin count0\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { count0[8] } } } { "DrowsinessDetector.sv" "" { Text "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/DrowsinessDetector.sv" 44 0 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { count0[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/" 0 { } { { 0 { 0 ""} 0 165 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "count0\[9\] " "Info: Pin count0\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { count0[9] } } } { "DrowsinessDetector.sv" "" { Text "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/DrowsinessDetector.sv" 44 0 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { count0[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/" 0 { } { { 0 { 0 ""} 0 166 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "count1\[0\] " "Info: Pin count1\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { count1[0] } } } { "DrowsinessDetector.sv" "" { Text "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/DrowsinessDetector.sv" 44 0 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { count1[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/" 0 { } { { 0 { 0 ""} 0 167 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "count1\[1\] " "Info: Pin count1\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { count1[1] } } } { "DrowsinessDetector.sv" "" { Text "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/DrowsinessDetector.sv" 44 0 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { count1[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/" 0 { } { { 0 { 0 ""} 0 168 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "count1\[2\] " "Info: Pin count1\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { count1[2] } } } { "DrowsinessDetector.sv" "" { Text "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/DrowsinessDetector.sv" 44 0 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { count1[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/" 0 { } { { 0 { 0 ""} 0 169 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "count1\[3\] " "Info: Pin count1\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { count1[3] } } } { "DrowsinessDetector.sv" "" { Text "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/DrowsinessDetector.sv" 44 0 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { count1[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/" 0 { } { { 0 { 0 ""} 0 170 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "count1\[4\] " "Info: Pin count1\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { count1[4] } } } { "DrowsinessDetector.sv" "" { Text "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/DrowsinessDetector.sv" 44 0 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { count1[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/" 0 { } { { 0 { 0 ""} 0 171 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "count1\[5\] " "Info: Pin count1\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { count1[5] } } } { "DrowsinessDetector.sv" "" { Text "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/DrowsinessDetector.sv" 44 0 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { count1[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/" 0 { } { { 0 { 0 ""} 0 172 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "count1\[6\] " "Info: Pin count1\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { count1[6] } } } { "DrowsinessDetector.sv" "" { Text "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/DrowsinessDetector.sv" 44 0 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { count1[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/" 0 { } { { 0 { 0 ""} 0 173 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "count1\[7\] " "Info: Pin count1\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { count1[7] } } } { "DrowsinessDetector.sv" "" { Text "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/DrowsinessDetector.sv" 44 0 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { count1[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/" 0 { } { { 0 { 0 ""} 0 174 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "count1\[8\] " "Info: Pin count1\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { count1[8] } } } { "DrowsinessDetector.sv" "" { Text "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/DrowsinessDetector.sv" 44 0 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { count1[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/" 0 { } { { 0 { 0 ""} 0 175 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "count1\[9\] " "Info: Pin count1\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { count1[9] } } } { "DrowsinessDetector.sv" "" { Text "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/DrowsinessDetector.sv" 44 0 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { count1[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/" 0 { } { { 0 { 0 ""} 0 126 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Clock " "Info: Pin Clock not assigned to an exact location on the device" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { Clock } } } { "DrowsinessDetector.sv" "" { Text "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/DrowsinessDetector.sv" 2 0 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clock } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/" 0 { } { { 0 { 0 ""} 0 176 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Rst " "Info: Pin Rst not assigned to an exact location on the device" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { Rst } } } { "DrowsinessDetector.sv" "" { Text "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/DrowsinessDetector.sv" 2 0 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { Rst } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/" 0 { } { { 0 { 0 ""} 0 177 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Start " "Info: Pin Start not assigned to an exact location on the device" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { Start } } } { "DrowsinessDetector.sv" "" { Text "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/DrowsinessDetector.sv" 2 0 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { Start } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/" 0 { } { { 0 { 0 ""} 0 178 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "in\[5\]\[0\] " "Info: Pin in\[5\]\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { in[5][0] } } } { "DrowsinessDetector.sv" "" { Text "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/DrowsinessDetector.sv" 3 0 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { in[5][0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/" 0 { } { { 0 { 0 ""} 0 61 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "in\[3\]\[0\] " "Info: Pin in\[3\]\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { in[3][0] } } } { "DrowsinessDetector.sv" "" { Text "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/DrowsinessDetector.sv" 3 0 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { in[3][0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/" 0 { } { { 0 { 0 ""} 0 83 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "in\[1\]\[0\] " "Info: Pin in\[1\]\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { in[1][0] } } } { "DrowsinessDetector.sv" "" { Text "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/DrowsinessDetector.sv" 3 0 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { in[1][0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/" 0 { } { { 0 { 0 ""} 0 105 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "in\[7\]\[0\] " "Info: Pin in\[7\]\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { in[7][0] } } } { "DrowsinessDetector.sv" "" { Text "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/DrowsinessDetector.sv" 3 0 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { in[7][0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/" 0 { } { { 0 { 0 ""} 0 39 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "in\[8\]\[0\] " "Info: Pin in\[8\]\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { in[8][0] } } } { "DrowsinessDetector.sv" "" { Text "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/DrowsinessDetector.sv" 3 0 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { in[8][0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/" 0 { } { { 0 { 0 ""} 0 28 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "in\[2\]\[0\] " "Info: Pin in\[2\]\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { in[2][0] } } } { "DrowsinessDetector.sv" "" { Text "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/DrowsinessDetector.sv" 3 0 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { in[2][0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/" 0 { } { { 0 { 0 ""} 0 94 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "in\[4\]\[0\] " "Info: Pin in\[4\]\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { in[4][0] } } } { "DrowsinessDetector.sv" "" { Text "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/DrowsinessDetector.sv" 3 0 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { in[4][0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/" 0 { } { { 0 { 0 ""} 0 72 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "in\[0\]\[0\] " "Info: Pin in\[0\]\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { in[0][0] } } } { "DrowsinessDetector.sv" "" { Text "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/DrowsinessDetector.sv" 3 0 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { in[0][0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/" 0 { } { { 0 { 0 ""} 0 116 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "in\[6\]\[0\] " "Info: Pin in\[6\]\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { in[6][0] } } } { "DrowsinessDetector.sv" "" { Text "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/DrowsinessDetector.sv" 3 0 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { in[6][0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/" 0 { } { { 0 { 0 ""} 0 50 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "in\[9\]\[0\] " "Info: Pin in\[9\]\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { in[9][0] } } } { "DrowsinessDetector.sv" "" { Text "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/DrowsinessDetector.sv" 3 0 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { in[9][0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/" 0 { } { { 0 { 0 ""} 0 17 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "in\[8\]\[1\] " "Info: Pin in\[8\]\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { in[8][1] } } } { "DrowsinessDetector.sv" "" { Text "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/DrowsinessDetector.sv" 3 0 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { in[8][1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/" 0 { } { { 0 { 0 ""} 0 29 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "in\[5\]\[1\] " "Info: Pin in\[5\]\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { in[5][1] } } } { "DrowsinessDetector.sv" "" { Text "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/DrowsinessDetector.sv" 3 0 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { in[5][1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/" 0 { } { { 0 { 0 ""} 0 62 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "in\[3\]\[1\] " "Info: Pin in\[3\]\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { in[3][1] } } } { "DrowsinessDetector.sv" "" { Text "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/DrowsinessDetector.sv" 3 0 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { in[3][1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/" 0 { } { { 0 { 0 ""} 0 84 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "in\[1\]\[1\] " "Info: Pin in\[1\]\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { in[1][1] } } } { "DrowsinessDetector.sv" "" { Text "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/DrowsinessDetector.sv" 3 0 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { in[1][1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/" 0 { } { { 0 { 0 ""} 0 106 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "in\[7\]\[1\] " "Info: Pin in\[7\]\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { in[7][1] } } } { "DrowsinessDetector.sv" "" { Text "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/DrowsinessDetector.sv" 3 0 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { in[7][1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/" 0 { } { { 0 { 0 ""} 0 40 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "in\[2\]\[1\] " "Info: Pin in\[2\]\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { in[2][1] } } } { "DrowsinessDetector.sv" "" { Text "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/DrowsinessDetector.sv" 3 0 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { in[2][1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/" 0 { } { { 0 { 0 ""} 0 95 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "in\[4\]\[1\] " "Info: Pin in\[4\]\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { in[4][1] } } } { "DrowsinessDetector.sv" "" { Text "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/DrowsinessDetector.sv" 3 0 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { in[4][1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/" 0 { } { { 0 { 0 ""} 0 73 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "in\[0\]\[1\] " "Info: Pin in\[0\]\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { in[0][1] } } } { "DrowsinessDetector.sv" "" { Text "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/DrowsinessDetector.sv" 3 0 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { in[0][1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/" 0 { } { { 0 { 0 ""} 0 117 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "in\[6\]\[1\] " "Info: Pin in\[6\]\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { in[6][1] } } } { "DrowsinessDetector.sv" "" { Text "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/DrowsinessDetector.sv" 3 0 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { in[6][1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/" 0 { } { { 0 { 0 ""} 0 51 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "in\[9\]\[1\] " "Info: Pin in\[9\]\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { in[9][1] } } } { "DrowsinessDetector.sv" "" { Text "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/DrowsinessDetector.sv" 3 0 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { in[9][1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/" 0 { } { { 0 { 0 ""} 0 18 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "in\[5\]\[2\] " "Info: Pin in\[5\]\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { in[5][2] } } } { "DrowsinessDetector.sv" "" { Text "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/DrowsinessDetector.sv" 3 0 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { in[5][2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/" 0 { } { { 0 { 0 ""} 0 63 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "in\[3\]\[2\] " "Info: Pin in\[3\]\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { in[3][2] } } } { "DrowsinessDetector.sv" "" { Text "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/DrowsinessDetector.sv" 3 0 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { in[3][2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/" 0 { } { { 0 { 0 ""} 0 85 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "in\[1\]\[2\] " "Info: Pin in\[1\]\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { in[1][2] } } } { "DrowsinessDetector.sv" "" { Text "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/DrowsinessDetector.sv" 3 0 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { in[1][2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/" 0 { } { { 0 { 0 ""} 0 107 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "in\[7\]\[2\] " "Info: Pin in\[7\]\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { in[7][2] } } } { "DrowsinessDetector.sv" "" { Text "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/DrowsinessDetector.sv" 3 0 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { in[7][2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/" 0 { } { { 0 { 0 ""} 0 41 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "in\[8\]\[2\] " "Info: Pin in\[8\]\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { in[8][2] } } } { "DrowsinessDetector.sv" "" { Text "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/DrowsinessDetector.sv" 3 0 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { in[8][2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/" 0 { } { { 0 { 0 ""} 0 30 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "in\[2\]\[2\] " "Info: Pin in\[2\]\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { in[2][2] } } } { "DrowsinessDetector.sv" "" { Text "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/DrowsinessDetector.sv" 3 0 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { in[2][2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/" 0 { } { { 0 { 0 ""} 0 96 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "in\[4\]\[2\] " "Info: Pin in\[4\]\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { in[4][2] } } } { "DrowsinessDetector.sv" "" { Text "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/DrowsinessDetector.sv" 3 0 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { in[4][2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/" 0 { } { { 0 { 0 ""} 0 74 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "in\[0\]\[2\] " "Info: Pin in\[0\]\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { in[0][2] } } } { "DrowsinessDetector.sv" "" { Text "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/DrowsinessDetector.sv" 3 0 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { in[0][2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/" 0 { } { { 0 { 0 ""} 0 118 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "in\[6\]\[2\] " "Info: Pin in\[6\]\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { in[6][2] } } } { "DrowsinessDetector.sv" "" { Text "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/DrowsinessDetector.sv" 3 0 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { in[6][2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/" 0 { } { { 0 { 0 ""} 0 52 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "in\[9\]\[2\] " "Info: Pin in\[9\]\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { in[9][2] } } } { "DrowsinessDetector.sv" "" { Text "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/DrowsinessDetector.sv" 3 0 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { in[9][2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/" 0 { } { { 0 { 0 ""} 0 19 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "in\[8\]\[3\] " "Info: Pin in\[8\]\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { in[8][3] } } } { "DrowsinessDetector.sv" "" { Text "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/DrowsinessDetector.sv" 3 0 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { in[8][3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/" 0 { } { { 0 { 0 ""} 0 31 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "in\[5\]\[3\] " "Info: Pin in\[5\]\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { in[5][3] } } } { "DrowsinessDetector.sv" "" { Text "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/DrowsinessDetector.sv" 3 0 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { in[5][3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/" 0 { } { { 0 { 0 ""} 0 64 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "in\[3\]\[3\] " "Info: Pin in\[3\]\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { in[3][3] } } } { "DrowsinessDetector.sv" "" { Text "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/DrowsinessDetector.sv" 3 0 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { in[3][3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/" 0 { } { { 0 { 0 ""} 0 86 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "in\[1\]\[3\] " "Info: Pin in\[1\]\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { in[1][3] } } } { "DrowsinessDetector.sv" "" { Text "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/DrowsinessDetector.sv" 3 0 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { in[1][3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/" 0 { } { { 0 { 0 ""} 0 108 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "in\[7\]\[3\] " "Info: Pin in\[7\]\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { in[7][3] } } } { "DrowsinessDetector.sv" "" { Text "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/DrowsinessDetector.sv" 3 0 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { in[7][3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/" 0 { } { { 0 { 0 ""} 0 42 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "in\[2\]\[3\] " "Info: Pin in\[2\]\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { in[2][3] } } } { "DrowsinessDetector.sv" "" { Text "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/DrowsinessDetector.sv" 3 0 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { in[2][3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/" 0 { } { { 0 { 0 ""} 0 97 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "in\[4\]\[3\] " "Info: Pin in\[4\]\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { in[4][3] } } } { "DrowsinessDetector.sv" "" { Text "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/DrowsinessDetector.sv" 3 0 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { in[4][3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/" 0 { } { { 0 { 0 ""} 0 75 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "in\[0\]\[3\] " "Info: Pin in\[0\]\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { in[0][3] } } } { "DrowsinessDetector.sv" "" { Text "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/DrowsinessDetector.sv" 3 0 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { in[0][3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/" 0 { } { { 0 { 0 ""} 0 119 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "in\[6\]\[3\] " "Info: Pin in\[6\]\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { in[6][3] } } } { "DrowsinessDetector.sv" "" { Text "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/DrowsinessDetector.sv" 3 0 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { in[6][3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/" 0 { } { { 0 { 0 ""} 0 53 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "in\[9\]\[3\] " "Info: Pin in\[9\]\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { in[9][3] } } } { "DrowsinessDetector.sv" "" { Text "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/DrowsinessDetector.sv" 3 0 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { in[9][3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/" 0 { } { { 0 { 0 ""} 0 20 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "in\[5\]\[4\] " "Info: Pin in\[5\]\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { in[5][4] } } } { "DrowsinessDetector.sv" "" { Text "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/DrowsinessDetector.sv" 3 0 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { in[5][4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/" 0 { } { { 0 { 0 ""} 0 65 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "in\[3\]\[4\] " "Info: Pin in\[3\]\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { in[3][4] } } } { "DrowsinessDetector.sv" "" { Text "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/DrowsinessDetector.sv" 3 0 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { in[3][4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/" 0 { } { { 0 { 0 ""} 0 87 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "in\[1\]\[4\] " "Info: Pin in\[1\]\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { in[1][4] } } } { "DrowsinessDetector.sv" "" { Text "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/DrowsinessDetector.sv" 3 0 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { in[1][4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/" 0 { } { { 0 { 0 ""} 0 109 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "in\[7\]\[4\] " "Info: Pin in\[7\]\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { in[7][4] } } } { "DrowsinessDetector.sv" "" { Text "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/DrowsinessDetector.sv" 3 0 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { in[7][4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/" 0 { } { { 0 { 0 ""} 0 43 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "in\[8\]\[4\] " "Info: Pin in\[8\]\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { in[8][4] } } } { "DrowsinessDetector.sv" "" { Text "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/DrowsinessDetector.sv" 3 0 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { in[8][4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/" 0 { } { { 0 { 0 ""} 0 32 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "in\[2\]\[4\] " "Info: Pin in\[2\]\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { in[2][4] } } } { "DrowsinessDetector.sv" "" { Text "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/DrowsinessDetector.sv" 3 0 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { in[2][4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/" 0 { } { { 0 { 0 ""} 0 98 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "in\[4\]\[4\] " "Info: Pin in\[4\]\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { in[4][4] } } } { "DrowsinessDetector.sv" "" { Text "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/DrowsinessDetector.sv" 3 0 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { in[4][4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/" 0 { } { { 0 { 0 ""} 0 76 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "in\[0\]\[4\] " "Info: Pin in\[0\]\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { in[0][4] } } } { "DrowsinessDetector.sv" "" { Text "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/DrowsinessDetector.sv" 3 0 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { in[0][4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/" 0 { } { { 0 { 0 ""} 0 120 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "in\[6\]\[4\] " "Info: Pin in\[6\]\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { in[6][4] } } } { "DrowsinessDetector.sv" "" { Text "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/DrowsinessDetector.sv" 3 0 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { in[6][4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/" 0 { } { { 0 { 0 ""} 0 54 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "in\[9\]\[4\] " "Info: Pin in\[9\]\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { in[9][4] } } } { "DrowsinessDetector.sv" "" { Text "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/DrowsinessDetector.sv" 3 0 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { in[9][4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/" 0 { } { { 0 { 0 ""} 0 21 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "in\[8\]\[5\] " "Info: Pin in\[8\]\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { in[8][5] } } } { "DrowsinessDetector.sv" "" { Text "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/DrowsinessDetector.sv" 3 0 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { in[8][5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/" 0 { } { { 0 { 0 ""} 0 33 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "in\[5\]\[5\] " "Info: Pin in\[5\]\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { in[5][5] } } } { "DrowsinessDetector.sv" "" { Text "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/DrowsinessDetector.sv" 3 0 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { in[5][5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/" 0 { } { { 0 { 0 ""} 0 66 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "in\[3\]\[5\] " "Info: Pin in\[3\]\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { in[3][5] } } } { "DrowsinessDetector.sv" "" { Text "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/DrowsinessDetector.sv" 3 0 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { in[3][5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/" 0 { } { { 0 { 0 ""} 0 88 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "in\[1\]\[5\] " "Info: Pin in\[1\]\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { in[1][5] } } } { "DrowsinessDetector.sv" "" { Text "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/DrowsinessDetector.sv" 3 0 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { in[1][5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/" 0 { } { { 0 { 0 ""} 0 110 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "in\[7\]\[5\] " "Info: Pin in\[7\]\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { in[7][5] } } } { "DrowsinessDetector.sv" "" { Text "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/DrowsinessDetector.sv" 3 0 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { in[7][5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/" 0 { } { { 0 { 0 ""} 0 44 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "in\[2\]\[5\] " "Info: Pin in\[2\]\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { in[2][5] } } } { "DrowsinessDetector.sv" "" { Text "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/DrowsinessDetector.sv" 3 0 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { in[2][5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/" 0 { } { { 0 { 0 ""} 0 99 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "in\[4\]\[5\] " "Info: Pin in\[4\]\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { in[4][5] } } } { "DrowsinessDetector.sv" "" { Text "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/DrowsinessDetector.sv" 3 0 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { in[4][5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/" 0 { } { { 0 { 0 ""} 0 77 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "in\[0\]\[5\] " "Info: Pin in\[0\]\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { in[0][5] } } } { "DrowsinessDetector.sv" "" { Text "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/DrowsinessDetector.sv" 3 0 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { in[0][5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/" 0 { } { { 0 { 0 ""} 0 121 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "in\[6\]\[5\] " "Info: Pin in\[6\]\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { in[6][5] } } } { "DrowsinessDetector.sv" "" { Text "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/DrowsinessDetector.sv" 3 0 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { in[6][5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/" 0 { } { { 0 { 0 ""} 0 55 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "in\[9\]\[5\] " "Info: Pin in\[9\]\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { in[9][5] } } } { "DrowsinessDetector.sv" "" { Text "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/DrowsinessDetector.sv" 3 0 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { in[9][5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/" 0 { } { { 0 { 0 ""} 0 22 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "in\[5\]\[6\] " "Info: Pin in\[5\]\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { in[5][6] } } } { "DrowsinessDetector.sv" "" { Text "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/DrowsinessDetector.sv" 3 0 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { in[5][6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/" 0 { } { { 0 { 0 ""} 0 67 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "in\[3\]\[6\] " "Info: Pin in\[3\]\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { in[3][6] } } } { "DrowsinessDetector.sv" "" { Text "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/DrowsinessDetector.sv" 3 0 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { in[3][6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/" 0 { } { { 0 { 0 ""} 0 89 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "in\[1\]\[6\] " "Info: Pin in\[1\]\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { in[1][6] } } } { "DrowsinessDetector.sv" "" { Text "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/DrowsinessDetector.sv" 3 0 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { in[1][6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/" 0 { } { { 0 { 0 ""} 0 111 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "in\[7\]\[6\] " "Info: Pin in\[7\]\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { in[7][6] } } } { "DrowsinessDetector.sv" "" { Text "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/DrowsinessDetector.sv" 3 0 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { in[7][6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/" 0 { } { { 0 { 0 ""} 0 45 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "in\[8\]\[6\] " "Info: Pin in\[8\]\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { in[8][6] } } } { "DrowsinessDetector.sv" "" { Text "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/DrowsinessDetector.sv" 3 0 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { in[8][6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/" 0 { } { { 0 { 0 ""} 0 34 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "in\[2\]\[6\] " "Info: Pin in\[2\]\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { in[2][6] } } } { "DrowsinessDetector.sv" "" { Text "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/DrowsinessDetector.sv" 3 0 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { in[2][6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/" 0 { } { { 0 { 0 ""} 0 100 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "in\[4\]\[6\] " "Info: Pin in\[4\]\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { in[4][6] } } } { "DrowsinessDetector.sv" "" { Text "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/DrowsinessDetector.sv" 3 0 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { in[4][6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/" 0 { } { { 0 { 0 ""} 0 78 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "in\[0\]\[6\] " "Info: Pin in\[0\]\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { in[0][6] } } } { "DrowsinessDetector.sv" "" { Text "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/DrowsinessDetector.sv" 3 0 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { in[0][6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/" 0 { } { { 0 { 0 ""} 0 122 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "in\[6\]\[6\] " "Info: Pin in\[6\]\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { in[6][6] } } } { "DrowsinessDetector.sv" "" { Text "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/DrowsinessDetector.sv" 3 0 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { in[6][6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/" 0 { } { { 0 { 0 ""} 0 56 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "in\[9\]\[6\] " "Info: Pin in\[9\]\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { in[9][6] } } } { "DrowsinessDetector.sv" "" { Text "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/DrowsinessDetector.sv" 3 0 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { in[9][6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/" 0 { } { { 0 { 0 ""} 0 23 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "in\[8\]\[7\] " "Info: Pin in\[8\]\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { in[8][7] } } } { "DrowsinessDetector.sv" "" { Text "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/DrowsinessDetector.sv" 3 0 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { in[8][7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/" 0 { } { { 0 { 0 ""} 0 35 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "in\[5\]\[7\] " "Info: Pin in\[5\]\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { in[5][7] } } } { "DrowsinessDetector.sv" "" { Text "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/DrowsinessDetector.sv" 3 0 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { in[5][7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/" 0 { } { { 0 { 0 ""} 0 68 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "in\[3\]\[7\] " "Info: Pin in\[3\]\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { in[3][7] } } } { "DrowsinessDetector.sv" "" { Text "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/DrowsinessDetector.sv" 3 0 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { in[3][7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/" 0 { } { { 0 { 0 ""} 0 90 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "in\[1\]\[7\] " "Info: Pin in\[1\]\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { in[1][7] } } } { "DrowsinessDetector.sv" "" { Text "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/DrowsinessDetector.sv" 3 0 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { in[1][7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/" 0 { } { { 0 { 0 ""} 0 112 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "in\[7\]\[7\] " "Info: Pin in\[7\]\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { in[7][7] } } } { "DrowsinessDetector.sv" "" { Text "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/DrowsinessDetector.sv" 3 0 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { in[7][7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/" 0 { } { { 0 { 0 ""} 0 46 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "in\[2\]\[7\] " "Info: Pin in\[2\]\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { in[2][7] } } } { "DrowsinessDetector.sv" "" { Text "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/DrowsinessDetector.sv" 3 0 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { in[2][7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/" 0 { } { { 0 { 0 ""} 0 101 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "in\[4\]\[7\] " "Info: Pin in\[4\]\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { in[4][7] } } } { "DrowsinessDetector.sv" "" { Text "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/DrowsinessDetector.sv" 3 0 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { in[4][7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/" 0 { } { { 0 { 0 ""} 0 79 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "in\[0\]\[7\] " "Info: Pin in\[0\]\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { in[0][7] } } } { "DrowsinessDetector.sv" "" { Text "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/DrowsinessDetector.sv" 3 0 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { in[0][7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/" 0 { } { { 0 { 0 ""} 0 123 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "in\[6\]\[7\] " "Info: Pin in\[6\]\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { in[6][7] } } } { "DrowsinessDetector.sv" "" { Text "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/DrowsinessDetector.sv" 3 0 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { in[6][7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/" 0 { } { { 0 { 0 ""} 0 57 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "in\[9\]\[7\] " "Info: Pin in\[9\]\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { in[9][7] } } } { "DrowsinessDetector.sv" "" { Text "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/DrowsinessDetector.sv" 3 0 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { in[9][7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/" 0 { } { { 0 { 0 ""} 0 24 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "in\[5\]\[8\] " "Info: Pin in\[5\]\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { in[5][8] } } } { "DrowsinessDetector.sv" "" { Text "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/DrowsinessDetector.sv" 3 0 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { in[5][8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/" 0 { } { { 0 { 0 ""} 0 69 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "in\[3\]\[8\] " "Info: Pin in\[3\]\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { in[3][8] } } } { "DrowsinessDetector.sv" "" { Text "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/DrowsinessDetector.sv" 3 0 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { in[3][8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/" 0 { } { { 0 { 0 ""} 0 91 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "in\[1\]\[8\] " "Info: Pin in\[1\]\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { in[1][8] } } } { "DrowsinessDetector.sv" "" { Text "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/DrowsinessDetector.sv" 3 0 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { in[1][8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/" 0 { } { { 0 { 0 ""} 0 113 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "in\[7\]\[8\] " "Info: Pin in\[7\]\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { in[7][8] } } } { "DrowsinessDetector.sv" "" { Text "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/DrowsinessDetector.sv" 3 0 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { in[7][8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/" 0 { } { { 0 { 0 ""} 0 47 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "in\[8\]\[8\] " "Info: Pin in\[8\]\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { in[8][8] } } } { "DrowsinessDetector.sv" "" { Text "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/DrowsinessDetector.sv" 3 0 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { in[8][8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/" 0 { } { { 0 { 0 ""} 0 36 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "in\[2\]\[8\] " "Info: Pin in\[2\]\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { in[2][8] } } } { "DrowsinessDetector.sv" "" { Text "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/DrowsinessDetector.sv" 3 0 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { in[2][8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/" 0 { } { { 0 { 0 ""} 0 102 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "in\[4\]\[8\] " "Info: Pin in\[4\]\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { in[4][8] } } } { "DrowsinessDetector.sv" "" { Text "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/DrowsinessDetector.sv" 3 0 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { in[4][8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/" 0 { } { { 0 { 0 ""} 0 80 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "in\[0\]\[8\] " "Info: Pin in\[0\]\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { in[0][8] } } } { "DrowsinessDetector.sv" "" { Text "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/DrowsinessDetector.sv" 3 0 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { in[0][8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/" 0 { } { { 0 { 0 ""} 0 124 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "in\[6\]\[8\] " "Info: Pin in\[6\]\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { in[6][8] } } } { "DrowsinessDetector.sv" "" { Text "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/DrowsinessDetector.sv" 3 0 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { in[6][8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/" 0 { } { { 0 { 0 ""} 0 58 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "in\[9\]\[8\] " "Info: Pin in\[9\]\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { in[9][8] } } } { "DrowsinessDetector.sv" "" { Text "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/DrowsinessDetector.sv" 3 0 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { in[9][8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/" 0 { } { { 0 { 0 ""} 0 25 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "in\[5\]\[9\] " "Info: Pin in\[5\]\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { in[5][9] } } } { "DrowsinessDetector.sv" "" { Text "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/DrowsinessDetector.sv" 3 0 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { in[5][9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/" 0 { } { { 0 { 0 ""} 0 70 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "in\[3\]\[9\] " "Info: Pin in\[3\]\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { in[3][9] } } } { "DrowsinessDetector.sv" "" { Text "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/DrowsinessDetector.sv" 3 0 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { in[3][9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/" 0 { } { { 0 { 0 ""} 0 92 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "in\[1\]\[9\] " "Info: Pin in\[1\]\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { in[1][9] } } } { "DrowsinessDetector.sv" "" { Text "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/DrowsinessDetector.sv" 3 0 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { in[1][9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/" 0 { } { { 0 { 0 ""} 0 114 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "in\[7\]\[9\] " "Info: Pin in\[7\]\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { in[7][9] } } } { "DrowsinessDetector.sv" "" { Text "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/DrowsinessDetector.sv" 3 0 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { in[7][9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/" 0 { } { { 0 { 0 ""} 0 48 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "in\[8\]\[9\] " "Info: Pin in\[8\]\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { in[8][9] } } } { "DrowsinessDetector.sv" "" { Text "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/DrowsinessDetector.sv" 3 0 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { in[8][9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/" 0 { } { { 0 { 0 ""} 0 37 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "in\[2\]\[9\] " "Info: Pin in\[2\]\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { in[2][9] } } } { "DrowsinessDetector.sv" "" { Text "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/DrowsinessDetector.sv" 3 0 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { in[2][9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/" 0 { } { { 0 { 0 ""} 0 103 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "in\[4\]\[9\] " "Info: Pin in\[4\]\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { in[4][9] } } } { "DrowsinessDetector.sv" "" { Text "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/DrowsinessDetector.sv" 3 0 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { in[4][9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/" 0 { } { { 0 { 0 ""} 0 81 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "in\[0\]\[9\] " "Info: Pin in\[0\]\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { in[0][9] } } } { "DrowsinessDetector.sv" "" { Text "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/DrowsinessDetector.sv" 3 0 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { in[0][9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/" 0 { } { { 0 { 0 ""} 0 125 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "in\[6\]\[9\] " "Info: Pin in\[6\]\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { in[6][9] } } } { "DrowsinessDetector.sv" "" { Text "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/DrowsinessDetector.sv" 3 0 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { in[6][9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/" 0 { } { { 0 { 0 ""} 0 59 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "in\[9\]\[9\] " "Info: Pin in\[9\]\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { in[9][9] } } } { "DrowsinessDetector.sv" "" { Text "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/DrowsinessDetector.sv" 3 0 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { in[9][9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/" 0 { } { { 0 { 0 ""} 0 26 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1}  } {  } 1 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "TimeQuest " "Info: Timing-driven compilation is using the TimeQuest Timing Analyzer" {  } {  } 0 0 "Timing-driven compilation is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "count0\[0\]\$latch\|combout " "Warning: Node \"count0\[0\]\$latch\|combout\" is a latch" {  } { { "DrowsinessDetector.sv" "" { Text "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/DrowsinessDetector.sv" 44 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "nextState.hiddenLayer_763\|combout " "Warning: Node \"nextState.hiddenLayer_763\|combout\" is a latch" {  } { { "DrowsinessDetector.sv" "" { Text "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/DrowsinessDetector.sv" 44 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "count1\[8\]\$latch\|combout " "Warning: Node \"count1\[8\]\$latch\|combout\" is a latch" {  } { { "DrowsinessDetector.sv" "" { Text "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/DrowsinessDetector.sv" 44 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "count1\[9\]\$latch\|combout " "Warning: Node \"count1\[9\]\$latch\|combout\" is a latch" {  } { { "DrowsinessDetector.sv" "" { Text "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/DrowsinessDetector.sv" 44 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "nextState.readWeight_789\|combout " "Warning: Node \"nextState.readWeight_789\|combout\" is a latch" {  } { { "DrowsinessDetector.sv" "" { Text "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/DrowsinessDetector.sv" 44 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "nextState.halt1_776\|combout " "Warning: Node \"nextState.halt1_776\|combout\" is a latch" {  } { { "DrowsinessDetector.sv" "" { Text "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/DrowsinessDetector.sv" 44 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "count0\[3\]\$latch\|combout " "Warning: Node \"count0\[3\]\$latch\|combout\" is a latch" {  } { { "DrowsinessDetector.sv" "" { Text "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/DrowsinessDetector.sv" 44 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "count0\[6\]\$latch\|combout " "Warning: Node \"count0\[6\]\$latch\|combout\" is a latch" {  } { { "DrowsinessDetector.sv" "" { Text "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/DrowsinessDetector.sv" 44 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "count1\[2\]\$latch\|combout " "Warning: Node \"count1\[2\]\$latch\|combout\" is a latch" {  } { { "DrowsinessDetector.sv" "" { Text "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/DrowsinessDetector.sv" 44 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "count1\[0\]\$latch\|combout " "Warning: Node \"count1\[0\]\$latch\|combout\" is a latch" {  } { { "DrowsinessDetector.sv" "" { Text "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/DrowsinessDetector.sv" 44 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "count1\[1\]\$latch\|combout " "Warning: Node \"count1\[1\]\$latch\|combout\" is a latch" {  } { { "DrowsinessDetector.sv" "" { Text "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/DrowsinessDetector.sv" 44 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "count1\[3\]\$latch\|combout " "Warning: Node \"count1\[3\]\$latch\|combout\" is a latch" {  } { { "DrowsinessDetector.sv" "" { Text "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/DrowsinessDetector.sv" 44 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "count1\[4\]\$latch\|combout " "Warning: Node \"count1\[4\]\$latch\|combout\" is a latch" {  } { { "DrowsinessDetector.sv" "" { Text "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/DrowsinessDetector.sv" 44 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "count1\[5\]\$latch\|combout " "Warning: Node \"count1\[5\]\$latch\|combout\" is a latch" {  } { { "DrowsinessDetector.sv" "" { Text "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/DrowsinessDetector.sv" 44 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "count1\[6\]\$latch\|combout " "Warning: Node \"count1\[6\]\$latch\|combout\" is a latch" {  } { { "DrowsinessDetector.sv" "" { Text "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/DrowsinessDetector.sv" 44 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "count1\[7\]\$latch\|combout " "Warning: Node \"count1\[7\]\$latch\|combout\" is a latch" {  } { { "DrowsinessDetector.sv" "" { Text "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/DrowsinessDetector.sv" 44 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "count0\[1\]\$latch\|combout " "Warning: Node \"count0\[1\]\$latch\|combout\" is a latch" {  } { { "DrowsinessDetector.sv" "" { Text "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/DrowsinessDetector.sv" 44 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "count0\[2\]\$latch\|combout " "Warning: Node \"count0\[2\]\$latch\|combout\" is a latch" {  } { { "DrowsinessDetector.sv" "" { Text "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/DrowsinessDetector.sv" 44 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "count0\[4\]\$latch\|combout " "Warning: Node \"count0\[4\]\$latch\|combout\" is a latch" {  } { { "DrowsinessDetector.sv" "" { Text "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/DrowsinessDetector.sv" 44 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "count0\[5\]\$latch\|combout " "Warning: Node \"count0\[5\]\$latch\|combout\" is a latch" {  } { { "DrowsinessDetector.sv" "" { Text "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/DrowsinessDetector.sv" 44 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "count0\[7\]\$latch\|combout " "Warning: Node \"count0\[7\]\$latch\|combout\" is a latch" {  } { { "DrowsinessDetector.sv" "" { Text "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/DrowsinessDetector.sv" 44 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "count0\[8\]\$latch\|combout " "Warning: Node \"count0\[8\]\$latch\|combout\" is a latch" {  } { { "DrowsinessDetector.sv" "" { Text "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/DrowsinessDetector.sv" 44 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "count0\[9\]\$latch\|combout " "Warning: Node \"count0\[9\]\$latch\|combout\" is a latch" {  } { { "DrowsinessDetector.sv" "" { Text "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/DrowsinessDetector.sv" 44 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "nextState.halt_815\|combout " "Warning: Node \"nextState.halt_815\|combout\" is a latch" {  } { { "DrowsinessDetector.sv" "" { Text "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/DrowsinessDetector.sv" 44 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "nextState.weightInitiallize_802\|combout " "Warning: Node \"nextState.weightInitiallize_802\|combout\" is a latch" {  } { { "DrowsinessDetector.sv" "" { Text "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/DrowsinessDetector.sv" 44 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inVal\[0\]\|combout " "Warning: Node \"inVal\[0\]\|combout\" is a latch" {  } { { "DrowsinessDetector.sv" "" { Text "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/DrowsinessDetector.sv" 44 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inVal\[1\]\|combout " "Warning: Node \"inVal\[1\]\|combout\" is a latch" {  } { { "DrowsinessDetector.sv" "" { Text "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/DrowsinessDetector.sv" 44 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inVal\[2\]\|combout " "Warning: Node \"inVal\[2\]\|combout\" is a latch" {  } { { "DrowsinessDetector.sv" "" { Text "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/DrowsinessDetector.sv" 44 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inVal\[3\]\|combout " "Warning: Node \"inVal\[3\]\|combout\" is a latch" {  } { { "DrowsinessDetector.sv" "" { Text "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/DrowsinessDetector.sv" 44 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inVal\[4\]\|combout " "Warning: Node \"inVal\[4\]\|combout\" is a latch" {  } { { "DrowsinessDetector.sv" "" { Text "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/DrowsinessDetector.sv" 44 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inVal\[5\]\|combout " "Warning: Node \"inVal\[5\]\|combout\" is a latch" {  } { { "DrowsinessDetector.sv" "" { Text "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/DrowsinessDetector.sv" 44 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inVal\[6\]\|combout " "Warning: Node \"inVal\[6\]\|combout\" is a latch" {  } { { "DrowsinessDetector.sv" "" { Text "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/DrowsinessDetector.sv" 44 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inVal\[7\]\|combout " "Warning: Node \"inVal\[7\]\|combout\" is a latch" {  } { { "DrowsinessDetector.sv" "" { Text "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/DrowsinessDetector.sv" 44 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inVal\[8\]\|combout " "Warning: Node \"inVal\[8\]\|combout\" is a latch" {  } { { "DrowsinessDetector.sv" "" { Text "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/DrowsinessDetector.sv" 44 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inVal\[9\]\|combout " "Warning: Node \"inVal\[9\]\|combout\" is a latch" {  } { { "DrowsinessDetector.sv" "" { Text "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/DrowsinessDetector.sv" 44 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "weight\[0\]\$latch\|combout " "Warning: Node \"weight\[0\]\$latch\|combout\" is a latch" {  } { { "DrowsinessDetector.sv" "" { Text "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/DrowsinessDetector.sv" 44 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "weight\[1\]\$latch\|combout " "Warning: Node \"weight\[1\]\$latch\|combout\" is a latch" {  } { { "DrowsinessDetector.sv" "" { Text "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/DrowsinessDetector.sv" 44 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "weight\[9\]\$latch\|combout " "Warning: Node \"weight\[9\]\$latch\|combout\" is a latch" {  } { { "DrowsinessDetector.sv" "" { Text "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/DrowsinessDetector.sv" 44 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "weight\[2\]\$latch\|combout " "Warning: Node \"weight\[2\]\$latch\|combout\" is a latch" {  } { { "DrowsinessDetector.sv" "" { Text "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/DrowsinessDetector.sv" 44 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "weight\[3\]\$latch\|combout " "Warning: Node \"weight\[3\]\$latch\|combout\" is a latch" {  } { { "DrowsinessDetector.sv" "" { Text "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/DrowsinessDetector.sv" 44 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "weight\[4\]\$latch\|combout " "Warning: Node \"weight\[4\]\$latch\|combout\" is a latch" {  } { { "DrowsinessDetector.sv" "" { Text "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/DrowsinessDetector.sv" 44 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "weight\[5\]\$latch\|combout " "Warning: Node \"weight\[5\]\$latch\|combout\" is a latch" {  } { { "DrowsinessDetector.sv" "" { Text "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/DrowsinessDetector.sv" 44 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "weight\[6\]\$latch\|combout " "Warning: Node \"weight\[6\]\$latch\|combout\" is a latch" {  } { { "DrowsinessDetector.sv" "" { Text "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/DrowsinessDetector.sv" 44 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "weight\[7\]\$latch\|combout " "Warning: Node \"weight\[7\]\$latch\|combout\" is a latch" {  } { { "DrowsinessDetector.sv" "" { Text "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/DrowsinessDetector.sv" 44 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "weight\[8\]\$latch\|combout " "Warning: Node \"weight\[8\]\$latch\|combout\" is a latch" {  } { { "DrowsinessDetector.sv" "" { Text "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/DrowsinessDetector.sv" 44 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Address\[6\]\|combout " "Warning: Node \"Address\[6\]\|combout\" is a latch" {  } { { "DrowsinessDetector.sv" "" { Text "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/DrowsinessDetector.sv" 44 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "WE\|combout " "Warning: Node \"WE\|combout\" is a latch" {  } { { "DrowsinessDetector.sv" "" { Text "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/DrowsinessDetector.sv" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Address\[0\]\|combout " "Warning: Node \"Address\[0\]\|combout\" is a latch" {  } { { "DrowsinessDetector.sv" "" { Text "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/DrowsinessDetector.sv" 44 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Address\[2\]\|combout " "Warning: Node \"Address\[2\]\|combout\" is a latch" {  } { { "DrowsinessDetector.sv" "" { Text "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/DrowsinessDetector.sv" 44 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Address\[4\]\|combout " "Warning: Node \"Address\[4\]\|combout\" is a latch" {  } { { "DrowsinessDetector.sv" "" { Text "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/DrowsinessDetector.sv" 44 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dataIn\[0\]\$latch\|combout " "Warning: Node \"dataIn\[0\]\$latch\|combout\" is a latch" {  } { { "DrowsinessDetector.sv" "" { Text "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/DrowsinessDetector.sv" 44 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Address\[3\]\|combout " "Warning: Node \"Address\[3\]\|combout\" is a latch" {  } { { "DrowsinessDetector.sv" "" { Text "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/DrowsinessDetector.sv" 44 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Address\[1\]\|combout " "Warning: Node \"Address\[1\]\|combout\" is a latch" {  } { { "DrowsinessDetector.sv" "" { Text "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/DrowsinessDetector.sv" 44 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Address\[5\]\|combout " "Warning: Node \"Address\[5\]\|combout\" is a latch" {  } { { "DrowsinessDetector.sv" "" { Text "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/DrowsinessDetector.sv" 44 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dataIn\[1\]\$latch\|combout " "Warning: Node \"dataIn\[1\]\$latch\|combout\" is a latch" {  } { { "DrowsinessDetector.sv" "" { Text "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/DrowsinessDetector.sv" 44 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dataIn\[9\]\$latch\|combout " "Warning: Node \"dataIn\[9\]\$latch\|combout\" is a latch" {  } { { "DrowsinessDetector.sv" "" { Text "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/DrowsinessDetector.sv" 44 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dataIn\[2\]\$latch\|combout " "Warning: Node \"dataIn\[2\]\$latch\|combout\" is a latch" {  } { { "DrowsinessDetector.sv" "" { Text "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/DrowsinessDetector.sv" 44 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dataIn\[3\]\$latch\|combout " "Warning: Node \"dataIn\[3\]\$latch\|combout\" is a latch" {  } { { "DrowsinessDetector.sv" "" { Text "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/DrowsinessDetector.sv" 44 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dataIn\[4\]\$latch\|combout " "Warning: Node \"dataIn\[4\]\$latch\|combout\" is a latch" {  } { { "DrowsinessDetector.sv" "" { Text "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/DrowsinessDetector.sv" 44 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dataIn\[5\]\$latch\|combout " "Warning: Node \"dataIn\[5\]\$latch\|combout\" is a latch" {  } { { "DrowsinessDetector.sv" "" { Text "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/DrowsinessDetector.sv" 44 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dataIn\[6\]\$latch\|combout " "Warning: Node \"dataIn\[6\]\$latch\|combout\" is a latch" {  } { { "DrowsinessDetector.sv" "" { Text "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/DrowsinessDetector.sv" 44 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dataIn\[7\]\$latch\|combout " "Warning: Node \"dataIn\[7\]\$latch\|combout\" is a latch" {  } { { "DrowsinessDetector.sv" "" { Text "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/DrowsinessDetector.sv" 44 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dataIn\[8\]\$latch\|combout " "Warning: Node \"dataIn\[8\]\$latch\|combout\" is a latch" {  } { { "DrowsinessDetector.sv" "" { Text "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/DrowsinessDetector.sv" 44 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "on\|combout " "Warning: Node \"on\|combout\" is a latch" {  } { { "DrowsinessDetector.sv" "" { Text "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/DrowsinessDetector.sv" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "getMul\|outVal\[0\]~latch\|combout " "Warning: Node \"getMul\|outVal\[0\]~latch\|combout\" is a latch" {  } { { "../HiddenLayer/HiddenLayer_Top.sv" "" { Text "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/HiddenLayer/HiddenLayer_Top.sv" 19 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Clear\|combout " "Warning: Node \"Clear\|combout\" is a latch" {  } { { "DrowsinessDetector.sv" "" { Text "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/DrowsinessDetector.sv" 29 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "getMul\|outVal\[1\]~latch\|combout " "Warning: Node \"getMul\|outVal\[1\]~latch\|combout\" is a latch" {  } { { "../HiddenLayer/HiddenLayer_Top.sv" "" { Text "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/HiddenLayer/HiddenLayer_Top.sv" 19 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "getMul\|outVal\[2\]~latch\|combout " "Warning: Node \"getMul\|outVal\[2\]~latch\|combout\" is a latch" {  } { { "../HiddenLayer/HiddenLayer_Top.sv" "" { Text "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/HiddenLayer/HiddenLayer_Top.sv" 19 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "getMul\|outVal\[3\]~latch\|combout " "Warning: Node \"getMul\|outVal\[3\]~latch\|combout\" is a latch" {  } { { "../HiddenLayer/HiddenLayer_Top.sv" "" { Text "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/HiddenLayer/HiddenLayer_Top.sv" 19 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "getMul\|outVal\[4\]~latch\|combout " "Warning: Node \"getMul\|outVal\[4\]~latch\|combout\" is a latch" {  } { { "../HiddenLayer/HiddenLayer_Top.sv" "" { Text "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/HiddenLayer/HiddenLayer_Top.sv" 19 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "getMul\|outVal\[5\]~latch\|combout " "Warning: Node \"getMul\|outVal\[5\]~latch\|combout\" is a latch" {  } { { "../HiddenLayer/HiddenLayer_Top.sv" "" { Text "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/HiddenLayer/HiddenLayer_Top.sv" 19 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "getMul\|outVal\[6\]~latch\|combout " "Warning: Node \"getMul\|outVal\[6\]~latch\|combout\" is a latch" {  } { { "../HiddenLayer/HiddenLayer_Top.sv" "" { Text "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/HiddenLayer/HiddenLayer_Top.sv" 19 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "getMul\|outVal\[7\]~latch\|combout " "Warning: Node \"getMul\|outVal\[7\]~latch\|combout\" is a latch" {  } { { "../HiddenLayer/HiddenLayer_Top.sv" "" { Text "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/HiddenLayer/HiddenLayer_Top.sv" 19 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "getMul\|outVal\[8\]~latch\|combout " "Warning: Node \"getMul\|outVal\[8\]~latch\|combout\" is a latch" {  } { { "../HiddenLayer/HiddenLayer_Top.sv" "" { Text "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/HiddenLayer/HiddenLayer_Top.sv" 19 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "getMul\|outVal\[9\]~latch\|combout " "Warning: Node \"getMul\|outVal\[9\]~latch\|combout\" is a latch" {  } { { "../HiddenLayer/HiddenLayer_Top.sv" "" { Text "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/HiddenLayer/HiddenLayer_Top.sv" 19 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "outVal\[0\]\$latch\|combout " "Warning: Node \"outVal\[0\]\$latch\|combout\" is a latch" {  } { { "DrowsinessDetector.sv" "" { Text "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/DrowsinessDetector.sv" 44 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "outVal\[1\]\$latch\|combout " "Warning: Node \"outVal\[1\]\$latch\|combout\" is a latch" {  } { { "DrowsinessDetector.sv" "" { Text "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/DrowsinessDetector.sv" 44 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "outVal\[2\]\$latch\|combout " "Warning: Node \"outVal\[2\]\$latch\|combout\" is a latch" {  } { { "DrowsinessDetector.sv" "" { Text "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/DrowsinessDetector.sv" 44 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "outVal\[3\]\$latch\|combout " "Warning: Node \"outVal\[3\]\$latch\|combout\" is a latch" {  } { { "DrowsinessDetector.sv" "" { Text "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/DrowsinessDetector.sv" 44 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "outVal\[4\]\$latch\|combout " "Warning: Node \"outVal\[4\]\$latch\|combout\" is a latch" {  } { { "DrowsinessDetector.sv" "" { Text "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/DrowsinessDetector.sv" 44 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "outVal\[5\]\$latch\|combout " "Warning: Node \"outVal\[5\]\$latch\|combout\" is a latch" {  } { { "DrowsinessDetector.sv" "" { Text "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/DrowsinessDetector.sv" 44 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "outVal\[6\]\$latch\|combout " "Warning: Node \"outVal\[6\]\$latch\|combout\" is a latch" {  } { { "DrowsinessDetector.sv" "" { Text "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/DrowsinessDetector.sv" 44 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "outVal\[7\]\$latch\|combout " "Warning: Node \"outVal\[7\]\$latch\|combout\" is a latch" {  } { { "DrowsinessDetector.sv" "" { Text "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/DrowsinessDetector.sv" 44 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "outVal\[8\]\$latch\|combout " "Warning: Node \"outVal\[8\]\$latch\|combout\" is a latch" {  } { { "DrowsinessDetector.sv" "" { Text "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/DrowsinessDetector.sv" 44 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "outVal\[9\]\$latch\|combout " "Warning: Node \"outVal\[9\]\$latch\|combout\" is a latch" {  } { { "DrowsinessDetector.sv" "" { Text "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/DrowsinessDetector.sv" 44 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "DrowsinessDetector.sdc " "Critical Warning: Synopsys Design Constraints File file not found: 'DrowsinessDetector.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 0 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "Info: No user constrained base clocks found in the design" {  } {  } 0 0 "No user constrained %1!s! found in the design" 0 0 "" 0 -1}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Warning: Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "getMul\|Add0~27\|datab " "Warning: Node \"getMul\|Add0~27\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "getMul\|Add0~27\|combout " "Warning: Node \"getMul\|Add0~27\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "getMul\|Add0~29\|datab " "Warning: Node \"getMul\|Add0~29\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "getMul\|Add0~29\|combout " "Warning: Node \"getMul\|Add0~29\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "getMul\|outVal\[9\]~head_lut\|datad " "Warning: Node \"getMul\|outVal\[9\]~head_lut\|datad\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "getMul\|outVal\[9\]~head_lut\|combout " "Warning: Node \"getMul\|outVal\[9\]~head_lut\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "../HiddenLayer/HiddenLayer_Top.sv" "" { Text "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/HiddenLayer/HiddenLayer_Top.sv" 14 -1 0 } } { "../HiddenLayer/HiddenLayer_Top.sv" "" { Text "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/HiddenLayer/HiddenLayer_Top.sv" 19 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Warning: Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "getMul\|Add0~24\|datab " "Warning: Node \"getMul\|Add0~24\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "getMul\|Add0~24\|combout " "Warning: Node \"getMul\|Add0~24\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "getMul\|Add0~26\|datab " "Warning: Node \"getMul\|Add0~26\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "getMul\|Add0~26\|combout " "Warning: Node \"getMul\|Add0~26\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "getMul\|outVal\[8\]~head_lut\|datad " "Warning: Node \"getMul\|outVal\[8\]~head_lut\|datad\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "getMul\|outVal\[8\]~head_lut\|combout " "Warning: Node \"getMul\|outVal\[8\]~head_lut\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "../HiddenLayer/HiddenLayer_Top.sv" "" { Text "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/HiddenLayer/HiddenLayer_Top.sv" 14 -1 0 } } { "../HiddenLayer/HiddenLayer_Top.sv" "" { Text "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/HiddenLayer/HiddenLayer_Top.sv" 19 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Warning: Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "getMul\|Add0~21\|datab " "Warning: Node \"getMul\|Add0~21\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "getMul\|Add0~21\|combout " "Warning: Node \"getMul\|Add0~21\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "getMul\|Add0~23\|datab " "Warning: Node \"getMul\|Add0~23\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "getMul\|Add0~23\|combout " "Warning: Node \"getMul\|Add0~23\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "getMul\|outVal\[7\]~head_lut\|datad " "Warning: Node \"getMul\|outVal\[7\]~head_lut\|datad\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "getMul\|outVal\[7\]~head_lut\|combout " "Warning: Node \"getMul\|outVal\[7\]~head_lut\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "../HiddenLayer/HiddenLayer_Top.sv" "" { Text "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/HiddenLayer/HiddenLayer_Top.sv" 14 -1 0 } } { "../HiddenLayer/HiddenLayer_Top.sv" "" { Text "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/HiddenLayer/HiddenLayer_Top.sv" 19 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Warning: Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "getMul\|Add0~18\|datab " "Warning: Node \"getMul\|Add0~18\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "getMul\|Add0~18\|combout " "Warning: Node \"getMul\|Add0~18\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "getMul\|Add0~20\|datab " "Warning: Node \"getMul\|Add0~20\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "getMul\|Add0~20\|combout " "Warning: Node \"getMul\|Add0~20\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "getMul\|outVal\[6\]~head_lut\|datad " "Warning: Node \"getMul\|outVal\[6\]~head_lut\|datad\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "getMul\|outVal\[6\]~head_lut\|combout " "Warning: Node \"getMul\|outVal\[6\]~head_lut\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "../HiddenLayer/HiddenLayer_Top.sv" "" { Text "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/HiddenLayer/HiddenLayer_Top.sv" 14 -1 0 } } { "../HiddenLayer/HiddenLayer_Top.sv" "" { Text "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/HiddenLayer/HiddenLayer_Top.sv" 19 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Warning: Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "getMul\|Add0~15\|datab " "Warning: Node \"getMul\|Add0~15\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "getMul\|Add0~15\|combout " "Warning: Node \"getMul\|Add0~15\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "getMul\|Add0~17\|datab " "Warning: Node \"getMul\|Add0~17\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "getMul\|Add0~17\|combout " "Warning: Node \"getMul\|Add0~17\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "getMul\|outVal\[5\]~head_lut\|datad " "Warning: Node \"getMul\|outVal\[5\]~head_lut\|datad\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "getMul\|outVal\[5\]~head_lut\|combout " "Warning: Node \"getMul\|outVal\[5\]~head_lut\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "../HiddenLayer/HiddenLayer_Top.sv" "" { Text "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/HiddenLayer/HiddenLayer_Top.sv" 14 -1 0 } } { "../HiddenLayer/HiddenLayer_Top.sv" "" { Text "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/HiddenLayer/HiddenLayer_Top.sv" 19 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Warning: Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "getMul\|Add0~12\|datab " "Warning: Node \"getMul\|Add0~12\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "getMul\|Add0~12\|combout " "Warning: Node \"getMul\|Add0~12\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "getMul\|Add0~14\|datab " "Warning: Node \"getMul\|Add0~14\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "getMul\|Add0~14\|combout " "Warning: Node \"getMul\|Add0~14\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "getMul\|outVal\[4\]~head_lut\|datad " "Warning: Node \"getMul\|outVal\[4\]~head_lut\|datad\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "getMul\|outVal\[4\]~head_lut\|combout " "Warning: Node \"getMul\|outVal\[4\]~head_lut\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "../HiddenLayer/HiddenLayer_Top.sv" "" { Text "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/HiddenLayer/HiddenLayer_Top.sv" 14 -1 0 } } { "../HiddenLayer/HiddenLayer_Top.sv" "" { Text "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/HiddenLayer/HiddenLayer_Top.sv" 19 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Warning: Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "getMul\|Add0~9\|datab " "Warning: Node \"getMul\|Add0~9\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "getMul\|Add0~9\|combout " "Warning: Node \"getMul\|Add0~9\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "getMul\|Add0~11\|datab " "Warning: Node \"getMul\|Add0~11\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "getMul\|Add0~11\|combout " "Warning: Node \"getMul\|Add0~11\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "getMul\|outVal\[3\]~head_lut\|datad " "Warning: Node \"getMul\|outVal\[3\]~head_lut\|datad\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "getMul\|outVal\[3\]~head_lut\|combout " "Warning: Node \"getMul\|outVal\[3\]~head_lut\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "../HiddenLayer/HiddenLayer_Top.sv" "" { Text "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/HiddenLayer/HiddenLayer_Top.sv" 14 -1 0 } } { "../HiddenLayer/HiddenLayer_Top.sv" "" { Text "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/HiddenLayer/HiddenLayer_Top.sv" 19 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Warning: Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "getMul\|Add0~6\|datab " "Warning: Node \"getMul\|Add0~6\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "getMul\|Add0~6\|combout " "Warning: Node \"getMul\|Add0~6\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "getMul\|Add0~8\|datab " "Warning: Node \"getMul\|Add0~8\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "getMul\|Add0~8\|combout " "Warning: Node \"getMul\|Add0~8\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "getMul\|outVal\[2\]~head_lut\|datad " "Warning: Node \"getMul\|outVal\[2\]~head_lut\|datad\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "getMul\|outVal\[2\]~head_lut\|combout " "Warning: Node \"getMul\|outVal\[2\]~head_lut\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "../HiddenLayer/HiddenLayer_Top.sv" "" { Text "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/HiddenLayer/HiddenLayer_Top.sv" 14 -1 0 } } { "../HiddenLayer/HiddenLayer_Top.sv" "" { Text "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/HiddenLayer/HiddenLayer_Top.sv" 19 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Warning: Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "getMul\|Add0~3\|datab " "Warning: Node \"getMul\|Add0~3\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "getMul\|Add0~3\|combout " "Warning: Node \"getMul\|Add0~3\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "getMul\|Add0~5\|datab " "Warning: Node \"getMul\|Add0~5\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "getMul\|Add0~5\|combout " "Warning: Node \"getMul\|Add0~5\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "getMul\|outVal\[1\]~head_lut\|datad " "Warning: Node \"getMul\|outVal\[1\]~head_lut\|datad\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "getMul\|outVal\[1\]~head_lut\|combout " "Warning: Node \"getMul\|outVal\[1\]~head_lut\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "../HiddenLayer/HiddenLayer_Top.sv" "" { Text "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/HiddenLayer/HiddenLayer_Top.sv" 14 -1 0 } } { "../HiddenLayer/HiddenLayer_Top.sv" "" { Text "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/HiddenLayer/HiddenLayer_Top.sv" 19 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Warning: Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "getMul\|Add0~0\|datab " "Warning: Node \"getMul\|Add0~0\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "getMul\|Add0~0\|combout " "Warning: Node \"getMul\|Add0~0\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "getMul\|Add0~2\|dataa " "Warning: Node \"getMul\|Add0~2\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "getMul\|Add0~2\|combout " "Warning: Node \"getMul\|Add0~2\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "getMul\|outVal\[0\]~head_lut\|datad " "Warning: Node \"getMul\|outVal\[0\]~head_lut\|datad\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "getMul\|outVal\[0\]~head_lut\|combout " "Warning: Node \"getMul\|outVal\[0\]~head_lut\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "../HiddenLayer/HiddenLayer_Top.sv" "" { Text "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/HiddenLayer/HiddenLayer_Top.sv" 14 -1 0 } } { "../HiddenLayer/HiddenLayer_Top.sv" "" { Text "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/HiddenLayer/HiddenLayer_Top.sv" 19 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WSTA_CLOCK_SOURCES_FEED_EACH_OTHER" "count1\[0\]\$latch count1\[0\]\$latch " "Warning: Clock target count1\[0\]\$latch of clock count1\[0\]\$latch is fed by another target of the same clock." {  } {  } 0 0 "Clock target %1!s! of clock %2!s! is fed by another target of the same clock." 0 0 "" 0 -1}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "Info: No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 0 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty " "Info: Deriving Clock Uncertainty" { { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{state.weightInitiallize\}\] -rise_to \[get_clocks \{Clock\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{state.weightInitiallize\}\] -rise_to \[get_clocks \{Clock\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{state.weightInitiallize\}\] -fall_to \[get_clocks \{Clock\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{state.weightInitiallize\}\] -fall_to \[get_clocks \{Clock\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{state.weightInitiallize\}\] -rise_to \[get_clocks \{Clock\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{state.weightInitiallize\}\] -rise_to \[get_clocks \{Clock\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{state.weightInitiallize\}\] -fall_to \[get_clocks \{Clock\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{state.weightInitiallize\}\] -fall_to \[get_clocks \{Clock\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{state.weightInitiallize\}\] -rise_to \[get_clocks \{Clock\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{state.weightInitiallize\}\] -rise_to \[get_clocks \{Clock\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{state.weightInitiallize\}\] -fall_to \[get_clocks \{Clock\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{state.weightInitiallize\}\] -fall_to \[get_clocks \{Clock\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{state.weightInitiallize\}\] -rise_to \[get_clocks \{Clock\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{state.weightInitiallize\}\] -rise_to \[get_clocks \{Clock\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{state.weightInitiallize\}\] -fall_to \[get_clocks \{Clock\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{state.weightInitiallize\}\] -fall_to \[get_clocks \{Clock\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{state.readWeight\}\] -rise_to \[get_clocks \{Clock\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{state.readWeight\}\] -rise_to \[get_clocks \{Clock\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{state.readWeight\}\] -fall_to \[get_clocks \{Clock\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{state.readWeight\}\] -fall_to \[get_clocks \{Clock\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{state.readWeight\}\] -rise_to \[get_clocks \{Clock\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{state.readWeight\}\] -rise_to \[get_clocks \{Clock\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{state.readWeight\}\] -fall_to \[get_clocks \{Clock\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{state.readWeight\}\] -fall_to \[get_clocks \{Clock\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{state.readWeight\}\] -rise_to \[get_clocks \{Clock\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{state.readWeight\}\] -rise_to \[get_clocks \{Clock\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{state.readWeight\}\] -fall_to \[get_clocks \{Clock\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{state.readWeight\}\] -fall_to \[get_clocks \{Clock\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{state.readWeight\}\] -rise_to \[get_clocks \{Clock\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{state.readWeight\}\] -rise_to \[get_clocks \{Clock\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{state.readWeight\}\] -fall_to \[get_clocks \{Clock\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{state.readWeight\}\] -fall_to \[get_clocks \{Clock\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{state.hiddenLayer\}\] -rise_to \[get_clocks \{Clock\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{state.hiddenLayer\}\] -rise_to \[get_clocks \{Clock\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{state.hiddenLayer\}\] -fall_to \[get_clocks \{Clock\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{state.hiddenLayer\}\] -fall_to \[get_clocks \{Clock\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{state.hiddenLayer\}\] -rise_to \[get_clocks \{Clock\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{state.hiddenLayer\}\] -rise_to \[get_clocks \{Clock\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{state.hiddenLayer\}\] -fall_to \[get_clocks \{Clock\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{state.hiddenLayer\}\] -fall_to \[get_clocks \{Clock\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{state.hiddenLayer\}\] -rise_to \[get_clocks \{Clock\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{state.hiddenLayer\}\] -rise_to \[get_clocks \{Clock\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{state.hiddenLayer\}\] -fall_to \[get_clocks \{Clock\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{state.hiddenLayer\}\] -fall_to \[get_clocks \{Clock\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{state.hiddenLayer\}\] -rise_to \[get_clocks \{Clock\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{state.hiddenLayer\}\] -rise_to \[get_clocks \{Clock\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{state.hiddenLayer\}\] -fall_to \[get_clocks \{Clock\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{state.hiddenLayer\}\] -fall_to \[get_clocks \{Clock\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{state.halt\}\] -rise_to \[get_clocks \{Clock\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{state.halt\}\] -rise_to \[get_clocks \{Clock\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{state.halt\}\] -fall_to \[get_clocks \{Clock\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{state.halt\}\] -fall_to \[get_clocks \{Clock\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{state.halt\}\] -rise_to \[get_clocks \{Clock\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{state.halt\}\] -rise_to \[get_clocks \{Clock\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{state.halt\}\] -fall_to \[get_clocks \{Clock\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{state.halt\}\] -fall_to \[get_clocks \{Clock\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{state.halt\}\] -rise_to \[get_clocks \{Clock\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{state.halt\}\] -rise_to \[get_clocks \{Clock\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{state.halt\}\] -fall_to \[get_clocks \{Clock\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{state.halt\}\] -fall_to \[get_clocks \{Clock\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{state.halt\}\] -rise_to \[get_clocks \{Clock\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{state.halt\}\] -rise_to \[get_clocks \{Clock\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{state.halt\}\] -fall_to \[get_clocks \{Clock\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{state.halt\}\] -fall_to \[get_clocks \{Clock\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{count1\[0\]\$latch\}\] -rise_to \[get_clocks \{Clock\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{count1\[0\]\$latch\}\] -rise_to \[get_clocks \{Clock\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{count1\[0\]\$latch\}\] -fall_to \[get_clocks \{Clock\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{count1\[0\]\$latch\}\] -fall_to \[get_clocks \{Clock\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{count1\[0\]\$latch\}\] -rise_to \[get_clocks \{Clock\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{count1\[0\]\$latch\}\] -rise_to \[get_clocks \{Clock\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{count1\[0\]\$latch\}\] -fall_to \[get_clocks \{Clock\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{count1\[0\]\$latch\}\] -fall_to \[get_clocks \{Clock\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{count1\[0\]\$latch\}\] -rise_to \[get_clocks \{Clock\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{count1\[0\]\$latch\}\] -rise_to \[get_clocks \{Clock\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{count1\[0\]\$latch\}\] -fall_to \[get_clocks \{Clock\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{count1\[0\]\$latch\}\] -fall_to \[get_clocks \{Clock\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{count1\[0\]\$latch\}\] -rise_to \[get_clocks \{Clock\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{count1\[0\]\$latch\}\] -rise_to \[get_clocks \{Clock\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{count1\[0\]\$latch\}\] -fall_to \[get_clocks \{Clock\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{count1\[0\]\$latch\}\] -fall_to \[get_clocks \{Clock\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{Clock\}\] -rise_to \[get_clocks \{state.weightInitiallize\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{Clock\}\] -rise_to \[get_clocks \{state.weightInitiallize\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{Clock\}\] -fall_to \[get_clocks \{state.weightInitiallize\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{Clock\}\] -fall_to \[get_clocks \{state.weightInitiallize\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{Clock\}\] -rise_to \[get_clocks \{state.weightInitiallize\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{Clock\}\] -rise_to \[get_clocks \{state.weightInitiallize\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{Clock\}\] -fall_to \[get_clocks \{state.weightInitiallize\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{Clock\}\] -fall_to \[get_clocks \{state.weightInitiallize\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{Clock\}\] -rise_to \[get_clocks \{state.weightInitiallize\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{Clock\}\] -rise_to \[get_clocks \{state.weightInitiallize\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{Clock\}\] -fall_to \[get_clocks \{state.weightInitiallize\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{Clock\}\] -fall_to \[get_clocks \{state.weightInitiallize\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{Clock\}\] -rise_to \[get_clocks \{state.weightInitiallize\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{Clock\}\] -rise_to \[get_clocks \{state.weightInitiallize\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{Clock\}\] -fall_to \[get_clocks \{state.weightInitiallize\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{Clock\}\] -fall_to \[get_clocks \{state.weightInitiallize\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{Clock\}\] -rise_to \[get_clocks \{state.hiddenLayer\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{Clock\}\] -rise_to \[get_clocks \{state.hiddenLayer\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{Clock\}\] -fall_to \[get_clocks \{state.hiddenLayer\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{Clock\}\] -fall_to \[get_clocks \{state.hiddenLayer\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{Clock\}\] -rise_to \[get_clocks \{state.hiddenLayer\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{Clock\}\] -rise_to \[get_clocks \{state.hiddenLayer\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{Clock\}\] -fall_to \[get_clocks \{state.hiddenLayer\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{Clock\}\] -fall_to \[get_clocks \{state.hiddenLayer\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{Clock\}\] -rise_to \[get_clocks \{state.hiddenLayer\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{Clock\}\] -rise_to \[get_clocks \{state.hiddenLayer\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{Clock\}\] -fall_to \[get_clocks \{state.hiddenLayer\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{Clock\}\] -fall_to \[get_clocks \{state.hiddenLayer\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{Clock\}\] -rise_to \[get_clocks \{state.hiddenLayer\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{Clock\}\] -rise_to \[get_clocks \{state.hiddenLayer\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{Clock\}\] -fall_to \[get_clocks \{state.hiddenLayer\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{Clock\}\] -fall_to \[get_clocks \{state.hiddenLayer\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{Clock\}\] -rise_to \[get_clocks \{Clear\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{Clock\}\] -rise_to \[get_clocks \{Clear\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{Clock\}\] -fall_to \[get_clocks \{Clear\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{Clock\}\] -fall_to \[get_clocks \{Clear\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{Clock\}\] -rise_to \[get_clocks \{Clear\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{Clock\}\] -rise_to \[get_clocks \{Clear\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{Clock\}\] -fall_to \[get_clocks \{Clear\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{Clock\}\] -fall_to \[get_clocks \{Clear\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{Clock\}\] -rise_to \[get_clocks \{Clear\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{Clock\}\] -rise_to \[get_clocks \{Clear\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{Clock\}\] -fall_to \[get_clocks \{Clear\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{Clock\}\] -fall_to \[get_clocks \{Clear\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{Clock\}\] -rise_to \[get_clocks \{Clear\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{Clock\}\] -rise_to \[get_clocks \{Clear\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{Clock\}\] -fall_to \[get_clocks \{Clear\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{Clock\}\] -fall_to \[get_clocks \{Clear\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{Clear\}\] -rise_to \[get_clocks \{Clock\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{Clear\}\] -rise_to \[get_clocks \{Clock\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{Clear\}\] -fall_to \[get_clocks \{Clock\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{Clear\}\] -fall_to \[get_clocks \{Clock\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{Clear\}\] -rise_to \[get_clocks \{Clock\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{Clear\}\] -rise_to \[get_clocks \{Clock\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{Clear\}\] -fall_to \[get_clocks \{Clock\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{Clear\}\] -fall_to \[get_clocks \{Clock\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{Clear\}\] -rise_to \[get_clocks \{Clock\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{Clear\}\] -rise_to \[get_clocks \{Clock\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{Clear\}\] -fall_to \[get_clocks \{Clock\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{Clear\}\] -fall_to \[get_clocks \{Clock\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{Clear\}\] -rise_to \[get_clocks \{Clock\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{Clear\}\] -rise_to \[get_clocks \{Clock\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{Clear\}\] -fall_to \[get_clocks \{Clock\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{Clear\}\] -fall_to \[get_clocks \{Clock\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Clock~input (placed in PIN J1 (CLK1, DIFFCLK_0n)) " "Info: Automatically promoted node Clock~input (placed in PIN J1 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "state.halt1 " "Info: Destination node state.halt1" {  } { { "DrowsinessDetector.sv" "" { Text "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/DrowsinessDetector.sv" 21 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { state.halt1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/" 0 { } { { 0 { 0 ""} 0 1589 4858 5830 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "DrowsinessDetector.sv" "" { Text "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/DrowsinessDetector.sv" 2 0 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clock~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/" 0 { } { { 0 { 0 ""} 0 3160 4858 5830 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "state.hiddenLayer  " "Info: Automatically promoted node state.hiddenLayer " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Selector34~0 " "Info: Destination node Selector34~0" {  } { { "DrowsinessDetector.sv" "" { Text "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/DrowsinessDetector.sv" 45 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { Selector34~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/" 0 { } { { 0 { 0 ""} 0 1929 4858 5830 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Selector36~0 " "Info: Destination node Selector36~0" {  } { { "DrowsinessDetector.sv" "" { Text "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/DrowsinessDetector.sv" 45 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { Selector36~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/" 0 { } { { 0 { 0 ""} 0 1934 4858 5830 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Add0~14 " "Info: Destination node Add0~14" {  } { { "DrowsinessDetector.sv" "" { Text "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/DrowsinessDetector.sv" 67 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { Add0~14 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/" 0 { } { { 0 { 0 ""} 0 1946 4858 5830 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Add3~2 " "Info: Destination node Add3~2" {  } { { "DrowsinessDetector.sv" "" { Text "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/DrowsinessDetector.sv" 95 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { Add3~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/" 0 { } { { 0 { 0 ""} 0 1965 4858 5830 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Selector38~0 " "Info: Destination node Selector38~0" {  } { { "DrowsinessDetector.sv" "" { Text "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/DrowsinessDetector.sv" 45 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { Selector38~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/" 0 { } { { 0 { 0 ""} 0 1966 4858 5830 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Add3~5 " "Info: Destination node Add3~5" {  } { { "DrowsinessDetector.sv" "" { Text "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/DrowsinessDetector.sv" 95 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { Add3~5 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/" 0 { } { { 0 { 0 ""} 0 1969 4858 5830 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Add3~8 " "Info: Destination node Add3~8" {  } { { "DrowsinessDetector.sv" "" { Text "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/DrowsinessDetector.sv" 95 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { Add3~8 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/" 0 { } { { 0 { 0 ""} 0 1972 4858 5830 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Add3~11 " "Info: Destination node Add3~11" {  } { { "DrowsinessDetector.sv" "" { Text "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/DrowsinessDetector.sv" 95 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { Add3~11 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/" 0 { } { { 0 { 0 ""} 0 1975 4858 5830 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Add3~14 " "Info: Destination node Add3~14" {  } { { "DrowsinessDetector.sv" "" { Text "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/DrowsinessDetector.sv" 95 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { Add3~14 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/" 0 { } { { 0 { 0 ""} 0 1978 4858 5830 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Add3~17 " "Info: Destination node Add3~17" {  } { { "DrowsinessDetector.sv" "" { Text "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/DrowsinessDetector.sv" 95 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { Add3~17 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/" 0 { } { { 0 { 0 ""} 0 1981 4858 5830 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Info: Non-global destination nodes limited to 10 nodes" {  } {  } 0 0 "Non-global destination nodes limited to %1!d! nodes" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "DrowsinessDetector.sv" "" { Text "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/DrowsinessDetector.sv" 21 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { state.hiddenLayer } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/" 0 { } { { 0 { 0 ""} 0 1623 4858 5830 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Clear  " "Info: Automatically promoted node Clear " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "HiddenLayer_top:getMul\|outVal\[0\]~head_lut " "Info: Destination node HiddenLayer_top:getMul\|outVal\[0\]~head_lut" {  } { { "../HiddenLayer/HiddenLayer_Top.sv" "" { Text "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/HiddenLayer/HiddenLayer_Top.sv" 19 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { HiddenLayer_top:getMul|outVal[0]~head_lut } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/" 0 { } { { 0 { 0 ""} 0 1894 4858 5830 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "HiddenLayer_top:getMul\|outVal\[1\]~head_lut " "Info: Destination node HiddenLayer_top:getMul\|outVal\[1\]~head_lut" {  } { { "../HiddenLayer/HiddenLayer_Top.sv" "" { Text "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/HiddenLayer/HiddenLayer_Top.sv" 19 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { HiddenLayer_top:getMul|outVal[1]~head_lut } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/" 0 { } { { 0 { 0 ""} 0 1897 4858 5830 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "HiddenLayer_top:getMul\|outVal\[2\]~head_lut " "Info: Destination node HiddenLayer_top:getMul\|outVal\[2\]~head_lut" {  } { { "../HiddenLayer/HiddenLayer_Top.sv" "" { Text "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/HiddenLayer/HiddenLayer_Top.sv" 19 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { HiddenLayer_top:getMul|outVal[2]~head_lut } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/" 0 { } { { 0 { 0 ""} 0 1900 4858 5830 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "HiddenLayer_top:getMul\|outVal\[3\]~head_lut " "Info: Destination node HiddenLayer_top:getMul\|outVal\[3\]~head_lut" {  } { { "../HiddenLayer/HiddenLayer_Top.sv" "" { Text "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/HiddenLayer/HiddenLayer_Top.sv" 19 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { HiddenLayer_top:getMul|outVal[3]~head_lut } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/" 0 { } { { 0 { 0 ""} 0 1903 4858 5830 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "HiddenLayer_top:getMul\|outVal\[4\]~head_lut " "Info: Destination node HiddenLayer_top:getMul\|outVal\[4\]~head_lut" {  } { { "../HiddenLayer/HiddenLayer_Top.sv" "" { Text "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/HiddenLayer/HiddenLayer_Top.sv" 19 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { HiddenLayer_top:getMul|outVal[4]~head_lut } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/" 0 { } { { 0 { 0 ""} 0 1906 4858 5830 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "HiddenLayer_top:getMul\|outVal\[5\]~head_lut " "Info: Destination node HiddenLayer_top:getMul\|outVal\[5\]~head_lut" {  } { { "../HiddenLayer/HiddenLayer_Top.sv" "" { Text "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/HiddenLayer/HiddenLayer_Top.sv" 19 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { HiddenLayer_top:getMul|outVal[5]~head_lut } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/" 0 { } { { 0 { 0 ""} 0 1909 4858 5830 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "HiddenLayer_top:getMul\|outVal\[6\]~head_lut " "Info: Destination node HiddenLayer_top:getMul\|outVal\[6\]~head_lut" {  } { { "../HiddenLayer/HiddenLayer_Top.sv" "" { Text "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/HiddenLayer/HiddenLayer_Top.sv" 19 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { HiddenLayer_top:getMul|outVal[6]~head_lut } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/" 0 { } { { 0 { 0 ""} 0 1912 4858 5830 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "HiddenLayer_top:getMul\|outVal\[7\]~head_lut " "Info: Destination node HiddenLayer_top:getMul\|outVal\[7\]~head_lut" {  } { { "../HiddenLayer/HiddenLayer_Top.sv" "" { Text "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/HiddenLayer/HiddenLayer_Top.sv" 19 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { HiddenLayer_top:getMul|outVal[7]~head_lut } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/" 0 { } { { 0 { 0 ""} 0 1915 4858 5830 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "HiddenLayer_top:getMul\|outVal\[8\]~head_lut " "Info: Destination node HiddenLayer_top:getMul\|outVal\[8\]~head_lut" {  } { { "../HiddenLayer/HiddenLayer_Top.sv" "" { Text "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/HiddenLayer/HiddenLayer_Top.sv" 19 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { HiddenLayer_top:getMul|outVal[8]~head_lut } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/" 0 { } { { 0 { 0 ""} 0 1918 4858 5830 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "HiddenLayer_top:getMul\|outVal\[9\]~head_lut " "Info: Destination node HiddenLayer_top:getMul\|outVal\[9\]~head_lut" {  } { { "../HiddenLayer/HiddenLayer_Top.sv" "" { Text "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/HiddenLayer/HiddenLayer_Top.sv" 19 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { HiddenLayer_top:getMul|outVal[9]~head_lut } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/" 0 { } { { 0 { 0 ""} 0 1921 4858 5830 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Info: Non-global destination nodes limited to 10 nodes" {  } {  } 0 0 "Non-global destination nodes limited to %1!d! nodes" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "DrowsinessDetector.sv" "" { Text "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/DrowsinessDetector.sv" 29 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clear } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/" 0 { } { { 0 { 0 ""} 0 1621 4858 5830 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "state.weightInitiallize  " "Info: Automatically promoted node state.weightInitiallize " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "WideOr1~0 " "Info: Destination node WideOr1~0" {  } { { "DrowsinessDetector.sv" "" { Text "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/DrowsinessDetector.sv" 45 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { WideOr1~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/" 0 { } { { 0 { 0 ""} 0 2417 4858 5830 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Selector25~0 " "Info: Destination node Selector25~0" {  } { { "DrowsinessDetector.sv" "" { Text "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/DrowsinessDetector.sv" 45 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { Selector25~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/" 0 { } { { 0 { 0 ""} 0 2923 4858 5830 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Selector26~1 " "Info: Destination node Selector26~1" {  } { { "DrowsinessDetector.sv" "" { Text "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/DrowsinessDetector.sv" 45 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { Selector26~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/" 0 { } { { 0 { 0 ""} 0 2926 4858 5830 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "on " "Info: Destination node on" {  } { { "DrowsinessDetector.sv" "" { Text "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/DrowsinessDetector.sv" 15 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { on } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/" 0 { } { { 0 { 0 ""} 0 1622 4858 5830 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "nextState.halt_815 " "Info: Destination node nextState.halt_815" {  } { { "DrowsinessDetector.sv" "" { Text "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/DrowsinessDetector.sv" 44 0 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { nextState.halt_815 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/" 0 { } { { 0 { 0 ""} 0 1617 4858 5830 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "DrowsinessDetector.sv" "" { Text "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/DrowsinessDetector.sv" 21 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { state.weightInitiallize } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/" 0 { } { { 0 { 0 ""} 0 1587 4858 5830 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "WideOr1~0  " "Info: Automatically promoted node WideOr1~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "DrowsinessDetector.sv" "" { Text "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/DrowsinessDetector.sv" 45 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { WideOr1~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/" 0 { } { { 0 { 0 ""} 0 2417 4858 5830 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Selector25~0  " "Info: Automatically promoted node Selector25~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "DrowsinessDetector.sv" "" { Text "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/DrowsinessDetector.sv" 45 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { Selector25~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/" 0 { } { { 0 { 0 ""} 0 2923 4858 5830 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Selector26~1  " "Info: Automatically promoted node Selector26~1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "DrowsinessDetector.sv" "" { Text "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/DrowsinessDetector.sv" 45 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { Selector26~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/" 0 { } { { 0 { 0 ""} 0 2926 4858 5830 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Rst~input (placed in PIN AH14 (CLK14, DIFFCLK_6n)) " "Info: Automatically promoted node Rst~input (placed in PIN AH14 (CLK14, DIFFCLK_6n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G19 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G19" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "WeightRAM:ram\|Q\[0\]~0 " "Info: Destination node WeightRAM:ram\|Q\[0\]~0" {  } { { "../WeightInitiallize/WeightRAM.sv" "" { Text "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/WeightInitiallize/WeightRAM.sv" 19 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { WeightRAM:ram|Q[0]~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/" 0 { } { { 0 { 0 ""} 0 2038 4858 5830 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "DrowsinessDetector.sv" "" { Text "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/DrowsinessDetector.sv" 2 0 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { Rst~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/" 0 { } { { 0 { 0 ""} 0 3161 4858 5830 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "151 unused 2.5V 101 50 0 " "Info: Number of I/O pins in group: 151 (unused VREF, 2.5V VCCIO, 101 input, 50 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "Info: I/O standards used: 2.5 V." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 5 51 " "Info: I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 5 total pin(s) used --  51 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 63 " "Info: I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  63 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 1 72 " "Info: I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  72 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 71 " "Info: I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  71 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 65 " "Info: I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  65 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 57 " "Info: I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  57 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 72 " "Info: I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  72 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 71 " "Info: I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  71 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN" "" "Warning: Ignored I/O standard assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "AUD_ADCDAT " "Warning: Ignored I/O standard assignment to node \"AUD_ADCDAT\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "AUD_ADCDAT" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "AUD_ADCLRCK " "Warning: Ignored I/O standard assignment to node \"AUD_ADCLRCK\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "AUD_ADCLRCK" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "AUD_BCLK " "Warning: Ignored I/O standard assignment to node \"AUD_BCLK\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "AUD_BCLK" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "AUD_DACDAT " "Warning: Ignored I/O standard assignment to node \"AUD_DACDAT\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "AUD_DACDAT" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "AUD_DACLRCK " "Warning: Ignored I/O standard assignment to node \"AUD_DACLRCK\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "AUD_DACLRCK" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "AUD_XCK " "Warning: Ignored I/O standard assignment to node \"AUD_XCK\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "AUD_XCK" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "CLOCK2_50 " "Warning: Ignored I/O standard assignment to node \"CLOCK2_50\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLOCK2_50" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "CLOCK3_50 " "Warning: Ignored I/O standard assignment to node \"CLOCK3_50\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLOCK3_50" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "CLOCK_50 " "Warning: Ignored I/O standard assignment to node \"CLOCK_50\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLOCK_50" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "DRAM_ADDR\[0\] " "Warning: Ignored I/O standard assignment to node \"DRAM_ADDR\[0\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[0\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "DRAM_ADDR\[10\] " "Warning: Ignored I/O standard assignment to node \"DRAM_ADDR\[10\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[10\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "DRAM_ADDR\[11\] " "Warning: Ignored I/O standard assignment to node \"DRAM_ADDR\[11\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[11\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "DRAM_ADDR\[12\] " "Warning: Ignored I/O standard assignment to node \"DRAM_ADDR\[12\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[12\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "DRAM_ADDR\[1\] " "Warning: Ignored I/O standard assignment to node \"DRAM_ADDR\[1\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[1\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "DRAM_ADDR\[2\] " "Warning: Ignored I/O standard assignment to node \"DRAM_ADDR\[2\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[2\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "DRAM_ADDR\[3\] " "Warning: Ignored I/O standard assignment to node \"DRAM_ADDR\[3\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[3\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "DRAM_ADDR\[4\] " "Warning: Ignored I/O standard assignment to node \"DRAM_ADDR\[4\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[4\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "DRAM_ADDR\[5\] " "Warning: Ignored I/O standard assignment to node \"DRAM_ADDR\[5\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[5\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "DRAM_ADDR\[6\] " "Warning: Ignored I/O standard assignment to node \"DRAM_ADDR\[6\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[6\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "DRAM_ADDR\[7\] " "Warning: Ignored I/O standard assignment to node \"DRAM_ADDR\[7\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[7\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "DRAM_ADDR\[8\] " "Warning: Ignored I/O standard assignment to node \"DRAM_ADDR\[8\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[8\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "DRAM_ADDR\[9\] " "Warning: Ignored I/O standard assignment to node \"DRAM_ADDR\[9\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[9\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "DRAM_BA\[0\] " "Warning: Ignored I/O standard assignment to node \"DRAM_BA\[0\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_BA\[0\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "DRAM_BA\[1\] " "Warning: Ignored I/O standard assignment to node \"DRAM_BA\[1\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_BA\[1\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "DRAM_CAS_N " "Warning: Ignored I/O standard assignment to node \"DRAM_CAS_N\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_CAS_N" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "DRAM_CKE " "Warning: Ignored I/O standard assignment to node \"DRAM_CKE\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_CKE" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "DRAM_CLK " "Warning: Ignored I/O standard assignment to node \"DRAM_CLK\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_CLK" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "DRAM_CS_N " "Warning: Ignored I/O standard assignment to node \"DRAM_CS_N\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_CS_N" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "DRAM_DQM\[0\] " "Warning: Ignored I/O standard assignment to node \"DRAM_DQM\[0\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQM\[0\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "DRAM_DQM\[1\] " "Warning: Ignored I/O standard assignment to node \"DRAM_DQM\[1\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQM\[1\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "DRAM_DQM\[2\] " "Warning: Ignored I/O standard assignment to node \"DRAM_DQM\[2\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQM\[2\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "DRAM_DQM\[3\] " "Warning: Ignored I/O standard assignment to node \"DRAM_DQM\[3\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQM\[3\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "DRAM_DQ\[0\] " "Warning: Ignored I/O standard assignment to node \"DRAM_DQ\[0\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[0\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "DRAM_DQ\[10\] " "Warning: Ignored I/O standard assignment to node \"DRAM_DQ\[10\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[10\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "DRAM_DQ\[11\] " "Warning: Ignored I/O standard assignment to node \"DRAM_DQ\[11\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[11\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "DRAM_DQ\[12\] " "Warning: Ignored I/O standard assignment to node \"DRAM_DQ\[12\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[12\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "DRAM_DQ\[13\] " "Warning: Ignored I/O standard assignment to node \"DRAM_DQ\[13\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[13\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "DRAM_DQ\[14\] " "Warning: Ignored I/O standard assignment to node \"DRAM_DQ\[14\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[14\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "DRAM_DQ\[15\] " "Warning: Ignored I/O standard assignment to node \"DRAM_DQ\[15\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[15\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "DRAM_DQ\[16\] " "Warning: Ignored I/O standard assignment to node \"DRAM_DQ\[16\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[16\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "DRAM_DQ\[17\] " "Warning: Ignored I/O standard assignment to node \"DRAM_DQ\[17\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[17\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "DRAM_DQ\[18\] " "Warning: Ignored I/O standard assignment to node \"DRAM_DQ\[18\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[18\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "DRAM_DQ\[19\] " "Warning: Ignored I/O standard assignment to node \"DRAM_DQ\[19\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[19\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "DRAM_DQ\[1\] " "Warning: Ignored I/O standard assignment to node \"DRAM_DQ\[1\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[1\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "DRAM_DQ\[20\] " "Warning: Ignored I/O standard assignment to node \"DRAM_DQ\[20\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[20\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "DRAM_DQ\[21\] " "Warning: Ignored I/O standard assignment to node \"DRAM_DQ\[21\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[21\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "DRAM_DQ\[22\] " "Warning: Ignored I/O standard assignment to node \"DRAM_DQ\[22\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[22\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "DRAM_DQ\[23\] " "Warning: Ignored I/O standard assignment to node \"DRAM_DQ\[23\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[23\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "DRAM_DQ\[24\] " "Warning: Ignored I/O standard assignment to node \"DRAM_DQ\[24\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[24\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "DRAM_DQ\[25\] " "Warning: Ignored I/O standard assignment to node \"DRAM_DQ\[25\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[25\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "DRAM_DQ\[26\] " "Warning: Ignored I/O standard assignment to node \"DRAM_DQ\[26\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[26\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "DRAM_DQ\[27\] " "Warning: Ignored I/O standard assignment to node \"DRAM_DQ\[27\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[27\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "DRAM_DQ\[28\] " "Warning: Ignored I/O standard assignment to node \"DRAM_DQ\[28\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[28\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "DRAM_DQ\[29\] " "Warning: Ignored I/O standard assignment to node \"DRAM_DQ\[29\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[29\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "DRAM_DQ\[2\] " "Warning: Ignored I/O standard assignment to node \"DRAM_DQ\[2\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[2\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "DRAM_DQ\[30\] " "Warning: Ignored I/O standard assignment to node \"DRAM_DQ\[30\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[30\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "DRAM_DQ\[31\] " "Warning: Ignored I/O standard assignment to node \"DRAM_DQ\[31\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[31\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "DRAM_DQ\[3\] " "Warning: Ignored I/O standard assignment to node \"DRAM_DQ\[3\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[3\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "DRAM_DQ\[4\] " "Warning: Ignored I/O standard assignment to node \"DRAM_DQ\[4\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[4\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "DRAM_DQ\[5\] " "Warning: Ignored I/O standard assignment to node \"DRAM_DQ\[5\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[5\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "DRAM_DQ\[6\] " "Warning: Ignored I/O standard assignment to node \"DRAM_DQ\[6\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[6\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "DRAM_DQ\[7\] " "Warning: Ignored I/O standard assignment to node \"DRAM_DQ\[7\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[7\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "DRAM_DQ\[8\] " "Warning: Ignored I/O standard assignment to node \"DRAM_DQ\[8\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[8\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "DRAM_DQ\[9\] " "Warning: Ignored I/O standard assignment to node \"DRAM_DQ\[9\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[9\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "DRAM_RAS_N " "Warning: Ignored I/O standard assignment to node \"DRAM_RAS_N\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_RAS_N" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "DRAM_WE_N " "Warning: Ignored I/O standard assignment to node \"DRAM_WE_N\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_WE_N" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "EEP_I2C_SCLK " "Warning: Ignored I/O standard assignment to node \"EEP_I2C_SCLK\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "EEP_I2C_SCLK" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "EEP_I2C_SDAT " "Warning: Ignored I/O standard assignment to node \"EEP_I2C_SDAT\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "EEP_I2C_SDAT" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "ENET0_GTX_CLK " "Warning: Ignored I/O standard assignment to node \"ENET0_GTX_CLK\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET0_GTX_CLK" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "ENET0_INT_N " "Warning: Ignored I/O standard assignment to node \"ENET0_INT_N\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET0_INT_N" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "ENET0_LINK100 " "Warning: Ignored I/O standard assignment to node \"ENET0_LINK100\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET0_LINK100" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "ENET0_MDC " "Warning: Ignored I/O standard assignment to node \"ENET0_MDC\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET0_MDC" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "ENET0_MDIO " "Warning: Ignored I/O standard assignment to node \"ENET0_MDIO\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET0_MDIO" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "ENET0_RST_N " "Warning: Ignored I/O standard assignment to node \"ENET0_RST_N\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET0_RST_N" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "ENET0_RX_CLK " "Warning: Ignored I/O standard assignment to node \"ENET0_RX_CLK\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET0_RX_CLK" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "ENET0_RX_COL " "Warning: Ignored I/O standard assignment to node \"ENET0_RX_COL\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET0_RX_COL" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "ENET0_RX_CRS " "Warning: Ignored I/O standard assignment to node \"ENET0_RX_CRS\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET0_RX_CRS" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "ENET0_RX_DATA\[0\] " "Warning: Ignored I/O standard assignment to node \"ENET0_RX_DATA\[0\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET0_RX_DATA\[0\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "ENET0_RX_DATA\[1\] " "Warning: Ignored I/O standard assignment to node \"ENET0_RX_DATA\[1\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET0_RX_DATA\[1\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "ENET0_RX_DATA\[2\] " "Warning: Ignored I/O standard assignment to node \"ENET0_RX_DATA\[2\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET0_RX_DATA\[2\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "ENET0_RX_DATA\[3\] " "Warning: Ignored I/O standard assignment to node \"ENET0_RX_DATA\[3\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET0_RX_DATA\[3\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "ENET0_RX_DV " "Warning: Ignored I/O standard assignment to node \"ENET0_RX_DV\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET0_RX_DV" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "ENET0_RX_ER " "Warning: Ignored I/O standard assignment to node \"ENET0_RX_ER\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET0_RX_ER" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "ENET0_TX_CLK " "Warning: Ignored I/O standard assignment to node \"ENET0_TX_CLK\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET0_TX_CLK" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "ENET0_TX_DATA\[0\] " "Warning: Ignored I/O standard assignment to node \"ENET0_TX_DATA\[0\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET0_TX_DATA\[0\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "ENET0_TX_DATA\[1\] " "Warning: Ignored I/O standard assignment to node \"ENET0_TX_DATA\[1\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET0_TX_DATA\[1\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "ENET0_TX_DATA\[2\] " "Warning: Ignored I/O standard assignment to node \"ENET0_TX_DATA\[2\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET0_TX_DATA\[2\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "ENET0_TX_DATA\[3\] " "Warning: Ignored I/O standard assignment to node \"ENET0_TX_DATA\[3\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET0_TX_DATA\[3\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "ENET0_TX_EN " "Warning: Ignored I/O standard assignment to node \"ENET0_TX_EN\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET0_TX_EN" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "ENET0_TX_ER " "Warning: Ignored I/O standard assignment to node \"ENET0_TX_ER\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET0_TX_ER" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "ENET1_GTX_CLK " "Warning: Ignored I/O standard assignment to node \"ENET1_GTX_CLK\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET1_GTX_CLK" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "ENET1_INT_N " "Warning: Ignored I/O standard assignment to node \"ENET1_INT_N\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET1_INT_N" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "ENET1_LINK100 " "Warning: Ignored I/O standard assignment to node \"ENET1_LINK100\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET1_LINK100" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "ENET1_MDC " "Warning: Ignored I/O standard assignment to node \"ENET1_MDC\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET1_MDC" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "ENET1_MDIO " "Warning: Ignored I/O standard assignment to node \"ENET1_MDIO\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET1_MDIO" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "ENET1_RST_N " "Warning: Ignored I/O standard assignment to node \"ENET1_RST_N\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET1_RST_N" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "ENET1_RX_CLK " "Warning: Ignored I/O standard assignment to node \"ENET1_RX_CLK\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET1_RX_CLK" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "ENET1_RX_COL " "Warning: Ignored I/O standard assignment to node \"ENET1_RX_COL\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET1_RX_COL" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "ENET1_RX_CRS " "Warning: Ignored I/O standard assignment to node \"ENET1_RX_CRS\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET1_RX_CRS" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "ENET1_RX_DATA\[0\] " "Warning: Ignored I/O standard assignment to node \"ENET1_RX_DATA\[0\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET1_RX_DATA\[0\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "ENET1_RX_DATA\[1\] " "Warning: Ignored I/O standard assignment to node \"ENET1_RX_DATA\[1\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET1_RX_DATA\[1\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "ENET1_RX_DATA\[2\] " "Warning: Ignored I/O standard assignment to node \"ENET1_RX_DATA\[2\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET1_RX_DATA\[2\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "ENET1_RX_DATA\[3\] " "Warning: Ignored I/O standard assignment to node \"ENET1_RX_DATA\[3\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET1_RX_DATA\[3\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "ENET1_RX_DV " "Warning: Ignored I/O standard assignment to node \"ENET1_RX_DV\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET1_RX_DV" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "ENET1_RX_ER " "Warning: Ignored I/O standard assignment to node \"ENET1_RX_ER\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET1_RX_ER" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "ENET1_TX_CLK " "Warning: Ignored I/O standard assignment to node \"ENET1_TX_CLK\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET1_TX_CLK" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "ENET1_TX_DATA\[0\] " "Warning: Ignored I/O standard assignment to node \"ENET1_TX_DATA\[0\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET1_TX_DATA\[0\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "ENET1_TX_DATA\[1\] " "Warning: Ignored I/O standard assignment to node \"ENET1_TX_DATA\[1\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET1_TX_DATA\[1\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "ENET1_TX_DATA\[2\] " "Warning: Ignored I/O standard assignment to node \"ENET1_TX_DATA\[2\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET1_TX_DATA\[2\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "ENET1_TX_DATA\[3\] " "Warning: Ignored I/O standard assignment to node \"ENET1_TX_DATA\[3\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET1_TX_DATA\[3\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "ENET1_TX_EN " "Warning: Ignored I/O standard assignment to node \"ENET1_TX_EN\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET1_TX_EN" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "ENET1_TX_ER " "Warning: Ignored I/O standard assignment to node \"ENET1_TX_ER\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET1_TX_ER" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "ENETCLK_25 " "Warning: Ignored I/O standard assignment to node \"ENETCLK_25\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENETCLK_25" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "EX_IO\[0\] " "Warning: Ignored I/O standard assignment to node \"EX_IO\[0\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "EX_IO\[0\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "EX_IO\[1\] " "Warning: Ignored I/O standard assignment to node \"EX_IO\[1\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "EX_IO\[1\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "EX_IO\[2\] " "Warning: Ignored I/O standard assignment to node \"EX_IO\[2\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "EX_IO\[2\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "EX_IO\[3\] " "Warning: Ignored I/O standard assignment to node \"EX_IO\[3\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "EX_IO\[3\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "EX_IO\[4\] " "Warning: Ignored I/O standard assignment to node \"EX_IO\[4\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "EX_IO\[4\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "EX_IO\[5\] " "Warning: Ignored I/O standard assignment to node \"EX_IO\[5\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "EX_IO\[5\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "EX_IO\[6\] " "Warning: Ignored I/O standard assignment to node \"EX_IO\[6\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "EX_IO\[6\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "FL_ADDR\[0\] " "Warning: Ignored I/O standard assignment to node \"FL_ADDR\[0\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[0\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "FL_ADDR\[10\] " "Warning: Ignored I/O standard assignment to node \"FL_ADDR\[10\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[10\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "FL_ADDR\[11\] " "Warning: Ignored I/O standard assignment to node \"FL_ADDR\[11\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[11\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "FL_ADDR\[12\] " "Warning: Ignored I/O standard assignment to node \"FL_ADDR\[12\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[12\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "FL_ADDR\[13\] " "Warning: Ignored I/O standard assignment to node \"FL_ADDR\[13\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[13\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "FL_ADDR\[14\] " "Warning: Ignored I/O standard assignment to node \"FL_ADDR\[14\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[14\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "FL_ADDR\[15\] " "Warning: Ignored I/O standard assignment to node \"FL_ADDR\[15\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[15\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "FL_ADDR\[16\] " "Warning: Ignored I/O standard assignment to node \"FL_ADDR\[16\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[16\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "FL_ADDR\[17\] " "Warning: Ignored I/O standard assignment to node \"FL_ADDR\[17\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[17\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "FL_ADDR\[18\] " "Warning: Ignored I/O standard assignment to node \"FL_ADDR\[18\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[18\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "FL_ADDR\[19\] " "Warning: Ignored I/O standard assignment to node \"FL_ADDR\[19\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[19\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "FL_ADDR\[1\] " "Warning: Ignored I/O standard assignment to node \"FL_ADDR\[1\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[1\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "FL_ADDR\[20\] " "Warning: Ignored I/O standard assignment to node \"FL_ADDR\[20\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[20\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "FL_ADDR\[21\] " "Warning: Ignored I/O standard assignment to node \"FL_ADDR\[21\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[21\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "FL_ADDR\[22\] " "Warning: Ignored I/O standard assignment to node \"FL_ADDR\[22\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[22\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "FL_ADDR\[2\] " "Warning: Ignored I/O standard assignment to node \"FL_ADDR\[2\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[2\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "FL_ADDR\[3\] " "Warning: Ignored I/O standard assignment to node \"FL_ADDR\[3\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[3\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "FL_ADDR\[4\] " "Warning: Ignored I/O standard assignment to node \"FL_ADDR\[4\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[4\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "FL_ADDR\[5\] " "Warning: Ignored I/O standard assignment to node \"FL_ADDR\[5\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[5\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "FL_ADDR\[6\] " "Warning: Ignored I/O standard assignment to node \"FL_ADDR\[6\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[6\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "FL_ADDR\[7\] " "Warning: Ignored I/O standard assignment to node \"FL_ADDR\[7\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[7\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "FL_ADDR\[8\] " "Warning: Ignored I/O standard assignment to node \"FL_ADDR\[8\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[8\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "FL_ADDR\[9\] " "Warning: Ignored I/O standard assignment to node \"FL_ADDR\[9\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[9\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "FL_CE_N " "Warning: Ignored I/O standard assignment to node \"FL_CE_N\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_CE_N" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "FL_DQ\[0\] " "Warning: Ignored I/O standard assignment to node \"FL_DQ\[0\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_DQ\[0\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "FL_DQ\[1\] " "Warning: Ignored I/O standard assignment to node \"FL_DQ\[1\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_DQ\[1\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "FL_DQ\[2\] " "Warning: Ignored I/O standard assignment to node \"FL_DQ\[2\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_DQ\[2\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "FL_DQ\[3\] " "Warning: Ignored I/O standard assignment to node \"FL_DQ\[3\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_DQ\[3\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "FL_DQ\[4\] " "Warning: Ignored I/O standard assignment to node \"FL_DQ\[4\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_DQ\[4\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "FL_DQ\[5\] " "Warning: Ignored I/O standard assignment to node \"FL_DQ\[5\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_DQ\[5\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "FL_DQ\[6\] " "Warning: Ignored I/O standard assignment to node \"FL_DQ\[6\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_DQ\[6\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "FL_DQ\[7\] " "Warning: Ignored I/O standard assignment to node \"FL_DQ\[7\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_DQ\[7\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "FL_OE_N " "Warning: Ignored I/O standard assignment to node \"FL_OE_N\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_OE_N" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "FL_RST_N " "Warning: Ignored I/O standard assignment to node \"FL_RST_N\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_RST_N" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "FL_RY " "Warning: Ignored I/O standard assignment to node \"FL_RY\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_RY" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "FL_WE_N " "Warning: Ignored I/O standard assignment to node \"FL_WE_N\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_WE_N" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "FL_WP_N " "Warning: Ignored I/O standard assignment to node \"FL_WP_N\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_WP_N" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO\[0\] " "Warning: Ignored I/O standard assignment to node \"GPIO\[0\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO\[0\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO\[10\] " "Warning: Ignored I/O standard assignment to node \"GPIO\[10\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO\[10\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO\[11\] " "Warning: Ignored I/O standard assignment to node \"GPIO\[11\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO\[11\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO\[12\] " "Warning: Ignored I/O standard assignment to node \"GPIO\[12\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO\[12\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO\[13\] " "Warning: Ignored I/O standard assignment to node \"GPIO\[13\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO\[13\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO\[14\] " "Warning: Ignored I/O standard assignment to node \"GPIO\[14\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO\[14\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO\[15\] " "Warning: Ignored I/O standard assignment to node \"GPIO\[15\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO\[15\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO\[16\] " "Warning: Ignored I/O standard assignment to node \"GPIO\[16\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO\[16\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO\[17\] " "Warning: Ignored I/O standard assignment to node \"GPIO\[17\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO\[17\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO\[18\] " "Warning: Ignored I/O standard assignment to node \"GPIO\[18\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO\[18\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO\[19\] " "Warning: Ignored I/O standard assignment to node \"GPIO\[19\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO\[19\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO\[1\] " "Warning: Ignored I/O standard assignment to node \"GPIO\[1\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO\[1\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO\[20\] " "Warning: Ignored I/O standard assignment to node \"GPIO\[20\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO\[20\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO\[21\] " "Warning: Ignored I/O standard assignment to node \"GPIO\[21\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO\[21\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO\[22\] " "Warning: Ignored I/O standard assignment to node \"GPIO\[22\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO\[22\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO\[23\] " "Warning: Ignored I/O standard assignment to node \"GPIO\[23\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO\[23\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO\[24\] " "Warning: Ignored I/O standard assignment to node \"GPIO\[24\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO\[24\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO\[25\] " "Warning: Ignored I/O standard assignment to node \"GPIO\[25\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO\[25\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO\[26\] " "Warning: Ignored I/O standard assignment to node \"GPIO\[26\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO\[26\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO\[27\] " "Warning: Ignored I/O standard assignment to node \"GPIO\[27\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO\[27\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO\[28\] " "Warning: Ignored I/O standard assignment to node \"GPIO\[28\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO\[28\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO\[29\] " "Warning: Ignored I/O standard assignment to node \"GPIO\[29\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO\[29\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO\[2\] " "Warning: Ignored I/O standard assignment to node \"GPIO\[2\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO\[2\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO\[30\] " "Warning: Ignored I/O standard assignment to node \"GPIO\[30\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO\[30\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO\[31\] " "Warning: Ignored I/O standard assignment to node \"GPIO\[31\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO\[31\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO\[32\] " "Warning: Ignored I/O standard assignment to node \"GPIO\[32\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO\[32\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO\[33\] " "Warning: Ignored I/O standard assignment to node \"GPIO\[33\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO\[33\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO\[34\] " "Warning: Ignored I/O standard assignment to node \"GPIO\[34\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO\[34\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO\[35\] " "Warning: Ignored I/O standard assignment to node \"GPIO\[35\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO\[35\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO\[3\] " "Warning: Ignored I/O standard assignment to node \"GPIO\[3\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO\[3\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO\[4\] " "Warning: Ignored I/O standard assignment to node \"GPIO\[4\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO\[4\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO\[5\] " "Warning: Ignored I/O standard assignment to node \"GPIO\[5\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO\[5\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO\[6\] " "Warning: Ignored I/O standard assignment to node \"GPIO\[6\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO\[6\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO\[7\] " "Warning: Ignored I/O standard assignment to node \"GPIO\[7\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO\[7\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO\[8\] " "Warning: Ignored I/O standard assignment to node \"GPIO\[8\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO\[8\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO\[9\] " "Warning: Ignored I/O standard assignment to node \"GPIO\[9\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO\[9\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HEX0\[0\] " "Warning: Ignored I/O standard assignment to node \"HEX0\[0\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX0\[0\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HEX0\[1\] " "Warning: Ignored I/O standard assignment to node \"HEX0\[1\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX0\[1\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HEX0\[2\] " "Warning: Ignored I/O standard assignment to node \"HEX0\[2\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX0\[2\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HEX0\[3\] " "Warning: Ignored I/O standard assignment to node \"HEX0\[3\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX0\[3\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HEX0\[4\] " "Warning: Ignored I/O standard assignment to node \"HEX0\[4\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX0\[4\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HEX0\[5\] " "Warning: Ignored I/O standard assignment to node \"HEX0\[5\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX0\[5\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HEX0\[6\] " "Warning: Ignored I/O standard assignment to node \"HEX0\[6\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX0\[6\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HEX1\[0\] " "Warning: Ignored I/O standard assignment to node \"HEX1\[0\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX1\[0\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HEX1\[1\] " "Warning: Ignored I/O standard assignment to node \"HEX1\[1\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX1\[1\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HEX1\[2\] " "Warning: Ignored I/O standard assignment to node \"HEX1\[2\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX1\[2\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HEX1\[3\] " "Warning: Ignored I/O standard assignment to node \"HEX1\[3\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX1\[3\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HEX1\[4\] " "Warning: Ignored I/O standard assignment to node \"HEX1\[4\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX1\[4\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HEX1\[5\] " "Warning: Ignored I/O standard assignment to node \"HEX1\[5\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX1\[5\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HEX1\[6\] " "Warning: Ignored I/O standard assignment to node \"HEX1\[6\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX1\[6\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HEX2\[0\] " "Warning: Ignored I/O standard assignment to node \"HEX2\[0\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX2\[0\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HEX2\[1\] " "Warning: Ignored I/O standard assignment to node \"HEX2\[1\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX2\[1\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HEX2\[2\] " "Warning: Ignored I/O standard assignment to node \"HEX2\[2\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX2\[2\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HEX2\[3\] " "Warning: Ignored I/O standard assignment to node \"HEX2\[3\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX2\[3\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HEX2\[4\] " "Warning: Ignored I/O standard assignment to node \"HEX2\[4\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX2\[4\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HEX2\[5\] " "Warning: Ignored I/O standard assignment to node \"HEX2\[5\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX2\[5\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HEX2\[6\] " "Warning: Ignored I/O standard assignment to node \"HEX2\[6\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX2\[6\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HEX3\[0\] " "Warning: Ignored I/O standard assignment to node \"HEX3\[0\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX3\[0\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HEX3\[1\] " "Warning: Ignored I/O standard assignment to node \"HEX3\[1\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX3\[1\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HEX3\[2\] " "Warning: Ignored I/O standard assignment to node \"HEX3\[2\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX3\[2\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HEX3\[3\] " "Warning: Ignored I/O standard assignment to node \"HEX3\[3\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX3\[3\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HEX3\[4\] " "Warning: Ignored I/O standard assignment to node \"HEX3\[4\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX3\[4\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HEX3\[5\] " "Warning: Ignored I/O standard assignment to node \"HEX3\[5\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX3\[5\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HEX3\[6\] " "Warning: Ignored I/O standard assignment to node \"HEX3\[6\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX3\[6\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HEX4\[0\] " "Warning: Ignored I/O standard assignment to node \"HEX4\[0\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX4\[0\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HEX4\[1\] " "Warning: Ignored I/O standard assignment to node \"HEX4\[1\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX4\[1\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HEX4\[2\] " "Warning: Ignored I/O standard assignment to node \"HEX4\[2\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX4\[2\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HEX4\[3\] " "Warning: Ignored I/O standard assignment to node \"HEX4\[3\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX4\[3\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HEX4\[4\] " "Warning: Ignored I/O standard assignment to node \"HEX4\[4\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX4\[4\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HEX4\[5\] " "Warning: Ignored I/O standard assignment to node \"HEX4\[5\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX4\[5\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HEX4\[6\] " "Warning: Ignored I/O standard assignment to node \"HEX4\[6\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX4\[6\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HEX5\[0\] " "Warning: Ignored I/O standard assignment to node \"HEX5\[0\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX5\[0\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HEX5\[1\] " "Warning: Ignored I/O standard assignment to node \"HEX5\[1\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX5\[1\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HEX5\[2\] " "Warning: Ignored I/O standard assignment to node \"HEX5\[2\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX5\[2\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HEX5\[3\] " "Warning: Ignored I/O standard assignment to node \"HEX5\[3\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX5\[3\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HEX5\[4\] " "Warning: Ignored I/O standard assignment to node \"HEX5\[4\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX5\[4\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HEX5\[5\] " "Warning: Ignored I/O standard assignment to node \"HEX5\[5\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX5\[5\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HEX5\[6\] " "Warning: Ignored I/O standard assignment to node \"HEX5\[6\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX5\[6\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HEX6\[0\] " "Warning: Ignored I/O standard assignment to node \"HEX6\[0\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX6\[0\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HEX6\[1\] " "Warning: Ignored I/O standard assignment to node \"HEX6\[1\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX6\[1\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HEX6\[2\] " "Warning: Ignored I/O standard assignment to node \"HEX6\[2\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX6\[2\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HEX6\[3\] " "Warning: Ignored I/O standard assignment to node \"HEX6\[3\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX6\[3\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HEX6\[4\] " "Warning: Ignored I/O standard assignment to node \"HEX6\[4\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX6\[4\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HEX6\[5\] " "Warning: Ignored I/O standard assignment to node \"HEX6\[5\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX6\[5\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HEX6\[6\] " "Warning: Ignored I/O standard assignment to node \"HEX6\[6\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX6\[6\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HEX7\[0\] " "Warning: Ignored I/O standard assignment to node \"HEX7\[0\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX7\[0\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HEX7\[1\] " "Warning: Ignored I/O standard assignment to node \"HEX7\[1\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX7\[1\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HEX7\[2\] " "Warning: Ignored I/O standard assignment to node \"HEX7\[2\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX7\[2\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HEX7\[3\] " "Warning: Ignored I/O standard assignment to node \"HEX7\[3\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX7\[3\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HEX7\[4\] " "Warning: Ignored I/O standard assignment to node \"HEX7\[4\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX7\[4\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HEX7\[5\] " "Warning: Ignored I/O standard assignment to node \"HEX7\[5\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX7\[5\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HEX7\[6\] " "Warning: Ignored I/O standard assignment to node \"HEX7\[6\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX7\[6\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_CLKIN0 " "Warning: Ignored I/O standard assignment to node \"HSMC_CLKIN0\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_CLKIN0" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_CLKIN_N1 " "Warning: Ignored I/O standard assignment to node \"HSMC_CLKIN_N1\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_CLKIN_N1" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_CLKIN_N2 " "Warning: Ignored I/O standard assignment to node \"HSMC_CLKIN_N2\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_CLKIN_N2" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_CLKIN_P1 " "Warning: Ignored I/O standard assignment to node \"HSMC_CLKIN_P1\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_CLKIN_P1" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_CLKIN_P2 " "Warning: Ignored I/O standard assignment to node \"HSMC_CLKIN_P2\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_CLKIN_P2" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_CLKOUT0 " "Warning: Ignored I/O standard assignment to node \"HSMC_CLKOUT0\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_CLKOUT0" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_CLKOUT_N1 " "Warning: Ignored I/O standard assignment to node \"HSMC_CLKOUT_N1\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_CLKOUT_N1" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_CLKOUT_N2 " "Warning: Ignored I/O standard assignment to node \"HSMC_CLKOUT_N2\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_CLKOUT_N2" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_CLKOUT_P1 " "Warning: Ignored I/O standard assignment to node \"HSMC_CLKOUT_P1\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_CLKOUT_P1" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_CLKOUT_P2 " "Warning: Ignored I/O standard assignment to node \"HSMC_CLKOUT_P2\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_CLKOUT_P2" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_D\[0\] " "Warning: Ignored I/O standard assignment to node \"HSMC_D\[0\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_D\[0\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_D\[1\] " "Warning: Ignored I/O standard assignment to node \"HSMC_D\[1\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_D\[1\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_D\[2\] " "Warning: Ignored I/O standard assignment to node \"HSMC_D\[2\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_D\[2\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_D\[3\] " "Warning: Ignored I/O standard assignment to node \"HSMC_D\[3\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_D\[3\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_RX_D_N\[0\] " "Warning: Ignored I/O standard assignment to node \"HSMC_RX_D_N\[0\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[0\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_RX_D_N\[10\] " "Warning: Ignored I/O standard assignment to node \"HSMC_RX_D_N\[10\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[10\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_RX_D_N\[11\] " "Warning: Ignored I/O standard assignment to node \"HSMC_RX_D_N\[11\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[11\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_RX_D_N\[12\] " "Warning: Ignored I/O standard assignment to node \"HSMC_RX_D_N\[12\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[12\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_RX_D_N\[13\] " "Warning: Ignored I/O standard assignment to node \"HSMC_RX_D_N\[13\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[13\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_RX_D_N\[14\] " "Warning: Ignored I/O standard assignment to node \"HSMC_RX_D_N\[14\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[14\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_RX_D_N\[15\] " "Warning: Ignored I/O standard assignment to node \"HSMC_RX_D_N\[15\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[15\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_RX_D_N\[16\] " "Warning: Ignored I/O standard assignment to node \"HSMC_RX_D_N\[16\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[16\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_RX_D_N\[1\] " "Warning: Ignored I/O standard assignment to node \"HSMC_RX_D_N\[1\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[1\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_RX_D_N\[2\] " "Warning: Ignored I/O standard assignment to node \"HSMC_RX_D_N\[2\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[2\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_RX_D_N\[3\] " "Warning: Ignored I/O standard assignment to node \"HSMC_RX_D_N\[3\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[3\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_RX_D_N\[4\] " "Warning: Ignored I/O standard assignment to node \"HSMC_RX_D_N\[4\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[4\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_RX_D_N\[5\] " "Warning: Ignored I/O standard assignment to node \"HSMC_RX_D_N\[5\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[5\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_RX_D_N\[6\] " "Warning: Ignored I/O standard assignment to node \"HSMC_RX_D_N\[6\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[6\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_RX_D_N\[7\] " "Warning: Ignored I/O standard assignment to node \"HSMC_RX_D_N\[7\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[7\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_RX_D_N\[8\] " "Warning: Ignored I/O standard assignment to node \"HSMC_RX_D_N\[8\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[8\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_RX_D_N\[9\] " "Warning: Ignored I/O standard assignment to node \"HSMC_RX_D_N\[9\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[9\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_RX_D_P\[0\] " "Warning: Ignored I/O standard assignment to node \"HSMC_RX_D_P\[0\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[0\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_RX_D_P\[10\] " "Warning: Ignored I/O standard assignment to node \"HSMC_RX_D_P\[10\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[10\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_RX_D_P\[11\] " "Warning: Ignored I/O standard assignment to node \"HSMC_RX_D_P\[11\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[11\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_RX_D_P\[12\] " "Warning: Ignored I/O standard assignment to node \"HSMC_RX_D_P\[12\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[12\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_RX_D_P\[13\] " "Warning: Ignored I/O standard assignment to node \"HSMC_RX_D_P\[13\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[13\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_RX_D_P\[14\] " "Warning: Ignored I/O standard assignment to node \"HSMC_RX_D_P\[14\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[14\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_RX_D_P\[15\] " "Warning: Ignored I/O standard assignment to node \"HSMC_RX_D_P\[15\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[15\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_RX_D_P\[16\] " "Warning: Ignored I/O standard assignment to node \"HSMC_RX_D_P\[16\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[16\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_RX_D_P\[1\] " "Warning: Ignored I/O standard assignment to node \"HSMC_RX_D_P\[1\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[1\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_RX_D_P\[2\] " "Warning: Ignored I/O standard assignment to node \"HSMC_RX_D_P\[2\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[2\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_RX_D_P\[3\] " "Warning: Ignored I/O standard assignment to node \"HSMC_RX_D_P\[3\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[3\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_RX_D_P\[4\] " "Warning: Ignored I/O standard assignment to node \"HSMC_RX_D_P\[4\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[4\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_RX_D_P\[5\] " "Warning: Ignored I/O standard assignment to node \"HSMC_RX_D_P\[5\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[5\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_RX_D_P\[6\] " "Warning: Ignored I/O standard assignment to node \"HSMC_RX_D_P\[6\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[6\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_RX_D_P\[7\] " "Warning: Ignored I/O standard assignment to node \"HSMC_RX_D_P\[7\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[7\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_RX_D_P\[8\] " "Warning: Ignored I/O standard assignment to node \"HSMC_RX_D_P\[8\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[8\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_RX_D_P\[9\] " "Warning: Ignored I/O standard assignment to node \"HSMC_RX_D_P\[9\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[9\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_TX_D_N\[0\] " "Warning: Ignored I/O standard assignment to node \"HSMC_TX_D_N\[0\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[0\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_TX_D_N\[10\] " "Warning: Ignored I/O standard assignment to node \"HSMC_TX_D_N\[10\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[10\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_TX_D_N\[11\] " "Warning: Ignored I/O standard assignment to node \"HSMC_TX_D_N\[11\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[11\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_TX_D_N\[12\] " "Warning: Ignored I/O standard assignment to node \"HSMC_TX_D_N\[12\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[12\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_TX_D_N\[13\] " "Warning: Ignored I/O standard assignment to node \"HSMC_TX_D_N\[13\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[13\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_TX_D_N\[14\] " "Warning: Ignored I/O standard assignment to node \"HSMC_TX_D_N\[14\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[14\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_TX_D_N\[15\] " "Warning: Ignored I/O standard assignment to node \"HSMC_TX_D_N\[15\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[15\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_TX_D_N\[16\] " "Warning: Ignored I/O standard assignment to node \"HSMC_TX_D_N\[16\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[16\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_TX_D_N\[1\] " "Warning: Ignored I/O standard assignment to node \"HSMC_TX_D_N\[1\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[1\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_TX_D_N\[2\] " "Warning: Ignored I/O standard assignment to node \"HSMC_TX_D_N\[2\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[2\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_TX_D_N\[3\] " "Warning: Ignored I/O standard assignment to node \"HSMC_TX_D_N\[3\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[3\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_TX_D_N\[4\] " "Warning: Ignored I/O standard assignment to node \"HSMC_TX_D_N\[4\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[4\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_TX_D_N\[5\] " "Warning: Ignored I/O standard assignment to node \"HSMC_TX_D_N\[5\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[5\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_TX_D_N\[6\] " "Warning: Ignored I/O standard assignment to node \"HSMC_TX_D_N\[6\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[6\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_TX_D_N\[7\] " "Warning: Ignored I/O standard assignment to node \"HSMC_TX_D_N\[7\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[7\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_TX_D_N\[8\] " "Warning: Ignored I/O standard assignment to node \"HSMC_TX_D_N\[8\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[8\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_TX_D_N\[9\] " "Warning: Ignored I/O standard assignment to node \"HSMC_TX_D_N\[9\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[9\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_TX_D_P\[0\] " "Warning: Ignored I/O standard assignment to node \"HSMC_TX_D_P\[0\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[0\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_TX_D_P\[10\] " "Warning: Ignored I/O standard assignment to node \"HSMC_TX_D_P\[10\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[10\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_TX_D_P\[11\] " "Warning: Ignored I/O standard assignment to node \"HSMC_TX_D_P\[11\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[11\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_TX_D_P\[12\] " "Warning: Ignored I/O standard assignment to node \"HSMC_TX_D_P\[12\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[12\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_TX_D_P\[13\] " "Warning: Ignored I/O standard assignment to node \"HSMC_TX_D_P\[13\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[13\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_TX_D_P\[14\] " "Warning: Ignored I/O standard assignment to node \"HSMC_TX_D_P\[14\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[14\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_TX_D_P\[15\] " "Warning: Ignored I/O standard assignment to node \"HSMC_TX_D_P\[15\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[15\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_TX_D_P\[16\] " "Warning: Ignored I/O standard assignment to node \"HSMC_TX_D_P\[16\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[16\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_TX_D_P\[1\] " "Warning: Ignored I/O standard assignment to node \"HSMC_TX_D_P\[1\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[1\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_TX_D_P\[2\] " "Warning: Ignored I/O standard assignment to node \"HSMC_TX_D_P\[2\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[2\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_TX_D_P\[3\] " "Warning: Ignored I/O standard assignment to node \"HSMC_TX_D_P\[3\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[3\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_TX_D_P\[4\] " "Warning: Ignored I/O standard assignment to node \"HSMC_TX_D_P\[4\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[4\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_TX_D_P\[5\] " "Warning: Ignored I/O standard assignment to node \"HSMC_TX_D_P\[5\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[5\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_TX_D_P\[6\] " "Warning: Ignored I/O standard assignment to node \"HSMC_TX_D_P\[6\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[6\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_TX_D_P\[7\] " "Warning: Ignored I/O standard assignment to node \"HSMC_TX_D_P\[7\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[7\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_TX_D_P\[8\] " "Warning: Ignored I/O standard assignment to node \"HSMC_TX_D_P\[8\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[8\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_TX_D_P\[9\] " "Warning: Ignored I/O standard assignment to node \"HSMC_TX_D_P\[9\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[9\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "I2C_SCLK " "Warning: Ignored I/O standard assignment to node \"I2C_SCLK\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "I2C_SCLK" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "I2C_SDAT " "Warning: Ignored I/O standard assignment to node \"I2C_SDAT\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "I2C_SDAT" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "IRDA_RXD " "Warning: Ignored I/O standard assignment to node \"IRDA_RXD\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "IRDA_RXD" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "KEY\[0\] " "Warning: Ignored I/O standard assignment to node \"KEY\[0\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "KEY\[1\] " "Warning: Ignored I/O standard assignment to node \"KEY\[1\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "KEY\[1\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "KEY\[2\] " "Warning: Ignored I/O standard assignment to node \"KEY\[2\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "KEY\[2\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "KEY\[3\] " "Warning: Ignored I/O standard assignment to node \"KEY\[3\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "LCD_BLON " "Warning: Ignored I/O standard assignment to node \"LCD_BLON\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_BLON" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "LCD_DATA\[0\] " "Warning: Ignored I/O standard assignment to node \"LCD_DATA\[0\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[0\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "LCD_DATA\[1\] " "Warning: Ignored I/O standard assignment to node \"LCD_DATA\[1\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[1\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "LCD_DATA\[2\] " "Warning: Ignored I/O standard assignment to node \"LCD_DATA\[2\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[2\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "LCD_DATA\[3\] " "Warning: Ignored I/O standard assignment to node \"LCD_DATA\[3\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[3\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "LCD_DATA\[4\] " "Warning: Ignored I/O standard assignment to node \"LCD_DATA\[4\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[4\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "LCD_DATA\[5\] " "Warning: Ignored I/O standard assignment to node \"LCD_DATA\[5\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[5\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "LCD_DATA\[6\] " "Warning: Ignored I/O standard assignment to node \"LCD_DATA\[6\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[6\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "LCD_DATA\[7\] " "Warning: Ignored I/O standard assignment to node \"LCD_DATA\[7\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[7\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "LCD_EN " "Warning: Ignored I/O standard assignment to node \"LCD_EN\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_EN" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "LCD_ON " "Warning: Ignored I/O standard assignment to node \"LCD_ON\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_ON" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "LCD_RS " "Warning: Ignored I/O standard assignment to node \"LCD_RS\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_RS" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "LCD_RW " "Warning: Ignored I/O standard assignment to node \"LCD_RW\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_RW" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "LEDG\[0\] " "Warning: Ignored I/O standard assignment to node \"LEDG\[0\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "LEDG\[0\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "LEDG\[1\] " "Warning: Ignored I/O standard assignment to node \"LEDG\[1\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "LEDG\[1\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "LEDG\[2\] " "Warning: Ignored I/O standard assignment to node \"LEDG\[2\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "LEDG\[2\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "LEDG\[3\] " "Warning: Ignored I/O standard assignment to node \"LEDG\[3\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "LEDG\[3\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "LEDG\[4\] " "Warning: Ignored I/O standard assignment to node \"LEDG\[4\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "LEDG\[4\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "LEDG\[5\] " "Warning: Ignored I/O standard assignment to node \"LEDG\[5\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "LEDG\[5\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "LEDG\[6\] " "Warning: Ignored I/O standard assignment to node \"LEDG\[6\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "LEDG\[6\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "LEDG\[7\] " "Warning: Ignored I/O standard assignment to node \"LEDG\[7\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "LEDG\[7\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "LEDG\[8\] " "Warning: Ignored I/O standard assignment to node \"LEDG\[8\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "LEDG\[8\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "LEDR\[0\] " "Warning: Ignored I/O standard assignment to node \"LEDR\[0\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "LEDR\[0\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "LEDR\[10\] " "Warning: Ignored I/O standard assignment to node \"LEDR\[10\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "LEDR\[10\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "LEDR\[11\] " "Warning: Ignored I/O standard assignment to node \"LEDR\[11\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "LEDR\[11\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "LEDR\[12\] " "Warning: Ignored I/O standard assignment to node \"LEDR\[12\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "LEDR\[12\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "LEDR\[13\] " "Warning: Ignored I/O standard assignment to node \"LEDR\[13\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "LEDR\[13\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "LEDR\[14\] " "Warning: Ignored I/O standard assignment to node \"LEDR\[14\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "LEDR\[14\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "LEDR\[15\] " "Warning: Ignored I/O standard assignment to node \"LEDR\[15\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "LEDR\[15\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "LEDR\[16\] " "Warning: Ignored I/O standard assignment to node \"LEDR\[16\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "LEDR\[16\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "LEDR\[17\] " "Warning: Ignored I/O standard assignment to node \"LEDR\[17\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "LEDR\[17\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "LEDR\[1\] " "Warning: Ignored I/O standard assignment to node \"LEDR\[1\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "LEDR\[1\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "LEDR\[2\] " "Warning: Ignored I/O standard assignment to node \"LEDR\[2\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "LEDR\[2\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "LEDR\[3\] " "Warning: Ignored I/O standard assignment to node \"LEDR\[3\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "LEDR\[3\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "LEDR\[4\] " "Warning: Ignored I/O standard assignment to node \"LEDR\[4\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "LEDR\[4\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "LEDR\[5\] " "Warning: Ignored I/O standard assignment to node \"LEDR\[5\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "LEDR\[5\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "LEDR\[6\] " "Warning: Ignored I/O standard assignment to node \"LEDR\[6\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "LEDR\[6\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "LEDR\[7\] " "Warning: Ignored I/O standard assignment to node \"LEDR\[7\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "LEDR\[7\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "LEDR\[8\] " "Warning: Ignored I/O standard assignment to node \"LEDR\[8\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "LEDR\[8\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "LEDR\[9\] " "Warning: Ignored I/O standard assignment to node \"LEDR\[9\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "LEDR\[9\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "OTG_ADDR\[0\] " "Warning: Ignored I/O standard assignment to node \"OTG_ADDR\[0\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_ADDR\[0\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "OTG_ADDR\[1\] " "Warning: Ignored I/O standard assignment to node \"OTG_ADDR\[1\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_ADDR\[1\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "OTG_CS_N " "Warning: Ignored I/O standard assignment to node \"OTG_CS_N\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_CS_N" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "OTG_DACK_N\[0\] " "Warning: Ignored I/O standard assignment to node \"OTG_DACK_N\[0\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DACK_N\[0\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "OTG_DACK_N\[1\] " "Warning: Ignored I/O standard assignment to node \"OTG_DACK_N\[1\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DACK_N\[1\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "OTG_DATA\[0\] " "Warning: Ignored I/O standard assignment to node \"OTG_DATA\[0\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[0\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "OTG_DATA\[10\] " "Warning: Ignored I/O standard assignment to node \"OTG_DATA\[10\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[10\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "OTG_DATA\[11\] " "Warning: Ignored I/O standard assignment to node \"OTG_DATA\[11\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[11\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "OTG_DATA\[12\] " "Warning: Ignored I/O standard assignment to node \"OTG_DATA\[12\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[12\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "OTG_DATA\[13\] " "Warning: Ignored I/O standard assignment to node \"OTG_DATA\[13\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[13\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "OTG_DATA\[14\] " "Warning: Ignored I/O standard assignment to node \"OTG_DATA\[14\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[14\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "OTG_DATA\[15\] " "Warning: Ignored I/O standard assignment to node \"OTG_DATA\[15\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[15\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "OTG_DATA\[1\] " "Warning: Ignored I/O standard assignment to node \"OTG_DATA\[1\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[1\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "OTG_DATA\[2\] " "Warning: Ignored I/O standard assignment to node \"OTG_DATA\[2\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[2\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "OTG_DATA\[3\] " "Warning: Ignored I/O standard assignment to node \"OTG_DATA\[3\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[3\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "OTG_DATA\[4\] " "Warning: Ignored I/O standard assignment to node \"OTG_DATA\[4\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[4\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "OTG_DATA\[5\] " "Warning: Ignored I/O standard assignment to node \"OTG_DATA\[5\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[5\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "OTG_DATA\[6\] " "Warning: Ignored I/O standard assignment to node \"OTG_DATA\[6\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[6\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "OTG_DATA\[7\] " "Warning: Ignored I/O standard assignment to node \"OTG_DATA\[7\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[7\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "OTG_DATA\[8\] " "Warning: Ignored I/O standard assignment to node \"OTG_DATA\[8\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[8\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "OTG_DATA\[9\] " "Warning: Ignored I/O standard assignment to node \"OTG_DATA\[9\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[9\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "OTG_DREQ\[0\] " "Warning: Ignored I/O standard assignment to node \"OTG_DREQ\[0\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DREQ\[0\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "OTG_DREQ\[1\] " "Warning: Ignored I/O standard assignment to node \"OTG_DREQ\[1\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DREQ\[1\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "OTG_FSPEED " "Warning: Ignored I/O standard assignment to node \"OTG_FSPEED\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_FSPEED" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "OTG_INT\[0\] " "Warning: Ignored I/O standard assignment to node \"OTG_INT\[0\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_INT\[0\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "OTG_INT\[1\] " "Warning: Ignored I/O standard assignment to node \"OTG_INT\[1\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_INT\[1\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "OTG_LSPEED " "Warning: Ignored I/O standard assignment to node \"OTG_LSPEED\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_LSPEED" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "OTG_RD_N " "Warning: Ignored I/O standard assignment to node \"OTG_RD_N\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_RD_N" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "OTG_RST_N " "Warning: Ignored I/O standard assignment to node \"OTG_RST_N\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_RST_N" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "OTG_WR_N " "Warning: Ignored I/O standard assignment to node \"OTG_WR_N\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_WR_N" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "PS2_CLK " "Warning: Ignored I/O standard assignment to node \"PS2_CLK\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "PS2_CLK" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "PS2_CLK2 " "Warning: Ignored I/O standard assignment to node \"PS2_CLK2\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "PS2_CLK2" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "PS2_DAT " "Warning: Ignored I/O standard assignment to node \"PS2_DAT\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "PS2_DAT" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "PS2_DAT2 " "Warning: Ignored I/O standard assignment to node \"PS2_DAT2\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "PS2_DAT2" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "SD_CLK " "Warning: Ignored I/O standard assignment to node \"SD_CLK\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SD_CLK" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "SD_CMD " "Warning: Ignored I/O standard assignment to node \"SD_CMD\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SD_CMD" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "SD_DAT\[0\] " "Warning: Ignored I/O standard assignment to node \"SD_DAT\[0\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SD_DAT\[0\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "SD_DAT\[1\] " "Warning: Ignored I/O standard assignment to node \"SD_DAT\[1\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SD_DAT\[1\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "SD_DAT\[2\] " "Warning: Ignored I/O standard assignment to node \"SD_DAT\[2\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SD_DAT\[2\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "SD_DAT\[3\] " "Warning: Ignored I/O standard assignment to node \"SD_DAT\[3\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SD_DAT\[3\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "SD_WP_N " "Warning: Ignored I/O standard assignment to node \"SD_WP_N\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SD_WP_N" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "SMA_CLKIN " "Warning: Ignored I/O standard assignment to node \"SMA_CLKIN\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SMA_CLKIN" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "SMA_CLKOUT " "Warning: Ignored I/O standard assignment to node \"SMA_CLKOUT\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SMA_CLKOUT" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "SRAM_ADDR\[0\] " "Warning: Ignored I/O standard assignment to node \"SRAM_ADDR\[0\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[0\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "SRAM_ADDR\[10\] " "Warning: Ignored I/O standard assignment to node \"SRAM_ADDR\[10\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[10\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "SRAM_ADDR\[11\] " "Warning: Ignored I/O standard assignment to node \"SRAM_ADDR\[11\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[11\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "SRAM_ADDR\[12\] " "Warning: Ignored I/O standard assignment to node \"SRAM_ADDR\[12\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[12\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "SRAM_ADDR\[13\] " "Warning: Ignored I/O standard assignment to node \"SRAM_ADDR\[13\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[13\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "SRAM_ADDR\[14\] " "Warning: Ignored I/O standard assignment to node \"SRAM_ADDR\[14\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[14\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "SRAM_ADDR\[15\] " "Warning: Ignored I/O standard assignment to node \"SRAM_ADDR\[15\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[15\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "SRAM_ADDR\[16\] " "Warning: Ignored I/O standard assignment to node \"SRAM_ADDR\[16\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[16\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "SRAM_ADDR\[17\] " "Warning: Ignored I/O standard assignment to node \"SRAM_ADDR\[17\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[17\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "SRAM_ADDR\[18\] " "Warning: Ignored I/O standard assignment to node \"SRAM_ADDR\[18\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[18\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "SRAM_ADDR\[19\] " "Warning: Ignored I/O standard assignment to node \"SRAM_ADDR\[19\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[19\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "SRAM_ADDR\[1\] " "Warning: Ignored I/O standard assignment to node \"SRAM_ADDR\[1\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[1\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "SRAM_ADDR\[2\] " "Warning: Ignored I/O standard assignment to node \"SRAM_ADDR\[2\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[2\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "SRAM_ADDR\[3\] " "Warning: Ignored I/O standard assignment to node \"SRAM_ADDR\[3\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[3\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "SRAM_ADDR\[4\] " "Warning: Ignored I/O standard assignment to node \"SRAM_ADDR\[4\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[4\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "SRAM_ADDR\[5\] " "Warning: Ignored I/O standard assignment to node \"SRAM_ADDR\[5\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[5\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "SRAM_ADDR\[6\] " "Warning: Ignored I/O standard assignment to node \"SRAM_ADDR\[6\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[6\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "SRAM_ADDR\[7\] " "Warning: Ignored I/O standard assignment to node \"SRAM_ADDR\[7\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[7\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "SRAM_ADDR\[8\] " "Warning: Ignored I/O standard assignment to node \"SRAM_ADDR\[8\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[8\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "SRAM_ADDR\[9\] " "Warning: Ignored I/O standard assignment to node \"SRAM_ADDR\[9\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[9\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "SRAM_CE_N " "Warning: Ignored I/O standard assignment to node \"SRAM_CE_N\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_CE_N" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "SRAM_DQ\[0\] " "Warning: Ignored I/O standard assignment to node \"SRAM_DQ\[0\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[0\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "SRAM_DQ\[10\] " "Warning: Ignored I/O standard assignment to node \"SRAM_DQ\[10\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[10\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "SRAM_DQ\[11\] " "Warning: Ignored I/O standard assignment to node \"SRAM_DQ\[11\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[11\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "SRAM_DQ\[12\] " "Warning: Ignored I/O standard assignment to node \"SRAM_DQ\[12\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[12\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "SRAM_DQ\[13\] " "Warning: Ignored I/O standard assignment to node \"SRAM_DQ\[13\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[13\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "SRAM_DQ\[14\] " "Warning: Ignored I/O standard assignment to node \"SRAM_DQ\[14\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[14\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "SRAM_DQ\[15\] " "Warning: Ignored I/O standard assignment to node \"SRAM_DQ\[15\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[15\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "SRAM_DQ\[1\] " "Warning: Ignored I/O standard assignment to node \"SRAM_DQ\[1\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[1\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "SRAM_DQ\[2\] " "Warning: Ignored I/O standard assignment to node \"SRAM_DQ\[2\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[2\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "SRAM_DQ\[3\] " "Warning: Ignored I/O standard assignment to node \"SRAM_DQ\[3\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[3\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "SRAM_DQ\[4\] " "Warning: Ignored I/O standard assignment to node \"SRAM_DQ\[4\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[4\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "SRAM_DQ\[5\] " "Warning: Ignored I/O standard assignment to node \"SRAM_DQ\[5\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[5\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "SRAM_DQ\[6\] " "Warning: Ignored I/O standard assignment to node \"SRAM_DQ\[6\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[6\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "SRAM_DQ\[7\] " "Warning: Ignored I/O standard assignment to node \"SRAM_DQ\[7\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[7\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "SRAM_DQ\[8\] " "Warning: Ignored I/O standard assignment to node \"SRAM_DQ\[8\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[8\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "SRAM_DQ\[9\] " "Warning: Ignored I/O standard assignment to node \"SRAM_DQ\[9\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[9\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "SRAM_LB_N " "Warning: Ignored I/O standard assignment to node \"SRAM_LB_N\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_LB_N" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "SRAM_OE_N " "Warning: Ignored I/O standard assignment to node \"SRAM_OE_N\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_OE_N" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "SRAM_UB_N " "Warning: Ignored I/O standard assignment to node \"SRAM_UB_N\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_UB_N" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "SRAM_WE_N " "Warning: Ignored I/O standard assignment to node \"SRAM_WE_N\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_WE_N" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "SW\[0\] " "Warning: Ignored I/O standard assignment to node \"SW\[0\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SW\[0\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "SW\[10\] " "Warning: Ignored I/O standard assignment to node \"SW\[10\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SW\[10\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "SW\[11\] " "Warning: Ignored I/O standard assignment to node \"SW\[11\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SW\[11\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "SW\[12\] " "Warning: Ignored I/O standard assignment to node \"SW\[12\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SW\[12\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "SW\[13\] " "Warning: Ignored I/O standard assignment to node \"SW\[13\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SW\[13\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "SW\[14\] " "Warning: Ignored I/O standard assignment to node \"SW\[14\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SW\[14\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "SW\[15\] " "Warning: Ignored I/O standard assignment to node \"SW\[15\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SW\[15\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "SW\[16\] " "Warning: Ignored I/O standard assignment to node \"SW\[16\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SW\[16\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "SW\[17\] " "Warning: Ignored I/O standard assignment to node \"SW\[17\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SW\[17\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "SW\[1\] " "Warning: Ignored I/O standard assignment to node \"SW\[1\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SW\[1\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "SW\[2\] " "Warning: Ignored I/O standard assignment to node \"SW\[2\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SW\[2\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "SW\[3\] " "Warning: Ignored I/O standard assignment to node \"SW\[3\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SW\[3\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "SW\[4\] " "Warning: Ignored I/O standard assignment to node \"SW\[4\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SW\[4\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "SW\[5\] " "Warning: Ignored I/O standard assignment to node \"SW\[5\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SW\[5\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "SW\[6\] " "Warning: Ignored I/O standard assignment to node \"SW\[6\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SW\[6\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "SW\[7\] " "Warning: Ignored I/O standard assignment to node \"SW\[7\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SW\[7\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "SW\[8\] " "Warning: Ignored I/O standard assignment to node \"SW\[8\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SW\[8\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "SW\[9\] " "Warning: Ignored I/O standard assignment to node \"SW\[9\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SW\[9\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "TD_CLK27 " "Warning: Ignored I/O standard assignment to node \"TD_CLK27\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "TD_CLK27" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "TD_DATA\[0\] " "Warning: Ignored I/O standard assignment to node \"TD_DATA\[0\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "TD_DATA\[0\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "TD_DATA\[1\] " "Warning: Ignored I/O standard assignment to node \"TD_DATA\[1\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "TD_DATA\[1\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "TD_DATA\[2\] " "Warning: Ignored I/O standard assignment to node \"TD_DATA\[2\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "TD_DATA\[2\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "TD_DATA\[3\] " "Warning: Ignored I/O standard assignment to node \"TD_DATA\[3\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "TD_DATA\[3\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "TD_DATA\[4\] " "Warning: Ignored I/O standard assignment to node \"TD_DATA\[4\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "TD_DATA\[4\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "TD_DATA\[5\] " "Warning: Ignored I/O standard assignment to node \"TD_DATA\[5\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "TD_DATA\[5\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "TD_DATA\[6\] " "Warning: Ignored I/O standard assignment to node \"TD_DATA\[6\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "TD_DATA\[6\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "TD_DATA\[7\] " "Warning: Ignored I/O standard assignment to node \"TD_DATA\[7\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "TD_DATA\[7\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "TD_HS " "Warning: Ignored I/O standard assignment to node \"TD_HS\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "TD_HS" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "TD_RESET_N " "Warning: Ignored I/O standard assignment to node \"TD_RESET_N\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "TD_RESET_N" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "TD_VS " "Warning: Ignored I/O standard assignment to node \"TD_VS\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "TD_VS" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "UART_CTS " "Warning: Ignored I/O standard assignment to node \"UART_CTS\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "UART_CTS" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "UART_RTS " "Warning: Ignored I/O standard assignment to node \"UART_RTS\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "UART_RTS" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "UART_RXD " "Warning: Ignored I/O standard assignment to node \"UART_RXD\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "UART_RXD" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "UART_TXD " "Warning: Ignored I/O standard assignment to node \"UART_TXD\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "UART_TXD" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "VGA_BLANK_N " "Warning: Ignored I/O standard assignment to node \"VGA_BLANK_N\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_BLANK_N" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "VGA_B\[0\] " "Warning: Ignored I/O standard assignment to node \"VGA_B\[0\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_B\[0\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "VGA_B\[1\] " "Warning: Ignored I/O standard assignment to node \"VGA_B\[1\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_B\[1\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "VGA_B\[2\] " "Warning: Ignored I/O standard assignment to node \"VGA_B\[2\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_B\[2\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "VGA_B\[3\] " "Warning: Ignored I/O standard assignment to node \"VGA_B\[3\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_B\[3\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "VGA_B\[4\] " "Warning: Ignored I/O standard assignment to node \"VGA_B\[4\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_B\[4\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "VGA_B\[5\] " "Warning: Ignored I/O standard assignment to node \"VGA_B\[5\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_B\[5\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "VGA_B\[6\] " "Warning: Ignored I/O standard assignment to node \"VGA_B\[6\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_B\[6\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "VGA_B\[7\] " "Warning: Ignored I/O standard assignment to node \"VGA_B\[7\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_B\[7\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "VGA_CLK " "Warning: Ignored I/O standard assignment to node \"VGA_CLK\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_CLK" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "VGA_G\[0\] " "Warning: Ignored I/O standard assignment to node \"VGA_G\[0\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_G\[0\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "VGA_G\[1\] " "Warning: Ignored I/O standard assignment to node \"VGA_G\[1\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_G\[1\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "VGA_G\[2\] " "Warning: Ignored I/O standard assignment to node \"VGA_G\[2\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_G\[2\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "VGA_G\[3\] " "Warning: Ignored I/O standard assignment to node \"VGA_G\[3\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_G\[3\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "VGA_G\[4\] " "Warning: Ignored I/O standard assignment to node \"VGA_G\[4\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_G\[4\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "VGA_G\[5\] " "Warning: Ignored I/O standard assignment to node \"VGA_G\[5\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_G\[5\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "VGA_G\[6\] " "Warning: Ignored I/O standard assignment to node \"VGA_G\[6\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_G\[6\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "VGA_G\[7\] " "Warning: Ignored I/O standard assignment to node \"VGA_G\[7\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_G\[7\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "VGA_HS " "Warning: Ignored I/O standard assignment to node \"VGA_HS\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_HS" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "VGA_R\[0\] " "Warning: Ignored I/O standard assignment to node \"VGA_R\[0\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_R\[0\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "VGA_R\[1\] " "Warning: Ignored I/O standard assignment to node \"VGA_R\[1\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_R\[1\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "VGA_R\[2\] " "Warning: Ignored I/O standard assignment to node \"VGA_R\[2\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_R\[2\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "VGA_R\[3\] " "Warning: Ignored I/O standard assignment to node \"VGA_R\[3\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_R\[3\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "VGA_R\[4\] " "Warning: Ignored I/O standard assignment to node \"VGA_R\[4\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_R\[4\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "VGA_R\[5\] " "Warning: Ignored I/O standard assignment to node \"VGA_R\[5\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_R\[5\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "VGA_R\[6\] " "Warning: Ignored I/O standard assignment to node \"VGA_R\[6\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_R\[6\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "VGA_R\[7\] " "Warning: Ignored I/O standard assignment to node \"VGA_R\[7\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_R\[7\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "VGA_SYNC_N " "Warning: Ignored I/O standard assignment to node \"VGA_SYNC_N\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_SYNC_N" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "VGA_VS " "Warning: Ignored I/O standard assignment to node \"VGA_VS\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_VS" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Ignored I/O standard assignments to the following nodes" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Warning: Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_ADCDAT " "Warning: Node \"AUD_ADCDAT\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "AUD_ADCDAT" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_ADCLRCK " "Warning: Node \"AUD_ADCLRCK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "AUD_ADCLRCK" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_BCLK " "Warning: Node \"AUD_BCLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "AUD_BCLK" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_DACDAT " "Warning: Node \"AUD_DACDAT\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "AUD_DACDAT" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_DACLRCK " "Warning: Node \"AUD_DACLRCK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "AUD_DACLRCK" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_XCK " "Warning: Node \"AUD_XCK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "AUD_XCK" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLOCK2_50 " "Warning: Node \"CLOCK2_50\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLOCK2_50" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLOCK3_50 " "Warning: Node \"CLOCK3_50\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLOCK3_50" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLOCK_50 " "Warning: Node \"CLOCK_50\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLOCK_50" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[0\] " "Warning: Node \"DRAM_ADDR\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[10\] " "Warning: Node \"DRAM_ADDR\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[10\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[11\] " "Warning: Node \"DRAM_ADDR\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[11\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[12\] " "Warning: Node \"DRAM_ADDR\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[12\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[1\] " "Warning: Node \"DRAM_ADDR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[2\] " "Warning: Node \"DRAM_ADDR\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[3\] " "Warning: Node \"DRAM_ADDR\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[4\] " "Warning: Node \"DRAM_ADDR\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[5\] " "Warning: Node \"DRAM_ADDR\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[6\] " "Warning: Node \"DRAM_ADDR\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[7\] " "Warning: Node \"DRAM_ADDR\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[7\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[8\] " "Warning: Node \"DRAM_ADDR\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[8\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[9\] " "Warning: Node \"DRAM_ADDR\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[9\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_BA\[0\] " "Warning: Node \"DRAM_BA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_BA\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_BA\[1\] " "Warning: Node \"DRAM_BA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_BA\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CAS_N " "Warning: Node \"DRAM_CAS_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_CAS_N" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CKE " "Warning: Node \"DRAM_CKE\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_CKE" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CLK " "Warning: Node \"DRAM_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_CLK" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CS_N " "Warning: Node \"DRAM_CS_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_CS_N" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQM\[0\] " "Warning: Node \"DRAM_DQM\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQM\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQM\[1\] " "Warning: Node \"DRAM_DQM\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQM\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQM\[2\] " "Warning: Node \"DRAM_DQM\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQM\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQM\[3\] " "Warning: Node \"DRAM_DQM\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQM\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[0\] " "Warning: Node \"DRAM_DQ\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[10\] " "Warning: Node \"DRAM_DQ\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[10\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[11\] " "Warning: Node \"DRAM_DQ\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[11\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[12\] " "Warning: Node \"DRAM_DQ\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[12\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[13\] " "Warning: Node \"DRAM_DQ\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[13\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[14\] " "Warning: Node \"DRAM_DQ\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[14\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[15\] " "Warning: Node \"DRAM_DQ\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[15\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[16\] " "Warning: Node \"DRAM_DQ\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[16\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[17\] " "Warning: Node \"DRAM_DQ\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[17\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[18\] " "Warning: Node \"DRAM_DQ\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[18\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[19\] " "Warning: Node \"DRAM_DQ\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[19\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[1\] " "Warning: Node \"DRAM_DQ\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[20\] " "Warning: Node \"DRAM_DQ\[20\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[20\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[21\] " "Warning: Node \"DRAM_DQ\[21\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[21\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[22\] " "Warning: Node \"DRAM_DQ\[22\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[22\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[23\] " "Warning: Node \"DRAM_DQ\[23\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[23\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[24\] " "Warning: Node \"DRAM_DQ\[24\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[24\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[25\] " "Warning: Node \"DRAM_DQ\[25\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[25\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[26\] " "Warning: Node \"DRAM_DQ\[26\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[26\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[27\] " "Warning: Node \"DRAM_DQ\[27\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[27\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[28\] " "Warning: Node \"DRAM_DQ\[28\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[28\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[29\] " "Warning: Node \"DRAM_DQ\[29\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[29\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[2\] " "Warning: Node \"DRAM_DQ\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[30\] " "Warning: Node \"DRAM_DQ\[30\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[30\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[31\] " "Warning: Node \"DRAM_DQ\[31\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[31\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[3\] " "Warning: Node \"DRAM_DQ\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[4\] " "Warning: Node \"DRAM_DQ\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[5\] " "Warning: Node \"DRAM_DQ\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[6\] " "Warning: Node \"DRAM_DQ\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[7\] " "Warning: Node \"DRAM_DQ\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[7\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[8\] " "Warning: Node \"DRAM_DQ\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[8\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[9\] " "Warning: Node \"DRAM_DQ\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[9\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_RAS_N " "Warning: Node \"DRAM_RAS_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_RAS_N" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_WE_N " "Warning: Node \"DRAM_WE_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_WE_N" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EEP_I2C_SCLK " "Warning: Node \"EEP_I2C_SCLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "EEP_I2C_SCLK" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EEP_I2C_SDAT " "Warning: Node \"EEP_I2C_SDAT\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "EEP_I2C_SDAT" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_GTX_CLK " "Warning: Node \"ENET0_GTX_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET0_GTX_CLK" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_INT_N " "Warning: Node \"ENET0_INT_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET0_INT_N" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_LINK100 " "Warning: Node \"ENET0_LINK100\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET0_LINK100" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_MDC " "Warning: Node \"ENET0_MDC\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET0_MDC" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_MDIO " "Warning: Node \"ENET0_MDIO\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET0_MDIO" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_RST_N " "Warning: Node \"ENET0_RST_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET0_RST_N" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_RX_CLK " "Warning: Node \"ENET0_RX_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET0_RX_CLK" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_RX_COL " "Warning: Node \"ENET0_RX_COL\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET0_RX_COL" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_RX_CRS " "Warning: Node \"ENET0_RX_CRS\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET0_RX_CRS" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_RX_DATA\[0\] " "Warning: Node \"ENET0_RX_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET0_RX_DATA\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_RX_DATA\[1\] " "Warning: Node \"ENET0_RX_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET0_RX_DATA\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_RX_DATA\[2\] " "Warning: Node \"ENET0_RX_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET0_RX_DATA\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_RX_DATA\[3\] " "Warning: Node \"ENET0_RX_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET0_RX_DATA\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_RX_DV " "Warning: Node \"ENET0_RX_DV\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET0_RX_DV" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_RX_ER " "Warning: Node \"ENET0_RX_ER\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET0_RX_ER" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_TX_CLK " "Warning: Node \"ENET0_TX_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET0_TX_CLK" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_TX_DATA\[0\] " "Warning: Node \"ENET0_TX_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET0_TX_DATA\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_TX_DATA\[1\] " "Warning: Node \"ENET0_TX_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET0_TX_DATA\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_TX_DATA\[2\] " "Warning: Node \"ENET0_TX_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET0_TX_DATA\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_TX_DATA\[3\] " "Warning: Node \"ENET0_TX_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET0_TX_DATA\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_TX_EN " "Warning: Node \"ENET0_TX_EN\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET0_TX_EN" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_TX_ER " "Warning: Node \"ENET0_TX_ER\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET0_TX_ER" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_GTX_CLK " "Warning: Node \"ENET1_GTX_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET1_GTX_CLK" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_INT_N " "Warning: Node \"ENET1_INT_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET1_INT_N" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_LINK100 " "Warning: Node \"ENET1_LINK100\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET1_LINK100" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_MDC " "Warning: Node \"ENET1_MDC\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET1_MDC" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_MDIO " "Warning: Node \"ENET1_MDIO\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET1_MDIO" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_RST_N " "Warning: Node \"ENET1_RST_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET1_RST_N" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_RX_CLK " "Warning: Node \"ENET1_RX_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET1_RX_CLK" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_RX_COL " "Warning: Node \"ENET1_RX_COL\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET1_RX_COL" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_RX_CRS " "Warning: Node \"ENET1_RX_CRS\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET1_RX_CRS" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_RX_DATA\[0\] " "Warning: Node \"ENET1_RX_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET1_RX_DATA\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_RX_DATA\[1\] " "Warning: Node \"ENET1_RX_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET1_RX_DATA\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_RX_DATA\[2\] " "Warning: Node \"ENET1_RX_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET1_RX_DATA\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_RX_DATA\[3\] " "Warning: Node \"ENET1_RX_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET1_RX_DATA\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_RX_DV " "Warning: Node \"ENET1_RX_DV\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET1_RX_DV" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_RX_ER " "Warning: Node \"ENET1_RX_ER\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET1_RX_ER" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_TX_CLK " "Warning: Node \"ENET1_TX_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET1_TX_CLK" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_TX_DATA\[0\] " "Warning: Node \"ENET1_TX_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET1_TX_DATA\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_TX_DATA\[1\] " "Warning: Node \"ENET1_TX_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET1_TX_DATA\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_TX_DATA\[2\] " "Warning: Node \"ENET1_TX_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET1_TX_DATA\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_TX_DATA\[3\] " "Warning: Node \"ENET1_TX_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET1_TX_DATA\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_TX_EN " "Warning: Node \"ENET1_TX_EN\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET1_TX_EN" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_TX_ER " "Warning: Node \"ENET1_TX_ER\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET1_TX_ER" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENETCLK_25 " "Warning: Node \"ENETCLK_25\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENETCLK_25" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EX_IO\[0\] " "Warning: Node \"EX_IO\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "EX_IO\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EX_IO\[1\] " "Warning: Node \"EX_IO\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "EX_IO\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EX_IO\[2\] " "Warning: Node \"EX_IO\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "EX_IO\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EX_IO\[3\] " "Warning: Node \"EX_IO\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "EX_IO\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EX_IO\[4\] " "Warning: Node \"EX_IO\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "EX_IO\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EX_IO\[5\] " "Warning: Node \"EX_IO\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "EX_IO\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EX_IO\[6\] " "Warning: Node \"EX_IO\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "EX_IO\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[0\] " "Warning: Node \"FL_ADDR\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[10\] " "Warning: Node \"FL_ADDR\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[10\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[11\] " "Warning: Node \"FL_ADDR\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[11\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[12\] " "Warning: Node \"FL_ADDR\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[12\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[13\] " "Warning: Node \"FL_ADDR\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[13\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[14\] " "Warning: Node \"FL_ADDR\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[14\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[15\] " "Warning: Node \"FL_ADDR\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[15\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[16\] " "Warning: Node \"FL_ADDR\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[16\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[17\] " "Warning: Node \"FL_ADDR\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[17\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[18\] " "Warning: Node \"FL_ADDR\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[18\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[19\] " "Warning: Node \"FL_ADDR\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[19\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[1\] " "Warning: Node \"FL_ADDR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[20\] " "Warning: Node \"FL_ADDR\[20\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[20\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[21\] " "Warning: Node \"FL_ADDR\[21\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[21\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[22\] " "Warning: Node \"FL_ADDR\[22\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[22\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[2\] " "Warning: Node \"FL_ADDR\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[3\] " "Warning: Node \"FL_ADDR\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[4\] " "Warning: Node \"FL_ADDR\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[5\] " "Warning: Node \"FL_ADDR\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[6\] " "Warning: Node \"FL_ADDR\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[7\] " "Warning: Node \"FL_ADDR\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[7\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[8\] " "Warning: Node \"FL_ADDR\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[8\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[9\] " "Warning: Node \"FL_ADDR\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[9\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_CE_N " "Warning: Node \"FL_CE_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_CE_N" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[0\] " "Warning: Node \"FL_DQ\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_DQ\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[1\] " "Warning: Node \"FL_DQ\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_DQ\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[2\] " "Warning: Node \"FL_DQ\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_DQ\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[3\] " "Warning: Node \"FL_DQ\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_DQ\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[4\] " "Warning: Node \"FL_DQ\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_DQ\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[5\] " "Warning: Node \"FL_DQ\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_DQ\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[6\] " "Warning: Node \"FL_DQ\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_DQ\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[7\] " "Warning: Node \"FL_DQ\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_DQ\[7\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_OE_N " "Warning: Node \"FL_OE_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_OE_N" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_RST_N " "Warning: Node \"FL_RST_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_RST_N" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_RY " "Warning: Node \"FL_RY\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_RY" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_WE_N " "Warning: Node \"FL_WE_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_WE_N" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_WP_N " "Warning: Node \"FL_WP_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_WP_N" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[0\] " "Warning: Node \"GPIO\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[10\] " "Warning: Node \"GPIO\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO\[10\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[11\] " "Warning: Node \"GPIO\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO\[11\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[12\] " "Warning: Node \"GPIO\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO\[12\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[13\] " "Warning: Node \"GPIO\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO\[13\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[14\] " "Warning: Node \"GPIO\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO\[14\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[15\] " "Warning: Node \"GPIO\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO\[15\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[16\] " "Warning: Node \"GPIO\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO\[16\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[17\] " "Warning: Node \"GPIO\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO\[17\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[18\] " "Warning: Node \"GPIO\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO\[18\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[19\] " "Warning: Node \"GPIO\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO\[19\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[1\] " "Warning: Node \"GPIO\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[20\] " "Warning: Node \"GPIO\[20\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO\[20\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[21\] " "Warning: Node \"GPIO\[21\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO\[21\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[22\] " "Warning: Node \"GPIO\[22\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO\[22\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[23\] " "Warning: Node \"GPIO\[23\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO\[23\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[24\] " "Warning: Node \"GPIO\[24\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO\[24\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[25\] " "Warning: Node \"GPIO\[25\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO\[25\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[26\] " "Warning: Node \"GPIO\[26\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO\[26\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[27\] " "Warning: Node \"GPIO\[27\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO\[27\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[28\] " "Warning: Node \"GPIO\[28\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO\[28\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[29\] " "Warning: Node \"GPIO\[29\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO\[29\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[2\] " "Warning: Node \"GPIO\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[30\] " "Warning: Node \"GPIO\[30\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO\[30\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[31\] " "Warning: Node \"GPIO\[31\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO\[31\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[32\] " "Warning: Node \"GPIO\[32\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO\[32\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[33\] " "Warning: Node \"GPIO\[33\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO\[33\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[34\] " "Warning: Node \"GPIO\[34\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO\[34\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[35\] " "Warning: Node \"GPIO\[35\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO\[35\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[3\] " "Warning: Node \"GPIO\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[4\] " "Warning: Node \"GPIO\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[5\] " "Warning: Node \"GPIO\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[6\] " "Warning: Node \"GPIO\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[7\] " "Warning: Node \"GPIO\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO\[7\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[8\] " "Warning: Node \"GPIO\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO\[8\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[9\] " "Warning: Node \"GPIO\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO\[9\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[0\] " "Warning: Node \"HEX0\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX0\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[1\] " "Warning: Node \"HEX0\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX0\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[2\] " "Warning: Node \"HEX0\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX0\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[3\] " "Warning: Node \"HEX0\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX0\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[4\] " "Warning: Node \"HEX0\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX0\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[5\] " "Warning: Node \"HEX0\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX0\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[6\] " "Warning: Node \"HEX0\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX0\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[0\] " "Warning: Node \"HEX1\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX1\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[1\] " "Warning: Node \"HEX1\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX1\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[2\] " "Warning: Node \"HEX1\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX1\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[3\] " "Warning: Node \"HEX1\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX1\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[4\] " "Warning: Node \"HEX1\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX1\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[5\] " "Warning: Node \"HEX1\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX1\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[6\] " "Warning: Node \"HEX1\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX1\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[0\] " "Warning: Node \"HEX2\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX2\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[1\] " "Warning: Node \"HEX2\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX2\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[2\] " "Warning: Node \"HEX2\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX2\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[3\] " "Warning: Node \"HEX2\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX2\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[4\] " "Warning: Node \"HEX2\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX2\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[5\] " "Warning: Node \"HEX2\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX2\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[6\] " "Warning: Node \"HEX2\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX2\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[0\] " "Warning: Node \"HEX3\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX3\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[1\] " "Warning: Node \"HEX3\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX3\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[2\] " "Warning: Node \"HEX3\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX3\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[3\] " "Warning: Node \"HEX3\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX3\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[4\] " "Warning: Node \"HEX3\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX3\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[5\] " "Warning: Node \"HEX3\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX3\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[6\] " "Warning: Node \"HEX3\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX3\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[0\] " "Warning: Node \"HEX4\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX4\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[1\] " "Warning: Node \"HEX4\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX4\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[2\] " "Warning: Node \"HEX4\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX4\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[3\] " "Warning: Node \"HEX4\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX4\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[4\] " "Warning: Node \"HEX4\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX4\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[5\] " "Warning: Node \"HEX4\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX4\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[6\] " "Warning: Node \"HEX4\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX4\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[0\] " "Warning: Node \"HEX5\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX5\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[1\] " "Warning: Node \"HEX5\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX5\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[2\] " "Warning: Node \"HEX5\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX5\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[3\] " "Warning: Node \"HEX5\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX5\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[4\] " "Warning: Node \"HEX5\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX5\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[5\] " "Warning: Node \"HEX5\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX5\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[6\] " "Warning: Node \"HEX5\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX5\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX6\[0\] " "Warning: Node \"HEX6\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX6\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX6\[1\] " "Warning: Node \"HEX6\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX6\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX6\[2\] " "Warning: Node \"HEX6\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX6\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX6\[3\] " "Warning: Node \"HEX6\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX6\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX6\[4\] " "Warning: Node \"HEX6\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX6\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX6\[5\] " "Warning: Node \"HEX6\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX6\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX6\[6\] " "Warning: Node \"HEX6\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX6\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX7\[0\] " "Warning: Node \"HEX7\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX7\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX7\[1\] " "Warning: Node \"HEX7\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX7\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX7\[2\] " "Warning: Node \"HEX7\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX7\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX7\[3\] " "Warning: Node \"HEX7\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX7\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX7\[4\] " "Warning: Node \"HEX7\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX7\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX7\[5\] " "Warning: Node \"HEX7\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX7\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX7\[6\] " "Warning: Node \"HEX7\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX7\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKIN0 " "Warning: Node \"HSMC_CLKIN0\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_CLKIN0" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKIN_N1 " "Warning: Node \"HSMC_CLKIN_N1\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_CLKIN_N1" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKIN_N2 " "Warning: Node \"HSMC_CLKIN_N2\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_CLKIN_N2" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKIN_P1 " "Warning: Node \"HSMC_CLKIN_P1\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_CLKIN_P1" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKIN_P2 " "Warning: Node \"HSMC_CLKIN_P2\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_CLKIN_P2" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKOUT0 " "Warning: Node \"HSMC_CLKOUT0\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_CLKOUT0" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKOUT_N1 " "Warning: Node \"HSMC_CLKOUT_N1\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_CLKOUT_N1" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKOUT_N2 " "Warning: Node \"HSMC_CLKOUT_N2\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_CLKOUT_N2" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKOUT_P1 " "Warning: Node \"HSMC_CLKOUT_P1\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_CLKOUT_P1" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKOUT_P2 " "Warning: Node \"HSMC_CLKOUT_P2\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_CLKOUT_P2" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_D\[0\] " "Warning: Node \"HSMC_D\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_D\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_D\[1\] " "Warning: Node \"HSMC_D\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_D\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_D\[2\] " "Warning: Node \"HSMC_D\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_D\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_D\[3\] " "Warning: Node \"HSMC_D\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_D\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[0\] " "Warning: Node \"HSMC_RX_D_N\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[10\] " "Warning: Node \"HSMC_RX_D_N\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[10\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[11\] " "Warning: Node \"HSMC_RX_D_N\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[11\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[12\] " "Warning: Node \"HSMC_RX_D_N\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[12\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[13\] " "Warning: Node \"HSMC_RX_D_N\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[13\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[14\] " "Warning: Node \"HSMC_RX_D_N\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[14\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[15\] " "Warning: Node \"HSMC_RX_D_N\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[15\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[16\] " "Warning: Node \"HSMC_RX_D_N\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[16\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[1\] " "Warning: Node \"HSMC_RX_D_N\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[2\] " "Warning: Node \"HSMC_RX_D_N\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[3\] " "Warning: Node \"HSMC_RX_D_N\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[4\] " "Warning: Node \"HSMC_RX_D_N\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[5\] " "Warning: Node \"HSMC_RX_D_N\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[6\] " "Warning: Node \"HSMC_RX_D_N\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[7\] " "Warning: Node \"HSMC_RX_D_N\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[7\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[8\] " "Warning: Node \"HSMC_RX_D_N\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[8\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[9\] " "Warning: Node \"HSMC_RX_D_N\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[9\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[0\] " "Warning: Node \"HSMC_RX_D_P\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[10\] " "Warning: Node \"HSMC_RX_D_P\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[10\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[11\] " "Warning: Node \"HSMC_RX_D_P\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[11\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[12\] " "Warning: Node \"HSMC_RX_D_P\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[12\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[13\] " "Warning: Node \"HSMC_RX_D_P\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[13\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[14\] " "Warning: Node \"HSMC_RX_D_P\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[14\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[15\] " "Warning: Node \"HSMC_RX_D_P\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[15\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[16\] " "Warning: Node \"HSMC_RX_D_P\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[16\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[1\] " "Warning: Node \"HSMC_RX_D_P\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[2\] " "Warning: Node \"HSMC_RX_D_P\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[3\] " "Warning: Node \"HSMC_RX_D_P\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[4\] " "Warning: Node \"HSMC_RX_D_P\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[5\] " "Warning: Node \"HSMC_RX_D_P\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[6\] " "Warning: Node \"HSMC_RX_D_P\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[7\] " "Warning: Node \"HSMC_RX_D_P\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[7\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[8\] " "Warning: Node \"HSMC_RX_D_P\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[8\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[9\] " "Warning: Node \"HSMC_RX_D_P\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[9\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[0\] " "Warning: Node \"HSMC_TX_D_N\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[10\] " "Warning: Node \"HSMC_TX_D_N\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[10\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[11\] " "Warning: Node \"HSMC_TX_D_N\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[11\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[12\] " "Warning: Node \"HSMC_TX_D_N\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[12\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[13\] " "Warning: Node \"HSMC_TX_D_N\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[13\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[14\] " "Warning: Node \"HSMC_TX_D_N\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[14\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[15\] " "Warning: Node \"HSMC_TX_D_N\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[15\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[16\] " "Warning: Node \"HSMC_TX_D_N\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[16\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[1\] " "Warning: Node \"HSMC_TX_D_N\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[2\] " "Warning: Node \"HSMC_TX_D_N\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[3\] " "Warning: Node \"HSMC_TX_D_N\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[4\] " "Warning: Node \"HSMC_TX_D_N\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[5\] " "Warning: Node \"HSMC_TX_D_N\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[6\] " "Warning: Node \"HSMC_TX_D_N\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[7\] " "Warning: Node \"HSMC_TX_D_N\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[7\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[8\] " "Warning: Node \"HSMC_TX_D_N\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[8\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[9\] " "Warning: Node \"HSMC_TX_D_N\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[9\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[0\] " "Warning: Node \"HSMC_TX_D_P\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[10\] " "Warning: Node \"HSMC_TX_D_P\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[10\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[11\] " "Warning: Node \"HSMC_TX_D_P\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[11\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[12\] " "Warning: Node \"HSMC_TX_D_P\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[12\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[13\] " "Warning: Node \"HSMC_TX_D_P\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[13\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[14\] " "Warning: Node \"HSMC_TX_D_P\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[14\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[15\] " "Warning: Node \"HSMC_TX_D_P\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[15\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[16\] " "Warning: Node \"HSMC_TX_D_P\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[16\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[1\] " "Warning: Node \"HSMC_TX_D_P\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[2\] " "Warning: Node \"HSMC_TX_D_P\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[3\] " "Warning: Node \"HSMC_TX_D_P\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[4\] " "Warning: Node \"HSMC_TX_D_P\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[5\] " "Warning: Node \"HSMC_TX_D_P\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[6\] " "Warning: Node \"HSMC_TX_D_P\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[7\] " "Warning: Node \"HSMC_TX_D_P\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[7\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[8\] " "Warning: Node \"HSMC_TX_D_P\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[8\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[9\] " "Warning: Node \"HSMC_TX_D_P\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[9\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "I2C_SCLK " "Warning: Node \"I2C_SCLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "I2C_SCLK" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "I2C_SDAT " "Warning: Node \"I2C_SDAT\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "I2C_SDAT" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IRDA_RXD " "Warning: Node \"IRDA_RXD\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "IRDA_RXD" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "KEY\[0\] " "Warning: Node \"KEY\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "KEY\[1\] " "Warning: Node \"KEY\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "KEY\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "KEY\[2\] " "Warning: Node \"KEY\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "KEY\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "KEY\[3\] " "Warning: Node \"KEY\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_BLON " "Warning: Node \"LCD_BLON\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_BLON" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[0\] " "Warning: Node \"LCD_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[1\] " "Warning: Node \"LCD_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[2\] " "Warning: Node \"LCD_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[3\] " "Warning: Node \"LCD_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[4\] " "Warning: Node \"LCD_DATA\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[5\] " "Warning: Node \"LCD_DATA\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[6\] " "Warning: Node \"LCD_DATA\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[7\] " "Warning: Node \"LCD_DATA\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[7\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_EN " "Warning: Node \"LCD_EN\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_EN" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_ON " "Warning: Node \"LCD_ON\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_ON" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_RS " "Warning: Node \"LCD_RS\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_RS" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_RW " "Warning: Node \"LCD_RW\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_RW" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDG\[0\] " "Warning: Node \"LEDG\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "LEDG\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDG\[1\] " "Warning: Node \"LEDG\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "LEDG\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDG\[2\] " "Warning: Node \"LEDG\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "LEDG\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDG\[3\] " "Warning: Node \"LEDG\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "LEDG\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDG\[4\] " "Warning: Node \"LEDG\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "LEDG\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDG\[5\] " "Warning: Node \"LEDG\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "LEDG\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDG\[6\] " "Warning: Node \"LEDG\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "LEDG\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDG\[7\] " "Warning: Node \"LEDG\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "LEDG\[7\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDG\[8\] " "Warning: Node \"LEDG\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "LEDG\[8\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[0\] " "Warning: Node \"LEDR\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "LEDR\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[10\] " "Warning: Node \"LEDR\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "LEDR\[10\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[11\] " "Warning: Node \"LEDR\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "LEDR\[11\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[12\] " "Warning: Node \"LEDR\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "LEDR\[12\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[13\] " "Warning: Node \"LEDR\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "LEDR\[13\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[14\] " "Warning: Node \"LEDR\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "LEDR\[14\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[15\] " "Warning: Node \"LEDR\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "LEDR\[15\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[16\] " "Warning: Node \"LEDR\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "LEDR\[16\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[17\] " "Warning: Node \"LEDR\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "LEDR\[17\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[1\] " "Warning: Node \"LEDR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "LEDR\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[2\] " "Warning: Node \"LEDR\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "LEDR\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[3\] " "Warning: Node \"LEDR\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "LEDR\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[4\] " "Warning: Node \"LEDR\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "LEDR\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[5\] " "Warning: Node \"LEDR\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "LEDR\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[6\] " "Warning: Node \"LEDR\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "LEDR\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[7\] " "Warning: Node \"LEDR\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "LEDR\[7\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[8\] " "Warning: Node \"LEDR\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "LEDR\[8\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[9\] " "Warning: Node \"LEDR\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "LEDR\[9\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_ADDR\[0\] " "Warning: Node \"OTG_ADDR\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_ADDR\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_ADDR\[1\] " "Warning: Node \"OTG_ADDR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_ADDR\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_CS_N " "Warning: Node \"OTG_CS_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_CS_N" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DACK_N\[0\] " "Warning: Node \"OTG_DACK_N\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DACK_N\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DACK_N\[1\] " "Warning: Node \"OTG_DACK_N\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DACK_N\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[0\] " "Warning: Node \"OTG_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[10\] " "Warning: Node \"OTG_DATA\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[10\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[11\] " "Warning: Node \"OTG_DATA\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[11\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[12\] " "Warning: Node \"OTG_DATA\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[12\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[13\] " "Warning: Node \"OTG_DATA\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[13\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[14\] " "Warning: Node \"OTG_DATA\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[14\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[15\] " "Warning: Node \"OTG_DATA\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[15\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[1\] " "Warning: Node \"OTG_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[2\] " "Warning: Node \"OTG_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[3\] " "Warning: Node \"OTG_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[4\] " "Warning: Node \"OTG_DATA\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[5\] " "Warning: Node \"OTG_DATA\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[6\] " "Warning: Node \"OTG_DATA\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[7\] " "Warning: Node \"OTG_DATA\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[7\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[8\] " "Warning: Node \"OTG_DATA\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[8\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[9\] " "Warning: Node \"OTG_DATA\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[9\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DREQ\[0\] " "Warning: Node \"OTG_DREQ\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DREQ\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DREQ\[1\] " "Warning: Node \"OTG_DREQ\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DREQ\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_FSPEED " "Warning: Node \"OTG_FSPEED\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_FSPEED" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_INT\[0\] " "Warning: Node \"OTG_INT\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_INT\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_INT\[1\] " "Warning: Node \"OTG_INT\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_INT\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_LSPEED " "Warning: Node \"OTG_LSPEED\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_LSPEED" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_RD_N " "Warning: Node \"OTG_RD_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_RD_N" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_RST_N " "Warning: Node \"OTG_RST_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_RST_N" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_WR_N " "Warning: Node \"OTG_WR_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_WR_N" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_CLK " "Warning: Node \"PS2_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "PS2_CLK" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_CLK2 " "Warning: Node \"PS2_CLK2\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "PS2_CLK2" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_DAT " "Warning: Node \"PS2_DAT\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "PS2_DAT" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_DAT2 " "Warning: Node \"PS2_DAT2\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "PS2_DAT2" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_CLK " "Warning: Node \"SD_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SD_CLK" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_CMD " "Warning: Node \"SD_CMD\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SD_CMD" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_DAT\[0\] " "Warning: Node \"SD_DAT\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SD_DAT\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_DAT\[1\] " "Warning: Node \"SD_DAT\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SD_DAT\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_DAT\[2\] " "Warning: Node \"SD_DAT\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SD_DAT\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_DAT\[3\] " "Warning: Node \"SD_DAT\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SD_DAT\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_WP_N " "Warning: Node \"SD_WP_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SD_WP_N" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SMA_CLKIN " "Warning: Node \"SMA_CLKIN\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SMA_CLKIN" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SMA_CLKOUT " "Warning: Node \"SMA_CLKOUT\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SMA_CLKOUT" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[0\] " "Warning: Node \"SRAM_ADDR\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[10\] " "Warning: Node \"SRAM_ADDR\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[10\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[11\] " "Warning: Node \"SRAM_ADDR\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[11\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[12\] " "Warning: Node \"SRAM_ADDR\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[12\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[13\] " "Warning: Node \"SRAM_ADDR\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[13\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[14\] " "Warning: Node \"SRAM_ADDR\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[14\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[15\] " "Warning: Node \"SRAM_ADDR\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[15\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[16\] " "Warning: Node \"SRAM_ADDR\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[16\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[17\] " "Warning: Node \"SRAM_ADDR\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[17\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[18\] " "Warning: Node \"SRAM_ADDR\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[18\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[19\] " "Warning: Node \"SRAM_ADDR\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[19\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[1\] " "Warning: Node \"SRAM_ADDR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[2\] " "Warning: Node \"SRAM_ADDR\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[3\] " "Warning: Node \"SRAM_ADDR\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[4\] " "Warning: Node \"SRAM_ADDR\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[5\] " "Warning: Node \"SRAM_ADDR\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[6\] " "Warning: Node \"SRAM_ADDR\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[7\] " "Warning: Node \"SRAM_ADDR\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[7\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[8\] " "Warning: Node \"SRAM_ADDR\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[8\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[9\] " "Warning: Node \"SRAM_ADDR\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[9\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_CE_N " "Warning: Node \"SRAM_CE_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_CE_N" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[0\] " "Warning: Node \"SRAM_DQ\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[10\] " "Warning: Node \"SRAM_DQ\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[10\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[11\] " "Warning: Node \"SRAM_DQ\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[11\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[12\] " "Warning: Node \"SRAM_DQ\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[12\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[13\] " "Warning: Node \"SRAM_DQ\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[13\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[14\] " "Warning: Node \"SRAM_DQ\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[14\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[15\] " "Warning: Node \"SRAM_DQ\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[15\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[1\] " "Warning: Node \"SRAM_DQ\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[2\] " "Warning: Node \"SRAM_DQ\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[3\] " "Warning: Node \"SRAM_DQ\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[4\] " "Warning: Node \"SRAM_DQ\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[5\] " "Warning: Node \"SRAM_DQ\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[6\] " "Warning: Node \"SRAM_DQ\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[7\] " "Warning: Node \"SRAM_DQ\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[7\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[8\] " "Warning: Node \"SRAM_DQ\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[8\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[9\] " "Warning: Node \"SRAM_DQ\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[9\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_LB_N " "Warning: Node \"SRAM_LB_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_LB_N" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_OE_N " "Warning: Node \"SRAM_OE_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_OE_N" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_UB_N " "Warning: Node \"SRAM_UB_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_UB_N" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_WE_N " "Warning: Node \"SRAM_WE_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_WE_N" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[0\] " "Warning: Node \"SW\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SW\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[10\] " "Warning: Node \"SW\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SW\[10\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[11\] " "Warning: Node \"SW\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SW\[11\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[12\] " "Warning: Node \"SW\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SW\[12\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[13\] " "Warning: Node \"SW\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SW\[13\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[14\] " "Warning: Node \"SW\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SW\[14\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[15\] " "Warning: Node \"SW\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SW\[15\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[16\] " "Warning: Node \"SW\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SW\[16\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[17\] " "Warning: Node \"SW\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SW\[17\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[1\] " "Warning: Node \"SW\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SW\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[2\] " "Warning: Node \"SW\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SW\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[3\] " "Warning: Node \"SW\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SW\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[4\] " "Warning: Node \"SW\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SW\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[5\] " "Warning: Node \"SW\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SW\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[6\] " "Warning: Node \"SW\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SW\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[7\] " "Warning: Node \"SW\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SW\[7\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[8\] " "Warning: Node \"SW\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SW\[8\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[9\] " "Warning: Node \"SW\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SW\[9\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_CLK27 " "Warning: Node \"TD_CLK27\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "TD_CLK27" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[0\] " "Warning: Node \"TD_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "TD_DATA\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[1\] " "Warning: Node \"TD_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "TD_DATA\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[2\] " "Warning: Node \"TD_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "TD_DATA\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[3\] " "Warning: Node \"TD_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "TD_DATA\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[4\] " "Warning: Node \"TD_DATA\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "TD_DATA\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[5\] " "Warning: Node \"TD_DATA\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "TD_DATA\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[6\] " "Warning: Node \"TD_DATA\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "TD_DATA\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[7\] " "Warning: Node \"TD_DATA\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "TD_DATA\[7\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_HS " "Warning: Node \"TD_HS\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "TD_HS" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_RESET_N " "Warning: Node \"TD_RESET_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "TD_RESET_N" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_VS " "Warning: Node \"TD_VS\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "TD_VS" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "UART_CTS " "Warning: Node \"UART_CTS\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "UART_CTS" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "UART_RTS " "Warning: Node \"UART_RTS\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "UART_RTS" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "UART_RXD " "Warning: Node \"UART_RXD\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "UART_RXD" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "UART_TXD " "Warning: Node \"UART_TXD\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "UART_TXD" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_BLANK_N " "Warning: Node \"VGA_BLANK_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_BLANK_N" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[0\] " "Warning: Node \"VGA_B\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_B\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[1\] " "Warning: Node \"VGA_B\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_B\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[2\] " "Warning: Node \"VGA_B\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_B\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[3\] " "Warning: Node \"VGA_B\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_B\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[4\] " "Warning: Node \"VGA_B\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_B\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[5\] " "Warning: Node \"VGA_B\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_B\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[6\] " "Warning: Node \"VGA_B\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_B\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[7\] " "Warning: Node \"VGA_B\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_B\[7\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_CLK " "Warning: Node \"VGA_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_CLK" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[0\] " "Warning: Node \"VGA_G\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_G\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[1\] " "Warning: Node \"VGA_G\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_G\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[2\] " "Warning: Node \"VGA_G\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_G\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[3\] " "Warning: Node \"VGA_G\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_G\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[4\] " "Warning: Node \"VGA_G\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_G\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[5\] " "Warning: Node \"VGA_G\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_G\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[6\] " "Warning: Node \"VGA_G\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_G\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[7\] " "Warning: Node \"VGA_G\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_G\[7\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_HS " "Warning: Node \"VGA_HS\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_HS" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[0\] " "Warning: Node \"VGA_R\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_R\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[1\] " "Warning: Node \"VGA_R\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_R\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[2\] " "Warning: Node \"VGA_R\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_R\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[3\] " "Warning: Node \"VGA_R\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_R\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[4\] " "Warning: Node \"VGA_R\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_R\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[5\] " "Warning: Node \"VGA_R\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_R\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[6\] " "Warning: Node \"VGA_R\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_R\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[7\] " "Warning: Node \"VGA_R\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_R\[7\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_SYNC_N " "Warning: Node \"VGA_SYNC_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_SYNC_N" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_VS " "Warning: Node \"VGA_VS\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_VS" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1}  } {  } 0 0 "Ignored locations or region assignments to the following nodes" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Info: Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:03 " "Info: Fitter placement operations ending: elapsed time is 00:00:03" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Info: Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "17 X58_Y37 X68_Y48 " "Info: Router estimated peak interconnect usage is 17% of the available device resources in the region that extends from location X58_Y37 to location X68_Y48" {  } {  } 0 0 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:04 " "Info: Fitter routing operations ending: elapsed time is 00:00:04" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Warning: Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 0 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 1214 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 1214 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "515 " "Info: Peak virtual memory: 515 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 20 19:05:59 2017 " "Info: Processing ended: Wed Dec 20 19:05:59 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:21 " "Info: Elapsed time: 00:00:21" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Info: Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II " "Info: Running Quartus II Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 10.0 Build 218 06/27/2010 SJ Web Edition " "Info: Version 10.0 Build 218 06/27/2010 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 20 19:06:00 2017 " "Info: Processing started: Wed Dec 20 19:06:00 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off DrowsinessDetector -c DrowsinessDetector " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off DrowsinessDetector -c DrowsinessDetector" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II " "Info: Running Quartus II TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 10.0 Build 218 06/27/2010 SJ Web Edition " "Info: Version 10.0 Build 218 06/27/2010 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 20 19:06:00 2017 " "Info: Processing started: Wed Dec 20 19:06:00 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta DrowsinessDetector -c DrowsinessDetector " "Info: Command: quartus_sta DrowsinessDetector -c DrowsinessDetector" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Info: Core supply voltage is 1.2V" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "count0\[0\]\$latch\|combout " "Warning: Node \"count0\[0\]\$latch\|combout\" is a latch" {  } { { "DrowsinessDetector.sv" "" { Text "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/DrowsinessDetector.sv" 44 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "nextState.readWeight_789\|combout " "Warning: Node \"nextState.readWeight_789\|combout\" is a latch" {  } { { "DrowsinessDetector.sv" "" { Text "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/DrowsinessDetector.sv" 44 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "count1\[8\]\$latch\|combout " "Warning: Node \"count1\[8\]\$latch\|combout\" is a latch" {  } { { "DrowsinessDetector.sv" "" { Text "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/DrowsinessDetector.sv" 44 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "count1\[9\]\$latch\|combout " "Warning: Node \"count1\[9\]\$latch\|combout\" is a latch" {  } { { "DrowsinessDetector.sv" "" { Text "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/DrowsinessDetector.sv" 44 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "nextState.hiddenLayer_763\|combout " "Warning: Node \"nextState.hiddenLayer_763\|combout\" is a latch" {  } { { "DrowsinessDetector.sv" "" { Text "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/DrowsinessDetector.sv" 44 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "nextState.halt1_776\|combout " "Warning: Node \"nextState.halt1_776\|combout\" is a latch" {  } { { "DrowsinessDetector.sv" "" { Text "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/DrowsinessDetector.sv" 44 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "count0\[6\]\$latch\|combout " "Warning: Node \"count0\[6\]\$latch\|combout\" is a latch" {  } { { "DrowsinessDetector.sv" "" { Text "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/DrowsinessDetector.sv" 44 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "count0\[3\]\$latch\|combout " "Warning: Node \"count0\[3\]\$latch\|combout\" is a latch" {  } { { "DrowsinessDetector.sv" "" { Text "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/DrowsinessDetector.sv" 44 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "count1\[3\]\$latch\|combout " "Warning: Node \"count1\[3\]\$latch\|combout\" is a latch" {  } { { "DrowsinessDetector.sv" "" { Text "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/DrowsinessDetector.sv" 44 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "count1\[0\]\$latch\|combout " "Warning: Node \"count1\[0\]\$latch\|combout\" is a latch" {  } { { "DrowsinessDetector.sv" "" { Text "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/DrowsinessDetector.sv" 44 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "count1\[1\]\$latch\|combout " "Warning: Node \"count1\[1\]\$latch\|combout\" is a latch" {  } { { "DrowsinessDetector.sv" "" { Text "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/DrowsinessDetector.sv" 44 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "count1\[2\]\$latch\|combout " "Warning: Node \"count1\[2\]\$latch\|combout\" is a latch" {  } { { "DrowsinessDetector.sv" "" { Text "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/DrowsinessDetector.sv" 44 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "count1\[6\]\$latch\|combout " "Warning: Node \"count1\[6\]\$latch\|combout\" is a latch" {  } { { "DrowsinessDetector.sv" "" { Text "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/DrowsinessDetector.sv" 44 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "count1\[5\]\$latch\|combout " "Warning: Node \"count1\[5\]\$latch\|combout\" is a latch" {  } { { "DrowsinessDetector.sv" "" { Text "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/DrowsinessDetector.sv" 44 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "count1\[4\]\$latch\|combout " "Warning: Node \"count1\[4\]\$latch\|combout\" is a latch" {  } { { "DrowsinessDetector.sv" "" { Text "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/DrowsinessDetector.sv" 44 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "count1\[7\]\$latch\|combout " "Warning: Node \"count1\[7\]\$latch\|combout\" is a latch" {  } { { "DrowsinessDetector.sv" "" { Text "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/DrowsinessDetector.sv" 44 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "count0\[4\]\$latch\|combout " "Warning: Node \"count0\[4\]\$latch\|combout\" is a latch" {  } { { "DrowsinessDetector.sv" "" { Text "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/DrowsinessDetector.sv" 44 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "count0\[1\]\$latch\|combout " "Warning: Node \"count0\[1\]\$latch\|combout\" is a latch" {  } { { "DrowsinessDetector.sv" "" { Text "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/DrowsinessDetector.sv" 44 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "count0\[2\]\$latch\|combout " "Warning: Node \"count0\[2\]\$latch\|combout\" is a latch" {  } { { "DrowsinessDetector.sv" "" { Text "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/DrowsinessDetector.sv" 44 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "count0\[9\]\$latch\|combout " "Warning: Node \"count0\[9\]\$latch\|combout\" is a latch" {  } { { "DrowsinessDetector.sv" "" { Text "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/DrowsinessDetector.sv" 44 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "count0\[8\]\$latch\|combout " "Warning: Node \"count0\[8\]\$latch\|combout\" is a latch" {  } { { "DrowsinessDetector.sv" "" { Text "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/DrowsinessDetector.sv" 44 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "count0\[7\]\$latch\|combout " "Warning: Node \"count0\[7\]\$latch\|combout\" is a latch" {  } { { "DrowsinessDetector.sv" "" { Text "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/DrowsinessDetector.sv" 44 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "count0\[5\]\$latch\|combout " "Warning: Node \"count0\[5\]\$latch\|combout\" is a latch" {  } { { "DrowsinessDetector.sv" "" { Text "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/DrowsinessDetector.sv" 44 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "nextState.halt_815\|combout " "Warning: Node \"nextState.halt_815\|combout\" is a latch" {  } { { "DrowsinessDetector.sv" "" { Text "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/DrowsinessDetector.sv" 44 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "nextState.weightInitiallize_802\|combout " "Warning: Node \"nextState.weightInitiallize_802\|combout\" is a latch" {  } { { "DrowsinessDetector.sv" "" { Text "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/DrowsinessDetector.sv" 44 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inVal\[0\]\|combout " "Warning: Node \"inVal\[0\]\|combout\" is a latch" {  } { { "DrowsinessDetector.sv" "" { Text "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/DrowsinessDetector.sv" 44 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inVal\[1\]\|combout " "Warning: Node \"inVal\[1\]\|combout\" is a latch" {  } { { "DrowsinessDetector.sv" "" { Text "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/DrowsinessDetector.sv" 44 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inVal\[2\]\|combout " "Warning: Node \"inVal\[2\]\|combout\" is a latch" {  } { { "DrowsinessDetector.sv" "" { Text "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/DrowsinessDetector.sv" 44 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inVal\[3\]\|combout " "Warning: Node \"inVal\[3\]\|combout\" is a latch" {  } { { "DrowsinessDetector.sv" "" { Text "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/DrowsinessDetector.sv" 44 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inVal\[4\]\|combout " "Warning: Node \"inVal\[4\]\|combout\" is a latch" {  } { { "DrowsinessDetector.sv" "" { Text "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/DrowsinessDetector.sv" 44 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inVal\[5\]\|combout " "Warning: Node \"inVal\[5\]\|combout\" is a latch" {  } { { "DrowsinessDetector.sv" "" { Text "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/DrowsinessDetector.sv" 44 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inVal\[6\]\|combout " "Warning: Node \"inVal\[6\]\|combout\" is a latch" {  } { { "DrowsinessDetector.sv" "" { Text "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/DrowsinessDetector.sv" 44 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inVal\[7\]\|combout " "Warning: Node \"inVal\[7\]\|combout\" is a latch" {  } { { "DrowsinessDetector.sv" "" { Text "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/DrowsinessDetector.sv" 44 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inVal\[8\]\|combout " "Warning: Node \"inVal\[8\]\|combout\" is a latch" {  } { { "DrowsinessDetector.sv" "" { Text "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/DrowsinessDetector.sv" 44 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inVal\[9\]\|combout " "Warning: Node \"inVal\[9\]\|combout\" is a latch" {  } { { "DrowsinessDetector.sv" "" { Text "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/DrowsinessDetector.sv" 44 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "weight\[0\]\$latch\|combout " "Warning: Node \"weight\[0\]\$latch\|combout\" is a latch" {  } { { "DrowsinessDetector.sv" "" { Text "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/DrowsinessDetector.sv" 44 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "weight\[9\]\$latch\|combout " "Warning: Node \"weight\[9\]\$latch\|combout\" is a latch" {  } { { "DrowsinessDetector.sv" "" { Text "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/DrowsinessDetector.sv" 44 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "weight\[1\]\$latch\|combout " "Warning: Node \"weight\[1\]\$latch\|combout\" is a latch" {  } { { "DrowsinessDetector.sv" "" { Text "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/DrowsinessDetector.sv" 44 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "weight\[2\]\$latch\|combout " "Warning: Node \"weight\[2\]\$latch\|combout\" is a latch" {  } { { "DrowsinessDetector.sv" "" { Text "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/DrowsinessDetector.sv" 44 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "weight\[3\]\$latch\|combout " "Warning: Node \"weight\[3\]\$latch\|combout\" is a latch" {  } { { "DrowsinessDetector.sv" "" { Text "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/DrowsinessDetector.sv" 44 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "weight\[4\]\$latch\|combout " "Warning: Node \"weight\[4\]\$latch\|combout\" is a latch" {  } { { "DrowsinessDetector.sv" "" { Text "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/DrowsinessDetector.sv" 44 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "weight\[5\]\$latch\|combout " "Warning: Node \"weight\[5\]\$latch\|combout\" is a latch" {  } { { "DrowsinessDetector.sv" "" { Text "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/DrowsinessDetector.sv" 44 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "weight\[6\]\$latch\|combout " "Warning: Node \"weight\[6\]\$latch\|combout\" is a latch" {  } { { "DrowsinessDetector.sv" "" { Text "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/DrowsinessDetector.sv" 44 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "weight\[7\]\$latch\|combout " "Warning: Node \"weight\[7\]\$latch\|combout\" is a latch" {  } { { "DrowsinessDetector.sv" "" { Text "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/DrowsinessDetector.sv" 44 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "weight\[8\]\$latch\|combout " "Warning: Node \"weight\[8\]\$latch\|combout\" is a latch" {  } { { "DrowsinessDetector.sv" "" { Text "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/DrowsinessDetector.sv" 44 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Address\[6\]\|combout " "Warning: Node \"Address\[6\]\|combout\" is a latch" {  } { { "DrowsinessDetector.sv" "" { Text "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/DrowsinessDetector.sv" 44 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "WE\|combout " "Warning: Node \"WE\|combout\" is a latch" {  } { { "DrowsinessDetector.sv" "" { Text "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/DrowsinessDetector.sv" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dataIn\[0\]\$latch\|combout " "Warning: Node \"dataIn\[0\]\$latch\|combout\" is a latch" {  } { { "DrowsinessDetector.sv" "" { Text "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/DrowsinessDetector.sv" 44 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Address\[2\]\|combout " "Warning: Node \"Address\[2\]\|combout\" is a latch" {  } { { "DrowsinessDetector.sv" "" { Text "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/DrowsinessDetector.sv" 44 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Address\[4\]\|combout " "Warning: Node \"Address\[4\]\|combout\" is a latch" {  } { { "DrowsinessDetector.sv" "" { Text "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/DrowsinessDetector.sv" 44 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Address\[0\]\|combout " "Warning: Node \"Address\[0\]\|combout\" is a latch" {  } { { "DrowsinessDetector.sv" "" { Text "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/DrowsinessDetector.sv" 44 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Address\[5\]\|combout " "Warning: Node \"Address\[5\]\|combout\" is a latch" {  } { { "DrowsinessDetector.sv" "" { Text "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/DrowsinessDetector.sv" 44 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Address\[1\]\|combout " "Warning: Node \"Address\[1\]\|combout\" is a latch" {  } { { "DrowsinessDetector.sv" "" { Text "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/DrowsinessDetector.sv" 44 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Address\[3\]\|combout " "Warning: Node \"Address\[3\]\|combout\" is a latch" {  } { { "DrowsinessDetector.sv" "" { Text "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/DrowsinessDetector.sv" 44 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dataIn\[9\]\$latch\|combout " "Warning: Node \"dataIn\[9\]\$latch\|combout\" is a latch" {  } { { "DrowsinessDetector.sv" "" { Text "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/DrowsinessDetector.sv" 44 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dataIn\[1\]\$latch\|combout " "Warning: Node \"dataIn\[1\]\$latch\|combout\" is a latch" {  } { { "DrowsinessDetector.sv" "" { Text "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/DrowsinessDetector.sv" 44 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dataIn\[3\]\$latch\|combout " "Warning: Node \"dataIn\[3\]\$latch\|combout\" is a latch" {  } { { "DrowsinessDetector.sv" "" { Text "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/DrowsinessDetector.sv" 44 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dataIn\[5\]\$latch\|combout " "Warning: Node \"dataIn\[5\]\$latch\|combout\" is a latch" {  } { { "DrowsinessDetector.sv" "" { Text "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/DrowsinessDetector.sv" 44 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dataIn\[7\]\$latch\|combout " "Warning: Node \"dataIn\[7\]\$latch\|combout\" is a latch" {  } { { "DrowsinessDetector.sv" "" { Text "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/DrowsinessDetector.sv" 44 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dataIn\[8\]\$latch\|combout " "Warning: Node \"dataIn\[8\]\$latch\|combout\" is a latch" {  } { { "DrowsinessDetector.sv" "" { Text "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/DrowsinessDetector.sv" 44 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "on\|combout " "Warning: Node \"on\|combout\" is a latch" {  } { { "DrowsinessDetector.sv" "" { Text "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/DrowsinessDetector.sv" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dataIn\[2\]\$latch\|combout " "Warning: Node \"dataIn\[2\]\$latch\|combout\" is a latch" {  } { { "DrowsinessDetector.sv" "" { Text "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/DrowsinessDetector.sv" 44 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dataIn\[4\]\$latch\|combout " "Warning: Node \"dataIn\[4\]\$latch\|combout\" is a latch" {  } { { "DrowsinessDetector.sv" "" { Text "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/DrowsinessDetector.sv" 44 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dataIn\[6\]\$latch\|combout " "Warning: Node \"dataIn\[6\]\$latch\|combout\" is a latch" {  } { { "DrowsinessDetector.sv" "" { Text "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/DrowsinessDetector.sv" 44 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "getMul\|outVal\[0\]~latch\|combout " "Warning: Node \"getMul\|outVal\[0\]~latch\|combout\" is a latch" {  } { { "../HiddenLayer/HiddenLayer_Top.sv" "" { Text "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/HiddenLayer/HiddenLayer_Top.sv" 19 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Clear\|combout " "Warning: Node \"Clear\|combout\" is a latch" {  } { { "DrowsinessDetector.sv" "" { Text "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/DrowsinessDetector.sv" 29 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "getMul\|outVal\[1\]~latch\|combout " "Warning: Node \"getMul\|outVal\[1\]~latch\|combout\" is a latch" {  } { { "../HiddenLayer/HiddenLayer_Top.sv" "" { Text "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/HiddenLayer/HiddenLayer_Top.sv" 19 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "getMul\|outVal\[2\]~latch\|combout " "Warning: Node \"getMul\|outVal\[2\]~latch\|combout\" is a latch" {  } { { "../HiddenLayer/HiddenLayer_Top.sv" "" { Text "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/HiddenLayer/HiddenLayer_Top.sv" 19 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "getMul\|outVal\[3\]~latch\|combout " "Warning: Node \"getMul\|outVal\[3\]~latch\|combout\" is a latch" {  } { { "../HiddenLayer/HiddenLayer_Top.sv" "" { Text "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/HiddenLayer/HiddenLayer_Top.sv" 19 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "getMul\|outVal\[4\]~latch\|combout " "Warning: Node \"getMul\|outVal\[4\]~latch\|combout\" is a latch" {  } { { "../HiddenLayer/HiddenLayer_Top.sv" "" { Text "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/HiddenLayer/HiddenLayer_Top.sv" 19 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "getMul\|outVal\[5\]~latch\|combout " "Warning: Node \"getMul\|outVal\[5\]~latch\|combout\" is a latch" {  } { { "../HiddenLayer/HiddenLayer_Top.sv" "" { Text "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/HiddenLayer/HiddenLayer_Top.sv" 19 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "getMul\|outVal\[6\]~latch\|combout " "Warning: Node \"getMul\|outVal\[6\]~latch\|combout\" is a latch" {  } { { "../HiddenLayer/HiddenLayer_Top.sv" "" { Text "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/HiddenLayer/HiddenLayer_Top.sv" 19 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "getMul\|outVal\[7\]~latch\|combout " "Warning: Node \"getMul\|outVal\[7\]~latch\|combout\" is a latch" {  } { { "../HiddenLayer/HiddenLayer_Top.sv" "" { Text "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/HiddenLayer/HiddenLayer_Top.sv" 19 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "getMul\|outVal\[8\]~latch\|combout " "Warning: Node \"getMul\|outVal\[8\]~latch\|combout\" is a latch" {  } { { "../HiddenLayer/HiddenLayer_Top.sv" "" { Text "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/HiddenLayer/HiddenLayer_Top.sv" 19 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "getMul\|outVal\[9\]~latch\|combout " "Warning: Node \"getMul\|outVal\[9\]~latch\|combout\" is a latch" {  } { { "../HiddenLayer/HiddenLayer_Top.sv" "" { Text "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/HiddenLayer/HiddenLayer_Top.sv" 19 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "outVal\[0\]\$latch\|combout " "Warning: Node \"outVal\[0\]\$latch\|combout\" is a latch" {  } { { "DrowsinessDetector.sv" "" { Text "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/DrowsinessDetector.sv" 44 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "outVal\[1\]\$latch\|combout " "Warning: Node \"outVal\[1\]\$latch\|combout\" is a latch" {  } { { "DrowsinessDetector.sv" "" { Text "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/DrowsinessDetector.sv" 44 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "outVal\[2\]\$latch\|combout " "Warning: Node \"outVal\[2\]\$latch\|combout\" is a latch" {  } { { "DrowsinessDetector.sv" "" { Text "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/DrowsinessDetector.sv" 44 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "outVal\[3\]\$latch\|combout " "Warning: Node \"outVal\[3\]\$latch\|combout\" is a latch" {  } { { "DrowsinessDetector.sv" "" { Text "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/DrowsinessDetector.sv" 44 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "outVal\[4\]\$latch\|combout " "Warning: Node \"outVal\[4\]\$latch\|combout\" is a latch" {  } { { "DrowsinessDetector.sv" "" { Text "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/DrowsinessDetector.sv" 44 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "outVal\[5\]\$latch\|combout " "Warning: Node \"outVal\[5\]\$latch\|combout\" is a latch" {  } { { "DrowsinessDetector.sv" "" { Text "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/DrowsinessDetector.sv" 44 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "outVal\[6\]\$latch\|combout " "Warning: Node \"outVal\[6\]\$latch\|combout\" is a latch" {  } { { "DrowsinessDetector.sv" "" { Text "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/DrowsinessDetector.sv" 44 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "outVal\[7\]\$latch\|combout " "Warning: Node \"outVal\[7\]\$latch\|combout\" is a latch" {  } { { "DrowsinessDetector.sv" "" { Text "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/DrowsinessDetector.sv" 44 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "outVal\[8\]\$latch\|combout " "Warning: Node \"outVal\[8\]\$latch\|combout\" is a latch" {  } { { "DrowsinessDetector.sv" "" { Text "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/DrowsinessDetector.sv" 44 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "outVal\[9\]\$latch\|combout " "Warning: Node \"outVal\[9\]\$latch\|combout\" is a latch" {  } { { "DrowsinessDetector.sv" "" { Text "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/DrowsinessDetector.sv" 44 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "DrowsinessDetector.sdc " "Critical Warning: Synopsys Design Constraints File file not found: 'DrowsinessDetector.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 0 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "Info: No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 0 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Info: Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Clock Clock " "Info: create_clock -period 1.000 -name Clock Clock" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name count1\[0\]\$latch count1\[0\]\$latch " "Info: create_clock -period 1.000 -name count1\[0\]\$latch count1\[0\]\$latch" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name state.hiddenLayer state.hiddenLayer " "Info: create_clock -period 1.000 -name state.hiddenLayer state.hiddenLayer" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name state.readWeight state.readWeight " "Info: create_clock -period 1.000 -name state.readWeight state.readWeight" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name state.halt state.halt " "Info: create_clock -period 1.000 -name state.halt state.halt" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name state.weightInitiallize state.weightInitiallize " "Info: create_clock -period 1.000 -name state.weightInitiallize state.weightInitiallize" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Clear Clear " "Info: create_clock -period 1.000 -name Clear Clear" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Warning: Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "getMul\|Add0~27\|dataa " "Warning: Node \"getMul\|Add0~27\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "getMul\|Add0~27\|combout " "Warning: Node \"getMul\|Add0~27\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "getMul\|Add0~29\|datab " "Warning: Node \"getMul\|Add0~29\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "getMul\|Add0~29\|combout " "Warning: Node \"getMul\|Add0~29\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "getMul\|outVal\[9\]~head_lut\|datab " "Warning: Node \"getMul\|outVal\[9\]~head_lut\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "getMul\|outVal\[9\]~head_lut\|combout " "Warning: Node \"getMul\|outVal\[9\]~head_lut\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "../HiddenLayer/HiddenLayer_Top.sv" "" { Text "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/HiddenLayer/HiddenLayer_Top.sv" 14 -1 0 } } { "../HiddenLayer/HiddenLayer_Top.sv" "" { Text "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/HiddenLayer/HiddenLayer_Top.sv" 19 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Warning: Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "getMul\|Add0~24\|dataa " "Warning: Node \"getMul\|Add0~24\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "getMul\|Add0~24\|combout " "Warning: Node \"getMul\|Add0~24\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "getMul\|Add0~26\|datab " "Warning: Node \"getMul\|Add0~26\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "getMul\|Add0~26\|combout " "Warning: Node \"getMul\|Add0~26\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "getMul\|outVal\[8\]~head_lut\|dataa " "Warning: Node \"getMul\|outVal\[8\]~head_lut\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "getMul\|outVal\[8\]~head_lut\|combout " "Warning: Node \"getMul\|outVal\[8\]~head_lut\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "../HiddenLayer/HiddenLayer_Top.sv" "" { Text "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/HiddenLayer/HiddenLayer_Top.sv" 14 -1 0 } } { "../HiddenLayer/HiddenLayer_Top.sv" "" { Text "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/HiddenLayer/HiddenLayer_Top.sv" 19 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Warning: Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "getMul\|Add0~21\|dataa " "Warning: Node \"getMul\|Add0~21\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "getMul\|Add0~21\|combout " "Warning: Node \"getMul\|Add0~21\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "getMul\|Add0~23\|datab " "Warning: Node \"getMul\|Add0~23\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "getMul\|Add0~23\|combout " "Warning: Node \"getMul\|Add0~23\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "getMul\|outVal\[7\]~head_lut\|datab " "Warning: Node \"getMul\|outVal\[7\]~head_lut\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "getMul\|outVal\[7\]~head_lut\|combout " "Warning: Node \"getMul\|outVal\[7\]~head_lut\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "../HiddenLayer/HiddenLayer_Top.sv" "" { Text "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/HiddenLayer/HiddenLayer_Top.sv" 14 -1 0 } } { "../HiddenLayer/HiddenLayer_Top.sv" "" { Text "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/HiddenLayer/HiddenLayer_Top.sv" 19 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Warning: Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "getMul\|Add0~18\|datab " "Warning: Node \"getMul\|Add0~18\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "getMul\|Add0~18\|combout " "Warning: Node \"getMul\|Add0~18\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "getMul\|Add0~20\|datab " "Warning: Node \"getMul\|Add0~20\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "getMul\|Add0~20\|combout " "Warning: Node \"getMul\|Add0~20\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "getMul\|outVal\[6\]~head_lut\|dataa " "Warning: Node \"getMul\|outVal\[6\]~head_lut\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "getMul\|outVal\[6\]~head_lut\|combout " "Warning: Node \"getMul\|outVal\[6\]~head_lut\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "../HiddenLayer/HiddenLayer_Top.sv" "" { Text "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/HiddenLayer/HiddenLayer_Top.sv" 14 -1 0 } } { "../HiddenLayer/HiddenLayer_Top.sv" "" { Text "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/HiddenLayer/HiddenLayer_Top.sv" 19 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Warning: Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "getMul\|Add0~15\|dataa " "Warning: Node \"getMul\|Add0~15\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "getMul\|Add0~15\|combout " "Warning: Node \"getMul\|Add0~15\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "getMul\|Add0~17\|datac " "Warning: Node \"getMul\|Add0~17\|datac\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "getMul\|Add0~17\|combout " "Warning: Node \"getMul\|Add0~17\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "getMul\|outVal\[5\]~head_lut\|datad " "Warning: Node \"getMul\|outVal\[5\]~head_lut\|datad\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "getMul\|outVal\[5\]~head_lut\|combout " "Warning: Node \"getMul\|outVal\[5\]~head_lut\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "../HiddenLayer/HiddenLayer_Top.sv" "" { Text "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/HiddenLayer/HiddenLayer_Top.sv" 14 -1 0 } } { "../HiddenLayer/HiddenLayer_Top.sv" "" { Text "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/HiddenLayer/HiddenLayer_Top.sv" 19 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Warning: Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "getMul\|Add0~12\|dataa " "Warning: Node \"getMul\|Add0~12\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "getMul\|Add0~12\|combout " "Warning: Node \"getMul\|Add0~12\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "getMul\|Add0~14\|datab " "Warning: Node \"getMul\|Add0~14\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "getMul\|Add0~14\|combout " "Warning: Node \"getMul\|Add0~14\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "getMul\|outVal\[4\]~head_lut\|datad " "Warning: Node \"getMul\|outVal\[4\]~head_lut\|datad\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "getMul\|outVal\[4\]~head_lut\|combout " "Warning: Node \"getMul\|outVal\[4\]~head_lut\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "../HiddenLayer/HiddenLayer_Top.sv" "" { Text "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/HiddenLayer/HiddenLayer_Top.sv" 14 -1 0 } } { "../HiddenLayer/HiddenLayer_Top.sv" "" { Text "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/HiddenLayer/HiddenLayer_Top.sv" 19 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Warning: Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "getMul\|Add0~9\|dataa " "Warning: Node \"getMul\|Add0~9\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "getMul\|Add0~9\|combout " "Warning: Node \"getMul\|Add0~9\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "getMul\|Add0~11\|datab " "Warning: Node \"getMul\|Add0~11\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "getMul\|Add0~11\|combout " "Warning: Node \"getMul\|Add0~11\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "getMul\|outVal\[3\]~head_lut\|dataa " "Warning: Node \"getMul\|outVal\[3\]~head_lut\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "getMul\|outVal\[3\]~head_lut\|combout " "Warning: Node \"getMul\|outVal\[3\]~head_lut\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "../HiddenLayer/HiddenLayer_Top.sv" "" { Text "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/HiddenLayer/HiddenLayer_Top.sv" 14 -1 0 } } { "../HiddenLayer/HiddenLayer_Top.sv" "" { Text "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/HiddenLayer/HiddenLayer_Top.sv" 19 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Warning: Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "getMul\|Add0~6\|dataa " "Warning: Node \"getMul\|Add0~6\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "getMul\|Add0~6\|combout " "Warning: Node \"getMul\|Add0~6\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "getMul\|Add0~8\|dataa " "Warning: Node \"getMul\|Add0~8\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "getMul\|Add0~8\|combout " "Warning: Node \"getMul\|Add0~8\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "getMul\|outVal\[2\]~head_lut\|datab " "Warning: Node \"getMul\|outVal\[2\]~head_lut\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "getMul\|outVal\[2\]~head_lut\|combout " "Warning: Node \"getMul\|outVal\[2\]~head_lut\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "../HiddenLayer/HiddenLayer_Top.sv" "" { Text "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/HiddenLayer/HiddenLayer_Top.sv" 14 -1 0 } } { "../HiddenLayer/HiddenLayer_Top.sv" "" { Text "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/HiddenLayer/HiddenLayer_Top.sv" 19 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Warning: Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "getMul\|Add0~3\|dataa " "Warning: Node \"getMul\|Add0~3\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "getMul\|Add0~3\|combout " "Warning: Node \"getMul\|Add0~3\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "getMul\|Add0~5\|datac " "Warning: Node \"getMul\|Add0~5\|datac\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "getMul\|Add0~5\|combout " "Warning: Node \"getMul\|Add0~5\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "getMul\|outVal\[1\]~head_lut\|dataa " "Warning: Node \"getMul\|outVal\[1\]~head_lut\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "getMul\|outVal\[1\]~head_lut\|combout " "Warning: Node \"getMul\|outVal\[1\]~head_lut\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "../HiddenLayer/HiddenLayer_Top.sv" "" { Text "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/HiddenLayer/HiddenLayer_Top.sv" 14 -1 0 } } { "../HiddenLayer/HiddenLayer_Top.sv" "" { Text "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/HiddenLayer/HiddenLayer_Top.sv" 19 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Warning: Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "getMul\|Add0~0\|dataa " "Warning: Node \"getMul\|Add0~0\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "getMul\|Add0~0\|combout " "Warning: Node \"getMul\|Add0~0\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "getMul\|Add0~2\|dataa " "Warning: Node \"getMul\|Add0~2\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "getMul\|Add0~2\|combout " "Warning: Node \"getMul\|Add0~2\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "getMul\|outVal\[0\]~head_lut\|datad " "Warning: Node \"getMul\|outVal\[0\]~head_lut\|datad\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "getMul\|outVal\[0\]~head_lut\|combout " "Warning: Node \"getMul\|outVal\[0\]~head_lut\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "../HiddenLayer/HiddenLayer_Top.sv" "" { Text "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/HiddenLayer/HiddenLayer_Top.sv" 14 -1 0 } } { "../HiddenLayer/HiddenLayer_Top.sv" "" { Text "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/HiddenLayer/HiddenLayer_Top.sv" 19 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WSTA_CLOCK_SOURCES_FEED_EACH_OTHER" "count1\[0\]\$latch count1\[0\]\$latch " "Warning: Clock target count1\[0\]\$latch of clock count1\[0\]\$latch is fed by another target of the same clock." {  } {  } 0 0 "Clock target %1!s! of clock %2!s! is fed by another target of the same clock." 0 0 "" 0 -1}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "Info: No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 0 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty " "Info: Deriving Clock Uncertainty" { { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{state.weightInitiallize\}\] -rise_to \[get_clocks \{state.weightInitiallize\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{state.weightInitiallize\}\] -rise_to \[get_clocks \{state.weightInitiallize\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{state.weightInitiallize\}\] -fall_to \[get_clocks \{state.weightInitiallize\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{state.weightInitiallize\}\] -fall_to \[get_clocks \{state.weightInitiallize\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{state.weightInitiallize\}\] -rise_to \[get_clocks \{state.weightInitiallize\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{state.weightInitiallize\}\] -rise_to \[get_clocks \{state.weightInitiallize\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{state.weightInitiallize\}\] -fall_to \[get_clocks \{state.weightInitiallize\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{state.weightInitiallize\}\] -fall_to \[get_clocks \{state.weightInitiallize\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{state.weightInitiallize\}\] -rise_to \[get_clocks \{state.weightInitiallize\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{state.weightInitiallize\}\] -rise_to \[get_clocks \{state.weightInitiallize\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{state.weightInitiallize\}\] -fall_to \[get_clocks \{state.weightInitiallize\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{state.weightInitiallize\}\] -fall_to \[get_clocks \{state.weightInitiallize\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{state.weightInitiallize\}\] -rise_to \[get_clocks \{state.weightInitiallize\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{state.weightInitiallize\}\] -rise_to \[get_clocks \{state.weightInitiallize\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{state.weightInitiallize\}\] -fall_to \[get_clocks \{state.weightInitiallize\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{state.weightInitiallize\}\] -fall_to \[get_clocks \{state.weightInitiallize\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{state.weightInitiallize\}\] -rise_to \[get_clocks \{state.readWeight\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{state.weightInitiallize\}\] -rise_to \[get_clocks \{state.readWeight\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{state.weightInitiallize\}\] -fall_to \[get_clocks \{state.readWeight\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{state.weightInitiallize\}\] -fall_to \[get_clocks \{state.readWeight\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{state.weightInitiallize\}\] -rise_to \[get_clocks \{state.readWeight\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{state.weightInitiallize\}\] -rise_to \[get_clocks \{state.readWeight\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{state.weightInitiallize\}\] -fall_to \[get_clocks \{state.readWeight\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{state.weightInitiallize\}\] -fall_to \[get_clocks \{state.readWeight\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{state.weightInitiallize\}\] -rise_to \[get_clocks \{state.readWeight\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{state.weightInitiallize\}\] -rise_to \[get_clocks \{state.readWeight\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{state.weightInitiallize\}\] -fall_to \[get_clocks \{state.readWeight\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{state.weightInitiallize\}\] -fall_to \[get_clocks \{state.readWeight\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{state.weightInitiallize\}\] -rise_to \[get_clocks \{state.readWeight\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{state.weightInitiallize\}\] -rise_to \[get_clocks \{state.readWeight\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{state.weightInitiallize\}\] -fall_to \[get_clocks \{state.readWeight\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{state.weightInitiallize\}\] -fall_to \[get_clocks \{state.readWeight\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{state.weightInitiallize\}\] -rise_to \[get_clocks \{state.hiddenLayer\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{state.weightInitiallize\}\] -rise_to \[get_clocks \{state.hiddenLayer\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{state.weightInitiallize\}\] -fall_to \[get_clocks \{state.hiddenLayer\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{state.weightInitiallize\}\] -fall_to \[get_clocks \{state.hiddenLayer\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{state.weightInitiallize\}\] -rise_to \[get_clocks \{state.hiddenLayer\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{state.weightInitiallize\}\] -rise_to \[get_clocks \{state.hiddenLayer\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{state.weightInitiallize\}\] -fall_to \[get_clocks \{state.hiddenLayer\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{state.weightInitiallize\}\] -fall_to \[get_clocks \{state.hiddenLayer\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{state.weightInitiallize\}\] -rise_to \[get_clocks \{state.hiddenLayer\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{state.weightInitiallize\}\] -rise_to \[get_clocks \{state.hiddenLayer\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{state.weightInitiallize\}\] -fall_to \[get_clocks \{state.hiddenLayer\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{state.weightInitiallize\}\] -fall_to \[get_clocks \{state.hiddenLayer\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{state.weightInitiallize\}\] -rise_to \[get_clocks \{state.hiddenLayer\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{state.weightInitiallize\}\] -rise_to \[get_clocks \{state.hiddenLayer\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{state.weightInitiallize\}\] -fall_to \[get_clocks \{state.hiddenLayer\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{state.weightInitiallize\}\] -fall_to \[get_clocks \{state.hiddenLayer\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{state.weightInitiallize\}\] -rise_to \[get_clocks \{state.halt\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{state.weightInitiallize\}\] -rise_to \[get_clocks \{state.halt\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{state.weightInitiallize\}\] -fall_to \[get_clocks \{state.halt\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{state.weightInitiallize\}\] -fall_to \[get_clocks \{state.halt\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{state.weightInitiallize\}\] -rise_to \[get_clocks \{state.halt\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{state.weightInitiallize\}\] -rise_to \[get_clocks \{state.halt\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{state.weightInitiallize\}\] -fall_to \[get_clocks \{state.halt\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{state.weightInitiallize\}\] -fall_to \[get_clocks \{state.halt\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{state.weightInitiallize\}\] -rise_to \[get_clocks \{state.halt\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{state.weightInitiallize\}\] -rise_to \[get_clocks \{state.halt\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{state.weightInitiallize\}\] -fall_to \[get_clocks \{state.halt\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{state.weightInitiallize\}\] -fall_to \[get_clocks \{state.halt\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{state.weightInitiallize\}\] -rise_to \[get_clocks \{state.halt\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{state.weightInitiallize\}\] -rise_to \[get_clocks \{state.halt\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{state.weightInitiallize\}\] -fall_to \[get_clocks \{state.halt\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{state.weightInitiallize\}\] -fall_to \[get_clocks \{state.halt\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{state.weightInitiallize\}\] -rise_to \[get_clocks \{count1\[0\]\$latch\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{state.weightInitiallize\}\] -rise_to \[get_clocks \{count1\[0\]\$latch\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{state.weightInitiallize\}\] -fall_to \[get_clocks \{count1\[0\]\$latch\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{state.weightInitiallize\}\] -fall_to \[get_clocks \{count1\[0\]\$latch\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{state.weightInitiallize\}\] -rise_to \[get_clocks \{count1\[0\]\$latch\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{state.weightInitiallize\}\] -rise_to \[get_clocks \{count1\[0\]\$latch\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{state.weightInitiallize\}\] -fall_to \[get_clocks \{count1\[0\]\$latch\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{state.weightInitiallize\}\] -fall_to \[get_clocks \{count1\[0\]\$latch\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{state.weightInitiallize\}\] -rise_to \[get_clocks \{count1\[0\]\$latch\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{state.weightInitiallize\}\] -rise_to \[get_clocks \{count1\[0\]\$latch\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{state.weightInitiallize\}\] -fall_to \[get_clocks \{count1\[0\]\$latch\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{state.weightInitiallize\}\] -fall_to \[get_clocks \{count1\[0\]\$latch\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{state.weightInitiallize\}\] -rise_to \[get_clocks \{count1\[0\]\$latch\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{state.weightInitiallize\}\] -rise_to \[get_clocks \{count1\[0\]\$latch\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{state.weightInitiallize\}\] -fall_to \[get_clocks \{count1\[0\]\$latch\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{state.weightInitiallize\}\] -fall_to \[get_clocks \{count1\[0\]\$latch\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{state.weightInitiallize\}\] -rise_to \[get_clocks \{Clock\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{state.weightInitiallize\}\] -rise_to \[get_clocks \{Clock\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{state.weightInitiallize\}\] -fall_to \[get_clocks \{Clock\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{state.weightInitiallize\}\] -fall_to \[get_clocks \{Clock\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{state.weightInitiallize\}\] -rise_to \[get_clocks \{Clock\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{state.weightInitiallize\}\] -rise_to \[get_clocks \{Clock\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{state.weightInitiallize\}\] -fall_to \[get_clocks \{Clock\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{state.weightInitiallize\}\] -fall_to \[get_clocks \{Clock\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{state.weightInitiallize\}\] -rise_to \[get_clocks \{Clock\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{state.weightInitiallize\}\] -rise_to \[get_clocks \{Clock\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{state.weightInitiallize\}\] -fall_to \[get_clocks \{Clock\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{state.weightInitiallize\}\] -fall_to \[get_clocks \{Clock\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{state.weightInitiallize\}\] -rise_to \[get_clocks \{Clock\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{state.weightInitiallize\}\] -rise_to \[get_clocks \{Clock\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{state.weightInitiallize\}\] -fall_to \[get_clocks \{Clock\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{state.weightInitiallize\}\] -fall_to \[get_clocks \{Clock\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{state.readWeight\}\] -rise_to \[get_clocks \{state.weightInitiallize\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{state.readWeight\}\] -rise_to \[get_clocks \{state.weightInitiallize\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{state.readWeight\}\] -fall_to \[get_clocks \{state.weightInitiallize\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{state.readWeight\}\] -fall_to \[get_clocks \{state.weightInitiallize\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{state.readWeight\}\] -rise_to \[get_clocks \{state.weightInitiallize\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{state.readWeight\}\] -rise_to \[get_clocks \{state.weightInitiallize\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{state.readWeight\}\] -fall_to \[get_clocks \{state.weightInitiallize\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{state.readWeight\}\] -fall_to \[get_clocks \{state.weightInitiallize\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{state.readWeight\}\] -rise_to \[get_clocks \{state.weightInitiallize\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{state.readWeight\}\] -rise_to \[get_clocks \{state.weightInitiallize\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{state.readWeight\}\] -fall_to \[get_clocks \{state.weightInitiallize\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{state.readWeight\}\] -fall_to \[get_clocks \{state.weightInitiallize\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{state.readWeight\}\] -rise_to \[get_clocks \{state.weightInitiallize\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{state.readWeight\}\] -rise_to \[get_clocks \{state.weightInitiallize\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{state.readWeight\}\] -fall_to \[get_clocks \{state.weightInitiallize\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{state.readWeight\}\] -fall_to \[get_clocks \{state.weightInitiallize\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{state.readWeight\}\] -rise_to \[get_clocks \{state.readWeight\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{state.readWeight\}\] -rise_to \[get_clocks \{state.readWeight\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{state.readWeight\}\] -fall_to \[get_clocks \{state.readWeight\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{state.readWeight\}\] -fall_to \[get_clocks \{state.readWeight\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{state.readWeight\}\] -rise_to \[get_clocks \{state.readWeight\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{state.readWeight\}\] -rise_to \[get_clocks \{state.readWeight\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{state.readWeight\}\] -fall_to \[get_clocks \{state.readWeight\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{state.readWeight\}\] -fall_to \[get_clocks \{state.readWeight\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{state.readWeight\}\] -rise_to \[get_clocks \{state.readWeight\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{state.readWeight\}\] -rise_to \[get_clocks \{state.readWeight\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{state.readWeight\}\] -fall_to \[get_clocks \{state.readWeight\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{state.readWeight\}\] -fall_to \[get_clocks \{state.readWeight\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{state.readWeight\}\] -rise_to \[get_clocks \{state.readWeight\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{state.readWeight\}\] -rise_to \[get_clocks \{state.readWeight\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{state.readWeight\}\] -fall_to \[get_clocks \{state.readWeight\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{state.readWeight\}\] -fall_to \[get_clocks \{state.readWeight\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{state.readWeight\}\] -rise_to \[get_clocks \{state.hiddenLayer\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{state.readWeight\}\] -rise_to \[get_clocks \{state.hiddenLayer\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{state.readWeight\}\] -fall_to \[get_clocks \{state.hiddenLayer\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{state.readWeight\}\] -fall_to \[get_clocks \{state.hiddenLayer\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{state.readWeight\}\] -rise_to \[get_clocks \{state.hiddenLayer\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{state.readWeight\}\] -rise_to \[get_clocks \{state.hiddenLayer\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{state.readWeight\}\] -fall_to \[get_clocks \{state.hiddenLayer\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{state.readWeight\}\] -fall_to \[get_clocks \{state.hiddenLayer\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{state.readWeight\}\] -rise_to \[get_clocks \{state.hiddenLayer\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{state.readWeight\}\] -rise_to \[get_clocks \{state.hiddenLayer\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{state.readWeight\}\] -fall_to \[get_clocks \{state.hiddenLayer\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{state.readWeight\}\] -fall_to \[get_clocks \{state.hiddenLayer\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{state.readWeight\}\] -rise_to \[get_clocks \{state.hiddenLayer\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{state.readWeight\}\] -rise_to \[get_clocks \{state.hiddenLayer\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{state.readWeight\}\] -fall_to \[get_clocks \{state.hiddenLayer\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{state.readWeight\}\] -fall_to \[get_clocks \{state.hiddenLayer\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{state.readWeight\}\] -rise_to \[get_clocks \{state.halt\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{state.readWeight\}\] -rise_to \[get_clocks \{state.halt\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{state.readWeight\}\] -fall_to \[get_clocks \{state.halt\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{state.readWeight\}\] -fall_to \[get_clocks \{state.halt\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{state.readWeight\}\] -rise_to \[get_clocks \{state.halt\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{state.readWeight\}\] -rise_to \[get_clocks \{state.halt\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{state.readWeight\}\] -fall_to \[get_clocks \{state.halt\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{state.readWeight\}\] -fall_to \[get_clocks \{state.halt\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{state.readWeight\}\] -rise_to \[get_clocks \{state.halt\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{state.readWeight\}\] -rise_to \[get_clocks \{state.halt\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{state.readWeight\}\] -fall_to \[get_clocks \{state.halt\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{state.readWeight\}\] -fall_to \[get_clocks \{state.halt\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{state.readWeight\}\] -rise_to \[get_clocks \{state.halt\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{state.readWeight\}\] -rise_to \[get_clocks \{state.halt\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{state.readWeight\}\] -fall_to \[get_clocks \{state.halt\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{state.readWeight\}\] -fall_to \[get_clocks \{state.halt\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{state.readWeight\}\] -rise_to \[get_clocks \{count1\[0\]\$latch\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{state.readWeight\}\] -rise_to \[get_clocks \{count1\[0\]\$latch\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{state.readWeight\}\] -fall_to \[get_clocks \{count1\[0\]\$latch\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{state.readWeight\}\] -fall_to \[get_clocks \{count1\[0\]\$latch\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{state.readWeight\}\] -rise_to \[get_clocks \{count1\[0\]\$latch\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{state.readWeight\}\] -rise_to \[get_clocks \{count1\[0\]\$latch\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{state.readWeight\}\] -fall_to \[get_clocks \{count1\[0\]\$latch\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{state.readWeight\}\] -fall_to \[get_clocks \{count1\[0\]\$latch\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{state.readWeight\}\] -rise_to \[get_clocks \{count1\[0\]\$latch\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{state.readWeight\}\] -rise_to \[get_clocks \{count1\[0\]\$latch\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{state.readWeight\}\] -fall_to \[get_clocks \{count1\[0\]\$latch\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{state.readWeight\}\] -fall_to \[get_clocks \{count1\[0\]\$latch\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{state.readWeight\}\] -rise_to \[get_clocks \{count1\[0\]\$latch\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{state.readWeight\}\] -rise_to \[get_clocks \{count1\[0\]\$latch\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{state.readWeight\}\] -fall_to \[get_clocks \{count1\[0\]\$latch\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{state.readWeight\}\] -fall_to \[get_clocks \{count1\[0\]\$latch\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{state.readWeight\}\] -rise_to \[get_clocks \{Clock\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{state.readWeight\}\] -rise_to \[get_clocks \{Clock\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{state.readWeight\}\] -fall_to \[get_clocks \{Clock\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{state.readWeight\}\] -fall_to \[get_clocks \{Clock\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{state.readWeight\}\] -rise_to \[get_clocks \{Clock\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{state.readWeight\}\] -rise_to \[get_clocks \{Clock\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{state.readWeight\}\] -fall_to \[get_clocks \{Clock\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{state.readWeight\}\] -fall_to \[get_clocks \{Clock\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{state.readWeight\}\] -rise_to \[get_clocks \{Clock\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{state.readWeight\}\] -rise_to \[get_clocks \{Clock\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{state.readWeight\}\] -fall_to \[get_clocks \{Clock\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{state.readWeight\}\] -fall_to \[get_clocks \{Clock\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{state.readWeight\}\] -rise_to \[get_clocks \{Clock\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{state.readWeight\}\] -rise_to \[get_clocks \{Clock\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{state.readWeight\}\] -fall_to \[get_clocks \{Clock\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{state.readWeight\}\] -fall_to \[get_clocks \{Clock\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{state.hiddenLayer\}\] -rise_to \[get_clocks \{state.weightInitiallize\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{state.hiddenLayer\}\] -rise_to \[get_clocks \{state.weightInitiallize\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{state.hiddenLayer\}\] -fall_to \[get_clocks \{state.weightInitiallize\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{state.hiddenLayer\}\] -fall_to \[get_clocks \{state.weightInitiallize\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{state.hiddenLayer\}\] -rise_to \[get_clocks \{state.weightInitiallize\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{state.hiddenLayer\}\] -rise_to \[get_clocks \{state.weightInitiallize\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{state.hiddenLayer\}\] -fall_to \[get_clocks \{state.weightInitiallize\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{state.hiddenLayer\}\] -fall_to \[get_clocks \{state.weightInitiallize\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{state.hiddenLayer\}\] -rise_to \[get_clocks \{state.weightInitiallize\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{state.hiddenLayer\}\] -rise_to \[get_clocks \{state.weightInitiallize\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{state.hiddenLayer\}\] -fall_to \[get_clocks \{state.weightInitiallize\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{state.hiddenLayer\}\] -fall_to \[get_clocks \{state.weightInitiallize\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{state.hiddenLayer\}\] -rise_to \[get_clocks \{state.weightInitiallize\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{state.hiddenLayer\}\] -rise_to \[get_clocks \{state.weightInitiallize\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{state.hiddenLayer\}\] -fall_to \[get_clocks \{state.weightInitiallize\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{state.hiddenLayer\}\] -fall_to \[get_clocks \{state.weightInitiallize\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{state.hiddenLayer\}\] -rise_to \[get_clocks \{state.readWeight\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{state.hiddenLayer\}\] -rise_to \[get_clocks \{state.readWeight\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{state.hiddenLayer\}\] -fall_to \[get_clocks \{state.readWeight\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{state.hiddenLayer\}\] -fall_to \[get_clocks \{state.readWeight\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{state.hiddenLayer\}\] -rise_to \[get_clocks \{state.readWeight\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{state.hiddenLayer\}\] -rise_to \[get_clocks \{state.readWeight\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{state.hiddenLayer\}\] -fall_to \[get_clocks \{state.readWeight\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{state.hiddenLayer\}\] -fall_to \[get_clocks \{state.readWeight\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{state.hiddenLayer\}\] -rise_to \[get_clocks \{state.readWeight\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{state.hiddenLayer\}\] -rise_to \[get_clocks \{state.readWeight\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{state.hiddenLayer\}\] -fall_to \[get_clocks \{state.readWeight\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{state.hiddenLayer\}\] -fall_to \[get_clocks \{state.readWeight\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{state.hiddenLayer\}\] -rise_to \[get_clocks \{state.readWeight\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{state.hiddenLayer\}\] -rise_to \[get_clocks \{state.readWeight\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{state.hiddenLayer\}\] -fall_to \[get_clocks \{state.readWeight\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{state.hiddenLayer\}\] -fall_to \[get_clocks \{state.readWeight\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{state.hiddenLayer\}\] -rise_to \[get_clocks \{state.hiddenLayer\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{state.hiddenLayer\}\] -rise_to \[get_clocks \{state.hiddenLayer\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{state.hiddenLayer\}\] -fall_to \[get_clocks \{state.hiddenLayer\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{state.hiddenLayer\}\] -fall_to \[get_clocks \{state.hiddenLayer\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{state.hiddenLayer\}\] -rise_to \[get_clocks \{state.hiddenLayer\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{state.hiddenLayer\}\] -rise_to \[get_clocks \{state.hiddenLayer\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{state.hiddenLayer\}\] -fall_to \[get_clocks \{state.hiddenLayer\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{state.hiddenLayer\}\] -fall_to \[get_clocks \{state.hiddenLayer\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{state.hiddenLayer\}\] -rise_to \[get_clocks \{state.hiddenLayer\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{state.hiddenLayer\}\] -rise_to \[get_clocks \{state.hiddenLayer\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{state.hiddenLayer\}\] -fall_to \[get_clocks \{state.hiddenLayer\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{state.hiddenLayer\}\] -fall_to \[get_clocks \{state.hiddenLayer\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{state.hiddenLayer\}\] -rise_to \[get_clocks \{state.hiddenLayer\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{state.hiddenLayer\}\] -rise_to \[get_clocks \{state.hiddenLayer\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{state.hiddenLayer\}\] -fall_to \[get_clocks \{state.hiddenLayer\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{state.hiddenLayer\}\] -fall_to \[get_clocks \{state.hiddenLayer\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{state.hiddenLayer\}\] -rise_to \[get_clocks \{state.halt\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{state.hiddenLayer\}\] -rise_to \[get_clocks \{state.halt\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{state.hiddenLayer\}\] -fall_to \[get_clocks \{state.halt\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{state.hiddenLayer\}\] -fall_to \[get_clocks \{state.halt\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{state.hiddenLayer\}\] -rise_to \[get_clocks \{state.halt\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{state.hiddenLayer\}\] -rise_to \[get_clocks \{state.halt\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{state.hiddenLayer\}\] -fall_to \[get_clocks \{state.halt\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{state.hiddenLayer\}\] -fall_to \[get_clocks \{state.halt\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{state.hiddenLayer\}\] -rise_to \[get_clocks \{state.halt\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{state.hiddenLayer\}\] -rise_to \[get_clocks \{state.halt\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{state.hiddenLayer\}\] -fall_to \[get_clocks \{state.halt\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{state.hiddenLayer\}\] -fall_to \[get_clocks \{state.halt\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{state.hiddenLayer\}\] -rise_to \[get_clocks \{state.halt\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{state.hiddenLayer\}\] -rise_to \[get_clocks \{state.halt\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{state.hiddenLayer\}\] -fall_to \[get_clocks \{state.halt\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{state.hiddenLayer\}\] -fall_to \[get_clocks \{state.halt\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{state.hiddenLayer\}\] -rise_to \[get_clocks \{count1\[0\]\$latch\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{state.hiddenLayer\}\] -rise_to \[get_clocks \{count1\[0\]\$latch\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{state.hiddenLayer\}\] -fall_to \[get_clocks \{count1\[0\]\$latch\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{state.hiddenLayer\}\] -fall_to \[get_clocks \{count1\[0\]\$latch\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{state.hiddenLayer\}\] -rise_to \[get_clocks \{count1\[0\]\$latch\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{state.hiddenLayer\}\] -rise_to \[get_clocks \{count1\[0\]\$latch\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{state.hiddenLayer\}\] -fall_to \[get_clocks \{count1\[0\]\$latch\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{state.hiddenLayer\}\] -fall_to \[get_clocks \{count1\[0\]\$latch\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{state.hiddenLayer\}\] -rise_to \[get_clocks \{count1\[0\]\$latch\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{state.hiddenLayer\}\] -rise_to \[get_clocks \{count1\[0\]\$latch\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{state.hiddenLayer\}\] -fall_to \[get_clocks \{count1\[0\]\$latch\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{state.hiddenLayer\}\] -fall_to \[get_clocks \{count1\[0\]\$latch\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{state.hiddenLayer\}\] -rise_to \[get_clocks \{count1\[0\]\$latch\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{state.hiddenLayer\}\] -rise_to \[get_clocks \{count1\[0\]\$latch\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{state.hiddenLayer\}\] -fall_to \[get_clocks \{count1\[0\]\$latch\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{state.hiddenLayer\}\] -fall_to \[get_clocks \{count1\[0\]\$latch\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{state.hiddenLayer\}\] -rise_to \[get_clocks \{Clock\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{state.hiddenLayer\}\] -rise_to \[get_clocks \{Clock\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{state.hiddenLayer\}\] -fall_to \[get_clocks \{Clock\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{state.hiddenLayer\}\] -fall_to \[get_clocks \{Clock\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{state.hiddenLayer\}\] -rise_to \[get_clocks \{Clock\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{state.hiddenLayer\}\] -rise_to \[get_clocks \{Clock\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{state.hiddenLayer\}\] -fall_to \[get_clocks \{Clock\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{state.hiddenLayer\}\] -fall_to \[get_clocks \{Clock\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{state.hiddenLayer\}\] -rise_to \[get_clocks \{Clock\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{state.hiddenLayer\}\] -rise_to \[get_clocks \{Clock\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{state.hiddenLayer\}\] -fall_to \[get_clocks \{Clock\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{state.hiddenLayer\}\] -fall_to \[get_clocks \{Clock\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{state.hiddenLayer\}\] -rise_to \[get_clocks \{Clock\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{state.hiddenLayer\}\] -rise_to \[get_clocks \{Clock\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{state.hiddenLayer\}\] -fall_to \[get_clocks \{Clock\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{state.hiddenLayer\}\] -fall_to \[get_clocks \{Clock\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{state.hiddenLayer\}\] -rise_to \[get_clocks \{Clear\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{state.hiddenLayer\}\] -rise_to \[get_clocks \{Clear\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{state.hiddenLayer\}\] -fall_to \[get_clocks \{Clear\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{state.hiddenLayer\}\] -fall_to \[get_clocks \{Clear\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{state.hiddenLayer\}\] -rise_to \[get_clocks \{Clear\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{state.hiddenLayer\}\] -rise_to \[get_clocks \{Clear\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{state.hiddenLayer\}\] -fall_to \[get_clocks \{Clear\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{state.hiddenLayer\}\] -fall_to \[get_clocks \{Clear\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{state.hiddenLayer\}\] -rise_to \[get_clocks \{Clear\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{state.hiddenLayer\}\] -rise_to \[get_clocks \{Clear\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{state.hiddenLayer\}\] -fall_to \[get_clocks \{Clear\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{state.hiddenLayer\}\] -fall_to \[get_clocks \{Clear\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{state.hiddenLayer\}\] -rise_to \[get_clocks \{Clear\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{state.hiddenLayer\}\] -rise_to \[get_clocks \{Clear\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{state.hiddenLayer\}\] -fall_to \[get_clocks \{Clear\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{state.hiddenLayer\}\] -fall_to \[get_clocks \{Clear\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{state.halt\}\] -rise_to \[get_clocks \{state.weightInitiallize\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{state.halt\}\] -rise_to \[get_clocks \{state.weightInitiallize\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{state.halt\}\] -fall_to \[get_clocks \{state.weightInitiallize\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{state.halt\}\] -fall_to \[get_clocks \{state.weightInitiallize\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{state.halt\}\] -rise_to \[get_clocks \{state.weightInitiallize\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{state.halt\}\] -rise_to \[get_clocks \{state.weightInitiallize\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{state.halt\}\] -fall_to \[get_clocks \{state.weightInitiallize\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{state.halt\}\] -fall_to \[get_clocks \{state.weightInitiallize\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{state.halt\}\] -rise_to \[get_clocks \{state.weightInitiallize\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{state.halt\}\] -rise_to \[get_clocks \{state.weightInitiallize\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{state.halt\}\] -fall_to \[get_clocks \{state.weightInitiallize\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{state.halt\}\] -fall_to \[get_clocks \{state.weightInitiallize\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{state.halt\}\] -rise_to \[get_clocks \{state.weightInitiallize\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{state.halt\}\] -rise_to \[get_clocks \{state.weightInitiallize\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{state.halt\}\] -fall_to \[get_clocks \{state.weightInitiallize\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{state.halt\}\] -fall_to \[get_clocks \{state.weightInitiallize\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{state.halt\}\] -rise_to \[get_clocks \{state.readWeight\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{state.halt\}\] -rise_to \[get_clocks \{state.readWeight\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{state.halt\}\] -fall_to \[get_clocks \{state.readWeight\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{state.halt\}\] -fall_to \[get_clocks \{state.readWeight\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{state.halt\}\] -rise_to \[get_clocks \{state.readWeight\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{state.halt\}\] -rise_to \[get_clocks \{state.readWeight\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{state.halt\}\] -fall_to \[get_clocks \{state.readWeight\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{state.halt\}\] -fall_to \[get_clocks \{state.readWeight\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{state.halt\}\] -rise_to \[get_clocks \{state.readWeight\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{state.halt\}\] -rise_to \[get_clocks \{state.readWeight\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{state.halt\}\] -fall_to \[get_clocks \{state.readWeight\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{state.halt\}\] -fall_to \[get_clocks \{state.readWeight\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{state.halt\}\] -rise_to \[get_clocks \{state.readWeight\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{state.halt\}\] -rise_to \[get_clocks \{state.readWeight\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{state.halt\}\] -fall_to \[get_clocks \{state.readWeight\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{state.halt\}\] -fall_to \[get_clocks \{state.readWeight\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{state.halt\}\] -rise_to \[get_clocks \{state.hiddenLayer\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{state.halt\}\] -rise_to \[get_clocks \{state.hiddenLayer\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{state.halt\}\] -fall_to \[get_clocks \{state.hiddenLayer\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{state.halt\}\] -fall_to \[get_clocks \{state.hiddenLayer\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{state.halt\}\] -rise_to \[get_clocks \{state.hiddenLayer\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{state.halt\}\] -rise_to \[get_clocks \{state.hiddenLayer\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{state.halt\}\] -fall_to \[get_clocks \{state.hiddenLayer\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{state.halt\}\] -fall_to \[get_clocks \{state.hiddenLayer\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{state.halt\}\] -rise_to \[get_clocks \{state.hiddenLayer\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{state.halt\}\] -rise_to \[get_clocks \{state.hiddenLayer\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{state.halt\}\] -fall_to \[get_clocks \{state.hiddenLayer\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{state.halt\}\] -fall_to \[get_clocks \{state.hiddenLayer\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{state.halt\}\] -rise_to \[get_clocks \{state.hiddenLayer\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{state.halt\}\] -rise_to \[get_clocks \{state.hiddenLayer\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{state.halt\}\] -fall_to \[get_clocks \{state.hiddenLayer\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{state.halt\}\] -fall_to \[get_clocks \{state.hiddenLayer\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{state.halt\}\] -rise_to \[get_clocks \{state.halt\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{state.halt\}\] -rise_to \[get_clocks \{state.halt\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{state.halt\}\] -fall_to \[get_clocks \{state.halt\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{state.halt\}\] -fall_to \[get_clocks \{state.halt\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{state.halt\}\] -rise_to \[get_clocks \{state.halt\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{state.halt\}\] -rise_to \[get_clocks \{state.halt\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{state.halt\}\] -fall_to \[get_clocks \{state.halt\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{state.halt\}\] -fall_to \[get_clocks \{state.halt\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{state.halt\}\] -rise_to \[get_clocks \{state.halt\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{state.halt\}\] -rise_to \[get_clocks \{state.halt\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{state.halt\}\] -fall_to \[get_clocks \{state.halt\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{state.halt\}\] -fall_to \[get_clocks \{state.halt\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{state.halt\}\] -rise_to \[get_clocks \{state.halt\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{state.halt\}\] -rise_to \[get_clocks \{state.halt\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{state.halt\}\] -fall_to \[get_clocks \{state.halt\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{state.halt\}\] -fall_to \[get_clocks \{state.halt\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{state.halt\}\] -rise_to \[get_clocks \{count1\[0\]\$latch\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{state.halt\}\] -rise_to \[get_clocks \{count1\[0\]\$latch\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{state.halt\}\] -fall_to \[get_clocks \{count1\[0\]\$latch\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{state.halt\}\] -fall_to \[get_clocks \{count1\[0\]\$latch\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{state.halt\}\] -rise_to \[get_clocks \{count1\[0\]\$latch\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{state.halt\}\] -rise_to \[get_clocks \{count1\[0\]\$latch\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{state.halt\}\] -fall_to \[get_clocks \{count1\[0\]\$latch\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{state.halt\}\] -fall_to \[get_clocks \{count1\[0\]\$latch\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{state.halt\}\] -rise_to \[get_clocks \{count1\[0\]\$latch\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{state.halt\}\] -rise_to \[get_clocks \{count1\[0\]\$latch\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{state.halt\}\] -fall_to \[get_clocks \{count1\[0\]\$latch\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{state.halt\}\] -fall_to \[get_clocks \{count1\[0\]\$latch\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{state.halt\}\] -rise_to \[get_clocks \{count1\[0\]\$latch\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{state.halt\}\] -rise_to \[get_clocks \{count1\[0\]\$latch\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{state.halt\}\] -fall_to \[get_clocks \{count1\[0\]\$latch\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{state.halt\}\] -fall_to \[get_clocks \{count1\[0\]\$latch\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{state.halt\}\] -rise_to \[get_clocks \{Clock\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{state.halt\}\] -rise_to \[get_clocks \{Clock\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{state.halt\}\] -fall_to \[get_clocks \{Clock\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{state.halt\}\] -fall_to \[get_clocks \{Clock\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{state.halt\}\] -rise_to \[get_clocks \{Clock\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{state.halt\}\] -rise_to \[get_clocks \{Clock\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{state.halt\}\] -fall_to \[get_clocks \{Clock\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{state.halt\}\] -fall_to \[get_clocks \{Clock\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{state.halt\}\] -rise_to \[get_clocks \{Clock\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{state.halt\}\] -rise_to \[get_clocks \{Clock\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{state.halt\}\] -fall_to \[get_clocks \{Clock\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{state.halt\}\] -fall_to \[get_clocks \{Clock\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{state.halt\}\] -rise_to \[get_clocks \{Clock\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{state.halt\}\] -rise_to \[get_clocks \{Clock\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{state.halt\}\] -fall_to \[get_clocks \{Clock\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{state.halt\}\] -fall_to \[get_clocks \{Clock\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{count1\[0\]\$latch\}\] -rise_to \[get_clocks \{state.weightInitiallize\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{count1\[0\]\$latch\}\] -rise_to \[get_clocks \{state.weightInitiallize\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{count1\[0\]\$latch\}\] -fall_to \[get_clocks \{state.weightInitiallize\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{count1\[0\]\$latch\}\] -fall_to \[get_clocks \{state.weightInitiallize\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{count1\[0\]\$latch\}\] -rise_to \[get_clocks \{state.weightInitiallize\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{count1\[0\]\$latch\}\] -rise_to \[get_clocks \{state.weightInitiallize\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{count1\[0\]\$latch\}\] -fall_to \[get_clocks \{state.weightInitiallize\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{count1\[0\]\$latch\}\] -fall_to \[get_clocks \{state.weightInitiallize\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{count1\[0\]\$latch\}\] -rise_to \[get_clocks \{state.weightInitiallize\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{count1\[0\]\$latch\}\] -rise_to \[get_clocks \{state.weightInitiallize\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{count1\[0\]\$latch\}\] -fall_to \[get_clocks \{state.weightInitiallize\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{count1\[0\]\$latch\}\] -fall_to \[get_clocks \{state.weightInitiallize\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{count1\[0\]\$latch\}\] -rise_to \[get_clocks \{state.weightInitiallize\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{count1\[0\]\$latch\}\] -rise_to \[get_clocks \{state.weightInitiallize\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{count1\[0\]\$latch\}\] -fall_to \[get_clocks \{state.weightInitiallize\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{count1\[0\]\$latch\}\] -fall_to \[get_clocks \{state.weightInitiallize\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{count1\[0\]\$latch\}\] -rise_to \[get_clocks \{state.readWeight\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{count1\[0\]\$latch\}\] -rise_to \[get_clocks \{state.readWeight\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{count1\[0\]\$latch\}\] -fall_to \[get_clocks \{state.readWeight\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{count1\[0\]\$latch\}\] -fall_to \[get_clocks \{state.readWeight\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{count1\[0\]\$latch\}\] -rise_to \[get_clocks \{state.readWeight\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{count1\[0\]\$latch\}\] -rise_to \[get_clocks \{state.readWeight\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{count1\[0\]\$latch\}\] -fall_to \[get_clocks \{state.readWeight\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{count1\[0\]\$latch\}\] -fall_to \[get_clocks \{state.readWeight\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{count1\[0\]\$latch\}\] -rise_to \[get_clocks \{state.readWeight\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{count1\[0\]\$latch\}\] -rise_to \[get_clocks \{state.readWeight\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{count1\[0\]\$latch\}\] -fall_to \[get_clocks \{state.readWeight\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{count1\[0\]\$latch\}\] -fall_to \[get_clocks \{state.readWeight\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{count1\[0\]\$latch\}\] -rise_to \[get_clocks \{state.readWeight\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{count1\[0\]\$latch\}\] -rise_to \[get_clocks \{state.readWeight\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{count1\[0\]\$latch\}\] -fall_to \[get_clocks \{state.readWeight\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{count1\[0\]\$latch\}\] -fall_to \[get_clocks \{state.readWeight\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{count1\[0\]\$latch\}\] -rise_to \[get_clocks \{state.hiddenLayer\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{count1\[0\]\$latch\}\] -rise_to \[get_clocks \{state.hiddenLayer\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{count1\[0\]\$latch\}\] -fall_to \[get_clocks \{state.hiddenLayer\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{count1\[0\]\$latch\}\] -fall_to \[get_clocks \{state.hiddenLayer\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{count1\[0\]\$latch\}\] -rise_to \[get_clocks \{state.hiddenLayer\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{count1\[0\]\$latch\}\] -rise_to \[get_clocks \{state.hiddenLayer\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{count1\[0\]\$latch\}\] -fall_to \[get_clocks \{state.hiddenLayer\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{count1\[0\]\$latch\}\] -fall_to \[get_clocks \{state.hiddenLayer\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{count1\[0\]\$latch\}\] -rise_to \[get_clocks \{state.hiddenLayer\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{count1\[0\]\$latch\}\] -rise_to \[get_clocks \{state.hiddenLayer\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{count1\[0\]\$latch\}\] -fall_to \[get_clocks \{state.hiddenLayer\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{count1\[0\]\$latch\}\] -fall_to \[get_clocks \{state.hiddenLayer\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{count1\[0\]\$latch\}\] -rise_to \[get_clocks \{state.hiddenLayer\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{count1\[0\]\$latch\}\] -rise_to \[get_clocks \{state.hiddenLayer\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{count1\[0\]\$latch\}\] -fall_to \[get_clocks \{state.hiddenLayer\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{count1\[0\]\$latch\}\] -fall_to \[get_clocks \{state.hiddenLayer\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{count1\[0\]\$latch\}\] -rise_to \[get_clocks \{state.halt\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{count1\[0\]\$latch\}\] -rise_to \[get_clocks \{state.halt\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{count1\[0\]\$latch\}\] -fall_to \[get_clocks \{state.halt\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{count1\[0\]\$latch\}\] -fall_to \[get_clocks \{state.halt\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{count1\[0\]\$latch\}\] -rise_to \[get_clocks \{state.halt\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{count1\[0\]\$latch\}\] -rise_to \[get_clocks \{state.halt\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{count1\[0\]\$latch\}\] -fall_to \[get_clocks \{state.halt\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{count1\[0\]\$latch\}\] -fall_to \[get_clocks \{state.halt\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{count1\[0\]\$latch\}\] -rise_to \[get_clocks \{state.halt\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{count1\[0\]\$latch\}\] -rise_to \[get_clocks \{state.halt\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{count1\[0\]\$latch\}\] -fall_to \[get_clocks \{state.halt\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{count1\[0\]\$latch\}\] -fall_to \[get_clocks \{state.halt\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{count1\[0\]\$latch\}\] -rise_to \[get_clocks \{state.halt\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{count1\[0\]\$latch\}\] -rise_to \[get_clocks \{state.halt\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{count1\[0\]\$latch\}\] -fall_to \[get_clocks \{state.halt\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{count1\[0\]\$latch\}\] -fall_to \[get_clocks \{state.halt\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{count1\[0\]\$latch\}\] -rise_to \[get_clocks \{count1\[0\]\$latch\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{count1\[0\]\$latch\}\] -rise_to \[get_clocks \{count1\[0\]\$latch\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{count1\[0\]\$latch\}\] -fall_to \[get_clocks \{count1\[0\]\$latch\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{count1\[0\]\$latch\}\] -fall_to \[get_clocks \{count1\[0\]\$latch\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{count1\[0\]\$latch\}\] -rise_to \[get_clocks \{count1\[0\]\$latch\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{count1\[0\]\$latch\}\] -rise_to \[get_clocks \{count1\[0\]\$latch\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{count1\[0\]\$latch\}\] -fall_to \[get_clocks \{count1\[0\]\$latch\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{count1\[0\]\$latch\}\] -fall_to \[get_clocks \{count1\[0\]\$latch\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{count1\[0\]\$latch\}\] -rise_to \[get_clocks \{count1\[0\]\$latch\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{count1\[0\]\$latch\}\] -rise_to \[get_clocks \{count1\[0\]\$latch\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{count1\[0\]\$latch\}\] -fall_to \[get_clocks \{count1\[0\]\$latch\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{count1\[0\]\$latch\}\] -fall_to \[get_clocks \{count1\[0\]\$latch\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{count1\[0\]\$latch\}\] -rise_to \[get_clocks \{count1\[0\]\$latch\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{count1\[0\]\$latch\}\] -rise_to \[get_clocks \{count1\[0\]\$latch\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{count1\[0\]\$latch\}\] -fall_to \[get_clocks \{count1\[0\]\$latch\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{count1\[0\]\$latch\}\] -fall_to \[get_clocks \{count1\[0\]\$latch\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{count1\[0\]\$latch\}\] -rise_to \[get_clocks \{Clock\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{count1\[0\]\$latch\}\] -rise_to \[get_clocks \{Clock\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{count1\[0\]\$latch\}\] -fall_to \[get_clocks \{Clock\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{count1\[0\]\$latch\}\] -fall_to \[get_clocks \{Clock\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{count1\[0\]\$latch\}\] -rise_to \[get_clocks \{Clock\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{count1\[0\]\$latch\}\] -rise_to \[get_clocks \{Clock\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{count1\[0\]\$latch\}\] -fall_to \[get_clocks \{Clock\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{count1\[0\]\$latch\}\] -fall_to \[get_clocks \{Clock\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{count1\[0\]\$latch\}\] -rise_to \[get_clocks \{Clock\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{count1\[0\]\$latch\}\] -rise_to \[get_clocks \{Clock\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{count1\[0\]\$latch\}\] -fall_to \[get_clocks \{Clock\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{count1\[0\]\$latch\}\] -fall_to \[get_clocks \{Clock\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{count1\[0\]\$latch\}\] -rise_to \[get_clocks \{Clock\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{count1\[0\]\$latch\}\] -rise_to \[get_clocks \{Clock\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{count1\[0\]\$latch\}\] -fall_to \[get_clocks \{Clock\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{count1\[0\]\$latch\}\] -fall_to \[get_clocks \{Clock\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{Clock\}\] -rise_to \[get_clocks \{state.weightInitiallize\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{Clock\}\] -rise_to \[get_clocks \{state.weightInitiallize\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{Clock\}\] -fall_to \[get_clocks \{state.weightInitiallize\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{Clock\}\] -fall_to \[get_clocks \{state.weightInitiallize\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{Clock\}\] -rise_to \[get_clocks \{state.weightInitiallize\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{Clock\}\] -rise_to \[get_clocks \{state.weightInitiallize\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{Clock\}\] -fall_to \[get_clocks \{state.weightInitiallize\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{Clock\}\] -fall_to \[get_clocks \{state.weightInitiallize\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{Clock\}\] -rise_to \[get_clocks \{state.weightInitiallize\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{Clock\}\] -rise_to \[get_clocks \{state.weightInitiallize\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{Clock\}\] -fall_to \[get_clocks \{state.weightInitiallize\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{Clock\}\] -fall_to \[get_clocks \{state.weightInitiallize\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{Clock\}\] -rise_to \[get_clocks \{state.weightInitiallize\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{Clock\}\] -rise_to \[get_clocks \{state.weightInitiallize\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{Clock\}\] -fall_to \[get_clocks \{state.weightInitiallize\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{Clock\}\] -fall_to \[get_clocks \{state.weightInitiallize\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{Clock\}\] -rise_to \[get_clocks \{state.hiddenLayer\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{Clock\}\] -rise_to \[get_clocks \{state.hiddenLayer\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{Clock\}\] -fall_to \[get_clocks \{state.hiddenLayer\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{Clock\}\] -fall_to \[get_clocks \{state.hiddenLayer\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{Clock\}\] -rise_to \[get_clocks \{state.hiddenLayer\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{Clock\}\] -rise_to \[get_clocks \{state.hiddenLayer\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{Clock\}\] -fall_to \[get_clocks \{state.hiddenLayer\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{Clock\}\] -fall_to \[get_clocks \{state.hiddenLayer\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{Clock\}\] -rise_to \[get_clocks \{state.hiddenLayer\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{Clock\}\] -rise_to \[get_clocks \{state.hiddenLayer\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{Clock\}\] -fall_to \[get_clocks \{state.hiddenLayer\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{Clock\}\] -fall_to \[get_clocks \{state.hiddenLayer\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{Clock\}\] -rise_to \[get_clocks \{state.hiddenLayer\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{Clock\}\] -rise_to \[get_clocks \{state.hiddenLayer\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{Clock\}\] -fall_to \[get_clocks \{state.hiddenLayer\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{Clock\}\] -fall_to \[get_clocks \{state.hiddenLayer\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{Clock\}\] -rise_to \[get_clocks \{Clock\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{Clock\}\] -rise_to \[get_clocks \{Clock\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{Clock\}\] -fall_to \[get_clocks \{Clock\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{Clock\}\] -fall_to \[get_clocks \{Clock\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{Clock\}\] -rise_to \[get_clocks \{Clock\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{Clock\}\] -rise_to \[get_clocks \{Clock\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{Clock\}\] -fall_to \[get_clocks \{Clock\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{Clock\}\] -fall_to \[get_clocks \{Clock\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{Clock\}\] -rise_to \[get_clocks \{Clock\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{Clock\}\] -rise_to \[get_clocks \{Clock\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{Clock\}\] -fall_to \[get_clocks \{Clock\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{Clock\}\] -fall_to \[get_clocks \{Clock\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{Clock\}\] -rise_to \[get_clocks \{Clock\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{Clock\}\] -rise_to \[get_clocks \{Clock\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{Clock\}\] -fall_to \[get_clocks \{Clock\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{Clock\}\] -fall_to \[get_clocks \{Clock\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{Clock\}\] -rise_to \[get_clocks \{Clear\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{Clock\}\] -rise_to \[get_clocks \{Clear\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{Clock\}\] -fall_to \[get_clocks \{Clear\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{Clock\}\] -fall_to \[get_clocks \{Clear\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{Clock\}\] -rise_to \[get_clocks \{Clear\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{Clock\}\] -rise_to \[get_clocks \{Clear\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{Clock\}\] -fall_to \[get_clocks \{Clear\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{Clock\}\] -fall_to \[get_clocks \{Clear\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{Clock\}\] -rise_to \[get_clocks \{Clear\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{Clock\}\] -rise_to \[get_clocks \{Clear\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{Clock\}\] -fall_to \[get_clocks \{Clear\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{Clock\}\] -fall_to \[get_clocks \{Clear\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{Clock\}\] -rise_to \[get_clocks \{Clear\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{Clock\}\] -rise_to \[get_clocks \{Clear\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{Clock\}\] -fall_to \[get_clocks \{Clear\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{Clock\}\] -fall_to \[get_clocks \{Clear\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{Clear\}\] -rise_to \[get_clocks \{state.hiddenLayer\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{Clear\}\] -rise_to \[get_clocks \{state.hiddenLayer\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{Clear\}\] -fall_to \[get_clocks \{state.hiddenLayer\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{Clear\}\] -fall_to \[get_clocks \{state.hiddenLayer\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{Clear\}\] -rise_to \[get_clocks \{state.hiddenLayer\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{Clear\}\] -rise_to \[get_clocks \{state.hiddenLayer\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{Clear\}\] -fall_to \[get_clocks \{state.hiddenLayer\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{Clear\}\] -fall_to \[get_clocks \{state.hiddenLayer\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{Clear\}\] -rise_to \[get_clocks \{state.hiddenLayer\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{Clear\}\] -rise_to \[get_clocks \{state.hiddenLayer\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{Clear\}\] -fall_to \[get_clocks \{state.hiddenLayer\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{Clear\}\] -fall_to \[get_clocks \{state.hiddenLayer\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{Clear\}\] -rise_to \[get_clocks \{state.hiddenLayer\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{Clear\}\] -rise_to \[get_clocks \{state.hiddenLayer\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{Clear\}\] -fall_to \[get_clocks \{state.hiddenLayer\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{Clear\}\] -fall_to \[get_clocks \{state.hiddenLayer\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{Clear\}\] -rise_to \[get_clocks \{Clock\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{Clear\}\] -rise_to \[get_clocks \{Clock\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{Clear\}\] -fall_to \[get_clocks \{Clock\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{Clear\}\] -fall_to \[get_clocks \{Clock\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{Clear\}\] -rise_to \[get_clocks \{Clock\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{Clear\}\] -rise_to \[get_clocks \{Clock\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{Clear\}\] -fall_to \[get_clocks \{Clock\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{Clear\}\] -fall_to \[get_clocks \{Clock\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{Clear\}\] -rise_to \[get_clocks \{Clock\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{Clear\}\] -rise_to \[get_clocks \{Clock\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{Clear\}\] -fall_to \[get_clocks \{Clock\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{Clear\}\] -fall_to \[get_clocks \{Clock\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{Clear\}\] -rise_to \[get_clocks \{Clock\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{Clear\}\] -rise_to \[get_clocks \{Clock\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{Clear\}\] -fall_to \[get_clocks \{Clock\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{Clear\}\] -fall_to \[get_clocks \{Clock\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{Clear\}\] -rise_to \[get_clocks \{Clear\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{Clear\}\] -rise_to \[get_clocks \{Clear\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{Clear\}\] -fall_to \[get_clocks \{Clear\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{Clear\}\] -fall_to \[get_clocks \{Clear\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{Clear\}\] -rise_to \[get_clocks \{Clear\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{Clear\}\] -rise_to \[get_clocks \{Clear\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{Clear\}\] -fall_to \[get_clocks \{Clear\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{Clear\}\] -fall_to \[get_clocks \{Clear\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{Clear\}\] -rise_to \[get_clocks \{Clear\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{Clear\}\] -rise_to \[get_clocks \{Clear\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{Clear\}\] -fall_to \[get_clocks \{Clear\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{Clear\}\] -fall_to \[get_clocks \{Clear\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{Clear\}\] -rise_to \[get_clocks \{Clear\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{Clear\}\] -rise_to \[get_clocks \{Clear\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{Clear\}\] -fall_to \[get_clocks \{Clear\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{Clear\}\] -fall_to \[get_clocks \{Clear\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Critical Warning: Timing requirements not met" {  } {  } 1 0 "Timing requirements not met" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -88.351 " "Info: Worst-case setup slack is -88.351" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -88.351      -730.256 Clear  " "Info:   -88.351      -730.256 Clear " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -87.883      -903.668 state.hiddenLayer  " "Info:   -87.883      -903.668 state.hiddenLayer " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.817     -4610.864 Clock  " "Info:    -8.817     -4610.864 Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.023       -55.924 state.halt  " "Info:    -7.023       -55.924 state.halt " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.788       -80.867 state.readWeight  " "Info:    -6.788       -80.867 state.readWeight " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.886       -77.244 count1\[0\]\$latch  " "Info:    -4.886       -77.244 count1\[0\]\$latch " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.717       -18.716 state.weightInitiallize  " "Info:    -4.717       -18.716 state.weightInitiallize " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -5.606 " "Info: Worst-case hold slack is -5.606" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.606       -52.621 count1\[0\]\$latch  " "Info:    -5.606       -52.621 count1\[0\]\$latch " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.809       -42.662 state.weightInitiallize  " "Info:    -4.809       -42.662 state.weightInitiallize " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.690       -31.982 state.readWeight  " "Info:    -4.690       -31.982 state.readWeight " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.751       -14.537 state.hiddenLayer  " "Info:    -3.751       -14.537 state.hiddenLayer " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.460        -7.379 state.halt  " "Info:    -2.460        -7.379 state.halt " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.116        -1.116 Clear  " "Info:    -1.116        -1.116 Clear " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.303         0.000 Clock  " "Info:     0.303         0.000 Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -1.221 " "Info: Worst-case recovery slack is -1.221" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.221       -12.210 Clock  " "Info:    -1.221       -12.210 Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.132 " "Info: Worst-case removal slack is 1.132" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.132         0.000 Clock  " "Info:     1.132         0.000 Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Info: Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000      -883.225 Clock  " "Info:    -3.000      -883.225 Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.357         0.000 state.readWeight  " "Info:     0.357         0.000 state.readWeight " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.366         0.000 state.hiddenLayer  " "Info:     0.366         0.000 state.hiddenLayer " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.370         0.000 state.weightInitiallize  " "Info:     0.370         0.000 state.weightInitiallize " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.396         0.000 state.halt  " "Info:     0.396         0.000 state.halt " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.426         0.000 count1\[0\]\$latch  " "Info:     0.426         0.000 count1\[0\]\$latch " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.449         0.000 Clear  " "Info:     0.449         0.000 Clear " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WSTA_CLOCK_SOURCES_FEED_EACH_OTHER" "count1\[0\]\$latch count1\[0\]\$latch " "Warning: Clock target count1\[0\]\$latch of clock count1\[0\]\$latch is fed by another target of the same clock." {  } {  } 0 0 "Clock target %1!s! of clock %2!s! is fed by another target of the same clock." 0 0 "" 0 -1}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty " "Info: Deriving Clock Uncertainty" { { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{state.weightInitiallize\}\] -rise_to \[get_clocks \{state.weightInitiallize\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{state.weightInitiallize\}\] -rise_to \[get_clocks \{state.weightInitiallize\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{state.weightInitiallize\}\] -fall_to \[get_clocks \{state.weightInitiallize\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{state.weightInitiallize\}\] -fall_to \[get_clocks \{state.weightInitiallize\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{state.weightInitiallize\}\] -rise_to \[get_clocks \{state.weightInitiallize\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{state.weightInitiallize\}\] -rise_to \[get_clocks \{state.weightInitiallize\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{state.weightInitiallize\}\] -fall_to \[get_clocks \{state.weightInitiallize\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{state.weightInitiallize\}\] -fall_to \[get_clocks \{state.weightInitiallize\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{state.weightInitiallize\}\] -rise_to \[get_clocks \{state.weightInitiallize\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{state.weightInitiallize\}\] -rise_to \[get_clocks \{state.weightInitiallize\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{state.weightInitiallize\}\] -fall_to \[get_clocks \{state.weightInitiallize\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{state.weightInitiallize\}\] -fall_to \[get_clocks \{state.weightInitiallize\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{state.weightInitiallize\}\] -rise_to \[get_clocks \{state.weightInitiallize\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{state.weightInitiallize\}\] -rise_to \[get_clocks \{state.weightInitiallize\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{state.weightInitiallize\}\] -fall_to \[get_clocks \{state.weightInitiallize\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{state.weightInitiallize\}\] -fall_to \[get_clocks \{state.weightInitiallize\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{state.weightInitiallize\}\] -rise_to \[get_clocks \{state.readWeight\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{state.weightInitiallize\}\] -rise_to \[get_clocks \{state.readWeight\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{state.weightInitiallize\}\] -fall_to \[get_clocks \{state.readWeight\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{state.weightInitiallize\}\] -fall_to \[get_clocks \{state.readWeight\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{state.weightInitiallize\}\] -rise_to \[get_clocks \{state.readWeight\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{state.weightInitiallize\}\] -rise_to \[get_clocks \{state.readWeight\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{state.weightInitiallize\}\] -fall_to \[get_clocks \{state.readWeight\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{state.weightInitiallize\}\] -fall_to \[get_clocks \{state.readWeight\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{state.weightInitiallize\}\] -rise_to \[get_clocks \{state.readWeight\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{state.weightInitiallize\}\] -rise_to \[get_clocks \{state.readWeight\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{state.weightInitiallize\}\] -fall_to \[get_clocks \{state.readWeight\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{state.weightInitiallize\}\] -fall_to \[get_clocks \{state.readWeight\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{state.weightInitiallize\}\] -rise_to \[get_clocks \{state.readWeight\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{state.weightInitiallize\}\] -rise_to \[get_clocks \{state.readWeight\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{state.weightInitiallize\}\] -fall_to \[get_clocks \{state.readWeight\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{state.weightInitiallize\}\] -fall_to \[get_clocks \{state.readWeight\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{state.weightInitiallize\}\] -rise_to \[get_clocks \{state.hiddenLayer\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{state.weightInitiallize\}\] -rise_to \[get_clocks \{state.hiddenLayer\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{state.weightInitiallize\}\] -fall_to \[get_clocks \{state.hiddenLayer\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{state.weightInitiallize\}\] -fall_to \[get_clocks \{state.hiddenLayer\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{state.weightInitiallize\}\] -rise_to \[get_clocks \{state.hiddenLayer\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{state.weightInitiallize\}\] -rise_to \[get_clocks \{state.hiddenLayer\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{state.weightInitiallize\}\] -fall_to \[get_clocks \{state.hiddenLayer\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{state.weightInitiallize\}\] -fall_to \[get_clocks \{state.hiddenLayer\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{state.weightInitiallize\}\] -rise_to \[get_clocks \{state.hiddenLayer\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{state.weightInitiallize\}\] -rise_to \[get_clocks \{state.hiddenLayer\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{state.weightInitiallize\}\] -fall_to \[get_clocks \{state.hiddenLayer\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{state.weightInitiallize\}\] -fall_to \[get_clocks \{state.hiddenLayer\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{state.weightInitiallize\}\] -rise_to \[get_clocks \{state.hiddenLayer\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{state.weightInitiallize\}\] -rise_to \[get_clocks \{state.hiddenLayer\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{state.weightInitiallize\}\] -fall_to \[get_clocks \{state.hiddenLayer\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{state.weightInitiallize\}\] -fall_to \[get_clocks \{state.hiddenLayer\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{state.weightInitiallize\}\] -rise_to \[get_clocks \{state.halt\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{state.weightInitiallize\}\] -rise_to \[get_clocks \{state.halt\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{state.weightInitiallize\}\] -fall_to \[get_clocks \{state.halt\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{state.weightInitiallize\}\] -fall_to \[get_clocks \{state.halt\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{state.weightInitiallize\}\] -rise_to \[get_clocks \{state.halt\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{state.weightInitiallize\}\] -rise_to \[get_clocks \{state.halt\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{state.weightInitiallize\}\] -fall_to \[get_clocks \{state.halt\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{state.weightInitiallize\}\] -fall_to \[get_clocks \{state.halt\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{state.weightInitiallize\}\] -rise_to \[get_clocks \{state.halt\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{state.weightInitiallize\}\] -rise_to \[get_clocks \{state.halt\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{state.weightInitiallize\}\] -fall_to \[get_clocks \{state.halt\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{state.weightInitiallize\}\] -fall_to \[get_clocks \{state.halt\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{state.weightInitiallize\}\] -rise_to \[get_clocks \{state.halt\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{state.weightInitiallize\}\] -rise_to \[get_clocks \{state.halt\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{state.weightInitiallize\}\] -fall_to \[get_clocks \{state.halt\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{state.weightInitiallize\}\] -fall_to \[get_clocks \{state.halt\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{state.weightInitiallize\}\] -rise_to \[get_clocks \{count1\[0\]\$latch\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{state.weightInitiallize\}\] -rise_to \[get_clocks \{count1\[0\]\$latch\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{state.weightInitiallize\}\] -fall_to \[get_clocks \{count1\[0\]\$latch\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{state.weightInitiallize\}\] -fall_to \[get_clocks \{count1\[0\]\$latch\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{state.weightInitiallize\}\] -rise_to \[get_clocks \{count1\[0\]\$latch\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{state.weightInitiallize\}\] -rise_to \[get_clocks \{count1\[0\]\$latch\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{state.weightInitiallize\}\] -fall_to \[get_clocks \{count1\[0\]\$latch\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{state.weightInitiallize\}\] -fall_to \[get_clocks \{count1\[0\]\$latch\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{state.weightInitiallize\}\] -rise_to \[get_clocks \{count1\[0\]\$latch\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{state.weightInitiallize\}\] -rise_to \[get_clocks \{count1\[0\]\$latch\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{state.weightInitiallize\}\] -fall_to \[get_clocks \{count1\[0\]\$latch\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{state.weightInitiallize\}\] -fall_to \[get_clocks \{count1\[0\]\$latch\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{state.weightInitiallize\}\] -rise_to \[get_clocks \{count1\[0\]\$latch\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{state.weightInitiallize\}\] -rise_to \[get_clocks \{count1\[0\]\$latch\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{state.weightInitiallize\}\] -fall_to \[get_clocks \{count1\[0\]\$latch\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{state.weightInitiallize\}\] -fall_to \[get_clocks \{count1\[0\]\$latch\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{state.weightInitiallize\}\] -rise_to \[get_clocks \{Clock\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{state.weightInitiallize\}\] -rise_to \[get_clocks \{Clock\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{state.weightInitiallize\}\] -fall_to \[get_clocks \{Clock\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{state.weightInitiallize\}\] -fall_to \[get_clocks \{Clock\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{state.weightInitiallize\}\] -rise_to \[get_clocks \{Clock\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{state.weightInitiallize\}\] -rise_to \[get_clocks \{Clock\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{state.weightInitiallize\}\] -fall_to \[get_clocks \{Clock\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{state.weightInitiallize\}\] -fall_to \[get_clocks \{Clock\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{state.weightInitiallize\}\] -rise_to \[get_clocks \{Clock\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{state.weightInitiallize\}\] -rise_to \[get_clocks \{Clock\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{state.weightInitiallize\}\] -fall_to \[get_clocks \{Clock\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{state.weightInitiallize\}\] -fall_to \[get_clocks \{Clock\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{state.weightInitiallize\}\] -rise_to \[get_clocks \{Clock\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{state.weightInitiallize\}\] -rise_to \[get_clocks \{Clock\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{state.weightInitiallize\}\] -fall_to \[get_clocks \{Clock\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{state.weightInitiallize\}\] -fall_to \[get_clocks \{Clock\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{state.readWeight\}\] -rise_to \[get_clocks \{state.weightInitiallize\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{state.readWeight\}\] -rise_to \[get_clocks \{state.weightInitiallize\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{state.readWeight\}\] -fall_to \[get_clocks \{state.weightInitiallize\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{state.readWeight\}\] -fall_to \[get_clocks \{state.weightInitiallize\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{state.readWeight\}\] -rise_to \[get_clocks \{state.weightInitiallize\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{state.readWeight\}\] -rise_to \[get_clocks \{state.weightInitiallize\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{state.readWeight\}\] -fall_to \[get_clocks \{state.weightInitiallize\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{state.readWeight\}\] -fall_to \[get_clocks \{state.weightInitiallize\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{state.readWeight\}\] -rise_to \[get_clocks \{state.weightInitiallize\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{state.readWeight\}\] -rise_to \[get_clocks \{state.weightInitiallize\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{state.readWeight\}\] -fall_to \[get_clocks \{state.weightInitiallize\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{state.readWeight\}\] -fall_to \[get_clocks \{state.weightInitiallize\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{state.readWeight\}\] -rise_to \[get_clocks \{state.weightInitiallize\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{state.readWeight\}\] -rise_to \[get_clocks \{state.weightInitiallize\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{state.readWeight\}\] -fall_to \[get_clocks \{state.weightInitiallize\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{state.readWeight\}\] -fall_to \[get_clocks \{state.weightInitiallize\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{state.readWeight\}\] -rise_to \[get_clocks \{state.readWeight\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{state.readWeight\}\] -rise_to \[get_clocks \{state.readWeight\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{state.readWeight\}\] -fall_to \[get_clocks \{state.readWeight\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{state.readWeight\}\] -fall_to \[get_clocks \{state.readWeight\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{state.readWeight\}\] -rise_to \[get_clocks \{state.readWeight\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{state.readWeight\}\] -rise_to \[get_clocks \{state.readWeight\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{state.readWeight\}\] -fall_to \[get_clocks \{state.readWeight\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{state.readWeight\}\] -fall_to \[get_clocks \{state.readWeight\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{state.readWeight\}\] -rise_to \[get_clocks \{state.readWeight\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{state.readWeight\}\] -rise_to \[get_clocks \{state.readWeight\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{state.readWeight\}\] -fall_to \[get_clocks \{state.readWeight\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{state.readWeight\}\] -fall_to \[get_clocks \{state.readWeight\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{state.readWeight\}\] -rise_to \[get_clocks \{state.readWeight\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{state.readWeight\}\] -rise_to \[get_clocks \{state.readWeight\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{state.readWeight\}\] -fall_to \[get_clocks \{state.readWeight\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{state.readWeight\}\] -fall_to \[get_clocks \{state.readWeight\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{state.readWeight\}\] -rise_to \[get_clocks \{state.hiddenLayer\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{state.readWeight\}\] -rise_to \[get_clocks \{state.hiddenLayer\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{state.readWeight\}\] -fall_to \[get_clocks \{state.hiddenLayer\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{state.readWeight\}\] -fall_to \[get_clocks \{state.hiddenLayer\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{state.readWeight\}\] -rise_to \[get_clocks \{state.hiddenLayer\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{state.readWeight\}\] -rise_to \[get_clocks \{state.hiddenLayer\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{state.readWeight\}\] -fall_to \[get_clocks \{state.hiddenLayer\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{state.readWeight\}\] -fall_to \[get_clocks \{state.hiddenLayer\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{state.readWeight\}\] -rise_to \[get_clocks \{state.hiddenLayer\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{state.readWeight\}\] -rise_to \[get_clocks \{state.hiddenLayer\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{state.readWeight\}\] -fall_to \[get_clocks \{state.hiddenLayer\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{state.readWeight\}\] -fall_to \[get_clocks \{state.hiddenLayer\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{state.readWeight\}\] -rise_to \[get_clocks \{state.hiddenLayer\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{state.readWeight\}\] -rise_to \[get_clocks \{state.hiddenLayer\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{state.readWeight\}\] -fall_to \[get_clocks \{state.hiddenLayer\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{state.readWeight\}\] -fall_to \[get_clocks \{state.hiddenLayer\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{state.readWeight\}\] -rise_to \[get_clocks \{state.halt\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{state.readWeight\}\] -rise_to \[get_clocks \{state.halt\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{state.readWeight\}\] -fall_to \[get_clocks \{state.halt\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{state.readWeight\}\] -fall_to \[get_clocks \{state.halt\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{state.readWeight\}\] -rise_to \[get_clocks \{state.halt\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{state.readWeight\}\] -rise_to \[get_clocks \{state.halt\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{state.readWeight\}\] -fall_to \[get_clocks \{state.halt\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{state.readWeight\}\] -fall_to \[get_clocks \{state.halt\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{state.readWeight\}\] -rise_to \[get_clocks \{state.halt\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{state.readWeight\}\] -rise_to \[get_clocks \{state.halt\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{state.readWeight\}\] -fall_to \[get_clocks \{state.halt\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{state.readWeight\}\] -fall_to \[get_clocks \{state.halt\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{state.readWeight\}\] -rise_to \[get_clocks \{state.halt\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{state.readWeight\}\] -rise_to \[get_clocks \{state.halt\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{state.readWeight\}\] -fall_to \[get_clocks \{state.halt\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{state.readWeight\}\] -fall_to \[get_clocks \{state.halt\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{state.readWeight\}\] -rise_to \[get_clocks \{count1\[0\]\$latch\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{state.readWeight\}\] -rise_to \[get_clocks \{count1\[0\]\$latch\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{state.readWeight\}\] -fall_to \[get_clocks \{count1\[0\]\$latch\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{state.readWeight\}\] -fall_to \[get_clocks \{count1\[0\]\$latch\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{state.readWeight\}\] -rise_to \[get_clocks \{count1\[0\]\$latch\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{state.readWeight\}\] -rise_to \[get_clocks \{count1\[0\]\$latch\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{state.readWeight\}\] -fall_to \[get_clocks \{count1\[0\]\$latch\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{state.readWeight\}\] -fall_to \[get_clocks \{count1\[0\]\$latch\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{state.readWeight\}\] -rise_to \[get_clocks \{count1\[0\]\$latch\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{state.readWeight\}\] -rise_to \[get_clocks \{count1\[0\]\$latch\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{state.readWeight\}\] -fall_to \[get_clocks \{count1\[0\]\$latch\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{state.readWeight\}\] -fall_to \[get_clocks \{count1\[0\]\$latch\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{state.readWeight\}\] -rise_to \[get_clocks \{count1\[0\]\$latch\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{state.readWeight\}\] -rise_to \[get_clocks \{count1\[0\]\$latch\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{state.readWeight\}\] -fall_to \[get_clocks \{count1\[0\]\$latch\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{state.readWeight\}\] -fall_to \[get_clocks \{count1\[0\]\$latch\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{state.readWeight\}\] -rise_to \[get_clocks \{Clock\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{state.readWeight\}\] -rise_to \[get_clocks \{Clock\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{state.readWeight\}\] -fall_to \[get_clocks \{Clock\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{state.readWeight\}\] -fall_to \[get_clocks \{Clock\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{state.readWeight\}\] -rise_to \[get_clocks \{Clock\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{state.readWeight\}\] -rise_to \[get_clocks \{Clock\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{state.readWeight\}\] -fall_to \[get_clocks \{Clock\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{state.readWeight\}\] -fall_to \[get_clocks \{Clock\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{state.readWeight\}\] -rise_to \[get_clocks \{Clock\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{state.readWeight\}\] -rise_to \[get_clocks \{Clock\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{state.readWeight\}\] -fall_to \[get_clocks \{Clock\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{state.readWeight\}\] -fall_to \[get_clocks \{Clock\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{state.readWeight\}\] -rise_to \[get_clocks \{Clock\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{state.readWeight\}\] -rise_to \[get_clocks \{Clock\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{state.readWeight\}\] -fall_to \[get_clocks \{Clock\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{state.readWeight\}\] -fall_to \[get_clocks \{Clock\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{state.hiddenLayer\}\] -rise_to \[get_clocks \{state.weightInitiallize\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{state.hiddenLayer\}\] -rise_to \[get_clocks \{state.weightInitiallize\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{state.hiddenLayer\}\] -fall_to \[get_clocks \{state.weightInitiallize\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{state.hiddenLayer\}\] -fall_to \[get_clocks \{state.weightInitiallize\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{state.hiddenLayer\}\] -rise_to \[get_clocks \{state.weightInitiallize\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{state.hiddenLayer\}\] -rise_to \[get_clocks \{state.weightInitiallize\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{state.hiddenLayer\}\] -fall_to \[get_clocks \{state.weightInitiallize\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{state.hiddenLayer\}\] -fall_to \[get_clocks \{state.weightInitiallize\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{state.hiddenLayer\}\] -rise_to \[get_clocks \{state.weightInitiallize\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{state.hiddenLayer\}\] -rise_to \[get_clocks \{state.weightInitiallize\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{state.hiddenLayer\}\] -fall_to \[get_clocks \{state.weightInitiallize\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{state.hiddenLayer\}\] -fall_to \[get_clocks \{state.weightInitiallize\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{state.hiddenLayer\}\] -rise_to \[get_clocks \{state.weightInitiallize\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{state.hiddenLayer\}\] -rise_to \[get_clocks \{state.weightInitiallize\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{state.hiddenLayer\}\] -fall_to \[get_clocks \{state.weightInitiallize\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{state.hiddenLayer\}\] -fall_to \[get_clocks \{state.weightInitiallize\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{state.hiddenLayer\}\] -rise_to \[get_clocks \{state.readWeight\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{state.hiddenLayer\}\] -rise_to \[get_clocks \{state.readWeight\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{state.hiddenLayer\}\] -fall_to \[get_clocks \{state.readWeight\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{state.hiddenLayer\}\] -fall_to \[get_clocks \{state.readWeight\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{state.hiddenLayer\}\] -rise_to \[get_clocks \{state.readWeight\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{state.hiddenLayer\}\] -rise_to \[get_clocks \{state.readWeight\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{state.hiddenLayer\}\] -fall_to \[get_clocks \{state.readWeight\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{state.hiddenLayer\}\] -fall_to \[get_clocks \{state.readWeight\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{state.hiddenLayer\}\] -rise_to \[get_clocks \{state.readWeight\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{state.hiddenLayer\}\] -rise_to \[get_clocks \{state.readWeight\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{state.hiddenLayer\}\] -fall_to \[get_clocks \{state.readWeight\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{state.hiddenLayer\}\] -fall_to \[get_clocks \{state.readWeight\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{state.hiddenLayer\}\] -rise_to \[get_clocks \{state.readWeight\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{state.hiddenLayer\}\] -rise_to \[get_clocks \{state.readWeight\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{state.hiddenLayer\}\] -fall_to \[get_clocks \{state.readWeight\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{state.hiddenLayer\}\] -fall_to \[get_clocks \{state.readWeight\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{state.hiddenLayer\}\] -rise_to \[get_clocks \{state.hiddenLayer\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{state.hiddenLayer\}\] -rise_to \[get_clocks \{state.hiddenLayer\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{state.hiddenLayer\}\] -fall_to \[get_clocks \{state.hiddenLayer\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{state.hiddenLayer\}\] -fall_to \[get_clocks \{state.hiddenLayer\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{state.hiddenLayer\}\] -rise_to \[get_clocks \{state.hiddenLayer\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{state.hiddenLayer\}\] -rise_to \[get_clocks \{state.hiddenLayer\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{state.hiddenLayer\}\] -fall_to \[get_clocks \{state.hiddenLayer\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{state.hiddenLayer\}\] -fall_to \[get_clocks \{state.hiddenLayer\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{state.hiddenLayer\}\] -rise_to \[get_clocks \{state.hiddenLayer\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{state.hiddenLayer\}\] -rise_to \[get_clocks \{state.hiddenLayer\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{state.hiddenLayer\}\] -fall_to \[get_clocks \{state.hiddenLayer\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{state.hiddenLayer\}\] -fall_to \[get_clocks \{state.hiddenLayer\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{state.hiddenLayer\}\] -rise_to \[get_clocks \{state.hiddenLayer\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{state.hiddenLayer\}\] -rise_to \[get_clocks \{state.hiddenLayer\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{state.hiddenLayer\}\] -fall_to \[get_clocks \{state.hiddenLayer\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{state.hiddenLayer\}\] -fall_to \[get_clocks \{state.hiddenLayer\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{state.hiddenLayer\}\] -rise_to \[get_clocks \{state.halt\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{state.hiddenLayer\}\] -rise_to \[get_clocks \{state.halt\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{state.hiddenLayer\}\] -fall_to \[get_clocks \{state.halt\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{state.hiddenLayer\}\] -fall_to \[get_clocks \{state.halt\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{state.hiddenLayer\}\] -rise_to \[get_clocks \{state.halt\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{state.hiddenLayer\}\] -rise_to \[get_clocks \{state.halt\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{state.hiddenLayer\}\] -fall_to \[get_clocks \{state.halt\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{state.hiddenLayer\}\] -fall_to \[get_clocks \{state.halt\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{state.hiddenLayer\}\] -rise_to \[get_clocks \{state.halt\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{state.hiddenLayer\}\] -rise_to \[get_clocks \{state.halt\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{state.hiddenLayer\}\] -fall_to \[get_clocks \{state.halt\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{state.hiddenLayer\}\] -fall_to \[get_clocks \{state.halt\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{state.hiddenLayer\}\] -rise_to \[get_clocks \{state.halt\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{state.hiddenLayer\}\] -rise_to \[get_clocks \{state.halt\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{state.hiddenLayer\}\] -fall_to \[get_clocks \{state.halt\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{state.hiddenLayer\}\] -fall_to \[get_clocks \{state.halt\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{state.hiddenLayer\}\] -rise_to \[get_clocks \{count1\[0\]\$latch\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{state.hiddenLayer\}\] -rise_to \[get_clocks \{count1\[0\]\$latch\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{state.hiddenLayer\}\] -fall_to \[get_clocks \{count1\[0\]\$latch\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{state.hiddenLayer\}\] -fall_to \[get_clocks \{count1\[0\]\$latch\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{state.hiddenLayer\}\] -rise_to \[get_clocks \{count1\[0\]\$latch\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{state.hiddenLayer\}\] -rise_to \[get_clocks \{count1\[0\]\$latch\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{state.hiddenLayer\}\] -fall_to \[get_clocks \{count1\[0\]\$latch\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{state.hiddenLayer\}\] -fall_to \[get_clocks \{count1\[0\]\$latch\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{state.hiddenLayer\}\] -rise_to \[get_clocks \{count1\[0\]\$latch\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{state.hiddenLayer\}\] -rise_to \[get_clocks \{count1\[0\]\$latch\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{state.hiddenLayer\}\] -fall_to \[get_clocks \{count1\[0\]\$latch\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{state.hiddenLayer\}\] -fall_to \[get_clocks \{count1\[0\]\$latch\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{state.hiddenLayer\}\] -rise_to \[get_clocks \{count1\[0\]\$latch\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{state.hiddenLayer\}\] -rise_to \[get_clocks \{count1\[0\]\$latch\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{state.hiddenLayer\}\] -fall_to \[get_clocks \{count1\[0\]\$latch\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{state.hiddenLayer\}\] -fall_to \[get_clocks \{count1\[0\]\$latch\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{state.hiddenLayer\}\] -rise_to \[get_clocks \{Clock\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{state.hiddenLayer\}\] -rise_to \[get_clocks \{Clock\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{state.hiddenLayer\}\] -fall_to \[get_clocks \{Clock\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{state.hiddenLayer\}\] -fall_to \[get_clocks \{Clock\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{state.hiddenLayer\}\] -rise_to \[get_clocks \{Clock\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{state.hiddenLayer\}\] -rise_to \[get_clocks \{Clock\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{state.hiddenLayer\}\] -fall_to \[get_clocks \{Clock\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{state.hiddenLayer\}\] -fall_to \[get_clocks \{Clock\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{state.hiddenLayer\}\] -rise_to \[get_clocks \{Clock\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{state.hiddenLayer\}\] -rise_to \[get_clocks \{Clock\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{state.hiddenLayer\}\] -fall_to \[get_clocks \{Clock\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{state.hiddenLayer\}\] -fall_to \[get_clocks \{Clock\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{state.hiddenLayer\}\] -rise_to \[get_clocks \{Clock\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{state.hiddenLayer\}\] -rise_to \[get_clocks \{Clock\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{state.hiddenLayer\}\] -fall_to \[get_clocks \{Clock\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{state.hiddenLayer\}\] -fall_to \[get_clocks \{Clock\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{state.hiddenLayer\}\] -rise_to \[get_clocks \{Clear\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{state.hiddenLayer\}\] -rise_to \[get_clocks \{Clear\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{state.hiddenLayer\}\] -fall_to \[get_clocks \{Clear\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{state.hiddenLayer\}\] -fall_to \[get_clocks \{Clear\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{state.hiddenLayer\}\] -rise_to \[get_clocks \{Clear\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{state.hiddenLayer\}\] -rise_to \[get_clocks \{Clear\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{state.hiddenLayer\}\] -fall_to \[get_clocks \{Clear\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{state.hiddenLayer\}\] -fall_to \[get_clocks \{Clear\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{state.hiddenLayer\}\] -rise_to \[get_clocks \{Clear\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{state.hiddenLayer\}\] -rise_to \[get_clocks \{Clear\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{state.hiddenLayer\}\] -fall_to \[get_clocks \{Clear\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{state.hiddenLayer\}\] -fall_to \[get_clocks \{Clear\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{state.hiddenLayer\}\] -rise_to \[get_clocks \{Clear\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{state.hiddenLayer\}\] -rise_to \[get_clocks \{Clear\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{state.hiddenLayer\}\] -fall_to \[get_clocks \{Clear\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{state.hiddenLayer\}\] -fall_to \[get_clocks \{Clear\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{state.halt\}\] -rise_to \[get_clocks \{state.weightInitiallize\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{state.halt\}\] -rise_to \[get_clocks \{state.weightInitiallize\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{state.halt\}\] -fall_to \[get_clocks \{state.weightInitiallize\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{state.halt\}\] -fall_to \[get_clocks \{state.weightInitiallize\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{state.halt\}\] -rise_to \[get_clocks \{state.weightInitiallize\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{state.halt\}\] -rise_to \[get_clocks \{state.weightInitiallize\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{state.halt\}\] -fall_to \[get_clocks \{state.weightInitiallize\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{state.halt\}\] -fall_to \[get_clocks \{state.weightInitiallize\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{state.halt\}\] -rise_to \[get_clocks \{state.weightInitiallize\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{state.halt\}\] -rise_to \[get_clocks \{state.weightInitiallize\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{state.halt\}\] -fall_to \[get_clocks \{state.weightInitiallize\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{state.halt\}\] -fall_to \[get_clocks \{state.weightInitiallize\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{state.halt\}\] -rise_to \[get_clocks \{state.weightInitiallize\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{state.halt\}\] -rise_to \[get_clocks \{state.weightInitiallize\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{state.halt\}\] -fall_to \[get_clocks \{state.weightInitiallize\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{state.halt\}\] -fall_to \[get_clocks \{state.weightInitiallize\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{state.halt\}\] -rise_to \[get_clocks \{state.readWeight\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{state.halt\}\] -rise_to \[get_clocks \{state.readWeight\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{state.halt\}\] -fall_to \[get_clocks \{state.readWeight\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{state.halt\}\] -fall_to \[get_clocks \{state.readWeight\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{state.halt\}\] -rise_to \[get_clocks \{state.readWeight\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{state.halt\}\] -rise_to \[get_clocks \{state.readWeight\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{state.halt\}\] -fall_to \[get_clocks \{state.readWeight\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{state.halt\}\] -fall_to \[get_clocks \{state.readWeight\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{state.halt\}\] -rise_to \[get_clocks \{state.readWeight\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{state.halt\}\] -rise_to \[get_clocks \{state.readWeight\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{state.halt\}\] -fall_to \[get_clocks \{state.readWeight\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{state.halt\}\] -fall_to \[get_clocks \{state.readWeight\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{state.halt\}\] -rise_to \[get_clocks \{state.readWeight\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{state.halt\}\] -rise_to \[get_clocks \{state.readWeight\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{state.halt\}\] -fall_to \[get_clocks \{state.readWeight\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{state.halt\}\] -fall_to \[get_clocks \{state.readWeight\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{state.halt\}\] -rise_to \[get_clocks \{state.hiddenLayer\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{state.halt\}\] -rise_to \[get_clocks \{state.hiddenLayer\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{state.halt\}\] -fall_to \[get_clocks \{state.hiddenLayer\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{state.halt\}\] -fall_to \[get_clocks \{state.hiddenLayer\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{state.halt\}\] -rise_to \[get_clocks \{state.hiddenLayer\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{state.halt\}\] -rise_to \[get_clocks \{state.hiddenLayer\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{state.halt\}\] -fall_to \[get_clocks \{state.hiddenLayer\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{state.halt\}\] -fall_to \[get_clocks \{state.hiddenLayer\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{state.halt\}\] -rise_to \[get_clocks \{state.hiddenLayer\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{state.halt\}\] -rise_to \[get_clocks \{state.hiddenLayer\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{state.halt\}\] -fall_to \[get_clocks \{state.hiddenLayer\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{state.halt\}\] -fall_to \[get_clocks \{state.hiddenLayer\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{state.halt\}\] -rise_to \[get_clocks \{state.hiddenLayer\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{state.halt\}\] -rise_to \[get_clocks \{state.hiddenLayer\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{state.halt\}\] -fall_to \[get_clocks \{state.hiddenLayer\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{state.halt\}\] -fall_to \[get_clocks \{state.hiddenLayer\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{state.halt\}\] -rise_to \[get_clocks \{state.halt\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{state.halt\}\] -rise_to \[get_clocks \{state.halt\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{state.halt\}\] -fall_to \[get_clocks \{state.halt\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{state.halt\}\] -fall_to \[get_clocks \{state.halt\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{state.halt\}\] -rise_to \[get_clocks \{state.halt\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{state.halt\}\] -rise_to \[get_clocks \{state.halt\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{state.halt\}\] -fall_to \[get_clocks \{state.halt\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{state.halt\}\] -fall_to \[get_clocks \{state.halt\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{state.halt\}\] -rise_to \[get_clocks \{state.halt\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{state.halt\}\] -rise_to \[get_clocks \{state.halt\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{state.halt\}\] -fall_to \[get_clocks \{state.halt\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{state.halt\}\] -fall_to \[get_clocks \{state.halt\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{state.halt\}\] -rise_to \[get_clocks \{state.halt\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{state.halt\}\] -rise_to \[get_clocks \{state.halt\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{state.halt\}\] -fall_to \[get_clocks \{state.halt\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{state.halt\}\] -fall_to \[get_clocks \{state.halt\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{state.halt\}\] -rise_to \[get_clocks \{count1\[0\]\$latch\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{state.halt\}\] -rise_to \[get_clocks \{count1\[0\]\$latch\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{state.halt\}\] -fall_to \[get_clocks \{count1\[0\]\$latch\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{state.halt\}\] -fall_to \[get_clocks \{count1\[0\]\$latch\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{state.halt\}\] -rise_to \[get_clocks \{count1\[0\]\$latch\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{state.halt\}\] -rise_to \[get_clocks \{count1\[0\]\$latch\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{state.halt\}\] -fall_to \[get_clocks \{count1\[0\]\$latch\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{state.halt\}\] -fall_to \[get_clocks \{count1\[0\]\$latch\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{state.halt\}\] -rise_to \[get_clocks \{count1\[0\]\$latch\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{state.halt\}\] -rise_to \[get_clocks \{count1\[0\]\$latch\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{state.halt\}\] -fall_to \[get_clocks \{count1\[0\]\$latch\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{state.halt\}\] -fall_to \[get_clocks \{count1\[0\]\$latch\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{state.halt\}\] -rise_to \[get_clocks \{count1\[0\]\$latch\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{state.halt\}\] -rise_to \[get_clocks \{count1\[0\]\$latch\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{state.halt\}\] -fall_to \[get_clocks \{count1\[0\]\$latch\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{state.halt\}\] -fall_to \[get_clocks \{count1\[0\]\$latch\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{state.halt\}\] -rise_to \[get_clocks \{Clock\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{state.halt\}\] -rise_to \[get_clocks \{Clock\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{state.halt\}\] -fall_to \[get_clocks \{Clock\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{state.halt\}\] -fall_to \[get_clocks \{Clock\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{state.halt\}\] -rise_to \[get_clocks \{Clock\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{state.halt\}\] -rise_to \[get_clocks \{Clock\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{state.halt\}\] -fall_to \[get_clocks \{Clock\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{state.halt\}\] -fall_to \[get_clocks \{Clock\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{state.halt\}\] -rise_to \[get_clocks \{Clock\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{state.halt\}\] -rise_to \[get_clocks \{Clock\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{state.halt\}\] -fall_to \[get_clocks \{Clock\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{state.halt\}\] -fall_to \[get_clocks \{Clock\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{state.halt\}\] -rise_to \[get_clocks \{Clock\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{state.halt\}\] -rise_to \[get_clocks \{Clock\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{state.halt\}\] -fall_to \[get_clocks \{Clock\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{state.halt\}\] -fall_to \[get_clocks \{Clock\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{count1\[0\]\$latch\}\] -rise_to \[get_clocks \{state.weightInitiallize\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{count1\[0\]\$latch\}\] -rise_to \[get_clocks \{state.weightInitiallize\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{count1\[0\]\$latch\}\] -fall_to \[get_clocks \{state.weightInitiallize\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{count1\[0\]\$latch\}\] -fall_to \[get_clocks \{state.weightInitiallize\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{count1\[0\]\$latch\}\] -rise_to \[get_clocks \{state.weightInitiallize\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{count1\[0\]\$latch\}\] -rise_to \[get_clocks \{state.weightInitiallize\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{count1\[0\]\$latch\}\] -fall_to \[get_clocks \{state.weightInitiallize\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{count1\[0\]\$latch\}\] -fall_to \[get_clocks \{state.weightInitiallize\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{count1\[0\]\$latch\}\] -rise_to \[get_clocks \{state.weightInitiallize\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{count1\[0\]\$latch\}\] -rise_to \[get_clocks \{state.weightInitiallize\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{count1\[0\]\$latch\}\] -fall_to \[get_clocks \{state.weightInitiallize\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{count1\[0\]\$latch\}\] -fall_to \[get_clocks \{state.weightInitiallize\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{count1\[0\]\$latch\}\] -rise_to \[get_clocks \{state.weightInitiallize\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{count1\[0\]\$latch\}\] -rise_to \[get_clocks \{state.weightInitiallize\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{count1\[0\]\$latch\}\] -fall_to \[get_clocks \{state.weightInitiallize\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{count1\[0\]\$latch\}\] -fall_to \[get_clocks \{state.weightInitiallize\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{count1\[0\]\$latch\}\] -rise_to \[get_clocks \{state.readWeight\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{count1\[0\]\$latch\}\] -rise_to \[get_clocks \{state.readWeight\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{count1\[0\]\$latch\}\] -fall_to \[get_clocks \{state.readWeight\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{count1\[0\]\$latch\}\] -fall_to \[get_clocks \{state.readWeight\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{count1\[0\]\$latch\}\] -rise_to \[get_clocks \{state.readWeight\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{count1\[0\]\$latch\}\] -rise_to \[get_clocks \{state.readWeight\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{count1\[0\]\$latch\}\] -fall_to \[get_clocks \{state.readWeight\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{count1\[0\]\$latch\}\] -fall_to \[get_clocks \{state.readWeight\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{count1\[0\]\$latch\}\] -rise_to \[get_clocks \{state.readWeight\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{count1\[0\]\$latch\}\] -rise_to \[get_clocks \{state.readWeight\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{count1\[0\]\$latch\}\] -fall_to \[get_clocks \{state.readWeight\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{count1\[0\]\$latch\}\] -fall_to \[get_clocks \{state.readWeight\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{count1\[0\]\$latch\}\] -rise_to \[get_clocks \{state.readWeight\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{count1\[0\]\$latch\}\] -rise_to \[get_clocks \{state.readWeight\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{count1\[0\]\$latch\}\] -fall_to \[get_clocks \{state.readWeight\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{count1\[0\]\$latch\}\] -fall_to \[get_clocks \{state.readWeight\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{count1\[0\]\$latch\}\] -rise_to \[get_clocks \{state.hiddenLayer\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{count1\[0\]\$latch\}\] -rise_to \[get_clocks \{state.hiddenLayer\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{count1\[0\]\$latch\}\] -fall_to \[get_clocks \{state.hiddenLayer\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{count1\[0\]\$latch\}\] -fall_to \[get_clocks \{state.hiddenLayer\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{count1\[0\]\$latch\}\] -rise_to \[get_clocks \{state.hiddenLayer\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{count1\[0\]\$latch\}\] -rise_to \[get_clocks \{state.hiddenLayer\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{count1\[0\]\$latch\}\] -fall_to \[get_clocks \{state.hiddenLayer\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{count1\[0\]\$latch\}\] -fall_to \[get_clocks \{state.hiddenLayer\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{count1\[0\]\$latch\}\] -rise_to \[get_clocks \{state.hiddenLayer\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{count1\[0\]\$latch\}\] -rise_to \[get_clocks \{state.hiddenLayer\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{count1\[0\]\$latch\}\] -fall_to \[get_clocks \{state.hiddenLayer\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{count1\[0\]\$latch\}\] -fall_to \[get_clocks \{state.hiddenLayer\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{count1\[0\]\$latch\}\] -rise_to \[get_clocks \{state.hiddenLayer\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{count1\[0\]\$latch\}\] -rise_to \[get_clocks \{state.hiddenLayer\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{count1\[0\]\$latch\}\] -fall_to \[get_clocks \{state.hiddenLayer\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{count1\[0\]\$latch\}\] -fall_to \[get_clocks \{state.hiddenLayer\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{count1\[0\]\$latch\}\] -rise_to \[get_clocks \{state.halt\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{count1\[0\]\$latch\}\] -rise_to \[get_clocks \{state.halt\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{count1\[0\]\$latch\}\] -fall_to \[get_clocks \{state.halt\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{count1\[0\]\$latch\}\] -fall_to \[get_clocks \{state.halt\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{count1\[0\]\$latch\}\] -rise_to \[get_clocks \{state.halt\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{count1\[0\]\$latch\}\] -rise_to \[get_clocks \{state.halt\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{count1\[0\]\$latch\}\] -fall_to \[get_clocks \{state.halt\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{count1\[0\]\$latch\}\] -fall_to \[get_clocks \{state.halt\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{count1\[0\]\$latch\}\] -rise_to \[get_clocks \{state.halt\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{count1\[0\]\$latch\}\] -rise_to \[get_clocks \{state.halt\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{count1\[0\]\$latch\}\] -fall_to \[get_clocks \{state.halt\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{count1\[0\]\$latch\}\] -fall_to \[get_clocks \{state.halt\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{count1\[0\]\$latch\}\] -rise_to \[get_clocks \{state.halt\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{count1\[0\]\$latch\}\] -rise_to \[get_clocks \{state.halt\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{count1\[0\]\$latch\}\] -fall_to \[get_clocks \{state.halt\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{count1\[0\]\$latch\}\] -fall_to \[get_clocks \{state.halt\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{count1\[0\]\$latch\}\] -rise_to \[get_clocks \{count1\[0\]\$latch\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{count1\[0\]\$latch\}\] -rise_to \[get_clocks \{count1\[0\]\$latch\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{count1\[0\]\$latch\}\] -fall_to \[get_clocks \{count1\[0\]\$latch\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{count1\[0\]\$latch\}\] -fall_to \[get_clocks \{count1\[0\]\$latch\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{count1\[0\]\$latch\}\] -rise_to \[get_clocks \{count1\[0\]\$latch\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{count1\[0\]\$latch\}\] -rise_to \[get_clocks \{count1\[0\]\$latch\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{count1\[0\]\$latch\}\] -fall_to \[get_clocks \{count1\[0\]\$latch\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{count1\[0\]\$latch\}\] -fall_to \[get_clocks \{count1\[0\]\$latch\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{count1\[0\]\$latch\}\] -rise_to \[get_clocks \{count1\[0\]\$latch\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{count1\[0\]\$latch\}\] -rise_to \[get_clocks \{count1\[0\]\$latch\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{count1\[0\]\$latch\}\] -fall_to \[get_clocks \{count1\[0\]\$latch\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{count1\[0\]\$latch\}\] -fall_to \[get_clocks \{count1\[0\]\$latch\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{count1\[0\]\$latch\}\] -rise_to \[get_clocks \{count1\[0\]\$latch\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{count1\[0\]\$latch\}\] -rise_to \[get_clocks \{count1\[0\]\$latch\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{count1\[0\]\$latch\}\] -fall_to \[get_clocks \{count1\[0\]\$latch\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{count1\[0\]\$latch\}\] -fall_to \[get_clocks \{count1\[0\]\$latch\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{count1\[0\]\$latch\}\] -rise_to \[get_clocks \{Clock\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{count1\[0\]\$latch\}\] -rise_to \[get_clocks \{Clock\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{count1\[0\]\$latch\}\] -fall_to \[get_clocks \{Clock\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{count1\[0\]\$latch\}\] -fall_to \[get_clocks \{Clock\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{count1\[0\]\$latch\}\] -rise_to \[get_clocks \{Clock\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{count1\[0\]\$latch\}\] -rise_to \[get_clocks \{Clock\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{count1\[0\]\$latch\}\] -fall_to \[get_clocks \{Clock\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{count1\[0\]\$latch\}\] -fall_to \[get_clocks \{Clock\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{count1\[0\]\$latch\}\] -rise_to \[get_clocks \{Clock\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{count1\[0\]\$latch\}\] -rise_to \[get_clocks \{Clock\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{count1\[0\]\$latch\}\] -fall_to \[get_clocks \{Clock\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{count1\[0\]\$latch\}\] -fall_to \[get_clocks \{Clock\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{count1\[0\]\$latch\}\] -rise_to \[get_clocks \{Clock\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{count1\[0\]\$latch\}\] -rise_to \[get_clocks \{Clock\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{count1\[0\]\$latch\}\] -fall_to \[get_clocks \{Clock\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{count1\[0\]\$latch\}\] -fall_to \[get_clocks \{Clock\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{Clock\}\] -rise_to \[get_clocks \{state.weightInitiallize\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{Clock\}\] -rise_to \[get_clocks \{state.weightInitiallize\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{Clock\}\] -fall_to \[get_clocks \{state.weightInitiallize\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{Clock\}\] -fall_to \[get_clocks \{state.weightInitiallize\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{Clock\}\] -rise_to \[get_clocks \{state.weightInitiallize\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{Clock\}\] -rise_to \[get_clocks \{state.weightInitiallize\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{Clock\}\] -fall_to \[get_clocks \{state.weightInitiallize\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{Clock\}\] -fall_to \[get_clocks \{state.weightInitiallize\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{Clock\}\] -rise_to \[get_clocks \{state.weightInitiallize\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{Clock\}\] -rise_to \[get_clocks \{state.weightInitiallize\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{Clock\}\] -fall_to \[get_clocks \{state.weightInitiallize\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{Clock\}\] -fall_to \[get_clocks \{state.weightInitiallize\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{Clock\}\] -rise_to \[get_clocks \{state.weightInitiallize\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{Clock\}\] -rise_to \[get_clocks \{state.weightInitiallize\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{Clock\}\] -fall_to \[get_clocks \{state.weightInitiallize\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{Clock\}\] -fall_to \[get_clocks \{state.weightInitiallize\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{Clock\}\] -rise_to \[get_clocks \{state.hiddenLayer\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{Clock\}\] -rise_to \[get_clocks \{state.hiddenLayer\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{Clock\}\] -fall_to \[get_clocks \{state.hiddenLayer\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{Clock\}\] -fall_to \[get_clocks \{state.hiddenLayer\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{Clock\}\] -rise_to \[get_clocks \{state.hiddenLayer\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{Clock\}\] -rise_to \[get_clocks \{state.hiddenLayer\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{Clock\}\] -fall_to \[get_clocks \{state.hiddenLayer\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{Clock\}\] -fall_to \[get_clocks \{state.hiddenLayer\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{Clock\}\] -rise_to \[get_clocks \{state.hiddenLayer\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{Clock\}\] -rise_to \[get_clocks \{state.hiddenLayer\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{Clock\}\] -fall_to \[get_clocks \{state.hiddenLayer\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{Clock\}\] -fall_to \[get_clocks \{state.hiddenLayer\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{Clock\}\] -rise_to \[get_clocks \{state.hiddenLayer\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{Clock\}\] -rise_to \[get_clocks \{state.hiddenLayer\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{Clock\}\] -fall_to \[get_clocks \{state.hiddenLayer\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{Clock\}\] -fall_to \[get_clocks \{state.hiddenLayer\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{Clock\}\] -rise_to \[get_clocks \{Clock\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{Clock\}\] -rise_to \[get_clocks \{Clock\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{Clock\}\] -fall_to \[get_clocks \{Clock\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{Clock\}\] -fall_to \[get_clocks \{Clock\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{Clock\}\] -rise_to \[get_clocks \{Clock\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{Clock\}\] -rise_to \[get_clocks \{Clock\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{Clock\}\] -fall_to \[get_clocks \{Clock\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{Clock\}\] -fall_to \[get_clocks \{Clock\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{Clock\}\] -rise_to \[get_clocks \{Clock\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{Clock\}\] -rise_to \[get_clocks \{Clock\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{Clock\}\] -fall_to \[get_clocks \{Clock\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{Clock\}\] -fall_to \[get_clocks \{Clock\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{Clock\}\] -rise_to \[get_clocks \{Clock\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{Clock\}\] -rise_to \[get_clocks \{Clock\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{Clock\}\] -fall_to \[get_clocks \{Clock\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{Clock\}\] -fall_to \[get_clocks \{Clock\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{Clock\}\] -rise_to \[get_clocks \{Clear\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{Clock\}\] -rise_to \[get_clocks \{Clear\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{Clock\}\] -fall_to \[get_clocks \{Clear\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{Clock\}\] -fall_to \[get_clocks \{Clear\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{Clock\}\] -rise_to \[get_clocks \{Clear\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{Clock\}\] -rise_to \[get_clocks \{Clear\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{Clock\}\] -fall_to \[get_clocks \{Clear\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{Clock\}\] -fall_to \[get_clocks \{Clear\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{Clock\}\] -rise_to \[get_clocks \{Clear\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{Clock\}\] -rise_to \[get_clocks \{Clear\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{Clock\}\] -fall_to \[get_clocks \{Clear\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{Clock\}\] -fall_to \[get_clocks \{Clear\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{Clock\}\] -rise_to \[get_clocks \{Clear\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{Clock\}\] -rise_to \[get_clocks \{Clear\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{Clock\}\] -fall_to \[get_clocks \{Clear\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{Clock\}\] -fall_to \[get_clocks \{Clear\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{Clear\}\] -rise_to \[get_clocks \{state.hiddenLayer\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{Clear\}\] -rise_to \[get_clocks \{state.hiddenLayer\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{Clear\}\] -fall_to \[get_clocks \{state.hiddenLayer\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{Clear\}\] -fall_to \[get_clocks \{state.hiddenLayer\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{Clear\}\] -rise_to \[get_clocks \{state.hiddenLayer\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{Clear\}\] -rise_to \[get_clocks \{state.hiddenLayer\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{Clear\}\] -fall_to \[get_clocks \{state.hiddenLayer\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{Clear\}\] -fall_to \[get_clocks \{state.hiddenLayer\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{Clear\}\] -rise_to \[get_clocks \{state.hiddenLayer\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{Clear\}\] -rise_to \[get_clocks \{state.hiddenLayer\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{Clear\}\] -fall_to \[get_clocks \{state.hiddenLayer\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{Clear\}\] -fall_to \[get_clocks \{state.hiddenLayer\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{Clear\}\] -rise_to \[get_clocks \{state.hiddenLayer\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{Clear\}\] -rise_to \[get_clocks \{state.hiddenLayer\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{Clear\}\] -fall_to \[get_clocks \{state.hiddenLayer\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{Clear\}\] -fall_to \[get_clocks \{state.hiddenLayer\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{Clear\}\] -rise_to \[get_clocks \{Clock\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{Clear\}\] -rise_to \[get_clocks \{Clock\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{Clear\}\] -fall_to \[get_clocks \{Clock\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{Clear\}\] -fall_to \[get_clocks \{Clock\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{Clear\}\] -rise_to \[get_clocks \{Clock\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{Clear\}\] -rise_to \[get_clocks \{Clock\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{Clear\}\] -fall_to \[get_clocks \{Clock\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{Clear\}\] -fall_to \[get_clocks \{Clock\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{Clear\}\] -rise_to \[get_clocks \{Clock\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{Clear\}\] -rise_to \[get_clocks \{Clock\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{Clear\}\] -fall_to \[get_clocks \{Clock\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{Clear\}\] -fall_to \[get_clocks \{Clock\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{Clear\}\] -rise_to \[get_clocks \{Clock\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{Clear\}\] -rise_to \[get_clocks \{Clock\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{Clear\}\] -fall_to \[get_clocks \{Clock\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{Clear\}\] -fall_to \[get_clocks \{Clock\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{Clear\}\] -rise_to \[get_clocks \{Clear\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{Clear\}\] -rise_to \[get_clocks \{Clear\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{Clear\}\] -fall_to \[get_clocks \{Clear\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{Clear\}\] -fall_to \[get_clocks \{Clear\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{Clear\}\] -rise_to \[get_clocks \{Clear\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{Clear\}\] -rise_to \[get_clocks \{Clear\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{Clear\}\] -fall_to \[get_clocks \{Clear\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{Clear\}\] -fall_to \[get_clocks \{Clear\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{Clear\}\] -rise_to \[get_clocks \{Clear\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{Clear\}\] -rise_to \[get_clocks \{Clear\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{Clear\}\] -fall_to \[get_clocks \{Clear\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{Clear\}\] -fall_to \[get_clocks \{Clear\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{Clear\}\] -rise_to \[get_clocks \{Clear\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{Clear\}\] -rise_to \[get_clocks \{Clear\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{Clear\}\] -fall_to \[get_clocks \{Clear\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{Clear\}\] -fall_to \[get_clocks \{Clear\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Critical Warning: Timing requirements not met" {  } {  } 1 0 "Timing requirements not met" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -80.256 " "Info: Worst-case setup slack is -80.256" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -80.256      -663.854 Clear  " "Info:   -80.256      -663.854 Clear " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -79.905      -823.487 state.hiddenLayer  " "Info:   -79.905      -823.487 state.hiddenLayer " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.961     -4145.752 Clock  " "Info:    -7.961     -4145.752 Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.392       -50.576 state.halt  " "Info:    -6.392       -50.576 state.halt " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.086       -73.519 state.readWeight  " "Info:    -6.086       -73.519 state.readWeight " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.426       -17.923 state.weightInitiallize  " "Info:    -4.426       -17.923 state.weightInitiallize " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.410       -68.985 count1\[0\]\$latch  " "Info:    -4.410       -68.985 count1\[0\]\$latch " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -4.968 " "Info: Worst-case hold slack is -4.968" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.968       -47.295 count1\[0\]\$latch  " "Info:    -4.968       -47.295 count1\[0\]\$latch " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.295       -36.821 state.weightInitiallize  " "Info:    -4.295       -36.821 state.weightInitiallize " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.181       -28.530 state.readWeight  " "Info:    -4.181       -28.530 state.readWeight " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.303       -12.732 state.hiddenLayer  " "Info:    -3.303       -12.732 state.hiddenLayer " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.153        -6.138 state.halt  " "Info:    -2.153        -6.138 state.halt " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.042        -1.042 Clear  " "Info:    -1.042        -1.042 Clear " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.365         0.000 Clock  " "Info:     0.365         0.000 Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -0.980 " "Info: Worst-case recovery slack is -0.980" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.980        -9.795 Clock  " "Info:    -0.980        -9.795 Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.024 " "Info: Worst-case removal slack is 1.024" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.024         0.000 Clock  " "Info:     1.024         0.000 Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Info: Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000      -883.225 Clock  " "Info:    -3.000      -883.225 Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.308         0.000 state.hiddenLayer  " "Info:     0.308         0.000 state.hiddenLayer " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.335         0.000 state.readWeight  " "Info:     0.335         0.000 state.readWeight " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.357         0.000 state.weightInitiallize  " "Info:     0.357         0.000 state.weightInitiallize " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.364         0.000 state.halt  " "Info:     0.364         0.000 state.halt " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.403         0.000 count1\[0\]\$latch  " "Info:     0.403         0.000 count1\[0\]\$latch " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.411         0.000 Clear  " "Info:     0.411         0.000 Clear " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Info: Writing out detailed assembly data for power analysis" {  } {  } 0 0 "Writing out detailed assembly data for power analysis" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II " "Info: Quartus II Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "522 " "Info: Peak virtual memory: 522 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 20 19:06:06 2017 " "Info: Processing ended: Wed Dec 20 19:06:06 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Info: Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Info: Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WSTA_CLOCK_SOURCES_FEED_EACH_OTHER" "count1\[0\]\$latch count1\[0\]\$latch " "Warning: Clock target count1\[0\]\$latch of clock count1\[0\]\$latch is fed by another target of the same clock." {  } {  } 0 0 "Clock target %1!s! of clock %2!s! is fed by another target of the same clock." 0 0 "" 0 -1}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty " "Info: Deriving Clock Uncertainty" { { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{state.weightInitiallize\}\] -rise_to \[get_clocks \{state.weightInitiallize\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{state.weightInitiallize\}\] -rise_to \[get_clocks \{state.weightInitiallize\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{state.weightInitiallize\}\] -fall_to \[get_clocks \{state.weightInitiallize\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{state.weightInitiallize\}\] -fall_to \[get_clocks \{state.weightInitiallize\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{state.weightInitiallize\}\] -rise_to \[get_clocks \{state.weightInitiallize\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{state.weightInitiallize\}\] -rise_to \[get_clocks \{state.weightInitiallize\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{state.weightInitiallize\}\] -fall_to \[get_clocks \{state.weightInitiallize\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{state.weightInitiallize\}\] -fall_to \[get_clocks \{state.weightInitiallize\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{state.weightInitiallize\}\] -rise_to \[get_clocks \{state.weightInitiallize\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{state.weightInitiallize\}\] -rise_to \[get_clocks \{state.weightInitiallize\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{state.weightInitiallize\}\] -fall_to \[get_clocks \{state.weightInitiallize\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{state.weightInitiallize\}\] -fall_to \[get_clocks \{state.weightInitiallize\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{state.weightInitiallize\}\] -rise_to \[get_clocks \{state.weightInitiallize\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{state.weightInitiallize\}\] -rise_to \[get_clocks \{state.weightInitiallize\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{state.weightInitiallize\}\] -fall_to \[get_clocks \{state.weightInitiallize\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{state.weightInitiallize\}\] -fall_to \[get_clocks \{state.weightInitiallize\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{state.weightInitiallize\}\] -rise_to \[get_clocks \{state.readWeight\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{state.weightInitiallize\}\] -rise_to \[get_clocks \{state.readWeight\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{state.weightInitiallize\}\] -fall_to \[get_clocks \{state.readWeight\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{state.weightInitiallize\}\] -fall_to \[get_clocks \{state.readWeight\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{state.weightInitiallize\}\] -rise_to \[get_clocks \{state.readWeight\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{state.weightInitiallize\}\] -rise_to \[get_clocks \{state.readWeight\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{state.weightInitiallize\}\] -fall_to \[get_clocks \{state.readWeight\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{state.weightInitiallize\}\] -fall_to \[get_clocks \{state.readWeight\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{state.weightInitiallize\}\] -rise_to \[get_clocks \{state.readWeight\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{state.weightInitiallize\}\] -rise_to \[get_clocks \{state.readWeight\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{state.weightInitiallize\}\] -fall_to \[get_clocks \{state.readWeight\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{state.weightInitiallize\}\] -fall_to \[get_clocks \{state.readWeight\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{state.weightInitiallize\}\] -rise_to \[get_clocks \{state.readWeight\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{state.weightInitiallize\}\] -rise_to \[get_clocks \{state.readWeight\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{state.weightInitiallize\}\] -fall_to \[get_clocks \{state.readWeight\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{state.weightInitiallize\}\] -fall_to \[get_clocks \{state.readWeight\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{state.weightInitiallize\}\] -rise_to \[get_clocks \{state.hiddenLayer\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{state.weightInitiallize\}\] -rise_to \[get_clocks \{state.hiddenLayer\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{state.weightInitiallize\}\] -fall_to \[get_clocks \{state.hiddenLayer\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{state.weightInitiallize\}\] -fall_to \[get_clocks \{state.hiddenLayer\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{state.weightInitiallize\}\] -rise_to \[get_clocks \{state.hiddenLayer\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{state.weightInitiallize\}\] -rise_to \[get_clocks \{state.hiddenLayer\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{state.weightInitiallize\}\] -fall_to \[get_clocks \{state.hiddenLayer\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{state.weightInitiallize\}\] -fall_to \[get_clocks \{state.hiddenLayer\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{state.weightInitiallize\}\] -rise_to \[get_clocks \{state.hiddenLayer\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{state.weightInitiallize\}\] -rise_to \[get_clocks \{state.hiddenLayer\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{state.weightInitiallize\}\] -fall_to \[get_clocks \{state.hiddenLayer\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{state.weightInitiallize\}\] -fall_to \[get_clocks \{state.hiddenLayer\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{state.weightInitiallize\}\] -rise_to \[get_clocks \{state.hiddenLayer\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{state.weightInitiallize\}\] -rise_to \[get_clocks \{state.hiddenLayer\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{state.weightInitiallize\}\] -fall_to \[get_clocks \{state.hiddenLayer\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{state.weightInitiallize\}\] -fall_to \[get_clocks \{state.hiddenLayer\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{state.weightInitiallize\}\] -rise_to \[get_clocks \{state.halt\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{state.weightInitiallize\}\] -rise_to \[get_clocks \{state.halt\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{state.weightInitiallize\}\] -fall_to \[get_clocks \{state.halt\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{state.weightInitiallize\}\] -fall_to \[get_clocks \{state.halt\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{state.weightInitiallize\}\] -rise_to \[get_clocks \{state.halt\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{state.weightInitiallize\}\] -rise_to \[get_clocks \{state.halt\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{state.weightInitiallize\}\] -fall_to \[get_clocks \{state.halt\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{state.weightInitiallize\}\] -fall_to \[get_clocks \{state.halt\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{state.weightInitiallize\}\] -rise_to \[get_clocks \{state.halt\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{state.weightInitiallize\}\] -rise_to \[get_clocks \{state.halt\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{state.weightInitiallize\}\] -fall_to \[get_clocks \{state.halt\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{state.weightInitiallize\}\] -fall_to \[get_clocks \{state.halt\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{state.weightInitiallize\}\] -rise_to \[get_clocks \{state.halt\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{state.weightInitiallize\}\] -rise_to \[get_clocks \{state.halt\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{state.weightInitiallize\}\] -fall_to \[get_clocks \{state.halt\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{state.weightInitiallize\}\] -fall_to \[get_clocks \{state.halt\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{state.weightInitiallize\}\] -rise_to \[get_clocks \{count1\[0\]\$latch\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{state.weightInitiallize\}\] -rise_to \[get_clocks \{count1\[0\]\$latch\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{state.weightInitiallize\}\] -fall_to \[get_clocks \{count1\[0\]\$latch\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{state.weightInitiallize\}\] -fall_to \[get_clocks \{count1\[0\]\$latch\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{state.weightInitiallize\}\] -rise_to \[get_clocks \{count1\[0\]\$latch\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{state.weightInitiallize\}\] -rise_to \[get_clocks \{count1\[0\]\$latch\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{state.weightInitiallize\}\] -fall_to \[get_clocks \{count1\[0\]\$latch\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{state.weightInitiallize\}\] -fall_to \[get_clocks \{count1\[0\]\$latch\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{state.weightInitiallize\}\] -rise_to \[get_clocks \{count1\[0\]\$latch\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{state.weightInitiallize\}\] -rise_to \[get_clocks \{count1\[0\]\$latch\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{state.weightInitiallize\}\] -fall_to \[get_clocks \{count1\[0\]\$latch\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{state.weightInitiallize\}\] -fall_to \[get_clocks \{count1\[0\]\$latch\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{state.weightInitiallize\}\] -rise_to \[get_clocks \{count1\[0\]\$latch\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{state.weightInitiallize\}\] -rise_to \[get_clocks \{count1\[0\]\$latch\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{state.weightInitiallize\}\] -fall_to \[get_clocks \{count1\[0\]\$latch\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{state.weightInitiallize\}\] -fall_to \[get_clocks \{count1\[0\]\$latch\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{state.weightInitiallize\}\] -rise_to \[get_clocks \{Clock\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{state.weightInitiallize\}\] -rise_to \[get_clocks \{Clock\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{state.weightInitiallize\}\] -fall_to \[get_clocks \{Clock\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{state.weightInitiallize\}\] -fall_to \[get_clocks \{Clock\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{state.weightInitiallize\}\] -rise_to \[get_clocks \{Clock\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{state.weightInitiallize\}\] -rise_to \[get_clocks \{Clock\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{state.weightInitiallize\}\] -fall_to \[get_clocks \{Clock\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{state.weightInitiallize\}\] -fall_to \[get_clocks \{Clock\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{state.weightInitiallize\}\] -rise_to \[get_clocks \{Clock\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{state.weightInitiallize\}\] -rise_to \[get_clocks \{Clock\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{state.weightInitiallize\}\] -fall_to \[get_clocks \{Clock\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{state.weightInitiallize\}\] -fall_to \[get_clocks \{Clock\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{state.weightInitiallize\}\] -rise_to \[get_clocks \{Clock\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{state.weightInitiallize\}\] -rise_to \[get_clocks \{Clock\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{state.weightInitiallize\}\] -fall_to \[get_clocks \{Clock\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{state.weightInitiallize\}\] -fall_to \[get_clocks \{Clock\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{state.readWeight\}\] -rise_to \[get_clocks \{state.weightInitiallize\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{state.readWeight\}\] -rise_to \[get_clocks \{state.weightInitiallize\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{state.readWeight\}\] -fall_to \[get_clocks \{state.weightInitiallize\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{state.readWeight\}\] -fall_to \[get_clocks \{state.weightInitiallize\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{state.readWeight\}\] -rise_to \[get_clocks \{state.weightInitiallize\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{state.readWeight\}\] -rise_to \[get_clocks \{state.weightInitiallize\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{state.readWeight\}\] -fall_to \[get_clocks \{state.weightInitiallize\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{state.readWeight\}\] -fall_to \[get_clocks \{state.weightInitiallize\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{state.readWeight\}\] -rise_to \[get_clocks \{state.weightInitiallize\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{state.readWeight\}\] -rise_to \[get_clocks \{state.weightInitiallize\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{state.readWeight\}\] -fall_to \[get_clocks \{state.weightInitiallize\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{state.readWeight\}\] -fall_to \[get_clocks \{state.weightInitiallize\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{state.readWeight\}\] -rise_to \[get_clocks \{state.weightInitiallize\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{state.readWeight\}\] -rise_to \[get_clocks \{state.weightInitiallize\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{state.readWeight\}\] -fall_to \[get_clocks \{state.weightInitiallize\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{state.readWeight\}\] -fall_to \[get_clocks \{state.weightInitiallize\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{state.readWeight\}\] -rise_to \[get_clocks \{state.readWeight\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{state.readWeight\}\] -rise_to \[get_clocks \{state.readWeight\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{state.readWeight\}\] -fall_to \[get_clocks \{state.readWeight\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{state.readWeight\}\] -fall_to \[get_clocks \{state.readWeight\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{state.readWeight\}\] -rise_to \[get_clocks \{state.readWeight\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{state.readWeight\}\] -rise_to \[get_clocks \{state.readWeight\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{state.readWeight\}\] -fall_to \[get_clocks \{state.readWeight\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{state.readWeight\}\] -fall_to \[get_clocks \{state.readWeight\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{state.readWeight\}\] -rise_to \[get_clocks \{state.readWeight\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{state.readWeight\}\] -rise_to \[get_clocks \{state.readWeight\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{state.readWeight\}\] -fall_to \[get_clocks \{state.readWeight\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{state.readWeight\}\] -fall_to \[get_clocks \{state.readWeight\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{state.readWeight\}\] -rise_to \[get_clocks \{state.readWeight\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{state.readWeight\}\] -rise_to \[get_clocks \{state.readWeight\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{state.readWeight\}\] -fall_to \[get_clocks \{state.readWeight\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{state.readWeight\}\] -fall_to \[get_clocks \{state.readWeight\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{state.readWeight\}\] -rise_to \[get_clocks \{state.hiddenLayer\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{state.readWeight\}\] -rise_to \[get_clocks \{state.hiddenLayer\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{state.readWeight\}\] -fall_to \[get_clocks \{state.hiddenLayer\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{state.readWeight\}\] -fall_to \[get_clocks \{state.hiddenLayer\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{state.readWeight\}\] -rise_to \[get_clocks \{state.hiddenLayer\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{state.readWeight\}\] -rise_to \[get_clocks \{state.hiddenLayer\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{state.readWeight\}\] -fall_to \[get_clocks \{state.hiddenLayer\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{state.readWeight\}\] -fall_to \[get_clocks \{state.hiddenLayer\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{state.readWeight\}\] -rise_to \[get_clocks \{state.hiddenLayer\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{state.readWeight\}\] -rise_to \[get_clocks \{state.hiddenLayer\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{state.readWeight\}\] -fall_to \[get_clocks \{state.hiddenLayer\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{state.readWeight\}\] -fall_to \[get_clocks \{state.hiddenLayer\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{state.readWeight\}\] -rise_to \[get_clocks \{state.hiddenLayer\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{state.readWeight\}\] -rise_to \[get_clocks \{state.hiddenLayer\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{state.readWeight\}\] -fall_to \[get_clocks \{state.hiddenLayer\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{state.readWeight\}\] -fall_to \[get_clocks \{state.hiddenLayer\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{state.readWeight\}\] -rise_to \[get_clocks \{state.halt\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{state.readWeight\}\] -rise_to \[get_clocks \{state.halt\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{state.readWeight\}\] -fall_to \[get_clocks \{state.halt\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{state.readWeight\}\] -fall_to \[get_clocks \{state.halt\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{state.readWeight\}\] -rise_to \[get_clocks \{state.halt\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{state.readWeight\}\] -rise_to \[get_clocks \{state.halt\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{state.readWeight\}\] -fall_to \[get_clocks \{state.halt\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{state.readWeight\}\] -fall_to \[get_clocks \{state.halt\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{state.readWeight\}\] -rise_to \[get_clocks \{state.halt\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{state.readWeight\}\] -rise_to \[get_clocks \{state.halt\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{state.readWeight\}\] -fall_to \[get_clocks \{state.halt\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{state.readWeight\}\] -fall_to \[get_clocks \{state.halt\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{state.readWeight\}\] -rise_to \[get_clocks \{state.halt\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{state.readWeight\}\] -rise_to \[get_clocks \{state.halt\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{state.readWeight\}\] -fall_to \[get_clocks \{state.halt\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{state.readWeight\}\] -fall_to \[get_clocks \{state.halt\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{state.readWeight\}\] -rise_to \[get_clocks \{count1\[0\]\$latch\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{state.readWeight\}\] -rise_to \[get_clocks \{count1\[0\]\$latch\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{state.readWeight\}\] -fall_to \[get_clocks \{count1\[0\]\$latch\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{state.readWeight\}\] -fall_to \[get_clocks \{count1\[0\]\$latch\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{state.readWeight\}\] -rise_to \[get_clocks \{count1\[0\]\$latch\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{state.readWeight\}\] -rise_to \[get_clocks \{count1\[0\]\$latch\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{state.readWeight\}\] -fall_to \[get_clocks \{count1\[0\]\$latch\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{state.readWeight\}\] -fall_to \[get_clocks \{count1\[0\]\$latch\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{state.readWeight\}\] -rise_to \[get_clocks \{count1\[0\]\$latch\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{state.readWeight\}\] -rise_to \[get_clocks \{count1\[0\]\$latch\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{state.readWeight\}\] -fall_to \[get_clocks \{count1\[0\]\$latch\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{state.readWeight\}\] -fall_to \[get_clocks \{count1\[0\]\$latch\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{state.readWeight\}\] -rise_to \[get_clocks \{count1\[0\]\$latch\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{state.readWeight\}\] -rise_to \[get_clocks \{count1\[0\]\$latch\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{state.readWeight\}\] -fall_to \[get_clocks \{count1\[0\]\$latch\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{state.readWeight\}\] -fall_to \[get_clocks \{count1\[0\]\$latch\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{state.readWeight\}\] -rise_to \[get_clocks \{Clock\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{state.readWeight\}\] -rise_to \[get_clocks \{Clock\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{state.readWeight\}\] -fall_to \[get_clocks \{Clock\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{state.readWeight\}\] -fall_to \[get_clocks \{Clock\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{state.readWeight\}\] -rise_to \[get_clocks \{Clock\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{state.readWeight\}\] -rise_to \[get_clocks \{Clock\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{state.readWeight\}\] -fall_to \[get_clocks \{Clock\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{state.readWeight\}\] -fall_to \[get_clocks \{Clock\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{state.readWeight\}\] -rise_to \[get_clocks \{Clock\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{state.readWeight\}\] -rise_to \[get_clocks \{Clock\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{state.readWeight\}\] -fall_to \[get_clocks \{Clock\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{state.readWeight\}\] -fall_to \[get_clocks \{Clock\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{state.readWeight\}\] -rise_to \[get_clocks \{Clock\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{state.readWeight\}\] -rise_to \[get_clocks \{Clock\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{state.readWeight\}\] -fall_to \[get_clocks \{Clock\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{state.readWeight\}\] -fall_to \[get_clocks \{Clock\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{state.hiddenLayer\}\] -rise_to \[get_clocks \{state.weightInitiallize\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{state.hiddenLayer\}\] -rise_to \[get_clocks \{state.weightInitiallize\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{state.hiddenLayer\}\] -fall_to \[get_clocks \{state.weightInitiallize\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{state.hiddenLayer\}\] -fall_to \[get_clocks \{state.weightInitiallize\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{state.hiddenLayer\}\] -rise_to \[get_clocks \{state.weightInitiallize\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{state.hiddenLayer\}\] -rise_to \[get_clocks \{state.weightInitiallize\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{state.hiddenLayer\}\] -fall_to \[get_clocks \{state.weightInitiallize\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{state.hiddenLayer\}\] -fall_to \[get_clocks \{state.weightInitiallize\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{state.hiddenLayer\}\] -rise_to \[get_clocks \{state.weightInitiallize\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{state.hiddenLayer\}\] -rise_to \[get_clocks \{state.weightInitiallize\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{state.hiddenLayer\}\] -fall_to \[get_clocks \{state.weightInitiallize\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{state.hiddenLayer\}\] -fall_to \[get_clocks \{state.weightInitiallize\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{state.hiddenLayer\}\] -rise_to \[get_clocks \{state.weightInitiallize\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{state.hiddenLayer\}\] -rise_to \[get_clocks \{state.weightInitiallize\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{state.hiddenLayer\}\] -fall_to \[get_clocks \{state.weightInitiallize\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{state.hiddenLayer\}\] -fall_to \[get_clocks \{state.weightInitiallize\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{state.hiddenLayer\}\] -rise_to \[get_clocks \{state.readWeight\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{state.hiddenLayer\}\] -rise_to \[get_clocks \{state.readWeight\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{state.hiddenLayer\}\] -fall_to \[get_clocks \{state.readWeight\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{state.hiddenLayer\}\] -fall_to \[get_clocks \{state.readWeight\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{state.hiddenLayer\}\] -rise_to \[get_clocks \{state.readWeight\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{state.hiddenLayer\}\] -rise_to \[get_clocks \{state.readWeight\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{state.hiddenLayer\}\] -fall_to \[get_clocks \{state.readWeight\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{state.hiddenLayer\}\] -fall_to \[get_clocks \{state.readWeight\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{state.hiddenLayer\}\] -rise_to \[get_clocks \{state.readWeight\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{state.hiddenLayer\}\] -rise_to \[get_clocks \{state.readWeight\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{state.hiddenLayer\}\] -fall_to \[get_clocks \{state.readWeight\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{state.hiddenLayer\}\] -fall_to \[get_clocks \{state.readWeight\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{state.hiddenLayer\}\] -rise_to \[get_clocks \{state.readWeight\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{state.hiddenLayer\}\] -rise_to \[get_clocks \{state.readWeight\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{state.hiddenLayer\}\] -fall_to \[get_clocks \{state.readWeight\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{state.hiddenLayer\}\] -fall_to \[get_clocks \{state.readWeight\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{state.hiddenLayer\}\] -rise_to \[get_clocks \{state.hiddenLayer\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{state.hiddenLayer\}\] -rise_to \[get_clocks \{state.hiddenLayer\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{state.hiddenLayer\}\] -fall_to \[get_clocks \{state.hiddenLayer\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{state.hiddenLayer\}\] -fall_to \[get_clocks \{state.hiddenLayer\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{state.hiddenLayer\}\] -rise_to \[get_clocks \{state.hiddenLayer\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{state.hiddenLayer\}\] -rise_to \[get_clocks \{state.hiddenLayer\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{state.hiddenLayer\}\] -fall_to \[get_clocks \{state.hiddenLayer\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{state.hiddenLayer\}\] -fall_to \[get_clocks \{state.hiddenLayer\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{state.hiddenLayer\}\] -rise_to \[get_clocks \{state.hiddenLayer\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{state.hiddenLayer\}\] -rise_to \[get_clocks \{state.hiddenLayer\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{state.hiddenLayer\}\] -fall_to \[get_clocks \{state.hiddenLayer\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{state.hiddenLayer\}\] -fall_to \[get_clocks \{state.hiddenLayer\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{state.hiddenLayer\}\] -rise_to \[get_clocks \{state.hiddenLayer\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{state.hiddenLayer\}\] -rise_to \[get_clocks \{state.hiddenLayer\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{state.hiddenLayer\}\] -fall_to \[get_clocks \{state.hiddenLayer\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{state.hiddenLayer\}\] -fall_to \[get_clocks \{state.hiddenLayer\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{state.hiddenLayer\}\] -rise_to \[get_clocks \{state.halt\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{state.hiddenLayer\}\] -rise_to \[get_clocks \{state.halt\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{state.hiddenLayer\}\] -fall_to \[get_clocks \{state.halt\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{state.hiddenLayer\}\] -fall_to \[get_clocks \{state.halt\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{state.hiddenLayer\}\] -rise_to \[get_clocks \{state.halt\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{state.hiddenLayer\}\] -rise_to \[get_clocks \{state.halt\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{state.hiddenLayer\}\] -fall_to \[get_clocks \{state.halt\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{state.hiddenLayer\}\] -fall_to \[get_clocks \{state.halt\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{state.hiddenLayer\}\] -rise_to \[get_clocks \{state.halt\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{state.hiddenLayer\}\] -rise_to \[get_clocks \{state.halt\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{state.hiddenLayer\}\] -fall_to \[get_clocks \{state.halt\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{state.hiddenLayer\}\] -fall_to \[get_clocks \{state.halt\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{state.hiddenLayer\}\] -rise_to \[get_clocks \{state.halt\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{state.hiddenLayer\}\] -rise_to \[get_clocks \{state.halt\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{state.hiddenLayer\}\] -fall_to \[get_clocks \{state.halt\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{state.hiddenLayer\}\] -fall_to \[get_clocks \{state.halt\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{state.hiddenLayer\}\] -rise_to \[get_clocks \{count1\[0\]\$latch\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{state.hiddenLayer\}\] -rise_to \[get_clocks \{count1\[0\]\$latch\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{state.hiddenLayer\}\] -fall_to \[get_clocks \{count1\[0\]\$latch\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{state.hiddenLayer\}\] -fall_to \[get_clocks \{count1\[0\]\$latch\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{state.hiddenLayer\}\] -rise_to \[get_clocks \{count1\[0\]\$latch\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{state.hiddenLayer\}\] -rise_to \[get_clocks \{count1\[0\]\$latch\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{state.hiddenLayer\}\] -fall_to \[get_clocks \{count1\[0\]\$latch\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{state.hiddenLayer\}\] -fall_to \[get_clocks \{count1\[0\]\$latch\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{state.hiddenLayer\}\] -rise_to \[get_clocks \{count1\[0\]\$latch\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{state.hiddenLayer\}\] -rise_to \[get_clocks \{count1\[0\]\$latch\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{state.hiddenLayer\}\] -fall_to \[get_clocks \{count1\[0\]\$latch\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{state.hiddenLayer\}\] -fall_to \[get_clocks \{count1\[0\]\$latch\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{state.hiddenLayer\}\] -rise_to \[get_clocks \{count1\[0\]\$latch\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{state.hiddenLayer\}\] -rise_to \[get_clocks \{count1\[0\]\$latch\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{state.hiddenLayer\}\] -fall_to \[get_clocks \{count1\[0\]\$latch\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{state.hiddenLayer\}\] -fall_to \[get_clocks \{count1\[0\]\$latch\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{state.hiddenLayer\}\] -rise_to \[get_clocks \{Clock\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{state.hiddenLayer\}\] -rise_to \[get_clocks \{Clock\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{state.hiddenLayer\}\] -fall_to \[get_clocks \{Clock\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{state.hiddenLayer\}\] -fall_to \[get_clocks \{Clock\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{state.hiddenLayer\}\] -rise_to \[get_clocks \{Clock\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{state.hiddenLayer\}\] -rise_to \[get_clocks \{Clock\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{state.hiddenLayer\}\] -fall_to \[get_clocks \{Clock\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{state.hiddenLayer\}\] -fall_to \[get_clocks \{Clock\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{state.hiddenLayer\}\] -rise_to \[get_clocks \{Clock\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{state.hiddenLayer\}\] -rise_to \[get_clocks \{Clock\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{state.hiddenLayer\}\] -fall_to \[get_clocks \{Clock\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{state.hiddenLayer\}\] -fall_to \[get_clocks \{Clock\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{state.hiddenLayer\}\] -rise_to \[get_clocks \{Clock\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{state.hiddenLayer\}\] -rise_to \[get_clocks \{Clock\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{state.hiddenLayer\}\] -fall_to \[get_clocks \{Clock\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{state.hiddenLayer\}\] -fall_to \[get_clocks \{Clock\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{state.hiddenLayer\}\] -rise_to \[get_clocks \{Clear\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{state.hiddenLayer\}\] -rise_to \[get_clocks \{Clear\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{state.hiddenLayer\}\] -fall_to \[get_clocks \{Clear\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{state.hiddenLayer\}\] -fall_to \[get_clocks \{Clear\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{state.hiddenLayer\}\] -rise_to \[get_clocks \{Clear\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{state.hiddenLayer\}\] -rise_to \[get_clocks \{Clear\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{state.hiddenLayer\}\] -fall_to \[get_clocks \{Clear\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{state.hiddenLayer\}\] -fall_to \[get_clocks \{Clear\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{state.hiddenLayer\}\] -rise_to \[get_clocks \{Clear\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{state.hiddenLayer\}\] -rise_to \[get_clocks \{Clear\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{state.hiddenLayer\}\] -fall_to \[get_clocks \{Clear\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{state.hiddenLayer\}\] -fall_to \[get_clocks \{Clear\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{state.hiddenLayer\}\] -rise_to \[get_clocks \{Clear\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{state.hiddenLayer\}\] -rise_to \[get_clocks \{Clear\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{state.hiddenLayer\}\] -fall_to \[get_clocks \{Clear\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{state.hiddenLayer\}\] -fall_to \[get_clocks \{Clear\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{state.halt\}\] -rise_to \[get_clocks \{state.weightInitiallize\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{state.halt\}\] -rise_to \[get_clocks \{state.weightInitiallize\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{state.halt\}\] -fall_to \[get_clocks \{state.weightInitiallize\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{state.halt\}\] -fall_to \[get_clocks \{state.weightInitiallize\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{state.halt\}\] -rise_to \[get_clocks \{state.weightInitiallize\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{state.halt\}\] -rise_to \[get_clocks \{state.weightInitiallize\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{state.halt\}\] -fall_to \[get_clocks \{state.weightInitiallize\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{state.halt\}\] -fall_to \[get_clocks \{state.weightInitiallize\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{state.halt\}\] -rise_to \[get_clocks \{state.weightInitiallize\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{state.halt\}\] -rise_to \[get_clocks \{state.weightInitiallize\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{state.halt\}\] -fall_to \[get_clocks \{state.weightInitiallize\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{state.halt\}\] -fall_to \[get_clocks \{state.weightInitiallize\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{state.halt\}\] -rise_to \[get_clocks \{state.weightInitiallize\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{state.halt\}\] -rise_to \[get_clocks \{state.weightInitiallize\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{state.halt\}\] -fall_to \[get_clocks \{state.weightInitiallize\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{state.halt\}\] -fall_to \[get_clocks \{state.weightInitiallize\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{state.halt\}\] -rise_to \[get_clocks \{state.readWeight\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{state.halt\}\] -rise_to \[get_clocks \{state.readWeight\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{state.halt\}\] -fall_to \[get_clocks \{state.readWeight\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{state.halt\}\] -fall_to \[get_clocks \{state.readWeight\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{state.halt\}\] -rise_to \[get_clocks \{state.readWeight\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{state.halt\}\] -rise_to \[get_clocks \{state.readWeight\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{state.halt\}\] -fall_to \[get_clocks \{state.readWeight\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{state.halt\}\] -fall_to \[get_clocks \{state.readWeight\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{state.halt\}\] -rise_to \[get_clocks \{state.readWeight\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{state.halt\}\] -rise_to \[get_clocks \{state.readWeight\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{state.halt\}\] -fall_to \[get_clocks \{state.readWeight\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{state.halt\}\] -fall_to \[get_clocks \{state.readWeight\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{state.halt\}\] -rise_to \[get_clocks \{state.readWeight\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{state.halt\}\] -rise_to \[get_clocks \{state.readWeight\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{state.halt\}\] -fall_to \[get_clocks \{state.readWeight\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{state.halt\}\] -fall_to \[get_clocks \{state.readWeight\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{state.halt\}\] -rise_to \[get_clocks \{state.hiddenLayer\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{state.halt\}\] -rise_to \[get_clocks \{state.hiddenLayer\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{state.halt\}\] -fall_to \[get_clocks \{state.hiddenLayer\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{state.halt\}\] -fall_to \[get_clocks \{state.hiddenLayer\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{state.halt\}\] -rise_to \[get_clocks \{state.hiddenLayer\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{state.halt\}\] -rise_to \[get_clocks \{state.hiddenLayer\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{state.halt\}\] -fall_to \[get_clocks \{state.hiddenLayer\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{state.halt\}\] -fall_to \[get_clocks \{state.hiddenLayer\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{state.halt\}\] -rise_to \[get_clocks \{state.hiddenLayer\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{state.halt\}\] -rise_to \[get_clocks \{state.hiddenLayer\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{state.halt\}\] -fall_to \[get_clocks \{state.hiddenLayer\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{state.halt\}\] -fall_to \[get_clocks \{state.hiddenLayer\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{state.halt\}\] -rise_to \[get_clocks \{state.hiddenLayer\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{state.halt\}\] -rise_to \[get_clocks \{state.hiddenLayer\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{state.halt\}\] -fall_to \[get_clocks \{state.hiddenLayer\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{state.halt\}\] -fall_to \[get_clocks \{state.hiddenLayer\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{state.halt\}\] -rise_to \[get_clocks \{state.halt\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{state.halt\}\] -rise_to \[get_clocks \{state.halt\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{state.halt\}\] -fall_to \[get_clocks \{state.halt\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{state.halt\}\] -fall_to \[get_clocks \{state.halt\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{state.halt\}\] -rise_to \[get_clocks \{state.halt\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{state.halt\}\] -rise_to \[get_clocks \{state.halt\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{state.halt\}\] -fall_to \[get_clocks \{state.halt\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{state.halt\}\] -fall_to \[get_clocks \{state.halt\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{state.halt\}\] -rise_to \[get_clocks \{state.halt\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{state.halt\}\] -rise_to \[get_clocks \{state.halt\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{state.halt\}\] -fall_to \[get_clocks \{state.halt\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{state.halt\}\] -fall_to \[get_clocks \{state.halt\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{state.halt\}\] -rise_to \[get_clocks \{state.halt\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{state.halt\}\] -rise_to \[get_clocks \{state.halt\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{state.halt\}\] -fall_to \[get_clocks \{state.halt\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{state.halt\}\] -fall_to \[get_clocks \{state.halt\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{state.halt\}\] -rise_to \[get_clocks \{count1\[0\]\$latch\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{state.halt\}\] -rise_to \[get_clocks \{count1\[0\]\$latch\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{state.halt\}\] -fall_to \[get_clocks \{count1\[0\]\$latch\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{state.halt\}\] -fall_to \[get_clocks \{count1\[0\]\$latch\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{state.halt\}\] -rise_to \[get_clocks \{count1\[0\]\$latch\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{state.halt\}\] -rise_to \[get_clocks \{count1\[0\]\$latch\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{state.halt\}\] -fall_to \[get_clocks \{count1\[0\]\$latch\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{state.halt\}\] -fall_to \[get_clocks \{count1\[0\]\$latch\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{state.halt\}\] -rise_to \[get_clocks \{count1\[0\]\$latch\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{state.halt\}\] -rise_to \[get_clocks \{count1\[0\]\$latch\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{state.halt\}\] -fall_to \[get_clocks \{count1\[0\]\$latch\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{state.halt\}\] -fall_to \[get_clocks \{count1\[0\]\$latch\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{state.halt\}\] -rise_to \[get_clocks \{count1\[0\]\$latch\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{state.halt\}\] -rise_to \[get_clocks \{count1\[0\]\$latch\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{state.halt\}\] -fall_to \[get_clocks \{count1\[0\]\$latch\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{state.halt\}\] -fall_to \[get_clocks \{count1\[0\]\$latch\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{state.halt\}\] -rise_to \[get_clocks \{Clock\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{state.halt\}\] -rise_to \[get_clocks \{Clock\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{state.halt\}\] -fall_to \[get_clocks \{Clock\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{state.halt\}\] -fall_to \[get_clocks \{Clock\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{state.halt\}\] -rise_to \[get_clocks \{Clock\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{state.halt\}\] -rise_to \[get_clocks \{Clock\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{state.halt\}\] -fall_to \[get_clocks \{Clock\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{state.halt\}\] -fall_to \[get_clocks \{Clock\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{state.halt\}\] -rise_to \[get_clocks \{Clock\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{state.halt\}\] -rise_to \[get_clocks \{Clock\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{state.halt\}\] -fall_to \[get_clocks \{Clock\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{state.halt\}\] -fall_to \[get_clocks \{Clock\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{state.halt\}\] -rise_to \[get_clocks \{Clock\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{state.halt\}\] -rise_to \[get_clocks \{Clock\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{state.halt\}\] -fall_to \[get_clocks \{Clock\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{state.halt\}\] -fall_to \[get_clocks \{Clock\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{count1\[0\]\$latch\}\] -rise_to \[get_clocks \{state.weightInitiallize\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{count1\[0\]\$latch\}\] -rise_to \[get_clocks \{state.weightInitiallize\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{count1\[0\]\$latch\}\] -fall_to \[get_clocks \{state.weightInitiallize\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{count1\[0\]\$latch\}\] -fall_to \[get_clocks \{state.weightInitiallize\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{count1\[0\]\$latch\}\] -rise_to \[get_clocks \{state.weightInitiallize\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{count1\[0\]\$latch\}\] -rise_to \[get_clocks \{state.weightInitiallize\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{count1\[0\]\$latch\}\] -fall_to \[get_clocks \{state.weightInitiallize\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{count1\[0\]\$latch\}\] -fall_to \[get_clocks \{state.weightInitiallize\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{count1\[0\]\$latch\}\] -rise_to \[get_clocks \{state.weightInitiallize\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{count1\[0\]\$latch\}\] -rise_to \[get_clocks \{state.weightInitiallize\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{count1\[0\]\$latch\}\] -fall_to \[get_clocks \{state.weightInitiallize\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{count1\[0\]\$latch\}\] -fall_to \[get_clocks \{state.weightInitiallize\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{count1\[0\]\$latch\}\] -rise_to \[get_clocks \{state.weightInitiallize\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{count1\[0\]\$latch\}\] -rise_to \[get_clocks \{state.weightInitiallize\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{count1\[0\]\$latch\}\] -fall_to \[get_clocks \{state.weightInitiallize\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{count1\[0\]\$latch\}\] -fall_to \[get_clocks \{state.weightInitiallize\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{count1\[0\]\$latch\}\] -rise_to \[get_clocks \{state.readWeight\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{count1\[0\]\$latch\}\] -rise_to \[get_clocks \{state.readWeight\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{count1\[0\]\$latch\}\] -fall_to \[get_clocks \{state.readWeight\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{count1\[0\]\$latch\}\] -fall_to \[get_clocks \{state.readWeight\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{count1\[0\]\$latch\}\] -rise_to \[get_clocks \{state.readWeight\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{count1\[0\]\$latch\}\] -rise_to \[get_clocks \{state.readWeight\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{count1\[0\]\$latch\}\] -fall_to \[get_clocks \{state.readWeight\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{count1\[0\]\$latch\}\] -fall_to \[get_clocks \{state.readWeight\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{count1\[0\]\$latch\}\] -rise_to \[get_clocks \{state.readWeight\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{count1\[0\]\$latch\}\] -rise_to \[get_clocks \{state.readWeight\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{count1\[0\]\$latch\}\] -fall_to \[get_clocks \{state.readWeight\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{count1\[0\]\$latch\}\] -fall_to \[get_clocks \{state.readWeight\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{count1\[0\]\$latch\}\] -rise_to \[get_clocks \{state.readWeight\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{count1\[0\]\$latch\}\] -rise_to \[get_clocks \{state.readWeight\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{count1\[0\]\$latch\}\] -fall_to \[get_clocks \{state.readWeight\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{count1\[0\]\$latch\}\] -fall_to \[get_clocks \{state.readWeight\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{count1\[0\]\$latch\}\] -rise_to \[get_clocks \{state.hiddenLayer\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{count1\[0\]\$latch\}\] -rise_to \[get_clocks \{state.hiddenLayer\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{count1\[0\]\$latch\}\] -fall_to \[get_clocks \{state.hiddenLayer\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{count1\[0\]\$latch\}\] -fall_to \[get_clocks \{state.hiddenLayer\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{count1\[0\]\$latch\}\] -rise_to \[get_clocks \{state.hiddenLayer\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{count1\[0\]\$latch\}\] -rise_to \[get_clocks \{state.hiddenLayer\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{count1\[0\]\$latch\}\] -fall_to \[get_clocks \{state.hiddenLayer\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{count1\[0\]\$latch\}\] -fall_to \[get_clocks \{state.hiddenLayer\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{count1\[0\]\$latch\}\] -rise_to \[get_clocks \{state.hiddenLayer\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{count1\[0\]\$latch\}\] -rise_to \[get_clocks \{state.hiddenLayer\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{count1\[0\]\$latch\}\] -fall_to \[get_clocks \{state.hiddenLayer\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{count1\[0\]\$latch\}\] -fall_to \[get_clocks \{state.hiddenLayer\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{count1\[0\]\$latch\}\] -rise_to \[get_clocks \{state.hiddenLayer\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{count1\[0\]\$latch\}\] -rise_to \[get_clocks \{state.hiddenLayer\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{count1\[0\]\$latch\}\] -fall_to \[get_clocks \{state.hiddenLayer\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{count1\[0\]\$latch\}\] -fall_to \[get_clocks \{state.hiddenLayer\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{count1\[0\]\$latch\}\] -rise_to \[get_clocks \{state.halt\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{count1\[0\]\$latch\}\] -rise_to \[get_clocks \{state.halt\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{count1\[0\]\$latch\}\] -fall_to \[get_clocks \{state.halt\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{count1\[0\]\$latch\}\] -fall_to \[get_clocks \{state.halt\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{count1\[0\]\$latch\}\] -rise_to \[get_clocks \{state.halt\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{count1\[0\]\$latch\}\] -rise_to \[get_clocks \{state.halt\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{count1\[0\]\$latch\}\] -fall_to \[get_clocks \{state.halt\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{count1\[0\]\$latch\}\] -fall_to \[get_clocks \{state.halt\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{count1\[0\]\$latch\}\] -rise_to \[get_clocks \{state.halt\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{count1\[0\]\$latch\}\] -rise_to \[get_clocks \{state.halt\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{count1\[0\]\$latch\}\] -fall_to \[get_clocks \{state.halt\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{count1\[0\]\$latch\}\] -fall_to \[get_clocks \{state.halt\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{count1\[0\]\$latch\}\] -rise_to \[get_clocks \{state.halt\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{count1\[0\]\$latch\}\] -rise_to \[get_clocks \{state.halt\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{count1\[0\]\$latch\}\] -fall_to \[get_clocks \{state.halt\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{count1\[0\]\$latch\}\] -fall_to \[get_clocks \{state.halt\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{count1\[0\]\$latch\}\] -rise_to \[get_clocks \{count1\[0\]\$latch\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{count1\[0\]\$latch\}\] -rise_to \[get_clocks \{count1\[0\]\$latch\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{count1\[0\]\$latch\}\] -fall_to \[get_clocks \{count1\[0\]\$latch\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{count1\[0\]\$latch\}\] -fall_to \[get_clocks \{count1\[0\]\$latch\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{count1\[0\]\$latch\}\] -rise_to \[get_clocks \{count1\[0\]\$latch\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{count1\[0\]\$latch\}\] -rise_to \[get_clocks \{count1\[0\]\$latch\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{count1\[0\]\$latch\}\] -fall_to \[get_clocks \{count1\[0\]\$latch\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{count1\[0\]\$latch\}\] -fall_to \[get_clocks \{count1\[0\]\$latch\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{count1\[0\]\$latch\}\] -rise_to \[get_clocks \{count1\[0\]\$latch\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{count1\[0\]\$latch\}\] -rise_to \[get_clocks \{count1\[0\]\$latch\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{count1\[0\]\$latch\}\] -fall_to \[get_clocks \{count1\[0\]\$latch\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{count1\[0\]\$latch\}\] -fall_to \[get_clocks \{count1\[0\]\$latch\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{count1\[0\]\$latch\}\] -rise_to \[get_clocks \{count1\[0\]\$latch\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{count1\[0\]\$latch\}\] -rise_to \[get_clocks \{count1\[0\]\$latch\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{count1\[0\]\$latch\}\] -fall_to \[get_clocks \{count1\[0\]\$latch\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{count1\[0\]\$latch\}\] -fall_to \[get_clocks \{count1\[0\]\$latch\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{count1\[0\]\$latch\}\] -rise_to \[get_clocks \{Clock\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{count1\[0\]\$latch\}\] -rise_to \[get_clocks \{Clock\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{count1\[0\]\$latch\}\] -fall_to \[get_clocks \{Clock\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{count1\[0\]\$latch\}\] -fall_to \[get_clocks \{Clock\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{count1\[0\]\$latch\}\] -rise_to \[get_clocks \{Clock\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{count1\[0\]\$latch\}\] -rise_to \[get_clocks \{Clock\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{count1\[0\]\$latch\}\] -fall_to \[get_clocks \{Clock\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{count1\[0\]\$latch\}\] -fall_to \[get_clocks \{Clock\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{count1\[0\]\$latch\}\] -rise_to \[get_clocks \{Clock\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{count1\[0\]\$latch\}\] -rise_to \[get_clocks \{Clock\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{count1\[0\]\$latch\}\] -fall_to \[get_clocks \{Clock\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{count1\[0\]\$latch\}\] -fall_to \[get_clocks \{Clock\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{count1\[0\]\$latch\}\] -rise_to \[get_clocks \{Clock\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{count1\[0\]\$latch\}\] -rise_to \[get_clocks \{Clock\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{count1\[0\]\$latch\}\] -fall_to \[get_clocks \{Clock\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{count1\[0\]\$latch\}\] -fall_to \[get_clocks \{Clock\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{Clock\}\] -rise_to \[get_clocks \{state.weightInitiallize\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{Clock\}\] -rise_to \[get_clocks \{state.weightInitiallize\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{Clock\}\] -fall_to \[get_clocks \{state.weightInitiallize\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{Clock\}\] -fall_to \[get_clocks \{state.weightInitiallize\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{Clock\}\] -rise_to \[get_clocks \{state.weightInitiallize\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{Clock\}\] -rise_to \[get_clocks \{state.weightInitiallize\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{Clock\}\] -fall_to \[get_clocks \{state.weightInitiallize\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{Clock\}\] -fall_to \[get_clocks \{state.weightInitiallize\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{Clock\}\] -rise_to \[get_clocks \{state.weightInitiallize\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{Clock\}\] -rise_to \[get_clocks \{state.weightInitiallize\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{Clock\}\] -fall_to \[get_clocks \{state.weightInitiallize\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{Clock\}\] -fall_to \[get_clocks \{state.weightInitiallize\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{Clock\}\] -rise_to \[get_clocks \{state.weightInitiallize\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{Clock\}\] -rise_to \[get_clocks \{state.weightInitiallize\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{Clock\}\] -fall_to \[get_clocks \{state.weightInitiallize\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{Clock\}\] -fall_to \[get_clocks \{state.weightInitiallize\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{Clock\}\] -rise_to \[get_clocks \{state.hiddenLayer\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{Clock\}\] -rise_to \[get_clocks \{state.hiddenLayer\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{Clock\}\] -fall_to \[get_clocks \{state.hiddenLayer\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{Clock\}\] -fall_to \[get_clocks \{state.hiddenLayer\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{Clock\}\] -rise_to \[get_clocks \{state.hiddenLayer\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{Clock\}\] -rise_to \[get_clocks \{state.hiddenLayer\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{Clock\}\] -fall_to \[get_clocks \{state.hiddenLayer\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{Clock\}\] -fall_to \[get_clocks \{state.hiddenLayer\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{Clock\}\] -rise_to \[get_clocks \{state.hiddenLayer\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{Clock\}\] -rise_to \[get_clocks \{state.hiddenLayer\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{Clock\}\] -fall_to \[get_clocks \{state.hiddenLayer\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{Clock\}\] -fall_to \[get_clocks \{state.hiddenLayer\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{Clock\}\] -rise_to \[get_clocks \{state.hiddenLayer\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{Clock\}\] -rise_to \[get_clocks \{state.hiddenLayer\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{Clock\}\] -fall_to \[get_clocks \{state.hiddenLayer\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{Clock\}\] -fall_to \[get_clocks \{state.hiddenLayer\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{Clock\}\] -rise_to \[get_clocks \{Clock\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{Clock\}\] -rise_to \[get_clocks \{Clock\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{Clock\}\] -fall_to \[get_clocks \{Clock\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{Clock\}\] -fall_to \[get_clocks \{Clock\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{Clock\}\] -rise_to \[get_clocks \{Clock\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{Clock\}\] -rise_to \[get_clocks \{Clock\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{Clock\}\] -fall_to \[get_clocks \{Clock\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{Clock\}\] -fall_to \[get_clocks \{Clock\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{Clock\}\] -rise_to \[get_clocks \{Clock\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{Clock\}\] -rise_to \[get_clocks \{Clock\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{Clock\}\] -fall_to \[get_clocks \{Clock\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{Clock\}\] -fall_to \[get_clocks \{Clock\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{Clock\}\] -rise_to \[get_clocks \{Clock\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{Clock\}\] -rise_to \[get_clocks \{Clock\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{Clock\}\] -fall_to \[get_clocks \{Clock\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{Clock\}\] -fall_to \[get_clocks \{Clock\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{Clock\}\] -rise_to \[get_clocks \{Clear\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{Clock\}\] -rise_to \[get_clocks \{Clear\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{Clock\}\] -fall_to \[get_clocks \{Clear\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{Clock\}\] -fall_to \[get_clocks \{Clear\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{Clock\}\] -rise_to \[get_clocks \{Clear\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{Clock\}\] -rise_to \[get_clocks \{Clear\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{Clock\}\] -fall_to \[get_clocks \{Clear\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{Clock\}\] -fall_to \[get_clocks \{Clear\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{Clock\}\] -rise_to \[get_clocks \{Clear\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{Clock\}\] -rise_to \[get_clocks \{Clear\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{Clock\}\] -fall_to \[get_clocks \{Clear\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{Clock\}\] -fall_to \[get_clocks \{Clear\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{Clock\}\] -rise_to \[get_clocks \{Clear\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{Clock\}\] -rise_to \[get_clocks \{Clear\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{Clock\}\] -fall_to \[get_clocks \{Clear\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{Clock\}\] -fall_to \[get_clocks \{Clear\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{Clear\}\] -rise_to \[get_clocks \{state.hiddenLayer\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{Clear\}\] -rise_to \[get_clocks \{state.hiddenLayer\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{Clear\}\] -fall_to \[get_clocks \{state.hiddenLayer\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{Clear\}\] -fall_to \[get_clocks \{state.hiddenLayer\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{Clear\}\] -rise_to \[get_clocks \{state.hiddenLayer\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{Clear\}\] -rise_to \[get_clocks \{state.hiddenLayer\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{Clear\}\] -fall_to \[get_clocks \{state.hiddenLayer\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{Clear\}\] -fall_to \[get_clocks \{state.hiddenLayer\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{Clear\}\] -rise_to \[get_clocks \{state.hiddenLayer\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{Clear\}\] -rise_to \[get_clocks \{state.hiddenLayer\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{Clear\}\] -fall_to \[get_clocks \{state.hiddenLayer\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{Clear\}\] -fall_to \[get_clocks \{state.hiddenLayer\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{Clear\}\] -rise_to \[get_clocks \{state.hiddenLayer\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{Clear\}\] -rise_to \[get_clocks \{state.hiddenLayer\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{Clear\}\] -fall_to \[get_clocks \{state.hiddenLayer\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{Clear\}\] -fall_to \[get_clocks \{state.hiddenLayer\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{Clear\}\] -rise_to \[get_clocks \{Clock\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{Clear\}\] -rise_to \[get_clocks \{Clock\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{Clear\}\] -fall_to \[get_clocks \{Clock\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{Clear\}\] -fall_to \[get_clocks \{Clock\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{Clear\}\] -rise_to \[get_clocks \{Clock\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{Clear\}\] -rise_to \[get_clocks \{Clock\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{Clear\}\] -fall_to \[get_clocks \{Clock\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{Clear\}\] -fall_to \[get_clocks \{Clock\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{Clear\}\] -rise_to \[get_clocks \{Clock\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{Clear\}\] -rise_to \[get_clocks \{Clock\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{Clear\}\] -fall_to \[get_clocks \{Clock\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{Clear\}\] -fall_to \[get_clocks \{Clock\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{Clear\}\] -rise_to \[get_clocks \{Clock\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{Clear\}\] -rise_to \[get_clocks \{Clock\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{Clear\}\] -fall_to \[get_clocks \{Clock\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{Clear\}\] -fall_to \[get_clocks \{Clock\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{Clear\}\] -rise_to \[get_clocks \{Clear\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{Clear\}\] -rise_to \[get_clocks \{Clear\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{Clear\}\] -fall_to \[get_clocks \{Clear\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{Clear\}\] -fall_to \[get_clocks \{Clear\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{Clear\}\] -rise_to \[get_clocks \{Clear\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{Clear\}\] -rise_to \[get_clocks \{Clear\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{Clear\}\] -fall_to \[get_clocks \{Clear\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{Clear\}\] -fall_to \[get_clocks \{Clear\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{Clear\}\] -rise_to \[get_clocks \{Clear\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{Clear\}\] -rise_to \[get_clocks \{Clear\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{Clear\}\] -fall_to \[get_clocks \{Clear\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{Clear\}\] -fall_to \[get_clocks \{Clear\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{Clear\}\] -rise_to \[get_clocks \{Clear\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{Clear\}\] -rise_to \[get_clocks \{Clear\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{Clear\}\] -fall_to \[get_clocks \{Clear\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{Clear\}\] -fall_to \[get_clocks \{Clear\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Critical Warning: Timing requirements not met" {  } {  } 1 0 "Timing requirements not met" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -43.790 " "Info: Worst-case setup slack is -43.790" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -43.790      -363.537 Clear  " "Info:   -43.790      -363.537 Clear " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -43.125      -427.351 state.hiddenLayer  " "Info:   -43.125      -427.351 state.hiddenLayer " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.474     -2275.926 Clock  " "Info:    -4.474     -2275.926 Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.237       -24.703 state.halt  " "Info:    -3.237       -24.703 state.halt " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.106       -31.349 state.readWeight  " "Info:    -3.106       -31.349 state.readWeight " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.916       -27.735 count1\[0\]\$latch  " "Info:    -1.916       -27.735 count1\[0\]\$latch " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.466        -2.457 state.weightInitiallize  " "Info:    -1.466        -2.457 state.weightInitiallize " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -3.057 " "Info: Worst-case hold slack is -3.057" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.057       -27.331 count1\[0\]\$latch  " "Info:    -3.057       -27.331 count1\[0\]\$latch " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.684       -23.572 state.weightInitiallize  " "Info:    -2.684       -23.572 state.weightInitiallize " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.591       -18.004 state.readWeight  " "Info:    -2.591       -18.004 state.readWeight " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.140        -8.840 state.hiddenLayer  " "Info:    -2.140        -8.840 state.hiddenLayer " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.526        -4.564 state.halt  " "Info:    -1.526        -4.564 state.halt " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.667        -0.667 Clear  " "Info:    -0.667        -0.667 Clear " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.097        -0.970 Clock  " "Info:    -0.097        -0.970 Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -0.483 " "Info: Worst-case recovery slack is -0.483" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.483        -4.830 Clock  " "Info:    -0.483        -4.830 Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.508 " "Info: Worst-case removal slack is 0.508" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.508         0.000 Clock  " "Info:     0.508         0.000 Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Info: Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000     -1346.262 Clock  " "Info:    -3.000     -1346.262 Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.216         0.000 state.readWeight  " "Info:     0.216         0.000 state.readWeight " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.217         0.000 state.weightInitiallize  " "Info:     0.217         0.000 state.weightInitiallize " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.254         0.000 state.hiddenLayer  " "Info:     0.254         0.000 state.hiddenLayer " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.323         0.000 Clear  " "Info:     0.323         0.000 Clear " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.326         0.000 count1\[0\]\$latch  " "Info:     0.326         0.000 count1\[0\]\$latch " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.381         0.000 state.halt  " "Info:     0.381         0.000 state.halt " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Info: Design is not fully constrained for setup requirements" {  } {  } 0 0 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Info: Design is not fully constrained for hold requirements" {  } {  } 0 0 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 163 s Quartus II " "Info: Quartus II TimeQuest Timing Analyzer was successful. 0 errors, 163 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "377 " "Info: Peak virtual memory: 377 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 20 19:06:09 2017 " "Info: Processing ended: Wed Dec 20 19:06:09 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Info: Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Info: Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 1477 s " "Info: Quartus II Full Compilation was successful. 0 errors, 1477 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
