

================================================================
== Vitis HLS Report for 'WrDist'
================================================================
* Date:           Fri Mar 22 20:13:57 2024

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        bfs_scatter_v1
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  1.645 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       66|       66|  0.330 us|  0.330 us|   66|   66|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- L5      |       64|       64|         5|          4|          4|    16|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 4, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 7
* Pipeline : 1
  Pipeline-0 : II = 4, D = 5, States = { 2 3 4 5 6 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 7 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 2 
7 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.38>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i64 %tmp_dist_7, i64 666, i64 207, i64 1"   --->   Operation 8 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i64 %tmp_dist_6, i64 666, i64 207, i64 1"   --->   Operation 9 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i64 %tmp_dist_5, i64 666, i64 207, i64 1"   --->   Operation 10 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i64 %tmp_dist_4, i64 666, i64 207, i64 1"   --->   Operation 11 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i64 %tmp_dist_3, i64 666, i64 207, i64 1"   --->   Operation 12 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i64 %tmp_dist_2, i64 666, i64 207, i64 1"   --->   Operation 13 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i64 %tmp_dist_1, i64 666, i64 207, i64 1"   --->   Operation 14 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i64 %tmp_dist_0, i64 666, i64 207, i64 1"   --->   Operation 15 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %tmp_dist_7, void @empty, i32 0, i32 0, void @empty_9, i32 1, i32 0, void @empty_9, void @empty_9, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_9"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %tmp_dist_6, void @empty, i32 0, i32 0, void @empty_9, i32 1, i32 0, void @empty_9, void @empty_9, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_9"   --->   Operation 17 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %tmp_dist_5, void @empty, i32 0, i32 0, void @empty_9, i32 1, i32 0, void @empty_9, void @empty_9, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_9"   --->   Operation 18 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %tmp_dist_4, void @empty, i32 0, i32 0, void @empty_9, i32 1, i32 0, void @empty_9, void @empty_9, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_9"   --->   Operation 19 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %tmp_dist_3, void @empty, i32 0, i32 0, void @empty_9, i32 1, i32 0, void @empty_9, void @empty_9, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_9"   --->   Operation 20 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %tmp_dist_2, void @empty, i32 0, i32 0, void @empty_9, i32 1, i32 0, void @empty_9, void @empty_9, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_9"   --->   Operation 21 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %tmp_dist_1, void @empty, i32 0, i32 0, void @empty_9, i32 1, i32 0, void @empty_9, void @empty_9, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_9"   --->   Operation 22 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %tmp_dist_0, void @empty, i32 0, i32 0, void @empty_9, i32 1, i32 0, void @empty_9, void @empty_9, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_9"   --->   Operation 23 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %wr_port_V_last_V, i16 %wr_port_V_strb_V, i16 %wr_port_V_keep_V, i128 %wr_port_V_data_V, void @empty_19, i32 0, i32 0, void @empty_10, i32 0, i32 0, void @empty_9, void @empty_9, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_9"   --->   Operation 24 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%idx_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %idx"   --->   Operation 25 'read' 'idx_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.38ns)   --->   "%br_ln15 = br void %.case.0" [/Orion/BackEnd/ArtifactEvaluation/BFS_BF/PE_32/src/hw/scatter/bfs_scatter.cpp:15]   --->   Operation 26 'br' 'br_ln15' <Predicate = true> <Delay = 0.38>

State 2 <SV = 1> <Delay = 1.64>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%i = phi i5 %add_ln15, void %.case.0.split, i5 0, void" [/Orion/BackEnd/ArtifactEvaluation/BFS_BF/PE_32/src/hw/scatter/bfs_scatter.cpp:15]   --->   Operation 27 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.70ns)   --->   "%add_ln15 = add i5 %i, i5 1" [/Orion/BackEnd/ArtifactEvaluation/BFS_BF/PE_32/src/hw/scatter/bfs_scatter.cpp:15]   --->   Operation 28 'add' 'add_ln15' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (0.63ns)   --->   "%icmp_ln15 = icmp_eq  i5 %i, i5 16" [/Orion/BackEnd/ArtifactEvaluation/BFS_BF/PE_32/src/hw/scatter/bfs_scatter.cpp:15]   --->   Operation 29 'icmp' 'icmp_ln15' <Predicate = true> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16"   --->   Operation 30 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%br_ln15 = br i1 %icmp_ln15, void %.case.0.split, void" [/Orion/BackEnd/ArtifactEvaluation/BFS_BF/PE_32/src/hw/scatter/bfs_scatter.cpp:15]   --->   Operation 31 'br' 'br_ln15' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%trunc_ln18 = trunc i5 %i" [/Orion/BackEnd/ArtifactEvaluation/BFS_BF/PE_32/src/hw/scatter/bfs_scatter.cpp:18]   --->   Operation 32 'trunc' 'trunc_ln18' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%add_ln = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %idx_read, i4 %trunc_ln18"   --->   Operation 33 'bitconcatenate' 'add_ln' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%zext_ln308 = zext i12 %add_ln"   --->   Operation 34 'zext' 'zext_ln308' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%tmp_dist_0_addr = getelementptr i64 %tmp_dist_0, i64 0, i64 %zext_ln308"   --->   Operation 35 'getelementptr' 'tmp_dist_0_addr' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_2 : Operation 36 [2/2] (1.64ns)   --->   "%v2_V = load i12 %tmp_dist_0_addr"   --->   Operation 36 'load' 'v2_V' <Predicate = (!icmp_ln15)> <Delay = 1.64> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%tmp_dist_1_addr = getelementptr i64 %tmp_dist_1, i64 0, i64 %zext_ln308"   --->   Operation 37 'getelementptr' 'tmp_dist_1_addr' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_2 : Operation 38 [2/2] (1.64ns)   --->   "%v1_V = load i12 %tmp_dist_1_addr"   --->   Operation 38 'load' 'v1_V' <Predicate = (!icmp_ln15)> <Delay = 1.64> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%tmp_dist_2_addr = getelementptr i64 %tmp_dist_2, i64 0, i64 %zext_ln308"   --->   Operation 39 'getelementptr' 'tmp_dist_2_addr' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_2 : Operation 40 [2/2] (1.64ns)   --->   "%v2_V_1 = load i12 %tmp_dist_2_addr"   --->   Operation 40 'load' 'v2_V_1' <Predicate = (!icmp_ln15)> <Delay = 1.64> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%tmp_dist_3_addr = getelementptr i64 %tmp_dist_3, i64 0, i64 %zext_ln308"   --->   Operation 41 'getelementptr' 'tmp_dist_3_addr' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_2 : Operation 42 [2/2] (1.64ns)   --->   "%v1_V_5 = load i12 %tmp_dist_3_addr"   --->   Operation 42 'load' 'v1_V_5' <Predicate = (!icmp_ln15)> <Delay = 1.64> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%tmp_dist_4_addr = getelementptr i64 %tmp_dist_4, i64 0, i64 %zext_ln308"   --->   Operation 43 'getelementptr' 'tmp_dist_4_addr' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_2 : Operation 44 [2/2] (1.64ns)   --->   "%v2_V_2 = load i12 %tmp_dist_4_addr"   --->   Operation 44 'load' 'v2_V_2' <Predicate = (!icmp_ln15)> <Delay = 1.64> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%tmp_dist_5_addr = getelementptr i64 %tmp_dist_5, i64 0, i64 %zext_ln308"   --->   Operation 45 'getelementptr' 'tmp_dist_5_addr' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_2 : Operation 46 [2/2] (1.64ns)   --->   "%v1_V_6 = load i12 %tmp_dist_5_addr"   --->   Operation 46 'load' 'v1_V_6' <Predicate = (!icmp_ln15)> <Delay = 1.64> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%tmp_dist_6_addr = getelementptr i64 %tmp_dist_6, i64 0, i64 %zext_ln308"   --->   Operation 47 'getelementptr' 'tmp_dist_6_addr' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_2 : Operation 48 [2/2] (1.64ns)   --->   "%v2_V_3 = load i12 %tmp_dist_6_addr"   --->   Operation 48 'load' 'v2_V_3' <Predicate = (!icmp_ln15)> <Delay = 1.64> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%tmp_dist_7_addr = getelementptr i64 %tmp_dist_7, i64 0, i64 %zext_ln308"   --->   Operation 49 'getelementptr' 'tmp_dist_7_addr' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_2 : Operation 50 [2/2] (1.64ns)   --->   "%v1_V_7 = load i12 %tmp_dist_7_addr"   --->   Operation 50 'load' 'v1_V_7' <Predicate = (!icmp_ln15)> <Delay = 1.64> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>

State 3 <SV = 2> <Delay = 1.64>
ST_3 : Operation 51 [1/2] (1.64ns)   --->   "%v2_V = load i12 %tmp_dist_0_addr"   --->   Operation 51 'load' 'v2_V' <Predicate = (!icmp_ln15)> <Delay = 1.64> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>
ST_3 : Operation 52 [1/2] (1.64ns)   --->   "%v1_V = load i12 %tmp_dist_1_addr"   --->   Operation 52 'load' 'v1_V' <Predicate = (!icmp_ln15)> <Delay = 1.64> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%p_Result_s = bitconcatenate i128 @_ssdm_op_BitConcatenate.i128.i64.i64, i64 %v1_V, i64 %v2_V"   --->   Operation 53 'bitconcatenate' 'p_Result_s' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%write_ln304 = write void @_ssdm_op_Write.axis.volatile.i128P0A.i16P0A.i16P0A.i1P0A, i128 %wr_port_V_data_V, i16 %wr_port_V_keep_V, i16 %wr_port_V_strb_V, i1 %wr_port_V_last_V, i128 %p_Result_s, i16 0, i16 0, i1 0"   --->   Operation 54 'write' 'write_ln304' <Predicate = (!icmp_ln15)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_3 : Operation 55 [1/2] (1.64ns)   --->   "%v2_V_1 = load i12 %tmp_dist_2_addr"   --->   Operation 55 'load' 'v2_V_1' <Predicate = (!icmp_ln15)> <Delay = 1.64> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>
ST_3 : Operation 56 [1/2] (1.64ns)   --->   "%v1_V_5 = load i12 %tmp_dist_3_addr"   --->   Operation 56 'load' 'v1_V_5' <Predicate = (!icmp_ln15)> <Delay = 1.64> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%p_Result_8 = bitconcatenate i128 @_ssdm_op_BitConcatenate.i128.i64.i64, i64 %v1_V_5, i64 %v2_V_1"   --->   Operation 57 'bitconcatenate' 'p_Result_8' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_3 : Operation 58 [1/2] (1.64ns)   --->   "%v2_V_2 = load i12 %tmp_dist_4_addr"   --->   Operation 58 'load' 'v2_V_2' <Predicate = (!icmp_ln15)> <Delay = 1.64> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>
ST_3 : Operation 59 [1/2] (1.64ns)   --->   "%v1_V_6 = load i12 %tmp_dist_5_addr"   --->   Operation 59 'load' 'v1_V_6' <Predicate = (!icmp_ln15)> <Delay = 1.64> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%p_Result_9 = bitconcatenate i128 @_ssdm_op_BitConcatenate.i128.i64.i64, i64 %v1_V_6, i64 %v2_V_2"   --->   Operation 60 'bitconcatenate' 'p_Result_9' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_3 : Operation 61 [1/2] (1.64ns)   --->   "%v2_V_3 = load i12 %tmp_dist_6_addr"   --->   Operation 61 'load' 'v2_V_3' <Predicate = (!icmp_ln15)> <Delay = 1.64> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>
ST_3 : Operation 62 [1/2] (1.64ns)   --->   "%v1_V_7 = load i12 %tmp_dist_7_addr"   --->   Operation 62 'load' 'v1_V_7' <Predicate = (!icmp_ln15)> <Delay = 1.64> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 63 [1/1] (0.00ns)   --->   "%write_ln304 = write void @_ssdm_op_Write.axis.volatile.i128P0A.i16P0A.i16P0A.i1P0A, i128 %wr_port_V_data_V, i16 %wr_port_V_keep_V, i16 %wr_port_V_strb_V, i1 %wr_port_V_last_V, i128 %p_Result_8, i16 0, i16 0, i1 0"   --->   Operation 63 'write' 'write_ln304' <Predicate = (!icmp_ln15)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 64 [1/1] (0.00ns)   --->   "%write_ln304 = write void @_ssdm_op_Write.axis.volatile.i128P0A.i16P0A.i16P0A.i1P0A, i128 %wr_port_V_data_V, i16 %wr_port_V_keep_V, i16 %wr_port_V_strb_V, i1 %wr_port_V_last_V, i128 %p_Result_9, i16 0, i16 0, i1 0"   --->   Operation 64 'write' 'write_ln304' <Predicate = (!icmp_ln15)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 65 [1/1] (0.00ns)   --->   "%specpipeline_ln15 = specpipeline void @_ssdm_op_SpecPipeline, i32 4, i32 0, i32 0, i32 0, void @empty_9" [/Orion/BackEnd/ArtifactEvaluation/BFS_BF/PE_32/src/hw/scatter/bfs_scatter.cpp:15]   --->   Operation 65 'specpipeline' 'specpipeline_ln15' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_6 : Operation 66 [1/1] (0.00ns)   --->   "%specloopname_ln15 = specloopname void @_ssdm_op_SpecLoopName, void @empty_7" [/Orion/BackEnd/ArtifactEvaluation/BFS_BF/PE_32/src/hw/scatter/bfs_scatter.cpp:15]   --->   Operation 66 'specloopname' 'specloopname_ln15' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_6 : Operation 67 [1/1] (0.00ns)   --->   "%p_Result_10 = bitconcatenate i128 @_ssdm_op_BitConcatenate.i128.i64.i64, i64 %v1_V_7, i64 %v2_V_3"   --->   Operation 67 'bitconcatenate' 'p_Result_10' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_6 : Operation 68 [1/1] (0.00ns)   --->   "%write_ln304 = write void @_ssdm_op_Write.axis.volatile.i128P0A.i16P0A.i16P0A.i1P0A, i128 %wr_port_V_data_V, i16 %wr_port_V_keep_V, i16 %wr_port_V_strb_V, i1 %wr_port_V_last_V, i128 %p_Result_10, i16 0, i16 0, i1 0"   --->   Operation 68 'write' 'write_ln304' <Predicate = (!icmp_ln15)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_6 : Operation 69 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.case.0"   --->   Operation 69 'br' 'br_ln0' <Predicate = (!icmp_ln15)> <Delay = 0.00>

State 7 <SV = 6> <Delay = 0.00>
ST_7 : Operation 70 [1/1] (0.00ns)   --->   "%ret_ln31 = ret" [/Orion/BackEnd/ArtifactEvaluation/BFS_BF/PE_32/src/hw/scatter/bfs_scatter.cpp:31]   --->   Operation 70 'ret' 'ret_ln31' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ tmp_dist_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ tmp_dist_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ tmp_dist_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ tmp_dist_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ tmp_dist_4]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ tmp_dist_5]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ tmp_dist_6]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ tmp_dist_7]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ wr_port_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ wr_port_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ wr_port_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ wr_port_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ idx]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specmemcore_ln0   (specmemcore      ) [ 00000000]
specmemcore_ln0   (specmemcore      ) [ 00000000]
specmemcore_ln0   (specmemcore      ) [ 00000000]
specmemcore_ln0   (specmemcore      ) [ 00000000]
specmemcore_ln0   (specmemcore      ) [ 00000000]
specmemcore_ln0   (specmemcore      ) [ 00000000]
specmemcore_ln0   (specmemcore      ) [ 00000000]
specmemcore_ln0   (specmemcore      ) [ 00000000]
specinterface_ln0 (specinterface    ) [ 00000000]
specinterface_ln0 (specinterface    ) [ 00000000]
specinterface_ln0 (specinterface    ) [ 00000000]
specinterface_ln0 (specinterface    ) [ 00000000]
specinterface_ln0 (specinterface    ) [ 00000000]
specinterface_ln0 (specinterface    ) [ 00000000]
specinterface_ln0 (specinterface    ) [ 00000000]
specinterface_ln0 (specinterface    ) [ 00000000]
specinterface_ln0 (specinterface    ) [ 00000000]
idx_read          (read             ) [ 00111110]
br_ln15           (br               ) [ 01111110]
i                 (phi              ) [ 00100000]
add_ln15          (add              ) [ 01111110]
icmp_ln15         (icmp             ) [ 00111110]
empty             (speclooptripcount) [ 00000000]
br_ln15           (br               ) [ 00000000]
trunc_ln18        (trunc            ) [ 00000000]
add_ln            (bitconcatenate   ) [ 00000000]
zext_ln308        (zext             ) [ 00000000]
tmp_dist_0_addr   (getelementptr    ) [ 00010000]
tmp_dist_1_addr   (getelementptr    ) [ 00010000]
tmp_dist_2_addr   (getelementptr    ) [ 00010000]
tmp_dist_3_addr   (getelementptr    ) [ 00010000]
tmp_dist_4_addr   (getelementptr    ) [ 00010000]
tmp_dist_5_addr   (getelementptr    ) [ 00010000]
tmp_dist_6_addr   (getelementptr    ) [ 00010000]
tmp_dist_7_addr   (getelementptr    ) [ 00010000]
v2_V              (load             ) [ 00000000]
v1_V              (load             ) [ 00000000]
p_Result_s        (bitconcatenate   ) [ 00000000]
write_ln304       (write            ) [ 00000000]
v2_V_1            (load             ) [ 00000000]
v1_V_5            (load             ) [ 00000000]
p_Result_8        (bitconcatenate   ) [ 00001000]
v2_V_2            (load             ) [ 00000000]
v1_V_6            (load             ) [ 00000000]
p_Result_9        (bitconcatenate   ) [ 00001100]
v2_V_3            (load             ) [ 00101110]
v1_V_7            (load             ) [ 00101110]
write_ln304       (write            ) [ 00000000]
write_ln304       (write            ) [ 00000000]
specpipeline_ln15 (specpipeline     ) [ 00000000]
specloopname_ln15 (specloopname     ) [ 00000000]
p_Result_10       (bitconcatenate   ) [ 00000000]
write_ln304       (write            ) [ 00000000]
br_ln0            (br               ) [ 01111110]
ret_ln31          (ret              ) [ 00000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="tmp_dist_0">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tmp_dist_0"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="tmp_dist_1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tmp_dist_1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="tmp_dist_2">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tmp_dist_2"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="tmp_dist_3">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tmp_dist_3"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="tmp_dist_4">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tmp_dist_4"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="tmp_dist_5">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tmp_dist_5"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="tmp_dist_6">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tmp_dist_6"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="tmp_dist_7">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tmp_dist_7"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="wr_port_V_data_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="wr_port_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="wr_port_V_keep_V">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="wr_port_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="wr_port_V_strb_V">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="wr_port_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="wr_port_V_last_V">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="wr_port_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="idx">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="idx"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_9"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_19"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i8"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i12.i8.i4"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i128.i64.i64"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.axis.volatile.i128P0A.i16P0A.i16P0A.i1P0A"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="80" class="1004" name="idx_read_read_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="8" slack="0"/>
<pin id="82" dir="0" index="1" bw="8" slack="0"/>
<pin id="83" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="idx_read/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="grp_write_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="0" slack="0"/>
<pin id="88" dir="0" index="1" bw="128" slack="0"/>
<pin id="89" dir="0" index="2" bw="16" slack="0"/>
<pin id="90" dir="0" index="3" bw="16" slack="0"/>
<pin id="91" dir="0" index="4" bw="1" slack="0"/>
<pin id="92" dir="0" index="5" bw="128" slack="0"/>
<pin id="93" dir="0" index="6" bw="1" slack="0"/>
<pin id="94" dir="0" index="7" bw="1" slack="0"/>
<pin id="95" dir="0" index="8" bw="1" slack="0"/>
<pin id="96" dir="1" index="9" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln304/3 write_ln304/4 write_ln304/5 write_ln304/6 "/>
</bind>
</comp>

<comp id="105" class="1004" name="tmp_dist_0_addr_gep_fu_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="64" slack="0"/>
<pin id="107" dir="0" index="1" bw="1" slack="0"/>
<pin id="108" dir="0" index="2" bw="12" slack="0"/>
<pin id="109" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="tmp_dist_0_addr/2 "/>
</bind>
</comp>

<comp id="112" class="1004" name="grp_access_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="12" slack="0"/>
<pin id="114" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="115" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="116" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="v2_V/2 "/>
</bind>
</comp>

<comp id="118" class="1004" name="tmp_dist_1_addr_gep_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="64" slack="0"/>
<pin id="120" dir="0" index="1" bw="1" slack="0"/>
<pin id="121" dir="0" index="2" bw="12" slack="0"/>
<pin id="122" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="tmp_dist_1_addr/2 "/>
</bind>
</comp>

<comp id="125" class="1004" name="grp_access_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="12" slack="0"/>
<pin id="127" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="128" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="129" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="v1_V/2 "/>
</bind>
</comp>

<comp id="131" class="1004" name="tmp_dist_2_addr_gep_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="64" slack="0"/>
<pin id="133" dir="0" index="1" bw="1" slack="0"/>
<pin id="134" dir="0" index="2" bw="12" slack="0"/>
<pin id="135" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="tmp_dist_2_addr/2 "/>
</bind>
</comp>

<comp id="138" class="1004" name="grp_access_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="12" slack="0"/>
<pin id="140" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="141" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="142" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="v2_V_1/2 "/>
</bind>
</comp>

<comp id="144" class="1004" name="tmp_dist_3_addr_gep_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="64" slack="0"/>
<pin id="146" dir="0" index="1" bw="1" slack="0"/>
<pin id="147" dir="0" index="2" bw="12" slack="0"/>
<pin id="148" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="tmp_dist_3_addr/2 "/>
</bind>
</comp>

<comp id="151" class="1004" name="grp_access_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="12" slack="0"/>
<pin id="153" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="154" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="155" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="v1_V_5/2 "/>
</bind>
</comp>

<comp id="157" class="1004" name="tmp_dist_4_addr_gep_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="64" slack="0"/>
<pin id="159" dir="0" index="1" bw="1" slack="0"/>
<pin id="160" dir="0" index="2" bw="12" slack="0"/>
<pin id="161" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="tmp_dist_4_addr/2 "/>
</bind>
</comp>

<comp id="164" class="1004" name="grp_access_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="12" slack="0"/>
<pin id="166" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="167" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="168" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="v2_V_2/2 "/>
</bind>
</comp>

<comp id="170" class="1004" name="tmp_dist_5_addr_gep_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="64" slack="0"/>
<pin id="172" dir="0" index="1" bw="1" slack="0"/>
<pin id="173" dir="0" index="2" bw="12" slack="0"/>
<pin id="174" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="tmp_dist_5_addr/2 "/>
</bind>
</comp>

<comp id="177" class="1004" name="grp_access_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="12" slack="0"/>
<pin id="179" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="180" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="181" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="v1_V_6/2 "/>
</bind>
</comp>

<comp id="183" class="1004" name="tmp_dist_6_addr_gep_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="64" slack="0"/>
<pin id="185" dir="0" index="1" bw="1" slack="0"/>
<pin id="186" dir="0" index="2" bw="12" slack="0"/>
<pin id="187" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="tmp_dist_6_addr/2 "/>
</bind>
</comp>

<comp id="190" class="1004" name="grp_access_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="12" slack="0"/>
<pin id="192" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="193" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="194" dir="1" index="3" bw="64" slack="3"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="v2_V_3/2 "/>
</bind>
</comp>

<comp id="196" class="1004" name="tmp_dist_7_addr_gep_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="64" slack="0"/>
<pin id="198" dir="0" index="1" bw="1" slack="0"/>
<pin id="199" dir="0" index="2" bw="12" slack="0"/>
<pin id="200" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="tmp_dist_7_addr/2 "/>
</bind>
</comp>

<comp id="203" class="1004" name="grp_access_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="12" slack="0"/>
<pin id="205" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="206" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="207" dir="1" index="3" bw="64" slack="3"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="v1_V_7/2 "/>
</bind>
</comp>

<comp id="209" class="1005" name="i_reg_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="5" slack="1"/>
<pin id="211" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="213" class="1004" name="i_phi_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="5" slack="0"/>
<pin id="215" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="216" dir="0" index="2" bw="1" slack="1"/>
<pin id="217" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="218" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="220" class="1004" name="add_ln15_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="5" slack="0"/>
<pin id="222" dir="0" index="1" bw="1" slack="0"/>
<pin id="223" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln15/2 "/>
</bind>
</comp>

<comp id="226" class="1004" name="icmp_ln15_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="5" slack="0"/>
<pin id="228" dir="0" index="1" bw="5" slack="0"/>
<pin id="229" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln15/2 "/>
</bind>
</comp>

<comp id="232" class="1004" name="trunc_ln18_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="5" slack="0"/>
<pin id="234" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln18/2 "/>
</bind>
</comp>

<comp id="236" class="1004" name="add_ln_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="12" slack="0"/>
<pin id="238" dir="0" index="1" bw="8" slack="1"/>
<pin id="239" dir="0" index="2" bw="4" slack="0"/>
<pin id="240" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="add_ln/2 "/>
</bind>
</comp>

<comp id="243" class="1004" name="zext_ln308_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="12" slack="0"/>
<pin id="245" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln308/2 "/>
</bind>
</comp>

<comp id="255" class="1004" name="p_Result_s_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="128" slack="0"/>
<pin id="257" dir="0" index="1" bw="64" slack="0"/>
<pin id="258" dir="0" index="2" bw="64" slack="0"/>
<pin id="259" dir="1" index="3" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_s/3 "/>
</bind>
</comp>

<comp id="264" class="1004" name="p_Result_8_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="128" slack="0"/>
<pin id="266" dir="0" index="1" bw="64" slack="0"/>
<pin id="267" dir="0" index="2" bw="64" slack="0"/>
<pin id="268" dir="1" index="3" bw="128" slack="1"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_8/3 "/>
</bind>
</comp>

<comp id="272" class="1004" name="p_Result_9_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="128" slack="0"/>
<pin id="274" dir="0" index="1" bw="64" slack="0"/>
<pin id="275" dir="0" index="2" bw="64" slack="0"/>
<pin id="276" dir="1" index="3" bw="128" slack="2"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_9/3 "/>
</bind>
</comp>

<comp id="280" class="1004" name="p_Result_10_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="128" slack="0"/>
<pin id="282" dir="0" index="1" bw="64" slack="3"/>
<pin id="283" dir="0" index="2" bw="64" slack="3"/>
<pin id="284" dir="1" index="3" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_10/6 "/>
</bind>
</comp>

<comp id="287" class="1005" name="idx_read_reg_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="8" slack="1"/>
<pin id="289" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="idx_read "/>
</bind>
</comp>

<comp id="292" class="1005" name="add_ln15_reg_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="5" slack="0"/>
<pin id="294" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="add_ln15 "/>
</bind>
</comp>

<comp id="297" class="1005" name="icmp_ln15_reg_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="1" slack="1"/>
<pin id="299" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln15 "/>
</bind>
</comp>

<comp id="301" class="1005" name="tmp_dist_0_addr_reg_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="12" slack="1"/>
<pin id="303" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="tmp_dist_0_addr "/>
</bind>
</comp>

<comp id="306" class="1005" name="tmp_dist_1_addr_reg_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="12" slack="1"/>
<pin id="308" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="tmp_dist_1_addr "/>
</bind>
</comp>

<comp id="311" class="1005" name="tmp_dist_2_addr_reg_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="12" slack="1"/>
<pin id="313" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="tmp_dist_2_addr "/>
</bind>
</comp>

<comp id="316" class="1005" name="tmp_dist_3_addr_reg_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="12" slack="1"/>
<pin id="318" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="tmp_dist_3_addr "/>
</bind>
</comp>

<comp id="321" class="1005" name="tmp_dist_4_addr_reg_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="12" slack="1"/>
<pin id="323" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="tmp_dist_4_addr "/>
</bind>
</comp>

<comp id="326" class="1005" name="tmp_dist_5_addr_reg_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="12" slack="1"/>
<pin id="328" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="tmp_dist_5_addr "/>
</bind>
</comp>

<comp id="331" class="1005" name="tmp_dist_6_addr_reg_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="12" slack="1"/>
<pin id="333" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="tmp_dist_6_addr "/>
</bind>
</comp>

<comp id="336" class="1005" name="tmp_dist_7_addr_reg_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="12" slack="1"/>
<pin id="338" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="tmp_dist_7_addr "/>
</bind>
</comp>

<comp id="341" class="1005" name="p_Result_8_reg_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="128" slack="1"/>
<pin id="343" dir="1" index="1" bw="128" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_8 "/>
</bind>
</comp>

<comp id="346" class="1005" name="p_Result_9_reg_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="128" slack="2"/>
<pin id="348" dir="1" index="1" bw="128" slack="2"/>
</pin_list>
<bind>
<opset="p_Result_9 "/>
</bind>
</comp>

<comp id="351" class="1005" name="v2_V_3_reg_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="64" slack="3"/>
<pin id="353" dir="1" index="1" bw="64" slack="3"/>
</pin_list>
<bind>
<opset="v2_V_3 "/>
</bind>
</comp>

<comp id="356" class="1005" name="v1_V_7_reg_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="64" slack="3"/>
<pin id="358" dir="1" index="1" bw="64" slack="3"/>
</pin_list>
<bind>
<opset="v1_V_7 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="84"><net_src comp="48" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="85"><net_src comp="24" pin="0"/><net_sink comp="80" pin=1"/></net>

<net id="97"><net_src comp="66" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="98"><net_src comp="16" pin="0"/><net_sink comp="86" pin=1"/></net>

<net id="99"><net_src comp="18" pin="0"/><net_sink comp="86" pin=2"/></net>

<net id="100"><net_src comp="20" pin="0"/><net_sink comp="86" pin=3"/></net>

<net id="101"><net_src comp="22" pin="0"/><net_sink comp="86" pin=4"/></net>

<net id="102"><net_src comp="68" pin="0"/><net_sink comp="86" pin=6"/></net>

<net id="103"><net_src comp="68" pin="0"/><net_sink comp="86" pin=7"/></net>

<net id="104"><net_src comp="70" pin="0"/><net_sink comp="86" pin=8"/></net>

<net id="110"><net_src comp="0" pin="0"/><net_sink comp="105" pin=0"/></net>

<net id="111"><net_src comp="62" pin="0"/><net_sink comp="105" pin=1"/></net>

<net id="117"><net_src comp="105" pin="3"/><net_sink comp="112" pin=0"/></net>

<net id="123"><net_src comp="2" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="124"><net_src comp="62" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="130"><net_src comp="118" pin="3"/><net_sink comp="125" pin=0"/></net>

<net id="136"><net_src comp="4" pin="0"/><net_sink comp="131" pin=0"/></net>

<net id="137"><net_src comp="62" pin="0"/><net_sink comp="131" pin=1"/></net>

<net id="143"><net_src comp="131" pin="3"/><net_sink comp="138" pin=0"/></net>

<net id="149"><net_src comp="6" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="150"><net_src comp="62" pin="0"/><net_sink comp="144" pin=1"/></net>

<net id="156"><net_src comp="144" pin="3"/><net_sink comp="151" pin=0"/></net>

<net id="162"><net_src comp="8" pin="0"/><net_sink comp="157" pin=0"/></net>

<net id="163"><net_src comp="62" pin="0"/><net_sink comp="157" pin=1"/></net>

<net id="169"><net_src comp="157" pin="3"/><net_sink comp="164" pin=0"/></net>

<net id="175"><net_src comp="10" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="176"><net_src comp="62" pin="0"/><net_sink comp="170" pin=1"/></net>

<net id="182"><net_src comp="170" pin="3"/><net_sink comp="177" pin=0"/></net>

<net id="188"><net_src comp="12" pin="0"/><net_sink comp="183" pin=0"/></net>

<net id="189"><net_src comp="62" pin="0"/><net_sink comp="183" pin=1"/></net>

<net id="195"><net_src comp="183" pin="3"/><net_sink comp="190" pin=0"/></net>

<net id="201"><net_src comp="14" pin="0"/><net_sink comp="196" pin=0"/></net>

<net id="202"><net_src comp="62" pin="0"/><net_sink comp="196" pin=1"/></net>

<net id="208"><net_src comp="196" pin="3"/><net_sink comp="203" pin=0"/></net>

<net id="212"><net_src comp="50" pin="0"/><net_sink comp="209" pin=0"/></net>

<net id="219"><net_src comp="209" pin="1"/><net_sink comp="213" pin=2"/></net>

<net id="224"><net_src comp="213" pin="4"/><net_sink comp="220" pin=0"/></net>

<net id="225"><net_src comp="52" pin="0"/><net_sink comp="220" pin=1"/></net>

<net id="230"><net_src comp="213" pin="4"/><net_sink comp="226" pin=0"/></net>

<net id="231"><net_src comp="54" pin="0"/><net_sink comp="226" pin=1"/></net>

<net id="235"><net_src comp="213" pin="4"/><net_sink comp="232" pin=0"/></net>

<net id="241"><net_src comp="60" pin="0"/><net_sink comp="236" pin=0"/></net>

<net id="242"><net_src comp="232" pin="1"/><net_sink comp="236" pin=2"/></net>

<net id="246"><net_src comp="236" pin="3"/><net_sink comp="243" pin=0"/></net>

<net id="247"><net_src comp="243" pin="1"/><net_sink comp="105" pin=2"/></net>

<net id="248"><net_src comp="243" pin="1"/><net_sink comp="118" pin=2"/></net>

<net id="249"><net_src comp="243" pin="1"/><net_sink comp="131" pin=2"/></net>

<net id="250"><net_src comp="243" pin="1"/><net_sink comp="144" pin=2"/></net>

<net id="251"><net_src comp="243" pin="1"/><net_sink comp="157" pin=2"/></net>

<net id="252"><net_src comp="243" pin="1"/><net_sink comp="170" pin=2"/></net>

<net id="253"><net_src comp="243" pin="1"/><net_sink comp="183" pin=2"/></net>

<net id="254"><net_src comp="243" pin="1"/><net_sink comp="196" pin=2"/></net>

<net id="260"><net_src comp="64" pin="0"/><net_sink comp="255" pin=0"/></net>

<net id="261"><net_src comp="125" pin="3"/><net_sink comp="255" pin=1"/></net>

<net id="262"><net_src comp="112" pin="3"/><net_sink comp="255" pin=2"/></net>

<net id="263"><net_src comp="255" pin="3"/><net_sink comp="86" pin=5"/></net>

<net id="269"><net_src comp="64" pin="0"/><net_sink comp="264" pin=0"/></net>

<net id="270"><net_src comp="151" pin="3"/><net_sink comp="264" pin=1"/></net>

<net id="271"><net_src comp="138" pin="3"/><net_sink comp="264" pin=2"/></net>

<net id="277"><net_src comp="64" pin="0"/><net_sink comp="272" pin=0"/></net>

<net id="278"><net_src comp="177" pin="3"/><net_sink comp="272" pin=1"/></net>

<net id="279"><net_src comp="164" pin="3"/><net_sink comp="272" pin=2"/></net>

<net id="285"><net_src comp="64" pin="0"/><net_sink comp="280" pin=0"/></net>

<net id="286"><net_src comp="280" pin="3"/><net_sink comp="86" pin=5"/></net>

<net id="290"><net_src comp="80" pin="2"/><net_sink comp="287" pin=0"/></net>

<net id="291"><net_src comp="287" pin="1"/><net_sink comp="236" pin=1"/></net>

<net id="295"><net_src comp="220" pin="2"/><net_sink comp="292" pin=0"/></net>

<net id="296"><net_src comp="292" pin="1"/><net_sink comp="213" pin=0"/></net>

<net id="300"><net_src comp="226" pin="2"/><net_sink comp="297" pin=0"/></net>

<net id="304"><net_src comp="105" pin="3"/><net_sink comp="301" pin=0"/></net>

<net id="305"><net_src comp="301" pin="1"/><net_sink comp="112" pin=0"/></net>

<net id="309"><net_src comp="118" pin="3"/><net_sink comp="306" pin=0"/></net>

<net id="310"><net_src comp="306" pin="1"/><net_sink comp="125" pin=0"/></net>

<net id="314"><net_src comp="131" pin="3"/><net_sink comp="311" pin=0"/></net>

<net id="315"><net_src comp="311" pin="1"/><net_sink comp="138" pin=0"/></net>

<net id="319"><net_src comp="144" pin="3"/><net_sink comp="316" pin=0"/></net>

<net id="320"><net_src comp="316" pin="1"/><net_sink comp="151" pin=0"/></net>

<net id="324"><net_src comp="157" pin="3"/><net_sink comp="321" pin=0"/></net>

<net id="325"><net_src comp="321" pin="1"/><net_sink comp="164" pin=0"/></net>

<net id="329"><net_src comp="170" pin="3"/><net_sink comp="326" pin=0"/></net>

<net id="330"><net_src comp="326" pin="1"/><net_sink comp="177" pin=0"/></net>

<net id="334"><net_src comp="183" pin="3"/><net_sink comp="331" pin=0"/></net>

<net id="335"><net_src comp="331" pin="1"/><net_sink comp="190" pin=0"/></net>

<net id="339"><net_src comp="196" pin="3"/><net_sink comp="336" pin=0"/></net>

<net id="340"><net_src comp="336" pin="1"/><net_sink comp="203" pin=0"/></net>

<net id="344"><net_src comp="264" pin="3"/><net_sink comp="341" pin=0"/></net>

<net id="345"><net_src comp="341" pin="1"/><net_sink comp="86" pin=5"/></net>

<net id="349"><net_src comp="272" pin="3"/><net_sink comp="346" pin=0"/></net>

<net id="350"><net_src comp="346" pin="1"/><net_sink comp="86" pin=5"/></net>

<net id="354"><net_src comp="190" pin="3"/><net_sink comp="351" pin=0"/></net>

<net id="355"><net_src comp="351" pin="1"/><net_sink comp="280" pin=2"/></net>

<net id="359"><net_src comp="203" pin="3"/><net_sink comp="356" pin=0"/></net>

<net id="360"><net_src comp="356" pin="1"/><net_sink comp="280" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: wr_port_V_data_V | {3 4 5 6 }
	Port: wr_port_V_keep_V | {3 4 5 6 }
	Port: wr_port_V_strb_V | {3 4 5 6 }
	Port: wr_port_V_last_V | {3 4 5 6 }
 - Input state : 
	Port: WrDist : tmp_dist_0 | {2 3 }
	Port: WrDist : tmp_dist_1 | {2 3 }
	Port: WrDist : tmp_dist_2 | {2 3 }
	Port: WrDist : tmp_dist_3 | {2 3 }
	Port: WrDist : tmp_dist_4 | {2 3 }
	Port: WrDist : tmp_dist_5 | {2 3 }
	Port: WrDist : tmp_dist_6 | {2 3 }
	Port: WrDist : tmp_dist_7 | {2 3 }
	Port: WrDist : idx | {1 }
  - Chain level:
	State 1
	State 2
		add_ln15 : 1
		icmp_ln15 : 1
		br_ln15 : 2
		trunc_ln18 : 1
		add_ln : 2
		zext_ln308 : 3
		tmp_dist_0_addr : 4
		v2_V : 5
		tmp_dist_1_addr : 4
		v1_V : 5
		tmp_dist_2_addr : 4
		v2_V_1 : 5
		tmp_dist_3_addr : 4
		v1_V_5 : 5
		tmp_dist_4_addr : 4
		v2_V_2 : 5
		tmp_dist_5_addr : 4
		v1_V_6 : 5
		tmp_dist_6_addr : 4
		v2_V_3 : 5
		tmp_dist_7_addr : 4
		v1_V_7 : 5
	State 3
		p_Result_s : 1
		write_ln304 : 2
		p_Result_8 : 1
		p_Result_9 : 1
	State 4
	State 5
	State 6
		write_ln304 : 1
	State 7


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------|---------|---------|
| Operation|   Functional Unit   |    FF   |   LUT   |
|----------|---------------------|---------|---------|
|    add   |   add_ln15_fu_220   |    0    |    12   |
|----------|---------------------|---------|---------|
|   icmp   |   icmp_ln15_fu_226  |    0    |    9    |
|----------|---------------------|---------|---------|
|   read   | idx_read_read_fu_80 |    0    |    0    |
|----------|---------------------|---------|---------|
|   write  |   grp_write_fu_86   |    0    |    0    |
|----------|---------------------|---------|---------|
|   trunc  |  trunc_ln18_fu_232  |    0    |    0    |
|----------|---------------------|---------|---------|
|          |    add_ln_fu_236    |    0    |    0    |
|          |  p_Result_s_fu_255  |    0    |    0    |
|bitconcatenate|  p_Result_8_fu_264  |    0    |    0    |
|          |  p_Result_9_fu_272  |    0    |    0    |
|          |  p_Result_10_fu_280 |    0    |    0    |
|----------|---------------------|---------|---------|
|   zext   |  zext_ln308_fu_243  |    0    |    0    |
|----------|---------------------|---------|---------|
|   Total  |                     |    0    |    21   |
|----------|---------------------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------+--------+
|                       |   FF   |
+-----------------------+--------+
|    add_ln15_reg_292   |    5   |
|       i_reg_209       |    5   |
|   icmp_ln15_reg_297   |    1   |
|    idx_read_reg_287   |    8   |
|   p_Result_8_reg_341  |   128  |
|   p_Result_9_reg_346  |   128  |
|tmp_dist_0_addr_reg_301|   12   |
|tmp_dist_1_addr_reg_306|   12   |
|tmp_dist_2_addr_reg_311|   12   |
|tmp_dist_3_addr_reg_316|   12   |
|tmp_dist_4_addr_reg_321|   12   |
|tmp_dist_5_addr_reg_326|   12   |
|tmp_dist_6_addr_reg_331|   12   |
|tmp_dist_7_addr_reg_336|   12   |
|     v1_V_7_reg_356    |   64   |
|     v2_V_3_reg_351    |   64   |
+-----------------------+--------+
|         Total         |   499  |
+-----------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_write_fu_86  |  p5  |   4  |  128 |   512  ||    20   |
| grp_access_fu_112 |  p0  |   2  |  12  |   24   ||    9    |
| grp_access_fu_125 |  p0  |   2  |  12  |   24   ||    9    |
| grp_access_fu_138 |  p0  |   2  |  12  |   24   ||    9    |
| grp_access_fu_151 |  p0  |   2  |  12  |   24   ||    9    |
| grp_access_fu_164 |  p0  |   2  |  12  |   24   ||    9    |
| grp_access_fu_177 |  p0  |   2  |  12  |   24   ||    9    |
| grp_access_fu_190 |  p0  |   2  |  12  |   24   ||    9    |
| grp_access_fu_203 |  p0  |   2  |  12  |   24   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   704  || 3.54871 ||    92   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   21   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    3   |    -   |   92   |
|  Register |    -   |   499  |    -   |
+-----------+--------+--------+--------+
|   Total   |    3   |   499  |   113  |
+-----------+--------+--------+--------+
