{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1730220215492 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1730220215496 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 29 17:43:35 2024 " "Processing started: Tue Oct 29 17:43:35 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1730220215496 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730220215496 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off labo1 -c labo1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off labo1 -c labo1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730220215496 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1730220215800 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1730220215801 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "model.qsys " "Elaborating Platform Designer system entity \"model.qsys\"" {  } {  } 0 12248 "Elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730220226592 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.10.29.17:43:51 Progress: Loading quartus3/model.qsys " "2024.10.29.17:43:51 Progress: Loading quartus3/model.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730220231042 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.10.29.17:43:51 Progress: Reading input file " "2024.10.29.17:43:51 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730220231357 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.10.29.17:43:51 Progress: Adding CPU \[altera_nios2_gen2 18.1\] " "2024.10.29.17:43:51 Progress: Adding CPU \[altera_nios2_gen2 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730220231450 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.10.29.17:43:52 Progress: Parameterizing module CPU " "2024.10.29.17:43:52 Progress: Parameterizing module CPU" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730220232378 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.10.29.17:43:52 Progress: Adding LCD_DMA_CTRL_0 \[LCD_DMA_CTRL 1.0\] " "2024.10.29.17:43:52 Progress: Adding LCD_DMA_CTRL_0 \[LCD_DMA_CTRL 1.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730220232385 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.10.29.17:43:52 Progress: Parameterizing module LCD_DMA_CTRL_0 " "2024.10.29.17:43:52 Progress: Parameterizing module LCD_DMA_CTRL_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730220232954 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.10.29.17:43:52 Progress: Adding LEDs_controller_0 \[LEDs_controller 1.0\] " "2024.10.29.17:43:52 Progress: Adding LEDs_controller_0 \[LEDs_controller 1.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730220232954 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.10.29.17:43:52 Progress: Parameterizing module LEDs_controller_0 " "2024.10.29.17:43:52 Progress: Parameterizing module LEDs_controller_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730220232990 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.10.29.17:43:52 Progress: Adding SDRAM_controller \[altera_avalon_new_sdram_controller 18.1\] " "2024.10.29.17:43:52 Progress: Adding SDRAM_controller \[altera_avalon_new_sdram_controller 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730220232991 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.10.29.17:43:53 Progress: Parameterizing module SDRAM_controller " "2024.10.29.17:43:53 Progress: Parameterizing module SDRAM_controller" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730220233036 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.10.29.17:43:53 Progress: Adding clk_0 \[clock_source 18.1\] " "2024.10.29.17:43:53 Progress: Adding clk_0 \[clock_source 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730220233037 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.10.29.17:43:53 Progress: Parameterizing module clk_0 " "2024.10.29.17:43:53 Progress: Parameterizing module clk_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730220233180 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.10.29.17:43:53 Progress: Adding jtag_uart \[altera_avalon_jtag_uart 18.1\] " "2024.10.29.17:43:53 Progress: Adding jtag_uart \[altera_avalon_jtag_uart 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730220233181 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.10.29.17:43:53 Progress: Parameterizing module jtag_uart " "2024.10.29.17:43:53 Progress: Parameterizing module jtag_uart" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730220233200 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.10.29.17:43:53 Progress: Adding sys_sdram_pll_0 \[altera_up_avalon_sys_sdram_pll 18.0\] " "2024.10.29.17:43:53 Progress: Adding sys_sdram_pll_0 \[altera_up_avalon_sys_sdram_pll 18.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730220233201 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.10.29.17:43:53 Progress: Parameterizing module sys_sdram_pll_0 " "2024.10.29.17:43:53 Progress: Parameterizing module sys_sdram_pll_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730220233243 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.10.29.17:43:53 Progress: Adding sysid_qsys_0 \[altera_avalon_sysid_qsys 18.1\] " "2024.10.29.17:43:53 Progress: Adding sysid_qsys_0 \[altera_avalon_sysid_qsys 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730220233244 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.10.29.17:43:53 Progress: Parameterizing module sysid_qsys_0 " "2024.10.29.17:43:53 Progress: Parameterizing module sysid_qsys_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730220233271 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.10.29.17:43:53 Progress: Adding timer_0 \[altera_avalon_timer 18.1\] " "2024.10.29.17:43:53 Progress: Adding timer_0 \[altera_avalon_timer 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730220233272 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.10.29.17:43:53 Progress: Parameterizing module timer_0 " "2024.10.29.17:43:53 Progress: Parameterizing module timer_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730220233305 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.10.29.17:43:53 Progress: Building connections " "2024.10.29.17:43:53 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730220233306 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.10.29.17:43:53 Progress: Parameterizing connections " "2024.10.29.17:43:53 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730220233359 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.10.29.17:43:53 Progress: Validating " "2024.10.29.17:43:53 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730220233363 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.10.29.17:43:53 Progress: Done reading input file " "2024.10.29.17:43:53 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730220233972 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Model.SDRAM_controller: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release. " "Model.SDRAM_controller: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730220234365 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Model.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board " "Model.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730220234366 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Model.sys_sdram_pll_0: Refclk Freq: 50.0 " "Model.sys_sdram_pll_0: Refclk Freq: 50.0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730220234366 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Model.sysid_qsys_0: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID " "Model.sysid_qsys_0: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730220234366 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Model.sysid_qsys_0: Time stamp will be automatically updated when this component is generated. " "Model.sysid_qsys_0: Time stamp will be automatically updated when this component is generated." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730220234366 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Model: Generating model \"model\" for QUARTUS_SYNTH " "Model: Generating model \"model\" for QUARTUS_SYNTH" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730220235105 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "CPU: \"model\" instantiated altera_nios2_gen2 \"CPU\" " "CPU: \"model\" instantiated altera_nios2_gen2 \"CPU\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730220238786 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "LCD_DMA_CTRL_0: \"model\" instantiated LCD_DMA_CTRL \"LCD_DMA_CTRL_0\" " "LCD_DMA_CTRL_0: \"model\" instantiated LCD_DMA_CTRL \"LCD_DMA_CTRL_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730220238788 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "LEDs_controller_0: \"model\" instantiated LEDs_controller \"LEDs_controller_0\" " "LEDs_controller_0: \"model\" instantiated LEDs_controller \"LEDs_controller_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730220238790 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "SDRAM_controller: Starting RTL generation for module 'model_SDRAM_controller' " "SDRAM_controller: Starting RTL generation for module 'model_SDRAM_controller'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730220238796 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "SDRAM_controller:   Generation command is \[exec /home/deremos/intelFPGA_lite/18.1/quartus/linux64/perl/bin/perl -I /home/deremos/intelFPGA_lite/18.1/quartus/linux64/perl/lib -I /home/deremos/intelFPGA_lite/18.1/quartus/sopc_builder/bin/europa -I /home/deremos/intelFPGA_lite/18.1/quartus/sopc_builder/bin/perl_lib -I /home/deremos/intelFPGA_lite/18.1/quartus/sopc_builder/bin -I /home/deremos/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/deremos/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- /home/deremos/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=model_SDRAM_controller --dir=/tmp/alt0025_6305437691777858085.dir/0004_SDRAM_controller_gen/ --quartus_dir=/home/deremos/intelFPGA_lite/18.1/quartus --verilog --config=/tmp/alt0025_6305437691777858085.dir/0004_SDRAM_controller_gen//model_SDRAM_controller_component_configuration.pl  --do_build_sim=0  \] " "SDRAM_controller:   Generation command is \[exec /home/deremos/intelFPGA_lite/18.1/quartus/linux64/perl/bin/perl -I /home/deremos/intelFPGA_lite/18.1/quartus/linux64/perl/lib -I /home/deremos/intelFPGA_lite/18.1/quartus/sopc_builder/bin/europa -I /home/deremos/intelFPGA_lite/18.1/quartus/sopc_builder/bin/perl_lib -I /home/deremos/intelFPGA_lite/18.1/quartus/sopc_builder/bin -I /home/deremos/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/deremos/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- /home/deremos/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=model_SDRAM_controller --dir=/tmp/alt0025_6305437691777858085.dir/0004_SDRAM_controller_gen/ --quartus_dir=/home/deremos/intelFPGA_lite/18.1/quartus --verilog --config=/tmp/alt0025_6305437691777858085.dir/0004_SDRAM_controller_gen//model_SDRAM_controller_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730220238796 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "SDRAM_controller: Done RTL generation for module 'model_SDRAM_controller' " "SDRAM_controller: Done RTL generation for module 'model_SDRAM_controller'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730220239111 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "SDRAM_controller: \"model\" instantiated altera_avalon_new_sdram_controller \"SDRAM_controller\" " "SDRAM_controller: \"model\" instantiated altera_avalon_new_sdram_controller \"SDRAM_controller\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730220239114 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart: Starting RTL generation for module 'model_jtag_uart' " "Jtag_uart: Starting RTL generation for module 'model_jtag_uart'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730220239116 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart:   Generation command is \[exec /home/deremos/intelFPGA_lite/18.1/quartus/linux64/perl/bin/perl -I /home/deremos/intelFPGA_lite/18.1/quartus/linux64/perl/lib -I /home/deremos/intelFPGA_lite/18.1/quartus/sopc_builder/bin/europa -I /home/deremos/intelFPGA_lite/18.1/quartus/sopc_builder/bin/perl_lib -I /home/deremos/intelFPGA_lite/18.1/quartus/sopc_builder/bin -I /home/deremos/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/deremos/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- /home/deremos/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=model_jtag_uart --dir=/tmp/alt0025_6305437691777858085.dir/0005_jtag_uart_gen/ --quartus_dir=/home/deremos/intelFPGA_lite/18.1/quartus --verilog --config=/tmp/alt0025_6305437691777858085.dir/0005_jtag_uart_gen//model_jtag_uart_component_configuration.pl  --do_build_sim=0  \] " "Jtag_uart:   Generation command is \[exec /home/deremos/intelFPGA_lite/18.1/quartus/linux64/perl/bin/perl -I /home/deremos/intelFPGA_lite/18.1/quartus/linux64/perl/lib -I /home/deremos/intelFPGA_lite/18.1/quartus/sopc_builder/bin/europa -I /home/deremos/intelFPGA_lite/18.1/quartus/sopc_builder/bin/perl_lib -I /home/deremos/intelFPGA_lite/18.1/quartus/sopc_builder/bin -I /home/deremos/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/deremos/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- /home/deremos/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=model_jtag_uart --dir=/tmp/alt0025_6305437691777858085.dir/0005_jtag_uart_gen/ --quartus_dir=/home/deremos/intelFPGA_lite/18.1/quartus --verilog --config=/tmp/alt0025_6305437691777858085.dir/0005_jtag_uart_gen//model_jtag_uart_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730220239116 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart: Done RTL generation for module 'model_jtag_uart' " "Jtag_uart: Done RTL generation for module 'model_jtag_uart'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730220239301 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart: \"model\" instantiated altera_avalon_jtag_uart \"jtag_uart\" " "Jtag_uart: \"model\" instantiated altera_avalon_jtag_uart \"jtag_uart\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730220239303 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sys_sdram_pll_0: \"model\" instantiated altera_up_avalon_sys_sdram_pll \"sys_sdram_pll_0\" " "Sys_sdram_pll_0: \"model\" instantiated altera_up_avalon_sys_sdram_pll \"sys_sdram_pll_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730220239322 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sysid_qsys_0: \"model\" instantiated altera_avalon_sysid_qsys \"sysid_qsys_0\" " "Sysid_qsys_0: \"model\" instantiated altera_avalon_sysid_qsys \"sysid_qsys_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730220239330 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Timer_0: Starting RTL generation for module 'model_timer_0' " "Timer_0: Starting RTL generation for module 'model_timer_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730220239332 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Timer_0:   Generation command is \[exec /home/deremos/intelFPGA_lite/18.1/quartus/linux64//perl/bin/perl -I /home/deremos/intelFPGA_lite/18.1/quartus/linux64//perl/lib -I /home/deremos/intelFPGA_lite/18.1/quartus/sopc_builder/bin/europa -I /home/deremos/intelFPGA_lite/18.1/quartus/sopc_builder/bin/perl_lib -I /home/deremos/intelFPGA_lite/18.1/quartus/sopc_builder/bin -I /home/deremos/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/deremos/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- /home/deremos/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=model_timer_0 --dir=/tmp/alt0025_6305437691777858085.dir/0007_timer_0_gen/ --quartus_dir=/home/deremos/intelFPGA_lite/18.1/quartus --verilog --config=/tmp/alt0025_6305437691777858085.dir/0007_timer_0_gen//model_timer_0_component_configuration.pl  --do_build_sim=0  \] " "Timer_0:   Generation command is \[exec /home/deremos/intelFPGA_lite/18.1/quartus/linux64//perl/bin/perl -I /home/deremos/intelFPGA_lite/18.1/quartus/linux64//perl/lib -I /home/deremos/intelFPGA_lite/18.1/quartus/sopc_builder/bin/europa -I /home/deremos/intelFPGA_lite/18.1/quartus/sopc_builder/bin/perl_lib -I /home/deremos/intelFPGA_lite/18.1/quartus/sopc_builder/bin -I /home/deremos/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/deremos/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- /home/deremos/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=model_timer_0 --dir=/tmp/alt0025_6305437691777858085.dir/0007_timer_0_gen/ --quartus_dir=/home/deremos/intelFPGA_lite/18.1/quartus --verilog --config=/tmp/alt0025_6305437691777858085.dir/0007_timer_0_gen//model_timer_0_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730220239332 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Timer_0: Done RTL generation for module 'model_timer_0' " "Timer_0: Done RTL generation for module 'model_timer_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730220239488 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Timer_0: \"model\" instantiated altera_avalon_timer \"timer_0\" " "Timer_0: \"model\" instantiated altera_avalon_timer \"timer_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730220239489 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730220240178 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730220240237 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730220240294 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730220240349 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_004: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_004: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730220240407 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_005: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_005: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730220240467 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_006: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_006: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730220240516 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Mm_interconnect_0: \"model\" instantiated altera_mm_interconnect \"mm_interconnect_0\" " "Mm_interconnect_0: \"model\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730220241157 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Irq_mapper: \"model\" instantiated altera_irq_mapper \"irq_mapper\" " "Irq_mapper: \"model\" instantiated altera_irq_mapper \"irq_mapper\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730220241162 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rst_controller: \"model\" instantiated altera_reset_controller \"rst_controller\" " "Rst_controller: \"model\" instantiated altera_reset_controller \"rst_controller\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730220241165 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: Starting RTL generation for module 'model_CPU_cpu' " "Cpu: Starting RTL generation for module 'model_CPU_cpu'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730220241185 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu:   Generation command is \[exec /home/deremos/intelFPGA_lite/18.1/quartus/linux64//eperlcmd -I /home/deremos/intelFPGA_lite/18.1/quartus/linux64//perl/lib -I /home/deremos/intelFPGA_lite/18.1/quartus/sopc_builder/bin/europa -I /home/deremos/intelFPGA_lite/18.1/quartus/sopc_builder/bin/perl_lib -I /home/deremos/intelFPGA_lite/18.1/quartus/sopc_builder/bin -I /home/deremos/intelFPGA_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I /home/deremos/intelFPGA_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I /home/deremos/intelFPGA_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I /home/deremos/intelFPGA_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- /home/deremos/intelFPGA_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=model_CPU_cpu --dir=/tmp/alt0025_6305437691777858085.dir/0010_cpu_gen/ --quartus_bindir=/home/deremos/intelFPGA_lite/18.1/quartus/linux64/ --verilog --config=/tmp/alt0025_6305437691777858085.dir/0010_cpu_gen//model_CPU_cpu_processor_configuration.pl  --do_build_sim=0  \] " "Cpu:   Generation command is \[exec /home/deremos/intelFPGA_lite/18.1/quartus/linux64//eperlcmd -I /home/deremos/intelFPGA_lite/18.1/quartus/linux64//perl/lib -I /home/deremos/intelFPGA_lite/18.1/quartus/sopc_builder/bin/europa -I /home/deremos/intelFPGA_lite/18.1/quartus/sopc_builder/bin/perl_lib -I /home/deremos/intelFPGA_lite/18.1/quartus/sopc_builder/bin -I /home/deremos/intelFPGA_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I /home/deremos/intelFPGA_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I /home/deremos/intelFPGA_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I /home/deremos/intelFPGA_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- /home/deremos/intelFPGA_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=model_CPU_cpu --dir=/tmp/alt0025_6305437691777858085.dir/0010_cpu_gen/ --quartus_bindir=/home/deremos/intelFPGA_lite/18.1/quartus/linux64/ --verilog --config=/tmp/alt0025_6305437691777858085.dir/0010_cpu_gen//model_CPU_cpu_processor_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730220241186 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2024.10.29 17:44:01 (*) Starting Nios II generation " "Cpu: # 2024.10.29 17:44:01 (*) Starting Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730220248656 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2024.10.29 17:44:01 (*)   Checking for plaintext license. " "Cpu: # 2024.10.29 17:44:01 (*)   Checking for plaintext license." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730220248657 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2024.10.29 17:44:02 (*)   Couldn't query license setup in Quartus directory /home/deremos/intelFPGA_lite/18.1/quartus/linux64/ " "Cpu: # 2024.10.29 17:44:02 (*)   Couldn't query license setup in Quartus directory /home/deremos/intelFPGA_lite/18.1/quartus/linux64/" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730220248657 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2024.10.29 17:44:02 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable " "Cpu: # 2024.10.29 17:44:02 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730220248658 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2024.10.29 17:44:02 (*)   LM_LICENSE_FILE environment variable is empty " "Cpu: # 2024.10.29 17:44:02 (*)   LM_LICENSE_FILE environment variable is empty" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730220248658 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2024.10.29 17:44:02 (*)   Plaintext license not found. " "Cpu: # 2024.10.29 17:44:02 (*)   Plaintext license not found." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730220248659 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2024.10.29 17:44:02 (*)   Checking for encrypted license (non-evaluation). " "Cpu: # 2024.10.29 17:44:02 (*)   Checking for encrypted license (non-evaluation)." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730220248659 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2024.10.29 17:44:02 (*)   Couldn't query license setup in Quartus directory /home/deremos/intelFPGA_lite/18.1/quartus/linux64/ " "Cpu: # 2024.10.29 17:44:02 (*)   Couldn't query license setup in Quartus directory /home/deremos/intelFPGA_lite/18.1/quartus/linux64/" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730220248659 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2024.10.29 17:44:02 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable " "Cpu: # 2024.10.29 17:44:02 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730220248660 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2024.10.29 17:44:02 (*)   LM_LICENSE_FILE environment variable is empty " "Cpu: # 2024.10.29 17:44:02 (*)   LM_LICENSE_FILE environment variable is empty" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730220248660 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2024.10.29 17:44:02 (*)   Encrypted license not found.  Defaulting to OCP evaluation license (produces a time-limited SOF) " "Cpu: # 2024.10.29 17:44:02 (*)   Encrypted license not found.  Defaulting to OCP evaluation license (produces a time-limited SOF)" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730220248660 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2024.10.29 17:44:02 (*)   Elaborating CPU configuration settings " "Cpu: # 2024.10.29 17:44:02 (*)   Elaborating CPU configuration settings" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730220248661 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2024.10.29 17:44:02 (*)   Creating all objects for CPU " "Cpu: # 2024.10.29 17:44:02 (*)   Creating all objects for CPU" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730220248661 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2024.10.29 17:44:02 (*)     Testbench " "Cpu: # 2024.10.29 17:44:02 (*)     Testbench" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730220248661 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2024.10.29 17:44:02 (*)     Instruction decoding " "Cpu: # 2024.10.29 17:44:02 (*)     Instruction decoding" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730220248661 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2024.10.29 17:44:02 (*)       Instruction fields " "Cpu: # 2024.10.29 17:44:02 (*)       Instruction fields" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730220248662 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2024.10.29 17:44:03 (*)       Instruction decodes " "Cpu: # 2024.10.29 17:44:03 (*)       Instruction decodes" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730220248662 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2024.10.29 17:44:03 (*)       Signals for RTL simulation waveforms " "Cpu: # 2024.10.29 17:44:03 (*)       Signals for RTL simulation waveforms" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730220248662 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2024.10.29 17:44:03 (*)       Instruction controls " "Cpu: # 2024.10.29 17:44:03 (*)       Instruction controls" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730220248663 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2024.10.29 17:44:03 (*)     Pipeline frontend " "Cpu: # 2024.10.29 17:44:03 (*)     Pipeline frontend" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730220248663 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2024.10.29 17:44:03 (*)     Pipeline backend " "Cpu: # 2024.10.29 17:44:03 (*)     Pipeline backend" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730220248663 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2024.10.29 17:44:06 (*)   Generating RTL from CPU objects " "Cpu: # 2024.10.29 17:44:06 (*)   Generating RTL from CPU objects" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730220248663 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2024.10.29 17:44:07 (*)   Creating encrypted RTL " "Cpu: # 2024.10.29 17:44:07 (*)   Creating encrypted RTL" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730220248664 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2024.10.29 17:44:08 (*) Done Nios II generation " "Cpu: # 2024.10.29 17:44:08 (*) Done Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730220248664 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: Done RTL generation for module 'model_CPU_cpu' " "Cpu: Done RTL generation for module 'model_CPU_cpu'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730220248665 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: \"CPU\" instantiated altera_nios2_gen2_unit \"cpu\" " "Cpu: \"CPU\" instantiated altera_nios2_gen2_unit \"cpu\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730220248672 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sys_pll: \"sys_sdram_pll_0\" instantiated altera_up_altpll \"sys_pll\" " "Sys_pll: \"sys_sdram_pll_0\" instantiated altera_up_altpll \"sys_pll\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730220248674 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reset_from_locked: \"sys_sdram_pll_0\" instantiated altera_up_avalon_reset_from_locked_signal \"reset_from_locked\" " "Reset_from_locked: \"sys_sdram_pll_0\" instantiated altera_up_avalon_reset_from_locked_signal \"reset_from_locked\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730220248674 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "LCD_DMA_CTRL_0_avalon_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"LCD_DMA_CTRL_0_avalon_master_translator\" " "LCD_DMA_CTRL_0_avalon_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"LCD_DMA_CTRL_0_avalon_master_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730220248675 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "SDRAM_controller_s1_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"SDRAM_controller_s1_translator\" " "SDRAM_controller_s1_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"SDRAM_controller_s1_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730220248676 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "LCD_DMA_CTRL_0_avalon_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"LCD_DMA_CTRL_0_avalon_master_agent\" " "LCD_DMA_CTRL_0_avalon_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"LCD_DMA_CTRL_0_avalon_master_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730220248677 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "SDRAM_controller_s1_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"SDRAM_controller_s1_agent\" " "SDRAM_controller_s1_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"SDRAM_controller_s1_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730220248678 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "SDRAM_controller_s1_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"SDRAM_controller_s1_agent_rsp_fifo\" " "SDRAM_controller_s1_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"SDRAM_controller_s1_agent_rsp_fifo\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730220248678 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\" " "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730220248685 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\" " "Router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730220248691 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\" " "Router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730220248696 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_003: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_003\" " "Router_003: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_003\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730220248701 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_004: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_004\" " "Router_004: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_004\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730220248706 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_005: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_005\" " "Router_005: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_005\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730220248714 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "CPU_data_master_limiter: \"mm_interconnect_0\" instantiated altera_merlin_traffic_limiter \"CPU_data_master_limiter\" " "CPU_data_master_limiter: \"mm_interconnect_0\" instantiated altera_merlin_traffic_limiter \"CPU_data_master_limiter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730220248716 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file /home/deremos/Documents/Master/embHard/quartus3/db/ip/model/submodules/altera_avalon_sc_fifo.v " "Reusing file /home/deremos/Documents/Master/embHard/quartus3/db/ip/model/submodules/altera_avalon_sc_fifo.v" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730220248719 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "SDRAM_controller_s1_burst_adapter: \"mm_interconnect_0\" instantiated altera_merlin_burst_adapter \"SDRAM_controller_s1_burst_adapter\" " "SDRAM_controller_s1_burst_adapter: \"mm_interconnect_0\" instantiated altera_merlin_burst_adapter \"SDRAM_controller_s1_burst_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730220248722 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file /home/deremos/Documents/Master/embHard/quartus3/db/ip/model/submodules/altera_avalon_st_pipeline_base.v " "Reusing file /home/deremos/Documents/Master/embHard/quartus3/db/ip/model/submodules/altera_avalon_st_pipeline_base.v" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730220248723 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\" " "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730220248727 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\" " "Cmd_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730220248731 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux_002: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_002\" " "Cmd_demux_002: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730220248734 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\" " "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730220248747 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_001\" " "Cmd_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730220248766 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file /home/deremos/Documents/Master/embHard/quartus3/db/ip/model/submodules/altera_merlin_arbitrator.sv " "Reusing file /home/deremos/Documents/Master/embHard/quartus3/db/ip/model/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730220248767 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux_002: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_002\" " "Cmd_mux_002: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730220248777 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file /home/deremos/Documents/Master/embHard/quartus3/db/ip/model/submodules/altera_merlin_arbitrator.sv " "Reusing file /home/deremos/Documents/Master/embHard/quartus3/db/ip/model/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730220248777 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\" " "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730220248807 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_001\" " "Rsp_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730220248810 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux_002: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_002\" " "Rsp_demux_002: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730220248813 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\" " "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730220248822 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file /home/deremos/Documents/Master/embHard/quartus3/db/ip/model/submodules/altera_merlin_arbitrator.sv " "Reusing file /home/deremos/Documents/Master/embHard/quartus3/db/ip/model/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730220248823 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_001\" " "Rsp_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730220248835 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file /home/deremos/Documents/Master/embHard/quartus3/db/ip/model/submodules/altera_merlin_arbitrator.sv " "Reusing file /home/deremos/Documents/Master/embHard/quartus3/db/ip/model/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730220248835 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux_002: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_002\" " "Rsp_mux_002: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730220248846 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file /home/deremos/Documents/Master/embHard/quartus3/db/ip/model/submodules/altera_merlin_arbitrator.sv " "Reusing file /home/deremos/Documents/Master/embHard/quartus3/db/ip/model/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730220248846 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "CPU_data_master_to_SDRAM_controller_s1_cmd_width_adapter: \"mm_interconnect_0\" instantiated altera_merlin_width_adapter \"CPU_data_master_to_SDRAM_controller_s1_cmd_width_adapter\" " "CPU_data_master_to_SDRAM_controller_s1_cmd_width_adapter: \"mm_interconnect_0\" instantiated altera_merlin_width_adapter \"CPU_data_master_to_SDRAM_controller_s1_cmd_width_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730220248848 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file /home/deremos/Documents/Master/embHard/quartus3/db/ip/model/submodules/altera_merlin_address_alignment.sv " "Reusing file /home/deremos/Documents/Master/embHard/quartus3/db/ip/model/submodules/altera_merlin_address_alignment.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730220248849 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file /home/deremos/Documents/Master/embHard/quartus3/db/ip/model/submodules/altera_merlin_burst_uncompressor.sv " "Reusing file /home/deremos/Documents/Master/embHard/quartus3/db/ip/model/submodules/altera_merlin_burst_uncompressor.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730220248849 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\" " "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730220248878 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_001: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter_001\" " "Avalon_st_adapter_001: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730220248905 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\" " "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730220248909 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Error_adapter_0: \"avalon_st_adapter_001\" instantiated error_adapter \"error_adapter_0\" " "Error_adapter_0: \"avalon_st_adapter_001\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730220248913 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Model: Done \"model\" with 45 modules, 72 files " "Model: Done \"model\" with 45 modules, 72 files" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730220248913 ""}
{ "Info" "ISGN_END_ELABORATION_QSYS" "model.qsys " "Finished elaborating Platform Designer system entity \"model.qsys\"" {  } {  } 0 12249 "Finished elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730220249851 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "labo1.bdf 1 1 " "Found 1 design units, including 1 entities, in source file labo1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 labo1 " "Found entity 1: labo1" {  } { { "labo1.bdf" "" { Schematic "/home/deremos/Documents/Master/embHard/quartus3/labo1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730220250021 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730220250021 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/model/model.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/model/model.v" { { "Info" "ISGN_ENTITY_NAME" "1 model " "Found entity 1: model" {  } { { "db/ip/model/model.v" "" { Text "/home/deremos/Documents/Master/embHard/quartus3/db/ip/model/model.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730220250024 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730220250024 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/model/submodules/DMA_LCD_ctrl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/model/submodules/DMA_LCD_ctrl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DMA_LCD_ctrl-rtl " "Found design unit 1: DMA_LCD_ctrl-rtl" {  } { { "db/ip/model/submodules/DMA_LCD_ctrl.vhd" "" { Text "/home/deremos/Documents/Master/embHard/quartus3/db/ip/model/submodules/DMA_LCD_ctrl.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730220250436 ""} { "Info" "ISGN_ENTITY_NAME" "1 DMA_LCD_ctrl " "Found entity 1: DMA_LCD_ctrl" {  } { { "db/ip/model/submodules/DMA_LCD_ctrl.vhd" "" { Text "/home/deremos/Documents/Master/embHard/quartus3/db/ip/model/submodules/DMA_LCD_ctrl.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730220250436 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730220250436 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/model/submodules/GPIO.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/model/submodules/GPIO.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ParallelPort-comp " "Found design unit 1: ParallelPort-comp" {  } { { "db/ip/model/submodules/GPIO.vhd" "" { Text "/home/deremos/Documents/Master/embHard/quartus3/db/ip/model/submodules/GPIO.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730220250437 ""} { "Info" "ISGN_ENTITY_NAME" "1 ParallelPort " "Found entity 1: ParallelPort" {  } { { "db/ip/model/submodules/GPIO.vhd" "" { Text "/home/deremos/Documents/Master/embHard/quartus3/db/ip/model/submodules/GPIO.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730220250437 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730220250437 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/model/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/model/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "db/ip/model/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/deremos/Documents/Master/embHard/quartus3/db/ip/model/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730220250439 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730220250439 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/model/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/model/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "db/ip/model/submodules/altera_avalon_st_pipeline_base.v" "" { Text "/home/deremos/Documents/Master/embHard/quartus3/db/ip/model/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730220250440 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730220250440 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/model/submodules/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/model/submodules/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "db/ip/model/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "/home/deremos/Documents/Master/embHard/quartus3/db/ip/model/submodules/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730220250440 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730220250440 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/model/submodules/altera_default_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/model/submodules/altera_default_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_default_burst_converter " "Found entity 1: altera_default_burst_converter" {  } { { "db/ip/model/submodules/altera_default_burst_converter.sv" "" { Text "/home/deremos/Documents/Master/embHard/quartus3/db/ip/model/submodules/altera_default_burst_converter.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730220250441 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730220250441 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/model/submodules/altera_incr_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/model/submodules/altera_incr_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_incr_burst_converter " "Found entity 1: altera_incr_burst_converter" {  } { { "db/ip/model/submodules/altera_incr_burst_converter.sv" "" { Text "/home/deremos/Documents/Master/embHard/quartus3/db/ip/model/submodules/altera_incr_burst_converter.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730220250442 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730220250442 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/model/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/model/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "db/ip/model/submodules/altera_merlin_address_alignment.sv" "" { Text "/home/deremos/Documents/Master/embHard/quartus3/db/ip/model/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730220250443 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730220250443 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/model/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/model/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "db/ip/model/submodules/altera_merlin_arbitrator.sv" "" { Text "/home/deremos/Documents/Master/embHard/quartus3/db/ip/model/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730220250444 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "db/ip/model/submodules/altera_merlin_arbitrator.sv" "" { Text "/home/deremos/Documents/Master/embHard/quartus3/db/ip/model/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730220250444 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730220250444 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/model/submodules/altera_merlin_burst_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/model/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter " "Found entity 1: altera_merlin_burst_adapter" {  } { { "db/ip/model/submodules/altera_merlin_burst_adapter.sv" "" { Text "/home/deremos/Documents/Master/embHard/quartus3/db/ip/model/submodules/altera_merlin_burst_adapter.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730220250445 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730220250445 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/model/submodules/altera_merlin_burst_adapter_13_1.sv 5 5 " "Found 5 design units, including 5 entities, in source file db/ip/model/submodules/altera_merlin_burst_adapter_13_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "db/ip/model/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/deremos/Documents/Master/embHard/quartus3/db/ip/model/submodules/altera_merlin_burst_adapter_13_1.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730220250448 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "db/ip/model/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/deremos/Documents/Master/embHard/quartus3/db/ip/model/submodules/altera_merlin_burst_adapter_13_1.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730220250448 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "db/ip/model/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/deremos/Documents/Master/embHard/quartus3/db/ip/model/submodules/altera_merlin_burst_adapter_13_1.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730220250448 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "db/ip/model/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/deremos/Documents/Master/embHard/quartus3/db/ip/model/submodules/altera_merlin_burst_adapter_13_1.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730220250448 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter_13_1 " "Found entity 5: altera_merlin_burst_adapter_13_1" {  } { { "db/ip/model/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/deremos/Documents/Master/embHard/quartus3/db/ip/model/submodules/altera_merlin_burst_adapter_13_1.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730220250448 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730220250448 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BYTE_TO_WORD_SHIFT byte_to_word_shift altera_merlin_burst_adapter_new.sv(139) " "Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object \"BYTE_TO_WORD_SHIFT\" differs only in case from object \"byte_to_word_shift\" in the same scope" {  } { { "db/ip/model/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "/home/deremos/Documents/Master/embHard/quartus3/db/ip/model/submodules/altera_merlin_burst_adapter_new.sv" 139 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1730220250453 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/model/submodules/altera_merlin_burst_adapter_new.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/model/submodules/altera_merlin_burst_adapter_new.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_new " "Found entity 1: altera_merlin_burst_adapter_new" {  } { { "db/ip/model/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "/home/deremos/Documents/Master/embHard/quartus3/db/ip/model/submodules/altera_merlin_burst_adapter_new.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730220250453 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730220250453 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/model/submodules/altera_merlin_burst_adapter_uncmpr.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/model/submodules/altera_merlin_burst_adapter_uncmpr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_uncompressed_only " "Found entity 1: altera_merlin_burst_adapter_uncompressed_only" {  } { { "db/ip/model/submodules/altera_merlin_burst_adapter_uncmpr.sv" "" { Text "/home/deremos/Documents/Master/embHard/quartus3/db/ip/model/submodules/altera_merlin_burst_adapter_uncmpr.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730220250454 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730220250454 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/model/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/model/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "db/ip/model/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "/home/deremos/Documents/Master/embHard/quartus3/db/ip/model/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730220250455 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730220250455 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/model/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/model/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "db/ip/model/submodules/altera_merlin_master_agent.sv" "" { Text "/home/deremos/Documents/Master/embHard/quartus3/db/ip/model/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730220250456 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730220250456 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/model/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/model/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "db/ip/model/submodules/altera_merlin_master_translator.sv" "" { Text "/home/deremos/Documents/Master/embHard/quartus3/db/ip/model/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730220250458 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730220250458 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/model/submodules/altera_merlin_reorder_memory.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/model/submodules/altera_merlin_reorder_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_reorder_memory " "Found entity 1: altera_merlin_reorder_memory" {  } { { "db/ip/model/submodules/altera_merlin_reorder_memory.sv" "" { Text "/home/deremos/Documents/Master/embHard/quartus3/db/ip/model/submodules/altera_merlin_reorder_memory.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730220250459 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory_pointer_controller " "Found entity 2: memory_pointer_controller" {  } { { "db/ip/model/submodules/altera_merlin_reorder_memory.sv" "" { Text "/home/deremos/Documents/Master/embHard/quartus3/db/ip/model/submodules/altera_merlin_reorder_memory.sv" 185 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730220250459 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730220250459 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/model/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/model/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "db/ip/model/submodules/altera_merlin_slave_agent.sv" "" { Text "/home/deremos/Documents/Master/embHard/quartus3/db/ip/model/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730220250461 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730220250461 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/model/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/model/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "db/ip/model/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/deremos/Documents/Master/embHard/quartus3/db/ip/model/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730220250462 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730220250462 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/model/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/model/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "db/ip/model/submodules/altera_merlin_traffic_limiter.sv" "" { Text "/home/deremos/Documents/Master/embHard/quartus3/db/ip/model/submodules/altera_merlin_traffic_limiter.sv" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730220250464 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730220250464 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/model/submodules/altera_merlin_width_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/model/submodules/altera_merlin_width_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_width_adapter " "Found entity 1: altera_merlin_width_adapter" {  } { { "db/ip/model/submodules/altera_merlin_width_adapter.sv" "" { Text "/home/deremos/Documents/Master/embHard/quartus3/db/ip/model/submodules/altera_merlin_width_adapter.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730220250467 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730220250467 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/model/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/model/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "db/ip/model/submodules/altera_reset_controller.v" "" { Text "/home/deremos/Documents/Master/embHard/quartus3/db/ip/model/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730220250468 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730220250468 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/model/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/model/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "db/ip/model/submodules/altera_reset_synchronizer.v" "" { Text "/home/deremos/Documents/Master/embHard/quartus3/db/ip/model/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730220250469 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730220250469 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/model/submodules/altera_up_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/model/submodules/altera_up_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_altpll " "Found entity 1: altera_up_altpll" {  } { { "db/ip/model/submodules/altera_up_altpll.v" "" { Text "/home/deremos/Documents/Master/embHard/quartus3/db/ip/model/submodules/altera_up_altpll.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730220250470 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730220250470 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/model/submodules/altera_up_avalon_reset_from_locked_signal.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/model/submodules/altera_up_avalon_reset_from_locked_signal.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_avalon_reset_from_locked_signal " "Found entity 1: altera_up_avalon_reset_from_locked_signal" {  } { { "db/ip/model/submodules/altera_up_avalon_reset_from_locked_signal.v" "" { Text "/home/deremos/Documents/Master/embHard/quartus3/db/ip/model/submodules/altera_up_avalon_reset_from_locked_signal.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730220250471 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730220250471 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr_incr ADDR_INCR altera_wrap_burst_converter.sv(279) " "Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object \"addr_incr\" differs only in case from object \"ADDR_INCR\" in the same scope" {  } { { "db/ip/model/submodules/altera_wrap_burst_converter.sv" "" { Text "/home/deremos/Documents/Master/embHard/quartus3/db/ip/model/submodules/altera_wrap_burst_converter.sv" 279 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1730220250471 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/model/submodules/altera_wrap_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/model/submodules/altera_wrap_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_wrap_burst_converter " "Found entity 1: altera_wrap_burst_converter" {  } { { "db/ip/model/submodules/altera_wrap_burst_converter.sv" "" { Text "/home/deremos/Documents/Master/embHard/quartus3/db/ip/model/submodules/altera_wrap_burst_converter.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730220250472 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730220250472 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/model/submodules/model_CPU.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/model/submodules/model_CPU.v" { { "Info" "ISGN_ENTITY_NAME" "1 model_CPU " "Found entity 1: model_CPU" {  } { { "db/ip/model/submodules/model_CPU.v" "" { Text "/home/deremos/Documents/Master/embHard/quartus3/db/ip/model/submodules/model_CPU.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730220250473 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730220250473 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/model/submodules/model_CPU_cpu.v 27 27 " "Found 27 design units, including 27 entities, in source file db/ip/model/submodules/model_CPU_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 model_CPU_cpu_ic_data_module " "Found entity 1: model_CPU_cpu_ic_data_module" {  } { { "db/ip/model/submodules/model_CPU_cpu.v" "" { Text "/home/deremos/Documents/Master/embHard/quartus3/db/ip/model/submodules/model_CPU_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730220251314 ""} { "Info" "ISGN_ENTITY_NAME" "2 model_CPU_cpu_ic_tag_module " "Found entity 2: model_CPU_cpu_ic_tag_module" {  } { { "db/ip/model/submodules/model_CPU_cpu.v" "" { Text "/home/deremos/Documents/Master/embHard/quartus3/db/ip/model/submodules/model_CPU_cpu.v" 89 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730220251314 ""} { "Info" "ISGN_ENTITY_NAME" "3 model_CPU_cpu_bht_module " "Found entity 3: model_CPU_cpu_bht_module" {  } { { "db/ip/model/submodules/model_CPU_cpu.v" "" { Text "/home/deremos/Documents/Master/embHard/quartus3/db/ip/model/submodules/model_CPU_cpu.v" 158 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730220251314 ""} { "Info" "ISGN_ENTITY_NAME" "4 model_CPU_cpu_register_bank_a_module " "Found entity 4: model_CPU_cpu_register_bank_a_module" {  } { { "db/ip/model/submodules/model_CPU_cpu.v" "" { Text "/home/deremos/Documents/Master/embHard/quartus3/db/ip/model/submodules/model_CPU_cpu.v" 227 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730220251314 ""} { "Info" "ISGN_ENTITY_NAME" "5 model_CPU_cpu_register_bank_b_module " "Found entity 5: model_CPU_cpu_register_bank_b_module" {  } { { "db/ip/model/submodules/model_CPU_cpu.v" "" { Text "/home/deremos/Documents/Master/embHard/quartus3/db/ip/model/submodules/model_CPU_cpu.v" 293 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730220251314 ""} { "Info" "ISGN_ENTITY_NAME" "6 model_CPU_cpu_dc_tag_module " "Found entity 6: model_CPU_cpu_dc_tag_module" {  } { { "db/ip/model/submodules/model_CPU_cpu.v" "" { Text "/home/deremos/Documents/Master/embHard/quartus3/db/ip/model/submodules/model_CPU_cpu.v" 359 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730220251314 ""} { "Info" "ISGN_ENTITY_NAME" "7 model_CPU_cpu_dc_data_module " "Found entity 7: model_CPU_cpu_dc_data_module" {  } { { "db/ip/model/submodules/model_CPU_cpu.v" "" { Text "/home/deremos/Documents/Master/embHard/quartus3/db/ip/model/submodules/model_CPU_cpu.v" 425 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730220251314 ""} { "Info" "ISGN_ENTITY_NAME" "8 model_CPU_cpu_dc_victim_module " "Found entity 8: model_CPU_cpu_dc_victim_module" {  } { { "db/ip/model/submodules/model_CPU_cpu.v" "" { Text "/home/deremos/Documents/Master/embHard/quartus3/db/ip/model/submodules/model_CPU_cpu.v" 494 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730220251314 ""} { "Info" "ISGN_ENTITY_NAME" "9 model_CPU_cpu_nios2_oci_debug " "Found entity 9: model_CPU_cpu_nios2_oci_debug" {  } { { "db/ip/model/submodules/model_CPU_cpu.v" "" { Text "/home/deremos/Documents/Master/embHard/quartus3/db/ip/model/submodules/model_CPU_cpu.v" 562 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730220251314 ""} { "Info" "ISGN_ENTITY_NAME" "10 model_CPU_cpu_nios2_oci_break " "Found entity 10: model_CPU_cpu_nios2_oci_break" {  } { { "db/ip/model/submodules/model_CPU_cpu.v" "" { Text "/home/deremos/Documents/Master/embHard/quartus3/db/ip/model/submodules/model_CPU_cpu.v" 708 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730220251314 ""} { "Info" "ISGN_ENTITY_NAME" "11 model_CPU_cpu_nios2_oci_xbrk " "Found entity 11: model_CPU_cpu_nios2_oci_xbrk" {  } { { "db/ip/model/submodules/model_CPU_cpu.v" "" { Text "/home/deremos/Documents/Master/embHard/quartus3/db/ip/model/submodules/model_CPU_cpu.v" 1001 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730220251314 ""} { "Info" "ISGN_ENTITY_NAME" "12 model_CPU_cpu_nios2_oci_dbrk " "Found entity 12: model_CPU_cpu_nios2_oci_dbrk" {  } { { "db/ip/model/submodules/model_CPU_cpu.v" "" { Text "/home/deremos/Documents/Master/embHard/quartus3/db/ip/model/submodules/model_CPU_cpu.v" 1262 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730220251314 ""} { "Info" "ISGN_ENTITY_NAME" "13 model_CPU_cpu_nios2_oci_itrace " "Found entity 13: model_CPU_cpu_nios2_oci_itrace" {  } { { "db/ip/model/submodules/model_CPU_cpu.v" "" { Text "/home/deremos/Documents/Master/embHard/quartus3/db/ip/model/submodules/model_CPU_cpu.v" 1451 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730220251314 ""} { "Info" "ISGN_ENTITY_NAME" "14 model_CPU_cpu_nios2_oci_td_mode " "Found entity 14: model_CPU_cpu_nios2_oci_td_mode" {  } { { "db/ip/model/submodules/model_CPU_cpu.v" "" { Text "/home/deremos/Documents/Master/embHard/quartus3/db/ip/model/submodules/model_CPU_cpu.v" 1634 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730220251314 ""} { "Info" "ISGN_ENTITY_NAME" "15 model_CPU_cpu_nios2_oci_dtrace " "Found entity 15: model_CPU_cpu_nios2_oci_dtrace" {  } { { "db/ip/model/submodules/model_CPU_cpu.v" "" { Text "/home/deremos/Documents/Master/embHard/quartus3/db/ip/model/submodules/model_CPU_cpu.v" 1702 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730220251314 ""} { "Info" "ISGN_ENTITY_NAME" "16 model_CPU_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 16: model_CPU_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "db/ip/model/submodules/model_CPU_cpu.v" "" { Text "/home/deremos/Documents/Master/embHard/quartus3/db/ip/model/submodules/model_CPU_cpu.v" 1784 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730220251314 ""} { "Info" "ISGN_ENTITY_NAME" "17 model_CPU_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 17: model_CPU_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "db/ip/model/submodules/model_CPU_cpu.v" "" { Text "/home/deremos/Documents/Master/embHard/quartus3/db/ip/model/submodules/model_CPU_cpu.v" 1856 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730220251314 ""} { "Info" "ISGN_ENTITY_NAME" "18 model_CPU_cpu_nios2_oci_fifo_cnt_inc " "Found entity 18: model_CPU_cpu_nios2_oci_fifo_cnt_inc" {  } { { "db/ip/model/submodules/model_CPU_cpu.v" "" { Text "/home/deremos/Documents/Master/embHard/quartus3/db/ip/model/submodules/model_CPU_cpu.v" 1899 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730220251314 ""} { "Info" "ISGN_ENTITY_NAME" "19 model_CPU_cpu_nios2_oci_fifo " "Found entity 19: model_CPU_cpu_nios2_oci_fifo" {  } { { "db/ip/model/submodules/model_CPU_cpu.v" "" { Text "/home/deremos/Documents/Master/embHard/quartus3/db/ip/model/submodules/model_CPU_cpu.v" 1946 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730220251314 ""} { "Info" "ISGN_ENTITY_NAME" "20 model_CPU_cpu_nios2_oci_pib " "Found entity 20: model_CPU_cpu_nios2_oci_pib" {  } { { "db/ip/model/submodules/model_CPU_cpu.v" "" { Text "/home/deremos/Documents/Master/embHard/quartus3/db/ip/model/submodules/model_CPU_cpu.v" 2432 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730220251314 ""} { "Info" "ISGN_ENTITY_NAME" "21 model_CPU_cpu_nios2_oci_im " "Found entity 21: model_CPU_cpu_nios2_oci_im" {  } { { "db/ip/model/submodules/model_CPU_cpu.v" "" { Text "/home/deremos/Documents/Master/embHard/quartus3/db/ip/model/submodules/model_CPU_cpu.v" 2455 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730220251314 ""} { "Info" "ISGN_ENTITY_NAME" "22 model_CPU_cpu_nios2_performance_monitors " "Found entity 22: model_CPU_cpu_nios2_performance_monitors" {  } { { "db/ip/model/submodules/model_CPU_cpu.v" "" { Text "/home/deremos/Documents/Master/embHard/quartus3/db/ip/model/submodules/model_CPU_cpu.v" 2525 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730220251314 ""} { "Info" "ISGN_ENTITY_NAME" "23 model_CPU_cpu_nios2_avalon_reg " "Found entity 23: model_CPU_cpu_nios2_avalon_reg" {  } { { "db/ip/model/submodules/model_CPU_cpu.v" "" { Text "/home/deremos/Documents/Master/embHard/quartus3/db/ip/model/submodules/model_CPU_cpu.v" 2542 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730220251314 ""} { "Info" "ISGN_ENTITY_NAME" "24 model_CPU_cpu_ociram_sp_ram_module " "Found entity 24: model_CPU_cpu_ociram_sp_ram_module" {  } { { "db/ip/model/submodules/model_CPU_cpu.v" "" { Text "/home/deremos/Documents/Master/embHard/quartus3/db/ip/model/submodules/model_CPU_cpu.v" 2635 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730220251314 ""} { "Info" "ISGN_ENTITY_NAME" "25 model_CPU_cpu_nios2_ocimem " "Found entity 25: model_CPU_cpu_nios2_ocimem" {  } { { "db/ip/model/submodules/model_CPU_cpu.v" "" { Text "/home/deremos/Documents/Master/embHard/quartus3/db/ip/model/submodules/model_CPU_cpu.v" 2700 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730220251314 ""} { "Info" "ISGN_ENTITY_NAME" "26 model_CPU_cpu_nios2_oci " "Found entity 26: model_CPU_cpu_nios2_oci" {  } { { "db/ip/model/submodules/model_CPU_cpu.v" "" { Text "/home/deremos/Documents/Master/embHard/quartus3/db/ip/model/submodules/model_CPU_cpu.v" 2881 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730220251314 ""} { "Info" "ISGN_ENTITY_NAME" "27 model_CPU_cpu " "Found entity 27: model_CPU_cpu" {  } { { "db/ip/model/submodules/model_CPU_cpu.v" "" { Text "/home/deremos/Documents/Master/embHard/quartus3/db/ip/model/submodules/model_CPU_cpu.v" 3426 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730220251314 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730220251314 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/model/submodules/model_CPU_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/model/submodules/model_CPU_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 model_CPU_cpu_debug_slave_sysclk " "Found entity 1: model_CPU_cpu_debug_slave_sysclk" {  } { { "db/ip/model/submodules/model_CPU_cpu_debug_slave_sysclk.v" "" { Text "/home/deremos/Documents/Master/embHard/quartus3/db/ip/model/submodules/model_CPU_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730220251316 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730220251316 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/model/submodules/model_CPU_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/model/submodules/model_CPU_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 model_CPU_cpu_debug_slave_tck " "Found entity 1: model_CPU_cpu_debug_slave_tck" {  } { { "db/ip/model/submodules/model_CPU_cpu_debug_slave_tck.v" "" { Text "/home/deremos/Documents/Master/embHard/quartus3/db/ip/model/submodules/model_CPU_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730220251317 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730220251317 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/model/submodules/model_CPU_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/model/submodules/model_CPU_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 model_CPU_cpu_debug_slave_wrapper " "Found entity 1: model_CPU_cpu_debug_slave_wrapper" {  } { { "db/ip/model/submodules/model_CPU_cpu_debug_slave_wrapper.v" "" { Text "/home/deremos/Documents/Master/embHard/quartus3/db/ip/model/submodules/model_CPU_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730220251318 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730220251318 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/model/submodules/model_CPU_cpu_mult_cell.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/model/submodules/model_CPU_cpu_mult_cell.v" { { "Info" "ISGN_ENTITY_NAME" "1 model_CPU_cpu_mult_cell " "Found entity 1: model_CPU_cpu_mult_cell" {  } { { "db/ip/model/submodules/model_CPU_cpu_mult_cell.v" "" { Text "/home/deremos/Documents/Master/embHard/quartus3/db/ip/model/submodules/model_CPU_cpu_mult_cell.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730220251319 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730220251319 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/model/submodules/model_CPU_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/model/submodules/model_CPU_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 model_CPU_cpu_test_bench " "Found entity 1: model_CPU_cpu_test_bench" {  } { { "db/ip/model/submodules/model_CPU_cpu_test_bench.v" "" { Text "/home/deremos/Documents/Master/embHard/quartus3/db/ip/model/submodules/model_CPU_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730220251321 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730220251321 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/model/submodules/model_SDRAM_controller.v 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/model/submodules/model_SDRAM_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 model_SDRAM_controller_input_efifo_module " "Found entity 1: model_SDRAM_controller_input_efifo_module" {  } { { "db/ip/model/submodules/model_SDRAM_controller.v" "" { Text "/home/deremos/Documents/Master/embHard/quartus3/db/ip/model/submodules/model_SDRAM_controller.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730220251323 ""} { "Info" "ISGN_ENTITY_NAME" "2 model_SDRAM_controller " "Found entity 2: model_SDRAM_controller" {  } { { "db/ip/model/submodules/model_SDRAM_controller.v" "" { Text "/home/deremos/Documents/Master/embHard/quartus3/db/ip/model/submodules/model_SDRAM_controller.v" 159 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730220251323 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730220251323 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/model/submodules/model_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/model/submodules/model_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 model_irq_mapper " "Found entity 1: model_irq_mapper" {  } { { "db/ip/model/submodules/model_irq_mapper.sv" "" { Text "/home/deremos/Documents/Master/embHard/quartus3/db/ip/model/submodules/model_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730220251323 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730220251323 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/model/submodules/model_jtag_uart.v 5 5 " "Found 5 design units, including 5 entities, in source file db/ip/model/submodules/model_jtag_uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 model_jtag_uart_sim_scfifo_w " "Found entity 1: model_jtag_uart_sim_scfifo_w" {  } { { "db/ip/model/submodules/model_jtag_uart.v" "" { Text "/home/deremos/Documents/Master/embHard/quartus3/db/ip/model/submodules/model_jtag_uart.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730220251326 ""} { "Info" "ISGN_ENTITY_NAME" "2 model_jtag_uart_scfifo_w " "Found entity 2: model_jtag_uart_scfifo_w" {  } { { "db/ip/model/submodules/model_jtag_uart.v" "" { Text "/home/deremos/Documents/Master/embHard/quartus3/db/ip/model/submodules/model_jtag_uart.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730220251326 ""} { "Info" "ISGN_ENTITY_NAME" "3 model_jtag_uart_sim_scfifo_r " "Found entity 3: model_jtag_uart_sim_scfifo_r" {  } { { "db/ip/model/submodules/model_jtag_uart.v" "" { Text "/home/deremos/Documents/Master/embHard/quartus3/db/ip/model/submodules/model_jtag_uart.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730220251326 ""} { "Info" "ISGN_ENTITY_NAME" "4 model_jtag_uart_scfifo_r " "Found entity 4: model_jtag_uart_scfifo_r" {  } { { "db/ip/model/submodules/model_jtag_uart.v" "" { Text "/home/deremos/Documents/Master/embHard/quartus3/db/ip/model/submodules/model_jtag_uart.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730220251326 ""} { "Info" "ISGN_ENTITY_NAME" "5 model_jtag_uart " "Found entity 5: model_jtag_uart" {  } { { "db/ip/model/submodules/model_jtag_uart.v" "" { Text "/home/deremos/Documents/Master/embHard/quartus3/db/ip/model/submodules/model_jtag_uart.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730220251326 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730220251326 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/model/submodules/model_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/model/submodules/model_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 model_mm_interconnect_0 " "Found entity 1: model_mm_interconnect_0" {  } { { "db/ip/model/submodules/model_mm_interconnect_0.v" "" { Text "/home/deremos/Documents/Master/embHard/quartus3/db/ip/model/submodules/model_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730220251335 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730220251335 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/model/submodules/model_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/model/submodules/model_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 model_mm_interconnect_0_avalon_st_adapter " "Found entity 1: model_mm_interconnect_0_avalon_st_adapter" {  } { { "db/ip/model/submodules/model_mm_interconnect_0_avalon_st_adapter.v" "" { Text "/home/deremos/Documents/Master/embHard/quartus3/db/ip/model/submodules/model_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730220251336 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730220251336 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/model/submodules/model_mm_interconnect_0_avalon_st_adapter_001.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/model/submodules/model_mm_interconnect_0_avalon_st_adapter_001.v" { { "Info" "ISGN_ENTITY_NAME" "1 model_mm_interconnect_0_avalon_st_adapter_001 " "Found entity 1: model_mm_interconnect_0_avalon_st_adapter_001" {  } { { "db/ip/model/submodules/model_mm_interconnect_0_avalon_st_adapter_001.v" "" { Text "/home/deremos/Documents/Master/embHard/quartus3/db/ip/model/submodules/model_mm_interconnect_0_avalon_st_adapter_001.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730220251337 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730220251337 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/model/submodules/model_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/model/submodules/model_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 model_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0 " "Found entity 1: model_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0" {  } { { "db/ip/model/submodules/model_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv" "" { Text "/home/deremos/Documents/Master/embHard/quartus3/db/ip/model/submodules/model_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730220251337 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730220251337 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/model/submodules/model_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/model/submodules/model_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 model_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: model_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "db/ip/model/submodules/model_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "/home/deremos/Documents/Master/embHard/quartus3/db/ip/model/submodules/model_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730220251338 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730220251338 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/model/submodules/model_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/model/submodules/model_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 model_mm_interconnect_0_cmd_demux " "Found entity 1: model_mm_interconnect_0_cmd_demux" {  } { { "db/ip/model/submodules/model_mm_interconnect_0_cmd_demux.sv" "" { Text "/home/deremos/Documents/Master/embHard/quartus3/db/ip/model/submodules/model_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730220251339 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730220251339 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/model/submodules/model_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/model/submodules/model_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 model_mm_interconnect_0_cmd_demux_001 " "Found entity 1: model_mm_interconnect_0_cmd_demux_001" {  } { { "db/ip/model/submodules/model_mm_interconnect_0_cmd_demux_001.sv" "" { Text "/home/deremos/Documents/Master/embHard/quartus3/db/ip/model/submodules/model_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730220251340 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730220251340 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/model/submodules/model_mm_interconnect_0_cmd_demux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/model/submodules/model_mm_interconnect_0_cmd_demux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 model_mm_interconnect_0_cmd_demux_002 " "Found entity 1: model_mm_interconnect_0_cmd_demux_002" {  } { { "db/ip/model/submodules/model_mm_interconnect_0_cmd_demux_002.sv" "" { Text "/home/deremos/Documents/Master/embHard/quartus3/db/ip/model/submodules/model_mm_interconnect_0_cmd_demux_002.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730220251341 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730220251341 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/model/submodules/model_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/model/submodules/model_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 model_mm_interconnect_0_cmd_mux " "Found entity 1: model_mm_interconnect_0_cmd_mux" {  } { { "db/ip/model/submodules/model_mm_interconnect_0_cmd_mux.sv" "" { Text "/home/deremos/Documents/Master/embHard/quartus3/db/ip/model/submodules/model_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730220251342 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730220251342 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/model/submodules/model_mm_interconnect_0_cmd_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/model/submodules/model_mm_interconnect_0_cmd_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 model_mm_interconnect_0_cmd_mux_001 " "Found entity 1: model_mm_interconnect_0_cmd_mux_001" {  } { { "db/ip/model/submodules/model_mm_interconnect_0_cmd_mux_001.sv" "" { Text "/home/deremos/Documents/Master/embHard/quartus3/db/ip/model/submodules/model_mm_interconnect_0_cmd_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730220251343 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730220251343 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/model/submodules/model_mm_interconnect_0_cmd_mux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/model/submodules/model_mm_interconnect_0_cmd_mux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 model_mm_interconnect_0_cmd_mux_002 " "Found entity 1: model_mm_interconnect_0_cmd_mux_002" {  } { { "db/ip/model/submodules/model_mm_interconnect_0_cmd_mux_002.sv" "" { Text "/home/deremos/Documents/Master/embHard/quartus3/db/ip/model/submodules/model_mm_interconnect_0_cmd_mux_002.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730220251344 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730220251344 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel model_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at model_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/model/submodules/model_mm_interconnect_0_router.sv" "" { Text "/home/deremos/Documents/Master/embHard/quartus3/db/ip/model/submodules/model_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1730220251344 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel model_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at model_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/model/submodules/model_mm_interconnect_0_router.sv" "" { Text "/home/deremos/Documents/Master/embHard/quartus3/db/ip/model/submodules/model_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1730220251344 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/model/submodules/model_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/model/submodules/model_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 model_mm_interconnect_0_router_default_decode " "Found entity 1: model_mm_interconnect_0_router_default_decode" {  } { { "db/ip/model/submodules/model_mm_interconnect_0_router.sv" "" { Text "/home/deremos/Documents/Master/embHard/quartus3/db/ip/model/submodules/model_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730220251345 ""} { "Info" "ISGN_ENTITY_NAME" "2 model_mm_interconnect_0_router " "Found entity 2: model_mm_interconnect_0_router" {  } { { "db/ip/model/submodules/model_mm_interconnect_0_router.sv" "" { Text "/home/deremos/Documents/Master/embHard/quartus3/db/ip/model/submodules/model_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730220251345 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730220251345 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel model_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at model_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/model/submodules/model_mm_interconnect_0_router_001.sv" "" { Text "/home/deremos/Documents/Master/embHard/quartus3/db/ip/model/submodules/model_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1730220251346 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel model_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at model_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/model/submodules/model_mm_interconnect_0_router_001.sv" "" { Text "/home/deremos/Documents/Master/embHard/quartus3/db/ip/model/submodules/model_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1730220251346 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/model/submodules/model_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/model/submodules/model_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 model_mm_interconnect_0_router_001_default_decode " "Found entity 1: model_mm_interconnect_0_router_001_default_decode" {  } { { "db/ip/model/submodules/model_mm_interconnect_0_router_001.sv" "" { Text "/home/deremos/Documents/Master/embHard/quartus3/db/ip/model/submodules/model_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730220251346 ""} { "Info" "ISGN_ENTITY_NAME" "2 model_mm_interconnect_0_router_001 " "Found entity 2: model_mm_interconnect_0_router_001" {  } { { "db/ip/model/submodules/model_mm_interconnect_0_router_001.sv" "" { Text "/home/deremos/Documents/Master/embHard/quartus3/db/ip/model/submodules/model_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730220251346 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730220251346 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel model_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at model_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/model/submodules/model_mm_interconnect_0_router_002.sv" "" { Text "/home/deremos/Documents/Master/embHard/quartus3/db/ip/model/submodules/model_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1730220251347 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel model_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at model_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/model/submodules/model_mm_interconnect_0_router_002.sv" "" { Text "/home/deremos/Documents/Master/embHard/quartus3/db/ip/model/submodules/model_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1730220251347 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/model/submodules/model_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/model/submodules/model_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 model_mm_interconnect_0_router_002_default_decode " "Found entity 1: model_mm_interconnect_0_router_002_default_decode" {  } { { "db/ip/model/submodules/model_mm_interconnect_0_router_002.sv" "" { Text "/home/deremos/Documents/Master/embHard/quartus3/db/ip/model/submodules/model_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730220251348 ""} { "Info" "ISGN_ENTITY_NAME" "2 model_mm_interconnect_0_router_002 " "Found entity 2: model_mm_interconnect_0_router_002" {  } { { "db/ip/model/submodules/model_mm_interconnect_0_router_002.sv" "" { Text "/home/deremos/Documents/Master/embHard/quartus3/db/ip/model/submodules/model_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730220251348 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730220251348 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel model_mm_interconnect_0_router_003.sv(48) " "Verilog HDL Declaration information at model_mm_interconnect_0_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/model/submodules/model_mm_interconnect_0_router_003.sv" "" { Text "/home/deremos/Documents/Master/embHard/quartus3/db/ip/model/submodules/model_mm_interconnect_0_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1730220251348 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel model_mm_interconnect_0_router_003.sv(49) " "Verilog HDL Declaration information at model_mm_interconnect_0_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/model/submodules/model_mm_interconnect_0_router_003.sv" "" { Text "/home/deremos/Documents/Master/embHard/quartus3/db/ip/model/submodules/model_mm_interconnect_0_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1730220251348 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/model/submodules/model_mm_interconnect_0_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/model/submodules/model_mm_interconnect_0_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 model_mm_interconnect_0_router_003_default_decode " "Found entity 1: model_mm_interconnect_0_router_003_default_decode" {  } { { "db/ip/model/submodules/model_mm_interconnect_0_router_003.sv" "" { Text "/home/deremos/Documents/Master/embHard/quartus3/db/ip/model/submodules/model_mm_interconnect_0_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730220251349 ""} { "Info" "ISGN_ENTITY_NAME" "2 model_mm_interconnect_0_router_003 " "Found entity 2: model_mm_interconnect_0_router_003" {  } { { "db/ip/model/submodules/model_mm_interconnect_0_router_003.sv" "" { Text "/home/deremos/Documents/Master/embHard/quartus3/db/ip/model/submodules/model_mm_interconnect_0_router_003.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730220251349 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730220251349 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel model_mm_interconnect_0_router_004.sv(48) " "Verilog HDL Declaration information at model_mm_interconnect_0_router_004.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/model/submodules/model_mm_interconnect_0_router_004.sv" "" { Text "/home/deremos/Documents/Master/embHard/quartus3/db/ip/model/submodules/model_mm_interconnect_0_router_004.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1730220251350 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel model_mm_interconnect_0_router_004.sv(49) " "Verilog HDL Declaration information at model_mm_interconnect_0_router_004.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/model/submodules/model_mm_interconnect_0_router_004.sv" "" { Text "/home/deremos/Documents/Master/embHard/quartus3/db/ip/model/submodules/model_mm_interconnect_0_router_004.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1730220251350 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/model/submodules/model_mm_interconnect_0_router_004.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/model/submodules/model_mm_interconnect_0_router_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 model_mm_interconnect_0_router_004_default_decode " "Found entity 1: model_mm_interconnect_0_router_004_default_decode" {  } { { "db/ip/model/submodules/model_mm_interconnect_0_router_004.sv" "" { Text "/home/deremos/Documents/Master/embHard/quartus3/db/ip/model/submodules/model_mm_interconnect_0_router_004.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730220251350 ""} { "Info" "ISGN_ENTITY_NAME" "2 model_mm_interconnect_0_router_004 " "Found entity 2: model_mm_interconnect_0_router_004" {  } { { "db/ip/model/submodules/model_mm_interconnect_0_router_004.sv" "" { Text "/home/deremos/Documents/Master/embHard/quartus3/db/ip/model/submodules/model_mm_interconnect_0_router_004.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730220251350 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730220251350 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel model_mm_interconnect_0_router_005.sv(48) " "Verilog HDL Declaration information at model_mm_interconnect_0_router_005.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/model/submodules/model_mm_interconnect_0_router_005.sv" "" { Text "/home/deremos/Documents/Master/embHard/quartus3/db/ip/model/submodules/model_mm_interconnect_0_router_005.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1730220251351 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel model_mm_interconnect_0_router_005.sv(49) " "Verilog HDL Declaration information at model_mm_interconnect_0_router_005.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/model/submodules/model_mm_interconnect_0_router_005.sv" "" { Text "/home/deremos/Documents/Master/embHard/quartus3/db/ip/model/submodules/model_mm_interconnect_0_router_005.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1730220251351 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/model/submodules/model_mm_interconnect_0_router_005.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/model/submodules/model_mm_interconnect_0_router_005.sv" { { "Info" "ISGN_ENTITY_NAME" "1 model_mm_interconnect_0_router_005_default_decode " "Found entity 1: model_mm_interconnect_0_router_005_default_decode" {  } { { "db/ip/model/submodules/model_mm_interconnect_0_router_005.sv" "" { Text "/home/deremos/Documents/Master/embHard/quartus3/db/ip/model/submodules/model_mm_interconnect_0_router_005.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730220251352 ""} { "Info" "ISGN_ENTITY_NAME" "2 model_mm_interconnect_0_router_005 " "Found entity 2: model_mm_interconnect_0_router_005" {  } { { "db/ip/model/submodules/model_mm_interconnect_0_router_005.sv" "" { Text "/home/deremos/Documents/Master/embHard/quartus3/db/ip/model/submodules/model_mm_interconnect_0_router_005.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730220251352 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730220251352 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/model/submodules/model_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/model/submodules/model_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 model_mm_interconnect_0_rsp_demux " "Found entity 1: model_mm_interconnect_0_rsp_demux" {  } { { "db/ip/model/submodules/model_mm_interconnect_0_rsp_demux.sv" "" { Text "/home/deremos/Documents/Master/embHard/quartus3/db/ip/model/submodules/model_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730220251353 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730220251353 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/model/submodules/model_mm_interconnect_0_rsp_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/model/submodules/model_mm_interconnect_0_rsp_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 model_mm_interconnect_0_rsp_demux_001 " "Found entity 1: model_mm_interconnect_0_rsp_demux_001" {  } { { "db/ip/model/submodules/model_mm_interconnect_0_rsp_demux_001.sv" "" { Text "/home/deremos/Documents/Master/embHard/quartus3/db/ip/model/submodules/model_mm_interconnect_0_rsp_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730220251353 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730220251353 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/model/submodules/model_mm_interconnect_0_rsp_demux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/model/submodules/model_mm_interconnect_0_rsp_demux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 model_mm_interconnect_0_rsp_demux_002 " "Found entity 1: model_mm_interconnect_0_rsp_demux_002" {  } { { "db/ip/model/submodules/model_mm_interconnect_0_rsp_demux_002.sv" "" { Text "/home/deremos/Documents/Master/embHard/quartus3/db/ip/model/submodules/model_mm_interconnect_0_rsp_demux_002.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730220251354 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730220251354 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/model/submodules/model_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/model/submodules/model_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 model_mm_interconnect_0_rsp_mux " "Found entity 1: model_mm_interconnect_0_rsp_mux" {  } { { "db/ip/model/submodules/model_mm_interconnect_0_rsp_mux.sv" "" { Text "/home/deremos/Documents/Master/embHard/quartus3/db/ip/model/submodules/model_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730220251355 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730220251355 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/model/submodules/model_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/model/submodules/model_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 model_mm_interconnect_0_rsp_mux_001 " "Found entity 1: model_mm_interconnect_0_rsp_mux_001" {  } { { "db/ip/model/submodules/model_mm_interconnect_0_rsp_mux_001.sv" "" { Text "/home/deremos/Documents/Master/embHard/quartus3/db/ip/model/submodules/model_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730220251356 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730220251356 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/model/submodules/model_mm_interconnect_0_rsp_mux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/model/submodules/model_mm_interconnect_0_rsp_mux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 model_mm_interconnect_0_rsp_mux_002 " "Found entity 1: model_mm_interconnect_0_rsp_mux_002" {  } { { "db/ip/model/submodules/model_mm_interconnect_0_rsp_mux_002.sv" "" { Text "/home/deremos/Documents/Master/embHard/quartus3/db/ip/model/submodules/model_mm_interconnect_0_rsp_mux_002.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730220251357 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730220251357 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/model/submodules/model_sys_sdram_pll_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/model/submodules/model_sys_sdram_pll_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 model_sys_sdram_pll_0 " "Found entity 1: model_sys_sdram_pll_0" {  } { { "db/ip/model/submodules/model_sys_sdram_pll_0.v" "" { Text "/home/deremos/Documents/Master/embHard/quartus3/db/ip/model/submodules/model_sys_sdram_pll_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730220251358 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730220251358 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/model/submodules/model_sysid_qsys_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/model/submodules/model_sysid_qsys_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 model_sysid_qsys_0 " "Found entity 1: model_sysid_qsys_0" {  } { { "db/ip/model/submodules/model_sysid_qsys_0.v" "" { Text "/home/deremos/Documents/Master/embHard/quartus3/db/ip/model/submodules/model_sysid_qsys_0.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730220251359 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730220251359 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/model/submodules/model_timer_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/model/submodules/model_timer_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 model_timer_0 " "Found entity 1: model_timer_0" {  } { { "db/ip/model/submodules/model_timer_0.v" "" { Text "/home/deremos/Documents/Master/embHard/quartus3/db/ip/model/submodules/model_timer_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730220251360 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730220251360 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "model_SDRAM_controller.v(318) " "Verilog HDL or VHDL warning at model_SDRAM_controller.v(318): conditional expression evaluates to a constant" {  } { { "db/ip/model/submodules/model_SDRAM_controller.v" "" { Text "/home/deremos/Documents/Master/embHard/quartus3/db/ip/model/submodules/model_SDRAM_controller.v" 318 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Analysis & Synthesis" 0 -1 1730220251393 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "model_SDRAM_controller.v(328) " "Verilog HDL or VHDL warning at model_SDRAM_controller.v(328): conditional expression evaluates to a constant" {  } { { "db/ip/model/submodules/model_SDRAM_controller.v" "" { Text "/home/deremos/Documents/Master/embHard/quartus3/db/ip/model/submodules/model_SDRAM_controller.v" 328 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Analysis & Synthesis" 0 -1 1730220251393 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "model_SDRAM_controller.v(338) " "Verilog HDL or VHDL warning at model_SDRAM_controller.v(338): conditional expression evaluates to a constant" {  } { { "db/ip/model/submodules/model_SDRAM_controller.v" "" { Text "/home/deremos/Documents/Master/embHard/quartus3/db/ip/model/submodules/model_SDRAM_controller.v" 338 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Analysis & Synthesis" 0 -1 1730220251393 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "model_SDRAM_controller.v(682) " "Verilog HDL or VHDL warning at model_SDRAM_controller.v(682): conditional expression evaluates to a constant" {  } { { "db/ip/model/submodules/model_SDRAM_controller.v" "" { Text "/home/deremos/Documents/Master/embHard/quartus3/db/ip/model/submodules/model_SDRAM_controller.v" 682 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Analysis & Synthesis" 0 -1 1730220251395 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "labo1 " "Elaborating entity \"labo1\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1730220251514 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "model model:inst " "Elaborating entity \"model\" for hierarchy \"model:inst\"" {  } { { "labo1.bdf" "inst" { Schematic "/home/deremos/Documents/Master/embHard/quartus3/labo1.bdf" { { -144 496 1056 280 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730220251517 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "model_CPU model:inst\|model_CPU:cpu " "Elaborating entity \"model_CPU\" for hierarchy \"model:inst\|model_CPU:cpu\"" {  } { { "db/ip/model/model.v" "cpu" { Text "/home/deremos/Documents/Master/embHard/quartus3/db/ip/model/model.v" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730220251522 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "model_CPU_cpu model:inst\|model_CPU:cpu\|model_CPU_cpu:cpu " "Elaborating entity \"model_CPU_cpu\" for hierarchy \"model:inst\|model_CPU:cpu\|model_CPU_cpu:cpu\"" {  } { { "db/ip/model/submodules/model_CPU.v" "cpu" { Text "/home/deremos/Documents/Master/embHard/quartus3/db/ip/model/submodules/model_CPU.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730220251556 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "model_CPU_cpu_test_bench model:inst\|model_CPU:cpu\|model_CPU_cpu:cpu\|model_CPU_cpu_test_bench:the_model_CPU_cpu_test_bench " "Elaborating entity \"model_CPU_cpu_test_bench\" for hierarchy \"model:inst\|model_CPU:cpu\|model_CPU_cpu:cpu\|model_CPU_cpu_test_bench:the_model_CPU_cpu_test_bench\"" {  } { { "db/ip/model/submodules/model_CPU_cpu.v" "the_model_CPU_cpu_test_bench" { Text "/home/deremos/Documents/Master/embHard/quartus3/db/ip/model/submodules/model_CPU_cpu.v" 5986 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730220251678 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "model_CPU_cpu_ic_data_module model:inst\|model_CPU:cpu\|model_CPU_cpu:cpu\|model_CPU_cpu_ic_data_module:model_CPU_cpu_ic_data " "Elaborating entity \"model_CPU_cpu_ic_data_module\" for hierarchy \"model:inst\|model_CPU:cpu\|model_CPU_cpu:cpu\|model_CPU_cpu_ic_data_module:model_CPU_cpu_ic_data\"" {  } { { "db/ip/model/submodules/model_CPU_cpu.v" "model_CPU_cpu_ic_data" { Text "/home/deremos/Documents/Master/embHard/quartus3/db/ip/model/submodules/model_CPU_cpu.v" 6988 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730220251711 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram model:inst\|model_CPU:cpu\|model_CPU_cpu:cpu\|model_CPU_cpu_ic_data_module:model_CPU_cpu_ic_data\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"model:inst\|model_CPU:cpu\|model_CPU_cpu:cpu\|model_CPU_cpu_ic_data_module:model_CPU_cpu_ic_data\|altsyncram:the_altsyncram\"" {  } { { "db/ip/model/submodules/model_CPU_cpu.v" "the_altsyncram" { Text "/home/deremos/Documents/Master/embHard/quartus3/db/ip/model/submodules/model_CPU_cpu.v" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730220251785 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_cjd1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_cjd1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_cjd1 " "Found entity 1: altsyncram_cjd1" {  } { { "db/altsyncram_cjd1.tdf" "" { Text "/home/deremos/Documents/Master/embHard/quartus3/db/altsyncram_cjd1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730220251835 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730220251835 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_cjd1 model:inst\|model_CPU:cpu\|model_CPU_cpu:cpu\|model_CPU_cpu_ic_data_module:model_CPU_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_cjd1:auto_generated " "Elaborating entity \"altsyncram_cjd1\" for hierarchy \"model:inst\|model_CPU:cpu\|model_CPU_cpu:cpu\|model_CPU_cpu_ic_data_module:model_CPU_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_cjd1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/deremos/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730220251836 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "model_CPU_cpu_ic_tag_module model:inst\|model_CPU:cpu\|model_CPU_cpu:cpu\|model_CPU_cpu_ic_tag_module:model_CPU_cpu_ic_tag " "Elaborating entity \"model_CPU_cpu_ic_tag_module\" for hierarchy \"model:inst\|model_CPU:cpu\|model_CPU_cpu:cpu\|model_CPU_cpu_ic_tag_module:model_CPU_cpu_ic_tag\"" {  } { { "db/ip/model/submodules/model_CPU_cpu.v" "model_CPU_cpu_ic_tag" { Text "/home/deremos/Documents/Master/embHard/quartus3/db/ip/model/submodules/model_CPU_cpu.v" 7054 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730220251871 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram model:inst\|model_CPU:cpu\|model_CPU_cpu:cpu\|model_CPU_cpu_ic_tag_module:model_CPU_cpu_ic_tag\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"model:inst\|model_CPU:cpu\|model_CPU_cpu:cpu\|model_CPU_cpu_ic_tag_module:model_CPU_cpu_ic_tag\|altsyncram:the_altsyncram\"" {  } { { "db/ip/model/submodules/model_CPU_cpu.v" "the_altsyncram" { Text "/home/deremos/Documents/Master/embHard/quartus3/db/ip/model/submodules/model_CPU_cpu.v" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730220251879 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_7ad1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_7ad1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_7ad1 " "Found entity 1: altsyncram_7ad1" {  } { { "db/altsyncram_7ad1.tdf" "" { Text "/home/deremos/Documents/Master/embHard/quartus3/db/altsyncram_7ad1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730220251923 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730220251923 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_7ad1 model:inst\|model_CPU:cpu\|model_CPU_cpu:cpu\|model_CPU_cpu_ic_tag_module:model_CPU_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_7ad1:auto_generated " "Elaborating entity \"altsyncram_7ad1\" for hierarchy \"model:inst\|model_CPU:cpu\|model_CPU_cpu:cpu\|model_CPU_cpu_ic_tag_module:model_CPU_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_7ad1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/deremos/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730220251924 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "model_CPU_cpu_bht_module model:inst\|model_CPU:cpu\|model_CPU_cpu:cpu\|model_CPU_cpu_bht_module:model_CPU_cpu_bht " "Elaborating entity \"model_CPU_cpu_bht_module\" for hierarchy \"model:inst\|model_CPU:cpu\|model_CPU_cpu:cpu\|model_CPU_cpu_bht_module:model_CPU_cpu_bht\"" {  } { { "db/ip/model/submodules/model_CPU_cpu.v" "model_CPU_cpu_bht" { Text "/home/deremos/Documents/Master/embHard/quartus3/db/ip/model/submodules/model_CPU_cpu.v" 7252 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730220251958 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram model:inst\|model_CPU:cpu\|model_CPU_cpu:cpu\|model_CPU_cpu_bht_module:model_CPU_cpu_bht\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"model:inst\|model_CPU:cpu\|model_CPU_cpu:cpu\|model_CPU_cpu_bht_module:model_CPU_cpu_bht\|altsyncram:the_altsyncram\"" {  } { { "db/ip/model/submodules/model_CPU_cpu.v" "the_altsyncram" { Text "/home/deremos/Documents/Master/embHard/quartus3/db/ip/model/submodules/model_CPU_cpu.v" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730220251966 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_97d1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_97d1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_97d1 " "Found entity 1: altsyncram_97d1" {  } { { "db/altsyncram_97d1.tdf" "" { Text "/home/deremos/Documents/Master/embHard/quartus3/db/altsyncram_97d1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730220252006 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730220252006 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_97d1 model:inst\|model_CPU:cpu\|model_CPU_cpu:cpu\|model_CPU_cpu_bht_module:model_CPU_cpu_bht\|altsyncram:the_altsyncram\|altsyncram_97d1:auto_generated " "Elaborating entity \"altsyncram_97d1\" for hierarchy \"model:inst\|model_CPU:cpu\|model_CPU_cpu:cpu\|model_CPU_cpu_bht_module:model_CPU_cpu_bht\|altsyncram:the_altsyncram\|altsyncram_97d1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/deremos/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730220252007 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "model_CPU_cpu_register_bank_a_module model:inst\|model_CPU:cpu\|model_CPU_cpu:cpu\|model_CPU_cpu_register_bank_a_module:model_CPU_cpu_register_bank_a " "Elaborating entity \"model_CPU_cpu_register_bank_a_module\" for hierarchy \"model:inst\|model_CPU:cpu\|model_CPU_cpu:cpu\|model_CPU_cpu_register_bank_a_module:model_CPU_cpu_register_bank_a\"" {  } { { "db/ip/model/submodules/model_CPU_cpu.v" "model_CPU_cpu_register_bank_a" { Text "/home/deremos/Documents/Master/embHard/quartus3/db/ip/model/submodules/model_CPU_cpu.v" 8209 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730220252041 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram model:inst\|model_CPU:cpu\|model_CPU_cpu:cpu\|model_CPU_cpu_register_bank_a_module:model_CPU_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"model:inst\|model_CPU:cpu\|model_CPU_cpu:cpu\|model_CPU_cpu_register_bank_a_module:model_CPU_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "db/ip/model/submodules/model_CPU_cpu.v" "the_altsyncram" { Text "/home/deremos/Documents/Master/embHard/quartus3/db/ip/model/submodules/model_CPU_cpu.v" 264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730220252049 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_fic1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_fic1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_fic1 " "Found entity 1: altsyncram_fic1" {  } { { "db/altsyncram_fic1.tdf" "" { Text "/home/deremos/Documents/Master/embHard/quartus3/db/altsyncram_fic1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730220252094 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730220252094 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_fic1 model:inst\|model_CPU:cpu\|model_CPU_cpu:cpu\|model_CPU_cpu_register_bank_a_module:model_CPU_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_fic1:auto_generated " "Elaborating entity \"altsyncram_fic1\" for hierarchy \"model:inst\|model_CPU:cpu\|model_CPU_cpu:cpu\|model_CPU_cpu_register_bank_a_module:model_CPU_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_fic1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/deremos/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730220252095 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "model_CPU_cpu_register_bank_b_module model:inst\|model_CPU:cpu\|model_CPU_cpu:cpu\|model_CPU_cpu_register_bank_b_module:model_CPU_cpu_register_bank_b " "Elaborating entity \"model_CPU_cpu_register_bank_b_module\" for hierarchy \"model:inst\|model_CPU:cpu\|model_CPU_cpu:cpu\|model_CPU_cpu_register_bank_b_module:model_CPU_cpu_register_bank_b\"" {  } { { "db/ip/model/submodules/model_CPU_cpu.v" "model_CPU_cpu_register_bank_b" { Text "/home/deremos/Documents/Master/embHard/quartus3/db/ip/model/submodules/model_CPU_cpu.v" 8227 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730220252130 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "model_CPU_cpu_mult_cell model:inst\|model_CPU:cpu\|model_CPU_cpu:cpu\|model_CPU_cpu_mult_cell:the_model_CPU_cpu_mult_cell " "Elaborating entity \"model_CPU_cpu_mult_cell\" for hierarchy \"model:inst\|model_CPU:cpu\|model_CPU_cpu:cpu\|model_CPU_cpu_mult_cell:the_model_CPU_cpu_mult_cell\"" {  } { { "db/ip/model/submodules/model_CPU_cpu.v" "the_model_CPU_cpu_mult_cell" { Text "/home/deremos/Documents/Master/embHard/quartus3/db/ip/model/submodules/model_CPU_cpu.v" 8812 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730220252142 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add model:inst\|model_CPU:cpu\|model_CPU_cpu:cpu\|model_CPU_cpu_mult_cell:the_model_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1 " "Elaborating entity \"altera_mult_add\" for hierarchy \"model:inst\|model_CPU:cpu\|model_CPU_cpu:cpu\|model_CPU_cpu_mult_cell:the_model_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\"" {  } { { "db/ip/model/submodules/model_CPU_cpu_mult_cell.v" "the_altmult_add_p1" { Text "/home/deremos/Documents/Master/embHard/quartus3/db/ip/model/submodules/model_CPU_cpu_mult_cell.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730220252157 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altera_mult_add_vkp2.v 1 1 " "Found 1 design units, including 1 entities, in source file db/altera_mult_add_vkp2.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mult_add_vkp2 " "Found entity 1: altera_mult_add_vkp2" {  } { { "db/altera_mult_add_vkp2.v" "" { Text "/home/deremos/Documents/Master/embHard/quartus3/db/altera_mult_add_vkp2.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730220252202 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730220252202 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_vkp2 model:inst\|model_CPU:cpu\|model_CPU_cpu:cpu\|model_CPU_cpu_mult_cell:the_model_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated " "Elaborating entity \"altera_mult_add_vkp2\" for hierarchy \"model:inst\|model_CPU:cpu\|model_CPU_cpu:cpu\|model_CPU_cpu_mult_cell:the_model_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\"" {  } { { "altera_mult_add.tdf" "auto_generated" { Text "/home/deremos/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altera_mult_add.tdf" 454 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730220252204 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_rtl model:inst\|model_CPU:cpu\|model_CPU_cpu:cpu\|model_CPU_cpu_mult_cell:the_model_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborating entity \"altera_mult_add_rtl\" for hierarchy \"model:inst\|model_CPU:cpu\|model_CPU_cpu:cpu\|model_CPU_cpu_mult_cell:the_model_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "db/altera_mult_add_vkp2.v" "altera_mult_add_rtl1" { Text "/home/deremos/Documents/Master/embHard/quartus3/db/altera_mult_add_vkp2.v" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730220252238 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function model:inst\|model_CPU:cpu\|model_CPU_cpu:cpu\|model_CPU_cpu_mult_cell:the_model_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block " "Elaborating entity \"ama_register_function\" for hierarchy \"model:inst\|model_CPU:cpu\|model_CPU_cpu:cpu\|model_CPU_cpu_mult_cell:the_model_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block\"" {  } { { "altera_mult_add_rtl.v" "signa_reg_block" { Text "/home/deremos/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 907 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730220252245 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_data_split_reg_ext_function model:inst\|model_CPU:cpu\|model_CPU_cpu:cpu\|model_CPU_cpu_mult_cell:the_model_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split " "Elaborating entity \"ama_data_split_reg_ext_function\" for hierarchy \"model:inst\|model_CPU:cpu\|model_CPU_cpu:cpu\|model_CPU_cpu_mult_cell:the_model_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\"" {  } { { "altera_mult_add_rtl.v" "dataa_split" { Text "/home/deremos/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1023 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730220252251 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function model:inst\|model_CPU:cpu\|model_CPU_cpu:cpu\|model_CPU_cpu_mult_cell:the_model_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"model:inst\|model_CPU:cpu\|model_CPU_cpu:cpu\|model_CPU_cpu_mult_cell:the_model_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "data_register_block_0" { Text "/home/deremos/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1989 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730220252254 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_dynamic_signed_function model:inst\|model_CPU:cpu\|model_CPU_cpu:cpu\|model_CPU_cpu_mult_cell:the_model_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_dynamic_signed_function:data0_signed_extension_block " "Elaborating entity \"ama_dynamic_signed_function\" for hierarchy \"model:inst\|model_CPU:cpu\|model_CPU_cpu:cpu\|model_CPU_cpu_mult_cell:the_model_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_dynamic_signed_function:data0_signed_extension_block\"" {  } { { "altera_mult_add_rtl.v" "data0_signed_extension_block" { Text "/home/deremos/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730220252265 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_data_split_reg_ext_function model:inst\|model_CPU:cpu\|model_CPU_cpu:cpu\|model_CPU_cpu_mult_cell:the_model_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split " "Elaborating entity \"ama_data_split_reg_ext_function\" for hierarchy \"model:inst\|model_CPU:cpu\|model_CPU_cpu:cpu\|model_CPU_cpu_mult_cell:the_model_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\"" {  } { { "altera_mult_add_rtl.v" "datac_split" { Text "/home/deremos/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730220252297 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function model:inst\|model_CPU:cpu\|model_CPU_cpu:cpu\|model_CPU_cpu_mult_cell:the_model_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_function:data_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"model:inst\|model_CPU:cpu\|model_CPU_cpu:cpu\|model_CPU_cpu_mult_cell:the_model_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_function:data_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "data_register_block_0" { Text "/home/deremos/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1989 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730220252301 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_dynamic_signed_function model:inst\|model_CPU:cpu\|model_CPU_cpu:cpu\|model_CPU_cpu_mult_cell:the_model_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_dynamic_signed_function:data0_signed_extension_block " "Elaborating entity \"ama_dynamic_signed_function\" for hierarchy \"model:inst\|model_CPU:cpu\|model_CPU_cpu:cpu\|model_CPU_cpu_mult_cell:the_model_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_dynamic_signed_function:data0_signed_extension_block\"" {  } { { "altera_mult_add_rtl.v" "data0_signed_extension_block" { Text "/home/deremos/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730220252312 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_preadder_function model:inst\|model_CPU:cpu\|model_CPU_cpu:cpu\|model_CPU_cpu_mult_cell:the_model_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block " "Elaborating entity \"ama_preadder_function\" for hierarchy \"model:inst\|model_CPU:cpu\|model_CPU_cpu:cpu\|model_CPU_cpu_mult_cell:the_model_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\"" {  } { { "altera_mult_add_rtl.v" "preadder_block" { Text "/home/deremos/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730220252322 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_adder_function model:inst\|model_CPU:cpu\|model_CPU_cpu:cpu\|model_CPU_cpu_mult_cell:the_model_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0 " "Elaborating entity \"ama_adder_function\" for hierarchy \"model:inst\|model_CPU:cpu\|model_CPU_cpu:cpu\|model_CPU_cpu_mult_cell:the_model_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\"" {  } { { "altera_mult_add_rtl.v" "preadder_adder_0" { Text "/home/deremos/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730220252326 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function model:inst\|model_CPU:cpu\|model_CPU_cpu:cpu\|model_CPU_cpu_mult_cell:the_model_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"model:inst\|model_CPU:cpu\|model_CPU_cpu:cpu\|model_CPU_cpu_mult_cell:the_model_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "first_adder_ext_block_0" { Text "/home/deremos/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2705 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730220252330 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function model:inst\|model_CPU:cpu\|model_CPU_cpu:cpu\|model_CPU_cpu_mult_cell:the_model_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"model:inst\|model_CPU:cpu\|model_CPU_cpu:cpu\|model_CPU_cpu_mult_cell:the_model_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "second_adder_ext_block_0" { Text "/home/deremos/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2738 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730220252342 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_multiplier_function model:inst\|model_CPU:cpu\|model_CPU_cpu:cpu\|model_CPU_cpu_mult_cell:the_model_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block " "Elaborating entity \"ama_multiplier_function\" for hierarchy \"model:inst\|model_CPU:cpu\|model_CPU_cpu:cpu\|model_CPU_cpu_mult_cell:the_model_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\"" {  } { { "altera_mult_add_rtl.v" "multiplier_block" { Text "/home/deremos/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1309 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730220252426 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function model:inst\|model_CPU:cpu\|model_CPU_cpu:cpu\|model_CPU_cpu_mult_cell:the_model_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"model:inst\|model_CPU:cpu\|model_CPU_cpu:cpu\|model_CPU_cpu_mult_cell:the_model_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "multiplier_register_block_0" { Text "/home/deremos/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3060 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730220252453 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function model:inst\|model_CPU:cpu\|model_CPU_cpu:cpu\|model_CPU_cpu_mult_cell:the_model_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1 " "Elaborating entity \"ama_register_function\" for hierarchy \"model:inst\|model_CPU:cpu\|model_CPU_cpu:cpu\|model_CPU_cpu_mult_cell:the_model_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1\"" {  } { { "altera_mult_add_rtl.v" "multiplier_register_block_1" { Text "/home/deremos/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3074 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730220252457 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_adder_function model:inst\|model_CPU:cpu\|model_CPU_cpu:cpu\|model_CPU_cpu_mult_cell:the_model_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block " "Elaborating entity \"ama_adder_function\" for hierarchy \"model:inst\|model_CPU:cpu\|model_CPU_cpu:cpu\|model_CPU_cpu_mult_cell:the_model_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\"" {  } { { "altera_mult_add_rtl.v" "final_adder_block" { Text "/home/deremos/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1350 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730220252474 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function model:inst\|model_CPU:cpu\|model_CPU_cpu:cpu\|model_CPU_cpu_mult_cell:the_model_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"model:inst\|model_CPU:cpu\|model_CPU_cpu:cpu\|model_CPU_cpu_mult_cell:the_model_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "first_adder_ext_block_0" { Text "/home/deremos/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2705 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730220252479 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function model:inst\|model_CPU:cpu\|model_CPU_cpu:cpu\|model_CPU_cpu_mult_cell:the_model_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"model:inst\|model_CPU:cpu\|model_CPU_cpu:cpu\|model_CPU_cpu_mult_cell:the_model_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "second_adder_ext_block_0" { Text "/home/deremos/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2738 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730220252489 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function model:inst\|model_CPU:cpu\|model_CPU_cpu:cpu\|model_CPU_cpu_mult_cell:the_model_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block " "Elaborating entity \"ama_register_function\" for hierarchy \"model:inst\|model_CPU:cpu\|model_CPU_cpu:cpu\|model_CPU_cpu_mult_cell:the_model_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block\"" {  } { { "altera_mult_add_rtl.v" "output_reg_block" { Text "/home/deremos/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1490 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730220252500 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "model_CPU_cpu_dc_tag_module model:inst\|model_CPU:cpu\|model_CPU_cpu:cpu\|model_CPU_cpu_dc_tag_module:model_CPU_cpu_dc_tag " "Elaborating entity \"model_CPU_cpu_dc_tag_module\" for hierarchy \"model:inst\|model_CPU:cpu\|model_CPU_cpu:cpu\|model_CPU_cpu_dc_tag_module:model_CPU_cpu_dc_tag\"" {  } { { "db/ip/model/submodules/model_CPU_cpu.v" "model_CPU_cpu_dc_tag" { Text "/home/deremos/Documents/Master/embHard/quartus3/db/ip/model/submodules/model_CPU_cpu.v" 9234 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730220252993 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram model:inst\|model_CPU:cpu\|model_CPU_cpu:cpu\|model_CPU_cpu_dc_tag_module:model_CPU_cpu_dc_tag\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"model:inst\|model_CPU:cpu\|model_CPU_cpu:cpu\|model_CPU_cpu_dc_tag_module:model_CPU_cpu_dc_tag\|altsyncram:the_altsyncram\"" {  } { { "db/ip/model/submodules/model_CPU_cpu.v" "the_altsyncram" { Text "/home/deremos/Documents/Master/embHard/quartus3/db/ip/model/submodules/model_CPU_cpu.v" 396 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730220253002 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_1jc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_1jc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_1jc1 " "Found entity 1: altsyncram_1jc1" {  } { { "db/altsyncram_1jc1.tdf" "" { Text "/home/deremos/Documents/Master/embHard/quartus3/db/altsyncram_1jc1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730220253057 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730220253057 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_1jc1 model:inst\|model_CPU:cpu\|model_CPU_cpu:cpu\|model_CPU_cpu_dc_tag_module:model_CPU_cpu_dc_tag\|altsyncram:the_altsyncram\|altsyncram_1jc1:auto_generated " "Elaborating entity \"altsyncram_1jc1\" for hierarchy \"model:inst\|model_CPU:cpu\|model_CPU_cpu:cpu\|model_CPU_cpu_dc_tag_module:model_CPU_cpu_dc_tag\|altsyncram:the_altsyncram\|altsyncram_1jc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/deremos/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730220253058 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "model_CPU_cpu_dc_data_module model:inst\|model_CPU:cpu\|model_CPU_cpu:cpu\|model_CPU_cpu_dc_data_module:model_CPU_cpu_dc_data " "Elaborating entity \"model_CPU_cpu_dc_data_module\" for hierarchy \"model:inst\|model_CPU:cpu\|model_CPU_cpu:cpu\|model_CPU_cpu_dc_data_module:model_CPU_cpu_dc_data\"" {  } { { "db/ip/model/submodules/model_CPU_cpu.v" "model_CPU_cpu_dc_data" { Text "/home/deremos/Documents/Master/embHard/quartus3/db/ip/model/submodules/model_CPU_cpu.v" 9300 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730220253092 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram model:inst\|model_CPU:cpu\|model_CPU_cpu:cpu\|model_CPU_cpu_dc_data_module:model_CPU_cpu_dc_data\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"model:inst\|model_CPU:cpu\|model_CPU_cpu:cpu\|model_CPU_cpu_dc_data_module:model_CPU_cpu_dc_data\|altsyncram:the_altsyncram\"" {  } { { "db/ip/model/submodules/model_CPU_cpu.v" "the_altsyncram" { Text "/home/deremos/Documents/Master/embHard/quartus3/db/ip/model/submodules/model_CPU_cpu.v" 465 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730220253100 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_kdf1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_kdf1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_kdf1 " "Found entity 1: altsyncram_kdf1" {  } { { "db/altsyncram_kdf1.tdf" "" { Text "/home/deremos/Documents/Master/embHard/quartus3/db/altsyncram_kdf1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730220253147 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730220253147 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_kdf1 model:inst\|model_CPU:cpu\|model_CPU_cpu:cpu\|model_CPU_cpu_dc_data_module:model_CPU_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_kdf1:auto_generated " "Elaborating entity \"altsyncram_kdf1\" for hierarchy \"model:inst\|model_CPU:cpu\|model_CPU_cpu:cpu\|model_CPU_cpu_dc_data_module:model_CPU_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_kdf1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/deremos/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730220253148 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "model_CPU_cpu_dc_victim_module model:inst\|model_CPU:cpu\|model_CPU_cpu:cpu\|model_CPU_cpu_dc_victim_module:model_CPU_cpu_dc_victim " "Elaborating entity \"model_CPU_cpu_dc_victim_module\" for hierarchy \"model:inst\|model_CPU:cpu\|model_CPU_cpu:cpu\|model_CPU_cpu_dc_victim_module:model_CPU_cpu_dc_victim\"" {  } { { "db/ip/model/submodules/model_CPU_cpu.v" "model_CPU_cpu_dc_victim" { Text "/home/deremos/Documents/Master/embHard/quartus3/db/ip/model/submodules/model_CPU_cpu.v" 9412 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730220253184 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram model:inst\|model_CPU:cpu\|model_CPU_cpu:cpu\|model_CPU_cpu_dc_victim_module:model_CPU_cpu_dc_victim\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"model:inst\|model_CPU:cpu\|model_CPU_cpu:cpu\|model_CPU_cpu_dc_victim_module:model_CPU_cpu_dc_victim\|altsyncram:the_altsyncram\"" {  } { { "db/ip/model/submodules/model_CPU_cpu.v" "the_altsyncram" { Text "/home/deremos/Documents/Master/embHard/quartus3/db/ip/model/submodules/model_CPU_cpu.v" 534 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730220253192 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_r3d1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_r3d1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_r3d1 " "Found entity 1: altsyncram_r3d1" {  } { { "db/altsyncram_r3d1.tdf" "" { Text "/home/deremos/Documents/Master/embHard/quartus3/db/altsyncram_r3d1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730220253251 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730220253251 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_r3d1 model:inst\|model_CPU:cpu\|model_CPU_cpu:cpu\|model_CPU_cpu_dc_victim_module:model_CPU_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_r3d1:auto_generated " "Elaborating entity \"altsyncram_r3d1\" for hierarchy \"model:inst\|model_CPU:cpu\|model_CPU_cpu:cpu\|model_CPU_cpu_dc_victim_module:model_CPU_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_r3d1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/deremos/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730220253252 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "model_CPU_cpu_nios2_oci model:inst\|model_CPU:cpu\|model_CPU_cpu:cpu\|model_CPU_cpu_nios2_oci:the_model_CPU_cpu_nios2_oci " "Elaborating entity \"model_CPU_cpu_nios2_oci\" for hierarchy \"model:inst\|model_CPU:cpu\|model_CPU_cpu:cpu\|model_CPU_cpu_nios2_oci:the_model_CPU_cpu_nios2_oci\"" {  } { { "db/ip/model/submodules/model_CPU_cpu.v" "the_model_CPU_cpu_nios2_oci" { Text "/home/deremos/Documents/Master/embHard/quartus3/db/ip/model/submodules/model_CPU_cpu.v" 10217 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730220253286 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "model_CPU_cpu_nios2_oci_debug model:inst\|model_CPU:cpu\|model_CPU_cpu:cpu\|model_CPU_cpu_nios2_oci:the_model_CPU_cpu_nios2_oci\|model_CPU_cpu_nios2_oci_debug:the_model_CPU_cpu_nios2_oci_debug " "Elaborating entity \"model_CPU_cpu_nios2_oci_debug\" for hierarchy \"model:inst\|model_CPU:cpu\|model_CPU_cpu:cpu\|model_CPU_cpu_nios2_oci:the_model_CPU_cpu_nios2_oci\|model_CPU_cpu_nios2_oci_debug:the_model_CPU_cpu_nios2_oci_debug\"" {  } { { "db/ip/model/submodules/model_CPU_cpu.v" "the_model_CPU_cpu_nios2_oci_debug" { Text "/home/deremos/Documents/Master/embHard/quartus3/db/ip/model/submodules/model_CPU_cpu.v" 3098 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730220253323 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer model:inst\|model_CPU:cpu\|model_CPU_cpu:cpu\|model_CPU_cpu_nios2_oci:the_model_CPU_cpu_nios2_oci\|model_CPU_cpu_nios2_oci_debug:the_model_CPU_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"model:inst\|model_CPU:cpu\|model_CPU_cpu:cpu\|model_CPU_cpu_nios2_oci:the_model_CPU_cpu_nios2_oci\|model_CPU_cpu_nios2_oci_debug:the_model_CPU_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "db/ip/model/submodules/model_CPU_cpu.v" "the_altera_std_synchronizer" { Text "/home/deremos/Documents/Master/embHard/quartus3/db/ip/model/submodules/model_CPU_cpu.v" 632 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730220253332 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "model_CPU_cpu_nios2_oci_break model:inst\|model_CPU:cpu\|model_CPU_cpu:cpu\|model_CPU_cpu_nios2_oci:the_model_CPU_cpu_nios2_oci\|model_CPU_cpu_nios2_oci_break:the_model_CPU_cpu_nios2_oci_break " "Elaborating entity \"model_CPU_cpu_nios2_oci_break\" for hierarchy \"model:inst\|model_CPU:cpu\|model_CPU_cpu:cpu\|model_CPU_cpu_nios2_oci:the_model_CPU_cpu_nios2_oci\|model_CPU_cpu_nios2_oci_break:the_model_CPU_cpu_nios2_oci_break\"" {  } { { "db/ip/model/submodules/model_CPU_cpu.v" "the_model_CPU_cpu_nios2_oci_break" { Text "/home/deremos/Documents/Master/embHard/quartus3/db/ip/model/submodules/model_CPU_cpu.v" 3128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730220253365 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "model_CPU_cpu_nios2_oci_xbrk model:inst\|model_CPU:cpu\|model_CPU_cpu:cpu\|model_CPU_cpu_nios2_oci:the_model_CPU_cpu_nios2_oci\|model_CPU_cpu_nios2_oci_xbrk:the_model_CPU_cpu_nios2_oci_xbrk " "Elaborating entity \"model_CPU_cpu_nios2_oci_xbrk\" for hierarchy \"model:inst\|model_CPU:cpu\|model_CPU_cpu:cpu\|model_CPU_cpu_nios2_oci:the_model_CPU_cpu_nios2_oci\|model_CPU_cpu_nios2_oci_xbrk:the_model_CPU_cpu_nios2_oci_xbrk\"" {  } { { "db/ip/model/submodules/model_CPU_cpu.v" "the_model_CPU_cpu_nios2_oci_xbrk" { Text "/home/deremos/Documents/Master/embHard/quartus3/db/ip/model/submodules/model_CPU_cpu.v" 3151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730220253399 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "model_CPU_cpu_nios2_oci_dbrk model:inst\|model_CPU:cpu\|model_CPU_cpu:cpu\|model_CPU_cpu_nios2_oci:the_model_CPU_cpu_nios2_oci\|model_CPU_cpu_nios2_oci_dbrk:the_model_CPU_cpu_nios2_oci_dbrk " "Elaborating entity \"model_CPU_cpu_nios2_oci_dbrk\" for hierarchy \"model:inst\|model_CPU:cpu\|model_CPU_cpu:cpu\|model_CPU_cpu_nios2_oci:the_model_CPU_cpu_nios2_oci\|model_CPU_cpu_nios2_oci_dbrk:the_model_CPU_cpu_nios2_oci_dbrk\"" {  } { { "db/ip/model/submodules/model_CPU_cpu.v" "the_model_CPU_cpu_nios2_oci_dbrk" { Text "/home/deremos/Documents/Master/embHard/quartus3/db/ip/model/submodules/model_CPU_cpu.v" 3178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730220253433 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "model_CPU_cpu_nios2_oci_itrace model:inst\|model_CPU:cpu\|model_CPU_cpu:cpu\|model_CPU_cpu_nios2_oci:the_model_CPU_cpu_nios2_oci\|model_CPU_cpu_nios2_oci_itrace:the_model_CPU_cpu_nios2_oci_itrace " "Elaborating entity \"model_CPU_cpu_nios2_oci_itrace\" for hierarchy \"model:inst\|model_CPU:cpu\|model_CPU_cpu:cpu\|model_CPU_cpu_nios2_oci:the_model_CPU_cpu_nios2_oci\|model_CPU_cpu_nios2_oci_itrace:the_model_CPU_cpu_nios2_oci_itrace\"" {  } { { "db/ip/model/submodules/model_CPU_cpu.v" "the_model_CPU_cpu_nios2_oci_itrace" { Text "/home/deremos/Documents/Master/embHard/quartus3/db/ip/model/submodules/model_CPU_cpu.v" 3216 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730220253467 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "model_CPU_cpu_nios2_oci_dtrace model:inst\|model_CPU:cpu\|model_CPU_cpu:cpu\|model_CPU_cpu_nios2_oci:the_model_CPU_cpu_nios2_oci\|model_CPU_cpu_nios2_oci_dtrace:the_model_CPU_cpu_nios2_oci_dtrace " "Elaborating entity \"model_CPU_cpu_nios2_oci_dtrace\" for hierarchy \"model:inst\|model_CPU:cpu\|model_CPU_cpu:cpu\|model_CPU_cpu_nios2_oci:the_model_CPU_cpu_nios2_oci\|model_CPU_cpu_nios2_oci_dtrace:the_model_CPU_cpu_nios2_oci_dtrace\"" {  } { { "db/ip/model/submodules/model_CPU_cpu.v" "the_model_CPU_cpu_nios2_oci_dtrace" { Text "/home/deremos/Documents/Master/embHard/quartus3/db/ip/model/submodules/model_CPU_cpu.v" 3231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730220253502 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "model_CPU_cpu_nios2_oci_td_mode model:inst\|model_CPU:cpu\|model_CPU_cpu:cpu\|model_CPU_cpu_nios2_oci:the_model_CPU_cpu_nios2_oci\|model_CPU_cpu_nios2_oci_dtrace:the_model_CPU_cpu_nios2_oci_dtrace\|model_CPU_cpu_nios2_oci_td_mode:model_CPU_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"model_CPU_cpu_nios2_oci_td_mode\" for hierarchy \"model:inst\|model_CPU:cpu\|model_CPU_cpu:cpu\|model_CPU_cpu_nios2_oci:the_model_CPU_cpu_nios2_oci\|model_CPU_cpu_nios2_oci_dtrace:the_model_CPU_cpu_nios2_oci_dtrace\|model_CPU_cpu_nios2_oci_td_mode:model_CPU_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "db/ip/model/submodules/model_CPU_cpu.v" "model_CPU_cpu_nios2_oci_trc_ctrl_td_mode" { Text "/home/deremos/Documents/Master/embHard/quartus3/db/ip/model/submodules/model_CPU_cpu.v" 1752 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730220253536 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "model_CPU_cpu_nios2_oci_fifo model:inst\|model_CPU:cpu\|model_CPU_cpu:cpu\|model_CPU_cpu_nios2_oci:the_model_CPU_cpu_nios2_oci\|model_CPU_cpu_nios2_oci_fifo:the_model_CPU_cpu_nios2_oci_fifo " "Elaborating entity \"model_CPU_cpu_nios2_oci_fifo\" for hierarchy \"model:inst\|model_CPU:cpu\|model_CPU_cpu:cpu\|model_CPU_cpu_nios2_oci:the_model_CPU_cpu_nios2_oci\|model_CPU_cpu_nios2_oci_fifo:the_model_CPU_cpu_nios2_oci_fifo\"" {  } { { "db/ip/model/submodules/model_CPU_cpu.v" "the_model_CPU_cpu_nios2_oci_fifo" { Text "/home/deremos/Documents/Master/embHard/quartus3/db/ip/model/submodules/model_CPU_cpu.v" 3246 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730220253580 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "model_CPU_cpu_nios2_oci_compute_input_tm_cnt model:inst\|model_CPU:cpu\|model_CPU_cpu:cpu\|model_CPU_cpu_nios2_oci:the_model_CPU_cpu_nios2_oci\|model_CPU_cpu_nios2_oci_fifo:the_model_CPU_cpu_nios2_oci_fifo\|model_CPU_cpu_nios2_oci_compute_input_tm_cnt:the_model_CPU_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"model_CPU_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"model:inst\|model_CPU:cpu\|model_CPU_cpu:cpu\|model_CPU_cpu_nios2_oci:the_model_CPU_cpu_nios2_oci\|model_CPU_cpu_nios2_oci_fifo:the_model_CPU_cpu_nios2_oci_fifo\|model_CPU_cpu_nios2_oci_compute_input_tm_cnt:the_model_CPU_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "db/ip/model/submodules/model_CPU_cpu.v" "the_model_CPU_cpu_nios2_oci_compute_input_tm_cnt" { Text "/home/deremos/Documents/Master/embHard/quartus3/db/ip/model/submodules/model_CPU_cpu.v" 2065 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730220253617 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "model_CPU_cpu_nios2_oci_fifo_wrptr_inc model:inst\|model_CPU:cpu\|model_CPU_cpu:cpu\|model_CPU_cpu_nios2_oci:the_model_CPU_cpu_nios2_oci\|model_CPU_cpu_nios2_oci_fifo:the_model_CPU_cpu_nios2_oci_fifo\|model_CPU_cpu_nios2_oci_fifo_wrptr_inc:the_model_CPU_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"model_CPU_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"model:inst\|model_CPU:cpu\|model_CPU_cpu:cpu\|model_CPU_cpu_nios2_oci:the_model_CPU_cpu_nios2_oci\|model_CPU_cpu_nios2_oci_fifo:the_model_CPU_cpu_nios2_oci_fifo\|model_CPU_cpu_nios2_oci_fifo_wrptr_inc:the_model_CPU_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "db/ip/model/submodules/model_CPU_cpu.v" "the_model_CPU_cpu_nios2_oci_fifo_wrptr_inc" { Text "/home/deremos/Documents/Master/embHard/quartus3/db/ip/model/submodules/model_CPU_cpu.v" 2074 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730220253651 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "model_CPU_cpu_nios2_oci_fifo_cnt_inc model:inst\|model_CPU:cpu\|model_CPU_cpu:cpu\|model_CPU_cpu_nios2_oci:the_model_CPU_cpu_nios2_oci\|model_CPU_cpu_nios2_oci_fifo:the_model_CPU_cpu_nios2_oci_fifo\|model_CPU_cpu_nios2_oci_fifo_cnt_inc:the_model_CPU_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"model_CPU_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"model:inst\|model_CPU:cpu\|model_CPU_cpu:cpu\|model_CPU_cpu_nios2_oci:the_model_CPU_cpu_nios2_oci\|model_CPU_cpu_nios2_oci_fifo:the_model_CPU_cpu_nios2_oci_fifo\|model_CPU_cpu_nios2_oci_fifo_cnt_inc:the_model_CPU_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "db/ip/model/submodules/model_CPU_cpu.v" "the_model_CPU_cpu_nios2_oci_fifo_cnt_inc" { Text "/home/deremos/Documents/Master/embHard/quartus3/db/ip/model/submodules/model_CPU_cpu.v" 2083 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730220253685 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "model_CPU_cpu_nios2_oci_pib model:inst\|model_CPU:cpu\|model_CPU_cpu:cpu\|model_CPU_cpu_nios2_oci:the_model_CPU_cpu_nios2_oci\|model_CPU_cpu_nios2_oci_pib:the_model_CPU_cpu_nios2_oci_pib " "Elaborating entity \"model_CPU_cpu_nios2_oci_pib\" for hierarchy \"model:inst\|model_CPU:cpu\|model_CPU_cpu:cpu\|model_CPU_cpu_nios2_oci:the_model_CPU_cpu_nios2_oci\|model_CPU_cpu_nios2_oci_pib:the_model_CPU_cpu_nios2_oci_pib\"" {  } { { "db/ip/model/submodules/model_CPU_cpu.v" "the_model_CPU_cpu_nios2_oci_pib" { Text "/home/deremos/Documents/Master/embHard/quartus3/db/ip/model/submodules/model_CPU_cpu.v" 3251 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730220253719 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "model_CPU_cpu_nios2_oci_im model:inst\|model_CPU:cpu\|model_CPU_cpu:cpu\|model_CPU_cpu_nios2_oci:the_model_CPU_cpu_nios2_oci\|model_CPU_cpu_nios2_oci_im:the_model_CPU_cpu_nios2_oci_im " "Elaborating entity \"model_CPU_cpu_nios2_oci_im\" for hierarchy \"model:inst\|model_CPU:cpu\|model_CPU_cpu:cpu\|model_CPU_cpu_nios2_oci:the_model_CPU_cpu_nios2_oci\|model_CPU_cpu_nios2_oci_im:the_model_CPU_cpu_nios2_oci_im\"" {  } { { "db/ip/model/submodules/model_CPU_cpu.v" "the_model_CPU_cpu_nios2_oci_im" { Text "/home/deremos/Documents/Master/embHard/quartus3/db/ip/model/submodules/model_CPU_cpu.v" 3265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730220253752 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "model_CPU_cpu_nios2_avalon_reg model:inst\|model_CPU:cpu\|model_CPU_cpu:cpu\|model_CPU_cpu_nios2_oci:the_model_CPU_cpu_nios2_oci\|model_CPU_cpu_nios2_avalon_reg:the_model_CPU_cpu_nios2_avalon_reg " "Elaborating entity \"model_CPU_cpu_nios2_avalon_reg\" for hierarchy \"model:inst\|model_CPU:cpu\|model_CPU_cpu:cpu\|model_CPU_cpu_nios2_oci:the_model_CPU_cpu_nios2_oci\|model_CPU_cpu_nios2_avalon_reg:the_model_CPU_cpu_nios2_avalon_reg\"" {  } { { "db/ip/model/submodules/model_CPU_cpu.v" "the_model_CPU_cpu_nios2_avalon_reg" { Text "/home/deremos/Documents/Master/embHard/quartus3/db/ip/model/submodules/model_CPU_cpu.v" 3284 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730220253787 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "model_CPU_cpu_nios2_ocimem model:inst\|model_CPU:cpu\|model_CPU_cpu:cpu\|model_CPU_cpu_nios2_oci:the_model_CPU_cpu_nios2_oci\|model_CPU_cpu_nios2_ocimem:the_model_CPU_cpu_nios2_ocimem " "Elaborating entity \"model_CPU_cpu_nios2_ocimem\" for hierarchy \"model:inst\|model_CPU:cpu\|model_CPU_cpu:cpu\|model_CPU_cpu_nios2_oci:the_model_CPU_cpu_nios2_oci\|model_CPU_cpu_nios2_ocimem:the_model_CPU_cpu_nios2_ocimem\"" {  } { { "db/ip/model/submodules/model_CPU_cpu.v" "the_model_CPU_cpu_nios2_ocimem" { Text "/home/deremos/Documents/Master/embHard/quartus3/db/ip/model/submodules/model_CPU_cpu.v" 3304 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730220253822 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "model_CPU_cpu_ociram_sp_ram_module model:inst\|model_CPU:cpu\|model_CPU_cpu:cpu\|model_CPU_cpu_nios2_oci:the_model_CPU_cpu_nios2_oci\|model_CPU_cpu_nios2_ocimem:the_model_CPU_cpu_nios2_ocimem\|model_CPU_cpu_ociram_sp_ram_module:model_CPU_cpu_ociram_sp_ram " "Elaborating entity \"model_CPU_cpu_ociram_sp_ram_module\" for hierarchy \"model:inst\|model_CPU:cpu\|model_CPU_cpu:cpu\|model_CPU_cpu_nios2_oci:the_model_CPU_cpu_nios2_oci\|model_CPU_cpu_nios2_ocimem:the_model_CPU_cpu_nios2_ocimem\|model_CPU_cpu_ociram_sp_ram_module:model_CPU_cpu_ociram_sp_ram\"" {  } { { "db/ip/model/submodules/model_CPU_cpu.v" "model_CPU_cpu_ociram_sp_ram" { Text "/home/deremos/Documents/Master/embHard/quartus3/db/ip/model/submodules/model_CPU_cpu.v" 2851 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730220253857 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram model:inst\|model_CPU:cpu\|model_CPU_cpu:cpu\|model_CPU_cpu_nios2_oci:the_model_CPU_cpu_nios2_oci\|model_CPU_cpu_nios2_ocimem:the_model_CPU_cpu_nios2_ocimem\|model_CPU_cpu_ociram_sp_ram_module:model_CPU_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"model:inst\|model_CPU:cpu\|model_CPU_cpu:cpu\|model_CPU_cpu_nios2_oci:the_model_CPU_cpu_nios2_oci\|model_CPU_cpu_nios2_ocimem:the_model_CPU_cpu_nios2_ocimem\|model_CPU_cpu_ociram_sp_ram_module:model_CPU_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "db/ip/model/submodules/model_CPU_cpu.v" "the_altsyncram" { Text "/home/deremos/Documents/Master/embHard/quartus3/db/ip/model/submodules/model_CPU_cpu.v" 2675 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730220253865 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ac71.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ac71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ac71 " "Found entity 1: altsyncram_ac71" {  } { { "db/altsyncram_ac71.tdf" "" { Text "/home/deremos/Documents/Master/embHard/quartus3/db/altsyncram_ac71.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730220253911 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730220253911 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ac71 model:inst\|model_CPU:cpu\|model_CPU_cpu:cpu\|model_CPU_cpu_nios2_oci:the_model_CPU_cpu_nios2_oci\|model_CPU_cpu_nios2_ocimem:the_model_CPU_cpu_nios2_ocimem\|model_CPU_cpu_ociram_sp_ram_module:model_CPU_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_ac71:auto_generated " "Elaborating entity \"altsyncram_ac71\" for hierarchy \"model:inst\|model_CPU:cpu\|model_CPU_cpu:cpu\|model_CPU_cpu_nios2_oci:the_model_CPU_cpu_nios2_oci\|model_CPU_cpu_nios2_ocimem:the_model_CPU_cpu_nios2_ocimem\|model_CPU_cpu_ociram_sp_ram_module:model_CPU_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_ac71:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/deremos/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730220253912 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "model_CPU_cpu_debug_slave_wrapper model:inst\|model_CPU:cpu\|model_CPU_cpu:cpu\|model_CPU_cpu_nios2_oci:the_model_CPU_cpu_nios2_oci\|model_CPU_cpu_debug_slave_wrapper:the_model_CPU_cpu_debug_slave_wrapper " "Elaborating entity \"model_CPU_cpu_debug_slave_wrapper\" for hierarchy \"model:inst\|model_CPU:cpu\|model_CPU_cpu:cpu\|model_CPU_cpu_nios2_oci:the_model_CPU_cpu_nios2_oci\|model_CPU_cpu_debug_slave_wrapper:the_model_CPU_cpu_debug_slave_wrapper\"" {  } { { "db/ip/model/submodules/model_CPU_cpu.v" "the_model_CPU_cpu_debug_slave_wrapper" { Text "/home/deremos/Documents/Master/embHard/quartus3/db/ip/model/submodules/model_CPU_cpu.v" 3406 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730220253916 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "model_CPU_cpu_debug_slave_tck model:inst\|model_CPU:cpu\|model_CPU_cpu:cpu\|model_CPU_cpu_nios2_oci:the_model_CPU_cpu_nios2_oci\|model_CPU_cpu_debug_slave_wrapper:the_model_CPU_cpu_debug_slave_wrapper\|model_CPU_cpu_debug_slave_tck:the_model_CPU_cpu_debug_slave_tck " "Elaborating entity \"model_CPU_cpu_debug_slave_tck\" for hierarchy \"model:inst\|model_CPU:cpu\|model_CPU_cpu:cpu\|model_CPU_cpu_nios2_oci:the_model_CPU_cpu_nios2_oci\|model_CPU_cpu_debug_slave_wrapper:the_model_CPU_cpu_debug_slave_wrapper\|model_CPU_cpu_debug_slave_tck:the_model_CPU_cpu_debug_slave_tck\"" {  } { { "db/ip/model/submodules/model_CPU_cpu_debug_slave_wrapper.v" "the_model_CPU_cpu_debug_slave_tck" { Text "/home/deremos/Documents/Master/embHard/quartus3/db/ip/model/submodules/model_CPU_cpu_debug_slave_wrapper.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730220253919 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "model_CPU_cpu_debug_slave_sysclk model:inst\|model_CPU:cpu\|model_CPU_cpu:cpu\|model_CPU_cpu_nios2_oci:the_model_CPU_cpu_nios2_oci\|model_CPU_cpu_debug_slave_wrapper:the_model_CPU_cpu_debug_slave_wrapper\|model_CPU_cpu_debug_slave_sysclk:the_model_CPU_cpu_debug_slave_sysclk " "Elaborating entity \"model_CPU_cpu_debug_slave_sysclk\" for hierarchy \"model:inst\|model_CPU:cpu\|model_CPU_cpu:cpu\|model_CPU_cpu_nios2_oci:the_model_CPU_cpu_nios2_oci\|model_CPU_cpu_debug_slave_wrapper:the_model_CPU_cpu_debug_slave_wrapper\|model_CPU_cpu_debug_slave_sysclk:the_model_CPU_cpu_debug_slave_sysclk\"" {  } { { "db/ip/model/submodules/model_CPU_cpu_debug_slave_wrapper.v" "the_model_CPU_cpu_debug_slave_sysclk" { Text "/home/deremos/Documents/Master/embHard/quartus3/db/ip/model/submodules/model_CPU_cpu_debug_slave_wrapper.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730220253926 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic model:inst\|model_CPU:cpu\|model_CPU_cpu:cpu\|model_CPU_cpu_nios2_oci:the_model_CPU_cpu_nios2_oci\|model_CPU_cpu_debug_slave_wrapper:the_model_CPU_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:model_CPU_cpu_debug_slave_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"model:inst\|model_CPU:cpu\|model_CPU_cpu:cpu\|model_CPU_cpu_nios2_oci:the_model_CPU_cpu_nios2_oci\|model_CPU_cpu_debug_slave_wrapper:the_model_CPU_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:model_CPU_cpu_debug_slave_phy\"" {  } { { "db/ip/model/submodules/model_CPU_cpu_debug_slave_wrapper.v" "model_CPU_cpu_debug_slave_phy" { Text "/home/deremos/Documents/Master/embHard/quartus3/db/ip/model/submodules/model_CPU_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730220253939 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl model:inst\|model_CPU:cpu\|model_CPU_cpu:cpu\|model_CPU_cpu_nios2_oci:the_model_CPU_cpu_nios2_oci\|model_CPU_cpu_debug_slave_wrapper:the_model_CPU_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:model_CPU_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"model:inst\|model_CPU:cpu\|model_CPU_cpu:cpu\|model_CPU_cpu_nios2_oci:the_model_CPU_cpu_nios2_oci\|model_CPU_cpu_debug_slave_wrapper:the_model_CPU_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:model_CPU_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "/home/deremos/intelFPGA_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730220253941 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter model:inst\|model_CPU:cpu\|model_CPU_cpu:cpu\|model_CPU_cpu_nios2_oci:the_model_CPU_cpu_nios2_oci\|model_CPU_cpu_debug_slave_wrapper:the_model_CPU_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:model_CPU_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"model:inst\|model_CPU:cpu\|model_CPU_cpu:cpu\|model_CPU_cpu_nios2_oci:the_model_CPU_cpu_nios2_oci\|model_CPU_cpu_debug_slave_wrapper:the_model_CPU_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:model_CPU_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "/home/deremos/intelFPGA_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 414 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730220254035 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl model:inst\|model_CPU:cpu\|model_CPU_cpu:cpu\|model_CPU_cpu_nios2_oci:the_model_CPU_cpu_nios2_oci\|model_CPU_cpu_debug_slave_wrapper:the_model_CPU_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:model_CPU_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"model:inst\|model_CPU:cpu\|model_CPU_cpu:cpu\|model_CPU_cpu_nios2_oci:the_model_CPU_cpu_nios2_oci\|model_CPU_cpu_debug_slave_wrapper:the_model_CPU_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:model_CPU_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "/home/deremos/intelFPGA_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730220254150 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DMA_LCD_ctrl model:inst\|DMA_LCD_ctrl:lcd_dma_ctrl_0 " "Elaborating entity \"DMA_LCD_ctrl\" for hierarchy \"model:inst\|DMA_LCD_ctrl:lcd_dma_ctrl_0\"" {  } { { "db/ip/model/model.v" "lcd_dma_ctrl_0" { Text "/home/deremos/Documents/Master/embHard/quartus3/db/ip/model/model.v" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730220254185 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "LCD_D_C_n_s DMA_LCD_ctrl.vhd(141) " "Can't resolve multiple constant drivers for net \"LCD_D_C_n_s\" at DMA_LCD_ctrl.vhd(141)" {  } { { "db/ip/model/submodules/DMA_LCD_ctrl.vhd" "" { Text "/home/deremos/Documents/Master/embHard/quartus3/db/ip/model/submodules/DMA_LCD_ctrl.vhd" 141 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730220254206 ""}
{ "Error" "EVRFX_VDB_NET_ANOTHER_DRIVER" "DMA_LCD_ctrl.vhd(85) " "Constant driver at DMA_LCD_ctrl.vhd(85)" {  } { { "db/ip/model/submodules/DMA_LCD_ctrl.vhd" "" { Text "/home/deremos/Documents/Master/embHard/quartus3/db/ip/model/submodules/DMA_LCD_ctrl.vhd" 85 0 0 } }  } 0 10029 "Constant driver at %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730220254206 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "control_reg_s\[31\] DMA_LCD_ctrl.vhd(141) " "Can't resolve multiple constant drivers for net \"control_reg_s\[31\]\" at DMA_LCD_ctrl.vhd(141)" {  } { { "db/ip/model/submodules/DMA_LCD_ctrl.vhd" "" { Text "/home/deremos/Documents/Master/embHard/quartus3/db/ip/model/submodules/DMA_LCD_ctrl.vhd" 141 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730220254206 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "control_reg_s\[30\] DMA_LCD_ctrl.vhd(141) " "Can't resolve multiple constant drivers for net \"control_reg_s\[30\]\" at DMA_LCD_ctrl.vhd(141)" {  } { { "db/ip/model/submodules/DMA_LCD_ctrl.vhd" "" { Text "/home/deremos/Documents/Master/embHard/quartus3/db/ip/model/submodules/DMA_LCD_ctrl.vhd" 141 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730220254206 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "control_reg_s\[29\] DMA_LCD_ctrl.vhd(141) " "Can't resolve multiple constant drivers for net \"control_reg_s\[29\]\" at DMA_LCD_ctrl.vhd(141)" {  } { { "db/ip/model/submodules/DMA_LCD_ctrl.vhd" "" { Text "/home/deremos/Documents/Master/embHard/quartus3/db/ip/model/submodules/DMA_LCD_ctrl.vhd" 141 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730220254206 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "control_reg_s\[28\] DMA_LCD_ctrl.vhd(141) " "Can't resolve multiple constant drivers for net \"control_reg_s\[28\]\" at DMA_LCD_ctrl.vhd(141)" {  } { { "db/ip/model/submodules/DMA_LCD_ctrl.vhd" "" { Text "/home/deremos/Documents/Master/embHard/quartus3/db/ip/model/submodules/DMA_LCD_ctrl.vhd" 141 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730220254206 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "control_reg_s\[27\] DMA_LCD_ctrl.vhd(141) " "Can't resolve multiple constant drivers for net \"control_reg_s\[27\]\" at DMA_LCD_ctrl.vhd(141)" {  } { { "db/ip/model/submodules/DMA_LCD_ctrl.vhd" "" { Text "/home/deremos/Documents/Master/embHard/quartus3/db/ip/model/submodules/DMA_LCD_ctrl.vhd" 141 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730220254206 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "control_reg_s\[26\] DMA_LCD_ctrl.vhd(141) " "Can't resolve multiple constant drivers for net \"control_reg_s\[26\]\" at DMA_LCD_ctrl.vhd(141)" {  } { { "db/ip/model/submodules/DMA_LCD_ctrl.vhd" "" { Text "/home/deremos/Documents/Master/embHard/quartus3/db/ip/model/submodules/DMA_LCD_ctrl.vhd" 141 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730220254206 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "control_reg_s\[25\] DMA_LCD_ctrl.vhd(141) " "Can't resolve multiple constant drivers for net \"control_reg_s\[25\]\" at DMA_LCD_ctrl.vhd(141)" {  } { { "db/ip/model/submodules/DMA_LCD_ctrl.vhd" "" { Text "/home/deremos/Documents/Master/embHard/quartus3/db/ip/model/submodules/DMA_LCD_ctrl.vhd" 141 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730220254206 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "control_reg_s\[24\] DMA_LCD_ctrl.vhd(141) " "Can't resolve multiple constant drivers for net \"control_reg_s\[24\]\" at DMA_LCD_ctrl.vhd(141)" {  } { { "db/ip/model/submodules/DMA_LCD_ctrl.vhd" "" { Text "/home/deremos/Documents/Master/embHard/quartus3/db/ip/model/submodules/DMA_LCD_ctrl.vhd" 141 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730220254206 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "control_reg_s\[23\] DMA_LCD_ctrl.vhd(141) " "Can't resolve multiple constant drivers for net \"control_reg_s\[23\]\" at DMA_LCD_ctrl.vhd(141)" {  } { { "db/ip/model/submodules/DMA_LCD_ctrl.vhd" "" { Text "/home/deremos/Documents/Master/embHard/quartus3/db/ip/model/submodules/DMA_LCD_ctrl.vhd" 141 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730220254206 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "control_reg_s\[22\] DMA_LCD_ctrl.vhd(141) " "Can't resolve multiple constant drivers for net \"control_reg_s\[22\]\" at DMA_LCD_ctrl.vhd(141)" {  } { { "db/ip/model/submodules/DMA_LCD_ctrl.vhd" "" { Text "/home/deremos/Documents/Master/embHard/quartus3/db/ip/model/submodules/DMA_LCD_ctrl.vhd" 141 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730220254206 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "control_reg_s\[21\] DMA_LCD_ctrl.vhd(141) " "Can't resolve multiple constant drivers for net \"control_reg_s\[21\]\" at DMA_LCD_ctrl.vhd(141)" {  } { { "db/ip/model/submodules/DMA_LCD_ctrl.vhd" "" { Text "/home/deremos/Documents/Master/embHard/quartus3/db/ip/model/submodules/DMA_LCD_ctrl.vhd" 141 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730220254206 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "control_reg_s\[20\] DMA_LCD_ctrl.vhd(141) " "Can't resolve multiple constant drivers for net \"control_reg_s\[20\]\" at DMA_LCD_ctrl.vhd(141)" {  } { { "db/ip/model/submodules/DMA_LCD_ctrl.vhd" "" { Text "/home/deremos/Documents/Master/embHard/quartus3/db/ip/model/submodules/DMA_LCD_ctrl.vhd" 141 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730220254206 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "control_reg_s\[19\] DMA_LCD_ctrl.vhd(141) " "Can't resolve multiple constant drivers for net \"control_reg_s\[19\]\" at DMA_LCD_ctrl.vhd(141)" {  } { { "db/ip/model/submodules/DMA_LCD_ctrl.vhd" "" { Text "/home/deremos/Documents/Master/embHard/quartus3/db/ip/model/submodules/DMA_LCD_ctrl.vhd" 141 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730220254206 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "control_reg_s\[18\] DMA_LCD_ctrl.vhd(141) " "Can't resolve multiple constant drivers for net \"control_reg_s\[18\]\" at DMA_LCD_ctrl.vhd(141)" {  } { { "db/ip/model/submodules/DMA_LCD_ctrl.vhd" "" { Text "/home/deremos/Documents/Master/embHard/quartus3/db/ip/model/submodules/DMA_LCD_ctrl.vhd" 141 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730220254206 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "control_reg_s\[17\] DMA_LCD_ctrl.vhd(141) " "Can't resolve multiple constant drivers for net \"control_reg_s\[17\]\" at DMA_LCD_ctrl.vhd(141)" {  } { { "db/ip/model/submodules/DMA_LCD_ctrl.vhd" "" { Text "/home/deremos/Documents/Master/embHard/quartus3/db/ip/model/submodules/DMA_LCD_ctrl.vhd" 141 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730220254206 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "control_reg_s\[16\] DMA_LCD_ctrl.vhd(141) " "Can't resolve multiple constant drivers for net \"control_reg_s\[16\]\" at DMA_LCD_ctrl.vhd(141)" {  } { { "db/ip/model/submodules/DMA_LCD_ctrl.vhd" "" { Text "/home/deremos/Documents/Master/embHard/quartus3/db/ip/model/submodules/DMA_LCD_ctrl.vhd" 141 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730220254206 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "control_reg_s\[15\] DMA_LCD_ctrl.vhd(141) " "Can't resolve multiple constant drivers for net \"control_reg_s\[15\]\" at DMA_LCD_ctrl.vhd(141)" {  } { { "db/ip/model/submodules/DMA_LCD_ctrl.vhd" "" { Text "/home/deremos/Documents/Master/embHard/quartus3/db/ip/model/submodules/DMA_LCD_ctrl.vhd" 141 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730220254206 ""}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "model:inst\|DMA_LCD_ctrl:lcd_dma_ctrl_0 " "Can't elaborate user hierarchy \"model:inst\|DMA_LCD_ctrl:lcd_dma_ctrl_0\"" {  } { { "db/ip/model/model.v" "lcd_dma_ctrl_0" { Text "/home/deremos/Documents/Master/embHard/quartus3/db/ip/model/model.v" 150 0 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730220254207 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/deremos/Documents/Master/embHard/quartus3/output_files/labo1.map.smsg " "Generated suppressed messages file /home/deremos/Documents/Master/embHard/quartus3/output_files/labo1.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730220254361 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 20 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 20 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "1039 " "Peak virtual memory: 1039 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1730220254885 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Oct 29 17:44:14 2024 " "Processing ended: Tue Oct 29 17:44:14 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1730220254885 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:39 " "Elapsed time: 00:00:39" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1730220254885 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:01:39 " "Total CPU time (on all processors): 00:01:39" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1730220254885 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1730220254885 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 22 s 1  " "Quartus Prime Full Compilation was unsuccessful. 22 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1730220255003 ""}
