(S (NP (PRP We)) (VP (VBD modified) (NP (DT a) (JJ MPI-friendly) (NN density) (JJ functional) (NN theory) (PRN (-LRB- -LRB-) (NNP DFT) (-RRB- -RRB-)) (NN source) (NN code)) (PP (IN within) (NP (NP (JJ hybrid) (NN parallelization)) (PP (VBG including) (NP (NNP CUDA)))))) (. .))
(S (NP (PRP$ Our) (NN objective)) (VP (VBZ is) (S (VP (TO to) (VP (VB find) (PRT (RP out)) (SBAR (WHADVP (WRB how)) (S (NP (NP (JJ simple) (NNS conversions)) (PP (IN within) (NP (NP (DT the) (JJ hybrid) (NN parallelization)) (PP (IN with) (NP (JJ mid-range) (NNP GPUs)))))) (VP (NN affect) (NP (NP (NNP DFT) (NN code)) (ADJP (RB not) (RB originally) (JJ suitable) (PP (TO to) (NP (NNP CUDA)))))))))))) (. .))
(S (NP (PRP We)) (VP (VBD settled) (NP (NP (JJ several) (NNS rules)) (PP (IN of) (NP (JJ hybrid) (NN parallelization))) (PP (IN for) (NP (JJ numerical-atomic-orbital) (PRN (-LRB- -LRB-) (NNP NAO) (-RRB- -RRB-)) (NNP DFT) (NNS codes))))) (. .))
(S (NP (DT The) (NN test)) (VP (VBD was) (VP (VBN performed) (PP (IN on) (NP (NP (DT a) (JJ magnetite) (NN material) (NN system)) (PP (IN with) (NP (NNP OpenMX) (NN code))))) (PP (IN by) (S (VP (VBG utilizing) (NP (NP (DT a) (NN hardware) (NN system)) (VP (VBG containing) (NP (NP (CD 2) (NNP Xeon) (NNP E5606) (NNP CPUs)) (CC and) (NP (CD 2) (NNP Quadro) (CD 4000) (NNP GPUs)))))))))) (. .))
(S (NP (JJ 3-way) (JJ hybrid) (NNS routines)) (VP (VBD obtained) (NP (NP (DT a) (NN speedup)) (PP (IN of) (NP (CD 7.55)))) (SBAR (IN while) (S (NP (JJ 2-way) (JJ hybrid)) (VP (NN speedup) (PP (IN by) (NP (CD 10.94))))))) (. .))
(S (NP (NP (NNP GPUs)) (PP (IN with) (NP (NNP CUDA)))) (VP (VP (VBD complement) (NP (NP (DT the) (NN efficiency)) (PP (IN of) (NP (NNP OpenMP))))) (CC and) (VP (VB compensate) (NP (NP (NP (NNP CPUs) (POS â€º)) (JJ excessive) (NN competition)) (PP (IN within) (NP (NNP MPI)))))) (. .))
