INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/brian/Documents/SchoolPapers/Repositories/CPE 333/CPE-333-Comp.-Arch-/Lab2/cache_proj/cache_proj.srcs/sources_1/imports/lab2_v3/cache/array.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module array
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/brian/Documents/SchoolPapers/Repositories/CPE 333/CPE-333-Comp.-Arch-/Lab2/cache_proj/cache_proj.srcs/sources_1/imports/lab2_v3/cache/cache.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cache
ERROR: [VRFC 10-2989] 'mem_wdata' is not declared [C:/Users/brian/Documents/SchoolPapers/Repositories/CPE 333/CPE-333-Comp.-Arch-/Lab2/cache_proj/cache_proj.srcs/sources_1/imports/lab2_v3/cache/cache.sv:52]
ERROR: [VRFC 10-2989] 'mem_rdata256' is not declared [C:/Users/brian/Documents/SchoolPapers/Repositories/CPE 333/CPE-333-Comp.-Arch-/Lab2/cache_proj/cache_proj.srcs/sources_1/imports/lab2_v3/cache/cache.sv:53]
ERROR: [VRFC 10-2989] 'mem_byte_enable' is not declared [C:/Users/brian/Documents/SchoolPapers/Repositories/CPE 333/CPE-333-Comp.-Arch-/Lab2/cache_proj/cache_proj.srcs/sources_1/imports/lab2_v3/cache/cache.sv:54]
ERROR: [VRFC 10-8530] module 'cache' is ignored due to previous errors [C:/Users/brian/Documents/SchoolPapers/Repositories/CPE 333/CPE-333-Comp.-Arch-/Lab2/cache_proj/cache_proj.srcs/sources_1/imports/lab2_v3/cache/cache.sv:6]
