{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 19 06:23:23 2013 " "Info: Processing started: Thu Dec 19 06:23:23 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off Processor -c Processor " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Processor -c Processor" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "ALU:inst42\|varOutput\[5\] " "Warning: Node \"ALU:inst42\|varOutput\[5\]\" is a latch" {  } { { "ALU.vhd" "" { Text "C:/Users/Nathan/SomethingWitty/Processor/ALU.vhd" 28 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ALU:inst42\|varOutput\[4\] " "Warning: Node \"ALU:inst42\|varOutput\[4\]\" is a latch" {  } { { "ALU.vhd" "" { Text "C:/Users/Nathan/SomethingWitty/Processor/ALU.vhd" 28 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ALU:inst42\|varOutput\[3\] " "Warning: Node \"ALU:inst42\|varOutput\[3\]\" is a latch" {  } { { "ALU.vhd" "" { Text "C:/Users/Nathan/SomethingWitty/Processor/ALU.vhd" 28 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ALU:inst42\|varOutput\[2\] " "Warning: Node \"ALU:inst42\|varOutput\[2\]\" is a latch" {  } { { "ALU.vhd" "" { Text "C:/Users/Nathan/SomethingWitty/Processor/ALU.vhd" 28 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ALU:inst42\|varOutput\[7\] " "Warning: Node \"ALU:inst42\|varOutput\[7\]\" is a latch" {  } { { "ALU.vhd" "" { Text "C:/Users/Nathan/SomethingWitty/Processor/ALU.vhd" 28 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ALU:inst42\|varOutput\[6\] " "Warning: Node \"ALU:inst42\|varOutput\[6\]\" is a latch" {  } { { "ALU.vhd" "" { Text "C:/Users/Nathan/SomethingWitty/Processor/ALU.vhd" 28 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ALU:inst42\|varOutput\[0\] " "Warning: Node \"ALU:inst42\|varOutput\[0\]\" is a latch" {  } { { "ALU.vhd" "" { Text "C:/Users/Nathan/SomethingWitty/Processor/ALU.vhd" 28 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ALU:inst42\|varOutput\[1\] " "Warning: Node \"ALU:inst42\|varOutput\[1\]\" is a latch" {  } { { "ALU.vhd" "" { Text "C:/Users/Nathan/SomethingWitty/Processor/ALU.vhd" 28 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "Processor.bdf" "" { Schematic "C:/Users/Nathan/SomethingWitty/Processor/Processor.bdf" { { 240 -24 144 256 "clk" "" } } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "18 " "Warning: Found 18 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "Rom:inst3\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[0\]~mem_cell_ra0 " "Info: Detected gated clock \"Rom:inst3\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[0\]~mem_cell_ra0\" as buffer" {  } { { "altrom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altrom.tdf" 82 2 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Rom:inst3\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[0\]~mem_cell_ra0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Rom:inst3\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[1\]~mem_cell_ra0 " "Info: Detected gated clock \"Rom:inst3\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[1\]~mem_cell_ra0\" as buffer" {  } { { "altrom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altrom.tdf" 82 2 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Rom:inst3\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[1\]~mem_cell_ra0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Rom:inst3\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[2\]~mem_cell_ra0 " "Info: Detected gated clock \"Rom:inst3\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[2\]~mem_cell_ra0\" as buffer" {  } { { "altrom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altrom.tdf" 82 2 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Rom:inst3\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[2\]~mem_cell_ra0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Rom:inst3\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[12\]~mem_cell_ra0 " "Info: Detected gated clock \"Rom:inst3\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[12\]~mem_cell_ra0\" as buffer" {  } { { "altrom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altrom.tdf" 82 2 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Rom:inst3\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[12\]~mem_cell_ra0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Rom:inst3\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[13\]~mem_cell_ra0 " "Info: Detected gated clock \"Rom:inst3\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[13\]~mem_cell_ra0\" as buffer" {  } { { "altrom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altrom.tdf" 82 2 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Rom:inst3\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[13\]~mem_cell_ra0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Rom:inst3\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[14\]~mem_cell_ra0 " "Info: Detected gated clock \"Rom:inst3\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[14\]~mem_cell_ra0\" as buffer" {  } { { "altrom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altrom.tdf" 82 2 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Rom:inst3\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[14\]~mem_cell_ra0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ProgramCounter:inst1\|lpm_counter:tempPC_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[7\] " "Info: Detected ripple clock \"ProgramCounter:inst1\|lpm_counter:tempPC_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[7\]\" as buffer" {  } { { "alt_counter_f10ke.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ProgramCounter:inst1\|lpm_counter:tempPC_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[7\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ProgramCounter:inst1\|lpm_counter:tempPC_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[6\] " "Info: Detected ripple clock \"ProgramCounter:inst1\|lpm_counter:tempPC_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[6\]\" as buffer" {  } { { "alt_counter_f10ke.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ProgramCounter:inst1\|lpm_counter:tempPC_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[6\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ProgramCounter:inst1\|lpm_counter:tempPC_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[5\] " "Info: Detected ripple clock \"ProgramCounter:inst1\|lpm_counter:tempPC_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[5\]\" as buffer" {  } { { "alt_counter_f10ke.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ProgramCounter:inst1\|lpm_counter:tempPC_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[5\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ProgramCounter:inst1\|lpm_counter:tempPC_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[4\] " "Info: Detected ripple clock \"ProgramCounter:inst1\|lpm_counter:tempPC_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[4\]\" as buffer" {  } { { "alt_counter_f10ke.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ProgramCounter:inst1\|lpm_counter:tempPC_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[4\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ProgramCounter:inst1\|lpm_counter:tempPC_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[3\] " "Info: Detected ripple clock \"ProgramCounter:inst1\|lpm_counter:tempPC_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[3\]\" as buffer" {  } { { "alt_counter_f10ke.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ProgramCounter:inst1\|lpm_counter:tempPC_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ProgramCounter:inst1\|lpm_counter:tempPC_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[2\] " "Info: Detected ripple clock \"ProgramCounter:inst1\|lpm_counter:tempPC_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[2\]\" as buffer" {  } { { "alt_counter_f10ke.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ProgramCounter:inst1\|lpm_counter:tempPC_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ProgramCounter:inst1\|lpm_counter:tempPC_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[1\] " "Info: Detected ripple clock \"ProgramCounter:inst1\|lpm_counter:tempPC_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[1\]\" as buffer" {  } { { "alt_counter_f10ke.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ProgramCounter:inst1\|lpm_counter:tempPC_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ProgramCounter:inst1\|lpm_counter:tempPC_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[0\] " "Info: Detected ripple clock \"ProgramCounter:inst1\|lpm_counter:tempPC_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[0\]\" as buffer" {  } { { "alt_counter_f10ke.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ProgramCounter:inst1\|lpm_counter:tempPC_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Rom:inst3\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[15\]~mem_cell_ra0 " "Info: Detected gated clock \"Rom:inst3\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[15\]~mem_cell_ra0\" as buffer" {  } { { "altrom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altrom.tdf" 82 2 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Rom:inst3\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[15\]~mem_cell_ra0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ClockSplitter:inst\|clk1Temp " "Info: Detected ripple clock \"ClockSplitter:inst\|clk1Temp\" as buffer" {  } { { "ClockSplitter.vhd" "" { Text "C:/Users/Nathan/SomethingWitty/Processor/ClockSplitter.vhd" 16 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ClockSplitter:inst\|clk1Temp" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Clock1Hz:inst44\|clockTmp " "Info: Detected ripple clock \"Clock1Hz:inst44\|clockTmp\" as buffer" {  } { { "Clock1Hz.vhd" "" { Text "C:/Users/Nathan/SomethingWitty/Processor/Clock1Hz.vhd" 15 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Clock1Hz:inst44\|clockTmp" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ClockSplitter:inst\|clk2Temp " "Info: Detected ripple clock \"ClockSplitter:inst\|clk2Temp\" as buffer" {  } { { "ClockSplitter.vhd" "" { Text "C:/Users/Nathan/SomethingWitty/Processor/ClockSplitter.vhd" 16 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ClockSplitter:inst\|clk2Temp" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register ALU:inst42\|varOutput\[5\] register RegisterFile:inst4\|8dffe:inst3\|36 5.11 MHz 195.8 ns Internal " "Info: Clock \"clk\" has Internal fmax of 5.11 MHz between source register \"ALU:inst42\|varOutput\[5\]\" and destination register \"RegisterFile:inst4\|8dffe:inst3\|36\" (period= 195.8 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "31.500 ns + Longest register register " "Info: + Longest register to register delay is 31.500 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ALU:inst42\|varOutput\[5\] 1 REG LC5_A20 19 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC5_A20; Fanout = 19; REG Node = 'ALU:inst42\|varOutput\[5\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ALU:inst42|varOutput[5] } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/Nathan/SomethingWitty/Processor/ALU.vhd" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.500 ns) + CELL(2.700 ns) 3.200 ns ALU:inst42\|process_0~29 2 COMB LC4_A20 2 " "Info: 2: + IC(0.500 ns) + CELL(2.700 ns) = 3.200 ns; Loc. = LC4_A20; Fanout = 2; COMB Node = 'ALU:inst42\|process_0~29'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.200 ns" { ALU:inst42|varOutput[5] ALU:inst42|process_0~29 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.500 ns) + CELL(2.700 ns) 6.400 ns ALU:inst42\|zero~0 3 COMB LC2_A20 3 " "Info: 3: + IC(0.500 ns) + CELL(2.700 ns) = 6.400 ns; Loc. = LC2_A20; Fanout = 3; COMB Node = 'ALU:inst42\|zero~0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.200 ns" { ALU:inst42|process_0~29 ALU:inst42|zero~0 } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/Nathan/SomethingWitty/Processor/ALU.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.900 ns) + CELL(2.700 ns) 12.000 ns ALU:inst42\|zero 4 COMB LC8_A18 9 " "Info: 4: + IC(2.900 ns) + CELL(2.700 ns) = 12.000 ns; Loc. = LC8_A18; Fanout = 9; COMB Node = 'ALU:inst42\|zero'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.600 ns" { ALU:inst42|zero~0 ALU:inst42|zero } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/Nathan/SomethingWitty/Processor/ALU.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.900 ns) + CELL(1.700 ns) 16.600 ns RAMHelper:inst11\|helpedOutput\[0\]~26 5 COMB LC1_A19 1 " "Info: 5: + IC(2.900 ns) + CELL(1.700 ns) = 16.600 ns; Loc. = LC1_A19; Fanout = 1; COMB Node = 'RAMHelper:inst11\|helpedOutput\[0\]~26'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.600 ns" { ALU:inst42|zero RAMHelper:inst11|helpedOutput[0]~26 } "NODE_NAME" } } { "RAMHelper.vhd" "" { Text "C:/Users/Nathan/SomethingWitty/Processor/RAMHelper.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.000 ns) 18.600 ns RAMHelper:inst11\|helpedOutput\[0\]~15 6 COMB LC2_A19 2 " "Info: 6: + IC(0.000 ns) + CELL(2.000 ns) = 18.600 ns; Loc. = LC2_A19; Fanout = 2; COMB Node = 'RAMHelper:inst11\|helpedOutput\[0\]~15'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.000 ns" { RAMHelper:inst11|helpedOutput[0]~26 RAMHelper:inst11|helpedOutput[0]~15 } "NODE_NAME" } } { "RAMHelper.vhd" "" { Text "C:/Users/Nathan/SomethingWitty/Processor/RAMHelper.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.500 ns) + CELL(2.700 ns) 21.800 ns busmux:inst25\|lpm_mux:\$00000\|muxlut:\$00009\|result_node~2 7 COMB LC5_A19 1 " "Info: 7: + IC(0.500 ns) + CELL(2.700 ns) = 21.800 ns; Loc. = LC5_A19; Fanout = 1; COMB Node = 'busmux:inst25\|lpm_mux:\$00000\|muxlut:\$00009\|result_node~2'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.200 ns" { RAMHelper:inst11|helpedOutput[0]~15 busmux:inst25|lpm_mux:$00000|muxlut:$00009|result_node~2 } "NODE_NAME" } } { "muxlut.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/muxlut.tdf" 128 5 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.800 ns) + CELL(2.400 ns) 27.000 ns busmux:inst25\|lpm_mux:\$00000\|muxlut:\$00009\|result_node~3 8 COMB LC7_A22 8 " "Info: 8: + IC(2.800 ns) + CELL(2.400 ns) = 27.000 ns; Loc. = LC7_A22; Fanout = 8; COMB Node = 'busmux:inst25\|lpm_mux:\$00000\|muxlut:\$00009\|result_node~3'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.200 ns" { busmux:inst25|lpm_mux:$00000|muxlut:$00009|result_node~2 busmux:inst25|lpm_mux:$00000|muxlut:$00009|result_node~3 } "NODE_NAME" } } { "muxlut.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/muxlut.tdf" 128 5 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.800 ns) + CELL(1.700 ns) 31.500 ns RegisterFile:inst4\|8dffe:inst3\|36 9 REG LC7_A24 2 " "Info: 9: + IC(2.800 ns) + CELL(1.700 ns) = 31.500 ns; Loc. = LC7_A24; Fanout = 2; REG Node = 'RegisterFile:inst4\|8dffe:inst3\|36'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.500 ns" { busmux:inst25|lpm_mux:$00000|muxlut:$00009|result_node~3 RegisterFile:inst4|8dffe:inst3|36 } "NODE_NAME" } } { "8dffe.bdf" "" { Schematic "c:/altera/90sp2/quartus/libraries/others/maxplus2/8dffe.bdf" { { 1120 264 328 1200 "36" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "18.600 ns ( 59.05 % ) " "Info: Total cell delay = 18.600 ns ( 59.05 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "12.900 ns ( 40.95 % ) " "Info: Total interconnect delay = 12.900 ns ( 40.95 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "31.500 ns" { ALU:inst42|varOutput[5] ALU:inst42|process_0~29 ALU:inst42|zero~0 ALU:inst42|zero RAMHelper:inst11|helpedOutput[0]~26 RAMHelper:inst11|helpedOutput[0]~15 busmux:inst25|lpm_mux:$00000|muxlut:$00009|result_node~2 busmux:inst25|lpm_mux:$00000|muxlut:$00009|result_node~3 RegisterFile:inst4|8dffe:inst3|36 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "31.500 ns" { ALU:inst42|varOutput[5] {} ALU:inst42|process_0~29 {} ALU:inst42|zero~0 {} ALU:inst42|zero {} RAMHelper:inst11|helpedOutput[0]~26 {} RAMHelper:inst11|helpedOutput[0]~15 {} busmux:inst25|lpm_mux:$00000|muxlut:$00009|result_node~2 {} busmux:inst25|lpm_mux:$00000|muxlut:$00009|result_node~3 {} RegisterFile:inst4|8dffe:inst3|36 {} } { 0.000ns 0.500ns 0.500ns 2.900ns 2.900ns 0.000ns 0.500ns 2.800ns 2.800ns } { 0.000ns 2.700ns 2.700ns 2.700ns 1.700ns 2.000ns 2.700ns 2.400ns 1.700ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-63.800 ns - Smallest " "Info: - Smallest clock skew is -63.800 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 22.400 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 22.400 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.900 ns) 2.900 ns clk 1 CLK PIN_91 15 " "Info: 1: + IC(0.000 ns) + CELL(2.900 ns) = 2.900 ns; Loc. = PIN_91; Fanout = 15; CLK Node = 'clk'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Processor.bdf" "" { Schematic "C:/Users/Nathan/SomethingWitty/Processor/Processor.bdf" { { 240 -24 144 256 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.100 ns) + CELL(1.400 ns) 8.400 ns Clock1Hz:inst44\|clockTmp 2 REG LC3_D31 3 " "Info: 2: + IC(4.100 ns) + CELL(1.400 ns) = 8.400 ns; Loc. = LC3_D31; Fanout = 3; REG Node = 'Clock1Hz:inst44\|clockTmp'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.500 ns" { clk Clock1Hz:inst44|clockTmp } "NODE_NAME" } } { "Clock1Hz.vhd" "" { Text "C:/Users/Nathan/SomethingWitty/Processor/Clock1Hz.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.200 ns) + CELL(1.400 ns) 13.000 ns ClockSplitter:inst\|clk2Temp 3 REG LC1_D51 210 " "Info: 3: + IC(3.200 ns) + CELL(1.400 ns) = 13.000 ns; Loc. = LC1_D51; Fanout = 210; REG Node = 'ClockSplitter:inst\|clk2Temp'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.600 ns" { Clock1Hz:inst44|clockTmp ClockSplitter:inst|clk2Temp } "NODE_NAME" } } { "ClockSplitter.vhd" "" { Text "C:/Users/Nathan/SomethingWitty/Processor/ClockSplitter.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(9.400 ns) + CELL(0.000 ns) 22.400 ns RegisterFile:inst4\|8dffe:inst3\|36 4 REG LC7_A24 2 " "Info: 4: + IC(9.400 ns) + CELL(0.000 ns) = 22.400 ns; Loc. = LC7_A24; Fanout = 2; REG Node = 'RegisterFile:inst4\|8dffe:inst3\|36'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.400 ns" { ClockSplitter:inst|clk2Temp RegisterFile:inst4|8dffe:inst3|36 } "NODE_NAME" } } { "8dffe.bdf" "" { Schematic "c:/altera/90sp2/quartus/libraries/others/maxplus2/8dffe.bdf" { { 1120 264 328 1200 "36" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.700 ns ( 25.45 % ) " "Info: Total cell delay = 5.700 ns ( 25.45 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "16.700 ns ( 74.55 % ) " "Info: Total interconnect delay = 16.700 ns ( 74.55 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "22.400 ns" { clk Clock1Hz:inst44|clockTmp ClockSplitter:inst|clk2Temp RegisterFile:inst4|8dffe:inst3|36 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "22.400 ns" { clk {} clk~out {} Clock1Hz:inst44|clockTmp {} ClockSplitter:inst|clk2Temp {} RegisterFile:inst4|8dffe:inst3|36 {} } { 0.000ns 0.000ns 4.100ns 3.200ns 9.400ns } { 0.000ns 2.900ns 1.400ns 1.400ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 86.200 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 86.200 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.900 ns) 2.900 ns clk 1 CLK PIN_91 15 " "Info: 1: + IC(0.000 ns) + CELL(2.900 ns) = 2.900 ns; Loc. = PIN_91; Fanout = 15; CLK Node = 'clk'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Processor.bdf" "" { Schematic "C:/Users/Nathan/SomethingWitty/Processor/Processor.bdf" { { 240 -24 144 256 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.100 ns) + CELL(1.400 ns) 8.400 ns Clock1Hz:inst44\|clockTmp 2 REG LC3_D31 3 " "Info: 2: + IC(4.100 ns) + CELL(1.400 ns) = 8.400 ns; Loc. = LC3_D31; Fanout = 3; REG Node = 'Clock1Hz:inst44\|clockTmp'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.500 ns" { clk Clock1Hz:inst44|clockTmp } "NODE_NAME" } } { "Clock1Hz.vhd" "" { Text "C:/Users/Nathan/SomethingWitty/Processor/Clock1Hz.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.200 ns) + CELL(1.400 ns) 13.000 ns ClockSplitter:inst\|clk1Temp 3 REG LC4_D51 10 " "Info: 3: + IC(3.200 ns) + CELL(1.400 ns) = 13.000 ns; Loc. = LC4_D51; Fanout = 10; REG Node = 'ClockSplitter:inst\|clk1Temp'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.600 ns" { Clock1Hz:inst44|clockTmp ClockSplitter:inst|clk1Temp } "NODE_NAME" } } { "ClockSplitter.vhd" "" { Text "C:/Users/Nathan/SomethingWitty/Processor/ClockSplitter.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.000 ns) + CELL(1.400 ns) 18.400 ns ProgramCounter:inst1\|lpm_counter:tempPC_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[7\] 4 REG LC8_D26 18 " "Info: 4: + IC(4.000 ns) + CELL(1.400 ns) = 18.400 ns; Loc. = LC8_D26; Fanout = 18; REG Node = 'ProgramCounter:inst1\|lpm_counter:tempPC_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[7\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.400 ns" { ClockSplitter:inst|clk1Temp ProgramCounter:inst1|lpm_counter:tempPC_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[7] } "NODE_NAME" } } { "alt_counter_f10ke.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.500 ns) + CELL(12.600 ns) 35.500 ns Rom:inst3\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[14\]~mem_cell_ra0 5 MEM EC1_B 1 " "Info: 5: + IC(4.500 ns) + CELL(12.600 ns) = 35.500 ns; Loc. = EC1_B; Fanout = 1; MEM Node = 'Rom:inst3\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[14\]~mem_cell_ra0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "17.100 ns" { ProgramCounter:inst1|lpm_counter:tempPC_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[7] Rom:inst3|lpm_rom:lpm_rom_component|altrom:srom|q[14]~mem_cell_ra0 } "NODE_NAME" } } { "altrom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altrom.tdf" 82 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.500 ns) 38.000 ns Rom:inst3\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[14\] 6 MEM EC1_B 25 " "Info: 6: + IC(0.000 ns) + CELL(2.500 ns) = 38.000 ns; Loc. = EC1_B; Fanout = 25; MEM Node = 'Rom:inst3\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[14\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.500 ns" { Rom:inst3|lpm_rom:lpm_rom_component|altrom:srom|q[14]~mem_cell_ra0 Rom:inst3|lpm_rom:lpm_rom_component|altrom:srom|q[14] } "NODE_NAME" } } { "altrom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altrom.tdf" 82 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.000 ns) + CELL(2.700 ns) 43.700 ns Control:inst13\|ALUOp\[0\]~0 7 COMB LC5_B21 1 " "Info: 7: + IC(3.000 ns) + CELL(2.700 ns) = 43.700 ns; Loc. = LC5_B21; Fanout = 1; COMB Node = 'Control:inst13\|ALUOp\[0\]~0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.700 ns" { Rom:inst3|lpm_rom:lpm_rom_component|altrom:srom|q[14] Control:inst13|ALUOp[0]~0 } "NODE_NAME" } } { "Control.vhd" "" { Text "C:/Users/Nathan/SomethingWitty/Processor/Control.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.500 ns) + CELL(2.700 ns) 46.900 ns Control:inst13\|ALUOp\[0\]~1 8 COMB LC7_B21 1 " "Info: 8: + IC(0.500 ns) + CELL(2.700 ns) = 46.900 ns; Loc. = LC7_B21; Fanout = 1; COMB Node = 'Control:inst13\|ALUOp\[0\]~1'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.200 ns" { Control:inst13|ALUOp[0]~0 Control:inst13|ALUOp[0]~1 } "NODE_NAME" } } { "Control.vhd" "" { Text "C:/Users/Nathan/SomethingWitty/Processor/Control.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.500 ns) + CELL(2.400 ns) 49.800 ns Control:inst13\|ALUOp\[0\]~2 9 COMB LC2_B21 11 " "Info: 9: + IC(0.500 ns) + CELL(2.400 ns) = 49.800 ns; Loc. = LC2_B21; Fanout = 11; COMB Node = 'Control:inst13\|ALUOp\[0\]~2'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.900 ns" { Control:inst13|ALUOp[0]~1 Control:inst13|ALUOp[0]~2 } "NODE_NAME" } } { "Control.vhd" "" { Text "C:/Users/Nathan/SomethingWitty/Processor/Control.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(7.100 ns) + CELL(2.400 ns) 59.300 ns ALU:inst42\|process_0~4 10 COMB LC3_H43 11 " "Info: 10: + IC(7.100 ns) + CELL(2.400 ns) = 59.300 ns; Loc. = LC3_H43; Fanout = 11; COMB Node = 'ALU:inst42\|process_0~4'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.500 ns" { Control:inst13|ALUOp[0]~2 ALU:inst42|process_0~4 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.800 ns) + CELL(2.400 ns) 66.500 ns ALU:inst42\|varOutput\[0\]~101 11 COMB LC2_H15 4 " "Info: 11: + IC(4.800 ns) + CELL(2.400 ns) = 66.500 ns; Loc. = LC2_H15; Fanout = 4; COMB Node = 'ALU:inst42\|varOutput\[0\]~101'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.200 ns" { ALU:inst42|process_0~4 ALU:inst42|varOutput[0]~101 } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/Nathan/SomethingWitty/Processor/ALU.vhd" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.800 ns) + CELL(2.400 ns) 71.700 ns ALU:inst42\|varOutput\[0\]~102 12 COMB LC4_H11 6 " "Info: 12: + IC(2.800 ns) + CELL(2.400 ns) = 71.700 ns; Loc. = LC4_H11; Fanout = 6; COMB Node = 'ALU:inst42\|varOutput\[0\]~102'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.200 ns" { ALU:inst42|varOutput[0]~101 ALU:inst42|varOutput[0]~102 } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/Nathan/SomethingWitty/Processor/ALU.vhd" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.200 ns) + CELL(2.700 ns) 80.600 ns ALU:inst42\|varOutput\[7\]~53 13 COMB LC3_A23 9 " "Info: 13: + IC(6.200 ns) + CELL(2.700 ns) = 80.600 ns; Loc. = LC3_A23; Fanout = 9; COMB Node = 'ALU:inst42\|varOutput\[7\]~53'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.900 ns" { ALU:inst42|varOutput[0]~102 ALU:inst42|varOutput[7]~53 } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/Nathan/SomethingWitty/Processor/ALU.vhd" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.900 ns) + CELL(2.700 ns) 86.200 ns ALU:inst42\|varOutput\[5\] 14 REG LC5_A20 19 " "Info: 14: + IC(2.900 ns) + CELL(2.700 ns) = 86.200 ns; Loc. = LC5_A20; Fanout = 19; REG Node = 'ALU:inst42\|varOutput\[5\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.600 ns" { ALU:inst42|varOutput[7]~53 ALU:inst42|varOutput[5] } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/Nathan/SomethingWitty/Processor/ALU.vhd" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "42.600 ns ( 49.42 % ) " "Info: Total cell delay = 42.600 ns ( 49.42 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "43.600 ns ( 50.58 % ) " "Info: Total interconnect delay = 43.600 ns ( 50.58 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "86.200 ns" { clk Clock1Hz:inst44|clockTmp ClockSplitter:inst|clk1Temp ProgramCounter:inst1|lpm_counter:tempPC_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[7] Rom:inst3|lpm_rom:lpm_rom_component|altrom:srom|q[14]~mem_cell_ra0 Rom:inst3|lpm_rom:lpm_rom_component|altrom:srom|q[14] Control:inst13|ALUOp[0]~0 Control:inst13|ALUOp[0]~1 Control:inst13|ALUOp[0]~2 ALU:inst42|process_0~4 ALU:inst42|varOutput[0]~101 ALU:inst42|varOutput[0]~102 ALU:inst42|varOutput[7]~53 ALU:inst42|varOutput[5] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "86.200 ns" { clk {} clk~out {} Clock1Hz:inst44|clockTmp {} ClockSplitter:inst|clk1Temp {} ProgramCounter:inst1|lpm_counter:tempPC_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[7] {} Rom:inst3|lpm_rom:lpm_rom_component|altrom:srom|q[14]~mem_cell_ra0 {} Rom:inst3|lpm_rom:lpm_rom_component|altrom:srom|q[14] {} Control:inst13|ALUOp[0]~0 {} Control:inst13|ALUOp[0]~1 {} Control:inst13|ALUOp[0]~2 {} ALU:inst42|process_0~4 {} ALU:inst42|varOutput[0]~101 {} ALU:inst42|varOutput[0]~102 {} ALU:inst42|varOutput[7]~53 {} ALU:inst42|varOutput[5] {} } { 0.000ns 0.000ns 4.100ns 3.200ns 4.000ns 4.500ns 0.000ns 3.000ns 0.500ns 0.500ns 7.100ns 4.800ns 2.800ns 6.200ns 2.900ns } { 0.000ns 2.900ns 1.400ns 1.400ns 1.400ns 12.600ns 2.500ns 2.700ns 2.700ns 2.400ns 2.400ns 2.400ns 2.400ns 2.700ns 2.700ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "22.400 ns" { clk Clock1Hz:inst44|clockTmp ClockSplitter:inst|clk2Temp RegisterFile:inst4|8dffe:inst3|36 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "22.400 ns" { clk {} clk~out {} Clock1Hz:inst44|clockTmp {} ClockSplitter:inst|clk2Temp {} RegisterFile:inst4|8dffe:inst3|36 {} } { 0.000ns 0.000ns 4.100ns 3.200ns 9.400ns } { 0.000ns 2.900ns 1.400ns 1.400ns 0.000ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "86.200 ns" { clk Clock1Hz:inst44|clockTmp ClockSplitter:inst|clk1Temp ProgramCounter:inst1|lpm_counter:tempPC_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[7] Rom:inst3|lpm_rom:lpm_rom_component|altrom:srom|q[14]~mem_cell_ra0 Rom:inst3|lpm_rom:lpm_rom_component|altrom:srom|q[14] Control:inst13|ALUOp[0]~0 Control:inst13|ALUOp[0]~1 Control:inst13|ALUOp[0]~2 ALU:inst42|process_0~4 ALU:inst42|varOutput[0]~101 ALU:inst42|varOutput[0]~102 ALU:inst42|varOutput[7]~53 ALU:inst42|varOutput[5] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "86.200 ns" { clk {} clk~out {} Clock1Hz:inst44|clockTmp {} ClockSplitter:inst|clk1Temp {} ProgramCounter:inst1|lpm_counter:tempPC_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[7] {} Rom:inst3|lpm_rom:lpm_rom_component|altrom:srom|q[14]~mem_cell_ra0 {} Rom:inst3|lpm_rom:lpm_rom_component|altrom:srom|q[14] {} Control:inst13|ALUOp[0]~0 {} Control:inst13|ALUOp[0]~1 {} Control:inst13|ALUOp[0]~2 {} ALU:inst42|process_0~4 {} ALU:inst42|varOutput[0]~101 {} ALU:inst42|varOutput[0]~102 {} ALU:inst42|varOutput[7]~53 {} ALU:inst42|varOutput[5] {} } { 0.000ns 0.000ns 4.100ns 3.200ns 4.000ns 4.500ns 0.000ns 3.000ns 0.500ns 0.500ns 7.100ns 4.800ns 2.800ns 6.200ns 2.900ns } { 0.000ns 2.900ns 1.400ns 1.400ns 1.400ns 12.600ns 2.500ns 2.700ns 2.700ns 2.400ns 2.400ns 2.400ns 2.400ns 2.700ns 2.700ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "ALU.vhd" "" { Text "C:/Users/Nathan/SomethingWitty/Processor/ALU.vhd" 28 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "2.600 ns + " "Info: + Micro setup delay of destination is 2.600 ns" {  } { { "8dffe.bdf" "" { Schematic "c:/altera/90sp2/quartus/libraries/others/maxplus2/8dffe.bdf" { { 1120 264 328 1200 "36" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "ALU.vhd" "" { Text "C:/Users/Nathan/SomethingWitty/Processor/ALU.vhd" 28 -1 0 } } { "8dffe.bdf" "" { Schematic "c:/altera/90sp2/quartus/libraries/others/maxplus2/8dffe.bdf" { { 1120 264 328 1200 "36" "" } } } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "31.500 ns" { ALU:inst42|varOutput[5] ALU:inst42|process_0~29 ALU:inst42|zero~0 ALU:inst42|zero RAMHelper:inst11|helpedOutput[0]~26 RAMHelper:inst11|helpedOutput[0]~15 busmux:inst25|lpm_mux:$00000|muxlut:$00009|result_node~2 busmux:inst25|lpm_mux:$00000|muxlut:$00009|result_node~3 RegisterFile:inst4|8dffe:inst3|36 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "31.500 ns" { ALU:inst42|varOutput[5] {} ALU:inst42|process_0~29 {} ALU:inst42|zero~0 {} ALU:inst42|zero {} RAMHelper:inst11|helpedOutput[0]~26 {} RAMHelper:inst11|helpedOutput[0]~15 {} busmux:inst25|lpm_mux:$00000|muxlut:$00009|result_node~2 {} busmux:inst25|lpm_mux:$00000|muxlut:$00009|result_node~3 {} RegisterFile:inst4|8dffe:inst3|36 {} } { 0.000ns 0.500ns 0.500ns 2.900ns 2.900ns 0.000ns 0.500ns 2.800ns 2.800ns } { 0.000ns 2.700ns 2.700ns 2.700ns 1.700ns 2.000ns 2.700ns 2.400ns 1.700ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "22.400 ns" { clk Clock1Hz:inst44|clockTmp ClockSplitter:inst|clk2Temp RegisterFile:inst4|8dffe:inst3|36 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "22.400 ns" { clk {} clk~out {} Clock1Hz:inst44|clockTmp {} ClockSplitter:inst|clk2Temp {} RegisterFile:inst4|8dffe:inst3|36 {} } { 0.000ns 0.000ns 4.100ns 3.200ns 9.400ns } { 0.000ns 2.900ns 1.400ns 1.400ns 0.000ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "86.200 ns" { clk Clock1Hz:inst44|clockTmp ClockSplitter:inst|clk1Temp ProgramCounter:inst1|lpm_counter:tempPC_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[7] Rom:inst3|lpm_rom:lpm_rom_component|altrom:srom|q[14]~mem_cell_ra0 Rom:inst3|lpm_rom:lpm_rom_component|altrom:srom|q[14] Control:inst13|ALUOp[0]~0 Control:inst13|ALUOp[0]~1 Control:inst13|ALUOp[0]~2 ALU:inst42|process_0~4 ALU:inst42|varOutput[0]~101 ALU:inst42|varOutput[0]~102 ALU:inst42|varOutput[7]~53 ALU:inst42|varOutput[5] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "86.200 ns" { clk {} clk~out {} Clock1Hz:inst44|clockTmp {} ClockSplitter:inst|clk1Temp {} ProgramCounter:inst1|lpm_counter:tempPC_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[7] {} Rom:inst3|lpm_rom:lpm_rom_component|altrom:srom|q[14]~mem_cell_ra0 {} Rom:inst3|lpm_rom:lpm_rom_component|altrom:srom|q[14] {} Control:inst13|ALUOp[0]~0 {} Control:inst13|ALUOp[0]~1 {} Control:inst13|ALUOp[0]~2 {} ALU:inst42|process_0~4 {} ALU:inst42|varOutput[0]~101 {} ALU:inst42|varOutput[0]~102 {} ALU:inst42|varOutput[7]~53 {} ALU:inst42|varOutput[5] {} } { 0.000ns 0.000ns 4.100ns 3.200ns 4.000ns 4.500ns 0.000ns 3.000ns 0.500ns 0.500ns 7.100ns 4.800ns 2.800ns 6.200ns 2.900ns } { 0.000ns 2.900ns 1.400ns 1.400ns 1.400ns 12.600ns 2.500ns 2.700ns 2.700ns 2.400ns 2.400ns 2.400ns 2.400ns 2.700ns 2.700ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "clk 201 " "Warning: Circuit may not operate. Detected 201 non-operational path(s) clocked by clock \"clk\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "RegisterFile:inst4\|8dffe:inst3\|36 ALU:inst42\|varOutput\[0\] clk 35.8 ns " "Info: Found hold time violation between source  pin or register \"RegisterFile:inst4\|8dffe:inst3\|36\" and destination pin or register \"ALU:inst42\|varOutput\[0\]\" for clock \"clk\" (Hold time is 35.8 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "63.800 ns + Largest " "Info: + Largest clock skew is 63.800 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 86.200 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 86.200 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.900 ns) 2.900 ns clk 1 CLK PIN_91 15 " "Info: 1: + IC(0.000 ns) + CELL(2.900 ns) = 2.900 ns; Loc. = PIN_91; Fanout = 15; CLK Node = 'clk'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Processor.bdf" "" { Schematic "C:/Users/Nathan/SomethingWitty/Processor/Processor.bdf" { { 240 -24 144 256 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.100 ns) + CELL(1.400 ns) 8.400 ns Clock1Hz:inst44\|clockTmp 2 REG LC3_D31 3 " "Info: 2: + IC(4.100 ns) + CELL(1.400 ns) = 8.400 ns; Loc. = LC3_D31; Fanout = 3; REG Node = 'Clock1Hz:inst44\|clockTmp'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.500 ns" { clk Clock1Hz:inst44|clockTmp } "NODE_NAME" } } { "Clock1Hz.vhd" "" { Text "C:/Users/Nathan/SomethingWitty/Processor/Clock1Hz.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.200 ns) + CELL(1.400 ns) 13.000 ns ClockSplitter:inst\|clk1Temp 3 REG LC4_D51 10 " "Info: 3: + IC(3.200 ns) + CELL(1.400 ns) = 13.000 ns; Loc. = LC4_D51; Fanout = 10; REG Node = 'ClockSplitter:inst\|clk1Temp'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.600 ns" { Clock1Hz:inst44|clockTmp ClockSplitter:inst|clk1Temp } "NODE_NAME" } } { "ClockSplitter.vhd" "" { Text "C:/Users/Nathan/SomethingWitty/Processor/ClockSplitter.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.000 ns) + CELL(1.400 ns) 18.400 ns ProgramCounter:inst1\|lpm_counter:tempPC_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[7\] 4 REG LC8_D26 18 " "Info: 4: + IC(4.000 ns) + CELL(1.400 ns) = 18.400 ns; Loc. = LC8_D26; Fanout = 18; REG Node = 'ProgramCounter:inst1\|lpm_counter:tempPC_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[7\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.400 ns" { ClockSplitter:inst|clk1Temp ProgramCounter:inst1|lpm_counter:tempPC_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[7] } "NODE_NAME" } } { "alt_counter_f10ke.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.500 ns) + CELL(12.600 ns) 35.500 ns Rom:inst3\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[14\]~mem_cell_ra0 5 MEM EC1_B 1 " "Info: 5: + IC(4.500 ns) + CELL(12.600 ns) = 35.500 ns; Loc. = EC1_B; Fanout = 1; MEM Node = 'Rom:inst3\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[14\]~mem_cell_ra0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "17.100 ns" { ProgramCounter:inst1|lpm_counter:tempPC_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[7] Rom:inst3|lpm_rom:lpm_rom_component|altrom:srom|q[14]~mem_cell_ra0 } "NODE_NAME" } } { "altrom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altrom.tdf" 82 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.500 ns) 38.000 ns Rom:inst3\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[14\] 6 MEM EC1_B 25 " "Info: 6: + IC(0.000 ns) + CELL(2.500 ns) = 38.000 ns; Loc. = EC1_B; Fanout = 25; MEM Node = 'Rom:inst3\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[14\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.500 ns" { Rom:inst3|lpm_rom:lpm_rom_component|altrom:srom|q[14]~mem_cell_ra0 Rom:inst3|lpm_rom:lpm_rom_component|altrom:srom|q[14] } "NODE_NAME" } } { "altrom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altrom.tdf" 82 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.000 ns) + CELL(2.700 ns) 43.700 ns Control:inst13\|ALUOp\[0\]~0 7 COMB LC5_B21 1 " "Info: 7: + IC(3.000 ns) + CELL(2.700 ns) = 43.700 ns; Loc. = LC5_B21; Fanout = 1; COMB Node = 'Control:inst13\|ALUOp\[0\]~0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.700 ns" { Rom:inst3|lpm_rom:lpm_rom_component|altrom:srom|q[14] Control:inst13|ALUOp[0]~0 } "NODE_NAME" } } { "Control.vhd" "" { Text "C:/Users/Nathan/SomethingWitty/Processor/Control.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.500 ns) + CELL(2.700 ns) 46.900 ns Control:inst13\|ALUOp\[0\]~1 8 COMB LC7_B21 1 " "Info: 8: + IC(0.500 ns) + CELL(2.700 ns) = 46.900 ns; Loc. = LC7_B21; Fanout = 1; COMB Node = 'Control:inst13\|ALUOp\[0\]~1'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.200 ns" { Control:inst13|ALUOp[0]~0 Control:inst13|ALUOp[0]~1 } "NODE_NAME" } } { "Control.vhd" "" { Text "C:/Users/Nathan/SomethingWitty/Processor/Control.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.500 ns) + CELL(2.400 ns) 49.800 ns Control:inst13\|ALUOp\[0\]~2 9 COMB LC2_B21 11 " "Info: 9: + IC(0.500 ns) + CELL(2.400 ns) = 49.800 ns; Loc. = LC2_B21; Fanout = 11; COMB Node = 'Control:inst13\|ALUOp\[0\]~2'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.900 ns" { Control:inst13|ALUOp[0]~1 Control:inst13|ALUOp[0]~2 } "NODE_NAME" } } { "Control.vhd" "" { Text "C:/Users/Nathan/SomethingWitty/Processor/Control.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(7.100 ns) + CELL(2.400 ns) 59.300 ns ALU:inst42\|process_0~4 10 COMB LC3_H43 11 " "Info: 10: + IC(7.100 ns) + CELL(2.400 ns) = 59.300 ns; Loc. = LC3_H43; Fanout = 11; COMB Node = 'ALU:inst42\|process_0~4'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.500 ns" { Control:inst13|ALUOp[0]~2 ALU:inst42|process_0~4 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.800 ns) + CELL(2.400 ns) 66.500 ns ALU:inst42\|varOutput\[0\]~101 11 COMB LC2_H15 4 " "Info: 11: + IC(4.800 ns) + CELL(2.400 ns) = 66.500 ns; Loc. = LC2_H15; Fanout = 4; COMB Node = 'ALU:inst42\|varOutput\[0\]~101'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.200 ns" { ALU:inst42|process_0~4 ALU:inst42|varOutput[0]~101 } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/Nathan/SomethingWitty/Processor/ALU.vhd" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.800 ns) + CELL(2.400 ns) 71.700 ns ALU:inst42\|varOutput\[0\]~102 12 COMB LC4_H11 6 " "Info: 12: + IC(2.800 ns) + CELL(2.400 ns) = 71.700 ns; Loc. = LC4_H11; Fanout = 6; COMB Node = 'ALU:inst42\|varOutput\[0\]~102'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.200 ns" { ALU:inst42|varOutput[0]~101 ALU:inst42|varOutput[0]~102 } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/Nathan/SomethingWitty/Processor/ALU.vhd" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.200 ns) + CELL(2.700 ns) 80.600 ns ALU:inst42\|varOutput\[7\]~53 13 COMB LC3_A23 9 " "Info: 13: + IC(6.200 ns) + CELL(2.700 ns) = 80.600 ns; Loc. = LC3_A23; Fanout = 9; COMB Node = 'ALU:inst42\|varOutput\[7\]~53'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.900 ns" { ALU:inst42|varOutput[0]~102 ALU:inst42|varOutput[7]~53 } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/Nathan/SomethingWitty/Processor/ALU.vhd" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.900 ns) + CELL(2.700 ns) 86.200 ns ALU:inst42\|varOutput\[0\] 14 REG LC8_A19 22 " "Info: 14: + IC(2.900 ns) + CELL(2.700 ns) = 86.200 ns; Loc. = LC8_A19; Fanout = 22; REG Node = 'ALU:inst42\|varOutput\[0\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.600 ns" { ALU:inst42|varOutput[7]~53 ALU:inst42|varOutput[0] } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/Nathan/SomethingWitty/Processor/ALU.vhd" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "42.600 ns ( 49.42 % ) " "Info: Total cell delay = 42.600 ns ( 49.42 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "43.600 ns ( 50.58 % ) " "Info: Total interconnect delay = 43.600 ns ( 50.58 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "86.200 ns" { clk Clock1Hz:inst44|clockTmp ClockSplitter:inst|clk1Temp ProgramCounter:inst1|lpm_counter:tempPC_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[7] Rom:inst3|lpm_rom:lpm_rom_component|altrom:srom|q[14]~mem_cell_ra0 Rom:inst3|lpm_rom:lpm_rom_component|altrom:srom|q[14] Control:inst13|ALUOp[0]~0 Control:inst13|ALUOp[0]~1 Control:inst13|ALUOp[0]~2 ALU:inst42|process_0~4 ALU:inst42|varOutput[0]~101 ALU:inst42|varOutput[0]~102 ALU:inst42|varOutput[7]~53 ALU:inst42|varOutput[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "86.200 ns" { clk {} clk~out {} Clock1Hz:inst44|clockTmp {} ClockSplitter:inst|clk1Temp {} ProgramCounter:inst1|lpm_counter:tempPC_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[7] {} Rom:inst3|lpm_rom:lpm_rom_component|altrom:srom|q[14]~mem_cell_ra0 {} Rom:inst3|lpm_rom:lpm_rom_component|altrom:srom|q[14] {} Control:inst13|ALUOp[0]~0 {} Control:inst13|ALUOp[0]~1 {} Control:inst13|ALUOp[0]~2 {} ALU:inst42|process_0~4 {} ALU:inst42|varOutput[0]~101 {} ALU:inst42|varOutput[0]~102 {} ALU:inst42|varOutput[7]~53 {} ALU:inst42|varOutput[0] {} } { 0.000ns 0.000ns 4.100ns 3.200ns 4.000ns 4.500ns 0.000ns 3.000ns 0.500ns 0.500ns 7.100ns 4.800ns 2.800ns 6.200ns 2.900ns } { 0.000ns 2.900ns 1.400ns 1.400ns 1.400ns 12.600ns 2.500ns 2.700ns 2.700ns 2.400ns 2.400ns 2.400ns 2.400ns 2.700ns 2.700ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 22.400 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to source register is 22.400 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.900 ns) 2.900 ns clk 1 CLK PIN_91 15 " "Info: 1: + IC(0.000 ns) + CELL(2.900 ns) = 2.900 ns; Loc. = PIN_91; Fanout = 15; CLK Node = 'clk'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Processor.bdf" "" { Schematic "C:/Users/Nathan/SomethingWitty/Processor/Processor.bdf" { { 240 -24 144 256 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.100 ns) + CELL(1.400 ns) 8.400 ns Clock1Hz:inst44\|clockTmp 2 REG LC3_D31 3 " "Info: 2: + IC(4.100 ns) + CELL(1.400 ns) = 8.400 ns; Loc. = LC3_D31; Fanout = 3; REG Node = 'Clock1Hz:inst44\|clockTmp'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.500 ns" { clk Clock1Hz:inst44|clockTmp } "NODE_NAME" } } { "Clock1Hz.vhd" "" { Text "C:/Users/Nathan/SomethingWitty/Processor/Clock1Hz.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.200 ns) + CELL(1.400 ns) 13.000 ns ClockSplitter:inst\|clk2Temp 3 REG LC1_D51 210 " "Info: 3: + IC(3.200 ns) + CELL(1.400 ns) = 13.000 ns; Loc. = LC1_D51; Fanout = 210; REG Node = 'ClockSplitter:inst\|clk2Temp'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.600 ns" { Clock1Hz:inst44|clockTmp ClockSplitter:inst|clk2Temp } "NODE_NAME" } } { "ClockSplitter.vhd" "" { Text "C:/Users/Nathan/SomethingWitty/Processor/ClockSplitter.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(9.400 ns) + CELL(0.000 ns) 22.400 ns RegisterFile:inst4\|8dffe:inst3\|36 4 REG LC7_A24 2 " "Info: 4: + IC(9.400 ns) + CELL(0.000 ns) = 22.400 ns; Loc. = LC7_A24; Fanout = 2; REG Node = 'RegisterFile:inst4\|8dffe:inst3\|36'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.400 ns" { ClockSplitter:inst|clk2Temp RegisterFile:inst4|8dffe:inst3|36 } "NODE_NAME" } } { "8dffe.bdf" "" { Schematic "c:/altera/90sp2/quartus/libraries/others/maxplus2/8dffe.bdf" { { 1120 264 328 1200 "36" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.700 ns ( 25.45 % ) " "Info: Total cell delay = 5.700 ns ( 25.45 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "16.700 ns ( 74.55 % ) " "Info: Total interconnect delay = 16.700 ns ( 74.55 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "22.400 ns" { clk Clock1Hz:inst44|clockTmp ClockSplitter:inst|clk2Temp RegisterFile:inst4|8dffe:inst3|36 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "22.400 ns" { clk {} clk~out {} Clock1Hz:inst44|clockTmp {} ClockSplitter:inst|clk2Temp {} RegisterFile:inst4|8dffe:inst3|36 {} } { 0.000ns 0.000ns 4.100ns 3.200ns 9.400ns } { 0.000ns 2.900ns 1.400ns 1.400ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "86.200 ns" { clk Clock1Hz:inst44|clockTmp ClockSplitter:inst|clk1Temp ProgramCounter:inst1|lpm_counter:tempPC_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[7] Rom:inst3|lpm_rom:lpm_rom_component|altrom:srom|q[14]~mem_cell_ra0 Rom:inst3|lpm_rom:lpm_rom_component|altrom:srom|q[14] Control:inst13|ALUOp[0]~0 Control:inst13|ALUOp[0]~1 Control:inst13|ALUOp[0]~2 ALU:inst42|process_0~4 ALU:inst42|varOutput[0]~101 ALU:inst42|varOutput[0]~102 ALU:inst42|varOutput[7]~53 ALU:inst42|varOutput[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "86.200 ns" { clk {} clk~out {} Clock1Hz:inst44|clockTmp {} ClockSplitter:inst|clk1Temp {} ProgramCounter:inst1|lpm_counter:tempPC_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[7] {} Rom:inst3|lpm_rom:lpm_rom_component|altrom:srom|q[14]~mem_cell_ra0 {} Rom:inst3|lpm_rom:lpm_rom_component|altrom:srom|q[14] {} Control:inst13|ALUOp[0]~0 {} Control:inst13|ALUOp[0]~1 {} Control:inst13|ALUOp[0]~2 {} ALU:inst42|process_0~4 {} ALU:inst42|varOutput[0]~101 {} ALU:inst42|varOutput[0]~102 {} ALU:inst42|varOutput[7]~53 {} ALU:inst42|varOutput[0] {} } { 0.000ns 0.000ns 4.100ns 3.200ns 4.000ns 4.500ns 0.000ns 3.000ns 0.500ns 0.500ns 7.100ns 4.800ns 2.800ns 6.200ns 2.900ns } { 0.000ns 2.900ns 1.400ns 1.400ns 1.400ns 12.600ns 2.500ns 2.700ns 2.700ns 2.400ns 2.400ns 2.400ns 2.400ns 2.700ns 2.700ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "22.400 ns" { clk Clock1Hz:inst44|clockTmp ClockSplitter:inst|clk2Temp RegisterFile:inst4|8dffe:inst3|36 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "22.400 ns" { clk {} clk~out {} Clock1Hz:inst44|clockTmp {} ClockSplitter:inst|clk2Temp {} RegisterFile:inst4|8dffe:inst3|36 {} } { 0.000ns 0.000ns 4.100ns 3.200ns 9.400ns } { 0.000ns 2.900ns 1.400ns 1.400ns 0.000ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "1.400 ns - " "Info: - Micro clock to output delay of source is 1.400 ns" {  } { { "8dffe.bdf" "" { Schematic "c:/altera/90sp2/quartus/libraries/others/maxplus2/8dffe.bdf" { { 1120 264 328 1200 "36" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "26.600 ns - Shortest register register " "Info: - Shortest register to register delay is 26.600 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns RegisterFile:inst4\|8dffe:inst3\|36 1 REG LC7_A24 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC7_A24; Fanout = 2; REG Node = 'RegisterFile:inst4\|8dffe:inst3\|36'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { RegisterFile:inst4|8dffe:inst3|36 } "NODE_NAME" } } { "8dffe.bdf" "" { Schematic "c:/altera/90sp2/quartus/libraries/others/maxplus2/8dffe.bdf" { { 1120 264 328 1200 "36" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.500 ns) + CELL(2.000 ns) 2.500 ns RegisterFile:inst4\|EightToOneMux:inst29\|tempReadReg~306 2 COMB LC3_A24 1 " "Info: 2: + IC(0.500 ns) + CELL(2.000 ns) = 2.500 ns; Loc. = LC3_A24; Fanout = 1; COMB Node = 'RegisterFile:inst4\|EightToOneMux:inst29\|tempReadReg~306'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.500 ns" { RegisterFile:inst4|8dffe:inst3|36 RegisterFile:inst4|EightToOneMux:inst29|tempReadReg~306 } "NODE_NAME" } } { "EightToOneMux.vhd" "" { Text "C:/Users/Nathan/SomethingWitty/Processor/EightToOneMux.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.000 ns) 4.500 ns RegisterFile:inst4\|EightToOneMux:inst29\|tempReadReg~202 3 COMB LC4_A24 6 " "Info: 3: + IC(0.000 ns) + CELL(2.000 ns) = 4.500 ns; Loc. = LC4_A24; Fanout = 6; COMB Node = 'RegisterFile:inst4\|EightToOneMux:inst29\|tempReadReg~202'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.000 ns" { RegisterFile:inst4|EightToOneMux:inst29|tempReadReg~306 RegisterFile:inst4|EightToOneMux:inst29|tempReadReg~202 } "NODE_NAME" } } { "EightToOneMux.vhd" "" { Text "C:/Users/Nathan/SomethingWitty/Processor/EightToOneMux.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.500 ns) + CELL(2.700 ns) 13.700 ns ALU:inst42\|varOutput\[0\]~154 4 COMB LC2_H16 1 " "Info: 4: + IC(6.500 ns) + CELL(2.700 ns) = 13.700 ns; Loc. = LC2_H16; Fanout = 1; COMB Node = 'ALU:inst42\|varOutput\[0\]~154'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.200 ns" { RegisterFile:inst4|EightToOneMux:inst29|tempReadReg~202 ALU:inst42|varOutput[0]~154 } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/Nathan/SomethingWitty/Processor/ALU.vhd" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.500 ns) + CELL(2.000 ns) 16.200 ns ALU:inst42\|varOutput\[0\]~252 5 COMB LC7_H16 1 " "Info: 5: + IC(0.500 ns) + CELL(2.000 ns) = 16.200 ns; Loc. = LC7_H16; Fanout = 1; COMB Node = 'ALU:inst42\|varOutput\[0\]~252'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.500 ns" { ALU:inst42|varOutput[0]~154 ALU:inst42|varOutput[0]~252 } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/Nathan/SomethingWitty/Processor/ALU.vhd" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.000 ns) 18.200 ns ALU:inst42\|varOutput\[0\]~185 6 COMB LC8_H16 1 " "Info: 6: + IC(0.000 ns) + CELL(2.000 ns) = 18.200 ns; Loc. = LC8_H16; Fanout = 1; COMB Node = 'ALU:inst42\|varOutput\[0\]~185'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.000 ns" { ALU:inst42|varOutput[0]~252 ALU:inst42|varOutput[0]~185 } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/Nathan/SomethingWitty/Processor/ALU.vhd" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.000 ns) + CELL(2.400 ns) 26.600 ns ALU:inst42\|varOutput\[0\] 7 REG LC8_A19 22 " "Info: 7: + IC(6.000 ns) + CELL(2.400 ns) = 26.600 ns; Loc. = LC8_A19; Fanout = 22; REG Node = 'ALU:inst42\|varOutput\[0\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.400 ns" { ALU:inst42|varOutput[0]~185 ALU:inst42|varOutput[0] } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/Nathan/SomethingWitty/Processor/ALU.vhd" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "13.100 ns ( 49.25 % ) " "Info: Total cell delay = 13.100 ns ( 49.25 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "13.500 ns ( 50.75 % ) " "Info: Total interconnect delay = 13.500 ns ( 50.75 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "26.600 ns" { RegisterFile:inst4|8dffe:inst3|36 RegisterFile:inst4|EightToOneMux:inst29|tempReadReg~306 RegisterFile:inst4|EightToOneMux:inst29|tempReadReg~202 ALU:inst42|varOutput[0]~154 ALU:inst42|varOutput[0]~252 ALU:inst42|varOutput[0]~185 ALU:inst42|varOutput[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "26.600 ns" { RegisterFile:inst4|8dffe:inst3|36 {} RegisterFile:inst4|EightToOneMux:inst29|tempReadReg~306 {} RegisterFile:inst4|EightToOneMux:inst29|tempReadReg~202 {} ALU:inst42|varOutput[0]~154 {} ALU:inst42|varOutput[0]~252 {} ALU:inst42|varOutput[0]~185 {} ALU:inst42|varOutput[0] {} } { 0.000ns 0.500ns 0.000ns 6.500ns 0.500ns 0.000ns 6.000ns } { 0.000ns 2.000ns 2.000ns 2.700ns 2.000ns 2.000ns 2.400ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "ALU.vhd" "" { Text "C:/Users/Nathan/SomethingWitty/Processor/ALU.vhd" 28 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "8dffe.bdf" "" { Schematic "c:/altera/90sp2/quartus/libraries/others/maxplus2/8dffe.bdf" { { 1120 264 328 1200 "36" "" } } } } { "ALU.vhd" "" { Text "C:/Users/Nathan/SomethingWitty/Processor/ALU.vhd" 28 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "86.200 ns" { clk Clock1Hz:inst44|clockTmp ClockSplitter:inst|clk1Temp ProgramCounter:inst1|lpm_counter:tempPC_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[7] Rom:inst3|lpm_rom:lpm_rom_component|altrom:srom|q[14]~mem_cell_ra0 Rom:inst3|lpm_rom:lpm_rom_component|altrom:srom|q[14] Control:inst13|ALUOp[0]~0 Control:inst13|ALUOp[0]~1 Control:inst13|ALUOp[0]~2 ALU:inst42|process_0~4 ALU:inst42|varOutput[0]~101 ALU:inst42|varOutput[0]~102 ALU:inst42|varOutput[7]~53 ALU:inst42|varOutput[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "86.200 ns" { clk {} clk~out {} Clock1Hz:inst44|clockTmp {} ClockSplitter:inst|clk1Temp {} ProgramCounter:inst1|lpm_counter:tempPC_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[7] {} Rom:inst3|lpm_rom:lpm_rom_component|altrom:srom|q[14]~mem_cell_ra0 {} Rom:inst3|lpm_rom:lpm_rom_component|altrom:srom|q[14] {} Control:inst13|ALUOp[0]~0 {} Control:inst13|ALUOp[0]~1 {} Control:inst13|ALUOp[0]~2 {} ALU:inst42|process_0~4 {} ALU:inst42|varOutput[0]~101 {} ALU:inst42|varOutput[0]~102 {} ALU:inst42|varOutput[7]~53 {} ALU:inst42|varOutput[0] {} } { 0.000ns 0.000ns 4.100ns 3.200ns 4.000ns 4.500ns 0.000ns 3.000ns 0.500ns 0.500ns 7.100ns 4.800ns 2.800ns 6.200ns 2.900ns } { 0.000ns 2.900ns 1.400ns 1.400ns 1.400ns 12.600ns 2.500ns 2.700ns 2.700ns 2.400ns 2.400ns 2.400ns 2.400ns 2.700ns 2.700ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "22.400 ns" { clk Clock1Hz:inst44|clockTmp ClockSplitter:inst|clk2Temp RegisterFile:inst4|8dffe:inst3|36 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "22.400 ns" { clk {} clk~out {} Clock1Hz:inst44|clockTmp {} ClockSplitter:inst|clk2Temp {} RegisterFile:inst4|8dffe:inst3|36 {} } { 0.000ns 0.000ns 4.100ns 3.200ns 9.400ns } { 0.000ns 2.900ns 1.400ns 1.400ns 0.000ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "26.600 ns" { RegisterFile:inst4|8dffe:inst3|36 RegisterFile:inst4|EightToOneMux:inst29|tempReadReg~306 RegisterFile:inst4|EightToOneMux:inst29|tempReadReg~202 ALU:inst42|varOutput[0]~154 ALU:inst42|varOutput[0]~252 ALU:inst42|varOutput[0]~185 ALU:inst42|varOutput[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "26.600 ns" { RegisterFile:inst4|8dffe:inst3|36 {} RegisterFile:inst4|EightToOneMux:inst29|tempReadReg~306 {} RegisterFile:inst4|EightToOneMux:inst29|tempReadReg~202 {} ALU:inst42|varOutput[0]~154 {} ALU:inst42|varOutput[0]~252 {} ALU:inst42|varOutput[0]~185 {} ALU:inst42|varOutput[0] {} } { 0.000ns 0.500ns 0.000ns 6.500ns 0.500ns 0.000ns 6.000ns } { 0.000ns 2.000ns 2.000ns 2.700ns 2.000ns 2.000ns 2.400ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "RegisterFile:inst4\|8dffe:inst3\|36 pushButton2 clk 18.300 ns register " "Info: tsu for register \"RegisterFile:inst4\|8dffe:inst3\|36\" (data pin = \"pushButton2\", clock pin = \"clk\") is 18.300 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "38.100 ns + Longest pin register " "Info: + Longest pin to register delay is 38.100 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(10.300 ns) 10.300 ns pushButton2 1 PIN PIN_29 1 " "Info: 1: + IC(0.000 ns) + CELL(10.300 ns) = 10.300 ns; Loc. = PIN_29; Fanout = 1; PIN Node = 'pushButton2'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { pushButton2 } "NODE_NAME" } } { "Processor.bdf" "" { Schematic "C:/Users/Nathan/SomethingWitty/Processor/Processor.bdf" { { 144 3352 3368 312 "pushButton2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(9.000 ns) + CELL(2.700 ns) 22.000 ns RAMHelper:inst11\|helpedOutput\[0\]~13 2 COMB LC4_A19 1 " "Info: 2: + IC(9.000 ns) + CELL(2.700 ns) = 22.000 ns; Loc. = LC4_A19; Fanout = 1; COMB Node = 'RAMHelper:inst11\|helpedOutput\[0\]~13'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "11.700 ns" { pushButton2 RAMHelper:inst11|helpedOutput[0]~13 } "NODE_NAME" } } { "RAMHelper.vhd" "" { Text "C:/Users/Nathan/SomethingWitty/Processor/RAMHelper.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.500 ns) + CELL(2.700 ns) 25.200 ns RAMHelper:inst11\|helpedOutput\[0\]~15 3 COMB LC2_A19 2 " "Info: 3: + IC(0.500 ns) + CELL(2.700 ns) = 25.200 ns; Loc. = LC2_A19; Fanout = 2; COMB Node = 'RAMHelper:inst11\|helpedOutput\[0\]~15'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.200 ns" { RAMHelper:inst11|helpedOutput[0]~13 RAMHelper:inst11|helpedOutput[0]~15 } "NODE_NAME" } } { "RAMHelper.vhd" "" { Text "C:/Users/Nathan/SomethingWitty/Processor/RAMHelper.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.500 ns) + CELL(2.700 ns) 28.400 ns busmux:inst25\|lpm_mux:\$00000\|muxlut:\$00009\|result_node~2 4 COMB LC5_A19 1 " "Info: 4: + IC(0.500 ns) + CELL(2.700 ns) = 28.400 ns; Loc. = LC5_A19; Fanout = 1; COMB Node = 'busmux:inst25\|lpm_mux:\$00000\|muxlut:\$00009\|result_node~2'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.200 ns" { RAMHelper:inst11|helpedOutput[0]~15 busmux:inst25|lpm_mux:$00000|muxlut:$00009|result_node~2 } "NODE_NAME" } } { "muxlut.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/muxlut.tdf" 128 5 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.800 ns) + CELL(2.400 ns) 33.600 ns busmux:inst25\|lpm_mux:\$00000\|muxlut:\$00009\|result_node~3 5 COMB LC7_A22 8 " "Info: 5: + IC(2.800 ns) + CELL(2.400 ns) = 33.600 ns; Loc. = LC7_A22; Fanout = 8; COMB Node = 'busmux:inst25\|lpm_mux:\$00000\|muxlut:\$00009\|result_node~3'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.200 ns" { busmux:inst25|lpm_mux:$00000|muxlut:$00009|result_node~2 busmux:inst25|lpm_mux:$00000|muxlut:$00009|result_node~3 } "NODE_NAME" } } { "muxlut.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/muxlut.tdf" 128 5 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.800 ns) + CELL(1.700 ns) 38.100 ns RegisterFile:inst4\|8dffe:inst3\|36 6 REG LC7_A24 2 " "Info: 6: + IC(2.800 ns) + CELL(1.700 ns) = 38.100 ns; Loc. = LC7_A24; Fanout = 2; REG Node = 'RegisterFile:inst4\|8dffe:inst3\|36'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.500 ns" { busmux:inst25|lpm_mux:$00000|muxlut:$00009|result_node~3 RegisterFile:inst4|8dffe:inst3|36 } "NODE_NAME" } } { "8dffe.bdf" "" { Schematic "c:/altera/90sp2/quartus/libraries/others/maxplus2/8dffe.bdf" { { 1120 264 328 1200 "36" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "22.500 ns ( 59.06 % ) " "Info: Total cell delay = 22.500 ns ( 59.06 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "15.600 ns ( 40.94 % ) " "Info: Total interconnect delay = 15.600 ns ( 40.94 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "38.100 ns" { pushButton2 RAMHelper:inst11|helpedOutput[0]~13 RAMHelper:inst11|helpedOutput[0]~15 busmux:inst25|lpm_mux:$00000|muxlut:$00009|result_node~2 busmux:inst25|lpm_mux:$00000|muxlut:$00009|result_node~3 RegisterFile:inst4|8dffe:inst3|36 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "38.100 ns" { pushButton2 {} pushButton2~out {} RAMHelper:inst11|helpedOutput[0]~13 {} RAMHelper:inst11|helpedOutput[0]~15 {} busmux:inst25|lpm_mux:$00000|muxlut:$00009|result_node~2 {} busmux:inst25|lpm_mux:$00000|muxlut:$00009|result_node~3 {} RegisterFile:inst4|8dffe:inst3|36 {} } { 0.000ns 0.000ns 9.000ns 0.500ns 0.500ns 2.800ns 2.800ns } { 0.000ns 10.300ns 2.700ns 2.700ns 2.700ns 2.400ns 1.700ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "2.600 ns + " "Info: + Micro setup delay of destination is 2.600 ns" {  } { { "8dffe.bdf" "" { Schematic "c:/altera/90sp2/quartus/libraries/others/maxplus2/8dffe.bdf" { { 1120 264 328 1200 "36" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 22.400 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 22.400 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.900 ns) 2.900 ns clk 1 CLK PIN_91 15 " "Info: 1: + IC(0.000 ns) + CELL(2.900 ns) = 2.900 ns; Loc. = PIN_91; Fanout = 15; CLK Node = 'clk'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Processor.bdf" "" { Schematic "C:/Users/Nathan/SomethingWitty/Processor/Processor.bdf" { { 240 -24 144 256 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.100 ns) + CELL(1.400 ns) 8.400 ns Clock1Hz:inst44\|clockTmp 2 REG LC3_D31 3 " "Info: 2: + IC(4.100 ns) + CELL(1.400 ns) = 8.400 ns; Loc. = LC3_D31; Fanout = 3; REG Node = 'Clock1Hz:inst44\|clockTmp'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.500 ns" { clk Clock1Hz:inst44|clockTmp } "NODE_NAME" } } { "Clock1Hz.vhd" "" { Text "C:/Users/Nathan/SomethingWitty/Processor/Clock1Hz.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.200 ns) + CELL(1.400 ns) 13.000 ns ClockSplitter:inst\|clk2Temp 3 REG LC1_D51 210 " "Info: 3: + IC(3.200 ns) + CELL(1.400 ns) = 13.000 ns; Loc. = LC1_D51; Fanout = 210; REG Node = 'ClockSplitter:inst\|clk2Temp'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.600 ns" { Clock1Hz:inst44|clockTmp ClockSplitter:inst|clk2Temp } "NODE_NAME" } } { "ClockSplitter.vhd" "" { Text "C:/Users/Nathan/SomethingWitty/Processor/ClockSplitter.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(9.400 ns) + CELL(0.000 ns) 22.400 ns RegisterFile:inst4\|8dffe:inst3\|36 4 REG LC7_A24 2 " "Info: 4: + IC(9.400 ns) + CELL(0.000 ns) = 22.400 ns; Loc. = LC7_A24; Fanout = 2; REG Node = 'RegisterFile:inst4\|8dffe:inst3\|36'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.400 ns" { ClockSplitter:inst|clk2Temp RegisterFile:inst4|8dffe:inst3|36 } "NODE_NAME" } } { "8dffe.bdf" "" { Schematic "c:/altera/90sp2/quartus/libraries/others/maxplus2/8dffe.bdf" { { 1120 264 328 1200 "36" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.700 ns ( 25.45 % ) " "Info: Total cell delay = 5.700 ns ( 25.45 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "16.700 ns ( 74.55 % ) " "Info: Total interconnect delay = 16.700 ns ( 74.55 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "22.400 ns" { clk Clock1Hz:inst44|clockTmp ClockSplitter:inst|clk2Temp RegisterFile:inst4|8dffe:inst3|36 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "22.400 ns" { clk {} clk~out {} Clock1Hz:inst44|clockTmp {} ClockSplitter:inst|clk2Temp {} RegisterFile:inst4|8dffe:inst3|36 {} } { 0.000ns 0.000ns 4.100ns 3.200ns 9.400ns } { 0.000ns 2.900ns 1.400ns 1.400ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "38.100 ns" { pushButton2 RAMHelper:inst11|helpedOutput[0]~13 RAMHelper:inst11|helpedOutput[0]~15 busmux:inst25|lpm_mux:$00000|muxlut:$00009|result_node~2 busmux:inst25|lpm_mux:$00000|muxlut:$00009|result_node~3 RegisterFile:inst4|8dffe:inst3|36 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "38.100 ns" { pushButton2 {} pushButton2~out {} RAMHelper:inst11|helpedOutput[0]~13 {} RAMHelper:inst11|helpedOutput[0]~15 {} busmux:inst25|lpm_mux:$00000|muxlut:$00009|result_node~2 {} busmux:inst25|lpm_mux:$00000|muxlut:$00009|result_node~3 {} RegisterFile:inst4|8dffe:inst3|36 {} } { 0.000ns 0.000ns 9.000ns 0.500ns 0.500ns 2.800ns 2.800ns } { 0.000ns 10.300ns 2.700ns 2.700ns 2.700ns 2.400ns 1.700ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "22.400 ns" { clk Clock1Hz:inst44|clockTmp ClockSplitter:inst|clk2Temp RegisterFile:inst4|8dffe:inst3|36 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "22.400 ns" { clk {} clk~out {} Clock1Hz:inst44|clockTmp {} ClockSplitter:inst|clk2Temp {} RegisterFile:inst4|8dffe:inst3|36 {} } { 0.000ns 0.000ns 4.100ns 3.200ns 9.400ns } { 0.000ns 2.900ns 1.400ns 1.400ns 0.000ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk dataToWrite\[0\] ALU:inst42\|varOutput\[5\] 119.100 ns register " "Info: tco from clock \"clk\" to destination pin \"dataToWrite\[0\]\" through register \"ALU:inst42\|varOutput\[5\]\" is 119.100 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 86.200 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 86.200 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.900 ns) 2.900 ns clk 1 CLK PIN_91 15 " "Info: 1: + IC(0.000 ns) + CELL(2.900 ns) = 2.900 ns; Loc. = PIN_91; Fanout = 15; CLK Node = 'clk'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Processor.bdf" "" { Schematic "C:/Users/Nathan/SomethingWitty/Processor/Processor.bdf" { { 240 -24 144 256 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.100 ns) + CELL(1.400 ns) 8.400 ns Clock1Hz:inst44\|clockTmp 2 REG LC3_D31 3 " "Info: 2: + IC(4.100 ns) + CELL(1.400 ns) = 8.400 ns; Loc. = LC3_D31; Fanout = 3; REG Node = 'Clock1Hz:inst44\|clockTmp'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.500 ns" { clk Clock1Hz:inst44|clockTmp } "NODE_NAME" } } { "Clock1Hz.vhd" "" { Text "C:/Users/Nathan/SomethingWitty/Processor/Clock1Hz.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.200 ns) + CELL(1.400 ns) 13.000 ns ClockSplitter:inst\|clk1Temp 3 REG LC4_D51 10 " "Info: 3: + IC(3.200 ns) + CELL(1.400 ns) = 13.000 ns; Loc. = LC4_D51; Fanout = 10; REG Node = 'ClockSplitter:inst\|clk1Temp'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.600 ns" { Clock1Hz:inst44|clockTmp ClockSplitter:inst|clk1Temp } "NODE_NAME" } } { "ClockSplitter.vhd" "" { Text "C:/Users/Nathan/SomethingWitty/Processor/ClockSplitter.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.000 ns) + CELL(1.400 ns) 18.400 ns ProgramCounter:inst1\|lpm_counter:tempPC_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[7\] 4 REG LC8_D26 18 " "Info: 4: + IC(4.000 ns) + CELL(1.400 ns) = 18.400 ns; Loc. = LC8_D26; Fanout = 18; REG Node = 'ProgramCounter:inst1\|lpm_counter:tempPC_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[7\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.400 ns" { ClockSplitter:inst|clk1Temp ProgramCounter:inst1|lpm_counter:tempPC_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[7] } "NODE_NAME" } } { "alt_counter_f10ke.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.500 ns) + CELL(12.600 ns) 35.500 ns Rom:inst3\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[14\]~mem_cell_ra0 5 MEM EC1_B 1 " "Info: 5: + IC(4.500 ns) + CELL(12.600 ns) = 35.500 ns; Loc. = EC1_B; Fanout = 1; MEM Node = 'Rom:inst3\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[14\]~mem_cell_ra0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "17.100 ns" { ProgramCounter:inst1|lpm_counter:tempPC_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[7] Rom:inst3|lpm_rom:lpm_rom_component|altrom:srom|q[14]~mem_cell_ra0 } "NODE_NAME" } } { "altrom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altrom.tdf" 82 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.500 ns) 38.000 ns Rom:inst3\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[14\] 6 MEM EC1_B 25 " "Info: 6: + IC(0.000 ns) + CELL(2.500 ns) = 38.000 ns; Loc. = EC1_B; Fanout = 25; MEM Node = 'Rom:inst3\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[14\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.500 ns" { Rom:inst3|lpm_rom:lpm_rom_component|altrom:srom|q[14]~mem_cell_ra0 Rom:inst3|lpm_rom:lpm_rom_component|altrom:srom|q[14] } "NODE_NAME" } } { "altrom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altrom.tdf" 82 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.000 ns) + CELL(2.700 ns) 43.700 ns Control:inst13\|ALUOp\[0\]~0 7 COMB LC5_B21 1 " "Info: 7: + IC(3.000 ns) + CELL(2.700 ns) = 43.700 ns; Loc. = LC5_B21; Fanout = 1; COMB Node = 'Control:inst13\|ALUOp\[0\]~0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.700 ns" { Rom:inst3|lpm_rom:lpm_rom_component|altrom:srom|q[14] Control:inst13|ALUOp[0]~0 } "NODE_NAME" } } { "Control.vhd" "" { Text "C:/Users/Nathan/SomethingWitty/Processor/Control.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.500 ns) + CELL(2.700 ns) 46.900 ns Control:inst13\|ALUOp\[0\]~1 8 COMB LC7_B21 1 " "Info: 8: + IC(0.500 ns) + CELL(2.700 ns) = 46.900 ns; Loc. = LC7_B21; Fanout = 1; COMB Node = 'Control:inst13\|ALUOp\[0\]~1'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.200 ns" { Control:inst13|ALUOp[0]~0 Control:inst13|ALUOp[0]~1 } "NODE_NAME" } } { "Control.vhd" "" { Text "C:/Users/Nathan/SomethingWitty/Processor/Control.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.500 ns) + CELL(2.400 ns) 49.800 ns Control:inst13\|ALUOp\[0\]~2 9 COMB LC2_B21 11 " "Info: 9: + IC(0.500 ns) + CELL(2.400 ns) = 49.800 ns; Loc. = LC2_B21; Fanout = 11; COMB Node = 'Control:inst13\|ALUOp\[0\]~2'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.900 ns" { Control:inst13|ALUOp[0]~1 Control:inst13|ALUOp[0]~2 } "NODE_NAME" } } { "Control.vhd" "" { Text "C:/Users/Nathan/SomethingWitty/Processor/Control.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(7.100 ns) + CELL(2.400 ns) 59.300 ns ALU:inst42\|process_0~4 10 COMB LC3_H43 11 " "Info: 10: + IC(7.100 ns) + CELL(2.400 ns) = 59.300 ns; Loc. = LC3_H43; Fanout = 11; COMB Node = 'ALU:inst42\|process_0~4'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.500 ns" { Control:inst13|ALUOp[0]~2 ALU:inst42|process_0~4 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.800 ns) + CELL(2.400 ns) 66.500 ns ALU:inst42\|varOutput\[0\]~101 11 COMB LC2_H15 4 " "Info: 11: + IC(4.800 ns) + CELL(2.400 ns) = 66.500 ns; Loc. = LC2_H15; Fanout = 4; COMB Node = 'ALU:inst42\|varOutput\[0\]~101'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.200 ns" { ALU:inst42|process_0~4 ALU:inst42|varOutput[0]~101 } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/Nathan/SomethingWitty/Processor/ALU.vhd" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.800 ns) + CELL(2.400 ns) 71.700 ns ALU:inst42\|varOutput\[0\]~102 12 COMB LC4_H11 6 " "Info: 12: + IC(2.800 ns) + CELL(2.400 ns) = 71.700 ns; Loc. = LC4_H11; Fanout = 6; COMB Node = 'ALU:inst42\|varOutput\[0\]~102'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.200 ns" { ALU:inst42|varOutput[0]~101 ALU:inst42|varOutput[0]~102 } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/Nathan/SomethingWitty/Processor/ALU.vhd" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.200 ns) + CELL(2.700 ns) 80.600 ns ALU:inst42\|varOutput\[7\]~53 13 COMB LC3_A23 9 " "Info: 13: + IC(6.200 ns) + CELL(2.700 ns) = 80.600 ns; Loc. = LC3_A23; Fanout = 9; COMB Node = 'ALU:inst42\|varOutput\[7\]~53'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.900 ns" { ALU:inst42|varOutput[0]~102 ALU:inst42|varOutput[7]~53 } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/Nathan/SomethingWitty/Processor/ALU.vhd" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.900 ns) + CELL(2.700 ns) 86.200 ns ALU:inst42\|varOutput\[5\] 14 REG LC5_A20 19 " "Info: 14: + IC(2.900 ns) + CELL(2.700 ns) = 86.200 ns; Loc. = LC5_A20; Fanout = 19; REG Node = 'ALU:inst42\|varOutput\[5\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.600 ns" { ALU:inst42|varOutput[7]~53 ALU:inst42|varOutput[5] } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/Nathan/SomethingWitty/Processor/ALU.vhd" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "42.600 ns ( 49.42 % ) " "Info: Total cell delay = 42.600 ns ( 49.42 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "43.600 ns ( 50.58 % ) " "Info: Total interconnect delay = 43.600 ns ( 50.58 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "86.200 ns" { clk Clock1Hz:inst44|clockTmp ClockSplitter:inst|clk1Temp ProgramCounter:inst1|lpm_counter:tempPC_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[7] Rom:inst3|lpm_rom:lpm_rom_component|altrom:srom|q[14]~mem_cell_ra0 Rom:inst3|lpm_rom:lpm_rom_component|altrom:srom|q[14] Control:inst13|ALUOp[0]~0 Control:inst13|ALUOp[0]~1 Control:inst13|ALUOp[0]~2 ALU:inst42|process_0~4 ALU:inst42|varOutput[0]~101 ALU:inst42|varOutput[0]~102 ALU:inst42|varOutput[7]~53 ALU:inst42|varOutput[5] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "86.200 ns" { clk {} clk~out {} Clock1Hz:inst44|clockTmp {} ClockSplitter:inst|clk1Temp {} ProgramCounter:inst1|lpm_counter:tempPC_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[7] {} Rom:inst3|lpm_rom:lpm_rom_component|altrom:srom|q[14]~mem_cell_ra0 {} Rom:inst3|lpm_rom:lpm_rom_component|altrom:srom|q[14] {} Control:inst13|ALUOp[0]~0 {} Control:inst13|ALUOp[0]~1 {} Control:inst13|ALUOp[0]~2 {} ALU:inst42|process_0~4 {} ALU:inst42|varOutput[0]~101 {} ALU:inst42|varOutput[0]~102 {} ALU:inst42|varOutput[7]~53 {} ALU:inst42|varOutput[5] {} } { 0.000ns 0.000ns 4.100ns 3.200ns 4.000ns 4.500ns 0.000ns 3.000ns 0.500ns 0.500ns 7.100ns 4.800ns 2.800ns 6.200ns 2.900ns } { 0.000ns 2.900ns 1.400ns 1.400ns 1.400ns 12.600ns 2.500ns 2.700ns 2.700ns 2.400ns 2.400ns 2.400ns 2.400ns 2.700ns 2.700ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "ALU.vhd" "" { Text "C:/Users/Nathan/SomethingWitty/Processor/ALU.vhd" 28 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "32.900 ns + Longest register pin " "Info: + Longest register to pin delay is 32.900 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ALU:inst42\|varOutput\[5\] 1 REG LC5_A20 19 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC5_A20; Fanout = 19; REG Node = 'ALU:inst42\|varOutput\[5\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ALU:inst42|varOutput[5] } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/Nathan/SomethingWitty/Processor/ALU.vhd" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.500 ns) + CELL(2.700 ns) 3.200 ns ALU:inst42\|process_0~29 2 COMB LC4_A20 2 " "Info: 2: + IC(0.500 ns) + CELL(2.700 ns) = 3.200 ns; Loc. = LC4_A20; Fanout = 2; COMB Node = 'ALU:inst42\|process_0~29'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.200 ns" { ALU:inst42|varOutput[5] ALU:inst42|process_0~29 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.500 ns) + CELL(2.700 ns) 6.400 ns ALU:inst42\|zero~0 3 COMB LC2_A20 3 " "Info: 3: + IC(0.500 ns) + CELL(2.700 ns) = 6.400 ns; Loc. = LC2_A20; Fanout = 3; COMB Node = 'ALU:inst42\|zero~0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.200 ns" { ALU:inst42|process_0~29 ALU:inst42|zero~0 } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/Nathan/SomethingWitty/Processor/ALU.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.900 ns) + CELL(2.700 ns) 12.000 ns ALU:inst42\|zero 4 COMB LC8_A18 9 " "Info: 4: + IC(2.900 ns) + CELL(2.700 ns) = 12.000 ns; Loc. = LC8_A18; Fanout = 9; COMB Node = 'ALU:inst42\|zero'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.600 ns" { ALU:inst42|zero~0 ALU:inst42|zero } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/Nathan/SomethingWitty/Processor/ALU.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.900 ns) + CELL(1.700 ns) 16.600 ns RAMHelper:inst11\|helpedOutput\[0\]~26 5 COMB LC1_A19 1 " "Info: 5: + IC(2.900 ns) + CELL(1.700 ns) = 16.600 ns; Loc. = LC1_A19; Fanout = 1; COMB Node = 'RAMHelper:inst11\|helpedOutput\[0\]~26'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.600 ns" { ALU:inst42|zero RAMHelper:inst11|helpedOutput[0]~26 } "NODE_NAME" } } { "RAMHelper.vhd" "" { Text "C:/Users/Nathan/SomethingWitty/Processor/RAMHelper.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.000 ns) 18.600 ns RAMHelper:inst11\|helpedOutput\[0\]~15 6 COMB LC2_A19 2 " "Info: 6: + IC(0.000 ns) + CELL(2.000 ns) = 18.600 ns; Loc. = LC2_A19; Fanout = 2; COMB Node = 'RAMHelper:inst11\|helpedOutput\[0\]~15'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.000 ns" { RAMHelper:inst11|helpedOutput[0]~26 RAMHelper:inst11|helpedOutput[0]~15 } "NODE_NAME" } } { "RAMHelper.vhd" "" { Text "C:/Users/Nathan/SomethingWitty/Processor/RAMHelper.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.500 ns) + CELL(2.700 ns) 21.800 ns busmux:inst25\|lpm_mux:\$00000\|muxlut:\$00009\|result_node~2 7 COMB LC5_A19 1 " "Info: 7: + IC(0.500 ns) + CELL(2.700 ns) = 21.800 ns; Loc. = LC5_A19; Fanout = 1; COMB Node = 'busmux:inst25\|lpm_mux:\$00000\|muxlut:\$00009\|result_node~2'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.200 ns" { RAMHelper:inst11|helpedOutput[0]~15 busmux:inst25|lpm_mux:$00000|muxlut:$00009|result_node~2 } "NODE_NAME" } } { "muxlut.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/muxlut.tdf" 128 5 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.800 ns) + CELL(2.400 ns) 27.000 ns busmux:inst25\|lpm_mux:\$00000\|muxlut:\$00009\|result_node~3 8 COMB LC7_A22 8 " "Info: 8: + IC(2.800 ns) + CELL(2.400 ns) = 27.000 ns; Loc. = LC7_A22; Fanout = 8; COMB Node = 'busmux:inst25\|lpm_mux:\$00000\|muxlut:\$00009\|result_node~3'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.200 ns" { busmux:inst25|lpm_mux:$00000|muxlut:$00009|result_node~2 busmux:inst25|lpm_mux:$00000|muxlut:$00009|result_node~3 } "NODE_NAME" } } { "muxlut.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/muxlut.tdf" 128 5 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.900 ns) + CELL(5.000 ns) 32.900 ns dataToWrite\[0\] 9 PIN PIN_203 0 " "Info: 9: + IC(0.900 ns) + CELL(5.000 ns) = 32.900 ns; Loc. = PIN_203; Fanout = 0; PIN Node = 'dataToWrite\[0\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.900 ns" { busmux:inst25|lpm_mux:$00000|muxlut:$00009|result_node~3 dataToWrite[0] } "NODE_NAME" } } { "Processor.bdf" "" { Schematic "C:/Users/Nathan/SomethingWitty/Processor/Processor.bdf" { { 912 2552 2731 928 "dataToWrite\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "21.900 ns ( 66.57 % ) " "Info: Total cell delay = 21.900 ns ( 66.57 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "11.000 ns ( 33.43 % ) " "Info: Total interconnect delay = 11.000 ns ( 33.43 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "32.900 ns" { ALU:inst42|varOutput[5] ALU:inst42|process_0~29 ALU:inst42|zero~0 ALU:inst42|zero RAMHelper:inst11|helpedOutput[0]~26 RAMHelper:inst11|helpedOutput[0]~15 busmux:inst25|lpm_mux:$00000|muxlut:$00009|result_node~2 busmux:inst25|lpm_mux:$00000|muxlut:$00009|result_node~3 dataToWrite[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "32.900 ns" { ALU:inst42|varOutput[5] {} ALU:inst42|process_0~29 {} ALU:inst42|zero~0 {} ALU:inst42|zero {} RAMHelper:inst11|helpedOutput[0]~26 {} RAMHelper:inst11|helpedOutput[0]~15 {} busmux:inst25|lpm_mux:$00000|muxlut:$00009|result_node~2 {} busmux:inst25|lpm_mux:$00000|muxlut:$00009|result_node~3 {} dataToWrite[0] {} } { 0.000ns 0.500ns 0.500ns 2.900ns 2.900ns 0.000ns 0.500ns 2.800ns 0.900ns } { 0.000ns 2.700ns 2.700ns 2.700ns 1.700ns 2.000ns 2.700ns 2.400ns 5.000ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "86.200 ns" { clk Clock1Hz:inst44|clockTmp ClockSplitter:inst|clk1Temp ProgramCounter:inst1|lpm_counter:tempPC_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[7] Rom:inst3|lpm_rom:lpm_rom_component|altrom:srom|q[14]~mem_cell_ra0 Rom:inst3|lpm_rom:lpm_rom_component|altrom:srom|q[14] Control:inst13|ALUOp[0]~0 Control:inst13|ALUOp[0]~1 Control:inst13|ALUOp[0]~2 ALU:inst42|process_0~4 ALU:inst42|varOutput[0]~101 ALU:inst42|varOutput[0]~102 ALU:inst42|varOutput[7]~53 ALU:inst42|varOutput[5] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "86.200 ns" { clk {} clk~out {} Clock1Hz:inst44|clockTmp {} ClockSplitter:inst|clk1Temp {} ProgramCounter:inst1|lpm_counter:tempPC_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[7] {} Rom:inst3|lpm_rom:lpm_rom_component|altrom:srom|q[14]~mem_cell_ra0 {} Rom:inst3|lpm_rom:lpm_rom_component|altrom:srom|q[14] {} Control:inst13|ALUOp[0]~0 {} Control:inst13|ALUOp[0]~1 {} Control:inst13|ALUOp[0]~2 {} ALU:inst42|process_0~4 {} ALU:inst42|varOutput[0]~101 {} ALU:inst42|varOutput[0]~102 {} ALU:inst42|varOutput[7]~53 {} ALU:inst42|varOutput[5] {} } { 0.000ns 0.000ns 4.100ns 3.200ns 4.000ns 4.500ns 0.000ns 3.000ns 0.500ns 0.500ns 7.100ns 4.800ns 2.800ns 6.200ns 2.900ns } { 0.000ns 2.900ns 1.400ns 1.400ns 1.400ns 12.600ns 2.500ns 2.700ns 2.700ns 2.400ns 2.400ns 2.400ns 2.400ns 2.700ns 2.700ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "32.900 ns" { ALU:inst42|varOutput[5] ALU:inst42|process_0~29 ALU:inst42|zero~0 ALU:inst42|zero RAMHelper:inst11|helpedOutput[0]~26 RAMHelper:inst11|helpedOutput[0]~15 busmux:inst25|lpm_mux:$00000|muxlut:$00009|result_node~2 busmux:inst25|lpm_mux:$00000|muxlut:$00009|result_node~3 dataToWrite[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "32.900 ns" { ALU:inst42|varOutput[5] {} ALU:inst42|process_0~29 {} ALU:inst42|zero~0 {} ALU:inst42|zero {} RAMHelper:inst11|helpedOutput[0]~26 {} RAMHelper:inst11|helpedOutput[0]~15 {} busmux:inst25|lpm_mux:$00000|muxlut:$00009|result_node~2 {} busmux:inst25|lpm_mux:$00000|muxlut:$00009|result_node~3 {} dataToWrite[0] {} } { 0.000ns 0.500ns 0.500ns 2.900ns 2.900ns 0.000ns 0.500ns 2.800ns 0.900ns } { 0.000ns 2.700ns 2.700ns 2.700ns 1.700ns 2.000ns 2.700ns 2.400ns 5.000ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "pushButton2 dataToWrite\[0\] 39.500 ns Longest " "Info: Longest tpd from source pin \"pushButton2\" to destination pin \"dataToWrite\[0\]\" is 39.500 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(10.300 ns) 10.300 ns pushButton2 1 PIN PIN_29 1 " "Info: 1: + IC(0.000 ns) + CELL(10.300 ns) = 10.300 ns; Loc. = PIN_29; Fanout = 1; PIN Node = 'pushButton2'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { pushButton2 } "NODE_NAME" } } { "Processor.bdf" "" { Schematic "C:/Users/Nathan/SomethingWitty/Processor/Processor.bdf" { { 144 3352 3368 312 "pushButton2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(9.000 ns) + CELL(2.700 ns) 22.000 ns RAMHelper:inst11\|helpedOutput\[0\]~13 2 COMB LC4_A19 1 " "Info: 2: + IC(9.000 ns) + CELL(2.700 ns) = 22.000 ns; Loc. = LC4_A19; Fanout = 1; COMB Node = 'RAMHelper:inst11\|helpedOutput\[0\]~13'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "11.700 ns" { pushButton2 RAMHelper:inst11|helpedOutput[0]~13 } "NODE_NAME" } } { "RAMHelper.vhd" "" { Text "C:/Users/Nathan/SomethingWitty/Processor/RAMHelper.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.500 ns) + CELL(2.700 ns) 25.200 ns RAMHelper:inst11\|helpedOutput\[0\]~15 3 COMB LC2_A19 2 " "Info: 3: + IC(0.500 ns) + CELL(2.700 ns) = 25.200 ns; Loc. = LC2_A19; Fanout = 2; COMB Node = 'RAMHelper:inst11\|helpedOutput\[0\]~15'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.200 ns" { RAMHelper:inst11|helpedOutput[0]~13 RAMHelper:inst11|helpedOutput[0]~15 } "NODE_NAME" } } { "RAMHelper.vhd" "" { Text "C:/Users/Nathan/SomethingWitty/Processor/RAMHelper.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.500 ns) + CELL(2.700 ns) 28.400 ns busmux:inst25\|lpm_mux:\$00000\|muxlut:\$00009\|result_node~2 4 COMB LC5_A19 1 " "Info: 4: + IC(0.500 ns) + CELL(2.700 ns) = 28.400 ns; Loc. = LC5_A19; Fanout = 1; COMB Node = 'busmux:inst25\|lpm_mux:\$00000\|muxlut:\$00009\|result_node~2'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.200 ns" { RAMHelper:inst11|helpedOutput[0]~15 busmux:inst25|lpm_mux:$00000|muxlut:$00009|result_node~2 } "NODE_NAME" } } { "muxlut.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/muxlut.tdf" 128 5 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.800 ns) + CELL(2.400 ns) 33.600 ns busmux:inst25\|lpm_mux:\$00000\|muxlut:\$00009\|result_node~3 5 COMB LC7_A22 8 " "Info: 5: + IC(2.800 ns) + CELL(2.400 ns) = 33.600 ns; Loc. = LC7_A22; Fanout = 8; COMB Node = 'busmux:inst25\|lpm_mux:\$00000\|muxlut:\$00009\|result_node~3'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.200 ns" { busmux:inst25|lpm_mux:$00000|muxlut:$00009|result_node~2 busmux:inst25|lpm_mux:$00000|muxlut:$00009|result_node~3 } "NODE_NAME" } } { "muxlut.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/muxlut.tdf" 128 5 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.900 ns) + CELL(5.000 ns) 39.500 ns dataToWrite\[0\] 6 PIN PIN_203 0 " "Info: 6: + IC(0.900 ns) + CELL(5.000 ns) = 39.500 ns; Loc. = PIN_203; Fanout = 0; PIN Node = 'dataToWrite\[0\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.900 ns" { busmux:inst25|lpm_mux:$00000|muxlut:$00009|result_node~3 dataToWrite[0] } "NODE_NAME" } } { "Processor.bdf" "" { Schematic "C:/Users/Nathan/SomethingWitty/Processor/Processor.bdf" { { 912 2552 2731 928 "dataToWrite\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "25.800 ns ( 65.32 % ) " "Info: Total cell delay = 25.800 ns ( 65.32 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "13.700 ns ( 34.68 % ) " "Info: Total interconnect delay = 13.700 ns ( 34.68 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "39.500 ns" { pushButton2 RAMHelper:inst11|helpedOutput[0]~13 RAMHelper:inst11|helpedOutput[0]~15 busmux:inst25|lpm_mux:$00000|muxlut:$00009|result_node~2 busmux:inst25|lpm_mux:$00000|muxlut:$00009|result_node~3 dataToWrite[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "39.500 ns" { pushButton2 {} pushButton2~out {} RAMHelper:inst11|helpedOutput[0]~13 {} RAMHelper:inst11|helpedOutput[0]~15 {} busmux:inst25|lpm_mux:$00000|muxlut:$00009|result_node~2 {} busmux:inst25|lpm_mux:$00000|muxlut:$00009|result_node~3 {} dataToWrite[0] {} } { 0.000ns 0.000ns 9.000ns 0.500ns 0.500ns 2.800ns 0.900ns } { 0.000ns 10.300ns 2.700ns 2.700ns 2.700ns 2.400ns 5.000ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "RegisterFile:inst4\|8dffe:inst2\|34 dips2 clk -2.200 ns register " "Info: th for register \"RegisterFile:inst4\|8dffe:inst2\|34\" (data pin = \"dips2\", clock pin = \"clk\") is -2.200 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 22.400 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 22.400 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.900 ns) 2.900 ns clk 1 CLK PIN_91 15 " "Info: 1: + IC(0.000 ns) + CELL(2.900 ns) = 2.900 ns; Loc. = PIN_91; Fanout = 15; CLK Node = 'clk'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Processor.bdf" "" { Schematic "C:/Users/Nathan/SomethingWitty/Processor/Processor.bdf" { { 240 -24 144 256 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.100 ns) + CELL(1.400 ns) 8.400 ns Clock1Hz:inst44\|clockTmp 2 REG LC3_D31 3 " "Info: 2: + IC(4.100 ns) + CELL(1.400 ns) = 8.400 ns; Loc. = LC3_D31; Fanout = 3; REG Node = 'Clock1Hz:inst44\|clockTmp'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.500 ns" { clk Clock1Hz:inst44|clockTmp } "NODE_NAME" } } { "Clock1Hz.vhd" "" { Text "C:/Users/Nathan/SomethingWitty/Processor/Clock1Hz.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.200 ns) + CELL(1.400 ns) 13.000 ns ClockSplitter:inst\|clk2Temp 3 REG LC1_D51 210 " "Info: 3: + IC(3.200 ns) + CELL(1.400 ns) = 13.000 ns; Loc. = LC1_D51; Fanout = 210; REG Node = 'ClockSplitter:inst\|clk2Temp'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.600 ns" { Clock1Hz:inst44|clockTmp ClockSplitter:inst|clk2Temp } "NODE_NAME" } } { "ClockSplitter.vhd" "" { Text "C:/Users/Nathan/SomethingWitty/Processor/ClockSplitter.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(9.400 ns) + CELL(0.000 ns) 22.400 ns RegisterFile:inst4\|8dffe:inst2\|34 4 REG LC3_A14 2 " "Info: 4: + IC(9.400 ns) + CELL(0.000 ns) = 22.400 ns; Loc. = LC3_A14; Fanout = 2; REG Node = 'RegisterFile:inst4\|8dffe:inst2\|34'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.400 ns" { ClockSplitter:inst|clk2Temp RegisterFile:inst4|8dffe:inst2|34 } "NODE_NAME" } } { "8dffe.bdf" "" { Schematic "c:/altera/90sp2/quartus/libraries/others/maxplus2/8dffe.bdf" { { 880 264 328 960 "34" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.700 ns ( 25.45 % ) " "Info: Total cell delay = 5.700 ns ( 25.45 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "16.700 ns ( 74.55 % ) " "Info: Total interconnect delay = 16.700 ns ( 74.55 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "22.400 ns" { clk Clock1Hz:inst44|clockTmp ClockSplitter:inst|clk2Temp RegisterFile:inst4|8dffe:inst2|34 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "22.400 ns" { clk {} clk~out {} Clock1Hz:inst44|clockTmp {} ClockSplitter:inst|clk2Temp {} RegisterFile:inst4|8dffe:inst2|34 {} } { 0.000ns 0.000ns 4.100ns 3.200ns 9.400ns } { 0.000ns 2.900ns 1.400ns 1.400ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "3.100 ns + " "Info: + Micro hold delay of destination is 3.100 ns" {  } { { "8dffe.bdf" "" { Schematic "c:/altera/90sp2/quartus/libraries/others/maxplus2/8dffe.bdf" { { 880 264 328 960 "34" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "27.700 ns - Shortest pin register " "Info: - Shortest pin to register delay is 27.700 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(10.300 ns) 10.300 ns dips2 1 PIN PIN_35 1 " "Info: 1: + IC(0.000 ns) + CELL(10.300 ns) = 10.300 ns; Loc. = PIN_35; Fanout = 1; PIN Node = 'dips2'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { dips2 } "NODE_NAME" } } { "Processor.bdf" "" { Schematic "C:/Users/Nathan/SomethingWitty/Processor/Processor.bdf" { { 328 2936 3104 344 "dips2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(9.600 ns) + CELL(2.700 ns) 22.600 ns RAMHelper:inst11\|helpedOutput\[2\]~6 2 COMB LC6_A14 2 " "Info: 2: + IC(9.600 ns) + CELL(2.700 ns) = 22.600 ns; Loc. = LC6_A14; Fanout = 2; COMB Node = 'RAMHelper:inst11\|helpedOutput\[2\]~6'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "12.300 ns" { dips2 RAMHelper:inst11|helpedOutput[2]~6 } "NODE_NAME" } } { "RAMHelper.vhd" "" { Text "C:/Users/Nathan/SomethingWitty/Processor/RAMHelper.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.500 ns) + CELL(2.400 ns) 25.500 ns busmux:inst25\|lpm_mux:\$00000\|muxlut:\$00013\|result_node~2 3 COMB LC7_A14 8 " "Info: 3: + IC(0.500 ns) + CELL(2.400 ns) = 25.500 ns; Loc. = LC7_A14; Fanout = 8; COMB Node = 'busmux:inst25\|lpm_mux:\$00000\|muxlut:\$00013\|result_node~2'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.900 ns" { RAMHelper:inst11|helpedOutput[2]~6 busmux:inst25|lpm_mux:$00000|muxlut:$00013|result_node~2 } "NODE_NAME" } } { "muxlut.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/muxlut.tdf" 128 5 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.500 ns) + CELL(1.700 ns) 27.700 ns RegisterFile:inst4\|8dffe:inst2\|34 4 REG LC3_A14 2 " "Info: 4: + IC(0.500 ns) + CELL(1.700 ns) = 27.700 ns; Loc. = LC3_A14; Fanout = 2; REG Node = 'RegisterFile:inst4\|8dffe:inst2\|34'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.200 ns" { busmux:inst25|lpm_mux:$00000|muxlut:$00013|result_node~2 RegisterFile:inst4|8dffe:inst2|34 } "NODE_NAME" } } { "8dffe.bdf" "" { Schematic "c:/altera/90sp2/quartus/libraries/others/maxplus2/8dffe.bdf" { { 880 264 328 960 "34" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "17.100 ns ( 61.73 % ) " "Info: Total cell delay = 17.100 ns ( 61.73 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "10.600 ns ( 38.27 % ) " "Info: Total interconnect delay = 10.600 ns ( 38.27 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "27.700 ns" { dips2 RAMHelper:inst11|helpedOutput[2]~6 busmux:inst25|lpm_mux:$00000|muxlut:$00013|result_node~2 RegisterFile:inst4|8dffe:inst2|34 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "27.700 ns" { dips2 {} dips2~out {} RAMHelper:inst11|helpedOutput[2]~6 {} busmux:inst25|lpm_mux:$00000|muxlut:$00013|result_node~2 {} RegisterFile:inst4|8dffe:inst2|34 {} } { 0.000ns 0.000ns 9.600ns 0.500ns 0.500ns } { 0.000ns 10.300ns 2.700ns 2.400ns 1.700ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "22.400 ns" { clk Clock1Hz:inst44|clockTmp ClockSplitter:inst|clk2Temp RegisterFile:inst4|8dffe:inst2|34 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "22.400 ns" { clk {} clk~out {} Clock1Hz:inst44|clockTmp {} ClockSplitter:inst|clk2Temp {} RegisterFile:inst4|8dffe:inst2|34 {} } { 0.000ns 0.000ns 4.100ns 3.200ns 9.400ns } { 0.000ns 2.900ns 1.400ns 1.400ns 0.000ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "27.700 ns" { dips2 RAMHelper:inst11|helpedOutput[2]~6 busmux:inst25|lpm_mux:$00000|muxlut:$00013|result_node~2 RegisterFile:inst4|8dffe:inst2|34 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "27.700 ns" { dips2 {} dips2~out {} RAMHelper:inst11|helpedOutput[2]~6 {} busmux:inst25|lpm_mux:$00000|muxlut:$00013|result_node~2 {} RegisterFile:inst4|8dffe:inst2|34 {} } { 0.000ns 0.000ns 9.600ns 0.500ns 0.500ns } { 0.000ns 10.300ns 2.700ns 2.400ns 1.700ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 12 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 12 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "191 " "Info: Peak virtual memory: 191 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 19 06:23:25 2013 " "Info: Processing ended: Thu Dec 19 06:23:25 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
