set_global_assignment -name VERILOG_FILE   [file join $::quartus(qip_path) "core_top.v"]
set_global_assignment -name VERILOG_FILE   [file join $::quartus(qip_path) "core_bridge_cmd.v"]
set_global_assignment -name SDC_FILE       [file join $::quartus(qip_path) "core_constraints.sdc"]
set_global_assignment -name SIGNALTAP_FILE [file join $::quartus(qip_path) "stp1.stp"]

set_global_assignment -name QIP_FILE       [file join $::quartus(qip_path) "mf_audio_pll.qip"]
set_global_assignment -name QIP_FILE       [file join $::quartus(qip_path) "mf_pllbase.qip"]
set_global_assignment -name QIP_FILE       [file join $::quartus(qip_path) "pll_reconfig.qip"]
