vendor_name = ModelSim
source_file = 1, C:/Users/User/Desktop/DSD086/problem 3/problem3.vhd
source_file = 1, c:/intelfpga_lite/19.1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, c:/intelfpga_lite/19.1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, c:/intelfpga_lite/19.1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, c:/intelfpga_lite/19.1/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, C:/Users/User/Desktop/DSD086/problem 3/db/problem3.cbx.xml
design_name = problem3
instance = comp, \x2~I\, x2, problem3, 1
instance = comp, \x3~I\, x3, problem3, 1
instance = comp, \x1~I\, x1, problem3, 1
instance = comp, \f~0\, f~0, problem3, 1
instance = comp, \f~I\, f, problem3, 1
