/******************************************************************************
 *   COPYRIGHT (C) 2011 PMC-SIERRA, INC. ALL RIGHTS RESERVED.
 * --------------------------------------------------------------------------
 *  This software embodies materials and concepts which are proprietary and
 *  confidential to PMC-Sierra, Inc.
 *  PMC-Sierra distributes this software to its customers pursuant to the
 *  terms and conditions of the Software License Agreement
 *  contained in the text file software.lic that is distributed along with
 *  the software. This software can only be utilized if all
 *  terms and conditions of the Software License Agreement are
 *  accepted. If there are any questions, concerns, or if the
 *  Software License Agreement text file, software.lic, is missing please
 *  contact PMC-Sierra for assistance.
 * -------------------------------------------------------------------------
 *   DESCRIPTION:
 *     Contains all register offset and register bit definitions for the
 *     empei_i block
 * 
 *   NOTES:
 *     This file is generated by the script codegen.pm, version 1.1
 *     Do not modify this file.
 * 
 *     The input file is ../src/ioxml/pm30_60_205_map.xml
 *     block_uri "../xxx.xml"
 *     block_part_number "PM30_60_205"
 *     block_mnemonic "EMPEI120_I"
 * 
 *****************************************************************************/
#ifndef _EMPEI_I_REGS_H
#define _EMPEI_I_REGS_H

#ifdef __cplusplus
extern "C" {
#endif /* __cplusplus */


/*--------------------.
 | register addresses |
 +-------------------*/
#define PMC_EMPEI120_I_REG_SW_RESET               0x00000000
#define PMC_EMPEI120_I_REG_LINK_ENABLE            0x00000004
#define PMC_EMPEI120_I_REG_INT_CTRL               0x00000008
#define PMC_EMPEI120_I_REG_INS_EXT_OF_INT         0x00000018
#define PMC_EMPEI120_I_REG_SYS_INTL_OF_INT        0x0000001c
#define PMC_EMPEI120_I_REG_SYS_INS_UR_INT         0x00000020
#define PMC_EMPEI120_I_REG_SYS_INS_Q_RSYNC_INT    0x00000024
#define PMC_EMPEI120_I_REG_EXT_Q_RSYNC_INT        0x00000028
#define PMC_EMPEI120_I_REG_INS_EXT_OF_INT_EN      0x00000038
#define PMC_EMPEI120_I_REG_SYS_INTL_OF_INT_EN     0x0000003c
#define PMC_EMPEI120_I_REG_SYS_INS_UR_INT_EN      0x00000040
#define PMC_EMPEI120_I_REG_SYS_INS_Q_RSYNC_INT_EN 0x00000044
#define PMC_EMPEI120_I_REG_EXT_Q_RSYNC_INT_EN     0x00000048
#define PMC_EMPEI120_I_REG_INS_EXT_OF_INT_VAL     0x00000058
#define PMC_EMPEI120_I_REG_SYS_INTL_OF_INT_VAL    0x0000005c
#define PMC_EMPEI120_I_REG_SYS_INS_UR_INT_VAL     0x00000060
#define PMC_EMPEI120_I_REG_WRRPC                  0x00000070
#define PMC_EMPEI120_I_REG_RAM_SD_CTRL            0x00000074
#define PMC_EMPEI120_I_REG_CPB_LSC_LOW            0x00000080
#define PMC_EMPEI120_I_REG_CPB_USC_HIGH           0x00000084
#define PMC_EMPEI120_I_REG_INTL_LSC_LOW           0x00000088
#define PMC_EMPEI120_I_REG_INTL_USC_HIGH          0x0000008c
#define PMC_EMPEI120_I_REG_UPD_LSC                0x00000090
#define PMC_EMPEI120_I_REG_CPB_PF_ENABLE          0x00000098
#define PMC_EMPEI120_I_REG_PMON_CNTR_CLR          0x000000a0
#define PMC_EMPEI120_I_REG_LINK_RESET             0x000000f8
#define PMC_EMPEI120_I_REG_CHAN_MAP( N )          (0x00000500 + (N) * 4)
#define PMC_EMPEI120_I_REG_LINK_TYPE( N )         (0x00000580 + (N) * 4)
#define PMC_EMPEI120_I_REG_SYS_MAP_TBL( N )       (0x00000700 + (N) * 4)
#define PMC_EMPEI120_I_REG_EXT_PMON_CONFIG( N )   (0x00000a00 + (N) * 4)
#define PMC_EMPEI120_I_REG_EXT_PMON_PKT_CNT( N )  (0x00000b00 + (N) * 4)
#define PMC_EMPEI120_I_REG_EXT_PMON_DRP_CNT( N )  (0x00000c00 + (N) * 4)
#define PMC_EMPEI120_I_REG_INS_PMON_PKT_CNT( N )  (0x00000c80 + (N) * 4)
#define PMC_EMPEI120_I_REG_SYS_PMON_DRP_CNT( N )  (0x00000d00 + (N) * 4)

/*----------------------------------.
 | Register 0x00000000 SW_RESET     |
 +----------------------------------+
 | bit  0 R/W  SW_RESET_ECLASS_CORE |
 | bit  1 R/W  SW_RESET_ECLASS_NREG |
 +---------------------------------*/
#define PMC_EMPEI120_I_REG_SW_RESET_UNUSED_MASK              0xfffffffc
#define EMPEI120_I_REG_SW_RESET_BIT_SW_RESET_ECLASS_CORE_MSK 0x00000001
#define EMPEI120_I_REG_SW_RESET_BIT_SW_RESET_ECLASS_CORE_OFF 0
#define EMPEI120_I_REG_SW_RESET_BIT_SW_RESET_ECLASS_NREG_MSK 0x00000002
#define EMPEI120_I_REG_SW_RESET_BIT_SW_RESET_ECLASS_NREG_OFF 1

/*---------------------------------.
 | Register 0x00000004 LINK_ENABLE |
 +---------------------------------+
 | bit  11:0 R/W  LINK_ENABLE      |
 +--------------------------------*/
#define PMC_EMPEI120_I_REG_LINK_ENABLE_UNUSED_MASK     0xfffff000
#define EMPEI120_I_REG_LINK_ENABLE_BIT_LINK_ENABLE_MSK 0x00000fff
#define EMPEI120_I_REG_LINK_ENABLE_BIT_LINK_ENABLE_OFF 0

/*------------------------------.
 | Register 0x00000008 INT_CTRL |
 +------------------------------+
 | bit  0 R/W  WCI_MODE_CONTROL |
 | bit  8 R/W  CLR_INT_CONTROL  |
 +-----------------------------*/
#define PMC_EMPEI120_I_REG_INT_CTRL_UNUSED_MASK          0xfffffefe
#define EMPEI120_I_REG_INT_CTRL_BIT_WCI_MODE_CONTROL_MSK 0x00000001
#define EMPEI120_I_REG_INT_CTRL_BIT_WCI_MODE_CONTROL_OFF 0
#define EMPEI120_I_REG_INT_CTRL_BIT_CLR_INT_CONTROL_MSK  0x00000100
#define EMPEI120_I_REG_INT_CTRL_BIT_CLR_INT_CONTROL_OFF  8

/*--------------------------------------.
 | Register 0x00000018 INS_EXT_OF_INT   |
 +--------------------------------------+
 | bit  11:0  R/W  INS_Q_OVERFLOW_INT_I |
 | bit  23:12 R/W  EXT_Q_OVERFLOW_INT_I |
 +-------------------------------------*/
#define PMC_EMPEI120_I_REG_INS_EXT_OF_INT_UNUSED_MASK              0xff000000
#define EMPEI120_I_REG_INS_EXT_OF_INT_BIT_INS_Q_OVERFLOW_INT_I_MSK 0x00000fff
#define EMPEI120_I_REG_INS_EXT_OF_INT_BIT_INS_Q_OVERFLOW_INT_I_OFF 0
#define EMPEI120_I_REG_INS_EXT_OF_INT_BIT_EXT_Q_OVERFLOW_INT_I_MSK 0x00fff000
#define EMPEI120_I_REG_INS_EXT_OF_INT_BIT_EXT_Q_OVERFLOW_INT_I_OFF 12

/*---------------------------------------.
 | Register 0x0000001c SYS_INTL_OF_INT   |
 +---------------------------------------+
 | bit  11:0  R/W  SYS_Q_OVERFLOW_INT_I  |
 | bit  23:12 R/W  INTL_Q_OVERFLOW_INT_I |
 +--------------------------------------*/
#define PMC_EMPEI120_I_REG_SYS_INTL_OF_INT_UNUSED_MASK               0xff000000
#define EMPEI120_I_REG_SYS_INTL_OF_INT_BIT_SYS_Q_OVERFLOW_INT_I_MSK  0x00000fff
#define EMPEI120_I_REG_SYS_INTL_OF_INT_BIT_SYS_Q_OVERFLOW_INT_I_OFF  0
#define EMPEI120_I_REG_SYS_INTL_OF_INT_BIT_INTL_Q_OVERFLOW_INT_I_MSK 0x00fff000
#define EMPEI120_I_REG_SYS_INTL_OF_INT_BIT_INTL_Q_OVERFLOW_INT_I_OFF 12

/*--------------------------------------.
 | Register 0x00000020 SYS_INS_UR_INT   |
 +--------------------------------------+
 | bit  11:0  R/W  SYS_Q_UNDERRUN_INT_I |
 | bit  23:12 R/W  INS_Q_UNDERRUN_INT_I |
 +-------------------------------------*/
#define PMC_EMPEI120_I_REG_SYS_INS_UR_INT_UNUSED_MASK              0xff000000
#define EMPEI120_I_REG_SYS_INS_UR_INT_BIT_SYS_Q_UNDERRUN_INT_I_MSK 0x00000fff
#define EMPEI120_I_REG_SYS_INS_UR_INT_BIT_SYS_Q_UNDERRUN_INT_I_OFF 0
#define EMPEI120_I_REG_SYS_INS_UR_INT_BIT_INS_Q_UNDERRUN_INT_I_MSK 0x00fff000
#define EMPEI120_I_REG_SYS_INS_UR_INT_BIT_INS_Q_UNDERRUN_INT_I_OFF 12

/*-----------------------------------------.
 | Register 0x00000024 SYS_INS_Q_RSYNC_INT |
 +-----------------------------------------+
 | bit  11:0  R/W  SYS_Q_RESYNC_INT_I      |
 | bit  23:12 R/W  INS_Q_RESYNC_INT_I      |
 +----------------------------------------*/
#define PMC_EMPEI120_I_REG_SYS_INS_Q_RSYNC_INT_UNUSED_MASK            0xff000000
#define EMPEI120_I_REG_SYS_INS_Q_RSYNC_INT_BIT_SYS_Q_RESYNC_INT_I_MSK 0x00000fff
#define EMPEI120_I_REG_SYS_INS_Q_RSYNC_INT_BIT_SYS_Q_RESYNC_INT_I_OFF 0
#define EMPEI120_I_REG_SYS_INS_Q_RSYNC_INT_BIT_INS_Q_RESYNC_INT_I_MSK 0x00fff000
#define EMPEI120_I_REG_SYS_INS_Q_RSYNC_INT_BIT_INS_Q_RESYNC_INT_I_OFF 12

/*-------------------------------------.
 | Register 0x00000028 EXT_Q_RSYNC_INT |
 +-------------------------------------+
 | bit  11:0 R/W  EXT_Q_RESYNC_INT_I   |
 +------------------------------------*/
#define PMC_EMPEI120_I_REG_EXT_Q_RSYNC_INT_UNUSED_MASK            0xfffff000
#define EMPEI120_I_REG_EXT_Q_RSYNC_INT_BIT_EXT_Q_RESYNC_INT_I_MSK 0x00000fff
#define EMPEI120_I_REG_EXT_Q_RSYNC_INT_BIT_EXT_Q_RESYNC_INT_I_OFF 0

/*---------------------------------------.
 | Register 0x00000038 INS_EXT_OF_INT_EN |
 +---------------------------------------+
 | bit  11:0  R/W  INS_Q_OVERFLOW_INT_E  |
 | bit  23:12 R/W  EXT_Q_OVERFLOW_INT_E  |
 +--------------------------------------*/
#define PMC_EMPEI120_I_REG_INS_EXT_OF_INT_EN_UNUSED_MASK              0xff000000
#define EMPEI120_I_REG_INS_EXT_OF_INT_EN_BIT_INS_Q_OVERFLOW_INT_E_MSK 0x00000fff
#define EMPEI120_I_REG_INS_EXT_OF_INT_EN_BIT_INS_Q_OVERFLOW_INT_E_OFF 0
#define EMPEI120_I_REG_INS_EXT_OF_INT_EN_BIT_EXT_Q_OVERFLOW_INT_E_MSK 0x00fff000
#define EMPEI120_I_REG_INS_EXT_OF_INT_EN_BIT_EXT_Q_OVERFLOW_INT_E_OFF 12

/*----------------------------------------.
 | Register 0x0000003c SYS_INTL_OF_INT_EN |
 +----------------------------------------+
 | bit  11:0  R/W  SYS_Q_OVERFLOW_INT_E   |
 | bit  23:12 R/W  INTL_Q_OVERFLOW_INT_E  |
 +---------------------------------------*/
#define PMC_EMPEI120_I_REG_SYS_INTL_OF_INT_EN_UNUSED_MASK               0xff000000
#define EMPEI120_I_REG_SYS_INTL_OF_INT_EN_BIT_SYS_Q_OVERFLOW_INT_E_MSK  0x00000fff
#define EMPEI120_I_REG_SYS_INTL_OF_INT_EN_BIT_SYS_Q_OVERFLOW_INT_E_OFF  0
#define EMPEI120_I_REG_SYS_INTL_OF_INT_EN_BIT_INTL_Q_OVERFLOW_INT_E_MSK 0x00fff000
#define EMPEI120_I_REG_SYS_INTL_OF_INT_EN_BIT_INTL_Q_OVERFLOW_INT_E_OFF 12

/*---------------------------------------.
 | Register 0x00000040 SYS_INS_UR_INT_EN |
 +---------------------------------------+
 | bit  11:0  R/W  SYS_Q_UNDERRUN_INT_E  |
 | bit  23:12 R/W  INS_Q_UNDERRUN_INT_E  |
 +--------------------------------------*/
#define PMC_EMPEI120_I_REG_SYS_INS_UR_INT_EN_UNUSED_MASK              0xff000000
#define EMPEI120_I_REG_SYS_INS_UR_INT_EN_BIT_SYS_Q_UNDERRUN_INT_E_MSK 0x00000fff
#define EMPEI120_I_REG_SYS_INS_UR_INT_EN_BIT_SYS_Q_UNDERRUN_INT_E_OFF 0
#define EMPEI120_I_REG_SYS_INS_UR_INT_EN_BIT_INS_Q_UNDERRUN_INT_E_MSK 0x00fff000
#define EMPEI120_I_REG_SYS_INS_UR_INT_EN_BIT_INS_Q_UNDERRUN_INT_E_OFF 12

/*--------------------------------------------.
 | Register 0x00000044 SYS_INS_Q_RSYNC_INT_EN |
 +--------------------------------------------+
 | bit  11:0  R/W  SYS_Q_RESYNC_INT_E         |
 | bit  23:12 R/W  INS_Q_RESYNC_INT_E         |
 +-------------------------------------------*/
#define PMC_EMPEI120_I_REG_SYS_INS_Q_RSYNC_INT_EN_UNUSED_MASK            0xff000000
#define EMPEI120_I_REG_SYS_INS_Q_RSYNC_INT_EN_BIT_SYS_Q_RESYNC_INT_E_MSK 0x00000fff
#define EMPEI120_I_REG_SYS_INS_Q_RSYNC_INT_EN_BIT_SYS_Q_RESYNC_INT_E_OFF 0
#define EMPEI120_I_REG_SYS_INS_Q_RSYNC_INT_EN_BIT_INS_Q_RESYNC_INT_E_MSK 0x00fff000
#define EMPEI120_I_REG_SYS_INS_Q_RSYNC_INT_EN_BIT_INS_Q_RESYNC_INT_E_OFF 12

/*----------------------------------------.
 | Register 0x00000048 EXT_Q_RSYNC_INT_EN |
 +----------------------------------------+
 | bit  11:0 R/W  EXT_Q_RESYNC_INT_E      |
 +---------------------------------------*/
#define PMC_EMPEI120_I_REG_EXT_Q_RSYNC_INT_EN_UNUSED_MASK            0xfffff000
#define EMPEI120_I_REG_EXT_Q_RSYNC_INT_EN_BIT_EXT_Q_RESYNC_INT_E_MSK 0x00000fff
#define EMPEI120_I_REG_EXT_Q_RSYNC_INT_EN_BIT_EXT_Q_RESYNC_INT_E_OFF 0

/*----------------------------------------.
 | Register 0x00000058 INS_EXT_OF_INT_VAL |
 +----------------------------------------+
 | bit  11:0  R  INS_Q_OVERFLOW_INT_V     |
 | bit  23:12 R  EXT_Q_OVERFLOW_INT_V     |
 +---------------------------------------*/
#define PMC_EMPEI120_I_REG_INS_EXT_OF_INT_VAL_UNUSED_MASK              0xff000000
#define EMPEI120_I_REG_INS_EXT_OF_INT_VAL_BIT_INS_Q_OVERFLOW_INT_V_MSK 0x00000fff
#define EMPEI120_I_REG_INS_EXT_OF_INT_VAL_BIT_INS_Q_OVERFLOW_INT_V_OFF 0
#define EMPEI120_I_REG_INS_EXT_OF_INT_VAL_BIT_EXT_Q_OVERFLOW_INT_V_MSK 0x00fff000
#define EMPEI120_I_REG_INS_EXT_OF_INT_VAL_BIT_EXT_Q_OVERFLOW_INT_V_OFF 12

/*-----------------------------------------.
 | Register 0x0000005c SYS_INTL_OF_INT_VAL |
 +-----------------------------------------+
 | bit  11:0  R  SYS_Q_OVERFLOW_INT_V      |
 | bit  23:12 R  INTL_Q_OVERFLOW_INT_V     |
 +----------------------------------------*/
#define PMC_EMPEI120_I_REG_SYS_INTL_OF_INT_VAL_UNUSED_MASK               0xff000000
#define EMPEI120_I_REG_SYS_INTL_OF_INT_VAL_BIT_SYS_Q_OVERFLOW_INT_V_MSK  0x00000fff
#define EMPEI120_I_REG_SYS_INTL_OF_INT_VAL_BIT_SYS_Q_OVERFLOW_INT_V_OFF  0
#define EMPEI120_I_REG_SYS_INTL_OF_INT_VAL_BIT_INTL_Q_OVERFLOW_INT_V_MSK 0x00fff000
#define EMPEI120_I_REG_SYS_INTL_OF_INT_VAL_BIT_INTL_Q_OVERFLOW_INT_V_OFF 12

/*----------------------------------------.
 | Register 0x00000060 SYS_INS_UR_INT_VAL |
 +----------------------------------------+
 | bit  11:0  R  SYS_Q_UNDERRUN_INT_V     |
 | bit  23:12 R  INS_Q_UNDERRUN_INT_V     |
 +---------------------------------------*/
#define PMC_EMPEI120_I_REG_SYS_INS_UR_INT_VAL_UNUSED_MASK              0xff000000
#define EMPEI120_I_REG_SYS_INS_UR_INT_VAL_BIT_SYS_Q_UNDERRUN_INT_V_MSK 0x00000fff
#define EMPEI120_I_REG_SYS_INS_UR_INT_VAL_BIT_SYS_Q_UNDERRUN_INT_V_OFF 0
#define EMPEI120_I_REG_SYS_INS_UR_INT_VAL_BIT_INS_Q_UNDERRUN_INT_V_MSK 0x00fff000
#define EMPEI120_I_REG_SYS_INS_UR_INT_VAL_BIT_INS_Q_UNDERRUN_INT_V_OFF 12

/*-----------------------------------.
 | Register 0x00000070 WRRPC         |
 +-----------------------------------+
 | bit  0  R/W  WRR0_CLIENTA_WEIGHT  |
 | bit  1  R/W  WRR1_CLIENTA_WEIGHT  |
 | bit  2  R/W  WRR2_CLIENTA_WEIGHT  |
 | bit  3  R/W  WRR3_CLIENTA_WEIGHT  |
 | bit  4  R/W  WRR4_CLIENTA_WEIGHT  |
 | bit  5  R/W  WRR5_CLIENTA_WEIGHT  |
 | bit  6  R/W  WRR6_CLIENTA_WEIGHT  |
 | bit  7  R/W  WRR7_CLIENTA_WEIGHT  |
 | bit  8  R/W  WRR8_CLIENTA_WEIGHT  |
 | bit  9  R/W  WRR9_CLIENTA_WEIGHT  |
 | bit  10 R/W  WRR10_CLIENTA_WEIGHT |
 | bit  11 R/W  WRR11_CLIENTA_WEIGHT |
 | bit  16 R/W  WRR0_CLIENTB_WEIGHT  |
 | bit  17 R/W  WRR1_CLIENTB_WEIGHT  |
 | bit  18 R/W  WRR2_CLIENTB_WEIGHT  |
 | bit  19 R/W  WRR3_CLIENTB_WEIGHT  |
 | bit  20 R/W  WRR4_CLIENTB_WEIGHT  |
 | bit  21 R/W  WRR5_CLIENTB_WEIGHT  |
 | bit  22 R/W  WRR6_CLIENTB_WEIGHT  |
 | bit  23 R/W  WRR7_CLIENTB_WEIGHT  |
 | bit  24 R/W  WRR8_CLIENTB_WEIGHT  |
 | bit  25 R/W  WRR9_CLIENTB_WEIGHT  |
 | bit  26 R/W  WRR10_CLIENTB_WEIGHT |
 | bit  27 R/W  WRR11_CLIENTB_WEIGHT |
 +----------------------------------*/
#define PMC_EMPEI120_I_REG_WRRPC_UNUSED_MASK              0xf000f000
#define EMPEI120_I_REG_WRRPC_BIT_WRR0_CLIENTA_WEIGHT_MSK  0x00000001
#define EMPEI120_I_REG_WRRPC_BIT_WRR0_CLIENTA_WEIGHT_OFF  0
#define EMPEI120_I_REG_WRRPC_BIT_WRR1_CLIENTA_WEIGHT_MSK  0x00000002
#define EMPEI120_I_REG_WRRPC_BIT_WRR1_CLIENTA_WEIGHT_OFF  1
#define EMPEI120_I_REG_WRRPC_BIT_WRR2_CLIENTA_WEIGHT_MSK  0x00000004
#define EMPEI120_I_REG_WRRPC_BIT_WRR2_CLIENTA_WEIGHT_OFF  2
#define EMPEI120_I_REG_WRRPC_BIT_WRR3_CLIENTA_WEIGHT_MSK  0x00000008
#define EMPEI120_I_REG_WRRPC_BIT_WRR3_CLIENTA_WEIGHT_OFF  3
#define EMPEI120_I_REG_WRRPC_BIT_WRR4_CLIENTA_WEIGHT_MSK  0x00000010
#define EMPEI120_I_REG_WRRPC_BIT_WRR4_CLIENTA_WEIGHT_OFF  4
#define EMPEI120_I_REG_WRRPC_BIT_WRR5_CLIENTA_WEIGHT_MSK  0x00000020
#define EMPEI120_I_REG_WRRPC_BIT_WRR5_CLIENTA_WEIGHT_OFF  5
#define EMPEI120_I_REG_WRRPC_BIT_WRR6_CLIENTA_WEIGHT_MSK  0x00000040
#define EMPEI120_I_REG_WRRPC_BIT_WRR6_CLIENTA_WEIGHT_OFF  6
#define EMPEI120_I_REG_WRRPC_BIT_WRR7_CLIENTA_WEIGHT_MSK  0x00000080
#define EMPEI120_I_REG_WRRPC_BIT_WRR7_CLIENTA_WEIGHT_OFF  7
#define EMPEI120_I_REG_WRRPC_BIT_WRR8_CLIENTA_WEIGHT_MSK  0x00000100
#define EMPEI120_I_REG_WRRPC_BIT_WRR8_CLIENTA_WEIGHT_OFF  8
#define EMPEI120_I_REG_WRRPC_BIT_WRR9_CLIENTA_WEIGHT_MSK  0x00000200
#define EMPEI120_I_REG_WRRPC_BIT_WRR9_CLIENTA_WEIGHT_OFF  9
#define EMPEI120_I_REG_WRRPC_BIT_WRR10_CLIENTA_WEIGHT_MSK 0x00000400
#define EMPEI120_I_REG_WRRPC_BIT_WRR10_CLIENTA_WEIGHT_OFF 10
#define EMPEI120_I_REG_WRRPC_BIT_WRR11_CLIENTA_WEIGHT_MSK 0x00000800
#define EMPEI120_I_REG_WRRPC_BIT_WRR11_CLIENTA_WEIGHT_OFF 11
#define EMPEI120_I_REG_WRRPC_BIT_WRR0_CLIENTB_WEIGHT_MSK  0x00010000
#define EMPEI120_I_REG_WRRPC_BIT_WRR0_CLIENTB_WEIGHT_OFF  16
#define EMPEI120_I_REG_WRRPC_BIT_WRR1_CLIENTB_WEIGHT_MSK  0x00020000
#define EMPEI120_I_REG_WRRPC_BIT_WRR1_CLIENTB_WEIGHT_OFF  17
#define EMPEI120_I_REG_WRRPC_BIT_WRR2_CLIENTB_WEIGHT_MSK  0x00040000
#define EMPEI120_I_REG_WRRPC_BIT_WRR2_CLIENTB_WEIGHT_OFF  18
#define EMPEI120_I_REG_WRRPC_BIT_WRR3_CLIENTB_WEIGHT_MSK  0x00080000
#define EMPEI120_I_REG_WRRPC_BIT_WRR3_CLIENTB_WEIGHT_OFF  19
#define EMPEI120_I_REG_WRRPC_BIT_WRR4_CLIENTB_WEIGHT_MSK  0x00100000
#define EMPEI120_I_REG_WRRPC_BIT_WRR4_CLIENTB_WEIGHT_OFF  20
#define EMPEI120_I_REG_WRRPC_BIT_WRR5_CLIENTB_WEIGHT_MSK  0x00200000
#define EMPEI120_I_REG_WRRPC_BIT_WRR5_CLIENTB_WEIGHT_OFF  21
#define EMPEI120_I_REG_WRRPC_BIT_WRR6_CLIENTB_WEIGHT_MSK  0x00400000
#define EMPEI120_I_REG_WRRPC_BIT_WRR6_CLIENTB_WEIGHT_OFF  22
#define EMPEI120_I_REG_WRRPC_BIT_WRR7_CLIENTB_WEIGHT_MSK  0x00800000
#define EMPEI120_I_REG_WRRPC_BIT_WRR7_CLIENTB_WEIGHT_OFF  23
#define EMPEI120_I_REG_WRRPC_BIT_WRR8_CLIENTB_WEIGHT_MSK  0x01000000
#define EMPEI120_I_REG_WRRPC_BIT_WRR8_CLIENTB_WEIGHT_OFF  24
#define EMPEI120_I_REG_WRRPC_BIT_WRR9_CLIENTB_WEIGHT_MSK  0x02000000
#define EMPEI120_I_REG_WRRPC_BIT_WRR9_CLIENTB_WEIGHT_OFF  25
#define EMPEI120_I_REG_WRRPC_BIT_WRR10_CLIENTB_WEIGHT_MSK 0x04000000
#define EMPEI120_I_REG_WRRPC_BIT_WRR10_CLIENTB_WEIGHT_OFF 26
#define EMPEI120_I_REG_WRRPC_BIT_WRR11_CLIENTB_WEIGHT_MSK 0x08000000
#define EMPEI120_I_REG_WRRPC_BIT_WRR11_CLIENTB_WEIGHT_OFF 27

/*---------------------------------.
 | Register 0x00000074 RAM_SD_CTRL |
 +---------------------------------+
 | bit  0 R/W  SD_CTRL             |
 +--------------------------------*/
#define PMC_EMPEI120_I_REG_RAM_SD_CTRL_UNUSED_MASK 0xfffffffe
#define EMPEI120_I_REG_RAM_SD_CTRL_BIT_SD_CTRL_MSK 0x00000001
#define EMPEI120_I_REG_RAM_SD_CTRL_BIT_SD_CTRL_OFF 0

/*----------------------------------.
 | Register 0x00000080 CPB_LSC_LOW  |
 +----------------------------------+
 | bit  3:0   R/W  CPB_LINK_SCH_TS0 |
 | bit  7:4   R/W  CPB_LINK_SCH_TS1 |
 | bit  11:8  R/W  CPB_LINK_SCH_TS2 |
 | bit  15:12 R/W  CPB_LINK_SCH_TS3 |
 | bit  19:16 R/W  CPB_LINK_SCH_TS4 |
 | bit  23:20 R/W  CPB_LINK_SCH_TS5 |
 | bit  27:24 R/W  CPB_LINK_SCH_TS6 |
 | bit  31:28 R/W  CPB_LINK_SCH_TS7 |
 +---------------------------------*/
#define PMC_EMPEI120_I_REG_CPB_LSC_LOW_UNUSED_MASK          0x00000000
#define EMPEI120_I_REG_CPB_LSC_LOW_BIT_CPB_LINK_SCH_TS0_MSK 0x0000000f
#define EMPEI120_I_REG_CPB_LSC_LOW_BIT_CPB_LINK_SCH_TS0_OFF 0
#define EMPEI120_I_REG_CPB_LSC_LOW_BIT_CPB_LINK_SCH_TS1_MSK 0x000000f0
#define EMPEI120_I_REG_CPB_LSC_LOW_BIT_CPB_LINK_SCH_TS1_OFF 4
#define EMPEI120_I_REG_CPB_LSC_LOW_BIT_CPB_LINK_SCH_TS2_MSK 0x00000f00
#define EMPEI120_I_REG_CPB_LSC_LOW_BIT_CPB_LINK_SCH_TS2_OFF 8
#define EMPEI120_I_REG_CPB_LSC_LOW_BIT_CPB_LINK_SCH_TS3_MSK 0x0000f000
#define EMPEI120_I_REG_CPB_LSC_LOW_BIT_CPB_LINK_SCH_TS3_OFF 12
#define EMPEI120_I_REG_CPB_LSC_LOW_BIT_CPB_LINK_SCH_TS4_MSK 0x000f0000
#define EMPEI120_I_REG_CPB_LSC_LOW_BIT_CPB_LINK_SCH_TS4_OFF 16
#define EMPEI120_I_REG_CPB_LSC_LOW_BIT_CPB_LINK_SCH_TS5_MSK 0x00f00000
#define EMPEI120_I_REG_CPB_LSC_LOW_BIT_CPB_LINK_SCH_TS5_OFF 20
#define EMPEI120_I_REG_CPB_LSC_LOW_BIT_CPB_LINK_SCH_TS6_MSK 0x0f000000
#define EMPEI120_I_REG_CPB_LSC_LOW_BIT_CPB_LINK_SCH_TS6_OFF 24
#define EMPEI120_I_REG_CPB_LSC_LOW_BIT_CPB_LINK_SCH_TS7_MSK 0xf0000000
#define EMPEI120_I_REG_CPB_LSC_LOW_BIT_CPB_LINK_SCH_TS7_OFF 28

/*---------------------------------------------.
 | Register 0x00000084 CPB_USC_HIGH            |
 +---------------------------------------------+
 | bit  3:0   R/W  CPB_LINK_SCH_TS8            |
 | bit  7:4   R/W  CPB_LINK_SCH_TS9            |
 | bit  11:8  R/W  CPB_LINK_SCH_TS10           |
 | bit  15:12 R/W  CPB_LINK_SCH_TS11           |
 | bit  19:16 R/W  CPB_LINK_SCH_OFFSET_EXTRACT |
 | bit  31:28 R/W  CPB_LINK_SCH_LAST_TIMESLOT  |
 +--------------------------------------------*/
#define PMC_EMPEI120_I_REG_CPB_USC_HIGH_UNUSED_MASK                     0x0ff00000
#define EMPEI120_I_REG_CPB_USC_HIGH_BIT_CPB_LINK_SCH_TS8_MSK            0x0000000f
#define EMPEI120_I_REG_CPB_USC_HIGH_BIT_CPB_LINK_SCH_TS8_OFF            0
#define EMPEI120_I_REG_CPB_USC_HIGH_BIT_CPB_LINK_SCH_TS9_MSK            0x000000f0
#define EMPEI120_I_REG_CPB_USC_HIGH_BIT_CPB_LINK_SCH_TS9_OFF            4
#define EMPEI120_I_REG_CPB_USC_HIGH_BIT_CPB_LINK_SCH_TS10_MSK           0x00000f00
#define EMPEI120_I_REG_CPB_USC_HIGH_BIT_CPB_LINK_SCH_TS10_OFF           8
#define EMPEI120_I_REG_CPB_USC_HIGH_BIT_CPB_LINK_SCH_TS11_MSK           0x0000f000
#define EMPEI120_I_REG_CPB_USC_HIGH_BIT_CPB_LINK_SCH_TS11_OFF           12
#define EMPEI120_I_REG_CPB_USC_HIGH_BIT_CPB_LINK_SCH_OFFSET_EXTRACT_MSK 0x000f0000
#define EMPEI120_I_REG_CPB_USC_HIGH_BIT_CPB_LINK_SCH_OFFSET_EXTRACT_OFF 16
#define EMPEI120_I_REG_CPB_USC_HIGH_BIT_CPB_LINK_SCH_LAST_TIMESLOT_MSK  0xf0000000
#define EMPEI120_I_REG_CPB_USC_HIGH_BIT_CPB_LINK_SCH_LAST_TIMESLOT_OFF  28

/*-----------------------------------.
 | Register 0x00000088 INTL_LSC_LOW  |
 +-----------------------------------+
 | bit  3:0   R/W  INTL_LINK_SCH_TS0 |
 | bit  7:4   R/W  INTL_LINK_SCH_TS1 |
 | bit  11:8  R/W  INTL_LINK_SCH_TS2 |
 | bit  15:12 R/W  INTL_LINK_SCH_TS3 |
 | bit  19:16 R/W  INTL_LINK_SCH_TS4 |
 | bit  23:20 R/W  INTL_LINK_SCH_TS5 |
 | bit  27:24 R/W  INTL_LINK_SCH_TS6 |
 | bit  31:28 R/W  INTL_LINK_SCH_TS7 |
 +----------------------------------*/
#define PMC_EMPEI120_I_REG_INTL_LSC_LOW_UNUSED_MASK           0x00000000
#define EMPEI120_I_REG_INTL_LSC_LOW_BIT_INTL_LINK_SCH_TS0_MSK 0x0000000f
#define EMPEI120_I_REG_INTL_LSC_LOW_BIT_INTL_LINK_SCH_TS0_OFF 0
#define EMPEI120_I_REG_INTL_LSC_LOW_BIT_INTL_LINK_SCH_TS1_MSK 0x000000f0
#define EMPEI120_I_REG_INTL_LSC_LOW_BIT_INTL_LINK_SCH_TS1_OFF 4
#define EMPEI120_I_REG_INTL_LSC_LOW_BIT_INTL_LINK_SCH_TS2_MSK 0x00000f00
#define EMPEI120_I_REG_INTL_LSC_LOW_BIT_INTL_LINK_SCH_TS2_OFF 8
#define EMPEI120_I_REG_INTL_LSC_LOW_BIT_INTL_LINK_SCH_TS3_MSK 0x0000f000
#define EMPEI120_I_REG_INTL_LSC_LOW_BIT_INTL_LINK_SCH_TS3_OFF 12
#define EMPEI120_I_REG_INTL_LSC_LOW_BIT_INTL_LINK_SCH_TS4_MSK 0x000f0000
#define EMPEI120_I_REG_INTL_LSC_LOW_BIT_INTL_LINK_SCH_TS4_OFF 16
#define EMPEI120_I_REG_INTL_LSC_LOW_BIT_INTL_LINK_SCH_TS5_MSK 0x00f00000
#define EMPEI120_I_REG_INTL_LSC_LOW_BIT_INTL_LINK_SCH_TS5_OFF 20
#define EMPEI120_I_REG_INTL_LSC_LOW_BIT_INTL_LINK_SCH_TS6_MSK 0x0f000000
#define EMPEI120_I_REG_INTL_LSC_LOW_BIT_INTL_LINK_SCH_TS6_OFF 24
#define EMPEI120_I_REG_INTL_LSC_LOW_BIT_INTL_LINK_SCH_TS7_MSK 0xf0000000
#define EMPEI120_I_REG_INTL_LSC_LOW_BIT_INTL_LINK_SCH_TS7_OFF 28

/*---------------------------------------------.
 | Register 0x0000008c INTL_USC_HIGH           |
 +---------------------------------------------+
 | bit  3:0   R/W  INTL_LINK_SCH_TS8           |
 | bit  7:4   R/W  INTL_LINK_SCH_TS9           |
 | bit  11:8  R/W  INTL_LINK_SCH_TS10          |
 | bit  15:12 R/W  INTL_LINK_SCH_TS11          |
 | bit  27:24 R/W  INTL_LINK_SCH_LAST_TIMESLOT |
 +--------------------------------------------*/
#define PMC_EMPEI120_I_REG_INTL_USC_HIGH_UNUSED_MASK                     0xf0ff0000
#define EMPEI120_I_REG_INTL_USC_HIGH_BIT_INTL_LINK_SCH_TS8_MSK           0x0000000f
#define EMPEI120_I_REG_INTL_USC_HIGH_BIT_INTL_LINK_SCH_TS8_OFF           0
#define EMPEI120_I_REG_INTL_USC_HIGH_BIT_INTL_LINK_SCH_TS9_MSK           0x000000f0
#define EMPEI120_I_REG_INTL_USC_HIGH_BIT_INTL_LINK_SCH_TS9_OFF           4
#define EMPEI120_I_REG_INTL_USC_HIGH_BIT_INTL_LINK_SCH_TS10_MSK          0x00000f00
#define EMPEI120_I_REG_INTL_USC_HIGH_BIT_INTL_LINK_SCH_TS10_OFF          8
#define EMPEI120_I_REG_INTL_USC_HIGH_BIT_INTL_LINK_SCH_TS11_MSK          0x0000f000
#define EMPEI120_I_REG_INTL_USC_HIGH_BIT_INTL_LINK_SCH_TS11_OFF          12
#define EMPEI120_I_REG_INTL_USC_HIGH_BIT_INTL_LINK_SCH_LAST_TIMESLOT_MSK 0x0f000000
#define EMPEI120_I_REG_INTL_USC_HIGH_BIT_INTL_LINK_SCH_LAST_TIMESLOT_OFF 24

/*-------------------------------.
 | Register 0x00000090 UPD_LSC   |
 +-------------------------------+
 | bit  0 R/W  EXTRACT_LS_UPDATE |
 | bit  1 R/W  INTL_LS_UPDATE    |
 +------------------------------*/
#define PMC_EMPEI120_I_REG_UPD_LSC_UNUSED_MASK           0xfffffffc
#define EMPEI120_I_REG_UPD_LSC_BIT_EXTRACT_LS_UPDATE_MSK 0x00000001
#define EMPEI120_I_REG_UPD_LSC_BIT_EXTRACT_LS_UPDATE_OFF 0
#define EMPEI120_I_REG_UPD_LSC_BIT_INTL_LS_UPDATE_MSK    0x00000002
#define EMPEI120_I_REG_UPD_LSC_BIT_INTL_LS_UPDATE_OFF    1

/*-----------------------------------.
 | Register 0x00000098 CPB_PF_ENABLE |
 +-----------------------------------+
 | bit  11:0 R/W  SYS_ZONE_ENABLE    |
 +----------------------------------*/
#define PMC_EMPEI120_I_REG_CPB_PF_ENABLE_UNUSED_MASK         0xfffff000
#define EMPEI120_I_REG_CPB_PF_ENABLE_BIT_SYS_ZONE_ENABLE_MSK 0x00000fff
#define EMPEI120_I_REG_CPB_PF_ENABLE_BIT_SYS_ZONE_ENABLE_OFF 0

/*-----------------------------------.
 | Register 0x000000a0 PMON_CNTR_CLR |
 +-----------------------------------+
 | bit  0 R/W  PMON_CNT_CLR          |
 +----------------------------------*/
#define PMC_EMPEI120_I_REG_PMON_CNTR_CLR_UNUSED_MASK      0xfffffffe
#define EMPEI120_I_REG_PMON_CNTR_CLR_BIT_PMON_CNT_CLR_MSK 0x00000001
#define EMPEI120_I_REG_PMON_CNTR_CLR_BIT_PMON_CNT_CLR_OFF 0

/*--------------------------------.
 | Register 0x000000f8 LINK_RESET |
 +--------------------------------+
 | bit  11:0 R/W  LINK_RESET      |
 +-------------------------------*/
#define PMC_EMPEI120_I_REG_LINK_RESET_UNUSED_MASK    0xfffff000
#define EMPEI120_I_REG_LINK_RESET_BIT_LINK_RESET_MSK 0x00000fff
#define EMPEI120_I_REG_LINK_RESET_BIT_LINK_RESET_OFF 0

/* index definitions for PMC_EMPEI120_I_REG_CHAN_MAP */
#define PMC_EMPEI120_I_REG_CHAN_MAP_INDEX_N_MIN             0
#define PMC_EMPEI120_I_REG_CHAN_MAP_INDEX_N_MAX             11
#define PMC_EMPEI120_I_REG_CHAN_MAP_INDEX_N_SIZE            12
#define PMC_EMPEI120_I_REG_CHAN_MAP_INDEX_N_OFFSET          4

/*------------------------------------------.
 | Register (0x00000500 + (N) * 4) CHAN_MAP |
 +------------------------------------------+
 | bit  2:0   R/W  PRIORITY_0_CHAN_MAP      |
 | bit  6:4   R/W  PRIORITY_1_CHAN_MAP      |
 | bit  10:8  R/W  PRIORITY_2_CHAN_MAP      |
 | bit  14:12 R/W  PRIORITY_3_CHAN_MAP      |
 | bit  18:16 R/W  PRIORITY_4_CHAN_MAP      |
 | bit  22:20 R/W  PRIORITY_5_CHAN_MAP      |
 | bit  26:24 R/W  PRIORITY_6_CHAN_MAP      |
 | bit  30:28 R/W  PRIORITY_7_CHAN_MAP      |
 +-----------------------------------------*/
#define PMC_EMPEI120_I_REG_CHAN_MAP_UNUSED_MASK             0x88888888
#define EMPEI120_I_REG_CHAN_MAP_BIT_PRIORITY_0_CHAN_MAP_MSK 0x00000007
#define EMPEI120_I_REG_CHAN_MAP_BIT_PRIORITY_0_CHAN_MAP_OFF 0
#define EMPEI120_I_REG_CHAN_MAP_BIT_PRIORITY_1_CHAN_MAP_MSK 0x00000070
#define EMPEI120_I_REG_CHAN_MAP_BIT_PRIORITY_1_CHAN_MAP_OFF 4
#define EMPEI120_I_REG_CHAN_MAP_BIT_PRIORITY_2_CHAN_MAP_MSK 0x00000700
#define EMPEI120_I_REG_CHAN_MAP_BIT_PRIORITY_2_CHAN_MAP_OFF 8
#define EMPEI120_I_REG_CHAN_MAP_BIT_PRIORITY_3_CHAN_MAP_MSK 0x00007000
#define EMPEI120_I_REG_CHAN_MAP_BIT_PRIORITY_3_CHAN_MAP_OFF 12
#define EMPEI120_I_REG_CHAN_MAP_BIT_PRIORITY_4_CHAN_MAP_MSK 0x00070000
#define EMPEI120_I_REG_CHAN_MAP_BIT_PRIORITY_4_CHAN_MAP_OFF 16
#define EMPEI120_I_REG_CHAN_MAP_BIT_PRIORITY_5_CHAN_MAP_MSK 0x00700000
#define EMPEI120_I_REG_CHAN_MAP_BIT_PRIORITY_5_CHAN_MAP_OFF 20
#define EMPEI120_I_REG_CHAN_MAP_BIT_PRIORITY_6_CHAN_MAP_MSK 0x07000000
#define EMPEI120_I_REG_CHAN_MAP_BIT_PRIORITY_6_CHAN_MAP_OFF 24
#define EMPEI120_I_REG_CHAN_MAP_BIT_PRIORITY_7_CHAN_MAP_MSK 0x70000000
#define EMPEI120_I_REG_CHAN_MAP_BIT_PRIORITY_7_CHAN_MAP_OFF 28

/* index definitions for PMC_EMPEI120_I_REG_LINK_TYPE */
#define PMC_EMPEI120_I_REG_LINK_TYPE_INDEX_N_MIN    0
#define PMC_EMPEI120_I_REG_LINK_TYPE_INDEX_N_MAX    11
#define PMC_EMPEI120_I_REG_LINK_TYPE_INDEX_N_SIZE   12
#define PMC_EMPEI120_I_REG_LINK_TYPE_INDEX_N_OFFSET 4

/*-------------------------------------------.
 | Register (0x00000580 + (N) * 4) LINK_TYPE |
 +-------------------------------------------+
 | bit  15:0 R/W  LINK_TYPE                  |
 +------------------------------------------*/
#define PMC_EMPEI120_I_REG_LINK_TYPE_UNUSED_MASK    0xffff0000
#define EMPEI120_I_REG_LINK_TYPE_BIT_LINK_TYPE_MSK  0x0000ffff
#define EMPEI120_I_REG_LINK_TYPE_BIT_LINK_TYPE_OFF  0

/* index definitions for PMC_EMPEI120_I_REG_SYS_MAP_TBL */
#define PMC_EMPEI120_I_REG_SYS_MAP_TBL_INDEX_N_MIN         0
#define PMC_EMPEI120_I_REG_SYS_MAP_TBL_INDEX_N_MAX         95
#define PMC_EMPEI120_I_REG_SYS_MAP_TBL_INDEX_N_SIZE        96
#define PMC_EMPEI120_I_REG_SYS_MAP_TBL_INDEX_N_OFFSET      4

/*---------------------------------------------.
 | Register (0x00000700 + (N) * 4) SYS_MAP_TBL |
 +---------------------------------------------+
 | bit  7:0   R/W  SYS_MAP_TBL                 |
 | bit  17:16 R/W  SYS_ZONE_THRESH             |
 +--------------------------------------------*/
#define PMC_EMPEI120_I_REG_SYS_MAP_TBL_UNUSED_MASK         0xfffcff00
#define EMPEI120_I_REG_SYS_MAP_TBL_BIT_SYS_MAP_TBL_MSK     0x000000ff
#define EMPEI120_I_REG_SYS_MAP_TBL_BIT_SYS_MAP_TBL_OFF     0
#define EMPEI120_I_REG_SYS_MAP_TBL_BIT_SYS_ZONE_THRESH_MSK 0x00030000
#define EMPEI120_I_REG_SYS_MAP_TBL_BIT_SYS_ZONE_THRESH_OFF 16

/* index definitions for PMC_EMPEI120_I_REG_EXT_PMON_CONFIG */
#define PMC_EMPEI120_I_REG_EXT_PMON_CONFIG_INDEX_N_MIN      0
#define PMC_EMPEI120_I_REG_EXT_PMON_CONFIG_INDEX_N_MAX      63
#define PMC_EMPEI120_I_REG_EXT_PMON_CONFIG_INDEX_N_SIZE     64
#define PMC_EMPEI120_I_REG_EXT_PMON_CONFIG_INDEX_N_OFFSET   4

/*-------------------------------------------------.
 | Register (0x00000a00 + (N) * 4) EXT_PMON_CONFIG |
 +-------------------------------------------------+
 | bit  8:0 R/W  EXT_PMON_CFG                      |
 | bit  9   R/W  EXT_PMON_EN                       |
 +------------------------------------------------*/
#define PMC_EMPEI120_I_REG_EXT_PMON_CONFIG_UNUSED_MASK      0xfffffc00
#define EMPEI120_I_REG_EXT_PMON_CONFIG_BIT_EXT_PMON_CFG_MSK 0x000001ff
#define EMPEI120_I_REG_EXT_PMON_CONFIG_BIT_EXT_PMON_CFG_OFF 0
#define EMPEI120_I_REG_EXT_PMON_CONFIG_BIT_EXT_PMON_EN_MSK  0x00000200
#define EMPEI120_I_REG_EXT_PMON_CONFIG_BIT_EXT_PMON_EN_OFF  9

/* index definitions for PMC_EMPEI120_I_REG_EXT_PMON_PKT_CNT */
#define PMC_EMPEI120_I_REG_EXT_PMON_PKT_CNT_INDEX_N_MIN          0
#define PMC_EMPEI120_I_REG_EXT_PMON_PKT_CNT_INDEX_N_MAX          63
#define PMC_EMPEI120_I_REG_EXT_PMON_PKT_CNT_INDEX_N_SIZE         64
#define PMC_EMPEI120_I_REG_EXT_PMON_PKT_CNT_INDEX_N_OFFSET       4

/*--------------------------------------------------.
 | Register (0x00000b00 + (N) * 4) EXT_PMON_PKT_CNT |
 +--------------------------------------------------+
 | bit  16:0 R  EXT_PMON_PKT_CNT                    |
 +-------------------------------------------------*/
#define PMC_EMPEI120_I_REG_EXT_PMON_PKT_CNT_UNUSED_MASK          0xfffe0000
#define EMPEI120_I_REG_EXT_PMON_PKT_CNT_BIT_EXT_PMON_PKT_CNT_MSK 0x0001ffff
#define EMPEI120_I_REG_EXT_PMON_PKT_CNT_BIT_EXT_PMON_PKT_CNT_OFF 0

/* index definitions for PMC_EMPEI120_I_REG_EXT_PMON_DRP_CNT */
#define PMC_EMPEI120_I_REG_EXT_PMON_DRP_CNT_INDEX_N_MIN          0
#define PMC_EMPEI120_I_REG_EXT_PMON_DRP_CNT_INDEX_N_MAX          11
#define PMC_EMPEI120_I_REG_EXT_PMON_DRP_CNT_INDEX_N_SIZE         12
#define PMC_EMPEI120_I_REG_EXT_PMON_DRP_CNT_INDEX_N_OFFSET       4

/*--------------------------------------------------.
 | Register (0x00000c00 + (N) * 4) EXT_PMON_DRP_CNT |
 +--------------------------------------------------+
 | bit  11:0 R  EXT_PMON_DRP_CNT                    |
 +-------------------------------------------------*/
#define PMC_EMPEI120_I_REG_EXT_PMON_DRP_CNT_UNUSED_MASK          0xfffff000
#define EMPEI120_I_REG_EXT_PMON_DRP_CNT_BIT_EXT_PMON_DRP_CNT_MSK 0x00000fff
#define EMPEI120_I_REG_EXT_PMON_DRP_CNT_BIT_EXT_PMON_DRP_CNT_OFF 0

/* index definitions for PMC_EMPEI120_I_REG_INS_PMON_PKT_CNT */
#define PMC_EMPEI120_I_REG_INS_PMON_PKT_CNT_INDEX_N_MIN          0
#define PMC_EMPEI120_I_REG_INS_PMON_PKT_CNT_INDEX_N_MAX          23
#define PMC_EMPEI120_I_REG_INS_PMON_PKT_CNT_INDEX_N_SIZE         24
#define PMC_EMPEI120_I_REG_INS_PMON_PKT_CNT_INDEX_N_OFFSET       4

/*--------------------------------------------------.
 | Register (0x00000c80 + (N) * 4) INS_PMON_PKT_CNT |
 +--------------------------------------------------+
 | bit  19:0 R  INS_PMON_PKT_CNT                    |
 +-------------------------------------------------*/
#define PMC_EMPEI120_I_REG_INS_PMON_PKT_CNT_UNUSED_MASK          0xfff00000
#define EMPEI120_I_REG_INS_PMON_PKT_CNT_BIT_INS_PMON_PKT_CNT_MSK 0x000fffff
#define EMPEI120_I_REG_INS_PMON_PKT_CNT_BIT_INS_PMON_PKT_CNT_OFF 0

/* index definitions for PMC_EMPEI120_I_REG_SYS_PMON_DRP_CNT */
#define PMC_EMPEI120_I_REG_SYS_PMON_DRP_CNT_INDEX_N_MIN          0
#define PMC_EMPEI120_I_REG_SYS_PMON_DRP_CNT_INDEX_N_MAX          11
#define PMC_EMPEI120_I_REG_SYS_PMON_DRP_CNT_INDEX_N_SIZE         12
#define PMC_EMPEI120_I_REG_SYS_PMON_DRP_CNT_INDEX_N_OFFSET       4

/*--------------------------------------------------.
 | Register (0x00000d00 + (N) * 4) SYS_PMON_DRP_CNT |
 +--------------------------------------------------+
 | bit  23:0 R  SYS_PMON_DRP_CNT                    |
 +-------------------------------------------------*/
#define PMC_EMPEI120_I_REG_SYS_PMON_DRP_CNT_UNUSED_MASK          0xff000000
#define EMPEI120_I_REG_SYS_PMON_DRP_CNT_BIT_SYS_PMON_DRP_CNT_MSK 0x00ffffff
#define EMPEI120_I_REG_SYS_PMON_DRP_CNT_BIT_SYS_PMON_DRP_CNT_OFF 0

#ifdef __cplusplus
}
#endif /* __cplusplus */

#endif /* _EMPEI_I_REGS_H */
