[
	{
		"original_line": "parameter real dVth0 = 0 from (-inf:inf);", 
		"bug_line": "parameter real dVth0 = 0 from (-inf:inf;",
		"error_description": "Missing closing parenthesis in the range expression, causing unmatched parentheses syntax error."
	},
	{
		"original_line": "inout d,g,s,b;     // drain, gate, source, dummy bulk", 
		"bug_line": "inout d,g,s,b     // drain, gate, source, dummy bulk",
		"error_description": "Missing semicolon at the end of the port direction declaration, causing a syntax error as the next token 'electrical' becomes part of an invalid combined statement"
	},
	{
		"original_line": "module N_FINFET (d,g,s,b);", 
		"bug_line": "module N_FINFET (d,g,s,b;",
		"error_description": "Missing closing parenthesis ')' in module port list declaration"
	},
	{
		"original_line": "    Vgs=V(g,d)-dVth-dVth0;", 
		"bug_line": "    Vgs=V(g,d)-dVth-dVth0",
		"error_description": "Missing semicolon at statement termination"
	},
	{
		"original_line": "real Hfin, tsin;", 
		"bug_line": "real Hfin, tsin",
		"error_description": "Missing semicolon at the end of the variable declaration statement, which is required in VerilogA syntax to terminate declarations."
	},
	{
		"original_line": "if(V(s,d)<0) begin", 
		"bug_line": "if(V(s d)<0) begin",
		"error_description": "Missing comma between function arguments. The function V requires two node arguments separated by a comma (s,d). Without the comma, 's d' is interpreted as a single invalid identifier."
	},
	{
		"original_line": "Cds=1e-15*$table_model(Vds,Vgs,"Cdsp_LUT.tbl",ecsC);", 
		"bug_line": "Cds=1e-15*$table_model(Vds,Vgs,"Cdsp_LUT.tbl",ecsC;",
		"error_description": "Missing closing parenthesis for the function call, resulting in unmatched parentheses syntax error"
	},
	{
		"original_line": "parameter string ecsC = "1C,1C";", 
		"bug_line": "parameter string ecsC = "1C,1C"",
		"error_description": "Missing semicolon at the end of the parameter declaration statement"
	},
	{
		"original_line": "real Vgs,Vds;    ", 
		"bug_line": "real Vgs,Vds    ",
		"error_description": "Missing semicolon at the end of the variable declaration statement"
	},
	{
		"original_line": "if(V(s,d)<0) begin", 
		"bug_line": "if(V(s,d)<0 begin",
		"error_description": "Missing closing parenthesis for the condition in the if statement, causing unbalanced parentheses."
	},
	{
		"original_line": "    Is_tmp=$table_model(Vds,Vgs,"Isn_LUT.tbl",ecsId);", 
		"bug_line": "    Is_tmp=$table_model(Vds,Vgs,"Isn_LUT.tbl"ecsId);",
		"error_description": "Missing comma separator between function arguments. The comma between the string literal and ecsId identifier was removed, causing invalid syntax in the function call."
	},
	{
		"original_line": "real Hfin, tsin;", 
		"bug_line": "real Hfin tsin;",
		"error_description": "Missing comma separator between variable declarations. VerilogA requires commas between multiple variables declared in a single statement."
	},
	{
		"original_line": "Is=Id_tmp;", 
		"bug_line": "Is=Id_tmp",
		"error_description": "Missing semicolon at the end of the assignment statement"
	},
	{
		"original_line": "    Ifg=$table_model(Vds,Vgs,"Ifgn_LUT.tbl",ecsId);", 
		"bug_line": "    Ifg=$table_model(Vds,Vgs,"Ifgn_LUT.tbl" ecsId);",
		"error_description": "Missing comma between function arguments, causing syntax error due to invalid separation between string literal and variable identifier."
	},
	{
		"original_line": "electrical d,g,s,b;", 
		"bug_line": "electrica d,g,s,b;",
		"error_description": "Misspelled discipline keyword 'electrica' instead of 'electrical', causing undefined type error"
	},
	{
		"original_line": "Is_tmp=$table_model(Vds,Vgs,"Isn_LUT.tbl",ecsId);", 
		"bug_line": "Is_tmp=$table_model(Vds,Vgs,"Isn_LUT.tbl" ecsId);",
		"error_description": "Missing comma between function arguments causes invalid token 'ecsId' after string literal."
	},
	{
		"original_line": "Hfin = 4*2.725e-3;//tsin;", 
		"bug_line": "Hfin = 4*2.725e-3 //tsin;",
		"error_description": "Missing semicolon at the end of the assignment statement. The line ends with a comment without terminating the expression, causing a syntax error."
	},
	{
		"original_line": "real Cgs,Cgd,Cds,Cj;    ", 
		"bug_line": "real Cgs Cgd,Cds,Cj;    ",
		"error_description": "Missing comma between variable declarations 'Cgs' and 'Cgd' causes syntax error"
	},
	{
		"original_line": "parameter real dVth0 = 0 from (-inf:inf);", 
		"bug_line": "parameter real dVth0 = 0 from (-inf:inf;",
		"error_description": "Missing closing parenthesis in the range expression, causing mismatched parentheses syntax error."
	},
	{
		"original_line": "analog begin : finfet_module", 
		"bug_line": "analog begin finfet_module",
		"error_description": "Missing colon between 'begin' and block name identifier. VerilogA requires a colon for named blocks."
	}
]