{
    "sigasi.verilog.validation.implicitSubprogramPortDirection": "ignore",
    "sigasi.verilog.validation.fileNameMatchDesignUnit": "ignore",
    "sigasi.verilog.validation.multipleRootDesignUnits": "ignore",
    "sigasi.verilog.validation.alwaysEventControlAtTop": "ignore",
    "sigasi.verilog.validation.logicNotReg": "ignore",
    "sigasi.verilog.validation.avoidInitializingRegisters": "ignore",
    "sigasi.verilog.validation.caseStatementDefaultClauseMissing": "ignore",
    "sigasi.verilog.includePaths": [
        "uvm-1.2/src",
        "hw/dv/sv/dv_utils",
        "hw/ip/aes/dv/env", 
        "hw/ip/aes/dv/env/seq_lib", 
        "hw/ip/prim/rtl", 
        "hw/dv/sv/i2c_agent", 
        "hw/dv/sv/i2c_agent/seq_lib", 
        "hw/ip/gpio/dv/env/seq_lib", 
        "hw/ip/alert_handler/dv/env/seq_lib", 
        "hw/top_earlgrey/dv/env/seq_lib", 
        "hw/ip/flash_ctrl/dv/env/seq_lib", 
        "hw/vendor/lowrisc_ibex/vendor/google_riscv-dv/user_extension", 
        "hw/ip/tlul/generic_dv/env/seq_lib", 
        "hw/ip/rv_timer/dv/env/seq_lib", 
        "hw/ip/entropy_src/dv/env/seq_lib", 
        "hw/ip/hmac/dv/env/seq_lib", 
        "hw/vendor/lowrisc_ibex/vendor/google_riscv-dv/target/ml", 
        "hw/ip/usbdev/dv/env/seq_lib", 
        "hw/ip/i2c/dv/env/seq_lib", 
        "hw/dv/sv/tl_agent/dv/env/seq_lib", 
        "hw/ip/uart/dv/env/seq_lib", 
        "hw/dv/sv/uart_agent/seq_lib", 
        "hw/ip/keymgr/dv/env/seq_lib", 
        "hw/dv/sv/spi_agent/seq_lib", 
        "hw/dv/sv/jtag_agent/seq_lib", 
        "hw/ip/rv_dm/dv/env/seq_lib", 
        "hw/ip/spi_device/dv/env/seq_lib", 
        "hw/dv/sv/rng_agent/seq_lib", 
        "hw/ip/otp_ctrl/dv/env/seq_lib", 
        "hw/dv/sv/push_pull_agent/seq_lib", 
        "hw/dv/sv/tl_agent/seq_lib", 
        "hw/dv/sv/usb20_agent/seq_lib", 
        "hw/ip/alert_handler/dv/tb", 
        "hw/top_earlgrey/ip/xbar_main/dv/autogen", 
        "hw/ip/csrng/dv/env/seq_lib", 
        "hw/ip/edn/dv/env/seq_lib", 
        "hw/ip/pattgen/dv/env/seq_lib", 
        "hw/dv/sv/keymgr_kmac_agent/seq_lib", 
        "hw/ip/kmac/dv/env/seq_lib", 
        "hw/ip/lc_ctrl/dv/env/seq_lib", 
        "hw/ip/otbn/dv/uvm/env/seq_lib", 
        "hw/ip/sram_ctrl/dv/env/seq_lib"
    ],
    "sigasi.verilog.initialDefines": [
        "`define UVM",
        "`define UVM_USE_RESOURCE_CONVERTER",
        "`define PRIM_DEFAULT_IMPL prim_pkg::ImplGeneric",
        "`define RVFI true",
        "`define VERILATOR_MEM_BASE 32'h10000000",
        "`define VERILATOR_END_SIM_ADDR 32'h10008000",
        "`define VERILATOR_TEST_STATUS_ADDR 32'h30000000",
        "`define flashinit",
        "`define rominit",
        "`define DMIDirectTAP",
        "`define OTBN_MODEL",
        "`define FPV_ON",
        "`define EN_MASKING 1",
        "`define REUSE_SHARE 0",
        "`define ADDR_BITS 14",
        "`define WIDTH 32"
    ]
}
