// Seed: 2636700358
module module_0 (
    output tri1 id_0,
    input tri0 id_1,
    output tri0 id_2,
    output supply0 id_3,
    output wire id_4,
    input tri1 id_5,
    input wand id_6,
    id_9,
    input supply1 id_7
);
  assign id_3 = id_6;
  supply1 id_10;
  id_11(
      .id_0(id_6), .id_1(-1 & id_0 == id_7), .id_2(1'b0), .id_3(1)
  );
  supply1 id_12 = id_10 == id_7;
  wire id_13, id_14, id_15;
  assign module_1.id_2 = 0;
endmodule
module module_1 (
    output wand id_0,
    output tri0 id_1,
    output wor  id_2
);
  assign id_1.id_4 = 1;
  module_0 modCall_1 (
      id_2,
      id_4,
      id_4,
      id_2,
      id_2,
      id_4,
      id_4,
      id_4
  );
endmodule
