{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Web Edition " "Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 22 18:01:19 2013 " "Info: Processing started: Tue Oct 22 18:01:19 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off lab4 -c lab4 " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off lab4 -c lab4" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_AUTO_ASSIGNED_DEVICE" "lab4 EP2S15F484C3 " "Info: Automatically selected device EP2S15F484C3 for design lab4" {  } {  } 0 0 "Automatically selected device %2!s! for design %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Warning: Feature LogicLock is only available with a valid subscription license. Please purchase a software subscription to gain full access to this feature." {  } {  } 0 0 "Feature %1!s! is only available with a valid subscription license. Please purchase a software subscription to gain full access to this feature." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" {  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "1 " "Info: Fitter converted 1 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~DATA0~ E13 " "Info: Pin ~DATA0~ is reserved at location E13" {  } { { "d:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin/pin_planner.ppl" { ~DATA0~ } } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/repositories/Sifo5/lab5/" 0 { } { { 0 { 0 ""} 0 837 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "45 45 " "Critical Warning: No exact pin location assignment(s) for 45 pins of 45 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "aluCLk " "Info: Pin aluCLk not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin/pin_planner.ppl" { aluCLk } } } { "main.bdf" "" { Schematic "D:/repositories/Sifo5/lab5/main.bdf" { { 520 896 1072 536 "aluCLk" "" } } } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { aluCLk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/repositories/Sifo5/lab5/" 0 { } { { 0 { 0 ""} 0 416 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "aluReady " "Info: Pin aluReady not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin/pin_planner.ppl" { aluReady } } } { "main.bdf" "" { Schematic "D:/repositories/Sifo5/lab5/main.bdf" { { 592 1168 1344 608 "aluReady" "" } } } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { aluReady } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/repositories/Sifo5/lab5/" 0 { } { { 0 { 0 ""} 0 419 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memoryClk " "Info: Pin memoryClk not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin/pin_planner.ppl" { memoryClk } } } { "main.bdf" "" { Schematic "D:/repositories/Sifo5/lab5/main.bdf" { { 744 776 952 760 "memoryClk" "" } } } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { memoryClk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/repositories/Sifo5/lab5/" 0 { } { { 0 { 0 ""} 0 420 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clkIP " "Info: Pin clkIP not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin/pin_planner.ppl" { clkIP } } } { "main.bdf" "" { Schematic "D:/repositories/Sifo5/lab5/main.bdf" { { 400 616 792 416 "clkIP" "" } } } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { clkIP } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/repositories/Sifo5/lab5/" 0 { } { { 0 { 0 ""} 0 421 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "state " "Info: Pin state not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin/pin_planner.ppl" { state } } } { "main.bdf" "" { Schematic "D:/repositories/Sifo5/lab5/main.bdf" { { 328 624 800 344 "state" "" } } } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { state } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/repositories/Sifo5/lab5/" 0 { } { { 0 { 0 ""} 0 422 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ronCLk " "Info: Pin ronCLk not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin/pin_planner.ppl" { ronCLk } } } { "main.bdf" "" { Schematic "D:/repositories/Sifo5/lab5/main.bdf" { { 728 1176 1352 744 "ronCLk" "" } } } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { ronCLk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/repositories/Sifo5/lab5/" 0 { } { { 0 { 0 ""} 0 423 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "resetState " "Info: Pin resetState not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin/pin_planner.ppl" { resetState } } } { "main.bdf" "" { Schematic "D:/repositories/Sifo5/lab5/main.bdf" { { 352 616 792 368 "resetState" "" } } } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { resetState } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/repositories/Sifo5/lab5/" 0 { } { { 0 { 0 ""} 0 424 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "changeState " "Info: Pin changeState not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin/pin_planner.ppl" { changeState } } } { "main.bdf" "" { Schematic "D:/repositories/Sifo5/lab5/main.bdf" { { 376 616 792 392 "changeState" "" } } } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { changeState } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/repositories/Sifo5/lab5/" 0 { } { { 0 { 0 ""} 0 425 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "aluCommand\[2\] " "Info: Pin aluCommand\[2\] not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin/pin_planner.ppl" { aluCommand[2] } } } { "main.bdf" "" { Schematic "D:/repositories/Sifo5/lab5/main.bdf" { { 496 896 1081 512 "aluCommand\[2..0\]" "" } } } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { aluCommand[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/repositories/Sifo5/lab5/" 0 { } { { 0 { 0 ""} 0 381 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "aluCommand\[1\] " "Info: Pin aluCommand\[1\] not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin/pin_planner.ppl" { aluCommand[1] } } } { "main.bdf" "" { Schematic "D:/repositories/Sifo5/lab5/main.bdf" { { 496 896 1081 512 "aluCommand\[2..0\]" "" } } } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { aluCommand[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/repositories/Sifo5/lab5/" 0 { } { { 0 { 0 ""} 0 382 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "aluCommand\[0\] " "Info: Pin aluCommand\[0\] not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin/pin_planner.ppl" { aluCommand[0] } } } { "main.bdf" "" { Schematic "D:/repositories/Sifo5/lab5/main.bdf" { { 496 896 1081 512 "aluCommand\[2..0\]" "" } } } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { aluCommand[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/repositories/Sifo5/lab5/" 0 { } { { 0 { 0 ""} 0 383 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "aluOperand\[7\] " "Info: Pin aluOperand\[7\] not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin/pin_planner.ppl" { aluOperand[7] } } } { "main.bdf" "" { Schematic "D:/repositories/Sifo5/lab5/main.bdf" { { 712 824 1000 728 "aluOperand\[7..0\]" "" } } } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { aluOperand[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/repositories/Sifo5/lab5/" 0 { } { { 0 { 0 ""} 0 384 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "aluOperand\[6\] " "Info: Pin aluOperand\[6\] not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin/pin_planner.ppl" { aluOperand[6] } } } { "main.bdf" "" { Schematic "D:/repositories/Sifo5/lab5/main.bdf" { { 712 824 1000 728 "aluOperand\[7..0\]" "" } } } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { aluOperand[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/repositories/Sifo5/lab5/" 0 { } { { 0 { 0 ""} 0 385 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "aluOperand\[5\] " "Info: Pin aluOperand\[5\] not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin/pin_planner.ppl" { aluOperand[5] } } } { "main.bdf" "" { Schematic "D:/repositories/Sifo5/lab5/main.bdf" { { 712 824 1000 728 "aluOperand\[7..0\]" "" } } } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { aluOperand[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/repositories/Sifo5/lab5/" 0 { } { { 0 { 0 ""} 0 386 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "aluOperand\[4\] " "Info: Pin aluOperand\[4\] not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin/pin_planner.ppl" { aluOperand[4] } } } { "main.bdf" "" { Schematic "D:/repositories/Sifo5/lab5/main.bdf" { { 712 824 1000 728 "aluOperand\[7..0\]" "" } } } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { aluOperand[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/repositories/Sifo5/lab5/" 0 { } { { 0 { 0 ""} 0 387 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "aluOperand\[3\] " "Info: Pin aluOperand\[3\] not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin/pin_planner.ppl" { aluOperand[3] } } } { "main.bdf" "" { Schematic "D:/repositories/Sifo5/lab5/main.bdf" { { 712 824 1000 728 "aluOperand\[7..0\]" "" } } } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { aluOperand[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/repositories/Sifo5/lab5/" 0 { } { { 0 { 0 ""} 0 388 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "aluOperand\[2\] " "Info: Pin aluOperand\[2\] not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin/pin_planner.ppl" { aluOperand[2] } } } { "main.bdf" "" { Schematic "D:/repositories/Sifo5/lab5/main.bdf" { { 712 824 1000 728 "aluOperand\[7..0\]" "" } } } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { aluOperand[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/repositories/Sifo5/lab5/" 0 { } { { 0 { 0 ""} 0 389 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "aluOperand\[1\] " "Info: Pin aluOperand\[1\] not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin/pin_planner.ppl" { aluOperand[1] } } } { "main.bdf" "" { Schematic "D:/repositories/Sifo5/lab5/main.bdf" { { 712 824 1000 728 "aluOperand\[7..0\]" "" } } } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { aluOperand[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/repositories/Sifo5/lab5/" 0 { } { { 0 { 0 ""} 0 390 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "aluOperand\[0\] " "Info: Pin aluOperand\[0\] not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin/pin_planner.ppl" { aluOperand[0] } } } { "main.bdf" "" { Schematic "D:/repositories/Sifo5/lab5/main.bdf" { { 712 824 1000 728 "aluOperand\[7..0\]" "" } } } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { aluOperand[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/repositories/Sifo5/lab5/" 0 { } { { 0 { 0 ""} 0 391 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "aluResult\[7\] " "Info: Pin aluResult\[7\] not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin/pin_planner.ppl" { aluResult[7] } } } { "main.bdf" "" { Schematic "D:/repositories/Sifo5/lab5/main.bdf" { { 568 1168 1344 584 "aluResult\[7..0\]" "" } } } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { aluResult[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/repositories/Sifo5/lab5/" 0 { } { { 0 { 0 ""} 0 392 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "aluResult\[6\] " "Info: Pin aluResult\[6\] not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin/pin_planner.ppl" { aluResult[6] } } } { "main.bdf" "" { Schematic "D:/repositories/Sifo5/lab5/main.bdf" { { 568 1168 1344 584 "aluResult\[7..0\]" "" } } } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { aluResult[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/repositories/Sifo5/lab5/" 0 { } { { 0 { 0 ""} 0 393 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "aluResult\[5\] " "Info: Pin aluResult\[5\] not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin/pin_planner.ppl" { aluResult[5] } } } { "main.bdf" "" { Schematic "D:/repositories/Sifo5/lab5/main.bdf" { { 568 1168 1344 584 "aluResult\[7..0\]" "" } } } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { aluResult[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/repositories/Sifo5/lab5/" 0 { } { { 0 { 0 ""} 0 394 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "aluResult\[4\] " "Info: Pin aluResult\[4\] not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin/pin_planner.ppl" { aluResult[4] } } } { "main.bdf" "" { Schematic "D:/repositories/Sifo5/lab5/main.bdf" { { 568 1168 1344 584 "aluResult\[7..0\]" "" } } } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { aluResult[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/repositories/Sifo5/lab5/" 0 { } { { 0 { 0 ""} 0 395 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "aluResult\[3\] " "Info: Pin aluResult\[3\] not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin/pin_planner.ppl" { aluResult[3] } } } { "main.bdf" "" { Schematic "D:/repositories/Sifo5/lab5/main.bdf" { { 568 1168 1344 584 "aluResult\[7..0\]" "" } } } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { aluResult[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/repositories/Sifo5/lab5/" 0 { } { { 0 { 0 ""} 0 396 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "aluResult\[2\] " "Info: Pin aluResult\[2\] not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin/pin_planner.ppl" { aluResult[2] } } } { "main.bdf" "" { Schematic "D:/repositories/Sifo5/lab5/main.bdf" { { 568 1168 1344 584 "aluResult\[7..0\]" "" } } } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { aluResult[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/repositories/Sifo5/lab5/" 0 { } { { 0 { 0 ""} 0 397 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "aluResult\[1\] " "Info: Pin aluResult\[1\] not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin/pin_planner.ppl" { aluResult[1] } } } { "main.bdf" "" { Schematic "D:/repositories/Sifo5/lab5/main.bdf" { { 568 1168 1344 584 "aluResult\[7..0\]" "" } } } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { aluResult[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/repositories/Sifo5/lab5/" 0 { } { { 0 { 0 ""} 0 398 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "aluResult\[0\] " "Info: Pin aluResult\[0\] not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin/pin_planner.ppl" { aluResult[0] } } } { "main.bdf" "" { Schematic "D:/repositories/Sifo5/lab5/main.bdf" { { 568 1168 1344 584 "aluResult\[7..0\]" "" } } } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { aluResult[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/repositories/Sifo5/lab5/" 0 { } { { 0 { 0 ""} 0 399 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dataFromMemory\[7\] " "Info: Pin dataFromMemory\[7\] not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin/pin_planner.ppl" { dataFromMemory[7] } } } { "main.bdf" "" { Schematic "D:/repositories/Sifo5/lab5/main.bdf" { { 296 1224 1432 312 "dataFromMemory\[7..0\]" "" } } } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { dataFromMemory[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/repositories/Sifo5/lab5/" 0 { } { { 0 { 0 ""} 0 400 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dataFromMemory\[6\] " "Info: Pin dataFromMemory\[6\] not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin/pin_planner.ppl" { dataFromMemory[6] } } } { "main.bdf" "" { Schematic "D:/repositories/Sifo5/lab5/main.bdf" { { 296 1224 1432 312 "dataFromMemory\[7..0\]" "" } } } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { dataFromMemory[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/repositories/Sifo5/lab5/" 0 { } { { 0 { 0 ""} 0 401 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dataFromMemory\[5\] " "Info: Pin dataFromMemory\[5\] not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin/pin_planner.ppl" { dataFromMemory[5] } } } { "main.bdf" "" { Schematic "D:/repositories/Sifo5/lab5/main.bdf" { { 296 1224 1432 312 "dataFromMemory\[7..0\]" "" } } } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { dataFromMemory[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/repositories/Sifo5/lab5/" 0 { } { { 0 { 0 ""} 0 402 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dataFromMemory\[4\] " "Info: Pin dataFromMemory\[4\] not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin/pin_planner.ppl" { dataFromMemory[4] } } } { "main.bdf" "" { Schematic "D:/repositories/Sifo5/lab5/main.bdf" { { 296 1224 1432 312 "dataFromMemory\[7..0\]" "" } } } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { dataFromMemory[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/repositories/Sifo5/lab5/" 0 { } { { 0 { 0 ""} 0 403 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dataFromMemory\[3\] " "Info: Pin dataFromMemory\[3\] not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin/pin_planner.ppl" { dataFromMemory[3] } } } { "main.bdf" "" { Schematic "D:/repositories/Sifo5/lab5/main.bdf" { { 296 1224 1432 312 "dataFromMemory\[7..0\]" "" } } } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { dataFromMemory[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/repositories/Sifo5/lab5/" 0 { } { { 0 { 0 ""} 0 404 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dataFromMemory\[2\] " "Info: Pin dataFromMemory\[2\] not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin/pin_planner.ppl" { dataFromMemory[2] } } } { "main.bdf" "" { Schematic "D:/repositories/Sifo5/lab5/main.bdf" { { 296 1224 1432 312 "dataFromMemory\[7..0\]" "" } } } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { dataFromMemory[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/repositories/Sifo5/lab5/" 0 { } { { 0 { 0 ""} 0 405 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dataFromMemory\[1\] " "Info: Pin dataFromMemory\[1\] not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin/pin_planner.ppl" { dataFromMemory[1] } } } { "main.bdf" "" { Schematic "D:/repositories/Sifo5/lab5/main.bdf" { { 296 1224 1432 312 "dataFromMemory\[7..0\]" "" } } } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { dataFromMemory[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/repositories/Sifo5/lab5/" 0 { } { { 0 { 0 ""} 0 406 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dataFromMemory\[0\] " "Info: Pin dataFromMemory\[0\] not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin/pin_planner.ppl" { dataFromMemory[0] } } } { "main.bdf" "" { Schematic "D:/repositories/Sifo5/lab5/main.bdf" { { 296 1224 1432 312 "dataFromMemory\[7..0\]" "" } } } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { dataFromMemory[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/repositories/Sifo5/lab5/" 0 { } { { 0 { 0 ""} 0 407 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ronOutput\[7\] " "Info: Pin ronOutput\[7\] not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin/pin_planner.ppl" { ronOutput[7] } } } { "main.bdf" "" { Schematic "D:/repositories/Sifo5/lab5/main.bdf" { { 456 880 1056 472 "ronOutput\[7..0\]" "" } } } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { ronOutput[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/repositories/Sifo5/lab5/" 0 { } { { 0 { 0 ""} 0 408 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ronOutput\[6\] " "Info: Pin ronOutput\[6\] not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin/pin_planner.ppl" { ronOutput[6] } } } { "main.bdf" "" { Schematic "D:/repositories/Sifo5/lab5/main.bdf" { { 456 880 1056 472 "ronOutput\[7..0\]" "" } } } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { ronOutput[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/repositories/Sifo5/lab5/" 0 { } { { 0 { 0 ""} 0 409 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ronOutput\[5\] " "Info: Pin ronOutput\[5\] not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin/pin_planner.ppl" { ronOutput[5] } } } { "main.bdf" "" { Schematic "D:/repositories/Sifo5/lab5/main.bdf" { { 456 880 1056 472 "ronOutput\[7..0\]" "" } } } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { ronOutput[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/repositories/Sifo5/lab5/" 0 { } { { 0 { 0 ""} 0 410 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ronOutput\[4\] " "Info: Pin ronOutput\[4\] not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin/pin_planner.ppl" { ronOutput[4] } } } { "main.bdf" "" { Schematic "D:/repositories/Sifo5/lab5/main.bdf" { { 456 880 1056 472 "ronOutput\[7..0\]" "" } } } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { ronOutput[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/repositories/Sifo5/lab5/" 0 { } { { 0 { 0 ""} 0 411 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ronOutput\[3\] " "Info: Pin ronOutput\[3\] not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin/pin_planner.ppl" { ronOutput[3] } } } { "main.bdf" "" { Schematic "D:/repositories/Sifo5/lab5/main.bdf" { { 456 880 1056 472 "ronOutput\[7..0\]" "" } } } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { ronOutput[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/repositories/Sifo5/lab5/" 0 { } { { 0 { 0 ""} 0 412 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ronOutput\[2\] " "Info: Pin ronOutput\[2\] not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin/pin_planner.ppl" { ronOutput[2] } } } { "main.bdf" "" { Schematic "D:/repositories/Sifo5/lab5/main.bdf" { { 456 880 1056 472 "ronOutput\[7..0\]" "" } } } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { ronOutput[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/repositories/Sifo5/lab5/" 0 { } { { 0 { 0 ""} 0 413 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ronOutput\[1\] " "Info: Pin ronOutput\[1\] not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin/pin_planner.ppl" { ronOutput[1] } } } { "main.bdf" "" { Schematic "D:/repositories/Sifo5/lab5/main.bdf" { { 456 880 1056 472 "ronOutput\[7..0\]" "" } } } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { ronOutput[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/repositories/Sifo5/lab5/" 0 { } { { 0 { 0 ""} 0 414 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ronOutput\[0\] " "Info: Pin ronOutput\[0\] not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin/pin_planner.ppl" { ronOutput[0] } } } { "main.bdf" "" { Schematic "D:/repositories/Sifo5/lab5/main.bdf" { { 456 880 1056 472 "ronOutput\[7..0\]" "" } } } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { ronOutput[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/repositories/Sifo5/lab5/" 0 { } { { 0 { 0 ""} 0 415 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clk " "Info: Pin clk not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin/pin_planner.ppl" { clk } } } { "main.bdf" "" { Schematic "D:/repositories/Sifo5/lab5/main.bdf" { { 432 -488 -320 448 "clk" "" } } } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/repositories/Sifo5/lab5/" 0 { } { { 0 { 0 ""} 0 417 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "start/stop " "Info: Pin start/stop not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin/pin_planner.ppl" { start/stop } } } { "main.bdf" "" { Schematic "D:/repositories/Sifo5/lab5/main.bdf" { { 472 -488 -320 488 "start/stop" "" } } } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { start/stop } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/repositories/Sifo5/lab5/" 0 { } { { 0 { 0 ""} 0 418 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1}  } {  } 1 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Warning: Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 0 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Timing-driven compilation is using the Classic Timing Analyzer" {  } {  } 0 0 "Timing-driven compilation is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Ron:inst6\|inst16  " "Info: Automatically promoted node Ron:inst6\|inst16 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Ron:inst6\|lpm_shiftreg0:inst1\|lpm_shiftreg:lpm_shiftreg_component\|_~0 " "Info: Destination node Ron:inst6\|lpm_shiftreg0:inst1\|lpm_shiftreg:lpm_shiftreg_component\|_~0" {  } { { "lpm_shiftreg0.tdf" "" { Text "D:/repositories/Sifo5/lab5/lpm_shiftreg0.tdf" 49 2 0 } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Ron:inst6|lpm_shiftreg0:inst1|lpm_shiftreg:lpm_shiftreg_component|_~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/repositories/Sifo5/lab5/" 0 { } { { 0 { 0 ""} 0 717 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Ron:inst6\|lpm_shiftreg0:inst4\|lpm_shiftreg:lpm_shiftreg_component\|_~0 " "Info: Destination node Ron:inst6\|lpm_shiftreg0:inst4\|lpm_shiftreg:lpm_shiftreg_component\|_~0" {  } { { "lpm_shiftreg0.tdf" "" { Text "D:/repositories/Sifo5/lab5/lpm_shiftreg0.tdf" 49 2 0 } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Ron:inst6|lpm_shiftreg0:inst4|lpm_shiftreg:lpm_shiftreg_component|_~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/repositories/Sifo5/lab5/" 0 { } { { 0 { 0 ""} 0 718 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Ron:inst6\|lpm_shiftreg0:inst2\|lpm_shiftreg:lpm_shiftreg_component\|_~0 " "Info: Destination node Ron:inst6\|lpm_shiftreg0:inst2\|lpm_shiftreg:lpm_shiftreg_component\|_~0" {  } { { "lpm_shiftreg0.tdf" "" { Text "D:/repositories/Sifo5/lab5/lpm_shiftreg0.tdf" 49 2 0 } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Ron:inst6|lpm_shiftreg0:inst2|lpm_shiftreg:lpm_shiftreg_component|_~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/repositories/Sifo5/lab5/" 0 { } { { 0 { 0 ""} 0 719 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Ron:inst6\|lpm_shiftreg0:inst1\|lpm_shiftreg:lpm_shiftreg_component\|_~1 " "Info: Destination node Ron:inst6\|lpm_shiftreg0:inst1\|lpm_shiftreg:lpm_shiftreg_component\|_~1" {  } { { "lpm_shiftreg0.tdf" "" { Text "D:/repositories/Sifo5/lab5/lpm_shiftreg0.tdf" 49 2 0 } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Ron:inst6|lpm_shiftreg0:inst1|lpm_shiftreg:lpm_shiftreg_component|_~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/repositories/Sifo5/lab5/" 0 { } { { 0 { 0 ""} 0 721 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Ron:inst6\|lpm_shiftreg0:inst4\|lpm_shiftreg:lpm_shiftreg_component\|_~1 " "Info: Destination node Ron:inst6\|lpm_shiftreg0:inst4\|lpm_shiftreg:lpm_shiftreg_component\|_~1" {  } { { "lpm_shiftreg0.tdf" "" { Text "D:/repositories/Sifo5/lab5/lpm_shiftreg0.tdf" 49 2 0 } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Ron:inst6|lpm_shiftreg0:inst4|lpm_shiftreg:lpm_shiftreg_component|_~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/repositories/Sifo5/lab5/" 0 { } { { 0 { 0 ""} 0 722 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Ron:inst6\|lpm_shiftreg0:inst2\|lpm_shiftreg:lpm_shiftreg_component\|_~1 " "Info: Destination node Ron:inst6\|lpm_shiftreg0:inst2\|lpm_shiftreg:lpm_shiftreg_component\|_~1" {  } { { "lpm_shiftreg0.tdf" "" { Text "D:/repositories/Sifo5/lab5/lpm_shiftreg0.tdf" 49 2 0 } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Ron:inst6|lpm_shiftreg0:inst2|lpm_shiftreg:lpm_shiftreg_component|_~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/repositories/Sifo5/lab5/" 0 { } { { 0 { 0 ""} 0 723 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Ron:inst6\|lpm_shiftreg0:inst1\|lpm_shiftreg:lpm_shiftreg_component\|_~2 " "Info: Destination node Ron:inst6\|lpm_shiftreg0:inst1\|lpm_shiftreg:lpm_shiftreg_component\|_~2" {  } { { "lpm_shiftreg0.tdf" "" { Text "D:/repositories/Sifo5/lab5/lpm_shiftreg0.tdf" 49 2 0 } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Ron:inst6|lpm_shiftreg0:inst1|lpm_shiftreg:lpm_shiftreg_component|_~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/repositories/Sifo5/lab5/" 0 { } { { 0 { 0 ""} 0 725 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Ron:inst6\|lpm_shiftreg0:inst4\|lpm_shiftreg:lpm_shiftreg_component\|_~2 " "Info: Destination node Ron:inst6\|lpm_shiftreg0:inst4\|lpm_shiftreg:lpm_shiftreg_component\|_~2" {  } { { "lpm_shiftreg0.tdf" "" { Text "D:/repositories/Sifo5/lab5/lpm_shiftreg0.tdf" 49 2 0 } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Ron:inst6|lpm_shiftreg0:inst4|lpm_shiftreg:lpm_shiftreg_component|_~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/repositories/Sifo5/lab5/" 0 { } { { 0 { 0 ""} 0 726 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Ron:inst6\|lpm_shiftreg0:inst4\|lpm_shiftreg:lpm_shiftreg_component\|_~3 " "Info: Destination node Ron:inst6\|lpm_shiftreg0:inst4\|lpm_shiftreg:lpm_shiftreg_component\|_~3" {  } { { "lpm_shiftreg0.tdf" "" { Text "D:/repositories/Sifo5/lab5/lpm_shiftreg0.tdf" 49 2 0 } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Ron:inst6|lpm_shiftreg0:inst4|lpm_shiftreg:lpm_shiftreg_component|_~3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/repositories/Sifo5/lab5/" 0 { } { { 0 { 0 ""} 0 727 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Ron:inst6\|lpm_shiftreg0:inst1\|lpm_shiftreg:lpm_shiftreg_component\|_~3 " "Info: Destination node Ron:inst6\|lpm_shiftreg0:inst1\|lpm_shiftreg:lpm_shiftreg_component\|_~3" {  } { { "lpm_shiftreg0.tdf" "" { Text "D:/repositories/Sifo5/lab5/lpm_shiftreg0.tdf" 49 2 0 } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Ron:inst6|lpm_shiftreg0:inst1|lpm_shiftreg:lpm_shiftreg_component|_~3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/repositories/Sifo5/lab5/" 0 { } { { 0 { 0 ""} 0 729 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Info: Non-global destination nodes limited to 10 nodes" {  } {  } 0 0 "Non-global destination nodes limited to %1!d! nodes" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "Ron.bdf" "" { Schematic "D:/repositories/Sifo5/lab5/Ron.bdf" { { -216 424 488 -168 "inst16" "" } } } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Ron:inst6|inst16 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/repositories/Sifo5/lab5/" 0 { } { { 0 { 0 ""} 0 217 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "control:inst8\|ClkRouter:inst15\|lpm_counter4:inst1\|lpm_counter:lpm_counter_component\|cntr_nlh:auto_generated\|safe_q\[0\]  " "Info: Automatically promoted node control:inst8\|ClkRouter:inst15\|lpm_counter4:inst1\|lpm_counter:lpm_counter_component\|cntr_nlh:auto_generated\|safe_q\[0\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "control:inst8\|ClkRouter:inst15\|lpm_counter4:inst1\|lpm_counter:lpm_counter_component\|cntr_nlh:auto_generated\|counter_comb_bita0 " "Info: Destination node control:inst8\|ClkRouter:inst15\|lpm_counter4:inst1\|lpm_counter:lpm_counter_component\|cntr_nlh:auto_generated\|counter_comb_bita0" {  } { { "db/cntr_nlh.tdf" "" { Text "D:/repositories/Sifo5/lab5/db/cntr_nlh.tdf" 34 2 0 } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { control:inst8|ClkRouter:inst15|lpm_counter4:inst1|lpm_counter:lpm_counter_component|cntr_nlh:auto_generated|counter_comb_bita0~COMBOUT } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/repositories/Sifo5/lab5/" 0 { } { { 0 { 0 ""} 0 343 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "control:inst8\|ClkRouter:inst15\|lpm_counter8:inst\|lpm_counter:lpm_counter_component\|cntr_p3i:auto_generated\|counter_reg_bit1a\[0\] " "Info: Destination node control:inst8\|ClkRouter:inst15\|lpm_counter8:inst\|lpm_counter:lpm_counter_component\|cntr_p3i:auto_generated\|counter_reg_bit1a\[0\]" {  } { { "db/cntr_p3i.tdf" "" { Text "D:/repositories/Sifo5/lab5/db/cntr_p3i.tdf" 41 19 0 } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { control:inst8|ClkRouter:inst15|lpm_counter8:inst|lpm_counter:lpm_counter_component|cntr_p3i:auto_generated|safe_q[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/repositories/Sifo5/lab5/" 0 { } { { 0 { 0 ""} 0 349 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "control:inst8\|CommandHandler:inst2\|lpm_tff1:inst\|lpm_ff:lpm_ff_component\|dffs\[0\] " "Info: Destination node control:inst8\|CommandHandler:inst2\|lpm_tff1:inst\|lpm_ff:lpm_ff_component\|dffs\[0\]" {  } { { "lpm_ff.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { control:inst8|CommandHandler:inst2|lpm_tff1:inst|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/repositories/Sifo5/lab5/" 0 { } { { 0 { 0 ""} 0 282 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "control:inst8\|CommandHandler:inst2\|lpm_tff1:inst\|lpm_ff:lpm_ff_component\|dffs\[2\] " "Info: Destination node control:inst8\|CommandHandler:inst2\|lpm_tff1:inst\|lpm_ff:lpm_ff_component\|dffs\[2\]" {  } { { "lpm_ff.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { control:inst8|CommandHandler:inst2|lpm_tff1:inst|lpm_ff:lpm_ff_component|dffs[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/repositories/Sifo5/lab5/" 0 { } { { 0 { 0 ""} 0 280 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "control:inst8\|CommandHandler:inst2\|lpm_tff1:inst\|lpm_ff:lpm_ff_component\|dffs\[1\] " "Info: Destination node control:inst8\|CommandHandler:inst2\|lpm_tff1:inst\|lpm_ff:lpm_ff_component\|dffs\[1\]" {  } { { "lpm_ff.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { control:inst8|CommandHandler:inst2|lpm_tff1:inst|lpm_ff:lpm_ff_component|dffs[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/repositories/Sifo5/lab5/" 0 { } { { 0 { 0 ""} 0 281 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "db/cntr_nlh.tdf" "" { Text "D:/repositories/Sifo5/lab5/db/cntr_nlh.tdf" 40 19 0 } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { control:inst8|ClkRouter:inst15|lpm_counter4:inst1|lpm_counter:lpm_counter_component|cntr_nlh:auto_generated|safe_q[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/repositories/Sifo5/lab5/" 0 { } { { 0 { 0 ""} 0 341 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ALU:inst2\|incs:inst\|inst5  " "Info: Automatically promoted node ALU:inst2\|incs:inst\|inst5 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "incs.bdf" "" { Schematic "D:/repositories/Sifo5/lab5/incs.bdf" { { 560 1168 1232 608 "inst5" "" } } } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { ALU:inst2|incs:inst|inst5 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/repositories/Sifo5/lab5/" 0 { } { { 0 { 0 ""} 0 181 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ALU:inst2\|inst9  " "Info: Automatically promoted node ALU:inst2\|inst9 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Ron:inst6\|lpm_shiftreg0:inst5\|lpm_shiftreg:lpm_shiftreg_component\|_~0 " "Info: Destination node Ron:inst6\|lpm_shiftreg0:inst5\|lpm_shiftreg:lpm_shiftreg_component\|_~0" {  } { { "lpm_shiftreg0.tdf" "" { Text "D:/repositories/Sifo5/lab5/lpm_shiftreg0.tdf" 49 2 0 } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Ron:inst6|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|_~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/repositories/Sifo5/lab5/" 0 { } { { 0 { 0 ""} 0 720 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Ron:inst6\|lpm_shiftreg0:inst5\|lpm_shiftreg:lpm_shiftreg_component\|_~1 " "Info: Destination node Ron:inst6\|lpm_shiftreg0:inst5\|lpm_shiftreg:lpm_shiftreg_component\|_~1" {  } { { "lpm_shiftreg0.tdf" "" { Text "D:/repositories/Sifo5/lab5/lpm_shiftreg0.tdf" 49 2 0 } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Ron:inst6|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|_~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/repositories/Sifo5/lab5/" 0 { } { { 0 { 0 ""} 0 724 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Ron:inst6\|lpm_shiftreg0:inst5\|lpm_shiftreg:lpm_shiftreg_component\|_~2 " "Info: Destination node Ron:inst6\|lpm_shiftreg0:inst5\|lpm_shiftreg:lpm_shiftreg_component\|_~2" {  } { { "lpm_shiftreg0.tdf" "" { Text "D:/repositories/Sifo5/lab5/lpm_shiftreg0.tdf" 49 2 0 } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Ron:inst6|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|_~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/repositories/Sifo5/lab5/" 0 { } { { 0 { 0 ""} 0 728 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Ron:inst6\|lpm_shiftreg0:inst5\|lpm_shiftreg:lpm_shiftreg_component\|_~3 " "Info: Destination node Ron:inst6\|lpm_shiftreg0:inst5\|lpm_shiftreg:lpm_shiftreg_component\|_~3" {  } { { "lpm_shiftreg0.tdf" "" { Text "D:/repositories/Sifo5/lab5/lpm_shiftreg0.tdf" 49 2 0 } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Ron:inst6|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|_~3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/repositories/Sifo5/lab5/" 0 { } { { 0 { 0 ""} 0 732 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Ron:inst6\|lpm_shiftreg0:inst5\|lpm_shiftreg:lpm_shiftreg_component\|_~4 " "Info: Destination node Ron:inst6\|lpm_shiftreg0:inst5\|lpm_shiftreg:lpm_shiftreg_component\|_~4" {  } { { "lpm_shiftreg0.tdf" "" { Text "D:/repositories/Sifo5/lab5/lpm_shiftreg0.tdf" 49 2 0 } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Ron:inst6|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|_~4 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/repositories/Sifo5/lab5/" 0 { } { { 0 { 0 ""} 0 735 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Ron:inst6\|lpm_shiftreg0:inst5\|lpm_shiftreg:lpm_shiftreg_component\|_~5 " "Info: Destination node Ron:inst6\|lpm_shiftreg0:inst5\|lpm_shiftreg:lpm_shiftreg_component\|_~5" {  } { { "lpm_shiftreg0.tdf" "" { Text "D:/repositories/Sifo5/lab5/lpm_shiftreg0.tdf" 49 2 0 } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Ron:inst6|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|_~5 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/repositories/Sifo5/lab5/" 0 { } { { 0 { 0 ""} 0 737 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Ron:inst6\|lpm_shiftreg0:inst5\|lpm_shiftreg:lpm_shiftreg_component\|_~6 " "Info: Destination node Ron:inst6\|lpm_shiftreg0:inst5\|lpm_shiftreg:lpm_shiftreg_component\|_~6" {  } { { "lpm_shiftreg0.tdf" "" { Text "D:/repositories/Sifo5/lab5/lpm_shiftreg0.tdf" 49 2 0 } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Ron:inst6|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|_~6 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/repositories/Sifo5/lab5/" 0 { } { { 0 { 0 ""} 0 738 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Ron:inst6\|lpm_shiftreg0:inst5\|lpm_shiftreg:lpm_shiftreg_component\|_~7 " "Info: Destination node Ron:inst6\|lpm_shiftreg0:inst5\|lpm_shiftreg:lpm_shiftreg_component\|_~7" {  } { { "lpm_shiftreg0.tdf" "" { Text "D:/repositories/Sifo5/lab5/lpm_shiftreg0.tdf" 49 2 0 } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Ron:inst6|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|_~7 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/repositories/Sifo5/lab5/" 0 { } { { 0 { 0 ""} 0 740 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ronCLk " "Info: Destination node ronCLk" {  } { { "d:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin/pin_planner.ppl" { ronCLk } } } { "main.bdf" "" { Schematic "D:/repositories/Sifo5/lab5/main.bdf" { { 728 1176 1352 744 "ronCLk" "" } } } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { ronCLk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/repositories/Sifo5/lab5/" 0 { } { { 0 { 0 ""} 0 423 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "ALU.bdf" "" { Schematic "D:/repositories/Sifo5/lab5/ALU.bdf" { { 184 960 1024 232 "inst9" "" } } } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { ALU:inst2|inst9 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/repositories/Sifo5/lab5/" 0 { } { { 0 { 0 ""} 0 194 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ALU:inst2\|SLL:inst7\|inst6  " "Info: Automatically promoted node ALU:inst2\|SLL:inst7\|inst6 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ALU:inst2\|SLL:inst7\|lpm_shiftreg0:inst5\|lpm_shiftreg:lpm_shiftreg_component\|_~0 " "Info: Destination node ALU:inst2\|SLL:inst7\|lpm_shiftreg0:inst5\|lpm_shiftreg:lpm_shiftreg_component\|_~0" {  } { { "lpm_shiftreg0.tdf" "" { Text "D:/repositories/Sifo5/lab5/lpm_shiftreg0.tdf" 49 2 0 } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { ALU:inst2|SLL:inst7|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|_~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/repositories/Sifo5/lab5/" 0 { } { { 0 { 0 ""} 0 701 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ALU:inst2\|SLL:inst7\|lpm_shiftreg0:inst5\|lpm_shiftreg:lpm_shiftreg_component\|_~1 " "Info: Destination node ALU:inst2\|SLL:inst7\|lpm_shiftreg0:inst5\|lpm_shiftreg:lpm_shiftreg_component\|_~1" {  } { { "lpm_shiftreg0.tdf" "" { Text "D:/repositories/Sifo5/lab5/lpm_shiftreg0.tdf" 49 2 0 } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { ALU:inst2|SLL:inst7|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|_~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/repositories/Sifo5/lab5/" 0 { } { { 0 { 0 ""} 0 702 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ALU:inst2\|SLL:inst7\|lpm_shiftreg0:inst5\|lpm_shiftreg:lpm_shiftreg_component\|_~2 " "Info: Destination node ALU:inst2\|SLL:inst7\|lpm_shiftreg0:inst5\|lpm_shiftreg:lpm_shiftreg_component\|_~2" {  } { { "lpm_shiftreg0.tdf" "" { Text "D:/repositories/Sifo5/lab5/lpm_shiftreg0.tdf" 49 2 0 } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { ALU:inst2|SLL:inst7|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|_~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/repositories/Sifo5/lab5/" 0 { } { { 0 { 0 ""} 0 703 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ALU:inst2\|SLL:inst7\|lpm_shiftreg0:inst5\|lpm_shiftreg:lpm_shiftreg_component\|_~3 " "Info: Destination node ALU:inst2\|SLL:inst7\|lpm_shiftreg0:inst5\|lpm_shiftreg:lpm_shiftreg_component\|_~3" {  } { { "lpm_shiftreg0.tdf" "" { Text "D:/repositories/Sifo5/lab5/lpm_shiftreg0.tdf" 49 2 0 } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { ALU:inst2|SLL:inst7|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|_~3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/repositories/Sifo5/lab5/" 0 { } { { 0 { 0 ""} 0 704 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ALU:inst2\|SLL:inst7\|lpm_shiftreg0:inst5\|lpm_shiftreg:lpm_shiftreg_component\|_~4 " "Info: Destination node ALU:inst2\|SLL:inst7\|lpm_shiftreg0:inst5\|lpm_shiftreg:lpm_shiftreg_component\|_~4" {  } { { "lpm_shiftreg0.tdf" "" { Text "D:/repositories/Sifo5/lab5/lpm_shiftreg0.tdf" 49 2 0 } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { ALU:inst2|SLL:inst7|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|_~4 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/repositories/Sifo5/lab5/" 0 { } { { 0 { 0 ""} 0 705 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ALU:inst2\|SLL:inst7\|lpm_shiftreg0:inst5\|lpm_shiftreg:lpm_shiftreg_component\|_~5 " "Info: Destination node ALU:inst2\|SLL:inst7\|lpm_shiftreg0:inst5\|lpm_shiftreg:lpm_shiftreg_component\|_~5" {  } { { "lpm_shiftreg0.tdf" "" { Text "D:/repositories/Sifo5/lab5/lpm_shiftreg0.tdf" 49 2 0 } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { ALU:inst2|SLL:inst7|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|_~5 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/repositories/Sifo5/lab5/" 0 { } { { 0 { 0 ""} 0 706 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ALU:inst2\|SLL:inst7\|lpm_shiftreg0:inst5\|lpm_shiftreg:lpm_shiftreg_component\|_~6 " "Info: Destination node ALU:inst2\|SLL:inst7\|lpm_shiftreg0:inst5\|lpm_shiftreg:lpm_shiftreg_component\|_~6" {  } { { "lpm_shiftreg0.tdf" "" { Text "D:/repositories/Sifo5/lab5/lpm_shiftreg0.tdf" 49 2 0 } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { ALU:inst2|SLL:inst7|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|_~6 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/repositories/Sifo5/lab5/" 0 { } { { 0 { 0 ""} 0 707 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ALU:inst2\|SLL:inst7\|lpm_shiftreg0:inst5\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[0\]~0 " "Info: Destination node ALU:inst2\|SLL:inst7\|lpm_shiftreg0:inst5\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[0\]~0" {  } { { "lpm_shiftreg.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { ALU:inst2|SLL:inst7|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[0]~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/repositories/Sifo5/lab5/" 0 { } { { 0 { 0 ""} 0 753 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "SLL.bdf" "" { Schematic "D:/repositories/Sifo5/lab5/SLL.bdf" { { 376 1456 1504 440 "inst6" "" } } } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { ALU:inst2|SLL:inst7|inst6 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/repositories/Sifo5/lab5/" 0 { } { { 0 { 0 ""} 0 192 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "control:inst8\|IPreg:inst\|inst1  " "Info: Automatically promoted node control:inst8\|IPreg:inst\|inst1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "IPreg.bdf" "" { Schematic "D:/repositories/Sifo5/lab5/IPreg.bdf" { { 312 224 288 360 "inst1" "" } } } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { control:inst8|IPreg:inst|inst1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/repositories/Sifo5/lab5/" 0 { } { { 0 { 0 ""} 0 268 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "memory:inst\|inst2  " "Info: Automatically promoted node memory:inst\|inst2 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "memory.bdf" "" { Schematic "D:/repositories/Sifo5/lab5/memory.bdf" { { 40 -24 40 88 "inst2" "" } } } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { memory:inst|inst2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/repositories/Sifo5/lab5/" 0 { } { { 0 { 0 ""} 0 144 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "45 unused 3.3V 2 43 0 " "Info: Number of I/O pins in group: 45 (unused VREF, 3.3V VCCIO, 2 input, 43 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "Info: I/O standards used: 3.3-V LVTTL." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 0 40 " "Info: I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  40 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 44 " "Info: I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  44 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 1 49 " "Info: I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  49 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 35 " "Info: I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  35 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 44 " "Info: I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  44 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 0 40 " "Info: I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  40 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 34 " "Info: I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  34 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 43 " "Info: I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  43 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "9 does not use undetermined 0 6 " "Info: I/O bank number 9 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  6 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "10 does not use undetermined 0 6 " "Info: I/O bank number 10 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  6 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Info: Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Info: Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "1.848 ns register register " "Info: Estimated most critical path is register to register delay of 1.848 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns control:inst8\|CommandDecoder:inst1\|ALUcontrol:inst7\|lpm_counter1:inst6\|lpm_counter:lpm_counter_component\|cntr_ovi:auto_generated\|safe_q\[0\] 1 REG LAB_X21_Y15 10 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X21_Y15; Fanout = 10; REG Node = 'control:inst8\|CommandDecoder:inst1\|ALUcontrol:inst7\|lpm_counter1:inst6\|lpm_counter:lpm_counter_component\|cntr_ovi:auto_generated\|safe_q\[0\]'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { control:inst8|CommandDecoder:inst1|ALUcontrol:inst7|lpm_counter1:inst6|lpm_counter:lpm_counter_component|cntr_ovi:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_ovi.tdf" "" { Text "D:/repositories/Sifo5/lab5/db/cntr_ovi.tdf" 61 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.233 ns) + CELL(0.350 ns) 0.583 ns control:inst8\|CommandDecoder:inst1\|ALUcontrol:inst7\|lpm_counter1:inst6\|lpm_counter:lpm_counter_component\|cntr_ovi:auto_generated\|counter_comb_bita0~COUT 2 COMB LAB_X21_Y15 2 " "Info: 2: + IC(0.233 ns) + CELL(0.350 ns) = 0.583 ns; Loc. = LAB_X21_Y15; Fanout = 2; COMB Node = 'control:inst8\|CommandDecoder:inst1\|ALUcontrol:inst7\|lpm_counter1:inst6\|lpm_counter:lpm_counter_component\|cntr_ovi:auto_generated\|counter_comb_bita0~COUT'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.583 ns" { control:inst8|CommandDecoder:inst1|ALUcontrol:inst7|lpm_counter1:inst6|lpm_counter:lpm_counter_component|cntr_ovi:auto_generated|safe_q[0] control:inst8|CommandDecoder:inst1|ALUcontrol:inst7|lpm_counter1:inst6|lpm_counter:lpm_counter_component|cntr_ovi:auto_generated|counter_comb_bita0~COUT } "NODE_NAME" } } { "db/cntr_ovi.tdf" "" { Text "D:/repositories/Sifo5/lab5/db/cntr_ovi.tdf" 37 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 0.618 ns control:inst8\|CommandDecoder:inst1\|ALUcontrol:inst7\|lpm_counter1:inst6\|lpm_counter:lpm_counter_component\|cntr_ovi:auto_generated\|counter_comb_bita1~COUT 3 COMB LAB_X21_Y15 1 " "Info: 3: + IC(0.000 ns) + CELL(0.035 ns) = 0.618 ns; Loc. = LAB_X21_Y15; Fanout = 1; COMB Node = 'control:inst8\|CommandDecoder:inst1\|ALUcontrol:inst7\|lpm_counter1:inst6\|lpm_counter:lpm_counter_component\|cntr_ovi:auto_generated\|counter_comb_bita1~COUT'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { control:inst8|CommandDecoder:inst1|ALUcontrol:inst7|lpm_counter1:inst6|lpm_counter:lpm_counter_component|cntr_ovi:auto_generated|counter_comb_bita0~COUT control:inst8|CommandDecoder:inst1|ALUcontrol:inst7|lpm_counter1:inst6|lpm_counter:lpm_counter_component|cntr_ovi:auto_generated|counter_comb_bita1~COUT } "NODE_NAME" } } { "db/cntr_ovi.tdf" "" { Text "D:/repositories/Sifo5/lab5/db/cntr_ovi.tdf" 43 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.125 ns) 0.743 ns control:inst8\|CommandDecoder:inst1\|ALUcontrol:inst7\|lpm_counter1:inst6\|lpm_counter:lpm_counter_component\|cntr_ovi:auto_generated\|counter_comb_bita1~1 4 COMB LAB_X21_Y15 1 " "Info: 4: + IC(0.000 ns) + CELL(0.125 ns) = 0.743 ns; Loc. = LAB_X21_Y15; Fanout = 1; COMB Node = 'control:inst8\|CommandDecoder:inst1\|ALUcontrol:inst7\|lpm_counter1:inst6\|lpm_counter:lpm_counter_component\|cntr_ovi:auto_generated\|counter_comb_bita1~1'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.125 ns" { control:inst8|CommandDecoder:inst1|ALUcontrol:inst7|lpm_counter1:inst6|lpm_counter:lpm_counter_component|cntr_ovi:auto_generated|counter_comb_bita1~COUT control:inst8|CommandDecoder:inst1|ALUcontrol:inst7|lpm_counter1:inst6|lpm_counter:lpm_counter_component|cntr_ovi:auto_generated|counter_comb_bita1~1 } "NODE_NAME" } } { "db/cntr_ovi.tdf" "" { Text "D:/repositories/Sifo5/lab5/db/cntr_ovi.tdf" 43 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.129 ns) + CELL(0.272 ns) 1.144 ns control:inst8\|CommandDecoder:inst1\|ALUcontrol:inst7\|lpm_counter1:inst6\|lpm_counter:lpm_counter_component\|cntr_ovi:auto_generated\|cout_actual 5 COMB LAB_X21_Y15 2 " "Info: 5: + IC(0.129 ns) + CELL(0.272 ns) = 1.144 ns; Loc. = LAB_X21_Y15; Fanout = 2; COMB Node = 'control:inst8\|CommandDecoder:inst1\|ALUcontrol:inst7\|lpm_counter1:inst6\|lpm_counter:lpm_counter_component\|cntr_ovi:auto_generated\|cout_actual'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.401 ns" { control:inst8|CommandDecoder:inst1|ALUcontrol:inst7|lpm_counter1:inst6|lpm_counter:lpm_counter_component|cntr_ovi:auto_generated|counter_comb_bita1~1 control:inst8|CommandDecoder:inst1|ALUcontrol:inst7|lpm_counter1:inst6|lpm_counter:lpm_counter_component|cntr_ovi:auto_generated|cout_actual } "NODE_NAME" } } { "db/cntr_ovi.tdf" "" { Text "D:/repositories/Sifo5/lab5/db/cntr_ovi.tdf" 54 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.201 ns) + CELL(0.503 ns) 1.848 ns control:inst8\|CommandDecoder:inst1\|ALUcontrol:inst7\|lpm_counter1:inst6\|lpm_counter:lpm_counter_component\|cntr_ovi:auto_generated\|safe_q\[0\] 6 REG LAB_X21_Y15 10 " "Info: 6: + IC(0.201 ns) + CELL(0.503 ns) = 1.848 ns; Loc. = LAB_X21_Y15; Fanout = 10; REG Node = 'control:inst8\|CommandDecoder:inst1\|ALUcontrol:inst7\|lpm_counter1:inst6\|lpm_counter:lpm_counter_component\|cntr_ovi:auto_generated\|safe_q\[0\]'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.704 ns" { control:inst8|CommandDecoder:inst1|ALUcontrol:inst7|lpm_counter1:inst6|lpm_counter:lpm_counter_component|cntr_ovi:auto_generated|cout_actual control:inst8|CommandDecoder:inst1|ALUcontrol:inst7|lpm_counter1:inst6|lpm_counter:lpm_counter_component|cntr_ovi:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_ovi.tdf" "" { Text "D:/repositories/Sifo5/lab5/db/cntr_ovi.tdf" 61 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.285 ns ( 69.53 % ) " "Info: Total cell delay = 1.285 ns ( 69.53 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.563 ns ( 30.47 % ) " "Info: Total interconnect delay = 0.563 ns ( 30.47 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.848 ns" { control:inst8|CommandDecoder:inst1|ALUcontrol:inst7|lpm_counter1:inst6|lpm_counter:lpm_counter_component|cntr_ovi:auto_generated|safe_q[0] control:inst8|CommandDecoder:inst1|ALUcontrol:inst7|lpm_counter1:inst6|lpm_counter:lpm_counter_component|cntr_ovi:auto_generated|counter_comb_bita0~COUT control:inst8|CommandDecoder:inst1|ALUcontrol:inst7|lpm_counter1:inst6|lpm_counter:lpm_counter_component|cntr_ovi:auto_generated|counter_comb_bita1~COUT control:inst8|CommandDecoder:inst1|ALUcontrol:inst7|lpm_counter1:inst6|lpm_counter:lpm_counter_component|cntr_ovi:auto_generated|counter_comb_bita1~1 control:inst8|CommandDecoder:inst1|ALUcontrol:inst7|lpm_counter1:inst6|lpm_counter:lpm_counter_component|cntr_ovi:auto_generated|cout_actual control:inst8|CommandDecoder:inst1|ALUcontrol:inst7|lpm_counter1:inst6|lpm_counter:lpm_counter_component|cntr_ovi:auto_generated|safe_q[0] } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_STATUS_VERY_LARGE_HOLD_REQUIREMENTS_DETECTED" "8 593 " "Info: 8 (of 593) connections in the design require a large routing delay to satisfy hold requirements. Refer to the Fitter report for a summary of the relevant clock transfers. Also, check the circuit's timing constraints and clocking methodology, especially multicycles and gated clocks." {  } {  } 0 0 "%1!d! (of %2!d!) connections in the design require a large routing delay to satisfy hold requirements. Refer to the Fitter report for a summary of the relevant clock transfers. Also, check the circuit's timing constraints and clocking methodology, especially multicycles and gated clocks." 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Info: Average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "1 X13_Y0 X26_Y13 " "Info: Peak interconnect usage is 1% of the available device resources in the region that extends from location X13_Y0 to location X26_Y13" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:02 " "Info: Fitter routing operations ending: elapsed time is 00:00:02" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "43 " "Warning: Found 43 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "aluCLk 0 " "Info: Pin \"aluCLk\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "aluReady 0 " "Info: Pin \"aluReady\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "memoryClk 0 " "Info: Pin \"memoryClk\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "clkIP 0 " "Info: Pin \"clkIP\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "state 0 " "Info: Pin \"state\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ronCLk 0 " "Info: Pin \"ronCLk\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "resetState 0 " "Info: Pin \"resetState\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "changeState 0 " "Info: Pin \"changeState\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "aluCommand\[2\] 0 " "Info: Pin \"aluCommand\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "aluCommand\[1\] 0 " "Info: Pin \"aluCommand\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "aluCommand\[0\] 0 " "Info: Pin \"aluCommand\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "aluOperand\[7\] 0 " "Info: Pin \"aluOperand\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "aluOperand\[6\] 0 " "Info: Pin \"aluOperand\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "aluOperand\[5\] 0 " "Info: Pin \"aluOperand\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "aluOperand\[4\] 0 " "Info: Pin \"aluOperand\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "aluOperand\[3\] 0 " "Info: Pin \"aluOperand\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "aluOperand\[2\] 0 " "Info: Pin \"aluOperand\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "aluOperand\[1\] 0 " "Info: Pin \"aluOperand\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "aluOperand\[0\] 0 " "Info: Pin \"aluOperand\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "aluResult\[7\] 0 " "Info: Pin \"aluResult\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "aluResult\[6\] 0 " "Info: Pin \"aluResult\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "aluResult\[5\] 0 " "Info: Pin \"aluResult\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "aluResult\[4\] 0 " "Info: Pin \"aluResult\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "aluResult\[3\] 0 " "Info: Pin \"aluResult\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "aluResult\[2\] 0 " "Info: Pin \"aluResult\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "aluResult\[1\] 0 " "Info: Pin \"aluResult\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "aluResult\[0\] 0 " "Info: Pin \"aluResult\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dataFromMemory\[7\] 0 " "Info: Pin \"dataFromMemory\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dataFromMemory\[6\] 0 " "Info: Pin \"dataFromMemory\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dataFromMemory\[5\] 0 " "Info: Pin \"dataFromMemory\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dataFromMemory\[4\] 0 " "Info: Pin \"dataFromMemory\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dataFromMemory\[3\] 0 " "Info: Pin \"dataFromMemory\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dataFromMemory\[2\] 0 " "Info: Pin \"dataFromMemory\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dataFromMemory\[1\] 0 " "Info: Pin \"dataFromMemory\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dataFromMemory\[0\] 0 " "Info: Pin \"dataFromMemory\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ronOutput\[7\] 0 " "Info: Pin \"ronOutput\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ronOutput\[6\] 0 " "Info: Pin \"ronOutput\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ronOutput\[5\] 0 " "Info: Pin \"ronOutput\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ronOutput\[4\] 0 " "Info: Pin \"ronOutput\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ronOutput\[3\] 0 " "Info: Pin \"ronOutput\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ronOutput\[2\] 0 " "Info: Pin \"ronOutput\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ronOutput\[1\] 0 " "Info: Pin \"ronOutput\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ronOutput\[0\] 0 " "Info: Pin \"ronOutput\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "223 " "Info: Peak virtual memory: 223 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Oct 22 18:01:33 2013 " "Info: Processing ended: Tue Oct 22 18:01:33 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Info: Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:12 " "Info: Total CPU time (on all processors): 00:00:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
