// Seed: 1566895726
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16
);
  output wire id_16;
  output wire id_15;
  inout wire id_14;
  input wire id_13;
  inout wire id_12;
  input wire id_11;
  input wire id_10;
  output wire id_9;
  output wire id_8;
  inout wire id_7;
  input wire id_6;
  output wire id_5;
  inout wire id_4;
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  wire id_17;
  assign id_14 = id_10;
  id_18(
      .id_0(id_1 < (id_17#(.id_1(1)))),
      .id_2(1'b0 < id_11),
      .id_3((1)),
      .id_4(0 == 1),
      .id_5(1 == ""),
      .id_6(id_17 ^ id_12 == ~id_6 - id_17),
      .id_7(),
      .id_8(1),
      .id_9(1),
      .id_10(id_3 - 1 && 1),
      .id_11(1'b0),
      .id_12({1, 1 + 1, 1}),
      .id_13(id_11)
  );
  assign id_16 = 1 & 1'b0;
  assign id_17 = 1;
  wire id_19;
  wire id_20 = 1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  inout wire id_8;
  inout wire id_7;
  input wire id_6;
  output wire id_5;
  output wire id_4;
  output wire id_3;
  output wire id_2;
  output wire id_1;
  wire id_9;
  wire id_10;
  module_0(
      id_7,
      id_8,
      id_5,
      id_9,
      id_5,
      id_6,
      id_7,
      id_10,
      id_2,
      id_10,
      id_10,
      id_7,
      id_6,
      id_10,
      id_9,
      id_4
  );
endmodule
