
==========================================================================
report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: _169663_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _169687_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ _169663_/CK (DFF_X1)
   0.08    0.08 v _169663_/Q (DFF_X1)
   0.00    0.08 v _169687_/D (DFF_X1)
           0.08   data arrival time

   0.00    0.00   clock clk (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00   clock reconvergence pessimism
           0.00 ^ _169687_/CK (DFF_X1)
   0.00    0.00   library hold time
           0.00   data required time
---------------------------------------------------------
           0.00   data required time
          -0.08   data arrival time
---------------------------------------------------------
           0.08   slack (MET)



==========================================================================
report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: _174426_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _172438_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ _174426_/CK (DFFR_X1)
   0.10    0.10 ^ _174426_/Q (DFFR_X1)
   0.03    0.13 ^ _160074_/Z (BUF_X4)
   0.03    0.16 ^ _087541_/Z (BUF_X16)
   0.03    0.20 ^ _087542_/Z (BUF_X16)
   0.03    0.22 ^ _087543_/Z (BUF_X16)
   0.05    0.28 ^ _111715_/ZN (AND2_X1)
   0.11    0.39 ^ _111716_/Z (XOR2_X2)
   0.03    0.41 v _111775_/ZN (INV_X1)
   0.06    0.47 ^ _111776_/ZN (OAI21_X1)
   0.06    0.53 ^ _111777_/Z (XOR2_X2)
   0.06    0.60 ^ _111779_/Z (XOR2_X2)
   0.06    0.66 ^ _111781_/Z (XOR2_X2)
   0.06    0.72 ^ _111783_/Z (XOR2_X2)
   0.06    0.78 ^ _111784_/Z (XOR2_X2)
   0.06    0.84 ^ _111788_/Z (XOR2_X2)
   0.06    0.90 ^ _111790_/Z (XOR2_X2)
   0.06    0.96 ^ _111793_/Z (XOR2_X2)
   0.03    0.99 ^ _111796_/ZN (OR2_X1)
   0.02    1.01 v _111798_/ZN (OAI21_X2)
   0.03    1.04 ^ _111920_/ZN (OAI211_X2)
   0.05    1.09 ^ _111924_/ZN (AND2_X1)
   0.01    1.10 v _112060_/ZN (INV_X1)
   0.03    1.13 v _112061_/ZN (AND3_X1)
   0.07    1.20 v _112205_/ZN (OR3_X1)
   0.04    1.24 v _112337_/ZN (AND4_X1)
   0.05    1.29 ^ _112340_/ZN (NOR3_X1)
   0.02    1.31 v _112394_/ZN (XNOR2_X2)
   0.06    1.37 v _112396_/Z (MUX2_X1)
   0.03    1.40 v _166340_/Z (CLKBUF_X1)
   0.00    1.40 v _172438_/D (DFF_X1)
           1.40   data arrival time

   4.00    4.00   clock clk (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _172438_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.40   data arrival time
---------------------------------------------------------
           2.56   slack (MET)



==========================================================================
report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: _174426_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _172438_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ _174426_/CK (DFFR_X1)
   0.10    0.10 ^ _174426_/Q (DFFR_X1)
   0.03    0.13 ^ _160074_/Z (BUF_X4)
   0.03    0.16 ^ _087541_/Z (BUF_X16)
   0.03    0.20 ^ _087542_/Z (BUF_X16)
   0.03    0.22 ^ _087543_/Z (BUF_X16)
   0.05    0.28 ^ _111715_/ZN (AND2_X1)
   0.11    0.39 ^ _111716_/Z (XOR2_X2)
   0.03    0.41 v _111775_/ZN (INV_X1)
   0.06    0.47 ^ _111776_/ZN (OAI21_X1)
   0.06    0.53 ^ _111777_/Z (XOR2_X2)
   0.06    0.60 ^ _111779_/Z (XOR2_X2)
   0.06    0.66 ^ _111781_/Z (XOR2_X2)
   0.06    0.72 ^ _111783_/Z (XOR2_X2)
   0.06    0.78 ^ _111784_/Z (XOR2_X2)
   0.06    0.84 ^ _111788_/Z (XOR2_X2)
   0.06    0.90 ^ _111790_/Z (XOR2_X2)
   0.06    0.96 ^ _111793_/Z (XOR2_X2)
   0.03    0.99 ^ _111796_/ZN (OR2_X1)
   0.02    1.01 v _111798_/ZN (OAI21_X2)
   0.03    1.04 ^ _111920_/ZN (OAI211_X2)
   0.05    1.09 ^ _111924_/ZN (AND2_X1)
   0.01    1.10 v _112060_/ZN (INV_X1)
   0.03    1.13 v _112061_/ZN (AND3_X1)
   0.07    1.20 v _112205_/ZN (OR3_X1)
   0.04    1.24 v _112337_/ZN (AND4_X1)
   0.05    1.29 ^ _112340_/ZN (NOR3_X1)
   0.02    1.31 v _112394_/ZN (XNOR2_X2)
   0.06    1.37 v _112396_/Z (MUX2_X1)
   0.03    1.40 v _166340_/Z (CLKBUF_X1)
   0.00    1.40 v _172438_/D (DFF_X1)
           1.40   data arrival time

   4.00    4.00   clock clk (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _172438_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.40   data arrival time
---------------------------------------------------------
           2.56   slack (MET)



==========================================================================
report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
report_check_types -max_transition -all_violators
--------------------------------------------------------------------------

==========================================================================
report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power
----------------------------------------------------------------
Sequential             2.26e-06   3.30e-08   3.78e-04   3.80e-04   4.5%
Combinational          2.37e-03   2.47e-03   3.19e-03   8.03e-03  95.5%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  2.38e-03   2.47e-03   3.56e-03   8.41e-03 100.0%
                          28.2%      29.4%      42.4%

==========================================================================
report_design_area
--------------------------------------------------------------------------
Design area 5570072 u^2 100% utilization.
