$date
	Sat Dec 13 21:49:25 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module sim_dff $end
$var wire 1 ! t_q $end
$var reg 1 " t_clk $end
$var reg 1 # t_d $end
$scope module uut $end
$var wire 1 " clk $end
$var wire 1 # d $end
$var reg 1 ! q $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0#
0"
x!
$end
#10
0!
1"
#20
0"
#30
1!
1#
1"
#40
0"
#50
