

================================================================
== Vivado HLS Report for 'load_input'
================================================================
* Date:           Mon Sep 14 06:17:58 2020

* Version:        2019.2.1 (Build 2724168 on Thu Dec 05 05:19:09 MST 2019)
* Project:        model
* Solution:       solution1
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 3.00 ns | 2.846 ns |   0.38 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      103|      103| 0.309 us | 0.309 us |  103|  103|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |      100|      100|        21|          1|          1|    81|    yes   |
        +----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 21


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 24
* Pipeline : 1
  Pipeline-0 : II = 1, D = 21, States = { 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 24 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 3 
24 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.90>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%row_read = call i5 @_ssdm_op_Read.ap_auto.i5(i5 %row)"   --->   Operation 25 'read' 'row_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%shl_ln365_1 = call i8 @_ssdm_op_BitConcatenate.i8.i5.i3(i5 %row_read, i3 0)" [net_hls.cc:365]   --->   Operation 26 'bitconcatenate' 'shl_ln365_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%zext_ln365_3 = zext i8 %shl_ln365_1 to i9" [net_hls.cc:365]   --->   Operation 27 'zext' 'zext_ln365_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%zext_ln365_4 = zext i5 %row_read to i9" [net_hls.cc:365]   --->   Operation 28 'zext' 'zext_ln365_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.90ns)   --->   "%sub_ln365_1 = sub i9 %zext_ln365_3, %zext_ln365_4" [net_hls.cc:365]   --->   Operation 29 'sub' 'sub_ln365_1' <Predicate = true> <Delay = 0.90> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.19> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 2.84>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%img_V_offset_read = call i31 @_ssdm_op_Read.ap_auto.i31(i31 %img_V_offset)"   --->   Operation 30 'read' 'img_V_offset_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%c_read = call i3 @_ssdm_op_Read.ap_auto.i3(i3 %c)"   --->   Operation 31 'read' 'c_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%col_read = call i5 @_ssdm_op_Read.ap_auto.i5(i5 %col)"   --->   Operation 32 'read' 'col_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %img_V, [6 x i8]* @p_str39, i32 0, i32 0, [1 x i8]* @p_str1430, i32 0, i32 306456, [4 x i8]* @p_str40, [6 x i8]* @p_str41, [1 x i8]* @p_str1430, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1430, [1 x i8]* @p_str1430)"   --->   Operation 33 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%zext_ln365 = zext i3 %c_read to i20" [net_hls.cc:365]   --->   Operation 34 'zext' 'zext_ln365' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.63ns) (grouped into DSP with root node add_ln365)   --->   "%mul_ln365 = mul i20 %zext_ln365, 51076" [net_hls.cc:365]   --->   Operation 35 'mul' 'mul_ln365' <Predicate = true> <Delay = 0.63> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%shl_ln = call i8 @_ssdm_op_BitConcatenate.i8.i5.i3(i5 %col_read, i3 0)" [net_hls.cc:365]   --->   Operation 36 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%zext_ln365_1 = zext i8 %shl_ln to i9" [net_hls.cc:365]   --->   Operation 37 'zext' 'zext_ln365_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%zext_ln365_2 = zext i5 %col_read to i9" [net_hls.cc:365]   --->   Operation 38 'zext' 'zext_ln365_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.90ns)   --->   "%sub_ln365 = sub i9 %zext_ln365_1, %zext_ln365_2" [net_hls.cc:365]   --->   Operation 39 'sub' 'sub_ln365' <Predicate = true> <Delay = 0.90> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.19> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%sext_ln365 = sext i9 %sub_ln365_1 to i20" [net_hls.cc:365]   --->   Operation 40 'sext' 'sext_ln365' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (2.20ns) (root node of the DSP)   --->   "%add_ln365 = add i20 %sext_ln365, %mul_ln365" [net_hls.cc:365]   --->   Operation 41 'add' 'add_ln365' <Predicate = true> <Delay = 2.20> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%zext_ln356_1 = zext i31 %img_V_offset_read to i33" [net_hls.cc:356]   --->   Operation 42 'zext' 'zext_ln356_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.75ns)   --->   "br label %.preheader" [net_hls.cc:356]   --->   Operation 43 'br' <Predicate = true> <Delay = 0.75>

State 3 <SV = 2> <Delay = 1.84>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i7 [ 0, %0 ], [ %add_ln356_2, %hls_label_23_end ]" [net_hls.cc:356]   --->   Operation 44 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%mm_0 = phi i4 [ 0, %0 ], [ %select_ln356_1, %hls_label_23_end ]" [net_hls.cc:356]   --->   Operation 45 'phi' 'mm_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%nn_0 = phi i4 [ 0, %0 ], [ %nn, %hls_label_23_end ]"   --->   Operation 46 'phi' 'nn_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (0.86ns)   --->   "%icmp_ln356 = icmp eq i7 %indvar_flatten, -47" [net_hls.cc:356]   --->   Operation 47 'icmp' 'icmp_ln356' <Predicate = true> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 48 [1/1] (0.89ns)   --->   "%add_ln356_2 = add i7 %indvar_flatten, 1" [net_hls.cc:356]   --->   Operation 48 'add' 'add_ln356_2' <Predicate = true> <Delay = 0.89> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.19> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "br i1 %icmp_ln356, label %1, label %hls_label_23_begin" [net_hls.cc:356]   --->   Operation 49 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 50 [11/11] (1.84ns)   --->   "%empty_39 = urem i7 %indvar_flatten, 9" [net_hls.cc:356]   --->   Operation 50 'urem' 'empty_39' <Predicate = (!icmp_ln356)> <Delay = 1.84> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 10> <II = 1> <Delay = 1.84> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 1.84>
ST_4 : Operation 51 [10/11] (1.84ns)   --->   "%empty_39 = urem i7 %indvar_flatten, 9" [net_hls.cc:356]   --->   Operation 51 'urem' 'empty_39' <Predicate = (!icmp_ln356)> <Delay = 1.84> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 10> <II = 1> <Delay = 1.84> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 1.84>
ST_5 : Operation 52 [9/11] (1.84ns)   --->   "%empty_39 = urem i7 %indvar_flatten, 9" [net_hls.cc:356]   --->   Operation 52 'urem' 'empty_39' <Predicate = (!icmp_ln356)> <Delay = 1.84> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 10> <II = 1> <Delay = 1.84> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 1.84>
ST_6 : Operation 53 [8/11] (1.84ns)   --->   "%empty_39 = urem i7 %indvar_flatten, 9" [net_hls.cc:356]   --->   Operation 53 'urem' 'empty_39' <Predicate = (!icmp_ln356)> <Delay = 1.84> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 10> <II = 1> <Delay = 1.84> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 1.84>
ST_7 : Operation 54 [7/11] (1.84ns)   --->   "%empty_39 = urem i7 %indvar_flatten, 9" [net_hls.cc:356]   --->   Operation 54 'urem' 'empty_39' <Predicate = (!icmp_ln356)> <Delay = 1.84> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 10> <II = 1> <Delay = 1.84> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 1.84>
ST_8 : Operation 55 [6/11] (1.84ns)   --->   "%empty_39 = urem i7 %indvar_flatten, 9" [net_hls.cc:356]   --->   Operation 55 'urem' 'empty_39' <Predicate = (!icmp_ln356)> <Delay = 1.84> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 10> <II = 1> <Delay = 1.84> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 1.84>
ST_9 : Operation 56 [5/11] (1.84ns)   --->   "%empty_39 = urem i7 %indvar_flatten, 9" [net_hls.cc:356]   --->   Operation 56 'urem' 'empty_39' <Predicate = (!icmp_ln356)> <Delay = 1.84> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 10> <II = 1> <Delay = 1.84> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 1.84>
ST_10 : Operation 57 [4/11] (1.84ns)   --->   "%empty_39 = urem i7 %indvar_flatten, 9" [net_hls.cc:356]   --->   Operation 57 'urem' 'empty_39' <Predicate = (!icmp_ln356)> <Delay = 1.84> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 10> <II = 1> <Delay = 1.84> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 1.84>
ST_11 : Operation 58 [3/11] (1.84ns)   --->   "%empty_39 = urem i7 %indvar_flatten, 9" [net_hls.cc:356]   --->   Operation 58 'urem' 'empty_39' <Predicate = (!icmp_ln356)> <Delay = 1.84> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 10> <II = 1> <Delay = 1.84> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 2.25>
ST_12 : Operation 59 [1/1] (0.86ns)   --->   "%mm = add i4 %mm_0, 1" [net_hls.cc:356]   --->   Operation 59 'add' 'mm' <Predicate = (!icmp_ln356)> <Delay = 0.86> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.19> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 60 [1/1] (0.88ns)   --->   "%icmp_ln357 = icmp eq i4 %nn_0, -7" [net_hls.cc:357]   --->   Operation 60 'icmp' 'icmp_ln357' <Predicate = (!icmp_ln356)> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 61 [1/1] (0.45ns)   --->   "%select_ln356 = select i1 %icmp_ln357, i4 0, i4 %nn_0" [net_hls.cc:356]   --->   Operation 61 'select' 'select_ln356' <Predicate = (!icmp_ln356)> <Delay = 0.45> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 62 [1/1] (0.45ns)   --->   "%select_ln356_1 = select i1 %icmp_ln357, i4 %mm, i4 %mm_0" [net_hls.cc:356]   --->   Operation 62 'select' 'select_ln356_1' <Predicate = (!icmp_ln356)> <Delay = 0.45> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 63 [1/1] (0.00ns)   --->   "%zext_ln356 = zext i4 %select_ln356_1 to i9" [net_hls.cc:356]   --->   Operation 63 'zext' 'zext_ln356' <Predicate = (!icmp_ln356)> <Delay = 0.00>
ST_12 : Operation 64 [1/1] (0.92ns)   --->   "%add_ln356 = add i9 %zext_ln356, %sub_ln365" [net_hls.cc:356]   --->   Operation 64 'add' 'add_ln356' <Predicate = (!icmp_ln356)> <Delay = 0.92> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.19> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 65 [2/11] (1.84ns)   --->   "%empty_39 = urem i7 %indvar_flatten, 9" [net_hls.cc:356]   --->   Operation 65 'urem' 'empty_39' <Predicate = (!icmp_ln356)> <Delay = 1.84> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 10> <II = 1> <Delay = 1.84> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 66 [1/1] (0.86ns)   --->   "%nn = add i4 %select_ln356, 1" [net_hls.cc:357]   --->   Operation 66 'add' 'nn' <Predicate = (!icmp_ln356)> <Delay = 0.86> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.19> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 2.84>
ST_13 : Operation 67 [1/1] (0.00ns)   --->   "%sext_ln356 = sext i9 %add_ln356 to i17" [net_hls.cc:356]   --->   Operation 67 'sext' 'sext_ln356' <Predicate = (!icmp_ln356)> <Delay = 0.00>
ST_13 : Operation 68 [1/1] (0.63ns) (grouped into DSP with root node add_ln356_1)   --->   "%mul_ln356 = mul i17 %sext_ln356, 228" [net_hls.cc:356]   --->   Operation 68 'mul' 'mul_ln356' <Predicate = (!icmp_ln356)> <Delay = 0.63> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 69 [1/1] (0.00ns) (grouped into DSP with root node add_ln356_1)   --->   "%sext_ln356_1 = sext i17 %mul_ln356 to i20" [net_hls.cc:356]   --->   Operation 69 'sext' 'sext_ln356_1' <Predicate = (!icmp_ln356)> <Delay = 0.00>
ST_13 : Operation 70 [1/1] (2.20ns) (root node of the DSP)   --->   "%add_ln356_1 = add i20 %add_ln365, %sext_ln356_1" [net_hls.cc:356]   --->   Operation 70 'add' 'add_ln356_1' <Predicate = (!icmp_ln356)> <Delay = 2.20> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 71 [1/11] (1.84ns)   --->   "%empty_39 = urem i7 %indvar_flatten, 9" [net_hls.cc:356]   --->   Operation 71 'urem' 'empty_39' <Predicate = (!icmp_ln356)> <Delay = 1.84> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 10> <II = 1> <Delay = 1.84> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 1.19>
ST_14 : Operation 72 [1/1] (0.00ns)   --->   "%sext_ln357 = sext i20 %add_ln356_1 to i33" [net_hls.cc:357]   --->   Operation 72 'sext' 'sext_ln357' <Predicate = (!icmp_ln356)> <Delay = 0.00>
ST_14 : Operation 73 [1/1] (1.19ns)   --->   "%add_ln321_2 = add i33 %zext_ln356_1, %sext_ln357" [net_hls.cc:366]   --->   Operation 73 'add' 'add_ln321_2' <Predicate = (!icmp_ln356)> <Delay = 1.19> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.19> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 74 [1/1] (0.00ns)   --->   "%sext_ln321 = sext i33 %add_ln321_2 to i64" [net_hls.cc:366]   --->   Operation 74 'sext' 'sext_ln321' <Predicate = (!icmp_ln356)> <Delay = 0.00>
ST_14 : Operation 75 [1/1] (0.00ns)   --->   "%img_V_addr = getelementptr i16* %img_V, i64 %sext_ln321" [net_hls.cc:366]   --->   Operation 75 'getelementptr' 'img_V_addr' <Predicate = (!icmp_ln356)> <Delay = 0.00>
ST_14 : Operation 76 [1/1] (0.87ns)   --->   "%empty_40 = icmp eq i7 %empty_39, 0" [net_hls.cc:356]   --->   Operation 76 'icmp' 'empty_40' <Predicate = (!icmp_ln356)> <Delay = 0.87> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 77 [1/1] (0.00ns)   --->   "br i1 %empty_40, label %ReqBB, label %hls_label_23_end" [net_hls.cc:356]   --->   Operation 77 'br' <Predicate = (!icmp_ln356)> <Delay = 0.00>

State 15 <SV = 14> <Delay = 2.62>
ST_15 : Operation 78 [7/7] (2.62ns)   --->   "%img_V_addr_1_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %img_V_addr, i32 9)" [net_hls.cc:366]   --->   Operation 78 'readreq' 'img_V_addr_1_rd_req' <Predicate = (empty_40)> <Delay = 2.62> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 16 <SV = 15> <Delay = 2.62>
ST_16 : Operation 79 [6/7] (2.62ns)   --->   "%img_V_addr_1_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %img_V_addr, i32 9)" [net_hls.cc:366]   --->   Operation 79 'readreq' 'img_V_addr_1_rd_req' <Predicate = (empty_40)> <Delay = 2.62> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 17 <SV = 16> <Delay = 2.62>
ST_17 : Operation 80 [5/7] (2.62ns)   --->   "%img_V_addr_1_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %img_V_addr, i32 9)" [net_hls.cc:366]   --->   Operation 80 'readreq' 'img_V_addr_1_rd_req' <Predicate = (empty_40)> <Delay = 2.62> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 18 <SV = 17> <Delay = 2.62>
ST_18 : Operation 81 [4/7] (2.62ns)   --->   "%img_V_addr_1_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %img_V_addr, i32 9)" [net_hls.cc:366]   --->   Operation 81 'readreq' 'img_V_addr_1_rd_req' <Predicate = (empty_40)> <Delay = 2.62> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 19 <SV = 18> <Delay = 2.62>
ST_19 : Operation 82 [3/7] (2.62ns)   --->   "%img_V_addr_1_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %img_V_addr, i32 9)" [net_hls.cc:366]   --->   Operation 82 'readreq' 'img_V_addr_1_rd_req' <Predicate = (empty_40)> <Delay = 2.62> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 20 <SV = 19> <Delay = 2.62>
ST_20 : Operation 83 [2/7] (2.62ns)   --->   "%img_V_addr_1_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %img_V_addr, i32 9)" [net_hls.cc:366]   --->   Operation 83 'readreq' 'img_V_addr_1_rd_req' <Predicate = (empty_40)> <Delay = 2.62> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 21 <SV = 20> <Delay = 2.62>
ST_21 : Operation 84 [1/7] (2.62ns)   --->   "%img_V_addr_1_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %img_V_addr, i32 9)" [net_hls.cc:366]   --->   Operation 84 'readreq' 'img_V_addr_1_rd_req' <Predicate = (empty_40)> <Delay = 2.62> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 22 <SV = 21> <Delay = 2.62>
ST_22 : Operation 85 [1/1] (0.00ns)   --->   "%zext_ln321 = zext i4 %select_ln356_1 to i8" [net_hls.cc:366]   --->   Operation 85 'zext' 'zext_ln321' <Predicate = (!icmp_ln356)> <Delay = 0.00>
ST_22 : Operation 86 [1/1] (0.00ns)   --->   "%tmp_s = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %select_ln356_1, i3 0)" [net_hls.cc:366]   --->   Operation 86 'bitconcatenate' 'tmp_s' <Predicate = (!icmp_ln356)> <Delay = 0.00>
ST_22 : Operation 87 [1/1] (0.00ns)   --->   "%zext_ln321_4 = zext i7 %tmp_s to i8" [net_hls.cc:366]   --->   Operation 87 'zext' 'zext_ln321_4' <Predicate = (!icmp_ln356)> <Delay = 0.00>
ST_22 : Operation 88 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln321 = add i8 %zext_ln321, %zext_ln321_4" [net_hls.cc:366]   --->   Operation 88 'add' 'add_ln321' <Predicate = (!icmp_ln356)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.61> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 89 [1/1] (0.00ns)   --->   "%zext_ln321_5 = zext i4 %select_ln356 to i8" [net_hls.cc:366]   --->   Operation 89 'zext' 'zext_ln321_5' <Predicate = (!icmp_ln356)> <Delay = 0.00>
ST_22 : Operation 90 [1/1] (1.22ns) (root node of TernaryAdder)   --->   "%add_ln321_1 = add i8 %add_ln321, %zext_ln321_5" [net_hls.cc:366]   --->   Operation 90 'add' 'add_ln321_1' <Predicate = (!icmp_ln356)> <Delay = 1.22> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.61> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 91 [1/1] (0.00ns)   --->   "%zext_ln321_6 = zext i8 %add_ln321_1 to i64" [net_hls.cc:366]   --->   Operation 91 'zext' 'zext_ln321_6' <Predicate = (!icmp_ln356)> <Delay = 0.00>
ST_22 : Operation 92 [1/1] (0.00ns)   --->   "%buf_V_addr = getelementptr [81 x i16]* %buf_V, i64 0, i64 %zext_ln321_6" [net_hls.cc:366]   --->   Operation 92 'getelementptr' 'buf_V_addr' <Predicate = (!icmp_ln356)> <Delay = 0.00>
ST_22 : Operation 93 [1/1] (2.62ns)   --->   "%img_V_addr_read = call i16 @_ssdm_op_Read.m_axi.i16P(i16* %img_V_addr)" [net_hls.cc:366]   --->   Operation 93 'read' 'img_V_addr_read' <Predicate = (!icmp_ln356)> <Delay = 2.62> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 23 <SV = 22> <Delay = 1.35>
ST_23 : Operation 94 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 81, i64 81, i64 81)"   --->   Operation 94 'speclooptripcount' 'empty' <Predicate = (!icmp_ln356)> <Delay = 0.00>
ST_23 : Operation 95 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str38)" [net_hls.cc:357]   --->   Operation 95 'specregionbegin' 'tmp' <Predicate = (!icmp_ln356)> <Delay = 0.00>
ST_23 : Operation 96 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1430) nounwind" [net_hls.cc:358]   --->   Operation 96 'specpipeline' <Predicate = (!icmp_ln356)> <Delay = 0.00>
ST_23 : Operation 97 [1/1] (0.00ns)   --->   "br label %hls_label_23_end"   --->   Operation 97 'br' <Predicate = (empty_40)> <Delay = 0.00>
ST_23 : Operation 98 [1/1] (1.35ns)   --->   "store i16 %img_V_addr_read, i16* %buf_V_addr, align 2" [net_hls.cc:366]   --->   Operation 98 'store' <Predicate = (!icmp_ln356)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 81> <RAM>
ST_23 : Operation 99 [1/1] (0.00ns)   --->   "%empty_41 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str38, i32 %tmp)" [net_hls.cc:367]   --->   Operation 99 'specregionend' 'empty_41' <Predicate = (!icmp_ln356)> <Delay = 0.00>
ST_23 : Operation 100 [1/1] (0.00ns)   --->   "br label %.preheader" [net_hls.cc:357]   --->   Operation 100 'br' <Predicate = (!icmp_ln356)> <Delay = 0.00>

State 24 <SV = 3> <Delay = 0.00>
ST_24 : Operation 101 [1/1] (0.00ns)   --->   "ret void" [net_hls.cc:369]   --->   Operation 101 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ row]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ col]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ c]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ buf_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ img_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ img_V_offset]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
row_read            (read             ) [ 0000000000000000000000000]
shl_ln365_1         (bitconcatenate   ) [ 0000000000000000000000000]
zext_ln365_3        (zext             ) [ 0000000000000000000000000]
zext_ln365_4        (zext             ) [ 0000000000000000000000000]
sub_ln365_1         (sub              ) [ 0010000000000000000000000]
img_V_offset_read   (read             ) [ 0000000000000000000000000]
c_read              (read             ) [ 0000000000000000000000000]
col_read            (read             ) [ 0000000000000000000000000]
specinterface_ln0   (specinterface    ) [ 0000000000000000000000000]
zext_ln365          (zext             ) [ 0000000000000000000000000]
mul_ln365           (mul              ) [ 0000000000000000000000000]
shl_ln              (bitconcatenate   ) [ 0000000000000000000000000]
zext_ln365_1        (zext             ) [ 0000000000000000000000000]
zext_ln365_2        (zext             ) [ 0000000000000000000000000]
sub_ln365           (sub              ) [ 0001111111111111111111110]
sext_ln365          (sext             ) [ 0000000000000000000000000]
add_ln365           (add              ) [ 0001111111111111111111110]
zext_ln356_1        (zext             ) [ 0001111111111111111111110]
br_ln356            (br               ) [ 0011111111111111111111110]
indvar_flatten      (phi              ) [ 0001111111111100000000000]
mm_0                (phi              ) [ 0001111111111000000000000]
nn_0                (phi              ) [ 0001111111111000000000000]
icmp_ln356          (icmp             ) [ 0001111111111111111111110]
add_ln356_2         (add              ) [ 0011111111111111111111110]
br_ln356            (br               ) [ 0000000000000000000000000]
mm                  (add              ) [ 0000000000000000000000000]
icmp_ln357          (icmp             ) [ 0000000000000000000000000]
select_ln356        (select           ) [ 0001000000000111111111100]
select_ln356_1      (select           ) [ 0011000000000111111111110]
zext_ln356          (zext             ) [ 0000000000000000000000000]
add_ln356           (add              ) [ 0001000000000100000000000]
nn                  (add              ) [ 0011000000000111111111110]
sext_ln356          (sext             ) [ 0000000000000000000000000]
mul_ln356           (mul              ) [ 0000000000000000000000000]
sext_ln356_1        (sext             ) [ 0000000000000000000000000]
add_ln356_1         (add              ) [ 0001000000000010000000000]
empty_39            (urem             ) [ 0001000000000010000000000]
sext_ln357          (sext             ) [ 0000000000000000000000000]
add_ln321_2         (add              ) [ 0000000000000000000000000]
sext_ln321          (sext             ) [ 0000000000000000000000000]
img_V_addr          (getelementptr    ) [ 0001000000000001111111100]
empty_40            (icmp             ) [ 0001000000000001111111110]
br_ln356            (br               ) [ 0000000000000000000000000]
img_V_addr_1_rd_req (readreq          ) [ 0000000000000000000000000]
zext_ln321          (zext             ) [ 0000000000000000000000000]
tmp_s               (bitconcatenate   ) [ 0000000000000000000000000]
zext_ln321_4        (zext             ) [ 0000000000000000000000000]
add_ln321           (add              ) [ 0000000000000000000000000]
zext_ln321_5        (zext             ) [ 0000000000000000000000000]
add_ln321_1         (add              ) [ 0000000000000000000000000]
zext_ln321_6        (zext             ) [ 0000000000000000000000000]
buf_V_addr          (getelementptr    ) [ 0001000000000000000000010]
img_V_addr_read     (read             ) [ 0001000000000000000000010]
empty               (speclooptripcount) [ 0000000000000000000000000]
tmp                 (specregionbegin  ) [ 0000000000000000000000000]
specpipeline_ln358  (specpipeline     ) [ 0000000000000000000000000]
br_ln0              (br               ) [ 0000000000000000000000000]
store_ln366         (store            ) [ 0000000000000000000000000]
empty_41            (specregionend    ) [ 0000000000000000000000000]
br_ln357            (br               ) [ 0011111111111111111111110]
ret_ln369           (ret              ) [ 0000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="row">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="row"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="col">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="col"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="c">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="c"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="buf_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buf_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="img_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="img_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="img_V_offset">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="img_V_offset"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i5"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i5.i3"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i31"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i3"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str39"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1430"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str40"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str41"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.m_axi.i16P"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i4.i3"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.i16P"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str38"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="82" class="1004" name="row_read_read_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="5" slack="0"/>
<pin id="84" dir="0" index="1" bw="5" slack="0"/>
<pin id="85" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="row_read/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="img_V_offset_read_read_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="31" slack="0"/>
<pin id="90" dir="0" index="1" bw="31" slack="0"/>
<pin id="91" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="img_V_offset_read/2 "/>
</bind>
</comp>

<comp id="94" class="1004" name="c_read_read_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="3" slack="0"/>
<pin id="96" dir="0" index="1" bw="3" slack="0"/>
<pin id="97" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="c_read/2 "/>
</bind>
</comp>

<comp id="100" class="1004" name="col_read_read_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="5" slack="0"/>
<pin id="102" dir="0" index="1" bw="5" slack="0"/>
<pin id="103" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="col_read/2 "/>
</bind>
</comp>

<comp id="106" class="1004" name="grp_readreq_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="1" slack="0"/>
<pin id="108" dir="0" index="1" bw="16" slack="1"/>
<pin id="109" dir="0" index="2" bw="5" slack="0"/>
<pin id="110" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="img_V_addr_1_rd_req/15 "/>
</bind>
</comp>

<comp id="113" class="1004" name="img_V_addr_read_read_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="16" slack="0"/>
<pin id="115" dir="0" index="1" bw="16" slack="8"/>
<pin id="116" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="img_V_addr_read/22 "/>
</bind>
</comp>

<comp id="118" class="1004" name="buf_V_addr_gep_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="16" slack="0"/>
<pin id="120" dir="0" index="1" bw="1" slack="0"/>
<pin id="121" dir="0" index="2" bw="8" slack="0"/>
<pin id="122" dir="1" index="3" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_V_addr/22 "/>
</bind>
</comp>

<comp id="125" class="1004" name="store_ln366_access_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="7" slack="1"/>
<pin id="127" dir="0" index="1" bw="16" slack="1"/>
<pin id="128" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="129" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln366/23 "/>
</bind>
</comp>

<comp id="130" class="1005" name="indvar_flatten_reg_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="7" slack="1"/>
<pin id="132" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="134" class="1004" name="indvar_flatten_phi_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="1" slack="1"/>
<pin id="136" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="137" dir="0" index="2" bw="7" slack="0"/>
<pin id="138" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="139" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/3 "/>
</bind>
</comp>

<comp id="142" class="1005" name="mm_0_reg_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="4" slack="1"/>
<pin id="144" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="mm_0 (phireg) "/>
</bind>
</comp>

<comp id="146" class="1004" name="mm_0_phi_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="1" slack="1"/>
<pin id="148" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="149" dir="0" index="2" bw="4" slack="1"/>
<pin id="150" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="151" dir="1" index="4" bw="4" slack="9"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="mm_0/3 "/>
</bind>
</comp>

<comp id="154" class="1005" name="nn_0_reg_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="4" slack="1"/>
<pin id="156" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="nn_0 (phireg) "/>
</bind>
</comp>

<comp id="158" class="1004" name="nn_0_phi_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="1" slack="1"/>
<pin id="160" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="161" dir="0" index="2" bw="4" slack="1"/>
<pin id="162" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="163" dir="1" index="4" bw="4" slack="9"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="nn_0/3 "/>
</bind>
</comp>

<comp id="166" class="1004" name="shl_ln365_1_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="8" slack="0"/>
<pin id="168" dir="0" index="1" bw="5" slack="0"/>
<pin id="169" dir="0" index="2" bw="1" slack="0"/>
<pin id="170" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln365_1/1 "/>
</bind>
</comp>

<comp id="174" class="1004" name="zext_ln365_3_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="8" slack="0"/>
<pin id="176" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln365_3/1 "/>
</bind>
</comp>

<comp id="178" class="1004" name="zext_ln365_4_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="5" slack="0"/>
<pin id="180" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln365_4/1 "/>
</bind>
</comp>

<comp id="182" class="1004" name="sub_ln365_1_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="8" slack="0"/>
<pin id="184" dir="0" index="1" bw="5" slack="0"/>
<pin id="185" dir="1" index="2" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln365_1/1 "/>
</bind>
</comp>

<comp id="188" class="1004" name="zext_ln365_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="3" slack="0"/>
<pin id="190" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln365/2 "/>
</bind>
</comp>

<comp id="192" class="1004" name="shl_ln_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="8" slack="0"/>
<pin id="194" dir="0" index="1" bw="5" slack="0"/>
<pin id="195" dir="0" index="2" bw="1" slack="0"/>
<pin id="196" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/2 "/>
</bind>
</comp>

<comp id="200" class="1004" name="zext_ln365_1_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="8" slack="0"/>
<pin id="202" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln365_1/2 "/>
</bind>
</comp>

<comp id="204" class="1004" name="zext_ln365_2_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="5" slack="0"/>
<pin id="206" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln365_2/2 "/>
</bind>
</comp>

<comp id="208" class="1004" name="sub_ln365_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="8" slack="0"/>
<pin id="210" dir="0" index="1" bw="5" slack="0"/>
<pin id="211" dir="1" index="2" bw="9" slack="10"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln365/2 "/>
</bind>
</comp>

<comp id="214" class="1004" name="sext_ln365_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="9" slack="1"/>
<pin id="216" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln365/2 "/>
</bind>
</comp>

<comp id="217" class="1004" name="zext_ln356_1_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="31" slack="0"/>
<pin id="219" dir="1" index="1" bw="33" slack="12"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln356_1/2 "/>
</bind>
</comp>

<comp id="221" class="1004" name="icmp_ln356_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="7" slack="0"/>
<pin id="223" dir="0" index="1" bw="7" slack="0"/>
<pin id="224" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln356/3 "/>
</bind>
</comp>

<comp id="227" class="1004" name="add_ln356_2_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="7" slack="0"/>
<pin id="229" dir="0" index="1" bw="1" slack="0"/>
<pin id="230" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln356_2/3 "/>
</bind>
</comp>

<comp id="233" class="1004" name="grp_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="7" slack="0"/>
<pin id="235" dir="0" index="1" bw="5" slack="0"/>
<pin id="236" dir="1" index="2" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="urem(17) " fcode="urem"/>
<opset="empty_39/3 "/>
</bind>
</comp>

<comp id="239" class="1004" name="mm_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="4" slack="9"/>
<pin id="241" dir="0" index="1" bw="1" slack="0"/>
<pin id="242" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="mm/12 "/>
</bind>
</comp>

<comp id="245" class="1004" name="icmp_ln357_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="4" slack="9"/>
<pin id="247" dir="0" index="1" bw="4" slack="0"/>
<pin id="248" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln357/12 "/>
</bind>
</comp>

<comp id="251" class="1004" name="select_ln356_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="1" slack="0"/>
<pin id="253" dir="0" index="1" bw="1" slack="0"/>
<pin id="254" dir="0" index="2" bw="4" slack="9"/>
<pin id="255" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln356/12 "/>
</bind>
</comp>

<comp id="259" class="1004" name="select_ln356_1_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="1" slack="0"/>
<pin id="261" dir="0" index="1" bw="4" slack="0"/>
<pin id="262" dir="0" index="2" bw="4" slack="9"/>
<pin id="263" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln356_1/12 "/>
</bind>
</comp>

<comp id="267" class="1004" name="zext_ln356_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="4" slack="0"/>
<pin id="269" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln356/12 "/>
</bind>
</comp>

<comp id="271" class="1004" name="add_ln356_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="4" slack="0"/>
<pin id="273" dir="0" index="1" bw="9" slack="10"/>
<pin id="274" dir="1" index="2" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln356/12 "/>
</bind>
</comp>

<comp id="276" class="1004" name="nn_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="4" slack="0"/>
<pin id="278" dir="0" index="1" bw="1" slack="0"/>
<pin id="279" dir="1" index="2" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="nn/12 "/>
</bind>
</comp>

<comp id="282" class="1004" name="sext_ln356_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="9" slack="1"/>
<pin id="284" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln356/13 "/>
</bind>
</comp>

<comp id="285" class="1004" name="sext_ln357_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="20" slack="1"/>
<pin id="287" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln357/14 "/>
</bind>
</comp>

<comp id="288" class="1004" name="add_ln321_2_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="31" slack="12"/>
<pin id="290" dir="0" index="1" bw="20" slack="0"/>
<pin id="291" dir="1" index="2" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln321_2/14 "/>
</bind>
</comp>

<comp id="293" class="1004" name="sext_ln321_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="33" slack="0"/>
<pin id="295" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln321/14 "/>
</bind>
</comp>

<comp id="297" class="1004" name="img_V_addr_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="16" slack="0"/>
<pin id="299" dir="0" index="1" bw="33" slack="0"/>
<pin id="300" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="img_V_addr/14 "/>
</bind>
</comp>

<comp id="303" class="1004" name="empty_40_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="5" slack="1"/>
<pin id="305" dir="0" index="1" bw="1" slack="0"/>
<pin id="306" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="empty_40/14 "/>
</bind>
</comp>

<comp id="308" class="1004" name="zext_ln321_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="4" slack="10"/>
<pin id="310" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln321/22 "/>
</bind>
</comp>

<comp id="311" class="1004" name="tmp_s_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="7" slack="0"/>
<pin id="313" dir="0" index="1" bw="4" slack="10"/>
<pin id="314" dir="0" index="2" bw="1" slack="0"/>
<pin id="315" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/22 "/>
</bind>
</comp>

<comp id="318" class="1004" name="zext_ln321_4_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="7" slack="0"/>
<pin id="320" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln321_4/22 "/>
</bind>
</comp>

<comp id="322" class="1004" name="add_ln321_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="4" slack="0"/>
<pin id="324" dir="0" index="1" bw="7" slack="0"/>
<pin id="325" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln321/22 "/>
</bind>
</comp>

<comp id="328" class="1004" name="zext_ln321_5_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="4" slack="10"/>
<pin id="330" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln321_5/22 "/>
</bind>
</comp>

<comp id="331" class="1004" name="add_ln321_1_fu_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="8" slack="0"/>
<pin id="333" dir="0" index="1" bw="4" slack="0"/>
<pin id="334" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln321_1/22 "/>
</bind>
</comp>

<comp id="337" class="1004" name="zext_ln321_6_fu_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="8" slack="0"/>
<pin id="339" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln321_6/22 "/>
</bind>
</comp>

<comp id="342" class="1007" name="grp_fu_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="3" slack="0"/>
<pin id="344" dir="0" index="1" bw="20" slack="0"/>
<pin id="345" dir="0" index="2" bw="9" slack="0"/>
<pin id="346" dir="1" index="3" bw="20" slack="11"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln365/2 add_ln365/2 "/>
</bind>
</comp>

<comp id="350" class="1007" name="grp_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="9" slack="0"/>
<pin id="352" dir="0" index="1" bw="17" slack="0"/>
<pin id="353" dir="0" index="2" bw="20" slack="2147483647"/>
<pin id="354" dir="1" index="3" bw="20" slack="1"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln356/13 sext_ln356_1/13 add_ln356_1/13 "/>
</bind>
</comp>

<comp id="357" class="1005" name="sub_ln365_1_reg_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="9" slack="1"/>
<pin id="359" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln365_1 "/>
</bind>
</comp>

<comp id="362" class="1005" name="sub_ln365_reg_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="9" slack="10"/>
<pin id="364" dir="1" index="1" bw="9" slack="10"/>
</pin_list>
<bind>
<opset="sub_ln365 "/>
</bind>
</comp>

<comp id="367" class="1005" name="add_ln365_reg_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="20" slack="11"/>
<pin id="369" dir="1" index="1" bw="20" slack="11"/>
</pin_list>
<bind>
<opset="add_ln365 "/>
</bind>
</comp>

<comp id="372" class="1005" name="zext_ln356_1_reg_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="33" slack="12"/>
<pin id="374" dir="1" index="1" bw="33" slack="12"/>
</pin_list>
<bind>
<opset="zext_ln356_1 "/>
</bind>
</comp>

<comp id="377" class="1005" name="icmp_ln356_reg_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="1" slack="1"/>
<pin id="379" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln356 "/>
</bind>
</comp>

<comp id="381" class="1005" name="add_ln356_2_reg_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="7" slack="0"/>
<pin id="383" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="add_ln356_2 "/>
</bind>
</comp>

<comp id="386" class="1005" name="select_ln356_reg_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="4" slack="10"/>
<pin id="388" dir="1" index="1" bw="4" slack="10"/>
</pin_list>
<bind>
<opset="select_ln356 "/>
</bind>
</comp>

<comp id="391" class="1005" name="select_ln356_1_reg_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="4" slack="1"/>
<pin id="393" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="select_ln356_1 "/>
</bind>
</comp>

<comp id="398" class="1005" name="add_ln356_reg_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="9" slack="1"/>
<pin id="400" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="add_ln356 "/>
</bind>
</comp>

<comp id="403" class="1005" name="nn_reg_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="4" slack="1"/>
<pin id="405" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="nn "/>
</bind>
</comp>

<comp id="408" class="1005" name="add_ln356_1_reg_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="20" slack="1"/>
<pin id="410" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opset="add_ln356_1 "/>
</bind>
</comp>

<comp id="413" class="1005" name="empty_39_reg_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="7" slack="1"/>
<pin id="415" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="empty_39 "/>
</bind>
</comp>

<comp id="418" class="1005" name="img_V_addr_reg_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="16" slack="1"/>
<pin id="420" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="img_V_addr "/>
</bind>
</comp>

<comp id="424" class="1005" name="empty_40_reg_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="1" slack="1"/>
<pin id="426" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="empty_40 "/>
</bind>
</comp>

<comp id="428" class="1005" name="buf_V_addr_reg_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="7" slack="1"/>
<pin id="430" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="buf_V_addr "/>
</bind>
</comp>

<comp id="433" class="1005" name="img_V_addr_read_reg_433">
<pin_list>
<pin id="434" dir="0" index="0" bw="16" slack="1"/>
<pin id="435" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="img_V_addr_read "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="86"><net_src comp="12" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="87"><net_src comp="0" pin="0"/><net_sink comp="82" pin=1"/></net>

<net id="92"><net_src comp="18" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="93"><net_src comp="10" pin="0"/><net_sink comp="88" pin=1"/></net>

<net id="98"><net_src comp="20" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="99"><net_src comp="4" pin="0"/><net_sink comp="94" pin=1"/></net>

<net id="104"><net_src comp="12" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="105"><net_src comp="2" pin="0"/><net_sink comp="100" pin=1"/></net>

<net id="111"><net_src comp="56" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="112"><net_src comp="58" pin="0"/><net_sink comp="106" pin=2"/></net>

<net id="117"><net_src comp="64" pin="0"/><net_sink comp="113" pin=0"/></net>

<net id="123"><net_src comp="6" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="124"><net_src comp="62" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="133"><net_src comp="40" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="140"><net_src comp="130" pin="1"/><net_sink comp="134" pin=0"/></net>

<net id="141"><net_src comp="134" pin="4"/><net_sink comp="130" pin=0"/></net>

<net id="145"><net_src comp="42" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="152"><net_src comp="142" pin="1"/><net_sink comp="146" pin=0"/></net>

<net id="153"><net_src comp="146" pin="4"/><net_sink comp="142" pin=0"/></net>

<net id="157"><net_src comp="42" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="164"><net_src comp="154" pin="1"/><net_sink comp="158" pin=0"/></net>

<net id="165"><net_src comp="158" pin="4"/><net_sink comp="154" pin=0"/></net>

<net id="171"><net_src comp="14" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="172"><net_src comp="82" pin="2"/><net_sink comp="166" pin=1"/></net>

<net id="173"><net_src comp="16" pin="0"/><net_sink comp="166" pin=2"/></net>

<net id="177"><net_src comp="166" pin="3"/><net_sink comp="174" pin=0"/></net>

<net id="181"><net_src comp="82" pin="2"/><net_sink comp="178" pin=0"/></net>

<net id="186"><net_src comp="174" pin="1"/><net_sink comp="182" pin=0"/></net>

<net id="187"><net_src comp="178" pin="1"/><net_sink comp="182" pin=1"/></net>

<net id="191"><net_src comp="94" pin="2"/><net_sink comp="188" pin=0"/></net>

<net id="197"><net_src comp="14" pin="0"/><net_sink comp="192" pin=0"/></net>

<net id="198"><net_src comp="100" pin="2"/><net_sink comp="192" pin=1"/></net>

<net id="199"><net_src comp="16" pin="0"/><net_sink comp="192" pin=2"/></net>

<net id="203"><net_src comp="192" pin="3"/><net_sink comp="200" pin=0"/></net>

<net id="207"><net_src comp="100" pin="2"/><net_sink comp="204" pin=0"/></net>

<net id="212"><net_src comp="200" pin="1"/><net_sink comp="208" pin=0"/></net>

<net id="213"><net_src comp="204" pin="1"/><net_sink comp="208" pin=1"/></net>

<net id="220"><net_src comp="88" pin="2"/><net_sink comp="217" pin=0"/></net>

<net id="225"><net_src comp="134" pin="4"/><net_sink comp="221" pin=0"/></net>

<net id="226"><net_src comp="44" pin="0"/><net_sink comp="221" pin=1"/></net>

<net id="231"><net_src comp="134" pin="4"/><net_sink comp="227" pin=0"/></net>

<net id="232"><net_src comp="46" pin="0"/><net_sink comp="227" pin=1"/></net>

<net id="237"><net_src comp="134" pin="4"/><net_sink comp="233" pin=0"/></net>

<net id="238"><net_src comp="48" pin="0"/><net_sink comp="233" pin=1"/></net>

<net id="243"><net_src comp="142" pin="1"/><net_sink comp="239" pin=0"/></net>

<net id="244"><net_src comp="50" pin="0"/><net_sink comp="239" pin=1"/></net>

<net id="249"><net_src comp="154" pin="1"/><net_sink comp="245" pin=0"/></net>

<net id="250"><net_src comp="52" pin="0"/><net_sink comp="245" pin=1"/></net>

<net id="256"><net_src comp="245" pin="2"/><net_sink comp="251" pin=0"/></net>

<net id="257"><net_src comp="42" pin="0"/><net_sink comp="251" pin=1"/></net>

<net id="258"><net_src comp="154" pin="1"/><net_sink comp="251" pin=2"/></net>

<net id="264"><net_src comp="245" pin="2"/><net_sink comp="259" pin=0"/></net>

<net id="265"><net_src comp="239" pin="2"/><net_sink comp="259" pin=1"/></net>

<net id="266"><net_src comp="142" pin="1"/><net_sink comp="259" pin=2"/></net>

<net id="270"><net_src comp="259" pin="3"/><net_sink comp="267" pin=0"/></net>

<net id="275"><net_src comp="267" pin="1"/><net_sink comp="271" pin=0"/></net>

<net id="280"><net_src comp="251" pin="3"/><net_sink comp="276" pin=0"/></net>

<net id="281"><net_src comp="50" pin="0"/><net_sink comp="276" pin=1"/></net>

<net id="292"><net_src comp="285" pin="1"/><net_sink comp="288" pin=1"/></net>

<net id="296"><net_src comp="288" pin="2"/><net_sink comp="293" pin=0"/></net>

<net id="301"><net_src comp="8" pin="0"/><net_sink comp="297" pin=0"/></net>

<net id="302"><net_src comp="293" pin="1"/><net_sink comp="297" pin=1"/></net>

<net id="307"><net_src comp="40" pin="0"/><net_sink comp="303" pin=1"/></net>

<net id="316"><net_src comp="60" pin="0"/><net_sink comp="311" pin=0"/></net>

<net id="317"><net_src comp="16" pin="0"/><net_sink comp="311" pin=2"/></net>

<net id="321"><net_src comp="311" pin="3"/><net_sink comp="318" pin=0"/></net>

<net id="326"><net_src comp="308" pin="1"/><net_sink comp="322" pin=0"/></net>

<net id="327"><net_src comp="318" pin="1"/><net_sink comp="322" pin=1"/></net>

<net id="335"><net_src comp="322" pin="2"/><net_sink comp="331" pin=0"/></net>

<net id="336"><net_src comp="328" pin="1"/><net_sink comp="331" pin=1"/></net>

<net id="340"><net_src comp="331" pin="2"/><net_sink comp="337" pin=0"/></net>

<net id="341"><net_src comp="337" pin="1"/><net_sink comp="118" pin=2"/></net>

<net id="347"><net_src comp="188" pin="1"/><net_sink comp="342" pin=0"/></net>

<net id="348"><net_src comp="38" pin="0"/><net_sink comp="342" pin=1"/></net>

<net id="349"><net_src comp="214" pin="1"/><net_sink comp="342" pin=2"/></net>

<net id="355"><net_src comp="282" pin="1"/><net_sink comp="350" pin=0"/></net>

<net id="356"><net_src comp="54" pin="0"/><net_sink comp="350" pin=1"/></net>

<net id="360"><net_src comp="182" pin="2"/><net_sink comp="357" pin=0"/></net>

<net id="361"><net_src comp="357" pin="1"/><net_sink comp="214" pin=0"/></net>

<net id="365"><net_src comp="208" pin="2"/><net_sink comp="362" pin=0"/></net>

<net id="366"><net_src comp="362" pin="1"/><net_sink comp="271" pin=1"/></net>

<net id="370"><net_src comp="342" pin="3"/><net_sink comp="367" pin=0"/></net>

<net id="371"><net_src comp="367" pin="1"/><net_sink comp="350" pin=0"/></net>

<net id="375"><net_src comp="217" pin="1"/><net_sink comp="372" pin=0"/></net>

<net id="376"><net_src comp="372" pin="1"/><net_sink comp="288" pin=0"/></net>

<net id="380"><net_src comp="221" pin="2"/><net_sink comp="377" pin=0"/></net>

<net id="384"><net_src comp="227" pin="2"/><net_sink comp="381" pin=0"/></net>

<net id="385"><net_src comp="381" pin="1"/><net_sink comp="134" pin=2"/></net>

<net id="389"><net_src comp="251" pin="3"/><net_sink comp="386" pin=0"/></net>

<net id="390"><net_src comp="386" pin="1"/><net_sink comp="328" pin=0"/></net>

<net id="394"><net_src comp="259" pin="3"/><net_sink comp="391" pin=0"/></net>

<net id="395"><net_src comp="391" pin="1"/><net_sink comp="146" pin=2"/></net>

<net id="396"><net_src comp="391" pin="1"/><net_sink comp="308" pin=0"/></net>

<net id="397"><net_src comp="391" pin="1"/><net_sink comp="311" pin=1"/></net>

<net id="401"><net_src comp="271" pin="2"/><net_sink comp="398" pin=0"/></net>

<net id="402"><net_src comp="398" pin="1"/><net_sink comp="282" pin=0"/></net>

<net id="406"><net_src comp="276" pin="2"/><net_sink comp="403" pin=0"/></net>

<net id="407"><net_src comp="403" pin="1"/><net_sink comp="158" pin=2"/></net>

<net id="411"><net_src comp="350" pin="3"/><net_sink comp="408" pin=0"/></net>

<net id="412"><net_src comp="408" pin="1"/><net_sink comp="285" pin=0"/></net>

<net id="416"><net_src comp="233" pin="2"/><net_sink comp="413" pin=0"/></net>

<net id="417"><net_src comp="413" pin="1"/><net_sink comp="303" pin=0"/></net>

<net id="421"><net_src comp="297" pin="2"/><net_sink comp="418" pin=0"/></net>

<net id="422"><net_src comp="418" pin="1"/><net_sink comp="106" pin=1"/></net>

<net id="423"><net_src comp="418" pin="1"/><net_sink comp="113" pin=1"/></net>

<net id="427"><net_src comp="303" pin="2"/><net_sink comp="424" pin=0"/></net>

<net id="431"><net_src comp="118" pin="3"/><net_sink comp="428" pin=0"/></net>

<net id="432"><net_src comp="428" pin="1"/><net_sink comp="125" pin=0"/></net>

<net id="436"><net_src comp="113" pin="2"/><net_sink comp="433" pin=0"/></net>

<net id="437"><net_src comp="433" pin="1"/><net_sink comp="125" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: buf_V | {23 }
 - Input state : 
	Port: load_input : row | {1 }
	Port: load_input : col | {2 }
	Port: load_input : c | {2 }
	Port: load_input : img_V | {15 16 17 18 19 20 21 22 }
	Port: load_input : img_V_offset | {2 }
  - Chain level:
	State 1
		zext_ln365_3 : 1
		sub_ln365_1 : 2
	State 2
		mul_ln365 : 1
		zext_ln365_1 : 1
		sub_ln365 : 2
		add_ln365 : 2
	State 3
		icmp_ln356 : 1
		add_ln356_2 : 1
		br_ln356 : 2
		empty_39 : 1
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
		select_ln356 : 1
		select_ln356_1 : 1
		zext_ln356 : 2
		add_ln356 : 3
		nn : 2
	State 13
		mul_ln356 : 1
		sext_ln356_1 : 2
		add_ln356_1 : 3
	State 14
		add_ln321_2 : 1
		sext_ln321 : 2
		img_V_addr : 3
		br_ln356 : 1
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
		zext_ln321_4 : 1
		add_ln321 : 2
		add_ln321_1 : 3
		zext_ln321_6 : 4
		buf_V_addr : 5
	State 23
		empty_41 : 1
	State 24


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------|---------|---------|---------|
| Operation|        Functional Unit       |  DSP48E |    FF   |   LUT   |
|----------|------------------------------|---------|---------|---------|
|   urem   |          grp_fu_233          |    0    |   159   |    88   |
|----------|------------------------------|---------|---------|---------|
|          |      add_ln356_2_fu_227      |    0    |    0    |    15   |
|          |           mm_fu_239          |    0    |    0    |    12   |
|          |       add_ln356_fu_271       |    0    |    0    |    16   |
|    add   |           nn_fu_276          |    0    |    0    |    12   |
|          |      add_ln321_2_fu_288      |    0    |    0    |    38   |
|          |       add_ln321_fu_322       |    0    |    0    |    19   |
|          |      add_ln321_1_fu_331      |    0    |    0    |    19   |
|----------|------------------------------|---------|---------|---------|
|          |       icmp_ln356_fu_221      |    0    |    0    |    11   |
|   icmp   |       icmp_ln357_fu_245      |    0    |    0    |    9    |
|          |        empty_40_fu_303       |    0    |    0    |    11   |
|----------|------------------------------|---------|---------|---------|
|    sub   |      sub_ln365_1_fu_182      |    0    |    0    |    15   |
|          |       sub_ln365_fu_208       |    0    |    0    |    15   |
|----------|------------------------------|---------|---------|---------|
|  select  |      select_ln356_fu_251     |    0    |    0    |    4    |
|          |     select_ln356_1_fu_259    |    0    |    0    |    4    |
|----------|------------------------------|---------|---------|---------|
|  muladd  |          grp_fu_342          |    1    |    0    |    0    |
|          |          grp_fu_350          |    1    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |      row_read_read_fu_82     |    0    |    0    |    0    |
|          | img_V_offset_read_read_fu_88 |    0    |    0    |    0    |
|   read   |       c_read_read_fu_94      |    0    |    0    |    0    |
|          |     col_read_read_fu_100     |    0    |    0    |    0    |
|          |  img_V_addr_read_read_fu_113 |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|  readreq |      grp_readreq_fu_106      |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |      shl_ln365_1_fu_166      |    0    |    0    |    0    |
|bitconcatenate|         shl_ln_fu_192        |    0    |    0    |    0    |
|          |         tmp_s_fu_311         |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |      zext_ln365_3_fu_174     |    0    |    0    |    0    |
|          |      zext_ln365_4_fu_178     |    0    |    0    |    0    |
|          |       zext_ln365_fu_188      |    0    |    0    |    0    |
|          |      zext_ln365_1_fu_200     |    0    |    0    |    0    |
|          |      zext_ln365_2_fu_204     |    0    |    0    |    0    |
|   zext   |      zext_ln356_1_fu_217     |    0    |    0    |    0    |
|          |       zext_ln356_fu_267      |    0    |    0    |    0    |
|          |       zext_ln321_fu_308      |    0    |    0    |    0    |
|          |      zext_ln321_4_fu_318     |    0    |    0    |    0    |
|          |      zext_ln321_5_fu_328     |    0    |    0    |    0    |
|          |      zext_ln321_6_fu_337     |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |       sext_ln365_fu_214      |    0    |    0    |    0    |
|   sext   |       sext_ln356_fu_282      |    0    |    0    |    0    |
|          |       sext_ln357_fu_285      |    0    |    0    |    0    |
|          |       sext_ln321_fu_293      |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|   Total  |                              |    2    |   159   |   288   |
|----------|------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------+--------+
|                       |   FF   |
+-----------------------+--------+
|  add_ln356_1_reg_408  |   20   |
|  add_ln356_2_reg_381  |    7   |
|   add_ln356_reg_398   |    9   |
|   add_ln365_reg_367   |   20   |
|   buf_V_addr_reg_428  |    7   |
|    empty_39_reg_413   |    7   |
|    empty_40_reg_424   |    1   |
|   icmp_ln356_reg_377  |    1   |
|img_V_addr_read_reg_433|   16   |
|   img_V_addr_reg_418  |   16   |
| indvar_flatten_reg_130|    7   |
|      mm_0_reg_142     |    4   |
|      nn_0_reg_154     |    4   |
|       nn_reg_403      |    4   |
| select_ln356_1_reg_391|    4   |
|  select_ln356_reg_386 |    4   |
|  sub_ln365_1_reg_357  |    9   |
|   sub_ln365_reg_362   |    9   |
|  zext_ln356_1_reg_372 |   33   |
+-----------------------+--------+
|         Total         |   182  |
+-----------------------+--------+

* Multiplexer (MUX) list: 
|------------------------|------|------|------|--------||---------||---------|
|          Comp          |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------------|------|------|------|--------||---------||---------|
| indvar_flatten_reg_130 |  p0  |   2  |   7  |   14   ||    9    |
|      mm_0_reg_142      |  p0  |   2  |   4  |    8   ||    9    |
|      nn_0_reg_154      |  p0  |   2  |   4  |    8   ||    9    |
|       grp_fu_350       |  p0  |   2  |   9  |   18   ||    9    |
|------------------------|------|------|------|--------||---------||---------|
|          Total         |      |      |      |   48   ||   3.02  ||    36   |
|------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    2   |    -   |   159  |   288  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    3   |    -   |   36   |
|  Register |    -   |    -   |   182  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    2   |    3   |   341  |   324  |
+-----------+--------+--------+--------+--------+
