

================================================================
== Vivado HLS Report for 'pwm_prepare'
================================================================
* Date:           Sun Sep 18 14:32:51 2016

* Version:        2016.2 (Build 1577090 on Thu Jun 02 16:59:10 MDT 2016)
* Project:        pwm_prepare
* Solution:       solution1
* Product family: artix7
* Target device:  xc7a100tcsg324-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      5.61|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    0|    0|    1|    1|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 0
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 1
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
* FSM state operations: 

 <State 1>: 5.61ns
ST_1: stg_2 [1/1] 0.00ns
_ifconv:0  call void (...)* @_ssdm_op_SpecBitsMap(i16 %input_axis) nounwind, !map !7

ST_1: stg_3 [1/1] 0.00ns
_ifconv:1  call void (...)* @_ssdm_op_SpecBitsMap(i16* %output_axis) nounwind, !map !13

ST_1: stg_4 [1/1] 0.00ns
_ifconv:2  call void (...)* @_ssdm_op_SpecBitsMap(i32* %shift_val) nounwind, !map !19

ST_1: stg_5 [1/1] 0.00ns
_ifconv:3  call void (...)* @_ssdm_op_SpecBitsMap(i32* %sum_val) nounwind, !map !23

ST_1: stg_6 [1/1] 0.00ns
_ifconv:4  call void (...)* @_ssdm_op_SpecBitsMap(i1* %enable_flag) nounwind, !map !27

ST_1: stg_7 [1/1] 0.00ns
_ifconv:5  call void (...)* @_ssdm_op_SpecTopModule([12 x i8]* @pwm_prepare_str) nounwind

ST_1: input_axis_read [1/1] 0.00ns
_ifconv:6  %input_axis_read = call i16 @_ssdm_op_Read.axis.i16(i16 %input_axis) nounwind

ST_1: tmp [1/1] 0.00ns (grouped into LUT with out node tmp_2)
_ifconv:7  %tmp = sext i16 %input_axis_read to i32

ST_1: stg_10 [1/1] 0.00ns
_ifconv:8  call void (...)* @_ssdm_op_SpecInterface(i16 %input_axis, [5 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [11 x i8]* @p_str1, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2) nounwind

ST_1: stg_11 [1/1] 0.00ns
_ifconv:9  call void (...)* @_ssdm_op_SpecInterface(i16* %output_axis, [5 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [12 x i8]* @p_str3, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2) nounwind

ST_1: stg_12 [1/1] 0.00ns
_ifconv:10  call void (...)* @_ssdm_op_SpecInterface(i32* %shift_val, [10 x i8]* @p_str4, i32 0, i32 0, i32 0, i32 0, [13 x i8]* @p_str5, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2) nounwind

ST_1: stg_13 [1/1] 0.00ns
_ifconv:11  call void (...)* @_ssdm_op_SpecInterface(i32* %sum_val, [10 x i8]* @p_str4, i32 0, i32 0, i32 0, i32 0, [13 x i8]* @p_str5, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2) nounwind

ST_1: stg_14 [1/1] 0.00ns
_ifconv:12  call void (...)* @_ssdm_op_SpecInterface(i1* %enable_flag, [10 x i8]* @p_str4, i32 0, i32 0, i32 0, i32 0, [13 x i8]* @p_str5, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2) nounwind

ST_1: stg_15 [1/1] 0.00ns
_ifconv:13  call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str4, i32 0, i32 0, i32 0, i32 0, [13 x i8]* @p_str5, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2) nounwind

ST_1: enable_flag_read [1/1] 1.00ns
_ifconv:14  %enable_flag_read = call i1 @_ssdm_op_Read.s_axilite.i1P(i1* %enable_flag) nounwind

ST_1: shift_val_read [1/1] 1.00ns
_ifconv:15  %shift_val_read = call i32 @_ssdm_op_Read.s_axilite.i32P(i32* %shift_val) nounwind

ST_1: tmp_1 [1/1] 0.00ns (grouped into LUT with out node tmp_2)
_ifconv:16  %tmp_1 = ashr i32 %tmp, %shift_val_read

ST_1: sum_val_read [1/1] 1.00ns
_ifconv:17  %sum_val_read = call i32 @_ssdm_op_Read.s_axilite.i32P(i32* %sum_val) nounwind

ST_1: tmp_2 [1/1] 3.24ns (out node of the LUT)
_ifconv:18  %tmp_2 = add i32 %sum_val_read, %tmp_1

ST_1: tmp_3 [1/1] 0.00ns
_ifconv:19  %tmp_3 = trunc i32 %tmp_2 to i16

ST_1: storemerge [1/1] 1.37ns
_ifconv:20  %storemerge = select i1 %enable_flag_read, i16 %tmp_3, i16 0

ST_1: stg_23 [1/1] 0.00ns
_ifconv:21  call void @_ssdm_op_Write.axis.i16P(i16* %output_axis, i16 %storemerge) nounwind

ST_1: stg_24 [1/1] 0.00ns
_ifconv:22  ret void



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 1
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ input_axis]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ output_axis]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ shift_val]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ sum_val]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ enable_flag]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
stg_2            (specbitsmap  ) [ 00]
stg_3            (specbitsmap  ) [ 00]
stg_4            (specbitsmap  ) [ 00]
stg_5            (specbitsmap  ) [ 00]
stg_6            (specbitsmap  ) [ 00]
stg_7            (spectopmodule) [ 00]
input_axis_read  (read         ) [ 00]
tmp              (sext         ) [ 00]
stg_10           (specinterface) [ 00]
stg_11           (specinterface) [ 00]
stg_12           (specinterface) [ 00]
stg_13           (specinterface) [ 00]
stg_14           (specinterface) [ 00]
stg_15           (specinterface) [ 00]
enable_flag_read (read         ) [ 01]
shift_val_read   (read         ) [ 00]
tmp_1            (ashr         ) [ 00]
sum_val_read     (read         ) [ 00]
tmp_2            (add          ) [ 00]
tmp_3            (trunc        ) [ 00]
storemerge       (select       ) [ 00]
stg_23           (write        ) [ 00]
stg_24           (ret          ) [ 00]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="input_axis">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_axis"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="output_axis">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_axis"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="shift_val">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="shift_val"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="sum_val">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sum_val"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="enable_flag">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="enable_flag"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="pwm_prepare_str"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.axis.i16"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str5"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i1P"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i32P"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.axis.i16P"/></StgValue>
</bind>
</comp>

<comp id="42" class="1004" name="input_axis_read_read_fu_42">
<pin_list>
<pin id="43" dir="0" index="0" bw="16" slack="0"/>
<pin id="44" dir="0" index="1" bw="16" slack="0"/>
<pin id="45" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="input_axis_read/1 "/>
</bind>
</comp>

<comp id="48" class="1004" name="enable_flag_read_read_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="1" slack="0"/>
<pin id="50" dir="0" index="1" bw="1" slack="0"/>
<pin id="51" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="enable_flag_read/1 "/>
</bind>
</comp>

<comp id="54" class="1004" name="shift_val_read_read_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="32" slack="0"/>
<pin id="56" dir="0" index="1" bw="32" slack="0"/>
<pin id="57" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="shift_val_read/1 "/>
</bind>
</comp>

<comp id="60" class="1004" name="sum_val_read_read_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="32" slack="0"/>
<pin id="62" dir="0" index="1" bw="32" slack="0"/>
<pin id="63" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sum_val_read/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="stg_23_write_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="0" slack="0"/>
<pin id="68" dir="0" index="1" bw="16" slack="0"/>
<pin id="69" dir="0" index="2" bw="16" slack="0"/>
<pin id="70" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="stg_23/1 "/>
</bind>
</comp>

<comp id="73" class="1004" name="tmp_fu_73">
<pin_list>
<pin id="74" dir="0" index="0" bw="16" slack="0"/>
<pin id="75" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="77" class="1004" name="tmp_1_fu_77">
<pin_list>
<pin id="78" dir="0" index="0" bw="16" slack="0"/>
<pin id="79" dir="0" index="1" bw="32" slack="0"/>
<pin id="80" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="ashr(22) " fcode="ashr"/>
<opset="tmp_1/1 "/>
</bind>
</comp>

<comp id="83" class="1004" name="tmp_2_fu_83">
<pin_list>
<pin id="84" dir="0" index="0" bw="32" slack="0"/>
<pin id="85" dir="0" index="1" bw="32" slack="0"/>
<pin id="86" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_2/1 "/>
</bind>
</comp>

<comp id="89" class="1004" name="tmp_3_fu_89">
<pin_list>
<pin id="90" dir="0" index="0" bw="32" slack="0"/>
<pin id="91" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_3/1 "/>
</bind>
</comp>

<comp id="93" class="1004" name="storemerge_fu_93">
<pin_list>
<pin id="94" dir="0" index="0" bw="1" slack="0"/>
<pin id="95" dir="0" index="1" bw="16" slack="0"/>
<pin id="96" dir="0" index="2" bw="1" slack="0"/>
<pin id="97" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="storemerge/1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="46"><net_src comp="16" pin="0"/><net_sink comp="42" pin=0"/></net>

<net id="47"><net_src comp="0" pin="0"/><net_sink comp="42" pin=1"/></net>

<net id="52"><net_src comp="34" pin="0"/><net_sink comp="48" pin=0"/></net>

<net id="53"><net_src comp="8" pin="0"/><net_sink comp="48" pin=1"/></net>

<net id="58"><net_src comp="36" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="59"><net_src comp="4" pin="0"/><net_sink comp="54" pin=1"/></net>

<net id="64"><net_src comp="36" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="65"><net_src comp="6" pin="0"/><net_sink comp="60" pin=1"/></net>

<net id="71"><net_src comp="40" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="72"><net_src comp="2" pin="0"/><net_sink comp="66" pin=1"/></net>

<net id="76"><net_src comp="42" pin="2"/><net_sink comp="73" pin=0"/></net>

<net id="81"><net_src comp="73" pin="1"/><net_sink comp="77" pin=0"/></net>

<net id="82"><net_src comp="54" pin="2"/><net_sink comp="77" pin=1"/></net>

<net id="87"><net_src comp="60" pin="2"/><net_sink comp="83" pin=0"/></net>

<net id="88"><net_src comp="77" pin="2"/><net_sink comp="83" pin=1"/></net>

<net id="92"><net_src comp="83" pin="2"/><net_sink comp="89" pin=0"/></net>

<net id="98"><net_src comp="48" pin="2"/><net_sink comp="93" pin=0"/></net>

<net id="99"><net_src comp="89" pin="1"/><net_sink comp="93" pin=1"/></net>

<net id="100"><net_src comp="38" pin="0"/><net_sink comp="93" pin=2"/></net>

<net id="101"><net_src comp="93" pin="3"/><net_sink comp="66" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: output_axis | {1 }
 - Input state : 
	Port: pwm_prepare : input_axis | {1 }
	Port: pwm_prepare : shift_val | {1 }
	Port: pwm_prepare : sum_val | {1 }
	Port: pwm_prepare : enable_flag | {1 }
  - Chain level:
	State 1
		tmp_1 : 1
		tmp_2 : 2
		tmp_3 : 3
		storemerge : 4
		stg_23 : 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------|---------|---------|
| Operation|       Functional Unit       |    FF   |   LUT   |
|----------|-----------------------------|---------|---------|
|   ashr   |         tmp_1_fu_77         |    0    |    95   |
|----------|-----------------------------|---------|---------|
|    add   |         tmp_2_fu_83         |    0    |    32   |
|----------|-----------------------------|---------|---------|
|  select  |       storemerge_fu_93      |    0    |    16   |
|----------|-----------------------------|---------|---------|
|          |  input_axis_read_read_fu_42 |    0    |    0    |
|   read   | enable_flag_read_read_fu_48 |    0    |    0    |
|          |  shift_val_read_read_fu_54  |    0    |    0    |
|          |   sum_val_read_read_fu_60   |    0    |    0    |
|----------|-----------------------------|---------|---------|
|   write  |      stg_23_write_fu_66     |    0    |    0    |
|----------|-----------------------------|---------|---------|
|   sext   |          tmp_fu_73          |    0    |    0    |
|----------|-----------------------------|---------|---------|
|   trunc  |         tmp_3_fu_89         |    0    |    0    |
|----------|-----------------------------|---------|---------|
|   Total  |                             |    0    |   143   |
|----------|-----------------------------|---------|---------|

Memories:
N/A

* Register list:
N/A

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   143  |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |    -   |    -   |
+-----------+--------+--------+
|   Total   |    0   |   143  |
+-----------+--------+--------+
