
----------------------------------- FullProof -----------------------------------

PRE	S0= CP0[ASID]=pid                                           Premise(F0)
	S1= PC[Out]=addr                                            Premise(F1)
	S2= IMem[{pid,addr}]={28,rS,rT,rD,0,32}                     Premise(F2)
	S3= ICache[addr]={28,rS,rT,rD,0,32}                         Premise(F3)

IF	S4= CP0.ASID=pid                                            CP0-Read-ASID(S0)
	S5= PC.Out=addr                                             PC-Out(S1)
	S6= CP0.ASID=>IMMU.PID                                      Premise(F4)
	S7= IMMU.PID=pid                                            Path(S4,S6)
	S8= PC.Out=>IMMU.IEA                                        Premise(F5)
	S9= IMMU.IEA=addr                                           Path(S5,S8)
	S10= IMMU.Addr={pid,addr}                                   IMMU-Search(S7,S9)
	S11= IMMU.Hit=IMMUHit(pid,addr)                             IMMU-Search(S7,S9)
	S12= IMMU.Addr=>IAddrReg.In                                 Premise(F6)
	S13= IAddrReg.In={pid,addr}                                 Path(S10,S12)
	S14= IMMU.Hit=>CU_IF.IMMUHit                                Premise(F7)
	S15= CU_IF.IMMUHit=IMMUHit(pid,addr)                        Path(S11,S14)
	S16= PC.Out=>ICache.IEA                                     Premise(F8)
	S17= ICache.IEA=addr                                        Path(S5,S16)
	S18= ICache.Hit=ICacheHit(addr)                             ICache-Search(S17)
	S19= ICache.Out={28,rS,rT,rD,0,32}                          ICache-Search(S17,S3)
	S20= ICache.Out=>IR_IMMU.In                                 Premise(F9)
	S21= IR_IMMU.In={28,rS,rT,rD,0,32}                          Path(S19,S20)
	S22= ICache.Out=>ICacheReg.In                               Premise(F10)
	S23= ICacheReg.In={28,rS,rT,rD,0,32}                        Path(S19,S22)
	S24= ICache.Hit=>CU_IF.ICacheHit                            Premise(F11)
	S25= CU_IF.ICacheHit=ICacheHit(addr)                        Path(S18,S24)
	S26= ICache.Out=>IR_ID.In                                   Premise(F12)
	S27= IR_ID.In={28,rS,rT,rD,0,32}                            Path(S19,S26)
	S28= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                        Premise(F13)
	S29= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                    Premise(F14)
	S30= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                      Premise(F15)
	S31= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                  Premise(F16)
	S32= ICache.Hit=>FU.ICacheHit                               Premise(F17)
	S33= FU.ICacheHit=ICacheHit(addr)                           Path(S18,S32)
	S34= FU.Halt_IF=>CU_IF.Halt                                 Premise(F18)
	S35= FU.Bub_IF=>CU_IF.Bub                                   Premise(F19)
	S36= CtrlASIDIn=0                                           Premise(F20)
	S37= CtrlCP0=0                                              Premise(F21)
	S38= CP0[ASID]=pid                                          CP0-Hold(S0,S37)
	S39= CtrlEPCIn=0                                            Premise(F22)
	S40= CtrlExCodeIn=0                                         Premise(F23)
	S41= CtrlIMMU=0                                             Premise(F24)
	S42= CtrlPC=0                                               Premise(F25)
	S43= CtrlPCInc=1                                            Premise(F26)
	S44= PC[Out]=addr+4                                         PC-Inc(S1,S42,S43)
	S45= PC[CIA]=addr                                           PC-Inc(S1,S42,S43)
	S46= CtrlIAddrReg=0                                         Premise(F27)
	S47= CtrlICache=0                                           Premise(F28)
	S48= ICache[addr]={28,rS,rT,rD,0,32}                        ICache-Hold(S3,S47)
	S49= CtrlIR_IMMU=0                                          Premise(F29)
	S50= CtrlICacheReg=0                                        Premise(F30)
	S51= CtrlIR_ID=1                                            Premise(F31)
	S52= [IR_ID]={28,rS,rT,rD,0,32}                             IR_ID-Write(S27,S51)
	S53= CtrlIMem=0                                             Premise(F32)
	S54= IMem[{pid,addr}]={28,rS,rT,rD,0,32}                    IMem-Hold(S2,S53)
	S55= CtrlIRMux=0                                            Premise(F33)
	S56= CtrlGPR=0                                              Premise(F34)
	S57= CtrlA_EX=0                                             Premise(F35)
	S58= CtrlIR_EX=0                                            Premise(F36)
	S59= CtrlIR_MEM=0                                           Premise(F37)
	S60= CtrlIR_DMMU1=0                                         Premise(F38)
	S61= CtrlIR_WB=0                                            Premise(F39)
	S62= CtrlA_MEM=0                                            Premise(F40)
	S63= CtrlA_WB=0                                             Premise(F41)
	S64= CtrlIR_DMMU2=0                                         Premise(F42)
	S65= GPR[rS]=a                                              Premise(F43)

ID	S66= CP0.ASID=pid                                           CP0-Read-ASID(S38)
	S67= PC.Out=addr+4                                          PC-Out(S44)
	S68= PC.CIA=addr                                            PC-Out(S45)
	S69= PC.CIA31_28=addr[31:28]                                PC-Out(S45)
	S70= IR_ID.Out={28,rS,rT,rD,0,32}                           IR-Out(S52)
	S71= IR_ID.Out31_26=28                                      IR-Out(S52)
	S72= IR_ID.Out25_21=rS                                      IR-Out(S52)
	S73= IR_ID.Out20_16=rT                                      IR-Out(S52)
	S74= IR_ID.Out15_11=rD                                      IR-Out(S52)
	S75= IR_ID.Out10_6=0                                        IR-Out(S52)
	S76= IR_ID.Out5_0=32                                        IR-Out(S52)
	S77= IR_ID.Out=>FU.IR_ID                                    Premise(F67)
	S78= FU.IR_ID={28,rS,rT,rD,0,32}                            Path(S70,S77)
	S79= CU_ID.IMMUHitOut=>CU_EX.IMMUHit                        Premise(F68)
	S80= CU_ID.ICacheHitOut=>CU_EX.ICacheHit                    Premise(F69)
	S81= IR_ID.Out31_26=>CU_ID.Op                               Premise(F70)
	S82= CU_ID.Op=28                                            Path(S71,S81)
	S83= CU_ID.Func=alu_and                                     CU_ID(S82)
	S84= IR_ID.Out25_21=>GPR.RReg1                              Premise(F71)
	S85= GPR.RReg1=rS                                           Path(S72,S84)
	S86= GPR.Rdata1=a                                           GPR-Read(S85,S65)
	S87= IR_ID.Out5_0=>CU_ID.IRFunc                             Premise(F72)
	S88= CU_ID.IRFunc=32                                        Path(S76,S87)
	S89= GPR.Rdata1=>FU.InID1                                   Premise(F73)
	S90= FU.InID1=a                                             Path(S86,S89)
	S91= FU.OutID1=FU(a)                                        FU-Forward(S90)
	S92= IR_ID.Out25_21=>FU.InID1_RReg                          Premise(F74)
	S93= FU.InID1_RReg=rS                                       Path(S72,S92)
	S94= FU.OutID1=>A_EX.In                                     Premise(F75)
	S95= A_EX.In=FU(a)                                          Path(S91,S94)
	S96= IR_ID.Out=>IR_EX.In                                    Premise(F76)
	S97= IR_EX.In={28,rS,rT,rD,0,32}                            Path(S70,S96)
	S98= FU.Halt_ID=>CU_ID.Halt                                 Premise(F77)
	S99= FU.Bub_ID=>CU_ID.Bub                                   Premise(F78)
	S100= FU.InID2_RReg=5'b00000                                Premise(F79)
	S101= CtrlASIDIn=0                                          Premise(F80)
	S102= CtrlCP0=0                                             Premise(F81)
	S103= CP0[ASID]=pid                                         CP0-Hold(S38,S102)
	S104= CtrlEPCIn=0                                           Premise(F82)
	S105= CtrlExCodeIn=0                                        Premise(F83)
	S106= CtrlIMMU=0                                            Premise(F84)
	S107= CtrlPC=0                                              Premise(F85)
	S108= CtrlPCInc=0                                           Premise(F86)
	S109= PC[CIA]=addr                                          PC-Hold(S45,S108)
	S110= PC[Out]=addr+4                                        PC-Hold(S44,S107,S108)
	S111= CtrlIAddrReg=0                                        Premise(F87)
	S112= CtrlICache=0                                          Premise(F88)
	S113= ICache[addr]={28,rS,rT,rD,0,32}                       ICache-Hold(S48,S112)
	S114= CtrlIR_IMMU=0                                         Premise(F89)
	S115= CtrlICacheReg=0                                       Premise(F90)
	S116= CtrlIR_ID=0                                           Premise(F91)
	S117= [IR_ID]={28,rS,rT,rD,0,32}                            IR_ID-Hold(S52,S116)
	S118= CtrlIMem=0                                            Premise(F92)
	S119= IMem[{pid,addr}]={28,rS,rT,rD,0,32}                   IMem-Hold(S54,S118)
	S120= CtrlIRMux=0                                           Premise(F93)
	S121= CtrlGPR=0                                             Premise(F94)
	S122= GPR[rS]=a                                             GPR-Hold(S65,S121)
	S123= CtrlA_EX=1                                            Premise(F95)
	S124= [A_EX]=FU(a)                                          A_EX-Write(S95,S123)
	S125= CtrlIR_EX=1                                           Premise(F96)
	S126= [IR_EX]={28,rS,rT,rD,0,32}                            IR_EX-Write(S97,S125)
	S127= CtrlIR_MEM=0                                          Premise(F97)
	S128= CtrlIR_DMMU1=0                                        Premise(F98)
	S129= CtrlIR_WB=0                                           Premise(F99)
	S130= CtrlA_MEM=0                                           Premise(F100)
	S131= CtrlA_WB=0                                            Premise(F101)
	S132= CtrlIR_DMMU2=0                                        Premise(F102)

EX	S133= CP0.ASID=pid                                          CP0-Read-ASID(S103)
	S134= PC.CIA=addr                                           PC-Out(S109)
	S135= PC.CIA31_28=addr[31:28]                               PC-Out(S109)
	S136= PC.Out=addr+4                                         PC-Out(S110)
	S137= IR_ID.Out={28,rS,rT,rD,0,32}                          IR-Out(S117)
	S138= IR_ID.Out31_26=28                                     IR-Out(S117)
	S139= IR_ID.Out25_21=rS                                     IR-Out(S117)
	S140= IR_ID.Out20_16=rT                                     IR-Out(S117)
	S141= IR_ID.Out15_11=rD                                     IR-Out(S117)
	S142= IR_ID.Out10_6=0                                       IR-Out(S117)
	S143= IR_ID.Out5_0=32                                       IR-Out(S117)
	S144= A_EX.Out=FU(a)                                        A_EX-Out(S124)
	S145= A_EX.Out1_0={FU(a)}[1:0]                              A_EX-Out(S124)
	S146= A_EX.Out4_0={FU(a)}[4:0]                              A_EX-Out(S124)
	S147= IR_EX.Out={28,rS,rT,rD,0,32}                          IR_EX-Out(S126)
	S148= IR_EX.Out31_26=28                                     IR_EX-Out(S126)
	S149= IR_EX.Out25_21=rS                                     IR_EX-Out(S126)
	S150= IR_EX.Out20_16=rT                                     IR_EX-Out(S126)
	S151= IR_EX.Out15_11=rD                                     IR_EX-Out(S126)
	S152= IR_EX.Out10_6=0                                       IR_EX-Out(S126)
	S153= IR_EX.Out5_0=32                                       IR_EX-Out(S126)
	S154= IR_EX.Out=>FU.IR_EX                                   Premise(F103)
	S155= FU.IR_EX={28,rS,rT,rD,0,32}                           Path(S147,S154)
	S156= CU_EX.IMMUHitOut=>CU_MEM.IMMUHit                      Premise(F104)
	S157= CU_EX.ICacheHitOut=>CU_MEM.ICacheHit                  Premise(F105)
	S158= IR_EX.Out31_26=>CU_EX.Op                              Premise(F106)
	S159= CU_EX.Op=28                                           Path(S148,S158)
	S160= CU_EX.Func=alu_and                                    CU_EX(S159)
	S161= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F107)
	S162= CU_EX.IRFunc=32                                       Path(S153,S161)
	S163= A_EX.Out=>CountUnit.In                                Premise(F108)
	S164= CountUnit.In=FU(a)                                    Path(S144,S163)
	S165= CountUnit.Func=6'b000000                              Premise(F109)
	S166= CountUnit.Out=Count0(FU(a))                           CountUnit_Count0(S164)
	S167= CountUnit.Out=>GPR.WData                              Premise(F110)
	S168= GPR.WData=Count0(FU(a))                               Path(S166,S167)
	S169= CountUnit.Out=>FU.InEX                                Premise(F111)
	S170= FU.InEX=Count0(FU(a))                                 Path(S166,S169)
	S171= IR_EX.Out15_11=>FU.InEX_WReg                          Premise(F112)
	S172= FU.InEX_WReg=rD                                       Path(S151,S171)
	S173= IR_EX.Out15_11=>GPR.WReg                              Premise(F113)
	S174= GPR.WReg=rD                                           Path(S151,S173)
	S175= IR_EX.Out=>IR_MEM.In                                  Premise(F114)
	S176= IR_MEM.In={28,rS,rT,rD,0,32}                          Path(S147,S175)
	S177= CtrlASIDIn=0                                          Premise(F115)
	S178= CtrlCP0=0                                             Premise(F116)
	S179= CP0[ASID]=pid                                         CP0-Hold(S103,S178)
	S180= CtrlEPCIn=0                                           Premise(F117)
	S181= CtrlExCodeIn=0                                        Premise(F118)
	S182= CtrlIMMU=0                                            Premise(F119)
	S183= CtrlPC=0                                              Premise(F120)
	S184= CtrlPCInc=0                                           Premise(F121)
	S185= PC[CIA]=addr                                          PC-Hold(S109,S184)
	S186= PC[Out]=addr+4                                        PC-Hold(S110,S183,S184)
	S187= CtrlIAddrReg=0                                        Premise(F122)
	S188= CtrlICache=0                                          Premise(F123)
	S189= ICache[addr]={28,rS,rT,rD,0,32}                       ICache-Hold(S113,S188)
	S190= CtrlIR_IMMU=0                                         Premise(F124)
	S191= CtrlICacheReg=0                                       Premise(F125)
	S192= CtrlIR_ID=0                                           Premise(F126)
	S193= [IR_ID]={28,rS,rT,rD,0,32}                            IR_ID-Hold(S117,S192)
	S194= CtrlIMem=0                                            Premise(F127)
	S195= IMem[{pid,addr}]={28,rS,rT,rD,0,32}                   IMem-Hold(S119,S194)
	S196= CtrlIRMux=0                                           Premise(F128)
	S197= CtrlGPR=1                                             Premise(F129)
	S198= GPR[rD]=Count0(FU(a))                                 GPR-Write(S174,S168,S197)
	S199= CtrlA_EX=0                                            Premise(F130)
	S200= [A_EX]=FU(a)                                          A_EX-Hold(S124,S199)
	S201= CtrlIR_EX=0                                           Premise(F131)
	S202= [IR_EX]={28,rS,rT,rD,0,32}                            IR_EX-Hold(S126,S201)
	S203= CtrlIR_MEM=1                                          Premise(F132)
	S204= [IR_MEM]={28,rS,rT,rD,0,32}                           IR_MEM-Write(S176,S203)
	S205= CtrlIR_DMMU1=0                                        Premise(F133)
	S206= CtrlIR_WB=0                                           Premise(F134)
	S207= CtrlA_MEM=0                                           Premise(F135)
	S208= CtrlA_WB=0                                            Premise(F136)
	S209= CtrlIR_DMMU2=0                                        Premise(F137)

MEM	S210= CP0.ASID=pid                                          CP0-Read-ASID(S179)
	S211= PC.CIA=addr                                           PC-Out(S185)
	S212= PC.CIA31_28=addr[31:28]                               PC-Out(S185)
	S213= PC.Out=addr+4                                         PC-Out(S186)
	S214= IR_ID.Out={28,rS,rT,rD,0,32}                          IR-Out(S193)
	S215= IR_ID.Out31_26=28                                     IR-Out(S193)
	S216= IR_ID.Out25_21=rS                                     IR-Out(S193)
	S217= IR_ID.Out20_16=rT                                     IR-Out(S193)
	S218= IR_ID.Out15_11=rD                                     IR-Out(S193)
	S219= IR_ID.Out10_6=0                                       IR-Out(S193)
	S220= IR_ID.Out5_0=32                                       IR-Out(S193)
	S221= A_EX.Out=FU(a)                                        A_EX-Out(S200)
	S222= A_EX.Out1_0={FU(a)}[1:0]                              A_EX-Out(S200)
	S223= A_EX.Out4_0={FU(a)}[4:0]                              A_EX-Out(S200)
	S224= IR_EX.Out={28,rS,rT,rD,0,32}                          IR_EX-Out(S202)
	S225= IR_EX.Out31_26=28                                     IR_EX-Out(S202)
	S226= IR_EX.Out25_21=rS                                     IR_EX-Out(S202)
	S227= IR_EX.Out20_16=rT                                     IR_EX-Out(S202)
	S228= IR_EX.Out15_11=rD                                     IR_EX-Out(S202)
	S229= IR_EX.Out10_6=0                                       IR_EX-Out(S202)
	S230= IR_EX.Out5_0=32                                       IR_EX-Out(S202)
	S231= IR_MEM.Out={28,rS,rT,rD,0,32}                         IR_MEM-Out(S204)
	S232= IR_MEM.Out31_26=28                                    IR_MEM-Out(S204)
	S233= IR_MEM.Out25_21=rS                                    IR_MEM-Out(S204)
	S234= IR_MEM.Out20_16=rT                                    IR_MEM-Out(S204)
	S235= IR_MEM.Out15_11=rD                                    IR_MEM-Out(S204)
	S236= IR_MEM.Out10_6=0                                      IR_MEM-Out(S204)
	S237= IR_MEM.Out5_0=32                                      IR_MEM-Out(S204)
	S238= IR_MEM.Out=>FU.IR_MEM                                 Premise(F138)
	S239= FU.IR_MEM={28,rS,rT,rD,0,32}                          Path(S231,S238)
	S240= CU_MEM.IMMUHitOut=>CU_DMMU1.IMMUHit                   Premise(F139)
	S241= CU_MEM.ICacheHitOut=>CU_DMMU1.ICacheHit               Premise(F140)
	S242= CU_MEM.DMMUHitOut=>CU_DMMU1.DMMUHit                   Premise(F141)
	S243= CU_MEM.DCacheHitOut=>CU_DMMU1.DCacheHit               Premise(F142)
	S244= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F143)
	S245= CU_MEM.Op=28                                          Path(S232,S244)
	S246= CU_MEM.Func=alu_and                                   CU_MEM(S245)
	S247= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F144)
	S248= CU_MEM.IRFunc=32                                      Path(S237,S247)
	S249= IR_MEM.Out=>IR_DMMU1.In                               Premise(F145)
	S250= IR_DMMU1.In={28,rS,rT,rD,0,32}                        Path(S231,S249)
	S251= IR_MEM.Out=>IR_WB.In                                  Premise(F146)
	S252= IR_WB.In={28,rS,rT,rD,0,32}                           Path(S231,S251)
	S253= A_MEM.Out=>A_WB.In                                    Premise(F147)
	S254= CU_MEM.IMMUHitOut=>CU_WB.IMMUHit                      Premise(F148)
	S255= CU_MEM.ICacheHitOut=>CU_WB.ICacheHit                  Premise(F149)
	S256= IR_MEM.Out15_11=>FU.InMEM_WReg                        Premise(F150)
	S257= FU.InMEM_WReg=rD                                      Path(S235,S256)
	S258= CtrlASIDIn=0                                          Premise(F151)
	S259= CtrlCP0=0                                             Premise(F152)
	S260= CP0[ASID]=pid                                         CP0-Hold(S179,S259)
	S261= CtrlEPCIn=0                                           Premise(F153)
	S262= CtrlExCodeIn=0                                        Premise(F154)
	S263= CtrlIMMU=0                                            Premise(F155)
	S264= CtrlPC=0                                              Premise(F156)
	S265= CtrlPCInc=0                                           Premise(F157)
	S266= PC[CIA]=addr                                          PC-Hold(S185,S265)
	S267= PC[Out]=addr+4                                        PC-Hold(S186,S264,S265)
	S268= CtrlIAddrReg=0                                        Premise(F158)
	S269= CtrlICache=0                                          Premise(F159)
	S270= ICache[addr]={28,rS,rT,rD,0,32}                       ICache-Hold(S189,S269)
	S271= CtrlIR_IMMU=0                                         Premise(F160)
	S272= CtrlICacheReg=0                                       Premise(F161)
	S273= CtrlIR_ID=0                                           Premise(F162)
	S274= [IR_ID]={28,rS,rT,rD,0,32}                            IR_ID-Hold(S193,S273)
	S275= CtrlIMem=0                                            Premise(F163)
	S276= IMem[{pid,addr}]={28,rS,rT,rD,0,32}                   IMem-Hold(S195,S275)
	S277= CtrlIRMux=0                                           Premise(F164)
	S278= CtrlGPR=0                                             Premise(F165)
	S279= GPR[rD]=Count0(FU(a))                                 GPR-Hold(S198,S278)
	S280= CtrlA_EX=0                                            Premise(F166)
	S281= [A_EX]=FU(a)                                          A_EX-Hold(S200,S280)
	S282= CtrlIR_EX=0                                           Premise(F167)
	S283= [IR_EX]={28,rS,rT,rD,0,32}                            IR_EX-Hold(S202,S282)
	S284= CtrlIR_MEM=0                                          Premise(F168)
	S285= [IR_MEM]={28,rS,rT,rD,0,32}                           IR_MEM-Hold(S204,S284)
	S286= CtrlIR_DMMU1=1                                        Premise(F169)
	S287= [IR_DMMU1]={28,rS,rT,rD,0,32}                         IR_DMMU1-Write(S250,S286)
	S288= CtrlIR_WB=1                                           Premise(F170)
	S289= [IR_WB]={28,rS,rT,rD,0,32}                            IR_WB-Write(S252,S288)
	S290= CtrlA_MEM=0                                           Premise(F171)
	S291= CtrlA_WB=1                                            Premise(F172)
	S292= CtrlIR_DMMU2=0                                        Premise(F173)

WB	S293= CP0.ASID=pid                                          CP0-Read-ASID(S260)
	S294= PC.CIA=addr                                           PC-Out(S266)
	S295= PC.CIA31_28=addr[31:28]                               PC-Out(S266)
	S296= PC.Out=addr+4                                         PC-Out(S267)
	S297= IR_ID.Out={28,rS,rT,rD,0,32}                          IR-Out(S274)
	S298= IR_ID.Out31_26=28                                     IR-Out(S274)
	S299= IR_ID.Out25_21=rS                                     IR-Out(S274)
	S300= IR_ID.Out20_16=rT                                     IR-Out(S274)
	S301= IR_ID.Out15_11=rD                                     IR-Out(S274)
	S302= IR_ID.Out10_6=0                                       IR-Out(S274)
	S303= IR_ID.Out5_0=32                                       IR-Out(S274)
	S304= A_EX.Out=FU(a)                                        A_EX-Out(S281)
	S305= A_EX.Out1_0={FU(a)}[1:0]                              A_EX-Out(S281)
	S306= A_EX.Out4_0={FU(a)}[4:0]                              A_EX-Out(S281)
	S307= IR_EX.Out={28,rS,rT,rD,0,32}                          IR_EX-Out(S283)
	S308= IR_EX.Out31_26=28                                     IR_EX-Out(S283)
	S309= IR_EX.Out25_21=rS                                     IR_EX-Out(S283)
	S310= IR_EX.Out20_16=rT                                     IR_EX-Out(S283)
	S311= IR_EX.Out15_11=rD                                     IR_EX-Out(S283)
	S312= IR_EX.Out10_6=0                                       IR_EX-Out(S283)
	S313= IR_EX.Out5_0=32                                       IR_EX-Out(S283)
	S314= IR_MEM.Out={28,rS,rT,rD,0,32}                         IR_MEM-Out(S285)
	S315= IR_MEM.Out31_26=28                                    IR_MEM-Out(S285)
	S316= IR_MEM.Out25_21=rS                                    IR_MEM-Out(S285)
	S317= IR_MEM.Out20_16=rT                                    IR_MEM-Out(S285)
	S318= IR_MEM.Out15_11=rD                                    IR_MEM-Out(S285)
	S319= IR_MEM.Out10_6=0                                      IR_MEM-Out(S285)
	S320= IR_MEM.Out5_0=32                                      IR_MEM-Out(S285)
	S321= IR_DMMU1.Out={28,rS,rT,rD,0,32}                       IR_DMMU1-Out(S287)
	S322= IR_DMMU1.Out31_26=28                                  IR_DMMU1-Out(S287)
	S323= IR_DMMU1.Out25_21=rS                                  IR_DMMU1-Out(S287)
	S324= IR_DMMU1.Out20_16=rT                                  IR_DMMU1-Out(S287)
	S325= IR_DMMU1.Out15_11=rD                                  IR_DMMU1-Out(S287)
	S326= IR_DMMU1.Out10_6=0                                    IR_DMMU1-Out(S287)
	S327= IR_DMMU1.Out5_0=32                                    IR_DMMU1-Out(S287)
	S328= IR_WB.Out={28,rS,rT,rD,0,32}                          IR-Out(S289)
	S329= IR_WB.Out31_26=28                                     IR-Out(S289)
	S330= IR_WB.Out25_21=rS                                     IR-Out(S289)
	S331= IR_WB.Out20_16=rT                                     IR-Out(S289)
	S332= IR_WB.Out15_11=rD                                     IR-Out(S289)
	S333= IR_WB.Out10_6=0                                       IR-Out(S289)
	S334= IR_WB.Out5_0=32                                       IR-Out(S289)
	S335= IR_WB.Out=>FU.IR_WB                                   Premise(F237)
	S336= FU.IR_WB={28,rS,rT,rD,0,32}                           Path(S328,S335)
	S337= IR_WB.Out31_26=>CU_WB.Op                              Premise(F238)
	S338= CU_WB.Op=28                                           Path(S329,S337)
	S339= CU_WB.Func=alu_and                                    CU_WB(S338)
	S340= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F239)
	S341= CU_WB.IRFunc=32                                       Path(S334,S340)
	S342= IR_WB.Out15_11=>FU.InWB_WReg                          Premise(F240)
	S343= FU.InWB_WReg=rD                                       Path(S332,S342)
	S344= CtrlASIDIn=0                                          Premise(F241)
	S345= CtrlCP0=0                                             Premise(F242)
	S346= CP0[ASID]=pid                                         CP0-Hold(S260,S345)
	S347= CtrlEPCIn=0                                           Premise(F243)
	S348= CtrlExCodeIn=0                                        Premise(F244)
	S349= CtrlIMMU=0                                            Premise(F245)
	S350= CtrlPC=0                                              Premise(F246)
	S351= CtrlPCInc=0                                           Premise(F247)
	S352= PC[CIA]=addr                                          PC-Hold(S266,S351)
	S353= PC[Out]=addr+4                                        PC-Hold(S267,S350,S351)
	S354= CtrlIAddrReg=0                                        Premise(F248)
	S355= CtrlICache=0                                          Premise(F249)
	S356= ICache[addr]={28,rS,rT,rD,0,32}                       ICache-Hold(S270,S355)
	S357= CtrlIR_IMMU=0                                         Premise(F250)
	S358= CtrlICacheReg=0                                       Premise(F251)
	S359= CtrlIR_ID=0                                           Premise(F252)
	S360= [IR_ID]={28,rS,rT,rD,0,32}                            IR_ID-Hold(S274,S359)
	S361= CtrlIMem=0                                            Premise(F253)
	S362= IMem[{pid,addr}]={28,rS,rT,rD,0,32}                   IMem-Hold(S276,S361)
	S363= CtrlIRMux=0                                           Premise(F254)
	S364= CtrlGPR=0                                             Premise(F255)
	S365= GPR[rD]=Count0(FU(a))                                 GPR-Hold(S279,S364)
	S366= CtrlA_EX=0                                            Premise(F256)
	S367= [A_EX]=FU(a)                                          A_EX-Hold(S281,S366)
	S368= CtrlIR_EX=0                                           Premise(F257)
	S369= [IR_EX]={28,rS,rT,rD,0,32}                            IR_EX-Hold(S283,S368)
	S370= CtrlIR_MEM=0                                          Premise(F258)
	S371= [IR_MEM]={28,rS,rT,rD,0,32}                           IR_MEM-Hold(S285,S370)
	S372= CtrlIR_DMMU1=0                                        Premise(F259)
	S373= [IR_DMMU1]={28,rS,rT,rD,0,32}                         IR_DMMU1-Hold(S287,S372)
	S374= CtrlIR_WB=0                                           Premise(F260)
	S375= [IR_WB]={28,rS,rT,rD,0,32}                            IR_WB-Hold(S289,S374)
	S376= CtrlA_MEM=0                                           Premise(F261)
	S377= CtrlA_WB=0                                            Premise(F262)
	S378= CtrlIR_DMMU2=0                                        Premise(F263)

POST	S346= CP0[ASID]=pid                                         CP0-Hold(S260,S345)
	S352= PC[CIA]=addr                                          PC-Hold(S266,S351)
	S353= PC[Out]=addr+4                                        PC-Hold(S267,S350,S351)
	S356= ICache[addr]={28,rS,rT,rD,0,32}                       ICache-Hold(S270,S355)
	S360= [IR_ID]={28,rS,rT,rD,0,32}                            IR_ID-Hold(S274,S359)
	S362= IMem[{pid,addr}]={28,rS,rT,rD,0,32}                   IMem-Hold(S276,S361)
	S365= GPR[rD]=Count0(FU(a))                                 GPR-Hold(S279,S364)
	S367= [A_EX]=FU(a)                                          A_EX-Hold(S281,S366)
	S369= [IR_EX]={28,rS,rT,rD,0,32}                            IR_EX-Hold(S283,S368)
	S371= [IR_MEM]={28,rS,rT,rD,0,32}                           IR_MEM-Hold(S285,S370)
	S373= [IR_DMMU1]={28,rS,rT,rD,0,32}                         IR_DMMU1-Hold(S287,S372)
	S375= [IR_WB]={28,rS,rT,rD,0,32}                            IR_WB-Hold(S289,S374)

