
hankyo2.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00013454  080001e0  080001e0  000101e0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00001ac8  08013638  08013638  00023638  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08015100  08015100  000301f4  2**0
                  CONTENTS
  4 .ARM          00000000  08015100  08015100  000301f4  2**0
                  CONTENTS
  5 .preinit_array 00000000  08015100  08015100  000301f4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08015100  08015100  00025100  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08015104  08015104  00025104  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001f4  20000000  08015108  00030000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000534c  200001f4  080152fc  000301f4  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20005540  080152fc  00035540  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000301f4  2**0
                  CONTENTS, READONLY
 12 .debug_info   00023686  00000000  00000000  00030224  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00004ec6  00000000  00000000  000538aa  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00001618  00000000  00000000  00058770  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 000013f0  00000000  00000000  00059d88  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  00029485  00000000  00000000  0005b178  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   0001553f  00000000  00000000  000845fd  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    000d2e78  00000000  00000000  00099b3c  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  0016c9b4  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00006ef8  00000000  00000000  0016ca30  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080001e0 <__do_global_dtors_aux>:
 80001e0:	b510      	push	{r4, lr}
 80001e2:	4c05      	ldr	r4, [pc, #20]	; (80001f8 <__do_global_dtors_aux+0x18>)
 80001e4:	7823      	ldrb	r3, [r4, #0]
 80001e6:	b933      	cbnz	r3, 80001f6 <__do_global_dtors_aux+0x16>
 80001e8:	4b04      	ldr	r3, [pc, #16]	; (80001fc <__do_global_dtors_aux+0x1c>)
 80001ea:	b113      	cbz	r3, 80001f2 <__do_global_dtors_aux+0x12>
 80001ec:	4804      	ldr	r0, [pc, #16]	; (8000200 <__do_global_dtors_aux+0x20>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	2301      	movs	r3, #1
 80001f4:	7023      	strb	r3, [r4, #0]
 80001f6:	bd10      	pop	{r4, pc}
 80001f8:	200001f4 	.word	0x200001f4
 80001fc:	00000000 	.word	0x00000000
 8000200:	0801361c 	.word	0x0801361c

08000204 <frame_dummy>:
 8000204:	b508      	push	{r3, lr}
 8000206:	4b03      	ldr	r3, [pc, #12]	; (8000214 <frame_dummy+0x10>)
 8000208:	b11b      	cbz	r3, 8000212 <frame_dummy+0xe>
 800020a:	4903      	ldr	r1, [pc, #12]	; (8000218 <frame_dummy+0x14>)
 800020c:	4803      	ldr	r0, [pc, #12]	; (800021c <frame_dummy+0x18>)
 800020e:	f3af 8000 	nop.w
 8000212:	bd08      	pop	{r3, pc}
 8000214:	00000000 	.word	0x00000000
 8000218:	200001f8 	.word	0x200001f8
 800021c:	0801361c 	.word	0x0801361c

08000220 <strlen>:
 8000220:	4603      	mov	r3, r0
 8000222:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000226:	2a00      	cmp	r2, #0
 8000228:	d1fb      	bne.n	8000222 <strlen+0x2>
 800022a:	1a18      	subs	r0, r3, r0
 800022c:	3801      	subs	r0, #1
 800022e:	4770      	bx	lr

08000230 <memchr>:
 8000230:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000234:	2a10      	cmp	r2, #16
 8000236:	db2b      	blt.n	8000290 <memchr+0x60>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	d008      	beq.n	8000250 <memchr+0x20>
 800023e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000242:	3a01      	subs	r2, #1
 8000244:	428b      	cmp	r3, r1
 8000246:	d02d      	beq.n	80002a4 <memchr+0x74>
 8000248:	f010 0f07 	tst.w	r0, #7
 800024c:	b342      	cbz	r2, 80002a0 <memchr+0x70>
 800024e:	d1f6      	bne.n	800023e <memchr+0xe>
 8000250:	b4f0      	push	{r4, r5, r6, r7}
 8000252:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000256:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800025a:	f022 0407 	bic.w	r4, r2, #7
 800025e:	f07f 0700 	mvns.w	r7, #0
 8000262:	2300      	movs	r3, #0
 8000264:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000268:	3c08      	subs	r4, #8
 800026a:	ea85 0501 	eor.w	r5, r5, r1
 800026e:	ea86 0601 	eor.w	r6, r6, r1
 8000272:	fa85 f547 	uadd8	r5, r5, r7
 8000276:	faa3 f587 	sel	r5, r3, r7
 800027a:	fa86 f647 	uadd8	r6, r6, r7
 800027e:	faa5 f687 	sel	r6, r5, r7
 8000282:	b98e      	cbnz	r6, 80002a8 <memchr+0x78>
 8000284:	d1ee      	bne.n	8000264 <memchr+0x34>
 8000286:	bcf0      	pop	{r4, r5, r6, r7}
 8000288:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800028c:	f002 0207 	and.w	r2, r2, #7
 8000290:	b132      	cbz	r2, 80002a0 <memchr+0x70>
 8000292:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000296:	3a01      	subs	r2, #1
 8000298:	ea83 0301 	eor.w	r3, r3, r1
 800029c:	b113      	cbz	r3, 80002a4 <memchr+0x74>
 800029e:	d1f8      	bne.n	8000292 <memchr+0x62>
 80002a0:	2000      	movs	r0, #0
 80002a2:	4770      	bx	lr
 80002a4:	3801      	subs	r0, #1
 80002a6:	4770      	bx	lr
 80002a8:	2d00      	cmp	r5, #0
 80002aa:	bf06      	itte	eq
 80002ac:	4635      	moveq	r5, r6
 80002ae:	3803      	subeq	r0, #3
 80002b0:	3807      	subne	r0, #7
 80002b2:	f015 0f01 	tst.w	r5, #1
 80002b6:	d107      	bne.n	80002c8 <memchr+0x98>
 80002b8:	3001      	adds	r0, #1
 80002ba:	f415 7f80 	tst.w	r5, #256	; 0x100
 80002be:	bf02      	ittt	eq
 80002c0:	3001      	addeq	r0, #1
 80002c2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002c6:	3001      	addeq	r0, #1
 80002c8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ca:	3801      	subs	r0, #1
 80002cc:	4770      	bx	lr
 80002ce:	bf00      	nop

080002d0 <__aeabi_drsub>:
 80002d0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002d4:	e002      	b.n	80002dc <__adddf3>
 80002d6:	bf00      	nop

080002d8 <__aeabi_dsub>:
 80002d8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002dc <__adddf3>:
 80002dc:	b530      	push	{r4, r5, lr}
 80002de:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002e2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002e6:	ea94 0f05 	teq	r4, r5
 80002ea:	bf08      	it	eq
 80002ec:	ea90 0f02 	teqeq	r0, r2
 80002f0:	bf1f      	itttt	ne
 80002f2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002f6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002fa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002fe:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000302:	f000 80e2 	beq.w	80004ca <__adddf3+0x1ee>
 8000306:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800030a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800030e:	bfb8      	it	lt
 8000310:	426d      	neglt	r5, r5
 8000312:	dd0c      	ble.n	800032e <__adddf3+0x52>
 8000314:	442c      	add	r4, r5
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	ea82 0000 	eor.w	r0, r2, r0
 8000322:	ea83 0101 	eor.w	r1, r3, r1
 8000326:	ea80 0202 	eor.w	r2, r0, r2
 800032a:	ea81 0303 	eor.w	r3, r1, r3
 800032e:	2d36      	cmp	r5, #54	; 0x36
 8000330:	bf88      	it	hi
 8000332:	bd30      	pophi	{r4, r5, pc}
 8000334:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000338:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800033c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000340:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000344:	d002      	beq.n	800034c <__adddf3+0x70>
 8000346:	4240      	negs	r0, r0
 8000348:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800034c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000350:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000354:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000358:	d002      	beq.n	8000360 <__adddf3+0x84>
 800035a:	4252      	negs	r2, r2
 800035c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000360:	ea94 0f05 	teq	r4, r5
 8000364:	f000 80a7 	beq.w	80004b6 <__adddf3+0x1da>
 8000368:	f1a4 0401 	sub.w	r4, r4, #1
 800036c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000370:	db0d      	blt.n	800038e <__adddf3+0xb2>
 8000372:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000376:	fa22 f205 	lsr.w	r2, r2, r5
 800037a:	1880      	adds	r0, r0, r2
 800037c:	f141 0100 	adc.w	r1, r1, #0
 8000380:	fa03 f20e 	lsl.w	r2, r3, lr
 8000384:	1880      	adds	r0, r0, r2
 8000386:	fa43 f305 	asr.w	r3, r3, r5
 800038a:	4159      	adcs	r1, r3
 800038c:	e00e      	b.n	80003ac <__adddf3+0xd0>
 800038e:	f1a5 0520 	sub.w	r5, r5, #32
 8000392:	f10e 0e20 	add.w	lr, lr, #32
 8000396:	2a01      	cmp	r2, #1
 8000398:	fa03 fc0e 	lsl.w	ip, r3, lr
 800039c:	bf28      	it	cs
 800039e:	f04c 0c02 	orrcs.w	ip, ip, #2
 80003a2:	fa43 f305 	asr.w	r3, r3, r5
 80003a6:	18c0      	adds	r0, r0, r3
 80003a8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80003ac:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003b0:	d507      	bpl.n	80003c2 <__adddf3+0xe6>
 80003b2:	f04f 0e00 	mov.w	lr, #0
 80003b6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003ba:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003be:	eb6e 0101 	sbc.w	r1, lr, r1
 80003c2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80003c6:	d31b      	bcc.n	8000400 <__adddf3+0x124>
 80003c8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80003cc:	d30c      	bcc.n	80003e8 <__adddf3+0x10c>
 80003ce:	0849      	lsrs	r1, r1, #1
 80003d0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003d4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003d8:	f104 0401 	add.w	r4, r4, #1
 80003dc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003e0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003e4:	f080 809a 	bcs.w	800051c <__adddf3+0x240>
 80003e8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003ec:	bf08      	it	eq
 80003ee:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003f2:	f150 0000 	adcs.w	r0, r0, #0
 80003f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003fa:	ea41 0105 	orr.w	r1, r1, r5
 80003fe:	bd30      	pop	{r4, r5, pc}
 8000400:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000404:	4140      	adcs	r0, r0
 8000406:	eb41 0101 	adc.w	r1, r1, r1
 800040a:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800040e:	f1a4 0401 	sub.w	r4, r4, #1
 8000412:	d1e9      	bne.n	80003e8 <__adddf3+0x10c>
 8000414:	f091 0f00 	teq	r1, #0
 8000418:	bf04      	itt	eq
 800041a:	4601      	moveq	r1, r0
 800041c:	2000      	moveq	r0, #0
 800041e:	fab1 f381 	clz	r3, r1
 8000422:	bf08      	it	eq
 8000424:	3320      	addeq	r3, #32
 8000426:	f1a3 030b 	sub.w	r3, r3, #11
 800042a:	f1b3 0220 	subs.w	r2, r3, #32
 800042e:	da0c      	bge.n	800044a <__adddf3+0x16e>
 8000430:	320c      	adds	r2, #12
 8000432:	dd08      	ble.n	8000446 <__adddf3+0x16a>
 8000434:	f102 0c14 	add.w	ip, r2, #20
 8000438:	f1c2 020c 	rsb	r2, r2, #12
 800043c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000440:	fa21 f102 	lsr.w	r1, r1, r2
 8000444:	e00c      	b.n	8000460 <__adddf3+0x184>
 8000446:	f102 0214 	add.w	r2, r2, #20
 800044a:	bfd8      	it	le
 800044c:	f1c2 0c20 	rsble	ip, r2, #32
 8000450:	fa01 f102 	lsl.w	r1, r1, r2
 8000454:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000458:	bfdc      	itt	le
 800045a:	ea41 010c 	orrle.w	r1, r1, ip
 800045e:	4090      	lslle	r0, r2
 8000460:	1ae4      	subs	r4, r4, r3
 8000462:	bfa2      	ittt	ge
 8000464:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000468:	4329      	orrge	r1, r5
 800046a:	bd30      	popge	{r4, r5, pc}
 800046c:	ea6f 0404 	mvn.w	r4, r4
 8000470:	3c1f      	subs	r4, #31
 8000472:	da1c      	bge.n	80004ae <__adddf3+0x1d2>
 8000474:	340c      	adds	r4, #12
 8000476:	dc0e      	bgt.n	8000496 <__adddf3+0x1ba>
 8000478:	f104 0414 	add.w	r4, r4, #20
 800047c:	f1c4 0220 	rsb	r2, r4, #32
 8000480:	fa20 f004 	lsr.w	r0, r0, r4
 8000484:	fa01 f302 	lsl.w	r3, r1, r2
 8000488:	ea40 0003 	orr.w	r0, r0, r3
 800048c:	fa21 f304 	lsr.w	r3, r1, r4
 8000490:	ea45 0103 	orr.w	r1, r5, r3
 8000494:	bd30      	pop	{r4, r5, pc}
 8000496:	f1c4 040c 	rsb	r4, r4, #12
 800049a:	f1c4 0220 	rsb	r2, r4, #32
 800049e:	fa20 f002 	lsr.w	r0, r0, r2
 80004a2:	fa01 f304 	lsl.w	r3, r1, r4
 80004a6:	ea40 0003 	orr.w	r0, r0, r3
 80004aa:	4629      	mov	r1, r5
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	fa21 f004 	lsr.w	r0, r1, r4
 80004b2:	4629      	mov	r1, r5
 80004b4:	bd30      	pop	{r4, r5, pc}
 80004b6:	f094 0f00 	teq	r4, #0
 80004ba:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80004be:	bf06      	itte	eq
 80004c0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80004c4:	3401      	addeq	r4, #1
 80004c6:	3d01      	subne	r5, #1
 80004c8:	e74e      	b.n	8000368 <__adddf3+0x8c>
 80004ca:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ce:	bf18      	it	ne
 80004d0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004d4:	d029      	beq.n	800052a <__adddf3+0x24e>
 80004d6:	ea94 0f05 	teq	r4, r5
 80004da:	bf08      	it	eq
 80004dc:	ea90 0f02 	teqeq	r0, r2
 80004e0:	d005      	beq.n	80004ee <__adddf3+0x212>
 80004e2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004e6:	bf04      	itt	eq
 80004e8:	4619      	moveq	r1, r3
 80004ea:	4610      	moveq	r0, r2
 80004ec:	bd30      	pop	{r4, r5, pc}
 80004ee:	ea91 0f03 	teq	r1, r3
 80004f2:	bf1e      	ittt	ne
 80004f4:	2100      	movne	r1, #0
 80004f6:	2000      	movne	r0, #0
 80004f8:	bd30      	popne	{r4, r5, pc}
 80004fa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004fe:	d105      	bne.n	800050c <__adddf3+0x230>
 8000500:	0040      	lsls	r0, r0, #1
 8000502:	4149      	adcs	r1, r1
 8000504:	bf28      	it	cs
 8000506:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800050a:	bd30      	pop	{r4, r5, pc}
 800050c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000510:	bf3c      	itt	cc
 8000512:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000516:	bd30      	popcc	{r4, r5, pc}
 8000518:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800051c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000520:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000524:	f04f 0000 	mov.w	r0, #0
 8000528:	bd30      	pop	{r4, r5, pc}
 800052a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800052e:	bf1a      	itte	ne
 8000530:	4619      	movne	r1, r3
 8000532:	4610      	movne	r0, r2
 8000534:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000538:	bf1c      	itt	ne
 800053a:	460b      	movne	r3, r1
 800053c:	4602      	movne	r2, r0
 800053e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000542:	bf06      	itte	eq
 8000544:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000548:	ea91 0f03 	teqeq	r1, r3
 800054c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000550:	bd30      	pop	{r4, r5, pc}
 8000552:	bf00      	nop

08000554 <__aeabi_ui2d>:
 8000554:	f090 0f00 	teq	r0, #0
 8000558:	bf04      	itt	eq
 800055a:	2100      	moveq	r1, #0
 800055c:	4770      	bxeq	lr
 800055e:	b530      	push	{r4, r5, lr}
 8000560:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000564:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000568:	f04f 0500 	mov.w	r5, #0
 800056c:	f04f 0100 	mov.w	r1, #0
 8000570:	e750      	b.n	8000414 <__adddf3+0x138>
 8000572:	bf00      	nop

08000574 <__aeabi_i2d>:
 8000574:	f090 0f00 	teq	r0, #0
 8000578:	bf04      	itt	eq
 800057a:	2100      	moveq	r1, #0
 800057c:	4770      	bxeq	lr
 800057e:	b530      	push	{r4, r5, lr}
 8000580:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000584:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000588:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800058c:	bf48      	it	mi
 800058e:	4240      	negmi	r0, r0
 8000590:	f04f 0100 	mov.w	r1, #0
 8000594:	e73e      	b.n	8000414 <__adddf3+0x138>
 8000596:	bf00      	nop

08000598 <__aeabi_f2d>:
 8000598:	0042      	lsls	r2, r0, #1
 800059a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800059e:	ea4f 0131 	mov.w	r1, r1, rrx
 80005a2:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80005a6:	bf1f      	itttt	ne
 80005a8:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80005ac:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80005b0:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80005b4:	4770      	bxne	lr
 80005b6:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80005ba:	bf08      	it	eq
 80005bc:	4770      	bxeq	lr
 80005be:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80005c2:	bf04      	itt	eq
 80005c4:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80005c8:	4770      	bxeq	lr
 80005ca:	b530      	push	{r4, r5, lr}
 80005cc:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005d0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005d4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005d8:	e71c      	b.n	8000414 <__adddf3+0x138>
 80005da:	bf00      	nop

080005dc <__aeabi_ul2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f04f 0500 	mov.w	r5, #0
 80005ea:	e00a      	b.n	8000602 <__aeabi_l2d+0x16>

080005ec <__aeabi_l2d>:
 80005ec:	ea50 0201 	orrs.w	r2, r0, r1
 80005f0:	bf08      	it	eq
 80005f2:	4770      	bxeq	lr
 80005f4:	b530      	push	{r4, r5, lr}
 80005f6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005fa:	d502      	bpl.n	8000602 <__aeabi_l2d+0x16>
 80005fc:	4240      	negs	r0, r0
 80005fe:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000602:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000606:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800060a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800060e:	f43f aed8 	beq.w	80003c2 <__adddf3+0xe6>
 8000612:	f04f 0203 	mov.w	r2, #3
 8000616:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800061a:	bf18      	it	ne
 800061c:	3203      	addne	r2, #3
 800061e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000622:	bf18      	it	ne
 8000624:	3203      	addne	r2, #3
 8000626:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800062a:	f1c2 0320 	rsb	r3, r2, #32
 800062e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000632:	fa20 f002 	lsr.w	r0, r0, r2
 8000636:	fa01 fe03 	lsl.w	lr, r1, r3
 800063a:	ea40 000e 	orr.w	r0, r0, lr
 800063e:	fa21 f102 	lsr.w	r1, r1, r2
 8000642:	4414      	add	r4, r2
 8000644:	e6bd      	b.n	80003c2 <__adddf3+0xe6>
 8000646:	bf00      	nop

08000648 <__aeabi_dmul>:
 8000648:	b570      	push	{r4, r5, r6, lr}
 800064a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800064e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000652:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000656:	bf1d      	ittte	ne
 8000658:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800065c:	ea94 0f0c 	teqne	r4, ip
 8000660:	ea95 0f0c 	teqne	r5, ip
 8000664:	f000 f8de 	bleq	8000824 <__aeabi_dmul+0x1dc>
 8000668:	442c      	add	r4, r5
 800066a:	ea81 0603 	eor.w	r6, r1, r3
 800066e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000672:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000676:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800067a:	bf18      	it	ne
 800067c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000680:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000684:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000688:	d038      	beq.n	80006fc <__aeabi_dmul+0xb4>
 800068a:	fba0 ce02 	umull	ip, lr, r0, r2
 800068e:	f04f 0500 	mov.w	r5, #0
 8000692:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000696:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800069a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800069e:	f04f 0600 	mov.w	r6, #0
 80006a2:	fbe1 5603 	umlal	r5, r6, r1, r3
 80006a6:	f09c 0f00 	teq	ip, #0
 80006aa:	bf18      	it	ne
 80006ac:	f04e 0e01 	orrne.w	lr, lr, #1
 80006b0:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80006b4:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80006b8:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80006bc:	d204      	bcs.n	80006c8 <__aeabi_dmul+0x80>
 80006be:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006c2:	416d      	adcs	r5, r5
 80006c4:	eb46 0606 	adc.w	r6, r6, r6
 80006c8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006cc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006d0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006d4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006d8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006dc:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006e0:	bf88      	it	hi
 80006e2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006e6:	d81e      	bhi.n	8000726 <__aeabi_dmul+0xde>
 80006e8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006ec:	bf08      	it	eq
 80006ee:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006f2:	f150 0000 	adcs.w	r0, r0, #0
 80006f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006fa:	bd70      	pop	{r4, r5, r6, pc}
 80006fc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000700:	ea46 0101 	orr.w	r1, r6, r1
 8000704:	ea40 0002 	orr.w	r0, r0, r2
 8000708:	ea81 0103 	eor.w	r1, r1, r3
 800070c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000710:	bfc2      	ittt	gt
 8000712:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000716:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800071a:	bd70      	popgt	{r4, r5, r6, pc}
 800071c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000720:	f04f 0e00 	mov.w	lr, #0
 8000724:	3c01      	subs	r4, #1
 8000726:	f300 80ab 	bgt.w	8000880 <__aeabi_dmul+0x238>
 800072a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800072e:	bfde      	ittt	le
 8000730:	2000      	movle	r0, #0
 8000732:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000736:	bd70      	pople	{r4, r5, r6, pc}
 8000738:	f1c4 0400 	rsb	r4, r4, #0
 800073c:	3c20      	subs	r4, #32
 800073e:	da35      	bge.n	80007ac <__aeabi_dmul+0x164>
 8000740:	340c      	adds	r4, #12
 8000742:	dc1b      	bgt.n	800077c <__aeabi_dmul+0x134>
 8000744:	f104 0414 	add.w	r4, r4, #20
 8000748:	f1c4 0520 	rsb	r5, r4, #32
 800074c:	fa00 f305 	lsl.w	r3, r0, r5
 8000750:	fa20 f004 	lsr.w	r0, r0, r4
 8000754:	fa01 f205 	lsl.w	r2, r1, r5
 8000758:	ea40 0002 	orr.w	r0, r0, r2
 800075c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000760:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000764:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000768:	fa21 f604 	lsr.w	r6, r1, r4
 800076c:	eb42 0106 	adc.w	r1, r2, r6
 8000770:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000774:	bf08      	it	eq
 8000776:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800077a:	bd70      	pop	{r4, r5, r6, pc}
 800077c:	f1c4 040c 	rsb	r4, r4, #12
 8000780:	f1c4 0520 	rsb	r5, r4, #32
 8000784:	fa00 f304 	lsl.w	r3, r0, r4
 8000788:	fa20 f005 	lsr.w	r0, r0, r5
 800078c:	fa01 f204 	lsl.w	r2, r1, r4
 8000790:	ea40 0002 	orr.w	r0, r0, r2
 8000794:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000798:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800079c:	f141 0100 	adc.w	r1, r1, #0
 80007a0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007a4:	bf08      	it	eq
 80007a6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007aa:	bd70      	pop	{r4, r5, r6, pc}
 80007ac:	f1c4 0520 	rsb	r5, r4, #32
 80007b0:	fa00 f205 	lsl.w	r2, r0, r5
 80007b4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007b8:	fa20 f304 	lsr.w	r3, r0, r4
 80007bc:	fa01 f205 	lsl.w	r2, r1, r5
 80007c0:	ea43 0302 	orr.w	r3, r3, r2
 80007c4:	fa21 f004 	lsr.w	r0, r1, r4
 80007c8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007cc:	fa21 f204 	lsr.w	r2, r1, r4
 80007d0:	ea20 0002 	bic.w	r0, r0, r2
 80007d4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007d8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007dc:	bf08      	it	eq
 80007de:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007e2:	bd70      	pop	{r4, r5, r6, pc}
 80007e4:	f094 0f00 	teq	r4, #0
 80007e8:	d10f      	bne.n	800080a <__aeabi_dmul+0x1c2>
 80007ea:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007ee:	0040      	lsls	r0, r0, #1
 80007f0:	eb41 0101 	adc.w	r1, r1, r1
 80007f4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007f8:	bf08      	it	eq
 80007fa:	3c01      	subeq	r4, #1
 80007fc:	d0f7      	beq.n	80007ee <__aeabi_dmul+0x1a6>
 80007fe:	ea41 0106 	orr.w	r1, r1, r6
 8000802:	f095 0f00 	teq	r5, #0
 8000806:	bf18      	it	ne
 8000808:	4770      	bxne	lr
 800080a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800080e:	0052      	lsls	r2, r2, #1
 8000810:	eb43 0303 	adc.w	r3, r3, r3
 8000814:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000818:	bf08      	it	eq
 800081a:	3d01      	subeq	r5, #1
 800081c:	d0f7      	beq.n	800080e <__aeabi_dmul+0x1c6>
 800081e:	ea43 0306 	orr.w	r3, r3, r6
 8000822:	4770      	bx	lr
 8000824:	ea94 0f0c 	teq	r4, ip
 8000828:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800082c:	bf18      	it	ne
 800082e:	ea95 0f0c 	teqne	r5, ip
 8000832:	d00c      	beq.n	800084e <__aeabi_dmul+0x206>
 8000834:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000838:	bf18      	it	ne
 800083a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800083e:	d1d1      	bne.n	80007e4 <__aeabi_dmul+0x19c>
 8000840:	ea81 0103 	eor.w	r1, r1, r3
 8000844:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000848:	f04f 0000 	mov.w	r0, #0
 800084c:	bd70      	pop	{r4, r5, r6, pc}
 800084e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000852:	bf06      	itte	eq
 8000854:	4610      	moveq	r0, r2
 8000856:	4619      	moveq	r1, r3
 8000858:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800085c:	d019      	beq.n	8000892 <__aeabi_dmul+0x24a>
 800085e:	ea94 0f0c 	teq	r4, ip
 8000862:	d102      	bne.n	800086a <__aeabi_dmul+0x222>
 8000864:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000868:	d113      	bne.n	8000892 <__aeabi_dmul+0x24a>
 800086a:	ea95 0f0c 	teq	r5, ip
 800086e:	d105      	bne.n	800087c <__aeabi_dmul+0x234>
 8000870:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000874:	bf1c      	itt	ne
 8000876:	4610      	movne	r0, r2
 8000878:	4619      	movne	r1, r3
 800087a:	d10a      	bne.n	8000892 <__aeabi_dmul+0x24a>
 800087c:	ea81 0103 	eor.w	r1, r1, r3
 8000880:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000884:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000888:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800088c:	f04f 0000 	mov.w	r0, #0
 8000890:	bd70      	pop	{r4, r5, r6, pc}
 8000892:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000896:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800089a:	bd70      	pop	{r4, r5, r6, pc}

0800089c <__aeabi_ddiv>:
 800089c:	b570      	push	{r4, r5, r6, lr}
 800089e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80008a2:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80008a6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80008aa:	bf1d      	ittte	ne
 80008ac:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008b0:	ea94 0f0c 	teqne	r4, ip
 80008b4:	ea95 0f0c 	teqne	r5, ip
 80008b8:	f000 f8a7 	bleq	8000a0a <__aeabi_ddiv+0x16e>
 80008bc:	eba4 0405 	sub.w	r4, r4, r5
 80008c0:	ea81 0e03 	eor.w	lr, r1, r3
 80008c4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008cc:	f000 8088 	beq.w	80009e0 <__aeabi_ddiv+0x144>
 80008d0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008d4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008d8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008dc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008e0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008e4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008e8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ec:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008f0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008f4:	429d      	cmp	r5, r3
 80008f6:	bf08      	it	eq
 80008f8:	4296      	cmpeq	r6, r2
 80008fa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008fe:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000902:	d202      	bcs.n	800090a <__aeabi_ddiv+0x6e>
 8000904:	085b      	lsrs	r3, r3, #1
 8000906:	ea4f 0232 	mov.w	r2, r2, rrx
 800090a:	1ab6      	subs	r6, r6, r2
 800090c:	eb65 0503 	sbc.w	r5, r5, r3
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800091a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800091e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000922:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000926:	bf22      	ittt	cs
 8000928:	1ab6      	subcs	r6, r6, r2
 800092a:	4675      	movcs	r5, lr
 800092c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000930:	085b      	lsrs	r3, r3, #1
 8000932:	ea4f 0232 	mov.w	r2, r2, rrx
 8000936:	ebb6 0e02 	subs.w	lr, r6, r2
 800093a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800093e:	bf22      	ittt	cs
 8000940:	1ab6      	subcs	r6, r6, r2
 8000942:	4675      	movcs	r5, lr
 8000944:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000948:	085b      	lsrs	r3, r3, #1
 800094a:	ea4f 0232 	mov.w	r2, r2, rrx
 800094e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000952:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000956:	bf22      	ittt	cs
 8000958:	1ab6      	subcs	r6, r6, r2
 800095a:	4675      	movcs	r5, lr
 800095c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000960:	085b      	lsrs	r3, r3, #1
 8000962:	ea4f 0232 	mov.w	r2, r2, rrx
 8000966:	ebb6 0e02 	subs.w	lr, r6, r2
 800096a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800096e:	bf22      	ittt	cs
 8000970:	1ab6      	subcs	r6, r6, r2
 8000972:	4675      	movcs	r5, lr
 8000974:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000978:	ea55 0e06 	orrs.w	lr, r5, r6
 800097c:	d018      	beq.n	80009b0 <__aeabi_ddiv+0x114>
 800097e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000982:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000986:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800098a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800098e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000992:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000996:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800099a:	d1c0      	bne.n	800091e <__aeabi_ddiv+0x82>
 800099c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80009a0:	d10b      	bne.n	80009ba <__aeabi_ddiv+0x11e>
 80009a2:	ea41 0100 	orr.w	r1, r1, r0
 80009a6:	f04f 0000 	mov.w	r0, #0
 80009aa:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 80009ae:	e7b6      	b.n	800091e <__aeabi_ddiv+0x82>
 80009b0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80009b4:	bf04      	itt	eq
 80009b6:	4301      	orreq	r1, r0
 80009b8:	2000      	moveq	r0, #0
 80009ba:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80009be:	bf88      	it	hi
 80009c0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80009c4:	f63f aeaf 	bhi.w	8000726 <__aeabi_dmul+0xde>
 80009c8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009cc:	bf04      	itt	eq
 80009ce:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009d2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009d6:	f150 0000 	adcs.w	r0, r0, #0
 80009da:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009de:	bd70      	pop	{r4, r5, r6, pc}
 80009e0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009e4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009e8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ec:	bfc2      	ittt	gt
 80009ee:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009f2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009f6:	bd70      	popgt	{r4, r5, r6, pc}
 80009f8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009fc:	f04f 0e00 	mov.w	lr, #0
 8000a00:	3c01      	subs	r4, #1
 8000a02:	e690      	b.n	8000726 <__aeabi_dmul+0xde>
 8000a04:	ea45 0e06 	orr.w	lr, r5, r6
 8000a08:	e68d      	b.n	8000726 <__aeabi_dmul+0xde>
 8000a0a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000a0e:	ea94 0f0c 	teq	r4, ip
 8000a12:	bf08      	it	eq
 8000a14:	ea95 0f0c 	teqeq	r5, ip
 8000a18:	f43f af3b 	beq.w	8000892 <__aeabi_dmul+0x24a>
 8000a1c:	ea94 0f0c 	teq	r4, ip
 8000a20:	d10a      	bne.n	8000a38 <__aeabi_ddiv+0x19c>
 8000a22:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a26:	f47f af34 	bne.w	8000892 <__aeabi_dmul+0x24a>
 8000a2a:	ea95 0f0c 	teq	r5, ip
 8000a2e:	f47f af25 	bne.w	800087c <__aeabi_dmul+0x234>
 8000a32:	4610      	mov	r0, r2
 8000a34:	4619      	mov	r1, r3
 8000a36:	e72c      	b.n	8000892 <__aeabi_dmul+0x24a>
 8000a38:	ea95 0f0c 	teq	r5, ip
 8000a3c:	d106      	bne.n	8000a4c <__aeabi_ddiv+0x1b0>
 8000a3e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a42:	f43f aefd 	beq.w	8000840 <__aeabi_dmul+0x1f8>
 8000a46:	4610      	mov	r0, r2
 8000a48:	4619      	mov	r1, r3
 8000a4a:	e722      	b.n	8000892 <__aeabi_dmul+0x24a>
 8000a4c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a56:	f47f aec5 	bne.w	80007e4 <__aeabi_dmul+0x19c>
 8000a5a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a5e:	f47f af0d 	bne.w	800087c <__aeabi_dmul+0x234>
 8000a62:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a66:	f47f aeeb 	bne.w	8000840 <__aeabi_dmul+0x1f8>
 8000a6a:	e712      	b.n	8000892 <__aeabi_dmul+0x24a>

08000a6c <__gedf2>:
 8000a6c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a70:	e006      	b.n	8000a80 <__cmpdf2+0x4>
 8000a72:	bf00      	nop

08000a74 <__ledf2>:
 8000a74:	f04f 0c01 	mov.w	ip, #1
 8000a78:	e002      	b.n	8000a80 <__cmpdf2+0x4>
 8000a7a:	bf00      	nop

08000a7c <__cmpdf2>:
 8000a7c:	f04f 0c01 	mov.w	ip, #1
 8000a80:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a84:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a88:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a8c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a90:	bf18      	it	ne
 8000a92:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a96:	d01b      	beq.n	8000ad0 <__cmpdf2+0x54>
 8000a98:	b001      	add	sp, #4
 8000a9a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a9e:	bf0c      	ite	eq
 8000aa0:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000aa4:	ea91 0f03 	teqne	r1, r3
 8000aa8:	bf02      	ittt	eq
 8000aaa:	ea90 0f02 	teqeq	r0, r2
 8000aae:	2000      	moveq	r0, #0
 8000ab0:	4770      	bxeq	lr
 8000ab2:	f110 0f00 	cmn.w	r0, #0
 8000ab6:	ea91 0f03 	teq	r1, r3
 8000aba:	bf58      	it	pl
 8000abc:	4299      	cmppl	r1, r3
 8000abe:	bf08      	it	eq
 8000ac0:	4290      	cmpeq	r0, r2
 8000ac2:	bf2c      	ite	cs
 8000ac4:	17d8      	asrcs	r0, r3, #31
 8000ac6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aca:	f040 0001 	orr.w	r0, r0, #1
 8000ace:	4770      	bx	lr
 8000ad0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ad4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad8:	d102      	bne.n	8000ae0 <__cmpdf2+0x64>
 8000ada:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ade:	d107      	bne.n	8000af0 <__cmpdf2+0x74>
 8000ae0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ae4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ae8:	d1d6      	bne.n	8000a98 <__cmpdf2+0x1c>
 8000aea:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aee:	d0d3      	beq.n	8000a98 <__cmpdf2+0x1c>
 8000af0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000af4:	4770      	bx	lr
 8000af6:	bf00      	nop

08000af8 <__aeabi_cdrcmple>:
 8000af8:	4684      	mov	ip, r0
 8000afa:	4610      	mov	r0, r2
 8000afc:	4662      	mov	r2, ip
 8000afe:	468c      	mov	ip, r1
 8000b00:	4619      	mov	r1, r3
 8000b02:	4663      	mov	r3, ip
 8000b04:	e000      	b.n	8000b08 <__aeabi_cdcmpeq>
 8000b06:	bf00      	nop

08000b08 <__aeabi_cdcmpeq>:
 8000b08:	b501      	push	{r0, lr}
 8000b0a:	f7ff ffb7 	bl	8000a7c <__cmpdf2>
 8000b0e:	2800      	cmp	r0, #0
 8000b10:	bf48      	it	mi
 8000b12:	f110 0f00 	cmnmi.w	r0, #0
 8000b16:	bd01      	pop	{r0, pc}

08000b18 <__aeabi_dcmpeq>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff fff4 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b20:	bf0c      	ite	eq
 8000b22:	2001      	moveq	r0, #1
 8000b24:	2000      	movne	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmplt>:
 8000b2c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b30:	f7ff ffea 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b34:	bf34      	ite	cc
 8000b36:	2001      	movcc	r0, #1
 8000b38:	2000      	movcs	r0, #0
 8000b3a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3e:	bf00      	nop

08000b40 <__aeabi_dcmple>:
 8000b40:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b44:	f7ff ffe0 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b48:	bf94      	ite	ls
 8000b4a:	2001      	movls	r0, #1
 8000b4c:	2000      	movhi	r0, #0
 8000b4e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b52:	bf00      	nop

08000b54 <__aeabi_dcmpge>:
 8000b54:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b58:	f7ff ffce 	bl	8000af8 <__aeabi_cdrcmple>
 8000b5c:	bf94      	ite	ls
 8000b5e:	2001      	movls	r0, #1
 8000b60:	2000      	movhi	r0, #0
 8000b62:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b66:	bf00      	nop

08000b68 <__aeabi_dcmpgt>:
 8000b68:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b6c:	f7ff ffc4 	bl	8000af8 <__aeabi_cdrcmple>
 8000b70:	bf34      	ite	cc
 8000b72:	2001      	movcc	r0, #1
 8000b74:	2000      	movcs	r0, #0
 8000b76:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b7a:	bf00      	nop

08000b7c <__aeabi_dcmpun>:
 8000b7c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b84:	d102      	bne.n	8000b8c <__aeabi_dcmpun+0x10>
 8000b86:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b8a:	d10a      	bne.n	8000ba2 <__aeabi_dcmpun+0x26>
 8000b8c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b90:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b94:	d102      	bne.n	8000b9c <__aeabi_dcmpun+0x20>
 8000b96:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b9a:	d102      	bne.n	8000ba2 <__aeabi_dcmpun+0x26>
 8000b9c:	f04f 0000 	mov.w	r0, #0
 8000ba0:	4770      	bx	lr
 8000ba2:	f04f 0001 	mov.w	r0, #1
 8000ba6:	4770      	bx	lr

08000ba8 <__aeabi_d2iz>:
 8000ba8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bac:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000bb0:	d215      	bcs.n	8000bde <__aeabi_d2iz+0x36>
 8000bb2:	d511      	bpl.n	8000bd8 <__aeabi_d2iz+0x30>
 8000bb4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000bb8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bbc:	d912      	bls.n	8000be4 <__aeabi_d2iz+0x3c>
 8000bbe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bc2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bc6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bca:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000bce:	fa23 f002 	lsr.w	r0, r3, r2
 8000bd2:	bf18      	it	ne
 8000bd4:	4240      	negne	r0, r0
 8000bd6:	4770      	bx	lr
 8000bd8:	f04f 0000 	mov.w	r0, #0
 8000bdc:	4770      	bx	lr
 8000bde:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000be2:	d105      	bne.n	8000bf0 <__aeabi_d2iz+0x48>
 8000be4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000be8:	bf08      	it	eq
 8000bea:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bee:	4770      	bx	lr
 8000bf0:	f04f 0000 	mov.w	r0, #0
 8000bf4:	4770      	bx	lr
 8000bf6:	bf00      	nop

08000bf8 <__aeabi_d2uiz>:
 8000bf8:	004a      	lsls	r2, r1, #1
 8000bfa:	d211      	bcs.n	8000c20 <__aeabi_d2uiz+0x28>
 8000bfc:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000c00:	d211      	bcs.n	8000c26 <__aeabi_d2uiz+0x2e>
 8000c02:	d50d      	bpl.n	8000c20 <__aeabi_d2uiz+0x28>
 8000c04:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000c08:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000c0c:	d40e      	bmi.n	8000c2c <__aeabi_d2uiz+0x34>
 8000c0e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c12:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000c16:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000c1a:	fa23 f002 	lsr.w	r0, r3, r2
 8000c1e:	4770      	bx	lr
 8000c20:	f04f 0000 	mov.w	r0, #0
 8000c24:	4770      	bx	lr
 8000c26:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000c2a:	d102      	bne.n	8000c32 <__aeabi_d2uiz+0x3a>
 8000c2c:	f04f 30ff 	mov.w	r0, #4294967295
 8000c30:	4770      	bx	lr
 8000c32:	f04f 0000 	mov.w	r0, #0
 8000c36:	4770      	bx	lr

08000c38 <__aeabi_d2f>:
 8000c38:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000c3c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000c40:	bf24      	itt	cs
 8000c42:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000c46:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000c4a:	d90d      	bls.n	8000c68 <__aeabi_d2f+0x30>
 8000c4c:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000c50:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c54:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c58:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000c5c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c60:	bf08      	it	eq
 8000c62:	f020 0001 	biceq.w	r0, r0, #1
 8000c66:	4770      	bx	lr
 8000c68:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000c6c:	d121      	bne.n	8000cb2 <__aeabi_d2f+0x7a>
 8000c6e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c72:	bfbc      	itt	lt
 8000c74:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c78:	4770      	bxlt	lr
 8000c7a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c7e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c82:	f1c2 0218 	rsb	r2, r2, #24
 8000c86:	f1c2 0c20 	rsb	ip, r2, #32
 8000c8a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c8e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c92:	bf18      	it	ne
 8000c94:	f040 0001 	orrne.w	r0, r0, #1
 8000c98:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c9c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000ca0:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000ca4:	ea40 000c 	orr.w	r0, r0, ip
 8000ca8:	fa23 f302 	lsr.w	r3, r3, r2
 8000cac:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000cb0:	e7cc      	b.n	8000c4c <__aeabi_d2f+0x14>
 8000cb2:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000cb6:	d107      	bne.n	8000cc8 <__aeabi_d2f+0x90>
 8000cb8:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000cbc:	bf1e      	ittt	ne
 8000cbe:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000cc2:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000cc6:	4770      	bxne	lr
 8000cc8:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000ccc:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000cd0:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000cd4:	4770      	bx	lr
 8000cd6:	bf00      	nop

08000cd8 <LL_ADC_SetGainCompensation>:
  *         0           Gain compensation will be disabled and value set to 0
  *         1 -> 16393  Gain compensation will be enabled with specified value
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetGainCompensation(ADC_TypeDef *ADCx, uint32_t GainCompensation)
{
 8000cd8:	b480      	push	{r7}
 8000cda:	b083      	sub	sp, #12
 8000cdc:	af00      	add	r7, sp, #0
 8000cde:	6078      	str	r0, [r7, #4]
 8000ce0:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->GCOMP, ADC_GCOMP_GCOMPCOEFF, GainCompensation);
 8000ce2:	687b      	ldr	r3, [r7, #4]
 8000ce4:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 8000ce8:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 8000cec:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8000cf0:	683a      	ldr	r2, [r7, #0]
 8000cf2:	431a      	orrs	r2, r3
 8000cf4:	687b      	ldr	r3, [r7, #4]
 8000cf6:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0
  MODIFY_REG(ADCx->CFGR2, ADC_CFGR2_GCOMP, ((GainCompensation == 0UL) ? 0UL : 1UL) << ADC_CFGR2_GCOMP_Pos);
 8000cfa:	687b      	ldr	r3, [r7, #4]
 8000cfc:	691b      	ldr	r3, [r3, #16]
 8000cfe:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000d02:	683a      	ldr	r2, [r7, #0]
 8000d04:	2a00      	cmp	r2, #0
 8000d06:	d002      	beq.n	8000d0e <LL_ADC_SetGainCompensation+0x36>
 8000d08:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8000d0c:	e000      	b.n	8000d10 <LL_ADC_SetGainCompensation+0x38>
 8000d0e:	2200      	movs	r2, #0
 8000d10:	431a      	orrs	r2, r3
 8000d12:	687b      	ldr	r3, [r7, #4]
 8000d14:	611a      	str	r2, [r3, #16]
}
 8000d16:	bf00      	nop
 8000d18:	370c      	adds	r7, #12
 8000d1a:	46bd      	mov	sp, r7
 8000d1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d20:	4770      	bx	lr

08000d22 <LL_ADC_REG_SetSequencerRanks>:
  *         (8) On STM32G4, fast channel allows: 2.5 (sampling) + 12.5 (conversion) = 15 ADC clock cycles (fADC) to convert in 12-bit resolution.
  *             Other channels are slow channels  allows: 6.5 (sampling) + 12.5 (conversion) = 19 ADC clock cycles (fADC) to convert in 12-bit resolution.\n
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 8000d22:	b480      	push	{r7}
 8000d24:	b087      	sub	sp, #28
 8000d26:	af00      	add	r7, sp, #0
 8000d28:	60f8      	str	r0, [r7, #12]
 8000d2a:	60b9      	str	r1, [r7, #8]
 8000d2c:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));
 8000d2e:	68fb      	ldr	r3, [r7, #12]
 8000d30:	3330      	adds	r3, #48	; 0x30
 8000d32:	461a      	mov	r2, r3
 8000d34:	68bb      	ldr	r3, [r7, #8]
 8000d36:	0a1b      	lsrs	r3, r3, #8
 8000d38:	009b      	lsls	r3, r3, #2
 8000d3a:	f003 030c 	and.w	r3, r3, #12
 8000d3e:	4413      	add	r3, r2
 8000d40:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8000d42:	697b      	ldr	r3, [r7, #20]
 8000d44:	681a      	ldr	r2, [r3, #0]
 8000d46:	68bb      	ldr	r3, [r7, #8]
 8000d48:	f003 031f 	and.w	r3, r3, #31
 8000d4c:	211f      	movs	r1, #31
 8000d4e:	fa01 f303 	lsl.w	r3, r1, r3
 8000d52:	43db      	mvns	r3, r3
 8000d54:	401a      	ands	r2, r3
 8000d56:	687b      	ldr	r3, [r7, #4]
 8000d58:	0e9b      	lsrs	r3, r3, #26
 8000d5a:	f003 011f 	and.w	r1, r3, #31
 8000d5e:	68bb      	ldr	r3, [r7, #8]
 8000d60:	f003 031f 	and.w	r3, r3, #31
 8000d64:	fa01 f303 	lsl.w	r3, r1, r3
 8000d68:	431a      	orrs	r2, r3
 8000d6a:	697b      	ldr	r3, [r7, #20]
 8000d6c:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS) << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 8000d6e:	bf00      	nop
 8000d70:	371c      	adds	r7, #28
 8000d72:	46bd      	mov	sp, r7
 8000d74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d78:	4770      	bx	lr

08000d7a <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 8000d7a:	b480      	push	{r7}
 8000d7c:	b087      	sub	sp, #28
 8000d7e:	af00      	add	r7, sp, #0
 8000d80:	60f8      	str	r0, [r7, #12]
 8000d82:	60b9      	str	r1, [r7, #8]
 8000d84:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 8000d86:	68fb      	ldr	r3, [r7, #12]
 8000d88:	3314      	adds	r3, #20
 8000d8a:	461a      	mov	r2, r3
 8000d8c:	68bb      	ldr	r3, [r7, #8]
 8000d8e:	0e5b      	lsrs	r3, r3, #25
 8000d90:	009b      	lsls	r3, r3, #2
 8000d92:	f003 0304 	and.w	r3, r3, #4
 8000d96:	4413      	add	r3, r2
 8000d98:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8000d9a:	697b      	ldr	r3, [r7, #20]
 8000d9c:	681a      	ldr	r2, [r3, #0]
 8000d9e:	68bb      	ldr	r3, [r7, #8]
 8000da0:	0d1b      	lsrs	r3, r3, #20
 8000da2:	f003 031f 	and.w	r3, r3, #31
 8000da6:	2107      	movs	r1, #7
 8000da8:	fa01 f303 	lsl.w	r3, r1, r3
 8000dac:	43db      	mvns	r3, r3
 8000dae:	401a      	ands	r2, r3
 8000db0:	68bb      	ldr	r3, [r7, #8]
 8000db2:	0d1b      	lsrs	r3, r3, #20
 8000db4:	f003 031f 	and.w	r3, r3, #31
 8000db8:	6879      	ldr	r1, [r7, #4]
 8000dba:	fa01 f303 	lsl.w	r3, r1, r3
 8000dbe:	431a      	orrs	r2, r3
 8000dc0:	697b      	ldr	r3, [r7, #20]
 8000dc2:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 8000dc4:	bf00      	nop
 8000dc6:	371c      	adds	r7, #28
 8000dc8:	46bd      	mov	sp, r7
 8000dca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dce:	4770      	bx	lr

08000dd0 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 8000dd0:	b480      	push	{r7}
 8000dd2:	b085      	sub	sp, #20
 8000dd4:	af00      	add	r7, sp, #0
 8000dd6:	60f8      	str	r0, [r7, #12]
 8000dd8:	60b9      	str	r1, [r7, #8]
 8000dda:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 8000ddc:	68fb      	ldr	r3, [r7, #12]
 8000dde:	f8d3 20b0 	ldr.w	r2, [r3, #176]	; 0xb0
 8000de2:	68bb      	ldr	r3, [r7, #8]
 8000de4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8000de8:	43db      	mvns	r3, r3
 8000dea:	401a      	ands	r2, r3
 8000dec:	687b      	ldr	r3, [r7, #4]
 8000dee:	f003 0318 	and.w	r3, r3, #24
 8000df2:	4908      	ldr	r1, [pc, #32]	; (8000e14 <LL_ADC_SetChannelSingleDiff+0x44>)
 8000df4:	40d9      	lsrs	r1, r3
 8000df6:	68bb      	ldr	r3, [r7, #8]
 8000df8:	400b      	ands	r3, r1
 8000dfa:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8000dfe:	431a      	orrs	r2, r3
 8000e00:	68fb      	ldr	r3, [r7, #12]
 8000e02:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK) & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 8000e06:	bf00      	nop
 8000e08:	3714      	adds	r7, #20
 8000e0a:	46bd      	mov	sp, r7
 8000e0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e10:	4770      	bx	lr
 8000e12:	bf00      	nop
 8000e14:	0007ffff 	.word	0x0007ffff

08000e18 <LL_ADC_SetOverSamplingScope>:
  *         @arg @ref LL_ADC_OVS_GRP_INJECTED
  *         @arg @ref LL_ADC_OVS_GRP_INJ_REG_RESUMED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOverSamplingScope(ADC_TypeDef *ADCx, uint32_t OvsScope)
{
 8000e18:	b480      	push	{r7}
 8000e1a:	b083      	sub	sp, #12
 8000e1c:	af00      	add	r7, sp, #0
 8000e1e:	6078      	str	r0, [r7, #4]
 8000e20:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->CFGR2, ADC_CFGR2_ROVSE | ADC_CFGR2_JOVSE | ADC_CFGR2_ROVSM, OvsScope);
 8000e22:	687b      	ldr	r3, [r7, #4]
 8000e24:	691b      	ldr	r3, [r3, #16]
 8000e26:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8000e2a:	f023 0303 	bic.w	r3, r3, #3
 8000e2e:	683a      	ldr	r2, [r7, #0]
 8000e30:	431a      	orrs	r2, r3
 8000e32:	687b      	ldr	r3, [r7, #4]
 8000e34:	611a      	str	r2, [r3, #16]
}
 8000e36:	bf00      	nop
 8000e38:	370c      	adds	r7, #12
 8000e3a:	46bd      	mov	sp, r7
 8000e3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e40:	4770      	bx	lr

08000e42 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 8000e42:	b480      	push	{r7}
 8000e44:	b083      	sub	sp, #12
 8000e46:	af00      	add	r7, sp, #0
 8000e48:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8000e4a:	687b      	ldr	r3, [r7, #4]
 8000e4c:	689b      	ldr	r3, [r3, #8]
 8000e4e:	f023 4320 	bic.w	r3, r3, #2684354560	; 0xa0000000
 8000e52:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8000e56:	687a      	ldr	r2, [r7, #4]
 8000e58:	6093      	str	r3, [r2, #8]
}
 8000e5a:	bf00      	nop
 8000e5c:	370c      	adds	r7, #12
 8000e5e:	46bd      	mov	sp, r7
 8000e60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e64:	4770      	bx	lr

08000e66 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(ADC_TypeDef *ADCx)
{
 8000e66:	b480      	push	{r7}
 8000e68:	b083      	sub	sp, #12
 8000e6a:	af00      	add	r7, sp, #0
 8000e6c:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 8000e6e:	687b      	ldr	r3, [r7, #4]
 8000e70:	689b      	ldr	r3, [r3, #8]
 8000e72:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8000e76:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8000e7a:	d101      	bne.n	8000e80 <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 8000e7c:	2301      	movs	r3, #1
 8000e7e:	e000      	b.n	8000e82 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 8000e80:	2300      	movs	r3, #0
}
 8000e82:	4618      	mov	r0, r3
 8000e84:	370c      	adds	r7, #12
 8000e86:	46bd      	mov	sp, r7
 8000e88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e8c:	4770      	bx	lr

08000e8e <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8000e8e:	b480      	push	{r7}
 8000e90:	b083      	sub	sp, #12
 8000e92:	af00      	add	r7, sp, #0
 8000e94:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8000e96:	687b      	ldr	r3, [r7, #4]
 8000e98:	689b      	ldr	r3, [r3, #8]
 8000e9a:	f023 4310 	bic.w	r3, r3, #2415919104	; 0x90000000
 8000e9e:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8000ea2:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 8000ea6:	687b      	ldr	r3, [r7, #4]
 8000ea8:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8000eaa:	bf00      	nop
 8000eac:	370c      	adds	r7, #12
 8000eae:	46bd      	mov	sp, r7
 8000eb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000eb4:	4770      	bx	lr

08000eb6 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(ADC_TypeDef *ADCx)
{
 8000eb6:	b480      	push	{r7}
 8000eb8:	b083      	sub	sp, #12
 8000eba:	af00      	add	r7, sp, #0
 8000ebc:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8000ebe:	687b      	ldr	r3, [r7, #4]
 8000ec0:	689b      	ldr	r3, [r3, #8]
 8000ec2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000ec6:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8000eca:	d101      	bne.n	8000ed0 <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 8000ecc:	2301      	movs	r3, #1
 8000ece:	e000      	b.n	8000ed2 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 8000ed0:	2300      	movs	r3, #0
}
 8000ed2:	4618      	mov	r0, r3
 8000ed4:	370c      	adds	r7, #12
 8000ed6:	46bd      	mov	sp, r7
 8000ed8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000edc:	4770      	bx	lr

08000ede <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 8000ede:	b480      	push	{r7}
 8000ee0:	b083      	sub	sp, #12
 8000ee2:	af00      	add	r7, sp, #0
 8000ee4:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8000ee6:	687b      	ldr	r3, [r7, #4]
 8000ee8:	689b      	ldr	r3, [r3, #8]
 8000eea:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8000eee:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8000ef2:	f043 0201 	orr.w	r2, r3, #1
 8000ef6:	687b      	ldr	r3, [r7, #4]
 8000ef8:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 8000efa:	bf00      	nop
 8000efc:	370c      	adds	r7, #12
 8000efe:	46bd      	mov	sp, r7
 8000f00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f04:	4770      	bx	lr

08000f06 <LL_ADC_Disable>:
  * @rmtoll CR       ADDIS          LL_ADC_Disable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Disable(ADC_TypeDef *ADCx)
{
 8000f06:	b480      	push	{r7}
 8000f08:	b083      	sub	sp, #12
 8000f0a:	af00      	add	r7, sp, #0
 8000f0c:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8000f0e:	687b      	ldr	r3, [r7, #4]
 8000f10:	689b      	ldr	r3, [r3, #8]
 8000f12:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8000f16:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8000f1a:	f043 0202 	orr.w	r2, r3, #2
 8000f1e:	687b      	ldr	r3, [r7, #4]
 8000f20:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADDIS);
}
 8000f22:	bf00      	nop
 8000f24:	370c      	adds	r7, #12
 8000f26:	46bd      	mov	sp, r7
 8000f28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f2c:	4770      	bx	lr

08000f2e <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(ADC_TypeDef *ADCx)
{
 8000f2e:	b480      	push	{r7}
 8000f30:	b083      	sub	sp, #12
 8000f32:	af00      	add	r7, sp, #0
 8000f34:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8000f36:	687b      	ldr	r3, [r7, #4]
 8000f38:	689b      	ldr	r3, [r3, #8]
 8000f3a:	f003 0301 	and.w	r3, r3, #1
 8000f3e:	2b01      	cmp	r3, #1
 8000f40:	d101      	bne.n	8000f46 <LL_ADC_IsEnabled+0x18>
 8000f42:	2301      	movs	r3, #1
 8000f44:	e000      	b.n	8000f48 <LL_ADC_IsEnabled+0x1a>
 8000f46:	2300      	movs	r3, #0
}
 8000f48:	4618      	mov	r0, r3
 8000f4a:	370c      	adds	r7, #12
 8000f4c:	46bd      	mov	sp, r7
 8000f4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f52:	4770      	bx	lr

08000f54 <LL_ADC_StartCalibration>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_StartCalibration(ADC_TypeDef *ADCx, uint32_t SingleDiff)
{
 8000f54:	b480      	push	{r7}
 8000f56:	b083      	sub	sp, #12
 8000f58:	af00      	add	r7, sp, #0
 8000f5a:	6078      	str	r0, [r7, #4]
 8000f5c:	6039      	str	r1, [r7, #0]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8000f5e:	687b      	ldr	r3, [r7, #4]
 8000f60:	689b      	ldr	r3, [r3, #8]
 8000f62:	f023 4340 	bic.w	r3, r3, #3221225472	; 0xc0000000
 8000f66:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8000f6a:	683a      	ldr	r2, [r7, #0]
 8000f6c:	f002 4280 	and.w	r2, r2, #1073741824	; 0x40000000
 8000f70:	4313      	orrs	r3, r2
 8000f72:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 8000f76:	687b      	ldr	r3, [r7, #4]
 8000f78:	609a      	str	r2, [r3, #8]
             ADC_CR_ADCALDIF | ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADCAL | (SingleDiff & ADC_SINGLEDIFF_CALIB_START_MASK));
}
 8000f7a:	bf00      	nop
 8000f7c:	370c      	adds	r7, #12
 8000f7e:	46bd      	mov	sp, r7
 8000f80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f84:	4770      	bx	lr

08000f86 <LL_ADC_IsCalibrationOnGoing>:
  * @rmtoll CR       ADCAL          LL_ADC_IsCalibrationOnGoing
  * @param  ADCx ADC instance
  * @retval 0: calibration complete, 1: calibration in progress.
  */
__STATIC_INLINE uint32_t LL_ADC_IsCalibrationOnGoing(ADC_TypeDef *ADCx)
{
 8000f86:	b480      	push	{r7}
 8000f88:	b083      	sub	sp, #12
 8000f8a:	af00      	add	r7, sp, #0
 8000f8c:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADCAL) == (ADC_CR_ADCAL)) ? 1UL : 0UL);
 8000f8e:	687b      	ldr	r3, [r7, #4]
 8000f90:	689b      	ldr	r3, [r3, #8]
 8000f92:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8000f96:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8000f9a:	d101      	bne.n	8000fa0 <LL_ADC_IsCalibrationOnGoing+0x1a>
 8000f9c:	2301      	movs	r3, #1
 8000f9e:	e000      	b.n	8000fa2 <LL_ADC_IsCalibrationOnGoing+0x1c>
 8000fa0:	2300      	movs	r3, #0
}
 8000fa2:	4618      	mov	r0, r3
 8000fa4:	370c      	adds	r7, #12
 8000fa6:	46bd      	mov	sp, r7
 8000fa8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fac:	4770      	bx	lr

08000fae <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 8000fae:	b480      	push	{r7}
 8000fb0:	b083      	sub	sp, #12
 8000fb2:	af00      	add	r7, sp, #0
 8000fb4:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8000fb6:	687b      	ldr	r3, [r7, #4]
 8000fb8:	689b      	ldr	r3, [r3, #8]
 8000fba:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8000fbe:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8000fc2:	f043 0204 	orr.w	r2, r3, #4
 8000fc6:	687b      	ldr	r3, [r7, #4]
 8000fc8:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 8000fca:	bf00      	nop
 8000fcc:	370c      	adds	r7, #12
 8000fce:	46bd      	mov	sp, r7
 8000fd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fd4:	4770      	bx	lr

08000fd6 <LL_ADC_REG_ReadConversionData12>:
  * @rmtoll DR       RDATA          LL_ADC_REG_ReadConversionData12
  * @param  ADCx ADC instance
  * @retval Value between Min_Data=0x000 and Max_Data=0xFFF
  */
__STATIC_INLINE uint16_t LL_ADC_REG_ReadConversionData12(ADC_TypeDef *ADCx)
{
 8000fd6:	b480      	push	{r7}
 8000fd8:	b083      	sub	sp, #12
 8000fda:	af00      	add	r7, sp, #0
 8000fdc:	6078      	str	r0, [r7, #4]
  return (uint16_t)(READ_BIT(ADCx->DR, ADC_DR_RDATA));
 8000fde:	687b      	ldr	r3, [r7, #4]
 8000fe0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000fe2:	b29b      	uxth	r3, r3
}
 8000fe4:	4618      	mov	r0, r3
 8000fe6:	370c      	adds	r7, #12
 8000fe8:	46bd      	mov	sp, r7
 8000fea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fee:	4770      	bx	lr

08000ff0 <LL_ADC_IsActiveFlag_EOC>:
  * @rmtoll ISR      EOC            LL_ADC_IsActiveFlag_EOC
  * @param  ADCx ADC instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_ADC_IsActiveFlag_EOC(ADC_TypeDef *ADCx)
{
 8000ff0:	b480      	push	{r7}
 8000ff2:	b083      	sub	sp, #12
 8000ff4:	af00      	add	r7, sp, #0
 8000ff6:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->ISR, ADC_ISR_EOC) == (ADC_ISR_EOC)) ? 1UL : 0UL);
 8000ff8:	687b      	ldr	r3, [r7, #4]
 8000ffa:	681b      	ldr	r3, [r3, #0]
 8000ffc:	f003 0304 	and.w	r3, r3, #4
 8001000:	2b04      	cmp	r3, #4
 8001002:	d101      	bne.n	8001008 <LL_ADC_IsActiveFlag_EOC+0x18>
 8001004:	2301      	movs	r3, #1
 8001006:	e000      	b.n	800100a <LL_ADC_IsActiveFlag_EOC+0x1a>
 8001008:	2300      	movs	r3, #0
}
 800100a:	4618      	mov	r0, r3
 800100c:	370c      	adds	r7, #12
 800100e:	46bd      	mov	sp, r7
 8001010:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001014:	4770      	bx	lr

08001016 <LL_ADC_ClearFlag_EOC>:
  * @rmtoll ISR      EOC            LL_ADC_ClearFlag_EOC
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_ClearFlag_EOC(ADC_TypeDef *ADCx)
{
 8001016:	b480      	push	{r7}
 8001018:	b083      	sub	sp, #12
 800101a:	af00      	add	r7, sp, #0
 800101c:	6078      	str	r0, [r7, #4]
  WRITE_REG(ADCx->ISR, LL_ADC_FLAG_EOC);
 800101e:	687b      	ldr	r3, [r7, #4]
 8001020:	2204      	movs	r2, #4
 8001022:	601a      	str	r2, [r3, #0]
}
 8001024:	bf00      	nop
 8001026:	370c      	adds	r7, #12
 8001028:	46bd      	mov	sp, r7
 800102a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800102e:	4770      	bx	lr

08001030 <LL_ADC_ClearFlag_EOS>:
  * @rmtoll ISR      EOS            LL_ADC_ClearFlag_EOS
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_ClearFlag_EOS(ADC_TypeDef *ADCx)
{
 8001030:	b480      	push	{r7}
 8001032:	b083      	sub	sp, #12
 8001034:	af00      	add	r7, sp, #0
 8001036:	6078      	str	r0, [r7, #4]
  WRITE_REG(ADCx->ISR, LL_ADC_FLAG_EOS);
 8001038:	687b      	ldr	r3, [r7, #4]
 800103a:	2208      	movs	r2, #8
 800103c:	601a      	str	r2, [r3, #0]
}
 800103e:	bf00      	nop
 8001040:	370c      	adds	r7, #12
 8001042:	46bd      	mov	sp, r7
 8001044:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001048:	4770      	bx	lr
	...

0800104c <LL_AHB2_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
  */
__STATIC_INLINE void LL_AHB2_GRP1_EnableClock(uint32_t Periphs)
{
 800104c:	b480      	push	{r7}
 800104e:	b085      	sub	sp, #20
 8001050:	af00      	add	r7, sp, #0
 8001052:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->AHB2ENR, Periphs);
 8001054:	4b08      	ldr	r3, [pc, #32]	; (8001078 <LL_AHB2_GRP1_EnableClock+0x2c>)
 8001056:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8001058:	4907      	ldr	r1, [pc, #28]	; (8001078 <LL_AHB2_GRP1_EnableClock+0x2c>)
 800105a:	687b      	ldr	r3, [r7, #4]
 800105c:	4313      	orrs	r3, r2
 800105e:	64cb      	str	r3, [r1, #76]	; 0x4c
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 8001060:	4b05      	ldr	r3, [pc, #20]	; (8001078 <LL_AHB2_GRP1_EnableClock+0x2c>)
 8001062:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8001064:	687b      	ldr	r3, [r7, #4]
 8001066:	4013      	ands	r3, r2
 8001068:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 800106a:	68fb      	ldr	r3, [r7, #12]
}
 800106c:	bf00      	nop
 800106e:	3714      	adds	r7, #20
 8001070:	46bd      	mov	sp, r7
 8001072:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001076:	4770      	bx	lr
 8001078:	40021000 	.word	0x40021000

0800107c <MX_ADC1_Init>:

/* USER CODE END 0 */

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 800107c:	b580      	push	{r7, lr}
 800107e:	b094      	sub	sp, #80	; 0x50
 8001080:	af00      	add	r7, sp, #0
  LL_ADC_InitTypeDef ADC_InitStruct = {0};
 8001082:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8001086:	2200      	movs	r2, #0
 8001088:	601a      	str	r2, [r3, #0]
 800108a:	605a      	str	r2, [r3, #4]
 800108c:	609a      	str	r2, [r3, #8]
  LL_ADC_REG_InitTypeDef ADC_REG_InitStruct = {0};
 800108e:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001092:	2200      	movs	r2, #0
 8001094:	601a      	str	r2, [r3, #0]
 8001096:	605a      	str	r2, [r3, #4]
 8001098:	609a      	str	r2, [r3, #8]
 800109a:	60da      	str	r2, [r3, #12]
 800109c:	611a      	str	r2, [r3, #16]
 800109e:	615a      	str	r2, [r3, #20]
  LL_ADC_CommonInitTypeDef ADC_CommonInitStruct = {0};
 80010a0:	f107 0318 	add.w	r3, r7, #24
 80010a4:	2200      	movs	r2, #0
 80010a6:	601a      	str	r2, [r3, #0]
 80010a8:	605a      	str	r2, [r3, #4]
 80010aa:	609a      	str	r2, [r3, #8]
 80010ac:	60da      	str	r2, [r3, #12]

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 80010ae:	463b      	mov	r3, r7
 80010b0:	2200      	movs	r2, #0
 80010b2:	601a      	str	r2, [r3, #0]
 80010b4:	605a      	str	r2, [r3, #4]
 80010b6:	609a      	str	r2, [r3, #8]
 80010b8:	60da      	str	r2, [r3, #12]
 80010ba:	611a      	str	r2, [r3, #16]
 80010bc:	615a      	str	r2, [r3, #20]

  /* Peripheral clock enable */
  LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_ADC12);
 80010be:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 80010c2:	f7ff ffc3 	bl	800104c <LL_AHB2_GRP1_EnableClock>

  LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOA);
 80010c6:	2001      	movs	r0, #1
 80010c8:	f7ff ffc0 	bl	800104c <LL_AHB2_GRP1_EnableClock>
  /**ADC1 GPIO Configuration
  PA0   ------> ADC1_IN1
  PA1   ------> ADC1_IN2
  PA2   ------> ADC1_IN3
  */
  GPIO_InitStruct.Pin = LL_GPIO_PIN_0;
 80010cc:	2301      	movs	r3, #1
 80010ce:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ANALOG;
 80010d0:	2303      	movs	r3, #3
 80010d2:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 80010d4:	2300      	movs	r3, #0
 80010d6:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80010d8:	463b      	mov	r3, r7
 80010da:	4619      	mov	r1, r3
 80010dc:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80010e0:	f00b fbbb 	bl	800c85a <LL_GPIO_Init>

  GPIO_InitStruct.Pin = LL_GPIO_PIN_1;
 80010e4:	2302      	movs	r3, #2
 80010e6:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ANALOG;
 80010e8:	2303      	movs	r3, #3
 80010ea:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 80010ec:	2300      	movs	r3, #0
 80010ee:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80010f0:	463b      	mov	r3, r7
 80010f2:	4619      	mov	r1, r3
 80010f4:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80010f8:	f00b fbaf 	bl	800c85a <LL_GPIO_Init>

  GPIO_InitStruct.Pin = LL_GPIO_PIN_2;
 80010fc:	2304      	movs	r3, #4
 80010fe:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ANALOG;
 8001100:	2303      	movs	r3, #3
 8001102:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8001104:	2300      	movs	r3, #0
 8001106:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001108:	463b      	mov	r3, r7
 800110a:	4619      	mov	r1, r3
 800110c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001110:	f00b fba3 	bl	800c85a <LL_GPIO_Init>

  /** Common config
  */
  ADC_InitStruct.Resolution = LL_ADC_RESOLUTION_12B;
 8001114:	2300      	movs	r3, #0
 8001116:	643b      	str	r3, [r7, #64]	; 0x40
  ADC_InitStruct.DataAlignment = LL_ADC_DATA_ALIGN_RIGHT;
 8001118:	2300      	movs	r3, #0
 800111a:	647b      	str	r3, [r7, #68]	; 0x44
  ADC_InitStruct.LowPowerMode = LL_ADC_LP_MODE_NONE;
 800111c:	2300      	movs	r3, #0
 800111e:	64bb      	str	r3, [r7, #72]	; 0x48
  LL_ADC_Init(ADC1, &ADC_InitStruct);
 8001120:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8001124:	4619      	mov	r1, r3
 8001126:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 800112a:	f00b f9db 	bl	800c4e4 <LL_ADC_Init>
  ADC_REG_InitStruct.TriggerSource = LL_ADC_REG_TRIG_SOFTWARE;
 800112e:	2300      	movs	r3, #0
 8001130:	62bb      	str	r3, [r7, #40]	; 0x28
  ADC_REG_InitStruct.SequencerLength = LL_ADC_REG_SEQ_SCAN_ENABLE_6RANKS;
 8001132:	2305      	movs	r3, #5
 8001134:	62fb      	str	r3, [r7, #44]	; 0x2c
  ADC_REG_InitStruct.SequencerDiscont = LL_ADC_REG_SEQ_DISCONT_1RANK;
 8001136:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800113a:	633b      	str	r3, [r7, #48]	; 0x30
  ADC_REG_InitStruct.ContinuousMode = LL_ADC_REG_CONV_SINGLE;
 800113c:	2300      	movs	r3, #0
 800113e:	637b      	str	r3, [r7, #52]	; 0x34
  ADC_REG_InitStruct.DMATransfer = LL_ADC_REG_DMA_TRANSFER_NONE;
 8001140:	2300      	movs	r3, #0
 8001142:	63bb      	str	r3, [r7, #56]	; 0x38
  ADC_REG_InitStruct.Overrun = LL_ADC_REG_OVR_DATA_PRESERVED;
 8001144:	2300      	movs	r3, #0
 8001146:	63fb      	str	r3, [r7, #60]	; 0x3c
  LL_ADC_REG_Init(ADC1, &ADC_REG_InitStruct);
 8001148:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800114c:	4619      	mov	r1, r3
 800114e:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 8001152:	f00b f9ed 	bl	800c530 <LL_ADC_REG_Init>
  LL_ADC_SetGainCompensation(ADC1, 0);
 8001156:	2100      	movs	r1, #0
 8001158:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 800115c:	f7ff fdbc 	bl	8000cd8 <LL_ADC_SetGainCompensation>
  LL_ADC_SetOverSamplingScope(ADC1, LL_ADC_OVS_DISABLE);
 8001160:	2100      	movs	r1, #0
 8001162:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 8001166:	f7ff fe57 	bl	8000e18 <LL_ADC_SetOverSamplingScope>
  ADC_CommonInitStruct.CommonClock = LL_ADC_CLOCK_ASYNC_DIV8;
 800116a:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 800116e:	61bb      	str	r3, [r7, #24]
  ADC_CommonInitStruct.Multimode = LL_ADC_MULTI_INDEPENDENT;
 8001170:	2300      	movs	r3, #0
 8001172:	61fb      	str	r3, [r7, #28]
  LL_ADC_CommonInit(__LL_ADC_COMMON_INSTANCE(ADC1), &ADC_CommonInitStruct);
 8001174:	f107 0318 	add.w	r3, r7, #24
 8001178:	4619      	mov	r1, r3
 800117a:	484a      	ldr	r0, [pc, #296]	; (80012a4 <MX_ADC1_Init+0x228>)
 800117c:	f00b f94e 	bl	800c41c <LL_ADC_CommonInit>

  /* Disable ADC deep power down (enabled by default after reset state) */
  LL_ADC_DisableDeepPowerDown(ADC1);
 8001180:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 8001184:	f7ff fe5d 	bl	8000e42 <LL_ADC_DisableDeepPowerDown>
  /* Enable ADC internal voltage regulator */
  LL_ADC_EnableInternalRegulator(ADC1);
 8001188:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 800118c:	f7ff fe7f 	bl	8000e8e <LL_ADC_EnableInternalRegulator>
  /* Note: Variable divided by 2 to compensate partially */
  /* CPU processing cycles (depends on compilation optimization). */
  /* Note: If system core clock frequency is below 200kHz, wait time */
  /* is only a few CPU processing cycles. */
  uint32_t wait_loop_index;
  wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US * (SystemCoreClock / (100000 * 2))) / 10);
 8001190:	4b45      	ldr	r3, [pc, #276]	; (80012a8 <MX_ADC1_Init+0x22c>)
 8001192:	681b      	ldr	r3, [r3, #0]
 8001194:	099b      	lsrs	r3, r3, #6
 8001196:	4a45      	ldr	r2, [pc, #276]	; (80012ac <MX_ADC1_Init+0x230>)
 8001198:	fba2 2303 	umull	r2, r3, r2, r3
 800119c:	099a      	lsrs	r2, r3, #6
 800119e:	4613      	mov	r3, r2
 80011a0:	009b      	lsls	r3, r3, #2
 80011a2:	4413      	add	r3, r2
 80011a4:	005b      	lsls	r3, r3, #1
 80011a6:	461a      	mov	r2, r3
 80011a8:	4b41      	ldr	r3, [pc, #260]	; (80012b0 <MX_ADC1_Init+0x234>)
 80011aa:	fba3 2302 	umull	r2, r3, r3, r2
 80011ae:	08db      	lsrs	r3, r3, #3
 80011b0:	64fb      	str	r3, [r7, #76]	; 0x4c
  while(wait_loop_index != 0)
 80011b2:	e002      	b.n	80011ba <MX_ADC1_Init+0x13e>
  {
    wait_loop_index--;
 80011b4:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80011b6:	3b01      	subs	r3, #1
 80011b8:	64fb      	str	r3, [r7, #76]	; 0x4c
  while(wait_loop_index != 0)
 80011ba:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80011bc:	2b00      	cmp	r3, #0
 80011be:	d1f9      	bne.n	80011b4 <MX_ADC1_Init+0x138>
  }
  /** Configure Regular Channel
  */
  LL_ADC_REG_SetSequencerRanks(ADC1, LL_ADC_REG_RANK_1, LL_ADC_CHANNEL_2);
 80011c0:	4a3c      	ldr	r2, [pc, #240]	; (80012b4 <MX_ADC1_Init+0x238>)
 80011c2:	2106      	movs	r1, #6
 80011c4:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 80011c8:	f7ff fdab 	bl	8000d22 <LL_ADC_REG_SetSequencerRanks>
  LL_ADC_SetChannelSamplingTime(ADC1, LL_ADC_CHANNEL_2, LL_ADC_SAMPLINGTIME_12CYCLES_5);
 80011cc:	2202      	movs	r2, #2
 80011ce:	4939      	ldr	r1, [pc, #228]	; (80012b4 <MX_ADC1_Init+0x238>)
 80011d0:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 80011d4:	f7ff fdd1 	bl	8000d7a <LL_ADC_SetChannelSamplingTime>
  LL_ADC_SetChannelSingleDiff(ADC1, LL_ADC_CHANNEL_2, LL_ADC_SINGLE_ENDED);
 80011d8:	227f      	movs	r2, #127	; 0x7f
 80011da:	4936      	ldr	r1, [pc, #216]	; (80012b4 <MX_ADC1_Init+0x238>)
 80011dc:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 80011e0:	f7ff fdf6 	bl	8000dd0 <LL_ADC_SetChannelSingleDiff>
  /** Configure Regular Channel
  */
  LL_ADC_REG_SetSequencerRanks(ADC1, LL_ADC_REG_RANK_2, LL_ADC_CHANNEL_2);
 80011e4:	4a33      	ldr	r2, [pc, #204]	; (80012b4 <MX_ADC1_Init+0x238>)
 80011e6:	210c      	movs	r1, #12
 80011e8:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 80011ec:	f7ff fd99 	bl	8000d22 <LL_ADC_REG_SetSequencerRanks>
  LL_ADC_SetChannelSamplingTime(ADC1, LL_ADC_CHANNEL_2, LL_ADC_SAMPLINGTIME_12CYCLES_5);
 80011f0:	2202      	movs	r2, #2
 80011f2:	4930      	ldr	r1, [pc, #192]	; (80012b4 <MX_ADC1_Init+0x238>)
 80011f4:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 80011f8:	f7ff fdbf 	bl	8000d7a <LL_ADC_SetChannelSamplingTime>
  LL_ADC_SetChannelSingleDiff(ADC1, LL_ADC_CHANNEL_2, LL_ADC_SINGLE_ENDED);
 80011fc:	227f      	movs	r2, #127	; 0x7f
 80011fe:	492d      	ldr	r1, [pc, #180]	; (80012b4 <MX_ADC1_Init+0x238>)
 8001200:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 8001204:	f7ff fde4 	bl	8000dd0 <LL_ADC_SetChannelSingleDiff>
  /** Configure Regular Channel
  */
  LL_ADC_REG_SetSequencerRanks(ADC1, LL_ADC_REG_RANK_3, LL_ADC_CHANNEL_3);
 8001208:	4a2b      	ldr	r2, [pc, #172]	; (80012b8 <MX_ADC1_Init+0x23c>)
 800120a:	2112      	movs	r1, #18
 800120c:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 8001210:	f7ff fd87 	bl	8000d22 <LL_ADC_REG_SetSequencerRanks>
  LL_ADC_SetChannelSamplingTime(ADC1, LL_ADC_CHANNEL_3, LL_ADC_SAMPLINGTIME_12CYCLES_5);
 8001214:	2202      	movs	r2, #2
 8001216:	4928      	ldr	r1, [pc, #160]	; (80012b8 <MX_ADC1_Init+0x23c>)
 8001218:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 800121c:	f7ff fdad 	bl	8000d7a <LL_ADC_SetChannelSamplingTime>
  LL_ADC_SetChannelSingleDiff(ADC1, LL_ADC_CHANNEL_3, LL_ADC_SINGLE_ENDED);
 8001220:	227f      	movs	r2, #127	; 0x7f
 8001222:	4925      	ldr	r1, [pc, #148]	; (80012b8 <MX_ADC1_Init+0x23c>)
 8001224:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 8001228:	f7ff fdd2 	bl	8000dd0 <LL_ADC_SetChannelSingleDiff>
  /** Configure Regular Channel
  */
  LL_ADC_REG_SetSequencerRanks(ADC1, LL_ADC_REG_RANK_4, LL_ADC_CHANNEL_3);
 800122c:	4a22      	ldr	r2, [pc, #136]	; (80012b8 <MX_ADC1_Init+0x23c>)
 800122e:	2118      	movs	r1, #24
 8001230:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 8001234:	f7ff fd75 	bl	8000d22 <LL_ADC_REG_SetSequencerRanks>
  LL_ADC_SetChannelSamplingTime(ADC1, LL_ADC_CHANNEL_3, LL_ADC_SAMPLINGTIME_12CYCLES_5);
 8001238:	2202      	movs	r2, #2
 800123a:	491f      	ldr	r1, [pc, #124]	; (80012b8 <MX_ADC1_Init+0x23c>)
 800123c:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 8001240:	f7ff fd9b 	bl	8000d7a <LL_ADC_SetChannelSamplingTime>
  LL_ADC_SetChannelSingleDiff(ADC1, LL_ADC_CHANNEL_3, LL_ADC_SINGLE_ENDED);
 8001244:	227f      	movs	r2, #127	; 0x7f
 8001246:	491c      	ldr	r1, [pc, #112]	; (80012b8 <MX_ADC1_Init+0x23c>)
 8001248:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 800124c:	f7ff fdc0 	bl	8000dd0 <LL_ADC_SetChannelSingleDiff>
  /** Configure Regular Channel
  */
  LL_ADC_REG_SetSequencerRanks(ADC1, LL_ADC_REG_RANK_5, LL_ADC_CHANNEL_1);
 8001250:	4a1a      	ldr	r2, [pc, #104]	; (80012bc <MX_ADC1_Init+0x240>)
 8001252:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001256:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 800125a:	f7ff fd62 	bl	8000d22 <LL_ADC_REG_SetSequencerRanks>
  LL_ADC_SetChannelSamplingTime(ADC1, LL_ADC_CHANNEL_1, LL_ADC_SAMPLINGTIME_12CYCLES_5);
 800125e:	2202      	movs	r2, #2
 8001260:	4916      	ldr	r1, [pc, #88]	; (80012bc <MX_ADC1_Init+0x240>)
 8001262:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 8001266:	f7ff fd88 	bl	8000d7a <LL_ADC_SetChannelSamplingTime>
  LL_ADC_SetChannelSingleDiff(ADC1, LL_ADC_CHANNEL_1, LL_ADC_SINGLE_ENDED);
 800126a:	227f      	movs	r2, #127	; 0x7f
 800126c:	4913      	ldr	r1, [pc, #76]	; (80012bc <MX_ADC1_Init+0x240>)
 800126e:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 8001272:	f7ff fdad 	bl	8000dd0 <LL_ADC_SetChannelSingleDiff>
  /** Configure Regular Channel
  */
  LL_ADC_REG_SetSequencerRanks(ADC1, LL_ADC_REG_RANK_6, LL_ADC_CHANNEL_1);
 8001276:	4a11      	ldr	r2, [pc, #68]	; (80012bc <MX_ADC1_Init+0x240>)
 8001278:	f44f 7183 	mov.w	r1, #262	; 0x106
 800127c:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 8001280:	f7ff fd4f 	bl	8000d22 <LL_ADC_REG_SetSequencerRanks>
  LL_ADC_SetChannelSamplingTime(ADC1, LL_ADC_CHANNEL_1, LL_ADC_SAMPLINGTIME_12CYCLES_5);
 8001284:	2202      	movs	r2, #2
 8001286:	490d      	ldr	r1, [pc, #52]	; (80012bc <MX_ADC1_Init+0x240>)
 8001288:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 800128c:	f7ff fd75 	bl	8000d7a <LL_ADC_SetChannelSamplingTime>
  LL_ADC_SetChannelSingleDiff(ADC1, LL_ADC_CHANNEL_1, LL_ADC_SINGLE_ENDED);
 8001290:	227f      	movs	r2, #127	; 0x7f
 8001292:	490a      	ldr	r1, [pc, #40]	; (80012bc <MX_ADC1_Init+0x240>)
 8001294:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 8001298:	f7ff fd9a 	bl	8000dd0 <LL_ADC_SetChannelSingleDiff>

}
 800129c:	bf00      	nop
 800129e:	3750      	adds	r7, #80	; 0x50
 80012a0:	46bd      	mov	sp, r7
 80012a2:	bd80      	pop	{r7, pc}
 80012a4:	50000300 	.word	0x50000300
 80012a8:	20000004 	.word	0x20000004
 80012ac:	053e2d63 	.word	0x053e2d63
 80012b0:	cccccccd 	.word	0xcccccccd
 80012b4:	08600004 	.word	0x08600004
 80012b8:	0c900008 	.word	0x0c900008
 80012bc:	04300002 	.word	0x04300002

080012c0 <MX_ADC3_Init>:
/* ADC3 init function */
void MX_ADC3_Init(void)
{
 80012c0:	b580      	push	{r7, lr}
 80012c2:	b094      	sub	sp, #80	; 0x50
 80012c4:	af00      	add	r7, sp, #0
  LL_ADC_InitTypeDef ADC_InitStruct = {0};
 80012c6:	f107 0340 	add.w	r3, r7, #64	; 0x40
 80012ca:	2200      	movs	r2, #0
 80012cc:	601a      	str	r2, [r3, #0]
 80012ce:	605a      	str	r2, [r3, #4]
 80012d0:	609a      	str	r2, [r3, #8]
  LL_ADC_REG_InitTypeDef ADC_REG_InitStruct = {0};
 80012d2:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80012d6:	2200      	movs	r2, #0
 80012d8:	601a      	str	r2, [r3, #0]
 80012da:	605a      	str	r2, [r3, #4]
 80012dc:	609a      	str	r2, [r3, #8]
 80012de:	60da      	str	r2, [r3, #12]
 80012e0:	611a      	str	r2, [r3, #16]
 80012e2:	615a      	str	r2, [r3, #20]
  LL_ADC_CommonInitTypeDef ADC_CommonInitStruct = {0};
 80012e4:	f107 0318 	add.w	r3, r7, #24
 80012e8:	2200      	movs	r2, #0
 80012ea:	601a      	str	r2, [r3, #0]
 80012ec:	605a      	str	r2, [r3, #4]
 80012ee:	609a      	str	r2, [r3, #8]
 80012f0:	60da      	str	r2, [r3, #12]

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 80012f2:	463b      	mov	r3, r7
 80012f4:	2200      	movs	r2, #0
 80012f6:	601a      	str	r2, [r3, #0]
 80012f8:	605a      	str	r2, [r3, #4]
 80012fa:	609a      	str	r2, [r3, #8]
 80012fc:	60da      	str	r2, [r3, #12]
 80012fe:	611a      	str	r2, [r3, #16]
 8001300:	615a      	str	r2, [r3, #20]

  /* Peripheral clock enable */
  LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_ADC345);
 8001302:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 8001306:	f7ff fea1 	bl	800104c <LL_AHB2_GRP1_EnableClock>

  LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOB);
 800130a:	2002      	movs	r0, #2
 800130c:	f7ff fe9e 	bl	800104c <LL_AHB2_GRP1_EnableClock>
  /**ADC3 GPIO Configuration
  PB1   ------> ADC3_IN1
  */
  GPIO_InitStruct.Pin = LL_GPIO_PIN_1;
 8001310:	2302      	movs	r3, #2
 8001312:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ANALOG;
 8001314:	2303      	movs	r3, #3
 8001316:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8001318:	2300      	movs	r3, #0
 800131a:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800131c:	463b      	mov	r3, r7
 800131e:	4619      	mov	r1, r3
 8001320:	483a      	ldr	r0, [pc, #232]	; (800140c <MX_ADC3_Init+0x14c>)
 8001322:	f00b fa9a 	bl	800c85a <LL_GPIO_Init>

  /** Common config
  */
  ADC_InitStruct.Resolution = LL_ADC_RESOLUTION_12B;
 8001326:	2300      	movs	r3, #0
 8001328:	643b      	str	r3, [r7, #64]	; 0x40
  ADC_InitStruct.DataAlignment = LL_ADC_DATA_ALIGN_RIGHT;
 800132a:	2300      	movs	r3, #0
 800132c:	647b      	str	r3, [r7, #68]	; 0x44
  ADC_InitStruct.LowPowerMode = LL_ADC_LP_MODE_NONE;
 800132e:	2300      	movs	r3, #0
 8001330:	64bb      	str	r3, [r7, #72]	; 0x48
  LL_ADC_Init(ADC3, &ADC_InitStruct);
 8001332:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8001336:	4619      	mov	r1, r3
 8001338:	4835      	ldr	r0, [pc, #212]	; (8001410 <MX_ADC3_Init+0x150>)
 800133a:	f00b f8d3 	bl	800c4e4 <LL_ADC_Init>
  ADC_REG_InitStruct.TriggerSource = LL_ADC_REG_TRIG_SOFTWARE;
 800133e:	2300      	movs	r3, #0
 8001340:	62bb      	str	r3, [r7, #40]	; 0x28
  ADC_REG_InitStruct.SequencerLength = LL_ADC_REG_SEQ_SCAN_ENABLE_2RANKS;
 8001342:	2301      	movs	r3, #1
 8001344:	62fb      	str	r3, [r7, #44]	; 0x2c
  ADC_REG_InitStruct.SequencerDiscont = LL_ADC_REG_SEQ_DISCONT_1RANK;
 8001346:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800134a:	633b      	str	r3, [r7, #48]	; 0x30
  ADC_REG_InitStruct.ContinuousMode = LL_ADC_REG_CONV_SINGLE;
 800134c:	2300      	movs	r3, #0
 800134e:	637b      	str	r3, [r7, #52]	; 0x34
  ADC_REG_InitStruct.DMATransfer = LL_ADC_REG_DMA_TRANSFER_NONE;
 8001350:	2300      	movs	r3, #0
 8001352:	63bb      	str	r3, [r7, #56]	; 0x38
  ADC_REG_InitStruct.Overrun = LL_ADC_REG_OVR_DATA_PRESERVED;
 8001354:	2300      	movs	r3, #0
 8001356:	63fb      	str	r3, [r7, #60]	; 0x3c
  LL_ADC_REG_Init(ADC3, &ADC_REG_InitStruct);
 8001358:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800135c:	4619      	mov	r1, r3
 800135e:	482c      	ldr	r0, [pc, #176]	; (8001410 <MX_ADC3_Init+0x150>)
 8001360:	f00b f8e6 	bl	800c530 <LL_ADC_REG_Init>
  LL_ADC_SetGainCompensation(ADC3, 0);
 8001364:	2100      	movs	r1, #0
 8001366:	482a      	ldr	r0, [pc, #168]	; (8001410 <MX_ADC3_Init+0x150>)
 8001368:	f7ff fcb6 	bl	8000cd8 <LL_ADC_SetGainCompensation>
  LL_ADC_SetOverSamplingScope(ADC3, LL_ADC_OVS_DISABLE);
 800136c:	2100      	movs	r1, #0
 800136e:	4828      	ldr	r0, [pc, #160]	; (8001410 <MX_ADC3_Init+0x150>)
 8001370:	f7ff fd52 	bl	8000e18 <LL_ADC_SetOverSamplingScope>
  ADC_CommonInitStruct.CommonClock = LL_ADC_CLOCK_ASYNC_DIV8;
 8001374:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8001378:	61bb      	str	r3, [r7, #24]
  ADC_CommonInitStruct.Multimode = LL_ADC_MULTI_INDEPENDENT;
 800137a:	2300      	movs	r3, #0
 800137c:	61fb      	str	r3, [r7, #28]
  LL_ADC_CommonInit(__LL_ADC_COMMON_INSTANCE(ADC3), &ADC_CommonInitStruct);
 800137e:	f107 0318 	add.w	r3, r7, #24
 8001382:	4619      	mov	r1, r3
 8001384:	4823      	ldr	r0, [pc, #140]	; (8001414 <MX_ADC3_Init+0x154>)
 8001386:	f00b f849 	bl	800c41c <LL_ADC_CommonInit>

  /* Disable ADC deep power down (enabled by default after reset state) */
  LL_ADC_DisableDeepPowerDown(ADC3);
 800138a:	4821      	ldr	r0, [pc, #132]	; (8001410 <MX_ADC3_Init+0x150>)
 800138c:	f7ff fd59 	bl	8000e42 <LL_ADC_DisableDeepPowerDown>
  /* Enable ADC internal voltage regulator */
  LL_ADC_EnableInternalRegulator(ADC3);
 8001390:	481f      	ldr	r0, [pc, #124]	; (8001410 <MX_ADC3_Init+0x150>)
 8001392:	f7ff fd7c 	bl	8000e8e <LL_ADC_EnableInternalRegulator>
  /* Note: Variable divided by 2 to compensate partially */
  /* CPU processing cycles (depends on compilation optimization). */
  /* Note: If system core clock frequency is below 200kHz, wait time */
  /* is only a few CPU processing cycles. */
  uint32_t wait_loop_index;
  wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US * (SystemCoreClock / (100000 * 2))) / 10);
 8001396:	4b20      	ldr	r3, [pc, #128]	; (8001418 <MX_ADC3_Init+0x158>)
 8001398:	681b      	ldr	r3, [r3, #0]
 800139a:	099b      	lsrs	r3, r3, #6
 800139c:	4a1f      	ldr	r2, [pc, #124]	; (800141c <MX_ADC3_Init+0x15c>)
 800139e:	fba2 2303 	umull	r2, r3, r2, r3
 80013a2:	099a      	lsrs	r2, r3, #6
 80013a4:	4613      	mov	r3, r2
 80013a6:	009b      	lsls	r3, r3, #2
 80013a8:	4413      	add	r3, r2
 80013aa:	005b      	lsls	r3, r3, #1
 80013ac:	461a      	mov	r2, r3
 80013ae:	4b1c      	ldr	r3, [pc, #112]	; (8001420 <MX_ADC3_Init+0x160>)
 80013b0:	fba3 2302 	umull	r2, r3, r3, r2
 80013b4:	08db      	lsrs	r3, r3, #3
 80013b6:	64fb      	str	r3, [r7, #76]	; 0x4c
  while(wait_loop_index != 0)
 80013b8:	e002      	b.n	80013c0 <MX_ADC3_Init+0x100>
  {
    wait_loop_index--;
 80013ba:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80013bc:	3b01      	subs	r3, #1
 80013be:	64fb      	str	r3, [r7, #76]	; 0x4c
  while(wait_loop_index != 0)
 80013c0:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80013c2:	2b00      	cmp	r3, #0
 80013c4:	d1f9      	bne.n	80013ba <MX_ADC3_Init+0xfa>
  }
  /** Configure Regular Channel
  */
  LL_ADC_REG_SetSequencerRanks(ADC3, LL_ADC_REG_RANK_1, LL_ADC_CHANNEL_1);
 80013c6:	4a17      	ldr	r2, [pc, #92]	; (8001424 <MX_ADC3_Init+0x164>)
 80013c8:	2106      	movs	r1, #6
 80013ca:	4811      	ldr	r0, [pc, #68]	; (8001410 <MX_ADC3_Init+0x150>)
 80013cc:	f7ff fca9 	bl	8000d22 <LL_ADC_REG_SetSequencerRanks>
  LL_ADC_SetChannelSamplingTime(ADC3, LL_ADC_CHANNEL_1, LL_ADC_SAMPLINGTIME_12CYCLES_5);
 80013d0:	2202      	movs	r2, #2
 80013d2:	4914      	ldr	r1, [pc, #80]	; (8001424 <MX_ADC3_Init+0x164>)
 80013d4:	480e      	ldr	r0, [pc, #56]	; (8001410 <MX_ADC3_Init+0x150>)
 80013d6:	f7ff fcd0 	bl	8000d7a <LL_ADC_SetChannelSamplingTime>
  LL_ADC_SetChannelSingleDiff(ADC3, LL_ADC_CHANNEL_1, LL_ADC_SINGLE_ENDED);
 80013da:	227f      	movs	r2, #127	; 0x7f
 80013dc:	4911      	ldr	r1, [pc, #68]	; (8001424 <MX_ADC3_Init+0x164>)
 80013de:	480c      	ldr	r0, [pc, #48]	; (8001410 <MX_ADC3_Init+0x150>)
 80013e0:	f7ff fcf6 	bl	8000dd0 <LL_ADC_SetChannelSingleDiff>
  /** Configure Regular Channel
  */
  LL_ADC_REG_SetSequencerRanks(ADC3, LL_ADC_REG_RANK_2, LL_ADC_CHANNEL_1);
 80013e4:	4a0f      	ldr	r2, [pc, #60]	; (8001424 <MX_ADC3_Init+0x164>)
 80013e6:	210c      	movs	r1, #12
 80013e8:	4809      	ldr	r0, [pc, #36]	; (8001410 <MX_ADC3_Init+0x150>)
 80013ea:	f7ff fc9a 	bl	8000d22 <LL_ADC_REG_SetSequencerRanks>
  LL_ADC_SetChannelSamplingTime(ADC3, LL_ADC_CHANNEL_1, LL_ADC_SAMPLINGTIME_12CYCLES_5);
 80013ee:	2202      	movs	r2, #2
 80013f0:	490c      	ldr	r1, [pc, #48]	; (8001424 <MX_ADC3_Init+0x164>)
 80013f2:	4807      	ldr	r0, [pc, #28]	; (8001410 <MX_ADC3_Init+0x150>)
 80013f4:	f7ff fcc1 	bl	8000d7a <LL_ADC_SetChannelSamplingTime>
  LL_ADC_SetChannelSingleDiff(ADC3, LL_ADC_CHANNEL_1, LL_ADC_SINGLE_ENDED);
 80013f8:	227f      	movs	r2, #127	; 0x7f
 80013fa:	490a      	ldr	r1, [pc, #40]	; (8001424 <MX_ADC3_Init+0x164>)
 80013fc:	4804      	ldr	r0, [pc, #16]	; (8001410 <MX_ADC3_Init+0x150>)
 80013fe:	f7ff fce7 	bl	8000dd0 <LL_ADC_SetChannelSingleDiff>

}
 8001402:	bf00      	nop
 8001404:	3750      	adds	r7, #80	; 0x50
 8001406:	46bd      	mov	sp, r7
 8001408:	bd80      	pop	{r7, pc}
 800140a:	bf00      	nop
 800140c:	48000400 	.word	0x48000400
 8001410:	50000400 	.word	0x50000400
 8001414:	50000700 	.word	0x50000700
 8001418:	20000004 	.word	0x20000004
 800141c:	053e2d63 	.word	0x053e2d63
 8001420:	cccccccd 	.word	0xcccccccd
 8001424:	04300002 	.word	0x04300002

08001428 <MX_ADC4_Init>:
/* ADC4 init function */
void MX_ADC4_Init(void)
{
 8001428:	b580      	push	{r7, lr}
 800142a:	b090      	sub	sp, #64	; 0x40
 800142c:	af00      	add	r7, sp, #0
  LL_ADC_InitTypeDef ADC_InitStruct = {0};
 800142e:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8001432:	2200      	movs	r2, #0
 8001434:	601a      	str	r2, [r3, #0]
 8001436:	605a      	str	r2, [r3, #4]
 8001438:	609a      	str	r2, [r3, #8]
  LL_ADC_REG_InitTypeDef ADC_REG_InitStruct = {0};
 800143a:	f107 0318 	add.w	r3, r7, #24
 800143e:	2200      	movs	r2, #0
 8001440:	601a      	str	r2, [r3, #0]
 8001442:	605a      	str	r2, [r3, #4]
 8001444:	609a      	str	r2, [r3, #8]
 8001446:	60da      	str	r2, [r3, #12]
 8001448:	611a      	str	r2, [r3, #16]
 800144a:	615a      	str	r2, [r3, #20]

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 800144c:	463b      	mov	r3, r7
 800144e:	2200      	movs	r2, #0
 8001450:	601a      	str	r2, [r3, #0]
 8001452:	605a      	str	r2, [r3, #4]
 8001454:	609a      	str	r2, [r3, #8]
 8001456:	60da      	str	r2, [r3, #12]
 8001458:	611a      	str	r2, [r3, #16]
 800145a:	615a      	str	r2, [r3, #20]

  /* Peripheral clock enable */
  LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_ADC345);
 800145c:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 8001460:	f7ff fdf4 	bl	800104c <LL_AHB2_GRP1_EnableClock>

  LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOB);
 8001464:	2002      	movs	r0, #2
 8001466:	f7ff fdf1 	bl	800104c <LL_AHB2_GRP1_EnableClock>
  /**ADC4 GPIO Configuration
  PB12   ------> ADC4_IN3
  */
  GPIO_InitStruct.Pin = LL_GPIO_PIN_12;
 800146a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800146e:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ANALOG;
 8001470:	2303      	movs	r3, #3
 8001472:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8001474:	2300      	movs	r3, #0
 8001476:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001478:	463b      	mov	r3, r7
 800147a:	4619      	mov	r1, r3
 800147c:	482c      	ldr	r0, [pc, #176]	; (8001530 <MX_ADC4_Init+0x108>)
 800147e:	f00b f9ec 	bl	800c85a <LL_GPIO_Init>

  /** Common config
  */
  ADC_InitStruct.Resolution = LL_ADC_RESOLUTION_12B;
 8001482:	2300      	movs	r3, #0
 8001484:	633b      	str	r3, [r7, #48]	; 0x30
  ADC_InitStruct.DataAlignment = LL_ADC_DATA_ALIGN_RIGHT;
 8001486:	2300      	movs	r3, #0
 8001488:	637b      	str	r3, [r7, #52]	; 0x34
  ADC_InitStruct.LowPowerMode = LL_ADC_LP_MODE_NONE;
 800148a:	2300      	movs	r3, #0
 800148c:	63bb      	str	r3, [r7, #56]	; 0x38
  LL_ADC_Init(ADC4, &ADC_InitStruct);
 800148e:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8001492:	4619      	mov	r1, r3
 8001494:	4827      	ldr	r0, [pc, #156]	; (8001534 <MX_ADC4_Init+0x10c>)
 8001496:	f00b f825 	bl	800c4e4 <LL_ADC_Init>
  ADC_REG_InitStruct.TriggerSource = LL_ADC_REG_TRIG_SOFTWARE;
 800149a:	2300      	movs	r3, #0
 800149c:	61bb      	str	r3, [r7, #24]
  ADC_REG_InitStruct.SequencerLength = LL_ADC_REG_SEQ_SCAN_DISABLE;
 800149e:	2300      	movs	r3, #0
 80014a0:	61fb      	str	r3, [r7, #28]
  ADC_REG_InitStruct.SequencerDiscont = LL_ADC_REG_SEQ_DISCONT_DISABLE;
 80014a2:	2300      	movs	r3, #0
 80014a4:	623b      	str	r3, [r7, #32]
  ADC_REG_InitStruct.ContinuousMode = LL_ADC_REG_CONV_SINGLE;
 80014a6:	2300      	movs	r3, #0
 80014a8:	627b      	str	r3, [r7, #36]	; 0x24
  ADC_REG_InitStruct.DMATransfer = LL_ADC_REG_DMA_TRANSFER_NONE;
 80014aa:	2300      	movs	r3, #0
 80014ac:	62bb      	str	r3, [r7, #40]	; 0x28
  ADC_REG_InitStruct.Overrun = LL_ADC_REG_OVR_DATA_PRESERVED;
 80014ae:	2300      	movs	r3, #0
 80014b0:	62fb      	str	r3, [r7, #44]	; 0x2c
  LL_ADC_REG_Init(ADC4, &ADC_REG_InitStruct);
 80014b2:	f107 0318 	add.w	r3, r7, #24
 80014b6:	4619      	mov	r1, r3
 80014b8:	481e      	ldr	r0, [pc, #120]	; (8001534 <MX_ADC4_Init+0x10c>)
 80014ba:	f00b f839 	bl	800c530 <LL_ADC_REG_Init>
  LL_ADC_SetGainCompensation(ADC4, 0);
 80014be:	2100      	movs	r1, #0
 80014c0:	481c      	ldr	r0, [pc, #112]	; (8001534 <MX_ADC4_Init+0x10c>)
 80014c2:	f7ff fc09 	bl	8000cd8 <LL_ADC_SetGainCompensation>
  LL_ADC_SetOverSamplingScope(ADC4, LL_ADC_OVS_DISABLE);
 80014c6:	2100      	movs	r1, #0
 80014c8:	481a      	ldr	r0, [pc, #104]	; (8001534 <MX_ADC4_Init+0x10c>)
 80014ca:	f7ff fca5 	bl	8000e18 <LL_ADC_SetOverSamplingScope>

  /* Disable ADC deep power down (enabled by default after reset state) */
  LL_ADC_DisableDeepPowerDown(ADC4);
 80014ce:	4819      	ldr	r0, [pc, #100]	; (8001534 <MX_ADC4_Init+0x10c>)
 80014d0:	f7ff fcb7 	bl	8000e42 <LL_ADC_DisableDeepPowerDown>
  /* Enable ADC internal voltage regulator */
  LL_ADC_EnableInternalRegulator(ADC4);
 80014d4:	4817      	ldr	r0, [pc, #92]	; (8001534 <MX_ADC4_Init+0x10c>)
 80014d6:	f7ff fcda 	bl	8000e8e <LL_ADC_EnableInternalRegulator>
  /* Note: Variable divided by 2 to compensate partially */
  /* CPU processing cycles (depends on compilation optimization). */
  /* Note: If system core clock frequency is below 200kHz, wait time */
  /* is only a few CPU processing cycles. */
  uint32_t wait_loop_index;
  wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US * (SystemCoreClock / (100000 * 2))) / 10);
 80014da:	4b17      	ldr	r3, [pc, #92]	; (8001538 <MX_ADC4_Init+0x110>)
 80014dc:	681b      	ldr	r3, [r3, #0]
 80014de:	099b      	lsrs	r3, r3, #6
 80014e0:	4a16      	ldr	r2, [pc, #88]	; (800153c <MX_ADC4_Init+0x114>)
 80014e2:	fba2 2303 	umull	r2, r3, r2, r3
 80014e6:	099a      	lsrs	r2, r3, #6
 80014e8:	4613      	mov	r3, r2
 80014ea:	009b      	lsls	r3, r3, #2
 80014ec:	4413      	add	r3, r2
 80014ee:	005b      	lsls	r3, r3, #1
 80014f0:	461a      	mov	r2, r3
 80014f2:	4b13      	ldr	r3, [pc, #76]	; (8001540 <MX_ADC4_Init+0x118>)
 80014f4:	fba3 2302 	umull	r2, r3, r3, r2
 80014f8:	08db      	lsrs	r3, r3, #3
 80014fa:	63fb      	str	r3, [r7, #60]	; 0x3c
  while(wait_loop_index != 0)
 80014fc:	e002      	b.n	8001504 <MX_ADC4_Init+0xdc>
  {
    wait_loop_index--;
 80014fe:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8001500:	3b01      	subs	r3, #1
 8001502:	63fb      	str	r3, [r7, #60]	; 0x3c
  while(wait_loop_index != 0)
 8001504:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8001506:	2b00      	cmp	r3, #0
 8001508:	d1f9      	bne.n	80014fe <MX_ADC4_Init+0xd6>
  }
  /** Configure Regular Channel
  */
  LL_ADC_REG_SetSequencerRanks(ADC4, LL_ADC_REG_RANK_1, LL_ADC_CHANNEL_3);
 800150a:	4a0e      	ldr	r2, [pc, #56]	; (8001544 <MX_ADC4_Init+0x11c>)
 800150c:	2106      	movs	r1, #6
 800150e:	4809      	ldr	r0, [pc, #36]	; (8001534 <MX_ADC4_Init+0x10c>)
 8001510:	f7ff fc07 	bl	8000d22 <LL_ADC_REG_SetSequencerRanks>
  LL_ADC_SetChannelSamplingTime(ADC4, LL_ADC_CHANNEL_3, LL_ADC_SAMPLINGTIME_24CYCLES_5);
 8001514:	2203      	movs	r2, #3
 8001516:	490b      	ldr	r1, [pc, #44]	; (8001544 <MX_ADC4_Init+0x11c>)
 8001518:	4806      	ldr	r0, [pc, #24]	; (8001534 <MX_ADC4_Init+0x10c>)
 800151a:	f7ff fc2e 	bl	8000d7a <LL_ADC_SetChannelSamplingTime>
  LL_ADC_SetChannelSingleDiff(ADC4, LL_ADC_CHANNEL_3, LL_ADC_SINGLE_ENDED);
 800151e:	227f      	movs	r2, #127	; 0x7f
 8001520:	4908      	ldr	r1, [pc, #32]	; (8001544 <MX_ADC4_Init+0x11c>)
 8001522:	4804      	ldr	r0, [pc, #16]	; (8001534 <MX_ADC4_Init+0x10c>)
 8001524:	f7ff fc54 	bl	8000dd0 <LL_ADC_SetChannelSingleDiff>

}
 8001528:	bf00      	nop
 800152a:	3740      	adds	r7, #64	; 0x40
 800152c:	46bd      	mov	sp, r7
 800152e:	bd80      	pop	{r7, pc}
 8001530:	48000400 	.word	0x48000400
 8001534:	50000500 	.word	0x50000500
 8001538:	20000004 	.word	0x20000004
 800153c:	053e2d63 	.word	0x053e2d63
 8001540:	cccccccd 	.word	0xcccccccd
 8001544:	0c900008 	.word	0x0c900008

08001548 <ADC1_Calibration>:
#define ADC_CONVERT_DATA_BUFFR_SIZE	((uint32_t)3)

uint16_t adcConvertData[ADC_CONVERT_DATA_BUFFR_SIZE];

void ADC1_Calibration(void)
{
 8001548:	b580      	push	{r7, lr}
 800154a:	af00      	add	r7, sp, #0
	if(LL_ADC_IsDeepPowerDownEnabled(ADC1) != 0) return;
 800154c:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 8001550:	f7ff fc89 	bl	8000e66 <LL_ADC_IsDeepPowerDownEnabled>
 8001554:	4603      	mov	r3, r0
 8001556:	2b00      	cmp	r3, #0
 8001558:	d11f      	bne.n	800159a <ADC1_Calibration+0x52>
	if(LL_ADC_IsInternalRegulatorEnabled(ADC1) != 1) return;
 800155a:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 800155e:	f7ff fcaa 	bl	8000eb6 <LL_ADC_IsInternalRegulatorEnabled>
 8001562:	4603      	mov	r3, r0
 8001564:	2b01      	cmp	r3, #1
 8001566:	d11a      	bne.n	800159e <ADC1_Calibration+0x56>
	if(LL_ADC_IsEnabled(ADC1) != 0){
 8001568:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 800156c:	f7ff fcdf 	bl	8000f2e <LL_ADC_IsEnabled>
 8001570:	4603      	mov	r3, r0
 8001572:	2b00      	cmp	r3, #0
 8001574:	d003      	beq.n	800157e <ADC1_Calibration+0x36>
		LL_ADC_Disable(ADC1);
 8001576:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 800157a:	f7ff fcc4 	bl	8000f06 <LL_ADC_Disable>
	}
	LL_ADC_StartCalibration(ADC1,LL_ADC_SINGLE_ENDED);
 800157e:	217f      	movs	r1, #127	; 0x7f
 8001580:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 8001584:	f7ff fce6 	bl	8000f54 <LL_ADC_StartCalibration>
	while(LL_ADC_IsCalibrationOnGoing(ADC1)==1);
 8001588:	bf00      	nop
 800158a:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 800158e:	f7ff fcfa 	bl	8000f86 <LL_ADC_IsCalibrationOnGoing>
 8001592:	4603      	mov	r3, r0
 8001594:	2b01      	cmp	r3, #1
 8001596:	d0f8      	beq.n	800158a <ADC1_Calibration+0x42>
 8001598:	e002      	b.n	80015a0 <ADC1_Calibration+0x58>
	if(LL_ADC_IsDeepPowerDownEnabled(ADC1) != 0) return;
 800159a:	bf00      	nop
 800159c:	e000      	b.n	80015a0 <ADC1_Calibration+0x58>
	if(LL_ADC_IsInternalRegulatorEnabled(ADC1) != 1) return;
 800159e:	bf00      	nop
}
 80015a0:	bd80      	pop	{r7, pc}
	...

080015a4 <ADC2_Calibration>:

void ADC2_Calibration(void)
{
 80015a4:	b580      	push	{r7, lr}
 80015a6:	af00      	add	r7, sp, #0
	if(LL_ADC_IsDeepPowerDownEnabled(ADC2) != 0) return;
 80015a8:	4812      	ldr	r0, [pc, #72]	; (80015f4 <ADC2_Calibration+0x50>)
 80015aa:	f7ff fc5c 	bl	8000e66 <LL_ADC_IsDeepPowerDownEnabled>
 80015ae:	4603      	mov	r3, r0
 80015b0:	2b00      	cmp	r3, #0
 80015b2:	d11a      	bne.n	80015ea <ADC2_Calibration+0x46>
	if(LL_ADC_IsInternalRegulatorEnabled(ADC2) != 1) return;
 80015b4:	480f      	ldr	r0, [pc, #60]	; (80015f4 <ADC2_Calibration+0x50>)
 80015b6:	f7ff fc7e 	bl	8000eb6 <LL_ADC_IsInternalRegulatorEnabled>
 80015ba:	4603      	mov	r3, r0
 80015bc:	2b01      	cmp	r3, #1
 80015be:	d116      	bne.n	80015ee <ADC2_Calibration+0x4a>
	if(LL_ADC_IsEnabled(ADC2) != 0){
 80015c0:	480c      	ldr	r0, [pc, #48]	; (80015f4 <ADC2_Calibration+0x50>)
 80015c2:	f7ff fcb4 	bl	8000f2e <LL_ADC_IsEnabled>
 80015c6:	4603      	mov	r3, r0
 80015c8:	2b00      	cmp	r3, #0
 80015ca:	d002      	beq.n	80015d2 <ADC2_Calibration+0x2e>
		LL_ADC_Disable(ADC2);
 80015cc:	4809      	ldr	r0, [pc, #36]	; (80015f4 <ADC2_Calibration+0x50>)
 80015ce:	f7ff fc9a 	bl	8000f06 <LL_ADC_Disable>
	}
	LL_ADC_StartCalibration(ADC2,LL_ADC_SINGLE_ENDED);
 80015d2:	217f      	movs	r1, #127	; 0x7f
 80015d4:	4807      	ldr	r0, [pc, #28]	; (80015f4 <ADC2_Calibration+0x50>)
 80015d6:	f7ff fcbd 	bl	8000f54 <LL_ADC_StartCalibration>
	while(LL_ADC_IsCalibrationOnGoing(ADC2)==1);
 80015da:	bf00      	nop
 80015dc:	4805      	ldr	r0, [pc, #20]	; (80015f4 <ADC2_Calibration+0x50>)
 80015de:	f7ff fcd2 	bl	8000f86 <LL_ADC_IsCalibrationOnGoing>
 80015e2:	4603      	mov	r3, r0
 80015e4:	2b01      	cmp	r3, #1
 80015e6:	d0f9      	beq.n	80015dc <ADC2_Calibration+0x38>
 80015e8:	e002      	b.n	80015f0 <ADC2_Calibration+0x4c>
	if(LL_ADC_IsDeepPowerDownEnabled(ADC2) != 0) return;
 80015ea:	bf00      	nop
 80015ec:	e000      	b.n	80015f0 <ADC2_Calibration+0x4c>
	if(LL_ADC_IsInternalRegulatorEnabled(ADC2) != 1) return;
 80015ee:	bf00      	nop
}
 80015f0:	bd80      	pop	{r7, pc}
 80015f2:	bf00      	nop
 80015f4:	50000100 	.word	0x50000100

080015f8 <ADC3_Calibration>:

void ADC3_Calibration(void)
{
 80015f8:	b580      	push	{r7, lr}
 80015fa:	af00      	add	r7, sp, #0
	if(LL_ADC_IsDeepPowerDownEnabled(ADC3) != 0) return;
 80015fc:	4812      	ldr	r0, [pc, #72]	; (8001648 <ADC3_Calibration+0x50>)
 80015fe:	f7ff fc32 	bl	8000e66 <LL_ADC_IsDeepPowerDownEnabled>
 8001602:	4603      	mov	r3, r0
 8001604:	2b00      	cmp	r3, #0
 8001606:	d11a      	bne.n	800163e <ADC3_Calibration+0x46>
	if(LL_ADC_IsInternalRegulatorEnabled(ADC3) != 1) return;
 8001608:	480f      	ldr	r0, [pc, #60]	; (8001648 <ADC3_Calibration+0x50>)
 800160a:	f7ff fc54 	bl	8000eb6 <LL_ADC_IsInternalRegulatorEnabled>
 800160e:	4603      	mov	r3, r0
 8001610:	2b01      	cmp	r3, #1
 8001612:	d116      	bne.n	8001642 <ADC3_Calibration+0x4a>
	if(LL_ADC_IsEnabled(ADC3) != 0){
 8001614:	480c      	ldr	r0, [pc, #48]	; (8001648 <ADC3_Calibration+0x50>)
 8001616:	f7ff fc8a 	bl	8000f2e <LL_ADC_IsEnabled>
 800161a:	4603      	mov	r3, r0
 800161c:	2b00      	cmp	r3, #0
 800161e:	d002      	beq.n	8001626 <ADC3_Calibration+0x2e>
		LL_ADC_Disable(ADC3);
 8001620:	4809      	ldr	r0, [pc, #36]	; (8001648 <ADC3_Calibration+0x50>)
 8001622:	f7ff fc70 	bl	8000f06 <LL_ADC_Disable>
	}
	LL_ADC_StartCalibration(ADC3,LL_ADC_SINGLE_ENDED);
 8001626:	217f      	movs	r1, #127	; 0x7f
 8001628:	4807      	ldr	r0, [pc, #28]	; (8001648 <ADC3_Calibration+0x50>)
 800162a:	f7ff fc93 	bl	8000f54 <LL_ADC_StartCalibration>
	while(LL_ADC_IsCalibrationOnGoing(ADC3)==1);
 800162e:	bf00      	nop
 8001630:	4805      	ldr	r0, [pc, #20]	; (8001648 <ADC3_Calibration+0x50>)
 8001632:	f7ff fca8 	bl	8000f86 <LL_ADC_IsCalibrationOnGoing>
 8001636:	4603      	mov	r3, r0
 8001638:	2b01      	cmp	r3, #1
 800163a:	d0f9      	beq.n	8001630 <ADC3_Calibration+0x38>
 800163c:	e002      	b.n	8001644 <ADC3_Calibration+0x4c>
	if(LL_ADC_IsDeepPowerDownEnabled(ADC3) != 0) return;
 800163e:	bf00      	nop
 8001640:	e000      	b.n	8001644 <ADC3_Calibration+0x4c>
	if(LL_ADC_IsInternalRegulatorEnabled(ADC3) != 1) return;
 8001642:	bf00      	nop
}
 8001644:	bd80      	pop	{r7, pc}
 8001646:	bf00      	nop
 8001648:	50000400 	.word	0x50000400

0800164c <ADC4_Calibration>:

void ADC4_Calibration(void)
{
 800164c:	b580      	push	{r7, lr}
 800164e:	af00      	add	r7, sp, #0
	if(LL_ADC_IsDeepPowerDownEnabled(ADC4) != 0) return;
 8001650:	4812      	ldr	r0, [pc, #72]	; (800169c <ADC4_Calibration+0x50>)
 8001652:	f7ff fc08 	bl	8000e66 <LL_ADC_IsDeepPowerDownEnabled>
 8001656:	4603      	mov	r3, r0
 8001658:	2b00      	cmp	r3, #0
 800165a:	d11a      	bne.n	8001692 <ADC4_Calibration+0x46>
	if(LL_ADC_IsInternalRegulatorEnabled(ADC4) != 1) return;
 800165c:	480f      	ldr	r0, [pc, #60]	; (800169c <ADC4_Calibration+0x50>)
 800165e:	f7ff fc2a 	bl	8000eb6 <LL_ADC_IsInternalRegulatorEnabled>
 8001662:	4603      	mov	r3, r0
 8001664:	2b01      	cmp	r3, #1
 8001666:	d116      	bne.n	8001696 <ADC4_Calibration+0x4a>
	if(LL_ADC_IsEnabled(ADC4) != 0){
 8001668:	480c      	ldr	r0, [pc, #48]	; (800169c <ADC4_Calibration+0x50>)
 800166a:	f7ff fc60 	bl	8000f2e <LL_ADC_IsEnabled>
 800166e:	4603      	mov	r3, r0
 8001670:	2b00      	cmp	r3, #0
 8001672:	d002      	beq.n	800167a <ADC4_Calibration+0x2e>
		LL_ADC_Disable(ADC4);
 8001674:	4809      	ldr	r0, [pc, #36]	; (800169c <ADC4_Calibration+0x50>)
 8001676:	f7ff fc46 	bl	8000f06 <LL_ADC_Disable>
	}
	LL_ADC_StartCalibration(ADC4,LL_ADC_SINGLE_ENDED);
 800167a:	217f      	movs	r1, #127	; 0x7f
 800167c:	4807      	ldr	r0, [pc, #28]	; (800169c <ADC4_Calibration+0x50>)
 800167e:	f7ff fc69 	bl	8000f54 <LL_ADC_StartCalibration>
	while(LL_ADC_IsCalibrationOnGoing(ADC4)==1);
 8001682:	bf00      	nop
 8001684:	4805      	ldr	r0, [pc, #20]	; (800169c <ADC4_Calibration+0x50>)
 8001686:	f7ff fc7e 	bl	8000f86 <LL_ADC_IsCalibrationOnGoing>
 800168a:	4603      	mov	r3, r0
 800168c:	2b01      	cmp	r3, #1
 800168e:	d0f9      	beq.n	8001684 <ADC4_Calibration+0x38>
 8001690:	e002      	b.n	8001698 <ADC4_Calibration+0x4c>
	if(LL_ADC_IsDeepPowerDownEnabled(ADC4) != 0) return;
 8001692:	bf00      	nop
 8001694:	e000      	b.n	8001698 <ADC4_Calibration+0x4c>
	if(LL_ADC_IsInternalRegulatorEnabled(ADC4) != 1) return;
 8001696:	bf00      	nop
}
 8001698:	bd80      	pop	{r7, pc}
 800169a:	bf00      	nop
 800169c:	50000500 	.word	0x50000500

080016a0 <ADC4_Start>:

void ADC4_Start(void)
{
 80016a0:	b580      	push	{r7, lr}
 80016a2:	af00      	add	r7, sp, #0
  ADC4_Calibration();
 80016a4:	f7ff ffd2 	bl	800164c <ADC4_Calibration>
//	LL_DMA_EnableIT_TC(DMA1,LL_DMA_CHANNEL_7);
	LL_ADC_Enable(ADC4);
 80016a8:	4802      	ldr	r0, [pc, #8]	; (80016b4 <ADC4_Start+0x14>)
 80016aa:	f7ff fc18 	bl	8000ede <LL_ADC_Enable>

//	LL_DMA_SetDataLength(DMA1,LL_DMA_CHANNEL_7,ADC_CONVERT_DATA_BUFFR_SIZE);

//	LL_DMA_EnableChannel(DMA1,LL_DMA_CHANNEL_7);

}
 80016ae:	bf00      	nop
 80016b0:	bd80      	pop	{r7, pc}
 80016b2:	bf00      	nop
 80016b4:	50000500 	.word	0x50000500

080016b8 <ADC3_Start>:

void ADC3_Start(void){
 80016b8:	b580      	push	{r7, lr}
 80016ba:	af00      	add	r7, sp, #0
  ADC3_Calibration();
 80016bc:	f7ff ff9c 	bl	80015f8 <ADC3_Calibration>
	LL_ADC_Enable(ADC3);
 80016c0:	4802      	ldr	r0, [pc, #8]	; (80016cc <ADC3_Start+0x14>)
 80016c2:	f7ff fc0c 	bl	8000ede <LL_ADC_Enable>
}
 80016c6:	bf00      	nop
 80016c8:	bd80      	pop	{r7, pc}
 80016ca:	bf00      	nop
 80016cc:	50000400 	.word	0x50000400

080016d0 <ADC2_Start>:

void ADC2_Start(void){
 80016d0:	b580      	push	{r7, lr}
 80016d2:	af00      	add	r7, sp, #0
  ADC2_Calibration();
 80016d4:	f7ff ff66 	bl	80015a4 <ADC2_Calibration>
	LL_ADC_Enable(ADC2);
 80016d8:	4802      	ldr	r0, [pc, #8]	; (80016e4 <ADC2_Start+0x14>)
 80016da:	f7ff fc00 	bl	8000ede <LL_ADC_Enable>
}
 80016de:	bf00      	nop
 80016e0:	bd80      	pop	{r7, pc}
 80016e2:	bf00      	nop
 80016e4:	50000100 	.word	0x50000100

080016e8 <ADC1_Start>:

void ADC1_Start(void){
 80016e8:	b580      	push	{r7, lr}
 80016ea:	af00      	add	r7, sp, #0
  ADC1_Calibration();
 80016ec:	f7ff ff2c 	bl	8001548 <ADC1_Calibration>
	LL_ADC_Enable(ADC1);
 80016f0:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 80016f4:	f7ff fbf3 	bl	8000ede <LL_ADC_Enable>
}
 80016f8:	bf00      	nop
 80016fa:	bd80      	pop	{r7, pc}

080016fc <GetSensor_FL>:

uint16_t GetSensor_FL(void){
 80016fc:	b580      	push	{r7, lr}
 80016fe:	af00      	add	r7, sp, #0
	LL_ADC_REG_StartConversion(ADC3);
 8001700:	4809      	ldr	r0, [pc, #36]	; (8001728 <GetSensor_FL+0x2c>)
 8001702:	f7ff fc54 	bl	8000fae <LL_ADC_REG_StartConversion>
	while(LL_ADC_IsActiveFlag_EOC(ADC3)==0);
 8001706:	bf00      	nop
 8001708:	4807      	ldr	r0, [pc, #28]	; (8001728 <GetSensor_FL+0x2c>)
 800170a:	f7ff fc71 	bl	8000ff0 <LL_ADC_IsActiveFlag_EOC>
 800170e:	4603      	mov	r3, r0
 8001710:	2b00      	cmp	r3, #0
 8001712:	d0f9      	beq.n	8001708 <GetSensor_FL+0xc>
	LL_ADC_ClearFlag_EOC(ADC3);
 8001714:	4804      	ldr	r0, [pc, #16]	; (8001728 <GetSensor_FL+0x2c>)
 8001716:	f7ff fc7e 	bl	8001016 <LL_ADC_ClearFlag_EOC>
	return LL_ADC_REG_ReadConversionData12(ADC3);
 800171a:	4803      	ldr	r0, [pc, #12]	; (8001728 <GetSensor_FL+0x2c>)
 800171c:	f7ff fc5b 	bl	8000fd6 <LL_ADC_REG_ReadConversionData12>
 8001720:	4603      	mov	r3, r0
}
 8001722:	4618      	mov	r0, r3
 8001724:	bd80      	pop	{r7, pc}
 8001726:	bf00      	nop
 8001728:	50000400 	.word	0x50000400

0800172c <ADC3_clearEOS>:

void ADC3_clearEOS(void){
 800172c:	b580      	push	{r7, lr}
 800172e:	af00      	add	r7, sp, #0
	LL_ADC_ClearFlag_EOS(ADC3);
 8001730:	4802      	ldr	r0, [pc, #8]	; (800173c <ADC3_clearEOS+0x10>)
 8001732:	f7ff fc7d 	bl	8001030 <LL_ADC_ClearFlag_EOS>
}
 8001736:	bf00      	nop
 8001738:	bd80      	pop	{r7, pc}
 800173a:	bf00      	nop
 800173c:	50000400 	.word	0x50000400

08001740 <ADC2_clearEOS>:

void ADC2_clearEOS(void){
 8001740:	b580      	push	{r7, lr}
 8001742:	af00      	add	r7, sp, #0
	LL_ADC_ClearFlag_EOS(ADC2);
 8001744:	4802      	ldr	r0, [pc, #8]	; (8001750 <ADC2_clearEOS+0x10>)
 8001746:	f7ff fc73 	bl	8001030 <LL_ADC_ClearFlag_EOS>
}
 800174a:	bf00      	nop
 800174c:	bd80      	pop	{r7, pc}
 800174e:	bf00      	nop
 8001750:	50000100 	.word	0x50000100

08001754 <ADC1_clearEOS>:

void ADC1_clearEOS(void){
 8001754:	b580      	push	{r7, lr}
 8001756:	af00      	add	r7, sp, #0
	LL_ADC_ClearFlag_EOS(ADC1);
 8001758:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 800175c:	f7ff fc68 	bl	8001030 <LL_ADC_ClearFlag_EOS>
}
 8001760:	bf00      	nop
 8001762:	bd80      	pop	{r7, pc}

08001764 <GetSensor_SL>:


uint16_t GetSensor_SL(void){
 8001764:	b580      	push	{r7, lr}
 8001766:	af00      	add	r7, sp, #0
	LL_ADC_REG_StartConversion(ADC1);
 8001768:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 800176c:	f7ff fc1f 	bl	8000fae <LL_ADC_REG_StartConversion>
	while(LL_ADC_IsActiveFlag_EOC(ADC1)==0);
 8001770:	bf00      	nop
 8001772:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 8001776:	f7ff fc3b 	bl	8000ff0 <LL_ADC_IsActiveFlag_EOC>
 800177a:	4603      	mov	r3, r0
 800177c:	2b00      	cmp	r3, #0
 800177e:	d0f8      	beq.n	8001772 <GetSensor_SL+0xe>
	LL_ADC_ClearFlag_EOC(ADC1);
 8001780:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 8001784:	f7ff fc47 	bl	8001016 <LL_ADC_ClearFlag_EOC>
	return LL_ADC_REG_ReadConversionData12(ADC1);
 8001788:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 800178c:	f7ff fc23 	bl	8000fd6 <LL_ADC_REG_ReadConversionData12>
 8001790:	4603      	mov	r3, r0
}
 8001792:	4618      	mov	r0, r3
 8001794:	bd80      	pop	{r7, pc}

08001796 <GetSensor_SR>:

uint16_t GetSensor_SR(void){
 8001796:	b580      	push	{r7, lr}
 8001798:	af00      	add	r7, sp, #0
	LL_ADC_REG_StartConversion(ADC1);
 800179a:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 800179e:	f7ff fc06 	bl	8000fae <LL_ADC_REG_StartConversion>
	while(LL_ADC_IsActiveFlag_EOC(ADC1)==0);
 80017a2:	bf00      	nop
 80017a4:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 80017a8:	f7ff fc22 	bl	8000ff0 <LL_ADC_IsActiveFlag_EOC>
 80017ac:	4603      	mov	r3, r0
 80017ae:	2b00      	cmp	r3, #0
 80017b0:	d0f8      	beq.n	80017a4 <GetSensor_SR+0xe>
	LL_ADC_ClearFlag_EOC(ADC1);
 80017b2:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 80017b6:	f7ff fc2e 	bl	8001016 <LL_ADC_ClearFlag_EOC>
	return LL_ADC_REG_ReadConversionData12(ADC1);
 80017ba:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 80017be:	f7ff fc0a 	bl	8000fd6 <LL_ADC_REG_ReadConversionData12>
 80017c2:	4603      	mov	r3, r0
}
 80017c4:	4618      	mov	r0, r3
 80017c6:	bd80      	pop	{r7, pc}

080017c8 <GetSensor_FR>:

uint16_t GetSensor_FR(void){
 80017c8:	b580      	push	{r7, lr}
 80017ca:	af00      	add	r7, sp, #0
	LL_ADC_REG_StartConversion(ADC1);
 80017cc:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 80017d0:	f7ff fbed 	bl	8000fae <LL_ADC_REG_StartConversion>
	while(LL_ADC_IsActiveFlag_EOC(ADC1)==0);
 80017d4:	bf00      	nop
 80017d6:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 80017da:	f7ff fc09 	bl	8000ff0 <LL_ADC_IsActiveFlag_EOC>
 80017de:	4603      	mov	r3, r0
 80017e0:	2b00      	cmp	r3, #0
 80017e2:	d0f8      	beq.n	80017d6 <GetSensor_FR+0xe>
	LL_ADC_ClearFlag_EOC(ADC1);
 80017e4:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 80017e8:	f7ff fc15 	bl	8001016 <LL_ADC_ClearFlag_EOC>
	return LL_ADC_REG_ReadConversionData12(ADC1);
 80017ec:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 80017f0:	f7ff fbf1 	bl	8000fd6 <LL_ADC_REG_ReadConversionData12>
 80017f4:	4603      	mov	r3, r0
}
 80017f6:	4618      	mov	r0, r3
 80017f8:	bd80      	pop	{r7, pc}
	...

080017fc <GetBatVal>:

uint16_t GetBatVal(void){
 80017fc:	b580      	push	{r7, lr}
 80017fe:	af00      	add	r7, sp, #0
	LL_ADC_REG_StartConversion(ADC4);
 8001800:	4809      	ldr	r0, [pc, #36]	; (8001828 <GetBatVal+0x2c>)
 8001802:	f7ff fbd4 	bl	8000fae <LL_ADC_REG_StartConversion>
	while(LL_ADC_IsActiveFlag_EOC(ADC4)==0);
 8001806:	bf00      	nop
 8001808:	4807      	ldr	r0, [pc, #28]	; (8001828 <GetBatVal+0x2c>)
 800180a:	f7ff fbf1 	bl	8000ff0 <LL_ADC_IsActiveFlag_EOC>
 800180e:	4603      	mov	r3, r0
 8001810:	2b00      	cmp	r3, #0
 8001812:	d0f9      	beq.n	8001808 <GetBatVal+0xc>
	LL_ADC_ClearFlag_EOC(ADC4);
 8001814:	4804      	ldr	r0, [pc, #16]	; (8001828 <GetBatVal+0x2c>)
 8001816:	f7ff fbfe 	bl	8001016 <LL_ADC_ClearFlag_EOC>
	return LL_ADC_REG_ReadConversionData12(ADC4);
 800181a:	4803      	ldr	r0, [pc, #12]	; (8001828 <GetBatVal+0x2c>)
 800181c:	f7ff fbdb 	bl	8000fd6 <LL_ADC_REG_ReadConversionData12>
 8001820:	4603      	mov	r3, r0
}
 8001822:	4618      	mov	r0, r3
 8001824:	bd80      	pop	{r7, pc}
 8001826:	bf00      	nop
 8001828:	50000500 	.word	0x50000500

0800182c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800182c:	b480      	push	{r7}
 800182e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001830:	4b04      	ldr	r3, [pc, #16]	; (8001844 <__NVIC_GetPriorityGrouping+0x18>)
 8001832:	68db      	ldr	r3, [r3, #12]
 8001834:	0a1b      	lsrs	r3, r3, #8
 8001836:	f003 0307 	and.w	r3, r3, #7
}
 800183a:	4618      	mov	r0, r3
 800183c:	46bd      	mov	sp, r7
 800183e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001842:	4770      	bx	lr
 8001844:	e000ed00 	.word	0xe000ed00

08001848 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001848:	b480      	push	{r7}
 800184a:	b083      	sub	sp, #12
 800184c:	af00      	add	r7, sp, #0
 800184e:	4603      	mov	r3, r0
 8001850:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001852:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001856:	2b00      	cmp	r3, #0
 8001858:	db0b      	blt.n	8001872 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800185a:	79fb      	ldrb	r3, [r7, #7]
 800185c:	f003 021f 	and.w	r2, r3, #31
 8001860:	4907      	ldr	r1, [pc, #28]	; (8001880 <__NVIC_EnableIRQ+0x38>)
 8001862:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001866:	095b      	lsrs	r3, r3, #5
 8001868:	2001      	movs	r0, #1
 800186a:	fa00 f202 	lsl.w	r2, r0, r2
 800186e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8001872:	bf00      	nop
 8001874:	370c      	adds	r7, #12
 8001876:	46bd      	mov	sp, r7
 8001878:	f85d 7b04 	ldr.w	r7, [sp], #4
 800187c:	4770      	bx	lr
 800187e:	bf00      	nop
 8001880:	e000e100 	.word	0xe000e100

08001884 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001884:	b480      	push	{r7}
 8001886:	b083      	sub	sp, #12
 8001888:	af00      	add	r7, sp, #0
 800188a:	4603      	mov	r3, r0
 800188c:	6039      	str	r1, [r7, #0]
 800188e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001890:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001894:	2b00      	cmp	r3, #0
 8001896:	db0a      	blt.n	80018ae <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001898:	683b      	ldr	r3, [r7, #0]
 800189a:	b2da      	uxtb	r2, r3
 800189c:	490c      	ldr	r1, [pc, #48]	; (80018d0 <__NVIC_SetPriority+0x4c>)
 800189e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80018a2:	0112      	lsls	r2, r2, #4
 80018a4:	b2d2      	uxtb	r2, r2
 80018a6:	440b      	add	r3, r1
 80018a8:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80018ac:	e00a      	b.n	80018c4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80018ae:	683b      	ldr	r3, [r7, #0]
 80018b0:	b2da      	uxtb	r2, r3
 80018b2:	4908      	ldr	r1, [pc, #32]	; (80018d4 <__NVIC_SetPriority+0x50>)
 80018b4:	79fb      	ldrb	r3, [r7, #7]
 80018b6:	f003 030f 	and.w	r3, r3, #15
 80018ba:	3b04      	subs	r3, #4
 80018bc:	0112      	lsls	r2, r2, #4
 80018be:	b2d2      	uxtb	r2, r2
 80018c0:	440b      	add	r3, r1
 80018c2:	761a      	strb	r2, [r3, #24]
}
 80018c4:	bf00      	nop
 80018c6:	370c      	adds	r7, #12
 80018c8:	46bd      	mov	sp, r7
 80018ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018ce:	4770      	bx	lr
 80018d0:	e000e100 	.word	0xe000e100
 80018d4:	e000ed00 	.word	0xe000ed00

080018d8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80018d8:	b480      	push	{r7}
 80018da:	b089      	sub	sp, #36	; 0x24
 80018dc:	af00      	add	r7, sp, #0
 80018de:	60f8      	str	r0, [r7, #12]
 80018e0:	60b9      	str	r1, [r7, #8]
 80018e2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80018e4:	68fb      	ldr	r3, [r7, #12]
 80018e6:	f003 0307 	and.w	r3, r3, #7
 80018ea:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80018ec:	69fb      	ldr	r3, [r7, #28]
 80018ee:	f1c3 0307 	rsb	r3, r3, #7
 80018f2:	2b04      	cmp	r3, #4
 80018f4:	bf28      	it	cs
 80018f6:	2304      	movcs	r3, #4
 80018f8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80018fa:	69fb      	ldr	r3, [r7, #28]
 80018fc:	3304      	adds	r3, #4
 80018fe:	2b06      	cmp	r3, #6
 8001900:	d902      	bls.n	8001908 <NVIC_EncodePriority+0x30>
 8001902:	69fb      	ldr	r3, [r7, #28]
 8001904:	3b03      	subs	r3, #3
 8001906:	e000      	b.n	800190a <NVIC_EncodePriority+0x32>
 8001908:	2300      	movs	r3, #0
 800190a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800190c:	f04f 32ff 	mov.w	r2, #4294967295
 8001910:	69bb      	ldr	r3, [r7, #24]
 8001912:	fa02 f303 	lsl.w	r3, r2, r3
 8001916:	43da      	mvns	r2, r3
 8001918:	68bb      	ldr	r3, [r7, #8]
 800191a:	401a      	ands	r2, r3
 800191c:	697b      	ldr	r3, [r7, #20]
 800191e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001920:	f04f 31ff 	mov.w	r1, #4294967295
 8001924:	697b      	ldr	r3, [r7, #20]
 8001926:	fa01 f303 	lsl.w	r3, r1, r3
 800192a:	43d9      	mvns	r1, r3
 800192c:	687b      	ldr	r3, [r7, #4]
 800192e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001930:	4313      	orrs	r3, r2
         );
}
 8001932:	4618      	mov	r0, r3
 8001934:	3724      	adds	r7, #36	; 0x24
 8001936:	46bd      	mov	sp, r7
 8001938:	f85d 7b04 	ldr.w	r7, [sp], #4
 800193c:	4770      	bx	lr
	...

08001940 <LL_AHB1_GRP1_EnableClock>:
{
 8001940:	b480      	push	{r7}
 8001942:	b085      	sub	sp, #20
 8001944:	af00      	add	r7, sp, #0
 8001946:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB1ENR, Periphs);
 8001948:	4b08      	ldr	r3, [pc, #32]	; (800196c <LL_AHB1_GRP1_EnableClock+0x2c>)
 800194a:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 800194c:	4907      	ldr	r1, [pc, #28]	; (800196c <LL_AHB1_GRP1_EnableClock+0x2c>)
 800194e:	687b      	ldr	r3, [r7, #4]
 8001950:	4313      	orrs	r3, r2
 8001952:	648b      	str	r3, [r1, #72]	; 0x48
  tmpreg = READ_BIT(RCC->AHB1ENR, Periphs);
 8001954:	4b05      	ldr	r3, [pc, #20]	; (800196c <LL_AHB1_GRP1_EnableClock+0x2c>)
 8001956:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8001958:	687b      	ldr	r3, [r7, #4]
 800195a:	4013      	ands	r3, r2
 800195c:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 800195e:	68fb      	ldr	r3, [r7, #12]
}
 8001960:	bf00      	nop
 8001962:	3714      	adds	r7, #20
 8001964:	46bd      	mov	sp, r7
 8001966:	f85d 7b04 	ldr.w	r7, [sp], #4
 800196a:	4770      	bx	lr
 800196c:	40021000 	.word	0x40021000

08001970 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8001970:	b580      	push	{r7, lr}
 8001972:	af00      	add	r7, sp, #0

  /* Init with LL driver */
  /* DMA controller clock enable */
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_DMAMUX1);
 8001974:	2004      	movs	r0, #4
 8001976:	f7ff ffe3 	bl	8001940 <LL_AHB1_GRP1_EnableClock>
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_DMA1);
 800197a:	2001      	movs	r0, #1
 800197c:	f7ff ffe0 	bl	8001940 <LL_AHB1_GRP1_EnableClock>

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  NVIC_SetPriority(DMA1_Channel1_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),0, 0));
 8001980:	f7ff ff54 	bl	800182c <__NVIC_GetPriorityGrouping>
 8001984:	4603      	mov	r3, r0
 8001986:	2200      	movs	r2, #0
 8001988:	2100      	movs	r1, #0
 800198a:	4618      	mov	r0, r3
 800198c:	f7ff ffa4 	bl	80018d8 <NVIC_EncodePriority>
 8001990:	4603      	mov	r3, r0
 8001992:	4619      	mov	r1, r3
 8001994:	200b      	movs	r0, #11
 8001996:	f7ff ff75 	bl	8001884 <__NVIC_SetPriority>
  NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 800199a:	200b      	movs	r0, #11
 800199c:	f7ff ff54 	bl	8001848 <__NVIC_EnableIRQ>
  /* DMA1_Channel2_IRQn interrupt configuration */
  NVIC_SetPriority(DMA1_Channel2_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),0, 0));
 80019a0:	f7ff ff44 	bl	800182c <__NVIC_GetPriorityGrouping>
 80019a4:	4603      	mov	r3, r0
 80019a6:	2200      	movs	r2, #0
 80019a8:	2100      	movs	r1, #0
 80019aa:	4618      	mov	r0, r3
 80019ac:	f7ff ff94 	bl	80018d8 <NVIC_EncodePriority>
 80019b0:	4603      	mov	r3, r0
 80019b2:	4619      	mov	r1, r3
 80019b4:	200c      	movs	r0, #12
 80019b6:	f7ff ff65 	bl	8001884 <__NVIC_SetPriority>
  NVIC_EnableIRQ(DMA1_Channel2_IRQn);
 80019ba:	200c      	movs	r0, #12
 80019bc:	f7ff ff44 	bl	8001848 <__NVIC_EnableIRQ>
  /* DMA1_Channel3_IRQn interrupt configuration */
  NVIC_SetPriority(DMA1_Channel3_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),0, 0));
 80019c0:	f7ff ff34 	bl	800182c <__NVIC_GetPriorityGrouping>
 80019c4:	4603      	mov	r3, r0
 80019c6:	2200      	movs	r2, #0
 80019c8:	2100      	movs	r1, #0
 80019ca:	4618      	mov	r0, r3
 80019cc:	f7ff ff84 	bl	80018d8 <NVIC_EncodePriority>
 80019d0:	4603      	mov	r3, r0
 80019d2:	4619      	mov	r1, r3
 80019d4:	200d      	movs	r0, #13
 80019d6:	f7ff ff55 	bl	8001884 <__NVIC_SetPriority>
  NVIC_EnableIRQ(DMA1_Channel3_IRQn);
 80019da:	200d      	movs	r0, #13
 80019dc:	f7ff ff34 	bl	8001848 <__NVIC_EnableIRQ>
  /* DMA1_Channel4_IRQn interrupt configuration */
  NVIC_SetPriority(DMA1_Channel4_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),0, 0));
 80019e0:	f7ff ff24 	bl	800182c <__NVIC_GetPriorityGrouping>
 80019e4:	4603      	mov	r3, r0
 80019e6:	2200      	movs	r2, #0
 80019e8:	2100      	movs	r1, #0
 80019ea:	4618      	mov	r0, r3
 80019ec:	f7ff ff74 	bl	80018d8 <NVIC_EncodePriority>
 80019f0:	4603      	mov	r3, r0
 80019f2:	4619      	mov	r1, r3
 80019f4:	200e      	movs	r0, #14
 80019f6:	f7ff ff45 	bl	8001884 <__NVIC_SetPriority>
  NVIC_EnableIRQ(DMA1_Channel4_IRQn);
 80019fa:	200e      	movs	r0, #14
 80019fc:	f7ff ff24 	bl	8001848 <__NVIC_EnableIRQ>
  /* DMA1_Channel5_IRQn interrupt configuration */
  NVIC_SetPriority(DMA1_Channel5_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),0, 0));
 8001a00:	f7ff ff14 	bl	800182c <__NVIC_GetPriorityGrouping>
 8001a04:	4603      	mov	r3, r0
 8001a06:	2200      	movs	r2, #0
 8001a08:	2100      	movs	r1, #0
 8001a0a:	4618      	mov	r0, r3
 8001a0c:	f7ff ff64 	bl	80018d8 <NVIC_EncodePriority>
 8001a10:	4603      	mov	r3, r0
 8001a12:	4619      	mov	r1, r3
 8001a14:	200f      	movs	r0, #15
 8001a16:	f7ff ff35 	bl	8001884 <__NVIC_SetPriority>
  NVIC_EnableIRQ(DMA1_Channel5_IRQn);
 8001a1a:	200f      	movs	r0, #15
 8001a1c:	f7ff ff14 	bl	8001848 <__NVIC_EnableIRQ>
  /* DMA1_Channel6_IRQn interrupt configuration */
  NVIC_SetPriority(DMA1_Channel6_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),0, 0));
 8001a20:	f7ff ff04 	bl	800182c <__NVIC_GetPriorityGrouping>
 8001a24:	4603      	mov	r3, r0
 8001a26:	2200      	movs	r2, #0
 8001a28:	2100      	movs	r1, #0
 8001a2a:	4618      	mov	r0, r3
 8001a2c:	f7ff ff54 	bl	80018d8 <NVIC_EncodePriority>
 8001a30:	4603      	mov	r3, r0
 8001a32:	4619      	mov	r1, r3
 8001a34:	2010      	movs	r0, #16
 8001a36:	f7ff ff25 	bl	8001884 <__NVIC_SetPriority>
  NVIC_EnableIRQ(DMA1_Channel6_IRQn);
 8001a3a:	2010      	movs	r0, #16
 8001a3c:	f7ff ff04 	bl	8001848 <__NVIC_EnableIRQ>

}
 8001a40:	bf00      	nop
 8001a42:	bd80      	pop	{r7, pc}

08001a44 <FLASH_Lock>:

#define sta_add_127 0x0807F800
#define end_add_127 0x0807FFFF

__STATIC_INLINE void FLASH_Lock(void)
{
 8001a44:	b480      	push	{r7}
 8001a46:	af00      	add	r7, sp, #0
	FLASH->CR |= FLASH_CR_LOCK;
 8001a48:	4b05      	ldr	r3, [pc, #20]	; (8001a60 <FLASH_Lock+0x1c>)
 8001a4a:	695b      	ldr	r3, [r3, #20]
 8001a4c:	4a04      	ldr	r2, [pc, #16]	; (8001a60 <FLASH_Lock+0x1c>)
 8001a4e:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8001a52:	6153      	str	r3, [r2, #20]
}
 8001a54:	bf00      	nop
 8001a56:	46bd      	mov	sp, r7
 8001a58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a5c:	4770      	bx	lr
 8001a5e:	bf00      	nop
 8001a60:	40022000 	.word	0x40022000

08001a64 <FLASH_Unlock>:

__STATIC_INLINE void FLASH_Unlock(void)
{
 8001a64:	b480      	push	{r7}
 8001a66:	af00      	add	r7, sp, #0
	FLASH->KEYR = FLASH_KEY1;
 8001a68:	4b05      	ldr	r3, [pc, #20]	; (8001a80 <FLASH_Unlock+0x1c>)
 8001a6a:	4a06      	ldr	r2, [pc, #24]	; (8001a84 <FLASH_Unlock+0x20>)
 8001a6c:	609a      	str	r2, [r3, #8]
	FLASH->KEYR = FLASH_KEY2;
 8001a6e:	4b04      	ldr	r3, [pc, #16]	; (8001a80 <FLASH_Unlock+0x1c>)
 8001a70:	4a05      	ldr	r2, [pc, #20]	; (8001a88 <FLASH_Unlock+0x24>)
 8001a72:	609a      	str	r2, [r3, #8]
}
 8001a74:	bf00      	nop
 8001a76:	46bd      	mov	sp, r7
 8001a78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a7c:	4770      	bx	lr
 8001a7e:	bf00      	nop
 8001a80:	40022000 	.word	0x40022000
 8001a84:	45670123 	.word	0x45670123
 8001a88:	cdef89ab 	.word	0xcdef89ab

08001a8c <FLASH_WaitBusy>:
#define FLASH_TYPEPROGRAM_BYTE	0x00000000U

//#define FLASH

void FLASH_WaitBusy(void)
{
 8001a8c:	b480      	push	{r7}
 8001a8e:	af00      	add	r7, sp, #0
	while(((FLASH->SR & FLASH_SR_BSY)== FLASH_SR_BSY)==1);
 8001a90:	bf00      	nop
 8001a92:	4b06      	ldr	r3, [pc, #24]	; (8001aac <FLASH_WaitBusy+0x20>)
 8001a94:	691b      	ldr	r3, [r3, #16]
 8001a96:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001a9a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001a9e:	d0f8      	beq.n	8001a92 <FLASH_WaitBusy+0x6>
//	while((FLASH->SR & FLASH_SR_BSY)== FLASH_SR_BSY);
}
 8001aa0:	bf00      	nop
 8001aa2:	46bd      	mov	sp, r7
 8001aa4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001aa8:	4770      	bx	lr
 8001aaa:	bf00      	nop
 8001aac:	40022000 	.word	0x40022000

08001ab0 <FLASH_Erase>:

void FLASH_Erase(uint8_t page)
{
 8001ab0:	b580      	push	{r7, lr}
 8001ab2:	b082      	sub	sp, #8
 8001ab4:	af00      	add	r7, sp, #0
 8001ab6:	4603      	mov	r3, r0
 8001ab8:	71fb      	strb	r3, [r7, #7]
	FLASH_WaitBusy();
 8001aba:	f7ff ffe7 	bl	8001a8c <FLASH_WaitBusy>

	FLASH->SR &= 0x00000000;	//error clear?
 8001abe:	4b15      	ldr	r3, [pc, #84]	; (8001b14 <FLASH_Erase+0x64>)
 8001ac0:	691b      	ldr	r3, [r3, #16]
 8001ac2:	4b14      	ldr	r3, [pc, #80]	; (8001b14 <FLASH_Erase+0x64>)
 8001ac4:	2200      	movs	r2, #0
 8001ac6:	611a      	str	r2, [r3, #16]
	FLASH->CR &= FLASH_TYPEPROGRAM_BYTE;
 8001ac8:	4b12      	ldr	r3, [pc, #72]	; (8001b14 <FLASH_Erase+0x64>)
 8001aca:	695b      	ldr	r3, [r3, #20]
 8001acc:	4b11      	ldr	r3, [pc, #68]	; (8001b14 <FLASH_Erase+0x64>)
 8001ace:	2200      	movs	r2, #0
 8001ad0:	615a      	str	r2, [r3, #20]
	FLASH->CR |= (FLASH_CR_BKER);	//set bank2
 8001ad2:	4b10      	ldr	r3, [pc, #64]	; (8001b14 <FLASH_Erase+0x64>)
 8001ad4:	695b      	ldr	r3, [r3, #20]
 8001ad6:	4a0f      	ldr	r2, [pc, #60]	; (8001b14 <FLASH_Erase+0x64>)
 8001ad8:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8001adc:	6153      	str	r3, [r2, #20]
	FLASH->CR |= FLASH_CR_PER;
 8001ade:	4b0d      	ldr	r3, [pc, #52]	; (8001b14 <FLASH_Erase+0x64>)
 8001ae0:	695b      	ldr	r3, [r3, #20]
 8001ae2:	4a0c      	ldr	r2, [pc, #48]	; (8001b14 <FLASH_Erase+0x64>)
 8001ae4:	f043 0302 	orr.w	r3, r3, #2
 8001ae8:	6153      	str	r3, [r2, #20]
	FLASH->CR |= (FLASH_CR_PNB & (page<<3));
 8001aea:	4b0a      	ldr	r3, [pc, #40]	; (8001b14 <FLASH_Erase+0x64>)
 8001aec:	695a      	ldr	r2, [r3, #20]
 8001aee:	79fb      	ldrb	r3, [r7, #7]
 8001af0:	00db      	lsls	r3, r3, #3
 8001af2:	f403 737e 	and.w	r3, r3, #1016	; 0x3f8
 8001af6:	4907      	ldr	r1, [pc, #28]	; (8001b14 <FLASH_Erase+0x64>)
 8001af8:	4313      	orrs	r3, r2
 8001afa:	614b      	str	r3, [r1, #20]
	FLASH->CR |= FLASH_CR_STRT;
 8001afc:	4b05      	ldr	r3, [pc, #20]	; (8001b14 <FLASH_Erase+0x64>)
 8001afe:	695b      	ldr	r3, [r3, #20]
 8001b00:	4a04      	ldr	r2, [pc, #16]	; (8001b14 <FLASH_Erase+0x64>)
 8001b02:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001b06:	6153      	str	r3, [r2, #20]
	FLASH_WaitBusy();
 8001b08:	f7ff ffc0 	bl	8001a8c <FLASH_WaitBusy>
}
 8001b0c:	bf00      	nop
 8001b0e:	3708      	adds	r7, #8
 8001b10:	46bd      	mov	sp, r7
 8001b12:	bd80      	pop	{r7, pc}
 8001b14:	40022000 	.word	0x40022000

08001b18 <FLASH_WriteByte>:

void FLASH_WriteByte(uint32_t address, uint64_t data)
{
 8001b18:	b590      	push	{r4, r7, lr}
 8001b1a:	b087      	sub	sp, #28
 8001b1c:	af00      	add	r7, sp, #0
 8001b1e:	60f8      	str	r0, [r7, #12]
 8001b20:	e9c7 2300 	strd	r2, r3, [r7]
	uint32_t data2 = (uint32_t)(data >> 32);
 8001b24:	e9d7 1200 	ldrd	r1, r2, [r7]
 8001b28:	f04f 0300 	mov.w	r3, #0
 8001b2c:	f04f 0400 	mov.w	r4, #0
 8001b30:	0013      	movs	r3, r2
 8001b32:	2400      	movs	r4, #0
 8001b34:	617b      	str	r3, [r7, #20]
	FLASH_WaitBusy();
 8001b36:	f7ff ffa9 	bl	8001a8c <FLASH_WaitBusy>
	FLASH->SR &= 0x00000000;	//error clear
 8001b3a:	4b12      	ldr	r3, [pc, #72]	; (8001b84 <FLASH_WriteByte+0x6c>)
 8001b3c:	691b      	ldr	r3, [r3, #16]
 8001b3e:	4b11      	ldr	r3, [pc, #68]	; (8001b84 <FLASH_WriteByte+0x6c>)
 8001b40:	2200      	movs	r2, #0
 8001b42:	611a      	str	r2, [r3, #16]
	FLASH->CR &= FLASH_TYPEPROGRAM_BYTE;
 8001b44:	4b0f      	ldr	r3, [pc, #60]	; (8001b84 <FLASH_WriteByte+0x6c>)
 8001b46:	695b      	ldr	r3, [r3, #20]
 8001b48:	4b0e      	ldr	r3, [pc, #56]	; (8001b84 <FLASH_WriteByte+0x6c>)
 8001b4a:	2200      	movs	r2, #0
 8001b4c:	615a      	str	r2, [r3, #20]
	FLASH->CR |= FLASH_CR_PG;
 8001b4e:	4b0d      	ldr	r3, [pc, #52]	; (8001b84 <FLASH_WriteByte+0x6c>)
 8001b50:	695b      	ldr	r3, [r3, #20]
 8001b52:	4a0c      	ldr	r2, [pc, #48]	; (8001b84 <FLASH_WriteByte+0x6c>)
 8001b54:	f043 0301 	orr.w	r3, r3, #1
 8001b58:	6153      	str	r3, [r2, #20]

	*(__IO uint32_t*)address = (uint32_t)data;
 8001b5a:	68fb      	ldr	r3, [r7, #12]
 8001b5c:	683a      	ldr	r2, [r7, #0]
 8001b5e:	601a      	str	r2, [r3, #0]
	*(__IO uint32_t*)(address+4) = data2;
 8001b60:	68fb      	ldr	r3, [r7, #12]
 8001b62:	3304      	adds	r3, #4
 8001b64:	461a      	mov	r2, r3
 8001b66:	697b      	ldr	r3, [r7, #20]
 8001b68:	6013      	str	r3, [r2, #0]
	FLASH_WaitBusy();
 8001b6a:	f7ff ff8f 	bl	8001a8c <FLASH_WaitBusy>

	FLASH->CR &= ~(FLASH_CR_PG);
 8001b6e:	4b05      	ldr	r3, [pc, #20]	; (8001b84 <FLASH_WriteByte+0x6c>)
 8001b70:	695b      	ldr	r3, [r3, #20]
 8001b72:	4a04      	ldr	r2, [pc, #16]	; (8001b84 <FLASH_WriteByte+0x6c>)
 8001b74:	f023 0301 	bic.w	r3, r3, #1
 8001b78:	6153      	str	r3, [r2, #20]
}
 8001b7a:	bf00      	nop
 8001b7c:	371c      	adds	r7, #28
 8001b7e:	46bd      	mov	sp, r7
 8001b80:	bd90      	pop	{r4, r7, pc}
 8001b82:	bf00      	nop
 8001b84:	40022000 	.word	0x40022000

08001b88 <FLASH_WriteData>:

void FLASH_WriteData(uint8_t page,uint32_t address, uint64_t* data, uint32_t size)
{
 8001b88:	b590      	push	{r4, r7, lr}
 8001b8a:	b085      	sub	sp, #20
 8001b8c:	af00      	add	r7, sp, #0
 8001b8e:	60b9      	str	r1, [r7, #8]
 8001b90:	607a      	str	r2, [r7, #4]
 8001b92:	603b      	str	r3, [r7, #0]
 8001b94:	4603      	mov	r3, r0
 8001b96:	73fb      	strb	r3, [r7, #15]
	FLASH_Unlock();
 8001b98:	f7ff ff64 	bl	8001a64 <FLASH_Unlock>

	FLASH_Erase(page);
 8001b9c:	7bfb      	ldrb	r3, [r7, #15]
 8001b9e:	4618      	mov	r0, r3
 8001ba0:	f7ff ff86 	bl	8001ab0 <FLASH_Erase>

	do {
		FLASH_WriteByte(address, *data);
 8001ba4:	687b      	ldr	r3, [r7, #4]
 8001ba6:	e9d3 3400 	ldrd	r3, r4, [r3]
 8001baa:	461a      	mov	r2, r3
 8001bac:	4623      	mov	r3, r4
 8001bae:	68b8      	ldr	r0, [r7, #8]
 8001bb0:	f7ff ffb2 	bl	8001b18 <FLASH_WriteByte>
		address+=8;
 8001bb4:	68bb      	ldr	r3, [r7, #8]
 8001bb6:	3308      	adds	r3, #8
 8001bb8:	60bb      	str	r3, [r7, #8]
		data++;
 8001bba:	687b      	ldr	r3, [r7, #4]
 8001bbc:	3308      	adds	r3, #8
 8001bbe:	607b      	str	r3, [r7, #4]
		size -=8;
 8001bc0:	683b      	ldr	r3, [r7, #0]
 8001bc2:	3b08      	subs	r3, #8
 8001bc4:	603b      	str	r3, [r7, #0]
	}while(size > 0);
 8001bc6:	683b      	ldr	r3, [r7, #0]
 8001bc8:	2b00      	cmp	r3, #0
 8001bca:	d1eb      	bne.n	8001ba4 <FLASH_WriteData+0x1c>

	FLASH_Lock();
 8001bcc:	f7ff ff3a 	bl	8001a44 <FLASH_Lock>
}
 8001bd0:	bf00      	nop
 8001bd2:	3714      	adds	r7, #20
 8001bd4:	46bd      	mov	sp, r7
 8001bd6:	bd90      	pop	{r4, r7, pc}

08001bd8 <LL_AHB2_GRP1_EnableClock>:
{
 8001bd8:	b480      	push	{r7}
 8001bda:	b085      	sub	sp, #20
 8001bdc:	af00      	add	r7, sp, #0
 8001bde:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB2ENR, Periphs);
 8001be0:	4b08      	ldr	r3, [pc, #32]	; (8001c04 <LL_AHB2_GRP1_EnableClock+0x2c>)
 8001be2:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8001be4:	4907      	ldr	r1, [pc, #28]	; (8001c04 <LL_AHB2_GRP1_EnableClock+0x2c>)
 8001be6:	687b      	ldr	r3, [r7, #4]
 8001be8:	4313      	orrs	r3, r2
 8001bea:	64cb      	str	r3, [r1, #76]	; 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 8001bec:	4b05      	ldr	r3, [pc, #20]	; (8001c04 <LL_AHB2_GRP1_EnableClock+0x2c>)
 8001bee:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8001bf0:	687b      	ldr	r3, [r7, #4]
 8001bf2:	4013      	ands	r3, r2
 8001bf4:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8001bf6:	68fb      	ldr	r3, [r7, #12]
}
 8001bf8:	bf00      	nop
 8001bfa:	3714      	adds	r7, #20
 8001bfc:	46bd      	mov	sp, r7
 8001bfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c02:	4770      	bx	lr
 8001c04:	40021000 	.word	0x40021000

08001c08 <LL_GPIO_IsInputPinSet>:
  *         @arg @ref LL_GPIO_PIN_15
  *         @arg @ref LL_GPIO_PIN_ALL
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_GPIO_IsInputPinSet(GPIO_TypeDef *GPIOx, uint32_t PinMask)
{
 8001c08:	b480      	push	{r7}
 8001c0a:	b083      	sub	sp, #12
 8001c0c:	af00      	add	r7, sp, #0
 8001c0e:	6078      	str	r0, [r7, #4]
 8001c10:	6039      	str	r1, [r7, #0]
  return ((READ_BIT(GPIOx->IDR, PinMask) == (PinMask)) ? 1UL : 0UL);
 8001c12:	687b      	ldr	r3, [r7, #4]
 8001c14:	691a      	ldr	r2, [r3, #16]
 8001c16:	683b      	ldr	r3, [r7, #0]
 8001c18:	4013      	ands	r3, r2
 8001c1a:	683a      	ldr	r2, [r7, #0]
 8001c1c:	429a      	cmp	r2, r3
 8001c1e:	d101      	bne.n	8001c24 <LL_GPIO_IsInputPinSet+0x1c>
 8001c20:	2301      	movs	r3, #1
 8001c22:	e000      	b.n	8001c26 <LL_GPIO_IsInputPinSet+0x1e>
 8001c24:	2300      	movs	r3, #0
}
 8001c26:	4618      	mov	r0, r3
 8001c28:	370c      	adds	r7, #12
 8001c2a:	46bd      	mov	sp, r7
 8001c2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c30:	4770      	bx	lr

08001c32 <LL_GPIO_SetOutputPin>:
  *         @arg @ref LL_GPIO_PIN_15
  *         @arg @ref LL_GPIO_PIN_ALL
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetOutputPin(GPIO_TypeDef *GPIOx, uint32_t PinMask)
{
 8001c32:	b480      	push	{r7}
 8001c34:	b083      	sub	sp, #12
 8001c36:	af00      	add	r7, sp, #0
 8001c38:	6078      	str	r0, [r7, #4]
 8001c3a:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BSRR, PinMask);
 8001c3c:	687b      	ldr	r3, [r7, #4]
 8001c3e:	683a      	ldr	r2, [r7, #0]
 8001c40:	619a      	str	r2, [r3, #24]
}
 8001c42:	bf00      	nop
 8001c44:	370c      	adds	r7, #12
 8001c46:	46bd      	mov	sp, r7
 8001c48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c4c:	4770      	bx	lr

08001c4e <LL_GPIO_ResetOutputPin>:
  *         @arg @ref LL_GPIO_PIN_15
  *         @arg @ref LL_GPIO_PIN_ALL
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_ResetOutputPin(GPIO_TypeDef *GPIOx, uint32_t PinMask)
{
 8001c4e:	b480      	push	{r7}
 8001c50:	b083      	sub	sp, #12
 8001c52:	af00      	add	r7, sp, #0
 8001c54:	6078      	str	r0, [r7, #4]
 8001c56:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BRR, PinMask);
 8001c58:	687b      	ldr	r3, [r7, #4]
 8001c5a:	683a      	ldr	r2, [r7, #0]
 8001c5c:	629a      	str	r2, [r3, #40]	; 0x28
}
 8001c5e:	bf00      	nop
 8001c60:	370c      	adds	r7, #12
 8001c62:	46bd      	mov	sp, r7
 8001c64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c68:	4770      	bx	lr
	...

08001c6c <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8001c6c:	b580      	push	{r7, lr}
 8001c6e:	b086      	sub	sp, #24
 8001c70:	af00      	add	r7, sp, #0

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001c72:	463b      	mov	r3, r7
 8001c74:	2200      	movs	r2, #0
 8001c76:	601a      	str	r2, [r3, #0]
 8001c78:	605a      	str	r2, [r3, #4]
 8001c7a:	609a      	str	r2, [r3, #8]
 8001c7c:	60da      	str	r2, [r3, #12]
 8001c7e:	611a      	str	r2, [r3, #16]
 8001c80:	615a      	str	r2, [r3, #20]

  /* GPIO Ports Clock Enable */
  LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOC);
 8001c82:	2004      	movs	r0, #4
 8001c84:	f7ff ffa8 	bl	8001bd8 <LL_AHB2_GRP1_EnableClock>
  LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOF);
 8001c88:	2020      	movs	r0, #32
 8001c8a:	f7ff ffa5 	bl	8001bd8 <LL_AHB2_GRP1_EnableClock>
  LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOA);
 8001c8e:	2001      	movs	r0, #1
 8001c90:	f7ff ffa2 	bl	8001bd8 <LL_AHB2_GRP1_EnableClock>
  LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOB);
 8001c94:	2002      	movs	r0, #2
 8001c96:	f7ff ff9f 	bl	8001bd8 <LL_AHB2_GRP1_EnableClock>

  /**/
  LL_GPIO_ResetOutputPin(SEN3_GPIO_Port, SEN3_Pin);
 8001c9a:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001c9e:	48a5      	ldr	r0, [pc, #660]	; (8001f34 <MX_GPIO_Init+0x2c8>)
 8001ca0:	f7ff ffd5 	bl	8001c4e <LL_GPIO_ResetOutputPin>

  /**/
  LL_GPIO_ResetOutputPin(SEN2_GPIO_Port, SEN2_Pin);
 8001ca4:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001ca8:	48a2      	ldr	r0, [pc, #648]	; (8001f34 <MX_GPIO_Init+0x2c8>)
 8001caa:	f7ff ffd0 	bl	8001c4e <LL_GPIO_ResetOutputPin>

  /**/
  LL_GPIO_ResetOutputPin(LED3_GPIO_Port, LED3_Pin);
 8001cae:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001cb2:	48a0      	ldr	r0, [pc, #640]	; (8001f34 <MX_GPIO_Init+0x2c8>)
 8001cb4:	f7ff ffcb 	bl	8001c4e <LL_GPIO_ResetOutputPin>

  /**/
  LL_GPIO_ResetOutputPin(LED2_GPIO_Port, LED2_Pin);
 8001cb8:	2101      	movs	r1, #1
 8001cba:	489f      	ldr	r0, [pc, #636]	; (8001f38 <MX_GPIO_Init+0x2cc>)
 8001cbc:	f7ff ffc7 	bl	8001c4e <LL_GPIO_ResetOutputPin>

  /**/
  LL_GPIO_ResetOutputPin(LED1_GPIO_Port, LED1_Pin);
 8001cc0:	2102      	movs	r1, #2
 8001cc2:	489d      	ldr	r0, [pc, #628]	; (8001f38 <MX_GPIO_Init+0x2cc>)
 8001cc4:	f7ff ffc3 	bl	8001c4e <LL_GPIO_ResetOutputPin>

  /**/
  LL_GPIO_ResetOutputPin(SEN1_GPIO_Port, SEN1_Pin);
 8001cc8:	2108      	movs	r1, #8
 8001cca:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001cce:	f7ff ffbe 	bl	8001c4e <LL_GPIO_ResetOutputPin>

  /**/
  LL_GPIO_ResetOutputPin(SEN0_GPIO_Port, SEN0_Pin);
 8001cd2:	2110      	movs	r1, #16
 8001cd4:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001cd8:	f7ff ffb9 	bl	8001c4e <LL_GPIO_ResetOutputPin>

  /**/
  LL_GPIO_ResetOutputPin(LED0_GPIO_Port, LED0_Pin);
 8001cdc:	2104      	movs	r1, #4
 8001cde:	4897      	ldr	r0, [pc, #604]	; (8001f3c <MX_GPIO_Init+0x2d0>)
 8001ce0:	f7ff ffb5 	bl	8001c4e <LL_GPIO_ResetOutputPin>

  /**/
  LL_GPIO_ResetOutputPin(BAT_LED_GPIO_Port, BAT_LED_Pin);
 8001ce4:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001ce8:	4894      	ldr	r0, [pc, #592]	; (8001f3c <MX_GPIO_Init+0x2d0>)
 8001cea:	f7ff ffb0 	bl	8001c4e <LL_GPIO_ResetOutputPin>

  /**/
  LL_GPIO_ResetOutputPin(MOT0_GPIO_Port, MOT0_Pin);
 8001cee:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001cf2:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001cf6:	f7ff ffaa 	bl	8001c4e <LL_GPIO_ResetOutputPin>

  /**/
  LL_GPIO_ResetOutputPin(MOT1_GPIO_Port, MOT1_Pin);
 8001cfa:	2110      	movs	r1, #16
 8001cfc:	488f      	ldr	r0, [pc, #572]	; (8001f3c <MX_GPIO_Init+0x2d0>)
 8001cfe:	f7ff ffa6 	bl	8001c4e <LL_GPIO_ResetOutputPin>

  /**/
  LL_GPIO_ResetOutputPin(LED4_GPIO_Port, LED4_Pin);
 8001d02:	2140      	movs	r1, #64	; 0x40
 8001d04:	488d      	ldr	r0, [pc, #564]	; (8001f3c <MX_GPIO_Init+0x2d0>)
 8001d06:	f7ff ffa2 	bl	8001c4e <LL_GPIO_ResetOutputPin>

  /**/
  LL_GPIO_SetOutputPin(CS_gyro_GPIO_Port, CS_gyro_Pin);
 8001d0a:	2101      	movs	r1, #1
 8001d0c:	488b      	ldr	r0, [pc, #556]	; (8001f3c <MX_GPIO_Init+0x2d0>)
 8001d0e:	f7ff ff90 	bl	8001c32 <LL_GPIO_SetOutputPin>

  /**/
  LL_GPIO_SetOutputPin(CS_enL_GPIO_Port, CS_enL_Pin);
 8001d12:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001d16:	4889      	ldr	r0, [pc, #548]	; (8001f3c <MX_GPIO_Init+0x2d0>)
 8001d18:	f7ff ff8b 	bl	8001c32 <LL_GPIO_SetOutputPin>

  /**/
  LL_GPIO_SetOutputPin(CS_enR_GPIO_Port, CS_enR_Pin);
 8001d1c:	2180      	movs	r1, #128	; 0x80
 8001d1e:	4887      	ldr	r0, [pc, #540]	; (8001f3c <MX_GPIO_Init+0x2d0>)
 8001d20:	f7ff ff87 	bl	8001c32 <LL_GPIO_SetOutputPin>

  /**/
  GPIO_InitStruct.Pin = SEN3_Pin;
 8001d24:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001d28:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8001d2a:	2301      	movs	r3, #1
 8001d2c:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8001d2e:	2300      	movs	r3, #0
 8001d30:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8001d32:	2300      	movs	r3, #0
 8001d34:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8001d36:	2300      	movs	r3, #0
 8001d38:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(SEN3_GPIO_Port, &GPIO_InitStruct);
 8001d3a:	463b      	mov	r3, r7
 8001d3c:	4619      	mov	r1, r3
 8001d3e:	487d      	ldr	r0, [pc, #500]	; (8001f34 <MX_GPIO_Init+0x2c8>)
 8001d40:	f00a fd8b 	bl	800c85a <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = SEN2_Pin;
 8001d44:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8001d48:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8001d4a:	2301      	movs	r3, #1
 8001d4c:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8001d4e:	2300      	movs	r3, #0
 8001d50:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8001d52:	2300      	movs	r3, #0
 8001d54:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8001d56:	2300      	movs	r3, #0
 8001d58:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(SEN2_GPIO_Port, &GPIO_InitStruct);
 8001d5a:	463b      	mov	r3, r7
 8001d5c:	4619      	mov	r1, r3
 8001d5e:	4875      	ldr	r0, [pc, #468]	; (8001f34 <MX_GPIO_Init+0x2c8>)
 8001d60:	f00a fd7b 	bl	800c85a <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = LED3_Pin;
 8001d64:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8001d68:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8001d6a:	2301      	movs	r3, #1
 8001d6c:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8001d6e:	2300      	movs	r3, #0
 8001d70:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8001d72:	2300      	movs	r3, #0
 8001d74:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8001d76:	2300      	movs	r3, #0
 8001d78:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(LED3_GPIO_Port, &GPIO_InitStruct);
 8001d7a:	463b      	mov	r3, r7
 8001d7c:	4619      	mov	r1, r3
 8001d7e:	486d      	ldr	r0, [pc, #436]	; (8001f34 <MX_GPIO_Init+0x2c8>)
 8001d80:	f00a fd6b 	bl	800c85a <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = LED2_Pin;
 8001d84:	2301      	movs	r3, #1
 8001d86:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8001d88:	2301      	movs	r3, #1
 8001d8a:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8001d8c:	2300      	movs	r3, #0
 8001d8e:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8001d90:	2300      	movs	r3, #0
 8001d92:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8001d94:	2300      	movs	r3, #0
 8001d96:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(LED2_GPIO_Port, &GPIO_InitStruct);
 8001d98:	463b      	mov	r3, r7
 8001d9a:	4619      	mov	r1, r3
 8001d9c:	4866      	ldr	r0, [pc, #408]	; (8001f38 <MX_GPIO_Init+0x2cc>)
 8001d9e:	f00a fd5c 	bl	800c85a <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = LED1_Pin;
 8001da2:	2302      	movs	r3, #2
 8001da4:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8001da6:	2301      	movs	r3, #1
 8001da8:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8001daa:	2300      	movs	r3, #0
 8001dac:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8001dae:	2300      	movs	r3, #0
 8001db0:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8001db2:	2300      	movs	r3, #0
 8001db4:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(LED1_GPIO_Port, &GPIO_InitStruct);
 8001db6:	463b      	mov	r3, r7
 8001db8:	4619      	mov	r1, r3
 8001dba:	485f      	ldr	r0, [pc, #380]	; (8001f38 <MX_GPIO_Init+0x2cc>)
 8001dbc:	f00a fd4d 	bl	800c85a <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = SEN1_Pin;
 8001dc0:	2308      	movs	r3, #8
 8001dc2:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8001dc4:	2301      	movs	r3, #1
 8001dc6:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8001dc8:	2300      	movs	r3, #0
 8001dca:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8001dcc:	2300      	movs	r3, #0
 8001dce:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8001dd0:	2300      	movs	r3, #0
 8001dd2:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(SEN1_GPIO_Port, &GPIO_InitStruct);
 8001dd4:	463b      	mov	r3, r7
 8001dd6:	4619      	mov	r1, r3
 8001dd8:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001ddc:	f00a fd3d 	bl	800c85a <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = SEN0_Pin;
 8001de0:	2310      	movs	r3, #16
 8001de2:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8001de4:	2301      	movs	r3, #1
 8001de6:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8001de8:	2300      	movs	r3, #0
 8001dea:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8001dec:	2300      	movs	r3, #0
 8001dee:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8001df0:	2300      	movs	r3, #0
 8001df2:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(SEN0_GPIO_Port, &GPIO_InitStruct);
 8001df4:	463b      	mov	r3, r7
 8001df6:	4619      	mov	r1, r3
 8001df8:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001dfc:	f00a fd2d 	bl	800c85a <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = CS_gyro_Pin;
 8001e00:	2301      	movs	r3, #1
 8001e02:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8001e04:	2301      	movs	r3, #1
 8001e06:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8001e08:	2300      	movs	r3, #0
 8001e0a:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8001e0c:	2300      	movs	r3, #0
 8001e0e:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8001e10:	2300      	movs	r3, #0
 8001e12:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(CS_gyro_GPIO_Port, &GPIO_InitStruct);
 8001e14:	463b      	mov	r3, r7
 8001e16:	4619      	mov	r1, r3
 8001e18:	4848      	ldr	r0, [pc, #288]	; (8001f3c <MX_GPIO_Init+0x2d0>)
 8001e1a:	f00a fd1e 	bl	800c85a <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = LED0_Pin;
 8001e1e:	2304      	movs	r3, #4
 8001e20:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8001e22:	2301      	movs	r3, #1
 8001e24:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8001e26:	2300      	movs	r3, #0
 8001e28:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8001e2a:	2300      	movs	r3, #0
 8001e2c:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8001e2e:	2300      	movs	r3, #0
 8001e30:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(LED0_GPIO_Port, &GPIO_InitStruct);
 8001e32:	463b      	mov	r3, r7
 8001e34:	4619      	mov	r1, r3
 8001e36:	4841      	ldr	r0, [pc, #260]	; (8001f3c <MX_GPIO_Init+0x2d0>)
 8001e38:	f00a fd0f 	bl	800c85a <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = CS_enL_Pin;
 8001e3c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001e40:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8001e42:	2301      	movs	r3, #1
 8001e44:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8001e46:	2300      	movs	r3, #0
 8001e48:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8001e4a:	2300      	movs	r3, #0
 8001e4c:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8001e4e:	2300      	movs	r3, #0
 8001e50:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(CS_enL_GPIO_Port, &GPIO_InitStruct);
 8001e52:	463b      	mov	r3, r7
 8001e54:	4619      	mov	r1, r3
 8001e56:	4839      	ldr	r0, [pc, #228]	; (8001f3c <MX_GPIO_Init+0x2d0>)
 8001e58:	f00a fcff 	bl	800c85a <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = BAT_LED_Pin;
 8001e5c:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8001e60:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8001e62:	2301      	movs	r3, #1
 8001e64:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8001e66:	2300      	movs	r3, #0
 8001e68:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8001e6a:	2300      	movs	r3, #0
 8001e6c:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8001e6e:	2300      	movs	r3, #0
 8001e70:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(BAT_LED_GPIO_Port, &GPIO_InitStruct);
 8001e72:	463b      	mov	r3, r7
 8001e74:	4619      	mov	r1, r3
 8001e76:	4831      	ldr	r0, [pc, #196]	; (8001f3c <MX_GPIO_Init+0x2d0>)
 8001e78:	f00a fcef 	bl	800c85a <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = SW0_Pin;
 8001e7c:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8001e80:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_INPUT;
 8001e82:	2300      	movs	r3, #0
 8001e84:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_DOWN;
 8001e86:	2302      	movs	r3, #2
 8001e88:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(SW0_GPIO_Port, &GPIO_InitStruct);
 8001e8a:	463b      	mov	r3, r7
 8001e8c:	4619      	mov	r1, r3
 8001e8e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001e92:	f00a fce2 	bl	800c85a <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = SW1_Pin;
 8001e96:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001e9a:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_INPUT;
 8001e9c:	2300      	movs	r3, #0
 8001e9e:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_DOWN;
 8001ea0:	2302      	movs	r3, #2
 8001ea2:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(SW1_GPIO_Port, &GPIO_InitStruct);
 8001ea4:	463b      	mov	r3, r7
 8001ea6:	4619      	mov	r1, r3
 8001ea8:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001eac:	f00a fcd5 	bl	800c85a <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = MOT0_Pin;
 8001eb0:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8001eb4:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8001eb6:	2301      	movs	r3, #1
 8001eb8:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8001eba:	2300      	movs	r3, #0
 8001ebc:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8001ebe:	2300      	movs	r3, #0
 8001ec0:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8001ec2:	2300      	movs	r3, #0
 8001ec4:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(MOT0_GPIO_Port, &GPIO_InitStruct);
 8001ec6:	463b      	mov	r3, r7
 8001ec8:	4619      	mov	r1, r3
 8001eca:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001ece:	f00a fcc4 	bl	800c85a <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = MOT1_Pin;
 8001ed2:	2310      	movs	r3, #16
 8001ed4:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8001ed6:	2301      	movs	r3, #1
 8001ed8:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8001eda:	2300      	movs	r3, #0
 8001edc:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8001ede:	2300      	movs	r3, #0
 8001ee0:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8001ee2:	2300      	movs	r3, #0
 8001ee4:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(MOT1_GPIO_Port, &GPIO_InitStruct);
 8001ee6:	463b      	mov	r3, r7
 8001ee8:	4619      	mov	r1, r3
 8001eea:	4814      	ldr	r0, [pc, #80]	; (8001f3c <MX_GPIO_Init+0x2d0>)
 8001eec:	f00a fcb5 	bl	800c85a <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = LED4_Pin;
 8001ef0:	2340      	movs	r3, #64	; 0x40
 8001ef2:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8001ef4:	2301      	movs	r3, #1
 8001ef6:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8001ef8:	2300      	movs	r3, #0
 8001efa:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8001efc:	2300      	movs	r3, #0
 8001efe:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8001f00:	2300      	movs	r3, #0
 8001f02:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(LED4_GPIO_Port, &GPIO_InitStruct);
 8001f04:	463b      	mov	r3, r7
 8001f06:	4619      	mov	r1, r3
 8001f08:	480c      	ldr	r0, [pc, #48]	; (8001f3c <MX_GPIO_Init+0x2d0>)
 8001f0a:	f00a fca6 	bl	800c85a <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = CS_enR_Pin;
 8001f0e:	2380      	movs	r3, #128	; 0x80
 8001f10:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8001f12:	2301      	movs	r3, #1
 8001f14:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8001f16:	2300      	movs	r3, #0
 8001f18:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8001f1a:	2300      	movs	r3, #0
 8001f1c:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8001f1e:	2300      	movs	r3, #0
 8001f20:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(CS_enR_GPIO_Port, &GPIO_InitStruct);
 8001f22:	463b      	mov	r3, r7
 8001f24:	4619      	mov	r1, r3
 8001f26:	4805      	ldr	r0, [pc, #20]	; (8001f3c <MX_GPIO_Init+0x2d0>)
 8001f28:	f00a fc97 	bl	800c85a <LL_GPIO_Init>

}
 8001f2c:	bf00      	nop
 8001f2e:	3718      	adds	r7, #24
 8001f30:	46bd      	mov	sp, r7
 8001f32:	bd80      	pop	{r7, pc}
 8001f34:	48000800 	.word	0x48000800
 8001f38:	48001400 	.word	0x48001400
 8001f3c:	48000400 	.word	0x48000400

08001f40 <SetLED>:

/* USER CODE BEGIN 2 */
void SetLED(uint8_t data){
 8001f40:	b580      	push	{r7, lr}
 8001f42:	b082      	sub	sp, #8
 8001f44:	af00      	add	r7, sp, #0
 8001f46:	4603      	mov	r3, r0
 8001f48:	71fb      	strb	r3, [r7, #7]
	if((data&0x01)==0x01){ 	LL_GPIO_SetOutputPin(LED0_GPIO_Port,LED0_Pin);
 8001f4a:	79fb      	ldrb	r3, [r7, #7]
 8001f4c:	f003 0301 	and.w	r3, r3, #1
 8001f50:	2b00      	cmp	r3, #0
 8001f52:	d004      	beq.n	8001f5e <SetLED+0x1e>
 8001f54:	2104      	movs	r1, #4
 8001f56:	4823      	ldr	r0, [pc, #140]	; (8001fe4 <SetLED+0xa4>)
 8001f58:	f7ff fe6b 	bl	8001c32 <LL_GPIO_SetOutputPin>
 8001f5c:	e003      	b.n	8001f66 <SetLED+0x26>
	}else{					LL_GPIO_ResetOutputPin(LED0_GPIO_Port,LED0_Pin);
 8001f5e:	2104      	movs	r1, #4
 8001f60:	4820      	ldr	r0, [pc, #128]	; (8001fe4 <SetLED+0xa4>)
 8001f62:	f7ff fe74 	bl	8001c4e <LL_GPIO_ResetOutputPin>
	}
	if((data&0x02)==0x02){ 	LL_GPIO_SetOutputPin(LED1_GPIO_Port,LED1_Pin);
 8001f66:	79fb      	ldrb	r3, [r7, #7]
 8001f68:	f003 0302 	and.w	r3, r3, #2
 8001f6c:	2b00      	cmp	r3, #0
 8001f6e:	d004      	beq.n	8001f7a <SetLED+0x3a>
 8001f70:	2102      	movs	r1, #2
 8001f72:	481d      	ldr	r0, [pc, #116]	; (8001fe8 <SetLED+0xa8>)
 8001f74:	f7ff fe5d 	bl	8001c32 <LL_GPIO_SetOutputPin>
 8001f78:	e003      	b.n	8001f82 <SetLED+0x42>
	}else{					LL_GPIO_ResetOutputPin(LED1_GPIO_Port,LED1_Pin);
 8001f7a:	2102      	movs	r1, #2
 8001f7c:	481a      	ldr	r0, [pc, #104]	; (8001fe8 <SetLED+0xa8>)
 8001f7e:	f7ff fe66 	bl	8001c4e <LL_GPIO_ResetOutputPin>
	}
	if((data&0x04)==0x04){ 	LL_GPIO_SetOutputPin(LED2_GPIO_Port,LED2_Pin);
 8001f82:	79fb      	ldrb	r3, [r7, #7]
 8001f84:	f003 0304 	and.w	r3, r3, #4
 8001f88:	2b00      	cmp	r3, #0
 8001f8a:	d004      	beq.n	8001f96 <SetLED+0x56>
 8001f8c:	2101      	movs	r1, #1
 8001f8e:	4816      	ldr	r0, [pc, #88]	; (8001fe8 <SetLED+0xa8>)
 8001f90:	f7ff fe4f 	bl	8001c32 <LL_GPIO_SetOutputPin>
 8001f94:	e003      	b.n	8001f9e <SetLED+0x5e>
	}else{					LL_GPIO_ResetOutputPin(LED2_GPIO_Port,LED2_Pin);
 8001f96:	2101      	movs	r1, #1
 8001f98:	4813      	ldr	r0, [pc, #76]	; (8001fe8 <SetLED+0xa8>)
 8001f9a:	f7ff fe58 	bl	8001c4e <LL_GPIO_ResetOutputPin>
	}
	if((data&0x08)==0x08){ 	LL_GPIO_SetOutputPin(LED3_GPIO_Port,LED3_Pin);
 8001f9e:	79fb      	ldrb	r3, [r7, #7]
 8001fa0:	f003 0308 	and.w	r3, r3, #8
 8001fa4:	2b00      	cmp	r3, #0
 8001fa6:	d005      	beq.n	8001fb4 <SetLED+0x74>
 8001fa8:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001fac:	480f      	ldr	r0, [pc, #60]	; (8001fec <SetLED+0xac>)
 8001fae:	f7ff fe40 	bl	8001c32 <LL_GPIO_SetOutputPin>
 8001fb2:	e004      	b.n	8001fbe <SetLED+0x7e>
	}else{					LL_GPIO_ResetOutputPin(LED3_GPIO_Port,LED3_Pin);
 8001fb4:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001fb8:	480c      	ldr	r0, [pc, #48]	; (8001fec <SetLED+0xac>)
 8001fba:	f7ff fe48 	bl	8001c4e <LL_GPIO_ResetOutputPin>
	}
	if((data&0x10)==0x10){ 	LL_GPIO_SetOutputPin(LED4_GPIO_Port,LED4_Pin);
 8001fbe:	79fb      	ldrb	r3, [r7, #7]
 8001fc0:	f003 0310 	and.w	r3, r3, #16
 8001fc4:	2b00      	cmp	r3, #0
 8001fc6:	d004      	beq.n	8001fd2 <SetLED+0x92>
 8001fc8:	2140      	movs	r1, #64	; 0x40
 8001fca:	4806      	ldr	r0, [pc, #24]	; (8001fe4 <SetLED+0xa4>)
 8001fcc:	f7ff fe31 	bl	8001c32 <LL_GPIO_SetOutputPin>
	}else{					LL_GPIO_ResetOutputPin(LED4_GPIO_Port,LED4_Pin);
	}
}
 8001fd0:	e003      	b.n	8001fda <SetLED+0x9a>
	}else{					LL_GPIO_ResetOutputPin(LED4_GPIO_Port,LED4_Pin);
 8001fd2:	2140      	movs	r1, #64	; 0x40
 8001fd4:	4803      	ldr	r0, [pc, #12]	; (8001fe4 <SetLED+0xa4>)
 8001fd6:	f7ff fe3a 	bl	8001c4e <LL_GPIO_ResetOutputPin>
}
 8001fda:	bf00      	nop
 8001fdc:	3708      	adds	r7, #8
 8001fde:	46bd      	mov	sp, r7
 8001fe0:	bd80      	pop	{r7, pc}
 8001fe2:	bf00      	nop
 8001fe4:	48000400 	.word	0x48000400
 8001fe8:	48001400 	.word	0x48001400
 8001fec:	48000800 	.word	0x48000800

08001ff0 <SetBatLED>:

void SetBatLED(uint8_t data){
 8001ff0:	b580      	push	{r7, lr}
 8001ff2:	b082      	sub	sp, #8
 8001ff4:	af00      	add	r7, sp, #0
 8001ff6:	4603      	mov	r3, r0
 8001ff8:	71fb      	strb	r3, [r7, #7]
	if(data == 1)	LL_GPIO_SetOutputPin(BAT_LED_GPIO_Port,BAT_LED_Pin);
 8001ffa:	79fb      	ldrb	r3, [r7, #7]
 8001ffc:	2b01      	cmp	r3, #1
 8001ffe:	d105      	bne.n	800200c <SetBatLED+0x1c>
 8002000:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8002004:	4806      	ldr	r0, [pc, #24]	; (8002020 <SetBatLED+0x30>)
 8002006:	f7ff fe14 	bl	8001c32 <LL_GPIO_SetOutputPin>
	else			LL_GPIO_ResetOutputPin(BAT_LED_GPIO_Port,BAT_LED_Pin);
}
 800200a:	e004      	b.n	8002016 <SetBatLED+0x26>
	else			LL_GPIO_ResetOutputPin(BAT_LED_GPIO_Port,BAT_LED_Pin);
 800200c:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8002010:	4803      	ldr	r0, [pc, #12]	; (8002020 <SetBatLED+0x30>)
 8002012:	f7ff fe1c 	bl	8001c4e <LL_GPIO_ResetOutputPin>
}
 8002016:	bf00      	nop
 8002018:	3708      	adds	r7, #8
 800201a:	46bd      	mov	sp, r7
 800201c:	bd80      	pop	{r7, pc}
 800201e:	bf00      	nop
 8002020:	48000400 	.word	0x48000400

08002024 <SW_IsOn_0>:

int8_t SW_IsOn_0(void){//virtical
 8002024:	b580      	push	{r7, lr}
 8002026:	af00      	add	r7, sp, #0
	return LL_GPIO_IsInputPinSet(SW0_GPIO_Port,SW0_Pin);
 8002028:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800202c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002030:	f7ff fdea 	bl	8001c08 <LL_GPIO_IsInputPinSet>
 8002034:	4603      	mov	r3, r0
 8002036:	b25b      	sxtb	r3, r3
}
 8002038:	4618      	mov	r0, r3
 800203a:	bd80      	pop	{r7, pc}

0800203c <SW_IsOn_1>:

int8_t SW_IsOn_1(void){//horizontal
 800203c:	b580      	push	{r7, lr}
 800203e:	af00      	add	r7, sp, #0
	return LL_GPIO_IsInputPinSet(SW1_GPIO_Port,SW1_Pin);
 8002040:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8002044:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002048:	f7ff fdde 	bl	8001c08 <LL_GPIO_IsInputPinSet>
 800204c:	4603      	mov	r3, r0
 800204e:	b25b      	sxtb	r3, r3
}
 8002050:	4618      	mov	r0, r3
 8002052:	bd80      	pop	{r7, pc}

08002054 <Set_SenFL>:

void Set_SenFL(uint8_t data){
 8002054:	b580      	push	{r7, lr}
 8002056:	b082      	sub	sp, #8
 8002058:	af00      	add	r7, sp, #0
 800205a:	4603      	mov	r3, r0
 800205c:	71fb      	strb	r3, [r7, #7]
	if(data == 1)	LL_GPIO_SetOutputPin(SEN0_GPIO_Port,SEN0_Pin);
 800205e:	79fb      	ldrb	r3, [r7, #7]
 8002060:	2b01      	cmp	r3, #1
 8002062:	d105      	bne.n	8002070 <Set_SenFL+0x1c>
 8002064:	2110      	movs	r1, #16
 8002066:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800206a:	f7ff fde2 	bl	8001c32 <LL_GPIO_SetOutputPin>
	else			LL_GPIO_ResetOutputPin(SEN0_GPIO_Port,SEN0_Pin);
}
 800206e:	e004      	b.n	800207a <Set_SenFL+0x26>
	else			LL_GPIO_ResetOutputPin(SEN0_GPIO_Port,SEN0_Pin);
 8002070:	2110      	movs	r1, #16
 8002072:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002076:	f7ff fdea 	bl	8001c4e <LL_GPIO_ResetOutputPin>
}
 800207a:	bf00      	nop
 800207c:	3708      	adds	r7, #8
 800207e:	46bd      	mov	sp, r7
 8002080:	bd80      	pop	{r7, pc}

08002082 <Set_SenSL>:

void Set_SenSL(uint8_t data){
 8002082:	b580      	push	{r7, lr}
 8002084:	b082      	sub	sp, #8
 8002086:	af00      	add	r7, sp, #0
 8002088:	4603      	mov	r3, r0
 800208a:	71fb      	strb	r3, [r7, #7]
	if(data == 1)	LL_GPIO_SetOutputPin(SEN1_GPIO_Port,SEN1_Pin);
 800208c:	79fb      	ldrb	r3, [r7, #7]
 800208e:	2b01      	cmp	r3, #1
 8002090:	d105      	bne.n	800209e <Set_SenSL+0x1c>
 8002092:	2108      	movs	r1, #8
 8002094:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002098:	f7ff fdcb 	bl	8001c32 <LL_GPIO_SetOutputPin>
	else			LL_GPIO_ResetOutputPin(SEN1_GPIO_Port,SEN1_Pin);
}
 800209c:	e004      	b.n	80020a8 <Set_SenSL+0x26>
	else			LL_GPIO_ResetOutputPin(SEN1_GPIO_Port,SEN1_Pin);
 800209e:	2108      	movs	r1, #8
 80020a0:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80020a4:	f7ff fdd3 	bl	8001c4e <LL_GPIO_ResetOutputPin>
}
 80020a8:	bf00      	nop
 80020aa:	3708      	adds	r7, #8
 80020ac:	46bd      	mov	sp, r7
 80020ae:	bd80      	pop	{r7, pc}

080020b0 <Set_SenSR>:

void Set_SenSR(uint8_t data){
 80020b0:	b580      	push	{r7, lr}
 80020b2:	b082      	sub	sp, #8
 80020b4:	af00      	add	r7, sp, #0
 80020b6:	4603      	mov	r3, r0
 80020b8:	71fb      	strb	r3, [r7, #7]
	if(data == 1)	LL_GPIO_SetOutputPin(SEN2_GPIO_Port,SEN2_Pin);
 80020ba:	79fb      	ldrb	r3, [r7, #7]
 80020bc:	2b01      	cmp	r3, #1
 80020be:	d105      	bne.n	80020cc <Set_SenSR+0x1c>
 80020c0:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80020c4:	4806      	ldr	r0, [pc, #24]	; (80020e0 <Set_SenSR+0x30>)
 80020c6:	f7ff fdb4 	bl	8001c32 <LL_GPIO_SetOutputPin>
	else			LL_GPIO_ResetOutputPin(SEN2_GPIO_Port,SEN2_Pin);
}
 80020ca:	e004      	b.n	80020d6 <Set_SenSR+0x26>
	else			LL_GPIO_ResetOutputPin(SEN2_GPIO_Port,SEN2_Pin);
 80020cc:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80020d0:	4803      	ldr	r0, [pc, #12]	; (80020e0 <Set_SenSR+0x30>)
 80020d2:	f7ff fdbc 	bl	8001c4e <LL_GPIO_ResetOutputPin>
}
 80020d6:	bf00      	nop
 80020d8:	3708      	adds	r7, #8
 80020da:	46bd      	mov	sp, r7
 80020dc:	bd80      	pop	{r7, pc}
 80020de:	bf00      	nop
 80020e0:	48000800 	.word	0x48000800

080020e4 <Set_SenFR>:

void Set_SenFR(uint8_t data){
 80020e4:	b580      	push	{r7, lr}
 80020e6:	b082      	sub	sp, #8
 80020e8:	af00      	add	r7, sp, #0
 80020ea:	4603      	mov	r3, r0
 80020ec:	71fb      	strb	r3, [r7, #7]
	if(data == 1)	LL_GPIO_SetOutputPin(SEN3_GPIO_Port,SEN3_Pin);
 80020ee:	79fb      	ldrb	r3, [r7, #7]
 80020f0:	2b01      	cmp	r3, #1
 80020f2:	d105      	bne.n	8002100 <Set_SenFR+0x1c>
 80020f4:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80020f8:	4806      	ldr	r0, [pc, #24]	; (8002114 <Set_SenFR+0x30>)
 80020fa:	f7ff fd9a 	bl	8001c32 <LL_GPIO_SetOutputPin>
	else			LL_GPIO_ResetOutputPin(SEN3_GPIO_Port,SEN3_Pin);
}
 80020fe:	e004      	b.n	800210a <Set_SenFR+0x26>
	else			LL_GPIO_ResetOutputPin(SEN3_GPIO_Port,SEN3_Pin);
 8002100:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8002104:	4803      	ldr	r0, [pc, #12]	; (8002114 <Set_SenFR+0x30>)
 8002106:	f7ff fda2 	bl	8001c4e <LL_GPIO_ResetOutputPin>
}
 800210a:	bf00      	nop
 800210c:	3708      	adds	r7, #8
 800210e:	46bd      	mov	sp, r7
 8002110:	bd80      	pop	{r7, pc}
 8002112:	bf00      	nop
 8002114:	48000800 	.word	0x48000800

08002118 <Set_MOT0>:

void Set_MOT0(uint8_t data){
 8002118:	b580      	push	{r7, lr}
 800211a:	b082      	sub	sp, #8
 800211c:	af00      	add	r7, sp, #0
 800211e:	4603      	mov	r3, r0
 8002120:	71fb      	strb	r3, [r7, #7]
	if(data == 1)	LL_GPIO_SetOutputPin(MOT0_GPIO_Port,MOT0_Pin);
 8002122:	79fb      	ldrb	r3, [r7, #7]
 8002124:	2b01      	cmp	r3, #1
 8002126:	d106      	bne.n	8002136 <Set_MOT0+0x1e>
 8002128:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800212c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002130:	f7ff fd7f 	bl	8001c32 <LL_GPIO_SetOutputPin>
	else			LL_GPIO_ResetOutputPin(MOT0_GPIO_Port,MOT0_Pin);
}
 8002134:	e005      	b.n	8002142 <Set_MOT0+0x2a>
	else			LL_GPIO_ResetOutputPin(MOT0_GPIO_Port,MOT0_Pin);
 8002136:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800213a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800213e:	f7ff fd86 	bl	8001c4e <LL_GPIO_ResetOutputPin>
}
 8002142:	bf00      	nop
 8002144:	3708      	adds	r7, #8
 8002146:	46bd      	mov	sp, r7
 8002148:	bd80      	pop	{r7, pc}
	...

0800214c <Set_MOT1>:

void Set_MOT1(uint8_t data){
 800214c:	b580      	push	{r7, lr}
 800214e:	b082      	sub	sp, #8
 8002150:	af00      	add	r7, sp, #0
 8002152:	4603      	mov	r3, r0
 8002154:	71fb      	strb	r3, [r7, #7]
	if(data == 1)	LL_GPIO_SetOutputPin(MOT1_GPIO_Port,MOT1_Pin);
 8002156:	79fb      	ldrb	r3, [r7, #7]
 8002158:	2b01      	cmp	r3, #1
 800215a:	d104      	bne.n	8002166 <Set_MOT1+0x1a>
 800215c:	2110      	movs	r1, #16
 800215e:	4806      	ldr	r0, [pc, #24]	; (8002178 <Set_MOT1+0x2c>)
 8002160:	f7ff fd67 	bl	8001c32 <LL_GPIO_SetOutputPin>
	else			LL_GPIO_ResetOutputPin(MOT1_GPIO_Port,MOT1_Pin);
}
 8002164:	e003      	b.n	800216e <Set_MOT1+0x22>
	else			LL_GPIO_ResetOutputPin(MOT1_GPIO_Port,MOT1_Pin);
 8002166:	2110      	movs	r1, #16
 8002168:	4803      	ldr	r0, [pc, #12]	; (8002178 <Set_MOT1+0x2c>)
 800216a:	f7ff fd70 	bl	8001c4e <LL_GPIO_ResetOutputPin>
}
 800216e:	bf00      	nop
 8002170:	3708      	adds	r7, #8
 8002172:	46bd      	mov	sp, r7
 8002174:	bd80      	pop	{r7, pc}
 8002176:	bf00      	nop
 8002178:	48000400 	.word	0x48000400

0800217c <__NVIC_SetPriorityGrouping>:
{
 800217c:	b480      	push	{r7}
 800217e:	b085      	sub	sp, #20
 8002180:	af00      	add	r7, sp, #0
 8002182:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002184:	687b      	ldr	r3, [r7, #4]
 8002186:	f003 0307 	and.w	r3, r3, #7
 800218a:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800218c:	4b0c      	ldr	r3, [pc, #48]	; (80021c0 <__NVIC_SetPriorityGrouping+0x44>)
 800218e:	68db      	ldr	r3, [r3, #12]
 8002190:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002192:	68ba      	ldr	r2, [r7, #8]
 8002194:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002198:	4013      	ands	r3, r2
 800219a:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800219c:	68fb      	ldr	r3, [r7, #12]
 800219e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80021a0:	68bb      	ldr	r3, [r7, #8]
 80021a2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80021a4:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80021a8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80021ac:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80021ae:	4a04      	ldr	r2, [pc, #16]	; (80021c0 <__NVIC_SetPriorityGrouping+0x44>)
 80021b0:	68bb      	ldr	r3, [r7, #8]
 80021b2:	60d3      	str	r3, [r2, #12]
}
 80021b4:	bf00      	nop
 80021b6:	3714      	adds	r7, #20
 80021b8:	46bd      	mov	sp, r7
 80021ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021be:	4770      	bx	lr
 80021c0:	e000ed00 	.word	0xe000ed00

080021c4 <LL_RCC_HSI_Enable>:
  * @brief  Enable HSI oscillator
  * @rmtoll CR           HSION         LL_RCC_HSI_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_HSI_Enable(void)
{
 80021c4:	b480      	push	{r7}
 80021c6:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_HSION);
 80021c8:	4b05      	ldr	r3, [pc, #20]	; (80021e0 <LL_RCC_HSI_Enable+0x1c>)
 80021ca:	681b      	ldr	r3, [r3, #0]
 80021cc:	4a04      	ldr	r2, [pc, #16]	; (80021e0 <LL_RCC_HSI_Enable+0x1c>)
 80021ce:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80021d2:	6013      	str	r3, [r2, #0]
}
 80021d4:	bf00      	nop
 80021d6:	46bd      	mov	sp, r7
 80021d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021dc:	4770      	bx	lr
 80021de:	bf00      	nop
 80021e0:	40021000 	.word	0x40021000

080021e4 <LL_RCC_HSI_IsReady>:
  * @brief  Check if HSI clock is ready
  * @rmtoll CR           HSIRDY        LL_RCC_HSI_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_HSI_IsReady(void)
{
 80021e4:	b480      	push	{r7}
 80021e6:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) == (RCC_CR_HSIRDY)) ? 1UL : 0UL);
 80021e8:	4b07      	ldr	r3, [pc, #28]	; (8002208 <LL_RCC_HSI_IsReady+0x24>)
 80021ea:	681b      	ldr	r3, [r3, #0]
 80021ec:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80021f0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80021f4:	d101      	bne.n	80021fa <LL_RCC_HSI_IsReady+0x16>
 80021f6:	2301      	movs	r3, #1
 80021f8:	e000      	b.n	80021fc <LL_RCC_HSI_IsReady+0x18>
 80021fa:	2300      	movs	r3, #0
}
 80021fc:	4618      	mov	r0, r3
 80021fe:	46bd      	mov	sp, r7
 8002200:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002204:	4770      	bx	lr
 8002206:	bf00      	nop
 8002208:	40021000 	.word	0x40021000

0800220c <LL_RCC_HSI_SetCalibTrimming>:
  * @rmtoll ICSCR        HSITRIM       LL_RCC_HSI_SetCalibTrimming
  * @param  Value Between Min_Data = 0 and Max_Data = 127
  * @retval None
  */
__STATIC_INLINE void LL_RCC_HSI_SetCalibTrimming(uint32_t Value)
{
 800220c:	b480      	push	{r7}
 800220e:	b083      	sub	sp, #12
 8002210:	af00      	add	r7, sp, #0
 8002212:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->ICSCR, RCC_ICSCR_HSITRIM, Value << RCC_ICSCR_HSITRIM_Pos);
 8002214:	4b07      	ldr	r3, [pc, #28]	; (8002234 <LL_RCC_HSI_SetCalibTrimming+0x28>)
 8002216:	685b      	ldr	r3, [r3, #4]
 8002218:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 800221c:	687b      	ldr	r3, [r7, #4]
 800221e:	061b      	lsls	r3, r3, #24
 8002220:	4904      	ldr	r1, [pc, #16]	; (8002234 <LL_RCC_HSI_SetCalibTrimming+0x28>)
 8002222:	4313      	orrs	r3, r2
 8002224:	604b      	str	r3, [r1, #4]
}
 8002226:	bf00      	nop
 8002228:	370c      	adds	r7, #12
 800222a:	46bd      	mov	sp, r7
 800222c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002230:	4770      	bx	lr
 8002232:	bf00      	nop
 8002234:	40021000 	.word	0x40021000

08002238 <LL_RCC_SetSysClkSource>:
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_HSE
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_PLL
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetSysClkSource(uint32_t Source)
{
 8002238:	b480      	push	{r7}
 800223a:	b083      	sub	sp, #12
 800223c:	af00      	add	r7, sp, #0
 800223e:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, Source);
 8002240:	4b06      	ldr	r3, [pc, #24]	; (800225c <LL_RCC_SetSysClkSource+0x24>)
 8002242:	689b      	ldr	r3, [r3, #8]
 8002244:	f023 0203 	bic.w	r2, r3, #3
 8002248:	4904      	ldr	r1, [pc, #16]	; (800225c <LL_RCC_SetSysClkSource+0x24>)
 800224a:	687b      	ldr	r3, [r7, #4]
 800224c:	4313      	orrs	r3, r2
 800224e:	608b      	str	r3, [r1, #8]
}
 8002250:	bf00      	nop
 8002252:	370c      	adds	r7, #12
 8002254:	46bd      	mov	sp, r7
 8002256:	f85d 7b04 	ldr.w	r7, [sp], #4
 800225a:	4770      	bx	lr
 800225c:	40021000 	.word	0x40021000

08002260 <LL_RCC_GetSysClkSource>:
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_HSI
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_HSE
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_PLL
  */
__STATIC_INLINE uint32_t LL_RCC_GetSysClkSource(void)
{
 8002260:	b480      	push	{r7}
 8002262:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 8002264:	4b04      	ldr	r3, [pc, #16]	; (8002278 <LL_RCC_GetSysClkSource+0x18>)
 8002266:	689b      	ldr	r3, [r3, #8]
 8002268:	f003 030c 	and.w	r3, r3, #12
}
 800226c:	4618      	mov	r0, r3
 800226e:	46bd      	mov	sp, r7
 8002270:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002274:	4770      	bx	lr
 8002276:	bf00      	nop
 8002278:	40021000 	.word	0x40021000

0800227c <LL_RCC_SetAHBPrescaler>:
  *         @arg @ref LL_RCC_SYSCLK_DIV_256
  *         @arg @ref LL_RCC_SYSCLK_DIV_512
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAHBPrescaler(uint32_t Prescaler)
{
 800227c:	b480      	push	{r7}
 800227e:	b083      	sub	sp, #12
 8002280:	af00      	add	r7, sp, #0
 8002282:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, Prescaler);
 8002284:	4b06      	ldr	r3, [pc, #24]	; (80022a0 <LL_RCC_SetAHBPrescaler+0x24>)
 8002286:	689b      	ldr	r3, [r3, #8]
 8002288:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800228c:	4904      	ldr	r1, [pc, #16]	; (80022a0 <LL_RCC_SetAHBPrescaler+0x24>)
 800228e:	687b      	ldr	r3, [r7, #4]
 8002290:	4313      	orrs	r3, r2
 8002292:	608b      	str	r3, [r1, #8]
}
 8002294:	bf00      	nop
 8002296:	370c      	adds	r7, #12
 8002298:	46bd      	mov	sp, r7
 800229a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800229e:	4770      	bx	lr
 80022a0:	40021000 	.word	0x40021000

080022a4 <LL_RCC_SetAPB1Prescaler>:
  *         @arg @ref LL_RCC_APB1_DIV_8
  *         @arg @ref LL_RCC_APB1_DIV_16
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAPB1Prescaler(uint32_t Prescaler)
{
 80022a4:	b480      	push	{r7}
 80022a6:	b083      	sub	sp, #12
 80022a8:	af00      	add	r7, sp, #0
 80022aa:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, Prescaler);
 80022ac:	4b06      	ldr	r3, [pc, #24]	; (80022c8 <LL_RCC_SetAPB1Prescaler+0x24>)
 80022ae:	689b      	ldr	r3, [r3, #8]
 80022b0:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80022b4:	4904      	ldr	r1, [pc, #16]	; (80022c8 <LL_RCC_SetAPB1Prescaler+0x24>)
 80022b6:	687b      	ldr	r3, [r7, #4]
 80022b8:	4313      	orrs	r3, r2
 80022ba:	608b      	str	r3, [r1, #8]
}
 80022bc:	bf00      	nop
 80022be:	370c      	adds	r7, #12
 80022c0:	46bd      	mov	sp, r7
 80022c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022c6:	4770      	bx	lr
 80022c8:	40021000 	.word	0x40021000

080022cc <LL_RCC_SetAPB2Prescaler>:
  *         @arg @ref LL_RCC_APB2_DIV_8
  *         @arg @ref LL_RCC_APB2_DIV_16
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAPB2Prescaler(uint32_t Prescaler)
{
 80022cc:	b480      	push	{r7}
 80022ce:	b083      	sub	sp, #12
 80022d0:	af00      	add	r7, sp, #0
 80022d2:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, Prescaler);
 80022d4:	4b06      	ldr	r3, [pc, #24]	; (80022f0 <LL_RCC_SetAPB2Prescaler+0x24>)
 80022d6:	689b      	ldr	r3, [r3, #8]
 80022d8:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 80022dc:	4904      	ldr	r1, [pc, #16]	; (80022f0 <LL_RCC_SetAPB2Prescaler+0x24>)
 80022de:	687b      	ldr	r3, [r7, #4]
 80022e0:	4313      	orrs	r3, r2
 80022e2:	608b      	str	r3, [r1, #8]
}
 80022e4:	bf00      	nop
 80022e6:	370c      	adds	r7, #12
 80022e8:	46bd      	mov	sp, r7
 80022ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022ee:	4770      	bx	lr
 80022f0:	40021000 	.word	0x40021000

080022f4 <LL_RCC_SetUSARTClockSource>:
  *         @arg @ref LL_RCC_USART3_CLKSOURCE_HSI
  *         @arg @ref LL_RCC_USART3_CLKSOURCE_LSE
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetUSARTClockSource(uint32_t USARTxSource)
{
 80022f4:	b480      	push	{r7}
 80022f6:	b083      	sub	sp, #12
 80022f8:	af00      	add	r7, sp, #0
 80022fa:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, (USARTxSource >> 16U), (USARTxSource & 0x0000FFFFU));
 80022fc:	4b09      	ldr	r3, [pc, #36]	; (8002324 <LL_RCC_SetUSARTClockSource+0x30>)
 80022fe:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 8002302:	687b      	ldr	r3, [r7, #4]
 8002304:	0c1b      	lsrs	r3, r3, #16
 8002306:	43db      	mvns	r3, r3
 8002308:	401a      	ands	r2, r3
 800230a:	687b      	ldr	r3, [r7, #4]
 800230c:	b29b      	uxth	r3, r3
 800230e:	4905      	ldr	r1, [pc, #20]	; (8002324 <LL_RCC_SetUSARTClockSource+0x30>)
 8002310:	4313      	orrs	r3, r2
 8002312:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
}
 8002316:	bf00      	nop
 8002318:	370c      	adds	r7, #12
 800231a:	46bd      	mov	sp, r7
 800231c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002320:	4770      	bx	lr
 8002322:	bf00      	nop
 8002324:	40021000 	.word	0x40021000

08002328 <LL_RCC_SetADCClockSource>:
  *
  *         (*) value not defined in all devices.
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetADCClockSource(uint32_t ADCxSource)
{
 8002328:	b480      	push	{r7}
 800232a:	b083      	sub	sp, #12
 800232c:	af00      	add	r7, sp, #0
 800232e:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, 3U << ((ADCxSource & 0x001F0000U) >> 16U), ((ADCxSource & 0x000000FFU) << ((ADCxSource & 0x001F0000U) >> 16U)));
 8002330:	4b0e      	ldr	r3, [pc, #56]	; (800236c <LL_RCC_SetADCClockSource+0x44>)
 8002332:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 8002336:	687b      	ldr	r3, [r7, #4]
 8002338:	0c1b      	lsrs	r3, r3, #16
 800233a:	f003 031f 	and.w	r3, r3, #31
 800233e:	2103      	movs	r1, #3
 8002340:	fa01 f303 	lsl.w	r3, r1, r3
 8002344:	43db      	mvns	r3, r3
 8002346:	401a      	ands	r2, r3
 8002348:	687b      	ldr	r3, [r7, #4]
 800234a:	b2d9      	uxtb	r1, r3
 800234c:	687b      	ldr	r3, [r7, #4]
 800234e:	0c1b      	lsrs	r3, r3, #16
 8002350:	f003 031f 	and.w	r3, r3, #31
 8002354:	fa01 f303 	lsl.w	r3, r1, r3
 8002358:	4904      	ldr	r1, [pc, #16]	; (800236c <LL_RCC_SetADCClockSource+0x44>)
 800235a:	4313      	orrs	r3, r2
 800235c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
}
 8002360:	bf00      	nop
 8002362:	370c      	adds	r7, #12
 8002364:	46bd      	mov	sp, r7
 8002366:	f85d 7b04 	ldr.w	r7, [sp], #4
 800236a:	4770      	bx	lr
 800236c:	40021000 	.word	0x40021000

08002370 <LL_RCC_PLL_Enable>:
  * @brief  Enable PLL
  * @rmtoll CR           PLLON         LL_RCC_PLL_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_PLL_Enable(void)
{
 8002370:	b480      	push	{r7}
 8002372:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_PLLON);
 8002374:	4b05      	ldr	r3, [pc, #20]	; (800238c <LL_RCC_PLL_Enable+0x1c>)
 8002376:	681b      	ldr	r3, [r3, #0]
 8002378:	4a04      	ldr	r2, [pc, #16]	; (800238c <LL_RCC_PLL_Enable+0x1c>)
 800237a:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800237e:	6013      	str	r3, [r2, #0]
}
 8002380:	bf00      	nop
 8002382:	46bd      	mov	sp, r7
 8002384:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002388:	4770      	bx	lr
 800238a:	bf00      	nop
 800238c:	40021000 	.word	0x40021000

08002390 <LL_RCC_PLL_IsReady>:
  * @brief  Check if PLL Ready
  * @rmtoll CR           PLLRDY        LL_RCC_PLL_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_IsReady(void)
{
 8002390:	b480      	push	{r7}
 8002392:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_PLLRDY) == (RCC_CR_PLLRDY)) ? 1UL : 0UL);
 8002394:	4b07      	ldr	r3, [pc, #28]	; (80023b4 <LL_RCC_PLL_IsReady+0x24>)
 8002396:	681b      	ldr	r3, [r3, #0]
 8002398:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800239c:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 80023a0:	d101      	bne.n	80023a6 <LL_RCC_PLL_IsReady+0x16>
 80023a2:	2301      	movs	r3, #1
 80023a4:	e000      	b.n	80023a8 <LL_RCC_PLL_IsReady+0x18>
 80023a6:	2300      	movs	r3, #0
}
 80023a8:	4618      	mov	r0, r3
 80023aa:	46bd      	mov	sp, r7
 80023ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023b0:	4770      	bx	lr
 80023b2:	bf00      	nop
 80023b4:	40021000 	.word	0x40021000

080023b8 <LL_RCC_PLL_ConfigDomain_SYS>:
  *         @arg @ref LL_RCC_PLLR_DIV_6
  *         @arg @ref LL_RCC_PLLR_DIV_8
  * @retval None
  */
__STATIC_INLINE void LL_RCC_PLL_ConfigDomain_SYS(uint32_t Source, uint32_t PLLM, uint32_t PLLN, uint32_t PLLR)
{
 80023b8:	b480      	push	{r7}
 80023ba:	b085      	sub	sp, #20
 80023bc:	af00      	add	r7, sp, #0
 80023be:	60f8      	str	r0, [r7, #12]
 80023c0:	60b9      	str	r1, [r7, #8]
 80023c2:	607a      	str	r2, [r7, #4]
 80023c4:	603b      	str	r3, [r7, #0]
  MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM | RCC_PLLCFGR_PLLN | RCC_PLLCFGR_PLLR,
 80023c6:	4b0a      	ldr	r3, [pc, #40]	; (80023f0 <LL_RCC_PLL_ConfigDomain_SYS+0x38>)
 80023c8:	68da      	ldr	r2, [r3, #12]
 80023ca:	4b0a      	ldr	r3, [pc, #40]	; (80023f4 <LL_RCC_PLL_ConfigDomain_SYS+0x3c>)
 80023cc:	4013      	ands	r3, r2
 80023ce:	68f9      	ldr	r1, [r7, #12]
 80023d0:	68ba      	ldr	r2, [r7, #8]
 80023d2:	4311      	orrs	r1, r2
 80023d4:	687a      	ldr	r2, [r7, #4]
 80023d6:	0212      	lsls	r2, r2, #8
 80023d8:	4311      	orrs	r1, r2
 80023da:	683a      	ldr	r2, [r7, #0]
 80023dc:	430a      	orrs	r2, r1
 80023de:	4904      	ldr	r1, [pc, #16]	; (80023f0 <LL_RCC_PLL_ConfigDomain_SYS+0x38>)
 80023e0:	4313      	orrs	r3, r2
 80023e2:	60cb      	str	r3, [r1, #12]
             Source | PLLM | (PLLN << RCC_PLLCFGR_PLLN_Pos) | PLLR);
}
 80023e4:	bf00      	nop
 80023e6:	3714      	adds	r7, #20
 80023e8:	46bd      	mov	sp, r7
 80023ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023ee:	4770      	bx	lr
 80023f0:	40021000 	.word	0x40021000
 80023f4:	f9ff800c 	.word	0xf9ff800c

080023f8 <LL_RCC_PLL_EnableDomain_SYS>:
  * @brief  Enable PLL output mapped on SYSCLK domain
  * @rmtoll PLLCFGR      PLLREN        LL_RCC_PLL_EnableDomain_SYS
  * @retval None
  */
__STATIC_INLINE void LL_RCC_PLL_EnableDomain_SYS(void)
{
 80023f8:	b480      	push	{r7}
 80023fa:	af00      	add	r7, sp, #0
  SET_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLREN);
 80023fc:	4b05      	ldr	r3, [pc, #20]	; (8002414 <LL_RCC_PLL_EnableDomain_SYS+0x1c>)
 80023fe:	68db      	ldr	r3, [r3, #12]
 8002400:	4a04      	ldr	r2, [pc, #16]	; (8002414 <LL_RCC_PLL_EnableDomain_SYS+0x1c>)
 8002402:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8002406:	60d3      	str	r3, [r2, #12]
}
 8002408:	bf00      	nop
 800240a:	46bd      	mov	sp, r7
 800240c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002410:	4770      	bx	lr
 8002412:	bf00      	nop
 8002414:	40021000 	.word	0x40021000

08002418 <LL_APB1_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
  */
__STATIC_INLINE void LL_APB1_GRP1_EnableClock(uint32_t Periphs)
{
 8002418:	b480      	push	{r7}
 800241a:	b085      	sub	sp, #20
 800241c:	af00      	add	r7, sp, #0
 800241e:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB1ENR1, Periphs);
 8002420:	4b08      	ldr	r3, [pc, #32]	; (8002444 <LL_APB1_GRP1_EnableClock+0x2c>)
 8002422:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8002424:	4907      	ldr	r1, [pc, #28]	; (8002444 <LL_APB1_GRP1_EnableClock+0x2c>)
 8002426:	687b      	ldr	r3, [r7, #4]
 8002428:	4313      	orrs	r3, r2
 800242a:	658b      	str	r3, [r1, #88]	; 0x58
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB1ENR1, Periphs);
 800242c:	4b05      	ldr	r3, [pc, #20]	; (8002444 <LL_APB1_GRP1_EnableClock+0x2c>)
 800242e:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8002430:	687b      	ldr	r3, [r7, #4]
 8002432:	4013      	ands	r3, r2
 8002434:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8002436:	68fb      	ldr	r3, [r7, #12]
}
 8002438:	bf00      	nop
 800243a:	3714      	adds	r7, #20
 800243c:	46bd      	mov	sp, r7
 800243e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002442:	4770      	bx	lr
 8002444:	40021000 	.word	0x40021000

08002448 <LL_APB2_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
  */
__STATIC_INLINE void LL_APB2_GRP1_EnableClock(uint32_t Periphs)
{
 8002448:	b480      	push	{r7}
 800244a:	b085      	sub	sp, #20
 800244c:	af00      	add	r7, sp, #0
 800244e:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB2ENR, Periphs);
 8002450:	4b08      	ldr	r3, [pc, #32]	; (8002474 <LL_APB2_GRP1_EnableClock+0x2c>)
 8002452:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8002454:	4907      	ldr	r1, [pc, #28]	; (8002474 <LL_APB2_GRP1_EnableClock+0x2c>)
 8002456:	687b      	ldr	r3, [r7, #4]
 8002458:	4313      	orrs	r3, r2
 800245a:	660b      	str	r3, [r1, #96]	; 0x60
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB2ENR, Periphs);
 800245c:	4b05      	ldr	r3, [pc, #20]	; (8002474 <LL_APB2_GRP1_EnableClock+0x2c>)
 800245e:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8002460:	687b      	ldr	r3, [r7, #4]
 8002462:	4013      	ands	r3, r2
 8002464:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8002466:	68fb      	ldr	r3, [r7, #12]
}
 8002468:	bf00      	nop
 800246a:	3714      	adds	r7, #20
 800246c:	46bd      	mov	sp, r7
 800246e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002472:	4770      	bx	lr
 8002474:	40021000 	.word	0x40021000

08002478 <LL_FLASH_SetLatency>:
  *
  *         (*) value not defined in all devices.
  * @retval None
  */
__STATIC_INLINE void LL_FLASH_SetLatency(uint32_t Latency)
{
 8002478:	b480      	push	{r7}
 800247a:	b083      	sub	sp, #12
 800247c:	af00      	add	r7, sp, #0
 800247e:	6078      	str	r0, [r7, #4]
  MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, Latency);
 8002480:	4b06      	ldr	r3, [pc, #24]	; (800249c <LL_FLASH_SetLatency+0x24>)
 8002482:	681b      	ldr	r3, [r3, #0]
 8002484:	f023 020f 	bic.w	r2, r3, #15
 8002488:	4904      	ldr	r1, [pc, #16]	; (800249c <LL_FLASH_SetLatency+0x24>)
 800248a:	687b      	ldr	r3, [r7, #4]
 800248c:	4313      	orrs	r3, r2
 800248e:	600b      	str	r3, [r1, #0]
}
 8002490:	bf00      	nop
 8002492:	370c      	adds	r7, #12
 8002494:	46bd      	mov	sp, r7
 8002496:	f85d 7b04 	ldr.w	r7, [sp], #4
 800249a:	4770      	bx	lr
 800249c:	40022000 	.word	0x40022000

080024a0 <LL_FLASH_GetLatency>:
  *         @arg @ref LL_FLASH_LATENCY_15 (*)
  *
  *         (*) value not defined in all devices.
  */
__STATIC_INLINE uint32_t LL_FLASH_GetLatency(void)
{
 80024a0:	b480      	push	{r7}
 80024a2:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(FLASH->ACR, FLASH_ACR_LATENCY));
 80024a4:	4b04      	ldr	r3, [pc, #16]	; (80024b8 <LL_FLASH_GetLatency+0x18>)
 80024a6:	681b      	ldr	r3, [r3, #0]
 80024a8:	f003 030f 	and.w	r3, r3, #15
}
 80024ac:	4618      	mov	r0, r3
 80024ae:	46bd      	mov	sp, r7
 80024b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024b4:	4770      	bx	lr
 80024b6:	bf00      	nop
 80024b8:	40022000 	.word	0x40022000

080024bc <LL_PWR_EnableRange1BoostMode>:
  * @brief  Enable main regulator voltage range 1 boost mode
  * @rmtoll CR5          R1MODE        LL_PWR_EnableRange1BoostMode
  * @retval None
  */
__STATIC_INLINE void LL_PWR_EnableRange1BoostMode(void)
{
 80024bc:	b480      	push	{r7}
 80024be:	af00      	add	r7, sp, #0
  CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80024c0:	4b06      	ldr	r3, [pc, #24]	; (80024dc <LL_PWR_EnableRange1BoostMode+0x20>)
 80024c2:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80024c6:	4a05      	ldr	r2, [pc, #20]	; (80024dc <LL_PWR_EnableRange1BoostMode+0x20>)
 80024c8:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80024cc:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
}
 80024d0:	bf00      	nop
 80024d2:	46bd      	mov	sp, r7
 80024d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024d8:	4770      	bx	lr
 80024da:	bf00      	nop
 80024dc:	40007000 	.word	0x40007000

080024e0 <LL_PWR_DisableUCPDDeadBattery>:
  *         control to the UCPD (which should therefore be initialized before doing the disable).
  * @rmtoll CR3          UCPD_DBDIS           LL_PWR_DisableUCPDDeadBattery
  * @retval None
  */
__STATIC_INLINE void LL_PWR_DisableUCPDDeadBattery(void)
{
 80024e0:	b480      	push	{r7}
 80024e2:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 80024e4:	4b05      	ldr	r3, [pc, #20]	; (80024fc <LL_PWR_DisableUCPDDeadBattery+0x1c>)
 80024e6:	689b      	ldr	r3, [r3, #8]
 80024e8:	4a04      	ldr	r2, [pc, #16]	; (80024fc <LL_PWR_DisableUCPDDeadBattery+0x1c>)
 80024ea:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80024ee:	6093      	str	r3, [r2, #8]
}
 80024f0:	bf00      	nop
 80024f2:	46bd      	mov	sp, r7
 80024f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024f8:	4770      	bx	lr
 80024fa:	bf00      	nop
 80024fc:	40007000 	.word	0x40007000

08002500 <__io_putchar>:

/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
void __io_putchar(uint8_t ch){
 8002500:	b580      	push	{r7, lr}
 8002502:	b082      	sub	sp, #8
 8002504:	af00      	add	r7, sp, #0
 8002506:	4603      	mov	r3, r0
 8002508:	71fb      	strb	r3, [r7, #7]
	USART_TransmitByte(ch);
 800250a:	79fb      	ldrb	r3, [r7, #7]
 800250c:	4618      	mov	r0, r3
 800250e:	f003 f85d 	bl	80055cc <USART_TransmitByte>
}
 8002512:	bf00      	nop
 8002514:	3708      	adds	r7, #8
 8002516:	46bd      	mov	sp, r7
 8002518:	bd80      	pop	{r7, pc}
	...

0800251c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800251c:	b580      	push	{r7, lr}
 800251e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 1 */
	setbuf(stdout,NULL);
 8002520:	4b36      	ldr	r3, [pc, #216]	; (80025fc <main+0xe0>)
 8002522:	681b      	ldr	r3, [r3, #0]
 8002524:	689b      	ldr	r3, [r3, #8]
 8002526:	2100      	movs	r1, #0
 8002528:	4618      	mov	r0, r3
 800252a:	f00c faab 	bl	800ea84 <setbuf>

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */

  LL_APB2_GRP1_EnableClock(LL_APB2_GRP1_PERIPH_SYSCFG);
 800252e:	2001      	movs	r0, #1
 8002530:	f7ff ff8a 	bl	8002448 <LL_APB2_GRP1_EnableClock>
  LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_PWR);
 8002534:	f04f 5080 	mov.w	r0, #268435456	; 0x10000000
 8002538:	f7ff ff6e 	bl	8002418 <LL_APB1_GRP1_EnableClock>

  NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800253c:	2003      	movs	r0, #3
 800253e:	f7ff fe1d 	bl	800217c <__NVIC_SetPriorityGrouping>

  /* System interrupt init*/

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  LL_PWR_DisableUCPDDeadBattery();
 8002542:	f7ff ffcd 	bl	80024e0 <LL_PWR_DisableUCPDDeadBattery>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8002546:	f000 f85d 	bl	8002604 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800254a:	f7ff fb8f 	bl	8001c6c <MX_GPIO_Init>
  MX_DMA_Init();
 800254e:	f7ff fa0f 	bl	8001970 <MX_DMA_Init>
  MX_USART1_UART_Init();
 8002552:	f002 ff6f 	bl	8005434 <MX_USART1_UART_Init>
  MX_SPI2_Init();
 8002556:	f001 fa57 	bl	8003a08 <MX_SPI2_Init>
  MX_ADC1_Init();
 800255a:	f7fe fd8f 	bl	800107c <MX_ADC1_Init>
  MX_ADC3_Init();
 800255e:	f7fe feaf 	bl	80012c0 <MX_ADC3_Init>
  MX_SPI1_Init();
 8002562:	f001 f985 	bl	8003870 <MX_SPI1_Init>
  MX_ADC4_Init();
 8002566:	f7fe ff5f 	bl	8001428 <MX_ADC4_Init>
  MX_TIM2_Init();
 800256a:	f002 fa05 	bl	8004978 <MX_TIM2_Init>
  MX_TIM3_Init();
 800256e:	f002 fa73 	bl	8004a58 <MX_TIM3_Init>
  MX_TIM1_Init();
 8002572:	f002 f9a9 	bl	80048c8 <MX_TIM1_Init>
  MX_TIM4_Init();
 8002576:	f002 fadb 	bl	8004b30 <MX_TIM4_Init>
  MX_TIM5_Init();
 800257a:	f002 fb17 	bl	8004bac <MX_TIM5_Init>
  MX_TIM6_Init();
 800257e:	f002 fb53 	bl	8004c28 <MX_TIM6_Init>
  MX_TIM8_Init();
 8002582:	f002 fb8b 	bl	8004c9c <MX_TIM8_Init>
  /* USER CODE BEGIN 2 */
  HAL_init();
 8002586:	f005 fa0b 	bl	80079a0 <HAL_init>
  
  SetLED(0x0E);
 800258a:	200e      	movs	r0, #14
 800258c:	f7ff fcd8 	bl	8001f40 <SetLED>
  LL_mDelay(200);
 8002590:	20c8      	movs	r0, #200	; 0xc8
 8002592:	f00b fb35 	bl	800dc00 <LL_mDelay>
  SetLED(0x00);
 8002596:	2000      	movs	r0, #0
 8002598:	f7ff fcd2 	bl	8001f40 <SetLED>
  LL_mDelay(200);
 800259c:	20c8      	movs	r0, #200	; 0xc8
 800259e:	f00b fb2f 	bl	800dc00 <LL_mDelay>
  SetLED(0x0E);
 80025a2:	200e      	movs	r0, #14
 80025a4:	f7ff fccc 	bl	8001f40 <SetLED>
  LL_mDelay(200);
 80025a8:	20c8      	movs	r0, #200	; 0xc8
 80025aa:	f00b fb29 	bl	800dc00 <LL_mDelay>
  SetLED(0x00);
 80025ae:	2000      	movs	r0, #0
 80025b0:	f7ff fcc6 	bl	8001f40 <SetLED>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
    if (( SW_IsOn_1() == SW_ON)/*||(Get_NowSpeed()>100) */){
 80025b4:	f7ff fd42 	bl	800203c <SW_IsOn_1>
 80025b8:	4603      	mov	r3, r0
 80025ba:	2b01      	cmp	r3, #1
 80025bc:	d108      	bne.n	80025d0 <main+0xb4>
		MODE_inc();								// 1
 80025be:	f005 fb8b 	bl	8007cd8 <MODE_inc>
		LL_mDelay(200);			// SW????????
 80025c2:	20c8      	movs	r0, #200	; 0xc8
 80025c4:	f00b fb1c 	bl	800dc00 <LL_mDelay>
		printf("mode selecting\r\n");
 80025c8:	480d      	ldr	r0, [pc, #52]	; (8002600 <main+0xe4>)
 80025ca:	f00c fa53 	bl	800ea74 <puts>
 80025ce:	e00e      	b.n	80025ee <main+0xd2>
	}
	else if (( SW_IsOn_0() == SW_ON )||(TRUE == MODE_CheckExe())){
 80025d0:	f7ff fd28 	bl	8002024 <SW_IsOn_0>
 80025d4:	4603      	mov	r3, r0
 80025d6:	2b01      	cmp	r3, #1
 80025d8:	d004      	beq.n	80025e4 <main+0xc8>
 80025da:	f005 feb6 	bl	800834a <MODE_CheckExe>
 80025de:	4603      	mov	r3, r0
 80025e0:	2b00      	cmp	r3, #0
 80025e2:	d004      	beq.n	80025ee <main+0xd2>
//		else if ( SW_ON == SW_EXE_PIN ){
		MODE_exe();								// ?
 80025e4:	f005 fcbc 	bl	8007f60 <MODE_exe>
		LL_mDelay(200);			// SW????????
 80025e8:	20c8      	movs	r0, #200	; 0xc8
 80025ea:	f00b fb09 	bl	800dc00 <LL_mDelay>
	}
    LL_mDelay(100);
 80025ee:	2064      	movs	r0, #100	; 0x64
 80025f0:	f00b fb06 	bl	800dc00 <LL_mDelay>
  Get_Sen_Nowdata();
 80025f4:	f008 f902 	bl	800a7fc <Get_Sen_Nowdata>
    if (( SW_IsOn_1() == SW_ON)/*||(Get_NowSpeed()>100) */){
 80025f8:	e7dc      	b.n	80025b4 <main+0x98>
 80025fa:	bf00      	nop
 80025fc:	20000020 	.word	0x20000020
 8002600:	08013638 	.word	0x08013638

08002604 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002604:	b580      	push	{r7, lr}
 8002606:	af00      	add	r7, sp, #0
  LL_FLASH_SetLatency(LL_FLASH_LATENCY_4);
 8002608:	2004      	movs	r0, #4
 800260a:	f7ff ff35 	bl	8002478 <LL_FLASH_SetLatency>
  while(LL_FLASH_GetLatency() != LL_FLASH_LATENCY_4)
 800260e:	bf00      	nop
 8002610:	f7ff ff46 	bl	80024a0 <LL_FLASH_GetLatency>
 8002614:	4603      	mov	r3, r0
 8002616:	2b04      	cmp	r3, #4
 8002618:	d1fa      	bne.n	8002610 <SystemClock_Config+0xc>
  {
  }
  LL_PWR_EnableRange1BoostMode();
 800261a:	f7ff ff4f 	bl	80024bc <LL_PWR_EnableRange1BoostMode>
  LL_RCC_HSI_Enable();
 800261e:	f7ff fdd1 	bl	80021c4 <LL_RCC_HSI_Enable>
   /* Wait till HSI is ready */
  while(LL_RCC_HSI_IsReady() != 1)
 8002622:	bf00      	nop
 8002624:	f7ff fdde 	bl	80021e4 <LL_RCC_HSI_IsReady>
 8002628:	4603      	mov	r3, r0
 800262a:	2b01      	cmp	r3, #1
 800262c:	d1fa      	bne.n	8002624 <SystemClock_Config+0x20>
  {
  }

  LL_RCC_HSI_SetCalibTrimming(64);
 800262e:	2040      	movs	r0, #64	; 0x40
 8002630:	f7ff fdec 	bl	800220c <LL_RCC_HSI_SetCalibTrimming>
  LL_RCC_PLL_ConfigDomain_SYS(LL_RCC_PLLSOURCE_HSI, LL_RCC_PLLM_DIV_4, 85, LL_RCC_PLLR_DIV_2);
 8002634:	2300      	movs	r3, #0
 8002636:	2255      	movs	r2, #85	; 0x55
 8002638:	2130      	movs	r1, #48	; 0x30
 800263a:	2002      	movs	r0, #2
 800263c:	f7ff febc 	bl	80023b8 <LL_RCC_PLL_ConfigDomain_SYS>
  LL_RCC_PLL_EnableDomain_SYS();
 8002640:	f7ff feda 	bl	80023f8 <LL_RCC_PLL_EnableDomain_SYS>
  LL_RCC_PLL_Enable();
 8002644:	f7ff fe94 	bl	8002370 <LL_RCC_PLL_Enable>
   /* Wait till PLL is ready */
  while(LL_RCC_PLL_IsReady() != 1)
 8002648:	bf00      	nop
 800264a:	f7ff fea1 	bl	8002390 <LL_RCC_PLL_IsReady>
 800264e:	4603      	mov	r3, r0
 8002650:	2b01      	cmp	r3, #1
 8002652:	d1fa      	bne.n	800264a <SystemClock_Config+0x46>
  {
  }

  LL_RCC_SetSysClkSource(LL_RCC_SYS_CLKSOURCE_PLL);
 8002654:	2003      	movs	r0, #3
 8002656:	f7ff fdef 	bl	8002238 <LL_RCC_SetSysClkSource>
  LL_RCC_SetAHBPrescaler(LL_RCC_SYSCLK_DIV_2);
 800265a:	2080      	movs	r0, #128	; 0x80
 800265c:	f7ff fe0e 	bl	800227c <LL_RCC_SetAHBPrescaler>
   /* Wait till System clock is ready */
  while(LL_RCC_GetSysClkSource() != LL_RCC_SYS_CLKSOURCE_STATUS_PLL)
 8002660:	bf00      	nop
 8002662:	f7ff fdfd 	bl	8002260 <LL_RCC_GetSysClkSource>
 8002666:	4603      	mov	r3, r0
 8002668:	2b0c      	cmp	r3, #12
 800266a:	d1fa      	bne.n	8002662 <SystemClock_Config+0x5e>
  {
  }

  /* Insure 1s transition state at intermediate medium speed clock based on DWT */
  CoreDebug->DEMCR |= CoreDebug_DEMCR_TRCENA_Msk;
 800266c:	4b17      	ldr	r3, [pc, #92]	; (80026cc <SystemClock_Config+0xc8>)
 800266e:	68db      	ldr	r3, [r3, #12]
 8002670:	4a16      	ldr	r2, [pc, #88]	; (80026cc <SystemClock_Config+0xc8>)
 8002672:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8002676:	60d3      	str	r3, [r2, #12]
  DWT->CTRL |= DWT_CTRL_CYCCNTENA_Msk;
 8002678:	4b15      	ldr	r3, [pc, #84]	; (80026d0 <SystemClock_Config+0xcc>)
 800267a:	681b      	ldr	r3, [r3, #0]
 800267c:	4a14      	ldr	r2, [pc, #80]	; (80026d0 <SystemClock_Config+0xcc>)
 800267e:	f043 0301 	orr.w	r3, r3, #1
 8002682:	6013      	str	r3, [r2, #0]
  DWT->CYCCNT = 0;
 8002684:	4b12      	ldr	r3, [pc, #72]	; (80026d0 <SystemClock_Config+0xcc>)
 8002686:	2200      	movs	r2, #0
 8002688:	605a      	str	r2, [r3, #4]
  while(DWT->CYCCNT < 100);
 800268a:	bf00      	nop
 800268c:	4b10      	ldr	r3, [pc, #64]	; (80026d0 <SystemClock_Config+0xcc>)
 800268e:	685b      	ldr	r3, [r3, #4]
 8002690:	2b63      	cmp	r3, #99	; 0x63
 8002692:	d9fb      	bls.n	800268c <SystemClock_Config+0x88>
  /* Set AHB prescaler*/
  LL_RCC_SetAHBPrescaler(LL_RCC_SYSCLK_DIV_1);
 8002694:	2000      	movs	r0, #0
 8002696:	f7ff fdf1 	bl	800227c <LL_RCC_SetAHBPrescaler>
  LL_RCC_SetAPB1Prescaler(LL_RCC_APB1_DIV_1);
 800269a:	2000      	movs	r0, #0
 800269c:	f7ff fe02 	bl	80022a4 <LL_RCC_SetAPB1Prescaler>
  LL_RCC_SetAPB2Prescaler(LL_RCC_APB2_DIV_1);
 80026a0:	2000      	movs	r0, #0
 80026a2:	f7ff fe13 	bl	80022cc <LL_RCC_SetAPB2Prescaler>

  LL_Init1msTick(170000000);
 80026a6:	480b      	ldr	r0, [pc, #44]	; (80026d4 <SystemClock_Config+0xd0>)
 80026a8:	f00b fa9c 	bl	800dbe4 <LL_Init1msTick>

  LL_SetSystemCoreClock(170000000);
 80026ac:	4809      	ldr	r0, [pc, #36]	; (80026d4 <SystemClock_Config+0xd0>)
 80026ae:	f00b facd 	bl	800dc4c <LL_SetSystemCoreClock>
  LL_RCC_SetUSARTClockSource(LL_RCC_USART1_CLKSOURCE_PCLK2);
 80026b2:	f44f 3040 	mov.w	r0, #196608	; 0x30000
 80026b6:	f7ff fe1d 	bl	80022f4 <LL_RCC_SetUSARTClockSource>
  LL_RCC_SetADCClockSource(LL_RCC_ADC12_CLKSOURCE_SYSCLK);
 80026ba:	4807      	ldr	r0, [pc, #28]	; (80026d8 <SystemClock_Config+0xd4>)
 80026bc:	f7ff fe34 	bl	8002328 <LL_RCC_SetADCClockSource>
  LL_RCC_SetADCClockSource(LL_RCC_ADC345_CLKSOURCE_SYSCLK);
 80026c0:	4806      	ldr	r0, [pc, #24]	; (80026dc <SystemClock_Config+0xd8>)
 80026c2:	f7ff fe31 	bl	8002328 <LL_RCC_SetADCClockSource>
}
 80026c6:	bf00      	nop
 80026c8:	bd80      	pop	{r7, pc}
 80026ca:	bf00      	nop
 80026cc:	e000edf0 	.word	0xe000edf0
 80026d0:	e0001000 	.word	0xe0001000
 80026d4:	0a21fe80 	.word	0x0a21fe80
 80026d8:	001c0002 	.word	0x001c0002
 80026dc:	001e0002 	.word	0x001e0002

080026e0 <PARAM_setSpeedType>:
			{ 0.01,		0.2,	0,		0,		0.3,	0.03,	0,		1.5,		0.01,		1.5,		0.3,	0.03,	},	// PARAM_EXIT_SURA
		}
	};

void PARAM_setSpeedType( enPARAM_MODE en_mode, enPARAM_MOVE_SPEED en_speed )
{
 80026e0:	b580      	push	{r7, lr}
 80026e2:	b082      	sub	sp, #8
 80026e4:	af00      	add	r7, sp, #0
 80026e6:	4603      	mov	r3, r0
 80026e8:	460a      	mov	r2, r1
 80026ea:	71fb      	strb	r3, [r7, #7]
 80026ec:	4613      	mov	r3, r2
 80026ee:	71bb      	strb	r3, [r7, #6]
	switch( en_mode ){
 80026f0:	79fb      	ldrb	r3, [r7, #7]
 80026f2:	2b16      	cmp	r3, #22
 80026f4:	d007      	beq.n	8002706 <PARAM_setSpeedType+0x26>
 80026f6:	2b17      	cmp	r3, #23
 80026f8:	d009      	beq.n	800270e <PARAM_setSpeedType+0x2e>
 80026fa:	2b15      	cmp	r3, #21
 80026fc:	d10b      	bne.n	8002716 <PARAM_setSpeedType+0x36>
		
		case PARAM_ST:
			en_Speed_st = en_speed;
 80026fe:	4a0a      	ldr	r2, [pc, #40]	; (8002728 <PARAM_setSpeedType+0x48>)
 8002700:	79bb      	ldrb	r3, [r7, #6]
 8002702:	7013      	strb	r3, [r2, #0]
			break;
 8002704:	e00b      	b.n	800271e <PARAM_setSpeedType+0x3e>
		
		case PARAM_TRUN:
			en_Speed_trun = en_speed;
 8002706:	4a09      	ldr	r2, [pc, #36]	; (800272c <PARAM_setSpeedType+0x4c>)
 8002708:	79bb      	ldrb	r3, [r7, #6]
 800270a:	7013      	strb	r3, [r2, #0]
			break;
 800270c:	e007      	b.n	800271e <PARAM_setSpeedType+0x3e>
		
		case PARAM_SLA:
			en_Speed_sla = en_speed;
 800270e:	4a08      	ldr	r2, [pc, #32]	; (8002730 <PARAM_setSpeedType+0x50>)
 8002710:	79bb      	ldrb	r3, [r7, #6]
 8002712:	7013      	strb	r3, [r2, #0]
			break;
 8002714:	e003      	b.n	800271e <PARAM_setSpeedType+0x3e>
			
		default:
			printf("Can't find parameter type \n\r");
 8002716:	4807      	ldr	r0, [pc, #28]	; (8002734 <PARAM_setSpeedType+0x54>)
 8002718:	f00c f924 	bl	800e964 <iprintf>
			break;
 800271c:	bf00      	nop
	}
}
 800271e:	bf00      	nop
 8002720:	3708      	adds	r7, #8
 8002722:	46bd      	mov	sp, r7
 8002724:	bd80      	pop	{r7, pc}
 8002726:	bf00      	nop
 8002728:	20000000 	.word	0x20000000
 800272c:	20000001 	.word	0x20000001
 8002730:	20000002 	.word	0x20000002
 8002734:	08013648 	.word	0x08013648

08002738 <PARAM_getSpeed>:

const stSPEED* PARAM_getSpeed( enPARAM_MODE en_mode )
{
 8002738:	b580      	push	{r7, lr}
 800273a:	b084      	sub	sp, #16
 800273c:	af00      	add	r7, sp, #0
 800273e:	4603      	mov	r3, r0
 8002740:	71fb      	strb	r3, [r7, #7]
	const stSPEED* p_adr;
	
	switch( en_mode ){
 8002742:	79fb      	ldrb	r3, [r7, #7]
 8002744:	3b01      	subs	r3, #1
 8002746:	2b16      	cmp	r3, #22
 8002748:	d845      	bhi.n	80027d6 <PARAM_getSpeed+0x9e>
 800274a:	a201      	add	r2, pc, #4	; (adr r2, 8002750 <PARAM_getSpeed+0x18>)
 800274c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002750:	080027ad 	.word	0x080027ad
 8002754:	080027ad 	.word	0x080027ad
 8002758:	080027ad 	.word	0x080027ad
 800275c:	080027ad 	.word	0x080027ad
 8002760:	080027ad 	.word	0x080027ad
 8002764:	080027ad 	.word	0x080027ad
 8002768:	080027ad 	.word	0x080027ad
 800276c:	080027d7 	.word	0x080027d7
 8002770:	080027d7 	.word	0x080027d7
 8002774:	080027bb 	.word	0x080027bb
 8002778:	080027bb 	.word	0x080027bb
 800277c:	080027bb 	.word	0x080027bb
 8002780:	080027d7 	.word	0x080027d7
 8002784:	080027d7 	.word	0x080027d7
 8002788:	080027c9 	.word	0x080027c9
 800278c:	080027c9 	.word	0x080027c9
 8002790:	080027c9 	.word	0x080027c9
 8002794:	080027c9 	.word	0x080027c9
 8002798:	080027c9 	.word	0x080027c9
 800279c:	080027d7 	.word	0x080027d7
 80027a0:	080027ad 	.word	0x080027ad
 80027a4:	080027bb 	.word	0x080027bb
 80027a8:	080027c9 	.word	0x080027c9
//		case PARAM_BACK_DEC:											// (i)
		case PARAM_SKEW_ACC:											// ()
		case PARAM_SKEW_CONST:											// ()
		case PARAM_SKEW_DEC:											// ()
		case PARAM_HIT_WALL:											// 
			p_adr = &f_StSpeedData[en_Speed_st];
 80027ac:	4b11      	ldr	r3, [pc, #68]	; (80027f4 <PARAM_getSpeed+0xbc>)
 80027ae:	781b      	ldrb	r3, [r3, #0]
 80027b0:	011b      	lsls	r3, r3, #4
 80027b2:	4a11      	ldr	r2, [pc, #68]	; (80027f8 <PARAM_getSpeed+0xc0>)
 80027b4:	4413      	add	r3, r2
 80027b6:	60fb      	str	r3, [r7, #12]
			break;
 80027b8:	e017      	b.n	80027ea <PARAM_getSpeed+0xb2>
			
		case PARAM_TRUN:												// 
		case PARAM_ACC_TRUN:											// (nM)
		case PARAM_CONST_TRUN:											// (nM)
		case PARAM_DEC_TRUN:											// (nM)
			p_adr = &f_TurnSpeedData[en_Speed_trun];
 80027ba:	4b10      	ldr	r3, [pc, #64]	; (80027fc <PARAM_getSpeed+0xc4>)
 80027bc:	781b      	ldrb	r3, [r3, #0]
 80027be:	011b      	lsls	r3, r3, #4
 80027c0:	4a0f      	ldr	r2, [pc, #60]	; (8002800 <PARAM_getSpeed+0xc8>)
 80027c2:	4413      	add	r3, r2
 80027c4:	60fb      	str	r3, [r7, #12]
			break;
 80027c6:	e010      	b.n	80027ea <PARAM_getSpeed+0xb2>
		case PARAM_ENTRY_SURA:											// X[OOi(X[)
		case PARAM_ACC_SURA:											// (X[)
		case PARAM_CONST_SURA:											// (X[)
		case PARAM_DEC_SURA:											// (X[)
		case PARAM_EXIT_SURA:											// X[Oi(X[)
			p_adr = &f_SlaSpeedData[en_Speed_sla];
 80027c8:	4b0e      	ldr	r3, [pc, #56]	; (8002804 <PARAM_getSpeed+0xcc>)
 80027ca:	781b      	ldrb	r3, [r3, #0]
 80027cc:	011b      	lsls	r3, r3, #4
 80027ce:	4a0e      	ldr	r2, [pc, #56]	; (8002808 <PARAM_getSpeed+0xd0>)
 80027d0:	4413      	add	r3, r2
 80027d2:	60fb      	str	r3, [r7, #12]
			break;
 80027d4:	e009      	b.n	80027ea <PARAM_getSpeed+0xb2>

		default:														// ErrAEEEijhj
			printf("Can't find speed type \n\r");
 80027d6:	480d      	ldr	r0, [pc, #52]	; (800280c <PARAM_getSpeed+0xd4>)
 80027d8:	f00c f8c4 	bl	800e964 <iprintf>
			p_adr = &f_SlaSpeedData[en_Speed_sla];
 80027dc:	4b09      	ldr	r3, [pc, #36]	; (8002804 <PARAM_getSpeed+0xcc>)
 80027de:	781b      	ldrb	r3, [r3, #0]
 80027e0:	011b      	lsls	r3, r3, #4
 80027e2:	4a09      	ldr	r2, [pc, #36]	; (8002808 <PARAM_getSpeed+0xd0>)
 80027e4:	4413      	add	r3, r2
 80027e6:	60fb      	str	r3, [r7, #12]
			break;
 80027e8:	bf00      	nop
	}
	
	return p_adr;
 80027ea:	68fb      	ldr	r3, [r7, #12]
}
 80027ec:	4618      	mov	r0, r3
 80027ee:	3710      	adds	r7, #16
 80027f0:	46bd      	mov	sp, r7
 80027f2:	bd80      	pop	{r7, pc}
 80027f4:	20000000 	.word	0x20000000
 80027f8:	080139c0 	.word	0x080139c0
 80027fc:	20000001 	.word	0x20000001
 8002800:	08013a10 	.word	0x08013a10
 8002804:	20000002 	.word	0x20000002
 8002808:	08013a60 	.word	0x08013a60
 800280c:	08013668 	.word	0x08013668

08002810 <PARAM_getGain>:

const stGAIN* PARAM_getGain( enPARAM_MODE en_mode )
{
 8002810:	b580      	push	{r7, lr}
 8002812:	b084      	sub	sp, #16
 8002814:	af00      	add	r7, sp, #0
 8002816:	4603      	mov	r3, r0
 8002818:	71fb      	strb	r3, [r7, #7]
	const stGAIN* p_adr;
	
	switch( en_mode ){
 800281a:	79fb      	ldrb	r3, [r7, #7]
 800281c:	3b01      	subs	r3, #1
 800281e:	2b12      	cmp	r3, #18
 8002820:	d861      	bhi.n	80028e6 <PARAM_getGain+0xd6>
 8002822:	a201      	add	r2, pc, #4	; (adr r2, 8002828 <PARAM_getGain+0x18>)
 8002824:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002828:	08002875 	.word	0x08002875
 800282c:	08002875 	.word	0x08002875
 8002830:	08002875 	.word	0x08002875
 8002834:	08002875 	.word	0x08002875
 8002838:	08002875 	.word	0x08002875
 800283c:	08002875 	.word	0x08002875
 8002840:	08002875 	.word	0x08002875
 8002844:	080028e7 	.word	0x080028e7
 8002848:	080028e7 	.word	0x080028e7
 800284c:	0800289b 	.word	0x0800289b
 8002850:	0800289b 	.word	0x0800289b
 8002854:	0800289b 	.word	0x0800289b
 8002858:	080028e7 	.word	0x080028e7
 800285c:	080028e7 	.word	0x080028e7
 8002860:	080028c1 	.word	0x080028c1
 8002864:	080028c1 	.word	0x080028c1
 8002868:	080028c1 	.word	0x080028c1
 800286c:	080028c1 	.word	0x080028c1
 8002870:	080028c1 	.word	0x080028c1
//		case PARAM_BACK_DEC:											// (i)
		case PARAM_SKEW_ACC:											// ()
		case PARAM_SKEW_CONST:											// ()
		case PARAM_SKEW_DEC:											// ()
		case PARAM_HIT_WALL:											// 
			p_adr = &f_StGainData[en_Speed_st][GET_INDEX_ST( en_mode )];
 8002874:	4b29      	ldr	r3, [pc, #164]	; (800291c <PARAM_getGain+0x10c>)
 8002876:	781b      	ldrb	r3, [r3, #0]
 8002878:	4619      	mov	r1, r3
 800287a:	79fb      	ldrb	r3, [r7, #7]
 800287c:	3b01      	subs	r3, #1
 800287e:	461a      	mov	r2, r3
 8002880:	0052      	lsls	r2, r2, #1
 8002882:	441a      	add	r2, r3
 8002884:	0113      	lsls	r3, r2, #4
 8002886:	461a      	mov	r2, r3
 8002888:	460b      	mov	r3, r1
 800288a:	005b      	lsls	r3, r3, #1
 800288c:	440b      	add	r3, r1
 800288e:	01db      	lsls	r3, r3, #7
 8002890:	4413      	add	r3, r2
 8002892:	4a23      	ldr	r2, [pc, #140]	; (8002920 <PARAM_getGain+0x110>)
 8002894:	4413      	add	r3, r2
 8002896:	60fb      	str	r3, [r7, #12]
			break;
 8002898:	e03b      	b.n	8002912 <PARAM_getGain+0x102>
			
		case PARAM_ACC_TRUN:											// (nM)
		case PARAM_CONST_TRUN:											// (nM)
		case PARAM_DEC_TRUN:											// (nM)
			p_adr = &f_TurnGainData[en_Speed_trun][GET_INDEX_TRUN( en_mode )];
 800289a:	4b22      	ldr	r3, [pc, #136]	; (8002924 <PARAM_getGain+0x114>)
 800289c:	781b      	ldrb	r3, [r3, #0]
 800289e:	4619      	mov	r1, r3
 80028a0:	79fb      	ldrb	r3, [r7, #7]
 80028a2:	3b0a      	subs	r3, #10
 80028a4:	461a      	mov	r2, r3
 80028a6:	0052      	lsls	r2, r2, #1
 80028a8:	441a      	add	r2, r3
 80028aa:	0113      	lsls	r3, r2, #4
 80028ac:	461a      	mov	r2, r3
 80028ae:	460b      	mov	r3, r1
 80028b0:	005b      	lsls	r3, r3, #1
 80028b2:	440b      	add	r3, r1
 80028b4:	019b      	lsls	r3, r3, #6
 80028b6:	4413      	add	r3, r2
 80028b8:	4a1b      	ldr	r2, [pc, #108]	; (8002928 <PARAM_getGain+0x118>)
 80028ba:	4413      	add	r3, r2
 80028bc:	60fb      	str	r3, [r7, #12]
			break;
 80028be:	e028      	b.n	8002912 <PARAM_getGain+0x102>
		case PARAM_ENTRY_SURA:											// X[OOi(X[)
		case PARAM_ACC_SURA:											// (X[)
		case PARAM_CONST_SURA:											// (X[)
		case PARAM_DEC_SURA:											// (X[)
		case PARAM_EXIT_SURA:											// X[Oi(X[)
			p_adr = &f_SlaGainData[en_Speed_sla][GET_INDEX_SLA( en_mode )];
 80028c0:	4b1a      	ldr	r3, [pc, #104]	; (800292c <PARAM_getGain+0x11c>)
 80028c2:	781b      	ldrb	r3, [r3, #0]
 80028c4:	4619      	mov	r1, r3
 80028c6:	79fb      	ldrb	r3, [r7, #7]
 80028c8:	3b0f      	subs	r3, #15
 80028ca:	461a      	mov	r2, r3
 80028cc:	0052      	lsls	r2, r2, #1
 80028ce:	441a      	add	r2, r3
 80028d0:	0113      	lsls	r3, r2, #4
 80028d2:	461a      	mov	r2, r3
 80028d4:	460b      	mov	r3, r1
 80028d6:	00db      	lsls	r3, r3, #3
 80028d8:	440b      	add	r3, r1
 80028da:	015b      	lsls	r3, r3, #5
 80028dc:	4413      	add	r3, r2
 80028de:	4a14      	ldr	r2, [pc, #80]	; (8002930 <PARAM_getGain+0x120>)
 80028e0:	4413      	add	r3, r2
 80028e2:	60fb      	str	r3, [r7, #12]
			break;
 80028e4:	e015      	b.n	8002912 <PARAM_getGain+0x102>
		
		default:														// ErrAEEEijhj
			printf("Can't find gain type \n\r");
 80028e6:	4813      	ldr	r0, [pc, #76]	; (8002934 <PARAM_getGain+0x124>)
 80028e8:	f00c f83c 	bl	800e964 <iprintf>
			p_adr = &f_SlaGainData[en_Speed_sla][GET_INDEX_SLA( en_mode )];
 80028ec:	4b0f      	ldr	r3, [pc, #60]	; (800292c <PARAM_getGain+0x11c>)
 80028ee:	781b      	ldrb	r3, [r3, #0]
 80028f0:	4619      	mov	r1, r3
 80028f2:	79fb      	ldrb	r3, [r7, #7]
 80028f4:	3b0f      	subs	r3, #15
 80028f6:	461a      	mov	r2, r3
 80028f8:	0052      	lsls	r2, r2, #1
 80028fa:	441a      	add	r2, r3
 80028fc:	0113      	lsls	r3, r2, #4
 80028fe:	461a      	mov	r2, r3
 8002900:	460b      	mov	r3, r1
 8002902:	00db      	lsls	r3, r3, #3
 8002904:	440b      	add	r3, r1
 8002906:	015b      	lsls	r3, r3, #5
 8002908:	4413      	add	r3, r2
 800290a:	4a09      	ldr	r2, [pc, #36]	; (8002930 <PARAM_getGain+0x120>)
 800290c:	4413      	add	r3, r2
 800290e:	60fb      	str	r3, [r7, #12]
			break;
 8002910:	bf00      	nop
	}
	
	return p_adr;
 8002912:	68fb      	ldr	r3, [r7, #12]
}
 8002914:	4618      	mov	r0, r3
 8002916:	3710      	adds	r7, #16
 8002918:	46bd      	mov	sp, r7
 800291a:	bd80      	pop	{r7, pc}
 800291c:	20000000 	.word	0x20000000
 8002920:	08013ab0 	.word	0x08013ab0
 8002924:	20000001 	.word	0x20000001
 8002928:	08014230 	.word	0x08014230
 800292c:	20000002 	.word	0x20000002
 8002930:	080145f0 	.word	0x080145f0
 8002934:	08013684 	.word	0x08013684

08002938 <PARAM_makeSra>:

void PARAM_makeSra( float f_speed, float f_angAcc, float f_g , enSLA_TYPE en_mode)
{
 8002938:	b590      	push	{r4, r7, lr}
 800293a:	b095      	sub	sp, #84	; 0x54
 800293c:	af00      	add	r7, sp, #0
 800293e:	ed87 0a03 	vstr	s0, [r7, #12]
 8002942:	edc7 0a02 	vstr	s1, [r7, #8]
 8002946:	ed87 1a01 	vstr	s2, [r7, #4]
 800294a:	4603      	mov	r3, r0
 800294c:	70fb      	strb	r3, [r7, #3]
	float	f_start_x;					// Jnxu [mm]
	float	f_start_y;					// Jnyu [mm]
	float	f_final_x;					// Ixu [mm]
	float	f_final_y;					// Iyu [mm]
	float	f_final_ang;				// pIpx [rad]	
	float	f_maxAngleV		= 0;		// px[rad/s]
 800294e:	f04f 0300 	mov.w	r3, #0
 8002952:	62fb      	str	r3, [r7, #44]	; 0x2c
	float	f_timeAcc		= 0;		// [s]
 8002954:	f04f 0300 	mov.w	r3, #0
 8002958:	62bb      	str	r3, [r7, #40]	; 0x28
	float	f_accAngle		= 0;		// px[rad]
 800295a:	f04f 0300 	mov.w	r3, #0
 800295e:	627b      	str	r3, [r7, #36]	; 0x24
	float	f_timeConst		= 0;		// [s]
 8002960:	f04f 0300 	mov.w	r3, #0
 8002964:	623b      	str	r3, [r7, #32]
	float	f_constAngle	= 0;		// px[rad]
 8002966:	f04f 0300 	mov.w	r3, #0
 800296a:	61fb      	str	r3, [r7, #28]
	float	f_ang			= 0;		// ZpApx [rad]
 800296c:	f04f 0300 	mov.w	r3, #0
 8002970:	61bb      	str	r3, [r7, #24]
	float	f_time			= 0;		// ZpA [s]
 8002972:	f04f 0300 	mov.w	r3, #0
 8002976:	617b      	str	r3, [r7, #20]
	float	f_x;						// Zpxu [mm]
	float	f_y;						// Zpyu [mm]
	uint16_t	i = 0;						// [vp
 8002978:	2300      	movs	r3, #0
 800297a:	867b      	strh	r3, [r7, #50]	; 0x32
	stSLA* 	p_adr = &st_Sla[en_mode];		// L^sf[^
 800297c:	78fa      	ldrb	r2, [r7, #3]
 800297e:	4613      	mov	r3, r2
 8002980:	00db      	lsls	r3, r3, #3
 8002982:	4413      	add	r3, r2
 8002984:	009b      	lsls	r3, r3, #2
 8002986:	4aa8      	ldr	r2, [pc, #672]	; (8002c28 <PARAM_makeSra+0x2f0>)
 8002988:	4413      	add	r3, r2
 800298a:	613b      	str	r3, [r7, #16]

	/* X[lX[Kvp[^Z */
	switch(en_mode){
 800298c:	78fb      	ldrb	r3, [r7, #3]
 800298e:	2b03      	cmp	r3, #3
 8002990:	d83a      	bhi.n	8002a08 <PARAM_makeSra+0xd0>
 8002992:	a201      	add	r2, pc, #4	; (adr r2, 8002998 <PARAM_makeSra+0x60>)
 8002994:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002998:	080029a9 	.word	0x080029a9
 800299c:	080029c1 	.word	0x080029c1
 80029a0:	080029f1 	.word	0x080029f1
 80029a4:	080029d9 	.word	0x080029d9

		case SLA_90:
			f_start_x   = HALF_BLOCK;
 80029a8:	4ba0      	ldr	r3, [pc, #640]	; (8002c2c <PARAM_makeSra+0x2f4>)
 80029aa:	64fb      	str	r3, [r7, #76]	; 0x4c
			f_start_y   = 0.0f;
 80029ac:	f04f 0300 	mov.w	r3, #0
 80029b0:	64bb      	str	r3, [r7, #72]	; 0x48
			f_final_x   = BLOCK;
 80029b2:	4b9f      	ldr	r3, [pc, #636]	; (8002c30 <PARAM_makeSra+0x2f8>)
 80029b4:	647b      	str	r3, [r7, #68]	; 0x44
			f_final_y   = HALF_BLOCK;
 80029b6:	4b9d      	ldr	r3, [pc, #628]	; (8002c2c <PARAM_makeSra+0x2f4>)
 80029b8:	643b      	str	r3, [r7, #64]	; 0x40
			f_final_ang = 90.0f * DEG_TO_RAD;
 80029ba:	4b9e      	ldr	r3, [pc, #632]	; (8002c34 <PARAM_makeSra+0x2fc>)
 80029bc:	63fb      	str	r3, [r7, #60]	; 0x3c
			break;
 80029be:	e024      	b.n	8002a0a <PARAM_makeSra+0xd2>

		case SLA_45:
			f_start_x   = HALF_BLOCK;
 80029c0:	4b9a      	ldr	r3, [pc, #616]	; (8002c2c <PARAM_makeSra+0x2f4>)
 80029c2:	64fb      	str	r3, [r7, #76]	; 0x4c
			f_start_y   = 0.0f;
 80029c4:	f04f 0300 	mov.w	r3, #0
 80029c8:	64bb      	str	r3, [r7, #72]	; 0x48
			f_final_x   = BLOCK * 0.75f;
 80029ca:	4b9b      	ldr	r3, [pc, #620]	; (8002c38 <PARAM_makeSra+0x300>)
 80029cc:	647b      	str	r3, [r7, #68]	; 0x44
			f_final_y   = BLOCK * 0.75f;
 80029ce:	4b9a      	ldr	r3, [pc, #616]	; (8002c38 <PARAM_makeSra+0x300>)
 80029d0:	643b      	str	r3, [r7, #64]	; 0x40
			f_final_ang = 45.0f * DEG_TO_RAD;
 80029d2:	4b9a      	ldr	r3, [pc, #616]	; (8002c3c <PARAM_makeSra+0x304>)
 80029d4:	63fb      	str	r3, [r7, #60]	; 0x3c
			break;
 80029d6:	e018      	b.n	8002a0a <PARAM_makeSra+0xd2>
			
		case SLA_N90:
			f_start_x   = HALF_BLOCK * 0.5f * 1.4142f;
 80029d8:	4b99      	ldr	r3, [pc, #612]	; (8002c40 <PARAM_makeSra+0x308>)
 80029da:	64fb      	str	r3, [r7, #76]	; 0x4c
			f_start_y   = 0.0f;
 80029dc:	f04f 0300 	mov.w	r3, #0
 80029e0:	64bb      	str	r3, [r7, #72]	; 0x48
			f_final_x   = HALF_BLOCK * 1.4142f;
 80029e2:	4b98      	ldr	r3, [pc, #608]	; (8002c44 <PARAM_makeSra+0x30c>)
 80029e4:	647b      	str	r3, [r7, #68]	; 0x44
			f_final_y   = HALF_BLOCK * 0.5f * 1.4142f;
 80029e6:	4b96      	ldr	r3, [pc, #600]	; (8002c40 <PARAM_makeSra+0x308>)
 80029e8:	643b      	str	r3, [r7, #64]	; 0x40
			f_final_ang = 90.0f * DEG_TO_RAD;
 80029ea:	4b92      	ldr	r3, [pc, #584]	; (8002c34 <PARAM_makeSra+0x2fc>)
 80029ec:	63fb      	str	r3, [r7, #60]	; 0x3c
			break;
 80029ee:	e00c      	b.n	8002a0a <PARAM_makeSra+0xd2>
			
		case SLA_135:
			f_start_x   = HALF_BLOCK;
 80029f0:	4b8e      	ldr	r3, [pc, #568]	; (8002c2c <PARAM_makeSra+0x2f4>)
 80029f2:	64fb      	str	r3, [r7, #76]	; 0x4c
			f_start_y   = 0.0f;
 80029f4:	f04f 0300 	mov.w	r3, #0
 80029f8:	64bb      	str	r3, [r7, #72]	; 0x48
			f_final_x   = BLOCK * 1.25f;
 80029fa:	4b93      	ldr	r3, [pc, #588]	; (8002c48 <PARAM_makeSra+0x310>)
 80029fc:	647b      	str	r3, [r7, #68]	; 0x44
			f_final_y   = BLOCK * 0.25;
 80029fe:	4b93      	ldr	r3, [pc, #588]	; (8002c4c <PARAM_makeSra+0x314>)
 8002a00:	643b      	str	r3, [r7, #64]	; 0x40
			f_final_ang = 135.0f * DEG_TO_RAD;
 8002a02:	4b93      	ldr	r3, [pc, #588]	; (8002c50 <PARAM_makeSra+0x318>)
 8002a04:	63fb      	str	r3, [r7, #60]	; 0x3c
			break;
 8002a06:	e000      	b.n	8002a0a <PARAM_makeSra+0xd2>

		default:
			break;
 8002a08:	bf00      	nop
	}

	/* caluculate acc and dec angle speed */
	f_maxAngleV		= f_g / f_speed;							// max angle speed[rad/s] (omega[rad/s] = g[mm/s^2] / v[mm/s] )
 8002a0a:	edd7 6a01 	vldr	s13, [r7, #4]
 8002a0e:	ed97 7a03 	vldr	s14, [r7, #12]
 8002a12:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002a16:	edc7 7a0b 	vstr	s15, [r7, #44]	; 0x2c
	f_timeAcc		= f_maxAngleV / f_angAcc;					// acc time[s]
 8002a1a:	edd7 6a0b 	vldr	s13, [r7, #44]	; 0x2c
 8002a1e:	ed97 7a02 	vldr	s14, [r7, #8]
 8002a22:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002a26:	edc7 7a0a 	vstr	s15, [r7, #40]	; 0x28
	f_accAngle		= 0.5f * f_angAcc * f_timeAcc * f_timeAcc;	// acc angle[rad] (theta[rad] = 1/2 * a[rad/s^2] * t[s]^2 )
 8002a2a:	edd7 7a02 	vldr	s15, [r7, #8]
 8002a2e:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 8002a32:	ee27 7a87 	vmul.f32	s14, s15, s14
 8002a36:	edd7 7a0a 	vldr	s15, [r7, #40]	; 0x28
 8002a3a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002a3e:	ed97 7a0a 	vldr	s14, [r7, #40]	; 0x28
 8002a42:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002a46:	edc7 7a09 	vstr	s15, [r7, #36]	; 0x24
	f_constAngle	= f_final_ang - f_accAngle * 2;				// const angle[rad] (theta[rad] = Totalangle - (acc angle + dec angle) )
 8002a4a:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 8002a4e:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8002a52:	ed97 7a0f 	vldr	s14, [r7, #60]	; 0x3c
 8002a56:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002a5a:	edc7 7a07 	vstr	s15, [r7, #28]
	f_timeConst		= f_constAngle / f_maxAngleV;				// max angle speed time[s]( t[s] = theta[rad] / omega[rad/s] )
 8002a5e:	edd7 6a07 	vldr	s13, [r7, #28]
 8002a62:	ed97 7a0b 	vldr	s14, [r7, #44]	; 0x2c
 8002a66:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002a6a:	edc7 7a08 	vstr	s15, [r7, #32]

	/* -------------------------------- */
	/* sla end position */
	/* -------------------------------- */
	/* start position */
	f_x		= f_start_x;
 8002a6e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8002a70:	63bb      	str	r3, [r7, #56]	; 0x38
	f_y		= f_start_y;
 8002a72:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8002a74:	637b      	str	r3, [r7, #52]	; 0x34

	/* ACC */
	for( i=0; i<(uint16_t)(f_timeAcc*1000); i++ ){				// [msec]
 8002a76:	2300      	movs	r3, #0
 8002a78:	867b      	strh	r3, [r7, #50]	; 0x32
 8002a7a:	e05b      	b.n	8002b34 <PARAM_makeSra+0x1fc>
	
		f_time	=  0.001f * (float)i;								// time[s]
 8002a7c:	8e7b      	ldrh	r3, [r7, #50]	; 0x32
 8002a7e:	ee07 3a90 	vmov	s15, r3
 8002a82:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002a86:	ed9f 7a73 	vldr	s14, [pc, #460]	; 8002c54 <PARAM_makeSra+0x31c>
 8002a8a:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002a8e:	edc7 7a05 	vstr	s15, [r7, #20]
		f_ang	=  0.5f * f_angAcc * f_time * f_time;				// angle[rad] (theta[rad] = 1/2 * a[rad/s^2] * t[s]^2 )
 8002a92:	edd7 7a02 	vldr	s15, [r7, #8]
 8002a96:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 8002a9a:	ee27 7a87 	vmul.f32	s14, s15, s14
 8002a9e:	edd7 7a05 	vldr	s15, [r7, #20]
 8002aa2:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002aa6:	ed97 7a05 	vldr	s14, [r7, #20]
 8002aaa:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002aae:	edc7 7a06 	vstr	s15, [r7, #24]
		f_x		+= f_speed * (float)sin( f_ang ) * 0.001f;			// Xposition[mm]
 8002ab2:	69b8      	ldr	r0, [r7, #24]
 8002ab4:	f7fd fd70 	bl	8000598 <__aeabi_f2d>
 8002ab8:	4603      	mov	r3, r0
 8002aba:	460c      	mov	r4, r1
 8002abc:	ec44 3b10 	vmov	d0, r3, r4
 8002ac0:	f00f fc8a 	bl	80123d8 <sin>
 8002ac4:	ec54 3b10 	vmov	r3, r4, d0
 8002ac8:	4618      	mov	r0, r3
 8002aca:	4621      	mov	r1, r4
 8002acc:	f7fe f8b4 	bl	8000c38 <__aeabi_d2f>
 8002ad0:	ee07 0a10 	vmov	s14, r0
 8002ad4:	edd7 7a03 	vldr	s15, [r7, #12]
 8002ad8:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002adc:	ed9f 7a5d 	vldr	s14, [pc, #372]	; 8002c54 <PARAM_makeSra+0x31c>
 8002ae0:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002ae4:	ed97 7a0e 	vldr	s14, [r7, #56]	; 0x38
 8002ae8:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002aec:	edc7 7a0e 	vstr	s15, [r7, #56]	; 0x38
		f_y		+= f_speed * (float)cos( f_ang ) * 0.001f;			// Yposition[mm]
 8002af0:	69b8      	ldr	r0, [r7, #24]
 8002af2:	f7fd fd51 	bl	8000598 <__aeabi_f2d>
 8002af6:	4603      	mov	r3, r0
 8002af8:	460c      	mov	r4, r1
 8002afa:	ec44 3b10 	vmov	d0, r3, r4
 8002afe:	f00f fc27 	bl	8012350 <cos>
 8002b02:	ec54 3b10 	vmov	r3, r4, d0
 8002b06:	4618      	mov	r0, r3
 8002b08:	4621      	mov	r1, r4
 8002b0a:	f7fe f895 	bl	8000c38 <__aeabi_d2f>
 8002b0e:	ee07 0a10 	vmov	s14, r0
 8002b12:	edd7 7a03 	vldr	s15, [r7, #12]
 8002b16:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002b1a:	ed9f 7a4e 	vldr	s14, [pc, #312]	; 8002c54 <PARAM_makeSra+0x31c>
 8002b1e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002b22:	ed97 7a0d 	vldr	s14, [r7, #52]	; 0x34
 8002b26:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002b2a:	edc7 7a0d 	vstr	s15, [r7, #52]	; 0x34
	for( i=0; i<(uint16_t)(f_timeAcc*1000); i++ ){				// [msec]
 8002b2e:	8e7b      	ldrh	r3, [r7, #50]	; 0x32
 8002b30:	3301      	adds	r3, #1
 8002b32:	867b      	strh	r3, [r7, #50]	; 0x32
 8002b34:	edd7 7a0a 	vldr	s15, [r7, #40]	; 0x28
 8002b38:	ed9f 7a47 	vldr	s14, [pc, #284]	; 8002c58 <PARAM_makeSra+0x320>
 8002b3c:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002b40:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002b44:	ee17 3a90 	vmov	r3, s15
 8002b48:	b29b      	uxth	r3, r3
 8002b4a:	8e7a      	ldrh	r2, [r7, #50]	; 0x32
 8002b4c:	429a      	cmp	r2, r3
 8002b4e:	d395      	bcc.n	8002a7c <PARAM_makeSra+0x144>
	}
	
	/* CONST */
	for( i=0; i<(uint16_t)(f_timeConst*1000); i++ ){				// [msec]
 8002b50:	2300      	movs	r3, #0
 8002b52:	867b      	strh	r3, [r7, #50]	; 0x32
 8002b54:	e057      	b.n	8002c06 <PARAM_makeSra+0x2ce>
	
		f_time	 = 0.001f * (float)i;							// time[s]
 8002b56:	8e7b      	ldrh	r3, [r7, #50]	; 0x32
 8002b58:	ee07 3a90 	vmov	s15, r3
 8002b5c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002b60:	ed9f 7a3c 	vldr	s14, [pc, #240]	; 8002c54 <PARAM_makeSra+0x31c>
 8002b64:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002b68:	edc7 7a05 	vstr	s15, [r7, #20]
		f_ang	 = f_accAngle + f_maxAngleV * f_time;			// angle[rad] (theta[rad] = omega[rad/s] * t[s] )
 8002b6c:	ed97 7a0b 	vldr	s14, [r7, #44]	; 0x2c
 8002b70:	edd7 7a05 	vldr	s15, [r7, #20]
 8002b74:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002b78:	ed97 7a09 	vldr	s14, [r7, #36]	; 0x24
 8002b7c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002b80:	edc7 7a06 	vstr	s15, [r7, #24]
		f_x		+= f_speed * (float)sin( f_ang ) * 0.001f;		// Xposition[mm]
 8002b84:	69b8      	ldr	r0, [r7, #24]
 8002b86:	f7fd fd07 	bl	8000598 <__aeabi_f2d>
 8002b8a:	4603      	mov	r3, r0
 8002b8c:	460c      	mov	r4, r1
 8002b8e:	ec44 3b10 	vmov	d0, r3, r4
 8002b92:	f00f fc21 	bl	80123d8 <sin>
 8002b96:	ec54 3b10 	vmov	r3, r4, d0
 8002b9a:	4618      	mov	r0, r3
 8002b9c:	4621      	mov	r1, r4
 8002b9e:	f7fe f84b 	bl	8000c38 <__aeabi_d2f>
 8002ba2:	ee07 0a10 	vmov	s14, r0
 8002ba6:	edd7 7a03 	vldr	s15, [r7, #12]
 8002baa:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002bae:	ed9f 7a29 	vldr	s14, [pc, #164]	; 8002c54 <PARAM_makeSra+0x31c>
 8002bb2:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002bb6:	ed97 7a0e 	vldr	s14, [r7, #56]	; 0x38
 8002bba:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002bbe:	edc7 7a0e 	vstr	s15, [r7, #56]	; 0x38
		f_y		+= f_speed * (float)cos( f_ang ) * 0.001f;		// Yposition[mm]
 8002bc2:	69b8      	ldr	r0, [r7, #24]
 8002bc4:	f7fd fce8 	bl	8000598 <__aeabi_f2d>
 8002bc8:	4603      	mov	r3, r0
 8002bca:	460c      	mov	r4, r1
 8002bcc:	ec44 3b10 	vmov	d0, r3, r4
 8002bd0:	f00f fbbe 	bl	8012350 <cos>
 8002bd4:	ec54 3b10 	vmov	r3, r4, d0
 8002bd8:	4618      	mov	r0, r3
 8002bda:	4621      	mov	r1, r4
 8002bdc:	f7fe f82c 	bl	8000c38 <__aeabi_d2f>
 8002be0:	ee07 0a10 	vmov	s14, r0
 8002be4:	edd7 7a03 	vldr	s15, [r7, #12]
 8002be8:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002bec:	ed9f 7a19 	vldr	s14, [pc, #100]	; 8002c54 <PARAM_makeSra+0x31c>
 8002bf0:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002bf4:	ed97 7a0d 	vldr	s14, [r7, #52]	; 0x34
 8002bf8:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002bfc:	edc7 7a0d 	vstr	s15, [r7, #52]	; 0x34
	for( i=0; i<(uint16_t)(f_timeConst*1000); i++ ){				// [msec]
 8002c00:	8e7b      	ldrh	r3, [r7, #50]	; 0x32
 8002c02:	3301      	adds	r3, #1
 8002c04:	867b      	strh	r3, [r7, #50]	; 0x32
 8002c06:	edd7 7a08 	vldr	s15, [r7, #32]
 8002c0a:	ed9f 7a13 	vldr	s14, [pc, #76]	; 8002c58 <PARAM_makeSra+0x320>
 8002c0e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002c12:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002c16:	ee17 3a90 	vmov	r3, s15
 8002c1a:	b29b      	uxth	r3, r3
 8002c1c:	8e7a      	ldrh	r2, [r7, #50]	; 0x32
 8002c1e:	429a      	cmp	r2, r3
 8002c20:	d399      	bcc.n	8002b56 <PARAM_makeSra+0x21e>
	}

	/* DEC*/
	for( i=0; i<(uint16_t)(f_timeAcc*1000); i++ ){				// [msec]
 8002c22:	2300      	movs	r3, #0
 8002c24:	867b      	strh	r3, [r7, #50]	; 0x32
 8002c26:	e07d      	b.n	8002d24 <PARAM_makeSra+0x3ec>
 8002c28:	20000f04 	.word	0x20000f04
 8002c2c:	42340000 	.word	0x42340000
 8002c30:	42b40000 	.word	0x42b40000
 8002c34:	3fc90ff9 	.word	0x3fc90ff9
 8002c38:	42870000 	.word	0x42870000
 8002c3c:	3f490ff9 	.word	0x3f490ff9
 8002c40:	41fe8e55 	.word	0x41fe8e55
 8002c44:	427e8e55 	.word	0x427e8e55
 8002c48:	42e10000 	.word	0x42e10000
 8002c4c:	41b40000 	.word	0x41b40000
 8002c50:	4016cbfb 	.word	0x4016cbfb
 8002c54:	3a83126f 	.word	0x3a83126f
 8002c58:	447a0000 	.word	0x447a0000
	
		f_time	 = 0.001f * (float)i;							// time[s]
 8002c5c:	8e7b      	ldrh	r3, [r7, #50]	; 0x32
 8002c5e:	ee07 3a90 	vmov	s15, r3
 8002c62:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002c66:	ed1f 7a05 	vldr	s14, [pc, #-20]	; 8002c54 <PARAM_makeSra+0x31c>
 8002c6a:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002c6e:	edc7 7a05 	vstr	s15, [r7, #20]
		f_ang	 = f_accAngle + f_constAngle +0.5f * f_angAcc * f_time * f_time;	// angle[rad] (theta[rad] = 1/2 * a[rad/s^2] * t[s]^2 )
 8002c72:	ed97 7a09 	vldr	s14, [r7, #36]	; 0x24
 8002c76:	edd7 7a07 	vldr	s15, [r7, #28]
 8002c7a:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002c7e:	edd7 7a02 	vldr	s15, [r7, #8]
 8002c82:	eef6 6a00 	vmov.f32	s13, #96	; 0x3f000000  0.5
 8002c86:	ee67 6aa6 	vmul.f32	s13, s15, s13
 8002c8a:	edd7 7a05 	vldr	s15, [r7, #20]
 8002c8e:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8002c92:	edd7 7a05 	vldr	s15, [r7, #20]
 8002c96:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002c9a:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002c9e:	edc7 7a06 	vstr	s15, [r7, #24]
		f_x		+= f_speed * (float)sin( f_ang ) * 0.001f;		// Xposition[mm]
 8002ca2:	69b8      	ldr	r0, [r7, #24]
 8002ca4:	f7fd fc78 	bl	8000598 <__aeabi_f2d>
 8002ca8:	4603      	mov	r3, r0
 8002caa:	460c      	mov	r4, r1
 8002cac:	ec44 3b10 	vmov	d0, r3, r4
 8002cb0:	f00f fb92 	bl	80123d8 <sin>
 8002cb4:	ec54 3b10 	vmov	r3, r4, d0
 8002cb8:	4618      	mov	r0, r3
 8002cba:	4621      	mov	r1, r4
 8002cbc:	f7fd ffbc 	bl	8000c38 <__aeabi_d2f>
 8002cc0:	ee07 0a10 	vmov	s14, r0
 8002cc4:	edd7 7a03 	vldr	s15, [r7, #12]
 8002cc8:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002ccc:	ed1f 7a1f 	vldr	s14, [pc, #-124]	; 8002c54 <PARAM_makeSra+0x31c>
 8002cd0:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002cd4:	ed97 7a0e 	vldr	s14, [r7, #56]	; 0x38
 8002cd8:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002cdc:	edc7 7a0e 	vstr	s15, [r7, #56]	; 0x38
		f_y		+= f_speed * (float)cos( f_ang ) * 0.001f;		// Yposition[mm]
 8002ce0:	69b8      	ldr	r0, [r7, #24]
 8002ce2:	f7fd fc59 	bl	8000598 <__aeabi_f2d>
 8002ce6:	4603      	mov	r3, r0
 8002ce8:	460c      	mov	r4, r1
 8002cea:	ec44 3b10 	vmov	d0, r3, r4
 8002cee:	f00f fb2f 	bl	8012350 <cos>
 8002cf2:	ec54 3b10 	vmov	r3, r4, d0
 8002cf6:	4618      	mov	r0, r3
 8002cf8:	4621      	mov	r1, r4
 8002cfa:	f7fd ff9d 	bl	8000c38 <__aeabi_d2f>
 8002cfe:	ee07 0a10 	vmov	s14, r0
 8002d02:	edd7 7a03 	vldr	s15, [r7, #12]
 8002d06:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002d0a:	ed1f 7a2e 	vldr	s14, [pc, #-184]	; 8002c54 <PARAM_makeSra+0x31c>
 8002d0e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002d12:	ed97 7a0d 	vldr	s14, [r7, #52]	; 0x34
 8002d16:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002d1a:	edc7 7a0d 	vstr	s15, [r7, #52]	; 0x34
	for( i=0; i<(uint16_t)(f_timeAcc*1000); i++ ){				// [msec]
 8002d1e:	8e7b      	ldrh	r3, [r7, #50]	; 0x32
 8002d20:	3301      	adds	r3, #1
 8002d22:	867b      	strh	r3, [r7, #50]	; 0x32
 8002d24:	edd7 7a0a 	vldr	s15, [r7, #40]	; 0x28
 8002d28:	ed1f 7a35 	vldr	s14, [pc, #-212]	; 8002c58 <PARAM_makeSra+0x320>
 8002d2c:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002d30:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002d34:	ee17 3a90 	vmov	r3, s15
 8002d38:	b29b      	uxth	r3, r3
 8002d3a:	8e7a      	ldrh	r2, [r7, #50]	; 0x32
 8002d3c:	429a      	cmp	r2, r3
 8002d3e:	d38d      	bcc.n	8002c5c <PARAM_makeSra+0x324>
	}

	/* ---------------------------- */
	/*  sla parameter  */
	/* ---------------------------- */
	p_adr->f_speed				= f_speed;
 8002d40:	693b      	ldr	r3, [r7, #16]
 8002d42:	68fa      	ldr	r2, [r7, #12]
 8002d44:	601a      	str	r2, [r3, #0]
	printf("enter speed %5.2f\n\r",f_speed);
 8002d46:	68f8      	ldr	r0, [r7, #12]
 8002d48:	f7fd fc26 	bl	8000598 <__aeabi_f2d>
 8002d4c:	4603      	mov	r3, r0
 8002d4e:	460c      	mov	r4, r1
 8002d50:	461a      	mov	r2, r3
 8002d52:	4623      	mov	r3, r4
 8002d54:	48b1      	ldr	r0, [pc, #708]	; (800301c <PARAM_makeSra+0x6e4>)
 8002d56:	f00b fe05 	bl	800e964 <iprintf>
	p_adr->f_angAcc				= f_angAcc * RAD_TO_DEG ;
 8002d5a:	edd7 7a02 	vldr	s15, [r7, #8]
 8002d5e:	ed9f 7ab0 	vldr	s14, [pc, #704]	; 8003020 <PARAM_makeSra+0x6e8>
 8002d62:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002d66:	693b      	ldr	r3, [r7, #16]
 8002d68:	edc3 7a01 	vstr	s15, [r3, #4]
	printf("angle acc%5.2f\n\r",f_angAcc * RAD_TO_DEG);
 8002d6c:	edd7 7a02 	vldr	s15, [r7, #8]
 8002d70:	ed9f 7aab 	vldr	s14, [pc, #684]	; 8003020 <PARAM_makeSra+0x6e8>
 8002d74:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002d78:	ee17 0a90 	vmov	r0, s15
 8002d7c:	f7fd fc0c 	bl	8000598 <__aeabi_f2d>
 8002d80:	4603      	mov	r3, r0
 8002d82:	460c      	mov	r4, r1
 8002d84:	461a      	mov	r2, r3
 8002d86:	4623      	mov	r3, r4
 8002d88:	48a6      	ldr	r0, [pc, #664]	; (8003024 <PARAM_makeSra+0x6ec>)
 8002d8a:	f00b fdeb 	bl	800e964 <iprintf>
	p_adr->f_angvel				= f_maxAngleV * RAD_TO_DEG;
 8002d8e:	edd7 7a0b 	vldr	s15, [r7, #44]	; 0x2c
 8002d92:	ed9f 7aa3 	vldr	s14, [pc, #652]	; 8003020 <PARAM_makeSra+0x6e8>
 8002d96:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002d9a:	693b      	ldr	r3, [r7, #16]
 8002d9c:	edc3 7a02 	vstr	s15, [r3, #8]
	printf("max angle speed%5.2f\n\r",f_maxAngleV * RAD_TO_DEG);
 8002da0:	edd7 7a0b 	vldr	s15, [r7, #44]	; 0x2c
 8002da4:	ed9f 7a9e 	vldr	s14, [pc, #632]	; 8003020 <PARAM_makeSra+0x6e8>
 8002da8:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002dac:	ee17 0a90 	vmov	r0, s15
 8002db0:	f7fd fbf2 	bl	8000598 <__aeabi_f2d>
 8002db4:	4603      	mov	r3, r0
 8002db6:	460c      	mov	r4, r1
 8002db8:	461a      	mov	r2, r3
 8002dba:	4623      	mov	r3, r4
 8002dbc:	489a      	ldr	r0, [pc, #616]	; (8003028 <PARAM_makeSra+0x6f0>)
 8002dbe:	f00b fdd1 	bl	800e964 <iprintf>
	p_adr->us_accAngvelTime		= (uint16_t)( f_timeAcc * 1000.0f );
 8002dc2:	edd7 7a0a 	vldr	s15, [r7, #40]	; 0x28
 8002dc6:	ed9f 7a99 	vldr	s14, [pc, #612]	; 800302c <PARAM_makeSra+0x6f4>
 8002dca:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002dce:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002dd2:	ee17 3a90 	vmov	r3, s15
 8002dd6:	b29a      	uxth	r2, r3
 8002dd8:	693b      	ldr	r3, [r7, #16]
 8002dda:	829a      	strh	r2, [r3, #20]
	printf("time of angle acc %5.2f\n\r",f_timeAcc * 1000.0f);
 8002ddc:	edd7 7a0a 	vldr	s15, [r7, #40]	; 0x28
 8002de0:	ed9f 7a92 	vldr	s14, [pc, #584]	; 800302c <PARAM_makeSra+0x6f4>
 8002de4:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002de8:	ee17 0a90 	vmov	r0, s15
 8002dec:	f7fd fbd4 	bl	8000598 <__aeabi_f2d>
 8002df0:	4603      	mov	r3, r0
 8002df2:	460c      	mov	r4, r1
 8002df4:	461a      	mov	r2, r3
 8002df6:	4623      	mov	r3, r4
 8002df8:	488d      	ldr	r0, [pc, #564]	; (8003030 <PARAM_makeSra+0x6f8>)
 8002dfa:	f00b fdb3 	bl	800e964 <iprintf>
	p_adr->us_constAngvelTime	= (uint16_t)( f_timeConst * 1000.0f );
 8002dfe:	edd7 7a08 	vldr	s15, [r7, #32]
 8002e02:	ed9f 7a8a 	vldr	s14, [pc, #552]	; 800302c <PARAM_makeSra+0x6f4>
 8002e06:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002e0a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002e0e:	ee17 3a90 	vmov	r3, s15
 8002e12:	b29a      	uxth	r2, r3
 8002e14:	693b      	ldr	r3, [r7, #16]
 8002e16:	82da      	strh	r2, [r3, #22]
	printf("time of constant angle acc %5.2f\n\r",f_timeConst * 1000.0f);
 8002e18:	edd7 7a08 	vldr	s15, [r7, #32]
 8002e1c:	ed9f 7a83 	vldr	s14, [pc, #524]	; 800302c <PARAM_makeSra+0x6f4>
 8002e20:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002e24:	ee17 0a90 	vmov	r0, s15
 8002e28:	f7fd fbb6 	bl	8000598 <__aeabi_f2d>
 8002e2c:	4603      	mov	r3, r0
 8002e2e:	460c      	mov	r4, r1
 8002e30:	461a      	mov	r2, r3
 8002e32:	4623      	mov	r3, r4
 8002e34:	487f      	ldr	r0, [pc, #508]	; (8003034 <PARAM_makeSra+0x6fc>)
 8002e36:	f00b fd95 	bl	800e964 <iprintf>
	p_adr->f_ang_AccEnd			= f_accAngle * RAD_TO_DEG;
 8002e3a:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 8002e3e:	ed9f 7a78 	vldr	s14, [pc, #480]	; 8003020 <PARAM_makeSra+0x6e8>
 8002e42:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002e46:	693b      	ldr	r3, [r7, #16]
 8002e48:	edc3 7a06 	vstr	s15, [r3, #24]
	printf("acc angle[deg] %5.2f\n\r",f_accAngle * RAD_TO_DEG);
 8002e4c:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 8002e50:	ed9f 7a73 	vldr	s14, [pc, #460]	; 8003020 <PARAM_makeSra+0x6e8>
 8002e54:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002e58:	ee17 0a90 	vmov	r0, s15
 8002e5c:	f7fd fb9c 	bl	8000598 <__aeabi_f2d>
 8002e60:	4603      	mov	r3, r0
 8002e62:	460c      	mov	r4, r1
 8002e64:	461a      	mov	r2, r3
 8002e66:	4623      	mov	r3, r4
 8002e68:	4873      	ldr	r0, [pc, #460]	; (8003038 <PARAM_makeSra+0x700>)
 8002e6a:	f00b fd7b 	bl	800e964 <iprintf>
	p_adr->f_ang_ConstEnd		= ( f_accAngle + f_constAngle ) * RAD_TO_DEG;
 8002e6e:	ed97 7a09 	vldr	s14, [r7, #36]	; 0x24
 8002e72:	edd7 7a07 	vldr	s15, [r7, #28]
 8002e76:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002e7a:	ed9f 7a69 	vldr	s14, [pc, #420]	; 8003020 <PARAM_makeSra+0x6e8>
 8002e7e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002e82:	693b      	ldr	r3, [r7, #16]
 8002e84:	edc3 7a07 	vstr	s15, [r3, #28]
	printf("const angle[deg] %5.2f\n\r",( f_accAngle + f_constAngle ) * RAD_TO_DEG);
 8002e88:	ed97 7a09 	vldr	s14, [r7, #36]	; 0x24
 8002e8c:	edd7 7a07 	vldr	s15, [r7, #28]
 8002e90:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002e94:	ed9f 7a62 	vldr	s14, [pc, #392]	; 8003020 <PARAM_makeSra+0x6e8>
 8002e98:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002e9c:	ee17 0a90 	vmov	r0, s15
 8002ea0:	f7fd fb7a 	bl	8000598 <__aeabi_f2d>
 8002ea4:	4603      	mov	r3, r0
 8002ea6:	460c      	mov	r4, r1
 8002ea8:	461a      	mov	r2, r3
 8002eaa:	4623      	mov	r3, r4
 8002eac:	4863      	ldr	r0, [pc, #396]	; (800303c <PARAM_makeSra+0x704>)
 8002eae:	f00b fd59 	bl	800e964 <iprintf>
	p_adr->f_ang_Total			= f_final_ang * RAD_TO_DEG;
 8002eb2:	edd7 7a0f 	vldr	s15, [r7, #60]	; 0x3c
 8002eb6:	ed9f 7a5a 	vldr	s14, [pc, #360]	; 8003020 <PARAM_makeSra+0x6e8>
 8002eba:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002ebe:	693b      	ldr	r3, [r7, #16]
 8002ec0:	edc3 7a08 	vstr	s15, [r3, #32]
	printf("angle [deg] %5.2f\n\r",f_final_ang * RAD_TO_DEG);
 8002ec4:	edd7 7a0f 	vldr	s15, [r7, #60]	; 0x3c
 8002ec8:	ed9f 7a55 	vldr	s14, [pc, #340]	; 8003020 <PARAM_makeSra+0x6e8>
 8002ecc:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002ed0:	ee17 0a90 	vmov	r0, s15
 8002ed4:	f7fd fb60 	bl	8000598 <__aeabi_f2d>
 8002ed8:	4603      	mov	r3, r0
 8002eda:	460c      	mov	r4, r1
 8002edc:	461a      	mov	r2, r3
 8002ede:	4623      	mov	r3, r4
 8002ee0:	4857      	ldr	r0, [pc, #348]	; (8003040 <PARAM_makeSra+0x708>)
 8002ee2:	f00b fd3f 	bl	800e964 <iprintf>
	
	/* calaculate enter and exit length */
	switch(en_mode){
 8002ee6:	78fb      	ldrb	r3, [r7, #3]
 8002ee8:	2b03      	cmp	r3, #3
 8002eea:	d86f      	bhi.n	8002fcc <PARAM_makeSra+0x694>
 8002eec:	a201      	add	r2, pc, #4	; (adr r2, 8002ef4 <PARAM_makeSra+0x5bc>)
 8002eee:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002ef2:	bf00      	nop
 8002ef4:	08002f05 	.word	0x08002f05
 8002ef8:	08002f2b 	.word	0x08002f2b
 8002efc:	08002f8f 	.word	0x08002f8f
 8002f00:	08002f69 	.word	0x08002f69
		case SLA_90:
			p_adr->f_escapeLen = f_final_x - f_x ;//-4
 8002f04:	ed97 7a11 	vldr	s14, [r7, #68]	; 0x44
 8002f08:	edd7 7a0e 	vldr	s15, [r7, #56]	; 0x38
 8002f0c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002f10:	693b      	ldr	r3, [r7, #16]
 8002f12:	edc3 7a04 	vstr	s15, [r3, #16]
			p_adr->f_entryLen  = f_final_y - f_y ;//+8
 8002f16:	ed97 7a10 	vldr	s14, [r7, #64]	; 0x40
 8002f1a:	edd7 7a0d 	vldr	s15, [r7, #52]	; 0x34
 8002f1e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002f22:	693b      	ldr	r3, [r7, #16]
 8002f24:	edc3 7a03 	vstr	s15, [r3, #12]
			break;
 8002f28:	e051      	b.n	8002fce <PARAM_makeSra+0x696>

		case SLA_45:
			p_adr->f_escapeLen = 1.4142f * ( f_final_x - f_x );
 8002f2a:	ed97 7a11 	vldr	s14, [r7, #68]	; 0x44
 8002f2e:	edd7 7a0e 	vldr	s15, [r7, #56]	; 0x38
 8002f32:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002f36:	ed9f 7a43 	vldr	s14, [pc, #268]	; 8003044 <PARAM_makeSra+0x70c>
 8002f3a:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002f3e:	693b      	ldr	r3, [r7, #16]
 8002f40:	edc3 7a04 	vstr	s15, [r3, #16]
			p_adr->f_entryLen  = f_final_y - f_y - ( f_final_x - f_x );
 8002f44:	ed97 7a10 	vldr	s14, [r7, #64]	; 0x40
 8002f48:	edd7 7a0d 	vldr	s15, [r7, #52]	; 0x34
 8002f4c:	ee37 7a67 	vsub.f32	s14, s14, s15
 8002f50:	edd7 6a11 	vldr	s13, [r7, #68]	; 0x44
 8002f54:	edd7 7a0e 	vldr	s15, [r7, #56]	; 0x38
 8002f58:	ee76 7ae7 	vsub.f32	s15, s13, s15
 8002f5c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002f60:	693b      	ldr	r3, [r7, #16]
 8002f62:	edc3 7a03 	vstr	s15, [r3, #12]
			break;
 8002f66:	e032      	b.n	8002fce <PARAM_makeSra+0x696>

		case SLA_N90:
			p_adr->f_escapeLen = f_final_x - f_x;
 8002f68:	ed97 7a11 	vldr	s14, [r7, #68]	; 0x44
 8002f6c:	edd7 7a0e 	vldr	s15, [r7, #56]	; 0x38
 8002f70:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002f74:	693b      	ldr	r3, [r7, #16]
 8002f76:	edc3 7a04 	vstr	s15, [r3, #16]
			p_adr->f_entryLen  = f_final_y - f_y;
 8002f7a:	ed97 7a10 	vldr	s14, [r7, #64]	; 0x40
 8002f7e:	edd7 7a0d 	vldr	s15, [r7, #52]	; 0x34
 8002f82:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002f86:	693b      	ldr	r3, [r7, #16]
 8002f88:	edc3 7a03 	vstr	s15, [r3, #12]
			break;
 8002f8c:	e01f      	b.n	8002fce <PARAM_makeSra+0x696>

		case SLA_135:
			p_adr->f_escapeLen = 1.4142f * ( f_final_x - f_x );
 8002f8e:	ed97 7a11 	vldr	s14, [r7, #68]	; 0x44
 8002f92:	edd7 7a0e 	vldr	s15, [r7, #56]	; 0x38
 8002f96:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002f9a:	ed9f 7a2a 	vldr	s14, [pc, #168]	; 8003044 <PARAM_makeSra+0x70c>
 8002f9e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002fa2:	693b      	ldr	r3, [r7, #16]
 8002fa4:	edc3 7a04 	vstr	s15, [r3, #16]
			p_adr->f_entryLen  = f_final_y - f_y + ( f_final_x - f_x );
 8002fa8:	ed97 7a10 	vldr	s14, [r7, #64]	; 0x40
 8002fac:	edd7 7a0d 	vldr	s15, [r7, #52]	; 0x34
 8002fb0:	ee37 7a67 	vsub.f32	s14, s14, s15
 8002fb4:	edd7 6a11 	vldr	s13, [r7, #68]	; 0x44
 8002fb8:	edd7 7a0e 	vldr	s15, [r7, #56]	; 0x38
 8002fbc:	ee76 7ae7 	vsub.f32	s15, s13, s15
 8002fc0:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002fc4:	693b      	ldr	r3, [r7, #16]
 8002fc6:	edc3 7a03 	vstr	s15, [r3, #12]
			break;
 8002fca:	e000      	b.n	8002fce <PARAM_makeSra+0x696>

		default:
			break;
 8002fcc:	bf00      	nop
	}
	printf("entry %5.2f\n\r",f_final_x - f_x);
 8002fce:	ed97 7a11 	vldr	s14, [r7, #68]	; 0x44
 8002fd2:	edd7 7a0e 	vldr	s15, [r7, #56]	; 0x38
 8002fd6:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002fda:	ee17 0a90 	vmov	r0, s15
 8002fde:	f7fd fadb 	bl	8000598 <__aeabi_f2d>
 8002fe2:	4603      	mov	r3, r0
 8002fe4:	460c      	mov	r4, r1
 8002fe6:	461a      	mov	r2, r3
 8002fe8:	4623      	mov	r3, r4
 8002fea:	4817      	ldr	r0, [pc, #92]	; (8003048 <PARAM_makeSra+0x710>)
 8002fec:	f00b fcba 	bl	800e964 <iprintf>
	printf("escape %5.2f\n\r",f_final_y - f_y);
 8002ff0:	ed97 7a10 	vldr	s14, [r7, #64]	; 0x40
 8002ff4:	edd7 7a0d 	vldr	s15, [r7, #52]	; 0x34
 8002ff8:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002ffc:	ee17 0a90 	vmov	r0, s15
 8003000:	f7fd faca 	bl	8000598 <__aeabi_f2d>
 8003004:	4603      	mov	r3, r0
 8003006:	460c      	mov	r4, r1
 8003008:	461a      	mov	r2, r3
 800300a:	4623      	mov	r3, r4
 800300c:	480f      	ldr	r0, [pc, #60]	; (800304c <PARAM_makeSra+0x714>)
 800300e:	f00b fca9 	bl	800e964 <iprintf>
}
 8003012:	bf00      	nop
 8003014:	3754      	adds	r7, #84	; 0x54
 8003016:	46bd      	mov	sp, r7
 8003018:	bd90      	pop	{r4, r7, pc}
 800301a:	bf00      	nop
 800301c:	0801369c 	.word	0x0801369c
 8003020:	42652ebe 	.word	0x42652ebe
 8003024:	080136b0 	.word	0x080136b0
 8003028:	080136c4 	.word	0x080136c4
 800302c:	447a0000 	.word	0x447a0000
 8003030:	080136dc 	.word	0x080136dc
 8003034:	080136f8 	.word	0x080136f8
 8003038:	0801371c 	.word	0x0801371c
 800303c:	08013734 	.word	0x08013734
 8003040:	08013750 	.word	0x08013750
 8003044:	3fb50481 	.word	0x3fb50481
 8003048:	08013764 	.word	0x08013764
 800304c:	08013774 	.word	0x08013774

08003050 <PARAM_getSra>:

stSLA* PARAM_getSra( enSLA_TYPE en_mode )
{
 8003050:	b480      	push	{r7}
 8003052:	b083      	sub	sp, #12
 8003054:	af00      	add	r7, sp, #0
 8003056:	4603      	mov	r3, r0
 8003058:	71fb      	strb	r3, [r7, #7]
	return &st_Sla[en_mode];
 800305a:	79fa      	ldrb	r2, [r7, #7]
 800305c:	4613      	mov	r3, r2
 800305e:	00db      	lsls	r3, r3, #3
 8003060:	4413      	add	r3, r2
 8003062:	009b      	lsls	r3, r3, #2
 8003064:	4a03      	ldr	r2, [pc, #12]	; (8003074 <PARAM_getSra+0x24>)
 8003066:	4413      	add	r3, r2
}
 8003068:	4618      	mov	r0, r3
 800306a:	370c      	adds	r7, #12
 800306c:	46bd      	mov	sp, r7
 800306e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003072:	4770      	bx	lr
 8003074:	20000f04 	.word	0x20000f04

08003078 <initQueue>:
	}
	printf("\n");
}

//
void initQueue(queue_t* pQueue) {
 8003078:	b480      	push	{r7}
 800307a:	b085      	sub	sp, #20
 800307c:	af00      	add	r7, sp, #0
 800307e:	6078      	str	r0, [r7, #4]
	int i;
	//0
	for (i = 0; i <= SIZE - 1; i++) {
 8003080:	2300      	movs	r3, #0
 8003082:	60fb      	str	r3, [r7, #12]
 8003084:	e013      	b.n	80030ae <initQueue+0x36>
		pQueue->data[i].x =  0 ;
 8003086:	687b      	ldr	r3, [r7, #4]
 8003088:	68fa      	ldr	r2, [r7, #12]
 800308a:	2100      	movs	r1, #0
 800308c:	f803 1022 	strb.w	r1, [r3, r2, lsl #2]
		pQueue->data[i].y =  0 ;
 8003090:	687a      	ldr	r2, [r7, #4]
 8003092:	68fb      	ldr	r3, [r7, #12]
 8003094:	009b      	lsls	r3, r3, #2
 8003096:	4413      	add	r3, r2
 8003098:	2200      	movs	r2, #0
 800309a:	705a      	strb	r2, [r3, #1]
		pQueue->data[i].step =  0 ;
 800309c:	687a      	ldr	r2, [r7, #4]
 800309e:	68fb      	ldr	r3, [r7, #12]
 80030a0:	009b      	lsls	r3, r3, #2
 80030a2:	4413      	add	r3, r2
 80030a4:	2200      	movs	r2, #0
 80030a6:	805a      	strh	r2, [r3, #2]
	for (i = 0; i <= SIZE - 1; i++) {
 80030a8:	68fb      	ldr	r3, [r7, #12]
 80030aa:	3301      	adds	r3, #1
 80030ac:	60fb      	str	r3, [r7, #12]
 80030ae:	68fb      	ldr	r3, [r7, #12]
 80030b0:	2b3f      	cmp	r3, #63	; 0x3f
 80030b2:	dde8      	ble.n	8003086 <initQueue+0xe>
	}
	//
	pQueue->head = 0;
 80030b4:	687b      	ldr	r3, [r7, #4]
 80030b6:	2200      	movs	r2, #0
 80030b8:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
	pQueue->tail = 0;
 80030bc:	687b      	ldr	r3, [r7, #4]
 80030be:	2200      	movs	r2, #0
 80030c0:	f8c3 2104 	str.w	r2, [r3, #260]	; 0x104
	pQueue->flag = EMPTY;
 80030c4:	687b      	ldr	r3, [r7, #4]
 80030c6:	2200      	movs	r2, #0
 80030c8:	f8c3 2108 	str.w	r2, [r3, #264]	; 0x108
//	printQueue(pQueue);
}
 80030cc:	bf00      	nop
 80030ce:	3714      	adds	r7, #20
 80030d0:	46bd      	mov	sp, r7
 80030d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030d6:	4770      	bx	lr

080030d8 <enqueue>:


//enqueue
void enqueue(queue_t* pQueue, stPOSITION value) {
 80030d8:	b580      	push	{r7, lr}
 80030da:	b082      	sub	sp, #8
 80030dc:	af00      	add	r7, sp, #0
 80030de:	6078      	str	r0, [r7, #4]
 80030e0:	6039      	str	r1, [r7, #0]
//	printf("enQ(%d)\n", value);
	//Full
	if (pQueue->flag == FULL) {
 80030e2:	687b      	ldr	r3, [r7, #4]
 80030e4:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
 80030e8:	2b02      	cmp	r3, #2
 80030ea:	d103      	bne.n	80030f4 <enqueue+0x1c>
		printf("Full\n");
 80030ec:	4817      	ldr	r0, [pc, #92]	; (800314c <enqueue+0x74>)
 80030ee:	f00b fcc1 	bl	800ea74 <puts>
		return;
 80030f2:	e028      	b.n	8003146 <enqueue+0x6e>
	}
	//Fullenqueue
	pQueue->data[pQueue->tail] = value;
 80030f4:	687b      	ldr	r3, [r7, #4]
 80030f6:	f8d3 2104 	ldr.w	r2, [r3, #260]	; 0x104
 80030fa:	687b      	ldr	r3, [r7, #4]
 80030fc:	6839      	ldr	r1, [r7, #0]
 80030fe:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
	//tail0
	if (pQueue->tail == SIZE - 1) {
 8003102:	687b      	ldr	r3, [r7, #4]
 8003104:	f8d3 3104 	ldr.w	r3, [r3, #260]	; 0x104
 8003108:	2b3f      	cmp	r3, #63	; 0x3f
 800310a:	d104      	bne.n	8003116 <enqueue+0x3e>
		pQueue->tail = 0;
 800310c:	687b      	ldr	r3, [r7, #4]
 800310e:	2200      	movs	r2, #0
 8003110:	f8c3 2104 	str.w	r2, [r3, #260]	; 0x104
 8003114:	e006      	b.n	8003124 <enqueue+0x4c>
		//tail
	}
	else {
		pQueue->tail++;
 8003116:	687b      	ldr	r3, [r7, #4]
 8003118:	f8d3 3104 	ldr.w	r3, [r3, #260]	; 0x104
 800311c:	1c5a      	adds	r2, r3, #1
 800311e:	687b      	ldr	r3, [r7, #4]
 8003120:	f8c3 2104 	str.w	r2, [r3, #260]	; 0x104
	}
	//
	if (pQueue->tail == pQueue->head) {
 8003124:	687b      	ldr	r3, [r7, #4]
 8003126:	f8d3 2104 	ldr.w	r2, [r3, #260]	; 0x104
 800312a:	687b      	ldr	r3, [r7, #4]
 800312c:	f8d3 3100 	ldr.w	r3, [r3, #256]	; 0x100
 8003130:	429a      	cmp	r2, r3
 8003132:	d104      	bne.n	800313e <enqueue+0x66>
		pQueue->flag = FULL;
 8003134:	687b      	ldr	r3, [r7, #4]
 8003136:	2202      	movs	r2, #2
 8003138:	f8c3 2108 	str.w	r2, [r3, #264]	; 0x108
 800313c:	e003      	b.n	8003146 <enqueue+0x6e>
	}
	else {
		pQueue->flag = AVAILABLE;
 800313e:	687b      	ldr	r3, [r7, #4]
 8003140:	2201      	movs	r2, #1
 8003142:	f8c3 2108 	str.w	r2, [r3, #264]	; 0x108
	}
//	printQueue(pQueue);
}
 8003146:	3708      	adds	r7, #8
 8003148:	46bd      	mov	sp, r7
 800314a:	bd80      	pop	{r7, pc}
 800314c:	08013788 	.word	0x08013788

08003150 <dequeue>:

//dequeue
stPOSITION dequeue(queue_t* pQueue) {
 8003150:	b580      	push	{r7, lr}
 8003152:	b084      	sub	sp, #16
 8003154:	af00      	add	r7, sp, #0
 8003156:	6078      	str	r0, [r7, #4]
//	printf("deQ\n");
	stPOSITION dequeue;
	//Empty
	if (pQueue->flag == EMPTY) {
 8003158:	687b      	ldr	r3, [r7, #4]
 800315a:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
 800315e:	2b00      	cmp	r3, #0
 8003160:	d10b      	bne.n	800317a <dequeue+0x2a>
		printf("Empty\n");
 8003162:	482c      	ldr	r0, [pc, #176]	; (8003214 <dequeue+0xc4>)
 8003164:	f00b fc86 	bl	800ea74 <puts>
		dequeue.x = 0;
 8003168:	2300      	movs	r3, #0
 800316a:	723b      	strb	r3, [r7, #8]
		dequeue.y = 0;
 800316c:	2300      	movs	r3, #0
 800316e:	727b      	strb	r3, [r7, #9]
		dequeue.step = 0;
 8003170:	2300      	movs	r3, #0
 8003172:	817b      	strh	r3, [r7, #10]
		return  dequeue ;
 8003174:	68bb      	ldr	r3, [r7, #8]
 8003176:	60fb      	str	r3, [r7, #12]
 8003178:	e041      	b.n	80031fe <dequeue+0xae>
	}
	dequeue = pQueue->data[pQueue->head];
 800317a:	687b      	ldr	r3, [r7, #4]
 800317c:	f8d3 2100 	ldr.w	r2, [r3, #256]	; 0x100
 8003180:	687b      	ldr	r3, [r7, #4]
 8003182:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003186:	60bb      	str	r3, [r7, #8]
	//Emptydequeue
	pQueue->data[pQueue->head].x =  0 ;
 8003188:	687b      	ldr	r3, [r7, #4]
 800318a:	f8d3 2100 	ldr.w	r2, [r3, #256]	; 0x100
 800318e:	687b      	ldr	r3, [r7, #4]
 8003190:	2100      	movs	r1, #0
 8003192:	f803 1022 	strb.w	r1, [r3, r2, lsl #2]
	pQueue->data[pQueue->head].y =  0 ;
 8003196:	687b      	ldr	r3, [r7, #4]
 8003198:	f8d3 3100 	ldr.w	r3, [r3, #256]	; 0x100
 800319c:	687a      	ldr	r2, [r7, #4]
 800319e:	009b      	lsls	r3, r3, #2
 80031a0:	4413      	add	r3, r2
 80031a2:	2200      	movs	r2, #0
 80031a4:	705a      	strb	r2, [r3, #1]
	pQueue->data[pQueue->head].step =  0 ;
 80031a6:	687b      	ldr	r3, [r7, #4]
 80031a8:	f8d3 3100 	ldr.w	r3, [r3, #256]	; 0x100
 80031ac:	687a      	ldr	r2, [r7, #4]
 80031ae:	009b      	lsls	r3, r3, #2
 80031b0:	4413      	add	r3, r2
 80031b2:	2200      	movs	r2, #0
 80031b4:	805a      	strh	r2, [r3, #2]
	//head0
	if (pQueue->head == SIZE - 1) {
 80031b6:	687b      	ldr	r3, [r7, #4]
 80031b8:	f8d3 3100 	ldr.w	r3, [r3, #256]	; 0x100
 80031bc:	2b3f      	cmp	r3, #63	; 0x3f
 80031be:	d104      	bne.n	80031ca <dequeue+0x7a>
		pQueue->head = 0;
 80031c0:	687b      	ldr	r3, [r7, #4]
 80031c2:	2200      	movs	r2, #0
 80031c4:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
 80031c8:	e006      	b.n	80031d8 <dequeue+0x88>
		//head
	}
	else {
		pQueue->head++;
 80031ca:	687b      	ldr	r3, [r7, #4]
 80031cc:	f8d3 3100 	ldr.w	r3, [r3, #256]	; 0x100
 80031d0:	1c5a      	adds	r2, r3, #1
 80031d2:	687b      	ldr	r3, [r7, #4]
 80031d4:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
	}
	//
	if (pQueue->tail == pQueue->head) {
 80031d8:	687b      	ldr	r3, [r7, #4]
 80031da:	f8d3 2104 	ldr.w	r2, [r3, #260]	; 0x104
 80031de:	687b      	ldr	r3, [r7, #4]
 80031e0:	f8d3 3100 	ldr.w	r3, [r3, #256]	; 0x100
 80031e4:	429a      	cmp	r2, r3
 80031e6:	d104      	bne.n	80031f2 <dequeue+0xa2>
		pQueue->flag = EMPTY;
 80031e8:	687b      	ldr	r3, [r7, #4]
 80031ea:	2200      	movs	r2, #0
 80031ec:	f8c3 2108 	str.w	r2, [r3, #264]	; 0x108
 80031f0:	e003      	b.n	80031fa <dequeue+0xaa>
	}
	else {
		pQueue->flag = AVAILABLE;
 80031f2:	687b      	ldr	r3, [r7, #4]
 80031f4:	2201      	movs	r2, #1
 80031f6:	f8c3 2108 	str.w	r2, [r3, #264]	; 0x108
	}
//	printQueue(pQueue);

	return dequeue;
 80031fa:	68bb      	ldr	r3, [r7, #8]
 80031fc:	60fb      	str	r3, [r7, #12]
 80031fe:	2300      	movs	r3, #0
 8003200:	89ba      	ldrh	r2, [r7, #12]
 8003202:	f362 030f 	bfi	r3, r2, #0, #16
 8003206:	89fa      	ldrh	r2, [r7, #14]
 8003208:	f362 431f 	bfi	r3, r2, #16, #16
}
 800320c:	4618      	mov	r0, r3
 800320e:	3710      	adds	r7, #16
 8003210:	46bd      	mov	sp, r7
 8003212:	bd80      	pop	{r7, pc}
 8003214:	08013790 	.word	0x08013790

08003218 <LL_DMA_EnableChannel>:
  *         @arg @ref LL_DMA_CHANNEL_8 (*)
  *         (*) Not on all G4 devices
  * @retval None
  */
__STATIC_INLINE void LL_DMA_EnableChannel(DMA_TypeDef *DMAx, uint32_t Channel)
{
 8003218:	b480      	push	{r7}
 800321a:	b085      	sub	sp, #20
 800321c:	af00      	add	r7, sp, #0
 800321e:	6078      	str	r0, [r7, #4]
 8003220:	6039      	str	r1, [r7, #0]
  uint32_t dma_base_addr = (uint32_t)DMAx;
 8003222:	687b      	ldr	r3, [r7, #4]
 8003224:	60fb      	str	r3, [r7, #12]
  SET_BIT(((DMA_Channel_TypeDef *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])))->CCR, DMA_CCR_EN);
 8003226:	4a0c      	ldr	r2, [pc, #48]	; (8003258 <LL_DMA_EnableChannel+0x40>)
 8003228:	683b      	ldr	r3, [r7, #0]
 800322a:	4413      	add	r3, r2
 800322c:	781b      	ldrb	r3, [r3, #0]
 800322e:	461a      	mov	r2, r3
 8003230:	68fb      	ldr	r3, [r7, #12]
 8003232:	4413      	add	r3, r2
 8003234:	681b      	ldr	r3, [r3, #0]
 8003236:	4908      	ldr	r1, [pc, #32]	; (8003258 <LL_DMA_EnableChannel+0x40>)
 8003238:	683a      	ldr	r2, [r7, #0]
 800323a:	440a      	add	r2, r1
 800323c:	7812      	ldrb	r2, [r2, #0]
 800323e:	4611      	mov	r1, r2
 8003240:	68fa      	ldr	r2, [r7, #12]
 8003242:	440a      	add	r2, r1
 8003244:	f043 0301 	orr.w	r3, r3, #1
 8003248:	6013      	str	r3, [r2, #0]
}
 800324a:	bf00      	nop
 800324c:	3714      	adds	r7, #20
 800324e:	46bd      	mov	sp, r7
 8003250:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003254:	4770      	bx	lr
 8003256:	bf00      	nop
 8003258:	08014b90 	.word	0x08014b90

0800325c <LL_DMA_DisableChannel>:
  *         @arg @ref LL_DMA_CHANNEL_8 (*)
  *         (*) Not on all G4 devices
  * @retval None
  */
__STATIC_INLINE void LL_DMA_DisableChannel(DMA_TypeDef *DMAx, uint32_t Channel)
{
 800325c:	b480      	push	{r7}
 800325e:	b085      	sub	sp, #20
 8003260:	af00      	add	r7, sp, #0
 8003262:	6078      	str	r0, [r7, #4]
 8003264:	6039      	str	r1, [r7, #0]
  uint32_t dma_base_addr = (uint32_t)DMAx;
 8003266:	687b      	ldr	r3, [r7, #4]
 8003268:	60fb      	str	r3, [r7, #12]
  CLEAR_BIT(((DMA_Channel_TypeDef *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])))->CCR, DMA_CCR_EN);
 800326a:	4a0c      	ldr	r2, [pc, #48]	; (800329c <LL_DMA_DisableChannel+0x40>)
 800326c:	683b      	ldr	r3, [r7, #0]
 800326e:	4413      	add	r3, r2
 8003270:	781b      	ldrb	r3, [r3, #0]
 8003272:	461a      	mov	r2, r3
 8003274:	68fb      	ldr	r3, [r7, #12]
 8003276:	4413      	add	r3, r2
 8003278:	681b      	ldr	r3, [r3, #0]
 800327a:	4908      	ldr	r1, [pc, #32]	; (800329c <LL_DMA_DisableChannel+0x40>)
 800327c:	683a      	ldr	r2, [r7, #0]
 800327e:	440a      	add	r2, r1
 8003280:	7812      	ldrb	r2, [r2, #0]
 8003282:	4611      	mov	r1, r2
 8003284:	68fa      	ldr	r2, [r7, #12]
 8003286:	440a      	add	r2, r1
 8003288:	f023 0301 	bic.w	r3, r3, #1
 800328c:	6013      	str	r3, [r2, #0]
}
 800328e:	bf00      	nop
 8003290:	3714      	adds	r7, #20
 8003292:	46bd      	mov	sp, r7
 8003294:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003298:	4770      	bx	lr
 800329a:	bf00      	nop
 800329c:	08014b90 	.word	0x08014b90

080032a0 <LL_DMA_SetDataTransferDirection>:
  *         @arg @ref LL_DMA_DIRECTION_MEMORY_TO_PERIPH
  *         @arg @ref LL_DMA_DIRECTION_MEMORY_TO_MEMORY
  * @retval None
  */
__STATIC_INLINE void LL_DMA_SetDataTransferDirection(DMA_TypeDef *DMAx, uint32_t Channel, uint32_t Direction)
{
 80032a0:	b480      	push	{r7}
 80032a2:	b087      	sub	sp, #28
 80032a4:	af00      	add	r7, sp, #0
 80032a6:	60f8      	str	r0, [r7, #12]
 80032a8:	60b9      	str	r1, [r7, #8]
 80032aa:	607a      	str	r2, [r7, #4]
  uint32_t dma_base_addr = (uint32_t)DMAx;
 80032ac:	68fb      	ldr	r3, [r7, #12]
 80032ae:	617b      	str	r3, [r7, #20]
  MODIFY_REG(((DMA_Channel_TypeDef *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])))->CCR,
 80032b0:	4a0e      	ldr	r2, [pc, #56]	; (80032ec <LL_DMA_SetDataTransferDirection+0x4c>)
 80032b2:	68bb      	ldr	r3, [r7, #8]
 80032b4:	4413      	add	r3, r2
 80032b6:	781b      	ldrb	r3, [r3, #0]
 80032b8:	461a      	mov	r2, r3
 80032ba:	697b      	ldr	r3, [r7, #20]
 80032bc:	4413      	add	r3, r2
 80032be:	681b      	ldr	r3, [r3, #0]
 80032c0:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80032c4:	f023 0310 	bic.w	r3, r3, #16
 80032c8:	4908      	ldr	r1, [pc, #32]	; (80032ec <LL_DMA_SetDataTransferDirection+0x4c>)
 80032ca:	68ba      	ldr	r2, [r7, #8]
 80032cc:	440a      	add	r2, r1
 80032ce:	7812      	ldrb	r2, [r2, #0]
 80032d0:	4611      	mov	r1, r2
 80032d2:	697a      	ldr	r2, [r7, #20]
 80032d4:	440a      	add	r2, r1
 80032d6:	4611      	mov	r1, r2
 80032d8:	687a      	ldr	r2, [r7, #4]
 80032da:	4313      	orrs	r3, r2
 80032dc:	600b      	str	r3, [r1, #0]
             DMA_CCR_DIR | DMA_CCR_MEM2MEM, Direction);
}
 80032de:	bf00      	nop
 80032e0:	371c      	adds	r7, #28
 80032e2:	46bd      	mov	sp, r7
 80032e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032e8:	4770      	bx	lr
 80032ea:	bf00      	nop
 80032ec:	08014b90 	.word	0x08014b90

080032f0 <LL_DMA_SetMode>:
  *         @arg @ref LL_DMA_MODE_NORMAL
  *         @arg @ref LL_DMA_MODE_CIRCULAR
  * @retval None
  */
__STATIC_INLINE void LL_DMA_SetMode(DMA_TypeDef *DMAx, uint32_t Channel, uint32_t Mode)
{
 80032f0:	b480      	push	{r7}
 80032f2:	b087      	sub	sp, #28
 80032f4:	af00      	add	r7, sp, #0
 80032f6:	60f8      	str	r0, [r7, #12]
 80032f8:	60b9      	str	r1, [r7, #8]
 80032fa:	607a      	str	r2, [r7, #4]
  uint32_t dma_base_addr = (uint32_t)DMAx;
 80032fc:	68fb      	ldr	r3, [r7, #12]
 80032fe:	617b      	str	r3, [r7, #20]
  MODIFY_REG(((DMA_Channel_TypeDef *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])))->CCR, DMA_CCR_CIRC,
 8003300:	4a0d      	ldr	r2, [pc, #52]	; (8003338 <LL_DMA_SetMode+0x48>)
 8003302:	68bb      	ldr	r3, [r7, #8]
 8003304:	4413      	add	r3, r2
 8003306:	781b      	ldrb	r3, [r3, #0]
 8003308:	461a      	mov	r2, r3
 800330a:	697b      	ldr	r3, [r7, #20]
 800330c:	4413      	add	r3, r2
 800330e:	681b      	ldr	r3, [r3, #0]
 8003310:	f023 0220 	bic.w	r2, r3, #32
 8003314:	4908      	ldr	r1, [pc, #32]	; (8003338 <LL_DMA_SetMode+0x48>)
 8003316:	68bb      	ldr	r3, [r7, #8]
 8003318:	440b      	add	r3, r1
 800331a:	781b      	ldrb	r3, [r3, #0]
 800331c:	4619      	mov	r1, r3
 800331e:	697b      	ldr	r3, [r7, #20]
 8003320:	440b      	add	r3, r1
 8003322:	4619      	mov	r1, r3
 8003324:	687b      	ldr	r3, [r7, #4]
 8003326:	4313      	orrs	r3, r2
 8003328:	600b      	str	r3, [r1, #0]
             Mode);
}
 800332a:	bf00      	nop
 800332c:	371c      	adds	r7, #28
 800332e:	46bd      	mov	sp, r7
 8003330:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003334:	4770      	bx	lr
 8003336:	bf00      	nop
 8003338:	08014b90 	.word	0x08014b90

0800333c <LL_DMA_SetPeriphIncMode>:
  *         @arg @ref LL_DMA_PERIPH_INCREMENT
  *         @arg @ref LL_DMA_PERIPH_NOINCREMENT
  * @retval None
  */
__STATIC_INLINE void LL_DMA_SetPeriphIncMode(DMA_TypeDef *DMAx, uint32_t Channel, uint32_t PeriphOrM2MSrcIncMode)
{
 800333c:	b480      	push	{r7}
 800333e:	b087      	sub	sp, #28
 8003340:	af00      	add	r7, sp, #0
 8003342:	60f8      	str	r0, [r7, #12]
 8003344:	60b9      	str	r1, [r7, #8]
 8003346:	607a      	str	r2, [r7, #4]
  uint32_t dma_base_addr = (uint32_t)DMAx;
 8003348:	68fb      	ldr	r3, [r7, #12]
 800334a:	617b      	str	r3, [r7, #20]
  MODIFY_REG(((DMA_Channel_TypeDef *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])))->CCR, DMA_CCR_PINC,
 800334c:	4a0d      	ldr	r2, [pc, #52]	; (8003384 <LL_DMA_SetPeriphIncMode+0x48>)
 800334e:	68bb      	ldr	r3, [r7, #8]
 8003350:	4413      	add	r3, r2
 8003352:	781b      	ldrb	r3, [r3, #0]
 8003354:	461a      	mov	r2, r3
 8003356:	697b      	ldr	r3, [r7, #20]
 8003358:	4413      	add	r3, r2
 800335a:	681b      	ldr	r3, [r3, #0]
 800335c:	f023 0240 	bic.w	r2, r3, #64	; 0x40
 8003360:	4908      	ldr	r1, [pc, #32]	; (8003384 <LL_DMA_SetPeriphIncMode+0x48>)
 8003362:	68bb      	ldr	r3, [r7, #8]
 8003364:	440b      	add	r3, r1
 8003366:	781b      	ldrb	r3, [r3, #0]
 8003368:	4619      	mov	r1, r3
 800336a:	697b      	ldr	r3, [r7, #20]
 800336c:	440b      	add	r3, r1
 800336e:	4619      	mov	r1, r3
 8003370:	687b      	ldr	r3, [r7, #4]
 8003372:	4313      	orrs	r3, r2
 8003374:	600b      	str	r3, [r1, #0]
             PeriphOrM2MSrcIncMode);
}
 8003376:	bf00      	nop
 8003378:	371c      	adds	r7, #28
 800337a:	46bd      	mov	sp, r7
 800337c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003380:	4770      	bx	lr
 8003382:	bf00      	nop
 8003384:	08014b90 	.word	0x08014b90

08003388 <LL_DMA_SetMemoryIncMode>:
  *         @arg @ref LL_DMA_MEMORY_INCREMENT
  *         @arg @ref LL_DMA_MEMORY_NOINCREMENT
  * @retval None
  */
__STATIC_INLINE void LL_DMA_SetMemoryIncMode(DMA_TypeDef *DMAx, uint32_t Channel, uint32_t MemoryOrM2MDstIncMode)
{
 8003388:	b480      	push	{r7}
 800338a:	b087      	sub	sp, #28
 800338c:	af00      	add	r7, sp, #0
 800338e:	60f8      	str	r0, [r7, #12]
 8003390:	60b9      	str	r1, [r7, #8]
 8003392:	607a      	str	r2, [r7, #4]
  uint32_t dma_base_addr = (uint32_t)DMAx;
 8003394:	68fb      	ldr	r3, [r7, #12]
 8003396:	617b      	str	r3, [r7, #20]
  MODIFY_REG(((DMA_Channel_TypeDef *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])))->CCR, DMA_CCR_MINC,
 8003398:	4a0d      	ldr	r2, [pc, #52]	; (80033d0 <LL_DMA_SetMemoryIncMode+0x48>)
 800339a:	68bb      	ldr	r3, [r7, #8]
 800339c:	4413      	add	r3, r2
 800339e:	781b      	ldrb	r3, [r3, #0]
 80033a0:	461a      	mov	r2, r3
 80033a2:	697b      	ldr	r3, [r7, #20]
 80033a4:	4413      	add	r3, r2
 80033a6:	681b      	ldr	r3, [r3, #0]
 80033a8:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80033ac:	4908      	ldr	r1, [pc, #32]	; (80033d0 <LL_DMA_SetMemoryIncMode+0x48>)
 80033ae:	68bb      	ldr	r3, [r7, #8]
 80033b0:	440b      	add	r3, r1
 80033b2:	781b      	ldrb	r3, [r3, #0]
 80033b4:	4619      	mov	r1, r3
 80033b6:	697b      	ldr	r3, [r7, #20]
 80033b8:	440b      	add	r3, r1
 80033ba:	4619      	mov	r1, r3
 80033bc:	687b      	ldr	r3, [r7, #4]
 80033be:	4313      	orrs	r3, r2
 80033c0:	600b      	str	r3, [r1, #0]
             MemoryOrM2MDstIncMode);
}
 80033c2:	bf00      	nop
 80033c4:	371c      	adds	r7, #28
 80033c6:	46bd      	mov	sp, r7
 80033c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033cc:	4770      	bx	lr
 80033ce:	bf00      	nop
 80033d0:	08014b90 	.word	0x08014b90

080033d4 <LL_DMA_SetPeriphSize>:
  *         @arg @ref LL_DMA_PDATAALIGN_HALFWORD
  *         @arg @ref LL_DMA_PDATAALIGN_WORD
  * @retval None
  */
__STATIC_INLINE void LL_DMA_SetPeriphSize(DMA_TypeDef *DMAx, uint32_t Channel, uint32_t PeriphOrM2MSrcDataSize)
{
 80033d4:	b480      	push	{r7}
 80033d6:	b087      	sub	sp, #28
 80033d8:	af00      	add	r7, sp, #0
 80033da:	60f8      	str	r0, [r7, #12]
 80033dc:	60b9      	str	r1, [r7, #8]
 80033de:	607a      	str	r2, [r7, #4]
  uint32_t dma_base_addr = (uint32_t)DMAx;
 80033e0:	68fb      	ldr	r3, [r7, #12]
 80033e2:	617b      	str	r3, [r7, #20]
  MODIFY_REG(((DMA_Channel_TypeDef *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])))->CCR, DMA_CCR_PSIZE,
 80033e4:	4a0d      	ldr	r2, [pc, #52]	; (800341c <LL_DMA_SetPeriphSize+0x48>)
 80033e6:	68bb      	ldr	r3, [r7, #8]
 80033e8:	4413      	add	r3, r2
 80033ea:	781b      	ldrb	r3, [r3, #0]
 80033ec:	461a      	mov	r2, r3
 80033ee:	697b      	ldr	r3, [r7, #20]
 80033f0:	4413      	add	r3, r2
 80033f2:	681b      	ldr	r3, [r3, #0]
 80033f4:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80033f8:	4908      	ldr	r1, [pc, #32]	; (800341c <LL_DMA_SetPeriphSize+0x48>)
 80033fa:	68bb      	ldr	r3, [r7, #8]
 80033fc:	440b      	add	r3, r1
 80033fe:	781b      	ldrb	r3, [r3, #0]
 8003400:	4619      	mov	r1, r3
 8003402:	697b      	ldr	r3, [r7, #20]
 8003404:	440b      	add	r3, r1
 8003406:	4619      	mov	r1, r3
 8003408:	687b      	ldr	r3, [r7, #4]
 800340a:	4313      	orrs	r3, r2
 800340c:	600b      	str	r3, [r1, #0]
             PeriphOrM2MSrcDataSize);
}
 800340e:	bf00      	nop
 8003410:	371c      	adds	r7, #28
 8003412:	46bd      	mov	sp, r7
 8003414:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003418:	4770      	bx	lr
 800341a:	bf00      	nop
 800341c:	08014b90 	.word	0x08014b90

08003420 <LL_DMA_SetMemorySize>:
  *         @arg @ref LL_DMA_MDATAALIGN_HALFWORD
  *         @arg @ref LL_DMA_MDATAALIGN_WORD
  * @retval None
  */
__STATIC_INLINE void LL_DMA_SetMemorySize(DMA_TypeDef *DMAx, uint32_t Channel, uint32_t MemoryOrM2MDstDataSize)
{
 8003420:	b480      	push	{r7}
 8003422:	b087      	sub	sp, #28
 8003424:	af00      	add	r7, sp, #0
 8003426:	60f8      	str	r0, [r7, #12]
 8003428:	60b9      	str	r1, [r7, #8]
 800342a:	607a      	str	r2, [r7, #4]
  uint32_t dma_base_addr = (uint32_t)DMAx;
 800342c:	68fb      	ldr	r3, [r7, #12]
 800342e:	617b      	str	r3, [r7, #20]
  MODIFY_REG(((DMA_Channel_TypeDef *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])))->CCR, DMA_CCR_MSIZE,
 8003430:	4a0d      	ldr	r2, [pc, #52]	; (8003468 <LL_DMA_SetMemorySize+0x48>)
 8003432:	68bb      	ldr	r3, [r7, #8]
 8003434:	4413      	add	r3, r2
 8003436:	781b      	ldrb	r3, [r3, #0]
 8003438:	461a      	mov	r2, r3
 800343a:	697b      	ldr	r3, [r7, #20]
 800343c:	4413      	add	r3, r2
 800343e:	681b      	ldr	r3, [r3, #0]
 8003440:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8003444:	4908      	ldr	r1, [pc, #32]	; (8003468 <LL_DMA_SetMemorySize+0x48>)
 8003446:	68bb      	ldr	r3, [r7, #8]
 8003448:	440b      	add	r3, r1
 800344a:	781b      	ldrb	r3, [r3, #0]
 800344c:	4619      	mov	r1, r3
 800344e:	697b      	ldr	r3, [r7, #20]
 8003450:	440b      	add	r3, r1
 8003452:	4619      	mov	r1, r3
 8003454:	687b      	ldr	r3, [r7, #4]
 8003456:	4313      	orrs	r3, r2
 8003458:	600b      	str	r3, [r1, #0]
             MemoryOrM2MDstDataSize);
}
 800345a:	bf00      	nop
 800345c:	371c      	adds	r7, #28
 800345e:	46bd      	mov	sp, r7
 8003460:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003464:	4770      	bx	lr
 8003466:	bf00      	nop
 8003468:	08014b90 	.word	0x08014b90

0800346c <LL_DMA_SetChannelPriorityLevel>:
  *         @arg @ref LL_DMA_PRIORITY_HIGH
  *         @arg @ref LL_DMA_PRIORITY_VERYHIGH
  * @retval None
  */
__STATIC_INLINE void LL_DMA_SetChannelPriorityLevel(DMA_TypeDef *DMAx, uint32_t Channel, uint32_t Priority)
{
 800346c:	b480      	push	{r7}
 800346e:	b087      	sub	sp, #28
 8003470:	af00      	add	r7, sp, #0
 8003472:	60f8      	str	r0, [r7, #12]
 8003474:	60b9      	str	r1, [r7, #8]
 8003476:	607a      	str	r2, [r7, #4]
  uint32_t dma_base_addr = (uint32_t)DMAx;
 8003478:	68fb      	ldr	r3, [r7, #12]
 800347a:	617b      	str	r3, [r7, #20]
  MODIFY_REG(((DMA_Channel_TypeDef *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])))->CCR, DMA_CCR_PL,
 800347c:	4a0d      	ldr	r2, [pc, #52]	; (80034b4 <LL_DMA_SetChannelPriorityLevel+0x48>)
 800347e:	68bb      	ldr	r3, [r7, #8]
 8003480:	4413      	add	r3, r2
 8003482:	781b      	ldrb	r3, [r3, #0]
 8003484:	461a      	mov	r2, r3
 8003486:	697b      	ldr	r3, [r7, #20]
 8003488:	4413      	add	r3, r2
 800348a:	681b      	ldr	r3, [r3, #0]
 800348c:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8003490:	4908      	ldr	r1, [pc, #32]	; (80034b4 <LL_DMA_SetChannelPriorityLevel+0x48>)
 8003492:	68bb      	ldr	r3, [r7, #8]
 8003494:	440b      	add	r3, r1
 8003496:	781b      	ldrb	r3, [r3, #0]
 8003498:	4619      	mov	r1, r3
 800349a:	697b      	ldr	r3, [r7, #20]
 800349c:	440b      	add	r3, r1
 800349e:	4619      	mov	r1, r3
 80034a0:	687b      	ldr	r3, [r7, #4]
 80034a2:	4313      	orrs	r3, r2
 80034a4:	600b      	str	r3, [r1, #0]
             Priority);
}
 80034a6:	bf00      	nop
 80034a8:	371c      	adds	r7, #28
 80034aa:	46bd      	mov	sp, r7
 80034ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034b0:	4770      	bx	lr
 80034b2:	bf00      	nop
 80034b4:	08014b90 	.word	0x08014b90

080034b8 <LL_DMA_SetDataLength>:
  *         (*) Not on all G4 devices
  * @param  NbData Between Min_Data = 0 and Max_Data = 0x0000FFFF
  * @retval None
  */
__STATIC_INLINE void LL_DMA_SetDataLength(DMA_TypeDef *DMAx, uint32_t Channel, uint32_t NbData)
{
 80034b8:	b480      	push	{r7}
 80034ba:	b087      	sub	sp, #28
 80034bc:	af00      	add	r7, sp, #0
 80034be:	60f8      	str	r0, [r7, #12]
 80034c0:	60b9      	str	r1, [r7, #8]
 80034c2:	607a      	str	r2, [r7, #4]
  uint32_t dma_base_addr = (uint32_t)DMAx;
 80034c4:	68fb      	ldr	r3, [r7, #12]
 80034c6:	617b      	str	r3, [r7, #20]
  MODIFY_REG(((DMA_Channel_TypeDef *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])))->CNDTR,
 80034c8:	4a0d      	ldr	r2, [pc, #52]	; (8003500 <LL_DMA_SetDataLength+0x48>)
 80034ca:	68bb      	ldr	r3, [r7, #8]
 80034cc:	4413      	add	r3, r2
 80034ce:	781b      	ldrb	r3, [r3, #0]
 80034d0:	461a      	mov	r2, r3
 80034d2:	697b      	ldr	r3, [r7, #20]
 80034d4:	4413      	add	r3, r2
 80034d6:	685b      	ldr	r3, [r3, #4]
 80034d8:	0c1b      	lsrs	r3, r3, #16
 80034da:	041b      	lsls	r3, r3, #16
 80034dc:	4908      	ldr	r1, [pc, #32]	; (8003500 <LL_DMA_SetDataLength+0x48>)
 80034de:	68ba      	ldr	r2, [r7, #8]
 80034e0:	440a      	add	r2, r1
 80034e2:	7812      	ldrb	r2, [r2, #0]
 80034e4:	4611      	mov	r1, r2
 80034e6:	697a      	ldr	r2, [r7, #20]
 80034e8:	440a      	add	r2, r1
 80034ea:	4611      	mov	r1, r2
 80034ec:	687a      	ldr	r2, [r7, #4]
 80034ee:	4313      	orrs	r3, r2
 80034f0:	604b      	str	r3, [r1, #4]
             DMA_CNDTR_NDT, NbData);
}
 80034f2:	bf00      	nop
 80034f4:	371c      	adds	r7, #28
 80034f6:	46bd      	mov	sp, r7
 80034f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034fc:	4770      	bx	lr
 80034fe:	bf00      	nop
 8003500:	08014b90 	.word	0x08014b90

08003504 <LL_DMA_ConfigAddresses>:
  *         @arg @ref LL_DMA_DIRECTION_MEMORY_TO_MEMORY
  * @retval None
  */
__STATIC_INLINE void LL_DMA_ConfigAddresses(DMA_TypeDef *DMAx, uint32_t Channel, uint32_t SrcAddress,
                                            uint32_t DstAddress, uint32_t Direction)
{
 8003504:	b480      	push	{r7}
 8003506:	b087      	sub	sp, #28
 8003508:	af00      	add	r7, sp, #0
 800350a:	60f8      	str	r0, [r7, #12]
 800350c:	60b9      	str	r1, [r7, #8]
 800350e:	607a      	str	r2, [r7, #4]
 8003510:	603b      	str	r3, [r7, #0]
  uint32_t dma_base_addr = (uint32_t)DMAx;
 8003512:	68fb      	ldr	r3, [r7, #12]
 8003514:	617b      	str	r3, [r7, #20]

  /* Direction Memory to Periph */
  if (Direction == LL_DMA_DIRECTION_MEMORY_TO_PERIPH)
 8003516:	6a3b      	ldr	r3, [r7, #32]
 8003518:	2b10      	cmp	r3, #16
 800351a:	d114      	bne.n	8003546 <LL_DMA_ConfigAddresses+0x42>
  {
    WRITE_REG(((DMA_Channel_TypeDef *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])))->CMAR, SrcAddress);
 800351c:	4a17      	ldr	r2, [pc, #92]	; (800357c <LL_DMA_ConfigAddresses+0x78>)
 800351e:	68bb      	ldr	r3, [r7, #8]
 8003520:	4413      	add	r3, r2
 8003522:	781b      	ldrb	r3, [r3, #0]
 8003524:	461a      	mov	r2, r3
 8003526:	697b      	ldr	r3, [r7, #20]
 8003528:	4413      	add	r3, r2
 800352a:	461a      	mov	r2, r3
 800352c:	687b      	ldr	r3, [r7, #4]
 800352e:	60d3      	str	r3, [r2, #12]
    WRITE_REG(((DMA_Channel_TypeDef *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])))->CPAR, DstAddress);
 8003530:	4a12      	ldr	r2, [pc, #72]	; (800357c <LL_DMA_ConfigAddresses+0x78>)
 8003532:	68bb      	ldr	r3, [r7, #8]
 8003534:	4413      	add	r3, r2
 8003536:	781b      	ldrb	r3, [r3, #0]
 8003538:	461a      	mov	r2, r3
 800353a:	697b      	ldr	r3, [r7, #20]
 800353c:	4413      	add	r3, r2
 800353e:	461a      	mov	r2, r3
 8003540:	683b      	ldr	r3, [r7, #0]
 8003542:	6093      	str	r3, [r2, #8]
  else
  {
    WRITE_REG(((DMA_Channel_TypeDef *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])))->CPAR, SrcAddress);
    WRITE_REG(((DMA_Channel_TypeDef *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])))->CMAR, DstAddress);
  }
}
 8003544:	e013      	b.n	800356e <LL_DMA_ConfigAddresses+0x6a>
    WRITE_REG(((DMA_Channel_TypeDef *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])))->CPAR, SrcAddress);
 8003546:	4a0d      	ldr	r2, [pc, #52]	; (800357c <LL_DMA_ConfigAddresses+0x78>)
 8003548:	68bb      	ldr	r3, [r7, #8]
 800354a:	4413      	add	r3, r2
 800354c:	781b      	ldrb	r3, [r3, #0]
 800354e:	461a      	mov	r2, r3
 8003550:	697b      	ldr	r3, [r7, #20]
 8003552:	4413      	add	r3, r2
 8003554:	461a      	mov	r2, r3
 8003556:	687b      	ldr	r3, [r7, #4]
 8003558:	6093      	str	r3, [r2, #8]
    WRITE_REG(((DMA_Channel_TypeDef *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])))->CMAR, DstAddress);
 800355a:	4a08      	ldr	r2, [pc, #32]	; (800357c <LL_DMA_ConfigAddresses+0x78>)
 800355c:	68bb      	ldr	r3, [r7, #8]
 800355e:	4413      	add	r3, r2
 8003560:	781b      	ldrb	r3, [r3, #0]
 8003562:	461a      	mov	r2, r3
 8003564:	697b      	ldr	r3, [r7, #20]
 8003566:	4413      	add	r3, r2
 8003568:	461a      	mov	r2, r3
 800356a:	683b      	ldr	r3, [r7, #0]
 800356c:	60d3      	str	r3, [r2, #12]
}
 800356e:	bf00      	nop
 8003570:	371c      	adds	r7, #28
 8003572:	46bd      	mov	sp, r7
 8003574:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003578:	4770      	bx	lr
 800357a:	bf00      	nop
 800357c:	08014b90 	.word	0x08014b90

08003580 <LL_DMA_SetPeriphRequest>:
  *         @arg @ref LL_DMAMUX_REQ_UCPD1_TX
  *         (*) Not on all G4 devices
  * @retval None
  */
__STATIC_INLINE void LL_DMA_SetPeriphRequest(DMA_TypeDef *DMAx, uint32_t Channel, uint32_t PeriphRequest)
{
 8003580:	b480      	push	{r7}
 8003582:	b087      	sub	sp, #28
 8003584:	af00      	add	r7, sp, #0
 8003586:	60f8      	str	r0, [r7, #12]
 8003588:	60b9      	str	r1, [r7, #8]
 800358a:	607a      	str	r2, [r7, #4]
  uint32_t dmamux_ccr_offset = ((((uint32_t)DMAx ^ (uint32_t)DMA1) >> 10U) * 8U);
 800358c:	68fb      	ldr	r3, [r7, #12]
 800358e:	0a9b      	lsrs	r3, r3, #10
 8003590:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 8003594:	f083 0380 	eor.w	r3, r3, #128	; 0x80
 8003598:	00db      	lsls	r3, r3, #3
 800359a:	617b      	str	r3, [r7, #20]
  MODIFY_REG((DMAMUX1_Channel0 + Channel + dmamux_ccr_offset)->CCR, DMAMUX_CxCR_DMAREQ_ID, PeriphRequest);
 800359c:	68ba      	ldr	r2, [r7, #8]
 800359e:	697b      	ldr	r3, [r7, #20]
 80035a0:	4413      	add	r3, r2
 80035a2:	009b      	lsls	r3, r3, #2
 80035a4:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 80035a8:	f503 3302 	add.w	r3, r3, #133120	; 0x20800
 80035ac:	681b      	ldr	r3, [r3, #0]
 80035ae:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 80035b2:	68ba      	ldr	r2, [r7, #8]
 80035b4:	697b      	ldr	r3, [r7, #20]
 80035b6:	4413      	add	r3, r2
 80035b8:	009b      	lsls	r3, r3, #2
 80035ba:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 80035be:	f503 3302 	add.w	r3, r3, #133120	; 0x20800
 80035c2:	687a      	ldr	r2, [r7, #4]
 80035c4:	430a      	orrs	r2, r1
 80035c6:	601a      	str	r2, [r3, #0]
}
 80035c8:	bf00      	nop
 80035ca:	371c      	adds	r7, #28
 80035cc:	46bd      	mov	sp, r7
 80035ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035d2:	4770      	bx	lr

080035d4 <LL_DMA_EnableIT_TC>:
  *         @arg @ref LL_DMA_CHANNEL_8 (*)
  *         (*) Not on all G4 devices
  * @retval None
  */
__STATIC_INLINE void LL_DMA_EnableIT_TC(DMA_TypeDef *DMAx, uint32_t Channel)
{
 80035d4:	b480      	push	{r7}
 80035d6:	b085      	sub	sp, #20
 80035d8:	af00      	add	r7, sp, #0
 80035da:	6078      	str	r0, [r7, #4]
 80035dc:	6039      	str	r1, [r7, #0]
  uint32_t dma_base_addr = (uint32_t)DMAx;
 80035de:	687b      	ldr	r3, [r7, #4]
 80035e0:	60fb      	str	r3, [r7, #12]
  SET_BIT(((DMA_Channel_TypeDef *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])))->CCR, DMA_CCR_TCIE);
 80035e2:	4a0c      	ldr	r2, [pc, #48]	; (8003614 <LL_DMA_EnableIT_TC+0x40>)
 80035e4:	683b      	ldr	r3, [r7, #0]
 80035e6:	4413      	add	r3, r2
 80035e8:	781b      	ldrb	r3, [r3, #0]
 80035ea:	461a      	mov	r2, r3
 80035ec:	68fb      	ldr	r3, [r7, #12]
 80035ee:	4413      	add	r3, r2
 80035f0:	681b      	ldr	r3, [r3, #0]
 80035f2:	4908      	ldr	r1, [pc, #32]	; (8003614 <LL_DMA_EnableIT_TC+0x40>)
 80035f4:	683a      	ldr	r2, [r7, #0]
 80035f6:	440a      	add	r2, r1
 80035f8:	7812      	ldrb	r2, [r2, #0]
 80035fa:	4611      	mov	r1, r2
 80035fc:	68fa      	ldr	r2, [r7, #12]
 80035fe:	440a      	add	r2, r1
 8003600:	f043 0302 	orr.w	r3, r3, #2
 8003604:	6013      	str	r3, [r2, #0]
}
 8003606:	bf00      	nop
 8003608:	3714      	adds	r7, #20
 800360a:	46bd      	mov	sp, r7
 800360c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003610:	4770      	bx	lr
 8003612:	bf00      	nop
 8003614:	08014b90 	.word	0x08014b90

08003618 <LL_DMA_EnableIT_TE>:
  *         @arg @ref LL_DMA_CHANNEL_8 (*)
  *         (*) Not on all G4 devices
  * @retval None
  */
__STATIC_INLINE void LL_DMA_EnableIT_TE(DMA_TypeDef *DMAx, uint32_t Channel)
{
 8003618:	b480      	push	{r7}
 800361a:	b085      	sub	sp, #20
 800361c:	af00      	add	r7, sp, #0
 800361e:	6078      	str	r0, [r7, #4]
 8003620:	6039      	str	r1, [r7, #0]
  uint32_t dma_base_addr = (uint32_t)DMAx;
 8003622:	687b      	ldr	r3, [r7, #4]
 8003624:	60fb      	str	r3, [r7, #12]
  SET_BIT(((DMA_Channel_TypeDef *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])))->CCR, DMA_CCR_TEIE);
 8003626:	4a0c      	ldr	r2, [pc, #48]	; (8003658 <LL_DMA_EnableIT_TE+0x40>)
 8003628:	683b      	ldr	r3, [r7, #0]
 800362a:	4413      	add	r3, r2
 800362c:	781b      	ldrb	r3, [r3, #0]
 800362e:	461a      	mov	r2, r3
 8003630:	68fb      	ldr	r3, [r7, #12]
 8003632:	4413      	add	r3, r2
 8003634:	681b      	ldr	r3, [r3, #0]
 8003636:	4908      	ldr	r1, [pc, #32]	; (8003658 <LL_DMA_EnableIT_TE+0x40>)
 8003638:	683a      	ldr	r2, [r7, #0]
 800363a:	440a      	add	r2, r1
 800363c:	7812      	ldrb	r2, [r2, #0]
 800363e:	4611      	mov	r1, r2
 8003640:	68fa      	ldr	r2, [r7, #12]
 8003642:	440a      	add	r2, r1
 8003644:	f043 0308 	orr.w	r3, r3, #8
 8003648:	6013      	str	r3, [r2, #0]
}
 800364a:	bf00      	nop
 800364c:	3714      	adds	r7, #20
 800364e:	46bd      	mov	sp, r7
 8003650:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003654:	4770      	bx	lr
 8003656:	bf00      	nop
 8003658:	08014b90 	.word	0x08014b90

0800365c <LL_AHB2_GRP1_EnableClock>:
{
 800365c:	b480      	push	{r7}
 800365e:	b085      	sub	sp, #20
 8003660:	af00      	add	r7, sp, #0
 8003662:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB2ENR, Periphs);
 8003664:	4b08      	ldr	r3, [pc, #32]	; (8003688 <LL_AHB2_GRP1_EnableClock+0x2c>)
 8003666:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8003668:	4907      	ldr	r1, [pc, #28]	; (8003688 <LL_AHB2_GRP1_EnableClock+0x2c>)
 800366a:	687b      	ldr	r3, [r7, #4]
 800366c:	4313      	orrs	r3, r2
 800366e:	64cb      	str	r3, [r1, #76]	; 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 8003670:	4b05      	ldr	r3, [pc, #20]	; (8003688 <LL_AHB2_GRP1_EnableClock+0x2c>)
 8003672:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8003674:	687b      	ldr	r3, [r7, #4]
 8003676:	4013      	ands	r3, r2
 8003678:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 800367a:	68fb      	ldr	r3, [r7, #12]
}
 800367c:	bf00      	nop
 800367e:	3714      	adds	r7, #20
 8003680:	46bd      	mov	sp, r7
 8003682:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003686:	4770      	bx	lr
 8003688:	40021000 	.word	0x40021000

0800368c <LL_APB1_GRP1_EnableClock>:
{
 800368c:	b480      	push	{r7}
 800368e:	b085      	sub	sp, #20
 8003690:	af00      	add	r7, sp, #0
 8003692:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB1ENR1, Periphs);
 8003694:	4b08      	ldr	r3, [pc, #32]	; (80036b8 <LL_APB1_GRP1_EnableClock+0x2c>)
 8003696:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8003698:	4907      	ldr	r1, [pc, #28]	; (80036b8 <LL_APB1_GRP1_EnableClock+0x2c>)
 800369a:	687b      	ldr	r3, [r7, #4]
 800369c:	4313      	orrs	r3, r2
 800369e:	658b      	str	r3, [r1, #88]	; 0x58
  tmpreg = READ_BIT(RCC->APB1ENR1, Periphs);
 80036a0:	4b05      	ldr	r3, [pc, #20]	; (80036b8 <LL_APB1_GRP1_EnableClock+0x2c>)
 80036a2:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 80036a4:	687b      	ldr	r3, [r7, #4]
 80036a6:	4013      	ands	r3, r2
 80036a8:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80036aa:	68fb      	ldr	r3, [r7, #12]
}
 80036ac:	bf00      	nop
 80036ae:	3714      	adds	r7, #20
 80036b0:	46bd      	mov	sp, r7
 80036b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036b6:	4770      	bx	lr
 80036b8:	40021000 	.word	0x40021000

080036bc <LL_APB2_GRP1_EnableClock>:
{
 80036bc:	b480      	push	{r7}
 80036be:	b085      	sub	sp, #20
 80036c0:	af00      	add	r7, sp, #0
 80036c2:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB2ENR, Periphs);
 80036c4:	4b08      	ldr	r3, [pc, #32]	; (80036e8 <LL_APB2_GRP1_EnableClock+0x2c>)
 80036c6:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 80036c8:	4907      	ldr	r1, [pc, #28]	; (80036e8 <LL_APB2_GRP1_EnableClock+0x2c>)
 80036ca:	687b      	ldr	r3, [r7, #4]
 80036cc:	4313      	orrs	r3, r2
 80036ce:	660b      	str	r3, [r1, #96]	; 0x60
  tmpreg = READ_BIT(RCC->APB2ENR, Periphs);
 80036d0:	4b05      	ldr	r3, [pc, #20]	; (80036e8 <LL_APB2_GRP1_EnableClock+0x2c>)
 80036d2:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 80036d4:	687b      	ldr	r3, [r7, #4]
 80036d6:	4013      	ands	r3, r2
 80036d8:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80036da:	68fb      	ldr	r3, [r7, #12]
}
 80036dc:	bf00      	nop
 80036de:	3714      	adds	r7, #20
 80036e0:	46bd      	mov	sp, r7
 80036e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036e6:	4770      	bx	lr
 80036e8:	40021000 	.word	0x40021000

080036ec <LL_SPI_Enable>:
  * @rmtoll CR1          SPE           LL_SPI_Enable
  * @param  SPIx SPI Instance
  * @retval None
  */
__STATIC_INLINE void LL_SPI_Enable(SPI_TypeDef *SPIx)
{
 80036ec:	b480      	push	{r7}
 80036ee:	b083      	sub	sp, #12
 80036f0:	af00      	add	r7, sp, #0
 80036f2:	6078      	str	r0, [r7, #4]
  SET_BIT(SPIx->CR1, SPI_CR1_SPE);
 80036f4:	687b      	ldr	r3, [r7, #4]
 80036f6:	681b      	ldr	r3, [r3, #0]
 80036f8:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 80036fc:	687b      	ldr	r3, [r7, #4]
 80036fe:	601a      	str	r2, [r3, #0]
}
 8003700:	bf00      	nop
 8003702:	370c      	adds	r7, #12
 8003704:	46bd      	mov	sp, r7
 8003706:	f85d 7b04 	ldr.w	r7, [sp], #4
 800370a:	4770      	bx	lr

0800370c <LL_SPI_IsEnabled>:
  * @rmtoll CR1          SPE           LL_SPI_IsEnabled
  * @param  SPIx SPI Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_SPI_IsEnabled(SPI_TypeDef *SPIx)
{
 800370c:	b480      	push	{r7}
 800370e:	b083      	sub	sp, #12
 8003710:	af00      	add	r7, sp, #0
 8003712:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(SPIx->CR1, SPI_CR1_SPE) == (SPI_CR1_SPE)) ? 1UL : 0UL);
 8003714:	687b      	ldr	r3, [r7, #4]
 8003716:	681b      	ldr	r3, [r3, #0]
 8003718:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800371c:	2b40      	cmp	r3, #64	; 0x40
 800371e:	d101      	bne.n	8003724 <LL_SPI_IsEnabled+0x18>
 8003720:	2301      	movs	r3, #1
 8003722:	e000      	b.n	8003726 <LL_SPI_IsEnabled+0x1a>
 8003724:	2300      	movs	r3, #0
}
 8003726:	4618      	mov	r0, r3
 8003728:	370c      	adds	r7, #12
 800372a:	46bd      	mov	sp, r7
 800372c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003730:	4770      	bx	lr

08003732 <LL_SPI_SetStandard>:
  *         @arg @ref LL_SPI_PROTOCOL_MOTOROLA
  *         @arg @ref LL_SPI_PROTOCOL_TI
  * @retval None
  */
__STATIC_INLINE void LL_SPI_SetStandard(SPI_TypeDef *SPIx, uint32_t Standard)
{
 8003732:	b480      	push	{r7}
 8003734:	b083      	sub	sp, #12
 8003736:	af00      	add	r7, sp, #0
 8003738:	6078      	str	r0, [r7, #4]
 800373a:	6039      	str	r1, [r7, #0]
  MODIFY_REG(SPIx->CR2, SPI_CR2_FRF, Standard);
 800373c:	687b      	ldr	r3, [r7, #4]
 800373e:	685b      	ldr	r3, [r3, #4]
 8003740:	f023 0210 	bic.w	r2, r3, #16
 8003744:	683b      	ldr	r3, [r7, #0]
 8003746:	431a      	orrs	r2, r3
 8003748:	687b      	ldr	r3, [r7, #4]
 800374a:	605a      	str	r2, [r3, #4]
}
 800374c:	bf00      	nop
 800374e:	370c      	adds	r7, #12
 8003750:	46bd      	mov	sp, r7
 8003752:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003756:	4770      	bx	lr

08003758 <LL_SPI_SetRxFIFOThreshold>:
  *         @arg @ref LL_SPI_RX_FIFO_TH_HALF
  *         @arg @ref LL_SPI_RX_FIFO_TH_QUARTER
  * @retval None
  */
__STATIC_INLINE void LL_SPI_SetRxFIFOThreshold(SPI_TypeDef *SPIx, uint32_t Threshold)
{
 8003758:	b480      	push	{r7}
 800375a:	b083      	sub	sp, #12
 800375c:	af00      	add	r7, sp, #0
 800375e:	6078      	str	r0, [r7, #4]
 8003760:	6039      	str	r1, [r7, #0]
  MODIFY_REG(SPIx->CR2, SPI_CR2_FRXTH, Threshold);
 8003762:	687b      	ldr	r3, [r7, #4]
 8003764:	685b      	ldr	r3, [r3, #4]
 8003766:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800376a:	683b      	ldr	r3, [r7, #0]
 800376c:	431a      	orrs	r2, r3
 800376e:	687b      	ldr	r3, [r7, #4]
 8003770:	605a      	str	r2, [r3, #4]
}
 8003772:	bf00      	nop
 8003774:	370c      	adds	r7, #12
 8003776:	46bd      	mov	sp, r7
 8003778:	f85d 7b04 	ldr.w	r7, [sp], #4
 800377c:	4770      	bx	lr

0800377e <LL_SPI_DisableNSSPulseMgt>:
  * @rmtoll CR2          NSSP          LL_SPI_DisableNSSPulseMgt
  * @param  SPIx SPI Instance
  * @retval None
  */
__STATIC_INLINE void LL_SPI_DisableNSSPulseMgt(SPI_TypeDef *SPIx)
{
 800377e:	b480      	push	{r7}
 8003780:	b083      	sub	sp, #12
 8003782:	af00      	add	r7, sp, #0
 8003784:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(SPIx->CR2, SPI_CR2_NSSP);
 8003786:	687b      	ldr	r3, [r7, #4]
 8003788:	685b      	ldr	r3, [r3, #4]
 800378a:	f023 0208 	bic.w	r2, r3, #8
 800378e:	687b      	ldr	r3, [r7, #4]
 8003790:	605a      	str	r2, [r3, #4]
}
 8003792:	bf00      	nop
 8003794:	370c      	adds	r7, #12
 8003796:	46bd      	mov	sp, r7
 8003798:	f85d 7b04 	ldr.w	r7, [sp], #4
 800379c:	4770      	bx	lr

0800379e <LL_SPI_IsActiveFlag_RXNE>:
  * @rmtoll SR           RXNE          LL_SPI_IsActiveFlag_RXNE
  * @param  SPIx SPI Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_SPI_IsActiveFlag_RXNE(SPI_TypeDef *SPIx)
{
 800379e:	b480      	push	{r7}
 80037a0:	b083      	sub	sp, #12
 80037a2:	af00      	add	r7, sp, #0
 80037a4:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(SPIx->SR, SPI_SR_RXNE) == (SPI_SR_RXNE)) ? 1UL : 0UL);
 80037a6:	687b      	ldr	r3, [r7, #4]
 80037a8:	689b      	ldr	r3, [r3, #8]
 80037aa:	f003 0301 	and.w	r3, r3, #1
 80037ae:	2b01      	cmp	r3, #1
 80037b0:	d101      	bne.n	80037b6 <LL_SPI_IsActiveFlag_RXNE+0x18>
 80037b2:	2301      	movs	r3, #1
 80037b4:	e000      	b.n	80037b8 <LL_SPI_IsActiveFlag_RXNE+0x1a>
 80037b6:	2300      	movs	r3, #0
}
 80037b8:	4618      	mov	r0, r3
 80037ba:	370c      	adds	r7, #12
 80037bc:	46bd      	mov	sp, r7
 80037be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037c2:	4770      	bx	lr

080037c4 <LL_SPI_EnableDMAReq_RX>:
  * @rmtoll CR2          RXDMAEN       LL_SPI_EnableDMAReq_RX
  * @param  SPIx SPI Instance
  * @retval None
  */
__STATIC_INLINE void LL_SPI_EnableDMAReq_RX(SPI_TypeDef *SPIx)
{
 80037c4:	b480      	push	{r7}
 80037c6:	b083      	sub	sp, #12
 80037c8:	af00      	add	r7, sp, #0
 80037ca:	6078      	str	r0, [r7, #4]
  SET_BIT(SPIx->CR2, SPI_CR2_RXDMAEN);
 80037cc:	687b      	ldr	r3, [r7, #4]
 80037ce:	685b      	ldr	r3, [r3, #4]
 80037d0:	f043 0201 	orr.w	r2, r3, #1
 80037d4:	687b      	ldr	r3, [r7, #4]
 80037d6:	605a      	str	r2, [r3, #4]
}
 80037d8:	bf00      	nop
 80037da:	370c      	adds	r7, #12
 80037dc:	46bd      	mov	sp, r7
 80037de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037e2:	4770      	bx	lr

080037e4 <LL_SPI_EnableDMAReq_TX>:
  * @rmtoll CR2          TXDMAEN       LL_SPI_EnableDMAReq_TX
  * @param  SPIx SPI Instance
  * @retval None
  */
__STATIC_INLINE void LL_SPI_EnableDMAReq_TX(SPI_TypeDef *SPIx)
{
 80037e4:	b480      	push	{r7}
 80037e6:	b083      	sub	sp, #12
 80037e8:	af00      	add	r7, sp, #0
 80037ea:	6078      	str	r0, [r7, #4]
  SET_BIT(SPIx->CR2, SPI_CR2_TXDMAEN);
 80037ec:	687b      	ldr	r3, [r7, #4]
 80037ee:	685b      	ldr	r3, [r3, #4]
 80037f0:	f043 0202 	orr.w	r2, r3, #2
 80037f4:	687b      	ldr	r3, [r7, #4]
 80037f6:	605a      	str	r2, [r3, #4]
}
 80037f8:	bf00      	nop
 80037fa:	370c      	adds	r7, #12
 80037fc:	46bd      	mov	sp, r7
 80037fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003802:	4770      	bx	lr

08003804 <LL_SPI_DMA_GetRegAddr>:
  * @rmtoll DR           DR            LL_SPI_DMA_GetRegAddr
  * @param  SPIx SPI Instance
  * @retval Address of data register
  */
__STATIC_INLINE uint32_t LL_SPI_DMA_GetRegAddr(SPI_TypeDef *SPIx)
{
 8003804:	b480      	push	{r7}
 8003806:	b083      	sub	sp, #12
 8003808:	af00      	add	r7, sp, #0
 800380a:	6078      	str	r0, [r7, #4]
  return (uint32_t) &(SPIx->DR);
 800380c:	687b      	ldr	r3, [r7, #4]
 800380e:	330c      	adds	r3, #12
}
 8003810:	4618      	mov	r0, r3
 8003812:	370c      	adds	r7, #12
 8003814:	46bd      	mov	sp, r7
 8003816:	f85d 7b04 	ldr.w	r7, [sp], #4
 800381a:	4770      	bx	lr

0800381c <LL_SPI_ReceiveData8>:
  * @rmtoll DR           DR            LL_SPI_ReceiveData8
  * @param  SPIx SPI Instance
  * @retval RxData Value between Min_Data=0x00 and Max_Data=0xFF
  */
__STATIC_INLINE uint8_t LL_SPI_ReceiveData8(SPI_TypeDef *SPIx)
{
 800381c:	b480      	push	{r7}
 800381e:	b083      	sub	sp, #12
 8003820:	af00      	add	r7, sp, #0
 8003822:	6078      	str	r0, [r7, #4]
  return (uint8_t)(READ_REG(SPIx->DR));
 8003824:	687b      	ldr	r3, [r7, #4]
 8003826:	68db      	ldr	r3, [r3, #12]
 8003828:	b2db      	uxtb	r3, r3
}
 800382a:	4618      	mov	r0, r3
 800382c:	370c      	adds	r7, #12
 800382e:	46bd      	mov	sp, r7
 8003830:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003834:	4770      	bx	lr

08003836 <LL_GPIO_SetOutputPin>:
{
 8003836:	b480      	push	{r7}
 8003838:	b083      	sub	sp, #12
 800383a:	af00      	add	r7, sp, #0
 800383c:	6078      	str	r0, [r7, #4]
 800383e:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BSRR, PinMask);
 8003840:	687b      	ldr	r3, [r7, #4]
 8003842:	683a      	ldr	r2, [r7, #0]
 8003844:	619a      	str	r2, [r3, #24]
}
 8003846:	bf00      	nop
 8003848:	370c      	adds	r7, #12
 800384a:	46bd      	mov	sp, r7
 800384c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003850:	4770      	bx	lr

08003852 <LL_GPIO_ResetOutputPin>:
{
 8003852:	b480      	push	{r7}
 8003854:	b083      	sub	sp, #12
 8003856:	af00      	add	r7, sp, #0
 8003858:	6078      	str	r0, [r7, #4]
 800385a:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BRR, PinMask);
 800385c:	687b      	ldr	r3, [r7, #4]
 800385e:	683a      	ldr	r2, [r7, #0]
 8003860:	629a      	str	r2, [r3, #40]	; 0x28
}
 8003862:	bf00      	nop
 8003864:	370c      	adds	r7, #12
 8003866:	46bd      	mov	sp, r7
 8003868:	f85d 7b04 	ldr.w	r7, [sp], #4
 800386c:	4770      	bx	lr
	...

08003870 <MX_SPI1_Init>:

/* USER CODE END 0 */

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 8003870:	b580      	push	{r7, lr}
 8003872:	b090      	sub	sp, #64	; 0x40
 8003874:	af00      	add	r7, sp, #0
  LL_SPI_InitTypeDef SPI_InitStruct = {0};
 8003876:	f107 0318 	add.w	r3, r7, #24
 800387a:	2228      	movs	r2, #40	; 0x28
 800387c:	2100      	movs	r1, #0
 800387e:	4618      	mov	r0, r3
 8003880:	f00a fa29 	bl	800dcd6 <memset>

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003884:	463b      	mov	r3, r7
 8003886:	2200      	movs	r2, #0
 8003888:	601a      	str	r2, [r3, #0]
 800388a:	605a      	str	r2, [r3, #4]
 800388c:	609a      	str	r2, [r3, #8]
 800388e:	60da      	str	r2, [r3, #12]
 8003890:	611a      	str	r2, [r3, #16]
 8003892:	615a      	str	r2, [r3, #20]

  /* Peripheral clock enable */
  LL_APB2_GRP1_EnableClock(LL_APB2_GRP1_PERIPH_SPI1);
 8003894:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 8003898:	f7ff ff10 	bl	80036bc <LL_APB2_GRP1_EnableClock>

  LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOA);
 800389c:	2001      	movs	r0, #1
 800389e:	f7ff fedd 	bl	800365c <LL_AHB2_GRP1_EnableClock>
  /**SPI1 GPIO Configuration
  PA5   ------> SPI1_SCK
  PA6   ------> SPI1_MISO
  PA7   ------> SPI1_MOSI
  */
  GPIO_InitStruct.Pin = LL_GPIO_PIN_5;
 80038a2:	2320      	movs	r3, #32
 80038a4:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 80038a6:	2302      	movs	r3, #2
 80038a8:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 80038aa:	2300      	movs	r3, #0
 80038ac:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 80038ae:	2300      	movs	r3, #0
 80038b0:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 80038b2:	2300      	movs	r3, #0
 80038b4:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_5;
 80038b6:	2305      	movs	r3, #5
 80038b8:	617b      	str	r3, [r7, #20]
  LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80038ba:	463b      	mov	r3, r7
 80038bc:	4619      	mov	r1, r3
 80038be:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80038c2:	f008 ffca 	bl	800c85a <LL_GPIO_Init>

  GPIO_InitStruct.Pin = LL_GPIO_PIN_6;
 80038c6:	2340      	movs	r3, #64	; 0x40
 80038c8:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 80038ca:	2302      	movs	r3, #2
 80038cc:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 80038ce:	2300      	movs	r3, #0
 80038d0:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 80038d2:	2300      	movs	r3, #0
 80038d4:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 80038d6:	2300      	movs	r3, #0
 80038d8:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_5;
 80038da:	2305      	movs	r3, #5
 80038dc:	617b      	str	r3, [r7, #20]
  LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80038de:	463b      	mov	r3, r7
 80038e0:	4619      	mov	r1, r3
 80038e2:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80038e6:	f008 ffb8 	bl	800c85a <LL_GPIO_Init>

  GPIO_InitStruct.Pin = LL_GPIO_PIN_7;
 80038ea:	2380      	movs	r3, #128	; 0x80
 80038ec:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 80038ee:	2302      	movs	r3, #2
 80038f0:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 80038f2:	2300      	movs	r3, #0
 80038f4:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 80038f6:	2300      	movs	r3, #0
 80038f8:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 80038fa:	2300      	movs	r3, #0
 80038fc:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_5;
 80038fe:	2305      	movs	r3, #5
 8003900:	617b      	str	r3, [r7, #20]
  LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003902:	463b      	mov	r3, r7
 8003904:	4619      	mov	r1, r3
 8003906:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800390a:	f008 ffa6 	bl	800c85a <LL_GPIO_Init>

  /* SPI1 DMA Init */

  /* SPI1_RX Init */
  LL_DMA_SetPeriphRequest(DMA1, LL_DMA_CHANNEL_1, LL_DMAMUX_REQ_SPI1_RX);
 800390e:	220a      	movs	r2, #10
 8003910:	2100      	movs	r1, #0
 8003912:	483b      	ldr	r0, [pc, #236]	; (8003a00 <MX_SPI1_Init+0x190>)
 8003914:	f7ff fe34 	bl	8003580 <LL_DMA_SetPeriphRequest>

  LL_DMA_SetDataTransferDirection(DMA1, LL_DMA_CHANNEL_1, LL_DMA_DIRECTION_PERIPH_TO_MEMORY);
 8003918:	2200      	movs	r2, #0
 800391a:	2100      	movs	r1, #0
 800391c:	4838      	ldr	r0, [pc, #224]	; (8003a00 <MX_SPI1_Init+0x190>)
 800391e:	f7ff fcbf 	bl	80032a0 <LL_DMA_SetDataTransferDirection>

  LL_DMA_SetChannelPriorityLevel(DMA1, LL_DMA_CHANNEL_1, LL_DMA_PRIORITY_LOW);
 8003922:	2200      	movs	r2, #0
 8003924:	2100      	movs	r1, #0
 8003926:	4836      	ldr	r0, [pc, #216]	; (8003a00 <MX_SPI1_Init+0x190>)
 8003928:	f7ff fda0 	bl	800346c <LL_DMA_SetChannelPriorityLevel>

  LL_DMA_SetMode(DMA1, LL_DMA_CHANNEL_1, LL_DMA_MODE_NORMAL);
 800392c:	2200      	movs	r2, #0
 800392e:	2100      	movs	r1, #0
 8003930:	4833      	ldr	r0, [pc, #204]	; (8003a00 <MX_SPI1_Init+0x190>)
 8003932:	f7ff fcdd 	bl	80032f0 <LL_DMA_SetMode>

  LL_DMA_SetPeriphIncMode(DMA1, LL_DMA_CHANNEL_1, LL_DMA_PERIPH_NOINCREMENT);
 8003936:	2200      	movs	r2, #0
 8003938:	2100      	movs	r1, #0
 800393a:	4831      	ldr	r0, [pc, #196]	; (8003a00 <MX_SPI1_Init+0x190>)
 800393c:	f7ff fcfe 	bl	800333c <LL_DMA_SetPeriphIncMode>

  LL_DMA_SetMemoryIncMode(DMA1, LL_DMA_CHANNEL_1, LL_DMA_MEMORY_INCREMENT);
 8003940:	2280      	movs	r2, #128	; 0x80
 8003942:	2100      	movs	r1, #0
 8003944:	482e      	ldr	r0, [pc, #184]	; (8003a00 <MX_SPI1_Init+0x190>)
 8003946:	f7ff fd1f 	bl	8003388 <LL_DMA_SetMemoryIncMode>

  LL_DMA_SetPeriphSize(DMA1, LL_DMA_CHANNEL_1, LL_DMA_PDATAALIGN_BYTE);
 800394a:	2200      	movs	r2, #0
 800394c:	2100      	movs	r1, #0
 800394e:	482c      	ldr	r0, [pc, #176]	; (8003a00 <MX_SPI1_Init+0x190>)
 8003950:	f7ff fd40 	bl	80033d4 <LL_DMA_SetPeriphSize>

  LL_DMA_SetMemorySize(DMA1, LL_DMA_CHANNEL_1, LL_DMA_MDATAALIGN_BYTE);
 8003954:	2200      	movs	r2, #0
 8003956:	2100      	movs	r1, #0
 8003958:	4829      	ldr	r0, [pc, #164]	; (8003a00 <MX_SPI1_Init+0x190>)
 800395a:	f7ff fd61 	bl	8003420 <LL_DMA_SetMemorySize>

  /* SPI1_TX Init */
  LL_DMA_SetPeriphRequest(DMA1, LL_DMA_CHANNEL_2, LL_DMAMUX_REQ_SPI1_TX);
 800395e:	220b      	movs	r2, #11
 8003960:	2101      	movs	r1, #1
 8003962:	4827      	ldr	r0, [pc, #156]	; (8003a00 <MX_SPI1_Init+0x190>)
 8003964:	f7ff fe0c 	bl	8003580 <LL_DMA_SetPeriphRequest>

  LL_DMA_SetDataTransferDirection(DMA1, LL_DMA_CHANNEL_2, LL_DMA_DIRECTION_MEMORY_TO_PERIPH);
 8003968:	2210      	movs	r2, #16
 800396a:	2101      	movs	r1, #1
 800396c:	4824      	ldr	r0, [pc, #144]	; (8003a00 <MX_SPI1_Init+0x190>)
 800396e:	f7ff fc97 	bl	80032a0 <LL_DMA_SetDataTransferDirection>

  LL_DMA_SetChannelPriorityLevel(DMA1, LL_DMA_CHANNEL_2, LL_DMA_PRIORITY_LOW);
 8003972:	2200      	movs	r2, #0
 8003974:	2101      	movs	r1, #1
 8003976:	4822      	ldr	r0, [pc, #136]	; (8003a00 <MX_SPI1_Init+0x190>)
 8003978:	f7ff fd78 	bl	800346c <LL_DMA_SetChannelPriorityLevel>

  LL_DMA_SetMode(DMA1, LL_DMA_CHANNEL_2, LL_DMA_MODE_NORMAL);
 800397c:	2200      	movs	r2, #0
 800397e:	2101      	movs	r1, #1
 8003980:	481f      	ldr	r0, [pc, #124]	; (8003a00 <MX_SPI1_Init+0x190>)
 8003982:	f7ff fcb5 	bl	80032f0 <LL_DMA_SetMode>

  LL_DMA_SetPeriphIncMode(DMA1, LL_DMA_CHANNEL_2, LL_DMA_PERIPH_NOINCREMENT);
 8003986:	2200      	movs	r2, #0
 8003988:	2101      	movs	r1, #1
 800398a:	481d      	ldr	r0, [pc, #116]	; (8003a00 <MX_SPI1_Init+0x190>)
 800398c:	f7ff fcd6 	bl	800333c <LL_DMA_SetPeriphIncMode>

  LL_DMA_SetMemoryIncMode(DMA1, LL_DMA_CHANNEL_2, LL_DMA_MEMORY_INCREMENT);
 8003990:	2280      	movs	r2, #128	; 0x80
 8003992:	2101      	movs	r1, #1
 8003994:	481a      	ldr	r0, [pc, #104]	; (8003a00 <MX_SPI1_Init+0x190>)
 8003996:	f7ff fcf7 	bl	8003388 <LL_DMA_SetMemoryIncMode>

  LL_DMA_SetPeriphSize(DMA1, LL_DMA_CHANNEL_2, LL_DMA_PDATAALIGN_BYTE);
 800399a:	2200      	movs	r2, #0
 800399c:	2101      	movs	r1, #1
 800399e:	4818      	ldr	r0, [pc, #96]	; (8003a00 <MX_SPI1_Init+0x190>)
 80039a0:	f7ff fd18 	bl	80033d4 <LL_DMA_SetPeriphSize>

  LL_DMA_SetMemorySize(DMA1, LL_DMA_CHANNEL_2, LL_DMA_MDATAALIGN_BYTE);
 80039a4:	2200      	movs	r2, #0
 80039a6:	2101      	movs	r1, #1
 80039a8:	4815      	ldr	r0, [pc, #84]	; (8003a00 <MX_SPI1_Init+0x190>)
 80039aa:	f7ff fd39 	bl	8003420 <LL_DMA_SetMemorySize>

  SPI_InitStruct.TransferDirection = LL_SPI_FULL_DUPLEX;
 80039ae:	2300      	movs	r3, #0
 80039b0:	61bb      	str	r3, [r7, #24]
  SPI_InitStruct.Mode = LL_SPI_MODE_MASTER;
 80039b2:	f44f 7382 	mov.w	r3, #260	; 0x104
 80039b6:	61fb      	str	r3, [r7, #28]
  SPI_InitStruct.DataWidth = LL_SPI_DATAWIDTH_8BIT;
 80039b8:	f44f 63e0 	mov.w	r3, #1792	; 0x700
 80039bc:	623b      	str	r3, [r7, #32]
  SPI_InitStruct.ClockPolarity = LL_SPI_POLARITY_HIGH;
 80039be:	2302      	movs	r3, #2
 80039c0:	627b      	str	r3, [r7, #36]	; 0x24
  SPI_InitStruct.ClockPhase = LL_SPI_PHASE_2EDGE;
 80039c2:	2301      	movs	r3, #1
 80039c4:	62bb      	str	r3, [r7, #40]	; 0x28
  SPI_InitStruct.NSS = LL_SPI_NSS_SOFT;
 80039c6:	f44f 7300 	mov.w	r3, #512	; 0x200
 80039ca:	62fb      	str	r3, [r7, #44]	; 0x2c
  SPI_InitStruct.BaudRate = LL_SPI_BAUDRATEPRESCALER_DIV16;
 80039cc:	2318      	movs	r3, #24
 80039ce:	633b      	str	r3, [r7, #48]	; 0x30
  SPI_InitStruct.BitOrder = LL_SPI_MSB_FIRST;
 80039d0:	2300      	movs	r3, #0
 80039d2:	637b      	str	r3, [r7, #52]	; 0x34
  SPI_InitStruct.CRCCalculation = LL_SPI_CRCCALCULATION_DISABLE;
 80039d4:	2300      	movs	r3, #0
 80039d6:	63bb      	str	r3, [r7, #56]	; 0x38
  SPI_InitStruct.CRCPoly = 7;
 80039d8:	2307      	movs	r3, #7
 80039da:	63fb      	str	r3, [r7, #60]	; 0x3c
  LL_SPI_Init(SPI1, &SPI_InitStruct);
 80039dc:	f107 0318 	add.w	r3, r7, #24
 80039e0:	4619      	mov	r1, r3
 80039e2:	4808      	ldr	r0, [pc, #32]	; (8003a04 <MX_SPI1_Init+0x194>)
 80039e4:	f009 fa61 	bl	800ceaa <LL_SPI_Init>
  LL_SPI_SetStandard(SPI1, LL_SPI_PROTOCOL_MOTOROLA);
 80039e8:	2100      	movs	r1, #0
 80039ea:	4806      	ldr	r0, [pc, #24]	; (8003a04 <MX_SPI1_Init+0x194>)
 80039ec:	f7ff fea1 	bl	8003732 <LL_SPI_SetStandard>
  LL_SPI_DisableNSSPulseMgt(SPI1);
 80039f0:	4804      	ldr	r0, [pc, #16]	; (8003a04 <MX_SPI1_Init+0x194>)
 80039f2:	f7ff fec4 	bl	800377e <LL_SPI_DisableNSSPulseMgt>

}
 80039f6:	bf00      	nop
 80039f8:	3740      	adds	r7, #64	; 0x40
 80039fa:	46bd      	mov	sp, r7
 80039fc:	bd80      	pop	{r7, pc}
 80039fe:	bf00      	nop
 8003a00:	40020000 	.word	0x40020000
 8003a04:	40013000 	.word	0x40013000

08003a08 <MX_SPI2_Init>:
/* SPI2 init function */
void MX_SPI2_Init(void)
{
 8003a08:	b580      	push	{r7, lr}
 8003a0a:	b090      	sub	sp, #64	; 0x40
 8003a0c:	af00      	add	r7, sp, #0
  LL_SPI_InitTypeDef SPI_InitStruct = {0};
 8003a0e:	f107 0318 	add.w	r3, r7, #24
 8003a12:	2228      	movs	r2, #40	; 0x28
 8003a14:	2100      	movs	r1, #0
 8003a16:	4618      	mov	r0, r3
 8003a18:	f00a f95d 	bl	800dcd6 <memset>

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003a1c:	463b      	mov	r3, r7
 8003a1e:	2200      	movs	r2, #0
 8003a20:	601a      	str	r2, [r3, #0]
 8003a22:	605a      	str	r2, [r3, #4]
 8003a24:	609a      	str	r2, [r3, #8]
 8003a26:	60da      	str	r2, [r3, #12]
 8003a28:	611a      	str	r2, [r3, #16]
 8003a2a:	615a      	str	r2, [r3, #20]

  /* Peripheral clock enable */
  LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_SPI2);
 8003a2c:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 8003a30:	f7ff fe2c 	bl	800368c <LL_APB1_GRP1_EnableClock>

  LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOB);
 8003a34:	2002      	movs	r0, #2
 8003a36:	f7ff fe11 	bl	800365c <LL_AHB2_GRP1_EnableClock>
  /**SPI2 GPIO Configuration
  PB13   ------> SPI2_SCK
  PB14   ------> SPI2_MISO
  PB15   ------> SPI2_MOSI
  */
  GPIO_InitStruct.Pin = LL_GPIO_PIN_13;
 8003a3a:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8003a3e:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 8003a40:	2302      	movs	r3, #2
 8003a42:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8003a44:	2300      	movs	r3, #0
 8003a46:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8003a48:	2300      	movs	r3, #0
 8003a4a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8003a4c:	2300      	movs	r3, #0
 8003a4e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_5;
 8003a50:	2305      	movs	r3, #5
 8003a52:	617b      	str	r3, [r7, #20]
  LL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003a54:	463b      	mov	r3, r7
 8003a56:	4619      	mov	r1, r3
 8003a58:	484f      	ldr	r0, [pc, #316]	; (8003b98 <MX_SPI2_Init+0x190>)
 8003a5a:	f008 fefe 	bl	800c85a <LL_GPIO_Init>

  GPIO_InitStruct.Pin = LL_GPIO_PIN_14;
 8003a5e:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8003a62:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 8003a64:	2302      	movs	r3, #2
 8003a66:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8003a68:	2300      	movs	r3, #0
 8003a6a:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8003a6c:	2300      	movs	r3, #0
 8003a6e:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8003a70:	2300      	movs	r3, #0
 8003a72:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_5;
 8003a74:	2305      	movs	r3, #5
 8003a76:	617b      	str	r3, [r7, #20]
  LL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003a78:	463b      	mov	r3, r7
 8003a7a:	4619      	mov	r1, r3
 8003a7c:	4846      	ldr	r0, [pc, #280]	; (8003b98 <MX_SPI2_Init+0x190>)
 8003a7e:	f008 feec 	bl	800c85a <LL_GPIO_Init>

  GPIO_InitStruct.Pin = LL_GPIO_PIN_15;
 8003a82:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8003a86:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 8003a88:	2302      	movs	r3, #2
 8003a8a:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8003a8c:	2300      	movs	r3, #0
 8003a8e:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8003a90:	2300      	movs	r3, #0
 8003a92:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8003a94:	2300      	movs	r3, #0
 8003a96:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_5;
 8003a98:	2305      	movs	r3, #5
 8003a9a:	617b      	str	r3, [r7, #20]
  LL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003a9c:	463b      	mov	r3, r7
 8003a9e:	4619      	mov	r1, r3
 8003aa0:	483d      	ldr	r0, [pc, #244]	; (8003b98 <MX_SPI2_Init+0x190>)
 8003aa2:	f008 feda 	bl	800c85a <LL_GPIO_Init>

  /* SPI2 DMA Init */

  /* SPI2_RX Init */
  LL_DMA_SetPeriphRequest(DMA1, LL_DMA_CHANNEL_3, LL_DMAMUX_REQ_SPI2_RX);
 8003aa6:	220c      	movs	r2, #12
 8003aa8:	2102      	movs	r1, #2
 8003aaa:	483c      	ldr	r0, [pc, #240]	; (8003b9c <MX_SPI2_Init+0x194>)
 8003aac:	f7ff fd68 	bl	8003580 <LL_DMA_SetPeriphRequest>

  LL_DMA_SetDataTransferDirection(DMA1, LL_DMA_CHANNEL_3, LL_DMA_DIRECTION_PERIPH_TO_MEMORY);
 8003ab0:	2200      	movs	r2, #0
 8003ab2:	2102      	movs	r1, #2
 8003ab4:	4839      	ldr	r0, [pc, #228]	; (8003b9c <MX_SPI2_Init+0x194>)
 8003ab6:	f7ff fbf3 	bl	80032a0 <LL_DMA_SetDataTransferDirection>

  LL_DMA_SetChannelPriorityLevel(DMA1, LL_DMA_CHANNEL_3, LL_DMA_PRIORITY_LOW);
 8003aba:	2200      	movs	r2, #0
 8003abc:	2102      	movs	r1, #2
 8003abe:	4837      	ldr	r0, [pc, #220]	; (8003b9c <MX_SPI2_Init+0x194>)
 8003ac0:	f7ff fcd4 	bl	800346c <LL_DMA_SetChannelPriorityLevel>

  LL_DMA_SetMode(DMA1, LL_DMA_CHANNEL_3, LL_DMA_MODE_NORMAL);
 8003ac4:	2200      	movs	r2, #0
 8003ac6:	2102      	movs	r1, #2
 8003ac8:	4834      	ldr	r0, [pc, #208]	; (8003b9c <MX_SPI2_Init+0x194>)
 8003aca:	f7ff fc11 	bl	80032f0 <LL_DMA_SetMode>

  LL_DMA_SetPeriphIncMode(DMA1, LL_DMA_CHANNEL_3, LL_DMA_PERIPH_NOINCREMENT);
 8003ace:	2200      	movs	r2, #0
 8003ad0:	2102      	movs	r1, #2
 8003ad2:	4832      	ldr	r0, [pc, #200]	; (8003b9c <MX_SPI2_Init+0x194>)
 8003ad4:	f7ff fc32 	bl	800333c <LL_DMA_SetPeriphIncMode>

  LL_DMA_SetMemoryIncMode(DMA1, LL_DMA_CHANNEL_3, LL_DMA_MEMORY_INCREMENT);
 8003ad8:	2280      	movs	r2, #128	; 0x80
 8003ada:	2102      	movs	r1, #2
 8003adc:	482f      	ldr	r0, [pc, #188]	; (8003b9c <MX_SPI2_Init+0x194>)
 8003ade:	f7ff fc53 	bl	8003388 <LL_DMA_SetMemoryIncMode>

  LL_DMA_SetPeriphSize(DMA1, LL_DMA_CHANNEL_3, LL_DMA_PDATAALIGN_BYTE);
 8003ae2:	2200      	movs	r2, #0
 8003ae4:	2102      	movs	r1, #2
 8003ae6:	482d      	ldr	r0, [pc, #180]	; (8003b9c <MX_SPI2_Init+0x194>)
 8003ae8:	f7ff fc74 	bl	80033d4 <LL_DMA_SetPeriphSize>

  LL_DMA_SetMemorySize(DMA1, LL_DMA_CHANNEL_3, LL_DMA_MDATAALIGN_BYTE);
 8003aec:	2200      	movs	r2, #0
 8003aee:	2102      	movs	r1, #2
 8003af0:	482a      	ldr	r0, [pc, #168]	; (8003b9c <MX_SPI2_Init+0x194>)
 8003af2:	f7ff fc95 	bl	8003420 <LL_DMA_SetMemorySize>

  /* SPI2_TX Init */
  LL_DMA_SetPeriphRequest(DMA1, LL_DMA_CHANNEL_4, LL_DMAMUX_REQ_SPI2_TX);
 8003af6:	220d      	movs	r2, #13
 8003af8:	2103      	movs	r1, #3
 8003afa:	4828      	ldr	r0, [pc, #160]	; (8003b9c <MX_SPI2_Init+0x194>)
 8003afc:	f7ff fd40 	bl	8003580 <LL_DMA_SetPeriphRequest>

  LL_DMA_SetDataTransferDirection(DMA1, LL_DMA_CHANNEL_4, LL_DMA_DIRECTION_MEMORY_TO_PERIPH);
 8003b00:	2210      	movs	r2, #16
 8003b02:	2103      	movs	r1, #3
 8003b04:	4825      	ldr	r0, [pc, #148]	; (8003b9c <MX_SPI2_Init+0x194>)
 8003b06:	f7ff fbcb 	bl	80032a0 <LL_DMA_SetDataTransferDirection>

  LL_DMA_SetChannelPriorityLevel(DMA1, LL_DMA_CHANNEL_4, LL_DMA_PRIORITY_LOW);
 8003b0a:	2200      	movs	r2, #0
 8003b0c:	2103      	movs	r1, #3
 8003b0e:	4823      	ldr	r0, [pc, #140]	; (8003b9c <MX_SPI2_Init+0x194>)
 8003b10:	f7ff fcac 	bl	800346c <LL_DMA_SetChannelPriorityLevel>

  LL_DMA_SetMode(DMA1, LL_DMA_CHANNEL_4, LL_DMA_MODE_NORMAL);
 8003b14:	2200      	movs	r2, #0
 8003b16:	2103      	movs	r1, #3
 8003b18:	4820      	ldr	r0, [pc, #128]	; (8003b9c <MX_SPI2_Init+0x194>)
 8003b1a:	f7ff fbe9 	bl	80032f0 <LL_DMA_SetMode>

  LL_DMA_SetPeriphIncMode(DMA1, LL_DMA_CHANNEL_4, LL_DMA_PERIPH_NOINCREMENT);
 8003b1e:	2200      	movs	r2, #0
 8003b20:	2103      	movs	r1, #3
 8003b22:	481e      	ldr	r0, [pc, #120]	; (8003b9c <MX_SPI2_Init+0x194>)
 8003b24:	f7ff fc0a 	bl	800333c <LL_DMA_SetPeriphIncMode>

  LL_DMA_SetMemoryIncMode(DMA1, LL_DMA_CHANNEL_4, LL_DMA_MEMORY_INCREMENT);
 8003b28:	2280      	movs	r2, #128	; 0x80
 8003b2a:	2103      	movs	r1, #3
 8003b2c:	481b      	ldr	r0, [pc, #108]	; (8003b9c <MX_SPI2_Init+0x194>)
 8003b2e:	f7ff fc2b 	bl	8003388 <LL_DMA_SetMemoryIncMode>

  LL_DMA_SetPeriphSize(DMA1, LL_DMA_CHANNEL_4, LL_DMA_PDATAALIGN_BYTE);
 8003b32:	2200      	movs	r2, #0
 8003b34:	2103      	movs	r1, #3
 8003b36:	4819      	ldr	r0, [pc, #100]	; (8003b9c <MX_SPI2_Init+0x194>)
 8003b38:	f7ff fc4c 	bl	80033d4 <LL_DMA_SetPeriphSize>

  LL_DMA_SetMemorySize(DMA1, LL_DMA_CHANNEL_4, LL_DMA_MDATAALIGN_BYTE);
 8003b3c:	2200      	movs	r2, #0
 8003b3e:	2103      	movs	r1, #3
 8003b40:	4816      	ldr	r0, [pc, #88]	; (8003b9c <MX_SPI2_Init+0x194>)
 8003b42:	f7ff fc6d 	bl	8003420 <LL_DMA_SetMemorySize>

  SPI_InitStruct.TransferDirection = LL_SPI_FULL_DUPLEX;
 8003b46:	2300      	movs	r3, #0
 8003b48:	61bb      	str	r3, [r7, #24]
  SPI_InitStruct.Mode = LL_SPI_MODE_MASTER;
 8003b4a:	f44f 7382 	mov.w	r3, #260	; 0x104
 8003b4e:	61fb      	str	r3, [r7, #28]
  SPI_InitStruct.DataWidth = LL_SPI_DATAWIDTH_8BIT;
 8003b50:	f44f 63e0 	mov.w	r3, #1792	; 0x700
 8003b54:	623b      	str	r3, [r7, #32]
  SPI_InitStruct.ClockPolarity = LL_SPI_POLARITY_HIGH;
 8003b56:	2302      	movs	r3, #2
 8003b58:	627b      	str	r3, [r7, #36]	; 0x24
  SPI_InitStruct.ClockPhase = LL_SPI_PHASE_2EDGE;
 8003b5a:	2301      	movs	r3, #1
 8003b5c:	62bb      	str	r3, [r7, #40]	; 0x28
  SPI_InitStruct.NSS = LL_SPI_NSS_SOFT;
 8003b5e:	f44f 7300 	mov.w	r3, #512	; 0x200
 8003b62:	62fb      	str	r3, [r7, #44]	; 0x2c
  SPI_InitStruct.BaudRate = LL_SPI_BAUDRATEPRESCALER_DIV16;
 8003b64:	2318      	movs	r3, #24
 8003b66:	633b      	str	r3, [r7, #48]	; 0x30
  SPI_InitStruct.BitOrder = LL_SPI_MSB_FIRST;
 8003b68:	2300      	movs	r3, #0
 8003b6a:	637b      	str	r3, [r7, #52]	; 0x34
  SPI_InitStruct.CRCCalculation = LL_SPI_CRCCALCULATION_DISABLE;
 8003b6c:	2300      	movs	r3, #0
 8003b6e:	63bb      	str	r3, [r7, #56]	; 0x38
  SPI_InitStruct.CRCPoly = 7;
 8003b70:	2307      	movs	r3, #7
 8003b72:	63fb      	str	r3, [r7, #60]	; 0x3c
  LL_SPI_Init(SPI2, &SPI_InitStruct);
 8003b74:	f107 0318 	add.w	r3, r7, #24
 8003b78:	4619      	mov	r1, r3
 8003b7a:	4809      	ldr	r0, [pc, #36]	; (8003ba0 <MX_SPI2_Init+0x198>)
 8003b7c:	f009 f995 	bl	800ceaa <LL_SPI_Init>
  LL_SPI_SetStandard(SPI2, LL_SPI_PROTOCOL_MOTOROLA);
 8003b80:	2100      	movs	r1, #0
 8003b82:	4807      	ldr	r0, [pc, #28]	; (8003ba0 <MX_SPI2_Init+0x198>)
 8003b84:	f7ff fdd5 	bl	8003732 <LL_SPI_SetStandard>
  LL_SPI_DisableNSSPulseMgt(SPI2);
 8003b88:	4805      	ldr	r0, [pc, #20]	; (8003ba0 <MX_SPI2_Init+0x198>)
 8003b8a:	f7ff fdf8 	bl	800377e <LL_SPI_DisableNSSPulseMgt>

}
 8003b8e:	bf00      	nop
 8003b90:	3740      	adds	r7, #64	; 0x40
 8003b92:	46bd      	mov	sp, r7
 8003b94:	bd80      	pop	{r7, pc}
 8003b96:	bf00      	nop
 8003b98:	48000400 	.word	0x48000400
 8003b9c:	40020000 	.word	0x40020000
 8003ba0:	40003800 	.word	0x40003800

08003ba4 <DMA1_Channel1_Init>:
//while??g?p
//uint8_t rx_flag = 0;
//uint8_t tx_flag = 0;

void DMA1_Channel1_Init(void)
{
 8003ba4:	b580      	push	{r7, lr}
 8003ba6:	af00      	add	r7, sp, #0
	LL_DMA_EnableIT_TC(DMA1,LL_DMA_CHANNEL_1);
 8003ba8:	2100      	movs	r1, #0
 8003baa:	4806      	ldr	r0, [pc, #24]	; (8003bc4 <DMA1_Channel1_Init+0x20>)
 8003bac:	f7ff fd12 	bl	80035d4 <LL_DMA_EnableIT_TC>
	LL_DMA_EnableIT_TE(DMA1,LL_DMA_CHANNEL_1);
 8003bb0:	2100      	movs	r1, #0
 8003bb2:	4804      	ldr	r0, [pc, #16]	; (8003bc4 <DMA1_Channel1_Init+0x20>)
 8003bb4:	f7ff fd30 	bl	8003618 <LL_DMA_EnableIT_TE>
	LL_DMA_DisableChannel(DMA1,LL_DMA_CHANNEL_1);
 8003bb8:	2100      	movs	r1, #0
 8003bba:	4802      	ldr	r0, [pc, #8]	; (8003bc4 <DMA1_Channel1_Init+0x20>)
 8003bbc:	f7ff fb4e 	bl	800325c <LL_DMA_DisableChannel>
}
 8003bc0:	bf00      	nop
 8003bc2:	bd80      	pop	{r7, pc}
 8003bc4:	40020000 	.word	0x40020000

08003bc8 <DMA1_Channel2_Init>:

void DMA1_Channel2_Init(void)
{
 8003bc8:	b580      	push	{r7, lr}
 8003bca:	af00      	add	r7, sp, #0
	LL_DMA_EnableIT_TC(DMA1,LL_DMA_CHANNEL_2);
 8003bcc:	2101      	movs	r1, #1
 8003bce:	4806      	ldr	r0, [pc, #24]	; (8003be8 <DMA1_Channel2_Init+0x20>)
 8003bd0:	f7ff fd00 	bl	80035d4 <LL_DMA_EnableIT_TC>
	LL_DMA_EnableIT_TE(DMA1,LL_DMA_CHANNEL_2);
 8003bd4:	2101      	movs	r1, #1
 8003bd6:	4804      	ldr	r0, [pc, #16]	; (8003be8 <DMA1_Channel2_Init+0x20>)
 8003bd8:	f7ff fd1e 	bl	8003618 <LL_DMA_EnableIT_TE>
	LL_DMA_DisableChannel(DMA1,LL_DMA_CHANNEL_2);
 8003bdc:	2101      	movs	r1, #1
 8003bde:	4802      	ldr	r0, [pc, #8]	; (8003be8 <DMA1_Channel2_Init+0x20>)
 8003be0:	f7ff fb3c 	bl	800325c <LL_DMA_DisableChannel>
}
 8003be4:	bf00      	nop
 8003be6:	bd80      	pop	{r7, pc}
 8003be8:	40020000 	.word	0x40020000

08003bec <DMA1_Channel3_Init>:

void DMA1_Channel3_Init(void)
{
 8003bec:	b580      	push	{r7, lr}
 8003bee:	af00      	add	r7, sp, #0
	LL_DMA_EnableIT_TC(DMA1,LL_DMA_CHANNEL_3);
 8003bf0:	2102      	movs	r1, #2
 8003bf2:	4806      	ldr	r0, [pc, #24]	; (8003c0c <DMA1_Channel3_Init+0x20>)
 8003bf4:	f7ff fcee 	bl	80035d4 <LL_DMA_EnableIT_TC>
	LL_DMA_EnableIT_TE(DMA1,LL_DMA_CHANNEL_3);
 8003bf8:	2102      	movs	r1, #2
 8003bfa:	4804      	ldr	r0, [pc, #16]	; (8003c0c <DMA1_Channel3_Init+0x20>)
 8003bfc:	f7ff fd0c 	bl	8003618 <LL_DMA_EnableIT_TE>
	LL_DMA_DisableChannel(DMA1,LL_DMA_CHANNEL_3);
 8003c00:	2102      	movs	r1, #2
 8003c02:	4802      	ldr	r0, [pc, #8]	; (8003c0c <DMA1_Channel3_Init+0x20>)
 8003c04:	f7ff fb2a 	bl	800325c <LL_DMA_DisableChannel>
}
 8003c08:	bf00      	nop
 8003c0a:	bd80      	pop	{r7, pc}
 8003c0c:	40020000 	.word	0x40020000

08003c10 <DMA1_Channel4_Init>:

void DMA1_Channel4_Init(void)
{
 8003c10:	b580      	push	{r7, lr}
 8003c12:	af00      	add	r7, sp, #0
	LL_DMA_EnableIT_TC(DMA1,LL_DMA_CHANNEL_4);
 8003c14:	2103      	movs	r1, #3
 8003c16:	4806      	ldr	r0, [pc, #24]	; (8003c30 <DMA1_Channel4_Init+0x20>)
 8003c18:	f7ff fcdc 	bl	80035d4 <LL_DMA_EnableIT_TC>
	LL_DMA_EnableIT_TE(DMA1,LL_DMA_CHANNEL_4);
 8003c1c:	2103      	movs	r1, #3
 8003c1e:	4804      	ldr	r0, [pc, #16]	; (8003c30 <DMA1_Channel4_Init+0x20>)
 8003c20:	f7ff fcfa 	bl	8003618 <LL_DMA_EnableIT_TE>
	LL_DMA_DisableChannel(DMA1,LL_DMA_CHANNEL_4);
 8003c24:	2103      	movs	r1, #3
 8003c26:	4802      	ldr	r0, [pc, #8]	; (8003c30 <DMA1_Channel4_Init+0x20>)
 8003c28:	f7ff fb18 	bl	800325c <LL_DMA_DisableChannel>
}
 8003c2c:	bf00      	nop
 8003c2e:	bd80      	pop	{r7, pc}
 8003c30:	40020000 	.word	0x40020000

08003c34 <SPI1_Start>:

void SPI1_Start(void)
{
 8003c34:	b580      	push	{r7, lr}
 8003c36:	af00      	add	r7, sp, #0
	LL_SPI_SetRxFIFOThreshold(SPI1, LL_SPI_RX_FIFO_TH_QUARTER);
 8003c38:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8003c3c:	4808      	ldr	r0, [pc, #32]	; (8003c60 <SPI1_Start+0x2c>)
 8003c3e:	f7ff fd8b 	bl	8003758 <LL_SPI_SetRxFIFOThreshold>
	DMA1_Channel1_Init();
 8003c42:	f7ff ffaf 	bl	8003ba4 <DMA1_Channel1_Init>
	DMA1_Channel2_Init();
 8003c46:	f7ff ffbf 	bl	8003bc8 <DMA1_Channel2_Init>
	LL_SPI_EnableDMAReq_RX(SPI1);
 8003c4a:	4805      	ldr	r0, [pc, #20]	; (8003c60 <SPI1_Start+0x2c>)
 8003c4c:	f7ff fdba 	bl	80037c4 <LL_SPI_EnableDMAReq_RX>
	LL_SPI_EnableDMAReq_TX(SPI1);
 8003c50:	4803      	ldr	r0, [pc, #12]	; (8003c60 <SPI1_Start+0x2c>)
 8003c52:	f7ff fdc7 	bl	80037e4 <LL_SPI_EnableDMAReq_TX>

	LL_SPI_Enable(SPI1);
 8003c56:	4802      	ldr	r0, [pc, #8]	; (8003c60 <SPI1_Start+0x2c>)
 8003c58:	f7ff fd48 	bl	80036ec <LL_SPI_Enable>
}
 8003c5c:	bf00      	nop
 8003c5e:	bd80      	pop	{r7, pc}
 8003c60:	40013000 	.word	0x40013000

08003c64 <SPI1_DMA_Communication>:

void SPI1_DMA_Communication(uint8_t length)
{
 8003c64:	b590      	push	{r4, r7, lr}
 8003c66:	b085      	sub	sp, #20
 8003c68:	af02      	add	r7, sp, #8
 8003c6a:	4603      	mov	r3, r0
 8003c6c:	71fb      	strb	r3, [r7, #7]
	LL_GPIO_ResetOutputPin(CS_gyro_GPIO_Port, CS_gyro_Pin);
 8003c6e:	2101      	movs	r1, #1
 8003c70:	4823      	ldr	r0, [pc, #140]	; (8003d00 <SPI1_DMA_Communication+0x9c>)
 8003c72:	f7ff fdee 	bl	8003852 <LL_GPIO_ResetOutputPin>

	if( LL_SPI_IsActiveFlag_RXNE(SPI1) == SET)LL_SPI_ReceiveData8(SPI1);
 8003c76:	4823      	ldr	r0, [pc, #140]	; (8003d04 <SPI1_DMA_Communication+0xa0>)
 8003c78:	f7ff fd91 	bl	800379e <LL_SPI_IsActiveFlag_RXNE>
 8003c7c:	4603      	mov	r3, r0
 8003c7e:	2b01      	cmp	r3, #1
 8003c80:	d102      	bne.n	8003c88 <SPI1_DMA_Communication+0x24>
 8003c82:	4820      	ldr	r0, [pc, #128]	; (8003d04 <SPI1_DMA_Communication+0xa0>)
 8003c84:	f7ff fdca 	bl	800381c <LL_SPI_ReceiveData8>
	if( LL_SPI_IsEnabled(SPI1) == RESET) LL_SPI_Enable(SPI1);
 8003c88:	481e      	ldr	r0, [pc, #120]	; (8003d04 <SPI1_DMA_Communication+0xa0>)
 8003c8a:	f7ff fd3f 	bl	800370c <LL_SPI_IsEnabled>
 8003c8e:	4603      	mov	r3, r0
 8003c90:	2b00      	cmp	r3, #0
 8003c92:	d102      	bne.n	8003c9a <SPI1_DMA_Communication+0x36>
 8003c94:	481b      	ldr	r0, [pc, #108]	; (8003d04 <SPI1_DMA_Communication+0xa0>)
 8003c96:	f7ff fd29 	bl	80036ec <LL_SPI_Enable>

	LL_DMA_ConfigAddresses(DMA1,LL_DMA_CHANNEL_2,(uint32_t)SPI1TransmitData,
 8003c9a:	4c1b      	ldr	r4, [pc, #108]	; (8003d08 <SPI1_DMA_Communication+0xa4>)
 8003c9c:	4819      	ldr	r0, [pc, #100]	; (8003d04 <SPI1_DMA_Communication+0xa0>)
 8003c9e:	f7ff fdb1 	bl	8003804 <LL_SPI_DMA_GetRegAddr>
 8003ca2:	4602      	mov	r2, r0
 8003ca4:	2310      	movs	r3, #16
 8003ca6:	9300      	str	r3, [sp, #0]
 8003ca8:	4613      	mov	r3, r2
 8003caa:	4622      	mov	r2, r4
 8003cac:	2101      	movs	r1, #1
 8003cae:	4817      	ldr	r0, [pc, #92]	; (8003d0c <SPI1_DMA_Communication+0xa8>)
 8003cb0:	f7ff fc28 	bl	8003504 <LL_DMA_ConfigAddresses>
							LL_SPI_DMA_GetRegAddr(SPI1),LL_DMA_DIRECTION_MEMORY_TO_PERIPH);

	LL_DMA_SetDataLength(DMA1,LL_DMA_CHANNEL_2,length);
 8003cb4:	79fb      	ldrb	r3, [r7, #7]
 8003cb6:	461a      	mov	r2, r3
 8003cb8:	2101      	movs	r1, #1
 8003cba:	4814      	ldr	r0, [pc, #80]	; (8003d0c <SPI1_DMA_Communication+0xa8>)
 8003cbc:	f7ff fbfc 	bl	80034b8 <LL_DMA_SetDataLength>

	LL_DMA_ConfigAddresses(DMA1,LL_DMA_CHANNEL_1,LL_SPI_DMA_GetRegAddr(SPI1),
 8003cc0:	4810      	ldr	r0, [pc, #64]	; (8003d04 <SPI1_DMA_Communication+0xa0>)
 8003cc2:	f7ff fd9f 	bl	8003804 <LL_SPI_DMA_GetRegAddr>
 8003cc6:	4601      	mov	r1, r0
 8003cc8:	4a11      	ldr	r2, [pc, #68]	; (8003d10 <SPI1_DMA_Communication+0xac>)
 8003cca:	2300      	movs	r3, #0
 8003ccc:	9300      	str	r3, [sp, #0]
 8003cce:	4613      	mov	r3, r2
 8003cd0:	460a      	mov	r2, r1
 8003cd2:	2100      	movs	r1, #0
 8003cd4:	480d      	ldr	r0, [pc, #52]	; (8003d0c <SPI1_DMA_Communication+0xa8>)
 8003cd6:	f7ff fc15 	bl	8003504 <LL_DMA_ConfigAddresses>
							(uint32_t)SPI1ReciveData,LL_DMA_DIRECTION_PERIPH_TO_MEMORY);

	LL_DMA_SetDataLength(DMA1,LL_DMA_CHANNEL_1,length);
 8003cda:	79fb      	ldrb	r3, [r7, #7]
 8003cdc:	461a      	mov	r2, r3
 8003cde:	2100      	movs	r1, #0
 8003ce0:	480a      	ldr	r0, [pc, #40]	; (8003d0c <SPI1_DMA_Communication+0xa8>)
 8003ce2:	f7ff fbe9 	bl	80034b8 <LL_DMA_SetDataLength>

	LL_DMA_EnableChannel(DMA1,LL_DMA_CHANNEL_2);
 8003ce6:	2101      	movs	r1, #1
 8003ce8:	4808      	ldr	r0, [pc, #32]	; (8003d0c <SPI1_DMA_Communication+0xa8>)
 8003cea:	f7ff fa95 	bl	8003218 <LL_DMA_EnableChannel>
	LL_DMA_EnableChannel(DMA1,LL_DMA_CHANNEL_1);
 8003cee:	2100      	movs	r1, #0
 8003cf0:	4806      	ldr	r0, [pc, #24]	; (8003d0c <SPI1_DMA_Communication+0xa8>)
 8003cf2:	f7ff fa91 	bl	8003218 <LL_DMA_EnableChannel>
	while(rx_flag != 1);
	rx_flag = 0;
	LL_DMA_DisableChannel(DMA1,LL_DMA_CHANNEL_1);
	LL_GPIO_SetOutputPin(GPIOx,CS_Pin);
*/
}
 8003cf6:	bf00      	nop
 8003cf8:	370c      	adds	r7, #12
 8003cfa:	46bd      	mov	sp, r7
 8003cfc:	bd90      	pop	{r4, r7, pc}
 8003cfe:	bf00      	nop
 8003d00:	48000400 	.word	0x48000400
 8003d04:	40013000 	.word	0x40013000
 8003d08:	20000f94 	.word	0x20000f94
 8003d0c:	40020000 	.word	0x40020000
 8003d10:	20000f9c 	.word	0x20000f9c

08003d14 <SPI1_DMA1_ReceiveComplete_Callback>:

void SPI1_DMA1_ReceiveComplete_Callback(void)
{
 8003d14:	b580      	push	{r7, lr}
 8003d16:	af00      	add	r7, sp, #0
	LL_DMA_DisableChannel(DMA1,LL_DMA_CHANNEL_1);
 8003d18:	2100      	movs	r1, #0
 8003d1a:	4804      	ldr	r0, [pc, #16]	; (8003d2c <SPI1_DMA1_ReceiveComplete_Callback+0x18>)
 8003d1c:	f7ff fa9e 	bl	800325c <LL_DMA_DisableChannel>
	LL_GPIO_SetOutputPin(CS_gyro_GPIO_Port, CS_gyro_Pin);
 8003d20:	2101      	movs	r1, #1
 8003d22:	4803      	ldr	r0, [pc, #12]	; (8003d30 <SPI1_DMA1_ReceiveComplete_Callback+0x1c>)
 8003d24:	f7ff fd87 	bl	8003836 <LL_GPIO_SetOutputPin>
//	rx_flag = 1;
}
 8003d28:	bf00      	nop
 8003d2a:	bd80      	pop	{r7, pc}
 8003d2c:	40020000 	.word	0x40020000
 8003d30:	48000400 	.word	0x48000400

08003d34 <SPI1_DMA1_TransmitComplete_Callback>:

void SPI1_DMA1_TransmitComplete_Callback(void)
{
 8003d34:	b580      	push	{r7, lr}
 8003d36:	af00      	add	r7, sp, #0
	LL_DMA_DisableChannel(DMA1,LL_DMA_CHANNEL_2);
 8003d38:	2101      	movs	r1, #1
 8003d3a:	4802      	ldr	r0, [pc, #8]	; (8003d44 <SPI1_DMA1_TransmitComplete_Callback+0x10>)
 8003d3c:	f7ff fa8e 	bl	800325c <LL_DMA_DisableChannel>
//	tx_flag = 1;
}
 8003d40:	bf00      	nop
 8003d42:	bd80      	pop	{r7, pc}
 8003d44:	40020000 	.word	0x40020000

08003d48 <Get_SPI1ReciveData>:

uint8_t Get_SPI1ReciveData(uint8_t num){
 8003d48:	b480      	push	{r7}
 8003d4a:	b083      	sub	sp, #12
 8003d4c:	af00      	add	r7, sp, #0
 8003d4e:	4603      	mov	r3, r0
 8003d50:	71fb      	strb	r3, [r7, #7]
	return SPI1ReciveData[num];
 8003d52:	79fb      	ldrb	r3, [r7, #7]
 8003d54:	4a03      	ldr	r2, [pc, #12]	; (8003d64 <Get_SPI1ReciveData+0x1c>)
 8003d56:	5cd3      	ldrb	r3, [r2, r3]
}
 8003d58:	4618      	mov	r0, r3
 8003d5a:	370c      	adds	r7, #12
 8003d5c:	46bd      	mov	sp, r7
 8003d5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d62:	4770      	bx	lr
 8003d64:	20000f9c 	.word	0x20000f9c

08003d68 <SetSPI1TransmitData>:

void SetSPI1TransmitData(uint8_t num, uint8_t data){
 8003d68:	b480      	push	{r7}
 8003d6a:	b083      	sub	sp, #12
 8003d6c:	af00      	add	r7, sp, #0
 8003d6e:	4603      	mov	r3, r0
 8003d70:	460a      	mov	r2, r1
 8003d72:	71fb      	strb	r3, [r7, #7]
 8003d74:	4613      	mov	r3, r2
 8003d76:	71bb      	strb	r3, [r7, #6]
	SPI1TransmitData[num] = data;
 8003d78:	79fb      	ldrb	r3, [r7, #7]
 8003d7a:	4904      	ldr	r1, [pc, #16]	; (8003d8c <SetSPI1TransmitData+0x24>)
 8003d7c:	79ba      	ldrb	r2, [r7, #6]
 8003d7e:	54ca      	strb	r2, [r1, r3]
}
 8003d80:	bf00      	nop
 8003d82:	370c      	adds	r7, #12
 8003d84:	46bd      	mov	sp, r7
 8003d86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d8a:	4770      	bx	lr
 8003d8c:	20000f94 	.word	0x20000f94

08003d90 <SPI2_Start>:

uint8_t SPI2ReciveData[SPI2_DATA_BUFFR_SIZE];
uint8_t SPI2TransmitData[SPI2_DATA_BUFFR_SIZE];

void SPI2_Start(void)
{
 8003d90:	b580      	push	{r7, lr}
 8003d92:	af00      	add	r7, sp, #0
	LL_SPI_SetRxFIFOThreshold(SPI2, LL_SPI_RX_FIFO_TH_QUARTER);
 8003d94:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8003d98:	4808      	ldr	r0, [pc, #32]	; (8003dbc <SPI2_Start+0x2c>)
 8003d9a:	f7ff fcdd 	bl	8003758 <LL_SPI_SetRxFIFOThreshold>
	DMA1_Channel3_Init();
 8003d9e:	f7ff ff25 	bl	8003bec <DMA1_Channel3_Init>
	DMA1_Channel4_Init();
 8003da2:	f7ff ff35 	bl	8003c10 <DMA1_Channel4_Init>
	LL_SPI_EnableDMAReq_RX(SPI2);
 8003da6:	4805      	ldr	r0, [pc, #20]	; (8003dbc <SPI2_Start+0x2c>)
 8003da8:	f7ff fd0c 	bl	80037c4 <LL_SPI_EnableDMAReq_RX>
	LL_SPI_EnableDMAReq_TX(SPI2);
 8003dac:	4803      	ldr	r0, [pc, #12]	; (8003dbc <SPI2_Start+0x2c>)
 8003dae:	f7ff fd19 	bl	80037e4 <LL_SPI_EnableDMAReq_TX>

	LL_SPI_Enable(SPI2);
 8003db2:	4802      	ldr	r0, [pc, #8]	; (8003dbc <SPI2_Start+0x2c>)
 8003db4:	f7ff fc9a 	bl	80036ec <LL_SPI_Enable>
}
 8003db8:	bf00      	nop
 8003dba:	bd80      	pop	{r7, pc}
 8003dbc:	40003800 	.word	0x40003800

08003dc0 <SPI2_DMA_Communication>:

void SPI2_DMA_Communication(uint8_t length,uint8_t dir)
{
 8003dc0:	b590      	push	{r4, r7, lr}
 8003dc2:	b085      	sub	sp, #20
 8003dc4:	af02      	add	r7, sp, #8
 8003dc6:	4603      	mov	r3, r0
 8003dc8:	460a      	mov	r2, r1
 8003dca:	71fb      	strb	r3, [r7, #7]
 8003dcc:	4613      	mov	r3, r2
 8003dce:	71bb      	strb	r3, [r7, #6]
  if(dir == enL){
 8003dd0:	79bb      	ldrb	r3, [r7, #6]
 8003dd2:	2b00      	cmp	r3, #0
 8003dd4:	d105      	bne.n	8003de2 <SPI2_DMA_Communication+0x22>
	  LL_GPIO_ResetOutputPin(CS_enL_GPIO_Port, CS_enL_Pin);
 8003dd6:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8003dda:	4826      	ldr	r0, [pc, #152]	; (8003e74 <SPI2_DMA_Communication+0xb4>)
 8003ddc:	f7ff fd39 	bl	8003852 <LL_GPIO_ResetOutputPin>
 8003de0:	e003      	b.n	8003dea <SPI2_DMA_Communication+0x2a>
  }else{
    LL_GPIO_ResetOutputPin(CS_enR_GPIO_Port, CS_enR_Pin);
 8003de2:	2180      	movs	r1, #128	; 0x80
 8003de4:	4823      	ldr	r0, [pc, #140]	; (8003e74 <SPI2_DMA_Communication+0xb4>)
 8003de6:	f7ff fd34 	bl	8003852 <LL_GPIO_ResetOutputPin>
  }
	if( LL_SPI_IsActiveFlag_RXNE(SPI2) == SET)LL_SPI_ReceiveData8(SPI2);
 8003dea:	4823      	ldr	r0, [pc, #140]	; (8003e78 <SPI2_DMA_Communication+0xb8>)
 8003dec:	f7ff fcd7 	bl	800379e <LL_SPI_IsActiveFlag_RXNE>
 8003df0:	4603      	mov	r3, r0
 8003df2:	2b01      	cmp	r3, #1
 8003df4:	d102      	bne.n	8003dfc <SPI2_DMA_Communication+0x3c>
 8003df6:	4820      	ldr	r0, [pc, #128]	; (8003e78 <SPI2_DMA_Communication+0xb8>)
 8003df8:	f7ff fd10 	bl	800381c <LL_SPI_ReceiveData8>
	if( LL_SPI_IsEnabled(SPI2) == RESET) LL_SPI_Enable(SPI2);
 8003dfc:	481e      	ldr	r0, [pc, #120]	; (8003e78 <SPI2_DMA_Communication+0xb8>)
 8003dfe:	f7ff fc85 	bl	800370c <LL_SPI_IsEnabled>
 8003e02:	4603      	mov	r3, r0
 8003e04:	2b00      	cmp	r3, #0
 8003e06:	d102      	bne.n	8003e0e <SPI2_DMA_Communication+0x4e>
 8003e08:	481b      	ldr	r0, [pc, #108]	; (8003e78 <SPI2_DMA_Communication+0xb8>)
 8003e0a:	f7ff fc6f 	bl	80036ec <LL_SPI_Enable>

	LL_DMA_ConfigAddresses(DMA1,LL_DMA_CHANNEL_4,(uint32_t)SPI2TransmitData,
 8003e0e:	4c1b      	ldr	r4, [pc, #108]	; (8003e7c <SPI2_DMA_Communication+0xbc>)
 8003e10:	4819      	ldr	r0, [pc, #100]	; (8003e78 <SPI2_DMA_Communication+0xb8>)
 8003e12:	f7ff fcf7 	bl	8003804 <LL_SPI_DMA_GetRegAddr>
 8003e16:	4602      	mov	r2, r0
 8003e18:	2310      	movs	r3, #16
 8003e1a:	9300      	str	r3, [sp, #0]
 8003e1c:	4613      	mov	r3, r2
 8003e1e:	4622      	mov	r2, r4
 8003e20:	2103      	movs	r1, #3
 8003e22:	4817      	ldr	r0, [pc, #92]	; (8003e80 <SPI2_DMA_Communication+0xc0>)
 8003e24:	f7ff fb6e 	bl	8003504 <LL_DMA_ConfigAddresses>
							LL_SPI_DMA_GetRegAddr(SPI2),LL_DMA_DIRECTION_MEMORY_TO_PERIPH);

	LL_DMA_SetDataLength(DMA1,LL_DMA_CHANNEL_4,length);
 8003e28:	79fb      	ldrb	r3, [r7, #7]
 8003e2a:	461a      	mov	r2, r3
 8003e2c:	2103      	movs	r1, #3
 8003e2e:	4814      	ldr	r0, [pc, #80]	; (8003e80 <SPI2_DMA_Communication+0xc0>)
 8003e30:	f7ff fb42 	bl	80034b8 <LL_DMA_SetDataLength>

	LL_DMA_ConfigAddresses(DMA1,LL_DMA_CHANNEL_3,LL_SPI_DMA_GetRegAddr(SPI2),
 8003e34:	4810      	ldr	r0, [pc, #64]	; (8003e78 <SPI2_DMA_Communication+0xb8>)
 8003e36:	f7ff fce5 	bl	8003804 <LL_SPI_DMA_GetRegAddr>
 8003e3a:	4601      	mov	r1, r0
 8003e3c:	4a11      	ldr	r2, [pc, #68]	; (8003e84 <SPI2_DMA_Communication+0xc4>)
 8003e3e:	2300      	movs	r3, #0
 8003e40:	9300      	str	r3, [sp, #0]
 8003e42:	4613      	mov	r3, r2
 8003e44:	460a      	mov	r2, r1
 8003e46:	2102      	movs	r1, #2
 8003e48:	480d      	ldr	r0, [pc, #52]	; (8003e80 <SPI2_DMA_Communication+0xc0>)
 8003e4a:	f7ff fb5b 	bl	8003504 <LL_DMA_ConfigAddresses>
							(uint32_t)SPI2ReciveData,LL_DMA_DIRECTION_PERIPH_TO_MEMORY);

	LL_DMA_SetDataLength(DMA1,LL_DMA_CHANNEL_3,length);
 8003e4e:	79fb      	ldrb	r3, [r7, #7]
 8003e50:	461a      	mov	r2, r3
 8003e52:	2102      	movs	r1, #2
 8003e54:	480a      	ldr	r0, [pc, #40]	; (8003e80 <SPI2_DMA_Communication+0xc0>)
 8003e56:	f7ff fb2f 	bl	80034b8 <LL_DMA_SetDataLength>

	LL_DMA_EnableChannel(DMA1,LL_DMA_CHANNEL_4);
 8003e5a:	2103      	movs	r1, #3
 8003e5c:	4808      	ldr	r0, [pc, #32]	; (8003e80 <SPI2_DMA_Communication+0xc0>)
 8003e5e:	f7ff f9db 	bl	8003218 <LL_DMA_EnableChannel>
	LL_DMA_EnableChannel(DMA1,LL_DMA_CHANNEL_3);
 8003e62:	2102      	movs	r1, #2
 8003e64:	4806      	ldr	r0, [pc, #24]	; (8003e80 <SPI2_DMA_Communication+0xc0>)
 8003e66:	f7ff f9d7 	bl	8003218 <LL_DMA_EnableChannel>
	while(rx_flag != 1);
	rx_flag = 0;
	LL_DMA_DisableChannel(DMA1,LL_DMA_CHANNEL_1);
	LL_GPIO_SetOutputPin(GPIOx,CS_Pin);
*/
}
 8003e6a:	bf00      	nop
 8003e6c:	370c      	adds	r7, #12
 8003e6e:	46bd      	mov	sp, r7
 8003e70:	bd90      	pop	{r4, r7, pc}
 8003e72:	bf00      	nop
 8003e74:	48000400 	.word	0x48000400
 8003e78:	40003800 	.word	0x40003800
 8003e7c:	20000f98 	.word	0x20000f98
 8003e80:	40020000 	.word	0x40020000
 8003e84:	20000fa0 	.word	0x20000fa0

08003e88 <SPI2_DMA1_ReceiveComplete_Callback>:

void SPI2_DMA1_ReceiveComplete_Callback(void)
{
 8003e88:	b580      	push	{r7, lr}
 8003e8a:	af00      	add	r7, sp, #0
	LL_DMA_DisableChannel(DMA1,LL_DMA_CHANNEL_3);
 8003e8c:	2102      	movs	r1, #2
 8003e8e:	4809      	ldr	r0, [pc, #36]	; (8003eb4 <SPI2_DMA1_ReceiveComplete_Callback+0x2c>)
 8003e90:	f7ff f9e4 	bl	800325c <LL_DMA_DisableChannel>
  if(encoderdir == enL){
 8003e94:	4b08      	ldr	r3, [pc, #32]	; (8003eb8 <SPI2_DMA1_ReceiveComplete_Callback+0x30>)
 8003e96:	781b      	ldrb	r3, [r3, #0]
 8003e98:	2b00      	cmp	r3, #0
 8003e9a:	d105      	bne.n	8003ea8 <SPI2_DMA1_ReceiveComplete_Callback+0x20>
	  LL_GPIO_SetOutputPin(CS_enL_GPIO_Port, CS_enL_Pin);
 8003e9c:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8003ea0:	4806      	ldr	r0, [pc, #24]	; (8003ebc <SPI2_DMA1_ReceiveComplete_Callback+0x34>)
 8003ea2:	f7ff fcc8 	bl	8003836 <LL_GPIO_SetOutputPin>
  }else{
    LL_GPIO_SetOutputPin(CS_enR_GPIO_Port, CS_enR_Pin);
  }
//	rx_flag = 1;
}
 8003ea6:	e003      	b.n	8003eb0 <SPI2_DMA1_ReceiveComplete_Callback+0x28>
    LL_GPIO_SetOutputPin(CS_enR_GPIO_Port, CS_enR_Pin);
 8003ea8:	2180      	movs	r1, #128	; 0x80
 8003eaa:	4804      	ldr	r0, [pc, #16]	; (8003ebc <SPI2_DMA1_ReceiveComplete_Callback+0x34>)
 8003eac:	f7ff fcc3 	bl	8003836 <LL_GPIO_SetOutputPin>
}
 8003eb0:	bf00      	nop
 8003eb2:	bd80      	pop	{r7, pc}
 8003eb4:	40020000 	.word	0x40020000
 8003eb8:	200006ee 	.word	0x200006ee
 8003ebc:	48000400 	.word	0x48000400

08003ec0 <SPI2_DMA1_TransmitComplete_Callback>:

void SPI2_DMA1_TransmitComplete_Callback(void)
{
 8003ec0:	b580      	push	{r7, lr}
 8003ec2:	af00      	add	r7, sp, #0
	LL_DMA_DisableChannel(DMA1,LL_DMA_CHANNEL_4);
 8003ec4:	2103      	movs	r1, #3
 8003ec6:	4802      	ldr	r0, [pc, #8]	; (8003ed0 <SPI2_DMA1_TransmitComplete_Callback+0x10>)
 8003ec8:	f7ff f9c8 	bl	800325c <LL_DMA_DisableChannel>
//	tx_flag = 1;
}
 8003ecc:	bf00      	nop
 8003ece:	bd80      	pop	{r7, pc}
 8003ed0:	40020000 	.word	0x40020000

08003ed4 <Get_SPI2ReciveData>:

uint8_t Get_SPI2ReciveData(uint8_t num){
 8003ed4:	b480      	push	{r7}
 8003ed6:	b083      	sub	sp, #12
 8003ed8:	af00      	add	r7, sp, #0
 8003eda:	4603      	mov	r3, r0
 8003edc:	71fb      	strb	r3, [r7, #7]
	return SPI2ReciveData[num];
 8003ede:	79fb      	ldrb	r3, [r7, #7]
 8003ee0:	4a03      	ldr	r2, [pc, #12]	; (8003ef0 <Get_SPI2ReciveData+0x1c>)
 8003ee2:	5cd3      	ldrb	r3, [r2, r3]
}
 8003ee4:	4618      	mov	r0, r3
 8003ee6:	370c      	adds	r7, #12
 8003ee8:	46bd      	mov	sp, r7
 8003eea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003eee:	4770      	bx	lr
 8003ef0:	20000fa0 	.word	0x20000fa0

08003ef4 <SetSPI2TransmitData>:

void SetSPI2TransmitData(uint8_t num, uint8_t data){
 8003ef4:	b480      	push	{r7}
 8003ef6:	b083      	sub	sp, #12
 8003ef8:	af00      	add	r7, sp, #0
 8003efa:	4603      	mov	r3, r0
 8003efc:	460a      	mov	r2, r1
 8003efe:	71fb      	strb	r3, [r7, #7]
 8003f00:	4613      	mov	r3, r2
 8003f02:	71bb      	strb	r3, [r7, #6]
	SPI2TransmitData[num] = data;
 8003f04:	79fb      	ldrb	r3, [r7, #7]
 8003f06:	4904      	ldr	r1, [pc, #16]	; (8003f18 <SetSPI2TransmitData+0x24>)
 8003f08:	79ba      	ldrb	r2, [r7, #6]
 8003f0a:	54ca      	strb	r2, [r1, r3]
}
 8003f0c:	bf00      	nop
 8003f0e:	370c      	adds	r7, #12
 8003f10:	46bd      	mov	sp, r7
 8003f12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f16:	4770      	bx	lr
 8003f18:	20000f98 	.word	0x20000f98

08003f1c <LL_DMA_IsActiveFlag_TC1>:
{
 8003f1c:	b480      	push	{r7}
 8003f1e:	b083      	sub	sp, #12
 8003f20:	af00      	add	r7, sp, #0
 8003f22:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(DMAx->ISR, DMA_ISR_TCIF1) == (DMA_ISR_TCIF1)) ? 1UL : 0UL);
 8003f24:	687b      	ldr	r3, [r7, #4]
 8003f26:	681b      	ldr	r3, [r3, #0]
 8003f28:	f003 0302 	and.w	r3, r3, #2
 8003f2c:	2b02      	cmp	r3, #2
 8003f2e:	d101      	bne.n	8003f34 <LL_DMA_IsActiveFlag_TC1+0x18>
 8003f30:	2301      	movs	r3, #1
 8003f32:	e000      	b.n	8003f36 <LL_DMA_IsActiveFlag_TC1+0x1a>
 8003f34:	2300      	movs	r3, #0
}
 8003f36:	4618      	mov	r0, r3
 8003f38:	370c      	adds	r7, #12
 8003f3a:	46bd      	mov	sp, r7
 8003f3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f40:	4770      	bx	lr

08003f42 <LL_DMA_IsActiveFlag_TC2>:
{
 8003f42:	b480      	push	{r7}
 8003f44:	b083      	sub	sp, #12
 8003f46:	af00      	add	r7, sp, #0
 8003f48:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(DMAx->ISR, DMA_ISR_TCIF2) == (DMA_ISR_TCIF2)) ? 1UL : 0UL);
 8003f4a:	687b      	ldr	r3, [r7, #4]
 8003f4c:	681b      	ldr	r3, [r3, #0]
 8003f4e:	f003 0320 	and.w	r3, r3, #32
 8003f52:	2b20      	cmp	r3, #32
 8003f54:	d101      	bne.n	8003f5a <LL_DMA_IsActiveFlag_TC2+0x18>
 8003f56:	2301      	movs	r3, #1
 8003f58:	e000      	b.n	8003f5c <LL_DMA_IsActiveFlag_TC2+0x1a>
 8003f5a:	2300      	movs	r3, #0
}
 8003f5c:	4618      	mov	r0, r3
 8003f5e:	370c      	adds	r7, #12
 8003f60:	46bd      	mov	sp, r7
 8003f62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f66:	4770      	bx	lr

08003f68 <LL_DMA_IsActiveFlag_TC3>:
{
 8003f68:	b480      	push	{r7}
 8003f6a:	b083      	sub	sp, #12
 8003f6c:	af00      	add	r7, sp, #0
 8003f6e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(DMAx->ISR, DMA_ISR_TCIF3) == (DMA_ISR_TCIF3)) ? 1UL : 0UL);
 8003f70:	687b      	ldr	r3, [r7, #4]
 8003f72:	681b      	ldr	r3, [r3, #0]
 8003f74:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003f78:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003f7c:	d101      	bne.n	8003f82 <LL_DMA_IsActiveFlag_TC3+0x1a>
 8003f7e:	2301      	movs	r3, #1
 8003f80:	e000      	b.n	8003f84 <LL_DMA_IsActiveFlag_TC3+0x1c>
 8003f82:	2300      	movs	r3, #0
}
 8003f84:	4618      	mov	r0, r3
 8003f86:	370c      	adds	r7, #12
 8003f88:	46bd      	mov	sp, r7
 8003f8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f8e:	4770      	bx	lr

08003f90 <LL_DMA_IsActiveFlag_TC4>:
{
 8003f90:	b480      	push	{r7}
 8003f92:	b083      	sub	sp, #12
 8003f94:	af00      	add	r7, sp, #0
 8003f96:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(DMAx->ISR, DMA_ISR_TCIF4) == (DMA_ISR_TCIF4)) ? 1UL : 0UL);
 8003f98:	687b      	ldr	r3, [r7, #4]
 8003f9a:	681b      	ldr	r3, [r3, #0]
 8003f9c:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8003fa0:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003fa4:	d101      	bne.n	8003faa <LL_DMA_IsActiveFlag_TC4+0x1a>
 8003fa6:	2301      	movs	r3, #1
 8003fa8:	e000      	b.n	8003fac <LL_DMA_IsActiveFlag_TC4+0x1c>
 8003faa:	2300      	movs	r3, #0
}
 8003fac:	4618      	mov	r0, r3
 8003fae:	370c      	adds	r7, #12
 8003fb0:	46bd      	mov	sp, r7
 8003fb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fb6:	4770      	bx	lr

08003fb8 <LL_DMA_ClearFlag_GI1>:
{
 8003fb8:	b480      	push	{r7}
 8003fba:	b083      	sub	sp, #12
 8003fbc:	af00      	add	r7, sp, #0
 8003fbe:	6078      	str	r0, [r7, #4]
  WRITE_REG(DMAx->IFCR, DMA_IFCR_CGIF1);
 8003fc0:	687b      	ldr	r3, [r7, #4]
 8003fc2:	2201      	movs	r2, #1
 8003fc4:	605a      	str	r2, [r3, #4]
}
 8003fc6:	bf00      	nop
 8003fc8:	370c      	adds	r7, #12
 8003fca:	46bd      	mov	sp, r7
 8003fcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fd0:	4770      	bx	lr

08003fd2 <LL_DMA_ClearFlag_GI2>:
{
 8003fd2:	b480      	push	{r7}
 8003fd4:	b083      	sub	sp, #12
 8003fd6:	af00      	add	r7, sp, #0
 8003fd8:	6078      	str	r0, [r7, #4]
  WRITE_REG(DMAx->IFCR, DMA_IFCR_CGIF2);
 8003fda:	687b      	ldr	r3, [r7, #4]
 8003fdc:	2210      	movs	r2, #16
 8003fde:	605a      	str	r2, [r3, #4]
}
 8003fe0:	bf00      	nop
 8003fe2:	370c      	adds	r7, #12
 8003fe4:	46bd      	mov	sp, r7
 8003fe6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fea:	4770      	bx	lr

08003fec <LL_DMA_ClearFlag_GI3>:
{
 8003fec:	b480      	push	{r7}
 8003fee:	b083      	sub	sp, #12
 8003ff0:	af00      	add	r7, sp, #0
 8003ff2:	6078      	str	r0, [r7, #4]
  WRITE_REG(DMAx->IFCR, DMA_IFCR_CGIF3);
 8003ff4:	687b      	ldr	r3, [r7, #4]
 8003ff6:	f44f 7280 	mov.w	r2, #256	; 0x100
 8003ffa:	605a      	str	r2, [r3, #4]
}
 8003ffc:	bf00      	nop
 8003ffe:	370c      	adds	r7, #12
 8004000:	46bd      	mov	sp, r7
 8004002:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004006:	4770      	bx	lr

08004008 <LL_DMA_ClearFlag_GI4>:
{
 8004008:	b480      	push	{r7}
 800400a:	b083      	sub	sp, #12
 800400c:	af00      	add	r7, sp, #0
 800400e:	6078      	str	r0, [r7, #4]
  WRITE_REG(DMAx->IFCR, DMA_IFCR_CGIF4);
 8004010:	687b      	ldr	r3, [r7, #4]
 8004012:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8004016:	605a      	str	r2, [r3, #4]
}
 8004018:	bf00      	nop
 800401a:	370c      	adds	r7, #12
 800401c:	46bd      	mov	sp, r7
 800401e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004022:	4770      	bx	lr

08004024 <LL_TIM_ClearFlag_UPDATE>:
  * @rmtoll SR           UIF           LL_TIM_ClearFlag_UPDATE
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_ClearFlag_UPDATE(TIM_TypeDef *TIMx)
{
 8004024:	b480      	push	{r7}
 8004026:	b083      	sub	sp, #12
 8004028:	af00      	add	r7, sp, #0
 800402a:	6078      	str	r0, [r7, #4]
  WRITE_REG(TIMx->SR, ~(TIM_SR_UIF));
 800402c:	687b      	ldr	r3, [r7, #4]
 800402e:	f06f 0201 	mvn.w	r2, #1
 8004032:	611a      	str	r2, [r3, #16]
}
 8004034:	bf00      	nop
 8004036:	370c      	adds	r7, #12
 8004038:	46bd      	mov	sp, r7
 800403a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800403e:	4770      	bx	lr

08004040 <LL_TIM_IsActiveFlag_UPDATE>:
  * @rmtoll SR           UIF           LL_TIM_IsActiveFlag_UPDATE
  * @param  TIMx Timer instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_TIM_IsActiveFlag_UPDATE(TIM_TypeDef *TIMx)
{
 8004040:	b480      	push	{r7}
 8004042:	b083      	sub	sp, #12
 8004044:	af00      	add	r7, sp, #0
 8004046:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(TIMx->SR, TIM_SR_UIF) == (TIM_SR_UIF)) ? 1UL : 0UL);
 8004048:	687b      	ldr	r3, [r7, #4]
 800404a:	691b      	ldr	r3, [r3, #16]
 800404c:	f003 0301 	and.w	r3, r3, #1
 8004050:	2b01      	cmp	r3, #1
 8004052:	d101      	bne.n	8004058 <LL_TIM_IsActiveFlag_UPDATE+0x18>
 8004054:	2301      	movs	r3, #1
 8004056:	e000      	b.n	800405a <LL_TIM_IsActiveFlag_UPDATE+0x1a>
 8004058:	2300      	movs	r3, #0
}
 800405a:	4618      	mov	r0, r3
 800405c:	370c      	adds	r7, #12
 800405e:	46bd      	mov	sp, r7
 8004060:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004064:	4770      	bx	lr

08004066 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8004066:	b480      	push	{r7}
 8004068:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 800406a:	bf00      	nop
 800406c:	46bd      	mov	sp, r7
 800406e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004072:	4770      	bx	lr

08004074 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8004074:	b480      	push	{r7}
 8004076:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8004078:	e7fe      	b.n	8004078 <HardFault_Handler+0x4>

0800407a <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800407a:	b480      	push	{r7}
 800407c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800407e:	e7fe      	b.n	800407e <MemManage_Handler+0x4>

08004080 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8004080:	b480      	push	{r7}
 8004082:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8004084:	e7fe      	b.n	8004084 <BusFault_Handler+0x4>

08004086 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8004086:	b480      	push	{r7}
 8004088:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800408a:	e7fe      	b.n	800408a <UsageFault_Handler+0x4>

0800408c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800408c:	b480      	push	{r7}
 800408e:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8004090:	bf00      	nop
 8004092:	46bd      	mov	sp, r7
 8004094:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004098:	4770      	bx	lr

0800409a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800409a:	b480      	push	{r7}
 800409c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800409e:	bf00      	nop
 80040a0:	46bd      	mov	sp, r7
 80040a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040a6:	4770      	bx	lr

080040a8 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80040a8:	b480      	push	{r7}
 80040aa:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80040ac:	bf00      	nop
 80040ae:	46bd      	mov	sp, r7
 80040b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040b4:	4770      	bx	lr

080040b6 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80040b6:	b480      	push	{r7}
 80040b8:	af00      	add	r7, sp, #0
  /* USER CODE END SysTick_IRQn 0 */

  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80040ba:	bf00      	nop
 80040bc:	46bd      	mov	sp, r7
 80040be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040c2:	4770      	bx	lr

080040c4 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 80040c4:	b580      	push	{r7, lr}
 80040c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */
	if(LL_DMA_IsActiveFlag_TC1(DMA1) == 1){
 80040c8:	4806      	ldr	r0, [pc, #24]	; (80040e4 <DMA1_Channel1_IRQHandler+0x20>)
 80040ca:	f7ff ff27 	bl	8003f1c <LL_DMA_IsActiveFlag_TC1>
 80040ce:	4603      	mov	r3, r0
 80040d0:	2b01      	cmp	r3, #1
 80040d2:	d104      	bne.n	80040de <DMA1_Channel1_IRQHandler+0x1a>
		LL_DMA_ClearFlag_GI1(DMA1);
 80040d4:	4803      	ldr	r0, [pc, #12]	; (80040e4 <DMA1_Channel1_IRQHandler+0x20>)
 80040d6:	f7ff ff6f 	bl	8003fb8 <LL_DMA_ClearFlag_GI1>
		SPI1_DMA1_ReceiveComplete_Callback();
 80040da:	f7ff fe1b 	bl	8003d14 <SPI1_DMA1_ReceiveComplete_Callback>
  /* USER CODE END DMA1_Channel1_IRQn 0 */

  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 80040de:	bf00      	nop
 80040e0:	bd80      	pop	{r7, pc}
 80040e2:	bf00      	nop
 80040e4:	40020000 	.word	0x40020000

080040e8 <DMA1_Channel2_IRQHandler>:

/**
  * @brief This function handles DMA1 channel2 global interrupt.
  */
void DMA1_Channel2_IRQHandler(void)
{
 80040e8:	b580      	push	{r7, lr}
 80040ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel2_IRQn 0 */
	if(LL_DMA_IsActiveFlag_TC2(DMA1) == 1){
 80040ec:	4806      	ldr	r0, [pc, #24]	; (8004108 <DMA1_Channel2_IRQHandler+0x20>)
 80040ee:	f7ff ff28 	bl	8003f42 <LL_DMA_IsActiveFlag_TC2>
 80040f2:	4603      	mov	r3, r0
 80040f4:	2b01      	cmp	r3, #1
 80040f6:	d104      	bne.n	8004102 <DMA1_Channel2_IRQHandler+0x1a>
		LL_DMA_ClearFlag_GI2(DMA1);
 80040f8:	4803      	ldr	r0, [pc, #12]	; (8004108 <DMA1_Channel2_IRQHandler+0x20>)
 80040fa:	f7ff ff6a 	bl	8003fd2 <LL_DMA_ClearFlag_GI2>
		SPI1_DMA1_TransmitComplete_Callback();
 80040fe:	f7ff fe19 	bl	8003d34 <SPI1_DMA1_TransmitComplete_Callback>
  /* USER CODE END DMA1_Channel2_IRQn 0 */

  /* USER CODE BEGIN DMA1_Channel2_IRQn 1 */

  /* USER CODE END DMA1_Channel2_IRQn 1 */
}
 8004102:	bf00      	nop
 8004104:	bd80      	pop	{r7, pc}
 8004106:	bf00      	nop
 8004108:	40020000 	.word	0x40020000

0800410c <DMA1_Channel3_IRQHandler>:

/**
  * @brief This function handles DMA1 channel3 global interrupt.
  */
void DMA1_Channel3_IRQHandler(void)
{
 800410c:	b580      	push	{r7, lr}
 800410e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel3_IRQn 0 */
	if(LL_DMA_IsActiveFlag_TC3(DMA1) == 1){
 8004110:	4806      	ldr	r0, [pc, #24]	; (800412c <DMA1_Channel3_IRQHandler+0x20>)
 8004112:	f7ff ff29 	bl	8003f68 <LL_DMA_IsActiveFlag_TC3>
 8004116:	4603      	mov	r3, r0
 8004118:	2b01      	cmp	r3, #1
 800411a:	d104      	bne.n	8004126 <DMA1_Channel3_IRQHandler+0x1a>
		LL_DMA_ClearFlag_GI3(DMA1);
 800411c:	4803      	ldr	r0, [pc, #12]	; (800412c <DMA1_Channel3_IRQHandler+0x20>)
 800411e:	f7ff ff65 	bl	8003fec <LL_DMA_ClearFlag_GI3>
		SPI2_DMA1_ReceiveComplete_Callback();
 8004122:	f7ff feb1 	bl	8003e88 <SPI2_DMA1_ReceiveComplete_Callback>
  /* USER CODE END DMA1_Channel3_IRQn 0 */

  /* USER CODE BEGIN DMA1_Channel3_IRQn 1 */

  /* USER CODE END DMA1_Channel3_IRQn 1 */
}
 8004126:	bf00      	nop
 8004128:	bd80      	pop	{r7, pc}
 800412a:	bf00      	nop
 800412c:	40020000 	.word	0x40020000

08004130 <DMA1_Channel4_IRQHandler>:

/**
  * @brief This function handles DMA1 channel4 global interrupt.
  */
void DMA1_Channel4_IRQHandler(void)
{
 8004130:	b580      	push	{r7, lr}
 8004132:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel4_IRQn 0 */
	if(LL_DMA_IsActiveFlag_TC4(DMA1) == 1){
 8004134:	4806      	ldr	r0, [pc, #24]	; (8004150 <DMA1_Channel4_IRQHandler+0x20>)
 8004136:	f7ff ff2b 	bl	8003f90 <LL_DMA_IsActiveFlag_TC4>
 800413a:	4603      	mov	r3, r0
 800413c:	2b01      	cmp	r3, #1
 800413e:	d104      	bne.n	800414a <DMA1_Channel4_IRQHandler+0x1a>
		LL_DMA_ClearFlag_GI4(DMA1);
 8004140:	4803      	ldr	r0, [pc, #12]	; (8004150 <DMA1_Channel4_IRQHandler+0x20>)
 8004142:	f7ff ff61 	bl	8004008 <LL_DMA_ClearFlag_GI4>
	  SPI2_DMA1_TransmitComplete_Callback();
 8004146:	f7ff febb 	bl	8003ec0 <SPI2_DMA1_TransmitComplete_Callback>
  /* USER CODE END DMA1_Channel4_IRQn 0 */

  /* USER CODE BEGIN DMA1_Channel4_IRQn 1 */

  /* USER CODE END DMA1_Channel4_IRQn 1 */
}
 800414a:	bf00      	nop
 800414c:	bd80      	pop	{r7, pc}
 800414e:	bf00      	nop
 8004150:	40020000 	.word	0x40020000

08004154 <DMA1_Channel5_IRQHandler>:

/**
  * @brief This function handles DMA1 channel5 global interrupt.
  */
void DMA1_Channel5_IRQHandler(void)
{
 8004154:	b480      	push	{r7}
 8004156:	af00      	add	r7, sp, #0
  /* USER CODE END DMA1_Channel5_IRQn 0 */

  /* USER CODE BEGIN DMA1_Channel5_IRQn 1 */

  /* USER CODE END DMA1_Channel5_IRQn 1 */
}
 8004158:	bf00      	nop
 800415a:	46bd      	mov	sp, r7
 800415c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004160:	4770      	bx	lr

08004162 <DMA1_Channel6_IRQHandler>:

/**
  * @brief This function handles DMA1 channel6 global interrupt.
  */
void DMA1_Channel6_IRQHandler(void)
{
 8004162:	b480      	push	{r7}
 8004164:	af00      	add	r7, sp, #0
  /* USER CODE END DMA1_Channel6_IRQn 0 */

  /* USER CODE BEGIN DMA1_Channel6_IRQn 1 */

  /* USER CODE END DMA1_Channel6_IRQn 1 */
}
 8004166:	bf00      	nop
 8004168:	46bd      	mov	sp, r7
 800416a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800416e:	4770      	bx	lr

08004170 <TIM1_UP_TIM16_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM16 global interrupt.
  */
void TIM1_UP_TIM16_IRQHandler(void)
{
 8004170:	b580      	push	{r7, lr}
 8004172:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM16_IRQn 0 */
	if ( LL_TIM_IsActiveFlag_UPDATE(TIM1)==1){
 8004174:	4806      	ldr	r0, [pc, #24]	; (8004190 <TIM1_UP_TIM16_IRQHandler+0x20>)
 8004176:	f7ff ff63 	bl	8004040 <LL_TIM_IsActiveFlag_UPDATE>
 800417a:	4603      	mov	r3, r0
 800417c:	2b01      	cmp	r3, #1
 800417e:	d102      	bne.n	8004186 <TIM1_UP_TIM16_IRQHandler+0x16>
		LL_TIM_ClearFlag_UPDATE(TIM1);
 8004180:	4803      	ldr	r0, [pc, #12]	; (8004190 <TIM1_UP_TIM16_IRQHandler+0x20>)
 8004182:	f7ff ff4f 	bl	8004024 <LL_TIM_ClearFlag_UPDATE>
	}
  INTC_sys();
 8004186:	f001 fa81 	bl	800568c <INTC_sys>
  /* USER CODE END TIM1_UP_TIM16_IRQn 0 */

  /* USER CODE BEGIN TIM1_UP_TIM16_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM16_IRQn 1 */
}
 800418a:	bf00      	nop
 800418c:	bd80      	pop	{r7, pc}
 800418e:	bf00      	nop
 8004190:	40012c00 	.word	0x40012c00

08004194 <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 8004194:	b580      	push	{r7, lr}
 8004196:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM4_IRQn 0 */
  static uint8_t i = 0;
	if ( LL_TIM_IsActiveFlag_UPDATE(TIM4)==1){
 8004198:	481f      	ldr	r0, [pc, #124]	; (8004218 <TIM4_IRQHandler+0x84>)
 800419a:	f7ff ff51 	bl	8004040 <LL_TIM_IsActiveFlag_UPDATE>
 800419e:	4603      	mov	r3, r0
 80041a0:	2b01      	cmp	r3, #1
 80041a2:	d102      	bne.n	80041aa <TIM4_IRQHandler+0x16>
		LL_TIM_ClearFlag_UPDATE(TIM4);
 80041a4:	481c      	ldr	r0, [pc, #112]	; (8004218 <TIM4_IRQHandler+0x84>)
 80041a6:	f7ff ff3d 	bl	8004024 <LL_TIM_ClearFlag_UPDATE>
	}
  switch(i){
 80041aa:	4b1c      	ldr	r3, [pc, #112]	; (800421c <TIM4_IRQHandler+0x88>)
 80041ac:	781b      	ldrb	r3, [r3, #0]
 80041ae:	2b03      	cmp	r3, #3
 80041b0:	d823      	bhi.n	80041fa <TIM4_IRQHandler+0x66>
 80041b2:	a201      	add	r2, pc, #4	; (adr r2, 80041b8 <TIM4_IRQHandler+0x24>)
 80041b4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80041b8:	080041c9 	.word	0x080041c9
 80041bc:	080041d1 	.word	0x080041d1
 80041c0:	080041df 	.word	0x080041df
 80041c4:	080041eb 	.word	0x080041eb
		case 0:
      recv_spi_encoder(enL);
 80041c8:	2000      	movs	r0, #0
 80041ca:	f003 f925 	bl	8007418 <recv_spi_encoder>
			break;
 80041ce:	e014      	b.n	80041fa <TIM4_IRQHandler+0x66>
		case 1:
      Set_encoder_data(enL);
 80041d0:	2000      	movs	r0, #0
 80041d2:	f003 f92f 	bl	8007434 <Set_encoder_data>
			ICM_42688_GyroRead_DMA(0x29);
 80041d6:	2029      	movs	r0, #41	; 0x29
 80041d8:	f003 faa8 	bl	800772c <ICM_42688_GyroRead_DMA>
			break;
 80041dc:	e00d      	b.n	80041fa <TIM4_IRQHandler+0x66>
		case 2:
      ICM_42688_GyroData();
 80041de:	f003 fab3 	bl	8007748 <ICM_42688_GyroData>
			recv_spi_encoder(enR);
 80041e2:	2001      	movs	r0, #1
 80041e4:	f003 f918 	bl	8007418 <recv_spi_encoder>
			break;
 80041e8:	e007      	b.n	80041fa <TIM4_IRQHandler+0x66>
		case 3:
      ICM_42688_GyroData();
 80041ea:	f003 faad 	bl	8007748 <ICM_42688_GyroData>
			Set_encoder_data(enR);
 80041ee:	2001      	movs	r0, #1
 80041f0:	f003 f920 	bl	8007434 <Set_encoder_data>
      GYRO_Pol();
 80041f4:	f003 fb4c 	bl	8007890 <GYRO_Pol>
			break;
 80041f8:	bf00      	nop
	}
	i = (i+1)%4;
 80041fa:	4b08      	ldr	r3, [pc, #32]	; (800421c <TIM4_IRQHandler+0x88>)
 80041fc:	781b      	ldrb	r3, [r3, #0]
 80041fe:	3301      	adds	r3, #1
 8004200:	425a      	negs	r2, r3
 8004202:	f003 0303 	and.w	r3, r3, #3
 8004206:	f002 0203 	and.w	r2, r2, #3
 800420a:	bf58      	it	pl
 800420c:	4253      	negpl	r3, r2
 800420e:	b2da      	uxtb	r2, r3
 8004210:	4b02      	ldr	r3, [pc, #8]	; (800421c <TIM4_IRQHandler+0x88>)
 8004212:	701a      	strb	r2, [r3, #0]
  /* USER CODE END TIM4_IRQn 0 */
  /* USER CODE BEGIN TIM4_IRQn 1 */

  /* USER CODE END TIM4_IRQn 1 */
}
 8004214:	bf00      	nop
 8004216:	bd80      	pop	{r7, pc}
 8004218:	40000800 	.word	0x40000800
 800421c:	20000210 	.word	0x20000210

08004220 <TIM5_IRQHandler>:

/**
  * @brief This function handles TIM5 global interrupt.
  */
void TIM5_IRQHandler(void)
{
 8004220:	b580      	push	{r7, lr}
 8004222:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM5_IRQn 0 */
	static uint8_t i = 0;
	if ( LL_TIM_IsActiveFlag_UPDATE(TIM5)==1){
 8004224:	4819      	ldr	r0, [pc, #100]	; (800428c <TIM5_IRQHandler+0x6c>)
 8004226:	f7ff ff0b 	bl	8004040 <LL_TIM_IsActiveFlag_UPDATE>
 800422a:	4603      	mov	r3, r0
 800422c:	2b01      	cmp	r3, #1
 800422e:	d102      	bne.n	8004236 <TIM5_IRQHandler+0x16>
		LL_TIM_ClearFlag_UPDATE(TIM5);
 8004230:	4816      	ldr	r0, [pc, #88]	; (800428c <TIM5_IRQHandler+0x6c>)
 8004232:	f7ff fef7 	bl	8004024 <LL_TIM_ClearFlag_UPDATE>
	}
	switch(i){
 8004236:	4b16      	ldr	r3, [pc, #88]	; (8004290 <TIM5_IRQHandler+0x70>)
 8004238:	781b      	ldrb	r3, [r3, #0]
 800423a:	2b03      	cmp	r3, #3
 800423c:	d816      	bhi.n	800426c <TIM5_IRQHandler+0x4c>
 800423e:	a201      	add	r2, pc, #4	; (adr r2, 8004244 <TIM5_IRQHandler+0x24>)
 8004240:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004244:	08004255 	.word	0x08004255
 8004248:	0800425b 	.word	0x0800425b
 800424c:	08004261 	.word	0x08004261
 8004250:	08004267 	.word	0x08004267
		case 0:
			DIST_Pol_FL();
 8004254:	f006 fa14 	bl	800a680 <DIST_Pol_FL>
			break;
 8004258:	e008      	b.n	800426c <TIM5_IRQHandler+0x4c>
		case 1:
			DIST_Pol_SR();
 800425a:	f006 faa1 	bl	800a7a0 <DIST_Pol_SR>
			break;
 800425e:	e005      	b.n	800426c <TIM5_IRQHandler+0x4c>
		case 2:
			DIST_Pol_SL();
 8004260:	f006 fa6e 	bl	800a740 <DIST_Pol_SL>
			break;
 8004264:	e002      	b.n	800426c <TIM5_IRQHandler+0x4c>
		case 3:
			DIST_Pol_FR();
 8004266:	f006 fa3b 	bl	800a6e0 <DIST_Pol_FR>
			break;
 800426a:	bf00      	nop
	}
	i = (i+1)%4;
 800426c:	4b08      	ldr	r3, [pc, #32]	; (8004290 <TIM5_IRQHandler+0x70>)
 800426e:	781b      	ldrb	r3, [r3, #0]
 8004270:	3301      	adds	r3, #1
 8004272:	425a      	negs	r2, r3
 8004274:	f003 0303 	and.w	r3, r3, #3
 8004278:	f002 0203 	and.w	r2, r2, #3
 800427c:	bf58      	it	pl
 800427e:	4253      	negpl	r3, r2
 8004280:	b2da      	uxtb	r2, r3
 8004282:	4b03      	ldr	r3, [pc, #12]	; (8004290 <TIM5_IRQHandler+0x70>)
 8004284:	701a      	strb	r2, [r3, #0]
  /* USER CODE END TIM5_IRQn 0 */
  /* USER CODE BEGIN TIM5_IRQn 1 */

  /* USER CODE END TIM5_IRQn 1 */
}
 8004286:	bf00      	nop
 8004288:	bd80      	pop	{r7, pc}
 800428a:	bf00      	nop
 800428c:	40000c00 	.word	0x40000c00
 8004290:	20000211 	.word	0x20000211

08004294 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1 and DAC3 channel underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8004294:	b580      	push	{r7, lr}
 8004296:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */
	if ( LL_TIM_IsActiveFlag_UPDATE(TIM6)==1){
 8004298:	4807      	ldr	r0, [pc, #28]	; (80042b8 <TIM6_DAC_IRQHandler+0x24>)
 800429a:	f7ff fed1 	bl	8004040 <LL_TIM_IsActiveFlag_UPDATE>
 800429e:	4603      	mov	r3, r0
 80042a0:	2b01      	cmp	r3, #1
 80042a2:	d102      	bne.n	80042aa <TIM6_DAC_IRQHandler+0x16>
		LL_TIM_ClearFlag_UPDATE(TIM6);
 80042a4:	4804      	ldr	r0, [pc, #16]	; (80042b8 <TIM6_DAC_IRQHandler+0x24>)
 80042a6:	f7ff febd 	bl	8004024 <LL_TIM_ClearFlag_UPDATE>
	}
	BAT_Pol();
 80042aa:	f005 ffcf 	bl	800a24c <BAT_Pol>
	log_interrupt ();
 80042ae:	f003 fc17 	bl	8007ae0 <log_interrupt>
  /* USER CODE END TIM6_DAC_IRQn 0 */

  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 80042b2:	bf00      	nop
 80042b4:	bd80      	pop	{r7, pc}
 80042b6:	bf00      	nop
 80042b8:	40001000 	.word	0x40001000

080042bc <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80042bc:	b580      	push	{r7, lr}
 80042be:	b086      	sub	sp, #24
 80042c0:	af00      	add	r7, sp, #0
 80042c2:	60f8      	str	r0, [r7, #12]
 80042c4:	60b9      	str	r1, [r7, #8]
 80042c6:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80042c8:	2300      	movs	r3, #0
 80042ca:	617b      	str	r3, [r7, #20]
 80042cc:	e00a      	b.n	80042e4 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 80042ce:	f3af 8000 	nop.w
 80042d2:	4601      	mov	r1, r0
 80042d4:	68bb      	ldr	r3, [r7, #8]
 80042d6:	1c5a      	adds	r2, r3, #1
 80042d8:	60ba      	str	r2, [r7, #8]
 80042da:	b2ca      	uxtb	r2, r1
 80042dc:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80042de:	697b      	ldr	r3, [r7, #20]
 80042e0:	3301      	adds	r3, #1
 80042e2:	617b      	str	r3, [r7, #20]
 80042e4:	697a      	ldr	r2, [r7, #20]
 80042e6:	687b      	ldr	r3, [r7, #4]
 80042e8:	429a      	cmp	r2, r3
 80042ea:	dbf0      	blt.n	80042ce <_read+0x12>
	}

return len;
 80042ec:	687b      	ldr	r3, [r7, #4]
}
 80042ee:	4618      	mov	r0, r3
 80042f0:	3718      	adds	r7, #24
 80042f2:	46bd      	mov	sp, r7
 80042f4:	bd80      	pop	{r7, pc}

080042f6 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80042f6:	b580      	push	{r7, lr}
 80042f8:	b086      	sub	sp, #24
 80042fa:	af00      	add	r7, sp, #0
 80042fc:	60f8      	str	r0, [r7, #12]
 80042fe:	60b9      	str	r1, [r7, #8]
 8004300:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004302:	2300      	movs	r3, #0
 8004304:	617b      	str	r3, [r7, #20]
 8004306:	e009      	b.n	800431c <_write+0x26>
	{
		__io_putchar(*ptr++);
 8004308:	68bb      	ldr	r3, [r7, #8]
 800430a:	1c5a      	adds	r2, r3, #1
 800430c:	60ba      	str	r2, [r7, #8]
 800430e:	781b      	ldrb	r3, [r3, #0]
 8004310:	4618      	mov	r0, r3
 8004312:	f7fe f8f5 	bl	8002500 <__io_putchar>
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004316:	697b      	ldr	r3, [r7, #20]
 8004318:	3301      	adds	r3, #1
 800431a:	617b      	str	r3, [r7, #20]
 800431c:	697a      	ldr	r2, [r7, #20]
 800431e:	687b      	ldr	r3, [r7, #4]
 8004320:	429a      	cmp	r2, r3
 8004322:	dbf1      	blt.n	8004308 <_write+0x12>
	}
	return len;
 8004324:	687b      	ldr	r3, [r7, #4]
}
 8004326:	4618      	mov	r0, r3
 8004328:	3718      	adds	r7, #24
 800432a:	46bd      	mov	sp, r7
 800432c:	bd80      	pop	{r7, pc}

0800432e <_close>:

int _close(int file)
{
 800432e:	b480      	push	{r7}
 8004330:	b083      	sub	sp, #12
 8004332:	af00      	add	r7, sp, #0
 8004334:	6078      	str	r0, [r7, #4]
	return -1;
 8004336:	f04f 33ff 	mov.w	r3, #4294967295
}
 800433a:	4618      	mov	r0, r3
 800433c:	370c      	adds	r7, #12
 800433e:	46bd      	mov	sp, r7
 8004340:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004344:	4770      	bx	lr

08004346 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8004346:	b480      	push	{r7}
 8004348:	b083      	sub	sp, #12
 800434a:	af00      	add	r7, sp, #0
 800434c:	6078      	str	r0, [r7, #4]
 800434e:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8004350:	683b      	ldr	r3, [r7, #0]
 8004352:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8004356:	605a      	str	r2, [r3, #4]
	return 0;
 8004358:	2300      	movs	r3, #0
}
 800435a:	4618      	mov	r0, r3
 800435c:	370c      	adds	r7, #12
 800435e:	46bd      	mov	sp, r7
 8004360:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004364:	4770      	bx	lr

08004366 <_isatty>:

int _isatty(int file)
{
 8004366:	b480      	push	{r7}
 8004368:	b083      	sub	sp, #12
 800436a:	af00      	add	r7, sp, #0
 800436c:	6078      	str	r0, [r7, #4]
	return 1;
 800436e:	2301      	movs	r3, #1
}
 8004370:	4618      	mov	r0, r3
 8004372:	370c      	adds	r7, #12
 8004374:	46bd      	mov	sp, r7
 8004376:	f85d 7b04 	ldr.w	r7, [sp], #4
 800437a:	4770      	bx	lr

0800437c <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 800437c:	b480      	push	{r7}
 800437e:	b085      	sub	sp, #20
 8004380:	af00      	add	r7, sp, #0
 8004382:	60f8      	str	r0, [r7, #12]
 8004384:	60b9      	str	r1, [r7, #8]
 8004386:	607a      	str	r2, [r7, #4]
	return 0;
 8004388:	2300      	movs	r3, #0
}
 800438a:	4618      	mov	r0, r3
 800438c:	3714      	adds	r7, #20
 800438e:	46bd      	mov	sp, r7
 8004390:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004394:	4770      	bx	lr
	...

08004398 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8004398:	b580      	push	{r7, lr}
 800439a:	b086      	sub	sp, #24
 800439c:	af00      	add	r7, sp, #0
 800439e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80043a0:	4a14      	ldr	r2, [pc, #80]	; (80043f4 <_sbrk+0x5c>)
 80043a2:	4b15      	ldr	r3, [pc, #84]	; (80043f8 <_sbrk+0x60>)
 80043a4:	1ad3      	subs	r3, r2, r3
 80043a6:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80043a8:	697b      	ldr	r3, [r7, #20]
 80043aa:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80043ac:	4b13      	ldr	r3, [pc, #76]	; (80043fc <_sbrk+0x64>)
 80043ae:	681b      	ldr	r3, [r3, #0]
 80043b0:	2b00      	cmp	r3, #0
 80043b2:	d102      	bne.n	80043ba <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80043b4:	4b11      	ldr	r3, [pc, #68]	; (80043fc <_sbrk+0x64>)
 80043b6:	4a12      	ldr	r2, [pc, #72]	; (8004400 <_sbrk+0x68>)
 80043b8:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80043ba:	4b10      	ldr	r3, [pc, #64]	; (80043fc <_sbrk+0x64>)
 80043bc:	681a      	ldr	r2, [r3, #0]
 80043be:	687b      	ldr	r3, [r7, #4]
 80043c0:	4413      	add	r3, r2
 80043c2:	693a      	ldr	r2, [r7, #16]
 80043c4:	429a      	cmp	r2, r3
 80043c6:	d207      	bcs.n	80043d8 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80043c8:	f009 fc50 	bl	800dc6c <__errno>
 80043cc:	4602      	mov	r2, r0
 80043ce:	230c      	movs	r3, #12
 80043d0:	6013      	str	r3, [r2, #0]
    return (void *)-1;
 80043d2:	f04f 33ff 	mov.w	r3, #4294967295
 80043d6:	e009      	b.n	80043ec <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80043d8:	4b08      	ldr	r3, [pc, #32]	; (80043fc <_sbrk+0x64>)
 80043da:	681b      	ldr	r3, [r3, #0]
 80043dc:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80043de:	4b07      	ldr	r3, [pc, #28]	; (80043fc <_sbrk+0x64>)
 80043e0:	681a      	ldr	r2, [r3, #0]
 80043e2:	687b      	ldr	r3, [r7, #4]
 80043e4:	4413      	add	r3, r2
 80043e6:	4a05      	ldr	r2, [pc, #20]	; (80043fc <_sbrk+0x64>)
 80043e8:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80043ea:	68fb      	ldr	r3, [r7, #12]
}
 80043ec:	4618      	mov	r0, r3
 80043ee:	3718      	adds	r7, #24
 80043f0:	46bd      	mov	sp, r7
 80043f2:	bd80      	pop	{r7, pc}
 80043f4:	20020000 	.word	0x20020000
 80043f8:	00000400 	.word	0x00000400
 80043fc:	20000214 	.word	0x20000214
 8004400:	20005540 	.word	0x20005540

08004404 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8004404:	b480      	push	{r7}
 8004406:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8004408:	4b08      	ldr	r3, [pc, #32]	; (800442c <SystemInit+0x28>)
 800440a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800440e:	4a07      	ldr	r2, [pc, #28]	; (800442c <SystemInit+0x28>)
 8004410:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8004414:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8004418:	4b04      	ldr	r3, [pc, #16]	; (800442c <SystemInit+0x28>)
 800441a:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 800441e:	609a      	str	r2, [r3, #8]
#endif
}
 8004420:	bf00      	nop
 8004422:	46bd      	mov	sp, r7
 8004424:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004428:	4770      	bx	lr
 800442a:	bf00      	nop
 800442c:	e000ed00 	.word	0xe000ed00

08004430 <__NVIC_GetPriorityGrouping>:
{
 8004430:	b480      	push	{r7}
 8004432:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8004434:	4b04      	ldr	r3, [pc, #16]	; (8004448 <__NVIC_GetPriorityGrouping+0x18>)
 8004436:	68db      	ldr	r3, [r3, #12]
 8004438:	0a1b      	lsrs	r3, r3, #8
 800443a:	f003 0307 	and.w	r3, r3, #7
}
 800443e:	4618      	mov	r0, r3
 8004440:	46bd      	mov	sp, r7
 8004442:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004446:	4770      	bx	lr
 8004448:	e000ed00 	.word	0xe000ed00

0800444c <__NVIC_EnableIRQ>:
{
 800444c:	b480      	push	{r7}
 800444e:	b083      	sub	sp, #12
 8004450:	af00      	add	r7, sp, #0
 8004452:	4603      	mov	r3, r0
 8004454:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004456:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800445a:	2b00      	cmp	r3, #0
 800445c:	db0b      	blt.n	8004476 <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800445e:	79fb      	ldrb	r3, [r7, #7]
 8004460:	f003 021f 	and.w	r2, r3, #31
 8004464:	4907      	ldr	r1, [pc, #28]	; (8004484 <__NVIC_EnableIRQ+0x38>)
 8004466:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800446a:	095b      	lsrs	r3, r3, #5
 800446c:	2001      	movs	r0, #1
 800446e:	fa00 f202 	lsl.w	r2, r0, r2
 8004472:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8004476:	bf00      	nop
 8004478:	370c      	adds	r7, #12
 800447a:	46bd      	mov	sp, r7
 800447c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004480:	4770      	bx	lr
 8004482:	bf00      	nop
 8004484:	e000e100 	.word	0xe000e100

08004488 <__NVIC_SetPriority>:
{
 8004488:	b480      	push	{r7}
 800448a:	b083      	sub	sp, #12
 800448c:	af00      	add	r7, sp, #0
 800448e:	4603      	mov	r3, r0
 8004490:	6039      	str	r1, [r7, #0]
 8004492:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004494:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004498:	2b00      	cmp	r3, #0
 800449a:	db0a      	blt.n	80044b2 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800449c:	683b      	ldr	r3, [r7, #0]
 800449e:	b2da      	uxtb	r2, r3
 80044a0:	490c      	ldr	r1, [pc, #48]	; (80044d4 <__NVIC_SetPriority+0x4c>)
 80044a2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80044a6:	0112      	lsls	r2, r2, #4
 80044a8:	b2d2      	uxtb	r2, r2
 80044aa:	440b      	add	r3, r1
 80044ac:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 80044b0:	e00a      	b.n	80044c8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80044b2:	683b      	ldr	r3, [r7, #0]
 80044b4:	b2da      	uxtb	r2, r3
 80044b6:	4908      	ldr	r1, [pc, #32]	; (80044d8 <__NVIC_SetPriority+0x50>)
 80044b8:	79fb      	ldrb	r3, [r7, #7]
 80044ba:	f003 030f 	and.w	r3, r3, #15
 80044be:	3b04      	subs	r3, #4
 80044c0:	0112      	lsls	r2, r2, #4
 80044c2:	b2d2      	uxtb	r2, r2
 80044c4:	440b      	add	r3, r1
 80044c6:	761a      	strb	r2, [r3, #24]
}
 80044c8:	bf00      	nop
 80044ca:	370c      	adds	r7, #12
 80044cc:	46bd      	mov	sp, r7
 80044ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044d2:	4770      	bx	lr
 80044d4:	e000e100 	.word	0xe000e100
 80044d8:	e000ed00 	.word	0xe000ed00

080044dc <NVIC_EncodePriority>:
{
 80044dc:	b480      	push	{r7}
 80044de:	b089      	sub	sp, #36	; 0x24
 80044e0:	af00      	add	r7, sp, #0
 80044e2:	60f8      	str	r0, [r7, #12]
 80044e4:	60b9      	str	r1, [r7, #8]
 80044e6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80044e8:	68fb      	ldr	r3, [r7, #12]
 80044ea:	f003 0307 	and.w	r3, r3, #7
 80044ee:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80044f0:	69fb      	ldr	r3, [r7, #28]
 80044f2:	f1c3 0307 	rsb	r3, r3, #7
 80044f6:	2b04      	cmp	r3, #4
 80044f8:	bf28      	it	cs
 80044fa:	2304      	movcs	r3, #4
 80044fc:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80044fe:	69fb      	ldr	r3, [r7, #28]
 8004500:	3304      	adds	r3, #4
 8004502:	2b06      	cmp	r3, #6
 8004504:	d902      	bls.n	800450c <NVIC_EncodePriority+0x30>
 8004506:	69fb      	ldr	r3, [r7, #28]
 8004508:	3b03      	subs	r3, #3
 800450a:	e000      	b.n	800450e <NVIC_EncodePriority+0x32>
 800450c:	2300      	movs	r3, #0
 800450e:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004510:	f04f 32ff 	mov.w	r2, #4294967295
 8004514:	69bb      	ldr	r3, [r7, #24]
 8004516:	fa02 f303 	lsl.w	r3, r2, r3
 800451a:	43da      	mvns	r2, r3
 800451c:	68bb      	ldr	r3, [r7, #8]
 800451e:	401a      	ands	r2, r3
 8004520:	697b      	ldr	r3, [r7, #20]
 8004522:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8004524:	f04f 31ff 	mov.w	r1, #4294967295
 8004528:	697b      	ldr	r3, [r7, #20]
 800452a:	fa01 f303 	lsl.w	r3, r1, r3
 800452e:	43d9      	mvns	r1, r3
 8004530:	687b      	ldr	r3, [r7, #4]
 8004532:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004534:	4313      	orrs	r3, r2
}
 8004536:	4618      	mov	r0, r3
 8004538:	3724      	adds	r7, #36	; 0x24
 800453a:	46bd      	mov	sp, r7
 800453c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004540:	4770      	bx	lr
	...

08004544 <LL_AHB2_GRP1_EnableClock>:
{
 8004544:	b480      	push	{r7}
 8004546:	b085      	sub	sp, #20
 8004548:	af00      	add	r7, sp, #0
 800454a:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB2ENR, Periphs);
 800454c:	4b08      	ldr	r3, [pc, #32]	; (8004570 <LL_AHB2_GRP1_EnableClock+0x2c>)
 800454e:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8004550:	4907      	ldr	r1, [pc, #28]	; (8004570 <LL_AHB2_GRP1_EnableClock+0x2c>)
 8004552:	687b      	ldr	r3, [r7, #4]
 8004554:	4313      	orrs	r3, r2
 8004556:	64cb      	str	r3, [r1, #76]	; 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 8004558:	4b05      	ldr	r3, [pc, #20]	; (8004570 <LL_AHB2_GRP1_EnableClock+0x2c>)
 800455a:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800455c:	687b      	ldr	r3, [r7, #4]
 800455e:	4013      	ands	r3, r2
 8004560:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8004562:	68fb      	ldr	r3, [r7, #12]
}
 8004564:	bf00      	nop
 8004566:	3714      	adds	r7, #20
 8004568:	46bd      	mov	sp, r7
 800456a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800456e:	4770      	bx	lr
 8004570:	40021000 	.word	0x40021000

08004574 <LL_APB1_GRP1_EnableClock>:
{
 8004574:	b480      	push	{r7}
 8004576:	b085      	sub	sp, #20
 8004578:	af00      	add	r7, sp, #0
 800457a:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB1ENR1, Periphs);
 800457c:	4b08      	ldr	r3, [pc, #32]	; (80045a0 <LL_APB1_GRP1_EnableClock+0x2c>)
 800457e:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8004580:	4907      	ldr	r1, [pc, #28]	; (80045a0 <LL_APB1_GRP1_EnableClock+0x2c>)
 8004582:	687b      	ldr	r3, [r7, #4]
 8004584:	4313      	orrs	r3, r2
 8004586:	658b      	str	r3, [r1, #88]	; 0x58
  tmpreg = READ_BIT(RCC->APB1ENR1, Periphs);
 8004588:	4b05      	ldr	r3, [pc, #20]	; (80045a0 <LL_APB1_GRP1_EnableClock+0x2c>)
 800458a:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 800458c:	687b      	ldr	r3, [r7, #4]
 800458e:	4013      	ands	r3, r2
 8004590:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8004592:	68fb      	ldr	r3, [r7, #12]
}
 8004594:	bf00      	nop
 8004596:	3714      	adds	r7, #20
 8004598:	46bd      	mov	sp, r7
 800459a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800459e:	4770      	bx	lr
 80045a0:	40021000 	.word	0x40021000

080045a4 <LL_APB2_GRP1_EnableClock>:
{
 80045a4:	b480      	push	{r7}
 80045a6:	b085      	sub	sp, #20
 80045a8:	af00      	add	r7, sp, #0
 80045aa:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB2ENR, Periphs);
 80045ac:	4b08      	ldr	r3, [pc, #32]	; (80045d0 <LL_APB2_GRP1_EnableClock+0x2c>)
 80045ae:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 80045b0:	4907      	ldr	r1, [pc, #28]	; (80045d0 <LL_APB2_GRP1_EnableClock+0x2c>)
 80045b2:	687b      	ldr	r3, [r7, #4]
 80045b4:	4313      	orrs	r3, r2
 80045b6:	660b      	str	r3, [r1, #96]	; 0x60
  tmpreg = READ_BIT(RCC->APB2ENR, Periphs);
 80045b8:	4b05      	ldr	r3, [pc, #20]	; (80045d0 <LL_APB2_GRP1_EnableClock+0x2c>)
 80045ba:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 80045bc:	687b      	ldr	r3, [r7, #4]
 80045be:	4013      	ands	r3, r2
 80045c0:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80045c2:	68fb      	ldr	r3, [r7, #12]
}
 80045c4:	bf00      	nop
 80045c6:	3714      	adds	r7, #20
 80045c8:	46bd      	mov	sp, r7
 80045ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045ce:	4770      	bx	lr
 80045d0:	40021000 	.word	0x40021000

080045d4 <LL_TIM_EnableCounter>:
{
 80045d4:	b480      	push	{r7}
 80045d6:	b083      	sub	sp, #12
 80045d8:	af00      	add	r7, sp, #0
 80045da:	6078      	str	r0, [r7, #4]
  SET_BIT(TIMx->CR1, TIM_CR1_CEN);
 80045dc:	687b      	ldr	r3, [r7, #4]
 80045de:	681b      	ldr	r3, [r3, #0]
 80045e0:	f043 0201 	orr.w	r2, r3, #1
 80045e4:	687b      	ldr	r3, [r7, #4]
 80045e6:	601a      	str	r2, [r3, #0]
}
 80045e8:	bf00      	nop
 80045ea:	370c      	adds	r7, #12
 80045ec:	46bd      	mov	sp, r7
 80045ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045f2:	4770      	bx	lr

080045f4 <LL_TIM_EnableARRPreload>:
{
 80045f4:	b480      	push	{r7}
 80045f6:	b083      	sub	sp, #12
 80045f8:	af00      	add	r7, sp, #0
 80045fa:	6078      	str	r0, [r7, #4]
  SET_BIT(TIMx->CR1, TIM_CR1_ARPE);
 80045fc:	687b      	ldr	r3, [r7, #4]
 80045fe:	681b      	ldr	r3, [r3, #0]
 8004600:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 8004604:	687b      	ldr	r3, [r7, #4]
 8004606:	601a      	str	r2, [r3, #0]
}
 8004608:	bf00      	nop
 800460a:	370c      	adds	r7, #12
 800460c:	46bd      	mov	sp, r7
 800460e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004612:	4770      	bx	lr

08004614 <LL_TIM_DisableARRPreload>:
{
 8004614:	b480      	push	{r7}
 8004616:	b083      	sub	sp, #12
 8004618:	af00      	add	r7, sp, #0
 800461a:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(TIMx->CR1, TIM_CR1_ARPE);
 800461c:	687b      	ldr	r3, [r7, #4]
 800461e:	681b      	ldr	r3, [r3, #0]
 8004620:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8004624:	687b      	ldr	r3, [r7, #4]
 8004626:	601a      	str	r2, [r3, #0]
}
 8004628:	bf00      	nop
 800462a:	370c      	adds	r7, #12
 800462c:	46bd      	mov	sp, r7
 800462e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004632:	4770      	bx	lr

08004634 <LL_TIM_CC_EnableChannel>:
{
 8004634:	b480      	push	{r7}
 8004636:	b083      	sub	sp, #12
 8004638:	af00      	add	r7, sp, #0
 800463a:	6078      	str	r0, [r7, #4]
 800463c:	6039      	str	r1, [r7, #0]
  SET_BIT(TIMx->CCER, Channels);
 800463e:	687b      	ldr	r3, [r7, #4]
 8004640:	6a1a      	ldr	r2, [r3, #32]
 8004642:	683b      	ldr	r3, [r7, #0]
 8004644:	431a      	orrs	r2, r3
 8004646:	687b      	ldr	r3, [r7, #4]
 8004648:	621a      	str	r2, [r3, #32]
}
 800464a:	bf00      	nop
 800464c:	370c      	adds	r7, #12
 800464e:	46bd      	mov	sp, r7
 8004650:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004654:	4770      	bx	lr
	...

08004658 <LL_TIM_OC_DisableFast>:
{
 8004658:	b480      	push	{r7}
 800465a:	b085      	sub	sp, #20
 800465c:	af00      	add	r7, sp, #0
 800465e:	6078      	str	r0, [r7, #4]
 8004660:	6039      	str	r1, [r7, #0]
   uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
 8004662:	683b      	ldr	r3, [r7, #0]
 8004664:	2b01      	cmp	r3, #1
 8004666:	d02e      	beq.n	80046c6 <LL_TIM_OC_DisableFast+0x6e>
 8004668:	683b      	ldr	r3, [r7, #0]
 800466a:	2b04      	cmp	r3, #4
 800466c:	d029      	beq.n	80046c2 <LL_TIM_OC_DisableFast+0x6a>
 800466e:	683b      	ldr	r3, [r7, #0]
 8004670:	2b10      	cmp	r3, #16
 8004672:	d024      	beq.n	80046be <LL_TIM_OC_DisableFast+0x66>
 8004674:	683b      	ldr	r3, [r7, #0]
 8004676:	2b40      	cmp	r3, #64	; 0x40
 8004678:	d01f      	beq.n	80046ba <LL_TIM_OC_DisableFast+0x62>
 800467a:	683b      	ldr	r3, [r7, #0]
 800467c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004680:	d019      	beq.n	80046b6 <LL_TIM_OC_DisableFast+0x5e>
 8004682:	683b      	ldr	r3, [r7, #0]
 8004684:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004688:	d013      	beq.n	80046b2 <LL_TIM_OC_DisableFast+0x5a>
 800468a:	683b      	ldr	r3, [r7, #0]
 800468c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004690:	d00d      	beq.n	80046ae <LL_TIM_OC_DisableFast+0x56>
 8004692:	683b      	ldr	r3, [r7, #0]
 8004694:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8004698:	d007      	beq.n	80046aa <LL_TIM_OC_DisableFast+0x52>
 800469a:	683b      	ldr	r3, [r7, #0]
 800469c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80046a0:	d101      	bne.n	80046a6 <LL_TIM_OC_DisableFast+0x4e>
 80046a2:	2308      	movs	r3, #8
 80046a4:	e010      	b.n	80046c8 <LL_TIM_OC_DisableFast+0x70>
 80046a6:	2309      	movs	r3, #9
 80046a8:	e00e      	b.n	80046c8 <LL_TIM_OC_DisableFast+0x70>
 80046aa:	2307      	movs	r3, #7
 80046ac:	e00c      	b.n	80046c8 <LL_TIM_OC_DisableFast+0x70>
 80046ae:	2306      	movs	r3, #6
 80046b0:	e00a      	b.n	80046c8 <LL_TIM_OC_DisableFast+0x70>
 80046b2:	2305      	movs	r3, #5
 80046b4:	e008      	b.n	80046c8 <LL_TIM_OC_DisableFast+0x70>
 80046b6:	2304      	movs	r3, #4
 80046b8:	e006      	b.n	80046c8 <LL_TIM_OC_DisableFast+0x70>
 80046ba:	2303      	movs	r3, #3
 80046bc:	e004      	b.n	80046c8 <LL_TIM_OC_DisableFast+0x70>
 80046be:	2302      	movs	r3, #2
 80046c0:	e002      	b.n	80046c8 <LL_TIM_OC_DisableFast+0x70>
 80046c2:	2301      	movs	r3, #1
 80046c4:	e000      	b.n	80046c8 <LL_TIM_OC_DisableFast+0x70>
 80046c6:	2300      	movs	r3, #0
 80046c8:	73fb      	strb	r3, [r7, #15]
   __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFSET_TAB_CCMRx[iChannel]));
 80046ca:	687b      	ldr	r3, [r7, #4]
 80046cc:	3318      	adds	r3, #24
 80046ce:	4619      	mov	r1, r3
 80046d0:	7bfb      	ldrb	r3, [r7, #15]
 80046d2:	4a0b      	ldr	r2, [pc, #44]	; (8004700 <LL_TIM_OC_DisableFast+0xa8>)
 80046d4:	5cd3      	ldrb	r3, [r2, r3]
 80046d6:	440b      	add	r3, r1
 80046d8:	60bb      	str	r3, [r7, #8]
  CLEAR_BIT(*pReg, (TIM_CCMR1_OC1FE << SHIFT_TAB_OCxx[iChannel]));
 80046da:	68bb      	ldr	r3, [r7, #8]
 80046dc:	681a      	ldr	r2, [r3, #0]
 80046de:	7bfb      	ldrb	r3, [r7, #15]
 80046e0:	4908      	ldr	r1, [pc, #32]	; (8004704 <LL_TIM_OC_DisableFast+0xac>)
 80046e2:	5ccb      	ldrb	r3, [r1, r3]
 80046e4:	4619      	mov	r1, r3
 80046e6:	2304      	movs	r3, #4
 80046e8:	408b      	lsls	r3, r1
 80046ea:	43db      	mvns	r3, r3
 80046ec:	401a      	ands	r2, r3
 80046ee:	68bb      	ldr	r3, [r7, #8]
 80046f0:	601a      	str	r2, [r3, #0]
}
 80046f2:	bf00      	nop
 80046f4:	3714      	adds	r7, #20
 80046f6:	46bd      	mov	sp, r7
 80046f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046fc:	4770      	bx	lr
 80046fe:	bf00      	nop
 8004700:	08014bb0 	.word	0x08014bb0
 8004704:	08014bbc 	.word	0x08014bbc

08004708 <LL_TIM_OC_EnablePreload>:
{
 8004708:	b480      	push	{r7}
 800470a:	b085      	sub	sp, #20
 800470c:	af00      	add	r7, sp, #0
 800470e:	6078      	str	r0, [r7, #4]
 8004710:	6039      	str	r1, [r7, #0]
   uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
 8004712:	683b      	ldr	r3, [r7, #0]
 8004714:	2b01      	cmp	r3, #1
 8004716:	d02e      	beq.n	8004776 <LL_TIM_OC_EnablePreload+0x6e>
 8004718:	683b      	ldr	r3, [r7, #0]
 800471a:	2b04      	cmp	r3, #4
 800471c:	d029      	beq.n	8004772 <LL_TIM_OC_EnablePreload+0x6a>
 800471e:	683b      	ldr	r3, [r7, #0]
 8004720:	2b10      	cmp	r3, #16
 8004722:	d024      	beq.n	800476e <LL_TIM_OC_EnablePreload+0x66>
 8004724:	683b      	ldr	r3, [r7, #0]
 8004726:	2b40      	cmp	r3, #64	; 0x40
 8004728:	d01f      	beq.n	800476a <LL_TIM_OC_EnablePreload+0x62>
 800472a:	683b      	ldr	r3, [r7, #0]
 800472c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004730:	d019      	beq.n	8004766 <LL_TIM_OC_EnablePreload+0x5e>
 8004732:	683b      	ldr	r3, [r7, #0]
 8004734:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004738:	d013      	beq.n	8004762 <LL_TIM_OC_EnablePreload+0x5a>
 800473a:	683b      	ldr	r3, [r7, #0]
 800473c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004740:	d00d      	beq.n	800475e <LL_TIM_OC_EnablePreload+0x56>
 8004742:	683b      	ldr	r3, [r7, #0]
 8004744:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8004748:	d007      	beq.n	800475a <LL_TIM_OC_EnablePreload+0x52>
 800474a:	683b      	ldr	r3, [r7, #0]
 800474c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004750:	d101      	bne.n	8004756 <LL_TIM_OC_EnablePreload+0x4e>
 8004752:	2308      	movs	r3, #8
 8004754:	e010      	b.n	8004778 <LL_TIM_OC_EnablePreload+0x70>
 8004756:	2309      	movs	r3, #9
 8004758:	e00e      	b.n	8004778 <LL_TIM_OC_EnablePreload+0x70>
 800475a:	2307      	movs	r3, #7
 800475c:	e00c      	b.n	8004778 <LL_TIM_OC_EnablePreload+0x70>
 800475e:	2306      	movs	r3, #6
 8004760:	e00a      	b.n	8004778 <LL_TIM_OC_EnablePreload+0x70>
 8004762:	2305      	movs	r3, #5
 8004764:	e008      	b.n	8004778 <LL_TIM_OC_EnablePreload+0x70>
 8004766:	2304      	movs	r3, #4
 8004768:	e006      	b.n	8004778 <LL_TIM_OC_EnablePreload+0x70>
 800476a:	2303      	movs	r3, #3
 800476c:	e004      	b.n	8004778 <LL_TIM_OC_EnablePreload+0x70>
 800476e:	2302      	movs	r3, #2
 8004770:	e002      	b.n	8004778 <LL_TIM_OC_EnablePreload+0x70>
 8004772:	2301      	movs	r3, #1
 8004774:	e000      	b.n	8004778 <LL_TIM_OC_EnablePreload+0x70>
 8004776:	2300      	movs	r3, #0
 8004778:	73fb      	strb	r3, [r7, #15]
   __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFSET_TAB_CCMRx[iChannel]));
 800477a:	687b      	ldr	r3, [r7, #4]
 800477c:	3318      	adds	r3, #24
 800477e:	4619      	mov	r1, r3
 8004780:	7bfb      	ldrb	r3, [r7, #15]
 8004782:	4a0a      	ldr	r2, [pc, #40]	; (80047ac <LL_TIM_OC_EnablePreload+0xa4>)
 8004784:	5cd3      	ldrb	r3, [r2, r3]
 8004786:	440b      	add	r3, r1
 8004788:	60bb      	str	r3, [r7, #8]
  SET_BIT(*pReg, (TIM_CCMR1_OC1PE << SHIFT_TAB_OCxx[iChannel]));
 800478a:	68bb      	ldr	r3, [r7, #8]
 800478c:	681a      	ldr	r2, [r3, #0]
 800478e:	7bfb      	ldrb	r3, [r7, #15]
 8004790:	4907      	ldr	r1, [pc, #28]	; (80047b0 <LL_TIM_OC_EnablePreload+0xa8>)
 8004792:	5ccb      	ldrb	r3, [r1, r3]
 8004794:	4619      	mov	r1, r3
 8004796:	2308      	movs	r3, #8
 8004798:	408b      	lsls	r3, r1
 800479a:	431a      	orrs	r2, r3
 800479c:	68bb      	ldr	r3, [r7, #8]
 800479e:	601a      	str	r2, [r3, #0]
}
 80047a0:	bf00      	nop
 80047a2:	3714      	adds	r7, #20
 80047a4:	46bd      	mov	sp, r7
 80047a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047aa:	4770      	bx	lr
 80047ac:	08014bb0 	.word	0x08014bb0
 80047b0:	08014bbc 	.word	0x08014bbc

080047b4 <LL_TIM_OC_SetCompareCH2>:
{
 80047b4:	b480      	push	{r7}
 80047b6:	b083      	sub	sp, #12
 80047b8:	af00      	add	r7, sp, #0
 80047ba:	6078      	str	r0, [r7, #4]
 80047bc:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->CCR2, CompareValue);
 80047be:	687b      	ldr	r3, [r7, #4]
 80047c0:	683a      	ldr	r2, [r7, #0]
 80047c2:	639a      	str	r2, [r3, #56]	; 0x38
}
 80047c4:	bf00      	nop
 80047c6:	370c      	adds	r7, #12
 80047c8:	46bd      	mov	sp, r7
 80047ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047ce:	4770      	bx	lr

080047d0 <LL_TIM_OC_SetCompareCH3>:
{
 80047d0:	b480      	push	{r7}
 80047d2:	b083      	sub	sp, #12
 80047d4:	af00      	add	r7, sp, #0
 80047d6:	6078      	str	r0, [r7, #4]
 80047d8:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->CCR3, CompareValue);
 80047da:	687b      	ldr	r3, [r7, #4]
 80047dc:	683a      	ldr	r2, [r7, #0]
 80047de:	63da      	str	r2, [r3, #60]	; 0x3c
}
 80047e0:	bf00      	nop
 80047e2:	370c      	adds	r7, #12
 80047e4:	46bd      	mov	sp, r7
 80047e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047ea:	4770      	bx	lr

080047ec <LL_TIM_SetClockSource>:
{
 80047ec:	b480      	push	{r7}
 80047ee:	b083      	sub	sp, #12
 80047f0:	af00      	add	r7, sp, #0
 80047f2:	6078      	str	r0, [r7, #4]
 80047f4:	6039      	str	r1, [r7, #0]
  MODIFY_REG(TIMx->SMCR, TIM_SMCR_SMS | TIM_SMCR_ECE, ClockSource);
 80047f6:	687b      	ldr	r3, [r7, #4]
 80047f8:	689b      	ldr	r3, [r3, #8]
 80047fa:	f423 33a0 	bic.w	r3, r3, #81920	; 0x14000
 80047fe:	f023 0307 	bic.w	r3, r3, #7
 8004802:	683a      	ldr	r2, [r7, #0]
 8004804:	431a      	orrs	r2, r3
 8004806:	687b      	ldr	r3, [r7, #4]
 8004808:	609a      	str	r2, [r3, #8]
}
 800480a:	bf00      	nop
 800480c:	370c      	adds	r7, #12
 800480e:	46bd      	mov	sp, r7
 8004810:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004814:	4770      	bx	lr

08004816 <LL_TIM_SetTriggerOutput>:
{
 8004816:	b480      	push	{r7}
 8004818:	b083      	sub	sp, #12
 800481a:	af00      	add	r7, sp, #0
 800481c:	6078      	str	r0, [r7, #4]
 800481e:	6039      	str	r1, [r7, #0]
  MODIFY_REG(TIMx->CR2, TIM_CR2_MMS, TimerSynchronization);
 8004820:	687b      	ldr	r3, [r7, #4]
 8004822:	685b      	ldr	r3, [r3, #4]
 8004824:	f023 7300 	bic.w	r3, r3, #33554432	; 0x2000000
 8004828:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800482c:	683a      	ldr	r2, [r7, #0]
 800482e:	431a      	orrs	r2, r3
 8004830:	687b      	ldr	r3, [r7, #4]
 8004832:	605a      	str	r2, [r3, #4]
}
 8004834:	bf00      	nop
 8004836:	370c      	adds	r7, #12
 8004838:	46bd      	mov	sp, r7
 800483a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800483e:	4770      	bx	lr

08004840 <LL_TIM_SetTriggerOutput2>:
{
 8004840:	b480      	push	{r7}
 8004842:	b083      	sub	sp, #12
 8004844:	af00      	add	r7, sp, #0
 8004846:	6078      	str	r0, [r7, #4]
 8004848:	6039      	str	r1, [r7, #0]
  MODIFY_REG(TIMx->CR2, TIM_CR2_MMS2, ADCSynchronization);
 800484a:	687b      	ldr	r3, [r7, #4]
 800484c:	685b      	ldr	r3, [r3, #4]
 800484e:	f423 0270 	bic.w	r2, r3, #15728640	; 0xf00000
 8004852:	683b      	ldr	r3, [r7, #0]
 8004854:	431a      	orrs	r2, r3
 8004856:	687b      	ldr	r3, [r7, #4]
 8004858:	605a      	str	r2, [r3, #4]
}
 800485a:	bf00      	nop
 800485c:	370c      	adds	r7, #12
 800485e:	46bd      	mov	sp, r7
 8004860:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004864:	4770      	bx	lr

08004866 <LL_TIM_DisableMasterSlaveMode>:
{
 8004866:	b480      	push	{r7}
 8004868:	b083      	sub	sp, #12
 800486a:	af00      	add	r7, sp, #0
 800486c:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(TIMx->SMCR, TIM_SMCR_MSM);
 800486e:	687b      	ldr	r3, [r7, #4]
 8004870:	689b      	ldr	r3, [r3, #8]
 8004872:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8004876:	687b      	ldr	r3, [r7, #4]
 8004878:	609a      	str	r2, [r3, #8]
}
 800487a:	bf00      	nop
 800487c:	370c      	adds	r7, #12
 800487e:	46bd      	mov	sp, r7
 8004880:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004884:	4770      	bx	lr

08004886 <LL_TIM_EnableAllOutputs>:
{
 8004886:	b480      	push	{r7}
 8004888:	b083      	sub	sp, #12
 800488a:	af00      	add	r7, sp, #0
 800488c:	6078      	str	r0, [r7, #4]
  SET_BIT(TIMx->BDTR, TIM_BDTR_MOE);
 800488e:	687b      	ldr	r3, [r7, #4]
 8004890:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004892:	f443 4200 	orr.w	r2, r3, #32768	; 0x8000
 8004896:	687b      	ldr	r3, [r7, #4]
 8004898:	645a      	str	r2, [r3, #68]	; 0x44
}
 800489a:	bf00      	nop
 800489c:	370c      	adds	r7, #12
 800489e:	46bd      	mov	sp, r7
 80048a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048a4:	4770      	bx	lr

080048a6 <LL_TIM_EnableIT_UPDATE>:
  * @rmtoll DIER         UIE           LL_TIM_EnableIT_UPDATE
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_EnableIT_UPDATE(TIM_TypeDef *TIMx)
{
 80048a6:	b480      	push	{r7}
 80048a8:	b083      	sub	sp, #12
 80048aa:	af00      	add	r7, sp, #0
 80048ac:	6078      	str	r0, [r7, #4]
  SET_BIT(TIMx->DIER, TIM_DIER_UIE);
 80048ae:	687b      	ldr	r3, [r7, #4]
 80048b0:	68db      	ldr	r3, [r3, #12]
 80048b2:	f043 0201 	orr.w	r2, r3, #1
 80048b6:	687b      	ldr	r3, [r7, #4]
 80048b8:	60da      	str	r2, [r3, #12]
}
 80048ba:	bf00      	nop
 80048bc:	370c      	adds	r7, #12
 80048be:	46bd      	mov	sp, r7
 80048c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048c4:	4770      	bx	lr
	...

080048c8 <MX_TIM1_Init>:

/* USER CODE END 0 */

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 80048c8:	b580      	push	{r7, lr}
 80048ca:	b092      	sub	sp, #72	; 0x48
 80048cc:	af00      	add	r7, sp, #0
  LL_TIM_InitTypeDef TIM_InitStruct = {0};
 80048ce:	f107 0334 	add.w	r3, r7, #52	; 0x34
 80048d2:	2200      	movs	r2, #0
 80048d4:	601a      	str	r2, [r3, #0]
 80048d6:	605a      	str	r2, [r3, #4]
 80048d8:	609a      	str	r2, [r3, #8]
 80048da:	60da      	str	r2, [r3, #12]
 80048dc:	611a      	str	r2, [r3, #16]
  LL_TIM_BDTR_InitTypeDef TIM_BDTRInitStruct = {0};
 80048de:	1d3b      	adds	r3, r7, #4
 80048e0:	2230      	movs	r2, #48	; 0x30
 80048e2:	2100      	movs	r1, #0
 80048e4:	4618      	mov	r0, r3
 80048e6:	f009 f9f6 	bl	800dcd6 <memset>

  /* Peripheral clock enable */
  LL_APB2_GRP1_EnableClock(LL_APB2_GRP1_PERIPH_TIM1);
 80048ea:	f44f 6000 	mov.w	r0, #2048	; 0x800
 80048ee:	f7ff fe59 	bl	80045a4 <LL_APB2_GRP1_EnableClock>

  /* TIM1 interrupt Init */
  NVIC_SetPriority(TIM1_UP_TIM16_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),0, 0));
 80048f2:	f7ff fd9d 	bl	8004430 <__NVIC_GetPriorityGrouping>
 80048f6:	4603      	mov	r3, r0
 80048f8:	2200      	movs	r2, #0
 80048fa:	2100      	movs	r1, #0
 80048fc:	4618      	mov	r0, r3
 80048fe:	f7ff fded 	bl	80044dc <NVIC_EncodePriority>
 8004902:	4603      	mov	r3, r0
 8004904:	4619      	mov	r1, r3
 8004906:	2019      	movs	r0, #25
 8004908:	f7ff fdbe 	bl	8004488 <__NVIC_SetPriority>
  NVIC_EnableIRQ(TIM1_UP_TIM16_IRQn);
 800490c:	2019      	movs	r0, #25
 800490e:	f7ff fd9d 	bl	800444c <__NVIC_EnableIRQ>

  TIM_InitStruct.Prescaler = 169;
 8004912:	23a9      	movs	r3, #169	; 0xa9
 8004914:	86bb      	strh	r3, [r7, #52]	; 0x34
  TIM_InitStruct.CounterMode = LL_TIM_COUNTERMODE_UP;
 8004916:	2300      	movs	r3, #0
 8004918:	63bb      	str	r3, [r7, #56]	; 0x38
  TIM_InitStruct.Autoreload = 999;
 800491a:	f240 33e7 	movw	r3, #999	; 0x3e7
 800491e:	63fb      	str	r3, [r7, #60]	; 0x3c
  TIM_InitStruct.ClockDivision = LL_TIM_CLOCKDIVISION_DIV1;
 8004920:	2300      	movs	r3, #0
 8004922:	643b      	str	r3, [r7, #64]	; 0x40
  TIM_InitStruct.RepetitionCounter = 0;
 8004924:	2300      	movs	r3, #0
 8004926:	647b      	str	r3, [r7, #68]	; 0x44
  LL_TIM_Init(TIM1, &TIM_InitStruct);
 8004928:	f107 0334 	add.w	r3, r7, #52	; 0x34
 800492c:	4619      	mov	r1, r3
 800492e:	4811      	ldr	r0, [pc, #68]	; (8004974 <MX_TIM1_Init+0xac>)
 8004930:	f008 fba0 	bl	800d074 <LL_TIM_Init>
  LL_TIM_DisableARRPreload(TIM1);
 8004934:	480f      	ldr	r0, [pc, #60]	; (8004974 <MX_TIM1_Init+0xac>)
 8004936:	f7ff fe6d 	bl	8004614 <LL_TIM_DisableARRPreload>
  LL_TIM_SetClockSource(TIM1, LL_TIM_CLOCKSOURCE_INTERNAL);
 800493a:	2100      	movs	r1, #0
 800493c:	480d      	ldr	r0, [pc, #52]	; (8004974 <MX_TIM1_Init+0xac>)
 800493e:	f7ff ff55 	bl	80047ec <LL_TIM_SetClockSource>
  LL_TIM_SetTriggerOutput(TIM1, LL_TIM_TRGO_RESET);
 8004942:	2100      	movs	r1, #0
 8004944:	480b      	ldr	r0, [pc, #44]	; (8004974 <MX_TIM1_Init+0xac>)
 8004946:	f7ff ff66 	bl	8004816 <LL_TIM_SetTriggerOutput>
  LL_TIM_SetTriggerOutput2(TIM1, LL_TIM_TRGO2_RESET);
 800494a:	2100      	movs	r1, #0
 800494c:	4809      	ldr	r0, [pc, #36]	; (8004974 <MX_TIM1_Init+0xac>)
 800494e:	f7ff ff77 	bl	8004840 <LL_TIM_SetTriggerOutput2>
  LL_TIM_DisableMasterSlaveMode(TIM1);
 8004952:	4808      	ldr	r0, [pc, #32]	; (8004974 <MX_TIM1_Init+0xac>)
 8004954:	f7ff ff87 	bl	8004866 <LL_TIM_DisableMasterSlaveMode>
  TIM_BDTRInitStruct.BreakAFMode = LL_TIM_BREAK_AFMODE_INPUT;
 8004958:	2300      	movs	r3, #0
 800495a:	61fb      	str	r3, [r7, #28]
  TIM_BDTRInitStruct.Break2AFMode = LL_TIM_BREAK_AFMODE_INPUT;
 800495c:	2300      	movs	r3, #0
 800495e:	62fb      	str	r3, [r7, #44]	; 0x2c
  LL_TIM_BDTR_Init(TIM1, &TIM_BDTRInitStruct);
 8004960:	1d3b      	adds	r3, r7, #4
 8004962:	4619      	mov	r1, r3
 8004964:	4803      	ldr	r0, [pc, #12]	; (8004974 <MX_TIM1_Init+0xac>)
 8004966:	f008 fc75 	bl	800d254 <LL_TIM_BDTR_Init>

}
 800496a:	bf00      	nop
 800496c:	3748      	adds	r7, #72	; 0x48
 800496e:	46bd      	mov	sp, r7
 8004970:	bd80      	pop	{r7, pc}
 8004972:	bf00      	nop
 8004974:	40012c00 	.word	0x40012c00

08004978 <MX_TIM2_Init>:
/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8004978:	b580      	push	{r7, lr}
 800497a:	b094      	sub	sp, #80	; 0x50
 800497c:	af00      	add	r7, sp, #0
  LL_TIM_InitTypeDef TIM_InitStruct = {0};
 800497e:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8004982:	2200      	movs	r2, #0
 8004984:	601a      	str	r2, [r3, #0]
 8004986:	605a      	str	r2, [r3, #4]
 8004988:	609a      	str	r2, [r3, #8]
 800498a:	60da      	str	r2, [r3, #12]
 800498c:	611a      	str	r2, [r3, #16]
  LL_TIM_OC_InitTypeDef TIM_OC_InitStruct = {0};
 800498e:	f107 031c 	add.w	r3, r7, #28
 8004992:	2220      	movs	r2, #32
 8004994:	2100      	movs	r1, #0
 8004996:	4618      	mov	r0, r3
 8004998:	f009 f99d 	bl	800dcd6 <memset>

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 800499c:	1d3b      	adds	r3, r7, #4
 800499e:	2200      	movs	r2, #0
 80049a0:	601a      	str	r2, [r3, #0]
 80049a2:	605a      	str	r2, [r3, #4]
 80049a4:	609a      	str	r2, [r3, #8]
 80049a6:	60da      	str	r2, [r3, #12]
 80049a8:	611a      	str	r2, [r3, #16]
 80049aa:	615a      	str	r2, [r3, #20]
  /* Peripheral clock enable */
  LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_TIM2);
 80049ac:	2001      	movs	r0, #1
 80049ae:	f7ff fde1 	bl	8004574 <LL_APB1_GRP1_EnableClock>

  TIM_InitStruct.Prescaler = 1;
 80049b2:	2301      	movs	r3, #1
 80049b4:	87bb      	strh	r3, [r7, #60]	; 0x3c
  TIM_InitStruct.CounterMode = LL_TIM_COUNTERMODE_UP;
 80049b6:	2300      	movs	r3, #0
 80049b8:	643b      	str	r3, [r7, #64]	; 0x40
  TIM_InitStruct.Autoreload = 849;
 80049ba:	f240 3351 	movw	r3, #849	; 0x351
 80049be:	647b      	str	r3, [r7, #68]	; 0x44
  TIM_InitStruct.ClockDivision = LL_TIM_CLOCKDIVISION_DIV1;
 80049c0:	2300      	movs	r3, #0
 80049c2:	64bb      	str	r3, [r7, #72]	; 0x48
  LL_TIM_Init(TIM2, &TIM_InitStruct);
 80049c4:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 80049c8:	4619      	mov	r1, r3
 80049ca:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 80049ce:	f008 fb51 	bl	800d074 <LL_TIM_Init>
  LL_TIM_EnableARRPreload(TIM2);
 80049d2:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 80049d6:	f7ff fe0d 	bl	80045f4 <LL_TIM_EnableARRPreload>
  LL_TIM_OC_EnablePreload(TIM2, LL_TIM_CHANNEL_CH2);
 80049da:	2110      	movs	r1, #16
 80049dc:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 80049e0:	f7ff fe92 	bl	8004708 <LL_TIM_OC_EnablePreload>
  TIM_OC_InitStruct.OCMode = LL_TIM_OCMODE_PWM1;
 80049e4:	2360      	movs	r3, #96	; 0x60
 80049e6:	61fb      	str	r3, [r7, #28]
  TIM_OC_InitStruct.OCState = LL_TIM_OCSTATE_DISABLE;
 80049e8:	2300      	movs	r3, #0
 80049ea:	623b      	str	r3, [r7, #32]
  TIM_OC_InitStruct.OCNState = LL_TIM_OCSTATE_DISABLE;
 80049ec:	2300      	movs	r3, #0
 80049ee:	627b      	str	r3, [r7, #36]	; 0x24
  TIM_OC_InitStruct.CompareValue = 0;
 80049f0:	2300      	movs	r3, #0
 80049f2:	62bb      	str	r3, [r7, #40]	; 0x28
  TIM_OC_InitStruct.OCPolarity = LL_TIM_OCPOLARITY_HIGH;
 80049f4:	2300      	movs	r3, #0
 80049f6:	62fb      	str	r3, [r7, #44]	; 0x2c
  LL_TIM_OC_Init(TIM2, LL_TIM_CHANNEL_CH2, &TIM_OC_InitStruct);
 80049f8:	f107 031c 	add.w	r3, r7, #28
 80049fc:	461a      	mov	r2, r3
 80049fe:	2110      	movs	r1, #16
 8004a00:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8004a04:	f008 fbd8 	bl	800d1b8 <LL_TIM_OC_Init>
  LL_TIM_OC_DisableFast(TIM2, LL_TIM_CHANNEL_CH2);
 8004a08:	2110      	movs	r1, #16
 8004a0a:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8004a0e:	f7ff fe23 	bl	8004658 <LL_TIM_OC_DisableFast>
  LL_TIM_SetTriggerOutput(TIM2, LL_TIM_TRGO_RESET);
 8004a12:	2100      	movs	r1, #0
 8004a14:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8004a18:	f7ff fefd 	bl	8004816 <LL_TIM_SetTriggerOutput>
  LL_TIM_DisableMasterSlaveMode(TIM2);
 8004a1c:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8004a20:	f7ff ff21 	bl	8004866 <LL_TIM_DisableMasterSlaveMode>
  LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOB);
 8004a24:	2002      	movs	r0, #2
 8004a26:	f7ff fd8d 	bl	8004544 <LL_AHB2_GRP1_EnableClock>
    /**TIM2 GPIO Configuration
    PB3     ------> TIM2_CH2
    */
  GPIO_InitStruct.Pin = LL_GPIO_PIN_3;
 8004a2a:	2308      	movs	r3, #8
 8004a2c:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 8004a2e:	2302      	movs	r3, #2
 8004a30:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8004a32:	2300      	movs	r3, #0
 8004a34:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8004a36:	2300      	movs	r3, #0
 8004a38:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8004a3a:	2300      	movs	r3, #0
 8004a3c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_1;
 8004a3e:	2301      	movs	r3, #1
 8004a40:	61bb      	str	r3, [r7, #24]
  LL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004a42:	1d3b      	adds	r3, r7, #4
 8004a44:	4619      	mov	r1, r3
 8004a46:	4803      	ldr	r0, [pc, #12]	; (8004a54 <MX_TIM2_Init+0xdc>)
 8004a48:	f007 ff07 	bl	800c85a <LL_GPIO_Init>

}
 8004a4c:	bf00      	nop
 8004a4e:	3750      	adds	r7, #80	; 0x50
 8004a50:	46bd      	mov	sp, r7
 8004a52:	bd80      	pop	{r7, pc}
 8004a54:	48000400 	.word	0x48000400

08004a58 <MX_TIM3_Init>:
/* TIM3 init function */
void MX_TIM3_Init(void)
{
 8004a58:	b580      	push	{r7, lr}
 8004a5a:	b094      	sub	sp, #80	; 0x50
 8004a5c:	af00      	add	r7, sp, #0
  LL_TIM_InitTypeDef TIM_InitStruct = {0};
 8004a5e:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8004a62:	2200      	movs	r2, #0
 8004a64:	601a      	str	r2, [r3, #0]
 8004a66:	605a      	str	r2, [r3, #4]
 8004a68:	609a      	str	r2, [r3, #8]
 8004a6a:	60da      	str	r2, [r3, #12]
 8004a6c:	611a      	str	r2, [r3, #16]
  LL_TIM_OC_InitTypeDef TIM_OC_InitStruct = {0};
 8004a6e:	f107 031c 	add.w	r3, r7, #28
 8004a72:	2220      	movs	r2, #32
 8004a74:	2100      	movs	r1, #0
 8004a76:	4618      	mov	r0, r3
 8004a78:	f009 f92d 	bl	800dcd6 <memset>

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004a7c:	1d3b      	adds	r3, r7, #4
 8004a7e:	2200      	movs	r2, #0
 8004a80:	601a      	str	r2, [r3, #0]
 8004a82:	605a      	str	r2, [r3, #4]
 8004a84:	609a      	str	r2, [r3, #8]
 8004a86:	60da      	str	r2, [r3, #12]
 8004a88:	611a      	str	r2, [r3, #16]
 8004a8a:	615a      	str	r2, [r3, #20]
  /* Peripheral clock enable */
  LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_TIM3);
 8004a8c:	2002      	movs	r0, #2
 8004a8e:	f7ff fd71 	bl	8004574 <LL_APB1_GRP1_EnableClock>

  TIM_InitStruct.Prescaler = 1;
 8004a92:	2301      	movs	r3, #1
 8004a94:	87bb      	strh	r3, [r7, #60]	; 0x3c
  TIM_InitStruct.CounterMode = LL_TIM_COUNTERMODE_UP;
 8004a96:	2300      	movs	r3, #0
 8004a98:	643b      	str	r3, [r7, #64]	; 0x40
  TIM_InitStruct.Autoreload = 849;
 8004a9a:	f240 3351 	movw	r3, #849	; 0x351
 8004a9e:	647b      	str	r3, [r7, #68]	; 0x44
  TIM_InitStruct.ClockDivision = LL_TIM_CLOCKDIVISION_DIV1;
 8004aa0:	2300      	movs	r3, #0
 8004aa2:	64bb      	str	r3, [r7, #72]	; 0x48
  LL_TIM_Init(TIM3, &TIM_InitStruct);
 8004aa4:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8004aa8:	4619      	mov	r1, r3
 8004aaa:	481f      	ldr	r0, [pc, #124]	; (8004b28 <MX_TIM3_Init+0xd0>)
 8004aac:	f008 fae2 	bl	800d074 <LL_TIM_Init>
  LL_TIM_EnableARRPreload(TIM3);
 8004ab0:	481d      	ldr	r0, [pc, #116]	; (8004b28 <MX_TIM3_Init+0xd0>)
 8004ab2:	f7ff fd9f 	bl	80045f4 <LL_TIM_EnableARRPreload>
  LL_TIM_OC_EnablePreload(TIM3, LL_TIM_CHANNEL_CH2);
 8004ab6:	2110      	movs	r1, #16
 8004ab8:	481b      	ldr	r0, [pc, #108]	; (8004b28 <MX_TIM3_Init+0xd0>)
 8004aba:	f7ff fe25 	bl	8004708 <LL_TIM_OC_EnablePreload>
  TIM_OC_InitStruct.OCMode = LL_TIM_OCMODE_PWM1;
 8004abe:	2360      	movs	r3, #96	; 0x60
 8004ac0:	61fb      	str	r3, [r7, #28]
  TIM_OC_InitStruct.OCState = LL_TIM_OCSTATE_DISABLE;
 8004ac2:	2300      	movs	r3, #0
 8004ac4:	623b      	str	r3, [r7, #32]
  TIM_OC_InitStruct.OCNState = LL_TIM_OCSTATE_DISABLE;
 8004ac6:	2300      	movs	r3, #0
 8004ac8:	627b      	str	r3, [r7, #36]	; 0x24
  TIM_OC_InitStruct.CompareValue = 0;
 8004aca:	2300      	movs	r3, #0
 8004acc:	62bb      	str	r3, [r7, #40]	; 0x28
  TIM_OC_InitStruct.OCPolarity = LL_TIM_OCPOLARITY_HIGH;
 8004ace:	2300      	movs	r3, #0
 8004ad0:	62fb      	str	r3, [r7, #44]	; 0x2c
  LL_TIM_OC_Init(TIM3, LL_TIM_CHANNEL_CH2, &TIM_OC_InitStruct);
 8004ad2:	f107 031c 	add.w	r3, r7, #28
 8004ad6:	461a      	mov	r2, r3
 8004ad8:	2110      	movs	r1, #16
 8004ada:	4813      	ldr	r0, [pc, #76]	; (8004b28 <MX_TIM3_Init+0xd0>)
 8004adc:	f008 fb6c 	bl	800d1b8 <LL_TIM_OC_Init>
  LL_TIM_OC_DisableFast(TIM3, LL_TIM_CHANNEL_CH2);
 8004ae0:	2110      	movs	r1, #16
 8004ae2:	4811      	ldr	r0, [pc, #68]	; (8004b28 <MX_TIM3_Init+0xd0>)
 8004ae4:	f7ff fdb8 	bl	8004658 <LL_TIM_OC_DisableFast>
  LL_TIM_SetTriggerOutput(TIM3, LL_TIM_TRGO_RESET);
 8004ae8:	2100      	movs	r1, #0
 8004aea:	480f      	ldr	r0, [pc, #60]	; (8004b28 <MX_TIM3_Init+0xd0>)
 8004aec:	f7ff fe93 	bl	8004816 <LL_TIM_SetTriggerOutput>
  LL_TIM_DisableMasterSlaveMode(TIM3);
 8004af0:	480d      	ldr	r0, [pc, #52]	; (8004b28 <MX_TIM3_Init+0xd0>)
 8004af2:	f7ff feb8 	bl	8004866 <LL_TIM_DisableMasterSlaveMode>
  LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOB);
 8004af6:	2002      	movs	r0, #2
 8004af8:	f7ff fd24 	bl	8004544 <LL_AHB2_GRP1_EnableClock>
    /**TIM3 GPIO Configuration
    PB5     ------> TIM3_CH2
    */
  GPIO_InitStruct.Pin = LL_GPIO_PIN_5;
 8004afc:	2320      	movs	r3, #32
 8004afe:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 8004b00:	2302      	movs	r3, #2
 8004b02:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8004b04:	2300      	movs	r3, #0
 8004b06:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8004b08:	2300      	movs	r3, #0
 8004b0a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8004b0c:	2300      	movs	r3, #0
 8004b0e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_2;
 8004b10:	2302      	movs	r3, #2
 8004b12:	61bb      	str	r3, [r7, #24]
  LL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004b14:	1d3b      	adds	r3, r7, #4
 8004b16:	4619      	mov	r1, r3
 8004b18:	4804      	ldr	r0, [pc, #16]	; (8004b2c <MX_TIM3_Init+0xd4>)
 8004b1a:	f007 fe9e 	bl	800c85a <LL_GPIO_Init>

}
 8004b1e:	bf00      	nop
 8004b20:	3750      	adds	r7, #80	; 0x50
 8004b22:	46bd      	mov	sp, r7
 8004b24:	bd80      	pop	{r7, pc}
 8004b26:	bf00      	nop
 8004b28:	40000400 	.word	0x40000400
 8004b2c:	48000400 	.word	0x48000400

08004b30 <MX_TIM4_Init>:
/* TIM4 init function */
void MX_TIM4_Init(void)
{
 8004b30:	b580      	push	{r7, lr}
 8004b32:	b086      	sub	sp, #24
 8004b34:	af00      	add	r7, sp, #0
  LL_TIM_InitTypeDef TIM_InitStruct = {0};
 8004b36:	1d3b      	adds	r3, r7, #4
 8004b38:	2200      	movs	r2, #0
 8004b3a:	601a      	str	r2, [r3, #0]
 8004b3c:	605a      	str	r2, [r3, #4]
 8004b3e:	609a      	str	r2, [r3, #8]
 8004b40:	60da      	str	r2, [r3, #12]
 8004b42:	611a      	str	r2, [r3, #16]

  /* Peripheral clock enable */
  LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_TIM4);
 8004b44:	2004      	movs	r0, #4
 8004b46:	f7ff fd15 	bl	8004574 <LL_APB1_GRP1_EnableClock>

  /* TIM4 interrupt Init */
  NVIC_SetPriority(TIM4_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),0, 0));
 8004b4a:	f7ff fc71 	bl	8004430 <__NVIC_GetPriorityGrouping>
 8004b4e:	4603      	mov	r3, r0
 8004b50:	2200      	movs	r2, #0
 8004b52:	2100      	movs	r1, #0
 8004b54:	4618      	mov	r0, r3
 8004b56:	f7ff fcc1 	bl	80044dc <NVIC_EncodePriority>
 8004b5a:	4603      	mov	r3, r0
 8004b5c:	4619      	mov	r1, r3
 8004b5e:	201e      	movs	r0, #30
 8004b60:	f7ff fc92 	bl	8004488 <__NVIC_SetPriority>
  NVIC_EnableIRQ(TIM4_IRQn);
 8004b64:	201e      	movs	r0, #30
 8004b66:	f7ff fc71 	bl	800444c <__NVIC_EnableIRQ>

  TIM_InitStruct.Prescaler = 169;
 8004b6a:	23a9      	movs	r3, #169	; 0xa9
 8004b6c:	80bb      	strh	r3, [r7, #4]
  TIM_InitStruct.CounterMode = LL_TIM_COUNTERMODE_UP;
 8004b6e:	2300      	movs	r3, #0
 8004b70:	60bb      	str	r3, [r7, #8]
  TIM_InitStruct.Autoreload = 249;
 8004b72:	23f9      	movs	r3, #249	; 0xf9
 8004b74:	60fb      	str	r3, [r7, #12]
  TIM_InitStruct.ClockDivision = LL_TIM_CLOCKDIVISION_DIV1;
 8004b76:	2300      	movs	r3, #0
 8004b78:	613b      	str	r3, [r7, #16]
  LL_TIM_Init(TIM4, &TIM_InitStruct);
 8004b7a:	1d3b      	adds	r3, r7, #4
 8004b7c:	4619      	mov	r1, r3
 8004b7e:	480a      	ldr	r0, [pc, #40]	; (8004ba8 <MX_TIM4_Init+0x78>)
 8004b80:	f008 fa78 	bl	800d074 <LL_TIM_Init>
  LL_TIM_DisableARRPreload(TIM4);
 8004b84:	4808      	ldr	r0, [pc, #32]	; (8004ba8 <MX_TIM4_Init+0x78>)
 8004b86:	f7ff fd45 	bl	8004614 <LL_TIM_DisableARRPreload>
  LL_TIM_SetClockSource(TIM4, LL_TIM_CLOCKSOURCE_INTERNAL);
 8004b8a:	2100      	movs	r1, #0
 8004b8c:	4806      	ldr	r0, [pc, #24]	; (8004ba8 <MX_TIM4_Init+0x78>)
 8004b8e:	f7ff fe2d 	bl	80047ec <LL_TIM_SetClockSource>
  LL_TIM_SetTriggerOutput(TIM4, LL_TIM_TRGO_RESET);
 8004b92:	2100      	movs	r1, #0
 8004b94:	4804      	ldr	r0, [pc, #16]	; (8004ba8 <MX_TIM4_Init+0x78>)
 8004b96:	f7ff fe3e 	bl	8004816 <LL_TIM_SetTriggerOutput>
  LL_TIM_DisableMasterSlaveMode(TIM4);
 8004b9a:	4803      	ldr	r0, [pc, #12]	; (8004ba8 <MX_TIM4_Init+0x78>)
 8004b9c:	f7ff fe63 	bl	8004866 <LL_TIM_DisableMasterSlaveMode>

}
 8004ba0:	bf00      	nop
 8004ba2:	3718      	adds	r7, #24
 8004ba4:	46bd      	mov	sp, r7
 8004ba6:	bd80      	pop	{r7, pc}
 8004ba8:	40000800 	.word	0x40000800

08004bac <MX_TIM5_Init>:
/* TIM5 init function */
void MX_TIM5_Init(void)
{
 8004bac:	b580      	push	{r7, lr}
 8004bae:	b086      	sub	sp, #24
 8004bb0:	af00      	add	r7, sp, #0
  LL_TIM_InitTypeDef TIM_InitStruct = {0};
 8004bb2:	1d3b      	adds	r3, r7, #4
 8004bb4:	2200      	movs	r2, #0
 8004bb6:	601a      	str	r2, [r3, #0]
 8004bb8:	605a      	str	r2, [r3, #4]
 8004bba:	609a      	str	r2, [r3, #8]
 8004bbc:	60da      	str	r2, [r3, #12]
 8004bbe:	611a      	str	r2, [r3, #16]

  /* Peripheral clock enable */
  LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_TIM5);
 8004bc0:	2008      	movs	r0, #8
 8004bc2:	f7ff fcd7 	bl	8004574 <LL_APB1_GRP1_EnableClock>

  /* TIM5 interrupt Init */
  NVIC_SetPriority(TIM5_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),0, 0));
 8004bc6:	f7ff fc33 	bl	8004430 <__NVIC_GetPriorityGrouping>
 8004bca:	4603      	mov	r3, r0
 8004bcc:	2200      	movs	r2, #0
 8004bce:	2100      	movs	r1, #0
 8004bd0:	4618      	mov	r0, r3
 8004bd2:	f7ff fc83 	bl	80044dc <NVIC_EncodePriority>
 8004bd6:	4603      	mov	r3, r0
 8004bd8:	4619      	mov	r1, r3
 8004bda:	2032      	movs	r0, #50	; 0x32
 8004bdc:	f7ff fc54 	bl	8004488 <__NVIC_SetPriority>
  NVIC_EnableIRQ(TIM5_IRQn);
 8004be0:	2032      	movs	r0, #50	; 0x32
 8004be2:	f7ff fc33 	bl	800444c <__NVIC_EnableIRQ>

  TIM_InitStruct.Prescaler = 169;
 8004be6:	23a9      	movs	r3, #169	; 0xa9
 8004be8:	80bb      	strh	r3, [r7, #4]
  TIM_InitStruct.CounterMode = LL_TIM_COUNTERMODE_UP;
 8004bea:	2300      	movs	r3, #0
 8004bec:	60bb      	str	r3, [r7, #8]
  TIM_InitStruct.Autoreload = 249;
 8004bee:	23f9      	movs	r3, #249	; 0xf9
 8004bf0:	60fb      	str	r3, [r7, #12]
  TIM_InitStruct.ClockDivision = LL_TIM_CLOCKDIVISION_DIV1;
 8004bf2:	2300      	movs	r3, #0
 8004bf4:	613b      	str	r3, [r7, #16]
  LL_TIM_Init(TIM5, &TIM_InitStruct);
 8004bf6:	1d3b      	adds	r3, r7, #4
 8004bf8:	4619      	mov	r1, r3
 8004bfa:	480a      	ldr	r0, [pc, #40]	; (8004c24 <MX_TIM5_Init+0x78>)
 8004bfc:	f008 fa3a 	bl	800d074 <LL_TIM_Init>
  LL_TIM_DisableARRPreload(TIM5);
 8004c00:	4808      	ldr	r0, [pc, #32]	; (8004c24 <MX_TIM5_Init+0x78>)
 8004c02:	f7ff fd07 	bl	8004614 <LL_TIM_DisableARRPreload>
  LL_TIM_SetClockSource(TIM5, LL_TIM_CLOCKSOURCE_INTERNAL);
 8004c06:	2100      	movs	r1, #0
 8004c08:	4806      	ldr	r0, [pc, #24]	; (8004c24 <MX_TIM5_Init+0x78>)
 8004c0a:	f7ff fdef 	bl	80047ec <LL_TIM_SetClockSource>
  LL_TIM_SetTriggerOutput(TIM5, LL_TIM_TRGO_RESET);
 8004c0e:	2100      	movs	r1, #0
 8004c10:	4804      	ldr	r0, [pc, #16]	; (8004c24 <MX_TIM5_Init+0x78>)
 8004c12:	f7ff fe00 	bl	8004816 <LL_TIM_SetTriggerOutput>
  LL_TIM_DisableMasterSlaveMode(TIM5);
 8004c16:	4803      	ldr	r0, [pc, #12]	; (8004c24 <MX_TIM5_Init+0x78>)
 8004c18:	f7ff fe25 	bl	8004866 <LL_TIM_DisableMasterSlaveMode>

}
 8004c1c:	bf00      	nop
 8004c1e:	3718      	adds	r7, #24
 8004c20:	46bd      	mov	sp, r7
 8004c22:	bd80      	pop	{r7, pc}
 8004c24:	40000c00 	.word	0x40000c00

08004c28 <MX_TIM6_Init>:
/* TIM6 init function */
void MX_TIM6_Init(void)
{
 8004c28:	b580      	push	{r7, lr}
 8004c2a:	b086      	sub	sp, #24
 8004c2c:	af00      	add	r7, sp, #0
  LL_TIM_InitTypeDef TIM_InitStruct = {0};
 8004c2e:	1d3b      	adds	r3, r7, #4
 8004c30:	2200      	movs	r2, #0
 8004c32:	601a      	str	r2, [r3, #0]
 8004c34:	605a      	str	r2, [r3, #4]
 8004c36:	609a      	str	r2, [r3, #8]
 8004c38:	60da      	str	r2, [r3, #12]
 8004c3a:	611a      	str	r2, [r3, #16]

  /* Peripheral clock enable */
  LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_TIM6);
 8004c3c:	2010      	movs	r0, #16
 8004c3e:	f7ff fc99 	bl	8004574 <LL_APB1_GRP1_EnableClock>

  /* TIM6 interrupt Init */
  NVIC_SetPriority(TIM6_DAC_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),0, 0));
 8004c42:	f7ff fbf5 	bl	8004430 <__NVIC_GetPriorityGrouping>
 8004c46:	4603      	mov	r3, r0
 8004c48:	2200      	movs	r2, #0
 8004c4a:	2100      	movs	r1, #0
 8004c4c:	4618      	mov	r0, r3
 8004c4e:	f7ff fc45 	bl	80044dc <NVIC_EncodePriority>
 8004c52:	4603      	mov	r3, r0
 8004c54:	4619      	mov	r1, r3
 8004c56:	2036      	movs	r0, #54	; 0x36
 8004c58:	f7ff fc16 	bl	8004488 <__NVIC_SetPriority>
  NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8004c5c:	2036      	movs	r0, #54	; 0x36
 8004c5e:	f7ff fbf5 	bl	800444c <__NVIC_EnableIRQ>

  TIM_InitStruct.Prescaler = 169;
 8004c62:	23a9      	movs	r3, #169	; 0xa9
 8004c64:	80bb      	strh	r3, [r7, #4]
  TIM_InitStruct.CounterMode = LL_TIM_COUNTERMODE_UP;
 8004c66:	2300      	movs	r3, #0
 8004c68:	60bb      	str	r3, [r7, #8]
  TIM_InitStruct.Autoreload = 9999;
 8004c6a:	f242 730f 	movw	r3, #9999	; 0x270f
 8004c6e:	60fb      	str	r3, [r7, #12]
  LL_TIM_Init(TIM6, &TIM_InitStruct);
 8004c70:	1d3b      	adds	r3, r7, #4
 8004c72:	4619      	mov	r1, r3
 8004c74:	4808      	ldr	r0, [pc, #32]	; (8004c98 <MX_TIM6_Init+0x70>)
 8004c76:	f008 f9fd 	bl	800d074 <LL_TIM_Init>
  LL_TIM_DisableARRPreload(TIM6);
 8004c7a:	4807      	ldr	r0, [pc, #28]	; (8004c98 <MX_TIM6_Init+0x70>)
 8004c7c:	f7ff fcca 	bl	8004614 <LL_TIM_DisableARRPreload>
  LL_TIM_SetTriggerOutput(TIM6, LL_TIM_TRGO_RESET);
 8004c80:	2100      	movs	r1, #0
 8004c82:	4805      	ldr	r0, [pc, #20]	; (8004c98 <MX_TIM6_Init+0x70>)
 8004c84:	f7ff fdc7 	bl	8004816 <LL_TIM_SetTriggerOutput>
  LL_TIM_DisableMasterSlaveMode(TIM6);
 8004c88:	4803      	ldr	r0, [pc, #12]	; (8004c98 <MX_TIM6_Init+0x70>)
 8004c8a:	f7ff fdec 	bl	8004866 <LL_TIM_DisableMasterSlaveMode>

}
 8004c8e:	bf00      	nop
 8004c90:	3718      	adds	r7, #24
 8004c92:	46bd      	mov	sp, r7
 8004c94:	bd80      	pop	{r7, pc}
 8004c96:	bf00      	nop
 8004c98:	40001000 	.word	0x40001000

08004c9c <MX_TIM8_Init>:
/* TIM8 init function */
void MX_TIM8_Init(void)
{
 8004c9c:	b580      	push	{r7, lr}
 8004c9e:	b0a0      	sub	sp, #128	; 0x80
 8004ca0:	af00      	add	r7, sp, #0
  LL_TIM_InitTypeDef TIM_InitStruct = {0};
 8004ca2:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 8004ca6:	2200      	movs	r2, #0
 8004ca8:	601a      	str	r2, [r3, #0]
 8004caa:	605a      	str	r2, [r3, #4]
 8004cac:	609a      	str	r2, [r3, #8]
 8004cae:	60da      	str	r2, [r3, #12]
 8004cb0:	611a      	str	r2, [r3, #16]
  LL_TIM_OC_InitTypeDef TIM_OC_InitStruct = {0};
 8004cb2:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8004cb6:	2220      	movs	r2, #32
 8004cb8:	2100      	movs	r1, #0
 8004cba:	4618      	mov	r0, r3
 8004cbc:	f009 f80b 	bl	800dcd6 <memset>
  LL_TIM_BDTR_InitTypeDef TIM_BDTRInitStruct = {0};
 8004cc0:	f107 031c 	add.w	r3, r7, #28
 8004cc4:	2230      	movs	r2, #48	; 0x30
 8004cc6:	2100      	movs	r1, #0
 8004cc8:	4618      	mov	r0, r3
 8004cca:	f009 f804 	bl	800dcd6 <memset>

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004cce:	1d3b      	adds	r3, r7, #4
 8004cd0:	2200      	movs	r2, #0
 8004cd2:	601a      	str	r2, [r3, #0]
 8004cd4:	605a      	str	r2, [r3, #4]
 8004cd6:	609a      	str	r2, [r3, #8]
 8004cd8:	60da      	str	r2, [r3, #12]
 8004cda:	611a      	str	r2, [r3, #16]
 8004cdc:	615a      	str	r2, [r3, #20]
  /* Peripheral clock enable */
  LL_APB2_GRP1_EnableClock(LL_APB2_GRP1_PERIPH_TIM8);
 8004cde:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 8004ce2:	f7ff fc5f 	bl	80045a4 <LL_APB2_GRP1_EnableClock>

  TIM_InitStruct.Prescaler = 1;
 8004ce6:	2301      	movs	r3, #1
 8004ce8:	f8a7 306c 	strh.w	r3, [r7, #108]	; 0x6c
  TIM_InitStruct.CounterMode = LL_TIM_COUNTERMODE_UP;
 8004cec:	2300      	movs	r3, #0
 8004cee:	673b      	str	r3, [r7, #112]	; 0x70
  TIM_InitStruct.Autoreload = 849;
 8004cf0:	f240 3351 	movw	r3, #849	; 0x351
 8004cf4:	677b      	str	r3, [r7, #116]	; 0x74
  TIM_InitStruct.ClockDivision = LL_TIM_CLOCKDIVISION_DIV1;
 8004cf6:	2300      	movs	r3, #0
 8004cf8:	67bb      	str	r3, [r7, #120]	; 0x78
  TIM_InitStruct.RepetitionCounter = 0;
 8004cfa:	2300      	movs	r3, #0
 8004cfc:	67fb      	str	r3, [r7, #124]	; 0x7c
  LL_TIM_Init(TIM8, &TIM_InitStruct);
 8004cfe:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 8004d02:	4619      	mov	r1, r3
 8004d04:	4837      	ldr	r0, [pc, #220]	; (8004de4 <MX_TIM8_Init+0x148>)
 8004d06:	f008 f9b5 	bl	800d074 <LL_TIM_Init>
  LL_TIM_DisableARRPreload(TIM8);
 8004d0a:	4836      	ldr	r0, [pc, #216]	; (8004de4 <MX_TIM8_Init+0x148>)
 8004d0c:	f7ff fc82 	bl	8004614 <LL_TIM_DisableARRPreload>
  LL_TIM_OC_EnablePreload(TIM8, LL_TIM_CHANNEL_CH3);
 8004d10:	f44f 7180 	mov.w	r1, #256	; 0x100
 8004d14:	4833      	ldr	r0, [pc, #204]	; (8004de4 <MX_TIM8_Init+0x148>)
 8004d16:	f7ff fcf7 	bl	8004708 <LL_TIM_OC_EnablePreload>
  TIM_OC_InitStruct.OCMode = LL_TIM_OCMODE_PWM1;
 8004d1a:	2360      	movs	r3, #96	; 0x60
 8004d1c:	64fb      	str	r3, [r7, #76]	; 0x4c
  TIM_OC_InitStruct.OCState = LL_TIM_OCSTATE_DISABLE;
 8004d1e:	2300      	movs	r3, #0
 8004d20:	653b      	str	r3, [r7, #80]	; 0x50
  TIM_OC_InitStruct.OCNState = LL_TIM_OCSTATE_DISABLE;
 8004d22:	2300      	movs	r3, #0
 8004d24:	657b      	str	r3, [r7, #84]	; 0x54
  TIM_OC_InitStruct.CompareValue = 0;
 8004d26:	2300      	movs	r3, #0
 8004d28:	65bb      	str	r3, [r7, #88]	; 0x58
  TIM_OC_InitStruct.OCPolarity = LL_TIM_OCPOLARITY_HIGH;
 8004d2a:	2300      	movs	r3, #0
 8004d2c:	65fb      	str	r3, [r7, #92]	; 0x5c
  TIM_OC_InitStruct.OCNPolarity = LL_TIM_OCPOLARITY_HIGH;
 8004d2e:	2300      	movs	r3, #0
 8004d30:	663b      	str	r3, [r7, #96]	; 0x60
  TIM_OC_InitStruct.OCIdleState = LL_TIM_OCIDLESTATE_LOW;
 8004d32:	2300      	movs	r3, #0
 8004d34:	667b      	str	r3, [r7, #100]	; 0x64
  TIM_OC_InitStruct.OCNIdleState = LL_TIM_OCIDLESTATE_LOW;
 8004d36:	2300      	movs	r3, #0
 8004d38:	66bb      	str	r3, [r7, #104]	; 0x68
  LL_TIM_OC_Init(TIM8, LL_TIM_CHANNEL_CH3, &TIM_OC_InitStruct);
 8004d3a:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8004d3e:	461a      	mov	r2, r3
 8004d40:	f44f 7180 	mov.w	r1, #256	; 0x100
 8004d44:	4827      	ldr	r0, [pc, #156]	; (8004de4 <MX_TIM8_Init+0x148>)
 8004d46:	f008 fa37 	bl	800d1b8 <LL_TIM_OC_Init>
  LL_TIM_OC_DisableFast(TIM8, LL_TIM_CHANNEL_CH3);
 8004d4a:	f44f 7180 	mov.w	r1, #256	; 0x100
 8004d4e:	4825      	ldr	r0, [pc, #148]	; (8004de4 <MX_TIM8_Init+0x148>)
 8004d50:	f7ff fc82 	bl	8004658 <LL_TIM_OC_DisableFast>
  LL_TIM_SetTriggerOutput(TIM8, LL_TIM_TRGO_RESET);
 8004d54:	2100      	movs	r1, #0
 8004d56:	4823      	ldr	r0, [pc, #140]	; (8004de4 <MX_TIM8_Init+0x148>)
 8004d58:	f7ff fd5d 	bl	8004816 <LL_TIM_SetTriggerOutput>
  LL_TIM_SetTriggerOutput2(TIM8, LL_TIM_TRGO2_RESET);
 8004d5c:	2100      	movs	r1, #0
 8004d5e:	4821      	ldr	r0, [pc, #132]	; (8004de4 <MX_TIM8_Init+0x148>)
 8004d60:	f7ff fd6e 	bl	8004840 <LL_TIM_SetTriggerOutput2>
  LL_TIM_DisableMasterSlaveMode(TIM8);
 8004d64:	481f      	ldr	r0, [pc, #124]	; (8004de4 <MX_TIM8_Init+0x148>)
 8004d66:	f7ff fd7e 	bl	8004866 <LL_TIM_DisableMasterSlaveMode>
  TIM_BDTRInitStruct.OSSRState = LL_TIM_OSSR_DISABLE;
 8004d6a:	2300      	movs	r3, #0
 8004d6c:	61fb      	str	r3, [r7, #28]
  TIM_BDTRInitStruct.OSSIState = LL_TIM_OSSI_DISABLE;
 8004d6e:	2300      	movs	r3, #0
 8004d70:	623b      	str	r3, [r7, #32]
  TIM_BDTRInitStruct.LockLevel = LL_TIM_LOCKLEVEL_OFF;
 8004d72:	2300      	movs	r3, #0
 8004d74:	627b      	str	r3, [r7, #36]	; 0x24
  TIM_BDTRInitStruct.DeadTime = 0;
 8004d76:	2300      	movs	r3, #0
 8004d78:	f887 3028 	strb.w	r3, [r7, #40]	; 0x28
  TIM_BDTRInitStruct.BreakState = LL_TIM_BREAK_DISABLE;
 8004d7c:	2300      	movs	r3, #0
 8004d7e:	857b      	strh	r3, [r7, #42]	; 0x2a
  TIM_BDTRInitStruct.BreakPolarity = LL_TIM_BREAK_POLARITY_HIGH;
 8004d80:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8004d84:	62fb      	str	r3, [r7, #44]	; 0x2c
  TIM_BDTRInitStruct.BreakFilter = LL_TIM_BREAK_FILTER_FDIV1;
 8004d86:	2300      	movs	r3, #0
 8004d88:	633b      	str	r3, [r7, #48]	; 0x30
  TIM_BDTRInitStruct.BreakAFMode = LL_TIM_BREAK_AFMODE_INPUT;
 8004d8a:	2300      	movs	r3, #0
 8004d8c:	637b      	str	r3, [r7, #52]	; 0x34
  TIM_BDTRInitStruct.Break2State = LL_TIM_BREAK2_DISABLE;
 8004d8e:	2300      	movs	r3, #0
 8004d90:	63bb      	str	r3, [r7, #56]	; 0x38
  TIM_BDTRInitStruct.Break2Polarity = LL_TIM_BREAK2_POLARITY_HIGH;
 8004d92:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8004d96:	63fb      	str	r3, [r7, #60]	; 0x3c
  TIM_BDTRInitStruct.Break2Filter = LL_TIM_BREAK2_FILTER_FDIV1;
 8004d98:	2300      	movs	r3, #0
 8004d9a:	643b      	str	r3, [r7, #64]	; 0x40
  TIM_BDTRInitStruct.Break2AFMode = LL_TIM_BREAK_AFMODE_INPUT;
 8004d9c:	2300      	movs	r3, #0
 8004d9e:	647b      	str	r3, [r7, #68]	; 0x44
  TIM_BDTRInitStruct.AutomaticOutput = LL_TIM_AUTOMATICOUTPUT_DISABLE;
 8004da0:	2300      	movs	r3, #0
 8004da2:	64bb      	str	r3, [r7, #72]	; 0x48
  LL_TIM_BDTR_Init(TIM8, &TIM_BDTRInitStruct);
 8004da4:	f107 031c 	add.w	r3, r7, #28
 8004da8:	4619      	mov	r1, r3
 8004daa:	480e      	ldr	r0, [pc, #56]	; (8004de4 <MX_TIM8_Init+0x148>)
 8004dac:	f008 fa52 	bl	800d254 <LL_TIM_BDTR_Init>
  LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOB);
 8004db0:	2002      	movs	r0, #2
 8004db2:	f7ff fbc7 	bl	8004544 <LL_AHB2_GRP1_EnableClock>
    /**TIM8 GPIO Configuration
    PB9     ------> TIM8_CH3
    */
  GPIO_InitStruct.Pin = LL_GPIO_PIN_9;
 8004db6:	f44f 7300 	mov.w	r3, #512	; 0x200
 8004dba:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 8004dbc:	2302      	movs	r3, #2
 8004dbe:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8004dc0:	2300      	movs	r3, #0
 8004dc2:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8004dc4:	2300      	movs	r3, #0
 8004dc6:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8004dc8:	2300      	movs	r3, #0
 8004dca:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_10;
 8004dcc:	230a      	movs	r3, #10
 8004dce:	61bb      	str	r3, [r7, #24]
  LL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004dd0:	1d3b      	adds	r3, r7, #4
 8004dd2:	4619      	mov	r1, r3
 8004dd4:	4804      	ldr	r0, [pc, #16]	; (8004de8 <MX_TIM8_Init+0x14c>)
 8004dd6:	f007 fd40 	bl	800c85a <LL_GPIO_Init>

}
 8004dda:	bf00      	nop
 8004ddc:	3780      	adds	r7, #128	; 0x80
 8004dde:	46bd      	mov	sp, r7
 8004de0:	bd80      	pop	{r7, pc}
 8004de2:	bf00      	nop
 8004de4:	40013400 	.word	0x40013400
 8004de8:	48000400 	.word	0x48000400

08004dec <TIMER_init>:

/* USER CODE BEGIN 1 */
void TIMER_init(void)
{
 8004dec:	b580      	push	{r7, lr}
 8004dee:	af00      	add	r7, sp, #0
  //sensor encode gyro
  LL_TIM_EnableIT_UPDATE(TIM4);
 8004df0:	481a      	ldr	r0, [pc, #104]	; (8004e5c <TIMER_init+0x70>)
 8004df2:	f7ff fd58 	bl	80048a6 <LL_TIM_EnableIT_UPDATE>
  LL_TIM_EnableCounter(TIM4);
 8004df6:	4819      	ldr	r0, [pc, #100]	; (8004e5c <TIMER_init+0x70>)
 8004df8:	f7ff fbec 	bl	80045d4 <LL_TIM_EnableCounter>
  //wall sensor
  LL_TIM_EnableIT_UPDATE(TIM5);
 8004dfc:	4818      	ldr	r0, [pc, #96]	; (8004e60 <TIMER_init+0x74>)
 8004dfe:	f7ff fd52 	bl	80048a6 <LL_TIM_EnableIT_UPDATE>
  LL_TIM_EnableCounter(TIM5);
 8004e02:	4817      	ldr	r0, [pc, #92]	; (8004e60 <TIMER_init+0x74>)
 8004e04:	f7ff fbe6 	bl	80045d4 <LL_TIM_EnableCounter>
  //batt_LV
  LL_TIM_EnableIT_UPDATE(TIM6);
 8004e08:	4816      	ldr	r0, [pc, #88]	; (8004e64 <TIMER_init+0x78>)
 8004e0a:	f7ff fd4c 	bl	80048a6 <LL_TIM_EnableIT_UPDATE>
  LL_TIM_EnableCounter(TIM6);
 8004e0e:	4815      	ldr	r0, [pc, #84]	; (8004e64 <TIMER_init+0x78>)
 8004e10:	f7ff fbe0 	bl	80045d4 <LL_TIM_EnableCounter>
  //motor
  LL_TIM_CC_EnableChannel(TIM2, LL_TIM_CHANNEL_CH2);
 8004e14:	2110      	movs	r1, #16
 8004e16:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8004e1a:	f7ff fc0b 	bl	8004634 <LL_TIM_CC_EnableChannel>
  LL_TIM_EnableCounter(TIM2);
 8004e1e:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8004e22:	f7ff fbd7 	bl	80045d4 <LL_TIM_EnableCounter>
  LL_TIM_CC_EnableChannel(TIM3, LL_TIM_CHANNEL_CH2);
 8004e26:	2110      	movs	r1, #16
 8004e28:	480f      	ldr	r0, [pc, #60]	; (8004e68 <TIMER_init+0x7c>)
 8004e2a:	f7ff fc03 	bl	8004634 <LL_TIM_CC_EnableChannel>
  LL_TIM_EnableCounter(TIM3);
 8004e2e:	480e      	ldr	r0, [pc, #56]	; (8004e68 <TIMER_init+0x7c>)
 8004e30:	f7ff fbd0 	bl	80045d4 <LL_TIM_EnableCounter>
  //fan
  LL_TIM_EnableAllOutputs(TIM8);
 8004e34:	480d      	ldr	r0, [pc, #52]	; (8004e6c <TIMER_init+0x80>)
 8004e36:	f7ff fd26 	bl	8004886 <LL_TIM_EnableAllOutputs>
  LL_TIM_CC_EnableChannel(TIM8, LL_TIM_CHANNEL_CH3);
 8004e3a:	f44f 7180 	mov.w	r1, #256	; 0x100
 8004e3e:	480b      	ldr	r0, [pc, #44]	; (8004e6c <TIMER_init+0x80>)
 8004e40:	f7ff fbf8 	bl	8004634 <LL_TIM_CC_EnableChannel>
  LL_TIM_EnableCounter(TIM8);
 8004e44:	4809      	ldr	r0, [pc, #36]	; (8004e6c <TIMER_init+0x80>)
 8004e46:	f7ff fbc5 	bl	80045d4 <LL_TIM_EnableCounter>
  //ctrl
  LL_TIM_EnableIT_UPDATE(TIM1);
 8004e4a:	4809      	ldr	r0, [pc, #36]	; (8004e70 <TIMER_init+0x84>)
 8004e4c:	f7ff fd2b 	bl	80048a6 <LL_TIM_EnableIT_UPDATE>
  LL_TIM_EnableCounter(TIM1);
 8004e50:	4807      	ldr	r0, [pc, #28]	; (8004e70 <TIMER_init+0x84>)
 8004e52:	f7ff fbbf 	bl	80045d4 <LL_TIM_EnableCounter>
}
 8004e56:	bf00      	nop
 8004e58:	bd80      	pop	{r7, pc}
 8004e5a:	bf00      	nop
 8004e5c:	40000800 	.word	0x40000800
 8004e60:	40000c00 	.word	0x40000c00
 8004e64:	40001000 	.word	0x40001000
 8004e68:	40000400 	.word	0x40000400
 8004e6c:	40013400 	.word	0x40013400
 8004e70:	40012c00 	.word	0x40012c00

08004e74 <Enable_TIM2>:

void Enable_TIM2(void){
 8004e74:	b580      	push	{r7, lr}
 8004e76:	af00      	add	r7, sp, #0
  LL_TIM_EnableCounter(TIM2);
 8004e78:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8004e7c:	f7ff fbaa 	bl	80045d4 <LL_TIM_EnableCounter>
}
 8004e80:	bf00      	nop
 8004e82:	bd80      	pop	{r7, pc}

08004e84 <Enable_TIM3>:

void Disable_TIM2(void){
  LL_TIM_DisableCounter(TIM2);
}

void Enable_TIM3(void){
 8004e84:	b580      	push	{r7, lr}
 8004e86:	af00      	add	r7, sp, #0
  LL_TIM_EnableCounter(TIM3);
 8004e88:	4802      	ldr	r0, [pc, #8]	; (8004e94 <Enable_TIM3+0x10>)
 8004e8a:	f7ff fba3 	bl	80045d4 <LL_TIM_EnableCounter>
}
 8004e8e:	bf00      	nop
 8004e90:	bd80      	pop	{r7, pc}
 8004e92:	bf00      	nop
 8004e94:	40000400 	.word	0x40000400

08004e98 <Set_DutyTIM2>:

void Disable_TIM3(void){
  LL_TIM_DisableCounter(TIM3);
}

void Set_DutyTIM2(uint16_t duty){
 8004e98:	b590      	push	{r4, r7, lr}
 8004e9a:	b085      	sub	sp, #20
 8004e9c:	af00      	add	r7, sp, #0
 8004e9e:	4603      	mov	r3, r0
 8004ea0:	80fb      	strh	r3, [r7, #6]
  uint16_t compare = (float)duty/1000.0*849.0;
 8004ea2:	88fb      	ldrh	r3, [r7, #6]
 8004ea4:	ee07 3a90 	vmov	s15, r3
 8004ea8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004eac:	ee17 0a90 	vmov	r0, s15
 8004eb0:	f7fb fb72 	bl	8000598 <__aeabi_f2d>
 8004eb4:	f04f 0200 	mov.w	r2, #0
 8004eb8:	4b15      	ldr	r3, [pc, #84]	; (8004f10 <Set_DutyTIM2+0x78>)
 8004eba:	f7fb fcef 	bl	800089c <__aeabi_ddiv>
 8004ebe:	4603      	mov	r3, r0
 8004ec0:	460c      	mov	r4, r1
 8004ec2:	4618      	mov	r0, r3
 8004ec4:	4621      	mov	r1, r4
 8004ec6:	a310      	add	r3, pc, #64	; (adr r3, 8004f08 <Set_DutyTIM2+0x70>)
 8004ec8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004ecc:	f7fb fbbc 	bl	8000648 <__aeabi_dmul>
 8004ed0:	4603      	mov	r3, r0
 8004ed2:	460c      	mov	r4, r1
 8004ed4:	4618      	mov	r0, r3
 8004ed6:	4621      	mov	r1, r4
 8004ed8:	f7fb fe8e 	bl	8000bf8 <__aeabi_d2uiz>
 8004edc:	4603      	mov	r3, r0
 8004ede:	81fb      	strh	r3, [r7, #14]
  if(compare>849){
 8004ee0:	89fb      	ldrh	r3, [r7, #14]
 8004ee2:	f240 3251 	movw	r2, #849	; 0x351
 8004ee6:	4293      	cmp	r3, r2
 8004ee8:	d902      	bls.n	8004ef0 <Set_DutyTIM2+0x58>
    compare = 849;
 8004eea:	f240 3351 	movw	r3, #849	; 0x351
 8004eee:	81fb      	strh	r3, [r7, #14]
  }
  LL_TIM_OC_SetCompareCH2(TIM2,compare);
 8004ef0:	89fb      	ldrh	r3, [r7, #14]
 8004ef2:	4619      	mov	r1, r3
 8004ef4:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8004ef8:	f7ff fc5c 	bl	80047b4 <LL_TIM_OC_SetCompareCH2>
}
 8004efc:	bf00      	nop
 8004efe:	3714      	adds	r7, #20
 8004f00:	46bd      	mov	sp, r7
 8004f02:	bd90      	pop	{r4, r7, pc}
 8004f04:	f3af 8000 	nop.w
 8004f08:	00000000 	.word	0x00000000
 8004f0c:	408a8800 	.word	0x408a8800
 8004f10:	408f4000 	.word	0x408f4000
 8004f14:	00000000 	.word	0x00000000

08004f18 <Set_DutyTIM3>:

void Set_DutyTIM3(uint16_t duty){
 8004f18:	b590      	push	{r4, r7, lr}
 8004f1a:	b085      	sub	sp, #20
 8004f1c:	af00      	add	r7, sp, #0
 8004f1e:	4603      	mov	r3, r0
 8004f20:	80fb      	strh	r3, [r7, #6]
  uint16_t compare = (float)duty/1000.0*849.0;
 8004f22:	88fb      	ldrh	r3, [r7, #6]
 8004f24:	ee07 3a90 	vmov	s15, r3
 8004f28:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004f2c:	ee17 0a90 	vmov	r0, s15
 8004f30:	f7fb fb32 	bl	8000598 <__aeabi_f2d>
 8004f34:	f04f 0200 	mov.w	r2, #0
 8004f38:	4b15      	ldr	r3, [pc, #84]	; (8004f90 <Set_DutyTIM3+0x78>)
 8004f3a:	f7fb fcaf 	bl	800089c <__aeabi_ddiv>
 8004f3e:	4603      	mov	r3, r0
 8004f40:	460c      	mov	r4, r1
 8004f42:	4618      	mov	r0, r3
 8004f44:	4621      	mov	r1, r4
 8004f46:	a310      	add	r3, pc, #64	; (adr r3, 8004f88 <Set_DutyTIM3+0x70>)
 8004f48:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004f4c:	f7fb fb7c 	bl	8000648 <__aeabi_dmul>
 8004f50:	4603      	mov	r3, r0
 8004f52:	460c      	mov	r4, r1
 8004f54:	4618      	mov	r0, r3
 8004f56:	4621      	mov	r1, r4
 8004f58:	f7fb fe4e 	bl	8000bf8 <__aeabi_d2uiz>
 8004f5c:	4603      	mov	r3, r0
 8004f5e:	81fb      	strh	r3, [r7, #14]
  if(compare>849){
 8004f60:	89fb      	ldrh	r3, [r7, #14]
 8004f62:	f240 3251 	movw	r2, #849	; 0x351
 8004f66:	4293      	cmp	r3, r2
 8004f68:	d902      	bls.n	8004f70 <Set_DutyTIM3+0x58>
    compare = 849;
 8004f6a:	f240 3351 	movw	r3, #849	; 0x351
 8004f6e:	81fb      	strh	r3, [r7, #14]
  }
  LL_TIM_OC_SetCompareCH2(TIM3,compare);
 8004f70:	89fb      	ldrh	r3, [r7, #14]
 8004f72:	4619      	mov	r1, r3
 8004f74:	4807      	ldr	r0, [pc, #28]	; (8004f94 <Set_DutyTIM3+0x7c>)
 8004f76:	f7ff fc1d 	bl	80047b4 <LL_TIM_OC_SetCompareCH2>
}
 8004f7a:	bf00      	nop
 8004f7c:	3714      	adds	r7, #20
 8004f7e:	46bd      	mov	sp, r7
 8004f80:	bd90      	pop	{r4, r7, pc}
 8004f82:	bf00      	nop
 8004f84:	f3af 8000 	nop.w
 8004f88:	00000000 	.word	0x00000000
 8004f8c:	408a8800 	.word	0x408a8800
 8004f90:	408f4000 	.word	0x408f4000
 8004f94:	40000400 	.word	0x40000400

08004f98 <Set_DutyTIM8>:

void Disable_TIM8(void){
  LL_TIM_DisableCounter(TIM8);
}

void Set_DutyTIM8(uint16_t duty){
 8004f98:	b590      	push	{r4, r7, lr}
 8004f9a:	b085      	sub	sp, #20
 8004f9c:	af00      	add	r7, sp, #0
 8004f9e:	4603      	mov	r3, r0
 8004fa0:	80fb      	strh	r3, [r7, #6]
  uint16_t compare = (float)duty/1000.0*849.0;
 8004fa2:	88fb      	ldrh	r3, [r7, #6]
 8004fa4:	ee07 3a90 	vmov	s15, r3
 8004fa8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004fac:	ee17 0a90 	vmov	r0, s15
 8004fb0:	f7fb faf2 	bl	8000598 <__aeabi_f2d>
 8004fb4:	f04f 0200 	mov.w	r2, #0
 8004fb8:	4b15      	ldr	r3, [pc, #84]	; (8005010 <Set_DutyTIM8+0x78>)
 8004fba:	f7fb fc6f 	bl	800089c <__aeabi_ddiv>
 8004fbe:	4603      	mov	r3, r0
 8004fc0:	460c      	mov	r4, r1
 8004fc2:	4618      	mov	r0, r3
 8004fc4:	4621      	mov	r1, r4
 8004fc6:	a310      	add	r3, pc, #64	; (adr r3, 8005008 <Set_DutyTIM8+0x70>)
 8004fc8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004fcc:	f7fb fb3c 	bl	8000648 <__aeabi_dmul>
 8004fd0:	4603      	mov	r3, r0
 8004fd2:	460c      	mov	r4, r1
 8004fd4:	4618      	mov	r0, r3
 8004fd6:	4621      	mov	r1, r4
 8004fd8:	f7fb fe0e 	bl	8000bf8 <__aeabi_d2uiz>
 8004fdc:	4603      	mov	r3, r0
 8004fde:	81fb      	strh	r3, [r7, #14]
  if(compare>849){
 8004fe0:	89fb      	ldrh	r3, [r7, #14]
 8004fe2:	f240 3251 	movw	r2, #849	; 0x351
 8004fe6:	4293      	cmp	r3, r2
 8004fe8:	d902      	bls.n	8004ff0 <Set_DutyTIM8+0x58>
    compare = 849;
 8004fea:	f240 3351 	movw	r3, #849	; 0x351
 8004fee:	81fb      	strh	r3, [r7, #14]
  }
  LL_TIM_OC_SetCompareCH3(TIM8,compare);
 8004ff0:	89fb      	ldrh	r3, [r7, #14]
 8004ff2:	4619      	mov	r1, r3
 8004ff4:	4807      	ldr	r0, [pc, #28]	; (8005014 <Set_DutyTIM8+0x7c>)
 8004ff6:	f7ff fbeb 	bl	80047d0 <LL_TIM_OC_SetCompareCH3>
}
 8004ffa:	bf00      	nop
 8004ffc:	3714      	adds	r7, #20
 8004ffe:	46bd      	mov	sp, r7
 8005000:	bd90      	pop	{r4, r7, pc}
 8005002:	bf00      	nop
 8005004:	f3af 8000 	nop.w
 8005008:	00000000 	.word	0x00000000
 800500c:	408a8800 	.word	0x408a8800
 8005010:	408f4000 	.word	0x408f4000
 8005014:	40013400 	.word	0x40013400

08005018 <LL_DMA_SetDataTransferDirection>:
{
 8005018:	b480      	push	{r7}
 800501a:	b087      	sub	sp, #28
 800501c:	af00      	add	r7, sp, #0
 800501e:	60f8      	str	r0, [r7, #12]
 8005020:	60b9      	str	r1, [r7, #8]
 8005022:	607a      	str	r2, [r7, #4]
  uint32_t dma_base_addr = (uint32_t)DMAx;
 8005024:	68fb      	ldr	r3, [r7, #12]
 8005026:	617b      	str	r3, [r7, #20]
  MODIFY_REG(((DMA_Channel_TypeDef *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])))->CCR,
 8005028:	4a0e      	ldr	r2, [pc, #56]	; (8005064 <LL_DMA_SetDataTransferDirection+0x4c>)
 800502a:	68bb      	ldr	r3, [r7, #8]
 800502c:	4413      	add	r3, r2
 800502e:	781b      	ldrb	r3, [r3, #0]
 8005030:	461a      	mov	r2, r3
 8005032:	697b      	ldr	r3, [r7, #20]
 8005034:	4413      	add	r3, r2
 8005036:	681b      	ldr	r3, [r3, #0]
 8005038:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800503c:	f023 0310 	bic.w	r3, r3, #16
 8005040:	4908      	ldr	r1, [pc, #32]	; (8005064 <LL_DMA_SetDataTransferDirection+0x4c>)
 8005042:	68ba      	ldr	r2, [r7, #8]
 8005044:	440a      	add	r2, r1
 8005046:	7812      	ldrb	r2, [r2, #0]
 8005048:	4611      	mov	r1, r2
 800504a:	697a      	ldr	r2, [r7, #20]
 800504c:	440a      	add	r2, r1
 800504e:	4611      	mov	r1, r2
 8005050:	687a      	ldr	r2, [r7, #4]
 8005052:	4313      	orrs	r3, r2
 8005054:	600b      	str	r3, [r1, #0]
}
 8005056:	bf00      	nop
 8005058:	371c      	adds	r7, #28
 800505a:	46bd      	mov	sp, r7
 800505c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005060:	4770      	bx	lr
 8005062:	bf00      	nop
 8005064:	08014bc8 	.word	0x08014bc8

08005068 <LL_DMA_SetMode>:
{
 8005068:	b480      	push	{r7}
 800506a:	b087      	sub	sp, #28
 800506c:	af00      	add	r7, sp, #0
 800506e:	60f8      	str	r0, [r7, #12]
 8005070:	60b9      	str	r1, [r7, #8]
 8005072:	607a      	str	r2, [r7, #4]
  uint32_t dma_base_addr = (uint32_t)DMAx;
 8005074:	68fb      	ldr	r3, [r7, #12]
 8005076:	617b      	str	r3, [r7, #20]
  MODIFY_REG(((DMA_Channel_TypeDef *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])))->CCR, DMA_CCR_CIRC,
 8005078:	4a0d      	ldr	r2, [pc, #52]	; (80050b0 <LL_DMA_SetMode+0x48>)
 800507a:	68bb      	ldr	r3, [r7, #8]
 800507c:	4413      	add	r3, r2
 800507e:	781b      	ldrb	r3, [r3, #0]
 8005080:	461a      	mov	r2, r3
 8005082:	697b      	ldr	r3, [r7, #20]
 8005084:	4413      	add	r3, r2
 8005086:	681b      	ldr	r3, [r3, #0]
 8005088:	f023 0220 	bic.w	r2, r3, #32
 800508c:	4908      	ldr	r1, [pc, #32]	; (80050b0 <LL_DMA_SetMode+0x48>)
 800508e:	68bb      	ldr	r3, [r7, #8]
 8005090:	440b      	add	r3, r1
 8005092:	781b      	ldrb	r3, [r3, #0]
 8005094:	4619      	mov	r1, r3
 8005096:	697b      	ldr	r3, [r7, #20]
 8005098:	440b      	add	r3, r1
 800509a:	4619      	mov	r1, r3
 800509c:	687b      	ldr	r3, [r7, #4]
 800509e:	4313      	orrs	r3, r2
 80050a0:	600b      	str	r3, [r1, #0]
}
 80050a2:	bf00      	nop
 80050a4:	371c      	adds	r7, #28
 80050a6:	46bd      	mov	sp, r7
 80050a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050ac:	4770      	bx	lr
 80050ae:	bf00      	nop
 80050b0:	08014bc8 	.word	0x08014bc8

080050b4 <LL_DMA_SetPeriphIncMode>:
{
 80050b4:	b480      	push	{r7}
 80050b6:	b087      	sub	sp, #28
 80050b8:	af00      	add	r7, sp, #0
 80050ba:	60f8      	str	r0, [r7, #12]
 80050bc:	60b9      	str	r1, [r7, #8]
 80050be:	607a      	str	r2, [r7, #4]
  uint32_t dma_base_addr = (uint32_t)DMAx;
 80050c0:	68fb      	ldr	r3, [r7, #12]
 80050c2:	617b      	str	r3, [r7, #20]
  MODIFY_REG(((DMA_Channel_TypeDef *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])))->CCR, DMA_CCR_PINC,
 80050c4:	4a0d      	ldr	r2, [pc, #52]	; (80050fc <LL_DMA_SetPeriphIncMode+0x48>)
 80050c6:	68bb      	ldr	r3, [r7, #8]
 80050c8:	4413      	add	r3, r2
 80050ca:	781b      	ldrb	r3, [r3, #0]
 80050cc:	461a      	mov	r2, r3
 80050ce:	697b      	ldr	r3, [r7, #20]
 80050d0:	4413      	add	r3, r2
 80050d2:	681b      	ldr	r3, [r3, #0]
 80050d4:	f023 0240 	bic.w	r2, r3, #64	; 0x40
 80050d8:	4908      	ldr	r1, [pc, #32]	; (80050fc <LL_DMA_SetPeriphIncMode+0x48>)
 80050da:	68bb      	ldr	r3, [r7, #8]
 80050dc:	440b      	add	r3, r1
 80050de:	781b      	ldrb	r3, [r3, #0]
 80050e0:	4619      	mov	r1, r3
 80050e2:	697b      	ldr	r3, [r7, #20]
 80050e4:	440b      	add	r3, r1
 80050e6:	4619      	mov	r1, r3
 80050e8:	687b      	ldr	r3, [r7, #4]
 80050ea:	4313      	orrs	r3, r2
 80050ec:	600b      	str	r3, [r1, #0]
}
 80050ee:	bf00      	nop
 80050f0:	371c      	adds	r7, #28
 80050f2:	46bd      	mov	sp, r7
 80050f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050f8:	4770      	bx	lr
 80050fa:	bf00      	nop
 80050fc:	08014bc8 	.word	0x08014bc8

08005100 <LL_DMA_SetMemoryIncMode>:
{
 8005100:	b480      	push	{r7}
 8005102:	b087      	sub	sp, #28
 8005104:	af00      	add	r7, sp, #0
 8005106:	60f8      	str	r0, [r7, #12]
 8005108:	60b9      	str	r1, [r7, #8]
 800510a:	607a      	str	r2, [r7, #4]
  uint32_t dma_base_addr = (uint32_t)DMAx;
 800510c:	68fb      	ldr	r3, [r7, #12]
 800510e:	617b      	str	r3, [r7, #20]
  MODIFY_REG(((DMA_Channel_TypeDef *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])))->CCR, DMA_CCR_MINC,
 8005110:	4a0d      	ldr	r2, [pc, #52]	; (8005148 <LL_DMA_SetMemoryIncMode+0x48>)
 8005112:	68bb      	ldr	r3, [r7, #8]
 8005114:	4413      	add	r3, r2
 8005116:	781b      	ldrb	r3, [r3, #0]
 8005118:	461a      	mov	r2, r3
 800511a:	697b      	ldr	r3, [r7, #20]
 800511c:	4413      	add	r3, r2
 800511e:	681b      	ldr	r3, [r3, #0]
 8005120:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8005124:	4908      	ldr	r1, [pc, #32]	; (8005148 <LL_DMA_SetMemoryIncMode+0x48>)
 8005126:	68bb      	ldr	r3, [r7, #8]
 8005128:	440b      	add	r3, r1
 800512a:	781b      	ldrb	r3, [r3, #0]
 800512c:	4619      	mov	r1, r3
 800512e:	697b      	ldr	r3, [r7, #20]
 8005130:	440b      	add	r3, r1
 8005132:	4619      	mov	r1, r3
 8005134:	687b      	ldr	r3, [r7, #4]
 8005136:	4313      	orrs	r3, r2
 8005138:	600b      	str	r3, [r1, #0]
}
 800513a:	bf00      	nop
 800513c:	371c      	adds	r7, #28
 800513e:	46bd      	mov	sp, r7
 8005140:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005144:	4770      	bx	lr
 8005146:	bf00      	nop
 8005148:	08014bc8 	.word	0x08014bc8

0800514c <LL_DMA_SetPeriphSize>:
{
 800514c:	b480      	push	{r7}
 800514e:	b087      	sub	sp, #28
 8005150:	af00      	add	r7, sp, #0
 8005152:	60f8      	str	r0, [r7, #12]
 8005154:	60b9      	str	r1, [r7, #8]
 8005156:	607a      	str	r2, [r7, #4]
  uint32_t dma_base_addr = (uint32_t)DMAx;
 8005158:	68fb      	ldr	r3, [r7, #12]
 800515a:	617b      	str	r3, [r7, #20]
  MODIFY_REG(((DMA_Channel_TypeDef *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])))->CCR, DMA_CCR_PSIZE,
 800515c:	4a0d      	ldr	r2, [pc, #52]	; (8005194 <LL_DMA_SetPeriphSize+0x48>)
 800515e:	68bb      	ldr	r3, [r7, #8]
 8005160:	4413      	add	r3, r2
 8005162:	781b      	ldrb	r3, [r3, #0]
 8005164:	461a      	mov	r2, r3
 8005166:	697b      	ldr	r3, [r7, #20]
 8005168:	4413      	add	r3, r2
 800516a:	681b      	ldr	r3, [r3, #0]
 800516c:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8005170:	4908      	ldr	r1, [pc, #32]	; (8005194 <LL_DMA_SetPeriphSize+0x48>)
 8005172:	68bb      	ldr	r3, [r7, #8]
 8005174:	440b      	add	r3, r1
 8005176:	781b      	ldrb	r3, [r3, #0]
 8005178:	4619      	mov	r1, r3
 800517a:	697b      	ldr	r3, [r7, #20]
 800517c:	440b      	add	r3, r1
 800517e:	4619      	mov	r1, r3
 8005180:	687b      	ldr	r3, [r7, #4]
 8005182:	4313      	orrs	r3, r2
 8005184:	600b      	str	r3, [r1, #0]
}
 8005186:	bf00      	nop
 8005188:	371c      	adds	r7, #28
 800518a:	46bd      	mov	sp, r7
 800518c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005190:	4770      	bx	lr
 8005192:	bf00      	nop
 8005194:	08014bc8 	.word	0x08014bc8

08005198 <LL_DMA_SetMemorySize>:
{
 8005198:	b480      	push	{r7}
 800519a:	b087      	sub	sp, #28
 800519c:	af00      	add	r7, sp, #0
 800519e:	60f8      	str	r0, [r7, #12]
 80051a0:	60b9      	str	r1, [r7, #8]
 80051a2:	607a      	str	r2, [r7, #4]
  uint32_t dma_base_addr = (uint32_t)DMAx;
 80051a4:	68fb      	ldr	r3, [r7, #12]
 80051a6:	617b      	str	r3, [r7, #20]
  MODIFY_REG(((DMA_Channel_TypeDef *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])))->CCR, DMA_CCR_MSIZE,
 80051a8:	4a0d      	ldr	r2, [pc, #52]	; (80051e0 <LL_DMA_SetMemorySize+0x48>)
 80051aa:	68bb      	ldr	r3, [r7, #8]
 80051ac:	4413      	add	r3, r2
 80051ae:	781b      	ldrb	r3, [r3, #0]
 80051b0:	461a      	mov	r2, r3
 80051b2:	697b      	ldr	r3, [r7, #20]
 80051b4:	4413      	add	r3, r2
 80051b6:	681b      	ldr	r3, [r3, #0]
 80051b8:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 80051bc:	4908      	ldr	r1, [pc, #32]	; (80051e0 <LL_DMA_SetMemorySize+0x48>)
 80051be:	68bb      	ldr	r3, [r7, #8]
 80051c0:	440b      	add	r3, r1
 80051c2:	781b      	ldrb	r3, [r3, #0]
 80051c4:	4619      	mov	r1, r3
 80051c6:	697b      	ldr	r3, [r7, #20]
 80051c8:	440b      	add	r3, r1
 80051ca:	4619      	mov	r1, r3
 80051cc:	687b      	ldr	r3, [r7, #4]
 80051ce:	4313      	orrs	r3, r2
 80051d0:	600b      	str	r3, [r1, #0]
}
 80051d2:	bf00      	nop
 80051d4:	371c      	adds	r7, #28
 80051d6:	46bd      	mov	sp, r7
 80051d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051dc:	4770      	bx	lr
 80051de:	bf00      	nop
 80051e0:	08014bc8 	.word	0x08014bc8

080051e4 <LL_DMA_SetChannelPriorityLevel>:
{
 80051e4:	b480      	push	{r7}
 80051e6:	b087      	sub	sp, #28
 80051e8:	af00      	add	r7, sp, #0
 80051ea:	60f8      	str	r0, [r7, #12]
 80051ec:	60b9      	str	r1, [r7, #8]
 80051ee:	607a      	str	r2, [r7, #4]
  uint32_t dma_base_addr = (uint32_t)DMAx;
 80051f0:	68fb      	ldr	r3, [r7, #12]
 80051f2:	617b      	str	r3, [r7, #20]
  MODIFY_REG(((DMA_Channel_TypeDef *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])))->CCR, DMA_CCR_PL,
 80051f4:	4a0d      	ldr	r2, [pc, #52]	; (800522c <LL_DMA_SetChannelPriorityLevel+0x48>)
 80051f6:	68bb      	ldr	r3, [r7, #8]
 80051f8:	4413      	add	r3, r2
 80051fa:	781b      	ldrb	r3, [r3, #0]
 80051fc:	461a      	mov	r2, r3
 80051fe:	697b      	ldr	r3, [r7, #20]
 8005200:	4413      	add	r3, r2
 8005202:	681b      	ldr	r3, [r3, #0]
 8005204:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8005208:	4908      	ldr	r1, [pc, #32]	; (800522c <LL_DMA_SetChannelPriorityLevel+0x48>)
 800520a:	68bb      	ldr	r3, [r7, #8]
 800520c:	440b      	add	r3, r1
 800520e:	781b      	ldrb	r3, [r3, #0]
 8005210:	4619      	mov	r1, r3
 8005212:	697b      	ldr	r3, [r7, #20]
 8005214:	440b      	add	r3, r1
 8005216:	4619      	mov	r1, r3
 8005218:	687b      	ldr	r3, [r7, #4]
 800521a:	4313      	orrs	r3, r2
 800521c:	600b      	str	r3, [r1, #0]
}
 800521e:	bf00      	nop
 8005220:	371c      	adds	r7, #28
 8005222:	46bd      	mov	sp, r7
 8005224:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005228:	4770      	bx	lr
 800522a:	bf00      	nop
 800522c:	08014bc8 	.word	0x08014bc8

08005230 <LL_DMA_SetPeriphRequest>:
{
 8005230:	b480      	push	{r7}
 8005232:	b087      	sub	sp, #28
 8005234:	af00      	add	r7, sp, #0
 8005236:	60f8      	str	r0, [r7, #12]
 8005238:	60b9      	str	r1, [r7, #8]
 800523a:	607a      	str	r2, [r7, #4]
  uint32_t dmamux_ccr_offset = ((((uint32_t)DMAx ^ (uint32_t)DMA1) >> 10U) * 8U);
 800523c:	68fb      	ldr	r3, [r7, #12]
 800523e:	0a9b      	lsrs	r3, r3, #10
 8005240:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 8005244:	f083 0380 	eor.w	r3, r3, #128	; 0x80
 8005248:	00db      	lsls	r3, r3, #3
 800524a:	617b      	str	r3, [r7, #20]
  MODIFY_REG((DMAMUX1_Channel0 + Channel + dmamux_ccr_offset)->CCR, DMAMUX_CxCR_DMAREQ_ID, PeriphRequest);
 800524c:	68ba      	ldr	r2, [r7, #8]
 800524e:	697b      	ldr	r3, [r7, #20]
 8005250:	4413      	add	r3, r2
 8005252:	009b      	lsls	r3, r3, #2
 8005254:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8005258:	f503 3302 	add.w	r3, r3, #133120	; 0x20800
 800525c:	681b      	ldr	r3, [r3, #0]
 800525e:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 8005262:	68ba      	ldr	r2, [r7, #8]
 8005264:	697b      	ldr	r3, [r7, #20]
 8005266:	4413      	add	r3, r2
 8005268:	009b      	lsls	r3, r3, #2
 800526a:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 800526e:	f503 3302 	add.w	r3, r3, #133120	; 0x20800
 8005272:	687a      	ldr	r2, [r7, #4]
 8005274:	430a      	orrs	r2, r1
 8005276:	601a      	str	r2, [r3, #0]
}
 8005278:	bf00      	nop
 800527a:	371c      	adds	r7, #28
 800527c:	46bd      	mov	sp, r7
 800527e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005282:	4770      	bx	lr

08005284 <LL_AHB2_GRP1_EnableClock>:
{
 8005284:	b480      	push	{r7}
 8005286:	b085      	sub	sp, #20
 8005288:	af00      	add	r7, sp, #0
 800528a:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB2ENR, Periphs);
 800528c:	4b08      	ldr	r3, [pc, #32]	; (80052b0 <LL_AHB2_GRP1_EnableClock+0x2c>)
 800528e:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8005290:	4907      	ldr	r1, [pc, #28]	; (80052b0 <LL_AHB2_GRP1_EnableClock+0x2c>)
 8005292:	687b      	ldr	r3, [r7, #4]
 8005294:	4313      	orrs	r3, r2
 8005296:	64cb      	str	r3, [r1, #76]	; 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 8005298:	4b05      	ldr	r3, [pc, #20]	; (80052b0 <LL_AHB2_GRP1_EnableClock+0x2c>)
 800529a:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800529c:	687b      	ldr	r3, [r7, #4]
 800529e:	4013      	ands	r3, r2
 80052a0:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80052a2:	68fb      	ldr	r3, [r7, #12]
}
 80052a4:	bf00      	nop
 80052a6:	3714      	adds	r7, #20
 80052a8:	46bd      	mov	sp, r7
 80052aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052ae:	4770      	bx	lr
 80052b0:	40021000 	.word	0x40021000

080052b4 <LL_APB2_GRP1_EnableClock>:
{
 80052b4:	b480      	push	{r7}
 80052b6:	b085      	sub	sp, #20
 80052b8:	af00      	add	r7, sp, #0
 80052ba:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB2ENR, Periphs);
 80052bc:	4b08      	ldr	r3, [pc, #32]	; (80052e0 <LL_APB2_GRP1_EnableClock+0x2c>)
 80052be:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 80052c0:	4907      	ldr	r1, [pc, #28]	; (80052e0 <LL_APB2_GRP1_EnableClock+0x2c>)
 80052c2:	687b      	ldr	r3, [r7, #4]
 80052c4:	4313      	orrs	r3, r2
 80052c6:	660b      	str	r3, [r1, #96]	; 0x60
  tmpreg = READ_BIT(RCC->APB2ENR, Periphs);
 80052c8:	4b05      	ldr	r3, [pc, #20]	; (80052e0 <LL_APB2_GRP1_EnableClock+0x2c>)
 80052ca:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 80052cc:	687b      	ldr	r3, [r7, #4]
 80052ce:	4013      	ands	r3, r2
 80052d0:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80052d2:	68fb      	ldr	r3, [r7, #12]
}
 80052d4:	bf00      	nop
 80052d6:	3714      	adds	r7, #20
 80052d8:	46bd      	mov	sp, r7
 80052da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052de:	4770      	bx	lr
 80052e0:	40021000 	.word	0x40021000

080052e4 <LL_USART_Enable>:
  * @rmtoll CR1          UE            LL_USART_Enable
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_Enable(USART_TypeDef *USARTx)
{
 80052e4:	b480      	push	{r7}
 80052e6:	b083      	sub	sp, #12
 80052e8:	af00      	add	r7, sp, #0
 80052ea:	6078      	str	r0, [r7, #4]
  SET_BIT(USARTx->CR1, USART_CR1_UE);
 80052ec:	687b      	ldr	r3, [r7, #4]
 80052ee:	681b      	ldr	r3, [r3, #0]
 80052f0:	f043 0201 	orr.w	r2, r3, #1
 80052f4:	687b      	ldr	r3, [r7, #4]
 80052f6:	601a      	str	r2, [r3, #0]
}
 80052f8:	bf00      	nop
 80052fa:	370c      	adds	r7, #12
 80052fc:	46bd      	mov	sp, r7
 80052fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005302:	4770      	bx	lr

08005304 <LL_USART_DisableFIFO>:
  * @rmtoll CR1          FIFOEN        LL_USART_DisableFIFO
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_DisableFIFO(USART_TypeDef *USARTx)
{
 8005304:	b480      	push	{r7}
 8005306:	b083      	sub	sp, #12
 8005308:	af00      	add	r7, sp, #0
 800530a:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(USARTx->CR1, USART_CR1_FIFOEN);
 800530c:	687b      	ldr	r3, [r7, #4]
 800530e:	681b      	ldr	r3, [r3, #0]
 8005310:	f023 5200 	bic.w	r2, r3, #536870912	; 0x20000000
 8005314:	687b      	ldr	r3, [r7, #4]
 8005316:	601a      	str	r2, [r3, #0]
}
 8005318:	bf00      	nop
 800531a:	370c      	adds	r7, #12
 800531c:	46bd      	mov	sp, r7
 800531e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005322:	4770      	bx	lr

08005324 <LL_USART_SetTXFIFOThreshold>:
  *         @arg @ref LL_USART_FIFOTHRESHOLD_7_8
  *         @arg @ref LL_USART_FIFOTHRESHOLD_8_8
  * @retval None
  */
__STATIC_INLINE void LL_USART_SetTXFIFOThreshold(USART_TypeDef *USARTx, uint32_t Threshold)
{
 8005324:	b480      	push	{r7}
 8005326:	b083      	sub	sp, #12
 8005328:	af00      	add	r7, sp, #0
 800532a:	6078      	str	r0, [r7, #4]
 800532c:	6039      	str	r1, [r7, #0]
  MODIFY_REG(USARTx->CR3, USART_CR3_TXFTCFG, Threshold << USART_CR3_TXFTCFG_Pos);
 800532e:	687b      	ldr	r3, [r7, #4]
 8005330:	689b      	ldr	r3, [r3, #8]
 8005332:	f023 4260 	bic.w	r2, r3, #3758096384	; 0xe0000000
 8005336:	683b      	ldr	r3, [r7, #0]
 8005338:	075b      	lsls	r3, r3, #29
 800533a:	431a      	orrs	r2, r3
 800533c:	687b      	ldr	r3, [r7, #4]
 800533e:	609a      	str	r2, [r3, #8]
}
 8005340:	bf00      	nop
 8005342:	370c      	adds	r7, #12
 8005344:	46bd      	mov	sp, r7
 8005346:	f85d 7b04 	ldr.w	r7, [sp], #4
 800534a:	4770      	bx	lr

0800534c <LL_USART_SetRXFIFOThreshold>:
  *         @arg @ref LL_USART_FIFOTHRESHOLD_7_8
  *         @arg @ref LL_USART_FIFOTHRESHOLD_8_8
  * @retval None
  */
__STATIC_INLINE void LL_USART_SetRXFIFOThreshold(USART_TypeDef *USARTx, uint32_t Threshold)
{
 800534c:	b480      	push	{r7}
 800534e:	b083      	sub	sp, #12
 8005350:	af00      	add	r7, sp, #0
 8005352:	6078      	str	r0, [r7, #4]
 8005354:	6039      	str	r1, [r7, #0]
  MODIFY_REG(USARTx->CR3, USART_CR3_RXFTCFG, Threshold << USART_CR3_RXFTCFG_Pos);
 8005356:	687b      	ldr	r3, [r7, #4]
 8005358:	689b      	ldr	r3, [r3, #8]
 800535a:	f023 6260 	bic.w	r2, r3, #234881024	; 0xe000000
 800535e:	683b      	ldr	r3, [r7, #0]
 8005360:	065b      	lsls	r3, r3, #25
 8005362:	431a      	orrs	r2, r3
 8005364:	687b      	ldr	r3, [r7, #4]
 8005366:	609a      	str	r2, [r3, #8]
}
 8005368:	bf00      	nop
 800536a:	370c      	adds	r7, #12
 800536c:	46bd      	mov	sp, r7
 800536e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005372:	4770      	bx	lr

08005374 <LL_USART_ConfigAsyncMode>:
  *         CR3          HDSEL         LL_USART_ConfigAsyncMode
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_ConfigAsyncMode(USART_TypeDef *USARTx)
{
 8005374:	b480      	push	{r7}
 8005376:	b083      	sub	sp, #12
 8005378:	af00      	add	r7, sp, #0
 800537a:	6078      	str	r0, [r7, #4]
  /* In Asynchronous mode, the following bits must be kept cleared:
  - LINEN, CLKEN bits in the USART_CR2 register,
  - SCEN, IREN and HDSEL bits in the USART_CR3 register.
  */
  CLEAR_BIT(USARTx->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800537c:	687b      	ldr	r3, [r7, #4]
 800537e:	685b      	ldr	r3, [r3, #4]
 8005380:	f423 4290 	bic.w	r2, r3, #18432	; 0x4800
 8005384:	687b      	ldr	r3, [r7, #4]
 8005386:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(USARTx->CR3, (USART_CR3_SCEN | USART_CR3_IREN | USART_CR3_HDSEL));
 8005388:	687b      	ldr	r3, [r7, #4]
 800538a:	689b      	ldr	r3, [r3, #8]
 800538c:	f023 022a 	bic.w	r2, r3, #42	; 0x2a
 8005390:	687b      	ldr	r3, [r7, #4]
 8005392:	609a      	str	r2, [r3, #8]
}
 8005394:	bf00      	nop
 8005396:	370c      	adds	r7, #12
 8005398:	46bd      	mov	sp, r7
 800539a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800539e:	4770      	bx	lr

080053a0 <LL_USART_IsActiveFlag_TXE_TXFNF>:
  * @rmtoll ISR          TXE_TXFNF     LL_USART_IsActiveFlag_TXE_TXFNF
  * @param  USARTx USART Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_USART_IsActiveFlag_TXE_TXFNF(USART_TypeDef *USARTx)
{
 80053a0:	b480      	push	{r7}
 80053a2:	b083      	sub	sp, #12
 80053a4:	af00      	add	r7, sp, #0
 80053a6:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(USARTx->ISR, USART_ISR_TXE_TXFNF) == (USART_ISR_TXE_TXFNF)) ? 1UL : 0UL);
 80053a8:	687b      	ldr	r3, [r7, #4]
 80053aa:	69db      	ldr	r3, [r3, #28]
 80053ac:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80053b0:	2b80      	cmp	r3, #128	; 0x80
 80053b2:	d101      	bne.n	80053b8 <LL_USART_IsActiveFlag_TXE_TXFNF+0x18>
 80053b4:	2301      	movs	r3, #1
 80053b6:	e000      	b.n	80053ba <LL_USART_IsActiveFlag_TXE_TXFNF+0x1a>
 80053b8:	2300      	movs	r3, #0
}
 80053ba:	4618      	mov	r0, r3
 80053bc:	370c      	adds	r7, #12
 80053be:	46bd      	mov	sp, r7
 80053c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053c4:	4770      	bx	lr

080053c6 <LL_USART_IsActiveFlag_TEACK>:
  * @rmtoll ISR          TEACK         LL_USART_IsActiveFlag_TEACK
  * @param  USARTx USART Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_USART_IsActiveFlag_TEACK(USART_TypeDef *USARTx)
{
 80053c6:	b480      	push	{r7}
 80053c8:	b083      	sub	sp, #12
 80053ca:	af00      	add	r7, sp, #0
 80053cc:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(USARTx->ISR, USART_ISR_TEACK) == (USART_ISR_TEACK)) ? 1UL : 0UL);
 80053ce:	687b      	ldr	r3, [r7, #4]
 80053d0:	69db      	ldr	r3, [r3, #28]
 80053d2:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80053d6:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 80053da:	d101      	bne.n	80053e0 <LL_USART_IsActiveFlag_TEACK+0x1a>
 80053dc:	2301      	movs	r3, #1
 80053de:	e000      	b.n	80053e2 <LL_USART_IsActiveFlag_TEACK+0x1c>
 80053e0:	2300      	movs	r3, #0
}
 80053e2:	4618      	mov	r0, r3
 80053e4:	370c      	adds	r7, #12
 80053e6:	46bd      	mov	sp, r7
 80053e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053ec:	4770      	bx	lr

080053ee <LL_USART_IsActiveFlag_REACK>:
  * @rmtoll ISR          REACK         LL_USART_IsActiveFlag_REACK
  * @param  USARTx USART Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_USART_IsActiveFlag_REACK(USART_TypeDef *USARTx)
{
 80053ee:	b480      	push	{r7}
 80053f0:	b083      	sub	sp, #12
 80053f2:	af00      	add	r7, sp, #0
 80053f4:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(USARTx->ISR, USART_ISR_REACK) == (USART_ISR_REACK)) ? 1UL : 0UL);
 80053f6:	687b      	ldr	r3, [r7, #4]
 80053f8:	69db      	ldr	r3, [r3, #28]
 80053fa:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80053fe:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8005402:	d101      	bne.n	8005408 <LL_USART_IsActiveFlag_REACK+0x1a>
 8005404:	2301      	movs	r3, #1
 8005406:	e000      	b.n	800540a <LL_USART_IsActiveFlag_REACK+0x1c>
 8005408:	2300      	movs	r3, #0
}
 800540a:	4618      	mov	r0, r3
 800540c:	370c      	adds	r7, #12
 800540e:	46bd      	mov	sp, r7
 8005410:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005414:	4770      	bx	lr

08005416 <LL_USART_TransmitData8>:
  * @param  USARTx USART Instance
  * @param  Value between Min_Data=0x00 and Max_Data=0xFF
  * @retval None
  */
__STATIC_INLINE void LL_USART_TransmitData8(USART_TypeDef *USARTx, uint8_t Value)
{
 8005416:	b480      	push	{r7}
 8005418:	b083      	sub	sp, #12
 800541a:	af00      	add	r7, sp, #0
 800541c:	6078      	str	r0, [r7, #4]
 800541e:	460b      	mov	r3, r1
 8005420:	70fb      	strb	r3, [r7, #3]
  USARTx->TDR = Value;
 8005422:	78fa      	ldrb	r2, [r7, #3]
 8005424:	687b      	ldr	r3, [r7, #4]
 8005426:	629a      	str	r2, [r3, #40]	; 0x28
}
 8005428:	bf00      	nop
 800542a:	370c      	adds	r7, #12
 800542c:	46bd      	mov	sp, r7
 800542e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005432:	4770      	bx	lr

08005434 <MX_USART1_UART_Init>:
/* USER CODE END 0 */

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8005434:	b580      	push	{r7, lr}
 8005436:	b08e      	sub	sp, #56	; 0x38
 8005438:	af00      	add	r7, sp, #0
  LL_USART_InitTypeDef USART_InitStruct = {0};
 800543a:	f107 0318 	add.w	r3, r7, #24
 800543e:	2220      	movs	r2, #32
 8005440:	2100      	movs	r1, #0
 8005442:	4618      	mov	r0, r3
 8005444:	f008 fc47 	bl	800dcd6 <memset>

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005448:	463b      	mov	r3, r7
 800544a:	2200      	movs	r2, #0
 800544c:	601a      	str	r2, [r3, #0]
 800544e:	605a      	str	r2, [r3, #4]
 8005450:	609a      	str	r2, [r3, #8]
 8005452:	60da      	str	r2, [r3, #12]
 8005454:	611a      	str	r2, [r3, #16]
 8005456:	615a      	str	r2, [r3, #20]

  /* Peripheral clock enable */
  LL_APB2_GRP1_EnableClock(LL_APB2_GRP1_PERIPH_USART1);
 8005458:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 800545c:	f7ff ff2a 	bl	80052b4 <LL_APB2_GRP1_EnableClock>

  LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOA);
 8005460:	2001      	movs	r0, #1
 8005462:	f7ff ff0f 	bl	8005284 <LL_AHB2_GRP1_EnableClock>
  /**USART1 GPIO Configuration
  PA9   ------> USART1_TX
  PA10   ------> USART1_RX
  */
  GPIO_InitStruct.Pin = LL_GPIO_PIN_9;
 8005466:	f44f 7300 	mov.w	r3, #512	; 0x200
 800546a:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 800546c:	2302      	movs	r3, #2
 800546e:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8005470:	2300      	movs	r3, #0
 8005472:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8005474:	2300      	movs	r3, #0
 8005476:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8005478:	2300      	movs	r3, #0
 800547a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_7;
 800547c:	2307      	movs	r3, #7
 800547e:	617b      	str	r3, [r7, #20]
  LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8005480:	463b      	mov	r3, r7
 8005482:	4619      	mov	r1, r3
 8005484:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8005488:	f007 f9e7 	bl	800c85a <LL_GPIO_Init>

  GPIO_InitStruct.Pin = LL_GPIO_PIN_10;
 800548c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8005490:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 8005492:	2302      	movs	r3, #2
 8005494:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8005496:	2300      	movs	r3, #0
 8005498:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 800549a:	2300      	movs	r3, #0
 800549c:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 800549e:	2300      	movs	r3, #0
 80054a0:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_7;
 80054a2:	2307      	movs	r3, #7
 80054a4:	617b      	str	r3, [r7, #20]
  LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80054a6:	463b      	mov	r3, r7
 80054a8:	4619      	mov	r1, r3
 80054aa:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80054ae:	f007 f9d4 	bl	800c85a <LL_GPIO_Init>

  /* USART1 DMA Init */

  /* USART1_RX Init */
  LL_DMA_SetPeriphRequest(DMA1, LL_DMA_CHANNEL_5, LL_DMAMUX_REQ_USART1_RX);
 80054b2:	2218      	movs	r2, #24
 80054b4:	2104      	movs	r1, #4
 80054b6:	4843      	ldr	r0, [pc, #268]	; (80055c4 <MX_USART1_UART_Init+0x190>)
 80054b8:	f7ff feba 	bl	8005230 <LL_DMA_SetPeriphRequest>

  LL_DMA_SetDataTransferDirection(DMA1, LL_DMA_CHANNEL_5, LL_DMA_DIRECTION_PERIPH_TO_MEMORY);
 80054bc:	2200      	movs	r2, #0
 80054be:	2104      	movs	r1, #4
 80054c0:	4840      	ldr	r0, [pc, #256]	; (80055c4 <MX_USART1_UART_Init+0x190>)
 80054c2:	f7ff fda9 	bl	8005018 <LL_DMA_SetDataTransferDirection>

  LL_DMA_SetChannelPriorityLevel(DMA1, LL_DMA_CHANNEL_5, LL_DMA_PRIORITY_LOW);
 80054c6:	2200      	movs	r2, #0
 80054c8:	2104      	movs	r1, #4
 80054ca:	483e      	ldr	r0, [pc, #248]	; (80055c4 <MX_USART1_UART_Init+0x190>)
 80054cc:	f7ff fe8a 	bl	80051e4 <LL_DMA_SetChannelPriorityLevel>

  LL_DMA_SetMode(DMA1, LL_DMA_CHANNEL_5, LL_DMA_MODE_NORMAL);
 80054d0:	2200      	movs	r2, #0
 80054d2:	2104      	movs	r1, #4
 80054d4:	483b      	ldr	r0, [pc, #236]	; (80055c4 <MX_USART1_UART_Init+0x190>)
 80054d6:	f7ff fdc7 	bl	8005068 <LL_DMA_SetMode>

  LL_DMA_SetPeriphIncMode(DMA1, LL_DMA_CHANNEL_5, LL_DMA_PERIPH_NOINCREMENT);
 80054da:	2200      	movs	r2, #0
 80054dc:	2104      	movs	r1, #4
 80054de:	4839      	ldr	r0, [pc, #228]	; (80055c4 <MX_USART1_UART_Init+0x190>)
 80054e0:	f7ff fde8 	bl	80050b4 <LL_DMA_SetPeriphIncMode>

  LL_DMA_SetMemoryIncMode(DMA1, LL_DMA_CHANNEL_5, LL_DMA_MEMORY_INCREMENT);
 80054e4:	2280      	movs	r2, #128	; 0x80
 80054e6:	2104      	movs	r1, #4
 80054e8:	4836      	ldr	r0, [pc, #216]	; (80055c4 <MX_USART1_UART_Init+0x190>)
 80054ea:	f7ff fe09 	bl	8005100 <LL_DMA_SetMemoryIncMode>

  LL_DMA_SetPeriphSize(DMA1, LL_DMA_CHANNEL_5, LL_DMA_PDATAALIGN_BYTE);
 80054ee:	2200      	movs	r2, #0
 80054f0:	2104      	movs	r1, #4
 80054f2:	4834      	ldr	r0, [pc, #208]	; (80055c4 <MX_USART1_UART_Init+0x190>)
 80054f4:	f7ff fe2a 	bl	800514c <LL_DMA_SetPeriphSize>

  LL_DMA_SetMemorySize(DMA1, LL_DMA_CHANNEL_5, LL_DMA_MDATAALIGN_BYTE);
 80054f8:	2200      	movs	r2, #0
 80054fa:	2104      	movs	r1, #4
 80054fc:	4831      	ldr	r0, [pc, #196]	; (80055c4 <MX_USART1_UART_Init+0x190>)
 80054fe:	f7ff fe4b 	bl	8005198 <LL_DMA_SetMemorySize>

  /* USART1_TX Init */
  LL_DMA_SetPeriphRequest(DMA1, LL_DMA_CHANNEL_6, LL_DMAMUX_REQ_USART1_TX);
 8005502:	2219      	movs	r2, #25
 8005504:	2105      	movs	r1, #5
 8005506:	482f      	ldr	r0, [pc, #188]	; (80055c4 <MX_USART1_UART_Init+0x190>)
 8005508:	f7ff fe92 	bl	8005230 <LL_DMA_SetPeriphRequest>

  LL_DMA_SetDataTransferDirection(DMA1, LL_DMA_CHANNEL_6, LL_DMA_DIRECTION_MEMORY_TO_PERIPH);
 800550c:	2210      	movs	r2, #16
 800550e:	2105      	movs	r1, #5
 8005510:	482c      	ldr	r0, [pc, #176]	; (80055c4 <MX_USART1_UART_Init+0x190>)
 8005512:	f7ff fd81 	bl	8005018 <LL_DMA_SetDataTransferDirection>

  LL_DMA_SetChannelPriorityLevel(DMA1, LL_DMA_CHANNEL_6, LL_DMA_PRIORITY_LOW);
 8005516:	2200      	movs	r2, #0
 8005518:	2105      	movs	r1, #5
 800551a:	482a      	ldr	r0, [pc, #168]	; (80055c4 <MX_USART1_UART_Init+0x190>)
 800551c:	f7ff fe62 	bl	80051e4 <LL_DMA_SetChannelPriorityLevel>

  LL_DMA_SetMode(DMA1, LL_DMA_CHANNEL_6, LL_DMA_MODE_NORMAL);
 8005520:	2200      	movs	r2, #0
 8005522:	2105      	movs	r1, #5
 8005524:	4827      	ldr	r0, [pc, #156]	; (80055c4 <MX_USART1_UART_Init+0x190>)
 8005526:	f7ff fd9f 	bl	8005068 <LL_DMA_SetMode>

  LL_DMA_SetPeriphIncMode(DMA1, LL_DMA_CHANNEL_6, LL_DMA_PERIPH_NOINCREMENT);
 800552a:	2200      	movs	r2, #0
 800552c:	2105      	movs	r1, #5
 800552e:	4825      	ldr	r0, [pc, #148]	; (80055c4 <MX_USART1_UART_Init+0x190>)
 8005530:	f7ff fdc0 	bl	80050b4 <LL_DMA_SetPeriphIncMode>

  LL_DMA_SetMemoryIncMode(DMA1, LL_DMA_CHANNEL_6, LL_DMA_MEMORY_INCREMENT);
 8005534:	2280      	movs	r2, #128	; 0x80
 8005536:	2105      	movs	r1, #5
 8005538:	4822      	ldr	r0, [pc, #136]	; (80055c4 <MX_USART1_UART_Init+0x190>)
 800553a:	f7ff fde1 	bl	8005100 <LL_DMA_SetMemoryIncMode>

  LL_DMA_SetPeriphSize(DMA1, LL_DMA_CHANNEL_6, LL_DMA_PDATAALIGN_BYTE);
 800553e:	2200      	movs	r2, #0
 8005540:	2105      	movs	r1, #5
 8005542:	4820      	ldr	r0, [pc, #128]	; (80055c4 <MX_USART1_UART_Init+0x190>)
 8005544:	f7ff fe02 	bl	800514c <LL_DMA_SetPeriphSize>

  LL_DMA_SetMemorySize(DMA1, LL_DMA_CHANNEL_6, LL_DMA_MDATAALIGN_BYTE);
 8005548:	2200      	movs	r2, #0
 800554a:	2105      	movs	r1, #5
 800554c:	481d      	ldr	r0, [pc, #116]	; (80055c4 <MX_USART1_UART_Init+0x190>)
 800554e:	f7ff fe23 	bl	8005198 <LL_DMA_SetMemorySize>

  USART_InitStruct.PrescalerValue = LL_USART_PRESCALER_DIV1;
 8005552:	2300      	movs	r3, #0
 8005554:	61bb      	str	r3, [r7, #24]
  USART_InitStruct.BaudRate = 115200;
 8005556:	f44f 33e1 	mov.w	r3, #115200	; 0x1c200
 800555a:	61fb      	str	r3, [r7, #28]
  USART_InitStruct.DataWidth = LL_USART_DATAWIDTH_8B;
 800555c:	2300      	movs	r3, #0
 800555e:	623b      	str	r3, [r7, #32]
  USART_InitStruct.StopBits = LL_USART_STOPBITS_1;
 8005560:	2300      	movs	r3, #0
 8005562:	627b      	str	r3, [r7, #36]	; 0x24
  USART_InitStruct.Parity = LL_USART_PARITY_NONE;
 8005564:	2300      	movs	r3, #0
 8005566:	62bb      	str	r3, [r7, #40]	; 0x28
  USART_InitStruct.TransferDirection = LL_USART_DIRECTION_TX_RX;
 8005568:	230c      	movs	r3, #12
 800556a:	62fb      	str	r3, [r7, #44]	; 0x2c
  USART_InitStruct.HardwareFlowControl = LL_USART_HWCONTROL_NONE;
 800556c:	2300      	movs	r3, #0
 800556e:	633b      	str	r3, [r7, #48]	; 0x30
  USART_InitStruct.OverSampling = LL_USART_OVERSAMPLING_16;
 8005570:	2300      	movs	r3, #0
 8005572:	637b      	str	r3, [r7, #52]	; 0x34
  LL_USART_Init(USART1, &USART_InitStruct);
 8005574:	f107 0318 	add.w	r3, r7, #24
 8005578:	4619      	mov	r1, r3
 800557a:	4813      	ldr	r0, [pc, #76]	; (80055c8 <MX_USART1_UART_Init+0x194>)
 800557c:	f008 fa92 	bl	800daa4 <LL_USART_Init>
  LL_USART_SetTXFIFOThreshold(USART1, LL_USART_FIFOTHRESHOLD_1_8);
 8005580:	2100      	movs	r1, #0
 8005582:	4811      	ldr	r0, [pc, #68]	; (80055c8 <MX_USART1_UART_Init+0x194>)
 8005584:	f7ff fece 	bl	8005324 <LL_USART_SetTXFIFOThreshold>
  LL_USART_SetRXFIFOThreshold(USART1, LL_USART_FIFOTHRESHOLD_1_8);
 8005588:	2100      	movs	r1, #0
 800558a:	480f      	ldr	r0, [pc, #60]	; (80055c8 <MX_USART1_UART_Init+0x194>)
 800558c:	f7ff fede 	bl	800534c <LL_USART_SetRXFIFOThreshold>
  LL_USART_DisableFIFO(USART1);
 8005590:	480d      	ldr	r0, [pc, #52]	; (80055c8 <MX_USART1_UART_Init+0x194>)
 8005592:	f7ff feb7 	bl	8005304 <LL_USART_DisableFIFO>
  LL_USART_ConfigAsyncMode(USART1);
 8005596:	480c      	ldr	r0, [pc, #48]	; (80055c8 <MX_USART1_UART_Init+0x194>)
 8005598:	f7ff feec 	bl	8005374 <LL_USART_ConfigAsyncMode>

  /* USER CODE BEGIN WKUPType USART1 */

  /* USER CODE END WKUPType USART1 */

  LL_USART_Enable(USART1);
 800559c:	480a      	ldr	r0, [pc, #40]	; (80055c8 <MX_USART1_UART_Init+0x194>)
 800559e:	f7ff fea1 	bl	80052e4 <LL_USART_Enable>

  /* Polling USART1 initialisation */
  while((!(LL_USART_IsActiveFlag_TEACK(USART1))) || (!(LL_USART_IsActiveFlag_REACK(USART1))))
 80055a2:	bf00      	nop
 80055a4:	4808      	ldr	r0, [pc, #32]	; (80055c8 <MX_USART1_UART_Init+0x194>)
 80055a6:	f7ff ff0e 	bl	80053c6 <LL_USART_IsActiveFlag_TEACK>
 80055aa:	4603      	mov	r3, r0
 80055ac:	2b00      	cmp	r3, #0
 80055ae:	d0f9      	beq.n	80055a4 <MX_USART1_UART_Init+0x170>
 80055b0:	4805      	ldr	r0, [pc, #20]	; (80055c8 <MX_USART1_UART_Init+0x194>)
 80055b2:	f7ff ff1c 	bl	80053ee <LL_USART_IsActiveFlag_REACK>
 80055b6:	4603      	mov	r3, r0
 80055b8:	2b00      	cmp	r3, #0
 80055ba:	d0f3      	beq.n	80055a4 <MX_USART1_UART_Init+0x170>
  {
  }

}
 80055bc:	bf00      	nop
 80055be:	3738      	adds	r7, #56	; 0x38
 80055c0:	46bd      	mov	sp, r7
 80055c2:	bd80      	pop	{r7, pc}
 80055c4:	40020000 	.word	0x40020000
 80055c8:	40013800 	.word	0x40013800

080055cc <USART_TransmitByte>:

/* USER CODE BEGIN 1 */
void USART_TransmitByte(uint8_t ch){
 80055cc:	b580      	push	{r7, lr}
 80055ce:	b082      	sub	sp, #8
 80055d0:	af00      	add	r7, sp, #0
 80055d2:	4603      	mov	r3, r0
 80055d4:	71fb      	strb	r3, [r7, #7]
	LL_USART_TransmitData8(USART1,ch);
 80055d6:	79fb      	ldrb	r3, [r7, #7]
 80055d8:	4619      	mov	r1, r3
 80055da:	4807      	ldr	r0, [pc, #28]	; (80055f8 <USART_TransmitByte+0x2c>)
 80055dc:	f7ff ff1b 	bl	8005416 <LL_USART_TransmitData8>
	while(LL_USART_IsActiveFlag_TXE(USART1)==0);
 80055e0:	bf00      	nop
 80055e2:	4805      	ldr	r0, [pc, #20]	; (80055f8 <USART_TransmitByte+0x2c>)
 80055e4:	f7ff fedc 	bl	80053a0 <LL_USART_IsActiveFlag_TXE_TXFNF>
 80055e8:	4603      	mov	r3, r0
 80055ea:	2b00      	cmp	r3, #0
 80055ec:	d0f9      	beq.n	80055e2 <USART_TransmitByte+0x16>
}
 80055ee:	bf00      	nop
 80055f0:	3708      	adds	r7, #8
 80055f2:	46bd      	mov	sp, r7
 80055f4:	bd80      	pop	{r7, pc}
 80055f6:	bf00      	nop
 80055f8:	40013800 	.word	0x40013800

080055fc <Get_NowDist>:

float Get_NowSpeed(void){
	return f_NowSpeed;
}

float Get_NowDist(void){
 80055fc:	b480      	push	{r7}
 80055fe:	af00      	add	r7, sp, #0
	return f_NowDist;
 8005600:	4b04      	ldr	r3, [pc, #16]	; (8005614 <Get_NowDist+0x18>)
 8005602:	681b      	ldr	r3, [r3, #0]
 8005604:	ee07 3a90 	vmov	s15, r3
}
 8005608:	eeb0 0a67 	vmov.f32	s0, s15
 800560c:	46bd      	mov	sp, r7
 800560e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005612:	4770      	bx	lr
 8005614:	20000248 	.word	0x20000248

08005618 <Set_TrgtSpeed>:

float Get_TrgtSpeed(void){
	return f_TrgtSpeed;
}

void Set_TrgtSpeed(float speed){
 8005618:	b480      	push	{r7}
 800561a:	b083      	sub	sp, #12
 800561c:	af00      	add	r7, sp, #0
 800561e:	ed87 0a01 	vstr	s0, [r7, #4]
	f_TrgtSpeed = speed;
 8005622:	4a04      	ldr	r2, [pc, #16]	; (8005634 <Set_TrgtSpeed+0x1c>)
 8005624:	687b      	ldr	r3, [r7, #4]
 8005626:	6013      	str	r3, [r2, #0]
}
 8005628:	bf00      	nop
 800562a:	370c      	adds	r7, #12
 800562c:	46bd      	mov	sp, r7
 800562e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005632:	4770      	bx	lr
 8005634:	20000230 	.word	0x20000230

08005638 <Get_NowAngle>:

float Get_NowAngle(void){
 8005638:	b480      	push	{r7}
 800563a:	af00      	add	r7, sp, #0
	return f_NowAngle;
 800563c:	4b04      	ldr	r3, [pc, #16]	; (8005650 <Get_NowAngle+0x18>)
 800563e:	681b      	ldr	r3, [r3, #0]
 8005640:	ee07 3a90 	vmov	s15, r3
}
 8005644:	eeb0 0a67 	vmov.f32	s0, s15
 8005648:	46bd      	mov	sp, r7
 800564a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800564e:	4770      	bx	lr
 8005650:	20000278 	.word	0x20000278

08005654 <Get_TrgtAngle>:

float Get_TrgtAngle(void){
 8005654:	b480      	push	{r7}
 8005656:	af00      	add	r7, sp, #0
	return f_TrgtAngle;
 8005658:	4b04      	ldr	r3, [pc, #16]	; (800566c <Get_TrgtAngle+0x18>)
 800565a:	681b      	ldr	r3, [r3, #0]
 800565c:	ee07 3a90 	vmov	s15, r3
}
 8005660:	eeb0 0a67 	vmov.f32	s0, s15
 8005664:	46bd      	mov	sp, r7
 8005666:	f85d 7b04 	ldr.w	r7, [sp], #4
 800566a:	4770      	bx	lr
 800566c:	2000027c 	.word	0x2000027c

08005670 <Get_TrgtAngleS>:

float Get_TrgtAngleS(void){
 8005670:	b480      	push	{r7}
 8005672:	af00      	add	r7, sp, #0
	return f_TrgtAngleS;
 8005674:	4b04      	ldr	r3, [pc, #16]	; (8005688 <Get_TrgtAngleS+0x18>)
 8005676:	681b      	ldr	r3, [r3, #0]
 8005678:	ee07 3a90 	vmov	s15, r3
}
 800567c:	eeb0 0a67 	vmov.f32	s0, s15
 8005680:	46bd      	mov	sp, r7
 8005682:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005686:	4770      	bx	lr
 8005688:	20000264 	.word	0x20000264

0800568c <INTC_sys>:

void INTC_sys(void)
{
 800568c:	b580      	push	{r7, lr}
 800568e:	af00      	add	r7, sp, #0
	Msec_in++;					// msec
 8005690:	4b14      	ldr	r3, [pc, #80]	; (80056e4 <INTC_sys+0x58>)
 8005692:	881b      	ldrh	r3, [r3, #0]
 8005694:	b29b      	uxth	r3, r3
 8005696:	3301      	adds	r3, #1
 8005698:	b29a      	uxth	r2, r3
 800569a:	4b12      	ldr	r3, [pc, #72]	; (80056e4 <INTC_sys+0x58>)
 800569c:	801a      	strh	r2, [r3, #0]
	if( Msec_in > 999 ){		// msec  sec
 800569e:	4b11      	ldr	r3, [pc, #68]	; (80056e4 <INTC_sys+0x58>)
 80056a0:	881b      	ldrh	r3, [r3, #0]
 80056a2:	b29b      	uxth	r3, r3
 80056a4:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80056a8:	d309      	bcc.n	80056be <INTC_sys+0x32>
		Msec_in  = 0;
 80056aa:	4b0e      	ldr	r3, [pc, #56]	; (80056e4 <INTC_sys+0x58>)
 80056ac:	2200      	movs	r2, #0
 80056ae:	801a      	strh	r2, [r3, #0]
		Sec_in++;
 80056b0:	4b0d      	ldr	r3, [pc, #52]	; (80056e8 <INTC_sys+0x5c>)
 80056b2:	781b      	ldrb	r3, [r3, #0]
 80056b4:	b2db      	uxtb	r3, r3
 80056b6:	3301      	adds	r3, #1
 80056b8:	b2da      	uxtb	r2, r3
 80056ba:	4b0b      	ldr	r3, [pc, #44]	; (80056e8 <INTC_sys+0x5c>)
 80056bc:	701a      	strb	r2, [r3, #0]
	}
	if( Sec_in > 59 ){			// sec  min
 80056be:	4b0a      	ldr	r3, [pc, #40]	; (80056e8 <INTC_sys+0x5c>)
 80056c0:	781b      	ldrb	r3, [r3, #0]
 80056c2:	b2db      	uxtb	r3, r3
 80056c4:	2b3b      	cmp	r3, #59	; 0x3b
 80056c6:	d909      	bls.n	80056dc <INTC_sys+0x50>
		Sec_in = 0;
 80056c8:	4b07      	ldr	r3, [pc, #28]	; (80056e8 <INTC_sys+0x5c>)
 80056ca:	2200      	movs	r2, #0
 80056cc:	701a      	strb	r2, [r3, #0]
		Min_in++;
 80056ce:	4b07      	ldr	r3, [pc, #28]	; (80056ec <INTC_sys+0x60>)
 80056d0:	781b      	ldrb	r3, [r3, #0]
 80056d2:	b2db      	uxtb	r3, r3
 80056d4:	3301      	adds	r3, #1
 80056d6:	b2da      	uxtb	r2, r3
 80056d8:	4b04      	ldr	r3, [pc, #16]	; (80056ec <INTC_sys+0x60>)
 80056da:	701a      	strb	r2, [r3, #0]
	}

	CTRL_pol();
 80056dc:	f001 fbdc 	bl	8006e98 <CTRL_pol>
}
 80056e0:	bf00      	nop
 80056e2:	bd80      	pop	{r7, pc}
 80056e4:	200006ec 	.word	0x200006ec
 80056e8:	200002c0 	.word	0x200002c0
 80056ec:	200002b8 	.word	0x200002b8

080056f0 <CTRL_sta>:

void CTRL_sta( void )
{
 80056f0:	b480      	push	{r7}
 80056f2:	af00      	add	r7, sp, #0
	uc_CtrlFlag = TRUE;
 80056f4:	4b03      	ldr	r3, [pc, #12]	; (8005704 <CTRL_sta+0x14>)
 80056f6:	2201      	movs	r2, #1
 80056f8:	701a      	strb	r2, [r3, #0]
}
 80056fa:	bf00      	nop
 80056fc:	46bd      	mov	sp, r7
 80056fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005702:	4770      	bx	lr
 8005704:	20000218 	.word	0x20000218

08005708 <CTRL_stop>:

void CTRL_stop( void )
{
 8005708:	b580      	push	{r7, lr}
 800570a:	af00      	add	r7, sp, #0
	uc_CtrlFlag = FALSE;
 800570c:	4b05      	ldr	r3, [pc, #20]	; (8005724 <CTRL_stop+0x1c>)
 800570e:	2200      	movs	r2, #0
 8005710:	701a      	strb	r2, [r3, #0]
	DCM_brakeMot( DCM_R );		// 
 8005712:	2000      	movs	r0, #0
 8005714:	f001 fe06 	bl	8007324 <DCM_brakeMot>
	DCM_brakeMot( DCM_L );		// 
 8005718:	2001      	movs	r0, #1
 800571a:	f001 fe03 	bl	8007324 <DCM_brakeMot>
}
 800571e:	bf00      	nop
 8005720:	bd80      	pop	{r7, pc}
 8005722:	bf00      	nop
 8005724:	20000218 	.word	0x20000218

08005728 <CTRL_clrData>:

void CTRL_clrData( void )
{
 8005728:	b580      	push	{r7, lr}
 800572a:	af00      	add	r7, sp, #0
//	recv_spi_encoder();								// 
//	ENC_R_CNT_old	= ENC_R_CNT;
//	ENC_L_CNT_old	= ENC_L_CNT;
	ENC_setref();
 800572c:	f001 ff82 	bl	8007634 <ENC_setref>
	l_CntR			= 0;						// 
 8005730:	4b27      	ldr	r3, [pc, #156]	; (80057d0 <CTRL_clrData+0xa8>)
 8005732:	2200      	movs	r2, #0
 8005734:	601a      	str	r2, [r3, #0]
	l_CntL			= 0;						// 
 8005736:	4b27      	ldr	r3, [pc, #156]	; (80057d4 <CTRL_clrData+0xac>)
 8005738:	2200      	movs	r2, #0
 800573a:	601a      	str	r2, [r3, #0]

	/*  */
	f_NowDist 		= 0;						// 
 800573c:	4b26      	ldr	r3, [pc, #152]	; (80057d8 <CTRL_clrData+0xb0>)
 800573e:	f04f 0200 	mov.w	r2, #0
 8005742:	601a      	str	r2, [r3, #0]
	f_NowDistR 		= 0;
 8005744:	4b25      	ldr	r3, [pc, #148]	; (80057dc <CTRL_clrData+0xb4>)
 8005746:	f04f 0200 	mov.w	r2, #0
 800574a:	601a      	str	r2, [r3, #0]
	f_NowDistL 		= 0;
 800574c:	4b24      	ldr	r3, [pc, #144]	; (80057e0 <CTRL_clrData+0xb8>)
 800574e:	f04f 0200 	mov.w	r2, #0
 8005752:	601a      	str	r2, [r3, #0]
	f_NowSpeed		= 0;						// []    [mm/s]			1[msec]
 8005754:	4b23      	ldr	r3, [pc, #140]	; (80057e4 <CTRL_clrData+0xbc>)
 8005756:	f04f 0200 	mov.w	r2, #0
 800575a:	601a      	str	r2, [r3, #0]
	f_NowAngle		= 0;						// []   					1[msec]
 800575c:	4b22      	ldr	r3, [pc, #136]	; (80057e8 <CTRL_clrData+0xc0>)
 800575e:	f04f 0200 	mov.w	r2, #0
 8005762:	601a      	str	r2, [r3, #0]
	s_GyroVal		= 0;						// 
 8005764:	4b21      	ldr	r3, [pc, #132]	; (80057ec <CTRL_clrData+0xc4>)
 8005766:	2200      	movs	r2, #0
 8005768:	801a      	strh	r2, [r3, #0]
	f_GyroNowAngle	= 0;							// 
 800576a:	4b21      	ldr	r3, [pc, #132]	; (80057f0 <CTRL_clrData+0xc8>)
 800576c:	f04f 0200 	mov.w	r2, #0
 8005770:	601a      	str	r2, [r3, #0]

	/*  */
	f_TrgtSpeed		= 0;						// []    [mm/s]			1[msec]
 8005772:	4b20      	ldr	r3, [pc, #128]	; (80057f4 <CTRL_clrData+0xcc>)
 8005774:	f04f 0200 	mov.w	r2, #0
 8005778:	601a      	str	r2, [r3, #0]
	f_TrgtDist 		= 0;						// []   				1[msec]
 800577a:	4b1f      	ldr	r3, [pc, #124]	; (80057f8 <CTRL_clrData+0xd0>)
 800577c:	f04f 0200 	mov.w	r2, #0
 8005780:	601a      	str	r2, [r3, #0]
	f_TrgtAngleS	= 0;							// []  [rad/s]			1[msec]
 8005782:	4b1e      	ldr	r3, [pc, #120]	; (80057fc <CTRL_clrData+0xd4>)
 8005784:	f04f 0200 	mov.w	r2, #0
 8005788:	601a      	str	r2, [r3, #0]
	f_TrgtAngle		= 0;						// []   					1[msec]
 800578a:	4b1d      	ldr	r3, [pc, #116]	; (8005800 <CTRL_clrData+0xd8>)
 800578c:	f04f 0200 	mov.w	r2, #0
 8005790:	601a      	str	r2, [r3, #0]

	/*  */
	f_SpeedErrSum	= 0;
 8005792:	4b1c      	ldr	r3, [pc, #112]	; (8005804 <CTRL_clrData+0xdc>)
 8005794:	f04f 0200 	mov.w	r2, #0
 8005798:	601a      	str	r2, [r3, #0]
	f_DistErrSum 	= 0;						// []   			1[msec]
 800579a:	4b1b      	ldr	r3, [pc, #108]	; (8005808 <CTRL_clrData+0xe0>)
 800579c:	f04f 0200 	mov.w	r2, #0
 80057a0:	601a      	str	r2, [r3, #0]
	f_AngleSErrSum	= 0;
 80057a2:	4b1a      	ldr	r3, [pc, #104]	; (800580c <CTRL_clrData+0xe4>)
 80057a4:	f04f 0200 	mov.w	r2, #0
 80057a8:	601a      	str	r2, [r3, #0]
	f_AngleErrSum 	= 0;						// []   			1[msec]
 80057aa:	4b19      	ldr	r3, [pc, #100]	; (8005810 <CTRL_clrData+0xe8>)
 80057ac:	f04f 0200 	mov.w	r2, #0
 80057b0:	601a      	str	r2, [r3, #0]
	f_ErrSpeedBuf	= 0;
 80057b2:	4b18      	ldr	r3, [pc, #96]	; (8005814 <CTRL_clrData+0xec>)
 80057b4:	f04f 0200 	mov.w	r2, #0
 80057b8:	601a      	str	r2, [r3, #0]
	f_ErrDistBuf	= 0;						// []     		1[msec]
 80057ba:	4b17      	ldr	r3, [pc, #92]	; (8005818 <CTRL_clrData+0xf0>)
 80057bc:	f04f 0200 	mov.w	r2, #0
 80057c0:	601a      	str	r2, [r3, #0]
	f_ErrAngleSBuf  = 0;
 80057c2:	4b16      	ldr	r3, [pc, #88]	; (800581c <CTRL_clrData+0xf4>)
 80057c4:	f04f 0200 	mov.w	r2, #0
 80057c8:	601a      	str	r2, [r3, #0]
}
 80057ca:	bf00      	nop
 80057cc:	bd80      	pop	{r7, pc}
 80057ce:	bf00      	nop
 80057d0:	20000fa8 	.word	0x20000fa8
 80057d4:	20000fa4 	.word	0x20000fa4
 80057d8:	20000248 	.word	0x20000248
 80057dc:	2000024c 	.word	0x2000024c
 80057e0:	20000250 	.word	0x20000250
 80057e4:	2000022c 	.word	0x2000022c
 80057e8:	20000278 	.word	0x20000278
 80057ec:	200002d6 	.word	0x200002d6
 80057f0:	200002b4 	.word	0x200002b4
 80057f4:	20000230 	.word	0x20000230
 80057f8:	20000244 	.word	0x20000244
 80057fc:	20000264 	.word	0x20000264
 8005800:	2000027c 	.word	0x2000027c
 8005804:	20000238 	.word	0x20000238
 8005808:	20000254 	.word	0x20000254
 800580c:	2000026c 	.word	0x2000026c
 8005810:	20000280 	.word	0x20000280
 8005814:	20000234 	.word	0x20000234
 8005818:	20000288 	.word	0x20000288
 800581c:	20000268 	.word	0x20000268

08005820 <CTRL_setData>:

void CTRL_setData( stCTRL_DATA* p_data )
{
 8005820:	b580      	push	{r7, lr}
 8005822:	b082      	sub	sp, #8
 8005824:	af00      	add	r7, sp, #0
 8005826:	6078      	str	r0, [r7, #4]
	/*  */
	en_Type					= p_data->en_type;
 8005828:	687b      	ldr	r3, [r7, #4]
 800582a:	781a      	ldrb	r2, [r3, #0]
 800582c:	4b1d      	ldr	r3, [pc, #116]	; (80058a4 <CTRL_setData+0x84>)
 800582e:	701a      	strb	r2, [r3, #0]

	/*  */
	f_Acc 					= p_data->f_acc;
 8005830:	687b      	ldr	r3, [r7, #4]
 8005832:	689b      	ldr	r3, [r3, #8]
 8005834:	4a1c      	ldr	r2, [pc, #112]	; (80058a8 <CTRL_setData+0x88>)
 8005836:	6013      	str	r3, [r2, #0]
	f_BaseSpeed				= p_data->f_now;
 8005838:	687b      	ldr	r3, [r7, #4]
 800583a:	68db      	ldr	r3, [r3, #12]
 800583c:	4a1b      	ldr	r2, [pc, #108]	; (80058ac <CTRL_setData+0x8c>)
 800583e:	6013      	str	r3, [r2, #0]
	f_LastSpeed				= p_data->f_trgt;
 8005840:	687b      	ldr	r3, [r7, #4]
 8005842:	691b      	ldr	r3, [r3, #16]
 8005844:	4a1a      	ldr	r2, [pc, #104]	; (80058b0 <CTRL_setData+0x90>)
 8005846:	6013      	str	r3, [r2, #0]

	/*  */
	f_BaseDist 				= p_data->f_nowDist;
 8005848:	687b      	ldr	r3, [r7, #4]
 800584a:	695b      	ldr	r3, [r3, #20]
 800584c:	4a19      	ldr	r2, [pc, #100]	; (80058b4 <CTRL_setData+0x94>)
 800584e:	6013      	str	r3, [r2, #0]
	f_LastDist 				= p_data->f_dist;
 8005850:	687b      	ldr	r3, [r7, #4]
 8005852:	699b      	ldr	r3, [r3, #24]
 8005854:	4a18      	ldr	r2, [pc, #96]	; (80058b8 <CTRL_setData+0x98>)
 8005856:	6013      	str	r3, [r2, #0]

	/*  */
	f_AccAngleS 			= p_data->f_accAngleS;
 8005858:	687b      	ldr	r3, [r7, #4]
 800585a:	69db      	ldr	r3, [r3, #28]
 800585c:	4a17      	ldr	r2, [pc, #92]	; (80058bc <CTRL_setData+0x9c>)
 800585e:	6013      	str	r3, [r2, #0]
	f_BaseAngleS			= p_data->f_nowAngleS;
 8005860:	687b      	ldr	r3, [r7, #4]
 8005862:	6a1b      	ldr	r3, [r3, #32]
 8005864:	4a16      	ldr	r2, [pc, #88]	; (80058c0 <CTRL_setData+0xa0>)
 8005866:	6013      	str	r3, [r2, #0]
	f_LastAngleS			= p_data->f_trgtAngleS;
 8005868:	687b      	ldr	r3, [r7, #4]
 800586a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800586c:	4a15      	ldr	r2, [pc, #84]	; (80058c4 <CTRL_setData+0xa4>)
 800586e:	6013      	str	r3, [r2, #0]

	/*  */
	f_BaseAngle 			= p_data->f_nowAngle;
 8005870:	687b      	ldr	r3, [r7, #4]
 8005872:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005874:	4a14      	ldr	r2, [pc, #80]	; (80058c8 <CTRL_setData+0xa8>)
 8005876:	6013      	str	r3, [r2, #0]
	f_LastAngle 			= p_data->f_angle;
 8005878:	687b      	ldr	r3, [r7, #4]
 800587a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800587c:	4a13      	ldr	r2, [pc, #76]	; (80058cc <CTRL_setData+0xac>)
 800587e:	6013      	str	r3, [r2, #0]

	f_Time 					= 0;
 8005880:	4b13      	ldr	r3, [pc, #76]	; (80058d0 <CTRL_setData+0xb0>)
 8005882:	f04f 0200 	mov.w	r2, #0
 8005886:	601a      	str	r2, [r3, #0]
	f_TrgtTime				= p_data->f_time;
 8005888:	687b      	ldr	r3, [r7, #4]
 800588a:	685b      	ldr	r3, [r3, #4]
 800588c:	4a11      	ldr	r2, [pc, #68]	; (80058d4 <CTRL_setData+0xb4>)
 800588e:	6013      	str	r3, [r2, #0]

	escape_wait			= 0;
 8005890:	4b11      	ldr	r3, [pc, #68]	; (80058d8 <CTRL_setData+0xb8>)
 8005892:	f04f 0200 	mov.w	r2, #0
 8005896:	601a      	str	r2, [r3, #0]

	CTRL_sta();				// 
 8005898:	f7ff ff2a 	bl	80056f0 <CTRL_sta>

}
 800589c:	bf00      	nop
 800589e:	3708      	adds	r7, #8
 80058a0:	46bd      	mov	sp, r7
 80058a2:	bd80      	pop	{r7, pc}
 80058a4:	200002c2 	.word	0x200002c2
 80058a8:	20000220 	.word	0x20000220
 80058ac:	20000224 	.word	0x20000224
 80058b0:	20000228 	.word	0x20000228
 80058b4:	2000023c 	.word	0x2000023c
 80058b8:	20000240 	.word	0x20000240
 80058bc:	20000258 	.word	0x20000258
 80058c0:	2000025c 	.word	0x2000025c
 80058c4:	20000260 	.word	0x20000260
 80058c8:	20000270 	.word	0x20000270
 80058cc:	20000274 	.word	0x20000274
 80058d0:	2000021c 	.word	0x2000021c
 80058d4:	20000008 	.word	0x20000008
 80058d8:	200006dc 	.word	0x200006dc

080058dc <CTRL_refNow>:

void CTRL_refNow( void )
{
 80058dc:	b480      	push	{r7}
 80058de:	b085      	sub	sp, #20
 80058e0:	af00      	add	r7, sp, #0
	float f_speedR		= 0;							//  [mm/s]
 80058e2:	f04f 0300 	mov.w	r3, #0
 80058e6:	60fb      	str	r3, [r7, #12]
	float f_speedL		= 0;							//  [mm/s]
 80058e8:	f04f 0300 	mov.w	r3, #0
 80058ec:	60bb      	str	r3, [r7, #8]
	float f_r 			= F_CNT2MM(l_CntR);				//  [mm]
 80058ee:	4b2f      	ldr	r3, [pc, #188]	; (80059ac <CTRL_refNow+0xd0>)
 80058f0:	681b      	ldr	r3, [r3, #0]
 80058f2:	ee07 3a90 	vmov	s15, r3
 80058f6:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80058fa:	ed9f 7a2d 	vldr	s14, [pc, #180]	; 80059b0 <CTRL_refNow+0xd4>
 80058fe:	ee67 7a87 	vmul.f32	s15, s15, s14
 8005902:	edc7 7a01 	vstr	s15, [r7, #4]
	float f_l 			= F_CNT2MM(l_CntL);				//  [mm]
 8005906:	4b2b      	ldr	r3, [pc, #172]	; (80059b4 <CTRL_refNow+0xd8>)
 8005908:	681b      	ldr	r3, [r3, #0]
 800590a:	ee07 3a90 	vmov	s15, r3
 800590e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8005912:	ed9f 7a27 	vldr	s14, [pc, #156]	; 80059b0 <CTRL_refNow+0xd4>
 8005916:	ee67 7a87 	vmul.f32	s15, s15, s14
 800591a:	edc7 7a00 	vstr	s15, [r7]

	/*  */
	f_speedR = f_r * 1000;								//  [mm/s] ( [] * 1(0.0509[mm]) * 1000(msecsec)
 800591e:	edd7 7a01 	vldr	s15, [r7, #4]
 8005922:	ed9f 7a25 	vldr	s14, [pc, #148]	; 80059b8 <CTRL_refNow+0xdc>
 8005926:	ee67 7a87 	vmul.f32	s15, s15, s14
 800592a:	edc7 7a03 	vstr	s15, [r7, #12]
	f_speedL = f_l * 1000;								//  [mm/s] ( [] * 1(0.0509[mm]) * 1000(msecsec)
 800592e:	edd7 7a00 	vldr	s15, [r7]
 8005932:	ed9f 7a21 	vldr	s14, [pc, #132]	; 80059b8 <CTRL_refNow+0xdc>
 8005936:	ee67 7a87 	vmul.f32	s15, s15, s14
 800593a:	edc7 7a02 	vstr	s15, [r7, #8]
	f_NowSpeed  = ( f_speedR + f_speedL ) / 2;			//  [1mm/s]
 800593e:	ed97 7a03 	vldr	s14, [r7, #12]
 8005942:	edd7 7a02 	vldr	s15, [r7, #8]
 8005946:	ee37 7a27 	vadd.f32	s14, s14, s15
 800594a:	eef0 6a00 	vmov.f32	s13, #0	; 0x40000000  2.0
 800594e:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8005952:	4b1a      	ldr	r3, [pc, #104]	; (80059bc <CTRL_refNow+0xe0>)
 8005954:	edc3 7a00 	vstr	s15, [r3]

	/*  */
	f_NowDistR += f_r;									// 
 8005958:	4b19      	ldr	r3, [pc, #100]	; (80059c0 <CTRL_refNow+0xe4>)
 800595a:	ed93 7a00 	vldr	s14, [r3]
 800595e:	edd7 7a01 	vldr	s15, [r7, #4]
 8005962:	ee77 7a27 	vadd.f32	s15, s14, s15
 8005966:	4b16      	ldr	r3, [pc, #88]	; (80059c0 <CTRL_refNow+0xe4>)
 8005968:	edc3 7a00 	vstr	s15, [r3]
	f_NowDistL += f_l;									// 
 800596c:	4b15      	ldr	r3, [pc, #84]	; (80059c4 <CTRL_refNow+0xe8>)
 800596e:	ed93 7a00 	vldr	s14, [r3]
 8005972:	edd7 7a00 	vldr	s15, [r7]
 8005976:	ee77 7a27 	vadd.f32	s15, s14, s15
 800597a:	4b12      	ldr	r3, [pc, #72]	; (80059c4 <CTRL_refNow+0xe8>)
 800597c:	edc3 7a00 	vstr	s15, [r3]
	f_NowDist  = ( f_NowDistR + f_NowDistL ) / 2;		// 
 8005980:	4b0f      	ldr	r3, [pc, #60]	; (80059c0 <CTRL_refNow+0xe4>)
 8005982:	ed93 7a00 	vldr	s14, [r3]
 8005986:	4b0f      	ldr	r3, [pc, #60]	; (80059c4 <CTRL_refNow+0xe8>)
 8005988:	edd3 7a00 	vldr	s15, [r3]
 800598c:	ee37 7a27 	vadd.f32	s14, s14, s15
 8005990:	eef0 6a00 	vmov.f32	s13, #0	; 0x40000000  2.0
 8005994:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8005998:	4b0b      	ldr	r3, [pc, #44]	; (80059c8 <CTRL_refNow+0xec>)
 800599a:	edc3 7a00 	vstr	s15, [r3]
}
 800599e:	bf00      	nop
 80059a0:	3714      	adds	r7, #20
 80059a2:	46bd      	mov	sp, r7
 80059a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059a8:	4770      	bx	lr
 80059aa:	bf00      	nop
 80059ac:	20000fa8 	.word	0x20000fa8
 80059b0:	3a20d973 	.word	0x3a20d973
 80059b4:	20000fa4 	.word	0x20000fa4
 80059b8:	447a0000 	.word	0x447a0000
 80059bc:	2000022c 	.word	0x2000022c
 80059c0:	2000024c 	.word	0x2000024c
 80059c4:	20000250 	.word	0x20000250
 80059c8:	20000248 	.word	0x20000248
 80059cc:	00000000 	.word	0x00000000

080059d0 <CTRL_refTarget>:

void CTRL_refTarget( void )
{
 80059d0:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 80059d4:	af00      	add	r7, sp, #0
	/* mode */
	switch( en_Type ){
 80059d6:	4ba8      	ldr	r3, [pc, #672]	; (8005c78 <CTRL_refTarget+0x2a8>)
 80059d8:	781b      	ldrb	r3, [r3, #0]
 80059da:	2b0e      	cmp	r3, #14
 80059dc:	f200 859b 	bhi.w	8006516 <CTRL_refTarget+0xb46>
 80059e0:	a201      	add	r2, pc, #4	; (adr r2, 80059e8 <CTRL_refTarget+0x18>)
 80059e2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80059e6:	bf00      	nop
 80059e8:	08005a25 	.word	0x08005a25
 80059ec:	08005aa3 	.word	0x08005aa3
 80059f0:	08005aaf 	.word	0x08005aaf
 80059f4:	08005a25 	.word	0x08005a25
 80059f8:	08005aa3 	.word	0x08005aa3
 80059fc:	08005aaf 	.word	0x08005aaf
 8005a00:	08006517 	.word	0x08006517
 8005a04:	08005b67 	.word	0x08005b67
 8005a08:	08006517 	.word	0x08006517
 8005a0c:	08005cb1 	.word	0x08005cb1
 8005a10:	08005e29 	.word	0x08005e29
 8005a14:	08005ea3 	.word	0x08005ea3
 8005a18:	080060c9 	.word	0x080060c9
 8005a1c:	08006295 	.word	0x08006295
 8005a20:	0800648d 	.word	0x0800648d

		/* acc(straight) */
		case CTRL_ACC:
		case CTRL_SKEW_ACC:
			if( f_TrgtSpeed < (f_LastSpeed -(f_Acc * 0.001)) ){												// 
 8005a24:	4b95      	ldr	r3, [pc, #596]	; (8005c7c <CTRL_refTarget+0x2ac>)
 8005a26:	681b      	ldr	r3, [r3, #0]
 8005a28:	4618      	mov	r0, r3
 8005a2a:	f7fa fdb5 	bl	8000598 <__aeabi_f2d>
 8005a2e:	4604      	mov	r4, r0
 8005a30:	460d      	mov	r5, r1
 8005a32:	4b93      	ldr	r3, [pc, #588]	; (8005c80 <CTRL_refTarget+0x2b0>)
 8005a34:	681b      	ldr	r3, [r3, #0]
 8005a36:	4618      	mov	r0, r3
 8005a38:	f7fa fdae 	bl	8000598 <__aeabi_f2d>
 8005a3c:	4680      	mov	r8, r0
 8005a3e:	4689      	mov	r9, r1
 8005a40:	4b90      	ldr	r3, [pc, #576]	; (8005c84 <CTRL_refTarget+0x2b4>)
 8005a42:	681b      	ldr	r3, [r3, #0]
 8005a44:	4618      	mov	r0, r3
 8005a46:	f7fa fda7 	bl	8000598 <__aeabi_f2d>
 8005a4a:	a389      	add	r3, pc, #548	; (adr r3, 8005c70 <CTRL_refTarget+0x2a0>)
 8005a4c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005a50:	f7fa fdfa 	bl	8000648 <__aeabi_dmul>
 8005a54:	4602      	mov	r2, r0
 8005a56:	460b      	mov	r3, r1
 8005a58:	4640      	mov	r0, r8
 8005a5a:	4649      	mov	r1, r9
 8005a5c:	f7fa fc3c 	bl	80002d8 <__aeabi_dsub>
 8005a60:	4602      	mov	r2, r0
 8005a62:	460b      	mov	r3, r1
 8005a64:	4620      	mov	r0, r4
 8005a66:	4629      	mov	r1, r5
 8005a68:	f7fb f860 	bl	8000b2c <__aeabi_dcmplt>
 8005a6c:	4603      	mov	r3, r0
 8005a6e:	2b00      	cmp	r3, #0
 8005a70:	d011      	beq.n	8005a96 <CTRL_refTarget+0xc6>
				f_TrgtSpeed = f_BaseSpeed + f_Acc * f_Time;									// 
 8005a72:	4b84      	ldr	r3, [pc, #528]	; (8005c84 <CTRL_refTarget+0x2b4>)
 8005a74:	ed93 7a00 	vldr	s14, [r3]
 8005a78:	4b83      	ldr	r3, [pc, #524]	; (8005c88 <CTRL_refTarget+0x2b8>)
 8005a7a:	edd3 7a00 	vldr	s15, [r3]
 8005a7e:	ee27 7a27 	vmul.f32	s14, s14, s15
 8005a82:	4b82      	ldr	r3, [pc, #520]	; (8005c8c <CTRL_refTarget+0x2bc>)
 8005a84:	edd3 7a00 	vldr	s15, [r3]
 8005a88:	ee77 7a27 	vadd.f32	s15, s14, s15
 8005a8c:	4b7b      	ldr	r3, [pc, #492]	; (8005c7c <CTRL_refTarget+0x2ac>)
 8005a8e:	edc3 7a00 	vstr	s15, [r3]
			}
			else{
				f_TrgtSpeed = f_LastSpeed;
			}
			break;
 8005a92:	f000 bd41 	b.w	8006518 <CTRL_refTarget+0xb48>
				f_TrgtSpeed = f_LastSpeed;
 8005a96:	4b7a      	ldr	r3, [pc, #488]	; (8005c80 <CTRL_refTarget+0x2b0>)
 8005a98:	681b      	ldr	r3, [r3, #0]
 8005a9a:	4a78      	ldr	r2, [pc, #480]	; (8005c7c <CTRL_refTarget+0x2ac>)
 8005a9c:	6013      	str	r3, [r2, #0]
			break;
 8005a9e:	f000 bd3b 	b.w	8006518 <CTRL_refTarget+0xb48>

		/* const(straight) */
		case CTRL_CONST:
		case CTRL_SKEW_CONST:
			f_TrgtSpeed = f_BaseSpeed;														// 
 8005aa2:	4b7a      	ldr	r3, [pc, #488]	; (8005c8c <CTRL_refTarget+0x2bc>)
 8005aa4:	681b      	ldr	r3, [r3, #0]
 8005aa6:	4a75      	ldr	r2, [pc, #468]	; (8005c7c <CTRL_refTarget+0x2ac>)
 8005aa8:	6013      	str	r3, [r2, #0]
			break;
 8005aaa:	f000 bd35 	b.w	8006518 <CTRL_refTarget+0xb48>

		/* dec(straight) */
		case CTRL_DEC:
		case CTRL_SKEW_DEC:
			/* speed CTRL + position CTRL */
			if( f_TrgtSpeed > (f_LastSpeed +(f_Acc * 0.001))){												// 
 8005aae:	4b73      	ldr	r3, [pc, #460]	; (8005c7c <CTRL_refTarget+0x2ac>)
 8005ab0:	681b      	ldr	r3, [r3, #0]
 8005ab2:	4618      	mov	r0, r3
 8005ab4:	f7fa fd70 	bl	8000598 <__aeabi_f2d>
 8005ab8:	4604      	mov	r4, r0
 8005aba:	460d      	mov	r5, r1
 8005abc:	4b70      	ldr	r3, [pc, #448]	; (8005c80 <CTRL_refTarget+0x2b0>)
 8005abe:	681b      	ldr	r3, [r3, #0]
 8005ac0:	4618      	mov	r0, r3
 8005ac2:	f7fa fd69 	bl	8000598 <__aeabi_f2d>
 8005ac6:	4680      	mov	r8, r0
 8005ac8:	4689      	mov	r9, r1
 8005aca:	4b6e      	ldr	r3, [pc, #440]	; (8005c84 <CTRL_refTarget+0x2b4>)
 8005acc:	681b      	ldr	r3, [r3, #0]
 8005ace:	4618      	mov	r0, r3
 8005ad0:	f7fa fd62 	bl	8000598 <__aeabi_f2d>
 8005ad4:	a366      	add	r3, pc, #408	; (adr r3, 8005c70 <CTRL_refTarget+0x2a0>)
 8005ad6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005ada:	f7fa fdb5 	bl	8000648 <__aeabi_dmul>
 8005ade:	4602      	mov	r2, r0
 8005ae0:	460b      	mov	r3, r1
 8005ae2:	4640      	mov	r0, r8
 8005ae4:	4649      	mov	r1, r9
 8005ae6:	f7fa fbf9 	bl	80002dc <__adddf3>
 8005aea:	4602      	mov	r2, r0
 8005aec:	460b      	mov	r3, r1
 8005aee:	4620      	mov	r0, r4
 8005af0:	4629      	mov	r1, r5
 8005af2:	f7fb f839 	bl	8000b68 <__aeabi_dcmpgt>
 8005af6:	4603      	mov	r3, r0
 8005af8:	2b00      	cmp	r3, #0
 8005afa:	d02a      	beq.n	8005b52 <CTRL_refTarget+0x182>
				f_TrgtSpeed = f_BaseSpeed - f_Acc * f_Time;									// 
 8005afc:	4b63      	ldr	r3, [pc, #396]	; (8005c8c <CTRL_refTarget+0x2bc>)
 8005afe:	ed93 7a00 	vldr	s14, [r3]
 8005b02:	4b60      	ldr	r3, [pc, #384]	; (8005c84 <CTRL_refTarget+0x2b4>)
 8005b04:	edd3 6a00 	vldr	s13, [r3]
 8005b08:	4b5f      	ldr	r3, [pc, #380]	; (8005c88 <CTRL_refTarget+0x2b8>)
 8005b0a:	edd3 7a00 	vldr	s15, [r3]
 8005b0e:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8005b12:	ee77 7a67 	vsub.f32	s15, s14, s15
 8005b16:	4b59      	ldr	r3, [pc, #356]	; (8005c7c <CTRL_refTarget+0x2ac>)
 8005b18:	edc3 7a00 	vstr	s15, [r3]
				f_TrgtDist  = f_BaseDist + ( f_BaseSpeed + f_TrgtSpeed ) * f_Time / 2;		// 
 8005b1c:	4b5b      	ldr	r3, [pc, #364]	; (8005c8c <CTRL_refTarget+0x2bc>)
 8005b1e:	ed93 7a00 	vldr	s14, [r3]
 8005b22:	4b56      	ldr	r3, [pc, #344]	; (8005c7c <CTRL_refTarget+0x2ac>)
 8005b24:	edd3 7a00 	vldr	s15, [r3]
 8005b28:	ee37 7a27 	vadd.f32	s14, s14, s15
 8005b2c:	4b56      	ldr	r3, [pc, #344]	; (8005c88 <CTRL_refTarget+0x2b8>)
 8005b2e:	edd3 7a00 	vldr	s15, [r3]
 8005b32:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005b36:	eef0 6a00 	vmov.f32	s13, #0	; 0x40000000  2.0
 8005b3a:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8005b3e:	4b54      	ldr	r3, [pc, #336]	; (8005c90 <CTRL_refTarget+0x2c0>)
 8005b40:	edd3 7a00 	vldr	s15, [r3]
 8005b44:	ee77 7a27 	vadd.f32	s15, s14, s15
 8005b48:	4b52      	ldr	r3, [pc, #328]	; (8005c94 <CTRL_refTarget+0x2c4>)
 8005b4a:	edc3 7a00 	vstr	s15, [r3]
			/* position CTRL */
			else{
				f_TrgtSpeed = f_LastSpeed;
				f_TrgtDist  = f_LastDist;													// 
			}
			break;
 8005b4e:	f000 bce3 	b.w	8006518 <CTRL_refTarget+0xb48>
				f_TrgtSpeed = f_LastSpeed;
 8005b52:	4b4b      	ldr	r3, [pc, #300]	; (8005c80 <CTRL_refTarget+0x2b0>)
 8005b54:	681b      	ldr	r3, [r3, #0]
 8005b56:	4a49      	ldr	r2, [pc, #292]	; (8005c7c <CTRL_refTarget+0x2ac>)
 8005b58:	6013      	str	r3, [r2, #0]
				f_TrgtDist  = f_LastDist;													// 
 8005b5a:	4b4f      	ldr	r3, [pc, #316]	; (8005c98 <CTRL_refTarget+0x2c8>)
 8005b5c:	681b      	ldr	r3, [r3, #0]
 8005b5e:	4a4d      	ldr	r2, [pc, #308]	; (8005c94 <CTRL_refTarget+0x2c4>)
 8005b60:	6013      	str	r3, [r2, #0]
			break;
 8005b62:	f000 bcd9 	b.w	8006518 <CTRL_refTarget+0xb48>

		/* acc(Turn) */
		case CTRL_ACC_TRUN:

			/* CCW  hidari*/
			if( f_LastAngle > 0 ){
 8005b66:	4b4d      	ldr	r3, [pc, #308]	; (8005c9c <CTRL_refTarget+0x2cc>)
 8005b68:	edd3 7a00 	vldr	s15, [r3]
 8005b6c:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8005b70:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005b74:	dd3d      	ble.n	8005bf2 <CTRL_refTarget+0x222>
				if ( f_TrgtAngleS < (f_LastAngleS -(f_AccAngleS * 0.001)) ){
 8005b76:	4b4a      	ldr	r3, [pc, #296]	; (8005ca0 <CTRL_refTarget+0x2d0>)
 8005b78:	681b      	ldr	r3, [r3, #0]
 8005b7a:	4618      	mov	r0, r3
 8005b7c:	f7fa fd0c 	bl	8000598 <__aeabi_f2d>
 8005b80:	4604      	mov	r4, r0
 8005b82:	460d      	mov	r5, r1
 8005b84:	4b47      	ldr	r3, [pc, #284]	; (8005ca4 <CTRL_refTarget+0x2d4>)
 8005b86:	681b      	ldr	r3, [r3, #0]
 8005b88:	4618      	mov	r0, r3
 8005b8a:	f7fa fd05 	bl	8000598 <__aeabi_f2d>
 8005b8e:	4680      	mov	r8, r0
 8005b90:	4689      	mov	r9, r1
 8005b92:	4b45      	ldr	r3, [pc, #276]	; (8005ca8 <CTRL_refTarget+0x2d8>)
 8005b94:	681b      	ldr	r3, [r3, #0]
 8005b96:	4618      	mov	r0, r3
 8005b98:	f7fa fcfe 	bl	8000598 <__aeabi_f2d>
 8005b9c:	a334      	add	r3, pc, #208	; (adr r3, 8005c70 <CTRL_refTarget+0x2a0>)
 8005b9e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005ba2:	f7fa fd51 	bl	8000648 <__aeabi_dmul>
 8005ba6:	4602      	mov	r2, r0
 8005ba8:	460b      	mov	r3, r1
 8005baa:	4640      	mov	r0, r8
 8005bac:	4649      	mov	r1, r9
 8005bae:	f7fa fb93 	bl	80002d8 <__aeabi_dsub>
 8005bb2:	4602      	mov	r2, r0
 8005bb4:	460b      	mov	r3, r1
 8005bb6:	4620      	mov	r0, r4
 8005bb8:	4629      	mov	r1, r5
 8005bba:	f7fa ffb7 	bl	8000b2c <__aeabi_dcmplt>
 8005bbe:	4603      	mov	r3, r0
 8005bc0:	2b00      	cmp	r3, #0
 8005bc2:	d010      	beq.n	8005be6 <CTRL_refTarget+0x216>
					f_TrgtAngleS = 0.0 + f_AccAngleS * f_Time;									// 
 8005bc4:	4b38      	ldr	r3, [pc, #224]	; (8005ca8 <CTRL_refTarget+0x2d8>)
 8005bc6:	ed93 7a00 	vldr	s14, [r3]
 8005bca:	4b2f      	ldr	r3, [pc, #188]	; (8005c88 <CTRL_refTarget+0x2b8>)
 8005bcc:	edd3 7a00 	vldr	s15, [r3]
 8005bd0:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005bd4:	ed9f 7a35 	vldr	s14, [pc, #212]	; 8005cac <CTRL_refTarget+0x2dc>
 8005bd8:	ee77 7a87 	vadd.f32	s15, s15, s14
 8005bdc:	4b30      	ldr	r3, [pc, #192]	; (8005ca0 <CTRL_refTarget+0x2d0>)
 8005bde:	edc3 7a00 	vstr	s15, [r3]
				}
				else{
					f_TrgtAngleS = f_LastAngleS;
				}
			}
			break;
 8005be2:	f000 bc99 	b.w	8006518 <CTRL_refTarget+0xb48>
					f_TrgtAngleS = f_LastAngleS;
 8005be6:	4b2f      	ldr	r3, [pc, #188]	; (8005ca4 <CTRL_refTarget+0x2d4>)
 8005be8:	681b      	ldr	r3, [r3, #0]
 8005bea:	4a2d      	ldr	r2, [pc, #180]	; (8005ca0 <CTRL_refTarget+0x2d0>)
 8005bec:	6013      	str	r3, [r2, #0]
			break;
 8005bee:	f000 bc93 	b.w	8006518 <CTRL_refTarget+0xb48>
				if( f_TrgtAngleS > (f_LastAngleS +(f_AccAngleS * 0.001)) ){
 8005bf2:	4b2b      	ldr	r3, [pc, #172]	; (8005ca0 <CTRL_refTarget+0x2d0>)
 8005bf4:	681b      	ldr	r3, [r3, #0]
 8005bf6:	4618      	mov	r0, r3
 8005bf8:	f7fa fcce 	bl	8000598 <__aeabi_f2d>
 8005bfc:	4604      	mov	r4, r0
 8005bfe:	460d      	mov	r5, r1
 8005c00:	4b28      	ldr	r3, [pc, #160]	; (8005ca4 <CTRL_refTarget+0x2d4>)
 8005c02:	681b      	ldr	r3, [r3, #0]
 8005c04:	4618      	mov	r0, r3
 8005c06:	f7fa fcc7 	bl	8000598 <__aeabi_f2d>
 8005c0a:	4680      	mov	r8, r0
 8005c0c:	4689      	mov	r9, r1
 8005c0e:	4b26      	ldr	r3, [pc, #152]	; (8005ca8 <CTRL_refTarget+0x2d8>)
 8005c10:	681b      	ldr	r3, [r3, #0]
 8005c12:	4618      	mov	r0, r3
 8005c14:	f7fa fcc0 	bl	8000598 <__aeabi_f2d>
 8005c18:	a315      	add	r3, pc, #84	; (adr r3, 8005c70 <CTRL_refTarget+0x2a0>)
 8005c1a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005c1e:	f7fa fd13 	bl	8000648 <__aeabi_dmul>
 8005c22:	4602      	mov	r2, r0
 8005c24:	460b      	mov	r3, r1
 8005c26:	4640      	mov	r0, r8
 8005c28:	4649      	mov	r1, r9
 8005c2a:	f7fa fb57 	bl	80002dc <__adddf3>
 8005c2e:	4602      	mov	r2, r0
 8005c30:	460b      	mov	r3, r1
 8005c32:	4620      	mov	r0, r4
 8005c34:	4629      	mov	r1, r5
 8005c36:	f7fa ff97 	bl	8000b68 <__aeabi_dcmpgt>
 8005c3a:	4603      	mov	r3, r0
 8005c3c:	2b00      	cmp	r3, #0
 8005c3e:	d010      	beq.n	8005c62 <CTRL_refTarget+0x292>
				f_TrgtAngleS = 0.0 - f_AccAngleS * f_Time;									// 
 8005c40:	4b19      	ldr	r3, [pc, #100]	; (8005ca8 <CTRL_refTarget+0x2d8>)
 8005c42:	ed93 7a00 	vldr	s14, [r3]
 8005c46:	4b10      	ldr	r3, [pc, #64]	; (8005c88 <CTRL_refTarget+0x2b8>)
 8005c48:	edd3 7a00 	vldr	s15, [r3]
 8005c4c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005c50:	ed9f 7a16 	vldr	s14, [pc, #88]	; 8005cac <CTRL_refTarget+0x2dc>
 8005c54:	ee77 7a67 	vsub.f32	s15, s14, s15
 8005c58:	4b11      	ldr	r3, [pc, #68]	; (8005ca0 <CTRL_refTarget+0x2d0>)
 8005c5a:	edc3 7a00 	vstr	s15, [r3]
			break;
 8005c5e:	f000 bc5b 	b.w	8006518 <CTRL_refTarget+0xb48>
					f_TrgtAngleS = f_LastAngleS;
 8005c62:	4b10      	ldr	r3, [pc, #64]	; (8005ca4 <CTRL_refTarget+0x2d4>)
 8005c64:	681b      	ldr	r3, [r3, #0]
 8005c66:	4a0e      	ldr	r2, [pc, #56]	; (8005ca0 <CTRL_refTarget+0x2d0>)
 8005c68:	6013      	str	r3, [r2, #0]
			break;
 8005c6a:	f000 bc55 	b.w	8006518 <CTRL_refTarget+0xb48>
 8005c6e:	bf00      	nop
 8005c70:	d2f1a9fc 	.word	0xd2f1a9fc
 8005c74:	3f50624d 	.word	0x3f50624d
 8005c78:	200002c2 	.word	0x200002c2
 8005c7c:	20000230 	.word	0x20000230
 8005c80:	20000228 	.word	0x20000228
 8005c84:	20000220 	.word	0x20000220
 8005c88:	2000021c 	.word	0x2000021c
 8005c8c:	20000224 	.word	0x20000224
 8005c90:	2000023c 	.word	0x2000023c
 8005c94:	20000244 	.word	0x20000244
 8005c98:	20000240 	.word	0x20000240
 8005c9c:	20000274 	.word	0x20000274
 8005ca0:	20000264 	.word	0x20000264
 8005ca4:	20000260 	.word	0x20000260
 8005ca8:	20000258 	.word	0x20000258
 8005cac:	00000000 	.word	0x00000000
			break;

		/* dec(Turn) */
		case CTRL_DEC_TRUN:
			/* CCW */
			if( f_LastAngle > 0 ){
 8005cb0:	4baf      	ldr	r3, [pc, #700]	; (8005f70 <CTRL_refTarget+0x5a0>)
 8005cb2:	edd3 7a00 	vldr	s15, [r3]
 8005cb6:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8005cba:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005cbe:	dd59      	ble.n	8005d74 <CTRL_refTarget+0x3a4>

				/* Angle speed CTRL + Angle CTRL */
				if( f_TrgtAngleS > (f_LastAngleS +(f_AccAngleS * 0.001)) ){												// 
 8005cc0:	4bac      	ldr	r3, [pc, #688]	; (8005f74 <CTRL_refTarget+0x5a4>)
 8005cc2:	681b      	ldr	r3, [r3, #0]
 8005cc4:	4618      	mov	r0, r3
 8005cc6:	f7fa fc67 	bl	8000598 <__aeabi_f2d>
 8005cca:	4604      	mov	r4, r0
 8005ccc:	460d      	mov	r5, r1
 8005cce:	4baa      	ldr	r3, [pc, #680]	; (8005f78 <CTRL_refTarget+0x5a8>)
 8005cd0:	681b      	ldr	r3, [r3, #0]
 8005cd2:	4618      	mov	r0, r3
 8005cd4:	f7fa fc60 	bl	8000598 <__aeabi_f2d>
 8005cd8:	4680      	mov	r8, r0
 8005cda:	4689      	mov	r9, r1
 8005cdc:	4ba7      	ldr	r3, [pc, #668]	; (8005f7c <CTRL_refTarget+0x5ac>)
 8005cde:	681b      	ldr	r3, [r3, #0]
 8005ce0:	4618      	mov	r0, r3
 8005ce2:	f7fa fc59 	bl	8000598 <__aeabi_f2d>
 8005ce6:	a3a0      	add	r3, pc, #640	; (adr r3, 8005f68 <CTRL_refTarget+0x598>)
 8005ce8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005cec:	f7fa fcac 	bl	8000648 <__aeabi_dmul>
 8005cf0:	4602      	mov	r2, r0
 8005cf2:	460b      	mov	r3, r1
 8005cf4:	4640      	mov	r0, r8
 8005cf6:	4649      	mov	r1, r9
 8005cf8:	f7fa faf0 	bl	80002dc <__adddf3>
 8005cfc:	4602      	mov	r2, r0
 8005cfe:	460b      	mov	r3, r1
 8005d00:	4620      	mov	r0, r4
 8005d02:	4629      	mov	r1, r5
 8005d04:	f7fa ff30 	bl	8000b68 <__aeabi_dcmpgt>
 8005d08:	4603      	mov	r3, r0
 8005d0a:	2b00      	cmp	r3, #0
 8005d0c:	d029      	beq.n	8005d62 <CTRL_refTarget+0x392>
					f_TrgtAngleS = f_BaseAngleS - f_AccAngleS * f_Time;							// 
 8005d0e:	4b9c      	ldr	r3, [pc, #624]	; (8005f80 <CTRL_refTarget+0x5b0>)
 8005d10:	ed93 7a00 	vldr	s14, [r3]
 8005d14:	4b99      	ldr	r3, [pc, #612]	; (8005f7c <CTRL_refTarget+0x5ac>)
 8005d16:	edd3 6a00 	vldr	s13, [r3]
 8005d1a:	4b9a      	ldr	r3, [pc, #616]	; (8005f84 <CTRL_refTarget+0x5b4>)
 8005d1c:	edd3 7a00 	vldr	s15, [r3]
 8005d20:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8005d24:	ee77 7a67 	vsub.f32	s15, s14, s15
 8005d28:	4b92      	ldr	r3, [pc, #584]	; (8005f74 <CTRL_refTarget+0x5a4>)
 8005d2a:	edc3 7a00 	vstr	s15, [r3]
					f_TrgtAngle  = f_BaseAngle + ( f_BaseAngleS + f_TrgtAngleS ) * f_Time / 2;	// 
 8005d2e:	4b94      	ldr	r3, [pc, #592]	; (8005f80 <CTRL_refTarget+0x5b0>)
 8005d30:	ed93 7a00 	vldr	s14, [r3]
 8005d34:	4b8f      	ldr	r3, [pc, #572]	; (8005f74 <CTRL_refTarget+0x5a4>)
 8005d36:	edd3 7a00 	vldr	s15, [r3]
 8005d3a:	ee37 7a27 	vadd.f32	s14, s14, s15
 8005d3e:	4b91      	ldr	r3, [pc, #580]	; (8005f84 <CTRL_refTarget+0x5b4>)
 8005d40:	edd3 7a00 	vldr	s15, [r3]
 8005d44:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005d48:	eef0 6a00 	vmov.f32	s13, #0	; 0x40000000  2.0
 8005d4c:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8005d50:	4b8d      	ldr	r3, [pc, #564]	; (8005f88 <CTRL_refTarget+0x5b8>)
 8005d52:	edd3 7a00 	vldr	s15, [r3]
 8005d56:	ee77 7a27 	vadd.f32	s15, s14, s15
 8005d5a:	4b8c      	ldr	r3, [pc, #560]	; (8005f8c <CTRL_refTarget+0x5bc>)
 8005d5c:	edc3 7a00 	vstr	s15, [r3]
				else{
					f_TrgtAngleS = f_LastAngleS;
					f_TrgtAngle  = f_LastAngle;													// 
				}
			}
			break;
 8005d60:	e3da      	b.n	8006518 <CTRL_refTarget+0xb48>
					f_TrgtAngleS = f_LastAngleS;
 8005d62:	4b85      	ldr	r3, [pc, #532]	; (8005f78 <CTRL_refTarget+0x5a8>)
 8005d64:	681b      	ldr	r3, [r3, #0]
 8005d66:	4a83      	ldr	r2, [pc, #524]	; (8005f74 <CTRL_refTarget+0x5a4>)
 8005d68:	6013      	str	r3, [r2, #0]
					f_TrgtAngle  = f_LastAngle;													// 
 8005d6a:	4b81      	ldr	r3, [pc, #516]	; (8005f70 <CTRL_refTarget+0x5a0>)
 8005d6c:	681b      	ldr	r3, [r3, #0]
 8005d6e:	4a87      	ldr	r2, [pc, #540]	; (8005f8c <CTRL_refTarget+0x5bc>)
 8005d70:	6013      	str	r3, [r2, #0]
			break;
 8005d72:	e3d1      	b.n	8006518 <CTRL_refTarget+0xb48>
				if( f_TrgtAngleS < (f_LastAngleS -(f_AccAngleS * 0.001))){												// 
 8005d74:	4b7f      	ldr	r3, [pc, #508]	; (8005f74 <CTRL_refTarget+0x5a4>)
 8005d76:	681b      	ldr	r3, [r3, #0]
 8005d78:	4618      	mov	r0, r3
 8005d7a:	f7fa fc0d 	bl	8000598 <__aeabi_f2d>
 8005d7e:	4604      	mov	r4, r0
 8005d80:	460d      	mov	r5, r1
 8005d82:	4b7d      	ldr	r3, [pc, #500]	; (8005f78 <CTRL_refTarget+0x5a8>)
 8005d84:	681b      	ldr	r3, [r3, #0]
 8005d86:	4618      	mov	r0, r3
 8005d88:	f7fa fc06 	bl	8000598 <__aeabi_f2d>
 8005d8c:	4680      	mov	r8, r0
 8005d8e:	4689      	mov	r9, r1
 8005d90:	4b7a      	ldr	r3, [pc, #488]	; (8005f7c <CTRL_refTarget+0x5ac>)
 8005d92:	681b      	ldr	r3, [r3, #0]
 8005d94:	4618      	mov	r0, r3
 8005d96:	f7fa fbff 	bl	8000598 <__aeabi_f2d>
 8005d9a:	a373      	add	r3, pc, #460	; (adr r3, 8005f68 <CTRL_refTarget+0x598>)
 8005d9c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005da0:	f7fa fc52 	bl	8000648 <__aeabi_dmul>
 8005da4:	4602      	mov	r2, r0
 8005da6:	460b      	mov	r3, r1
 8005da8:	4640      	mov	r0, r8
 8005daa:	4649      	mov	r1, r9
 8005dac:	f7fa fa94 	bl	80002d8 <__aeabi_dsub>
 8005db0:	4602      	mov	r2, r0
 8005db2:	460b      	mov	r3, r1
 8005db4:	4620      	mov	r0, r4
 8005db6:	4629      	mov	r1, r5
 8005db8:	f7fa feb8 	bl	8000b2c <__aeabi_dcmplt>
 8005dbc:	4603      	mov	r3, r0
 8005dbe:	2b00      	cmp	r3, #0
 8005dc0:	d029      	beq.n	8005e16 <CTRL_refTarget+0x446>
					f_TrgtAngleS = f_BaseAngleS + f_AccAngleS * f_Time;							// 
 8005dc2:	4b6e      	ldr	r3, [pc, #440]	; (8005f7c <CTRL_refTarget+0x5ac>)
 8005dc4:	ed93 7a00 	vldr	s14, [r3]
 8005dc8:	4b6e      	ldr	r3, [pc, #440]	; (8005f84 <CTRL_refTarget+0x5b4>)
 8005dca:	edd3 7a00 	vldr	s15, [r3]
 8005dce:	ee27 7a27 	vmul.f32	s14, s14, s15
 8005dd2:	4b6b      	ldr	r3, [pc, #428]	; (8005f80 <CTRL_refTarget+0x5b0>)
 8005dd4:	edd3 7a00 	vldr	s15, [r3]
 8005dd8:	ee77 7a27 	vadd.f32	s15, s14, s15
 8005ddc:	4b65      	ldr	r3, [pc, #404]	; (8005f74 <CTRL_refTarget+0x5a4>)
 8005dde:	edc3 7a00 	vstr	s15, [r3]
					f_TrgtAngle  = f_BaseAngle + ( f_BaseAngleS + f_TrgtAngleS ) * f_Time / 2;	// 
 8005de2:	4b67      	ldr	r3, [pc, #412]	; (8005f80 <CTRL_refTarget+0x5b0>)
 8005de4:	ed93 7a00 	vldr	s14, [r3]
 8005de8:	4b62      	ldr	r3, [pc, #392]	; (8005f74 <CTRL_refTarget+0x5a4>)
 8005dea:	edd3 7a00 	vldr	s15, [r3]
 8005dee:	ee37 7a27 	vadd.f32	s14, s14, s15
 8005df2:	4b64      	ldr	r3, [pc, #400]	; (8005f84 <CTRL_refTarget+0x5b4>)
 8005df4:	edd3 7a00 	vldr	s15, [r3]
 8005df8:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005dfc:	eef0 6a00 	vmov.f32	s13, #0	; 0x40000000  2.0
 8005e00:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8005e04:	4b60      	ldr	r3, [pc, #384]	; (8005f88 <CTRL_refTarget+0x5b8>)
 8005e06:	edd3 7a00 	vldr	s15, [r3]
 8005e0a:	ee77 7a27 	vadd.f32	s15, s14, s15
 8005e0e:	4b5f      	ldr	r3, [pc, #380]	; (8005f8c <CTRL_refTarget+0x5bc>)
 8005e10:	edc3 7a00 	vstr	s15, [r3]
			break;
 8005e14:	e380      	b.n	8006518 <CTRL_refTarget+0xb48>
					f_TrgtAngleS = f_LastAngleS;
 8005e16:	4b58      	ldr	r3, [pc, #352]	; (8005f78 <CTRL_refTarget+0x5a8>)
 8005e18:	681b      	ldr	r3, [r3, #0]
 8005e1a:	4a56      	ldr	r2, [pc, #344]	; (8005f74 <CTRL_refTarget+0x5a4>)
 8005e1c:	6013      	str	r3, [r2, #0]
					f_TrgtAngle  = f_LastAngle;													// 
 8005e1e:	4b54      	ldr	r3, [pc, #336]	; (8005f70 <CTRL_refTarget+0x5a0>)
 8005e20:	681b      	ldr	r3, [r3, #0]
 8005e22:	4a5a      	ldr	r2, [pc, #360]	; (8005f8c <CTRL_refTarget+0x5bc>)
 8005e24:	6013      	str	r3, [r2, #0]
			break;
 8005e26:	e377      	b.n	8006518 <CTRL_refTarget+0xb48>

		/* entry(sura) */
		case CTRL_ENTRY_SURA:
			f_TrgtSpeed = f_BaseSpeed;
 8005e28:	4b59      	ldr	r3, [pc, #356]	; (8005f90 <CTRL_refTarget+0x5c0>)
 8005e2a:	681b      	ldr	r3, [r3, #0]
 8005e2c:	4a59      	ldr	r2, [pc, #356]	; (8005f94 <CTRL_refTarget+0x5c4>)
 8005e2e:	6013      	str	r3, [r2, #0]
			if( f_TrgtDist <= f_LastDist - (f_TrgtSpeed * 0.001) ){
 8005e30:	4b59      	ldr	r3, [pc, #356]	; (8005f98 <CTRL_refTarget+0x5c8>)
 8005e32:	681b      	ldr	r3, [r3, #0]
 8005e34:	4618      	mov	r0, r3
 8005e36:	f7fa fbaf 	bl	8000598 <__aeabi_f2d>
 8005e3a:	4604      	mov	r4, r0
 8005e3c:	460d      	mov	r5, r1
 8005e3e:	4b57      	ldr	r3, [pc, #348]	; (8005f9c <CTRL_refTarget+0x5cc>)
 8005e40:	681b      	ldr	r3, [r3, #0]
 8005e42:	4618      	mov	r0, r3
 8005e44:	f7fa fba8 	bl	8000598 <__aeabi_f2d>
 8005e48:	4680      	mov	r8, r0
 8005e4a:	4689      	mov	r9, r1
 8005e4c:	4b51      	ldr	r3, [pc, #324]	; (8005f94 <CTRL_refTarget+0x5c4>)
 8005e4e:	681b      	ldr	r3, [r3, #0]
 8005e50:	4618      	mov	r0, r3
 8005e52:	f7fa fba1 	bl	8000598 <__aeabi_f2d>
 8005e56:	a344      	add	r3, pc, #272	; (adr r3, 8005f68 <CTRL_refTarget+0x598>)
 8005e58:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005e5c:	f7fa fbf4 	bl	8000648 <__aeabi_dmul>
 8005e60:	4602      	mov	r2, r0
 8005e62:	460b      	mov	r3, r1
 8005e64:	4640      	mov	r0, r8
 8005e66:	4649      	mov	r1, r9
 8005e68:	f7fa fa36 	bl	80002d8 <__aeabi_dsub>
 8005e6c:	4602      	mov	r2, r0
 8005e6e:	460b      	mov	r3, r1
 8005e70:	4620      	mov	r0, r4
 8005e72:	4629      	mov	r1, r5
 8005e74:	f7fa fe64 	bl	8000b40 <__aeabi_dcmple>
 8005e78:	4603      	mov	r3, r0
 8005e7a:	2b00      	cmp	r3, #0
 8005e7c:	d100      	bne.n	8005e80 <CTRL_refTarget+0x4b0>
				f_TrgtDist  = f_BaseDist + f_TrgtSpeed * f_Time;								// 
			}
			break;
 8005e7e:	e34b      	b.n	8006518 <CTRL_refTarget+0xb48>
				f_TrgtDist  = f_BaseDist + f_TrgtSpeed * f_Time;								// 
 8005e80:	4b44      	ldr	r3, [pc, #272]	; (8005f94 <CTRL_refTarget+0x5c4>)
 8005e82:	ed93 7a00 	vldr	s14, [r3]
 8005e86:	4b3f      	ldr	r3, [pc, #252]	; (8005f84 <CTRL_refTarget+0x5b4>)
 8005e88:	edd3 7a00 	vldr	s15, [r3]
 8005e8c:	ee27 7a27 	vmul.f32	s14, s14, s15
 8005e90:	4b43      	ldr	r3, [pc, #268]	; (8005fa0 <CTRL_refTarget+0x5d0>)
 8005e92:	edd3 7a00 	vldr	s15, [r3]
 8005e96:	ee77 7a27 	vadd.f32	s15, s14, s15
 8005e9a:	4b3f      	ldr	r3, [pc, #252]	; (8005f98 <CTRL_refTarget+0x5c8>)
 8005e9c:	edc3 7a00 	vstr	s15, [r3]
			break;
 8005ea0:	e33a      	b.n	8006518 <CTRL_refTarget+0xb48>

		/* acc() */
		case CTRL_ACC_SURA:
			f_TrgtSpeed = f_BaseSpeed;
 8005ea2:	4b3b      	ldr	r3, [pc, #236]	; (8005f90 <CTRL_refTarget+0x5c0>)
 8005ea4:	681b      	ldr	r3, [r3, #0]
 8005ea6:	4a3b      	ldr	r2, [pc, #236]	; (8005f94 <CTRL_refTarget+0x5c4>)
 8005ea8:	6013      	str	r3, [r2, #0]

			/* CCW */
			if( f_LastAngle > 0 ){
 8005eaa:	4b31      	ldr	r3, [pc, #196]	; (8005f70 <CTRL_refTarget+0x5a0>)
 8005eac:	edd3 7a00 	vldr	s15, [r3]
 8005eb0:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8005eb4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005eb8:	dd74      	ble.n	8005fa4 <CTRL_refTarget+0x5d4>
				if( f_TrgtAngleS < (f_LastAngleS +(f_AccAngleS * 0.001))){
 8005eba:	4b2e      	ldr	r3, [pc, #184]	; (8005f74 <CTRL_refTarget+0x5a4>)
 8005ebc:	681b      	ldr	r3, [r3, #0]
 8005ebe:	4618      	mov	r0, r3
 8005ec0:	f7fa fb6a 	bl	8000598 <__aeabi_f2d>
 8005ec4:	4604      	mov	r4, r0
 8005ec6:	460d      	mov	r5, r1
 8005ec8:	4b2b      	ldr	r3, [pc, #172]	; (8005f78 <CTRL_refTarget+0x5a8>)
 8005eca:	681b      	ldr	r3, [r3, #0]
 8005ecc:	4618      	mov	r0, r3
 8005ece:	f7fa fb63 	bl	8000598 <__aeabi_f2d>
 8005ed2:	4680      	mov	r8, r0
 8005ed4:	4689      	mov	r9, r1
 8005ed6:	4b29      	ldr	r3, [pc, #164]	; (8005f7c <CTRL_refTarget+0x5ac>)
 8005ed8:	681b      	ldr	r3, [r3, #0]
 8005eda:	4618      	mov	r0, r3
 8005edc:	f7fa fb5c 	bl	8000598 <__aeabi_f2d>
 8005ee0:	a321      	add	r3, pc, #132	; (adr r3, 8005f68 <CTRL_refTarget+0x598>)
 8005ee2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005ee6:	f7fa fbaf 	bl	8000648 <__aeabi_dmul>
 8005eea:	4602      	mov	r2, r0
 8005eec:	460b      	mov	r3, r1
 8005eee:	4640      	mov	r0, r8
 8005ef0:	4649      	mov	r1, r9
 8005ef2:	f7fa f9f3 	bl	80002dc <__adddf3>
 8005ef6:	4602      	mov	r2, r0
 8005ef8:	460b      	mov	r3, r1
 8005efa:	4620      	mov	r0, r4
 8005efc:	4629      	mov	r1, r5
 8005efe:	f7fa fe15 	bl	8000b2c <__aeabi_dcmplt>
 8005f02:	4603      	mov	r3, r0
 8005f04:	2b00      	cmp	r3, #0
 8005f06:	d029      	beq.n	8005f5c <CTRL_refTarget+0x58c>
					f_TrgtAngleS = f_BaseAngleS + f_AccAngleS * f_Time;							// 
 8005f08:	4b1c      	ldr	r3, [pc, #112]	; (8005f7c <CTRL_refTarget+0x5ac>)
 8005f0a:	ed93 7a00 	vldr	s14, [r3]
 8005f0e:	4b1d      	ldr	r3, [pc, #116]	; (8005f84 <CTRL_refTarget+0x5b4>)
 8005f10:	edd3 7a00 	vldr	s15, [r3]
 8005f14:	ee27 7a27 	vmul.f32	s14, s14, s15
 8005f18:	4b19      	ldr	r3, [pc, #100]	; (8005f80 <CTRL_refTarget+0x5b0>)
 8005f1a:	edd3 7a00 	vldr	s15, [r3]
 8005f1e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8005f22:	4b14      	ldr	r3, [pc, #80]	; (8005f74 <CTRL_refTarget+0x5a4>)
 8005f24:	edc3 7a00 	vstr	s15, [r3]
					f_TrgtAngle  = f_BaseAngle + ( f_BaseAngleS + f_TrgtAngleS ) * f_Time / 2;	// 
 8005f28:	4b15      	ldr	r3, [pc, #84]	; (8005f80 <CTRL_refTarget+0x5b0>)
 8005f2a:	ed93 7a00 	vldr	s14, [r3]
 8005f2e:	4b11      	ldr	r3, [pc, #68]	; (8005f74 <CTRL_refTarget+0x5a4>)
 8005f30:	edd3 7a00 	vldr	s15, [r3]
 8005f34:	ee37 7a27 	vadd.f32	s14, s14, s15
 8005f38:	4b12      	ldr	r3, [pc, #72]	; (8005f84 <CTRL_refTarget+0x5b4>)
 8005f3a:	edd3 7a00 	vldr	s15, [r3]
 8005f3e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005f42:	eef0 6a00 	vmov.f32	s13, #0	; 0x40000000  2.0
 8005f46:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8005f4a:	4b0f      	ldr	r3, [pc, #60]	; (8005f88 <CTRL_refTarget+0x5b8>)
 8005f4c:	edd3 7a00 	vldr	s15, [r3]
 8005f50:	ee77 7a27 	vadd.f32	s15, s14, s15
 8005f54:	4b0d      	ldr	r3, [pc, #52]	; (8005f8c <CTRL_refTarget+0x5bc>)
 8005f56:	edc3 7a00 	vstr	s15, [r3]
 8005f5a:	e078      	b.n	800604e <CTRL_refTarget+0x67e>
//					printf("%5.2f %5.2f %5.4f %5.2f %5.2f\n\r",f_TrgtAngleS,f_AccAngleS,f_Time,f_TrgtAngle,f_LastAngleS);
				}
				else{
					f_TrgtAngle  = f_LastAngle;													// 
 8005f5c:	4b04      	ldr	r3, [pc, #16]	; (8005f70 <CTRL_refTarget+0x5a0>)
 8005f5e:	681b      	ldr	r3, [r3, #0]
 8005f60:	4a0a      	ldr	r2, [pc, #40]	; (8005f8c <CTRL_refTarget+0x5bc>)
 8005f62:	6013      	str	r3, [r2, #0]
 8005f64:	e073      	b.n	800604e <CTRL_refTarget+0x67e>
 8005f66:	bf00      	nop
 8005f68:	d2f1a9fc 	.word	0xd2f1a9fc
 8005f6c:	3f50624d 	.word	0x3f50624d
 8005f70:	20000274 	.word	0x20000274
 8005f74:	20000264 	.word	0x20000264
 8005f78:	20000260 	.word	0x20000260
 8005f7c:	20000258 	.word	0x20000258
 8005f80:	2000025c 	.word	0x2000025c
 8005f84:	2000021c 	.word	0x2000021c
 8005f88:	20000270 	.word	0x20000270
 8005f8c:	2000027c 	.word	0x2000027c
 8005f90:	20000224 	.word	0x20000224
 8005f94:	20000230 	.word	0x20000230
 8005f98:	20000244 	.word	0x20000244
 8005f9c:	20000240 	.word	0x20000240
 8005fa0:	2000023c 	.word	0x2000023c
				}
			}
			/* CW */
			else{
				if( f_TrgtAngleS > (f_LastAngleS -(f_AccAngleS * 0.001)) ){
 8005fa4:	4bae      	ldr	r3, [pc, #696]	; (8006260 <CTRL_refTarget+0x890>)
 8005fa6:	681b      	ldr	r3, [r3, #0]
 8005fa8:	4618      	mov	r0, r3
 8005faa:	f7fa faf5 	bl	8000598 <__aeabi_f2d>
 8005fae:	4604      	mov	r4, r0
 8005fb0:	460d      	mov	r5, r1
 8005fb2:	4bac      	ldr	r3, [pc, #688]	; (8006264 <CTRL_refTarget+0x894>)
 8005fb4:	681b      	ldr	r3, [r3, #0]
 8005fb6:	4618      	mov	r0, r3
 8005fb8:	f7fa faee 	bl	8000598 <__aeabi_f2d>
 8005fbc:	4680      	mov	r8, r0
 8005fbe:	4689      	mov	r9, r1
 8005fc0:	4ba9      	ldr	r3, [pc, #676]	; (8006268 <CTRL_refTarget+0x898>)
 8005fc2:	681b      	ldr	r3, [r3, #0]
 8005fc4:	4618      	mov	r0, r3
 8005fc6:	f7fa fae7 	bl	8000598 <__aeabi_f2d>
 8005fca:	a3a3      	add	r3, pc, #652	; (adr r3, 8006258 <CTRL_refTarget+0x888>)
 8005fcc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005fd0:	f7fa fb3a 	bl	8000648 <__aeabi_dmul>
 8005fd4:	4602      	mov	r2, r0
 8005fd6:	460b      	mov	r3, r1
 8005fd8:	4640      	mov	r0, r8
 8005fda:	4649      	mov	r1, r9
 8005fdc:	f7fa f97c 	bl	80002d8 <__aeabi_dsub>
 8005fe0:	4602      	mov	r2, r0
 8005fe2:	460b      	mov	r3, r1
 8005fe4:	4620      	mov	r0, r4
 8005fe6:	4629      	mov	r1, r5
 8005fe8:	f7fa fdbe 	bl	8000b68 <__aeabi_dcmpgt>
 8005fec:	4603      	mov	r3, r0
 8005fee:	2b00      	cmp	r3, #0
 8005ff0:	d029      	beq.n	8006046 <CTRL_refTarget+0x676>
					f_TrgtAngleS = f_BaseAngleS + f_AccAngleS * f_Time;							// 
 8005ff2:	4b9d      	ldr	r3, [pc, #628]	; (8006268 <CTRL_refTarget+0x898>)
 8005ff4:	ed93 7a00 	vldr	s14, [r3]
 8005ff8:	4b9c      	ldr	r3, [pc, #624]	; (800626c <CTRL_refTarget+0x89c>)
 8005ffa:	edd3 7a00 	vldr	s15, [r3]
 8005ffe:	ee27 7a27 	vmul.f32	s14, s14, s15
 8006002:	4b9b      	ldr	r3, [pc, #620]	; (8006270 <CTRL_refTarget+0x8a0>)
 8006004:	edd3 7a00 	vldr	s15, [r3]
 8006008:	ee77 7a27 	vadd.f32	s15, s14, s15
 800600c:	4b94      	ldr	r3, [pc, #592]	; (8006260 <CTRL_refTarget+0x890>)
 800600e:	edc3 7a00 	vstr	s15, [r3]
					f_TrgtAngle  = f_BaseAngle + ( f_BaseAngleS + f_TrgtAngleS ) * f_Time / 2;	// 
 8006012:	4b97      	ldr	r3, [pc, #604]	; (8006270 <CTRL_refTarget+0x8a0>)
 8006014:	ed93 7a00 	vldr	s14, [r3]
 8006018:	4b91      	ldr	r3, [pc, #580]	; (8006260 <CTRL_refTarget+0x890>)
 800601a:	edd3 7a00 	vldr	s15, [r3]
 800601e:	ee37 7a27 	vadd.f32	s14, s14, s15
 8006022:	4b92      	ldr	r3, [pc, #584]	; (800626c <CTRL_refTarget+0x89c>)
 8006024:	edd3 7a00 	vldr	s15, [r3]
 8006028:	ee67 7a27 	vmul.f32	s15, s14, s15
 800602c:	eef0 6a00 	vmov.f32	s13, #0	; 0x40000000  2.0
 8006030:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8006034:	4b8f      	ldr	r3, [pc, #572]	; (8006274 <CTRL_refTarget+0x8a4>)
 8006036:	edd3 7a00 	vldr	s15, [r3]
 800603a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800603e:	4b8e      	ldr	r3, [pc, #568]	; (8006278 <CTRL_refTarget+0x8a8>)
 8006040:	edc3 7a00 	vstr	s15, [r3]
 8006044:	e003      	b.n	800604e <CTRL_refTarget+0x67e>
//					printf("%5.2f %5.2f %5.4f %5.2f %5.2f\n\r",f_TrgtAngleS,f_AccAngleS,f_Time,f_TrgtAngle,f_LastAngleS);
				}
				else{
					f_TrgtAngle  = f_LastAngle;													// 
 8006046:	4b8d      	ldr	r3, [pc, #564]	; (800627c <CTRL_refTarget+0x8ac>)
 8006048:	681b      	ldr	r3, [r3, #0]
 800604a:	4a8b      	ldr	r2, [pc, #556]	; (8006278 <CTRL_refTarget+0x8a8>)
 800604c:	6013      	str	r3, [r2, #0]
				}
			}

			/* Position CTRL */
			if( f_LastDist > (f_TrgtDist - (f_TrgtSpeed * 0.001)) ){													// 
 800604e:	4b8c      	ldr	r3, [pc, #560]	; (8006280 <CTRL_refTarget+0x8b0>)
 8006050:	681b      	ldr	r3, [r3, #0]
 8006052:	4618      	mov	r0, r3
 8006054:	f7fa faa0 	bl	8000598 <__aeabi_f2d>
 8006058:	4604      	mov	r4, r0
 800605a:	460d      	mov	r5, r1
 800605c:	4b89      	ldr	r3, [pc, #548]	; (8006284 <CTRL_refTarget+0x8b4>)
 800605e:	681b      	ldr	r3, [r3, #0]
 8006060:	4618      	mov	r0, r3
 8006062:	f7fa fa99 	bl	8000598 <__aeabi_f2d>
 8006066:	4680      	mov	r8, r0
 8006068:	4689      	mov	r9, r1
 800606a:	4b87      	ldr	r3, [pc, #540]	; (8006288 <CTRL_refTarget+0x8b8>)
 800606c:	681b      	ldr	r3, [r3, #0]
 800606e:	4618      	mov	r0, r3
 8006070:	f7fa fa92 	bl	8000598 <__aeabi_f2d>
 8006074:	a378      	add	r3, pc, #480	; (adr r3, 8006258 <CTRL_refTarget+0x888>)
 8006076:	e9d3 2300 	ldrd	r2, r3, [r3]
 800607a:	f7fa fae5 	bl	8000648 <__aeabi_dmul>
 800607e:	4602      	mov	r2, r0
 8006080:	460b      	mov	r3, r1
 8006082:	4640      	mov	r0, r8
 8006084:	4649      	mov	r1, r9
 8006086:	f7fa f927 	bl	80002d8 <__aeabi_dsub>
 800608a:	4602      	mov	r2, r0
 800608c:	460b      	mov	r3, r1
 800608e:	4620      	mov	r0, r4
 8006090:	4629      	mov	r1, r5
 8006092:	f7fa fd69 	bl	8000b68 <__aeabi_dcmpgt>
 8006096:	4603      	mov	r3, r0
 8006098:	2b00      	cmp	r3, #0
 800609a:	d010      	beq.n	80060be <CTRL_refTarget+0x6ee>
				f_TrgtDist  = f_BaseDist + f_TrgtSpeed * f_Time;							// 
 800609c:	4b7a      	ldr	r3, [pc, #488]	; (8006288 <CTRL_refTarget+0x8b8>)
 800609e:	ed93 7a00 	vldr	s14, [r3]
 80060a2:	4b72      	ldr	r3, [pc, #456]	; (800626c <CTRL_refTarget+0x89c>)
 80060a4:	edd3 7a00 	vldr	s15, [r3]
 80060a8:	ee27 7a27 	vmul.f32	s14, s14, s15
 80060ac:	4b77      	ldr	r3, [pc, #476]	; (800628c <CTRL_refTarget+0x8bc>)
 80060ae:	edd3 7a00 	vldr	s15, [r3]
 80060b2:	ee77 7a27 	vadd.f32	s15, s14, s15
 80060b6:	4b73      	ldr	r3, [pc, #460]	; (8006284 <CTRL_refTarget+0x8b4>)
 80060b8:	edc3 7a00 	vstr	s15, [r3]
			}
			else{
				f_TrgtDist  = f_LastDist;													// 
			}
			break;
 80060bc:	e22c      	b.n	8006518 <CTRL_refTarget+0xb48>
				f_TrgtDist  = f_LastDist;													// 
 80060be:	4b70      	ldr	r3, [pc, #448]	; (8006280 <CTRL_refTarget+0x8b0>)
 80060c0:	681b      	ldr	r3, [r3, #0]
 80060c2:	4a70      	ldr	r2, [pc, #448]	; (8006284 <CTRL_refTarget+0x8b4>)
 80060c4:	6013      	str	r3, [r2, #0]
			break;
 80060c6:	e227      	b.n	8006518 <CTRL_refTarget+0xb48>

		/* const(sura) */
		case CTRL_CONST_SURA:
			f_TrgtSpeed = f_BaseSpeed;
 80060c8:	4b71      	ldr	r3, [pc, #452]	; (8006290 <CTRL_refTarget+0x8c0>)
 80060ca:	681b      	ldr	r3, [r3, #0]
 80060cc:	4a6e      	ldr	r2, [pc, #440]	; (8006288 <CTRL_refTarget+0x8b8>)
 80060ce:	6013      	str	r3, [r2, #0]
			f_TrgtAngleS = f_BaseAngleS;							// 
 80060d0:	4b67      	ldr	r3, [pc, #412]	; (8006270 <CTRL_refTarget+0x8a0>)
 80060d2:	681b      	ldr	r3, [r3, #0]
 80060d4:	4a62      	ldr	r2, [pc, #392]	; (8006260 <CTRL_refTarget+0x890>)
 80060d6:	6013      	str	r3, [r2, #0]

			/* CCW */
			if( f_LastAngle > 0 ){
 80060d8:	4b68      	ldr	r3, [pc, #416]	; (800627c <CTRL_refTarget+0x8ac>)
 80060da:	edd3 7a00 	vldr	s15, [r3]
 80060de:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80060e2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80060e6:	dd3c      	ble.n	8006162 <CTRL_refTarget+0x792>
				if( f_TrgtAngle < (f_LastAngle +(f_AccAngleS * 0.001)) ){
 80060e8:	4b63      	ldr	r3, [pc, #396]	; (8006278 <CTRL_refTarget+0x8a8>)
 80060ea:	681b      	ldr	r3, [r3, #0]
 80060ec:	4618      	mov	r0, r3
 80060ee:	f7fa fa53 	bl	8000598 <__aeabi_f2d>
 80060f2:	4604      	mov	r4, r0
 80060f4:	460d      	mov	r5, r1
 80060f6:	4b61      	ldr	r3, [pc, #388]	; (800627c <CTRL_refTarget+0x8ac>)
 80060f8:	681b      	ldr	r3, [r3, #0]
 80060fa:	4618      	mov	r0, r3
 80060fc:	f7fa fa4c 	bl	8000598 <__aeabi_f2d>
 8006100:	4680      	mov	r8, r0
 8006102:	4689      	mov	r9, r1
 8006104:	4b58      	ldr	r3, [pc, #352]	; (8006268 <CTRL_refTarget+0x898>)
 8006106:	681b      	ldr	r3, [r3, #0]
 8006108:	4618      	mov	r0, r3
 800610a:	f7fa fa45 	bl	8000598 <__aeabi_f2d>
 800610e:	a352      	add	r3, pc, #328	; (adr r3, 8006258 <CTRL_refTarget+0x888>)
 8006110:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006114:	f7fa fa98 	bl	8000648 <__aeabi_dmul>
 8006118:	4602      	mov	r2, r0
 800611a:	460b      	mov	r3, r1
 800611c:	4640      	mov	r0, r8
 800611e:	4649      	mov	r1, r9
 8006120:	f7fa f8dc 	bl	80002dc <__adddf3>
 8006124:	4602      	mov	r2, r0
 8006126:	460b      	mov	r3, r1
 8006128:	4620      	mov	r0, r4
 800612a:	4629      	mov	r1, r5
 800612c:	f7fa fcfe 	bl	8000b2c <__aeabi_dcmplt>
 8006130:	4603      	mov	r3, r0
 8006132:	2b00      	cmp	r3, #0
 8006134:	d010      	beq.n	8006158 <CTRL_refTarget+0x788>
					f_TrgtAngle  = f_BaseAngle + f_TrgtAngleS * f_Time;			// 
 8006136:	4b4a      	ldr	r3, [pc, #296]	; (8006260 <CTRL_refTarget+0x890>)
 8006138:	ed93 7a00 	vldr	s14, [r3]
 800613c:	4b4b      	ldr	r3, [pc, #300]	; (800626c <CTRL_refTarget+0x89c>)
 800613e:	edd3 7a00 	vldr	s15, [r3]
 8006142:	ee27 7a27 	vmul.f32	s14, s14, s15
 8006146:	4b4b      	ldr	r3, [pc, #300]	; (8006274 <CTRL_refTarget+0x8a4>)
 8006148:	edd3 7a00 	vldr	s15, [r3]
 800614c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8006150:	4b49      	ldr	r3, [pc, #292]	; (8006278 <CTRL_refTarget+0x8a8>)
 8006152:	edc3 7a00 	vstr	s15, [r3]
 8006156:	e040      	b.n	80061da <CTRL_refTarget+0x80a>
				}
				else{
					f_TrgtAngle  = f_LastAngle;									// 
 8006158:	4b48      	ldr	r3, [pc, #288]	; (800627c <CTRL_refTarget+0x8ac>)
 800615a:	681b      	ldr	r3, [r3, #0]
 800615c:	4a46      	ldr	r2, [pc, #280]	; (8006278 <CTRL_refTarget+0x8a8>)
 800615e:	6013      	str	r3, [r2, #0]
 8006160:	e03b      	b.n	80061da <CTRL_refTarget+0x80a>
				}
			}
			/* CW */
			else{
				if( f_TrgtAngle > (f_LastAngle -(f_AccAngleS * 0.001)) ){
 8006162:	4b45      	ldr	r3, [pc, #276]	; (8006278 <CTRL_refTarget+0x8a8>)
 8006164:	681b      	ldr	r3, [r3, #0]
 8006166:	4618      	mov	r0, r3
 8006168:	f7fa fa16 	bl	8000598 <__aeabi_f2d>
 800616c:	4604      	mov	r4, r0
 800616e:	460d      	mov	r5, r1
 8006170:	4b42      	ldr	r3, [pc, #264]	; (800627c <CTRL_refTarget+0x8ac>)
 8006172:	681b      	ldr	r3, [r3, #0]
 8006174:	4618      	mov	r0, r3
 8006176:	f7fa fa0f 	bl	8000598 <__aeabi_f2d>
 800617a:	4680      	mov	r8, r0
 800617c:	4689      	mov	r9, r1
 800617e:	4b3a      	ldr	r3, [pc, #232]	; (8006268 <CTRL_refTarget+0x898>)
 8006180:	681b      	ldr	r3, [r3, #0]
 8006182:	4618      	mov	r0, r3
 8006184:	f7fa fa08 	bl	8000598 <__aeabi_f2d>
 8006188:	a333      	add	r3, pc, #204	; (adr r3, 8006258 <CTRL_refTarget+0x888>)
 800618a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800618e:	f7fa fa5b 	bl	8000648 <__aeabi_dmul>
 8006192:	4602      	mov	r2, r0
 8006194:	460b      	mov	r3, r1
 8006196:	4640      	mov	r0, r8
 8006198:	4649      	mov	r1, r9
 800619a:	f7fa f89d 	bl	80002d8 <__aeabi_dsub>
 800619e:	4602      	mov	r2, r0
 80061a0:	460b      	mov	r3, r1
 80061a2:	4620      	mov	r0, r4
 80061a4:	4629      	mov	r1, r5
 80061a6:	f7fa fcdf 	bl	8000b68 <__aeabi_dcmpgt>
 80061aa:	4603      	mov	r3, r0
 80061ac:	2b00      	cmp	r3, #0
 80061ae:	d010      	beq.n	80061d2 <CTRL_refTarget+0x802>
					f_TrgtAngle  = f_BaseAngle + f_TrgtAngleS * f_Time;			// 
 80061b0:	4b2b      	ldr	r3, [pc, #172]	; (8006260 <CTRL_refTarget+0x890>)
 80061b2:	ed93 7a00 	vldr	s14, [r3]
 80061b6:	4b2d      	ldr	r3, [pc, #180]	; (800626c <CTRL_refTarget+0x89c>)
 80061b8:	edd3 7a00 	vldr	s15, [r3]
 80061bc:	ee27 7a27 	vmul.f32	s14, s14, s15
 80061c0:	4b2c      	ldr	r3, [pc, #176]	; (8006274 <CTRL_refTarget+0x8a4>)
 80061c2:	edd3 7a00 	vldr	s15, [r3]
 80061c6:	ee77 7a27 	vadd.f32	s15, s14, s15
 80061ca:	4b2b      	ldr	r3, [pc, #172]	; (8006278 <CTRL_refTarget+0x8a8>)
 80061cc:	edc3 7a00 	vstr	s15, [r3]
 80061d0:	e003      	b.n	80061da <CTRL_refTarget+0x80a>
				}
				else{
					f_TrgtAngle  = f_LastAngle;									// 
 80061d2:	4b2a      	ldr	r3, [pc, #168]	; (800627c <CTRL_refTarget+0x8ac>)
 80061d4:	681b      	ldr	r3, [r3, #0]
 80061d6:	4a28      	ldr	r2, [pc, #160]	; (8006278 <CTRL_refTarget+0x8a8>)
 80061d8:	6013      	str	r3, [r2, #0]
				}
			}

			/* Position CTRL */
			if( f_LastDist > (f_TrgtDist - (f_TrgtSpeed * 0.001)) ){													// 
 80061da:	4b29      	ldr	r3, [pc, #164]	; (8006280 <CTRL_refTarget+0x8b0>)
 80061dc:	681b      	ldr	r3, [r3, #0]
 80061de:	4618      	mov	r0, r3
 80061e0:	f7fa f9da 	bl	8000598 <__aeabi_f2d>
 80061e4:	4604      	mov	r4, r0
 80061e6:	460d      	mov	r5, r1
 80061e8:	4b26      	ldr	r3, [pc, #152]	; (8006284 <CTRL_refTarget+0x8b4>)
 80061ea:	681b      	ldr	r3, [r3, #0]
 80061ec:	4618      	mov	r0, r3
 80061ee:	f7fa f9d3 	bl	8000598 <__aeabi_f2d>
 80061f2:	4680      	mov	r8, r0
 80061f4:	4689      	mov	r9, r1
 80061f6:	4b24      	ldr	r3, [pc, #144]	; (8006288 <CTRL_refTarget+0x8b8>)
 80061f8:	681b      	ldr	r3, [r3, #0]
 80061fa:	4618      	mov	r0, r3
 80061fc:	f7fa f9cc 	bl	8000598 <__aeabi_f2d>
 8006200:	a315      	add	r3, pc, #84	; (adr r3, 8006258 <CTRL_refTarget+0x888>)
 8006202:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006206:	f7fa fa1f 	bl	8000648 <__aeabi_dmul>
 800620a:	4602      	mov	r2, r0
 800620c:	460b      	mov	r3, r1
 800620e:	4640      	mov	r0, r8
 8006210:	4649      	mov	r1, r9
 8006212:	f7fa f861 	bl	80002d8 <__aeabi_dsub>
 8006216:	4602      	mov	r2, r0
 8006218:	460b      	mov	r3, r1
 800621a:	4620      	mov	r0, r4
 800621c:	4629      	mov	r1, r5
 800621e:	f7fa fca3 	bl	8000b68 <__aeabi_dcmpgt>
 8006222:	4603      	mov	r3, r0
 8006224:	2b00      	cmp	r3, #0
 8006226:	d010      	beq.n	800624a <CTRL_refTarget+0x87a>
				f_TrgtDist  = f_BaseDist + f_TrgtSpeed * f_Time;							// 
 8006228:	4b17      	ldr	r3, [pc, #92]	; (8006288 <CTRL_refTarget+0x8b8>)
 800622a:	ed93 7a00 	vldr	s14, [r3]
 800622e:	4b0f      	ldr	r3, [pc, #60]	; (800626c <CTRL_refTarget+0x89c>)
 8006230:	edd3 7a00 	vldr	s15, [r3]
 8006234:	ee27 7a27 	vmul.f32	s14, s14, s15
 8006238:	4b14      	ldr	r3, [pc, #80]	; (800628c <CTRL_refTarget+0x8bc>)
 800623a:	edd3 7a00 	vldr	s15, [r3]
 800623e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8006242:	4b10      	ldr	r3, [pc, #64]	; (8006284 <CTRL_refTarget+0x8b4>)
 8006244:	edc3 7a00 	vstr	s15, [r3]
			}
			else{
				f_TrgtDist  = f_LastDist;													// 
			}
			break;
 8006248:	e166      	b.n	8006518 <CTRL_refTarget+0xb48>
				f_TrgtDist  = f_LastDist;													// 
 800624a:	4b0d      	ldr	r3, [pc, #52]	; (8006280 <CTRL_refTarget+0x8b0>)
 800624c:	681b      	ldr	r3, [r3, #0]
 800624e:	4a0d      	ldr	r2, [pc, #52]	; (8006284 <CTRL_refTarget+0x8b4>)
 8006250:	6013      	str	r3, [r2, #0]
			break;
 8006252:	e161      	b.n	8006518 <CTRL_refTarget+0xb48>
 8006254:	f3af 8000 	nop.w
 8006258:	d2f1a9fc 	.word	0xd2f1a9fc
 800625c:	3f50624d 	.word	0x3f50624d
 8006260:	20000264 	.word	0x20000264
 8006264:	20000260 	.word	0x20000260
 8006268:	20000258 	.word	0x20000258
 800626c:	2000021c 	.word	0x2000021c
 8006270:	2000025c 	.word	0x2000025c
 8006274:	20000270 	.word	0x20000270
 8006278:	2000027c 	.word	0x2000027c
 800627c:	20000274 	.word	0x20000274
 8006280:	20000240 	.word	0x20000240
 8006284:	20000244 	.word	0x20000244
 8006288:	20000230 	.word	0x20000230
 800628c:	2000023c 	.word	0x2000023c
 8006290:	20000224 	.word	0x20000224

		/* dec(sura) */
		case CTRL_DEC_SURA:
			f_TrgtSpeed = f_BaseSpeed;
 8006294:	4ba4      	ldr	r3, [pc, #656]	; (8006528 <CTRL_refTarget+0xb58>)
 8006296:	681b      	ldr	r3, [r3, #0]
 8006298:	4aa4      	ldr	r2, [pc, #656]	; (800652c <CTRL_refTarget+0xb5c>)
 800629a:	6013      	str	r3, [r2, #0]

			/* CCW */
			if( f_LastAngle > 0 ){
 800629c:	4ba4      	ldr	r3, [pc, #656]	; (8006530 <CTRL_refTarget+0xb60>)
 800629e:	edd3 7a00 	vldr	s15, [r3]
 80062a2:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80062a6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80062aa:	dd59      	ble.n	8006360 <CTRL_refTarget+0x990>
				if( f_TrgtAngleS > (f_LastAngle -(f_AccAngleS * 0.001)) ){
 80062ac:	4ba1      	ldr	r3, [pc, #644]	; (8006534 <CTRL_refTarget+0xb64>)
 80062ae:	681b      	ldr	r3, [r3, #0]
 80062b0:	4618      	mov	r0, r3
 80062b2:	f7fa f971 	bl	8000598 <__aeabi_f2d>
 80062b6:	4604      	mov	r4, r0
 80062b8:	460d      	mov	r5, r1
 80062ba:	4b9d      	ldr	r3, [pc, #628]	; (8006530 <CTRL_refTarget+0xb60>)
 80062bc:	681b      	ldr	r3, [r3, #0]
 80062be:	4618      	mov	r0, r3
 80062c0:	f7fa f96a 	bl	8000598 <__aeabi_f2d>
 80062c4:	4680      	mov	r8, r0
 80062c6:	4689      	mov	r9, r1
 80062c8:	4b9b      	ldr	r3, [pc, #620]	; (8006538 <CTRL_refTarget+0xb68>)
 80062ca:	681b      	ldr	r3, [r3, #0]
 80062cc:	4618      	mov	r0, r3
 80062ce:	f7fa f963 	bl	8000598 <__aeabi_f2d>
 80062d2:	a393      	add	r3, pc, #588	; (adr r3, 8006520 <CTRL_refTarget+0xb50>)
 80062d4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80062d8:	f7fa f9b6 	bl	8000648 <__aeabi_dmul>
 80062dc:	4602      	mov	r2, r0
 80062de:	460b      	mov	r3, r1
 80062e0:	4640      	mov	r0, r8
 80062e2:	4649      	mov	r1, r9
 80062e4:	f7f9 fff8 	bl	80002d8 <__aeabi_dsub>
 80062e8:	4602      	mov	r2, r0
 80062ea:	460b      	mov	r3, r1
 80062ec:	4620      	mov	r0, r4
 80062ee:	4629      	mov	r1, r5
 80062f0:	f7fa fc3a 	bl	8000b68 <__aeabi_dcmpgt>
 80062f4:	4603      	mov	r3, r0
 80062f6:	2b00      	cmp	r3, #0
 80062f8:	d029      	beq.n	800634e <CTRL_refTarget+0x97e>
					f_TrgtAngleS = f_BaseAngleS + f_AccAngleS * f_Time;							// 
 80062fa:	4b8f      	ldr	r3, [pc, #572]	; (8006538 <CTRL_refTarget+0xb68>)
 80062fc:	ed93 7a00 	vldr	s14, [r3]
 8006300:	4b8e      	ldr	r3, [pc, #568]	; (800653c <CTRL_refTarget+0xb6c>)
 8006302:	edd3 7a00 	vldr	s15, [r3]
 8006306:	ee27 7a27 	vmul.f32	s14, s14, s15
 800630a:	4b8d      	ldr	r3, [pc, #564]	; (8006540 <CTRL_refTarget+0xb70>)
 800630c:	edd3 7a00 	vldr	s15, [r3]
 8006310:	ee77 7a27 	vadd.f32	s15, s14, s15
 8006314:	4b87      	ldr	r3, [pc, #540]	; (8006534 <CTRL_refTarget+0xb64>)
 8006316:	edc3 7a00 	vstr	s15, [r3]
					f_TrgtAngle  = f_BaseAngle + ( f_BaseAngleS + f_TrgtAngleS ) * f_Time / 2;	// 
 800631a:	4b89      	ldr	r3, [pc, #548]	; (8006540 <CTRL_refTarget+0xb70>)
 800631c:	ed93 7a00 	vldr	s14, [r3]
 8006320:	4b84      	ldr	r3, [pc, #528]	; (8006534 <CTRL_refTarget+0xb64>)
 8006322:	edd3 7a00 	vldr	s15, [r3]
 8006326:	ee37 7a27 	vadd.f32	s14, s14, s15
 800632a:	4b84      	ldr	r3, [pc, #528]	; (800653c <CTRL_refTarget+0xb6c>)
 800632c:	edd3 7a00 	vldr	s15, [r3]
 8006330:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006334:	eef0 6a00 	vmov.f32	s13, #0	; 0x40000000  2.0
 8006338:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 800633c:	4b81      	ldr	r3, [pc, #516]	; (8006544 <CTRL_refTarget+0xb74>)
 800633e:	edd3 7a00 	vldr	s15, [r3]
 8006342:	ee77 7a27 	vadd.f32	s15, s14, s15
 8006346:	4b80      	ldr	r3, [pc, #512]	; (8006548 <CTRL_refTarget+0xb78>)
 8006348:	edc3 7a00 	vstr	s15, [r3]
 800634c:	e061      	b.n	8006412 <CTRL_refTarget+0xa42>
				}
				else{
					f_TrgtAngleS = 0.0;
 800634e:	4b79      	ldr	r3, [pc, #484]	; (8006534 <CTRL_refTarget+0xb64>)
 8006350:	f04f 0200 	mov.w	r2, #0
 8006354:	601a      	str	r2, [r3, #0]
					f_TrgtAngle  = f_LastAngle;													// 
 8006356:	4b76      	ldr	r3, [pc, #472]	; (8006530 <CTRL_refTarget+0xb60>)
 8006358:	681b      	ldr	r3, [r3, #0]
 800635a:	4a7b      	ldr	r2, [pc, #492]	; (8006548 <CTRL_refTarget+0xb78>)
 800635c:	6013      	str	r3, [r2, #0]
 800635e:	e058      	b.n	8006412 <CTRL_refTarget+0xa42>
				}
			}
			/*CW*/
			else{
				if( f_TrgtAngleS < (f_LastAngle +(f_AccAngleS * 0.001)) ){
 8006360:	4b74      	ldr	r3, [pc, #464]	; (8006534 <CTRL_refTarget+0xb64>)
 8006362:	681b      	ldr	r3, [r3, #0]
 8006364:	4618      	mov	r0, r3
 8006366:	f7fa f917 	bl	8000598 <__aeabi_f2d>
 800636a:	4604      	mov	r4, r0
 800636c:	460d      	mov	r5, r1
 800636e:	4b70      	ldr	r3, [pc, #448]	; (8006530 <CTRL_refTarget+0xb60>)
 8006370:	681b      	ldr	r3, [r3, #0]
 8006372:	4618      	mov	r0, r3
 8006374:	f7fa f910 	bl	8000598 <__aeabi_f2d>
 8006378:	4680      	mov	r8, r0
 800637a:	4689      	mov	r9, r1
 800637c:	4b6e      	ldr	r3, [pc, #440]	; (8006538 <CTRL_refTarget+0xb68>)
 800637e:	681b      	ldr	r3, [r3, #0]
 8006380:	4618      	mov	r0, r3
 8006382:	f7fa f909 	bl	8000598 <__aeabi_f2d>
 8006386:	a366      	add	r3, pc, #408	; (adr r3, 8006520 <CTRL_refTarget+0xb50>)
 8006388:	e9d3 2300 	ldrd	r2, r3, [r3]
 800638c:	f7fa f95c 	bl	8000648 <__aeabi_dmul>
 8006390:	4602      	mov	r2, r0
 8006392:	460b      	mov	r3, r1
 8006394:	4640      	mov	r0, r8
 8006396:	4649      	mov	r1, r9
 8006398:	f7f9 ffa0 	bl	80002dc <__adddf3>
 800639c:	4602      	mov	r2, r0
 800639e:	460b      	mov	r3, r1
 80063a0:	4620      	mov	r0, r4
 80063a2:	4629      	mov	r1, r5
 80063a4:	f7fa fbc2 	bl	8000b2c <__aeabi_dcmplt>
 80063a8:	4603      	mov	r3, r0
 80063aa:	2b00      	cmp	r3, #0
 80063ac:	d029      	beq.n	8006402 <CTRL_refTarget+0xa32>
					f_TrgtAngleS = f_BaseAngleS + f_AccAngleS * f_Time;							// 
 80063ae:	4b62      	ldr	r3, [pc, #392]	; (8006538 <CTRL_refTarget+0xb68>)
 80063b0:	ed93 7a00 	vldr	s14, [r3]
 80063b4:	4b61      	ldr	r3, [pc, #388]	; (800653c <CTRL_refTarget+0xb6c>)
 80063b6:	edd3 7a00 	vldr	s15, [r3]
 80063ba:	ee27 7a27 	vmul.f32	s14, s14, s15
 80063be:	4b60      	ldr	r3, [pc, #384]	; (8006540 <CTRL_refTarget+0xb70>)
 80063c0:	edd3 7a00 	vldr	s15, [r3]
 80063c4:	ee77 7a27 	vadd.f32	s15, s14, s15
 80063c8:	4b5a      	ldr	r3, [pc, #360]	; (8006534 <CTRL_refTarget+0xb64>)
 80063ca:	edc3 7a00 	vstr	s15, [r3]
					f_TrgtAngle  = f_BaseAngle + ( f_BaseAngleS + f_TrgtAngleS ) * f_Time / 2;	// 
 80063ce:	4b5c      	ldr	r3, [pc, #368]	; (8006540 <CTRL_refTarget+0xb70>)
 80063d0:	ed93 7a00 	vldr	s14, [r3]
 80063d4:	4b57      	ldr	r3, [pc, #348]	; (8006534 <CTRL_refTarget+0xb64>)
 80063d6:	edd3 7a00 	vldr	s15, [r3]
 80063da:	ee37 7a27 	vadd.f32	s14, s14, s15
 80063de:	4b57      	ldr	r3, [pc, #348]	; (800653c <CTRL_refTarget+0xb6c>)
 80063e0:	edd3 7a00 	vldr	s15, [r3]
 80063e4:	ee67 7a27 	vmul.f32	s15, s14, s15
 80063e8:	eef0 6a00 	vmov.f32	s13, #0	; 0x40000000  2.0
 80063ec:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 80063f0:	4b54      	ldr	r3, [pc, #336]	; (8006544 <CTRL_refTarget+0xb74>)
 80063f2:	edd3 7a00 	vldr	s15, [r3]
 80063f6:	ee77 7a27 	vadd.f32	s15, s14, s15
 80063fa:	4b53      	ldr	r3, [pc, #332]	; (8006548 <CTRL_refTarget+0xb78>)
 80063fc:	edc3 7a00 	vstr	s15, [r3]
 8006400:	e007      	b.n	8006412 <CTRL_refTarget+0xa42>
				}
				else{
					f_TrgtAngleS = 0.0;
 8006402:	4b4c      	ldr	r3, [pc, #304]	; (8006534 <CTRL_refTarget+0xb64>)
 8006404:	f04f 0200 	mov.w	r2, #0
 8006408:	601a      	str	r2, [r3, #0]
					f_TrgtAngle  = f_LastAngle;													// 
 800640a:	4b49      	ldr	r3, [pc, #292]	; (8006530 <CTRL_refTarget+0xb60>)
 800640c:	681b      	ldr	r3, [r3, #0]
 800640e:	4a4e      	ldr	r2, [pc, #312]	; (8006548 <CTRL_refTarget+0xb78>)
 8006410:	6013      	str	r3, [r2, #0]
				}
			}

			/* Position CTRL */
			if( f_LastDist > (f_TrgtDist - (f_TrgtSpeed * 0.001)) ){													// 
 8006412:	4b4e      	ldr	r3, [pc, #312]	; (800654c <CTRL_refTarget+0xb7c>)
 8006414:	681b      	ldr	r3, [r3, #0]
 8006416:	4618      	mov	r0, r3
 8006418:	f7fa f8be 	bl	8000598 <__aeabi_f2d>
 800641c:	4604      	mov	r4, r0
 800641e:	460d      	mov	r5, r1
 8006420:	4b4b      	ldr	r3, [pc, #300]	; (8006550 <CTRL_refTarget+0xb80>)
 8006422:	681b      	ldr	r3, [r3, #0]
 8006424:	4618      	mov	r0, r3
 8006426:	f7fa f8b7 	bl	8000598 <__aeabi_f2d>
 800642a:	4680      	mov	r8, r0
 800642c:	4689      	mov	r9, r1
 800642e:	4b3f      	ldr	r3, [pc, #252]	; (800652c <CTRL_refTarget+0xb5c>)
 8006430:	681b      	ldr	r3, [r3, #0]
 8006432:	4618      	mov	r0, r3
 8006434:	f7fa f8b0 	bl	8000598 <__aeabi_f2d>
 8006438:	a339      	add	r3, pc, #228	; (adr r3, 8006520 <CTRL_refTarget+0xb50>)
 800643a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800643e:	f7fa f903 	bl	8000648 <__aeabi_dmul>
 8006442:	4602      	mov	r2, r0
 8006444:	460b      	mov	r3, r1
 8006446:	4640      	mov	r0, r8
 8006448:	4649      	mov	r1, r9
 800644a:	f7f9 ff45 	bl	80002d8 <__aeabi_dsub>
 800644e:	4602      	mov	r2, r0
 8006450:	460b      	mov	r3, r1
 8006452:	4620      	mov	r0, r4
 8006454:	4629      	mov	r1, r5
 8006456:	f7fa fb87 	bl	8000b68 <__aeabi_dcmpgt>
 800645a:	4603      	mov	r3, r0
 800645c:	2b00      	cmp	r3, #0
 800645e:	d010      	beq.n	8006482 <CTRL_refTarget+0xab2>
				f_TrgtDist  = f_BaseDist + f_TrgtSpeed * f_Time;							// 
 8006460:	4b32      	ldr	r3, [pc, #200]	; (800652c <CTRL_refTarget+0xb5c>)
 8006462:	ed93 7a00 	vldr	s14, [r3]
 8006466:	4b35      	ldr	r3, [pc, #212]	; (800653c <CTRL_refTarget+0xb6c>)
 8006468:	edd3 7a00 	vldr	s15, [r3]
 800646c:	ee27 7a27 	vmul.f32	s14, s14, s15
 8006470:	4b38      	ldr	r3, [pc, #224]	; (8006554 <CTRL_refTarget+0xb84>)
 8006472:	edd3 7a00 	vldr	s15, [r3]
 8006476:	ee77 7a27 	vadd.f32	s15, s14, s15
 800647a:	4b35      	ldr	r3, [pc, #212]	; (8006550 <CTRL_refTarget+0xb80>)
 800647c:	edc3 7a00 	vstr	s15, [r3]
			}
			else{
				f_TrgtDist  = f_LastDist;													// 
			}
			break;
 8006480:	e04a      	b.n	8006518 <CTRL_refTarget+0xb48>
				f_TrgtDist  = f_LastDist;													// 
 8006482:	4b32      	ldr	r3, [pc, #200]	; (800654c <CTRL_refTarget+0xb7c>)
 8006484:	681b      	ldr	r3, [r3, #0]
 8006486:	4a32      	ldr	r2, [pc, #200]	; (8006550 <CTRL_refTarget+0xb80>)
 8006488:	6013      	str	r3, [r2, #0]
			break;
 800648a:	e045      	b.n	8006518 <CTRL_refTarget+0xb48>

		/* escape(sura) */
		case CTRL_EXIT_SURA:
			f_TrgtSpeed = f_BaseSpeed;
 800648c:	4b26      	ldr	r3, [pc, #152]	; (8006528 <CTRL_refTarget+0xb58>)
 800648e:	681b      	ldr	r3, [r3, #0]
 8006490:	4a26      	ldr	r2, [pc, #152]	; (800652c <CTRL_refTarget+0xb5c>)
 8006492:	6013      	str	r3, [r2, #0]
			f_TrgtAngleS = 0;
 8006494:	4b27      	ldr	r3, [pc, #156]	; (8006534 <CTRL_refTarget+0xb64>)
 8006496:	f04f 0200 	mov.w	r2, #0
 800649a:	601a      	str	r2, [r3, #0]
			if( f_TrgtDist <= (f_LastDist -f_TrgtSpeed * 0.001)){
 800649c:	4b2c      	ldr	r3, [pc, #176]	; (8006550 <CTRL_refTarget+0xb80>)
 800649e:	681b      	ldr	r3, [r3, #0]
 80064a0:	4618      	mov	r0, r3
 80064a2:	f7fa f879 	bl	8000598 <__aeabi_f2d>
 80064a6:	4604      	mov	r4, r0
 80064a8:	460d      	mov	r5, r1
 80064aa:	4b28      	ldr	r3, [pc, #160]	; (800654c <CTRL_refTarget+0xb7c>)
 80064ac:	681b      	ldr	r3, [r3, #0]
 80064ae:	4618      	mov	r0, r3
 80064b0:	f7fa f872 	bl	8000598 <__aeabi_f2d>
 80064b4:	4680      	mov	r8, r0
 80064b6:	4689      	mov	r9, r1
 80064b8:	4b1c      	ldr	r3, [pc, #112]	; (800652c <CTRL_refTarget+0xb5c>)
 80064ba:	681b      	ldr	r3, [r3, #0]
 80064bc:	4618      	mov	r0, r3
 80064be:	f7fa f86b 	bl	8000598 <__aeabi_f2d>
 80064c2:	a317      	add	r3, pc, #92	; (adr r3, 8006520 <CTRL_refTarget+0xb50>)
 80064c4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80064c8:	f7fa f8be 	bl	8000648 <__aeabi_dmul>
 80064cc:	4602      	mov	r2, r0
 80064ce:	460b      	mov	r3, r1
 80064d0:	4640      	mov	r0, r8
 80064d2:	4649      	mov	r1, r9
 80064d4:	f7f9 ff00 	bl	80002d8 <__aeabi_dsub>
 80064d8:	4602      	mov	r2, r0
 80064da:	460b      	mov	r3, r1
 80064dc:	4620      	mov	r0, r4
 80064de:	4629      	mov	r1, r5
 80064e0:	f7fa fb2e 	bl	8000b40 <__aeabi_dcmple>
 80064e4:	4603      	mov	r3, r0
 80064e6:	2b00      	cmp	r3, #0
 80064e8:	d010      	beq.n	800650c <CTRL_refTarget+0xb3c>
				f_TrgtDist  = f_BaseDist + f_TrgtSpeed * f_Time;								// 
 80064ea:	4b10      	ldr	r3, [pc, #64]	; (800652c <CTRL_refTarget+0xb5c>)
 80064ec:	ed93 7a00 	vldr	s14, [r3]
 80064f0:	4b12      	ldr	r3, [pc, #72]	; (800653c <CTRL_refTarget+0xb6c>)
 80064f2:	edd3 7a00 	vldr	s15, [r3]
 80064f6:	ee27 7a27 	vmul.f32	s14, s14, s15
 80064fa:	4b16      	ldr	r3, [pc, #88]	; (8006554 <CTRL_refTarget+0xb84>)
 80064fc:	edd3 7a00 	vldr	s15, [r3]
 8006500:	ee77 7a27 	vadd.f32	s15, s14, s15
 8006504:	4b12      	ldr	r3, [pc, #72]	; (8006550 <CTRL_refTarget+0xb80>)
 8006506:	edc3 7a00 	vstr	s15, [r3]
			}
			else{
				f_TrgtDist  = f_LastDist;														// 
			}
			break;
 800650a:	e005      	b.n	8006518 <CTRL_refTarget+0xb48>
				f_TrgtDist  = f_LastDist;														// 
 800650c:	4b0f      	ldr	r3, [pc, #60]	; (800654c <CTRL_refTarget+0xb7c>)
 800650e:	681b      	ldr	r3, [r3, #0]
 8006510:	4a0f      	ldr	r2, [pc, #60]	; (8006550 <CTRL_refTarget+0xb80>)
 8006512:	6013      	str	r3, [r2, #0]
			break;
 8006514:	e000      	b.n	8006518 <CTRL_refTarget+0xb48>

		/* etc */
		default:
			break;
 8006516:	bf00      	nop
	}
}
 8006518:	bf00      	nop
 800651a:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 800651e:	bf00      	nop
 8006520:	d2f1a9fc 	.word	0xd2f1a9fc
 8006524:	3f50624d 	.word	0x3f50624d
 8006528:	20000224 	.word	0x20000224
 800652c:	20000230 	.word	0x20000230
 8006530:	20000274 	.word	0x20000274
 8006534:	20000264 	.word	0x20000264
 8006538:	20000258 	.word	0x20000258
 800653c:	2000021c 	.word	0x2000021c
 8006540:	2000025c 	.word	0x2000025c
 8006544:	20000270 	.word	0x20000270
 8006548:	2000027c 	.word	0x2000027c
 800654c:	20000240 	.word	0x20000240
 8006550:	20000244 	.word	0x20000244
 8006554:	2000023c 	.word	0x2000023c

08006558 <Chg_ParamID>:

enPARAM_MODE Chg_ParamID( enCTRL_TYPE en_type )
{
 8006558:	b480      	push	{r7}
 800655a:	b083      	sub	sp, #12
 800655c:	af00      	add	r7, sp, #0
 800655e:	4603      	mov	r3, r0
 8006560:	71fb      	strb	r3, [r7, #7]
	switch( en_type ){
 8006562:	79fb      	ldrb	r3, [r7, #7]
 8006564:	2b0e      	cmp	r3, #14
 8006566:	d83f      	bhi.n	80065e8 <Chg_ParamID+0x90>
 8006568:	a201      	add	r2, pc, #4	; (adr r2, 8006570 <Chg_ParamID+0x18>)
 800656a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800656e:	bf00      	nop
 8006570:	080065ad 	.word	0x080065ad
 8006574:	080065b1 	.word	0x080065b1
 8006578:	080065b5 	.word	0x080065b5
 800657c:	080065bd 	.word	0x080065bd
 8006580:	080065c1 	.word	0x080065c1
 8006584:	080065c5 	.word	0x080065c5
 8006588:	080065b9 	.word	0x080065b9
 800658c:	080065c9 	.word	0x080065c9
 8006590:	080065cd 	.word	0x080065cd
 8006594:	080065d1 	.word	0x080065d1
 8006598:	080065d5 	.word	0x080065d5
 800659c:	080065d9 	.word	0x080065d9
 80065a0:	080065dd 	.word	0x080065dd
 80065a4:	080065e1 	.word	0x080065e1
 80065a8:	080065e5 	.word	0x080065e5
		case CTRL_ACC:			return PARAM_ACC;				// ()
 80065ac:	2301      	movs	r3, #1
 80065ae:	e01c      	b.n	80065ea <Chg_ParamID+0x92>
		case CTRL_CONST:		return PARAM_CONST;				// ()
 80065b0:	2302      	movs	r3, #2
 80065b2:	e01a      	b.n	80065ea <Chg_ParamID+0x92>
		case CTRL_DEC:			return PARAM_DEC;				// ()
 80065b4:	2303      	movs	r3, #3
 80065b6:	e018      	b.n	80065ea <Chg_ParamID+0x92>
		case CTRL_HIT_WALL:		return PARAM_HIT_WALL;			// 
 80065b8:	2307      	movs	r3, #7
 80065ba:	e016      	b.n	80065ea <Chg_ParamID+0x92>
//		case DCMC_BACK_ACC:		return PARAM_BACK_ACC;			// ()
//		case DCMC_BACK_CONST:		return PARAM_BACK_CONST;		// ()
//		case DCMC_BACK_DEC:		return PARAM_BACK_DEC;			// ()
		case CTRL_SKEW_ACC:		return PARAM_SKEW_ACC;			// ()
 80065bc:	2304      	movs	r3, #4
 80065be:	e014      	b.n	80065ea <Chg_ParamID+0x92>
		case CTRL_SKEW_CONST:		return PARAM_SKEW_CONST;		// ()
 80065c0:	2305      	movs	r3, #5
 80065c2:	e012      	b.n	80065ea <Chg_ParamID+0x92>
		case CTRL_SKEW_DEC:		return PARAM_SKEW_DEC;			// ()
 80065c4:	2306      	movs	r3, #6
 80065c6:	e010      	b.n	80065ea <Chg_ParamID+0x92>
		case CTRL_ACC_TRUN:		return PARAM_ACC_TRUN;			// ()
 80065c8:	230a      	movs	r3, #10
 80065ca:	e00e      	b.n	80065ea <Chg_ParamID+0x92>
		case CTRL_CONST_TRUN:		return PARAM_CONST_TRUN;		// ()
 80065cc:	230b      	movs	r3, #11
 80065ce:	e00c      	b.n	80065ea <Chg_ParamID+0x92>
		case CTRL_DEC_TRUN:		return PARAM_DEC_TRUN;			// ()
 80065d0:	230c      	movs	r3, #12
 80065d2:	e00a      	b.n	80065ea <Chg_ParamID+0x92>
		case CTRL_ENTRY_SURA:		return PARAM_ENTRY_SURA;		// ()
 80065d4:	230f      	movs	r3, #15
 80065d6:	e008      	b.n	80065ea <Chg_ParamID+0x92>
		case CTRL_ACC_SURA:		return PARAM_ACC_SURA;			// ()
 80065d8:	2310      	movs	r3, #16
 80065da:	e006      	b.n	80065ea <Chg_ParamID+0x92>
		case CTRL_CONST_SURA:		return PARAM_CONST_SURA;		// ()
 80065dc:	2311      	movs	r3, #17
 80065de:	e004      	b.n	80065ea <Chg_ParamID+0x92>
		case CTRL_DEC_SURA:		return PARAM_DEC_SURA;			// ()
 80065e0:	2312      	movs	r3, #18
 80065e2:	e002      	b.n	80065ea <Chg_ParamID+0x92>
		case CTRL_EXIT_SURA:		return PARAM_EXIT_SURA;			// ()
 80065e4:	2313      	movs	r3, #19
 80065e6:	e000      	b.n	80065ea <Chg_ParamID+0x92>
		default:			return PARAM_NC;
 80065e8:	23ff      	movs	r3, #255	; 0xff
	}
}
 80065ea:	4618      	mov	r0, r3
 80065ec:	370c      	adds	r7, #12
 80065ee:	46bd      	mov	sp, r7
 80065f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065f4:	4770      	bx	lr
 80065f6:	bf00      	nop

080065f8 <CTRL_getFF_speed>:

void CTRL_getFF_speed( float* p_err )
{
 80065f8:	b580      	push	{r7, lr}
 80065fa:	b084      	sub	sp, #16
 80065fc:	af00      	add	r7, sp, #0
 80065fe:	6078      	str	r0, [r7, #4]
	float f_ff_speed_acc = 0.0f;
 8006600:	f04f 0300 	mov.w	r3, #0
 8006604:	60fb      	str	r3, [r7, #12]
	float f_ff_speed = 0.0f;
 8006606:	f04f 0300 	mov.w	r3, #0
 800660a:	60bb      	str	r3, [r7, #8]

	f_ff_speed_acc	= PARAM_getGain( Chg_ParamID(en_Type) )->f_FF_speed_acc;
 800660c:	4b3c      	ldr	r3, [pc, #240]	; (8006700 <CTRL_getFF_speed+0x108>)
 800660e:	781b      	ldrb	r3, [r3, #0]
 8006610:	4618      	mov	r0, r3
 8006612:	f7ff ffa1 	bl	8006558 <Chg_ParamID>
 8006616:	4603      	mov	r3, r0
 8006618:	4618      	mov	r0, r3
 800661a:	f7fc f8f9 	bl	8002810 <PARAM_getGain>
 800661e:	4603      	mov	r3, r0
 8006620:	681b      	ldr	r3, [r3, #0]
 8006622:	60fb      	str	r3, [r7, #12]
	f_ff_speed		= PARAM_getGain( Chg_ParamID(en_Type) )->f_FF_speed;
 8006624:	4b36      	ldr	r3, [pc, #216]	; (8006700 <CTRL_getFF_speed+0x108>)
 8006626:	781b      	ldrb	r3, [r3, #0]
 8006628:	4618      	mov	r0, r3
 800662a:	f7ff ff95 	bl	8006558 <Chg_ParamID>
 800662e:	4603      	mov	r3, r0
 8006630:	4618      	mov	r0, r3
 8006632:	f7fc f8ed 	bl	8002810 <PARAM_getGain>
 8006636:	4603      	mov	r3, r0
 8006638:	685b      	ldr	r3, [r3, #4]
 800663a:	60bb      	str	r3, [r7, #8]

	/*  */
	switch( en_Type ){
 800663c:	4b30      	ldr	r3, [pc, #192]	; (8006700 <CTRL_getFF_speed+0x108>)
 800663e:	781b      	ldrb	r3, [r3, #0]
 8006640:	2b0e      	cmp	r3, #14
 8006642:	d854      	bhi.n	80066ee <CTRL_getFF_speed+0xf6>
 8006644:	a201      	add	r2, pc, #4	; (adr r2, 800664c <CTRL_getFF_speed+0x54>)
 8006646:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800664a:	bf00      	nop
 800664c:	08006689 	.word	0x08006689
 8006650:	080066b1 	.word	0x080066b1
 8006654:	080066c7 	.word	0x080066c7
 8006658:	08006689 	.word	0x08006689
 800665c:	080066b1 	.word	0x080066b1
 8006660:	080066c7 	.word	0x080066c7
 8006664:	08006689 	.word	0x08006689
 8006668:	08006689 	.word	0x08006689
 800666c:	080066b1 	.word	0x080066b1
 8006670:	080066c7 	.word	0x080066c7
 8006674:	080066b1 	.word	0x080066b1
 8006678:	08006689 	.word	0x08006689
 800667c:	080066b1 	.word	0x080066b1
 8006680:	080066c7 	.word	0x080066c7
 8006684:	080066b1 	.word	0x080066b1
		case CTRL_ACC:
		case CTRL_HIT_WALL:
		case CTRL_SKEW_ACC:
		case CTRL_ACC_TRUN:
		case CTRL_ACC_SURA:
			*p_err = f_Acc * f_ff_speed_acc + f_TrgtSpeed * f_ff_speed ;
 8006688:	4b1e      	ldr	r3, [pc, #120]	; (8006704 <CTRL_getFF_speed+0x10c>)
 800668a:	ed93 7a00 	vldr	s14, [r3]
 800668e:	edd7 7a03 	vldr	s15, [r7, #12]
 8006692:	ee27 7a27 	vmul.f32	s14, s14, s15
 8006696:	4b1c      	ldr	r3, [pc, #112]	; (8006708 <CTRL_getFF_speed+0x110>)
 8006698:	edd3 6a00 	vldr	s13, [r3]
 800669c:	edd7 7a02 	vldr	s15, [r7, #8]
 80066a0:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80066a4:	ee77 7a27 	vadd.f32	s15, s14, s15
 80066a8:	687b      	ldr	r3, [r7, #4]
 80066aa:	edc3 7a00 	vstr	s15, [r3]
			break;
 80066ae:	e023      	b.n	80066f8 <CTRL_getFF_speed+0x100>
		case CTRL_SKEW_CONST:
		case CTRL_CONST_TRUN:
		case CTRL_ENTRY_SURA:
		case CTRL_EXIT_SURA:
		case CTRL_CONST_SURA:
			*p_err = f_TrgtSpeed * f_ff_speed ;
 80066b0:	4b15      	ldr	r3, [pc, #84]	; (8006708 <CTRL_getFF_speed+0x110>)
 80066b2:	ed93 7a00 	vldr	s14, [r3]
 80066b6:	edd7 7a02 	vldr	s15, [r7, #8]
 80066ba:	ee67 7a27 	vmul.f32	s15, s14, s15
 80066be:	687b      	ldr	r3, [r7, #4]
 80066c0:	edc3 7a00 	vstr	s15, [r3]
			break;
 80066c4:	e018      	b.n	80066f8 <CTRL_getFF_speed+0x100>

		case CTRL_DEC:
		case CTRL_SKEW_DEC:
		case CTRL_DEC_TRUN:
		case CTRL_DEC_SURA:
			*p_err = f_Acc * f_ff_speed_acc * (-1) + f_TrgtSpeed * f_ff_speed;
 80066c6:	4b10      	ldr	r3, [pc, #64]	; (8006708 <CTRL_getFF_speed+0x110>)
 80066c8:	ed93 7a00 	vldr	s14, [r3]
 80066cc:	edd7 7a02 	vldr	s15, [r7, #8]
 80066d0:	ee27 7a27 	vmul.f32	s14, s14, s15
 80066d4:	4b0b      	ldr	r3, [pc, #44]	; (8006704 <CTRL_getFF_speed+0x10c>)
 80066d6:	edd3 6a00 	vldr	s13, [r3]
 80066da:	edd7 7a03 	vldr	s15, [r7, #12]
 80066de:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80066e2:	ee77 7a67 	vsub.f32	s15, s14, s15
 80066e6:	687b      	ldr	r3, [r7, #4]
 80066e8:	edc3 7a00 	vstr	s15, [r3]
			break;
 80066ec:	e004      	b.n	80066f8 <CTRL_getFF_speed+0x100>

		// 
		default:
			*p_err = 0;
 80066ee:	687b      	ldr	r3, [r7, #4]
 80066f0:	f04f 0200 	mov.w	r2, #0
 80066f4:	601a      	str	r2, [r3, #0]
			break;										// 
 80066f6:	bf00      	nop
	}

}
 80066f8:	bf00      	nop
 80066fa:	3710      	adds	r7, #16
 80066fc:	46bd      	mov	sp, r7
 80066fe:	bd80      	pop	{r7, pc}
 8006700:	200002c2 	.word	0x200002c2
 8006704:	20000220 	.word	0x20000220
 8006708:	20000230 	.word	0x20000230

0800670c <CTRL_getFF_angle>:

void CTRL_getFF_angle( float* p_err )
{
 800670c:	b580      	push	{r7, lr}
 800670e:	b084      	sub	sp, #16
 8006710:	af00      	add	r7, sp, #0
 8006712:	6078      	str	r0, [r7, #4]
	float f_ff_angleS_acc = 0.0f;
 8006714:	f04f 0300 	mov.w	r3, #0
 8006718:	60fb      	str	r3, [r7, #12]
	float f_ff_angleS = 0.0f;
 800671a:	f04f 0300 	mov.w	r3, #0
 800671e:	60bb      	str	r3, [r7, #8]

	f_ff_angleS_acc = PARAM_getGain( Chg_ParamID(en_Type) )->f_FF_angleS_acc;
 8006720:	4b5f      	ldr	r3, [pc, #380]	; (80068a0 <CTRL_getFF_angle+0x194>)
 8006722:	781b      	ldrb	r3, [r3, #0]
 8006724:	4618      	mov	r0, r3
 8006726:	f7ff ff17 	bl	8006558 <Chg_ParamID>
 800672a:	4603      	mov	r3, r0
 800672c:	4618      	mov	r0, r3
 800672e:	f7fc f86f 	bl	8002810 <PARAM_getGain>
 8006732:	4603      	mov	r3, r0
 8006734:	689b      	ldr	r3, [r3, #8]
 8006736:	60fb      	str	r3, [r7, #12]
	f_ff_angleS 	= PARAM_getGain( Chg_ParamID(en_Type) )->f_FF_angleS;
 8006738:	4b59      	ldr	r3, [pc, #356]	; (80068a0 <CTRL_getFF_angle+0x194>)
 800673a:	781b      	ldrb	r3, [r3, #0]
 800673c:	4618      	mov	r0, r3
 800673e:	f7ff ff0b 	bl	8006558 <Chg_ParamID>
 8006742:	4603      	mov	r3, r0
 8006744:	4618      	mov	r0, r3
 8006746:	f7fc f863 	bl	8002810 <PARAM_getGain>
 800674a:	4603      	mov	r3, r0
 800674c:	68db      	ldr	r3, [r3, #12]
 800674e:	60bb      	str	r3, [r7, #8]

	/*  */
	switch( en_Type ){
 8006750:	4b53      	ldr	r3, [pc, #332]	; (80068a0 <CTRL_getFF_angle+0x194>)
 8006752:	781b      	ldrb	r3, [r3, #0]
 8006754:	2b0e      	cmp	r3, #14
 8006756:	f200 809a 	bhi.w	800688e <CTRL_getFF_angle+0x182>
 800675a:	a201      	add	r2, pc, #4	; (adr r2, 8006760 <CTRL_getFF_angle+0x54>)
 800675c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006760:	0800679d 	.word	0x0800679d
 8006764:	080067fd 	.word	0x080067fd
 8006768:	0800682f 	.word	0x0800682f
 800676c:	0800679d 	.word	0x0800679d
 8006770:	080067fd 	.word	0x080067fd
 8006774:	0800682f 	.word	0x0800682f
 8006778:	0800679d 	.word	0x0800679d
 800677c:	0800679d 	.word	0x0800679d
 8006780:	080067fd 	.word	0x080067fd
 8006784:	0800682f 	.word	0x0800682f
 8006788:	080067fd 	.word	0x080067fd
 800678c:	0800679d 	.word	0x0800679d
 8006790:	080067fd 	.word	0x080067fd
 8006794:	0800682f 	.word	0x0800682f
 8006798:	080067fd 	.word	0x080067fd
		case CTRL_ACC:
		case CTRL_HIT_WALL:
		case CTRL_SKEW_ACC:
		case CTRL_ACC_TRUN:
		case CTRL_ACC_SURA:
			*p_err =FABS(f_AccAngleS) * f_ff_angleS_acc + FABS(f_TrgtAngleS) * f_ff_angleS;
 800679c:	4b41      	ldr	r3, [pc, #260]	; (80068a4 <CTRL_getFF_angle+0x198>)
 800679e:	edd3 7a00 	vldr	s15, [r3]
 80067a2:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80067a6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80067aa:	db03      	blt.n	80067b4 <CTRL_getFF_angle+0xa8>
 80067ac:	4b3d      	ldr	r3, [pc, #244]	; (80068a4 <CTRL_getFF_angle+0x198>)
 80067ae:	edd3 7a00 	vldr	s15, [r3]
 80067b2:	e004      	b.n	80067be <CTRL_getFF_angle+0xb2>
 80067b4:	4b3b      	ldr	r3, [pc, #236]	; (80068a4 <CTRL_getFF_angle+0x198>)
 80067b6:	edd3 7a00 	vldr	s15, [r3]
 80067ba:	eef1 7a67 	vneg.f32	s15, s15
 80067be:	ed97 7a03 	vldr	s14, [r7, #12]
 80067c2:	ee27 7a87 	vmul.f32	s14, s15, s14
 80067c6:	4b38      	ldr	r3, [pc, #224]	; (80068a8 <CTRL_getFF_angle+0x19c>)
 80067c8:	edd3 7a00 	vldr	s15, [r3]
 80067cc:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80067d0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80067d4:	db03      	blt.n	80067de <CTRL_getFF_angle+0xd2>
 80067d6:	4b34      	ldr	r3, [pc, #208]	; (80068a8 <CTRL_getFF_angle+0x19c>)
 80067d8:	edd3 7a00 	vldr	s15, [r3]
 80067dc:	e004      	b.n	80067e8 <CTRL_getFF_angle+0xdc>
 80067de:	4b32      	ldr	r3, [pc, #200]	; (80068a8 <CTRL_getFF_angle+0x19c>)
 80067e0:	edd3 7a00 	vldr	s15, [r3]
 80067e4:	eef1 7a67 	vneg.f32	s15, s15
 80067e8:	edd7 6a02 	vldr	s13, [r7, #8]
 80067ec:	ee67 7aa6 	vmul.f32	s15, s15, s13
 80067f0:	ee77 7a27 	vadd.f32	s15, s14, s15
 80067f4:	687b      	ldr	r3, [r7, #4]
 80067f6:	edc3 7a00 	vstr	s15, [r3]
			break;
 80067fa:	e04d      	b.n	8006898 <CTRL_getFF_angle+0x18c>
		case CTRL_SKEW_CONST:
		case CTRL_CONST_TRUN:
		case CTRL_ENTRY_SURA:
		case CTRL_EXIT_SURA:
		case CTRL_CONST_SURA:
			*p_err = FABS(f_TrgtAngleS) * f_ff_angleS;
 80067fc:	4b2a      	ldr	r3, [pc, #168]	; (80068a8 <CTRL_getFF_angle+0x19c>)
 80067fe:	edd3 7a00 	vldr	s15, [r3]
 8006802:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8006806:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800680a:	db03      	blt.n	8006814 <CTRL_getFF_angle+0x108>
 800680c:	4b26      	ldr	r3, [pc, #152]	; (80068a8 <CTRL_getFF_angle+0x19c>)
 800680e:	edd3 7a00 	vldr	s15, [r3]
 8006812:	e004      	b.n	800681e <CTRL_getFF_angle+0x112>
 8006814:	4b24      	ldr	r3, [pc, #144]	; (80068a8 <CTRL_getFF_angle+0x19c>)
 8006816:	edd3 7a00 	vldr	s15, [r3]
 800681a:	eef1 7a67 	vneg.f32	s15, s15
 800681e:	ed97 7a02 	vldr	s14, [r7, #8]
 8006822:	ee67 7a87 	vmul.f32	s15, s15, s14
 8006826:	687b      	ldr	r3, [r7, #4]
 8006828:	edc3 7a00 	vstr	s15, [r3]
			break;
 800682c:	e034      	b.n	8006898 <CTRL_getFF_angle+0x18c>

		case CTRL_DEC:
		case CTRL_SKEW_DEC:
		case CTRL_DEC_TRUN:
		case CTRL_DEC_SURA:
			*p_err = FABS(f_AccAngleS) * f_ff_angleS_acc *(-1) + FABS(f_TrgtAngleS) * f_ff_angleS;
 800682e:	4b1e      	ldr	r3, [pc, #120]	; (80068a8 <CTRL_getFF_angle+0x19c>)
 8006830:	edd3 7a00 	vldr	s15, [r3]
 8006834:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8006838:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800683c:	db03      	blt.n	8006846 <CTRL_getFF_angle+0x13a>
 800683e:	4b1a      	ldr	r3, [pc, #104]	; (80068a8 <CTRL_getFF_angle+0x19c>)
 8006840:	edd3 7a00 	vldr	s15, [r3]
 8006844:	e004      	b.n	8006850 <CTRL_getFF_angle+0x144>
 8006846:	4b18      	ldr	r3, [pc, #96]	; (80068a8 <CTRL_getFF_angle+0x19c>)
 8006848:	edd3 7a00 	vldr	s15, [r3]
 800684c:	eef1 7a67 	vneg.f32	s15, s15
 8006850:	ed97 7a02 	vldr	s14, [r7, #8]
 8006854:	ee27 7a87 	vmul.f32	s14, s15, s14
 8006858:	4b12      	ldr	r3, [pc, #72]	; (80068a4 <CTRL_getFF_angle+0x198>)
 800685a:	edd3 7a00 	vldr	s15, [r3]
 800685e:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8006862:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006866:	db03      	blt.n	8006870 <CTRL_getFF_angle+0x164>
 8006868:	4b0e      	ldr	r3, [pc, #56]	; (80068a4 <CTRL_getFF_angle+0x198>)
 800686a:	edd3 7a00 	vldr	s15, [r3]
 800686e:	e004      	b.n	800687a <CTRL_getFF_angle+0x16e>
 8006870:	4b0c      	ldr	r3, [pc, #48]	; (80068a4 <CTRL_getFF_angle+0x198>)
 8006872:	edd3 7a00 	vldr	s15, [r3]
 8006876:	eef1 7a67 	vneg.f32	s15, s15
 800687a:	edd7 6a03 	vldr	s13, [r7, #12]
 800687e:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8006882:	ee77 7a67 	vsub.f32	s15, s14, s15
 8006886:	687b      	ldr	r3, [r7, #4]
 8006888:	edc3 7a00 	vstr	s15, [r3]
			break;
 800688c:	e004      	b.n	8006898 <CTRL_getFF_angle+0x18c>

		// 
		default:
			*p_err = 0;
 800688e:	687b      	ldr	r3, [r7, #4]
 8006890:	f04f 0200 	mov.w	r2, #0
 8006894:	601a      	str	r2, [r3, #0]
			break;										// 
 8006896:	bf00      	nop
	}

}
 8006898:	bf00      	nop
 800689a:	3710      	adds	r7, #16
 800689c:	46bd      	mov	sp, r7
 800689e:	bd80      	pop	{r7, pc}
 80068a0:	200002c2 	.word	0x200002c2
 80068a4:	20000258 	.word	0x20000258
 80068a8:	20000264 	.word	0x20000264

080068ac <CTRL_getSpeedFB>:

void CTRL_getSpeedFB( float* p_err )
{
 80068ac:	b580      	push	{r7, lr}
 80068ae:	b086      	sub	sp, #24
 80068b0:	af00      	add	r7, sp, #0
 80068b2:	6078      	str	r0, [r7, #4]
	float		f_speedErr;					// [] 
	float		f_kp = 0.0f;
 80068b4:	f04f 0300 	mov.w	r3, #0
 80068b8:	617b      	str	r3, [r7, #20]
	float		f_ki = 0.0f;
 80068ba:	f04f 0300 	mov.w	r3, #0
 80068be:	613b      	str	r3, [r7, #16]
	float		f_kd = 0.0f;
 80068c0:	f04f 0300 	mov.w	r3, #0
 80068c4:	60fb      	str	r3, [r7, #12]
	/*  */
	f_speedErr  = f_TrgtSpeed - f_NowSpeed;					// [mm/s]
 80068c6:	4b5f      	ldr	r3, [pc, #380]	; (8006a44 <CTRL_getSpeedFB+0x198>)
 80068c8:	ed93 7a00 	vldr	s14, [r3]
 80068cc:	4b5e      	ldr	r3, [pc, #376]	; (8006a48 <CTRL_getSpeedFB+0x19c>)
 80068ce:	edd3 7a00 	vldr	s15, [r3]
 80068d2:	ee77 7a67 	vsub.f32	s15, s14, s15
 80068d6:	edc7 7a02 	vstr	s15, [r7, #8]
	f_kp = PARAM_getGain( Chg_ParamID(en_Type))->f_FB_speed_kp;
 80068da:	4b5c      	ldr	r3, [pc, #368]	; (8006a4c <CTRL_getSpeedFB+0x1a0>)
 80068dc:	781b      	ldrb	r3, [r3, #0]
 80068de:	4618      	mov	r0, r3
 80068e0:	f7ff fe3a 	bl	8006558 <Chg_ParamID>
 80068e4:	4603      	mov	r3, r0
 80068e6:	4618      	mov	r0, r3
 80068e8:	f7fb ff92 	bl	8002810 <PARAM_getGain>
 80068ec:	4603      	mov	r3, r0
 80068ee:	691b      	ldr	r3, [r3, #16]
 80068f0:	617b      	str	r3, [r7, #20]
	f_ki = PARAM_getGain( Chg_ParamID(en_Type))->f_FB_speed_ki;
 80068f2:	4b56      	ldr	r3, [pc, #344]	; (8006a4c <CTRL_getSpeedFB+0x1a0>)
 80068f4:	781b      	ldrb	r3, [r3, #0]
 80068f6:	4618      	mov	r0, r3
 80068f8:	f7ff fe2e 	bl	8006558 <Chg_ParamID>
 80068fc:	4603      	mov	r3, r0
 80068fe:	4618      	mov	r0, r3
 8006900:	f7fb ff86 	bl	8002810 <PARAM_getGain>
 8006904:	4603      	mov	r3, r0
 8006906:	695b      	ldr	r3, [r3, #20]
 8006908:	613b      	str	r3, [r7, #16]
	f_kd = PARAM_getGain( Chg_ParamID(en_Type))->f_FB_speed_kd;
 800690a:	4b50      	ldr	r3, [pc, #320]	; (8006a4c <CTRL_getSpeedFB+0x1a0>)
 800690c:	781b      	ldrb	r3, [r3, #0]
 800690e:	4618      	mov	r0, r3
 8006910:	f7ff fe22 	bl	8006558 <Chg_ParamID>
 8006914:	4603      	mov	r3, r0
 8006916:	4618      	mov	r0, r3
 8006918:	f7fb ff7a 	bl	8002810 <PARAM_getGain>
 800691c:	4603      	mov	r3, r0
 800691e:	699b      	ldr	r3, [r3, #24]
 8006920:	60fb      	str	r3, [r7, #12]

	/* I */
	f_SpeedErrSum += f_speedErr * f_ki;			// I
 8006922:	ed97 7a02 	vldr	s14, [r7, #8]
 8006926:	edd7 7a04 	vldr	s15, [r7, #16]
 800692a:	ee27 7a27 	vmul.f32	s14, s14, s15
 800692e:	4b48      	ldr	r3, [pc, #288]	; (8006a50 <CTRL_getSpeedFB+0x1a4>)
 8006930:	edd3 7a00 	vldr	s15, [r3]
 8006934:	ee77 7a27 	vadd.f32	s15, s14, s15
 8006938:	4b45      	ldr	r3, [pc, #276]	; (8006a50 <CTRL_getSpeedFB+0x1a4>)
 800693a:	edc3 7a00 	vstr	s15, [r3]
	if( f_SpeedErrSum > 10000.0 ){
 800693e:	4b44      	ldr	r3, [pc, #272]	; (8006a50 <CTRL_getSpeedFB+0x1a4>)
 8006940:	edd3 7a00 	vldr	s15, [r3]
 8006944:	ed9f 7a43 	vldr	s14, [pc, #268]	; 8006a54 <CTRL_getSpeedFB+0x1a8>
 8006948:	eef4 7ac7 	vcmpe.f32	s15, s14
 800694c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006950:	dd02      	ble.n	8006958 <CTRL_getSpeedFB+0xac>
		f_SpeedErrSum = 10000.0;			// 
 8006952:	4b3f      	ldr	r3, [pc, #252]	; (8006a50 <CTRL_getSpeedFB+0x1a4>)
 8006954:	4a40      	ldr	r2, [pc, #256]	; (8006a58 <CTRL_getSpeedFB+0x1ac>)
 8006956:	601a      	str	r2, [r3, #0]
	}

	/* PID */
	*p_err = f_speedErr * f_kp + f_SpeedErrSum + ( f_speedErr - f_ErrSpeedBuf ) * f_kd;				// PI
 8006958:	ed97 7a02 	vldr	s14, [r7, #8]
 800695c:	edd7 7a05 	vldr	s15, [r7, #20]
 8006960:	ee27 7a27 	vmul.f32	s14, s14, s15
 8006964:	4b3a      	ldr	r3, [pc, #232]	; (8006a50 <CTRL_getSpeedFB+0x1a4>)
 8006966:	edd3 7a00 	vldr	s15, [r3]
 800696a:	ee37 7a27 	vadd.f32	s14, s14, s15
 800696e:	4b3b      	ldr	r3, [pc, #236]	; (8006a5c <CTRL_getSpeedFB+0x1b0>)
 8006970:	edd3 7a00 	vldr	s15, [r3]
 8006974:	edd7 6a02 	vldr	s13, [r7, #8]
 8006978:	ee76 6ae7 	vsub.f32	s13, s13, s15
 800697c:	edd7 7a03 	vldr	s15, [r7, #12]
 8006980:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8006984:	ee77 7a27 	vadd.f32	s15, s14, s15
 8006988:	687b      	ldr	r3, [r7, #4]
 800698a:	edc3 7a00 	vstr	s15, [r3]

	f_ErrSpeedBuf = f_speedErr;		// 
 800698e:	4a33      	ldr	r2, [pc, #204]	; (8006a5c <CTRL_getSpeedFB+0x1b0>)
 8006990:	68bb      	ldr	r3, [r7, #8]
 8006992:	6013      	str	r3, [r2, #0]

	/*  */
	if( FABS( f_speedErr ) < 20 ){
 8006994:	edd7 7a02 	vldr	s15, [r7, #8]
 8006998:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800699c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80069a0:	db0c      	blt.n	80069bc <CTRL_getSpeedFB+0x110>
 80069a2:	edd7 7a02 	vldr	s15, [r7, #8]
 80069a6:	eeb3 7a04 	vmov.f32	s14, #52	; 0x41a00000  20.0
 80069aa:	eef4 7ac7 	vcmpe.f32	s15, s14
 80069ae:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80069b2:	bf4c      	ite	mi
 80069b4:	2301      	movmi	r3, #1
 80069b6:	2300      	movpl	r3, #0
 80069b8:	b2db      	uxtb	r3, r3
 80069ba:	e00b      	b.n	80069d4 <CTRL_getSpeedFB+0x128>
 80069bc:	edd7 7a02 	vldr	s15, [r7, #8]
 80069c0:	eebb 7a04 	vmov.f32	s14, #180	; 0xc1a00000 -20.0
 80069c4:	eef4 7ac7 	vcmpe.f32	s15, s14
 80069c8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80069cc:	bfcc      	ite	gt
 80069ce:	2301      	movgt	r3, #1
 80069d0:	2300      	movle	r3, #0
 80069d2:	b2db      	uxtb	r3, r3
 80069d4:	2b00      	cmp	r3, #0
 80069d6:	d030      	beq.n	8006a3a <CTRL_getSpeedFB+0x18e>
		if(FABS( f_speedErr ) < 1)f_SpeedErrSum = 0;
 80069d8:	edd7 7a02 	vldr	s15, [r7, #8]
 80069dc:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80069e0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80069e4:	db0c      	blt.n	8006a00 <CTRL_getSpeedFB+0x154>
 80069e6:	edd7 7a02 	vldr	s15, [r7, #8]
 80069ea:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 80069ee:	eef4 7ac7 	vcmpe.f32	s15, s14
 80069f2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80069f6:	bf4c      	ite	mi
 80069f8:	2301      	movmi	r3, #1
 80069fa:	2300      	movpl	r3, #0
 80069fc:	b2db      	uxtb	r3, r3
 80069fe:	e00b      	b.n	8006a18 <CTRL_getSpeedFB+0x16c>
 8006a00:	edd7 7a02 	vldr	s15, [r7, #8]
 8006a04:	eebf 7a00 	vmov.f32	s14, #240	; 0xbf800000 -1.0
 8006a08:	eef4 7ac7 	vcmpe.f32	s15, s14
 8006a0c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006a10:	bfcc      	ite	gt
 8006a12:	2301      	movgt	r3, #1
 8006a14:	2300      	movle	r3, #0
 8006a16:	b2db      	uxtb	r3, r3
 8006a18:	2b00      	cmp	r3, #0
 8006a1a:	d004      	beq.n	8006a26 <CTRL_getSpeedFB+0x17a>
 8006a1c:	4b0c      	ldr	r3, [pc, #48]	; (8006a50 <CTRL_getSpeedFB+0x1a4>)
 8006a1e:	f04f 0200 	mov.w	r2, #0
 8006a22:	601a      	str	r2, [r3, #0]
		else f_SpeedErrSum /= 2;
	}

}
 8006a24:	e009      	b.n	8006a3a <CTRL_getSpeedFB+0x18e>
		else f_SpeedErrSum /= 2;
 8006a26:	4b0a      	ldr	r3, [pc, #40]	; (8006a50 <CTRL_getSpeedFB+0x1a4>)
 8006a28:	ed93 7a00 	vldr	s14, [r3]
 8006a2c:	eef0 6a00 	vmov.f32	s13, #0	; 0x40000000  2.0
 8006a30:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8006a34:	4b06      	ldr	r3, [pc, #24]	; (8006a50 <CTRL_getSpeedFB+0x1a4>)
 8006a36:	edc3 7a00 	vstr	s15, [r3]
}
 8006a3a:	bf00      	nop
 8006a3c:	3718      	adds	r7, #24
 8006a3e:	46bd      	mov	sp, r7
 8006a40:	bd80      	pop	{r7, pc}
 8006a42:	bf00      	nop
 8006a44:	20000230 	.word	0x20000230
 8006a48:	2000022c 	.word	0x2000022c
 8006a4c:	200002c2 	.word	0x200002c2
 8006a50:	20000238 	.word	0x20000238
 8006a54:	461c4000 	.word	0x461c4000
 8006a58:	461c4000 	.word	0x461c4000
 8006a5c:	20000234 	.word	0x20000234

08006a60 <CTRL_getAngleSpeedFB>:

void CTRL_getAngleSpeedFB( float* p_err )
{
 8006a60:	b580      	push	{r7, lr}
 8006a62:	ed2d 8b02 	vpush	{d8}
 8006a66:	b086      	sub	sp, #24
 8006a68:	af00      	add	r7, sp, #0
 8006a6a:	6078      	str	r0, [r7, #4]
	float f_err;					// [] 
	float f_kp = 0.0f;				// 
 8006a6c:	f04f 0300 	mov.w	r3, #0
 8006a70:	617b      	str	r3, [r7, #20]
	float f_ki = 0.0f;
 8006a72:	f04f 0300 	mov.w	r3, #0
 8006a76:	613b      	str	r3, [r7, #16]
	float f_kd = 0.0f;
 8006a78:	f04f 0300 	mov.w	r3, #0
 8006a7c:	60fb      	str	r3, [r7, #12]


	f_err = f_TrgtAngleS - GYRO_getSpeedErr();			//  - [deg/s]
 8006a7e:	4b69      	ldr	r3, [pc, #420]	; (8006c24 <CTRL_getAngleSpeedFB+0x1c4>)
 8006a80:	ed93 8a00 	vldr	s16, [r3]
 8006a84:	f000 fea4 	bl	80077d0 <GYRO_getSpeedErr>
 8006a88:	eef0 7a40 	vmov.f32	s15, s0
 8006a8c:	ee78 7a67 	vsub.f32	s15, s16, s15
 8006a90:	edc7 7a02 	vstr	s15, [r7, #8]
	f_kp = PARAM_getGain( Chg_ParamID(en_Type) )->f_FB_angleS_kp;
 8006a94:	4b64      	ldr	r3, [pc, #400]	; (8006c28 <CTRL_getAngleSpeedFB+0x1c8>)
 8006a96:	781b      	ldrb	r3, [r3, #0]
 8006a98:	4618      	mov	r0, r3
 8006a9a:	f7ff fd5d 	bl	8006558 <Chg_ParamID>
 8006a9e:	4603      	mov	r3, r0
 8006aa0:	4618      	mov	r0, r3
 8006aa2:	f7fb feb5 	bl	8002810 <PARAM_getGain>
 8006aa6:	4603      	mov	r3, r0
 8006aa8:	69db      	ldr	r3, [r3, #28]
 8006aaa:	617b      	str	r3, [r7, #20]
	f_ki = PARAM_getGain( Chg_ParamID(en_Type) )->f_FB_angleS_ki;
 8006aac:	4b5e      	ldr	r3, [pc, #376]	; (8006c28 <CTRL_getAngleSpeedFB+0x1c8>)
 8006aae:	781b      	ldrb	r3, [r3, #0]
 8006ab0:	4618      	mov	r0, r3
 8006ab2:	f7ff fd51 	bl	8006558 <Chg_ParamID>
 8006ab6:	4603      	mov	r3, r0
 8006ab8:	4618      	mov	r0, r3
 8006aba:	f7fb fea9 	bl	8002810 <PARAM_getGain>
 8006abe:	4603      	mov	r3, r0
 8006ac0:	6a1b      	ldr	r3, [r3, #32]
 8006ac2:	613b      	str	r3, [r7, #16]
	f_kd = PARAM_getGain( Chg_ParamID(en_Type) )->f_FB_angleS_kd;
 8006ac4:	4b58      	ldr	r3, [pc, #352]	; (8006c28 <CTRL_getAngleSpeedFB+0x1c8>)
 8006ac6:	781b      	ldrb	r3, [r3, #0]
 8006ac8:	4618      	mov	r0, r3
 8006aca:	f7ff fd45 	bl	8006558 <Chg_ParamID>
 8006ace:	4603      	mov	r3, r0
 8006ad0:	4618      	mov	r0, r3
 8006ad2:	f7fb fe9d 	bl	8002810 <PARAM_getGain>
 8006ad6:	4603      	mov	r3, r0
 8006ad8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006ada:	60fb      	str	r3, [r7, #12]

	f_AngleSErrSum += f_err*f_ki;
 8006adc:	ed97 7a02 	vldr	s14, [r7, #8]
 8006ae0:	edd7 7a04 	vldr	s15, [r7, #16]
 8006ae4:	ee27 7a27 	vmul.f32	s14, s14, s15
 8006ae8:	4b50      	ldr	r3, [pc, #320]	; (8006c2c <CTRL_getAngleSpeedFB+0x1cc>)
 8006aea:	edd3 7a00 	vldr	s15, [r3]
 8006aee:	ee77 7a27 	vadd.f32	s15, s14, s15
 8006af2:	4b4e      	ldr	r3, [pc, #312]	; (8006c2c <CTRL_getAngleSpeedFB+0x1cc>)
 8006af4:	edc3 7a00 	vstr	s15, [r3]

	if(f_AngleSErrSum > 10000.0){
 8006af8:	4b4c      	ldr	r3, [pc, #304]	; (8006c2c <CTRL_getAngleSpeedFB+0x1cc>)
 8006afa:	edd3 7a00 	vldr	s15, [r3]
 8006afe:	ed9f 7a4c 	vldr	s14, [pc, #304]	; 8006c30 <CTRL_getAngleSpeedFB+0x1d0>
 8006b02:	eef4 7ac7 	vcmpe.f32	s15, s14
 8006b06:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006b0a:	dd03      	ble.n	8006b14 <CTRL_getAngleSpeedFB+0xb4>
		f_AngleSErrSum = 10000.0;			//
 8006b0c:	4b47      	ldr	r3, [pc, #284]	; (8006c2c <CTRL_getAngleSpeedFB+0x1cc>)
 8006b0e:	4a49      	ldr	r2, [pc, #292]	; (8006c34 <CTRL_getAngleSpeedFB+0x1d4>)
 8006b10:	601a      	str	r2, [r3, #0]
 8006b12:	e00c      	b.n	8006b2e <CTRL_getAngleSpeedFB+0xce>
	}
	else if(f_AngleSErrSum <-10000.0){
 8006b14:	4b45      	ldr	r3, [pc, #276]	; (8006c2c <CTRL_getAngleSpeedFB+0x1cc>)
 8006b16:	edd3 7a00 	vldr	s15, [r3]
 8006b1a:	ed9f 7a47 	vldr	s14, [pc, #284]	; 8006c38 <CTRL_getAngleSpeedFB+0x1d8>
 8006b1e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8006b22:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006b26:	d502      	bpl.n	8006b2e <CTRL_getAngleSpeedFB+0xce>
		f_AngleSErrSum = -10000.0;
 8006b28:	4b40      	ldr	r3, [pc, #256]	; (8006c2c <CTRL_getAngleSpeedFB+0x1cc>)
 8006b2a:	4a44      	ldr	r2, [pc, #272]	; (8006c3c <CTRL_getAngleSpeedFB+0x1dc>)
 8006b2c:	601a      	str	r2, [r3, #0]
	}

	templog2 = f_AngleSErrSum;
 8006b2e:	4b3f      	ldr	r3, [pc, #252]	; (8006c2c <CTRL_getAngleSpeedFB+0x1cc>)
 8006b30:	681b      	ldr	r3, [r3, #0]
 8006b32:	4a43      	ldr	r2, [pc, #268]	; (8006c40 <CTRL_getAngleSpeedFB+0x1e0>)
 8006b34:	6013      	str	r3, [r2, #0]
	*p_err = f_err * f_kp + f_AngleSErrSum + ( f_err - f_ErrAngleSBuf ) * f_kd;		// PID
 8006b36:	ed97 7a02 	vldr	s14, [r7, #8]
 8006b3a:	edd7 7a05 	vldr	s15, [r7, #20]
 8006b3e:	ee27 7a27 	vmul.f32	s14, s14, s15
 8006b42:	4b3a      	ldr	r3, [pc, #232]	; (8006c2c <CTRL_getAngleSpeedFB+0x1cc>)
 8006b44:	edd3 7a00 	vldr	s15, [r3]
 8006b48:	ee37 7a27 	vadd.f32	s14, s14, s15
 8006b4c:	4b3d      	ldr	r3, [pc, #244]	; (8006c44 <CTRL_getAngleSpeedFB+0x1e4>)
 8006b4e:	edd3 7a00 	vldr	s15, [r3]
 8006b52:	edd7 6a02 	vldr	s13, [r7, #8]
 8006b56:	ee76 6ae7 	vsub.f32	s13, s13, s15
 8006b5a:	edd7 7a03 	vldr	s15, [r7, #12]
 8006b5e:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8006b62:	ee77 7a27 	vadd.f32	s15, s14, s15
 8006b66:	687b      	ldr	r3, [r7, #4]
 8006b68:	edc3 7a00 	vstr	s15, [r3]

	f_ErrAngleSBuf = f_err;		// 
 8006b6c:	4a35      	ldr	r2, [pc, #212]	; (8006c44 <CTRL_getAngleSpeedFB+0x1e4>)
 8006b6e:	68bb      	ldr	r3, [r7, #8]
 8006b70:	6013      	str	r3, [r2, #0]

	// 
	if( FABS( f_err ) < 20 ){
 8006b72:	edd7 7a02 	vldr	s15, [r7, #8]
 8006b76:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8006b7a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006b7e:	db0c      	blt.n	8006b9a <CTRL_getAngleSpeedFB+0x13a>
 8006b80:	edd7 7a02 	vldr	s15, [r7, #8]
 8006b84:	eeb3 7a04 	vmov.f32	s14, #52	; 0x41a00000  20.0
 8006b88:	eef4 7ac7 	vcmpe.f32	s15, s14
 8006b8c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006b90:	bf4c      	ite	mi
 8006b92:	2301      	movmi	r3, #1
 8006b94:	2300      	movpl	r3, #0
 8006b96:	b2db      	uxtb	r3, r3
 8006b98:	e00b      	b.n	8006bb2 <CTRL_getAngleSpeedFB+0x152>
 8006b9a:	edd7 7a02 	vldr	s15, [r7, #8]
 8006b9e:	eebb 7a04 	vmov.f32	s14, #180	; 0xc1a00000 -20.0
 8006ba2:	eef4 7ac7 	vcmpe.f32	s15, s14
 8006ba6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006baa:	bfcc      	ite	gt
 8006bac:	2301      	movgt	r3, #1
 8006bae:	2300      	movle	r3, #0
 8006bb0:	b2db      	uxtb	r3, r3
 8006bb2:	2b00      	cmp	r3, #0
 8006bb4:	d030      	beq.n	8006c18 <CTRL_getAngleSpeedFB+0x1b8>
		if(FABS( f_err ) < 0.5)f_AngleSErrSum = 0;
 8006bb6:	edd7 7a02 	vldr	s15, [r7, #8]
 8006bba:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8006bbe:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006bc2:	db0c      	blt.n	8006bde <CTRL_getAngleSpeedFB+0x17e>
 8006bc4:	edd7 7a02 	vldr	s15, [r7, #8]
 8006bc8:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 8006bcc:	eef4 7ac7 	vcmpe.f32	s15, s14
 8006bd0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006bd4:	bf4c      	ite	mi
 8006bd6:	2301      	movmi	r3, #1
 8006bd8:	2300      	movpl	r3, #0
 8006bda:	b2db      	uxtb	r3, r3
 8006bdc:	e00b      	b.n	8006bf6 <CTRL_getAngleSpeedFB+0x196>
 8006bde:	edd7 7a02 	vldr	s15, [r7, #8]
 8006be2:	eebe 7a00 	vmov.f32	s14, #224	; 0xbf000000 -0.5
 8006be6:	eef4 7ac7 	vcmpe.f32	s15, s14
 8006bea:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006bee:	bfcc      	ite	gt
 8006bf0:	2301      	movgt	r3, #1
 8006bf2:	2300      	movle	r3, #0
 8006bf4:	b2db      	uxtb	r3, r3
 8006bf6:	2b00      	cmp	r3, #0
 8006bf8:	d004      	beq.n	8006c04 <CTRL_getAngleSpeedFB+0x1a4>
 8006bfa:	4b0c      	ldr	r3, [pc, #48]	; (8006c2c <CTRL_getAngleSpeedFB+0x1cc>)
 8006bfc:	f04f 0200 	mov.w	r2, #0
 8006c00:	601a      	str	r2, [r3, #0]
		else f_AngleSErrSum /= 2;
	}

}
 8006c02:	e009      	b.n	8006c18 <CTRL_getAngleSpeedFB+0x1b8>
		else f_AngleSErrSum /= 2;
 8006c04:	4b09      	ldr	r3, [pc, #36]	; (8006c2c <CTRL_getAngleSpeedFB+0x1cc>)
 8006c06:	ed93 7a00 	vldr	s14, [r3]
 8006c0a:	eef0 6a00 	vmov.f32	s13, #0	; 0x40000000  2.0
 8006c0e:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8006c12:	4b06      	ldr	r3, [pc, #24]	; (8006c2c <CTRL_getAngleSpeedFB+0x1cc>)
 8006c14:	edc3 7a00 	vstr	s15, [r3]
}
 8006c18:	bf00      	nop
 8006c1a:	3718      	adds	r7, #24
 8006c1c:	46bd      	mov	sp, r7
 8006c1e:	ecbd 8b02 	vpop	{d8}
 8006c22:	bd80      	pop	{r7, pc}
 8006c24:	20000264 	.word	0x20000264
 8006c28:	200002c2 	.word	0x200002c2
 8006c2c:	2000026c 	.word	0x2000026c
 8006c30:	461c4000 	.word	0x461c4000
 8006c34:	461c4000 	.word	0x461c4000
 8006c38:	c61c4000 	.word	0xc61c4000
 8006c3c:	c61c4000 	.word	0xc61c4000
 8006c40:	200002bc 	.word	0x200002bc
 8006c44:	20000268 	.word	0x20000268

08006c48 <CTRL_getSenFB>:

void CTRL_getSenFB( float* p_err )
{
 8006c48:	b580      	push	{r7, lr}
 8006c4a:	b086      	sub	sp, #24
 8006c4c:	af00      	add	r7, sp, #0
 8006c4e:	6078      	str	r0, [r7, #4]
	float f_err 	= 0;
 8006c50:	f04f 0300 	mov.w	r3, #0
 8006c54:	617b      	str	r3, [r7, #20]
	float f_kp 		= 0.0f;				// 
 8006c56:	f04f 0300 	mov.w	r3, #0
 8006c5a:	613b      	str	r3, [r7, #16]
	float f_kd 		= 0.0f;				// 
 8006c5c:	f04f 0300 	mov.w	r3, #0
 8006c60:	60fb      	str	r3, [r7, #12]
	float gyro		= 0.0f;
 8006c62:	f04f 0300 	mov.w	r3, #0
 8006c66:	60bb      	str	r3, [r7, #8]

	/*  */
	if( ( en_Type == CTRL_ACC ) || ( en_Type == CTRL_CONST ) || ( en_Type == CTRL_DEC )||
 8006c68:	4b37      	ldr	r3, [pc, #220]	; (8006d48 <CTRL_getSenFB+0x100>)
 8006c6a:	781b      	ldrb	r3, [r3, #0]
 8006c6c:	2b00      	cmp	r3, #0
 8006c6e:	d00f      	beq.n	8006c90 <CTRL_getSenFB+0x48>
 8006c70:	4b35      	ldr	r3, [pc, #212]	; (8006d48 <CTRL_getSenFB+0x100>)
 8006c72:	781b      	ldrb	r3, [r3, #0]
 8006c74:	2b01      	cmp	r3, #1
 8006c76:	d00b      	beq.n	8006c90 <CTRL_getSenFB+0x48>
 8006c78:	4b33      	ldr	r3, [pc, #204]	; (8006d48 <CTRL_getSenFB+0x100>)
 8006c7a:	781b      	ldrb	r3, [r3, #0]
 8006c7c:	2b02      	cmp	r3, #2
 8006c7e:	d007      	beq.n	8006c90 <CTRL_getSenFB+0x48>
			 ( en_Type == CTRL_ENTRY_SURA ) || ( en_Type == CTRL_EXIT_SURA ) ){
 8006c80:	4b31      	ldr	r3, [pc, #196]	; (8006d48 <CTRL_getSenFB+0x100>)
 8006c82:	781b      	ldrb	r3, [r3, #0]
	if( ( en_Type == CTRL_ACC ) || ( en_Type == CTRL_CONST ) || ( en_Type == CTRL_DEC )||
 8006c84:	2b0a      	cmp	r3, #10
 8006c86:	d003      	beq.n	8006c90 <CTRL_getSenFB+0x48>
			 ( en_Type == CTRL_ENTRY_SURA ) || ( en_Type == CTRL_EXIT_SURA ) ){
 8006c88:	4b2f      	ldr	r3, [pc, #188]	; (8006d48 <CTRL_getSenFB+0x100>)
 8006c8a:	781b      	ldrb	r3, [r3, #0]
 8006c8c:	2b0e      	cmp	r3, #14
 8006c8e:	d13c      	bne.n	8006d0a <CTRL_getSenFB+0xc2>

		f_kp = PARAM_getGain( Chg_ParamID(en_Type) )->f_FB_wall_kp;
 8006c90:	4b2d      	ldr	r3, [pc, #180]	; (8006d48 <CTRL_getSenFB+0x100>)
 8006c92:	781b      	ldrb	r3, [r3, #0]
 8006c94:	4618      	mov	r0, r3
 8006c96:	f7ff fc5f 	bl	8006558 <Chg_ParamID>
 8006c9a:	4603      	mov	r3, r0
 8006c9c:	4618      	mov	r0, r3
 8006c9e:	f7fb fdb7 	bl	8002810 <PARAM_getGain>
 8006ca2:	4603      	mov	r3, r0
 8006ca4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006ca6:	613b      	str	r3, [r7, #16]
		f_kd = PARAM_getGain( Chg_ParamID(en_Type) )->f_FB_wall_kd;
 8006ca8:	4b27      	ldr	r3, [pc, #156]	; (8006d48 <CTRL_getSenFB+0x100>)
 8006caa:	781b      	ldrb	r3, [r3, #0]
 8006cac:	4618      	mov	r0, r3
 8006cae:	f7ff fc53 	bl	8006558 <Chg_ParamID>
 8006cb2:	4603      	mov	r3, r0
 8006cb4:	4618      	mov	r0, r3
 8006cb6:	f7fb fdab 	bl	8002810 <PARAM_getGain>
 8006cba:	4603      	mov	r3, r0
 8006cbc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006cbe:	60fb      	str	r3, [r7, #12]

		/*  */
		DIST_getErr( &l_WallErr );
 8006cc0:	4822      	ldr	r0, [pc, #136]	; (8006d4c <CTRL_getSenFB+0x104>)
 8006cc2:	f003 fbd5 	bl	800a470 <DIST_getErr>
		f_err = (float)l_WallErr;
 8006cc6:	4b21      	ldr	r3, [pc, #132]	; (8006d4c <CTRL_getSenFB+0x104>)
 8006cc8:	681b      	ldr	r3, [r3, #0]
 8006cca:	ee07 3a90 	vmov	s15, r3
 8006cce:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8006cd2:	edc7 7a05 	vstr	s15, [r7, #20]
//		templog2 = f_err;
		/* PD */
		*p_err = f_err * f_kp + ( f_err - f_ErrDistBuf ) * f_kd;		// PD
 8006cd6:	ed97 7a05 	vldr	s14, [r7, #20]
 8006cda:	edd7 7a04 	vldr	s15, [r7, #16]
 8006cde:	ee27 7a27 	vmul.f32	s14, s14, s15
 8006ce2:	4b1b      	ldr	r3, [pc, #108]	; (8006d50 <CTRL_getSenFB+0x108>)
 8006ce4:	edd3 7a00 	vldr	s15, [r3]
 8006ce8:	edd7 6a05 	vldr	s13, [r7, #20]
 8006cec:	ee76 6ae7 	vsub.f32	s13, s13, s15
 8006cf0:	edd7 7a03 	vldr	s15, [r7, #12]
 8006cf4:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8006cf8:	ee77 7a27 	vadd.f32	s15, s14, s15
 8006cfc:	687b      	ldr	r3, [r7, #4]
 8006cfe:	edc3 7a00 	vstr	s15, [r3]

		f_ErrDistBuf = f_err;		// 
 8006d02:	4a13      	ldr	r2, [pc, #76]	; (8006d50 <CTRL_getSenFB+0x108>)
 8006d04:	697b      	ldr	r3, [r7, #20]
 8006d06:	6013      	str	r3, [r2, #0]

//		*p_err = f_err * f_kp + ( f_err - f_ErrDistBuf ) * f_kd;		// PD
		*p_err = f_err;
	}

}
 8006d08:	e019      	b.n	8006d3e <CTRL_getSenFB+0xf6>
	else if( ( en_Type == CTRL_SKEW_ACC ) || ( en_Type == CTRL_SKEW_CONST ) || ( en_Type == CTRL_SKEW_DEC ) ){
 8006d0a:	4b0f      	ldr	r3, [pc, #60]	; (8006d48 <CTRL_getSenFB+0x100>)
 8006d0c:	781b      	ldrb	r3, [r3, #0]
 8006d0e:	2b03      	cmp	r3, #3
 8006d10:	d007      	beq.n	8006d22 <CTRL_getSenFB+0xda>
 8006d12:	4b0d      	ldr	r3, [pc, #52]	; (8006d48 <CTRL_getSenFB+0x100>)
 8006d14:	781b      	ldrb	r3, [r3, #0]
 8006d16:	2b04      	cmp	r3, #4
 8006d18:	d003      	beq.n	8006d22 <CTRL_getSenFB+0xda>
 8006d1a:	4b0b      	ldr	r3, [pc, #44]	; (8006d48 <CTRL_getSenFB+0x100>)
 8006d1c:	781b      	ldrb	r3, [r3, #0]
 8006d1e:	2b05      	cmp	r3, #5
 8006d20:	d10d      	bne.n	8006d3e <CTRL_getSenFB+0xf6>
		DIST_getErrSkew( &l_WallErr );
 8006d22:	480a      	ldr	r0, [pc, #40]	; (8006d4c <CTRL_getSenFB+0x104>)
 8006d24:	f003 fc5a 	bl	800a5dc <DIST_getErrSkew>
		f_err = (float)l_WallErr;
 8006d28:	4b08      	ldr	r3, [pc, #32]	; (8006d4c <CTRL_getSenFB+0x104>)
 8006d2a:	681b      	ldr	r3, [r3, #0]
 8006d2c:	ee07 3a90 	vmov	s15, r3
 8006d30:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8006d34:	edc7 7a05 	vstr	s15, [r7, #20]
		*p_err = f_err;
 8006d38:	687b      	ldr	r3, [r7, #4]
 8006d3a:	697a      	ldr	r2, [r7, #20]
 8006d3c:	601a      	str	r2, [r3, #0]
}
 8006d3e:	bf00      	nop
 8006d40:	3718      	adds	r7, #24
 8006d42:	46bd      	mov	sp, r7
 8006d44:	bd80      	pop	{r7, pc}
 8006d46:	bf00      	nop
 8006d48:	200002c2 	.word	0x200002c2
 8006d4c:	20000284 	.word	0x20000284
 8006d50:	20000288 	.word	0x20000288

08006d54 <CTRL_outMot>:

void CTRL_outMot( float f_duty10_R, float f_duty10_L )
{
 8006d54:	b580      	push	{r7, lr}
 8006d56:	ed2d 8b02 	vpush	{d8}
 8006d5a:	b084      	sub	sp, #16
 8006d5c:	af00      	add	r7, sp, #0
 8006d5e:	ed87 0a01 	vstr	s0, [r7, #4]
 8006d62:	edc7 0a00 	vstr	s1, [r7]

//	f_Duty_R = f_duty10_R;
//	f_Duty_L = f_duty10_L;

	/* PWM */
	f_duty10_R = f_duty10_R * VCC_MAX / (get_battLv());
 8006d66:	edd7 7a01 	vldr	s15, [r7, #4]
 8006d6a:	ed9f 7a49 	vldr	s14, [pc, #292]	; 8006e90 <CTRL_outMot+0x13c>
 8006d6e:	ee27 8a87 	vmul.f32	s16, s15, s14
 8006d72:	f003 fad1 	bl	800a318 <get_battLv>
 8006d76:	eeb0 7a40 	vmov.f32	s14, s0
 8006d7a:	eec8 7a07 	vdiv.f32	s15, s16, s14
 8006d7e:	edc7 7a01 	vstr	s15, [r7, #4]
	f_duty10_L = f_duty10_L * VCC_MAX / (get_battLv());
 8006d82:	edd7 7a00 	vldr	s15, [r7]
 8006d86:	ed9f 7a42 	vldr	s14, [pc, #264]	; 8006e90 <CTRL_outMot+0x13c>
 8006d8a:	ee27 8a87 	vmul.f32	s16, s15, s14
 8006d8e:	f003 fac3 	bl	800a318 <get_battLv>
 8006d92:	eeb0 7a40 	vmov.f32	s14, s0
 8006d96:	eec8 7a07 	vdiv.f32	s15, s16, s14
 8006d9a:	edc7 7a00 	vstr	s15, [r7]

//	log_in(f_duty10_R);
	/*  */
	if( 20 < f_duty10_R ){									// 
 8006d9e:	edd7 7a01 	vldr	s15, [r7, #4]
 8006da2:	eeb3 7a04 	vmov.f32	s14, #52	; 0x41a00000  20.0
 8006da6:	eef4 7ac7 	vcmpe.f32	s15, s14
 8006daa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006dae:	dd0e      	ble.n	8006dce <CTRL_outMot+0x7a>
		DCM_setDirCw( DCM_R );
 8006db0:	2000      	movs	r0, #0
 8006db2:	f000 fa91 	bl	80072d8 <DCM_setDirCw>
		DCM_setPwmDuty( DCM_R, (uint16_t)f_duty10_R );
 8006db6:	edd7 7a01 	vldr	s15, [r7, #4]
 8006dba:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8006dbe:	ee17 3a90 	vmov	r3, s15
 8006dc2:	b29b      	uxth	r3, r3
 8006dc4:	4619      	mov	r1, r3
 8006dc6:	2000      	movs	r0, #0
 8006dc8:	f000 fada 	bl	8007380 <DCM_setPwmDuty>
 8006dcc:	e020      	b.n	8006e10 <CTRL_outMot+0xbc>
	}
	else if( f_duty10_R < -20 ){							// 
 8006dce:	edd7 7a01 	vldr	s15, [r7, #4]
 8006dd2:	eebb 7a04 	vmov.f32	s14, #180	; 0xc1a00000 -20.0
 8006dd6:	eef4 7ac7 	vcmpe.f32	s15, s14
 8006dda:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006dde:	d514      	bpl.n	8006e0a <CTRL_outMot+0xb6>
		f_temp = f_duty10_R * -1;
 8006de0:	edd7 7a01 	vldr	s15, [r7, #4]
 8006de4:	eef1 7a67 	vneg.f32	s15, s15
 8006de8:	edc7 7a03 	vstr	s15, [r7, #12]
		DCM_setDirCcw( DCM_R );
 8006dec:	2000      	movs	r0, #0
 8006dee:	f000 fa86 	bl	80072fe <DCM_setDirCcw>
		DCM_setPwmDuty( DCM_R, (uint16_t)f_temp );
 8006df2:	edd7 7a03 	vldr	s15, [r7, #12]
 8006df6:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8006dfa:	ee17 3a90 	vmov	r3, s15
 8006dfe:	b29b      	uxth	r3, r3
 8006e00:	4619      	mov	r1, r3
 8006e02:	2000      	movs	r0, #0
 8006e04:	f000 fabc 	bl	8007380 <DCM_setPwmDuty>
 8006e08:	e002      	b.n	8006e10 <CTRL_outMot+0xbc>
	}
	else{
		DCM_brakeMot( DCM_R );								// 
 8006e0a:	2000      	movs	r0, #0
 8006e0c:	f000 fa8a 	bl	8007324 <DCM_brakeMot>
	}

	/*  */
	if( 20 < f_duty10_L ){									// 
 8006e10:	edd7 7a00 	vldr	s15, [r7]
 8006e14:	eeb3 7a04 	vmov.f32	s14, #52	; 0x41a00000  20.0
 8006e18:	eef4 7ac7 	vcmpe.f32	s15, s14
 8006e1c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006e20:	dd0e      	ble.n	8006e40 <CTRL_outMot+0xec>
		DCM_setDirCw( DCM_L );
 8006e22:	2001      	movs	r0, #1
 8006e24:	f000 fa58 	bl	80072d8 <DCM_setDirCw>
		DCM_setPwmDuty( DCM_L, (uint16_t)f_duty10_L );
 8006e28:	edd7 7a00 	vldr	s15, [r7]
 8006e2c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8006e30:	ee17 3a90 	vmov	r3, s15
 8006e34:	b29b      	uxth	r3, r3
 8006e36:	4619      	mov	r1, r3
 8006e38:	2001      	movs	r0, #1
 8006e3a:	f000 faa1 	bl	8007380 <DCM_setPwmDuty>
		DCM_setPwmDuty( DCM_L, (uint16_t)f_temp );
	}
	else{
		DCM_brakeMot( DCM_L );								// 
	}
}
 8006e3e:	e020      	b.n	8006e82 <CTRL_outMot+0x12e>
	else if( f_duty10_L < -20 ){							// 
 8006e40:	edd7 7a00 	vldr	s15, [r7]
 8006e44:	eebb 7a04 	vmov.f32	s14, #180	; 0xc1a00000 -20.0
 8006e48:	eef4 7ac7 	vcmpe.f32	s15, s14
 8006e4c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006e50:	d514      	bpl.n	8006e7c <CTRL_outMot+0x128>
		f_temp = f_duty10_L * -1;
 8006e52:	edd7 7a00 	vldr	s15, [r7]
 8006e56:	eef1 7a67 	vneg.f32	s15, s15
 8006e5a:	edc7 7a03 	vstr	s15, [r7, #12]
		DCM_setDirCcw( DCM_L );
 8006e5e:	2001      	movs	r0, #1
 8006e60:	f000 fa4d 	bl	80072fe <DCM_setDirCcw>
		DCM_setPwmDuty( DCM_L, (uint16_t)f_temp );
 8006e64:	edd7 7a03 	vldr	s15, [r7, #12]
 8006e68:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8006e6c:	ee17 3a90 	vmov	r3, s15
 8006e70:	b29b      	uxth	r3, r3
 8006e72:	4619      	mov	r1, r3
 8006e74:	2001      	movs	r0, #1
 8006e76:	f000 fa83 	bl	8007380 <DCM_setPwmDuty>
}
 8006e7a:	e002      	b.n	8006e82 <CTRL_outMot+0x12e>
		DCM_brakeMot( DCM_L );								// 
 8006e7c:	2001      	movs	r0, #1
 8006e7e:	f000 fa51 	bl	8007324 <DCM_brakeMot>
}
 8006e82:	bf00      	nop
 8006e84:	3710      	adds	r7, #16
 8006e86:	46bd      	mov	sp, r7
 8006e88:	ecbd 8b02 	vpop	{d8}
 8006e8c:	bd80      	pop	{r7, pc}
 8006e8e:	bf00      	nop
 8006e90:	40866666 	.word	0x40866666
 8006e94:	00000000 	.word	0x00000000

08006e98 <CTRL_pol>:

void CTRL_pol( void )
{
 8006e98:	b590      	push	{r4, r7, lr}
 8006e9a:	b08b      	sub	sp, #44	; 0x2c
 8006e9c:	af00      	add	r7, sp, #0
	float f_feedFoard_speed		= 0;		// [] 
 8006e9e:	f04f 0300 	mov.w	r3, #0
 8006ea2:	617b      	str	r3, [r7, #20]
	float f_feedFoard_angle		= 0;
 8006ea4:	f04f 0300 	mov.w	r3, #0
 8006ea8:	613b      	str	r3, [r7, #16]
	float f_speedCtrl			= 0;		// [] 
 8006eaa:	f04f 0300 	mov.w	r3, #0
 8006eae:	60fb      	str	r3, [r7, #12]
	float f_distCtrl			= 0;		// [] 
 8006eb0:	f04f 0300 	mov.w	r3, #0
 8006eb4:	61fb      	str	r3, [r7, #28]
	float f_angleSpeedCtrl			= 0;		// [] 
 8006eb6:	f04f 0300 	mov.w	r3, #0
 8006eba:	60bb      	str	r3, [r7, #8]
	float f_angleCtrl			= 0;		// [] 
 8006ebc:	f04f 0300 	mov.w	r3, #0
 8006ec0:	61bb      	str	r3, [r7, #24]
	float f_distSenCtrl			= 0;		// [] 
 8006ec2:	f04f 0300 	mov.w	r3, #0
 8006ec6:	607b      	str	r3, [r7, #4]
	float f_duty10_R;						// [] PWM-DUTY[0.1%]
	float f_duty10_L;						// [] PWM-DUTY[0.1%]

	/*  */
	if( uc_CtrlFlag != TRUE ){
 8006ec8:	4ba7      	ldr	r3, [pc, #668]	; (8007168 <CTRL_pol+0x2d0>)
 8006eca:	781b      	ldrb	r3, [r3, #0]
 8006ecc:	2b01      	cmp	r3, #1
 8006ece:	f040 81cd 	bne.w	800726c <CTRL_pol+0x3d4>
		 return;		// 
	}
	if(SW_ON == SW_IsOn_0()){
 8006ed2:	f7fb f8a7 	bl	8002024 <SW_IsOn_0>
 8006ed6:	4603      	mov	r3, r0
 8006ed8:	2b01      	cmp	r3, #1
 8006eda:	d101      	bne.n	8006ee0 <CTRL_pol+0x48>
		Failsafe_flag();
 8006edc:	f000 f9d4 	bl	8007288 <Failsafe_flag>
	}

	/*  */
	if (SYS_isOutOfCtrl() == TRUE ){
 8006ee0:	f000 f9ea 	bl	80072b8 <SYS_isOutOfCtrl>
 8006ee4:	4603      	mov	r3, r0
 8006ee6:	2b00      	cmp	r3, #0
 8006ee8:	d019      	beq.n	8006f1e <CTRL_pol+0x86>

		f_DistErrSum = 0;				// 
 8006eea:	4ba0      	ldr	r3, [pc, #640]	; (800716c <CTRL_pol+0x2d4>)
 8006eec:	f04f 0200 	mov.w	r2, #0
 8006ef0:	601a      	str	r2, [r3, #0]
		f_NowDist = f_LastDist;			// 
 8006ef2:	4b9f      	ldr	r3, [pc, #636]	; (8007170 <CTRL_pol+0x2d8>)
 8006ef4:	681b      	ldr	r3, [r3, #0]
 8006ef6:	4a9f      	ldr	r2, [pc, #636]	; (8007174 <CTRL_pol+0x2dc>)
 8006ef8:	6013      	str	r3, [r2, #0]
		f_NowAngle = f_LastAngle;		// 
 8006efa:	4b9f      	ldr	r3, [pc, #636]	; (8007178 <CTRL_pol+0x2e0>)
 8006efc:	681b      	ldr	r3, [r3, #0]
 8006efe:	4a9f      	ldr	r2, [pc, #636]	; (800717c <CTRL_pol+0x2e4>)
 8006f00:	6013      	str	r3, [r2, #0]
		f_Time = f_TrgtTime;			// 
 8006f02:	4b9f      	ldr	r3, [pc, #636]	; (8007180 <CTRL_pol+0x2e8>)
 8006f04:	681b      	ldr	r3, [r3, #0]
 8006f06:	4a9f      	ldr	r2, [pc, #636]	; (8007184 <CTRL_pol+0x2ec>)
 8006f08:	6013      	str	r3, [r2, #0]

	 	CTRL_stop();				// 
 8006f0a:	f7fe fbfd 	bl	8005708 <CTRL_stop>
		CTRL_clrData();					// 
 8006f0e:	f7fe fc0b 	bl	8005728 <CTRL_clrData>
		DCM_brakeMot( DCM_R );			// 
 8006f12:	2000      	movs	r0, #0
 8006f14:	f000 fa06 	bl	8007324 <DCM_brakeMot>
		DCM_brakeMot( DCM_L );			// 
 8006f18:	2001      	movs	r0, #1
 8006f1a:	f000 fa03 	bl	8007324 <DCM_brakeMot>
	}

	/*  */
	ENC_GetDiv( &l_CntR, &l_CntL );					// []
 8006f1e:	499a      	ldr	r1, [pc, #616]	; (8007188 <CTRL_pol+0x2f0>)
 8006f20:	489a      	ldr	r0, [pc, #616]	; (800718c <CTRL_pol+0x2f4>)
 8006f22:	f000 fafb 	bl	800751c <ENC_GetDiv>
	CTRL_refNow();									// 
 8006f26:	f7fe fcd9 	bl	80058dc <CTRL_refNow>
	CTRL_refTarget();								// 
 8006f2a:	f7fe fd51 	bl	80059d0 <CTRL_refTarget>

//	templog1 = l_CntR;
//	templog2 = l_CntL;
	f_NowAngle = GYRO_getNowAngle();					// [deg]
 8006f2e:	f000 fc91 	bl	8007854 <GYRO_getNowAngle>
 8006f32:	eef0 7a40 	vmov.f32	s15, s0
 8006f36:	4b91      	ldr	r3, [pc, #580]	; (800717c <CTRL_pol+0x2e4>)
 8006f38:	edc3 7a00 	vstr	s15, [r3]

	/*  */
	CTRL_getFF_speed( &f_feedFoard_speed );					// [] 
 8006f3c:	f107 0314 	add.w	r3, r7, #20
 8006f40:	4618      	mov	r0, r3
 8006f42:	f7ff fb59 	bl	80065f8 <CTRL_getFF_speed>
	CTRL_getFF_angle( &f_feedFoard_angle );					// [] 
 8006f46:	f107 0310 	add.w	r3, r7, #16
 8006f4a:	4618      	mov	r0, r3
 8006f4c:	f7ff fbde 	bl	800670c <CTRL_getFF_angle>
	CTRL_getSpeedFB( &f_speedCtrl );				// [] 
 8006f50:	f107 030c 	add.w	r3, r7, #12
 8006f54:	4618      	mov	r0, r3
 8006f56:	f7ff fca9 	bl	80068ac <CTRL_getSpeedFB>
//	CTRL_getDistFB( &f_distCtrl );					// [] 
	CTRL_getAngleSpeedFB( &f_angleSpeedCtrl );			// [] 
 8006f5a:	f107 0308 	add.w	r3, r7, #8
 8006f5e:	4618      	mov	r0, r3
 8006f60:	f7ff fd7e 	bl	8006a60 <CTRL_getAngleSpeedFB>
//	CTRL_getAngleFB( &f_angleCtrl );				// [] 
	CTRL_getSenFB( &f_distSenCtrl );				// [] 
 8006f64:	1d3b      	adds	r3, r7, #4
 8006f66:	4618      	mov	r0, r3
 8006f68:	f7ff fe6e 	bl	8006c48 <CTRL_getSenFB>

//	templog1 = f_angleSpeedCtrl;
//	templog1 = f_distSenCtrl;

	/*  */
	if( ( en_Type == CTRL_ACC ) || ( en_Type == CTRL_CONST ) || ( en_Type == CTRL_DEC ) ||( en_Type == CTRL_ENTRY_SURA ) || ( en_Type == CTRL_EXIT_SURA ) ||
 8006f6c:	4b88      	ldr	r3, [pc, #544]	; (8007190 <CTRL_pol+0x2f8>)
 8006f6e:	781b      	ldrb	r3, [r3, #0]
 8006f70:	2b00      	cmp	r3, #0
 8006f72:	d01b      	beq.n	8006fac <CTRL_pol+0x114>
 8006f74:	4b86      	ldr	r3, [pc, #536]	; (8007190 <CTRL_pol+0x2f8>)
 8006f76:	781b      	ldrb	r3, [r3, #0]
 8006f78:	2b01      	cmp	r3, #1
 8006f7a:	d017      	beq.n	8006fac <CTRL_pol+0x114>
 8006f7c:	4b84      	ldr	r3, [pc, #528]	; (8007190 <CTRL_pol+0x2f8>)
 8006f7e:	781b      	ldrb	r3, [r3, #0]
 8006f80:	2b02      	cmp	r3, #2
 8006f82:	d013      	beq.n	8006fac <CTRL_pol+0x114>
 8006f84:	4b82      	ldr	r3, [pc, #520]	; (8007190 <CTRL_pol+0x2f8>)
 8006f86:	781b      	ldrb	r3, [r3, #0]
 8006f88:	2b0a      	cmp	r3, #10
 8006f8a:	d00f      	beq.n	8006fac <CTRL_pol+0x114>
 8006f8c:	4b80      	ldr	r3, [pc, #512]	; (8007190 <CTRL_pol+0x2f8>)
 8006f8e:	781b      	ldrb	r3, [r3, #0]
 8006f90:	2b0e      	cmp	r3, #14
 8006f92:	d00b      	beq.n	8006fac <CTRL_pol+0x114>
		( en_Type == CTRL_SKEW_ACC ) || ( en_Type == CTRL_SKEW_CONST ) || ( en_Type == CTRL_SKEW_DEC )
 8006f94:	4b7e      	ldr	r3, [pc, #504]	; (8007190 <CTRL_pol+0x2f8>)
 8006f96:	781b      	ldrb	r3, [r3, #0]
	if( ( en_Type == CTRL_ACC ) || ( en_Type == CTRL_CONST ) || ( en_Type == CTRL_DEC ) ||( en_Type == CTRL_ENTRY_SURA ) || ( en_Type == CTRL_EXIT_SURA ) ||
 8006f98:	2b03      	cmp	r3, #3
 8006f9a:	d007      	beq.n	8006fac <CTRL_pol+0x114>
		( en_Type == CTRL_SKEW_ACC ) || ( en_Type == CTRL_SKEW_CONST ) || ( en_Type == CTRL_SKEW_DEC )
 8006f9c:	4b7c      	ldr	r3, [pc, #496]	; (8007190 <CTRL_pol+0x2f8>)
 8006f9e:	781b      	ldrb	r3, [r3, #0]
 8006fa0:	2b04      	cmp	r3, #4
 8006fa2:	d003      	beq.n	8006fac <CTRL_pol+0x114>
 8006fa4:	4b7a      	ldr	r3, [pc, #488]	; (8007190 <CTRL_pol+0x2f8>)
 8006fa6:	781b      	ldrb	r3, [r3, #0]
 8006fa8:	2b05      	cmp	r3, #5
 8006faa:	d137      	bne.n	800701c <CTRL_pol+0x184>
	){
		escape_wait = escape_wait+0.001;
 8006fac:	4b79      	ldr	r3, [pc, #484]	; (8007194 <CTRL_pol+0x2fc>)
 8006fae:	681b      	ldr	r3, [r3, #0]
 8006fb0:	4618      	mov	r0, r3
 8006fb2:	f7f9 faf1 	bl	8000598 <__aeabi_f2d>
 8006fb6:	a36a      	add	r3, pc, #424	; (adr r3, 8007160 <CTRL_pol+0x2c8>)
 8006fb8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006fbc:	f7f9 f98e 	bl	80002dc <__adddf3>
 8006fc0:	4603      	mov	r3, r0
 8006fc2:	460c      	mov	r4, r1
 8006fc4:	4618      	mov	r0, r3
 8006fc6:	4621      	mov	r1, r4
 8006fc8:	f7f9 fe36 	bl	8000c38 <__aeabi_d2f>
 8006fcc:	4602      	mov	r2, r0
 8006fce:	4b71      	ldr	r3, [pc, #452]	; (8007194 <CTRL_pol+0x2fc>)
 8006fd0:	601a      	str	r2, [r3, #0]
		f_duty10_R = f_feedFoard_speed * FF_BALANCE_R + f_speedCtrl + f_angleSpeedCtrl + f_distSenCtrl;	// PWM-DUTY[0.1%]
 8006fd2:	ed97 7a05 	vldr	s14, [r7, #20]
 8006fd6:	edd7 7a03 	vldr	s15, [r7, #12]
 8006fda:	ee37 7a27 	vadd.f32	s14, s14, s15
 8006fde:	edd7 7a02 	vldr	s15, [r7, #8]
 8006fe2:	ee37 7a27 	vadd.f32	s14, s14, s15
 8006fe6:	edd7 7a01 	vldr	s15, [r7, #4]
 8006fea:	ee77 7a27 	vadd.f32	s15, s14, s15
 8006fee:	edc7 7a09 	vstr	s15, [r7, #36]	; 0x24
		f_duty10_L = f_feedFoard_speed * FF_BALANCE_L + f_speedCtrl - f_angleSpeedCtrl - f_distSenCtrl;	// PWM-DUTY[0.1%]
 8006ff2:	edd7 7a05 	vldr	s15, [r7, #20]
 8006ff6:	eeb7 7a08 	vmov.f32	s14, #120	; 0x3fc00000  1.5
 8006ffa:	ee27 7a87 	vmul.f32	s14, s15, s14
 8006ffe:	edd7 7a03 	vldr	s15, [r7, #12]
 8007002:	ee37 7a27 	vadd.f32	s14, s14, s15
 8007006:	edd7 7a02 	vldr	s15, [r7, #8]
 800700a:	ee37 7a67 	vsub.f32	s14, s14, s15
 800700e:	edd7 7a01 	vldr	s15, [r7, #4]
 8007012:	ee77 7a67 	vsub.f32	s15, s14, s15
 8007016:	edc7 7a08 	vstr	s15, [r7, #32]
 800701a:	e0ec      	b.n	80071f6 <CTRL_pol+0x35e>
	}

	/*  */
	else if( en_Type == CTRL_HIT_WALL ){
 800701c:	4b5c      	ldr	r3, [pc, #368]	; (8007190 <CTRL_pol+0x2f8>)
 800701e:	781b      	ldrb	r3, [r3, #0]
 8007020:	2b06      	cmp	r3, #6
 8007022:	d110      	bne.n	8007046 <CTRL_pol+0x1ae>
		f_duty10_R = f_feedFoard_speed * FF_HIT_BALANCE_R * (-1);																		// PWM-DUTY[0.1%]
 8007024:	edd7 7a05 	vldr	s15, [r7, #20]
 8007028:	eef1 7a67 	vneg.f32	s15, s15
 800702c:	edc7 7a09 	vstr	s15, [r7, #36]	; 0x24
		f_duty10_L = f_feedFoard_speed * FF_HIT_BALANCE_L * (-1);
 8007030:	edd7 7a05 	vldr	s15, [r7, #20]
 8007034:	eeb7 7a08 	vmov.f32	s14, #120	; 0x3fc00000  1.5
 8007038:	ee67 7a87 	vmul.f32	s15, s15, s14
 800703c:	eef1 7a67 	vneg.f32	s15, s15
 8007040:	edc7 7a08 	vstr	s15, [r7, #32]
 8007044:	e0d7      	b.n	80071f6 <CTRL_pol+0x35e>
	}

	/*  */
	else if( ( en_Type == CTRL_ACC_SURA ) || (en_Type == CTRL_CONST_SURA)||( en_Type == CTRL_DEC_SURA ) ){
 8007046:	4b52      	ldr	r3, [pc, #328]	; (8007190 <CTRL_pol+0x2f8>)
 8007048:	781b      	ldrb	r3, [r3, #0]
 800704a:	2b0b      	cmp	r3, #11
 800704c:	d007      	beq.n	800705e <CTRL_pol+0x1c6>
 800704e:	4b50      	ldr	r3, [pc, #320]	; (8007190 <CTRL_pol+0x2f8>)
 8007050:	781b      	ldrb	r3, [r3, #0]
 8007052:	2b0c      	cmp	r3, #12
 8007054:	d003      	beq.n	800705e <CTRL_pol+0x1c6>
 8007056:	4b4e      	ldr	r3, [pc, #312]	; (8007190 <CTRL_pol+0x2f8>)
 8007058:	781b      	ldrb	r3, [r3, #0]
 800705a:	2b0d      	cmp	r3, #13
 800705c:	d159      	bne.n	8007112 <CTRL_pol+0x27a>
		/*  */
		if( f_LastAngle > 0 ){
 800705e:	4b46      	ldr	r3, [pc, #280]	; (8007178 <CTRL_pol+0x2e0>)
 8007060:	edd3 7a00 	vldr	s15, [r3]
 8007064:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8007068:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800706c:	dd28      	ble.n	80070c0 <CTRL_pol+0x228>
			f_duty10_R = f_feedFoard_speed * FF_BALANCE_R + f_feedFoard_angle * FF_BALANCE_R + f_angleSpeedCtrl + f_speedCtrl;		// PWM-DUTY[0.1%]
 800706e:	ed97 7a05 	vldr	s14, [r7, #20]
 8007072:	edd7 7a04 	vldr	s15, [r7, #16]
 8007076:	ee37 7a27 	vadd.f32	s14, s14, s15
 800707a:	edd7 7a02 	vldr	s15, [r7, #8]
 800707e:	ee37 7a27 	vadd.f32	s14, s14, s15
 8007082:	edd7 7a03 	vldr	s15, [r7, #12]
 8007086:	ee77 7a27 	vadd.f32	s15, s14, s15
 800708a:	edc7 7a09 	vstr	s15, [r7, #36]	; 0x24
			f_duty10_L = f_feedFoard_speed * FF_BALANCE_L + f_feedFoard_angle * FF_BALANCE_L * (-1) - f_angleSpeedCtrl + f_speedCtrl;		// PWM-DUTY[0.1%]
 800708e:	edd7 7a05 	vldr	s15, [r7, #20]
 8007092:	eeb7 7a08 	vmov.f32	s14, #120	; 0x3fc00000  1.5
 8007096:	ee27 7a87 	vmul.f32	s14, s15, s14
 800709a:	edd7 7a04 	vldr	s15, [r7, #16]
 800709e:	eef7 6a08 	vmov.f32	s13, #120	; 0x3fc00000  1.5
 80070a2:	ee67 7aa6 	vmul.f32	s15, s15, s13
 80070a6:	ee37 7a67 	vsub.f32	s14, s14, s15
 80070aa:	edd7 7a02 	vldr	s15, [r7, #8]
 80070ae:	ee37 7a67 	vsub.f32	s14, s14, s15
 80070b2:	edd7 7a03 	vldr	s15, [r7, #12]
 80070b6:	ee77 7a27 	vadd.f32	s15, s14, s15
 80070ba:	edc7 7a08 	vstr	s15, [r7, #32]
		if( f_LastAngle > 0 ){
 80070be:	e09a      	b.n	80071f6 <CTRL_pol+0x35e>
		}
		/* */
		else{
			f_duty10_R = f_feedFoard_speed * FF_BALANCE_R + f_feedFoard_angle * FF_BALANCE_R * (-1) + f_angleSpeedCtrl + f_speedCtrl;		// PWM-DUTY[0.1%]
 80070c0:	ed97 7a05 	vldr	s14, [r7, #20]
 80070c4:	edd7 7a04 	vldr	s15, [r7, #16]
 80070c8:	ee37 7a67 	vsub.f32	s14, s14, s15
 80070cc:	edd7 7a02 	vldr	s15, [r7, #8]
 80070d0:	ee37 7a27 	vadd.f32	s14, s14, s15
 80070d4:	edd7 7a03 	vldr	s15, [r7, #12]
 80070d8:	ee77 7a27 	vadd.f32	s15, s14, s15
 80070dc:	edc7 7a09 	vstr	s15, [r7, #36]	; 0x24
			f_duty10_L = f_feedFoard_speed * FF_BALANCE_L + f_feedFoard_angle * FF_BALANCE_L - f_angleSpeedCtrl + f_speedCtrl;		// PWM-DUTY[0.1%]
 80070e0:	edd7 7a05 	vldr	s15, [r7, #20]
 80070e4:	eeb7 7a08 	vmov.f32	s14, #120	; 0x3fc00000  1.5
 80070e8:	ee27 7a87 	vmul.f32	s14, s15, s14
 80070ec:	edd7 7a04 	vldr	s15, [r7, #16]
 80070f0:	eef7 6a08 	vmov.f32	s13, #120	; 0x3fc00000  1.5
 80070f4:	ee67 7aa6 	vmul.f32	s15, s15, s13
 80070f8:	ee37 7a27 	vadd.f32	s14, s14, s15
 80070fc:	edd7 7a02 	vldr	s15, [r7, #8]
 8007100:	ee37 7a67 	vsub.f32	s14, s14, s15
 8007104:	edd7 7a03 	vldr	s15, [r7, #12]
 8007108:	ee77 7a27 	vadd.f32	s15, s14, s15
 800710c:	edc7 7a08 	vstr	s15, [r7, #32]
		if( f_LastAngle > 0 ){
 8007110:	e071      	b.n	80071f6 <CTRL_pol+0x35e>


	/*  */
	else{
		/*  */
		if( f_LastAngle > 0 ){
 8007112:	4b19      	ldr	r3, [pc, #100]	; (8007178 <CTRL_pol+0x2e0>)
 8007114:	edd3 7a00 	vldr	s15, [r3]
 8007118:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800711c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007120:	dd3a      	ble.n	8007198 <CTRL_pol+0x300>
//			f_duty10_R = f_feedFoard * FF_BALANCE_R        + f_angleCtrl + f_angleSpeedCtrl;									// PWM-DUTY[0.1%]
//			f_duty10_L = f_feedFoard * FF_BALANCE_L * (-1) - f_angleCtrl - f_angleSpeedCtrl;									// PWM-DUTY[0.1%]
			f_duty10_R = f_feedFoard_angle * FF_BALANCE_R        + f_angleSpeedCtrl + f_speedCtrl;		// PWM-DUTY[0.1%]
 8007122:	ed97 7a04 	vldr	s14, [r7, #16]
 8007126:	edd7 7a02 	vldr	s15, [r7, #8]
 800712a:	ee37 7a27 	vadd.f32	s14, s14, s15
 800712e:	edd7 7a03 	vldr	s15, [r7, #12]
 8007132:	ee77 7a27 	vadd.f32	s15, s14, s15
 8007136:	edc7 7a09 	vstr	s15, [r7, #36]	; 0x24
			f_duty10_L = f_feedFoard_angle * FF_BALANCE_L * (-1) - f_angleSpeedCtrl + f_speedCtrl;		// PWM-DUTY[0.1%]
 800713a:	edd7 7a04 	vldr	s15, [r7, #16]
 800713e:	eeb7 7a08 	vmov.f32	s14, #120	; 0x3fc00000  1.5
 8007142:	ee67 7a87 	vmul.f32	s15, s15, s14
 8007146:	eeb1 7a67 	vneg.f32	s14, s15
 800714a:	edd7 7a02 	vldr	s15, [r7, #8]
 800714e:	ee37 7a67 	vsub.f32	s14, s14, s15
 8007152:	edd7 7a03 	vldr	s15, [r7, #12]
 8007156:	ee77 7a27 	vadd.f32	s15, s14, s15
 800715a:	edc7 7a08 	vstr	s15, [r7, #32]
 800715e:	e037      	b.n	80071d0 <CTRL_pol+0x338>
 8007160:	d2f1a9fc 	.word	0xd2f1a9fc
 8007164:	3f50624d 	.word	0x3f50624d
 8007168:	20000218 	.word	0x20000218
 800716c:	20000254 	.word	0x20000254
 8007170:	20000240 	.word	0x20000240
 8007174:	20000248 	.word	0x20000248
 8007178:	20000274 	.word	0x20000274
 800717c:	20000278 	.word	0x20000278
 8007180:	20000008 	.word	0x20000008
 8007184:	2000021c 	.word	0x2000021c
 8007188:	20000fa4 	.word	0x20000fa4
 800718c:	20000fa8 	.word	0x20000fa8
 8007190:	200002c2 	.word	0x200002c2
 8007194:	200006dc 	.word	0x200006dc
		}
		/*  */
		else{
//			f_duty10_R = f_feedFoard * FF_BALANCE_R * (-1) + f_angleCtrl + f_angleSpeedCtrl;									// PWM-DUTY[0.1%]
//			f_duty10_L = f_feedFoard * FF_BALANCE_L        - f_angleCtrl - f_angleSpeedCtrl;									// PWM-DUTY[0.1%]
			f_duty10_R = f_feedFoard_angle * FF_BALANCE_R * (-1) + f_angleSpeedCtrl + f_speedCtrl;		// PWM-DUTY[0.1%]
 8007198:	ed97 7a02 	vldr	s14, [r7, #8]
 800719c:	edd7 7a04 	vldr	s15, [r7, #16]
 80071a0:	ee37 7a67 	vsub.f32	s14, s14, s15
 80071a4:	edd7 7a03 	vldr	s15, [r7, #12]
 80071a8:	ee77 7a27 	vadd.f32	s15, s14, s15
 80071ac:	edc7 7a09 	vstr	s15, [r7, #36]	; 0x24
			f_duty10_L = f_feedFoard_angle * FF_BALANCE_L        - f_angleSpeedCtrl + f_speedCtrl;		// PWM-DUTY[0.1%]
 80071b0:	edd7 7a04 	vldr	s15, [r7, #16]
 80071b4:	eeb7 7a08 	vmov.f32	s14, #120	; 0x3fc00000  1.5
 80071b8:	ee27 7a87 	vmul.f32	s14, s15, s14
 80071bc:	edd7 7a02 	vldr	s15, [r7, #8]
 80071c0:	ee37 7a67 	vsub.f32	s14, s14, s15
 80071c4:	edd7 7a03 	vldr	s15, [r7, #12]
 80071c8:	ee77 7a27 	vadd.f32	s15, s14, s15
 80071cc:	edc7 7a08 	vstr	s15, [r7, #32]
		}
		escape_wait = escape_wait+0.001;
 80071d0:	4b2b      	ldr	r3, [pc, #172]	; (8007280 <CTRL_pol+0x3e8>)
 80071d2:	681b      	ldr	r3, [r3, #0]
 80071d4:	4618      	mov	r0, r3
 80071d6:	f7f9 f9df 	bl	8000598 <__aeabi_f2d>
 80071da:	a327      	add	r3, pc, #156	; (adr r3, 8007278 <CTRL_pol+0x3e0>)
 80071dc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80071e0:	f7f9 f87c 	bl	80002dc <__adddf3>
 80071e4:	4603      	mov	r3, r0
 80071e6:	460c      	mov	r4, r1
 80071e8:	4618      	mov	r0, r3
 80071ea:	4621      	mov	r1, r4
 80071ec:	f7f9 fd24 	bl	8000c38 <__aeabi_d2f>
 80071f0:	4602      	mov	r2, r0
 80071f2:	4b23      	ldr	r3, [pc, #140]	; (8007280 <CTRL_pol+0x3e8>)
 80071f4:	601a      	str	r2, [r3, #0]
	}

	CTRL_outMot( f_duty10_R, f_duty10_L );				// 
 80071f6:	edd7 0a08 	vldr	s1, [r7, #32]
 80071fa:	ed97 0a09 	vldr	s0, [r7, #36]	; 0x24
 80071fe:	f7ff fda9 	bl	8006d54 <CTRL_outMot>

	f_Time += 0.001;
 8007202:	4b20      	ldr	r3, [pc, #128]	; (8007284 <CTRL_pol+0x3ec>)
 8007204:	681b      	ldr	r3, [r3, #0]
 8007206:	4618      	mov	r0, r3
 8007208:	f7f9 f9c6 	bl	8000598 <__aeabi_f2d>
 800720c:	a31a      	add	r3, pc, #104	; (adr r3, 8007278 <CTRL_pol+0x3e0>)
 800720e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007212:	f7f9 f863 	bl	80002dc <__adddf3>
 8007216:	4603      	mov	r3, r0
 8007218:	460c      	mov	r4, r1
 800721a:	4618      	mov	r0, r3
 800721c:	4621      	mov	r1, r4
 800721e:	f7f9 fd0b 	bl	8000c38 <__aeabi_d2f>
 8007222:	4602      	mov	r2, r0
 8007224:	4b17      	ldr	r3, [pc, #92]	; (8007284 <CTRL_pol+0x3ec>)
 8007226:	601a      	str	r2, [r3, #0]

	/*  */
	if( MOT_getWallEdgeType() == MOT_WALL_EDGE_RIGHT ){
 8007228:	f002 ff98 	bl	800a15c <MOT_getWallEdgeType>
 800722c:	4603      	mov	r3, r0
 800722e:	2b01      	cmp	r3, #1
 8007230:	d10b      	bne.n	800724a <CTRL_pol+0x3b2>

		/*  */
		if( DIST_isWall_R_SIDE() == FALSE ){
 8007232:	f003 fb19 	bl	800a868 <DIST_isWall_R_SIDE>
 8007236:	4603      	mov	r3, r0
 8007238:	f083 0301 	eor.w	r3, r3, #1
 800723c:	b2db      	uxtb	r3, r3
 800723e:	2b00      	cmp	r3, #0
 8007240:	d015      	beq.n	800726e <CTRL_pol+0x3d6>

			MOT_setWallEdge( TRUE );		// 
 8007242:	2001      	movs	r0, #1
 8007244:	f002 ff96 	bl	800a174 <MOT_setWallEdge>
 8007248:	e011      	b.n	800726e <CTRL_pol+0x3d6>
		}
	}
	else if( MOT_getWallEdgeType() == MOT_WALL_EDGE_LEFT ){
 800724a:	f002 ff87 	bl	800a15c <MOT_getWallEdgeType>
 800724e:	4603      	mov	r3, r0
 8007250:	2b02      	cmp	r3, #2
 8007252:	d10c      	bne.n	800726e <CTRL_pol+0x3d6>

		/*  */
		if( DIST_isWall_L_SIDE() == FALSE ){
 8007254:	f003 fb1e 	bl	800a894 <DIST_isWall_L_SIDE>
 8007258:	4603      	mov	r3, r0
 800725a:	f083 0301 	eor.w	r3, r3, #1
 800725e:	b2db      	uxtb	r3, r3
 8007260:	2b00      	cmp	r3, #0
 8007262:	d004      	beq.n	800726e <CTRL_pol+0x3d6>

			MOT_setWallEdge( TRUE );		// 
 8007264:	2001      	movs	r0, #1
 8007266:	f002 ff85 	bl	800a174 <MOT_setWallEdge>
 800726a:	e000      	b.n	800726e <CTRL_pol+0x3d6>
		 return;		// 
 800726c:	bf00      	nop
		}
	}
}
 800726e:	372c      	adds	r7, #44	; 0x2c
 8007270:	46bd      	mov	sp, r7
 8007272:	bd90      	pop	{r4, r7, pc}
 8007274:	f3af 8000 	nop.w
 8007278:	d2f1a9fc 	.word	0xd2f1a9fc
 800727c:	3f50624d 	.word	0x3f50624d
 8007280:	200006dc 	.word	0x200006dc
 8007284:	2000021c 	.word	0x2000021c

08007288 <Failsafe_flag>:

void Failsafe_flag(void)
{
 8007288:	b580      	push	{r7, lr}
 800728a:	af00      	add	r7, sp, #0
	bl_failsafe = TRUE;
 800728c:	4b03      	ldr	r3, [pc, #12]	; (800729c <Failsafe_flag+0x14>)
 800728e:	2201      	movs	r2, #1
 8007290:	701a      	strb	r2, [r3, #0]
	SetLED(0x1F);
 8007292:	201f      	movs	r0, #31
 8007294:	f7fa fe54 	bl	8001f40 <SetLED>
}
 8007298:	bf00      	nop
 800729a:	bd80      	pop	{r7, pc}
 800729c:	2000028c 	.word	0x2000028c

080072a0 <Failsafe_flag_off>:

void Failsafe_flag_off(void)
{
 80072a0:	b480      	push	{r7}
 80072a2:	af00      	add	r7, sp, #0
	bl_failsafe = FALSE;
 80072a4:	4b03      	ldr	r3, [pc, #12]	; (80072b4 <Failsafe_flag_off+0x14>)
 80072a6:	2200      	movs	r2, #0
 80072a8:	701a      	strb	r2, [r3, #0]
}
 80072aa:	bf00      	nop
 80072ac:	46bd      	mov	sp, r7
 80072ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072b2:	4770      	bx	lr
 80072b4:	2000028c 	.word	0x2000028c

080072b8 <SYS_isOutOfCtrl>:

bool SYS_isOutOfCtrl( void )
{
 80072b8:	b480      	push	{r7}
 80072ba:	af00      	add	r7, sp, #0
	if( bl_failsafe == TRUE ){
 80072bc:	4b05      	ldr	r3, [pc, #20]	; (80072d4 <SYS_isOutOfCtrl+0x1c>)
 80072be:	781b      	ldrb	r3, [r3, #0]
 80072c0:	2b00      	cmp	r3, #0
 80072c2:	d001      	beq.n	80072c8 <SYS_isOutOfCtrl+0x10>
		return TRUE;
 80072c4:	2301      	movs	r3, #1
 80072c6:	e000      	b.n	80072ca <SYS_isOutOfCtrl+0x12>
	}
	else{
		return FALSE;
 80072c8:	2300      	movs	r3, #0
	}
}
 80072ca:	4618      	mov	r0, r3
 80072cc:	46bd      	mov	sp, r7
 80072ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072d2:	4770      	bx	lr
 80072d4:	2000028c 	.word	0x2000028c

080072d8 <DCM_setDirCw>:
 */

#include "hal/DCM.h"

void DCM_setDirCw( enDCM_ID en_id )
{
 80072d8:	b580      	push	{r7, lr}
 80072da:	b082      	sub	sp, #8
 80072dc:	af00      	add	r7, sp, #0
 80072de:	4603      	mov	r3, r0
 80072e0:	71fb      	strb	r3, [r7, #7]
	/*  */
	if( en_id == DCM_R ){			// 
 80072e2:	79fb      	ldrb	r3, [r7, #7]
 80072e4:	2b00      	cmp	r3, #0
 80072e6:	d103      	bne.n	80072f0 <DCM_setDirCw+0x18>
		Set_MOT0(1);	//tmp
 80072e8:	2001      	movs	r0, #1
 80072ea:	f7fa ff15 	bl	8002118 <Set_MOT0>
	}
	else{							// 
		Set_MOT1(0);	//tmp

	}
}
 80072ee:	e002      	b.n	80072f6 <DCM_setDirCw+0x1e>
		Set_MOT1(0);	//tmp
 80072f0:	2000      	movs	r0, #0
 80072f2:	f7fa ff2b 	bl	800214c <Set_MOT1>
}
 80072f6:	bf00      	nop
 80072f8:	3708      	adds	r7, #8
 80072fa:	46bd      	mov	sp, r7
 80072fc:	bd80      	pop	{r7, pc}

080072fe <DCM_setDirCcw>:

void DCM_setDirCcw( enDCM_ID en_id )
{
 80072fe:	b580      	push	{r7, lr}
 8007300:	b082      	sub	sp, #8
 8007302:	af00      	add	r7, sp, #0
 8007304:	4603      	mov	r3, r0
 8007306:	71fb      	strb	r3, [r7, #7]
	/*  */
	if( en_id == DCM_R ){			// 
 8007308:	79fb      	ldrb	r3, [r7, #7]
 800730a:	2b00      	cmp	r3, #0
 800730c:	d103      	bne.n	8007316 <DCM_setDirCcw+0x18>
		Set_MOT0(0);	//tmp
 800730e:	2000      	movs	r0, #0
 8007310:	f7fa ff02 	bl	8002118 <Set_MOT0>
	}
	else{							// 
		Set_MOT1(1);	//tmp
	}
}
 8007314:	e002      	b.n	800731c <DCM_setDirCcw+0x1e>
		Set_MOT1(1);	//tmp
 8007316:	2001      	movs	r0, #1
 8007318:	f7fa ff18 	bl	800214c <Set_MOT1>
}
 800731c:	bf00      	nop
 800731e:	3708      	adds	r7, #8
 8007320:	46bd      	mov	sp, r7
 8007322:	bd80      	pop	{r7, pc}

08007324 <DCM_brakeMot>:

void DCM_brakeMot( enDCM_ID en_id )
{
 8007324:	b580      	push	{r7, lr}
 8007326:	b082      	sub	sp, #8
 8007328:	af00      	add	r7, sp, #0
 800732a:	4603      	mov	r3, r0
 800732c:	71fb      	strb	r3, [r7, #7]
	/*  */
	if( en_id == DCM_R ){			// 
 800732e:	79fb      	ldrb	r3, [r7, #7]
 8007330:	2b00      	cmp	r3, #0
 8007332:	d103      	bne.n	800733c <DCM_brakeMot+0x18>
		Set_DutyTIM2(0);
 8007334:	2000      	movs	r0, #0
 8007336:	f7fd fdaf 	bl	8004e98 <Set_DutyTIM2>
	}
	else{							// 
		Set_DutyTIM3(0);
	}
}
 800733a:	e002      	b.n	8007342 <DCM_brakeMot+0x1e>
		Set_DutyTIM3(0);
 800733c:	2000      	movs	r0, #0
 800733e:	f7fd fdeb 	bl	8004f18 <Set_DutyTIM3>
}
 8007342:	bf00      	nop
 8007344:	3708      	adds	r7, #8
 8007346:	46bd      	mov	sp, r7
 8007348:	bd80      	pop	{r7, pc}

0800734a <DCM_staMot>:

void DCM_staMot( enDCM_ID en_id )
{	
 800734a:	b580      	push	{r7, lr}
 800734c:	b082      	sub	sp, #8
 800734e:	af00      	add	r7, sp, #0
 8007350:	4603      	mov	r3, r0
 8007352:	71fb      	strb	r3, [r7, #7]
	/*  */
	if( en_id == DCM_R ){			// 
 8007354:	79fb      	ldrb	r3, [r7, #7]
 8007356:	2b00      	cmp	r3, #0
 8007358:	d102      	bne.n	8007360 <DCM_staMot+0x16>
		Enable_TIM2();
 800735a:	f7fd fd8b 	bl	8004e74 <Enable_TIM2>
	}
	else{							// 
	   Enable_TIM3();
	}
}
 800735e:	e001      	b.n	8007364 <DCM_staMot+0x1a>
	   Enable_TIM3();
 8007360:	f7fd fd90 	bl	8004e84 <Enable_TIM3>
}
 8007364:	bf00      	nop
 8007366:	3708      	adds	r7, #8
 8007368:	46bd      	mov	sp, r7
 800736a:	bd80      	pop	{r7, pc}

0800736c <DCM_staMotAll>:

void DCM_staMotAll( void )
{
 800736c:	b580      	push	{r7, lr}
 800736e:	af00      	add	r7, sp, #0
	DCM_staMot(DCM_R);									// ON
 8007370:	2000      	movs	r0, #0
 8007372:	f7ff ffea 	bl	800734a <DCM_staMot>
	DCM_staMot(DCM_L);									// ON
 8007376:	2001      	movs	r0, #1
 8007378:	f7ff ffe7 	bl	800734a <DCM_staMot>
}
 800737c:	bf00      	nop
 800737e:	bd80      	pop	{r7, pc}

08007380 <DCM_setPwmDuty>:

void DCM_setPwmDuty( enDCM_ID en_id, uint16_t us_duty10 )
{
 8007380:	b580      	push	{r7, lr}
 8007382:	b082      	sub	sp, #8
 8007384:	af00      	add	r7, sp, #0
 8007386:	4603      	mov	r3, r0
 8007388:	460a      	mov	r2, r1
 800738a:	71fb      	strb	r3, [r7, #7]
 800738c:	4613      	mov	r3, r2
 800738e:	80bb      	strh	r3, [r7, #4]
	/* PWM */
	if( en_id == DCM_R ){				// 
 8007390:	79fb      	ldrb	r3, [r7, #7]
 8007392:	2b00      	cmp	r3, #0
 8007394:	d110      	bne.n	80073b8 <DCM_setPwmDuty+0x38>

		if( 0 == us_duty10 ){			// Duty0%
 8007396:	88bb      	ldrh	r3, [r7, #4]
 8007398:	2b00      	cmp	r3, #0
 800739a:	d104      	bne.n	80073a6 <DCM_setPwmDuty+0x26>
			DCM_brakeMot( en_id );
 800739c:	79fb      	ldrb	r3, [r7, #7]
 800739e:	4618      	mov	r0, r3
 80073a0:	f7ff ffc0 	bl	8007324 <DCM_brakeMot>
		else{
			Set_DutyTIM3(us_duty10);
			DCM_staMot( en_id );		// 
		}
	}
}
 80073a4:	e018      	b.n	80073d8 <DCM_setPwmDuty+0x58>
			Set_DutyTIM2(us_duty10);
 80073a6:	88bb      	ldrh	r3, [r7, #4]
 80073a8:	4618      	mov	r0, r3
 80073aa:	f7fd fd75 	bl	8004e98 <Set_DutyTIM2>
			DCM_staMot( en_id );		// 
 80073ae:	79fb      	ldrb	r3, [r7, #7]
 80073b0:	4618      	mov	r0, r3
 80073b2:	f7ff ffca 	bl	800734a <DCM_staMot>
}
 80073b6:	e00f      	b.n	80073d8 <DCM_setPwmDuty+0x58>
		if( 0 == us_duty10 ){			// Duty0%
 80073b8:	88bb      	ldrh	r3, [r7, #4]
 80073ba:	2b00      	cmp	r3, #0
 80073bc:	d104      	bne.n	80073c8 <DCM_setPwmDuty+0x48>
			DCM_brakeMot( en_id );
 80073be:	79fb      	ldrb	r3, [r7, #7]
 80073c0:	4618      	mov	r0, r3
 80073c2:	f7ff ffaf 	bl	8007324 <DCM_brakeMot>
}
 80073c6:	e007      	b.n	80073d8 <DCM_setPwmDuty+0x58>
			Set_DutyTIM3(us_duty10);
 80073c8:	88bb      	ldrh	r3, [r7, #4]
 80073ca:	4618      	mov	r0, r3
 80073cc:	f7fd fda4 	bl	8004f18 <Set_DutyTIM3>
			DCM_staMot( en_id );		// 
 80073d0:	79fb      	ldrb	r3, [r7, #7]
 80073d2:	4618      	mov	r0, r3
 80073d4:	f7ff ffb9 	bl	800734a <DCM_staMot>
}
 80073d8:	bf00      	nop
 80073da:	3708      	adds	r7, #8
 80073dc:	46bd      	mov	sp, r7
 80073de:	bd80      	pop	{r7, pc}

080073e0 <MA702_ReadByte>:
	if(dir == enL) return ENC_L_CNT;
	else return ENC_R_CNT;
}

void MA702_ReadByte(en_endir dir)
{
 80073e0:	b580      	push	{r7, lr}
 80073e2:	b082      	sub	sp, #8
 80073e4:	af00      	add	r7, sp, #0
 80073e6:	4603      	mov	r3, r0
 80073e8:	71fb      	strb	r3, [r7, #7]
	encoderdir = dir;
 80073ea:	4a0a      	ldr	r2, [pc, #40]	; (8007414 <MA702_ReadByte+0x34>)
 80073ec:	79fb      	ldrb	r3, [r7, #7]
 80073ee:	7013      	strb	r3, [r2, #0]
	SetSPI2TransmitData(0,0x00);
 80073f0:	2100      	movs	r1, #0
 80073f2:	2000      	movs	r0, #0
 80073f4:	f7fc fd7e 	bl	8003ef4 <SetSPI2TransmitData>
	SetSPI2TransmitData(1,0x00);
 80073f8:	2100      	movs	r1, #0
 80073fa:	2001      	movs	r0, #1
 80073fc:	f7fc fd7a 	bl	8003ef4 <SetSPI2TransmitData>

	SPI2_DMA_Communication(2,encoderdir);
 8007400:	4b04      	ldr	r3, [pc, #16]	; (8007414 <MA702_ReadByte+0x34>)
 8007402:	781b      	ldrb	r3, [r3, #0]
 8007404:	4619      	mov	r1, r3
 8007406:	2002      	movs	r0, #2
 8007408:	f7fc fcda 	bl	8003dc0 <SPI2_DMA_Communication>
}
 800740c:	bf00      	nop
 800740e:	3708      	adds	r7, #8
 8007410:	46bd      	mov	sp, r7
 8007412:	bd80      	pop	{r7, pc}
 8007414:	200006ee 	.word	0x200006ee

08007418 <recv_spi_encoder>:

void recv_spi_encoder(en_endir dir)
{
 8007418:	b580      	push	{r7, lr}
 800741a:	b082      	sub	sp, #8
 800741c:	af00      	add	r7, sp, #0
 800741e:	4603      	mov	r3, r0
 8007420:	71fb      	strb	r3, [r7, #7]
	MA702_ReadByte(dir);
 8007422:	79fb      	ldrb	r3, [r7, #7]
 8007424:	4618      	mov	r0, r3
 8007426:	f7ff ffdb 	bl	80073e0 <MA702_ReadByte>
}
 800742a:	bf00      	nop
 800742c:	3708      	adds	r7, #8
 800742e:	46bd      	mov	sp, r7
 8007430:	bd80      	pop	{r7, pc}
	...

08007434 <Set_encoder_data>:

void Set_encoder_data(en_endir dir)
{
 8007434:	b590      	push	{r4, r7, lr}
 8007436:	b083      	sub	sp, #12
 8007438:	af00      	add	r7, sp, #0
 800743a:	4603      	mov	r3, r0
 800743c:	71fb      	strb	r3, [r7, #7]
	if(dir == enL) ENC_L_CNT = ((uint16_t)Get_SPI2ReciveData(0)<<8|Get_SPI2ReciveData(1));
 800743e:	79fb      	ldrb	r3, [r7, #7]
 8007440:	2b00      	cmp	r3, #0
 8007442:	d110      	bne.n	8007466 <Set_encoder_data+0x32>
 8007444:	2000      	movs	r0, #0
 8007446:	f7fc fd45 	bl	8003ed4 <Get_SPI2ReciveData>
 800744a:	4603      	mov	r3, r0
 800744c:	021b      	lsls	r3, r3, #8
 800744e:	b21c      	sxth	r4, r3
 8007450:	2001      	movs	r0, #1
 8007452:	f7fc fd3f 	bl	8003ed4 <Get_SPI2ReciveData>
 8007456:	4603      	mov	r3, r0
 8007458:	b21b      	sxth	r3, r3
 800745a:	4323      	orrs	r3, r4
 800745c:	b21b      	sxth	r3, r3
 800745e:	b29a      	uxth	r2, r3
 8007460:	4b0b      	ldr	r3, [pc, #44]	; (8007490 <Set_encoder_data+0x5c>)
 8007462:	801a      	strh	r2, [r3, #0]
	else ENC_R_CNT = ((uint16_t)Get_SPI2ReciveData(0)<<8|Get_SPI2ReciveData(1));
}
 8007464:	e00f      	b.n	8007486 <Set_encoder_data+0x52>
	else ENC_R_CNT = ((uint16_t)Get_SPI2ReciveData(0)<<8|Get_SPI2ReciveData(1));
 8007466:	2000      	movs	r0, #0
 8007468:	f7fc fd34 	bl	8003ed4 <Get_SPI2ReciveData>
 800746c:	4603      	mov	r3, r0
 800746e:	021b      	lsls	r3, r3, #8
 8007470:	b21c      	sxth	r4, r3
 8007472:	2001      	movs	r0, #1
 8007474:	f7fc fd2e 	bl	8003ed4 <Get_SPI2ReciveData>
 8007478:	4603      	mov	r3, r0
 800747a:	b21b      	sxth	r3, r3
 800747c:	4323      	orrs	r3, r4
 800747e:	b21b      	sxth	r3, r3
 8007480:	b29a      	uxth	r2, r3
 8007482:	4b04      	ldr	r3, [pc, #16]	; (8007494 <Set_encoder_data+0x60>)
 8007484:	801a      	strh	r2, [r3, #0]
}
 8007486:	bf00      	nop
 8007488:	370c      	adds	r7, #12
 800748a:	46bd      	mov	sp, r7
 800748c:	bd90      	pop	{r4, r7, pc}
 800748e:	bf00      	nop
 8007490:	20000fac 	.word	0x20000fac
 8007494:	20000fb0 	.word	0x20000fb0

08007498 <Runmode_check>:


uint8_t Runmode_check( enDCM_ID en_id )
{
 8007498:	b480      	push	{r7}
 800749a:	b083      	sub	sp, #12
 800749c:	af00      	add	r7, sp, #0
 800749e:	4603      	mov	r3, r0
 80074a0:	71fb      	strb	r3, [r7, #7]
	if(en_id == DCM_R){
 80074a2:	79fb      	ldrb	r3, [r7, #7]
 80074a4:	2b00      	cmp	r3, #0
 80074a6:	d117      	bne.n	80074d8 <Runmode_check+0x40>
		if((en_Type == 6)||(((en_Type == 7)||(en_Type == 8)||(en_Type == 9))&&(en_Turntype == Right)) ){
 80074a8:	4b1a      	ldr	r3, [pc, #104]	; (8007514 <Runmode_check+0x7c>)
 80074aa:	781b      	ldrb	r3, [r3, #0]
 80074ac:	2b06      	cmp	r3, #6
 80074ae:	d00f      	beq.n	80074d0 <Runmode_check+0x38>
 80074b0:	4b18      	ldr	r3, [pc, #96]	; (8007514 <Runmode_check+0x7c>)
 80074b2:	781b      	ldrb	r3, [r3, #0]
 80074b4:	2b07      	cmp	r3, #7
 80074b6:	d007      	beq.n	80074c8 <Runmode_check+0x30>
 80074b8:	4b16      	ldr	r3, [pc, #88]	; (8007514 <Runmode_check+0x7c>)
 80074ba:	781b      	ldrb	r3, [r3, #0]
 80074bc:	2b08      	cmp	r3, #8
 80074be:	d003      	beq.n	80074c8 <Runmode_check+0x30>
 80074c0:	4b14      	ldr	r3, [pc, #80]	; (8007514 <Runmode_check+0x7c>)
 80074c2:	781b      	ldrb	r3, [r3, #0]
 80074c4:	2b09      	cmp	r3, #9
 80074c6:	d105      	bne.n	80074d4 <Runmode_check+0x3c>
 80074c8:	4b13      	ldr	r3, [pc, #76]	; (8007518 <Runmode_check+0x80>)
 80074ca:	781b      	ldrb	r3, [r3, #0]
 80074cc:	2b00      	cmp	r3, #0
 80074ce:	d101      	bne.n	80074d4 <Runmode_check+0x3c>
			return(0);
 80074d0:	2300      	movs	r3, #0
 80074d2:	e018      	b.n	8007506 <Runmode_check+0x6e>
		}
		else{
			return(1);
 80074d4:	2301      	movs	r3, #1
 80074d6:	e016      	b.n	8007506 <Runmode_check+0x6e>
		}
	}
	else{
		if((en_Type == 6)||(((en_Type == 7)||(en_Type == 8)||(en_Type == 9))&&(en_Turntype == Left)) ){
 80074d8:	4b0e      	ldr	r3, [pc, #56]	; (8007514 <Runmode_check+0x7c>)
 80074da:	781b      	ldrb	r3, [r3, #0]
 80074dc:	2b06      	cmp	r3, #6
 80074de:	d00f      	beq.n	8007500 <Runmode_check+0x68>
 80074e0:	4b0c      	ldr	r3, [pc, #48]	; (8007514 <Runmode_check+0x7c>)
 80074e2:	781b      	ldrb	r3, [r3, #0]
 80074e4:	2b07      	cmp	r3, #7
 80074e6:	d007      	beq.n	80074f8 <Runmode_check+0x60>
 80074e8:	4b0a      	ldr	r3, [pc, #40]	; (8007514 <Runmode_check+0x7c>)
 80074ea:	781b      	ldrb	r3, [r3, #0]
 80074ec:	2b08      	cmp	r3, #8
 80074ee:	d003      	beq.n	80074f8 <Runmode_check+0x60>
 80074f0:	4b08      	ldr	r3, [pc, #32]	; (8007514 <Runmode_check+0x7c>)
 80074f2:	781b      	ldrb	r3, [r3, #0]
 80074f4:	2b09      	cmp	r3, #9
 80074f6:	d105      	bne.n	8007504 <Runmode_check+0x6c>
 80074f8:	4b07      	ldr	r3, [pc, #28]	; (8007518 <Runmode_check+0x80>)
 80074fa:	781b      	ldrb	r3, [r3, #0]
 80074fc:	2b01      	cmp	r3, #1
 80074fe:	d101      	bne.n	8007504 <Runmode_check+0x6c>
			return(0);
 8007500:	2300      	movs	r3, #0
 8007502:	e000      	b.n	8007506 <Runmode_check+0x6e>
		}
		else{
			return(1);
 8007504:	2301      	movs	r3, #1
		}
	}
}
 8007506:	4618      	mov	r0, r3
 8007508:	370c      	adds	r7, #12
 800750a:	46bd      	mov	sp, r7
 800750c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007510:	4770      	bx	lr
 8007512:	bf00      	nop
 8007514:	200002c2 	.word	0x200002c2
 8007518:	200002d4 	.word	0x200002d4

0800751c <ENC_GetDiv>:

void ENC_GetDiv( int32_t* p_r, int32_t* p_l )
{
 800751c:	b580      	push	{r7, lr}
 800751e:	b086      	sub	sp, #24
 8007520:	af00      	add	r7, sp, #0
 8007522:	6078      	str	r0, [r7, #4]
 8007524:	6039      	str	r1, [r7, #0]
	int32_t cntR;
	int32_t cntL;
	int32_t cntR_dif;
	int32_t cntL_dif;
//	recv_spi_encoder();
	cntR_dif = ENC_R_CNT - ENC_R_CNT_old;
 8007526:	4b3f      	ldr	r3, [pc, #252]	; (8007624 <ENC_GetDiv+0x108>)
 8007528:	881b      	ldrh	r3, [r3, #0]
 800752a:	461a      	mov	r2, r3
 800752c:	4b3e      	ldr	r3, [pc, #248]	; (8007628 <ENC_GetDiv+0x10c>)
 800752e:	881b      	ldrh	r3, [r3, #0]
 8007530:	1ad3      	subs	r3, r2, r3
 8007532:	60fb      	str	r3, [r7, #12]
	cntL_dif = ENC_L_CNT_old - ENC_L_CNT;
 8007534:	4b3d      	ldr	r3, [pc, #244]	; (800762c <ENC_GetDiv+0x110>)
 8007536:	881b      	ldrh	r3, [r3, #0]
 8007538:	461a      	mov	r2, r3
 800753a:	4b3d      	ldr	r3, [pc, #244]	; (8007630 <ENC_GetDiv+0x114>)
 800753c:	881b      	ldrh	r3, [r3, #0]
 800753e:	1ad3      	subs	r3, r2, r3
 8007540:	60bb      	str	r3, [r7, #8]

	//
	if(Runmode_check(DCM_R) == 1){	//
 8007542:	2000      	movs	r0, #0
 8007544:	f7ff ffa8 	bl	8007498 <Runmode_check>
 8007548:	4603      	mov	r3, r0
 800754a:	2b01      	cmp	r3, #1
 800754c:	d114      	bne.n	8007578 <ENC_GetDiv+0x5c>
		//
		if(cntR_dif<-32768){
 800754e:	68fb      	ldr	r3, [r7, #12]
 8007550:	f513 4f00 	cmn.w	r3, #32768	; 0x8000
 8007554:	da04      	bge.n	8007560 <ENC_GetDiv+0x44>
			cntR = cntR_dif + 65536;
 8007556:	68fb      	ldr	r3, [r7, #12]
 8007558:	f503 3380 	add.w	r3, r3, #65536	; 0x10000
 800755c:	617b      	str	r3, [r7, #20]
 800755e:	e01f      	b.n	80075a0 <ENC_GetDiv+0x84>
		}
		else if (cntR_dif>32768){
 8007560:	68fb      	ldr	r3, [r7, #12]
 8007562:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8007566:	dd04      	ble.n	8007572 <ENC_GetDiv+0x56>
			cntR = cntR_dif - 65536;
 8007568:	68fb      	ldr	r3, [r7, #12]
 800756a:	f5a3 3380 	sub.w	r3, r3, #65536	; 0x10000
 800756e:	617b      	str	r3, [r7, #20]
 8007570:	e016      	b.n	80075a0 <ENC_GetDiv+0x84>
		}
		else{
			cntR = cntR_dif;
 8007572:	68fb      	ldr	r3, [r7, #12]
 8007574:	617b      	str	r3, [r7, #20]
 8007576:	e013      	b.n	80075a0 <ENC_GetDiv+0x84>
		}
	}
	else{
		if(cntR_dif>32768){
 8007578:	68fb      	ldr	r3, [r7, #12]
 800757a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800757e:	dd04      	ble.n	800758a <ENC_GetDiv+0x6e>
			cntR = cntR_dif - 65536;
 8007580:	68fb      	ldr	r3, [r7, #12]
 8007582:	f5a3 3380 	sub.w	r3, r3, #65536	; 0x10000
 8007586:	617b      	str	r3, [r7, #20]
 8007588:	e00a      	b.n	80075a0 <ENC_GetDiv+0x84>
		}
		else if(cntR_dif<-32768){
 800758a:	68fb      	ldr	r3, [r7, #12]
 800758c:	f513 4f00 	cmn.w	r3, #32768	; 0x8000
 8007590:	da04      	bge.n	800759c <ENC_GetDiv+0x80>
			cntR = cntR_dif + 65536;
 8007592:	68fb      	ldr	r3, [r7, #12]
 8007594:	f503 3380 	add.w	r3, r3, #65536	; 0x10000
 8007598:	617b      	str	r3, [r7, #20]
 800759a:	e001      	b.n	80075a0 <ENC_GetDiv+0x84>
		}
		else{
			cntR = cntR_dif;
 800759c:	68fb      	ldr	r3, [r7, #12]
 800759e:	617b      	str	r3, [r7, #20]
		}
	}

	if(Runmode_check(DCM_L) == 1){
 80075a0:	2001      	movs	r0, #1
 80075a2:	f7ff ff79 	bl	8007498 <Runmode_check>
 80075a6:	4603      	mov	r3, r0
 80075a8:	2b01      	cmp	r3, #1
 80075aa:	d114      	bne.n	80075d6 <ENC_GetDiv+0xba>
		//
		if(cntL_dif<-32768){
 80075ac:	68bb      	ldr	r3, [r7, #8]
 80075ae:	f513 4f00 	cmn.w	r3, #32768	; 0x8000
 80075b2:	da04      	bge.n	80075be <ENC_GetDiv+0xa2>
			cntL = cntL_dif + 65536;
 80075b4:	68bb      	ldr	r3, [r7, #8]
 80075b6:	f503 3380 	add.w	r3, r3, #65536	; 0x10000
 80075ba:	613b      	str	r3, [r7, #16]
 80075bc:	e01f      	b.n	80075fe <ENC_GetDiv+0xe2>
		}
		else if (cntL_dif >32768){
 80075be:	68bb      	ldr	r3, [r7, #8]
 80075c0:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80075c4:	dd04      	ble.n	80075d0 <ENC_GetDiv+0xb4>
			cntL = cntL_dif -65536;
 80075c6:	68bb      	ldr	r3, [r7, #8]
 80075c8:	f5a3 3380 	sub.w	r3, r3, #65536	; 0x10000
 80075cc:	613b      	str	r3, [r7, #16]
 80075ce:	e016      	b.n	80075fe <ENC_GetDiv+0xe2>
		}
		else{
			cntL = cntL_dif;
 80075d0:	68bb      	ldr	r3, [r7, #8]
 80075d2:	613b      	str	r3, [r7, #16]
 80075d4:	e013      	b.n	80075fe <ENC_GetDiv+0xe2>
		}
	}
	else{
		if(cntL_dif>32768){
 80075d6:	68bb      	ldr	r3, [r7, #8]
 80075d8:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80075dc:	dd04      	ble.n	80075e8 <ENC_GetDiv+0xcc>
			cntL = cntL_dif - 65536;
 80075de:	68bb      	ldr	r3, [r7, #8]
 80075e0:	f5a3 3380 	sub.w	r3, r3, #65536	; 0x10000
 80075e4:	613b      	str	r3, [r7, #16]
 80075e6:	e00a      	b.n	80075fe <ENC_GetDiv+0xe2>
		}
		else if(cntL_dif<-32768){
 80075e8:	68bb      	ldr	r3, [r7, #8]
 80075ea:	f513 4f00 	cmn.w	r3, #32768	; 0x8000
 80075ee:	da04      	bge.n	80075fa <ENC_GetDiv+0xde>
			cntL = cntL_dif + 65536;
 80075f0:	68bb      	ldr	r3, [r7, #8]
 80075f2:	f503 3380 	add.w	r3, r3, #65536	; 0x10000
 80075f6:	613b      	str	r3, [r7, #16]
 80075f8:	e001      	b.n	80075fe <ENC_GetDiv+0xe2>
		}
		else{
			cntL = cntL_dif;
 80075fa:	68bb      	ldr	r3, [r7, #8]
 80075fc:	613b      	str	r3, [r7, #16]
		}
	}

	*p_r = cntR;		//2^16(65536) LSB/1
 80075fe:	687b      	ldr	r3, [r7, #4]
 8007600:	697a      	ldr	r2, [r7, #20]
 8007602:	601a      	str	r2, [r3, #0]
	*p_l = cntL;
 8007604:	683b      	ldr	r3, [r7, #0]
 8007606:	693a      	ldr	r2, [r7, #16]
 8007608:	601a      	str	r2, [r3, #0]

	ENC_R_CNT_old = ENC_R_CNT;
 800760a:	4b06      	ldr	r3, [pc, #24]	; (8007624 <ENC_GetDiv+0x108>)
 800760c:	881a      	ldrh	r2, [r3, #0]
 800760e:	4b06      	ldr	r3, [pc, #24]	; (8007628 <ENC_GetDiv+0x10c>)
 8007610:	801a      	strh	r2, [r3, #0]
	ENC_L_CNT_old = ENC_L_CNT;
 8007612:	4b07      	ldr	r3, [pc, #28]	; (8007630 <ENC_GetDiv+0x114>)
 8007614:	881a      	ldrh	r2, [r3, #0]
 8007616:	4b05      	ldr	r3, [pc, #20]	; (800762c <ENC_GetDiv+0x110>)
 8007618:	801a      	strh	r2, [r3, #0]
}
 800761a:	bf00      	nop
 800761c:	3718      	adds	r7, #24
 800761e:	46bd      	mov	sp, r7
 8007620:	bd80      	pop	{r7, pc}
 8007622:	bf00      	nop
 8007624:	20000fb0 	.word	0x20000fb0
 8007628:	20000fb2 	.word	0x20000fb2
 800762c:	20000fae 	.word	0x20000fae
 8007630:	20000fac 	.word	0x20000fac

08007634 <ENC_setref>:

void ENC_setref(void)
{
 8007634:	b480      	push	{r7}
 8007636:	af00      	add	r7, sp, #0
	recv_spi_encoder(enL);
	LL_mDelay(1);
	Set_encoder_data(enL);
	ENC_L_CNT_old = ENC_L_CNT;
*/
	ENC_R_CNT_old = ENC_R_CNT;
 8007638:	4b06      	ldr	r3, [pc, #24]	; (8007654 <ENC_setref+0x20>)
 800763a:	881a      	ldrh	r2, [r3, #0]
 800763c:	4b06      	ldr	r3, [pc, #24]	; (8007658 <ENC_setref+0x24>)
 800763e:	801a      	strh	r2, [r3, #0]
	ENC_L_CNT_old = ENC_L_CNT;
 8007640:	4b06      	ldr	r3, [pc, #24]	; (800765c <ENC_setref+0x28>)
 8007642:	881a      	ldrh	r2, [r3, #0]
 8007644:	4b06      	ldr	r3, [pc, #24]	; (8007660 <ENC_setref+0x2c>)
 8007646:	801a      	strh	r2, [r3, #0]
}
 8007648:	bf00      	nop
 800764a:	46bd      	mov	sp, r7
 800764c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007650:	4770      	bx	lr
 8007652:	bf00      	nop
 8007654:	20000fb0 	.word	0x20000fb0
 8007658:	20000fb2 	.word	0x20000fb2
 800765c:	20000fac 	.word	0x20000fac
 8007660:	20000fae 	.word	0x20000fae

08007664 <ICM_42688_whoami>:
uint16_t Get_s_gyro(void)
{
	return s_GyroVal;
}
void ICM_42688_whoami(void)
{
 8007664:	b580      	push	{r7, lr}
 8007666:	af00      	add	r7, sp, #0
	SetSPI1TransmitData(0,(0x75 | 0x80));
 8007668:	21f5      	movs	r1, #245	; 0xf5
 800766a:	2000      	movs	r0, #0
 800766c:	f7fc fb7c 	bl	8003d68 <SetSPI1TransmitData>
	SetSPI1TransmitData(1, 0x00);
 8007670:	2100      	movs	r1, #0
 8007672:	2001      	movs	r0, #1
 8007674:	f7fc fb78 	bl	8003d68 <SetSPI1TransmitData>
	SPI1_DMA_Communication(2);
 8007678:	2002      	movs	r0, #2
 800767a:	f7fc faf3 	bl	8003c64 <SPI1_DMA_Communication>
	printf("who am i = %x\r\n",Get_SPI1ReciveData(1));
 800767e:	2001      	movs	r0, #1
 8007680:	f7fc fb62 	bl	8003d48 <Get_SPI1ReciveData>
 8007684:	4603      	mov	r3, r0
 8007686:	4619      	mov	r1, r3
 8007688:	4802      	ldr	r0, [pc, #8]	; (8007694 <ICM_42688_whoami+0x30>)
 800768a:	f007 f96b 	bl	800e964 <iprintf>

}
 800768e:	bf00      	nop
 8007690:	bd80      	pop	{r7, pc}
 8007692:	bf00      	nop
 8007694:	08013798 	.word	0x08013798

08007698 <ICM_42688_WriteByte>:


void ICM_42688_WriteByte(uint8_t reg,uint8_t data)
{
 8007698:	b580      	push	{r7, lr}
 800769a:	b082      	sub	sp, #8
 800769c:	af00      	add	r7, sp, #0
 800769e:	4603      	mov	r3, r0
 80076a0:	460a      	mov	r2, r1
 80076a2:	71fb      	strb	r3, [r7, #7]
 80076a4:	4613      	mov	r3, r2
 80076a6:	71bb      	strb	r3, [r7, #6]
	SetSPI1TransmitData(0, reg);
 80076a8:	79fb      	ldrb	r3, [r7, #7]
 80076aa:	4619      	mov	r1, r3
 80076ac:	2000      	movs	r0, #0
 80076ae:	f7fc fb5b 	bl	8003d68 <SetSPI1TransmitData>
	SetSPI1TransmitData(1, data);
 80076b2:	79bb      	ldrb	r3, [r7, #6]
 80076b4:	4619      	mov	r1, r3
 80076b6:	2001      	movs	r0, #1
 80076b8:	f7fc fb56 	bl	8003d68 <SetSPI1TransmitData>

	SPI1_DMA_Communication(2);
 80076bc:	2002      	movs	r0, #2
 80076be:	f7fc fad1 	bl	8003c64 <SPI1_DMA_Communication>
}
 80076c2:	bf00      	nop
 80076c4:	3708      	adds	r7, #8
 80076c6:	46bd      	mov	sp, r7
 80076c8:	bd80      	pop	{r7, pc}

080076ca <ICM_42688_ReadByte>:

void ICM_42688_ReadByte(uint8_t reg,uint8_t length)
{
 80076ca:	b580      	push	{r7, lr}
 80076cc:	b082      	sub	sp, #8
 80076ce:	af00      	add	r7, sp, #0
 80076d0:	4603      	mov	r3, r0
 80076d2:	460a      	mov	r2, r1
 80076d4:	71fb      	strb	r3, [r7, #7]
 80076d6:	4613      	mov	r3, r2
 80076d8:	71bb      	strb	r3, [r7, #6]
	SetSPI1TransmitData(0,(reg | 0x80));
 80076da:	79fb      	ldrb	r3, [r7, #7]
 80076dc:	f063 037f 	orn	r3, r3, #127	; 0x7f
 80076e0:	b2db      	uxtb	r3, r3
 80076e2:	4619      	mov	r1, r3
 80076e4:	2000      	movs	r0, #0
 80076e6:	f7fc fb3f 	bl	8003d68 <SetSPI1TransmitData>
	SetSPI1TransmitData(1,0x00);
 80076ea:	2100      	movs	r1, #0
 80076ec:	2001      	movs	r0, #1
 80076ee:	f7fc fb3b 	bl	8003d68 <SetSPI1TransmitData>
	SetSPI1TransmitData(2,0x00);
 80076f2:	2100      	movs	r1, #0
 80076f4:	2002      	movs	r0, #2
 80076f6:	f7fc fb37 	bl	8003d68 <SetSPI1TransmitData>

	SPI1_DMA_Communication(3);
 80076fa:	2003      	movs	r0, #3
 80076fc:	f7fc fab2 	bl	8003c64 <SPI1_DMA_Communication>
}
 8007700:	bf00      	nop
 8007702:	3708      	adds	r7, #8
 8007704:	46bd      	mov	sp, r7
 8007706:	bd80      	pop	{r7, pc}

08007708 <ICM_42688_init>:


void ICM_42688_init(void)
{
 8007708:	b580      	push	{r7, lr}
 800770a:	b082      	sub	sp, #8
 800770c:	af00      	add	r7, sp, #0
	uint16_t reg78 = 0x4E;	//pwr_mgmt0
 800770e:	234e      	movs	r3, #78	; 0x4e
 8007710:	80fb      	strh	r3, [r7, #6]
	uint16_t reg107 = 0x6B;
	uint16_t reg106 = 0x6A;
	uint16_t reg27 = 0x1B;
	uint16_t reg28 = 0x1C;
*/
	ICM_42688_WriteByte(reg78,0x0F);
 8007712:	88fb      	ldrh	r3, [r7, #6]
 8007714:	b2db      	uxtb	r3, r3
 8007716:	210f      	movs	r1, #15
 8007718:	4618      	mov	r0, r3
 800771a:	f7ff ffbd 	bl	8007698 <ICM_42688_WriteByte>
	LL_mDelay(1);
 800771e:	2001      	movs	r0, #1
 8007720:	f006 fa6e 	bl	800dc00 <LL_mDelay>
	ICM_42688_WriteByte(reg27,0x18);
	LL_mDelay(1);
	ICM_42688_WriteByte(reg28,0x18);
	LL_mDelay(1);
*/
}
 8007724:	bf00      	nop
 8007726:	3708      	adds	r7, #8
 8007728:	46bd      	mov	sp, r7
 800772a:	bd80      	pop	{r7, pc}

0800772c <ICM_42688_GyroRead_DMA>:

void ICM_42688_GyroRead_DMA(uint8_t reg) //reg 29 2A
{
 800772c:	b580      	push	{r7, lr}
 800772e:	b082      	sub	sp, #8
 8007730:	af00      	add	r7, sp, #0
 8007732:	4603      	mov	r3, r0
 8007734:	71fb      	strb	r3, [r7, #7]
	ICM_42688_ReadByte(reg,3);
 8007736:	79fb      	ldrb	r3, [r7, #7]
 8007738:	2103      	movs	r1, #3
 800773a:	4618      	mov	r0, r3
 800773c:	f7ff ffc5 	bl	80076ca <ICM_42688_ReadByte>
}
 8007740:	bf00      	nop
 8007742:	3708      	adds	r7, #8
 8007744:	46bd      	mov	sp, r7
 8007746:	bd80      	pop	{r7, pc}

08007748 <ICM_42688_GyroData>:

void ICM_42688_GyroData(void)
{
 8007748:	b598      	push	{r3, r4, r7, lr}
 800774a:	af00      	add	r7, sp, #0
	s_GyroVal=((uint16_t)Get_SPI1ReciveData(1)<<8|Get_SPI1ReciveData(2));
 800774c:	2001      	movs	r0, #1
 800774e:	f7fc fafb 	bl	8003d48 <Get_SPI1ReciveData>
 8007752:	4603      	mov	r3, r0
 8007754:	021b      	lsls	r3, r3, #8
 8007756:	b21c      	sxth	r4, r3
 8007758:	2002      	movs	r0, #2
 800775a:	f7fc faf5 	bl	8003d48 <Get_SPI1ReciveData>
 800775e:	4603      	mov	r3, r0
 8007760:	b21b      	sxth	r3, r3
 8007762:	4323      	orrs	r3, r4
 8007764:	b21a      	sxth	r2, r3
 8007766:	4b02      	ldr	r3, [pc, #8]	; (8007770 <ICM_42688_GyroData+0x28>)
 8007768:	801a      	strh	r2, [r3, #0]
}
 800776a:	bf00      	nop
 800776c:	bd98      	pop	{r3, r4, r7, pc}
 800776e:	bf00      	nop
 8007770:	200002d6 	.word	0x200002d6

08007774 <GYRO_SetRef>:

void GYRO_SetRef( void )
{
 8007774:	b580      	push	{r7, lr}
 8007776:	b082      	sub	sp, #8
 8007778:	af00      	add	r7, sp, #0
	uint16_t i;
	uint32_t ul_ref = 0;
 800777a:	2300      	movs	r3, #0
 800777c:	603b      	str	r3, [r7, #0]

	/*  */
	for( i=0; i<GYRO_REF_NUM; i++){			// 100
 800777e:	2300      	movs	r3, #0
 8007780:	80fb      	strh	r3, [r7, #6]
 8007782:	e00c      	b.n	800779e <GYRO_SetRef+0x2a>
		ul_ref += (uint32_t)s_GyroVal;
 8007784:	4b0f      	ldr	r3, [pc, #60]	; (80077c4 <GYRO_SetRef+0x50>)
 8007786:	f9b3 3000 	ldrsh.w	r3, [r3]
 800778a:	461a      	mov	r2, r3
 800778c:	683b      	ldr	r3, [r7, #0]
 800778e:	4413      	add	r3, r2
 8007790:	603b      	str	r3, [r7, #0]
		LL_mDelay(1);
 8007792:	2001      	movs	r0, #1
 8007794:	f006 fa34 	bl	800dc00 <LL_mDelay>
	for( i=0; i<GYRO_REF_NUM; i++){			// 100
 8007798:	88fb      	ldrh	r3, [r7, #6]
 800779a:	3301      	adds	r3, #1
 800779c:	80fb      	strh	r3, [r7, #6]
 800779e:	88fb      	ldrh	r3, [r7, #6]
 80077a0:	2bc7      	cmp	r3, #199	; 0xc7
 80077a2:	d9ef      	bls.n	8007784 <GYRO_SetRef+0x10>
	}

	/*  */
	l_GyroRef = (ul_ref * 100) / GYRO_REF_NUM ;		// 100
 80077a4:	683b      	ldr	r3, [r7, #0]
 80077a6:	2264      	movs	r2, #100	; 0x64
 80077a8:	fb02 f303 	mul.w	r3, r2, r3
 80077ac:	4a06      	ldr	r2, [pc, #24]	; (80077c8 <GYRO_SetRef+0x54>)
 80077ae:	fba2 2303 	umull	r2, r3, r2, r3
 80077b2:	099b      	lsrs	r3, r3, #6
 80077b4:	461a      	mov	r2, r3
 80077b6:	4b05      	ldr	r3, [pc, #20]	; (80077cc <GYRO_SetRef+0x58>)
 80077b8:	601a      	str	r2, [r3, #0]
}
 80077ba:	bf00      	nop
 80077bc:	3708      	adds	r7, #8
 80077be:	46bd      	mov	sp, r7
 80077c0:	bd80      	pop	{r7, pc}
 80077c2:	bf00      	nop
 80077c4:	200002d6 	.word	0x200002d6
 80077c8:	51eb851f 	.word	0x51eb851f
 80077cc:	200006f0 	.word	0x200006f0

080077d0 <GYRO_getSpeedErr>:

float GYRO_getSpeedErr( void )
{
 80077d0:	b590      	push	{r4, r7, lr}
 80077d2:	b085      	sub	sp, #20
 80077d4:	af00      	add	r7, sp, #0
	int32_t  l_val = (int32_t)s_GyroVal * 100 ;				// 100
 80077d6:	4b1c      	ldr	r3, [pc, #112]	; (8007848 <GYRO_getSpeedErr+0x78>)
 80077d8:	f9b3 3000 	ldrsh.w	r3, [r3]
 80077dc:	461a      	mov	r2, r3
 80077de:	2364      	movs	r3, #100	; 0x64
 80077e0:	fb03 f302 	mul.w	r3, r3, r2
 80077e4:	60fb      	str	r3, [r7, #12]
	int32_t  l_err = l_val - l_GyroRef ;
 80077e6:	4b19      	ldr	r3, [pc, #100]	; (800784c <GYRO_getSpeedErr+0x7c>)
 80077e8:	681b      	ldr	r3, [r3, #0]
 80077ea:	68fa      	ldr	r2, [r7, #12]
 80077ec:	1ad3      	subs	r3, r2, r3
 80077ee:	60bb      	str	r3, [r7, #8]
	float f_res;

	/*  */
//	if( ( l_err < -0.01 * 100 ) || ( 0.01 * 100 < l_err ) ){
		f_res = (float)l_err /16.4 / 100;		
 80077f0:	68bb      	ldr	r3, [r7, #8]
 80077f2:	ee07 3a90 	vmov	s15, r3
 80077f6:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80077fa:	ee17 0a90 	vmov	r0, s15
 80077fe:	f7f8 fecb 	bl	8000598 <__aeabi_f2d>
 8007802:	a30f      	add	r3, pc, #60	; (adr r3, 8007840 <GYRO_getSpeedErr+0x70>)
 8007804:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007808:	f7f9 f848 	bl	800089c <__aeabi_ddiv>
 800780c:	4603      	mov	r3, r0
 800780e:	460c      	mov	r4, r1
 8007810:	4618      	mov	r0, r3
 8007812:	4621      	mov	r1, r4
 8007814:	f04f 0200 	mov.w	r2, #0
 8007818:	4b0d      	ldr	r3, [pc, #52]	; (8007850 <GYRO_getSpeedErr+0x80>)
 800781a:	f7f9 f83f 	bl	800089c <__aeabi_ddiv>
 800781e:	4603      	mov	r3, r0
 8007820:	460c      	mov	r4, r1
 8007822:	4618      	mov	r0, r3
 8007824:	4621      	mov	r1, r4
 8007826:	f7f9 fa07 	bl	8000c38 <__aeabi_d2f>
 800782a:	4603      	mov	r3, r0
 800782c:	607b      	str	r3, [r7, #4]
//	}
/*	else{
		f_res = 0;									// [deg/s]
	}
*/
	return f_res;
 800782e:	687b      	ldr	r3, [r7, #4]
 8007830:	ee07 3a90 	vmov	s15, r3
}
 8007834:	eeb0 0a67 	vmov.f32	s0, s15
 8007838:	3714      	adds	r7, #20
 800783a:	46bd      	mov	sp, r7
 800783c:	bd90      	pop	{r4, r7, pc}
 800783e:	bf00      	nop
 8007840:	66666666 	.word	0x66666666
 8007844:	40306666 	.word	0x40306666
 8007848:	200002d6 	.word	0x200002d6
 800784c:	200006f0 	.word	0x200006f0
 8007850:	40590000 	.word	0x40590000

08007854 <GYRO_getNowAngle>:

float GYRO_getNowAngle( void )
{
 8007854:	b480      	push	{r7}
 8007856:	af00      	add	r7, sp, #0
	return f_GyroNowAngle;
 8007858:	4b04      	ldr	r3, [pc, #16]	; (800786c <GYRO_getNowAngle+0x18>)
 800785a:	681b      	ldr	r3, [r3, #0]
 800785c:	ee07 3a90 	vmov	s15, r3
}
 8007860:	eeb0 0a67 	vmov.f32	s0, s15
 8007864:	46bd      	mov	sp, r7
 8007866:	f85d 7b04 	ldr.w	r7, [sp], #4
 800786a:	4770      	bx	lr
 800786c:	200002b4 	.word	0x200002b4

08007870 <GYRO_getRef>:

float GYRO_getRef( void )
{
 8007870:	b480      	push	{r7}
 8007872:	af00      	add	r7, sp, #0
	return l_GyroRef;
 8007874:	4b05      	ldr	r3, [pc, #20]	; (800788c <GYRO_getRef+0x1c>)
 8007876:	681b      	ldr	r3, [r3, #0]
 8007878:	ee07 3a90 	vmov	s15, r3
 800787c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
}
 8007880:	eeb0 0a67 	vmov.f32	s0, s15
 8007884:	46bd      	mov	sp, r7
 8007886:	f85d 7b04 	ldr.w	r7, [sp], #4
 800788a:	4770      	bx	lr
 800788c:	200006f0 	.word	0x200006f0

08007890 <GYRO_Pol>:

void GYRO_Pol( void )
{
 8007890:	b580      	push	{r7, lr}
 8007892:	b082      	sub	sp, #8
 8007894:	af00      	add	r7, sp, #0
	float f_speed;

	/*  */
	f_speed = GYRO_getSpeedErr();			//  (0.001sec)
 8007896:	f7ff ff9b 	bl	80077d0 <GYRO_getSpeedErr>
 800789a:	ed87 0a01 	vstr	s0, [r7, #4]
	f_GyroNowAngle += f_speed / 1000;		//    (0.001sec)
 800789e:	edd7 7a01 	vldr	s15, [r7, #4]
 80078a2:	eddf 6a25 	vldr	s13, [pc, #148]	; 8007938 <GYRO_Pol+0xa8>
 80078a6:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 80078aa:	4b24      	ldr	r3, [pc, #144]	; (800793c <GYRO_Pol+0xac>)
 80078ac:	edd3 7a00 	vldr	s15, [r3]
 80078b0:	ee77 7a27 	vadd.f32	s15, s14, s15
 80078b4:	4b21      	ldr	r3, [pc, #132]	; (800793c <GYRO_Pol+0xac>)
 80078b6:	edc3 7a00 	vstr	s15, [r3]

	/*  */
	if( bl_ErrChk == TRUE ){
 80078ba:	4b21      	ldr	r3, [pc, #132]	; (8007940 <GYRO_Pol+0xb0>)
 80078bc:	781b      	ldrb	r3, [r3, #0]
 80078be:	2b00      	cmp	r3, #0
 80078c0:	d036      	beq.n	8007930 <GYRO_Pol+0xa0>

		f_ErrChkAngle += f_speed/1000;		//    (0.001sec)
 80078c2:	edd7 7a01 	vldr	s15, [r7, #4]
 80078c6:	eddf 6a1c 	vldr	s13, [pc, #112]	; 8007938 <GYRO_Pol+0xa8>
 80078ca:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 80078ce:	4b1d      	ldr	r3, [pc, #116]	; (8007944 <GYRO_Pol+0xb4>)
 80078d0:	edd3 7a00 	vldr	s15, [r3]
 80078d4:	ee77 7a27 	vadd.f32	s15, s14, s15
 80078d8:	4b1a      	ldr	r3, [pc, #104]	; (8007944 <GYRO_Pol+0xb4>)
 80078da:	edc3 7a00 	vstr	s15, [r3]

		if( ( f_ErrChkAngle < -500 ) || ( 500 < f_ErrChkAngle )||(f_speed <-1500)||(1500<f_speed) ){
 80078de:	4b19      	ldr	r3, [pc, #100]	; (8007944 <GYRO_Pol+0xb4>)
 80078e0:	edd3 7a00 	vldr	s15, [r3]
 80078e4:	ed9f 7a18 	vldr	s14, [pc, #96]	; 8007948 <GYRO_Pol+0xb8>
 80078e8:	eef4 7ac7 	vcmpe.f32	s15, s14
 80078ec:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80078f0:	d41c      	bmi.n	800792c <GYRO_Pol+0x9c>
 80078f2:	4b14      	ldr	r3, [pc, #80]	; (8007944 <GYRO_Pol+0xb4>)
 80078f4:	edd3 7a00 	vldr	s15, [r3]
 80078f8:	ed9f 7a14 	vldr	s14, [pc, #80]	; 800794c <GYRO_Pol+0xbc>
 80078fc:	eef4 7ac7 	vcmpe.f32	s15, s14
 8007900:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007904:	dc12      	bgt.n	800792c <GYRO_Pol+0x9c>
 8007906:	edd7 7a01 	vldr	s15, [r7, #4]
 800790a:	ed9f 7a11 	vldr	s14, [pc, #68]	; 8007950 <GYRO_Pol+0xc0>
 800790e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8007912:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007916:	d409      	bmi.n	800792c <GYRO_Pol+0x9c>
 8007918:	edd7 7a01 	vldr	s15, [r7, #4]
 800791c:	ed9f 7a0d 	vldr	s14, [pc, #52]	; 8007954 <GYRO_Pol+0xc4>
 8007920:	eef4 7ac7 	vcmpe.f32	s15, s14
 8007924:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007928:	dc00      	bgt.n	800792c <GYRO_Pol+0x9c>

			Failsafe_flag();
		}

	}
}
 800792a:	e001      	b.n	8007930 <GYRO_Pol+0xa0>
			Failsafe_flag();
 800792c:	f7ff fcac 	bl	8007288 <Failsafe_flag>
}
 8007930:	bf00      	nop
 8007932:	3708      	adds	r7, #8
 8007934:	46bd      	mov	sp, r7
 8007936:	bd80      	pop	{r7, pc}
 8007938:	447a0000 	.word	0x447a0000
 800793c:	200002b4 	.word	0x200002b4
 8007940:	200002c3 	.word	0x200002c3
 8007944:	200006e0 	.word	0x200006e0
 8007948:	c3fa0000 	.word	0xc3fa0000
 800794c:	43fa0000 	.word	0x43fa0000
 8007950:	c4bb8000 	.word	0xc4bb8000
 8007954:	44bb8000 	.word	0x44bb8000

08007958 <GYRO_staErrChkAngle>:
//	f_NowAccel = Accel_getSpeedErr();			//  (0.001sec)

}

void GYRO_staErrChkAngle( void )
{
 8007958:	b480      	push	{r7}
 800795a:	af00      	add	r7, sp, #0
	f_ErrChkAngle = 0;
 800795c:	4b05      	ldr	r3, [pc, #20]	; (8007974 <GYRO_staErrChkAngle+0x1c>)
 800795e:	f04f 0200 	mov.w	r2, #0
 8007962:	601a      	str	r2, [r3, #0]
	bl_ErrChk = TRUE;
 8007964:	4b04      	ldr	r3, [pc, #16]	; (8007978 <GYRO_staErrChkAngle+0x20>)
 8007966:	2201      	movs	r2, #1
 8007968:	701a      	strb	r2, [r3, #0]

}
 800796a:	bf00      	nop
 800796c:	46bd      	mov	sp, r7
 800796e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007972:	4770      	bx	lr
 8007974:	200006e0 	.word	0x200006e0
 8007978:	200002c3 	.word	0x200002c3

0800797c <GYRO_endErrChkAngle>:

void GYRO_endErrChkAngle( void )
{
 800797c:	b480      	push	{r7}
 800797e:	af00      	add	r7, sp, #0
	f_ErrChkAngle = 0;
 8007980:	4b05      	ldr	r3, [pc, #20]	; (8007998 <GYRO_endErrChkAngle+0x1c>)
 8007982:	f04f 0200 	mov.w	r2, #0
 8007986:	601a      	str	r2, [r3, #0]
	bl_ErrChk = FALSE;
 8007988:	4b04      	ldr	r3, [pc, #16]	; (800799c <GYRO_endErrChkAngle+0x20>)
 800798a:	2200      	movs	r2, #0
 800798c:	701a      	strb	r2, [r3, #0]

}
 800798e:	bf00      	nop
 8007990:	46bd      	mov	sp, r7
 8007992:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007996:	4770      	bx	lr
 8007998:	200006e0 	.word	0x200006e0
 800799c:	200002c3 	.word	0x200002c3

080079a0 <HAL_init>:

#include "hal/init.h"


void HAL_init( void )
{
 80079a0:	b580      	push	{r7, lr}
 80079a2:	af00      	add	r7, sp, #0
	TIME_init();
 80079a4:	f000 f834 	bl	8007a10 <TIME_init>
	/*  */
	f_GyroNowAngle = 0;			// (0testrun)
 80079a8:	4b15      	ldr	r3, [pc, #84]	; (8007a00 <HAL_init+0x60>)
 80079aa:	f04f 0200 	mov.w	r2, #0
 80079ae:	601a      	str	r2, [r3, #0]
	l_GyroRef  = 0;				// 
 80079b0:	4b14      	ldr	r3, [pc, #80]	; (8007a04 <HAL_init+0x64>)
 80079b2:	2200      	movs	r2, #0
 80079b4:	601a      	str	r2, [r3, #0]

	f_ErrChkAngle = 0;
 80079b6:	4b14      	ldr	r3, [pc, #80]	; (8007a08 <HAL_init+0x68>)
 80079b8:	f04f 0200 	mov.w	r2, #0
 80079bc:	601a      	str	r2, [r3, #0]
	bl_ErrChk = FALSE;
 80079be:	4b13      	ldr	r3, [pc, #76]	; (8007a0c <HAL_init+0x6c>)
 80079c0:	2200      	movs	r2, #0
 80079c2:	701a      	strb	r2, [r3, #0]
	DIST_init();
 80079c4:	f002 fcf2 	bl	800a3ac <DIST_init>
	MAP_Goal_init();
 80079c8:	f003 f9f8 	bl	800adbc <MAP_Goal_init>
	ADC4_Start();
 80079cc:	f7f9 fe68 	bl	80016a0 <ADC4_Start>
  	ADC3_Start();
 80079d0:	f7f9 fe72 	bl	80016b8 <ADC3_Start>
  	ADC2_Start();
 80079d4:	f7f9 fe7c 	bl	80016d0 <ADC2_Start>
  	ADC1_Start();
 80079d8:	f7f9 fe86 	bl	80016e8 <ADC1_Start>

  	SPI1_Start();
 80079dc:	f7fc f92a 	bl	8003c34 <SPI1_Start>
  	SPI2_Start();
 80079e0:	f7fc f9d6 	bl	8003d90 <SPI2_Start>
  	ICM_42688_init();
 80079e4:	f7ff fe90 	bl	8007708 <ICM_42688_init>
  	ICM_42688_whoami();
 80079e8:	f7ff fe3c 	bl	8007664 <ICM_42688_whoami>
	TIMER_init();
 80079ec:	f7fd f9fe 	bl	8004dec <TIMER_init>
	SYS_start();
 80079f0:	f000 f91e 	bl	8007c30 <SYS_start>
	MAP_init();
 80079f4:	f003 f9c2 	bl	800ad7c <MAP_init>
	GYRO_SetRef();
 80079f8:	f7ff febc 	bl	8007774 <GYRO_SetRef>
}
 80079fc:	bf00      	nop
 80079fe:	bd80      	pop	{r7, pc}
 8007a00:	200002b4 	.word	0x200002b4
 8007a04:	200006f0 	.word	0x200006f0
 8007a08:	200006e0 	.word	0x200006e0
 8007a0c:	200002c3 	.word	0x200002c3

08007a10 <TIME_init>:

void TIME_init( void )
{
 8007a10:	b480      	push	{r7}
 8007a12:	af00      	add	r7, sp, #0
	/*  */
	Msec_in = 0;		// [msec]
 8007a14:	4b06      	ldr	r3, [pc, #24]	; (8007a30 <TIME_init+0x20>)
 8007a16:	2200      	movs	r2, #0
 8007a18:	801a      	strh	r2, [r3, #0]
	Sec_in  = 0;		// [sec]
 8007a1a:	4b06      	ldr	r3, [pc, #24]	; (8007a34 <TIME_init+0x24>)
 8007a1c:	2200      	movs	r2, #0
 8007a1e:	701a      	strb	r2, [r3, #0]
	Min_in  = 0;		// [min]
 8007a20:	4b05      	ldr	r3, [pc, #20]	; (8007a38 <TIME_init+0x28>)
 8007a22:	2200      	movs	r2, #0
 8007a24:	701a      	strb	r2, [r3, #0]
}
 8007a26:	bf00      	nop
 8007a28:	46bd      	mov	sp, r7
 8007a2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a2e:	4770      	bx	lr
 8007a30:	200006ec 	.word	0x200006ec
 8007a34:	200002c0 	.word	0x200002c0
 8007a38:	200002b8 	.word	0x200002b8

08007a3c <log_in2>:
			float log5)/*,float log6,
			float log7,float log8,
			float log9,float log10,
			float log11,float log12)
*/
{
 8007a3c:	b480      	push	{r7}
 8007a3e:	b087      	sub	sp, #28
 8007a40:	af00      	add	r7, sp, #0
 8007a42:	ed87 0a05 	vstr	s0, [r7, #20]
 8007a46:	edc7 0a04 	vstr	s1, [r7, #16]
 8007a4a:	ed87 1a03 	vstr	s2, [r7, #12]
 8007a4e:	edc7 1a02 	vstr	s3, [r7, #8]
 8007a52:	ed87 2a01 	vstr	s4, [r7, #4]
	if((b_logflag == TRUE)&&(log_count < log_num)){
 8007a56:	4b1b      	ldr	r3, [pc, #108]	; (8007ac4 <log_in2+0x88>)
 8007a58:	781b      	ldrb	r3, [r3, #0]
 8007a5a:	2b00      	cmp	r3, #0
 8007a5c:	d02c      	beq.n	8007ab8 <log_in2+0x7c>
 8007a5e:	4b1a      	ldr	r3, [pc, #104]	; (8007ac8 <log_in2+0x8c>)
 8007a60:	881b      	ldrh	r3, [r3, #0]
 8007a62:	2bc7      	cmp	r3, #199	; 0xc7
 8007a64:	d828      	bhi.n	8007ab8 <log_in2+0x7c>
		Log_1[log_count] = log1;
 8007a66:	4b18      	ldr	r3, [pc, #96]	; (8007ac8 <log_in2+0x8c>)
 8007a68:	881b      	ldrh	r3, [r3, #0]
 8007a6a:	4a18      	ldr	r2, [pc, #96]	; (8007acc <log_in2+0x90>)
 8007a6c:	009b      	lsls	r3, r3, #2
 8007a6e:	4413      	add	r3, r2
 8007a70:	697a      	ldr	r2, [r7, #20]
 8007a72:	601a      	str	r2, [r3, #0]
		Log_2[log_count] = log2;
 8007a74:	4b14      	ldr	r3, [pc, #80]	; (8007ac8 <log_in2+0x8c>)
 8007a76:	881b      	ldrh	r3, [r3, #0]
 8007a78:	4a15      	ldr	r2, [pc, #84]	; (8007ad0 <log_in2+0x94>)
 8007a7a:	009b      	lsls	r3, r3, #2
 8007a7c:	4413      	add	r3, r2
 8007a7e:	693a      	ldr	r2, [r7, #16]
 8007a80:	601a      	str	r2, [r3, #0]
		Log_3[log_count] = log3;
 8007a82:	4b11      	ldr	r3, [pc, #68]	; (8007ac8 <log_in2+0x8c>)
 8007a84:	881b      	ldrh	r3, [r3, #0]
 8007a86:	4a13      	ldr	r2, [pc, #76]	; (8007ad4 <log_in2+0x98>)
 8007a88:	009b      	lsls	r3, r3, #2
 8007a8a:	4413      	add	r3, r2
 8007a8c:	68fa      	ldr	r2, [r7, #12]
 8007a8e:	601a      	str	r2, [r3, #0]
		Log_4[log_count] = log4;
 8007a90:	4b0d      	ldr	r3, [pc, #52]	; (8007ac8 <log_in2+0x8c>)
 8007a92:	881b      	ldrh	r3, [r3, #0]
 8007a94:	4a10      	ldr	r2, [pc, #64]	; (8007ad8 <log_in2+0x9c>)
 8007a96:	009b      	lsls	r3, r3, #2
 8007a98:	4413      	add	r3, r2
 8007a9a:	68ba      	ldr	r2, [r7, #8]
 8007a9c:	601a      	str	r2, [r3, #0]
		Log_5[log_count] = log5;
 8007a9e:	4b0a      	ldr	r3, [pc, #40]	; (8007ac8 <log_in2+0x8c>)
 8007aa0:	881b      	ldrh	r3, [r3, #0]
 8007aa2:	4a0e      	ldr	r2, [pc, #56]	; (8007adc <log_in2+0xa0>)
 8007aa4:	009b      	lsls	r3, r3, #2
 8007aa6:	4413      	add	r3, r2
 8007aa8:	687a      	ldr	r2, [r7, #4]
 8007aaa:	601a      	str	r2, [r3, #0]
		Log_9[log_count] = log9;
		Log_10[log_count] = log10;
		Log_11[log_count] = log11;
		Log_12[log_count] = log12;
*/
		log_count++;
 8007aac:	4b06      	ldr	r3, [pc, #24]	; (8007ac8 <log_in2+0x8c>)
 8007aae:	881b      	ldrh	r3, [r3, #0]
 8007ab0:	3301      	adds	r3, #1
 8007ab2:	b29a      	uxth	r2, r3
 8007ab4:	4b04      	ldr	r3, [pc, #16]	; (8007ac8 <log_in2+0x8c>)
 8007ab6:	801a      	strh	r2, [r3, #0]
	}
}
 8007ab8:	bf00      	nop
 8007aba:	371c      	adds	r7, #28
 8007abc:	46bd      	mov	sp, r7
 8007abe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ac2:	4770      	bx	lr
 8007ac4:	20000290 	.word	0x20000290
 8007ac8:	2000028e 	.word	0x2000028e
 8007acc:	20001c34 	.word	0x20001c34
 8007ad0:	200015f4 	.word	0x200015f4
 8007ad4:	200012d4 	.word	0x200012d4
 8007ad8:	20000fb4 	.word	0x20000fb4
 8007adc:	20001914 	.word	0x20001914

08007ae0 <log_interrupt>:

void log_interrupt ( void )
{
 8007ae0:	b580      	push	{r7, lr}
 8007ae2:	ed2d 8b04 	vpush	{d8-d9}
 8007ae6:	af00      	add	r7, sp, #0
	log_in2(GYRO_getSpeedErr(), Get_TrgtAngleS(),
 8007ae8:	f7ff fe72 	bl	80077d0 <GYRO_getSpeedErr>
 8007aec:	eeb0 8a40 	vmov.f32	s16, s0
 8007af0:	f7fd fdbe 	bl	8005670 <Get_TrgtAngleS>
 8007af4:	eef0 8a40 	vmov.f32	s17, s0
 8007af8:	f7fd fd9e 	bl	8005638 <Get_NowAngle>
 8007afc:	eeb0 9a40 	vmov.f32	s18, s0
 8007b00:	f7fd fda8 	bl	8005654 <Get_TrgtAngle>
 8007b04:	eeb0 7a40 	vmov.f32	s14, s0
 8007b08:	4b09      	ldr	r3, [pc, #36]	; (8007b30 <log_interrupt+0x50>)
 8007b0a:	edd3 7a00 	vldr	s15, [r3]
 8007b0e:	eeb0 2a67 	vmov.f32	s4, s15
 8007b12:	eef0 1a47 	vmov.f32	s3, s14
 8007b16:	eeb0 1a49 	vmov.f32	s2, s18
 8007b1a:	eef0 0a68 	vmov.f32	s1, s17
 8007b1e:	eeb0 0a48 	vmov.f32	s0, s16
 8007b22:	f7ff ff8b 	bl	8007a3c <log_in2>
		GYRO_getSpeedErr(), f_TrgtAngleS,
		f_NowAngle,f_TrgtAngle,
		templog2,templog1,
		f_Duty_L,f_Duty_R);
*/
}
 8007b26:	bf00      	nop
 8007b28:	46bd      	mov	sp, r7
 8007b2a:	ecbd 8b04 	vpop	{d8-d9}
 8007b2e:	bd80      	pop	{r7, pc}
 8007b30:	200002bc 	.word	0x200002bc

08007b34 <log_flag_on>:

void log_flag_on(void)
{
 8007b34:	b480      	push	{r7}
 8007b36:	af00      	add	r7, sp, #0
	b_logflag = TRUE;
 8007b38:	4b03      	ldr	r3, [pc, #12]	; (8007b48 <log_flag_on+0x14>)
 8007b3a:	2201      	movs	r2, #1
 8007b3c:	701a      	strb	r2, [r3, #0]
}
 8007b3e:	bf00      	nop
 8007b40:	46bd      	mov	sp, r7
 8007b42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b46:	4770      	bx	lr
 8007b48:	20000290 	.word	0x20000290

08007b4c <log_flag_off>:

void log_flag_off(void)
{
 8007b4c:	b480      	push	{r7}
 8007b4e:	af00      	add	r7, sp, #0
	b_logflag = FALSE;
 8007b50:	4b03      	ldr	r3, [pc, #12]	; (8007b60 <log_flag_off+0x14>)
 8007b52:	2200      	movs	r2, #0
 8007b54:	701a      	strb	r2, [r3, #0]
}
 8007b56:	bf00      	nop
 8007b58:	46bd      	mov	sp, r7
 8007b5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b5e:	4770      	bx	lr
 8007b60:	20000290 	.word	0x20000290

08007b64 <log_read2>:

void log_read2(void)
{
 8007b64:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8007b68:	b08c      	sub	sp, #48	; 0x30
 8007b6a:	af08      	add	r7, sp, #32
	int16_t i=0;
 8007b6c:	2300      	movs	r3, #0
 8007b6e:	81fb      	strh	r3, [r7, #14]
		printf("%5.2f,%5.2f,%5.2f,%5.2f,%5.2f,%5.2f,%5.2f,%5.2f,%5.2f,%5.2f,%5.2f,%5.2f\n\r",
		Log_1[i],Log_2[i],Log_3[i],Log_4[i],Log_5[i],Log_6[i],Log_7[i],Log_8[i],Log_9[i],Log_10[i],Log_11[i],Log_12[i]);
		i++;
	}
*/
	while(i<log_num){
 8007b70:	e049      	b.n	8007c06 <log_read2+0xa2>
		printf("%5.2f,%5.2f,%5.2f,%5.2f,%5.2f\n\r",
		Log_1[i],Log_2[i],Log_3[i],Log_4[i],Log_5[i]);
 8007b72:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8007b76:	4a28      	ldr	r2, [pc, #160]	; (8007c18 <log_read2+0xb4>)
 8007b78:	009b      	lsls	r3, r3, #2
 8007b7a:	4413      	add	r3, r2
 8007b7c:	681b      	ldr	r3, [r3, #0]
		printf("%5.2f,%5.2f,%5.2f,%5.2f,%5.2f\n\r",
 8007b7e:	4618      	mov	r0, r3
 8007b80:	f7f8 fd0a 	bl	8000598 <__aeabi_f2d>
 8007b84:	e9c7 0100 	strd	r0, r1, [r7]
		Log_1[i],Log_2[i],Log_3[i],Log_4[i],Log_5[i]);
 8007b88:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8007b8c:	4a23      	ldr	r2, [pc, #140]	; (8007c1c <log_read2+0xb8>)
 8007b8e:	009b      	lsls	r3, r3, #2
 8007b90:	4413      	add	r3, r2
 8007b92:	681b      	ldr	r3, [r3, #0]
		printf("%5.2f,%5.2f,%5.2f,%5.2f,%5.2f\n\r",
 8007b94:	4618      	mov	r0, r3
 8007b96:	f7f8 fcff 	bl	8000598 <__aeabi_f2d>
 8007b9a:	4604      	mov	r4, r0
 8007b9c:	460d      	mov	r5, r1
		Log_1[i],Log_2[i],Log_3[i],Log_4[i],Log_5[i]);
 8007b9e:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8007ba2:	4a1f      	ldr	r2, [pc, #124]	; (8007c20 <log_read2+0xbc>)
 8007ba4:	009b      	lsls	r3, r3, #2
 8007ba6:	4413      	add	r3, r2
 8007ba8:	681b      	ldr	r3, [r3, #0]
		printf("%5.2f,%5.2f,%5.2f,%5.2f,%5.2f\n\r",
 8007baa:	4618      	mov	r0, r3
 8007bac:	f7f8 fcf4 	bl	8000598 <__aeabi_f2d>
 8007bb0:	4680      	mov	r8, r0
 8007bb2:	4689      	mov	r9, r1
		Log_1[i],Log_2[i],Log_3[i],Log_4[i],Log_5[i]);
 8007bb4:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8007bb8:	4a1a      	ldr	r2, [pc, #104]	; (8007c24 <log_read2+0xc0>)
 8007bba:	009b      	lsls	r3, r3, #2
 8007bbc:	4413      	add	r3, r2
 8007bbe:	681b      	ldr	r3, [r3, #0]
		printf("%5.2f,%5.2f,%5.2f,%5.2f,%5.2f\n\r",
 8007bc0:	4618      	mov	r0, r3
 8007bc2:	f7f8 fce9 	bl	8000598 <__aeabi_f2d>
 8007bc6:	4682      	mov	sl, r0
 8007bc8:	468b      	mov	fp, r1
		Log_1[i],Log_2[i],Log_3[i],Log_4[i],Log_5[i]);
 8007bca:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8007bce:	4a16      	ldr	r2, [pc, #88]	; (8007c28 <log_read2+0xc4>)
 8007bd0:	009b      	lsls	r3, r3, #2
 8007bd2:	4413      	add	r3, r2
 8007bd4:	681b      	ldr	r3, [r3, #0]
		printf("%5.2f,%5.2f,%5.2f,%5.2f,%5.2f\n\r",
 8007bd6:	4618      	mov	r0, r3
 8007bd8:	f7f8 fcde 	bl	8000598 <__aeabi_f2d>
 8007bdc:	4602      	mov	r2, r0
 8007bde:	460b      	mov	r3, r1
 8007be0:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8007be4:	e9cd ab04 	strd	sl, fp, [sp, #16]
 8007be8:	e9cd 8902 	strd	r8, r9, [sp, #8]
 8007bec:	e9cd 4500 	strd	r4, r5, [sp]
 8007bf0:	e9d7 2300 	ldrd	r2, r3, [r7]
 8007bf4:	480d      	ldr	r0, [pc, #52]	; (8007c2c <log_read2+0xc8>)
 8007bf6:	f006 feb5 	bl	800e964 <iprintf>
		i++;
 8007bfa:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8007bfe:	b29b      	uxth	r3, r3
 8007c00:	3301      	adds	r3, #1
 8007c02:	b29b      	uxth	r3, r3
 8007c04:	81fb      	strh	r3, [r7, #14]
	while(i<log_num){
 8007c06:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8007c0a:	2bc7      	cmp	r3, #199	; 0xc7
 8007c0c:	ddb1      	ble.n	8007b72 <log_read2+0xe>
	}

}
 8007c0e:	bf00      	nop
 8007c10:	3710      	adds	r7, #16
 8007c12:	46bd      	mov	sp, r7
 8007c14:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8007c18:	20001c34 	.word	0x20001c34
 8007c1c:	200015f4 	.word	0x200015f4
 8007c20:	200012d4 	.word	0x200012d4
 8007c24:	20000fb4 	.word	0x20000fb4
 8007c28:	20001914 	.word	0x20001914
 8007c2c:	080137a8 	.word	0x080137a8

08007c30 <SYS_start>:
uint8_t now_mode = mode_1;

enMODE		en_Mode;		//

void SYS_start( void )
{
 8007c30:	b580      	push	{r7, lr}
 8007c32:	af00      	add	r7, sp, #0
	/*  */
	printf(" ------------------------------\r\n");
 8007c34:	481b      	ldr	r0, [pc, #108]	; (8007ca4 <SYS_start+0x74>)
 8007c36:	f006 ff1d 	bl	800ea74 <puts>
	printf(" | Robo Name  : hankyo2       |\r\n");
 8007c3a:	481b      	ldr	r0, [pc, #108]	; (8007ca8 <SYS_start+0x78>)
 8007c3c:	f006 ff1a 	bl	800ea74 <puts>
	printf(" | Developer  : sho sato      |\r\n");
 8007c40:	481a      	ldr	r0, [pc, #104]	; (8007cac <SYS_start+0x7c>)
 8007c42:	f006 ff17 	bl	800ea74 <puts>
	printf(" | Version    : ver1          |\r\n");
 8007c46:	481a      	ldr	r0, [pc, #104]	; (8007cb0 <SYS_start+0x80>)
 8007c48:	f006 ff14 	bl	800ea74 <puts>
	printf(" | Project By : RT Corporation|\r\n");
 8007c4c:	4819      	ldr	r0, [pc, #100]	; (8007cb4 <SYS_start+0x84>)
 8007c4e:	f006 ff11 	bl	800ea74 <puts>
	printf(" ------------------------------\r\n");
 8007c52:	4814      	ldr	r0, [pc, #80]	; (8007ca4 <SYS_start+0x74>)
 8007c54:	f006 ff0e 	bl	800ea74 <puts>

	PARAM_makeSra( (float)SEARCH_SPEED, 100.0f, 2500.0f, SLA_45 );		// [mm/s][rad/s^2]G[mm/s^2]
 8007c58:	2001      	movs	r0, #1
 8007c5a:	ed9f 1a17 	vldr	s2, [pc, #92]	; 8007cb8 <SYS_start+0x88>
 8007c5e:	eddf 0a17 	vldr	s1, [pc, #92]	; 8007cbc <SYS_start+0x8c>
 8007c62:	ed9f 0a17 	vldr	s0, [pc, #92]	; 8007cc0 <SYS_start+0x90>
 8007c66:	f7fa fe67 	bl	8002938 <PARAM_makeSra>
	PARAM_makeSra( (float)SEARCH_SPEED, 150.0f, 3000.0f, SLA_90 );		// [mm/s][rad/s^2]G[mm/s^2]
 8007c6a:	2000      	movs	r0, #0
 8007c6c:	ed9f 1a15 	vldr	s2, [pc, #84]	; 8007cc4 <SYS_start+0x94>
 8007c70:	eddf 0a15 	vldr	s1, [pc, #84]	; 8007cc8 <SYS_start+0x98>
 8007c74:	ed9f 0a12 	vldr	s0, [pc, #72]	; 8007cc0 <SYS_start+0x90>
 8007c78:	f7fa fe5e 	bl	8002938 <PARAM_makeSra>
	PARAM_makeSra( (float)SEARCH_SPEED, 150.0f, 6000.0f, SLA_135 );		// [mm/s][rad/s^2]G[mm/s^2]
 8007c7c:	2002      	movs	r0, #2
 8007c7e:	ed9f 1a13 	vldr	s2, [pc, #76]	; 8007ccc <SYS_start+0x9c>
 8007c82:	eddf 0a11 	vldr	s1, [pc, #68]	; 8007cc8 <SYS_start+0x98>
 8007c86:	ed9f 0a0e 	vldr	s0, [pc, #56]	; 8007cc0 <SYS_start+0x90>
 8007c8a:	f7fa fe55 	bl	8002938 <PARAM_makeSra>
	PARAM_makeSra( (float)SEARCH_SPEED, 200.0f, 7000.0f, SLA_N90 );		// [mm/s][rad/s^2]G[mm/s^2]
 8007c8e:	2003      	movs	r0, #3
 8007c90:	ed9f 1a0f 	vldr	s2, [pc, #60]	; 8007cd0 <SYS_start+0xa0>
 8007c94:	eddf 0a0f 	vldr	s1, [pc, #60]	; 8007cd4 <SYS_start+0xa4>
 8007c98:	ed9f 0a09 	vldr	s0, [pc, #36]	; 8007cc0 <SYS_start+0x90>
 8007c9c:	f7fa fe4c 	bl	8002938 <PARAM_makeSra>


}
 8007ca0:	bf00      	nop
 8007ca2:	bd80      	pop	{r7, pc}
 8007ca4:	080137c8 	.word	0x080137c8
 8007ca8:	080137ec 	.word	0x080137ec
 8007cac:	08013810 	.word	0x08013810
 8007cb0:	08013834 	.word	0x08013834
 8007cb4:	08013858 	.word	0x08013858
 8007cb8:	451c4000 	.word	0x451c4000
 8007cbc:	42c80000 	.word	0x42c80000
 8007cc0:	43960000 	.word	0x43960000
 8007cc4:	453b8000 	.word	0x453b8000
 8007cc8:	43160000 	.word	0x43160000
 8007ccc:	45bb8000 	.word	0x45bb8000
 8007cd0:	45dac000 	.word	0x45dac000
 8007cd4:	43480000 	.word	0x43480000

08007cd8 <MODE_inc>:

void MODE_inc( void )
{
 8007cd8:	b580      	push	{r7, lr}
 8007cda:	af00      	add	r7, sp, #0
	en_Mode++;		// 
 8007cdc:	4b35      	ldr	r3, [pc, #212]	; (8007db4 <MODE_inc+0xdc>)
 8007cde:	781b      	ldrb	r3, [r3, #0]
 8007ce0:	3301      	adds	r3, #1
 8007ce2:	b2da      	uxtb	r2, r3
 8007ce4:	4b33      	ldr	r3, [pc, #204]	; (8007db4 <MODE_inc+0xdc>)
 8007ce6:	701a      	strb	r2, [r3, #0]

	/*  */
	if( MODE_MAX == en_Mode ){
 8007ce8:	4b32      	ldr	r3, [pc, #200]	; (8007db4 <MODE_inc+0xdc>)
 8007cea:	781b      	ldrb	r3, [r3, #0]
 8007cec:	2b08      	cmp	r3, #8
 8007cee:	d102      	bne.n	8007cf6 <MODE_inc+0x1e>
		en_Mode = MODE_0;
 8007cf0:	4b30      	ldr	r3, [pc, #192]	; (8007db4 <MODE_inc+0xdc>)
 8007cf2:	2200      	movs	r2, #0
 8007cf4:	701a      	strb	r2, [r3, #0]
	}

	/*  */
	switch( en_Mode ){
 8007cf6:	4b2f      	ldr	r3, [pc, #188]	; (8007db4 <MODE_inc+0xdc>)
 8007cf8:	781b      	ldrb	r3, [r3, #0]
 8007cfa:	2b07      	cmp	r3, #7
 8007cfc:	d857      	bhi.n	8007dae <MODE_inc+0xd6>
 8007cfe:	a201      	add	r2, pc, #4	; (adr r2, 8007d04 <MODE_inc+0x2c>)
 8007d00:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007d04:	08007d25 	.word	0x08007d25
 8007d08:	08007d31 	.word	0x08007d31
 8007d0c:	08007d43 	.word	0x08007d43
 8007d10:	08007d55 	.word	0x08007d55
 8007d14:	08007d67 	.word	0x08007d67
 8007d18:	08007d79 	.word	0x08007d79
 8007d1c:	08007d8b 	.word	0x08007d8b
 8007d20:	08007d9d 	.word	0x08007d9d

		case MODE_0:
			SetLED(0x00 | now_mode);
 8007d24:	4b24      	ldr	r3, [pc, #144]	; (8007db8 <MODE_inc+0xe0>)
 8007d26:	781b      	ldrb	r3, [r3, #0]
 8007d28:	4618      	mov	r0, r3
 8007d2a:	f7fa f909 	bl	8001f40 <SetLED>
			break;
 8007d2e:	e03f      	b.n	8007db0 <MODE_inc+0xd8>

		case MODE_1:
			SetLED((0x01<<1) | now_mode);
 8007d30:	4b21      	ldr	r3, [pc, #132]	; (8007db8 <MODE_inc+0xe0>)
 8007d32:	781b      	ldrb	r3, [r3, #0]
 8007d34:	f043 0302 	orr.w	r3, r3, #2
 8007d38:	b2db      	uxtb	r3, r3
 8007d3a:	4618      	mov	r0, r3
 8007d3c:	f7fa f900 	bl	8001f40 <SetLED>
			break;
 8007d40:	e036      	b.n	8007db0 <MODE_inc+0xd8>

		case MODE_2:
			SetLED((0x02<<1) | now_mode);
 8007d42:	4b1d      	ldr	r3, [pc, #116]	; (8007db8 <MODE_inc+0xe0>)
 8007d44:	781b      	ldrb	r3, [r3, #0]
 8007d46:	f043 0304 	orr.w	r3, r3, #4
 8007d4a:	b2db      	uxtb	r3, r3
 8007d4c:	4618      	mov	r0, r3
 8007d4e:	f7fa f8f7 	bl	8001f40 <SetLED>
			break;
 8007d52:	e02d      	b.n	8007db0 <MODE_inc+0xd8>

		case MODE_3:
			SetLED((0x03<<1) | now_mode);
 8007d54:	4b18      	ldr	r3, [pc, #96]	; (8007db8 <MODE_inc+0xe0>)
 8007d56:	781b      	ldrb	r3, [r3, #0]
 8007d58:	f043 0306 	orr.w	r3, r3, #6
 8007d5c:	b2db      	uxtb	r3, r3
 8007d5e:	4618      	mov	r0, r3
 8007d60:	f7fa f8ee 	bl	8001f40 <SetLED>
			break;
 8007d64:	e024      	b.n	8007db0 <MODE_inc+0xd8>

		case MODE_4:
			SetLED((0x04<<1) | now_mode);
 8007d66:	4b14      	ldr	r3, [pc, #80]	; (8007db8 <MODE_inc+0xe0>)
 8007d68:	781b      	ldrb	r3, [r3, #0]
 8007d6a:	f043 0308 	orr.w	r3, r3, #8
 8007d6e:	b2db      	uxtb	r3, r3
 8007d70:	4618      	mov	r0, r3
 8007d72:	f7fa f8e5 	bl	8001f40 <SetLED>
			break;
 8007d76:	e01b      	b.n	8007db0 <MODE_inc+0xd8>

		case MODE_5:
			SetLED((0x05<<1) | now_mode);
 8007d78:	4b0f      	ldr	r3, [pc, #60]	; (8007db8 <MODE_inc+0xe0>)
 8007d7a:	781b      	ldrb	r3, [r3, #0]
 8007d7c:	f043 030a 	orr.w	r3, r3, #10
 8007d80:	b2db      	uxtb	r3, r3
 8007d82:	4618      	mov	r0, r3
 8007d84:	f7fa f8dc 	bl	8001f40 <SetLED>
			break;
 8007d88:	e012      	b.n	8007db0 <MODE_inc+0xd8>

		case MODE_6:
			SetLED((0x06<<1) | now_mode);
 8007d8a:	4b0b      	ldr	r3, [pc, #44]	; (8007db8 <MODE_inc+0xe0>)
 8007d8c:	781b      	ldrb	r3, [r3, #0]
 8007d8e:	f043 030c 	orr.w	r3, r3, #12
 8007d92:	b2db      	uxtb	r3, r3
 8007d94:	4618      	mov	r0, r3
 8007d96:	f7fa f8d3 	bl	8001f40 <SetLED>
			break;
 8007d9a:	e009      	b.n	8007db0 <MODE_inc+0xd8>

		case MODE_7:
			SetLED((0x07<<1) | now_mode);
 8007d9c:	4b06      	ldr	r3, [pc, #24]	; (8007db8 <MODE_inc+0xe0>)
 8007d9e:	781b      	ldrb	r3, [r3, #0]
 8007da0:	f043 030e 	orr.w	r3, r3, #14
 8007da4:	b2db      	uxtb	r3, r3
 8007da6:	4618      	mov	r0, r3
 8007da8:	f7fa f8ca 	bl	8001f40 <SetLED>
			break;
 8007dac:	e000      	b.n	8007db0 <MODE_inc+0xd8>

		default:
			break;
 8007dae:	bf00      	nop
	}
}
 8007db0:	bf00      	nop
 8007db2:	bd80      	pop	{r7, pc}
 8007db4:	20001f54 	.word	0x20001f54
 8007db8:	2000000c 	.word	0x2000000c

08007dbc <MODE_exe_m0>:

void MODE_exe_m0( void )
{
 8007dbc:	b580      	push	{r7, lr}
 8007dbe:	af00      	add	r7, sp, #0
	enMAP_HEAD_DIR		en_endDir2;
	now_mode = mode_2;
 8007dc0:	4b63      	ldr	r3, [pc, #396]	; (8007f50 <MODE_exe_m0+0x194>)
 8007dc2:	2210      	movs	r2, #16
 8007dc4:	701a      	strb	r2, [r3, #0]
	GYRO_SetRef();
 8007dc6:	f7ff fcd5 	bl	8007774 <GYRO_SetRef>
	/*  */
	switch( en_Mode ){
 8007dca:	4b62      	ldr	r3, [pc, #392]	; (8007f54 <MODE_exe_m0+0x198>)
 8007dcc:	781b      	ldrb	r3, [r3, #0]
 8007dce:	2b07      	cmp	r3, #7
 8007dd0:	f200 80ba 	bhi.w	8007f48 <MODE_exe_m0+0x18c>
 8007dd4:	a201      	add	r2, pc, #4	; (adr r2, 8007ddc <MODE_exe_m0+0x20>)
 8007dd6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007dda:	bf00      	nop
 8007ddc:	08007dfd 	.word	0x08007dfd
 8007de0:	08007e05 	.word	0x08007e05
 8007de4:	08007e0d 	.word	0x08007e0d
 8007de8:	08007e19 	.word	0x08007e19
 8007dec:	08007e29 	.word	0x08007e29
 8007df0:	08007e7f 	.word	0x08007e7f
 8007df4:	08007ecf 	.word	0x08007ecf
 8007df8:	08007f41 	.word	0x08007f41

		case MODE_0:
			SetLED(0x0e);
 8007dfc:	200e      	movs	r0, #14
 8007dfe:	f7fa f89f 	bl	8001f40 <SetLED>
			break;
 8007e02:	e0a2      	b.n	8007f4a <MODE_exe_m0+0x18e>

		case MODE_1:
			SetLED(0x0e);
 8007e04:	200e      	movs	r0, #14
 8007e06:	f7fa f89b 	bl	8001f40 <SetLED>
			break;
 8007e0a:	e09e      	b.n	8007f4a <MODE_exe_m0+0x18e>

		case MODE_2:
			SetLED(0x0e);
 8007e0c:	200e      	movs	r0, #14
 8007e0e:	f7fa f897 	bl	8001f40 <SetLED>
			log_read2();
 8007e12:	f7ff fea7 	bl	8007b64 <log_read2>
			break;
 8007e16:	e098      	b.n	8007f4a <MODE_exe_m0+0x18e>

		case MODE_3:
			SetLED(0x0e);
 8007e18:	200e      	movs	r0, #14
 8007e1a:	f7fa f891 	bl	8001f40 <SetLED>
			Set_DutyTIM8(600);
 8007e1e:	f44f 7016 	mov.w	r0, #600	; 0x258
 8007e22:	f7fd f8b9 	bl	8004f98 <Set_DutyTIM8>
			break;
 8007e26:	e090      	b.n	8007f4a <MODE_exe_m0+0x18e>

		case MODE_4:
			SetLED(0x0e);
 8007e28:	200e      	movs	r0, #14
 8007e2a:	f7fa f889 	bl	8001f40 <SetLED>
			MOT_setTrgtSpeed(SEARCH_SPEED);
 8007e2e:	ed9f 0a4a 	vldr	s0, [pc, #296]	; 8007f58 <MODE_exe_m0+0x19c>
 8007e32:	f001 fd01 	bl	8009838 <MOT_setTrgtSpeed>
			MOT_setSuraStaSpeed( SEARCH_SPEED );							// 
 8007e36:	ed9f 0a48 	vldr	s0, [pc, #288]	; 8007f58 <MODE_exe_m0+0x19c>
 8007e3a:	f001 fced 	bl	8009818 <MOT_setSuraStaSpeed>
			PARAM_setSpeedType( PARAM_ST,   PARAM_VERY_SLOW );							// [] 
 8007e3e:	2100      	movs	r1, #0
 8007e40:	2015      	movs	r0, #21
 8007e42:	f7fa fc4d 	bl	80026e0 <PARAM_setSpeedType>
			PARAM_setSpeedType( PARAM_TRUN, PARAM_VERY_SLOW );							// [] 
 8007e46:	2100      	movs	r1, #0
 8007e48:	2016      	movs	r0, #22
 8007e4a:	f7fa fc49 	bl	80026e0 <PARAM_setSpeedType>
			PARAM_setSpeedType( PARAM_SLA,  PARAM_VERY_SLOW );							// [] 
 8007e4e:	2100      	movs	r1, #0
 8007e50:	2017      	movs	r0, #23
 8007e52:	f7fa fc45 	bl	80026e0 <PARAM_setSpeedType>
			SetLED(0x00);
 8007e56:	2000      	movs	r0, #0
 8007e58:	f7fa f872 	bl	8001f40 <SetLED>
			LL_mDelay(500);
 8007e5c:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8007e60:	f005 fece 	bl	800dc00 <LL_mDelay>
			CTRL_clrData();
 8007e64:	f7fd fc60 	bl	8005728 <CTRL_clrData>
			log_flag_on();
 8007e68:	f7ff fe64 	bl	8007b34 <log_flag_on>
			MOT_goBlock_FinSpeed(3.0, 0.0);
 8007e6c:	eddf 0a3b 	vldr	s1, [pc, #236]	; 8007f5c <MODE_exe_m0+0x1a0>
 8007e70:	eeb0 0a08 	vmov.f32	s0, #8	; 0x40400000  3.0
 8007e74:	f001 f95e 	bl	8009134 <MOT_goBlock_FinSpeed>
			log_flag_off();
 8007e78:	f7ff fe68 	bl	8007b4c <log_flag_off>
			break;
 8007e7c:	e065      	b.n	8007f4a <MODE_exe_m0+0x18e>

		case MODE_5:
			SetLED(0x0e);
 8007e7e:	200e      	movs	r0, #14
 8007e80:	f7fa f85e 	bl	8001f40 <SetLED>
			MOT_setTrgtSpeed(SEARCH_SPEED);
 8007e84:	ed9f 0a34 	vldr	s0, [pc, #208]	; 8007f58 <MODE_exe_m0+0x19c>
 8007e88:	f001 fcd6 	bl	8009838 <MOT_setTrgtSpeed>
			MOT_setSuraStaSpeed( SEARCH_SPEED );							// 
 8007e8c:	ed9f 0a32 	vldr	s0, [pc, #200]	; 8007f58 <MODE_exe_m0+0x19c>
 8007e90:	f001 fcc2 	bl	8009818 <MOT_setSuraStaSpeed>
			PARAM_setSpeedType( PARAM_ST,   PARAM_VERY_SLOW );							// [] 
 8007e94:	2100      	movs	r1, #0
 8007e96:	2015      	movs	r0, #21
 8007e98:	f7fa fc22 	bl	80026e0 <PARAM_setSpeedType>
			PARAM_setSpeedType( PARAM_TRUN, PARAM_VERY_SLOW );							// [] 
 8007e9c:	2100      	movs	r1, #0
 8007e9e:	2016      	movs	r0, #22
 8007ea0:	f7fa fc1e 	bl	80026e0 <PARAM_setSpeedType>
			PARAM_setSpeedType( PARAM_SLA,  PARAM_VERY_SLOW );							// [] 
 8007ea4:	2100      	movs	r1, #0
 8007ea6:	2017      	movs	r0, #23
 8007ea8:	f7fa fc1a 	bl	80026e0 <PARAM_setSpeedType>
			SetLED(0x00);
 8007eac:	2000      	movs	r0, #0
 8007eae:	f7fa f847 	bl	8001f40 <SetLED>
			LL_mDelay(500);
 8007eb2:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8007eb6:	f005 fea3 	bl	800dc00 <LL_mDelay>
			log_flag_on();
 8007eba:	f7ff fe3b 	bl	8007b34 <log_flag_on>
			CTRL_clrData();
 8007ebe:	f7fd fc33 	bl	8005728 <CTRL_clrData>
//			log_flag_on();
			MOT_turn(MOT_R90);
 8007ec2:	2000      	movs	r0, #0
 8007ec4:	f001 f9c4 	bl	8009250 <MOT_turn>
			log_flag_off();
 8007ec8:	f7ff fe40 	bl	8007b4c <log_flag_off>
			break;
 8007ecc:	e03d      	b.n	8007f4a <MODE_exe_m0+0x18e>

		case MODE_6:
			SetLED(0x0e);
 8007ece:	200e      	movs	r0, #14
 8007ed0:	f7fa f836 	bl	8001f40 <SetLED>
			MOT_setTrgtSpeed(SEARCH_SPEED);
 8007ed4:	ed9f 0a20 	vldr	s0, [pc, #128]	; 8007f58 <MODE_exe_m0+0x19c>
 8007ed8:	f001 fcae 	bl	8009838 <MOT_setTrgtSpeed>
			MOT_setSuraStaSpeed( SEARCH_SPEED );							// 
 8007edc:	ed9f 0a1e 	vldr	s0, [pc, #120]	; 8007f58 <MODE_exe_m0+0x19c>
 8007ee0:	f001 fc9a 	bl	8009818 <MOT_setSuraStaSpeed>
			PARAM_setSpeedType( PARAM_ST,   PARAM_VERY_SLOW );							// [] 
 8007ee4:	2100      	movs	r1, #0
 8007ee6:	2015      	movs	r0, #21
 8007ee8:	f7fa fbfa 	bl	80026e0 <PARAM_setSpeedType>
			PARAM_setSpeedType( PARAM_TRUN, PARAM_VERY_SLOW );							// [] 
 8007eec:	2100      	movs	r1, #0
 8007eee:	2016      	movs	r0, #22
 8007ef0:	f7fa fbf6 	bl	80026e0 <PARAM_setSpeedType>
			PARAM_setSpeedType( PARAM_SLA,  PARAM_VERY_SLOW );							// [] 
 8007ef4:	2100      	movs	r1, #0
 8007ef6:	2017      	movs	r0, #23
 8007ef8:	f7fa fbf2 	bl	80026e0 <PARAM_setSpeedType>
			SetLED(0x00);
 8007efc:	2000      	movs	r0, #0
 8007efe:	f7fa f81f 	bl	8001f40 <SetLED>
			LL_mDelay(500);
 8007f02:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8007f06:	f005 fe7b 	bl	800dc00 <LL_mDelay>
			CTRL_clrData();
 8007f0a:	f7fd fc0d 	bl	8005728 <CTRL_clrData>
			log_flag_on();
 8007f0e:	f7ff fe11 	bl	8007b34 <log_flag_on>
			MOT_goBlock_FinSpeed(0.5, SEARCH_SPEED);
 8007f12:	eddf 0a11 	vldr	s1, [pc, #68]	; 8007f58 <MODE_exe_m0+0x19c>
 8007f16:	eeb6 0a00 	vmov.f32	s0, #96	; 0x3f000000  0.5
 8007f1a:	f001 f90b 	bl	8009134 <MOT_goBlock_FinSpeed>
			MOT_goSla(MOT_R90S, PARAM_getSra( SLA_90 ));
 8007f1e:	2000      	movs	r0, #0
 8007f20:	f7fb f896 	bl	8003050 <PARAM_getSra>
 8007f24:	4603      	mov	r3, r0
 8007f26:	4619      	mov	r1, r3
 8007f28:	2000      	movs	r0, #0
 8007f2a:	f001 fcf9 	bl	8009920 <MOT_goSla>
			MOT_goBlock_FinSpeed(0.5, 0);
 8007f2e:	eddf 0a0b 	vldr	s1, [pc, #44]	; 8007f5c <MODE_exe_m0+0x1a0>
 8007f32:	eeb6 0a00 	vmov.f32	s0, #96	; 0x3f000000  0.5
 8007f36:	f001 f8fd 	bl	8009134 <MOT_goBlock_FinSpeed>
			log_flag_off();
 8007f3a:	f7ff fe07 	bl	8007b4c <log_flag_off>
			break;
 8007f3e:	e004      	b.n	8007f4a <MODE_exe_m0+0x18e>

		case MODE_7:
			SetLED(0x0e);
 8007f40:	200e      	movs	r0, #14
 8007f42:	f7f9 fffd 	bl	8001f40 <SetLED>
			break;
 8007f46:	e000      	b.n	8007f4a <MODE_exe_m0+0x18e>

		default:
			break;
 8007f48:	bf00      	nop
	}
}
 8007f4a:	bf00      	nop
 8007f4c:	bd80      	pop	{r7, pc}
 8007f4e:	bf00      	nop
 8007f50:	2000000c 	.word	0x2000000c
 8007f54:	20001f54 	.word	0x20001f54
 8007f58:	43960000 	.word	0x43960000
 8007f5c:	00000000 	.word	0x00000000

08007f60 <MODE_exe>:

void MODE_exe( void )
{
 8007f60:	b5f0      	push	{r4, r5, r6, r7, lr}
 8007f62:	b083      	sub	sp, #12
 8007f64:	af02      	add	r7, sp, #8
//	uint16_t *read;
	enMAP_HEAD_DIR		en_endDir;

	now_mode = mode_1;
 8007f66:	4bc4      	ldr	r3, [pc, #784]	; (8008278 <MODE_exe+0x318>)
 8007f68:	2201      	movs	r2, #1
 8007f6a:	701a      	strb	r2, [r3, #0]
	uint8_t i;
	LL_mDelay(300);
 8007f6c:	f44f 7096 	mov.w	r0, #300	; 0x12c
 8007f70:	f005 fe46 	bl	800dc00 <LL_mDelay>
	GYRO_SetRef();
 8007f74:	f7ff fbfe 	bl	8007774 <GYRO_SetRef>
	ENC_setref();
 8007f78:	f7ff fb5c 	bl	8007634 <ENC_setref>
	Failsafe_flag_off();
 8007f7c:	f7ff f990 	bl	80072a0 <Failsafe_flag_off>
//	log_flag_on();	//
	/*  */
	switch( en_Mode ){
 8007f80:	4bbe      	ldr	r3, [pc, #760]	; (800827c <MODE_exe+0x31c>)
 8007f82:	781b      	ldrb	r3, [r3, #0]
 8007f84:	2b07      	cmp	r3, #7
 8007f86:	f200 8171 	bhi.w	800826c <MODE_exe+0x30c>
 8007f8a:	a201      	add	r2, pc, #4	; (adr r2, 8007f90 <MODE_exe+0x30>)
 8007f8c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007f90:	08007fb1 	.word	0x08007fb1
 8007f94:	08008017 	.word	0x08008017
 8007f98:	0800805b 	.word	0x0800805b
 8007f9c:	08008087 	.word	0x08008087
 8007fa0:	08008111 	.word	0x08008111
 8007fa4:	08008169 	.word	0x08008169
 8007fa8:	080081ad 	.word	0x080081ad
 8007fac:	0800821b 	.word	0x0800821b

		case MODE_0:	//
			SetLED(0x0e);
 8007fb0:	200e      	movs	r0, #14
 8007fb2:	f7f9 ffc5 	bl	8001f40 <SetLED>
			en_Mode = MODE_0;	//MODE_incen_Modeen_Mode
 8007fb6:	4bb1      	ldr	r3, [pc, #708]	; (800827c <MODE_exe+0x31c>)
 8007fb8:	2200      	movs	r2, #0
 8007fba:	701a      	strb	r2, [r3, #0]
			LL_mDelay(100);
 8007fbc:	2064      	movs	r0, #100	; 0x64
 8007fbe:	f005 fe1f 	bl	800dc00 <LL_mDelay>
			SetLED(0x00);
 8007fc2:	2000      	movs	r0, #0
 8007fc4:	f7f9 ffbc 	bl	8001f40 <SetLED>
			while(1){
				if ( SW_IsOn_1() == SW_ON ){
 8007fc8:	f7fa f838 	bl	800203c <SW_IsOn_1>
 8007fcc:	4603      	mov	r3, r0
 8007fce:	2b01      	cmp	r3, #1
 8007fd0:	d108      	bne.n	8007fe4 <MODE_exe+0x84>
					MODE_inc();								// 1
 8007fd2:	f7ff fe81 	bl	8007cd8 <MODE_inc>
					LL_mDelay(200);			// SW
 8007fd6:	20c8      	movs	r0, #200	; 0xc8
 8007fd8:	f005 fe12 	bl	800dc00 <LL_mDelay>
					printf("mode selecting_0\r\n");
 8007fdc:	48a8      	ldr	r0, [pc, #672]	; (8008280 <MODE_exe+0x320>)
 8007fde:	f006 fd49 	bl	800ea74 <puts>
 8007fe2:	e7f1      	b.n	8007fc8 <MODE_exe+0x68>
				}
				else if (( SW_IsOn_0() == SW_ON )||(TRUE == MODE_CheckExe())){
 8007fe4:	f7fa f81e 	bl	8002024 <SW_IsOn_0>
 8007fe8:	4603      	mov	r3, r0
 8007fea:	2b01      	cmp	r3, #1
 8007fec:	d004      	beq.n	8007ff8 <MODE_exe+0x98>
 8007fee:	f000 f9ac 	bl	800834a <MODE_CheckExe>
 8007ff2:	4603      	mov	r3, r0
 8007ff4:	2b00      	cmp	r3, #0
 8007ff6:	d0e7      	beq.n	8007fc8 <MODE_exe+0x68>
					MODE_exe_m0();								// 
 8007ff8:	f7ff fee0 	bl	8007dbc <MODE_exe_m0>
					LL_mDelay(200);				// SW
 8007ffc:	20c8      	movs	r0, #200	; 0xc8
 8007ffe:	f005 fdff 	bl	800dc00 <LL_mDelay>
					if (en_Mode == MODE_7)break;
 8008002:	4b9e      	ldr	r3, [pc, #632]	; (800827c <MODE_exe+0x31c>)
 8008004:	781b      	ldrb	r3, [r3, #0]
 8008006:	2b07      	cmp	r3, #7
 8008008:	d000      	beq.n	800800c <MODE_exe+0xac>
				if ( SW_IsOn_1() == SW_ON ){
 800800a:	e7dd      	b.n	8007fc8 <MODE_exe+0x68>
					if (en_Mode == MODE_7)break;
 800800c:	bf00      	nop
				}

			}
			en_Mode = MODE_0;
 800800e:	4b9b      	ldr	r3, [pc, #620]	; (800827c <MODE_exe+0x31c>)
 8008010:	2200      	movs	r2, #0
 8008012:	701a      	strb	r2, [r3, #0]
			break;
 8008014:	e12b      	b.n	800826e <MODE_exe+0x30e>

		case MODE_1:
			SetLED(0x0e);
 8008016:	200e      	movs	r0, #14
 8008018:	f7f9 ff92 	bl	8001f40 <SetLED>
			LL_mDelay(500);
 800801c:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8008020:	f005 fdee 	bl	800dc00 <LL_mDelay>
			MOT_setTrgtSpeed(300.0);
 8008024:	ed9f 0a97 	vldr	s0, [pc, #604]	; 8008284 <MODE_exe+0x324>
 8008028:	f001 fc06 	bl	8009838 <MOT_setTrgtSpeed>
			MOT_setSuraStaSpeed( 300.0 );							// 
 800802c:	ed9f 0a95 	vldr	s0, [pc, #596]	; 8008284 <MODE_exe+0x324>
 8008030:	f001 fbf2 	bl	8009818 <MOT_setSuraStaSpeed>
			PARAM_setSpeedType( PARAM_ST,   PARAM_SLOW );							// [] 
 8008034:	2101      	movs	r1, #1
 8008036:	2015      	movs	r0, #21
 8008038:	f7fa fb52 	bl	80026e0 <PARAM_setSpeedType>
			PARAM_setSpeedType( PARAM_TRUN, PARAM_SLOW );							// [] 
 800803c:	2101      	movs	r1, #1
 800803e:	2016      	movs	r0, #22
 8008040:	f7fa fb4e 	bl	80026e0 <PARAM_setSpeedType>
			PARAM_setSpeedType( PARAM_SLA,  PARAM_SLOW );							// [] 
 8008044:	2101      	movs	r1, #1
 8008046:	2017      	movs	r0, #23
 8008048:	f7fa fb4a 	bl	80026e0 <PARAM_setSpeedType>
			MOT_goBlock_FinSpeed( 3.0, 0.0);
 800804c:	eddf 0a8e 	vldr	s1, [pc, #568]	; 8008288 <MODE_exe+0x328>
 8008050:	eeb0 0a08 	vmov.f32	s0, #8	; 0x40400000  3.0
 8008054:	f001 f86e 	bl	8009134 <MOT_goBlock_FinSpeed>
			
			break;
 8008058:	e109      	b.n	800826e <MODE_exe+0x30e>

		case MODE_2:
			SetLED(0x0e);
 800805a:	200e      	movs	r0, #14
 800805c:	f7f9 ff70 	bl	8001f40 <SetLED>
			LL_mDelay(500);
 8008060:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8008064:	f005 fdcc 	bl	800dc00 <LL_mDelay>
//			MOT_setTrgtSpeed(300.0);
//			MOT_setSuraStaSpeed( 300.0 );							// 
			PARAM_setSpeedType( PARAM_ST,   PARAM_SLOW );							// [] 
 8008068:	2101      	movs	r1, #1
 800806a:	2015      	movs	r0, #21
 800806c:	f7fa fb38 	bl	80026e0 <PARAM_setSpeedType>
			PARAM_setSpeedType( PARAM_TRUN, PARAM_SLOW );							// [] 
 8008070:	2101      	movs	r1, #1
 8008072:	2016      	movs	r0, #22
 8008074:	f7fa fb34 	bl	80026e0 <PARAM_setSpeedType>
			PARAM_setSpeedType( PARAM_SLA,  PARAM_SLOW );							// [] 
 8008078:	2101      	movs	r1, #1
 800807a:	2017      	movs	r0, #23
 800807c:	f7fa fb30 	bl	80026e0 <PARAM_setSpeedType>
			turntable();
 8008080:	f002 f82c 	bl	800a0dc <turntable>
			break;
 8008084:	e0f3      	b.n	800826e <MODE_exe+0x30e>

		case MODE_3:
			SetLED(0x0e);
 8008086:	200e      	movs	r0, #14
 8008088:	f7f9 ff5a 	bl	8001f40 <SetLED>
			MOT_setTrgtSpeed(SEARCH_SPEED);
 800808c:	ed9f 0a7d 	vldr	s0, [pc, #500]	; 8008284 <MODE_exe+0x324>
 8008090:	f001 fbd2 	bl	8009838 <MOT_setTrgtSpeed>
			MOT_setSuraStaSpeed( SEARCH_SPEED );							// 
 8008094:	ed9f 0a7b 	vldr	s0, [pc, #492]	; 8008284 <MODE_exe+0x324>
 8008098:	f001 fbbe 	bl	8009818 <MOT_setSuraStaSpeed>
			PARAM_setSpeedType( PARAM_ST,   PARAM_SLOW );							// [] 
 800809c:	2101      	movs	r1, #1
 800809e:	2015      	movs	r0, #21
 80080a0:	f7fa fb1e 	bl	80026e0 <PARAM_setSpeedType>
			PARAM_setSpeedType( PARAM_TRUN, PARAM_SLOW );							// [] 
 80080a4:	2101      	movs	r1, #1
 80080a6:	2016      	movs	r0, #22
 80080a8:	f7fa fb1a 	bl	80026e0 <PARAM_setSpeedType>
			PARAM_setSpeedType( PARAM_SLA,  PARAM_SLOW );							// [] 
 80080ac:	2101      	movs	r1, #1
 80080ae:	2017      	movs	r0, #23
 80080b0:	f7fa fb16 	bl	80026e0 <PARAM_setSpeedType>
			SetLED(0x00);
 80080b4:	2000      	movs	r0, #0
 80080b6:	f7f9 ff43 	bl	8001f40 <SetLED>
			LL_mDelay(100);
 80080ba:	2064      	movs	r0, #100	; 0x64
 80080bc:	f005 fda0 	bl	800dc00 <LL_mDelay>
			PARAM_makeSra( SEARCH_SPEED, 200.0f, 2500.0f, SLA_90 );		// [mm/s][rad/s^2]G[mm/s^2]
 80080c0:	2000      	movs	r0, #0
 80080c2:	ed9f 1a72 	vldr	s2, [pc, #456]	; 800828c <MODE_exe+0x32c>
 80080c6:	eddf 0a72 	vldr	s1, [pc, #456]	; 8008290 <MODE_exe+0x330>
 80080ca:	ed9f 0a6e 	vldr	s0, [pc, #440]	; 8008284 <MODE_exe+0x324>
 80080ce:	f7fa fc33 	bl	8002938 <PARAM_makeSra>
			MAP_Goalsize(1);
 80080d2:	2001      	movs	r0, #1
 80080d4:	f003 feca 	bl	800be6c <MAP_Goalsize>
			MAP_setPos( 0, 0, NORTH );							// 
 80080d8:	2200      	movs	r2, #0
 80080da:	2100      	movs	r1, #0
 80080dc:	2000      	movs	r0, #0
 80080de:	f002 fe7f 	bl	800ade0 <MAP_setPos>

			MAP_searchGoal(3, 3, SEARCH, SEARCH_SURA );			// 
 80080e2:	2301      	movs	r3, #1
 80080e4:	2200      	movs	r2, #0
 80080e6:	2103      	movs	r1, #3
 80080e8:	2003      	movs	r0, #3
 80080ea:	f003 ffef 	bl	800c0cc <MAP_searchGoal>


			/*  */
			SetLED(0x0e);
 80080ee:	200e      	movs	r0, #14
 80080f0:	f7f9 ff26 	bl	8001f40 <SetLED>
			MOT_setTrgtSpeed(250);
 80080f4:	ed9f 0a67 	vldr	s0, [pc, #412]	; 8008294 <MODE_exe+0x334>
 80080f8:	f001 fb9e 	bl	8009838 <MOT_setTrgtSpeed>
			MAP_Goalsize(1);
 80080fc:	2001      	movs	r0, #1
 80080fe:	f003 feb5 	bl	800be6c <MAP_Goalsize>

			MAP_searchGoal( 0, 0, SEARCH, SEARCH_SURA );
 8008102:	2301      	movs	r3, #1
 8008104:	2200      	movs	r2, #0
 8008106:	2100      	movs	r1, #0
 8008108:	2000      	movs	r0, #0
 800810a:	f003 ffdf 	bl	800c0cc <MAP_searchGoal>
			break;
 800810e:	e0ae      	b.n	800826e <MODE_exe+0x30e>

		case MODE_4:
			SetLED(0x0e);
 8008110:	200e      	movs	r0, #14
 8008112:	f7f9 ff15 	bl	8001f40 <SetLED>
			CTRL_clrData();
 8008116:	f7fd fb07 	bl	8005728 <CTRL_clrData>
//			LL_TIM_EnableIT_UPDATE(TIM4);
//			LL_TIM_EnableCounter(TIM4);
			printf("\n");
 800811a:	200a      	movs	r0, #10
 800811c:	f006 fc3a 	bl	800e994 <putchar>
			LL_mDelay(1000);
 8008120:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8008124:	f005 fd6c 	bl	800dc00 <LL_mDelay>
			GYRO_SetRef();
 8008128:	f7ff fb24 	bl	8007774 <GYRO_SetRef>
			while(1){
				printf("  gyro%5.2f ref%5.2f \r", 
					GYRO_getNowAngle(),GYRO_getRef()
 800812c:	f7ff fb92 	bl	8007854 <GYRO_getNowAngle>
 8008130:	ee10 3a10 	vmov	r3, s0
				printf("  gyro%5.2f ref%5.2f \r", 
 8008134:	4618      	mov	r0, r3
 8008136:	f7f8 fa2f 	bl	8000598 <__aeabi_f2d>
 800813a:	4605      	mov	r5, r0
 800813c:	460e      	mov	r6, r1
					GYRO_getNowAngle(),GYRO_getRef()
 800813e:	f7ff fb97 	bl	8007870 <GYRO_getRef>
 8008142:	ee10 3a10 	vmov	r3, s0
				printf("  gyro%5.2f ref%5.2f \r", 
 8008146:	4618      	mov	r0, r3
 8008148:	f7f8 fa26 	bl	8000598 <__aeabi_f2d>
 800814c:	4603      	mov	r3, r0
 800814e:	460c      	mov	r4, r1
 8008150:	e9cd 3400 	strd	r3, r4, [sp]
 8008154:	462a      	mov	r2, r5
 8008156:	4633      	mov	r3, r6
 8008158:	484f      	ldr	r0, [pc, #316]	; (8008298 <MODE_exe+0x338>)
 800815a:	f006 fc03 	bl	800e964 <iprintf>
				);
				LL_mDelay( 500 );
 800815e:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8008162:	f005 fd4d 	bl	800dc00 <LL_mDelay>
				printf("  gyro%5.2f ref%5.2f \r", 
 8008166:	e7e1      	b.n	800812c <MODE_exe+0x1cc>
			}
			break;

		case MODE_5:
			SetLED(0x0e);
 8008168:	200e      	movs	r0, #14
 800816a:	f7f9 fee9 	bl	8001f40 <SetLED>
			MOT_setTrgtSpeed(SEARCH_SPEED);
 800816e:	ed9f 0a45 	vldr	s0, [pc, #276]	; 8008284 <MODE_exe+0x324>
 8008172:	f001 fb61 	bl	8009838 <MOT_setTrgtSpeed>
			MOT_setSuraStaSpeed( SEARCH_SPEED );							// 
 8008176:	ed9f 0a43 	vldr	s0, [pc, #268]	; 8008284 <MODE_exe+0x324>
 800817a:	f001 fb4d 	bl	8009818 <MOT_setSuraStaSpeed>
			PARAM_setSpeedType( PARAM_ST,   PARAM_SLOW );							// [] 
 800817e:	2101      	movs	r1, #1
 8008180:	2015      	movs	r0, #21
 8008182:	f7fa faad 	bl	80026e0 <PARAM_setSpeedType>
			PARAM_setSpeedType( PARAM_TRUN, PARAM_SLOW );							// [] 
 8008186:	2101      	movs	r1, #1
 8008188:	2016      	movs	r0, #22
 800818a:	f7fa faa9 	bl	80026e0 <PARAM_setSpeedType>
			PARAM_setSpeedType( PARAM_SLA,  PARAM_SLOW );							// [] 
 800818e:	2101      	movs	r1, #1
 8008190:	2017      	movs	r0, #23
 8008192:	f7fa faa5 	bl	80026e0 <PARAM_setSpeedType>
			SetLED(0x00);
 8008196:	2000      	movs	r0, #0
 8008198:	f7f9 fed2 	bl	8001f40 <SetLED>
			LL_mDelay(500);
 800819c:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80081a0:	f005 fd2e 	bl	800dc00 <LL_mDelay>
			MOT_turn(MOT_R90);
 80081a4:	2000      	movs	r0, #0
 80081a6:	f001 f853 	bl	8009250 <MOT_turn>
			LL_mDelay(500);
			MOT_turn(MOT_R180);
			LL_mDelay(500);
			MOT_turn(MOT_L180);
*/
			break;
 80081aa:	e060      	b.n	800826e <MODE_exe+0x30e>

		case MODE_6:
			SetLED(0x0e);
 80081ac:	200e      	movs	r0, #14
 80081ae:	f7f9 fec7 	bl	8001f40 <SetLED>
			MOT_setTrgtSpeed(SEARCH_SPEED);
 80081b2:	ed9f 0a34 	vldr	s0, [pc, #208]	; 8008284 <MODE_exe+0x324>
 80081b6:	f001 fb3f 	bl	8009838 <MOT_setTrgtSpeed>
			MOT_setSuraStaSpeed( SEARCH_SPEED );							// 
 80081ba:	ed9f 0a32 	vldr	s0, [pc, #200]	; 8008284 <MODE_exe+0x324>
 80081be:	f001 fb2b 	bl	8009818 <MOT_setSuraStaSpeed>
			PARAM_setSpeedType( PARAM_ST,   PARAM_SLOW );							// [] 
 80081c2:	2101      	movs	r1, #1
 80081c4:	2015      	movs	r0, #21
 80081c6:	f7fa fa8b 	bl	80026e0 <PARAM_setSpeedType>
			PARAM_setSpeedType( PARAM_TRUN, PARAM_SLOW );							// [] 
 80081ca:	2101      	movs	r1, #1
 80081cc:	2016      	movs	r0, #22
 80081ce:	f7fa fa87 	bl	80026e0 <PARAM_setSpeedType>
			PARAM_setSpeedType( PARAM_SLA,  PARAM_SLOW );							// [] 
 80081d2:	2101      	movs	r1, #1
 80081d4:	2017      	movs	r0, #23
 80081d6:	f7fa fa83 	bl	80026e0 <PARAM_setSpeedType>
			SetLED(0x00);
 80081da:	2000      	movs	r0, #0
 80081dc:	f7f9 feb0 	bl	8001f40 <SetLED>
			LL_mDelay(500);
 80081e0:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80081e4:	f005 fd0c 	bl	800dc00 <LL_mDelay>
			log_flag_on();
 80081e8:	f7ff fca4 	bl	8007b34 <log_flag_on>
			MOT_goBlock_FinSpeed(0.5, SEARCH_SPEED);
 80081ec:	eddf 0a25 	vldr	s1, [pc, #148]	; 8008284 <MODE_exe+0x324>
 80081f0:	eeb6 0a00 	vmov.f32	s0, #96	; 0x3f000000  0.5
 80081f4:	f000 ff9e 	bl	8009134 <MOT_goBlock_FinSpeed>
			MOT_goSla(MOT_R90S, PARAM_getSra( SLA_90 ));
 80081f8:	2000      	movs	r0, #0
 80081fa:	f7fa ff29 	bl	8003050 <PARAM_getSra>
 80081fe:	4603      	mov	r3, r0
 8008200:	4619      	mov	r1, r3
 8008202:	2000      	movs	r0, #0
 8008204:	f001 fb8c 	bl	8009920 <MOT_goSla>
			MOT_goBlock_FinSpeed(0.5, 0);
 8008208:	eddf 0a1f 	vldr	s1, [pc, #124]	; 8008288 <MODE_exe+0x328>
 800820c:	eeb6 0a00 	vmov.f32	s0, #96	; 0x3f000000  0.5
 8008210:	f000 ff90 	bl	8009134 <MOT_goBlock_FinSpeed>
			log_flag_off();
 8008214:	f7ff fc9a 	bl	8007b4c <log_flag_off>
			break;
 8008218:	e029      	b.n	800826e <MODE_exe+0x30e>

		case MODE_7:
			SetLED(0x0e);
 800821a:	200e      	movs	r0, #14
 800821c:	f7f9 fe90 	bl	8001f40 <SetLED>
			MOT_setTrgtSpeed(SEARCH_SPEED);
 8008220:	ed9f 0a18 	vldr	s0, [pc, #96]	; 8008284 <MODE_exe+0x324>
 8008224:	f001 fb08 	bl	8009838 <MOT_setTrgtSpeed>
			MOT_setSuraStaSpeed( SEARCH_SPEED );							// 
 8008228:	ed9f 0a16 	vldr	s0, [pc, #88]	; 8008284 <MODE_exe+0x324>
 800822c:	f001 faf4 	bl	8009818 <MOT_setSuraStaSpeed>
			PARAM_setSpeedType( PARAM_ST,   PARAM_SLOW );							// [] 
 8008230:	2101      	movs	r1, #1
 8008232:	2015      	movs	r0, #21
 8008234:	f7fa fa54 	bl	80026e0 <PARAM_setSpeedType>
			PARAM_setSpeedType( PARAM_TRUN, PARAM_SLOW );							// [] 
 8008238:	2101      	movs	r1, #1
 800823a:	2016      	movs	r0, #22
 800823c:	f7fa fa50 	bl	80026e0 <PARAM_setSpeedType>
			PARAM_setSpeedType( PARAM_SLA,  PARAM_SLOW );							// [] 
 8008240:	2101      	movs	r1, #1
 8008242:	2017      	movs	r0, #23
 8008244:	f7fa fa4c 	bl	80026e0 <PARAM_setSpeedType>
			SetLED(0x00);
 8008248:	2000      	movs	r0, #0
 800824a:	f7f9 fe79 	bl	8001f40 <SetLED>
			LL_mDelay(500);
 800824e:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8008252:	f005 fcd5 	bl	800dc00 <LL_mDelay>
			log_flag_on();
 8008256:	f7ff fc6d 	bl	8007b34 <log_flag_on>
			MOT_goBlock_FinSpeed(5.0, 0);
 800825a:	eddf 0a0b 	vldr	s1, [pc, #44]	; 8008288 <MODE_exe+0x328>
 800825e:	eeb1 0a04 	vmov.f32	s0, #20	; 0x40a00000  5.0
 8008262:	f000 ff67 	bl	8009134 <MOT_goBlock_FinSpeed>
			log_flag_off();
 8008266:	f7ff fc71 	bl	8007b4c <log_flag_off>
			break;
 800826a:	e000      	b.n	800826e <MODE_exe+0x30e>

		default:
			break;
 800826c:	bf00      	nop
	}
}
 800826e:	bf00      	nop
 8008270:	3704      	adds	r7, #4
 8008272:	46bd      	mov	sp, r7
 8008274:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008276:	bf00      	nop
 8008278:	2000000c 	.word	0x2000000c
 800827c:	20001f54 	.word	0x20001f54
 8008280:	0801387c 	.word	0x0801387c
 8008284:	43960000 	.word	0x43960000
 8008288:	00000000 	.word	0x00000000
 800828c:	451c4000 	.word	0x451c4000
 8008290:	43480000 	.word	0x43480000
 8008294:	437a0000 	.word	0x437a0000
 8008298:	08013890 	.word	0x08013890

0800829c <MODE_DistRightCheck>:

bool MODE_DistRightCheck(void)
{
 800829c:	b580      	push	{r7, lr}
 800829e:	b082      	sub	sp, #8
 80082a0:	af00      	add	r7, sp, #0
	int16_t s_rightval;
	bool bl_check;

	s_rightval = DIST_getNowVal(DIST_SEN_R_FRONT);
 80082a2:	2000      	movs	r0, #0
 80082a4:	f002 f8ce 	bl	800a444 <DIST_getNowVal>
 80082a8:	4603      	mov	r3, r0
 80082aa:	80bb      	strh	r3, [r7, #4]

	if( s_rightval >= 300 ){
 80082ac:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 80082b0:	f5b3 7f96 	cmp.w	r3, #300	; 0x12c
 80082b4:	db02      	blt.n	80082bc <MODE_DistRightCheck+0x20>
		bl_check=TRUE;
 80082b6:	2301      	movs	r3, #1
 80082b8:	71fb      	strb	r3, [r7, #7]
 80082ba:	e001      	b.n	80082c0 <MODE_DistRightCheck+0x24>
	}
	else{
		bl_check=FALSE;
 80082bc:	2300      	movs	r3, #0
 80082be:	71fb      	strb	r3, [r7, #7]
	}

	return bl_check;
 80082c0:	79fb      	ldrb	r3, [r7, #7]
}
 80082c2:	4618      	mov	r0, r3
 80082c4:	3708      	adds	r7, #8
 80082c6:	46bd      	mov	sp, r7
 80082c8:	bd80      	pop	{r7, pc}

080082ca <MODE_DistLeftCheck>:

bool MODE_DistLeftCheck(void){
 80082ca:	b580      	push	{r7, lr}
 80082cc:	b082      	sub	sp, #8
 80082ce:	af00      	add	r7, sp, #0

	int16_t 	s_leftval;
	bool	bl_check;

	s_leftval 	= DIST_getNowVal(DIST_SEN_L_FRONT);
 80082d0:	2001      	movs	r0, #1
 80082d2:	f002 f8b7 	bl	800a444 <DIST_getNowVal>
 80082d6:	4603      	mov	r3, r0
 80082d8:	80bb      	strh	r3, [r7, #4]

	if( s_leftval >= 200 ){
 80082da:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 80082de:	2bc7      	cmp	r3, #199	; 0xc7
 80082e0:	dd02      	ble.n	80082e8 <MODE_DistLeftCheck+0x1e>
		bl_check = TRUE;
 80082e2:	2301      	movs	r3, #1
 80082e4:	71fb      	strb	r3, [r7, #7]
 80082e6:	e001      	b.n	80082ec <MODE_DistLeftCheck+0x22>

	}else{
		bl_check = FALSE;
 80082e8:	2300      	movs	r3, #0
 80082ea:	71fb      	strb	r3, [r7, #7]

	}

	return bl_check;
 80082ec:	79fb      	ldrb	r3, [r7, #7]
}
 80082ee:	4618      	mov	r0, r3
 80082f0:	3708      	adds	r7, #8
 80082f2:	46bd      	mov	sp, r7
 80082f4:	bd80      	pop	{r7, pc}

080082f6 <MODE_setWaitCheck>:

bool MODE_setWaitCheck(void){
 80082f6:	b580      	push	{r7, lr}
 80082f8:	b082      	sub	sp, #8
 80082fa:	af00      	add	r7, sp, #0

	bool bl_check;

	if( TRUE == MODE_DistRightCheck() ){	// 
 80082fc:	f7ff ffce 	bl	800829c <MODE_DistRightCheck>
 8008300:	4603      	mov	r3, r0
 8008302:	2b00      	cmp	r3, #0
 8008304:	d002      	beq.n	800830c <MODE_setWaitCheck+0x16>
		SetLED(0x08);
 8008306:	2008      	movs	r0, #8
 8008308:	f7f9 fe1a 	bl	8001f40 <SetLED>
	}
	if( TRUE == MODE_DistLeftCheck() ){		// 
 800830c:	f7ff ffdd 	bl	80082ca <MODE_DistLeftCheck>
 8008310:	4603      	mov	r3, r0
 8008312:	2b00      	cmp	r3, #0
 8008314:	d002      	beq.n	800831c <MODE_setWaitCheck+0x26>
		SetLED(0x02);
 8008316:	2002      	movs	r0, #2
 8008318:	f7f9 fe12 	bl	8001f40 <SetLED>
	}

	if( ( TRUE == MODE_DistRightCheck() ) && ( TRUE == MODE_DistLeftCheck() ) ){
 800831c:	f7ff ffbe 	bl	800829c <MODE_DistRightCheck>
 8008320:	4603      	mov	r3, r0
 8008322:	2b00      	cmp	r3, #0
 8008324:	d00a      	beq.n	800833c <MODE_setWaitCheck+0x46>
 8008326:	f7ff ffd0 	bl	80082ca <MODE_DistLeftCheck>
 800832a:	4603      	mov	r3, r0
 800832c:	2b00      	cmp	r3, #0
 800832e:	d005      	beq.n	800833c <MODE_setWaitCheck+0x46>
		SetLED(0x0e);
 8008330:	200e      	movs	r0, #14
 8008332:	f7f9 fe05 	bl	8001f40 <SetLED>
		bl_check = TRUE;
 8008336:	2301      	movs	r3, #1
 8008338:	71fb      	strb	r3, [r7, #7]
 800833a:	e001      	b.n	8008340 <MODE_setWaitCheck+0x4a>

	}else{
		bl_check = FALSE;
 800833c:	2300      	movs	r3, #0
 800833e:	71fb      	strb	r3, [r7, #7]
	}
	return bl_check;
 8008340:	79fb      	ldrb	r3, [r7, #7]
}
 8008342:	4618      	mov	r0, r3
 8008344:	3708      	adds	r7, #8
 8008346:	46bd      	mov	sp, r7
 8008348:	bd80      	pop	{r7, pc}

0800834a <MODE_CheckExe>:

bool MODE_CheckExe(void){
 800834a:	b580      	push	{r7, lr}
 800834c:	b082      	sub	sp, #8
 800834e:	af00      	add	r7, sp, #0

	bool bl_check;

	if( TRUE == MODE_setWaitCheck() ){
 8008350:	f7ff ffd1 	bl	80082f6 <MODE_setWaitCheck>
 8008354:	4603      	mov	r3, r0
 8008356:	2b00      	cmp	r3, #0
 8008358:	d018      	beq.n	800838c <MODE_CheckExe+0x42>
		LL_mDelay(500);
 800835a:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 800835e:	f005 fc4f 	bl	800dc00 <LL_mDelay>

		if( FALSE == MODE_setWaitCheck() ){
 8008362:	f7ff ffc8 	bl	80082f6 <MODE_setWaitCheck>
 8008366:	4603      	mov	r3, r0
 8008368:	f083 0301 	eor.w	r3, r3, #1
 800836c:	b2db      	uxtb	r3, r3
 800836e:	2b00      	cmp	r3, #0
 8008370:	d009      	beq.n	8008386 <MODE_CheckExe+0x3c>
			SetLED(0x00);
 8008372:	2000      	movs	r0, #0
 8008374:	f7f9 fde4 	bl	8001f40 <SetLED>
			LL_mDelay(1000);
 8008378:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800837c:	f005 fc40 	bl	800dc00 <LL_mDelay>
			bl_check = TRUE;
 8008380:	2301      	movs	r3, #1
 8008382:	71fb      	strb	r3, [r7, #7]
 8008384:	e004      	b.n	8008390 <MODE_CheckExe+0x46>

		}else{
			bl_check = FALSE;
 8008386:	2300      	movs	r3, #0
 8008388:	71fb      	strb	r3, [r7, #7]
 800838a:	e001      	b.n	8008390 <MODE_CheckExe+0x46>

		}

	}else{

		bl_check = FALSE;
 800838c:	2300      	movs	r3, #0
 800838e:	71fb      	strb	r3, [r7, #7]
	}

	return bl_check;
 8008390:	79fb      	ldrb	r3, [r7, #7]
}
 8008392:	4618      	mov	r0, r3
 8008394:	3708      	adds	r7, #8
 8008396:	46bd      	mov	sp, r7
 8008398:	bd80      	pop	{r7, pc}

0800839a <MOT_getAcc1>:
float			f_WallEdgeAddDist = 0;				// 



float MOT_getAcc1( void )
{
 800839a:	b580      	push	{r7, lr}
 800839c:	af00      	add	r7, sp, #0
	return PARAM_getSpeed( PARAM_ST )->f_acc;
 800839e:	2015      	movs	r0, #21
 80083a0:	f7fa f9ca 	bl	8002738 <PARAM_getSpeed>
 80083a4:	4603      	mov	r3, r0
 80083a6:	681b      	ldr	r3, [r3, #0]
 80083a8:	ee07 3a90 	vmov	s15, r3
}
 80083ac:	eeb0 0a67 	vmov.f32	s0, s15
 80083b0:	bd80      	pop	{r7, pc}

080083b2 <MOT_getAcc3>:

float MOT_getAcc3( void )
{
 80083b2:	b580      	push	{r7, lr}
 80083b4:	af00      	add	r7, sp, #0
	return PARAM_getSpeed( PARAM_ST )->f_dec;
 80083b6:	2015      	movs	r0, #21
 80083b8:	f7fa f9be 	bl	8002738 <PARAM_getSpeed>
 80083bc:	4603      	mov	r3, r0
 80083be:	685b      	ldr	r3, [r3, #4]
 80083c0:	ee07 3a90 	vmov	s15, r3
}
 80083c4:	eeb0 0a67 	vmov.f32	s0, s15
 80083c8:	bd80      	pop	{r7, pc}
 80083ca:	0000      	movs	r0, r0
 80083cc:	0000      	movs	r0, r0
	...

080083d0 <MOT_goBlock_AccConstDec>:

void MOT_goBlock_AccConstDec( float f_fin, enMOT_ST_TYPE en_type, enMOT_GO_ST_TYPE en_goType )
{
 80083d0:	b5b0      	push	{r4, r5, r7, lr}
 80083d2:	b08e      	sub	sp, #56	; 0x38
 80083d4:	af00      	add	r7, sp, #0
 80083d6:	ed87 0a01 	vstr	s0, [r7, #4]
 80083da:	4603      	mov	r3, r0
 80083dc:	460a      	mov	r2, r1
 80083de:	70fb      	strb	r3, [r7, #3]
 80083e0:	4613      	mov	r3, r2
 80083e2:	70bb      	strb	r3, [r7, #2]

	stCTRL_DATA		st_data;					// 
//	printf(" %f  %f\r\n",st_Info.f_trgt,st_Info.f_dist);
	GYRO_staErrChkAngle();
 80083e4:	f7ff fab8 	bl	8007958 <GYRO_staErrChkAngle>
	/*            */
	/* ================ */
	/* ------ */
	/*    */
	/* ------ */
	if( ( en_type != MOT_CONST_DEC ) && ( en_type != MOT_CONST_DEC_CUSTOM ) ){
 80083e8:	78fb      	ldrb	r3, [r7, #3]
 80083ea:	2b05      	cmp	r3, #5
 80083ec:	d051      	beq.n	8008492 <MOT_goBlock_AccConstDec+0xc2>
 80083ee:	78fb      	ldrb	r3, [r7, #3]
 80083f0:	2b06      	cmp	r3, #6
 80083f2:	d04e      	beq.n	8008492 <MOT_goBlock_AccConstDec+0xc2>

		if( MOT_GO_ST_NORMAL == en_goType ){
 80083f4:	78bb      	ldrb	r3, [r7, #2]
 80083f6:	2b00      	cmp	r3, #0
 80083f8:	d102      	bne.n	8008400 <MOT_goBlock_AccConstDec+0x30>
			st_data.en_type		= CTRL_ACC;
 80083fa:	2300      	movs	r3, #0
 80083fc:	723b      	strb	r3, [r7, #8]
 80083fe:	e001      	b.n	8008404 <MOT_goBlock_AccConstDec+0x34>
		}
		else{
			st_data.en_type		= CTRL_SKEW_ACC;
 8008400:	2303      	movs	r3, #3
 8008402:	723b      	strb	r3, [r7, #8]
		}
		st_data.f_acc			= st_Info.f_acc1;		// 
 8008404:	4bb8      	ldr	r3, [pc, #736]	; (80086e8 <MOT_goBlock_AccConstDec+0x318>)
 8008406:	685b      	ldr	r3, [r3, #4]
 8008408:	613b      	str	r3, [r7, #16]
		st_data.f_now			= st_Info.f_now;		// 
 800840a:	4bb7      	ldr	r3, [pc, #732]	; (80086e8 <MOT_goBlock_AccConstDec+0x318>)
 800840c:	68db      	ldr	r3, [r3, #12]
 800840e:	617b      	str	r3, [r7, #20]
		st_data.f_trgt			= st_Info.f_trgt;		// 
 8008410:	4bb5      	ldr	r3, [pc, #724]	; (80086e8 <MOT_goBlock_AccConstDec+0x318>)
 8008412:	691b      	ldr	r3, [r3, #16]
 8008414:	61bb      	str	r3, [r7, #24]
		st_data.f_nowDist		= 0;				// 
 8008416:	f04f 0300 	mov.w	r3, #0
 800841a:	61fb      	str	r3, [r7, #28]
		st_data.f_dist			= st_Info.f_l1;			// 
 800841c:	4bb2      	ldr	r3, [pc, #712]	; (80086e8 <MOT_goBlock_AccConstDec+0x318>)
 800841e:	69db      	ldr	r3, [r3, #28]
 8008420:	623b      	str	r3, [r7, #32]
		st_data.f_accAngleS		= 0;				// 
 8008422:	f04f 0300 	mov.w	r3, #0
 8008426:	627b      	str	r3, [r7, #36]	; 0x24
		st_data.f_nowAngleS		= 0;				// 
 8008428:	f04f 0300 	mov.w	r3, #0
 800842c:	62bb      	str	r3, [r7, #40]	; 0x28
		st_data.f_trgtAngleS		= 0;				// 
 800842e:	f04f 0300 	mov.w	r3, #0
 8008432:	62fb      	str	r3, [r7, #44]	; 0x2c
		st_data.f_nowAngle		= 0;				// 
 8008434:	f04f 0300 	mov.w	r3, #0
 8008438:	633b      	str	r3, [r7, #48]	; 0x30
		st_data.f_angle			= 0;				// 
 800843a:	f04f 0300 	mov.w	r3, #0
 800843e:	637b      	str	r3, [r7, #52]	; 0x34
		st_data.f_time 			= 0;				//  [sec]  
 8008440:	f04f 0300 	mov.w	r3, #0
 8008444:	60fb      	str	r3, [r7, #12]
		CTRL_clrData();								// 
 8008446:	f7fd f96f 	bl	8005728 <CTRL_clrData>
		CTRL_setData( &st_data );						// 
 800844a:	f107 0308 	add.w	r3, r7, #8
 800844e:	4618      	mov	r0, r3
 8008450:	f7fd f9e6 	bl	8005820 <CTRL_setData>
//		printf(" %f  %f \r\n",st_data.f_trgt,st_data.f_dist);
		DCM_staMotAll();							// ON
 8008454:	f7fe ff8a 	bl	800736c <DCM_staMotAll>
		while( Get_NowDist() < st_Info.f_l1 ){					// 
 8008458:	e00f      	b.n	800847a <MOT_goBlock_AccConstDec+0xaa>
			if( SYS_isOutOfCtrl() == TRUE ){
 800845a:	f7fe ff2d 	bl	80072b8 <SYS_isOutOfCtrl>
 800845e:	4603      	mov	r3, r0
 8008460:	2b00      	cmp	r3, #0
 8008462:	d008      	beq.n	8008476 <MOT_goBlock_AccConstDec+0xa6>
				CTRL_stop();
 8008464:	f7fd f950 	bl	8005708 <CTRL_stop>
				DCM_brakeMot( DCM_R );		// 
 8008468:	2000      	movs	r0, #0
 800846a:	f7fe ff5b 	bl	8007324 <DCM_brakeMot>
				DCM_brakeMot( DCM_L );		// 
 800846e:	2001      	movs	r0, #1
 8008470:	f7fe ff58 	bl	8007324 <DCM_brakeMot>
				break;
 8008474:	e00d      	b.n	8008492 <MOT_goBlock_AccConstDec+0xc2>
			}				// 
			MOT_setWallEdgeDist();
 8008476:	f001 fe8d 	bl	800a194 <MOT_setWallEdgeDist>
		while( Get_NowDist() < st_Info.f_l1 ){					// 
 800847a:	f7fd f8bf 	bl	80055fc <Get_NowDist>
 800847e:	eeb0 7a40 	vmov.f32	s14, s0
 8008482:	4b99      	ldr	r3, [pc, #612]	; (80086e8 <MOT_goBlock_AccConstDec+0x318>)
 8008484:	edd3 7a07 	vldr	s15, [r3, #28]
 8008488:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800848c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008490:	d4e3      	bmi.n	800845a <MOT_goBlock_AccConstDec+0x8a>
	}

	/* ------ */
	/*    */
	/* ------ */
	if( MOT_GO_ST_NORMAL == en_goType ){
 8008492:	78bb      	ldrb	r3, [r7, #2]
 8008494:	2b00      	cmp	r3, #0
 8008496:	d102      	bne.n	800849e <MOT_goBlock_AccConstDec+0xce>
		st_data.en_type		= CTRL_CONST;
 8008498:	2301      	movs	r3, #1
 800849a:	723b      	strb	r3, [r7, #8]
 800849c:	e001      	b.n	80084a2 <MOT_goBlock_AccConstDec+0xd2>
	}
	else{
		st_data.en_type		= CTRL_SKEW_CONST;
 800849e:	2304      	movs	r3, #4
 80084a0:	723b      	strb	r3, [r7, #8]
	}
	st_data.f_acc			= 0;					// 
 80084a2:	f04f 0300 	mov.w	r3, #0
 80084a6:	613b      	str	r3, [r7, #16]
	st_data.f_now			= st_Info.f_trgt;			// 
 80084a8:	4b8f      	ldr	r3, [pc, #572]	; (80086e8 <MOT_goBlock_AccConstDec+0x318>)
 80084aa:	691b      	ldr	r3, [r3, #16]
 80084ac:	617b      	str	r3, [r7, #20]
	st_data.f_trgt			= st_Info.f_trgt;			// 
 80084ae:	4b8e      	ldr	r3, [pc, #568]	; (80086e8 <MOT_goBlock_AccConstDec+0x318>)
 80084b0:	691b      	ldr	r3, [r3, #16]
 80084b2:	61bb      	str	r3, [r7, #24]
	st_data.f_nowDist		= st_Info.f_l1;				// 
 80084b4:	4b8c      	ldr	r3, [pc, #560]	; (80086e8 <MOT_goBlock_AccConstDec+0x318>)
 80084b6:	69db      	ldr	r3, [r3, #28]
 80084b8:	61fb      	str	r3, [r7, #28]
	st_data.f_dist			= st_Info.f_l1_2;			// 
 80084ba:	4b8b      	ldr	r3, [pc, #556]	; (80086e8 <MOT_goBlock_AccConstDec+0x318>)
 80084bc:	6a1b      	ldr	r3, [r3, #32]
 80084be:	623b      	str	r3, [r7, #32]
	st_data.f_accAngleS		= 0;					// 
 80084c0:	f04f 0300 	mov.w	r3, #0
 80084c4:	627b      	str	r3, [r7, #36]	; 0x24
	st_data.f_nowAngleS		= 0;					// 
 80084c6:	f04f 0300 	mov.w	r3, #0
 80084ca:	62bb      	str	r3, [r7, #40]	; 0x28
	st_data.f_trgtAngleS		= 0;					// 
 80084cc:	f04f 0300 	mov.w	r3, #0
 80084d0:	62fb      	str	r3, [r7, #44]	; 0x2c
	st_data.f_nowAngle		= 0;					// 
 80084d2:	f04f 0300 	mov.w	r3, #0
 80084d6:	633b      	str	r3, [r7, #48]	; 0x30
	st_data.f_angle			= 0;					// 
 80084d8:	f04f 0300 	mov.w	r3, #0
 80084dc:	637b      	str	r3, [r7, #52]	; 0x34
	st_data.f_time 			= 0;					//  [sec]  
 80084de:	f04f 0300 	mov.w	r3, #0
 80084e2:	60fb      	str	r3, [r7, #12]
	if( ( en_type == MOT_CONST_DEC ) || ( en_type == MOT_CONST_DEC_CUSTOM ) ){
 80084e4:	78fb      	ldrb	r3, [r7, #3]
 80084e6:	2b05      	cmp	r3, #5
 80084e8:	d002      	beq.n	80084f0 <MOT_goBlock_AccConstDec+0x120>
 80084ea:	78fb      	ldrb	r3, [r7, #3]
 80084ec:	2b06      	cmp	r3, #6
 80084ee:	d101      	bne.n	80084f4 <MOT_goBlock_AccConstDec+0x124>
		CTRL_clrData();										// 
 80084f0:	f7fd f91a 	bl	8005728 <CTRL_clrData>
	}
	CTRL_setData( &st_data );						// 
 80084f4:	f107 0308 	add.w	r3, r7, #8
 80084f8:	4618      	mov	r0, r3
 80084fa:	f7fd f991 	bl	8005820 <CTRL_setData>
//	printf(" %f  %f \r\n",st_data.f_trgt,st_data.f_dist);
	while( Get_NowDist() < st_Info.f_l1_2 ){				// 
 80084fe:	e00f      	b.n	8008520 <MOT_goBlock_AccConstDec+0x150>
		if( SYS_isOutOfCtrl() == TRUE ){
 8008500:	f7fe feda 	bl	80072b8 <SYS_isOutOfCtrl>
 8008504:	4603      	mov	r3, r0
 8008506:	2b00      	cmp	r3, #0
 8008508:	d008      	beq.n	800851c <MOT_goBlock_AccConstDec+0x14c>
			CTRL_stop();
 800850a:	f7fd f8fd 	bl	8005708 <CTRL_stop>
			DCM_brakeMot( DCM_R );		// 
 800850e:	2000      	movs	r0, #0
 8008510:	f7fe ff08 	bl	8007324 <DCM_brakeMot>
			DCM_brakeMot( DCM_L );		// 
 8008514:	2001      	movs	r0, #1
 8008516:	f7fe ff05 	bl	8007324 <DCM_brakeMot>
			break;
 800851a:	e00d      	b.n	8008538 <MOT_goBlock_AccConstDec+0x168>
		}				// 
		MOT_setWallEdgeDist();
 800851c:	f001 fe3a 	bl	800a194 <MOT_setWallEdgeDist>
	while( Get_NowDist() < st_Info.f_l1_2 ){				// 
 8008520:	f7fd f86c 	bl	80055fc <Get_NowDist>
 8008524:	eeb0 7a40 	vmov.f32	s14, s0
 8008528:	4b6f      	ldr	r3, [pc, #444]	; (80086e8 <MOT_goBlock_AccConstDec+0x318>)
 800852a:	edd3 7a08 	vldr	s15, [r3, #32]
 800852e:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8008532:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008536:	d4e3      	bmi.n	8008500 <MOT_goBlock_AccConstDec+0x130>
//	printf(" %f \r\n",f_NowDist);

	/* ------ */
	/*    */
	/* ------ */
	if( ( en_type != MOT_ACC_CONST ) && ( en_type != MOT_ACC_CONST_CUSTOM ) ){
 8008538:	78fb      	ldrb	r3, [r7, #3]
 800853a:	2b03      	cmp	r3, #3
 800853c:	d06e      	beq.n	800861c <MOT_goBlock_AccConstDec+0x24c>
 800853e:	78fb      	ldrb	r3, [r7, #3]
 8008540:	2b04      	cmp	r3, #4
 8008542:	d06b      	beq.n	800861c <MOT_goBlock_AccConstDec+0x24c>

		if( MOT_GO_ST_NORMAL == en_goType ){
 8008544:	78bb      	ldrb	r3, [r7, #2]
 8008546:	2b00      	cmp	r3, #0
 8008548:	d102      	bne.n	8008550 <MOT_goBlock_AccConstDec+0x180>
			st_data.en_type		= CTRL_DEC;
 800854a:	2302      	movs	r3, #2
 800854c:	723b      	strb	r3, [r7, #8]
 800854e:	e001      	b.n	8008554 <MOT_goBlock_AccConstDec+0x184>
		}
		else{
			st_data.en_type		= CTRL_SKEW_DEC;
 8008550:	2305      	movs	r3, #5
 8008552:	723b      	strb	r3, [r7, #8]
		}
		st_data.f_acc			= st_Info.f_acc3;			// 
 8008554:	4b64      	ldr	r3, [pc, #400]	; (80086e8 <MOT_goBlock_AccConstDec+0x318>)
 8008556:	689b      	ldr	r3, [r3, #8]
 8008558:	613b      	str	r3, [r7, #16]
		st_data.f_now			= st_Info.f_trgt;			// 
 800855a:	4b63      	ldr	r3, [pc, #396]	; (80086e8 <MOT_goBlock_AccConstDec+0x318>)
 800855c:	691b      	ldr	r3, [r3, #16]
 800855e:	617b      	str	r3, [r7, #20]
		st_data.f_trgt			= st_Info.f_last;			// 
 8008560:	4b61      	ldr	r3, [pc, #388]	; (80086e8 <MOT_goBlock_AccConstDec+0x318>)
 8008562:	695b      	ldr	r3, [r3, #20]
 8008564:	61bb      	str	r3, [r7, #24]
		st_data.f_nowDist		= st_Info.f_l1_2;			// 
 8008566:	4b60      	ldr	r3, [pc, #384]	; (80086e8 <MOT_goBlock_AccConstDec+0x318>)
 8008568:	6a1b      	ldr	r3, [r3, #32]
 800856a:	61fb      	str	r3, [r7, #28]
		st_data.f_dist			= st_Info.f_dist;			// 
 800856c:	4b5e      	ldr	r3, [pc, #376]	; (80086e8 <MOT_goBlock_AccConstDec+0x318>)
 800856e:	699b      	ldr	r3, [r3, #24]
 8008570:	623b      	str	r3, [r7, #32]
		st_data.f_accAngleS		= 0;						// 
 8008572:	f04f 0300 	mov.w	r3, #0
 8008576:	627b      	str	r3, [r7, #36]	; 0x24
		st_data.f_nowAngleS		= 0;						// 
 8008578:	f04f 0300 	mov.w	r3, #0
 800857c:	62bb      	str	r3, [r7, #40]	; 0x28
		st_data.f_trgtAngleS		= 0;						// 
 800857e:	f04f 0300 	mov.w	r3, #0
 8008582:	62fb      	str	r3, [r7, #44]	; 0x2c
		st_data.f_nowAngle		= 0;						// 
 8008584:	f04f 0300 	mov.w	r3, #0
 8008588:	633b      	str	r3, [r7, #48]	; 0x30
		st_data.f_angle			= 0;						// 
 800858a:	f04f 0300 	mov.w	r3, #0
 800858e:	637b      	str	r3, [r7, #52]	; 0x34
		st_data.f_time 			= 0;						//  [sec]  
 8008590:	f04f 0300 	mov.w	r3, #0
 8008594:	60fb      	str	r3, [r7, #12]
		CTRL_setData( &st_data );							// 
 8008596:	f107 0308 	add.w	r3, r7, #8
 800859a:	4618      	mov	r0, r3
 800859c:	f7fd f940 	bl	8005820 <CTRL_setData>
//		printf(" %f  %f \r\n",st_data.f_trgt,st_data.f_dist);
		while( Get_NowDist() < ( st_Info.f_dist - 0.2 ) ){		// 
 80085a0:	e01e      	b.n	80085e0 <MOT_goBlock_AccConstDec+0x210>
			if( SYS_isOutOfCtrl() == TRUE ){
 80085a2:	f7fe fe89 	bl	80072b8 <SYS_isOutOfCtrl>
 80085a6:	4603      	mov	r3, r0
 80085a8:	2b00      	cmp	r3, #0
 80085aa:	d008      	beq.n	80085be <MOT_goBlock_AccConstDec+0x1ee>
				CTRL_stop();
 80085ac:	f7fd f8ac 	bl	8005708 <CTRL_stop>
				DCM_brakeMot( DCM_R );		// 
 80085b0:	2000      	movs	r0, #0
 80085b2:	f7fe feb7 	bl	8007324 <DCM_brakeMot>
				DCM_brakeMot( DCM_L );		// 
 80085b6:	2001      	movs	r0, #1
 80085b8:	f7fe feb4 	bl	8007324 <DCM_brakeMot>
				break;
 80085bc:	e02e      	b.n	800861c <MOT_goBlock_AccConstDec+0x24c>
			}				// 
			MOT_setWallEdgeDist();
 80085be:	f001 fde9 	bl	800a194 <MOT_setWallEdgeDist>
			if((escape_wait>2.0)&&(search_flag == TRUE))break;
 80085c2:	4b4a      	ldr	r3, [pc, #296]	; (80086ec <MOT_goBlock_AccConstDec+0x31c>)
 80085c4:	edd3 7a00 	vldr	s15, [r3]
 80085c8:	eeb0 7a00 	vmov.f32	s14, #0	; 0x40000000  2.0
 80085cc:	eef4 7ac7 	vcmpe.f32	s15, s14
 80085d0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80085d4:	dc00      	bgt.n	80085d8 <MOT_goBlock_AccConstDec+0x208>
 80085d6:	e003      	b.n	80085e0 <MOT_goBlock_AccConstDec+0x210>
 80085d8:	4b45      	ldr	r3, [pc, #276]	; (80086f0 <MOT_goBlock_AccConstDec+0x320>)
 80085da:	781b      	ldrb	r3, [r3, #0]
 80085dc:	2b00      	cmp	r3, #0
 80085de:	d11c      	bne.n	800861a <MOT_goBlock_AccConstDec+0x24a>
		while( Get_NowDist() < ( st_Info.f_dist - 0.2 ) ){		// 
 80085e0:	f7fd f80c 	bl	80055fc <Get_NowDist>
 80085e4:	ee10 3a10 	vmov	r3, s0
 80085e8:	4618      	mov	r0, r3
 80085ea:	f7f7 ffd5 	bl	8000598 <__aeabi_f2d>
 80085ee:	4604      	mov	r4, r0
 80085f0:	460d      	mov	r5, r1
 80085f2:	4b3d      	ldr	r3, [pc, #244]	; (80086e8 <MOT_goBlock_AccConstDec+0x318>)
 80085f4:	699b      	ldr	r3, [r3, #24]
 80085f6:	4618      	mov	r0, r3
 80085f8:	f7f7 ffce 	bl	8000598 <__aeabi_f2d>
 80085fc:	a338      	add	r3, pc, #224	; (adr r3, 80086e0 <MOT_goBlock_AccConstDec+0x310>)
 80085fe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008602:	f7f7 fe69 	bl	80002d8 <__aeabi_dsub>
 8008606:	4602      	mov	r2, r0
 8008608:	460b      	mov	r3, r1
 800860a:	4620      	mov	r0, r4
 800860c:	4629      	mov	r1, r5
 800860e:	f7f8 fa8d 	bl	8000b2c <__aeabi_dcmplt>
 8008612:	4603      	mov	r3, r0
 8008614:	2b00      	cmp	r3, #0
 8008616:	d1c4      	bne.n	80085a2 <MOT_goBlock_AccConstDec+0x1d2>
 8008618:	e000      	b.n	800861c <MOT_goBlock_AccConstDec+0x24c>
			if((escape_wait>2.0)&&(search_flag == TRUE))break;
 800861a:	bf00      	nop

	/* -------------------- */
	/*    */
	/* -------------------- */
	/*  */
	if( ( en_WallEdge != MOT_WALL_EDGE_NONE ) && ( bl_IsWallEdge == FALSE )  ){
 800861c:	4b35      	ldr	r3, [pc, #212]	; (80086f4 <MOT_goBlock_AccConstDec+0x324>)
 800861e:	781b      	ldrb	r3, [r3, #0]
 8008620:	2b00      	cmp	r3, #0
 8008622:	d06e      	beq.n	8008702 <MOT_goBlock_AccConstDec+0x332>
 8008624:	4b34      	ldr	r3, [pc, #208]	; (80086f8 <MOT_goBlock_AccConstDec+0x328>)
 8008626:	781b      	ldrb	r3, [r3, #0]
 8008628:	f083 0301 	eor.w	r3, r3, #1
 800862c:	b2db      	uxtb	r3, r3
 800862e:	2b00      	cmp	r3, #0
 8008630:	d067      	beq.n	8008702 <MOT_goBlock_AccConstDec+0x332>

		st_data.en_type			= CTRL_CONST;
 8008632:	2301      	movs	r3, #1
 8008634:	723b      	strb	r3, [r7, #8]
		st_data.f_acc			= 0;						// 
 8008636:	f04f 0300 	mov.w	r3, #0
 800863a:	613b      	str	r3, [r7, #16]
		st_data.f_now			= st_Info.f_last;			// 
 800863c:	4b2a      	ldr	r3, [pc, #168]	; (80086e8 <MOT_goBlock_AccConstDec+0x318>)
 800863e:	695b      	ldr	r3, [r3, #20]
 8008640:	617b      	str	r3, [r7, #20]
		st_data.f_trgt			= st_Info.f_last;			// 
 8008642:	4b29      	ldr	r3, [pc, #164]	; (80086e8 <MOT_goBlock_AccConstDec+0x318>)
 8008644:	695b      	ldr	r3, [r3, #20]
 8008646:	61bb      	str	r3, [r7, #24]
		st_data.f_nowDist		= Get_NowDist();				// 
 8008648:	f7fc ffd8 	bl	80055fc <Get_NowDist>
 800864c:	eef0 7a40 	vmov.f32	s15, s0
 8008650:	edc7 7a07 	vstr	s15, [r7, #28]
		st_data.f_dist			= Get_NowDist() + 45.0f;		// 45.0ff_NowDist
 8008654:	f7fc ffd2 	bl	80055fc <Get_NowDist>
 8008658:	eeb0 7a40 	vmov.f32	s14, s0
 800865c:	eddf 7a27 	vldr	s15, [pc, #156]	; 80086fc <MOT_goBlock_AccConstDec+0x32c>
 8008660:	ee77 7a27 	vadd.f32	s15, s14, s15
 8008664:	edc7 7a08 	vstr	s15, [r7, #32]
		st_data.f_accAngleS		= 0;						// 
 8008668:	f04f 0300 	mov.w	r3, #0
 800866c:	627b      	str	r3, [r7, #36]	; 0x24
		st_data.f_nowAngleS		= 0;						// 
 800866e:	f04f 0300 	mov.w	r3, #0
 8008672:	62bb      	str	r3, [r7, #40]	; 0x28
		st_data.f_trgtAngleS	= 0;						// 
 8008674:	f04f 0300 	mov.w	r3, #0
 8008678:	62fb      	str	r3, [r7, #44]	; 0x2c
		st_data.f_nowAngle		= 0;						// 
 800867a:	f04f 0300 	mov.w	r3, #0
 800867e:	633b      	str	r3, [r7, #48]	; 0x30
		st_data.f_angle			= 0;						// 
 8008680:	f04f 0300 	mov.w	r3, #0
 8008684:	637b      	str	r3, [r7, #52]	; 0x34
		st_data.f_time 			= 0;						//  [sec]  
 8008686:	f04f 0300 	mov.w	r3, #0
 800868a:	60fb      	str	r3, [r7, #12]
		CTRL_clrData();										// /
 800868c:	f7fd f84c 	bl	8005728 <CTRL_clrData>
		CTRL_setData( &st_data );							// 
 8008690:	f107 0308 	add.w	r3, r7, #8
 8008694:	4618      	mov	r0, r3
 8008696:	f7fd f8c3 	bl	8005820 <CTRL_setData>
		while( Get_NowDist() < st_data.f_dist ){				// 
 800869a:	e012      	b.n	80086c2 <MOT_goBlock_AccConstDec+0x2f2>
			if( SYS_isOutOfCtrl() == TRUE ){
 800869c:	f7fe fe0c 	bl	80072b8 <SYS_isOutOfCtrl>
 80086a0:	4603      	mov	r3, r0
 80086a2:	2b00      	cmp	r3, #0
 80086a4:	d008      	beq.n	80086b8 <MOT_goBlock_AccConstDec+0x2e8>
				CTRL_stop();
 80086a6:	f7fd f82f 	bl	8005708 <CTRL_stop>
				DCM_brakeMot( DCM_R );		// 
 80086aa:	2000      	movs	r0, #0
 80086ac:	f7fe fe3a 	bl	8007324 <DCM_brakeMot>
				DCM_brakeMot( DCM_L );		// 
 80086b0:	2001      	movs	r0, #1
 80086b2:	f7fe fe37 	bl	8007324 <DCM_brakeMot>
				break;
 80086b6:	e024      	b.n	8008702 <MOT_goBlock_AccConstDec+0x332>
			}				// 
			if( MOT_setWallEdgeDist_LoopWait() == TRUE ) break;	// 
 80086b8:	f001 fdae 	bl	800a218 <MOT_setWallEdgeDist_LoopWait>
 80086bc:	4603      	mov	r3, r0
 80086be:	2b00      	cmp	r3, #0
 80086c0:	d11e      	bne.n	8008700 <MOT_goBlock_AccConstDec+0x330>
		while( Get_NowDist() < st_data.f_dist ){				// 
 80086c2:	f7fc ff9b 	bl	80055fc <Get_NowDist>
 80086c6:	eeb0 7a40 	vmov.f32	s14, s0
 80086ca:	edd7 7a08 	vldr	s15, [r7, #32]
 80086ce:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80086d2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80086d6:	d4e1      	bmi.n	800869c <MOT_goBlock_AccConstDec+0x2cc>
 80086d8:	e013      	b.n	8008702 <MOT_goBlock_AccConstDec+0x332>
 80086da:	bf00      	nop
 80086dc:	f3af 8000 	nop.w
 80086e0:	9999999a 	.word	0x9999999a
 80086e4:	3fc99999 	.word	0x3fc99999
 80086e8:	20001f58 	.word	0x20001f58
 80086ec:	200006dc 	.word	0x200006dc
 80086f0:	200002d8 	.word	0x200002d8
 80086f4:	200002a0 	.word	0x200002a0
 80086f8:	200002a1 	.word	0x200002a1
 80086fc:	42340000 	.word	0x42340000
			if( MOT_setWallEdgeDist_LoopWait() == TRUE ) break;	// 
 8008700:	bf00      	nop
		}
	}
	/*  */
	if( ( MOT_GO_ST_NORMAL == en_goType ) &&				// 
 8008702:	78bb      	ldrb	r3, [r7, #2]
 8008704:	2b00      	cmp	r3, #0
 8008706:	d152      	bne.n	80087ae <MOT_goBlock_AccConstDec+0x3de>
		( f_WallEdgeAddDist != 0.0f ) &&
 8008708:	4b36      	ldr	r3, [pc, #216]	; (80087e4 <MOT_goBlock_AccConstDec+0x414>)
 800870a:	edd3 7a00 	vldr	s15, [r3]
	if( ( MOT_GO_ST_NORMAL == en_goType ) &&				// 
 800870e:	eef5 7a40 	vcmp.f32	s15, #0.0
 8008712:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008716:	d04a      	beq.n	80087ae <MOT_goBlock_AccConstDec+0x3de>
		( f_WallEdgeAddDist != 0.0f ) &&
 8008718:	edd7 7a01 	vldr	s15, [r7, #4]
 800871c:	eef5 7a40 	vcmp.f32	s15, #0.0
 8008720:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008724:	d043      	beq.n	80087ae <MOT_goBlock_AccConstDec+0x3de>
		( f_fin != 0.0f )
	){
		st_data.en_type			= CTRL_CONST;
 8008726:	2301      	movs	r3, #1
 8008728:	723b      	strb	r3, [r7, #8]
		st_data.f_acc			= 0;						// 
 800872a:	f04f 0300 	mov.w	r3, #0
 800872e:	613b      	str	r3, [r7, #16]
		st_data.f_now			= st_Info.f_last;			// 
 8008730:	4b2d      	ldr	r3, [pc, #180]	; (80087e8 <MOT_goBlock_AccConstDec+0x418>)
 8008732:	695b      	ldr	r3, [r3, #20]
 8008734:	617b      	str	r3, [r7, #20]
		st_data.f_trgt			= st_Info.f_last;			// 
 8008736:	4b2c      	ldr	r3, [pc, #176]	; (80087e8 <MOT_goBlock_AccConstDec+0x418>)
 8008738:	695b      	ldr	r3, [r3, #20]
 800873a:	61bb      	str	r3, [r7, #24]
		st_data.f_nowDist		= 0;						// 
 800873c:	f04f 0300 	mov.w	r3, #0
 8008740:	61fb      	str	r3, [r7, #28]
		st_data.f_dist			= f_WallEdgeAddDist;		// 
 8008742:	4b28      	ldr	r3, [pc, #160]	; (80087e4 <MOT_goBlock_AccConstDec+0x414>)
 8008744:	681b      	ldr	r3, [r3, #0]
 8008746:	623b      	str	r3, [r7, #32]
		st_data.f_accAngleS		= 0;						// 
 8008748:	f04f 0300 	mov.w	r3, #0
 800874c:	627b      	str	r3, [r7, #36]	; 0x24
		st_data.f_nowAngleS		= 0;						// 
 800874e:	f04f 0300 	mov.w	r3, #0
 8008752:	62bb      	str	r3, [r7, #40]	; 0x28
		st_data.f_trgtAngleS	= 0;						// 
 8008754:	f04f 0300 	mov.w	r3, #0
 8008758:	62fb      	str	r3, [r7, #44]	; 0x2c
		st_data.f_nowAngle		= 0;						// 
 800875a:	f04f 0300 	mov.w	r3, #0
 800875e:	633b      	str	r3, [r7, #48]	; 0x30
		st_data.f_angle			= 0;						// 
 8008760:	f04f 0300 	mov.w	r3, #0
 8008764:	637b      	str	r3, [r7, #52]	; 0x34
		st_data.f_time 			= 0;						//  [sec]  
 8008766:	f04f 0300 	mov.w	r3, #0
 800876a:	60fb      	str	r3, [r7, #12]
		CTRL_clrData();										// /
 800876c:	f7fc ffdc 	bl	8005728 <CTRL_clrData>
		CTRL_setData( &st_data );							// 
 8008770:	f107 0308 	add.w	r3, r7, #8
 8008774:	4618      	mov	r0, r3
 8008776:	f7fd f853 	bl	8005820 <CTRL_setData>
		while( Get_NowDist() < st_data.f_dist ){				// 
 800877a:	e00d      	b.n	8008798 <MOT_goBlock_AccConstDec+0x3c8>
			if( SYS_isOutOfCtrl() == TRUE ){
 800877c:	f7fe fd9c 	bl	80072b8 <SYS_isOutOfCtrl>
 8008780:	4603      	mov	r3, r0
 8008782:	2b00      	cmp	r3, #0
 8008784:	d008      	beq.n	8008798 <MOT_goBlock_AccConstDec+0x3c8>
				CTRL_stop();
 8008786:	f7fc ffbf 	bl	8005708 <CTRL_stop>
				DCM_brakeMot( DCM_R );		// 
 800878a:	2000      	movs	r0, #0
 800878c:	f7fe fdca 	bl	8007324 <DCM_brakeMot>
				DCM_brakeMot( DCM_L );		// 
 8008790:	2001      	movs	r0, #1
 8008792:	f7fe fdc7 	bl	8007324 <DCM_brakeMot>
				break;
 8008796:	e00a      	b.n	80087ae <MOT_goBlock_AccConstDec+0x3de>
		while( Get_NowDist() < st_data.f_dist ){				// 
 8008798:	f7fc ff30 	bl	80055fc <Get_NowDist>
 800879c:	eeb0 7a40 	vmov.f32	s14, s0
 80087a0:	edd7 7a08 	vldr	s15, [r7, #32]
 80087a4:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80087a8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80087ac:	d4e6      	bmi.n	800877c <MOT_goBlock_AccConstDec+0x3ac>
			}				// 
		}
	}

	/*  */
	if( 0.0f == f_fin ){
 80087ae:	edd7 7a01 	vldr	s15, [r7, #4]
 80087b2:	eef5 7a40 	vcmp.f32	s15, #0.0
 80087b6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80087ba:	d10a      	bne.n	80087d2 <MOT_goBlock_AccConstDec+0x402>
		LL_mDelay(100);			// 
 80087bc:	2064      	movs	r0, #100	; 0x64
 80087be:	f005 fa1f 	bl	800dc00 <LL_mDelay>
	 	CTRL_stop();				// 
 80087c2:	f7fc ffa1 	bl	8005708 <CTRL_stop>
		DCM_brakeMot( DCM_R );		// 
 80087c6:	2000      	movs	r0, #0
 80087c8:	f7fe fdac 	bl	8007324 <DCM_brakeMot>
		DCM_brakeMot( DCM_L );		// 
 80087cc:	2001      	movs	r0, #1
 80087ce:	f7fe fda9 	bl	8007324 <DCM_brakeMot>
	}

	f_MotNowSpeed = f_fin;			// 
 80087d2:	4a06      	ldr	r2, [pc, #24]	; (80087ec <MOT_goBlock_AccConstDec+0x41c>)
 80087d4:	687b      	ldr	r3, [r7, #4]
 80087d6:	6013      	str	r3, [r2, #0]
	GYRO_endErrChkAngle();
 80087d8:	f7ff f8d0 	bl	800797c <GYRO_endErrChkAngle>
}
 80087dc:	bf00      	nop
 80087de:	3738      	adds	r7, #56	; 0x38
 80087e0:	46bd      	mov	sp, r7
 80087e2:	bdb0      	pop	{r4, r5, r7, pc}
 80087e4:	200002a4 	.word	0x200002a4
 80087e8:	20001f58 	.word	0x20001f58
 80087ec:	20000294 	.word	0x20000294

080087f0 <MOT_setData_ACC_CONST_DEC>:

void MOT_setData_ACC_CONST_DEC( float f_num, float f_fin, enMOT_GO_ST_TYPE en_type )
{
 80087f0:	b580      	push	{r7, lr}
 80087f2:	b086      	sub	sp, #24
 80087f4:	af00      	add	r7, sp, #0
 80087f6:	ed87 0a03 	vstr	s0, [r7, #12]
 80087fa:	edc7 0a02 	vstr	s1, [r7, #8]
 80087fe:	4603      	mov	r3, r0
 8008800:	71fb      	strb	r3, [r7, #7]
	float			f_l3;						// 3[mm]
	float			f_1blockDist;				// 1[mm]

	/* 1 */
	if( MOT_GO_ST_NORMAL == en_type ){		// 
 8008802:	79fb      	ldrb	r3, [r7, #7]
 8008804:	2b00      	cmp	r3, #0
 8008806:	d102      	bne.n	800880e <MOT_setData_ACC_CONST_DEC+0x1e>
		f_1blockDist = BLOCK;
 8008808:	4b35      	ldr	r3, [pc, #212]	; (80088e0 <MOT_setData_ACC_CONST_DEC+0xf0>)
 800880a:	617b      	str	r3, [r7, #20]
 800880c:	e001      	b.n	8008812 <MOT_setData_ACC_CONST_DEC+0x22>
	}
	else{									// 
		f_1blockDist = BLOCK_SKEW;
 800880e:	4b35      	ldr	r3, [pc, #212]	; (80088e4 <MOT_setData_ACC_CONST_DEC+0xf4>)
 8008810:	617b      	str	r3, [r7, #20]
	}

	/*  */
	st_Info.f_acc1 		= MOT_getAcc1();								// 1[mm/s^2]
 8008812:	f7ff fdc2 	bl	800839a <MOT_getAcc1>
 8008816:	eef0 7a40 	vmov.f32	s15, s0
 800881a:	4b33      	ldr	r3, [pc, #204]	; (80088e8 <MOT_setData_ACC_CONST_DEC+0xf8>)
 800881c:	edc3 7a01 	vstr	s15, [r3, #4]
	st_Info.f_acc3 		= MOT_getAcc3();								// 3[mm/s^2]
 8008820:	f7ff fdc7 	bl	80083b2 <MOT_getAcc3>
 8008824:	eef0 7a40 	vmov.f32	s15, s0
 8008828:	4b2f      	ldr	r3, [pc, #188]	; (80088e8 <MOT_setData_ACC_CONST_DEC+0xf8>)
 800882a:	edc3 7a02 	vstr	s15, [r3, #8]

	/*  */
	st_Info.f_now		= f_MotNowSpeed;								// 
 800882e:	4b2f      	ldr	r3, [pc, #188]	; (80088ec <MOT_setData_ACC_CONST_DEC+0xfc>)
 8008830:	681b      	ldr	r3, [r3, #0]
 8008832:	4a2d      	ldr	r2, [pc, #180]	; (80088e8 <MOT_setData_ACC_CONST_DEC+0xf8>)
 8008834:	60d3      	str	r3, [r2, #12]
	st_Info.f_trgt		= f_MotTrgtSpeed;								// 
 8008836:	4b2e      	ldr	r3, [pc, #184]	; (80088f0 <MOT_setData_ACC_CONST_DEC+0x100>)
 8008838:	681b      	ldr	r3, [r3, #0]
 800883a:	4a2b      	ldr	r2, [pc, #172]	; (80088e8 <MOT_setData_ACC_CONST_DEC+0xf8>)
 800883c:	6113      	str	r3, [r2, #16]
	st_Info.f_last		= f_fin;									// 
 800883e:	4a2a      	ldr	r2, [pc, #168]	; (80088e8 <MOT_setData_ACC_CONST_DEC+0xf8>)
 8008840:	68bb      	ldr	r3, [r7, #8]
 8008842:	6153      	str	r3, [r2, #20]

	/*  */
	st_Info.f_dist		= f_num * f_1blockDist;												// [mm]
 8008844:	ed97 7a03 	vldr	s14, [r7, #12]
 8008848:	edd7 7a05 	vldr	s15, [r7, #20]
 800884c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008850:	4b25      	ldr	r3, [pc, #148]	; (80088e8 <MOT_setData_ACC_CONST_DEC+0xf8>)
 8008852:	edc3 7a06 	vstr	s15, [r3, #24]
	st_Info.f_l1		= ( f_MotTrgtSpeed * f_MotTrgtSpeed - f_MotNowSpeed * f_MotNowSpeed ) / ( st_Info.f_acc1 * 2 );			// 1[mm]
 8008856:	4b26      	ldr	r3, [pc, #152]	; (80088f0 <MOT_setData_ACC_CONST_DEC+0x100>)
 8008858:	ed93 7a00 	vldr	s14, [r3]
 800885c:	4b24      	ldr	r3, [pc, #144]	; (80088f0 <MOT_setData_ACC_CONST_DEC+0x100>)
 800885e:	edd3 7a00 	vldr	s15, [r3]
 8008862:	ee27 7a27 	vmul.f32	s14, s14, s15
 8008866:	4b21      	ldr	r3, [pc, #132]	; (80088ec <MOT_setData_ACC_CONST_DEC+0xfc>)
 8008868:	edd3 6a00 	vldr	s13, [r3]
 800886c:	4b1f      	ldr	r3, [pc, #124]	; (80088ec <MOT_setData_ACC_CONST_DEC+0xfc>)
 800886e:	edd3 7a00 	vldr	s15, [r3]
 8008872:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8008876:	ee77 6a67 	vsub.f32	s13, s14, s15
 800887a:	4b1b      	ldr	r3, [pc, #108]	; (80088e8 <MOT_setData_ACC_CONST_DEC+0xf8>)
 800887c:	edd3 7a01 	vldr	s15, [r3, #4]
 8008880:	ee37 7aa7 	vadd.f32	s14, s15, s15
 8008884:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8008888:	4b17      	ldr	r3, [pc, #92]	; (80088e8 <MOT_setData_ACC_CONST_DEC+0xf8>)
 800888a:	edc3 7a07 	vstr	s15, [r3, #28]
	f_l3			= ( f_fin * f_fin - f_MotTrgtSpeed * f_MotTrgtSpeed ) / ( ( st_Info.f_acc3 * -1 ) * 2 );			// 3[mm]
 800888e:	ed97 7a02 	vldr	s14, [r7, #8]
 8008892:	edd7 7a02 	vldr	s15, [r7, #8]
 8008896:	ee27 7a27 	vmul.f32	s14, s14, s15
 800889a:	4b15      	ldr	r3, [pc, #84]	; (80088f0 <MOT_setData_ACC_CONST_DEC+0x100>)
 800889c:	edd3 6a00 	vldr	s13, [r3]
 80088a0:	4b13      	ldr	r3, [pc, #76]	; (80088f0 <MOT_setData_ACC_CONST_DEC+0x100>)
 80088a2:	edd3 7a00 	vldr	s15, [r3]
 80088a6:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80088aa:	ee77 6a67 	vsub.f32	s13, s14, s15
 80088ae:	4b0e      	ldr	r3, [pc, #56]	; (80088e8 <MOT_setData_ACC_CONST_DEC+0xf8>)
 80088b0:	edd3 7a02 	vldr	s15, [r3, #8]
 80088b4:	eef1 7a67 	vneg.f32	s15, s15
 80088b8:	ee37 7aa7 	vadd.f32	s14, s15, s15
 80088bc:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80088c0:	edc7 7a04 	vstr	s15, [r7, #16]
	st_Info.f_l1_2		= st_Info.f_dist - f_l3;											// 1+2[mm]
 80088c4:	4b08      	ldr	r3, [pc, #32]	; (80088e8 <MOT_setData_ACC_CONST_DEC+0xf8>)
 80088c6:	ed93 7a06 	vldr	s14, [r3, #24]
 80088ca:	edd7 7a04 	vldr	s15, [r7, #16]
 80088ce:	ee77 7a67 	vsub.f32	s15, s14, s15
 80088d2:	4b05      	ldr	r3, [pc, #20]	; (80088e8 <MOT_setData_ACC_CONST_DEC+0xf8>)
 80088d4:	edc3 7a08 	vstr	s15, [r3, #32]

//	printf("1 %f,%f\r",st_Info.f_trgt,st_Info.f_l1);
}
 80088d8:	bf00      	nop
 80088da:	3718      	adds	r7, #24
 80088dc:	46bd      	mov	sp, r7
 80088de:	bd80      	pop	{r7, pc}
 80088e0:	42b40000 	.word	0x42b40000
 80088e4:	42fe8f5c 	.word	0x42fe8f5c
 80088e8:	20001f58 	.word	0x20001f58
 80088ec:	20000294 	.word	0x20000294
 80088f0:	20000298 	.word	0x20000298

080088f4 <MOT_setData_MOT_ACC_CONST_DEC_CUSTOM>:

void MOT_setData_MOT_ACC_CONST_DEC_CUSTOM( float f_num, float f_fin, enMOT_GO_ST_TYPE en_type )
{
 80088f4:	b590      	push	{r4, r7, lr}
 80088f6:	b087      	sub	sp, #28
 80088f8:	af00      	add	r7, sp, #0
 80088fa:	ed87 0a03 	vstr	s0, [r7, #12]
 80088fe:	edc7 0a02 	vstr	s1, [r7, #8]
 8008902:	4603      	mov	r3, r0
 8008904:	71fb      	strb	r3, [r7, #7]
	float			f_l3;						// 3[mm]
	float			f_1blockDist;				// 1[mm]

	/* 1 */
	if( MOT_GO_ST_NORMAL == en_type ){		// 
 8008906:	79fb      	ldrb	r3, [r7, #7]
 8008908:	2b00      	cmp	r3, #0
 800890a:	d102      	bne.n	8008912 <MOT_setData_MOT_ACC_CONST_DEC_CUSTOM+0x1e>
		f_1blockDist = BLOCK;
 800890c:	4b5e      	ldr	r3, [pc, #376]	; (8008a88 <MOT_setData_MOT_ACC_CONST_DEC_CUSTOM+0x194>)
 800890e:	617b      	str	r3, [r7, #20]
 8008910:	e001      	b.n	8008916 <MOT_setData_MOT_ACC_CONST_DEC_CUSTOM+0x22>
	}
	else{									// 
		f_1blockDist = BLOCK_SKEW;
 8008912:	4b5e      	ldr	r3, [pc, #376]	; (8008a8c <MOT_setData_MOT_ACC_CONST_DEC_CUSTOM+0x198>)
 8008914:	617b      	str	r3, [r7, #20]
	}

	/*  */
	st_Info.f_acc1 		= MOT_getAcc1();								// 1[mm/s^2]
 8008916:	f7ff fd40 	bl	800839a <MOT_getAcc1>
 800891a:	eef0 7a40 	vmov.f32	s15, s0
 800891e:	4b5c      	ldr	r3, [pc, #368]	; (8008a90 <MOT_setData_MOT_ACC_CONST_DEC_CUSTOM+0x19c>)
 8008920:	edc3 7a01 	vstr	s15, [r3, #4]
	st_Info.f_acc3 		= MOT_getAcc3();								// 3[mm/s^2]
 8008924:	f7ff fd45 	bl	80083b2 <MOT_getAcc3>
 8008928:	eef0 7a40 	vmov.f32	s15, s0
 800892c:	4b58      	ldr	r3, [pc, #352]	; (8008a90 <MOT_setData_MOT_ACC_CONST_DEC_CUSTOM+0x19c>)
 800892e:	edc3 7a02 	vstr	s15, [r3, #8]


	/*  */
	st_Info.f_dist		= f_num * f_1blockDist;												// [mm]
 8008932:	ed97 7a03 	vldr	s14, [r7, #12]
 8008936:	edd7 7a05 	vldr	s15, [r7, #20]
 800893a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800893e:	4b54      	ldr	r3, [pc, #336]	; (8008a90 <MOT_setData_MOT_ACC_CONST_DEC_CUSTOM+0x19c>)
 8008940:	edc3 7a06 	vstr	s15, [r3, #24]

	/*  */
	st_Info.f_now		= f_MotNowSpeed;												// 
 8008944:	4b53      	ldr	r3, [pc, #332]	; (8008a94 <MOT_setData_MOT_ACC_CONST_DEC_CUSTOM+0x1a0>)
 8008946:	681b      	ldr	r3, [r3, #0]
 8008948:	4a51      	ldr	r2, [pc, #324]	; (8008a90 <MOT_setData_MOT_ACC_CONST_DEC_CUSTOM+0x19c>)
 800894a:	60d3      	str	r3, [r2, #12]
	st_Info.f_last		= f_fin;													// 
 800894c:	4a50      	ldr	r2, [pc, #320]	; (8008a90 <MOT_setData_MOT_ACC_CONST_DEC_CUSTOM+0x19c>)
 800894e:	68bb      	ldr	r3, [r7, #8]
 8008950:	6153      	str	r3, [r2, #20]
	st_Info.f_trgt		= sqrt( 1 / ( ( st_Info.f_acc3 * -1 ) - st_Info.f_acc1 ) *
 8008952:	4b4f      	ldr	r3, [pc, #316]	; (8008a90 <MOT_setData_MOT_ACC_CONST_DEC_CUSTOM+0x19c>)
 8008954:	edd3 7a02 	vldr	s15, [r3, #8]
 8008958:	eeb1 7a67 	vneg.f32	s14, s15
 800895c:	4b4c      	ldr	r3, [pc, #304]	; (8008a90 <MOT_setData_MOT_ACC_CONST_DEC_CUSTOM+0x19c>)
 800895e:	edd3 7a01 	vldr	s15, [r3, #4]
 8008962:	ee77 7a67 	vsub.f32	s15, s14, s15
 8008966:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800896a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
					( 2 * st_Info.f_acc1 * ( st_Info.f_acc3 * -1 ) * ( st_Info.f_dist - MOT_MOVE_ST_MIN ) +
 800896e:	4b48      	ldr	r3, [pc, #288]	; (8008a90 <MOT_setData_MOT_ACC_CONST_DEC_CUSTOM+0x19c>)
 8008970:	edd3 7a01 	vldr	s15, [r3, #4]
 8008974:	ee77 6aa7 	vadd.f32	s13, s15, s15
 8008978:	4b45      	ldr	r3, [pc, #276]	; (8008a90 <MOT_setData_MOT_ACC_CONST_DEC_CUSTOM+0x19c>)
 800897a:	edd3 7a02 	vldr	s15, [r3, #8]
 800897e:	eef1 7a67 	vneg.f32	s15, s15
 8008982:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8008986:	4b42      	ldr	r3, [pc, #264]	; (8008a90 <MOT_setData_MOT_ACC_CONST_DEC_CUSTOM+0x19c>)
 8008988:	edd3 7a06 	vldr	s15, [r3, #24]
 800898c:	eeb2 6a04 	vmov.f32	s12, #36	; 0x41200000  10.0
 8008990:	ee77 7ac6 	vsub.f32	s15, s15, s12
 8008994:	ee66 6aa7 	vmul.f32	s13, s13, s15
					( st_Info.f_acc3 * -1 ) * f_MotNowSpeed * f_MotNowSpeed - st_Info.f_acc1 * f_fin * f_fin ) );
 8008998:	4b3d      	ldr	r3, [pc, #244]	; (8008a90 <MOT_setData_MOT_ACC_CONST_DEC_CUSTOM+0x19c>)
 800899a:	edd3 7a02 	vldr	s15, [r3, #8]
 800899e:	eeb1 6a67 	vneg.f32	s12, s15
 80089a2:	4b3c      	ldr	r3, [pc, #240]	; (8008a94 <MOT_setData_MOT_ACC_CONST_DEC_CUSTOM+0x1a0>)
 80089a4:	edd3 7a00 	vldr	s15, [r3]
 80089a8:	ee26 6a27 	vmul.f32	s12, s12, s15
 80089ac:	4b39      	ldr	r3, [pc, #228]	; (8008a94 <MOT_setData_MOT_ACC_CONST_DEC_CUSTOM+0x1a0>)
 80089ae:	edd3 7a00 	vldr	s15, [r3]
 80089b2:	ee66 7a27 	vmul.f32	s15, s12, s15
					( 2 * st_Info.f_acc1 * ( st_Info.f_acc3 * -1 ) * ( st_Info.f_dist - MOT_MOVE_ST_MIN ) +
 80089b6:	ee76 6aa7 	vadd.f32	s13, s13, s15
					( st_Info.f_acc3 * -1 ) * f_MotNowSpeed * f_MotNowSpeed - st_Info.f_acc1 * f_fin * f_fin ) );
 80089ba:	4b35      	ldr	r3, [pc, #212]	; (8008a90 <MOT_setData_MOT_ACC_CONST_DEC_CUSTOM+0x19c>)
 80089bc:	ed93 6a01 	vldr	s12, [r3, #4]
 80089c0:	edd7 7a02 	vldr	s15, [r7, #8]
 80089c4:	ee26 6a27 	vmul.f32	s12, s12, s15
 80089c8:	edd7 7a02 	vldr	s15, [r7, #8]
 80089cc:	ee66 7a27 	vmul.f32	s15, s12, s15
 80089d0:	ee76 7ae7 	vsub.f32	s15, s13, s15
	st_Info.f_trgt		= sqrt( 1 / ( ( st_Info.f_acc3 * -1 ) - st_Info.f_acc1 ) *
 80089d4:	ee67 7a27 	vmul.f32	s15, s14, s15
 80089d8:	ee17 0a90 	vmov	r0, s15
 80089dc:	f7f7 fddc 	bl	8000598 <__aeabi_f2d>
 80089e0:	4603      	mov	r3, r0
 80089e2:	460c      	mov	r4, r1
 80089e4:	ec44 3b10 	vmov	d0, r3, r4
 80089e8:	f009 fd3e 	bl	8012468 <sqrt>
 80089ec:	ec54 3b10 	vmov	r3, r4, d0
 80089f0:	4618      	mov	r0, r3
 80089f2:	4621      	mov	r1, r4
 80089f4:	f7f8 f920 	bl	8000c38 <__aeabi_d2f>
 80089f8:	4602      	mov	r2, r0
 80089fa:	4b25      	ldr	r3, [pc, #148]	; (8008a90 <MOT_setData_MOT_ACC_CONST_DEC_CUSTOM+0x19c>)
 80089fc:	611a      	str	r2, [r3, #16]

	st_Info.f_l1		= ( st_Info.f_trgt * st_Info.f_trgt - f_MotNowSpeed * f_MotNowSpeed ) / ( st_Info.f_acc1 * 2 );			// 1[mm]
 80089fe:	4b24      	ldr	r3, [pc, #144]	; (8008a90 <MOT_setData_MOT_ACC_CONST_DEC_CUSTOM+0x19c>)
 8008a00:	ed93 7a04 	vldr	s14, [r3, #16]
 8008a04:	4b22      	ldr	r3, [pc, #136]	; (8008a90 <MOT_setData_MOT_ACC_CONST_DEC_CUSTOM+0x19c>)
 8008a06:	edd3 7a04 	vldr	s15, [r3, #16]
 8008a0a:	ee27 7a27 	vmul.f32	s14, s14, s15
 8008a0e:	4b21      	ldr	r3, [pc, #132]	; (8008a94 <MOT_setData_MOT_ACC_CONST_DEC_CUSTOM+0x1a0>)
 8008a10:	edd3 6a00 	vldr	s13, [r3]
 8008a14:	4b1f      	ldr	r3, [pc, #124]	; (8008a94 <MOT_setData_MOT_ACC_CONST_DEC_CUSTOM+0x1a0>)
 8008a16:	edd3 7a00 	vldr	s15, [r3]
 8008a1a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8008a1e:	ee77 6a67 	vsub.f32	s13, s14, s15
 8008a22:	4b1b      	ldr	r3, [pc, #108]	; (8008a90 <MOT_setData_MOT_ACC_CONST_DEC_CUSTOM+0x19c>)
 8008a24:	edd3 7a01 	vldr	s15, [r3, #4]
 8008a28:	ee37 7aa7 	vadd.f32	s14, s15, s15
 8008a2c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8008a30:	4b17      	ldr	r3, [pc, #92]	; (8008a90 <MOT_setData_MOT_ACC_CONST_DEC_CUSTOM+0x19c>)
 8008a32:	edc3 7a07 	vstr	s15, [r3, #28]
	f_l3			= ( f_fin * f_fin - st_Info.f_trgt * st_Info.f_trgt ) / ( ( st_Info.f_acc3  * -1 ) * 2 );			// 3[mm]
 8008a36:	ed97 7a02 	vldr	s14, [r7, #8]
 8008a3a:	edd7 7a02 	vldr	s15, [r7, #8]
 8008a3e:	ee27 7a27 	vmul.f32	s14, s14, s15
 8008a42:	4b13      	ldr	r3, [pc, #76]	; (8008a90 <MOT_setData_MOT_ACC_CONST_DEC_CUSTOM+0x19c>)
 8008a44:	edd3 6a04 	vldr	s13, [r3, #16]
 8008a48:	4b11      	ldr	r3, [pc, #68]	; (8008a90 <MOT_setData_MOT_ACC_CONST_DEC_CUSTOM+0x19c>)
 8008a4a:	edd3 7a04 	vldr	s15, [r3, #16]
 8008a4e:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8008a52:	ee77 6a67 	vsub.f32	s13, s14, s15
 8008a56:	4b0e      	ldr	r3, [pc, #56]	; (8008a90 <MOT_setData_MOT_ACC_CONST_DEC_CUSTOM+0x19c>)
 8008a58:	edd3 7a02 	vldr	s15, [r3, #8]
 8008a5c:	eef1 7a67 	vneg.f32	s15, s15
 8008a60:	ee37 7aa7 	vadd.f32	s14, s15, s15
 8008a64:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8008a68:	edc7 7a04 	vstr	s15, [r7, #16]
	st_Info.f_l1_2		= st_Info.f_dist - f_l3;											// 1+2[mm]
 8008a6c:	4b08      	ldr	r3, [pc, #32]	; (8008a90 <MOT_setData_MOT_ACC_CONST_DEC_CUSTOM+0x19c>)
 8008a6e:	ed93 7a06 	vldr	s14, [r3, #24]
 8008a72:	edd7 7a04 	vldr	s15, [r7, #16]
 8008a76:	ee77 7a67 	vsub.f32	s15, s14, s15
 8008a7a:	4b05      	ldr	r3, [pc, #20]	; (8008a90 <MOT_setData_MOT_ACC_CONST_DEC_CUSTOM+0x19c>)
 8008a7c:	edc3 7a08 	vstr	s15, [r3, #32]

//	printf("2 %f,%f,%f,%f\r",st_Info.f_trgt,st_Info.f_l1,f_fin,f_MotNowSpeed);
}
 8008a80:	bf00      	nop
 8008a82:	371c      	adds	r7, #28
 8008a84:	46bd      	mov	sp, r7
 8008a86:	bd90      	pop	{r4, r7, pc}
 8008a88:	42b40000 	.word	0x42b40000
 8008a8c:	42fe8f5c 	.word	0x42fe8f5c
 8008a90:	20001f58 	.word	0x20001f58
 8008a94:	20000294 	.word	0x20000294

08008a98 <MOT_setData_MOT_ACC_CONST>:

void MOT_setData_MOT_ACC_CONST( float f_num, float f_fin, enMOT_GO_ST_TYPE en_type )
{
 8008a98:	b580      	push	{r7, lr}
 8008a9a:	b086      	sub	sp, #24
 8008a9c:	af00      	add	r7, sp, #0
 8008a9e:	ed87 0a03 	vstr	s0, [r7, #12]
 8008aa2:	edc7 0a02 	vstr	s1, [r7, #8]
 8008aa6:	4603      	mov	r3, r0
 8008aa8:	71fb      	strb	r3, [r7, #7]
	float			f_1blockDist;				// 1[mm]

	/* 1 */
	if( MOT_GO_ST_NORMAL == en_type ){		// 
 8008aaa:	79fb      	ldrb	r3, [r7, #7]
 8008aac:	2b00      	cmp	r3, #0
 8008aae:	d102      	bne.n	8008ab6 <MOT_setData_MOT_ACC_CONST+0x1e>
		f_1blockDist = BLOCK;
 8008ab0:	4b22      	ldr	r3, [pc, #136]	; (8008b3c <MOT_setData_MOT_ACC_CONST+0xa4>)
 8008ab2:	617b      	str	r3, [r7, #20]
 8008ab4:	e001      	b.n	8008aba <MOT_setData_MOT_ACC_CONST+0x22>
	}
	else{									// 
		f_1blockDist = BLOCK_SKEW;
 8008ab6:	4b22      	ldr	r3, [pc, #136]	; (8008b40 <MOT_setData_MOT_ACC_CONST+0xa8>)
 8008ab8:	617b      	str	r3, [r7, #20]
	}

	/*  */
	st_Info.f_acc1 		= MOT_getAcc1();													// 1[mm/s^2]
 8008aba:	f7ff fc6e 	bl	800839a <MOT_getAcc1>
 8008abe:	eef0 7a40 	vmov.f32	s15, s0
 8008ac2:	4b20      	ldr	r3, [pc, #128]	; (8008b44 <MOT_setData_MOT_ACC_CONST+0xac>)
 8008ac4:	edc3 7a01 	vstr	s15, [r3, #4]
	st_Info.f_acc3 		= 0;																// 3[mm/s^2]()
 8008ac8:	4b1e      	ldr	r3, [pc, #120]	; (8008b44 <MOT_setData_MOT_ACC_CONST+0xac>)
 8008aca:	f04f 0200 	mov.w	r2, #0
 8008ace:	609a      	str	r2, [r3, #8]

	/*  */
	st_Info.f_now		= f_MotNowSpeed;													// 
 8008ad0:	4b1d      	ldr	r3, [pc, #116]	; (8008b48 <MOT_setData_MOT_ACC_CONST+0xb0>)
 8008ad2:	681b      	ldr	r3, [r3, #0]
 8008ad4:	4a1b      	ldr	r2, [pc, #108]	; (8008b44 <MOT_setData_MOT_ACC_CONST+0xac>)
 8008ad6:	60d3      	str	r3, [r2, #12]
	st_Info.f_trgt		= f_fin;															// 
 8008ad8:	4a1a      	ldr	r2, [pc, #104]	; (8008b44 <MOT_setData_MOT_ACC_CONST+0xac>)
 8008ada:	68bb      	ldr	r3, [r7, #8]
 8008adc:	6113      	str	r3, [r2, #16]
	st_Info.f_last		= 0;																// ()
 8008ade:	4b19      	ldr	r3, [pc, #100]	; (8008b44 <MOT_setData_MOT_ACC_CONST+0xac>)
 8008ae0:	f04f 0200 	mov.w	r2, #0
 8008ae4:	615a      	str	r2, [r3, #20]

	/*  */
	st_Info.f_dist		= f_num * f_1blockDist;												// [mm]
 8008ae6:	ed97 7a03 	vldr	s14, [r7, #12]
 8008aea:	edd7 7a05 	vldr	s15, [r7, #20]
 8008aee:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008af2:	4b14      	ldr	r3, [pc, #80]	; (8008b44 <MOT_setData_MOT_ACC_CONST+0xac>)
 8008af4:	edc3 7a06 	vstr	s15, [r3, #24]
	st_Info.f_l1		= ( f_fin * f_fin - f_MotNowSpeed * f_MotNowSpeed ) / ( st_Info.f_acc1 * 2 );			// 1[mm]
 8008af8:	ed97 7a02 	vldr	s14, [r7, #8]
 8008afc:	edd7 7a02 	vldr	s15, [r7, #8]
 8008b00:	ee27 7a27 	vmul.f32	s14, s14, s15
 8008b04:	4b10      	ldr	r3, [pc, #64]	; (8008b48 <MOT_setData_MOT_ACC_CONST+0xb0>)
 8008b06:	edd3 6a00 	vldr	s13, [r3]
 8008b0a:	4b0f      	ldr	r3, [pc, #60]	; (8008b48 <MOT_setData_MOT_ACC_CONST+0xb0>)
 8008b0c:	edd3 7a00 	vldr	s15, [r3]
 8008b10:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8008b14:	ee77 6a67 	vsub.f32	s13, s14, s15
 8008b18:	4b0a      	ldr	r3, [pc, #40]	; (8008b44 <MOT_setData_MOT_ACC_CONST+0xac>)
 8008b1a:	edd3 7a01 	vldr	s15, [r3, #4]
 8008b1e:	ee37 7aa7 	vadd.f32	s14, s15, s15
 8008b22:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8008b26:	4b07      	ldr	r3, [pc, #28]	; (8008b44 <MOT_setData_MOT_ACC_CONST+0xac>)
 8008b28:	edc3 7a07 	vstr	s15, [r3, #28]
	st_Info.f_l1_2		= st_Info.f_dist;													// 1+2[mm]
 8008b2c:	4b05      	ldr	r3, [pc, #20]	; (8008b44 <MOT_setData_MOT_ACC_CONST+0xac>)
 8008b2e:	699b      	ldr	r3, [r3, #24]
 8008b30:	4a04      	ldr	r2, [pc, #16]	; (8008b44 <MOT_setData_MOT_ACC_CONST+0xac>)
 8008b32:	6213      	str	r3, [r2, #32]
}
 8008b34:	bf00      	nop
 8008b36:	3718      	adds	r7, #24
 8008b38:	46bd      	mov	sp, r7
 8008b3a:	bd80      	pop	{r7, pc}
 8008b3c:	42b40000 	.word	0x42b40000
 8008b40:	42fe8f5c 	.word	0x42fe8f5c
 8008b44:	20001f58 	.word	0x20001f58
 8008b48:	20000294 	.word	0x20000294

08008b4c <MOT_setData_MOT_ACC_CONST_CUSTOM>:

void MOT_setData_MOT_ACC_CONST_CUSTOM( float f_num, float f_fin, enMOT_GO_ST_TYPE en_type )
{
 8008b4c:	b480      	push	{r7}
 8008b4e:	b087      	sub	sp, #28
 8008b50:	af00      	add	r7, sp, #0
 8008b52:	ed87 0a03 	vstr	s0, [r7, #12]
 8008b56:	edc7 0a02 	vstr	s1, [r7, #8]
 8008b5a:	4603      	mov	r3, r0
 8008b5c:	71fb      	strb	r3, [r7, #7]
	float			f_1blockDist;				// 1[mm]

	/* 1 */
	if( MOT_GO_ST_NORMAL == en_type ){		// 
 8008b5e:	79fb      	ldrb	r3, [r7, #7]
 8008b60:	2b00      	cmp	r3, #0
 8008b62:	d102      	bne.n	8008b6a <MOT_setData_MOT_ACC_CONST_CUSTOM+0x1e>
		f_1blockDist = BLOCK;
 8008b64:	4b2f      	ldr	r3, [pc, #188]	; (8008c24 <MOT_setData_MOT_ACC_CONST_CUSTOM+0xd8>)
 8008b66:	617b      	str	r3, [r7, #20]
 8008b68:	e001      	b.n	8008b6e <MOT_setData_MOT_ACC_CONST_CUSTOM+0x22>
	}
	else{									// 
		f_1blockDist = BLOCK_SKEW;
 8008b6a:	4b2f      	ldr	r3, [pc, #188]	; (8008c28 <MOT_setData_MOT_ACC_CONST_CUSTOM+0xdc>)
 8008b6c:	617b      	str	r3, [r7, #20]
	}

	/*  */
	st_Info.f_now		= f_MotNowSpeed;													// 
 8008b6e:	4b2f      	ldr	r3, [pc, #188]	; (8008c2c <MOT_setData_MOT_ACC_CONST_CUSTOM+0xe0>)
 8008b70:	681b      	ldr	r3, [r3, #0]
 8008b72:	4a2f      	ldr	r2, [pc, #188]	; (8008c30 <MOT_setData_MOT_ACC_CONST_CUSTOM+0xe4>)
 8008b74:	60d3      	str	r3, [r2, #12]
	st_Info.f_trgt		= f_fin;															// 
 8008b76:	4a2e      	ldr	r2, [pc, #184]	; (8008c30 <MOT_setData_MOT_ACC_CONST_CUSTOM+0xe4>)
 8008b78:	68bb      	ldr	r3, [r7, #8]
 8008b7a:	6113      	str	r3, [r2, #16]
	st_Info.f_last		= 0;																// ()
 8008b7c:	4b2c      	ldr	r3, [pc, #176]	; (8008c30 <MOT_setData_MOT_ACC_CONST_CUSTOM+0xe4>)
 8008b7e:	f04f 0200 	mov.w	r2, #0
 8008b82:	615a      	str	r2, [r3, #20]

	/*  */
	st_Info.f_dist		= f_num * f_1blockDist;												// [mm]
 8008b84:	ed97 7a03 	vldr	s14, [r7, #12]
 8008b88:	edd7 7a05 	vldr	s15, [r7, #20]
 8008b8c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008b90:	4b27      	ldr	r3, [pc, #156]	; (8008c30 <MOT_setData_MOT_ACC_CONST_CUSTOM+0xe4>)
 8008b92:	edc3 7a06 	vstr	s15, [r3, #24]

	/*  */
	st_Info.f_acc1 		= ( f_fin * f_fin - f_MotNowSpeed * f_MotNowSpeed ) / ( ( st_Info.f_dist - MOT_MOVE_ST_MIN ) * 2.0f );	// 1[mm/s^2]
 8008b96:	ed97 7a02 	vldr	s14, [r7, #8]
 8008b9a:	edd7 7a02 	vldr	s15, [r7, #8]
 8008b9e:	ee27 7a27 	vmul.f32	s14, s14, s15
 8008ba2:	4b22      	ldr	r3, [pc, #136]	; (8008c2c <MOT_setData_MOT_ACC_CONST_CUSTOM+0xe0>)
 8008ba4:	edd3 6a00 	vldr	s13, [r3]
 8008ba8:	4b20      	ldr	r3, [pc, #128]	; (8008c2c <MOT_setData_MOT_ACC_CONST_CUSTOM+0xe0>)
 8008baa:	edd3 7a00 	vldr	s15, [r3]
 8008bae:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8008bb2:	ee77 6a67 	vsub.f32	s13, s14, s15
 8008bb6:	4b1e      	ldr	r3, [pc, #120]	; (8008c30 <MOT_setData_MOT_ACC_CONST_CUSTOM+0xe4>)
 8008bb8:	edd3 7a06 	vldr	s15, [r3, #24]
 8008bbc:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 8008bc0:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8008bc4:	ee37 7aa7 	vadd.f32	s14, s15, s15
 8008bc8:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8008bcc:	4b18      	ldr	r3, [pc, #96]	; (8008c30 <MOT_setData_MOT_ACC_CONST_CUSTOM+0xe4>)
 8008bce:	edc3 7a01 	vstr	s15, [r3, #4]
	st_Info.f_acc3 		= 0;																// 3[mm/s^2]()
 8008bd2:	4b17      	ldr	r3, [pc, #92]	; (8008c30 <MOT_setData_MOT_ACC_CONST_CUSTOM+0xe4>)
 8008bd4:	f04f 0200 	mov.w	r2, #0
 8008bd8:	609a      	str	r2, [r3, #8]

	/*  */
	st_Info.f_l1		= ( f_fin * f_fin - f_MotNowSpeed * f_MotNowSpeed ) / ( st_Info.f_acc1 * 2 );			// 1[mm]
 8008bda:	ed97 7a02 	vldr	s14, [r7, #8]
 8008bde:	edd7 7a02 	vldr	s15, [r7, #8]
 8008be2:	ee27 7a27 	vmul.f32	s14, s14, s15
 8008be6:	4b11      	ldr	r3, [pc, #68]	; (8008c2c <MOT_setData_MOT_ACC_CONST_CUSTOM+0xe0>)
 8008be8:	edd3 6a00 	vldr	s13, [r3]
 8008bec:	4b0f      	ldr	r3, [pc, #60]	; (8008c2c <MOT_setData_MOT_ACC_CONST_CUSTOM+0xe0>)
 8008bee:	edd3 7a00 	vldr	s15, [r3]
 8008bf2:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8008bf6:	ee77 6a67 	vsub.f32	s13, s14, s15
 8008bfa:	4b0d      	ldr	r3, [pc, #52]	; (8008c30 <MOT_setData_MOT_ACC_CONST_CUSTOM+0xe4>)
 8008bfc:	edd3 7a01 	vldr	s15, [r3, #4]
 8008c00:	ee37 7aa7 	vadd.f32	s14, s15, s15
 8008c04:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8008c08:	4b09      	ldr	r3, [pc, #36]	; (8008c30 <MOT_setData_MOT_ACC_CONST_CUSTOM+0xe4>)
 8008c0a:	edc3 7a07 	vstr	s15, [r3, #28]
	st_Info.f_l1_2		= st_Info.f_dist;													// 1+2[mm]
 8008c0e:	4b08      	ldr	r3, [pc, #32]	; (8008c30 <MOT_setData_MOT_ACC_CONST_CUSTOM+0xe4>)
 8008c10:	699b      	ldr	r3, [r3, #24]
 8008c12:	4a07      	ldr	r2, [pc, #28]	; (8008c30 <MOT_setData_MOT_ACC_CONST_CUSTOM+0xe4>)
 8008c14:	6213      	str	r3, [r2, #32]
}
 8008c16:	bf00      	nop
 8008c18:	371c      	adds	r7, #28
 8008c1a:	46bd      	mov	sp, r7
 8008c1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c20:	4770      	bx	lr
 8008c22:	bf00      	nop
 8008c24:	42b40000 	.word	0x42b40000
 8008c28:	42fe8f5c 	.word	0x42fe8f5c
 8008c2c:	20000294 	.word	0x20000294
 8008c30:	20001f58 	.word	0x20001f58

08008c34 <MOT_setData_MOT_CONST_DEC>:

void MOT_setData_MOT_CONST_DEC( float f_num, float f_fin, enMOT_GO_ST_TYPE en_type )
{
 8008c34:	b580      	push	{r7, lr}
 8008c36:	b086      	sub	sp, #24
 8008c38:	af00      	add	r7, sp, #0
 8008c3a:	ed87 0a03 	vstr	s0, [r7, #12]
 8008c3e:	edc7 0a02 	vstr	s1, [r7, #8]
 8008c42:	4603      	mov	r3, r0
 8008c44:	71fb      	strb	r3, [r7, #7]
	float			f_1blockDist;				// 1[mm]

	/* 1 */
	if( MOT_GO_ST_NORMAL == en_type ){		// 
 8008c46:	79fb      	ldrb	r3, [r7, #7]
 8008c48:	2b00      	cmp	r3, #0
 8008c4a:	d102      	bne.n	8008c52 <MOT_setData_MOT_CONST_DEC+0x1e>
		f_1blockDist = BLOCK;
 8008c4c:	4b25      	ldr	r3, [pc, #148]	; (8008ce4 <MOT_setData_MOT_CONST_DEC+0xb0>)
 8008c4e:	617b      	str	r3, [r7, #20]
 8008c50:	e001      	b.n	8008c56 <MOT_setData_MOT_CONST_DEC+0x22>
	}
	else{									// 
		f_1blockDist = BLOCK_SKEW;
 8008c52:	4b25      	ldr	r3, [pc, #148]	; (8008ce8 <MOT_setData_MOT_CONST_DEC+0xb4>)
 8008c54:	617b      	str	r3, [r7, #20]
	}

	/*  */
	st_Info.f_acc1 		= 0;																// 1[mm/s^2]()
 8008c56:	4b25      	ldr	r3, [pc, #148]	; (8008cec <MOT_setData_MOT_CONST_DEC+0xb8>)
 8008c58:	f04f 0200 	mov.w	r2, #0
 8008c5c:	605a      	str	r2, [r3, #4]
	st_Info.f_acc3 		= MOT_getAcc3();													// 3[mm/s^2]
 8008c5e:	f7ff fba8 	bl	80083b2 <MOT_getAcc3>
 8008c62:	eef0 7a40 	vmov.f32	s15, s0
 8008c66:	4b21      	ldr	r3, [pc, #132]	; (8008cec <MOT_setData_MOT_CONST_DEC+0xb8>)
 8008c68:	edc3 7a02 	vstr	s15, [r3, #8]

	/*  */
	st_Info.f_now		= f_MotNowSpeed;													// 
 8008c6c:	4b20      	ldr	r3, [pc, #128]	; (8008cf0 <MOT_setData_MOT_CONST_DEC+0xbc>)
 8008c6e:	681b      	ldr	r3, [r3, #0]
 8008c70:	4a1e      	ldr	r2, [pc, #120]	; (8008cec <MOT_setData_MOT_CONST_DEC+0xb8>)
 8008c72:	60d3      	str	r3, [r2, #12]
	st_Info.f_trgt		= f_MotNowSpeed;													// 
 8008c74:	4b1e      	ldr	r3, [pc, #120]	; (8008cf0 <MOT_setData_MOT_CONST_DEC+0xbc>)
 8008c76:	681b      	ldr	r3, [r3, #0]
 8008c78:	4a1c      	ldr	r2, [pc, #112]	; (8008cec <MOT_setData_MOT_CONST_DEC+0xb8>)
 8008c7a:	6113      	str	r3, [r2, #16]
	st_Info.f_last		= f_fin;															// ()
 8008c7c:	4a1b      	ldr	r2, [pc, #108]	; (8008cec <MOT_setData_MOT_CONST_DEC+0xb8>)
 8008c7e:	68bb      	ldr	r3, [r7, #8]
 8008c80:	6153      	str	r3, [r2, #20]

	/*  */
	st_Info.f_dist		= f_num * f_1blockDist;												// [mm]
 8008c82:	ed97 7a03 	vldr	s14, [r7, #12]
 8008c86:	edd7 7a05 	vldr	s15, [r7, #20]
 8008c8a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008c8e:	4b17      	ldr	r3, [pc, #92]	; (8008cec <MOT_setData_MOT_CONST_DEC+0xb8>)
 8008c90:	edc3 7a06 	vstr	s15, [r3, #24]
	st_Info.f_l1		= 0;																// 1[mm]
 8008c94:	4b15      	ldr	r3, [pc, #84]	; (8008cec <MOT_setData_MOT_CONST_DEC+0xb8>)
 8008c96:	f04f 0200 	mov.w	r2, #0
 8008c9a:	61da      	str	r2, [r3, #28]
	st_Info.f_l1_2		= st_Info.f_dist - ( f_fin * f_fin - f_MotNowSpeed * f_MotNowSpeed ) / ( ( st_Info.f_acc3 * -1 ) * 2 );			// 1-2[mm]
 8008c9c:	4b13      	ldr	r3, [pc, #76]	; (8008cec <MOT_setData_MOT_CONST_DEC+0xb8>)
 8008c9e:	ed93 7a06 	vldr	s14, [r3, #24]
 8008ca2:	edd7 6a02 	vldr	s13, [r7, #8]
 8008ca6:	edd7 7a02 	vldr	s15, [r7, #8]
 8008caa:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8008cae:	4b10      	ldr	r3, [pc, #64]	; (8008cf0 <MOT_setData_MOT_CONST_DEC+0xbc>)
 8008cb0:	ed93 6a00 	vldr	s12, [r3]
 8008cb4:	4b0e      	ldr	r3, [pc, #56]	; (8008cf0 <MOT_setData_MOT_CONST_DEC+0xbc>)
 8008cb6:	edd3 7a00 	vldr	s15, [r3]
 8008cba:	ee66 7a27 	vmul.f32	s15, s12, s15
 8008cbe:	ee36 6ae7 	vsub.f32	s12, s13, s15
 8008cc2:	4b0a      	ldr	r3, [pc, #40]	; (8008cec <MOT_setData_MOT_CONST_DEC+0xb8>)
 8008cc4:	edd3 7a02 	vldr	s15, [r3, #8]
 8008cc8:	ee77 6aa7 	vadd.f32	s13, s15, s15
 8008ccc:	eec6 7a26 	vdiv.f32	s15, s12, s13
 8008cd0:	ee77 7a27 	vadd.f32	s15, s14, s15
 8008cd4:	4b05      	ldr	r3, [pc, #20]	; (8008cec <MOT_setData_MOT_CONST_DEC+0xb8>)
 8008cd6:	edc3 7a08 	vstr	s15, [r3, #32]
}
 8008cda:	bf00      	nop
 8008cdc:	3718      	adds	r7, #24
 8008cde:	46bd      	mov	sp, r7
 8008ce0:	bd80      	pop	{r7, pc}
 8008ce2:	bf00      	nop
 8008ce4:	42b40000 	.word	0x42b40000
 8008ce8:	42fe8f5c 	.word	0x42fe8f5c
 8008cec:	20001f58 	.word	0x20001f58
 8008cf0:	20000294 	.word	0x20000294

08008cf4 <MOT_setData_MOT_CONST_DEC_CUSTOM>:

void MOT_setData_MOT_CONST_DEC_CUSTOM( float f_num, float f_fin, enMOT_GO_ST_TYPE en_type )
{
 8008cf4:	b480      	push	{r7}
 8008cf6:	b087      	sub	sp, #28
 8008cf8:	af00      	add	r7, sp, #0
 8008cfa:	ed87 0a03 	vstr	s0, [r7, #12]
 8008cfe:	edc7 0a02 	vstr	s1, [r7, #8]
 8008d02:	4603      	mov	r3, r0
 8008d04:	71fb      	strb	r3, [r7, #7]
	float			f_1blockDist;				// 1[mm]

	/* 1 */
	if( MOT_GO_ST_NORMAL == en_type ){		// 
 8008d06:	79fb      	ldrb	r3, [r7, #7]
 8008d08:	2b00      	cmp	r3, #0
 8008d0a:	d102      	bne.n	8008d12 <MOT_setData_MOT_CONST_DEC_CUSTOM+0x1e>
		f_1blockDist = BLOCK;
 8008d0c:	4b32      	ldr	r3, [pc, #200]	; (8008dd8 <MOT_setData_MOT_CONST_DEC_CUSTOM+0xe4>)
 8008d0e:	617b      	str	r3, [r7, #20]
 8008d10:	e001      	b.n	8008d16 <MOT_setData_MOT_CONST_DEC_CUSTOM+0x22>
	}
	else{									// 
		f_1blockDist = BLOCK_SKEW;
 8008d12:	4b32      	ldr	r3, [pc, #200]	; (8008ddc <MOT_setData_MOT_CONST_DEC_CUSTOM+0xe8>)
 8008d14:	617b      	str	r3, [r7, #20]
	}

	/*  */
	st_Info.f_now		= f_MotNowSpeed;									// 
 8008d16:	4b32      	ldr	r3, [pc, #200]	; (8008de0 <MOT_setData_MOT_CONST_DEC_CUSTOM+0xec>)
 8008d18:	681b      	ldr	r3, [r3, #0]
 8008d1a:	4a32      	ldr	r2, [pc, #200]	; (8008de4 <MOT_setData_MOT_CONST_DEC_CUSTOM+0xf0>)
 8008d1c:	60d3      	str	r3, [r2, #12]
	st_Info.f_trgt		= f_MotNowSpeed;									// 
 8008d1e:	4b30      	ldr	r3, [pc, #192]	; (8008de0 <MOT_setData_MOT_CONST_DEC_CUSTOM+0xec>)
 8008d20:	681b      	ldr	r3, [r3, #0]
 8008d22:	4a30      	ldr	r2, [pc, #192]	; (8008de4 <MOT_setData_MOT_CONST_DEC_CUSTOM+0xf0>)
 8008d24:	6113      	str	r3, [r2, #16]
	st_Info.f_last		= f_fin;															// 
 8008d26:	4a2f      	ldr	r2, [pc, #188]	; (8008de4 <MOT_setData_MOT_CONST_DEC_CUSTOM+0xf0>)
 8008d28:	68bb      	ldr	r3, [r7, #8]
 8008d2a:	6153      	str	r3, [r2, #20]

	/*  */
	st_Info.f_dist		= f_num * f_1blockDist;									// [mm]
 8008d2c:	ed97 7a03 	vldr	s14, [r7, #12]
 8008d30:	edd7 7a05 	vldr	s15, [r7, #20]
 8008d34:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008d38:	4b2a      	ldr	r3, [pc, #168]	; (8008de4 <MOT_setData_MOT_CONST_DEC_CUSTOM+0xf0>)
 8008d3a:	edc3 7a06 	vstr	s15, [r3, #24]

	/*  */
	st_Info.f_acc1 		= 0;																// 1[mm/s^2]()
 8008d3e:	4b29      	ldr	r3, [pc, #164]	; (8008de4 <MOT_setData_MOT_CONST_DEC_CUSTOM+0xf0>)
 8008d40:	f04f 0200 	mov.w	r2, #0
 8008d44:	605a      	str	r2, [r3, #4]
	st_Info.f_acc3 		= ( f_fin * f_fin - f_MotNowSpeed * f_MotNowSpeed ) / ( ( st_Info.f_dist - MOT_MOVE_ST_MIN ) * 2.0f ) * -1;	// 3[mm/s^2]
 8008d46:	ed97 7a02 	vldr	s14, [r7, #8]
 8008d4a:	edd7 7a02 	vldr	s15, [r7, #8]
 8008d4e:	ee27 7a27 	vmul.f32	s14, s14, s15
 8008d52:	4b23      	ldr	r3, [pc, #140]	; (8008de0 <MOT_setData_MOT_CONST_DEC_CUSTOM+0xec>)
 8008d54:	edd3 6a00 	vldr	s13, [r3]
 8008d58:	4b21      	ldr	r3, [pc, #132]	; (8008de0 <MOT_setData_MOT_CONST_DEC_CUSTOM+0xec>)
 8008d5a:	edd3 7a00 	vldr	s15, [r3]
 8008d5e:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8008d62:	ee77 6a67 	vsub.f32	s13, s14, s15
 8008d66:	4b1f      	ldr	r3, [pc, #124]	; (8008de4 <MOT_setData_MOT_CONST_DEC_CUSTOM+0xf0>)
 8008d68:	edd3 7a06 	vldr	s15, [r3, #24]
 8008d6c:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 8008d70:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8008d74:	ee37 7aa7 	vadd.f32	s14, s15, s15
 8008d78:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8008d7c:	eef1 7a67 	vneg.f32	s15, s15
 8008d80:	4b18      	ldr	r3, [pc, #96]	; (8008de4 <MOT_setData_MOT_CONST_DEC_CUSTOM+0xf0>)
 8008d82:	edc3 7a02 	vstr	s15, [r3, #8]

	/*  */
	st_Info.f_l1		= 0;																// 1[mm]
 8008d86:	4b17      	ldr	r3, [pc, #92]	; (8008de4 <MOT_setData_MOT_CONST_DEC_CUSTOM+0xf0>)
 8008d88:	f04f 0200 	mov.w	r2, #0
 8008d8c:	61da      	str	r2, [r3, #28]
	st_Info.f_l1_2		= st_Info.f_dist - ( f_fin * f_fin - f_MotNowSpeed * f_MotNowSpeed ) / ( ( st_Info.f_acc3 * -1 ) * 2 );			// 1-2[mm]
 8008d8e:	4b15      	ldr	r3, [pc, #84]	; (8008de4 <MOT_setData_MOT_CONST_DEC_CUSTOM+0xf0>)
 8008d90:	ed93 7a06 	vldr	s14, [r3, #24]
 8008d94:	edd7 6a02 	vldr	s13, [r7, #8]
 8008d98:	edd7 7a02 	vldr	s15, [r7, #8]
 8008d9c:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8008da0:	4b0f      	ldr	r3, [pc, #60]	; (8008de0 <MOT_setData_MOT_CONST_DEC_CUSTOM+0xec>)
 8008da2:	ed93 6a00 	vldr	s12, [r3]
 8008da6:	4b0e      	ldr	r3, [pc, #56]	; (8008de0 <MOT_setData_MOT_CONST_DEC_CUSTOM+0xec>)
 8008da8:	edd3 7a00 	vldr	s15, [r3]
 8008dac:	ee66 7a27 	vmul.f32	s15, s12, s15
 8008db0:	ee36 6ae7 	vsub.f32	s12, s13, s15
 8008db4:	4b0b      	ldr	r3, [pc, #44]	; (8008de4 <MOT_setData_MOT_CONST_DEC_CUSTOM+0xf0>)
 8008db6:	edd3 7a02 	vldr	s15, [r3, #8]
 8008dba:	ee77 6aa7 	vadd.f32	s13, s15, s15
 8008dbe:	eec6 7a26 	vdiv.f32	s15, s12, s13
 8008dc2:	ee77 7a27 	vadd.f32	s15, s14, s15
 8008dc6:	4b07      	ldr	r3, [pc, #28]	; (8008de4 <MOT_setData_MOT_CONST_DEC_CUSTOM+0xf0>)
 8008dc8:	edc3 7a08 	vstr	s15, [r3, #32]
}
 8008dcc:	bf00      	nop
 8008dce:	371c      	adds	r7, #28
 8008dd0:	46bd      	mov	sp, r7
 8008dd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008dd6:	4770      	bx	lr
 8008dd8:	42b40000 	.word	0x42b40000
 8008ddc:	42fe8f5c 	.word	0x42fe8f5c
 8008de0:	20000294 	.word	0x20000294
 8008de4:	20001f58 	.word	0x20001f58

08008de8 <MOT_getStType>:

enMOT_ST_TYPE MOT_getStType( float f_num, float f_fin, enMOT_GO_ST_TYPE en_type )
{
 8008de8:	b580      	push	{r7, lr}
 8008dea:	b08e      	sub	sp, #56	; 0x38
 8008dec:	af00      	add	r7, sp, #0
 8008dee:	ed87 0a03 	vstr	s0, [r7, #12]
 8008df2:	edc7 0a02 	vstr	s1, [r7, #8]
 8008df6:	4603      	mov	r3, r0
 8008df8:	71fb      	strb	r3, [r7, #7]
	float f_l1;							//
	float f_l3;							//
	float f_total;							// [mm]

	/* 1 */
	if( MOT_GO_ST_NORMAL == en_type ){		// 
 8008dfa:	79fb      	ldrb	r3, [r7, #7]
 8008dfc:	2b00      	cmp	r3, #0
 8008dfe:	d108      	bne.n	8008e12 <MOT_getStType+0x2a>
		f_total	= f_num * BLOCK;
 8008e00:	edd7 7a03 	vldr	s15, [r7, #12]
 8008e04:	ed9f 7a7f 	vldr	s14, [pc, #508]	; 8009004 <MOT_getStType+0x21c>
 8008e08:	ee67 7a87 	vmul.f32	s15, s15, s14
 8008e0c:	edc7 7a0d 	vstr	s15, [r7, #52]	; 0x34
 8008e10:	e007      	b.n	8008e22 <MOT_getStType+0x3a>
	}
	else{									// 
		f_total	= f_num * BLOCK_SKEW;
 8008e12:	edd7 7a03 	vldr	s15, [r7, #12]
 8008e16:	ed9f 7a7c 	vldr	s14, [pc, #496]	; 8009008 <MOT_getStType+0x220>
 8008e1a:	ee67 7a87 	vmul.f32	s15, s15, s14
 8008e1e:	edc7 7a0d 	vstr	s15, [r7, #52]	; 0x34


	/* ================ */
	/*    */
	/* ================ */
	f_v1Div		= f_fin - f_MotNowSpeed;
 8008e22:	4b7a      	ldr	r3, [pc, #488]	; (800900c <MOT_getStType+0x224>)
 8008e24:	edd3 7a00 	vldr	s15, [r3]
 8008e28:	ed97 7a02 	vldr	s14, [r7, #8]
 8008e2c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8008e30:	edc7 7a0c 	vstr	s15, [r7, #48]	; 0x30
	f_acc1		= MOT_getAcc1();				// 1[mm/s^2]
 8008e34:	f7ff fab1 	bl	800839a <MOT_getAcc1>
 8008e38:	ed87 0a0b 	vstr	s0, [r7, #44]	; 0x2c
	f_t1		= f_v1Div / f_acc1;
 8008e3c:	edd7 6a0c 	vldr	s13, [r7, #48]	; 0x30
 8008e40:	ed97 7a0b 	vldr	s14, [r7, #44]	; 0x2c
 8008e44:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8008e48:	edc7 7a0a 	vstr	s15, [r7, #40]	; 0x28

	f_l1 = ( f_MotNowSpeed + f_fin ) * 0.5f * f_t1;
 8008e4c:	4b6f      	ldr	r3, [pc, #444]	; (800900c <MOT_getStType+0x224>)
 8008e4e:	ed93 7a00 	vldr	s14, [r3]
 8008e52:	edd7 7a02 	vldr	s15, [r7, #8]
 8008e56:	ee77 7a27 	vadd.f32	s15, s14, s15
 8008e5a:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 8008e5e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8008e62:	ed97 7a0a 	vldr	s14, [r7, #40]	; 0x28
 8008e66:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008e6a:	edc7 7a09 	vstr	s15, [r7, #36]	; 0x24

	/*  */
	if( f_total <= ( f_l1 + MOT_MOVE_ST_THRESHOLD ) ){
 8008e6e:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 8008e72:	eeb2 7a0a 	vmov.f32	s14, #42	; 0x41500000  13.0
 8008e76:	ee77 7a87 	vadd.f32	s15, s15, s14
 8008e7a:	ed97 7a0d 	vldr	s14, [r7, #52]	; 0x34
 8008e7e:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8008e82:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008e86:	d810      	bhi.n	8008eaa <MOT_getStType+0xc2>

		/*  */
		if( f_total < ( f_l1 + MOT_MOVE_ST_MIN ) ){
 8008e88:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 8008e8c:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 8008e90:	ee77 7a87 	vadd.f32	s15, s15, s14
 8008e94:	ed97 7a0d 	vldr	s14, [r7, #52]	; 0x34
 8008e98:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8008e9c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008ea0:	d501      	bpl.n	8008ea6 <MOT_getStType+0xbe>
//			printf("4\n\r");
			return MOT_ACC_CONST_CUSTOM;		// 4
 8008ea2:	2304      	movs	r3, #4
 8008ea4:	e0a9      	b.n	8008ffa <MOT_getStType+0x212>
		}
		else{
//			printf("3\n\r");
			return MOT_ACC_CONST;				// 3
 8008ea6:	2303      	movs	r3, #3
 8008ea8:	e0a7      	b.n	8008ffa <MOT_getStType+0x212>
	}

	/* ================ */
	/*    */
	/* ================ */
	f_v3Div		= f_fin - f_MotNowSpeed;
 8008eaa:	4b58      	ldr	r3, [pc, #352]	; (800900c <MOT_getStType+0x224>)
 8008eac:	edd3 7a00 	vldr	s15, [r3]
 8008eb0:	ed97 7a02 	vldr	s14, [r7, #8]
 8008eb4:	ee77 7a67 	vsub.f32	s15, s14, s15
 8008eb8:	edc7 7a08 	vstr	s15, [r7, #32]
	f_acc3		= MOT_getAcc3();				// 3[mm/s^2]
 8008ebc:	f7ff fa79 	bl	80083b2 <MOT_getAcc3>
 8008ec0:	ed87 0a07 	vstr	s0, [r7, #28]
	f_t3		= f_v3Div / ( f_acc3 * -1 );
 8008ec4:	edd7 7a07 	vldr	s15, [r7, #28]
 8008ec8:	eeb1 7a67 	vneg.f32	s14, s15
 8008ecc:	edd7 6a08 	vldr	s13, [r7, #32]
 8008ed0:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8008ed4:	edc7 7a06 	vstr	s15, [r7, #24]

	f_l3 = ( f_MotNowSpeed + f_fin ) * 0.5f * f_t3;
 8008ed8:	4b4c      	ldr	r3, [pc, #304]	; (800900c <MOT_getStType+0x224>)
 8008eda:	ed93 7a00 	vldr	s14, [r3]
 8008ede:	edd7 7a02 	vldr	s15, [r7, #8]
 8008ee2:	ee77 7a27 	vadd.f32	s15, s14, s15
 8008ee6:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 8008eea:	ee67 7a87 	vmul.f32	s15, s15, s14
 8008eee:	ed97 7a06 	vldr	s14, [r7, #24]
 8008ef2:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008ef6:	edc7 7a05 	vstr	s15, [r7, #20]

	/*  */
	if( f_total <= ( f_l3 + MOT_MOVE_ST_THRESHOLD ) ){
 8008efa:	edd7 7a05 	vldr	s15, [r7, #20]
 8008efe:	eeb2 7a0a 	vmov.f32	s14, #42	; 0x41500000  13.0
 8008f02:	ee77 7a87 	vadd.f32	s15, s15, s14
 8008f06:	ed97 7a0d 	vldr	s14, [r7, #52]	; 0x34
 8008f0a:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8008f0e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008f12:	d810      	bhi.n	8008f36 <MOT_getStType+0x14e>

		/*  */
		if( f_total < ( f_l3 + MOT_MOVE_ST_MIN ) ){
 8008f14:	edd7 7a05 	vldr	s15, [r7, #20]
 8008f18:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 8008f1c:	ee77 7a87 	vadd.f32	s15, s15, s14
 8008f20:	ed97 7a0d 	vldr	s14, [r7, #52]	; 0x34
 8008f24:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8008f28:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008f2c:	d501      	bpl.n	8008f32 <MOT_getStType+0x14a>
//			printf("6\n\r");
			return MOT_CONST_DEC_CUSTOM;		// 6
 8008f2e:	2306      	movs	r3, #6
 8008f30:	e063      	b.n	8008ffa <MOT_getStType+0x212>
		}
		else{
//			printf("5\n\r");
			return MOT_CONST_DEC;				// 5
 8008f32:	2305      	movs	r3, #5
 8008f34:	e061      	b.n	8008ffa <MOT_getStType+0x212>
	}

	/* ========== */
	/*    */
	/* ========== */
	f_v1Div		= f_MotTrgtSpeed - f_MotNowSpeed;					// 
 8008f36:	4b36      	ldr	r3, [pc, #216]	; (8009010 <MOT_getStType+0x228>)
 8008f38:	ed93 7a00 	vldr	s14, [r3]
 8008f3c:	4b33      	ldr	r3, [pc, #204]	; (800900c <MOT_getStType+0x224>)
 8008f3e:	edd3 7a00 	vldr	s15, [r3]
 8008f42:	ee77 7a67 	vsub.f32	s15, s14, s15
 8008f46:	edc7 7a0c 	vstr	s15, [r7, #48]	; 0x30
	f_t1		= f_v1Div / f_acc1;
 8008f4a:	edd7 6a0c 	vldr	s13, [r7, #48]	; 0x30
 8008f4e:	ed97 7a0b 	vldr	s14, [r7, #44]	; 0x2c
 8008f52:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8008f56:	edc7 7a0a 	vstr	s15, [r7, #40]	; 0x28
	f_l1		= ( f_MotNowSpeed + f_MotTrgtSpeed ) * 0.5f * f_t1;
 8008f5a:	4b2c      	ldr	r3, [pc, #176]	; (800900c <MOT_getStType+0x224>)
 8008f5c:	ed93 7a00 	vldr	s14, [r3]
 8008f60:	4b2b      	ldr	r3, [pc, #172]	; (8009010 <MOT_getStType+0x228>)
 8008f62:	edd3 7a00 	vldr	s15, [r3]
 8008f66:	ee77 7a27 	vadd.f32	s15, s14, s15
 8008f6a:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 8008f6e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8008f72:	ed97 7a0a 	vldr	s14, [r7, #40]	; 0x28
 8008f76:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008f7a:	edc7 7a09 	vstr	s15, [r7, #36]	; 0x24

	f_v3Div		= f_fin - f_MotTrgtSpeed;							// 
 8008f7e:	4b24      	ldr	r3, [pc, #144]	; (8009010 <MOT_getStType+0x228>)
 8008f80:	edd3 7a00 	vldr	s15, [r3]
 8008f84:	ed97 7a02 	vldr	s14, [r7, #8]
 8008f88:	ee77 7a67 	vsub.f32	s15, s14, s15
 8008f8c:	edc7 7a08 	vstr	s15, [r7, #32]
	f_acc3		= MOT_getAcc3();									// 3[mm/s^2]
 8008f90:	f7ff fa0f 	bl	80083b2 <MOT_getAcc3>
 8008f94:	ed87 0a07 	vstr	s0, [r7, #28]
	f_t3		= -1.0f * f_v3Div / f_acc3;							// 
 8008f98:	edd7 7a08 	vldr	s15, [r7, #32]
 8008f9c:	eef1 6a67 	vneg.f32	s13, s15
 8008fa0:	ed97 7a07 	vldr	s14, [r7, #28]
 8008fa4:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8008fa8:	edc7 7a06 	vstr	s15, [r7, #24]
	f_l3		= ( f_MotTrgtSpeed + f_fin ) * 0.5f * f_t3;
 8008fac:	4b18      	ldr	r3, [pc, #96]	; (8009010 <MOT_getStType+0x228>)
 8008fae:	ed93 7a00 	vldr	s14, [r3]
 8008fb2:	edd7 7a02 	vldr	s15, [r7, #8]
 8008fb6:	ee77 7a27 	vadd.f32	s15, s14, s15
 8008fba:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 8008fbe:	ee67 7a87 	vmul.f32	s15, s15, s14
 8008fc2:	ed97 7a06 	vldr	s14, [r7, #24]
 8008fc6:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008fca:	edc7 7a05 	vstr	s15, [r7, #20]

	/*  */
	if( ( f_total - f_l1 - f_l3 - MOT_MOVE_ST_MIN) >= 0 ){
 8008fce:	ed97 7a0d 	vldr	s14, [r7, #52]	; 0x34
 8008fd2:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 8008fd6:	ee37 7a67 	vsub.f32	s14, s14, s15
 8008fda:	edd7 7a05 	vldr	s15, [r7, #20]
 8008fde:	ee77 7a67 	vsub.f32	s15, s14, s15
 8008fe2:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 8008fe6:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8008fea:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8008fee:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008ff2:	db01      	blt.n	8008ff8 <MOT_getStType+0x210>
//		printf("1\n\r");
		return MOT_ACC_CONST_DEC;				// 1
 8008ff4:	2301      	movs	r3, #1
 8008ff6:	e000      	b.n	8008ffa <MOT_getStType+0x212>
	}
	/*  */
	else{
//		printf("2\n\r");
		return MOT_ACC_CONST_DEC_CUSTOM;		// 2
 8008ff8:	2302      	movs	r3, #2
	}
}
 8008ffa:	4618      	mov	r0, r3
 8008ffc:	3738      	adds	r7, #56	; 0x38
 8008ffe:	46bd      	mov	sp, r7
 8009000:	bd80      	pop	{r7, pc}
 8009002:	bf00      	nop
 8009004:	42b40000 	.word	0x42b40000
 8009008:	42fe8f5c 	.word	0x42fe8f5c
 800900c:	20000294 	.word	0x20000294
 8009010:	20000298 	.word	0x20000298

08009014 <MOT_go_FinSpeed>:

void MOT_go_FinSpeed( float f_num, float f_fin, enMOT_GO_ST_TYPE en_goStType )
{
 8009014:	b580      	push	{r7, lr}
 8009016:	b086      	sub	sp, #24
 8009018:	af00      	add	r7, sp, #0
 800901a:	ed87 0a03 	vstr	s0, [r7, #12]
 800901e:	edc7 0a02 	vstr	s1, [r7, #8]
 8009022:	4603      	mov	r3, r0
 8009024:	71fb      	strb	r3, [r7, #7]
	enMOT_ST_TYPE 		en_type 		= MOT_getStType( f_num, f_fin, en_goStType);			// 
 8009026:	79fb      	ldrb	r3, [r7, #7]
 8009028:	4618      	mov	r0, r3
 800902a:	edd7 0a02 	vldr	s1, [r7, #8]
 800902e:	ed97 0a03 	vldr	s0, [r7, #12]
 8009032:	f7ff fed9 	bl	8008de8 <MOT_getStType>
 8009036:	4603      	mov	r3, r0
 8009038:	75fb      	strb	r3, [r7, #23]

	/*  */
	switch( en_type ){
 800903a:	7dfb      	ldrb	r3, [r7, #23]
 800903c:	3b01      	subs	r3, #1
 800903e:	2b05      	cmp	r3, #5
 8009040:	d873      	bhi.n	800912a <MOT_go_FinSpeed+0x116>
 8009042:	a201      	add	r2, pc, #4	; (adr r2, 8009048 <MOT_go_FinSpeed+0x34>)
 8009044:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009048:	08009061 	.word	0x08009061
 800904c:	08009083 	.word	0x08009083
 8009050:	080090a5 	.word	0x080090a5
 8009054:	080090c7 	.word	0x080090c7
 8009058:	080090e7 	.word	0x080090e7
 800905c:	08009109 	.word	0x08009109

		case MOT_ACC_CONST_DEC:				// [01] 
			MOT_setData_ACC_CONST_DEC( f_num, f_fin, en_goStType );					// 
 8009060:	79fb      	ldrb	r3, [r7, #7]
 8009062:	4618      	mov	r0, r3
 8009064:	edd7 0a02 	vldr	s1, [r7, #8]
 8009068:	ed97 0a03 	vldr	s0, [r7, #12]
 800906c:	f7ff fbc0 	bl	80087f0 <MOT_setData_ACC_CONST_DEC>
			MOT_goBlock_AccConstDec( f_fin, en_type, en_goStType );					// 
 8009070:	79fa      	ldrb	r2, [r7, #7]
 8009072:	7dfb      	ldrb	r3, [r7, #23]
 8009074:	4611      	mov	r1, r2
 8009076:	4618      	mov	r0, r3
 8009078:	ed97 0a02 	vldr	s0, [r7, #8]
 800907c:	f7ff f9a8 	bl	80083d0 <MOT_goBlock_AccConstDec>
			break;
 8009080:	e054      	b.n	800912c <MOT_go_FinSpeed+0x118>

		case MOT_ACC_CONST_DEC_CUSTOM:		// [02] 
			MOT_setData_MOT_ACC_CONST_DEC_CUSTOM( f_num, f_fin, en_goStType );		// 
 8009082:	79fb      	ldrb	r3, [r7, #7]
 8009084:	4618      	mov	r0, r3
 8009086:	edd7 0a02 	vldr	s1, [r7, #8]
 800908a:	ed97 0a03 	vldr	s0, [r7, #12]
 800908e:	f7ff fc31 	bl	80088f4 <MOT_setData_MOT_ACC_CONST_DEC_CUSTOM>
			MOT_goBlock_AccConstDec( f_fin, en_type, en_goStType );					// 
 8009092:	79fa      	ldrb	r2, [r7, #7]
 8009094:	7dfb      	ldrb	r3, [r7, #23]
 8009096:	4611      	mov	r1, r2
 8009098:	4618      	mov	r0, r3
 800909a:	ed97 0a02 	vldr	s0, [r7, #8]
 800909e:	f7ff f997 	bl	80083d0 <MOT_goBlock_AccConstDec>
			break;
 80090a2:	e043      	b.n	800912c <MOT_go_FinSpeed+0x118>

		case MOT_ACC_CONST:				// [03] 
			MOT_setData_MOT_ACC_CONST( f_num, f_fin, en_goStType );					// 
 80090a4:	79fb      	ldrb	r3, [r7, #7]
 80090a6:	4618      	mov	r0, r3
 80090a8:	edd7 0a02 	vldr	s1, [r7, #8]
 80090ac:	ed97 0a03 	vldr	s0, [r7, #12]
 80090b0:	f7ff fcf2 	bl	8008a98 <MOT_setData_MOT_ACC_CONST>
			MOT_goBlock_AccConstDec( f_fin, en_type, en_goStType );					// 
 80090b4:	79fa      	ldrb	r2, [r7, #7]
 80090b6:	7dfb      	ldrb	r3, [r7, #23]
 80090b8:	4611      	mov	r1, r2
 80090ba:	4618      	mov	r0, r3
 80090bc:	ed97 0a02 	vldr	s0, [r7, #8]
 80090c0:	f7ff f986 	bl	80083d0 <MOT_goBlock_AccConstDec>
			break;
 80090c4:	e032      	b.n	800912c <MOT_go_FinSpeed+0x118>

		case MOT_ACC_CONST_CUSTOM:		// [04] 
			MOT_setData_MOT_ACC_CONST_CUSTOM( f_num, f_fin, en_goStType );			// 
 80090c6:	79fb      	ldrb	r3, [r7, #7]
 80090c8:	4618      	mov	r0, r3
 80090ca:	edd7 0a02 	vldr	s1, [r7, #8]
 80090ce:	ed97 0a03 	vldr	s0, [r7, #12]
 80090d2:	f7ff fd3b 	bl	8008b4c <MOT_setData_MOT_ACC_CONST_CUSTOM>
			MOT_goBlock_AccConstDec( f_fin, en_type, MOT_GO_ST_NORMAL );			// 
 80090d6:	7dfb      	ldrb	r3, [r7, #23]
 80090d8:	2100      	movs	r1, #0
 80090da:	4618      	mov	r0, r3
 80090dc:	ed97 0a02 	vldr	s0, [r7, #8]
 80090e0:	f7ff f976 	bl	80083d0 <MOT_goBlock_AccConstDec>
			break;
 80090e4:	e022      	b.n	800912c <MOT_go_FinSpeed+0x118>

		case MOT_CONST_DEC:				// [05] 
			MOT_setData_MOT_CONST_DEC( f_num, f_fin, en_goStType );					// 
 80090e6:	79fb      	ldrb	r3, [r7, #7]
 80090e8:	4618      	mov	r0, r3
 80090ea:	edd7 0a02 	vldr	s1, [r7, #8]
 80090ee:	ed97 0a03 	vldr	s0, [r7, #12]
 80090f2:	f7ff fd9f 	bl	8008c34 <MOT_setData_MOT_CONST_DEC>
			MOT_goBlock_AccConstDec( f_fin, en_type, en_goStType );					// 
 80090f6:	79fa      	ldrb	r2, [r7, #7]
 80090f8:	7dfb      	ldrb	r3, [r7, #23]
 80090fa:	4611      	mov	r1, r2
 80090fc:	4618      	mov	r0, r3
 80090fe:	ed97 0a02 	vldr	s0, [r7, #8]
 8009102:	f7ff f965 	bl	80083d0 <MOT_goBlock_AccConstDec>
			break;
 8009106:	e011      	b.n	800912c <MOT_go_FinSpeed+0x118>

		case MOT_CONST_DEC_CUSTOM:		// [06] 
			MOT_setData_MOT_CONST_DEC_CUSTOM( f_num, f_fin, en_goStType );			// 
 8009108:	79fb      	ldrb	r3, [r7, #7]
 800910a:	4618      	mov	r0, r3
 800910c:	edd7 0a02 	vldr	s1, [r7, #8]
 8009110:	ed97 0a03 	vldr	s0, [r7, #12]
 8009114:	f7ff fdee 	bl	8008cf4 <MOT_setData_MOT_CONST_DEC_CUSTOM>
			MOT_goBlock_AccConstDec( f_fin, en_type, en_goStType );					// 
 8009118:	79fa      	ldrb	r2, [r7, #7]
 800911a:	7dfb      	ldrb	r3, [r7, #23]
 800911c:	4611      	mov	r1, r2
 800911e:	4618      	mov	r0, r3
 8009120:	ed97 0a02 	vldr	s0, [r7, #8]
 8009124:	f7ff f954 	bl	80083d0 <MOT_goBlock_AccConstDec>
			break;
 8009128:	e000      	b.n	800912c <MOT_go_FinSpeed+0x118>

		default:
			break;
 800912a:	bf00      	nop
	}

}
 800912c:	bf00      	nop
 800912e:	3718      	adds	r7, #24
 8009130:	46bd      	mov	sp, r7
 8009132:	bd80      	pop	{r7, pc}

08009134 <MOT_goBlock_FinSpeed>:

void MOT_goBlock_FinSpeed( float f_num, float f_fin )
{
 8009134:	b580      	push	{r7, lr}
 8009136:	b082      	sub	sp, #8
 8009138:	af00      	add	r7, sp, #0
 800913a:	ed87 0a01 	vstr	s0, [r7, #4]
 800913e:	edc7 0a00 	vstr	s1, [r7]
	MOT_go_FinSpeed( f_num, f_fin, MOT_GO_ST_NORMAL );		// 
 8009142:	2000      	movs	r0, #0
 8009144:	edd7 0a00 	vldr	s1, [r7]
 8009148:	ed97 0a01 	vldr	s0, [r7, #4]
 800914c:	f7ff ff62 	bl	8009014 <MOT_go_FinSpeed>
}
 8009150:	bf00      	nop
 8009152:	3708      	adds	r7, #8
 8009154:	46bd      	mov	sp, r7
 8009156:	bd80      	pop	{r7, pc}

08009158 <MOT_goBlock_Const>:
{
	MOT_go_FinSpeed( f_num, f_fin, MOT_GO_ST_SKEW );		// 
}

void MOT_goBlock_Const(float f_num)
{
 8009158:	b580      	push	{r7, lr}
 800915a:	b0a0      	sub	sp, #128	; 0x80
 800915c:	af00      	add	r7, sp, #0
 800915e:	ed87 0a01 	vstr	s0, [r7, #4]
	stCTRL_DATA		st_data;
	stMOT_DATA		st_info;

	GYRO_staErrChkAngle();
 8009162:	f7fe fbf9 	bl	8007958 <GYRO_staErrChkAngle>

	/* ---------------- */
	/*    */
	/* ---------------- */
	/*  */
	st_info.f_dist		= f_num * BLOCK;													// [mm]
 8009166:	edd7 7a01 	vldr	s15, [r7, #4]
 800916a:	ed9f 7a2b 	vldr	s14, [pc, #172]	; 8009218 <MOT_goBlock_Const+0xc0>
 800916e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8009172:	edc7 7a09 	vstr	s15, [r7, #36]	; 0x24


	/* ------ */
	/*    */
	/* ------ */
	st_data.en_type			= CTRL_CONST;
 8009176:	2301      	movs	r3, #1
 8009178:	f887 3050 	strb.w	r3, [r7, #80]	; 0x50
	st_data.f_acc			= 0;					// 
 800917c:	f04f 0300 	mov.w	r3, #0
 8009180:	65bb      	str	r3, [r7, #88]	; 0x58
	st_data.f_now			= f_MotNowSpeed;			// 
 8009182:	4b26      	ldr	r3, [pc, #152]	; (800921c <MOT_goBlock_Const+0xc4>)
 8009184:	681b      	ldr	r3, [r3, #0]
 8009186:	65fb      	str	r3, [r7, #92]	; 0x5c
	st_data.f_trgt			= f_MotNowSpeed;			// 
 8009188:	4b24      	ldr	r3, [pc, #144]	; (800921c <MOT_goBlock_Const+0xc4>)
 800918a:	681b      	ldr	r3, [r3, #0]
 800918c:	663b      	str	r3, [r7, #96]	; 0x60
	st_data.f_nowDist		= 0;				// 
 800918e:	f04f 0300 	mov.w	r3, #0
 8009192:	667b      	str	r3, [r7, #100]	; 0x64
	st_data.f_dist			= st_info.f_dist;			// 
 8009194:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009196:	66bb      	str	r3, [r7, #104]	; 0x68
	st_data.f_accAngleS		= 0;					// 
 8009198:	f04f 0300 	mov.w	r3, #0
 800919c:	66fb      	str	r3, [r7, #108]	; 0x6c
	st_data.f_nowAngleS		= 0;					// 
 800919e:	f04f 0300 	mov.w	r3, #0
 80091a2:	673b      	str	r3, [r7, #112]	; 0x70
	st_data.f_trgtAngleS		= 0;					// 
 80091a4:	f04f 0300 	mov.w	r3, #0
 80091a8:	677b      	str	r3, [r7, #116]	; 0x74
	st_data.f_nowAngle		= 0;					// 
 80091aa:	f04f 0300 	mov.w	r3, #0
 80091ae:	67bb      	str	r3, [r7, #120]	; 0x78
	st_data.f_angle			= 0;					// 
 80091b0:	f04f 0300 	mov.w	r3, #0
 80091b4:	67fb      	str	r3, [r7, #124]	; 0x7c
	st_data.f_time 			= 0;					//  [sec]  
 80091b6:	f04f 0300 	mov.w	r3, #0
 80091ba:	657b      	str	r3, [r7, #84]	; 0x54
	CTRL_clrData();										// 
 80091bc:	f7fc fab4 	bl	8005728 <CTRL_clrData>
	CTRL_setData( &st_data );						// 
 80091c0:	f107 0350 	add.w	r3, r7, #80	; 0x50
 80091c4:	4618      	mov	r0, r3
 80091c6:	f7fc fb2b 	bl	8005820 <CTRL_setData>
	Set_TrgtSpeed(f_MotNowSpeed);
 80091ca:	4b14      	ldr	r3, [pc, #80]	; (800921c <MOT_goBlock_Const+0xc4>)
 80091cc:	edd3 7a00 	vldr	s15, [r3]
 80091d0:	eeb0 0a67 	vmov.f32	s0, s15
 80091d4:	f7fc fa20 	bl	8005618 <Set_TrgtSpeed>
//	printf(" %f  %f \r\n",st_data.f_trgt,st_data.f_dist);
	while( Get_NowDist() < st_info.f_dist ){				// 
 80091d8:	e00d      	b.n	80091f6 <MOT_goBlock_Const+0x9e>
		if( SYS_isOutOfCtrl() == TRUE ){
 80091da:	f7fe f86d 	bl	80072b8 <SYS_isOutOfCtrl>
 80091de:	4603      	mov	r3, r0
 80091e0:	2b00      	cmp	r3, #0
 80091e2:	d008      	beq.n	80091f6 <MOT_goBlock_Const+0x9e>
				CTRL_stop();
 80091e4:	f7fc fa90 	bl	8005708 <CTRL_stop>
				DCM_brakeMot( DCM_R );		// 
 80091e8:	2000      	movs	r0, #0
 80091ea:	f7fe f89b 	bl	8007324 <DCM_brakeMot>
				DCM_brakeMot( DCM_L );		// 
 80091ee:	2001      	movs	r0, #1
 80091f0:	f7fe f898 	bl	8007324 <DCM_brakeMot>
				break;
 80091f4:	e00a      	b.n	800920c <MOT_goBlock_Const+0xb4>
	while( Get_NowDist() < st_info.f_dist ){				// 
 80091f6:	f7fc fa01 	bl	80055fc <Get_NowDist>
 80091fa:	eeb0 7a40 	vmov.f32	s14, s0
 80091fe:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 8009202:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8009206:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800920a:	d4e6      	bmi.n	80091da <MOT_goBlock_Const+0x82>
			}				// 
	}

	GYRO_endErrChkAngle();
 800920c:	f7fe fbb6 	bl	800797c <GYRO_endErrChkAngle>
}
 8009210:	bf00      	nop
 8009212:	3780      	adds	r7, #128	; 0x80
 8009214:	46bd      	mov	sp, r7
 8009216:	bd80      	pop	{r7, pc}
 8009218:	42b40000 	.word	0x42b40000
 800921c:	20000294 	.word	0x20000294

08009220 <MOT_getAccAngle1>:
	CTRL_clrData();
	CTRL_setData(&test);
}

float MOT_getAccAngle1( void )
{
 8009220:	b580      	push	{r7, lr}
 8009222:	af00      	add	r7, sp, #0
//	return ( 1800 );
	return PARAM_getSpeed( PARAM_TRUN )->f_accAngle;
 8009224:	2016      	movs	r0, #22
 8009226:	f7f9 fa87 	bl	8002738 <PARAM_getSpeed>
 800922a:	4603      	mov	r3, r0
 800922c:	689b      	ldr	r3, [r3, #8]
 800922e:	ee07 3a90 	vmov	s15, r3
}
 8009232:	eeb0 0a67 	vmov.f32	s0, s15
 8009236:	bd80      	pop	{r7, pc}

08009238 <MOT_getAccAngle3>:

float MOT_getAccAngle3( void )
{
 8009238:	b580      	push	{r7, lr}
 800923a:	af00      	add	r7, sp, #0
//	return ( 1800 );
	return PARAM_getSpeed( PARAM_TRUN )->f_decAngle;
 800923c:	2016      	movs	r0, #22
 800923e:	f7f9 fa7b 	bl	8002738 <PARAM_getSpeed>
 8009242:	4603      	mov	r3, r0
 8009244:	68db      	ldr	r3, [r3, #12]
 8009246:	ee07 3a90 	vmov	s15, r3
}
 800924a:	eeb0 0a67 	vmov.f32	s0, s15
 800924e:	bd80      	pop	{r7, pc}

08009250 <MOT_turn>:

void MOT_turn( enMOT_TURN_CMD en_type )
{
 8009250:	b5b0      	push	{r4, r5, r7, lr}
 8009252:	ed2d 8b02 	vpush	{d8}
 8009256:	b0a2      	sub	sp, #136	; 0x88
 8009258:	af00      	add	r7, sp, #0
 800925a:	4603      	mov	r3, r0
 800925c:	71fb      	strb	r3, [r7, #7]
//	float		f_angle2 = A2_MIN;	//2[rad]
	float		f_angle1;	//1[rad]
	float		f_angle3;	//3[rad]
	float		us_trgtAngleS;	//[rad/s]

	us_trgtAngleS = 500;
 800925e:	4bb3      	ldr	r3, [pc, #716]	; (800952c <MOT_turn+0x2dc>)
 8009260:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
	/* ---------------- */
	/*    */
	/* ---------------- */
	/*  */
	st_info.f_accAngleS1= MOT_getAccAngle1();												// 1[rad/s^2]
 8009264:	f7ff ffdc 	bl	8009220 <MOT_getAccAngle1>
 8009268:	eef0 7a40 	vmov.f32	s15, s0
 800926c:	edc7 7a17 	vstr	s15, [r7, #92]	; 0x5c
	st_info.f_accAngleS3= MOT_getAccAngle3();												// 3[rad/s^2]
 8009270:	f7ff ffe2 	bl	8009238 <MOT_getAccAngle3>
 8009274:	eef0 7a40 	vmov.f32	s15, s0
 8009278:	edc7 7a18 	vstr	s15, [r7, #96]	; 0x60

	/*  */
	st_info.f_nowAngleS	= 0;																// 
 800927c:	f04f 0300 	mov.w	r3, #0
 8009280:	667b      	str	r3, [r7, #100]	; 0x64
	st_info.f_trgtAngleS= (float)us_trgtAngleS;												// 
 8009282:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8009286:	66bb      	str	r3, [r7, #104]	; 0x68
	st_info.f_lastAngleS= 0;																// 
 8009288:	f04f 0300 	mov.w	r3, #0
 800928c:	66fb      	str	r3, [r7, #108]	; 0x6c

	/*  */
	switch( en_type ){
 800928e:	79fb      	ldrb	r3, [r7, #7]
 8009290:	2b05      	cmp	r3, #5
 8009292:	d821      	bhi.n	80092d8 <MOT_turn+0x88>
 8009294:	a201      	add	r2, pc, #4	; (adr r2, 800929c <MOT_turn+0x4c>)
 8009296:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800929a:	bf00      	nop
 800929c:	080092b5 	.word	0x080092b5
 80092a0:	080092bb 	.word	0x080092bb
 80092a4:	080092c1 	.word	0x080092c1
 80092a8:	080092c7 	.word	0x080092c7
 80092ac:	080092cd 	.word	0x080092cd
 80092b0:	080092d3 	.word	0x080092d3
		case MOT_R90:	st_info.f_angle =  -90 - ANGLE_OFFSET1_R;	break;					// [rad]
 80092b4:	4b9e      	ldr	r3, [pc, #632]	; (8009530 <MOT_turn+0x2e0>)
 80092b6:	673b      	str	r3, [r7, #112]	; 0x70
 80092b8:	e012      	b.n	80092e0 <MOT_turn+0x90>
		case MOT_L90:	st_info.f_angle =   90 + ANGLE_OFFSET1;		break;					// [rad]
 80092ba:	4b9e      	ldr	r3, [pc, #632]	; (8009534 <MOT_turn+0x2e4>)
 80092bc:	673b      	str	r3, [r7, #112]	; 0x70
 80092be:	e00f      	b.n	80092e0 <MOT_turn+0x90>
		case MOT_R180:	st_info.f_angle = -180 - ANGLE_OFFSET2_R;	break;					// [rad]
 80092c0:	4b9d      	ldr	r3, [pc, #628]	; (8009538 <MOT_turn+0x2e8>)
 80092c2:	673b      	str	r3, [r7, #112]	; 0x70
 80092c4:	e00c      	b.n	80092e0 <MOT_turn+0x90>
		case MOT_L180:	st_info.f_angle =  180 + ANGLE_OFFSET2;		break;					// [rad]
 80092c6:	4b9d      	ldr	r3, [pc, #628]	; (800953c <MOT_turn+0x2ec>)
 80092c8:	673b      	str	r3, [r7, #112]	; 0x70
 80092ca:	e009      	b.n	80092e0 <MOT_turn+0x90>
		case MOT_R360:	st_info.f_angle = -360 - ANGLE_OFFSET3;		break;					// [rad]
 80092cc:	4b9c      	ldr	r3, [pc, #624]	; (8009540 <MOT_turn+0x2f0>)
 80092ce:	673b      	str	r3, [r7, #112]	; 0x70
 80092d0:	e006      	b.n	80092e0 <MOT_turn+0x90>
		case MOT_L360:	st_info.f_angle =  360 + ANGLE_OFFSET3;		break;					// [rad]
 80092d2:	4b9c      	ldr	r3, [pc, #624]	; (8009544 <MOT_turn+0x2f4>)
 80092d4:	673b      	str	r3, [r7, #112]	; 0x70
 80092d6:	e003      	b.n	80092e0 <MOT_turn+0x90>
		default:
			printf("error\r\n");
 80092d8:	489b      	ldr	r0, [pc, #620]	; (8009548 <MOT_turn+0x2f8>)
 80092da:	f005 fbcb 	bl	800ea74 <puts>
			break;
 80092de:	bf00      	nop
	}
	f_angle3 = ( st_info.f_trgtAngleS - st_info.f_lastAngleS ) / 2 * ( st_info.f_trgtAngleS - st_info.f_lastAngleS ) / st_info.f_accAngleS3;						// 3[rad]
 80092e0:	ed97 7a1a 	vldr	s14, [r7, #104]	; 0x68
 80092e4:	edd7 7a1b 	vldr	s15, [r7, #108]	; 0x6c
 80092e8:	ee77 7a67 	vsub.f32	s15, s14, s15
 80092ec:	eef0 6a00 	vmov.f32	s13, #0	; 0x40000000  2.0
 80092f0:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 80092f4:	edd7 6a1a 	vldr	s13, [r7, #104]	; 0x68
 80092f8:	edd7 7a1b 	vldr	s15, [r7, #108]	; 0x6c
 80092fc:	ee76 7ae7 	vsub.f32	s15, s13, s15
 8009300:	ee67 6a27 	vmul.f32	s13, s14, s15
 8009304:	ed97 7a18 	vldr	s14, [r7, #96]	; 0x60
 8009308:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800930c:	edc7 7a21 	vstr	s15, [r7, #132]	; 0x84
	f_angle1 = ( 0 - st_info.f_trgtAngleS) / 2 * ( 0 - st_info.f_trgtAngleS ) / st_info.f_accAngleS1;
 8009310:	edd7 7a1a 	vldr	s15, [r7, #104]	; 0x68
 8009314:	ed9f 7a8d 	vldr	s14, [pc, #564]	; 800954c <MOT_turn+0x2fc>
 8009318:	ee77 7a67 	vsub.f32	s15, s14, s15
 800931c:	eef0 6a00 	vmov.f32	s13, #0	; 0x40000000  2.0
 8009320:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8009324:	edd7 7a1a 	vldr	s15, [r7, #104]	; 0x68
 8009328:	eddf 6a88 	vldr	s13, [pc, #544]	; 800954c <MOT_turn+0x2fc>
 800932c:	ee76 7ae7 	vsub.f32	s15, s13, s15
 8009330:	ee67 6a27 	vmul.f32	s13, s14, s15
 8009334:	ed97 7a17 	vldr	s14, [r7, #92]	; 0x5c
 8009338:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800933c:	edc7 7a1f 	vstr	s15, [r7, #124]	; 0x7c


	if( ( en_type == MOT_R90 ) || ( en_type == MOT_R180 ) || ( en_type == MOT_R360 ) ){		// -
 8009340:	79fb      	ldrb	r3, [r7, #7]
 8009342:	2b00      	cmp	r3, #0
 8009344:	d005      	beq.n	8009352 <MOT_turn+0x102>
 8009346:	79fb      	ldrb	r3, [r7, #7]
 8009348:	2b02      	cmp	r3, #2
 800934a:	d002      	beq.n	8009352 <MOT_turn+0x102>
 800934c:	79fb      	ldrb	r3, [r7, #7]
 800934e:	2b04      	cmp	r3, #4
 8009350:	d12a      	bne.n	80093a8 <MOT_turn+0x158>
		st_info.f_trgtAngleS*= -1;															// 
 8009352:	edd7 7a1a 	vldr	s15, [r7, #104]	; 0x68
 8009356:	eef1 7a67 	vneg.f32	s15, s15
 800935a:	edc7 7a1a 	vstr	s15, [r7, #104]	; 0x68
		f_angle1			*= -1;
 800935e:	edd7 7a1f 	vldr	s15, [r7, #124]	; 0x7c
 8009362:	eef1 7a67 	vneg.f32	s15, s15
 8009366:	edc7 7a1f 	vstr	s15, [r7, #124]	; 0x7c
//		f_angle2 			*= -1;															// 
		f_angle3 			*= -1;															// 
 800936a:	edd7 7a21 	vldr	s15, [r7, #132]	; 0x84
 800936e:	eef1 7a67 	vneg.f32	s15, s15
 8009372:	edc7 7a21 	vstr	s15, [r7, #132]	; 0x84
		st_info.f_angle1	= f_angle1;						// 1[rad]
 8009376:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8009378:	677b      	str	r3, [r7, #116]	; 0x74
		st_info.f_angle1_2	= st_info.f_angle - f_angle3;									// 1+2[rad]
 800937a:	ed97 7a1c 	vldr	s14, [r7, #112]	; 0x70
 800937e:	edd7 7a21 	vldr	s15, [r7, #132]	; 0x84
 8009382:	ee77 7a67 	vsub.f32	s15, s14, s15
 8009386:	edc7 7a1e 	vstr	s15, [r7, #120]	; 0x78
		en_Turntype			= Right;
 800938a:	4b71      	ldr	r3, [pc, #452]	; (8009550 <MOT_turn+0x300>)
 800938c:	2200      	movs	r2, #0
 800938e:	701a      	strb	r2, [r3, #0]

		/*  */
		if( st_info.f_angle1 > ( A1_MIN * -1 ) ){
 8009390:	edd7 7a1d 	vldr	s15, [r7, #116]	; 0x74
 8009394:	eebb 7a09 	vmov.f32	s14, #185	; 0xc1c80000 -25.0
 8009398:	eef4 7ac7 	vcmpe.f32	s15, s14
 800939c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80093a0:	dd1a      	ble.n	80093d8 <MOT_turn+0x188>
			st_info.f_angle1 = A1_MIN * -1;
 80093a2:	4b6c      	ldr	r3, [pc, #432]	; (8009554 <MOT_turn+0x304>)
 80093a4:	677b      	str	r3, [r7, #116]	; 0x74
		if( st_info.f_angle1 > ( A1_MIN * -1 ) ){
 80093a6:	e017      	b.n	80093d8 <MOT_turn+0x188>
		}
	}
	else{
		st_info.f_angle1	= f_angle1;						// 1[rad]
 80093a8:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 80093aa:	677b      	str	r3, [r7, #116]	; 0x74
		st_info.f_angle1_2	= st_info.f_angle - f_angle3;									// 1+2[rad]
 80093ac:	ed97 7a1c 	vldr	s14, [r7, #112]	; 0x70
 80093b0:	edd7 7a21 	vldr	s15, [r7, #132]	; 0x84
 80093b4:	ee77 7a67 	vsub.f32	s15, s14, s15
 80093b8:	edc7 7a1e 	vstr	s15, [r7, #120]	; 0x78
		en_Turntype			= Left;
 80093bc:	4b64      	ldr	r3, [pc, #400]	; (8009550 <MOT_turn+0x300>)
 80093be:	2201      	movs	r2, #1
 80093c0:	701a      	strb	r2, [r3, #0]

		/*  */
		if( st_info.f_angle1 < A1_MIN ){
 80093c2:	edd7 7a1d 	vldr	s15, [r7, #116]	; 0x74
 80093c6:	eeb3 7a09 	vmov.f32	s14, #57	; 0x41c80000  25.0
 80093ca:	eef4 7ac7 	vcmpe.f32	s15, s14
 80093ce:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80093d2:	d501      	bpl.n	80093d8 <MOT_turn+0x188>
			st_info.f_angle1 = A1_MIN;
 80093d4:	4b60      	ldr	r3, [pc, #384]	; (8009558 <MOT_turn+0x308>)
 80093d6:	677b      	str	r3, [r7, #116]	; 0x74
		}
	}


	GYRO_staErrChkAngle();			// 
 80093d8:	f7fe fabe 	bl	8007958 <GYRO_staErrChkAngle>
	/*            */
	/* ================ */
	/* ------ */
	/*    */
	/* ------ */
	st_data.en_type			= CTRL_ACC_TRUN;
 80093dc:	2307      	movs	r3, #7
 80093de:	723b      	strb	r3, [r7, #8]
	st_data.f_acc			= 0;						// 
 80093e0:	f04f 0300 	mov.w	r3, #0
 80093e4:	613b      	str	r3, [r7, #16]
	st_data.f_now			= 0;						// 
 80093e6:	f04f 0300 	mov.w	r3, #0
 80093ea:	617b      	str	r3, [r7, #20]
	st_data.f_trgt			= 0;						// 
 80093ec:	f04f 0300 	mov.w	r3, #0
 80093f0:	61bb      	str	r3, [r7, #24]
	st_data.f_nowDist		= 0;						// 
 80093f2:	f04f 0300 	mov.w	r3, #0
 80093f6:	61fb      	str	r3, [r7, #28]
	st_data.f_dist			= 0;						// 
 80093f8:	f04f 0300 	mov.w	r3, #0
 80093fc:	623b      	str	r3, [r7, #32]
	st_data.f_accAngleS		= st_info.f_accAngleS1;		// 
 80093fe:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8009400:	627b      	str	r3, [r7, #36]	; 0x24
	st_data.f_nowAngleS		= 0;						// 
 8009402:	f04f 0300 	mov.w	r3, #0
 8009406:	62bb      	str	r3, [r7, #40]	; 0x28
	st_data.f_trgtAngleS		= st_info.f_trgtAngleS;		// 
 8009408:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800940a:	62fb      	str	r3, [r7, #44]	; 0x2c
	st_data.f_nowAngle		= 0;						// 
 800940c:	f04f 0300 	mov.w	r3, #0
 8009410:	633b      	str	r3, [r7, #48]	; 0x30
	st_data.f_angle			= st_info.f_angle1;			// 
 8009412:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8009414:	637b      	str	r3, [r7, #52]	; 0x34
	st_data.f_time 			= 0;						//  [sec]  
 8009416:	f04f 0300 	mov.w	r3, #0
 800941a:	60fb      	str	r3, [r7, #12]
	CTRL_clrData();										// /
 800941c:	f7fc f984 	bl	8005728 <CTRL_clrData>
	CTRL_setData( &st_data );							// 
 8009420:	f107 0308 	add.w	r3, r7, #8
 8009424:	4618      	mov	r0, r3
 8009426:	f7fc f9fb 	bl	8005820 <CTRL_setData>
	DCM_staMotAll();									// ON
 800942a:	f7fd ff9f 	bl	800736c <DCM_staMotAll>

	if( ( en_type == MOT_R90 ) || ( en_type == MOT_R180 ) || ( en_type == MOT_R360 ) ){		// -
 800942e:	79fb      	ldrb	r3, [r7, #7]
 8009430:	2b00      	cmp	r3, #0
 8009432:	d015      	beq.n	8009460 <MOT_turn+0x210>
 8009434:	79fb      	ldrb	r3, [r7, #7]
 8009436:	2b02      	cmp	r3, #2
 8009438:	d012      	beq.n	8009460 <MOT_turn+0x210>
 800943a:	79fb      	ldrb	r3, [r7, #7]
 800943c:	2b04      	cmp	r3, #4
 800943e:	d129      	bne.n	8009494 <MOT_turn+0x244>
		while( Get_NowAngle() > st_info.f_angle1 ){			// 
 8009440:	e00e      	b.n	8009460 <MOT_turn+0x210>
			if( SYS_isOutOfCtrl() == TRUE ){
 8009442:	f7fd ff39 	bl	80072b8 <SYS_isOutOfCtrl>
 8009446:	4603      	mov	r3, r0
 8009448:	2b00      	cmp	r3, #0
 800944a:	d009      	beq.n	8009460 <MOT_turn+0x210>
				CTRL_stop();
 800944c:	f7fc f95c 	bl	8005708 <CTRL_stop>
				DCM_brakeMot( DCM_R );		// 
 8009450:	2000      	movs	r0, #0
 8009452:	f7fd ff67 	bl	8007324 <DCM_brakeMot>
				DCM_brakeMot( DCM_L );		// 
 8009456:	2001      	movs	r0, #1
 8009458:	f7fd ff64 	bl	8007324 <DCM_brakeMot>
				break;
 800945c:	bf00      	nop
	if( ( en_type == MOT_R90 ) || ( en_type == MOT_R180 ) || ( en_type == MOT_R360 ) ){		// -
 800945e:	e024      	b.n	80094aa <MOT_turn+0x25a>
		while( Get_NowAngle() > st_info.f_angle1 ){			// 
 8009460:	f7fc f8ea 	bl	8005638 <Get_NowAngle>
 8009464:	eeb0 7a40 	vmov.f32	s14, s0
 8009468:	edd7 7a1d 	vldr	s15, [r7, #116]	; 0x74
 800946c:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8009470:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009474:	dce5      	bgt.n	8009442 <MOT_turn+0x1f2>
	if( ( en_type == MOT_R90 ) || ( en_type == MOT_R180 ) || ( en_type == MOT_R360 ) ){		// -
 8009476:	e018      	b.n	80094aa <MOT_turn+0x25a>
			}				// 
		}
	}
	else{
		while( Get_NowAngle() < st_info.f_angle1 ){			// 
			if( SYS_isOutOfCtrl() == TRUE ){
 8009478:	f7fd ff1e 	bl	80072b8 <SYS_isOutOfCtrl>
 800947c:	4603      	mov	r3, r0
 800947e:	2b00      	cmp	r3, #0
 8009480:	d008      	beq.n	8009494 <MOT_turn+0x244>
				CTRL_stop();
 8009482:	f7fc f941 	bl	8005708 <CTRL_stop>
				DCM_brakeMot( DCM_R );		// 
 8009486:	2000      	movs	r0, #0
 8009488:	f7fd ff4c 	bl	8007324 <DCM_brakeMot>
				DCM_brakeMot( DCM_L );		// 
 800948c:	2001      	movs	r0, #1
 800948e:	f7fd ff49 	bl	8007324 <DCM_brakeMot>
				break;
 8009492:	e00a      	b.n	80094aa <MOT_turn+0x25a>
		while( Get_NowAngle() < st_info.f_angle1 ){			// 
 8009494:	f7fc f8d0 	bl	8005638 <Get_NowAngle>
 8009498:	eeb0 7a40 	vmov.f32	s14, s0
 800949c:	edd7 7a1d 	vldr	s15, [r7, #116]	; 0x74
 80094a0:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80094a4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80094a8:	d4e6      	bmi.n	8009478 <MOT_turn+0x228>
//	printf("finish\n");

	/* ------ */
	/*    */
	/* ------ */
	if( ( en_type == MOT_R90 ) || ( en_type == MOT_R180 ) || ( en_type == MOT_R360 ) ){		// -
 80094aa:	79fb      	ldrb	r3, [r7, #7]
 80094ac:	2b00      	cmp	r3, #0
 80094ae:	d005      	beq.n	80094bc <MOT_turn+0x26c>
 80094b0:	79fb      	ldrb	r3, [r7, #7]
 80094b2:	2b02      	cmp	r3, #2
 80094b4:	d002      	beq.n	80094bc <MOT_turn+0x26c>
 80094b6:	79fb      	ldrb	r3, [r7, #7]
 80094b8:	2b04      	cmp	r3, #4
 80094ba:	d151      	bne.n	8009560 <MOT_turn+0x310>
		f_angle3			= ( Get_TrgtAngleS() - st_info.f_lastAngleS ) / 2 * ( Get_TrgtAngleS() - st_info.f_lastAngleS ) / st_info.f_accAngleS3;		// 3[rad]
 80094bc:	f7fc f8d8 	bl	8005670 <Get_TrgtAngleS>
 80094c0:	eeb0 7a40 	vmov.f32	s14, s0
 80094c4:	edd7 7a1b 	vldr	s15, [r7, #108]	; 0x6c
 80094c8:	ee77 7a67 	vsub.f32	s15, s14, s15
 80094cc:	eeb0 7a00 	vmov.f32	s14, #0	; 0x40000000  2.0
 80094d0:	ee87 8a87 	vdiv.f32	s16, s15, s14
 80094d4:	f7fc f8cc 	bl	8005670 <Get_TrgtAngleS>
 80094d8:	eeb0 7a40 	vmov.f32	s14, s0
 80094dc:	edd7 7a1b 	vldr	s15, [r7, #108]	; 0x6c
 80094e0:	ee77 7a67 	vsub.f32	s15, s14, s15
 80094e4:	ee68 6a27 	vmul.f32	s13, s16, s15
 80094e8:	ed97 7a18 	vldr	s14, [r7, #96]	; 0x60
 80094ec:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80094f0:	edc7 7a21 	vstr	s15, [r7, #132]	; 0x84
		f_angle3			= -1 * f_angle3;
 80094f4:	edd7 7a21 	vldr	s15, [r7, #132]	; 0x84
 80094f8:	eef1 7a67 	vneg.f32	s15, s15
 80094fc:	edc7 7a21 	vstr	s15, [r7, #132]	; 0x84
		if( f_angle3 > A3_MIN*-1 ) f_angle3 = A3_MIN * -1;																	// 
 8009500:	edd7 7a21 	vldr	s15, [r7, #132]	; 0x84
 8009504:	eebb 7a04 	vmov.f32	s14, #180	; 0xc1a00000 -20.0
 8009508:	eef4 7ac7 	vcmpe.f32	s15, s14
 800950c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009510:	dd02      	ble.n	8009518 <MOT_turn+0x2c8>
 8009512:	4b12      	ldr	r3, [pc, #72]	; (800955c <MOT_turn+0x30c>)
 8009514:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
		st_info.f_angle1_2		= st_info.f_angle - f_angle3;// 1+2[rad]
 8009518:	ed97 7a1c 	vldr	s14, [r7, #112]	; 0x70
 800951c:	edd7 7a21 	vldr	s15, [r7, #132]	; 0x84
 8009520:	ee77 7a67 	vsub.f32	s15, s14, s15
 8009524:	edc7 7a1e 	vstr	s15, [r7, #120]	; 0x78
 8009528:	e04a      	b.n	80095c0 <MOT_turn+0x370>
 800952a:	bf00      	nop
 800952c:	43fa0000 	.word	0x43fa0000
 8009530:	c2b40000 	.word	0xc2b40000
 8009534:	42b40000 	.word	0x42b40000
 8009538:	c3340000 	.word	0xc3340000
 800953c:	43340000 	.word	0x43340000
 8009540:	c3b40000 	.word	0xc3b40000
 8009544:	43b40000 	.word	0x43b40000
 8009548:	080138a8 	.word	0x080138a8
 800954c:	00000000 	.word	0x00000000
 8009550:	200002d4 	.word	0x200002d4
 8009554:	c1c80000 	.word	0xc1c80000
 8009558:	41c80000 	.word	0x41c80000
 800955c:	c1a00000 	.word	0xc1a00000

	}
	else{
		f_angle3			= ( Get_TrgtAngleS() - st_info.f_lastAngleS ) / 2 * ( Get_TrgtAngleS() - st_info.f_lastAngleS ) / st_info.f_accAngleS3;		// 3[rad]
 8009560:	f7fc f886 	bl	8005670 <Get_TrgtAngleS>
 8009564:	eeb0 7a40 	vmov.f32	s14, s0
 8009568:	edd7 7a1b 	vldr	s15, [r7, #108]	; 0x6c
 800956c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8009570:	eeb0 7a00 	vmov.f32	s14, #0	; 0x40000000  2.0
 8009574:	ee87 8a87 	vdiv.f32	s16, s15, s14
 8009578:	f7fc f87a 	bl	8005670 <Get_TrgtAngleS>
 800957c:	eeb0 7a40 	vmov.f32	s14, s0
 8009580:	edd7 7a1b 	vldr	s15, [r7, #108]	; 0x6c
 8009584:	ee77 7a67 	vsub.f32	s15, s14, s15
 8009588:	ee68 6a27 	vmul.f32	s13, s16, s15
 800958c:	ed97 7a18 	vldr	s14, [r7, #96]	; 0x60
 8009590:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8009594:	edc7 7a21 	vstr	s15, [r7, #132]	; 0x84
		if( f_angle3 < A3_MIN ) f_angle3 = A3_MIN;																			// 
 8009598:	edd7 7a21 	vldr	s15, [r7, #132]	; 0x84
 800959c:	eeb3 7a04 	vmov.f32	s14, #52	; 0x41a00000  20.0
 80095a0:	eef4 7ac7 	vcmpe.f32	s15, s14
 80095a4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80095a8:	d502      	bpl.n	80095b0 <MOT_turn+0x360>
 80095aa:	4b97      	ldr	r3, [pc, #604]	; (8009808 <MOT_turn+0x5b8>)
 80095ac:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
		st_info.f_angle1_2		= st_info.f_angle - f_angle3;																// 1+2[rad]
 80095b0:	ed97 7a1c 	vldr	s14, [r7, #112]	; 0x70
 80095b4:	edd7 7a21 	vldr	s15, [r7, #132]	; 0x84
 80095b8:	ee77 7a67 	vsub.f32	s15, s14, s15
 80095bc:	edc7 7a1e 	vstr	s15, [r7, #120]	; 0x78
//		printf("   [f_angle3]%d [f_angle1_2]%d\n\r", (int32_t)f_angle3, (int32_t)	st_info.f_angle1_2 );
	}
//	printf("[f_TrgtAngleS] %5.2f,st_info.f_angle1_2%5.2f,f_angle2%5.2f\n\r",f_TrgtAngleS,st_info.f_angle1_2,f_angle3);
	st_data.en_type			= CTRL_CONST_TRUN;
 80095c0:	2308      	movs	r3, #8
 80095c2:	723b      	strb	r3, [r7, #8]
	st_data.f_acc			= 0;						// 
 80095c4:	f04f 0300 	mov.w	r3, #0
 80095c8:	613b      	str	r3, [r7, #16]
	st_data.f_now			= 0;						// 
 80095ca:	f04f 0300 	mov.w	r3, #0
 80095ce:	617b      	str	r3, [r7, #20]
	st_data.f_trgt			= 0;						// 
 80095d0:	f04f 0300 	mov.w	r3, #0
 80095d4:	61bb      	str	r3, [r7, #24]
	st_data.f_nowDist		= 0;						// 
 80095d6:	f04f 0300 	mov.w	r3, #0
 80095da:	61fb      	str	r3, [r7, #28]
	st_data.f_dist			= 0;						// 
 80095dc:	f04f 0300 	mov.w	r3, #0
 80095e0:	623b      	str	r3, [r7, #32]
	st_data.f_accAngleS		= 0;						// 
 80095e2:	f04f 0300 	mov.w	r3, #0
 80095e6:	627b      	str	r3, [r7, #36]	; 0x24
	st_data.f_nowAngleS		= Get_TrgtAngleS();				// 
 80095e8:	f7fc f842 	bl	8005670 <Get_TrgtAngleS>
 80095ec:	eef0 7a40 	vmov.f32	s15, s0
 80095f0:	edc7 7a0a 	vstr	s15, [r7, #40]	; 0x28
	st_data.f_trgtAngleS		= Get_TrgtAngleS();				// 
 80095f4:	f7fc f83c 	bl	8005670 <Get_TrgtAngleS>
 80095f8:	eef0 7a40 	vmov.f32	s15, s0
 80095fc:	edc7 7a0b 	vstr	s15, [r7, #44]	; 0x2c
	st_data.f_nowAngle		= st_info.f_angle1;			// 
 8009600:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8009602:	633b      	str	r3, [r7, #48]	; 0x30
	st_data.f_angle			= st_info.f_angle1_2;			// 
 8009604:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8009606:	637b      	str	r3, [r7, #52]	; 0x34
	st_data.f_time 			= 0;						//  [sec]  
 8009608:	f04f 0300 	mov.w	r3, #0
 800960c:	60fb      	str	r3, [r7, #12]
	CTRL_setData( &st_data );							// 
 800960e:	f107 0308 	add.w	r3, r7, #8
 8009612:	4618      	mov	r0, r3
 8009614:	f7fc f904 	bl	8005820 <CTRL_setData>
	if( ( en_type == MOT_R90 ) || ( en_type == MOT_R180 ) || ( en_type == MOT_R360 ) ){		// -
 8009618:	79fb      	ldrb	r3, [r7, #7]
 800961a:	2b00      	cmp	r3, #0
 800961c:	d015      	beq.n	800964a <MOT_turn+0x3fa>
 800961e:	79fb      	ldrb	r3, [r7, #7]
 8009620:	2b02      	cmp	r3, #2
 8009622:	d012      	beq.n	800964a <MOT_turn+0x3fa>
 8009624:	79fb      	ldrb	r3, [r7, #7]
 8009626:	2b04      	cmp	r3, #4
 8009628:	d129      	bne.n	800967e <MOT_turn+0x42e>
		while( Get_NowAngle() > st_info.f_angle1_2 ){			// 
 800962a:	e00e      	b.n	800964a <MOT_turn+0x3fa>
//			DCMC_getAngleSpeedFB(&f_err);
//			printf("[NOW]%d [Trgt]%d [TrgtS]%d \n\r", (int32_t)f_NowAngle, (int32_t)f_TrgtAngle, (int32_t)f_TrgtAngleS);
			if( SYS_isOutOfCtrl() == TRUE ){
 800962c:	f7fd fe44 	bl	80072b8 <SYS_isOutOfCtrl>
 8009630:	4603      	mov	r3, r0
 8009632:	2b00      	cmp	r3, #0
 8009634:	d009      	beq.n	800964a <MOT_turn+0x3fa>
				CTRL_stop();
 8009636:	f7fc f867 	bl	8005708 <CTRL_stop>
				DCM_brakeMot( DCM_R );		// 
 800963a:	2000      	movs	r0, #0
 800963c:	f7fd fe72 	bl	8007324 <DCM_brakeMot>
				DCM_brakeMot( DCM_L );		// 
 8009640:	2001      	movs	r0, #1
 8009642:	f7fd fe6f 	bl	8007324 <DCM_brakeMot>
				break;
 8009646:	bf00      	nop
	if( ( en_type == MOT_R90 ) || ( en_type == MOT_R180 ) || ( en_type == MOT_R360 ) ){		// -
 8009648:	e024      	b.n	8009694 <MOT_turn+0x444>
		while( Get_NowAngle() > st_info.f_angle1_2 ){			// 
 800964a:	f7fb fff5 	bl	8005638 <Get_NowAngle>
 800964e:	eeb0 7a40 	vmov.f32	s14, s0
 8009652:	edd7 7a1e 	vldr	s15, [r7, #120]	; 0x78
 8009656:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800965a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800965e:	dce5      	bgt.n	800962c <MOT_turn+0x3dc>
	if( ( en_type == MOT_R90 ) || ( en_type == MOT_R180 ) || ( en_type == MOT_R360 ) ){		// -
 8009660:	e018      	b.n	8009694 <MOT_turn+0x444>
	}
	else{
		while( Get_NowAngle() < st_info.f_angle1_2 ){			// 
//			DCMC_getAngleSpeedFB(&f_err);
//			printf("[NOW]%d [Trgt]%d [TrgtS]%d  \n\r", (int32_t)f_NowAngle, (int32_t)f_TrgtAngle, (int32_t)f_TrgtAngleS);
			if( SYS_isOutOfCtrl() == TRUE ){
 8009662:	f7fd fe29 	bl	80072b8 <SYS_isOutOfCtrl>
 8009666:	4603      	mov	r3, r0
 8009668:	2b00      	cmp	r3, #0
 800966a:	d008      	beq.n	800967e <MOT_turn+0x42e>
				CTRL_stop();
 800966c:	f7fc f84c 	bl	8005708 <CTRL_stop>
				DCM_brakeMot( DCM_R );		// 
 8009670:	2000      	movs	r0, #0
 8009672:	f7fd fe57 	bl	8007324 <DCM_brakeMot>
				DCM_brakeMot( DCM_L );		// 
 8009676:	2001      	movs	r0, #1
 8009678:	f7fd fe54 	bl	8007324 <DCM_brakeMot>
				break;
 800967c:	e00a      	b.n	8009694 <MOT_turn+0x444>
		while( Get_NowAngle() < st_info.f_angle1_2 ){			// 
 800967e:	f7fb ffdb 	bl	8005638 <Get_NowAngle>
 8009682:	eeb0 7a40 	vmov.f32	s14, s0
 8009686:	edd7 7a1e 	vldr	s15, [r7, #120]	; 0x78
 800968a:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800968e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009692:	d4e6      	bmi.n	8009662 <MOT_turn+0x412>
//	printf("finish2\n");

	/* ------ */
	/*    */
	/* ------ */
	st_data.en_type			= CTRL_DEC_TRUN;
 8009694:	2309      	movs	r3, #9
 8009696:	723b      	strb	r3, [r7, #8]
	st_data.f_acc			= 0;						// 
 8009698:	f04f 0300 	mov.w	r3, #0
 800969c:	613b      	str	r3, [r7, #16]
	st_data.f_now			= 0;						// 
 800969e:	f04f 0300 	mov.w	r3, #0
 80096a2:	617b      	str	r3, [r7, #20]
	st_data.f_trgt			= 0;						// 
 80096a4:	f04f 0300 	mov.w	r3, #0
 80096a8:	61bb      	str	r3, [r7, #24]
	st_data.f_nowDist		= 0;						// 
 80096aa:	f04f 0300 	mov.w	r3, #0
 80096ae:	61fb      	str	r3, [r7, #28]
	st_data.f_dist			= 0;						// 
 80096b0:	f04f 0300 	mov.w	r3, #0
 80096b4:	623b      	str	r3, [r7, #32]
	st_data.f_accAngleS		= st_info.f_accAngleS3;		// 
 80096b6:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80096b8:	627b      	str	r3, [r7, #36]	; 0x24
	st_data.f_nowAngleS		= Get_TrgtAngleS();				// 
 80096ba:	f7fb ffd9 	bl	8005670 <Get_TrgtAngleS>
 80096be:	eef0 7a40 	vmov.f32	s15, s0
 80096c2:	edc7 7a0a 	vstr	s15, [r7, #40]	; 0x28
	st_data.f_trgtAngleS		= 0;						// 
 80096c6:	f04f 0300 	mov.w	r3, #0
 80096ca:	62fb      	str	r3, [r7, #44]	; 0x2c
	st_data.f_nowAngle		= st_info.f_angle1_2;		// 
 80096cc:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80096ce:	633b      	str	r3, [r7, #48]	; 0x30
	st_data.f_angle			= st_info.f_angle;			// 
 80096d0:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80096d2:	637b      	str	r3, [r7, #52]	; 0x34
	st_data.f_time 			= 0;						//  [sec]  
 80096d4:	f04f 0300 	mov.w	r3, #0
 80096d8:	60fb      	str	r3, [r7, #12]
	CTRL_setData( &st_data );							// 
 80096da:	f107 0308 	add.w	r3, r7, #8
 80096de:	4618      	mov	r0, r3
 80096e0:	f7fc f89e 	bl	8005820 <CTRL_setData>
	if( ( en_type == MOT_R90 ) || ( en_type == MOT_R180 ) || ( en_type == MOT_R360 ) ){		// -
 80096e4:	79fb      	ldrb	r3, [r7, #7]
 80096e6:	2b00      	cmp	r3, #0
 80096e8:	d023      	beq.n	8009732 <MOT_turn+0x4e2>
 80096ea:	79fb      	ldrb	r3, [r7, #7]
 80096ec:	2b02      	cmp	r3, #2
 80096ee:	d020      	beq.n	8009732 <MOT_turn+0x4e2>
 80096f0:	79fb      	ldrb	r3, [r7, #7]
 80096f2:	2b04      	cmp	r3, #4
 80096f4:	d158      	bne.n	80097a8 <MOT_turn+0x558>
		while( Get_NowAngle() > ( st_info.f_angle + 0.5) ){		// 
 80096f6:	e01c      	b.n	8009732 <MOT_turn+0x4e2>
//			DCMC_getAngleSpeedFB(&f_err);
//			printf("[NOW]%d [Trgt]%d [TrgtS]%d  \n\r", (int32_t)f_NowAngle, (int32_t)f_TrgtAngle, (int32_t)f_TrgtAngleS );
			if( SYS_isOutOfCtrl() == TRUE ){
 80096f8:	f7fd fdde 	bl	80072b8 <SYS_isOutOfCtrl>
 80096fc:	4603      	mov	r3, r0
 80096fe:	2b00      	cmp	r3, #0
 8009700:	d008      	beq.n	8009714 <MOT_turn+0x4c4>
				CTRL_stop();
 8009702:	f7fc f801 	bl	8005708 <CTRL_stop>
				DCM_brakeMot( DCM_R );		// 
 8009706:	2000      	movs	r0, #0
 8009708:	f7fd fe0c 	bl	8007324 <DCM_brakeMot>
				DCM_brakeMot( DCM_L );		// 
 800970c:	2001      	movs	r0, #1
 800970e:	f7fd fe09 	bl	8007324 <DCM_brakeMot>
				break;
 8009712:	e02b      	b.n	800976c <MOT_turn+0x51c>
			}				// 
			if((escape_wait>2.0)&&(search_flag == TRUE))break;
 8009714:	4b3d      	ldr	r3, [pc, #244]	; (800980c <MOT_turn+0x5bc>)
 8009716:	edd3 7a00 	vldr	s15, [r3]
 800971a:	eeb0 7a00 	vmov.f32	s14, #0	; 0x40000000  2.0
 800971e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8009722:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009726:	dc00      	bgt.n	800972a <MOT_turn+0x4da>
 8009728:	e003      	b.n	8009732 <MOT_turn+0x4e2>
 800972a:	4b39      	ldr	r3, [pc, #228]	; (8009810 <MOT_turn+0x5c0>)
 800972c:	781b      	ldrb	r3, [r3, #0]
 800972e:	2b00      	cmp	r3, #0
 8009730:	d11b      	bne.n	800976a <MOT_turn+0x51a>
		while( Get_NowAngle() > ( st_info.f_angle + 0.5) ){		// 
 8009732:	f7fb ff81 	bl	8005638 <Get_NowAngle>
 8009736:	ee10 3a10 	vmov	r3, s0
 800973a:	4618      	mov	r0, r3
 800973c:	f7f6 ff2c 	bl	8000598 <__aeabi_f2d>
 8009740:	4604      	mov	r4, r0
 8009742:	460d      	mov	r5, r1
 8009744:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8009746:	4618      	mov	r0, r3
 8009748:	f7f6 ff26 	bl	8000598 <__aeabi_f2d>
 800974c:	f04f 0200 	mov.w	r2, #0
 8009750:	4b30      	ldr	r3, [pc, #192]	; (8009814 <MOT_turn+0x5c4>)
 8009752:	f7f6 fdc3 	bl	80002dc <__adddf3>
 8009756:	4602      	mov	r2, r0
 8009758:	460b      	mov	r3, r1
 800975a:	4620      	mov	r0, r4
 800975c:	4629      	mov	r1, r5
 800975e:	f7f7 fa03 	bl	8000b68 <__aeabi_dcmpgt>
 8009762:	4603      	mov	r3, r0
 8009764:	2b00      	cmp	r3, #0
 8009766:	d1c7      	bne.n	80096f8 <MOT_turn+0x4a8>
	if( ( en_type == MOT_R90 ) || ( en_type == MOT_R180 ) || ( en_type == MOT_R360 ) ){		// -
 8009768:	e03b      	b.n	80097e2 <MOT_turn+0x592>
			if((escape_wait>2.0)&&(search_flag == TRUE))break;
 800976a:	bf00      	nop
	if( ( en_type == MOT_R90 ) || ( en_type == MOT_R180 ) || ( en_type == MOT_R360 ) ){		// -
 800976c:	e039      	b.n	80097e2 <MOT_turn+0x592>
	}
	else{
		while( Get_NowAngle() < ( st_info.f_angle - 0.5 ) ){		// 
//			DCMC_getAngleSpeedFB(&f_err);
//			printf("[NOW]%d [Trgt]%d [TrgtS]%d  \n\r", (int32_t)f_NowAngle, (int32_t)f_TrgtAngle, (int32_t)f_TrgtAngleS);
			if( SYS_isOutOfCtrl() == TRUE ){
 800976e:	f7fd fda3 	bl	80072b8 <SYS_isOutOfCtrl>
 8009772:	4603      	mov	r3, r0
 8009774:	2b00      	cmp	r3, #0
 8009776:	d008      	beq.n	800978a <MOT_turn+0x53a>
				CTRL_stop();
 8009778:	f7fb ffc6 	bl	8005708 <CTRL_stop>
				DCM_brakeMot( DCM_R );		// 
 800977c:	2000      	movs	r0, #0
 800977e:	f7fd fdd1 	bl	8007324 <DCM_brakeMot>
				DCM_brakeMot( DCM_L );		// 
 8009782:	2001      	movs	r0, #1
 8009784:	f7fd fdce 	bl	8007324 <DCM_brakeMot>
				break;
 8009788:	e02b      	b.n	80097e2 <MOT_turn+0x592>
			}				// 
			if((escape_wait>2.0)&&(search_flag == TRUE))break;
 800978a:	4b20      	ldr	r3, [pc, #128]	; (800980c <MOT_turn+0x5bc>)
 800978c:	edd3 7a00 	vldr	s15, [r3]
 8009790:	eeb0 7a00 	vmov.f32	s14, #0	; 0x40000000  2.0
 8009794:	eef4 7ac7 	vcmpe.f32	s15, s14
 8009798:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800979c:	dc00      	bgt.n	80097a0 <MOT_turn+0x550>
 800979e:	e003      	b.n	80097a8 <MOT_turn+0x558>
 80097a0:	4b1b      	ldr	r3, [pc, #108]	; (8009810 <MOT_turn+0x5c0>)
 80097a2:	781b      	ldrb	r3, [r3, #0]
 80097a4:	2b00      	cmp	r3, #0
 80097a6:	d11b      	bne.n	80097e0 <MOT_turn+0x590>
		while( Get_NowAngle() < ( st_info.f_angle - 0.5 ) ){		// 
 80097a8:	f7fb ff46 	bl	8005638 <Get_NowAngle>
 80097ac:	ee10 3a10 	vmov	r3, s0
 80097b0:	4618      	mov	r0, r3
 80097b2:	f7f6 fef1 	bl	8000598 <__aeabi_f2d>
 80097b6:	4604      	mov	r4, r0
 80097b8:	460d      	mov	r5, r1
 80097ba:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80097bc:	4618      	mov	r0, r3
 80097be:	f7f6 feeb 	bl	8000598 <__aeabi_f2d>
 80097c2:	f04f 0200 	mov.w	r2, #0
 80097c6:	4b13      	ldr	r3, [pc, #76]	; (8009814 <MOT_turn+0x5c4>)
 80097c8:	f7f6 fd86 	bl	80002d8 <__aeabi_dsub>
 80097cc:	4602      	mov	r2, r0
 80097ce:	460b      	mov	r3, r1
 80097d0:	4620      	mov	r0, r4
 80097d2:	4629      	mov	r1, r5
 80097d4:	f7f7 f9aa 	bl	8000b2c <__aeabi_dcmplt>
 80097d8:	4603      	mov	r3, r0
 80097da:	2b00      	cmp	r3, #0
 80097dc:	d1c7      	bne.n	800976e <MOT_turn+0x51e>
 80097de:	e000      	b.n	80097e2 <MOT_turn+0x592>
			if((escape_wait>2.0)&&(search_flag == TRUE))break;
 80097e0:	bf00      	nop
//			log_in(f_TrgtAngle);
		}
	}
//	printf("finish3\n");
	/*  */
	LL_mDelay(200);				// 
 80097e2:	20c8      	movs	r0, #200	; 0xc8
 80097e4:	f004 fa0c 	bl	800dc00 <LL_mDelay>
	CTRL_stop();			// 
 80097e8:	f7fb ff8e 	bl	8005708 <CTRL_stop>
	DCM_brakeMot( DCM_R );		// 
 80097ec:	2000      	movs	r0, #0
 80097ee:	f7fd fd99 	bl	8007324 <DCM_brakeMot>
	DCM_brakeMot( DCM_L );		// 
 80097f2:	2001      	movs	r0, #1
 80097f4:	f7fd fd96 	bl	8007324 <DCM_brakeMot>
	GYRO_endErrChkAngle();					// 
 80097f8:	f7fe f8c0 	bl	800797c <GYRO_endErrChkAngle>
}
 80097fc:	bf00      	nop
 80097fe:	3788      	adds	r7, #136	; 0x88
 8009800:	46bd      	mov	sp, r7
 8009802:	ecbd 8b02 	vpop	{d8}
 8009806:	bdb0      	pop	{r4, r5, r7, pc}
 8009808:	41a00000 	.word	0x41a00000
 800980c:	200006dc 	.word	0x200006dc
 8009810:	200002d8 	.word	0x200002d8
 8009814:	3fe00000 	.word	0x3fe00000

08009818 <MOT_setSuraStaSpeed>:

void MOT_setSuraStaSpeed( float f_speed )
{
 8009818:	b480      	push	{r7}
 800981a:	b083      	sub	sp, #12
 800981c:	af00      	add	r7, sp, #0
 800981e:	ed87 0a01 	vstr	s0, [r7, #4]
	f_MotSuraStaSpeed = f_speed;
 8009822:	4a04      	ldr	r2, [pc, #16]	; (8009834 <MOT_setSuraStaSpeed+0x1c>)
 8009824:	687b      	ldr	r3, [r7, #4]
 8009826:	6013      	str	r3, [r2, #0]

}
 8009828:	bf00      	nop
 800982a:	370c      	adds	r7, #12
 800982c:	46bd      	mov	sp, r7
 800982e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009832:	4770      	bx	lr
 8009834:	2000029c 	.word	0x2000029c

08009838 <MOT_setTrgtSpeed>:
{
	return f_MotSuraStaSpeed;
}

float MOT_setTrgtSpeed(float f_speed)
{
 8009838:	b480      	push	{r7}
 800983a:	b083      	sub	sp, #12
 800983c:	af00      	add	r7, sp, #0
 800983e:	ed87 0a01 	vstr	s0, [r7, #4]
	f_MotTrgtSpeed = f_speed;
 8009842:	4a07      	ldr	r2, [pc, #28]	; (8009860 <MOT_setTrgtSpeed+0x28>)
 8009844:	687b      	ldr	r3, [r7, #4]
 8009846:	6013      	str	r3, [r2, #0]
	return f_MotTrgtSpeed;
 8009848:	4b05      	ldr	r3, [pc, #20]	; (8009860 <MOT_setTrgtSpeed+0x28>)
 800984a:	681b      	ldr	r3, [r3, #0]
 800984c:	ee07 3a90 	vmov	s15, r3
}
 8009850:	eeb0 0a67 	vmov.f32	s0, s15
 8009854:	370c      	adds	r7, #12
 8009856:	46bd      	mov	sp, r7
 8009858:	f85d 7b04 	ldr.w	r7, [sp], #4
 800985c:	4770      	bx	lr
 800985e:	bf00      	nop
 8009860:	20000298 	.word	0x20000298

08009864 <MOT_setNowSpeed>:

void MOT_setNowSpeed(float f_speed)
{
 8009864:	b480      	push	{r7}
 8009866:	b083      	sub	sp, #12
 8009868:	af00      	add	r7, sp, #0
 800986a:	ed87 0a01 	vstr	s0, [r7, #4]
	f_MotNowSpeed = f_speed;
 800986e:	4a04      	ldr	r2, [pc, #16]	; (8009880 <MOT_setNowSpeed+0x1c>)
 8009870:	687b      	ldr	r3, [r7, #4]
 8009872:	6013      	str	r3, [r2, #0]
}
 8009874:	bf00      	nop
 8009876:	370c      	adds	r7, #12
 8009878:	46bd      	mov	sp, r7
 800987a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800987e:	4770      	bx	lr
 8009880:	20000294 	.word	0x20000294

08009884 <MOT_goHitBackWall>:

void MOT_goHitBackWall(void)
{
 8009884:	b580      	push	{r7, lr}
 8009886:	b09e      	sub	sp, #120	; 0x78
 8009888:	af00      	add	r7, sp, #0

	/* ---------------- */
	/*    */
	/* ---------------- */
	/*  */
	st_info.f_acc1= 1200;												// 1[rad/s^2]												// 3[rad/s^2]
 800988a:	4b23      	ldr	r3, [pc, #140]	; (8009918 <MOT_goHitBackWall+0x94>)
 800988c:	63bb      	str	r3, [r7, #56]	; 0x38

	GYRO_staErrChkAngle();			// 
 800988e:	f7fe f863 	bl	8007958 <GYRO_staErrChkAngle>
	/*            */
	/* ================ */
	/* ------ */
	/*    */
	/* ------ */
	st_data.en_type			= CTRL_HIT_WALL;
 8009892:	2306      	movs	r3, #6
 8009894:	713b      	strb	r3, [r7, #4]
	st_data.f_acc			= st_info.f_acc1;						// 
 8009896:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009898:	60fb      	str	r3, [r7, #12]
	st_data.f_now			= 0;						// 
 800989a:	f04f 0300 	mov.w	r3, #0
 800989e:	613b      	str	r3, [r7, #16]
	st_data.f_trgt			= 0;						// 
 80098a0:	f04f 0300 	mov.w	r3, #0
 80098a4:	617b      	str	r3, [r7, #20]
	st_data.f_nowDist		= 0;						// 
 80098a6:	f04f 0300 	mov.w	r3, #0
 80098aa:	61bb      	str	r3, [r7, #24]
	st_data.f_dist			= 0;						// 
 80098ac:	f04f 0300 	mov.w	r3, #0
 80098b0:	61fb      	str	r3, [r7, #28]
	st_data.f_accAngleS		= 0;		// 
 80098b2:	f04f 0300 	mov.w	r3, #0
 80098b6:	623b      	str	r3, [r7, #32]
	st_data.f_nowAngleS		= 0;						// 
 80098b8:	f04f 0300 	mov.w	r3, #0
 80098bc:	627b      	str	r3, [r7, #36]	; 0x24
	st_data.f_trgtAngleS		= 0;		// 
 80098be:	f04f 0300 	mov.w	r3, #0
 80098c2:	62bb      	str	r3, [r7, #40]	; 0x28
	st_data.f_nowAngle		= 0;						// 
 80098c4:	f04f 0300 	mov.w	r3, #0
 80098c8:	62fb      	str	r3, [r7, #44]	; 0x2c
	st_data.f_angle			= 0;			// 
 80098ca:	f04f 0300 	mov.w	r3, #0
 80098ce:	633b      	str	r3, [r7, #48]	; 0x30
	st_data.f_time 			= 0;						//  [sec]  
 80098d0:	f04f 0300 	mov.w	r3, #0
 80098d4:	60bb      	str	r3, [r7, #8]
	CTRL_clrData();										// /
 80098d6:	f7fb ff27 	bl	8005728 <CTRL_clrData>
	CTRL_setData( &st_data );							// 
 80098da:	1d3b      	adds	r3, r7, #4
 80098dc:	4618      	mov	r0, r3
 80098de:	f7fb ff9f 	bl	8005820 <CTRL_setData>
	DCM_staMotAll();									// ON
 80098e2:	f7fd fd43 	bl	800736c <DCM_staMotAll>
//	printf(" %f  %f\r\n",st_data.f_trgt,st_data.f_dist);

	/**/
	LL_mDelay(400);				// 
 80098e6:	f44f 70c8 	mov.w	r0, #400	; 0x190
 80098ea:	f004 f989 	bl	800dc00 <LL_mDelay>
	CTRL_stop();			// 
 80098ee:	f7fb ff0b 	bl	8005708 <CTRL_stop>
	DCM_brakeMot( DCM_R );		// 
 80098f2:	2000      	movs	r0, #0
 80098f4:	f7fd fd16 	bl	8007324 <DCM_brakeMot>
	DCM_brakeMot( DCM_L );		// 
 80098f8:	2001      	movs	r0, #1
 80098fa:	f7fd fd13 	bl	8007324 <DCM_brakeMot>

	LL_mDelay(100);
 80098fe:	2064      	movs	r0, #100	; 0x64
 8009900:	f004 f97e 	bl	800dc00 <LL_mDelay>

	f_MotNowSpeed = 0.0f;		//
 8009904:	4b05      	ldr	r3, [pc, #20]	; (800991c <MOT_goHitBackWall+0x98>)
 8009906:	f04f 0200 	mov.w	r2, #0
 800990a:	601a      	str	r2, [r3, #0]

	GYRO_endErrChkAngle();					// 
 800990c:	f7fe f836 	bl	800797c <GYRO_endErrChkAngle>

}
 8009910:	bf00      	nop
 8009912:	3778      	adds	r7, #120	; 0x78
 8009914:	46bd      	mov	sp, r7
 8009916:	bd80      	pop	{r7, pc}
 8009918:	44960000 	.word	0x44960000
 800991c:	20000294 	.word	0x20000294

08009920 <MOT_goSla>:

void MOT_goSla( enMOT_SURA_CMD en_type, stSLA* p_sla )
{
 8009920:	b5b0      	push	{r4, r5, r7, lr}
 8009922:	b0a2      	sub	sp, #136	; 0x88
 8009924:	af00      	add	r7, sp, #0
 8009926:	4603      	mov	r3, r0
 8009928:	6039      	str	r1, [r7, #0]
 800992a:	71fb      	strb	r3, [r7, #7]

	/* ---------------- */
	/*    */
	/* ---------------- */
	/*  */
	st_info.f_acc1 		= 0;																// 1[mm/s^2]
 800992c:	f04f 0300 	mov.w	r3, #0
 8009930:	643b      	str	r3, [r7, #64]	; 0x40
	st_info.f_acc3 		= 0;																// 3[mm/s^2]
 8009932:	f04f 0300 	mov.w	r3, #0
 8009936:	647b      	str	r3, [r7, #68]	; 0x44

	/*  */
	st_info.f_now		= p_sla->f_speed;													// 
 8009938:	683b      	ldr	r3, [r7, #0]
 800993a:	681b      	ldr	r3, [r3, #0]
 800993c:	64bb      	str	r3, [r7, #72]	; 0x48
	st_info.f_trgt		= p_sla->f_speed;													// 
 800993e:	683b      	ldr	r3, [r7, #0]
 8009940:	681b      	ldr	r3, [r3, #0]
 8009942:	64fb      	str	r3, [r7, #76]	; 0x4c
	st_info.f_last		= p_sla->f_speed;													// 
 8009944:	683b      	ldr	r3, [r7, #0]
 8009946:	681b      	ldr	r3, [r3, #0]
 8009948:	653b      	str	r3, [r7, #80]	; 0x50

	/*  */
	st_info.f_dist		= 0;																// 
 800994a:	f04f 0300 	mov.w	r3, #0
 800994e:	657b      	str	r3, [r7, #84]	; 0x54
	st_info.f_l1		= 0;																// 1[mm]
 8009950:	f04f 0300 	mov.w	r3, #0
 8009954:	65bb      	str	r3, [r7, #88]	; 0x58
	st_info.f_l1_2		= 0;																// 1+2[mm]
 8009956:	f04f 0300 	mov.w	r3, #0
 800995a:	65fb      	str	r3, [r7, #92]	; 0x5c

	/*  */
	st_info.f_accAngleS1= p_sla->f_angAcc;													// 1[deg/s^2]
 800995c:	683b      	ldr	r3, [r7, #0]
 800995e:	685b      	ldr	r3, [r3, #4]
 8009960:	663b      	str	r3, [r7, #96]	; 0x60
	st_info.f_accAngleS3= p_sla->f_angAcc;													// 3[deg/s^2]
 8009962:	683b      	ldr	r3, [r7, #0]
 8009964:	685b      	ldr	r3, [r3, #4]
 8009966:	667b      	str	r3, [r7, #100]	; 0x64

	/*  */
	st_info.f_nowAngleS	= 0;																// [deg/s]
 8009968:	f04f 0300 	mov.w	r3, #0
 800996c:	66bb      	str	r3, [r7, #104]	; 0x68
	st_info.f_trgtAngleS= p_sla->f_angvel;													// 
 800996e:	683b      	ldr	r3, [r7, #0]
 8009970:	689b      	ldr	r3, [r3, #8]
 8009972:	66fb      	str	r3, [r7, #108]	; 0x6c
	st_info.f_lastAngleS= 0;																// 
 8009974:	f04f 0300 	mov.w	r3, #0
 8009978:	673b      	str	r3, [r7, #112]	; 0x70

	/*  */
	st_info.f_angle		= p_sla->f_ang_Total;												// [deg]
 800997a:	683b      	ldr	r3, [r7, #0]
 800997c:	6a1b      	ldr	r3, [r3, #32]
 800997e:	677b      	str	r3, [r7, #116]	; 0x74
	st_info.f_angle1	= p_sla->f_ang_AccEnd;												// 1[deg]
 8009980:	683b      	ldr	r3, [r7, #0]
 8009982:	699b      	ldr	r3, [r3, #24]
 8009984:	67bb      	str	r3, [r7, #120]	; 0x78
	st_info.f_angle1_2	= p_sla->f_ang_ConstEnd;											// 1+2[deg]
 8009986:	683b      	ldr	r3, [r7, #0]
 8009988:	69db      	ldr	r3, [r3, #28]
 800998a:	67fb      	str	r3, [r7, #124]	; 0x7c

	/*  */
	if( ( en_type == MOT_R90S ) ||
 800998c:	79fb      	ldrb	r3, [r7, #7]
 800998e:	2b00      	cmp	r3, #0
 8009990:	d00e      	beq.n	80099b0 <MOT_goSla+0x90>
 8009992:	79fb      	ldrb	r3, [r7, #7]
 8009994:	2b02      	cmp	r3, #2
 8009996:	d00b      	beq.n	80099b0 <MOT_goSla+0x90>
		( en_type == MOT_R45S_S2N ) || ( en_type == MOT_R45S_N2S ) ||
 8009998:	79fb      	ldrb	r3, [r7, #7]
 800999a:	2b04      	cmp	r3, #4
 800999c:	d008      	beq.n	80099b0 <MOT_goSla+0x90>
 800999e:	79fb      	ldrb	r3, [r7, #7]
 80099a0:	2b06      	cmp	r3, #6
 80099a2:	d005      	beq.n	80099b0 <MOT_goSla+0x90>
		( en_type == MOT_R90S_N ) ||
 80099a4:	79fb      	ldrb	r3, [r7, #7]
 80099a6:	2b08      	cmp	r3, #8
 80099a8:	d002      	beq.n	80099b0 <MOT_goSla+0x90>
		( en_type == MOT_R135S_S2N ) || ( en_type == MOT_R135S_N2S )
 80099aa:	79fb      	ldrb	r3, [r7, #7]
 80099ac:	2b0a      	cmp	r3, #10
 80099ae:	d11e      	bne.n	80099ee <MOT_goSla+0xce>
	){
		st_info.f_accAngleS1 *= -1;
 80099b0:	edd7 7a18 	vldr	s15, [r7, #96]	; 0x60
 80099b4:	eef1 7a67 	vneg.f32	s15, s15
 80099b8:	edc7 7a18 	vstr	s15, [r7, #96]	; 0x60
		st_info.f_trgtAngleS *= -1;
 80099bc:	edd7 7a1b 	vldr	s15, [r7, #108]	; 0x6c
 80099c0:	eef1 7a67 	vneg.f32	s15, s15
 80099c4:	edc7 7a1b 	vstr	s15, [r7, #108]	; 0x6c
		st_info.f_angle      *= -1;
 80099c8:	edd7 7a1d 	vldr	s15, [r7, #116]	; 0x74
 80099cc:	eef1 7a67 	vneg.f32	s15, s15
 80099d0:	edc7 7a1d 	vstr	s15, [r7, #116]	; 0x74
		st_info.f_angle1     *= -1;
 80099d4:	edd7 7a1e 	vldr	s15, [r7, #120]	; 0x78
 80099d8:	eef1 7a67 	vneg.f32	s15, s15
 80099dc:	edc7 7a1e 	vstr	s15, [r7, #120]	; 0x78
		st_info.f_angle1_2   *= -1;
 80099e0:	edd7 7a1f 	vldr	s15, [r7, #124]	; 0x7c
 80099e4:	eef1 7a67 	vneg.f32	s15, s15
 80099e8:	edc7 7a1f 	vstr	s15, [r7, #124]	; 0x7c
 80099ec:	e005      	b.n	80099fa <MOT_goSla+0xda>
	}
	else{
		st_info.f_accAngleS3 *= -1;
 80099ee:	edd7 7a19 	vldr	s15, [r7, #100]	; 0x64
 80099f2:	eef1 7a67 	vneg.f32	s15, s15
 80099f6:	edc7 7a19 	vstr	s15, [r7, #100]	; 0x64
	}

	/*  */
	if( ( en_type == MOT_R45S_N2S ) || ( en_type == MOT_L45S_N2S ) || ( en_type == MOT_R135S_N2S ) || ( en_type == MOT_L135S_N2S ) ){ 		// 
 80099fa:	79fb      	ldrb	r3, [r7, #7]
 80099fc:	2b04      	cmp	r3, #4
 80099fe:	d008      	beq.n	8009a12 <MOT_goSla+0xf2>
 8009a00:	79fb      	ldrb	r3, [r7, #7]
 8009a02:	2b05      	cmp	r3, #5
 8009a04:	d005      	beq.n	8009a12 <MOT_goSla+0xf2>
 8009a06:	79fb      	ldrb	r3, [r7, #7]
 8009a08:	2b0a      	cmp	r3, #10
 8009a0a:	d002      	beq.n	8009a12 <MOT_goSla+0xf2>
 8009a0c:	79fb      	ldrb	r3, [r7, #7]
 8009a0e:	2b0b      	cmp	r3, #11
 8009a10:	d108      	bne.n	8009a24 <MOT_goSla+0x104>
		f_entryLen  = p_sla->f_escapeLen;
 8009a12:	683b      	ldr	r3, [r7, #0]
 8009a14:	691b      	ldr	r3, [r3, #16]
 8009a16:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
		f_escapeLen = p_sla->f_entryLen;
 8009a1a:	683b      	ldr	r3, [r7, #0]
 8009a1c:	68db      	ldr	r3, [r3, #12]
 8009a1e:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8009a22:	e007      	b.n	8009a34 <MOT_goSla+0x114>
	}
	else{		// 
		f_entryLen  = p_sla->f_entryLen;
 8009a24:	683b      	ldr	r3, [r7, #0]
 8009a26:	68db      	ldr	r3, [r3, #12]
 8009a28:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
		f_escapeLen = p_sla->f_escapeLen;
 8009a2c:	683b      	ldr	r3, [r7, #0]
 8009a2e:	691b      	ldr	r3, [r3, #16]
 8009a30:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
	}

	GYRO_staErrChkAngle();			// 
 8009a34:	f7fd ff90 	bl	8007958 <GYRO_staErrChkAngle>
	/*      entry      */
	/* ================ */
	/* ------------------------ */
	/*  acc  */
	/* ------------------------ */
	st_data.en_type			= CTRL_ENTRY_SURA;
 8009a38:	230a      	movs	r3, #10
 8009a3a:	733b      	strb	r3, [r7, #12]
	st_data.f_acc			= 0;						// 
 8009a3c:	f04f 0300 	mov.w	r3, #0
 8009a40:	617b      	str	r3, [r7, #20]
	st_data.f_now			= st_info.f_now;			// 
 8009a42:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8009a44:	61bb      	str	r3, [r7, #24]
	st_data.f_trgt			= st_info.f_now;			// 
 8009a46:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8009a48:	61fb      	str	r3, [r7, #28]
	st_data.f_nowDist		= 0;						// 
 8009a4a:	f04f 0300 	mov.w	r3, #0
 8009a4e:	623b      	str	r3, [r7, #32]
	st_data.f_dist			= f_entryLen;				// 
 8009a50:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8009a54:	627b      	str	r3, [r7, #36]	; 0x24
	st_data.f_accAngleS		= 0;						// 
 8009a56:	f04f 0300 	mov.w	r3, #0
 8009a5a:	62bb      	str	r3, [r7, #40]	; 0x28
	st_data.f_nowAngleS		= 0;						// 
 8009a5c:	f04f 0300 	mov.w	r3, #0
 8009a60:	62fb      	str	r3, [r7, #44]	; 0x2c
	st_data.f_trgtAngleS	= 0;						// 
 8009a62:	f04f 0300 	mov.w	r3, #0
 8009a66:	633b      	str	r3, [r7, #48]	; 0x30
	st_data.f_nowAngle		= 0;						// 
 8009a68:	f04f 0300 	mov.w	r3, #0
 8009a6c:	637b      	str	r3, [r7, #52]	; 0x34
	st_data.f_angle			= 0;						// 
 8009a6e:	f04f 0300 	mov.w	r3, #0
 8009a72:	63bb      	str	r3, [r7, #56]	; 0x38
	st_data.f_time 			= 0;						//  [sec]  
 8009a74:	f04f 0300 	mov.w	r3, #0
 8009a78:	613b      	str	r3, [r7, #16]
	CTRL_clrData();										// /
 8009a7a:	f7fb fe55 	bl	8005728 <CTRL_clrData>
	CTRL_setData( &st_data );							// 
 8009a7e:	f107 030c 	add.w	r3, r7, #12
 8009a82:	4618      	mov	r0, r3
 8009a84:	f7fb fecc 	bl	8005820 <CTRL_setData>
	DCM_staMotAll();									// ON
 8009a88:	f7fd fc70 	bl	800736c <DCM_staMotAll>

	while( Get_NowDist() < f_entryLen + uc_dist_control ){				// 
 8009a8c:	e01d      	b.n	8009aca <MOT_goSla+0x1aa>
		if((DIST_getNowVal( DIST_SEN_R_FRONT )>R_FRONT_CTRL)&&(DIST_getNowVal( DIST_SEN_L_FRONT )>L_FRONT_CTRL))break;
 8009a8e:	2000      	movs	r0, #0
 8009a90:	f000 fcd8 	bl	800a444 <DIST_getNowVal>
 8009a94:	4603      	mov	r3, r0
 8009a96:	461a      	mov	r2, r3
 8009a98:	f240 23da 	movw	r3, #730	; 0x2da
 8009a9c:	429a      	cmp	r2, r3
 8009a9e:	dd06      	ble.n	8009aae <MOT_goSla+0x18e>
 8009aa0:	2001      	movs	r0, #1
 8009aa2:	f000 fccf 	bl	800a444 <DIST_getNowVal>
 8009aa6:	4603      	mov	r3, r0
 8009aa8:	f5b3 7fbe 	cmp.w	r3, #380	; 0x17c
 8009aac:	dc21      	bgt.n	8009af2 <MOT_goSla+0x1d2>
		if( SYS_isOutOfCtrl() == TRUE ){
 8009aae:	f7fd fc03 	bl	80072b8 <SYS_isOutOfCtrl>
 8009ab2:	4603      	mov	r3, r0
 8009ab4:	2b00      	cmp	r3, #0
 8009ab6:	d008      	beq.n	8009aca <MOT_goSla+0x1aa>
			CTRL_stop();
 8009ab8:	f7fb fe26 	bl	8005708 <CTRL_stop>
			DCM_brakeMot( DCM_R );		// 
 8009abc:	2000      	movs	r0, #0
 8009abe:	f7fd fc31 	bl	8007324 <DCM_brakeMot>
			DCM_brakeMot( DCM_L );		// 
 8009ac2:	2001      	movs	r0, #1
 8009ac4:	f7fd fc2e 	bl	8007324 <DCM_brakeMot>
			break;
 8009ac8:	e014      	b.n	8009af4 <MOT_goSla+0x1d4>
	while( Get_NowDist() < f_entryLen + uc_dist_control ){				// 
 8009aca:	f7fb fd97 	bl	80055fc <Get_NowDist>
 8009ace:	eef0 6a40 	vmov.f32	s13, s0
 8009ad2:	4bb9      	ldr	r3, [pc, #740]	; (8009db8 <MOT_goSla+0x498>)
 8009ad4:	781b      	ldrb	r3, [r3, #0]
 8009ad6:	ee07 3a90 	vmov	s15, r3
 8009ada:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8009ade:	edd7 7a21 	vldr	s15, [r7, #132]	; 0x84
 8009ae2:	ee77 7a27 	vadd.f32	s15, s14, s15
 8009ae6:	eef4 6ae7 	vcmpe.f32	s13, s15
 8009aea:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009aee:	d4ce      	bmi.n	8009a8e <MOT_goSla+0x16e>
 8009af0:	e000      	b.n	8009af4 <MOT_goSla+0x1d4>
		if((DIST_getNowVal( DIST_SEN_R_FRONT )>R_FRONT_CTRL)&&(DIST_getNowVal( DIST_SEN_L_FRONT )>L_FRONT_CTRL))break;
 8009af2:	bf00      	nop
//	LED_off(LED1);
//	log_in(0);
	/* ------ */
	/*  acc  */
	/* ------ */
	st_data.en_type			= CTRL_ACC_SURA;
 8009af4:	230b      	movs	r3, #11
 8009af6:	733b      	strb	r3, [r7, #12]
	st_data.f_acc			= 0;						// 
 8009af8:	f04f 0300 	mov.w	r3, #0
 8009afc:	617b      	str	r3, [r7, #20]
	st_data.f_now			= st_info.f_now;			// 
 8009afe:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8009b00:	61bb      	str	r3, [r7, #24]
	st_data.f_trgt			= st_info.f_now;			// 
 8009b02:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8009b04:	61fb      	str	r3, [r7, #28]
	st_data.f_nowDist		= f_entryLen;				//
 8009b06:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8009b0a:	623b      	str	r3, [r7, #32]
	st_data.f_dist			= f_entryLen + st_info.f_now * p_sla->us_accAngvelTime * 0.001;		// 
 8009b0c:	f8d7 0084 	ldr.w	r0, [r7, #132]	; 0x84
 8009b10:	f7f6 fd42 	bl	8000598 <__aeabi_f2d>
 8009b14:	4604      	mov	r4, r0
 8009b16:	460d      	mov	r5, r1
 8009b18:	ed97 7a12 	vldr	s14, [r7, #72]	; 0x48
 8009b1c:	683b      	ldr	r3, [r7, #0]
 8009b1e:	8a9b      	ldrh	r3, [r3, #20]
 8009b20:	ee07 3a90 	vmov	s15, r3
 8009b24:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8009b28:	ee67 7a27 	vmul.f32	s15, s14, s15
 8009b2c:	ee17 0a90 	vmov	r0, s15
 8009b30:	f7f6 fd32 	bl	8000598 <__aeabi_f2d>
 8009b34:	a39e      	add	r3, pc, #632	; (adr r3, 8009db0 <MOT_goSla+0x490>)
 8009b36:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009b3a:	f7f6 fd85 	bl	8000648 <__aeabi_dmul>
 8009b3e:	4602      	mov	r2, r0
 8009b40:	460b      	mov	r3, r1
 8009b42:	4620      	mov	r0, r4
 8009b44:	4629      	mov	r1, r5
 8009b46:	f7f6 fbc9 	bl	80002dc <__adddf3>
 8009b4a:	4603      	mov	r3, r0
 8009b4c:	460c      	mov	r4, r1
 8009b4e:	4618      	mov	r0, r3
 8009b50:	4621      	mov	r1, r4
 8009b52:	f7f7 f871 	bl	8000c38 <__aeabi_d2f>
 8009b56:	4603      	mov	r3, r0
 8009b58:	627b      	str	r3, [r7, #36]	; 0x24
	st_data.f_accAngleS		= st_info.f_accAngleS1;		// 
 8009b5a:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8009b5c:	62bb      	str	r3, [r7, #40]	; 0x28
	st_data.f_nowAngleS		= 0;						// 
 8009b5e:	f04f 0300 	mov.w	r3, #0
 8009b62:	62fb      	str	r3, [r7, #44]	; 0x2c
	st_data.f_trgtAngleS		= st_info.f_trgtAngleS;		// 
 8009b64:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8009b66:	633b      	str	r3, [r7, #48]	; 0x30
	st_data.f_nowAngle		= 0;						// 
 8009b68:	f04f 0300 	mov.w	r3, #0
 8009b6c:	637b      	str	r3, [r7, #52]	; 0x34
	st_data.f_angle			= st_info.f_angle1;			// 
 8009b6e:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8009b70:	63bb      	str	r3, [r7, #56]	; 0x38
	st_data.f_time 			= p_sla->us_accAngvelTime * 0.001;			// [msec]  [sec]
 8009b72:	683b      	ldr	r3, [r7, #0]
 8009b74:	8a9b      	ldrh	r3, [r3, #20]
 8009b76:	4618      	mov	r0, r3
 8009b78:	f7f6 fcfc 	bl	8000574 <__aeabi_i2d>
 8009b7c:	a38c      	add	r3, pc, #560	; (adr r3, 8009db0 <MOT_goSla+0x490>)
 8009b7e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009b82:	f7f6 fd61 	bl	8000648 <__aeabi_dmul>
 8009b86:	4603      	mov	r3, r0
 8009b88:	460c      	mov	r4, r1
 8009b8a:	4618      	mov	r0, r3
 8009b8c:	4621      	mov	r1, r4
 8009b8e:	f7f7 f853 	bl	8000c38 <__aeabi_d2f>
 8009b92:	4603      	mov	r3, r0
 8009b94:	613b      	str	r3, [r7, #16]
	CTRL_setData( &st_data );							// 
 8009b96:	f107 030c 	add.w	r3, r7, #12
 8009b9a:	4618      	mov	r0, r3
 8009b9c:	f7fb fe40 	bl	8005820 <CTRL_setData>
//	printf("trgtangleS %5.2f\n\r",st_data.f_trgtAngleS);
	if( IS_R_SLA( en_type ) == TRUE ) {		// -
 8009ba0:	79fb      	ldrb	r3, [r7, #7]
 8009ba2:	f003 0301 	and.w	r3, r3, #1
 8009ba6:	b2db      	uxtb	r3, r3
 8009ba8:	2b00      	cmp	r3, #0
 8009baa:	d133      	bne.n	8009c14 <MOT_goSla+0x2f4>
		while( ( Get_NowAngle() > st_info.f_angle1 ) && ( Get_NowDist() < st_data.f_dist ) ){			// 
 8009bac:	e00d      	b.n	8009bca <MOT_goSla+0x2aa>
			if( SYS_isOutOfCtrl() == TRUE ){
 8009bae:	f7fd fb83 	bl	80072b8 <SYS_isOutOfCtrl>
 8009bb2:	4603      	mov	r3, r0
 8009bb4:	2b00      	cmp	r3, #0
 8009bb6:	d008      	beq.n	8009bca <MOT_goSla+0x2aa>
				CTRL_stop();
 8009bb8:	f7fb fda6 	bl	8005708 <CTRL_stop>
				DCM_brakeMot( DCM_R );		// 
 8009bbc:	2000      	movs	r0, #0
 8009bbe:	f7fd fbb1 	bl	8007324 <DCM_brakeMot>
				DCM_brakeMot( DCM_L );		// 
 8009bc2:	2001      	movs	r0, #1
 8009bc4:	f7fd fbae 	bl	8007324 <DCM_brakeMot>
				break;
 8009bc8:	e03a      	b.n	8009c40 <MOT_goSla+0x320>
		while( ( Get_NowAngle() > st_info.f_angle1 ) && ( Get_NowDist() < st_data.f_dist ) ){			// 
 8009bca:	f7fb fd35 	bl	8005638 <Get_NowAngle>
 8009bce:	eeb0 7a40 	vmov.f32	s14, s0
 8009bd2:	edd7 7a1e 	vldr	s15, [r7, #120]	; 0x78
 8009bd6:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8009bda:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009bde:	dd2f      	ble.n	8009c40 <MOT_goSla+0x320>
 8009be0:	f7fb fd0c 	bl	80055fc <Get_NowDist>
 8009be4:	eeb0 7a40 	vmov.f32	s14, s0
 8009be8:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 8009bec:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8009bf0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009bf4:	d4db      	bmi.n	8009bae <MOT_goSla+0x28e>
 8009bf6:	e023      	b.n	8009c40 <MOT_goSla+0x320>
			}				// 
		}
	}
	else{
		while( ( Get_NowAngle() < st_info.f_angle1 ) && ( Get_NowDist() < st_data.f_dist ) ){			// 
			if( SYS_isOutOfCtrl() == TRUE ){
 8009bf8:	f7fd fb5e 	bl	80072b8 <SYS_isOutOfCtrl>
 8009bfc:	4603      	mov	r3, r0
 8009bfe:	2b00      	cmp	r3, #0
 8009c00:	d008      	beq.n	8009c14 <MOT_goSla+0x2f4>
				CTRL_stop();
 8009c02:	f7fb fd81 	bl	8005708 <CTRL_stop>
				DCM_brakeMot( DCM_R );		// 
 8009c06:	2000      	movs	r0, #0
 8009c08:	f7fd fb8c 	bl	8007324 <DCM_brakeMot>
				DCM_brakeMot( DCM_L );		// 
 8009c0c:	2001      	movs	r0, #1
 8009c0e:	f7fd fb89 	bl	8007324 <DCM_brakeMot>
				break;
 8009c12:	e015      	b.n	8009c40 <MOT_goSla+0x320>
		while( ( Get_NowAngle() < st_info.f_angle1 ) && ( Get_NowDist() < st_data.f_dist ) ){			// 
 8009c14:	f7fb fd10 	bl	8005638 <Get_NowAngle>
 8009c18:	eeb0 7a40 	vmov.f32	s14, s0
 8009c1c:	edd7 7a1e 	vldr	s15, [r7, #120]	; 0x78
 8009c20:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8009c24:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009c28:	d50a      	bpl.n	8009c40 <MOT_goSla+0x320>
 8009c2a:	f7fb fce7 	bl	80055fc <Get_NowDist>
 8009c2e:	eeb0 7a40 	vmov.f32	s14, s0
 8009c32:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 8009c36:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8009c3a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009c3e:	d4db      	bmi.n	8009bf8 <MOT_goSla+0x2d8>
//	log_in(0);
//	log_in(f_NowAngle);
	/* ------ */
	/*  const  */
	/* ------ */
	st_data.en_type			= CTRL_CONST_SURA;
 8009c40:	230c      	movs	r3, #12
 8009c42:	733b      	strb	r3, [r7, #12]
	st_data.f_acc			= 0;						// 
 8009c44:	f04f 0300 	mov.w	r3, #0
 8009c48:	617b      	str	r3, [r7, #20]
	st_data.f_now			= st_info.f_now;			// 
 8009c4a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8009c4c:	61bb      	str	r3, [r7, #24]
	st_data.f_trgt			= st_info.f_now;			// 
 8009c4e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8009c50:	61fb      	str	r3, [r7, #28]
	st_data.f_nowDist		= f_entryLen + st_info.f_now * p_sla->us_accAngvelTime * 0.001;
 8009c52:	f8d7 0084 	ldr.w	r0, [r7, #132]	; 0x84
 8009c56:	f7f6 fc9f 	bl	8000598 <__aeabi_f2d>
 8009c5a:	4604      	mov	r4, r0
 8009c5c:	460d      	mov	r5, r1
 8009c5e:	ed97 7a12 	vldr	s14, [r7, #72]	; 0x48
 8009c62:	683b      	ldr	r3, [r7, #0]
 8009c64:	8a9b      	ldrh	r3, [r3, #20]
 8009c66:	ee07 3a90 	vmov	s15, r3
 8009c6a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8009c6e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8009c72:	ee17 0a90 	vmov	r0, s15
 8009c76:	f7f6 fc8f 	bl	8000598 <__aeabi_f2d>
 8009c7a:	a34d      	add	r3, pc, #308	; (adr r3, 8009db0 <MOT_goSla+0x490>)
 8009c7c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009c80:	f7f6 fce2 	bl	8000648 <__aeabi_dmul>
 8009c84:	4602      	mov	r2, r0
 8009c86:	460b      	mov	r3, r1
 8009c88:	4620      	mov	r0, r4
 8009c8a:	4629      	mov	r1, r5
 8009c8c:	f7f6 fb26 	bl	80002dc <__adddf3>
 8009c90:	4603      	mov	r3, r0
 8009c92:	460c      	mov	r4, r1
 8009c94:	4618      	mov	r0, r3
 8009c96:	4621      	mov	r1, r4
 8009c98:	f7f6 ffce 	bl	8000c38 <__aeabi_d2f>
 8009c9c:	4603      	mov	r3, r0
 8009c9e:	623b      	str	r3, [r7, #32]
	st_data.f_dist			= f_entryLen + st_info.f_now * ( p_sla->us_constAngvelTime + p_sla->us_accAngvelTime ) * 0.001;		// 
 8009ca0:	f8d7 0084 	ldr.w	r0, [r7, #132]	; 0x84
 8009ca4:	f7f6 fc78 	bl	8000598 <__aeabi_f2d>
 8009ca8:	4604      	mov	r4, r0
 8009caa:	460d      	mov	r5, r1
 8009cac:	ed97 7a12 	vldr	s14, [r7, #72]	; 0x48
 8009cb0:	683b      	ldr	r3, [r7, #0]
 8009cb2:	8adb      	ldrh	r3, [r3, #22]
 8009cb4:	461a      	mov	r2, r3
 8009cb6:	683b      	ldr	r3, [r7, #0]
 8009cb8:	8a9b      	ldrh	r3, [r3, #20]
 8009cba:	4413      	add	r3, r2
 8009cbc:	ee07 3a90 	vmov	s15, r3
 8009cc0:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8009cc4:	ee67 7a27 	vmul.f32	s15, s14, s15
 8009cc8:	ee17 0a90 	vmov	r0, s15
 8009ccc:	f7f6 fc64 	bl	8000598 <__aeabi_f2d>
 8009cd0:	a337      	add	r3, pc, #220	; (adr r3, 8009db0 <MOT_goSla+0x490>)
 8009cd2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009cd6:	f7f6 fcb7 	bl	8000648 <__aeabi_dmul>
 8009cda:	4602      	mov	r2, r0
 8009cdc:	460b      	mov	r3, r1
 8009cde:	4620      	mov	r0, r4
 8009ce0:	4629      	mov	r1, r5
 8009ce2:	f7f6 fafb 	bl	80002dc <__adddf3>
 8009ce6:	4603      	mov	r3, r0
 8009ce8:	460c      	mov	r4, r1
 8009cea:	4618      	mov	r0, r3
 8009cec:	4621      	mov	r1, r4
 8009cee:	f7f6 ffa3 	bl	8000c38 <__aeabi_d2f>
 8009cf2:	4603      	mov	r3, r0
 8009cf4:	627b      	str	r3, [r7, #36]	; 0x24
	st_data.f_accAngleS		= 0;						// 
 8009cf6:	f04f 0300 	mov.w	r3, #0
 8009cfa:	62bb      	str	r3, [r7, #40]	; 0x28
	st_data.f_nowAngleS		= st_info.f_trgtAngleS;		// 
 8009cfc:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8009cfe:	62fb      	str	r3, [r7, #44]	; 0x2c
	st_data.f_trgtAngleS	= st_info.f_trgtAngleS;		// 
 8009d00:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8009d02:	633b      	str	r3, [r7, #48]	; 0x30
	st_data.f_nowAngle		= st_info.f_angle1;			// 
 8009d04:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8009d06:	637b      	str	r3, [r7, #52]	; 0x34
	st_data.f_angle			= st_info.f_angle1_2;		// 
 8009d08:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8009d0a:	63bb      	str	r3, [r7, #56]	; 0x38
	st_data.f_time 			= p_sla->us_constAngvelTime * 0.001;		// [msec]  [sec]
 8009d0c:	683b      	ldr	r3, [r7, #0]
 8009d0e:	8adb      	ldrh	r3, [r3, #22]
 8009d10:	4618      	mov	r0, r3
 8009d12:	f7f6 fc2f 	bl	8000574 <__aeabi_i2d>
 8009d16:	a326      	add	r3, pc, #152	; (adr r3, 8009db0 <MOT_goSla+0x490>)
 8009d18:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009d1c:	f7f6 fc94 	bl	8000648 <__aeabi_dmul>
 8009d20:	4603      	mov	r3, r0
 8009d22:	460c      	mov	r4, r1
 8009d24:	4618      	mov	r0, r3
 8009d26:	4621      	mov	r1, r4
 8009d28:	f7f6 ff86 	bl	8000c38 <__aeabi_d2f>
 8009d2c:	4603      	mov	r3, r0
 8009d2e:	613b      	str	r3, [r7, #16]
	CTRL_setData( &st_data );							// 
 8009d30:	f107 030c 	add.w	r3, r7, #12
 8009d34:	4618      	mov	r0, r3
 8009d36:	f7fb fd73 	bl	8005820 <CTRL_setData>

	if( IS_R_SLA( en_type ) == TRUE ) {		// -
 8009d3a:	79fb      	ldrb	r3, [r7, #7]
 8009d3c:	f003 0301 	and.w	r3, r3, #1
 8009d40:	b2db      	uxtb	r3, r3
 8009d42:	2b00      	cmp	r3, #0
 8009d44:	d13a      	bne.n	8009dbc <MOT_goSla+0x49c>
		while( ( Get_NowAngle() > st_info.f_angle1_2 ) && ( Get_NowDist() < st_data.f_dist ) ){		// 
 8009d46:	e00d      	b.n	8009d64 <MOT_goSla+0x444>
			if( SYS_isOutOfCtrl() == TRUE ){
 8009d48:	f7fd fab6 	bl	80072b8 <SYS_isOutOfCtrl>
 8009d4c:	4603      	mov	r3, r0
 8009d4e:	2b00      	cmp	r3, #0
 8009d50:	d008      	beq.n	8009d64 <MOT_goSla+0x444>
				CTRL_stop();
 8009d52:	f7fb fcd9 	bl	8005708 <CTRL_stop>
				DCM_brakeMot( DCM_R );		// 
 8009d56:	2000      	movs	r0, #0
 8009d58:	f7fd fae4 	bl	8007324 <DCM_brakeMot>
				DCM_brakeMot( DCM_L );		// 
 8009d5c:	2001      	movs	r0, #1
 8009d5e:	f7fd fae1 	bl	8007324 <DCM_brakeMot>
				break;
 8009d62:	e041      	b.n	8009de8 <MOT_goSla+0x4c8>
		while( ( Get_NowAngle() > st_info.f_angle1_2 ) && ( Get_NowDist() < st_data.f_dist ) ){		// 
 8009d64:	f7fb fc68 	bl	8005638 <Get_NowAngle>
 8009d68:	eeb0 7a40 	vmov.f32	s14, s0
 8009d6c:	edd7 7a1f 	vldr	s15, [r7, #124]	; 0x7c
 8009d70:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8009d74:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009d78:	dd36      	ble.n	8009de8 <MOT_goSla+0x4c8>
 8009d7a:	f7fb fc3f 	bl	80055fc <Get_NowDist>
 8009d7e:	eeb0 7a40 	vmov.f32	s14, s0
 8009d82:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 8009d86:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8009d8a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009d8e:	d4db      	bmi.n	8009d48 <MOT_goSla+0x428>
 8009d90:	e02a      	b.n	8009de8 <MOT_goSla+0x4c8>
			}				// 
		}
	}
	else{
		while( ( Get_NowAngle() < st_info.f_angle1_2 ) && ( Get_NowDist() < st_data.f_dist ) ){		// 
			if( SYS_isOutOfCtrl() == TRUE ){
 8009d92:	f7fd fa91 	bl	80072b8 <SYS_isOutOfCtrl>
 8009d96:	4603      	mov	r3, r0
 8009d98:	2b00      	cmp	r3, #0
 8009d9a:	d00f      	beq.n	8009dbc <MOT_goSla+0x49c>
				CTRL_stop();
 8009d9c:	f7fb fcb4 	bl	8005708 <CTRL_stop>
				DCM_brakeMot( DCM_R );		// 
 8009da0:	2000      	movs	r0, #0
 8009da2:	f7fd fabf 	bl	8007324 <DCM_brakeMot>
				DCM_brakeMot( DCM_L );		// 
 8009da6:	2001      	movs	r0, #1
 8009da8:	f7fd fabc 	bl	8007324 <DCM_brakeMot>
				break;
 8009dac:	e01c      	b.n	8009de8 <MOT_goSla+0x4c8>
 8009dae:	bf00      	nop
 8009db0:	d2f1a9fc 	.word	0xd2f1a9fc
 8009db4:	3f50624d 	.word	0x3f50624d
 8009db8:	20000f00 	.word	0x20000f00
		while( ( Get_NowAngle() < st_info.f_angle1_2 ) && ( Get_NowDist() < st_data.f_dist ) ){		// 
 8009dbc:	f7fb fc3c 	bl	8005638 <Get_NowAngle>
 8009dc0:	eeb0 7a40 	vmov.f32	s14, s0
 8009dc4:	edd7 7a1f 	vldr	s15, [r7, #124]	; 0x7c
 8009dc8:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8009dcc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009dd0:	d50a      	bpl.n	8009de8 <MOT_goSla+0x4c8>
 8009dd2:	f7fb fc13 	bl	80055fc <Get_NowDist>
 8009dd6:	eeb0 7a40 	vmov.f32	s14, s0
 8009dda:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 8009dde:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8009de2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009de6:	d4d4      	bmi.n	8009d92 <MOT_goSla+0x472>
//	log_in(0);
//	log_in(f_NowAngle);
	/* ------ */
	/*  dec  */
	/* ------ */
	st_data.en_type			= CTRL_DEC_SURA;
 8009de8:	230d      	movs	r3, #13
 8009dea:	733b      	strb	r3, [r7, #12]
	st_data.f_acc			= 0;						// 
 8009dec:	f04f 0300 	mov.w	r3, #0
 8009df0:	617b      	str	r3, [r7, #20]
	st_data.f_now			= st_info.f_now;			// 
 8009df2:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8009df4:	61bb      	str	r3, [r7, #24]
	st_data.f_trgt			= st_info.f_now;			// 
 8009df6:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8009df8:	61fb      	str	r3, [r7, #28]
	st_data.f_nowDist		= f_entryLen + st_info.f_now * ( p_sla->us_constAngvelTime + p_sla->us_accAngvelTime ) * 0.001;
 8009dfa:	f8d7 0084 	ldr.w	r0, [r7, #132]	; 0x84
 8009dfe:	f7f6 fbcb 	bl	8000598 <__aeabi_f2d>
 8009e02:	4604      	mov	r4, r0
 8009e04:	460d      	mov	r5, r1
 8009e06:	ed97 7a12 	vldr	s14, [r7, #72]	; 0x48
 8009e0a:	683b      	ldr	r3, [r7, #0]
 8009e0c:	8adb      	ldrh	r3, [r3, #22]
 8009e0e:	461a      	mov	r2, r3
 8009e10:	683b      	ldr	r3, [r7, #0]
 8009e12:	8a9b      	ldrh	r3, [r3, #20]
 8009e14:	4413      	add	r3, r2
 8009e16:	ee07 3a90 	vmov	s15, r3
 8009e1a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8009e1e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8009e22:	ee17 0a90 	vmov	r0, s15
 8009e26:	f7f6 fbb7 	bl	8000598 <__aeabi_f2d>
 8009e2a:	a3aa      	add	r3, pc, #680	; (adr r3, 800a0d4 <MOT_goSla+0x7b4>)
 8009e2c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009e30:	f7f6 fc0a 	bl	8000648 <__aeabi_dmul>
 8009e34:	4602      	mov	r2, r0
 8009e36:	460b      	mov	r3, r1
 8009e38:	4620      	mov	r0, r4
 8009e3a:	4629      	mov	r1, r5
 8009e3c:	f7f6 fa4e 	bl	80002dc <__adddf3>
 8009e40:	4603      	mov	r3, r0
 8009e42:	460c      	mov	r4, r1
 8009e44:	4618      	mov	r0, r3
 8009e46:	4621      	mov	r1, r4
 8009e48:	f7f6 fef6 	bl	8000c38 <__aeabi_d2f>
 8009e4c:	4603      	mov	r3, r0
 8009e4e:	623b      	str	r3, [r7, #32]
	st_data.f_dist			= f_entryLen + st_info.f_now * ( p_sla->us_constAngvelTime + p_sla->us_accAngvelTime * 2 ) * 0.001;		// 
 8009e50:	f8d7 0084 	ldr.w	r0, [r7, #132]	; 0x84
 8009e54:	f7f6 fba0 	bl	8000598 <__aeabi_f2d>
 8009e58:	4604      	mov	r4, r0
 8009e5a:	460d      	mov	r5, r1
 8009e5c:	ed97 7a12 	vldr	s14, [r7, #72]	; 0x48
 8009e60:	683b      	ldr	r3, [r7, #0]
 8009e62:	8adb      	ldrh	r3, [r3, #22]
 8009e64:	461a      	mov	r2, r3
 8009e66:	683b      	ldr	r3, [r7, #0]
 8009e68:	8a9b      	ldrh	r3, [r3, #20]
 8009e6a:	005b      	lsls	r3, r3, #1
 8009e6c:	4413      	add	r3, r2
 8009e6e:	ee07 3a90 	vmov	s15, r3
 8009e72:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8009e76:	ee67 7a27 	vmul.f32	s15, s14, s15
 8009e7a:	ee17 0a90 	vmov	r0, s15
 8009e7e:	f7f6 fb8b 	bl	8000598 <__aeabi_f2d>
 8009e82:	a394      	add	r3, pc, #592	; (adr r3, 800a0d4 <MOT_goSla+0x7b4>)
 8009e84:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009e88:	f7f6 fbde 	bl	8000648 <__aeabi_dmul>
 8009e8c:	4602      	mov	r2, r0
 8009e8e:	460b      	mov	r3, r1
 8009e90:	4620      	mov	r0, r4
 8009e92:	4629      	mov	r1, r5
 8009e94:	f7f6 fa22 	bl	80002dc <__adddf3>
 8009e98:	4603      	mov	r3, r0
 8009e9a:	460c      	mov	r4, r1
 8009e9c:	4618      	mov	r0, r3
 8009e9e:	4621      	mov	r1, r4
 8009ea0:	f7f6 feca 	bl	8000c38 <__aeabi_d2f>
 8009ea4:	4603      	mov	r3, r0
 8009ea6:	627b      	str	r3, [r7, #36]	; 0x24
	st_data.f_accAngleS		= st_info.f_accAngleS3;		// 
 8009ea8:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8009eaa:	62bb      	str	r3, [r7, #40]	; 0x28
	st_data.f_nowAngleS		= st_info.f_trgtAngleS;		// 
 8009eac:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8009eae:	62fb      	str	r3, [r7, #44]	; 0x2c
	st_data.f_trgtAngleS		= 0;				// 
 8009eb0:	f04f 0300 	mov.w	r3, #0
 8009eb4:	633b      	str	r3, [r7, #48]	; 0x30
	st_data.f_nowAngle		= st_info.f_angle1_2;		// 
 8009eb6:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8009eb8:	637b      	str	r3, [r7, #52]	; 0x34
	st_data.f_angle			= st_info.f_angle;			// 
 8009eba:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8009ebc:	63bb      	str	r3, [r7, #56]	; 0x38
	st_data.f_time			= p_sla->us_accAngvelTime * 0.001;			// [msec]  [sec]
 8009ebe:	683b      	ldr	r3, [r7, #0]
 8009ec0:	8a9b      	ldrh	r3, [r3, #20]
 8009ec2:	4618      	mov	r0, r3
 8009ec4:	f7f6 fb56 	bl	8000574 <__aeabi_i2d>
 8009ec8:	a382      	add	r3, pc, #520	; (adr r3, 800a0d4 <MOT_goSla+0x7b4>)
 8009eca:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009ece:	f7f6 fbbb 	bl	8000648 <__aeabi_dmul>
 8009ed2:	4603      	mov	r3, r0
 8009ed4:	460c      	mov	r4, r1
 8009ed6:	4618      	mov	r0, r3
 8009ed8:	4621      	mov	r1, r4
 8009eda:	f7f6 fead 	bl	8000c38 <__aeabi_d2f>
 8009ede:	4603      	mov	r3, r0
 8009ee0:	613b      	str	r3, [r7, #16]
	CTRL_setData( &st_data );							// 
 8009ee2:	f107 030c 	add.w	r3, r7, #12
 8009ee6:	4618      	mov	r0, r3
 8009ee8:	f7fb fc9a 	bl	8005820 <CTRL_setData>
//	LED = LED_ALL_ON;
	if( IS_R_SLA( en_type ) == TRUE ) {		// -
 8009eec:	79fb      	ldrb	r3, [r7, #7]
 8009eee:	f003 0301 	and.w	r3, r3, #1
 8009ef2:	b2db      	uxtb	r3, r3
 8009ef4:	2b00      	cmp	r3, #0
 8009ef6:	d133      	bne.n	8009f60 <MOT_goSla+0x640>
		while( ( Get_NowAngle() > st_info.f_angle ) && ( Get_NowDist() < st_data.f_dist ) ){			// 
 8009ef8:	e00d      	b.n	8009f16 <MOT_goSla+0x5f6>
			if( SYS_isOutOfCtrl() == TRUE ){
 8009efa:	f7fd f9dd 	bl	80072b8 <SYS_isOutOfCtrl>
 8009efe:	4603      	mov	r3, r0
 8009f00:	2b00      	cmp	r3, #0
 8009f02:	d008      	beq.n	8009f16 <MOT_goSla+0x5f6>
				CTRL_stop();
 8009f04:	f7fb fc00 	bl	8005708 <CTRL_stop>
				DCM_brakeMot( DCM_R );		// 
 8009f08:	2000      	movs	r0, #0
 8009f0a:	f7fd fa0b 	bl	8007324 <DCM_brakeMot>
				DCM_brakeMot( DCM_L );		// 
 8009f0e:	2001      	movs	r0, #1
 8009f10:	f7fd fa08 	bl	8007324 <DCM_brakeMot>
				break;
 8009f14:	e03a      	b.n	8009f8c <MOT_goSla+0x66c>
		while( ( Get_NowAngle() > st_info.f_angle ) && ( Get_NowDist() < st_data.f_dist ) ){			// 
 8009f16:	f7fb fb8f 	bl	8005638 <Get_NowAngle>
 8009f1a:	eeb0 7a40 	vmov.f32	s14, s0
 8009f1e:	edd7 7a1d 	vldr	s15, [r7, #116]	; 0x74
 8009f22:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8009f26:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009f2a:	dd2f      	ble.n	8009f8c <MOT_goSla+0x66c>
 8009f2c:	f7fb fb66 	bl	80055fc <Get_NowDist>
 8009f30:	eeb0 7a40 	vmov.f32	s14, s0
 8009f34:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 8009f38:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8009f3c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009f40:	d4db      	bmi.n	8009efa <MOT_goSla+0x5da>
 8009f42:	e023      	b.n	8009f8c <MOT_goSla+0x66c>

		}
	}
	else{
		while( ( Get_NowAngle() < st_info.f_angle ) && ( Get_NowDist() < st_data.f_dist ) ){			// 
			if( SYS_isOutOfCtrl() == TRUE ){
 8009f44:	f7fd f9b8 	bl	80072b8 <SYS_isOutOfCtrl>
 8009f48:	4603      	mov	r3, r0
 8009f4a:	2b00      	cmp	r3, #0
 8009f4c:	d008      	beq.n	8009f60 <MOT_goSla+0x640>
				CTRL_stop();
 8009f4e:	f7fb fbdb 	bl	8005708 <CTRL_stop>
				DCM_brakeMot( DCM_R );		// 
 8009f52:	2000      	movs	r0, #0
 8009f54:	f7fd f9e6 	bl	8007324 <DCM_brakeMot>
				DCM_brakeMot( DCM_L );		// 
 8009f58:	2001      	movs	r0, #1
 8009f5a:	f7fd f9e3 	bl	8007324 <DCM_brakeMot>
				break;
 8009f5e:	e015      	b.n	8009f8c <MOT_goSla+0x66c>
		while( ( Get_NowAngle() < st_info.f_angle ) && ( Get_NowDist() < st_data.f_dist ) ){			// 
 8009f60:	f7fb fb6a 	bl	8005638 <Get_NowAngle>
 8009f64:	eeb0 7a40 	vmov.f32	s14, s0
 8009f68:	edd7 7a1d 	vldr	s15, [r7, #116]	; 0x74
 8009f6c:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8009f70:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009f74:	d50a      	bpl.n	8009f8c <MOT_goSla+0x66c>
 8009f76:	f7fb fb41 	bl	80055fc <Get_NowDist>
 8009f7a:	eeb0 7a40 	vmov.f32	s14, s0
 8009f7e:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 8009f82:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8009f86:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009f8a:	d4db      	bmi.n	8009f44 <MOT_goSla+0x624>

//	LED_on(LED1);
	/* ------------------------ */
	/*  escape  */
	/* ------------------------ */
	st_data.en_type			= CTRL_EXIT_SURA;
 8009f8c:	230e      	movs	r3, #14
 8009f8e:	733b      	strb	r3, [r7, #12]
	st_data.f_acc			= 0;						// 
 8009f90:	f04f 0300 	mov.w	r3, #0
 8009f94:	617b      	str	r3, [r7, #20]
	st_data.f_now			= st_info.f_now;			// 
 8009f96:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8009f98:	61bb      	str	r3, [r7, #24]
	st_data.f_trgt			= st_info.f_now;			// 
 8009f9a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8009f9c:	61fb      	str	r3, [r7, #28]
	st_data.f_nowDist		= f_entryLen + st_info.f_now * ( p_sla->us_constAngvelTime + p_sla->us_accAngvelTime * 2 ) * 0.001;
 8009f9e:	f8d7 0084 	ldr.w	r0, [r7, #132]	; 0x84
 8009fa2:	f7f6 faf9 	bl	8000598 <__aeabi_f2d>
 8009fa6:	4604      	mov	r4, r0
 8009fa8:	460d      	mov	r5, r1
 8009faa:	ed97 7a12 	vldr	s14, [r7, #72]	; 0x48
 8009fae:	683b      	ldr	r3, [r7, #0]
 8009fb0:	8adb      	ldrh	r3, [r3, #22]
 8009fb2:	461a      	mov	r2, r3
 8009fb4:	683b      	ldr	r3, [r7, #0]
 8009fb6:	8a9b      	ldrh	r3, [r3, #20]
 8009fb8:	005b      	lsls	r3, r3, #1
 8009fba:	4413      	add	r3, r2
 8009fbc:	ee07 3a90 	vmov	s15, r3
 8009fc0:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8009fc4:	ee67 7a27 	vmul.f32	s15, s14, s15
 8009fc8:	ee17 0a90 	vmov	r0, s15
 8009fcc:	f7f6 fae4 	bl	8000598 <__aeabi_f2d>
 8009fd0:	a340      	add	r3, pc, #256	; (adr r3, 800a0d4 <MOT_goSla+0x7b4>)
 8009fd2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009fd6:	f7f6 fb37 	bl	8000648 <__aeabi_dmul>
 8009fda:	4602      	mov	r2, r0
 8009fdc:	460b      	mov	r3, r1
 8009fde:	4620      	mov	r0, r4
 8009fe0:	4629      	mov	r1, r5
 8009fe2:	f7f6 f97b 	bl	80002dc <__adddf3>
 8009fe6:	4603      	mov	r3, r0
 8009fe8:	460c      	mov	r4, r1
 8009fea:	4618      	mov	r0, r3
 8009fec:	4621      	mov	r1, r4
 8009fee:	f7f6 fe23 	bl	8000c38 <__aeabi_d2f>
 8009ff2:	4603      	mov	r3, r0
 8009ff4:	623b      	str	r3, [r7, #32]
	st_data.f_dist			= f_escapeLen + f_entryLen + st_info.f_now * ( p_sla->us_constAngvelTime + p_sla->us_accAngvelTime * 2 ) * 0.001;	// 
 8009ff6:	ed97 7a20 	vldr	s14, [r7, #128]	; 0x80
 8009ffa:	edd7 7a21 	vldr	s15, [r7, #132]	; 0x84
 8009ffe:	ee77 7a27 	vadd.f32	s15, s14, s15
 800a002:	ee17 0a90 	vmov	r0, s15
 800a006:	f7f6 fac7 	bl	8000598 <__aeabi_f2d>
 800a00a:	4604      	mov	r4, r0
 800a00c:	460d      	mov	r5, r1
 800a00e:	ed97 7a12 	vldr	s14, [r7, #72]	; 0x48
 800a012:	683b      	ldr	r3, [r7, #0]
 800a014:	8adb      	ldrh	r3, [r3, #22]
 800a016:	461a      	mov	r2, r3
 800a018:	683b      	ldr	r3, [r7, #0]
 800a01a:	8a9b      	ldrh	r3, [r3, #20]
 800a01c:	005b      	lsls	r3, r3, #1
 800a01e:	4413      	add	r3, r2
 800a020:	ee07 3a90 	vmov	s15, r3
 800a024:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800a028:	ee67 7a27 	vmul.f32	s15, s14, s15
 800a02c:	ee17 0a90 	vmov	r0, s15
 800a030:	f7f6 fab2 	bl	8000598 <__aeabi_f2d>
 800a034:	a327      	add	r3, pc, #156	; (adr r3, 800a0d4 <MOT_goSla+0x7b4>)
 800a036:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a03a:	f7f6 fb05 	bl	8000648 <__aeabi_dmul>
 800a03e:	4602      	mov	r2, r0
 800a040:	460b      	mov	r3, r1
 800a042:	4620      	mov	r0, r4
 800a044:	4629      	mov	r1, r5
 800a046:	f7f6 f949 	bl	80002dc <__adddf3>
 800a04a:	4603      	mov	r3, r0
 800a04c:	460c      	mov	r4, r1
 800a04e:	4618      	mov	r0, r3
 800a050:	4621      	mov	r1, r4
 800a052:	f7f6 fdf1 	bl	8000c38 <__aeabi_d2f>
 800a056:	4603      	mov	r3, r0
 800a058:	627b      	str	r3, [r7, #36]	; 0x24
	st_data.f_accAngleS		= 0;						// 
 800a05a:	f04f 0300 	mov.w	r3, #0
 800a05e:	62bb      	str	r3, [r7, #40]	; 0x28
	st_data.f_nowAngleS		= 0;						// 
 800a060:	f04f 0300 	mov.w	r3, #0
 800a064:	62fb      	str	r3, [r7, #44]	; 0x2c
	st_data.f_trgtAngleS		= 0;						// 
 800a066:	f04f 0300 	mov.w	r3, #0
 800a06a:	633b      	str	r3, [r7, #48]	; 0x30
	st_data.f_nowAngle		= 0;						// 
 800a06c:	f04f 0300 	mov.w	r3, #0
 800a070:	637b      	str	r3, [r7, #52]	; 0x34
	st_data.f_angle			= 0;						// 
 800a072:	f04f 0300 	mov.w	r3, #0
 800a076:	63bb      	str	r3, [r7, #56]	; 0x38
	st_data.f_time 			= 0;						//  [sec]  
 800a078:	f04f 0300 	mov.w	r3, #0
 800a07c:	613b      	str	r3, [r7, #16]
	CTRL_setData( &st_data );							// 
 800a07e:	f107 030c 	add.w	r3, r7, #12
 800a082:	4618      	mov	r0, r3
 800a084:	f7fb fbcc 	bl	8005820 <CTRL_setData>
//	LED =LED_ALL_OFF;
	while( Get_NowDist() < ( st_data.f_dist ) ){	// 
 800a088:	e00d      	b.n	800a0a6 <MOT_goSla+0x786>
		if( SYS_isOutOfCtrl() == TRUE ){
 800a08a:	f7fd f915 	bl	80072b8 <SYS_isOutOfCtrl>
 800a08e:	4603      	mov	r3, r0
 800a090:	2b00      	cmp	r3, #0
 800a092:	d008      	beq.n	800a0a6 <MOT_goSla+0x786>
			CTRL_stop();
 800a094:	f7fb fb38 	bl	8005708 <CTRL_stop>
			DCM_brakeMot( DCM_R );		// 
 800a098:	2000      	movs	r0, #0
 800a09a:	f7fd f943 	bl	8007324 <DCM_brakeMot>
			DCM_brakeMot( DCM_L );		// 
 800a09e:	2001      	movs	r0, #1
 800a0a0:	f7fd f940 	bl	8007324 <DCM_brakeMot>
			break;
 800a0a4:	e00a      	b.n	800a0bc <MOT_goSla+0x79c>
	while( Get_NowDist() < ( st_data.f_dist ) ){	// 
 800a0a6:	f7fb faa9 	bl	80055fc <Get_NowDist>
 800a0aa:	eeb0 7a40 	vmov.f32	s14, s0
 800a0ae:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 800a0b2:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800a0b6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a0ba:	d4e6      	bmi.n	800a08a <MOT_goSla+0x76a>
		}				// 
	}
//	LED_off(LED1);
//	log_in(f_NowAngle);
	f_MotNowSpeed = st_info.f_now;			// 
 800a0bc:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800a0be:	4a04      	ldr	r2, [pc, #16]	; (800a0d0 <MOT_goSla+0x7b0>)
 800a0c0:	6013      	str	r3, [r2, #0]
//	LED =LED_ALL_OFF;
	GYRO_endErrChkAngle();					// 
 800a0c2:	f7fd fc5b 	bl	800797c <GYRO_endErrChkAngle>

}
 800a0c6:	bf00      	nop
 800a0c8:	3788      	adds	r7, #136	; 0x88
 800a0ca:	46bd      	mov	sp, r7
 800a0cc:	bdb0      	pop	{r4, r5, r7, pc}
 800a0ce:	bf00      	nop
 800a0d0:	20000294 	.word	0x20000294
 800a0d4:	d2f1a9fc 	.word	0xd2f1a9fc
 800a0d8:	3f50624d 	.word	0x3f50624d

0800a0dc <turntable>:

void turntable(void)
{
 800a0dc:	b580      	push	{r7, lr}
 800a0de:	b08c      	sub	sp, #48	; 0x30
 800a0e0:	af00      	add	r7, sp, #0
	stCTRL_DATA test;
		test.en_type = CTRL_CONST;
 800a0e2:	2301      	movs	r3, #1
 800a0e4:	703b      	strb	r3, [r7, #0]
		test.f_acc			= 0;						// 
 800a0e6:	f04f 0300 	mov.w	r3, #0
 800a0ea:	60bb      	str	r3, [r7, #8]
		test.f_now			= 0;			// 
 800a0ec:	f04f 0300 	mov.w	r3, #0
 800a0f0:	60fb      	str	r3, [r7, #12]
		test.f_trgt			= 0;			// 
 800a0f2:	f04f 0300 	mov.w	r3, #0
 800a0f6:	613b      	str	r3, [r7, #16]
		test.f_nowDist			= 0;
 800a0f8:	f04f 0300 	mov.w	r3, #0
 800a0fc:	617b      	str	r3, [r7, #20]
		test.f_dist			= 0;
 800a0fe:	f04f 0300 	mov.w	r3, #0
 800a102:	61bb      	str	r3, [r7, #24]
		test.f_accAngleS		= 0;						// 
 800a104:	f04f 0300 	mov.w	r3, #0
 800a108:	61fb      	str	r3, [r7, #28]
		test.f_nowAngleS		= GYRO_getSpeedErr();						// 
 800a10a:	f7fd fb61 	bl	80077d0 <GYRO_getSpeedErr>
 800a10e:	eef0 7a40 	vmov.f32	s15, s0
 800a112:	edc7 7a08 	vstr	s15, [r7, #32]
		test.f_trgtAngleS		= 0;						// 
 800a116:	f04f 0300 	mov.w	r3, #0
 800a11a:	627b      	str	r3, [r7, #36]	; 0x24
		test.f_nowAngle			= GYRO_getNowAngle();						// 
 800a11c:	f7fd fb9a 	bl	8007854 <GYRO_getNowAngle>
 800a120:	eef0 7a40 	vmov.f32	s15, s0
 800a124:	edc7 7a0a 	vstr	s15, [r7, #40]	; 0x28
		test.f_angle			= 0;						// 
 800a128:	f04f 0300 	mov.w	r3, #0
 800a12c:	62fb      	str	r3, [r7, #44]	; 0x2c
		test.f_time 			= 0;						//  [sec]  
 800a12e:	f04f 0300 	mov.w	r3, #0
 800a132:	607b      	str	r3, [r7, #4]

	CTRL_clrData();
 800a134:	f7fb faf8 	bl	8005728 <CTRL_clrData>
	CTRL_setData(&test);
 800a138:	463b      	mov	r3, r7
 800a13a:	4618      	mov	r0, r3
 800a13c:	f7fb fb70 	bl	8005820 <CTRL_setData>
	DCM_staMotAll();									// ON
 800a140:	f7fd f914 	bl	800736c <DCM_staMotAll>
	while( 1 ){	// 
		if ( SW_ON == SW_IsOn_0() ){
 800a144:	f7f7 ff6e 	bl	8002024 <SW_IsOn_0>
 800a148:	4603      	mov	r3, r0
 800a14a:	2b01      	cmp	r3, #1
 800a14c:	d1fa      	bne.n	800a144 <turntable+0x68>
			CTRL_stop();
 800a14e:	f7fb fadb 	bl	8005708 <CTRL_stop>
			break;
 800a152:	bf00      	nop
		}
	}
}
 800a154:	bf00      	nop
 800a156:	3730      	adds	r7, #48	; 0x30
 800a158:	46bd      	mov	sp, r7
 800a15a:	bd80      	pop	{r7, pc}

0800a15c <MOT_getWallEdgeType>:
	bl_IsWallEdge = FALSE;			// 

}

enMOT_WALL_EDGE_TYPE MOT_getWallEdgeType( void )
{
 800a15c:	b480      	push	{r7}
 800a15e:	af00      	add	r7, sp, #0
	return en_WallEdge;
 800a160:	4b03      	ldr	r3, [pc, #12]	; (800a170 <MOT_getWallEdgeType+0x14>)
 800a162:	781b      	ldrb	r3, [r3, #0]
}
 800a164:	4618      	mov	r0, r3
 800a166:	46bd      	mov	sp, r7
 800a168:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a16c:	4770      	bx	lr
 800a16e:	bf00      	nop
 800a170:	200002a0 	.word	0x200002a0

0800a174 <MOT_setWallEdge>:

void MOT_setWallEdge( bool bl_val )
{
 800a174:	b480      	push	{r7}
 800a176:	b083      	sub	sp, #12
 800a178:	af00      	add	r7, sp, #0
 800a17a:	4603      	mov	r3, r0
 800a17c:	71fb      	strb	r3, [r7, #7]
	bl_IsWallEdge = bl_val;
 800a17e:	4a04      	ldr	r2, [pc, #16]	; (800a190 <MOT_setWallEdge+0x1c>)
 800a180:	79fb      	ldrb	r3, [r7, #7]
 800a182:	7013      	strb	r3, [r2, #0]

}
 800a184:	bf00      	nop
 800a186:	370c      	adds	r7, #12
 800a188:	46bd      	mov	sp, r7
 800a18a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a18e:	4770      	bx	lr
 800a190:	200002a1 	.word	0x200002a1

0800a194 <MOT_setWallEdgeDist>:

bool MOT_setWallEdgeDist( void )
{
 800a194:	b580      	push	{r7, lr}
 800a196:	b082      	sub	sp, #8
 800a198:	af00      	add	r7, sp, #0
	float f_addDist;

	/*  */
	if( ( bl_IsWallEdge == FALSE ) || ( en_WallEdge == MOT_WALL_EDGE_NONE ) ){		// 
 800a19a:	4b1b      	ldr	r3, [pc, #108]	; (800a208 <MOT_setWallEdgeDist+0x74>)
 800a19c:	781b      	ldrb	r3, [r3, #0]
 800a19e:	f083 0301 	eor.w	r3, r3, #1
 800a1a2:	b2db      	uxtb	r3, r3
 800a1a4:	2b00      	cmp	r3, #0
 800a1a6:	d103      	bne.n	800a1b0 <MOT_setWallEdgeDist+0x1c>
 800a1a8:	4b18      	ldr	r3, [pc, #96]	; (800a20c <MOT_setWallEdgeDist+0x78>)
 800a1aa:	781b      	ldrb	r3, [r3, #0]
 800a1ac:	2b00      	cmp	r3, #0
 800a1ae:	d101      	bne.n	800a1b4 <MOT_setWallEdgeDist+0x20>

		return FALSE;
 800a1b0:	2300      	movs	r3, #0
 800a1b2:	e024      	b.n	800a1fe <MOT_setWallEdgeDist+0x6a>
	}

	f_addDist = Get_NowDist() + MOT_WALL_EDGE_DIST;		// 
 800a1b4:	f7fb fa22 	bl	80055fc <Get_NowDist>
 800a1b8:	eeb0 7a40 	vmov.f32	s14, s0
 800a1bc:	eef3 7a0c 	vmov.f32	s15, #60	; 0x41e00000  28.0
 800a1c0:	ee77 7a27 	vadd.f32	s15, s14, s15
 800a1c4:	edc7 7a01 	vstr	s15, [r7, #4]

	/*  */
	if( f_addDist > st_Info.f_dist ){
 800a1c8:	4b11      	ldr	r3, [pc, #68]	; (800a210 <MOT_setWallEdgeDist+0x7c>)
 800a1ca:	edd3 7a06 	vldr	s15, [r3, #24]
 800a1ce:	ed97 7a01 	vldr	s14, [r7, #4]
 800a1d2:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800a1d6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a1da:	dd09      	ble.n	800a1f0 <MOT_setWallEdgeDist+0x5c>

		f_WallEdgeAddDist = f_addDist - st_Info.f_dist;
 800a1dc:	4b0c      	ldr	r3, [pc, #48]	; (800a210 <MOT_setWallEdgeDist+0x7c>)
 800a1de:	edd3 7a06 	vldr	s15, [r3, #24]
 800a1e2:	ed97 7a01 	vldr	s14, [r7, #4]
 800a1e6:	ee77 7a67 	vsub.f32	s15, s14, s15
 800a1ea:	4b0a      	ldr	r3, [pc, #40]	; (800a214 <MOT_setWallEdgeDist+0x80>)
 800a1ec:	edc3 7a00 	vstr	s15, [r3]
	}

	/*  */
	en_WallEdge   = MOT_WALL_EDGE_NONE;		// 
 800a1f0:	4b06      	ldr	r3, [pc, #24]	; (800a20c <MOT_setWallEdgeDist+0x78>)
 800a1f2:	2200      	movs	r2, #0
 800a1f4:	701a      	strb	r2, [r3, #0]
	bl_IsWallEdge = FALSE;					// 
 800a1f6:	4b04      	ldr	r3, [pc, #16]	; (800a208 <MOT_setWallEdgeDist+0x74>)
 800a1f8:	2200      	movs	r2, #0
 800a1fa:	701a      	strb	r2, [r3, #0]

	return TRUE;
 800a1fc:	2301      	movs	r3, #1
}
 800a1fe:	4618      	mov	r0, r3
 800a200:	3708      	adds	r7, #8
 800a202:	46bd      	mov	sp, r7
 800a204:	bd80      	pop	{r7, pc}
 800a206:	bf00      	nop
 800a208:	200002a1 	.word	0x200002a1
 800a20c:	200002a0 	.word	0x200002a0
 800a210:	20001f58 	.word	0x20001f58
 800a214:	200002a4 	.word	0x200002a4

0800a218 <MOT_setWallEdgeDist_LoopWait>:
bool MOT_setWallEdgeDist_LoopWait( void )
{
 800a218:	b480      	push	{r7}
 800a21a:	af00      	add	r7, sp, #0
	/*  */
	if( bl_IsWallEdge == FALSE ){		// 
 800a21c:	4b08      	ldr	r3, [pc, #32]	; (800a240 <MOT_setWallEdgeDist_LoopWait+0x28>)
 800a21e:	781b      	ldrb	r3, [r3, #0]
 800a220:	f083 0301 	eor.w	r3, r3, #1
 800a224:	b2db      	uxtb	r3, r3
 800a226:	2b00      	cmp	r3, #0
 800a228:	d001      	beq.n	800a22e <MOT_setWallEdgeDist_LoopWait+0x16>

		return FALSE;
 800a22a:	2300      	movs	r3, #0
 800a22c:	e003      	b.n	800a236 <MOT_setWallEdgeDist_LoopWait+0x1e>
	}

	f_WallEdgeAddDist = MOT_WALL_EDGE_DIST;		// 
 800a22e:	4b05      	ldr	r3, [pc, #20]	; (800a244 <MOT_setWallEdgeDist_LoopWait+0x2c>)
 800a230:	4a05      	ldr	r2, [pc, #20]	; (800a248 <MOT_setWallEdgeDist_LoopWait+0x30>)
 800a232:	601a      	str	r2, [r3, #0]

	return TRUE;
 800a234:	2301      	movs	r3, #1
}
 800a236:	4618      	mov	r0, r3
 800a238:	46bd      	mov	sp, r7
 800a23a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a23e:	4770      	bx	lr
 800a240:	200002a1 	.word	0x200002a1
 800a244:	200002a4 	.word	0x200002a4
 800a248:	41e00000 	.word	0x41e00000

0800a24c <BAT_Pol>:

uint16_t	us_BatLvAve = 4095;							// AD


void BAT_Pol( void )
{
 800a24c:	b580      	push	{r7, lr}
 800a24e:	af00      	add	r7, sp, #0
	static uint16_t 	us_batLv[5] = { 4095, 4095, 4095, 4095, 4095 };
	static uint8_t		i = 0;

	us_batLv[4] = us_batLv[3];
 800a250:	4b2d      	ldr	r3, [pc, #180]	; (800a308 <BAT_Pol+0xbc>)
 800a252:	88da      	ldrh	r2, [r3, #6]
 800a254:	4b2c      	ldr	r3, [pc, #176]	; (800a308 <BAT_Pol+0xbc>)
 800a256:	811a      	strh	r2, [r3, #8]
	us_batLv[3] = us_batLv[2];
 800a258:	4b2b      	ldr	r3, [pc, #172]	; (800a308 <BAT_Pol+0xbc>)
 800a25a:	889a      	ldrh	r2, [r3, #4]
 800a25c:	4b2a      	ldr	r3, [pc, #168]	; (800a308 <BAT_Pol+0xbc>)
 800a25e:	80da      	strh	r2, [r3, #6]
	us_batLv[2] = us_batLv[1];
 800a260:	4b29      	ldr	r3, [pc, #164]	; (800a308 <BAT_Pol+0xbc>)
 800a262:	885a      	ldrh	r2, [r3, #2]
 800a264:	4b28      	ldr	r3, [pc, #160]	; (800a308 <BAT_Pol+0xbc>)
 800a266:	809a      	strh	r2, [r3, #4]
	us_batLv[1] = us_batLv[0];
 800a268:	4b27      	ldr	r3, [pc, #156]	; (800a308 <BAT_Pol+0xbc>)
 800a26a:	881a      	ldrh	r2, [r3, #0]
 800a26c:	4b26      	ldr	r3, [pc, #152]	; (800a308 <BAT_Pol+0xbc>)
 800a26e:	805a      	strh	r2, [r3, #2]

	us_batLv[0] = GetBatVal();
 800a270:	f7f7 fac4 	bl	80017fc <GetBatVal>
 800a274:	4603      	mov	r3, r0
 800a276:	461a      	mov	r2, r3
 800a278:	4b23      	ldr	r3, [pc, #140]	; (800a308 <BAT_Pol+0xbc>)
 800a27a:	801a      	strh	r2, [r3, #0]

	us_BatLvAve = ( us_batLv[0] + us_batLv[1] + us_batLv[2] + us_batLv[3] + us_batLv[4] ) / 5;
 800a27c:	4b22      	ldr	r3, [pc, #136]	; (800a308 <BAT_Pol+0xbc>)
 800a27e:	881b      	ldrh	r3, [r3, #0]
 800a280:	461a      	mov	r2, r3
 800a282:	4b21      	ldr	r3, [pc, #132]	; (800a308 <BAT_Pol+0xbc>)
 800a284:	885b      	ldrh	r3, [r3, #2]
 800a286:	4413      	add	r3, r2
 800a288:	4a1f      	ldr	r2, [pc, #124]	; (800a308 <BAT_Pol+0xbc>)
 800a28a:	8892      	ldrh	r2, [r2, #4]
 800a28c:	4413      	add	r3, r2
 800a28e:	4a1e      	ldr	r2, [pc, #120]	; (800a308 <BAT_Pol+0xbc>)
 800a290:	88d2      	ldrh	r2, [r2, #6]
 800a292:	4413      	add	r3, r2
 800a294:	4a1c      	ldr	r2, [pc, #112]	; (800a308 <BAT_Pol+0xbc>)
 800a296:	8912      	ldrh	r2, [r2, #8]
 800a298:	4413      	add	r3, r2
 800a29a:	4a1c      	ldr	r2, [pc, #112]	; (800a30c <BAT_Pol+0xc0>)
 800a29c:	fb82 1203 	smull	r1, r2, r2, r3
 800a2a0:	1052      	asrs	r2, r2, #1
 800a2a2:	17db      	asrs	r3, r3, #31
 800a2a4:	1ad3      	subs	r3, r2, r3
 800a2a6:	b29a      	uxth	r2, r3
 800a2a8:	4b19      	ldr	r3, [pc, #100]	; (800a310 <BAT_Pol+0xc4>)
 800a2aa:	801a      	strh	r2, [r3, #0]


	if( us_BatLvAve < BAT_LOW ) {
 800a2ac:	4b18      	ldr	r3, [pc, #96]	; (800a310 <BAT_Pol+0xc4>)
 800a2ae:	881b      	ldrh	r3, [r3, #0]
 800a2b0:	f640 22a9 	movw	r2, #2729	; 0xaa9
 800a2b4:	4293      	cmp	r3, r2
 800a2b6:	d803      	bhi.n	800a2c0 <BAT_Pol+0x74>
		SetBatLED(0);
 800a2b8:	2000      	movs	r0, #0
 800a2ba:	f7f7 fe99 	bl	8001ff0 <SetBatLED>
		i++;
	}
	else{
		SetBatLED(1);
	}
}
 800a2be:	e021      	b.n	800a304 <BAT_Pol+0xb8>
	else if( us_BatLvAve < BAT_GOOD ) {
 800a2c0:	4b13      	ldr	r3, [pc, #76]	; (800a310 <BAT_Pol+0xc4>)
 800a2c2:	881b      	ldrh	r3, [r3, #0]
 800a2c4:	f640 32f3 	movw	r2, #3059	; 0xbf3
 800a2c8:	4293      	cmp	r3, r2
 800a2ca:	d818      	bhi.n	800a2fe <BAT_Pol+0xb2>
		if( i>=100){
 800a2cc:	4b11      	ldr	r3, [pc, #68]	; (800a314 <BAT_Pol+0xc8>)
 800a2ce:	781b      	ldrb	r3, [r3, #0]
 800a2d0:	2b63      	cmp	r3, #99	; 0x63
 800a2d2:	d906      	bls.n	800a2e2 <BAT_Pol+0x96>
			SetBatLED(1);
 800a2d4:	2001      	movs	r0, #1
 800a2d6:	f7f7 fe8b 	bl	8001ff0 <SetBatLED>
			i=0;
 800a2da:	4b0e      	ldr	r3, [pc, #56]	; (800a314 <BAT_Pol+0xc8>)
 800a2dc:	2200      	movs	r2, #0
 800a2de:	701a      	strb	r2, [r3, #0]
 800a2e0:	e006      	b.n	800a2f0 <BAT_Pol+0xa4>
		else if(i>=50){
 800a2e2:	4b0c      	ldr	r3, [pc, #48]	; (800a314 <BAT_Pol+0xc8>)
 800a2e4:	781b      	ldrb	r3, [r3, #0]
 800a2e6:	2b31      	cmp	r3, #49	; 0x31
 800a2e8:	d902      	bls.n	800a2f0 <BAT_Pol+0xa4>
			SetBatLED(0);
 800a2ea:	2000      	movs	r0, #0
 800a2ec:	f7f7 fe80 	bl	8001ff0 <SetBatLED>
		i++;
 800a2f0:	4b08      	ldr	r3, [pc, #32]	; (800a314 <BAT_Pol+0xc8>)
 800a2f2:	781b      	ldrb	r3, [r3, #0]
 800a2f4:	3301      	adds	r3, #1
 800a2f6:	b2da      	uxtb	r2, r3
 800a2f8:	4b06      	ldr	r3, [pc, #24]	; (800a314 <BAT_Pol+0xc8>)
 800a2fa:	701a      	strb	r2, [r3, #0]
}
 800a2fc:	e002      	b.n	800a304 <BAT_Pol+0xb8>
		SetBatLED(1);
 800a2fe:	2001      	movs	r0, #1
 800a300:	f7f7 fe76 	bl	8001ff0 <SetBatLED>
}
 800a304:	bf00      	nop
 800a306:	bd80      	pop	{r7, pc}
 800a308:	20000010 	.word	0x20000010
 800a30c:	66666667 	.word	0x66666667
 800a310:	2000000e 	.word	0x2000000e
 800a314:	200002a8 	.word	0x200002a8

0800a318 <get_battLv>:

float get_battLv(void){
 800a318:	b598      	push	{r3, r4, r7, lr}
 800a31a:	af00      	add	r7, sp, #0
	return (float)us_BatLvAve*(1.990+1.005)/1.990/4095.000*3.300;
 800a31c:	4b22      	ldr	r3, [pc, #136]	; (800a3a8 <get_battLv+0x90>)
 800a31e:	881b      	ldrh	r3, [r3, #0]
 800a320:	ee07 3a90 	vmov	s15, r3
 800a324:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800a328:	ee17 0a90 	vmov	r0, s15
 800a32c:	f7f6 f934 	bl	8000598 <__aeabi_f2d>
 800a330:	a315      	add	r3, pc, #84	; (adr r3, 800a388 <get_battLv+0x70>)
 800a332:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a336:	f7f6 f987 	bl	8000648 <__aeabi_dmul>
 800a33a:	4603      	mov	r3, r0
 800a33c:	460c      	mov	r4, r1
 800a33e:	4618      	mov	r0, r3
 800a340:	4621      	mov	r1, r4
 800a342:	a313      	add	r3, pc, #76	; (adr r3, 800a390 <get_battLv+0x78>)
 800a344:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a348:	f7f6 faa8 	bl	800089c <__aeabi_ddiv>
 800a34c:	4603      	mov	r3, r0
 800a34e:	460c      	mov	r4, r1
 800a350:	4618      	mov	r0, r3
 800a352:	4621      	mov	r1, r4
 800a354:	a310      	add	r3, pc, #64	; (adr r3, 800a398 <get_battLv+0x80>)
 800a356:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a35a:	f7f6 fa9f 	bl	800089c <__aeabi_ddiv>
 800a35e:	4603      	mov	r3, r0
 800a360:	460c      	mov	r4, r1
 800a362:	4618      	mov	r0, r3
 800a364:	4621      	mov	r1, r4
 800a366:	a30e      	add	r3, pc, #56	; (adr r3, 800a3a0 <get_battLv+0x88>)
 800a368:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a36c:	f7f6 f96c 	bl	8000648 <__aeabi_dmul>
 800a370:	4603      	mov	r3, r0
 800a372:	460c      	mov	r4, r1
 800a374:	4618      	mov	r0, r3
 800a376:	4621      	mov	r1, r4
 800a378:	f7f6 fc5e 	bl	8000c38 <__aeabi_d2f>
 800a37c:	4603      	mov	r3, r0
 800a37e:	ee07 3a90 	vmov	s15, r3
}
 800a382:	eeb0 0a67 	vmov.f32	s0, s15
 800a386:	bd98      	pop	{r3, r4, r7, pc}
 800a388:	8f5c28f6 	.word	0x8f5c28f6
 800a38c:	4007f5c2 	.word	0x4007f5c2
 800a390:	3d70a3d7 	.word	0x3d70a3d7
 800a394:	3fffd70a 	.word	0x3fffd70a
 800a398:	00000000 	.word	0x00000000
 800a39c:	40affe00 	.word	0x40affe00
 800a3a0:	66666666 	.word	0x66666666
 800a3a4:	400a6666 	.word	0x400a6666
 800a3a8:	2000000e 	.word	0x2000000e

0800a3ac <DIST_init>:
stDIST_SEN		st_sen[DIST_SEN_NUM];					// 
stDIST_FRONT_SEN		st_senF[DIST_SEN_NUM];


void DIST_init( void )
{
 800a3ac:	b580      	push	{r7, lr}
 800a3ae:	af00      	add	r7, sp, #0
	memset( st_sen, 0, sizeof(st_sen) );				// ()
 800a3b0:	2238      	movs	r2, #56	; 0x38
 800a3b2:	2100      	movs	r1, #0
 800a3b4:	4821      	ldr	r0, [pc, #132]	; (800a43c <DIST_init+0x90>)
 800a3b6:	f003 fc8e 	bl	800dcd6 <memset>
	st_sen[DIST_SEN_R_FRONT].s_ref       = R_FRONT_REF;
 800a3ba:	4b20      	ldr	r3, [pc, #128]	; (800a43c <DIST_init+0x90>)
 800a3bc:	f44f 7234 	mov.w	r2, #720	; 0x2d0
 800a3c0:	80da      	strh	r2, [r3, #6]
	st_sen[DIST_SEN_L_FRONT].s_ref       = L_FRONT_REF;
 800a3c2:	4b1e      	ldr	r3, [pc, #120]	; (800a43c <DIST_init+0x90>)
 800a3c4:	f44f 72e1 	mov.w	r2, #450	; 0x1c2
 800a3c8:	829a      	strh	r2, [r3, #20]
	st_sen[DIST_SEN_R_SIDE].s_ref        = R_SIDE_REF;
 800a3ca:	4b1c      	ldr	r3, [pc, #112]	; (800a43c <DIST_init+0x90>)
 800a3cc:	f44f 6296 	mov.w	r2, #1200	; 0x4b0
 800a3d0:	845a      	strh	r2, [r3, #34]	; 0x22
	st_sen[DIST_SEN_L_SIDE].s_ref        = L_SIDE_REF;
 800a3d2:	4b1a      	ldr	r3, [pc, #104]	; (800a43c <DIST_init+0x90>)
 800a3d4:	f44f 6282 	mov.w	r2, #1040	; 0x410
 800a3d8:	861a      	strh	r2, [r3, #48]	; 0x30
	st_sen[DIST_SEN_R_FRONT].s_limit     = R_FRONT_WALL;
 800a3da:	4b18      	ldr	r3, [pc, #96]	; (800a43c <DIST_init+0x90>)
 800a3dc:	22aa      	movs	r2, #170	; 0xaa
 800a3de:	809a      	strh	r2, [r3, #4]
	st_sen[DIST_SEN_L_FRONT].s_limit     = L_FRONT_WALL;
 800a3e0:	4b16      	ldr	r3, [pc, #88]	; (800a43c <DIST_init+0x90>)
 800a3e2:	f44f 72af 	mov.w	r2, #350	; 0x15e
 800a3e6:	825a      	strh	r2, [r3, #18]
	st_sen[DIST_SEN_R_SIDE].s_limit      = R_SIDE_WALL;
 800a3e8:	4b14      	ldr	r3, [pc, #80]	; (800a43c <DIST_init+0x90>)
 800a3ea:	22fa      	movs	r2, #250	; 0xfa
 800a3ec:	841a      	strh	r2, [r3, #32]
	st_sen[DIST_SEN_L_SIDE].s_limit      = L_SIDE_WALL;
 800a3ee:	4b13      	ldr	r3, [pc, #76]	; (800a43c <DIST_init+0x90>)
 800a3f0:	2264      	movs	r2, #100	; 0x64
 800a3f2:	85da      	strh	r2, [r3, #46]	; 0x2e
	st_senF[DIST_SEN_R_FRONT].s_skewErr1	= R_FRONT_SKEW_ERR1;
 800a3f4:	4b12      	ldr	r3, [pc, #72]	; (800a440 <DIST_init+0x94>)
 800a3f6:	2250      	movs	r2, #80	; 0x50
 800a3f8:	805a      	strh	r2, [r3, #2]
	st_senF[DIST_SEN_L_FRONT].s_skewErr1	= L_FRONT_SKEW_ERR1;
 800a3fa:	4b11      	ldr	r3, [pc, #68]	; (800a440 <DIST_init+0x94>)
 800a3fc:	2246      	movs	r2, #70	; 0x46
 800a3fe:	815a      	strh	r2, [r3, #10]
	st_senF[DIST_SEN_R_FRONT].s_skewErr2	= R_FRONT_SKEW_ERR2;
 800a400:	4b0f      	ldr	r3, [pc, #60]	; (800a440 <DIST_init+0x94>)
 800a402:	22c0      	movs	r2, #192	; 0xc0
 800a404:	809a      	strh	r2, [r3, #4]
	st_senF[DIST_SEN_L_FRONT].s_skewErr2	= L_FRONT_SKEW_ERR2;
 800a406:	4b0e      	ldr	r3, [pc, #56]	; (800a440 <DIST_init+0x94>)
 800a408:	22a0      	movs	r2, #160	; 0xa0
 800a40a:	819a      	strh	r2, [r3, #12]
	st_senF[DIST_SEN_R_FRONT].s_skewErr3	= R_FRONT_SKEW_ERR3;
 800a40c:	4b0c      	ldr	r3, [pc, #48]	; (800a440 <DIST_init+0x94>)
 800a40e:	22fa      	movs	r2, #250	; 0xfa
 800a410:	80da      	strh	r2, [r3, #6]
	st_senF[DIST_SEN_L_FRONT].s_skewErr3	= L_FRONT_SKEW_ERR3;
 800a412:	4b0b      	ldr	r3, [pc, #44]	; (800a440 <DIST_init+0x94>)
 800a414:	22fa      	movs	r2, #250	; 0xfa
 800a416:	81da      	strh	r2, [r3, #14]
	st_sen[DIST_SEN_R_FRONT].s_noCtrl = R_FRONT_NOCTRL;
 800a418:	4b08      	ldr	r3, [pc, #32]	; (800a43c <DIST_init+0x90>)
 800a41a:	f44f 6296 	mov.w	r2, #1200	; 0x4b0
 800a41e:	819a      	strh	r2, [r3, #12]
	st_sen[DIST_SEN_L_FRONT].s_noCtrl = L_FRONT_NOCTRL;
 800a420:	4b06      	ldr	r3, [pc, #24]	; (800a43c <DIST_init+0x90>)
 800a422:	f44f 7248 	mov.w	r2, #800	; 0x320
 800a426:	835a      	strh	r2, [r3, #26]
	st_sen[DIST_SEN_R_FRONT].s_ctrl = R_FRONT_CTRL;
 800a428:	4b04      	ldr	r3, [pc, #16]	; (800a43c <DIST_init+0x90>)
 800a42a:	f240 22da 	movw	r2, #730	; 0x2da
 800a42e:	815a      	strh	r2, [r3, #10]
	st_sen[DIST_SEN_L_FRONT].s_ctrl = L_FRONT_CTRL;
 800a430:	4b02      	ldr	r3, [pc, #8]	; (800a43c <DIST_init+0x90>)
 800a432:	f44f 72be 	mov.w	r2, #380	; 0x17c
 800a436:	831a      	strh	r2, [r3, #24]

}
 800a438:	bf00      	nop
 800a43a:	bd80      	pop	{r7, pc}
 800a43c:	20001fbc 	.word	0x20001fbc
 800a440:	20001f9c 	.word	0x20001f9c

0800a444 <DIST_getNowVal>:

int16_t DIST_getNowVal( enDIST_SEN_ID en_id )
{
 800a444:	b480      	push	{r7}
 800a446:	b083      	sub	sp, #12
 800a448:	af00      	add	r7, sp, #0
 800a44a:	4603      	mov	r3, r0
 800a44c:	71fb      	strb	r3, [r7, #7]
	return st_sen[en_id].s_now;
 800a44e:	79fa      	ldrb	r2, [r7, #7]
 800a450:	4906      	ldr	r1, [pc, #24]	; (800a46c <DIST_getNowVal+0x28>)
 800a452:	4613      	mov	r3, r2
 800a454:	00db      	lsls	r3, r3, #3
 800a456:	1a9b      	subs	r3, r3, r2
 800a458:	005b      	lsls	r3, r3, #1
 800a45a:	440b      	add	r3, r1
 800a45c:	881b      	ldrh	r3, [r3, #0]
 800a45e:	b21b      	sxth	r3, r3
}
 800a460:	4618      	mov	r0, r3
 800a462:	370c      	adds	r7, #12
 800a464:	46bd      	mov	sp, r7
 800a466:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a46a:	4770      	bx	lr
 800a46c:	20001fbc 	.word	0x20001fbc

0800a470 <DIST_getErr>:


void DIST_getErr( int32_t* p_err )
{
 800a470:	b480      	push	{r7}
 800a472:	b085      	sub	sp, #20
 800a474:	af00      	add	r7, sp, #0
 800a476:	6078      	str	r0, [r7, #4]
	volatile int16_t	s_threshold_R = 0;		// 
 800a478:	2300      	movs	r3, #0
 800a47a:	81bb      	strh	r3, [r7, #12]
	volatile int16_t	s_threshold_L = 0;		// 
 800a47c:	2300      	movs	r3, #0
 800a47e:	817b      	strh	r3, [r7, #10]
	/* ---------- */
	/*    */
	/* ---------- */
	/*  */
	// 
	s_temp = st_sen[DIST_SEN_R_SIDE].s_now - st_sen[DIST_SEN_R_SIDE].s_old;
 800a480:	4b55      	ldr	r3, [pc, #340]	; (800a5d8 <DIST_getErr+0x168>)
 800a482:	8b9a      	ldrh	r2, [r3, #28]
 800a484:	4b54      	ldr	r3, [pc, #336]	; (800a5d8 <DIST_getErr+0x168>)
 800a486:	8bdb      	ldrh	r3, [r3, #30]
 800a488:	1ad3      	subs	r3, r2, r3
 800a48a:	b29b      	uxth	r3, r3
 800a48c:	81fb      	strh	r3, [r7, #14]
	if( ( s_temp < -1 * DIST_NO_WALL_DIV_FILTER ) || ( DIST_NO_WALL_DIV_FILTER < s_temp )
 800a48e:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 800a492:	f113 0f32 	cmn.w	r3, #50	; 0x32
 800a496:	db03      	blt.n	800a4a0 <DIST_getErr+0x30>
 800a498:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 800a49c:	2b32      	cmp	r3, #50	; 0x32
 800a49e:	dd06      	ble.n	800a4ae <DIST_getErr+0x3e>
	){
		s_threshold_R = st_sen[DIST_SEN_R_SIDE].s_ref + DIST_REF_UP;		// 
 800a4a0:	4b4d      	ldr	r3, [pc, #308]	; (800a5d8 <DIST_getErr+0x168>)
 800a4a2:	8c5b      	ldrh	r3, [r3, #34]	; 0x22
 800a4a4:	3332      	adds	r3, #50	; 0x32
 800a4a6:	b29b      	uxth	r3, r3
 800a4a8:	b21b      	sxth	r3, r3
 800a4aa:	81bb      	strh	r3, [r7, #12]
 800a4ac:	e003      	b.n	800a4b6 <DIST_getErr+0x46>
	}
	else{
		s_threshold_R = st_sen[DIST_SEN_R_SIDE].s_limit;		// 
 800a4ae:	4b4a      	ldr	r3, [pc, #296]	; (800a5d8 <DIST_getErr+0x168>)
 800a4b0:	8c1b      	ldrh	r3, [r3, #32]
 800a4b2:	b21b      	sxth	r3, r3
 800a4b4:	81bb      	strh	r3, [r7, #12]
	/* ---------- */
	/*    */
	/* ---------- */
	/*  */
	// 
	s_temp = st_sen[DIST_SEN_L_SIDE].s_now - st_sen[DIST_SEN_L_SIDE].s_old;
 800a4b6:	4b48      	ldr	r3, [pc, #288]	; (800a5d8 <DIST_getErr+0x168>)
 800a4b8:	8d5a      	ldrh	r2, [r3, #42]	; 0x2a
 800a4ba:	4b47      	ldr	r3, [pc, #284]	; (800a5d8 <DIST_getErr+0x168>)
 800a4bc:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 800a4be:	1ad3      	subs	r3, r2, r3
 800a4c0:	b29b      	uxth	r3, r3
 800a4c2:	81fb      	strh	r3, [r7, #14]
	if( ( s_temp < -1 * DIST_NO_WALL_DIV_FILTER ) || ( DIST_NO_WALL_DIV_FILTER < s_temp )
 800a4c4:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 800a4c8:	f113 0f32 	cmn.w	r3, #50	; 0x32
 800a4cc:	db03      	blt.n	800a4d6 <DIST_getErr+0x66>
 800a4ce:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 800a4d2:	2b32      	cmp	r3, #50	; 0x32
 800a4d4:	dd06      	ble.n	800a4e4 <DIST_getErr+0x74>
	){
		s_threshold_L = st_sen[DIST_SEN_L_SIDE].s_ref + DIST_REF_UP;		// 
 800a4d6:	4b40      	ldr	r3, [pc, #256]	; (800a5d8 <DIST_getErr+0x168>)
 800a4d8:	8e1b      	ldrh	r3, [r3, #48]	; 0x30
 800a4da:	3332      	adds	r3, #50	; 0x32
 800a4dc:	b29b      	uxth	r3, r3
 800a4de:	b21b      	sxth	r3, r3
 800a4e0:	817b      	strh	r3, [r7, #10]
 800a4e2:	e003      	b.n	800a4ec <DIST_getErr+0x7c>
	}
	else{
		s_threshold_L = st_sen[DIST_SEN_L_SIDE].s_limit;		// 
 800a4e4:	4b3c      	ldr	r3, [pc, #240]	; (800a5d8 <DIST_getErr+0x168>)
 800a4e6:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800a4e8:	b21b      	sxth	r3, r3
 800a4ea:	817b      	strh	r3, [r7, #10]
	}

	/* ------------ */
	/*    */
	/* ------------ */
	*p_err = 0;		// 
 800a4ec:	687b      	ldr	r3, [r7, #4]
 800a4ee:	2200      	movs	r2, #0
 800a4f0:	601a      	str	r2, [r3, #0]

	/*  */
	if( ( st_sen[DIST_SEN_R_FRONT].s_now > st_sen[DIST_SEN_R_FRONT].s_noCtrl ) &&
 800a4f2:	4b39      	ldr	r3, [pc, #228]	; (800a5d8 <DIST_getErr+0x168>)
 800a4f4:	881a      	ldrh	r2, [r3, #0]
 800a4f6:	4b38      	ldr	r3, [pc, #224]	; (800a5d8 <DIST_getErr+0x168>)
 800a4f8:	899b      	ldrh	r3, [r3, #12]
 800a4fa:	429a      	cmp	r2, r3
 800a4fc:	d909      	bls.n	800a512 <DIST_getErr+0xa2>
		( st_sen[DIST_SEN_L_FRONT].s_now > st_sen[DIST_SEN_L_FRONT].s_noCtrl )
 800a4fe:	4b36      	ldr	r3, [pc, #216]	; (800a5d8 <DIST_getErr+0x168>)
 800a500:	89da      	ldrh	r2, [r3, #14]
 800a502:	4b35      	ldr	r3, [pc, #212]	; (800a5d8 <DIST_getErr+0x168>)
 800a504:	8b5b      	ldrh	r3, [r3, #26]
	if( ( st_sen[DIST_SEN_R_FRONT].s_now > st_sen[DIST_SEN_R_FRONT].s_noCtrl ) &&
 800a506:	429a      	cmp	r2, r3
 800a508:	d903      	bls.n	800a512 <DIST_getErr+0xa2>
	){
//		printf("[Val]%6d  	\n\r", *p_err);
		*p_err = 0;
 800a50a:	687b      	ldr	r3, [r7, #4]
 800a50c:	2200      	movs	r2, #0
 800a50e:	601a      	str	r2, [r3, #0]
 800a510:	e05b      	b.n	800a5ca <DIST_getErr+0x15a>
	}
	/*  */
	else if( ( st_sen[DIST_SEN_R_FRONT].s_now > st_sen[DIST_SEN_R_FRONT].s_ctrl ) &&
 800a512:	4b31      	ldr	r3, [pc, #196]	; (800a5d8 <DIST_getErr+0x168>)
 800a514:	881a      	ldrh	r2, [r3, #0]
 800a516:	4b30      	ldr	r3, [pc, #192]	; (800a5d8 <DIST_getErr+0x168>)
 800a518:	895b      	ldrh	r3, [r3, #10]
 800a51a:	429a      	cmp	r2, r3
 800a51c:	d915      	bls.n	800a54a <DIST_getErr+0xda>
		( st_sen[DIST_SEN_L_FRONT].s_now > st_sen[DIST_SEN_L_FRONT].s_ctrl )
 800a51e:	4b2e      	ldr	r3, [pc, #184]	; (800a5d8 <DIST_getErr+0x168>)
 800a520:	89da      	ldrh	r2, [r3, #14]
 800a522:	4b2d      	ldr	r3, [pc, #180]	; (800a5d8 <DIST_getErr+0x168>)
 800a524:	8b1b      	ldrh	r3, [r3, #24]
	else if( ( st_sen[DIST_SEN_R_FRONT].s_now > st_sen[DIST_SEN_R_FRONT].s_ctrl ) &&
 800a526:	429a      	cmp	r2, r3
 800a528:	d90f      	bls.n	800a54a <DIST_getErr+0xda>
	){
		*p_err = ( st_sen[DIST_SEN_L_FRONT].s_now - st_sen[DIST_SEN_L_FRONT].s_ref ) -
 800a52a:	4b2b      	ldr	r3, [pc, #172]	; (800a5d8 <DIST_getErr+0x168>)
 800a52c:	89db      	ldrh	r3, [r3, #14]
 800a52e:	461a      	mov	r2, r3
 800a530:	4b29      	ldr	r3, [pc, #164]	; (800a5d8 <DIST_getErr+0x168>)
 800a532:	8a9b      	ldrh	r3, [r3, #20]
 800a534:	1ad2      	subs	r2, r2, r3
				 ( st_sen[DIST_SEN_R_FRONT].s_now - st_sen[DIST_SEN_R_FRONT].s_ref );
 800a536:	4b28      	ldr	r3, [pc, #160]	; (800a5d8 <DIST_getErr+0x168>)
 800a538:	881b      	ldrh	r3, [r3, #0]
 800a53a:	4619      	mov	r1, r3
 800a53c:	4b26      	ldr	r3, [pc, #152]	; (800a5d8 <DIST_getErr+0x168>)
 800a53e:	88db      	ldrh	r3, [r3, #6]
 800a540:	1acb      	subs	r3, r1, r3
		*p_err = ( st_sen[DIST_SEN_L_FRONT].s_now - st_sen[DIST_SEN_L_FRONT].s_ref ) -
 800a542:	1ad2      	subs	r2, r2, r3
 800a544:	687b      	ldr	r3, [r7, #4]
 800a546:	601a      	str	r2, [r3, #0]
 800a548:	e03f      	b.n	800a5ca <DIST_getErr+0x15a>
//		printf("[Val]%6d  	\n\r", *p_err);
	}
	/*  */
	else if( ( s_threshold_R < st_sen[DIST_SEN_R_SIDE].s_now ) && ( s_threshold_L < st_sen[DIST_SEN_L_SIDE].s_now )
 800a54a:	89bb      	ldrh	r3, [r7, #12]
 800a54c:	b21b      	sxth	r3, r3
 800a54e:	461a      	mov	r2, r3
 800a550:	4b21      	ldr	r3, [pc, #132]	; (800a5d8 <DIST_getErr+0x168>)
 800a552:	8b9b      	ldrh	r3, [r3, #28]
 800a554:	429a      	cmp	r2, r3
 800a556:	da16      	bge.n	800a586 <DIST_getErr+0x116>
 800a558:	897b      	ldrh	r3, [r7, #10]
 800a55a:	b21b      	sxth	r3, r3
 800a55c:	461a      	mov	r2, r3
 800a55e:	4b1e      	ldr	r3, [pc, #120]	; (800a5d8 <DIST_getErr+0x168>)
 800a560:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800a562:	429a      	cmp	r2, r3
 800a564:	da0f      	bge.n	800a586 <DIST_getErr+0x116>
	){
		*p_err = ( st_sen[DIST_SEN_R_SIDE].s_now - st_sen[DIST_SEN_R_SIDE].s_ref ) +
 800a566:	4b1c      	ldr	r3, [pc, #112]	; (800a5d8 <DIST_getErr+0x168>)
 800a568:	8b9b      	ldrh	r3, [r3, #28]
 800a56a:	461a      	mov	r2, r3
 800a56c:	4b1a      	ldr	r3, [pc, #104]	; (800a5d8 <DIST_getErr+0x168>)
 800a56e:	8c5b      	ldrh	r3, [r3, #34]	; 0x22
 800a570:	1ad2      	subs	r2, r2, r3
				 ( st_sen[DIST_SEN_L_SIDE].s_ref - st_sen[DIST_SEN_L_SIDE].s_now );
 800a572:	4b19      	ldr	r3, [pc, #100]	; (800a5d8 <DIST_getErr+0x168>)
 800a574:	8e1b      	ldrh	r3, [r3, #48]	; 0x30
 800a576:	4619      	mov	r1, r3
 800a578:	4b17      	ldr	r3, [pc, #92]	; (800a5d8 <DIST_getErr+0x168>)
 800a57a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800a57c:	1acb      	subs	r3, r1, r3
		*p_err = ( st_sen[DIST_SEN_R_SIDE].s_now - st_sen[DIST_SEN_R_SIDE].s_ref ) +
 800a57e:	441a      	add	r2, r3
 800a580:	687b      	ldr	r3, [r7, #4]
 800a582:	601a      	str	r2, [r3, #0]
 800a584:	e021      	b.n	800a5ca <DIST_getErr+0x15a>
//		printf("[Val]%6d  	\n\r", *p_err);
	}
	/*  */
	else if( s_threshold_R < st_sen[DIST_SEN_R_SIDE].s_now ){
 800a586:	89bb      	ldrh	r3, [r7, #12]
 800a588:	b21b      	sxth	r3, r3
 800a58a:	461a      	mov	r2, r3
 800a58c:	4b12      	ldr	r3, [pc, #72]	; (800a5d8 <DIST_getErr+0x168>)
 800a58e:	8b9b      	ldrh	r3, [r3, #28]
 800a590:	429a      	cmp	r2, r3
 800a592:	da09      	bge.n	800a5a8 <DIST_getErr+0x138>
		*p_err = ( st_sen[DIST_SEN_R_SIDE].s_now - st_sen[DIST_SEN_R_SIDE].s_ref ) * 2;
 800a594:	4b10      	ldr	r3, [pc, #64]	; (800a5d8 <DIST_getErr+0x168>)
 800a596:	8b9b      	ldrh	r3, [r3, #28]
 800a598:	461a      	mov	r2, r3
 800a59a:	4b0f      	ldr	r3, [pc, #60]	; (800a5d8 <DIST_getErr+0x168>)
 800a59c:	8c5b      	ldrh	r3, [r3, #34]	; 0x22
 800a59e:	1ad3      	subs	r3, r2, r3
 800a5a0:	005a      	lsls	r2, r3, #1
 800a5a2:	687b      	ldr	r3, [r7, #4]
 800a5a4:	601a      	str	r2, [r3, #0]
	/*  */
	else if( s_threshold_L < st_sen[DIST_SEN_L_SIDE].s_now ){
		*p_err = ( st_sen[DIST_SEN_L_SIDE].s_ref - st_sen[DIST_SEN_L_SIDE].s_now ) * 2;
//		printf("[Val]%6d  	\n\r", *p_err);
	}
}
 800a5a6:	e010      	b.n	800a5ca <DIST_getErr+0x15a>
	else if( s_threshold_L < st_sen[DIST_SEN_L_SIDE].s_now ){
 800a5a8:	897b      	ldrh	r3, [r7, #10]
 800a5aa:	b21b      	sxth	r3, r3
 800a5ac:	461a      	mov	r2, r3
 800a5ae:	4b0a      	ldr	r3, [pc, #40]	; (800a5d8 <DIST_getErr+0x168>)
 800a5b0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800a5b2:	429a      	cmp	r2, r3
 800a5b4:	da09      	bge.n	800a5ca <DIST_getErr+0x15a>
		*p_err = ( st_sen[DIST_SEN_L_SIDE].s_ref - st_sen[DIST_SEN_L_SIDE].s_now ) * 2;
 800a5b6:	4b08      	ldr	r3, [pc, #32]	; (800a5d8 <DIST_getErr+0x168>)
 800a5b8:	8e1b      	ldrh	r3, [r3, #48]	; 0x30
 800a5ba:	461a      	mov	r2, r3
 800a5bc:	4b06      	ldr	r3, [pc, #24]	; (800a5d8 <DIST_getErr+0x168>)
 800a5be:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800a5c0:	1ad3      	subs	r3, r2, r3
 800a5c2:	005a      	lsls	r2, r3, #1
 800a5c4:	687b      	ldr	r3, [r7, #4]
 800a5c6:	601a      	str	r2, [r3, #0]
}
 800a5c8:	e7ff      	b.n	800a5ca <DIST_getErr+0x15a>
 800a5ca:	bf00      	nop
 800a5cc:	3714      	adds	r7, #20
 800a5ce:	46bd      	mov	sp, r7
 800a5d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a5d4:	4770      	bx	lr
 800a5d6:	bf00      	nop
 800a5d8:	20001fbc 	.word	0x20001fbc

0800a5dc <DIST_getErrSkew>:

void DIST_getErrSkew( int32_t* p_err )
{
 800a5dc:	b480      	push	{r7}
 800a5de:	b083      	sub	sp, #12
 800a5e0:	af00      	add	r7, sp, #0
 800a5e2:	6078      	str	r0, [r7, #4]
	*p_err =0;
 800a5e4:	687b      	ldr	r3, [r7, #4]
 800a5e6:	2200      	movs	r2, #0
 800a5e8:	601a      	str	r2, [r3, #0]

	/*  */
	if( st_sen[DIST_SEN_R_FRONT].s_now > st_senF[DIST_SEN_R_FRONT].s_skewErr3 ){
 800a5ea:	4b22      	ldr	r3, [pc, #136]	; (800a674 <DIST_getErrSkew+0x98>)
 800a5ec:	881a      	ldrh	r2, [r3, #0]
 800a5ee:	4b22      	ldr	r3, [pc, #136]	; (800a678 <DIST_getErrSkew+0x9c>)
 800a5f0:	88db      	ldrh	r3, [r3, #6]
 800a5f2:	429a      	cmp	r2, r3
 800a5f4:	d904      	bls.n	800a600 <DIST_getErrSkew+0x24>
		*p_err = 300;
 800a5f6:	687b      	ldr	r3, [r7, #4]
 800a5f8:	f44f 7296 	mov.w	r2, #300	; 0x12c
 800a5fc:	601a      	str	r2, [r3, #0]
//		printf("  [NOW]%d > [ERR1]%d", st_sen[DIST_SEN_L_FRONT].s_now, st_senF[DIST_SEN_L_FRONT].s_skewErr1 );
	}
	else{
	}

}
 800a5fe:	e032      	b.n	800a666 <DIST_getErrSkew+0x8a>
	else if( st_sen[DIST_SEN_L_FRONT].s_now > st_senF[DIST_SEN_L_FRONT].s_skewErr3 ){
 800a600:	4b1c      	ldr	r3, [pc, #112]	; (800a674 <DIST_getErrSkew+0x98>)
 800a602:	89da      	ldrh	r2, [r3, #14]
 800a604:	4b1c      	ldr	r3, [pc, #112]	; (800a678 <DIST_getErrSkew+0x9c>)
 800a606:	89db      	ldrh	r3, [r3, #14]
 800a608:	429a      	cmp	r2, r3
 800a60a:	d903      	bls.n	800a614 <DIST_getErrSkew+0x38>
		*p_err = -300;
 800a60c:	687b      	ldr	r3, [r7, #4]
 800a60e:	4a1b      	ldr	r2, [pc, #108]	; (800a67c <DIST_getErrSkew+0xa0>)
 800a610:	601a      	str	r2, [r3, #0]
}
 800a612:	e028      	b.n	800a666 <DIST_getErrSkew+0x8a>
	else if( st_sen[DIST_SEN_R_FRONT].s_now > st_senF[DIST_SEN_R_FRONT].s_skewErr2 ){
 800a614:	4b17      	ldr	r3, [pc, #92]	; (800a674 <DIST_getErrSkew+0x98>)
 800a616:	881a      	ldrh	r2, [r3, #0]
 800a618:	4b17      	ldr	r3, [pc, #92]	; (800a678 <DIST_getErrSkew+0x9c>)
 800a61a:	889b      	ldrh	r3, [r3, #4]
 800a61c:	429a      	cmp	r2, r3
 800a61e:	d903      	bls.n	800a628 <DIST_getErrSkew+0x4c>
		*p_err = 200;
 800a620:	687b      	ldr	r3, [r7, #4]
 800a622:	22c8      	movs	r2, #200	; 0xc8
 800a624:	601a      	str	r2, [r3, #0]
}
 800a626:	e01e      	b.n	800a666 <DIST_getErrSkew+0x8a>
	else if( st_sen[DIST_SEN_L_FRONT].s_now > st_senF[DIST_SEN_L_FRONT].s_skewErr2 ){
 800a628:	4b12      	ldr	r3, [pc, #72]	; (800a674 <DIST_getErrSkew+0x98>)
 800a62a:	89da      	ldrh	r2, [r3, #14]
 800a62c:	4b12      	ldr	r3, [pc, #72]	; (800a678 <DIST_getErrSkew+0x9c>)
 800a62e:	899b      	ldrh	r3, [r3, #12]
 800a630:	429a      	cmp	r2, r3
 800a632:	d904      	bls.n	800a63e <DIST_getErrSkew+0x62>
		*p_err = -200;
 800a634:	687b      	ldr	r3, [r7, #4]
 800a636:	f06f 02c7 	mvn.w	r2, #199	; 0xc7
 800a63a:	601a      	str	r2, [r3, #0]
}
 800a63c:	e013      	b.n	800a666 <DIST_getErrSkew+0x8a>
	else if( st_sen[DIST_SEN_R_FRONT].s_now > st_senF[DIST_SEN_R_FRONT].s_skewErr1 ){
 800a63e:	4b0d      	ldr	r3, [pc, #52]	; (800a674 <DIST_getErrSkew+0x98>)
 800a640:	881a      	ldrh	r2, [r3, #0]
 800a642:	4b0d      	ldr	r3, [pc, #52]	; (800a678 <DIST_getErrSkew+0x9c>)
 800a644:	885b      	ldrh	r3, [r3, #2]
 800a646:	429a      	cmp	r2, r3
 800a648:	d903      	bls.n	800a652 <DIST_getErrSkew+0x76>
		*p_err = 100;
 800a64a:	687b      	ldr	r3, [r7, #4]
 800a64c:	2264      	movs	r2, #100	; 0x64
 800a64e:	601a      	str	r2, [r3, #0]
}
 800a650:	e009      	b.n	800a666 <DIST_getErrSkew+0x8a>
	else if( st_sen[DIST_SEN_L_FRONT].s_now > st_senF[DIST_SEN_L_FRONT].s_skewErr1 ){
 800a652:	4b08      	ldr	r3, [pc, #32]	; (800a674 <DIST_getErrSkew+0x98>)
 800a654:	89da      	ldrh	r2, [r3, #14]
 800a656:	4b08      	ldr	r3, [pc, #32]	; (800a678 <DIST_getErrSkew+0x9c>)
 800a658:	895b      	ldrh	r3, [r3, #10]
 800a65a:	429a      	cmp	r2, r3
 800a65c:	d903      	bls.n	800a666 <DIST_getErrSkew+0x8a>
		*p_err = -100;
 800a65e:	687b      	ldr	r3, [r7, #4]
 800a660:	f06f 0263 	mvn.w	r2, #99	; 0x63
 800a664:	601a      	str	r2, [r3, #0]
}
 800a666:	bf00      	nop
 800a668:	370c      	adds	r7, #12
 800a66a:	46bd      	mov	sp, r7
 800a66c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a670:	4770      	bx	lr
 800a672:	bf00      	nop
 800a674:	20001fbc 	.word	0x20001fbc
 800a678:	20001f9c 	.word	0x20001f9c
 800a67c:	fffffed4 	.word	0xfffffed4

0800a680 <DIST_Pol_FL>:

void DIST_Pol_FL( void )
{
 800a680:	b580      	push	{r7, lr}
 800a682:	b082      	sub	sp, #8
 800a684:	af00      	add	r7, sp, #0
	st_sen[DIST_SEN_L_FRONT].s_offset = GetSensor_FL();
 800a686:	f7f7 f839 	bl	80016fc <GetSensor_FL>
 800a68a:	4603      	mov	r3, r0
 800a68c:	461a      	mov	r2, r3
 800a68e:	4b13      	ldr	r3, [pc, #76]	; (800a6dc <DIST_Pol_FL+0x5c>)
 800a690:	82da      	strh	r2, [r3, #22]

	Set_SenFL(1);
 800a692:	2001      	movs	r0, #1
 800a694:	f7f7 fcde 	bl	8002054 <Set_SenFL>

	for(uint16_t i=0;i<400;i++);
 800a698:	2300      	movs	r3, #0
 800a69a:	80fb      	strh	r3, [r7, #6]
 800a69c:	e002      	b.n	800a6a4 <DIST_Pol_FL+0x24>
 800a69e:	88fb      	ldrh	r3, [r7, #6]
 800a6a0:	3301      	adds	r3, #1
 800a6a2:	80fb      	strh	r3, [r7, #6]
 800a6a4:	88fb      	ldrh	r3, [r7, #6]
 800a6a6:	f5b3 7fc8 	cmp.w	r3, #400	; 0x190
 800a6aa:	d3f8      	bcc.n	800a69e <DIST_Pol_FL+0x1e>

	st_sen[DIST_SEN_L_FRONT].s_old = st_sen[DIST_SEN_L_FRONT].s_now;
 800a6ac:	4b0b      	ldr	r3, [pc, #44]	; (800a6dc <DIST_Pol_FL+0x5c>)
 800a6ae:	89da      	ldrh	r2, [r3, #14]
 800a6b0:	4b0a      	ldr	r3, [pc, #40]	; (800a6dc <DIST_Pol_FL+0x5c>)
 800a6b2:	821a      	strh	r2, [r3, #16]
	st_sen[DIST_SEN_L_FRONT].s_now = GetSensor_FL()- st_sen[DIST_SEN_L_FRONT].s_offset;
 800a6b4:	f7f7 f822 	bl	80016fc <GetSensor_FL>
 800a6b8:	4603      	mov	r3, r0
 800a6ba:	461a      	mov	r2, r3
 800a6bc:	4b07      	ldr	r3, [pc, #28]	; (800a6dc <DIST_Pol_FL+0x5c>)
 800a6be:	8adb      	ldrh	r3, [r3, #22]
 800a6c0:	1ad3      	subs	r3, r2, r3
 800a6c2:	b29a      	uxth	r2, r3
 800a6c4:	4b05      	ldr	r3, [pc, #20]	; (800a6dc <DIST_Pol_FL+0x5c>)
 800a6c6:	81da      	strh	r2, [r3, #14]
	ADC3_clearEOS();
 800a6c8:	f7f7 f830 	bl	800172c <ADC3_clearEOS>

	Set_SenFL(0);
 800a6cc:	2000      	movs	r0, #0
 800a6ce:	f7f7 fcc1 	bl	8002054 <Set_SenFL>
}
 800a6d2:	bf00      	nop
 800a6d4:	3708      	adds	r7, #8
 800a6d6:	46bd      	mov	sp, r7
 800a6d8:	bd80      	pop	{r7, pc}
 800a6da:	bf00      	nop
 800a6dc:	20001fbc 	.word	0x20001fbc

0800a6e0 <DIST_Pol_FR>:

void DIST_Pol_FR( void )
{
 800a6e0:	b580      	push	{r7, lr}
 800a6e2:	b082      	sub	sp, #8
 800a6e4:	af00      	add	r7, sp, #0

	st_sen[DIST_SEN_R_FRONT].s_offset = GetSensor_FR();
 800a6e6:	f7f7 f86f 	bl	80017c8 <GetSensor_FR>
 800a6ea:	4603      	mov	r3, r0
 800a6ec:	461a      	mov	r2, r3
 800a6ee:	4b13      	ldr	r3, [pc, #76]	; (800a73c <DIST_Pol_FR+0x5c>)
 800a6f0:	811a      	strh	r2, [r3, #8]

	Set_SenFR(1);
 800a6f2:	2001      	movs	r0, #1
 800a6f4:	f7f7 fcf6 	bl	80020e4 <Set_SenFR>

	for(uint16_t i=0;i<400;i++);
 800a6f8:	2300      	movs	r3, #0
 800a6fa:	80fb      	strh	r3, [r7, #6]
 800a6fc:	e002      	b.n	800a704 <DIST_Pol_FR+0x24>
 800a6fe:	88fb      	ldrh	r3, [r7, #6]
 800a700:	3301      	adds	r3, #1
 800a702:	80fb      	strh	r3, [r7, #6]
 800a704:	88fb      	ldrh	r3, [r7, #6]
 800a706:	f5b3 7fc8 	cmp.w	r3, #400	; 0x190
 800a70a:	d3f8      	bcc.n	800a6fe <DIST_Pol_FR+0x1e>

	st_sen[DIST_SEN_R_FRONT].s_old = st_sen[DIST_SEN_R_FRONT].s_now;
 800a70c:	4b0b      	ldr	r3, [pc, #44]	; (800a73c <DIST_Pol_FR+0x5c>)
 800a70e:	881a      	ldrh	r2, [r3, #0]
 800a710:	4b0a      	ldr	r3, [pc, #40]	; (800a73c <DIST_Pol_FR+0x5c>)
 800a712:	805a      	strh	r2, [r3, #2]
	st_sen[DIST_SEN_R_FRONT].s_now = GetSensor_FR()- st_sen[DIST_SEN_R_FRONT].s_offset;
 800a714:	f7f7 f858 	bl	80017c8 <GetSensor_FR>
 800a718:	4603      	mov	r3, r0
 800a71a:	461a      	mov	r2, r3
 800a71c:	4b07      	ldr	r3, [pc, #28]	; (800a73c <DIST_Pol_FR+0x5c>)
 800a71e:	891b      	ldrh	r3, [r3, #8]
 800a720:	1ad3      	subs	r3, r2, r3
 800a722:	b29a      	uxth	r2, r3
 800a724:	4b05      	ldr	r3, [pc, #20]	; (800a73c <DIST_Pol_FR+0x5c>)
 800a726:	801a      	strh	r2, [r3, #0]
	ADC2_clearEOS();
 800a728:	f7f7 f80a 	bl	8001740 <ADC2_clearEOS>

	Set_SenFR(0);
 800a72c:	2000      	movs	r0, #0
 800a72e:	f7f7 fcd9 	bl	80020e4 <Set_SenFR>

}
 800a732:	bf00      	nop
 800a734:	3708      	adds	r7, #8
 800a736:	46bd      	mov	sp, r7
 800a738:	bd80      	pop	{r7, pc}
 800a73a:	bf00      	nop
 800a73c:	20001fbc 	.word	0x20001fbc

0800a740 <DIST_Pol_SL>:


void DIST_Pol_SL( void )
{
 800a740:	b580      	push	{r7, lr}
 800a742:	b082      	sub	sp, #8
 800a744:	af00      	add	r7, sp, #0

	st_sen[DIST_SEN_L_SIDE].s_offset = GetSensor_SL();
 800a746:	f7f7 f80d 	bl	8001764 <GetSensor_SL>
 800a74a:	4603      	mov	r3, r0
 800a74c:	461a      	mov	r2, r3
 800a74e:	4b13      	ldr	r3, [pc, #76]	; (800a79c <DIST_Pol_SL+0x5c>)
 800a750:	865a      	strh	r2, [r3, #50]	; 0x32

	Set_SenSL(1);
 800a752:	2001      	movs	r0, #1
 800a754:	f7f7 fc95 	bl	8002082 <Set_SenSL>

	for(uint16_t i=0;i<400;i++);
 800a758:	2300      	movs	r3, #0
 800a75a:	80fb      	strh	r3, [r7, #6]
 800a75c:	e002      	b.n	800a764 <DIST_Pol_SL+0x24>
 800a75e:	88fb      	ldrh	r3, [r7, #6]
 800a760:	3301      	adds	r3, #1
 800a762:	80fb      	strh	r3, [r7, #6]
 800a764:	88fb      	ldrh	r3, [r7, #6]
 800a766:	f5b3 7fc8 	cmp.w	r3, #400	; 0x190
 800a76a:	d3f8      	bcc.n	800a75e <DIST_Pol_SL+0x1e>

	st_sen[DIST_SEN_L_SIDE].s_old = st_sen[DIST_SEN_L_SIDE].s_now;
 800a76c:	4b0b      	ldr	r3, [pc, #44]	; (800a79c <DIST_Pol_SL+0x5c>)
 800a76e:	8d5a      	ldrh	r2, [r3, #42]	; 0x2a
 800a770:	4b0a      	ldr	r3, [pc, #40]	; (800a79c <DIST_Pol_SL+0x5c>)
 800a772:	859a      	strh	r2, [r3, #44]	; 0x2c
	st_sen[DIST_SEN_L_SIDE].s_now = GetSensor_SL()- st_sen[DIST_SEN_L_SIDE].s_offset;
 800a774:	f7f6 fff6 	bl	8001764 <GetSensor_SL>
 800a778:	4603      	mov	r3, r0
 800a77a:	461a      	mov	r2, r3
 800a77c:	4b07      	ldr	r3, [pc, #28]	; (800a79c <DIST_Pol_SL+0x5c>)
 800a77e:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 800a780:	1ad3      	subs	r3, r2, r3
 800a782:	b29a      	uxth	r2, r3
 800a784:	4b05      	ldr	r3, [pc, #20]	; (800a79c <DIST_Pol_SL+0x5c>)
 800a786:	855a      	strh	r2, [r3, #42]	; 0x2a
	ADC1_clearEOS();
 800a788:	f7f6 ffe4 	bl	8001754 <ADC1_clearEOS>

	Set_SenSL(0);
 800a78c:	2000      	movs	r0, #0
 800a78e:	f7f7 fc78 	bl	8002082 <Set_SenSL>

}
 800a792:	bf00      	nop
 800a794:	3708      	adds	r7, #8
 800a796:	46bd      	mov	sp, r7
 800a798:	bd80      	pop	{r7, pc}
 800a79a:	bf00      	nop
 800a79c:	20001fbc 	.word	0x20001fbc

0800a7a0 <DIST_Pol_SR>:

void DIST_Pol_SR( void )
{
 800a7a0:	b580      	push	{r7, lr}
 800a7a2:	b082      	sub	sp, #8
 800a7a4:	af00      	add	r7, sp, #0

	st_sen[DIST_SEN_R_SIDE].s_offset = GetSensor_SR();
 800a7a6:	f7f6 fff6 	bl	8001796 <GetSensor_SR>
 800a7aa:	4603      	mov	r3, r0
 800a7ac:	461a      	mov	r2, r3
 800a7ae:	4b12      	ldr	r3, [pc, #72]	; (800a7f8 <DIST_Pol_SR+0x58>)
 800a7b0:	849a      	strh	r2, [r3, #36]	; 0x24

	Set_SenSR(1);
 800a7b2:	2001      	movs	r0, #1
 800a7b4:	f7f7 fc7c 	bl	80020b0 <Set_SenSR>

	for(uint16_t i=0;i<400;i++);
 800a7b8:	2300      	movs	r3, #0
 800a7ba:	80fb      	strh	r3, [r7, #6]
 800a7bc:	e002      	b.n	800a7c4 <DIST_Pol_SR+0x24>
 800a7be:	88fb      	ldrh	r3, [r7, #6]
 800a7c0:	3301      	adds	r3, #1
 800a7c2:	80fb      	strh	r3, [r7, #6]
 800a7c4:	88fb      	ldrh	r3, [r7, #6]
 800a7c6:	f5b3 7fc8 	cmp.w	r3, #400	; 0x190
 800a7ca:	d3f8      	bcc.n	800a7be <DIST_Pol_SR+0x1e>

	st_sen[DIST_SEN_R_SIDE].s_old = st_sen[DIST_SEN_R_SIDE].s_now;
 800a7cc:	4b0a      	ldr	r3, [pc, #40]	; (800a7f8 <DIST_Pol_SR+0x58>)
 800a7ce:	8b9a      	ldrh	r2, [r3, #28]
 800a7d0:	4b09      	ldr	r3, [pc, #36]	; (800a7f8 <DIST_Pol_SR+0x58>)
 800a7d2:	83da      	strh	r2, [r3, #30]
	st_sen[DIST_SEN_R_SIDE].s_now = GetSensor_SR()- st_sen[DIST_SEN_R_SIDE].s_offset;
 800a7d4:	f7f6 ffdf 	bl	8001796 <GetSensor_SR>
 800a7d8:	4603      	mov	r3, r0
 800a7da:	461a      	mov	r2, r3
 800a7dc:	4b06      	ldr	r3, [pc, #24]	; (800a7f8 <DIST_Pol_SR+0x58>)
 800a7de:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 800a7e0:	1ad3      	subs	r3, r2, r3
 800a7e2:	b29a      	uxth	r2, r3
 800a7e4:	4b04      	ldr	r3, [pc, #16]	; (800a7f8 <DIST_Pol_SR+0x58>)
 800a7e6:	839a      	strh	r2, [r3, #28]

	Set_SenSR(0);
 800a7e8:	2000      	movs	r0, #0
 800a7ea:	f7f7 fc61 	bl	80020b0 <Set_SenSR>

}
 800a7ee:	bf00      	nop
 800a7f0:	3708      	adds	r7, #8
 800a7f2:	46bd      	mov	sp, r7
 800a7f4:	bd80      	pop	{r7, pc}
 800a7f6:	bf00      	nop
 800a7f8:	20001fbc 	.word	0x20001fbc

0800a7fc <Get_Sen_Nowdata>:

void Get_Sen_Nowdata(void){
 800a7fc:	b580      	push	{r7, lr}
 800a7fe:	b082      	sub	sp, #8
 800a800:	af02      	add	r7, sp, #8
	printf("FL %4d SL %4d SR %4d FR %4d\r",
			st_sen[DIST_SEN_L_FRONT].s_now,st_sen[DIST_SEN_L_SIDE].s_now,st_sen[DIST_SEN_R_SIDE].s_now,st_sen[DIST_SEN_R_FRONT].s_now);
 800a802:	4b09      	ldr	r3, [pc, #36]	; (800a828 <Get_Sen_Nowdata+0x2c>)
 800a804:	89db      	ldrh	r3, [r3, #14]
	printf("FL %4d SL %4d SR %4d FR %4d\r",
 800a806:	4619      	mov	r1, r3
			st_sen[DIST_SEN_L_FRONT].s_now,st_sen[DIST_SEN_L_SIDE].s_now,st_sen[DIST_SEN_R_SIDE].s_now,st_sen[DIST_SEN_R_FRONT].s_now);
 800a808:	4b07      	ldr	r3, [pc, #28]	; (800a828 <Get_Sen_Nowdata+0x2c>)
 800a80a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
	printf("FL %4d SL %4d SR %4d FR %4d\r",
 800a80c:	461a      	mov	r2, r3
			st_sen[DIST_SEN_L_FRONT].s_now,st_sen[DIST_SEN_L_SIDE].s_now,st_sen[DIST_SEN_R_SIDE].s_now,st_sen[DIST_SEN_R_FRONT].s_now);
 800a80e:	4b06      	ldr	r3, [pc, #24]	; (800a828 <Get_Sen_Nowdata+0x2c>)
 800a810:	8b9b      	ldrh	r3, [r3, #28]
	printf("FL %4d SL %4d SR %4d FR %4d\r",
 800a812:	4618      	mov	r0, r3
			st_sen[DIST_SEN_L_FRONT].s_now,st_sen[DIST_SEN_L_SIDE].s_now,st_sen[DIST_SEN_R_SIDE].s_now,st_sen[DIST_SEN_R_FRONT].s_now);
 800a814:	4b04      	ldr	r3, [pc, #16]	; (800a828 <Get_Sen_Nowdata+0x2c>)
 800a816:	881b      	ldrh	r3, [r3, #0]
	printf("FL %4d SL %4d SR %4d FR %4d\r",
 800a818:	9300      	str	r3, [sp, #0]
 800a81a:	4603      	mov	r3, r0
 800a81c:	4803      	ldr	r0, [pc, #12]	; (800a82c <Get_Sen_Nowdata+0x30>)
 800a81e:	f004 f8a1 	bl	800e964 <iprintf>
}
 800a822:	bf00      	nop
 800a824:	46bd      	mov	sp, r7
 800a826:	bd80      	pop	{r7, pc}
 800a828:	20001fbc 	.word	0x20001fbc
 800a82c:	080138b0 	.word	0x080138b0

0800a830 <DIST_isWall_FRONT>:

bool DIST_isWall_FRONT( void )
{
 800a830:	b480      	push	{r7}
 800a832:	b083      	sub	sp, #12
 800a834:	af00      	add	r7, sp, #0
	bool bl_res 		= false;
 800a836:	2300      	movs	r3, #0
 800a838:	71fb      	strb	r3, [r7, #7]
//	printf("DIST_SEN_R_FRONT %5d \r\n",st_sen[DIST_SEN_R_FRONT].s_limit);
	if( ( st_sen[DIST_SEN_R_FRONT].s_now > st_sen[DIST_SEN_R_FRONT].s_limit ) ||
 800a83a:	4b0a      	ldr	r3, [pc, #40]	; (800a864 <DIST_isWall_FRONT+0x34>)
 800a83c:	881a      	ldrh	r2, [r3, #0]
 800a83e:	4b09      	ldr	r3, [pc, #36]	; (800a864 <DIST_isWall_FRONT+0x34>)
 800a840:	889b      	ldrh	r3, [r3, #4]
 800a842:	429a      	cmp	r2, r3
 800a844:	d805      	bhi.n	800a852 <DIST_isWall_FRONT+0x22>
		( st_sen[DIST_SEN_L_FRONT].s_now > st_sen[DIST_SEN_L_FRONT].s_limit )
 800a846:	4b07      	ldr	r3, [pc, #28]	; (800a864 <DIST_isWall_FRONT+0x34>)
 800a848:	89da      	ldrh	r2, [r3, #14]
 800a84a:	4b06      	ldr	r3, [pc, #24]	; (800a864 <DIST_isWall_FRONT+0x34>)
 800a84c:	8a5b      	ldrh	r3, [r3, #18]
	if( ( st_sen[DIST_SEN_R_FRONT].s_now > st_sen[DIST_SEN_R_FRONT].s_limit ) ||
 800a84e:	429a      	cmp	r2, r3
 800a850:	d901      	bls.n	800a856 <DIST_isWall_FRONT+0x26>
	){
		bl_res = true;
 800a852:	2301      	movs	r3, #1
 800a854:	71fb      	strb	r3, [r7, #7]
	}

	return bl_res;
 800a856:	79fb      	ldrb	r3, [r7, #7]
}
 800a858:	4618      	mov	r0, r3
 800a85a:	370c      	adds	r7, #12
 800a85c:	46bd      	mov	sp, r7
 800a85e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a862:	4770      	bx	lr
 800a864:	20001fbc 	.word	0x20001fbc

0800a868 <DIST_isWall_R_SIDE>:

bool DIST_isWall_R_SIDE( void )
{
 800a868:	b480      	push	{r7}
 800a86a:	b083      	sub	sp, #12
 800a86c:	af00      	add	r7, sp, #0
	bool bl_res 		= false;
 800a86e:	2300      	movs	r3, #0
 800a870:	71fb      	strb	r3, [r7, #7]

	if( st_sen[DIST_SEN_R_SIDE].s_now > st_sen[DIST_SEN_R_SIDE].s_limit ){
 800a872:	4b07      	ldr	r3, [pc, #28]	; (800a890 <DIST_isWall_R_SIDE+0x28>)
 800a874:	8b9a      	ldrh	r2, [r3, #28]
 800a876:	4b06      	ldr	r3, [pc, #24]	; (800a890 <DIST_isWall_R_SIDE+0x28>)
 800a878:	8c1b      	ldrh	r3, [r3, #32]
 800a87a:	429a      	cmp	r2, r3
 800a87c:	d901      	bls.n	800a882 <DIST_isWall_R_SIDE+0x1a>
		bl_res = true;
 800a87e:	2301      	movs	r3, #1
 800a880:	71fb      	strb	r3, [r7, #7]
	}

	return bl_res;
 800a882:	79fb      	ldrb	r3, [r7, #7]
}
 800a884:	4618      	mov	r0, r3
 800a886:	370c      	adds	r7, #12
 800a888:	46bd      	mov	sp, r7
 800a88a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a88e:	4770      	bx	lr
 800a890:	20001fbc 	.word	0x20001fbc

0800a894 <DIST_isWall_L_SIDE>:

bool DIST_isWall_L_SIDE( void )
{
 800a894:	b480      	push	{r7}
 800a896:	b083      	sub	sp, #12
 800a898:	af00      	add	r7, sp, #0
	bool bl_res 		= false;
 800a89a:	2300      	movs	r3, #0
 800a89c:	71fb      	strb	r3, [r7, #7]

	if( st_sen[DIST_SEN_L_SIDE].s_now > st_sen[DIST_SEN_L_SIDE].s_limit ){
 800a89e:	4b07      	ldr	r3, [pc, #28]	; (800a8bc <DIST_isWall_L_SIDE+0x28>)
 800a8a0:	8d5a      	ldrh	r2, [r3, #42]	; 0x2a
 800a8a2:	4b06      	ldr	r3, [pc, #24]	; (800a8bc <DIST_isWall_L_SIDE+0x28>)
 800a8a4:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800a8a6:	429a      	cmp	r2, r3
 800a8a8:	d901      	bls.n	800a8ae <DIST_isWall_L_SIDE+0x1a>
		bl_res = true;
 800a8aa:	2301      	movs	r3, #1
 800a8ac:	71fb      	strb	r3, [r7, #7]
	}

	return bl_res;
 800a8ae:	79fb      	ldrb	r3, [r7, #7]
}
 800a8b0:	4618      	mov	r0, r3
 800a8b2:	370c      	adds	r7, #12
 800a8b4:	46bd      	mov	sp, r7
 800a8b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a8ba:	4770      	bx	lr
 800a8bc:	20001fbc 	.word	0x20001fbc

0800a8c0 <MAP_setCmdPos>:
	
	return bl_wallCut;
}

void MAP_setCmdPos( uint8_t uc_x, uint8_t uc_y, enMAP_HEAD_DIR en_dir )
{
 800a8c0:	b480      	push	{r7}
 800a8c2:	b083      	sub	sp, #12
 800a8c4:	af00      	add	r7, sp, #0
 800a8c6:	4603      	mov	r3, r0
 800a8c8:	71fb      	strb	r3, [r7, #7]
 800a8ca:	460b      	mov	r3, r1
 800a8cc:	71bb      	strb	r3, [r7, #6]
 800a8ce:	4613      	mov	r3, r2
 800a8d0:	717b      	strb	r3, [r7, #5]
	f_PosX   = (float)uc_x;
 800a8d2:	79fb      	ldrb	r3, [r7, #7]
 800a8d4:	ee07 3a90 	vmov	s15, r3
 800a8d8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800a8dc:	4b0b      	ldr	r3, [pc, #44]	; (800a90c <MAP_setCmdPos+0x4c>)
 800a8de:	edc3 7a00 	vstr	s15, [r3]
	f_PosX   = (float)uc_y;
 800a8e2:	79bb      	ldrb	r3, [r7, #6]
 800a8e4:	ee07 3a90 	vmov	s15, r3
 800a8e8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800a8ec:	4b07      	ldr	r3, [pc, #28]	; (800a90c <MAP_setCmdPos+0x4c>)
 800a8ee:	edc3 7a00 	vstr	s15, [r3]
	s_PosDir = (int16_t)(en_dir * 2);	// isi[0]k [1]k [2] [3] [4] [5] [6] [7]k jA2{xlv
 800a8f2:	797b      	ldrb	r3, [r7, #5]
 800a8f4:	b29b      	uxth	r3, r3
 800a8f6:	005b      	lsls	r3, r3, #1
 800a8f8:	b29b      	uxth	r3, r3
 800a8fa:	b21a      	sxth	r2, r3
 800a8fc:	4b04      	ldr	r3, [pc, #16]	; (800a910 <MAP_setCmdPos+0x50>)
 800a8fe:	801a      	strh	r2, [r3, #0]
}
 800a900:	bf00      	nop
 800a902:	370c      	adds	r7, #12
 800a904:	46bd      	mov	sp, r7
 800a906:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a90a:	4770      	bx	lr
 800a90c:	20003070 	.word	0x20003070
 800a910:	2000306c 	.word	0x2000306c

0800a914 <MAP_searchCmdList>:
	uint8_t uc_staY,					///< [in] JnYW
	enMAP_HEAD_DIR en_staDir,		///< [in] Jn
	uint8_t uc_endX,					///< [in] IXW
	uint8_t uc_endY,					///< [in] IYW
	enMAP_HEAD_DIR* en_endDir		///< [out] I
) {
 800a914:	b490      	push	{r4, r7}
 800a916:	b084      	sub	sp, #16
 800a918:	af00      	add	r7, sp, #0
 800a91a:	4604      	mov	r4, r0
 800a91c:	4608      	mov	r0, r1
 800a91e:	4611      	mov	r1, r2
 800a920:	461a      	mov	r2, r3
 800a922:	4623      	mov	r3, r4
 800a924:	71fb      	strb	r3, [r7, #7]
 800a926:	4603      	mov	r3, r0
 800a928:	71bb      	strb	r3, [r7, #6]
 800a92a:	460b      	mov	r3, r1
 800a92c:	717b      	strb	r3, [r7, #5]
 800a92e:	4613      	mov	r3, r2
 800a930:	713b      	strb	r3, [r7, #4]
	enMAP_HEAD_DIR	en_nowDir;									// }EX
	enMAP_HEAD_DIR	en_tempDir;									// 
//	uint16_t			i;											// roop

	/* OiXebv */
	uc_goStep = 0;
 800a932:	2300      	movs	r3, #0
 800a934:	73bb      	strb	r3, [r7, #14]
	us_pt = 0;
 800a936:	2300      	movs	r3, #0
 800a938:	81bb      	strh	r3, [r7, #12]
//	printf("mx%d,my%d\n", uc_staX, uc_staY);
	/* HR}h */
	while (1) {
		us_high = us_cmap[uc_staY][uc_staX] - 1;
 800a93a:	79ba      	ldrb	r2, [r7, #6]
 800a93c:	79fb      	ldrb	r3, [r7, #7]
 800a93e:	49a8      	ldr	r1, [pc, #672]	; (800abe0 <MAP_searchCmdList+0x2cc>)
 800a940:	0152      	lsls	r2, r2, #5
 800a942:	4413      	add	r3, r2
 800a944:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 800a948:	3b01      	subs	r3, #1
 800a94a:	817b      	strh	r3, [r7, #10]
		if ((g_sysMap[uc_staY][uc_staX]&0xf0) != 0xf0){
 800a94c:	79ba      	ldrb	r2, [r7, #6]
 800a94e:	79fb      	ldrb	r3, [r7, #7]
 800a950:	49a4      	ldr	r1, [pc, #656]	; (800abe4 <MAP_searchCmdList+0x2d0>)
 800a952:	0152      	lsls	r2, r2, #5
 800a954:	440a      	add	r2, r1
 800a956:	4413      	add	r3, r2
 800a958:	781b      	ldrb	r3, [r3, #0]
 800a95a:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800a95e:	2bf0      	cmp	r3, #240	; 0xf0
 800a960:	d006      	beq.n	800a970 <MAP_searchCmdList+0x5c>
			Return_X = uc_staX;
 800a962:	4aa1      	ldr	r2, [pc, #644]	; (800abe8 <MAP_searchCmdList+0x2d4>)
 800a964:	79fb      	ldrb	r3, [r7, #7]
 800a966:	7013      	strb	r3, [r2, #0]
			Return_Y = uc_staY;
 800a968:	4aa0      	ldr	r2, [pc, #640]	; (800abec <MAP_searchCmdList+0x2d8>)
 800a96a:	79bb      	ldrb	r3, [r7, #6]
 800a96c:	7013      	strb	r3, [r2, #0]
			break;
 800a96e:	e1dd      	b.n	800ad2c <MAP_searchCmdList+0x418>
		}

		if (en_staDir == NORTH) {
 800a970:	797b      	ldrb	r3, [r7, #5]
 800a972:	2b00      	cmp	r3, #0
 800a974:	d164      	bne.n	800aa40 <MAP_searchCmdList+0x12c>
			if (((g_sysMap[uc_staY][uc_staX] & 0x11) == 0x10) && (us_cmap[uc_staY + 1][uc_staX] == us_high)) en_nowDir = NORTH;
 800a976:	79ba      	ldrb	r2, [r7, #6]
 800a978:	79fb      	ldrb	r3, [r7, #7]
 800a97a:	499a      	ldr	r1, [pc, #616]	; (800abe4 <MAP_searchCmdList+0x2d0>)
 800a97c:	0152      	lsls	r2, r2, #5
 800a97e:	440a      	add	r2, r1
 800a980:	4413      	add	r3, r2
 800a982:	781b      	ldrb	r3, [r3, #0]
 800a984:	f003 0311 	and.w	r3, r3, #17
 800a988:	2b10      	cmp	r3, #16
 800a98a:	d10d      	bne.n	800a9a8 <MAP_searchCmdList+0x94>
 800a98c:	79bb      	ldrb	r3, [r7, #6]
 800a98e:	1c5a      	adds	r2, r3, #1
 800a990:	79fb      	ldrb	r3, [r7, #7]
 800a992:	4993      	ldr	r1, [pc, #588]	; (800abe0 <MAP_searchCmdList+0x2cc>)
 800a994:	0152      	lsls	r2, r2, #5
 800a996:	4413      	add	r3, r2
 800a998:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 800a99c:	897a      	ldrh	r2, [r7, #10]
 800a99e:	429a      	cmp	r2, r3
 800a9a0:	d102      	bne.n	800a9a8 <MAP_searchCmdList+0x94>
 800a9a2:	2300      	movs	r3, #0
 800a9a4:	73fb      	strb	r3, [r7, #15]
 800a9a6:	e18b      	b.n	800acc0 <MAP_searchCmdList+0x3ac>
			else if (((g_sysMap[uc_staY][uc_staX] & 0x22) == 0x20) && (us_cmap[uc_staY][uc_staX + 1] == us_high)) en_nowDir = EAST;
 800a9a8:	79ba      	ldrb	r2, [r7, #6]
 800a9aa:	79fb      	ldrb	r3, [r7, #7]
 800a9ac:	498d      	ldr	r1, [pc, #564]	; (800abe4 <MAP_searchCmdList+0x2d0>)
 800a9ae:	0152      	lsls	r2, r2, #5
 800a9b0:	440a      	add	r2, r1
 800a9b2:	4413      	add	r3, r2
 800a9b4:	781b      	ldrb	r3, [r3, #0]
 800a9b6:	f003 0322 	and.w	r3, r3, #34	; 0x22
 800a9ba:	2b20      	cmp	r3, #32
 800a9bc:	d10d      	bne.n	800a9da <MAP_searchCmdList+0xc6>
 800a9be:	79ba      	ldrb	r2, [r7, #6]
 800a9c0:	79fb      	ldrb	r3, [r7, #7]
 800a9c2:	3301      	adds	r3, #1
 800a9c4:	4986      	ldr	r1, [pc, #536]	; (800abe0 <MAP_searchCmdList+0x2cc>)
 800a9c6:	0152      	lsls	r2, r2, #5
 800a9c8:	4413      	add	r3, r2
 800a9ca:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 800a9ce:	897a      	ldrh	r2, [r7, #10]
 800a9d0:	429a      	cmp	r2, r3
 800a9d2:	d102      	bne.n	800a9da <MAP_searchCmdList+0xc6>
 800a9d4:	2301      	movs	r3, #1
 800a9d6:	73fb      	strb	r3, [r7, #15]
 800a9d8:	e172      	b.n	800acc0 <MAP_searchCmdList+0x3ac>
			else if (((g_sysMap[uc_staY][uc_staX] & 0x88) == 0x80) && (us_cmap[uc_staY][uc_staX - 1] == us_high)) en_nowDir = WEST;
 800a9da:	79ba      	ldrb	r2, [r7, #6]
 800a9dc:	79fb      	ldrb	r3, [r7, #7]
 800a9de:	4981      	ldr	r1, [pc, #516]	; (800abe4 <MAP_searchCmdList+0x2d0>)
 800a9e0:	0152      	lsls	r2, r2, #5
 800a9e2:	440a      	add	r2, r1
 800a9e4:	4413      	add	r3, r2
 800a9e6:	781b      	ldrb	r3, [r3, #0]
 800a9e8:	f003 0388 	and.w	r3, r3, #136	; 0x88
 800a9ec:	2b80      	cmp	r3, #128	; 0x80
 800a9ee:	d10d      	bne.n	800aa0c <MAP_searchCmdList+0xf8>
 800a9f0:	79ba      	ldrb	r2, [r7, #6]
 800a9f2:	79fb      	ldrb	r3, [r7, #7]
 800a9f4:	3b01      	subs	r3, #1
 800a9f6:	497a      	ldr	r1, [pc, #488]	; (800abe0 <MAP_searchCmdList+0x2cc>)
 800a9f8:	0152      	lsls	r2, r2, #5
 800a9fa:	4413      	add	r3, r2
 800a9fc:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 800aa00:	897a      	ldrh	r2, [r7, #10]
 800aa02:	429a      	cmp	r2, r3
 800aa04:	d102      	bne.n	800aa0c <MAP_searchCmdList+0xf8>
 800aa06:	2303      	movs	r3, #3
 800aa08:	73fb      	strb	r3, [r7, #15]
 800aa0a:	e159      	b.n	800acc0 <MAP_searchCmdList+0x3ac>
			else if (((g_sysMap[uc_staY][uc_staX] & 0x44) == 0x40) && (us_cmap[uc_staY - 1][uc_staX] == us_high)) en_nowDir = SOUTH;
 800aa0c:	79ba      	ldrb	r2, [r7, #6]
 800aa0e:	79fb      	ldrb	r3, [r7, #7]
 800aa10:	4974      	ldr	r1, [pc, #464]	; (800abe4 <MAP_searchCmdList+0x2d0>)
 800aa12:	0152      	lsls	r2, r2, #5
 800aa14:	440a      	add	r2, r1
 800aa16:	4413      	add	r3, r2
 800aa18:	781b      	ldrb	r3, [r3, #0]
 800aa1a:	f003 0344 	and.w	r3, r3, #68	; 0x44
 800aa1e:	2b40      	cmp	r3, #64	; 0x40
 800aa20:	d10d      	bne.n	800aa3e <MAP_searchCmdList+0x12a>
 800aa22:	79bb      	ldrb	r3, [r7, #6]
 800aa24:	1e5a      	subs	r2, r3, #1
 800aa26:	79fb      	ldrb	r3, [r7, #7]
 800aa28:	496d      	ldr	r1, [pc, #436]	; (800abe0 <MAP_searchCmdList+0x2cc>)
 800aa2a:	0152      	lsls	r2, r2, #5
 800aa2c:	4413      	add	r3, r2
 800aa2e:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 800aa32:	897a      	ldrh	r2, [r7, #10]
 800aa34:	429a      	cmp	r2, r3
 800aa36:	d102      	bne.n	800aa3e <MAP_searchCmdList+0x12a>
 800aa38:	2302      	movs	r3, #2
 800aa3a:	73fb      	strb	r3, [r7, #15]
 800aa3c:	e140      	b.n	800acc0 <MAP_searchCmdList+0x3ac>
			else   while (1);
 800aa3e:	e7fe      	b.n	800aa3e <MAP_searchCmdList+0x12a>
		}
		else if (en_staDir == EAST) {
 800aa40:	797b      	ldrb	r3, [r7, #5]
 800aa42:	2b01      	cmp	r3, #1
 800aa44:	d164      	bne.n	800ab10 <MAP_searchCmdList+0x1fc>
			if (((g_sysMap[uc_staY][uc_staX] & 0x22) == 0x20) && (us_cmap[uc_staY][uc_staX + 1] == us_high)) en_nowDir = EAST;
 800aa46:	79ba      	ldrb	r2, [r7, #6]
 800aa48:	79fb      	ldrb	r3, [r7, #7]
 800aa4a:	4966      	ldr	r1, [pc, #408]	; (800abe4 <MAP_searchCmdList+0x2d0>)
 800aa4c:	0152      	lsls	r2, r2, #5
 800aa4e:	440a      	add	r2, r1
 800aa50:	4413      	add	r3, r2
 800aa52:	781b      	ldrb	r3, [r3, #0]
 800aa54:	f003 0322 	and.w	r3, r3, #34	; 0x22
 800aa58:	2b20      	cmp	r3, #32
 800aa5a:	d10d      	bne.n	800aa78 <MAP_searchCmdList+0x164>
 800aa5c:	79ba      	ldrb	r2, [r7, #6]
 800aa5e:	79fb      	ldrb	r3, [r7, #7]
 800aa60:	3301      	adds	r3, #1
 800aa62:	495f      	ldr	r1, [pc, #380]	; (800abe0 <MAP_searchCmdList+0x2cc>)
 800aa64:	0152      	lsls	r2, r2, #5
 800aa66:	4413      	add	r3, r2
 800aa68:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 800aa6c:	897a      	ldrh	r2, [r7, #10]
 800aa6e:	429a      	cmp	r2, r3
 800aa70:	d102      	bne.n	800aa78 <MAP_searchCmdList+0x164>
 800aa72:	2301      	movs	r3, #1
 800aa74:	73fb      	strb	r3, [r7, #15]
 800aa76:	e123      	b.n	800acc0 <MAP_searchCmdList+0x3ac>
			else if (((g_sysMap[uc_staY][uc_staX] & 0x11) == 0x10) && (us_cmap[uc_staY + 1][uc_staX] == us_high)) en_nowDir = NORTH;
 800aa78:	79ba      	ldrb	r2, [r7, #6]
 800aa7a:	79fb      	ldrb	r3, [r7, #7]
 800aa7c:	4959      	ldr	r1, [pc, #356]	; (800abe4 <MAP_searchCmdList+0x2d0>)
 800aa7e:	0152      	lsls	r2, r2, #5
 800aa80:	440a      	add	r2, r1
 800aa82:	4413      	add	r3, r2
 800aa84:	781b      	ldrb	r3, [r3, #0]
 800aa86:	f003 0311 	and.w	r3, r3, #17
 800aa8a:	2b10      	cmp	r3, #16
 800aa8c:	d10d      	bne.n	800aaaa <MAP_searchCmdList+0x196>
 800aa8e:	79bb      	ldrb	r3, [r7, #6]
 800aa90:	1c5a      	adds	r2, r3, #1
 800aa92:	79fb      	ldrb	r3, [r7, #7]
 800aa94:	4952      	ldr	r1, [pc, #328]	; (800abe0 <MAP_searchCmdList+0x2cc>)
 800aa96:	0152      	lsls	r2, r2, #5
 800aa98:	4413      	add	r3, r2
 800aa9a:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 800aa9e:	897a      	ldrh	r2, [r7, #10]
 800aaa0:	429a      	cmp	r2, r3
 800aaa2:	d102      	bne.n	800aaaa <MAP_searchCmdList+0x196>
 800aaa4:	2300      	movs	r3, #0
 800aaa6:	73fb      	strb	r3, [r7, #15]
 800aaa8:	e10a      	b.n	800acc0 <MAP_searchCmdList+0x3ac>
			else if (((g_sysMap[uc_staY][uc_staX] & 0x44) == 0x40) && (us_cmap[uc_staY - 1][uc_staX] == us_high)) en_nowDir = SOUTH;
 800aaaa:	79ba      	ldrb	r2, [r7, #6]
 800aaac:	79fb      	ldrb	r3, [r7, #7]
 800aaae:	494d      	ldr	r1, [pc, #308]	; (800abe4 <MAP_searchCmdList+0x2d0>)
 800aab0:	0152      	lsls	r2, r2, #5
 800aab2:	440a      	add	r2, r1
 800aab4:	4413      	add	r3, r2
 800aab6:	781b      	ldrb	r3, [r3, #0]
 800aab8:	f003 0344 	and.w	r3, r3, #68	; 0x44
 800aabc:	2b40      	cmp	r3, #64	; 0x40
 800aabe:	d10d      	bne.n	800aadc <MAP_searchCmdList+0x1c8>
 800aac0:	79bb      	ldrb	r3, [r7, #6]
 800aac2:	1e5a      	subs	r2, r3, #1
 800aac4:	79fb      	ldrb	r3, [r7, #7]
 800aac6:	4946      	ldr	r1, [pc, #280]	; (800abe0 <MAP_searchCmdList+0x2cc>)
 800aac8:	0152      	lsls	r2, r2, #5
 800aaca:	4413      	add	r3, r2
 800aacc:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 800aad0:	897a      	ldrh	r2, [r7, #10]
 800aad2:	429a      	cmp	r2, r3
 800aad4:	d102      	bne.n	800aadc <MAP_searchCmdList+0x1c8>
 800aad6:	2302      	movs	r3, #2
 800aad8:	73fb      	strb	r3, [r7, #15]
 800aada:	e0f1      	b.n	800acc0 <MAP_searchCmdList+0x3ac>
			else if (((g_sysMap[uc_staY][uc_staX] & 0x88) == 0x80) && (us_cmap[uc_staY][uc_staX - 1] == us_high)) en_nowDir = WEST;
 800aadc:	79ba      	ldrb	r2, [r7, #6]
 800aade:	79fb      	ldrb	r3, [r7, #7]
 800aae0:	4940      	ldr	r1, [pc, #256]	; (800abe4 <MAP_searchCmdList+0x2d0>)
 800aae2:	0152      	lsls	r2, r2, #5
 800aae4:	440a      	add	r2, r1
 800aae6:	4413      	add	r3, r2
 800aae8:	781b      	ldrb	r3, [r3, #0]
 800aaea:	f003 0388 	and.w	r3, r3, #136	; 0x88
 800aaee:	2b80      	cmp	r3, #128	; 0x80
 800aaf0:	d10d      	bne.n	800ab0e <MAP_searchCmdList+0x1fa>
 800aaf2:	79ba      	ldrb	r2, [r7, #6]
 800aaf4:	79fb      	ldrb	r3, [r7, #7]
 800aaf6:	3b01      	subs	r3, #1
 800aaf8:	4939      	ldr	r1, [pc, #228]	; (800abe0 <MAP_searchCmdList+0x2cc>)
 800aafa:	0152      	lsls	r2, r2, #5
 800aafc:	4413      	add	r3, r2
 800aafe:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 800ab02:	897a      	ldrh	r2, [r7, #10]
 800ab04:	429a      	cmp	r2, r3
 800ab06:	d102      	bne.n	800ab0e <MAP_searchCmdList+0x1fa>
 800ab08:	2303      	movs	r3, #3
 800ab0a:	73fb      	strb	r3, [r7, #15]
 800ab0c:	e0d8      	b.n	800acc0 <MAP_searchCmdList+0x3ac>
			else   while (1);
 800ab0e:	e7fe      	b.n	800ab0e <MAP_searchCmdList+0x1fa>
		}
		else if (en_staDir == SOUTH) {
 800ab10:	797b      	ldrb	r3, [r7, #5]
 800ab12:	2b02      	cmp	r3, #2
 800ab14:	d16c      	bne.n	800abf0 <MAP_searchCmdList+0x2dc>
			if (((g_sysMap[uc_staY][uc_staX] & 0x44) == 0x40) && (us_cmap[uc_staY - 1][uc_staX] == us_high)) en_nowDir = SOUTH;
 800ab16:	79ba      	ldrb	r2, [r7, #6]
 800ab18:	79fb      	ldrb	r3, [r7, #7]
 800ab1a:	4932      	ldr	r1, [pc, #200]	; (800abe4 <MAP_searchCmdList+0x2d0>)
 800ab1c:	0152      	lsls	r2, r2, #5
 800ab1e:	440a      	add	r2, r1
 800ab20:	4413      	add	r3, r2
 800ab22:	781b      	ldrb	r3, [r3, #0]
 800ab24:	f003 0344 	and.w	r3, r3, #68	; 0x44
 800ab28:	2b40      	cmp	r3, #64	; 0x40
 800ab2a:	d10d      	bne.n	800ab48 <MAP_searchCmdList+0x234>
 800ab2c:	79bb      	ldrb	r3, [r7, #6]
 800ab2e:	1e5a      	subs	r2, r3, #1
 800ab30:	79fb      	ldrb	r3, [r7, #7]
 800ab32:	492b      	ldr	r1, [pc, #172]	; (800abe0 <MAP_searchCmdList+0x2cc>)
 800ab34:	0152      	lsls	r2, r2, #5
 800ab36:	4413      	add	r3, r2
 800ab38:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 800ab3c:	897a      	ldrh	r2, [r7, #10]
 800ab3e:	429a      	cmp	r2, r3
 800ab40:	d102      	bne.n	800ab48 <MAP_searchCmdList+0x234>
 800ab42:	2302      	movs	r3, #2
 800ab44:	73fb      	strb	r3, [r7, #15]
 800ab46:	e0bb      	b.n	800acc0 <MAP_searchCmdList+0x3ac>
			else if (((g_sysMap[uc_staY][uc_staX] & 0x22) == 0x20) && (us_cmap[uc_staY][uc_staX + 1] == us_high)) en_nowDir = EAST;
 800ab48:	79ba      	ldrb	r2, [r7, #6]
 800ab4a:	79fb      	ldrb	r3, [r7, #7]
 800ab4c:	4925      	ldr	r1, [pc, #148]	; (800abe4 <MAP_searchCmdList+0x2d0>)
 800ab4e:	0152      	lsls	r2, r2, #5
 800ab50:	440a      	add	r2, r1
 800ab52:	4413      	add	r3, r2
 800ab54:	781b      	ldrb	r3, [r3, #0]
 800ab56:	f003 0322 	and.w	r3, r3, #34	; 0x22
 800ab5a:	2b20      	cmp	r3, #32
 800ab5c:	d10d      	bne.n	800ab7a <MAP_searchCmdList+0x266>
 800ab5e:	79ba      	ldrb	r2, [r7, #6]
 800ab60:	79fb      	ldrb	r3, [r7, #7]
 800ab62:	3301      	adds	r3, #1
 800ab64:	491e      	ldr	r1, [pc, #120]	; (800abe0 <MAP_searchCmdList+0x2cc>)
 800ab66:	0152      	lsls	r2, r2, #5
 800ab68:	4413      	add	r3, r2
 800ab6a:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 800ab6e:	897a      	ldrh	r2, [r7, #10]
 800ab70:	429a      	cmp	r2, r3
 800ab72:	d102      	bne.n	800ab7a <MAP_searchCmdList+0x266>
 800ab74:	2301      	movs	r3, #1
 800ab76:	73fb      	strb	r3, [r7, #15]
 800ab78:	e0a2      	b.n	800acc0 <MAP_searchCmdList+0x3ac>
			else if (((g_sysMap[uc_staY][uc_staX] & 0x88) == 0x80) && (us_cmap[uc_staY][uc_staX - 1] == us_high)) en_nowDir = WEST;
 800ab7a:	79ba      	ldrb	r2, [r7, #6]
 800ab7c:	79fb      	ldrb	r3, [r7, #7]
 800ab7e:	4919      	ldr	r1, [pc, #100]	; (800abe4 <MAP_searchCmdList+0x2d0>)
 800ab80:	0152      	lsls	r2, r2, #5
 800ab82:	440a      	add	r2, r1
 800ab84:	4413      	add	r3, r2
 800ab86:	781b      	ldrb	r3, [r3, #0]
 800ab88:	f003 0388 	and.w	r3, r3, #136	; 0x88
 800ab8c:	2b80      	cmp	r3, #128	; 0x80
 800ab8e:	d10d      	bne.n	800abac <MAP_searchCmdList+0x298>
 800ab90:	79ba      	ldrb	r2, [r7, #6]
 800ab92:	79fb      	ldrb	r3, [r7, #7]
 800ab94:	3b01      	subs	r3, #1
 800ab96:	4912      	ldr	r1, [pc, #72]	; (800abe0 <MAP_searchCmdList+0x2cc>)
 800ab98:	0152      	lsls	r2, r2, #5
 800ab9a:	4413      	add	r3, r2
 800ab9c:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 800aba0:	897a      	ldrh	r2, [r7, #10]
 800aba2:	429a      	cmp	r2, r3
 800aba4:	d102      	bne.n	800abac <MAP_searchCmdList+0x298>
 800aba6:	2303      	movs	r3, #3
 800aba8:	73fb      	strb	r3, [r7, #15]
 800abaa:	e089      	b.n	800acc0 <MAP_searchCmdList+0x3ac>
			else if (((g_sysMap[uc_staY][uc_staX] & 0x11) == 0x10) && (us_cmap[uc_staY + 1][uc_staX] == us_high)) en_nowDir = NORTH;
 800abac:	79ba      	ldrb	r2, [r7, #6]
 800abae:	79fb      	ldrb	r3, [r7, #7]
 800abb0:	490c      	ldr	r1, [pc, #48]	; (800abe4 <MAP_searchCmdList+0x2d0>)
 800abb2:	0152      	lsls	r2, r2, #5
 800abb4:	440a      	add	r2, r1
 800abb6:	4413      	add	r3, r2
 800abb8:	781b      	ldrb	r3, [r3, #0]
 800abba:	f003 0311 	and.w	r3, r3, #17
 800abbe:	2b10      	cmp	r3, #16
 800abc0:	d10d      	bne.n	800abde <MAP_searchCmdList+0x2ca>
 800abc2:	79bb      	ldrb	r3, [r7, #6]
 800abc4:	1c5a      	adds	r2, r3, #1
 800abc6:	79fb      	ldrb	r3, [r7, #7]
 800abc8:	4905      	ldr	r1, [pc, #20]	; (800abe0 <MAP_searchCmdList+0x2cc>)
 800abca:	0152      	lsls	r2, r2, #5
 800abcc:	4413      	add	r3, r2
 800abce:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 800abd2:	897a      	ldrh	r2, [r7, #10]
 800abd4:	429a      	cmp	r2, r3
 800abd6:	d102      	bne.n	800abde <MAP_searchCmdList+0x2ca>
 800abd8:	2300      	movs	r3, #0
 800abda:	73fb      	strb	r3, [r7, #15]
 800abdc:	e070      	b.n	800acc0 <MAP_searchCmdList+0x3ac>
			else   while (1);
 800abde:	e7fe      	b.n	800abde <MAP_searchCmdList+0x2ca>
 800abe0:	20000700 	.word	0x20000700
 800abe4:	200002dc 	.word	0x200002dc
 800abe8:	200002b9 	.word	0x200002b9
 800abec:	200002c1 	.word	0x200002c1
		}
		else if (en_staDir == WEST) {
 800abf0:	797b      	ldrb	r3, [r7, #5]
 800abf2:	2b03      	cmp	r3, #3
 800abf4:	d164      	bne.n	800acc0 <MAP_searchCmdList+0x3ac>
			if (((g_sysMap[uc_staY][uc_staX] & 0x88) == 0x80) && (us_cmap[uc_staY][uc_staX - 1] == us_high)) en_nowDir = WEST;
 800abf6:	79ba      	ldrb	r2, [r7, #6]
 800abf8:	79fb      	ldrb	r3, [r7, #7]
 800abfa:	4950      	ldr	r1, [pc, #320]	; (800ad3c <MAP_searchCmdList+0x428>)
 800abfc:	0152      	lsls	r2, r2, #5
 800abfe:	440a      	add	r2, r1
 800ac00:	4413      	add	r3, r2
 800ac02:	781b      	ldrb	r3, [r3, #0]
 800ac04:	f003 0388 	and.w	r3, r3, #136	; 0x88
 800ac08:	2b80      	cmp	r3, #128	; 0x80
 800ac0a:	d10d      	bne.n	800ac28 <MAP_searchCmdList+0x314>
 800ac0c:	79ba      	ldrb	r2, [r7, #6]
 800ac0e:	79fb      	ldrb	r3, [r7, #7]
 800ac10:	3b01      	subs	r3, #1
 800ac12:	494b      	ldr	r1, [pc, #300]	; (800ad40 <MAP_searchCmdList+0x42c>)
 800ac14:	0152      	lsls	r2, r2, #5
 800ac16:	4413      	add	r3, r2
 800ac18:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 800ac1c:	897a      	ldrh	r2, [r7, #10]
 800ac1e:	429a      	cmp	r2, r3
 800ac20:	d102      	bne.n	800ac28 <MAP_searchCmdList+0x314>
 800ac22:	2303      	movs	r3, #3
 800ac24:	73fb      	strb	r3, [r7, #15]
 800ac26:	e04b      	b.n	800acc0 <MAP_searchCmdList+0x3ac>
			else if (((g_sysMap[uc_staY][uc_staX] & 0x11) == 0x10) && (us_cmap[uc_staY + 1][uc_staX] == us_high)) en_nowDir = NORTH;
 800ac28:	79ba      	ldrb	r2, [r7, #6]
 800ac2a:	79fb      	ldrb	r3, [r7, #7]
 800ac2c:	4943      	ldr	r1, [pc, #268]	; (800ad3c <MAP_searchCmdList+0x428>)
 800ac2e:	0152      	lsls	r2, r2, #5
 800ac30:	440a      	add	r2, r1
 800ac32:	4413      	add	r3, r2
 800ac34:	781b      	ldrb	r3, [r3, #0]
 800ac36:	f003 0311 	and.w	r3, r3, #17
 800ac3a:	2b10      	cmp	r3, #16
 800ac3c:	d10d      	bne.n	800ac5a <MAP_searchCmdList+0x346>
 800ac3e:	79bb      	ldrb	r3, [r7, #6]
 800ac40:	1c5a      	adds	r2, r3, #1
 800ac42:	79fb      	ldrb	r3, [r7, #7]
 800ac44:	493e      	ldr	r1, [pc, #248]	; (800ad40 <MAP_searchCmdList+0x42c>)
 800ac46:	0152      	lsls	r2, r2, #5
 800ac48:	4413      	add	r3, r2
 800ac4a:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 800ac4e:	897a      	ldrh	r2, [r7, #10]
 800ac50:	429a      	cmp	r2, r3
 800ac52:	d102      	bne.n	800ac5a <MAP_searchCmdList+0x346>
 800ac54:	2300      	movs	r3, #0
 800ac56:	73fb      	strb	r3, [r7, #15]
 800ac58:	e032      	b.n	800acc0 <MAP_searchCmdList+0x3ac>
			else if (((g_sysMap[uc_staY][uc_staX] & 0x44) == 0x40) && (us_cmap[uc_staY - 1][uc_staX] == us_high)) en_nowDir = SOUTH;
 800ac5a:	79ba      	ldrb	r2, [r7, #6]
 800ac5c:	79fb      	ldrb	r3, [r7, #7]
 800ac5e:	4937      	ldr	r1, [pc, #220]	; (800ad3c <MAP_searchCmdList+0x428>)
 800ac60:	0152      	lsls	r2, r2, #5
 800ac62:	440a      	add	r2, r1
 800ac64:	4413      	add	r3, r2
 800ac66:	781b      	ldrb	r3, [r3, #0]
 800ac68:	f003 0344 	and.w	r3, r3, #68	; 0x44
 800ac6c:	2b40      	cmp	r3, #64	; 0x40
 800ac6e:	d10d      	bne.n	800ac8c <MAP_searchCmdList+0x378>
 800ac70:	79bb      	ldrb	r3, [r7, #6]
 800ac72:	1e5a      	subs	r2, r3, #1
 800ac74:	79fb      	ldrb	r3, [r7, #7]
 800ac76:	4932      	ldr	r1, [pc, #200]	; (800ad40 <MAP_searchCmdList+0x42c>)
 800ac78:	0152      	lsls	r2, r2, #5
 800ac7a:	4413      	add	r3, r2
 800ac7c:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 800ac80:	897a      	ldrh	r2, [r7, #10]
 800ac82:	429a      	cmp	r2, r3
 800ac84:	d102      	bne.n	800ac8c <MAP_searchCmdList+0x378>
 800ac86:	2302      	movs	r3, #2
 800ac88:	73fb      	strb	r3, [r7, #15]
 800ac8a:	e019      	b.n	800acc0 <MAP_searchCmdList+0x3ac>
			else if (((g_sysMap[uc_staY][uc_staX] & 0x22) == 0x20) && (us_cmap[uc_staY][uc_staX + 1] == us_high)) en_nowDir = EAST;
 800ac8c:	79ba      	ldrb	r2, [r7, #6]
 800ac8e:	79fb      	ldrb	r3, [r7, #7]
 800ac90:	492a      	ldr	r1, [pc, #168]	; (800ad3c <MAP_searchCmdList+0x428>)
 800ac92:	0152      	lsls	r2, r2, #5
 800ac94:	440a      	add	r2, r1
 800ac96:	4413      	add	r3, r2
 800ac98:	781b      	ldrb	r3, [r3, #0]
 800ac9a:	f003 0322 	and.w	r3, r3, #34	; 0x22
 800ac9e:	2b20      	cmp	r3, #32
 800aca0:	d10d      	bne.n	800acbe <MAP_searchCmdList+0x3aa>
 800aca2:	79ba      	ldrb	r2, [r7, #6]
 800aca4:	79fb      	ldrb	r3, [r7, #7]
 800aca6:	3301      	adds	r3, #1
 800aca8:	4925      	ldr	r1, [pc, #148]	; (800ad40 <MAP_searchCmdList+0x42c>)
 800acaa:	0152      	lsls	r2, r2, #5
 800acac:	4413      	add	r3, r2
 800acae:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 800acb2:	897a      	ldrh	r2, [r7, #10]
 800acb4:	429a      	cmp	r2, r3
 800acb6:	d102      	bne.n	800acbe <MAP_searchCmdList+0x3aa>
 800acb8:	2301      	movs	r3, #1
 800acba:	73fb      	strb	r3, [r7, #15]
 800acbc:	e000      	b.n	800acc0 <MAP_searchCmdList+0x3ac>
			else   while (1);
 800acbe:	e7fe      	b.n	800acbe <MAP_searchCmdList+0x3aa>
		}

		en_tempDir = (enMAP_HEAD_DIR)((en_nowDir - en_staDir) & (enMAP_HEAD_DIR)3);		// XV
 800acc0:	7bfa      	ldrb	r2, [r7, #15]
 800acc2:	797b      	ldrb	r3, [r7, #5]
 800acc4:	1ad3      	subs	r3, r2, r3
 800acc6:	b2db      	uxtb	r3, r3
 800acc8:	f003 0303 	and.w	r3, r3, #3
 800accc:	727b      	strb	r3, [r7, #9]
		en_staDir = en_nowDir;
 800acce:	7bfb      	ldrb	r3, [r7, #15]
 800acd0:	717b      	strb	r3, [r7, #5]

		if (en_nowDir == NORTH) uc_staY = uc_staY + 1;
 800acd2:	7bfb      	ldrb	r3, [r7, #15]
 800acd4:	2b00      	cmp	r3, #0
 800acd6:	d103      	bne.n	800ace0 <MAP_searchCmdList+0x3cc>
 800acd8:	79bb      	ldrb	r3, [r7, #6]
 800acda:	3301      	adds	r3, #1
 800acdc:	71bb      	strb	r3, [r7, #6]
 800acde:	e013      	b.n	800ad08 <MAP_searchCmdList+0x3f4>
		else if (en_nowDir == EAST) uc_staX = uc_staX + 1;
 800ace0:	7bfb      	ldrb	r3, [r7, #15]
 800ace2:	2b01      	cmp	r3, #1
 800ace4:	d103      	bne.n	800acee <MAP_searchCmdList+0x3da>
 800ace6:	79fb      	ldrb	r3, [r7, #7]
 800ace8:	3301      	adds	r3, #1
 800acea:	71fb      	strb	r3, [r7, #7]
 800acec:	e00c      	b.n	800ad08 <MAP_searchCmdList+0x3f4>
		else if (en_nowDir == SOUTH) uc_staY = uc_staY - 1;
 800acee:	7bfb      	ldrb	r3, [r7, #15]
 800acf0:	2b02      	cmp	r3, #2
 800acf2:	d103      	bne.n	800acfc <MAP_searchCmdList+0x3e8>
 800acf4:	79bb      	ldrb	r3, [r7, #6]
 800acf6:	3b01      	subs	r3, #1
 800acf8:	71bb      	strb	r3, [r7, #6]
 800acfa:	e005      	b.n	800ad08 <MAP_searchCmdList+0x3f4>
		else if (en_nowDir == WEST) uc_staX = uc_staX - 1;
 800acfc:	7bfb      	ldrb	r3, [r7, #15]
 800acfe:	2b03      	cmp	r3, #3
 800ad00:	d102      	bne.n	800ad08 <MAP_searchCmdList+0x3f4>
 800ad02:	79fb      	ldrb	r3, [r7, #7]
 800ad04:	3b01      	subs	r3, #1
 800ad06:	71fb      	strb	r3, [r7, #7]

		en_staDir = en_nowDir;
 800ad08:	7bfb      	ldrb	r3, [r7, #15]
 800ad0a:	717b      	strb	r3, [r7, #5]

//		if ((uc_staX == uc_endX) && (uc_staY == uc_endY)) break;
		if (us_cmap[uc_staY][uc_staX] == 0) {
 800ad0c:	79ba      	ldrb	r2, [r7, #6]
 800ad0e:	79fb      	ldrb	r3, [r7, #7]
 800ad10:	490b      	ldr	r1, [pc, #44]	; (800ad40 <MAP_searchCmdList+0x42c>)
 800ad12:	0152      	lsls	r2, r2, #5
 800ad14:	4413      	add	r3, r2
 800ad16:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 800ad1a:	2b00      	cmp	r3, #0
 800ad1c:	f47f ae0d 	bne.w	800a93a <MAP_searchCmdList+0x26>
			Return_X = 0;
 800ad20:	4b08      	ldr	r3, [pc, #32]	; (800ad44 <MAP_searchCmdList+0x430>)
 800ad22:	2200      	movs	r2, #0
 800ad24:	701a      	strb	r2, [r3, #0]
			Return_Y = 0;
 800ad26:	4b08      	ldr	r3, [pc, #32]	; (800ad48 <MAP_searchCmdList+0x434>)
 800ad28:	2200      	movs	r2, #0
 800ad2a:	701a      	strb	r2, [r3, #0]
		}
	}


	/* II */
	*en_endDir = en_staDir;
 800ad2c:	69fb      	ldr	r3, [r7, #28]
 800ad2e:	797a      	ldrb	r2, [r7, #5]
 800ad30:	701a      	strb	r2, [r3, #0]
}
 800ad32:	bf00      	nop
 800ad34:	3710      	adds	r7, #16
 800ad36:	46bd      	mov	sp, r7
 800ad38:	bc90      	pop	{r4, r7}
 800ad3a:	4770      	bx	lr
 800ad3c:	200002dc 	.word	0x200002dc
 800ad40:	20000700 	.word	0x20000700
 800ad44:	200002b9 	.word	0x200002b9
 800ad48:	200002c1 	.word	0x200002c1

0800ad4c <map_write>:


#include "search/map_flash.h"

void map_write(void)
{
 800ad4c:	b580      	push	{r7, lr}
 800ad4e:	b082      	sub	sp, #8
 800ad50:	af00      	add	r7, sp, #0
	uint64_t *map_add;
	map_add = (uint64_t *)g_sysMap;
 800ad52:	4b08      	ldr	r3, [pc, #32]	; (800ad74 <map_write+0x28>)
 800ad54:	607b      	str	r3, [r7, #4]
	
	//DataFlashC[X
    FLASH_Erase(0x7F);  //reg127
 800ad56:	207f      	movs	r0, #127	; 0x7f
 800ad58:	f7f6 feaa 	bl	8001ab0 <FLASH_Erase>
	//}bvf[^DataFlash
    FLASH_WriteData(0x7F,(uint32_t)sta_add_127, map_add, 32*32);
 800ad5c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800ad60:	687a      	ldr	r2, [r7, #4]
 800ad62:	4905      	ldr	r1, [pc, #20]	; (800ad78 <map_write+0x2c>)
 800ad64:	207f      	movs	r0, #127	; 0x7f
 800ad66:	f7f6 ff0f 	bl	8001b88 <FLASH_WriteData>
}
 800ad6a:	bf00      	nop
 800ad6c:	3708      	adds	r7, #8
 800ad6e:	46bd      	mov	sp, r7
 800ad70:	bd80      	pop	{r7, pc}
 800ad72:	bf00      	nop
 800ad74:	200002dc 	.word	0x200002dc
 800ad78:	0807f800 	.word	0x0807f800

0800ad7c <MAP_init>:
stMAP_KNOWN		st_known = { 0,FALSE };

uint8_t			SLA_count = 4;

void MAP_init( void )
{
 800ad7c:	b580      	push	{r7, lr}
 800ad7e:	af00      	add	r7, sp, #0
//	uint8_t uc_dummy[ MAP_Y_SIZE ][ MAP_X_SIZE ];			// Hf[^

	/* WAAH */
	en_Head		= NORTH;
 800ad80:	4b09      	ldr	r3, [pc, #36]	; (800ada8 <MAP_init+0x2c>)
 800ad82:	2200      	movs	r2, #0
 800ad84:	701a      	strb	r2, [r3, #0]
	mx		= 0;
 800ad86:	4b09      	ldr	r3, [pc, #36]	; (800adac <MAP_init+0x30>)
 800ad88:	2200      	movs	r2, #0
 800ad8a:	701a      	strb	r2, [r3, #0]
	my		= 0;
 800ad8c:	4b08      	ldr	r3, [pc, #32]	; (800adb0 <MAP_init+0x34>)
 800ad8e:	2200      	movs	r2, #0
 800ad90:	701a      	strb	r2, [r3, #0]
	MAP_clearMap();
 800ad92:	f000 f847 	bl	800ae24 <MAP_clearMap>
	
	/* spp[^ */
	f_MoveBackDist = 0;
 800ad96:	4b07      	ldr	r3, [pc, #28]	; (800adb4 <MAP_init+0x38>)
 800ad98:	f04f 0200 	mov.w	r2, #0
 800ad9c:	601a      	str	r2, [r3, #0]
	uc_SlaCnt = 0;
 800ad9e:	4b06      	ldr	r3, [pc, #24]	; (800adb8 <MAP_init+0x3c>)
 800ada0:	2200      	movs	r2, #0
 800ada2:	701a      	strb	r2, [r3, #0]

}
 800ada4:	bf00      	nop
 800ada6:	bd80      	pop	{r7, pc}
 800ada8:	20005538 	.word	0x20005538
 800adac:	2000553b 	.word	0x2000553b
 800adb0:	20005531 	.word	0x20005531
 800adb4:	20005534 	.word	0x20005534
 800adb8:	200002a9 	.word	0x200002a9

0800adbc <MAP_Goal_init>:

void MAP_Goal_init( void )
{
 800adbc:	b480      	push	{r7}
 800adbe:	af00      	add	r7, sp, #0
	GOAL_MAP_X = GOAL_MAP_X_def;
 800adc0:	4b05      	ldr	r3, [pc, #20]	; (800add8 <MAP_Goal_init+0x1c>)
 800adc2:	2209      	movs	r2, #9
 800adc4:	701a      	strb	r2, [r3, #0]
	GOAL_MAP_Y = GOAL_MAP_Y_def;
 800adc6:	4b05      	ldr	r3, [pc, #20]	; (800addc <MAP_Goal_init+0x20>)
 800adc8:	2209      	movs	r2, #9
 800adca:	701a      	strb	r2, [r3, #0]
}
 800adcc:	bf00      	nop
 800adce:	46bd      	mov	sp, r7
 800add0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800add4:	4770      	bx	lr
 800add6:	bf00      	nop
 800add8:	20005530 	.word	0x20005530
 800addc:	20005539 	.word	0x20005539

0800ade0 <MAP_setPos>:

//	Storage_Clear( sizeof(g_sysMap), ADR_MAP );			// f[^Z[u
}

void MAP_setPos( uint8_t uc_x, uint8_t uc_y, enMAP_HEAD_DIR en_dir )
{
 800ade0:	b580      	push	{r7, lr}
 800ade2:	b082      	sub	sp, #8
 800ade4:	af00      	add	r7, sp, #0
 800ade6:	4603      	mov	r3, r0
 800ade8:	71fb      	strb	r3, [r7, #7]
 800adea:	460b      	mov	r3, r1
 800adec:	71bb      	strb	r3, [r7, #6]
 800adee:	4613      	mov	r3, r2
 800adf0:	717b      	strb	r3, [r7, #5]
	mx		= uc_x;
 800adf2:	4a09      	ldr	r2, [pc, #36]	; (800ae18 <MAP_setPos+0x38>)
 800adf4:	79fb      	ldrb	r3, [r7, #7]
 800adf6:	7013      	strb	r3, [r2, #0]
	my		= uc_y;
 800adf8:	4a08      	ldr	r2, [pc, #32]	; (800ae1c <MAP_setPos+0x3c>)
 800adfa:	79bb      	ldrb	r3, [r7, #6]
 800adfc:	7013      	strb	r3, [r2, #0]
	en_Head		= en_dir;
 800adfe:	4a08      	ldr	r2, [pc, #32]	; (800ae20 <MAP_setPos+0x40>)
 800ae00:	797b      	ldrb	r3, [r7, #5]
 800ae02:	7013      	strb	r3, [r2, #0]
	
	MAP_setCmdPos( uc_x, uc_y, en_dir );
 800ae04:	797a      	ldrb	r2, [r7, #5]
 800ae06:	79b9      	ldrb	r1, [r7, #6]
 800ae08:	79fb      	ldrb	r3, [r7, #7]
 800ae0a:	4618      	mov	r0, r3
 800ae0c:	f7ff fd58 	bl	800a8c0 <MAP_setCmdPos>

}
 800ae10:	bf00      	nop
 800ae12:	3708      	adds	r7, #8
 800ae14:	46bd      	mov	sp, r7
 800ae16:	bd80      	pop	{r7, pc}
 800ae18:	2000553b 	.word	0x2000553b
 800ae1c:	20005531 	.word	0x20005531
 800ae20:	20005538 	.word	0x20005538

0800ae24 <MAP_clearMap>:
		printf("\n\r");
	}
}

void MAP_clearMap( void )
{
 800ae24:	b480      	push	{r7}
 800ae26:	b083      	sub	sp, #12
 800ae28:	af00      	add	r7, sp, #0
	uint16_t	x, y;
	uint8_t	uc_data;

	/* }bvf[^T */
	for ( y = 0; y < MAP_Y_SIZE; y++){
 800ae2a:	2300      	movs	r3, #0
 800ae2c:	80bb      	strh	r3, [r7, #4]
 800ae2e:	e059      	b.n	800aee4 <MAP_clearMap+0xc0>
		for( x = 0; x < MAP_X_SIZE; x++){
 800ae30:	2300      	movs	r3, #0
 800ae32:	80fb      	strh	r3, [r7, #6]
 800ae34:	e050      	b.n	800aed8 <MAP_clearMap+0xb4>
			uc_data = 0x00;
 800ae36:	2300      	movs	r3, #0
 800ae38:	70fb      	strb	r3, [r7, #3]
			if ( ( x == 0) && ( y == 0 ) ) uc_data = 0xfe;
 800ae3a:	88fb      	ldrh	r3, [r7, #6]
 800ae3c:	2b00      	cmp	r3, #0
 800ae3e:	d105      	bne.n	800ae4c <MAP_clearMap+0x28>
 800ae40:	88bb      	ldrh	r3, [r7, #4]
 800ae42:	2b00      	cmp	r3, #0
 800ae44:	d102      	bne.n	800ae4c <MAP_clearMap+0x28>
 800ae46:	23fe      	movs	r3, #254	; 0xfe
 800ae48:	70fb      	strb	r3, [r7, #3]
 800ae4a:	e03a      	b.n	800aec2 <MAP_clearMap+0x9e>
			else if ( ( x == 1 ) && ( y == 0 ) ) uc_data = 0xcc;
 800ae4c:	88fb      	ldrh	r3, [r7, #6]
 800ae4e:	2b01      	cmp	r3, #1
 800ae50:	d105      	bne.n	800ae5e <MAP_clearMap+0x3a>
 800ae52:	88bb      	ldrh	r3, [r7, #4]
 800ae54:	2b00      	cmp	r3, #0
 800ae56:	d102      	bne.n	800ae5e <MAP_clearMap+0x3a>
 800ae58:	23cc      	movs	r3, #204	; 0xcc
 800ae5a:	70fb      	strb	r3, [r7, #3]
 800ae5c:	e031      	b.n	800aec2 <MAP_clearMap+0x9e>
			else if ( ( x == (MAP_X_SIZE-1) ) && ( y == 0 ) ) uc_data = 0x66;
 800ae5e:	88fb      	ldrh	r3, [r7, #6]
 800ae60:	2b1f      	cmp	r3, #31
 800ae62:	d105      	bne.n	800ae70 <MAP_clearMap+0x4c>
 800ae64:	88bb      	ldrh	r3, [r7, #4]
 800ae66:	2b00      	cmp	r3, #0
 800ae68:	d102      	bne.n	800ae70 <MAP_clearMap+0x4c>
 800ae6a:	2366      	movs	r3, #102	; 0x66
 800ae6c:	70fb      	strb	r3, [r7, #3]
 800ae6e:	e028      	b.n	800aec2 <MAP_clearMap+0x9e>
			else if ( ( x == 0 ) && ( y == (MAP_Y_SIZE-1) ) ) uc_data = 0x99;
 800ae70:	88fb      	ldrh	r3, [r7, #6]
 800ae72:	2b00      	cmp	r3, #0
 800ae74:	d105      	bne.n	800ae82 <MAP_clearMap+0x5e>
 800ae76:	88bb      	ldrh	r3, [r7, #4]
 800ae78:	2b1f      	cmp	r3, #31
 800ae7a:	d102      	bne.n	800ae82 <MAP_clearMap+0x5e>
 800ae7c:	2399      	movs	r3, #153	; 0x99
 800ae7e:	70fb      	strb	r3, [r7, #3]
 800ae80:	e01f      	b.n	800aec2 <MAP_clearMap+0x9e>
			else if ( ( x == (MAP_X_SIZE-1) ) && ( y == (MAP_Y_SIZE-1) ) ) uc_data = 0x33;
 800ae82:	88fb      	ldrh	r3, [r7, #6]
 800ae84:	2b1f      	cmp	r3, #31
 800ae86:	d105      	bne.n	800ae94 <MAP_clearMap+0x70>
 800ae88:	88bb      	ldrh	r3, [r7, #4]
 800ae8a:	2b1f      	cmp	r3, #31
 800ae8c:	d102      	bne.n	800ae94 <MAP_clearMap+0x70>
 800ae8e:	2333      	movs	r3, #51	; 0x33
 800ae90:	70fb      	strb	r3, [r7, #3]
 800ae92:	e016      	b.n	800aec2 <MAP_clearMap+0x9e>
			else if ( x == 0 ) uc_data = 0x88;
 800ae94:	88fb      	ldrh	r3, [r7, #6]
 800ae96:	2b00      	cmp	r3, #0
 800ae98:	d102      	bne.n	800aea0 <MAP_clearMap+0x7c>
 800ae9a:	2388      	movs	r3, #136	; 0x88
 800ae9c:	70fb      	strb	r3, [r7, #3]
 800ae9e:	e010      	b.n	800aec2 <MAP_clearMap+0x9e>
			else if ( x == (MAP_X_SIZE-1) ) uc_data = 0x22;
 800aea0:	88fb      	ldrh	r3, [r7, #6]
 800aea2:	2b1f      	cmp	r3, #31
 800aea4:	d102      	bne.n	800aeac <MAP_clearMap+0x88>
 800aea6:	2322      	movs	r3, #34	; 0x22
 800aea8:	70fb      	strb	r3, [r7, #3]
 800aeaa:	e00a      	b.n	800aec2 <MAP_clearMap+0x9e>
			else if ( y == 0 ) uc_data = 0x44;
 800aeac:	88bb      	ldrh	r3, [r7, #4]
 800aeae:	2b00      	cmp	r3, #0
 800aeb0:	d102      	bne.n	800aeb8 <MAP_clearMap+0x94>
 800aeb2:	2344      	movs	r3, #68	; 0x44
 800aeb4:	70fb      	strb	r3, [r7, #3]
 800aeb6:	e004      	b.n	800aec2 <MAP_clearMap+0x9e>
			else if ( y == (MAP_Y_SIZE-1) ) uc_data = 0x11;
 800aeb8:	88bb      	ldrh	r3, [r7, #4]
 800aeba:	2b1f      	cmp	r3, #31
 800aebc:	d101      	bne.n	800aec2 <MAP_clearMap+0x9e>
 800aebe:	2311      	movs	r3, #17
 800aec0:	70fb      	strb	r3, [r7, #3]
			g_sysMap[y][x] = uc_data;
 800aec2:	88ba      	ldrh	r2, [r7, #4]
 800aec4:	88fb      	ldrh	r3, [r7, #6]
 800aec6:	490c      	ldr	r1, [pc, #48]	; (800aef8 <MAP_clearMap+0xd4>)
 800aec8:	0152      	lsls	r2, r2, #5
 800aeca:	440a      	add	r2, r1
 800aecc:	4413      	add	r3, r2
 800aece:	78fa      	ldrb	r2, [r7, #3]
 800aed0:	701a      	strb	r2, [r3, #0]
		for( x = 0; x < MAP_X_SIZE; x++){
 800aed2:	88fb      	ldrh	r3, [r7, #6]
 800aed4:	3301      	adds	r3, #1
 800aed6:	80fb      	strh	r3, [r7, #6]
 800aed8:	88fb      	ldrh	r3, [r7, #6]
 800aeda:	2b1f      	cmp	r3, #31
 800aedc:	d9ab      	bls.n	800ae36 <MAP_clearMap+0x12>
	for ( y = 0; y < MAP_Y_SIZE; y++){
 800aede:	88bb      	ldrh	r3, [r7, #4]
 800aee0:	3301      	adds	r3, #1
 800aee2:	80bb      	strh	r3, [r7, #4]
 800aee4:	88bb      	ldrh	r3, [r7, #4]
 800aee6:	2b1f      	cmp	r3, #31
 800aee8:	d9a2      	bls.n	800ae30 <MAP_clearMap+0xc>
		}
	}

}
 800aeea:	bf00      	nop
 800aeec:	370c      	adds	r7, #12
 800aeee:	46bd      	mov	sp, r7
 800aef0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aef4:	4770      	bx	lr
 800aef6:	bf00      	nop
 800aef8:	200002dc 	.word	0x200002dc

0800aefc <MAP_getWallData>:

uint8_t MAP_getWallData( void )
{
 800aefc:	b580      	push	{r7, lr}
 800aefe:	b082      	sub	sp, #8
 800af00:	af00      	add	r7, sp, #0
	uint8_t	 uc_wall;

//	LED_offAll();			// debug

	// ZT
	uc_wall = 0;
 800af02:	2300      	movs	r3, #0
 800af04:	71fb      	strb	r3, [r7, #7]
	if( TRUE == DIST_isWall_FRONT() ){
 800af06:	f7ff fc93 	bl	800a830 <DIST_isWall_FRONT>
 800af0a:	4603      	mov	r3, r0
 800af0c:	2b00      	cmp	r3, #0
 800af0e:	d003      	beq.n	800af18 <MAP_getWallData+0x1c>
		uc_wall = uc_wall | 0x11;
 800af10:	79fb      	ldrb	r3, [r7, #7]
 800af12:	f043 0311 	orr.w	r3, r3, #17
 800af16:	71fb      	strb	r3, [r7, #7]
//		LED_on(LED3);			// debug
//		LED_on(LED2);			// debug
	}
	if( TRUE == DIST_isWall_L_SIDE() ){
 800af18:	f7ff fcbc 	bl	800a894 <DIST_isWall_L_SIDE>
 800af1c:	4603      	mov	r3, r0
 800af1e:	2b00      	cmp	r3, #0
 800af20:	d003      	beq.n	800af2a <MAP_getWallData+0x2e>
//		LED_on(LED0);			// debug
		uc_wall = uc_wall | 0x88;
 800af22:	79fb      	ldrb	r3, [r7, #7]
 800af24:	f063 0377 	orn	r3, r3, #119	; 0x77
 800af28:	71fb      	strb	r3, [r7, #7]
	}
	if( TRUE == DIST_isWall_R_SIDE() ){
 800af2a:	f7ff fc9d 	bl	800a868 <DIST_isWall_R_SIDE>
 800af2e:	4603      	mov	r3, r0
 800af30:	2b00      	cmp	r3, #0
 800af32:	d003      	beq.n	800af3c <MAP_getWallData+0x40>
//		LED_on(LED1);			// debug
		uc_wall = uc_wall | 0x22;
 800af34:	79fb      	ldrb	r3, [r7, #7]
 800af36:	f043 0322 	orr.w	r3, r3, #34	; 0x22
 800af3a:	71fb      	strb	r3, [r7, #7]
	}

	// }EXisZTf[^f[^
	if		( en_Head == EAST ){
 800af3c:	4b0f      	ldr	r3, [pc, #60]	; (800af7c <MAP_getWallData+0x80>)
 800af3e:	781b      	ldrb	r3, [r3, #0]
 800af40:	2b01      	cmp	r3, #1
 800af42:	d103      	bne.n	800af4c <MAP_getWallData+0x50>
		uc_wall = uc_wall >> 3;
 800af44:	79fb      	ldrb	r3, [r7, #7]
 800af46:	08db      	lsrs	r3, r3, #3
 800af48:	71fb      	strb	r3, [r7, #7]
 800af4a:	e00e      	b.n	800af6a <MAP_getWallData+0x6e>
	}
	else if ( en_Head == SOUTH ){
 800af4c:	4b0b      	ldr	r3, [pc, #44]	; (800af7c <MAP_getWallData+0x80>)
 800af4e:	781b      	ldrb	r3, [r3, #0]
 800af50:	2b02      	cmp	r3, #2
 800af52:	d103      	bne.n	800af5c <MAP_getWallData+0x60>
		uc_wall = uc_wall >> 2;
 800af54:	79fb      	ldrb	r3, [r7, #7]
 800af56:	089b      	lsrs	r3, r3, #2
 800af58:	71fb      	strb	r3, [r7, #7]
 800af5a:	e006      	b.n	800af6a <MAP_getWallData+0x6e>
	}
	else if ( en_Head == WEST ){
 800af5c:	4b07      	ldr	r3, [pc, #28]	; (800af7c <MAP_getWallData+0x80>)
 800af5e:	781b      	ldrb	r3, [r3, #0]
 800af60:	2b03      	cmp	r3, #3
 800af62:	d102      	bne.n	800af6a <MAP_getWallData+0x6e>
		uc_wall = uc_wall >> 1;
 800af64:	79fb      	ldrb	r3, [r7, #7]
 800af66:	085b      	lsrs	r3, r3, #1
 800af68:	71fb      	strb	r3, [r7, #7]
	}

	//	TtO
	return ( uc_wall | 0xf0 );
 800af6a:	79fb      	ldrb	r3, [r7, #7]
 800af6c:	f063 030f 	orn	r3, r3, #15
 800af70:	b2db      	uxtb	r3, r3
}
 800af72:	4618      	mov	r0, r3
 800af74:	3708      	adds	r7, #8
 800af76:	46bd      	mov	sp, r7
 800af78:	bd80      	pop	{r7, pc}
 800af7a:	bf00      	nop
 800af7c:	20005538 	.word	0x20005538

0800af80 <MAP_makeMapData>:

void MAP_makeMapData( void )
{
 800af80:	b580      	push	{r7, lr}
 800af82:	b082      	sub	sp, #8
 800af84:	af00      	add	r7, sp, #0
	uint8_t uc_wall;

	//	sH
	if ( ( mx == 0 ) && ( my == 0 ) ){
 800af86:	4b66      	ldr	r3, [pc, #408]	; (800b120 <MAP_makeMapData+0x1a0>)
 800af88:	781b      	ldrb	r3, [r3, #0]
 800af8a:	2b00      	cmp	r3, #0
 800af8c:	d106      	bne.n	800af9c <MAP_makeMapData+0x1c>
 800af8e:	4b65      	ldr	r3, [pc, #404]	; (800b124 <MAP_makeMapData+0x1a4>)
 800af90:	781b      	ldrb	r3, [r3, #0]
 800af92:	2b00      	cmp	r3, #0
 800af94:	d102      	bne.n	800af9c <MAP_makeMapData+0x1c>
		uc_wall = 0xfe;
 800af96:	23fe      	movs	r3, #254	; 0xfe
 800af98:	71fb      	strb	r3, [r7, #7]
 800af9a:	e003      	b.n	800afa4 <MAP_makeMapData+0x24>
	}
	else{
		uc_wall = MAP_getWallData();
 800af9c:	f7ff ffae 	bl	800aefc <MAP_getWallData>
 800afa0:	4603      	mov	r3, r0
 800afa2:	71fb      	strb	r3, [r7, #7]
	}
	g_sysMap[my][mx] = uc_wall;
 800afa4:	4b5f      	ldr	r3, [pc, #380]	; (800b124 <MAP_makeMapData+0x1a4>)
 800afa6:	781b      	ldrb	r3, [r3, #0]
 800afa8:	4618      	mov	r0, r3
 800afaa:	4b5d      	ldr	r3, [pc, #372]	; (800b120 <MAP_makeMapData+0x1a0>)
 800afac:	781b      	ldrb	r3, [r3, #0]
 800afae:	4619      	mov	r1, r3
 800afb0:	4a5d      	ldr	r2, [pc, #372]	; (800b128 <MAP_makeMapData+0x1a8>)
 800afb2:	0143      	lsls	r3, r0, #5
 800afb4:	4413      	add	r3, r2
 800afb6:	440b      	add	r3, r1
 800afb8:	79fa      	ldrb	r2, [r7, #7]
 800afba:	701a      	strb	r2, [r3, #0]

	//	l`of[^XV
	if ( mx != (MAP_X_SIZE-1) ){
 800afbc:	4b58      	ldr	r3, [pc, #352]	; (800b120 <MAP_makeMapData+0x1a0>)
 800afbe:	781b      	ldrb	r3, [r3, #0]
 800afc0:	2b1f      	cmp	r3, #31
 800afc2:	d026      	beq.n	800b012 <MAP_makeMapData+0x92>
		g_sysMap[my][mx+1] = ( g_sysMap[my][mx+1] & 0x77 ) | 0x80 | ( ( uc_wall << 2 ) & 0x08 );
 800afc4:	4b57      	ldr	r3, [pc, #348]	; (800b124 <MAP_makeMapData+0x1a4>)
 800afc6:	781b      	ldrb	r3, [r3, #0]
 800afc8:	461a      	mov	r2, r3
 800afca:	4b55      	ldr	r3, [pc, #340]	; (800b120 <MAP_makeMapData+0x1a0>)
 800afcc:	781b      	ldrb	r3, [r3, #0]
 800afce:	3301      	adds	r3, #1
 800afd0:	4955      	ldr	r1, [pc, #340]	; (800b128 <MAP_makeMapData+0x1a8>)
 800afd2:	0152      	lsls	r2, r2, #5
 800afd4:	440a      	add	r2, r1
 800afd6:	4413      	add	r3, r2
 800afd8:	781b      	ldrb	r3, [r3, #0]
 800afda:	b25b      	sxtb	r3, r3
 800afdc:	f003 0377 	and.w	r3, r3, #119	; 0x77
 800afe0:	b25b      	sxtb	r3, r3
 800afe2:	f063 037f 	orn	r3, r3, #127	; 0x7f
 800afe6:	b25a      	sxtb	r2, r3
 800afe8:	79fb      	ldrb	r3, [r7, #7]
 800afea:	009b      	lsls	r3, r3, #2
 800afec:	b25b      	sxtb	r3, r3
 800afee:	f003 0308 	and.w	r3, r3, #8
 800aff2:	b25b      	sxtb	r3, r3
 800aff4:	4313      	orrs	r3, r2
 800aff6:	b259      	sxtb	r1, r3
 800aff8:	4b4a      	ldr	r3, [pc, #296]	; (800b124 <MAP_makeMapData+0x1a4>)
 800affa:	781b      	ldrb	r3, [r3, #0]
 800affc:	461a      	mov	r2, r3
 800affe:	4b48      	ldr	r3, [pc, #288]	; (800b120 <MAP_makeMapData+0x1a0>)
 800b000:	781b      	ldrb	r3, [r3, #0]
 800b002:	3301      	adds	r3, #1
 800b004:	b2c8      	uxtb	r0, r1
 800b006:	4948      	ldr	r1, [pc, #288]	; (800b128 <MAP_makeMapData+0x1a8>)
 800b008:	0152      	lsls	r2, r2, #5
 800b00a:	440a      	add	r2, r1
 800b00c:	4413      	add	r3, r2
 800b00e:	4602      	mov	r2, r0
 800b010:	701a      	strb	r2, [r3, #0]
	}
	if ( mx !=  0 ){
 800b012:	4b43      	ldr	r3, [pc, #268]	; (800b120 <MAP_makeMapData+0x1a0>)
 800b014:	781b      	ldrb	r3, [r3, #0]
 800b016:	2b00      	cmp	r3, #0
 800b018:	d027      	beq.n	800b06a <MAP_makeMapData+0xea>
		g_sysMap[my][mx-1] = ( g_sysMap[my][mx-1] & 0xdd ) | 0x20 | ( ( uc_wall >> 2 ) & 0x02 );
 800b01a:	4b42      	ldr	r3, [pc, #264]	; (800b124 <MAP_makeMapData+0x1a4>)
 800b01c:	781b      	ldrb	r3, [r3, #0]
 800b01e:	461a      	mov	r2, r3
 800b020:	4b3f      	ldr	r3, [pc, #252]	; (800b120 <MAP_makeMapData+0x1a0>)
 800b022:	781b      	ldrb	r3, [r3, #0]
 800b024:	3b01      	subs	r3, #1
 800b026:	4940      	ldr	r1, [pc, #256]	; (800b128 <MAP_makeMapData+0x1a8>)
 800b028:	0152      	lsls	r2, r2, #5
 800b02a:	440a      	add	r2, r1
 800b02c:	4413      	add	r3, r2
 800b02e:	781b      	ldrb	r3, [r3, #0]
 800b030:	b25b      	sxtb	r3, r3
 800b032:	f023 0322 	bic.w	r3, r3, #34	; 0x22
 800b036:	b25b      	sxtb	r3, r3
 800b038:	f043 0320 	orr.w	r3, r3, #32
 800b03c:	b25a      	sxtb	r2, r3
 800b03e:	79fb      	ldrb	r3, [r7, #7]
 800b040:	089b      	lsrs	r3, r3, #2
 800b042:	b2db      	uxtb	r3, r3
 800b044:	b25b      	sxtb	r3, r3
 800b046:	f003 0302 	and.w	r3, r3, #2
 800b04a:	b25b      	sxtb	r3, r3
 800b04c:	4313      	orrs	r3, r2
 800b04e:	b259      	sxtb	r1, r3
 800b050:	4b34      	ldr	r3, [pc, #208]	; (800b124 <MAP_makeMapData+0x1a4>)
 800b052:	781b      	ldrb	r3, [r3, #0]
 800b054:	461a      	mov	r2, r3
 800b056:	4b32      	ldr	r3, [pc, #200]	; (800b120 <MAP_makeMapData+0x1a0>)
 800b058:	781b      	ldrb	r3, [r3, #0]
 800b05a:	3b01      	subs	r3, #1
 800b05c:	b2c8      	uxtb	r0, r1
 800b05e:	4932      	ldr	r1, [pc, #200]	; (800b128 <MAP_makeMapData+0x1a8>)
 800b060:	0152      	lsls	r2, r2, #5
 800b062:	440a      	add	r2, r1
 800b064:	4413      	add	r3, r2
 800b066:	4602      	mov	r2, r0
 800b068:	701a      	strb	r2, [r3, #0]
	}
	if ( my != (MAP_Y_SIZE-1) ){
 800b06a:	4b2e      	ldr	r3, [pc, #184]	; (800b124 <MAP_makeMapData+0x1a4>)
 800b06c:	781b      	ldrb	r3, [r3, #0]
 800b06e:	2b1f      	cmp	r3, #31
 800b070:	d026      	beq.n	800b0c0 <MAP_makeMapData+0x140>
		g_sysMap[my+1][mx] = ( g_sysMap[my+1][mx] & 0xbb ) | 0x40 | ( ( uc_wall << 2 ) & 0x04 );
 800b072:	4b2c      	ldr	r3, [pc, #176]	; (800b124 <MAP_makeMapData+0x1a4>)
 800b074:	781b      	ldrb	r3, [r3, #0]
 800b076:	3301      	adds	r3, #1
 800b078:	4a29      	ldr	r2, [pc, #164]	; (800b120 <MAP_makeMapData+0x1a0>)
 800b07a:	7812      	ldrb	r2, [r2, #0]
 800b07c:	4611      	mov	r1, r2
 800b07e:	4a2a      	ldr	r2, [pc, #168]	; (800b128 <MAP_makeMapData+0x1a8>)
 800b080:	015b      	lsls	r3, r3, #5
 800b082:	4413      	add	r3, r2
 800b084:	440b      	add	r3, r1
 800b086:	781b      	ldrb	r3, [r3, #0]
 800b088:	b25b      	sxtb	r3, r3
 800b08a:	f023 0344 	bic.w	r3, r3, #68	; 0x44
 800b08e:	b25b      	sxtb	r3, r3
 800b090:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800b094:	b25a      	sxtb	r2, r3
 800b096:	79fb      	ldrb	r3, [r7, #7]
 800b098:	009b      	lsls	r3, r3, #2
 800b09a:	b25b      	sxtb	r3, r3
 800b09c:	f003 0304 	and.w	r3, r3, #4
 800b0a0:	b25b      	sxtb	r3, r3
 800b0a2:	4313      	orrs	r3, r2
 800b0a4:	b259      	sxtb	r1, r3
 800b0a6:	4b1f      	ldr	r3, [pc, #124]	; (800b124 <MAP_makeMapData+0x1a4>)
 800b0a8:	781b      	ldrb	r3, [r3, #0]
 800b0aa:	3301      	adds	r3, #1
 800b0ac:	4a1c      	ldr	r2, [pc, #112]	; (800b120 <MAP_makeMapData+0x1a0>)
 800b0ae:	7812      	ldrb	r2, [r2, #0]
 800b0b0:	4610      	mov	r0, r2
 800b0b2:	b2c9      	uxtb	r1, r1
 800b0b4:	4a1c      	ldr	r2, [pc, #112]	; (800b128 <MAP_makeMapData+0x1a8>)
 800b0b6:	015b      	lsls	r3, r3, #5
 800b0b8:	4413      	add	r3, r2
 800b0ba:	4403      	add	r3, r0
 800b0bc:	460a      	mov	r2, r1
 800b0be:	701a      	strb	r2, [r3, #0]
	}
	if ( my !=  0 ){
 800b0c0:	4b18      	ldr	r3, [pc, #96]	; (800b124 <MAP_makeMapData+0x1a4>)
 800b0c2:	781b      	ldrb	r3, [r3, #0]
 800b0c4:	2b00      	cmp	r3, #0
 800b0c6:	d027      	beq.n	800b118 <MAP_makeMapData+0x198>
		g_sysMap[my-1][mx] = ( g_sysMap[my-1][mx] & 0xee ) | 0x10 | ( ( uc_wall >> 2 ) & 0x01 );
 800b0c8:	4b16      	ldr	r3, [pc, #88]	; (800b124 <MAP_makeMapData+0x1a4>)
 800b0ca:	781b      	ldrb	r3, [r3, #0]
 800b0cc:	3b01      	subs	r3, #1
 800b0ce:	4a14      	ldr	r2, [pc, #80]	; (800b120 <MAP_makeMapData+0x1a0>)
 800b0d0:	7812      	ldrb	r2, [r2, #0]
 800b0d2:	4611      	mov	r1, r2
 800b0d4:	4a14      	ldr	r2, [pc, #80]	; (800b128 <MAP_makeMapData+0x1a8>)
 800b0d6:	015b      	lsls	r3, r3, #5
 800b0d8:	4413      	add	r3, r2
 800b0da:	440b      	add	r3, r1
 800b0dc:	781b      	ldrb	r3, [r3, #0]
 800b0de:	b25b      	sxtb	r3, r3
 800b0e0:	f023 0311 	bic.w	r3, r3, #17
 800b0e4:	b25b      	sxtb	r3, r3
 800b0e6:	f043 0310 	orr.w	r3, r3, #16
 800b0ea:	b25a      	sxtb	r2, r3
 800b0ec:	79fb      	ldrb	r3, [r7, #7]
 800b0ee:	089b      	lsrs	r3, r3, #2
 800b0f0:	b2db      	uxtb	r3, r3
 800b0f2:	b25b      	sxtb	r3, r3
 800b0f4:	f003 0301 	and.w	r3, r3, #1
 800b0f8:	b25b      	sxtb	r3, r3
 800b0fa:	4313      	orrs	r3, r2
 800b0fc:	b259      	sxtb	r1, r3
 800b0fe:	4b09      	ldr	r3, [pc, #36]	; (800b124 <MAP_makeMapData+0x1a4>)
 800b100:	781b      	ldrb	r3, [r3, #0]
 800b102:	3b01      	subs	r3, #1
 800b104:	4a06      	ldr	r2, [pc, #24]	; (800b120 <MAP_makeMapData+0x1a0>)
 800b106:	7812      	ldrb	r2, [r2, #0]
 800b108:	4610      	mov	r0, r2
 800b10a:	b2c9      	uxtb	r1, r1
 800b10c:	4a06      	ldr	r2, [pc, #24]	; (800b128 <MAP_makeMapData+0x1a8>)
 800b10e:	015b      	lsls	r3, r3, #5
 800b110:	4413      	add	r3, r2
 800b112:	4403      	add	r3, r0
 800b114:	460a      	mov	r2, r1
 800b116:	701a      	strb	r2, [r3, #0]
	}

}
 800b118:	bf00      	nop
 800b11a:	3708      	adds	r7, #8
 800b11c:	46bd      	mov	sp, r7
 800b11e:	bd80      	pop	{r7, pc}
 800b120:	2000553b 	.word	0x2000553b
 800b124:	20005531 	.word	0x20005531
 800b128:	200002dc 	.word	0x200002dc

0800b12c <setStep>:
	}
	while( uc_level != 0 );
	
}

void setStep(const int8_t x, const int8_t y, const uint16_t step) {
 800b12c:	b580      	push	{r7, lr}
 800b12e:	b082      	sub	sp, #8
 800b130:	af00      	add	r7, sp, #0
 800b132:	4603      	mov	r3, r0
 800b134:	71fb      	strb	r3, [r7, #7]
 800b136:	460b      	mov	r3, r1
 800b138:	71bb      	strb	r3, [r7, #6]
 800b13a:	4613      	mov	r3, r2
 800b13c:	80bb      	strh	r3, [r7, #4]
	/* (x, y)  */
	if (x < 0 || y < 0 || x >= MAP_X_SIZE || y >= MAP_Y_SIZE) {
 800b13e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800b142:	2b00      	cmp	r3, #0
 800b144:	db0b      	blt.n	800b15e <setStep+0x32>
 800b146:	f997 3006 	ldrsb.w	r3, [r7, #6]
 800b14a:	2b00      	cmp	r3, #0
 800b14c:	db07      	blt.n	800b15e <setStep+0x32>
 800b14e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800b152:	2b1f      	cmp	r3, #31
 800b154:	dc03      	bgt.n	800b15e <setStep+0x32>
 800b156:	f997 3006 	ldrsb.w	r3, [r7, #6]
 800b15a:	2b1f      	cmp	r3, #31
 800b15c:	dd03      	ble.n	800b166 <setStep+0x3a>
		printf( "referred to out of field\r\n");
 800b15e:	4808      	ldr	r0, [pc, #32]	; (800b180 <setStep+0x54>)
 800b160:	f003 fc88 	bl	800ea74 <puts>
		return;
 800b164:	e009      	b.n	800b17a <setStep+0x4e>
	}
	us_cmap[y][x] = step;
 800b166:	f997 2006 	ldrsb.w	r2, [r7, #6]
 800b16a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800b16e:	4905      	ldr	r1, [pc, #20]	; (800b184 <setStep+0x58>)
 800b170:	0152      	lsls	r2, r2, #5
 800b172:	4413      	add	r3, r2
 800b174:	88ba      	ldrh	r2, [r7, #4]
 800b176:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
}
 800b17a:	3708      	adds	r7, #8
 800b17c:	46bd      	mov	sp, r7
 800b17e:	bd80      	pop	{r7, pc}
 800b180:	080139a4 	.word	0x080139a4
 800b184:	20000700 	.word	0x20000700

0800b188 <MAP_makeContourMap_kai2>:

void  MAP_makeContourMap_kai2(
	uint8_t uc_goalX, 			///< [in] X
	uint8_t uc_goalY, 			///< [in] Y
	enMAP_ACT_MODE	en_type		///< [in] 
) {
 800b188:	b590      	push	{r4, r7, lr}
 800b18a:	b0cd      	sub	sp, #308	; 0x134
 800b18c:	af00      	add	r7, sp, #0
 800b18e:	4604      	mov	r4, r0
 800b190:	4608      	mov	r0, r1
 800b192:	4611      	mov	r1, r2
 800b194:	1dfb      	adds	r3, r7, #7
 800b196:	4622      	mov	r2, r4
 800b198:	701a      	strb	r2, [r3, #0]
 800b19a:	1dbb      	adds	r3, r7, #6
 800b19c:	4602      	mov	r2, r0
 800b19e:	701a      	strb	r2, [r3, #0]
 800b1a0:	1d7b      	adds	r3, r7, #5
 800b1a2:	460a      	mov	r2, r1
 800b1a4:	701a      	strb	r2, [r3, #0]
	uint16_t		uc_level;		// 
	uint8_t		uc_wallData;	// 

	stPOSITION		st_pos;

	en_type = en_type;		// 
 800b1a6:	1d7b      	adds	r3, r7, #5
 800b1a8:	1d7a      	adds	r2, r7, #5
 800b1aa:	7812      	ldrb	r2, [r2, #0]
 800b1ac:	701a      	strb	r2, [r3, #0]

	queue_t queue;
	queue_t* pQueue = &queue;
 800b1ae:	f107 0310 	add.w	r3, r7, #16
 800b1b2:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128

	initQueue(pQueue);
 800b1b6:	f8d7 0128 	ldr.w	r0, [r7, #296]	; 0x128
 800b1ba:	f7f7 ff5d 	bl	8003078 <initQueue>

	/*  */
	for (i = 0; i < MAP_SMAP_MAX_VAL; i++) {
 800b1be:	2300      	movs	r3, #0
 800b1c0:	f8a7 312e 	strh.w	r3, [r7, #302]	; 0x12e
 800b1c4:	e014      	b.n	800b1f0 <MAP_makeContourMap_kai2+0x68>
		us_cmap[i / MAP_Y_SIZE][i & (MAP_X_SIZE - 1)] = MAP_SMAP_MAX_VAL - 1;
 800b1c6:	f8b7 312e 	ldrh.w	r3, [r7, #302]	; 0x12e
 800b1ca:	095b      	lsrs	r3, r3, #5
 800b1cc:	b29b      	uxth	r3, r3
 800b1ce:	461a      	mov	r2, r3
 800b1d0:	f8b7 312e 	ldrh.w	r3, [r7, #302]	; 0x12e
 800b1d4:	f003 031f 	and.w	r3, r3, #31
 800b1d8:	49ba      	ldr	r1, [pc, #744]	; (800b4c4 <MAP_makeContourMap_kai2+0x33c>)
 800b1da:	0152      	lsls	r2, r2, #5
 800b1dc:	4413      	add	r3, r2
 800b1de:	f240 32ff 	movw	r2, #1023	; 0x3ff
 800b1e2:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
	for (i = 0; i < MAP_SMAP_MAX_VAL; i++) {
 800b1e6:	f8b7 312e 	ldrh.w	r3, [r7, #302]	; 0x12e
 800b1ea:	3301      	adds	r3, #1
 800b1ec:	f8a7 312e 	strh.w	r3, [r7, #302]	; 0x12e
 800b1f0:	f8b7 312e 	ldrh.w	r3, [r7, #302]	; 0x12e
 800b1f4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800b1f8:	d3e5      	bcc.n	800b1c6 <MAP_makeContourMap_kai2+0x3e>
	/*  */
//	std::queue<stPOSITION> q;
//	QueryPerformanceCounter(&start);

	/* 0 */
	setStep(uc_goalX, uc_goalY, 0);
 800b1fa:	1dfb      	adds	r3, r7, #7
 800b1fc:	f993 0000 	ldrsb.w	r0, [r3]
 800b200:	1dbb      	adds	r3, r7, #6
 800b202:	f993 3000 	ldrsb.w	r3, [r3]
 800b206:	2200      	movs	r2, #0
 800b208:	4619      	mov	r1, r3
 800b20a:	f7ff ff8f 	bl	800b12c <setStep>
	st_pos.x = uc_goalX;
 800b20e:	1dfb      	adds	r3, r7, #7
 800b210:	781b      	ldrb	r3, [r3, #0]
 800b212:	f887 311c 	strb.w	r3, [r7, #284]	; 0x11c
	st_pos.y = uc_goalY;
 800b216:	1dbb      	adds	r3, r7, #6
 800b218:	781b      	ldrb	r3, [r3, #0]
 800b21a:	f887 311d 	strb.w	r3, [r7, #285]	; 0x11d
	st_pos.step = 0;
 800b21e:	2300      	movs	r3, #0
 800b220:	f8a7 311e 	strh.w	r3, [r7, #286]	; 0x11e

	enqueue(pQueue,st_pos);
 800b224:	f8d7 111c 	ldr.w	r1, [r7, #284]	; 0x11c
 800b228:	f8d7 0128 	ldr.w	r0, [r7, #296]	; 0x128
 800b22c:	f7f7 ff54 	bl	80030d8 <enqueue>

	/*  */
	while (pQueue->flag != EMPTY) {
 800b230:	e13b      	b.n	800b4aa <MAP_makeContourMap_kai2+0x322>
		const stPOSITION focus = dequeue(pQueue);
 800b232:	f8d7 0128 	ldr.w	r0, [r7, #296]	; 0x128
 800b236:	f7f7 ff8b 	bl	8003150 <dequeue>
 800b23a:	4602      	mov	r2, r0
 800b23c:	f107 030c 	add.w	r3, r7, #12
 800b240:	601a      	str	r2, [r3, #0]
//		q.pop();
		const uint16_t focus_step = focus.step;
 800b242:	f107 030c 	add.w	r3, r7, #12
 800b246:	885b      	ldrh	r3, [r3, #2]
 800b248:	f8a7 3126 	strh.w	r3, [r7, #294]	; 0x126
		x = focus.x;
 800b24c:	f107 030c 	add.w	r3, r7, #12
 800b250:	781b      	ldrb	r3, [r3, #0]
 800b252:	f8a7 3124 	strh.w	r3, [r7, #292]	; 0x124
		y = focus.y;
 800b256:	f107 030c 	add.w	r3, r7, #12
 800b25a:	785b      	ldrb	r3, [r3, #1]
 800b25c:	f8a7 3122 	strh.w	r3, [r7, #290]	; 0x122
		stPOSITION next = focus;
 800b260:	f107 0308 	add.w	r3, r7, #8
 800b264:	f107 020c 	add.w	r2, r7, #12
 800b268:	6812      	ldr	r2, [r2, #0]
 800b26a:	601a      	str	r2, [r3, #0]
		uc_wallData = g_sysMap[y][x];
 800b26c:	f8b7 2122 	ldrh.w	r2, [r7, #290]	; 0x122
 800b270:	f8b7 3124 	ldrh.w	r3, [r7, #292]	; 0x124
 800b274:	4994      	ldr	r1, [pc, #592]	; (800b4c8 <MAP_makeContourMap_kai2+0x340>)
 800b276:	0152      	lsls	r2, r2, #5
 800b278:	440a      	add	r2, r1
 800b27a:	4413      	add	r3, r2
 800b27c:	781b      	ldrb	r3, [r3, #0]
 800b27e:	f887 3121 	strb.w	r3, [r7, #289]	; 0x121

		if (((uc_wallData & 0x01) == 0x00) && (y != (MAP_Y_SIZE - 1))) {
 800b282:	f897 3121 	ldrb.w	r3, [r7, #289]	; 0x121
 800b286:	f003 0301 	and.w	r3, r3, #1
 800b28a:	2b00      	cmp	r3, #0
 800b28c:	d13e      	bne.n	800b30c <MAP_makeContourMap_kai2+0x184>
 800b28e:	f8b7 3122 	ldrh.w	r3, [r7, #290]	; 0x122
 800b292:	2b1f      	cmp	r3, #31
 800b294:	d03a      	beq.n	800b30c <MAP_makeContourMap_kai2+0x184>
			if (us_cmap[y + 1][x] > focus_step + 1) {
 800b296:	f8b7 3122 	ldrh.w	r3, [r7, #290]	; 0x122
 800b29a:	1c5a      	adds	r2, r3, #1
 800b29c:	f8b7 3124 	ldrh.w	r3, [r7, #292]	; 0x124
 800b2a0:	4988      	ldr	r1, [pc, #544]	; (800b4c4 <MAP_makeContourMap_kai2+0x33c>)
 800b2a2:	0152      	lsls	r2, r2, #5
 800b2a4:	4413      	add	r3, r2
 800b2a6:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 800b2aa:	461a      	mov	r2, r3
 800b2ac:	f8b7 3126 	ldrh.w	r3, [r7, #294]	; 0x126
 800b2b0:	3301      	adds	r3, #1
 800b2b2:	429a      	cmp	r2, r3
 800b2b4:	dd2a      	ble.n	800b30c <MAP_makeContourMap_kai2+0x184>
				next.step = focus_step + 1;
 800b2b6:	f8b7 3126 	ldrh.w	r3, [r7, #294]	; 0x126
 800b2ba:	3301      	adds	r3, #1
 800b2bc:	b29a      	uxth	r2, r3
 800b2be:	f107 0308 	add.w	r3, r7, #8
 800b2c2:	805a      	strh	r2, [r3, #2]
				us_cmap[y + 1][x] = focus_step + 1;
 800b2c4:	f8b7 3122 	ldrh.w	r3, [r7, #290]	; 0x122
 800b2c8:	1c5a      	adds	r2, r3, #1
 800b2ca:	f8b7 3124 	ldrh.w	r3, [r7, #292]	; 0x124
 800b2ce:	f8b7 1126 	ldrh.w	r1, [r7, #294]	; 0x126
 800b2d2:	3101      	adds	r1, #1
 800b2d4:	b288      	uxth	r0, r1
 800b2d6:	497b      	ldr	r1, [pc, #492]	; (800b4c4 <MAP_makeContourMap_kai2+0x33c>)
 800b2d8:	0152      	lsls	r2, r2, #5
 800b2da:	4413      	add	r3, r2
 800b2dc:	4602      	mov	r2, r0
 800b2de:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
				next.x = x;
 800b2e2:	f8b7 3124 	ldrh.w	r3, [r7, #292]	; 0x124
 800b2e6:	b2da      	uxtb	r2, r3
 800b2e8:	f107 0308 	add.w	r3, r7, #8
 800b2ec:	701a      	strb	r2, [r3, #0]
				next.y = y + 1;
 800b2ee:	f8b7 3122 	ldrh.w	r3, [r7, #290]	; 0x122
 800b2f2:	b2db      	uxtb	r3, r3
 800b2f4:	3301      	adds	r3, #1
 800b2f6:	b2da      	uxtb	r2, r3
 800b2f8:	f107 0308 	add.w	r3, r7, #8
 800b2fc:	705a      	strb	r2, [r3, #1]
				enqueue(pQueue,next);
 800b2fe:	f107 0308 	add.w	r3, r7, #8
 800b302:	6819      	ldr	r1, [r3, #0]
 800b304:	f8d7 0128 	ldr.w	r0, [r7, #296]	; 0x128
 800b308:	f7f7 fee6 	bl	80030d8 <enqueue>
			}
		}
		if (((uc_wallData & 0x02) == 0x00) && (x != (MAP_X_SIZE - 1))) {
 800b30c:	f897 3121 	ldrb.w	r3, [r7, #289]	; 0x121
 800b310:	f003 0302 	and.w	r3, r3, #2
 800b314:	2b00      	cmp	r3, #0
 800b316:	d13e      	bne.n	800b396 <MAP_makeContourMap_kai2+0x20e>
 800b318:	f8b7 3124 	ldrh.w	r3, [r7, #292]	; 0x124
 800b31c:	2b1f      	cmp	r3, #31
 800b31e:	d03a      	beq.n	800b396 <MAP_makeContourMap_kai2+0x20e>
			if (us_cmap[y][x + 1] > focus_step + 1) {
 800b320:	f8b7 2122 	ldrh.w	r2, [r7, #290]	; 0x122
 800b324:	f8b7 3124 	ldrh.w	r3, [r7, #292]	; 0x124
 800b328:	3301      	adds	r3, #1
 800b32a:	4966      	ldr	r1, [pc, #408]	; (800b4c4 <MAP_makeContourMap_kai2+0x33c>)
 800b32c:	0152      	lsls	r2, r2, #5
 800b32e:	4413      	add	r3, r2
 800b330:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 800b334:	461a      	mov	r2, r3
 800b336:	f8b7 3126 	ldrh.w	r3, [r7, #294]	; 0x126
 800b33a:	3301      	adds	r3, #1
 800b33c:	429a      	cmp	r2, r3
 800b33e:	dd2a      	ble.n	800b396 <MAP_makeContourMap_kai2+0x20e>
				next.step = focus_step + 1;
 800b340:	f8b7 3126 	ldrh.w	r3, [r7, #294]	; 0x126
 800b344:	3301      	adds	r3, #1
 800b346:	b29a      	uxth	r2, r3
 800b348:	f107 0308 	add.w	r3, r7, #8
 800b34c:	805a      	strh	r2, [r3, #2]
				us_cmap[y][x + 1] = focus_step + 1;
 800b34e:	f8b7 2122 	ldrh.w	r2, [r7, #290]	; 0x122
 800b352:	f8b7 3124 	ldrh.w	r3, [r7, #292]	; 0x124
 800b356:	3301      	adds	r3, #1
 800b358:	f8b7 1126 	ldrh.w	r1, [r7, #294]	; 0x126
 800b35c:	3101      	adds	r1, #1
 800b35e:	b288      	uxth	r0, r1
 800b360:	4958      	ldr	r1, [pc, #352]	; (800b4c4 <MAP_makeContourMap_kai2+0x33c>)
 800b362:	0152      	lsls	r2, r2, #5
 800b364:	4413      	add	r3, r2
 800b366:	4602      	mov	r2, r0
 800b368:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
				next.x = x + 1;
 800b36c:	f8b7 3124 	ldrh.w	r3, [r7, #292]	; 0x124
 800b370:	b2db      	uxtb	r3, r3
 800b372:	3301      	adds	r3, #1
 800b374:	b2da      	uxtb	r2, r3
 800b376:	f107 0308 	add.w	r3, r7, #8
 800b37a:	701a      	strb	r2, [r3, #0]
				next.y = y;
 800b37c:	f8b7 3122 	ldrh.w	r3, [r7, #290]	; 0x122
 800b380:	b2da      	uxtb	r2, r3
 800b382:	f107 0308 	add.w	r3, r7, #8
 800b386:	705a      	strb	r2, [r3, #1]
				enqueue(pQueue, next);
 800b388:	f107 0308 	add.w	r3, r7, #8
 800b38c:	6819      	ldr	r1, [r3, #0]
 800b38e:	f8d7 0128 	ldr.w	r0, [r7, #296]	; 0x128
 800b392:	f7f7 fea1 	bl	80030d8 <enqueue>
			}
		}
		if (((uc_wallData & 0x04) == 0x00) && (y != 0)) {
 800b396:	f897 3121 	ldrb.w	r3, [r7, #289]	; 0x121
 800b39a:	f003 0304 	and.w	r3, r3, #4
 800b39e:	2b00      	cmp	r3, #0
 800b3a0:	d13e      	bne.n	800b420 <MAP_makeContourMap_kai2+0x298>
 800b3a2:	f8b7 3122 	ldrh.w	r3, [r7, #290]	; 0x122
 800b3a6:	2b00      	cmp	r3, #0
 800b3a8:	d03a      	beq.n	800b420 <MAP_makeContourMap_kai2+0x298>
			if (us_cmap[y - 1][x] > focus_step + 1) {
 800b3aa:	f8b7 3122 	ldrh.w	r3, [r7, #290]	; 0x122
 800b3ae:	1e5a      	subs	r2, r3, #1
 800b3b0:	f8b7 3124 	ldrh.w	r3, [r7, #292]	; 0x124
 800b3b4:	4943      	ldr	r1, [pc, #268]	; (800b4c4 <MAP_makeContourMap_kai2+0x33c>)
 800b3b6:	0152      	lsls	r2, r2, #5
 800b3b8:	4413      	add	r3, r2
 800b3ba:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 800b3be:	461a      	mov	r2, r3
 800b3c0:	f8b7 3126 	ldrh.w	r3, [r7, #294]	; 0x126
 800b3c4:	3301      	adds	r3, #1
 800b3c6:	429a      	cmp	r2, r3
 800b3c8:	dd2a      	ble.n	800b420 <MAP_makeContourMap_kai2+0x298>
				next.step = focus_step + 1;
 800b3ca:	f8b7 3126 	ldrh.w	r3, [r7, #294]	; 0x126
 800b3ce:	3301      	adds	r3, #1
 800b3d0:	b29a      	uxth	r2, r3
 800b3d2:	f107 0308 	add.w	r3, r7, #8
 800b3d6:	805a      	strh	r2, [r3, #2]
				us_cmap[y - 1][x] = focus_step + 1;
 800b3d8:	f8b7 3122 	ldrh.w	r3, [r7, #290]	; 0x122
 800b3dc:	1e5a      	subs	r2, r3, #1
 800b3de:	f8b7 3124 	ldrh.w	r3, [r7, #292]	; 0x124
 800b3e2:	f8b7 1126 	ldrh.w	r1, [r7, #294]	; 0x126
 800b3e6:	3101      	adds	r1, #1
 800b3e8:	b288      	uxth	r0, r1
 800b3ea:	4936      	ldr	r1, [pc, #216]	; (800b4c4 <MAP_makeContourMap_kai2+0x33c>)
 800b3ec:	0152      	lsls	r2, r2, #5
 800b3ee:	4413      	add	r3, r2
 800b3f0:	4602      	mov	r2, r0
 800b3f2:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
				next.x = x;
 800b3f6:	f8b7 3124 	ldrh.w	r3, [r7, #292]	; 0x124
 800b3fa:	b2da      	uxtb	r2, r3
 800b3fc:	f107 0308 	add.w	r3, r7, #8
 800b400:	701a      	strb	r2, [r3, #0]
				next.y = y - 1;
 800b402:	f8b7 3122 	ldrh.w	r3, [r7, #290]	; 0x122
 800b406:	b2db      	uxtb	r3, r3
 800b408:	3b01      	subs	r3, #1
 800b40a:	b2da      	uxtb	r2, r3
 800b40c:	f107 0308 	add.w	r3, r7, #8
 800b410:	705a      	strb	r2, [r3, #1]
				enqueue(pQueue, next);
 800b412:	f107 0308 	add.w	r3, r7, #8
 800b416:	6819      	ldr	r1, [r3, #0]
 800b418:	f8d7 0128 	ldr.w	r0, [r7, #296]	; 0x128
 800b41c:	f7f7 fe5c 	bl	80030d8 <enqueue>
			}
		}
		if (((uc_wallData & 0x08) == 0x00) && (x != 0)) {
 800b420:	f897 3121 	ldrb.w	r3, [r7, #289]	; 0x121
 800b424:	f003 0308 	and.w	r3, r3, #8
 800b428:	2b00      	cmp	r3, #0
 800b42a:	d13e      	bne.n	800b4aa <MAP_makeContourMap_kai2+0x322>
 800b42c:	f8b7 3124 	ldrh.w	r3, [r7, #292]	; 0x124
 800b430:	2b00      	cmp	r3, #0
 800b432:	d03a      	beq.n	800b4aa <MAP_makeContourMap_kai2+0x322>
			if (us_cmap[y][x - 1] > focus_step + 1) {
 800b434:	f8b7 2122 	ldrh.w	r2, [r7, #290]	; 0x122
 800b438:	f8b7 3124 	ldrh.w	r3, [r7, #292]	; 0x124
 800b43c:	3b01      	subs	r3, #1
 800b43e:	4921      	ldr	r1, [pc, #132]	; (800b4c4 <MAP_makeContourMap_kai2+0x33c>)
 800b440:	0152      	lsls	r2, r2, #5
 800b442:	4413      	add	r3, r2
 800b444:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 800b448:	461a      	mov	r2, r3
 800b44a:	f8b7 3126 	ldrh.w	r3, [r7, #294]	; 0x126
 800b44e:	3301      	adds	r3, #1
 800b450:	429a      	cmp	r2, r3
 800b452:	dd2a      	ble.n	800b4aa <MAP_makeContourMap_kai2+0x322>
				next.step = focus_step + 1;
 800b454:	f8b7 3126 	ldrh.w	r3, [r7, #294]	; 0x126
 800b458:	3301      	adds	r3, #1
 800b45a:	b29a      	uxth	r2, r3
 800b45c:	f107 0308 	add.w	r3, r7, #8
 800b460:	805a      	strh	r2, [r3, #2]
				us_cmap[y][x - 1] = focus_step + 1;
 800b462:	f8b7 2122 	ldrh.w	r2, [r7, #290]	; 0x122
 800b466:	f8b7 3124 	ldrh.w	r3, [r7, #292]	; 0x124
 800b46a:	3b01      	subs	r3, #1
 800b46c:	f8b7 1126 	ldrh.w	r1, [r7, #294]	; 0x126
 800b470:	3101      	adds	r1, #1
 800b472:	b288      	uxth	r0, r1
 800b474:	4913      	ldr	r1, [pc, #76]	; (800b4c4 <MAP_makeContourMap_kai2+0x33c>)
 800b476:	0152      	lsls	r2, r2, #5
 800b478:	4413      	add	r3, r2
 800b47a:	4602      	mov	r2, r0
 800b47c:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
				next.x = x - 1;
 800b480:	f8b7 3124 	ldrh.w	r3, [r7, #292]	; 0x124
 800b484:	b2db      	uxtb	r3, r3
 800b486:	3b01      	subs	r3, #1
 800b488:	b2da      	uxtb	r2, r3
 800b48a:	f107 0308 	add.w	r3, r7, #8
 800b48e:	701a      	strb	r2, [r3, #0]
				next.y = y;
 800b490:	f8b7 3122 	ldrh.w	r3, [r7, #290]	; 0x122
 800b494:	b2da      	uxtb	r2, r3
 800b496:	f107 0308 	add.w	r3, r7, #8
 800b49a:	705a      	strb	r2, [r3, #1]
				enqueue(pQueue, next);
 800b49c:	f107 0308 	add.w	r3, r7, #8
 800b4a0:	6819      	ldr	r1, [r3, #0]
 800b4a2:	f8d7 0128 	ldr.w	r0, [r7, #296]	; 0x128
 800b4a6:	f7f7 fe17 	bl	80030d8 <enqueue>
	while (pQueue->flag != EMPTY) {
 800b4aa:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 800b4ae:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
 800b4b2:	2b00      	cmp	r3, #0
 800b4b4:	f47f aebd 	bne.w	800b232 <MAP_makeContourMap_kai2+0xaa>
			}
		}

	}

}
 800b4b8:	bf00      	nop
 800b4ba:	f507 779a 	add.w	r7, r7, #308	; 0x134
 800b4be:	46bd      	mov	sp, r7
 800b4c0:	bd90      	pop	{r4, r7, pc}
 800b4c2:	bf00      	nop
 800b4c4:	20000700 	.word	0x20000700
 800b4c8:	200002dc 	.word	0x200002dc

0800b4cc <MAP_calcMouseDir>:
}

void MAP_calcMouseDir( 
	enMAP_SEARCH_TYPE	en_calcType,	///< [in] vZ@
	enMAP_HEAD_DIR* 	p_head			///< [out] isilj
){
 800b4cc:	b480      	push	{r7}
 800b4ce:	b085      	sub	sp, #20
 800b4d0:	af00      	add	r7, sp, #0
 800b4d2:	4603      	mov	r3, r0
 800b4d4:	6039      	str	r1, [r7, #0]
 800b4d6:	71fb      	strb	r3, [r7, #7]
	uint16_t		us_new;
	enMAP_HEAD_DIR	en_tmpHead;

	/* vZ */
	// MAP@
	if( CONTOUR_SYSTEM == en_calcType ){
 800b4d8:	79fb      	ldrb	r3, [r7, #7]
 800b4da:	2b00      	cmp	r3, #0
 800b4dc:	f040 80ee 	bne.w	800b6bc <MAP_calcMouseDir+0x1f0>
		// 4InZoB
		// AAIB
		// @T,i AT, BT,i CT,
		uc_wall = g_sysMap[my][mx];
 800b4e0:	4b7b      	ldr	r3, [pc, #492]	; (800b6d0 <MAP_calcMouseDir+0x204>)
 800b4e2:	781b      	ldrb	r3, [r3, #0]
 800b4e4:	4618      	mov	r0, r3
 800b4e6:	4b7b      	ldr	r3, [pc, #492]	; (800b6d4 <MAP_calcMouseDir+0x208>)
 800b4e8:	781b      	ldrb	r3, [r3, #0]
 800b4ea:	4619      	mov	r1, r3
 800b4ec:	4a7a      	ldr	r2, [pc, #488]	; (800b6d8 <MAP_calcMouseDir+0x20c>)
 800b4ee:	0143      	lsls	r3, r0, #5
 800b4f0:	4413      	add	r3, r2
 800b4f2:	440b      	add	r3, r1
 800b4f4:	781b      	ldrb	r3, [r3, #0]
 800b4f6:	72bb      	strb	r3, [r7, #10]
		us_base = MAP_SMAP_MAX_PRI_VAL;					// 16[]~16[]~4[]
 800b4f8:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800b4fc:	81fb      	strh	r3, [r7, #14]

		/* 4r */
		//	kmF
		if ( ( uc_wall & 1 ) == 0 ){
 800b4fe:	7abb      	ldrb	r3, [r7, #10]
 800b500:	f003 0301 	and.w	r3, r3, #1
 800b504:	2b00      	cmp	r3, #0
 800b506:	d12f      	bne.n	800b568 <MAP_calcMouseDir+0x9c>
			us_new = us_cmap[my+1][mx] * 4 + 4;
 800b508:	4b71      	ldr	r3, [pc, #452]	; (800b6d0 <MAP_calcMouseDir+0x204>)
 800b50a:	781b      	ldrb	r3, [r3, #0]
 800b50c:	3301      	adds	r3, #1
 800b50e:	4a71      	ldr	r2, [pc, #452]	; (800b6d4 <MAP_calcMouseDir+0x208>)
 800b510:	7812      	ldrb	r2, [r2, #0]
 800b512:	4611      	mov	r1, r2
 800b514:	4a71      	ldr	r2, [pc, #452]	; (800b6dc <MAP_calcMouseDir+0x210>)
 800b516:	015b      	lsls	r3, r3, #5
 800b518:	440b      	add	r3, r1
 800b51a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800b51e:	3301      	adds	r3, #1
 800b520:	b29b      	uxth	r3, r3
 800b522:	009b      	lsls	r3, r3, #2
 800b524:	81bb      	strh	r3, [r7, #12]
			if ( ( g_sysMap[my+1][mx] & 0xf0 ) != 0xf0 ) us_new = us_new - 2;
 800b526:	4b6a      	ldr	r3, [pc, #424]	; (800b6d0 <MAP_calcMouseDir+0x204>)
 800b528:	781b      	ldrb	r3, [r3, #0]
 800b52a:	3301      	adds	r3, #1
 800b52c:	4a69      	ldr	r2, [pc, #420]	; (800b6d4 <MAP_calcMouseDir+0x208>)
 800b52e:	7812      	ldrb	r2, [r2, #0]
 800b530:	4611      	mov	r1, r2
 800b532:	4a69      	ldr	r2, [pc, #420]	; (800b6d8 <MAP_calcMouseDir+0x20c>)
 800b534:	015b      	lsls	r3, r3, #5
 800b536:	4413      	add	r3, r2
 800b538:	440b      	add	r3, r1
 800b53a:	781b      	ldrb	r3, [r3, #0]
 800b53c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800b540:	2bf0      	cmp	r3, #240	; 0xf0
 800b542:	d002      	beq.n	800b54a <MAP_calcMouseDir+0x7e>
 800b544:	89bb      	ldrh	r3, [r7, #12]
 800b546:	3b02      	subs	r3, #2
 800b548:	81bb      	strh	r3, [r7, #12]
			if ( en_Head == NORTH ) us_new = us_new - 1;
 800b54a:	4b65      	ldr	r3, [pc, #404]	; (800b6e0 <MAP_calcMouseDir+0x214>)
 800b54c:	781b      	ldrb	r3, [r3, #0]
 800b54e:	2b00      	cmp	r3, #0
 800b550:	d102      	bne.n	800b558 <MAP_calcMouseDir+0x8c>
 800b552:	89bb      	ldrh	r3, [r7, #12]
 800b554:	3b01      	subs	r3, #1
 800b556:	81bb      	strh	r3, [r7, #12]
			if ( us_new < us_base ){
 800b558:	89ba      	ldrh	r2, [r7, #12]
 800b55a:	89fb      	ldrh	r3, [r7, #14]
 800b55c:	429a      	cmp	r2, r3
 800b55e:	d203      	bcs.n	800b568 <MAP_calcMouseDir+0x9c>
				us_base = us_new;
 800b560:	89bb      	ldrh	r3, [r7, #12]
 800b562:	81fb      	strh	r3, [r7, #14]
				en_tmpHead = NORTH;
 800b564:	2300      	movs	r3, #0
 800b566:	72fb      	strb	r3, [r7, #11]
			}
		}
		//	mF
		if ( ( uc_wall & 2 ) == 0 ){
 800b568:	7abb      	ldrb	r3, [r7, #10]
 800b56a:	f003 0302 	and.w	r3, r3, #2
 800b56e:	2b00      	cmp	r3, #0
 800b570:	d12f      	bne.n	800b5d2 <MAP_calcMouseDir+0x106>
			us_new = us_cmap[my][mx+1] * 4 + 4;
 800b572:	4b57      	ldr	r3, [pc, #348]	; (800b6d0 <MAP_calcMouseDir+0x204>)
 800b574:	781b      	ldrb	r3, [r3, #0]
 800b576:	461a      	mov	r2, r3
 800b578:	4b56      	ldr	r3, [pc, #344]	; (800b6d4 <MAP_calcMouseDir+0x208>)
 800b57a:	781b      	ldrb	r3, [r3, #0]
 800b57c:	3301      	adds	r3, #1
 800b57e:	4957      	ldr	r1, [pc, #348]	; (800b6dc <MAP_calcMouseDir+0x210>)
 800b580:	0152      	lsls	r2, r2, #5
 800b582:	4413      	add	r3, r2
 800b584:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 800b588:	3301      	adds	r3, #1
 800b58a:	b29b      	uxth	r3, r3
 800b58c:	009b      	lsls	r3, r3, #2
 800b58e:	81bb      	strh	r3, [r7, #12]
			if ( ( g_sysMap[my][mx+1] & 0xf0 ) != 0xf0 ) us_new = us_new - 2;
 800b590:	4b4f      	ldr	r3, [pc, #316]	; (800b6d0 <MAP_calcMouseDir+0x204>)
 800b592:	781b      	ldrb	r3, [r3, #0]
 800b594:	461a      	mov	r2, r3
 800b596:	4b4f      	ldr	r3, [pc, #316]	; (800b6d4 <MAP_calcMouseDir+0x208>)
 800b598:	781b      	ldrb	r3, [r3, #0]
 800b59a:	3301      	adds	r3, #1
 800b59c:	494e      	ldr	r1, [pc, #312]	; (800b6d8 <MAP_calcMouseDir+0x20c>)
 800b59e:	0152      	lsls	r2, r2, #5
 800b5a0:	440a      	add	r2, r1
 800b5a2:	4413      	add	r3, r2
 800b5a4:	781b      	ldrb	r3, [r3, #0]
 800b5a6:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800b5aa:	2bf0      	cmp	r3, #240	; 0xf0
 800b5ac:	d002      	beq.n	800b5b4 <MAP_calcMouseDir+0xe8>
 800b5ae:	89bb      	ldrh	r3, [r7, #12]
 800b5b0:	3b02      	subs	r3, #2
 800b5b2:	81bb      	strh	r3, [r7, #12]
			if ( en_Head == EAST) us_new = us_new - 1;
 800b5b4:	4b4a      	ldr	r3, [pc, #296]	; (800b6e0 <MAP_calcMouseDir+0x214>)
 800b5b6:	781b      	ldrb	r3, [r3, #0]
 800b5b8:	2b01      	cmp	r3, #1
 800b5ba:	d102      	bne.n	800b5c2 <MAP_calcMouseDir+0xf6>
 800b5bc:	89bb      	ldrh	r3, [r7, #12]
 800b5be:	3b01      	subs	r3, #1
 800b5c0:	81bb      	strh	r3, [r7, #12]
			if ( us_new < us_base ){
 800b5c2:	89ba      	ldrh	r2, [r7, #12]
 800b5c4:	89fb      	ldrh	r3, [r7, #14]
 800b5c6:	429a      	cmp	r2, r3
 800b5c8:	d203      	bcs.n	800b5d2 <MAP_calcMouseDir+0x106>
				us_base = us_new;
 800b5ca:	89bb      	ldrh	r3, [r7, #12]
 800b5cc:	81fb      	strh	r3, [r7, #14]
				en_tmpHead = EAST;
 800b5ce:	2301      	movs	r3, #1
 800b5d0:	72fb      	strb	r3, [r7, #11]
			}
		}
		//	mF
		if ( ( uc_wall & 4 ) == 0 ){
 800b5d2:	7abb      	ldrb	r3, [r7, #10]
 800b5d4:	f003 0304 	and.w	r3, r3, #4
 800b5d8:	2b00      	cmp	r3, #0
 800b5da:	d12f      	bne.n	800b63c <MAP_calcMouseDir+0x170>
			us_new = us_cmap[my-1][mx] * 4 + 4;
 800b5dc:	4b3c      	ldr	r3, [pc, #240]	; (800b6d0 <MAP_calcMouseDir+0x204>)
 800b5de:	781b      	ldrb	r3, [r3, #0]
 800b5e0:	3b01      	subs	r3, #1
 800b5e2:	4a3c      	ldr	r2, [pc, #240]	; (800b6d4 <MAP_calcMouseDir+0x208>)
 800b5e4:	7812      	ldrb	r2, [r2, #0]
 800b5e6:	4611      	mov	r1, r2
 800b5e8:	4a3c      	ldr	r2, [pc, #240]	; (800b6dc <MAP_calcMouseDir+0x210>)
 800b5ea:	015b      	lsls	r3, r3, #5
 800b5ec:	440b      	add	r3, r1
 800b5ee:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800b5f2:	3301      	adds	r3, #1
 800b5f4:	b29b      	uxth	r3, r3
 800b5f6:	009b      	lsls	r3, r3, #2
 800b5f8:	81bb      	strh	r3, [r7, #12]
			if ( ( g_sysMap[my-1][mx] & 0xf0 ) != 0xf0) us_new = us_new - 2;
 800b5fa:	4b35      	ldr	r3, [pc, #212]	; (800b6d0 <MAP_calcMouseDir+0x204>)
 800b5fc:	781b      	ldrb	r3, [r3, #0]
 800b5fe:	3b01      	subs	r3, #1
 800b600:	4a34      	ldr	r2, [pc, #208]	; (800b6d4 <MAP_calcMouseDir+0x208>)
 800b602:	7812      	ldrb	r2, [r2, #0]
 800b604:	4611      	mov	r1, r2
 800b606:	4a34      	ldr	r2, [pc, #208]	; (800b6d8 <MAP_calcMouseDir+0x20c>)
 800b608:	015b      	lsls	r3, r3, #5
 800b60a:	4413      	add	r3, r2
 800b60c:	440b      	add	r3, r1
 800b60e:	781b      	ldrb	r3, [r3, #0]
 800b610:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800b614:	2bf0      	cmp	r3, #240	; 0xf0
 800b616:	d002      	beq.n	800b61e <MAP_calcMouseDir+0x152>
 800b618:	89bb      	ldrh	r3, [r7, #12]
 800b61a:	3b02      	subs	r3, #2
 800b61c:	81bb      	strh	r3, [r7, #12]
			if ( en_Head == SOUTH ) us_new = us_new - 1;
 800b61e:	4b30      	ldr	r3, [pc, #192]	; (800b6e0 <MAP_calcMouseDir+0x214>)
 800b620:	781b      	ldrb	r3, [r3, #0]
 800b622:	2b02      	cmp	r3, #2
 800b624:	d102      	bne.n	800b62c <MAP_calcMouseDir+0x160>
 800b626:	89bb      	ldrh	r3, [r7, #12]
 800b628:	3b01      	subs	r3, #1
 800b62a:	81bb      	strh	r3, [r7, #12]
			if ( us_new < us_base ){
 800b62c:	89ba      	ldrh	r2, [r7, #12]
 800b62e:	89fb      	ldrh	r3, [r7, #14]
 800b630:	429a      	cmp	r2, r3
 800b632:	d203      	bcs.n	800b63c <MAP_calcMouseDir+0x170>
				us_base = us_new;
 800b634:	89bb      	ldrh	r3, [r7, #12]
 800b636:	81fb      	strh	r3, [r7, #14]
				en_tmpHead = SOUTH;
 800b638:	2302      	movs	r3, #2
 800b63a:	72fb      	strb	r3, [r7, #11]
			}
		}
		//	mF
		if ( ( uc_wall & 8 ) == 0 ){
 800b63c:	7abb      	ldrb	r3, [r7, #10]
 800b63e:	f003 0308 	and.w	r3, r3, #8
 800b642:	2b00      	cmp	r3, #0
 800b644:	d12f      	bne.n	800b6a6 <MAP_calcMouseDir+0x1da>
			us_new = us_cmap[my][mx-1] * 4 + 4;
 800b646:	4b22      	ldr	r3, [pc, #136]	; (800b6d0 <MAP_calcMouseDir+0x204>)
 800b648:	781b      	ldrb	r3, [r3, #0]
 800b64a:	461a      	mov	r2, r3
 800b64c:	4b21      	ldr	r3, [pc, #132]	; (800b6d4 <MAP_calcMouseDir+0x208>)
 800b64e:	781b      	ldrb	r3, [r3, #0]
 800b650:	3b01      	subs	r3, #1
 800b652:	4922      	ldr	r1, [pc, #136]	; (800b6dc <MAP_calcMouseDir+0x210>)
 800b654:	0152      	lsls	r2, r2, #5
 800b656:	4413      	add	r3, r2
 800b658:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 800b65c:	3301      	adds	r3, #1
 800b65e:	b29b      	uxth	r3, r3
 800b660:	009b      	lsls	r3, r3, #2
 800b662:	81bb      	strh	r3, [r7, #12]
			if ( ( g_sysMap[my][mx-1] & 0xf0 ) != 0xf0 ) us_new = us_new - 2;
 800b664:	4b1a      	ldr	r3, [pc, #104]	; (800b6d0 <MAP_calcMouseDir+0x204>)
 800b666:	781b      	ldrb	r3, [r3, #0]
 800b668:	461a      	mov	r2, r3
 800b66a:	4b1a      	ldr	r3, [pc, #104]	; (800b6d4 <MAP_calcMouseDir+0x208>)
 800b66c:	781b      	ldrb	r3, [r3, #0]
 800b66e:	3b01      	subs	r3, #1
 800b670:	4919      	ldr	r1, [pc, #100]	; (800b6d8 <MAP_calcMouseDir+0x20c>)
 800b672:	0152      	lsls	r2, r2, #5
 800b674:	440a      	add	r2, r1
 800b676:	4413      	add	r3, r2
 800b678:	781b      	ldrb	r3, [r3, #0]
 800b67a:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800b67e:	2bf0      	cmp	r3, #240	; 0xf0
 800b680:	d002      	beq.n	800b688 <MAP_calcMouseDir+0x1bc>
 800b682:	89bb      	ldrh	r3, [r7, #12]
 800b684:	3b02      	subs	r3, #2
 800b686:	81bb      	strh	r3, [r7, #12]
			if ( en_Head == WEST ) us_new = us_new - 1;
 800b688:	4b15      	ldr	r3, [pc, #84]	; (800b6e0 <MAP_calcMouseDir+0x214>)
 800b68a:	781b      	ldrb	r3, [r3, #0]
 800b68c:	2b03      	cmp	r3, #3
 800b68e:	d102      	bne.n	800b696 <MAP_calcMouseDir+0x1ca>
 800b690:	89bb      	ldrh	r3, [r7, #12]
 800b692:	3b01      	subs	r3, #1
 800b694:	81bb      	strh	r3, [r7, #12]
			if ( us_new < us_base ){
 800b696:	89ba      	ldrh	r2, [r7, #12]
 800b698:	89fb      	ldrh	r3, [r7, #14]
 800b69a:	429a      	cmp	r2, r3
 800b69c:	d203      	bcs.n	800b6a6 <MAP_calcMouseDir+0x1da>
				us_base = us_new;
 800b69e:	89bb      	ldrh	r3, [r7, #12]
 800b6a0:	81fb      	strh	r3, [r7, #14]
				en_tmpHead = WEST;
 800b6a2:	2303      	movs	r3, #3
 800b6a4:	72fb      	strb	r3, [r7, #11]
			}
		}
		
		*p_head = (enMAP_HEAD_DIR)( (en_tmpHead - en_Head) & 3 );		// 
 800b6a6:	4b0e      	ldr	r3, [pc, #56]	; (800b6e0 <MAP_calcMouseDir+0x214>)
 800b6a8:	781b      	ldrb	r3, [r3, #0]
 800b6aa:	7afa      	ldrb	r2, [r7, #11]
 800b6ac:	1ad3      	subs	r3, r2, r3
 800b6ae:	b2db      	uxtb	r3, r3
 800b6b0:	f003 0303 	and.w	r3, r3, #3
 800b6b4:	b2da      	uxtb	r2, r3
 800b6b6:	683b      	ldr	r3, [r7, #0]
 800b6b8:	701a      	strb	r2, [r3, #0]
	// @w
	else{
		*p_head = (enMAP_HEAD_DIR)0;
	}

}
 800b6ba:	e002      	b.n	800b6c2 <MAP_calcMouseDir+0x1f6>
		*p_head = (enMAP_HEAD_DIR)0;
 800b6bc:	683b      	ldr	r3, [r7, #0]
 800b6be:	2200      	movs	r2, #0
 800b6c0:	701a      	strb	r2, [r3, #0]
}
 800b6c2:	bf00      	nop
 800b6c4:	3714      	adds	r7, #20
 800b6c6:	46bd      	mov	sp, r7
 800b6c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b6cc:	4770      	bx	lr
 800b6ce:	bf00      	nop
 800b6d0:	20005531 	.word	0x20005531
 800b6d4:	2000553b 	.word	0x2000553b
 800b6d8:	200002dc 	.word	0x200002dc
 800b6dc:	20000700 	.word	0x20000700
 800b6e0:	20005538 	.word	0x20005538

0800b6e4 <MAP_refMousePos>:

void MAP_refMousePos( 
	enMAP_HEAD_DIR 			en_head			///< [in] is
){
 800b6e4:	b480      	push	{r7}
 800b6e6:	b083      	sub	sp, #12
 800b6e8:	af00      	add	r7, sp, #0
 800b6ea:	4603      	mov	r3, r0
 800b6ec:	71fb      	strb	r3, [r7, #7]
	switch( en_head ){
 800b6ee:	79fb      	ldrb	r3, [r7, #7]
 800b6f0:	2b03      	cmp	r3, #3
 800b6f2:	d827      	bhi.n	800b744 <MAP_refMousePos+0x60>
 800b6f4:	a201      	add	r2, pc, #4	; (adr r2, 800b6fc <MAP_refMousePos+0x18>)
 800b6f6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b6fa:	bf00      	nop
 800b6fc:	0800b70d 	.word	0x0800b70d
 800b700:	0800b71b 	.word	0x0800b71b
 800b704:	0800b729 	.word	0x0800b729
 800b708:	0800b737 	.word	0x0800b737
		case NORTH:
			my = my + 1;
 800b70c:	4b11      	ldr	r3, [pc, #68]	; (800b754 <MAP_refMousePos+0x70>)
 800b70e:	781b      	ldrb	r3, [r3, #0]
 800b710:	3301      	adds	r3, #1
 800b712:	b2da      	uxtb	r2, r3
 800b714:	4b0f      	ldr	r3, [pc, #60]	; (800b754 <MAP_refMousePos+0x70>)
 800b716:	701a      	strb	r2, [r3, #0]
			break;
 800b718:	e015      	b.n	800b746 <MAP_refMousePos+0x62>
		case EAST:
			mx = mx + 1;
 800b71a:	4b0f      	ldr	r3, [pc, #60]	; (800b758 <MAP_refMousePos+0x74>)
 800b71c:	781b      	ldrb	r3, [r3, #0]
 800b71e:	3301      	adds	r3, #1
 800b720:	b2da      	uxtb	r2, r3
 800b722:	4b0d      	ldr	r3, [pc, #52]	; (800b758 <MAP_refMousePos+0x74>)
 800b724:	701a      	strb	r2, [r3, #0]
			break;
 800b726:	e00e      	b.n	800b746 <MAP_refMousePos+0x62>
		case SOUTH:
			my = my - 1;
 800b728:	4b0a      	ldr	r3, [pc, #40]	; (800b754 <MAP_refMousePos+0x70>)
 800b72a:	781b      	ldrb	r3, [r3, #0]
 800b72c:	3b01      	subs	r3, #1
 800b72e:	b2da      	uxtb	r2, r3
 800b730:	4b08      	ldr	r3, [pc, #32]	; (800b754 <MAP_refMousePos+0x70>)
 800b732:	701a      	strb	r2, [r3, #0]
			break;
 800b734:	e007      	b.n	800b746 <MAP_refMousePos+0x62>
		case WEST:
			mx = mx - 1;
 800b736:	4b08      	ldr	r3, [pc, #32]	; (800b758 <MAP_refMousePos+0x74>)
 800b738:	781b      	ldrb	r3, [r3, #0]
 800b73a:	3b01      	subs	r3, #1
 800b73c:	b2da      	uxtb	r2, r3
 800b73e:	4b06      	ldr	r3, [pc, #24]	; (800b758 <MAP_refMousePos+0x74>)
 800b740:	701a      	strb	r2, [r3, #0]
			break;
 800b742:	e000      	b.n	800b746 <MAP_refMousePos+0x62>
		default:
			break;
 800b744:	bf00      	nop
	}
}
 800b746:	bf00      	nop
 800b748:	370c      	adds	r7, #12
 800b74a:	46bd      	mov	sp, r7
 800b74c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b750:	4770      	bx	lr
 800b752:	bf00      	nop
 800b754:	20005531 	.word	0x20005531
 800b758:	2000553b 	.word	0x2000553b

0800b75c <MAP_moveNextBlock>:

void MAP_moveNextBlock( 
	enMAP_HEAD_DIR 	en_head,		///< [in] isi}EXiskj
	bool*			p_type			///< [in] FALSE: POiATURE:Oi
){
 800b75c:	b580      	push	{r7, lr}
 800b75e:	b082      	sub	sp, #8
 800b760:	af00      	add	r7, sp, #0
 800b762:	4603      	mov	r3, r0
 800b764:	6039      	str	r1, [r7, #0]
 800b766:	71fb      	strb	r3, [r7, #7]
	*p_type = TRUE;
 800b768:	683b      	ldr	r3, [r7, #0]
 800b76a:	2201      	movs	r2, #1
 800b76c:	701a      	strb	r2, [r3, #0]
	f_MoveBackDist = 0;				// ZlNA
 800b76e:	4b4d      	ldr	r3, [pc, #308]	; (800b8a4 <MAP_moveNextBlock+0x148>)
 800b770:	f04f 0200 	mov.w	r2, #0
 800b774:	601a      	str	r2, [r3, #0]
	
	/*  */
	switch( en_head ){
 800b776:	79fb      	ldrb	r3, [r7, #7]
 800b778:	2b03      	cmp	r3, #3
 800b77a:	f200 8082 	bhi.w	800b882 <MAP_moveNextBlock+0x126>
 800b77e:	a201      	add	r2, pc, #4	; (adr r2, 800b784 <MAP_moveNextBlock+0x28>)
 800b780:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b784:	0800b795 	.word	0x0800b795
 800b788:	0800b7a5 	.word	0x0800b7a5
 800b78c:	0800b7cd 	.word	0x0800b7cd
 800b790:	0800b7b9 	.word	0x0800b7b9

		/* Oi */
		case NORTH:
			*p_type = FALSE;
 800b794:	683b      	ldr	r3, [r7, #0]
 800b796:	2200      	movs	r2, #0
 800b798:	701a      	strb	r2, [r3, #0]
			MOT_goBlock_Const( 1 );				// 1Oi
 800b79a:	eeb7 0a00 	vmov.f32	s0, #112	; 0x3f800000  1.0
 800b79e:	f7fd fcdb 	bl	8009158 <MOT_goBlock_Const>
			break;
 800b7a2:	e071      	b.n	800b888 <MAP_moveNextBlock+0x12c>
		// E
		case EAST:
			MOT_goBlock_FinSpeed( 0.5, 0 );		// Oi
 800b7a4:	eddf 0a40 	vldr	s1, [pc, #256]	; 800b8a8 <MAP_moveNextBlock+0x14c>
 800b7a8:	eeb6 0a00 	vmov.f32	s0, #96	; 0x3f000000  0.5
 800b7ac:	f7fd fcc2 	bl	8009134 <MOT_goBlock_FinSpeed>
			MOT_turn(MOT_R90);									// E90x
 800b7b0:	2000      	movs	r0, #0
 800b7b2:	f7fd fd4d 	bl	8009250 <MOT_turn>
			break;
 800b7b6:	e067      	b.n	800b888 <MAP_moveNextBlock+0x12c>
		// 
		case WEST:
			MOT_goBlock_FinSpeed( 0.5, 0 );		// Oi
 800b7b8:	eddf 0a3b 	vldr	s1, [pc, #236]	; 800b8a8 <MAP_moveNextBlock+0x14c>
 800b7bc:	eeb6 0a00 	vmov.f32	s0, #96	; 0x3f000000  0.5
 800b7c0:	f7fd fcb8 	bl	8009134 <MOT_goBlock_FinSpeed>
			MOT_turn(MOT_L90);									// E90x
 800b7c4:	2001      	movs	r0, #1
 800b7c6:	f7fd fd43 	bl	8009250 <MOT_turn>
			break;
 800b7ca:	e05d      	b.n	800b888 <MAP_moveNextBlock+0x12c>
		// ]
		case SOUTH:
			MOT_goBlock_FinSpeed( 0.5, 0 );		// Oi
 800b7cc:	eddf 0a36 	vldr	s1, [pc, #216]	; 800b8a8 <MAP_moveNextBlock+0x14c>
 800b7d0:	eeb6 0a00 	vmov.f32	s0, #96	; 0x3f000000  0.5
 800b7d4:	f7fd fcae 	bl	8009134 <MOT_goBlock_FinSpeed>
			MOT_turn(MOT_R180);									// E180x
 800b7d8:	2002      	movs	r0, #2
 800b7da:	f7fd fd39 	bl	8009250 <MOT_turn>
			
			/* piobN{Zj */
			if( ( ( en_Head == NORTH ) && ( ( g_sysMap[my][mx] & 0x01 ) != 0 ) )  ||		// kk
 800b7de:	4b33      	ldr	r3, [pc, #204]	; (800b8ac <MAP_moveNextBlock+0x150>)
 800b7e0:	781b      	ldrb	r3, [r3, #0]
 800b7e2:	2b00      	cmp	r3, #0
 800b7e4:	d10e      	bne.n	800b804 <MAP_moveNextBlock+0xa8>
 800b7e6:	4b32      	ldr	r3, [pc, #200]	; (800b8b0 <MAP_moveNextBlock+0x154>)
 800b7e8:	781b      	ldrb	r3, [r3, #0]
 800b7ea:	4618      	mov	r0, r3
 800b7ec:	4b31      	ldr	r3, [pc, #196]	; (800b8b4 <MAP_moveNextBlock+0x158>)
 800b7ee:	781b      	ldrb	r3, [r3, #0]
 800b7f0:	4619      	mov	r1, r3
 800b7f2:	4a31      	ldr	r2, [pc, #196]	; (800b8b8 <MAP_moveNextBlock+0x15c>)
 800b7f4:	0143      	lsls	r3, r0, #5
 800b7f6:	4413      	add	r3, r2
 800b7f8:	440b      	add	r3, r1
 800b7fa:	781b      	ldrb	r3, [r3, #0]
 800b7fc:	f003 0301 	and.w	r3, r3, #1
 800b800:	2b00      	cmp	r3, #0
 800b802:	d138      	bne.n	800b876 <MAP_moveNextBlock+0x11a>
				( ( en_Head == EAST  ) && ( ( g_sysMap[my][mx] & 0x02 ) != 0 ) )  ||		// 
 800b804:	4b29      	ldr	r3, [pc, #164]	; (800b8ac <MAP_moveNextBlock+0x150>)
 800b806:	781b      	ldrb	r3, [r3, #0]
			if( ( ( en_Head == NORTH ) && ( ( g_sysMap[my][mx] & 0x01 ) != 0 ) )  ||		// kk
 800b808:	2b01      	cmp	r3, #1
 800b80a:	d10e      	bne.n	800b82a <MAP_moveNextBlock+0xce>
				( ( en_Head == EAST  ) && ( ( g_sysMap[my][mx] & 0x02 ) != 0 ) )  ||		// 
 800b80c:	4b28      	ldr	r3, [pc, #160]	; (800b8b0 <MAP_moveNextBlock+0x154>)
 800b80e:	781b      	ldrb	r3, [r3, #0]
 800b810:	4618      	mov	r0, r3
 800b812:	4b28      	ldr	r3, [pc, #160]	; (800b8b4 <MAP_moveNextBlock+0x158>)
 800b814:	781b      	ldrb	r3, [r3, #0]
 800b816:	4619      	mov	r1, r3
 800b818:	4a27      	ldr	r2, [pc, #156]	; (800b8b8 <MAP_moveNextBlock+0x15c>)
 800b81a:	0143      	lsls	r3, r0, #5
 800b81c:	4413      	add	r3, r2
 800b81e:	440b      	add	r3, r1
 800b820:	781b      	ldrb	r3, [r3, #0]
 800b822:	f003 0302 	and.w	r3, r3, #2
 800b826:	2b00      	cmp	r3, #0
 800b828:	d125      	bne.n	800b876 <MAP_moveNextBlock+0x11a>
				( ( en_Head == SOUTH ) && ( ( g_sysMap[my][mx] & 0x04 ) != 0 ) )  ||		// 
 800b82a:	4b20      	ldr	r3, [pc, #128]	; (800b8ac <MAP_moveNextBlock+0x150>)
 800b82c:	781b      	ldrb	r3, [r3, #0]
				( ( en_Head == EAST  ) && ( ( g_sysMap[my][mx] & 0x02 ) != 0 ) )  ||		// 
 800b82e:	2b02      	cmp	r3, #2
 800b830:	d10e      	bne.n	800b850 <MAP_moveNextBlock+0xf4>
				( ( en_Head == SOUTH ) && ( ( g_sysMap[my][mx] & 0x04 ) != 0 ) )  ||		// 
 800b832:	4b1f      	ldr	r3, [pc, #124]	; (800b8b0 <MAP_moveNextBlock+0x154>)
 800b834:	781b      	ldrb	r3, [r3, #0]
 800b836:	4618      	mov	r0, r3
 800b838:	4b1e      	ldr	r3, [pc, #120]	; (800b8b4 <MAP_moveNextBlock+0x158>)
 800b83a:	781b      	ldrb	r3, [r3, #0]
 800b83c:	4619      	mov	r1, r3
 800b83e:	4a1e      	ldr	r2, [pc, #120]	; (800b8b8 <MAP_moveNextBlock+0x15c>)
 800b840:	0143      	lsls	r3, r0, #5
 800b842:	4413      	add	r3, r2
 800b844:	440b      	add	r3, r1
 800b846:	781b      	ldrb	r3, [r3, #0]
 800b848:	f003 0304 	and.w	r3, r3, #4
 800b84c:	2b00      	cmp	r3, #0
 800b84e:	d112      	bne.n	800b876 <MAP_moveNextBlock+0x11a>
				( ( en_Head == WEST  ) && ( ( g_sysMap[my][mx] & 0x08 ) != 0 ) ) 			// 
 800b850:	4b16      	ldr	r3, [pc, #88]	; (800b8ac <MAP_moveNextBlock+0x150>)
 800b852:	781b      	ldrb	r3, [r3, #0]
				( ( en_Head == SOUTH ) && ( ( g_sysMap[my][mx] & 0x04 ) != 0 ) )  ||		// 
 800b854:	2b03      	cmp	r3, #3
 800b856:	d116      	bne.n	800b886 <MAP_moveNextBlock+0x12a>
				( ( en_Head == WEST  ) && ( ( g_sysMap[my][mx] & 0x08 ) != 0 ) ) 			// 
 800b858:	4b15      	ldr	r3, [pc, #84]	; (800b8b0 <MAP_moveNextBlock+0x154>)
 800b85a:	781b      	ldrb	r3, [r3, #0]
 800b85c:	4618      	mov	r0, r3
 800b85e:	4b15      	ldr	r3, [pc, #84]	; (800b8b4 <MAP_moveNextBlock+0x158>)
 800b860:	781b      	ldrb	r3, [r3, #0]
 800b862:	4619      	mov	r1, r3
 800b864:	4a14      	ldr	r2, [pc, #80]	; (800b8b8 <MAP_moveNextBlock+0x15c>)
 800b866:	0143      	lsls	r3, r0, #5
 800b868:	4413      	add	r3, r2
 800b86a:	440b      	add	r3, r1
 800b86c:	781b      	ldrb	r3, [r3, #0]
 800b86e:	f003 0308 	and.w	r3, r3, #8
 800b872:	2b00      	cmp	r3, #0
 800b874:	d007      	beq.n	800b886 <MAP_moveNextBlock+0x12a>
			){
				MOT_goHitBackWall();					// obN
 800b876:	f7fe f805 	bl	8009884 <MOT_goHitBackWall>
				f_MoveBackDist = MOVE_BACK_DIST;		// obN[]Z
 800b87a:	4b0a      	ldr	r3, [pc, #40]	; (800b8a4 <MAP_moveNextBlock+0x148>)
 800b87c:	4a0f      	ldr	r2, [pc, #60]	; (800b8bc <MAP_moveNextBlock+0x160>)
 800b87e:	601a      	str	r2, [r3, #0]
			}
			break;
 800b880:	e001      	b.n	800b886 <MAP_moveNextBlock+0x12a>
		default:
			break;
 800b882:	bf00      	nop
 800b884:	e000      	b.n	800b888 <MAP_moveNextBlock+0x12c>
			break;
 800b886:	bf00      	nop
		MAP_calcMouseDir(CONTOUR_SYSTEM, &en_head);			// MAP@isZo			 MAP
		MAP_moveNextBlock(en_head, p_type);					// Pxoij
	}
	else{*/
		/* isXV */
		en_Head = (enMAP_HEAD_DIR)( (en_Head + en_head) & (MAP_HEAD_DIR_MAX-1) );
 800b888:	4b08      	ldr	r3, [pc, #32]	; (800b8ac <MAP_moveNextBlock+0x150>)
 800b88a:	781a      	ldrb	r2, [r3, #0]
 800b88c:	79fb      	ldrb	r3, [r7, #7]
 800b88e:	4413      	add	r3, r2
 800b890:	b2db      	uxtb	r3, r3
 800b892:	f003 0303 	and.w	r3, r3, #3
 800b896:	b2da      	uxtb	r2, r3
 800b898:	4b04      	ldr	r3, [pc, #16]	; (800b8ac <MAP_moveNextBlock+0x150>)
 800b89a:	701a      	strb	r2, [r3, #0]
//	}
}
 800b89c:	bf00      	nop
 800b89e:	3708      	adds	r7, #8
 800b8a0:	46bd      	mov	sp, r7
 800b8a2:	bd80      	pop	{r7, pc}
 800b8a4:	20005534 	.word	0x20005534
 800b8a8:	00000000 	.word	0x00000000
 800b8ac:	20005538 	.word	0x20005538
 800b8b0:	20005531 	.word	0x20005531
 800b8b4:	2000553b 	.word	0x2000553b
 800b8b8:	200002dc 	.word	0x200002dc
 800b8bc:	3e75c28f 	.word	0x3e75c28f

0800b8c0 <MAP_moveNextBlock_Sura>:

void MAP_moveNextBlock_Sura( 
	enMAP_HEAD_DIR 	en_head,		///< [in] isi}EXiskj
	bool*			p_type,			///< [in] FALSE: POiATURE:Oi
	bool			bl_resume		///< [in] FALSE: W[ATURE:W[
){
 800b8c0:	b580      	push	{r7, lr}
 800b8c2:	b082      	sub	sp, #8
 800b8c4:	af00      	add	r7, sp, #0
 800b8c6:	4603      	mov	r3, r0
 800b8c8:	6039      	str	r1, [r7, #0]
 800b8ca:	71fb      	strb	r3, [r7, #7]
 800b8cc:	4613      	mov	r3, r2
 800b8ce:	71bb      	strb	r3, [r7, #6]
	*p_type = FALSE;
 800b8d0:	683b      	ldr	r3, [r7, #0]
 800b8d2:	2200      	movs	r2, #0
 800b8d4:	701a      	strb	r2, [r3, #0]
	f_MoveBackDist = 0;				// ZlNA
 800b8d6:	4ba6      	ldr	r3, [pc, #664]	; (800bb70 <MAP_moveNextBlock_Sura+0x2b0>)
 800b8d8:	f04f 0200 	mov.w	r2, #0
 800b8dc:	601a      	str	r2, [r3, #0]
	
	/*  */
	switch( en_head ){
 800b8de:	79fb      	ldrb	r3, [r7, #7]
 800b8e0:	2b03      	cmp	r3, #3
 800b8e2:	f200 8244 	bhi.w	800bd6e <MAP_moveNextBlock_Sura+0x4ae>
 800b8e6:	a201      	add	r2, pc, #4	; (adr r2, 800b8ec <MAP_moveNextBlock_Sura+0x2c>)
 800b8e8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b8ec:	0800b8fd 	.word	0x0800b8fd
 800b8f0:	0800b921 	.word	0x0800b921
 800b8f4:	0800bcad 	.word	0x0800bcad
 800b8f8:	0800bad1 	.word	0x0800bad1

		// Oi
		case NORTH:
			
			/* W[ */
			if( bl_resume == FALSE ){
 800b8fc:	79bb      	ldrb	r3, [r7, #6]
 800b8fe:	f083 0301 	eor.w	r3, r3, #1
 800b902:	b2db      	uxtb	r3, r3
 800b904:	2b00      	cmp	r3, #0
 800b906:	d004      	beq.n	800b912 <MAP_moveNextBlock_Sura+0x52>
		
				MOT_goBlock_Const( 1 );					// 1Oi
 800b908:	eeb7 0a00 	vmov.f32	s0, #112	; 0x3f800000  1.0
 800b90c:	f7fd fc24 	bl	8009158 <MOT_goBlock_Const>
			/* W[ */
			else{
				MOT_goBlock_FinSpeed( 1.0f, SEARCH_SPEED );		// Oi(obN)
//				uc_SlaCnt = 0;										// X[
			}
			break;
 800b910:	e22e      	b.n	800bd70 <MAP_moveNextBlock_Sura+0x4b0>
				MOT_goBlock_FinSpeed( 1.0f, SEARCH_SPEED );		// Oi(obN)
 800b912:	eddf 0a98 	vldr	s1, [pc, #608]	; 800bb74 <MAP_moveNextBlock_Sura+0x2b4>
 800b916:	eeb7 0a00 	vmov.f32	s0, #112	; 0x3f800000  1.0
 800b91a:	f7fd fc0b 	bl	8009134 <MOT_goBlock_FinSpeed>
			break;
 800b91e:	e227      	b.n	800bd70 <MAP_moveNextBlock_Sura+0x4b0>

		// EX[
		case EAST:
			if( ( ( en_Head == NORTH ) && ( ( g_sysMap[my][mx] & 0x02 ) != 0 ) )  ||		// k
 800b920:	4b95      	ldr	r3, [pc, #596]	; (800bb78 <MAP_moveNextBlock_Sura+0x2b8>)
 800b922:	781b      	ldrb	r3, [r3, #0]
 800b924:	2b00      	cmp	r3, #0
 800b926:	d10e      	bne.n	800b946 <MAP_moveNextBlock_Sura+0x86>
 800b928:	4b94      	ldr	r3, [pc, #592]	; (800bb7c <MAP_moveNextBlock_Sura+0x2bc>)
 800b92a:	781b      	ldrb	r3, [r3, #0]
 800b92c:	4618      	mov	r0, r3
 800b92e:	4b94      	ldr	r3, [pc, #592]	; (800bb80 <MAP_moveNextBlock_Sura+0x2c0>)
 800b930:	781b      	ldrb	r3, [r3, #0]
 800b932:	4619      	mov	r1, r3
 800b934:	4a93      	ldr	r2, [pc, #588]	; (800bb84 <MAP_moveNextBlock_Sura+0x2c4>)
 800b936:	0143      	lsls	r3, r0, #5
 800b938:	4413      	add	r3, r2
 800b93a:	440b      	add	r3, r1
 800b93c:	781b      	ldrb	r3, [r3, #0]
 800b93e:	f003 0302 	and.w	r3, r3, #2
 800b942:	2b00      	cmp	r3, #0
 800b944:	d138      	bne.n	800b9b8 <MAP_moveNextBlock_Sura+0xf8>
					( ( en_Head == EAST  ) && ( ( g_sysMap[my][mx] & 0x04 ) != 0 ) )  ||		// 
 800b946:	4b8c      	ldr	r3, [pc, #560]	; (800bb78 <MAP_moveNextBlock_Sura+0x2b8>)
 800b948:	781b      	ldrb	r3, [r3, #0]
			if( ( ( en_Head == NORTH ) && ( ( g_sysMap[my][mx] & 0x02 ) != 0 ) )  ||		// k
 800b94a:	2b01      	cmp	r3, #1
 800b94c:	d10e      	bne.n	800b96c <MAP_moveNextBlock_Sura+0xac>
					( ( en_Head == EAST  ) && ( ( g_sysMap[my][mx] & 0x04 ) != 0 ) )  ||		// 
 800b94e:	4b8b      	ldr	r3, [pc, #556]	; (800bb7c <MAP_moveNextBlock_Sura+0x2bc>)
 800b950:	781b      	ldrb	r3, [r3, #0]
 800b952:	4618      	mov	r0, r3
 800b954:	4b8a      	ldr	r3, [pc, #552]	; (800bb80 <MAP_moveNextBlock_Sura+0x2c0>)
 800b956:	781b      	ldrb	r3, [r3, #0]
 800b958:	4619      	mov	r1, r3
 800b95a:	4a8a      	ldr	r2, [pc, #552]	; (800bb84 <MAP_moveNextBlock_Sura+0x2c4>)
 800b95c:	0143      	lsls	r3, r0, #5
 800b95e:	4413      	add	r3, r2
 800b960:	440b      	add	r3, r1
 800b962:	781b      	ldrb	r3, [r3, #0]
 800b964:	f003 0304 	and.w	r3, r3, #4
 800b968:	2b00      	cmp	r3, #0
 800b96a:	d125      	bne.n	800b9b8 <MAP_moveNextBlock_Sura+0xf8>
					( ( en_Head == SOUTH ) && ( ( g_sysMap[my][mx] & 0x08 ) != 0 ) )  ||		// 
 800b96c:	4b82      	ldr	r3, [pc, #520]	; (800bb78 <MAP_moveNextBlock_Sura+0x2b8>)
 800b96e:	781b      	ldrb	r3, [r3, #0]
					( ( en_Head == EAST  ) && ( ( g_sysMap[my][mx] & 0x04 ) != 0 ) )  ||		// 
 800b970:	2b02      	cmp	r3, #2
 800b972:	d10e      	bne.n	800b992 <MAP_moveNextBlock_Sura+0xd2>
					( ( en_Head == SOUTH ) && ( ( g_sysMap[my][mx] & 0x08 ) != 0 ) )  ||		// 
 800b974:	4b81      	ldr	r3, [pc, #516]	; (800bb7c <MAP_moveNextBlock_Sura+0x2bc>)
 800b976:	781b      	ldrb	r3, [r3, #0]
 800b978:	4618      	mov	r0, r3
 800b97a:	4b81      	ldr	r3, [pc, #516]	; (800bb80 <MAP_moveNextBlock_Sura+0x2c0>)
 800b97c:	781b      	ldrb	r3, [r3, #0]
 800b97e:	4619      	mov	r1, r3
 800b980:	4a80      	ldr	r2, [pc, #512]	; (800bb84 <MAP_moveNextBlock_Sura+0x2c4>)
 800b982:	0143      	lsls	r3, r0, #5
 800b984:	4413      	add	r3, r2
 800b986:	440b      	add	r3, r1
 800b988:	781b      	ldrb	r3, [r3, #0]
 800b98a:	f003 0308 	and.w	r3, r3, #8
 800b98e:	2b00      	cmp	r3, #0
 800b990:	d112      	bne.n	800b9b8 <MAP_moveNextBlock_Sura+0xf8>
					( ( en_Head == WEST  ) && ( ( g_sysMap[my][mx] & 0x01 ) != 0 ) ) 			// k
 800b992:	4b79      	ldr	r3, [pc, #484]	; (800bb78 <MAP_moveNextBlock_Sura+0x2b8>)
 800b994:	781b      	ldrb	r3, [r3, #0]
					( ( en_Head == SOUTH ) && ( ( g_sysMap[my][mx] & 0x08 ) != 0 ) )  ||		// 
 800b996:	2b03      	cmp	r3, #3
 800b998:	d112      	bne.n	800b9c0 <MAP_moveNextBlock_Sura+0x100>
					( ( en_Head == WEST  ) && ( ( g_sysMap[my][mx] & 0x01 ) != 0 ) ) 			// k
 800b99a:	4b78      	ldr	r3, [pc, #480]	; (800bb7c <MAP_moveNextBlock_Sura+0x2bc>)
 800b99c:	781b      	ldrb	r3, [r3, #0]
 800b99e:	4618      	mov	r0, r3
 800b9a0:	4b77      	ldr	r3, [pc, #476]	; (800bb80 <MAP_moveNextBlock_Sura+0x2c0>)
 800b9a2:	781b      	ldrb	r3, [r3, #0]
 800b9a4:	4619      	mov	r1, r3
 800b9a6:	4a77      	ldr	r2, [pc, #476]	; (800bb84 <MAP_moveNextBlock_Sura+0x2c4>)
 800b9a8:	0143      	lsls	r3, r0, #5
 800b9aa:	4413      	add	r3, r2
 800b9ac:	440b      	add	r3, r1
 800b9ae:	781b      	ldrb	r3, [r3, #0]
 800b9b0:	f003 0301 	and.w	r3, r3, #1
 800b9b4:	2b00      	cmp	r3, #0
 800b9b6:	d003      	beq.n	800b9c0 <MAP_moveNextBlock_Sura+0x100>
				){
				uc_dist_control = 10;
 800b9b8:	4b73      	ldr	r3, [pc, #460]	; (800bb88 <MAP_moveNextBlock_Sura+0x2c8>)
 800b9ba:	220a      	movs	r2, #10
 800b9bc:	701a      	strb	r2, [r3, #0]
 800b9be:	e002      	b.n	800b9c6 <MAP_moveNextBlock_Sura+0x106>
				}
			else{
				uc_dist_control = 0;
 800b9c0:	4b71      	ldr	r3, [pc, #452]	; (800bb88 <MAP_moveNextBlock_Sura+0x2c8>)
 800b9c2:	2200      	movs	r2, #0
 800b9c4:	701a      	strb	r2, [r3, #0]
			}
			if( uc_SlaCnt < SLA_count ){
 800b9c6:	4b71      	ldr	r3, [pc, #452]	; (800bb8c <MAP_moveNextBlock_Sura+0x2cc>)
 800b9c8:	781a      	ldrb	r2, [r3, #0]
 800b9ca:	4b71      	ldr	r3, [pc, #452]	; (800bb90 <MAP_moveNextBlock_Sura+0x2d0>)
 800b9cc:	781b      	ldrb	r3, [r3, #0]
 800b9ce:	429a      	cmp	r2, r3
 800b9d0:	d20e      	bcs.n	800b9f0 <MAP_moveNextBlock_Sura+0x130>
				MOT_goSla( MOT_R90S, PARAM_getSra( SLA_90 ) );	// EX[
 800b9d2:	2000      	movs	r0, #0
 800b9d4:	f7f7 fb3c 	bl	8003050 <PARAM_getSra>
 800b9d8:	4603      	mov	r3, r0
 800b9da:	4619      	mov	r1, r3
 800b9dc:	2000      	movs	r0, #0
 800b9de:	f7fd ff9f 	bl	8009920 <MOT_goSla>
				uc_SlaCnt++;
 800b9e2:	4b6a      	ldr	r3, [pc, #424]	; (800bb8c <MAP_moveNextBlock_Sura+0x2cc>)
 800b9e4:	781b      	ldrb	r3, [r3, #0]
 800b9e6:	3301      	adds	r3, #1
 800b9e8:	b2da      	uxtb	r2, r3
 800b9ea:	4b68      	ldr	r3, [pc, #416]	; (800bb8c <MAP_moveNextBlock_Sura+0x2cc>)
 800b9ec:	701a      	strb	r2, [r3, #0]
				else{
					MOT_goSla( MOT_R90S, PARAM_getSra( SLA_90 ) );	// EX[
					uc_SlaCnt++;
				}
			}
			break;
 800b9ee:	e1bf      	b.n	800bd70 <MAP_moveNextBlock_Sura+0x4b0>
				if( ( ( en_Head == NORTH ) && ( ( g_sysMap[my][mx] & 0x08 ) != 0 ) )  ||		// k
 800b9f0:	4b61      	ldr	r3, [pc, #388]	; (800bb78 <MAP_moveNextBlock_Sura+0x2b8>)
 800b9f2:	781b      	ldrb	r3, [r3, #0]
 800b9f4:	2b00      	cmp	r3, #0
 800b9f6:	d10e      	bne.n	800ba16 <MAP_moveNextBlock_Sura+0x156>
 800b9f8:	4b60      	ldr	r3, [pc, #384]	; (800bb7c <MAP_moveNextBlock_Sura+0x2bc>)
 800b9fa:	781b      	ldrb	r3, [r3, #0]
 800b9fc:	4618      	mov	r0, r3
 800b9fe:	4b60      	ldr	r3, [pc, #384]	; (800bb80 <MAP_moveNextBlock_Sura+0x2c0>)
 800ba00:	781b      	ldrb	r3, [r3, #0]
 800ba02:	4619      	mov	r1, r3
 800ba04:	4a5f      	ldr	r2, [pc, #380]	; (800bb84 <MAP_moveNextBlock_Sura+0x2c4>)
 800ba06:	0143      	lsls	r3, r0, #5
 800ba08:	4413      	add	r3, r2
 800ba0a:	440b      	add	r3, r1
 800ba0c:	781b      	ldrb	r3, [r3, #0]
 800ba0e:	f003 0308 	and.w	r3, r3, #8
 800ba12:	2b00      	cmp	r3, #0
 800ba14:	d138      	bne.n	800ba88 <MAP_moveNextBlock_Sura+0x1c8>
					( ( en_Head == EAST  ) && ( ( g_sysMap[my][mx] & 0x01 ) != 0 ) )  ||		// k
 800ba16:	4b58      	ldr	r3, [pc, #352]	; (800bb78 <MAP_moveNextBlock_Sura+0x2b8>)
 800ba18:	781b      	ldrb	r3, [r3, #0]
				if( ( ( en_Head == NORTH ) && ( ( g_sysMap[my][mx] & 0x08 ) != 0 ) )  ||		// k
 800ba1a:	2b01      	cmp	r3, #1
 800ba1c:	d10e      	bne.n	800ba3c <MAP_moveNextBlock_Sura+0x17c>
					( ( en_Head == EAST  ) && ( ( g_sysMap[my][mx] & 0x01 ) != 0 ) )  ||		// k
 800ba1e:	4b57      	ldr	r3, [pc, #348]	; (800bb7c <MAP_moveNextBlock_Sura+0x2bc>)
 800ba20:	781b      	ldrb	r3, [r3, #0]
 800ba22:	4618      	mov	r0, r3
 800ba24:	4b56      	ldr	r3, [pc, #344]	; (800bb80 <MAP_moveNextBlock_Sura+0x2c0>)
 800ba26:	781b      	ldrb	r3, [r3, #0]
 800ba28:	4619      	mov	r1, r3
 800ba2a:	4a56      	ldr	r2, [pc, #344]	; (800bb84 <MAP_moveNextBlock_Sura+0x2c4>)
 800ba2c:	0143      	lsls	r3, r0, #5
 800ba2e:	4413      	add	r3, r2
 800ba30:	440b      	add	r3, r1
 800ba32:	781b      	ldrb	r3, [r3, #0]
 800ba34:	f003 0301 	and.w	r3, r3, #1
 800ba38:	2b00      	cmp	r3, #0
 800ba3a:	d125      	bne.n	800ba88 <MAP_moveNextBlock_Sura+0x1c8>
					( ( en_Head == SOUTH ) && ( ( g_sysMap[my][mx] & 0x02 ) != 0 ) )  ||		// 
 800ba3c:	4b4e      	ldr	r3, [pc, #312]	; (800bb78 <MAP_moveNextBlock_Sura+0x2b8>)
 800ba3e:	781b      	ldrb	r3, [r3, #0]
					( ( en_Head == EAST  ) && ( ( g_sysMap[my][mx] & 0x01 ) != 0 ) )  ||		// k
 800ba40:	2b02      	cmp	r3, #2
 800ba42:	d10e      	bne.n	800ba62 <MAP_moveNextBlock_Sura+0x1a2>
					( ( en_Head == SOUTH ) && ( ( g_sysMap[my][mx] & 0x02 ) != 0 ) )  ||		// 
 800ba44:	4b4d      	ldr	r3, [pc, #308]	; (800bb7c <MAP_moveNextBlock_Sura+0x2bc>)
 800ba46:	781b      	ldrb	r3, [r3, #0]
 800ba48:	4618      	mov	r0, r3
 800ba4a:	4b4d      	ldr	r3, [pc, #308]	; (800bb80 <MAP_moveNextBlock_Sura+0x2c0>)
 800ba4c:	781b      	ldrb	r3, [r3, #0]
 800ba4e:	4619      	mov	r1, r3
 800ba50:	4a4c      	ldr	r2, [pc, #304]	; (800bb84 <MAP_moveNextBlock_Sura+0x2c4>)
 800ba52:	0143      	lsls	r3, r0, #5
 800ba54:	4413      	add	r3, r2
 800ba56:	440b      	add	r3, r1
 800ba58:	781b      	ldrb	r3, [r3, #0]
 800ba5a:	f003 0302 	and.w	r3, r3, #2
 800ba5e:	2b00      	cmp	r3, #0
 800ba60:	d112      	bne.n	800ba88 <MAP_moveNextBlock_Sura+0x1c8>
					( ( en_Head == WEST  ) && ( ( g_sysMap[my][mx] & 0x04 ) != 0 ) ) 			// 
 800ba62:	4b45      	ldr	r3, [pc, #276]	; (800bb78 <MAP_moveNextBlock_Sura+0x2b8>)
 800ba64:	781b      	ldrb	r3, [r3, #0]
					( ( en_Head == SOUTH ) && ( ( g_sysMap[my][mx] & 0x02 ) != 0 ) )  ||		// 
 800ba66:	2b03      	cmp	r3, #3
 800ba68:	d123      	bne.n	800bab2 <MAP_moveNextBlock_Sura+0x1f2>
					( ( en_Head == WEST  ) && ( ( g_sysMap[my][mx] & 0x04 ) != 0 ) ) 			// 
 800ba6a:	4b44      	ldr	r3, [pc, #272]	; (800bb7c <MAP_moveNextBlock_Sura+0x2bc>)
 800ba6c:	781b      	ldrb	r3, [r3, #0]
 800ba6e:	4618      	mov	r0, r3
 800ba70:	4b43      	ldr	r3, [pc, #268]	; (800bb80 <MAP_moveNextBlock_Sura+0x2c0>)
 800ba72:	781b      	ldrb	r3, [r3, #0]
 800ba74:	4619      	mov	r1, r3
 800ba76:	4a43      	ldr	r2, [pc, #268]	; (800bb84 <MAP_moveNextBlock_Sura+0x2c4>)
 800ba78:	0143      	lsls	r3, r0, #5
 800ba7a:	4413      	add	r3, r2
 800ba7c:	440b      	add	r3, r1
 800ba7e:	781b      	ldrb	r3, [r3, #0]
 800ba80:	f003 0304 	and.w	r3, r3, #4
 800ba84:	2b00      	cmp	r3, #0
 800ba86:	d014      	beq.n	800bab2 <MAP_moveNextBlock_Sura+0x1f2>
					MOT_goBlock_FinSpeed( 0.5, 0 );			// Oi
 800ba88:	eddf 0a42 	vldr	s1, [pc, #264]	; 800bb94 <MAP_moveNextBlock_Sura+0x2d4>
 800ba8c:	eeb6 0a00 	vmov.f32	s0, #96	; 0x3f000000  0.5
 800ba90:	f7fd fb50 	bl	8009134 <MOT_goBlock_FinSpeed>
					MOT_turn(MOT_R90);						// E90x
 800ba94:	2000      	movs	r0, #0
 800ba96:	f7fd fbdb 	bl	8009250 <MOT_turn>
					uc_SlaCnt = 0;
 800ba9a:	4b3c      	ldr	r3, [pc, #240]	; (800bb8c <MAP_moveNextBlock_Sura+0x2cc>)
 800ba9c:	2200      	movs	r2, #0
 800ba9e:	701a      	strb	r2, [r3, #0]
					MOT_goHitBackWall();					// obN
 800baa0:	f7fd fef0 	bl	8009884 <MOT_goHitBackWall>
					f_MoveBackDist = MOVE_BACK_DIST;		// obN[]Z
 800baa4:	4b32      	ldr	r3, [pc, #200]	; (800bb70 <MAP_moveNextBlock_Sura+0x2b0>)
 800baa6:	4a3c      	ldr	r2, [pc, #240]	; (800bb98 <MAP_moveNextBlock_Sura+0x2d8>)
 800baa8:	601a      	str	r2, [r3, #0]
					*p_type = TRUE;							// i{obNji
 800baaa:	683b      	ldr	r3, [r7, #0]
 800baac:	2201      	movs	r2, #1
 800baae:	701a      	strb	r2, [r3, #0]
			break;
 800bab0:	e15e      	b.n	800bd70 <MAP_moveNextBlock_Sura+0x4b0>
					MOT_goSla( MOT_R90S, PARAM_getSra( SLA_90 ) );	// EX[
 800bab2:	2000      	movs	r0, #0
 800bab4:	f7f7 facc 	bl	8003050 <PARAM_getSra>
 800bab8:	4603      	mov	r3, r0
 800baba:	4619      	mov	r1, r3
 800babc:	2000      	movs	r0, #0
 800babe:	f7fd ff2f 	bl	8009920 <MOT_goSla>
					uc_SlaCnt++;
 800bac2:	4b32      	ldr	r3, [pc, #200]	; (800bb8c <MAP_moveNextBlock_Sura+0x2cc>)
 800bac4:	781b      	ldrb	r3, [r3, #0]
 800bac6:	3301      	adds	r3, #1
 800bac8:	b2da      	uxtb	r2, r3
 800baca:	4b30      	ldr	r3, [pc, #192]	; (800bb8c <MAP_moveNextBlock_Sura+0x2cc>)
 800bacc:	701a      	strb	r2, [r3, #0]
			break;
 800bace:	e14f      	b.n	800bd70 <MAP_moveNextBlock_Sura+0x4b0>

		// X[
		case WEST:
			if( ( ( en_Head == NORTH ) && ( ( g_sysMap[my][mx] & 0x08 ) != 0 ) )  ||		// k
 800bad0:	4b29      	ldr	r3, [pc, #164]	; (800bb78 <MAP_moveNextBlock_Sura+0x2b8>)
 800bad2:	781b      	ldrb	r3, [r3, #0]
 800bad4:	2b00      	cmp	r3, #0
 800bad6:	d10e      	bne.n	800baf6 <MAP_moveNextBlock_Sura+0x236>
 800bad8:	4b28      	ldr	r3, [pc, #160]	; (800bb7c <MAP_moveNextBlock_Sura+0x2bc>)
 800bada:	781b      	ldrb	r3, [r3, #0]
 800badc:	4618      	mov	r0, r3
 800bade:	4b28      	ldr	r3, [pc, #160]	; (800bb80 <MAP_moveNextBlock_Sura+0x2c0>)
 800bae0:	781b      	ldrb	r3, [r3, #0]
 800bae2:	4619      	mov	r1, r3
 800bae4:	4a27      	ldr	r2, [pc, #156]	; (800bb84 <MAP_moveNextBlock_Sura+0x2c4>)
 800bae6:	0143      	lsls	r3, r0, #5
 800bae8:	4413      	add	r3, r2
 800baea:	440b      	add	r3, r1
 800baec:	781b      	ldrb	r3, [r3, #0]
 800baee:	f003 0308 	and.w	r3, r3, #8
 800baf2:	2b00      	cmp	r3, #0
 800baf4:	d138      	bne.n	800bb68 <MAP_moveNextBlock_Sura+0x2a8>
					( ( en_Head == EAST  ) && ( ( g_sysMap[my][mx] & 0x01 ) != 0 ) )  ||		// k
 800baf6:	4b20      	ldr	r3, [pc, #128]	; (800bb78 <MAP_moveNextBlock_Sura+0x2b8>)
 800baf8:	781b      	ldrb	r3, [r3, #0]
			if( ( ( en_Head == NORTH ) && ( ( g_sysMap[my][mx] & 0x08 ) != 0 ) )  ||		// k
 800bafa:	2b01      	cmp	r3, #1
 800bafc:	d10e      	bne.n	800bb1c <MAP_moveNextBlock_Sura+0x25c>
					( ( en_Head == EAST  ) && ( ( g_sysMap[my][mx] & 0x01 ) != 0 ) )  ||		// k
 800bafe:	4b1f      	ldr	r3, [pc, #124]	; (800bb7c <MAP_moveNextBlock_Sura+0x2bc>)
 800bb00:	781b      	ldrb	r3, [r3, #0]
 800bb02:	4618      	mov	r0, r3
 800bb04:	4b1e      	ldr	r3, [pc, #120]	; (800bb80 <MAP_moveNextBlock_Sura+0x2c0>)
 800bb06:	781b      	ldrb	r3, [r3, #0]
 800bb08:	4619      	mov	r1, r3
 800bb0a:	4a1e      	ldr	r2, [pc, #120]	; (800bb84 <MAP_moveNextBlock_Sura+0x2c4>)
 800bb0c:	0143      	lsls	r3, r0, #5
 800bb0e:	4413      	add	r3, r2
 800bb10:	440b      	add	r3, r1
 800bb12:	781b      	ldrb	r3, [r3, #0]
 800bb14:	f003 0301 	and.w	r3, r3, #1
 800bb18:	2b00      	cmp	r3, #0
 800bb1a:	d125      	bne.n	800bb68 <MAP_moveNextBlock_Sura+0x2a8>
					( ( en_Head == SOUTH ) && ( ( g_sysMap[my][mx] & 0x02 ) != 0 ) )  ||		// 
 800bb1c:	4b16      	ldr	r3, [pc, #88]	; (800bb78 <MAP_moveNextBlock_Sura+0x2b8>)
 800bb1e:	781b      	ldrb	r3, [r3, #0]
					( ( en_Head == EAST  ) && ( ( g_sysMap[my][mx] & 0x01 ) != 0 ) )  ||		// k
 800bb20:	2b02      	cmp	r3, #2
 800bb22:	d10e      	bne.n	800bb42 <MAP_moveNextBlock_Sura+0x282>
					( ( en_Head == SOUTH ) && ( ( g_sysMap[my][mx] & 0x02 ) != 0 ) )  ||		// 
 800bb24:	4b15      	ldr	r3, [pc, #84]	; (800bb7c <MAP_moveNextBlock_Sura+0x2bc>)
 800bb26:	781b      	ldrb	r3, [r3, #0]
 800bb28:	4618      	mov	r0, r3
 800bb2a:	4b15      	ldr	r3, [pc, #84]	; (800bb80 <MAP_moveNextBlock_Sura+0x2c0>)
 800bb2c:	781b      	ldrb	r3, [r3, #0]
 800bb2e:	4619      	mov	r1, r3
 800bb30:	4a14      	ldr	r2, [pc, #80]	; (800bb84 <MAP_moveNextBlock_Sura+0x2c4>)
 800bb32:	0143      	lsls	r3, r0, #5
 800bb34:	4413      	add	r3, r2
 800bb36:	440b      	add	r3, r1
 800bb38:	781b      	ldrb	r3, [r3, #0]
 800bb3a:	f003 0302 	and.w	r3, r3, #2
 800bb3e:	2b00      	cmp	r3, #0
 800bb40:	d112      	bne.n	800bb68 <MAP_moveNextBlock_Sura+0x2a8>
					( ( en_Head == WEST  ) && ( ( g_sysMap[my][mx] & 0x04 ) != 0 ) ) 			// 
 800bb42:	4b0d      	ldr	r3, [pc, #52]	; (800bb78 <MAP_moveNextBlock_Sura+0x2b8>)
 800bb44:	781b      	ldrb	r3, [r3, #0]
					( ( en_Head == SOUTH ) && ( ( g_sysMap[my][mx] & 0x02 ) != 0 ) )  ||		// 
 800bb46:	2b03      	cmp	r3, #3
 800bb48:	d128      	bne.n	800bb9c <MAP_moveNextBlock_Sura+0x2dc>
					( ( en_Head == WEST  ) && ( ( g_sysMap[my][mx] & 0x04 ) != 0 ) ) 			// 
 800bb4a:	4b0c      	ldr	r3, [pc, #48]	; (800bb7c <MAP_moveNextBlock_Sura+0x2bc>)
 800bb4c:	781b      	ldrb	r3, [r3, #0]
 800bb4e:	4618      	mov	r0, r3
 800bb50:	4b0b      	ldr	r3, [pc, #44]	; (800bb80 <MAP_moveNextBlock_Sura+0x2c0>)
 800bb52:	781b      	ldrb	r3, [r3, #0]
 800bb54:	4619      	mov	r1, r3
 800bb56:	4a0b      	ldr	r2, [pc, #44]	; (800bb84 <MAP_moveNextBlock_Sura+0x2c4>)
 800bb58:	0143      	lsls	r3, r0, #5
 800bb5a:	4413      	add	r3, r2
 800bb5c:	440b      	add	r3, r1
 800bb5e:	781b      	ldrb	r3, [r3, #0]
 800bb60:	f003 0304 	and.w	r3, r3, #4
 800bb64:	2b00      	cmp	r3, #0
 800bb66:	d019      	beq.n	800bb9c <MAP_moveNextBlock_Sura+0x2dc>
				){
				uc_dist_control = 10;
 800bb68:	4b07      	ldr	r3, [pc, #28]	; (800bb88 <MAP_moveNextBlock_Sura+0x2c8>)
 800bb6a:	220a      	movs	r2, #10
 800bb6c:	701a      	strb	r2, [r3, #0]
 800bb6e:	e018      	b.n	800bba2 <MAP_moveNextBlock_Sura+0x2e2>
 800bb70:	20005534 	.word	0x20005534
 800bb74:	43960000 	.word	0x43960000
 800bb78:	20005538 	.word	0x20005538
 800bb7c:	20005531 	.word	0x20005531
 800bb80:	2000553b 	.word	0x2000553b
 800bb84:	200002dc 	.word	0x200002dc
 800bb88:	20000f00 	.word	0x20000f00
 800bb8c:	200002a9 	.word	0x200002a9
 800bb90:	2000001c 	.word	0x2000001c
 800bb94:	00000000 	.word	0x00000000
 800bb98:	3e75c28f 	.word	0x3e75c28f
				}
			else{
				uc_dist_control = 0;
 800bb9c:	4b7b      	ldr	r3, [pc, #492]	; (800bd8c <MAP_moveNextBlock_Sura+0x4cc>)
 800bb9e:	2200      	movs	r2, #0
 800bba0:	701a      	strb	r2, [r3, #0]
			}
			if( uc_SlaCnt < SLA_count ){
 800bba2:	4b7b      	ldr	r3, [pc, #492]	; (800bd90 <MAP_moveNextBlock_Sura+0x4d0>)
 800bba4:	781a      	ldrb	r2, [r3, #0]
 800bba6:	4b7b      	ldr	r3, [pc, #492]	; (800bd94 <MAP_moveNextBlock_Sura+0x4d4>)
 800bba8:	781b      	ldrb	r3, [r3, #0]
 800bbaa:	429a      	cmp	r2, r3
 800bbac:	d20e      	bcs.n	800bbcc <MAP_moveNextBlock_Sura+0x30c>
				MOT_goSla( MOT_L90S, PARAM_getSra( SLA_90 ) );	// X[
 800bbae:	2000      	movs	r0, #0
 800bbb0:	f7f7 fa4e 	bl	8003050 <PARAM_getSra>
 800bbb4:	4603      	mov	r3, r0
 800bbb6:	4619      	mov	r1, r3
 800bbb8:	2001      	movs	r0, #1
 800bbba:	f7fd feb1 	bl	8009920 <MOT_goSla>
				uc_SlaCnt++;
 800bbbe:	4b74      	ldr	r3, [pc, #464]	; (800bd90 <MAP_moveNextBlock_Sura+0x4d0>)
 800bbc0:	781b      	ldrb	r3, [r3, #0]
 800bbc2:	3301      	adds	r3, #1
 800bbc4:	b2da      	uxtb	r2, r3
 800bbc6:	4b72      	ldr	r3, [pc, #456]	; (800bd90 <MAP_moveNextBlock_Sura+0x4d0>)
 800bbc8:	701a      	strb	r2, [r3, #0]
				else{
					MOT_goSla( MOT_L90S, PARAM_getSra( SLA_90 ) );	// X[
					uc_SlaCnt++;
				}
			}
			break;
 800bbca:	e0d1      	b.n	800bd70 <MAP_moveNextBlock_Sura+0x4b0>
				if( ( ( en_Head == NORTH ) && ( ( g_sysMap[my][mx] & 0x02 ) != 0 ) )  ||		// k
 800bbcc:	4b72      	ldr	r3, [pc, #456]	; (800bd98 <MAP_moveNextBlock_Sura+0x4d8>)
 800bbce:	781b      	ldrb	r3, [r3, #0]
 800bbd0:	2b00      	cmp	r3, #0
 800bbd2:	d10e      	bne.n	800bbf2 <MAP_moveNextBlock_Sura+0x332>
 800bbd4:	4b71      	ldr	r3, [pc, #452]	; (800bd9c <MAP_moveNextBlock_Sura+0x4dc>)
 800bbd6:	781b      	ldrb	r3, [r3, #0]
 800bbd8:	4618      	mov	r0, r3
 800bbda:	4b71      	ldr	r3, [pc, #452]	; (800bda0 <MAP_moveNextBlock_Sura+0x4e0>)
 800bbdc:	781b      	ldrb	r3, [r3, #0]
 800bbde:	4619      	mov	r1, r3
 800bbe0:	4a70      	ldr	r2, [pc, #448]	; (800bda4 <MAP_moveNextBlock_Sura+0x4e4>)
 800bbe2:	0143      	lsls	r3, r0, #5
 800bbe4:	4413      	add	r3, r2
 800bbe6:	440b      	add	r3, r1
 800bbe8:	781b      	ldrb	r3, [r3, #0]
 800bbea:	f003 0302 	and.w	r3, r3, #2
 800bbee:	2b00      	cmp	r3, #0
 800bbf0:	d138      	bne.n	800bc64 <MAP_moveNextBlock_Sura+0x3a4>
					( ( en_Head == EAST  ) && ( ( g_sysMap[my][mx] & 0x04 ) != 0 ) )  ||		// 
 800bbf2:	4b69      	ldr	r3, [pc, #420]	; (800bd98 <MAP_moveNextBlock_Sura+0x4d8>)
 800bbf4:	781b      	ldrb	r3, [r3, #0]
				if( ( ( en_Head == NORTH ) && ( ( g_sysMap[my][mx] & 0x02 ) != 0 ) )  ||		// k
 800bbf6:	2b01      	cmp	r3, #1
 800bbf8:	d10e      	bne.n	800bc18 <MAP_moveNextBlock_Sura+0x358>
					( ( en_Head == EAST  ) && ( ( g_sysMap[my][mx] & 0x04 ) != 0 ) )  ||		// 
 800bbfa:	4b68      	ldr	r3, [pc, #416]	; (800bd9c <MAP_moveNextBlock_Sura+0x4dc>)
 800bbfc:	781b      	ldrb	r3, [r3, #0]
 800bbfe:	4618      	mov	r0, r3
 800bc00:	4b67      	ldr	r3, [pc, #412]	; (800bda0 <MAP_moveNextBlock_Sura+0x4e0>)
 800bc02:	781b      	ldrb	r3, [r3, #0]
 800bc04:	4619      	mov	r1, r3
 800bc06:	4a67      	ldr	r2, [pc, #412]	; (800bda4 <MAP_moveNextBlock_Sura+0x4e4>)
 800bc08:	0143      	lsls	r3, r0, #5
 800bc0a:	4413      	add	r3, r2
 800bc0c:	440b      	add	r3, r1
 800bc0e:	781b      	ldrb	r3, [r3, #0]
 800bc10:	f003 0304 	and.w	r3, r3, #4
 800bc14:	2b00      	cmp	r3, #0
 800bc16:	d125      	bne.n	800bc64 <MAP_moveNextBlock_Sura+0x3a4>
					( ( en_Head == SOUTH ) && ( ( g_sysMap[my][mx] & 0x08 ) != 0 ) )  ||		// 
 800bc18:	4b5f      	ldr	r3, [pc, #380]	; (800bd98 <MAP_moveNextBlock_Sura+0x4d8>)
 800bc1a:	781b      	ldrb	r3, [r3, #0]
					( ( en_Head == EAST  ) && ( ( g_sysMap[my][mx] & 0x04 ) != 0 ) )  ||		// 
 800bc1c:	2b02      	cmp	r3, #2
 800bc1e:	d10e      	bne.n	800bc3e <MAP_moveNextBlock_Sura+0x37e>
					( ( en_Head == SOUTH ) && ( ( g_sysMap[my][mx] & 0x08 ) != 0 ) )  ||		// 
 800bc20:	4b5e      	ldr	r3, [pc, #376]	; (800bd9c <MAP_moveNextBlock_Sura+0x4dc>)
 800bc22:	781b      	ldrb	r3, [r3, #0]
 800bc24:	4618      	mov	r0, r3
 800bc26:	4b5e      	ldr	r3, [pc, #376]	; (800bda0 <MAP_moveNextBlock_Sura+0x4e0>)
 800bc28:	781b      	ldrb	r3, [r3, #0]
 800bc2a:	4619      	mov	r1, r3
 800bc2c:	4a5d      	ldr	r2, [pc, #372]	; (800bda4 <MAP_moveNextBlock_Sura+0x4e4>)
 800bc2e:	0143      	lsls	r3, r0, #5
 800bc30:	4413      	add	r3, r2
 800bc32:	440b      	add	r3, r1
 800bc34:	781b      	ldrb	r3, [r3, #0]
 800bc36:	f003 0308 	and.w	r3, r3, #8
 800bc3a:	2b00      	cmp	r3, #0
 800bc3c:	d112      	bne.n	800bc64 <MAP_moveNextBlock_Sura+0x3a4>
					( ( en_Head == WEST  ) && ( ( g_sysMap[my][mx] & 0x01 ) != 0 ) ) 			// k
 800bc3e:	4b56      	ldr	r3, [pc, #344]	; (800bd98 <MAP_moveNextBlock_Sura+0x4d8>)
 800bc40:	781b      	ldrb	r3, [r3, #0]
					( ( en_Head == SOUTH ) && ( ( g_sysMap[my][mx] & 0x08 ) != 0 ) )  ||		// 
 800bc42:	2b03      	cmp	r3, #3
 800bc44:	d123      	bne.n	800bc8e <MAP_moveNextBlock_Sura+0x3ce>
					( ( en_Head == WEST  ) && ( ( g_sysMap[my][mx] & 0x01 ) != 0 ) ) 			// k
 800bc46:	4b55      	ldr	r3, [pc, #340]	; (800bd9c <MAP_moveNextBlock_Sura+0x4dc>)
 800bc48:	781b      	ldrb	r3, [r3, #0]
 800bc4a:	4618      	mov	r0, r3
 800bc4c:	4b54      	ldr	r3, [pc, #336]	; (800bda0 <MAP_moveNextBlock_Sura+0x4e0>)
 800bc4e:	781b      	ldrb	r3, [r3, #0]
 800bc50:	4619      	mov	r1, r3
 800bc52:	4a54      	ldr	r2, [pc, #336]	; (800bda4 <MAP_moveNextBlock_Sura+0x4e4>)
 800bc54:	0143      	lsls	r3, r0, #5
 800bc56:	4413      	add	r3, r2
 800bc58:	440b      	add	r3, r1
 800bc5a:	781b      	ldrb	r3, [r3, #0]
 800bc5c:	f003 0301 	and.w	r3, r3, #1
 800bc60:	2b00      	cmp	r3, #0
 800bc62:	d014      	beq.n	800bc8e <MAP_moveNextBlock_Sura+0x3ce>
					MOT_goBlock_FinSpeed( 0.5, 0 );		// Oi
 800bc64:	eddf 0a50 	vldr	s1, [pc, #320]	; 800bda8 <MAP_moveNextBlock_Sura+0x4e8>
 800bc68:	eeb6 0a00 	vmov.f32	s0, #96	; 0x3f000000  0.5
 800bc6c:	f7fd fa62 	bl	8009134 <MOT_goBlock_FinSpeed>
					MOT_turn(MOT_L90);					// E90x
 800bc70:	2001      	movs	r0, #1
 800bc72:	f7fd faed 	bl	8009250 <MOT_turn>
					uc_SlaCnt = 0;
 800bc76:	4b46      	ldr	r3, [pc, #280]	; (800bd90 <MAP_moveNextBlock_Sura+0x4d0>)
 800bc78:	2200      	movs	r2, #0
 800bc7a:	701a      	strb	r2, [r3, #0]
					MOT_goHitBackWall();					// obN
 800bc7c:	f7fd fe02 	bl	8009884 <MOT_goHitBackWall>
					f_MoveBackDist = MOVE_BACK_DIST;		// obN[]Z
 800bc80:	4b4a      	ldr	r3, [pc, #296]	; (800bdac <MAP_moveNextBlock_Sura+0x4ec>)
 800bc82:	4a4b      	ldr	r2, [pc, #300]	; (800bdb0 <MAP_moveNextBlock_Sura+0x4f0>)
 800bc84:	601a      	str	r2, [r3, #0]
					*p_type = TRUE;							// i{obNji
 800bc86:	683b      	ldr	r3, [r7, #0]
 800bc88:	2201      	movs	r2, #1
 800bc8a:	701a      	strb	r2, [r3, #0]
			break;
 800bc8c:	e070      	b.n	800bd70 <MAP_moveNextBlock_Sura+0x4b0>
					MOT_goSla( MOT_L90S, PARAM_getSra( SLA_90 ) );	// X[
 800bc8e:	2000      	movs	r0, #0
 800bc90:	f7f7 f9de 	bl	8003050 <PARAM_getSra>
 800bc94:	4603      	mov	r3, r0
 800bc96:	4619      	mov	r1, r3
 800bc98:	2001      	movs	r0, #1
 800bc9a:	f7fd fe41 	bl	8009920 <MOT_goSla>
					uc_SlaCnt++;
 800bc9e:	4b3c      	ldr	r3, [pc, #240]	; (800bd90 <MAP_moveNextBlock_Sura+0x4d0>)
 800bca0:	781b      	ldrb	r3, [r3, #0]
 800bca2:	3301      	adds	r3, #1
 800bca4:	b2da      	uxtb	r2, r3
 800bca6:	4b3a      	ldr	r3, [pc, #232]	; (800bd90 <MAP_moveNextBlock_Sura+0x4d0>)
 800bca8:	701a      	strb	r2, [r3, #0]
			break;
 800bcaa:	e061      	b.n	800bd70 <MAP_moveNextBlock_Sura+0x4b0>

		// ]
		case SOUTH:
			MOT_goBlock_FinSpeed( 0.5, 0 );			// Oi
 800bcac:	eddf 0a3e 	vldr	s1, [pc, #248]	; 800bda8 <MAP_moveNextBlock_Sura+0x4e8>
 800bcb0:	eeb6 0a00 	vmov.f32	s0, #96	; 0x3f000000  0.5
 800bcb4:	f7fd fa3e 	bl	8009134 <MOT_goBlock_FinSpeed>
			MOT_turn(MOT_R180);									// E180x
 800bcb8:	2002      	movs	r0, #2
 800bcba:	f7fd fac9 	bl	8009250 <MOT_turn>
			uc_SlaCnt = 0;
 800bcbe:	4b34      	ldr	r3, [pc, #208]	; (800bd90 <MAP_moveNextBlock_Sura+0x4d0>)
 800bcc0:	2200      	movs	r2, #0
 800bcc2:	701a      	strb	r2, [r3, #0]
			
			/* piobN{Zj */
			if( ( ( en_Head == NORTH ) && ( ( g_sysMap[my][mx] & 0x01 ) != 0 ) )  ||		// kk
 800bcc4:	4b34      	ldr	r3, [pc, #208]	; (800bd98 <MAP_moveNextBlock_Sura+0x4d8>)
 800bcc6:	781b      	ldrb	r3, [r3, #0]
 800bcc8:	2b00      	cmp	r3, #0
 800bcca:	d10e      	bne.n	800bcea <MAP_moveNextBlock_Sura+0x42a>
 800bccc:	4b33      	ldr	r3, [pc, #204]	; (800bd9c <MAP_moveNextBlock_Sura+0x4dc>)
 800bcce:	781b      	ldrb	r3, [r3, #0]
 800bcd0:	4618      	mov	r0, r3
 800bcd2:	4b33      	ldr	r3, [pc, #204]	; (800bda0 <MAP_moveNextBlock_Sura+0x4e0>)
 800bcd4:	781b      	ldrb	r3, [r3, #0]
 800bcd6:	4619      	mov	r1, r3
 800bcd8:	4a32      	ldr	r2, [pc, #200]	; (800bda4 <MAP_moveNextBlock_Sura+0x4e4>)
 800bcda:	0143      	lsls	r3, r0, #5
 800bcdc:	4413      	add	r3, r2
 800bcde:	440b      	add	r3, r1
 800bce0:	781b      	ldrb	r3, [r3, #0]
 800bce2:	f003 0301 	and.w	r3, r3, #1
 800bce6:	2b00      	cmp	r3, #0
 800bce8:	d138      	bne.n	800bd5c <MAP_moveNextBlock_Sura+0x49c>
				( ( en_Head == EAST  ) && ( ( g_sysMap[my][mx] & 0x02 ) != 0 ) )  ||		// 
 800bcea:	4b2b      	ldr	r3, [pc, #172]	; (800bd98 <MAP_moveNextBlock_Sura+0x4d8>)
 800bcec:	781b      	ldrb	r3, [r3, #0]
			if( ( ( en_Head == NORTH ) && ( ( g_sysMap[my][mx] & 0x01 ) != 0 ) )  ||		// kk
 800bcee:	2b01      	cmp	r3, #1
 800bcf0:	d10e      	bne.n	800bd10 <MAP_moveNextBlock_Sura+0x450>
				( ( en_Head == EAST  ) && ( ( g_sysMap[my][mx] & 0x02 ) != 0 ) )  ||		// 
 800bcf2:	4b2a      	ldr	r3, [pc, #168]	; (800bd9c <MAP_moveNextBlock_Sura+0x4dc>)
 800bcf4:	781b      	ldrb	r3, [r3, #0]
 800bcf6:	4618      	mov	r0, r3
 800bcf8:	4b29      	ldr	r3, [pc, #164]	; (800bda0 <MAP_moveNextBlock_Sura+0x4e0>)
 800bcfa:	781b      	ldrb	r3, [r3, #0]
 800bcfc:	4619      	mov	r1, r3
 800bcfe:	4a29      	ldr	r2, [pc, #164]	; (800bda4 <MAP_moveNextBlock_Sura+0x4e4>)
 800bd00:	0143      	lsls	r3, r0, #5
 800bd02:	4413      	add	r3, r2
 800bd04:	440b      	add	r3, r1
 800bd06:	781b      	ldrb	r3, [r3, #0]
 800bd08:	f003 0302 	and.w	r3, r3, #2
 800bd0c:	2b00      	cmp	r3, #0
 800bd0e:	d125      	bne.n	800bd5c <MAP_moveNextBlock_Sura+0x49c>
				( ( en_Head == SOUTH ) && ( ( g_sysMap[my][mx] & 0x04 ) != 0 ) )  ||		// 
 800bd10:	4b21      	ldr	r3, [pc, #132]	; (800bd98 <MAP_moveNextBlock_Sura+0x4d8>)
 800bd12:	781b      	ldrb	r3, [r3, #0]
				( ( en_Head == EAST  ) && ( ( g_sysMap[my][mx] & 0x02 ) != 0 ) )  ||		// 
 800bd14:	2b02      	cmp	r3, #2
 800bd16:	d10e      	bne.n	800bd36 <MAP_moveNextBlock_Sura+0x476>
				( ( en_Head == SOUTH ) && ( ( g_sysMap[my][mx] & 0x04 ) != 0 ) )  ||		// 
 800bd18:	4b20      	ldr	r3, [pc, #128]	; (800bd9c <MAP_moveNextBlock_Sura+0x4dc>)
 800bd1a:	781b      	ldrb	r3, [r3, #0]
 800bd1c:	4618      	mov	r0, r3
 800bd1e:	4b20      	ldr	r3, [pc, #128]	; (800bda0 <MAP_moveNextBlock_Sura+0x4e0>)
 800bd20:	781b      	ldrb	r3, [r3, #0]
 800bd22:	4619      	mov	r1, r3
 800bd24:	4a1f      	ldr	r2, [pc, #124]	; (800bda4 <MAP_moveNextBlock_Sura+0x4e4>)
 800bd26:	0143      	lsls	r3, r0, #5
 800bd28:	4413      	add	r3, r2
 800bd2a:	440b      	add	r3, r1
 800bd2c:	781b      	ldrb	r3, [r3, #0]
 800bd2e:	f003 0304 	and.w	r3, r3, #4
 800bd32:	2b00      	cmp	r3, #0
 800bd34:	d112      	bne.n	800bd5c <MAP_moveNextBlock_Sura+0x49c>
				( ( en_Head == WEST  ) && ( ( g_sysMap[my][mx] & 0x08 ) != 0 ) ) 			// 
 800bd36:	4b18      	ldr	r3, [pc, #96]	; (800bd98 <MAP_moveNextBlock_Sura+0x4d8>)
 800bd38:	781b      	ldrb	r3, [r3, #0]
				( ( en_Head == SOUTH ) && ( ( g_sysMap[my][mx] & 0x04 ) != 0 ) )  ||		// 
 800bd3a:	2b03      	cmp	r3, #3
 800bd3c:	d113      	bne.n	800bd66 <MAP_moveNextBlock_Sura+0x4a6>
				( ( en_Head == WEST  ) && ( ( g_sysMap[my][mx] & 0x08 ) != 0 ) ) 			// 
 800bd3e:	4b17      	ldr	r3, [pc, #92]	; (800bd9c <MAP_moveNextBlock_Sura+0x4dc>)
 800bd40:	781b      	ldrb	r3, [r3, #0]
 800bd42:	4618      	mov	r0, r3
 800bd44:	4b16      	ldr	r3, [pc, #88]	; (800bda0 <MAP_moveNextBlock_Sura+0x4e0>)
 800bd46:	781b      	ldrb	r3, [r3, #0]
 800bd48:	4619      	mov	r1, r3
 800bd4a:	4a16      	ldr	r2, [pc, #88]	; (800bda4 <MAP_moveNextBlock_Sura+0x4e4>)
 800bd4c:	0143      	lsls	r3, r0, #5
 800bd4e:	4413      	add	r3, r2
 800bd50:	440b      	add	r3, r1
 800bd52:	781b      	ldrb	r3, [r3, #0]
 800bd54:	f003 0308 	and.w	r3, r3, #8
 800bd58:	2b00      	cmp	r3, #0
 800bd5a:	d004      	beq.n	800bd66 <MAP_moveNextBlock_Sura+0x4a6>
			){
				MOT_goHitBackWall();					// obN
 800bd5c:	f7fd fd92 	bl	8009884 <MOT_goHitBackWall>
				f_MoveBackDist = MOVE_BACK_DIST;		// obN[]Z
 800bd60:	4b12      	ldr	r3, [pc, #72]	; (800bdac <MAP_moveNextBlock_Sura+0x4ec>)
 800bd62:	4a13      	ldr	r2, [pc, #76]	; (800bdb0 <MAP_moveNextBlock_Sura+0x4f0>)
 800bd64:	601a      	str	r2, [r3, #0]
			}
			*p_type = TRUE;								// {obNi
 800bd66:	683b      	ldr	r3, [r7, #0]
 800bd68:	2201      	movs	r2, #1
 800bd6a:	701a      	strb	r2, [r3, #0]
			break;
 800bd6c:	e000      	b.n	800bd70 <MAP_moveNextBlock_Sura+0x4b0>
			
		default:
			break;
 800bd6e:	bf00      	nop
		MAP_calcMouseDir(CONTOUR_SYSTEM, &en_head);			// MAP@isZo			 MAP
		MAP_moveNextBlock_Sura(en_head, p_type, TRUE );		// Pxoij
	}
	else{*/
		/* isXV */
		en_Head = (enMAP_HEAD_DIR)( (en_Head + en_head) & (MAP_HEAD_DIR_MAX-1) );
 800bd70:	4b09      	ldr	r3, [pc, #36]	; (800bd98 <MAP_moveNextBlock_Sura+0x4d8>)
 800bd72:	781a      	ldrb	r2, [r3, #0]
 800bd74:	79fb      	ldrb	r3, [r7, #7]
 800bd76:	4413      	add	r3, r2
 800bd78:	b2db      	uxtb	r3, r3
 800bd7a:	f003 0303 	and.w	r3, r3, #3
 800bd7e:	b2da      	uxtb	r2, r3
 800bd80:	4b05      	ldr	r3, [pc, #20]	; (800bd98 <MAP_moveNextBlock_Sura+0x4d8>)
 800bd82:	701a      	strb	r2, [r3, #0]
//	}
}
 800bd84:	bf00      	nop
 800bd86:	3708      	adds	r7, #8
 800bd88:	46bd      	mov	sp, r7
 800bd8a:	bd80      	pop	{r7, pc}
 800bd8c:	20000f00 	.word	0x20000f00
 800bd90:	200002a9 	.word	0x200002a9
 800bd94:	2000001c 	.word	0x2000001c
 800bd98:	20005538 	.word	0x20005538
 800bd9c:	20005531 	.word	0x20005531
 800bda0:	2000553b 	.word	0x2000553b
 800bda4:	200002dc 	.word	0x200002dc
 800bda8:	00000000 	.word	0x00000000
 800bdac:	20005534 	.word	0x20005534
 800bdb0:	3e75c28f 	.word	0x3e75c28f

0800bdb4 <MAP_actGoal>:

void MAP_actGoal( void )
{	
 800bdb4:	b580      	push	{r7, lr}
 800bdb6:	af00      	add	r7, sp, #0
	MOT_goBlock_FinSpeed( 0.5, 0 );			// Oi
 800bdb8:	eddf 0a0f 	vldr	s1, [pc, #60]	; 800bdf8 <MAP_actGoal+0x44>
 800bdbc:	eeb6 0a00 	vmov.f32	s0, #96	; 0x3f000000  0.5
 800bdc0:	f7fd f9b8 	bl	8009134 <MOT_goBlock_FinSpeed>
	LL_mDelay(500);
 800bdc4:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 800bdc8:	f001 ff1a 	bl	800dc00 <LL_mDelay>
	MOT_turn(MOT_R180);										// E180x
 800bdcc:	2002      	movs	r0, #2
 800bdce:	f7fd fa3f 	bl	8009250 <MOT_turn>
	LL_mDelay(500);
 800bdd2:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 800bdd6:	f001 ff13 	bl	800dc00 <LL_mDelay>
	
//	MAP_SaveMapData();						// HobNAbv
	log_flag_off();
 800bdda:	f7fb feb7 	bl	8007b4c <log_flag_off>
	MAP_actGoalLED();
 800bdde:	f000 f80f 	bl	800be00 <MAP_actGoalLED>
	
	en_Head = (enMAP_HEAD_DIR)( (en_Head + 2) & (MAP_HEAD_DIR_MAX-1) );			//	isXV
 800bde2:	4b06      	ldr	r3, [pc, #24]	; (800bdfc <MAP_actGoal+0x48>)
 800bde4:	781b      	ldrb	r3, [r3, #0]
 800bde6:	3302      	adds	r3, #2
 800bde8:	b2db      	uxtb	r3, r3
 800bdea:	f003 0303 	and.w	r3, r3, #3
 800bdee:	b2da      	uxtb	r2, r3
 800bdf0:	4b02      	ldr	r3, [pc, #8]	; (800bdfc <MAP_actGoal+0x48>)
 800bdf2:	701a      	strb	r2, [r3, #0]

}
 800bdf4:	bf00      	nop
 800bdf6:	bd80      	pop	{r7, pc}
 800bdf8:	00000000 	.word	0x00000000
 800bdfc:	20005538 	.word	0x20005538

0800be00 <MAP_actGoalLED>:

void MAP_actGoalLED( void )
{
 800be00:	b580      	push	{r7, lr}
 800be02:	b082      	sub	sp, #8
 800be04:	af00      	add	r7, sp, #0
	int i;
	for(i = 0;i<2;i++)
 800be06:	2300      	movs	r3, #0
 800be08:	607b      	str	r3, [r7, #4]
 800be0a:	e020      	b.n	800be4e <MAP_actGoalLED+0x4e>
	{
		SetLED(0x02);
 800be0c:	2002      	movs	r0, #2
 800be0e:	f7f6 f897 	bl	8001f40 <SetLED>
		LL_mDelay(100);
 800be12:	2064      	movs	r0, #100	; 0x64
 800be14:	f001 fef4 	bl	800dc00 <LL_mDelay>
		SetLED(0x04);
 800be18:	2004      	movs	r0, #4
 800be1a:	f7f6 f891 	bl	8001f40 <SetLED>
		LL_mDelay(100);
 800be1e:	2064      	movs	r0, #100	; 0x64
 800be20:	f001 feee 	bl	800dc00 <LL_mDelay>
		SetLED(0x08);
 800be24:	2008      	movs	r0, #8
 800be26:	f7f6 f88b 	bl	8001f40 <SetLED>
		LL_mDelay(100);
 800be2a:	2064      	movs	r0, #100	; 0x64
 800be2c:	f001 fee8 	bl	800dc00 <LL_mDelay>
		SetLED(0x04);
 800be30:	2004      	movs	r0, #4
 800be32:	f7f6 f885 	bl	8001f40 <SetLED>
		LL_mDelay(100);
 800be36:	2064      	movs	r0, #100	; 0x64
 800be38:	f001 fee2 	bl	800dc00 <LL_mDelay>
		SetLED(0x02);
 800be3c:	2002      	movs	r0, #2
 800be3e:	f7f6 f87f 	bl	8001f40 <SetLED>
		LL_mDelay(100);
 800be42:	2064      	movs	r0, #100	; 0x64
 800be44:	f001 fedc 	bl	800dc00 <LL_mDelay>
	for(i = 0;i<2;i++)
 800be48:	687b      	ldr	r3, [r7, #4]
 800be4a:	3301      	adds	r3, #1
 800be4c:	607b      	str	r3, [r7, #4]
 800be4e:	687b      	ldr	r3, [r7, #4]
 800be50:	2b01      	cmp	r3, #1
 800be52:	dddb      	ble.n	800be0c <MAP_actGoalLED+0xc>
	}
	LL_mDelay(100);
 800be54:	2064      	movs	r0, #100	; 0x64
 800be56:	f001 fed3 	bl	800dc00 <LL_mDelay>
	map_write();
 800be5a:	f7fe ff77 	bl	800ad4c <map_write>
	SetLED(0x00);
 800be5e:	2000      	movs	r0, #0
 800be60:	f7f6 f86e 	bl	8001f40 <SetLED>
}
 800be64:	bf00      	nop
 800be66:	3708      	adds	r7, #8
 800be68:	46bd      	mov	sp, r7
 800be6a:	bd80      	pop	{r7, pc}

0800be6c <MAP_Goalsize>:

void MAP_Goalsize(int size)
{
 800be6c:	b480      	push	{r7}
 800be6e:	b083      	sub	sp, #12
 800be70:	af00      	add	r7, sp, #0
 800be72:	6078      	str	r0, [r7, #4]
	GOAL_SIZE= size;
 800be74:	687b      	ldr	r3, [r7, #4]
 800be76:	b2da      	uxtb	r2, r3
 800be78:	4b13      	ldr	r3, [pc, #76]	; (800bec8 <MAP_Goalsize+0x5c>)
 800be7a:	701a      	strb	r2, [r3, #0]
	if (size == 4) {
 800be7c:	687b      	ldr	r3, [r7, #4]
 800be7e:	2b04      	cmp	r3, #4
 800be80:	d10c      	bne.n	800be9c <MAP_Goalsize+0x30>
		uc_max_x = uc_max_x + 1;
 800be82:	4b12      	ldr	r3, [pc, #72]	; (800becc <MAP_Goalsize+0x60>)
 800be84:	781b      	ldrb	r3, [r3, #0]
 800be86:	3301      	adds	r3, #1
 800be88:	b2da      	uxtb	r2, r3
 800be8a:	4b10      	ldr	r3, [pc, #64]	; (800becc <MAP_Goalsize+0x60>)
 800be8c:	701a      	strb	r2, [r3, #0]
		uc_max_y = uc_max_y + 1;
 800be8e:	4b10      	ldr	r3, [pc, #64]	; (800bed0 <MAP_Goalsize+0x64>)
 800be90:	781b      	ldrb	r3, [r3, #0]
 800be92:	3301      	adds	r3, #1
 800be94:	b2da      	uxtb	r2, r3
 800be96:	4b0e      	ldr	r3, [pc, #56]	; (800bed0 <MAP_Goalsize+0x64>)
 800be98:	701a      	strb	r2, [r3, #0]
	}
	else if (size == 9) {
		uc_max_x = uc_max_x + 2;
		uc_max_y = uc_max_y + 2;
	}
}
 800be9a:	e00e      	b.n	800beba <MAP_Goalsize+0x4e>
	else if (size == 9) {
 800be9c:	687b      	ldr	r3, [r7, #4]
 800be9e:	2b09      	cmp	r3, #9
 800bea0:	d10b      	bne.n	800beba <MAP_Goalsize+0x4e>
		uc_max_x = uc_max_x + 2;
 800bea2:	4b0a      	ldr	r3, [pc, #40]	; (800becc <MAP_Goalsize+0x60>)
 800bea4:	781b      	ldrb	r3, [r3, #0]
 800bea6:	3302      	adds	r3, #2
 800bea8:	b2da      	uxtb	r2, r3
 800beaa:	4b08      	ldr	r3, [pc, #32]	; (800becc <MAP_Goalsize+0x60>)
 800beac:	701a      	strb	r2, [r3, #0]
		uc_max_y = uc_max_y + 2;
 800beae:	4b08      	ldr	r3, [pc, #32]	; (800bed0 <MAP_Goalsize+0x64>)
 800beb0:	781b      	ldrb	r3, [r3, #0]
 800beb2:	3302      	adds	r3, #2
 800beb4:	b2da      	uxtb	r2, r3
 800beb6:	4b06      	ldr	r3, [pc, #24]	; (800bed0 <MAP_Goalsize+0x64>)
 800beb8:	701a      	strb	r2, [r3, #0]
}
 800beba:	bf00      	nop
 800bebc:	370c      	adds	r7, #12
 800bebe:	46bd      	mov	sp, r7
 800bec0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bec4:	4770      	bx	lr
 800bec6:	bf00      	nop
 800bec8:	2000553a 	.word	0x2000553a
 800becc:	2000001a 	.word	0x2000001a
 800bed0:	2000001b 	.word	0x2000001b

0800bed4 <MAP_makeReturnContourMap>:

void  MAP_makeReturnContourMap(uint8_t uc_staX,uint8_t uc_staY) 
{
 800bed4:	b480      	push	{r7}
 800bed6:	b087      	sub	sp, #28
 800bed8:	af00      	add	r7, sp, #0
 800beda:	4603      	mov	r3, r0
 800bedc:	460a      	mov	r2, r1
 800bede:	71fb      	strb	r3, [r7, #7]
 800bee0:	4613      	mov	r3, r2
 800bee2:	71bb      	strb	r3, [r7, #6]
	uint16_t		uc_new;			// Vl
	uint16_t		uc_level;		// 
	uint8_t		uc_wallData;	// 

	/* }bv */
	for (i = 0; i < MAP_SMAP_MAX_VAL; i++) {
 800bee4:	2300      	movs	r3, #0
 800bee6:	827b      	strh	r3, [r7, #18]
 800bee8:	e010      	b.n	800bf0c <MAP_makeReturnContourMap+0x38>
		us_cmap[i / MAP_Y_SIZE][i & (MAP_X_SIZE - 1)] = MAP_SMAP_MAX_VAL - 1;
 800beea:	8a7b      	ldrh	r3, [r7, #18]
 800beec:	095b      	lsrs	r3, r3, #5
 800beee:	b29b      	uxth	r3, r3
 800bef0:	461a      	mov	r2, r3
 800bef2:	8a7b      	ldrh	r3, [r7, #18]
 800bef4:	f003 031f 	and.w	r3, r3, #31
 800bef8:	4972      	ldr	r1, [pc, #456]	; (800c0c4 <MAP_makeReturnContourMap+0x1f0>)
 800befa:	0152      	lsls	r2, r2, #5
 800befc:	4413      	add	r3, r2
 800befe:	f240 32ff 	movw	r2, #1023	; 0x3ff
 800bf02:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
	for (i = 0; i < MAP_SMAP_MAX_VAL; i++) {
 800bf06:	8a7b      	ldrh	r3, [r7, #18]
 800bf08:	3301      	adds	r3, #1
 800bf0a:	827b      	strh	r3, [r7, #18]
 800bf0c:	8a7b      	ldrh	r3, [r7, #18]
 800bf0e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800bf12:	d3ea      	bcc.n	800beea <MAP_makeReturnContourMap+0x16>
	}
	/* Wn_0 */
	us_cmap[0][0] = 0;
 800bf14:	4b6b      	ldr	r3, [pc, #428]	; (800c0c4 <MAP_makeReturnContourMap+0x1f0>)
 800bf16:	2200      	movs	r2, #0
 800bf18:	801a      	strh	r2, [r3, #0]

	/* }bv */
	uc_dase = 0;
 800bf1a:	2300      	movs	r3, #0
 800bf1c:	823b      	strh	r3, [r7, #16]
	do {
		uc_level = 0;
 800bf1e:	2300      	movs	r3, #0
 800bf20:	81fb      	strh	r3, [r7, #14]
		uc_new = uc_dase + 1;
 800bf22:	8a3b      	ldrh	r3, [r7, #16]
 800bf24:	3301      	adds	r3, #1
 800bf26:	81bb      	strh	r3, [r7, #12]
		for (y = 0; y < MAP_Y_SIZE; y++) {
 800bf28:	2300      	movs	r3, #0
 800bf2a:	82bb      	strh	r3, [r7, #20]
 800bf2c:	e0b8      	b.n	800c0a0 <MAP_makeReturnContourMap+0x1cc>
			for (x = 0; x < MAP_X_SIZE; x++) {
 800bf2e:	2300      	movs	r3, #0
 800bf30:	82fb      	strh	r3, [r7, #22]
 800bf32:	e0ac      	b.n	800c08e <MAP_makeReturnContourMap+0x1ba>
				if ((us_cmap[uc_staY][uc_staX] != MAP_SMAP_MAX_VAL - 1) && (us_cmap[uc_staY][uc_staX] + 2 < uc_new))break;
 800bf34:	79ba      	ldrb	r2, [r7, #6]
 800bf36:	79fb      	ldrb	r3, [r7, #7]
 800bf38:	4962      	ldr	r1, [pc, #392]	; (800c0c4 <MAP_makeReturnContourMap+0x1f0>)
 800bf3a:	0152      	lsls	r2, r2, #5
 800bf3c:	4413      	add	r3, r2
 800bf3e:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 800bf42:	f240 32ff 	movw	r2, #1023	; 0x3ff
 800bf46:	4293      	cmp	r3, r2
 800bf48:	d00b      	beq.n	800bf62 <MAP_makeReturnContourMap+0x8e>
 800bf4a:	79ba      	ldrb	r2, [r7, #6]
 800bf4c:	79fb      	ldrb	r3, [r7, #7]
 800bf4e:	495d      	ldr	r1, [pc, #372]	; (800c0c4 <MAP_makeReturnContourMap+0x1f0>)
 800bf50:	0152      	lsls	r2, r2, #5
 800bf52:	4413      	add	r3, r2
 800bf54:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 800bf58:	1c9a      	adds	r2, r3, #2
 800bf5a:	89bb      	ldrh	r3, [r7, #12]
 800bf5c:	429a      	cmp	r2, r3
 800bf5e:	f2c0 809b 	blt.w	800c098 <MAP_makeReturnContourMap+0x1c4>
				if (us_cmap[y][x] == uc_dase) {
 800bf62:	8aba      	ldrh	r2, [r7, #20]
 800bf64:	8afb      	ldrh	r3, [r7, #22]
 800bf66:	4957      	ldr	r1, [pc, #348]	; (800c0c4 <MAP_makeReturnContourMap+0x1f0>)
 800bf68:	0152      	lsls	r2, r2, #5
 800bf6a:	4413      	add	r3, r2
 800bf6c:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 800bf70:	8a3a      	ldrh	r2, [r7, #16]
 800bf72:	429a      	cmp	r2, r3
 800bf74:	f040 8088 	bne.w	800c088 <MAP_makeReturnContourMap+0x1b4>
					uc_wallData = g_sysMap[y][x];
 800bf78:	8aba      	ldrh	r2, [r7, #20]
 800bf7a:	8afb      	ldrh	r3, [r7, #22]
 800bf7c:	4952      	ldr	r1, [pc, #328]	; (800c0c8 <MAP_makeReturnContourMap+0x1f4>)
 800bf7e:	0152      	lsls	r2, r2, #5
 800bf80:	440a      	add	r2, r1
 800bf82:	4413      	add	r3, r2
 800bf84:	781b      	ldrb	r3, [r3, #0]
 800bf86:	72fb      	strb	r3, [r7, #11]
					/* Ts */
	
						if (((uc_wallData & 0x01) == 0x00) && (y != (MAP_Y_SIZE - 1))) {
 800bf88:	7afb      	ldrb	r3, [r7, #11]
 800bf8a:	f003 0301 	and.w	r3, r3, #1
 800bf8e:	2b00      	cmp	r3, #0
 800bf90:	d11a      	bne.n	800bfc8 <MAP_makeReturnContourMap+0xf4>
 800bf92:	8abb      	ldrh	r3, [r7, #20]
 800bf94:	2b1f      	cmp	r3, #31
 800bf96:	d017      	beq.n	800bfc8 <MAP_makeReturnContourMap+0xf4>
							if (us_cmap[y + 1][x] == MAP_SMAP_MAX_VAL - 1) {
 800bf98:	8abb      	ldrh	r3, [r7, #20]
 800bf9a:	1c5a      	adds	r2, r3, #1
 800bf9c:	8afb      	ldrh	r3, [r7, #22]
 800bf9e:	4949      	ldr	r1, [pc, #292]	; (800c0c4 <MAP_makeReturnContourMap+0x1f0>)
 800bfa0:	0152      	lsls	r2, r2, #5
 800bfa2:	4413      	add	r3, r2
 800bfa4:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 800bfa8:	f240 32ff 	movw	r2, #1023	; 0x3ff
 800bfac:	4293      	cmp	r3, r2
 800bfae:	d10b      	bne.n	800bfc8 <MAP_makeReturnContourMap+0xf4>
								us_cmap[y + 1][x] = uc_new;
 800bfb0:	8abb      	ldrh	r3, [r7, #20]
 800bfb2:	1c5a      	adds	r2, r3, #1
 800bfb4:	8afb      	ldrh	r3, [r7, #22]
 800bfb6:	4943      	ldr	r1, [pc, #268]	; (800c0c4 <MAP_makeReturnContourMap+0x1f0>)
 800bfb8:	0152      	lsls	r2, r2, #5
 800bfba:	4413      	add	r3, r2
 800bfbc:	89ba      	ldrh	r2, [r7, #12]
 800bfbe:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
								uc_level++;
 800bfc2:	89fb      	ldrh	r3, [r7, #14]
 800bfc4:	3301      	adds	r3, #1
 800bfc6:	81fb      	strh	r3, [r7, #14]
							}
						}
						if (((uc_wallData & 0x02) == 0x00) && (x != (MAP_X_SIZE - 1))) {
 800bfc8:	7afb      	ldrb	r3, [r7, #11]
 800bfca:	f003 0302 	and.w	r3, r3, #2
 800bfce:	2b00      	cmp	r3, #0
 800bfd0:	d11a      	bne.n	800c008 <MAP_makeReturnContourMap+0x134>
 800bfd2:	8afb      	ldrh	r3, [r7, #22]
 800bfd4:	2b1f      	cmp	r3, #31
 800bfd6:	d017      	beq.n	800c008 <MAP_makeReturnContourMap+0x134>
							if (us_cmap[y][x + 1] == MAP_SMAP_MAX_VAL - 1) {
 800bfd8:	8aba      	ldrh	r2, [r7, #20]
 800bfda:	8afb      	ldrh	r3, [r7, #22]
 800bfdc:	3301      	adds	r3, #1
 800bfde:	4939      	ldr	r1, [pc, #228]	; (800c0c4 <MAP_makeReturnContourMap+0x1f0>)
 800bfe0:	0152      	lsls	r2, r2, #5
 800bfe2:	4413      	add	r3, r2
 800bfe4:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 800bfe8:	f240 32ff 	movw	r2, #1023	; 0x3ff
 800bfec:	4293      	cmp	r3, r2
 800bfee:	d10b      	bne.n	800c008 <MAP_makeReturnContourMap+0x134>
								us_cmap[y][x + 1] = uc_new;
 800bff0:	8aba      	ldrh	r2, [r7, #20]
 800bff2:	8afb      	ldrh	r3, [r7, #22]
 800bff4:	3301      	adds	r3, #1
 800bff6:	4933      	ldr	r1, [pc, #204]	; (800c0c4 <MAP_makeReturnContourMap+0x1f0>)
 800bff8:	0152      	lsls	r2, r2, #5
 800bffa:	4413      	add	r3, r2
 800bffc:	89ba      	ldrh	r2, [r7, #12]
 800bffe:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
								uc_level++;
 800c002:	89fb      	ldrh	r3, [r7, #14]
 800c004:	3301      	adds	r3, #1
 800c006:	81fb      	strh	r3, [r7, #14]
							}
						}
						if (((uc_wallData & 0x04) == 0x00) && (y != 0)) {
 800c008:	7afb      	ldrb	r3, [r7, #11]
 800c00a:	f003 0304 	and.w	r3, r3, #4
 800c00e:	2b00      	cmp	r3, #0
 800c010:	d11a      	bne.n	800c048 <MAP_makeReturnContourMap+0x174>
 800c012:	8abb      	ldrh	r3, [r7, #20]
 800c014:	2b00      	cmp	r3, #0
 800c016:	d017      	beq.n	800c048 <MAP_makeReturnContourMap+0x174>
							if (us_cmap[y - 1][x] == MAP_SMAP_MAX_VAL - 1) {
 800c018:	8abb      	ldrh	r3, [r7, #20]
 800c01a:	1e5a      	subs	r2, r3, #1
 800c01c:	8afb      	ldrh	r3, [r7, #22]
 800c01e:	4929      	ldr	r1, [pc, #164]	; (800c0c4 <MAP_makeReturnContourMap+0x1f0>)
 800c020:	0152      	lsls	r2, r2, #5
 800c022:	4413      	add	r3, r2
 800c024:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 800c028:	f240 32ff 	movw	r2, #1023	; 0x3ff
 800c02c:	4293      	cmp	r3, r2
 800c02e:	d10b      	bne.n	800c048 <MAP_makeReturnContourMap+0x174>
								us_cmap[y - 1][x] = uc_new;
 800c030:	8abb      	ldrh	r3, [r7, #20]
 800c032:	1e5a      	subs	r2, r3, #1
 800c034:	8afb      	ldrh	r3, [r7, #22]
 800c036:	4923      	ldr	r1, [pc, #140]	; (800c0c4 <MAP_makeReturnContourMap+0x1f0>)
 800c038:	0152      	lsls	r2, r2, #5
 800c03a:	4413      	add	r3, r2
 800c03c:	89ba      	ldrh	r2, [r7, #12]
 800c03e:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
								uc_level++;
 800c042:	89fb      	ldrh	r3, [r7, #14]
 800c044:	3301      	adds	r3, #1
 800c046:	81fb      	strh	r3, [r7, #14]
							}
						}
						if (((uc_wallData & 0x08) == 0x00) && (x != 0)) {
 800c048:	7afb      	ldrb	r3, [r7, #11]
 800c04a:	f003 0308 	and.w	r3, r3, #8
 800c04e:	2b00      	cmp	r3, #0
 800c050:	d11a      	bne.n	800c088 <MAP_makeReturnContourMap+0x1b4>
 800c052:	8afb      	ldrh	r3, [r7, #22]
 800c054:	2b00      	cmp	r3, #0
 800c056:	d017      	beq.n	800c088 <MAP_makeReturnContourMap+0x1b4>
							if (us_cmap[y][x - 1] == MAP_SMAP_MAX_VAL - 1) {
 800c058:	8aba      	ldrh	r2, [r7, #20]
 800c05a:	8afb      	ldrh	r3, [r7, #22]
 800c05c:	3b01      	subs	r3, #1
 800c05e:	4919      	ldr	r1, [pc, #100]	; (800c0c4 <MAP_makeReturnContourMap+0x1f0>)
 800c060:	0152      	lsls	r2, r2, #5
 800c062:	4413      	add	r3, r2
 800c064:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 800c068:	f240 32ff 	movw	r2, #1023	; 0x3ff
 800c06c:	4293      	cmp	r3, r2
 800c06e:	d10b      	bne.n	800c088 <MAP_makeReturnContourMap+0x1b4>
								us_cmap[y][x - 1] = uc_new;
 800c070:	8aba      	ldrh	r2, [r7, #20]
 800c072:	8afb      	ldrh	r3, [r7, #22]
 800c074:	3b01      	subs	r3, #1
 800c076:	4913      	ldr	r1, [pc, #76]	; (800c0c4 <MAP_makeReturnContourMap+0x1f0>)
 800c078:	0152      	lsls	r2, r2, #5
 800c07a:	4413      	add	r3, r2
 800c07c:	89ba      	ldrh	r2, [r7, #12]
 800c07e:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
								uc_level++;
 800c082:	89fb      	ldrh	r3, [r7, #14]
 800c084:	3301      	adds	r3, #1
 800c086:	81fb      	strh	r3, [r7, #14]
			for (x = 0; x < MAP_X_SIZE; x++) {
 800c088:	8afb      	ldrh	r3, [r7, #22]
 800c08a:	3301      	adds	r3, #1
 800c08c:	82fb      	strh	r3, [r7, #22]
 800c08e:	8afb      	ldrh	r3, [r7, #22]
 800c090:	2b1f      	cmp	r3, #31
 800c092:	f67f af4f 	bls.w	800bf34 <MAP_makeReturnContourMap+0x60>
 800c096:	e000      	b.n	800c09a <MAP_makeReturnContourMap+0x1c6>
				if ((us_cmap[uc_staY][uc_staX] != MAP_SMAP_MAX_VAL - 1) && (us_cmap[uc_staY][uc_staX] + 2 < uc_new))break;
 800c098:	bf00      	nop
		for (y = 0; y < MAP_Y_SIZE; y++) {
 800c09a:	8abb      	ldrh	r3, [r7, #20]
 800c09c:	3301      	adds	r3, #1
 800c09e:	82bb      	strh	r3, [r7, #20]
 800c0a0:	8abb      	ldrh	r3, [r7, #20]
 800c0a2:	2b1f      	cmp	r3, #31
 800c0a4:	f67f af43 	bls.w	800bf2e <MAP_makeReturnContourMap+0x5a>
						}

				}
			}
		}
		uc_dase = uc_dase + 1;
 800c0a8:	8a3b      	ldrh	r3, [r7, #16]
 800c0aa:	3301      	adds	r3, #1
 800c0ac:	823b      	strh	r3, [r7, #16]
	} while (uc_level != 0);
 800c0ae:	89fb      	ldrh	r3, [r7, #14]
 800c0b0:	2b00      	cmp	r3, #0
 800c0b2:	f47f af34 	bne.w	800bf1e <MAP_makeReturnContourMap+0x4a>

}
 800c0b6:	bf00      	nop
 800c0b8:	371c      	adds	r7, #28
 800c0ba:	46bd      	mov	sp, r7
 800c0bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c0c0:	4770      	bx	lr
 800c0c2:	bf00      	nop
 800c0c4:	20000700 	.word	0x20000700
 800c0c8:	200002dc 	.word	0x200002dc

0800c0cc <MAP_searchGoal>:
void MAP_searchGoal(
	uint8_t 			uc_trgX, 		///< [in] WxW
	uint8_t 			uc_trgY, 		///< [in] WyW 
	enMAP_ACT_MODE 	en_type, 		///< [in] T@
	enSEARCH_MODE	en_search 		///< [in] T@
){
 800c0cc:	b590      	push	{r4, r7, lr}
 800c0ce:	b087      	sub	sp, #28
 800c0d0:	af02      	add	r7, sp, #8
 800c0d2:	4604      	mov	r4, r0
 800c0d4:	4608      	mov	r0, r1
 800c0d6:	4611      	mov	r1, r2
 800c0d8:	461a      	mov	r2, r3
 800c0da:	4623      	mov	r3, r4
 800c0dc:	71fb      	strb	r3, [r7, #7]
 800c0de:	4603      	mov	r3, r0
 800c0e0:	71bb      	strb	r3, [r7, #6]
 800c0e2:	460b      	mov	r3, r1
 800c0e4:	717b      	strb	r3, [r7, #5]
 800c0e6:	4613      	mov	r3, r2
 800c0e8:	713b      	strb	r3, [r7, #4]
	enMAP_HEAD_DIR	en_head = NORTH;
 800c0ea:	2300      	movs	r3, #0
 800c0ec:	72fb      	strb	r3, [r7, #11]
	bool		bl_type = TRUE;			// uAFALSE: POiATURE:Oi
 800c0ee:	2301      	movs	r3, #1
 800c0f0:	72bb      	strb	r3, [r7, #10]
	uint8_t uc_goalX;
	uint8_t uc_goalY;
	uint8_t uc_staX;
	uint8_t uc_staY;
	
	search_flag = TRUE;
 800c0f2:	4b95      	ldr	r3, [pc, #596]	; (800c348 <MAP_searchGoal+0x27c>)
 800c0f4:	2201      	movs	r2, #1
 800c0f6:	701a      	strb	r2, [r3, #0]

	if (en_search == SEARCH_RETURN){
 800c0f8:	793b      	ldrb	r3, [r7, #4]
 800c0fa:	2b03      	cmp	r3, #3
 800c0fc:	d122      	bne.n	800c144 <MAP_searchGoal+0x78>
		uc_goalX = uc_trgX;
 800c0fe:	79fb      	ldrb	r3, [r7, #7]
 800c100:	73fb      	strb	r3, [r7, #15]
		uc_goalY = uc_trgY;
 800c102:	79bb      	ldrb	r3, [r7, #6]
 800c104:	733b      	strb	r3, [r7, #12]
		uc_staX = mx;
 800c106:	4b91      	ldr	r3, [pc, #580]	; (800c34c <MAP_searchGoal+0x280>)
 800c108:	781b      	ldrb	r3, [r3, #0]
 800c10a:	73bb      	strb	r3, [r7, #14]
		uc_staY = my;
 800c10c:	4b90      	ldr	r3, [pc, #576]	; (800c350 <MAP_searchGoal+0x284>)
 800c10e:	781b      	ldrb	r3, [r3, #0]
 800c110:	737b      	strb	r3, [r7, #13]
//		printf("mx%d,my%d\n", mx, my);
//		MAP_makeContourMap(uc_trgX, uc_trgY, en_type);
		MAP_makeContourMap_kai2(uc_trgX, uc_trgY, en_type);
 800c112:	797a      	ldrb	r2, [r7, #5]
 800c114:	79b9      	ldrb	r1, [r7, #6]
 800c116:	79fb      	ldrb	r3, [r7, #7]
 800c118:	4618      	mov	r0, r3
 800c11a:	f7ff f835 	bl	800b188 <MAP_makeContourMap_kai2>
		MAP_searchCmdList(uc_staX, uc_staY, en_Head, uc_goalX, uc_goalX, &en_endDir);
 800c11e:	4b8d      	ldr	r3, [pc, #564]	; (800c354 <MAP_searchGoal+0x288>)
 800c120:	781a      	ldrb	r2, [r3, #0]
 800c122:	7bfc      	ldrb	r4, [r7, #15]
 800c124:	7b79      	ldrb	r1, [r7, #13]
 800c126:	7bb8      	ldrb	r0, [r7, #14]
 800c128:	f107 0309 	add.w	r3, r7, #9
 800c12c:	9301      	str	r3, [sp, #4]
 800c12e:	7bfb      	ldrb	r3, [r7, #15]
 800c130:	9300      	str	r3, [sp, #0]
 800c132:	4623      	mov	r3, r4
 800c134:	f7fe fbee 	bl	800a914 <MAP_searchCmdList>
		uc_trgX = Return_X;
 800c138:	4b87      	ldr	r3, [pc, #540]	; (800c358 <MAP_searchGoal+0x28c>)
 800c13a:	781b      	ldrb	r3, [r3, #0]
 800c13c:	71fb      	strb	r3, [r7, #7]
		uc_trgY = Return_Y;
 800c13e:	4b87      	ldr	r3, [pc, #540]	; (800c35c <MAP_searchGoal+0x290>)
 800c140:	781b      	ldrb	r3, [r3, #0]
 800c142:	71bb      	strb	r3, [r7, #6]
//		MAP_showcountLog();
	}

//	SYS_setDisable( SYS_MODE );				// [hX~

	MOT_setTrgtSpeed(SEARCH_SPEED);		// Wx
 800c144:	ed9f 0a86 	vldr	s0, [pc, #536]	; 800c360 <MAP_searchGoal+0x294>
 800c148:	f7fd fb76 	bl	8009838 <MOT_setTrgtSpeed>
	MOT_setNowSpeed( 0.0f );
 800c14c:	ed9f 0a85 	vldr	s0, [pc, #532]	; 800c364 <MAP_searchGoal+0x298>
 800c150:	f7fd fb88 	bl	8009864 <MOT_setNowSpeed>
	f_MoveBackDist = 0;
 800c154:	4b84      	ldr	r3, [pc, #528]	; (800c368 <MAP_searchGoal+0x29c>)
 800c156:	f04f 0200 	mov.w	r2, #0
 800c15a:	601a      	str	r2, [r3, #0]
	uc_SlaCnt = 0;
 800c15c:	4b83      	ldr	r3, [pc, #524]	; (800c36c <MAP_searchGoal+0x2a0>)
 800c15e:	2200      	movs	r2, #0
 800c160:	701a      	strb	r2, [r3, #0]
	if(uc_trgX == GOAL_MAP_X && uc_trgY == GOAL_MAP_Y){
 800c162:	4b83      	ldr	r3, [pc, #524]	; (800c370 <MAP_searchGoal+0x2a4>)
 800c164:	781b      	ldrb	r3, [r3, #0]
 800c166:	79fa      	ldrb	r2, [r7, #7]
 800c168:	429a      	cmp	r2, r3
 800c16a:	d107      	bne.n	800c17c <MAP_searchGoal+0xb0>
 800c16c:	4b81      	ldr	r3, [pc, #516]	; (800c374 <MAP_searchGoal+0x2a8>)
 800c16e:	781b      	ldrb	r3, [r3, #0]
 800c170:	79ba      	ldrb	r2, [r7, #6]
 800c172:	429a      	cmp	r2, r3
 800c174:	d102      	bne.n	800c17c <MAP_searchGoal+0xb0>
		f_MoveBackDist = MOVE_BACK_DIST;
 800c176:	4b7c      	ldr	r3, [pc, #496]	; (800c368 <MAP_searchGoal+0x29c>)
 800c178:	4a7f      	ldr	r2, [pc, #508]	; (800c378 <MAP_searchGoal+0x2ac>)
 800c17a:	601a      	str	r2, [r3, #0]
	}
	
	log_flag_on();	//OX^[gij
 800c17c:	f7fb fcda 	bl	8007b34 <log_flag_on>
	
	/* HT */
	while(1){
		MAP_refMousePos( en_Head );								// WXV
 800c180:	4b74      	ldr	r3, [pc, #464]	; (800c354 <MAP_searchGoal+0x288>)
 800c182:	781b      	ldrb	r3, [r3, #0]
 800c184:	4618      	mov	r0, r3
 800c186:	f7ff faad 	bl	800b6e4 <MAP_refMousePos>
//		MAP_makeContourMap( uc_trgX, uc_trgY, en_type );		// }bv
		
		/* MnT */
		if( SEARCH_TURN == en_search ){
 800c18a:	793b      	ldrb	r3, [r7, #4]
 800c18c:	2b00      	cmp	r3, #0
 800c18e:	d132      	bne.n	800c1f6 <MAP_searchGoal+0x12a>
//			MAP_makeContourMap( uc_trgX, uc_trgY, en_type );		// }bv
			MAP_makeContourMap_kai2(uc_trgX, uc_trgY, en_type);
 800c190:	797a      	ldrb	r2, [r7, #5]
 800c192:	79b9      	ldrb	r1, [r7, #6]
 800c194:	79fb      	ldrb	r3, [r7, #7]
 800c196:	4618      	mov	r0, r3
 800c198:	f7fe fff6 	bl	800b188 <MAP_makeContourMap_kai2>
			if( TRUE == bl_type ){
 800c19c:	7abb      	ldrb	r3, [r7, #10]
 800c19e:	2b00      	cmp	r3, #0
 800c1a0:	d00c      	beq.n	800c1bc <MAP_searchGoal+0xf0>
				MOT_goBlock_FinSpeed( 0.5 + f_MoveBackDist, SEARCH_SPEED );		// Oi(obN)
 800c1a2:	4b71      	ldr	r3, [pc, #452]	; (800c368 <MAP_searchGoal+0x29c>)
 800c1a4:	edd3 7a00 	vldr	s15, [r3]
 800c1a8:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 800c1ac:	ee77 7a87 	vadd.f32	s15, s15, s14
 800c1b0:	eddf 0a6b 	vldr	s1, [pc, #428]	; 800c360 <MAP_searchGoal+0x294>
 800c1b4:	eeb0 0a67 	vmov.f32	s0, s15
 800c1b8:	f7fc ffbc 	bl	8009134 <MOT_goBlock_FinSpeed>
			}
			MAP_makeMapData();												// f[^Hf[^			 f[^~X
 800c1bc:	f7fe fee0 	bl	800af80 <MAP_makeMapData>
			MAP_calcMouseDir(CONTOUR_SYSTEM, &en_head);						// MAP@isZo			 MAP
 800c1c0:	f107 030b 	add.w	r3, r7, #11
 800c1c4:	4619      	mov	r1, r3
 800c1c6:	2000      	movs	r0, #0
 800c1c8:	f7ff f980 	bl	800b4cc <MAP_calcMouseDir>
			
			/*  */
			if(( mx == uc_trgX ) && ( my == uc_trgY )){
 800c1cc:	4b5f      	ldr	r3, [pc, #380]	; (800c34c <MAP_searchGoal+0x280>)
 800c1ce:	781b      	ldrb	r3, [r3, #0]
 800c1d0:	79fa      	ldrb	r2, [r7, #7]
 800c1d2:	429a      	cmp	r2, r3
 800c1d4:	d107      	bne.n	800c1e6 <MAP_searchGoal+0x11a>
 800c1d6:	4b5e      	ldr	r3, [pc, #376]	; (800c350 <MAP_searchGoal+0x284>)
 800c1d8:	781b      	ldrb	r3, [r3, #0]
 800c1da:	79ba      	ldrb	r2, [r7, #6]
 800c1dc:	429a      	cmp	r2, r3
 800c1de:	d102      	bne.n	800c1e6 <MAP_searchGoal+0x11a>
				MAP_actGoal();										// S[
 800c1e0:	f7ff fde8 	bl	800bdb4 <MAP_actGoal>
				break;
 800c1e4:	e0a4      	b.n	800c330 <MAP_searchGoal+0x264>
			}
			else{
				MAP_moveNextBlock(en_head, &bl_type);				// 								 [X`FbN{x{{Mn
 800c1e6:	7afb      	ldrb	r3, [r7, #11]
 800c1e8:	f107 020a 	add.w	r2, r7, #10
 800c1ec:	4611      	mov	r1, r2
 800c1ee:	4618      	mov	r0, r3
 800c1f0:	f7ff fab4 	bl	800b75c <MAP_moveNextBlock>
 800c1f4:	e081      	b.n	800c2fa <MAP_searchGoal+0x22e>
			}
		}
		/* X[T */
		else if( SEARCH_SURA == en_search ){
 800c1f6:	793b      	ldrb	r3, [r7, #4]
 800c1f8:	2b01      	cmp	r3, #1
 800c1fa:	d132      	bne.n	800c262 <MAP_searchGoal+0x196>
//			MAP_makeContourMap( uc_trgX, uc_trgY, en_type );		// }bv
			MAP_makeContourMap_kai2(uc_trgX, uc_trgY, en_type);
 800c1fc:	797a      	ldrb	r2, [r7, #5]
 800c1fe:	79b9      	ldrb	r1, [r7, #6]
 800c200:	79fb      	ldrb	r3, [r7, #7]
 800c202:	4618      	mov	r0, r3
 800c204:	f7fe ffc0 	bl	800b188 <MAP_makeContourMap_kai2>
			if( TRUE == bl_type ){
 800c208:	7abb      	ldrb	r3, [r7, #10]
 800c20a:	2b00      	cmp	r3, #0
 800c20c:	d00c      	beq.n	800c228 <MAP_searchGoal+0x15c>
				
				MOT_goBlock_FinSpeed( 0.5 + f_MoveBackDist, SEARCH_SPEED );		// Oi(obN)
 800c20e:	4b56      	ldr	r3, [pc, #344]	; (800c368 <MAP_searchGoal+0x29c>)
 800c210:	edd3 7a00 	vldr	s15, [r3]
 800c214:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 800c218:	ee77 7a87 	vadd.f32	s15, s15, s14
 800c21c:	eddf 0a50 	vldr	s1, [pc, #320]	; 800c360 <MAP_searchGoal+0x294>
 800c220:	eeb0 0a67 	vmov.f32	s0, s15
 800c224:	f7fc ff86 	bl	8009134 <MOT_goBlock_FinSpeed>
			}
			MAP_makeMapData();		// f[^Hf[^
 800c228:	f7fe feaa 	bl	800af80 <MAP_makeMapData>
			
			MAP_calcMouseDir(CONTOUR_SYSTEM, &en_head);				// MAP@isZo			 MAP
 800c22c:	f107 030b 	add.w	r3, r7, #11
 800c230:	4619      	mov	r1, r3
 800c232:	2000      	movs	r0, #0
 800c234:	f7ff f94a 	bl	800b4cc <MAP_calcMouseDir>
			
			/*  */
			if(( mx == uc_trgX ) && ( my == uc_trgY )){
 800c238:	4b44      	ldr	r3, [pc, #272]	; (800c34c <MAP_searchGoal+0x280>)
 800c23a:	781b      	ldrb	r3, [r3, #0]
 800c23c:	79fa      	ldrb	r2, [r7, #7]
 800c23e:	429a      	cmp	r2, r3
 800c240:	d107      	bne.n	800c252 <MAP_searchGoal+0x186>
 800c242:	4b43      	ldr	r3, [pc, #268]	; (800c350 <MAP_searchGoal+0x284>)
 800c244:	781b      	ldrb	r3, [r3, #0]
 800c246:	79ba      	ldrb	r2, [r7, #6]
 800c248:	429a      	cmp	r2, r3
 800c24a:	d102      	bne.n	800c252 <MAP_searchGoal+0x186>
				MAP_actGoal();										// S[
 800c24c:	f7ff fdb2 	bl	800bdb4 <MAP_actGoal>
				break;
 800c250:	e06e      	b.n	800c330 <MAP_searchGoal+0x264>
			}
			else{
				MAP_moveNextBlock_Sura(en_head, &bl_type, FALSE );	// 						 [X`FbN{x{{Mn
 800c252:	7afb      	ldrb	r3, [r7, #11]
 800c254:	f107 010a 	add.w	r1, r7, #10
 800c258:	2200      	movs	r2, #0
 800c25a:	4618      	mov	r0, r3
 800c25c:	f7ff fb30 	bl	800b8c0 <MAP_moveNextBlock_Sura>
 800c260:	e04b      	b.n	800c2fa <MAP_searchGoal+0x22e>
//				MAP_moveNextBlock_acc(en_head, &bl_type);
			}
		}
		/* AT */
		else if (SEARCH_RETURN == en_search) {
 800c262:	793b      	ldrb	r3, [r7, #4]
 800c264:	2b03      	cmp	r3, #3
 800c266:	d148      	bne.n	800c2fa <MAP_searchGoal+0x22e>
			
			if( TRUE == bl_type ){
 800c268:	7abb      	ldrb	r3, [r7, #10]
 800c26a:	2b00      	cmp	r3, #0
 800c26c:	d00c      	beq.n	800c288 <MAP_searchGoal+0x1bc>
				
				MOT_goBlock_FinSpeed( 0.5 + f_MoveBackDist, SEARCH_SPEED );		// Oi(obN)
 800c26e:	4b3e      	ldr	r3, [pc, #248]	; (800c368 <MAP_searchGoal+0x29c>)
 800c270:	edd3 7a00 	vldr	s15, [r3]
 800c274:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 800c278:	ee77 7a87 	vadd.f32	s15, s15, s14
 800c27c:	eddf 0a38 	vldr	s1, [pc, #224]	; 800c360 <MAP_searchGoal+0x294>
 800c280:	eeb0 0a67 	vmov.f32	s0, s15
 800c284:	f7fc ff56 	bl	8009134 <MOT_goBlock_FinSpeed>
			}
			MAP_makeMapData();		// f[^Hf[^
 800c288:	f7fe fe7a 	bl	800af80 <MAP_makeMapData>
						
			MAP_makeReturnContourMap(uc_staX,uc_staY);
 800c28c:	7b7a      	ldrb	r2, [r7, #13]
 800c28e:	7bbb      	ldrb	r3, [r7, #14]
 800c290:	4611      	mov	r1, r2
 800c292:	4618      	mov	r0, r3
 800c294:	f7ff fe1e 	bl	800bed4 <MAP_makeReturnContourMap>
			MAP_searchCmdList(uc_staX, uc_staY, en_Head, uc_goalX, uc_goalX, &en_endDir);
 800c298:	4b2e      	ldr	r3, [pc, #184]	; (800c354 <MAP_searchGoal+0x288>)
 800c29a:	781a      	ldrb	r2, [r3, #0]
 800c29c:	7bfc      	ldrb	r4, [r7, #15]
 800c29e:	7b79      	ldrb	r1, [r7, #13]
 800c2a0:	7bb8      	ldrb	r0, [r7, #14]
 800c2a2:	f107 0309 	add.w	r3, r7, #9
 800c2a6:	9301      	str	r3, [sp, #4]
 800c2a8:	7bfb      	ldrb	r3, [r7, #15]
 800c2aa:	9300      	str	r3, [sp, #0]
 800c2ac:	4623      	mov	r3, r4
 800c2ae:	f7fe fb31 	bl	800a914 <MAP_searchCmdList>
			uc_trgX = Return_X;
 800c2b2:	4b29      	ldr	r3, [pc, #164]	; (800c358 <MAP_searchGoal+0x28c>)
 800c2b4:	781b      	ldrb	r3, [r3, #0]
 800c2b6:	71fb      	strb	r3, [r7, #7]
			uc_trgY = Return_Y;
 800c2b8:	4b28      	ldr	r3, [pc, #160]	; (800c35c <MAP_searchGoal+0x290>)
 800c2ba:	781b      	ldrb	r3, [r3, #0]
 800c2bc:	71bb      	strb	r3, [r7, #6]
//			MAP_makeContourMap( uc_trgX, uc_trgY, en_type );		// }bv
			MAP_makeContourMap_kai2(uc_trgX, uc_trgY, en_type);
 800c2be:	797a      	ldrb	r2, [r7, #5]
 800c2c0:	79b9      	ldrb	r1, [r7, #6]
 800c2c2:	79fb      	ldrb	r3, [r7, #7]
 800c2c4:	4618      	mov	r0, r3
 800c2c6:	f7fe ff5f 	bl	800b188 <MAP_makeContourMap_kai2>
			MAP_calcMouseDir(CONTOUR_SYSTEM, &en_head);	
 800c2ca:	f107 030b 	add.w	r3, r7, #11
 800c2ce:	4619      	mov	r1, r3
 800c2d0:	2000      	movs	r0, #0
 800c2d2:	f7ff f8fb 	bl	800b4cc <MAP_calcMouseDir>
			/*  */
//			if ((us_cmap[my][mx] == 0)||((g_sysMap[uc_trgY][uc_trgX]&0xf0) == 0xf0)) {
			if ((mx == 0)&&(my == 0)){
 800c2d6:	4b1d      	ldr	r3, [pc, #116]	; (800c34c <MAP_searchGoal+0x280>)
 800c2d8:	781b      	ldrb	r3, [r3, #0]
 800c2da:	2b00      	cmp	r3, #0
 800c2dc:	d106      	bne.n	800c2ec <MAP_searchGoal+0x220>
 800c2de:	4b1c      	ldr	r3, [pc, #112]	; (800c350 <MAP_searchGoal+0x284>)
 800c2e0:	781b      	ldrb	r3, [r3, #0]
 800c2e2:	2b00      	cmp	r3, #0
 800c2e4:	d102      	bne.n	800c2ec <MAP_searchGoal+0x220>
				MAP_actGoal();
 800c2e6:	f7ff fd65 	bl	800bdb4 <MAP_actGoal>
				break;
 800c2ea:	e021      	b.n	800c330 <MAP_searchGoal+0x264>
			}
//			}
			else {
				MAP_moveNextBlock_Sura(en_head, &bl_type, FALSE);	// 						 [X`FbN{x{{Mn
 800c2ec:	7afb      	ldrb	r3, [r7, #11]
 800c2ee:	f107 010a 	add.w	r1, r7, #10
 800c2f2:	2200      	movs	r2, #0
 800c2f4:	4618      	mov	r0, r3
 800c2f6:	f7ff fae3 	bl	800b8c0 <MAP_moveNextBlock_Sura>
//			LED_count(uc_trgY);
		}

		
		/* rs\ */
		if( SYS_isOutOfCtrl() == TRUE ){
 800c2fa:	f7fa ffdd 	bl	80072b8 <SYS_isOutOfCtrl>
 800c2fe:	4603      	mov	r3, r0
 800c300:	2b00      	cmp	r3, #0
 800c302:	f43f af3d 	beq.w	800c180 <MAP_searchGoal+0xb4>
			CTRL_stop();
 800c306:	f7f9 f9ff 	bl	8005708 <CTRL_stop>
			DCM_brakeMot( DCM_R );		// u[L
 800c30a:	2000      	movs	r0, #0
 800c30c:	f7fb f80a 	bl	8007324 <DCM_brakeMot>
			DCM_brakeMot( DCM_L );		// u[L
 800c310:	2001      	movs	r0, #1
 800c312:	f7fb f807 	bl	8007324 <DCM_brakeMot>
			
			/* HA */
			en_Head		= NORTH;
 800c316:	4b0f      	ldr	r3, [pc, #60]	; (800c354 <MAP_searchGoal+0x288>)
 800c318:	2200      	movs	r2, #0
 800c31a:	701a      	strb	r2, [r3, #0]
			mx			= 0;
 800c31c:	4b0b      	ldr	r3, [pc, #44]	; (800c34c <MAP_searchGoal+0x280>)
 800c31e:	2200      	movs	r2, #0
 800c320:	701a      	strb	r2, [r3, #0]
			my			= 0;
 800c322:	4b0b      	ldr	r3, [pc, #44]	; (800c350 <MAP_searchGoal+0x284>)
 800c324:	2200      	movs	r2, #0
 800c326:	701a      	strb	r2, [r3, #0]
			f_MoveBackDist = 0;
 800c328:	4b0f      	ldr	r3, [pc, #60]	; (800c368 <MAP_searchGoal+0x29c>)
 800c32a:	f04f 0200 	mov.w	r2, #0
 800c32e:	601a      	str	r2, [r3, #0]
			
			// DCMCW[NA}~sB
			break;
		}
	}
	search_flag = FALSE;
 800c330:	4b05      	ldr	r3, [pc, #20]	; (800c348 <MAP_searchGoal+0x27c>)
 800c332:	2200      	movs	r2, #0
 800c334:	701a      	strb	r2, [r3, #0]
	LL_mDelay(1000);
 800c336:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800c33a:	f001 fc61 	bl	800dc00 <LL_mDelay>
//	SYS_setEnable( SYS_MODE );				// [hXL
}
 800c33e:	bf00      	nop
 800c340:	3714      	adds	r7, #20
 800c342:	46bd      	mov	sp, r7
 800c344:	bd90      	pop	{r4, r7, pc}
 800c346:	bf00      	nop
 800c348:	200002d8 	.word	0x200002d8
 800c34c:	2000553b 	.word	0x2000553b
 800c350:	20005531 	.word	0x20005531
 800c354:	20005538 	.word	0x20005538
 800c358:	200002b9 	.word	0x200002b9
 800c35c:	200002c1 	.word	0x200002c1
 800c360:	43960000 	.word	0x43960000
 800c364:	00000000 	.word	0x00000000
 800c368:	20005534 	.word	0x20005534
 800c36c:	200002a9 	.word	0x200002a9
 800c370:	20005530 	.word	0x20005530
 800c374:	20005539 	.word	0x20005539
 800c378:	3e75c28f 	.word	0x3e75c28f

0800c37c <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 800c37c:	480d      	ldr	r0, [pc, #52]	; (800c3b4 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 800c37e:	4685      	mov	sp, r0

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 800c380:	480d      	ldr	r0, [pc, #52]	; (800c3b8 <LoopForever+0x6>)
  ldr r1, =_edata
 800c382:	490e      	ldr	r1, [pc, #56]	; (800c3bc <LoopForever+0xa>)
  ldr r2, =_sidata
 800c384:	4a0e      	ldr	r2, [pc, #56]	; (800c3c0 <LoopForever+0xe>)
  movs r3, #0
 800c386:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 800c388:	e002      	b.n	800c390 <LoopCopyDataInit>

0800c38a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800c38a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800c38c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800c38e:	3304      	adds	r3, #4

0800c390 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800c390:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800c392:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800c394:	d3f9      	bcc.n	800c38a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800c396:	4a0b      	ldr	r2, [pc, #44]	; (800c3c4 <LoopForever+0x12>)
  ldr r4, =_ebss
 800c398:	4c0b      	ldr	r4, [pc, #44]	; (800c3c8 <LoopForever+0x16>)
  movs r3, #0
 800c39a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800c39c:	e001      	b.n	800c3a2 <LoopFillZerobss>

0800c39e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800c39e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800c3a0:	3204      	adds	r2, #4

0800c3a2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800c3a2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800c3a4:	d3fb      	bcc.n	800c39e <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 800c3a6:	f7f8 f82d 	bl	8004404 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800c3aa:	f001 fc65 	bl	800dc78 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 800c3ae:	f7f6 f8b5 	bl	800251c <main>

0800c3b2 <LoopForever>:

LoopForever:
    b LoopForever
 800c3b2:	e7fe      	b.n	800c3b2 <LoopForever>
  ldr   r0, =_estack
 800c3b4:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 800c3b8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800c3bc:	200001f4 	.word	0x200001f4
  ldr r2, =_sidata
 800c3c0:	08015108 	.word	0x08015108
  ldr r2, =_sbss
 800c3c4:	200001f4 	.word	0x200001f4
  ldr r4, =_ebss
 800c3c8:	20005540 	.word	0x20005540

0800c3cc <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 800c3cc:	e7fe      	b.n	800c3cc <ADC1_2_IRQHandler>

0800c3ce <LL_ADC_REG_SetSequencerLength>:
{
 800c3ce:	b480      	push	{r7}
 800c3d0:	b083      	sub	sp, #12
 800c3d2:	af00      	add	r7, sp, #0
 800c3d4:	6078      	str	r0, [r7, #4]
 800c3d6:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->SQR1, ADC_SQR1_L, SequencerNbRanks);
 800c3d8:	687b      	ldr	r3, [r7, #4]
 800c3da:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800c3dc:	f023 020f 	bic.w	r2, r3, #15
 800c3e0:	683b      	ldr	r3, [r7, #0]
 800c3e2:	431a      	orrs	r2, r3
 800c3e4:	687b      	ldr	r3, [r7, #4]
 800c3e6:	631a      	str	r2, [r3, #48]	; 0x30
}
 800c3e8:	bf00      	nop
 800c3ea:	370c      	adds	r7, #12
 800c3ec:	46bd      	mov	sp, r7
 800c3ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c3f2:	4770      	bx	lr

0800c3f4 <LL_ADC_IsEnabled>:
{
 800c3f4:	b480      	push	{r7}
 800c3f6:	b083      	sub	sp, #12
 800c3f8:	af00      	add	r7, sp, #0
 800c3fa:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 800c3fc:	687b      	ldr	r3, [r7, #4]
 800c3fe:	689b      	ldr	r3, [r3, #8]
 800c400:	f003 0301 	and.w	r3, r3, #1
 800c404:	2b01      	cmp	r3, #1
 800c406:	d101      	bne.n	800c40c <LL_ADC_IsEnabled+0x18>
 800c408:	2301      	movs	r3, #1
 800c40a:	e000      	b.n	800c40e <LL_ADC_IsEnabled+0x1a>
 800c40c:	2300      	movs	r3, #0
}
 800c40e:	4618      	mov	r0, r3
 800c410:	370c      	adds	r7, #12
 800c412:	46bd      	mov	sp, r7
 800c414:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c418:	4770      	bx	lr
	...

0800c41c <LL_ADC_CommonInit>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: ADC common registers are initialized
  *          - ERROR: ADC common registers are not initialized
  */
ErrorStatus LL_ADC_CommonInit(ADC_Common_TypeDef *ADCxy_COMMON, LL_ADC_CommonInitTypeDef *ADC_CommonInitStruct)
{
 800c41c:	b590      	push	{r4, r7, lr}
 800c41e:	b085      	sub	sp, #20
 800c420:	af00      	add	r7, sp, #0
 800c422:	6078      	str	r0, [r7, #4]
 800c424:	6039      	str	r1, [r7, #0]
  ErrorStatus status = SUCCESS;
 800c426:	2300      	movs	r3, #0
 800c428:	73fb      	strb	r3, [r7, #15]
  /* Note: Hardware constraint (refer to description of functions             */
  /*       "LL_ADC_SetCommonXXX()" and "LL_ADC_SetMultiXXX()"):               */
  /*       On this STM32 series, setting of these features is conditioned to  */
  /*       ADC state:                                                         */
  /*       All ADC instances of the ADC common group must be disabled.        */
  if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(ADCxy_COMMON) == 0UL)
 800c42a:	687b      	ldr	r3, [r7, #4]
 800c42c:	4a27      	ldr	r2, [pc, #156]	; (800c4cc <LL_ADC_CommonInit+0xb0>)
 800c42e:	4293      	cmp	r3, r2
 800c430:	d10f      	bne.n	800c452 <LL_ADC_CommonInit+0x36>
 800c432:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 800c436:	f7ff ffdd 	bl	800c3f4 <LL_ADC_IsEnabled>
 800c43a:	4604      	mov	r4, r0
 800c43c:	4824      	ldr	r0, [pc, #144]	; (800c4d0 <LL_ADC_CommonInit+0xb4>)
 800c43e:	f7ff ffd9 	bl	800c3f4 <LL_ADC_IsEnabled>
 800c442:	4603      	mov	r3, r0
 800c444:	4323      	orrs	r3, r4
 800c446:	2b00      	cmp	r3, #0
 800c448:	bf0c      	ite	eq
 800c44a:	2301      	moveq	r3, #1
 800c44c:	2300      	movne	r3, #0
 800c44e:	b2db      	uxtb	r3, r3
 800c450:	e012      	b.n	800c478 <LL_ADC_CommonInit+0x5c>
 800c452:	4820      	ldr	r0, [pc, #128]	; (800c4d4 <LL_ADC_CommonInit+0xb8>)
 800c454:	f7ff ffce 	bl	800c3f4 <LL_ADC_IsEnabled>
 800c458:	4604      	mov	r4, r0
 800c45a:	481f      	ldr	r0, [pc, #124]	; (800c4d8 <LL_ADC_CommonInit+0xbc>)
 800c45c:	f7ff ffca 	bl	800c3f4 <LL_ADC_IsEnabled>
 800c460:	4603      	mov	r3, r0
 800c462:	431c      	orrs	r4, r3
 800c464:	481d      	ldr	r0, [pc, #116]	; (800c4dc <LL_ADC_CommonInit+0xc0>)
 800c466:	f7ff ffc5 	bl	800c3f4 <LL_ADC_IsEnabled>
 800c46a:	4603      	mov	r3, r0
 800c46c:	4323      	orrs	r3, r4
 800c46e:	2b00      	cmp	r3, #0
 800c470:	bf0c      	ite	eq
 800c472:	2301      	moveq	r3, #1
 800c474:	2300      	movne	r3, #0
 800c476:	b2db      	uxtb	r3, r3
 800c478:	2b00      	cmp	r3, #0
 800c47a:	d020      	beq.n	800c4be <LL_ADC_CommonInit+0xa2>
    /*    selected device)                                                    */
    /*    - Set ADC multimode configuration                                   */
    /*    - Set ADC multimode DMA transfer                                    */
    /*    - Set ADC multimode: delay between 2 sampling phases                */
#if defined(ADC_MULTIMODE_SUPPORT)
    if (ADC_CommonInitStruct->Multimode != LL_ADC_MULTI_INDEPENDENT)
 800c47c:	683b      	ldr	r3, [r7, #0]
 800c47e:	685b      	ldr	r3, [r3, #4]
 800c480:	2b00      	cmp	r3, #0
 800c482:	d012      	beq.n	800c4aa <LL_ADC_CommonInit+0x8e>
    {
      MODIFY_REG(ADCxy_COMMON->CCR,
 800c484:	687b      	ldr	r3, [r7, #4]
 800c486:	689a      	ldr	r2, [r3, #8]
 800c488:	4b15      	ldr	r3, [pc, #84]	; (800c4e0 <LL_ADC_CommonInit+0xc4>)
 800c48a:	4013      	ands	r3, r2
 800c48c:	683a      	ldr	r2, [r7, #0]
 800c48e:	6811      	ldr	r1, [r2, #0]
 800c490:	683a      	ldr	r2, [r7, #0]
 800c492:	6852      	ldr	r2, [r2, #4]
 800c494:	4311      	orrs	r1, r2
 800c496:	683a      	ldr	r2, [r7, #0]
 800c498:	6892      	ldr	r2, [r2, #8]
 800c49a:	4311      	orrs	r1, r2
 800c49c:	683a      	ldr	r2, [r7, #0]
 800c49e:	68d2      	ldr	r2, [r2, #12]
 800c4a0:	430a      	orrs	r2, r1
 800c4a2:	431a      	orrs	r2, r3
 800c4a4:	687b      	ldr	r3, [r7, #4]
 800c4a6:	609a      	str	r2, [r3, #8]
 800c4a8:	e00b      	b.n	800c4c2 <LL_ADC_CommonInit+0xa6>
                 | ADC_CommonInitStruct->MultiTwoSamplingDelay
                );
    }
    else
    {
      MODIFY_REG(ADCxy_COMMON->CCR,
 800c4aa:	687b      	ldr	r3, [r7, #4]
 800c4ac:	689a      	ldr	r2, [r3, #8]
 800c4ae:	4b0c      	ldr	r3, [pc, #48]	; (800c4e0 <LL_ADC_CommonInit+0xc4>)
 800c4b0:	4013      	ands	r3, r2
 800c4b2:	683a      	ldr	r2, [r7, #0]
 800c4b4:	6812      	ldr	r2, [r2, #0]
 800c4b6:	431a      	orrs	r2, r3
 800c4b8:	687b      	ldr	r3, [r7, #4]
 800c4ba:	609a      	str	r2, [r3, #8]
 800c4bc:	e001      	b.n	800c4c2 <LL_ADC_CommonInit+0xa6>
  }
  else
  {
    /* Initialization error: One or several ADC instances belonging to        */
    /* the same ADC common instance are not disabled.                         */
    status = ERROR;
 800c4be:	2301      	movs	r3, #1
 800c4c0:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 800c4c2:	7bfb      	ldrb	r3, [r7, #15]
}
 800c4c4:	4618      	mov	r0, r3
 800c4c6:	3714      	adds	r7, #20
 800c4c8:	46bd      	mov	sp, r7
 800c4ca:	bd90      	pop	{r4, r7, pc}
 800c4cc:	50000300 	.word	0x50000300
 800c4d0:	50000100 	.word	0x50000100
 800c4d4:	50000400 	.word	0x50000400
 800c4d8:	50000500 	.word	0x50000500
 800c4dc:	50000600 	.word	0x50000600
 800c4e0:	ffc030e0 	.word	0xffc030e0

0800c4e4 <LL_ADC_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: ADC registers are initialized
  *          - ERROR: ADC registers are not initialized
  */
ErrorStatus LL_ADC_Init(ADC_TypeDef *ADCx, LL_ADC_InitTypeDef *ADC_InitStruct)
{
 800c4e4:	b580      	push	{r7, lr}
 800c4e6:	b084      	sub	sp, #16
 800c4e8:	af00      	add	r7, sp, #0
 800c4ea:	6078      	str	r0, [r7, #4]
 800c4ec:	6039      	str	r1, [r7, #0]
  ErrorStatus status = SUCCESS;
 800c4ee:	2300      	movs	r3, #0
 800c4f0:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_LL_ADC_DATA_ALIGN(ADC_InitStruct->DataAlignment));
  assert_param(IS_LL_ADC_LOW_POWER(ADC_InitStruct->LowPowerMode));

  /* Note: Hardware constraint (refer to description of this function):       */
  /*       ADC instance must be disabled.                                     */
  if (LL_ADC_IsEnabled(ADCx) == 0UL)
 800c4f2:	6878      	ldr	r0, [r7, #4]
 800c4f4:	f7ff ff7e 	bl	800c3f4 <LL_ADC_IsEnabled>
 800c4f8:	4603      	mov	r3, r0
 800c4fa:	2b00      	cmp	r3, #0
 800c4fc:	d111      	bne.n	800c522 <LL_ADC_Init+0x3e>
    /* Configuration of ADC hierarchical scope:                               */
    /*  - ADC instance                                                        */
    /*    - Set ADC data resolution                                           */
    /*    - Set ADC conversion data alignment                                 */
    /*    - Set ADC low power mode                                            */
    MODIFY_REG(ADCx->CFGR,
 800c4fe:	687b      	ldr	r3, [r7, #4]
 800c500:	68db      	ldr	r3, [r3, #12]
 800c502:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 800c506:	f023 0318 	bic.w	r3, r3, #24
 800c50a:	683a      	ldr	r2, [r7, #0]
 800c50c:	6811      	ldr	r1, [r2, #0]
 800c50e:	683a      	ldr	r2, [r7, #0]
 800c510:	6852      	ldr	r2, [r2, #4]
 800c512:	4311      	orrs	r1, r2
 800c514:	683a      	ldr	r2, [r7, #0]
 800c516:	6892      	ldr	r2, [r2, #8]
 800c518:	430a      	orrs	r2, r1
 800c51a:	431a      	orrs	r2, r3
 800c51c:	687b      	ldr	r3, [r7, #4]
 800c51e:	60da      	str	r2, [r3, #12]
 800c520:	e001      	b.n	800c526 <LL_ADC_Init+0x42>

  }
  else
  {
    /* Initialization error: ADC instance is not disabled. */
    status = ERROR;
 800c522:	2301      	movs	r3, #1
 800c524:	73fb      	strb	r3, [r7, #15]
  }
  return status;
 800c526:	7bfb      	ldrb	r3, [r7, #15]
}
 800c528:	4618      	mov	r0, r3
 800c52a:	3710      	adds	r7, #16
 800c52c:	46bd      	mov	sp, r7
 800c52e:	bd80      	pop	{r7, pc}

0800c530 <LL_ADC_REG_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: ADC registers are initialized
  *          - ERROR: ADC registers are not initialized
  */
ErrorStatus LL_ADC_REG_Init(ADC_TypeDef *ADCx, LL_ADC_REG_InitTypeDef *ADC_REG_InitStruct)
{
 800c530:	b580      	push	{r7, lr}
 800c532:	b084      	sub	sp, #16
 800c534:	af00      	add	r7, sp, #0
 800c536:	6078      	str	r0, [r7, #4]
 800c538:	6039      	str	r1, [r7, #0]
  ErrorStatus status = SUCCESS;
 800c53a:	2300      	movs	r3, #0
 800c53c:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_LL_ADC_REG_DMA_TRANSFER(ADC_REG_InitStruct->DMATransfer));
  assert_param(IS_LL_ADC_REG_OVR_DATA_BEHAVIOR(ADC_REG_InitStruct->Overrun));

  /* Note: Hardware constraint (refer to description of this function):       */
  /*       ADC instance must be disabled.                                     */
  if (LL_ADC_IsEnabled(ADCx) == 0UL)
 800c53e:	6878      	ldr	r0, [r7, #4]
 800c540:	f7ff ff58 	bl	800c3f4 <LL_ADC_IsEnabled>
 800c544:	4603      	mov	r3, r0
 800c546:	2b00      	cmp	r3, #0
 800c548:	d132      	bne.n	800c5b0 <LL_ADC_REG_Init+0x80>
    /*    - Set ADC group regular conversion data transfer: no transfer or    */
    /*      transfer by DMA, and DMA requests mode                            */
    /*    - Set ADC group regular overrun behavior                            */
    /* Note: On this STM32 series, ADC trigger edge is set to value 0x0 by    */
    /*       setting of trigger source to SW start.                           */
    if (ADC_REG_InitStruct->SequencerLength != LL_ADC_REG_SEQ_SCAN_DISABLE)
 800c54a:	683b      	ldr	r3, [r7, #0]
 800c54c:	685b      	ldr	r3, [r3, #4]
 800c54e:	2b00      	cmp	r3, #0
 800c550:	d015      	beq.n	800c57e <LL_ADC_REG_Init+0x4e>
    {
      MODIFY_REG(ADCx->CFGR,
 800c552:	687b      	ldr	r3, [r7, #4]
 800c554:	68da      	ldr	r2, [r3, #12]
 800c556:	4b1a      	ldr	r3, [pc, #104]	; (800c5c0 <LL_ADC_REG_Init+0x90>)
 800c558:	4013      	ands	r3, r2
 800c55a:	683a      	ldr	r2, [r7, #0]
 800c55c:	6811      	ldr	r1, [r2, #0]
 800c55e:	683a      	ldr	r2, [r7, #0]
 800c560:	6892      	ldr	r2, [r2, #8]
 800c562:	4311      	orrs	r1, r2
 800c564:	683a      	ldr	r2, [r7, #0]
 800c566:	68d2      	ldr	r2, [r2, #12]
 800c568:	4311      	orrs	r1, r2
 800c56a:	683a      	ldr	r2, [r7, #0]
 800c56c:	6912      	ldr	r2, [r2, #16]
 800c56e:	4311      	orrs	r1, r2
 800c570:	683a      	ldr	r2, [r7, #0]
 800c572:	6952      	ldr	r2, [r2, #20]
 800c574:	430a      	orrs	r2, r1
 800c576:	431a      	orrs	r2, r3
 800c578:	687b      	ldr	r3, [r7, #4]
 800c57a:	60da      	str	r2, [r3, #12]
 800c57c:	e011      	b.n	800c5a2 <LL_ADC_REG_Init+0x72>
                 | ADC_REG_InitStruct->Overrun
                );
    }
    else
    {
      MODIFY_REG(ADCx->CFGR,
 800c57e:	687b      	ldr	r3, [r7, #4]
 800c580:	68da      	ldr	r2, [r3, #12]
 800c582:	4b0f      	ldr	r3, [pc, #60]	; (800c5c0 <LL_ADC_REG_Init+0x90>)
 800c584:	4013      	ands	r3, r2
 800c586:	683a      	ldr	r2, [r7, #0]
 800c588:	6811      	ldr	r1, [r2, #0]
 800c58a:	683a      	ldr	r2, [r7, #0]
 800c58c:	68d2      	ldr	r2, [r2, #12]
 800c58e:	4311      	orrs	r1, r2
 800c590:	683a      	ldr	r2, [r7, #0]
 800c592:	6912      	ldr	r2, [r2, #16]
 800c594:	4311      	orrs	r1, r2
 800c596:	683a      	ldr	r2, [r7, #0]
 800c598:	6952      	ldr	r2, [r2, #20]
 800c59a:	430a      	orrs	r2, r1
 800c59c:	431a      	orrs	r2, r3
 800c59e:	687b      	ldr	r3, [r7, #4]
 800c5a0:	60da      	str	r2, [r3, #12]
                 | ADC_REG_InitStruct->Overrun
                );
    }

    /* Set ADC group regular sequencer length and scan direction */
    LL_ADC_REG_SetSequencerLength(ADCx, ADC_REG_InitStruct->SequencerLength);
 800c5a2:	683b      	ldr	r3, [r7, #0]
 800c5a4:	685b      	ldr	r3, [r3, #4]
 800c5a6:	4619      	mov	r1, r3
 800c5a8:	6878      	ldr	r0, [r7, #4]
 800c5aa:	f7ff ff10 	bl	800c3ce <LL_ADC_REG_SetSequencerLength>
 800c5ae:	e001      	b.n	800c5b4 <LL_ADC_REG_Init+0x84>
  }
  else
  {
    /* Initialization error: ADC instance is not disabled. */
    status = ERROR;
 800c5b0:	2301      	movs	r3, #1
 800c5b2:	73fb      	strb	r3, [r7, #15]
  }
  return status;
 800c5b4:	7bfb      	ldrb	r3, [r7, #15]
}
 800c5b6:	4618      	mov	r0, r3
 800c5b8:	3710      	adds	r7, #16
 800c5ba:	46bd      	mov	sp, r7
 800c5bc:	bd80      	pop	{r7, pc}
 800c5be:	bf00      	nop
 800c5c0:	fff0c01c 	.word	0xfff0c01c

0800c5c4 <LL_GPIO_SetPinMode>:
{
 800c5c4:	b480      	push	{r7}
 800c5c6:	b08b      	sub	sp, #44	; 0x2c
 800c5c8:	af00      	add	r7, sp, #0
 800c5ca:	60f8      	str	r0, [r7, #12]
 800c5cc:	60b9      	str	r1, [r7, #8]
 800c5ce:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->MODER, (GPIO_MODER_MODE0 << (POSITION_VAL(Pin) * 2U)), (Mode << (POSITION_VAL(Pin) * 2U)));
 800c5d0:	68fb      	ldr	r3, [r7, #12]
 800c5d2:	681a      	ldr	r2, [r3, #0]
 800c5d4:	68bb      	ldr	r3, [r7, #8]
 800c5d6:	617b      	str	r3, [r7, #20]
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800c5d8:	697b      	ldr	r3, [r7, #20]
 800c5da:	fa93 f3a3 	rbit	r3, r3
 800c5de:	613b      	str	r3, [r7, #16]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 800c5e0:	693b      	ldr	r3, [r7, #16]
 800c5e2:	61bb      	str	r3, [r7, #24]
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 800c5e4:	69bb      	ldr	r3, [r7, #24]
 800c5e6:	2b00      	cmp	r3, #0
 800c5e8:	d101      	bne.n	800c5ee <LL_GPIO_SetPinMode+0x2a>
  {
    return 32U;
 800c5ea:	2320      	movs	r3, #32
 800c5ec:	e003      	b.n	800c5f6 <LL_GPIO_SetPinMode+0x32>
  }
  return __builtin_clz(value);
 800c5ee:	69bb      	ldr	r3, [r7, #24]
 800c5f0:	fab3 f383 	clz	r3, r3
 800c5f4:	b2db      	uxtb	r3, r3
 800c5f6:	005b      	lsls	r3, r3, #1
 800c5f8:	2103      	movs	r1, #3
 800c5fa:	fa01 f303 	lsl.w	r3, r1, r3
 800c5fe:	43db      	mvns	r3, r3
 800c600:	401a      	ands	r2, r3
 800c602:	68bb      	ldr	r3, [r7, #8]
 800c604:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800c606:	6a3b      	ldr	r3, [r7, #32]
 800c608:	fa93 f3a3 	rbit	r3, r3
 800c60c:	61fb      	str	r3, [r7, #28]
  return result;
 800c60e:	69fb      	ldr	r3, [r7, #28]
 800c610:	627b      	str	r3, [r7, #36]	; 0x24
  if (value == 0U)
 800c612:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c614:	2b00      	cmp	r3, #0
 800c616:	d101      	bne.n	800c61c <LL_GPIO_SetPinMode+0x58>
    return 32U;
 800c618:	2320      	movs	r3, #32
 800c61a:	e003      	b.n	800c624 <LL_GPIO_SetPinMode+0x60>
  return __builtin_clz(value);
 800c61c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c61e:	fab3 f383 	clz	r3, r3
 800c622:	b2db      	uxtb	r3, r3
 800c624:	005b      	lsls	r3, r3, #1
 800c626:	6879      	ldr	r1, [r7, #4]
 800c628:	fa01 f303 	lsl.w	r3, r1, r3
 800c62c:	431a      	orrs	r2, r3
 800c62e:	68fb      	ldr	r3, [r7, #12]
 800c630:	601a      	str	r2, [r3, #0]
}
 800c632:	bf00      	nop
 800c634:	372c      	adds	r7, #44	; 0x2c
 800c636:	46bd      	mov	sp, r7
 800c638:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c63c:	4770      	bx	lr

0800c63e <LL_GPIO_SetPinOutputType>:
{
 800c63e:	b480      	push	{r7}
 800c640:	b085      	sub	sp, #20
 800c642:	af00      	add	r7, sp, #0
 800c644:	60f8      	str	r0, [r7, #12]
 800c646:	60b9      	str	r1, [r7, #8]
 800c648:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->OTYPER, PinMask, (PinMask * OutputType));
 800c64a:	68fb      	ldr	r3, [r7, #12]
 800c64c:	685a      	ldr	r2, [r3, #4]
 800c64e:	68bb      	ldr	r3, [r7, #8]
 800c650:	43db      	mvns	r3, r3
 800c652:	401a      	ands	r2, r3
 800c654:	68bb      	ldr	r3, [r7, #8]
 800c656:	6879      	ldr	r1, [r7, #4]
 800c658:	fb01 f303 	mul.w	r3, r1, r3
 800c65c:	431a      	orrs	r2, r3
 800c65e:	68fb      	ldr	r3, [r7, #12]
 800c660:	605a      	str	r2, [r3, #4]
}
 800c662:	bf00      	nop
 800c664:	3714      	adds	r7, #20
 800c666:	46bd      	mov	sp, r7
 800c668:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c66c:	4770      	bx	lr

0800c66e <LL_GPIO_SetPinSpeed>:
{
 800c66e:	b480      	push	{r7}
 800c670:	b08b      	sub	sp, #44	; 0x2c
 800c672:	af00      	add	r7, sp, #0
 800c674:	60f8      	str	r0, [r7, #12]
 800c676:	60b9      	str	r1, [r7, #8]
 800c678:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->OSPEEDR, (GPIO_OSPEEDR_OSPEED0 << (POSITION_VAL(Pin) * 2U)),
 800c67a:	68fb      	ldr	r3, [r7, #12]
 800c67c:	689a      	ldr	r2, [r3, #8]
 800c67e:	68bb      	ldr	r3, [r7, #8]
 800c680:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800c682:	697b      	ldr	r3, [r7, #20]
 800c684:	fa93 f3a3 	rbit	r3, r3
 800c688:	613b      	str	r3, [r7, #16]
  return result;
 800c68a:	693b      	ldr	r3, [r7, #16]
 800c68c:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 800c68e:	69bb      	ldr	r3, [r7, #24]
 800c690:	2b00      	cmp	r3, #0
 800c692:	d101      	bne.n	800c698 <LL_GPIO_SetPinSpeed+0x2a>
    return 32U;
 800c694:	2320      	movs	r3, #32
 800c696:	e003      	b.n	800c6a0 <LL_GPIO_SetPinSpeed+0x32>
  return __builtin_clz(value);
 800c698:	69bb      	ldr	r3, [r7, #24]
 800c69a:	fab3 f383 	clz	r3, r3
 800c69e:	b2db      	uxtb	r3, r3
 800c6a0:	005b      	lsls	r3, r3, #1
 800c6a2:	2103      	movs	r1, #3
 800c6a4:	fa01 f303 	lsl.w	r3, r1, r3
 800c6a8:	43db      	mvns	r3, r3
 800c6aa:	401a      	ands	r2, r3
 800c6ac:	68bb      	ldr	r3, [r7, #8]
 800c6ae:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800c6b0:	6a3b      	ldr	r3, [r7, #32]
 800c6b2:	fa93 f3a3 	rbit	r3, r3
 800c6b6:	61fb      	str	r3, [r7, #28]
  return result;
 800c6b8:	69fb      	ldr	r3, [r7, #28]
 800c6ba:	627b      	str	r3, [r7, #36]	; 0x24
  if (value == 0U)
 800c6bc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c6be:	2b00      	cmp	r3, #0
 800c6c0:	d101      	bne.n	800c6c6 <LL_GPIO_SetPinSpeed+0x58>
    return 32U;
 800c6c2:	2320      	movs	r3, #32
 800c6c4:	e003      	b.n	800c6ce <LL_GPIO_SetPinSpeed+0x60>
  return __builtin_clz(value);
 800c6c6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c6c8:	fab3 f383 	clz	r3, r3
 800c6cc:	b2db      	uxtb	r3, r3
 800c6ce:	005b      	lsls	r3, r3, #1
 800c6d0:	6879      	ldr	r1, [r7, #4]
 800c6d2:	fa01 f303 	lsl.w	r3, r1, r3
 800c6d6:	431a      	orrs	r2, r3
 800c6d8:	68fb      	ldr	r3, [r7, #12]
 800c6da:	609a      	str	r2, [r3, #8]
}
 800c6dc:	bf00      	nop
 800c6de:	372c      	adds	r7, #44	; 0x2c
 800c6e0:	46bd      	mov	sp, r7
 800c6e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c6e6:	4770      	bx	lr

0800c6e8 <LL_GPIO_SetPinPull>:
{
 800c6e8:	b480      	push	{r7}
 800c6ea:	b08b      	sub	sp, #44	; 0x2c
 800c6ec:	af00      	add	r7, sp, #0
 800c6ee:	60f8      	str	r0, [r7, #12]
 800c6f0:	60b9      	str	r1, [r7, #8]
 800c6f2:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->PUPDR, (GPIO_PUPDR_PUPD0 << (POSITION_VAL(Pin) * 2U)), (Pull << (POSITION_VAL(Pin) * 2U)));
 800c6f4:	68fb      	ldr	r3, [r7, #12]
 800c6f6:	68da      	ldr	r2, [r3, #12]
 800c6f8:	68bb      	ldr	r3, [r7, #8]
 800c6fa:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800c6fc:	697b      	ldr	r3, [r7, #20]
 800c6fe:	fa93 f3a3 	rbit	r3, r3
 800c702:	613b      	str	r3, [r7, #16]
  return result;
 800c704:	693b      	ldr	r3, [r7, #16]
 800c706:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 800c708:	69bb      	ldr	r3, [r7, #24]
 800c70a:	2b00      	cmp	r3, #0
 800c70c:	d101      	bne.n	800c712 <LL_GPIO_SetPinPull+0x2a>
    return 32U;
 800c70e:	2320      	movs	r3, #32
 800c710:	e003      	b.n	800c71a <LL_GPIO_SetPinPull+0x32>
  return __builtin_clz(value);
 800c712:	69bb      	ldr	r3, [r7, #24]
 800c714:	fab3 f383 	clz	r3, r3
 800c718:	b2db      	uxtb	r3, r3
 800c71a:	005b      	lsls	r3, r3, #1
 800c71c:	2103      	movs	r1, #3
 800c71e:	fa01 f303 	lsl.w	r3, r1, r3
 800c722:	43db      	mvns	r3, r3
 800c724:	401a      	ands	r2, r3
 800c726:	68bb      	ldr	r3, [r7, #8]
 800c728:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800c72a:	6a3b      	ldr	r3, [r7, #32]
 800c72c:	fa93 f3a3 	rbit	r3, r3
 800c730:	61fb      	str	r3, [r7, #28]
  return result;
 800c732:	69fb      	ldr	r3, [r7, #28]
 800c734:	627b      	str	r3, [r7, #36]	; 0x24
  if (value == 0U)
 800c736:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c738:	2b00      	cmp	r3, #0
 800c73a:	d101      	bne.n	800c740 <LL_GPIO_SetPinPull+0x58>
    return 32U;
 800c73c:	2320      	movs	r3, #32
 800c73e:	e003      	b.n	800c748 <LL_GPIO_SetPinPull+0x60>
  return __builtin_clz(value);
 800c740:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c742:	fab3 f383 	clz	r3, r3
 800c746:	b2db      	uxtb	r3, r3
 800c748:	005b      	lsls	r3, r3, #1
 800c74a:	6879      	ldr	r1, [r7, #4]
 800c74c:	fa01 f303 	lsl.w	r3, r1, r3
 800c750:	431a      	orrs	r2, r3
 800c752:	68fb      	ldr	r3, [r7, #12]
 800c754:	60da      	str	r2, [r3, #12]
}
 800c756:	bf00      	nop
 800c758:	372c      	adds	r7, #44	; 0x2c
 800c75a:	46bd      	mov	sp, r7
 800c75c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c760:	4770      	bx	lr

0800c762 <LL_GPIO_SetAFPin_0_7>:
{
 800c762:	b480      	push	{r7}
 800c764:	b08b      	sub	sp, #44	; 0x2c
 800c766:	af00      	add	r7, sp, #0
 800c768:	60f8      	str	r0, [r7, #12]
 800c76a:	60b9      	str	r1, [r7, #8]
 800c76c:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->AFR[0], (GPIO_AFRL_AFSEL0 << (POSITION_VAL(Pin) * 4U)),
 800c76e:	68fb      	ldr	r3, [r7, #12]
 800c770:	6a1a      	ldr	r2, [r3, #32]
 800c772:	68bb      	ldr	r3, [r7, #8]
 800c774:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800c776:	697b      	ldr	r3, [r7, #20]
 800c778:	fa93 f3a3 	rbit	r3, r3
 800c77c:	613b      	str	r3, [r7, #16]
  return result;
 800c77e:	693b      	ldr	r3, [r7, #16]
 800c780:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 800c782:	69bb      	ldr	r3, [r7, #24]
 800c784:	2b00      	cmp	r3, #0
 800c786:	d101      	bne.n	800c78c <LL_GPIO_SetAFPin_0_7+0x2a>
    return 32U;
 800c788:	2320      	movs	r3, #32
 800c78a:	e003      	b.n	800c794 <LL_GPIO_SetAFPin_0_7+0x32>
  return __builtin_clz(value);
 800c78c:	69bb      	ldr	r3, [r7, #24]
 800c78e:	fab3 f383 	clz	r3, r3
 800c792:	b2db      	uxtb	r3, r3
 800c794:	009b      	lsls	r3, r3, #2
 800c796:	210f      	movs	r1, #15
 800c798:	fa01 f303 	lsl.w	r3, r1, r3
 800c79c:	43db      	mvns	r3, r3
 800c79e:	401a      	ands	r2, r3
 800c7a0:	68bb      	ldr	r3, [r7, #8]
 800c7a2:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800c7a4:	6a3b      	ldr	r3, [r7, #32]
 800c7a6:	fa93 f3a3 	rbit	r3, r3
 800c7aa:	61fb      	str	r3, [r7, #28]
  return result;
 800c7ac:	69fb      	ldr	r3, [r7, #28]
 800c7ae:	627b      	str	r3, [r7, #36]	; 0x24
  if (value == 0U)
 800c7b0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c7b2:	2b00      	cmp	r3, #0
 800c7b4:	d101      	bne.n	800c7ba <LL_GPIO_SetAFPin_0_7+0x58>
    return 32U;
 800c7b6:	2320      	movs	r3, #32
 800c7b8:	e003      	b.n	800c7c2 <LL_GPIO_SetAFPin_0_7+0x60>
  return __builtin_clz(value);
 800c7ba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c7bc:	fab3 f383 	clz	r3, r3
 800c7c0:	b2db      	uxtb	r3, r3
 800c7c2:	009b      	lsls	r3, r3, #2
 800c7c4:	6879      	ldr	r1, [r7, #4]
 800c7c6:	fa01 f303 	lsl.w	r3, r1, r3
 800c7ca:	431a      	orrs	r2, r3
 800c7cc:	68fb      	ldr	r3, [r7, #12]
 800c7ce:	621a      	str	r2, [r3, #32]
}
 800c7d0:	bf00      	nop
 800c7d2:	372c      	adds	r7, #44	; 0x2c
 800c7d4:	46bd      	mov	sp, r7
 800c7d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c7da:	4770      	bx	lr

0800c7dc <LL_GPIO_SetAFPin_8_15>:
{
 800c7dc:	b480      	push	{r7}
 800c7de:	b08b      	sub	sp, #44	; 0x2c
 800c7e0:	af00      	add	r7, sp, #0
 800c7e2:	60f8      	str	r0, [r7, #12]
 800c7e4:	60b9      	str	r1, [r7, #8]
 800c7e6:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->AFR[1], (GPIO_AFRH_AFSEL8 << (POSITION_VAL(Pin >> 8U) * 4U)),
 800c7e8:	68fb      	ldr	r3, [r7, #12]
 800c7ea:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800c7ec:	68bb      	ldr	r3, [r7, #8]
 800c7ee:	0a1b      	lsrs	r3, r3, #8
 800c7f0:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800c7f2:	697b      	ldr	r3, [r7, #20]
 800c7f4:	fa93 f3a3 	rbit	r3, r3
 800c7f8:	613b      	str	r3, [r7, #16]
  return result;
 800c7fa:	693b      	ldr	r3, [r7, #16]
 800c7fc:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 800c7fe:	69bb      	ldr	r3, [r7, #24]
 800c800:	2b00      	cmp	r3, #0
 800c802:	d101      	bne.n	800c808 <LL_GPIO_SetAFPin_8_15+0x2c>
    return 32U;
 800c804:	2320      	movs	r3, #32
 800c806:	e003      	b.n	800c810 <LL_GPIO_SetAFPin_8_15+0x34>
  return __builtin_clz(value);
 800c808:	69bb      	ldr	r3, [r7, #24]
 800c80a:	fab3 f383 	clz	r3, r3
 800c80e:	b2db      	uxtb	r3, r3
 800c810:	009b      	lsls	r3, r3, #2
 800c812:	210f      	movs	r1, #15
 800c814:	fa01 f303 	lsl.w	r3, r1, r3
 800c818:	43db      	mvns	r3, r3
 800c81a:	401a      	ands	r2, r3
 800c81c:	68bb      	ldr	r3, [r7, #8]
 800c81e:	0a1b      	lsrs	r3, r3, #8
 800c820:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800c822:	6a3b      	ldr	r3, [r7, #32]
 800c824:	fa93 f3a3 	rbit	r3, r3
 800c828:	61fb      	str	r3, [r7, #28]
  return result;
 800c82a:	69fb      	ldr	r3, [r7, #28]
 800c82c:	627b      	str	r3, [r7, #36]	; 0x24
  if (value == 0U)
 800c82e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c830:	2b00      	cmp	r3, #0
 800c832:	d101      	bne.n	800c838 <LL_GPIO_SetAFPin_8_15+0x5c>
    return 32U;
 800c834:	2320      	movs	r3, #32
 800c836:	e003      	b.n	800c840 <LL_GPIO_SetAFPin_8_15+0x64>
  return __builtin_clz(value);
 800c838:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c83a:	fab3 f383 	clz	r3, r3
 800c83e:	b2db      	uxtb	r3, r3
 800c840:	009b      	lsls	r3, r3, #2
 800c842:	6879      	ldr	r1, [r7, #4]
 800c844:	fa01 f303 	lsl.w	r3, r1, r3
 800c848:	431a      	orrs	r2, r3
 800c84a:	68fb      	ldr	r3, [r7, #12]
 800c84c:	625a      	str	r2, [r3, #36]	; 0x24
}
 800c84e:	bf00      	nop
 800c850:	372c      	adds	r7, #44	; 0x2c
 800c852:	46bd      	mov	sp, r7
 800c854:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c858:	4770      	bx	lr

0800c85a <LL_GPIO_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: GPIO registers are initialized according to GPIO_InitStruct content
  *          - ERROR:   Not applicable
  */
ErrorStatus LL_GPIO_Init(GPIO_TypeDef *GPIOx, LL_GPIO_InitTypeDef *GPIO_InitStruct)
{
 800c85a:	b580      	push	{r7, lr}
 800c85c:	b088      	sub	sp, #32
 800c85e:	af00      	add	r7, sp, #0
 800c860:	6078      	str	r0, [r7, #4]
 800c862:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_GPIO_MODE(GPIO_InitStruct->Mode));
  assert_param(IS_LL_GPIO_PULL(GPIO_InitStruct->Pull));

  /* ------------------------- Configure the port pins ---------------- */
  /* Initialize  pinpos on first pin set */
  pinpos = POSITION_VAL(GPIO_InitStruct->Pin);
 800c864:	683b      	ldr	r3, [r7, #0]
 800c866:	681b      	ldr	r3, [r3, #0]
 800c868:	613b      	str	r3, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800c86a:	693b      	ldr	r3, [r7, #16]
 800c86c:	fa93 f3a3 	rbit	r3, r3
 800c870:	60fb      	str	r3, [r7, #12]
  return result;
 800c872:	68fb      	ldr	r3, [r7, #12]
 800c874:	617b      	str	r3, [r7, #20]
  if (value == 0U)
 800c876:	697b      	ldr	r3, [r7, #20]
 800c878:	2b00      	cmp	r3, #0
 800c87a:	d101      	bne.n	800c880 <LL_GPIO_Init+0x26>
    return 32U;
 800c87c:	2320      	movs	r3, #32
 800c87e:	e003      	b.n	800c888 <LL_GPIO_Init+0x2e>
  return __builtin_clz(value);
 800c880:	697b      	ldr	r3, [r7, #20]
 800c882:	fab3 f383 	clz	r3, r3
 800c886:	b2db      	uxtb	r3, r3
 800c888:	61fb      	str	r3, [r7, #28]

  /* Configure the port pins */
  while (((GPIO_InitStruct->Pin) >> pinpos) != 0x00000000U)
 800c88a:	e048      	b.n	800c91e <LL_GPIO_Init+0xc4>
  {
    /* Get current io position */
    currentpin = (GPIO_InitStruct->Pin) & (0x00000001UL << pinpos);
 800c88c:	683b      	ldr	r3, [r7, #0]
 800c88e:	681a      	ldr	r2, [r3, #0]
 800c890:	2101      	movs	r1, #1
 800c892:	69fb      	ldr	r3, [r7, #28]
 800c894:	fa01 f303 	lsl.w	r3, r1, r3
 800c898:	4013      	ands	r3, r2
 800c89a:	61bb      	str	r3, [r7, #24]

    if (currentpin != 0x00u)
 800c89c:	69bb      	ldr	r3, [r7, #24]
 800c89e:	2b00      	cmp	r3, #0
 800c8a0:	d03a      	beq.n	800c918 <LL_GPIO_Init+0xbe>
    {
      if ((GPIO_InitStruct->Mode == LL_GPIO_MODE_OUTPUT) || (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE))
 800c8a2:	683b      	ldr	r3, [r7, #0]
 800c8a4:	685b      	ldr	r3, [r3, #4]
 800c8a6:	2b01      	cmp	r3, #1
 800c8a8:	d003      	beq.n	800c8b2 <LL_GPIO_Init+0x58>
 800c8aa:	683b      	ldr	r3, [r7, #0]
 800c8ac:	685b      	ldr	r3, [r3, #4]
 800c8ae:	2b02      	cmp	r3, #2
 800c8b0:	d10e      	bne.n	800c8d0 <LL_GPIO_Init+0x76>
      {
        /* Check Speed mode parameters */
        assert_param(IS_LL_GPIO_SPEED(GPIO_InitStruct->Speed));

        /* Speed mode configuration */
        LL_GPIO_SetPinSpeed(GPIOx, currentpin, GPIO_InitStruct->Speed);
 800c8b2:	683b      	ldr	r3, [r7, #0]
 800c8b4:	689b      	ldr	r3, [r3, #8]
 800c8b6:	461a      	mov	r2, r3
 800c8b8:	69b9      	ldr	r1, [r7, #24]
 800c8ba:	6878      	ldr	r0, [r7, #4]
 800c8bc:	f7ff fed7 	bl	800c66e <LL_GPIO_SetPinSpeed>

        /* Check Output mode parameters */
        assert_param(IS_LL_GPIO_OUTPUT_TYPE(GPIO_InitStruct->OutputType));

        /* Output mode configuration*/
        LL_GPIO_SetPinOutputType(GPIOx, GPIO_InitStruct->Pin, GPIO_InitStruct->OutputType);
 800c8c0:	683b      	ldr	r3, [r7, #0]
 800c8c2:	6819      	ldr	r1, [r3, #0]
 800c8c4:	683b      	ldr	r3, [r7, #0]
 800c8c6:	68db      	ldr	r3, [r3, #12]
 800c8c8:	461a      	mov	r2, r3
 800c8ca:	6878      	ldr	r0, [r7, #4]
 800c8cc:	f7ff feb7 	bl	800c63e <LL_GPIO_SetPinOutputType>
      }

      /* Pull-up Pull down resistor configuration*/
      LL_GPIO_SetPinPull(GPIOx, currentpin, GPIO_InitStruct->Pull);
 800c8d0:	683b      	ldr	r3, [r7, #0]
 800c8d2:	691b      	ldr	r3, [r3, #16]
 800c8d4:	461a      	mov	r2, r3
 800c8d6:	69b9      	ldr	r1, [r7, #24]
 800c8d8:	6878      	ldr	r0, [r7, #4]
 800c8da:	f7ff ff05 	bl	800c6e8 <LL_GPIO_SetPinPull>

      if (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE)
 800c8de:	683b      	ldr	r3, [r7, #0]
 800c8e0:	685b      	ldr	r3, [r3, #4]
 800c8e2:	2b02      	cmp	r3, #2
 800c8e4:	d111      	bne.n	800c90a <LL_GPIO_Init+0xb0>
      {
        /* Check Alternate parameter */
        assert_param(IS_LL_GPIO_ALTERNATE(GPIO_InitStruct->Alternate));

        /* Speed mode configuration */
        if (currentpin < LL_GPIO_PIN_8)
 800c8e6:	69bb      	ldr	r3, [r7, #24]
 800c8e8:	2bff      	cmp	r3, #255	; 0xff
 800c8ea:	d807      	bhi.n	800c8fc <LL_GPIO_Init+0xa2>
        {
          LL_GPIO_SetAFPin_0_7(GPIOx, currentpin, GPIO_InitStruct->Alternate);
 800c8ec:	683b      	ldr	r3, [r7, #0]
 800c8ee:	695b      	ldr	r3, [r3, #20]
 800c8f0:	461a      	mov	r2, r3
 800c8f2:	69b9      	ldr	r1, [r7, #24]
 800c8f4:	6878      	ldr	r0, [r7, #4]
 800c8f6:	f7ff ff34 	bl	800c762 <LL_GPIO_SetAFPin_0_7>
 800c8fa:	e006      	b.n	800c90a <LL_GPIO_Init+0xb0>
        }
        else
        {
          LL_GPIO_SetAFPin_8_15(GPIOx, currentpin, GPIO_InitStruct->Alternate);
 800c8fc:	683b      	ldr	r3, [r7, #0]
 800c8fe:	695b      	ldr	r3, [r3, #20]
 800c900:	461a      	mov	r2, r3
 800c902:	69b9      	ldr	r1, [r7, #24]
 800c904:	6878      	ldr	r0, [r7, #4]
 800c906:	f7ff ff69 	bl	800c7dc <LL_GPIO_SetAFPin_8_15>
        }
      }

      /* Pin Mode configuration */
      LL_GPIO_SetPinMode(GPIOx, currentpin, GPIO_InitStruct->Mode);
 800c90a:	683b      	ldr	r3, [r7, #0]
 800c90c:	685b      	ldr	r3, [r3, #4]
 800c90e:	461a      	mov	r2, r3
 800c910:	69b9      	ldr	r1, [r7, #24]
 800c912:	6878      	ldr	r0, [r7, #4]
 800c914:	f7ff fe56 	bl	800c5c4 <LL_GPIO_SetPinMode>
    }
    pinpos++;
 800c918:	69fb      	ldr	r3, [r7, #28]
 800c91a:	3301      	adds	r3, #1
 800c91c:	61fb      	str	r3, [r7, #28]
  while (((GPIO_InitStruct->Pin) >> pinpos) != 0x00000000U)
 800c91e:	683b      	ldr	r3, [r7, #0]
 800c920:	681a      	ldr	r2, [r3, #0]
 800c922:	69fb      	ldr	r3, [r7, #28]
 800c924:	fa22 f303 	lsr.w	r3, r2, r3
 800c928:	2b00      	cmp	r3, #0
 800c92a:	d1af      	bne.n	800c88c <LL_GPIO_Init+0x32>
  }
  return (SUCCESS);
 800c92c:	2300      	movs	r3, #0
}
 800c92e:	4618      	mov	r0, r3
 800c930:	3720      	adds	r7, #32
 800c932:	46bd      	mov	sp, r7
 800c934:	bd80      	pop	{r7, pc}
	...

0800c938 <LL_RCC_HSI_IsReady>:
{
 800c938:	b480      	push	{r7}
 800c93a:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) == (RCC_CR_HSIRDY)) ? 1UL : 0UL);
 800c93c:	4b07      	ldr	r3, [pc, #28]	; (800c95c <LL_RCC_HSI_IsReady+0x24>)
 800c93e:	681b      	ldr	r3, [r3, #0]
 800c940:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800c944:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800c948:	d101      	bne.n	800c94e <LL_RCC_HSI_IsReady+0x16>
 800c94a:	2301      	movs	r3, #1
 800c94c:	e000      	b.n	800c950 <LL_RCC_HSI_IsReady+0x18>
 800c94e:	2300      	movs	r3, #0
}
 800c950:	4618      	mov	r0, r3
 800c952:	46bd      	mov	sp, r7
 800c954:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c958:	4770      	bx	lr
 800c95a:	bf00      	nop
 800c95c:	40021000 	.word	0x40021000

0800c960 <LL_RCC_LSE_IsReady>:
{
 800c960:	b480      	push	{r7}
 800c962:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == (RCC_BDCR_LSERDY)) ? 1UL : 0UL);
 800c964:	4b07      	ldr	r3, [pc, #28]	; (800c984 <LL_RCC_LSE_IsReady+0x24>)
 800c966:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800c96a:	f003 0302 	and.w	r3, r3, #2
 800c96e:	2b02      	cmp	r3, #2
 800c970:	d101      	bne.n	800c976 <LL_RCC_LSE_IsReady+0x16>
 800c972:	2301      	movs	r3, #1
 800c974:	e000      	b.n	800c978 <LL_RCC_LSE_IsReady+0x18>
 800c976:	2300      	movs	r3, #0
}
 800c978:	4618      	mov	r0, r3
 800c97a:	46bd      	mov	sp, r7
 800c97c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c980:	4770      	bx	lr
 800c982:	bf00      	nop
 800c984:	40021000 	.word	0x40021000

0800c988 <LL_RCC_GetSysClkSource>:
{
 800c988:	b480      	push	{r7}
 800c98a:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 800c98c:	4b04      	ldr	r3, [pc, #16]	; (800c9a0 <LL_RCC_GetSysClkSource+0x18>)
 800c98e:	689b      	ldr	r3, [r3, #8]
 800c990:	f003 030c 	and.w	r3, r3, #12
}
 800c994:	4618      	mov	r0, r3
 800c996:	46bd      	mov	sp, r7
 800c998:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c99c:	4770      	bx	lr
 800c99e:	bf00      	nop
 800c9a0:	40021000 	.word	0x40021000

0800c9a4 <LL_RCC_GetAHBPrescaler>:
{
 800c9a4:	b480      	push	{r7}
 800c9a6:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE));
 800c9a8:	4b04      	ldr	r3, [pc, #16]	; (800c9bc <LL_RCC_GetAHBPrescaler+0x18>)
 800c9aa:	689b      	ldr	r3, [r3, #8]
 800c9ac:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
}
 800c9b0:	4618      	mov	r0, r3
 800c9b2:	46bd      	mov	sp, r7
 800c9b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c9b8:	4770      	bx	lr
 800c9ba:	bf00      	nop
 800c9bc:	40021000 	.word	0x40021000

0800c9c0 <LL_RCC_GetAPB1Prescaler>:
{
 800c9c0:	b480      	push	{r7}
 800c9c2:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1));
 800c9c4:	4b04      	ldr	r3, [pc, #16]	; (800c9d8 <LL_RCC_GetAPB1Prescaler+0x18>)
 800c9c6:	689b      	ldr	r3, [r3, #8]
 800c9c8:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
}
 800c9cc:	4618      	mov	r0, r3
 800c9ce:	46bd      	mov	sp, r7
 800c9d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c9d4:	4770      	bx	lr
 800c9d6:	bf00      	nop
 800c9d8:	40021000 	.word	0x40021000

0800c9dc <LL_RCC_GetAPB2Prescaler>:
{
 800c9dc:	b480      	push	{r7}
 800c9de:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2));
 800c9e0:	4b04      	ldr	r3, [pc, #16]	; (800c9f4 <LL_RCC_GetAPB2Prescaler+0x18>)
 800c9e2:	689b      	ldr	r3, [r3, #8]
 800c9e4:	f403 5360 	and.w	r3, r3, #14336	; 0x3800
}
 800c9e8:	4618      	mov	r0, r3
 800c9ea:	46bd      	mov	sp, r7
 800c9ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c9f0:	4770      	bx	lr
 800c9f2:	bf00      	nop
 800c9f4:	40021000 	.word	0x40021000

0800c9f8 <LL_RCC_GetUSARTClockSource>:
{
 800c9f8:	b480      	push	{r7}
 800c9fa:	b083      	sub	sp, #12
 800c9fc:	af00      	add	r7, sp, #0
 800c9fe:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(RCC->CCIPR, USARTx) | (USARTx << 16U));
 800ca00:	4b06      	ldr	r3, [pc, #24]	; (800ca1c <LL_RCC_GetUSARTClockSource+0x24>)
 800ca02:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 800ca06:	687b      	ldr	r3, [r7, #4]
 800ca08:	401a      	ands	r2, r3
 800ca0a:	687b      	ldr	r3, [r7, #4]
 800ca0c:	041b      	lsls	r3, r3, #16
 800ca0e:	4313      	orrs	r3, r2
}
 800ca10:	4618      	mov	r0, r3
 800ca12:	370c      	adds	r7, #12
 800ca14:	46bd      	mov	sp, r7
 800ca16:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ca1a:	4770      	bx	lr
 800ca1c:	40021000 	.word	0x40021000

0800ca20 <LL_RCC_GetUARTClockSource>:
{
 800ca20:	b480      	push	{r7}
 800ca22:	b083      	sub	sp, #12
 800ca24:	af00      	add	r7, sp, #0
 800ca26:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(RCC->CCIPR, UARTx) | (UARTx << 16U));
 800ca28:	4b06      	ldr	r3, [pc, #24]	; (800ca44 <LL_RCC_GetUARTClockSource+0x24>)
 800ca2a:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 800ca2e:	687b      	ldr	r3, [r7, #4]
 800ca30:	401a      	ands	r2, r3
 800ca32:	687b      	ldr	r3, [r7, #4]
 800ca34:	041b      	lsls	r3, r3, #16
 800ca36:	4313      	orrs	r3, r2
}
 800ca38:	4618      	mov	r0, r3
 800ca3a:	370c      	adds	r7, #12
 800ca3c:	46bd      	mov	sp, r7
 800ca3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ca42:	4770      	bx	lr
 800ca44:	40021000 	.word	0x40021000

0800ca48 <LL_RCC_PLL_GetMainSource>:
{
 800ca48:	b480      	push	{r7}
 800ca4a:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC));
 800ca4c:	4b04      	ldr	r3, [pc, #16]	; (800ca60 <LL_RCC_PLL_GetMainSource+0x18>)
 800ca4e:	68db      	ldr	r3, [r3, #12]
 800ca50:	f003 0303 	and.w	r3, r3, #3
}
 800ca54:	4618      	mov	r0, r3
 800ca56:	46bd      	mov	sp, r7
 800ca58:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ca5c:	4770      	bx	lr
 800ca5e:	bf00      	nop
 800ca60:	40021000 	.word	0x40021000

0800ca64 <LL_RCC_PLL_GetN>:
{
 800ca64:	b480      	push	{r7}
 800ca66:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >>  RCC_PLLCFGR_PLLN_Pos);
 800ca68:	4b04      	ldr	r3, [pc, #16]	; (800ca7c <LL_RCC_PLL_GetN+0x18>)
 800ca6a:	68db      	ldr	r3, [r3, #12]
 800ca6c:	0a1b      	lsrs	r3, r3, #8
 800ca6e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
}
 800ca72:	4618      	mov	r0, r3
 800ca74:	46bd      	mov	sp, r7
 800ca76:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ca7a:	4770      	bx	lr
 800ca7c:	40021000 	.word	0x40021000

0800ca80 <LL_RCC_PLL_GetR>:
{
 800ca80:	b480      	push	{r7}
 800ca82:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR));
 800ca84:	4b04      	ldr	r3, [pc, #16]	; (800ca98 <LL_RCC_PLL_GetR+0x18>)
 800ca86:	68db      	ldr	r3, [r3, #12]
 800ca88:	f003 63c0 	and.w	r3, r3, #100663296	; 0x6000000
}
 800ca8c:	4618      	mov	r0, r3
 800ca8e:	46bd      	mov	sp, r7
 800ca90:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ca94:	4770      	bx	lr
 800ca96:	bf00      	nop
 800ca98:	40021000 	.word	0x40021000

0800ca9c <LL_RCC_PLL_GetDivider>:
{
 800ca9c:	b480      	push	{r7}
 800ca9e:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM));
 800caa0:	4b04      	ldr	r3, [pc, #16]	; (800cab4 <LL_RCC_PLL_GetDivider+0x18>)
 800caa2:	68db      	ldr	r3, [r3, #12]
 800caa4:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
}
 800caa8:	4618      	mov	r0, r3
 800caaa:	46bd      	mov	sp, r7
 800caac:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cab0:	4770      	bx	lr
 800cab2:	bf00      	nop
 800cab4:	40021000 	.word	0x40021000

0800cab8 <LL_RCC_GetUSARTClockFreq>:
  *
  * @retval USART clock frequency (in Hz)
  *         - @ref  LL_RCC_PERIPH_FREQUENCY_NO indicates that oscillator (HSI or LSE) is not ready
  */
uint32_t LL_RCC_GetUSARTClockFreq(uint32_t USARTxSource)
{
 800cab8:	b580      	push	{r7, lr}
 800caba:	b084      	sub	sp, #16
 800cabc:	af00      	add	r7, sp, #0
 800cabe:	6078      	str	r0, [r7, #4]
  uint32_t usart_frequency = LL_RCC_PERIPH_FREQUENCY_NO;
 800cac0:	2300      	movs	r3, #0
 800cac2:	60fb      	str	r3, [r7, #12]

  /* Check parameter */
  assert_param(IS_LL_RCC_USART_CLKSOURCE(USARTxSource));

  if (USARTxSource == LL_RCC_USART1_CLKSOURCE)
 800cac4:	687b      	ldr	r3, [r7, #4]
 800cac6:	2b03      	cmp	r3, #3
 800cac8:	d12e      	bne.n	800cb28 <LL_RCC_GetUSARTClockFreq+0x70>
  {
    /* USART1CLK clock frequency */
    switch (LL_RCC_GetUSARTClockSource(USARTxSource))
 800caca:	6878      	ldr	r0, [r7, #4]
 800cacc:	f7ff ff94 	bl	800c9f8 <LL_RCC_GetUSARTClockSource>
 800cad0:	4603      	mov	r3, r0
 800cad2:	4a50      	ldr	r2, [pc, #320]	; (800cc14 <LL_RCC_GetUSARTClockFreq+0x15c>)
 800cad4:	4293      	cmp	r3, r2
 800cad6:	d009      	beq.n	800caec <LL_RCC_GetUSARTClockFreq+0x34>
 800cad8:	f1b3 1f03 	cmp.w	r3, #196611	; 0x30003
 800cadc:	d00e      	beq.n	800cafc <LL_RCC_GetUSARTClockFreq+0x44>
 800cade:	4a4e      	ldr	r2, [pc, #312]	; (800cc18 <LL_RCC_GetUSARTClockFreq+0x160>)
 800cae0:	4293      	cmp	r3, r2
 800cae2:	d114      	bne.n	800cb0e <LL_RCC_GetUSARTClockFreq+0x56>
    {
      case LL_RCC_USART1_CLKSOURCE_SYSCLK: /* USART1 Clock is System Clock */
        usart_frequency = RCC_GetSystemClockFreq();
 800cae4:	f000 f926 	bl	800cd34 <RCC_GetSystemClockFreq>
 800cae8:	60f8      	str	r0, [r7, #12]
        break;
 800caea:	e08d      	b.n	800cc08 <LL_RCC_GetUSARTClockFreq+0x150>

      case LL_RCC_USART1_CLKSOURCE_HSI:    /* USART1 Clock is HSI Osc. */
        if (LL_RCC_HSI_IsReady() != 0U)
 800caec:	f7ff ff24 	bl	800c938 <LL_RCC_HSI_IsReady>
 800caf0:	4603      	mov	r3, r0
 800caf2:	2b00      	cmp	r3, #0
 800caf4:	d07b      	beq.n	800cbee <LL_RCC_GetUSARTClockFreq+0x136>
        {
          usart_frequency = HSI_VALUE;
 800caf6:	4b49      	ldr	r3, [pc, #292]	; (800cc1c <LL_RCC_GetUSARTClockFreq+0x164>)
 800caf8:	60fb      	str	r3, [r7, #12]
        }
        break;
 800cafa:	e078      	b.n	800cbee <LL_RCC_GetUSARTClockFreq+0x136>

      case LL_RCC_USART1_CLKSOURCE_LSE:    /* USART1 Clock is LSE Osc. */
        if (LL_RCC_LSE_IsReady() != 0U)
 800cafc:	f7ff ff30 	bl	800c960 <LL_RCC_LSE_IsReady>
 800cb00:	4603      	mov	r3, r0
 800cb02:	2b00      	cmp	r3, #0
 800cb04:	d075      	beq.n	800cbf2 <LL_RCC_GetUSARTClockFreq+0x13a>
        {
          usart_frequency = LSE_VALUE;
 800cb06:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800cb0a:	60fb      	str	r3, [r7, #12]
        }
        break;
 800cb0c:	e071      	b.n	800cbf2 <LL_RCC_GetUSARTClockFreq+0x13a>

      case LL_RCC_USART1_CLKSOURCE_PCLK2:  /* USART1 Clock is PCLK2 */
      default:
        usart_frequency = RCC_GetPCLK2ClockFreq(RCC_GetHCLKClockFreq(RCC_GetSystemClockFreq()));
 800cb0e:	f000 f911 	bl	800cd34 <RCC_GetSystemClockFreq>
 800cb12:	4603      	mov	r3, r0
 800cb14:	4618      	mov	r0, r3
 800cb16:	f000 f92f 	bl	800cd78 <RCC_GetHCLKClockFreq>
 800cb1a:	4603      	mov	r3, r0
 800cb1c:	4618      	mov	r0, r3
 800cb1e:	f000 f959 	bl	800cdd4 <RCC_GetPCLK2ClockFreq>
 800cb22:	60f8      	str	r0, [r7, #12]
        break;
 800cb24:	bf00      	nop
 800cb26:	e06f      	b.n	800cc08 <LL_RCC_GetUSARTClockFreq+0x150>
    }
  }
  else if (USARTxSource == LL_RCC_USART2_CLKSOURCE)
 800cb28:	687b      	ldr	r3, [r7, #4]
 800cb2a:	2b0c      	cmp	r3, #12
 800cb2c:	d12e      	bne.n	800cb8c <LL_RCC_GetUSARTClockFreq+0xd4>
  {
    /* USART2CLK clock frequency */
    switch (LL_RCC_GetUSARTClockSource(USARTxSource))
 800cb2e:	6878      	ldr	r0, [r7, #4]
 800cb30:	f7ff ff62 	bl	800c9f8 <LL_RCC_GetUSARTClockSource>
 800cb34:	4603      	mov	r3, r0
 800cb36:	4a3a      	ldr	r2, [pc, #232]	; (800cc20 <LL_RCC_GetUSARTClockFreq+0x168>)
 800cb38:	4293      	cmp	r3, r2
 800cb3a:	d009      	beq.n	800cb50 <LL_RCC_GetUSARTClockFreq+0x98>
 800cb3c:	f1b3 1f0c 	cmp.w	r3, #786444	; 0xc000c
 800cb40:	d00e      	beq.n	800cb60 <LL_RCC_GetUSARTClockFreq+0xa8>
 800cb42:	4a38      	ldr	r2, [pc, #224]	; (800cc24 <LL_RCC_GetUSARTClockFreq+0x16c>)
 800cb44:	4293      	cmp	r3, r2
 800cb46:	d114      	bne.n	800cb72 <LL_RCC_GetUSARTClockFreq+0xba>
    {
      case LL_RCC_USART2_CLKSOURCE_SYSCLK: /* USART2 Clock is System Clock */
        usart_frequency = RCC_GetSystemClockFreq();
 800cb48:	f000 f8f4 	bl	800cd34 <RCC_GetSystemClockFreq>
 800cb4c:	60f8      	str	r0, [r7, #12]
        break;
 800cb4e:	e05b      	b.n	800cc08 <LL_RCC_GetUSARTClockFreq+0x150>

      case LL_RCC_USART2_CLKSOURCE_HSI:    /* USART2 Clock is HSI Osc. */
        if (LL_RCC_HSI_IsReady() != 0U)
 800cb50:	f7ff fef2 	bl	800c938 <LL_RCC_HSI_IsReady>
 800cb54:	4603      	mov	r3, r0
 800cb56:	2b00      	cmp	r3, #0
 800cb58:	d04d      	beq.n	800cbf6 <LL_RCC_GetUSARTClockFreq+0x13e>
        {
          usart_frequency = HSI_VALUE;
 800cb5a:	4b30      	ldr	r3, [pc, #192]	; (800cc1c <LL_RCC_GetUSARTClockFreq+0x164>)
 800cb5c:	60fb      	str	r3, [r7, #12]
        }
        break;
 800cb5e:	e04a      	b.n	800cbf6 <LL_RCC_GetUSARTClockFreq+0x13e>

      case LL_RCC_USART2_CLKSOURCE_LSE:    /* USART2 Clock is LSE Osc. */
        if (LL_RCC_LSE_IsReady() != 0U)
 800cb60:	f7ff fefe 	bl	800c960 <LL_RCC_LSE_IsReady>
 800cb64:	4603      	mov	r3, r0
 800cb66:	2b00      	cmp	r3, #0
 800cb68:	d047      	beq.n	800cbfa <LL_RCC_GetUSARTClockFreq+0x142>
        {
          usart_frequency = LSE_VALUE;
 800cb6a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800cb6e:	60fb      	str	r3, [r7, #12]
        }
        break;
 800cb70:	e043      	b.n	800cbfa <LL_RCC_GetUSARTClockFreq+0x142>

      case LL_RCC_USART2_CLKSOURCE_PCLK1:  /* USART2 Clock is PCLK1 */
      default:
        usart_frequency = RCC_GetPCLK1ClockFreq(RCC_GetHCLKClockFreq(RCC_GetSystemClockFreq()));
 800cb72:	f000 f8df 	bl	800cd34 <RCC_GetSystemClockFreq>
 800cb76:	4603      	mov	r3, r0
 800cb78:	4618      	mov	r0, r3
 800cb7a:	f000 f8fd 	bl	800cd78 <RCC_GetHCLKClockFreq>
 800cb7e:	4603      	mov	r3, r0
 800cb80:	4618      	mov	r0, r3
 800cb82:	f000 f911 	bl	800cda8 <RCC_GetPCLK1ClockFreq>
 800cb86:	60f8      	str	r0, [r7, #12]
        break;
 800cb88:	bf00      	nop
 800cb8a:	e03d      	b.n	800cc08 <LL_RCC_GetUSARTClockFreq+0x150>
    }
  }
  else
  {
    if (USARTxSource == LL_RCC_USART3_CLKSOURCE)
 800cb8c:	687b      	ldr	r3, [r7, #4]
 800cb8e:	2b30      	cmp	r3, #48	; 0x30
 800cb90:	d135      	bne.n	800cbfe <LL_RCC_GetUSARTClockFreq+0x146>
    {
      /* USART3CLK clock frequency */
      switch (LL_RCC_GetUSARTClockSource(USARTxSource))
 800cb92:	6878      	ldr	r0, [r7, #4]
 800cb94:	f7ff ff30 	bl	800c9f8 <LL_RCC_GetUSARTClockSource>
 800cb98:	4603      	mov	r3, r0
 800cb9a:	4a23      	ldr	r2, [pc, #140]	; (800cc28 <LL_RCC_GetUSARTClockFreq+0x170>)
 800cb9c:	4293      	cmp	r3, r2
 800cb9e:	d009      	beq.n	800cbb4 <LL_RCC_GetUSARTClockFreq+0xfc>
 800cba0:	f1b3 1f30 	cmp.w	r3, #3145776	; 0x300030
 800cba4:	d00e      	beq.n	800cbc4 <LL_RCC_GetUSARTClockFreq+0x10c>
 800cba6:	4a21      	ldr	r2, [pc, #132]	; (800cc2c <LL_RCC_GetUSARTClockFreq+0x174>)
 800cba8:	4293      	cmp	r3, r2
 800cbaa:	d114      	bne.n	800cbd6 <LL_RCC_GetUSARTClockFreq+0x11e>
      {
        case LL_RCC_USART3_CLKSOURCE_SYSCLK: /* USART3 Clock is System Clock */
          usart_frequency = RCC_GetSystemClockFreq();
 800cbac:	f000 f8c2 	bl	800cd34 <RCC_GetSystemClockFreq>
 800cbb0:	60f8      	str	r0, [r7, #12]
          break;
 800cbb2:	e029      	b.n	800cc08 <LL_RCC_GetUSARTClockFreq+0x150>

        case LL_RCC_USART3_CLKSOURCE_HSI:    /* USART3 Clock is HSI Osc. */
          if (LL_RCC_HSI_IsReady() != 0U)
 800cbb4:	f7ff fec0 	bl	800c938 <LL_RCC_HSI_IsReady>
 800cbb8:	4603      	mov	r3, r0
 800cbba:	2b00      	cmp	r3, #0
 800cbbc:	d021      	beq.n	800cc02 <LL_RCC_GetUSARTClockFreq+0x14a>
          {
            usart_frequency = HSI_VALUE;
 800cbbe:	4b17      	ldr	r3, [pc, #92]	; (800cc1c <LL_RCC_GetUSARTClockFreq+0x164>)
 800cbc0:	60fb      	str	r3, [r7, #12]
          }
          break;
 800cbc2:	e01e      	b.n	800cc02 <LL_RCC_GetUSARTClockFreq+0x14a>

        case LL_RCC_USART3_CLKSOURCE_LSE:    /* USART3 Clock is LSE Osc. */
          if (LL_RCC_LSE_IsReady() != 0U)
 800cbc4:	f7ff fecc 	bl	800c960 <LL_RCC_LSE_IsReady>
 800cbc8:	4603      	mov	r3, r0
 800cbca:	2b00      	cmp	r3, #0
 800cbcc:	d01b      	beq.n	800cc06 <LL_RCC_GetUSARTClockFreq+0x14e>
          {
            usart_frequency = LSE_VALUE;
 800cbce:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800cbd2:	60fb      	str	r3, [r7, #12]
          }
          break;
 800cbd4:	e017      	b.n	800cc06 <LL_RCC_GetUSARTClockFreq+0x14e>

        case LL_RCC_USART3_CLKSOURCE_PCLK1:  /* USART3 Clock is PCLK1 */
        default:
          usart_frequency = RCC_GetPCLK1ClockFreq(RCC_GetHCLKClockFreq(RCC_GetSystemClockFreq()));
 800cbd6:	f000 f8ad 	bl	800cd34 <RCC_GetSystemClockFreq>
 800cbda:	4603      	mov	r3, r0
 800cbdc:	4618      	mov	r0, r3
 800cbde:	f000 f8cb 	bl	800cd78 <RCC_GetHCLKClockFreq>
 800cbe2:	4603      	mov	r3, r0
 800cbe4:	4618      	mov	r0, r3
 800cbe6:	f000 f8df 	bl	800cda8 <RCC_GetPCLK1ClockFreq>
 800cbea:	60f8      	str	r0, [r7, #12]
          break;
 800cbec:	e00c      	b.n	800cc08 <LL_RCC_GetUSARTClockFreq+0x150>
        break;
 800cbee:	bf00      	nop
 800cbf0:	e00a      	b.n	800cc08 <LL_RCC_GetUSARTClockFreq+0x150>
        break;
 800cbf2:	bf00      	nop
 800cbf4:	e008      	b.n	800cc08 <LL_RCC_GetUSARTClockFreq+0x150>
        break;
 800cbf6:	bf00      	nop
 800cbf8:	e006      	b.n	800cc08 <LL_RCC_GetUSARTClockFreq+0x150>
        break;
 800cbfa:	bf00      	nop
 800cbfc:	e004      	b.n	800cc08 <LL_RCC_GetUSARTClockFreq+0x150>
      }
    }
 800cbfe:	bf00      	nop
 800cc00:	e002      	b.n	800cc08 <LL_RCC_GetUSARTClockFreq+0x150>
          break;
 800cc02:	bf00      	nop
 800cc04:	e000      	b.n	800cc08 <LL_RCC_GetUSARTClockFreq+0x150>
          break;
 800cc06:	bf00      	nop
  }
  return usart_frequency;
 800cc08:	68fb      	ldr	r3, [r7, #12]
}
 800cc0a:	4618      	mov	r0, r3
 800cc0c:	3710      	adds	r7, #16
 800cc0e:	46bd      	mov	sp, r7
 800cc10:	bd80      	pop	{r7, pc}
 800cc12:	bf00      	nop
 800cc14:	00030002 	.word	0x00030002
 800cc18:	00030001 	.word	0x00030001
 800cc1c:	00f42400 	.word	0x00f42400
 800cc20:	000c0008 	.word	0x000c0008
 800cc24:	000c0004 	.word	0x000c0004
 800cc28:	00300020 	.word	0x00300020
 800cc2c:	00300010 	.word	0x00300010

0800cc30 <LL_RCC_GetUARTClockFreq>:
  *         (*) value not defined in all devices.
  * @retval UART clock frequency (in Hz)
  *         - @ref  LL_RCC_PERIPH_FREQUENCY_NO indicates that oscillator (HSI or LSE) is not ready
  */
uint32_t LL_RCC_GetUARTClockFreq(uint32_t UARTxSource)
{
 800cc30:	b580      	push	{r7, lr}
 800cc32:	b084      	sub	sp, #16
 800cc34:	af00      	add	r7, sp, #0
 800cc36:	6078      	str	r0, [r7, #4]
  uint32_t uart_frequency = LL_RCC_PERIPH_FREQUENCY_NO;
 800cc38:	2300      	movs	r3, #0
 800cc3a:	60fb      	str	r3, [r7, #12]

  /* Check parameter */
  assert_param(IS_LL_RCC_UART_CLKSOURCE(UARTxSource));

  if (UARTxSource == LL_RCC_UART4_CLKSOURCE)
 800cc3c:	687b      	ldr	r3, [r7, #4]
 800cc3e:	2bc0      	cmp	r3, #192	; 0xc0
 800cc40:	d12d      	bne.n	800cc9e <LL_RCC_GetUARTClockFreq+0x6e>
  {
    /* UART4CLK clock frequency */
    switch (LL_RCC_GetUARTClockSource(UARTxSource))
 800cc42:	6878      	ldr	r0, [r7, #4]
 800cc44:	f7ff feec 	bl	800ca20 <LL_RCC_GetUARTClockSource>
 800cc48:	4603      	mov	r3, r0
 800cc4a:	4a35      	ldr	r2, [pc, #212]	; (800cd20 <LL_RCC_GetUARTClockFreq+0xf0>)
 800cc4c:	4293      	cmp	r3, r2
 800cc4e:	d009      	beq.n	800cc64 <LL_RCC_GetUARTClockFreq+0x34>
 800cc50:	f1b3 1fc0 	cmp.w	r3, #12583104	; 0xc000c0
 800cc54:	d00e      	beq.n	800cc74 <LL_RCC_GetUARTClockFreq+0x44>
 800cc56:	4a33      	ldr	r2, [pc, #204]	; (800cd24 <LL_RCC_GetUARTClockFreq+0xf4>)
 800cc58:	4293      	cmp	r3, r2
 800cc5a:	d114      	bne.n	800cc86 <LL_RCC_GetUARTClockFreq+0x56>
    {
      case LL_RCC_UART4_CLKSOURCE_SYSCLK: /* UART4 Clock is System Clock */
        uart_frequency = RCC_GetSystemClockFreq();
 800cc5c:	f000 f86a 	bl	800cd34 <RCC_GetSystemClockFreq>
 800cc60:	60f8      	str	r0, [r7, #12]
        break;
 800cc62:	e021      	b.n	800cca8 <LL_RCC_GetUARTClockFreq+0x78>

      case LL_RCC_UART4_CLKSOURCE_HSI:    /* UART4 Clock is HSI Osc. */
        if (LL_RCC_HSI_IsReady() != 0U)
 800cc64:	f7ff fe68 	bl	800c938 <LL_RCC_HSI_IsReady>
 800cc68:	4603      	mov	r3, r0
 800cc6a:	2b00      	cmp	r3, #0
 800cc6c:	d019      	beq.n	800cca2 <LL_RCC_GetUARTClockFreq+0x72>
        {
          uart_frequency = HSI_VALUE;
 800cc6e:	4b2e      	ldr	r3, [pc, #184]	; (800cd28 <LL_RCC_GetUARTClockFreq+0xf8>)
 800cc70:	60fb      	str	r3, [r7, #12]
        }
        break;
 800cc72:	e016      	b.n	800cca2 <LL_RCC_GetUARTClockFreq+0x72>

      case LL_RCC_UART4_CLKSOURCE_LSE:    /* UART4 Clock is LSE Osc. */
        if (LL_RCC_LSE_IsReady() != 0U)
 800cc74:	f7ff fe74 	bl	800c960 <LL_RCC_LSE_IsReady>
 800cc78:	4603      	mov	r3, r0
 800cc7a:	2b00      	cmp	r3, #0
 800cc7c:	d013      	beq.n	800cca6 <LL_RCC_GetUARTClockFreq+0x76>
        {
          uart_frequency = LSE_VALUE;
 800cc7e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800cc82:	60fb      	str	r3, [r7, #12]
        }
        break;
 800cc84:	e00f      	b.n	800cca6 <LL_RCC_GetUARTClockFreq+0x76>

      case LL_RCC_UART4_CLKSOURCE_PCLK1:  /* UART4 Clock is PCLK1 */
      default:
        uart_frequency = RCC_GetPCLK1ClockFreq(RCC_GetHCLKClockFreq(RCC_GetSystemClockFreq()));
 800cc86:	f000 f855 	bl	800cd34 <RCC_GetSystemClockFreq>
 800cc8a:	4603      	mov	r3, r0
 800cc8c:	4618      	mov	r0, r3
 800cc8e:	f000 f873 	bl	800cd78 <RCC_GetHCLKClockFreq>
 800cc92:	4603      	mov	r3, r0
 800cc94:	4618      	mov	r0, r3
 800cc96:	f000 f887 	bl	800cda8 <RCC_GetPCLK1ClockFreq>
 800cc9a:	60f8      	str	r0, [r7, #12]
        break;
 800cc9c:	e004      	b.n	800cca8 <LL_RCC_GetUARTClockFreq+0x78>
    }
  }
 800cc9e:	bf00      	nop
 800cca0:	e002      	b.n	800cca8 <LL_RCC_GetUARTClockFreq+0x78>
        break;
 800cca2:	bf00      	nop
 800cca4:	e000      	b.n	800cca8 <LL_RCC_GetUARTClockFreq+0x78>
        break;
 800cca6:	bf00      	nop

#if defined(RCC_CCIPR_UART5SEL)
  if (UARTxSource == LL_RCC_UART5_CLKSOURCE)
 800cca8:	687b      	ldr	r3, [r7, #4]
 800ccaa:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800ccae:	d12d      	bne.n	800cd0c <LL_RCC_GetUARTClockFreq+0xdc>
  {
    /* UART5CLK clock frequency */
    switch (LL_RCC_GetUARTClockSource(UARTxSource))
 800ccb0:	6878      	ldr	r0, [r7, #4]
 800ccb2:	f7ff feb5 	bl	800ca20 <LL_RCC_GetUARTClockSource>
 800ccb6:	4603      	mov	r3, r0
 800ccb8:	4a1c      	ldr	r2, [pc, #112]	; (800cd2c <LL_RCC_GetUARTClockFreq+0xfc>)
 800ccba:	4293      	cmp	r3, r2
 800ccbc:	d009      	beq.n	800ccd2 <LL_RCC_GetUARTClockFreq+0xa2>
 800ccbe:	f1b3 2f03 	cmp.w	r3, #50332416	; 0x3000300
 800ccc2:	d00e      	beq.n	800cce2 <LL_RCC_GetUARTClockFreq+0xb2>
 800ccc4:	4a1a      	ldr	r2, [pc, #104]	; (800cd30 <LL_RCC_GetUARTClockFreq+0x100>)
 800ccc6:	4293      	cmp	r3, r2
 800ccc8:	d114      	bne.n	800ccf4 <LL_RCC_GetUARTClockFreq+0xc4>
    {
      case LL_RCC_UART5_CLKSOURCE_SYSCLK: /* UART5 Clock is System Clock */
        uart_frequency = RCC_GetSystemClockFreq();
 800ccca:	f000 f833 	bl	800cd34 <RCC_GetSystemClockFreq>
 800ccce:	60f8      	str	r0, [r7, #12]
        break;
 800ccd0:	e021      	b.n	800cd16 <LL_RCC_GetUARTClockFreq+0xe6>

      case LL_RCC_UART5_CLKSOURCE_HSI:    /* UART5 Clock is HSI Osc. */
        if (LL_RCC_HSI_IsReady() != 0U)
 800ccd2:	f7ff fe31 	bl	800c938 <LL_RCC_HSI_IsReady>
 800ccd6:	4603      	mov	r3, r0
 800ccd8:	2b00      	cmp	r3, #0
 800ccda:	d019      	beq.n	800cd10 <LL_RCC_GetUARTClockFreq+0xe0>
        {
          uart_frequency = HSI_VALUE;
 800ccdc:	4b12      	ldr	r3, [pc, #72]	; (800cd28 <LL_RCC_GetUARTClockFreq+0xf8>)
 800ccde:	60fb      	str	r3, [r7, #12]
        }
        break;
 800cce0:	e016      	b.n	800cd10 <LL_RCC_GetUARTClockFreq+0xe0>

      case LL_RCC_UART5_CLKSOURCE_LSE:    /* UART5 Clock is LSE Osc. */
        if (LL_RCC_LSE_IsReady() != 0U)
 800cce2:	f7ff fe3d 	bl	800c960 <LL_RCC_LSE_IsReady>
 800cce6:	4603      	mov	r3, r0
 800cce8:	2b00      	cmp	r3, #0
 800ccea:	d013      	beq.n	800cd14 <LL_RCC_GetUARTClockFreq+0xe4>
        {
          uart_frequency = LSE_VALUE;
 800ccec:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800ccf0:	60fb      	str	r3, [r7, #12]
        }
        break;
 800ccf2:	e00f      	b.n	800cd14 <LL_RCC_GetUARTClockFreq+0xe4>

      case LL_RCC_UART5_CLKSOURCE_PCLK1:  /* UART5 Clock is PCLK1 */
      default:
        uart_frequency = RCC_GetPCLK1ClockFreq(RCC_GetHCLKClockFreq(RCC_GetSystemClockFreq()));
 800ccf4:	f000 f81e 	bl	800cd34 <RCC_GetSystemClockFreq>
 800ccf8:	4603      	mov	r3, r0
 800ccfa:	4618      	mov	r0, r3
 800ccfc:	f000 f83c 	bl	800cd78 <RCC_GetHCLKClockFreq>
 800cd00:	4603      	mov	r3, r0
 800cd02:	4618      	mov	r0, r3
 800cd04:	f000 f850 	bl	800cda8 <RCC_GetPCLK1ClockFreq>
 800cd08:	60f8      	str	r0, [r7, #12]
        break;
 800cd0a:	e004      	b.n	800cd16 <LL_RCC_GetUARTClockFreq+0xe6>
    }
  }
 800cd0c:	bf00      	nop
 800cd0e:	e002      	b.n	800cd16 <LL_RCC_GetUARTClockFreq+0xe6>
        break;
 800cd10:	bf00      	nop
 800cd12:	e000      	b.n	800cd16 <LL_RCC_GetUARTClockFreq+0xe6>
        break;
 800cd14:	bf00      	nop
#endif /* RCC_CCIPR_UART5SEL */

  return uart_frequency;
 800cd16:	68fb      	ldr	r3, [r7, #12]
}
 800cd18:	4618      	mov	r0, r3
 800cd1a:	3710      	adds	r7, #16
 800cd1c:	46bd      	mov	sp, r7
 800cd1e:	bd80      	pop	{r7, pc}
 800cd20:	00c00080 	.word	0x00c00080
 800cd24:	00c00040 	.word	0x00c00040
 800cd28:	00f42400 	.word	0x00f42400
 800cd2c:	03000200 	.word	0x03000200
 800cd30:	03000100 	.word	0x03000100

0800cd34 <RCC_GetSystemClockFreq>:
/**
  * @brief  Return SYSTEM clock frequency
  * @retval SYSTEM clock frequency (in Hz)
  */
uint32_t RCC_GetSystemClockFreq(void)
{
 800cd34:	b580      	push	{r7, lr}
 800cd36:	b082      	sub	sp, #8
 800cd38:	af00      	add	r7, sp, #0
  uint32_t frequency;

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (LL_RCC_GetSysClkSource())
 800cd3a:	f7ff fe25 	bl	800c988 <LL_RCC_GetSysClkSource>
 800cd3e:	4603      	mov	r3, r0
 800cd40:	2b08      	cmp	r3, #8
 800cd42:	d006      	beq.n	800cd52 <RCC_GetSystemClockFreq+0x1e>
 800cd44:	2b0c      	cmp	r3, #12
 800cd46:	d007      	beq.n	800cd58 <RCC_GetSystemClockFreq+0x24>
 800cd48:	2b04      	cmp	r3, #4
 800cd4a:	d109      	bne.n	800cd60 <RCC_GetSystemClockFreq+0x2c>
  {
    case LL_RCC_SYS_CLKSOURCE_STATUS_HSI:  /* HSI used as system clock  source */
      frequency = HSI_VALUE;
 800cd4c:	4b08      	ldr	r3, [pc, #32]	; (800cd70 <RCC_GetSystemClockFreq+0x3c>)
 800cd4e:	607b      	str	r3, [r7, #4]
      break;
 800cd50:	e009      	b.n	800cd66 <RCC_GetSystemClockFreq+0x32>

    case LL_RCC_SYS_CLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
      frequency = HSE_VALUE;
 800cd52:	4b08      	ldr	r3, [pc, #32]	; (800cd74 <RCC_GetSystemClockFreq+0x40>)
 800cd54:	607b      	str	r3, [r7, #4]
      break;
 800cd56:	e006      	b.n	800cd66 <RCC_GetSystemClockFreq+0x32>

    case LL_RCC_SYS_CLKSOURCE_STATUS_PLL:  /* PLL used as system clock  source */
      frequency = RCC_PLL_GetFreqDomain_SYS();
 800cd58:	f000 f852 	bl	800ce00 <RCC_PLL_GetFreqDomain_SYS>
 800cd5c:	6078      	str	r0, [r7, #4]
      break;
 800cd5e:	e002      	b.n	800cd66 <RCC_GetSystemClockFreq+0x32>

    default:
      frequency = HSI_VALUE;
 800cd60:	4b03      	ldr	r3, [pc, #12]	; (800cd70 <RCC_GetSystemClockFreq+0x3c>)
 800cd62:	607b      	str	r3, [r7, #4]
      break;
 800cd64:	bf00      	nop
  }

  return frequency;
 800cd66:	687b      	ldr	r3, [r7, #4]
}
 800cd68:	4618      	mov	r0, r3
 800cd6a:	3708      	adds	r7, #8
 800cd6c:	46bd      	mov	sp, r7
 800cd6e:	bd80      	pop	{r7, pc}
 800cd70:	00f42400 	.word	0x00f42400
 800cd74:	007a1200 	.word	0x007a1200

0800cd78 <RCC_GetHCLKClockFreq>:
  * @brief  Return HCLK clock frequency
  * @param  SYSCLK_Frequency SYSCLK clock frequency
  * @retval HCLK clock frequency (in Hz)
  */
uint32_t RCC_GetHCLKClockFreq(uint32_t SYSCLK_Frequency)
{
 800cd78:	b580      	push	{r7, lr}
 800cd7a:	b082      	sub	sp, #8
 800cd7c:	af00      	add	r7, sp, #0
 800cd7e:	6078      	str	r0, [r7, #4]
  /* HCLK clock frequency */
  return __LL_RCC_CALC_HCLK_FREQ(SYSCLK_Frequency, LL_RCC_GetAHBPrescaler());
 800cd80:	f7ff fe10 	bl	800c9a4 <LL_RCC_GetAHBPrescaler>
 800cd84:	4603      	mov	r3, r0
 800cd86:	091b      	lsrs	r3, r3, #4
 800cd88:	f003 030f 	and.w	r3, r3, #15
 800cd8c:	4a05      	ldr	r2, [pc, #20]	; (800cda4 <RCC_GetHCLKClockFreq+0x2c>)
 800cd8e:	5cd3      	ldrb	r3, [r2, r3]
 800cd90:	f003 031f 	and.w	r3, r3, #31
 800cd94:	687a      	ldr	r2, [r7, #4]
 800cd96:	fa22 f303 	lsr.w	r3, r2, r3
}
 800cd9a:	4618      	mov	r0, r3
 800cd9c:	3708      	adds	r7, #8
 800cd9e:	46bd      	mov	sp, r7
 800cda0:	bd80      	pop	{r7, pc}
 800cda2:	bf00      	nop
 800cda4:	08014b98 	.word	0x08014b98

0800cda8 <RCC_GetPCLK1ClockFreq>:
  * @brief  Return PCLK1 clock frequency
  * @param  HCLK_Frequency HCLK clock frequency
  * @retval PCLK1 clock frequency (in Hz)
  */
uint32_t RCC_GetPCLK1ClockFreq(uint32_t HCLK_Frequency)
{
 800cda8:	b580      	push	{r7, lr}
 800cdaa:	b082      	sub	sp, #8
 800cdac:	af00      	add	r7, sp, #0
 800cdae:	6078      	str	r0, [r7, #4]
  /* PCLK1 clock frequency */
  return __LL_RCC_CALC_PCLK1_FREQ(HCLK_Frequency, LL_RCC_GetAPB1Prescaler());
 800cdb0:	f7ff fe06 	bl	800c9c0 <LL_RCC_GetAPB1Prescaler>
 800cdb4:	4603      	mov	r3, r0
 800cdb6:	0a1b      	lsrs	r3, r3, #8
 800cdb8:	4a05      	ldr	r2, [pc, #20]	; (800cdd0 <RCC_GetPCLK1ClockFreq+0x28>)
 800cdba:	5cd3      	ldrb	r3, [r2, r3]
 800cdbc:	f003 031f 	and.w	r3, r3, #31
 800cdc0:	687a      	ldr	r2, [r7, #4]
 800cdc2:	fa22 f303 	lsr.w	r3, r2, r3
}
 800cdc6:	4618      	mov	r0, r3
 800cdc8:	3708      	adds	r7, #8
 800cdca:	46bd      	mov	sp, r7
 800cdcc:	bd80      	pop	{r7, pc}
 800cdce:	bf00      	nop
 800cdd0:	08014ba8 	.word	0x08014ba8

0800cdd4 <RCC_GetPCLK2ClockFreq>:
  * @brief  Return PCLK2 clock frequency
  * @param  HCLK_Frequency HCLK clock frequency
  * @retval PCLK2 clock frequency (in Hz)
  */
uint32_t RCC_GetPCLK2ClockFreq(uint32_t HCLK_Frequency)
{
 800cdd4:	b580      	push	{r7, lr}
 800cdd6:	b082      	sub	sp, #8
 800cdd8:	af00      	add	r7, sp, #0
 800cdda:	6078      	str	r0, [r7, #4]
  /* PCLK2 clock frequency */
  return __LL_RCC_CALC_PCLK2_FREQ(HCLK_Frequency, LL_RCC_GetAPB2Prescaler());
 800cddc:	f7ff fdfe 	bl	800c9dc <LL_RCC_GetAPB2Prescaler>
 800cde0:	4603      	mov	r3, r0
 800cde2:	0adb      	lsrs	r3, r3, #11
 800cde4:	4a05      	ldr	r2, [pc, #20]	; (800cdfc <RCC_GetPCLK2ClockFreq+0x28>)
 800cde6:	5cd3      	ldrb	r3, [r2, r3]
 800cde8:	f003 031f 	and.w	r3, r3, #31
 800cdec:	687a      	ldr	r2, [r7, #4]
 800cdee:	fa22 f303 	lsr.w	r3, r2, r3
}
 800cdf2:	4618      	mov	r0, r3
 800cdf4:	3708      	adds	r7, #8
 800cdf6:	46bd      	mov	sp, r7
 800cdf8:	bd80      	pop	{r7, pc}
 800cdfa:	bf00      	nop
 800cdfc:	08014ba8 	.word	0x08014ba8

0800ce00 <RCC_PLL_GetFreqDomain_SYS>:
/**
  * @brief  Return PLL clock frequency used for system domain
  * @retval PLL clock frequency (in Hz)
  */
uint32_t RCC_PLL_GetFreqDomain_SYS(void)
{
 800ce00:	b590      	push	{r4, r7, lr}
 800ce02:	b083      	sub	sp, #12
 800ce04:	af00      	add	r7, sp, #0
  uint32_t pllinputfreq, pllsource;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
  */
  pllsource = LL_RCC_PLL_GetMainSource();
 800ce06:	f7ff fe1f 	bl	800ca48 <LL_RCC_PLL_GetMainSource>
 800ce0a:	6038      	str	r0, [r7, #0]

  switch (pllsource)
 800ce0c:	683b      	ldr	r3, [r7, #0]
 800ce0e:	2b02      	cmp	r3, #2
 800ce10:	d002      	beq.n	800ce18 <RCC_PLL_GetFreqDomain_SYS+0x18>
 800ce12:	2b03      	cmp	r3, #3
 800ce14:	d003      	beq.n	800ce1e <RCC_PLL_GetFreqDomain_SYS+0x1e>
 800ce16:	e005      	b.n	800ce24 <RCC_PLL_GetFreqDomain_SYS+0x24>
  {
    case LL_RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllinputfreq = HSI_VALUE;
 800ce18:	4b10      	ldr	r3, [pc, #64]	; (800ce5c <RCC_PLL_GetFreqDomain_SYS+0x5c>)
 800ce1a:	607b      	str	r3, [r7, #4]
      break;
 800ce1c:	e005      	b.n	800ce2a <RCC_PLL_GetFreqDomain_SYS+0x2a>

    case LL_RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllinputfreq = HSE_VALUE;
 800ce1e:	4b10      	ldr	r3, [pc, #64]	; (800ce60 <RCC_PLL_GetFreqDomain_SYS+0x60>)
 800ce20:	607b      	str	r3, [r7, #4]
      break;
 800ce22:	e002      	b.n	800ce2a <RCC_PLL_GetFreqDomain_SYS+0x2a>

    default:
      pllinputfreq = HSI_VALUE;
 800ce24:	4b0d      	ldr	r3, [pc, #52]	; (800ce5c <RCC_PLL_GetFreqDomain_SYS+0x5c>)
 800ce26:	607b      	str	r3, [r7, #4]
      break;
 800ce28:	bf00      	nop
  }
  return __LL_RCC_CALC_PLLCLK_FREQ(pllinputfreq, LL_RCC_PLL_GetDivider(),
 800ce2a:	f7ff fe1b 	bl	800ca64 <LL_RCC_PLL_GetN>
 800ce2e:	4602      	mov	r2, r0
 800ce30:	687b      	ldr	r3, [r7, #4]
 800ce32:	fb03 f402 	mul.w	r4, r3, r2
 800ce36:	f7ff fe31 	bl	800ca9c <LL_RCC_PLL_GetDivider>
 800ce3a:	4603      	mov	r3, r0
 800ce3c:	091b      	lsrs	r3, r3, #4
 800ce3e:	3301      	adds	r3, #1
 800ce40:	fbb4 f4f3 	udiv	r4, r4, r3
 800ce44:	f7ff fe1c 	bl	800ca80 <LL_RCC_PLL_GetR>
 800ce48:	4603      	mov	r3, r0
 800ce4a:	0e5b      	lsrs	r3, r3, #25
 800ce4c:	3301      	adds	r3, #1
 800ce4e:	005b      	lsls	r3, r3, #1
 800ce50:	fbb4 f3f3 	udiv	r3, r4, r3
                                   LL_RCC_PLL_GetN(), LL_RCC_PLL_GetR());
}
 800ce54:	4618      	mov	r0, r3
 800ce56:	370c      	adds	r7, #12
 800ce58:	46bd      	mov	sp, r7
 800ce5a:	bd90      	pop	{r4, r7, pc}
 800ce5c:	00f42400 	.word	0x00f42400
 800ce60:	007a1200 	.word	0x007a1200

0800ce64 <LL_SPI_IsEnabled>:
{
 800ce64:	b480      	push	{r7}
 800ce66:	b083      	sub	sp, #12
 800ce68:	af00      	add	r7, sp, #0
 800ce6a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(SPIx->CR1, SPI_CR1_SPE) == (SPI_CR1_SPE)) ? 1UL : 0UL);
 800ce6c:	687b      	ldr	r3, [r7, #4]
 800ce6e:	681b      	ldr	r3, [r3, #0]
 800ce70:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800ce74:	2b40      	cmp	r3, #64	; 0x40
 800ce76:	d101      	bne.n	800ce7c <LL_SPI_IsEnabled+0x18>
 800ce78:	2301      	movs	r3, #1
 800ce7a:	e000      	b.n	800ce7e <LL_SPI_IsEnabled+0x1a>
 800ce7c:	2300      	movs	r3, #0
}
 800ce7e:	4618      	mov	r0, r3
 800ce80:	370c      	adds	r7, #12
 800ce82:	46bd      	mov	sp, r7
 800ce84:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ce88:	4770      	bx	lr

0800ce8a <LL_SPI_SetCRCPolynomial>:
{
 800ce8a:	b480      	push	{r7}
 800ce8c:	b083      	sub	sp, #12
 800ce8e:	af00      	add	r7, sp, #0
 800ce90:	6078      	str	r0, [r7, #4]
 800ce92:	6039      	str	r1, [r7, #0]
  WRITE_REG(SPIx->CRCPR, (uint16_t)CRCPoly);
 800ce94:	683b      	ldr	r3, [r7, #0]
 800ce96:	b29b      	uxth	r3, r3
 800ce98:	461a      	mov	r2, r3
 800ce9a:	687b      	ldr	r3, [r7, #4]
 800ce9c:	611a      	str	r2, [r3, #16]
}
 800ce9e:	bf00      	nop
 800cea0:	370c      	adds	r7, #12
 800cea2:	46bd      	mov	sp, r7
 800cea4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cea8:	4770      	bx	lr

0800ceaa <LL_SPI_Init>:
  * @param  SPIx SPI Instance
  * @param  SPI_InitStruct pointer to a @ref LL_SPI_InitTypeDef structure
  * @retval An ErrorStatus enumeration value. (Return always SUCCESS)
  */
ErrorStatus LL_SPI_Init(SPI_TypeDef *SPIx, LL_SPI_InitTypeDef *SPI_InitStruct)
{
 800ceaa:	b580      	push	{r7, lr}
 800ceac:	b084      	sub	sp, #16
 800ceae:	af00      	add	r7, sp, #0
 800ceb0:	6078      	str	r0, [r7, #4]
 800ceb2:	6039      	str	r1, [r7, #0]
  ErrorStatus status = ERROR;
 800ceb4:	2301      	movs	r3, #1
 800ceb6:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_LL_SPI_NSS(SPI_InitStruct->NSS));
  assert_param(IS_LL_SPI_BAUDRATE(SPI_InitStruct->BaudRate));
  assert_param(IS_LL_SPI_BITORDER(SPI_InitStruct->BitOrder));
  assert_param(IS_LL_SPI_CRCCALCULATION(SPI_InitStruct->CRCCalculation));

  if (LL_SPI_IsEnabled(SPIx) == 0x00000000U)
 800ceb8:	6878      	ldr	r0, [r7, #4]
 800ceba:	f7ff ffd3 	bl	800ce64 <LL_SPI_IsEnabled>
 800cebe:	4603      	mov	r3, r0
 800cec0:	2b00      	cmp	r3, #0
 800cec2:	d13b      	bne.n	800cf3c <LL_SPI_Init+0x92>
     * - NSS management:     SPI_CR1_SSM bit
     * - BaudRate prescaler: SPI_CR1_BR[2:0] bits
     * - BitOrder:           SPI_CR1_LSBFIRST bit
     * - CRCCalculation:     SPI_CR1_CRCEN bit
     */
    MODIFY_REG(SPIx->CR1,
 800cec4:	687b      	ldr	r3, [r7, #4]
 800cec6:	681b      	ldr	r3, [r3, #0]
 800cec8:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800cecc:	f023 03bf 	bic.w	r3, r3, #191	; 0xbf
 800ced0:	683a      	ldr	r2, [r7, #0]
 800ced2:	6811      	ldr	r1, [r2, #0]
 800ced4:	683a      	ldr	r2, [r7, #0]
 800ced6:	6852      	ldr	r2, [r2, #4]
 800ced8:	4311      	orrs	r1, r2
 800ceda:	683a      	ldr	r2, [r7, #0]
 800cedc:	68d2      	ldr	r2, [r2, #12]
 800cede:	4311      	orrs	r1, r2
 800cee0:	683a      	ldr	r2, [r7, #0]
 800cee2:	6912      	ldr	r2, [r2, #16]
 800cee4:	4311      	orrs	r1, r2
 800cee6:	683a      	ldr	r2, [r7, #0]
 800cee8:	6952      	ldr	r2, [r2, #20]
 800ceea:	4311      	orrs	r1, r2
 800ceec:	683a      	ldr	r2, [r7, #0]
 800ceee:	6992      	ldr	r2, [r2, #24]
 800cef0:	4311      	orrs	r1, r2
 800cef2:	683a      	ldr	r2, [r7, #0]
 800cef4:	69d2      	ldr	r2, [r2, #28]
 800cef6:	4311      	orrs	r1, r2
 800cef8:	683a      	ldr	r2, [r7, #0]
 800cefa:	6a12      	ldr	r2, [r2, #32]
 800cefc:	430a      	orrs	r2, r1
 800cefe:	431a      	orrs	r2, r3
 800cf00:	687b      	ldr	r3, [r7, #4]
 800cf02:	601a      	str	r2, [r3, #0]
    /*---------------------------- SPIx CR2 Configuration ------------------------
     * Configure SPIx CR2 with parameters:
     * - DataWidth:          DS[3:0] bits
     * - NSS management:     SSOE bit
     */
    MODIFY_REG(SPIx->CR2,
 800cf04:	687b      	ldr	r3, [r7, #4]
 800cf06:	685b      	ldr	r3, [r3, #4]
 800cf08:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 800cf0c:	f023 0304 	bic.w	r3, r3, #4
 800cf10:	683a      	ldr	r2, [r7, #0]
 800cf12:	6891      	ldr	r1, [r2, #8]
 800cf14:	683a      	ldr	r2, [r7, #0]
 800cf16:	6952      	ldr	r2, [r2, #20]
 800cf18:	0c12      	lsrs	r2, r2, #16
 800cf1a:	430a      	orrs	r2, r1
 800cf1c:	431a      	orrs	r2, r3
 800cf1e:	687b      	ldr	r3, [r7, #4]
 800cf20:	605a      	str	r2, [r3, #4]

    /*---------------------------- SPIx CRCPR Configuration ----------------------
     * Configure SPIx CRCPR with parameters:
     * - CRCPoly:            CRCPOLY[15:0] bits
     */
    if (SPI_InitStruct->CRCCalculation == LL_SPI_CRCCALCULATION_ENABLE)
 800cf22:	683b      	ldr	r3, [r7, #0]
 800cf24:	6a1b      	ldr	r3, [r3, #32]
 800cf26:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800cf2a:	d105      	bne.n	800cf38 <LL_SPI_Init+0x8e>
    {
      assert_param(IS_LL_SPI_CRC_POLYNOMIAL(SPI_InitStruct->CRCPoly));
      LL_SPI_SetCRCPolynomial(SPIx, SPI_InitStruct->CRCPoly);
 800cf2c:	683b      	ldr	r3, [r7, #0]
 800cf2e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800cf30:	4619      	mov	r1, r3
 800cf32:	6878      	ldr	r0, [r7, #4]
 800cf34:	f7ff ffa9 	bl	800ce8a <LL_SPI_SetCRCPolynomial>
    }
    status = SUCCESS;
 800cf38:	2300      	movs	r3, #0
 800cf3a:	73fb      	strb	r3, [r7, #15]
  }

#if defined (SPI_I2S_SUPPORT)
  /* Activate the SPI mode (Reset I2SMOD bit in I2SCFGR register) */
  CLEAR_BIT(SPIx->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800cf3c:	687b      	ldr	r3, [r7, #4]
 800cf3e:	69db      	ldr	r3, [r3, #28]
 800cf40:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 800cf44:	687b      	ldr	r3, [r7, #4]
 800cf46:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2S_SUPPORT */
  return status;
 800cf48:	7bfb      	ldrb	r3, [r7, #15]
}
 800cf4a:	4618      	mov	r0, r3
 800cf4c:	3710      	adds	r7, #16
 800cf4e:	46bd      	mov	sp, r7
 800cf50:	bd80      	pop	{r7, pc}

0800cf52 <LL_TIM_SetPrescaler>:
{
 800cf52:	b480      	push	{r7}
 800cf54:	b083      	sub	sp, #12
 800cf56:	af00      	add	r7, sp, #0
 800cf58:	6078      	str	r0, [r7, #4]
 800cf5a:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->PSC, Prescaler);
 800cf5c:	687b      	ldr	r3, [r7, #4]
 800cf5e:	683a      	ldr	r2, [r7, #0]
 800cf60:	629a      	str	r2, [r3, #40]	; 0x28
}
 800cf62:	bf00      	nop
 800cf64:	370c      	adds	r7, #12
 800cf66:	46bd      	mov	sp, r7
 800cf68:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cf6c:	4770      	bx	lr

0800cf6e <LL_TIM_SetAutoReload>:
{
 800cf6e:	b480      	push	{r7}
 800cf70:	b083      	sub	sp, #12
 800cf72:	af00      	add	r7, sp, #0
 800cf74:	6078      	str	r0, [r7, #4]
 800cf76:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->ARR, AutoReload);
 800cf78:	687b      	ldr	r3, [r7, #4]
 800cf7a:	683a      	ldr	r2, [r7, #0]
 800cf7c:	62da      	str	r2, [r3, #44]	; 0x2c
}
 800cf7e:	bf00      	nop
 800cf80:	370c      	adds	r7, #12
 800cf82:	46bd      	mov	sp, r7
 800cf84:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cf88:	4770      	bx	lr

0800cf8a <LL_TIM_SetRepetitionCounter>:
{
 800cf8a:	b480      	push	{r7}
 800cf8c:	b083      	sub	sp, #12
 800cf8e:	af00      	add	r7, sp, #0
 800cf90:	6078      	str	r0, [r7, #4]
 800cf92:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->RCR, RepetitionCounter);
 800cf94:	687b      	ldr	r3, [r7, #4]
 800cf96:	683a      	ldr	r2, [r7, #0]
 800cf98:	631a      	str	r2, [r3, #48]	; 0x30
}
 800cf9a:	bf00      	nop
 800cf9c:	370c      	adds	r7, #12
 800cf9e:	46bd      	mov	sp, r7
 800cfa0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cfa4:	4770      	bx	lr

0800cfa6 <LL_TIM_OC_SetCompareCH1>:
{
 800cfa6:	b480      	push	{r7}
 800cfa8:	b083      	sub	sp, #12
 800cfaa:	af00      	add	r7, sp, #0
 800cfac:	6078      	str	r0, [r7, #4]
 800cfae:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->CCR1, CompareValue);
 800cfb0:	687b      	ldr	r3, [r7, #4]
 800cfb2:	683a      	ldr	r2, [r7, #0]
 800cfb4:	635a      	str	r2, [r3, #52]	; 0x34
}
 800cfb6:	bf00      	nop
 800cfb8:	370c      	adds	r7, #12
 800cfba:	46bd      	mov	sp, r7
 800cfbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cfc0:	4770      	bx	lr

0800cfc2 <LL_TIM_OC_SetCompareCH2>:
{
 800cfc2:	b480      	push	{r7}
 800cfc4:	b083      	sub	sp, #12
 800cfc6:	af00      	add	r7, sp, #0
 800cfc8:	6078      	str	r0, [r7, #4]
 800cfca:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->CCR2, CompareValue);
 800cfcc:	687b      	ldr	r3, [r7, #4]
 800cfce:	683a      	ldr	r2, [r7, #0]
 800cfd0:	639a      	str	r2, [r3, #56]	; 0x38
}
 800cfd2:	bf00      	nop
 800cfd4:	370c      	adds	r7, #12
 800cfd6:	46bd      	mov	sp, r7
 800cfd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cfdc:	4770      	bx	lr

0800cfde <LL_TIM_OC_SetCompareCH3>:
{
 800cfde:	b480      	push	{r7}
 800cfe0:	b083      	sub	sp, #12
 800cfe2:	af00      	add	r7, sp, #0
 800cfe4:	6078      	str	r0, [r7, #4]
 800cfe6:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->CCR3, CompareValue);
 800cfe8:	687b      	ldr	r3, [r7, #4]
 800cfea:	683a      	ldr	r2, [r7, #0]
 800cfec:	63da      	str	r2, [r3, #60]	; 0x3c
}
 800cfee:	bf00      	nop
 800cff0:	370c      	adds	r7, #12
 800cff2:	46bd      	mov	sp, r7
 800cff4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cff8:	4770      	bx	lr

0800cffa <LL_TIM_OC_SetCompareCH4>:
{
 800cffa:	b480      	push	{r7}
 800cffc:	b083      	sub	sp, #12
 800cffe:	af00      	add	r7, sp, #0
 800d000:	6078      	str	r0, [r7, #4]
 800d002:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->CCR4, CompareValue);
 800d004:	687b      	ldr	r3, [r7, #4]
 800d006:	683a      	ldr	r2, [r7, #0]
 800d008:	641a      	str	r2, [r3, #64]	; 0x40
}
 800d00a:	bf00      	nop
 800d00c:	370c      	adds	r7, #12
 800d00e:	46bd      	mov	sp, r7
 800d010:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d014:	4770      	bx	lr

0800d016 <LL_TIM_OC_SetCompareCH5>:
{
 800d016:	b480      	push	{r7}
 800d018:	b083      	sub	sp, #12
 800d01a:	af00      	add	r7, sp, #0
 800d01c:	6078      	str	r0, [r7, #4]
 800d01e:	6039      	str	r1, [r7, #0]
  MODIFY_REG(TIMx->CCR5, TIM_CCR5_CCR5, CompareValue);
 800d020:	687b      	ldr	r3, [r7, #4]
 800d022:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800d024:	687b      	ldr	r3, [r7, #4]
 800d026:	683a      	ldr	r2, [r7, #0]
 800d028:	649a      	str	r2, [r3, #72]	; 0x48
}
 800d02a:	bf00      	nop
 800d02c:	370c      	adds	r7, #12
 800d02e:	46bd      	mov	sp, r7
 800d030:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d034:	4770      	bx	lr

0800d036 <LL_TIM_OC_SetCompareCH6>:
{
 800d036:	b480      	push	{r7}
 800d038:	b083      	sub	sp, #12
 800d03a:	af00      	add	r7, sp, #0
 800d03c:	6078      	str	r0, [r7, #4]
 800d03e:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->CCR6, CompareValue);
 800d040:	687b      	ldr	r3, [r7, #4]
 800d042:	683a      	ldr	r2, [r7, #0]
 800d044:	64da      	str	r2, [r3, #76]	; 0x4c
}
 800d046:	bf00      	nop
 800d048:	370c      	adds	r7, #12
 800d04a:	46bd      	mov	sp, r7
 800d04c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d050:	4770      	bx	lr

0800d052 <LL_TIM_GenerateEvent_UPDATE>:
  * @rmtoll EGR          UG            LL_TIM_GenerateEvent_UPDATE
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_GenerateEvent_UPDATE(TIM_TypeDef *TIMx)
{
 800d052:	b480      	push	{r7}
 800d054:	b083      	sub	sp, #12
 800d056:	af00      	add	r7, sp, #0
 800d058:	6078      	str	r0, [r7, #4]
  SET_BIT(TIMx->EGR, TIM_EGR_UG);
 800d05a:	687b      	ldr	r3, [r7, #4]
 800d05c:	695b      	ldr	r3, [r3, #20]
 800d05e:	f043 0201 	orr.w	r2, r3, #1
 800d062:	687b      	ldr	r3, [r7, #4]
 800d064:	615a      	str	r2, [r3, #20]
}
 800d066:	bf00      	nop
 800d068:	370c      	adds	r7, #12
 800d06a:	46bd      	mov	sp, r7
 800d06c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d070:	4770      	bx	lr
	...

0800d074 <LL_TIM_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
ErrorStatus LL_TIM_Init(TIM_TypeDef *TIMx, LL_TIM_InitTypeDef *TIM_InitStruct)
{
 800d074:	b580      	push	{r7, lr}
 800d076:	b084      	sub	sp, #16
 800d078:	af00      	add	r7, sp, #0
 800d07a:	6078      	str	r0, [r7, #4]
 800d07c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(TIMx));
  assert_param(IS_LL_TIM_COUNTERMODE(TIM_InitStruct->CounterMode));
  assert_param(IS_LL_TIM_CLOCKDIVISION(TIM_InitStruct->ClockDivision));

  tmpcr1 = LL_TIM_ReadReg(TIMx, CR1);
 800d07e:	687b      	ldr	r3, [r7, #4]
 800d080:	681b      	ldr	r3, [r3, #0]
 800d082:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800d084:	687b      	ldr	r3, [r7, #4]
 800d086:	4a43      	ldr	r2, [pc, #268]	; (800d194 <LL_TIM_Init+0x120>)
 800d088:	4293      	cmp	r3, r2
 800d08a:	d017      	beq.n	800d0bc <LL_TIM_Init+0x48>
 800d08c:	687b      	ldr	r3, [r7, #4]
 800d08e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800d092:	d013      	beq.n	800d0bc <LL_TIM_Init+0x48>
 800d094:	687b      	ldr	r3, [r7, #4]
 800d096:	4a40      	ldr	r2, [pc, #256]	; (800d198 <LL_TIM_Init+0x124>)
 800d098:	4293      	cmp	r3, r2
 800d09a:	d00f      	beq.n	800d0bc <LL_TIM_Init+0x48>
 800d09c:	687b      	ldr	r3, [r7, #4]
 800d09e:	4a3f      	ldr	r2, [pc, #252]	; (800d19c <LL_TIM_Init+0x128>)
 800d0a0:	4293      	cmp	r3, r2
 800d0a2:	d00b      	beq.n	800d0bc <LL_TIM_Init+0x48>
 800d0a4:	687b      	ldr	r3, [r7, #4]
 800d0a6:	4a3e      	ldr	r2, [pc, #248]	; (800d1a0 <LL_TIM_Init+0x12c>)
 800d0a8:	4293      	cmp	r3, r2
 800d0aa:	d007      	beq.n	800d0bc <LL_TIM_Init+0x48>
 800d0ac:	687b      	ldr	r3, [r7, #4]
 800d0ae:	4a3d      	ldr	r2, [pc, #244]	; (800d1a4 <LL_TIM_Init+0x130>)
 800d0b0:	4293      	cmp	r3, r2
 800d0b2:	d003      	beq.n	800d0bc <LL_TIM_Init+0x48>
 800d0b4:	687b      	ldr	r3, [r7, #4]
 800d0b6:	4a3c      	ldr	r2, [pc, #240]	; (800d1a8 <LL_TIM_Init+0x134>)
 800d0b8:	4293      	cmp	r3, r2
 800d0ba:	d106      	bne.n	800d0ca <LL_TIM_Init+0x56>
  {
    /* Select the Counter Mode */
    MODIFY_REG(tmpcr1, (TIM_CR1_DIR | TIM_CR1_CMS), TIM_InitStruct->CounterMode);
 800d0bc:	68fb      	ldr	r3, [r7, #12]
 800d0be:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 800d0c2:	683b      	ldr	r3, [r7, #0]
 800d0c4:	685b      	ldr	r3, [r3, #4]
 800d0c6:	4313      	orrs	r3, r2
 800d0c8:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800d0ca:	687b      	ldr	r3, [r7, #4]
 800d0cc:	4a31      	ldr	r2, [pc, #196]	; (800d194 <LL_TIM_Init+0x120>)
 800d0ce:	4293      	cmp	r3, r2
 800d0d0:	d023      	beq.n	800d11a <LL_TIM_Init+0xa6>
 800d0d2:	687b      	ldr	r3, [r7, #4]
 800d0d4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800d0d8:	d01f      	beq.n	800d11a <LL_TIM_Init+0xa6>
 800d0da:	687b      	ldr	r3, [r7, #4]
 800d0dc:	4a2e      	ldr	r2, [pc, #184]	; (800d198 <LL_TIM_Init+0x124>)
 800d0de:	4293      	cmp	r3, r2
 800d0e0:	d01b      	beq.n	800d11a <LL_TIM_Init+0xa6>
 800d0e2:	687b      	ldr	r3, [r7, #4]
 800d0e4:	4a2d      	ldr	r2, [pc, #180]	; (800d19c <LL_TIM_Init+0x128>)
 800d0e6:	4293      	cmp	r3, r2
 800d0e8:	d017      	beq.n	800d11a <LL_TIM_Init+0xa6>
 800d0ea:	687b      	ldr	r3, [r7, #4]
 800d0ec:	4a2c      	ldr	r2, [pc, #176]	; (800d1a0 <LL_TIM_Init+0x12c>)
 800d0ee:	4293      	cmp	r3, r2
 800d0f0:	d013      	beq.n	800d11a <LL_TIM_Init+0xa6>
 800d0f2:	687b      	ldr	r3, [r7, #4]
 800d0f4:	4a2b      	ldr	r2, [pc, #172]	; (800d1a4 <LL_TIM_Init+0x130>)
 800d0f6:	4293      	cmp	r3, r2
 800d0f8:	d00f      	beq.n	800d11a <LL_TIM_Init+0xa6>
 800d0fa:	687b      	ldr	r3, [r7, #4]
 800d0fc:	4a2b      	ldr	r2, [pc, #172]	; (800d1ac <LL_TIM_Init+0x138>)
 800d0fe:	4293      	cmp	r3, r2
 800d100:	d00b      	beq.n	800d11a <LL_TIM_Init+0xa6>
 800d102:	687b      	ldr	r3, [r7, #4]
 800d104:	4a2a      	ldr	r2, [pc, #168]	; (800d1b0 <LL_TIM_Init+0x13c>)
 800d106:	4293      	cmp	r3, r2
 800d108:	d007      	beq.n	800d11a <LL_TIM_Init+0xa6>
 800d10a:	687b      	ldr	r3, [r7, #4]
 800d10c:	4a29      	ldr	r2, [pc, #164]	; (800d1b4 <LL_TIM_Init+0x140>)
 800d10e:	4293      	cmp	r3, r2
 800d110:	d003      	beq.n	800d11a <LL_TIM_Init+0xa6>
 800d112:	687b      	ldr	r3, [r7, #4]
 800d114:	4a24      	ldr	r2, [pc, #144]	; (800d1a8 <LL_TIM_Init+0x134>)
 800d116:	4293      	cmp	r3, r2
 800d118:	d106      	bne.n	800d128 <LL_TIM_Init+0xb4>
  {
    /* Set the clock division */
    MODIFY_REG(tmpcr1, TIM_CR1_CKD, TIM_InitStruct->ClockDivision);
 800d11a:	68fb      	ldr	r3, [r7, #12]
 800d11c:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800d120:	683b      	ldr	r3, [r7, #0]
 800d122:	68db      	ldr	r3, [r3, #12]
 800d124:	4313      	orrs	r3, r2
 800d126:	60fb      	str	r3, [r7, #12]
  }

  /* Write to TIMx CR1 */
  LL_TIM_WriteReg(TIMx, CR1, tmpcr1);
 800d128:	687b      	ldr	r3, [r7, #4]
 800d12a:	68fa      	ldr	r2, [r7, #12]
 800d12c:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  LL_TIM_SetAutoReload(TIMx, TIM_InitStruct->Autoreload);
 800d12e:	683b      	ldr	r3, [r7, #0]
 800d130:	689b      	ldr	r3, [r3, #8]
 800d132:	4619      	mov	r1, r3
 800d134:	6878      	ldr	r0, [r7, #4]
 800d136:	f7ff ff1a 	bl	800cf6e <LL_TIM_SetAutoReload>

  /* Set the Prescaler value */
  LL_TIM_SetPrescaler(TIMx, TIM_InitStruct->Prescaler);
 800d13a:	683b      	ldr	r3, [r7, #0]
 800d13c:	881b      	ldrh	r3, [r3, #0]
 800d13e:	4619      	mov	r1, r3
 800d140:	6878      	ldr	r0, [r7, #4]
 800d142:	f7ff ff06 	bl	800cf52 <LL_TIM_SetPrescaler>

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800d146:	687b      	ldr	r3, [r7, #4]
 800d148:	4a12      	ldr	r2, [pc, #72]	; (800d194 <LL_TIM_Init+0x120>)
 800d14a:	4293      	cmp	r3, r2
 800d14c:	d013      	beq.n	800d176 <LL_TIM_Init+0x102>
 800d14e:	687b      	ldr	r3, [r7, #4]
 800d150:	4a14      	ldr	r2, [pc, #80]	; (800d1a4 <LL_TIM_Init+0x130>)
 800d152:	4293      	cmp	r3, r2
 800d154:	d00f      	beq.n	800d176 <LL_TIM_Init+0x102>
 800d156:	687b      	ldr	r3, [r7, #4]
 800d158:	4a14      	ldr	r2, [pc, #80]	; (800d1ac <LL_TIM_Init+0x138>)
 800d15a:	4293      	cmp	r3, r2
 800d15c:	d00b      	beq.n	800d176 <LL_TIM_Init+0x102>
 800d15e:	687b      	ldr	r3, [r7, #4]
 800d160:	4a13      	ldr	r2, [pc, #76]	; (800d1b0 <LL_TIM_Init+0x13c>)
 800d162:	4293      	cmp	r3, r2
 800d164:	d007      	beq.n	800d176 <LL_TIM_Init+0x102>
 800d166:	687b      	ldr	r3, [r7, #4]
 800d168:	4a12      	ldr	r2, [pc, #72]	; (800d1b4 <LL_TIM_Init+0x140>)
 800d16a:	4293      	cmp	r3, r2
 800d16c:	d003      	beq.n	800d176 <LL_TIM_Init+0x102>
 800d16e:	687b      	ldr	r3, [r7, #4]
 800d170:	4a0d      	ldr	r2, [pc, #52]	; (800d1a8 <LL_TIM_Init+0x134>)
 800d172:	4293      	cmp	r3, r2
 800d174:	d105      	bne.n	800d182 <LL_TIM_Init+0x10e>
  {
    /* Set the Repetition Counter value */
    LL_TIM_SetRepetitionCounter(TIMx, TIM_InitStruct->RepetitionCounter);
 800d176:	683b      	ldr	r3, [r7, #0]
 800d178:	691b      	ldr	r3, [r3, #16]
 800d17a:	4619      	mov	r1, r3
 800d17c:	6878      	ldr	r0, [r7, #4]
 800d17e:	f7ff ff04 	bl	800cf8a <LL_TIM_SetRepetitionCounter>
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter value (if applicable) immediately */
  LL_TIM_GenerateEvent_UPDATE(TIMx);
 800d182:	6878      	ldr	r0, [r7, #4]
 800d184:	f7ff ff65 	bl	800d052 <LL_TIM_GenerateEvent_UPDATE>

  return SUCCESS;
 800d188:	2300      	movs	r3, #0
}
 800d18a:	4618      	mov	r0, r3
 800d18c:	3710      	adds	r7, #16
 800d18e:	46bd      	mov	sp, r7
 800d190:	bd80      	pop	{r7, pc}
 800d192:	bf00      	nop
 800d194:	40012c00 	.word	0x40012c00
 800d198:	40000400 	.word	0x40000400
 800d19c:	40000800 	.word	0x40000800
 800d1a0:	40000c00 	.word	0x40000c00
 800d1a4:	40013400 	.word	0x40013400
 800d1a8:	40015000 	.word	0x40015000
 800d1ac:	40014000 	.word	0x40014000
 800d1b0:	40014400 	.word	0x40014400
 800d1b4:	40014800 	.word	0x40014800

0800d1b8 <LL_TIM_OC_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx output channel is initialized
  *          - ERROR: TIMx output channel is not initialized
  */
ErrorStatus LL_TIM_OC_Init(TIM_TypeDef *TIMx, uint32_t Channel, LL_TIM_OC_InitTypeDef *TIM_OC_InitStruct)
{
 800d1b8:	b580      	push	{r7, lr}
 800d1ba:	b086      	sub	sp, #24
 800d1bc:	af00      	add	r7, sp, #0
 800d1be:	60f8      	str	r0, [r7, #12]
 800d1c0:	60b9      	str	r1, [r7, #8]
 800d1c2:	607a      	str	r2, [r7, #4]
  ErrorStatus result = ERROR;
 800d1c4:	2301      	movs	r3, #1
 800d1c6:	75fb      	strb	r3, [r7, #23]

  switch (Channel)
 800d1c8:	68bb      	ldr	r3, [r7, #8]
 800d1ca:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800d1ce:	d01f      	beq.n	800d210 <LL_TIM_OC_Init+0x58>
 800d1d0:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800d1d4:	d804      	bhi.n	800d1e0 <LL_TIM_OC_Init+0x28>
 800d1d6:	2b01      	cmp	r3, #1
 800d1d8:	d00c      	beq.n	800d1f4 <LL_TIM_OC_Init+0x3c>
 800d1da:	2b10      	cmp	r3, #16
 800d1dc:	d011      	beq.n	800d202 <LL_TIM_OC_Init+0x4a>
      break;
    case LL_TIM_CHANNEL_CH6:
      result = OC6Config(TIMx, TIM_OC_InitStruct);
      break;
    default:
      break;
 800d1de:	e033      	b.n	800d248 <LL_TIM_OC_Init+0x90>
  switch (Channel)
 800d1e0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800d1e4:	d022      	beq.n	800d22c <LL_TIM_OC_Init+0x74>
 800d1e6:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800d1ea:	d026      	beq.n	800d23a <LL_TIM_OC_Init+0x82>
 800d1ec:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800d1f0:	d015      	beq.n	800d21e <LL_TIM_OC_Init+0x66>
      break;
 800d1f2:	e029      	b.n	800d248 <LL_TIM_OC_Init+0x90>
      result = OC1Config(TIMx, TIM_OC_InitStruct);
 800d1f4:	6879      	ldr	r1, [r7, #4]
 800d1f6:	68f8      	ldr	r0, [r7, #12]
 800d1f8:	f000 f8be 	bl	800d378 <OC1Config>
 800d1fc:	4603      	mov	r3, r0
 800d1fe:	75fb      	strb	r3, [r7, #23]
      break;
 800d200:	e022      	b.n	800d248 <LL_TIM_OC_Init+0x90>
      result = OC2Config(TIMx, TIM_OC_InitStruct);
 800d202:	6879      	ldr	r1, [r7, #4]
 800d204:	68f8      	ldr	r0, [r7, #12]
 800d206:	f000 f93d 	bl	800d484 <OC2Config>
 800d20a:	4603      	mov	r3, r0
 800d20c:	75fb      	strb	r3, [r7, #23]
      break;
 800d20e:	e01b      	b.n	800d248 <LL_TIM_OC_Init+0x90>
      result = OC3Config(TIMx, TIM_OC_InitStruct);
 800d210:	6879      	ldr	r1, [r7, #4]
 800d212:	68f8      	ldr	r0, [r7, #12]
 800d214:	f000 f9c0 	bl	800d598 <OC3Config>
 800d218:	4603      	mov	r3, r0
 800d21a:	75fb      	strb	r3, [r7, #23]
      break;
 800d21c:	e014      	b.n	800d248 <LL_TIM_OC_Init+0x90>
      result = OC4Config(TIMx, TIM_OC_InitStruct);
 800d21e:	6879      	ldr	r1, [r7, #4]
 800d220:	68f8      	ldr	r0, [r7, #12]
 800d222:	f000 fa43 	bl	800d6ac <OC4Config>
 800d226:	4603      	mov	r3, r0
 800d228:	75fb      	strb	r3, [r7, #23]
      break;
 800d22a:	e00d      	b.n	800d248 <LL_TIM_OC_Init+0x90>
      result = OC5Config(TIMx, TIM_OC_InitStruct);
 800d22c:	6879      	ldr	r1, [r7, #4]
 800d22e:	68f8      	ldr	r0, [r7, #12]
 800d230:	f000 fac6 	bl	800d7c0 <OC5Config>
 800d234:	4603      	mov	r3, r0
 800d236:	75fb      	strb	r3, [r7, #23]
      break;
 800d238:	e006      	b.n	800d248 <LL_TIM_OC_Init+0x90>
      result = OC6Config(TIMx, TIM_OC_InitStruct);
 800d23a:	6879      	ldr	r1, [r7, #4]
 800d23c:	68f8      	ldr	r0, [r7, #12]
 800d23e:	f000 fb29 	bl	800d894 <OC6Config>
 800d242:	4603      	mov	r3, r0
 800d244:	75fb      	strb	r3, [r7, #23]
      break;
 800d246:	bf00      	nop
  }

  return result;
 800d248:	7dfb      	ldrb	r3, [r7, #23]
}
 800d24a:	4618      	mov	r0, r3
 800d24c:	3718      	adds	r7, #24
 800d24e:	46bd      	mov	sp, r7
 800d250:	bd80      	pop	{r7, pc}
	...

0800d254 <LL_TIM_BDTR_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: Break and Dead Time is initialized
  *          - ERROR: not applicable
  */
ErrorStatus LL_TIM_BDTR_Init(TIM_TypeDef *TIMx, LL_TIM_BDTR_InitTypeDef *TIM_BDTRInitStruct)
{
 800d254:	b480      	push	{r7}
 800d256:	b085      	sub	sp, #20
 800d258:	af00      	add	r7, sp, #0
 800d25a:	6078      	str	r0, [r7, #4]
 800d25c:	6039      	str	r1, [r7, #0]
  uint32_t tmpbdtr = 0;
 800d25e:	2300      	movs	r3, #0
 800d260:	60fb      	str	r3, [r7, #12]

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
  the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, TIM_BDTRInitStruct->DeadTime);
 800d262:	68fb      	ldr	r3, [r7, #12]
 800d264:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 800d268:	683a      	ldr	r2, [r7, #0]
 800d26a:	7b12      	ldrb	r2, [r2, #12]
 800d26c:	4313      	orrs	r3, r2
 800d26e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, TIM_BDTRInitStruct->LockLevel);
 800d270:	68fb      	ldr	r3, [r7, #12]
 800d272:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800d276:	683b      	ldr	r3, [r7, #0]
 800d278:	689b      	ldr	r3, [r3, #8]
 800d27a:	4313      	orrs	r3, r2
 800d27c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, TIM_BDTRInitStruct->OSSIState);
 800d27e:	68fb      	ldr	r3, [r7, #12]
 800d280:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 800d284:	683b      	ldr	r3, [r7, #0]
 800d286:	685b      	ldr	r3, [r3, #4]
 800d288:	4313      	orrs	r3, r2
 800d28a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, TIM_BDTRInitStruct->OSSRState);
 800d28c:	68fb      	ldr	r3, [r7, #12]
 800d28e:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 800d292:	683b      	ldr	r3, [r7, #0]
 800d294:	681b      	ldr	r3, [r3, #0]
 800d296:	4313      	orrs	r3, r2
 800d298:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, TIM_BDTRInitStruct->BreakState);
 800d29a:	68fb      	ldr	r3, [r7, #12]
 800d29c:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800d2a0:	683a      	ldr	r2, [r7, #0]
 800d2a2:	89d2      	ldrh	r2, [r2, #14]
 800d2a4:	4313      	orrs	r3, r2
 800d2a6:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, TIM_BDTRInitStruct->BreakPolarity);
 800d2a8:	68fb      	ldr	r3, [r7, #12]
 800d2aa:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 800d2ae:	683b      	ldr	r3, [r7, #0]
 800d2b0:	691b      	ldr	r3, [r3, #16]
 800d2b2:	4313      	orrs	r3, r2
 800d2b4:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, TIM_BDTRInitStruct->AutomaticOutput);
 800d2b6:	68fb      	ldr	r3, [r7, #12]
 800d2b8:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 800d2bc:	683b      	ldr	r3, [r7, #0]
 800d2be:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d2c0:	4313      	orrs	r3, r2
 800d2c2:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_MOE, TIM_BDTRInitStruct->AutomaticOutput);
 800d2c4:	68fb      	ldr	r3, [r7, #12]
 800d2c6:	f423 4200 	bic.w	r2, r3, #32768	; 0x8000
 800d2ca:	683b      	ldr	r3, [r7, #0]
 800d2cc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d2ce:	4313      	orrs	r3, r2
 800d2d0:	60fb      	str	r3, [r7, #12]
  if (IS_TIM_ADVANCED_INSTANCE(TIMx))
 800d2d2:	687b      	ldr	r3, [r7, #4]
 800d2d4:	4a25      	ldr	r2, [pc, #148]	; (800d36c <LL_TIM_BDTR_Init+0x118>)
 800d2d6:	4293      	cmp	r3, r2
 800d2d8:	d007      	beq.n	800d2ea <LL_TIM_BDTR_Init+0x96>
 800d2da:	687b      	ldr	r3, [r7, #4]
 800d2dc:	4a24      	ldr	r2, [pc, #144]	; (800d370 <LL_TIM_BDTR_Init+0x11c>)
 800d2de:	4293      	cmp	r3, r2
 800d2e0:	d003      	beq.n	800d2ea <LL_TIM_BDTR_Init+0x96>
 800d2e2:	687b      	ldr	r3, [r7, #4]
 800d2e4:	4a23      	ldr	r2, [pc, #140]	; (800d374 <LL_TIM_BDTR_Init+0x120>)
 800d2e6:	4293      	cmp	r3, r2
 800d2e8:	d10d      	bne.n	800d306 <LL_TIM_BDTR_Init+0xb2>
  {
    assert_param(IS_LL_TIM_BREAK_FILTER(TIM_BDTRInitStruct->BreakFilter));
    assert_param(IS_LL_TIM_BREAK_AFMODE(TIM_BDTRInitStruct->BreakAFMode));
    MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, TIM_BDTRInitStruct->BreakFilter);
 800d2ea:	68fb      	ldr	r3, [r7, #12]
 800d2ec:	f423 2270 	bic.w	r2, r3, #983040	; 0xf0000
 800d2f0:	683b      	ldr	r3, [r7, #0]
 800d2f2:	695b      	ldr	r3, [r3, #20]
 800d2f4:	4313      	orrs	r3, r2
 800d2f6:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BKBID, TIM_BDTRInitStruct->BreakAFMode);
 800d2f8:	68fb      	ldr	r3, [r7, #12]
 800d2fa:	f023 5280 	bic.w	r2, r3, #268435456	; 0x10000000
 800d2fe:	683b      	ldr	r3, [r7, #0]
 800d300:	699b      	ldr	r3, [r3, #24]
 800d302:	4313      	orrs	r3, r2
 800d304:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_BKIN2_INSTANCE(TIMx))
 800d306:	687b      	ldr	r3, [r7, #4]
 800d308:	4a18      	ldr	r2, [pc, #96]	; (800d36c <LL_TIM_BDTR_Init+0x118>)
 800d30a:	4293      	cmp	r3, r2
 800d30c:	d007      	beq.n	800d31e <LL_TIM_BDTR_Init+0xca>
 800d30e:	687b      	ldr	r3, [r7, #4]
 800d310:	4a17      	ldr	r2, [pc, #92]	; (800d370 <LL_TIM_BDTR_Init+0x11c>)
 800d312:	4293      	cmp	r3, r2
 800d314:	d003      	beq.n	800d31e <LL_TIM_BDTR_Init+0xca>
 800d316:	687b      	ldr	r3, [r7, #4]
 800d318:	4a16      	ldr	r2, [pc, #88]	; (800d374 <LL_TIM_BDTR_Init+0x120>)
 800d31a:	4293      	cmp	r3, r2
 800d31c:	d11b      	bne.n	800d356 <LL_TIM_BDTR_Init+0x102>
    assert_param(IS_LL_TIM_BREAK2_POLARITY(TIM_BDTRInitStruct->Break2Polarity));
    assert_param(IS_LL_TIM_BREAK2_FILTER(TIM_BDTRInitStruct->Break2Filter));
    assert_param(IS_LL_TIM_BREAK2_AFMODE(TIM_BDTRInitStruct->Break2AFMode));

    /* Set the BREAK2 input related BDTR bit-fields */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (TIM_BDTRInitStruct->Break2Filter));
 800d31e:	68fb      	ldr	r3, [r7, #12]
 800d320:	f423 0270 	bic.w	r2, r3, #15728640	; 0xf00000
 800d324:	683b      	ldr	r3, [r7, #0]
 800d326:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800d328:	4313      	orrs	r3, r2
 800d32a:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, TIM_BDTRInitStruct->Break2State);
 800d32c:	68fb      	ldr	r3, [r7, #12]
 800d32e:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 800d332:	683b      	ldr	r3, [r7, #0]
 800d334:	69db      	ldr	r3, [r3, #28]
 800d336:	4313      	orrs	r3, r2
 800d338:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, TIM_BDTRInitStruct->Break2Polarity);
 800d33a:	68fb      	ldr	r3, [r7, #12]
 800d33c:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 800d340:	683b      	ldr	r3, [r7, #0]
 800d342:	6a1b      	ldr	r3, [r3, #32]
 800d344:	4313      	orrs	r3, r2
 800d346:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2BID, TIM_BDTRInitStruct->Break2AFMode);
 800d348:	68fb      	ldr	r3, [r7, #12]
 800d34a:	f023 5200 	bic.w	r2, r3, #536870912	; 0x20000000
 800d34e:	683b      	ldr	r3, [r7, #0]
 800d350:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800d352:	4313      	orrs	r3, r2
 800d354:	60fb      	str	r3, [r7, #12]
  }

  /* Set TIMx_BDTR */
  LL_TIM_WriteReg(TIMx, BDTR, tmpbdtr);
 800d356:	687b      	ldr	r3, [r7, #4]
 800d358:	68fa      	ldr	r2, [r7, #12]
 800d35a:	645a      	str	r2, [r3, #68]	; 0x44

  return SUCCESS;
 800d35c:	2300      	movs	r3, #0
}
 800d35e:	4618      	mov	r0, r3
 800d360:	3714      	adds	r7, #20
 800d362:	46bd      	mov	sp, r7
 800d364:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d368:	4770      	bx	lr
 800d36a:	bf00      	nop
 800d36c:	40012c00 	.word	0x40012c00
 800d370:	40013400 	.word	0x40013400
 800d374:	40015000 	.word	0x40015000

0800d378 <OC1Config>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
static ErrorStatus OC1Config(TIM_TypeDef *TIMx, LL_TIM_OC_InitTypeDef *TIM_OCInitStruct)
{
 800d378:	b580      	push	{r7, lr}
 800d37a:	b086      	sub	sp, #24
 800d37c:	af00      	add	r7, sp, #0
 800d37e:	6078      	str	r0, [r7, #4]
 800d380:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCPolarity));
  assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCNState));
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCNPolarity));

  /* Disable the Channel 1: Reset the CC1E Bit */
  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC1E);
 800d382:	687b      	ldr	r3, [r7, #4]
 800d384:	6a1b      	ldr	r3, [r3, #32]
 800d386:	f023 0201 	bic.w	r2, r3, #1
 800d38a:	687b      	ldr	r3, [r7, #4]
 800d38c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = LL_TIM_ReadReg(TIMx, CCER);
 800d38e:	687b      	ldr	r3, [r7, #4]
 800d390:	6a1b      	ldr	r3, [r3, #32]
 800d392:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CR2 register value */
  tmpcr2 = LL_TIM_ReadReg(TIMx, CR2);
 800d394:	687b      	ldr	r3, [r7, #4]
 800d396:	685b      	ldr	r3, [r3, #4]
 800d398:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = LL_TIM_ReadReg(TIMx, CCMR1);
 800d39a:	687b      	ldr	r3, [r7, #4]
 800d39c:	699b      	ldr	r3, [r3, #24]
 800d39e:	60fb      	str	r3, [r7, #12]

  /* Reset Capture/Compare selection Bits */
  CLEAR_BIT(tmpccmr1, TIM_CCMR1_CC1S);
 800d3a0:	68fb      	ldr	r3, [r7, #12]
 800d3a2:	f023 0303 	bic.w	r3, r3, #3
 800d3a6:	60fb      	str	r3, [r7, #12]

  /* Set the Output Compare Mode */
  MODIFY_REG(tmpccmr1, TIM_CCMR1_OC1M, TIM_OCInitStruct->OCMode);
 800d3a8:	68fb      	ldr	r3, [r7, #12]
 800d3aa:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800d3ae:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800d3b2:	683a      	ldr	r2, [r7, #0]
 800d3b4:	6812      	ldr	r2, [r2, #0]
 800d3b6:	4313      	orrs	r3, r2
 800d3b8:	60fb      	str	r3, [r7, #12]

  /* Set the Output Compare Polarity */
  MODIFY_REG(tmpccer, TIM_CCER_CC1P, TIM_OCInitStruct->OCPolarity);
 800d3ba:	697b      	ldr	r3, [r7, #20]
 800d3bc:	f023 0202 	bic.w	r2, r3, #2
 800d3c0:	683b      	ldr	r3, [r7, #0]
 800d3c2:	691b      	ldr	r3, [r3, #16]
 800d3c4:	4313      	orrs	r3, r2
 800d3c6:	617b      	str	r3, [r7, #20]

  /* Set the Output State */
  MODIFY_REG(tmpccer, TIM_CCER_CC1E, TIM_OCInitStruct->OCState);
 800d3c8:	697b      	ldr	r3, [r7, #20]
 800d3ca:	f023 0201 	bic.w	r2, r3, #1
 800d3ce:	683b      	ldr	r3, [r7, #0]
 800d3d0:	685b      	ldr	r3, [r3, #4]
 800d3d2:	4313      	orrs	r3, r2
 800d3d4:	617b      	str	r3, [r7, #20]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800d3d6:	687b      	ldr	r3, [r7, #4]
 800d3d8:	4a24      	ldr	r2, [pc, #144]	; (800d46c <OC1Config+0xf4>)
 800d3da:	4293      	cmp	r3, r2
 800d3dc:	d013      	beq.n	800d406 <OC1Config+0x8e>
 800d3de:	687b      	ldr	r3, [r7, #4]
 800d3e0:	4a23      	ldr	r2, [pc, #140]	; (800d470 <OC1Config+0xf8>)
 800d3e2:	4293      	cmp	r3, r2
 800d3e4:	d00f      	beq.n	800d406 <OC1Config+0x8e>
 800d3e6:	687b      	ldr	r3, [r7, #4]
 800d3e8:	4a22      	ldr	r2, [pc, #136]	; (800d474 <OC1Config+0xfc>)
 800d3ea:	4293      	cmp	r3, r2
 800d3ec:	d00b      	beq.n	800d406 <OC1Config+0x8e>
 800d3ee:	687b      	ldr	r3, [r7, #4]
 800d3f0:	4a21      	ldr	r2, [pc, #132]	; (800d478 <OC1Config+0x100>)
 800d3f2:	4293      	cmp	r3, r2
 800d3f4:	d007      	beq.n	800d406 <OC1Config+0x8e>
 800d3f6:	687b      	ldr	r3, [r7, #4]
 800d3f8:	4a20      	ldr	r2, [pc, #128]	; (800d47c <OC1Config+0x104>)
 800d3fa:	4293      	cmp	r3, r2
 800d3fc:	d003      	beq.n	800d406 <OC1Config+0x8e>
 800d3fe:	687b      	ldr	r3, [r7, #4]
 800d400:	4a1f      	ldr	r2, [pc, #124]	; (800d480 <OC1Config+0x108>)
 800d402:	4293      	cmp	r3, r2
 800d404:	d11e      	bne.n	800d444 <OC1Config+0xcc>
  {
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCNIdleState));
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCIdleState));

    /* Set the complementary output Polarity */
    MODIFY_REG(tmpccer, TIM_CCER_CC1NP, TIM_OCInitStruct->OCNPolarity << 2U);
 800d406:	697b      	ldr	r3, [r7, #20]
 800d408:	f023 0208 	bic.w	r2, r3, #8
 800d40c:	683b      	ldr	r3, [r7, #0]
 800d40e:	695b      	ldr	r3, [r3, #20]
 800d410:	009b      	lsls	r3, r3, #2
 800d412:	4313      	orrs	r3, r2
 800d414:	617b      	str	r3, [r7, #20]

    /* Set the complementary output State */
    MODIFY_REG(tmpccer, TIM_CCER_CC1NE, TIM_OCInitStruct->OCNState << 2U);
 800d416:	697b      	ldr	r3, [r7, #20]
 800d418:	f023 0204 	bic.w	r2, r3, #4
 800d41c:	683b      	ldr	r3, [r7, #0]
 800d41e:	689b      	ldr	r3, [r3, #8]
 800d420:	009b      	lsls	r3, r3, #2
 800d422:	4313      	orrs	r3, r2
 800d424:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS1, TIM_OCInitStruct->OCIdleState);
 800d426:	693b      	ldr	r3, [r7, #16]
 800d428:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800d42c:	683b      	ldr	r3, [r7, #0]
 800d42e:	699b      	ldr	r3, [r3, #24]
 800d430:	4313      	orrs	r3, r2
 800d432:	613b      	str	r3, [r7, #16]

    /* Set the complementary output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS1N, TIM_OCInitStruct->OCNIdleState << 1U);
 800d434:	693b      	ldr	r3, [r7, #16]
 800d436:	f423 7200 	bic.w	r2, r3, #512	; 0x200
 800d43a:	683b      	ldr	r3, [r7, #0]
 800d43c:	69db      	ldr	r3, [r3, #28]
 800d43e:	005b      	lsls	r3, r3, #1
 800d440:	4313      	orrs	r3, r2
 800d442:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  LL_TIM_WriteReg(TIMx, CR2, tmpcr2);
 800d444:	687b      	ldr	r3, [r7, #4]
 800d446:	693a      	ldr	r2, [r7, #16]
 800d448:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  LL_TIM_WriteReg(TIMx, CCMR1, tmpccmr1);
 800d44a:	687b      	ldr	r3, [r7, #4]
 800d44c:	68fa      	ldr	r2, [r7, #12]
 800d44e:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  LL_TIM_OC_SetCompareCH1(TIMx, TIM_OCInitStruct->CompareValue);
 800d450:	683b      	ldr	r3, [r7, #0]
 800d452:	68db      	ldr	r3, [r3, #12]
 800d454:	4619      	mov	r1, r3
 800d456:	6878      	ldr	r0, [r7, #4]
 800d458:	f7ff fda5 	bl	800cfa6 <LL_TIM_OC_SetCompareCH1>

  /* Write to TIMx CCER */
  LL_TIM_WriteReg(TIMx, CCER, tmpccer);
 800d45c:	687b      	ldr	r3, [r7, #4]
 800d45e:	697a      	ldr	r2, [r7, #20]
 800d460:	621a      	str	r2, [r3, #32]

  return SUCCESS;
 800d462:	2300      	movs	r3, #0
}
 800d464:	4618      	mov	r0, r3
 800d466:	3718      	adds	r7, #24
 800d468:	46bd      	mov	sp, r7
 800d46a:	bd80      	pop	{r7, pc}
 800d46c:	40012c00 	.word	0x40012c00
 800d470:	40013400 	.word	0x40013400
 800d474:	40014000 	.word	0x40014000
 800d478:	40014400 	.word	0x40014400
 800d47c:	40014800 	.word	0x40014800
 800d480:	40015000 	.word	0x40015000

0800d484 <OC2Config>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
static ErrorStatus OC2Config(TIM_TypeDef *TIMx, LL_TIM_OC_InitTypeDef *TIM_OCInitStruct)
{
 800d484:	b580      	push	{r7, lr}
 800d486:	b086      	sub	sp, #24
 800d488:	af00      	add	r7, sp, #0
 800d48a:	6078      	str	r0, [r7, #4]
 800d48c:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCPolarity));
  assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCNState));
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCNPolarity));

  /* Disable the Channel 2: Reset the CC2E Bit */
  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC2E);
 800d48e:	687b      	ldr	r3, [r7, #4]
 800d490:	6a1b      	ldr	r3, [r3, #32]
 800d492:	f023 0210 	bic.w	r2, r3, #16
 800d496:	687b      	ldr	r3, [r7, #4]
 800d498:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer =  LL_TIM_ReadReg(TIMx, CCER);
 800d49a:	687b      	ldr	r3, [r7, #4]
 800d49c:	6a1b      	ldr	r3, [r3, #32]
 800d49e:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CR2 register value */
  tmpcr2 = LL_TIM_ReadReg(TIMx, CR2);
 800d4a0:	687b      	ldr	r3, [r7, #4]
 800d4a2:	685b      	ldr	r3, [r3, #4]
 800d4a4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = LL_TIM_ReadReg(TIMx, CCMR1);
 800d4a6:	687b      	ldr	r3, [r7, #4]
 800d4a8:	699b      	ldr	r3, [r3, #24]
 800d4aa:	60fb      	str	r3, [r7, #12]

  /* Reset Capture/Compare selection Bits */
  CLEAR_BIT(tmpccmr1, TIM_CCMR1_CC2S);
 800d4ac:	68fb      	ldr	r3, [r7, #12]
 800d4ae:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800d4b2:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  MODIFY_REG(tmpccmr1, TIM_CCMR1_OC2M, TIM_OCInitStruct->OCMode << 8U);
 800d4b4:	68fb      	ldr	r3, [r7, #12]
 800d4b6:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800d4ba:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800d4be:	683a      	ldr	r2, [r7, #0]
 800d4c0:	6812      	ldr	r2, [r2, #0]
 800d4c2:	0212      	lsls	r2, r2, #8
 800d4c4:	4313      	orrs	r3, r2
 800d4c6:	60fb      	str	r3, [r7, #12]

  /* Set the Output Compare Polarity */
  MODIFY_REG(tmpccer, TIM_CCER_CC2P, TIM_OCInitStruct->OCPolarity << 4U);
 800d4c8:	697b      	ldr	r3, [r7, #20]
 800d4ca:	f023 0220 	bic.w	r2, r3, #32
 800d4ce:	683b      	ldr	r3, [r7, #0]
 800d4d0:	691b      	ldr	r3, [r3, #16]
 800d4d2:	011b      	lsls	r3, r3, #4
 800d4d4:	4313      	orrs	r3, r2
 800d4d6:	617b      	str	r3, [r7, #20]

  /* Set the Output State */
  MODIFY_REG(tmpccer, TIM_CCER_CC2E, TIM_OCInitStruct->OCState << 4U);
 800d4d8:	697b      	ldr	r3, [r7, #20]
 800d4da:	f023 0210 	bic.w	r2, r3, #16
 800d4de:	683b      	ldr	r3, [r7, #0]
 800d4e0:	685b      	ldr	r3, [r3, #4]
 800d4e2:	011b      	lsls	r3, r3, #4
 800d4e4:	4313      	orrs	r3, r2
 800d4e6:	617b      	str	r3, [r7, #20]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800d4e8:	687b      	ldr	r3, [r7, #4]
 800d4ea:	4a25      	ldr	r2, [pc, #148]	; (800d580 <OC2Config+0xfc>)
 800d4ec:	4293      	cmp	r3, r2
 800d4ee:	d013      	beq.n	800d518 <OC2Config+0x94>
 800d4f0:	687b      	ldr	r3, [r7, #4]
 800d4f2:	4a24      	ldr	r2, [pc, #144]	; (800d584 <OC2Config+0x100>)
 800d4f4:	4293      	cmp	r3, r2
 800d4f6:	d00f      	beq.n	800d518 <OC2Config+0x94>
 800d4f8:	687b      	ldr	r3, [r7, #4]
 800d4fa:	4a23      	ldr	r2, [pc, #140]	; (800d588 <OC2Config+0x104>)
 800d4fc:	4293      	cmp	r3, r2
 800d4fe:	d00b      	beq.n	800d518 <OC2Config+0x94>
 800d500:	687b      	ldr	r3, [r7, #4]
 800d502:	4a22      	ldr	r2, [pc, #136]	; (800d58c <OC2Config+0x108>)
 800d504:	4293      	cmp	r3, r2
 800d506:	d007      	beq.n	800d518 <OC2Config+0x94>
 800d508:	687b      	ldr	r3, [r7, #4]
 800d50a:	4a21      	ldr	r2, [pc, #132]	; (800d590 <OC2Config+0x10c>)
 800d50c:	4293      	cmp	r3, r2
 800d50e:	d003      	beq.n	800d518 <OC2Config+0x94>
 800d510:	687b      	ldr	r3, [r7, #4]
 800d512:	4a20      	ldr	r2, [pc, #128]	; (800d594 <OC2Config+0x110>)
 800d514:	4293      	cmp	r3, r2
 800d516:	d11f      	bne.n	800d558 <OC2Config+0xd4>
  {
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCNIdleState));
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCIdleState));

    /* Set the complementary output Polarity */
    MODIFY_REG(tmpccer, TIM_CCER_CC2NP, TIM_OCInitStruct->OCNPolarity << 6U);
 800d518:	697b      	ldr	r3, [r7, #20]
 800d51a:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800d51e:	683b      	ldr	r3, [r7, #0]
 800d520:	695b      	ldr	r3, [r3, #20]
 800d522:	019b      	lsls	r3, r3, #6
 800d524:	4313      	orrs	r3, r2
 800d526:	617b      	str	r3, [r7, #20]

    /* Set the complementary output State */
    MODIFY_REG(tmpccer, TIM_CCER_CC2NE, TIM_OCInitStruct->OCNState << 6U);
 800d528:	697b      	ldr	r3, [r7, #20]
 800d52a:	f023 0240 	bic.w	r2, r3, #64	; 0x40
 800d52e:	683b      	ldr	r3, [r7, #0]
 800d530:	689b      	ldr	r3, [r3, #8]
 800d532:	019b      	lsls	r3, r3, #6
 800d534:	4313      	orrs	r3, r2
 800d536:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS2, TIM_OCInitStruct->OCIdleState << 2U);
 800d538:	693b      	ldr	r3, [r7, #16]
 800d53a:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 800d53e:	683b      	ldr	r3, [r7, #0]
 800d540:	699b      	ldr	r3, [r3, #24]
 800d542:	009b      	lsls	r3, r3, #2
 800d544:	4313      	orrs	r3, r2
 800d546:	613b      	str	r3, [r7, #16]

    /* Set the complementary output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS2N, TIM_OCInitStruct->OCNIdleState << 3U);
 800d548:	693b      	ldr	r3, [r7, #16]
 800d54a:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 800d54e:	683b      	ldr	r3, [r7, #0]
 800d550:	69db      	ldr	r3, [r3, #28]
 800d552:	00db      	lsls	r3, r3, #3
 800d554:	4313      	orrs	r3, r2
 800d556:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  LL_TIM_WriteReg(TIMx, CR2, tmpcr2);
 800d558:	687b      	ldr	r3, [r7, #4]
 800d55a:	693a      	ldr	r2, [r7, #16]
 800d55c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  LL_TIM_WriteReg(TIMx, CCMR1, tmpccmr1);
 800d55e:	687b      	ldr	r3, [r7, #4]
 800d560:	68fa      	ldr	r2, [r7, #12]
 800d562:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  LL_TIM_OC_SetCompareCH2(TIMx, TIM_OCInitStruct->CompareValue);
 800d564:	683b      	ldr	r3, [r7, #0]
 800d566:	68db      	ldr	r3, [r3, #12]
 800d568:	4619      	mov	r1, r3
 800d56a:	6878      	ldr	r0, [r7, #4]
 800d56c:	f7ff fd29 	bl	800cfc2 <LL_TIM_OC_SetCompareCH2>

  /* Write to TIMx CCER */
  LL_TIM_WriteReg(TIMx, CCER, tmpccer);
 800d570:	687b      	ldr	r3, [r7, #4]
 800d572:	697a      	ldr	r2, [r7, #20]
 800d574:	621a      	str	r2, [r3, #32]

  return SUCCESS;
 800d576:	2300      	movs	r3, #0
}
 800d578:	4618      	mov	r0, r3
 800d57a:	3718      	adds	r7, #24
 800d57c:	46bd      	mov	sp, r7
 800d57e:	bd80      	pop	{r7, pc}
 800d580:	40012c00 	.word	0x40012c00
 800d584:	40013400 	.word	0x40013400
 800d588:	40014000 	.word	0x40014000
 800d58c:	40014400 	.word	0x40014400
 800d590:	40014800 	.word	0x40014800
 800d594:	40015000 	.word	0x40015000

0800d598 <OC3Config>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
static ErrorStatus OC3Config(TIM_TypeDef *TIMx, LL_TIM_OC_InitTypeDef *TIM_OCInitStruct)
{
 800d598:	b580      	push	{r7, lr}
 800d59a:	b086      	sub	sp, #24
 800d59c:	af00      	add	r7, sp, #0
 800d59e:	6078      	str	r0, [r7, #4]
 800d5a0:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCPolarity));
  assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCNState));
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCNPolarity));

  /* Disable the Channel 3: Reset the CC3E Bit */
  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC3E);
 800d5a2:	687b      	ldr	r3, [r7, #4]
 800d5a4:	6a1b      	ldr	r3, [r3, #32]
 800d5a6:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800d5aa:	687b      	ldr	r3, [r7, #4]
 800d5ac:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer =  LL_TIM_ReadReg(TIMx, CCER);
 800d5ae:	687b      	ldr	r3, [r7, #4]
 800d5b0:	6a1b      	ldr	r3, [r3, #32]
 800d5b2:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CR2 register value */
  tmpcr2 = LL_TIM_ReadReg(TIMx, CR2);
 800d5b4:	687b      	ldr	r3, [r7, #4]
 800d5b6:	685b      	ldr	r3, [r3, #4]
 800d5b8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmr2 = LL_TIM_ReadReg(TIMx, CCMR2);
 800d5ba:	687b      	ldr	r3, [r7, #4]
 800d5bc:	69db      	ldr	r3, [r3, #28]
 800d5be:	60fb      	str	r3, [r7, #12]

  /* Reset Capture/Compare selection Bits */
  CLEAR_BIT(tmpccmr2, TIM_CCMR2_CC3S);
 800d5c0:	68fb      	ldr	r3, [r7, #12]
 800d5c2:	f023 0303 	bic.w	r3, r3, #3
 800d5c6:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  MODIFY_REG(tmpccmr2, TIM_CCMR2_OC3M, TIM_OCInitStruct->OCMode);
 800d5c8:	68fb      	ldr	r3, [r7, #12]
 800d5ca:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800d5ce:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800d5d2:	683a      	ldr	r2, [r7, #0]
 800d5d4:	6812      	ldr	r2, [r2, #0]
 800d5d6:	4313      	orrs	r3, r2
 800d5d8:	60fb      	str	r3, [r7, #12]

  /* Set the Output Compare Polarity */
  MODIFY_REG(tmpccer, TIM_CCER_CC3P, TIM_OCInitStruct->OCPolarity << 8U);
 800d5da:	697b      	ldr	r3, [r7, #20]
 800d5dc:	f423 7200 	bic.w	r2, r3, #512	; 0x200
 800d5e0:	683b      	ldr	r3, [r7, #0]
 800d5e2:	691b      	ldr	r3, [r3, #16]
 800d5e4:	021b      	lsls	r3, r3, #8
 800d5e6:	4313      	orrs	r3, r2
 800d5e8:	617b      	str	r3, [r7, #20]

  /* Set the Output State */
  MODIFY_REG(tmpccer, TIM_CCER_CC3E, TIM_OCInitStruct->OCState << 8U);
 800d5ea:	697b      	ldr	r3, [r7, #20]
 800d5ec:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800d5f0:	683b      	ldr	r3, [r7, #0]
 800d5f2:	685b      	ldr	r3, [r3, #4]
 800d5f4:	021b      	lsls	r3, r3, #8
 800d5f6:	4313      	orrs	r3, r2
 800d5f8:	617b      	str	r3, [r7, #20]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800d5fa:	687b      	ldr	r3, [r7, #4]
 800d5fc:	4a25      	ldr	r2, [pc, #148]	; (800d694 <OC3Config+0xfc>)
 800d5fe:	4293      	cmp	r3, r2
 800d600:	d013      	beq.n	800d62a <OC3Config+0x92>
 800d602:	687b      	ldr	r3, [r7, #4]
 800d604:	4a24      	ldr	r2, [pc, #144]	; (800d698 <OC3Config+0x100>)
 800d606:	4293      	cmp	r3, r2
 800d608:	d00f      	beq.n	800d62a <OC3Config+0x92>
 800d60a:	687b      	ldr	r3, [r7, #4]
 800d60c:	4a23      	ldr	r2, [pc, #140]	; (800d69c <OC3Config+0x104>)
 800d60e:	4293      	cmp	r3, r2
 800d610:	d00b      	beq.n	800d62a <OC3Config+0x92>
 800d612:	687b      	ldr	r3, [r7, #4]
 800d614:	4a22      	ldr	r2, [pc, #136]	; (800d6a0 <OC3Config+0x108>)
 800d616:	4293      	cmp	r3, r2
 800d618:	d007      	beq.n	800d62a <OC3Config+0x92>
 800d61a:	687b      	ldr	r3, [r7, #4]
 800d61c:	4a21      	ldr	r2, [pc, #132]	; (800d6a4 <OC3Config+0x10c>)
 800d61e:	4293      	cmp	r3, r2
 800d620:	d003      	beq.n	800d62a <OC3Config+0x92>
 800d622:	687b      	ldr	r3, [r7, #4]
 800d624:	4a20      	ldr	r2, [pc, #128]	; (800d6a8 <OC3Config+0x110>)
 800d626:	4293      	cmp	r3, r2
 800d628:	d11f      	bne.n	800d66a <OC3Config+0xd2>
  {
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCNIdleState));
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCIdleState));

    /* Set the complementary output Polarity */
    MODIFY_REG(tmpccer, TIM_CCER_CC3NP, TIM_OCInitStruct->OCNPolarity << 10U);
 800d62a:	697b      	ldr	r3, [r7, #20]
 800d62c:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 800d630:	683b      	ldr	r3, [r7, #0]
 800d632:	695b      	ldr	r3, [r3, #20]
 800d634:	029b      	lsls	r3, r3, #10
 800d636:	4313      	orrs	r3, r2
 800d638:	617b      	str	r3, [r7, #20]

    /* Set the complementary output State */
    MODIFY_REG(tmpccer, TIM_CCER_CC3NE, TIM_OCInitStruct->OCNState << 10U);
 800d63a:	697b      	ldr	r3, [r7, #20]
 800d63c:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 800d640:	683b      	ldr	r3, [r7, #0]
 800d642:	689b      	ldr	r3, [r3, #8]
 800d644:	029b      	lsls	r3, r3, #10
 800d646:	4313      	orrs	r3, r2
 800d648:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS3, TIM_OCInitStruct->OCIdleState << 4U);
 800d64a:	693b      	ldr	r3, [r7, #16]
 800d64c:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800d650:	683b      	ldr	r3, [r7, #0]
 800d652:	699b      	ldr	r3, [r3, #24]
 800d654:	011b      	lsls	r3, r3, #4
 800d656:	4313      	orrs	r3, r2
 800d658:	613b      	str	r3, [r7, #16]

    /* Set the complementary output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS3N, TIM_OCInitStruct->OCNIdleState << 5U);
 800d65a:	693b      	ldr	r3, [r7, #16]
 800d65c:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 800d660:	683b      	ldr	r3, [r7, #0]
 800d662:	69db      	ldr	r3, [r3, #28]
 800d664:	015b      	lsls	r3, r3, #5
 800d666:	4313      	orrs	r3, r2
 800d668:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  LL_TIM_WriteReg(TIMx, CR2, tmpcr2);
 800d66a:	687b      	ldr	r3, [r7, #4]
 800d66c:	693a      	ldr	r2, [r7, #16]
 800d66e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  LL_TIM_WriteReg(TIMx, CCMR2, tmpccmr2);
 800d670:	687b      	ldr	r3, [r7, #4]
 800d672:	68fa      	ldr	r2, [r7, #12]
 800d674:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  LL_TIM_OC_SetCompareCH3(TIMx, TIM_OCInitStruct->CompareValue);
 800d676:	683b      	ldr	r3, [r7, #0]
 800d678:	68db      	ldr	r3, [r3, #12]
 800d67a:	4619      	mov	r1, r3
 800d67c:	6878      	ldr	r0, [r7, #4]
 800d67e:	f7ff fcae 	bl	800cfde <LL_TIM_OC_SetCompareCH3>

  /* Write to TIMx CCER */
  LL_TIM_WriteReg(TIMx, CCER, tmpccer);
 800d682:	687b      	ldr	r3, [r7, #4]
 800d684:	697a      	ldr	r2, [r7, #20]
 800d686:	621a      	str	r2, [r3, #32]

  return SUCCESS;
 800d688:	2300      	movs	r3, #0
}
 800d68a:	4618      	mov	r0, r3
 800d68c:	3718      	adds	r7, #24
 800d68e:	46bd      	mov	sp, r7
 800d690:	bd80      	pop	{r7, pc}
 800d692:	bf00      	nop
 800d694:	40012c00 	.word	0x40012c00
 800d698:	40013400 	.word	0x40013400
 800d69c:	40014000 	.word	0x40014000
 800d6a0:	40014400 	.word	0x40014400
 800d6a4:	40014800 	.word	0x40014800
 800d6a8:	40015000 	.word	0x40015000

0800d6ac <OC4Config>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
static ErrorStatus OC4Config(TIM_TypeDef *TIMx, LL_TIM_OC_InitTypeDef *TIM_OCInitStruct)
{
 800d6ac:	b580      	push	{r7, lr}
 800d6ae:	b086      	sub	sp, #24
 800d6b0:	af00      	add	r7, sp, #0
 800d6b2:	6078      	str	r0, [r7, #4]
 800d6b4:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCPolarity));
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCNPolarity));
  assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCNState));

  /* Disable the Channel 4: Reset the CC4E Bit */
  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC4E);
 800d6b6:	687b      	ldr	r3, [r7, #4]
 800d6b8:	6a1b      	ldr	r3, [r3, #32]
 800d6ba:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800d6be:	687b      	ldr	r3, [r7, #4]
 800d6c0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = LL_TIM_ReadReg(TIMx, CCER);
 800d6c2:	687b      	ldr	r3, [r7, #4]
 800d6c4:	6a1b      	ldr	r3, [r3, #32]
 800d6c6:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  LL_TIM_ReadReg(TIMx, CR2);
 800d6c8:	687b      	ldr	r3, [r7, #4]
 800d6ca:	685b      	ldr	r3, [r3, #4]
 800d6cc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmr2 = LL_TIM_ReadReg(TIMx, CCMR2);
 800d6ce:	687b      	ldr	r3, [r7, #4]
 800d6d0:	69db      	ldr	r3, [r3, #28]
 800d6d2:	60fb      	str	r3, [r7, #12]

  /* Reset Capture/Compare selection Bits */
  CLEAR_BIT(tmpccmr2, TIM_CCMR2_CC4S);
 800d6d4:	68fb      	ldr	r3, [r7, #12]
 800d6d6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800d6da:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  MODIFY_REG(tmpccmr2, TIM_CCMR2_OC4M, TIM_OCInitStruct->OCMode << 8U);
 800d6dc:	68fb      	ldr	r3, [r7, #12]
 800d6de:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800d6e2:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800d6e6:	683a      	ldr	r2, [r7, #0]
 800d6e8:	6812      	ldr	r2, [r2, #0]
 800d6ea:	0212      	lsls	r2, r2, #8
 800d6ec:	4313      	orrs	r3, r2
 800d6ee:	60fb      	str	r3, [r7, #12]

  /* Set the Output Compare Polarity */
  MODIFY_REG(tmpccer, TIM_CCER_CC4P, TIM_OCInitStruct->OCPolarity << 12U);
 800d6f0:	697b      	ldr	r3, [r7, #20]
 800d6f2:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 800d6f6:	683b      	ldr	r3, [r7, #0]
 800d6f8:	691b      	ldr	r3, [r3, #16]
 800d6fa:	031b      	lsls	r3, r3, #12
 800d6fc:	4313      	orrs	r3, r2
 800d6fe:	617b      	str	r3, [r7, #20]

  /* Set the Output State */
  MODIFY_REG(tmpccer, TIM_CCER_CC4E, TIM_OCInitStruct->OCState << 12U);
 800d700:	697b      	ldr	r3, [r7, #20]
 800d702:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800d706:	683b      	ldr	r3, [r7, #0]
 800d708:	685b      	ldr	r3, [r3, #4]
 800d70a:	031b      	lsls	r3, r3, #12
 800d70c:	4313      	orrs	r3, r2
 800d70e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800d710:	687b      	ldr	r3, [r7, #4]
 800d712:	4a25      	ldr	r2, [pc, #148]	; (800d7a8 <OC4Config+0xfc>)
 800d714:	4293      	cmp	r3, r2
 800d716:	d013      	beq.n	800d740 <OC4Config+0x94>
 800d718:	687b      	ldr	r3, [r7, #4]
 800d71a:	4a24      	ldr	r2, [pc, #144]	; (800d7ac <OC4Config+0x100>)
 800d71c:	4293      	cmp	r3, r2
 800d71e:	d00f      	beq.n	800d740 <OC4Config+0x94>
 800d720:	687b      	ldr	r3, [r7, #4]
 800d722:	4a23      	ldr	r2, [pc, #140]	; (800d7b0 <OC4Config+0x104>)
 800d724:	4293      	cmp	r3, r2
 800d726:	d00b      	beq.n	800d740 <OC4Config+0x94>
 800d728:	687b      	ldr	r3, [r7, #4]
 800d72a:	4a22      	ldr	r2, [pc, #136]	; (800d7b4 <OC4Config+0x108>)
 800d72c:	4293      	cmp	r3, r2
 800d72e:	d007      	beq.n	800d740 <OC4Config+0x94>
 800d730:	687b      	ldr	r3, [r7, #4]
 800d732:	4a21      	ldr	r2, [pc, #132]	; (800d7b8 <OC4Config+0x10c>)
 800d734:	4293      	cmp	r3, r2
 800d736:	d003      	beq.n	800d740 <OC4Config+0x94>
 800d738:	687b      	ldr	r3, [r7, #4]
 800d73a:	4a20      	ldr	r2, [pc, #128]	; (800d7bc <OC4Config+0x110>)
 800d73c:	4293      	cmp	r3, r2
 800d73e:	d11f      	bne.n	800d780 <OC4Config+0xd4>
  {
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCNIdleState));
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCIdleState));

    /* Set the complementary output Polarity */
    MODIFY_REG(tmpccer, TIM_CCER_CC4NP, TIM_OCInitStruct->OCNPolarity << 14U);
 800d740:	697b      	ldr	r3, [r7, #20]
 800d742:	f423 4200 	bic.w	r2, r3, #32768	; 0x8000
 800d746:	683b      	ldr	r3, [r7, #0]
 800d748:	695b      	ldr	r3, [r3, #20]
 800d74a:	039b      	lsls	r3, r3, #14
 800d74c:	4313      	orrs	r3, r2
 800d74e:	617b      	str	r3, [r7, #20]

    /* Set the complementary output State */
    MODIFY_REG(tmpccer, TIM_CCER_CC4NE, TIM_OCInitStruct->OCNState << 14U);
 800d750:	697b      	ldr	r3, [r7, #20]
 800d752:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 800d756:	683b      	ldr	r3, [r7, #0]
 800d758:	689b      	ldr	r3, [r3, #8]
 800d75a:	039b      	lsls	r3, r3, #14
 800d75c:	4313      	orrs	r3, r2
 800d75e:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS4, TIM_OCInitStruct->OCIdleState << 6U);
 800d760:	693b      	ldr	r3, [r7, #16]
 800d762:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 800d766:	683b      	ldr	r3, [r7, #0]
 800d768:	699b      	ldr	r3, [r3, #24]
 800d76a:	019b      	lsls	r3, r3, #6
 800d76c:	4313      	orrs	r3, r2
 800d76e:	613b      	str	r3, [r7, #16]

    /* Set the complementary output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS4N, TIM_OCInitStruct->OCNIdleState << 7U);
 800d770:	693b      	ldr	r3, [r7, #16]
 800d772:	f423 4200 	bic.w	r2, r3, #32768	; 0x8000
 800d776:	683b      	ldr	r3, [r7, #0]
 800d778:	69db      	ldr	r3, [r3, #28]
 800d77a:	01db      	lsls	r3, r3, #7
 800d77c:	4313      	orrs	r3, r2
 800d77e:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  LL_TIM_WriteReg(TIMx, CR2, tmpcr2);
 800d780:	687b      	ldr	r3, [r7, #4]
 800d782:	693a      	ldr	r2, [r7, #16]
 800d784:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  LL_TIM_WriteReg(TIMx, CCMR2, tmpccmr2);
 800d786:	687b      	ldr	r3, [r7, #4]
 800d788:	68fa      	ldr	r2, [r7, #12]
 800d78a:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  LL_TIM_OC_SetCompareCH4(TIMx, TIM_OCInitStruct->CompareValue);
 800d78c:	683b      	ldr	r3, [r7, #0]
 800d78e:	68db      	ldr	r3, [r3, #12]
 800d790:	4619      	mov	r1, r3
 800d792:	6878      	ldr	r0, [r7, #4]
 800d794:	f7ff fc31 	bl	800cffa <LL_TIM_OC_SetCompareCH4>

  /* Write to TIMx CCER */
  LL_TIM_WriteReg(TIMx, CCER, tmpccer);
 800d798:	687b      	ldr	r3, [r7, #4]
 800d79a:	697a      	ldr	r2, [r7, #20]
 800d79c:	621a      	str	r2, [r3, #32]

  return SUCCESS;
 800d79e:	2300      	movs	r3, #0
}
 800d7a0:	4618      	mov	r0, r3
 800d7a2:	3718      	adds	r7, #24
 800d7a4:	46bd      	mov	sp, r7
 800d7a6:	bd80      	pop	{r7, pc}
 800d7a8:	40012c00 	.word	0x40012c00
 800d7ac:	40013400 	.word	0x40013400
 800d7b0:	40014000 	.word	0x40014000
 800d7b4:	40014400 	.word	0x40014400
 800d7b8:	40014800 	.word	0x40014800
 800d7bc:	40015000 	.word	0x40015000

0800d7c0 <OC5Config>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
static ErrorStatus OC5Config(TIM_TypeDef *TIMx, LL_TIM_OC_InitTypeDef *TIM_OCInitStruct)
{
 800d7c0:	b580      	push	{r7, lr}
 800d7c2:	b084      	sub	sp, #16
 800d7c4:	af00      	add	r7, sp, #0
 800d7c6:	6078      	str	r0, [r7, #4]
 800d7c8:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCPolarity));
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCNPolarity));
  assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCNState));

  /* Disable the Channel 5: Reset the CC5E Bit */
  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC5E);
 800d7ca:	687b      	ldr	r3, [r7, #4]
 800d7cc:	6a1b      	ldr	r3, [r3, #32]
 800d7ce:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 800d7d2:	687b      	ldr	r3, [r7, #4]
 800d7d4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = LL_TIM_ReadReg(TIMx, CCER);
 800d7d6:	687b      	ldr	r3, [r7, #4]
 800d7d8:	6a1b      	ldr	r3, [r3, #32]
 800d7da:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx CCMR3 register value */
  tmpccmr3 = LL_TIM_ReadReg(TIMx, CCMR3);
 800d7dc:	687b      	ldr	r3, [r7, #4]
 800d7de:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800d7e0:	60bb      	str	r3, [r7, #8]

  /* Select the Output Compare Mode */
  MODIFY_REG(tmpccmr3, TIM_CCMR3_OC5M, TIM_OCInitStruct->OCMode);
 800d7e2:	68bb      	ldr	r3, [r7, #8]
 800d7e4:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800d7e8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800d7ec:	683a      	ldr	r2, [r7, #0]
 800d7ee:	6812      	ldr	r2, [r2, #0]
 800d7f0:	4313      	orrs	r3, r2
 800d7f2:	60bb      	str	r3, [r7, #8]

  /* Set the Output Compare Polarity */
  MODIFY_REG(tmpccer, TIM_CCER_CC5P, TIM_OCInitStruct->OCPolarity << 16U);
 800d7f4:	68fb      	ldr	r3, [r7, #12]
 800d7f6:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 800d7fa:	683b      	ldr	r3, [r7, #0]
 800d7fc:	691b      	ldr	r3, [r3, #16]
 800d7fe:	041b      	lsls	r3, r3, #16
 800d800:	4313      	orrs	r3, r2
 800d802:	60fb      	str	r3, [r7, #12]

  /* Set the Output State */
  MODIFY_REG(tmpccer, TIM_CCER_CC5E, TIM_OCInitStruct->OCState << 16U);
 800d804:	68fb      	ldr	r3, [r7, #12]
 800d806:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 800d80a:	683b      	ldr	r3, [r7, #0]
 800d80c:	685b      	ldr	r3, [r3, #4]
 800d80e:	041b      	lsls	r3, r3, #16
 800d810:	4313      	orrs	r3, r2
 800d812:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800d814:	687b      	ldr	r3, [r7, #4]
 800d816:	4a19      	ldr	r2, [pc, #100]	; (800d87c <OC5Config+0xbc>)
 800d818:	4293      	cmp	r3, r2
 800d81a:	d013      	beq.n	800d844 <OC5Config+0x84>
 800d81c:	687b      	ldr	r3, [r7, #4]
 800d81e:	4a18      	ldr	r2, [pc, #96]	; (800d880 <OC5Config+0xc0>)
 800d820:	4293      	cmp	r3, r2
 800d822:	d00f      	beq.n	800d844 <OC5Config+0x84>
 800d824:	687b      	ldr	r3, [r7, #4]
 800d826:	4a17      	ldr	r2, [pc, #92]	; (800d884 <OC5Config+0xc4>)
 800d828:	4293      	cmp	r3, r2
 800d82a:	d00b      	beq.n	800d844 <OC5Config+0x84>
 800d82c:	687b      	ldr	r3, [r7, #4]
 800d82e:	4a16      	ldr	r2, [pc, #88]	; (800d888 <OC5Config+0xc8>)
 800d830:	4293      	cmp	r3, r2
 800d832:	d007      	beq.n	800d844 <OC5Config+0x84>
 800d834:	687b      	ldr	r3, [r7, #4]
 800d836:	4a15      	ldr	r2, [pc, #84]	; (800d88c <OC5Config+0xcc>)
 800d838:	4293      	cmp	r3, r2
 800d83a:	d003      	beq.n	800d844 <OC5Config+0x84>
 800d83c:	687b      	ldr	r3, [r7, #4]
 800d83e:	4a14      	ldr	r2, [pc, #80]	; (800d890 <OC5Config+0xd0>)
 800d840:	4293      	cmp	r3, r2
 800d842:	d109      	bne.n	800d858 <OC5Config+0x98>
  {
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCNIdleState));
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCIdleState));

    /* Set the Output Idle state */
    MODIFY_REG(TIMx->CR2, TIM_CR2_OIS5, TIM_OCInitStruct->OCIdleState << 8U);
 800d844:	687b      	ldr	r3, [r7, #4]
 800d846:	685b      	ldr	r3, [r3, #4]
 800d848:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 800d84c:	683b      	ldr	r3, [r7, #0]
 800d84e:	699b      	ldr	r3, [r3, #24]
 800d850:	021b      	lsls	r3, r3, #8
 800d852:	431a      	orrs	r2, r3
 800d854:	687b      	ldr	r3, [r7, #4]
 800d856:	605a      	str	r2, [r3, #4]

  }

  /* Write to TIMx CCMR3 */
  LL_TIM_WriteReg(TIMx, CCMR3, tmpccmr3);
 800d858:	687b      	ldr	r3, [r7, #4]
 800d85a:	68ba      	ldr	r2, [r7, #8]
 800d85c:	651a      	str	r2, [r3, #80]	; 0x50

  /* Set the Capture Compare Register value */
  LL_TIM_OC_SetCompareCH5(TIMx, TIM_OCInitStruct->CompareValue);
 800d85e:	683b      	ldr	r3, [r7, #0]
 800d860:	68db      	ldr	r3, [r3, #12]
 800d862:	4619      	mov	r1, r3
 800d864:	6878      	ldr	r0, [r7, #4]
 800d866:	f7ff fbd6 	bl	800d016 <LL_TIM_OC_SetCompareCH5>

  /* Write to TIMx CCER */
  LL_TIM_WriteReg(TIMx, CCER, tmpccer);
 800d86a:	687b      	ldr	r3, [r7, #4]
 800d86c:	68fa      	ldr	r2, [r7, #12]
 800d86e:	621a      	str	r2, [r3, #32]

  return SUCCESS;
 800d870:	2300      	movs	r3, #0
}
 800d872:	4618      	mov	r0, r3
 800d874:	3710      	adds	r7, #16
 800d876:	46bd      	mov	sp, r7
 800d878:	bd80      	pop	{r7, pc}
 800d87a:	bf00      	nop
 800d87c:	40012c00 	.word	0x40012c00
 800d880:	40013400 	.word	0x40013400
 800d884:	40014000 	.word	0x40014000
 800d888:	40014400 	.word	0x40014400
 800d88c:	40014800 	.word	0x40014800
 800d890:	40015000 	.word	0x40015000

0800d894 <OC6Config>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
static ErrorStatus OC6Config(TIM_TypeDef *TIMx, LL_TIM_OC_InitTypeDef *TIM_OCInitStruct)
{
 800d894:	b580      	push	{r7, lr}
 800d896:	b084      	sub	sp, #16
 800d898:	af00      	add	r7, sp, #0
 800d89a:	6078      	str	r0, [r7, #4]
 800d89c:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCPolarity));
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCNPolarity));
  assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCNState));

  /* Disable the Channel 5: Reset the CC6E Bit */
  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC6E);
 800d89e:	687b      	ldr	r3, [r7, #4]
 800d8a0:	6a1b      	ldr	r3, [r3, #32]
 800d8a2:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 800d8a6:	687b      	ldr	r3, [r7, #4]
 800d8a8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = LL_TIM_ReadReg(TIMx, CCER);
 800d8aa:	687b      	ldr	r3, [r7, #4]
 800d8ac:	6a1b      	ldr	r3, [r3, #32]
 800d8ae:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx CCMR3 register value */
  tmpccmr3 = LL_TIM_ReadReg(TIMx, CCMR3);
 800d8b0:	687b      	ldr	r3, [r7, #4]
 800d8b2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800d8b4:	60bb      	str	r3, [r7, #8]

  /* Select the Output Compare Mode */
  MODIFY_REG(tmpccmr3, TIM_CCMR3_OC6M, TIM_OCInitStruct->OCMode << 8U);
 800d8b6:	68bb      	ldr	r3, [r7, #8]
 800d8b8:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800d8bc:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800d8c0:	683a      	ldr	r2, [r7, #0]
 800d8c2:	6812      	ldr	r2, [r2, #0]
 800d8c4:	0212      	lsls	r2, r2, #8
 800d8c6:	4313      	orrs	r3, r2
 800d8c8:	60bb      	str	r3, [r7, #8]

  /* Set the Output Compare Polarity */
  MODIFY_REG(tmpccer, TIM_CCER_CC6P, TIM_OCInitStruct->OCPolarity << 20U);
 800d8ca:	68fb      	ldr	r3, [r7, #12]
 800d8cc:	f423 1200 	bic.w	r2, r3, #2097152	; 0x200000
 800d8d0:	683b      	ldr	r3, [r7, #0]
 800d8d2:	691b      	ldr	r3, [r3, #16]
 800d8d4:	051b      	lsls	r3, r3, #20
 800d8d6:	4313      	orrs	r3, r2
 800d8d8:	60fb      	str	r3, [r7, #12]

  /* Set the Output State */
  MODIFY_REG(tmpccer, TIM_CCER_CC6E, TIM_OCInitStruct->OCState << 20U);
 800d8da:	68fb      	ldr	r3, [r7, #12]
 800d8dc:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 800d8e0:	683b      	ldr	r3, [r7, #0]
 800d8e2:	685b      	ldr	r3, [r3, #4]
 800d8e4:	051b      	lsls	r3, r3, #20
 800d8e6:	4313      	orrs	r3, r2
 800d8e8:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800d8ea:	687b      	ldr	r3, [r7, #4]
 800d8ec:	4a18      	ldr	r2, [pc, #96]	; (800d950 <OC6Config+0xbc>)
 800d8ee:	4293      	cmp	r3, r2
 800d8f0:	d013      	beq.n	800d91a <OC6Config+0x86>
 800d8f2:	687b      	ldr	r3, [r7, #4]
 800d8f4:	4a17      	ldr	r2, [pc, #92]	; (800d954 <OC6Config+0xc0>)
 800d8f6:	4293      	cmp	r3, r2
 800d8f8:	d00f      	beq.n	800d91a <OC6Config+0x86>
 800d8fa:	687b      	ldr	r3, [r7, #4]
 800d8fc:	4a16      	ldr	r2, [pc, #88]	; (800d958 <OC6Config+0xc4>)
 800d8fe:	4293      	cmp	r3, r2
 800d900:	d00b      	beq.n	800d91a <OC6Config+0x86>
 800d902:	687b      	ldr	r3, [r7, #4]
 800d904:	4a15      	ldr	r2, [pc, #84]	; (800d95c <OC6Config+0xc8>)
 800d906:	4293      	cmp	r3, r2
 800d908:	d007      	beq.n	800d91a <OC6Config+0x86>
 800d90a:	687b      	ldr	r3, [r7, #4]
 800d90c:	4a14      	ldr	r2, [pc, #80]	; (800d960 <OC6Config+0xcc>)
 800d90e:	4293      	cmp	r3, r2
 800d910:	d003      	beq.n	800d91a <OC6Config+0x86>
 800d912:	687b      	ldr	r3, [r7, #4]
 800d914:	4a13      	ldr	r2, [pc, #76]	; (800d964 <OC6Config+0xd0>)
 800d916:	4293      	cmp	r3, r2
 800d918:	d109      	bne.n	800d92e <OC6Config+0x9a>
  {
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCNIdleState));
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCIdleState));

    /* Set the Output Idle state */
    MODIFY_REG(TIMx->CR2, TIM_CR2_OIS6, TIM_OCInitStruct->OCIdleState << 10U);
 800d91a:	687b      	ldr	r3, [r7, #4]
 800d91c:	685b      	ldr	r3, [r3, #4]
 800d91e:	f423 2280 	bic.w	r2, r3, #262144	; 0x40000
 800d922:	683b      	ldr	r3, [r7, #0]
 800d924:	699b      	ldr	r3, [r3, #24]
 800d926:	029b      	lsls	r3, r3, #10
 800d928:	431a      	orrs	r2, r3
 800d92a:	687b      	ldr	r3, [r7, #4]
 800d92c:	605a      	str	r2, [r3, #4]
  }

  /* Write to TIMx CCMR3 */
  LL_TIM_WriteReg(TIMx, CCMR3, tmpccmr3);
 800d92e:	687b      	ldr	r3, [r7, #4]
 800d930:	68ba      	ldr	r2, [r7, #8]
 800d932:	651a      	str	r2, [r3, #80]	; 0x50

  /* Set the Capture Compare Register value */
  LL_TIM_OC_SetCompareCH6(TIMx, TIM_OCInitStruct->CompareValue);
 800d934:	683b      	ldr	r3, [r7, #0]
 800d936:	68db      	ldr	r3, [r3, #12]
 800d938:	4619      	mov	r1, r3
 800d93a:	6878      	ldr	r0, [r7, #4]
 800d93c:	f7ff fb7b 	bl	800d036 <LL_TIM_OC_SetCompareCH6>

  /* Write to TIMx CCER */
  LL_TIM_WriteReg(TIMx, CCER, tmpccer);
 800d940:	687b      	ldr	r3, [r7, #4]
 800d942:	68fa      	ldr	r2, [r7, #12]
 800d944:	621a      	str	r2, [r3, #32]

  return SUCCESS;
 800d946:	2300      	movs	r3, #0
}
 800d948:	4618      	mov	r0, r3
 800d94a:	3710      	adds	r7, #16
 800d94c:	46bd      	mov	sp, r7
 800d94e:	bd80      	pop	{r7, pc}
 800d950:	40012c00 	.word	0x40012c00
 800d954:	40013400 	.word	0x40013400
 800d958:	40014000 	.word	0x40014000
 800d95c:	40014400 	.word	0x40014400
 800d960:	40014800 	.word	0x40014800
 800d964:	40015000 	.word	0x40015000

0800d968 <LL_USART_IsEnabled>:
{
 800d968:	b480      	push	{r7}
 800d96a:	b083      	sub	sp, #12
 800d96c:	af00      	add	r7, sp, #0
 800d96e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(USARTx->CR1, USART_CR1_UE) == (USART_CR1_UE)) ? 1UL : 0UL);
 800d970:	687b      	ldr	r3, [r7, #4]
 800d972:	681b      	ldr	r3, [r3, #0]
 800d974:	f003 0301 	and.w	r3, r3, #1
 800d978:	2b01      	cmp	r3, #1
 800d97a:	d101      	bne.n	800d980 <LL_USART_IsEnabled+0x18>
 800d97c:	2301      	movs	r3, #1
 800d97e:	e000      	b.n	800d982 <LL_USART_IsEnabled+0x1a>
 800d980:	2300      	movs	r3, #0
}
 800d982:	4618      	mov	r0, r3
 800d984:	370c      	adds	r7, #12
 800d986:	46bd      	mov	sp, r7
 800d988:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d98c:	4770      	bx	lr

0800d98e <LL_USART_SetPrescaler>:
{
 800d98e:	b480      	push	{r7}
 800d990:	b083      	sub	sp, #12
 800d992:	af00      	add	r7, sp, #0
 800d994:	6078      	str	r0, [r7, #4]
 800d996:	6039      	str	r1, [r7, #0]
  MODIFY_REG(USARTx->PRESC, USART_PRESC_PRESCALER, (uint16_t)PrescalerValue);
 800d998:	687b      	ldr	r3, [r7, #4]
 800d99a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d99c:	f023 030f 	bic.w	r3, r3, #15
 800d9a0:	683a      	ldr	r2, [r7, #0]
 800d9a2:	b292      	uxth	r2, r2
 800d9a4:	431a      	orrs	r2, r3
 800d9a6:	687b      	ldr	r3, [r7, #4]
 800d9a8:	62da      	str	r2, [r3, #44]	; 0x2c
}
 800d9aa:	bf00      	nop
 800d9ac:	370c      	adds	r7, #12
 800d9ae:	46bd      	mov	sp, r7
 800d9b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d9b4:	4770      	bx	lr

0800d9b6 <LL_USART_SetStopBitsLength>:
{
 800d9b6:	b480      	push	{r7}
 800d9b8:	b083      	sub	sp, #12
 800d9ba:	af00      	add	r7, sp, #0
 800d9bc:	6078      	str	r0, [r7, #4]
 800d9be:	6039      	str	r1, [r7, #0]
  MODIFY_REG(USARTx->CR2, USART_CR2_STOP, StopBits);
 800d9c0:	687b      	ldr	r3, [r7, #4]
 800d9c2:	685b      	ldr	r3, [r3, #4]
 800d9c4:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 800d9c8:	683b      	ldr	r3, [r7, #0]
 800d9ca:	431a      	orrs	r2, r3
 800d9cc:	687b      	ldr	r3, [r7, #4]
 800d9ce:	605a      	str	r2, [r3, #4]
}
 800d9d0:	bf00      	nop
 800d9d2:	370c      	adds	r7, #12
 800d9d4:	46bd      	mov	sp, r7
 800d9d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d9da:	4770      	bx	lr

0800d9dc <LL_USART_SetHWFlowCtrl>:
{
 800d9dc:	b480      	push	{r7}
 800d9de:	b083      	sub	sp, #12
 800d9e0:	af00      	add	r7, sp, #0
 800d9e2:	6078      	str	r0, [r7, #4]
 800d9e4:	6039      	str	r1, [r7, #0]
  MODIFY_REG(USARTx->CR3, USART_CR3_RTSE | USART_CR3_CTSE, HardwareFlowControl);
 800d9e6:	687b      	ldr	r3, [r7, #4]
 800d9e8:	689b      	ldr	r3, [r3, #8]
 800d9ea:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800d9ee:	683b      	ldr	r3, [r7, #0]
 800d9f0:	431a      	orrs	r2, r3
 800d9f2:	687b      	ldr	r3, [r7, #4]
 800d9f4:	609a      	str	r2, [r3, #8]
}
 800d9f6:	bf00      	nop
 800d9f8:	370c      	adds	r7, #12
 800d9fa:	46bd      	mov	sp, r7
 800d9fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800da00:	4770      	bx	lr
	...

0800da04 <LL_USART_SetBaudRate>:
{
 800da04:	b480      	push	{r7}
 800da06:	b087      	sub	sp, #28
 800da08:	af00      	add	r7, sp, #0
 800da0a:	60f8      	str	r0, [r7, #12]
 800da0c:	60b9      	str	r1, [r7, #8]
 800da0e:	607a      	str	r2, [r7, #4]
 800da10:	603b      	str	r3, [r7, #0]
  if (PrescalerValue > LL_USART_PRESCALER_DIV256)
 800da12:	687b      	ldr	r3, [r7, #4]
 800da14:	2b0b      	cmp	r3, #11
 800da16:	d83c      	bhi.n	800da92 <LL_USART_SetBaudRate+0x8e>
  else if (BaudRate == 0U)
 800da18:	6a3b      	ldr	r3, [r7, #32]
 800da1a:	2b00      	cmp	r3, #0
 800da1c:	d039      	beq.n	800da92 <LL_USART_SetBaudRate+0x8e>
  else if (OverSampling == LL_USART_OVERSAMPLING_8)
 800da1e:	683b      	ldr	r3, [r7, #0]
 800da20:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800da24:	d122      	bne.n	800da6c <LL_USART_SetBaudRate+0x68>
    usartdiv = (uint16_t)(__LL_USART_DIV_SAMPLING8(PeriphClk, (uint8_t)PrescalerValue, BaudRate));
 800da26:	687b      	ldr	r3, [r7, #4]
 800da28:	b2db      	uxtb	r3, r3
 800da2a:	461a      	mov	r2, r3
 800da2c:	4b1c      	ldr	r3, [pc, #112]	; (800daa0 <LL_USART_SetBaudRate+0x9c>)
 800da2e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800da32:	68ba      	ldr	r2, [r7, #8]
 800da34:	fbb2 f3f3 	udiv	r3, r2, r3
 800da38:	005a      	lsls	r2, r3, #1
 800da3a:	6a3b      	ldr	r3, [r7, #32]
 800da3c:	085b      	lsrs	r3, r3, #1
 800da3e:	441a      	add	r2, r3
 800da40:	6a3b      	ldr	r3, [r7, #32]
 800da42:	fbb2 f3f3 	udiv	r3, r2, r3
 800da46:	b29b      	uxth	r3, r3
 800da48:	617b      	str	r3, [r7, #20]
    brrtemp = usartdiv & 0xFFF0U;
 800da4a:	697a      	ldr	r2, [r7, #20]
 800da4c:	f64f 73f0 	movw	r3, #65520	; 0xfff0
 800da50:	4013      	ands	r3, r2
 800da52:	613b      	str	r3, [r7, #16]
    brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800da54:	697b      	ldr	r3, [r7, #20]
 800da56:	085b      	lsrs	r3, r3, #1
 800da58:	b29b      	uxth	r3, r3
 800da5a:	f003 0307 	and.w	r3, r3, #7
 800da5e:	693a      	ldr	r2, [r7, #16]
 800da60:	4313      	orrs	r3, r2
 800da62:	613b      	str	r3, [r7, #16]
    USARTx->BRR = brrtemp;
 800da64:	68fb      	ldr	r3, [r7, #12]
 800da66:	693a      	ldr	r2, [r7, #16]
 800da68:	60da      	str	r2, [r3, #12]
}
 800da6a:	e012      	b.n	800da92 <LL_USART_SetBaudRate+0x8e>
    USARTx->BRR = (uint16_t)(__LL_USART_DIV_SAMPLING16(PeriphClk, (uint8_t)PrescalerValue, BaudRate));
 800da6c:	687b      	ldr	r3, [r7, #4]
 800da6e:	b2db      	uxtb	r3, r3
 800da70:	461a      	mov	r2, r3
 800da72:	4b0b      	ldr	r3, [pc, #44]	; (800daa0 <LL_USART_SetBaudRate+0x9c>)
 800da74:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800da78:	68ba      	ldr	r2, [r7, #8]
 800da7a:	fbb2 f2f3 	udiv	r2, r2, r3
 800da7e:	6a3b      	ldr	r3, [r7, #32]
 800da80:	085b      	lsrs	r3, r3, #1
 800da82:	441a      	add	r2, r3
 800da84:	6a3b      	ldr	r3, [r7, #32]
 800da86:	fbb2 f3f3 	udiv	r3, r2, r3
 800da8a:	b29b      	uxth	r3, r3
 800da8c:	461a      	mov	r2, r3
 800da8e:	68fb      	ldr	r3, [r7, #12]
 800da90:	60da      	str	r2, [r3, #12]
}
 800da92:	bf00      	nop
 800da94:	371c      	adds	r7, #28
 800da96:	46bd      	mov	sp, r7
 800da98:	f85d 7b04 	ldr.w	r7, [sp], #4
 800da9c:	4770      	bx	lr
 800da9e:	bf00      	nop
 800daa0:	08014bd0 	.word	0x08014bd0

0800daa4 <LL_USART_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: USART registers are initialized according to USART_InitStruct content
  *          - ERROR: Problem occurred during USART Registers initialization
  */
ErrorStatus LL_USART_Init(USART_TypeDef *USARTx, LL_USART_InitTypeDef *USART_InitStruct)
{
 800daa4:	b580      	push	{r7, lr}
 800daa6:	b086      	sub	sp, #24
 800daa8:	af02      	add	r7, sp, #8
 800daaa:	6078      	str	r0, [r7, #4]
 800daac:	6039      	str	r1, [r7, #0]
  ErrorStatus status = ERROR;
 800daae:	2301      	movs	r3, #1
 800dab0:	73fb      	strb	r3, [r7, #15]
  uint32_t periphclk = LL_RCC_PERIPH_FREQUENCY_NO;
 800dab2:	2300      	movs	r3, #0
 800dab4:	60bb      	str	r3, [r7, #8]
  assert_param(IS_LL_USART_HWCONTROL(USART_InitStruct->HardwareFlowControl));
  assert_param(IS_LL_USART_OVERSAMPLING(USART_InitStruct->OverSampling));

  /* USART needs to be in disabled state, in order to be able to configure some bits in
     CRx registers */
  if (LL_USART_IsEnabled(USARTx) == 0U)
 800dab6:	6878      	ldr	r0, [r7, #4]
 800dab8:	f7ff ff56 	bl	800d968 <LL_USART_IsEnabled>
 800dabc:	4603      	mov	r3, r0
 800dabe:	2b00      	cmp	r3, #0
 800dac0:	d165      	bne.n	800db8e <LL_USART_Init+0xea>
     * - DataWidth:          USART_CR1_M bits according to USART_InitStruct->DataWidth value
     * - Parity:             USART_CR1_PCE, USART_CR1_PS bits according to USART_InitStruct->Parity value
     * - TransferDirection:  USART_CR1_TE, USART_CR1_RE bits according to USART_InitStruct->TransferDirection value
     * - Oversampling:       USART_CR1_OVER8 bit according to USART_InitStruct->OverSampling value.
     */
    MODIFY_REG(USARTx->CR1,
 800dac2:	687b      	ldr	r3, [r7, #4]
 800dac4:	681a      	ldr	r2, [r3, #0]
 800dac6:	4b34      	ldr	r3, [pc, #208]	; (800db98 <LL_USART_Init+0xf4>)
 800dac8:	4013      	ands	r3, r2
 800daca:	683a      	ldr	r2, [r7, #0]
 800dacc:	6891      	ldr	r1, [r2, #8]
 800dace:	683a      	ldr	r2, [r7, #0]
 800dad0:	6912      	ldr	r2, [r2, #16]
 800dad2:	4311      	orrs	r1, r2
 800dad4:	683a      	ldr	r2, [r7, #0]
 800dad6:	6952      	ldr	r2, [r2, #20]
 800dad8:	4311      	orrs	r1, r2
 800dada:	683a      	ldr	r2, [r7, #0]
 800dadc:	69d2      	ldr	r2, [r2, #28]
 800dade:	430a      	orrs	r2, r1
 800dae0:	431a      	orrs	r2, r3
 800dae2:	687b      	ldr	r3, [r7, #4]
 800dae4:	601a      	str	r2, [r3, #0]
    /*---------------------------- USART CR2 Configuration ---------------------
     * Configure USARTx CR2 (Stop bits) with parameters:
     * - Stop Bits:          USART_CR2_STOP bits according to USART_InitStruct->StopBits value.
     * - CLKEN, CPOL, CPHA and LBCL bits are to be configured using LL_USART_ClockInit().
     */
    LL_USART_SetStopBitsLength(USARTx, USART_InitStruct->StopBits);
 800dae6:	683b      	ldr	r3, [r7, #0]
 800dae8:	68db      	ldr	r3, [r3, #12]
 800daea:	4619      	mov	r1, r3
 800daec:	6878      	ldr	r0, [r7, #4]
 800daee:	f7ff ff62 	bl	800d9b6 <LL_USART_SetStopBitsLength>
    /*---------------------------- USART CR3 Configuration ---------------------
     * Configure USARTx CR3 (Hardware Flow Control) with parameters:
     * - HardwareFlowControl: USART_CR3_RTSE, USART_CR3_CTSE bits according to
     *   USART_InitStruct->HardwareFlowControl value.
     */
    LL_USART_SetHWFlowCtrl(USARTx, USART_InitStruct->HardwareFlowControl);
 800daf2:	683b      	ldr	r3, [r7, #0]
 800daf4:	699b      	ldr	r3, [r3, #24]
 800daf6:	4619      	mov	r1, r3
 800daf8:	6878      	ldr	r0, [r7, #4]
 800dafa:	f7ff ff6f 	bl	800d9dc <LL_USART_SetHWFlowCtrl>

    /*---------------------------- USART BRR Configuration ---------------------
     * Retrieve Clock frequency used for USART Peripheral
     */
    if (USARTx == USART1)
 800dafe:	687b      	ldr	r3, [r7, #4]
 800db00:	4a26      	ldr	r2, [pc, #152]	; (800db9c <LL_USART_Init+0xf8>)
 800db02:	4293      	cmp	r3, r2
 800db04:	d104      	bne.n	800db10 <LL_USART_Init+0x6c>
    {
      periphclk = LL_RCC_GetUSARTClockFreq(LL_RCC_USART1_CLKSOURCE);
 800db06:	2003      	movs	r0, #3
 800db08:	f7fe ffd6 	bl	800cab8 <LL_RCC_GetUSARTClockFreq>
 800db0c:	60b8      	str	r0, [r7, #8]
 800db0e:	e023      	b.n	800db58 <LL_USART_Init+0xb4>
    }
    else if (USARTx == USART2)
 800db10:	687b      	ldr	r3, [r7, #4]
 800db12:	4a23      	ldr	r2, [pc, #140]	; (800dba0 <LL_USART_Init+0xfc>)
 800db14:	4293      	cmp	r3, r2
 800db16:	d104      	bne.n	800db22 <LL_USART_Init+0x7e>
    {
      periphclk = LL_RCC_GetUSARTClockFreq(LL_RCC_USART2_CLKSOURCE);
 800db18:	200c      	movs	r0, #12
 800db1a:	f7fe ffcd 	bl	800cab8 <LL_RCC_GetUSARTClockFreq>
 800db1e:	60b8      	str	r0, [r7, #8]
 800db20:	e01a      	b.n	800db58 <LL_USART_Init+0xb4>
    }
    else if (USARTx == USART3)
 800db22:	687b      	ldr	r3, [r7, #4]
 800db24:	4a1f      	ldr	r2, [pc, #124]	; (800dba4 <LL_USART_Init+0x100>)
 800db26:	4293      	cmp	r3, r2
 800db28:	d104      	bne.n	800db34 <LL_USART_Init+0x90>
    {
      periphclk = LL_RCC_GetUSARTClockFreq(LL_RCC_USART3_CLKSOURCE);
 800db2a:	2030      	movs	r0, #48	; 0x30
 800db2c:	f7fe ffc4 	bl	800cab8 <LL_RCC_GetUSARTClockFreq>
 800db30:	60b8      	str	r0, [r7, #8]
 800db32:	e011      	b.n	800db58 <LL_USART_Init+0xb4>
    }
#if defined(UART4)
    else if (USARTx == UART4)
 800db34:	687b      	ldr	r3, [r7, #4]
 800db36:	4a1c      	ldr	r2, [pc, #112]	; (800dba8 <LL_USART_Init+0x104>)
 800db38:	4293      	cmp	r3, r2
 800db3a:	d104      	bne.n	800db46 <LL_USART_Init+0xa2>
    {
      periphclk = LL_RCC_GetUARTClockFreq(LL_RCC_UART4_CLKSOURCE);
 800db3c:	20c0      	movs	r0, #192	; 0xc0
 800db3e:	f7ff f877 	bl	800cc30 <LL_RCC_GetUARTClockFreq>
 800db42:	60b8      	str	r0, [r7, #8]
 800db44:	e008      	b.n	800db58 <LL_USART_Init+0xb4>
    }
#endif /* UART4 */
#if defined(UART5)
    else if (USARTx == UART5)
 800db46:	687b      	ldr	r3, [r7, #4]
 800db48:	4a18      	ldr	r2, [pc, #96]	; (800dbac <LL_USART_Init+0x108>)
 800db4a:	4293      	cmp	r3, r2
 800db4c:	d104      	bne.n	800db58 <LL_USART_Init+0xb4>
    {
      periphclk = LL_RCC_GetUARTClockFreq(LL_RCC_UART5_CLKSOURCE);
 800db4e:	f44f 7040 	mov.w	r0, #768	; 0x300
 800db52:	f7ff f86d 	bl	800cc30 <LL_RCC_GetUARTClockFreq>
 800db56:	60b8      	str	r0, [r7, #8]
    /* Configure the USART Baud Rate :
       - prescaler value is required
       - valid baud rate value (different from 0) is required
       - Peripheral clock as returned by RCC service, should be valid (different from 0).
    */
    if ((periphclk != LL_RCC_PERIPH_FREQUENCY_NO)
 800db58:	68bb      	ldr	r3, [r7, #8]
 800db5a:	2b00      	cmp	r3, #0
 800db5c:	d011      	beq.n	800db82 <LL_USART_Init+0xde>
        && (USART_InitStruct->BaudRate != 0U))
 800db5e:	683b      	ldr	r3, [r7, #0]
 800db60:	685b      	ldr	r3, [r3, #4]
 800db62:	2b00      	cmp	r3, #0
 800db64:	d00d      	beq.n	800db82 <LL_USART_Init+0xde>
    {
      status = SUCCESS;
 800db66:	2300      	movs	r3, #0
 800db68:	73fb      	strb	r3, [r7, #15]
      LL_USART_SetBaudRate(USARTx,
 800db6a:	683b      	ldr	r3, [r7, #0]
 800db6c:	681a      	ldr	r2, [r3, #0]
 800db6e:	683b      	ldr	r3, [r7, #0]
 800db70:	69d9      	ldr	r1, [r3, #28]
 800db72:	683b      	ldr	r3, [r7, #0]
 800db74:	685b      	ldr	r3, [r3, #4]
 800db76:	9300      	str	r3, [sp, #0]
 800db78:	460b      	mov	r3, r1
 800db7a:	68b9      	ldr	r1, [r7, #8]
 800db7c:	6878      	ldr	r0, [r7, #4]
 800db7e:	f7ff ff41 	bl	800da04 <LL_USART_SetBaudRate>

    /*---------------------------- USART PRESC Configuration -----------------------
     * Configure USARTx PRESC (Prescaler) with parameters:
     * - PrescalerValue: USART_PRESC_PRESCALER bits according to USART_InitStruct->PrescalerValue value.
     */
    LL_USART_SetPrescaler(USARTx, USART_InitStruct->PrescalerValue);
 800db82:	683b      	ldr	r3, [r7, #0]
 800db84:	681b      	ldr	r3, [r3, #0]
 800db86:	4619      	mov	r1, r3
 800db88:	6878      	ldr	r0, [r7, #4]
 800db8a:	f7ff ff00 	bl	800d98e <LL_USART_SetPrescaler>
  }
  /* Endif (=> USART not in Disabled state => return ERROR) */

  return (status);
 800db8e:	7bfb      	ldrb	r3, [r7, #15]
}
 800db90:	4618      	mov	r0, r3
 800db92:	3710      	adds	r7, #16
 800db94:	46bd      	mov	sp, r7
 800db96:	bd80      	pop	{r7, pc}
 800db98:	efff69f3 	.word	0xefff69f3
 800db9c:	40013800 	.word	0x40013800
 800dba0:	40004400 	.word	0x40004400
 800dba4:	40004800 	.word	0x40004800
 800dba8:	40004c00 	.word	0x40004c00
 800dbac:	40005000 	.word	0x40005000

0800dbb0 <LL_InitTick>:
  *         configuration by calling this function, for a delay use rather osDelay RTOS service.
  * @param  Ticks Number of ticks
  * @retval None
  */
__STATIC_INLINE void LL_InitTick(uint32_t HCLKFrequency, uint32_t Ticks)
{
 800dbb0:	b480      	push	{r7}
 800dbb2:	b083      	sub	sp, #12
 800dbb4:	af00      	add	r7, sp, #0
 800dbb6:	6078      	str	r0, [r7, #4]
 800dbb8:	6039      	str	r1, [r7, #0]
  /* Configure the SysTick to have interrupt in 1ms time base */
  SysTick->LOAD  = (uint32_t)((HCLKFrequency / Ticks) - 1UL);  /* set reload register */
 800dbba:	687a      	ldr	r2, [r7, #4]
 800dbbc:	683b      	ldr	r3, [r7, #0]
 800dbbe:	fbb2 f3f3 	udiv	r3, r2, r3
 800dbc2:	4a07      	ldr	r2, [pc, #28]	; (800dbe0 <LL_InitTick+0x30>)
 800dbc4:	3b01      	subs	r3, #1
 800dbc6:	6053      	str	r3, [r2, #4]
  SysTick->VAL   = 0UL;                                       /* Load the SysTick Counter Value */
 800dbc8:	4b05      	ldr	r3, [pc, #20]	; (800dbe0 <LL_InitTick+0x30>)
 800dbca:	2200      	movs	r2, #0
 800dbcc:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800dbce:	4b04      	ldr	r3, [pc, #16]	; (800dbe0 <LL_InitTick+0x30>)
 800dbd0:	2205      	movs	r2, #5
 800dbd2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_ENABLE_Msk;                   /* Enable the Systick Timer */
}
 800dbd4:	bf00      	nop
 800dbd6:	370c      	adds	r7, #12
 800dbd8:	46bd      	mov	sp, r7
 800dbda:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dbde:	4770      	bx	lr
 800dbe0:	e000e010 	.word	0xe000e010

0800dbe4 <LL_Init1msTick>:
  * @param  HCLKFrequency HCLK frequency in Hz
  * @note   HCLK frequency can be calculated thanks to RCC helper macro or function @ref LL_RCC_GetSystemClocksFreq
  * @retval None
  */
void LL_Init1msTick(uint32_t HCLKFrequency)
{
 800dbe4:	b580      	push	{r7, lr}
 800dbe6:	b082      	sub	sp, #8
 800dbe8:	af00      	add	r7, sp, #0
 800dbea:	6078      	str	r0, [r7, #4]
  /* Use frequency provided in argument */
  LL_InitTick(HCLKFrequency, 1000U);
 800dbec:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 800dbf0:	6878      	ldr	r0, [r7, #4]
 800dbf2:	f7ff ffdd 	bl	800dbb0 <LL_InitTick>
}
 800dbf6:	bf00      	nop
 800dbf8:	3708      	adds	r7, #8
 800dbfa:	46bd      	mov	sp, r7
 800dbfc:	bd80      	pop	{r7, pc}
	...

0800dc00 <LL_mDelay>:
  *         will configure Systick to 1ms
  * @param  Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
void LL_mDelay(uint32_t Delay)
{
 800dc00:	b480      	push	{r7}
 800dc02:	b085      	sub	sp, #20
 800dc04:	af00      	add	r7, sp, #0
 800dc06:	6078      	str	r0, [r7, #4]
  __IO uint32_t  tmp = SysTick->CTRL;  /* Clear the COUNTFLAG first */
 800dc08:	4b0f      	ldr	r3, [pc, #60]	; (800dc48 <LL_mDelay+0x48>)
 800dc0a:	681b      	ldr	r3, [r3, #0]
 800dc0c:	60bb      	str	r3, [r7, #8]
  uint32_t tmpDelay; /* MISRAC2012-Rule-17.8 */
  /* Add this code to indicate that local variable is not used */
  ((void)tmp);
 800dc0e:	68bb      	ldr	r3, [r7, #8]
  tmpDelay = Delay;
 800dc10:	687b      	ldr	r3, [r7, #4]
 800dc12:	60fb      	str	r3, [r7, #12]
  /* Add a period to guaranty minimum wait */
  if(tmpDelay < LL_MAX_DELAY)
 800dc14:	68fb      	ldr	r3, [r7, #12]
 800dc16:	f1b3 3fff 	cmp.w	r3, #4294967295
 800dc1a:	d00c      	beq.n	800dc36 <LL_mDelay+0x36>
  {
    tmpDelay++;
 800dc1c:	68fb      	ldr	r3, [r7, #12]
 800dc1e:	3301      	adds	r3, #1
 800dc20:	60fb      	str	r3, [r7, #12]
  }

  while (tmpDelay != 0U)
 800dc22:	e008      	b.n	800dc36 <LL_mDelay+0x36>
  {
    if((SysTick->CTRL & SysTick_CTRL_COUNTFLAG_Msk) != 0U)
 800dc24:	4b08      	ldr	r3, [pc, #32]	; (800dc48 <LL_mDelay+0x48>)
 800dc26:	681b      	ldr	r3, [r3, #0]
 800dc28:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800dc2c:	2b00      	cmp	r3, #0
 800dc2e:	d002      	beq.n	800dc36 <LL_mDelay+0x36>
    {
      tmpDelay--;
 800dc30:	68fb      	ldr	r3, [r7, #12]
 800dc32:	3b01      	subs	r3, #1
 800dc34:	60fb      	str	r3, [r7, #12]
  while (tmpDelay != 0U)
 800dc36:	68fb      	ldr	r3, [r7, #12]
 800dc38:	2b00      	cmp	r3, #0
 800dc3a:	d1f3      	bne.n	800dc24 <LL_mDelay+0x24>
    }
  }
}
 800dc3c:	bf00      	nop
 800dc3e:	3714      	adds	r7, #20
 800dc40:	46bd      	mov	sp, r7
 800dc42:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dc46:	4770      	bx	lr
 800dc48:	e000e010 	.word	0xe000e010

0800dc4c <LL_SetSystemCoreClock>:
  * @note   Variable can be calculated also through SystemCoreClockUpdate function.
  * @param  HCLKFrequency HCLK frequency in Hz (can be calculated thanks to RCC helper macro)
  * @retval None
  */
void LL_SetSystemCoreClock(uint32_t HCLKFrequency)
{
 800dc4c:	b480      	push	{r7}
 800dc4e:	b083      	sub	sp, #12
 800dc50:	af00      	add	r7, sp, #0
 800dc52:	6078      	str	r0, [r7, #4]
  /* HCLK clock frequency */
  SystemCoreClock = HCLKFrequency;
 800dc54:	4a04      	ldr	r2, [pc, #16]	; (800dc68 <LL_SetSystemCoreClock+0x1c>)
 800dc56:	687b      	ldr	r3, [r7, #4]
 800dc58:	6013      	str	r3, [r2, #0]
}
 800dc5a:	bf00      	nop
 800dc5c:	370c      	adds	r7, #12
 800dc5e:	46bd      	mov	sp, r7
 800dc60:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dc64:	4770      	bx	lr
 800dc66:	bf00      	nop
 800dc68:	20000004 	.word	0x20000004

0800dc6c <__errno>:
 800dc6c:	4b01      	ldr	r3, [pc, #4]	; (800dc74 <__errno+0x8>)
 800dc6e:	6818      	ldr	r0, [r3, #0]
 800dc70:	4770      	bx	lr
 800dc72:	bf00      	nop
 800dc74:	20000020 	.word	0x20000020

0800dc78 <__libc_init_array>:
 800dc78:	b570      	push	{r4, r5, r6, lr}
 800dc7a:	4e0d      	ldr	r6, [pc, #52]	; (800dcb0 <__libc_init_array+0x38>)
 800dc7c:	4c0d      	ldr	r4, [pc, #52]	; (800dcb4 <__libc_init_array+0x3c>)
 800dc7e:	1ba4      	subs	r4, r4, r6
 800dc80:	10a4      	asrs	r4, r4, #2
 800dc82:	2500      	movs	r5, #0
 800dc84:	42a5      	cmp	r5, r4
 800dc86:	d109      	bne.n	800dc9c <__libc_init_array+0x24>
 800dc88:	4e0b      	ldr	r6, [pc, #44]	; (800dcb8 <__libc_init_array+0x40>)
 800dc8a:	4c0c      	ldr	r4, [pc, #48]	; (800dcbc <__libc_init_array+0x44>)
 800dc8c:	f005 fcc6 	bl	801361c <_init>
 800dc90:	1ba4      	subs	r4, r4, r6
 800dc92:	10a4      	asrs	r4, r4, #2
 800dc94:	2500      	movs	r5, #0
 800dc96:	42a5      	cmp	r5, r4
 800dc98:	d105      	bne.n	800dca6 <__libc_init_array+0x2e>
 800dc9a:	bd70      	pop	{r4, r5, r6, pc}
 800dc9c:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800dca0:	4798      	blx	r3
 800dca2:	3501      	adds	r5, #1
 800dca4:	e7ee      	b.n	800dc84 <__libc_init_array+0xc>
 800dca6:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800dcaa:	4798      	blx	r3
 800dcac:	3501      	adds	r5, #1
 800dcae:	e7f2      	b.n	800dc96 <__libc_init_array+0x1e>
 800dcb0:	08015100 	.word	0x08015100
 800dcb4:	08015100 	.word	0x08015100
 800dcb8:	08015100 	.word	0x08015100
 800dcbc:	08015104 	.word	0x08015104

0800dcc0 <memcpy>:
 800dcc0:	b510      	push	{r4, lr}
 800dcc2:	1e43      	subs	r3, r0, #1
 800dcc4:	440a      	add	r2, r1
 800dcc6:	4291      	cmp	r1, r2
 800dcc8:	d100      	bne.n	800dccc <memcpy+0xc>
 800dcca:	bd10      	pop	{r4, pc}
 800dccc:	f811 4b01 	ldrb.w	r4, [r1], #1
 800dcd0:	f803 4f01 	strb.w	r4, [r3, #1]!
 800dcd4:	e7f7      	b.n	800dcc6 <memcpy+0x6>

0800dcd6 <memset>:
 800dcd6:	4402      	add	r2, r0
 800dcd8:	4603      	mov	r3, r0
 800dcda:	4293      	cmp	r3, r2
 800dcdc:	d100      	bne.n	800dce0 <memset+0xa>
 800dcde:	4770      	bx	lr
 800dce0:	f803 1b01 	strb.w	r1, [r3], #1
 800dce4:	e7f9      	b.n	800dcda <memset+0x4>

0800dce6 <__cvt>:
 800dce6:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800dcea:	ec55 4b10 	vmov	r4, r5, d0
 800dcee:	9f0d      	ldr	r7, [sp, #52]	; 0x34
 800dcf0:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 800dcf4:	2d00      	cmp	r5, #0
 800dcf6:	460e      	mov	r6, r1
 800dcf8:	4691      	mov	r9, r2
 800dcfa:	4619      	mov	r1, r3
 800dcfc:	bfb8      	it	lt
 800dcfe:	4622      	movlt	r2, r4
 800dd00:	462b      	mov	r3, r5
 800dd02:	f027 0720 	bic.w	r7, r7, #32
 800dd06:	bfbb      	ittet	lt
 800dd08:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 800dd0c:	461d      	movlt	r5, r3
 800dd0e:	2300      	movge	r3, #0
 800dd10:	232d      	movlt	r3, #45	; 0x2d
 800dd12:	bfb8      	it	lt
 800dd14:	4614      	movlt	r4, r2
 800dd16:	2f46      	cmp	r7, #70	; 0x46
 800dd18:	700b      	strb	r3, [r1, #0]
 800dd1a:	d004      	beq.n	800dd26 <__cvt+0x40>
 800dd1c:	2f45      	cmp	r7, #69	; 0x45
 800dd1e:	d100      	bne.n	800dd22 <__cvt+0x3c>
 800dd20:	3601      	adds	r6, #1
 800dd22:	2102      	movs	r1, #2
 800dd24:	e000      	b.n	800dd28 <__cvt+0x42>
 800dd26:	2103      	movs	r1, #3
 800dd28:	ab03      	add	r3, sp, #12
 800dd2a:	9301      	str	r3, [sp, #4]
 800dd2c:	ab02      	add	r3, sp, #8
 800dd2e:	9300      	str	r3, [sp, #0]
 800dd30:	4632      	mov	r2, r6
 800dd32:	4653      	mov	r3, sl
 800dd34:	ec45 4b10 	vmov	d0, r4, r5
 800dd38:	f001 ff7e 	bl	800fc38 <_dtoa_r>
 800dd3c:	2f47      	cmp	r7, #71	; 0x47
 800dd3e:	4680      	mov	r8, r0
 800dd40:	d102      	bne.n	800dd48 <__cvt+0x62>
 800dd42:	f019 0f01 	tst.w	r9, #1
 800dd46:	d026      	beq.n	800dd96 <__cvt+0xb0>
 800dd48:	2f46      	cmp	r7, #70	; 0x46
 800dd4a:	eb08 0906 	add.w	r9, r8, r6
 800dd4e:	d111      	bne.n	800dd74 <__cvt+0x8e>
 800dd50:	f898 3000 	ldrb.w	r3, [r8]
 800dd54:	2b30      	cmp	r3, #48	; 0x30
 800dd56:	d10a      	bne.n	800dd6e <__cvt+0x88>
 800dd58:	2200      	movs	r2, #0
 800dd5a:	2300      	movs	r3, #0
 800dd5c:	4620      	mov	r0, r4
 800dd5e:	4629      	mov	r1, r5
 800dd60:	f7f2 feda 	bl	8000b18 <__aeabi_dcmpeq>
 800dd64:	b918      	cbnz	r0, 800dd6e <__cvt+0x88>
 800dd66:	f1c6 0601 	rsb	r6, r6, #1
 800dd6a:	f8ca 6000 	str.w	r6, [sl]
 800dd6e:	f8da 3000 	ldr.w	r3, [sl]
 800dd72:	4499      	add	r9, r3
 800dd74:	2200      	movs	r2, #0
 800dd76:	2300      	movs	r3, #0
 800dd78:	4620      	mov	r0, r4
 800dd7a:	4629      	mov	r1, r5
 800dd7c:	f7f2 fecc 	bl	8000b18 <__aeabi_dcmpeq>
 800dd80:	b938      	cbnz	r0, 800dd92 <__cvt+0xac>
 800dd82:	2230      	movs	r2, #48	; 0x30
 800dd84:	9b03      	ldr	r3, [sp, #12]
 800dd86:	454b      	cmp	r3, r9
 800dd88:	d205      	bcs.n	800dd96 <__cvt+0xb0>
 800dd8a:	1c59      	adds	r1, r3, #1
 800dd8c:	9103      	str	r1, [sp, #12]
 800dd8e:	701a      	strb	r2, [r3, #0]
 800dd90:	e7f8      	b.n	800dd84 <__cvt+0x9e>
 800dd92:	f8cd 900c 	str.w	r9, [sp, #12]
 800dd96:	9b03      	ldr	r3, [sp, #12]
 800dd98:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800dd9a:	eba3 0308 	sub.w	r3, r3, r8
 800dd9e:	4640      	mov	r0, r8
 800dda0:	6013      	str	r3, [r2, #0]
 800dda2:	b004      	add	sp, #16
 800dda4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

0800dda8 <__exponent>:
 800dda8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800ddaa:	2900      	cmp	r1, #0
 800ddac:	4604      	mov	r4, r0
 800ddae:	bfba      	itte	lt
 800ddb0:	4249      	neglt	r1, r1
 800ddb2:	232d      	movlt	r3, #45	; 0x2d
 800ddb4:	232b      	movge	r3, #43	; 0x2b
 800ddb6:	2909      	cmp	r1, #9
 800ddb8:	f804 2b02 	strb.w	r2, [r4], #2
 800ddbc:	7043      	strb	r3, [r0, #1]
 800ddbe:	dd20      	ble.n	800de02 <__exponent+0x5a>
 800ddc0:	f10d 0307 	add.w	r3, sp, #7
 800ddc4:	461f      	mov	r7, r3
 800ddc6:	260a      	movs	r6, #10
 800ddc8:	fb91 f5f6 	sdiv	r5, r1, r6
 800ddcc:	fb06 1115 	mls	r1, r6, r5, r1
 800ddd0:	3130      	adds	r1, #48	; 0x30
 800ddd2:	2d09      	cmp	r5, #9
 800ddd4:	f803 1c01 	strb.w	r1, [r3, #-1]
 800ddd8:	f103 32ff 	add.w	r2, r3, #4294967295
 800dddc:	4629      	mov	r1, r5
 800ddde:	dc09      	bgt.n	800ddf4 <__exponent+0x4c>
 800dde0:	3130      	adds	r1, #48	; 0x30
 800dde2:	3b02      	subs	r3, #2
 800dde4:	f802 1c01 	strb.w	r1, [r2, #-1]
 800dde8:	42bb      	cmp	r3, r7
 800ddea:	4622      	mov	r2, r4
 800ddec:	d304      	bcc.n	800ddf8 <__exponent+0x50>
 800ddee:	1a10      	subs	r0, r2, r0
 800ddf0:	b003      	add	sp, #12
 800ddf2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800ddf4:	4613      	mov	r3, r2
 800ddf6:	e7e7      	b.n	800ddc8 <__exponent+0x20>
 800ddf8:	f813 2b01 	ldrb.w	r2, [r3], #1
 800ddfc:	f804 2b01 	strb.w	r2, [r4], #1
 800de00:	e7f2      	b.n	800dde8 <__exponent+0x40>
 800de02:	2330      	movs	r3, #48	; 0x30
 800de04:	4419      	add	r1, r3
 800de06:	7083      	strb	r3, [r0, #2]
 800de08:	1d02      	adds	r2, r0, #4
 800de0a:	70c1      	strb	r1, [r0, #3]
 800de0c:	e7ef      	b.n	800ddee <__exponent+0x46>
	...

0800de10 <_printf_float>:
 800de10:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800de14:	b08d      	sub	sp, #52	; 0x34
 800de16:	460c      	mov	r4, r1
 800de18:	f8dd 8058 	ldr.w	r8, [sp, #88]	; 0x58
 800de1c:	4616      	mov	r6, r2
 800de1e:	461f      	mov	r7, r3
 800de20:	4605      	mov	r5, r0
 800de22:	f003 f967 	bl	80110f4 <_localeconv_r>
 800de26:	6803      	ldr	r3, [r0, #0]
 800de28:	9304      	str	r3, [sp, #16]
 800de2a:	4618      	mov	r0, r3
 800de2c:	f7f2 f9f8 	bl	8000220 <strlen>
 800de30:	2300      	movs	r3, #0
 800de32:	930a      	str	r3, [sp, #40]	; 0x28
 800de34:	f8d8 3000 	ldr.w	r3, [r8]
 800de38:	9005      	str	r0, [sp, #20]
 800de3a:	3307      	adds	r3, #7
 800de3c:	f023 0307 	bic.w	r3, r3, #7
 800de40:	f103 0208 	add.w	r2, r3, #8
 800de44:	f894 a018 	ldrb.w	sl, [r4, #24]
 800de48:	f8d4 b000 	ldr.w	fp, [r4]
 800de4c:	f8c8 2000 	str.w	r2, [r8]
 800de50:	e9d3 2300 	ldrd	r2, r3, [r3]
 800de54:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 800de58:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 800de5c:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800de60:	9307      	str	r3, [sp, #28]
 800de62:	f8cd 8018 	str.w	r8, [sp, #24]
 800de66:	f04f 32ff 	mov.w	r2, #4294967295
 800de6a:	4ba7      	ldr	r3, [pc, #668]	; (800e108 <_printf_float+0x2f8>)
 800de6c:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800de70:	f7f2 fe84 	bl	8000b7c <__aeabi_dcmpun>
 800de74:	bb70      	cbnz	r0, 800ded4 <_printf_float+0xc4>
 800de76:	f04f 32ff 	mov.w	r2, #4294967295
 800de7a:	4ba3      	ldr	r3, [pc, #652]	; (800e108 <_printf_float+0x2f8>)
 800de7c:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800de80:	f7f2 fe5e 	bl	8000b40 <__aeabi_dcmple>
 800de84:	bb30      	cbnz	r0, 800ded4 <_printf_float+0xc4>
 800de86:	2200      	movs	r2, #0
 800de88:	2300      	movs	r3, #0
 800de8a:	4640      	mov	r0, r8
 800de8c:	4649      	mov	r1, r9
 800de8e:	f7f2 fe4d 	bl	8000b2c <__aeabi_dcmplt>
 800de92:	b110      	cbz	r0, 800de9a <_printf_float+0x8a>
 800de94:	232d      	movs	r3, #45	; 0x2d
 800de96:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800de9a:	4a9c      	ldr	r2, [pc, #624]	; (800e10c <_printf_float+0x2fc>)
 800de9c:	4b9c      	ldr	r3, [pc, #624]	; (800e110 <_printf_float+0x300>)
 800de9e:	f1ba 0f47 	cmp.w	sl, #71	; 0x47
 800dea2:	bf8c      	ite	hi
 800dea4:	4690      	movhi	r8, r2
 800dea6:	4698      	movls	r8, r3
 800dea8:	2303      	movs	r3, #3
 800deaa:	f02b 0204 	bic.w	r2, fp, #4
 800deae:	6123      	str	r3, [r4, #16]
 800deb0:	6022      	str	r2, [r4, #0]
 800deb2:	f04f 0900 	mov.w	r9, #0
 800deb6:	9700      	str	r7, [sp, #0]
 800deb8:	4633      	mov	r3, r6
 800deba:	aa0b      	add	r2, sp, #44	; 0x2c
 800debc:	4621      	mov	r1, r4
 800debe:	4628      	mov	r0, r5
 800dec0:	f000 f9e6 	bl	800e290 <_printf_common>
 800dec4:	3001      	adds	r0, #1
 800dec6:	f040 808d 	bne.w	800dfe4 <_printf_float+0x1d4>
 800deca:	f04f 30ff 	mov.w	r0, #4294967295
 800dece:	b00d      	add	sp, #52	; 0x34
 800ded0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ded4:	4642      	mov	r2, r8
 800ded6:	464b      	mov	r3, r9
 800ded8:	4640      	mov	r0, r8
 800deda:	4649      	mov	r1, r9
 800dedc:	f7f2 fe4e 	bl	8000b7c <__aeabi_dcmpun>
 800dee0:	b110      	cbz	r0, 800dee8 <_printf_float+0xd8>
 800dee2:	4a8c      	ldr	r2, [pc, #560]	; (800e114 <_printf_float+0x304>)
 800dee4:	4b8c      	ldr	r3, [pc, #560]	; (800e118 <_printf_float+0x308>)
 800dee6:	e7da      	b.n	800de9e <_printf_float+0x8e>
 800dee8:	6861      	ldr	r1, [r4, #4]
 800deea:	1c4b      	adds	r3, r1, #1
 800deec:	f44b 6280 	orr.w	r2, fp, #1024	; 0x400
 800def0:	a80a      	add	r0, sp, #40	; 0x28
 800def2:	d13e      	bne.n	800df72 <_printf_float+0x162>
 800def4:	2306      	movs	r3, #6
 800def6:	6063      	str	r3, [r4, #4]
 800def8:	2300      	movs	r3, #0
 800defa:	e9cd 0302 	strd	r0, r3, [sp, #8]
 800defe:	ab09      	add	r3, sp, #36	; 0x24
 800df00:	9300      	str	r3, [sp, #0]
 800df02:	ec49 8b10 	vmov	d0, r8, r9
 800df06:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 800df0a:	6022      	str	r2, [r4, #0]
 800df0c:	f8cd a004 	str.w	sl, [sp, #4]
 800df10:	6861      	ldr	r1, [r4, #4]
 800df12:	4628      	mov	r0, r5
 800df14:	f7ff fee7 	bl	800dce6 <__cvt>
 800df18:	f00a 03df 	and.w	r3, sl, #223	; 0xdf
 800df1c:	2b47      	cmp	r3, #71	; 0x47
 800df1e:	4680      	mov	r8, r0
 800df20:	d109      	bne.n	800df36 <_printf_float+0x126>
 800df22:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800df24:	1cd8      	adds	r0, r3, #3
 800df26:	db02      	blt.n	800df2e <_printf_float+0x11e>
 800df28:	6862      	ldr	r2, [r4, #4]
 800df2a:	4293      	cmp	r3, r2
 800df2c:	dd47      	ble.n	800dfbe <_printf_float+0x1ae>
 800df2e:	f1aa 0a02 	sub.w	sl, sl, #2
 800df32:	fa5f fa8a 	uxtb.w	sl, sl
 800df36:	f1ba 0f65 	cmp.w	sl, #101	; 0x65
 800df3a:	9909      	ldr	r1, [sp, #36]	; 0x24
 800df3c:	d824      	bhi.n	800df88 <_printf_float+0x178>
 800df3e:	3901      	subs	r1, #1
 800df40:	4652      	mov	r2, sl
 800df42:	f104 0050 	add.w	r0, r4, #80	; 0x50
 800df46:	9109      	str	r1, [sp, #36]	; 0x24
 800df48:	f7ff ff2e 	bl	800dda8 <__exponent>
 800df4c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800df4e:	1813      	adds	r3, r2, r0
 800df50:	2a01      	cmp	r2, #1
 800df52:	4681      	mov	r9, r0
 800df54:	6123      	str	r3, [r4, #16]
 800df56:	dc02      	bgt.n	800df5e <_printf_float+0x14e>
 800df58:	6822      	ldr	r2, [r4, #0]
 800df5a:	07d1      	lsls	r1, r2, #31
 800df5c:	d501      	bpl.n	800df62 <_printf_float+0x152>
 800df5e:	3301      	adds	r3, #1
 800df60:	6123      	str	r3, [r4, #16]
 800df62:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 800df66:	2b00      	cmp	r3, #0
 800df68:	d0a5      	beq.n	800deb6 <_printf_float+0xa6>
 800df6a:	232d      	movs	r3, #45	; 0x2d
 800df6c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800df70:	e7a1      	b.n	800deb6 <_printf_float+0xa6>
 800df72:	f1ba 0f67 	cmp.w	sl, #103	; 0x67
 800df76:	f000 8177 	beq.w	800e268 <_printf_float+0x458>
 800df7a:	f1ba 0f47 	cmp.w	sl, #71	; 0x47
 800df7e:	d1bb      	bne.n	800def8 <_printf_float+0xe8>
 800df80:	2900      	cmp	r1, #0
 800df82:	d1b9      	bne.n	800def8 <_printf_float+0xe8>
 800df84:	2301      	movs	r3, #1
 800df86:	e7b6      	b.n	800def6 <_printf_float+0xe6>
 800df88:	f1ba 0f66 	cmp.w	sl, #102	; 0x66
 800df8c:	d119      	bne.n	800dfc2 <_printf_float+0x1b2>
 800df8e:	2900      	cmp	r1, #0
 800df90:	6863      	ldr	r3, [r4, #4]
 800df92:	dd0c      	ble.n	800dfae <_printf_float+0x19e>
 800df94:	6121      	str	r1, [r4, #16]
 800df96:	b913      	cbnz	r3, 800df9e <_printf_float+0x18e>
 800df98:	6822      	ldr	r2, [r4, #0]
 800df9a:	07d2      	lsls	r2, r2, #31
 800df9c:	d502      	bpl.n	800dfa4 <_printf_float+0x194>
 800df9e:	3301      	adds	r3, #1
 800dfa0:	440b      	add	r3, r1
 800dfa2:	6123      	str	r3, [r4, #16]
 800dfa4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800dfa6:	65a3      	str	r3, [r4, #88]	; 0x58
 800dfa8:	f04f 0900 	mov.w	r9, #0
 800dfac:	e7d9      	b.n	800df62 <_printf_float+0x152>
 800dfae:	b913      	cbnz	r3, 800dfb6 <_printf_float+0x1a6>
 800dfb0:	6822      	ldr	r2, [r4, #0]
 800dfb2:	07d0      	lsls	r0, r2, #31
 800dfb4:	d501      	bpl.n	800dfba <_printf_float+0x1aa>
 800dfb6:	3302      	adds	r3, #2
 800dfb8:	e7f3      	b.n	800dfa2 <_printf_float+0x192>
 800dfba:	2301      	movs	r3, #1
 800dfbc:	e7f1      	b.n	800dfa2 <_printf_float+0x192>
 800dfbe:	f04f 0a67 	mov.w	sl, #103	; 0x67
 800dfc2:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 800dfc6:	4293      	cmp	r3, r2
 800dfc8:	db05      	blt.n	800dfd6 <_printf_float+0x1c6>
 800dfca:	6822      	ldr	r2, [r4, #0]
 800dfcc:	6123      	str	r3, [r4, #16]
 800dfce:	07d1      	lsls	r1, r2, #31
 800dfd0:	d5e8      	bpl.n	800dfa4 <_printf_float+0x194>
 800dfd2:	3301      	adds	r3, #1
 800dfd4:	e7e5      	b.n	800dfa2 <_printf_float+0x192>
 800dfd6:	2b00      	cmp	r3, #0
 800dfd8:	bfd4      	ite	le
 800dfda:	f1c3 0302 	rsble	r3, r3, #2
 800dfde:	2301      	movgt	r3, #1
 800dfe0:	4413      	add	r3, r2
 800dfe2:	e7de      	b.n	800dfa2 <_printf_float+0x192>
 800dfe4:	6823      	ldr	r3, [r4, #0]
 800dfe6:	055a      	lsls	r2, r3, #21
 800dfe8:	d407      	bmi.n	800dffa <_printf_float+0x1ea>
 800dfea:	6923      	ldr	r3, [r4, #16]
 800dfec:	4642      	mov	r2, r8
 800dfee:	4631      	mov	r1, r6
 800dff0:	4628      	mov	r0, r5
 800dff2:	47b8      	blx	r7
 800dff4:	3001      	adds	r0, #1
 800dff6:	d12b      	bne.n	800e050 <_printf_float+0x240>
 800dff8:	e767      	b.n	800deca <_printf_float+0xba>
 800dffa:	f1ba 0f65 	cmp.w	sl, #101	; 0x65
 800dffe:	f240 80dc 	bls.w	800e1ba <_printf_float+0x3aa>
 800e002:	2200      	movs	r2, #0
 800e004:	2300      	movs	r3, #0
 800e006:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800e00a:	f7f2 fd85 	bl	8000b18 <__aeabi_dcmpeq>
 800e00e:	2800      	cmp	r0, #0
 800e010:	d033      	beq.n	800e07a <_printf_float+0x26a>
 800e012:	2301      	movs	r3, #1
 800e014:	4a41      	ldr	r2, [pc, #260]	; (800e11c <_printf_float+0x30c>)
 800e016:	4631      	mov	r1, r6
 800e018:	4628      	mov	r0, r5
 800e01a:	47b8      	blx	r7
 800e01c:	3001      	adds	r0, #1
 800e01e:	f43f af54 	beq.w	800deca <_printf_float+0xba>
 800e022:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800e026:	429a      	cmp	r2, r3
 800e028:	db02      	blt.n	800e030 <_printf_float+0x220>
 800e02a:	6823      	ldr	r3, [r4, #0]
 800e02c:	07d8      	lsls	r0, r3, #31
 800e02e:	d50f      	bpl.n	800e050 <_printf_float+0x240>
 800e030:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800e034:	4631      	mov	r1, r6
 800e036:	4628      	mov	r0, r5
 800e038:	47b8      	blx	r7
 800e03a:	3001      	adds	r0, #1
 800e03c:	f43f af45 	beq.w	800deca <_printf_float+0xba>
 800e040:	f04f 0800 	mov.w	r8, #0
 800e044:	f104 091a 	add.w	r9, r4, #26
 800e048:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800e04a:	3b01      	subs	r3, #1
 800e04c:	4543      	cmp	r3, r8
 800e04e:	dc09      	bgt.n	800e064 <_printf_float+0x254>
 800e050:	6823      	ldr	r3, [r4, #0]
 800e052:	079b      	lsls	r3, r3, #30
 800e054:	f100 8103 	bmi.w	800e25e <_printf_float+0x44e>
 800e058:	68e0      	ldr	r0, [r4, #12]
 800e05a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800e05c:	4298      	cmp	r0, r3
 800e05e:	bfb8      	it	lt
 800e060:	4618      	movlt	r0, r3
 800e062:	e734      	b.n	800dece <_printf_float+0xbe>
 800e064:	2301      	movs	r3, #1
 800e066:	464a      	mov	r2, r9
 800e068:	4631      	mov	r1, r6
 800e06a:	4628      	mov	r0, r5
 800e06c:	47b8      	blx	r7
 800e06e:	3001      	adds	r0, #1
 800e070:	f43f af2b 	beq.w	800deca <_printf_float+0xba>
 800e074:	f108 0801 	add.w	r8, r8, #1
 800e078:	e7e6      	b.n	800e048 <_printf_float+0x238>
 800e07a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800e07c:	2b00      	cmp	r3, #0
 800e07e:	dc2b      	bgt.n	800e0d8 <_printf_float+0x2c8>
 800e080:	2301      	movs	r3, #1
 800e082:	4a26      	ldr	r2, [pc, #152]	; (800e11c <_printf_float+0x30c>)
 800e084:	4631      	mov	r1, r6
 800e086:	4628      	mov	r0, r5
 800e088:	47b8      	blx	r7
 800e08a:	3001      	adds	r0, #1
 800e08c:	f43f af1d 	beq.w	800deca <_printf_float+0xba>
 800e090:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800e092:	b923      	cbnz	r3, 800e09e <_printf_float+0x28e>
 800e094:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800e096:	b913      	cbnz	r3, 800e09e <_printf_float+0x28e>
 800e098:	6823      	ldr	r3, [r4, #0]
 800e09a:	07d9      	lsls	r1, r3, #31
 800e09c:	d5d8      	bpl.n	800e050 <_printf_float+0x240>
 800e09e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800e0a2:	4631      	mov	r1, r6
 800e0a4:	4628      	mov	r0, r5
 800e0a6:	47b8      	blx	r7
 800e0a8:	3001      	adds	r0, #1
 800e0aa:	f43f af0e 	beq.w	800deca <_printf_float+0xba>
 800e0ae:	f04f 0900 	mov.w	r9, #0
 800e0b2:	f104 0a1a 	add.w	sl, r4, #26
 800e0b6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800e0b8:	425b      	negs	r3, r3
 800e0ba:	454b      	cmp	r3, r9
 800e0bc:	dc01      	bgt.n	800e0c2 <_printf_float+0x2b2>
 800e0be:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800e0c0:	e794      	b.n	800dfec <_printf_float+0x1dc>
 800e0c2:	2301      	movs	r3, #1
 800e0c4:	4652      	mov	r2, sl
 800e0c6:	4631      	mov	r1, r6
 800e0c8:	4628      	mov	r0, r5
 800e0ca:	47b8      	blx	r7
 800e0cc:	3001      	adds	r0, #1
 800e0ce:	f43f aefc 	beq.w	800deca <_printf_float+0xba>
 800e0d2:	f109 0901 	add.w	r9, r9, #1
 800e0d6:	e7ee      	b.n	800e0b6 <_printf_float+0x2a6>
 800e0d8:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800e0da:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800e0dc:	429a      	cmp	r2, r3
 800e0de:	bfa8      	it	ge
 800e0e0:	461a      	movge	r2, r3
 800e0e2:	2a00      	cmp	r2, #0
 800e0e4:	4691      	mov	r9, r2
 800e0e6:	dd07      	ble.n	800e0f8 <_printf_float+0x2e8>
 800e0e8:	4613      	mov	r3, r2
 800e0ea:	4631      	mov	r1, r6
 800e0ec:	4642      	mov	r2, r8
 800e0ee:	4628      	mov	r0, r5
 800e0f0:	47b8      	blx	r7
 800e0f2:	3001      	adds	r0, #1
 800e0f4:	f43f aee9 	beq.w	800deca <_printf_float+0xba>
 800e0f8:	f104 031a 	add.w	r3, r4, #26
 800e0fc:	f04f 0b00 	mov.w	fp, #0
 800e100:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800e104:	9306      	str	r3, [sp, #24]
 800e106:	e015      	b.n	800e134 <_printf_float+0x324>
 800e108:	7fefffff 	.word	0x7fefffff
 800e10c:	08014c08 	.word	0x08014c08
 800e110:	08014c04 	.word	0x08014c04
 800e114:	08014c10 	.word	0x08014c10
 800e118:	08014c0c 	.word	0x08014c0c
 800e11c:	08014c14 	.word	0x08014c14
 800e120:	2301      	movs	r3, #1
 800e122:	9a06      	ldr	r2, [sp, #24]
 800e124:	4631      	mov	r1, r6
 800e126:	4628      	mov	r0, r5
 800e128:	47b8      	blx	r7
 800e12a:	3001      	adds	r0, #1
 800e12c:	f43f aecd 	beq.w	800deca <_printf_float+0xba>
 800e130:	f10b 0b01 	add.w	fp, fp, #1
 800e134:	f8d4 a058 	ldr.w	sl, [r4, #88]	; 0x58
 800e138:	ebaa 0309 	sub.w	r3, sl, r9
 800e13c:	455b      	cmp	r3, fp
 800e13e:	dcef      	bgt.n	800e120 <_printf_float+0x310>
 800e140:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800e144:	429a      	cmp	r2, r3
 800e146:	44d0      	add	r8, sl
 800e148:	db15      	blt.n	800e176 <_printf_float+0x366>
 800e14a:	6823      	ldr	r3, [r4, #0]
 800e14c:	07da      	lsls	r2, r3, #31
 800e14e:	d412      	bmi.n	800e176 <_printf_float+0x366>
 800e150:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800e152:	9909      	ldr	r1, [sp, #36]	; 0x24
 800e154:	eba3 020a 	sub.w	r2, r3, sl
 800e158:	eba3 0a01 	sub.w	sl, r3, r1
 800e15c:	4592      	cmp	sl, r2
 800e15e:	bfa8      	it	ge
 800e160:	4692      	movge	sl, r2
 800e162:	f1ba 0f00 	cmp.w	sl, #0
 800e166:	dc0e      	bgt.n	800e186 <_printf_float+0x376>
 800e168:	f04f 0800 	mov.w	r8, #0
 800e16c:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800e170:	f104 091a 	add.w	r9, r4, #26
 800e174:	e019      	b.n	800e1aa <_printf_float+0x39a>
 800e176:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800e17a:	4631      	mov	r1, r6
 800e17c:	4628      	mov	r0, r5
 800e17e:	47b8      	blx	r7
 800e180:	3001      	adds	r0, #1
 800e182:	d1e5      	bne.n	800e150 <_printf_float+0x340>
 800e184:	e6a1      	b.n	800deca <_printf_float+0xba>
 800e186:	4653      	mov	r3, sl
 800e188:	4642      	mov	r2, r8
 800e18a:	4631      	mov	r1, r6
 800e18c:	4628      	mov	r0, r5
 800e18e:	47b8      	blx	r7
 800e190:	3001      	adds	r0, #1
 800e192:	d1e9      	bne.n	800e168 <_printf_float+0x358>
 800e194:	e699      	b.n	800deca <_printf_float+0xba>
 800e196:	2301      	movs	r3, #1
 800e198:	464a      	mov	r2, r9
 800e19a:	4631      	mov	r1, r6
 800e19c:	4628      	mov	r0, r5
 800e19e:	47b8      	blx	r7
 800e1a0:	3001      	adds	r0, #1
 800e1a2:	f43f ae92 	beq.w	800deca <_printf_float+0xba>
 800e1a6:	f108 0801 	add.w	r8, r8, #1
 800e1aa:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800e1ae:	1a9b      	subs	r3, r3, r2
 800e1b0:	eba3 030a 	sub.w	r3, r3, sl
 800e1b4:	4543      	cmp	r3, r8
 800e1b6:	dcee      	bgt.n	800e196 <_printf_float+0x386>
 800e1b8:	e74a      	b.n	800e050 <_printf_float+0x240>
 800e1ba:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800e1bc:	2a01      	cmp	r2, #1
 800e1be:	dc01      	bgt.n	800e1c4 <_printf_float+0x3b4>
 800e1c0:	07db      	lsls	r3, r3, #31
 800e1c2:	d53a      	bpl.n	800e23a <_printf_float+0x42a>
 800e1c4:	2301      	movs	r3, #1
 800e1c6:	4642      	mov	r2, r8
 800e1c8:	4631      	mov	r1, r6
 800e1ca:	4628      	mov	r0, r5
 800e1cc:	47b8      	blx	r7
 800e1ce:	3001      	adds	r0, #1
 800e1d0:	f43f ae7b 	beq.w	800deca <_printf_float+0xba>
 800e1d4:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800e1d8:	4631      	mov	r1, r6
 800e1da:	4628      	mov	r0, r5
 800e1dc:	47b8      	blx	r7
 800e1de:	3001      	adds	r0, #1
 800e1e0:	f108 0801 	add.w	r8, r8, #1
 800e1e4:	f43f ae71 	beq.w	800deca <_printf_float+0xba>
 800e1e8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800e1ea:	2200      	movs	r2, #0
 800e1ec:	f103 3aff 	add.w	sl, r3, #4294967295
 800e1f0:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800e1f4:	2300      	movs	r3, #0
 800e1f6:	f7f2 fc8f 	bl	8000b18 <__aeabi_dcmpeq>
 800e1fa:	b9c8      	cbnz	r0, 800e230 <_printf_float+0x420>
 800e1fc:	4653      	mov	r3, sl
 800e1fe:	4642      	mov	r2, r8
 800e200:	4631      	mov	r1, r6
 800e202:	4628      	mov	r0, r5
 800e204:	47b8      	blx	r7
 800e206:	3001      	adds	r0, #1
 800e208:	d10e      	bne.n	800e228 <_printf_float+0x418>
 800e20a:	e65e      	b.n	800deca <_printf_float+0xba>
 800e20c:	2301      	movs	r3, #1
 800e20e:	4652      	mov	r2, sl
 800e210:	4631      	mov	r1, r6
 800e212:	4628      	mov	r0, r5
 800e214:	47b8      	blx	r7
 800e216:	3001      	adds	r0, #1
 800e218:	f43f ae57 	beq.w	800deca <_printf_float+0xba>
 800e21c:	f108 0801 	add.w	r8, r8, #1
 800e220:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800e222:	3b01      	subs	r3, #1
 800e224:	4543      	cmp	r3, r8
 800e226:	dcf1      	bgt.n	800e20c <_printf_float+0x3fc>
 800e228:	464b      	mov	r3, r9
 800e22a:	f104 0250 	add.w	r2, r4, #80	; 0x50
 800e22e:	e6de      	b.n	800dfee <_printf_float+0x1de>
 800e230:	f04f 0800 	mov.w	r8, #0
 800e234:	f104 0a1a 	add.w	sl, r4, #26
 800e238:	e7f2      	b.n	800e220 <_printf_float+0x410>
 800e23a:	2301      	movs	r3, #1
 800e23c:	e7df      	b.n	800e1fe <_printf_float+0x3ee>
 800e23e:	2301      	movs	r3, #1
 800e240:	464a      	mov	r2, r9
 800e242:	4631      	mov	r1, r6
 800e244:	4628      	mov	r0, r5
 800e246:	47b8      	blx	r7
 800e248:	3001      	adds	r0, #1
 800e24a:	f43f ae3e 	beq.w	800deca <_printf_float+0xba>
 800e24e:	f108 0801 	add.w	r8, r8, #1
 800e252:	68e3      	ldr	r3, [r4, #12]
 800e254:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800e256:	1a9b      	subs	r3, r3, r2
 800e258:	4543      	cmp	r3, r8
 800e25a:	dcf0      	bgt.n	800e23e <_printf_float+0x42e>
 800e25c:	e6fc      	b.n	800e058 <_printf_float+0x248>
 800e25e:	f04f 0800 	mov.w	r8, #0
 800e262:	f104 0919 	add.w	r9, r4, #25
 800e266:	e7f4      	b.n	800e252 <_printf_float+0x442>
 800e268:	2900      	cmp	r1, #0
 800e26a:	f43f ae8b 	beq.w	800df84 <_printf_float+0x174>
 800e26e:	2300      	movs	r3, #0
 800e270:	e9cd 0302 	strd	r0, r3, [sp, #8]
 800e274:	ab09      	add	r3, sp, #36	; 0x24
 800e276:	9300      	str	r3, [sp, #0]
 800e278:	ec49 8b10 	vmov	d0, r8, r9
 800e27c:	6022      	str	r2, [r4, #0]
 800e27e:	f8cd a004 	str.w	sl, [sp, #4]
 800e282:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 800e286:	4628      	mov	r0, r5
 800e288:	f7ff fd2d 	bl	800dce6 <__cvt>
 800e28c:	4680      	mov	r8, r0
 800e28e:	e648      	b.n	800df22 <_printf_float+0x112>

0800e290 <_printf_common>:
 800e290:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800e294:	4691      	mov	r9, r2
 800e296:	461f      	mov	r7, r3
 800e298:	688a      	ldr	r2, [r1, #8]
 800e29a:	690b      	ldr	r3, [r1, #16]
 800e29c:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800e2a0:	4293      	cmp	r3, r2
 800e2a2:	bfb8      	it	lt
 800e2a4:	4613      	movlt	r3, r2
 800e2a6:	f8c9 3000 	str.w	r3, [r9]
 800e2aa:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800e2ae:	4606      	mov	r6, r0
 800e2b0:	460c      	mov	r4, r1
 800e2b2:	b112      	cbz	r2, 800e2ba <_printf_common+0x2a>
 800e2b4:	3301      	adds	r3, #1
 800e2b6:	f8c9 3000 	str.w	r3, [r9]
 800e2ba:	6823      	ldr	r3, [r4, #0]
 800e2bc:	0699      	lsls	r1, r3, #26
 800e2be:	bf42      	ittt	mi
 800e2c0:	f8d9 3000 	ldrmi.w	r3, [r9]
 800e2c4:	3302      	addmi	r3, #2
 800e2c6:	f8c9 3000 	strmi.w	r3, [r9]
 800e2ca:	6825      	ldr	r5, [r4, #0]
 800e2cc:	f015 0506 	ands.w	r5, r5, #6
 800e2d0:	d107      	bne.n	800e2e2 <_printf_common+0x52>
 800e2d2:	f104 0a19 	add.w	sl, r4, #25
 800e2d6:	68e3      	ldr	r3, [r4, #12]
 800e2d8:	f8d9 2000 	ldr.w	r2, [r9]
 800e2dc:	1a9b      	subs	r3, r3, r2
 800e2de:	42ab      	cmp	r3, r5
 800e2e0:	dc28      	bgt.n	800e334 <_printf_common+0xa4>
 800e2e2:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 800e2e6:	6822      	ldr	r2, [r4, #0]
 800e2e8:	3300      	adds	r3, #0
 800e2ea:	bf18      	it	ne
 800e2ec:	2301      	movne	r3, #1
 800e2ee:	0692      	lsls	r2, r2, #26
 800e2f0:	d42d      	bmi.n	800e34e <_printf_common+0xbe>
 800e2f2:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800e2f6:	4639      	mov	r1, r7
 800e2f8:	4630      	mov	r0, r6
 800e2fa:	47c0      	blx	r8
 800e2fc:	3001      	adds	r0, #1
 800e2fe:	d020      	beq.n	800e342 <_printf_common+0xb2>
 800e300:	6823      	ldr	r3, [r4, #0]
 800e302:	68e5      	ldr	r5, [r4, #12]
 800e304:	f8d9 2000 	ldr.w	r2, [r9]
 800e308:	f003 0306 	and.w	r3, r3, #6
 800e30c:	2b04      	cmp	r3, #4
 800e30e:	bf08      	it	eq
 800e310:	1aad      	subeq	r5, r5, r2
 800e312:	68a3      	ldr	r3, [r4, #8]
 800e314:	6922      	ldr	r2, [r4, #16]
 800e316:	bf0c      	ite	eq
 800e318:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800e31c:	2500      	movne	r5, #0
 800e31e:	4293      	cmp	r3, r2
 800e320:	bfc4      	itt	gt
 800e322:	1a9b      	subgt	r3, r3, r2
 800e324:	18ed      	addgt	r5, r5, r3
 800e326:	f04f 0900 	mov.w	r9, #0
 800e32a:	341a      	adds	r4, #26
 800e32c:	454d      	cmp	r5, r9
 800e32e:	d11a      	bne.n	800e366 <_printf_common+0xd6>
 800e330:	2000      	movs	r0, #0
 800e332:	e008      	b.n	800e346 <_printf_common+0xb6>
 800e334:	2301      	movs	r3, #1
 800e336:	4652      	mov	r2, sl
 800e338:	4639      	mov	r1, r7
 800e33a:	4630      	mov	r0, r6
 800e33c:	47c0      	blx	r8
 800e33e:	3001      	adds	r0, #1
 800e340:	d103      	bne.n	800e34a <_printf_common+0xba>
 800e342:	f04f 30ff 	mov.w	r0, #4294967295
 800e346:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800e34a:	3501      	adds	r5, #1
 800e34c:	e7c3      	b.n	800e2d6 <_printf_common+0x46>
 800e34e:	18e1      	adds	r1, r4, r3
 800e350:	1c5a      	adds	r2, r3, #1
 800e352:	2030      	movs	r0, #48	; 0x30
 800e354:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800e358:	4422      	add	r2, r4
 800e35a:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800e35e:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800e362:	3302      	adds	r3, #2
 800e364:	e7c5      	b.n	800e2f2 <_printf_common+0x62>
 800e366:	2301      	movs	r3, #1
 800e368:	4622      	mov	r2, r4
 800e36a:	4639      	mov	r1, r7
 800e36c:	4630      	mov	r0, r6
 800e36e:	47c0      	blx	r8
 800e370:	3001      	adds	r0, #1
 800e372:	d0e6      	beq.n	800e342 <_printf_common+0xb2>
 800e374:	f109 0901 	add.w	r9, r9, #1
 800e378:	e7d8      	b.n	800e32c <_printf_common+0x9c>
	...

0800e37c <_printf_i>:
 800e37c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800e380:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 800e384:	460c      	mov	r4, r1
 800e386:	7e09      	ldrb	r1, [r1, #24]
 800e388:	b085      	sub	sp, #20
 800e38a:	296e      	cmp	r1, #110	; 0x6e
 800e38c:	4617      	mov	r7, r2
 800e38e:	4606      	mov	r6, r0
 800e390:	4698      	mov	r8, r3
 800e392:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800e394:	f000 80b3 	beq.w	800e4fe <_printf_i+0x182>
 800e398:	d822      	bhi.n	800e3e0 <_printf_i+0x64>
 800e39a:	2963      	cmp	r1, #99	; 0x63
 800e39c:	d036      	beq.n	800e40c <_printf_i+0x90>
 800e39e:	d80a      	bhi.n	800e3b6 <_printf_i+0x3a>
 800e3a0:	2900      	cmp	r1, #0
 800e3a2:	f000 80b9 	beq.w	800e518 <_printf_i+0x19c>
 800e3a6:	2958      	cmp	r1, #88	; 0x58
 800e3a8:	f000 8083 	beq.w	800e4b2 <_printf_i+0x136>
 800e3ac:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800e3b0:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 800e3b4:	e032      	b.n	800e41c <_printf_i+0xa0>
 800e3b6:	2964      	cmp	r1, #100	; 0x64
 800e3b8:	d001      	beq.n	800e3be <_printf_i+0x42>
 800e3ba:	2969      	cmp	r1, #105	; 0x69
 800e3bc:	d1f6      	bne.n	800e3ac <_printf_i+0x30>
 800e3be:	6820      	ldr	r0, [r4, #0]
 800e3c0:	6813      	ldr	r3, [r2, #0]
 800e3c2:	0605      	lsls	r5, r0, #24
 800e3c4:	f103 0104 	add.w	r1, r3, #4
 800e3c8:	d52a      	bpl.n	800e420 <_printf_i+0xa4>
 800e3ca:	681b      	ldr	r3, [r3, #0]
 800e3cc:	6011      	str	r1, [r2, #0]
 800e3ce:	2b00      	cmp	r3, #0
 800e3d0:	da03      	bge.n	800e3da <_printf_i+0x5e>
 800e3d2:	222d      	movs	r2, #45	; 0x2d
 800e3d4:	425b      	negs	r3, r3
 800e3d6:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 800e3da:	486f      	ldr	r0, [pc, #444]	; (800e598 <_printf_i+0x21c>)
 800e3dc:	220a      	movs	r2, #10
 800e3de:	e039      	b.n	800e454 <_printf_i+0xd8>
 800e3e0:	2973      	cmp	r1, #115	; 0x73
 800e3e2:	f000 809d 	beq.w	800e520 <_printf_i+0x1a4>
 800e3e6:	d808      	bhi.n	800e3fa <_printf_i+0x7e>
 800e3e8:	296f      	cmp	r1, #111	; 0x6f
 800e3ea:	d020      	beq.n	800e42e <_printf_i+0xb2>
 800e3ec:	2970      	cmp	r1, #112	; 0x70
 800e3ee:	d1dd      	bne.n	800e3ac <_printf_i+0x30>
 800e3f0:	6823      	ldr	r3, [r4, #0]
 800e3f2:	f043 0320 	orr.w	r3, r3, #32
 800e3f6:	6023      	str	r3, [r4, #0]
 800e3f8:	e003      	b.n	800e402 <_printf_i+0x86>
 800e3fa:	2975      	cmp	r1, #117	; 0x75
 800e3fc:	d017      	beq.n	800e42e <_printf_i+0xb2>
 800e3fe:	2978      	cmp	r1, #120	; 0x78
 800e400:	d1d4      	bne.n	800e3ac <_printf_i+0x30>
 800e402:	2378      	movs	r3, #120	; 0x78
 800e404:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800e408:	4864      	ldr	r0, [pc, #400]	; (800e59c <_printf_i+0x220>)
 800e40a:	e055      	b.n	800e4b8 <_printf_i+0x13c>
 800e40c:	6813      	ldr	r3, [r2, #0]
 800e40e:	1d19      	adds	r1, r3, #4
 800e410:	681b      	ldr	r3, [r3, #0]
 800e412:	6011      	str	r1, [r2, #0]
 800e414:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800e418:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800e41c:	2301      	movs	r3, #1
 800e41e:	e08c      	b.n	800e53a <_printf_i+0x1be>
 800e420:	681b      	ldr	r3, [r3, #0]
 800e422:	6011      	str	r1, [r2, #0]
 800e424:	f010 0f40 	tst.w	r0, #64	; 0x40
 800e428:	bf18      	it	ne
 800e42a:	b21b      	sxthne	r3, r3
 800e42c:	e7cf      	b.n	800e3ce <_printf_i+0x52>
 800e42e:	6813      	ldr	r3, [r2, #0]
 800e430:	6825      	ldr	r5, [r4, #0]
 800e432:	1d18      	adds	r0, r3, #4
 800e434:	6010      	str	r0, [r2, #0]
 800e436:	0628      	lsls	r0, r5, #24
 800e438:	d501      	bpl.n	800e43e <_printf_i+0xc2>
 800e43a:	681b      	ldr	r3, [r3, #0]
 800e43c:	e002      	b.n	800e444 <_printf_i+0xc8>
 800e43e:	0668      	lsls	r0, r5, #25
 800e440:	d5fb      	bpl.n	800e43a <_printf_i+0xbe>
 800e442:	881b      	ldrh	r3, [r3, #0]
 800e444:	4854      	ldr	r0, [pc, #336]	; (800e598 <_printf_i+0x21c>)
 800e446:	296f      	cmp	r1, #111	; 0x6f
 800e448:	bf14      	ite	ne
 800e44a:	220a      	movne	r2, #10
 800e44c:	2208      	moveq	r2, #8
 800e44e:	2100      	movs	r1, #0
 800e450:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800e454:	6865      	ldr	r5, [r4, #4]
 800e456:	60a5      	str	r5, [r4, #8]
 800e458:	2d00      	cmp	r5, #0
 800e45a:	f2c0 8095 	blt.w	800e588 <_printf_i+0x20c>
 800e45e:	6821      	ldr	r1, [r4, #0]
 800e460:	f021 0104 	bic.w	r1, r1, #4
 800e464:	6021      	str	r1, [r4, #0]
 800e466:	2b00      	cmp	r3, #0
 800e468:	d13d      	bne.n	800e4e6 <_printf_i+0x16a>
 800e46a:	2d00      	cmp	r5, #0
 800e46c:	f040 808e 	bne.w	800e58c <_printf_i+0x210>
 800e470:	4665      	mov	r5, ip
 800e472:	2a08      	cmp	r2, #8
 800e474:	d10b      	bne.n	800e48e <_printf_i+0x112>
 800e476:	6823      	ldr	r3, [r4, #0]
 800e478:	07db      	lsls	r3, r3, #31
 800e47a:	d508      	bpl.n	800e48e <_printf_i+0x112>
 800e47c:	6923      	ldr	r3, [r4, #16]
 800e47e:	6862      	ldr	r2, [r4, #4]
 800e480:	429a      	cmp	r2, r3
 800e482:	bfde      	ittt	le
 800e484:	2330      	movle	r3, #48	; 0x30
 800e486:	f805 3c01 	strble.w	r3, [r5, #-1]
 800e48a:	f105 35ff 	addle.w	r5, r5, #4294967295
 800e48e:	ebac 0305 	sub.w	r3, ip, r5
 800e492:	6123      	str	r3, [r4, #16]
 800e494:	f8cd 8000 	str.w	r8, [sp]
 800e498:	463b      	mov	r3, r7
 800e49a:	aa03      	add	r2, sp, #12
 800e49c:	4621      	mov	r1, r4
 800e49e:	4630      	mov	r0, r6
 800e4a0:	f7ff fef6 	bl	800e290 <_printf_common>
 800e4a4:	3001      	adds	r0, #1
 800e4a6:	d14d      	bne.n	800e544 <_printf_i+0x1c8>
 800e4a8:	f04f 30ff 	mov.w	r0, #4294967295
 800e4ac:	b005      	add	sp, #20
 800e4ae:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800e4b2:	4839      	ldr	r0, [pc, #228]	; (800e598 <_printf_i+0x21c>)
 800e4b4:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 800e4b8:	6813      	ldr	r3, [r2, #0]
 800e4ba:	6821      	ldr	r1, [r4, #0]
 800e4bc:	1d1d      	adds	r5, r3, #4
 800e4be:	681b      	ldr	r3, [r3, #0]
 800e4c0:	6015      	str	r5, [r2, #0]
 800e4c2:	060a      	lsls	r2, r1, #24
 800e4c4:	d50b      	bpl.n	800e4de <_printf_i+0x162>
 800e4c6:	07ca      	lsls	r2, r1, #31
 800e4c8:	bf44      	itt	mi
 800e4ca:	f041 0120 	orrmi.w	r1, r1, #32
 800e4ce:	6021      	strmi	r1, [r4, #0]
 800e4d0:	b91b      	cbnz	r3, 800e4da <_printf_i+0x15e>
 800e4d2:	6822      	ldr	r2, [r4, #0]
 800e4d4:	f022 0220 	bic.w	r2, r2, #32
 800e4d8:	6022      	str	r2, [r4, #0]
 800e4da:	2210      	movs	r2, #16
 800e4dc:	e7b7      	b.n	800e44e <_printf_i+0xd2>
 800e4de:	064d      	lsls	r5, r1, #25
 800e4e0:	bf48      	it	mi
 800e4e2:	b29b      	uxthmi	r3, r3
 800e4e4:	e7ef      	b.n	800e4c6 <_printf_i+0x14a>
 800e4e6:	4665      	mov	r5, ip
 800e4e8:	fbb3 f1f2 	udiv	r1, r3, r2
 800e4ec:	fb02 3311 	mls	r3, r2, r1, r3
 800e4f0:	5cc3      	ldrb	r3, [r0, r3]
 800e4f2:	f805 3d01 	strb.w	r3, [r5, #-1]!
 800e4f6:	460b      	mov	r3, r1
 800e4f8:	2900      	cmp	r1, #0
 800e4fa:	d1f5      	bne.n	800e4e8 <_printf_i+0x16c>
 800e4fc:	e7b9      	b.n	800e472 <_printf_i+0xf6>
 800e4fe:	6813      	ldr	r3, [r2, #0]
 800e500:	6825      	ldr	r5, [r4, #0]
 800e502:	6961      	ldr	r1, [r4, #20]
 800e504:	1d18      	adds	r0, r3, #4
 800e506:	6010      	str	r0, [r2, #0]
 800e508:	0628      	lsls	r0, r5, #24
 800e50a:	681b      	ldr	r3, [r3, #0]
 800e50c:	d501      	bpl.n	800e512 <_printf_i+0x196>
 800e50e:	6019      	str	r1, [r3, #0]
 800e510:	e002      	b.n	800e518 <_printf_i+0x19c>
 800e512:	066a      	lsls	r2, r5, #25
 800e514:	d5fb      	bpl.n	800e50e <_printf_i+0x192>
 800e516:	8019      	strh	r1, [r3, #0]
 800e518:	2300      	movs	r3, #0
 800e51a:	6123      	str	r3, [r4, #16]
 800e51c:	4665      	mov	r5, ip
 800e51e:	e7b9      	b.n	800e494 <_printf_i+0x118>
 800e520:	6813      	ldr	r3, [r2, #0]
 800e522:	1d19      	adds	r1, r3, #4
 800e524:	6011      	str	r1, [r2, #0]
 800e526:	681d      	ldr	r5, [r3, #0]
 800e528:	6862      	ldr	r2, [r4, #4]
 800e52a:	2100      	movs	r1, #0
 800e52c:	4628      	mov	r0, r5
 800e52e:	f7f1 fe7f 	bl	8000230 <memchr>
 800e532:	b108      	cbz	r0, 800e538 <_printf_i+0x1bc>
 800e534:	1b40      	subs	r0, r0, r5
 800e536:	6060      	str	r0, [r4, #4]
 800e538:	6863      	ldr	r3, [r4, #4]
 800e53a:	6123      	str	r3, [r4, #16]
 800e53c:	2300      	movs	r3, #0
 800e53e:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800e542:	e7a7      	b.n	800e494 <_printf_i+0x118>
 800e544:	6923      	ldr	r3, [r4, #16]
 800e546:	462a      	mov	r2, r5
 800e548:	4639      	mov	r1, r7
 800e54a:	4630      	mov	r0, r6
 800e54c:	47c0      	blx	r8
 800e54e:	3001      	adds	r0, #1
 800e550:	d0aa      	beq.n	800e4a8 <_printf_i+0x12c>
 800e552:	6823      	ldr	r3, [r4, #0]
 800e554:	079b      	lsls	r3, r3, #30
 800e556:	d413      	bmi.n	800e580 <_printf_i+0x204>
 800e558:	68e0      	ldr	r0, [r4, #12]
 800e55a:	9b03      	ldr	r3, [sp, #12]
 800e55c:	4298      	cmp	r0, r3
 800e55e:	bfb8      	it	lt
 800e560:	4618      	movlt	r0, r3
 800e562:	e7a3      	b.n	800e4ac <_printf_i+0x130>
 800e564:	2301      	movs	r3, #1
 800e566:	464a      	mov	r2, r9
 800e568:	4639      	mov	r1, r7
 800e56a:	4630      	mov	r0, r6
 800e56c:	47c0      	blx	r8
 800e56e:	3001      	adds	r0, #1
 800e570:	d09a      	beq.n	800e4a8 <_printf_i+0x12c>
 800e572:	3501      	adds	r5, #1
 800e574:	68e3      	ldr	r3, [r4, #12]
 800e576:	9a03      	ldr	r2, [sp, #12]
 800e578:	1a9b      	subs	r3, r3, r2
 800e57a:	42ab      	cmp	r3, r5
 800e57c:	dcf2      	bgt.n	800e564 <_printf_i+0x1e8>
 800e57e:	e7eb      	b.n	800e558 <_printf_i+0x1dc>
 800e580:	2500      	movs	r5, #0
 800e582:	f104 0919 	add.w	r9, r4, #25
 800e586:	e7f5      	b.n	800e574 <_printf_i+0x1f8>
 800e588:	2b00      	cmp	r3, #0
 800e58a:	d1ac      	bne.n	800e4e6 <_printf_i+0x16a>
 800e58c:	7803      	ldrb	r3, [r0, #0]
 800e58e:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800e592:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800e596:	e76c      	b.n	800e472 <_printf_i+0xf6>
 800e598:	08014c16 	.word	0x08014c16
 800e59c:	08014c27 	.word	0x08014c27

0800e5a0 <_scanf_float>:
 800e5a0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e5a4:	469a      	mov	sl, r3
 800e5a6:	688b      	ldr	r3, [r1, #8]
 800e5a8:	4616      	mov	r6, r2
 800e5aa:	1e5a      	subs	r2, r3, #1
 800e5ac:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 800e5b0:	b087      	sub	sp, #28
 800e5b2:	bf83      	ittte	hi
 800e5b4:	f46f 72ae 	mvnhi.w	r2, #348	; 0x15c
 800e5b8:	189b      	addhi	r3, r3, r2
 800e5ba:	9301      	strhi	r3, [sp, #4]
 800e5bc:	2300      	movls	r3, #0
 800e5be:	bf86      	itte	hi
 800e5c0:	f240 135d 	movwhi	r3, #349	; 0x15d
 800e5c4:	608b      	strhi	r3, [r1, #8]
 800e5c6:	9301      	strls	r3, [sp, #4]
 800e5c8:	680b      	ldr	r3, [r1, #0]
 800e5ca:	4688      	mov	r8, r1
 800e5cc:	f04f 0b00 	mov.w	fp, #0
 800e5d0:	f443 63f0 	orr.w	r3, r3, #1920	; 0x780
 800e5d4:	f848 3b1c 	str.w	r3, [r8], #28
 800e5d8:	e9cd bb03 	strd	fp, fp, [sp, #12]
 800e5dc:	4607      	mov	r7, r0
 800e5de:	460c      	mov	r4, r1
 800e5e0:	4645      	mov	r5, r8
 800e5e2:	465a      	mov	r2, fp
 800e5e4:	46d9      	mov	r9, fp
 800e5e6:	f8cd b008 	str.w	fp, [sp, #8]
 800e5ea:	68a1      	ldr	r1, [r4, #8]
 800e5ec:	b181      	cbz	r1, 800e610 <_scanf_float+0x70>
 800e5ee:	6833      	ldr	r3, [r6, #0]
 800e5f0:	781b      	ldrb	r3, [r3, #0]
 800e5f2:	2b49      	cmp	r3, #73	; 0x49
 800e5f4:	d071      	beq.n	800e6da <_scanf_float+0x13a>
 800e5f6:	d84d      	bhi.n	800e694 <_scanf_float+0xf4>
 800e5f8:	2b39      	cmp	r3, #57	; 0x39
 800e5fa:	d840      	bhi.n	800e67e <_scanf_float+0xde>
 800e5fc:	2b31      	cmp	r3, #49	; 0x31
 800e5fe:	f080 8088 	bcs.w	800e712 <_scanf_float+0x172>
 800e602:	2b2d      	cmp	r3, #45	; 0x2d
 800e604:	f000 8090 	beq.w	800e728 <_scanf_float+0x188>
 800e608:	d815      	bhi.n	800e636 <_scanf_float+0x96>
 800e60a:	2b2b      	cmp	r3, #43	; 0x2b
 800e60c:	f000 808c 	beq.w	800e728 <_scanf_float+0x188>
 800e610:	f1b9 0f00 	cmp.w	r9, #0
 800e614:	d003      	beq.n	800e61e <_scanf_float+0x7e>
 800e616:	6823      	ldr	r3, [r4, #0]
 800e618:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800e61c:	6023      	str	r3, [r4, #0]
 800e61e:	3a01      	subs	r2, #1
 800e620:	2a01      	cmp	r2, #1
 800e622:	f200 80ea 	bhi.w	800e7fa <_scanf_float+0x25a>
 800e626:	4545      	cmp	r5, r8
 800e628:	f200 80dc 	bhi.w	800e7e4 <_scanf_float+0x244>
 800e62c:	2601      	movs	r6, #1
 800e62e:	4630      	mov	r0, r6
 800e630:	b007      	add	sp, #28
 800e632:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e636:	2b2e      	cmp	r3, #46	; 0x2e
 800e638:	f000 809f 	beq.w	800e77a <_scanf_float+0x1da>
 800e63c:	2b30      	cmp	r3, #48	; 0x30
 800e63e:	d1e7      	bne.n	800e610 <_scanf_float+0x70>
 800e640:	6820      	ldr	r0, [r4, #0]
 800e642:	f410 7f80 	tst.w	r0, #256	; 0x100
 800e646:	d064      	beq.n	800e712 <_scanf_float+0x172>
 800e648:	9b01      	ldr	r3, [sp, #4]
 800e64a:	f020 0080 	bic.w	r0, r0, #128	; 0x80
 800e64e:	6020      	str	r0, [r4, #0]
 800e650:	f109 0901 	add.w	r9, r9, #1
 800e654:	b11b      	cbz	r3, 800e65e <_scanf_float+0xbe>
 800e656:	3b01      	subs	r3, #1
 800e658:	3101      	adds	r1, #1
 800e65a:	9301      	str	r3, [sp, #4]
 800e65c:	60a1      	str	r1, [r4, #8]
 800e65e:	68a3      	ldr	r3, [r4, #8]
 800e660:	3b01      	subs	r3, #1
 800e662:	60a3      	str	r3, [r4, #8]
 800e664:	6923      	ldr	r3, [r4, #16]
 800e666:	3301      	adds	r3, #1
 800e668:	6123      	str	r3, [r4, #16]
 800e66a:	6873      	ldr	r3, [r6, #4]
 800e66c:	3b01      	subs	r3, #1
 800e66e:	2b00      	cmp	r3, #0
 800e670:	6073      	str	r3, [r6, #4]
 800e672:	f340 80ac 	ble.w	800e7ce <_scanf_float+0x22e>
 800e676:	6833      	ldr	r3, [r6, #0]
 800e678:	3301      	adds	r3, #1
 800e67a:	6033      	str	r3, [r6, #0]
 800e67c:	e7b5      	b.n	800e5ea <_scanf_float+0x4a>
 800e67e:	2b45      	cmp	r3, #69	; 0x45
 800e680:	f000 8085 	beq.w	800e78e <_scanf_float+0x1ee>
 800e684:	2b46      	cmp	r3, #70	; 0x46
 800e686:	d06a      	beq.n	800e75e <_scanf_float+0x1be>
 800e688:	2b41      	cmp	r3, #65	; 0x41
 800e68a:	d1c1      	bne.n	800e610 <_scanf_float+0x70>
 800e68c:	2a01      	cmp	r2, #1
 800e68e:	d1bf      	bne.n	800e610 <_scanf_float+0x70>
 800e690:	2202      	movs	r2, #2
 800e692:	e046      	b.n	800e722 <_scanf_float+0x182>
 800e694:	2b65      	cmp	r3, #101	; 0x65
 800e696:	d07a      	beq.n	800e78e <_scanf_float+0x1ee>
 800e698:	d818      	bhi.n	800e6cc <_scanf_float+0x12c>
 800e69a:	2b54      	cmp	r3, #84	; 0x54
 800e69c:	d066      	beq.n	800e76c <_scanf_float+0x1cc>
 800e69e:	d811      	bhi.n	800e6c4 <_scanf_float+0x124>
 800e6a0:	2b4e      	cmp	r3, #78	; 0x4e
 800e6a2:	d1b5      	bne.n	800e610 <_scanf_float+0x70>
 800e6a4:	2a00      	cmp	r2, #0
 800e6a6:	d146      	bne.n	800e736 <_scanf_float+0x196>
 800e6a8:	f1b9 0f00 	cmp.w	r9, #0
 800e6ac:	d145      	bne.n	800e73a <_scanf_float+0x19a>
 800e6ae:	6821      	ldr	r1, [r4, #0]
 800e6b0:	f401 60e0 	and.w	r0, r1, #1792	; 0x700
 800e6b4:	f5b0 6fe0 	cmp.w	r0, #1792	; 0x700
 800e6b8:	d13f      	bne.n	800e73a <_scanf_float+0x19a>
 800e6ba:	f421 61f0 	bic.w	r1, r1, #1920	; 0x780
 800e6be:	6021      	str	r1, [r4, #0]
 800e6c0:	2201      	movs	r2, #1
 800e6c2:	e02e      	b.n	800e722 <_scanf_float+0x182>
 800e6c4:	2b59      	cmp	r3, #89	; 0x59
 800e6c6:	d01e      	beq.n	800e706 <_scanf_float+0x166>
 800e6c8:	2b61      	cmp	r3, #97	; 0x61
 800e6ca:	e7de      	b.n	800e68a <_scanf_float+0xea>
 800e6cc:	2b6e      	cmp	r3, #110	; 0x6e
 800e6ce:	d0e9      	beq.n	800e6a4 <_scanf_float+0x104>
 800e6d0:	d815      	bhi.n	800e6fe <_scanf_float+0x15e>
 800e6d2:	2b66      	cmp	r3, #102	; 0x66
 800e6d4:	d043      	beq.n	800e75e <_scanf_float+0x1be>
 800e6d6:	2b69      	cmp	r3, #105	; 0x69
 800e6d8:	d19a      	bne.n	800e610 <_scanf_float+0x70>
 800e6da:	f1bb 0f00 	cmp.w	fp, #0
 800e6de:	d138      	bne.n	800e752 <_scanf_float+0x1b2>
 800e6e0:	f1b9 0f00 	cmp.w	r9, #0
 800e6e4:	d197      	bne.n	800e616 <_scanf_float+0x76>
 800e6e6:	6821      	ldr	r1, [r4, #0]
 800e6e8:	f401 60e0 	and.w	r0, r1, #1792	; 0x700
 800e6ec:	f5b0 6fe0 	cmp.w	r0, #1792	; 0x700
 800e6f0:	d195      	bne.n	800e61e <_scanf_float+0x7e>
 800e6f2:	f421 61f0 	bic.w	r1, r1, #1920	; 0x780
 800e6f6:	6021      	str	r1, [r4, #0]
 800e6f8:	f04f 0b01 	mov.w	fp, #1
 800e6fc:	e011      	b.n	800e722 <_scanf_float+0x182>
 800e6fe:	2b74      	cmp	r3, #116	; 0x74
 800e700:	d034      	beq.n	800e76c <_scanf_float+0x1cc>
 800e702:	2b79      	cmp	r3, #121	; 0x79
 800e704:	d184      	bne.n	800e610 <_scanf_float+0x70>
 800e706:	f1bb 0f07 	cmp.w	fp, #7
 800e70a:	d181      	bne.n	800e610 <_scanf_float+0x70>
 800e70c:	f04f 0b08 	mov.w	fp, #8
 800e710:	e007      	b.n	800e722 <_scanf_float+0x182>
 800e712:	eb12 0f0b 	cmn.w	r2, fp
 800e716:	f47f af7b 	bne.w	800e610 <_scanf_float+0x70>
 800e71a:	6821      	ldr	r1, [r4, #0]
 800e71c:	f421 71c0 	bic.w	r1, r1, #384	; 0x180
 800e720:	6021      	str	r1, [r4, #0]
 800e722:	702b      	strb	r3, [r5, #0]
 800e724:	3501      	adds	r5, #1
 800e726:	e79a      	b.n	800e65e <_scanf_float+0xbe>
 800e728:	6821      	ldr	r1, [r4, #0]
 800e72a:	0608      	lsls	r0, r1, #24
 800e72c:	f57f af70 	bpl.w	800e610 <_scanf_float+0x70>
 800e730:	f021 0180 	bic.w	r1, r1, #128	; 0x80
 800e734:	e7f4      	b.n	800e720 <_scanf_float+0x180>
 800e736:	2a02      	cmp	r2, #2
 800e738:	d047      	beq.n	800e7ca <_scanf_float+0x22a>
 800e73a:	f1bb 0f01 	cmp.w	fp, #1
 800e73e:	d003      	beq.n	800e748 <_scanf_float+0x1a8>
 800e740:	f1bb 0f04 	cmp.w	fp, #4
 800e744:	f47f af64 	bne.w	800e610 <_scanf_float+0x70>
 800e748:	f10b 0b01 	add.w	fp, fp, #1
 800e74c:	fa5f fb8b 	uxtb.w	fp, fp
 800e750:	e7e7      	b.n	800e722 <_scanf_float+0x182>
 800e752:	f1bb 0f03 	cmp.w	fp, #3
 800e756:	d0f7      	beq.n	800e748 <_scanf_float+0x1a8>
 800e758:	f1bb 0f05 	cmp.w	fp, #5
 800e75c:	e7f2      	b.n	800e744 <_scanf_float+0x1a4>
 800e75e:	f1bb 0f02 	cmp.w	fp, #2
 800e762:	f47f af55 	bne.w	800e610 <_scanf_float+0x70>
 800e766:	f04f 0b03 	mov.w	fp, #3
 800e76a:	e7da      	b.n	800e722 <_scanf_float+0x182>
 800e76c:	f1bb 0f06 	cmp.w	fp, #6
 800e770:	f47f af4e 	bne.w	800e610 <_scanf_float+0x70>
 800e774:	f04f 0b07 	mov.w	fp, #7
 800e778:	e7d3      	b.n	800e722 <_scanf_float+0x182>
 800e77a:	6821      	ldr	r1, [r4, #0]
 800e77c:	0588      	lsls	r0, r1, #22
 800e77e:	f57f af47 	bpl.w	800e610 <_scanf_float+0x70>
 800e782:	f421 7120 	bic.w	r1, r1, #640	; 0x280
 800e786:	6021      	str	r1, [r4, #0]
 800e788:	f8cd 9008 	str.w	r9, [sp, #8]
 800e78c:	e7c9      	b.n	800e722 <_scanf_float+0x182>
 800e78e:	6821      	ldr	r1, [r4, #0]
 800e790:	f401 60a0 	and.w	r0, r1, #1280	; 0x500
 800e794:	f5b0 6f80 	cmp.w	r0, #1024	; 0x400
 800e798:	d006      	beq.n	800e7a8 <_scanf_float+0x208>
 800e79a:	0548      	lsls	r0, r1, #21
 800e79c:	f57f af38 	bpl.w	800e610 <_scanf_float+0x70>
 800e7a0:	f1b9 0f00 	cmp.w	r9, #0
 800e7a4:	f43f af3b 	beq.w	800e61e <_scanf_float+0x7e>
 800e7a8:	0588      	lsls	r0, r1, #22
 800e7aa:	bf58      	it	pl
 800e7ac:	9802      	ldrpl	r0, [sp, #8]
 800e7ae:	f421 61f0 	bic.w	r1, r1, #1920	; 0x780
 800e7b2:	bf58      	it	pl
 800e7b4:	eba9 0000 	subpl.w	r0, r9, r0
 800e7b8:	f441 71c0 	orr.w	r1, r1, #384	; 0x180
 800e7bc:	bf58      	it	pl
 800e7be:	e9cd 0503 	strdpl	r0, r5, [sp, #12]
 800e7c2:	6021      	str	r1, [r4, #0]
 800e7c4:	f04f 0900 	mov.w	r9, #0
 800e7c8:	e7ab      	b.n	800e722 <_scanf_float+0x182>
 800e7ca:	2203      	movs	r2, #3
 800e7cc:	e7a9      	b.n	800e722 <_scanf_float+0x182>
 800e7ce:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 800e7d2:	9205      	str	r2, [sp, #20]
 800e7d4:	4631      	mov	r1, r6
 800e7d6:	4638      	mov	r0, r7
 800e7d8:	4798      	blx	r3
 800e7da:	9a05      	ldr	r2, [sp, #20]
 800e7dc:	2800      	cmp	r0, #0
 800e7de:	f43f af04 	beq.w	800e5ea <_scanf_float+0x4a>
 800e7e2:	e715      	b.n	800e610 <_scanf_float+0x70>
 800e7e4:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800e7e8:	f815 1d01 	ldrb.w	r1, [r5, #-1]!
 800e7ec:	4632      	mov	r2, r6
 800e7ee:	4638      	mov	r0, r7
 800e7f0:	4798      	blx	r3
 800e7f2:	6923      	ldr	r3, [r4, #16]
 800e7f4:	3b01      	subs	r3, #1
 800e7f6:	6123      	str	r3, [r4, #16]
 800e7f8:	e715      	b.n	800e626 <_scanf_float+0x86>
 800e7fa:	f10b 33ff 	add.w	r3, fp, #4294967295
 800e7fe:	2b06      	cmp	r3, #6
 800e800:	d80a      	bhi.n	800e818 <_scanf_float+0x278>
 800e802:	f1bb 0f02 	cmp.w	fp, #2
 800e806:	d968      	bls.n	800e8da <_scanf_float+0x33a>
 800e808:	f1ab 0b03 	sub.w	fp, fp, #3
 800e80c:	fa5f fb8b 	uxtb.w	fp, fp
 800e810:	eba5 0b0b 	sub.w	fp, r5, fp
 800e814:	455d      	cmp	r5, fp
 800e816:	d14b      	bne.n	800e8b0 <_scanf_float+0x310>
 800e818:	6823      	ldr	r3, [r4, #0]
 800e81a:	05da      	lsls	r2, r3, #23
 800e81c:	d51f      	bpl.n	800e85e <_scanf_float+0x2be>
 800e81e:	055b      	lsls	r3, r3, #21
 800e820:	d468      	bmi.n	800e8f4 <_scanf_float+0x354>
 800e822:	f815 1c01 	ldrb.w	r1, [r5, #-1]
 800e826:	6923      	ldr	r3, [r4, #16]
 800e828:	2965      	cmp	r1, #101	; 0x65
 800e82a:	f103 33ff 	add.w	r3, r3, #4294967295
 800e82e:	f105 3bff 	add.w	fp, r5, #4294967295
 800e832:	6123      	str	r3, [r4, #16]
 800e834:	d00d      	beq.n	800e852 <_scanf_float+0x2b2>
 800e836:	2945      	cmp	r1, #69	; 0x45
 800e838:	d00b      	beq.n	800e852 <_scanf_float+0x2b2>
 800e83a:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800e83e:	4632      	mov	r2, r6
 800e840:	4638      	mov	r0, r7
 800e842:	4798      	blx	r3
 800e844:	6923      	ldr	r3, [r4, #16]
 800e846:	f815 1c02 	ldrb.w	r1, [r5, #-2]
 800e84a:	3b01      	subs	r3, #1
 800e84c:	f1a5 0b02 	sub.w	fp, r5, #2
 800e850:	6123      	str	r3, [r4, #16]
 800e852:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800e856:	4632      	mov	r2, r6
 800e858:	4638      	mov	r0, r7
 800e85a:	4798      	blx	r3
 800e85c:	465d      	mov	r5, fp
 800e85e:	6826      	ldr	r6, [r4, #0]
 800e860:	f016 0610 	ands.w	r6, r6, #16
 800e864:	d17a      	bne.n	800e95c <_scanf_float+0x3bc>
 800e866:	702e      	strb	r6, [r5, #0]
 800e868:	6823      	ldr	r3, [r4, #0]
 800e86a:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 800e86e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800e872:	d142      	bne.n	800e8fa <_scanf_float+0x35a>
 800e874:	9b02      	ldr	r3, [sp, #8]
 800e876:	eba9 0303 	sub.w	r3, r9, r3
 800e87a:	425a      	negs	r2, r3
 800e87c:	2b00      	cmp	r3, #0
 800e87e:	d149      	bne.n	800e914 <_scanf_float+0x374>
 800e880:	2200      	movs	r2, #0
 800e882:	4641      	mov	r1, r8
 800e884:	4638      	mov	r0, r7
 800e886:	f000 ffeb 	bl	800f860 <_strtod_r>
 800e88a:	6825      	ldr	r5, [r4, #0]
 800e88c:	f8da 3000 	ldr.w	r3, [sl]
 800e890:	f015 0f02 	tst.w	r5, #2
 800e894:	f103 0204 	add.w	r2, r3, #4
 800e898:	ec59 8b10 	vmov	r8, r9, d0
 800e89c:	f8ca 2000 	str.w	r2, [sl]
 800e8a0:	d043      	beq.n	800e92a <_scanf_float+0x38a>
 800e8a2:	681b      	ldr	r3, [r3, #0]
 800e8a4:	e9c3 8900 	strd	r8, r9, [r3]
 800e8a8:	68e3      	ldr	r3, [r4, #12]
 800e8aa:	3301      	adds	r3, #1
 800e8ac:	60e3      	str	r3, [r4, #12]
 800e8ae:	e6be      	b.n	800e62e <_scanf_float+0x8e>
 800e8b0:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800e8b4:	f815 1d01 	ldrb.w	r1, [r5, #-1]!
 800e8b8:	4632      	mov	r2, r6
 800e8ba:	4638      	mov	r0, r7
 800e8bc:	4798      	blx	r3
 800e8be:	6923      	ldr	r3, [r4, #16]
 800e8c0:	3b01      	subs	r3, #1
 800e8c2:	6123      	str	r3, [r4, #16]
 800e8c4:	e7a6      	b.n	800e814 <_scanf_float+0x274>
 800e8c6:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800e8ca:	f815 1d01 	ldrb.w	r1, [r5, #-1]!
 800e8ce:	4632      	mov	r2, r6
 800e8d0:	4638      	mov	r0, r7
 800e8d2:	4798      	blx	r3
 800e8d4:	6923      	ldr	r3, [r4, #16]
 800e8d6:	3b01      	subs	r3, #1
 800e8d8:	6123      	str	r3, [r4, #16]
 800e8da:	4545      	cmp	r5, r8
 800e8dc:	d8f3      	bhi.n	800e8c6 <_scanf_float+0x326>
 800e8de:	e6a5      	b.n	800e62c <_scanf_float+0x8c>
 800e8e0:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800e8e4:	f815 1d01 	ldrb.w	r1, [r5, #-1]!
 800e8e8:	4632      	mov	r2, r6
 800e8ea:	4638      	mov	r0, r7
 800e8ec:	4798      	blx	r3
 800e8ee:	6923      	ldr	r3, [r4, #16]
 800e8f0:	3b01      	subs	r3, #1
 800e8f2:	6123      	str	r3, [r4, #16]
 800e8f4:	4545      	cmp	r5, r8
 800e8f6:	d8f3      	bhi.n	800e8e0 <_scanf_float+0x340>
 800e8f8:	e698      	b.n	800e62c <_scanf_float+0x8c>
 800e8fa:	9b03      	ldr	r3, [sp, #12]
 800e8fc:	2b00      	cmp	r3, #0
 800e8fe:	d0bf      	beq.n	800e880 <_scanf_float+0x2e0>
 800e900:	9904      	ldr	r1, [sp, #16]
 800e902:	230a      	movs	r3, #10
 800e904:	4632      	mov	r2, r6
 800e906:	3101      	adds	r1, #1
 800e908:	4638      	mov	r0, r7
 800e90a:	f001 f835 	bl	800f978 <_strtol_r>
 800e90e:	9b03      	ldr	r3, [sp, #12]
 800e910:	9d04      	ldr	r5, [sp, #16]
 800e912:	1ac2      	subs	r2, r0, r3
 800e914:	f204 136f 	addw	r3, r4, #367	; 0x16f
 800e918:	429d      	cmp	r5, r3
 800e91a:	bf28      	it	cs
 800e91c:	f504 75b7 	addcs.w	r5, r4, #366	; 0x16e
 800e920:	490f      	ldr	r1, [pc, #60]	; (800e960 <_scanf_float+0x3c0>)
 800e922:	4628      	mov	r0, r5
 800e924:	f000 f96a 	bl	800ebfc <siprintf>
 800e928:	e7aa      	b.n	800e880 <_scanf_float+0x2e0>
 800e92a:	f015 0504 	ands.w	r5, r5, #4
 800e92e:	d1b8      	bne.n	800e8a2 <_scanf_float+0x302>
 800e930:	681f      	ldr	r7, [r3, #0]
 800e932:	ee10 2a10 	vmov	r2, s0
 800e936:	464b      	mov	r3, r9
 800e938:	ee10 0a10 	vmov	r0, s0
 800e93c:	4649      	mov	r1, r9
 800e93e:	f7f2 f91d 	bl	8000b7c <__aeabi_dcmpun>
 800e942:	b128      	cbz	r0, 800e950 <_scanf_float+0x3b0>
 800e944:	4628      	mov	r0, r5
 800e946:	f000 f953 	bl	800ebf0 <nanf>
 800e94a:	ed87 0a00 	vstr	s0, [r7]
 800e94e:	e7ab      	b.n	800e8a8 <_scanf_float+0x308>
 800e950:	4640      	mov	r0, r8
 800e952:	4649      	mov	r1, r9
 800e954:	f7f2 f970 	bl	8000c38 <__aeabi_d2f>
 800e958:	6038      	str	r0, [r7, #0]
 800e95a:	e7a5      	b.n	800e8a8 <_scanf_float+0x308>
 800e95c:	2600      	movs	r6, #0
 800e95e:	e666      	b.n	800e62e <_scanf_float+0x8e>
 800e960:	08014c38 	.word	0x08014c38

0800e964 <iprintf>:
 800e964:	b40f      	push	{r0, r1, r2, r3}
 800e966:	4b0a      	ldr	r3, [pc, #40]	; (800e990 <iprintf+0x2c>)
 800e968:	b513      	push	{r0, r1, r4, lr}
 800e96a:	681c      	ldr	r4, [r3, #0]
 800e96c:	b124      	cbz	r4, 800e978 <iprintf+0x14>
 800e96e:	69a3      	ldr	r3, [r4, #24]
 800e970:	b913      	cbnz	r3, 800e978 <iprintf+0x14>
 800e972:	4620      	mov	r0, r4
 800e974:	f002 f808 	bl	8010988 <__sinit>
 800e978:	ab05      	add	r3, sp, #20
 800e97a:	9a04      	ldr	r2, [sp, #16]
 800e97c:	68a1      	ldr	r1, [r4, #8]
 800e97e:	9301      	str	r3, [sp, #4]
 800e980:	4620      	mov	r0, r4
 800e982:	f003 fa75 	bl	8011e70 <_vfiprintf_r>
 800e986:	b002      	add	sp, #8
 800e988:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800e98c:	b004      	add	sp, #16
 800e98e:	4770      	bx	lr
 800e990:	20000020 	.word	0x20000020

0800e994 <putchar>:
 800e994:	b538      	push	{r3, r4, r5, lr}
 800e996:	4b08      	ldr	r3, [pc, #32]	; (800e9b8 <putchar+0x24>)
 800e998:	681c      	ldr	r4, [r3, #0]
 800e99a:	4605      	mov	r5, r0
 800e99c:	b124      	cbz	r4, 800e9a8 <putchar+0x14>
 800e99e:	69a3      	ldr	r3, [r4, #24]
 800e9a0:	b913      	cbnz	r3, 800e9a8 <putchar+0x14>
 800e9a2:	4620      	mov	r0, r4
 800e9a4:	f001 fff0 	bl	8010988 <__sinit>
 800e9a8:	68a2      	ldr	r2, [r4, #8]
 800e9aa:	4629      	mov	r1, r5
 800e9ac:	4620      	mov	r0, r4
 800e9ae:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800e9b2:	f003 bb73 	b.w	801209c <_putc_r>
 800e9b6:	bf00      	nop
 800e9b8:	20000020 	.word	0x20000020

0800e9bc <_puts_r>:
 800e9bc:	b570      	push	{r4, r5, r6, lr}
 800e9be:	460e      	mov	r6, r1
 800e9c0:	4605      	mov	r5, r0
 800e9c2:	b118      	cbz	r0, 800e9cc <_puts_r+0x10>
 800e9c4:	6983      	ldr	r3, [r0, #24]
 800e9c6:	b90b      	cbnz	r3, 800e9cc <_puts_r+0x10>
 800e9c8:	f001 ffde 	bl	8010988 <__sinit>
 800e9cc:	69ab      	ldr	r3, [r5, #24]
 800e9ce:	68ac      	ldr	r4, [r5, #8]
 800e9d0:	b913      	cbnz	r3, 800e9d8 <_puts_r+0x1c>
 800e9d2:	4628      	mov	r0, r5
 800e9d4:	f001 ffd8 	bl	8010988 <__sinit>
 800e9d8:	4b23      	ldr	r3, [pc, #140]	; (800ea68 <_puts_r+0xac>)
 800e9da:	429c      	cmp	r4, r3
 800e9dc:	d117      	bne.n	800ea0e <_puts_r+0x52>
 800e9de:	686c      	ldr	r4, [r5, #4]
 800e9e0:	89a3      	ldrh	r3, [r4, #12]
 800e9e2:	071b      	lsls	r3, r3, #28
 800e9e4:	d51d      	bpl.n	800ea22 <_puts_r+0x66>
 800e9e6:	6923      	ldr	r3, [r4, #16]
 800e9e8:	b1db      	cbz	r3, 800ea22 <_puts_r+0x66>
 800e9ea:	3e01      	subs	r6, #1
 800e9ec:	68a3      	ldr	r3, [r4, #8]
 800e9ee:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 800e9f2:	3b01      	subs	r3, #1
 800e9f4:	60a3      	str	r3, [r4, #8]
 800e9f6:	b9e9      	cbnz	r1, 800ea34 <_puts_r+0x78>
 800e9f8:	2b00      	cmp	r3, #0
 800e9fa:	da2e      	bge.n	800ea5a <_puts_r+0x9e>
 800e9fc:	4622      	mov	r2, r4
 800e9fe:	210a      	movs	r1, #10
 800ea00:	4628      	mov	r0, r5
 800ea02:	f000 ffcb 	bl	800f99c <__swbuf_r>
 800ea06:	3001      	adds	r0, #1
 800ea08:	d011      	beq.n	800ea2e <_puts_r+0x72>
 800ea0a:	200a      	movs	r0, #10
 800ea0c:	e011      	b.n	800ea32 <_puts_r+0x76>
 800ea0e:	4b17      	ldr	r3, [pc, #92]	; (800ea6c <_puts_r+0xb0>)
 800ea10:	429c      	cmp	r4, r3
 800ea12:	d101      	bne.n	800ea18 <_puts_r+0x5c>
 800ea14:	68ac      	ldr	r4, [r5, #8]
 800ea16:	e7e3      	b.n	800e9e0 <_puts_r+0x24>
 800ea18:	4b15      	ldr	r3, [pc, #84]	; (800ea70 <_puts_r+0xb4>)
 800ea1a:	429c      	cmp	r4, r3
 800ea1c:	bf08      	it	eq
 800ea1e:	68ec      	ldreq	r4, [r5, #12]
 800ea20:	e7de      	b.n	800e9e0 <_puts_r+0x24>
 800ea22:	4621      	mov	r1, r4
 800ea24:	4628      	mov	r0, r5
 800ea26:	f001 f80b 	bl	800fa40 <__swsetup_r>
 800ea2a:	2800      	cmp	r0, #0
 800ea2c:	d0dd      	beq.n	800e9ea <_puts_r+0x2e>
 800ea2e:	f04f 30ff 	mov.w	r0, #4294967295
 800ea32:	bd70      	pop	{r4, r5, r6, pc}
 800ea34:	2b00      	cmp	r3, #0
 800ea36:	da04      	bge.n	800ea42 <_puts_r+0x86>
 800ea38:	69a2      	ldr	r2, [r4, #24]
 800ea3a:	429a      	cmp	r2, r3
 800ea3c:	dc06      	bgt.n	800ea4c <_puts_r+0x90>
 800ea3e:	290a      	cmp	r1, #10
 800ea40:	d004      	beq.n	800ea4c <_puts_r+0x90>
 800ea42:	6823      	ldr	r3, [r4, #0]
 800ea44:	1c5a      	adds	r2, r3, #1
 800ea46:	6022      	str	r2, [r4, #0]
 800ea48:	7019      	strb	r1, [r3, #0]
 800ea4a:	e7cf      	b.n	800e9ec <_puts_r+0x30>
 800ea4c:	4622      	mov	r2, r4
 800ea4e:	4628      	mov	r0, r5
 800ea50:	f000 ffa4 	bl	800f99c <__swbuf_r>
 800ea54:	3001      	adds	r0, #1
 800ea56:	d1c9      	bne.n	800e9ec <_puts_r+0x30>
 800ea58:	e7e9      	b.n	800ea2e <_puts_r+0x72>
 800ea5a:	6823      	ldr	r3, [r4, #0]
 800ea5c:	200a      	movs	r0, #10
 800ea5e:	1c5a      	adds	r2, r3, #1
 800ea60:	6022      	str	r2, [r4, #0]
 800ea62:	7018      	strb	r0, [r3, #0]
 800ea64:	e7e5      	b.n	800ea32 <_puts_r+0x76>
 800ea66:	bf00      	nop
 800ea68:	08014cc0 	.word	0x08014cc0
 800ea6c:	08014ce0 	.word	0x08014ce0
 800ea70:	08014ca0 	.word	0x08014ca0

0800ea74 <puts>:
 800ea74:	4b02      	ldr	r3, [pc, #8]	; (800ea80 <puts+0xc>)
 800ea76:	4601      	mov	r1, r0
 800ea78:	6818      	ldr	r0, [r3, #0]
 800ea7a:	f7ff bf9f 	b.w	800e9bc <_puts_r>
 800ea7e:	bf00      	nop
 800ea80:	20000020 	.word	0x20000020

0800ea84 <setbuf>:
 800ea84:	2900      	cmp	r1, #0
 800ea86:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800ea8a:	bf0c      	ite	eq
 800ea8c:	2202      	moveq	r2, #2
 800ea8e:	2200      	movne	r2, #0
 800ea90:	f000 b800 	b.w	800ea94 <setvbuf>

0800ea94 <setvbuf>:
 800ea94:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800ea98:	461d      	mov	r5, r3
 800ea9a:	4b51      	ldr	r3, [pc, #324]	; (800ebe0 <setvbuf+0x14c>)
 800ea9c:	681e      	ldr	r6, [r3, #0]
 800ea9e:	4604      	mov	r4, r0
 800eaa0:	460f      	mov	r7, r1
 800eaa2:	4690      	mov	r8, r2
 800eaa4:	b126      	cbz	r6, 800eab0 <setvbuf+0x1c>
 800eaa6:	69b3      	ldr	r3, [r6, #24]
 800eaa8:	b913      	cbnz	r3, 800eab0 <setvbuf+0x1c>
 800eaaa:	4630      	mov	r0, r6
 800eaac:	f001 ff6c 	bl	8010988 <__sinit>
 800eab0:	4b4c      	ldr	r3, [pc, #304]	; (800ebe4 <setvbuf+0x150>)
 800eab2:	429c      	cmp	r4, r3
 800eab4:	d152      	bne.n	800eb5c <setvbuf+0xc8>
 800eab6:	6874      	ldr	r4, [r6, #4]
 800eab8:	f1b8 0f02 	cmp.w	r8, #2
 800eabc:	d006      	beq.n	800eacc <setvbuf+0x38>
 800eabe:	f1b8 0f01 	cmp.w	r8, #1
 800eac2:	f200 8089 	bhi.w	800ebd8 <setvbuf+0x144>
 800eac6:	2d00      	cmp	r5, #0
 800eac8:	f2c0 8086 	blt.w	800ebd8 <setvbuf+0x144>
 800eacc:	4621      	mov	r1, r4
 800eace:	4630      	mov	r0, r6
 800ead0:	f001 fef0 	bl	80108b4 <_fflush_r>
 800ead4:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800ead6:	b141      	cbz	r1, 800eaea <setvbuf+0x56>
 800ead8:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800eadc:	4299      	cmp	r1, r3
 800eade:	d002      	beq.n	800eae6 <setvbuf+0x52>
 800eae0:	4630      	mov	r0, r6
 800eae2:	f002 ffa1 	bl	8011a28 <_free_r>
 800eae6:	2300      	movs	r3, #0
 800eae8:	6363      	str	r3, [r4, #52]	; 0x34
 800eaea:	2300      	movs	r3, #0
 800eaec:	61a3      	str	r3, [r4, #24]
 800eaee:	6063      	str	r3, [r4, #4]
 800eaf0:	89a3      	ldrh	r3, [r4, #12]
 800eaf2:	061b      	lsls	r3, r3, #24
 800eaf4:	d503      	bpl.n	800eafe <setvbuf+0x6a>
 800eaf6:	6921      	ldr	r1, [r4, #16]
 800eaf8:	4630      	mov	r0, r6
 800eafa:	f002 ff95 	bl	8011a28 <_free_r>
 800eafe:	89a3      	ldrh	r3, [r4, #12]
 800eb00:	f423 634a 	bic.w	r3, r3, #3232	; 0xca0
 800eb04:	f023 0303 	bic.w	r3, r3, #3
 800eb08:	f1b8 0f02 	cmp.w	r8, #2
 800eb0c:	81a3      	strh	r3, [r4, #12]
 800eb0e:	d05d      	beq.n	800ebcc <setvbuf+0x138>
 800eb10:	ab01      	add	r3, sp, #4
 800eb12:	466a      	mov	r2, sp
 800eb14:	4621      	mov	r1, r4
 800eb16:	4630      	mov	r0, r6
 800eb18:	f002 fafa 	bl	8011110 <__swhatbuf_r>
 800eb1c:	89a3      	ldrh	r3, [r4, #12]
 800eb1e:	4318      	orrs	r0, r3
 800eb20:	81a0      	strh	r0, [r4, #12]
 800eb22:	bb2d      	cbnz	r5, 800eb70 <setvbuf+0xdc>
 800eb24:	9d00      	ldr	r5, [sp, #0]
 800eb26:	4628      	mov	r0, r5
 800eb28:	f002 fb56 	bl	80111d8 <malloc>
 800eb2c:	4607      	mov	r7, r0
 800eb2e:	2800      	cmp	r0, #0
 800eb30:	d14e      	bne.n	800ebd0 <setvbuf+0x13c>
 800eb32:	f8dd 9000 	ldr.w	r9, [sp]
 800eb36:	45a9      	cmp	r9, r5
 800eb38:	d13c      	bne.n	800ebb4 <setvbuf+0x120>
 800eb3a:	f04f 30ff 	mov.w	r0, #4294967295
 800eb3e:	89a3      	ldrh	r3, [r4, #12]
 800eb40:	f043 0302 	orr.w	r3, r3, #2
 800eb44:	81a3      	strh	r3, [r4, #12]
 800eb46:	2300      	movs	r3, #0
 800eb48:	60a3      	str	r3, [r4, #8]
 800eb4a:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800eb4e:	6023      	str	r3, [r4, #0]
 800eb50:	6123      	str	r3, [r4, #16]
 800eb52:	2301      	movs	r3, #1
 800eb54:	6163      	str	r3, [r4, #20]
 800eb56:	b003      	add	sp, #12
 800eb58:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800eb5c:	4b22      	ldr	r3, [pc, #136]	; (800ebe8 <setvbuf+0x154>)
 800eb5e:	429c      	cmp	r4, r3
 800eb60:	d101      	bne.n	800eb66 <setvbuf+0xd2>
 800eb62:	68b4      	ldr	r4, [r6, #8]
 800eb64:	e7a8      	b.n	800eab8 <setvbuf+0x24>
 800eb66:	4b21      	ldr	r3, [pc, #132]	; (800ebec <setvbuf+0x158>)
 800eb68:	429c      	cmp	r4, r3
 800eb6a:	bf08      	it	eq
 800eb6c:	68f4      	ldreq	r4, [r6, #12]
 800eb6e:	e7a3      	b.n	800eab8 <setvbuf+0x24>
 800eb70:	2f00      	cmp	r7, #0
 800eb72:	d0d8      	beq.n	800eb26 <setvbuf+0x92>
 800eb74:	69b3      	ldr	r3, [r6, #24]
 800eb76:	b913      	cbnz	r3, 800eb7e <setvbuf+0xea>
 800eb78:	4630      	mov	r0, r6
 800eb7a:	f001 ff05 	bl	8010988 <__sinit>
 800eb7e:	f1b8 0f01 	cmp.w	r8, #1
 800eb82:	bf08      	it	eq
 800eb84:	89a3      	ldrheq	r3, [r4, #12]
 800eb86:	6027      	str	r7, [r4, #0]
 800eb88:	bf04      	itt	eq
 800eb8a:	f043 0301 	orreq.w	r3, r3, #1
 800eb8e:	81a3      	strheq	r3, [r4, #12]
 800eb90:	89a3      	ldrh	r3, [r4, #12]
 800eb92:	f013 0008 	ands.w	r0, r3, #8
 800eb96:	e9c4 7504 	strd	r7, r5, [r4, #16]
 800eb9a:	d01b      	beq.n	800ebd4 <setvbuf+0x140>
 800eb9c:	f013 0001 	ands.w	r0, r3, #1
 800eba0:	bf18      	it	ne
 800eba2:	426d      	negne	r5, r5
 800eba4:	f04f 0300 	mov.w	r3, #0
 800eba8:	bf1d      	ittte	ne
 800ebaa:	60a3      	strne	r3, [r4, #8]
 800ebac:	61a5      	strne	r5, [r4, #24]
 800ebae:	4618      	movne	r0, r3
 800ebb0:	60a5      	streq	r5, [r4, #8]
 800ebb2:	e7d0      	b.n	800eb56 <setvbuf+0xc2>
 800ebb4:	4648      	mov	r0, r9
 800ebb6:	f002 fb0f 	bl	80111d8 <malloc>
 800ebba:	4607      	mov	r7, r0
 800ebbc:	2800      	cmp	r0, #0
 800ebbe:	d0bc      	beq.n	800eb3a <setvbuf+0xa6>
 800ebc0:	89a3      	ldrh	r3, [r4, #12]
 800ebc2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800ebc6:	81a3      	strh	r3, [r4, #12]
 800ebc8:	464d      	mov	r5, r9
 800ebca:	e7d3      	b.n	800eb74 <setvbuf+0xe0>
 800ebcc:	2000      	movs	r0, #0
 800ebce:	e7b6      	b.n	800eb3e <setvbuf+0xaa>
 800ebd0:	46a9      	mov	r9, r5
 800ebd2:	e7f5      	b.n	800ebc0 <setvbuf+0x12c>
 800ebd4:	60a0      	str	r0, [r4, #8]
 800ebd6:	e7be      	b.n	800eb56 <setvbuf+0xc2>
 800ebd8:	f04f 30ff 	mov.w	r0, #4294967295
 800ebdc:	e7bb      	b.n	800eb56 <setvbuf+0xc2>
 800ebde:	bf00      	nop
 800ebe0:	20000020 	.word	0x20000020
 800ebe4:	08014cc0 	.word	0x08014cc0
 800ebe8:	08014ce0 	.word	0x08014ce0
 800ebec:	08014ca0 	.word	0x08014ca0

0800ebf0 <nanf>:
 800ebf0:	ed9f 0a01 	vldr	s0, [pc, #4]	; 800ebf8 <nanf+0x8>
 800ebf4:	4770      	bx	lr
 800ebf6:	bf00      	nop
 800ebf8:	7fc00000 	.word	0x7fc00000

0800ebfc <siprintf>:
 800ebfc:	b40e      	push	{r1, r2, r3}
 800ebfe:	b500      	push	{lr}
 800ec00:	b09c      	sub	sp, #112	; 0x70
 800ec02:	ab1d      	add	r3, sp, #116	; 0x74
 800ec04:	9002      	str	r0, [sp, #8]
 800ec06:	9006      	str	r0, [sp, #24]
 800ec08:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800ec0c:	4809      	ldr	r0, [pc, #36]	; (800ec34 <siprintf+0x38>)
 800ec0e:	9107      	str	r1, [sp, #28]
 800ec10:	9104      	str	r1, [sp, #16]
 800ec12:	4909      	ldr	r1, [pc, #36]	; (800ec38 <siprintf+0x3c>)
 800ec14:	f853 2b04 	ldr.w	r2, [r3], #4
 800ec18:	9105      	str	r1, [sp, #20]
 800ec1a:	6800      	ldr	r0, [r0, #0]
 800ec1c:	9301      	str	r3, [sp, #4]
 800ec1e:	a902      	add	r1, sp, #8
 800ec20:	f003 f804 	bl	8011c2c <_svfiprintf_r>
 800ec24:	9b02      	ldr	r3, [sp, #8]
 800ec26:	2200      	movs	r2, #0
 800ec28:	701a      	strb	r2, [r3, #0]
 800ec2a:	b01c      	add	sp, #112	; 0x70
 800ec2c:	f85d eb04 	ldr.w	lr, [sp], #4
 800ec30:	b003      	add	sp, #12
 800ec32:	4770      	bx	lr
 800ec34:	20000020 	.word	0x20000020
 800ec38:	ffff0208 	.word	0xffff0208

0800ec3c <sulp>:
 800ec3c:	b570      	push	{r4, r5, r6, lr}
 800ec3e:	4604      	mov	r4, r0
 800ec40:	460d      	mov	r5, r1
 800ec42:	ec45 4b10 	vmov	d0, r4, r5
 800ec46:	4616      	mov	r6, r2
 800ec48:	f002 fdac 	bl	80117a4 <__ulp>
 800ec4c:	ec51 0b10 	vmov	r0, r1, d0
 800ec50:	b17e      	cbz	r6, 800ec72 <sulp+0x36>
 800ec52:	f3c5 530a 	ubfx	r3, r5, #20, #11
 800ec56:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 800ec5a:	2b00      	cmp	r3, #0
 800ec5c:	dd09      	ble.n	800ec72 <sulp+0x36>
 800ec5e:	051b      	lsls	r3, r3, #20
 800ec60:	f103 557f 	add.w	r5, r3, #1069547520	; 0x3fc00000
 800ec64:	2400      	movs	r4, #0
 800ec66:	f505 1540 	add.w	r5, r5, #3145728	; 0x300000
 800ec6a:	4622      	mov	r2, r4
 800ec6c:	462b      	mov	r3, r5
 800ec6e:	f7f1 fceb 	bl	8000648 <__aeabi_dmul>
 800ec72:	bd70      	pop	{r4, r5, r6, pc}
 800ec74:	0000      	movs	r0, r0
	...

0800ec78 <_strtod_l>:
 800ec78:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ec7c:	461f      	mov	r7, r3
 800ec7e:	b0a1      	sub	sp, #132	; 0x84
 800ec80:	2300      	movs	r3, #0
 800ec82:	4681      	mov	r9, r0
 800ec84:	4638      	mov	r0, r7
 800ec86:	460e      	mov	r6, r1
 800ec88:	9217      	str	r2, [sp, #92]	; 0x5c
 800ec8a:	931c      	str	r3, [sp, #112]	; 0x70
 800ec8c:	f002 fa2f 	bl	80110ee <__localeconv_l>
 800ec90:	4680      	mov	r8, r0
 800ec92:	6800      	ldr	r0, [r0, #0]
 800ec94:	f7f1 fac4 	bl	8000220 <strlen>
 800ec98:	f04f 0a00 	mov.w	sl, #0
 800ec9c:	4604      	mov	r4, r0
 800ec9e:	f04f 0b00 	mov.w	fp, #0
 800eca2:	961b      	str	r6, [sp, #108]	; 0x6c
 800eca4:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800eca6:	781a      	ldrb	r2, [r3, #0]
 800eca8:	2a0d      	cmp	r2, #13
 800ecaa:	d832      	bhi.n	800ed12 <_strtod_l+0x9a>
 800ecac:	2a09      	cmp	r2, #9
 800ecae:	d236      	bcs.n	800ed1e <_strtod_l+0xa6>
 800ecb0:	2a00      	cmp	r2, #0
 800ecb2:	d03e      	beq.n	800ed32 <_strtod_l+0xba>
 800ecb4:	2300      	movs	r3, #0
 800ecb6:	930d      	str	r3, [sp, #52]	; 0x34
 800ecb8:	9d1b      	ldr	r5, [sp, #108]	; 0x6c
 800ecba:	782b      	ldrb	r3, [r5, #0]
 800ecbc:	2b30      	cmp	r3, #48	; 0x30
 800ecbe:	f040 80ac 	bne.w	800ee1a <_strtod_l+0x1a2>
 800ecc2:	786b      	ldrb	r3, [r5, #1]
 800ecc4:	2b58      	cmp	r3, #88	; 0x58
 800ecc6:	d001      	beq.n	800eccc <_strtod_l+0x54>
 800ecc8:	2b78      	cmp	r3, #120	; 0x78
 800ecca:	d167      	bne.n	800ed9c <_strtod_l+0x124>
 800eccc:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800ecce:	9301      	str	r3, [sp, #4]
 800ecd0:	ab1c      	add	r3, sp, #112	; 0x70
 800ecd2:	9300      	str	r3, [sp, #0]
 800ecd4:	9702      	str	r7, [sp, #8]
 800ecd6:	ab1d      	add	r3, sp, #116	; 0x74
 800ecd8:	4a88      	ldr	r2, [pc, #544]	; (800eefc <_strtod_l+0x284>)
 800ecda:	a91b      	add	r1, sp, #108	; 0x6c
 800ecdc:	4648      	mov	r0, r9
 800ecde:	f001 ff2c 	bl	8010b3a <__gethex>
 800ece2:	f010 0407 	ands.w	r4, r0, #7
 800ece6:	4606      	mov	r6, r0
 800ece8:	d005      	beq.n	800ecf6 <_strtod_l+0x7e>
 800ecea:	2c06      	cmp	r4, #6
 800ecec:	d12b      	bne.n	800ed46 <_strtod_l+0xce>
 800ecee:	3501      	adds	r5, #1
 800ecf0:	2300      	movs	r3, #0
 800ecf2:	951b      	str	r5, [sp, #108]	; 0x6c
 800ecf4:	930d      	str	r3, [sp, #52]	; 0x34
 800ecf6:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800ecf8:	2b00      	cmp	r3, #0
 800ecfa:	f040 859a 	bne.w	800f832 <_strtod_l+0xbba>
 800ecfe:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800ed00:	b1e3      	cbz	r3, 800ed3c <_strtod_l+0xc4>
 800ed02:	4652      	mov	r2, sl
 800ed04:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 800ed08:	ec43 2b10 	vmov	d0, r2, r3
 800ed0c:	b021      	add	sp, #132	; 0x84
 800ed0e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ed12:	2a2b      	cmp	r2, #43	; 0x2b
 800ed14:	d015      	beq.n	800ed42 <_strtod_l+0xca>
 800ed16:	2a2d      	cmp	r2, #45	; 0x2d
 800ed18:	d004      	beq.n	800ed24 <_strtod_l+0xac>
 800ed1a:	2a20      	cmp	r2, #32
 800ed1c:	d1ca      	bne.n	800ecb4 <_strtod_l+0x3c>
 800ed1e:	3301      	adds	r3, #1
 800ed20:	931b      	str	r3, [sp, #108]	; 0x6c
 800ed22:	e7bf      	b.n	800eca4 <_strtod_l+0x2c>
 800ed24:	2201      	movs	r2, #1
 800ed26:	920d      	str	r2, [sp, #52]	; 0x34
 800ed28:	1c5a      	adds	r2, r3, #1
 800ed2a:	921b      	str	r2, [sp, #108]	; 0x6c
 800ed2c:	785b      	ldrb	r3, [r3, #1]
 800ed2e:	2b00      	cmp	r3, #0
 800ed30:	d1c2      	bne.n	800ecb8 <_strtod_l+0x40>
 800ed32:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800ed34:	961b      	str	r6, [sp, #108]	; 0x6c
 800ed36:	2b00      	cmp	r3, #0
 800ed38:	f040 8579 	bne.w	800f82e <_strtod_l+0xbb6>
 800ed3c:	4652      	mov	r2, sl
 800ed3e:	465b      	mov	r3, fp
 800ed40:	e7e2      	b.n	800ed08 <_strtod_l+0x90>
 800ed42:	2200      	movs	r2, #0
 800ed44:	e7ef      	b.n	800ed26 <_strtod_l+0xae>
 800ed46:	9a1c      	ldr	r2, [sp, #112]	; 0x70
 800ed48:	b13a      	cbz	r2, 800ed5a <_strtod_l+0xe2>
 800ed4a:	2135      	movs	r1, #53	; 0x35
 800ed4c:	a81e      	add	r0, sp, #120	; 0x78
 800ed4e:	f002 fe21 	bl	8011994 <__copybits>
 800ed52:	991c      	ldr	r1, [sp, #112]	; 0x70
 800ed54:	4648      	mov	r0, r9
 800ed56:	f002 fa8d 	bl	8011274 <_Bfree>
 800ed5a:	3c01      	subs	r4, #1
 800ed5c:	2c04      	cmp	r4, #4
 800ed5e:	d806      	bhi.n	800ed6e <_strtod_l+0xf6>
 800ed60:	e8df f004 	tbb	[pc, r4]
 800ed64:	1714030a 	.word	0x1714030a
 800ed68:	0a          	.byte	0x0a
 800ed69:	00          	.byte	0x00
 800ed6a:	e9dd ab1e 	ldrd	sl, fp, [sp, #120]	; 0x78
 800ed6e:	0730      	lsls	r0, r6, #28
 800ed70:	d5c1      	bpl.n	800ecf6 <_strtod_l+0x7e>
 800ed72:	f04b 4b00 	orr.w	fp, fp, #2147483648	; 0x80000000
 800ed76:	e7be      	b.n	800ecf6 <_strtod_l+0x7e>
 800ed78:	e9dd a31e 	ldrd	sl, r3, [sp, #120]	; 0x78
 800ed7c:	9a1d      	ldr	r2, [sp, #116]	; 0x74
 800ed7e:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 800ed82:	f202 4233 	addw	r2, r2, #1075	; 0x433
 800ed86:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 800ed8a:	e7f0      	b.n	800ed6e <_strtod_l+0xf6>
 800ed8c:	f8df b170 	ldr.w	fp, [pc, #368]	; 800ef00 <_strtod_l+0x288>
 800ed90:	e7ed      	b.n	800ed6e <_strtod_l+0xf6>
 800ed92:	f06f 4b00 	mvn.w	fp, #2147483648	; 0x80000000
 800ed96:	f04f 3aff 	mov.w	sl, #4294967295
 800ed9a:	e7e8      	b.n	800ed6e <_strtod_l+0xf6>
 800ed9c:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800ed9e:	1c5a      	adds	r2, r3, #1
 800eda0:	921b      	str	r2, [sp, #108]	; 0x6c
 800eda2:	785b      	ldrb	r3, [r3, #1]
 800eda4:	2b30      	cmp	r3, #48	; 0x30
 800eda6:	d0f9      	beq.n	800ed9c <_strtod_l+0x124>
 800eda8:	2b00      	cmp	r3, #0
 800edaa:	d0a4      	beq.n	800ecf6 <_strtod_l+0x7e>
 800edac:	2301      	movs	r3, #1
 800edae:	2500      	movs	r5, #0
 800edb0:	9306      	str	r3, [sp, #24]
 800edb2:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800edb4:	9308      	str	r3, [sp, #32]
 800edb6:	9507      	str	r5, [sp, #28]
 800edb8:	9505      	str	r5, [sp, #20]
 800edba:	220a      	movs	r2, #10
 800edbc:	981b      	ldr	r0, [sp, #108]	; 0x6c
 800edbe:	7807      	ldrb	r7, [r0, #0]
 800edc0:	f1a7 0330 	sub.w	r3, r7, #48	; 0x30
 800edc4:	b2d9      	uxtb	r1, r3
 800edc6:	2909      	cmp	r1, #9
 800edc8:	d929      	bls.n	800ee1e <_strtod_l+0x1a6>
 800edca:	4622      	mov	r2, r4
 800edcc:	f8d8 1000 	ldr.w	r1, [r8]
 800edd0:	f003 f9ed 	bl	80121ae <strncmp>
 800edd4:	2800      	cmp	r0, #0
 800edd6:	d031      	beq.n	800ee3c <_strtod_l+0x1c4>
 800edd8:	2000      	movs	r0, #0
 800edda:	9c05      	ldr	r4, [sp, #20]
 800eddc:	9004      	str	r0, [sp, #16]
 800edde:	463b      	mov	r3, r7
 800ede0:	4602      	mov	r2, r0
 800ede2:	2b65      	cmp	r3, #101	; 0x65
 800ede4:	d001      	beq.n	800edea <_strtod_l+0x172>
 800ede6:	2b45      	cmp	r3, #69	; 0x45
 800ede8:	d114      	bne.n	800ee14 <_strtod_l+0x19c>
 800edea:	b924      	cbnz	r4, 800edf6 <_strtod_l+0x17e>
 800edec:	b910      	cbnz	r0, 800edf4 <_strtod_l+0x17c>
 800edee:	9b06      	ldr	r3, [sp, #24]
 800edf0:	2b00      	cmp	r3, #0
 800edf2:	d09e      	beq.n	800ed32 <_strtod_l+0xba>
 800edf4:	2400      	movs	r4, #0
 800edf6:	9e1b      	ldr	r6, [sp, #108]	; 0x6c
 800edf8:	1c73      	adds	r3, r6, #1
 800edfa:	931b      	str	r3, [sp, #108]	; 0x6c
 800edfc:	7873      	ldrb	r3, [r6, #1]
 800edfe:	2b2b      	cmp	r3, #43	; 0x2b
 800ee00:	d078      	beq.n	800eef4 <_strtod_l+0x27c>
 800ee02:	2b2d      	cmp	r3, #45	; 0x2d
 800ee04:	d070      	beq.n	800eee8 <_strtod_l+0x270>
 800ee06:	f04f 0c00 	mov.w	ip, #0
 800ee0a:	f1a3 0730 	sub.w	r7, r3, #48	; 0x30
 800ee0e:	2f09      	cmp	r7, #9
 800ee10:	d97c      	bls.n	800ef0c <_strtod_l+0x294>
 800ee12:	961b      	str	r6, [sp, #108]	; 0x6c
 800ee14:	f04f 0e00 	mov.w	lr, #0
 800ee18:	e09a      	b.n	800ef50 <_strtod_l+0x2d8>
 800ee1a:	2300      	movs	r3, #0
 800ee1c:	e7c7      	b.n	800edae <_strtod_l+0x136>
 800ee1e:	9905      	ldr	r1, [sp, #20]
 800ee20:	2908      	cmp	r1, #8
 800ee22:	bfdd      	ittte	le
 800ee24:	9907      	ldrle	r1, [sp, #28]
 800ee26:	fb02 3301 	mlale	r3, r2, r1, r3
 800ee2a:	9307      	strle	r3, [sp, #28]
 800ee2c:	fb02 3505 	mlagt	r5, r2, r5, r3
 800ee30:	9b05      	ldr	r3, [sp, #20]
 800ee32:	3001      	adds	r0, #1
 800ee34:	3301      	adds	r3, #1
 800ee36:	9305      	str	r3, [sp, #20]
 800ee38:	901b      	str	r0, [sp, #108]	; 0x6c
 800ee3a:	e7bf      	b.n	800edbc <_strtod_l+0x144>
 800ee3c:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800ee3e:	191a      	adds	r2, r3, r4
 800ee40:	921b      	str	r2, [sp, #108]	; 0x6c
 800ee42:	9a05      	ldr	r2, [sp, #20]
 800ee44:	5d1b      	ldrb	r3, [r3, r4]
 800ee46:	2a00      	cmp	r2, #0
 800ee48:	d037      	beq.n	800eeba <_strtod_l+0x242>
 800ee4a:	9c05      	ldr	r4, [sp, #20]
 800ee4c:	4602      	mov	r2, r0
 800ee4e:	f1a3 0130 	sub.w	r1, r3, #48	; 0x30
 800ee52:	2909      	cmp	r1, #9
 800ee54:	d913      	bls.n	800ee7e <_strtod_l+0x206>
 800ee56:	2101      	movs	r1, #1
 800ee58:	9104      	str	r1, [sp, #16]
 800ee5a:	e7c2      	b.n	800ede2 <_strtod_l+0x16a>
 800ee5c:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800ee5e:	1c5a      	adds	r2, r3, #1
 800ee60:	921b      	str	r2, [sp, #108]	; 0x6c
 800ee62:	785b      	ldrb	r3, [r3, #1]
 800ee64:	3001      	adds	r0, #1
 800ee66:	2b30      	cmp	r3, #48	; 0x30
 800ee68:	d0f8      	beq.n	800ee5c <_strtod_l+0x1e4>
 800ee6a:	f1a3 0231 	sub.w	r2, r3, #49	; 0x31
 800ee6e:	2a08      	cmp	r2, #8
 800ee70:	f200 84e4 	bhi.w	800f83c <_strtod_l+0xbc4>
 800ee74:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
 800ee76:	9208      	str	r2, [sp, #32]
 800ee78:	4602      	mov	r2, r0
 800ee7a:	2000      	movs	r0, #0
 800ee7c:	4604      	mov	r4, r0
 800ee7e:	f1b3 0e30 	subs.w	lr, r3, #48	; 0x30
 800ee82:	f100 0101 	add.w	r1, r0, #1
 800ee86:	d012      	beq.n	800eeae <_strtod_l+0x236>
 800ee88:	440a      	add	r2, r1
 800ee8a:	eb00 0c04 	add.w	ip, r0, r4
 800ee8e:	4621      	mov	r1, r4
 800ee90:	270a      	movs	r7, #10
 800ee92:	458c      	cmp	ip, r1
 800ee94:	d113      	bne.n	800eebe <_strtod_l+0x246>
 800ee96:	1821      	adds	r1, r4, r0
 800ee98:	2908      	cmp	r1, #8
 800ee9a:	f104 0401 	add.w	r4, r4, #1
 800ee9e:	4404      	add	r4, r0
 800eea0:	dc19      	bgt.n	800eed6 <_strtod_l+0x25e>
 800eea2:	9b07      	ldr	r3, [sp, #28]
 800eea4:	210a      	movs	r1, #10
 800eea6:	fb01 e303 	mla	r3, r1, r3, lr
 800eeaa:	9307      	str	r3, [sp, #28]
 800eeac:	2100      	movs	r1, #0
 800eeae:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800eeb0:	1c58      	adds	r0, r3, #1
 800eeb2:	901b      	str	r0, [sp, #108]	; 0x6c
 800eeb4:	785b      	ldrb	r3, [r3, #1]
 800eeb6:	4608      	mov	r0, r1
 800eeb8:	e7c9      	b.n	800ee4e <_strtod_l+0x1d6>
 800eeba:	9805      	ldr	r0, [sp, #20]
 800eebc:	e7d3      	b.n	800ee66 <_strtod_l+0x1ee>
 800eebe:	2908      	cmp	r1, #8
 800eec0:	f101 0101 	add.w	r1, r1, #1
 800eec4:	dc03      	bgt.n	800eece <_strtod_l+0x256>
 800eec6:	9b07      	ldr	r3, [sp, #28]
 800eec8:	437b      	muls	r3, r7
 800eeca:	9307      	str	r3, [sp, #28]
 800eecc:	e7e1      	b.n	800ee92 <_strtod_l+0x21a>
 800eece:	2910      	cmp	r1, #16
 800eed0:	bfd8      	it	le
 800eed2:	437d      	mulle	r5, r7
 800eed4:	e7dd      	b.n	800ee92 <_strtod_l+0x21a>
 800eed6:	2c10      	cmp	r4, #16
 800eed8:	bfdc      	itt	le
 800eeda:	210a      	movle	r1, #10
 800eedc:	fb01 e505 	mlale	r5, r1, r5, lr
 800eee0:	e7e4      	b.n	800eeac <_strtod_l+0x234>
 800eee2:	2301      	movs	r3, #1
 800eee4:	9304      	str	r3, [sp, #16]
 800eee6:	e781      	b.n	800edec <_strtod_l+0x174>
 800eee8:	f04f 0c01 	mov.w	ip, #1
 800eeec:	1cb3      	adds	r3, r6, #2
 800eeee:	931b      	str	r3, [sp, #108]	; 0x6c
 800eef0:	78b3      	ldrb	r3, [r6, #2]
 800eef2:	e78a      	b.n	800ee0a <_strtod_l+0x192>
 800eef4:	f04f 0c00 	mov.w	ip, #0
 800eef8:	e7f8      	b.n	800eeec <_strtod_l+0x274>
 800eefa:	bf00      	nop
 800eefc:	08014c40 	.word	0x08014c40
 800ef00:	7ff00000 	.word	0x7ff00000
 800ef04:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800ef06:	1c5f      	adds	r7, r3, #1
 800ef08:	971b      	str	r7, [sp, #108]	; 0x6c
 800ef0a:	785b      	ldrb	r3, [r3, #1]
 800ef0c:	2b30      	cmp	r3, #48	; 0x30
 800ef0e:	d0f9      	beq.n	800ef04 <_strtod_l+0x28c>
 800ef10:	f1a3 0731 	sub.w	r7, r3, #49	; 0x31
 800ef14:	2f08      	cmp	r7, #8
 800ef16:	f63f af7d 	bhi.w	800ee14 <_strtod_l+0x19c>
 800ef1a:	f1a3 0e30 	sub.w	lr, r3, #48	; 0x30
 800ef1e:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800ef20:	930a      	str	r3, [sp, #40]	; 0x28
 800ef22:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800ef24:	1c5f      	adds	r7, r3, #1
 800ef26:	971b      	str	r7, [sp, #108]	; 0x6c
 800ef28:	785b      	ldrb	r3, [r3, #1]
 800ef2a:	f1a3 0830 	sub.w	r8, r3, #48	; 0x30
 800ef2e:	f1b8 0f09 	cmp.w	r8, #9
 800ef32:	d937      	bls.n	800efa4 <_strtod_l+0x32c>
 800ef34:	990a      	ldr	r1, [sp, #40]	; 0x28
 800ef36:	1a7f      	subs	r7, r7, r1
 800ef38:	2f08      	cmp	r7, #8
 800ef3a:	f644 671f 	movw	r7, #19999	; 0x4e1f
 800ef3e:	dc37      	bgt.n	800efb0 <_strtod_l+0x338>
 800ef40:	45be      	cmp	lr, r7
 800ef42:	bfa8      	it	ge
 800ef44:	46be      	movge	lr, r7
 800ef46:	f1bc 0f00 	cmp.w	ip, #0
 800ef4a:	d001      	beq.n	800ef50 <_strtod_l+0x2d8>
 800ef4c:	f1ce 0e00 	rsb	lr, lr, #0
 800ef50:	2c00      	cmp	r4, #0
 800ef52:	d151      	bne.n	800eff8 <_strtod_l+0x380>
 800ef54:	2800      	cmp	r0, #0
 800ef56:	f47f aece 	bne.w	800ecf6 <_strtod_l+0x7e>
 800ef5a:	9a06      	ldr	r2, [sp, #24]
 800ef5c:	2a00      	cmp	r2, #0
 800ef5e:	f47f aeca 	bne.w	800ecf6 <_strtod_l+0x7e>
 800ef62:	9a04      	ldr	r2, [sp, #16]
 800ef64:	2a00      	cmp	r2, #0
 800ef66:	f47f aee4 	bne.w	800ed32 <_strtod_l+0xba>
 800ef6a:	2b4e      	cmp	r3, #78	; 0x4e
 800ef6c:	d027      	beq.n	800efbe <_strtod_l+0x346>
 800ef6e:	dc21      	bgt.n	800efb4 <_strtod_l+0x33c>
 800ef70:	2b49      	cmp	r3, #73	; 0x49
 800ef72:	f47f aede 	bne.w	800ed32 <_strtod_l+0xba>
 800ef76:	49a0      	ldr	r1, [pc, #640]	; (800f1f8 <_strtod_l+0x580>)
 800ef78:	a81b      	add	r0, sp, #108	; 0x6c
 800ef7a:	f002 f811 	bl	8010fa0 <__match>
 800ef7e:	2800      	cmp	r0, #0
 800ef80:	f43f aed7 	beq.w	800ed32 <_strtod_l+0xba>
 800ef84:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800ef86:	499d      	ldr	r1, [pc, #628]	; (800f1fc <_strtod_l+0x584>)
 800ef88:	3b01      	subs	r3, #1
 800ef8a:	a81b      	add	r0, sp, #108	; 0x6c
 800ef8c:	931b      	str	r3, [sp, #108]	; 0x6c
 800ef8e:	f002 f807 	bl	8010fa0 <__match>
 800ef92:	b910      	cbnz	r0, 800ef9a <_strtod_l+0x322>
 800ef94:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800ef96:	3301      	adds	r3, #1
 800ef98:	931b      	str	r3, [sp, #108]	; 0x6c
 800ef9a:	f8df b274 	ldr.w	fp, [pc, #628]	; 800f210 <_strtod_l+0x598>
 800ef9e:	f04f 0a00 	mov.w	sl, #0
 800efa2:	e6a8      	b.n	800ecf6 <_strtod_l+0x7e>
 800efa4:	210a      	movs	r1, #10
 800efa6:	fb01 3e0e 	mla	lr, r1, lr, r3
 800efaa:	f1ae 0e30 	sub.w	lr, lr, #48	; 0x30
 800efae:	e7b8      	b.n	800ef22 <_strtod_l+0x2aa>
 800efb0:	46be      	mov	lr, r7
 800efb2:	e7c8      	b.n	800ef46 <_strtod_l+0x2ce>
 800efb4:	2b69      	cmp	r3, #105	; 0x69
 800efb6:	d0de      	beq.n	800ef76 <_strtod_l+0x2fe>
 800efb8:	2b6e      	cmp	r3, #110	; 0x6e
 800efba:	f47f aeba 	bne.w	800ed32 <_strtod_l+0xba>
 800efbe:	4990      	ldr	r1, [pc, #576]	; (800f200 <_strtod_l+0x588>)
 800efc0:	a81b      	add	r0, sp, #108	; 0x6c
 800efc2:	f001 ffed 	bl	8010fa0 <__match>
 800efc6:	2800      	cmp	r0, #0
 800efc8:	f43f aeb3 	beq.w	800ed32 <_strtod_l+0xba>
 800efcc:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800efce:	781b      	ldrb	r3, [r3, #0]
 800efd0:	2b28      	cmp	r3, #40	; 0x28
 800efd2:	d10e      	bne.n	800eff2 <_strtod_l+0x37a>
 800efd4:	aa1e      	add	r2, sp, #120	; 0x78
 800efd6:	498b      	ldr	r1, [pc, #556]	; (800f204 <_strtod_l+0x58c>)
 800efd8:	a81b      	add	r0, sp, #108	; 0x6c
 800efda:	f001 fff5 	bl	8010fc8 <__hexnan>
 800efde:	2805      	cmp	r0, #5
 800efe0:	d107      	bne.n	800eff2 <_strtod_l+0x37a>
 800efe2:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 800efe4:	f8dd a078 	ldr.w	sl, [sp, #120]	; 0x78
 800efe8:	f043 4bff 	orr.w	fp, r3, #2139095040	; 0x7f800000
 800efec:	f44b 0be0 	orr.w	fp, fp, #7340032	; 0x700000
 800eff0:	e681      	b.n	800ecf6 <_strtod_l+0x7e>
 800eff2:	f8df b224 	ldr.w	fp, [pc, #548]	; 800f218 <_strtod_l+0x5a0>
 800eff6:	e7d2      	b.n	800ef9e <_strtod_l+0x326>
 800eff8:	ebae 0302 	sub.w	r3, lr, r2
 800effc:	9306      	str	r3, [sp, #24]
 800effe:	9b05      	ldr	r3, [sp, #20]
 800f000:	9807      	ldr	r0, [sp, #28]
 800f002:	2b00      	cmp	r3, #0
 800f004:	bf08      	it	eq
 800f006:	4623      	moveq	r3, r4
 800f008:	2c10      	cmp	r4, #16
 800f00a:	9305      	str	r3, [sp, #20]
 800f00c:	46a0      	mov	r8, r4
 800f00e:	bfa8      	it	ge
 800f010:	f04f 0810 	movge.w	r8, #16
 800f014:	f7f1 fa9e 	bl	8000554 <__aeabi_ui2d>
 800f018:	2c09      	cmp	r4, #9
 800f01a:	4682      	mov	sl, r0
 800f01c:	468b      	mov	fp, r1
 800f01e:	dc13      	bgt.n	800f048 <_strtod_l+0x3d0>
 800f020:	9b06      	ldr	r3, [sp, #24]
 800f022:	2b00      	cmp	r3, #0
 800f024:	f43f ae67 	beq.w	800ecf6 <_strtod_l+0x7e>
 800f028:	9b06      	ldr	r3, [sp, #24]
 800f02a:	dd7a      	ble.n	800f122 <_strtod_l+0x4aa>
 800f02c:	2b16      	cmp	r3, #22
 800f02e:	dc61      	bgt.n	800f0f4 <_strtod_l+0x47c>
 800f030:	4a75      	ldr	r2, [pc, #468]	; (800f208 <_strtod_l+0x590>)
 800f032:	eb02 0ec3 	add.w	lr, r2, r3, lsl #3
 800f036:	e9de 0100 	ldrd	r0, r1, [lr]
 800f03a:	4652      	mov	r2, sl
 800f03c:	465b      	mov	r3, fp
 800f03e:	f7f1 fb03 	bl	8000648 <__aeabi_dmul>
 800f042:	4682      	mov	sl, r0
 800f044:	468b      	mov	fp, r1
 800f046:	e656      	b.n	800ecf6 <_strtod_l+0x7e>
 800f048:	4b6f      	ldr	r3, [pc, #444]	; (800f208 <_strtod_l+0x590>)
 800f04a:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 800f04e:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
 800f052:	f7f1 faf9 	bl	8000648 <__aeabi_dmul>
 800f056:	4606      	mov	r6, r0
 800f058:	4628      	mov	r0, r5
 800f05a:	460f      	mov	r7, r1
 800f05c:	f7f1 fa7a 	bl	8000554 <__aeabi_ui2d>
 800f060:	4602      	mov	r2, r0
 800f062:	460b      	mov	r3, r1
 800f064:	4630      	mov	r0, r6
 800f066:	4639      	mov	r1, r7
 800f068:	f7f1 f938 	bl	80002dc <__adddf3>
 800f06c:	2c0f      	cmp	r4, #15
 800f06e:	4682      	mov	sl, r0
 800f070:	468b      	mov	fp, r1
 800f072:	ddd5      	ble.n	800f020 <_strtod_l+0x3a8>
 800f074:	9b06      	ldr	r3, [sp, #24]
 800f076:	eba4 0808 	sub.w	r8, r4, r8
 800f07a:	4498      	add	r8, r3
 800f07c:	f1b8 0f00 	cmp.w	r8, #0
 800f080:	f340 8096 	ble.w	800f1b0 <_strtod_l+0x538>
 800f084:	f018 030f 	ands.w	r3, r8, #15
 800f088:	d00a      	beq.n	800f0a0 <_strtod_l+0x428>
 800f08a:	495f      	ldr	r1, [pc, #380]	; (800f208 <_strtod_l+0x590>)
 800f08c:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800f090:	4652      	mov	r2, sl
 800f092:	465b      	mov	r3, fp
 800f094:	e9d1 0100 	ldrd	r0, r1, [r1]
 800f098:	f7f1 fad6 	bl	8000648 <__aeabi_dmul>
 800f09c:	4682      	mov	sl, r0
 800f09e:	468b      	mov	fp, r1
 800f0a0:	f038 080f 	bics.w	r8, r8, #15
 800f0a4:	d073      	beq.n	800f18e <_strtod_l+0x516>
 800f0a6:	f5b8 7f9a 	cmp.w	r8, #308	; 0x134
 800f0aa:	dd47      	ble.n	800f13c <_strtod_l+0x4c4>
 800f0ac:	2400      	movs	r4, #0
 800f0ae:	46a0      	mov	r8, r4
 800f0b0:	9407      	str	r4, [sp, #28]
 800f0b2:	9405      	str	r4, [sp, #20]
 800f0b4:	2322      	movs	r3, #34	; 0x22
 800f0b6:	f8df b158 	ldr.w	fp, [pc, #344]	; 800f210 <_strtod_l+0x598>
 800f0ba:	f8c9 3000 	str.w	r3, [r9]
 800f0be:	f04f 0a00 	mov.w	sl, #0
 800f0c2:	9b07      	ldr	r3, [sp, #28]
 800f0c4:	2b00      	cmp	r3, #0
 800f0c6:	f43f ae16 	beq.w	800ecf6 <_strtod_l+0x7e>
 800f0ca:	991c      	ldr	r1, [sp, #112]	; 0x70
 800f0cc:	4648      	mov	r0, r9
 800f0ce:	f002 f8d1 	bl	8011274 <_Bfree>
 800f0d2:	9905      	ldr	r1, [sp, #20]
 800f0d4:	4648      	mov	r0, r9
 800f0d6:	f002 f8cd 	bl	8011274 <_Bfree>
 800f0da:	4641      	mov	r1, r8
 800f0dc:	4648      	mov	r0, r9
 800f0de:	f002 f8c9 	bl	8011274 <_Bfree>
 800f0e2:	9907      	ldr	r1, [sp, #28]
 800f0e4:	4648      	mov	r0, r9
 800f0e6:	f002 f8c5 	bl	8011274 <_Bfree>
 800f0ea:	4621      	mov	r1, r4
 800f0ec:	4648      	mov	r0, r9
 800f0ee:	f002 f8c1 	bl	8011274 <_Bfree>
 800f0f2:	e600      	b.n	800ecf6 <_strtod_l+0x7e>
 800f0f4:	9a06      	ldr	r2, [sp, #24]
 800f0f6:	f1c4 0325 	rsb	r3, r4, #37	; 0x25
 800f0fa:	4293      	cmp	r3, r2
 800f0fc:	dbba      	blt.n	800f074 <_strtod_l+0x3fc>
 800f0fe:	4d42      	ldr	r5, [pc, #264]	; (800f208 <_strtod_l+0x590>)
 800f100:	f1c4 040f 	rsb	r4, r4, #15
 800f104:	eb05 01c4 	add.w	r1, r5, r4, lsl #3
 800f108:	4652      	mov	r2, sl
 800f10a:	465b      	mov	r3, fp
 800f10c:	e9d1 0100 	ldrd	r0, r1, [r1]
 800f110:	f7f1 fa9a 	bl	8000648 <__aeabi_dmul>
 800f114:	9b06      	ldr	r3, [sp, #24]
 800f116:	1b1c      	subs	r4, r3, r4
 800f118:	eb05 05c4 	add.w	r5, r5, r4, lsl #3
 800f11c:	e9d5 2300 	ldrd	r2, r3, [r5]
 800f120:	e78d      	b.n	800f03e <_strtod_l+0x3c6>
 800f122:	f113 0f16 	cmn.w	r3, #22
 800f126:	dba5      	blt.n	800f074 <_strtod_l+0x3fc>
 800f128:	4a37      	ldr	r2, [pc, #220]	; (800f208 <_strtod_l+0x590>)
 800f12a:	eba2 02c3 	sub.w	r2, r2, r3, lsl #3
 800f12e:	e9d2 2300 	ldrd	r2, r3, [r2]
 800f132:	4650      	mov	r0, sl
 800f134:	4659      	mov	r1, fp
 800f136:	f7f1 fbb1 	bl	800089c <__aeabi_ddiv>
 800f13a:	e782      	b.n	800f042 <_strtod_l+0x3ca>
 800f13c:	2300      	movs	r3, #0
 800f13e:	4e33      	ldr	r6, [pc, #204]	; (800f20c <_strtod_l+0x594>)
 800f140:	ea4f 1828 	mov.w	r8, r8, asr #4
 800f144:	4650      	mov	r0, sl
 800f146:	4659      	mov	r1, fp
 800f148:	461d      	mov	r5, r3
 800f14a:	f1b8 0f01 	cmp.w	r8, #1
 800f14e:	dc21      	bgt.n	800f194 <_strtod_l+0x51c>
 800f150:	b10b      	cbz	r3, 800f156 <_strtod_l+0x4de>
 800f152:	4682      	mov	sl, r0
 800f154:	468b      	mov	fp, r1
 800f156:	4b2d      	ldr	r3, [pc, #180]	; (800f20c <_strtod_l+0x594>)
 800f158:	f1ab 7b54 	sub.w	fp, fp, #55574528	; 0x3500000
 800f15c:	eb03 05c5 	add.w	r5, r3, r5, lsl #3
 800f160:	4652      	mov	r2, sl
 800f162:	465b      	mov	r3, fp
 800f164:	e9d5 0100 	ldrd	r0, r1, [r5]
 800f168:	f7f1 fa6e 	bl	8000648 <__aeabi_dmul>
 800f16c:	4b28      	ldr	r3, [pc, #160]	; (800f210 <_strtod_l+0x598>)
 800f16e:	460a      	mov	r2, r1
 800f170:	400b      	ands	r3, r1
 800f172:	4928      	ldr	r1, [pc, #160]	; (800f214 <_strtod_l+0x59c>)
 800f174:	428b      	cmp	r3, r1
 800f176:	4682      	mov	sl, r0
 800f178:	d898      	bhi.n	800f0ac <_strtod_l+0x434>
 800f17a:	f5a1 1180 	sub.w	r1, r1, #1048576	; 0x100000
 800f17e:	428b      	cmp	r3, r1
 800f180:	bf86      	itte	hi
 800f182:	f8df b098 	ldrhi.w	fp, [pc, #152]	; 800f21c <_strtod_l+0x5a4>
 800f186:	f04f 3aff 	movhi.w	sl, #4294967295
 800f18a:	f102 7b54 	addls.w	fp, r2, #55574528	; 0x3500000
 800f18e:	2300      	movs	r3, #0
 800f190:	9304      	str	r3, [sp, #16]
 800f192:	e077      	b.n	800f284 <_strtod_l+0x60c>
 800f194:	f018 0f01 	tst.w	r8, #1
 800f198:	d006      	beq.n	800f1a8 <_strtod_l+0x530>
 800f19a:	eb06 03c5 	add.w	r3, r6, r5, lsl #3
 800f19e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f1a2:	f7f1 fa51 	bl	8000648 <__aeabi_dmul>
 800f1a6:	2301      	movs	r3, #1
 800f1a8:	3501      	adds	r5, #1
 800f1aa:	ea4f 0868 	mov.w	r8, r8, asr #1
 800f1ae:	e7cc      	b.n	800f14a <_strtod_l+0x4d2>
 800f1b0:	d0ed      	beq.n	800f18e <_strtod_l+0x516>
 800f1b2:	f1c8 0800 	rsb	r8, r8, #0
 800f1b6:	f018 020f 	ands.w	r2, r8, #15
 800f1ba:	d00a      	beq.n	800f1d2 <_strtod_l+0x55a>
 800f1bc:	4b12      	ldr	r3, [pc, #72]	; (800f208 <_strtod_l+0x590>)
 800f1be:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800f1c2:	4650      	mov	r0, sl
 800f1c4:	4659      	mov	r1, fp
 800f1c6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f1ca:	f7f1 fb67 	bl	800089c <__aeabi_ddiv>
 800f1ce:	4682      	mov	sl, r0
 800f1d0:	468b      	mov	fp, r1
 800f1d2:	ea5f 1828 	movs.w	r8, r8, asr #4
 800f1d6:	d0da      	beq.n	800f18e <_strtod_l+0x516>
 800f1d8:	f1b8 0f1f 	cmp.w	r8, #31
 800f1dc:	dd20      	ble.n	800f220 <_strtod_l+0x5a8>
 800f1de:	2400      	movs	r4, #0
 800f1e0:	46a0      	mov	r8, r4
 800f1e2:	9407      	str	r4, [sp, #28]
 800f1e4:	9405      	str	r4, [sp, #20]
 800f1e6:	2322      	movs	r3, #34	; 0x22
 800f1e8:	f04f 0a00 	mov.w	sl, #0
 800f1ec:	f04f 0b00 	mov.w	fp, #0
 800f1f0:	f8c9 3000 	str.w	r3, [r9]
 800f1f4:	e765      	b.n	800f0c2 <_strtod_l+0x44a>
 800f1f6:	bf00      	nop
 800f1f8:	08014c09 	.word	0x08014c09
 800f1fc:	08014c93 	.word	0x08014c93
 800f200:	08014c11 	.word	0x08014c11
 800f204:	08014c54 	.word	0x08014c54
 800f208:	08014d38 	.word	0x08014d38
 800f20c:	08014d10 	.word	0x08014d10
 800f210:	7ff00000 	.word	0x7ff00000
 800f214:	7ca00000 	.word	0x7ca00000
 800f218:	fff80000 	.word	0xfff80000
 800f21c:	7fefffff 	.word	0x7fefffff
 800f220:	f018 0310 	ands.w	r3, r8, #16
 800f224:	bf18      	it	ne
 800f226:	236a      	movne	r3, #106	; 0x6a
 800f228:	4da0      	ldr	r5, [pc, #640]	; (800f4ac <_strtod_l+0x834>)
 800f22a:	9304      	str	r3, [sp, #16]
 800f22c:	4650      	mov	r0, sl
 800f22e:	4659      	mov	r1, fp
 800f230:	2300      	movs	r3, #0
 800f232:	f1b8 0f00 	cmp.w	r8, #0
 800f236:	f300 810a 	bgt.w	800f44e <_strtod_l+0x7d6>
 800f23a:	b10b      	cbz	r3, 800f240 <_strtod_l+0x5c8>
 800f23c:	4682      	mov	sl, r0
 800f23e:	468b      	mov	fp, r1
 800f240:	9b04      	ldr	r3, [sp, #16]
 800f242:	b1bb      	cbz	r3, 800f274 <_strtod_l+0x5fc>
 800f244:	f3cb 530a 	ubfx	r3, fp, #20, #11
 800f248:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 800f24c:	2b00      	cmp	r3, #0
 800f24e:	4659      	mov	r1, fp
 800f250:	dd10      	ble.n	800f274 <_strtod_l+0x5fc>
 800f252:	2b1f      	cmp	r3, #31
 800f254:	f340 8107 	ble.w	800f466 <_strtod_l+0x7ee>
 800f258:	2b34      	cmp	r3, #52	; 0x34
 800f25a:	bfde      	ittt	le
 800f25c:	3b20      	suble	r3, #32
 800f25e:	f04f 32ff 	movle.w	r2, #4294967295
 800f262:	fa02 f303 	lslle.w	r3, r2, r3
 800f266:	f04f 0a00 	mov.w	sl, #0
 800f26a:	bfcc      	ite	gt
 800f26c:	f04f 7b5c 	movgt.w	fp, #57671680	; 0x3700000
 800f270:	ea03 0b01 	andle.w	fp, r3, r1
 800f274:	2200      	movs	r2, #0
 800f276:	2300      	movs	r3, #0
 800f278:	4650      	mov	r0, sl
 800f27a:	4659      	mov	r1, fp
 800f27c:	f7f1 fc4c 	bl	8000b18 <__aeabi_dcmpeq>
 800f280:	2800      	cmp	r0, #0
 800f282:	d1ac      	bne.n	800f1de <_strtod_l+0x566>
 800f284:	9b07      	ldr	r3, [sp, #28]
 800f286:	9300      	str	r3, [sp, #0]
 800f288:	9a05      	ldr	r2, [sp, #20]
 800f28a:	9908      	ldr	r1, [sp, #32]
 800f28c:	4623      	mov	r3, r4
 800f28e:	4648      	mov	r0, r9
 800f290:	f002 f842 	bl	8011318 <__s2b>
 800f294:	9007      	str	r0, [sp, #28]
 800f296:	2800      	cmp	r0, #0
 800f298:	f43f af08 	beq.w	800f0ac <_strtod_l+0x434>
 800f29c:	9a06      	ldr	r2, [sp, #24]
 800f29e:	9b06      	ldr	r3, [sp, #24]
 800f2a0:	2a00      	cmp	r2, #0
 800f2a2:	f1c3 0300 	rsb	r3, r3, #0
 800f2a6:	bfa8      	it	ge
 800f2a8:	2300      	movge	r3, #0
 800f2aa:	930e      	str	r3, [sp, #56]	; 0x38
 800f2ac:	2400      	movs	r4, #0
 800f2ae:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 800f2b2:	9316      	str	r3, [sp, #88]	; 0x58
 800f2b4:	46a0      	mov	r8, r4
 800f2b6:	9b07      	ldr	r3, [sp, #28]
 800f2b8:	4648      	mov	r0, r9
 800f2ba:	6859      	ldr	r1, [r3, #4]
 800f2bc:	f001 ffa6 	bl	801120c <_Balloc>
 800f2c0:	9005      	str	r0, [sp, #20]
 800f2c2:	2800      	cmp	r0, #0
 800f2c4:	f43f aef6 	beq.w	800f0b4 <_strtod_l+0x43c>
 800f2c8:	9b07      	ldr	r3, [sp, #28]
 800f2ca:	691a      	ldr	r2, [r3, #16]
 800f2cc:	3202      	adds	r2, #2
 800f2ce:	f103 010c 	add.w	r1, r3, #12
 800f2d2:	0092      	lsls	r2, r2, #2
 800f2d4:	300c      	adds	r0, #12
 800f2d6:	f7fe fcf3 	bl	800dcc0 <memcpy>
 800f2da:	aa1e      	add	r2, sp, #120	; 0x78
 800f2dc:	a91d      	add	r1, sp, #116	; 0x74
 800f2de:	ec4b ab10 	vmov	d0, sl, fp
 800f2e2:	4648      	mov	r0, r9
 800f2e4:	e9cd ab08 	strd	sl, fp, [sp, #32]
 800f2e8:	f002 fad2 	bl	8011890 <__d2b>
 800f2ec:	901c      	str	r0, [sp, #112]	; 0x70
 800f2ee:	2800      	cmp	r0, #0
 800f2f0:	f43f aee0 	beq.w	800f0b4 <_strtod_l+0x43c>
 800f2f4:	2101      	movs	r1, #1
 800f2f6:	4648      	mov	r0, r9
 800f2f8:	f002 f89a 	bl	8011430 <__i2b>
 800f2fc:	4680      	mov	r8, r0
 800f2fe:	2800      	cmp	r0, #0
 800f300:	f43f aed8 	beq.w	800f0b4 <_strtod_l+0x43c>
 800f304:	9e1d      	ldr	r6, [sp, #116]	; 0x74
 800f306:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 800f308:	2e00      	cmp	r6, #0
 800f30a:	bfab      	itete	ge
 800f30c:	9b0e      	ldrge	r3, [sp, #56]	; 0x38
 800f30e:	9b16      	ldrlt	r3, [sp, #88]	; 0x58
 800f310:	9d16      	ldrge	r5, [sp, #88]	; 0x58
 800f312:	9f0e      	ldrlt	r7, [sp, #56]	; 0x38
 800f314:	bfac      	ite	ge
 800f316:	18f7      	addge	r7, r6, r3
 800f318:	1b9d      	sublt	r5, r3, r6
 800f31a:	9b04      	ldr	r3, [sp, #16]
 800f31c:	1af6      	subs	r6, r6, r3
 800f31e:	4416      	add	r6, r2
 800f320:	4b63      	ldr	r3, [pc, #396]	; (800f4b0 <_strtod_l+0x838>)
 800f322:	3e01      	subs	r6, #1
 800f324:	429e      	cmp	r6, r3
 800f326:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 800f32a:	f280 80af 	bge.w	800f48c <_strtod_l+0x814>
 800f32e:	1b9b      	subs	r3, r3, r6
 800f330:	2b1f      	cmp	r3, #31
 800f332:	eba2 0203 	sub.w	r2, r2, r3
 800f336:	f04f 0101 	mov.w	r1, #1
 800f33a:	f300 809b 	bgt.w	800f474 <_strtod_l+0x7fc>
 800f33e:	fa01 f303 	lsl.w	r3, r1, r3
 800f342:	930f      	str	r3, [sp, #60]	; 0x3c
 800f344:	2300      	movs	r3, #0
 800f346:	930a      	str	r3, [sp, #40]	; 0x28
 800f348:	18be      	adds	r6, r7, r2
 800f34a:	9b04      	ldr	r3, [sp, #16]
 800f34c:	42b7      	cmp	r7, r6
 800f34e:	4415      	add	r5, r2
 800f350:	441d      	add	r5, r3
 800f352:	463b      	mov	r3, r7
 800f354:	bfa8      	it	ge
 800f356:	4633      	movge	r3, r6
 800f358:	42ab      	cmp	r3, r5
 800f35a:	bfa8      	it	ge
 800f35c:	462b      	movge	r3, r5
 800f35e:	2b00      	cmp	r3, #0
 800f360:	bfc2      	ittt	gt
 800f362:	1af6      	subgt	r6, r6, r3
 800f364:	1aed      	subgt	r5, r5, r3
 800f366:	1aff      	subgt	r7, r7, r3
 800f368:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800f36a:	b1bb      	cbz	r3, 800f39c <_strtod_l+0x724>
 800f36c:	4641      	mov	r1, r8
 800f36e:	461a      	mov	r2, r3
 800f370:	4648      	mov	r0, r9
 800f372:	f002 f8fd 	bl	8011570 <__pow5mult>
 800f376:	4680      	mov	r8, r0
 800f378:	2800      	cmp	r0, #0
 800f37a:	f43f ae9b 	beq.w	800f0b4 <_strtod_l+0x43c>
 800f37e:	4601      	mov	r1, r0
 800f380:	9a1c      	ldr	r2, [sp, #112]	; 0x70
 800f382:	4648      	mov	r0, r9
 800f384:	f002 f85d 	bl	8011442 <__multiply>
 800f388:	900c      	str	r0, [sp, #48]	; 0x30
 800f38a:	2800      	cmp	r0, #0
 800f38c:	f43f ae92 	beq.w	800f0b4 <_strtod_l+0x43c>
 800f390:	991c      	ldr	r1, [sp, #112]	; 0x70
 800f392:	4648      	mov	r0, r9
 800f394:	f001 ff6e 	bl	8011274 <_Bfree>
 800f398:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800f39a:	931c      	str	r3, [sp, #112]	; 0x70
 800f39c:	2e00      	cmp	r6, #0
 800f39e:	dc7a      	bgt.n	800f496 <_strtod_l+0x81e>
 800f3a0:	9b06      	ldr	r3, [sp, #24]
 800f3a2:	2b00      	cmp	r3, #0
 800f3a4:	dd08      	ble.n	800f3b8 <_strtod_l+0x740>
 800f3a6:	9a16      	ldr	r2, [sp, #88]	; 0x58
 800f3a8:	9905      	ldr	r1, [sp, #20]
 800f3aa:	4648      	mov	r0, r9
 800f3ac:	f002 f8e0 	bl	8011570 <__pow5mult>
 800f3b0:	9005      	str	r0, [sp, #20]
 800f3b2:	2800      	cmp	r0, #0
 800f3b4:	f43f ae7e 	beq.w	800f0b4 <_strtod_l+0x43c>
 800f3b8:	2d00      	cmp	r5, #0
 800f3ba:	dd08      	ble.n	800f3ce <_strtod_l+0x756>
 800f3bc:	462a      	mov	r2, r5
 800f3be:	9905      	ldr	r1, [sp, #20]
 800f3c0:	4648      	mov	r0, r9
 800f3c2:	f002 f923 	bl	801160c <__lshift>
 800f3c6:	9005      	str	r0, [sp, #20]
 800f3c8:	2800      	cmp	r0, #0
 800f3ca:	f43f ae73 	beq.w	800f0b4 <_strtod_l+0x43c>
 800f3ce:	2f00      	cmp	r7, #0
 800f3d0:	dd08      	ble.n	800f3e4 <_strtod_l+0x76c>
 800f3d2:	4641      	mov	r1, r8
 800f3d4:	463a      	mov	r2, r7
 800f3d6:	4648      	mov	r0, r9
 800f3d8:	f002 f918 	bl	801160c <__lshift>
 800f3dc:	4680      	mov	r8, r0
 800f3de:	2800      	cmp	r0, #0
 800f3e0:	f43f ae68 	beq.w	800f0b4 <_strtod_l+0x43c>
 800f3e4:	9a05      	ldr	r2, [sp, #20]
 800f3e6:	991c      	ldr	r1, [sp, #112]	; 0x70
 800f3e8:	4648      	mov	r0, r9
 800f3ea:	f002 f97d 	bl	80116e8 <__mdiff>
 800f3ee:	4604      	mov	r4, r0
 800f3f0:	2800      	cmp	r0, #0
 800f3f2:	f43f ae5f 	beq.w	800f0b4 <_strtod_l+0x43c>
 800f3f6:	68c3      	ldr	r3, [r0, #12]
 800f3f8:	930c      	str	r3, [sp, #48]	; 0x30
 800f3fa:	2300      	movs	r3, #0
 800f3fc:	60c3      	str	r3, [r0, #12]
 800f3fe:	4641      	mov	r1, r8
 800f400:	f002 f958 	bl	80116b4 <__mcmp>
 800f404:	2800      	cmp	r0, #0
 800f406:	da55      	bge.n	800f4b4 <_strtod_l+0x83c>
 800f408:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800f40a:	b9e3      	cbnz	r3, 800f446 <_strtod_l+0x7ce>
 800f40c:	f1ba 0f00 	cmp.w	sl, #0
 800f410:	d119      	bne.n	800f446 <_strtod_l+0x7ce>
 800f412:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800f416:	b9b3      	cbnz	r3, 800f446 <_strtod_l+0x7ce>
 800f418:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 800f41c:	0d1b      	lsrs	r3, r3, #20
 800f41e:	051b      	lsls	r3, r3, #20
 800f420:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 800f424:	d90f      	bls.n	800f446 <_strtod_l+0x7ce>
 800f426:	6963      	ldr	r3, [r4, #20]
 800f428:	b913      	cbnz	r3, 800f430 <_strtod_l+0x7b8>
 800f42a:	6923      	ldr	r3, [r4, #16]
 800f42c:	2b01      	cmp	r3, #1
 800f42e:	dd0a      	ble.n	800f446 <_strtod_l+0x7ce>
 800f430:	4621      	mov	r1, r4
 800f432:	2201      	movs	r2, #1
 800f434:	4648      	mov	r0, r9
 800f436:	f002 f8e9 	bl	801160c <__lshift>
 800f43a:	4641      	mov	r1, r8
 800f43c:	4604      	mov	r4, r0
 800f43e:	f002 f939 	bl	80116b4 <__mcmp>
 800f442:	2800      	cmp	r0, #0
 800f444:	dc67      	bgt.n	800f516 <_strtod_l+0x89e>
 800f446:	9b04      	ldr	r3, [sp, #16]
 800f448:	2b00      	cmp	r3, #0
 800f44a:	d171      	bne.n	800f530 <_strtod_l+0x8b8>
 800f44c:	e63d      	b.n	800f0ca <_strtod_l+0x452>
 800f44e:	f018 0f01 	tst.w	r8, #1
 800f452:	d004      	beq.n	800f45e <_strtod_l+0x7e6>
 800f454:	e9d5 2300 	ldrd	r2, r3, [r5]
 800f458:	f7f1 f8f6 	bl	8000648 <__aeabi_dmul>
 800f45c:	2301      	movs	r3, #1
 800f45e:	ea4f 0868 	mov.w	r8, r8, asr #1
 800f462:	3508      	adds	r5, #8
 800f464:	e6e5      	b.n	800f232 <_strtod_l+0x5ba>
 800f466:	f04f 32ff 	mov.w	r2, #4294967295
 800f46a:	fa02 f303 	lsl.w	r3, r2, r3
 800f46e:	ea03 0a0a 	and.w	sl, r3, sl
 800f472:	e6ff      	b.n	800f274 <_strtod_l+0x5fc>
 800f474:	f1c6 467f 	rsb	r6, r6, #4278190080	; 0xff000000
 800f478:	f506 067f 	add.w	r6, r6, #16711680	; 0xff0000
 800f47c:	f506 467b 	add.w	r6, r6, #64256	; 0xfb00
 800f480:	36e2      	adds	r6, #226	; 0xe2
 800f482:	fa01 f306 	lsl.w	r3, r1, r6
 800f486:	930a      	str	r3, [sp, #40]	; 0x28
 800f488:	910f      	str	r1, [sp, #60]	; 0x3c
 800f48a:	e75d      	b.n	800f348 <_strtod_l+0x6d0>
 800f48c:	2300      	movs	r3, #0
 800f48e:	930a      	str	r3, [sp, #40]	; 0x28
 800f490:	2301      	movs	r3, #1
 800f492:	930f      	str	r3, [sp, #60]	; 0x3c
 800f494:	e758      	b.n	800f348 <_strtod_l+0x6d0>
 800f496:	4632      	mov	r2, r6
 800f498:	991c      	ldr	r1, [sp, #112]	; 0x70
 800f49a:	4648      	mov	r0, r9
 800f49c:	f002 f8b6 	bl	801160c <__lshift>
 800f4a0:	901c      	str	r0, [sp, #112]	; 0x70
 800f4a2:	2800      	cmp	r0, #0
 800f4a4:	f47f af7c 	bne.w	800f3a0 <_strtod_l+0x728>
 800f4a8:	e604      	b.n	800f0b4 <_strtod_l+0x43c>
 800f4aa:	bf00      	nop
 800f4ac:	08014c68 	.word	0x08014c68
 800f4b0:	fffffc02 	.word	0xfffffc02
 800f4b4:	465d      	mov	r5, fp
 800f4b6:	f040 8086 	bne.w	800f5c6 <_strtod_l+0x94e>
 800f4ba:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800f4bc:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800f4c0:	b32a      	cbz	r2, 800f50e <_strtod_l+0x896>
 800f4c2:	4aaf      	ldr	r2, [pc, #700]	; (800f780 <_strtod_l+0xb08>)
 800f4c4:	4293      	cmp	r3, r2
 800f4c6:	d153      	bne.n	800f570 <_strtod_l+0x8f8>
 800f4c8:	9b04      	ldr	r3, [sp, #16]
 800f4ca:	4650      	mov	r0, sl
 800f4cc:	b1d3      	cbz	r3, 800f504 <_strtod_l+0x88c>
 800f4ce:	4aad      	ldr	r2, [pc, #692]	; (800f784 <_strtod_l+0xb0c>)
 800f4d0:	402a      	ands	r2, r5
 800f4d2:	f1b2 6fd4 	cmp.w	r2, #111149056	; 0x6a00000
 800f4d6:	f04f 31ff 	mov.w	r1, #4294967295
 800f4da:	d816      	bhi.n	800f50a <_strtod_l+0x892>
 800f4dc:	0d12      	lsrs	r2, r2, #20
 800f4de:	f1c2 036b 	rsb	r3, r2, #107	; 0x6b
 800f4e2:	fa01 f303 	lsl.w	r3, r1, r3
 800f4e6:	4298      	cmp	r0, r3
 800f4e8:	d142      	bne.n	800f570 <_strtod_l+0x8f8>
 800f4ea:	4ba7      	ldr	r3, [pc, #668]	; (800f788 <_strtod_l+0xb10>)
 800f4ec:	429d      	cmp	r5, r3
 800f4ee:	d102      	bne.n	800f4f6 <_strtod_l+0x87e>
 800f4f0:	3001      	adds	r0, #1
 800f4f2:	f43f addf 	beq.w	800f0b4 <_strtod_l+0x43c>
 800f4f6:	4ba3      	ldr	r3, [pc, #652]	; (800f784 <_strtod_l+0xb0c>)
 800f4f8:	402b      	ands	r3, r5
 800f4fa:	f503 1b80 	add.w	fp, r3, #1048576	; 0x100000
 800f4fe:	f04f 0a00 	mov.w	sl, #0
 800f502:	e7a0      	b.n	800f446 <_strtod_l+0x7ce>
 800f504:	f04f 33ff 	mov.w	r3, #4294967295
 800f508:	e7ed      	b.n	800f4e6 <_strtod_l+0x86e>
 800f50a:	460b      	mov	r3, r1
 800f50c:	e7eb      	b.n	800f4e6 <_strtod_l+0x86e>
 800f50e:	bb7b      	cbnz	r3, 800f570 <_strtod_l+0x8f8>
 800f510:	f1ba 0f00 	cmp.w	sl, #0
 800f514:	d12c      	bne.n	800f570 <_strtod_l+0x8f8>
 800f516:	9904      	ldr	r1, [sp, #16]
 800f518:	4a9a      	ldr	r2, [pc, #616]	; (800f784 <_strtod_l+0xb0c>)
 800f51a:	465b      	mov	r3, fp
 800f51c:	b1f1      	cbz	r1, 800f55c <_strtod_l+0x8e4>
 800f51e:	ea02 010b 	and.w	r1, r2, fp
 800f522:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 800f526:	dc19      	bgt.n	800f55c <_strtod_l+0x8e4>
 800f528:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 800f52c:	f77f ae5b 	ble.w	800f1e6 <_strtod_l+0x56e>
 800f530:	4a96      	ldr	r2, [pc, #600]	; (800f78c <_strtod_l+0xb14>)
 800f532:	2300      	movs	r3, #0
 800f534:	e9cd 3214 	strd	r3, r2, [sp, #80]	; 0x50
 800f538:	4650      	mov	r0, sl
 800f53a:	4659      	mov	r1, fp
 800f53c:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	; 0x50
 800f540:	f7f1 f882 	bl	8000648 <__aeabi_dmul>
 800f544:	4682      	mov	sl, r0
 800f546:	468b      	mov	fp, r1
 800f548:	2900      	cmp	r1, #0
 800f54a:	f47f adbe 	bne.w	800f0ca <_strtod_l+0x452>
 800f54e:	2800      	cmp	r0, #0
 800f550:	f47f adbb 	bne.w	800f0ca <_strtod_l+0x452>
 800f554:	2322      	movs	r3, #34	; 0x22
 800f556:	f8c9 3000 	str.w	r3, [r9]
 800f55a:	e5b6      	b.n	800f0ca <_strtod_l+0x452>
 800f55c:	4013      	ands	r3, r2
 800f55e:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 800f562:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 800f566:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 800f56a:	f04f 3aff 	mov.w	sl, #4294967295
 800f56e:	e76a      	b.n	800f446 <_strtod_l+0x7ce>
 800f570:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800f572:	b193      	cbz	r3, 800f59a <_strtod_l+0x922>
 800f574:	422b      	tst	r3, r5
 800f576:	f43f af66 	beq.w	800f446 <_strtod_l+0x7ce>
 800f57a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800f57c:	9a04      	ldr	r2, [sp, #16]
 800f57e:	4650      	mov	r0, sl
 800f580:	4659      	mov	r1, fp
 800f582:	b173      	cbz	r3, 800f5a2 <_strtod_l+0x92a>
 800f584:	f7ff fb5a 	bl	800ec3c <sulp>
 800f588:	4602      	mov	r2, r0
 800f58a:	460b      	mov	r3, r1
 800f58c:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800f590:	f7f0 fea4 	bl	80002dc <__adddf3>
 800f594:	4682      	mov	sl, r0
 800f596:	468b      	mov	fp, r1
 800f598:	e755      	b.n	800f446 <_strtod_l+0x7ce>
 800f59a:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800f59c:	ea13 0f0a 	tst.w	r3, sl
 800f5a0:	e7e9      	b.n	800f576 <_strtod_l+0x8fe>
 800f5a2:	f7ff fb4b 	bl	800ec3c <sulp>
 800f5a6:	4602      	mov	r2, r0
 800f5a8:	460b      	mov	r3, r1
 800f5aa:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800f5ae:	f7f0 fe93 	bl	80002d8 <__aeabi_dsub>
 800f5b2:	2200      	movs	r2, #0
 800f5b4:	2300      	movs	r3, #0
 800f5b6:	4682      	mov	sl, r0
 800f5b8:	468b      	mov	fp, r1
 800f5ba:	f7f1 faad 	bl	8000b18 <__aeabi_dcmpeq>
 800f5be:	2800      	cmp	r0, #0
 800f5c0:	f47f ae11 	bne.w	800f1e6 <_strtod_l+0x56e>
 800f5c4:	e73f      	b.n	800f446 <_strtod_l+0x7ce>
 800f5c6:	4641      	mov	r1, r8
 800f5c8:	4620      	mov	r0, r4
 800f5ca:	f002 f9b0 	bl	801192e <__ratio>
 800f5ce:	ec57 6b10 	vmov	r6, r7, d0
 800f5d2:	2200      	movs	r2, #0
 800f5d4:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800f5d8:	ee10 0a10 	vmov	r0, s0
 800f5dc:	4639      	mov	r1, r7
 800f5de:	f7f1 faaf 	bl	8000b40 <__aeabi_dcmple>
 800f5e2:	2800      	cmp	r0, #0
 800f5e4:	d077      	beq.n	800f6d6 <_strtod_l+0xa5e>
 800f5e6:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800f5e8:	2b00      	cmp	r3, #0
 800f5ea:	d04a      	beq.n	800f682 <_strtod_l+0xa0a>
 800f5ec:	4b68      	ldr	r3, [pc, #416]	; (800f790 <_strtod_l+0xb18>)
 800f5ee:	2200      	movs	r2, #0
 800f5f0:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 800f5f4:	4f66      	ldr	r7, [pc, #408]	; (800f790 <_strtod_l+0xb18>)
 800f5f6:	2600      	movs	r6, #0
 800f5f8:	4b62      	ldr	r3, [pc, #392]	; (800f784 <_strtod_l+0xb0c>)
 800f5fa:	402b      	ands	r3, r5
 800f5fc:	930f      	str	r3, [sp, #60]	; 0x3c
 800f5fe:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800f600:	4b64      	ldr	r3, [pc, #400]	; (800f794 <_strtod_l+0xb1c>)
 800f602:	429a      	cmp	r2, r3
 800f604:	f040 80ce 	bne.w	800f7a4 <_strtod_l+0xb2c>
 800f608:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 800f60c:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 800f610:	f1a5 7b54 	sub.w	fp, r5, #55574528	; 0x3500000
 800f614:	ec4b ab10 	vmov	d0, sl, fp
 800f618:	e9cd 2314 	strd	r2, r3, [sp, #80]	; 0x50
 800f61c:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 800f620:	f002 f8c0 	bl	80117a4 <__ulp>
 800f624:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 800f628:	ec53 2b10 	vmov	r2, r3, d0
 800f62c:	f7f1 f80c 	bl	8000648 <__aeabi_dmul>
 800f630:	4652      	mov	r2, sl
 800f632:	465b      	mov	r3, fp
 800f634:	f7f0 fe52 	bl	80002dc <__adddf3>
 800f638:	460b      	mov	r3, r1
 800f63a:	4952      	ldr	r1, [pc, #328]	; (800f784 <_strtod_l+0xb0c>)
 800f63c:	4a56      	ldr	r2, [pc, #344]	; (800f798 <_strtod_l+0xb20>)
 800f63e:	4019      	ands	r1, r3
 800f640:	4291      	cmp	r1, r2
 800f642:	4682      	mov	sl, r0
 800f644:	d95b      	bls.n	800f6fe <_strtod_l+0xa86>
 800f646:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800f648:	f102 7254 	add.w	r2, r2, #55574528	; 0x3500000
 800f64c:	4293      	cmp	r3, r2
 800f64e:	d103      	bne.n	800f658 <_strtod_l+0x9e0>
 800f650:	9b08      	ldr	r3, [sp, #32]
 800f652:	3301      	adds	r3, #1
 800f654:	f43f ad2e 	beq.w	800f0b4 <_strtod_l+0x43c>
 800f658:	f8df b12c 	ldr.w	fp, [pc, #300]	; 800f788 <_strtod_l+0xb10>
 800f65c:	f04f 3aff 	mov.w	sl, #4294967295
 800f660:	991c      	ldr	r1, [sp, #112]	; 0x70
 800f662:	4648      	mov	r0, r9
 800f664:	f001 fe06 	bl	8011274 <_Bfree>
 800f668:	9905      	ldr	r1, [sp, #20]
 800f66a:	4648      	mov	r0, r9
 800f66c:	f001 fe02 	bl	8011274 <_Bfree>
 800f670:	4641      	mov	r1, r8
 800f672:	4648      	mov	r0, r9
 800f674:	f001 fdfe 	bl	8011274 <_Bfree>
 800f678:	4621      	mov	r1, r4
 800f67a:	4648      	mov	r0, r9
 800f67c:	f001 fdfa 	bl	8011274 <_Bfree>
 800f680:	e619      	b.n	800f2b6 <_strtod_l+0x63e>
 800f682:	f1ba 0f00 	cmp.w	sl, #0
 800f686:	d11a      	bne.n	800f6be <_strtod_l+0xa46>
 800f688:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800f68c:	b9eb      	cbnz	r3, 800f6ca <_strtod_l+0xa52>
 800f68e:	2200      	movs	r2, #0
 800f690:	4b3f      	ldr	r3, [pc, #252]	; (800f790 <_strtod_l+0xb18>)
 800f692:	4630      	mov	r0, r6
 800f694:	4639      	mov	r1, r7
 800f696:	f7f1 fa49 	bl	8000b2c <__aeabi_dcmplt>
 800f69a:	b9c8      	cbnz	r0, 800f6d0 <_strtod_l+0xa58>
 800f69c:	4630      	mov	r0, r6
 800f69e:	4639      	mov	r1, r7
 800f6a0:	2200      	movs	r2, #0
 800f6a2:	4b3e      	ldr	r3, [pc, #248]	; (800f79c <_strtod_l+0xb24>)
 800f6a4:	f7f0 ffd0 	bl	8000648 <__aeabi_dmul>
 800f6a8:	4606      	mov	r6, r0
 800f6aa:	460f      	mov	r7, r1
 800f6ac:	f107 4300 	add.w	r3, r7, #2147483648	; 0x80000000
 800f6b0:	9618      	str	r6, [sp, #96]	; 0x60
 800f6b2:	9319      	str	r3, [sp, #100]	; 0x64
 800f6b4:	e9dd 2318 	ldrd	r2, r3, [sp, #96]	; 0x60
 800f6b8:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 800f6bc:	e79c      	b.n	800f5f8 <_strtod_l+0x980>
 800f6be:	f1ba 0f01 	cmp.w	sl, #1
 800f6c2:	d102      	bne.n	800f6ca <_strtod_l+0xa52>
 800f6c4:	2d00      	cmp	r5, #0
 800f6c6:	f43f ad8e 	beq.w	800f1e6 <_strtod_l+0x56e>
 800f6ca:	2200      	movs	r2, #0
 800f6cc:	4b34      	ldr	r3, [pc, #208]	; (800f7a0 <_strtod_l+0xb28>)
 800f6ce:	e78f      	b.n	800f5f0 <_strtod_l+0x978>
 800f6d0:	2600      	movs	r6, #0
 800f6d2:	4f32      	ldr	r7, [pc, #200]	; (800f79c <_strtod_l+0xb24>)
 800f6d4:	e7ea      	b.n	800f6ac <_strtod_l+0xa34>
 800f6d6:	4b31      	ldr	r3, [pc, #196]	; (800f79c <_strtod_l+0xb24>)
 800f6d8:	4630      	mov	r0, r6
 800f6da:	4639      	mov	r1, r7
 800f6dc:	2200      	movs	r2, #0
 800f6de:	f7f0 ffb3 	bl	8000648 <__aeabi_dmul>
 800f6e2:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800f6e4:	4606      	mov	r6, r0
 800f6e6:	460f      	mov	r7, r1
 800f6e8:	b933      	cbnz	r3, 800f6f8 <_strtod_l+0xa80>
 800f6ea:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800f6ee:	9010      	str	r0, [sp, #64]	; 0x40
 800f6f0:	9311      	str	r3, [sp, #68]	; 0x44
 800f6f2:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 800f6f6:	e7df      	b.n	800f6b8 <_strtod_l+0xa40>
 800f6f8:	e9cd 6710 	strd	r6, r7, [sp, #64]	; 0x40
 800f6fc:	e7f9      	b.n	800f6f2 <_strtod_l+0xa7a>
 800f6fe:	f103 7b54 	add.w	fp, r3, #55574528	; 0x3500000
 800f702:	9b04      	ldr	r3, [sp, #16]
 800f704:	2b00      	cmp	r3, #0
 800f706:	d1ab      	bne.n	800f660 <_strtod_l+0x9e8>
 800f708:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 800f70c:	0d1b      	lsrs	r3, r3, #20
 800f70e:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800f710:	051b      	lsls	r3, r3, #20
 800f712:	429a      	cmp	r2, r3
 800f714:	465d      	mov	r5, fp
 800f716:	d1a3      	bne.n	800f660 <_strtod_l+0x9e8>
 800f718:	4639      	mov	r1, r7
 800f71a:	4630      	mov	r0, r6
 800f71c:	f7f1 fa44 	bl	8000ba8 <__aeabi_d2iz>
 800f720:	f7f0 ff28 	bl	8000574 <__aeabi_i2d>
 800f724:	460b      	mov	r3, r1
 800f726:	4602      	mov	r2, r0
 800f728:	4639      	mov	r1, r7
 800f72a:	4630      	mov	r0, r6
 800f72c:	f7f0 fdd4 	bl	80002d8 <__aeabi_dsub>
 800f730:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800f732:	4606      	mov	r6, r0
 800f734:	460f      	mov	r7, r1
 800f736:	b933      	cbnz	r3, 800f746 <_strtod_l+0xace>
 800f738:	f1ba 0f00 	cmp.w	sl, #0
 800f73c:	d103      	bne.n	800f746 <_strtod_l+0xace>
 800f73e:	f3cb 0513 	ubfx	r5, fp, #0, #20
 800f742:	2d00      	cmp	r5, #0
 800f744:	d06d      	beq.n	800f822 <_strtod_l+0xbaa>
 800f746:	a30a      	add	r3, pc, #40	; (adr r3, 800f770 <_strtod_l+0xaf8>)
 800f748:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f74c:	4630      	mov	r0, r6
 800f74e:	4639      	mov	r1, r7
 800f750:	f7f1 f9ec 	bl	8000b2c <__aeabi_dcmplt>
 800f754:	2800      	cmp	r0, #0
 800f756:	f47f acb8 	bne.w	800f0ca <_strtod_l+0x452>
 800f75a:	a307      	add	r3, pc, #28	; (adr r3, 800f778 <_strtod_l+0xb00>)
 800f75c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f760:	4630      	mov	r0, r6
 800f762:	4639      	mov	r1, r7
 800f764:	f7f1 fa00 	bl	8000b68 <__aeabi_dcmpgt>
 800f768:	2800      	cmp	r0, #0
 800f76a:	f43f af79 	beq.w	800f660 <_strtod_l+0x9e8>
 800f76e:	e4ac      	b.n	800f0ca <_strtod_l+0x452>
 800f770:	94a03595 	.word	0x94a03595
 800f774:	3fdfffff 	.word	0x3fdfffff
 800f778:	35afe535 	.word	0x35afe535
 800f77c:	3fe00000 	.word	0x3fe00000
 800f780:	000fffff 	.word	0x000fffff
 800f784:	7ff00000 	.word	0x7ff00000
 800f788:	7fefffff 	.word	0x7fefffff
 800f78c:	39500000 	.word	0x39500000
 800f790:	3ff00000 	.word	0x3ff00000
 800f794:	7fe00000 	.word	0x7fe00000
 800f798:	7c9fffff 	.word	0x7c9fffff
 800f79c:	3fe00000 	.word	0x3fe00000
 800f7a0:	bff00000 	.word	0xbff00000
 800f7a4:	9b04      	ldr	r3, [sp, #16]
 800f7a6:	b333      	cbz	r3, 800f7f6 <_strtod_l+0xb7e>
 800f7a8:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800f7aa:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 800f7ae:	d822      	bhi.n	800f7f6 <_strtod_l+0xb7e>
 800f7b0:	a327      	add	r3, pc, #156	; (adr r3, 800f850 <_strtod_l+0xbd8>)
 800f7b2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f7b6:	4630      	mov	r0, r6
 800f7b8:	4639      	mov	r1, r7
 800f7ba:	f7f1 f9c1 	bl	8000b40 <__aeabi_dcmple>
 800f7be:	b1a0      	cbz	r0, 800f7ea <_strtod_l+0xb72>
 800f7c0:	4639      	mov	r1, r7
 800f7c2:	4630      	mov	r0, r6
 800f7c4:	f7f1 fa18 	bl	8000bf8 <__aeabi_d2uiz>
 800f7c8:	2800      	cmp	r0, #0
 800f7ca:	bf08      	it	eq
 800f7cc:	2001      	moveq	r0, #1
 800f7ce:	f7f0 fec1 	bl	8000554 <__aeabi_ui2d>
 800f7d2:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800f7d4:	4606      	mov	r6, r0
 800f7d6:	460f      	mov	r7, r1
 800f7d8:	bb03      	cbnz	r3, 800f81c <_strtod_l+0xba4>
 800f7da:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800f7de:	9012      	str	r0, [sp, #72]	; 0x48
 800f7e0:	9313      	str	r3, [sp, #76]	; 0x4c
 800f7e2:	e9dd 2312 	ldrd	r2, r3, [sp, #72]	; 0x48
 800f7e6:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 800f7ea:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800f7ec:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800f7ee:	f103 63d6 	add.w	r3, r3, #112197632	; 0x6b00000
 800f7f2:	1a9b      	subs	r3, r3, r2
 800f7f4:	930b      	str	r3, [sp, #44]	; 0x2c
 800f7f6:	ed9d 0b08 	vldr	d0, [sp, #32]
 800f7fa:	e9dd ab0a 	ldrd	sl, fp, [sp, #40]	; 0x28
 800f7fe:	f001 ffd1 	bl	80117a4 <__ulp>
 800f802:	4650      	mov	r0, sl
 800f804:	ec53 2b10 	vmov	r2, r3, d0
 800f808:	4659      	mov	r1, fp
 800f80a:	f7f0 ff1d 	bl	8000648 <__aeabi_dmul>
 800f80e:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 800f812:	f7f0 fd63 	bl	80002dc <__adddf3>
 800f816:	4682      	mov	sl, r0
 800f818:	468b      	mov	fp, r1
 800f81a:	e772      	b.n	800f702 <_strtod_l+0xa8a>
 800f81c:	e9cd 6712 	strd	r6, r7, [sp, #72]	; 0x48
 800f820:	e7df      	b.n	800f7e2 <_strtod_l+0xb6a>
 800f822:	a30d      	add	r3, pc, #52	; (adr r3, 800f858 <_strtod_l+0xbe0>)
 800f824:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f828:	f7f1 f980 	bl	8000b2c <__aeabi_dcmplt>
 800f82c:	e79c      	b.n	800f768 <_strtod_l+0xaf0>
 800f82e:	2300      	movs	r3, #0
 800f830:	930d      	str	r3, [sp, #52]	; 0x34
 800f832:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 800f834:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800f836:	6013      	str	r3, [r2, #0]
 800f838:	f7ff ba61 	b.w	800ecfe <_strtod_l+0x86>
 800f83c:	2b65      	cmp	r3, #101	; 0x65
 800f83e:	f04f 0200 	mov.w	r2, #0
 800f842:	f43f ab4e 	beq.w	800eee2 <_strtod_l+0x26a>
 800f846:	2101      	movs	r1, #1
 800f848:	4614      	mov	r4, r2
 800f84a:	9104      	str	r1, [sp, #16]
 800f84c:	f7ff bacb 	b.w	800ede6 <_strtod_l+0x16e>
 800f850:	ffc00000 	.word	0xffc00000
 800f854:	41dfffff 	.word	0x41dfffff
 800f858:	94a03595 	.word	0x94a03595
 800f85c:	3fcfffff 	.word	0x3fcfffff

0800f860 <_strtod_r>:
 800f860:	4b05      	ldr	r3, [pc, #20]	; (800f878 <_strtod_r+0x18>)
 800f862:	681b      	ldr	r3, [r3, #0]
 800f864:	b410      	push	{r4}
 800f866:	6a1b      	ldr	r3, [r3, #32]
 800f868:	4c04      	ldr	r4, [pc, #16]	; (800f87c <_strtod_r+0x1c>)
 800f86a:	2b00      	cmp	r3, #0
 800f86c:	bf08      	it	eq
 800f86e:	4623      	moveq	r3, r4
 800f870:	f85d 4b04 	ldr.w	r4, [sp], #4
 800f874:	f7ff ba00 	b.w	800ec78 <_strtod_l>
 800f878:	20000020 	.word	0x20000020
 800f87c:	20000084 	.word	0x20000084

0800f880 <_strtol_l.isra.0>:
 800f880:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800f884:	4680      	mov	r8, r0
 800f886:	4689      	mov	r9, r1
 800f888:	4692      	mov	sl, r2
 800f88a:	461e      	mov	r6, r3
 800f88c:	460f      	mov	r7, r1
 800f88e:	463d      	mov	r5, r7
 800f890:	9808      	ldr	r0, [sp, #32]
 800f892:	f815 4b01 	ldrb.w	r4, [r5], #1
 800f896:	f001 fc27 	bl	80110e8 <__locale_ctype_ptr_l>
 800f89a:	4420      	add	r0, r4
 800f89c:	7843      	ldrb	r3, [r0, #1]
 800f89e:	f013 0308 	ands.w	r3, r3, #8
 800f8a2:	d132      	bne.n	800f90a <_strtol_l.isra.0+0x8a>
 800f8a4:	2c2d      	cmp	r4, #45	; 0x2d
 800f8a6:	d132      	bne.n	800f90e <_strtol_l.isra.0+0x8e>
 800f8a8:	787c      	ldrb	r4, [r7, #1]
 800f8aa:	1cbd      	adds	r5, r7, #2
 800f8ac:	2201      	movs	r2, #1
 800f8ae:	2e00      	cmp	r6, #0
 800f8b0:	d05d      	beq.n	800f96e <_strtol_l.isra.0+0xee>
 800f8b2:	2e10      	cmp	r6, #16
 800f8b4:	d109      	bne.n	800f8ca <_strtol_l.isra.0+0x4a>
 800f8b6:	2c30      	cmp	r4, #48	; 0x30
 800f8b8:	d107      	bne.n	800f8ca <_strtol_l.isra.0+0x4a>
 800f8ba:	782b      	ldrb	r3, [r5, #0]
 800f8bc:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 800f8c0:	2b58      	cmp	r3, #88	; 0x58
 800f8c2:	d14f      	bne.n	800f964 <_strtol_l.isra.0+0xe4>
 800f8c4:	786c      	ldrb	r4, [r5, #1]
 800f8c6:	2610      	movs	r6, #16
 800f8c8:	3502      	adds	r5, #2
 800f8ca:	2a00      	cmp	r2, #0
 800f8cc:	bf14      	ite	ne
 800f8ce:	f04f 4100 	movne.w	r1, #2147483648	; 0x80000000
 800f8d2:	f06f 4100 	mvneq.w	r1, #2147483648	; 0x80000000
 800f8d6:	2700      	movs	r7, #0
 800f8d8:	fbb1 fcf6 	udiv	ip, r1, r6
 800f8dc:	4638      	mov	r0, r7
 800f8de:	fb06 1e1c 	mls	lr, r6, ip, r1
 800f8e2:	f1a4 0330 	sub.w	r3, r4, #48	; 0x30
 800f8e6:	2b09      	cmp	r3, #9
 800f8e8:	d817      	bhi.n	800f91a <_strtol_l.isra.0+0x9a>
 800f8ea:	461c      	mov	r4, r3
 800f8ec:	42a6      	cmp	r6, r4
 800f8ee:	dd23      	ble.n	800f938 <_strtol_l.isra.0+0xb8>
 800f8f0:	1c7b      	adds	r3, r7, #1
 800f8f2:	d007      	beq.n	800f904 <_strtol_l.isra.0+0x84>
 800f8f4:	4584      	cmp	ip, r0
 800f8f6:	d31c      	bcc.n	800f932 <_strtol_l.isra.0+0xb2>
 800f8f8:	d101      	bne.n	800f8fe <_strtol_l.isra.0+0x7e>
 800f8fa:	45a6      	cmp	lr, r4
 800f8fc:	db19      	blt.n	800f932 <_strtol_l.isra.0+0xb2>
 800f8fe:	fb00 4006 	mla	r0, r0, r6, r4
 800f902:	2701      	movs	r7, #1
 800f904:	f815 4b01 	ldrb.w	r4, [r5], #1
 800f908:	e7eb      	b.n	800f8e2 <_strtol_l.isra.0+0x62>
 800f90a:	462f      	mov	r7, r5
 800f90c:	e7bf      	b.n	800f88e <_strtol_l.isra.0+0xe>
 800f90e:	2c2b      	cmp	r4, #43	; 0x2b
 800f910:	bf04      	itt	eq
 800f912:	1cbd      	addeq	r5, r7, #2
 800f914:	787c      	ldrbeq	r4, [r7, #1]
 800f916:	461a      	mov	r2, r3
 800f918:	e7c9      	b.n	800f8ae <_strtol_l.isra.0+0x2e>
 800f91a:	f1a4 0341 	sub.w	r3, r4, #65	; 0x41
 800f91e:	2b19      	cmp	r3, #25
 800f920:	d801      	bhi.n	800f926 <_strtol_l.isra.0+0xa6>
 800f922:	3c37      	subs	r4, #55	; 0x37
 800f924:	e7e2      	b.n	800f8ec <_strtol_l.isra.0+0x6c>
 800f926:	f1a4 0361 	sub.w	r3, r4, #97	; 0x61
 800f92a:	2b19      	cmp	r3, #25
 800f92c:	d804      	bhi.n	800f938 <_strtol_l.isra.0+0xb8>
 800f92e:	3c57      	subs	r4, #87	; 0x57
 800f930:	e7dc      	b.n	800f8ec <_strtol_l.isra.0+0x6c>
 800f932:	f04f 37ff 	mov.w	r7, #4294967295
 800f936:	e7e5      	b.n	800f904 <_strtol_l.isra.0+0x84>
 800f938:	1c7b      	adds	r3, r7, #1
 800f93a:	d108      	bne.n	800f94e <_strtol_l.isra.0+0xce>
 800f93c:	2322      	movs	r3, #34	; 0x22
 800f93e:	f8c8 3000 	str.w	r3, [r8]
 800f942:	4608      	mov	r0, r1
 800f944:	f1ba 0f00 	cmp.w	sl, #0
 800f948:	d107      	bne.n	800f95a <_strtol_l.isra.0+0xda>
 800f94a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800f94e:	b102      	cbz	r2, 800f952 <_strtol_l.isra.0+0xd2>
 800f950:	4240      	negs	r0, r0
 800f952:	f1ba 0f00 	cmp.w	sl, #0
 800f956:	d0f8      	beq.n	800f94a <_strtol_l.isra.0+0xca>
 800f958:	b10f      	cbz	r7, 800f95e <_strtol_l.isra.0+0xde>
 800f95a:	f105 39ff 	add.w	r9, r5, #4294967295
 800f95e:	f8ca 9000 	str.w	r9, [sl]
 800f962:	e7f2      	b.n	800f94a <_strtol_l.isra.0+0xca>
 800f964:	2430      	movs	r4, #48	; 0x30
 800f966:	2e00      	cmp	r6, #0
 800f968:	d1af      	bne.n	800f8ca <_strtol_l.isra.0+0x4a>
 800f96a:	2608      	movs	r6, #8
 800f96c:	e7ad      	b.n	800f8ca <_strtol_l.isra.0+0x4a>
 800f96e:	2c30      	cmp	r4, #48	; 0x30
 800f970:	d0a3      	beq.n	800f8ba <_strtol_l.isra.0+0x3a>
 800f972:	260a      	movs	r6, #10
 800f974:	e7a9      	b.n	800f8ca <_strtol_l.isra.0+0x4a>
	...

0800f978 <_strtol_r>:
 800f978:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800f97a:	4c06      	ldr	r4, [pc, #24]	; (800f994 <_strtol_r+0x1c>)
 800f97c:	4d06      	ldr	r5, [pc, #24]	; (800f998 <_strtol_r+0x20>)
 800f97e:	6824      	ldr	r4, [r4, #0]
 800f980:	6a24      	ldr	r4, [r4, #32]
 800f982:	2c00      	cmp	r4, #0
 800f984:	bf08      	it	eq
 800f986:	462c      	moveq	r4, r5
 800f988:	9400      	str	r4, [sp, #0]
 800f98a:	f7ff ff79 	bl	800f880 <_strtol_l.isra.0>
 800f98e:	b003      	add	sp, #12
 800f990:	bd30      	pop	{r4, r5, pc}
 800f992:	bf00      	nop
 800f994:	20000020 	.word	0x20000020
 800f998:	20000084 	.word	0x20000084

0800f99c <__swbuf_r>:
 800f99c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f99e:	460e      	mov	r6, r1
 800f9a0:	4614      	mov	r4, r2
 800f9a2:	4605      	mov	r5, r0
 800f9a4:	b118      	cbz	r0, 800f9ae <__swbuf_r+0x12>
 800f9a6:	6983      	ldr	r3, [r0, #24]
 800f9a8:	b90b      	cbnz	r3, 800f9ae <__swbuf_r+0x12>
 800f9aa:	f000 ffed 	bl	8010988 <__sinit>
 800f9ae:	4b21      	ldr	r3, [pc, #132]	; (800fa34 <__swbuf_r+0x98>)
 800f9b0:	429c      	cmp	r4, r3
 800f9b2:	d12a      	bne.n	800fa0a <__swbuf_r+0x6e>
 800f9b4:	686c      	ldr	r4, [r5, #4]
 800f9b6:	69a3      	ldr	r3, [r4, #24]
 800f9b8:	60a3      	str	r3, [r4, #8]
 800f9ba:	89a3      	ldrh	r3, [r4, #12]
 800f9bc:	071a      	lsls	r2, r3, #28
 800f9be:	d52e      	bpl.n	800fa1e <__swbuf_r+0x82>
 800f9c0:	6923      	ldr	r3, [r4, #16]
 800f9c2:	b363      	cbz	r3, 800fa1e <__swbuf_r+0x82>
 800f9c4:	6923      	ldr	r3, [r4, #16]
 800f9c6:	6820      	ldr	r0, [r4, #0]
 800f9c8:	1ac0      	subs	r0, r0, r3
 800f9ca:	6963      	ldr	r3, [r4, #20]
 800f9cc:	b2f6      	uxtb	r6, r6
 800f9ce:	4283      	cmp	r3, r0
 800f9d0:	4637      	mov	r7, r6
 800f9d2:	dc04      	bgt.n	800f9de <__swbuf_r+0x42>
 800f9d4:	4621      	mov	r1, r4
 800f9d6:	4628      	mov	r0, r5
 800f9d8:	f000 ff6c 	bl	80108b4 <_fflush_r>
 800f9dc:	bb28      	cbnz	r0, 800fa2a <__swbuf_r+0x8e>
 800f9de:	68a3      	ldr	r3, [r4, #8]
 800f9e0:	3b01      	subs	r3, #1
 800f9e2:	60a3      	str	r3, [r4, #8]
 800f9e4:	6823      	ldr	r3, [r4, #0]
 800f9e6:	1c5a      	adds	r2, r3, #1
 800f9e8:	6022      	str	r2, [r4, #0]
 800f9ea:	701e      	strb	r6, [r3, #0]
 800f9ec:	6963      	ldr	r3, [r4, #20]
 800f9ee:	3001      	adds	r0, #1
 800f9f0:	4283      	cmp	r3, r0
 800f9f2:	d004      	beq.n	800f9fe <__swbuf_r+0x62>
 800f9f4:	89a3      	ldrh	r3, [r4, #12]
 800f9f6:	07db      	lsls	r3, r3, #31
 800f9f8:	d519      	bpl.n	800fa2e <__swbuf_r+0x92>
 800f9fa:	2e0a      	cmp	r6, #10
 800f9fc:	d117      	bne.n	800fa2e <__swbuf_r+0x92>
 800f9fe:	4621      	mov	r1, r4
 800fa00:	4628      	mov	r0, r5
 800fa02:	f000 ff57 	bl	80108b4 <_fflush_r>
 800fa06:	b190      	cbz	r0, 800fa2e <__swbuf_r+0x92>
 800fa08:	e00f      	b.n	800fa2a <__swbuf_r+0x8e>
 800fa0a:	4b0b      	ldr	r3, [pc, #44]	; (800fa38 <__swbuf_r+0x9c>)
 800fa0c:	429c      	cmp	r4, r3
 800fa0e:	d101      	bne.n	800fa14 <__swbuf_r+0x78>
 800fa10:	68ac      	ldr	r4, [r5, #8]
 800fa12:	e7d0      	b.n	800f9b6 <__swbuf_r+0x1a>
 800fa14:	4b09      	ldr	r3, [pc, #36]	; (800fa3c <__swbuf_r+0xa0>)
 800fa16:	429c      	cmp	r4, r3
 800fa18:	bf08      	it	eq
 800fa1a:	68ec      	ldreq	r4, [r5, #12]
 800fa1c:	e7cb      	b.n	800f9b6 <__swbuf_r+0x1a>
 800fa1e:	4621      	mov	r1, r4
 800fa20:	4628      	mov	r0, r5
 800fa22:	f000 f80d 	bl	800fa40 <__swsetup_r>
 800fa26:	2800      	cmp	r0, #0
 800fa28:	d0cc      	beq.n	800f9c4 <__swbuf_r+0x28>
 800fa2a:	f04f 37ff 	mov.w	r7, #4294967295
 800fa2e:	4638      	mov	r0, r7
 800fa30:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800fa32:	bf00      	nop
 800fa34:	08014cc0 	.word	0x08014cc0
 800fa38:	08014ce0 	.word	0x08014ce0
 800fa3c:	08014ca0 	.word	0x08014ca0

0800fa40 <__swsetup_r>:
 800fa40:	4b32      	ldr	r3, [pc, #200]	; (800fb0c <__swsetup_r+0xcc>)
 800fa42:	b570      	push	{r4, r5, r6, lr}
 800fa44:	681d      	ldr	r5, [r3, #0]
 800fa46:	4606      	mov	r6, r0
 800fa48:	460c      	mov	r4, r1
 800fa4a:	b125      	cbz	r5, 800fa56 <__swsetup_r+0x16>
 800fa4c:	69ab      	ldr	r3, [r5, #24]
 800fa4e:	b913      	cbnz	r3, 800fa56 <__swsetup_r+0x16>
 800fa50:	4628      	mov	r0, r5
 800fa52:	f000 ff99 	bl	8010988 <__sinit>
 800fa56:	4b2e      	ldr	r3, [pc, #184]	; (800fb10 <__swsetup_r+0xd0>)
 800fa58:	429c      	cmp	r4, r3
 800fa5a:	d10f      	bne.n	800fa7c <__swsetup_r+0x3c>
 800fa5c:	686c      	ldr	r4, [r5, #4]
 800fa5e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800fa62:	b29a      	uxth	r2, r3
 800fa64:	0715      	lsls	r5, r2, #28
 800fa66:	d42c      	bmi.n	800fac2 <__swsetup_r+0x82>
 800fa68:	06d0      	lsls	r0, r2, #27
 800fa6a:	d411      	bmi.n	800fa90 <__swsetup_r+0x50>
 800fa6c:	2209      	movs	r2, #9
 800fa6e:	6032      	str	r2, [r6, #0]
 800fa70:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800fa74:	81a3      	strh	r3, [r4, #12]
 800fa76:	f04f 30ff 	mov.w	r0, #4294967295
 800fa7a:	e03e      	b.n	800fafa <__swsetup_r+0xba>
 800fa7c:	4b25      	ldr	r3, [pc, #148]	; (800fb14 <__swsetup_r+0xd4>)
 800fa7e:	429c      	cmp	r4, r3
 800fa80:	d101      	bne.n	800fa86 <__swsetup_r+0x46>
 800fa82:	68ac      	ldr	r4, [r5, #8]
 800fa84:	e7eb      	b.n	800fa5e <__swsetup_r+0x1e>
 800fa86:	4b24      	ldr	r3, [pc, #144]	; (800fb18 <__swsetup_r+0xd8>)
 800fa88:	429c      	cmp	r4, r3
 800fa8a:	bf08      	it	eq
 800fa8c:	68ec      	ldreq	r4, [r5, #12]
 800fa8e:	e7e6      	b.n	800fa5e <__swsetup_r+0x1e>
 800fa90:	0751      	lsls	r1, r2, #29
 800fa92:	d512      	bpl.n	800faba <__swsetup_r+0x7a>
 800fa94:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800fa96:	b141      	cbz	r1, 800faaa <__swsetup_r+0x6a>
 800fa98:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800fa9c:	4299      	cmp	r1, r3
 800fa9e:	d002      	beq.n	800faa6 <__swsetup_r+0x66>
 800faa0:	4630      	mov	r0, r6
 800faa2:	f001 ffc1 	bl	8011a28 <_free_r>
 800faa6:	2300      	movs	r3, #0
 800faa8:	6363      	str	r3, [r4, #52]	; 0x34
 800faaa:	89a3      	ldrh	r3, [r4, #12]
 800faac:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800fab0:	81a3      	strh	r3, [r4, #12]
 800fab2:	2300      	movs	r3, #0
 800fab4:	6063      	str	r3, [r4, #4]
 800fab6:	6923      	ldr	r3, [r4, #16]
 800fab8:	6023      	str	r3, [r4, #0]
 800faba:	89a3      	ldrh	r3, [r4, #12]
 800fabc:	f043 0308 	orr.w	r3, r3, #8
 800fac0:	81a3      	strh	r3, [r4, #12]
 800fac2:	6923      	ldr	r3, [r4, #16]
 800fac4:	b94b      	cbnz	r3, 800fada <__swsetup_r+0x9a>
 800fac6:	89a3      	ldrh	r3, [r4, #12]
 800fac8:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800facc:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800fad0:	d003      	beq.n	800fada <__swsetup_r+0x9a>
 800fad2:	4621      	mov	r1, r4
 800fad4:	4630      	mov	r0, r6
 800fad6:	f001 fb3f 	bl	8011158 <__smakebuf_r>
 800fada:	89a2      	ldrh	r2, [r4, #12]
 800fadc:	f012 0301 	ands.w	r3, r2, #1
 800fae0:	d00c      	beq.n	800fafc <__swsetup_r+0xbc>
 800fae2:	2300      	movs	r3, #0
 800fae4:	60a3      	str	r3, [r4, #8]
 800fae6:	6963      	ldr	r3, [r4, #20]
 800fae8:	425b      	negs	r3, r3
 800faea:	61a3      	str	r3, [r4, #24]
 800faec:	6923      	ldr	r3, [r4, #16]
 800faee:	b953      	cbnz	r3, 800fb06 <__swsetup_r+0xc6>
 800faf0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800faf4:	f013 0080 	ands.w	r0, r3, #128	; 0x80
 800faf8:	d1ba      	bne.n	800fa70 <__swsetup_r+0x30>
 800fafa:	bd70      	pop	{r4, r5, r6, pc}
 800fafc:	0792      	lsls	r2, r2, #30
 800fafe:	bf58      	it	pl
 800fb00:	6963      	ldrpl	r3, [r4, #20]
 800fb02:	60a3      	str	r3, [r4, #8]
 800fb04:	e7f2      	b.n	800faec <__swsetup_r+0xac>
 800fb06:	2000      	movs	r0, #0
 800fb08:	e7f7      	b.n	800fafa <__swsetup_r+0xba>
 800fb0a:	bf00      	nop
 800fb0c:	20000020 	.word	0x20000020
 800fb10:	08014cc0 	.word	0x08014cc0
 800fb14:	08014ce0 	.word	0x08014ce0
 800fb18:	08014ca0 	.word	0x08014ca0

0800fb1c <quorem>:
 800fb1c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800fb20:	6903      	ldr	r3, [r0, #16]
 800fb22:	690c      	ldr	r4, [r1, #16]
 800fb24:	42a3      	cmp	r3, r4
 800fb26:	4680      	mov	r8, r0
 800fb28:	f2c0 8082 	blt.w	800fc30 <quorem+0x114>
 800fb2c:	3c01      	subs	r4, #1
 800fb2e:	f101 0714 	add.w	r7, r1, #20
 800fb32:	ea4f 0c84 	mov.w	ip, r4, lsl #2
 800fb36:	f100 0614 	add.w	r6, r0, #20
 800fb3a:	f857 5024 	ldr.w	r5, [r7, r4, lsl #2]
 800fb3e:	f856 0024 	ldr.w	r0, [r6, r4, lsl #2]
 800fb42:	eb06 030c 	add.w	r3, r6, ip
 800fb46:	3501      	adds	r5, #1
 800fb48:	eb07 090c 	add.w	r9, r7, ip
 800fb4c:	9301      	str	r3, [sp, #4]
 800fb4e:	fbb0 f5f5 	udiv	r5, r0, r5
 800fb52:	b395      	cbz	r5, 800fbba <quorem+0x9e>
 800fb54:	f04f 0a00 	mov.w	sl, #0
 800fb58:	4638      	mov	r0, r7
 800fb5a:	46b6      	mov	lr, r6
 800fb5c:	46d3      	mov	fp, sl
 800fb5e:	f850 2b04 	ldr.w	r2, [r0], #4
 800fb62:	b293      	uxth	r3, r2
 800fb64:	fb05 a303 	mla	r3, r5, r3, sl
 800fb68:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800fb6c:	b29b      	uxth	r3, r3
 800fb6e:	ebab 0303 	sub.w	r3, fp, r3
 800fb72:	0c12      	lsrs	r2, r2, #16
 800fb74:	f8de b000 	ldr.w	fp, [lr]
 800fb78:	fb05 a202 	mla	r2, r5, r2, sl
 800fb7c:	fa13 f38b 	uxtah	r3, r3, fp
 800fb80:	ea4f 4a12 	mov.w	sl, r2, lsr #16
 800fb84:	fa1f fb82 	uxth.w	fp, r2
 800fb88:	f8de 2000 	ldr.w	r2, [lr]
 800fb8c:	ebcb 4212 	rsb	r2, fp, r2, lsr #16
 800fb90:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800fb94:	b29b      	uxth	r3, r3
 800fb96:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800fb9a:	4581      	cmp	r9, r0
 800fb9c:	ea4f 4b22 	mov.w	fp, r2, asr #16
 800fba0:	f84e 3b04 	str.w	r3, [lr], #4
 800fba4:	d2db      	bcs.n	800fb5e <quorem+0x42>
 800fba6:	f856 300c 	ldr.w	r3, [r6, ip]
 800fbaa:	b933      	cbnz	r3, 800fbba <quorem+0x9e>
 800fbac:	9b01      	ldr	r3, [sp, #4]
 800fbae:	3b04      	subs	r3, #4
 800fbb0:	429e      	cmp	r6, r3
 800fbb2:	461a      	mov	r2, r3
 800fbb4:	d330      	bcc.n	800fc18 <quorem+0xfc>
 800fbb6:	f8c8 4010 	str.w	r4, [r8, #16]
 800fbba:	4640      	mov	r0, r8
 800fbbc:	f001 fd7a 	bl	80116b4 <__mcmp>
 800fbc0:	2800      	cmp	r0, #0
 800fbc2:	db25      	blt.n	800fc10 <quorem+0xf4>
 800fbc4:	3501      	adds	r5, #1
 800fbc6:	4630      	mov	r0, r6
 800fbc8:	f04f 0c00 	mov.w	ip, #0
 800fbcc:	f857 2b04 	ldr.w	r2, [r7], #4
 800fbd0:	f8d0 e000 	ldr.w	lr, [r0]
 800fbd4:	b293      	uxth	r3, r2
 800fbd6:	ebac 0303 	sub.w	r3, ip, r3
 800fbda:	0c12      	lsrs	r2, r2, #16
 800fbdc:	fa13 f38e 	uxtah	r3, r3, lr
 800fbe0:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 800fbe4:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800fbe8:	b29b      	uxth	r3, r3
 800fbea:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800fbee:	45b9      	cmp	r9, r7
 800fbf0:	ea4f 4c22 	mov.w	ip, r2, asr #16
 800fbf4:	f840 3b04 	str.w	r3, [r0], #4
 800fbf8:	d2e8      	bcs.n	800fbcc <quorem+0xb0>
 800fbfa:	f856 2024 	ldr.w	r2, [r6, r4, lsl #2]
 800fbfe:	eb06 0384 	add.w	r3, r6, r4, lsl #2
 800fc02:	b92a      	cbnz	r2, 800fc10 <quorem+0xf4>
 800fc04:	3b04      	subs	r3, #4
 800fc06:	429e      	cmp	r6, r3
 800fc08:	461a      	mov	r2, r3
 800fc0a:	d30b      	bcc.n	800fc24 <quorem+0x108>
 800fc0c:	f8c8 4010 	str.w	r4, [r8, #16]
 800fc10:	4628      	mov	r0, r5
 800fc12:	b003      	add	sp, #12
 800fc14:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800fc18:	6812      	ldr	r2, [r2, #0]
 800fc1a:	3b04      	subs	r3, #4
 800fc1c:	2a00      	cmp	r2, #0
 800fc1e:	d1ca      	bne.n	800fbb6 <quorem+0x9a>
 800fc20:	3c01      	subs	r4, #1
 800fc22:	e7c5      	b.n	800fbb0 <quorem+0x94>
 800fc24:	6812      	ldr	r2, [r2, #0]
 800fc26:	3b04      	subs	r3, #4
 800fc28:	2a00      	cmp	r2, #0
 800fc2a:	d1ef      	bne.n	800fc0c <quorem+0xf0>
 800fc2c:	3c01      	subs	r4, #1
 800fc2e:	e7ea      	b.n	800fc06 <quorem+0xea>
 800fc30:	2000      	movs	r0, #0
 800fc32:	e7ee      	b.n	800fc12 <quorem+0xf6>
 800fc34:	0000      	movs	r0, r0
	...

0800fc38 <_dtoa_r>:
 800fc38:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800fc3c:	ec57 6b10 	vmov	r6, r7, d0
 800fc40:	b097      	sub	sp, #92	; 0x5c
 800fc42:	6a45      	ldr	r5, [r0, #36]	; 0x24
 800fc44:	9106      	str	r1, [sp, #24]
 800fc46:	4604      	mov	r4, r0
 800fc48:	920b      	str	r2, [sp, #44]	; 0x2c
 800fc4a:	9312      	str	r3, [sp, #72]	; 0x48
 800fc4c:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 800fc50:	e9cd 6700 	strd	r6, r7, [sp]
 800fc54:	b93d      	cbnz	r5, 800fc66 <_dtoa_r+0x2e>
 800fc56:	2010      	movs	r0, #16
 800fc58:	f001 fabe 	bl	80111d8 <malloc>
 800fc5c:	6260      	str	r0, [r4, #36]	; 0x24
 800fc5e:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800fc62:	6005      	str	r5, [r0, #0]
 800fc64:	60c5      	str	r5, [r0, #12]
 800fc66:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800fc68:	6819      	ldr	r1, [r3, #0]
 800fc6a:	b151      	cbz	r1, 800fc82 <_dtoa_r+0x4a>
 800fc6c:	685a      	ldr	r2, [r3, #4]
 800fc6e:	604a      	str	r2, [r1, #4]
 800fc70:	2301      	movs	r3, #1
 800fc72:	4093      	lsls	r3, r2
 800fc74:	608b      	str	r3, [r1, #8]
 800fc76:	4620      	mov	r0, r4
 800fc78:	f001 fafc 	bl	8011274 <_Bfree>
 800fc7c:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800fc7e:	2200      	movs	r2, #0
 800fc80:	601a      	str	r2, [r3, #0]
 800fc82:	1e3b      	subs	r3, r7, #0
 800fc84:	bfbb      	ittet	lt
 800fc86:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 800fc8a:	9301      	strlt	r3, [sp, #4]
 800fc8c:	2300      	movge	r3, #0
 800fc8e:	2201      	movlt	r2, #1
 800fc90:	bfac      	ite	ge
 800fc92:	f8c8 3000 	strge.w	r3, [r8]
 800fc96:	f8c8 2000 	strlt.w	r2, [r8]
 800fc9a:	4baf      	ldr	r3, [pc, #700]	; (800ff58 <_dtoa_r+0x320>)
 800fc9c:	f8dd 8004 	ldr.w	r8, [sp, #4]
 800fca0:	ea33 0308 	bics.w	r3, r3, r8
 800fca4:	d114      	bne.n	800fcd0 <_dtoa_r+0x98>
 800fca6:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800fca8:	f242 730f 	movw	r3, #9999	; 0x270f
 800fcac:	6013      	str	r3, [r2, #0]
 800fcae:	9b00      	ldr	r3, [sp, #0]
 800fcb0:	b923      	cbnz	r3, 800fcbc <_dtoa_r+0x84>
 800fcb2:	f3c8 0013 	ubfx	r0, r8, #0, #20
 800fcb6:	2800      	cmp	r0, #0
 800fcb8:	f000 8542 	beq.w	8010740 <_dtoa_r+0xb08>
 800fcbc:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800fcbe:	f8df b2ac 	ldr.w	fp, [pc, #684]	; 800ff6c <_dtoa_r+0x334>
 800fcc2:	2b00      	cmp	r3, #0
 800fcc4:	f000 8544 	beq.w	8010750 <_dtoa_r+0xb18>
 800fcc8:	f10b 0303 	add.w	r3, fp, #3
 800fccc:	f000 bd3e 	b.w	801074c <_dtoa_r+0xb14>
 800fcd0:	e9dd 6700 	ldrd	r6, r7, [sp]
 800fcd4:	2200      	movs	r2, #0
 800fcd6:	2300      	movs	r3, #0
 800fcd8:	4630      	mov	r0, r6
 800fcda:	4639      	mov	r1, r7
 800fcdc:	f7f0 ff1c 	bl	8000b18 <__aeabi_dcmpeq>
 800fce0:	4681      	mov	r9, r0
 800fce2:	b168      	cbz	r0, 800fd00 <_dtoa_r+0xc8>
 800fce4:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800fce6:	2301      	movs	r3, #1
 800fce8:	6013      	str	r3, [r2, #0]
 800fcea:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800fcec:	2b00      	cmp	r3, #0
 800fcee:	f000 8524 	beq.w	801073a <_dtoa_r+0xb02>
 800fcf2:	4b9a      	ldr	r3, [pc, #616]	; (800ff5c <_dtoa_r+0x324>)
 800fcf4:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800fcf6:	f103 3bff 	add.w	fp, r3, #4294967295
 800fcfa:	6013      	str	r3, [r2, #0]
 800fcfc:	f000 bd28 	b.w	8010750 <_dtoa_r+0xb18>
 800fd00:	aa14      	add	r2, sp, #80	; 0x50
 800fd02:	a915      	add	r1, sp, #84	; 0x54
 800fd04:	ec47 6b10 	vmov	d0, r6, r7
 800fd08:	4620      	mov	r0, r4
 800fd0a:	f001 fdc1 	bl	8011890 <__d2b>
 800fd0e:	f3c8 550a 	ubfx	r5, r8, #20, #11
 800fd12:	9004      	str	r0, [sp, #16]
 800fd14:	2d00      	cmp	r5, #0
 800fd16:	d07c      	beq.n	800fe12 <_dtoa_r+0x1da>
 800fd18:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800fd1c:	f043 5b7f 	orr.w	fp, r3, #1069547520	; 0x3fc00000
 800fd20:	46b2      	mov	sl, r6
 800fd22:	f44b 1b40 	orr.w	fp, fp, #3145728	; 0x300000
 800fd26:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 800fd2a:	f8cd 904c 	str.w	r9, [sp, #76]	; 0x4c
 800fd2e:	2200      	movs	r2, #0
 800fd30:	4b8b      	ldr	r3, [pc, #556]	; (800ff60 <_dtoa_r+0x328>)
 800fd32:	4650      	mov	r0, sl
 800fd34:	4659      	mov	r1, fp
 800fd36:	f7f0 facf 	bl	80002d8 <__aeabi_dsub>
 800fd3a:	a381      	add	r3, pc, #516	; (adr r3, 800ff40 <_dtoa_r+0x308>)
 800fd3c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fd40:	f7f0 fc82 	bl	8000648 <__aeabi_dmul>
 800fd44:	a380      	add	r3, pc, #512	; (adr r3, 800ff48 <_dtoa_r+0x310>)
 800fd46:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fd4a:	f7f0 fac7 	bl	80002dc <__adddf3>
 800fd4e:	4606      	mov	r6, r0
 800fd50:	4628      	mov	r0, r5
 800fd52:	460f      	mov	r7, r1
 800fd54:	f7f0 fc0e 	bl	8000574 <__aeabi_i2d>
 800fd58:	a37d      	add	r3, pc, #500	; (adr r3, 800ff50 <_dtoa_r+0x318>)
 800fd5a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fd5e:	f7f0 fc73 	bl	8000648 <__aeabi_dmul>
 800fd62:	4602      	mov	r2, r0
 800fd64:	460b      	mov	r3, r1
 800fd66:	4630      	mov	r0, r6
 800fd68:	4639      	mov	r1, r7
 800fd6a:	f7f0 fab7 	bl	80002dc <__adddf3>
 800fd6e:	4606      	mov	r6, r0
 800fd70:	460f      	mov	r7, r1
 800fd72:	f7f0 ff19 	bl	8000ba8 <__aeabi_d2iz>
 800fd76:	2200      	movs	r2, #0
 800fd78:	4682      	mov	sl, r0
 800fd7a:	2300      	movs	r3, #0
 800fd7c:	4630      	mov	r0, r6
 800fd7e:	4639      	mov	r1, r7
 800fd80:	f7f0 fed4 	bl	8000b2c <__aeabi_dcmplt>
 800fd84:	b148      	cbz	r0, 800fd9a <_dtoa_r+0x162>
 800fd86:	4650      	mov	r0, sl
 800fd88:	f7f0 fbf4 	bl	8000574 <__aeabi_i2d>
 800fd8c:	4632      	mov	r2, r6
 800fd8e:	463b      	mov	r3, r7
 800fd90:	f7f0 fec2 	bl	8000b18 <__aeabi_dcmpeq>
 800fd94:	b908      	cbnz	r0, 800fd9a <_dtoa_r+0x162>
 800fd96:	f10a 3aff 	add.w	sl, sl, #4294967295
 800fd9a:	f1ba 0f16 	cmp.w	sl, #22
 800fd9e:	d859      	bhi.n	800fe54 <_dtoa_r+0x21c>
 800fda0:	4970      	ldr	r1, [pc, #448]	; (800ff64 <_dtoa_r+0x32c>)
 800fda2:	eb01 01ca 	add.w	r1, r1, sl, lsl #3
 800fda6:	e9dd 2300 	ldrd	r2, r3, [sp]
 800fdaa:	e9d1 0100 	ldrd	r0, r1, [r1]
 800fdae:	f7f0 fedb 	bl	8000b68 <__aeabi_dcmpgt>
 800fdb2:	2800      	cmp	r0, #0
 800fdb4:	d050      	beq.n	800fe58 <_dtoa_r+0x220>
 800fdb6:	f10a 3aff 	add.w	sl, sl, #4294967295
 800fdba:	2300      	movs	r3, #0
 800fdbc:	930f      	str	r3, [sp, #60]	; 0x3c
 800fdbe:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800fdc0:	1b5d      	subs	r5, r3, r5
 800fdc2:	f1b5 0801 	subs.w	r8, r5, #1
 800fdc6:	bf49      	itett	mi
 800fdc8:	f1c5 0301 	rsbmi	r3, r5, #1
 800fdcc:	2300      	movpl	r3, #0
 800fdce:	9305      	strmi	r3, [sp, #20]
 800fdd0:	f04f 0800 	movmi.w	r8, #0
 800fdd4:	bf58      	it	pl
 800fdd6:	9305      	strpl	r3, [sp, #20]
 800fdd8:	f1ba 0f00 	cmp.w	sl, #0
 800fddc:	db3e      	blt.n	800fe5c <_dtoa_r+0x224>
 800fdde:	2300      	movs	r3, #0
 800fde0:	44d0      	add	r8, sl
 800fde2:	f8cd a038 	str.w	sl, [sp, #56]	; 0x38
 800fde6:	9307      	str	r3, [sp, #28]
 800fde8:	9b06      	ldr	r3, [sp, #24]
 800fdea:	2b09      	cmp	r3, #9
 800fdec:	f200 8090 	bhi.w	800ff10 <_dtoa_r+0x2d8>
 800fdf0:	2b05      	cmp	r3, #5
 800fdf2:	bfc4      	itt	gt
 800fdf4:	3b04      	subgt	r3, #4
 800fdf6:	9306      	strgt	r3, [sp, #24]
 800fdf8:	9b06      	ldr	r3, [sp, #24]
 800fdfa:	f1a3 0302 	sub.w	r3, r3, #2
 800fdfe:	bfcc      	ite	gt
 800fe00:	2500      	movgt	r5, #0
 800fe02:	2501      	movle	r5, #1
 800fe04:	2b03      	cmp	r3, #3
 800fe06:	f200 808f 	bhi.w	800ff28 <_dtoa_r+0x2f0>
 800fe0a:	e8df f003 	tbb	[pc, r3]
 800fe0e:	7f7d      	.short	0x7f7d
 800fe10:	7131      	.short	0x7131
 800fe12:	e9dd 5314 	ldrd	r5, r3, [sp, #80]	; 0x50
 800fe16:	441d      	add	r5, r3
 800fe18:	f205 4032 	addw	r0, r5, #1074	; 0x432
 800fe1c:	2820      	cmp	r0, #32
 800fe1e:	dd13      	ble.n	800fe48 <_dtoa_r+0x210>
 800fe20:	f1c0 0040 	rsb	r0, r0, #64	; 0x40
 800fe24:	9b00      	ldr	r3, [sp, #0]
 800fe26:	fa08 f800 	lsl.w	r8, r8, r0
 800fe2a:	f205 4012 	addw	r0, r5, #1042	; 0x412
 800fe2e:	fa23 f000 	lsr.w	r0, r3, r0
 800fe32:	ea48 0000 	orr.w	r0, r8, r0
 800fe36:	f7f0 fb8d 	bl	8000554 <__aeabi_ui2d>
 800fe3a:	2301      	movs	r3, #1
 800fe3c:	4682      	mov	sl, r0
 800fe3e:	f1a1 7bf8 	sub.w	fp, r1, #32505856	; 0x1f00000
 800fe42:	3d01      	subs	r5, #1
 800fe44:	9313      	str	r3, [sp, #76]	; 0x4c
 800fe46:	e772      	b.n	800fd2e <_dtoa_r+0xf6>
 800fe48:	9b00      	ldr	r3, [sp, #0]
 800fe4a:	f1c0 0020 	rsb	r0, r0, #32
 800fe4e:	fa03 f000 	lsl.w	r0, r3, r0
 800fe52:	e7f0      	b.n	800fe36 <_dtoa_r+0x1fe>
 800fe54:	2301      	movs	r3, #1
 800fe56:	e7b1      	b.n	800fdbc <_dtoa_r+0x184>
 800fe58:	900f      	str	r0, [sp, #60]	; 0x3c
 800fe5a:	e7b0      	b.n	800fdbe <_dtoa_r+0x186>
 800fe5c:	9b05      	ldr	r3, [sp, #20]
 800fe5e:	eba3 030a 	sub.w	r3, r3, sl
 800fe62:	9305      	str	r3, [sp, #20]
 800fe64:	f1ca 0300 	rsb	r3, sl, #0
 800fe68:	9307      	str	r3, [sp, #28]
 800fe6a:	2300      	movs	r3, #0
 800fe6c:	930e      	str	r3, [sp, #56]	; 0x38
 800fe6e:	e7bb      	b.n	800fde8 <_dtoa_r+0x1b0>
 800fe70:	2301      	movs	r3, #1
 800fe72:	930a      	str	r3, [sp, #40]	; 0x28
 800fe74:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800fe76:	2b00      	cmp	r3, #0
 800fe78:	dd59      	ble.n	800ff2e <_dtoa_r+0x2f6>
 800fe7a:	9302      	str	r3, [sp, #8]
 800fe7c:	4699      	mov	r9, r3
 800fe7e:	6a66      	ldr	r6, [r4, #36]	; 0x24
 800fe80:	2200      	movs	r2, #0
 800fe82:	6072      	str	r2, [r6, #4]
 800fe84:	2204      	movs	r2, #4
 800fe86:	f102 0014 	add.w	r0, r2, #20
 800fe8a:	4298      	cmp	r0, r3
 800fe8c:	6871      	ldr	r1, [r6, #4]
 800fe8e:	d953      	bls.n	800ff38 <_dtoa_r+0x300>
 800fe90:	4620      	mov	r0, r4
 800fe92:	f001 f9bb 	bl	801120c <_Balloc>
 800fe96:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800fe98:	6030      	str	r0, [r6, #0]
 800fe9a:	f1b9 0f0e 	cmp.w	r9, #14
 800fe9e:	f8d3 b000 	ldr.w	fp, [r3]
 800fea2:	f200 80e6 	bhi.w	8010072 <_dtoa_r+0x43a>
 800fea6:	2d00      	cmp	r5, #0
 800fea8:	f000 80e3 	beq.w	8010072 <_dtoa_r+0x43a>
 800feac:	ed9d 7b00 	vldr	d7, [sp]
 800feb0:	f1ba 0f00 	cmp.w	sl, #0
 800feb4:	ed8d 7b10 	vstr	d7, [sp, #64]	; 0x40
 800feb8:	dd74      	ble.n	800ffa4 <_dtoa_r+0x36c>
 800feba:	4a2a      	ldr	r2, [pc, #168]	; (800ff64 <_dtoa_r+0x32c>)
 800febc:	f00a 030f 	and.w	r3, sl, #15
 800fec0:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 800fec4:	ed93 7b00 	vldr	d7, [r3]
 800fec8:	ea4f 162a 	mov.w	r6, sl, asr #4
 800fecc:	06f0      	lsls	r0, r6, #27
 800fece:	ed8d 7b08 	vstr	d7, [sp, #32]
 800fed2:	d565      	bpl.n	800ffa0 <_dtoa_r+0x368>
 800fed4:	4b24      	ldr	r3, [pc, #144]	; (800ff68 <_dtoa_r+0x330>)
 800fed6:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800feda:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800fede:	f7f0 fcdd 	bl	800089c <__aeabi_ddiv>
 800fee2:	e9cd 0100 	strd	r0, r1, [sp]
 800fee6:	f006 060f 	and.w	r6, r6, #15
 800feea:	2503      	movs	r5, #3
 800feec:	4f1e      	ldr	r7, [pc, #120]	; (800ff68 <_dtoa_r+0x330>)
 800feee:	e04c      	b.n	800ff8a <_dtoa_r+0x352>
 800fef0:	2301      	movs	r3, #1
 800fef2:	930a      	str	r3, [sp, #40]	; 0x28
 800fef4:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800fef6:	4453      	add	r3, sl
 800fef8:	f103 0901 	add.w	r9, r3, #1
 800fefc:	9302      	str	r3, [sp, #8]
 800fefe:	464b      	mov	r3, r9
 800ff00:	2b01      	cmp	r3, #1
 800ff02:	bfb8      	it	lt
 800ff04:	2301      	movlt	r3, #1
 800ff06:	e7ba      	b.n	800fe7e <_dtoa_r+0x246>
 800ff08:	2300      	movs	r3, #0
 800ff0a:	e7b2      	b.n	800fe72 <_dtoa_r+0x23a>
 800ff0c:	2300      	movs	r3, #0
 800ff0e:	e7f0      	b.n	800fef2 <_dtoa_r+0x2ba>
 800ff10:	2501      	movs	r5, #1
 800ff12:	2300      	movs	r3, #0
 800ff14:	9306      	str	r3, [sp, #24]
 800ff16:	950a      	str	r5, [sp, #40]	; 0x28
 800ff18:	f04f 33ff 	mov.w	r3, #4294967295
 800ff1c:	9302      	str	r3, [sp, #8]
 800ff1e:	4699      	mov	r9, r3
 800ff20:	2200      	movs	r2, #0
 800ff22:	2312      	movs	r3, #18
 800ff24:	920b      	str	r2, [sp, #44]	; 0x2c
 800ff26:	e7aa      	b.n	800fe7e <_dtoa_r+0x246>
 800ff28:	2301      	movs	r3, #1
 800ff2a:	930a      	str	r3, [sp, #40]	; 0x28
 800ff2c:	e7f4      	b.n	800ff18 <_dtoa_r+0x2e0>
 800ff2e:	2301      	movs	r3, #1
 800ff30:	9302      	str	r3, [sp, #8]
 800ff32:	4699      	mov	r9, r3
 800ff34:	461a      	mov	r2, r3
 800ff36:	e7f5      	b.n	800ff24 <_dtoa_r+0x2ec>
 800ff38:	3101      	adds	r1, #1
 800ff3a:	6071      	str	r1, [r6, #4]
 800ff3c:	0052      	lsls	r2, r2, #1
 800ff3e:	e7a2      	b.n	800fe86 <_dtoa_r+0x24e>
 800ff40:	636f4361 	.word	0x636f4361
 800ff44:	3fd287a7 	.word	0x3fd287a7
 800ff48:	8b60c8b3 	.word	0x8b60c8b3
 800ff4c:	3fc68a28 	.word	0x3fc68a28
 800ff50:	509f79fb 	.word	0x509f79fb
 800ff54:	3fd34413 	.word	0x3fd34413
 800ff58:	7ff00000 	.word	0x7ff00000
 800ff5c:	08014c15 	.word	0x08014c15
 800ff60:	3ff80000 	.word	0x3ff80000
 800ff64:	08014d38 	.word	0x08014d38
 800ff68:	08014d10 	.word	0x08014d10
 800ff6c:	08014c99 	.word	0x08014c99
 800ff70:	07f1      	lsls	r1, r6, #31
 800ff72:	d508      	bpl.n	800ff86 <_dtoa_r+0x34e>
 800ff74:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800ff78:	e9d7 2300 	ldrd	r2, r3, [r7]
 800ff7c:	f7f0 fb64 	bl	8000648 <__aeabi_dmul>
 800ff80:	e9cd 0108 	strd	r0, r1, [sp, #32]
 800ff84:	3501      	adds	r5, #1
 800ff86:	1076      	asrs	r6, r6, #1
 800ff88:	3708      	adds	r7, #8
 800ff8a:	2e00      	cmp	r6, #0
 800ff8c:	d1f0      	bne.n	800ff70 <_dtoa_r+0x338>
 800ff8e:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 800ff92:	e9dd 0100 	ldrd	r0, r1, [sp]
 800ff96:	f7f0 fc81 	bl	800089c <__aeabi_ddiv>
 800ff9a:	e9cd 0100 	strd	r0, r1, [sp]
 800ff9e:	e01a      	b.n	800ffd6 <_dtoa_r+0x39e>
 800ffa0:	2502      	movs	r5, #2
 800ffa2:	e7a3      	b.n	800feec <_dtoa_r+0x2b4>
 800ffa4:	f000 80a0 	beq.w	80100e8 <_dtoa_r+0x4b0>
 800ffa8:	f1ca 0600 	rsb	r6, sl, #0
 800ffac:	4b9f      	ldr	r3, [pc, #636]	; (801022c <_dtoa_r+0x5f4>)
 800ffae:	4fa0      	ldr	r7, [pc, #640]	; (8010230 <_dtoa_r+0x5f8>)
 800ffb0:	f006 020f 	and.w	r2, r6, #15
 800ffb4:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800ffb8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ffbc:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800ffc0:	f7f0 fb42 	bl	8000648 <__aeabi_dmul>
 800ffc4:	e9cd 0100 	strd	r0, r1, [sp]
 800ffc8:	1136      	asrs	r6, r6, #4
 800ffca:	2300      	movs	r3, #0
 800ffcc:	2502      	movs	r5, #2
 800ffce:	2e00      	cmp	r6, #0
 800ffd0:	d17f      	bne.n	80100d2 <_dtoa_r+0x49a>
 800ffd2:	2b00      	cmp	r3, #0
 800ffd4:	d1e1      	bne.n	800ff9a <_dtoa_r+0x362>
 800ffd6:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800ffd8:	2b00      	cmp	r3, #0
 800ffda:	f000 8087 	beq.w	80100ec <_dtoa_r+0x4b4>
 800ffde:	e9dd 6700 	ldrd	r6, r7, [sp]
 800ffe2:	2200      	movs	r2, #0
 800ffe4:	4b93      	ldr	r3, [pc, #588]	; (8010234 <_dtoa_r+0x5fc>)
 800ffe6:	4630      	mov	r0, r6
 800ffe8:	4639      	mov	r1, r7
 800ffea:	f7f0 fd9f 	bl	8000b2c <__aeabi_dcmplt>
 800ffee:	2800      	cmp	r0, #0
 800fff0:	d07c      	beq.n	80100ec <_dtoa_r+0x4b4>
 800fff2:	f1b9 0f00 	cmp.w	r9, #0
 800fff6:	d079      	beq.n	80100ec <_dtoa_r+0x4b4>
 800fff8:	9b02      	ldr	r3, [sp, #8]
 800fffa:	2b00      	cmp	r3, #0
 800fffc:	dd35      	ble.n	801006a <_dtoa_r+0x432>
 800fffe:	f10a 33ff 	add.w	r3, sl, #4294967295
 8010002:	9308      	str	r3, [sp, #32]
 8010004:	4639      	mov	r1, r7
 8010006:	2200      	movs	r2, #0
 8010008:	4b8b      	ldr	r3, [pc, #556]	; (8010238 <_dtoa_r+0x600>)
 801000a:	4630      	mov	r0, r6
 801000c:	f7f0 fb1c 	bl	8000648 <__aeabi_dmul>
 8010010:	e9cd 0100 	strd	r0, r1, [sp]
 8010014:	9f02      	ldr	r7, [sp, #8]
 8010016:	3501      	adds	r5, #1
 8010018:	4628      	mov	r0, r5
 801001a:	f7f0 faab 	bl	8000574 <__aeabi_i2d>
 801001e:	e9dd 2300 	ldrd	r2, r3, [sp]
 8010022:	f7f0 fb11 	bl	8000648 <__aeabi_dmul>
 8010026:	2200      	movs	r2, #0
 8010028:	4b84      	ldr	r3, [pc, #528]	; (801023c <_dtoa_r+0x604>)
 801002a:	f7f0 f957 	bl	80002dc <__adddf3>
 801002e:	4605      	mov	r5, r0
 8010030:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
 8010034:	2f00      	cmp	r7, #0
 8010036:	d15d      	bne.n	80100f4 <_dtoa_r+0x4bc>
 8010038:	2200      	movs	r2, #0
 801003a:	4b81      	ldr	r3, [pc, #516]	; (8010240 <_dtoa_r+0x608>)
 801003c:	e9dd 0100 	ldrd	r0, r1, [sp]
 8010040:	f7f0 f94a 	bl	80002d8 <__aeabi_dsub>
 8010044:	462a      	mov	r2, r5
 8010046:	4633      	mov	r3, r6
 8010048:	e9cd 0100 	strd	r0, r1, [sp]
 801004c:	f7f0 fd8c 	bl	8000b68 <__aeabi_dcmpgt>
 8010050:	2800      	cmp	r0, #0
 8010052:	f040 8288 	bne.w	8010566 <_dtoa_r+0x92e>
 8010056:	462a      	mov	r2, r5
 8010058:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 801005c:	e9dd 0100 	ldrd	r0, r1, [sp]
 8010060:	f7f0 fd64 	bl	8000b2c <__aeabi_dcmplt>
 8010064:	2800      	cmp	r0, #0
 8010066:	f040 827c 	bne.w	8010562 <_dtoa_r+0x92a>
 801006a:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 801006e:	e9cd 2300 	strd	r2, r3, [sp]
 8010072:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8010074:	2b00      	cmp	r3, #0
 8010076:	f2c0 8150 	blt.w	801031a <_dtoa_r+0x6e2>
 801007a:	f1ba 0f0e 	cmp.w	sl, #14
 801007e:	f300 814c 	bgt.w	801031a <_dtoa_r+0x6e2>
 8010082:	4b6a      	ldr	r3, [pc, #424]	; (801022c <_dtoa_r+0x5f4>)
 8010084:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 8010088:	ed93 7b00 	vldr	d7, [r3]
 801008c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 801008e:	2b00      	cmp	r3, #0
 8010090:	ed8d 7b02 	vstr	d7, [sp, #8]
 8010094:	f280 80d8 	bge.w	8010248 <_dtoa_r+0x610>
 8010098:	f1b9 0f00 	cmp.w	r9, #0
 801009c:	f300 80d4 	bgt.w	8010248 <_dtoa_r+0x610>
 80100a0:	f040 825e 	bne.w	8010560 <_dtoa_r+0x928>
 80100a4:	2200      	movs	r2, #0
 80100a6:	4b66      	ldr	r3, [pc, #408]	; (8010240 <_dtoa_r+0x608>)
 80100a8:	ec51 0b17 	vmov	r0, r1, d7
 80100ac:	f7f0 facc 	bl	8000648 <__aeabi_dmul>
 80100b0:	e9dd 2300 	ldrd	r2, r3, [sp]
 80100b4:	f7f0 fd4e 	bl	8000b54 <__aeabi_dcmpge>
 80100b8:	464f      	mov	r7, r9
 80100ba:	464e      	mov	r6, r9
 80100bc:	2800      	cmp	r0, #0
 80100be:	f040 8234 	bne.w	801052a <_dtoa_r+0x8f2>
 80100c2:	2331      	movs	r3, #49	; 0x31
 80100c4:	f10b 0501 	add.w	r5, fp, #1
 80100c8:	f88b 3000 	strb.w	r3, [fp]
 80100cc:	f10a 0a01 	add.w	sl, sl, #1
 80100d0:	e22f      	b.n	8010532 <_dtoa_r+0x8fa>
 80100d2:	07f2      	lsls	r2, r6, #31
 80100d4:	d505      	bpl.n	80100e2 <_dtoa_r+0x4aa>
 80100d6:	e9d7 2300 	ldrd	r2, r3, [r7]
 80100da:	f7f0 fab5 	bl	8000648 <__aeabi_dmul>
 80100de:	3501      	adds	r5, #1
 80100e0:	2301      	movs	r3, #1
 80100e2:	1076      	asrs	r6, r6, #1
 80100e4:	3708      	adds	r7, #8
 80100e6:	e772      	b.n	800ffce <_dtoa_r+0x396>
 80100e8:	2502      	movs	r5, #2
 80100ea:	e774      	b.n	800ffd6 <_dtoa_r+0x39e>
 80100ec:	f8cd a020 	str.w	sl, [sp, #32]
 80100f0:	464f      	mov	r7, r9
 80100f2:	e791      	b.n	8010018 <_dtoa_r+0x3e0>
 80100f4:	4b4d      	ldr	r3, [pc, #308]	; (801022c <_dtoa_r+0x5f4>)
 80100f6:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 80100fa:	e953 0102 	ldrd	r0, r1, [r3, #-8]
 80100fe:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8010100:	2b00      	cmp	r3, #0
 8010102:	d047      	beq.n	8010194 <_dtoa_r+0x55c>
 8010104:	4602      	mov	r2, r0
 8010106:	460b      	mov	r3, r1
 8010108:	2000      	movs	r0, #0
 801010a:	494e      	ldr	r1, [pc, #312]	; (8010244 <_dtoa_r+0x60c>)
 801010c:	f7f0 fbc6 	bl	800089c <__aeabi_ddiv>
 8010110:	462a      	mov	r2, r5
 8010112:	4633      	mov	r3, r6
 8010114:	f7f0 f8e0 	bl	80002d8 <__aeabi_dsub>
 8010118:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 801011c:	465d      	mov	r5, fp
 801011e:	e9dd 0100 	ldrd	r0, r1, [sp]
 8010122:	f7f0 fd41 	bl	8000ba8 <__aeabi_d2iz>
 8010126:	4606      	mov	r6, r0
 8010128:	f7f0 fa24 	bl	8000574 <__aeabi_i2d>
 801012c:	4602      	mov	r2, r0
 801012e:	460b      	mov	r3, r1
 8010130:	e9dd 0100 	ldrd	r0, r1, [sp]
 8010134:	f7f0 f8d0 	bl	80002d8 <__aeabi_dsub>
 8010138:	3630      	adds	r6, #48	; 0x30
 801013a:	f805 6b01 	strb.w	r6, [r5], #1
 801013e:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 8010142:	e9cd 0100 	strd	r0, r1, [sp]
 8010146:	f7f0 fcf1 	bl	8000b2c <__aeabi_dcmplt>
 801014a:	2800      	cmp	r0, #0
 801014c:	d163      	bne.n	8010216 <_dtoa_r+0x5de>
 801014e:	e9dd 2300 	ldrd	r2, r3, [sp]
 8010152:	2000      	movs	r0, #0
 8010154:	4937      	ldr	r1, [pc, #220]	; (8010234 <_dtoa_r+0x5fc>)
 8010156:	f7f0 f8bf 	bl	80002d8 <__aeabi_dsub>
 801015a:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 801015e:	f7f0 fce5 	bl	8000b2c <__aeabi_dcmplt>
 8010162:	2800      	cmp	r0, #0
 8010164:	f040 80b7 	bne.w	80102d6 <_dtoa_r+0x69e>
 8010168:	eba5 030b 	sub.w	r3, r5, fp
 801016c:	429f      	cmp	r7, r3
 801016e:	f77f af7c 	ble.w	801006a <_dtoa_r+0x432>
 8010172:	2200      	movs	r2, #0
 8010174:	4b30      	ldr	r3, [pc, #192]	; (8010238 <_dtoa_r+0x600>)
 8010176:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 801017a:	f7f0 fa65 	bl	8000648 <__aeabi_dmul>
 801017e:	2200      	movs	r2, #0
 8010180:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 8010184:	4b2c      	ldr	r3, [pc, #176]	; (8010238 <_dtoa_r+0x600>)
 8010186:	e9dd 0100 	ldrd	r0, r1, [sp]
 801018a:	f7f0 fa5d 	bl	8000648 <__aeabi_dmul>
 801018e:	e9cd 0100 	strd	r0, r1, [sp]
 8010192:	e7c4      	b.n	801011e <_dtoa_r+0x4e6>
 8010194:	462a      	mov	r2, r5
 8010196:	4633      	mov	r3, r6
 8010198:	f7f0 fa56 	bl	8000648 <__aeabi_dmul>
 801019c:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 80101a0:	eb0b 0507 	add.w	r5, fp, r7
 80101a4:	465e      	mov	r6, fp
 80101a6:	e9dd 0100 	ldrd	r0, r1, [sp]
 80101aa:	f7f0 fcfd 	bl	8000ba8 <__aeabi_d2iz>
 80101ae:	4607      	mov	r7, r0
 80101b0:	f7f0 f9e0 	bl	8000574 <__aeabi_i2d>
 80101b4:	3730      	adds	r7, #48	; 0x30
 80101b6:	4602      	mov	r2, r0
 80101b8:	460b      	mov	r3, r1
 80101ba:	e9dd 0100 	ldrd	r0, r1, [sp]
 80101be:	f7f0 f88b 	bl	80002d8 <__aeabi_dsub>
 80101c2:	f806 7b01 	strb.w	r7, [r6], #1
 80101c6:	42ae      	cmp	r6, r5
 80101c8:	e9cd 0100 	strd	r0, r1, [sp]
 80101cc:	f04f 0200 	mov.w	r2, #0
 80101d0:	d126      	bne.n	8010220 <_dtoa_r+0x5e8>
 80101d2:	4b1c      	ldr	r3, [pc, #112]	; (8010244 <_dtoa_r+0x60c>)
 80101d4:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 80101d8:	f7f0 f880 	bl	80002dc <__adddf3>
 80101dc:	4602      	mov	r2, r0
 80101de:	460b      	mov	r3, r1
 80101e0:	e9dd 0100 	ldrd	r0, r1, [sp]
 80101e4:	f7f0 fcc0 	bl	8000b68 <__aeabi_dcmpgt>
 80101e8:	2800      	cmp	r0, #0
 80101ea:	d174      	bne.n	80102d6 <_dtoa_r+0x69e>
 80101ec:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 80101f0:	2000      	movs	r0, #0
 80101f2:	4914      	ldr	r1, [pc, #80]	; (8010244 <_dtoa_r+0x60c>)
 80101f4:	f7f0 f870 	bl	80002d8 <__aeabi_dsub>
 80101f8:	4602      	mov	r2, r0
 80101fa:	460b      	mov	r3, r1
 80101fc:	e9dd 0100 	ldrd	r0, r1, [sp]
 8010200:	f7f0 fc94 	bl	8000b2c <__aeabi_dcmplt>
 8010204:	2800      	cmp	r0, #0
 8010206:	f43f af30 	beq.w	801006a <_dtoa_r+0x432>
 801020a:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 801020e:	2b30      	cmp	r3, #48	; 0x30
 8010210:	f105 32ff 	add.w	r2, r5, #4294967295
 8010214:	d002      	beq.n	801021c <_dtoa_r+0x5e4>
 8010216:	f8dd a020 	ldr.w	sl, [sp, #32]
 801021a:	e04a      	b.n	80102b2 <_dtoa_r+0x67a>
 801021c:	4615      	mov	r5, r2
 801021e:	e7f4      	b.n	801020a <_dtoa_r+0x5d2>
 8010220:	4b05      	ldr	r3, [pc, #20]	; (8010238 <_dtoa_r+0x600>)
 8010222:	f7f0 fa11 	bl	8000648 <__aeabi_dmul>
 8010226:	e9cd 0100 	strd	r0, r1, [sp]
 801022a:	e7bc      	b.n	80101a6 <_dtoa_r+0x56e>
 801022c:	08014d38 	.word	0x08014d38
 8010230:	08014d10 	.word	0x08014d10
 8010234:	3ff00000 	.word	0x3ff00000
 8010238:	40240000 	.word	0x40240000
 801023c:	401c0000 	.word	0x401c0000
 8010240:	40140000 	.word	0x40140000
 8010244:	3fe00000 	.word	0x3fe00000
 8010248:	e9dd 6700 	ldrd	r6, r7, [sp]
 801024c:	465d      	mov	r5, fp
 801024e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8010252:	4630      	mov	r0, r6
 8010254:	4639      	mov	r1, r7
 8010256:	f7f0 fb21 	bl	800089c <__aeabi_ddiv>
 801025a:	f7f0 fca5 	bl	8000ba8 <__aeabi_d2iz>
 801025e:	4680      	mov	r8, r0
 8010260:	f7f0 f988 	bl	8000574 <__aeabi_i2d>
 8010264:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8010268:	f7f0 f9ee 	bl	8000648 <__aeabi_dmul>
 801026c:	4602      	mov	r2, r0
 801026e:	460b      	mov	r3, r1
 8010270:	4630      	mov	r0, r6
 8010272:	4639      	mov	r1, r7
 8010274:	f108 0630 	add.w	r6, r8, #48	; 0x30
 8010278:	f7f0 f82e 	bl	80002d8 <__aeabi_dsub>
 801027c:	f805 6b01 	strb.w	r6, [r5], #1
 8010280:	eba5 060b 	sub.w	r6, r5, fp
 8010284:	45b1      	cmp	r9, r6
 8010286:	4602      	mov	r2, r0
 8010288:	460b      	mov	r3, r1
 801028a:	d139      	bne.n	8010300 <_dtoa_r+0x6c8>
 801028c:	f7f0 f826 	bl	80002dc <__adddf3>
 8010290:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8010294:	4606      	mov	r6, r0
 8010296:	460f      	mov	r7, r1
 8010298:	f7f0 fc66 	bl	8000b68 <__aeabi_dcmpgt>
 801029c:	b9c8      	cbnz	r0, 80102d2 <_dtoa_r+0x69a>
 801029e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80102a2:	4630      	mov	r0, r6
 80102a4:	4639      	mov	r1, r7
 80102a6:	f7f0 fc37 	bl	8000b18 <__aeabi_dcmpeq>
 80102aa:	b110      	cbz	r0, 80102b2 <_dtoa_r+0x67a>
 80102ac:	f018 0f01 	tst.w	r8, #1
 80102b0:	d10f      	bne.n	80102d2 <_dtoa_r+0x69a>
 80102b2:	9904      	ldr	r1, [sp, #16]
 80102b4:	4620      	mov	r0, r4
 80102b6:	f000 ffdd 	bl	8011274 <_Bfree>
 80102ba:	2300      	movs	r3, #0
 80102bc:	9a12      	ldr	r2, [sp, #72]	; 0x48
 80102be:	702b      	strb	r3, [r5, #0]
 80102c0:	f10a 0301 	add.w	r3, sl, #1
 80102c4:	6013      	str	r3, [r2, #0]
 80102c6:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80102c8:	2b00      	cmp	r3, #0
 80102ca:	f000 8241 	beq.w	8010750 <_dtoa_r+0xb18>
 80102ce:	601d      	str	r5, [r3, #0]
 80102d0:	e23e      	b.n	8010750 <_dtoa_r+0xb18>
 80102d2:	f8cd a020 	str.w	sl, [sp, #32]
 80102d6:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 80102da:	2a39      	cmp	r2, #57	; 0x39
 80102dc:	f105 33ff 	add.w	r3, r5, #4294967295
 80102e0:	d108      	bne.n	80102f4 <_dtoa_r+0x6bc>
 80102e2:	459b      	cmp	fp, r3
 80102e4:	d10a      	bne.n	80102fc <_dtoa_r+0x6c4>
 80102e6:	9b08      	ldr	r3, [sp, #32]
 80102e8:	3301      	adds	r3, #1
 80102ea:	9308      	str	r3, [sp, #32]
 80102ec:	2330      	movs	r3, #48	; 0x30
 80102ee:	f88b 3000 	strb.w	r3, [fp]
 80102f2:	465b      	mov	r3, fp
 80102f4:	781a      	ldrb	r2, [r3, #0]
 80102f6:	3201      	adds	r2, #1
 80102f8:	701a      	strb	r2, [r3, #0]
 80102fa:	e78c      	b.n	8010216 <_dtoa_r+0x5de>
 80102fc:	461d      	mov	r5, r3
 80102fe:	e7ea      	b.n	80102d6 <_dtoa_r+0x69e>
 8010300:	2200      	movs	r2, #0
 8010302:	4b9b      	ldr	r3, [pc, #620]	; (8010570 <_dtoa_r+0x938>)
 8010304:	f7f0 f9a0 	bl	8000648 <__aeabi_dmul>
 8010308:	2200      	movs	r2, #0
 801030a:	2300      	movs	r3, #0
 801030c:	4606      	mov	r6, r0
 801030e:	460f      	mov	r7, r1
 8010310:	f7f0 fc02 	bl	8000b18 <__aeabi_dcmpeq>
 8010314:	2800      	cmp	r0, #0
 8010316:	d09a      	beq.n	801024e <_dtoa_r+0x616>
 8010318:	e7cb      	b.n	80102b2 <_dtoa_r+0x67a>
 801031a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 801031c:	2a00      	cmp	r2, #0
 801031e:	f000 808b 	beq.w	8010438 <_dtoa_r+0x800>
 8010322:	9a06      	ldr	r2, [sp, #24]
 8010324:	2a01      	cmp	r2, #1
 8010326:	dc6e      	bgt.n	8010406 <_dtoa_r+0x7ce>
 8010328:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 801032a:	2a00      	cmp	r2, #0
 801032c:	d067      	beq.n	80103fe <_dtoa_r+0x7c6>
 801032e:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8010332:	9f07      	ldr	r7, [sp, #28]
 8010334:	9d05      	ldr	r5, [sp, #20]
 8010336:	9a05      	ldr	r2, [sp, #20]
 8010338:	2101      	movs	r1, #1
 801033a:	441a      	add	r2, r3
 801033c:	4620      	mov	r0, r4
 801033e:	9205      	str	r2, [sp, #20]
 8010340:	4498      	add	r8, r3
 8010342:	f001 f875 	bl	8011430 <__i2b>
 8010346:	4606      	mov	r6, r0
 8010348:	2d00      	cmp	r5, #0
 801034a:	dd0c      	ble.n	8010366 <_dtoa_r+0x72e>
 801034c:	f1b8 0f00 	cmp.w	r8, #0
 8010350:	dd09      	ble.n	8010366 <_dtoa_r+0x72e>
 8010352:	4545      	cmp	r5, r8
 8010354:	9a05      	ldr	r2, [sp, #20]
 8010356:	462b      	mov	r3, r5
 8010358:	bfa8      	it	ge
 801035a:	4643      	movge	r3, r8
 801035c:	1ad2      	subs	r2, r2, r3
 801035e:	9205      	str	r2, [sp, #20]
 8010360:	1aed      	subs	r5, r5, r3
 8010362:	eba8 0803 	sub.w	r8, r8, r3
 8010366:	9b07      	ldr	r3, [sp, #28]
 8010368:	b1eb      	cbz	r3, 80103a6 <_dtoa_r+0x76e>
 801036a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 801036c:	2b00      	cmp	r3, #0
 801036e:	d067      	beq.n	8010440 <_dtoa_r+0x808>
 8010370:	b18f      	cbz	r7, 8010396 <_dtoa_r+0x75e>
 8010372:	4631      	mov	r1, r6
 8010374:	463a      	mov	r2, r7
 8010376:	4620      	mov	r0, r4
 8010378:	f001 f8fa 	bl	8011570 <__pow5mult>
 801037c:	9a04      	ldr	r2, [sp, #16]
 801037e:	4601      	mov	r1, r0
 8010380:	4606      	mov	r6, r0
 8010382:	4620      	mov	r0, r4
 8010384:	f001 f85d 	bl	8011442 <__multiply>
 8010388:	9904      	ldr	r1, [sp, #16]
 801038a:	9008      	str	r0, [sp, #32]
 801038c:	4620      	mov	r0, r4
 801038e:	f000 ff71 	bl	8011274 <_Bfree>
 8010392:	9b08      	ldr	r3, [sp, #32]
 8010394:	9304      	str	r3, [sp, #16]
 8010396:	9b07      	ldr	r3, [sp, #28]
 8010398:	1bda      	subs	r2, r3, r7
 801039a:	d004      	beq.n	80103a6 <_dtoa_r+0x76e>
 801039c:	9904      	ldr	r1, [sp, #16]
 801039e:	4620      	mov	r0, r4
 80103a0:	f001 f8e6 	bl	8011570 <__pow5mult>
 80103a4:	9004      	str	r0, [sp, #16]
 80103a6:	2101      	movs	r1, #1
 80103a8:	4620      	mov	r0, r4
 80103aa:	f001 f841 	bl	8011430 <__i2b>
 80103ae:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80103b0:	4607      	mov	r7, r0
 80103b2:	2b00      	cmp	r3, #0
 80103b4:	f000 81d0 	beq.w	8010758 <_dtoa_r+0xb20>
 80103b8:	461a      	mov	r2, r3
 80103ba:	4601      	mov	r1, r0
 80103bc:	4620      	mov	r0, r4
 80103be:	f001 f8d7 	bl	8011570 <__pow5mult>
 80103c2:	9b06      	ldr	r3, [sp, #24]
 80103c4:	2b01      	cmp	r3, #1
 80103c6:	4607      	mov	r7, r0
 80103c8:	dc40      	bgt.n	801044c <_dtoa_r+0x814>
 80103ca:	9b00      	ldr	r3, [sp, #0]
 80103cc:	2b00      	cmp	r3, #0
 80103ce:	d139      	bne.n	8010444 <_dtoa_r+0x80c>
 80103d0:	9b01      	ldr	r3, [sp, #4]
 80103d2:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80103d6:	2b00      	cmp	r3, #0
 80103d8:	d136      	bne.n	8010448 <_dtoa_r+0x810>
 80103da:	9b01      	ldr	r3, [sp, #4]
 80103dc:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80103e0:	0d1b      	lsrs	r3, r3, #20
 80103e2:	051b      	lsls	r3, r3, #20
 80103e4:	b12b      	cbz	r3, 80103f2 <_dtoa_r+0x7ba>
 80103e6:	9b05      	ldr	r3, [sp, #20]
 80103e8:	3301      	adds	r3, #1
 80103ea:	9305      	str	r3, [sp, #20]
 80103ec:	f108 0801 	add.w	r8, r8, #1
 80103f0:	2301      	movs	r3, #1
 80103f2:	9307      	str	r3, [sp, #28]
 80103f4:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80103f6:	2b00      	cmp	r3, #0
 80103f8:	d12a      	bne.n	8010450 <_dtoa_r+0x818>
 80103fa:	2001      	movs	r0, #1
 80103fc:	e030      	b.n	8010460 <_dtoa_r+0x828>
 80103fe:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8010400:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8010404:	e795      	b.n	8010332 <_dtoa_r+0x6fa>
 8010406:	9b07      	ldr	r3, [sp, #28]
 8010408:	f109 37ff 	add.w	r7, r9, #4294967295
 801040c:	42bb      	cmp	r3, r7
 801040e:	bfbf      	itttt	lt
 8010410:	9b07      	ldrlt	r3, [sp, #28]
 8010412:	9707      	strlt	r7, [sp, #28]
 8010414:	1afa      	sublt	r2, r7, r3
 8010416:	9b0e      	ldrlt	r3, [sp, #56]	; 0x38
 8010418:	bfbb      	ittet	lt
 801041a:	189b      	addlt	r3, r3, r2
 801041c:	930e      	strlt	r3, [sp, #56]	; 0x38
 801041e:	1bdf      	subge	r7, r3, r7
 8010420:	2700      	movlt	r7, #0
 8010422:	f1b9 0f00 	cmp.w	r9, #0
 8010426:	bfb5      	itete	lt
 8010428:	9b05      	ldrlt	r3, [sp, #20]
 801042a:	9d05      	ldrge	r5, [sp, #20]
 801042c:	eba3 0509 	sublt.w	r5, r3, r9
 8010430:	464b      	movge	r3, r9
 8010432:	bfb8      	it	lt
 8010434:	2300      	movlt	r3, #0
 8010436:	e77e      	b.n	8010336 <_dtoa_r+0x6fe>
 8010438:	9f07      	ldr	r7, [sp, #28]
 801043a:	9d05      	ldr	r5, [sp, #20]
 801043c:	9e0a      	ldr	r6, [sp, #40]	; 0x28
 801043e:	e783      	b.n	8010348 <_dtoa_r+0x710>
 8010440:	9a07      	ldr	r2, [sp, #28]
 8010442:	e7ab      	b.n	801039c <_dtoa_r+0x764>
 8010444:	2300      	movs	r3, #0
 8010446:	e7d4      	b.n	80103f2 <_dtoa_r+0x7ba>
 8010448:	9b00      	ldr	r3, [sp, #0]
 801044a:	e7d2      	b.n	80103f2 <_dtoa_r+0x7ba>
 801044c:	2300      	movs	r3, #0
 801044e:	9307      	str	r3, [sp, #28]
 8010450:	693b      	ldr	r3, [r7, #16]
 8010452:	eb07 0383 	add.w	r3, r7, r3, lsl #2
 8010456:	6918      	ldr	r0, [r3, #16]
 8010458:	f000 ff9c 	bl	8011394 <__hi0bits>
 801045c:	f1c0 0020 	rsb	r0, r0, #32
 8010460:	4440      	add	r0, r8
 8010462:	f010 001f 	ands.w	r0, r0, #31
 8010466:	d047      	beq.n	80104f8 <_dtoa_r+0x8c0>
 8010468:	f1c0 0320 	rsb	r3, r0, #32
 801046c:	2b04      	cmp	r3, #4
 801046e:	dd3b      	ble.n	80104e8 <_dtoa_r+0x8b0>
 8010470:	9b05      	ldr	r3, [sp, #20]
 8010472:	f1c0 001c 	rsb	r0, r0, #28
 8010476:	4403      	add	r3, r0
 8010478:	9305      	str	r3, [sp, #20]
 801047a:	4405      	add	r5, r0
 801047c:	4480      	add	r8, r0
 801047e:	9b05      	ldr	r3, [sp, #20]
 8010480:	2b00      	cmp	r3, #0
 8010482:	dd05      	ble.n	8010490 <_dtoa_r+0x858>
 8010484:	461a      	mov	r2, r3
 8010486:	9904      	ldr	r1, [sp, #16]
 8010488:	4620      	mov	r0, r4
 801048a:	f001 f8bf 	bl	801160c <__lshift>
 801048e:	9004      	str	r0, [sp, #16]
 8010490:	f1b8 0f00 	cmp.w	r8, #0
 8010494:	dd05      	ble.n	80104a2 <_dtoa_r+0x86a>
 8010496:	4639      	mov	r1, r7
 8010498:	4642      	mov	r2, r8
 801049a:	4620      	mov	r0, r4
 801049c:	f001 f8b6 	bl	801160c <__lshift>
 80104a0:	4607      	mov	r7, r0
 80104a2:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80104a4:	b353      	cbz	r3, 80104fc <_dtoa_r+0x8c4>
 80104a6:	4639      	mov	r1, r7
 80104a8:	9804      	ldr	r0, [sp, #16]
 80104aa:	f001 f903 	bl	80116b4 <__mcmp>
 80104ae:	2800      	cmp	r0, #0
 80104b0:	da24      	bge.n	80104fc <_dtoa_r+0x8c4>
 80104b2:	2300      	movs	r3, #0
 80104b4:	220a      	movs	r2, #10
 80104b6:	9904      	ldr	r1, [sp, #16]
 80104b8:	4620      	mov	r0, r4
 80104ba:	f000 fef2 	bl	80112a2 <__multadd>
 80104be:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80104c0:	9004      	str	r0, [sp, #16]
 80104c2:	f10a 3aff 	add.w	sl, sl, #4294967295
 80104c6:	2b00      	cmp	r3, #0
 80104c8:	f000 814d 	beq.w	8010766 <_dtoa_r+0xb2e>
 80104cc:	2300      	movs	r3, #0
 80104ce:	4631      	mov	r1, r6
 80104d0:	220a      	movs	r2, #10
 80104d2:	4620      	mov	r0, r4
 80104d4:	f000 fee5 	bl	80112a2 <__multadd>
 80104d8:	9b02      	ldr	r3, [sp, #8]
 80104da:	2b00      	cmp	r3, #0
 80104dc:	4606      	mov	r6, r0
 80104de:	dc4f      	bgt.n	8010580 <_dtoa_r+0x948>
 80104e0:	9b06      	ldr	r3, [sp, #24]
 80104e2:	2b02      	cmp	r3, #2
 80104e4:	dd4c      	ble.n	8010580 <_dtoa_r+0x948>
 80104e6:	e011      	b.n	801050c <_dtoa_r+0x8d4>
 80104e8:	d0c9      	beq.n	801047e <_dtoa_r+0x846>
 80104ea:	9a05      	ldr	r2, [sp, #20]
 80104ec:	331c      	adds	r3, #28
 80104ee:	441a      	add	r2, r3
 80104f0:	9205      	str	r2, [sp, #20]
 80104f2:	441d      	add	r5, r3
 80104f4:	4498      	add	r8, r3
 80104f6:	e7c2      	b.n	801047e <_dtoa_r+0x846>
 80104f8:	4603      	mov	r3, r0
 80104fa:	e7f6      	b.n	80104ea <_dtoa_r+0x8b2>
 80104fc:	f1b9 0f00 	cmp.w	r9, #0
 8010500:	dc38      	bgt.n	8010574 <_dtoa_r+0x93c>
 8010502:	9b06      	ldr	r3, [sp, #24]
 8010504:	2b02      	cmp	r3, #2
 8010506:	dd35      	ble.n	8010574 <_dtoa_r+0x93c>
 8010508:	f8cd 9008 	str.w	r9, [sp, #8]
 801050c:	9b02      	ldr	r3, [sp, #8]
 801050e:	b963      	cbnz	r3, 801052a <_dtoa_r+0x8f2>
 8010510:	4639      	mov	r1, r7
 8010512:	2205      	movs	r2, #5
 8010514:	4620      	mov	r0, r4
 8010516:	f000 fec4 	bl	80112a2 <__multadd>
 801051a:	4601      	mov	r1, r0
 801051c:	4607      	mov	r7, r0
 801051e:	9804      	ldr	r0, [sp, #16]
 8010520:	f001 f8c8 	bl	80116b4 <__mcmp>
 8010524:	2800      	cmp	r0, #0
 8010526:	f73f adcc 	bgt.w	80100c2 <_dtoa_r+0x48a>
 801052a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 801052c:	465d      	mov	r5, fp
 801052e:	ea6f 0a03 	mvn.w	sl, r3
 8010532:	f04f 0900 	mov.w	r9, #0
 8010536:	4639      	mov	r1, r7
 8010538:	4620      	mov	r0, r4
 801053a:	f000 fe9b 	bl	8011274 <_Bfree>
 801053e:	2e00      	cmp	r6, #0
 8010540:	f43f aeb7 	beq.w	80102b2 <_dtoa_r+0x67a>
 8010544:	f1b9 0f00 	cmp.w	r9, #0
 8010548:	d005      	beq.n	8010556 <_dtoa_r+0x91e>
 801054a:	45b1      	cmp	r9, r6
 801054c:	d003      	beq.n	8010556 <_dtoa_r+0x91e>
 801054e:	4649      	mov	r1, r9
 8010550:	4620      	mov	r0, r4
 8010552:	f000 fe8f 	bl	8011274 <_Bfree>
 8010556:	4631      	mov	r1, r6
 8010558:	4620      	mov	r0, r4
 801055a:	f000 fe8b 	bl	8011274 <_Bfree>
 801055e:	e6a8      	b.n	80102b2 <_dtoa_r+0x67a>
 8010560:	2700      	movs	r7, #0
 8010562:	463e      	mov	r6, r7
 8010564:	e7e1      	b.n	801052a <_dtoa_r+0x8f2>
 8010566:	f8dd a020 	ldr.w	sl, [sp, #32]
 801056a:	463e      	mov	r6, r7
 801056c:	e5a9      	b.n	80100c2 <_dtoa_r+0x48a>
 801056e:	bf00      	nop
 8010570:	40240000 	.word	0x40240000
 8010574:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8010576:	f8cd 9008 	str.w	r9, [sp, #8]
 801057a:	2b00      	cmp	r3, #0
 801057c:	f000 80fa 	beq.w	8010774 <_dtoa_r+0xb3c>
 8010580:	2d00      	cmp	r5, #0
 8010582:	dd05      	ble.n	8010590 <_dtoa_r+0x958>
 8010584:	4631      	mov	r1, r6
 8010586:	462a      	mov	r2, r5
 8010588:	4620      	mov	r0, r4
 801058a:	f001 f83f 	bl	801160c <__lshift>
 801058e:	4606      	mov	r6, r0
 8010590:	9b07      	ldr	r3, [sp, #28]
 8010592:	2b00      	cmp	r3, #0
 8010594:	d04c      	beq.n	8010630 <_dtoa_r+0x9f8>
 8010596:	6871      	ldr	r1, [r6, #4]
 8010598:	4620      	mov	r0, r4
 801059a:	f000 fe37 	bl	801120c <_Balloc>
 801059e:	6932      	ldr	r2, [r6, #16]
 80105a0:	3202      	adds	r2, #2
 80105a2:	4605      	mov	r5, r0
 80105a4:	0092      	lsls	r2, r2, #2
 80105a6:	f106 010c 	add.w	r1, r6, #12
 80105aa:	300c      	adds	r0, #12
 80105ac:	f7fd fb88 	bl	800dcc0 <memcpy>
 80105b0:	2201      	movs	r2, #1
 80105b2:	4629      	mov	r1, r5
 80105b4:	4620      	mov	r0, r4
 80105b6:	f001 f829 	bl	801160c <__lshift>
 80105ba:	9b00      	ldr	r3, [sp, #0]
 80105bc:	f8cd b014 	str.w	fp, [sp, #20]
 80105c0:	f003 0301 	and.w	r3, r3, #1
 80105c4:	46b1      	mov	r9, r6
 80105c6:	9307      	str	r3, [sp, #28]
 80105c8:	4606      	mov	r6, r0
 80105ca:	4639      	mov	r1, r7
 80105cc:	9804      	ldr	r0, [sp, #16]
 80105ce:	f7ff faa5 	bl	800fb1c <quorem>
 80105d2:	4649      	mov	r1, r9
 80105d4:	4605      	mov	r5, r0
 80105d6:	f100 0830 	add.w	r8, r0, #48	; 0x30
 80105da:	9804      	ldr	r0, [sp, #16]
 80105dc:	f001 f86a 	bl	80116b4 <__mcmp>
 80105e0:	4632      	mov	r2, r6
 80105e2:	9000      	str	r0, [sp, #0]
 80105e4:	4639      	mov	r1, r7
 80105e6:	4620      	mov	r0, r4
 80105e8:	f001 f87e 	bl	80116e8 <__mdiff>
 80105ec:	68c3      	ldr	r3, [r0, #12]
 80105ee:	4602      	mov	r2, r0
 80105f0:	bb03      	cbnz	r3, 8010634 <_dtoa_r+0x9fc>
 80105f2:	4601      	mov	r1, r0
 80105f4:	9008      	str	r0, [sp, #32]
 80105f6:	9804      	ldr	r0, [sp, #16]
 80105f8:	f001 f85c 	bl	80116b4 <__mcmp>
 80105fc:	9a08      	ldr	r2, [sp, #32]
 80105fe:	4603      	mov	r3, r0
 8010600:	4611      	mov	r1, r2
 8010602:	4620      	mov	r0, r4
 8010604:	9308      	str	r3, [sp, #32]
 8010606:	f000 fe35 	bl	8011274 <_Bfree>
 801060a:	9b08      	ldr	r3, [sp, #32]
 801060c:	b9a3      	cbnz	r3, 8010638 <_dtoa_r+0xa00>
 801060e:	9a06      	ldr	r2, [sp, #24]
 8010610:	b992      	cbnz	r2, 8010638 <_dtoa_r+0xa00>
 8010612:	9a07      	ldr	r2, [sp, #28]
 8010614:	b982      	cbnz	r2, 8010638 <_dtoa_r+0xa00>
 8010616:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 801061a:	d029      	beq.n	8010670 <_dtoa_r+0xa38>
 801061c:	9b00      	ldr	r3, [sp, #0]
 801061e:	2b00      	cmp	r3, #0
 8010620:	dd01      	ble.n	8010626 <_dtoa_r+0x9ee>
 8010622:	f105 0831 	add.w	r8, r5, #49	; 0x31
 8010626:	9b05      	ldr	r3, [sp, #20]
 8010628:	1c5d      	adds	r5, r3, #1
 801062a:	f883 8000 	strb.w	r8, [r3]
 801062e:	e782      	b.n	8010536 <_dtoa_r+0x8fe>
 8010630:	4630      	mov	r0, r6
 8010632:	e7c2      	b.n	80105ba <_dtoa_r+0x982>
 8010634:	2301      	movs	r3, #1
 8010636:	e7e3      	b.n	8010600 <_dtoa_r+0x9c8>
 8010638:	9a00      	ldr	r2, [sp, #0]
 801063a:	2a00      	cmp	r2, #0
 801063c:	db04      	blt.n	8010648 <_dtoa_r+0xa10>
 801063e:	d125      	bne.n	801068c <_dtoa_r+0xa54>
 8010640:	9a06      	ldr	r2, [sp, #24]
 8010642:	bb1a      	cbnz	r2, 801068c <_dtoa_r+0xa54>
 8010644:	9a07      	ldr	r2, [sp, #28]
 8010646:	bb0a      	cbnz	r2, 801068c <_dtoa_r+0xa54>
 8010648:	2b00      	cmp	r3, #0
 801064a:	ddec      	ble.n	8010626 <_dtoa_r+0x9ee>
 801064c:	2201      	movs	r2, #1
 801064e:	9904      	ldr	r1, [sp, #16]
 8010650:	4620      	mov	r0, r4
 8010652:	f000 ffdb 	bl	801160c <__lshift>
 8010656:	4639      	mov	r1, r7
 8010658:	9004      	str	r0, [sp, #16]
 801065a:	f001 f82b 	bl	80116b4 <__mcmp>
 801065e:	2800      	cmp	r0, #0
 8010660:	dc03      	bgt.n	801066a <_dtoa_r+0xa32>
 8010662:	d1e0      	bne.n	8010626 <_dtoa_r+0x9ee>
 8010664:	f018 0f01 	tst.w	r8, #1
 8010668:	d0dd      	beq.n	8010626 <_dtoa_r+0x9ee>
 801066a:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 801066e:	d1d8      	bne.n	8010622 <_dtoa_r+0x9ea>
 8010670:	9b05      	ldr	r3, [sp, #20]
 8010672:	9a05      	ldr	r2, [sp, #20]
 8010674:	1c5d      	adds	r5, r3, #1
 8010676:	2339      	movs	r3, #57	; 0x39
 8010678:	7013      	strb	r3, [r2, #0]
 801067a:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 801067e:	2b39      	cmp	r3, #57	; 0x39
 8010680:	f105 32ff 	add.w	r2, r5, #4294967295
 8010684:	d04f      	beq.n	8010726 <_dtoa_r+0xaee>
 8010686:	3301      	adds	r3, #1
 8010688:	7013      	strb	r3, [r2, #0]
 801068a:	e754      	b.n	8010536 <_dtoa_r+0x8fe>
 801068c:	9a05      	ldr	r2, [sp, #20]
 801068e:	2b00      	cmp	r3, #0
 8010690:	f102 0501 	add.w	r5, r2, #1
 8010694:	dd06      	ble.n	80106a4 <_dtoa_r+0xa6c>
 8010696:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 801069a:	d0e9      	beq.n	8010670 <_dtoa_r+0xa38>
 801069c:	f108 0801 	add.w	r8, r8, #1
 80106a0:	9b05      	ldr	r3, [sp, #20]
 80106a2:	e7c2      	b.n	801062a <_dtoa_r+0x9f2>
 80106a4:	9a02      	ldr	r2, [sp, #8]
 80106a6:	f805 8c01 	strb.w	r8, [r5, #-1]
 80106aa:	eba5 030b 	sub.w	r3, r5, fp
 80106ae:	4293      	cmp	r3, r2
 80106b0:	d021      	beq.n	80106f6 <_dtoa_r+0xabe>
 80106b2:	2300      	movs	r3, #0
 80106b4:	220a      	movs	r2, #10
 80106b6:	9904      	ldr	r1, [sp, #16]
 80106b8:	4620      	mov	r0, r4
 80106ba:	f000 fdf2 	bl	80112a2 <__multadd>
 80106be:	45b1      	cmp	r9, r6
 80106c0:	9004      	str	r0, [sp, #16]
 80106c2:	f04f 0300 	mov.w	r3, #0
 80106c6:	f04f 020a 	mov.w	r2, #10
 80106ca:	4649      	mov	r1, r9
 80106cc:	4620      	mov	r0, r4
 80106ce:	d105      	bne.n	80106dc <_dtoa_r+0xaa4>
 80106d0:	f000 fde7 	bl	80112a2 <__multadd>
 80106d4:	4681      	mov	r9, r0
 80106d6:	4606      	mov	r6, r0
 80106d8:	9505      	str	r5, [sp, #20]
 80106da:	e776      	b.n	80105ca <_dtoa_r+0x992>
 80106dc:	f000 fde1 	bl	80112a2 <__multadd>
 80106e0:	4631      	mov	r1, r6
 80106e2:	4681      	mov	r9, r0
 80106e4:	2300      	movs	r3, #0
 80106e6:	220a      	movs	r2, #10
 80106e8:	4620      	mov	r0, r4
 80106ea:	f000 fdda 	bl	80112a2 <__multadd>
 80106ee:	4606      	mov	r6, r0
 80106f0:	e7f2      	b.n	80106d8 <_dtoa_r+0xaa0>
 80106f2:	f04f 0900 	mov.w	r9, #0
 80106f6:	2201      	movs	r2, #1
 80106f8:	9904      	ldr	r1, [sp, #16]
 80106fa:	4620      	mov	r0, r4
 80106fc:	f000 ff86 	bl	801160c <__lshift>
 8010700:	4639      	mov	r1, r7
 8010702:	9004      	str	r0, [sp, #16]
 8010704:	f000 ffd6 	bl	80116b4 <__mcmp>
 8010708:	2800      	cmp	r0, #0
 801070a:	dcb6      	bgt.n	801067a <_dtoa_r+0xa42>
 801070c:	d102      	bne.n	8010714 <_dtoa_r+0xadc>
 801070e:	f018 0f01 	tst.w	r8, #1
 8010712:	d1b2      	bne.n	801067a <_dtoa_r+0xa42>
 8010714:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8010718:	2b30      	cmp	r3, #48	; 0x30
 801071a:	f105 32ff 	add.w	r2, r5, #4294967295
 801071e:	f47f af0a 	bne.w	8010536 <_dtoa_r+0x8fe>
 8010722:	4615      	mov	r5, r2
 8010724:	e7f6      	b.n	8010714 <_dtoa_r+0xadc>
 8010726:	4593      	cmp	fp, r2
 8010728:	d105      	bne.n	8010736 <_dtoa_r+0xafe>
 801072a:	2331      	movs	r3, #49	; 0x31
 801072c:	f10a 0a01 	add.w	sl, sl, #1
 8010730:	f88b 3000 	strb.w	r3, [fp]
 8010734:	e6ff      	b.n	8010536 <_dtoa_r+0x8fe>
 8010736:	4615      	mov	r5, r2
 8010738:	e79f      	b.n	801067a <_dtoa_r+0xa42>
 801073a:	f8df b064 	ldr.w	fp, [pc, #100]	; 80107a0 <_dtoa_r+0xb68>
 801073e:	e007      	b.n	8010750 <_dtoa_r+0xb18>
 8010740:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8010742:	f8df b060 	ldr.w	fp, [pc, #96]	; 80107a4 <_dtoa_r+0xb6c>
 8010746:	b11b      	cbz	r3, 8010750 <_dtoa_r+0xb18>
 8010748:	f10b 0308 	add.w	r3, fp, #8
 801074c:	9a21      	ldr	r2, [sp, #132]	; 0x84
 801074e:	6013      	str	r3, [r2, #0]
 8010750:	4658      	mov	r0, fp
 8010752:	b017      	add	sp, #92	; 0x5c
 8010754:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8010758:	9b06      	ldr	r3, [sp, #24]
 801075a:	2b01      	cmp	r3, #1
 801075c:	f77f ae35 	ble.w	80103ca <_dtoa_r+0x792>
 8010760:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8010762:	9307      	str	r3, [sp, #28]
 8010764:	e649      	b.n	80103fa <_dtoa_r+0x7c2>
 8010766:	9b02      	ldr	r3, [sp, #8]
 8010768:	2b00      	cmp	r3, #0
 801076a:	dc03      	bgt.n	8010774 <_dtoa_r+0xb3c>
 801076c:	9b06      	ldr	r3, [sp, #24]
 801076e:	2b02      	cmp	r3, #2
 8010770:	f73f aecc 	bgt.w	801050c <_dtoa_r+0x8d4>
 8010774:	465d      	mov	r5, fp
 8010776:	4639      	mov	r1, r7
 8010778:	9804      	ldr	r0, [sp, #16]
 801077a:	f7ff f9cf 	bl	800fb1c <quorem>
 801077e:	f100 0830 	add.w	r8, r0, #48	; 0x30
 8010782:	f805 8b01 	strb.w	r8, [r5], #1
 8010786:	9a02      	ldr	r2, [sp, #8]
 8010788:	eba5 030b 	sub.w	r3, r5, fp
 801078c:	429a      	cmp	r2, r3
 801078e:	ddb0      	ble.n	80106f2 <_dtoa_r+0xaba>
 8010790:	2300      	movs	r3, #0
 8010792:	220a      	movs	r2, #10
 8010794:	9904      	ldr	r1, [sp, #16]
 8010796:	4620      	mov	r0, r4
 8010798:	f000 fd83 	bl	80112a2 <__multadd>
 801079c:	9004      	str	r0, [sp, #16]
 801079e:	e7ea      	b.n	8010776 <_dtoa_r+0xb3e>
 80107a0:	08014c14 	.word	0x08014c14
 80107a4:	08014c90 	.word	0x08014c90

080107a8 <__sflush_r>:
 80107a8:	898a      	ldrh	r2, [r1, #12]
 80107aa:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80107ae:	4605      	mov	r5, r0
 80107b0:	0710      	lsls	r0, r2, #28
 80107b2:	460c      	mov	r4, r1
 80107b4:	d458      	bmi.n	8010868 <__sflush_r+0xc0>
 80107b6:	684b      	ldr	r3, [r1, #4]
 80107b8:	2b00      	cmp	r3, #0
 80107ba:	dc05      	bgt.n	80107c8 <__sflush_r+0x20>
 80107bc:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 80107be:	2b00      	cmp	r3, #0
 80107c0:	dc02      	bgt.n	80107c8 <__sflush_r+0x20>
 80107c2:	2000      	movs	r0, #0
 80107c4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80107c8:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80107ca:	2e00      	cmp	r6, #0
 80107cc:	d0f9      	beq.n	80107c2 <__sflush_r+0x1a>
 80107ce:	2300      	movs	r3, #0
 80107d0:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 80107d4:	682f      	ldr	r7, [r5, #0]
 80107d6:	6a21      	ldr	r1, [r4, #32]
 80107d8:	602b      	str	r3, [r5, #0]
 80107da:	d032      	beq.n	8010842 <__sflush_r+0x9a>
 80107dc:	6d60      	ldr	r0, [r4, #84]	; 0x54
 80107de:	89a3      	ldrh	r3, [r4, #12]
 80107e0:	075a      	lsls	r2, r3, #29
 80107e2:	d505      	bpl.n	80107f0 <__sflush_r+0x48>
 80107e4:	6863      	ldr	r3, [r4, #4]
 80107e6:	1ac0      	subs	r0, r0, r3
 80107e8:	6b63      	ldr	r3, [r4, #52]	; 0x34
 80107ea:	b10b      	cbz	r3, 80107f0 <__sflush_r+0x48>
 80107ec:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80107ee:	1ac0      	subs	r0, r0, r3
 80107f0:	2300      	movs	r3, #0
 80107f2:	4602      	mov	r2, r0
 80107f4:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80107f6:	6a21      	ldr	r1, [r4, #32]
 80107f8:	4628      	mov	r0, r5
 80107fa:	47b0      	blx	r6
 80107fc:	1c43      	adds	r3, r0, #1
 80107fe:	89a3      	ldrh	r3, [r4, #12]
 8010800:	d106      	bne.n	8010810 <__sflush_r+0x68>
 8010802:	6829      	ldr	r1, [r5, #0]
 8010804:	291d      	cmp	r1, #29
 8010806:	d848      	bhi.n	801089a <__sflush_r+0xf2>
 8010808:	4a29      	ldr	r2, [pc, #164]	; (80108b0 <__sflush_r+0x108>)
 801080a:	40ca      	lsrs	r2, r1
 801080c:	07d6      	lsls	r6, r2, #31
 801080e:	d544      	bpl.n	801089a <__sflush_r+0xf2>
 8010810:	2200      	movs	r2, #0
 8010812:	6062      	str	r2, [r4, #4]
 8010814:	04d9      	lsls	r1, r3, #19
 8010816:	6922      	ldr	r2, [r4, #16]
 8010818:	6022      	str	r2, [r4, #0]
 801081a:	d504      	bpl.n	8010826 <__sflush_r+0x7e>
 801081c:	1c42      	adds	r2, r0, #1
 801081e:	d101      	bne.n	8010824 <__sflush_r+0x7c>
 8010820:	682b      	ldr	r3, [r5, #0]
 8010822:	b903      	cbnz	r3, 8010826 <__sflush_r+0x7e>
 8010824:	6560      	str	r0, [r4, #84]	; 0x54
 8010826:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8010828:	602f      	str	r7, [r5, #0]
 801082a:	2900      	cmp	r1, #0
 801082c:	d0c9      	beq.n	80107c2 <__sflush_r+0x1a>
 801082e:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8010832:	4299      	cmp	r1, r3
 8010834:	d002      	beq.n	801083c <__sflush_r+0x94>
 8010836:	4628      	mov	r0, r5
 8010838:	f001 f8f6 	bl	8011a28 <_free_r>
 801083c:	2000      	movs	r0, #0
 801083e:	6360      	str	r0, [r4, #52]	; 0x34
 8010840:	e7c0      	b.n	80107c4 <__sflush_r+0x1c>
 8010842:	2301      	movs	r3, #1
 8010844:	4628      	mov	r0, r5
 8010846:	47b0      	blx	r6
 8010848:	1c41      	adds	r1, r0, #1
 801084a:	d1c8      	bne.n	80107de <__sflush_r+0x36>
 801084c:	682b      	ldr	r3, [r5, #0]
 801084e:	2b00      	cmp	r3, #0
 8010850:	d0c5      	beq.n	80107de <__sflush_r+0x36>
 8010852:	2b1d      	cmp	r3, #29
 8010854:	d001      	beq.n	801085a <__sflush_r+0xb2>
 8010856:	2b16      	cmp	r3, #22
 8010858:	d101      	bne.n	801085e <__sflush_r+0xb6>
 801085a:	602f      	str	r7, [r5, #0]
 801085c:	e7b1      	b.n	80107c2 <__sflush_r+0x1a>
 801085e:	89a3      	ldrh	r3, [r4, #12]
 8010860:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8010864:	81a3      	strh	r3, [r4, #12]
 8010866:	e7ad      	b.n	80107c4 <__sflush_r+0x1c>
 8010868:	690f      	ldr	r7, [r1, #16]
 801086a:	2f00      	cmp	r7, #0
 801086c:	d0a9      	beq.n	80107c2 <__sflush_r+0x1a>
 801086e:	0793      	lsls	r3, r2, #30
 8010870:	680e      	ldr	r6, [r1, #0]
 8010872:	bf08      	it	eq
 8010874:	694b      	ldreq	r3, [r1, #20]
 8010876:	600f      	str	r7, [r1, #0]
 8010878:	bf18      	it	ne
 801087a:	2300      	movne	r3, #0
 801087c:	eba6 0807 	sub.w	r8, r6, r7
 8010880:	608b      	str	r3, [r1, #8]
 8010882:	f1b8 0f00 	cmp.w	r8, #0
 8010886:	dd9c      	ble.n	80107c2 <__sflush_r+0x1a>
 8010888:	4643      	mov	r3, r8
 801088a:	463a      	mov	r2, r7
 801088c:	6a21      	ldr	r1, [r4, #32]
 801088e:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8010890:	4628      	mov	r0, r5
 8010892:	47b0      	blx	r6
 8010894:	2800      	cmp	r0, #0
 8010896:	dc06      	bgt.n	80108a6 <__sflush_r+0xfe>
 8010898:	89a3      	ldrh	r3, [r4, #12]
 801089a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 801089e:	81a3      	strh	r3, [r4, #12]
 80108a0:	f04f 30ff 	mov.w	r0, #4294967295
 80108a4:	e78e      	b.n	80107c4 <__sflush_r+0x1c>
 80108a6:	4407      	add	r7, r0
 80108a8:	eba8 0800 	sub.w	r8, r8, r0
 80108ac:	e7e9      	b.n	8010882 <__sflush_r+0xda>
 80108ae:	bf00      	nop
 80108b0:	20400001 	.word	0x20400001

080108b4 <_fflush_r>:
 80108b4:	b538      	push	{r3, r4, r5, lr}
 80108b6:	690b      	ldr	r3, [r1, #16]
 80108b8:	4605      	mov	r5, r0
 80108ba:	460c      	mov	r4, r1
 80108bc:	b1db      	cbz	r3, 80108f6 <_fflush_r+0x42>
 80108be:	b118      	cbz	r0, 80108c8 <_fflush_r+0x14>
 80108c0:	6983      	ldr	r3, [r0, #24]
 80108c2:	b90b      	cbnz	r3, 80108c8 <_fflush_r+0x14>
 80108c4:	f000 f860 	bl	8010988 <__sinit>
 80108c8:	4b0c      	ldr	r3, [pc, #48]	; (80108fc <_fflush_r+0x48>)
 80108ca:	429c      	cmp	r4, r3
 80108cc:	d109      	bne.n	80108e2 <_fflush_r+0x2e>
 80108ce:	686c      	ldr	r4, [r5, #4]
 80108d0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80108d4:	b17b      	cbz	r3, 80108f6 <_fflush_r+0x42>
 80108d6:	4621      	mov	r1, r4
 80108d8:	4628      	mov	r0, r5
 80108da:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80108de:	f7ff bf63 	b.w	80107a8 <__sflush_r>
 80108e2:	4b07      	ldr	r3, [pc, #28]	; (8010900 <_fflush_r+0x4c>)
 80108e4:	429c      	cmp	r4, r3
 80108e6:	d101      	bne.n	80108ec <_fflush_r+0x38>
 80108e8:	68ac      	ldr	r4, [r5, #8]
 80108ea:	e7f1      	b.n	80108d0 <_fflush_r+0x1c>
 80108ec:	4b05      	ldr	r3, [pc, #20]	; (8010904 <_fflush_r+0x50>)
 80108ee:	429c      	cmp	r4, r3
 80108f0:	bf08      	it	eq
 80108f2:	68ec      	ldreq	r4, [r5, #12]
 80108f4:	e7ec      	b.n	80108d0 <_fflush_r+0x1c>
 80108f6:	2000      	movs	r0, #0
 80108f8:	bd38      	pop	{r3, r4, r5, pc}
 80108fa:	bf00      	nop
 80108fc:	08014cc0 	.word	0x08014cc0
 8010900:	08014ce0 	.word	0x08014ce0
 8010904:	08014ca0 	.word	0x08014ca0

08010908 <std>:
 8010908:	2300      	movs	r3, #0
 801090a:	b510      	push	{r4, lr}
 801090c:	4604      	mov	r4, r0
 801090e:	e9c0 3300 	strd	r3, r3, [r0]
 8010912:	6083      	str	r3, [r0, #8]
 8010914:	8181      	strh	r1, [r0, #12]
 8010916:	6643      	str	r3, [r0, #100]	; 0x64
 8010918:	81c2      	strh	r2, [r0, #14]
 801091a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 801091e:	6183      	str	r3, [r0, #24]
 8010920:	4619      	mov	r1, r3
 8010922:	2208      	movs	r2, #8
 8010924:	305c      	adds	r0, #92	; 0x5c
 8010926:	f7fd f9d6 	bl	800dcd6 <memset>
 801092a:	4b05      	ldr	r3, [pc, #20]	; (8010940 <std+0x38>)
 801092c:	6263      	str	r3, [r4, #36]	; 0x24
 801092e:	4b05      	ldr	r3, [pc, #20]	; (8010944 <std+0x3c>)
 8010930:	62a3      	str	r3, [r4, #40]	; 0x28
 8010932:	4b05      	ldr	r3, [pc, #20]	; (8010948 <std+0x40>)
 8010934:	62e3      	str	r3, [r4, #44]	; 0x2c
 8010936:	4b05      	ldr	r3, [pc, #20]	; (801094c <std+0x44>)
 8010938:	6224      	str	r4, [r4, #32]
 801093a:	6323      	str	r3, [r4, #48]	; 0x30
 801093c:	bd10      	pop	{r4, pc}
 801093e:	bf00      	nop
 8010940:	08012129 	.word	0x08012129
 8010944:	0801214b 	.word	0x0801214b
 8010948:	08012183 	.word	0x08012183
 801094c:	080121a7 	.word	0x080121a7

08010950 <_cleanup_r>:
 8010950:	4901      	ldr	r1, [pc, #4]	; (8010958 <_cleanup_r+0x8>)
 8010952:	f000 b885 	b.w	8010a60 <_fwalk_reent>
 8010956:	bf00      	nop
 8010958:	080108b5 	.word	0x080108b5

0801095c <__sfmoreglue>:
 801095c:	b570      	push	{r4, r5, r6, lr}
 801095e:	1e4a      	subs	r2, r1, #1
 8010960:	2568      	movs	r5, #104	; 0x68
 8010962:	4355      	muls	r5, r2
 8010964:	460e      	mov	r6, r1
 8010966:	f105 0174 	add.w	r1, r5, #116	; 0x74
 801096a:	f001 f8ab 	bl	8011ac4 <_malloc_r>
 801096e:	4604      	mov	r4, r0
 8010970:	b140      	cbz	r0, 8010984 <__sfmoreglue+0x28>
 8010972:	2100      	movs	r1, #0
 8010974:	e9c0 1600 	strd	r1, r6, [r0]
 8010978:	300c      	adds	r0, #12
 801097a:	60a0      	str	r0, [r4, #8]
 801097c:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8010980:	f7fd f9a9 	bl	800dcd6 <memset>
 8010984:	4620      	mov	r0, r4
 8010986:	bd70      	pop	{r4, r5, r6, pc}

08010988 <__sinit>:
 8010988:	6983      	ldr	r3, [r0, #24]
 801098a:	b510      	push	{r4, lr}
 801098c:	4604      	mov	r4, r0
 801098e:	bb33      	cbnz	r3, 80109de <__sinit+0x56>
 8010990:	e9c0 3312 	strd	r3, r3, [r0, #72]	; 0x48
 8010994:	6503      	str	r3, [r0, #80]	; 0x50
 8010996:	4b12      	ldr	r3, [pc, #72]	; (80109e0 <__sinit+0x58>)
 8010998:	4a12      	ldr	r2, [pc, #72]	; (80109e4 <__sinit+0x5c>)
 801099a:	681b      	ldr	r3, [r3, #0]
 801099c:	6282      	str	r2, [r0, #40]	; 0x28
 801099e:	4298      	cmp	r0, r3
 80109a0:	bf04      	itt	eq
 80109a2:	2301      	moveq	r3, #1
 80109a4:	6183      	streq	r3, [r0, #24]
 80109a6:	f000 f81f 	bl	80109e8 <__sfp>
 80109aa:	6060      	str	r0, [r4, #4]
 80109ac:	4620      	mov	r0, r4
 80109ae:	f000 f81b 	bl	80109e8 <__sfp>
 80109b2:	60a0      	str	r0, [r4, #8]
 80109b4:	4620      	mov	r0, r4
 80109b6:	f000 f817 	bl	80109e8 <__sfp>
 80109ba:	2200      	movs	r2, #0
 80109bc:	60e0      	str	r0, [r4, #12]
 80109be:	2104      	movs	r1, #4
 80109c0:	6860      	ldr	r0, [r4, #4]
 80109c2:	f7ff ffa1 	bl	8010908 <std>
 80109c6:	2201      	movs	r2, #1
 80109c8:	2109      	movs	r1, #9
 80109ca:	68a0      	ldr	r0, [r4, #8]
 80109cc:	f7ff ff9c 	bl	8010908 <std>
 80109d0:	2202      	movs	r2, #2
 80109d2:	2112      	movs	r1, #18
 80109d4:	68e0      	ldr	r0, [r4, #12]
 80109d6:	f7ff ff97 	bl	8010908 <std>
 80109da:	2301      	movs	r3, #1
 80109dc:	61a3      	str	r3, [r4, #24]
 80109de:	bd10      	pop	{r4, pc}
 80109e0:	08014c00 	.word	0x08014c00
 80109e4:	08010951 	.word	0x08010951

080109e8 <__sfp>:
 80109e8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80109ea:	4b1b      	ldr	r3, [pc, #108]	; (8010a58 <__sfp+0x70>)
 80109ec:	681e      	ldr	r6, [r3, #0]
 80109ee:	69b3      	ldr	r3, [r6, #24]
 80109f0:	4607      	mov	r7, r0
 80109f2:	b913      	cbnz	r3, 80109fa <__sfp+0x12>
 80109f4:	4630      	mov	r0, r6
 80109f6:	f7ff ffc7 	bl	8010988 <__sinit>
 80109fa:	3648      	adds	r6, #72	; 0x48
 80109fc:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8010a00:	3b01      	subs	r3, #1
 8010a02:	d503      	bpl.n	8010a0c <__sfp+0x24>
 8010a04:	6833      	ldr	r3, [r6, #0]
 8010a06:	b133      	cbz	r3, 8010a16 <__sfp+0x2e>
 8010a08:	6836      	ldr	r6, [r6, #0]
 8010a0a:	e7f7      	b.n	80109fc <__sfp+0x14>
 8010a0c:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8010a10:	b16d      	cbz	r5, 8010a2e <__sfp+0x46>
 8010a12:	3468      	adds	r4, #104	; 0x68
 8010a14:	e7f4      	b.n	8010a00 <__sfp+0x18>
 8010a16:	2104      	movs	r1, #4
 8010a18:	4638      	mov	r0, r7
 8010a1a:	f7ff ff9f 	bl	801095c <__sfmoreglue>
 8010a1e:	6030      	str	r0, [r6, #0]
 8010a20:	2800      	cmp	r0, #0
 8010a22:	d1f1      	bne.n	8010a08 <__sfp+0x20>
 8010a24:	230c      	movs	r3, #12
 8010a26:	603b      	str	r3, [r7, #0]
 8010a28:	4604      	mov	r4, r0
 8010a2a:	4620      	mov	r0, r4
 8010a2c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8010a2e:	4b0b      	ldr	r3, [pc, #44]	; (8010a5c <__sfp+0x74>)
 8010a30:	6665      	str	r5, [r4, #100]	; 0x64
 8010a32:	e9c4 5500 	strd	r5, r5, [r4]
 8010a36:	60a5      	str	r5, [r4, #8]
 8010a38:	e9c4 3503 	strd	r3, r5, [r4, #12]
 8010a3c:	e9c4 5505 	strd	r5, r5, [r4, #20]
 8010a40:	2208      	movs	r2, #8
 8010a42:	4629      	mov	r1, r5
 8010a44:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8010a48:	f7fd f945 	bl	800dcd6 <memset>
 8010a4c:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8010a50:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8010a54:	e7e9      	b.n	8010a2a <__sfp+0x42>
 8010a56:	bf00      	nop
 8010a58:	08014c00 	.word	0x08014c00
 8010a5c:	ffff0001 	.word	0xffff0001

08010a60 <_fwalk_reent>:
 8010a60:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8010a64:	4680      	mov	r8, r0
 8010a66:	4689      	mov	r9, r1
 8010a68:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8010a6c:	2600      	movs	r6, #0
 8010a6e:	b914      	cbnz	r4, 8010a76 <_fwalk_reent+0x16>
 8010a70:	4630      	mov	r0, r6
 8010a72:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8010a76:	e9d4 7501 	ldrd	r7, r5, [r4, #4]
 8010a7a:	3f01      	subs	r7, #1
 8010a7c:	d501      	bpl.n	8010a82 <_fwalk_reent+0x22>
 8010a7e:	6824      	ldr	r4, [r4, #0]
 8010a80:	e7f5      	b.n	8010a6e <_fwalk_reent+0xe>
 8010a82:	89ab      	ldrh	r3, [r5, #12]
 8010a84:	2b01      	cmp	r3, #1
 8010a86:	d907      	bls.n	8010a98 <_fwalk_reent+0x38>
 8010a88:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8010a8c:	3301      	adds	r3, #1
 8010a8e:	d003      	beq.n	8010a98 <_fwalk_reent+0x38>
 8010a90:	4629      	mov	r1, r5
 8010a92:	4640      	mov	r0, r8
 8010a94:	47c8      	blx	r9
 8010a96:	4306      	orrs	r6, r0
 8010a98:	3568      	adds	r5, #104	; 0x68
 8010a9a:	e7ee      	b.n	8010a7a <_fwalk_reent+0x1a>

08010a9c <rshift>:
 8010a9c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8010a9e:	6906      	ldr	r6, [r0, #16]
 8010aa0:	114b      	asrs	r3, r1, #5
 8010aa2:	429e      	cmp	r6, r3
 8010aa4:	f100 0414 	add.w	r4, r0, #20
 8010aa8:	dd30      	ble.n	8010b0c <rshift+0x70>
 8010aaa:	f011 011f 	ands.w	r1, r1, #31
 8010aae:	eb04 0686 	add.w	r6, r4, r6, lsl #2
 8010ab2:	eb04 0283 	add.w	r2, r4, r3, lsl #2
 8010ab6:	d108      	bne.n	8010aca <rshift+0x2e>
 8010ab8:	4621      	mov	r1, r4
 8010aba:	42b2      	cmp	r2, r6
 8010abc:	460b      	mov	r3, r1
 8010abe:	d211      	bcs.n	8010ae4 <rshift+0x48>
 8010ac0:	f852 3b04 	ldr.w	r3, [r2], #4
 8010ac4:	f841 3b04 	str.w	r3, [r1], #4
 8010ac8:	e7f7      	b.n	8010aba <rshift+0x1e>
 8010aca:	f854 5023 	ldr.w	r5, [r4, r3, lsl #2]
 8010ace:	f1c1 0c20 	rsb	ip, r1, #32
 8010ad2:	40cd      	lsrs	r5, r1
 8010ad4:	3204      	adds	r2, #4
 8010ad6:	4623      	mov	r3, r4
 8010ad8:	42b2      	cmp	r2, r6
 8010ada:	4617      	mov	r7, r2
 8010adc:	d30c      	bcc.n	8010af8 <rshift+0x5c>
 8010ade:	601d      	str	r5, [r3, #0]
 8010ae0:	b105      	cbz	r5, 8010ae4 <rshift+0x48>
 8010ae2:	3304      	adds	r3, #4
 8010ae4:	1b1a      	subs	r2, r3, r4
 8010ae6:	42a3      	cmp	r3, r4
 8010ae8:	ea4f 02a2 	mov.w	r2, r2, asr #2
 8010aec:	bf08      	it	eq
 8010aee:	2300      	moveq	r3, #0
 8010af0:	6102      	str	r2, [r0, #16]
 8010af2:	bf08      	it	eq
 8010af4:	6143      	streq	r3, [r0, #20]
 8010af6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8010af8:	683f      	ldr	r7, [r7, #0]
 8010afa:	fa07 f70c 	lsl.w	r7, r7, ip
 8010afe:	433d      	orrs	r5, r7
 8010b00:	f843 5b04 	str.w	r5, [r3], #4
 8010b04:	f852 5b04 	ldr.w	r5, [r2], #4
 8010b08:	40cd      	lsrs	r5, r1
 8010b0a:	e7e5      	b.n	8010ad8 <rshift+0x3c>
 8010b0c:	4623      	mov	r3, r4
 8010b0e:	e7e9      	b.n	8010ae4 <rshift+0x48>

08010b10 <__hexdig_fun>:
 8010b10:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 8010b14:	2b09      	cmp	r3, #9
 8010b16:	d802      	bhi.n	8010b1e <__hexdig_fun+0xe>
 8010b18:	3820      	subs	r0, #32
 8010b1a:	b2c0      	uxtb	r0, r0
 8010b1c:	4770      	bx	lr
 8010b1e:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 8010b22:	2b05      	cmp	r3, #5
 8010b24:	d801      	bhi.n	8010b2a <__hexdig_fun+0x1a>
 8010b26:	3847      	subs	r0, #71	; 0x47
 8010b28:	e7f7      	b.n	8010b1a <__hexdig_fun+0xa>
 8010b2a:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 8010b2e:	2b05      	cmp	r3, #5
 8010b30:	d801      	bhi.n	8010b36 <__hexdig_fun+0x26>
 8010b32:	3827      	subs	r0, #39	; 0x27
 8010b34:	e7f1      	b.n	8010b1a <__hexdig_fun+0xa>
 8010b36:	2000      	movs	r0, #0
 8010b38:	4770      	bx	lr

08010b3a <__gethex>:
 8010b3a:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010b3e:	b08b      	sub	sp, #44	; 0x2c
 8010b40:	468a      	mov	sl, r1
 8010b42:	9002      	str	r0, [sp, #8]
 8010b44:	9816      	ldr	r0, [sp, #88]	; 0x58
 8010b46:	9306      	str	r3, [sp, #24]
 8010b48:	4690      	mov	r8, r2
 8010b4a:	f000 fad0 	bl	80110ee <__localeconv_l>
 8010b4e:	6803      	ldr	r3, [r0, #0]
 8010b50:	9303      	str	r3, [sp, #12]
 8010b52:	4618      	mov	r0, r3
 8010b54:	f7ef fb64 	bl	8000220 <strlen>
 8010b58:	9b03      	ldr	r3, [sp, #12]
 8010b5a:	9001      	str	r0, [sp, #4]
 8010b5c:	4403      	add	r3, r0
 8010b5e:	f04f 0b00 	mov.w	fp, #0
 8010b62:	f813 3c01 	ldrb.w	r3, [r3, #-1]
 8010b66:	9307      	str	r3, [sp, #28]
 8010b68:	f8da 3000 	ldr.w	r3, [sl]
 8010b6c:	3302      	adds	r3, #2
 8010b6e:	461f      	mov	r7, r3
 8010b70:	f813 0b01 	ldrb.w	r0, [r3], #1
 8010b74:	2830      	cmp	r0, #48	; 0x30
 8010b76:	d06c      	beq.n	8010c52 <__gethex+0x118>
 8010b78:	f7ff ffca 	bl	8010b10 <__hexdig_fun>
 8010b7c:	4604      	mov	r4, r0
 8010b7e:	2800      	cmp	r0, #0
 8010b80:	d16a      	bne.n	8010c58 <__gethex+0x11e>
 8010b82:	9a01      	ldr	r2, [sp, #4]
 8010b84:	9903      	ldr	r1, [sp, #12]
 8010b86:	4638      	mov	r0, r7
 8010b88:	f001 fb11 	bl	80121ae <strncmp>
 8010b8c:	2800      	cmp	r0, #0
 8010b8e:	d166      	bne.n	8010c5e <__gethex+0x124>
 8010b90:	9b01      	ldr	r3, [sp, #4]
 8010b92:	5cf8      	ldrb	r0, [r7, r3]
 8010b94:	18fe      	adds	r6, r7, r3
 8010b96:	f7ff ffbb 	bl	8010b10 <__hexdig_fun>
 8010b9a:	2800      	cmp	r0, #0
 8010b9c:	d062      	beq.n	8010c64 <__gethex+0x12a>
 8010b9e:	4633      	mov	r3, r6
 8010ba0:	7818      	ldrb	r0, [r3, #0]
 8010ba2:	2830      	cmp	r0, #48	; 0x30
 8010ba4:	461f      	mov	r7, r3
 8010ba6:	f103 0301 	add.w	r3, r3, #1
 8010baa:	d0f9      	beq.n	8010ba0 <__gethex+0x66>
 8010bac:	f7ff ffb0 	bl	8010b10 <__hexdig_fun>
 8010bb0:	fab0 f580 	clz	r5, r0
 8010bb4:	096d      	lsrs	r5, r5, #5
 8010bb6:	4634      	mov	r4, r6
 8010bb8:	f04f 0b01 	mov.w	fp, #1
 8010bbc:	463a      	mov	r2, r7
 8010bbe:	4616      	mov	r6, r2
 8010bc0:	3201      	adds	r2, #1
 8010bc2:	7830      	ldrb	r0, [r6, #0]
 8010bc4:	f7ff ffa4 	bl	8010b10 <__hexdig_fun>
 8010bc8:	2800      	cmp	r0, #0
 8010bca:	d1f8      	bne.n	8010bbe <__gethex+0x84>
 8010bcc:	9a01      	ldr	r2, [sp, #4]
 8010bce:	9903      	ldr	r1, [sp, #12]
 8010bd0:	4630      	mov	r0, r6
 8010bd2:	f001 faec 	bl	80121ae <strncmp>
 8010bd6:	b950      	cbnz	r0, 8010bee <__gethex+0xb4>
 8010bd8:	b954      	cbnz	r4, 8010bf0 <__gethex+0xb6>
 8010bda:	9b01      	ldr	r3, [sp, #4]
 8010bdc:	18f4      	adds	r4, r6, r3
 8010bde:	4622      	mov	r2, r4
 8010be0:	4616      	mov	r6, r2
 8010be2:	3201      	adds	r2, #1
 8010be4:	7830      	ldrb	r0, [r6, #0]
 8010be6:	f7ff ff93 	bl	8010b10 <__hexdig_fun>
 8010bea:	2800      	cmp	r0, #0
 8010bec:	d1f8      	bne.n	8010be0 <__gethex+0xa6>
 8010bee:	b10c      	cbz	r4, 8010bf4 <__gethex+0xba>
 8010bf0:	1ba4      	subs	r4, r4, r6
 8010bf2:	00a4      	lsls	r4, r4, #2
 8010bf4:	7833      	ldrb	r3, [r6, #0]
 8010bf6:	2b50      	cmp	r3, #80	; 0x50
 8010bf8:	d001      	beq.n	8010bfe <__gethex+0xc4>
 8010bfa:	2b70      	cmp	r3, #112	; 0x70
 8010bfc:	d140      	bne.n	8010c80 <__gethex+0x146>
 8010bfe:	7873      	ldrb	r3, [r6, #1]
 8010c00:	2b2b      	cmp	r3, #43	; 0x2b
 8010c02:	d031      	beq.n	8010c68 <__gethex+0x12e>
 8010c04:	2b2d      	cmp	r3, #45	; 0x2d
 8010c06:	d033      	beq.n	8010c70 <__gethex+0x136>
 8010c08:	1c71      	adds	r1, r6, #1
 8010c0a:	f04f 0900 	mov.w	r9, #0
 8010c0e:	7808      	ldrb	r0, [r1, #0]
 8010c10:	f7ff ff7e 	bl	8010b10 <__hexdig_fun>
 8010c14:	1e43      	subs	r3, r0, #1
 8010c16:	b2db      	uxtb	r3, r3
 8010c18:	2b18      	cmp	r3, #24
 8010c1a:	d831      	bhi.n	8010c80 <__gethex+0x146>
 8010c1c:	f1a0 0210 	sub.w	r2, r0, #16
 8010c20:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 8010c24:	f7ff ff74 	bl	8010b10 <__hexdig_fun>
 8010c28:	1e43      	subs	r3, r0, #1
 8010c2a:	b2db      	uxtb	r3, r3
 8010c2c:	2b18      	cmp	r3, #24
 8010c2e:	d922      	bls.n	8010c76 <__gethex+0x13c>
 8010c30:	f1b9 0f00 	cmp.w	r9, #0
 8010c34:	d000      	beq.n	8010c38 <__gethex+0xfe>
 8010c36:	4252      	negs	r2, r2
 8010c38:	4414      	add	r4, r2
 8010c3a:	f8ca 1000 	str.w	r1, [sl]
 8010c3e:	b30d      	cbz	r5, 8010c84 <__gethex+0x14a>
 8010c40:	f1bb 0f00 	cmp.w	fp, #0
 8010c44:	bf0c      	ite	eq
 8010c46:	2706      	moveq	r7, #6
 8010c48:	2700      	movne	r7, #0
 8010c4a:	4638      	mov	r0, r7
 8010c4c:	b00b      	add	sp, #44	; 0x2c
 8010c4e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8010c52:	f10b 0b01 	add.w	fp, fp, #1
 8010c56:	e78a      	b.n	8010b6e <__gethex+0x34>
 8010c58:	2500      	movs	r5, #0
 8010c5a:	462c      	mov	r4, r5
 8010c5c:	e7ae      	b.n	8010bbc <__gethex+0x82>
 8010c5e:	463e      	mov	r6, r7
 8010c60:	2501      	movs	r5, #1
 8010c62:	e7c7      	b.n	8010bf4 <__gethex+0xba>
 8010c64:	4604      	mov	r4, r0
 8010c66:	e7fb      	b.n	8010c60 <__gethex+0x126>
 8010c68:	f04f 0900 	mov.w	r9, #0
 8010c6c:	1cb1      	adds	r1, r6, #2
 8010c6e:	e7ce      	b.n	8010c0e <__gethex+0xd4>
 8010c70:	f04f 0901 	mov.w	r9, #1
 8010c74:	e7fa      	b.n	8010c6c <__gethex+0x132>
 8010c76:	230a      	movs	r3, #10
 8010c78:	fb03 0202 	mla	r2, r3, r2, r0
 8010c7c:	3a10      	subs	r2, #16
 8010c7e:	e7cf      	b.n	8010c20 <__gethex+0xe6>
 8010c80:	4631      	mov	r1, r6
 8010c82:	e7da      	b.n	8010c3a <__gethex+0x100>
 8010c84:	1bf3      	subs	r3, r6, r7
 8010c86:	3b01      	subs	r3, #1
 8010c88:	4629      	mov	r1, r5
 8010c8a:	2b07      	cmp	r3, #7
 8010c8c:	dc49      	bgt.n	8010d22 <__gethex+0x1e8>
 8010c8e:	9802      	ldr	r0, [sp, #8]
 8010c90:	f000 fabc 	bl	801120c <_Balloc>
 8010c94:	9b01      	ldr	r3, [sp, #4]
 8010c96:	f100 0914 	add.w	r9, r0, #20
 8010c9a:	f04f 0b00 	mov.w	fp, #0
 8010c9e:	f1c3 0301 	rsb	r3, r3, #1
 8010ca2:	4605      	mov	r5, r0
 8010ca4:	f8cd 9010 	str.w	r9, [sp, #16]
 8010ca8:	46da      	mov	sl, fp
 8010caa:	9308      	str	r3, [sp, #32]
 8010cac:	42b7      	cmp	r7, r6
 8010cae:	d33b      	bcc.n	8010d28 <__gethex+0x1ee>
 8010cb0:	9804      	ldr	r0, [sp, #16]
 8010cb2:	f840 ab04 	str.w	sl, [r0], #4
 8010cb6:	eba0 0009 	sub.w	r0, r0, r9
 8010cba:	1080      	asrs	r0, r0, #2
 8010cbc:	6128      	str	r0, [r5, #16]
 8010cbe:	0147      	lsls	r7, r0, #5
 8010cc0:	4650      	mov	r0, sl
 8010cc2:	f000 fb67 	bl	8011394 <__hi0bits>
 8010cc6:	f8d8 6000 	ldr.w	r6, [r8]
 8010cca:	1a3f      	subs	r7, r7, r0
 8010ccc:	42b7      	cmp	r7, r6
 8010cce:	dd64      	ble.n	8010d9a <__gethex+0x260>
 8010cd0:	1bbf      	subs	r7, r7, r6
 8010cd2:	4639      	mov	r1, r7
 8010cd4:	4628      	mov	r0, r5
 8010cd6:	f000 fe77 	bl	80119c8 <__any_on>
 8010cda:	4682      	mov	sl, r0
 8010cdc:	b178      	cbz	r0, 8010cfe <__gethex+0x1c4>
 8010cde:	1e7b      	subs	r3, r7, #1
 8010ce0:	1159      	asrs	r1, r3, #5
 8010ce2:	f003 021f 	and.w	r2, r3, #31
 8010ce6:	f04f 0a01 	mov.w	sl, #1
 8010cea:	f859 1021 	ldr.w	r1, [r9, r1, lsl #2]
 8010cee:	fa0a f202 	lsl.w	r2, sl, r2
 8010cf2:	420a      	tst	r2, r1
 8010cf4:	d003      	beq.n	8010cfe <__gethex+0x1c4>
 8010cf6:	4553      	cmp	r3, sl
 8010cf8:	dc46      	bgt.n	8010d88 <__gethex+0x24e>
 8010cfa:	f04f 0a02 	mov.w	sl, #2
 8010cfe:	4639      	mov	r1, r7
 8010d00:	4628      	mov	r0, r5
 8010d02:	f7ff fecb 	bl	8010a9c <rshift>
 8010d06:	443c      	add	r4, r7
 8010d08:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8010d0c:	42a3      	cmp	r3, r4
 8010d0e:	da52      	bge.n	8010db6 <__gethex+0x27c>
 8010d10:	4629      	mov	r1, r5
 8010d12:	9802      	ldr	r0, [sp, #8]
 8010d14:	f000 faae 	bl	8011274 <_Bfree>
 8010d18:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8010d1a:	2300      	movs	r3, #0
 8010d1c:	6013      	str	r3, [r2, #0]
 8010d1e:	27a3      	movs	r7, #163	; 0xa3
 8010d20:	e793      	b.n	8010c4a <__gethex+0x110>
 8010d22:	3101      	adds	r1, #1
 8010d24:	105b      	asrs	r3, r3, #1
 8010d26:	e7b0      	b.n	8010c8a <__gethex+0x150>
 8010d28:	1e73      	subs	r3, r6, #1
 8010d2a:	9305      	str	r3, [sp, #20]
 8010d2c:	9a07      	ldr	r2, [sp, #28]
 8010d2e:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8010d32:	4293      	cmp	r3, r2
 8010d34:	d018      	beq.n	8010d68 <__gethex+0x22e>
 8010d36:	f1bb 0f20 	cmp.w	fp, #32
 8010d3a:	d107      	bne.n	8010d4c <__gethex+0x212>
 8010d3c:	9b04      	ldr	r3, [sp, #16]
 8010d3e:	f8c3 a000 	str.w	sl, [r3]
 8010d42:	3304      	adds	r3, #4
 8010d44:	f04f 0a00 	mov.w	sl, #0
 8010d48:	9304      	str	r3, [sp, #16]
 8010d4a:	46d3      	mov	fp, sl
 8010d4c:	f816 0c01 	ldrb.w	r0, [r6, #-1]
 8010d50:	f7ff fede 	bl	8010b10 <__hexdig_fun>
 8010d54:	f000 000f 	and.w	r0, r0, #15
 8010d58:	fa00 f00b 	lsl.w	r0, r0, fp
 8010d5c:	ea4a 0a00 	orr.w	sl, sl, r0
 8010d60:	f10b 0b04 	add.w	fp, fp, #4
 8010d64:	9b05      	ldr	r3, [sp, #20]
 8010d66:	e00d      	b.n	8010d84 <__gethex+0x24a>
 8010d68:	9b05      	ldr	r3, [sp, #20]
 8010d6a:	9a08      	ldr	r2, [sp, #32]
 8010d6c:	4413      	add	r3, r2
 8010d6e:	42bb      	cmp	r3, r7
 8010d70:	d3e1      	bcc.n	8010d36 <__gethex+0x1fc>
 8010d72:	4618      	mov	r0, r3
 8010d74:	9a01      	ldr	r2, [sp, #4]
 8010d76:	9903      	ldr	r1, [sp, #12]
 8010d78:	9309      	str	r3, [sp, #36]	; 0x24
 8010d7a:	f001 fa18 	bl	80121ae <strncmp>
 8010d7e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8010d80:	2800      	cmp	r0, #0
 8010d82:	d1d8      	bne.n	8010d36 <__gethex+0x1fc>
 8010d84:	461e      	mov	r6, r3
 8010d86:	e791      	b.n	8010cac <__gethex+0x172>
 8010d88:	1eb9      	subs	r1, r7, #2
 8010d8a:	4628      	mov	r0, r5
 8010d8c:	f000 fe1c 	bl	80119c8 <__any_on>
 8010d90:	2800      	cmp	r0, #0
 8010d92:	d0b2      	beq.n	8010cfa <__gethex+0x1c0>
 8010d94:	f04f 0a03 	mov.w	sl, #3
 8010d98:	e7b1      	b.n	8010cfe <__gethex+0x1c4>
 8010d9a:	da09      	bge.n	8010db0 <__gethex+0x276>
 8010d9c:	1bf7      	subs	r7, r6, r7
 8010d9e:	4629      	mov	r1, r5
 8010da0:	463a      	mov	r2, r7
 8010da2:	9802      	ldr	r0, [sp, #8]
 8010da4:	f000 fc32 	bl	801160c <__lshift>
 8010da8:	1be4      	subs	r4, r4, r7
 8010daa:	4605      	mov	r5, r0
 8010dac:	f100 0914 	add.w	r9, r0, #20
 8010db0:	f04f 0a00 	mov.w	sl, #0
 8010db4:	e7a8      	b.n	8010d08 <__gethex+0x1ce>
 8010db6:	f8d8 0004 	ldr.w	r0, [r8, #4]
 8010dba:	42a0      	cmp	r0, r4
 8010dbc:	dd6a      	ble.n	8010e94 <__gethex+0x35a>
 8010dbe:	1b04      	subs	r4, r0, r4
 8010dc0:	42a6      	cmp	r6, r4
 8010dc2:	dc2e      	bgt.n	8010e22 <__gethex+0x2e8>
 8010dc4:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8010dc8:	2b02      	cmp	r3, #2
 8010dca:	d022      	beq.n	8010e12 <__gethex+0x2d8>
 8010dcc:	2b03      	cmp	r3, #3
 8010dce:	d024      	beq.n	8010e1a <__gethex+0x2e0>
 8010dd0:	2b01      	cmp	r3, #1
 8010dd2:	d115      	bne.n	8010e00 <__gethex+0x2c6>
 8010dd4:	42a6      	cmp	r6, r4
 8010dd6:	d113      	bne.n	8010e00 <__gethex+0x2c6>
 8010dd8:	2e01      	cmp	r6, #1
 8010dda:	dc0b      	bgt.n	8010df4 <__gethex+0x2ba>
 8010ddc:	9a06      	ldr	r2, [sp, #24]
 8010dde:	f8d8 3004 	ldr.w	r3, [r8, #4]
 8010de2:	6013      	str	r3, [r2, #0]
 8010de4:	2301      	movs	r3, #1
 8010de6:	612b      	str	r3, [r5, #16]
 8010de8:	f8c9 3000 	str.w	r3, [r9]
 8010dec:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8010dee:	2762      	movs	r7, #98	; 0x62
 8010df0:	601d      	str	r5, [r3, #0]
 8010df2:	e72a      	b.n	8010c4a <__gethex+0x110>
 8010df4:	1e71      	subs	r1, r6, #1
 8010df6:	4628      	mov	r0, r5
 8010df8:	f000 fde6 	bl	80119c8 <__any_on>
 8010dfc:	2800      	cmp	r0, #0
 8010dfe:	d1ed      	bne.n	8010ddc <__gethex+0x2a2>
 8010e00:	4629      	mov	r1, r5
 8010e02:	9802      	ldr	r0, [sp, #8]
 8010e04:	f000 fa36 	bl	8011274 <_Bfree>
 8010e08:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8010e0a:	2300      	movs	r3, #0
 8010e0c:	6013      	str	r3, [r2, #0]
 8010e0e:	2750      	movs	r7, #80	; 0x50
 8010e10:	e71b      	b.n	8010c4a <__gethex+0x110>
 8010e12:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8010e14:	2b00      	cmp	r3, #0
 8010e16:	d0e1      	beq.n	8010ddc <__gethex+0x2a2>
 8010e18:	e7f2      	b.n	8010e00 <__gethex+0x2c6>
 8010e1a:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8010e1c:	2b00      	cmp	r3, #0
 8010e1e:	d1dd      	bne.n	8010ddc <__gethex+0x2a2>
 8010e20:	e7ee      	b.n	8010e00 <__gethex+0x2c6>
 8010e22:	1e67      	subs	r7, r4, #1
 8010e24:	f1ba 0f00 	cmp.w	sl, #0
 8010e28:	d131      	bne.n	8010e8e <__gethex+0x354>
 8010e2a:	b127      	cbz	r7, 8010e36 <__gethex+0x2fc>
 8010e2c:	4639      	mov	r1, r7
 8010e2e:	4628      	mov	r0, r5
 8010e30:	f000 fdca 	bl	80119c8 <__any_on>
 8010e34:	4682      	mov	sl, r0
 8010e36:	117a      	asrs	r2, r7, #5
 8010e38:	2301      	movs	r3, #1
 8010e3a:	f007 071f 	and.w	r7, r7, #31
 8010e3e:	fa03 f707 	lsl.w	r7, r3, r7
 8010e42:	f859 3022 	ldr.w	r3, [r9, r2, lsl #2]
 8010e46:	4621      	mov	r1, r4
 8010e48:	421f      	tst	r7, r3
 8010e4a:	4628      	mov	r0, r5
 8010e4c:	bf18      	it	ne
 8010e4e:	f04a 0a02 	orrne.w	sl, sl, #2
 8010e52:	1b36      	subs	r6, r6, r4
 8010e54:	f7ff fe22 	bl	8010a9c <rshift>
 8010e58:	f8d8 4004 	ldr.w	r4, [r8, #4]
 8010e5c:	2702      	movs	r7, #2
 8010e5e:	f1ba 0f00 	cmp.w	sl, #0
 8010e62:	d048      	beq.n	8010ef6 <__gethex+0x3bc>
 8010e64:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8010e68:	2b02      	cmp	r3, #2
 8010e6a:	d015      	beq.n	8010e98 <__gethex+0x35e>
 8010e6c:	2b03      	cmp	r3, #3
 8010e6e:	d017      	beq.n	8010ea0 <__gethex+0x366>
 8010e70:	2b01      	cmp	r3, #1
 8010e72:	d109      	bne.n	8010e88 <__gethex+0x34e>
 8010e74:	f01a 0f02 	tst.w	sl, #2
 8010e78:	d006      	beq.n	8010e88 <__gethex+0x34e>
 8010e7a:	f8d9 3000 	ldr.w	r3, [r9]
 8010e7e:	ea4a 0a03 	orr.w	sl, sl, r3
 8010e82:	f01a 0f01 	tst.w	sl, #1
 8010e86:	d10e      	bne.n	8010ea6 <__gethex+0x36c>
 8010e88:	f047 0710 	orr.w	r7, r7, #16
 8010e8c:	e033      	b.n	8010ef6 <__gethex+0x3bc>
 8010e8e:	f04f 0a01 	mov.w	sl, #1
 8010e92:	e7d0      	b.n	8010e36 <__gethex+0x2fc>
 8010e94:	2701      	movs	r7, #1
 8010e96:	e7e2      	b.n	8010e5e <__gethex+0x324>
 8010e98:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8010e9a:	f1c3 0301 	rsb	r3, r3, #1
 8010e9e:	9315      	str	r3, [sp, #84]	; 0x54
 8010ea0:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8010ea2:	2b00      	cmp	r3, #0
 8010ea4:	d0f0      	beq.n	8010e88 <__gethex+0x34e>
 8010ea6:	f8d5 9010 	ldr.w	r9, [r5, #16]
 8010eaa:	f105 0314 	add.w	r3, r5, #20
 8010eae:	ea4f 0a89 	mov.w	sl, r9, lsl #2
 8010eb2:	eb03 010a 	add.w	r1, r3, sl
 8010eb6:	f04f 0c00 	mov.w	ip, #0
 8010eba:	4618      	mov	r0, r3
 8010ebc:	f853 2b04 	ldr.w	r2, [r3], #4
 8010ec0:	f1b2 3fff 	cmp.w	r2, #4294967295
 8010ec4:	d01c      	beq.n	8010f00 <__gethex+0x3c6>
 8010ec6:	3201      	adds	r2, #1
 8010ec8:	6002      	str	r2, [r0, #0]
 8010eca:	2f02      	cmp	r7, #2
 8010ecc:	f105 0314 	add.w	r3, r5, #20
 8010ed0:	d138      	bne.n	8010f44 <__gethex+0x40a>
 8010ed2:	f8d8 2000 	ldr.w	r2, [r8]
 8010ed6:	3a01      	subs	r2, #1
 8010ed8:	42b2      	cmp	r2, r6
 8010eda:	d10a      	bne.n	8010ef2 <__gethex+0x3b8>
 8010edc:	1171      	asrs	r1, r6, #5
 8010ede:	2201      	movs	r2, #1
 8010ee0:	f006 061f 	and.w	r6, r6, #31
 8010ee4:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8010ee8:	fa02 f606 	lsl.w	r6, r2, r6
 8010eec:	421e      	tst	r6, r3
 8010eee:	bf18      	it	ne
 8010ef0:	4617      	movne	r7, r2
 8010ef2:	f047 0720 	orr.w	r7, r7, #32
 8010ef6:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8010ef8:	601d      	str	r5, [r3, #0]
 8010efa:	9b06      	ldr	r3, [sp, #24]
 8010efc:	601c      	str	r4, [r3, #0]
 8010efe:	e6a4      	b.n	8010c4a <__gethex+0x110>
 8010f00:	4299      	cmp	r1, r3
 8010f02:	f843 cc04 	str.w	ip, [r3, #-4]
 8010f06:	d8d8      	bhi.n	8010eba <__gethex+0x380>
 8010f08:	68ab      	ldr	r3, [r5, #8]
 8010f0a:	4599      	cmp	r9, r3
 8010f0c:	db12      	blt.n	8010f34 <__gethex+0x3fa>
 8010f0e:	6869      	ldr	r1, [r5, #4]
 8010f10:	9802      	ldr	r0, [sp, #8]
 8010f12:	3101      	adds	r1, #1
 8010f14:	f000 f97a 	bl	801120c <_Balloc>
 8010f18:	692a      	ldr	r2, [r5, #16]
 8010f1a:	3202      	adds	r2, #2
 8010f1c:	f105 010c 	add.w	r1, r5, #12
 8010f20:	4683      	mov	fp, r0
 8010f22:	0092      	lsls	r2, r2, #2
 8010f24:	300c      	adds	r0, #12
 8010f26:	f7fc fecb 	bl	800dcc0 <memcpy>
 8010f2a:	4629      	mov	r1, r5
 8010f2c:	9802      	ldr	r0, [sp, #8]
 8010f2e:	f000 f9a1 	bl	8011274 <_Bfree>
 8010f32:	465d      	mov	r5, fp
 8010f34:	692b      	ldr	r3, [r5, #16]
 8010f36:	1c5a      	adds	r2, r3, #1
 8010f38:	eb05 0383 	add.w	r3, r5, r3, lsl #2
 8010f3c:	612a      	str	r2, [r5, #16]
 8010f3e:	2201      	movs	r2, #1
 8010f40:	615a      	str	r2, [r3, #20]
 8010f42:	e7c2      	b.n	8010eca <__gethex+0x390>
 8010f44:	692a      	ldr	r2, [r5, #16]
 8010f46:	454a      	cmp	r2, r9
 8010f48:	dd0b      	ble.n	8010f62 <__gethex+0x428>
 8010f4a:	2101      	movs	r1, #1
 8010f4c:	4628      	mov	r0, r5
 8010f4e:	f7ff fda5 	bl	8010a9c <rshift>
 8010f52:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8010f56:	3401      	adds	r4, #1
 8010f58:	42a3      	cmp	r3, r4
 8010f5a:	f6ff aed9 	blt.w	8010d10 <__gethex+0x1d6>
 8010f5e:	2701      	movs	r7, #1
 8010f60:	e7c7      	b.n	8010ef2 <__gethex+0x3b8>
 8010f62:	f016 061f 	ands.w	r6, r6, #31
 8010f66:	d0fa      	beq.n	8010f5e <__gethex+0x424>
 8010f68:	449a      	add	sl, r3
 8010f6a:	f1c6 0620 	rsb	r6, r6, #32
 8010f6e:	f85a 0c04 	ldr.w	r0, [sl, #-4]
 8010f72:	f000 fa0f 	bl	8011394 <__hi0bits>
 8010f76:	42b0      	cmp	r0, r6
 8010f78:	dbe7      	blt.n	8010f4a <__gethex+0x410>
 8010f7a:	e7f0      	b.n	8010f5e <__gethex+0x424>

08010f7c <L_shift>:
 8010f7c:	f1c2 0208 	rsb	r2, r2, #8
 8010f80:	0092      	lsls	r2, r2, #2
 8010f82:	b570      	push	{r4, r5, r6, lr}
 8010f84:	f1c2 0620 	rsb	r6, r2, #32
 8010f88:	6843      	ldr	r3, [r0, #4]
 8010f8a:	6804      	ldr	r4, [r0, #0]
 8010f8c:	fa03 f506 	lsl.w	r5, r3, r6
 8010f90:	432c      	orrs	r4, r5
 8010f92:	40d3      	lsrs	r3, r2
 8010f94:	6004      	str	r4, [r0, #0]
 8010f96:	f840 3f04 	str.w	r3, [r0, #4]!
 8010f9a:	4288      	cmp	r0, r1
 8010f9c:	d3f4      	bcc.n	8010f88 <L_shift+0xc>
 8010f9e:	bd70      	pop	{r4, r5, r6, pc}

08010fa0 <__match>:
 8010fa0:	b530      	push	{r4, r5, lr}
 8010fa2:	6803      	ldr	r3, [r0, #0]
 8010fa4:	3301      	adds	r3, #1
 8010fa6:	f811 4b01 	ldrb.w	r4, [r1], #1
 8010faa:	b914      	cbnz	r4, 8010fb2 <__match+0x12>
 8010fac:	6003      	str	r3, [r0, #0]
 8010fae:	2001      	movs	r0, #1
 8010fb0:	bd30      	pop	{r4, r5, pc}
 8010fb2:	f813 2b01 	ldrb.w	r2, [r3], #1
 8010fb6:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 8010fba:	2d19      	cmp	r5, #25
 8010fbc:	bf98      	it	ls
 8010fbe:	3220      	addls	r2, #32
 8010fc0:	42a2      	cmp	r2, r4
 8010fc2:	d0f0      	beq.n	8010fa6 <__match+0x6>
 8010fc4:	2000      	movs	r0, #0
 8010fc6:	e7f3      	b.n	8010fb0 <__match+0x10>

08010fc8 <__hexnan>:
 8010fc8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010fcc:	680b      	ldr	r3, [r1, #0]
 8010fce:	6801      	ldr	r1, [r0, #0]
 8010fd0:	115f      	asrs	r7, r3, #5
 8010fd2:	eb02 0787 	add.w	r7, r2, r7, lsl #2
 8010fd6:	f013 031f 	ands.w	r3, r3, #31
 8010fda:	b087      	sub	sp, #28
 8010fdc:	bf18      	it	ne
 8010fde:	3704      	addne	r7, #4
 8010fe0:	2500      	movs	r5, #0
 8010fe2:	1f3e      	subs	r6, r7, #4
 8010fe4:	4682      	mov	sl, r0
 8010fe6:	4690      	mov	r8, r2
 8010fe8:	9301      	str	r3, [sp, #4]
 8010fea:	f847 5c04 	str.w	r5, [r7, #-4]
 8010fee:	46b1      	mov	r9, r6
 8010ff0:	4634      	mov	r4, r6
 8010ff2:	9502      	str	r5, [sp, #8]
 8010ff4:	46ab      	mov	fp, r5
 8010ff6:	784a      	ldrb	r2, [r1, #1]
 8010ff8:	1c4b      	adds	r3, r1, #1
 8010ffa:	9303      	str	r3, [sp, #12]
 8010ffc:	b342      	cbz	r2, 8011050 <__hexnan+0x88>
 8010ffe:	4610      	mov	r0, r2
 8011000:	9105      	str	r1, [sp, #20]
 8011002:	9204      	str	r2, [sp, #16]
 8011004:	f7ff fd84 	bl	8010b10 <__hexdig_fun>
 8011008:	2800      	cmp	r0, #0
 801100a:	d143      	bne.n	8011094 <__hexnan+0xcc>
 801100c:	9a04      	ldr	r2, [sp, #16]
 801100e:	9905      	ldr	r1, [sp, #20]
 8011010:	2a20      	cmp	r2, #32
 8011012:	d818      	bhi.n	8011046 <__hexnan+0x7e>
 8011014:	9b02      	ldr	r3, [sp, #8]
 8011016:	459b      	cmp	fp, r3
 8011018:	dd13      	ble.n	8011042 <__hexnan+0x7a>
 801101a:	454c      	cmp	r4, r9
 801101c:	d206      	bcs.n	801102c <__hexnan+0x64>
 801101e:	2d07      	cmp	r5, #7
 8011020:	dc04      	bgt.n	801102c <__hexnan+0x64>
 8011022:	462a      	mov	r2, r5
 8011024:	4649      	mov	r1, r9
 8011026:	4620      	mov	r0, r4
 8011028:	f7ff ffa8 	bl	8010f7c <L_shift>
 801102c:	4544      	cmp	r4, r8
 801102e:	d944      	bls.n	80110ba <__hexnan+0xf2>
 8011030:	2300      	movs	r3, #0
 8011032:	f1a4 0904 	sub.w	r9, r4, #4
 8011036:	f844 3c04 	str.w	r3, [r4, #-4]
 801103a:	f8cd b008 	str.w	fp, [sp, #8]
 801103e:	464c      	mov	r4, r9
 8011040:	461d      	mov	r5, r3
 8011042:	9903      	ldr	r1, [sp, #12]
 8011044:	e7d7      	b.n	8010ff6 <__hexnan+0x2e>
 8011046:	2a29      	cmp	r2, #41	; 0x29
 8011048:	d14a      	bne.n	80110e0 <__hexnan+0x118>
 801104a:	3102      	adds	r1, #2
 801104c:	f8ca 1000 	str.w	r1, [sl]
 8011050:	f1bb 0f00 	cmp.w	fp, #0
 8011054:	d044      	beq.n	80110e0 <__hexnan+0x118>
 8011056:	454c      	cmp	r4, r9
 8011058:	d206      	bcs.n	8011068 <__hexnan+0xa0>
 801105a:	2d07      	cmp	r5, #7
 801105c:	dc04      	bgt.n	8011068 <__hexnan+0xa0>
 801105e:	462a      	mov	r2, r5
 8011060:	4649      	mov	r1, r9
 8011062:	4620      	mov	r0, r4
 8011064:	f7ff ff8a 	bl	8010f7c <L_shift>
 8011068:	4544      	cmp	r4, r8
 801106a:	d928      	bls.n	80110be <__hexnan+0xf6>
 801106c:	4643      	mov	r3, r8
 801106e:	f854 2b04 	ldr.w	r2, [r4], #4
 8011072:	f843 2b04 	str.w	r2, [r3], #4
 8011076:	42a6      	cmp	r6, r4
 8011078:	d2f9      	bcs.n	801106e <__hexnan+0xa6>
 801107a:	2200      	movs	r2, #0
 801107c:	f843 2b04 	str.w	r2, [r3], #4
 8011080:	429e      	cmp	r6, r3
 8011082:	d2fb      	bcs.n	801107c <__hexnan+0xb4>
 8011084:	6833      	ldr	r3, [r6, #0]
 8011086:	b91b      	cbnz	r3, 8011090 <__hexnan+0xc8>
 8011088:	4546      	cmp	r6, r8
 801108a:	d127      	bne.n	80110dc <__hexnan+0x114>
 801108c:	2301      	movs	r3, #1
 801108e:	6033      	str	r3, [r6, #0]
 8011090:	2005      	movs	r0, #5
 8011092:	e026      	b.n	80110e2 <__hexnan+0x11a>
 8011094:	3501      	adds	r5, #1
 8011096:	2d08      	cmp	r5, #8
 8011098:	f10b 0b01 	add.w	fp, fp, #1
 801109c:	dd06      	ble.n	80110ac <__hexnan+0xe4>
 801109e:	4544      	cmp	r4, r8
 80110a0:	d9cf      	bls.n	8011042 <__hexnan+0x7a>
 80110a2:	2300      	movs	r3, #0
 80110a4:	f844 3c04 	str.w	r3, [r4, #-4]
 80110a8:	2501      	movs	r5, #1
 80110aa:	3c04      	subs	r4, #4
 80110ac:	6822      	ldr	r2, [r4, #0]
 80110ae:	f000 000f 	and.w	r0, r0, #15
 80110b2:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 80110b6:	6020      	str	r0, [r4, #0]
 80110b8:	e7c3      	b.n	8011042 <__hexnan+0x7a>
 80110ba:	2508      	movs	r5, #8
 80110bc:	e7c1      	b.n	8011042 <__hexnan+0x7a>
 80110be:	9b01      	ldr	r3, [sp, #4]
 80110c0:	2b00      	cmp	r3, #0
 80110c2:	d0df      	beq.n	8011084 <__hexnan+0xbc>
 80110c4:	f04f 32ff 	mov.w	r2, #4294967295
 80110c8:	f1c3 0320 	rsb	r3, r3, #32
 80110cc:	fa22 f303 	lsr.w	r3, r2, r3
 80110d0:	f857 2c04 	ldr.w	r2, [r7, #-4]
 80110d4:	401a      	ands	r2, r3
 80110d6:	f847 2c04 	str.w	r2, [r7, #-4]
 80110da:	e7d3      	b.n	8011084 <__hexnan+0xbc>
 80110dc:	3e04      	subs	r6, #4
 80110de:	e7d1      	b.n	8011084 <__hexnan+0xbc>
 80110e0:	2004      	movs	r0, #4
 80110e2:	b007      	add	sp, #28
 80110e4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

080110e8 <__locale_ctype_ptr_l>:
 80110e8:	f8d0 00ec 	ldr.w	r0, [r0, #236]	; 0xec
 80110ec:	4770      	bx	lr

080110ee <__localeconv_l>:
 80110ee:	30f0      	adds	r0, #240	; 0xf0
 80110f0:	4770      	bx	lr
	...

080110f4 <_localeconv_r>:
 80110f4:	4b04      	ldr	r3, [pc, #16]	; (8011108 <_localeconv_r+0x14>)
 80110f6:	681b      	ldr	r3, [r3, #0]
 80110f8:	6a18      	ldr	r0, [r3, #32]
 80110fa:	4b04      	ldr	r3, [pc, #16]	; (801110c <_localeconv_r+0x18>)
 80110fc:	2800      	cmp	r0, #0
 80110fe:	bf08      	it	eq
 8011100:	4618      	moveq	r0, r3
 8011102:	30f0      	adds	r0, #240	; 0xf0
 8011104:	4770      	bx	lr
 8011106:	bf00      	nop
 8011108:	20000020 	.word	0x20000020
 801110c:	20000084 	.word	0x20000084

08011110 <__swhatbuf_r>:
 8011110:	b570      	push	{r4, r5, r6, lr}
 8011112:	460e      	mov	r6, r1
 8011114:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8011118:	2900      	cmp	r1, #0
 801111a:	b096      	sub	sp, #88	; 0x58
 801111c:	4614      	mov	r4, r2
 801111e:	461d      	mov	r5, r3
 8011120:	da07      	bge.n	8011132 <__swhatbuf_r+0x22>
 8011122:	2300      	movs	r3, #0
 8011124:	602b      	str	r3, [r5, #0]
 8011126:	89b3      	ldrh	r3, [r6, #12]
 8011128:	061a      	lsls	r2, r3, #24
 801112a:	d410      	bmi.n	801114e <__swhatbuf_r+0x3e>
 801112c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8011130:	e00e      	b.n	8011150 <__swhatbuf_r+0x40>
 8011132:	466a      	mov	r2, sp
 8011134:	f001 f87c 	bl	8012230 <_fstat_r>
 8011138:	2800      	cmp	r0, #0
 801113a:	dbf2      	blt.n	8011122 <__swhatbuf_r+0x12>
 801113c:	9a01      	ldr	r2, [sp, #4]
 801113e:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8011142:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8011146:	425a      	negs	r2, r3
 8011148:	415a      	adcs	r2, r3
 801114a:	602a      	str	r2, [r5, #0]
 801114c:	e7ee      	b.n	801112c <__swhatbuf_r+0x1c>
 801114e:	2340      	movs	r3, #64	; 0x40
 8011150:	2000      	movs	r0, #0
 8011152:	6023      	str	r3, [r4, #0]
 8011154:	b016      	add	sp, #88	; 0x58
 8011156:	bd70      	pop	{r4, r5, r6, pc}

08011158 <__smakebuf_r>:
 8011158:	898b      	ldrh	r3, [r1, #12]
 801115a:	b573      	push	{r0, r1, r4, r5, r6, lr}
 801115c:	079d      	lsls	r5, r3, #30
 801115e:	4606      	mov	r6, r0
 8011160:	460c      	mov	r4, r1
 8011162:	d507      	bpl.n	8011174 <__smakebuf_r+0x1c>
 8011164:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8011168:	6023      	str	r3, [r4, #0]
 801116a:	6123      	str	r3, [r4, #16]
 801116c:	2301      	movs	r3, #1
 801116e:	6163      	str	r3, [r4, #20]
 8011170:	b002      	add	sp, #8
 8011172:	bd70      	pop	{r4, r5, r6, pc}
 8011174:	ab01      	add	r3, sp, #4
 8011176:	466a      	mov	r2, sp
 8011178:	f7ff ffca 	bl	8011110 <__swhatbuf_r>
 801117c:	9900      	ldr	r1, [sp, #0]
 801117e:	4605      	mov	r5, r0
 8011180:	4630      	mov	r0, r6
 8011182:	f000 fc9f 	bl	8011ac4 <_malloc_r>
 8011186:	b948      	cbnz	r0, 801119c <__smakebuf_r+0x44>
 8011188:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801118c:	059a      	lsls	r2, r3, #22
 801118e:	d4ef      	bmi.n	8011170 <__smakebuf_r+0x18>
 8011190:	f023 0303 	bic.w	r3, r3, #3
 8011194:	f043 0302 	orr.w	r3, r3, #2
 8011198:	81a3      	strh	r3, [r4, #12]
 801119a:	e7e3      	b.n	8011164 <__smakebuf_r+0xc>
 801119c:	4b0d      	ldr	r3, [pc, #52]	; (80111d4 <__smakebuf_r+0x7c>)
 801119e:	62b3      	str	r3, [r6, #40]	; 0x28
 80111a0:	89a3      	ldrh	r3, [r4, #12]
 80111a2:	6020      	str	r0, [r4, #0]
 80111a4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80111a8:	81a3      	strh	r3, [r4, #12]
 80111aa:	9b00      	ldr	r3, [sp, #0]
 80111ac:	6163      	str	r3, [r4, #20]
 80111ae:	9b01      	ldr	r3, [sp, #4]
 80111b0:	6120      	str	r0, [r4, #16]
 80111b2:	b15b      	cbz	r3, 80111cc <__smakebuf_r+0x74>
 80111b4:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80111b8:	4630      	mov	r0, r6
 80111ba:	f001 f84b 	bl	8012254 <_isatty_r>
 80111be:	b128      	cbz	r0, 80111cc <__smakebuf_r+0x74>
 80111c0:	89a3      	ldrh	r3, [r4, #12]
 80111c2:	f023 0303 	bic.w	r3, r3, #3
 80111c6:	f043 0301 	orr.w	r3, r3, #1
 80111ca:	81a3      	strh	r3, [r4, #12]
 80111cc:	89a3      	ldrh	r3, [r4, #12]
 80111ce:	431d      	orrs	r5, r3
 80111d0:	81a5      	strh	r5, [r4, #12]
 80111d2:	e7cd      	b.n	8011170 <__smakebuf_r+0x18>
 80111d4:	08010951 	.word	0x08010951

080111d8 <malloc>:
 80111d8:	4b02      	ldr	r3, [pc, #8]	; (80111e4 <malloc+0xc>)
 80111da:	4601      	mov	r1, r0
 80111dc:	6818      	ldr	r0, [r3, #0]
 80111de:	f000 bc71 	b.w	8011ac4 <_malloc_r>
 80111e2:	bf00      	nop
 80111e4:	20000020 	.word	0x20000020

080111e8 <__ascii_mbtowc>:
 80111e8:	b082      	sub	sp, #8
 80111ea:	b901      	cbnz	r1, 80111ee <__ascii_mbtowc+0x6>
 80111ec:	a901      	add	r1, sp, #4
 80111ee:	b142      	cbz	r2, 8011202 <__ascii_mbtowc+0x1a>
 80111f0:	b14b      	cbz	r3, 8011206 <__ascii_mbtowc+0x1e>
 80111f2:	7813      	ldrb	r3, [r2, #0]
 80111f4:	600b      	str	r3, [r1, #0]
 80111f6:	7812      	ldrb	r2, [r2, #0]
 80111f8:	1c10      	adds	r0, r2, #0
 80111fa:	bf18      	it	ne
 80111fc:	2001      	movne	r0, #1
 80111fe:	b002      	add	sp, #8
 8011200:	4770      	bx	lr
 8011202:	4610      	mov	r0, r2
 8011204:	e7fb      	b.n	80111fe <__ascii_mbtowc+0x16>
 8011206:	f06f 0001 	mvn.w	r0, #1
 801120a:	e7f8      	b.n	80111fe <__ascii_mbtowc+0x16>

0801120c <_Balloc>:
 801120c:	b570      	push	{r4, r5, r6, lr}
 801120e:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8011210:	4604      	mov	r4, r0
 8011212:	460e      	mov	r6, r1
 8011214:	b93d      	cbnz	r5, 8011226 <_Balloc+0x1a>
 8011216:	2010      	movs	r0, #16
 8011218:	f7ff ffde 	bl	80111d8 <malloc>
 801121c:	6260      	str	r0, [r4, #36]	; 0x24
 801121e:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8011222:	6005      	str	r5, [r0, #0]
 8011224:	60c5      	str	r5, [r0, #12]
 8011226:	6a65      	ldr	r5, [r4, #36]	; 0x24
 8011228:	68eb      	ldr	r3, [r5, #12]
 801122a:	b183      	cbz	r3, 801124e <_Balloc+0x42>
 801122c:	6a63      	ldr	r3, [r4, #36]	; 0x24
 801122e:	68db      	ldr	r3, [r3, #12]
 8011230:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 8011234:	b9b8      	cbnz	r0, 8011266 <_Balloc+0x5a>
 8011236:	2101      	movs	r1, #1
 8011238:	fa01 f506 	lsl.w	r5, r1, r6
 801123c:	1d6a      	adds	r2, r5, #5
 801123e:	0092      	lsls	r2, r2, #2
 8011240:	4620      	mov	r0, r4
 8011242:	f000 fbe2 	bl	8011a0a <_calloc_r>
 8011246:	b160      	cbz	r0, 8011262 <_Balloc+0x56>
 8011248:	e9c0 6501 	strd	r6, r5, [r0, #4]
 801124c:	e00e      	b.n	801126c <_Balloc+0x60>
 801124e:	2221      	movs	r2, #33	; 0x21
 8011250:	2104      	movs	r1, #4
 8011252:	4620      	mov	r0, r4
 8011254:	f000 fbd9 	bl	8011a0a <_calloc_r>
 8011258:	6a63      	ldr	r3, [r4, #36]	; 0x24
 801125a:	60e8      	str	r0, [r5, #12]
 801125c:	68db      	ldr	r3, [r3, #12]
 801125e:	2b00      	cmp	r3, #0
 8011260:	d1e4      	bne.n	801122c <_Balloc+0x20>
 8011262:	2000      	movs	r0, #0
 8011264:	bd70      	pop	{r4, r5, r6, pc}
 8011266:	6802      	ldr	r2, [r0, #0]
 8011268:	f843 2026 	str.w	r2, [r3, r6, lsl #2]
 801126c:	2300      	movs	r3, #0
 801126e:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8011272:	e7f7      	b.n	8011264 <_Balloc+0x58>

08011274 <_Bfree>:
 8011274:	b570      	push	{r4, r5, r6, lr}
 8011276:	6a44      	ldr	r4, [r0, #36]	; 0x24
 8011278:	4606      	mov	r6, r0
 801127a:	460d      	mov	r5, r1
 801127c:	b93c      	cbnz	r4, 801128e <_Bfree+0x1a>
 801127e:	2010      	movs	r0, #16
 8011280:	f7ff ffaa 	bl	80111d8 <malloc>
 8011284:	6270      	str	r0, [r6, #36]	; 0x24
 8011286:	e9c0 4401 	strd	r4, r4, [r0, #4]
 801128a:	6004      	str	r4, [r0, #0]
 801128c:	60c4      	str	r4, [r0, #12]
 801128e:	b13d      	cbz	r5, 80112a0 <_Bfree+0x2c>
 8011290:	6a73      	ldr	r3, [r6, #36]	; 0x24
 8011292:	686a      	ldr	r2, [r5, #4]
 8011294:	68db      	ldr	r3, [r3, #12]
 8011296:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 801129a:	6029      	str	r1, [r5, #0]
 801129c:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
 80112a0:	bd70      	pop	{r4, r5, r6, pc}

080112a2 <__multadd>:
 80112a2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80112a6:	690d      	ldr	r5, [r1, #16]
 80112a8:	461f      	mov	r7, r3
 80112aa:	4606      	mov	r6, r0
 80112ac:	460c      	mov	r4, r1
 80112ae:	f101 0c14 	add.w	ip, r1, #20
 80112b2:	2300      	movs	r3, #0
 80112b4:	f8dc 0000 	ldr.w	r0, [ip]
 80112b8:	b281      	uxth	r1, r0
 80112ba:	fb02 7101 	mla	r1, r2, r1, r7
 80112be:	0c0f      	lsrs	r7, r1, #16
 80112c0:	0c00      	lsrs	r0, r0, #16
 80112c2:	fb02 7000 	mla	r0, r2, r0, r7
 80112c6:	b289      	uxth	r1, r1
 80112c8:	3301      	adds	r3, #1
 80112ca:	eb01 4100 	add.w	r1, r1, r0, lsl #16
 80112ce:	429d      	cmp	r5, r3
 80112d0:	ea4f 4710 	mov.w	r7, r0, lsr #16
 80112d4:	f84c 1b04 	str.w	r1, [ip], #4
 80112d8:	dcec      	bgt.n	80112b4 <__multadd+0x12>
 80112da:	b1d7      	cbz	r7, 8011312 <__multadd+0x70>
 80112dc:	68a3      	ldr	r3, [r4, #8]
 80112de:	42ab      	cmp	r3, r5
 80112e0:	dc12      	bgt.n	8011308 <__multadd+0x66>
 80112e2:	6861      	ldr	r1, [r4, #4]
 80112e4:	4630      	mov	r0, r6
 80112e6:	3101      	adds	r1, #1
 80112e8:	f7ff ff90 	bl	801120c <_Balloc>
 80112ec:	6922      	ldr	r2, [r4, #16]
 80112ee:	3202      	adds	r2, #2
 80112f0:	f104 010c 	add.w	r1, r4, #12
 80112f4:	4680      	mov	r8, r0
 80112f6:	0092      	lsls	r2, r2, #2
 80112f8:	300c      	adds	r0, #12
 80112fa:	f7fc fce1 	bl	800dcc0 <memcpy>
 80112fe:	4621      	mov	r1, r4
 8011300:	4630      	mov	r0, r6
 8011302:	f7ff ffb7 	bl	8011274 <_Bfree>
 8011306:	4644      	mov	r4, r8
 8011308:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 801130c:	3501      	adds	r5, #1
 801130e:	615f      	str	r7, [r3, #20]
 8011310:	6125      	str	r5, [r4, #16]
 8011312:	4620      	mov	r0, r4
 8011314:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

08011318 <__s2b>:
 8011318:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801131c:	460c      	mov	r4, r1
 801131e:	4615      	mov	r5, r2
 8011320:	461f      	mov	r7, r3
 8011322:	2209      	movs	r2, #9
 8011324:	3308      	adds	r3, #8
 8011326:	4606      	mov	r6, r0
 8011328:	fb93 f3f2 	sdiv	r3, r3, r2
 801132c:	2100      	movs	r1, #0
 801132e:	2201      	movs	r2, #1
 8011330:	429a      	cmp	r2, r3
 8011332:	db20      	blt.n	8011376 <__s2b+0x5e>
 8011334:	4630      	mov	r0, r6
 8011336:	f7ff ff69 	bl	801120c <_Balloc>
 801133a:	9b08      	ldr	r3, [sp, #32]
 801133c:	6143      	str	r3, [r0, #20]
 801133e:	2d09      	cmp	r5, #9
 8011340:	f04f 0301 	mov.w	r3, #1
 8011344:	6103      	str	r3, [r0, #16]
 8011346:	dd19      	ble.n	801137c <__s2b+0x64>
 8011348:	f104 0809 	add.w	r8, r4, #9
 801134c:	46c1      	mov	r9, r8
 801134e:	442c      	add	r4, r5
 8011350:	f819 3b01 	ldrb.w	r3, [r9], #1
 8011354:	4601      	mov	r1, r0
 8011356:	3b30      	subs	r3, #48	; 0x30
 8011358:	220a      	movs	r2, #10
 801135a:	4630      	mov	r0, r6
 801135c:	f7ff ffa1 	bl	80112a2 <__multadd>
 8011360:	45a1      	cmp	r9, r4
 8011362:	d1f5      	bne.n	8011350 <__s2b+0x38>
 8011364:	eb08 0405 	add.w	r4, r8, r5
 8011368:	3c08      	subs	r4, #8
 801136a:	1b2d      	subs	r5, r5, r4
 801136c:	1963      	adds	r3, r4, r5
 801136e:	42bb      	cmp	r3, r7
 8011370:	db07      	blt.n	8011382 <__s2b+0x6a>
 8011372:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8011376:	0052      	lsls	r2, r2, #1
 8011378:	3101      	adds	r1, #1
 801137a:	e7d9      	b.n	8011330 <__s2b+0x18>
 801137c:	340a      	adds	r4, #10
 801137e:	2509      	movs	r5, #9
 8011380:	e7f3      	b.n	801136a <__s2b+0x52>
 8011382:	f814 3b01 	ldrb.w	r3, [r4], #1
 8011386:	4601      	mov	r1, r0
 8011388:	3b30      	subs	r3, #48	; 0x30
 801138a:	220a      	movs	r2, #10
 801138c:	4630      	mov	r0, r6
 801138e:	f7ff ff88 	bl	80112a2 <__multadd>
 8011392:	e7eb      	b.n	801136c <__s2b+0x54>

08011394 <__hi0bits>:
 8011394:	0c02      	lsrs	r2, r0, #16
 8011396:	0412      	lsls	r2, r2, #16
 8011398:	4603      	mov	r3, r0
 801139a:	b9b2      	cbnz	r2, 80113ca <__hi0bits+0x36>
 801139c:	0403      	lsls	r3, r0, #16
 801139e:	2010      	movs	r0, #16
 80113a0:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 80113a4:	bf04      	itt	eq
 80113a6:	021b      	lsleq	r3, r3, #8
 80113a8:	3008      	addeq	r0, #8
 80113aa:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 80113ae:	bf04      	itt	eq
 80113b0:	011b      	lsleq	r3, r3, #4
 80113b2:	3004      	addeq	r0, #4
 80113b4:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 80113b8:	bf04      	itt	eq
 80113ba:	009b      	lsleq	r3, r3, #2
 80113bc:	3002      	addeq	r0, #2
 80113be:	2b00      	cmp	r3, #0
 80113c0:	db06      	blt.n	80113d0 <__hi0bits+0x3c>
 80113c2:	005b      	lsls	r3, r3, #1
 80113c4:	d503      	bpl.n	80113ce <__hi0bits+0x3a>
 80113c6:	3001      	adds	r0, #1
 80113c8:	4770      	bx	lr
 80113ca:	2000      	movs	r0, #0
 80113cc:	e7e8      	b.n	80113a0 <__hi0bits+0xc>
 80113ce:	2020      	movs	r0, #32
 80113d0:	4770      	bx	lr

080113d2 <__lo0bits>:
 80113d2:	6803      	ldr	r3, [r0, #0]
 80113d4:	f013 0207 	ands.w	r2, r3, #7
 80113d8:	4601      	mov	r1, r0
 80113da:	d00b      	beq.n	80113f4 <__lo0bits+0x22>
 80113dc:	07da      	lsls	r2, r3, #31
 80113de:	d423      	bmi.n	8011428 <__lo0bits+0x56>
 80113e0:	0798      	lsls	r0, r3, #30
 80113e2:	bf49      	itett	mi
 80113e4:	085b      	lsrmi	r3, r3, #1
 80113e6:	089b      	lsrpl	r3, r3, #2
 80113e8:	2001      	movmi	r0, #1
 80113ea:	600b      	strmi	r3, [r1, #0]
 80113ec:	bf5c      	itt	pl
 80113ee:	600b      	strpl	r3, [r1, #0]
 80113f0:	2002      	movpl	r0, #2
 80113f2:	4770      	bx	lr
 80113f4:	b298      	uxth	r0, r3
 80113f6:	b9a8      	cbnz	r0, 8011424 <__lo0bits+0x52>
 80113f8:	0c1b      	lsrs	r3, r3, #16
 80113fa:	2010      	movs	r0, #16
 80113fc:	f013 0fff 	tst.w	r3, #255	; 0xff
 8011400:	bf04      	itt	eq
 8011402:	0a1b      	lsreq	r3, r3, #8
 8011404:	3008      	addeq	r0, #8
 8011406:	071a      	lsls	r2, r3, #28
 8011408:	bf04      	itt	eq
 801140a:	091b      	lsreq	r3, r3, #4
 801140c:	3004      	addeq	r0, #4
 801140e:	079a      	lsls	r2, r3, #30
 8011410:	bf04      	itt	eq
 8011412:	089b      	lsreq	r3, r3, #2
 8011414:	3002      	addeq	r0, #2
 8011416:	07da      	lsls	r2, r3, #31
 8011418:	d402      	bmi.n	8011420 <__lo0bits+0x4e>
 801141a:	085b      	lsrs	r3, r3, #1
 801141c:	d006      	beq.n	801142c <__lo0bits+0x5a>
 801141e:	3001      	adds	r0, #1
 8011420:	600b      	str	r3, [r1, #0]
 8011422:	4770      	bx	lr
 8011424:	4610      	mov	r0, r2
 8011426:	e7e9      	b.n	80113fc <__lo0bits+0x2a>
 8011428:	2000      	movs	r0, #0
 801142a:	4770      	bx	lr
 801142c:	2020      	movs	r0, #32
 801142e:	4770      	bx	lr

08011430 <__i2b>:
 8011430:	b510      	push	{r4, lr}
 8011432:	460c      	mov	r4, r1
 8011434:	2101      	movs	r1, #1
 8011436:	f7ff fee9 	bl	801120c <_Balloc>
 801143a:	2201      	movs	r2, #1
 801143c:	6144      	str	r4, [r0, #20]
 801143e:	6102      	str	r2, [r0, #16]
 8011440:	bd10      	pop	{r4, pc}

08011442 <__multiply>:
 8011442:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011446:	4614      	mov	r4, r2
 8011448:	690a      	ldr	r2, [r1, #16]
 801144a:	6923      	ldr	r3, [r4, #16]
 801144c:	429a      	cmp	r2, r3
 801144e:	bfb8      	it	lt
 8011450:	460b      	movlt	r3, r1
 8011452:	4688      	mov	r8, r1
 8011454:	bfbc      	itt	lt
 8011456:	46a0      	movlt	r8, r4
 8011458:	461c      	movlt	r4, r3
 801145a:	f8d8 7010 	ldr.w	r7, [r8, #16]
 801145e:	f8d4 9010 	ldr.w	r9, [r4, #16]
 8011462:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8011466:	f8d8 1004 	ldr.w	r1, [r8, #4]
 801146a:	eb07 0609 	add.w	r6, r7, r9
 801146e:	42b3      	cmp	r3, r6
 8011470:	bfb8      	it	lt
 8011472:	3101      	addlt	r1, #1
 8011474:	f7ff feca 	bl	801120c <_Balloc>
 8011478:	f100 0514 	add.w	r5, r0, #20
 801147c:	eb05 0e86 	add.w	lr, r5, r6, lsl #2
 8011480:	462b      	mov	r3, r5
 8011482:	2200      	movs	r2, #0
 8011484:	4573      	cmp	r3, lr
 8011486:	d316      	bcc.n	80114b6 <__multiply+0x74>
 8011488:	f104 0214 	add.w	r2, r4, #20
 801148c:	f108 0114 	add.w	r1, r8, #20
 8011490:	eb02 0389 	add.w	r3, r2, r9, lsl #2
 8011494:	eb01 0787 	add.w	r7, r1, r7, lsl #2
 8011498:	9300      	str	r3, [sp, #0]
 801149a:	9b00      	ldr	r3, [sp, #0]
 801149c:	9201      	str	r2, [sp, #4]
 801149e:	4293      	cmp	r3, r2
 80114a0:	d80c      	bhi.n	80114bc <__multiply+0x7a>
 80114a2:	2e00      	cmp	r6, #0
 80114a4:	dd03      	ble.n	80114ae <__multiply+0x6c>
 80114a6:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 80114aa:	2b00      	cmp	r3, #0
 80114ac:	d05d      	beq.n	801156a <__multiply+0x128>
 80114ae:	6106      	str	r6, [r0, #16]
 80114b0:	b003      	add	sp, #12
 80114b2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80114b6:	f843 2b04 	str.w	r2, [r3], #4
 80114ba:	e7e3      	b.n	8011484 <__multiply+0x42>
 80114bc:	f8b2 b000 	ldrh.w	fp, [r2]
 80114c0:	f1bb 0f00 	cmp.w	fp, #0
 80114c4:	d023      	beq.n	801150e <__multiply+0xcc>
 80114c6:	4689      	mov	r9, r1
 80114c8:	46ac      	mov	ip, r5
 80114ca:	f04f 0800 	mov.w	r8, #0
 80114ce:	f859 4b04 	ldr.w	r4, [r9], #4
 80114d2:	f8dc a000 	ldr.w	sl, [ip]
 80114d6:	b2a3      	uxth	r3, r4
 80114d8:	fa1f fa8a 	uxth.w	sl, sl
 80114dc:	fb0b a303 	mla	r3, fp, r3, sl
 80114e0:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 80114e4:	f8dc 4000 	ldr.w	r4, [ip]
 80114e8:	4443      	add	r3, r8
 80114ea:	ea4f 4814 	mov.w	r8, r4, lsr #16
 80114ee:	fb0b 840a 	mla	r4, fp, sl, r8
 80114f2:	eb04 4413 	add.w	r4, r4, r3, lsr #16
 80114f6:	46e2      	mov	sl, ip
 80114f8:	b29b      	uxth	r3, r3
 80114fa:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80114fe:	454f      	cmp	r7, r9
 8011500:	ea4f 4814 	mov.w	r8, r4, lsr #16
 8011504:	f84a 3b04 	str.w	r3, [sl], #4
 8011508:	d82b      	bhi.n	8011562 <__multiply+0x120>
 801150a:	f8cc 8004 	str.w	r8, [ip, #4]
 801150e:	9b01      	ldr	r3, [sp, #4]
 8011510:	f8b3 a002 	ldrh.w	sl, [r3, #2]
 8011514:	3204      	adds	r2, #4
 8011516:	f1ba 0f00 	cmp.w	sl, #0
 801151a:	d020      	beq.n	801155e <__multiply+0x11c>
 801151c:	682b      	ldr	r3, [r5, #0]
 801151e:	4689      	mov	r9, r1
 8011520:	46a8      	mov	r8, r5
 8011522:	f04f 0b00 	mov.w	fp, #0
 8011526:	f8b9 c000 	ldrh.w	ip, [r9]
 801152a:	f8b8 4002 	ldrh.w	r4, [r8, #2]
 801152e:	fb0a 440c 	mla	r4, sl, ip, r4
 8011532:	445c      	add	r4, fp
 8011534:	46c4      	mov	ip, r8
 8011536:	b29b      	uxth	r3, r3
 8011538:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 801153c:	f84c 3b04 	str.w	r3, [ip], #4
 8011540:	f859 3b04 	ldr.w	r3, [r9], #4
 8011544:	f8b8 b004 	ldrh.w	fp, [r8, #4]
 8011548:	0c1b      	lsrs	r3, r3, #16
 801154a:	fb0a b303 	mla	r3, sl, r3, fp
 801154e:	eb03 4314 	add.w	r3, r3, r4, lsr #16
 8011552:	454f      	cmp	r7, r9
 8011554:	ea4f 4b13 	mov.w	fp, r3, lsr #16
 8011558:	d805      	bhi.n	8011566 <__multiply+0x124>
 801155a:	f8c8 3004 	str.w	r3, [r8, #4]
 801155e:	3504      	adds	r5, #4
 8011560:	e79b      	b.n	801149a <__multiply+0x58>
 8011562:	46d4      	mov	ip, sl
 8011564:	e7b3      	b.n	80114ce <__multiply+0x8c>
 8011566:	46e0      	mov	r8, ip
 8011568:	e7dd      	b.n	8011526 <__multiply+0xe4>
 801156a:	3e01      	subs	r6, #1
 801156c:	e799      	b.n	80114a2 <__multiply+0x60>
	...

08011570 <__pow5mult>:
 8011570:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8011574:	4615      	mov	r5, r2
 8011576:	f012 0203 	ands.w	r2, r2, #3
 801157a:	4606      	mov	r6, r0
 801157c:	460f      	mov	r7, r1
 801157e:	d007      	beq.n	8011590 <__pow5mult+0x20>
 8011580:	3a01      	subs	r2, #1
 8011582:	4c21      	ldr	r4, [pc, #132]	; (8011608 <__pow5mult+0x98>)
 8011584:	2300      	movs	r3, #0
 8011586:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 801158a:	f7ff fe8a 	bl	80112a2 <__multadd>
 801158e:	4607      	mov	r7, r0
 8011590:	10ad      	asrs	r5, r5, #2
 8011592:	d035      	beq.n	8011600 <__pow5mult+0x90>
 8011594:	6a74      	ldr	r4, [r6, #36]	; 0x24
 8011596:	b93c      	cbnz	r4, 80115a8 <__pow5mult+0x38>
 8011598:	2010      	movs	r0, #16
 801159a:	f7ff fe1d 	bl	80111d8 <malloc>
 801159e:	6270      	str	r0, [r6, #36]	; 0x24
 80115a0:	e9c0 4401 	strd	r4, r4, [r0, #4]
 80115a4:	6004      	str	r4, [r0, #0]
 80115a6:	60c4      	str	r4, [r0, #12]
 80115a8:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 80115ac:	f8d8 4008 	ldr.w	r4, [r8, #8]
 80115b0:	b94c      	cbnz	r4, 80115c6 <__pow5mult+0x56>
 80115b2:	f240 2171 	movw	r1, #625	; 0x271
 80115b6:	4630      	mov	r0, r6
 80115b8:	f7ff ff3a 	bl	8011430 <__i2b>
 80115bc:	2300      	movs	r3, #0
 80115be:	f8c8 0008 	str.w	r0, [r8, #8]
 80115c2:	4604      	mov	r4, r0
 80115c4:	6003      	str	r3, [r0, #0]
 80115c6:	f04f 0800 	mov.w	r8, #0
 80115ca:	07eb      	lsls	r3, r5, #31
 80115cc:	d50a      	bpl.n	80115e4 <__pow5mult+0x74>
 80115ce:	4639      	mov	r1, r7
 80115d0:	4622      	mov	r2, r4
 80115d2:	4630      	mov	r0, r6
 80115d4:	f7ff ff35 	bl	8011442 <__multiply>
 80115d8:	4639      	mov	r1, r7
 80115da:	4681      	mov	r9, r0
 80115dc:	4630      	mov	r0, r6
 80115de:	f7ff fe49 	bl	8011274 <_Bfree>
 80115e2:	464f      	mov	r7, r9
 80115e4:	106d      	asrs	r5, r5, #1
 80115e6:	d00b      	beq.n	8011600 <__pow5mult+0x90>
 80115e8:	6820      	ldr	r0, [r4, #0]
 80115ea:	b938      	cbnz	r0, 80115fc <__pow5mult+0x8c>
 80115ec:	4622      	mov	r2, r4
 80115ee:	4621      	mov	r1, r4
 80115f0:	4630      	mov	r0, r6
 80115f2:	f7ff ff26 	bl	8011442 <__multiply>
 80115f6:	6020      	str	r0, [r4, #0]
 80115f8:	f8c0 8000 	str.w	r8, [r0]
 80115fc:	4604      	mov	r4, r0
 80115fe:	e7e4      	b.n	80115ca <__pow5mult+0x5a>
 8011600:	4638      	mov	r0, r7
 8011602:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8011606:	bf00      	nop
 8011608:	08014e00 	.word	0x08014e00

0801160c <__lshift>:
 801160c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8011610:	460c      	mov	r4, r1
 8011612:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8011616:	6923      	ldr	r3, [r4, #16]
 8011618:	6849      	ldr	r1, [r1, #4]
 801161a:	eb0a 0903 	add.w	r9, sl, r3
 801161e:	68a3      	ldr	r3, [r4, #8]
 8011620:	4607      	mov	r7, r0
 8011622:	4616      	mov	r6, r2
 8011624:	f109 0501 	add.w	r5, r9, #1
 8011628:	42ab      	cmp	r3, r5
 801162a:	db32      	blt.n	8011692 <__lshift+0x86>
 801162c:	4638      	mov	r0, r7
 801162e:	f7ff fded 	bl	801120c <_Balloc>
 8011632:	2300      	movs	r3, #0
 8011634:	4680      	mov	r8, r0
 8011636:	f100 0114 	add.w	r1, r0, #20
 801163a:	461a      	mov	r2, r3
 801163c:	4553      	cmp	r3, sl
 801163e:	db2b      	blt.n	8011698 <__lshift+0x8c>
 8011640:	6920      	ldr	r0, [r4, #16]
 8011642:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8011646:	f104 0314 	add.w	r3, r4, #20
 801164a:	f016 021f 	ands.w	r2, r6, #31
 801164e:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8011652:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8011656:	d025      	beq.n	80116a4 <__lshift+0x98>
 8011658:	f1c2 0e20 	rsb	lr, r2, #32
 801165c:	2000      	movs	r0, #0
 801165e:	681e      	ldr	r6, [r3, #0]
 8011660:	468a      	mov	sl, r1
 8011662:	4096      	lsls	r6, r2
 8011664:	4330      	orrs	r0, r6
 8011666:	f84a 0b04 	str.w	r0, [sl], #4
 801166a:	f853 0b04 	ldr.w	r0, [r3], #4
 801166e:	459c      	cmp	ip, r3
 8011670:	fa20 f00e 	lsr.w	r0, r0, lr
 8011674:	d814      	bhi.n	80116a0 <__lshift+0x94>
 8011676:	6048      	str	r0, [r1, #4]
 8011678:	b108      	cbz	r0, 801167e <__lshift+0x72>
 801167a:	f109 0502 	add.w	r5, r9, #2
 801167e:	3d01      	subs	r5, #1
 8011680:	4638      	mov	r0, r7
 8011682:	f8c8 5010 	str.w	r5, [r8, #16]
 8011686:	4621      	mov	r1, r4
 8011688:	f7ff fdf4 	bl	8011274 <_Bfree>
 801168c:	4640      	mov	r0, r8
 801168e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8011692:	3101      	adds	r1, #1
 8011694:	005b      	lsls	r3, r3, #1
 8011696:	e7c7      	b.n	8011628 <__lshift+0x1c>
 8011698:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 801169c:	3301      	adds	r3, #1
 801169e:	e7cd      	b.n	801163c <__lshift+0x30>
 80116a0:	4651      	mov	r1, sl
 80116a2:	e7dc      	b.n	801165e <__lshift+0x52>
 80116a4:	3904      	subs	r1, #4
 80116a6:	f853 2b04 	ldr.w	r2, [r3], #4
 80116aa:	f841 2f04 	str.w	r2, [r1, #4]!
 80116ae:	459c      	cmp	ip, r3
 80116b0:	d8f9      	bhi.n	80116a6 <__lshift+0x9a>
 80116b2:	e7e4      	b.n	801167e <__lshift+0x72>

080116b4 <__mcmp>:
 80116b4:	6903      	ldr	r3, [r0, #16]
 80116b6:	690a      	ldr	r2, [r1, #16]
 80116b8:	1a9b      	subs	r3, r3, r2
 80116ba:	b530      	push	{r4, r5, lr}
 80116bc:	d10c      	bne.n	80116d8 <__mcmp+0x24>
 80116be:	0092      	lsls	r2, r2, #2
 80116c0:	3014      	adds	r0, #20
 80116c2:	3114      	adds	r1, #20
 80116c4:	1884      	adds	r4, r0, r2
 80116c6:	4411      	add	r1, r2
 80116c8:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 80116cc:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 80116d0:	4295      	cmp	r5, r2
 80116d2:	d003      	beq.n	80116dc <__mcmp+0x28>
 80116d4:	d305      	bcc.n	80116e2 <__mcmp+0x2e>
 80116d6:	2301      	movs	r3, #1
 80116d8:	4618      	mov	r0, r3
 80116da:	bd30      	pop	{r4, r5, pc}
 80116dc:	42a0      	cmp	r0, r4
 80116de:	d3f3      	bcc.n	80116c8 <__mcmp+0x14>
 80116e0:	e7fa      	b.n	80116d8 <__mcmp+0x24>
 80116e2:	f04f 33ff 	mov.w	r3, #4294967295
 80116e6:	e7f7      	b.n	80116d8 <__mcmp+0x24>

080116e8 <__mdiff>:
 80116e8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80116ec:	460d      	mov	r5, r1
 80116ee:	4607      	mov	r7, r0
 80116f0:	4611      	mov	r1, r2
 80116f2:	4628      	mov	r0, r5
 80116f4:	4614      	mov	r4, r2
 80116f6:	f7ff ffdd 	bl	80116b4 <__mcmp>
 80116fa:	1e06      	subs	r6, r0, #0
 80116fc:	d108      	bne.n	8011710 <__mdiff+0x28>
 80116fe:	4631      	mov	r1, r6
 8011700:	4638      	mov	r0, r7
 8011702:	f7ff fd83 	bl	801120c <_Balloc>
 8011706:	2301      	movs	r3, #1
 8011708:	e9c0 3604 	strd	r3, r6, [r0, #16]
 801170c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8011710:	bfa4      	itt	ge
 8011712:	4623      	movge	r3, r4
 8011714:	462c      	movge	r4, r5
 8011716:	4638      	mov	r0, r7
 8011718:	6861      	ldr	r1, [r4, #4]
 801171a:	bfa6      	itte	ge
 801171c:	461d      	movge	r5, r3
 801171e:	2600      	movge	r6, #0
 8011720:	2601      	movlt	r6, #1
 8011722:	f7ff fd73 	bl	801120c <_Balloc>
 8011726:	692b      	ldr	r3, [r5, #16]
 8011728:	60c6      	str	r6, [r0, #12]
 801172a:	6926      	ldr	r6, [r4, #16]
 801172c:	f105 0914 	add.w	r9, r5, #20
 8011730:	f104 0214 	add.w	r2, r4, #20
 8011734:	eb02 0786 	add.w	r7, r2, r6, lsl #2
 8011738:	eb09 0883 	add.w	r8, r9, r3, lsl #2
 801173c:	f100 0514 	add.w	r5, r0, #20
 8011740:	f04f 0e00 	mov.w	lr, #0
 8011744:	f852 ab04 	ldr.w	sl, [r2], #4
 8011748:	f859 4b04 	ldr.w	r4, [r9], #4
 801174c:	fa1e f18a 	uxtah	r1, lr, sl
 8011750:	b2a3      	uxth	r3, r4
 8011752:	1ac9      	subs	r1, r1, r3
 8011754:	0c23      	lsrs	r3, r4, #16
 8011756:	ebc3 431a 	rsb	r3, r3, sl, lsr #16
 801175a:	eb03 4321 	add.w	r3, r3, r1, asr #16
 801175e:	b289      	uxth	r1, r1
 8011760:	ea4f 4e23 	mov.w	lr, r3, asr #16
 8011764:	45c8      	cmp	r8, r9
 8011766:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 801176a:	4694      	mov	ip, r2
 801176c:	f845 3b04 	str.w	r3, [r5], #4
 8011770:	d8e8      	bhi.n	8011744 <__mdiff+0x5c>
 8011772:	45bc      	cmp	ip, r7
 8011774:	d304      	bcc.n	8011780 <__mdiff+0x98>
 8011776:	f855 3d04 	ldr.w	r3, [r5, #-4]!
 801177a:	b183      	cbz	r3, 801179e <__mdiff+0xb6>
 801177c:	6106      	str	r6, [r0, #16]
 801177e:	e7c5      	b.n	801170c <__mdiff+0x24>
 8011780:	f85c 1b04 	ldr.w	r1, [ip], #4
 8011784:	fa1e f381 	uxtah	r3, lr, r1
 8011788:	141a      	asrs	r2, r3, #16
 801178a:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 801178e:	b29b      	uxth	r3, r3
 8011790:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8011794:	ea4f 4e22 	mov.w	lr, r2, asr #16
 8011798:	f845 3b04 	str.w	r3, [r5], #4
 801179c:	e7e9      	b.n	8011772 <__mdiff+0x8a>
 801179e:	3e01      	subs	r6, #1
 80117a0:	e7e9      	b.n	8011776 <__mdiff+0x8e>
	...

080117a4 <__ulp>:
 80117a4:	4b12      	ldr	r3, [pc, #72]	; (80117f0 <__ulp+0x4c>)
 80117a6:	ee10 2a90 	vmov	r2, s1
 80117aa:	401a      	ands	r2, r3
 80117ac:	f1a2 7350 	sub.w	r3, r2, #54525952	; 0x3400000
 80117b0:	2b00      	cmp	r3, #0
 80117b2:	dd04      	ble.n	80117be <__ulp+0x1a>
 80117b4:	2000      	movs	r0, #0
 80117b6:	4619      	mov	r1, r3
 80117b8:	ec41 0b10 	vmov	d0, r0, r1
 80117bc:	4770      	bx	lr
 80117be:	425b      	negs	r3, r3
 80117c0:	151b      	asrs	r3, r3, #20
 80117c2:	2b13      	cmp	r3, #19
 80117c4:	f04f 0000 	mov.w	r0, #0
 80117c8:	f04f 0100 	mov.w	r1, #0
 80117cc:	dc04      	bgt.n	80117d8 <__ulp+0x34>
 80117ce:	f44f 2200 	mov.w	r2, #524288	; 0x80000
 80117d2:	fa42 f103 	asr.w	r1, r2, r3
 80117d6:	e7ef      	b.n	80117b8 <__ulp+0x14>
 80117d8:	3b14      	subs	r3, #20
 80117da:	2b1e      	cmp	r3, #30
 80117dc:	f04f 0201 	mov.w	r2, #1
 80117e0:	bfda      	itte	le
 80117e2:	f1c3 031f 	rsble	r3, r3, #31
 80117e6:	fa02 f303 	lslle.w	r3, r2, r3
 80117ea:	4613      	movgt	r3, r2
 80117ec:	4618      	mov	r0, r3
 80117ee:	e7e3      	b.n	80117b8 <__ulp+0x14>
 80117f0:	7ff00000 	.word	0x7ff00000

080117f4 <__b2d>:
 80117f4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80117f6:	6905      	ldr	r5, [r0, #16]
 80117f8:	f100 0714 	add.w	r7, r0, #20
 80117fc:	eb07 0585 	add.w	r5, r7, r5, lsl #2
 8011800:	1f2e      	subs	r6, r5, #4
 8011802:	f855 4c04 	ldr.w	r4, [r5, #-4]
 8011806:	4620      	mov	r0, r4
 8011808:	f7ff fdc4 	bl	8011394 <__hi0bits>
 801180c:	f1c0 0320 	rsb	r3, r0, #32
 8011810:	280a      	cmp	r0, #10
 8011812:	600b      	str	r3, [r1, #0]
 8011814:	f8df c074 	ldr.w	ip, [pc, #116]	; 801188c <__b2d+0x98>
 8011818:	dc14      	bgt.n	8011844 <__b2d+0x50>
 801181a:	f1c0 0e0b 	rsb	lr, r0, #11
 801181e:	fa24 f10e 	lsr.w	r1, r4, lr
 8011822:	42b7      	cmp	r7, r6
 8011824:	ea41 030c 	orr.w	r3, r1, ip
 8011828:	bf34      	ite	cc
 801182a:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 801182e:	2100      	movcs	r1, #0
 8011830:	3015      	adds	r0, #21
 8011832:	fa04 f000 	lsl.w	r0, r4, r0
 8011836:	fa21 f10e 	lsr.w	r1, r1, lr
 801183a:	ea40 0201 	orr.w	r2, r0, r1
 801183e:	ec43 2b10 	vmov	d0, r2, r3
 8011842:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8011844:	42b7      	cmp	r7, r6
 8011846:	bf3a      	itte	cc
 8011848:	f1a5 0608 	subcc.w	r6, r5, #8
 801184c:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 8011850:	2100      	movcs	r1, #0
 8011852:	380b      	subs	r0, #11
 8011854:	d015      	beq.n	8011882 <__b2d+0x8e>
 8011856:	4084      	lsls	r4, r0
 8011858:	f1c0 0520 	rsb	r5, r0, #32
 801185c:	f044 547f 	orr.w	r4, r4, #1069547520	; 0x3fc00000
 8011860:	f444 1440 	orr.w	r4, r4, #3145728	; 0x300000
 8011864:	42be      	cmp	r6, r7
 8011866:	fa21 fc05 	lsr.w	ip, r1, r5
 801186a:	ea44 030c 	orr.w	r3, r4, ip
 801186e:	bf8c      	ite	hi
 8011870:	f856 4c04 	ldrhi.w	r4, [r6, #-4]
 8011874:	2400      	movls	r4, #0
 8011876:	fa01 f000 	lsl.w	r0, r1, r0
 801187a:	40ec      	lsrs	r4, r5
 801187c:	ea40 0204 	orr.w	r2, r0, r4
 8011880:	e7dd      	b.n	801183e <__b2d+0x4a>
 8011882:	ea44 030c 	orr.w	r3, r4, ip
 8011886:	460a      	mov	r2, r1
 8011888:	e7d9      	b.n	801183e <__b2d+0x4a>
 801188a:	bf00      	nop
 801188c:	3ff00000 	.word	0x3ff00000

08011890 <__d2b>:
 8011890:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8011894:	460e      	mov	r6, r1
 8011896:	2101      	movs	r1, #1
 8011898:	ec59 8b10 	vmov	r8, r9, d0
 801189c:	4615      	mov	r5, r2
 801189e:	f7ff fcb5 	bl	801120c <_Balloc>
 80118a2:	f3c9 540a 	ubfx	r4, r9, #20, #11
 80118a6:	4607      	mov	r7, r0
 80118a8:	f3c9 0313 	ubfx	r3, r9, #0, #20
 80118ac:	bb34      	cbnz	r4, 80118fc <__d2b+0x6c>
 80118ae:	9301      	str	r3, [sp, #4]
 80118b0:	f1b8 0300 	subs.w	r3, r8, #0
 80118b4:	d027      	beq.n	8011906 <__d2b+0x76>
 80118b6:	a802      	add	r0, sp, #8
 80118b8:	f840 3d08 	str.w	r3, [r0, #-8]!
 80118bc:	f7ff fd89 	bl	80113d2 <__lo0bits>
 80118c0:	9900      	ldr	r1, [sp, #0]
 80118c2:	b1f0      	cbz	r0, 8011902 <__d2b+0x72>
 80118c4:	9a01      	ldr	r2, [sp, #4]
 80118c6:	f1c0 0320 	rsb	r3, r0, #32
 80118ca:	fa02 f303 	lsl.w	r3, r2, r3
 80118ce:	430b      	orrs	r3, r1
 80118d0:	40c2      	lsrs	r2, r0
 80118d2:	617b      	str	r3, [r7, #20]
 80118d4:	9201      	str	r2, [sp, #4]
 80118d6:	9b01      	ldr	r3, [sp, #4]
 80118d8:	61bb      	str	r3, [r7, #24]
 80118da:	2b00      	cmp	r3, #0
 80118dc:	bf14      	ite	ne
 80118de:	2102      	movne	r1, #2
 80118e0:	2101      	moveq	r1, #1
 80118e2:	6139      	str	r1, [r7, #16]
 80118e4:	b1c4      	cbz	r4, 8011918 <__d2b+0x88>
 80118e6:	f2a4 4433 	subw	r4, r4, #1075	; 0x433
 80118ea:	4404      	add	r4, r0
 80118ec:	6034      	str	r4, [r6, #0]
 80118ee:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 80118f2:	6028      	str	r0, [r5, #0]
 80118f4:	4638      	mov	r0, r7
 80118f6:	b003      	add	sp, #12
 80118f8:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80118fc:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8011900:	e7d5      	b.n	80118ae <__d2b+0x1e>
 8011902:	6179      	str	r1, [r7, #20]
 8011904:	e7e7      	b.n	80118d6 <__d2b+0x46>
 8011906:	a801      	add	r0, sp, #4
 8011908:	f7ff fd63 	bl	80113d2 <__lo0bits>
 801190c:	9b01      	ldr	r3, [sp, #4]
 801190e:	617b      	str	r3, [r7, #20]
 8011910:	2101      	movs	r1, #1
 8011912:	6139      	str	r1, [r7, #16]
 8011914:	3020      	adds	r0, #32
 8011916:	e7e5      	b.n	80118e4 <__d2b+0x54>
 8011918:	eb07 0381 	add.w	r3, r7, r1, lsl #2
 801191c:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8011920:	6030      	str	r0, [r6, #0]
 8011922:	6918      	ldr	r0, [r3, #16]
 8011924:	f7ff fd36 	bl	8011394 <__hi0bits>
 8011928:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
 801192c:	e7e1      	b.n	80118f2 <__d2b+0x62>

0801192e <__ratio>:
 801192e:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011932:	4688      	mov	r8, r1
 8011934:	4669      	mov	r1, sp
 8011936:	4681      	mov	r9, r0
 8011938:	f7ff ff5c 	bl	80117f4 <__b2d>
 801193c:	a901      	add	r1, sp, #4
 801193e:	4640      	mov	r0, r8
 8011940:	ec57 6b10 	vmov	r6, r7, d0
 8011944:	f7ff ff56 	bl	80117f4 <__b2d>
 8011948:	f8d9 3010 	ldr.w	r3, [r9, #16]
 801194c:	f8d8 2010 	ldr.w	r2, [r8, #16]
 8011950:	eba3 0c02 	sub.w	ip, r3, r2
 8011954:	e9dd 3200 	ldrd	r3, r2, [sp]
 8011958:	1a9b      	subs	r3, r3, r2
 801195a:	eb03 134c 	add.w	r3, r3, ip, lsl #5
 801195e:	ec5b ab10 	vmov	sl, fp, d0
 8011962:	2b00      	cmp	r3, #0
 8011964:	bfce      	itee	gt
 8011966:	463a      	movgt	r2, r7
 8011968:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 801196c:	465a      	movle	r2, fp
 801196e:	4659      	mov	r1, fp
 8011970:	463d      	mov	r5, r7
 8011972:	bfd4      	ite	le
 8011974:	eb02 5103 	addle.w	r1, r2, r3, lsl #20
 8011978:	eb02 5503 	addgt.w	r5, r2, r3, lsl #20
 801197c:	4630      	mov	r0, r6
 801197e:	ee10 2a10 	vmov	r2, s0
 8011982:	460b      	mov	r3, r1
 8011984:	4629      	mov	r1, r5
 8011986:	f7ee ff89 	bl	800089c <__aeabi_ddiv>
 801198a:	ec41 0b10 	vmov	d0, r0, r1
 801198e:	b003      	add	sp, #12
 8011990:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08011994 <__copybits>:
 8011994:	3901      	subs	r1, #1
 8011996:	b510      	push	{r4, lr}
 8011998:	1149      	asrs	r1, r1, #5
 801199a:	6914      	ldr	r4, [r2, #16]
 801199c:	3101      	adds	r1, #1
 801199e:	f102 0314 	add.w	r3, r2, #20
 80119a2:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 80119a6:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 80119aa:	42a3      	cmp	r3, r4
 80119ac:	4602      	mov	r2, r0
 80119ae:	d303      	bcc.n	80119b8 <__copybits+0x24>
 80119b0:	2300      	movs	r3, #0
 80119b2:	428a      	cmp	r2, r1
 80119b4:	d305      	bcc.n	80119c2 <__copybits+0x2e>
 80119b6:	bd10      	pop	{r4, pc}
 80119b8:	f853 2b04 	ldr.w	r2, [r3], #4
 80119bc:	f840 2b04 	str.w	r2, [r0], #4
 80119c0:	e7f3      	b.n	80119aa <__copybits+0x16>
 80119c2:	f842 3b04 	str.w	r3, [r2], #4
 80119c6:	e7f4      	b.n	80119b2 <__copybits+0x1e>

080119c8 <__any_on>:
 80119c8:	f100 0214 	add.w	r2, r0, #20
 80119cc:	6900      	ldr	r0, [r0, #16]
 80119ce:	114b      	asrs	r3, r1, #5
 80119d0:	4298      	cmp	r0, r3
 80119d2:	b510      	push	{r4, lr}
 80119d4:	db11      	blt.n	80119fa <__any_on+0x32>
 80119d6:	dd0a      	ble.n	80119ee <__any_on+0x26>
 80119d8:	f011 011f 	ands.w	r1, r1, #31
 80119dc:	d007      	beq.n	80119ee <__any_on+0x26>
 80119de:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 80119e2:	fa24 f001 	lsr.w	r0, r4, r1
 80119e6:	fa00 f101 	lsl.w	r1, r0, r1
 80119ea:	428c      	cmp	r4, r1
 80119ec:	d10b      	bne.n	8011a06 <__any_on+0x3e>
 80119ee:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 80119f2:	4293      	cmp	r3, r2
 80119f4:	d803      	bhi.n	80119fe <__any_on+0x36>
 80119f6:	2000      	movs	r0, #0
 80119f8:	bd10      	pop	{r4, pc}
 80119fa:	4603      	mov	r3, r0
 80119fc:	e7f7      	b.n	80119ee <__any_on+0x26>
 80119fe:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8011a02:	2900      	cmp	r1, #0
 8011a04:	d0f5      	beq.n	80119f2 <__any_on+0x2a>
 8011a06:	2001      	movs	r0, #1
 8011a08:	e7f6      	b.n	80119f8 <__any_on+0x30>

08011a0a <_calloc_r>:
 8011a0a:	b538      	push	{r3, r4, r5, lr}
 8011a0c:	fb02 f401 	mul.w	r4, r2, r1
 8011a10:	4621      	mov	r1, r4
 8011a12:	f000 f857 	bl	8011ac4 <_malloc_r>
 8011a16:	4605      	mov	r5, r0
 8011a18:	b118      	cbz	r0, 8011a22 <_calloc_r+0x18>
 8011a1a:	4622      	mov	r2, r4
 8011a1c:	2100      	movs	r1, #0
 8011a1e:	f7fc f95a 	bl	800dcd6 <memset>
 8011a22:	4628      	mov	r0, r5
 8011a24:	bd38      	pop	{r3, r4, r5, pc}
	...

08011a28 <_free_r>:
 8011a28:	b538      	push	{r3, r4, r5, lr}
 8011a2a:	4605      	mov	r5, r0
 8011a2c:	2900      	cmp	r1, #0
 8011a2e:	d045      	beq.n	8011abc <_free_r+0x94>
 8011a30:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8011a34:	1f0c      	subs	r4, r1, #4
 8011a36:	2b00      	cmp	r3, #0
 8011a38:	bfb8      	it	lt
 8011a3a:	18e4      	addlt	r4, r4, r3
 8011a3c:	f000 fc45 	bl	80122ca <__malloc_lock>
 8011a40:	4a1f      	ldr	r2, [pc, #124]	; (8011ac0 <_free_r+0x98>)
 8011a42:	6813      	ldr	r3, [r2, #0]
 8011a44:	4610      	mov	r0, r2
 8011a46:	b933      	cbnz	r3, 8011a56 <_free_r+0x2e>
 8011a48:	6063      	str	r3, [r4, #4]
 8011a4a:	6014      	str	r4, [r2, #0]
 8011a4c:	4628      	mov	r0, r5
 8011a4e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8011a52:	f000 bc3b 	b.w	80122cc <__malloc_unlock>
 8011a56:	42a3      	cmp	r3, r4
 8011a58:	d90c      	bls.n	8011a74 <_free_r+0x4c>
 8011a5a:	6821      	ldr	r1, [r4, #0]
 8011a5c:	1862      	adds	r2, r4, r1
 8011a5e:	4293      	cmp	r3, r2
 8011a60:	bf04      	itt	eq
 8011a62:	681a      	ldreq	r2, [r3, #0]
 8011a64:	685b      	ldreq	r3, [r3, #4]
 8011a66:	6063      	str	r3, [r4, #4]
 8011a68:	bf04      	itt	eq
 8011a6a:	1852      	addeq	r2, r2, r1
 8011a6c:	6022      	streq	r2, [r4, #0]
 8011a6e:	6004      	str	r4, [r0, #0]
 8011a70:	e7ec      	b.n	8011a4c <_free_r+0x24>
 8011a72:	4613      	mov	r3, r2
 8011a74:	685a      	ldr	r2, [r3, #4]
 8011a76:	b10a      	cbz	r2, 8011a7c <_free_r+0x54>
 8011a78:	42a2      	cmp	r2, r4
 8011a7a:	d9fa      	bls.n	8011a72 <_free_r+0x4a>
 8011a7c:	6819      	ldr	r1, [r3, #0]
 8011a7e:	1858      	adds	r0, r3, r1
 8011a80:	42a0      	cmp	r0, r4
 8011a82:	d10b      	bne.n	8011a9c <_free_r+0x74>
 8011a84:	6820      	ldr	r0, [r4, #0]
 8011a86:	4401      	add	r1, r0
 8011a88:	1858      	adds	r0, r3, r1
 8011a8a:	4282      	cmp	r2, r0
 8011a8c:	6019      	str	r1, [r3, #0]
 8011a8e:	d1dd      	bne.n	8011a4c <_free_r+0x24>
 8011a90:	6810      	ldr	r0, [r2, #0]
 8011a92:	6852      	ldr	r2, [r2, #4]
 8011a94:	605a      	str	r2, [r3, #4]
 8011a96:	4401      	add	r1, r0
 8011a98:	6019      	str	r1, [r3, #0]
 8011a9a:	e7d7      	b.n	8011a4c <_free_r+0x24>
 8011a9c:	d902      	bls.n	8011aa4 <_free_r+0x7c>
 8011a9e:	230c      	movs	r3, #12
 8011aa0:	602b      	str	r3, [r5, #0]
 8011aa2:	e7d3      	b.n	8011a4c <_free_r+0x24>
 8011aa4:	6820      	ldr	r0, [r4, #0]
 8011aa6:	1821      	adds	r1, r4, r0
 8011aa8:	428a      	cmp	r2, r1
 8011aaa:	bf04      	itt	eq
 8011aac:	6811      	ldreq	r1, [r2, #0]
 8011aae:	6852      	ldreq	r2, [r2, #4]
 8011ab0:	6062      	str	r2, [r4, #4]
 8011ab2:	bf04      	itt	eq
 8011ab4:	1809      	addeq	r1, r1, r0
 8011ab6:	6021      	streq	r1, [r4, #0]
 8011ab8:	605c      	str	r4, [r3, #4]
 8011aba:	e7c7      	b.n	8011a4c <_free_r+0x24>
 8011abc:	bd38      	pop	{r3, r4, r5, pc}
 8011abe:	bf00      	nop
 8011ac0:	200002ac 	.word	0x200002ac

08011ac4 <_malloc_r>:
 8011ac4:	b570      	push	{r4, r5, r6, lr}
 8011ac6:	1ccd      	adds	r5, r1, #3
 8011ac8:	f025 0503 	bic.w	r5, r5, #3
 8011acc:	3508      	adds	r5, #8
 8011ace:	2d0c      	cmp	r5, #12
 8011ad0:	bf38      	it	cc
 8011ad2:	250c      	movcc	r5, #12
 8011ad4:	2d00      	cmp	r5, #0
 8011ad6:	4606      	mov	r6, r0
 8011ad8:	db01      	blt.n	8011ade <_malloc_r+0x1a>
 8011ada:	42a9      	cmp	r1, r5
 8011adc:	d903      	bls.n	8011ae6 <_malloc_r+0x22>
 8011ade:	230c      	movs	r3, #12
 8011ae0:	6033      	str	r3, [r6, #0]
 8011ae2:	2000      	movs	r0, #0
 8011ae4:	bd70      	pop	{r4, r5, r6, pc}
 8011ae6:	f000 fbf0 	bl	80122ca <__malloc_lock>
 8011aea:	4a21      	ldr	r2, [pc, #132]	; (8011b70 <_malloc_r+0xac>)
 8011aec:	6814      	ldr	r4, [r2, #0]
 8011aee:	4621      	mov	r1, r4
 8011af0:	b991      	cbnz	r1, 8011b18 <_malloc_r+0x54>
 8011af2:	4c20      	ldr	r4, [pc, #128]	; (8011b74 <_malloc_r+0xb0>)
 8011af4:	6823      	ldr	r3, [r4, #0]
 8011af6:	b91b      	cbnz	r3, 8011b00 <_malloc_r+0x3c>
 8011af8:	4630      	mov	r0, r6
 8011afa:	f000 fb05 	bl	8012108 <_sbrk_r>
 8011afe:	6020      	str	r0, [r4, #0]
 8011b00:	4629      	mov	r1, r5
 8011b02:	4630      	mov	r0, r6
 8011b04:	f000 fb00 	bl	8012108 <_sbrk_r>
 8011b08:	1c43      	adds	r3, r0, #1
 8011b0a:	d124      	bne.n	8011b56 <_malloc_r+0x92>
 8011b0c:	230c      	movs	r3, #12
 8011b0e:	6033      	str	r3, [r6, #0]
 8011b10:	4630      	mov	r0, r6
 8011b12:	f000 fbdb 	bl	80122cc <__malloc_unlock>
 8011b16:	e7e4      	b.n	8011ae2 <_malloc_r+0x1e>
 8011b18:	680b      	ldr	r3, [r1, #0]
 8011b1a:	1b5b      	subs	r3, r3, r5
 8011b1c:	d418      	bmi.n	8011b50 <_malloc_r+0x8c>
 8011b1e:	2b0b      	cmp	r3, #11
 8011b20:	d90f      	bls.n	8011b42 <_malloc_r+0x7e>
 8011b22:	600b      	str	r3, [r1, #0]
 8011b24:	50cd      	str	r5, [r1, r3]
 8011b26:	18cc      	adds	r4, r1, r3
 8011b28:	4630      	mov	r0, r6
 8011b2a:	f000 fbcf 	bl	80122cc <__malloc_unlock>
 8011b2e:	f104 000b 	add.w	r0, r4, #11
 8011b32:	1d23      	adds	r3, r4, #4
 8011b34:	f020 0007 	bic.w	r0, r0, #7
 8011b38:	1ac3      	subs	r3, r0, r3
 8011b3a:	d0d3      	beq.n	8011ae4 <_malloc_r+0x20>
 8011b3c:	425a      	negs	r2, r3
 8011b3e:	50e2      	str	r2, [r4, r3]
 8011b40:	e7d0      	b.n	8011ae4 <_malloc_r+0x20>
 8011b42:	428c      	cmp	r4, r1
 8011b44:	684b      	ldr	r3, [r1, #4]
 8011b46:	bf16      	itet	ne
 8011b48:	6063      	strne	r3, [r4, #4]
 8011b4a:	6013      	streq	r3, [r2, #0]
 8011b4c:	460c      	movne	r4, r1
 8011b4e:	e7eb      	b.n	8011b28 <_malloc_r+0x64>
 8011b50:	460c      	mov	r4, r1
 8011b52:	6849      	ldr	r1, [r1, #4]
 8011b54:	e7cc      	b.n	8011af0 <_malloc_r+0x2c>
 8011b56:	1cc4      	adds	r4, r0, #3
 8011b58:	f024 0403 	bic.w	r4, r4, #3
 8011b5c:	42a0      	cmp	r0, r4
 8011b5e:	d005      	beq.n	8011b6c <_malloc_r+0xa8>
 8011b60:	1a21      	subs	r1, r4, r0
 8011b62:	4630      	mov	r0, r6
 8011b64:	f000 fad0 	bl	8012108 <_sbrk_r>
 8011b68:	3001      	adds	r0, #1
 8011b6a:	d0cf      	beq.n	8011b0c <_malloc_r+0x48>
 8011b6c:	6025      	str	r5, [r4, #0]
 8011b6e:	e7db      	b.n	8011b28 <_malloc_r+0x64>
 8011b70:	200002ac 	.word	0x200002ac
 8011b74:	200002b0 	.word	0x200002b0

08011b78 <__ssputs_r>:
 8011b78:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8011b7c:	688e      	ldr	r6, [r1, #8]
 8011b7e:	429e      	cmp	r6, r3
 8011b80:	4682      	mov	sl, r0
 8011b82:	460c      	mov	r4, r1
 8011b84:	4690      	mov	r8, r2
 8011b86:	4699      	mov	r9, r3
 8011b88:	d837      	bhi.n	8011bfa <__ssputs_r+0x82>
 8011b8a:	898a      	ldrh	r2, [r1, #12]
 8011b8c:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8011b90:	d031      	beq.n	8011bf6 <__ssputs_r+0x7e>
 8011b92:	6825      	ldr	r5, [r4, #0]
 8011b94:	6909      	ldr	r1, [r1, #16]
 8011b96:	1a6f      	subs	r7, r5, r1
 8011b98:	6965      	ldr	r5, [r4, #20]
 8011b9a:	2302      	movs	r3, #2
 8011b9c:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8011ba0:	fb95 f5f3 	sdiv	r5, r5, r3
 8011ba4:	f109 0301 	add.w	r3, r9, #1
 8011ba8:	443b      	add	r3, r7
 8011baa:	429d      	cmp	r5, r3
 8011bac:	bf38      	it	cc
 8011bae:	461d      	movcc	r5, r3
 8011bb0:	0553      	lsls	r3, r2, #21
 8011bb2:	d530      	bpl.n	8011c16 <__ssputs_r+0x9e>
 8011bb4:	4629      	mov	r1, r5
 8011bb6:	f7ff ff85 	bl	8011ac4 <_malloc_r>
 8011bba:	4606      	mov	r6, r0
 8011bbc:	b950      	cbnz	r0, 8011bd4 <__ssputs_r+0x5c>
 8011bbe:	230c      	movs	r3, #12
 8011bc0:	f8ca 3000 	str.w	r3, [sl]
 8011bc4:	89a3      	ldrh	r3, [r4, #12]
 8011bc6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8011bca:	81a3      	strh	r3, [r4, #12]
 8011bcc:	f04f 30ff 	mov.w	r0, #4294967295
 8011bd0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8011bd4:	463a      	mov	r2, r7
 8011bd6:	6921      	ldr	r1, [r4, #16]
 8011bd8:	f7fc f872 	bl	800dcc0 <memcpy>
 8011bdc:	89a3      	ldrh	r3, [r4, #12]
 8011bde:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8011be2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8011be6:	81a3      	strh	r3, [r4, #12]
 8011be8:	6126      	str	r6, [r4, #16]
 8011bea:	6165      	str	r5, [r4, #20]
 8011bec:	443e      	add	r6, r7
 8011bee:	1bed      	subs	r5, r5, r7
 8011bf0:	6026      	str	r6, [r4, #0]
 8011bf2:	60a5      	str	r5, [r4, #8]
 8011bf4:	464e      	mov	r6, r9
 8011bf6:	454e      	cmp	r6, r9
 8011bf8:	d900      	bls.n	8011bfc <__ssputs_r+0x84>
 8011bfa:	464e      	mov	r6, r9
 8011bfc:	4632      	mov	r2, r6
 8011bfe:	4641      	mov	r1, r8
 8011c00:	6820      	ldr	r0, [r4, #0]
 8011c02:	f000 fb49 	bl	8012298 <memmove>
 8011c06:	68a3      	ldr	r3, [r4, #8]
 8011c08:	1b9b      	subs	r3, r3, r6
 8011c0a:	60a3      	str	r3, [r4, #8]
 8011c0c:	6823      	ldr	r3, [r4, #0]
 8011c0e:	441e      	add	r6, r3
 8011c10:	6026      	str	r6, [r4, #0]
 8011c12:	2000      	movs	r0, #0
 8011c14:	e7dc      	b.n	8011bd0 <__ssputs_r+0x58>
 8011c16:	462a      	mov	r2, r5
 8011c18:	f000 fb59 	bl	80122ce <_realloc_r>
 8011c1c:	4606      	mov	r6, r0
 8011c1e:	2800      	cmp	r0, #0
 8011c20:	d1e2      	bne.n	8011be8 <__ssputs_r+0x70>
 8011c22:	6921      	ldr	r1, [r4, #16]
 8011c24:	4650      	mov	r0, sl
 8011c26:	f7ff feff 	bl	8011a28 <_free_r>
 8011c2a:	e7c8      	b.n	8011bbe <__ssputs_r+0x46>

08011c2c <_svfiprintf_r>:
 8011c2c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011c30:	461d      	mov	r5, r3
 8011c32:	898b      	ldrh	r3, [r1, #12]
 8011c34:	061f      	lsls	r7, r3, #24
 8011c36:	b09d      	sub	sp, #116	; 0x74
 8011c38:	4680      	mov	r8, r0
 8011c3a:	460c      	mov	r4, r1
 8011c3c:	4616      	mov	r6, r2
 8011c3e:	d50f      	bpl.n	8011c60 <_svfiprintf_r+0x34>
 8011c40:	690b      	ldr	r3, [r1, #16]
 8011c42:	b96b      	cbnz	r3, 8011c60 <_svfiprintf_r+0x34>
 8011c44:	2140      	movs	r1, #64	; 0x40
 8011c46:	f7ff ff3d 	bl	8011ac4 <_malloc_r>
 8011c4a:	6020      	str	r0, [r4, #0]
 8011c4c:	6120      	str	r0, [r4, #16]
 8011c4e:	b928      	cbnz	r0, 8011c5c <_svfiprintf_r+0x30>
 8011c50:	230c      	movs	r3, #12
 8011c52:	f8c8 3000 	str.w	r3, [r8]
 8011c56:	f04f 30ff 	mov.w	r0, #4294967295
 8011c5a:	e0c8      	b.n	8011dee <_svfiprintf_r+0x1c2>
 8011c5c:	2340      	movs	r3, #64	; 0x40
 8011c5e:	6163      	str	r3, [r4, #20]
 8011c60:	2300      	movs	r3, #0
 8011c62:	9309      	str	r3, [sp, #36]	; 0x24
 8011c64:	2320      	movs	r3, #32
 8011c66:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8011c6a:	2330      	movs	r3, #48	; 0x30
 8011c6c:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8011c70:	9503      	str	r5, [sp, #12]
 8011c72:	f04f 0b01 	mov.w	fp, #1
 8011c76:	4637      	mov	r7, r6
 8011c78:	463d      	mov	r5, r7
 8011c7a:	f815 3b01 	ldrb.w	r3, [r5], #1
 8011c7e:	b10b      	cbz	r3, 8011c84 <_svfiprintf_r+0x58>
 8011c80:	2b25      	cmp	r3, #37	; 0x25
 8011c82:	d13e      	bne.n	8011d02 <_svfiprintf_r+0xd6>
 8011c84:	ebb7 0a06 	subs.w	sl, r7, r6
 8011c88:	d00b      	beq.n	8011ca2 <_svfiprintf_r+0x76>
 8011c8a:	4653      	mov	r3, sl
 8011c8c:	4632      	mov	r2, r6
 8011c8e:	4621      	mov	r1, r4
 8011c90:	4640      	mov	r0, r8
 8011c92:	f7ff ff71 	bl	8011b78 <__ssputs_r>
 8011c96:	3001      	adds	r0, #1
 8011c98:	f000 80a4 	beq.w	8011de4 <_svfiprintf_r+0x1b8>
 8011c9c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8011c9e:	4453      	add	r3, sl
 8011ca0:	9309      	str	r3, [sp, #36]	; 0x24
 8011ca2:	783b      	ldrb	r3, [r7, #0]
 8011ca4:	2b00      	cmp	r3, #0
 8011ca6:	f000 809d 	beq.w	8011de4 <_svfiprintf_r+0x1b8>
 8011caa:	2300      	movs	r3, #0
 8011cac:	f04f 32ff 	mov.w	r2, #4294967295
 8011cb0:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8011cb4:	9304      	str	r3, [sp, #16]
 8011cb6:	9307      	str	r3, [sp, #28]
 8011cb8:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8011cbc:	931a      	str	r3, [sp, #104]	; 0x68
 8011cbe:	462f      	mov	r7, r5
 8011cc0:	2205      	movs	r2, #5
 8011cc2:	f817 1b01 	ldrb.w	r1, [r7], #1
 8011cc6:	4850      	ldr	r0, [pc, #320]	; (8011e08 <_svfiprintf_r+0x1dc>)
 8011cc8:	f7ee fab2 	bl	8000230 <memchr>
 8011ccc:	9b04      	ldr	r3, [sp, #16]
 8011cce:	b9d0      	cbnz	r0, 8011d06 <_svfiprintf_r+0xda>
 8011cd0:	06d9      	lsls	r1, r3, #27
 8011cd2:	bf44      	itt	mi
 8011cd4:	2220      	movmi	r2, #32
 8011cd6:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8011cda:	071a      	lsls	r2, r3, #28
 8011cdc:	bf44      	itt	mi
 8011cde:	222b      	movmi	r2, #43	; 0x2b
 8011ce0:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8011ce4:	782a      	ldrb	r2, [r5, #0]
 8011ce6:	2a2a      	cmp	r2, #42	; 0x2a
 8011ce8:	d015      	beq.n	8011d16 <_svfiprintf_r+0xea>
 8011cea:	9a07      	ldr	r2, [sp, #28]
 8011cec:	462f      	mov	r7, r5
 8011cee:	2000      	movs	r0, #0
 8011cf0:	250a      	movs	r5, #10
 8011cf2:	4639      	mov	r1, r7
 8011cf4:	f811 3b01 	ldrb.w	r3, [r1], #1
 8011cf8:	3b30      	subs	r3, #48	; 0x30
 8011cfa:	2b09      	cmp	r3, #9
 8011cfc:	d94d      	bls.n	8011d9a <_svfiprintf_r+0x16e>
 8011cfe:	b1b8      	cbz	r0, 8011d30 <_svfiprintf_r+0x104>
 8011d00:	e00f      	b.n	8011d22 <_svfiprintf_r+0xf6>
 8011d02:	462f      	mov	r7, r5
 8011d04:	e7b8      	b.n	8011c78 <_svfiprintf_r+0x4c>
 8011d06:	4a40      	ldr	r2, [pc, #256]	; (8011e08 <_svfiprintf_r+0x1dc>)
 8011d08:	1a80      	subs	r0, r0, r2
 8011d0a:	fa0b f000 	lsl.w	r0, fp, r0
 8011d0e:	4318      	orrs	r0, r3
 8011d10:	9004      	str	r0, [sp, #16]
 8011d12:	463d      	mov	r5, r7
 8011d14:	e7d3      	b.n	8011cbe <_svfiprintf_r+0x92>
 8011d16:	9a03      	ldr	r2, [sp, #12]
 8011d18:	1d11      	adds	r1, r2, #4
 8011d1a:	6812      	ldr	r2, [r2, #0]
 8011d1c:	9103      	str	r1, [sp, #12]
 8011d1e:	2a00      	cmp	r2, #0
 8011d20:	db01      	blt.n	8011d26 <_svfiprintf_r+0xfa>
 8011d22:	9207      	str	r2, [sp, #28]
 8011d24:	e004      	b.n	8011d30 <_svfiprintf_r+0x104>
 8011d26:	4252      	negs	r2, r2
 8011d28:	f043 0302 	orr.w	r3, r3, #2
 8011d2c:	9207      	str	r2, [sp, #28]
 8011d2e:	9304      	str	r3, [sp, #16]
 8011d30:	783b      	ldrb	r3, [r7, #0]
 8011d32:	2b2e      	cmp	r3, #46	; 0x2e
 8011d34:	d10c      	bne.n	8011d50 <_svfiprintf_r+0x124>
 8011d36:	787b      	ldrb	r3, [r7, #1]
 8011d38:	2b2a      	cmp	r3, #42	; 0x2a
 8011d3a:	d133      	bne.n	8011da4 <_svfiprintf_r+0x178>
 8011d3c:	9b03      	ldr	r3, [sp, #12]
 8011d3e:	1d1a      	adds	r2, r3, #4
 8011d40:	681b      	ldr	r3, [r3, #0]
 8011d42:	9203      	str	r2, [sp, #12]
 8011d44:	2b00      	cmp	r3, #0
 8011d46:	bfb8      	it	lt
 8011d48:	f04f 33ff 	movlt.w	r3, #4294967295
 8011d4c:	3702      	adds	r7, #2
 8011d4e:	9305      	str	r3, [sp, #20]
 8011d50:	4d2e      	ldr	r5, [pc, #184]	; (8011e0c <_svfiprintf_r+0x1e0>)
 8011d52:	7839      	ldrb	r1, [r7, #0]
 8011d54:	2203      	movs	r2, #3
 8011d56:	4628      	mov	r0, r5
 8011d58:	f7ee fa6a 	bl	8000230 <memchr>
 8011d5c:	b138      	cbz	r0, 8011d6e <_svfiprintf_r+0x142>
 8011d5e:	2340      	movs	r3, #64	; 0x40
 8011d60:	1b40      	subs	r0, r0, r5
 8011d62:	fa03 f000 	lsl.w	r0, r3, r0
 8011d66:	9b04      	ldr	r3, [sp, #16]
 8011d68:	4303      	orrs	r3, r0
 8011d6a:	3701      	adds	r7, #1
 8011d6c:	9304      	str	r3, [sp, #16]
 8011d6e:	7839      	ldrb	r1, [r7, #0]
 8011d70:	4827      	ldr	r0, [pc, #156]	; (8011e10 <_svfiprintf_r+0x1e4>)
 8011d72:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8011d76:	2206      	movs	r2, #6
 8011d78:	1c7e      	adds	r6, r7, #1
 8011d7a:	f7ee fa59 	bl	8000230 <memchr>
 8011d7e:	2800      	cmp	r0, #0
 8011d80:	d038      	beq.n	8011df4 <_svfiprintf_r+0x1c8>
 8011d82:	4b24      	ldr	r3, [pc, #144]	; (8011e14 <_svfiprintf_r+0x1e8>)
 8011d84:	bb13      	cbnz	r3, 8011dcc <_svfiprintf_r+0x1a0>
 8011d86:	9b03      	ldr	r3, [sp, #12]
 8011d88:	3307      	adds	r3, #7
 8011d8a:	f023 0307 	bic.w	r3, r3, #7
 8011d8e:	3308      	adds	r3, #8
 8011d90:	9303      	str	r3, [sp, #12]
 8011d92:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8011d94:	444b      	add	r3, r9
 8011d96:	9309      	str	r3, [sp, #36]	; 0x24
 8011d98:	e76d      	b.n	8011c76 <_svfiprintf_r+0x4a>
 8011d9a:	fb05 3202 	mla	r2, r5, r2, r3
 8011d9e:	2001      	movs	r0, #1
 8011da0:	460f      	mov	r7, r1
 8011da2:	e7a6      	b.n	8011cf2 <_svfiprintf_r+0xc6>
 8011da4:	2300      	movs	r3, #0
 8011da6:	3701      	adds	r7, #1
 8011da8:	9305      	str	r3, [sp, #20]
 8011daa:	4619      	mov	r1, r3
 8011dac:	250a      	movs	r5, #10
 8011dae:	4638      	mov	r0, r7
 8011db0:	f810 2b01 	ldrb.w	r2, [r0], #1
 8011db4:	3a30      	subs	r2, #48	; 0x30
 8011db6:	2a09      	cmp	r2, #9
 8011db8:	d903      	bls.n	8011dc2 <_svfiprintf_r+0x196>
 8011dba:	2b00      	cmp	r3, #0
 8011dbc:	d0c8      	beq.n	8011d50 <_svfiprintf_r+0x124>
 8011dbe:	9105      	str	r1, [sp, #20]
 8011dc0:	e7c6      	b.n	8011d50 <_svfiprintf_r+0x124>
 8011dc2:	fb05 2101 	mla	r1, r5, r1, r2
 8011dc6:	2301      	movs	r3, #1
 8011dc8:	4607      	mov	r7, r0
 8011dca:	e7f0      	b.n	8011dae <_svfiprintf_r+0x182>
 8011dcc:	ab03      	add	r3, sp, #12
 8011dce:	9300      	str	r3, [sp, #0]
 8011dd0:	4622      	mov	r2, r4
 8011dd2:	4b11      	ldr	r3, [pc, #68]	; (8011e18 <_svfiprintf_r+0x1ec>)
 8011dd4:	a904      	add	r1, sp, #16
 8011dd6:	4640      	mov	r0, r8
 8011dd8:	f7fc f81a 	bl	800de10 <_printf_float>
 8011ddc:	f1b0 3fff 	cmp.w	r0, #4294967295
 8011de0:	4681      	mov	r9, r0
 8011de2:	d1d6      	bne.n	8011d92 <_svfiprintf_r+0x166>
 8011de4:	89a3      	ldrh	r3, [r4, #12]
 8011de6:	065b      	lsls	r3, r3, #25
 8011de8:	f53f af35 	bmi.w	8011c56 <_svfiprintf_r+0x2a>
 8011dec:	9809      	ldr	r0, [sp, #36]	; 0x24
 8011dee:	b01d      	add	sp, #116	; 0x74
 8011df0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8011df4:	ab03      	add	r3, sp, #12
 8011df6:	9300      	str	r3, [sp, #0]
 8011df8:	4622      	mov	r2, r4
 8011dfa:	4b07      	ldr	r3, [pc, #28]	; (8011e18 <_svfiprintf_r+0x1ec>)
 8011dfc:	a904      	add	r1, sp, #16
 8011dfe:	4640      	mov	r0, r8
 8011e00:	f7fc fabc 	bl	800e37c <_printf_i>
 8011e04:	e7ea      	b.n	8011ddc <_svfiprintf_r+0x1b0>
 8011e06:	bf00      	nop
 8011e08:	08014e0c 	.word	0x08014e0c
 8011e0c:	08014e12 	.word	0x08014e12
 8011e10:	08014e16 	.word	0x08014e16
 8011e14:	0800de11 	.word	0x0800de11
 8011e18:	08011b79 	.word	0x08011b79

08011e1c <__sfputc_r>:
 8011e1c:	6893      	ldr	r3, [r2, #8]
 8011e1e:	3b01      	subs	r3, #1
 8011e20:	2b00      	cmp	r3, #0
 8011e22:	b410      	push	{r4}
 8011e24:	6093      	str	r3, [r2, #8]
 8011e26:	da08      	bge.n	8011e3a <__sfputc_r+0x1e>
 8011e28:	6994      	ldr	r4, [r2, #24]
 8011e2a:	42a3      	cmp	r3, r4
 8011e2c:	db01      	blt.n	8011e32 <__sfputc_r+0x16>
 8011e2e:	290a      	cmp	r1, #10
 8011e30:	d103      	bne.n	8011e3a <__sfputc_r+0x1e>
 8011e32:	f85d 4b04 	ldr.w	r4, [sp], #4
 8011e36:	f7fd bdb1 	b.w	800f99c <__swbuf_r>
 8011e3a:	6813      	ldr	r3, [r2, #0]
 8011e3c:	1c58      	adds	r0, r3, #1
 8011e3e:	6010      	str	r0, [r2, #0]
 8011e40:	7019      	strb	r1, [r3, #0]
 8011e42:	4608      	mov	r0, r1
 8011e44:	f85d 4b04 	ldr.w	r4, [sp], #4
 8011e48:	4770      	bx	lr

08011e4a <__sfputs_r>:
 8011e4a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8011e4c:	4606      	mov	r6, r0
 8011e4e:	460f      	mov	r7, r1
 8011e50:	4614      	mov	r4, r2
 8011e52:	18d5      	adds	r5, r2, r3
 8011e54:	42ac      	cmp	r4, r5
 8011e56:	d101      	bne.n	8011e5c <__sfputs_r+0x12>
 8011e58:	2000      	movs	r0, #0
 8011e5a:	e007      	b.n	8011e6c <__sfputs_r+0x22>
 8011e5c:	463a      	mov	r2, r7
 8011e5e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8011e62:	4630      	mov	r0, r6
 8011e64:	f7ff ffda 	bl	8011e1c <__sfputc_r>
 8011e68:	1c43      	adds	r3, r0, #1
 8011e6a:	d1f3      	bne.n	8011e54 <__sfputs_r+0xa>
 8011e6c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08011e70 <_vfiprintf_r>:
 8011e70:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011e74:	460c      	mov	r4, r1
 8011e76:	b09d      	sub	sp, #116	; 0x74
 8011e78:	4617      	mov	r7, r2
 8011e7a:	461d      	mov	r5, r3
 8011e7c:	4606      	mov	r6, r0
 8011e7e:	b118      	cbz	r0, 8011e88 <_vfiprintf_r+0x18>
 8011e80:	6983      	ldr	r3, [r0, #24]
 8011e82:	b90b      	cbnz	r3, 8011e88 <_vfiprintf_r+0x18>
 8011e84:	f7fe fd80 	bl	8010988 <__sinit>
 8011e88:	4b7c      	ldr	r3, [pc, #496]	; (801207c <_vfiprintf_r+0x20c>)
 8011e8a:	429c      	cmp	r4, r3
 8011e8c:	d158      	bne.n	8011f40 <_vfiprintf_r+0xd0>
 8011e8e:	6874      	ldr	r4, [r6, #4]
 8011e90:	89a3      	ldrh	r3, [r4, #12]
 8011e92:	0718      	lsls	r0, r3, #28
 8011e94:	d55e      	bpl.n	8011f54 <_vfiprintf_r+0xe4>
 8011e96:	6923      	ldr	r3, [r4, #16]
 8011e98:	2b00      	cmp	r3, #0
 8011e9a:	d05b      	beq.n	8011f54 <_vfiprintf_r+0xe4>
 8011e9c:	2300      	movs	r3, #0
 8011e9e:	9309      	str	r3, [sp, #36]	; 0x24
 8011ea0:	2320      	movs	r3, #32
 8011ea2:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8011ea6:	2330      	movs	r3, #48	; 0x30
 8011ea8:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8011eac:	9503      	str	r5, [sp, #12]
 8011eae:	f04f 0b01 	mov.w	fp, #1
 8011eb2:	46b8      	mov	r8, r7
 8011eb4:	4645      	mov	r5, r8
 8011eb6:	f815 3b01 	ldrb.w	r3, [r5], #1
 8011eba:	b10b      	cbz	r3, 8011ec0 <_vfiprintf_r+0x50>
 8011ebc:	2b25      	cmp	r3, #37	; 0x25
 8011ebe:	d154      	bne.n	8011f6a <_vfiprintf_r+0xfa>
 8011ec0:	ebb8 0a07 	subs.w	sl, r8, r7
 8011ec4:	d00b      	beq.n	8011ede <_vfiprintf_r+0x6e>
 8011ec6:	4653      	mov	r3, sl
 8011ec8:	463a      	mov	r2, r7
 8011eca:	4621      	mov	r1, r4
 8011ecc:	4630      	mov	r0, r6
 8011ece:	f7ff ffbc 	bl	8011e4a <__sfputs_r>
 8011ed2:	3001      	adds	r0, #1
 8011ed4:	f000 80c2 	beq.w	801205c <_vfiprintf_r+0x1ec>
 8011ed8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8011eda:	4453      	add	r3, sl
 8011edc:	9309      	str	r3, [sp, #36]	; 0x24
 8011ede:	f898 3000 	ldrb.w	r3, [r8]
 8011ee2:	2b00      	cmp	r3, #0
 8011ee4:	f000 80ba 	beq.w	801205c <_vfiprintf_r+0x1ec>
 8011ee8:	2300      	movs	r3, #0
 8011eea:	f04f 32ff 	mov.w	r2, #4294967295
 8011eee:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8011ef2:	9304      	str	r3, [sp, #16]
 8011ef4:	9307      	str	r3, [sp, #28]
 8011ef6:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8011efa:	931a      	str	r3, [sp, #104]	; 0x68
 8011efc:	46a8      	mov	r8, r5
 8011efe:	2205      	movs	r2, #5
 8011f00:	f818 1b01 	ldrb.w	r1, [r8], #1
 8011f04:	485e      	ldr	r0, [pc, #376]	; (8012080 <_vfiprintf_r+0x210>)
 8011f06:	f7ee f993 	bl	8000230 <memchr>
 8011f0a:	9b04      	ldr	r3, [sp, #16]
 8011f0c:	bb78      	cbnz	r0, 8011f6e <_vfiprintf_r+0xfe>
 8011f0e:	06d9      	lsls	r1, r3, #27
 8011f10:	bf44      	itt	mi
 8011f12:	2220      	movmi	r2, #32
 8011f14:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8011f18:	071a      	lsls	r2, r3, #28
 8011f1a:	bf44      	itt	mi
 8011f1c:	222b      	movmi	r2, #43	; 0x2b
 8011f1e:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8011f22:	782a      	ldrb	r2, [r5, #0]
 8011f24:	2a2a      	cmp	r2, #42	; 0x2a
 8011f26:	d02a      	beq.n	8011f7e <_vfiprintf_r+0x10e>
 8011f28:	9a07      	ldr	r2, [sp, #28]
 8011f2a:	46a8      	mov	r8, r5
 8011f2c:	2000      	movs	r0, #0
 8011f2e:	250a      	movs	r5, #10
 8011f30:	4641      	mov	r1, r8
 8011f32:	f811 3b01 	ldrb.w	r3, [r1], #1
 8011f36:	3b30      	subs	r3, #48	; 0x30
 8011f38:	2b09      	cmp	r3, #9
 8011f3a:	d969      	bls.n	8012010 <_vfiprintf_r+0x1a0>
 8011f3c:	b360      	cbz	r0, 8011f98 <_vfiprintf_r+0x128>
 8011f3e:	e024      	b.n	8011f8a <_vfiprintf_r+0x11a>
 8011f40:	4b50      	ldr	r3, [pc, #320]	; (8012084 <_vfiprintf_r+0x214>)
 8011f42:	429c      	cmp	r4, r3
 8011f44:	d101      	bne.n	8011f4a <_vfiprintf_r+0xda>
 8011f46:	68b4      	ldr	r4, [r6, #8]
 8011f48:	e7a2      	b.n	8011e90 <_vfiprintf_r+0x20>
 8011f4a:	4b4f      	ldr	r3, [pc, #316]	; (8012088 <_vfiprintf_r+0x218>)
 8011f4c:	429c      	cmp	r4, r3
 8011f4e:	bf08      	it	eq
 8011f50:	68f4      	ldreq	r4, [r6, #12]
 8011f52:	e79d      	b.n	8011e90 <_vfiprintf_r+0x20>
 8011f54:	4621      	mov	r1, r4
 8011f56:	4630      	mov	r0, r6
 8011f58:	f7fd fd72 	bl	800fa40 <__swsetup_r>
 8011f5c:	2800      	cmp	r0, #0
 8011f5e:	d09d      	beq.n	8011e9c <_vfiprintf_r+0x2c>
 8011f60:	f04f 30ff 	mov.w	r0, #4294967295
 8011f64:	b01d      	add	sp, #116	; 0x74
 8011f66:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8011f6a:	46a8      	mov	r8, r5
 8011f6c:	e7a2      	b.n	8011eb4 <_vfiprintf_r+0x44>
 8011f6e:	4a44      	ldr	r2, [pc, #272]	; (8012080 <_vfiprintf_r+0x210>)
 8011f70:	1a80      	subs	r0, r0, r2
 8011f72:	fa0b f000 	lsl.w	r0, fp, r0
 8011f76:	4318      	orrs	r0, r3
 8011f78:	9004      	str	r0, [sp, #16]
 8011f7a:	4645      	mov	r5, r8
 8011f7c:	e7be      	b.n	8011efc <_vfiprintf_r+0x8c>
 8011f7e:	9a03      	ldr	r2, [sp, #12]
 8011f80:	1d11      	adds	r1, r2, #4
 8011f82:	6812      	ldr	r2, [r2, #0]
 8011f84:	9103      	str	r1, [sp, #12]
 8011f86:	2a00      	cmp	r2, #0
 8011f88:	db01      	blt.n	8011f8e <_vfiprintf_r+0x11e>
 8011f8a:	9207      	str	r2, [sp, #28]
 8011f8c:	e004      	b.n	8011f98 <_vfiprintf_r+0x128>
 8011f8e:	4252      	negs	r2, r2
 8011f90:	f043 0302 	orr.w	r3, r3, #2
 8011f94:	9207      	str	r2, [sp, #28]
 8011f96:	9304      	str	r3, [sp, #16]
 8011f98:	f898 3000 	ldrb.w	r3, [r8]
 8011f9c:	2b2e      	cmp	r3, #46	; 0x2e
 8011f9e:	d10e      	bne.n	8011fbe <_vfiprintf_r+0x14e>
 8011fa0:	f898 3001 	ldrb.w	r3, [r8, #1]
 8011fa4:	2b2a      	cmp	r3, #42	; 0x2a
 8011fa6:	d138      	bne.n	801201a <_vfiprintf_r+0x1aa>
 8011fa8:	9b03      	ldr	r3, [sp, #12]
 8011faa:	1d1a      	adds	r2, r3, #4
 8011fac:	681b      	ldr	r3, [r3, #0]
 8011fae:	9203      	str	r2, [sp, #12]
 8011fb0:	2b00      	cmp	r3, #0
 8011fb2:	bfb8      	it	lt
 8011fb4:	f04f 33ff 	movlt.w	r3, #4294967295
 8011fb8:	f108 0802 	add.w	r8, r8, #2
 8011fbc:	9305      	str	r3, [sp, #20]
 8011fbe:	4d33      	ldr	r5, [pc, #204]	; (801208c <_vfiprintf_r+0x21c>)
 8011fc0:	f898 1000 	ldrb.w	r1, [r8]
 8011fc4:	2203      	movs	r2, #3
 8011fc6:	4628      	mov	r0, r5
 8011fc8:	f7ee f932 	bl	8000230 <memchr>
 8011fcc:	b140      	cbz	r0, 8011fe0 <_vfiprintf_r+0x170>
 8011fce:	2340      	movs	r3, #64	; 0x40
 8011fd0:	1b40      	subs	r0, r0, r5
 8011fd2:	fa03 f000 	lsl.w	r0, r3, r0
 8011fd6:	9b04      	ldr	r3, [sp, #16]
 8011fd8:	4303      	orrs	r3, r0
 8011fda:	f108 0801 	add.w	r8, r8, #1
 8011fde:	9304      	str	r3, [sp, #16]
 8011fe0:	f898 1000 	ldrb.w	r1, [r8]
 8011fe4:	482a      	ldr	r0, [pc, #168]	; (8012090 <_vfiprintf_r+0x220>)
 8011fe6:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8011fea:	2206      	movs	r2, #6
 8011fec:	f108 0701 	add.w	r7, r8, #1
 8011ff0:	f7ee f91e 	bl	8000230 <memchr>
 8011ff4:	2800      	cmp	r0, #0
 8011ff6:	d037      	beq.n	8012068 <_vfiprintf_r+0x1f8>
 8011ff8:	4b26      	ldr	r3, [pc, #152]	; (8012094 <_vfiprintf_r+0x224>)
 8011ffa:	bb1b      	cbnz	r3, 8012044 <_vfiprintf_r+0x1d4>
 8011ffc:	9b03      	ldr	r3, [sp, #12]
 8011ffe:	3307      	adds	r3, #7
 8012000:	f023 0307 	bic.w	r3, r3, #7
 8012004:	3308      	adds	r3, #8
 8012006:	9303      	str	r3, [sp, #12]
 8012008:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801200a:	444b      	add	r3, r9
 801200c:	9309      	str	r3, [sp, #36]	; 0x24
 801200e:	e750      	b.n	8011eb2 <_vfiprintf_r+0x42>
 8012010:	fb05 3202 	mla	r2, r5, r2, r3
 8012014:	2001      	movs	r0, #1
 8012016:	4688      	mov	r8, r1
 8012018:	e78a      	b.n	8011f30 <_vfiprintf_r+0xc0>
 801201a:	2300      	movs	r3, #0
 801201c:	f108 0801 	add.w	r8, r8, #1
 8012020:	9305      	str	r3, [sp, #20]
 8012022:	4619      	mov	r1, r3
 8012024:	250a      	movs	r5, #10
 8012026:	4640      	mov	r0, r8
 8012028:	f810 2b01 	ldrb.w	r2, [r0], #1
 801202c:	3a30      	subs	r2, #48	; 0x30
 801202e:	2a09      	cmp	r2, #9
 8012030:	d903      	bls.n	801203a <_vfiprintf_r+0x1ca>
 8012032:	2b00      	cmp	r3, #0
 8012034:	d0c3      	beq.n	8011fbe <_vfiprintf_r+0x14e>
 8012036:	9105      	str	r1, [sp, #20]
 8012038:	e7c1      	b.n	8011fbe <_vfiprintf_r+0x14e>
 801203a:	fb05 2101 	mla	r1, r5, r1, r2
 801203e:	2301      	movs	r3, #1
 8012040:	4680      	mov	r8, r0
 8012042:	e7f0      	b.n	8012026 <_vfiprintf_r+0x1b6>
 8012044:	ab03      	add	r3, sp, #12
 8012046:	9300      	str	r3, [sp, #0]
 8012048:	4622      	mov	r2, r4
 801204a:	4b13      	ldr	r3, [pc, #76]	; (8012098 <_vfiprintf_r+0x228>)
 801204c:	a904      	add	r1, sp, #16
 801204e:	4630      	mov	r0, r6
 8012050:	f7fb fede 	bl	800de10 <_printf_float>
 8012054:	f1b0 3fff 	cmp.w	r0, #4294967295
 8012058:	4681      	mov	r9, r0
 801205a:	d1d5      	bne.n	8012008 <_vfiprintf_r+0x198>
 801205c:	89a3      	ldrh	r3, [r4, #12]
 801205e:	065b      	lsls	r3, r3, #25
 8012060:	f53f af7e 	bmi.w	8011f60 <_vfiprintf_r+0xf0>
 8012064:	9809      	ldr	r0, [sp, #36]	; 0x24
 8012066:	e77d      	b.n	8011f64 <_vfiprintf_r+0xf4>
 8012068:	ab03      	add	r3, sp, #12
 801206a:	9300      	str	r3, [sp, #0]
 801206c:	4622      	mov	r2, r4
 801206e:	4b0a      	ldr	r3, [pc, #40]	; (8012098 <_vfiprintf_r+0x228>)
 8012070:	a904      	add	r1, sp, #16
 8012072:	4630      	mov	r0, r6
 8012074:	f7fc f982 	bl	800e37c <_printf_i>
 8012078:	e7ec      	b.n	8012054 <_vfiprintf_r+0x1e4>
 801207a:	bf00      	nop
 801207c:	08014cc0 	.word	0x08014cc0
 8012080:	08014e0c 	.word	0x08014e0c
 8012084:	08014ce0 	.word	0x08014ce0
 8012088:	08014ca0 	.word	0x08014ca0
 801208c:	08014e12 	.word	0x08014e12
 8012090:	08014e16 	.word	0x08014e16
 8012094:	0800de11 	.word	0x0800de11
 8012098:	08011e4b 	.word	0x08011e4b

0801209c <_putc_r>:
 801209c:	b570      	push	{r4, r5, r6, lr}
 801209e:	460d      	mov	r5, r1
 80120a0:	4614      	mov	r4, r2
 80120a2:	4606      	mov	r6, r0
 80120a4:	b118      	cbz	r0, 80120ae <_putc_r+0x12>
 80120a6:	6983      	ldr	r3, [r0, #24]
 80120a8:	b90b      	cbnz	r3, 80120ae <_putc_r+0x12>
 80120aa:	f7fe fc6d 	bl	8010988 <__sinit>
 80120ae:	4b13      	ldr	r3, [pc, #76]	; (80120fc <_putc_r+0x60>)
 80120b0:	429c      	cmp	r4, r3
 80120b2:	d112      	bne.n	80120da <_putc_r+0x3e>
 80120b4:	6874      	ldr	r4, [r6, #4]
 80120b6:	68a3      	ldr	r3, [r4, #8]
 80120b8:	3b01      	subs	r3, #1
 80120ba:	2b00      	cmp	r3, #0
 80120bc:	60a3      	str	r3, [r4, #8]
 80120be:	da16      	bge.n	80120ee <_putc_r+0x52>
 80120c0:	69a2      	ldr	r2, [r4, #24]
 80120c2:	4293      	cmp	r3, r2
 80120c4:	db02      	blt.n	80120cc <_putc_r+0x30>
 80120c6:	b2eb      	uxtb	r3, r5
 80120c8:	2b0a      	cmp	r3, #10
 80120ca:	d110      	bne.n	80120ee <_putc_r+0x52>
 80120cc:	4622      	mov	r2, r4
 80120ce:	4629      	mov	r1, r5
 80120d0:	4630      	mov	r0, r6
 80120d2:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 80120d6:	f7fd bc61 	b.w	800f99c <__swbuf_r>
 80120da:	4b09      	ldr	r3, [pc, #36]	; (8012100 <_putc_r+0x64>)
 80120dc:	429c      	cmp	r4, r3
 80120de:	d101      	bne.n	80120e4 <_putc_r+0x48>
 80120e0:	68b4      	ldr	r4, [r6, #8]
 80120e2:	e7e8      	b.n	80120b6 <_putc_r+0x1a>
 80120e4:	4b07      	ldr	r3, [pc, #28]	; (8012104 <_putc_r+0x68>)
 80120e6:	429c      	cmp	r4, r3
 80120e8:	bf08      	it	eq
 80120ea:	68f4      	ldreq	r4, [r6, #12]
 80120ec:	e7e3      	b.n	80120b6 <_putc_r+0x1a>
 80120ee:	6823      	ldr	r3, [r4, #0]
 80120f0:	1c5a      	adds	r2, r3, #1
 80120f2:	6022      	str	r2, [r4, #0]
 80120f4:	701d      	strb	r5, [r3, #0]
 80120f6:	b2e8      	uxtb	r0, r5
 80120f8:	bd70      	pop	{r4, r5, r6, pc}
 80120fa:	bf00      	nop
 80120fc:	08014cc0 	.word	0x08014cc0
 8012100:	08014ce0 	.word	0x08014ce0
 8012104:	08014ca0 	.word	0x08014ca0

08012108 <_sbrk_r>:
 8012108:	b538      	push	{r3, r4, r5, lr}
 801210a:	4c06      	ldr	r4, [pc, #24]	; (8012124 <_sbrk_r+0x1c>)
 801210c:	2300      	movs	r3, #0
 801210e:	4605      	mov	r5, r0
 8012110:	4608      	mov	r0, r1
 8012112:	6023      	str	r3, [r4, #0]
 8012114:	f7f2 f940 	bl	8004398 <_sbrk>
 8012118:	1c43      	adds	r3, r0, #1
 801211a:	d102      	bne.n	8012122 <_sbrk_r+0x1a>
 801211c:	6823      	ldr	r3, [r4, #0]
 801211e:	b103      	cbz	r3, 8012122 <_sbrk_r+0x1a>
 8012120:	602b      	str	r3, [r5, #0]
 8012122:	bd38      	pop	{r3, r4, r5, pc}
 8012124:	2000553c 	.word	0x2000553c

08012128 <__sread>:
 8012128:	b510      	push	{r4, lr}
 801212a:	460c      	mov	r4, r1
 801212c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8012130:	f000 f8f4 	bl	801231c <_read_r>
 8012134:	2800      	cmp	r0, #0
 8012136:	bfab      	itete	ge
 8012138:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 801213a:	89a3      	ldrhlt	r3, [r4, #12]
 801213c:	181b      	addge	r3, r3, r0
 801213e:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8012142:	bfac      	ite	ge
 8012144:	6563      	strge	r3, [r4, #84]	; 0x54
 8012146:	81a3      	strhlt	r3, [r4, #12]
 8012148:	bd10      	pop	{r4, pc}

0801214a <__swrite>:
 801214a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801214e:	461f      	mov	r7, r3
 8012150:	898b      	ldrh	r3, [r1, #12]
 8012152:	05db      	lsls	r3, r3, #23
 8012154:	4605      	mov	r5, r0
 8012156:	460c      	mov	r4, r1
 8012158:	4616      	mov	r6, r2
 801215a:	d505      	bpl.n	8012168 <__swrite+0x1e>
 801215c:	2302      	movs	r3, #2
 801215e:	2200      	movs	r2, #0
 8012160:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8012164:	f000 f886 	bl	8012274 <_lseek_r>
 8012168:	89a3      	ldrh	r3, [r4, #12]
 801216a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 801216e:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8012172:	81a3      	strh	r3, [r4, #12]
 8012174:	4632      	mov	r2, r6
 8012176:	463b      	mov	r3, r7
 8012178:	4628      	mov	r0, r5
 801217a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 801217e:	f000 b835 	b.w	80121ec <_write_r>

08012182 <__sseek>:
 8012182:	b510      	push	{r4, lr}
 8012184:	460c      	mov	r4, r1
 8012186:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801218a:	f000 f873 	bl	8012274 <_lseek_r>
 801218e:	1c43      	adds	r3, r0, #1
 8012190:	89a3      	ldrh	r3, [r4, #12]
 8012192:	bf15      	itete	ne
 8012194:	6560      	strne	r0, [r4, #84]	; 0x54
 8012196:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 801219a:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 801219e:	81a3      	strheq	r3, [r4, #12]
 80121a0:	bf18      	it	ne
 80121a2:	81a3      	strhne	r3, [r4, #12]
 80121a4:	bd10      	pop	{r4, pc}

080121a6 <__sclose>:
 80121a6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80121aa:	f000 b831 	b.w	8012210 <_close_r>

080121ae <strncmp>:
 80121ae:	b510      	push	{r4, lr}
 80121b0:	b16a      	cbz	r2, 80121ce <strncmp+0x20>
 80121b2:	3901      	subs	r1, #1
 80121b4:	1884      	adds	r4, r0, r2
 80121b6:	f810 3b01 	ldrb.w	r3, [r0], #1
 80121ba:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 80121be:	4293      	cmp	r3, r2
 80121c0:	d103      	bne.n	80121ca <strncmp+0x1c>
 80121c2:	42a0      	cmp	r0, r4
 80121c4:	d001      	beq.n	80121ca <strncmp+0x1c>
 80121c6:	2b00      	cmp	r3, #0
 80121c8:	d1f5      	bne.n	80121b6 <strncmp+0x8>
 80121ca:	1a98      	subs	r0, r3, r2
 80121cc:	bd10      	pop	{r4, pc}
 80121ce:	4610      	mov	r0, r2
 80121d0:	e7fc      	b.n	80121cc <strncmp+0x1e>

080121d2 <__ascii_wctomb>:
 80121d2:	b149      	cbz	r1, 80121e8 <__ascii_wctomb+0x16>
 80121d4:	2aff      	cmp	r2, #255	; 0xff
 80121d6:	bf85      	ittet	hi
 80121d8:	238a      	movhi	r3, #138	; 0x8a
 80121da:	6003      	strhi	r3, [r0, #0]
 80121dc:	700a      	strbls	r2, [r1, #0]
 80121de:	f04f 30ff 	movhi.w	r0, #4294967295
 80121e2:	bf98      	it	ls
 80121e4:	2001      	movls	r0, #1
 80121e6:	4770      	bx	lr
 80121e8:	4608      	mov	r0, r1
 80121ea:	4770      	bx	lr

080121ec <_write_r>:
 80121ec:	b538      	push	{r3, r4, r5, lr}
 80121ee:	4c07      	ldr	r4, [pc, #28]	; (801220c <_write_r+0x20>)
 80121f0:	4605      	mov	r5, r0
 80121f2:	4608      	mov	r0, r1
 80121f4:	4611      	mov	r1, r2
 80121f6:	2200      	movs	r2, #0
 80121f8:	6022      	str	r2, [r4, #0]
 80121fa:	461a      	mov	r2, r3
 80121fc:	f7f2 f87b 	bl	80042f6 <_write>
 8012200:	1c43      	adds	r3, r0, #1
 8012202:	d102      	bne.n	801220a <_write_r+0x1e>
 8012204:	6823      	ldr	r3, [r4, #0]
 8012206:	b103      	cbz	r3, 801220a <_write_r+0x1e>
 8012208:	602b      	str	r3, [r5, #0]
 801220a:	bd38      	pop	{r3, r4, r5, pc}
 801220c:	2000553c 	.word	0x2000553c

08012210 <_close_r>:
 8012210:	b538      	push	{r3, r4, r5, lr}
 8012212:	4c06      	ldr	r4, [pc, #24]	; (801222c <_close_r+0x1c>)
 8012214:	2300      	movs	r3, #0
 8012216:	4605      	mov	r5, r0
 8012218:	4608      	mov	r0, r1
 801221a:	6023      	str	r3, [r4, #0]
 801221c:	f7f2 f887 	bl	800432e <_close>
 8012220:	1c43      	adds	r3, r0, #1
 8012222:	d102      	bne.n	801222a <_close_r+0x1a>
 8012224:	6823      	ldr	r3, [r4, #0]
 8012226:	b103      	cbz	r3, 801222a <_close_r+0x1a>
 8012228:	602b      	str	r3, [r5, #0]
 801222a:	bd38      	pop	{r3, r4, r5, pc}
 801222c:	2000553c 	.word	0x2000553c

08012230 <_fstat_r>:
 8012230:	b538      	push	{r3, r4, r5, lr}
 8012232:	4c07      	ldr	r4, [pc, #28]	; (8012250 <_fstat_r+0x20>)
 8012234:	2300      	movs	r3, #0
 8012236:	4605      	mov	r5, r0
 8012238:	4608      	mov	r0, r1
 801223a:	4611      	mov	r1, r2
 801223c:	6023      	str	r3, [r4, #0]
 801223e:	f7f2 f882 	bl	8004346 <_fstat>
 8012242:	1c43      	adds	r3, r0, #1
 8012244:	d102      	bne.n	801224c <_fstat_r+0x1c>
 8012246:	6823      	ldr	r3, [r4, #0]
 8012248:	b103      	cbz	r3, 801224c <_fstat_r+0x1c>
 801224a:	602b      	str	r3, [r5, #0]
 801224c:	bd38      	pop	{r3, r4, r5, pc}
 801224e:	bf00      	nop
 8012250:	2000553c 	.word	0x2000553c

08012254 <_isatty_r>:
 8012254:	b538      	push	{r3, r4, r5, lr}
 8012256:	4c06      	ldr	r4, [pc, #24]	; (8012270 <_isatty_r+0x1c>)
 8012258:	2300      	movs	r3, #0
 801225a:	4605      	mov	r5, r0
 801225c:	4608      	mov	r0, r1
 801225e:	6023      	str	r3, [r4, #0]
 8012260:	f7f2 f881 	bl	8004366 <_isatty>
 8012264:	1c43      	adds	r3, r0, #1
 8012266:	d102      	bne.n	801226e <_isatty_r+0x1a>
 8012268:	6823      	ldr	r3, [r4, #0]
 801226a:	b103      	cbz	r3, 801226e <_isatty_r+0x1a>
 801226c:	602b      	str	r3, [r5, #0]
 801226e:	bd38      	pop	{r3, r4, r5, pc}
 8012270:	2000553c 	.word	0x2000553c

08012274 <_lseek_r>:
 8012274:	b538      	push	{r3, r4, r5, lr}
 8012276:	4c07      	ldr	r4, [pc, #28]	; (8012294 <_lseek_r+0x20>)
 8012278:	4605      	mov	r5, r0
 801227a:	4608      	mov	r0, r1
 801227c:	4611      	mov	r1, r2
 801227e:	2200      	movs	r2, #0
 8012280:	6022      	str	r2, [r4, #0]
 8012282:	461a      	mov	r2, r3
 8012284:	f7f2 f87a 	bl	800437c <_lseek>
 8012288:	1c43      	adds	r3, r0, #1
 801228a:	d102      	bne.n	8012292 <_lseek_r+0x1e>
 801228c:	6823      	ldr	r3, [r4, #0]
 801228e:	b103      	cbz	r3, 8012292 <_lseek_r+0x1e>
 8012290:	602b      	str	r3, [r5, #0]
 8012292:	bd38      	pop	{r3, r4, r5, pc}
 8012294:	2000553c 	.word	0x2000553c

08012298 <memmove>:
 8012298:	4288      	cmp	r0, r1
 801229a:	b510      	push	{r4, lr}
 801229c:	eb01 0302 	add.w	r3, r1, r2
 80122a0:	d807      	bhi.n	80122b2 <memmove+0x1a>
 80122a2:	1e42      	subs	r2, r0, #1
 80122a4:	4299      	cmp	r1, r3
 80122a6:	d00a      	beq.n	80122be <memmove+0x26>
 80122a8:	f811 4b01 	ldrb.w	r4, [r1], #1
 80122ac:	f802 4f01 	strb.w	r4, [r2, #1]!
 80122b0:	e7f8      	b.n	80122a4 <memmove+0xc>
 80122b2:	4283      	cmp	r3, r0
 80122b4:	d9f5      	bls.n	80122a2 <memmove+0xa>
 80122b6:	1881      	adds	r1, r0, r2
 80122b8:	1ad2      	subs	r2, r2, r3
 80122ba:	42d3      	cmn	r3, r2
 80122bc:	d100      	bne.n	80122c0 <memmove+0x28>
 80122be:	bd10      	pop	{r4, pc}
 80122c0:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80122c4:	f801 4d01 	strb.w	r4, [r1, #-1]!
 80122c8:	e7f7      	b.n	80122ba <memmove+0x22>

080122ca <__malloc_lock>:
 80122ca:	4770      	bx	lr

080122cc <__malloc_unlock>:
 80122cc:	4770      	bx	lr

080122ce <_realloc_r>:
 80122ce:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80122d0:	4607      	mov	r7, r0
 80122d2:	4614      	mov	r4, r2
 80122d4:	460e      	mov	r6, r1
 80122d6:	b921      	cbnz	r1, 80122e2 <_realloc_r+0x14>
 80122d8:	4611      	mov	r1, r2
 80122da:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 80122de:	f7ff bbf1 	b.w	8011ac4 <_malloc_r>
 80122e2:	b922      	cbnz	r2, 80122ee <_realloc_r+0x20>
 80122e4:	f7ff fba0 	bl	8011a28 <_free_r>
 80122e8:	4625      	mov	r5, r4
 80122ea:	4628      	mov	r0, r5
 80122ec:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80122ee:	f000 f827 	bl	8012340 <_malloc_usable_size_r>
 80122f2:	42a0      	cmp	r0, r4
 80122f4:	d20f      	bcs.n	8012316 <_realloc_r+0x48>
 80122f6:	4621      	mov	r1, r4
 80122f8:	4638      	mov	r0, r7
 80122fa:	f7ff fbe3 	bl	8011ac4 <_malloc_r>
 80122fe:	4605      	mov	r5, r0
 8012300:	2800      	cmp	r0, #0
 8012302:	d0f2      	beq.n	80122ea <_realloc_r+0x1c>
 8012304:	4631      	mov	r1, r6
 8012306:	4622      	mov	r2, r4
 8012308:	f7fb fcda 	bl	800dcc0 <memcpy>
 801230c:	4631      	mov	r1, r6
 801230e:	4638      	mov	r0, r7
 8012310:	f7ff fb8a 	bl	8011a28 <_free_r>
 8012314:	e7e9      	b.n	80122ea <_realloc_r+0x1c>
 8012316:	4635      	mov	r5, r6
 8012318:	e7e7      	b.n	80122ea <_realloc_r+0x1c>
	...

0801231c <_read_r>:
 801231c:	b538      	push	{r3, r4, r5, lr}
 801231e:	4c07      	ldr	r4, [pc, #28]	; (801233c <_read_r+0x20>)
 8012320:	4605      	mov	r5, r0
 8012322:	4608      	mov	r0, r1
 8012324:	4611      	mov	r1, r2
 8012326:	2200      	movs	r2, #0
 8012328:	6022      	str	r2, [r4, #0]
 801232a:	461a      	mov	r2, r3
 801232c:	f7f1 ffc6 	bl	80042bc <_read>
 8012330:	1c43      	adds	r3, r0, #1
 8012332:	d102      	bne.n	801233a <_read_r+0x1e>
 8012334:	6823      	ldr	r3, [r4, #0]
 8012336:	b103      	cbz	r3, 801233a <_read_r+0x1e>
 8012338:	602b      	str	r3, [r5, #0]
 801233a:	bd38      	pop	{r3, r4, r5, pc}
 801233c:	2000553c 	.word	0x2000553c

08012340 <_malloc_usable_size_r>:
 8012340:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8012344:	1f18      	subs	r0, r3, #4
 8012346:	2b00      	cmp	r3, #0
 8012348:	bfbc      	itt	lt
 801234a:	580b      	ldrlt	r3, [r1, r0]
 801234c:	18c0      	addlt	r0, r0, r3
 801234e:	4770      	bx	lr

08012350 <cos>:
 8012350:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8012352:	ec51 0b10 	vmov	r0, r1, d0
 8012356:	4a1e      	ldr	r2, [pc, #120]	; (80123d0 <cos+0x80>)
 8012358:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 801235c:	4293      	cmp	r3, r2
 801235e:	dc06      	bgt.n	801236e <cos+0x1e>
 8012360:	ed9f 1b19 	vldr	d1, [pc, #100]	; 80123c8 <cos+0x78>
 8012364:	f000 fb80 	bl	8012a68 <__kernel_cos>
 8012368:	ec51 0b10 	vmov	r0, r1, d0
 801236c:	e007      	b.n	801237e <cos+0x2e>
 801236e:	4a19      	ldr	r2, [pc, #100]	; (80123d4 <cos+0x84>)
 8012370:	4293      	cmp	r3, r2
 8012372:	dd09      	ble.n	8012388 <cos+0x38>
 8012374:	ee10 2a10 	vmov	r2, s0
 8012378:	460b      	mov	r3, r1
 801237a:	f7ed ffad 	bl	80002d8 <__aeabi_dsub>
 801237e:	ec41 0b10 	vmov	d0, r0, r1
 8012382:	b005      	add	sp, #20
 8012384:	f85d fb04 	ldr.w	pc, [sp], #4
 8012388:	4668      	mov	r0, sp
 801238a:	f000 f8c9 	bl	8012520 <__ieee754_rem_pio2>
 801238e:	f000 0003 	and.w	r0, r0, #3
 8012392:	2801      	cmp	r0, #1
 8012394:	ed9d 1b02 	vldr	d1, [sp, #8]
 8012398:	ed9d 0b00 	vldr	d0, [sp]
 801239c:	d007      	beq.n	80123ae <cos+0x5e>
 801239e:	2802      	cmp	r0, #2
 80123a0:	d00e      	beq.n	80123c0 <cos+0x70>
 80123a2:	2800      	cmp	r0, #0
 80123a4:	d0de      	beq.n	8012364 <cos+0x14>
 80123a6:	2001      	movs	r0, #1
 80123a8:	f000 ff66 	bl	8013278 <__kernel_sin>
 80123ac:	e7dc      	b.n	8012368 <cos+0x18>
 80123ae:	f000 ff63 	bl	8013278 <__kernel_sin>
 80123b2:	ec53 2b10 	vmov	r2, r3, d0
 80123b6:	ee10 0a10 	vmov	r0, s0
 80123ba:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 80123be:	e7de      	b.n	801237e <cos+0x2e>
 80123c0:	f000 fb52 	bl	8012a68 <__kernel_cos>
 80123c4:	e7f5      	b.n	80123b2 <cos+0x62>
 80123c6:	bf00      	nop
	...
 80123d0:	3fe921fb 	.word	0x3fe921fb
 80123d4:	7fefffff 	.word	0x7fefffff

080123d8 <sin>:
 80123d8:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80123da:	ec51 0b10 	vmov	r0, r1, d0
 80123de:	4a20      	ldr	r2, [pc, #128]	; (8012460 <sin+0x88>)
 80123e0:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 80123e4:	4293      	cmp	r3, r2
 80123e6:	dc07      	bgt.n	80123f8 <sin+0x20>
 80123e8:	ed9f 1b1b 	vldr	d1, [pc, #108]	; 8012458 <sin+0x80>
 80123ec:	2000      	movs	r0, #0
 80123ee:	f000 ff43 	bl	8013278 <__kernel_sin>
 80123f2:	ec51 0b10 	vmov	r0, r1, d0
 80123f6:	e007      	b.n	8012408 <sin+0x30>
 80123f8:	4a1a      	ldr	r2, [pc, #104]	; (8012464 <sin+0x8c>)
 80123fa:	4293      	cmp	r3, r2
 80123fc:	dd09      	ble.n	8012412 <sin+0x3a>
 80123fe:	ee10 2a10 	vmov	r2, s0
 8012402:	460b      	mov	r3, r1
 8012404:	f7ed ff68 	bl	80002d8 <__aeabi_dsub>
 8012408:	ec41 0b10 	vmov	d0, r0, r1
 801240c:	b005      	add	sp, #20
 801240e:	f85d fb04 	ldr.w	pc, [sp], #4
 8012412:	4668      	mov	r0, sp
 8012414:	f000 f884 	bl	8012520 <__ieee754_rem_pio2>
 8012418:	f000 0003 	and.w	r0, r0, #3
 801241c:	2801      	cmp	r0, #1
 801241e:	ed9d 1b02 	vldr	d1, [sp, #8]
 8012422:	ed9d 0b00 	vldr	d0, [sp]
 8012426:	d004      	beq.n	8012432 <sin+0x5a>
 8012428:	2802      	cmp	r0, #2
 801242a:	d005      	beq.n	8012438 <sin+0x60>
 801242c:	b970      	cbnz	r0, 801244c <sin+0x74>
 801242e:	2001      	movs	r0, #1
 8012430:	e7dd      	b.n	80123ee <sin+0x16>
 8012432:	f000 fb19 	bl	8012a68 <__kernel_cos>
 8012436:	e7dc      	b.n	80123f2 <sin+0x1a>
 8012438:	2001      	movs	r0, #1
 801243a:	f000 ff1d 	bl	8013278 <__kernel_sin>
 801243e:	ec53 2b10 	vmov	r2, r3, d0
 8012442:	ee10 0a10 	vmov	r0, s0
 8012446:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 801244a:	e7dd      	b.n	8012408 <sin+0x30>
 801244c:	f000 fb0c 	bl	8012a68 <__kernel_cos>
 8012450:	e7f5      	b.n	801243e <sin+0x66>
 8012452:	bf00      	nop
 8012454:	f3af 8000 	nop.w
	...
 8012460:	3fe921fb 	.word	0x3fe921fb
 8012464:	7fefffff 	.word	0x7fefffff

08012468 <sqrt>:
 8012468:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 801246c:	ed2d 8b02 	vpush	{d8}
 8012470:	b08b      	sub	sp, #44	; 0x2c
 8012472:	ec55 4b10 	vmov	r4, r5, d0
 8012476:	f000 fa45 	bl	8012904 <__ieee754_sqrt>
 801247a:	4b26      	ldr	r3, [pc, #152]	; (8012514 <sqrt+0xac>)
 801247c:	eeb0 8a40 	vmov.f32	s16, s0
 8012480:	eef0 8a60 	vmov.f32	s17, s1
 8012484:	f993 6000 	ldrsb.w	r6, [r3]
 8012488:	1c73      	adds	r3, r6, #1
 801248a:	d02a      	beq.n	80124e2 <sqrt+0x7a>
 801248c:	4622      	mov	r2, r4
 801248e:	462b      	mov	r3, r5
 8012490:	4620      	mov	r0, r4
 8012492:	4629      	mov	r1, r5
 8012494:	f7ee fb72 	bl	8000b7c <__aeabi_dcmpun>
 8012498:	4607      	mov	r7, r0
 801249a:	bb10      	cbnz	r0, 80124e2 <sqrt+0x7a>
 801249c:	f04f 0800 	mov.w	r8, #0
 80124a0:	f04f 0900 	mov.w	r9, #0
 80124a4:	4642      	mov	r2, r8
 80124a6:	464b      	mov	r3, r9
 80124a8:	4620      	mov	r0, r4
 80124aa:	4629      	mov	r1, r5
 80124ac:	f7ee fb3e 	bl	8000b2c <__aeabi_dcmplt>
 80124b0:	b1b8      	cbz	r0, 80124e2 <sqrt+0x7a>
 80124b2:	2301      	movs	r3, #1
 80124b4:	9300      	str	r3, [sp, #0]
 80124b6:	4b18      	ldr	r3, [pc, #96]	; (8012518 <sqrt+0xb0>)
 80124b8:	9301      	str	r3, [sp, #4]
 80124ba:	9708      	str	r7, [sp, #32]
 80124bc:	e9cd 4504 	strd	r4, r5, [sp, #16]
 80124c0:	e9cd 4502 	strd	r4, r5, [sp, #8]
 80124c4:	b9b6      	cbnz	r6, 80124f4 <sqrt+0x8c>
 80124c6:	e9cd 8906 	strd	r8, r9, [sp, #24]
 80124ca:	4668      	mov	r0, sp
 80124cc:	f001 f81c 	bl	8013508 <matherr>
 80124d0:	b1d0      	cbz	r0, 8012508 <sqrt+0xa0>
 80124d2:	9b08      	ldr	r3, [sp, #32]
 80124d4:	b11b      	cbz	r3, 80124de <sqrt+0x76>
 80124d6:	f7fb fbc9 	bl	800dc6c <__errno>
 80124da:	9b08      	ldr	r3, [sp, #32]
 80124dc:	6003      	str	r3, [r0, #0]
 80124de:	ed9d 8b06 	vldr	d8, [sp, #24]
 80124e2:	eeb0 0a48 	vmov.f32	s0, s16
 80124e6:	eef0 0a68 	vmov.f32	s1, s17
 80124ea:	b00b      	add	sp, #44	; 0x2c
 80124ec:	ecbd 8b02 	vpop	{d8}
 80124f0:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80124f4:	4642      	mov	r2, r8
 80124f6:	464b      	mov	r3, r9
 80124f8:	4640      	mov	r0, r8
 80124fa:	4649      	mov	r1, r9
 80124fc:	f7ee f9ce 	bl	800089c <__aeabi_ddiv>
 8012500:	2e02      	cmp	r6, #2
 8012502:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8012506:	d1e0      	bne.n	80124ca <sqrt+0x62>
 8012508:	f7fb fbb0 	bl	800dc6c <__errno>
 801250c:	2321      	movs	r3, #33	; 0x21
 801250e:	6003      	str	r3, [r0, #0]
 8012510:	e7df      	b.n	80124d2 <sqrt+0x6a>
 8012512:	bf00      	nop
 8012514:	200001f0 	.word	0x200001f0
 8012518:	08014f1e 	.word	0x08014f1e
 801251c:	00000000 	.word	0x00000000

08012520 <__ieee754_rem_pio2>:
 8012520:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8012524:	ec57 6b10 	vmov	r6, r7, d0
 8012528:	4bc3      	ldr	r3, [pc, #780]	; (8012838 <__ieee754_rem_pio2+0x318>)
 801252a:	b08d      	sub	sp, #52	; 0x34
 801252c:	f027 4800 	bic.w	r8, r7, #2147483648	; 0x80000000
 8012530:	4598      	cmp	r8, r3
 8012532:	4604      	mov	r4, r0
 8012534:	9704      	str	r7, [sp, #16]
 8012536:	dc07      	bgt.n	8012548 <__ieee754_rem_pio2+0x28>
 8012538:	2200      	movs	r2, #0
 801253a:	2300      	movs	r3, #0
 801253c:	ed84 0b00 	vstr	d0, [r4]
 8012540:	e9c0 2302 	strd	r2, r3, [r0, #8]
 8012544:	2500      	movs	r5, #0
 8012546:	e027      	b.n	8012598 <__ieee754_rem_pio2+0x78>
 8012548:	4bbc      	ldr	r3, [pc, #752]	; (801283c <__ieee754_rem_pio2+0x31c>)
 801254a:	4598      	cmp	r8, r3
 801254c:	dc75      	bgt.n	801263a <__ieee754_rem_pio2+0x11a>
 801254e:	9b04      	ldr	r3, [sp, #16]
 8012550:	4dbb      	ldr	r5, [pc, #748]	; (8012840 <__ieee754_rem_pio2+0x320>)
 8012552:	2b00      	cmp	r3, #0
 8012554:	ee10 0a10 	vmov	r0, s0
 8012558:	a3a9      	add	r3, pc, #676	; (adr r3, 8012800 <__ieee754_rem_pio2+0x2e0>)
 801255a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801255e:	4639      	mov	r1, r7
 8012560:	dd36      	ble.n	80125d0 <__ieee754_rem_pio2+0xb0>
 8012562:	f7ed feb9 	bl	80002d8 <__aeabi_dsub>
 8012566:	45a8      	cmp	r8, r5
 8012568:	4606      	mov	r6, r0
 801256a:	460f      	mov	r7, r1
 801256c:	d018      	beq.n	80125a0 <__ieee754_rem_pio2+0x80>
 801256e:	a3a6      	add	r3, pc, #664	; (adr r3, 8012808 <__ieee754_rem_pio2+0x2e8>)
 8012570:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012574:	f7ed feb0 	bl	80002d8 <__aeabi_dsub>
 8012578:	4602      	mov	r2, r0
 801257a:	460b      	mov	r3, r1
 801257c:	e9c4 2300 	strd	r2, r3, [r4]
 8012580:	4630      	mov	r0, r6
 8012582:	4639      	mov	r1, r7
 8012584:	f7ed fea8 	bl	80002d8 <__aeabi_dsub>
 8012588:	a39f      	add	r3, pc, #636	; (adr r3, 8012808 <__ieee754_rem_pio2+0x2e8>)
 801258a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801258e:	f7ed fea3 	bl	80002d8 <__aeabi_dsub>
 8012592:	e9c4 0102 	strd	r0, r1, [r4, #8]
 8012596:	2501      	movs	r5, #1
 8012598:	4628      	mov	r0, r5
 801259a:	b00d      	add	sp, #52	; 0x34
 801259c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80125a0:	a39b      	add	r3, pc, #620	; (adr r3, 8012810 <__ieee754_rem_pio2+0x2f0>)
 80125a2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80125a6:	f7ed fe97 	bl	80002d8 <__aeabi_dsub>
 80125aa:	a39b      	add	r3, pc, #620	; (adr r3, 8012818 <__ieee754_rem_pio2+0x2f8>)
 80125ac:	e9d3 2300 	ldrd	r2, r3, [r3]
 80125b0:	4606      	mov	r6, r0
 80125b2:	460f      	mov	r7, r1
 80125b4:	f7ed fe90 	bl	80002d8 <__aeabi_dsub>
 80125b8:	4602      	mov	r2, r0
 80125ba:	460b      	mov	r3, r1
 80125bc:	e9c4 2300 	strd	r2, r3, [r4]
 80125c0:	4630      	mov	r0, r6
 80125c2:	4639      	mov	r1, r7
 80125c4:	f7ed fe88 	bl	80002d8 <__aeabi_dsub>
 80125c8:	a393      	add	r3, pc, #588	; (adr r3, 8012818 <__ieee754_rem_pio2+0x2f8>)
 80125ca:	e9d3 2300 	ldrd	r2, r3, [r3]
 80125ce:	e7de      	b.n	801258e <__ieee754_rem_pio2+0x6e>
 80125d0:	f7ed fe84 	bl	80002dc <__adddf3>
 80125d4:	45a8      	cmp	r8, r5
 80125d6:	4606      	mov	r6, r0
 80125d8:	460f      	mov	r7, r1
 80125da:	d016      	beq.n	801260a <__ieee754_rem_pio2+0xea>
 80125dc:	a38a      	add	r3, pc, #552	; (adr r3, 8012808 <__ieee754_rem_pio2+0x2e8>)
 80125de:	e9d3 2300 	ldrd	r2, r3, [r3]
 80125e2:	f7ed fe7b 	bl	80002dc <__adddf3>
 80125e6:	4602      	mov	r2, r0
 80125e8:	460b      	mov	r3, r1
 80125ea:	e9c4 2300 	strd	r2, r3, [r4]
 80125ee:	4630      	mov	r0, r6
 80125f0:	4639      	mov	r1, r7
 80125f2:	f7ed fe71 	bl	80002d8 <__aeabi_dsub>
 80125f6:	a384      	add	r3, pc, #528	; (adr r3, 8012808 <__ieee754_rem_pio2+0x2e8>)
 80125f8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80125fc:	f7ed fe6e 	bl	80002dc <__adddf3>
 8012600:	f04f 35ff 	mov.w	r5, #4294967295
 8012604:	e9c4 0102 	strd	r0, r1, [r4, #8]
 8012608:	e7c6      	b.n	8012598 <__ieee754_rem_pio2+0x78>
 801260a:	a381      	add	r3, pc, #516	; (adr r3, 8012810 <__ieee754_rem_pio2+0x2f0>)
 801260c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012610:	f7ed fe64 	bl	80002dc <__adddf3>
 8012614:	a380      	add	r3, pc, #512	; (adr r3, 8012818 <__ieee754_rem_pio2+0x2f8>)
 8012616:	e9d3 2300 	ldrd	r2, r3, [r3]
 801261a:	4606      	mov	r6, r0
 801261c:	460f      	mov	r7, r1
 801261e:	f7ed fe5d 	bl	80002dc <__adddf3>
 8012622:	4602      	mov	r2, r0
 8012624:	460b      	mov	r3, r1
 8012626:	e9c4 2300 	strd	r2, r3, [r4]
 801262a:	4630      	mov	r0, r6
 801262c:	4639      	mov	r1, r7
 801262e:	f7ed fe53 	bl	80002d8 <__aeabi_dsub>
 8012632:	a379      	add	r3, pc, #484	; (adr r3, 8012818 <__ieee754_rem_pio2+0x2f8>)
 8012634:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012638:	e7e0      	b.n	80125fc <__ieee754_rem_pio2+0xdc>
 801263a:	4b82      	ldr	r3, [pc, #520]	; (8012844 <__ieee754_rem_pio2+0x324>)
 801263c:	4598      	cmp	r8, r3
 801263e:	f300 80d0 	bgt.w	80127e2 <__ieee754_rem_pio2+0x2c2>
 8012642:	f000 fed3 	bl	80133ec <fabs>
 8012646:	ec57 6b10 	vmov	r6, r7, d0
 801264a:	ee10 0a10 	vmov	r0, s0
 801264e:	a374      	add	r3, pc, #464	; (adr r3, 8012820 <__ieee754_rem_pio2+0x300>)
 8012650:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012654:	4639      	mov	r1, r7
 8012656:	f7ed fff7 	bl	8000648 <__aeabi_dmul>
 801265a:	2200      	movs	r2, #0
 801265c:	4b7a      	ldr	r3, [pc, #488]	; (8012848 <__ieee754_rem_pio2+0x328>)
 801265e:	f7ed fe3d 	bl	80002dc <__adddf3>
 8012662:	f7ee faa1 	bl	8000ba8 <__aeabi_d2iz>
 8012666:	4605      	mov	r5, r0
 8012668:	f7ed ff84 	bl	8000574 <__aeabi_i2d>
 801266c:	a364      	add	r3, pc, #400	; (adr r3, 8012800 <__ieee754_rem_pio2+0x2e0>)
 801266e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012672:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8012676:	f7ed ffe7 	bl	8000648 <__aeabi_dmul>
 801267a:	4602      	mov	r2, r0
 801267c:	460b      	mov	r3, r1
 801267e:	4630      	mov	r0, r6
 8012680:	4639      	mov	r1, r7
 8012682:	f7ed fe29 	bl	80002d8 <__aeabi_dsub>
 8012686:	a360      	add	r3, pc, #384	; (adr r3, 8012808 <__ieee754_rem_pio2+0x2e8>)
 8012688:	e9d3 2300 	ldrd	r2, r3, [r3]
 801268c:	4682      	mov	sl, r0
 801268e:	468b      	mov	fp, r1
 8012690:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8012694:	f7ed ffd8 	bl	8000648 <__aeabi_dmul>
 8012698:	2d1f      	cmp	r5, #31
 801269a:	4606      	mov	r6, r0
 801269c:	460f      	mov	r7, r1
 801269e:	dc0c      	bgt.n	80126ba <__ieee754_rem_pio2+0x19a>
 80126a0:	1e6a      	subs	r2, r5, #1
 80126a2:	4b6a      	ldr	r3, [pc, #424]	; (801284c <__ieee754_rem_pio2+0x32c>)
 80126a4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80126a8:	4543      	cmp	r3, r8
 80126aa:	d006      	beq.n	80126ba <__ieee754_rem_pio2+0x19a>
 80126ac:	4632      	mov	r2, r6
 80126ae:	463b      	mov	r3, r7
 80126b0:	4650      	mov	r0, sl
 80126b2:	4659      	mov	r1, fp
 80126b4:	f7ed fe10 	bl	80002d8 <__aeabi_dsub>
 80126b8:	e00e      	b.n	80126d8 <__ieee754_rem_pio2+0x1b8>
 80126ba:	4632      	mov	r2, r6
 80126bc:	463b      	mov	r3, r7
 80126be:	4650      	mov	r0, sl
 80126c0:	4659      	mov	r1, fp
 80126c2:	f7ed fe09 	bl	80002d8 <__aeabi_dsub>
 80126c6:	ea4f 5328 	mov.w	r3, r8, asr #20
 80126ca:	9305      	str	r3, [sp, #20]
 80126cc:	9a05      	ldr	r2, [sp, #20]
 80126ce:	f3c1 530a 	ubfx	r3, r1, #20, #11
 80126d2:	1ad3      	subs	r3, r2, r3
 80126d4:	2b10      	cmp	r3, #16
 80126d6:	dc02      	bgt.n	80126de <__ieee754_rem_pio2+0x1be>
 80126d8:	e9c4 0100 	strd	r0, r1, [r4]
 80126dc:	e039      	b.n	8012752 <__ieee754_rem_pio2+0x232>
 80126de:	a34c      	add	r3, pc, #304	; (adr r3, 8012810 <__ieee754_rem_pio2+0x2f0>)
 80126e0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80126e4:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80126e8:	f7ed ffae 	bl	8000648 <__aeabi_dmul>
 80126ec:	4606      	mov	r6, r0
 80126ee:	460f      	mov	r7, r1
 80126f0:	4602      	mov	r2, r0
 80126f2:	460b      	mov	r3, r1
 80126f4:	4650      	mov	r0, sl
 80126f6:	4659      	mov	r1, fp
 80126f8:	f7ed fdee 	bl	80002d8 <__aeabi_dsub>
 80126fc:	4602      	mov	r2, r0
 80126fe:	460b      	mov	r3, r1
 8012700:	4680      	mov	r8, r0
 8012702:	4689      	mov	r9, r1
 8012704:	4650      	mov	r0, sl
 8012706:	4659      	mov	r1, fp
 8012708:	f7ed fde6 	bl	80002d8 <__aeabi_dsub>
 801270c:	4632      	mov	r2, r6
 801270e:	463b      	mov	r3, r7
 8012710:	f7ed fde2 	bl	80002d8 <__aeabi_dsub>
 8012714:	a340      	add	r3, pc, #256	; (adr r3, 8012818 <__ieee754_rem_pio2+0x2f8>)
 8012716:	e9d3 2300 	ldrd	r2, r3, [r3]
 801271a:	4606      	mov	r6, r0
 801271c:	460f      	mov	r7, r1
 801271e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8012722:	f7ed ff91 	bl	8000648 <__aeabi_dmul>
 8012726:	4632      	mov	r2, r6
 8012728:	463b      	mov	r3, r7
 801272a:	f7ed fdd5 	bl	80002d8 <__aeabi_dsub>
 801272e:	4602      	mov	r2, r0
 8012730:	460b      	mov	r3, r1
 8012732:	4606      	mov	r6, r0
 8012734:	460f      	mov	r7, r1
 8012736:	4640      	mov	r0, r8
 8012738:	4649      	mov	r1, r9
 801273a:	f7ed fdcd 	bl	80002d8 <__aeabi_dsub>
 801273e:	9a05      	ldr	r2, [sp, #20]
 8012740:	f3c1 530a 	ubfx	r3, r1, #20, #11
 8012744:	1ad3      	subs	r3, r2, r3
 8012746:	2b31      	cmp	r3, #49	; 0x31
 8012748:	dc20      	bgt.n	801278c <__ieee754_rem_pio2+0x26c>
 801274a:	e9c4 0100 	strd	r0, r1, [r4]
 801274e:	46c2      	mov	sl, r8
 8012750:	46cb      	mov	fp, r9
 8012752:	e9d4 8900 	ldrd	r8, r9, [r4]
 8012756:	4650      	mov	r0, sl
 8012758:	4642      	mov	r2, r8
 801275a:	464b      	mov	r3, r9
 801275c:	4659      	mov	r1, fp
 801275e:	f7ed fdbb 	bl	80002d8 <__aeabi_dsub>
 8012762:	463b      	mov	r3, r7
 8012764:	4632      	mov	r2, r6
 8012766:	f7ed fdb7 	bl	80002d8 <__aeabi_dsub>
 801276a:	9b04      	ldr	r3, [sp, #16]
 801276c:	2b00      	cmp	r3, #0
 801276e:	e9c4 0102 	strd	r0, r1, [r4, #8]
 8012772:	f6bf af11 	bge.w	8012598 <__ieee754_rem_pio2+0x78>
 8012776:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 801277a:	6063      	str	r3, [r4, #4]
 801277c:	f8c4 8000 	str.w	r8, [r4]
 8012780:	60a0      	str	r0, [r4, #8]
 8012782:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8012786:	60e3      	str	r3, [r4, #12]
 8012788:	426d      	negs	r5, r5
 801278a:	e705      	b.n	8012598 <__ieee754_rem_pio2+0x78>
 801278c:	a326      	add	r3, pc, #152	; (adr r3, 8012828 <__ieee754_rem_pio2+0x308>)
 801278e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012792:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8012796:	f7ed ff57 	bl	8000648 <__aeabi_dmul>
 801279a:	4606      	mov	r6, r0
 801279c:	460f      	mov	r7, r1
 801279e:	4602      	mov	r2, r0
 80127a0:	460b      	mov	r3, r1
 80127a2:	4640      	mov	r0, r8
 80127a4:	4649      	mov	r1, r9
 80127a6:	f7ed fd97 	bl	80002d8 <__aeabi_dsub>
 80127aa:	4602      	mov	r2, r0
 80127ac:	460b      	mov	r3, r1
 80127ae:	4682      	mov	sl, r0
 80127b0:	468b      	mov	fp, r1
 80127b2:	4640      	mov	r0, r8
 80127b4:	4649      	mov	r1, r9
 80127b6:	f7ed fd8f 	bl	80002d8 <__aeabi_dsub>
 80127ba:	4632      	mov	r2, r6
 80127bc:	463b      	mov	r3, r7
 80127be:	f7ed fd8b 	bl	80002d8 <__aeabi_dsub>
 80127c2:	a31b      	add	r3, pc, #108	; (adr r3, 8012830 <__ieee754_rem_pio2+0x310>)
 80127c4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80127c8:	4606      	mov	r6, r0
 80127ca:	460f      	mov	r7, r1
 80127cc:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80127d0:	f7ed ff3a 	bl	8000648 <__aeabi_dmul>
 80127d4:	4632      	mov	r2, r6
 80127d6:	463b      	mov	r3, r7
 80127d8:	f7ed fd7e 	bl	80002d8 <__aeabi_dsub>
 80127dc:	4606      	mov	r6, r0
 80127de:	460f      	mov	r7, r1
 80127e0:	e764      	b.n	80126ac <__ieee754_rem_pio2+0x18c>
 80127e2:	4b1b      	ldr	r3, [pc, #108]	; (8012850 <__ieee754_rem_pio2+0x330>)
 80127e4:	4598      	cmp	r8, r3
 80127e6:	dd35      	ble.n	8012854 <__ieee754_rem_pio2+0x334>
 80127e8:	ee10 2a10 	vmov	r2, s0
 80127ec:	463b      	mov	r3, r7
 80127ee:	4630      	mov	r0, r6
 80127f0:	4639      	mov	r1, r7
 80127f2:	f7ed fd71 	bl	80002d8 <__aeabi_dsub>
 80127f6:	e9c4 0102 	strd	r0, r1, [r4, #8]
 80127fa:	e9c4 0100 	strd	r0, r1, [r4]
 80127fe:	e6a1      	b.n	8012544 <__ieee754_rem_pio2+0x24>
 8012800:	54400000 	.word	0x54400000
 8012804:	3ff921fb 	.word	0x3ff921fb
 8012808:	1a626331 	.word	0x1a626331
 801280c:	3dd0b461 	.word	0x3dd0b461
 8012810:	1a600000 	.word	0x1a600000
 8012814:	3dd0b461 	.word	0x3dd0b461
 8012818:	2e037073 	.word	0x2e037073
 801281c:	3ba3198a 	.word	0x3ba3198a
 8012820:	6dc9c883 	.word	0x6dc9c883
 8012824:	3fe45f30 	.word	0x3fe45f30
 8012828:	2e000000 	.word	0x2e000000
 801282c:	3ba3198a 	.word	0x3ba3198a
 8012830:	252049c1 	.word	0x252049c1
 8012834:	397b839a 	.word	0x397b839a
 8012838:	3fe921fb 	.word	0x3fe921fb
 801283c:	4002d97b 	.word	0x4002d97b
 8012840:	3ff921fb 	.word	0x3ff921fb
 8012844:	413921fb 	.word	0x413921fb
 8012848:	3fe00000 	.word	0x3fe00000
 801284c:	08014f24 	.word	0x08014f24
 8012850:	7fefffff 	.word	0x7fefffff
 8012854:	ea4f 5528 	mov.w	r5, r8, asr #20
 8012858:	f2a5 4516 	subw	r5, r5, #1046	; 0x416
 801285c:	eba8 5105 	sub.w	r1, r8, r5, lsl #20
 8012860:	4630      	mov	r0, r6
 8012862:	460f      	mov	r7, r1
 8012864:	f7ee f9a0 	bl	8000ba8 <__aeabi_d2iz>
 8012868:	f7ed fe84 	bl	8000574 <__aeabi_i2d>
 801286c:	4602      	mov	r2, r0
 801286e:	460b      	mov	r3, r1
 8012870:	4630      	mov	r0, r6
 8012872:	4639      	mov	r1, r7
 8012874:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8012878:	f7ed fd2e 	bl	80002d8 <__aeabi_dsub>
 801287c:	2200      	movs	r2, #0
 801287e:	4b1f      	ldr	r3, [pc, #124]	; (80128fc <__ieee754_rem_pio2+0x3dc>)
 8012880:	f7ed fee2 	bl	8000648 <__aeabi_dmul>
 8012884:	460f      	mov	r7, r1
 8012886:	4606      	mov	r6, r0
 8012888:	f7ee f98e 	bl	8000ba8 <__aeabi_d2iz>
 801288c:	f7ed fe72 	bl	8000574 <__aeabi_i2d>
 8012890:	4602      	mov	r2, r0
 8012892:	460b      	mov	r3, r1
 8012894:	4630      	mov	r0, r6
 8012896:	4639      	mov	r1, r7
 8012898:	e9cd 2308 	strd	r2, r3, [sp, #32]
 801289c:	f7ed fd1c 	bl	80002d8 <__aeabi_dsub>
 80128a0:	2200      	movs	r2, #0
 80128a2:	4b16      	ldr	r3, [pc, #88]	; (80128fc <__ieee754_rem_pio2+0x3dc>)
 80128a4:	f7ed fed0 	bl	8000648 <__aeabi_dmul>
 80128a8:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 80128ac:	f10d 0930 	add.w	r9, sp, #48	; 0x30
 80128b0:	f04f 0803 	mov.w	r8, #3
 80128b4:	2600      	movs	r6, #0
 80128b6:	2700      	movs	r7, #0
 80128b8:	4632      	mov	r2, r6
 80128ba:	463b      	mov	r3, r7
 80128bc:	e979 0102 	ldrd	r0, r1, [r9, #-8]!
 80128c0:	f108 3aff 	add.w	sl, r8, #4294967295
 80128c4:	f7ee f928 	bl	8000b18 <__aeabi_dcmpeq>
 80128c8:	b9b0      	cbnz	r0, 80128f8 <__ieee754_rem_pio2+0x3d8>
 80128ca:	4b0d      	ldr	r3, [pc, #52]	; (8012900 <__ieee754_rem_pio2+0x3e0>)
 80128cc:	9301      	str	r3, [sp, #4]
 80128ce:	2302      	movs	r3, #2
 80128d0:	9300      	str	r3, [sp, #0]
 80128d2:	462a      	mov	r2, r5
 80128d4:	4643      	mov	r3, r8
 80128d6:	4621      	mov	r1, r4
 80128d8:	a806      	add	r0, sp, #24
 80128da:	f000 f98d 	bl	8012bf8 <__kernel_rem_pio2>
 80128de:	9b04      	ldr	r3, [sp, #16]
 80128e0:	2b00      	cmp	r3, #0
 80128e2:	4605      	mov	r5, r0
 80128e4:	f6bf ae58 	bge.w	8012598 <__ieee754_rem_pio2+0x78>
 80128e8:	6863      	ldr	r3, [r4, #4]
 80128ea:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 80128ee:	6063      	str	r3, [r4, #4]
 80128f0:	68e3      	ldr	r3, [r4, #12]
 80128f2:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 80128f6:	e746      	b.n	8012786 <__ieee754_rem_pio2+0x266>
 80128f8:	46d0      	mov	r8, sl
 80128fa:	e7dd      	b.n	80128b8 <__ieee754_rem_pio2+0x398>
 80128fc:	41700000 	.word	0x41700000
 8012900:	08014fa4 	.word	0x08014fa4

08012904 <__ieee754_sqrt>:
 8012904:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8012908:	4955      	ldr	r1, [pc, #340]	; (8012a60 <__ieee754_sqrt+0x15c>)
 801290a:	ec55 4b10 	vmov	r4, r5, d0
 801290e:	43a9      	bics	r1, r5
 8012910:	462b      	mov	r3, r5
 8012912:	462a      	mov	r2, r5
 8012914:	d112      	bne.n	801293c <__ieee754_sqrt+0x38>
 8012916:	ee10 2a10 	vmov	r2, s0
 801291a:	ee10 0a10 	vmov	r0, s0
 801291e:	4629      	mov	r1, r5
 8012920:	f7ed fe92 	bl	8000648 <__aeabi_dmul>
 8012924:	4602      	mov	r2, r0
 8012926:	460b      	mov	r3, r1
 8012928:	4620      	mov	r0, r4
 801292a:	4629      	mov	r1, r5
 801292c:	f7ed fcd6 	bl	80002dc <__adddf3>
 8012930:	4604      	mov	r4, r0
 8012932:	460d      	mov	r5, r1
 8012934:	ec45 4b10 	vmov	d0, r4, r5
 8012938:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801293c:	2d00      	cmp	r5, #0
 801293e:	ee10 0a10 	vmov	r0, s0
 8012942:	4621      	mov	r1, r4
 8012944:	dc0f      	bgt.n	8012966 <__ieee754_sqrt+0x62>
 8012946:	f025 4600 	bic.w	r6, r5, #2147483648	; 0x80000000
 801294a:	4330      	orrs	r0, r6
 801294c:	d0f2      	beq.n	8012934 <__ieee754_sqrt+0x30>
 801294e:	b155      	cbz	r5, 8012966 <__ieee754_sqrt+0x62>
 8012950:	ee10 2a10 	vmov	r2, s0
 8012954:	4620      	mov	r0, r4
 8012956:	4629      	mov	r1, r5
 8012958:	f7ed fcbe 	bl	80002d8 <__aeabi_dsub>
 801295c:	4602      	mov	r2, r0
 801295e:	460b      	mov	r3, r1
 8012960:	f7ed ff9c 	bl	800089c <__aeabi_ddiv>
 8012964:	e7e4      	b.n	8012930 <__ieee754_sqrt+0x2c>
 8012966:	151b      	asrs	r3, r3, #20
 8012968:	d073      	beq.n	8012a52 <__ieee754_sqrt+0x14e>
 801296a:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 801296e:	07dd      	lsls	r5, r3, #31
 8012970:	f3c2 0213 	ubfx	r2, r2, #0, #20
 8012974:	bf48      	it	mi
 8012976:	0fc8      	lsrmi	r0, r1, #31
 8012978:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 801297c:	bf44      	itt	mi
 801297e:	0049      	lslmi	r1, r1, #1
 8012980:	eb00 0242 	addmi.w	r2, r0, r2, lsl #1
 8012984:	2500      	movs	r5, #0
 8012986:	1058      	asrs	r0, r3, #1
 8012988:	0fcb      	lsrs	r3, r1, #31
 801298a:	eb03 0242 	add.w	r2, r3, r2, lsl #1
 801298e:	0049      	lsls	r1, r1, #1
 8012990:	2316      	movs	r3, #22
 8012992:	462c      	mov	r4, r5
 8012994:	f44f 1600 	mov.w	r6, #2097152	; 0x200000
 8012998:	19a7      	adds	r7, r4, r6
 801299a:	4297      	cmp	r7, r2
 801299c:	bfde      	ittt	le
 801299e:	19bc      	addle	r4, r7, r6
 80129a0:	1bd2      	suble	r2, r2, r7
 80129a2:	19ad      	addle	r5, r5, r6
 80129a4:	0fcf      	lsrs	r7, r1, #31
 80129a6:	3b01      	subs	r3, #1
 80129a8:	eb07 0242 	add.w	r2, r7, r2, lsl #1
 80129ac:	ea4f 0141 	mov.w	r1, r1, lsl #1
 80129b0:	ea4f 0656 	mov.w	r6, r6, lsr #1
 80129b4:	d1f0      	bne.n	8012998 <__ieee754_sqrt+0x94>
 80129b6:	f04f 0c20 	mov.w	ip, #32
 80129ba:	469e      	mov	lr, r3
 80129bc:	f04f 4600 	mov.w	r6, #2147483648	; 0x80000000
 80129c0:	42a2      	cmp	r2, r4
 80129c2:	eb06 070e 	add.w	r7, r6, lr
 80129c6:	dc02      	bgt.n	80129ce <__ieee754_sqrt+0xca>
 80129c8:	d112      	bne.n	80129f0 <__ieee754_sqrt+0xec>
 80129ca:	428f      	cmp	r7, r1
 80129cc:	d810      	bhi.n	80129f0 <__ieee754_sqrt+0xec>
 80129ce:	2f00      	cmp	r7, #0
 80129d0:	eb07 0e06 	add.w	lr, r7, r6
 80129d4:	da42      	bge.n	8012a5c <__ieee754_sqrt+0x158>
 80129d6:	f1be 0f00 	cmp.w	lr, #0
 80129da:	db3f      	blt.n	8012a5c <__ieee754_sqrt+0x158>
 80129dc:	f104 0801 	add.w	r8, r4, #1
 80129e0:	1b12      	subs	r2, r2, r4
 80129e2:	428f      	cmp	r7, r1
 80129e4:	bf88      	it	hi
 80129e6:	f102 32ff 	addhi.w	r2, r2, #4294967295
 80129ea:	1bc9      	subs	r1, r1, r7
 80129ec:	4433      	add	r3, r6
 80129ee:	4644      	mov	r4, r8
 80129f0:	0052      	lsls	r2, r2, #1
 80129f2:	f1bc 0c01 	subs.w	ip, ip, #1
 80129f6:	eb02 72d1 	add.w	r2, r2, r1, lsr #31
 80129fa:	ea4f 0656 	mov.w	r6, r6, lsr #1
 80129fe:	ea4f 0141 	mov.w	r1, r1, lsl #1
 8012a02:	d1dd      	bne.n	80129c0 <__ieee754_sqrt+0xbc>
 8012a04:	430a      	orrs	r2, r1
 8012a06:	d006      	beq.n	8012a16 <__ieee754_sqrt+0x112>
 8012a08:	1c5c      	adds	r4, r3, #1
 8012a0a:	bf13      	iteet	ne
 8012a0c:	3301      	addne	r3, #1
 8012a0e:	3501      	addeq	r5, #1
 8012a10:	4663      	moveq	r3, ip
 8012a12:	f023 0301 	bicne.w	r3, r3, #1
 8012a16:	106a      	asrs	r2, r5, #1
 8012a18:	085b      	lsrs	r3, r3, #1
 8012a1a:	07e9      	lsls	r1, r5, #31
 8012a1c:	f102 527f 	add.w	r2, r2, #1069547520	; 0x3fc00000
 8012a20:	f502 1200 	add.w	r2, r2, #2097152	; 0x200000
 8012a24:	bf48      	it	mi
 8012a26:	f043 4300 	orrmi.w	r3, r3, #2147483648	; 0x80000000
 8012a2a:	eb02 5500 	add.w	r5, r2, r0, lsl #20
 8012a2e:	461c      	mov	r4, r3
 8012a30:	e780      	b.n	8012934 <__ieee754_sqrt+0x30>
 8012a32:	0aca      	lsrs	r2, r1, #11
 8012a34:	3815      	subs	r0, #21
 8012a36:	0549      	lsls	r1, r1, #21
 8012a38:	2a00      	cmp	r2, #0
 8012a3a:	d0fa      	beq.n	8012a32 <__ieee754_sqrt+0x12e>
 8012a3c:	02d6      	lsls	r6, r2, #11
 8012a3e:	d50a      	bpl.n	8012a56 <__ieee754_sqrt+0x152>
 8012a40:	f1c3 0420 	rsb	r4, r3, #32
 8012a44:	fa21 f404 	lsr.w	r4, r1, r4
 8012a48:	1e5d      	subs	r5, r3, #1
 8012a4a:	4099      	lsls	r1, r3
 8012a4c:	4322      	orrs	r2, r4
 8012a4e:	1b43      	subs	r3, r0, r5
 8012a50:	e78b      	b.n	801296a <__ieee754_sqrt+0x66>
 8012a52:	4618      	mov	r0, r3
 8012a54:	e7f0      	b.n	8012a38 <__ieee754_sqrt+0x134>
 8012a56:	0052      	lsls	r2, r2, #1
 8012a58:	3301      	adds	r3, #1
 8012a5a:	e7ef      	b.n	8012a3c <__ieee754_sqrt+0x138>
 8012a5c:	46a0      	mov	r8, r4
 8012a5e:	e7bf      	b.n	80129e0 <__ieee754_sqrt+0xdc>
 8012a60:	7ff00000 	.word	0x7ff00000
 8012a64:	00000000 	.word	0x00000000

08012a68 <__kernel_cos>:
 8012a68:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8012a6c:	ec59 8b10 	vmov	r8, r9, d0
 8012a70:	f029 4600 	bic.w	r6, r9, #2147483648	; 0x80000000
 8012a74:	f1b6 5f79 	cmp.w	r6, #1044381696	; 0x3e400000
 8012a78:	ed2d 8b02 	vpush	{d8}
 8012a7c:	eeb0 8a41 	vmov.f32	s16, s2
 8012a80:	eef0 8a61 	vmov.f32	s17, s3
 8012a84:	da07      	bge.n	8012a96 <__kernel_cos+0x2e>
 8012a86:	ee10 0a10 	vmov	r0, s0
 8012a8a:	4649      	mov	r1, r9
 8012a8c:	f7ee f88c 	bl	8000ba8 <__aeabi_d2iz>
 8012a90:	2800      	cmp	r0, #0
 8012a92:	f000 8089 	beq.w	8012ba8 <__kernel_cos+0x140>
 8012a96:	4642      	mov	r2, r8
 8012a98:	464b      	mov	r3, r9
 8012a9a:	4640      	mov	r0, r8
 8012a9c:	4649      	mov	r1, r9
 8012a9e:	f7ed fdd3 	bl	8000648 <__aeabi_dmul>
 8012aa2:	2200      	movs	r2, #0
 8012aa4:	4b4e      	ldr	r3, [pc, #312]	; (8012be0 <__kernel_cos+0x178>)
 8012aa6:	4604      	mov	r4, r0
 8012aa8:	460d      	mov	r5, r1
 8012aaa:	f7ed fdcd 	bl	8000648 <__aeabi_dmul>
 8012aae:	a340      	add	r3, pc, #256	; (adr r3, 8012bb0 <__kernel_cos+0x148>)
 8012ab0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012ab4:	4682      	mov	sl, r0
 8012ab6:	468b      	mov	fp, r1
 8012ab8:	4620      	mov	r0, r4
 8012aba:	4629      	mov	r1, r5
 8012abc:	f7ed fdc4 	bl	8000648 <__aeabi_dmul>
 8012ac0:	a33d      	add	r3, pc, #244	; (adr r3, 8012bb8 <__kernel_cos+0x150>)
 8012ac2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012ac6:	f7ed fc09 	bl	80002dc <__adddf3>
 8012aca:	4622      	mov	r2, r4
 8012acc:	462b      	mov	r3, r5
 8012ace:	f7ed fdbb 	bl	8000648 <__aeabi_dmul>
 8012ad2:	a33b      	add	r3, pc, #236	; (adr r3, 8012bc0 <__kernel_cos+0x158>)
 8012ad4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012ad8:	f7ed fbfe 	bl	80002d8 <__aeabi_dsub>
 8012adc:	4622      	mov	r2, r4
 8012ade:	462b      	mov	r3, r5
 8012ae0:	f7ed fdb2 	bl	8000648 <__aeabi_dmul>
 8012ae4:	a338      	add	r3, pc, #224	; (adr r3, 8012bc8 <__kernel_cos+0x160>)
 8012ae6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012aea:	f7ed fbf7 	bl	80002dc <__adddf3>
 8012aee:	4622      	mov	r2, r4
 8012af0:	462b      	mov	r3, r5
 8012af2:	f7ed fda9 	bl	8000648 <__aeabi_dmul>
 8012af6:	a336      	add	r3, pc, #216	; (adr r3, 8012bd0 <__kernel_cos+0x168>)
 8012af8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012afc:	f7ed fbec 	bl	80002d8 <__aeabi_dsub>
 8012b00:	4622      	mov	r2, r4
 8012b02:	462b      	mov	r3, r5
 8012b04:	f7ed fda0 	bl	8000648 <__aeabi_dmul>
 8012b08:	a333      	add	r3, pc, #204	; (adr r3, 8012bd8 <__kernel_cos+0x170>)
 8012b0a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012b0e:	f7ed fbe5 	bl	80002dc <__adddf3>
 8012b12:	4622      	mov	r2, r4
 8012b14:	462b      	mov	r3, r5
 8012b16:	f7ed fd97 	bl	8000648 <__aeabi_dmul>
 8012b1a:	4622      	mov	r2, r4
 8012b1c:	462b      	mov	r3, r5
 8012b1e:	f7ed fd93 	bl	8000648 <__aeabi_dmul>
 8012b22:	ec53 2b18 	vmov	r2, r3, d8
 8012b26:	4604      	mov	r4, r0
 8012b28:	460d      	mov	r5, r1
 8012b2a:	4640      	mov	r0, r8
 8012b2c:	4649      	mov	r1, r9
 8012b2e:	f7ed fd8b 	bl	8000648 <__aeabi_dmul>
 8012b32:	460b      	mov	r3, r1
 8012b34:	4602      	mov	r2, r0
 8012b36:	4629      	mov	r1, r5
 8012b38:	4620      	mov	r0, r4
 8012b3a:	f7ed fbcd 	bl	80002d8 <__aeabi_dsub>
 8012b3e:	4b29      	ldr	r3, [pc, #164]	; (8012be4 <__kernel_cos+0x17c>)
 8012b40:	429e      	cmp	r6, r3
 8012b42:	4680      	mov	r8, r0
 8012b44:	4689      	mov	r9, r1
 8012b46:	dc11      	bgt.n	8012b6c <__kernel_cos+0x104>
 8012b48:	4602      	mov	r2, r0
 8012b4a:	460b      	mov	r3, r1
 8012b4c:	4650      	mov	r0, sl
 8012b4e:	4659      	mov	r1, fp
 8012b50:	f7ed fbc2 	bl	80002d8 <__aeabi_dsub>
 8012b54:	460b      	mov	r3, r1
 8012b56:	4924      	ldr	r1, [pc, #144]	; (8012be8 <__kernel_cos+0x180>)
 8012b58:	4602      	mov	r2, r0
 8012b5a:	2000      	movs	r0, #0
 8012b5c:	f7ed fbbc 	bl	80002d8 <__aeabi_dsub>
 8012b60:	ecbd 8b02 	vpop	{d8}
 8012b64:	ec41 0b10 	vmov	d0, r0, r1
 8012b68:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8012b6c:	4b1f      	ldr	r3, [pc, #124]	; (8012bec <__kernel_cos+0x184>)
 8012b6e:	491e      	ldr	r1, [pc, #120]	; (8012be8 <__kernel_cos+0x180>)
 8012b70:	429e      	cmp	r6, r3
 8012b72:	bfcc      	ite	gt
 8012b74:	4d1e      	ldrgt	r5, [pc, #120]	; (8012bf0 <__kernel_cos+0x188>)
 8012b76:	f5a6 1500 	suble.w	r5, r6, #2097152	; 0x200000
 8012b7a:	2400      	movs	r4, #0
 8012b7c:	4622      	mov	r2, r4
 8012b7e:	462b      	mov	r3, r5
 8012b80:	2000      	movs	r0, #0
 8012b82:	f7ed fba9 	bl	80002d8 <__aeabi_dsub>
 8012b86:	4622      	mov	r2, r4
 8012b88:	4606      	mov	r6, r0
 8012b8a:	460f      	mov	r7, r1
 8012b8c:	462b      	mov	r3, r5
 8012b8e:	4650      	mov	r0, sl
 8012b90:	4659      	mov	r1, fp
 8012b92:	f7ed fba1 	bl	80002d8 <__aeabi_dsub>
 8012b96:	4642      	mov	r2, r8
 8012b98:	464b      	mov	r3, r9
 8012b9a:	f7ed fb9d 	bl	80002d8 <__aeabi_dsub>
 8012b9e:	4602      	mov	r2, r0
 8012ba0:	460b      	mov	r3, r1
 8012ba2:	4630      	mov	r0, r6
 8012ba4:	4639      	mov	r1, r7
 8012ba6:	e7d9      	b.n	8012b5c <__kernel_cos+0xf4>
 8012ba8:	2000      	movs	r0, #0
 8012baa:	490f      	ldr	r1, [pc, #60]	; (8012be8 <__kernel_cos+0x180>)
 8012bac:	e7d8      	b.n	8012b60 <__kernel_cos+0xf8>
 8012bae:	bf00      	nop
 8012bb0:	be8838d4 	.word	0xbe8838d4
 8012bb4:	bda8fae9 	.word	0xbda8fae9
 8012bb8:	bdb4b1c4 	.word	0xbdb4b1c4
 8012bbc:	3e21ee9e 	.word	0x3e21ee9e
 8012bc0:	809c52ad 	.word	0x809c52ad
 8012bc4:	3e927e4f 	.word	0x3e927e4f
 8012bc8:	19cb1590 	.word	0x19cb1590
 8012bcc:	3efa01a0 	.word	0x3efa01a0
 8012bd0:	16c15177 	.word	0x16c15177
 8012bd4:	3f56c16c 	.word	0x3f56c16c
 8012bd8:	5555554c 	.word	0x5555554c
 8012bdc:	3fa55555 	.word	0x3fa55555
 8012be0:	3fe00000 	.word	0x3fe00000
 8012be4:	3fd33332 	.word	0x3fd33332
 8012be8:	3ff00000 	.word	0x3ff00000
 8012bec:	3fe90000 	.word	0x3fe90000
 8012bf0:	3fd20000 	.word	0x3fd20000
 8012bf4:	00000000 	.word	0x00000000

08012bf8 <__kernel_rem_pio2>:
 8012bf8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8012bfc:	ed2d 8b02 	vpush	{d8}
 8012c00:	f5ad 7d1b 	sub.w	sp, sp, #620	; 0x26c
 8012c04:	1ed4      	subs	r4, r2, #3
 8012c06:	9308      	str	r3, [sp, #32]
 8012c08:	9101      	str	r1, [sp, #4]
 8012c0a:	4bc5      	ldr	r3, [pc, #788]	; (8012f20 <__kernel_rem_pio2+0x328>)
 8012c0c:	99a6      	ldr	r1, [sp, #664]	; 0x298
 8012c0e:	9009      	str	r0, [sp, #36]	; 0x24
 8012c10:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8012c14:	9304      	str	r3, [sp, #16]
 8012c16:	9b08      	ldr	r3, [sp, #32]
 8012c18:	3b01      	subs	r3, #1
 8012c1a:	9307      	str	r3, [sp, #28]
 8012c1c:	2318      	movs	r3, #24
 8012c1e:	fb94 f4f3 	sdiv	r4, r4, r3
 8012c22:	f06f 0317 	mvn.w	r3, #23
 8012c26:	ea24 74e4 	bic.w	r4, r4, r4, asr #31
 8012c2a:	fb04 3303 	mla	r3, r4, r3, r3
 8012c2e:	eb03 0a02 	add.w	sl, r3, r2
 8012c32:	9b04      	ldr	r3, [sp, #16]
 8012c34:	9a07      	ldr	r2, [sp, #28]
 8012c36:	ed9f 8bb6 	vldr	d8, [pc, #728]	; 8012f10 <__kernel_rem_pio2+0x318>
 8012c3a:	eb03 0802 	add.w	r8, r3, r2
 8012c3e:	9ba7      	ldr	r3, [sp, #668]	; 0x29c
 8012c40:	1aa7      	subs	r7, r4, r2
 8012c42:	eb03 0987 	add.w	r9, r3, r7, lsl #2
 8012c46:	ae22      	add	r6, sp, #136	; 0x88
 8012c48:	2500      	movs	r5, #0
 8012c4a:	4545      	cmp	r5, r8
 8012c4c:	dd13      	ble.n	8012c76 <__kernel_rem_pio2+0x7e>
 8012c4e:	ed9f 8bb0 	vldr	d8, [pc, #704]	; 8012f10 <__kernel_rem_pio2+0x318>
 8012c52:	f50d 7be4 	add.w	fp, sp, #456	; 0x1c8
 8012c56:	2600      	movs	r6, #0
 8012c58:	9b04      	ldr	r3, [sp, #16]
 8012c5a:	429e      	cmp	r6, r3
 8012c5c:	dc32      	bgt.n	8012cc4 <__kernel_rem_pio2+0xcc>
 8012c5e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8012c60:	9302      	str	r3, [sp, #8]
 8012c62:	9b08      	ldr	r3, [sp, #32]
 8012c64:	199d      	adds	r5, r3, r6
 8012c66:	ab22      	add	r3, sp, #136	; 0x88
 8012c68:	eb03 03c5 	add.w	r3, r3, r5, lsl #3
 8012c6c:	9306      	str	r3, [sp, #24]
 8012c6e:	ec59 8b18 	vmov	r8, r9, d8
 8012c72:	2700      	movs	r7, #0
 8012c74:	e01f      	b.n	8012cb6 <__kernel_rem_pio2+0xbe>
 8012c76:	42ef      	cmn	r7, r5
 8012c78:	d407      	bmi.n	8012c8a <__kernel_rem_pio2+0x92>
 8012c7a:	f859 0025 	ldr.w	r0, [r9, r5, lsl #2]
 8012c7e:	f7ed fc79 	bl	8000574 <__aeabi_i2d>
 8012c82:	e8e6 0102 	strd	r0, r1, [r6], #8
 8012c86:	3501      	adds	r5, #1
 8012c88:	e7df      	b.n	8012c4a <__kernel_rem_pio2+0x52>
 8012c8a:	ec51 0b18 	vmov	r0, r1, d8
 8012c8e:	e7f8      	b.n	8012c82 <__kernel_rem_pio2+0x8a>
 8012c90:	9906      	ldr	r1, [sp, #24]
 8012c92:	9d02      	ldr	r5, [sp, #8]
 8012c94:	e971 2302 	ldrd	r2, r3, [r1, #-8]!
 8012c98:	9106      	str	r1, [sp, #24]
 8012c9a:	e8f5 0102 	ldrd	r0, r1, [r5], #8
 8012c9e:	9502      	str	r5, [sp, #8]
 8012ca0:	f7ed fcd2 	bl	8000648 <__aeabi_dmul>
 8012ca4:	4602      	mov	r2, r0
 8012ca6:	460b      	mov	r3, r1
 8012ca8:	4640      	mov	r0, r8
 8012caa:	4649      	mov	r1, r9
 8012cac:	f7ed fb16 	bl	80002dc <__adddf3>
 8012cb0:	3701      	adds	r7, #1
 8012cb2:	4680      	mov	r8, r0
 8012cb4:	4689      	mov	r9, r1
 8012cb6:	9b07      	ldr	r3, [sp, #28]
 8012cb8:	429f      	cmp	r7, r3
 8012cba:	dde9      	ble.n	8012c90 <__kernel_rem_pio2+0x98>
 8012cbc:	e8eb 8902 	strd	r8, r9, [fp], #8
 8012cc0:	3601      	adds	r6, #1
 8012cc2:	e7c9      	b.n	8012c58 <__kernel_rem_pio2+0x60>
 8012cc4:	9b04      	ldr	r3, [sp, #16]
 8012cc6:	aa0e      	add	r2, sp, #56	; 0x38
 8012cc8:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8012ccc:	930c      	str	r3, [sp, #48]	; 0x30
 8012cce:	9ba7      	ldr	r3, [sp, #668]	; 0x29c
 8012cd0:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 8012cd4:	9c04      	ldr	r4, [sp, #16]
 8012cd6:	930b      	str	r3, [sp, #44]	; 0x2c
 8012cd8:	ab9a      	add	r3, sp, #616	; 0x268
 8012cda:	f104 5b00 	add.w	fp, r4, #536870912	; 0x20000000
 8012cde:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8012ce2:	f10b 3bff 	add.w	fp, fp, #4294967295
 8012ce6:	e953 8928 	ldrd	r8, r9, [r3, #-160]	; 0xa0
 8012cea:	ea4f 0bcb 	mov.w	fp, fp, lsl #3
 8012cee:	ab9a      	add	r3, sp, #616	; 0x268
 8012cf0:	445b      	add	r3, fp
 8012cf2:	f1a3 0698 	sub.w	r6, r3, #152	; 0x98
 8012cf6:	2500      	movs	r5, #0
 8012cf8:	1b63      	subs	r3, r4, r5
 8012cfa:	2b00      	cmp	r3, #0
 8012cfc:	dc78      	bgt.n	8012df0 <__kernel_rem_pio2+0x1f8>
 8012cfe:	4650      	mov	r0, sl
 8012d00:	ec49 8b10 	vmov	d0, r8, r9
 8012d04:	f000 fc04 	bl	8013510 <scalbn>
 8012d08:	ec57 6b10 	vmov	r6, r7, d0
 8012d0c:	2200      	movs	r2, #0
 8012d0e:	f04f 537f 	mov.w	r3, #1069547520	; 0x3fc00000
 8012d12:	ee10 0a10 	vmov	r0, s0
 8012d16:	4639      	mov	r1, r7
 8012d18:	f7ed fc96 	bl	8000648 <__aeabi_dmul>
 8012d1c:	ec41 0b10 	vmov	d0, r0, r1
 8012d20:	f000 fb6e 	bl	8013400 <floor>
 8012d24:	2200      	movs	r2, #0
 8012d26:	ec51 0b10 	vmov	r0, r1, d0
 8012d2a:	4b7e      	ldr	r3, [pc, #504]	; (8012f24 <__kernel_rem_pio2+0x32c>)
 8012d2c:	f7ed fc8c 	bl	8000648 <__aeabi_dmul>
 8012d30:	4602      	mov	r2, r0
 8012d32:	460b      	mov	r3, r1
 8012d34:	4630      	mov	r0, r6
 8012d36:	4639      	mov	r1, r7
 8012d38:	f7ed face 	bl	80002d8 <__aeabi_dsub>
 8012d3c:	460f      	mov	r7, r1
 8012d3e:	4606      	mov	r6, r0
 8012d40:	f7ed ff32 	bl	8000ba8 <__aeabi_d2iz>
 8012d44:	9006      	str	r0, [sp, #24]
 8012d46:	f7ed fc15 	bl	8000574 <__aeabi_i2d>
 8012d4a:	4602      	mov	r2, r0
 8012d4c:	460b      	mov	r3, r1
 8012d4e:	4630      	mov	r0, r6
 8012d50:	4639      	mov	r1, r7
 8012d52:	f7ed fac1 	bl	80002d8 <__aeabi_dsub>
 8012d56:	f1ba 0f00 	cmp.w	sl, #0
 8012d5a:	4606      	mov	r6, r0
 8012d5c:	460f      	mov	r7, r1
 8012d5e:	dd6c      	ble.n	8012e3a <__kernel_rem_pio2+0x242>
 8012d60:	1e62      	subs	r2, r4, #1
 8012d62:	ab0e      	add	r3, sp, #56	; 0x38
 8012d64:	f1ca 0118 	rsb	r1, sl, #24
 8012d68:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
 8012d6c:	9d06      	ldr	r5, [sp, #24]
 8012d6e:	fa40 f301 	asr.w	r3, r0, r1
 8012d72:	441d      	add	r5, r3
 8012d74:	408b      	lsls	r3, r1
 8012d76:	1ac0      	subs	r0, r0, r3
 8012d78:	ab0e      	add	r3, sp, #56	; 0x38
 8012d7a:	9506      	str	r5, [sp, #24]
 8012d7c:	f843 0022 	str.w	r0, [r3, r2, lsl #2]
 8012d80:	f1ca 0317 	rsb	r3, sl, #23
 8012d84:	fa40 f303 	asr.w	r3, r0, r3
 8012d88:	9302      	str	r3, [sp, #8]
 8012d8a:	9b02      	ldr	r3, [sp, #8]
 8012d8c:	2b00      	cmp	r3, #0
 8012d8e:	dd62      	ble.n	8012e56 <__kernel_rem_pio2+0x25e>
 8012d90:	9b06      	ldr	r3, [sp, #24]
 8012d92:	2200      	movs	r2, #0
 8012d94:	3301      	adds	r3, #1
 8012d96:	9306      	str	r3, [sp, #24]
 8012d98:	4615      	mov	r5, r2
 8012d9a:	f06f 417f 	mvn.w	r1, #4278190080	; 0xff000000
 8012d9e:	4294      	cmp	r4, r2
 8012da0:	f300 8095 	bgt.w	8012ece <__kernel_rem_pio2+0x2d6>
 8012da4:	f1ba 0f00 	cmp.w	sl, #0
 8012da8:	dd07      	ble.n	8012dba <__kernel_rem_pio2+0x1c2>
 8012daa:	f1ba 0f01 	cmp.w	sl, #1
 8012dae:	f000 80a2 	beq.w	8012ef6 <__kernel_rem_pio2+0x2fe>
 8012db2:	f1ba 0f02 	cmp.w	sl, #2
 8012db6:	f000 80c1 	beq.w	8012f3c <__kernel_rem_pio2+0x344>
 8012dba:	9b02      	ldr	r3, [sp, #8]
 8012dbc:	2b02      	cmp	r3, #2
 8012dbe:	d14a      	bne.n	8012e56 <__kernel_rem_pio2+0x25e>
 8012dc0:	4632      	mov	r2, r6
 8012dc2:	463b      	mov	r3, r7
 8012dc4:	2000      	movs	r0, #0
 8012dc6:	4958      	ldr	r1, [pc, #352]	; (8012f28 <__kernel_rem_pio2+0x330>)
 8012dc8:	f7ed fa86 	bl	80002d8 <__aeabi_dsub>
 8012dcc:	4606      	mov	r6, r0
 8012dce:	460f      	mov	r7, r1
 8012dd0:	2d00      	cmp	r5, #0
 8012dd2:	d040      	beq.n	8012e56 <__kernel_rem_pio2+0x25e>
 8012dd4:	4650      	mov	r0, sl
 8012dd6:	ed9f 0b50 	vldr	d0, [pc, #320]	; 8012f18 <__kernel_rem_pio2+0x320>
 8012dda:	f000 fb99 	bl	8013510 <scalbn>
 8012dde:	4630      	mov	r0, r6
 8012de0:	4639      	mov	r1, r7
 8012de2:	ec53 2b10 	vmov	r2, r3, d0
 8012de6:	f7ed fa77 	bl	80002d8 <__aeabi_dsub>
 8012dea:	4606      	mov	r6, r0
 8012dec:	460f      	mov	r7, r1
 8012dee:	e032      	b.n	8012e56 <__kernel_rem_pio2+0x25e>
 8012df0:	2200      	movs	r2, #0
 8012df2:	4b4e      	ldr	r3, [pc, #312]	; (8012f2c <__kernel_rem_pio2+0x334>)
 8012df4:	4640      	mov	r0, r8
 8012df6:	4649      	mov	r1, r9
 8012df8:	f7ed fc26 	bl	8000648 <__aeabi_dmul>
 8012dfc:	f7ed fed4 	bl	8000ba8 <__aeabi_d2iz>
 8012e00:	f7ed fbb8 	bl	8000574 <__aeabi_i2d>
 8012e04:	2200      	movs	r2, #0
 8012e06:	4b4a      	ldr	r3, [pc, #296]	; (8012f30 <__kernel_rem_pio2+0x338>)
 8012e08:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8012e0c:	f7ed fc1c 	bl	8000648 <__aeabi_dmul>
 8012e10:	4602      	mov	r2, r0
 8012e12:	460b      	mov	r3, r1
 8012e14:	4640      	mov	r0, r8
 8012e16:	4649      	mov	r1, r9
 8012e18:	f7ed fa5e 	bl	80002d8 <__aeabi_dsub>
 8012e1c:	f7ed fec4 	bl	8000ba8 <__aeabi_d2iz>
 8012e20:	ab0e      	add	r3, sp, #56	; 0x38
 8012e22:	f843 0025 	str.w	r0, [r3, r5, lsl #2]
 8012e26:	e976 2302 	ldrd	r2, r3, [r6, #-8]!
 8012e2a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8012e2e:	f7ed fa55 	bl	80002dc <__adddf3>
 8012e32:	3501      	adds	r5, #1
 8012e34:	4680      	mov	r8, r0
 8012e36:	4689      	mov	r9, r1
 8012e38:	e75e      	b.n	8012cf8 <__kernel_rem_pio2+0x100>
 8012e3a:	d105      	bne.n	8012e48 <__kernel_rem_pio2+0x250>
 8012e3c:	1e63      	subs	r3, r4, #1
 8012e3e:	aa0e      	add	r2, sp, #56	; 0x38
 8012e40:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 8012e44:	15c3      	asrs	r3, r0, #23
 8012e46:	e79f      	b.n	8012d88 <__kernel_rem_pio2+0x190>
 8012e48:	2200      	movs	r2, #0
 8012e4a:	4b3a      	ldr	r3, [pc, #232]	; (8012f34 <__kernel_rem_pio2+0x33c>)
 8012e4c:	f7ed fe82 	bl	8000b54 <__aeabi_dcmpge>
 8012e50:	2800      	cmp	r0, #0
 8012e52:	d139      	bne.n	8012ec8 <__kernel_rem_pio2+0x2d0>
 8012e54:	9002      	str	r0, [sp, #8]
 8012e56:	2200      	movs	r2, #0
 8012e58:	2300      	movs	r3, #0
 8012e5a:	4630      	mov	r0, r6
 8012e5c:	4639      	mov	r1, r7
 8012e5e:	f7ed fe5b 	bl	8000b18 <__aeabi_dcmpeq>
 8012e62:	2800      	cmp	r0, #0
 8012e64:	f000 80c7 	beq.w	8012ff6 <__kernel_rem_pio2+0x3fe>
 8012e68:	1e65      	subs	r5, r4, #1
 8012e6a:	462b      	mov	r3, r5
 8012e6c:	2200      	movs	r2, #0
 8012e6e:	9904      	ldr	r1, [sp, #16]
 8012e70:	428b      	cmp	r3, r1
 8012e72:	da6a      	bge.n	8012f4a <__kernel_rem_pio2+0x352>
 8012e74:	2a00      	cmp	r2, #0
 8012e76:	f000 8088 	beq.w	8012f8a <__kernel_rem_pio2+0x392>
 8012e7a:	ab0e      	add	r3, sp, #56	; 0x38
 8012e7c:	f1aa 0a18 	sub.w	sl, sl, #24
 8012e80:	f853 3025 	ldr.w	r3, [r3, r5, lsl #2]
 8012e84:	2b00      	cmp	r3, #0
 8012e86:	f000 80b4 	beq.w	8012ff2 <__kernel_rem_pio2+0x3fa>
 8012e8a:	4650      	mov	r0, sl
 8012e8c:	ed9f 0b22 	vldr	d0, [pc, #136]	; 8012f18 <__kernel_rem_pio2+0x320>
 8012e90:	f000 fb3e 	bl	8013510 <scalbn>
 8012e94:	00ec      	lsls	r4, r5, #3
 8012e96:	ab72      	add	r3, sp, #456	; 0x1c8
 8012e98:	191e      	adds	r6, r3, r4
 8012e9a:	ec59 8b10 	vmov	r8, r9, d0
 8012e9e:	f106 0a08 	add.w	sl, r6, #8
 8012ea2:	462f      	mov	r7, r5
 8012ea4:	2f00      	cmp	r7, #0
 8012ea6:	f280 80df 	bge.w	8013068 <__kernel_rem_pio2+0x470>
 8012eaa:	ed9f 8b19 	vldr	d8, [pc, #100]	; 8012f10 <__kernel_rem_pio2+0x318>
 8012eae:	f04f 0a00 	mov.w	sl, #0
 8012eb2:	eba5 030a 	sub.w	r3, r5, sl
 8012eb6:	2b00      	cmp	r3, #0
 8012eb8:	f2c0 810a 	blt.w	80130d0 <__kernel_rem_pio2+0x4d8>
 8012ebc:	f8df b078 	ldr.w	fp, [pc, #120]	; 8012f38 <__kernel_rem_pio2+0x340>
 8012ec0:	ec59 8b18 	vmov	r8, r9, d8
 8012ec4:	2700      	movs	r7, #0
 8012ec6:	e0f5      	b.n	80130b4 <__kernel_rem_pio2+0x4bc>
 8012ec8:	2302      	movs	r3, #2
 8012eca:	9302      	str	r3, [sp, #8]
 8012ecc:	e760      	b.n	8012d90 <__kernel_rem_pio2+0x198>
 8012ece:	ab0e      	add	r3, sp, #56	; 0x38
 8012ed0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8012ed4:	b94d      	cbnz	r5, 8012eea <__kernel_rem_pio2+0x2f2>
 8012ed6:	b12b      	cbz	r3, 8012ee4 <__kernel_rem_pio2+0x2ec>
 8012ed8:	a80e      	add	r0, sp, #56	; 0x38
 8012eda:	f1c3 7380 	rsb	r3, r3, #16777216	; 0x1000000
 8012ede:	f840 3022 	str.w	r3, [r0, r2, lsl #2]
 8012ee2:	2301      	movs	r3, #1
 8012ee4:	3201      	adds	r2, #1
 8012ee6:	461d      	mov	r5, r3
 8012ee8:	e759      	b.n	8012d9e <__kernel_rem_pio2+0x1a6>
 8012eea:	a80e      	add	r0, sp, #56	; 0x38
 8012eec:	1acb      	subs	r3, r1, r3
 8012eee:	f840 3022 	str.w	r3, [r0, r2, lsl #2]
 8012ef2:	462b      	mov	r3, r5
 8012ef4:	e7f6      	b.n	8012ee4 <__kernel_rem_pio2+0x2ec>
 8012ef6:	1e62      	subs	r2, r4, #1
 8012ef8:	ab0e      	add	r3, sp, #56	; 0x38
 8012efa:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8012efe:	f3c3 0316 	ubfx	r3, r3, #0, #23
 8012f02:	a90e      	add	r1, sp, #56	; 0x38
 8012f04:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
 8012f08:	e757      	b.n	8012dba <__kernel_rem_pio2+0x1c2>
 8012f0a:	bf00      	nop
 8012f0c:	f3af 8000 	nop.w
	...
 8012f1c:	3ff00000 	.word	0x3ff00000
 8012f20:	080150f0 	.word	0x080150f0
 8012f24:	40200000 	.word	0x40200000
 8012f28:	3ff00000 	.word	0x3ff00000
 8012f2c:	3e700000 	.word	0x3e700000
 8012f30:	41700000 	.word	0x41700000
 8012f34:	3fe00000 	.word	0x3fe00000
 8012f38:	080150b0 	.word	0x080150b0
 8012f3c:	1e62      	subs	r2, r4, #1
 8012f3e:	ab0e      	add	r3, sp, #56	; 0x38
 8012f40:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8012f44:	f3c3 0315 	ubfx	r3, r3, #0, #22
 8012f48:	e7db      	b.n	8012f02 <__kernel_rem_pio2+0x30a>
 8012f4a:	a90e      	add	r1, sp, #56	; 0x38
 8012f4c:	f851 1023 	ldr.w	r1, [r1, r3, lsl #2]
 8012f50:	3b01      	subs	r3, #1
 8012f52:	430a      	orrs	r2, r1
 8012f54:	e78b      	b.n	8012e6e <__kernel_rem_pio2+0x276>
 8012f56:	3301      	adds	r3, #1
 8012f58:	f852 1d04 	ldr.w	r1, [r2, #-4]!
 8012f5c:	2900      	cmp	r1, #0
 8012f5e:	d0fa      	beq.n	8012f56 <__kernel_rem_pio2+0x35e>
 8012f60:	9a08      	ldr	r2, [sp, #32]
 8012f62:	4422      	add	r2, r4
 8012f64:	00d2      	lsls	r2, r2, #3
 8012f66:	a922      	add	r1, sp, #136	; 0x88
 8012f68:	18e3      	adds	r3, r4, r3
 8012f6a:	9206      	str	r2, [sp, #24]
 8012f6c:	440a      	add	r2, r1
 8012f6e:	9302      	str	r3, [sp, #8]
 8012f70:	f10b 0108 	add.w	r1, fp, #8
 8012f74:	f102 0308 	add.w	r3, r2, #8
 8012f78:	1c66      	adds	r6, r4, #1
 8012f7a:	910a      	str	r1, [sp, #40]	; 0x28
 8012f7c:	2500      	movs	r5, #0
 8012f7e:	930d      	str	r3, [sp, #52]	; 0x34
 8012f80:	9b02      	ldr	r3, [sp, #8]
 8012f82:	42b3      	cmp	r3, r6
 8012f84:	da04      	bge.n	8012f90 <__kernel_rem_pio2+0x398>
 8012f86:	461c      	mov	r4, r3
 8012f88:	e6a6      	b.n	8012cd8 <__kernel_rem_pio2+0xe0>
 8012f8a:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8012f8c:	2301      	movs	r3, #1
 8012f8e:	e7e3      	b.n	8012f58 <__kernel_rem_pio2+0x360>
 8012f90:	9b06      	ldr	r3, [sp, #24]
 8012f92:	18ef      	adds	r7, r5, r3
 8012f94:	ab22      	add	r3, sp, #136	; 0x88
 8012f96:	441f      	add	r7, r3
 8012f98:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8012f9a:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 8012f9e:	f7ed fae9 	bl	8000574 <__aeabi_i2d>
 8012fa2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8012fa4:	461c      	mov	r4, r3
 8012fa6:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8012fa8:	e9c7 0100 	strd	r0, r1, [r7]
 8012fac:	eb03 0b05 	add.w	fp, r3, r5
 8012fb0:	2700      	movs	r7, #0
 8012fb2:	f04f 0800 	mov.w	r8, #0
 8012fb6:	f04f 0900 	mov.w	r9, #0
 8012fba:	9b07      	ldr	r3, [sp, #28]
 8012fbc:	429f      	cmp	r7, r3
 8012fbe:	dd08      	ble.n	8012fd2 <__kernel_rem_pio2+0x3da>
 8012fc0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8012fc2:	aa72      	add	r2, sp, #456	; 0x1c8
 8012fc4:	18eb      	adds	r3, r5, r3
 8012fc6:	4413      	add	r3, r2
 8012fc8:	e9c3 8902 	strd	r8, r9, [r3, #8]
 8012fcc:	3601      	adds	r6, #1
 8012fce:	3508      	adds	r5, #8
 8012fd0:	e7d6      	b.n	8012f80 <__kernel_rem_pio2+0x388>
 8012fd2:	e97b 2302 	ldrd	r2, r3, [fp, #-8]!
 8012fd6:	e8f4 0102 	ldrd	r0, r1, [r4], #8
 8012fda:	f7ed fb35 	bl	8000648 <__aeabi_dmul>
 8012fde:	4602      	mov	r2, r0
 8012fe0:	460b      	mov	r3, r1
 8012fe2:	4640      	mov	r0, r8
 8012fe4:	4649      	mov	r1, r9
 8012fe6:	f7ed f979 	bl	80002dc <__adddf3>
 8012fea:	3701      	adds	r7, #1
 8012fec:	4680      	mov	r8, r0
 8012fee:	4689      	mov	r9, r1
 8012ff0:	e7e3      	b.n	8012fba <__kernel_rem_pio2+0x3c2>
 8012ff2:	3d01      	subs	r5, #1
 8012ff4:	e741      	b.n	8012e7a <__kernel_rem_pio2+0x282>
 8012ff6:	f1ca 0000 	rsb	r0, sl, #0
 8012ffa:	ec47 6b10 	vmov	d0, r6, r7
 8012ffe:	f000 fa87 	bl	8013510 <scalbn>
 8013002:	ec57 6b10 	vmov	r6, r7, d0
 8013006:	2200      	movs	r2, #0
 8013008:	4b99      	ldr	r3, [pc, #612]	; (8013270 <__kernel_rem_pio2+0x678>)
 801300a:	ee10 0a10 	vmov	r0, s0
 801300e:	4639      	mov	r1, r7
 8013010:	f7ed fda0 	bl	8000b54 <__aeabi_dcmpge>
 8013014:	b1f8      	cbz	r0, 8013056 <__kernel_rem_pio2+0x45e>
 8013016:	2200      	movs	r2, #0
 8013018:	4b96      	ldr	r3, [pc, #600]	; (8013274 <__kernel_rem_pio2+0x67c>)
 801301a:	4630      	mov	r0, r6
 801301c:	4639      	mov	r1, r7
 801301e:	f7ed fb13 	bl	8000648 <__aeabi_dmul>
 8013022:	f7ed fdc1 	bl	8000ba8 <__aeabi_d2iz>
 8013026:	4680      	mov	r8, r0
 8013028:	f7ed faa4 	bl	8000574 <__aeabi_i2d>
 801302c:	2200      	movs	r2, #0
 801302e:	4b90      	ldr	r3, [pc, #576]	; (8013270 <__kernel_rem_pio2+0x678>)
 8013030:	f7ed fb0a 	bl	8000648 <__aeabi_dmul>
 8013034:	460b      	mov	r3, r1
 8013036:	4602      	mov	r2, r0
 8013038:	4639      	mov	r1, r7
 801303a:	4630      	mov	r0, r6
 801303c:	f7ed f94c 	bl	80002d8 <__aeabi_dsub>
 8013040:	f7ed fdb2 	bl	8000ba8 <__aeabi_d2iz>
 8013044:	1c65      	adds	r5, r4, #1
 8013046:	ab0e      	add	r3, sp, #56	; 0x38
 8013048:	f10a 0a18 	add.w	sl, sl, #24
 801304c:	f843 0024 	str.w	r0, [r3, r4, lsl #2]
 8013050:	f843 8025 	str.w	r8, [r3, r5, lsl #2]
 8013054:	e719      	b.n	8012e8a <__kernel_rem_pio2+0x292>
 8013056:	4630      	mov	r0, r6
 8013058:	4639      	mov	r1, r7
 801305a:	f7ed fda5 	bl	8000ba8 <__aeabi_d2iz>
 801305e:	ab0e      	add	r3, sp, #56	; 0x38
 8013060:	4625      	mov	r5, r4
 8013062:	f843 0024 	str.w	r0, [r3, r4, lsl #2]
 8013066:	e710      	b.n	8012e8a <__kernel_rem_pio2+0x292>
 8013068:	ab0e      	add	r3, sp, #56	; 0x38
 801306a:	f853 0027 	ldr.w	r0, [r3, r7, lsl #2]
 801306e:	f7ed fa81 	bl	8000574 <__aeabi_i2d>
 8013072:	4642      	mov	r2, r8
 8013074:	464b      	mov	r3, r9
 8013076:	f7ed fae7 	bl	8000648 <__aeabi_dmul>
 801307a:	2200      	movs	r2, #0
 801307c:	e96a 0102 	strd	r0, r1, [sl, #-8]!
 8013080:	4b7c      	ldr	r3, [pc, #496]	; (8013274 <__kernel_rem_pio2+0x67c>)
 8013082:	4640      	mov	r0, r8
 8013084:	4649      	mov	r1, r9
 8013086:	f7ed fadf 	bl	8000648 <__aeabi_dmul>
 801308a:	3f01      	subs	r7, #1
 801308c:	4680      	mov	r8, r0
 801308e:	4689      	mov	r9, r1
 8013090:	e708      	b.n	8012ea4 <__kernel_rem_pio2+0x2ac>
 8013092:	eb06 03c7 	add.w	r3, r6, r7, lsl #3
 8013096:	e9d3 2300 	ldrd	r2, r3, [r3]
 801309a:	e8fb 0102 	ldrd	r0, r1, [fp], #8
 801309e:	f7ed fad3 	bl	8000648 <__aeabi_dmul>
 80130a2:	4602      	mov	r2, r0
 80130a4:	460b      	mov	r3, r1
 80130a6:	4640      	mov	r0, r8
 80130a8:	4649      	mov	r1, r9
 80130aa:	f7ed f917 	bl	80002dc <__adddf3>
 80130ae:	3701      	adds	r7, #1
 80130b0:	4680      	mov	r8, r0
 80130b2:	4689      	mov	r9, r1
 80130b4:	9b04      	ldr	r3, [sp, #16]
 80130b6:	429f      	cmp	r7, r3
 80130b8:	dc01      	bgt.n	80130be <__kernel_rem_pio2+0x4c6>
 80130ba:	45ba      	cmp	sl, r7
 80130bc:	dae9      	bge.n	8013092 <__kernel_rem_pio2+0x49a>
 80130be:	ab4a      	add	r3, sp, #296	; 0x128
 80130c0:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 80130c4:	e9c3 8900 	strd	r8, r9, [r3]
 80130c8:	f10a 0a01 	add.w	sl, sl, #1
 80130cc:	3e08      	subs	r6, #8
 80130ce:	e6f0      	b.n	8012eb2 <__kernel_rem_pio2+0x2ba>
 80130d0:	9ba6      	ldr	r3, [sp, #664]	; 0x298
 80130d2:	2b03      	cmp	r3, #3
 80130d4:	d85b      	bhi.n	801318e <__kernel_rem_pio2+0x596>
 80130d6:	e8df f003 	tbb	[pc, r3]
 80130da:	264a      	.short	0x264a
 80130dc:	0226      	.short	0x0226
 80130de:	ab9a      	add	r3, sp, #616	; 0x268
 80130e0:	441c      	add	r4, r3
 80130e2:	f5a4 749c 	sub.w	r4, r4, #312	; 0x138
 80130e6:	46a2      	mov	sl, r4
 80130e8:	46ab      	mov	fp, r5
 80130ea:	f1bb 0f00 	cmp.w	fp, #0
 80130ee:	dc6c      	bgt.n	80131ca <__kernel_rem_pio2+0x5d2>
 80130f0:	46a2      	mov	sl, r4
 80130f2:	46ab      	mov	fp, r5
 80130f4:	f1bb 0f01 	cmp.w	fp, #1
 80130f8:	f300 8086 	bgt.w	8013208 <__kernel_rem_pio2+0x610>
 80130fc:	2000      	movs	r0, #0
 80130fe:	2100      	movs	r1, #0
 8013100:	2d01      	cmp	r5, #1
 8013102:	f300 80a0 	bgt.w	8013246 <__kernel_rem_pio2+0x64e>
 8013106:	9b02      	ldr	r3, [sp, #8]
 8013108:	e9dd 784a 	ldrd	r7, r8, [sp, #296]	; 0x128
 801310c:	e9dd 564c 	ldrd	r5, r6, [sp, #304]	; 0x130
 8013110:	2b00      	cmp	r3, #0
 8013112:	f040 809e 	bne.w	8013252 <__kernel_rem_pio2+0x65a>
 8013116:	9b01      	ldr	r3, [sp, #4]
 8013118:	e9c3 7800 	strd	r7, r8, [r3]
 801311c:	e9c3 5602 	strd	r5, r6, [r3, #8]
 8013120:	e9c3 0104 	strd	r0, r1, [r3, #16]
 8013124:	e033      	b.n	801318e <__kernel_rem_pio2+0x596>
 8013126:	3408      	adds	r4, #8
 8013128:	ab4a      	add	r3, sp, #296	; 0x128
 801312a:	441c      	add	r4, r3
 801312c:	462e      	mov	r6, r5
 801312e:	2000      	movs	r0, #0
 8013130:	2100      	movs	r1, #0
 8013132:	2e00      	cmp	r6, #0
 8013134:	da3a      	bge.n	80131ac <__kernel_rem_pio2+0x5b4>
 8013136:	9b02      	ldr	r3, [sp, #8]
 8013138:	2b00      	cmp	r3, #0
 801313a:	d03d      	beq.n	80131b8 <__kernel_rem_pio2+0x5c0>
 801313c:	4602      	mov	r2, r0
 801313e:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8013142:	9c01      	ldr	r4, [sp, #4]
 8013144:	e9c4 2300 	strd	r2, r3, [r4]
 8013148:	4602      	mov	r2, r0
 801314a:	460b      	mov	r3, r1
 801314c:	e9dd 014a 	ldrd	r0, r1, [sp, #296]	; 0x128
 8013150:	f7ed f8c2 	bl	80002d8 <__aeabi_dsub>
 8013154:	ae4c      	add	r6, sp, #304	; 0x130
 8013156:	2401      	movs	r4, #1
 8013158:	42a5      	cmp	r5, r4
 801315a:	da30      	bge.n	80131be <__kernel_rem_pio2+0x5c6>
 801315c:	9b02      	ldr	r3, [sp, #8]
 801315e:	b113      	cbz	r3, 8013166 <__kernel_rem_pio2+0x56e>
 8013160:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8013164:	4619      	mov	r1, r3
 8013166:	9b01      	ldr	r3, [sp, #4]
 8013168:	e9c3 0102 	strd	r0, r1, [r3, #8]
 801316c:	e00f      	b.n	801318e <__kernel_rem_pio2+0x596>
 801316e:	ab9a      	add	r3, sp, #616	; 0x268
 8013170:	441c      	add	r4, r3
 8013172:	f5a4 749c 	sub.w	r4, r4, #312	; 0x138
 8013176:	2000      	movs	r0, #0
 8013178:	2100      	movs	r1, #0
 801317a:	2d00      	cmp	r5, #0
 801317c:	da10      	bge.n	80131a0 <__kernel_rem_pio2+0x5a8>
 801317e:	9b02      	ldr	r3, [sp, #8]
 8013180:	b113      	cbz	r3, 8013188 <__kernel_rem_pio2+0x590>
 8013182:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8013186:	4619      	mov	r1, r3
 8013188:	9b01      	ldr	r3, [sp, #4]
 801318a:	e9c3 0100 	strd	r0, r1, [r3]
 801318e:	9b06      	ldr	r3, [sp, #24]
 8013190:	f003 0007 	and.w	r0, r3, #7
 8013194:	f50d 7d1b 	add.w	sp, sp, #620	; 0x26c
 8013198:	ecbd 8b02 	vpop	{d8}
 801319c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80131a0:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 80131a4:	f7ed f89a 	bl	80002dc <__adddf3>
 80131a8:	3d01      	subs	r5, #1
 80131aa:	e7e6      	b.n	801317a <__kernel_rem_pio2+0x582>
 80131ac:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 80131b0:	f7ed f894 	bl	80002dc <__adddf3>
 80131b4:	3e01      	subs	r6, #1
 80131b6:	e7bc      	b.n	8013132 <__kernel_rem_pio2+0x53a>
 80131b8:	4602      	mov	r2, r0
 80131ba:	460b      	mov	r3, r1
 80131bc:	e7c1      	b.n	8013142 <__kernel_rem_pio2+0x54a>
 80131be:	e8f6 2302 	ldrd	r2, r3, [r6], #8
 80131c2:	f7ed f88b 	bl	80002dc <__adddf3>
 80131c6:	3401      	adds	r4, #1
 80131c8:	e7c6      	b.n	8013158 <__kernel_rem_pio2+0x560>
 80131ca:	e95a 8904 	ldrd	r8, r9, [sl, #-16]
 80131ce:	ed3a 7b02 	vldmdb	sl!, {d7}
 80131d2:	4640      	mov	r0, r8
 80131d4:	ec53 2b17 	vmov	r2, r3, d7
 80131d8:	4649      	mov	r1, r9
 80131da:	ed8d 7b04 	vstr	d7, [sp, #16]
 80131de:	f7ed f87d 	bl	80002dc <__adddf3>
 80131e2:	4602      	mov	r2, r0
 80131e4:	460b      	mov	r3, r1
 80131e6:	4606      	mov	r6, r0
 80131e8:	460f      	mov	r7, r1
 80131ea:	4640      	mov	r0, r8
 80131ec:	4649      	mov	r1, r9
 80131ee:	f7ed f873 	bl	80002d8 <__aeabi_dsub>
 80131f2:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80131f6:	f7ed f871 	bl	80002dc <__adddf3>
 80131fa:	f10b 3bff 	add.w	fp, fp, #4294967295
 80131fe:	e9ca 0100 	strd	r0, r1, [sl]
 8013202:	e94a 6702 	strd	r6, r7, [sl, #-8]
 8013206:	e770      	b.n	80130ea <__kernel_rem_pio2+0x4f2>
 8013208:	e95a 6704 	ldrd	r6, r7, [sl, #-16]
 801320c:	ed3a 7b02 	vldmdb	sl!, {d7}
 8013210:	4630      	mov	r0, r6
 8013212:	ec53 2b17 	vmov	r2, r3, d7
 8013216:	4639      	mov	r1, r7
 8013218:	ed8d 7b04 	vstr	d7, [sp, #16]
 801321c:	f7ed f85e 	bl	80002dc <__adddf3>
 8013220:	4602      	mov	r2, r0
 8013222:	460b      	mov	r3, r1
 8013224:	4680      	mov	r8, r0
 8013226:	4689      	mov	r9, r1
 8013228:	4630      	mov	r0, r6
 801322a:	4639      	mov	r1, r7
 801322c:	f7ed f854 	bl	80002d8 <__aeabi_dsub>
 8013230:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8013234:	f7ed f852 	bl	80002dc <__adddf3>
 8013238:	f10b 3bff 	add.w	fp, fp, #4294967295
 801323c:	e9ca 0100 	strd	r0, r1, [sl]
 8013240:	e94a 8902 	strd	r8, r9, [sl, #-8]
 8013244:	e756      	b.n	80130f4 <__kernel_rem_pio2+0x4fc>
 8013246:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 801324a:	f7ed f847 	bl	80002dc <__adddf3>
 801324e:	3d01      	subs	r5, #1
 8013250:	e756      	b.n	8013100 <__kernel_rem_pio2+0x508>
 8013252:	9b01      	ldr	r3, [sp, #4]
 8013254:	9a01      	ldr	r2, [sp, #4]
 8013256:	601f      	str	r7, [r3, #0]
 8013258:	f108 4400 	add.w	r4, r8, #2147483648	; 0x80000000
 801325c:	605c      	str	r4, [r3, #4]
 801325e:	609d      	str	r5, [r3, #8]
 8013260:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 8013264:	60d3      	str	r3, [r2, #12]
 8013266:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 801326a:	6110      	str	r0, [r2, #16]
 801326c:	6153      	str	r3, [r2, #20]
 801326e:	e78e      	b.n	801318e <__kernel_rem_pio2+0x596>
 8013270:	41700000 	.word	0x41700000
 8013274:	3e700000 	.word	0x3e700000

08013278 <__kernel_sin>:
 8013278:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801327c:	ec55 4b10 	vmov	r4, r5, d0
 8013280:	b085      	sub	sp, #20
 8013282:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 8013286:	f1b3 5f79 	cmp.w	r3, #1044381696	; 0x3e400000
 801328a:	ed8d 1b00 	vstr	d1, [sp]
 801328e:	9002      	str	r0, [sp, #8]
 8013290:	da06      	bge.n	80132a0 <__kernel_sin+0x28>
 8013292:	ee10 0a10 	vmov	r0, s0
 8013296:	4629      	mov	r1, r5
 8013298:	f7ed fc86 	bl	8000ba8 <__aeabi_d2iz>
 801329c:	2800      	cmp	r0, #0
 801329e:	d051      	beq.n	8013344 <__kernel_sin+0xcc>
 80132a0:	4622      	mov	r2, r4
 80132a2:	462b      	mov	r3, r5
 80132a4:	4620      	mov	r0, r4
 80132a6:	4629      	mov	r1, r5
 80132a8:	f7ed f9ce 	bl	8000648 <__aeabi_dmul>
 80132ac:	4682      	mov	sl, r0
 80132ae:	468b      	mov	fp, r1
 80132b0:	4602      	mov	r2, r0
 80132b2:	460b      	mov	r3, r1
 80132b4:	4620      	mov	r0, r4
 80132b6:	4629      	mov	r1, r5
 80132b8:	f7ed f9c6 	bl	8000648 <__aeabi_dmul>
 80132bc:	a341      	add	r3, pc, #260	; (adr r3, 80133c4 <__kernel_sin+0x14c>)
 80132be:	e9d3 2300 	ldrd	r2, r3, [r3]
 80132c2:	4680      	mov	r8, r0
 80132c4:	4689      	mov	r9, r1
 80132c6:	4650      	mov	r0, sl
 80132c8:	4659      	mov	r1, fp
 80132ca:	f7ed f9bd 	bl	8000648 <__aeabi_dmul>
 80132ce:	a33f      	add	r3, pc, #252	; (adr r3, 80133cc <__kernel_sin+0x154>)
 80132d0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80132d4:	f7ed f800 	bl	80002d8 <__aeabi_dsub>
 80132d8:	4652      	mov	r2, sl
 80132da:	465b      	mov	r3, fp
 80132dc:	f7ed f9b4 	bl	8000648 <__aeabi_dmul>
 80132e0:	a33c      	add	r3, pc, #240	; (adr r3, 80133d4 <__kernel_sin+0x15c>)
 80132e2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80132e6:	f7ec fff9 	bl	80002dc <__adddf3>
 80132ea:	4652      	mov	r2, sl
 80132ec:	465b      	mov	r3, fp
 80132ee:	f7ed f9ab 	bl	8000648 <__aeabi_dmul>
 80132f2:	a33a      	add	r3, pc, #232	; (adr r3, 80133dc <__kernel_sin+0x164>)
 80132f4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80132f8:	f7ec ffee 	bl	80002d8 <__aeabi_dsub>
 80132fc:	4652      	mov	r2, sl
 80132fe:	465b      	mov	r3, fp
 8013300:	f7ed f9a2 	bl	8000648 <__aeabi_dmul>
 8013304:	a337      	add	r3, pc, #220	; (adr r3, 80133e4 <__kernel_sin+0x16c>)
 8013306:	e9d3 2300 	ldrd	r2, r3, [r3]
 801330a:	f7ec ffe7 	bl	80002dc <__adddf3>
 801330e:	9b02      	ldr	r3, [sp, #8]
 8013310:	4606      	mov	r6, r0
 8013312:	460f      	mov	r7, r1
 8013314:	b9db      	cbnz	r3, 801334e <__kernel_sin+0xd6>
 8013316:	4602      	mov	r2, r0
 8013318:	460b      	mov	r3, r1
 801331a:	4650      	mov	r0, sl
 801331c:	4659      	mov	r1, fp
 801331e:	f7ed f993 	bl	8000648 <__aeabi_dmul>
 8013322:	a325      	add	r3, pc, #148	; (adr r3, 80133b8 <__kernel_sin+0x140>)
 8013324:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013328:	f7ec ffd6 	bl	80002d8 <__aeabi_dsub>
 801332c:	4642      	mov	r2, r8
 801332e:	464b      	mov	r3, r9
 8013330:	f7ed f98a 	bl	8000648 <__aeabi_dmul>
 8013334:	4602      	mov	r2, r0
 8013336:	460b      	mov	r3, r1
 8013338:	4620      	mov	r0, r4
 801333a:	4629      	mov	r1, r5
 801333c:	f7ec ffce 	bl	80002dc <__adddf3>
 8013340:	4604      	mov	r4, r0
 8013342:	460d      	mov	r5, r1
 8013344:	ec45 4b10 	vmov	d0, r4, r5
 8013348:	b005      	add	sp, #20
 801334a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801334e:	2200      	movs	r2, #0
 8013350:	4b1b      	ldr	r3, [pc, #108]	; (80133c0 <__kernel_sin+0x148>)
 8013352:	e9dd 0100 	ldrd	r0, r1, [sp]
 8013356:	f7ed f977 	bl	8000648 <__aeabi_dmul>
 801335a:	4632      	mov	r2, r6
 801335c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8013360:	463b      	mov	r3, r7
 8013362:	4640      	mov	r0, r8
 8013364:	4649      	mov	r1, r9
 8013366:	f7ed f96f 	bl	8000648 <__aeabi_dmul>
 801336a:	4602      	mov	r2, r0
 801336c:	460b      	mov	r3, r1
 801336e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8013372:	f7ec ffb1 	bl	80002d8 <__aeabi_dsub>
 8013376:	4652      	mov	r2, sl
 8013378:	465b      	mov	r3, fp
 801337a:	f7ed f965 	bl	8000648 <__aeabi_dmul>
 801337e:	e9dd 2300 	ldrd	r2, r3, [sp]
 8013382:	f7ec ffa9 	bl	80002d8 <__aeabi_dsub>
 8013386:	a30c      	add	r3, pc, #48	; (adr r3, 80133b8 <__kernel_sin+0x140>)
 8013388:	e9d3 2300 	ldrd	r2, r3, [r3]
 801338c:	4606      	mov	r6, r0
 801338e:	460f      	mov	r7, r1
 8013390:	4640      	mov	r0, r8
 8013392:	4649      	mov	r1, r9
 8013394:	f7ed f958 	bl	8000648 <__aeabi_dmul>
 8013398:	4602      	mov	r2, r0
 801339a:	460b      	mov	r3, r1
 801339c:	4630      	mov	r0, r6
 801339e:	4639      	mov	r1, r7
 80133a0:	f7ec ff9c 	bl	80002dc <__adddf3>
 80133a4:	4602      	mov	r2, r0
 80133a6:	460b      	mov	r3, r1
 80133a8:	4620      	mov	r0, r4
 80133aa:	4629      	mov	r1, r5
 80133ac:	f7ec ff94 	bl	80002d8 <__aeabi_dsub>
 80133b0:	e7c6      	b.n	8013340 <__kernel_sin+0xc8>
 80133b2:	bf00      	nop
 80133b4:	f3af 8000 	nop.w
 80133b8:	55555549 	.word	0x55555549
 80133bc:	3fc55555 	.word	0x3fc55555
 80133c0:	3fe00000 	.word	0x3fe00000
 80133c4:	5acfd57c 	.word	0x5acfd57c
 80133c8:	3de5d93a 	.word	0x3de5d93a
 80133cc:	8a2b9ceb 	.word	0x8a2b9ceb
 80133d0:	3e5ae5e6 	.word	0x3e5ae5e6
 80133d4:	57b1fe7d 	.word	0x57b1fe7d
 80133d8:	3ec71de3 	.word	0x3ec71de3
 80133dc:	19c161d5 	.word	0x19c161d5
 80133e0:	3f2a01a0 	.word	0x3f2a01a0
 80133e4:	1110f8a6 	.word	0x1110f8a6
 80133e8:	3f811111 	.word	0x3f811111

080133ec <fabs>:
 80133ec:	ec51 0b10 	vmov	r0, r1, d0
 80133f0:	ee10 2a10 	vmov	r2, s0
 80133f4:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 80133f8:	ec43 2b10 	vmov	d0, r2, r3
 80133fc:	4770      	bx	lr
	...

08013400 <floor>:
 8013400:	ec51 0b10 	vmov	r0, r1, d0
 8013404:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8013408:	f3c1 570a 	ubfx	r7, r1, #20, #11
 801340c:	f2a7 36ff 	subw	r6, r7, #1023	; 0x3ff
 8013410:	2e13      	cmp	r6, #19
 8013412:	460c      	mov	r4, r1
 8013414:	ee10 5a10 	vmov	r5, s0
 8013418:	4680      	mov	r8, r0
 801341a:	dc34      	bgt.n	8013486 <floor+0x86>
 801341c:	2e00      	cmp	r6, #0
 801341e:	da16      	bge.n	801344e <floor+0x4e>
 8013420:	a335      	add	r3, pc, #212	; (adr r3, 80134f8 <floor+0xf8>)
 8013422:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013426:	f7ec ff59 	bl	80002dc <__adddf3>
 801342a:	2200      	movs	r2, #0
 801342c:	2300      	movs	r3, #0
 801342e:	f7ed fb9b 	bl	8000b68 <__aeabi_dcmpgt>
 8013432:	b148      	cbz	r0, 8013448 <floor+0x48>
 8013434:	2c00      	cmp	r4, #0
 8013436:	da59      	bge.n	80134ec <floor+0xec>
 8013438:	f024 4300 	bic.w	r3, r4, #2147483648	; 0x80000000
 801343c:	4a30      	ldr	r2, [pc, #192]	; (8013500 <floor+0x100>)
 801343e:	432b      	orrs	r3, r5
 8013440:	2500      	movs	r5, #0
 8013442:	42ab      	cmp	r3, r5
 8013444:	bf18      	it	ne
 8013446:	4614      	movne	r4, r2
 8013448:	4621      	mov	r1, r4
 801344a:	4628      	mov	r0, r5
 801344c:	e025      	b.n	801349a <floor+0x9a>
 801344e:	4f2d      	ldr	r7, [pc, #180]	; (8013504 <floor+0x104>)
 8013450:	4137      	asrs	r7, r6
 8013452:	ea01 0307 	and.w	r3, r1, r7
 8013456:	4303      	orrs	r3, r0
 8013458:	d01f      	beq.n	801349a <floor+0x9a>
 801345a:	a327      	add	r3, pc, #156	; (adr r3, 80134f8 <floor+0xf8>)
 801345c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013460:	f7ec ff3c 	bl	80002dc <__adddf3>
 8013464:	2200      	movs	r2, #0
 8013466:	2300      	movs	r3, #0
 8013468:	f7ed fb7e 	bl	8000b68 <__aeabi_dcmpgt>
 801346c:	2800      	cmp	r0, #0
 801346e:	d0eb      	beq.n	8013448 <floor+0x48>
 8013470:	2c00      	cmp	r4, #0
 8013472:	bfbe      	ittt	lt
 8013474:	f44f 1380 	movlt.w	r3, #1048576	; 0x100000
 8013478:	fa43 f606 	asrlt.w	r6, r3, r6
 801347c:	19a4      	addlt	r4, r4, r6
 801347e:	ea24 0407 	bic.w	r4, r4, r7
 8013482:	2500      	movs	r5, #0
 8013484:	e7e0      	b.n	8013448 <floor+0x48>
 8013486:	2e33      	cmp	r6, #51	; 0x33
 8013488:	dd0b      	ble.n	80134a2 <floor+0xa2>
 801348a:	f5b6 6f80 	cmp.w	r6, #1024	; 0x400
 801348e:	d104      	bne.n	801349a <floor+0x9a>
 8013490:	ee10 2a10 	vmov	r2, s0
 8013494:	460b      	mov	r3, r1
 8013496:	f7ec ff21 	bl	80002dc <__adddf3>
 801349a:	ec41 0b10 	vmov	d0, r0, r1
 801349e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80134a2:	f2a7 4713 	subw	r7, r7, #1043	; 0x413
 80134a6:	f04f 33ff 	mov.w	r3, #4294967295
 80134aa:	fa23 f707 	lsr.w	r7, r3, r7
 80134ae:	4207      	tst	r7, r0
 80134b0:	d0f3      	beq.n	801349a <floor+0x9a>
 80134b2:	a311      	add	r3, pc, #68	; (adr r3, 80134f8 <floor+0xf8>)
 80134b4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80134b8:	f7ec ff10 	bl	80002dc <__adddf3>
 80134bc:	2200      	movs	r2, #0
 80134be:	2300      	movs	r3, #0
 80134c0:	f7ed fb52 	bl	8000b68 <__aeabi_dcmpgt>
 80134c4:	2800      	cmp	r0, #0
 80134c6:	d0bf      	beq.n	8013448 <floor+0x48>
 80134c8:	2c00      	cmp	r4, #0
 80134ca:	da02      	bge.n	80134d2 <floor+0xd2>
 80134cc:	2e14      	cmp	r6, #20
 80134ce:	d103      	bne.n	80134d8 <floor+0xd8>
 80134d0:	3401      	adds	r4, #1
 80134d2:	ea25 0507 	bic.w	r5, r5, r7
 80134d6:	e7b7      	b.n	8013448 <floor+0x48>
 80134d8:	2301      	movs	r3, #1
 80134da:	f1c6 0634 	rsb	r6, r6, #52	; 0x34
 80134de:	fa03 f606 	lsl.w	r6, r3, r6
 80134e2:	4435      	add	r5, r6
 80134e4:	4545      	cmp	r5, r8
 80134e6:	bf38      	it	cc
 80134e8:	18e4      	addcc	r4, r4, r3
 80134ea:	e7f2      	b.n	80134d2 <floor+0xd2>
 80134ec:	2500      	movs	r5, #0
 80134ee:	462c      	mov	r4, r5
 80134f0:	e7aa      	b.n	8013448 <floor+0x48>
 80134f2:	bf00      	nop
 80134f4:	f3af 8000 	nop.w
 80134f8:	8800759c 	.word	0x8800759c
 80134fc:	7e37e43c 	.word	0x7e37e43c
 8013500:	bff00000 	.word	0xbff00000
 8013504:	000fffff 	.word	0x000fffff

08013508 <matherr>:
 8013508:	2000      	movs	r0, #0
 801350a:	4770      	bx	lr
 801350c:	0000      	movs	r0, r0
	...

08013510 <scalbn>:
 8013510:	b570      	push	{r4, r5, r6, lr}
 8013512:	ec55 4b10 	vmov	r4, r5, d0
 8013516:	f3c5 520a 	ubfx	r2, r5, #20, #11
 801351a:	4606      	mov	r6, r0
 801351c:	462b      	mov	r3, r5
 801351e:	b9aa      	cbnz	r2, 801354c <scalbn+0x3c>
 8013520:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 8013524:	4323      	orrs	r3, r4
 8013526:	d03b      	beq.n	80135a0 <scalbn+0x90>
 8013528:	4b31      	ldr	r3, [pc, #196]	; (80135f0 <scalbn+0xe0>)
 801352a:	4629      	mov	r1, r5
 801352c:	2200      	movs	r2, #0
 801352e:	ee10 0a10 	vmov	r0, s0
 8013532:	f7ed f889 	bl	8000648 <__aeabi_dmul>
 8013536:	4b2f      	ldr	r3, [pc, #188]	; (80135f4 <scalbn+0xe4>)
 8013538:	429e      	cmp	r6, r3
 801353a:	4604      	mov	r4, r0
 801353c:	460d      	mov	r5, r1
 801353e:	da12      	bge.n	8013566 <scalbn+0x56>
 8013540:	a327      	add	r3, pc, #156	; (adr r3, 80135e0 <scalbn+0xd0>)
 8013542:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013546:	f7ed f87f 	bl	8000648 <__aeabi_dmul>
 801354a:	e009      	b.n	8013560 <scalbn+0x50>
 801354c:	f240 71ff 	movw	r1, #2047	; 0x7ff
 8013550:	428a      	cmp	r2, r1
 8013552:	d10c      	bne.n	801356e <scalbn+0x5e>
 8013554:	ee10 2a10 	vmov	r2, s0
 8013558:	4620      	mov	r0, r4
 801355a:	4629      	mov	r1, r5
 801355c:	f7ec febe 	bl	80002dc <__adddf3>
 8013560:	4604      	mov	r4, r0
 8013562:	460d      	mov	r5, r1
 8013564:	e01c      	b.n	80135a0 <scalbn+0x90>
 8013566:	f3c1 520a 	ubfx	r2, r1, #20, #11
 801356a:	460b      	mov	r3, r1
 801356c:	3a36      	subs	r2, #54	; 0x36
 801356e:	4432      	add	r2, r6
 8013570:	f240 71fe 	movw	r1, #2046	; 0x7fe
 8013574:	428a      	cmp	r2, r1
 8013576:	dd0b      	ble.n	8013590 <scalbn+0x80>
 8013578:	ec45 4b11 	vmov	d1, r4, r5
 801357c:	ed9f 0b1a 	vldr	d0, [pc, #104]	; 80135e8 <scalbn+0xd8>
 8013580:	f000 f83c 	bl	80135fc <copysign>
 8013584:	a318      	add	r3, pc, #96	; (adr r3, 80135e8 <scalbn+0xd8>)
 8013586:	e9d3 2300 	ldrd	r2, r3, [r3]
 801358a:	ec51 0b10 	vmov	r0, r1, d0
 801358e:	e7da      	b.n	8013546 <scalbn+0x36>
 8013590:	2a00      	cmp	r2, #0
 8013592:	dd08      	ble.n	80135a6 <scalbn+0x96>
 8013594:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 8013598:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 801359c:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 80135a0:	ec45 4b10 	vmov	d0, r4, r5
 80135a4:	bd70      	pop	{r4, r5, r6, pc}
 80135a6:	f112 0f35 	cmn.w	r2, #53	; 0x35
 80135aa:	da0d      	bge.n	80135c8 <scalbn+0xb8>
 80135ac:	f24c 3350 	movw	r3, #50000	; 0xc350
 80135b0:	429e      	cmp	r6, r3
 80135b2:	ec45 4b11 	vmov	d1, r4, r5
 80135b6:	dce1      	bgt.n	801357c <scalbn+0x6c>
 80135b8:	ed9f 0b09 	vldr	d0, [pc, #36]	; 80135e0 <scalbn+0xd0>
 80135bc:	f000 f81e 	bl	80135fc <copysign>
 80135c0:	a307      	add	r3, pc, #28	; (adr r3, 80135e0 <scalbn+0xd0>)
 80135c2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80135c6:	e7e0      	b.n	801358a <scalbn+0x7a>
 80135c8:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 80135cc:	3236      	adds	r2, #54	; 0x36
 80135ce:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 80135d2:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 80135d6:	4620      	mov	r0, r4
 80135d8:	4629      	mov	r1, r5
 80135da:	2200      	movs	r2, #0
 80135dc:	4b06      	ldr	r3, [pc, #24]	; (80135f8 <scalbn+0xe8>)
 80135de:	e7b2      	b.n	8013546 <scalbn+0x36>
 80135e0:	c2f8f359 	.word	0xc2f8f359
 80135e4:	01a56e1f 	.word	0x01a56e1f
 80135e8:	8800759c 	.word	0x8800759c
 80135ec:	7e37e43c 	.word	0x7e37e43c
 80135f0:	43500000 	.word	0x43500000
 80135f4:	ffff3cb0 	.word	0xffff3cb0
 80135f8:	3c900000 	.word	0x3c900000

080135fc <copysign>:
 80135fc:	ec51 0b10 	vmov	r0, r1, d0
 8013600:	ee11 0a90 	vmov	r0, s3
 8013604:	ee10 2a10 	vmov	r2, s0
 8013608:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 801360c:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8013610:	ea41 0300 	orr.w	r3, r1, r0
 8013614:	ec43 2b10 	vmov	d0, r2, r3
 8013618:	4770      	bx	lr
	...

0801361c <_init>:
 801361c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801361e:	bf00      	nop
 8013620:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8013622:	bc08      	pop	{r3}
 8013624:	469e      	mov	lr, r3
 8013626:	4770      	bx	lr

08013628 <_fini>:
 8013628:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801362a:	bf00      	nop
 801362c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801362e:	bc08      	pop	{r3}
 8013630:	469e      	mov	lr, r3
 8013632:	4770      	bx	lr
