<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>STM32_CMSIS: C:/Users/anilj/Desktop/cmsis/sorc/system/src/stm32f1-stdperiph/stm32f10x_dma.c Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">STM32_CMSIS
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('stm32f10x__dma_8c_source.html','');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="headertitle">
<div class="title">stm32f10x_dma.c</div>  </div>
</div><!--header-->
<div class="contents">
<a href="stm32f10x__dma_8c.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;</div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="comment">/* Includes ------------------------------------------------------------------*/</span></div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="stm32f10x__dma_8h.html">stm32f10x_dma.h</a>&quot;</span></div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="stm32f10x__rcc_8h.html">stm32f10x_rcc.h</a>&quot;</span></div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;</div><div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;<span class="comment">/* DMA1 Channelx interrupt pending bit masks */</span></div><div class="line"><a name="l00048"></a><span class="lineno"><a class="line" href="group___d_m_a___private___defines.html#ga76177263f2b9878765606f3bb8b9cc64">   48</a></span>&#160;<span class="preprocessor">#define DMA1_Channel1_IT_Mask    ((uint32_t)(DMA_ISR_GIF1 | DMA_ISR_TCIF1 | DMA_ISR_HTIF1 | DMA_ISR_TEIF1))</span></div><div class="line"><a name="l00049"></a><span class="lineno"><a class="line" href="group___d_m_a___private___defines.html#ga255d8869e69919c3b5c434088239ae8c">   49</a></span>&#160;<span class="preprocessor">#define DMA1_Channel2_IT_Mask    ((uint32_t)(DMA_ISR_GIF2 | DMA_ISR_TCIF2 | DMA_ISR_HTIF2 | DMA_ISR_TEIF2))</span></div><div class="line"><a name="l00050"></a><span class="lineno"><a class="line" href="group___d_m_a___private___defines.html#gabbe4f28c48dc0c3b678cbf4a4fd79e54">   50</a></span>&#160;<span class="preprocessor">#define DMA1_Channel3_IT_Mask    ((uint32_t)(DMA_ISR_GIF3 | DMA_ISR_TCIF3 | DMA_ISR_HTIF3 | DMA_ISR_TEIF3))</span></div><div class="line"><a name="l00051"></a><span class="lineno"><a class="line" href="group___d_m_a___private___defines.html#ga6b67cd69dbebc4d39a13b3d863a4122b">   51</a></span>&#160;<span class="preprocessor">#define DMA1_Channel4_IT_Mask    ((uint32_t)(DMA_ISR_GIF4 | DMA_ISR_TCIF4 | DMA_ISR_HTIF4 | DMA_ISR_TEIF4))</span></div><div class="line"><a name="l00052"></a><span class="lineno"><a class="line" href="group___d_m_a___private___defines.html#ga44192309991b50231e3af515bf27bef7">   52</a></span>&#160;<span class="preprocessor">#define DMA1_Channel5_IT_Mask    ((uint32_t)(DMA_ISR_GIF5 | DMA_ISR_TCIF5 | DMA_ISR_HTIF5 | DMA_ISR_TEIF5))</span></div><div class="line"><a name="l00053"></a><span class="lineno"><a class="line" href="group___d_m_a___private___defines.html#ga4d6e7845da3456440a947a86e1827244">   53</a></span>&#160;<span class="preprocessor">#define DMA1_Channel6_IT_Mask    ((uint32_t)(DMA_ISR_GIF6 | DMA_ISR_TCIF6 | DMA_ISR_HTIF6 | DMA_ISR_TEIF6))</span></div><div class="line"><a name="l00054"></a><span class="lineno"><a class="line" href="group___d_m_a___private___defines.html#ga510bb442153092ff35e73dcaa845d8d1">   54</a></span>&#160;<span class="preprocessor">#define DMA1_Channel7_IT_Mask    ((uint32_t)(DMA_ISR_GIF7 | DMA_ISR_TCIF7 | DMA_ISR_HTIF7 | DMA_ISR_TEIF7))</span></div><div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;</div><div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;<span class="comment">/* DMA2 Channelx interrupt pending bit masks */</span></div><div class="line"><a name="l00057"></a><span class="lineno"><a class="line" href="group___d_m_a___private___defines.html#ga1a8a861830805d87d8f487920525125d">   57</a></span>&#160;<span class="preprocessor">#define DMA2_Channel1_IT_Mask    ((uint32_t)(DMA_ISR_GIF1 | DMA_ISR_TCIF1 | DMA_ISR_HTIF1 | DMA_ISR_TEIF1))</span></div><div class="line"><a name="l00058"></a><span class="lineno"><a class="line" href="group___d_m_a___private___defines.html#ga93ffc8595a8b0f1410b9e8a348fcd480">   58</a></span>&#160;<span class="preprocessor">#define DMA2_Channel2_IT_Mask    ((uint32_t)(DMA_ISR_GIF2 | DMA_ISR_TCIF2 | DMA_ISR_HTIF2 | DMA_ISR_TEIF2))</span></div><div class="line"><a name="l00059"></a><span class="lineno"><a class="line" href="group___d_m_a___private___defines.html#ga96bd8d986420e19b3ce94bd67a48b24a">   59</a></span>&#160;<span class="preprocessor">#define DMA2_Channel3_IT_Mask    ((uint32_t)(DMA_ISR_GIF3 | DMA_ISR_TCIF3 | DMA_ISR_HTIF3 | DMA_ISR_TEIF3))</span></div><div class="line"><a name="l00060"></a><span class="lineno"><a class="line" href="group___d_m_a___private___defines.html#gae844f9b933a07a6f75472c3f849cbb5c">   60</a></span>&#160;<span class="preprocessor">#define DMA2_Channel4_IT_Mask    ((uint32_t)(DMA_ISR_GIF4 | DMA_ISR_TCIF4 | DMA_ISR_HTIF4 | DMA_ISR_TEIF4))</span></div><div class="line"><a name="l00061"></a><span class="lineno"><a class="line" href="group___d_m_a___private___defines.html#gaedaf3e94d362754266807d6ccbab2e3e">   61</a></span>&#160;<span class="preprocessor">#define DMA2_Channel5_IT_Mask    ((uint32_t)(DMA_ISR_GIF5 | DMA_ISR_TCIF5 | DMA_ISR_HTIF5 | DMA_ISR_TEIF5))</span></div><div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;</div><div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;<span class="comment">/* DMA2 FLAG mask */</span></div><div class="line"><a name="l00064"></a><span class="lineno"><a class="line" href="group___d_m_a___private___defines.html#ga2be62bf481cd44de9ab604efe5595ff6">   64</a></span>&#160;<span class="preprocessor">#define FLAG_Mask                ((uint32_t)0x10000000)</span></div><div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;</div><div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;<span class="comment">/* DMA registers Masks */</span></div><div class="line"><a name="l00067"></a><span class="lineno"><a class="line" href="group___d_m_a___private___defines.html#gac2c71cc75907c7c3467907e766dc4188">   67</a></span>&#160;<span class="preprocessor">#define CCR_CLEAR_Mask           ((uint32_t)0xFFFF800F)</span></div><div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;</div><div class="line"><a name="l00108"></a><span class="lineno"><a class="line" href="group___d_m_a___private___functions.html#ga21ca0d50b13e502db5ab5feb484f9ece">  108</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="group___d_m_a___private___functions.html#ga21ca0d50b13e502db5ab5feb484f9ece">DMA_DeInit</a>(<a class="code" href="struct_d_m_a___channel___type_def.html">DMA_Channel_TypeDef</a>* DMAy_Channelx)</div><div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;{</div><div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;  <span class="comment">/* Check the parameters */</span></div><div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;  <a class="code" href="stm32f10x__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group___d_m_a___exported___constants.html#gabcab9fa1c48b148703a8f41c1d99e0c8">IS_DMA_ALL_PERIPH</a>(DMAy_Channelx));</div><div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;  </div><div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;  <span class="comment">/* Disable the selected DMAy Channelx */</span></div><div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;  DMAy_Channelx-&gt;<a class="code" href="struct_d_m_a___channel___type_def.html#aa4938d438293f76ff6d9a262715c23eb">CCR</a> &amp;= (uint16_t)(~<a class="code" href="group___peripheral___registers___bits___definition.html#ga387640bb30564cbc9479b9e4207d75a9">DMA_CCR1_EN</a>);</div><div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;  </div><div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;  <span class="comment">/* Reset DMAy Channelx control register */</span></div><div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;  DMAy_Channelx-&gt;<a class="code" href="struct_d_m_a___channel___type_def.html#aa4938d438293f76ff6d9a262715c23eb">CCR</a>  = 0;</div><div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;  </div><div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;  <span class="comment">/* Reset DMAy Channelx remaining bytes register */</span></div><div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;  DMAy_Channelx-&gt;<a class="code" href="struct_d_m_a___channel___type_def.html#af1c675e412fb96e38b6b4630b88c5676">CNDTR</a> = 0;</div><div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;  </div><div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;  <span class="comment">/* Reset DMAy Channelx peripheral address register */</span></div><div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;  DMAy_Channelx-&gt;<a class="code" href="struct_d_m_a___channel___type_def.html#a8ce1c9c2742eaaa0e97ddbb3a06154cc">CPAR</a>  = 0;</div><div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;  </div><div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;  <span class="comment">/* Reset DMAy Channelx memory address register */</span></div><div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;  DMAy_Channelx-&gt;<a class="code" href="struct_d_m_a___channel___type_def.html#a7a9886b5f9e0edaf5ced3d1870b33ad7">CMAR</a> = 0;</div><div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;  </div><div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;  <span class="keywordflow">if</span> (DMAy_Channelx == <a class="code" href="group___peripheral__declaration.html#gac83c5be824be1c02716e2522e80ddf7a">DMA1_Channel1</a>)</div><div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;  {</div><div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;    <span class="comment">/* Reset interrupt pending bits for DMA1 Channel1 */</span></div><div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;    <a class="code" href="group___peripheral__declaration.html#gacc16d2a5937f7585320a98f7f6b578f9">DMA1</a>-&gt;IFCR |= <a class="code" href="group___d_m_a___private___defines.html#ga76177263f2b9878765606f3bb8b9cc64">DMA1_Channel1_IT_Mask</a>;</div><div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;  }</div><div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;  <span class="keywordflow">else</span> <span class="keywordflow">if</span> (DMAy_Channelx == <a class="code" href="group___peripheral__declaration.html#ga23d7631dd10c645e06971b2543ba2949">DMA1_Channel2</a>)</div><div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;  {</div><div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;    <span class="comment">/* Reset interrupt pending bits for DMA1 Channel2 */</span></div><div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;    <a class="code" href="group___peripheral__declaration.html#gacc16d2a5937f7585320a98f7f6b578f9">DMA1</a>-&gt;IFCR |= <a class="code" href="group___d_m_a___private___defines.html#ga255d8869e69919c3b5c434088239ae8c">DMA1_Channel2_IT_Mask</a>;</div><div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;  }</div><div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;  <span class="keywordflow">else</span> <span class="keywordflow">if</span> (DMAy_Channelx == <a class="code" href="group___peripheral__declaration.html#gacf7b6093a37b306d7f1f50b2f200f0d0">DMA1_Channel3</a>)</div><div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;  {</div><div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;    <span class="comment">/* Reset interrupt pending bits for DMA1 Channel3 */</span></div><div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;    <a class="code" href="group___peripheral__declaration.html#gacc16d2a5937f7585320a98f7f6b578f9">DMA1</a>-&gt;IFCR |= <a class="code" href="group___d_m_a___private___defines.html#gabbe4f28c48dc0c3b678cbf4a4fd79e54">DMA1_Channel3_IT_Mask</a>;</div><div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;  }</div><div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;  <span class="keywordflow">else</span> <span class="keywordflow">if</span> (DMAy_Channelx == <a class="code" href="group___peripheral__declaration.html#gad2c42743316bf64da557130061b1f56a">DMA1_Channel4</a>)</div><div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;  {</div><div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;    <span class="comment">/* Reset interrupt pending bits for DMA1 Channel4 */</span></div><div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;    <a class="code" href="group___peripheral__declaration.html#gacc16d2a5937f7585320a98f7f6b578f9">DMA1</a>-&gt;IFCR |= <a class="code" href="group___d_m_a___private___defines.html#ga6b67cd69dbebc4d39a13b3d863a4122b">DMA1_Channel4_IT_Mask</a>;</div><div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;  }</div><div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;  <span class="keywordflow">else</span> <span class="keywordflow">if</span> (DMAy_Channelx == <a class="code" href="group___peripheral__declaration.html#ga06ff98ddef3c962795d2e2444004abff">DMA1_Channel5</a>)</div><div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;  {</div><div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;    <span class="comment">/* Reset interrupt pending bits for DMA1 Channel5 */</span></div><div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;    <a class="code" href="group___peripheral__declaration.html#gacc16d2a5937f7585320a98f7f6b578f9">DMA1</a>-&gt;IFCR |= <a class="code" href="group___d_m_a___private___defines.html#ga44192309991b50231e3af515bf27bef7">DMA1_Channel5_IT_Mask</a>;</div><div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;  }</div><div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;  <span class="keywordflow">else</span> <span class="keywordflow">if</span> (DMAy_Channelx == <a class="code" href="group___peripheral__declaration.html#gac013c4376e4797831b5ddd2a09519df8">DMA1_Channel6</a>)</div><div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;  {</div><div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;    <span class="comment">/* Reset interrupt pending bits for DMA1 Channel6 */</span></div><div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;    <a class="code" href="group___peripheral__declaration.html#gacc16d2a5937f7585320a98f7f6b578f9">DMA1</a>-&gt;IFCR |= <a class="code" href="group___d_m_a___private___defines.html#ga4d6e7845da3456440a947a86e1827244">DMA1_Channel6_IT_Mask</a>;</div><div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;  }</div><div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;  <span class="keywordflow">else</span> <span class="keywordflow">if</span> (DMAy_Channelx == <a class="code" href="group___peripheral__declaration.html#ga4f9c23b3d1add93ed206b5c9afa5cda3">DMA1_Channel7</a>)</div><div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;  {</div><div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;    <span class="comment">/* Reset interrupt pending bits for DMA1 Channel7 */</span></div><div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;    <a class="code" href="group___peripheral__declaration.html#gacc16d2a5937f7585320a98f7f6b578f9">DMA1</a>-&gt;IFCR |= <a class="code" href="group___d_m_a___private___defines.html#ga510bb442153092ff35e73dcaa845d8d1">DMA1_Channel7_IT_Mask</a>;</div><div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;  }</div><div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;  <span class="keywordflow">else</span> <span class="keywordflow">if</span> (DMAy_Channelx == <a class="code" href="group___peripheral__declaration.html#gad86c75e1ff89e03e15570f47962865c8">DMA2_Channel1</a>)</div><div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;  {</div><div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;    <span class="comment">/* Reset interrupt pending bits for DMA2 Channel1 */</span></div><div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;    <a class="code" href="group___peripheral__declaration.html#ga506520140eec1708bc7570c49bdf972d">DMA2</a>-&gt;IFCR |= <a class="code" href="group___d_m_a___private___defines.html#ga1a8a861830805d87d8f487920525125d">DMA2_Channel1_IT_Mask</a>;</div><div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;  }</div><div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;  <span class="keywordflow">else</span> <span class="keywordflow">if</span> (DMAy_Channelx == <a class="code" href="group___peripheral__declaration.html#ga316024020799373b9d8e35c316c74f24">DMA2_Channel2</a>)</div><div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;  {</div><div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;    <span class="comment">/* Reset interrupt pending bits for DMA2 Channel2 */</span></div><div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;    <a class="code" href="group___peripheral__declaration.html#ga506520140eec1708bc7570c49bdf972d">DMA2</a>-&gt;IFCR |= <a class="code" href="group___d_m_a___private___defines.html#ga93ffc8595a8b0f1410b9e8a348fcd480">DMA2_Channel2_IT_Mask</a>;</div><div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;  }</div><div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;  <span class="keywordflow">else</span> <span class="keywordflow">if</span> (DMAy_Channelx == <a class="code" href="group___peripheral__declaration.html#ga6dca52a79587e0ca9a5d669048b4c7eb">DMA2_Channel3</a>)</div><div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;  {</div><div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;    <span class="comment">/* Reset interrupt pending bits for DMA2 Channel3 */</span></div><div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;    <a class="code" href="group___peripheral__declaration.html#ga506520140eec1708bc7570c49bdf972d">DMA2</a>-&gt;IFCR |= <a class="code" href="group___d_m_a___private___defines.html#ga96bd8d986420e19b3ce94bd67a48b24a">DMA2_Channel3_IT_Mask</a>;</div><div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;  }</div><div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;  <span class="keywordflow">else</span> <span class="keywordflow">if</span> (DMAy_Channelx == <a class="code" href="group___peripheral__declaration.html#ga612b396657695191ad740b0b59bc9f12">DMA2_Channel4</a>)</div><div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;  {</div><div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;    <span class="comment">/* Reset interrupt pending bits for DMA2 Channel4 */</span></div><div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;    <a class="code" href="group___peripheral__declaration.html#ga506520140eec1708bc7570c49bdf972d">DMA2</a>-&gt;IFCR |= <a class="code" href="group___d_m_a___private___defines.html#gae844f9b933a07a6f75472c3f849cbb5c">DMA2_Channel4_IT_Mask</a>;</div><div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;  }</div><div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;  <span class="keywordflow">else</span></div><div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;  { </div><div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;    <span class="keywordflow">if</span> (DMAy_Channelx == <a class="code" href="group___peripheral__declaration.html#ga521c13b7d0f82a6897d47995da392750">DMA2_Channel5</a>)</div><div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;    {</div><div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;      <span class="comment">/* Reset interrupt pending bits for DMA2 Channel5 */</span></div><div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;      <a class="code" href="group___peripheral__declaration.html#ga506520140eec1708bc7570c49bdf972d">DMA2</a>-&gt;IFCR |= <a class="code" href="group___d_m_a___private___defines.html#gaedaf3e94d362754266807d6ccbab2e3e">DMA2_Channel5_IT_Mask</a>;</div><div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;    }</div><div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;  }</div><div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;}</div><div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;</div><div class="line"><a name="l00202"></a><span class="lineno"><a class="line" href="group___d_m_a___private___functions.html#ga7c3d1b9dc041f8e5f2cfc8d5dd858278">  202</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="group___d_m_a___private___functions.html#ga7c3d1b9dc041f8e5f2cfc8d5dd858278">DMA_Init</a>(<a class="code" href="struct_d_m_a___channel___type_def.html">DMA_Channel_TypeDef</a>* DMAy_Channelx, <a class="code" href="struct_d_m_a___init_type_def.html">DMA_InitTypeDef</a>* DMA_InitStruct)</div><div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;{</div><div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;  uint32_t tmpreg = 0;</div><div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;</div><div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;  <span class="comment">/* Check the parameters */</span></div><div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;  <a class="code" href="stm32f10x__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group___d_m_a___exported___constants.html#gabcab9fa1c48b148703a8f41c1d99e0c8">IS_DMA_ALL_PERIPH</a>(DMAy_Channelx));</div><div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;  <a class="code" href="stm32f10x__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group___d_m_a__data__transfer__direction.html#gaaad13d2b5808e32a35a2d21bcdbb2296">IS_DMA_DIR</a>(DMA_InitStruct-&gt;<a class="code" href="struct_d_m_a___init_type_def.html#a91b47435ccf4a40efa97bbbe631789e1">DMA_DIR</a>));</div><div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;  <a class="code" href="stm32f10x__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group___d_m_a___buffer___size.html#ga72ef4033bb3bc2cdfdbe579083b05e32">IS_DMA_BUFFER_SIZE</a>(DMA_InitStruct-&gt;<a class="code" href="struct_d_m_a___init_type_def.html#a999df57215b28b3b1b3b6836c4952ca5">DMA_BufferSize</a>));</div><div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;  <a class="code" href="stm32f10x__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group___d_m_a__peripheral__incremented__mode.html#ga28762105b3f567c16ba79a47e68ff0fa">IS_DMA_PERIPHERAL_INC_STATE</a>(DMA_InitStruct-&gt;<a class="code" href="struct_d_m_a___init_type_def.html#ad4d427790f9a089ca0257a358fc263c2">DMA_PeripheralInc</a>));</div><div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;  <a class="code" href="stm32f10x__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group___d_m_a__memory__incremented__mode.html#gaa880f39d499d1e80449cf80381e4eb67">IS_DMA_MEMORY_INC_STATE</a>(DMA_InitStruct-&gt;<a class="code" href="struct_d_m_a___init_type_def.html#aaf69c680a297ec01a2ed613289e691a1">DMA_MemoryInc</a>));   </div><div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;  <a class="code" href="stm32f10x__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group___d_m_a__peripheral__data__size.html#gad7916e0ae55cdf5efdfa68a09a028037">IS_DMA_PERIPHERAL_DATA_SIZE</a>(DMA_InitStruct-&gt;<a class="code" href="struct_d_m_a___init_type_def.html#afb46aaadfb80a7e19277c868bd252554">DMA_PeripheralDataSize</a>));</div><div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;  <a class="code" href="stm32f10x__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group___d_m_a__memory__data__size.html#gac9e3748cebcb16d4ae4206d562bc804c">IS_DMA_MEMORY_DATA_SIZE</a>(DMA_InitStruct-&gt;<a class="code" href="struct_d_m_a___init_type_def.html#a74bb71921c4d198d6cf1979c120f694f">DMA_MemoryDataSize</a>));</div><div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;  <a class="code" href="stm32f10x__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group___d_m_a__circular__normal__mode.html#gad88ee5030574d6a573904378fb62c7ac">IS_DMA_MODE</a>(DMA_InitStruct-&gt;<a class="code" href="struct_d_m_a___init_type_def.html#a8adbe6f3e46471d109afaa3111dce220">DMA_Mode</a>));</div><div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;  <a class="code" href="stm32f10x__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group___d_m_a__priority__level.html#gaa1cae2ab458948511596467c87cd02b6">IS_DMA_PRIORITY</a>(DMA_InitStruct-&gt;<a class="code" href="struct_d_m_a___init_type_def.html#ab9a17bd51778478cbd728c868206dca0">DMA_Priority</a>));</div><div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;  <a class="code" href="stm32f10x__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group___d_m_a__memory__to__memory.html#gae0241d6265efc45f87b113cf44e50c06">IS_DMA_M2M_STATE</a>(DMA_InitStruct-&gt;<a class="code" href="struct_d_m_a___init_type_def.html#a57944cc447e6fcde4e9aa6229d3b4c5d">DMA_M2M</a>));</div><div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;</div><div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;<span class="comment">/*--------------------------- DMAy Channelx CCR Configuration -----------------*/</span></div><div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;  <span class="comment">/* Get the DMAy_Channelx CCR value */</span></div><div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;  tmpreg = DMAy_Channelx-&gt;<a class="code" href="struct_d_m_a___channel___type_def.html#aa4938d438293f76ff6d9a262715c23eb">CCR</a>;</div><div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160;  <span class="comment">/* Clear MEM2MEM, PL, MSIZE, PSIZE, MINC, PINC, CIRC and DIR bits */</span></div><div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;  tmpreg &amp;= <a class="code" href="group___d_m_a___private___defines.html#gac2c71cc75907c7c3467907e766dc4188">CCR_CLEAR_Mask</a>;</div><div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;  <span class="comment">/* Configure DMAy Channelx: data transfer, data size, priority level and mode */</span></div><div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;  <span class="comment">/* Set DIR bit according to DMA_DIR value */</span></div><div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160;  <span class="comment">/* Set CIRC bit according to DMA_Mode value */</span></div><div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;  <span class="comment">/* Set PINC bit according to DMA_PeripheralInc value */</span></div><div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;  <span class="comment">/* Set MINC bit according to DMA_MemoryInc value */</span></div><div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;  <span class="comment">/* Set PSIZE bits according to DMA_PeripheralDataSize value */</span></div><div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160;  <span class="comment">/* Set MSIZE bits according to DMA_MemoryDataSize value */</span></div><div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160;  <span class="comment">/* Set PL bits according to DMA_Priority value */</span></div><div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160;  <span class="comment">/* Set the MEM2MEM bit according to DMA_M2M value */</span></div><div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;  tmpreg |= DMA_InitStruct-&gt;<a class="code" href="struct_d_m_a___init_type_def.html#a91b47435ccf4a40efa97bbbe631789e1">DMA_DIR</a> | DMA_InitStruct-&gt;<a class="code" href="struct_d_m_a___init_type_def.html#a8adbe6f3e46471d109afaa3111dce220">DMA_Mode</a> |</div><div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;            DMA_InitStruct-&gt;<a class="code" href="struct_d_m_a___init_type_def.html#ad4d427790f9a089ca0257a358fc263c2">DMA_PeripheralInc</a> | DMA_InitStruct-&gt;<a class="code" href="struct_d_m_a___init_type_def.html#aaf69c680a297ec01a2ed613289e691a1">DMA_MemoryInc</a> |</div><div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;            DMA_InitStruct-&gt;<a class="code" href="struct_d_m_a___init_type_def.html#afb46aaadfb80a7e19277c868bd252554">DMA_PeripheralDataSize</a> | DMA_InitStruct-&gt;<a class="code" href="struct_d_m_a___init_type_def.html#a74bb71921c4d198d6cf1979c120f694f">DMA_MemoryDataSize</a> |</div><div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;            DMA_InitStruct-&gt;<a class="code" href="struct_d_m_a___init_type_def.html#ab9a17bd51778478cbd728c868206dca0">DMA_Priority</a> | DMA_InitStruct-&gt;<a class="code" href="struct_d_m_a___init_type_def.html#a57944cc447e6fcde4e9aa6229d3b4c5d">DMA_M2M</a>;</div><div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;</div><div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160;  <span class="comment">/* Write to DMAy Channelx CCR */</span></div><div class="line"><a name="l00238"></a><span class="lineno">  238</span>&#160;  DMAy_Channelx-&gt;<a class="code" href="struct_d_m_a___channel___type_def.html#aa4938d438293f76ff6d9a262715c23eb">CCR</a> = tmpreg;</div><div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160;</div><div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160;<span class="comment">/*--------------------------- DMAy Channelx CNDTR Configuration ---------------*/</span></div><div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;  <span class="comment">/* Write to DMAy Channelx CNDTR */</span></div><div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160;  DMAy_Channelx-&gt;<a class="code" href="struct_d_m_a___channel___type_def.html#af1c675e412fb96e38b6b4630b88c5676">CNDTR</a> = DMA_InitStruct-&gt;<a class="code" href="struct_d_m_a___init_type_def.html#a999df57215b28b3b1b3b6836c4952ca5">DMA_BufferSize</a>;</div><div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160;</div><div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160;<span class="comment">/*--------------------------- DMAy Channelx CPAR Configuration ----------------*/</span></div><div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160;  <span class="comment">/* Write to DMAy Channelx CPAR */</span></div><div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;  DMAy_Channelx-&gt;<a class="code" href="struct_d_m_a___channel___type_def.html#a8ce1c9c2742eaaa0e97ddbb3a06154cc">CPAR</a> = DMA_InitStruct-&gt;<a class="code" href="struct_d_m_a___init_type_def.html#a232af556de7c2eec9a82d448730bd86d">DMA_PeripheralBaseAddr</a>;</div><div class="line"><a name="l00247"></a><span class="lineno">  247</span>&#160;</div><div class="line"><a name="l00248"></a><span class="lineno">  248</span>&#160;<span class="comment">/*--------------------------- DMAy Channelx CMAR Configuration ----------------*/</span></div><div class="line"><a name="l00249"></a><span class="lineno">  249</span>&#160;  <span class="comment">/* Write to DMAy Channelx CMAR */</span></div><div class="line"><a name="l00250"></a><span class="lineno">  250</span>&#160;  DMAy_Channelx-&gt;<a class="code" href="struct_d_m_a___channel___type_def.html#a7a9886b5f9e0edaf5ced3d1870b33ad7">CMAR</a> = DMA_InitStruct-&gt;<a class="code" href="struct_d_m_a___init_type_def.html#a41e7d463f0cfbcedf3170d7d27d088df">DMA_MemoryBaseAddr</a>;</div><div class="line"><a name="l00251"></a><span class="lineno">  251</span>&#160;}</div><div class="line"><a name="l00252"></a><span class="lineno">  252</span>&#160;</div><div class="line"><a name="l00259"></a><span class="lineno"><a class="line" href="group___d_m_a___private___functions.html#ga0f7f95f750a90a6824f4e9b6f58adc7e">  259</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="group___d_m_a___private___functions.html#ga0f7f95f750a90a6824f4e9b6f58adc7e">DMA_StructInit</a>(<a class="code" href="struct_d_m_a___init_type_def.html">DMA_InitTypeDef</a>* DMA_InitStruct)</div><div class="line"><a name="l00260"></a><span class="lineno">  260</span>&#160;{</div><div class="line"><a name="l00261"></a><span class="lineno">  261</span>&#160;<span class="comment">/*-------------- Reset DMA init structure parameters values ------------------*/</span></div><div class="line"><a name="l00262"></a><span class="lineno">  262</span>&#160;  <span class="comment">/* Initialize the DMA_PeripheralBaseAddr member */</span></div><div class="line"><a name="l00263"></a><span class="lineno">  263</span>&#160;  DMA_InitStruct-&gt;<a class="code" href="struct_d_m_a___init_type_def.html#a232af556de7c2eec9a82d448730bd86d">DMA_PeripheralBaseAddr</a> = 0;</div><div class="line"><a name="l00264"></a><span class="lineno">  264</span>&#160;  <span class="comment">/* Initialize the DMA_MemoryBaseAddr member */</span></div><div class="line"><a name="l00265"></a><span class="lineno">  265</span>&#160;  DMA_InitStruct-&gt;<a class="code" href="struct_d_m_a___init_type_def.html#a41e7d463f0cfbcedf3170d7d27d088df">DMA_MemoryBaseAddr</a> = 0;</div><div class="line"><a name="l00266"></a><span class="lineno">  266</span>&#160;  <span class="comment">/* Initialize the DMA_DIR member */</span></div><div class="line"><a name="l00267"></a><span class="lineno">  267</span>&#160;  DMA_InitStruct-&gt;<a class="code" href="struct_d_m_a___init_type_def.html#a91b47435ccf4a40efa97bbbe631789e1">DMA_DIR</a> = <a class="code" href="group___d_m_a__data__transfer__direction.html#ga5ce120a044359410136695a2c05df68e">DMA_DIR_PeripheralSRC</a>;</div><div class="line"><a name="l00268"></a><span class="lineno">  268</span>&#160;  <span class="comment">/* Initialize the DMA_BufferSize member */</span></div><div class="line"><a name="l00269"></a><span class="lineno">  269</span>&#160;  DMA_InitStruct-&gt;<a class="code" href="struct_d_m_a___init_type_def.html#a999df57215b28b3b1b3b6836c4952ca5">DMA_BufferSize</a> = 0;</div><div class="line"><a name="l00270"></a><span class="lineno">  270</span>&#160;  <span class="comment">/* Initialize the DMA_PeripheralInc member */</span></div><div class="line"><a name="l00271"></a><span class="lineno">  271</span>&#160;  DMA_InitStruct-&gt;<a class="code" href="struct_d_m_a___init_type_def.html#ad4d427790f9a089ca0257a358fc263c2">DMA_PeripheralInc</a> = <a class="code" href="group___d_m_a__peripheral__incremented__mode.html#ga0fe3ff9c67bec802dd239fd17c3dbd31">DMA_PeripheralInc_Disable</a>;</div><div class="line"><a name="l00272"></a><span class="lineno">  272</span>&#160;  <span class="comment">/* Initialize the DMA_MemoryInc member */</span></div><div class="line"><a name="l00273"></a><span class="lineno">  273</span>&#160;  DMA_InitStruct-&gt;<a class="code" href="struct_d_m_a___init_type_def.html#aaf69c680a297ec01a2ed613289e691a1">DMA_MemoryInc</a> = <a class="code" href="group___d_m_a__memory__incremented__mode.html#ga795a277c997048783a383b026f19a5ab">DMA_MemoryInc_Disable</a>;</div><div class="line"><a name="l00274"></a><span class="lineno">  274</span>&#160;  <span class="comment">/* Initialize the DMA_PeripheralDataSize member */</span></div><div class="line"><a name="l00275"></a><span class="lineno">  275</span>&#160;  DMA_InitStruct-&gt;<a class="code" href="struct_d_m_a___init_type_def.html#afb46aaadfb80a7e19277c868bd252554">DMA_PeripheralDataSize</a> = <a class="code" href="group___d_m_a__peripheral__data__size.html#ga7577035ae4ff413164000227a8cea346">DMA_PeripheralDataSize_Byte</a>;</div><div class="line"><a name="l00276"></a><span class="lineno">  276</span>&#160;  <span class="comment">/* Initialize the DMA_MemoryDataSize member */</span></div><div class="line"><a name="l00277"></a><span class="lineno">  277</span>&#160;  DMA_InitStruct-&gt;<a class="code" href="struct_d_m_a___init_type_def.html#a74bb71921c4d198d6cf1979c120f694f">DMA_MemoryDataSize</a> = <a class="code" href="group___d_m_a__memory__data__size.html#gad6093bccb60ff9adf81e21c73c58ba17">DMA_MemoryDataSize_Byte</a>;</div><div class="line"><a name="l00278"></a><span class="lineno">  278</span>&#160;  <span class="comment">/* Initialize the DMA_Mode member */</span></div><div class="line"><a name="l00279"></a><span class="lineno">  279</span>&#160;  DMA_InitStruct-&gt;<a class="code" href="struct_d_m_a___init_type_def.html#a8adbe6f3e46471d109afaa3111dce220">DMA_Mode</a> = <a class="code" href="group___d_m_a__circular__normal__mode.html#ga36400f5b5095f1102ede4760d7a5959c">DMA_Mode_Normal</a>;</div><div class="line"><a name="l00280"></a><span class="lineno">  280</span>&#160;  <span class="comment">/* Initialize the DMA_Priority member */</span></div><div class="line"><a name="l00281"></a><span class="lineno">  281</span>&#160;  DMA_InitStruct-&gt;<a class="code" href="struct_d_m_a___init_type_def.html#ab9a17bd51778478cbd728c868206dca0">DMA_Priority</a> = <a class="code" href="group___d_m_a__priority__level.html#gaf414e0aa8dd42aee6f83f88ab6175179">DMA_Priority_Low</a>;</div><div class="line"><a name="l00282"></a><span class="lineno">  282</span>&#160;  <span class="comment">/* Initialize the DMA_M2M member */</span></div><div class="line"><a name="l00283"></a><span class="lineno">  283</span>&#160;  DMA_InitStruct-&gt;<a class="code" href="struct_d_m_a___init_type_def.html#a57944cc447e6fcde4e9aa6229d3b4c5d">DMA_M2M</a> = <a class="code" href="group___d_m_a__memory__to__memory.html#ga86e0a7076f0badd509fac6576f3b5355">DMA_M2M_Disable</a>;</div><div class="line"><a name="l00284"></a><span class="lineno">  284</span>&#160;}</div><div class="line"><a name="l00285"></a><span class="lineno">  285</span>&#160;</div><div class="line"><a name="l00294"></a><span class="lineno"><a class="line" href="group___d_m_a___private___functions.html#ga8e7cb6b9ae5f142e2961df879cdaba65">  294</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="group___d_m_a___private___functions.html#ga8e7cb6b9ae5f142e2961df879cdaba65">DMA_Cmd</a>(<a class="code" href="struct_d_m_a___channel___type_def.html">DMA_Channel_TypeDef</a>* DMAy_Channelx, <a class="code" href="group___exported__types.html#gac9a7e9a35d2513ec15c3b537aaa4fba1">FunctionalState</a> NewState)</div><div class="line"><a name="l00295"></a><span class="lineno">  295</span>&#160;{</div><div class="line"><a name="l00296"></a><span class="lineno">  296</span>&#160;  <span class="comment">/* Check the parameters */</span></div><div class="line"><a name="l00297"></a><span class="lineno">  297</span>&#160;  <a class="code" href="stm32f10x__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group___d_m_a___exported___constants.html#gabcab9fa1c48b148703a8f41c1d99e0c8">IS_DMA_ALL_PERIPH</a>(DMAy_Channelx));</div><div class="line"><a name="l00298"></a><span class="lineno">  298</span>&#160;  <a class="code" href="stm32f10x__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group___exported__types.html#gaffaf7c3f537d7a3370b1bbdda67a2bf6">IS_FUNCTIONAL_STATE</a>(NewState));</div><div class="line"><a name="l00299"></a><span class="lineno">  299</span>&#160;</div><div class="line"><a name="l00300"></a><span class="lineno">  300</span>&#160;  <span class="keywordflow">if</span> (NewState != <a class="code" href="group___exported__types.html#ggac9a7e9a35d2513ec15c3b537aaa4fba1ad3a9df141be0ccf10389b640f492b26d">DISABLE</a>)</div><div class="line"><a name="l00301"></a><span class="lineno">  301</span>&#160;  {</div><div class="line"><a name="l00302"></a><span class="lineno">  302</span>&#160;    <span class="comment">/* Enable the selected DMAy Channelx */</span></div><div class="line"><a name="l00303"></a><span class="lineno">  303</span>&#160;    DMAy_Channelx-&gt;<a class="code" href="struct_d_m_a___channel___type_def.html#aa4938d438293f76ff6d9a262715c23eb">CCR</a> |= <a class="code" href="group___peripheral___registers___bits___definition.html#ga387640bb30564cbc9479b9e4207d75a9">DMA_CCR1_EN</a>;</div><div class="line"><a name="l00304"></a><span class="lineno">  304</span>&#160;  }</div><div class="line"><a name="l00305"></a><span class="lineno">  305</span>&#160;  <span class="keywordflow">else</span></div><div class="line"><a name="l00306"></a><span class="lineno">  306</span>&#160;  {</div><div class="line"><a name="l00307"></a><span class="lineno">  307</span>&#160;    <span class="comment">/* Disable the selected DMAy Channelx */</span></div><div class="line"><a name="l00308"></a><span class="lineno">  308</span>&#160;    DMAy_Channelx-&gt;<a class="code" href="struct_d_m_a___channel___type_def.html#aa4938d438293f76ff6d9a262715c23eb">CCR</a> &amp;= (uint16_t)(~<a class="code" href="group___peripheral___registers___bits___definition.html#ga387640bb30564cbc9479b9e4207d75a9">DMA_CCR1_EN</a>);</div><div class="line"><a name="l00309"></a><span class="lineno">  309</span>&#160;  }</div><div class="line"><a name="l00310"></a><span class="lineno">  310</span>&#160;}</div><div class="line"><a name="l00311"></a><span class="lineno">  311</span>&#160;</div><div class="line"><a name="l00326"></a><span class="lineno"><a class="line" href="group___d_m_a___private___functions.html#ga0bb60360be9cd57f96399be2f3b5eb2b">  326</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="group___d_m_a___private___functions.html#ga0bb60360be9cd57f96399be2f3b5eb2b">DMA_ITConfig</a>(<a class="code" href="struct_d_m_a___channel___type_def.html">DMA_Channel_TypeDef</a>* DMAy_Channelx, uint32_t DMA_IT, <a class="code" href="group___exported__types.html#gac9a7e9a35d2513ec15c3b537aaa4fba1">FunctionalState</a> NewState)</div><div class="line"><a name="l00327"></a><span class="lineno">  327</span>&#160;{</div><div class="line"><a name="l00328"></a><span class="lineno">  328</span>&#160;  <span class="comment">/* Check the parameters */</span></div><div class="line"><a name="l00329"></a><span class="lineno">  329</span>&#160;  <a class="code" href="stm32f10x__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group___d_m_a___exported___constants.html#gabcab9fa1c48b148703a8f41c1d99e0c8">IS_DMA_ALL_PERIPH</a>(DMAy_Channelx));</div><div class="line"><a name="l00330"></a><span class="lineno">  330</span>&#160;  <a class="code" href="stm32f10x__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group___d_m_a__interrupts__definition.html#ga47f6af7da302c19aba24516037d305e7">IS_DMA_CONFIG_IT</a>(DMA_IT));</div><div class="line"><a name="l00331"></a><span class="lineno">  331</span>&#160;  <a class="code" href="stm32f10x__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group___exported__types.html#gaffaf7c3f537d7a3370b1bbdda67a2bf6">IS_FUNCTIONAL_STATE</a>(NewState));</div><div class="line"><a name="l00332"></a><span class="lineno">  332</span>&#160;  <span class="keywordflow">if</span> (NewState != <a class="code" href="group___exported__types.html#ggac9a7e9a35d2513ec15c3b537aaa4fba1ad3a9df141be0ccf10389b640f492b26d">DISABLE</a>)</div><div class="line"><a name="l00333"></a><span class="lineno">  333</span>&#160;  {</div><div class="line"><a name="l00334"></a><span class="lineno">  334</span>&#160;    <span class="comment">/* Enable the selected DMA interrupts */</span></div><div class="line"><a name="l00335"></a><span class="lineno">  335</span>&#160;    DMAy_Channelx-&gt;<a class="code" href="struct_d_m_a___channel___type_def.html#aa4938d438293f76ff6d9a262715c23eb">CCR</a> |= DMA_IT;</div><div class="line"><a name="l00336"></a><span class="lineno">  336</span>&#160;  }</div><div class="line"><a name="l00337"></a><span class="lineno">  337</span>&#160;  <span class="keywordflow">else</span></div><div class="line"><a name="l00338"></a><span class="lineno">  338</span>&#160;  {</div><div class="line"><a name="l00339"></a><span class="lineno">  339</span>&#160;    <span class="comment">/* Disable the selected DMA interrupts */</span></div><div class="line"><a name="l00340"></a><span class="lineno">  340</span>&#160;    DMAy_Channelx-&gt;<a class="code" href="struct_d_m_a___channel___type_def.html#aa4938d438293f76ff6d9a262715c23eb">CCR</a> &amp;= ~DMA_IT;</div><div class="line"><a name="l00341"></a><span class="lineno">  341</span>&#160;  }</div><div class="line"><a name="l00342"></a><span class="lineno">  342</span>&#160;}</div><div class="line"><a name="l00343"></a><span class="lineno">  343</span>&#160;</div><div class="line"><a name="l00353"></a><span class="lineno"><a class="line" href="group___d_m_a___private___functions.html#gade5d9e532814eaa46514cb385fdff709">  353</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="group___d_m_a___private___functions.html#gade5d9e532814eaa46514cb385fdff709">DMA_SetCurrDataCounter</a>(<a class="code" href="struct_d_m_a___channel___type_def.html">DMA_Channel_TypeDef</a>* DMAy_Channelx, uint16_t DataNumber)</div><div class="line"><a name="l00354"></a><span class="lineno">  354</span>&#160;{</div><div class="line"><a name="l00355"></a><span class="lineno">  355</span>&#160;  <span class="comment">/* Check the parameters */</span></div><div class="line"><a name="l00356"></a><span class="lineno">  356</span>&#160;  <a class="code" href="stm32f10x__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group___d_m_a___exported___constants.html#gabcab9fa1c48b148703a8f41c1d99e0c8">IS_DMA_ALL_PERIPH</a>(DMAy_Channelx));</div><div class="line"><a name="l00357"></a><span class="lineno">  357</span>&#160;  </div><div class="line"><a name="l00358"></a><span class="lineno">  358</span>&#160;<span class="comment">/*--------------------------- DMAy Channelx CNDTR Configuration ---------------*/</span></div><div class="line"><a name="l00359"></a><span class="lineno">  359</span>&#160;  <span class="comment">/* Write to DMAy Channelx CNDTR */</span></div><div class="line"><a name="l00360"></a><span class="lineno">  360</span>&#160;  DMAy_Channelx-&gt;<a class="code" href="struct_d_m_a___channel___type_def.html#af1c675e412fb96e38b6b4630b88c5676">CNDTR</a> = DataNumber;  </div><div class="line"><a name="l00361"></a><span class="lineno">  361</span>&#160;}</div><div class="line"><a name="l00362"></a><span class="lineno">  362</span>&#160;</div><div class="line"><a name="l00371"></a><span class="lineno"><a class="line" href="group___d_m_a___private___functions.html#ga511b4c402d1ff32d53f28736956cac5d">  371</a></span>&#160;uint16_t <a class="code" href="group___d_m_a___private___functions.html#ga511b4c402d1ff32d53f28736956cac5d">DMA_GetCurrDataCounter</a>(<a class="code" href="struct_d_m_a___channel___type_def.html">DMA_Channel_TypeDef</a>* DMAy_Channelx)</div><div class="line"><a name="l00372"></a><span class="lineno">  372</span>&#160;{</div><div class="line"><a name="l00373"></a><span class="lineno">  373</span>&#160;  <span class="comment">/* Check the parameters */</span></div><div class="line"><a name="l00374"></a><span class="lineno">  374</span>&#160;  <a class="code" href="stm32f10x__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group___d_m_a___exported___constants.html#gabcab9fa1c48b148703a8f41c1d99e0c8">IS_DMA_ALL_PERIPH</a>(DMAy_Channelx));</div><div class="line"><a name="l00375"></a><span class="lineno">  375</span>&#160;  <span class="comment">/* Return the number of remaining data units for DMAy Channelx */</span></div><div class="line"><a name="l00376"></a><span class="lineno">  376</span>&#160;  <span class="keywordflow">return</span> ((uint16_t)(DMAy_Channelx-&gt;<a class="code" href="struct_d_m_a___channel___type_def.html#af1c675e412fb96e38b6b4630b88c5676">CNDTR</a>));</div><div class="line"><a name="l00377"></a><span class="lineno">  377</span>&#160;}</div><div class="line"><a name="l00378"></a><span class="lineno">  378</span>&#160;</div><div class="line"><a name="l00433"></a><span class="lineno"><a class="line" href="group___d_m_a___private___functions.html#gafb30b7a891834c267eefd5d30b688a9f">  433</a></span>&#160;<a class="code" href="group___exported__types.html#ga89136caac2e14c55151f527ac02daaff">FlagStatus</a> <a class="code" href="group___d_m_a___private___functions.html#gafb30b7a891834c267eefd5d30b688a9f">DMA_GetFlagStatus</a>(uint32_t DMAy_FLAG)</div><div class="line"><a name="l00434"></a><span class="lineno">  434</span>&#160;{</div><div class="line"><a name="l00435"></a><span class="lineno">  435</span>&#160;  <a class="code" href="group___exported__types.html#ga89136caac2e14c55151f527ac02daaff">FlagStatus</a> bitstatus = <a class="code" href="group___exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a>;</div><div class="line"><a name="l00436"></a><span class="lineno">  436</span>&#160;  uint32_t tmpreg = 0;</div><div class="line"><a name="l00437"></a><span class="lineno">  437</span>&#160;  </div><div class="line"><a name="l00438"></a><span class="lineno">  438</span>&#160;  <span class="comment">/* Check the parameters */</span></div><div class="line"><a name="l00439"></a><span class="lineno">  439</span>&#160;  <a class="code" href="stm32f10x__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group___d_m_a__flags__definition.html#ga98e421aa0a15fbeecb4cab3612985676">IS_DMA_GET_FLAG</a>(DMAy_FLAG));</div><div class="line"><a name="l00440"></a><span class="lineno">  440</span>&#160;</div><div class="line"><a name="l00441"></a><span class="lineno">  441</span>&#160;  <span class="comment">/* Calculate the used DMAy */</span></div><div class="line"><a name="l00442"></a><span class="lineno">  442</span>&#160;  <span class="keywordflow">if</span> ((DMAy_FLAG &amp; <a class="code" href="group___d_m_a___private___defines.html#ga2be62bf481cd44de9ab604efe5595ff6">FLAG_Mask</a>) != (uint32_t)<a class="code" href="group___exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a>)</div><div class="line"><a name="l00443"></a><span class="lineno">  443</span>&#160;  {</div><div class="line"><a name="l00444"></a><span class="lineno">  444</span>&#160;    <span class="comment">/* Get DMA2 ISR register value */</span></div><div class="line"><a name="l00445"></a><span class="lineno">  445</span>&#160;    tmpreg = <a class="code" href="group___peripheral__declaration.html#ga506520140eec1708bc7570c49bdf972d">DMA2</a>-&gt;ISR ;</div><div class="line"><a name="l00446"></a><span class="lineno">  446</span>&#160;  }</div><div class="line"><a name="l00447"></a><span class="lineno">  447</span>&#160;  <span class="keywordflow">else</span></div><div class="line"><a name="l00448"></a><span class="lineno">  448</span>&#160;  {</div><div class="line"><a name="l00449"></a><span class="lineno">  449</span>&#160;    <span class="comment">/* Get DMA1 ISR register value */</span></div><div class="line"><a name="l00450"></a><span class="lineno">  450</span>&#160;    tmpreg = <a class="code" href="group___peripheral__declaration.html#gacc16d2a5937f7585320a98f7f6b578f9">DMA1</a>-&gt;ISR ;</div><div class="line"><a name="l00451"></a><span class="lineno">  451</span>&#160;  }</div><div class="line"><a name="l00452"></a><span class="lineno">  452</span>&#160;</div><div class="line"><a name="l00453"></a><span class="lineno">  453</span>&#160;  <span class="comment">/* Check the status of the specified DMAy flag */</span></div><div class="line"><a name="l00454"></a><span class="lineno">  454</span>&#160;  <span class="keywordflow">if</span> ((tmpreg &amp; DMAy_FLAG) != (uint32_t)RESET)</div><div class="line"><a name="l00455"></a><span class="lineno">  455</span>&#160;  {</div><div class="line"><a name="l00456"></a><span class="lineno">  456</span>&#160;    <span class="comment">/* DMAy_FLAG is set */</span></div><div class="line"><a name="l00457"></a><span class="lineno">  457</span>&#160;    bitstatus = <a class="code" href="group___exported__types.html#gga89136caac2e14c55151f527ac02daaffab44c8101cc294c074709ec1b14211792">SET</a>;</div><div class="line"><a name="l00458"></a><span class="lineno">  458</span>&#160;  }</div><div class="line"><a name="l00459"></a><span class="lineno">  459</span>&#160;  <span class="keywordflow">else</span></div><div class="line"><a name="l00460"></a><span class="lineno">  460</span>&#160;  {</div><div class="line"><a name="l00461"></a><span class="lineno">  461</span>&#160;    <span class="comment">/* DMAy_FLAG is reset */</span></div><div class="line"><a name="l00462"></a><span class="lineno">  462</span>&#160;    bitstatus = <a class="code" href="group___exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a>;</div><div class="line"><a name="l00463"></a><span class="lineno">  463</span>&#160;  }</div><div class="line"><a name="l00464"></a><span class="lineno">  464</span>&#160;  </div><div class="line"><a name="l00465"></a><span class="lineno">  465</span>&#160;  <span class="comment">/* Return the DMAy_FLAG status */</span></div><div class="line"><a name="l00466"></a><span class="lineno">  466</span>&#160;  <span class="keywordflow">return</span>  bitstatus;</div><div class="line"><a name="l00467"></a><span class="lineno">  467</span>&#160;}</div><div class="line"><a name="l00468"></a><span class="lineno">  468</span>&#160;</div><div class="line"><a name="l00523"></a><span class="lineno"><a class="line" href="group___d_m_a___private___functions.html#ga25cdca360f309c8ceb7c206cd9ad9119">  523</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="group___d_m_a___private___functions.html#ga25cdca360f309c8ceb7c206cd9ad9119">DMA_ClearFlag</a>(uint32_t DMAy_FLAG)</div><div class="line"><a name="l00524"></a><span class="lineno">  524</span>&#160;{</div><div class="line"><a name="l00525"></a><span class="lineno">  525</span>&#160;  <span class="comment">/* Check the parameters */</span></div><div class="line"><a name="l00526"></a><span class="lineno">  526</span>&#160;  <a class="code" href="stm32f10x__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group___d_m_a__flags__definition.html#ga4b33e418489c9a3c9adcbdbaca93e4a3">IS_DMA_CLEAR_FLAG</a>(DMAy_FLAG));</div><div class="line"><a name="l00527"></a><span class="lineno">  527</span>&#160;</div><div class="line"><a name="l00528"></a><span class="lineno">  528</span>&#160;  <span class="comment">/* Calculate the used DMAy */</span></div><div class="line"><a name="l00529"></a><span class="lineno">  529</span>&#160;  <span class="keywordflow">if</span> ((DMAy_FLAG &amp; <a class="code" href="group___d_m_a___private___defines.html#ga2be62bf481cd44de9ab604efe5595ff6">FLAG_Mask</a>) != (uint32_t)<a class="code" href="group___exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a>)</div><div class="line"><a name="l00530"></a><span class="lineno">  530</span>&#160;  {</div><div class="line"><a name="l00531"></a><span class="lineno">  531</span>&#160;    <span class="comment">/* Clear the selected DMAy flags */</span></div><div class="line"><a name="l00532"></a><span class="lineno">  532</span>&#160;    <a class="code" href="group___peripheral__declaration.html#ga506520140eec1708bc7570c49bdf972d">DMA2</a>-&gt;IFCR = DMAy_FLAG;</div><div class="line"><a name="l00533"></a><span class="lineno">  533</span>&#160;  }</div><div class="line"><a name="l00534"></a><span class="lineno">  534</span>&#160;  <span class="keywordflow">else</span></div><div class="line"><a name="l00535"></a><span class="lineno">  535</span>&#160;  {</div><div class="line"><a name="l00536"></a><span class="lineno">  536</span>&#160;    <span class="comment">/* Clear the selected DMAy flags */</span></div><div class="line"><a name="l00537"></a><span class="lineno">  537</span>&#160;    <a class="code" href="group___peripheral__declaration.html#gacc16d2a5937f7585320a98f7f6b578f9">DMA1</a>-&gt;IFCR = DMAy_FLAG;</div><div class="line"><a name="l00538"></a><span class="lineno">  538</span>&#160;  }</div><div class="line"><a name="l00539"></a><span class="lineno">  539</span>&#160;}</div><div class="line"><a name="l00540"></a><span class="lineno">  540</span>&#160;</div><div class="line"><a name="l00595"></a><span class="lineno"><a class="line" href="group___d_m_a___private___functions.html#ga9287331247150fe84d03ecd7ad8adb52">  595</a></span>&#160;<a class="code" href="group___exported__types.html#gaacbd7ed539db0aacd973a0f6eca34074">ITStatus</a> <a class="code" href="group___d_m_a___private___functions.html#ga9287331247150fe84d03ecd7ad8adb52">DMA_GetITStatus</a>(uint32_t DMAy_IT)</div><div class="line"><a name="l00596"></a><span class="lineno">  596</span>&#160;{</div><div class="line"><a name="l00597"></a><span class="lineno">  597</span>&#160;  <a class="code" href="group___exported__types.html#gaacbd7ed539db0aacd973a0f6eca34074">ITStatus</a> bitstatus = <a class="code" href="group___exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a>;</div><div class="line"><a name="l00598"></a><span class="lineno">  598</span>&#160;  uint32_t tmpreg = 0;</div><div class="line"><a name="l00599"></a><span class="lineno">  599</span>&#160;</div><div class="line"><a name="l00600"></a><span class="lineno">  600</span>&#160;  <span class="comment">/* Check the parameters */</span></div><div class="line"><a name="l00601"></a><span class="lineno">  601</span>&#160;  <a class="code" href="stm32f10x__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group___d_m_a__interrupts__definition.html#gaaafa1bd74bc5e78e276c731faa8eed22">IS_DMA_GET_IT</a>(DMAy_IT));</div><div class="line"><a name="l00602"></a><span class="lineno">  602</span>&#160;</div><div class="line"><a name="l00603"></a><span class="lineno">  603</span>&#160;  <span class="comment">/* Calculate the used DMA */</span></div><div class="line"><a name="l00604"></a><span class="lineno">  604</span>&#160;  <span class="keywordflow">if</span> ((DMAy_IT &amp; <a class="code" href="group___d_m_a___private___defines.html#ga2be62bf481cd44de9ab604efe5595ff6">FLAG_Mask</a>) != (uint32_t)<a class="code" href="group___exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a>)</div><div class="line"><a name="l00605"></a><span class="lineno">  605</span>&#160;  {</div><div class="line"><a name="l00606"></a><span class="lineno">  606</span>&#160;    <span class="comment">/* Get DMA2 ISR register value */</span></div><div class="line"><a name="l00607"></a><span class="lineno">  607</span>&#160;    tmpreg = <a class="code" href="group___peripheral__declaration.html#ga506520140eec1708bc7570c49bdf972d">DMA2</a>-&gt;ISR;</div><div class="line"><a name="l00608"></a><span class="lineno">  608</span>&#160;  }</div><div class="line"><a name="l00609"></a><span class="lineno">  609</span>&#160;  <span class="keywordflow">else</span></div><div class="line"><a name="l00610"></a><span class="lineno">  610</span>&#160;  {</div><div class="line"><a name="l00611"></a><span class="lineno">  611</span>&#160;    <span class="comment">/* Get DMA1 ISR register value */</span></div><div class="line"><a name="l00612"></a><span class="lineno">  612</span>&#160;    tmpreg = <a class="code" href="group___peripheral__declaration.html#gacc16d2a5937f7585320a98f7f6b578f9">DMA1</a>-&gt;ISR;</div><div class="line"><a name="l00613"></a><span class="lineno">  613</span>&#160;  }</div><div class="line"><a name="l00614"></a><span class="lineno">  614</span>&#160;</div><div class="line"><a name="l00615"></a><span class="lineno">  615</span>&#160;  <span class="comment">/* Check the status of the specified DMAy interrupt */</span></div><div class="line"><a name="l00616"></a><span class="lineno">  616</span>&#160;  <span class="keywordflow">if</span> ((tmpreg &amp; DMAy_IT) != (uint32_t)RESET)</div><div class="line"><a name="l00617"></a><span class="lineno">  617</span>&#160;  {</div><div class="line"><a name="l00618"></a><span class="lineno">  618</span>&#160;    <span class="comment">/* DMAy_IT is set */</span></div><div class="line"><a name="l00619"></a><span class="lineno">  619</span>&#160;    bitstatus = <a class="code" href="group___exported__types.html#gga89136caac2e14c55151f527ac02daaffab44c8101cc294c074709ec1b14211792">SET</a>;</div><div class="line"><a name="l00620"></a><span class="lineno">  620</span>&#160;  }</div><div class="line"><a name="l00621"></a><span class="lineno">  621</span>&#160;  <span class="keywordflow">else</span></div><div class="line"><a name="l00622"></a><span class="lineno">  622</span>&#160;  {</div><div class="line"><a name="l00623"></a><span class="lineno">  623</span>&#160;    <span class="comment">/* DMAy_IT is reset */</span></div><div class="line"><a name="l00624"></a><span class="lineno">  624</span>&#160;    bitstatus = <a class="code" href="group___exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a>;</div><div class="line"><a name="l00625"></a><span class="lineno">  625</span>&#160;  }</div><div class="line"><a name="l00626"></a><span class="lineno">  626</span>&#160;  <span class="comment">/* Return the DMA_IT status */</span></div><div class="line"><a name="l00627"></a><span class="lineno">  627</span>&#160;  <span class="keywordflow">return</span>  bitstatus;</div><div class="line"><a name="l00628"></a><span class="lineno">  628</span>&#160;}</div><div class="line"><a name="l00629"></a><span class="lineno">  629</span>&#160;</div><div class="line"><a name="l00684"></a><span class="lineno"><a class="line" href="group___d_m_a___private___functions.html#ga91a7340e5b334a942f3eb1e05ed5f67a">  684</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="group___d_m_a___private___functions.html#ga91a7340e5b334a942f3eb1e05ed5f67a">DMA_ClearITPendingBit</a>(uint32_t DMAy_IT)</div><div class="line"><a name="l00685"></a><span class="lineno">  685</span>&#160;{</div><div class="line"><a name="l00686"></a><span class="lineno">  686</span>&#160;  <span class="comment">/* Check the parameters */</span></div><div class="line"><a name="l00687"></a><span class="lineno">  687</span>&#160;  <a class="code" href="stm32f10x__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group___d_m_a__interrupts__definition.html#ga390481b083355ed774b04f70a42f0dfb">IS_DMA_CLEAR_IT</a>(DMAy_IT));</div><div class="line"><a name="l00688"></a><span class="lineno">  688</span>&#160;</div><div class="line"><a name="l00689"></a><span class="lineno">  689</span>&#160;  <span class="comment">/* Calculate the used DMAy */</span></div><div class="line"><a name="l00690"></a><span class="lineno">  690</span>&#160;  <span class="keywordflow">if</span> ((DMAy_IT &amp; <a class="code" href="group___d_m_a___private___defines.html#ga2be62bf481cd44de9ab604efe5595ff6">FLAG_Mask</a>) != (uint32_t)<a class="code" href="group___exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a>)</div><div class="line"><a name="l00691"></a><span class="lineno">  691</span>&#160;  {</div><div class="line"><a name="l00692"></a><span class="lineno">  692</span>&#160;    <span class="comment">/* Clear the selected DMAy interrupt pending bits */</span></div><div class="line"><a name="l00693"></a><span class="lineno">  693</span>&#160;    <a class="code" href="group___peripheral__declaration.html#ga506520140eec1708bc7570c49bdf972d">DMA2</a>-&gt;IFCR = DMAy_IT;</div><div class="line"><a name="l00694"></a><span class="lineno">  694</span>&#160;  }</div><div class="line"><a name="l00695"></a><span class="lineno">  695</span>&#160;  <span class="keywordflow">else</span></div><div class="line"><a name="l00696"></a><span class="lineno">  696</span>&#160;  {</div><div class="line"><a name="l00697"></a><span class="lineno">  697</span>&#160;    <span class="comment">/* Clear the selected DMAy interrupt pending bits */</span></div><div class="line"><a name="l00698"></a><span class="lineno">  698</span>&#160;    <a class="code" href="group___peripheral__declaration.html#gacc16d2a5937f7585320a98f7f6b578f9">DMA1</a>-&gt;IFCR = DMAy_IT;</div><div class="line"><a name="l00699"></a><span class="lineno">  699</span>&#160;  }</div><div class="line"><a name="l00700"></a><span class="lineno">  700</span>&#160;}</div><div class="line"><a name="l00701"></a><span class="lineno">  701</span>&#160;</div><div class="line"><a name="l00714"></a><span class="lineno">  714</span>&#160;<span class="comment">/******************* (C) COPYRIGHT 2011 STMicroelectronics *****END OF FILE****/</span></div><div class="ttc" id="group___d_m_a___private___functions_html_gafb30b7a891834c267eefd5d30b688a9f"><div class="ttname"><a href="group___d_m_a___private___functions.html#gafb30b7a891834c267eefd5d30b688a9f">DMA_GetFlagStatus</a></div><div class="ttdeci">FlagStatus DMA_GetFlagStatus(uint32_t DMAy_FLAG)</div><div class="ttdoc">Checks whether the specified DMAy Channelx flag is set or not. </div><div class="ttdef"><b>Definition:</b> <a href="stm32f10x__dma_8c_source.html#l00433">stm32f10x_dma.c:433</a></div></div>
<div class="ttc" id="group___peripheral__declaration_html_ga506520140eec1708bc7570c49bdf972d"><div class="ttname"><a href="group___peripheral__declaration.html#ga506520140eec1708bc7570c49bdf972d">DMA2</a></div><div class="ttdeci">#define DMA2</div><div class="ttdef"><b>Definition:</b> <a href="stm32f10x_8h_source.html#l01430">stm32f10x.h:1430</a></div></div>
<div class="ttc" id="group___peripheral__declaration_html_ga06ff98ddef3c962795d2e2444004abff"><div class="ttname"><a href="group___peripheral__declaration.html#ga06ff98ddef3c962795d2e2444004abff">DMA1_Channel5</a></div><div class="ttdeci">#define DMA1_Channel5</div><div class="ttdef"><b>Definition:</b> <a href="stm32f10x_8h_source.html#l01435">stm32f10x.h:1435</a></div></div>
<div class="ttc" id="group___d_m_a__circular__normal__mode_html_ga36400f5b5095f1102ede4760d7a5959c"><div class="ttname"><a href="group___d_m_a__circular__normal__mode.html#ga36400f5b5095f1102ede4760d7a5959c">DMA_Mode_Normal</a></div><div class="ttdeci">#define DMA_Mode_Normal</div><div class="ttdef"><b>Definition:</b> <a href="stm32f10x__dma_8h_source.html#l00177">stm32f10x_dma.h:177</a></div></div>
<div class="ttc" id="group___d_m_a__peripheral__data__size_html_gad7916e0ae55cdf5efdfa68a09a028037"><div class="ttname"><a href="group___d_m_a__peripheral__data__size.html#gad7916e0ae55cdf5efdfa68a09a028037">IS_DMA_PERIPHERAL_DATA_SIZE</a></div><div class="ttdeci">#define IS_DMA_PERIPHERAL_DATA_SIZE(SIZE)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f10x__dma_8h_source.html#l00151">stm32f10x_dma.h:151</a></div></div>
<div class="ttc" id="group___d_m_a__priority__level_html_gaf414e0aa8dd42aee6f83f88ab6175179"><div class="ttname"><a href="group___d_m_a__priority__level.html#gaf414e0aa8dd42aee6f83f88ab6175179">DMA_Priority_Low</a></div><div class="ttdeci">#define DMA_Priority_Low</div><div class="ttdef"><b>Definition:</b> <a href="stm32f10x__dma_8h_source.html#l00190">stm32f10x_dma.h:190</a></div></div>
<div class="ttc" id="group___d_m_a__peripheral__data__size_html_ga7577035ae4ff413164000227a8cea346"><div class="ttname"><a href="group___d_m_a__peripheral__data__size.html#ga7577035ae4ff413164000227a8cea346">DMA_PeripheralDataSize_Byte</a></div><div class="ttdeci">#define DMA_PeripheralDataSize_Byte</div><div class="ttdef"><b>Definition:</b> <a href="stm32f10x__dma_8h_source.html#l00148">stm32f10x_dma.h:148</a></div></div>
<div class="ttc" id="group___d_m_a___private___functions_html_ga21ca0d50b13e502db5ab5feb484f9ece"><div class="ttname"><a href="group___d_m_a___private___functions.html#ga21ca0d50b13e502db5ab5feb484f9ece">DMA_DeInit</a></div><div class="ttdeci">void DMA_DeInit(DMA_Channel_TypeDef *DMAy_Channelx)</div><div class="ttdoc">Deinitializes the DMAy Channelx registers to their default reset values. </div><div class="ttdef"><b>Definition:</b> <a href="stm32f10x__dma_8c_source.html#l00108">stm32f10x_dma.c:108</a></div></div>
<div class="ttc" id="struct_d_m_a___init_type_def_html_afb46aaadfb80a7e19277c868bd252554"><div class="ttname"><a href="struct_d_m_a___init_type_def.html#afb46aaadfb80a7e19277c868bd252554">DMA_InitTypeDef::DMA_PeripheralDataSize</a></div><div class="ttdeci">uint32_t DMA_PeripheralDataSize</div><div class="ttdef"><b>Definition:</b> <a href="stm32f10x__dma_8h_source.html#l00069">stm32f10x_dma.h:69</a></div></div>
<div class="ttc" id="struct_d_m_a___init_type_def_html_aaf69c680a297ec01a2ed613289e691a1"><div class="ttname"><a href="struct_d_m_a___init_type_def.html#aaf69c680a297ec01a2ed613289e691a1">DMA_InitTypeDef::DMA_MemoryInc</a></div><div class="ttdeci">uint32_t DMA_MemoryInc</div><div class="ttdef"><b>Definition:</b> <a href="stm32f10x__dma_8h_source.html#l00066">stm32f10x_dma.h:66</a></div></div>
<div class="ttc" id="group___peripheral__declaration_html_ga612b396657695191ad740b0b59bc9f12"><div class="ttname"><a href="group___peripheral__declaration.html#ga612b396657695191ad740b0b59bc9f12">DMA2_Channel4</a></div><div class="ttdeci">#define DMA2_Channel4</div><div class="ttdef"><b>Definition:</b> <a href="stm32f10x_8h_source.html#l01441">stm32f10x.h:1441</a></div></div>
<div class="ttc" id="group___d_m_a___exported___constants_html_gabcab9fa1c48b148703a8f41c1d99e0c8"><div class="ttname"><a href="group___d_m_a___exported___constants.html#gabcab9fa1c48b148703a8f41c1d99e0c8">IS_DMA_ALL_PERIPH</a></div><div class="ttdeci">#define IS_DMA_ALL_PERIPH(PERIPH)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f10x__dma_8h_source.html#l00095">stm32f10x_dma.h:95</a></div></div>
<div class="ttc" id="group___exported__types_html_gaacbd7ed539db0aacd973a0f6eca34074"><div class="ttname"><a href="group___exported__types.html#gaacbd7ed539db0aacd973a0f6eca34074">ITStatus</a></div><div class="ttdeci">enum FlagStatus ITStatus</div></div>
<div class="ttc" id="group___d_m_a___private___defines_html_gae844f9b933a07a6f75472c3f849cbb5c"><div class="ttname"><a href="group___d_m_a___private___defines.html#gae844f9b933a07a6f75472c3f849cbb5c">DMA2_Channel4_IT_Mask</a></div><div class="ttdeci">#define DMA2_Channel4_IT_Mask</div><div class="ttdef"><b>Definition:</b> <a href="stm32f10x__dma_8c_source.html#l00060">stm32f10x_dma.c:60</a></div></div>
<div class="ttc" id="group___d_m_a___private___functions_html_ga511b4c402d1ff32d53f28736956cac5d"><div class="ttname"><a href="group___d_m_a___private___functions.html#ga511b4c402d1ff32d53f28736956cac5d">DMA_GetCurrDataCounter</a></div><div class="ttdeci">uint16_t DMA_GetCurrDataCounter(DMA_Channel_TypeDef *DMAy_Channelx)</div><div class="ttdoc">Returns the number of remaining data units in the current DMAy Channelx transfer. ...</div><div class="ttdef"><b>Definition:</b> <a href="stm32f10x__dma_8c_source.html#l00371">stm32f10x_dma.c:371</a></div></div>
<div class="ttc" id="group___d_m_a__memory__data__size_html_gad6093bccb60ff9adf81e21c73c58ba17"><div class="ttname"><a href="group___d_m_a__memory__data__size.html#gad6093bccb60ff9adf81e21c73c58ba17">DMA_MemoryDataSize_Byte</a></div><div class="ttdeci">#define DMA_MemoryDataSize_Byte</div><div class="ttdef"><b>Definition:</b> <a href="stm32f10x__dma_8h_source.html#l00162">stm32f10x_dma.h:162</a></div></div>
<div class="ttc" id="group___d_m_a___private___defines_html_ga76177263f2b9878765606f3bb8b9cc64"><div class="ttname"><a href="group___d_m_a___private___defines.html#ga76177263f2b9878765606f3bb8b9cc64">DMA1_Channel1_IT_Mask</a></div><div class="ttdeci">#define DMA1_Channel1_IT_Mask</div><div class="ttdef"><b>Definition:</b> <a href="stm32f10x__dma_8c_source.html#l00048">stm32f10x_dma.c:48</a></div></div>
<div class="ttc" id="struct_d_m_a___channel___type_def_html_a8ce1c9c2742eaaa0e97ddbb3a06154cc"><div class="ttname"><a href="struct_d_m_a___channel___type_def.html#a8ce1c9c2742eaaa0e97ddbb3a06154cc">DMA_Channel_TypeDef::CPAR</a></div><div class="ttdeci">__IO uint32_t CPAR</div><div class="ttdef"><b>Definition:</b> <a href="stm32f10x_8h_source.html#l00802">stm32f10x.h:802</a></div></div>
<div class="ttc" id="group___d_m_a___private___functions_html_ga9287331247150fe84d03ecd7ad8adb52"><div class="ttname"><a href="group___d_m_a___private___functions.html#ga9287331247150fe84d03ecd7ad8adb52">DMA_GetITStatus</a></div><div class="ttdeci">ITStatus DMA_GetITStatus(uint32_t DMAy_IT)</div><div class="ttdoc">Checks whether the specified DMAy Channelx interrupt has occurred or not. </div><div class="ttdef"><b>Definition:</b> <a href="stm32f10x__dma_8c_source.html#l00595">stm32f10x_dma.c:595</a></div></div>
<div class="ttc" id="struct_d_m_a___channel___type_def_html"><div class="ttname"><a href="struct_d_m_a___channel___type_def.html">DMA_Channel_TypeDef</a></div><div class="ttdoc">DMA Controller. </div><div class="ttdef"><b>Definition:</b> <a href="stm32f10x_8h_source.html#l00798">stm32f10x.h:798</a></div></div>
<div class="ttc" id="group___d_m_a___private___defines_html_gac2c71cc75907c7c3467907e766dc4188"><div class="ttname"><a href="group___d_m_a___private___defines.html#gac2c71cc75907c7c3467907e766dc4188">CCR_CLEAR_Mask</a></div><div class="ttdeci">#define CCR_CLEAR_Mask</div><div class="ttdef"><b>Definition:</b> <a href="stm32f10x__dma_8c_source.html#l00067">stm32f10x_dma.c:67</a></div></div>
<div class="ttc" id="group___exported__types_html_gga89136caac2e14c55151f527ac02daaffab44c8101cc294c074709ec1b14211792"><div class="ttname"><a href="group___exported__types.html#gga89136caac2e14c55151f527ac02daaffab44c8101cc294c074709ec1b14211792">SET</a></div><div class="ttdef"><b>Definition:</b> <a href="stm32f10x_8h_source.html#l00519">stm32f10x.h:519</a></div></div>
<div class="ttc" id="group___d_m_a__memory__data__size_html_gac9e3748cebcb16d4ae4206d562bc804c"><div class="ttname"><a href="group___d_m_a__memory__data__size.html#gac9e3748cebcb16d4ae4206d562bc804c">IS_DMA_MEMORY_DATA_SIZE</a></div><div class="ttdeci">#define IS_DMA_MEMORY_DATA_SIZE(SIZE)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f10x__dma_8h_source.html#l00165">stm32f10x_dma.h:165</a></div></div>
<div class="ttc" id="group___peripheral__declaration_html_ga316024020799373b9d8e35c316c74f24"><div class="ttname"><a href="group___peripheral__declaration.html#ga316024020799373b9d8e35c316c74f24">DMA2_Channel2</a></div><div class="ttdeci">#define DMA2_Channel2</div><div class="ttdef"><b>Definition:</b> <a href="stm32f10x_8h_source.html#l01439">stm32f10x.h:1439</a></div></div>
<div class="ttc" id="group___peripheral__declaration_html_gac013c4376e4797831b5ddd2a09519df8"><div class="ttname"><a href="group___peripheral__declaration.html#gac013c4376e4797831b5ddd2a09519df8">DMA1_Channel6</a></div><div class="ttdeci">#define DMA1_Channel6</div><div class="ttdef"><b>Definition:</b> <a href="stm32f10x_8h_source.html#l01436">stm32f10x.h:1436</a></div></div>
<div class="ttc" id="group___d_m_a__flags__definition_html_ga98e421aa0a15fbeecb4cab3612985676"><div class="ttname"><a href="group___d_m_a__flags__definition.html#ga98e421aa0a15fbeecb4cab3612985676">IS_DMA_GET_FLAG</a></div><div class="ttdeci">#define IS_DMA_GET_FLAG(FLAG)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f10x__dma_8h_source.html#l00356">stm32f10x_dma.h:356</a></div></div>
<div class="ttc" id="group___d_m_a__memory__to__memory_html_gae0241d6265efc45f87b113cf44e50c06"><div class="ttname"><a href="group___d_m_a__memory__to__memory.html#gae0241d6265efc45f87b113cf44e50c06">IS_DMA_M2M_STATE</a></div><div class="ttdeci">#define IS_DMA_M2M_STATE(STATE)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f10x__dma_8h_source.html#l00205">stm32f10x_dma.h:205</a></div></div>
<div class="ttc" id="group___d_m_a___private___defines_html_gaedaf3e94d362754266807d6ccbab2e3e"><div class="ttname"><a href="group___d_m_a___private___defines.html#gaedaf3e94d362754266807d6ccbab2e3e">DMA2_Channel5_IT_Mask</a></div><div class="ttdeci">#define DMA2_Channel5_IT_Mask</div><div class="ttdef"><b>Definition:</b> <a href="stm32f10x__dma_8c_source.html#l00061">stm32f10x_dma.c:61</a></div></div>
<div class="ttc" id="struct_d_m_a___init_type_def_html_a999df57215b28b3b1b3b6836c4952ca5"><div class="ttname"><a href="struct_d_m_a___init_type_def.html#a999df57215b28b3b1b3b6836c4952ca5">DMA_InitTypeDef::DMA_BufferSize</a></div><div class="ttdeci">uint32_t DMA_BufferSize</div><div class="ttdef"><b>Definition:</b> <a href="stm32f10x__dma_8h_source.html#l00059">stm32f10x_dma.h:59</a></div></div>
<div class="ttc" id="group___d_m_a___private___defines_html_ga93ffc8595a8b0f1410b9e8a348fcd480"><div class="ttname"><a href="group___d_m_a___private___defines.html#ga93ffc8595a8b0f1410b9e8a348fcd480">DMA2_Channel2_IT_Mask</a></div><div class="ttdeci">#define DMA2_Channel2_IT_Mask</div><div class="ttdef"><b>Definition:</b> <a href="stm32f10x__dma_8c_source.html#l00058">stm32f10x_dma.c:58</a></div></div>
<div class="ttc" id="group___d_m_a___private___defines_html_ga510bb442153092ff35e73dcaa845d8d1"><div class="ttname"><a href="group___d_m_a___private___defines.html#ga510bb442153092ff35e73dcaa845d8d1">DMA1_Channel7_IT_Mask</a></div><div class="ttdeci">#define DMA1_Channel7_IT_Mask</div><div class="ttdef"><b>Definition:</b> <a href="stm32f10x__dma_8c_source.html#l00054">stm32f10x_dma.c:54</a></div></div>
<div class="ttc" id="group___d_m_a__memory__incremented__mode_html_ga795a277c997048783a383b026f19a5ab"><div class="ttname"><a href="group___d_m_a__memory__incremented__mode.html#ga795a277c997048783a383b026f19a5ab">DMA_MemoryInc_Disable</a></div><div class="ttdeci">#define DMA_MemoryInc_Disable</div><div class="ttdef"><b>Definition:</b> <a href="stm32f10x__dma_8h_source.html#l00137">stm32f10x_dma.h:137</a></div></div>
<div class="ttc" id="group___d_m_a___private___functions_html_ga0bb60360be9cd57f96399be2f3b5eb2b"><div class="ttname"><a href="group___d_m_a___private___functions.html#ga0bb60360be9cd57f96399be2f3b5eb2b">DMA_ITConfig</a></div><div class="ttdeci">void DMA_ITConfig(DMA_Channel_TypeDef *DMAy_Channelx, uint32_t DMA_IT, FunctionalState NewState)</div><div class="ttdoc">Enables or disables the specified DMAy Channelx interrupts. </div><div class="ttdef"><b>Definition:</b> <a href="stm32f10x__dma_8c_source.html#l00326">stm32f10x_dma.c:326</a></div></div>
<div class="ttc" id="group___d_m_a__peripheral__incremented__mode_html_ga0fe3ff9c67bec802dd239fd17c3dbd31"><div class="ttname"><a href="group___d_m_a__peripheral__incremented__mode.html#ga0fe3ff9c67bec802dd239fd17c3dbd31">DMA_PeripheralInc_Disable</a></div><div class="ttdeci">#define DMA_PeripheralInc_Disable</div><div class="ttdef"><b>Definition:</b> <a href="stm32f10x__dma_8h_source.html#l00125">stm32f10x_dma.h:125</a></div></div>
<div class="ttc" id="group___exported__types_html_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05"><div class="ttname"><a href="group___exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a></div><div class="ttdef"><b>Definition:</b> <a href="stm32f10x_8h_source.html#l00519">stm32f10x.h:519</a></div></div>
<div class="ttc" id="group___d_m_a___private___functions_html_gade5d9e532814eaa46514cb385fdff709"><div class="ttname"><a href="group___d_m_a___private___functions.html#gade5d9e532814eaa46514cb385fdff709">DMA_SetCurrDataCounter</a></div><div class="ttdeci">void DMA_SetCurrDataCounter(DMA_Channel_TypeDef *DMAy_Channelx, uint16_t DataNumber)</div><div class="ttdoc">Sets the number of data units in the current DMAy Channelx transfer. </div><div class="ttdef"><b>Definition:</b> <a href="stm32f10x__dma_8c_source.html#l00353">stm32f10x_dma.c:353</a></div></div>
<div class="ttc" id="group___d_m_a___private___defines_html_ga4d6e7845da3456440a947a86e1827244"><div class="ttname"><a href="group___d_m_a___private___defines.html#ga4d6e7845da3456440a947a86e1827244">DMA1_Channel6_IT_Mask</a></div><div class="ttdeci">#define DMA1_Channel6_IT_Mask</div><div class="ttdef"><b>Definition:</b> <a href="stm32f10x__dma_8c_source.html#l00053">stm32f10x_dma.c:53</a></div></div>
<div class="ttc" id="group___exported__types_html_gac9a7e9a35d2513ec15c3b537aaa4fba1"><div class="ttname"><a href="group___exported__types.html#gac9a7e9a35d2513ec15c3b537aaa4fba1">FunctionalState</a></div><div class="ttdeci">FunctionalState</div><div class="ttdef"><b>Definition:</b> <a href="stm32f10x_8h_source.html#l00521">stm32f10x.h:521</a></div></div>
<div class="ttc" id="group___d_m_a___private___functions_html_ga7c3d1b9dc041f8e5f2cfc8d5dd858278"><div class="ttname"><a href="group___d_m_a___private___functions.html#ga7c3d1b9dc041f8e5f2cfc8d5dd858278">DMA_Init</a></div><div class="ttdeci">void DMA_Init(DMA_Channel_TypeDef *DMAy_Channelx, DMA_InitTypeDef *DMA_InitStruct)</div><div class="ttdoc">Initializes the DMAy Channelx according to the specified parameters in the DMA_InitStruct. </div><div class="ttdef"><b>Definition:</b> <a href="stm32f10x__dma_8c_source.html#l00202">stm32f10x_dma.c:202</a></div></div>
<div class="ttc" id="struct_d_m_a___channel___type_def_html_a7a9886b5f9e0edaf5ced3d1870b33ad7"><div class="ttname"><a href="struct_d_m_a___channel___type_def.html#a7a9886b5f9e0edaf5ced3d1870b33ad7">DMA_Channel_TypeDef::CMAR</a></div><div class="ttdeci">__IO uint32_t CMAR</div><div class="ttdef"><b>Definition:</b> <a href="stm32f10x_8h_source.html#l00803">stm32f10x.h:803</a></div></div>
<div class="ttc" id="struct_d_m_a___init_type_def_html_a57944cc447e6fcde4e9aa6229d3b4c5d"><div class="ttname"><a href="struct_d_m_a___init_type_def.html#a57944cc447e6fcde4e9aa6229d3b4c5d">DMA_InitTypeDef::DMA_M2M</a></div><div class="ttdeci">uint32_t DMA_M2M</div><div class="ttdef"><b>Definition:</b> <a href="stm32f10x__dma_8h_source.html#l00083">stm32f10x_dma.h:83</a></div></div>
<div class="ttc" id="group___d_m_a___private___defines_html_ga2be62bf481cd44de9ab604efe5595ff6"><div class="ttname"><a href="group___d_m_a___private___defines.html#ga2be62bf481cd44de9ab604efe5595ff6">FLAG_Mask</a></div><div class="ttdeci">#define FLAG_Mask</div><div class="ttdef"><b>Definition:</b> <a href="stm32f10x__dma_8c_source.html#l00064">stm32f10x_dma.c:64</a></div></div>
<div class="ttc" id="struct_d_m_a___init_type_def_html"><div class="ttname"><a href="struct_d_m_a___init_type_def.html">DMA_InitTypeDef</a></div><div class="ttdoc">DMA Init structure definition. </div><div class="ttdef"><b>Definition:</b> <a href="stm32f10x__dma_8h_source.html#l00050">stm32f10x_dma.h:50</a></div></div>
<div class="ttc" id="group___d_m_a___private___functions_html_ga8e7cb6b9ae5f142e2961df879cdaba65"><div class="ttname"><a href="group___d_m_a___private___functions.html#ga8e7cb6b9ae5f142e2961df879cdaba65">DMA_Cmd</a></div><div class="ttdeci">void DMA_Cmd(DMA_Channel_TypeDef *DMAy_Channelx, FunctionalState NewState)</div><div class="ttdoc">Enables or disables the specified DMAy Channelx. </div><div class="ttdef"><b>Definition:</b> <a href="stm32f10x__dma_8c_source.html#l00294">stm32f10x_dma.c:294</a></div></div>
<div class="ttc" id="group___peripheral__declaration_html_gad2c42743316bf64da557130061b1f56a"><div class="ttname"><a href="group___peripheral__declaration.html#gad2c42743316bf64da557130061b1f56a">DMA1_Channel4</a></div><div class="ttdeci">#define DMA1_Channel4</div><div class="ttdef"><b>Definition:</b> <a href="stm32f10x_8h_source.html#l01434">stm32f10x.h:1434</a></div></div>
<div class="ttc" id="group___exported__types_html_ga89136caac2e14c55151f527ac02daaff"><div class="ttname"><a href="group___exported__types.html#ga89136caac2e14c55151f527ac02daaff">FlagStatus</a></div><div class="ttdeci">FlagStatus</div><div class="ttdef"><b>Definition:</b> <a href="stm32f10x_8h_source.html#l00519">stm32f10x.h:519</a></div></div>
<div class="ttc" id="group___peripheral__declaration_html_ga4f9c23b3d1add93ed206b5c9afa5cda3"><div class="ttname"><a href="group___peripheral__declaration.html#ga4f9c23b3d1add93ed206b5c9afa5cda3">DMA1_Channel7</a></div><div class="ttdeci">#define DMA1_Channel7</div><div class="ttdef"><b>Definition:</b> <a href="stm32f10x_8h_source.html#l01437">stm32f10x.h:1437</a></div></div>
<div class="ttc" id="struct_d_m_a___init_type_def_html_a8adbe6f3e46471d109afaa3111dce220"><div class="ttname"><a href="struct_d_m_a___init_type_def.html#a8adbe6f3e46471d109afaa3111dce220">DMA_InitTypeDef::DMA_Mode</a></div><div class="ttdeci">uint32_t DMA_Mode</div><div class="ttdef"><b>Definition:</b> <a href="stm32f10x__dma_8h_source.html#l00075">stm32f10x_dma.h:75</a></div></div>
<div class="ttc" id="group___d_m_a__memory__to__memory_html_ga86e0a7076f0badd509fac6576f3b5355"><div class="ttname"><a href="group___d_m_a__memory__to__memory.html#ga86e0a7076f0badd509fac6576f3b5355">DMA_M2M_Disable</a></div><div class="ttdeci">#define DMA_M2M_Disable</div><div class="ttdef"><b>Definition:</b> <a href="stm32f10x__dma_8h_source.html#l00204">stm32f10x_dma.h:204</a></div></div>
<div class="ttc" id="group___peripheral__declaration_html_gacc16d2a5937f7585320a98f7f6b578f9"><div class="ttname"><a href="group___peripheral__declaration.html#gacc16d2a5937f7585320a98f7f6b578f9">DMA1</a></div><div class="ttdeci">#define DMA1</div><div class="ttdef"><b>Definition:</b> <a href="stm32f10x_8h_source.html#l01429">stm32f10x.h:1429</a></div></div>
<div class="ttc" id="group___d_m_a__flags__definition_html_ga4b33e418489c9a3c9adcbdbaca93e4a3"><div class="ttname"><a href="group___d_m_a__flags__definition.html#ga4b33e418489c9a3c9adcbdbaca93e4a3">IS_DMA_CLEAR_FLAG</a></div><div class="ttdeci">#define IS_DMA_CLEAR_FLAG(FLAG)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f10x__dma_8h_source.html#l00354">stm32f10x_dma.h:354</a></div></div>
<div class="ttc" id="stm32f10x__rcc_8h_html"><div class="ttname"><a href="stm32f10x__rcc_8h.html">stm32f10x_rcc.h</a></div><div class="ttdoc">This file contains all the functions prototypes for the RCC firmware library. </div></div>
<div class="ttc" id="group___d_m_a__memory__incremented__mode_html_gaa880f39d499d1e80449cf80381e4eb67"><div class="ttname"><a href="group___d_m_a__memory__incremented__mode.html#gaa880f39d499d1e80449cf80381e4eb67">IS_DMA_MEMORY_INC_STATE</a></div><div class="ttdeci">#define IS_DMA_MEMORY_INC_STATE(STATE)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f10x__dma_8h_source.html#l00138">stm32f10x_dma.h:138</a></div></div>
<div class="ttc" id="group___d_m_a___private___defines_html_ga96bd8d986420e19b3ce94bd67a48b24a"><div class="ttname"><a href="group___d_m_a___private___defines.html#ga96bd8d986420e19b3ce94bd67a48b24a">DMA2_Channel3_IT_Mask</a></div><div class="ttdeci">#define DMA2_Channel3_IT_Mask</div><div class="ttdef"><b>Definition:</b> <a href="stm32f10x__dma_8c_source.html#l00059">stm32f10x_dma.c:59</a></div></div>
<div class="ttc" id="struct_d_m_a___channel___type_def_html_aa4938d438293f76ff6d9a262715c23eb"><div class="ttname"><a href="struct_d_m_a___channel___type_def.html#aa4938d438293f76ff6d9a262715c23eb">DMA_Channel_TypeDef::CCR</a></div><div class="ttdeci">__IO uint32_t CCR</div><div class="ttdef"><b>Definition:</b> <a href="stm32f10x_8h_source.html#l00800">stm32f10x.h:800</a></div></div>
<div class="ttc" id="group___d_m_a___private___functions_html_ga25cdca360f309c8ceb7c206cd9ad9119"><div class="ttname"><a href="group___d_m_a___private___functions.html#ga25cdca360f309c8ceb7c206cd9ad9119">DMA_ClearFlag</a></div><div class="ttdeci">void DMA_ClearFlag(uint32_t DMAy_FLAG)</div><div class="ttdoc">Clears the DMAy Channelx&amp;#39;s pending flags. </div><div class="ttdef"><b>Definition:</b> <a href="stm32f10x__dma_8c_source.html#l00523">stm32f10x_dma.c:523</a></div></div>
<div class="ttc" id="group___peripheral__declaration_html_ga6dca52a79587e0ca9a5d669048b4c7eb"><div class="ttname"><a href="group___peripheral__declaration.html#ga6dca52a79587e0ca9a5d669048b4c7eb">DMA2_Channel3</a></div><div class="ttdeci">#define DMA2_Channel3</div><div class="ttdef"><b>Definition:</b> <a href="stm32f10x_8h_source.html#l01440">stm32f10x.h:1440</a></div></div>
<div class="ttc" id="group___d_m_a__data__transfer__direction_html_gaaad13d2b5808e32a35a2d21bcdbb2296"><div class="ttname"><a href="group___d_m_a__data__transfer__direction.html#gaaad13d2b5808e32a35a2d21bcdbb2296">IS_DMA_DIR</a></div><div class="ttdeci">#define IS_DMA_DIR(DIR)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f10x__dma_8h_source.html#l00114">stm32f10x_dma.h:114</a></div></div>
<div class="ttc" id="group___d_m_a__priority__level_html_gaa1cae2ab458948511596467c87cd02b6"><div class="ttname"><a href="group___d_m_a__priority__level.html#gaa1cae2ab458948511596467c87cd02b6">IS_DMA_PRIORITY</a></div><div class="ttdeci">#define IS_DMA_PRIORITY(PRIORITY)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f10x__dma_8h_source.html#l00191">stm32f10x_dma.h:191</a></div></div>
<div class="ttc" id="stm32f10x__conf_8h_html_a631dea7b230e600555f979c62af1de21"><div class="ttname"><a href="stm32f10x__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a></div><div class="ttdeci">#define assert_param(expr)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f10x__conf_8h_source.html#l00072">stm32f10x_conf.h:72</a></div></div>
<div class="ttc" id="struct_d_m_a___init_type_def_html_a232af556de7c2eec9a82d448730bd86d"><div class="ttname"><a href="struct_d_m_a___init_type_def.html#a232af556de7c2eec9a82d448730bd86d">DMA_InitTypeDef::DMA_PeripheralBaseAddr</a></div><div class="ttdeci">uint32_t DMA_PeripheralBaseAddr</div><div class="ttdef"><b>Definition:</b> <a href="stm32f10x__dma_8h_source.html#l00052">stm32f10x_dma.h:52</a></div></div>
<div class="ttc" id="group___d_m_a___buffer___size_html_ga72ef4033bb3bc2cdfdbe579083b05e32"><div class="ttname"><a href="group___d_m_a___buffer___size.html#ga72ef4033bb3bc2cdfdbe579083b05e32">IS_DMA_BUFFER_SIZE</a></div><div class="ttdeci">#define IS_DMA_BUFFER_SIZE(SIZE)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f10x__dma_8h_source.html#l00388">stm32f10x_dma.h:388</a></div></div>
<div class="ttc" id="group___d_m_a__peripheral__incremented__mode_html_ga28762105b3f567c16ba79a47e68ff0fa"><div class="ttname"><a href="group___d_m_a__peripheral__incremented__mode.html#ga28762105b3f567c16ba79a47e68ff0fa">IS_DMA_PERIPHERAL_INC_STATE</a></div><div class="ttdeci">#define IS_DMA_PERIPHERAL_INC_STATE(STATE)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f10x__dma_8h_source.html#l00126">stm32f10x_dma.h:126</a></div></div>
<div class="ttc" id="group___d_m_a___private___defines_html_gabbe4f28c48dc0c3b678cbf4a4fd79e54"><div class="ttname"><a href="group___d_m_a___private___defines.html#gabbe4f28c48dc0c3b678cbf4a4fd79e54">DMA1_Channel3_IT_Mask</a></div><div class="ttdeci">#define DMA1_Channel3_IT_Mask</div><div class="ttdef"><b>Definition:</b> <a href="stm32f10x__dma_8c_source.html#l00050">stm32f10x_dma.c:50</a></div></div>
<div class="ttc" id="group___peripheral__declaration_html_ga23d7631dd10c645e06971b2543ba2949"><div class="ttname"><a href="group___peripheral__declaration.html#ga23d7631dd10c645e06971b2543ba2949">DMA1_Channel2</a></div><div class="ttdeci">#define DMA1_Channel2</div><div class="ttdef"><b>Definition:</b> <a href="stm32f10x_8h_source.html#l01432">stm32f10x.h:1432</a></div></div>
<div class="ttc" id="group___exported__types_html_ggac9a7e9a35d2513ec15c3b537aaa4fba1ad3a9df141be0ccf10389b640f492b26d"><div class="ttname"><a href="group___exported__types.html#ggac9a7e9a35d2513ec15c3b537aaa4fba1ad3a9df141be0ccf10389b640f492b26d">DISABLE</a></div><div class="ttdef"><b>Definition:</b> <a href="stm32f10x_8h_source.html#l00521">stm32f10x.h:521</a></div></div>
<div class="ttc" id="group___d_m_a___private___defines_html_ga44192309991b50231e3af515bf27bef7"><div class="ttname"><a href="group___d_m_a___private___defines.html#ga44192309991b50231e3af515bf27bef7">DMA1_Channel5_IT_Mask</a></div><div class="ttdeci">#define DMA1_Channel5_IT_Mask</div><div class="ttdef"><b>Definition:</b> <a href="stm32f10x__dma_8c_source.html#l00052">stm32f10x_dma.c:52</a></div></div>
<div class="ttc" id="group___exported__types_html_gaffaf7c3f537d7a3370b1bbdda67a2bf6"><div class="ttname"><a href="group___exported__types.html#gaffaf7c3f537d7a3370b1bbdda67a2bf6">IS_FUNCTIONAL_STATE</a></div><div class="ttdeci">#define IS_FUNCTIONAL_STATE(STATE)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f10x_8h_source.html#l00522">stm32f10x.h:522</a></div></div>
<div class="ttc" id="group___d_m_a__circular__normal__mode_html_gad88ee5030574d6a573904378fb62c7ac"><div class="ttname"><a href="group___d_m_a__circular__normal__mode.html#gad88ee5030574d6a573904378fb62c7ac">IS_DMA_MODE</a></div><div class="ttdeci">#define IS_DMA_MODE(MODE)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f10x__dma_8h_source.html#l00178">stm32f10x_dma.h:178</a></div></div>
<div class="ttc" id="stm32f10x__dma_8h_html"><div class="ttname"><a href="stm32f10x__dma_8h.html">stm32f10x_dma.h</a></div><div class="ttdoc">This file contains all the functions prototypes for the DMA firmware library. </div></div>
<div class="ttc" id="struct_d_m_a___init_type_def_html_a41e7d463f0cfbcedf3170d7d27d088df"><div class="ttname"><a href="struct_d_m_a___init_type_def.html#a41e7d463f0cfbcedf3170d7d27d088df">DMA_InitTypeDef::DMA_MemoryBaseAddr</a></div><div class="ttdeci">uint32_t DMA_MemoryBaseAddr</div><div class="ttdef"><b>Definition:</b> <a href="stm32f10x__dma_8h_source.html#l00054">stm32f10x_dma.h:54</a></div></div>
<div class="ttc" id="group___peripheral__declaration_html_gad86c75e1ff89e03e15570f47962865c8"><div class="ttname"><a href="group___peripheral__declaration.html#gad86c75e1ff89e03e15570f47962865c8">DMA2_Channel1</a></div><div class="ttdeci">#define DMA2_Channel1</div><div class="ttdef"><b>Definition:</b> <a href="stm32f10x_8h_source.html#l01438">stm32f10x.h:1438</a></div></div>
<div class="ttc" id="struct_d_m_a___init_type_def_html_a74bb71921c4d198d6cf1979c120f694f"><div class="ttname"><a href="struct_d_m_a___init_type_def.html#a74bb71921c4d198d6cf1979c120f694f">DMA_InitTypeDef::DMA_MemoryDataSize</a></div><div class="ttdeci">uint32_t DMA_MemoryDataSize</div><div class="ttdef"><b>Definition:</b> <a href="stm32f10x__dma_8h_source.html#l00072">stm32f10x_dma.h:72</a></div></div>
<div class="ttc" id="group___d_m_a___private___defines_html_ga6b67cd69dbebc4d39a13b3d863a4122b"><div class="ttname"><a href="group___d_m_a___private___defines.html#ga6b67cd69dbebc4d39a13b3d863a4122b">DMA1_Channel4_IT_Mask</a></div><div class="ttdeci">#define DMA1_Channel4_IT_Mask</div><div class="ttdef"><b>Definition:</b> <a href="stm32f10x__dma_8c_source.html#l00051">stm32f10x_dma.c:51</a></div></div>
<div class="ttc" id="group___d_m_a__data__transfer__direction_html_ga5ce120a044359410136695a2c05df68e"><div class="ttname"><a href="group___d_m_a__data__transfer__direction.html#ga5ce120a044359410136695a2c05df68e">DMA_DIR_PeripheralSRC</a></div><div class="ttdeci">#define DMA_DIR_PeripheralSRC</div><div class="ttdef"><b>Definition:</b> <a href="stm32f10x__dma_8h_source.html#l00113">stm32f10x_dma.h:113</a></div></div>
<div class="ttc" id="struct_d_m_a___init_type_def_html_a91b47435ccf4a40efa97bbbe631789e1"><div class="ttname"><a href="struct_d_m_a___init_type_def.html#a91b47435ccf4a40efa97bbbe631789e1">DMA_InitTypeDef::DMA_DIR</a></div><div class="ttdeci">uint32_t DMA_DIR</div><div class="ttdef"><b>Definition:</b> <a href="stm32f10x__dma_8h_source.html#l00056">stm32f10x_dma.h:56</a></div></div>
<div class="ttc" id="group___d_m_a__interrupts__definition_html_ga47f6af7da302c19aba24516037d305e7"><div class="ttname"><a href="group___d_m_a__interrupts__definition.html#ga47f6af7da302c19aba24516037d305e7">IS_DMA_CONFIG_IT</a></div><div class="ttdeci">#define IS_DMA_CONFIG_IT(IT)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f10x__dma_8h_source.html#l00218">stm32f10x_dma.h:218</a></div></div>
<div class="ttc" id="group___peripheral__declaration_html_ga521c13b7d0f82a6897d47995da392750"><div class="ttname"><a href="group___peripheral__declaration.html#ga521c13b7d0f82a6897d47995da392750">DMA2_Channel5</a></div><div class="ttdeci">#define DMA2_Channel5</div><div class="ttdef"><b>Definition:</b> <a href="stm32f10x_8h_source.html#l01442">stm32f10x.h:1442</a></div></div>
<div class="ttc" id="group___d_m_a___private___functions_html_ga91a7340e5b334a942f3eb1e05ed5f67a"><div class="ttname"><a href="group___d_m_a___private___functions.html#ga91a7340e5b334a942f3eb1e05ed5f67a">DMA_ClearITPendingBit</a></div><div class="ttdeci">void DMA_ClearITPendingBit(uint32_t DMAy_IT)</div><div class="ttdoc">Clears the DMAy Channelx&amp;#39;s interrupt pending bits. </div><div class="ttdef"><b>Definition:</b> <a href="stm32f10x__dma_8c_source.html#l00684">stm32f10x_dma.c:684</a></div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_ga387640bb30564cbc9479b9e4207d75a9"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga387640bb30564cbc9479b9e4207d75a9">DMA_CCR1_EN</a></div><div class="ttdeci">#define DMA_CCR1_EN</div><div class="ttdef"><b>Definition:</b> <a href="stm32f10x_8h_source.html#l03463">stm32f10x.h:3463</a></div></div>
<div class="ttc" id="group___d_m_a___private___defines_html_ga255d8869e69919c3b5c434088239ae8c"><div class="ttname"><a href="group___d_m_a___private___defines.html#ga255d8869e69919c3b5c434088239ae8c">DMA1_Channel2_IT_Mask</a></div><div class="ttdeci">#define DMA1_Channel2_IT_Mask</div><div class="ttdef"><b>Definition:</b> <a href="stm32f10x__dma_8c_source.html#l00049">stm32f10x_dma.c:49</a></div></div>
<div class="ttc" id="group___d_m_a__interrupts__definition_html_ga390481b083355ed774b04f70a42f0dfb"><div class="ttname"><a href="group___d_m_a__interrupts__definition.html#ga390481b083355ed774b04f70a42f0dfb">IS_DMA_CLEAR_IT</a></div><div class="ttdeci">#define IS_DMA_CLEAR_IT(IT)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f10x__dma_8h_source.html#l00270">stm32f10x_dma.h:270</a></div></div>
<div class="ttc" id="group___d_m_a__interrupts__definition_html_gaaafa1bd74bc5e78e276c731faa8eed22"><div class="ttname"><a href="group___d_m_a__interrupts__definition.html#gaaafa1bd74bc5e78e276c731faa8eed22">IS_DMA_GET_IT</a></div><div class="ttdeci">#define IS_DMA_GET_IT(IT)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f10x__dma_8h_source.html#l00272">stm32f10x_dma.h:272</a></div></div>
<div class="ttc" id="group___d_m_a___private___functions_html_ga0f7f95f750a90a6824f4e9b6f58adc7e"><div class="ttname"><a href="group___d_m_a___private___functions.html#ga0f7f95f750a90a6824f4e9b6f58adc7e">DMA_StructInit</a></div><div class="ttdeci">void DMA_StructInit(DMA_InitTypeDef *DMA_InitStruct)</div><div class="ttdoc">Fills each DMA_InitStruct member with its default value. </div><div class="ttdef"><b>Definition:</b> <a href="stm32f10x__dma_8c_source.html#l00259">stm32f10x_dma.c:259</a></div></div>
<div class="ttc" id="group___peripheral__declaration_html_gac83c5be824be1c02716e2522e80ddf7a"><div class="ttname"><a href="group___peripheral__declaration.html#gac83c5be824be1c02716e2522e80ddf7a">DMA1_Channel1</a></div><div class="ttdeci">#define DMA1_Channel1</div><div class="ttdef"><b>Definition:</b> <a href="stm32f10x_8h_source.html#l01431">stm32f10x.h:1431</a></div></div>
<div class="ttc" id="group___d_m_a___private___defines_html_ga1a8a861830805d87d8f487920525125d"><div class="ttname"><a href="group___d_m_a___private___defines.html#ga1a8a861830805d87d8f487920525125d">DMA2_Channel1_IT_Mask</a></div><div class="ttdeci">#define DMA2_Channel1_IT_Mask</div><div class="ttdef"><b>Definition:</b> <a href="stm32f10x__dma_8c_source.html#l00057">stm32f10x_dma.c:57</a></div></div>
<div class="ttc" id="struct_d_m_a___init_type_def_html_ab9a17bd51778478cbd728c868206dca0"><div class="ttname"><a href="struct_d_m_a___init_type_def.html#ab9a17bd51778478cbd728c868206dca0">DMA_InitTypeDef::DMA_Priority</a></div><div class="ttdeci">uint32_t DMA_Priority</div><div class="ttdef"><b>Definition:</b> <a href="stm32f10x__dma_8h_source.html#l00080">stm32f10x_dma.h:80</a></div></div>
<div class="ttc" id="group___peripheral__declaration_html_gacf7b6093a37b306d7f1f50b2f200f0d0"><div class="ttname"><a href="group___peripheral__declaration.html#gacf7b6093a37b306d7f1f50b2f200f0d0">DMA1_Channel3</a></div><div class="ttdeci">#define DMA1_Channel3</div><div class="ttdef"><b>Definition:</b> <a href="stm32f10x_8h_source.html#l01433">stm32f10x.h:1433</a></div></div>
<div class="ttc" id="struct_d_m_a___channel___type_def_html_af1c675e412fb96e38b6b4630b88c5676"><div class="ttname"><a href="struct_d_m_a___channel___type_def.html#af1c675e412fb96e38b6b4630b88c5676">DMA_Channel_TypeDef::CNDTR</a></div><div class="ttdeci">__IO uint32_t CNDTR</div><div class="ttdef"><b>Definition:</b> <a href="stm32f10x_8h_source.html#l00801">stm32f10x.h:801</a></div></div>
<div class="ttc" id="struct_d_m_a___init_type_def_html_ad4d427790f9a089ca0257a358fc263c2"><div class="ttname"><a href="struct_d_m_a___init_type_def.html#ad4d427790f9a089ca0257a358fc263c2">DMA_InitTypeDef::DMA_PeripheralInc</a></div><div class="ttdeci">uint32_t DMA_PeripheralInc</div><div class="ttdef"><b>Definition:</b> <a href="stm32f10x__dma_8h_source.html#l00063">stm32f10x_dma.h:63</a></div></div>
</div><!-- fragment --></div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_d8b772108138bf796aaa3f7fe4e09294.html">sorc</a></li><li class="navelem"><a class="el" href="dir_d4c0d2a84ec81c12611b75e86cdf4784.html">system</a></li><li class="navelem"><a class="el" href="dir_c833da712e948f6a355b239225ed313c.html">src</a></li><li class="navelem"><a class="el" href="dir_5a697d396fb5f8837a397ab68dab737b.html">stm32f1-stdperiph</a></li><li class="navelem"><a class="el" href="stm32f10x__dma_8c.html">stm32f10x_dma.c</a></li>
    <li class="footer">Generated by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.13 </li>
  </ul>
</div>
</body>
</html>
