
*** Running vivado
    with args -log top_block_u_led_inst_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source top_block_u_led_inst_0_0.tcl


****** Vivado v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source top_block_u_led_inst_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2022.2/data/ip'.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: top_block_u_led_inst_0_0
Command: synth_design -top top_block_u_led_inst_0_0 -part xcau15p-sbvb484-1-i -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xcau15p'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcau15p'
INFO: [Device 21-403] Loading part xcau15p-sbvb484-1-i
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 4012936
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/opt/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2148.125 ; gain = 364.695 ; free physical = 724 ; free virtual = 25461
Synthesis current peak Physical Memory [PSS] (MB): peak = 1400.505; parent = 1215.455; children = 185.050
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3060.121; parent = 2152.098; children = 908.023
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top_block_u_led_inst_0_0' [/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.gen/sources_1/bd/top_block/ip/top_block_u_led_inst_0_0/synth/top_block_u_led_inst_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'u_led_inst' [/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.srcs/sources_1/imports/new/u_led_inst.v:23]
INFO: [Synth 8-6155] done synthesizing module 'u_led_inst' (0#1) [/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.srcs/sources_1/imports/new/u_led_inst.v:23]
INFO: [Synth 8-6155] done synthesizing module 'top_block_u_led_inst_0_0' (0#1) [/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.gen/sources_1/bd/top_block/ip/top_block_u_led_inst_0_0/synth/top_block_u_led_inst_0_0.v:53]
WARNING: [Synth 8-6014] Unused sequential element led_reg was removed.  [/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.srcs/sources_1/imports/new/u_led_inst.v:62]
WARNING: [Synth 8-6014] Unused sequential element r0_reg was removed.  [/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.srcs/sources_1/imports/new/u_led_inst.v:67]
WARNING: [Synth 8-6014] Unused sequential element r1_reg was removed.  [/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.srcs/sources_1/imports/new/u_led_inst.v:68]
WARNING: [Synth 8-6014] Unused sequential element course_counter_reg was removed.  [/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.srcs/sources_1/imports/new/u_led_inst.v:80]
WARNING: [Synth 8-7137] Register counter_reg in module u_led_inst has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.srcs/sources_1/imports/new/u_led_inst.v:78]
WARNING: [Synth 8-7137] Register axi_txn_reg in module u_led_inst has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.srcs/sources_1/imports/new/u_led_inst.v:85]
WARNING: [Synth 8-7137] Register axi_txn_sub_reg in module u_led_inst has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.srcs/sources_1/imports/new/u_led_inst.v:91]
WARNING: [Synth 8-7137] Register txn_acc_reg in module u_led_inst has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.srcs/sources_1/imports/new/u_led_inst.v:110]
WARNING: [Synth 8-7137] Register fnet_txn_acc_reg in module u_led_inst has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.srcs/sources_1/imports/new/u_led_inst.v:116]
WARNING: [Synth 8-7129] Port LED_REG0[31] in module u_led_inst is either unconnected or has no load
WARNING: [Synth 8-7129] Port LED_REG0[30] in module u_led_inst is either unconnected or has no load
WARNING: [Synth 8-7129] Port LED_REG0[29] in module u_led_inst is either unconnected or has no load
WARNING: [Synth 8-7129] Port LED_REG0[28] in module u_led_inst is either unconnected or has no load
WARNING: [Synth 8-7129] Port LED_REG0[27] in module u_led_inst is either unconnected or has no load
WARNING: [Synth 8-7129] Port LED_REG0[26] in module u_led_inst is either unconnected or has no load
WARNING: [Synth 8-7129] Port LED_REG0[25] in module u_led_inst is either unconnected or has no load
WARNING: [Synth 8-7129] Port LED_REG0[24] in module u_led_inst is either unconnected or has no load
WARNING: [Synth 8-7129] Port LED_REG0[23] in module u_led_inst is either unconnected or has no load
WARNING: [Synth 8-7129] Port LED_REG0[22] in module u_led_inst is either unconnected or has no load
WARNING: [Synth 8-7129] Port LED_REG0[21] in module u_led_inst is either unconnected or has no load
WARNING: [Synth 8-7129] Port LED_REG0[20] in module u_led_inst is either unconnected or has no load
WARNING: [Synth 8-7129] Port LED_REG0[19] in module u_led_inst is either unconnected or has no load
WARNING: [Synth 8-7129] Port LED_REG0[18] in module u_led_inst is either unconnected or has no load
WARNING: [Synth 8-7129] Port LED_REG0[17] in module u_led_inst is either unconnected or has no load
WARNING: [Synth 8-7129] Port LED_REG0[16] in module u_led_inst is either unconnected or has no load
WARNING: [Synth 8-7129] Port LED_REG0[15] in module u_led_inst is either unconnected or has no load
WARNING: [Synth 8-7129] Port LED_REG0[14] in module u_led_inst is either unconnected or has no load
WARNING: [Synth 8-7129] Port LED_REG0[13] in module u_led_inst is either unconnected or has no load
WARNING: [Synth 8-7129] Port LED_REG0[12] in module u_led_inst is either unconnected or has no load
WARNING: [Synth 8-7129] Port LED_REG0[11] in module u_led_inst is either unconnected or has no load
WARNING: [Synth 8-7129] Port LED_REG0[10] in module u_led_inst is either unconnected or has no load
WARNING: [Synth 8-7129] Port LED_REG0[9] in module u_led_inst is either unconnected or has no load
WARNING: [Synth 8-7129] Port LED_REG0[8] in module u_led_inst is either unconnected or has no load
WARNING: [Synth 8-7129] Port LED_REG0[7] in module u_led_inst is either unconnected or has no load
WARNING: [Synth 8-7129] Port LED_REG0[6] in module u_led_inst is either unconnected or has no load
WARNING: [Synth 8-7129] Port LED_REG0[5] in module u_led_inst is either unconnected or has no load
WARNING: [Synth 8-7129] Port LED_REG0[4] in module u_led_inst is either unconnected or has no load
WARNING: [Synth 8-7129] Port LED_REG0[3] in module u_led_inst is either unconnected or has no load
WARNING: [Synth 8-7129] Port LED_REG0[2] in module u_led_inst is either unconnected or has no load
WARNING: [Synth 8-7129] Port LED_REG0[1] in module u_led_inst is either unconnected or has no load
WARNING: [Synth 8-7129] Port LED_REG0[0] in module u_led_inst is either unconnected or has no load
WARNING: [Synth 8-7129] Port LED_REG1[31] in module u_led_inst is either unconnected or has no load
WARNING: [Synth 8-7129] Port LED_REG1[30] in module u_led_inst is either unconnected or has no load
WARNING: [Synth 8-7129] Port LED_REG1[29] in module u_led_inst is either unconnected or has no load
WARNING: [Synth 8-7129] Port LED_REG1[28] in module u_led_inst is either unconnected or has no load
WARNING: [Synth 8-7129] Port LED_REG1[27] in module u_led_inst is either unconnected or has no load
WARNING: [Synth 8-7129] Port LED_REG1[26] in module u_led_inst is either unconnected or has no load
WARNING: [Synth 8-7129] Port LED_REG1[25] in module u_led_inst is either unconnected or has no load
WARNING: [Synth 8-7129] Port LED_REG1[24] in module u_led_inst is either unconnected or has no load
WARNING: [Synth 8-7129] Port LED_REG1[23] in module u_led_inst is either unconnected or has no load
WARNING: [Synth 8-7129] Port LED_REG1[22] in module u_led_inst is either unconnected or has no load
WARNING: [Synth 8-7129] Port LED_REG1[21] in module u_led_inst is either unconnected or has no load
WARNING: [Synth 8-7129] Port LED_REG1[20] in module u_led_inst is either unconnected or has no load
WARNING: [Synth 8-7129] Port LED_REG1[19] in module u_led_inst is either unconnected or has no load
WARNING: [Synth 8-7129] Port LED_REG1[18] in module u_led_inst is either unconnected or has no load
WARNING: [Synth 8-7129] Port LED_REG1[17] in module u_led_inst is either unconnected or has no load
WARNING: [Synth 8-7129] Port LED_REG1[16] in module u_led_inst is either unconnected or has no load
WARNING: [Synth 8-7129] Port LED_REG1[15] in module u_led_inst is either unconnected or has no load
WARNING: [Synth 8-7129] Port LED_REG1[14] in module u_led_inst is either unconnected or has no load
WARNING: [Synth 8-7129] Port LED_REG1[13] in module u_led_inst is either unconnected or has no load
WARNING: [Synth 8-7129] Port LED_REG1[12] in module u_led_inst is either unconnected or has no load
WARNING: [Synth 8-7129] Port LED_REG1[11] in module u_led_inst is either unconnected or has no load
WARNING: [Synth 8-7129] Port LED_REG1[10] in module u_led_inst is either unconnected or has no load
WARNING: [Synth 8-7129] Port LED_REG1[9] in module u_led_inst is either unconnected or has no load
WARNING: [Synth 8-7129] Port LED_REG1[8] in module u_led_inst is either unconnected or has no load
WARNING: [Synth 8-7129] Port LED_REG1[7] in module u_led_inst is either unconnected or has no load
WARNING: [Synth 8-7129] Port LED_REG1[6] in module u_led_inst is either unconnected or has no load
WARNING: [Synth 8-7129] Port LED_REG1[5] in module u_led_inst is either unconnected or has no load
WARNING: [Synth 8-7129] Port LED_REG1[4] in module u_led_inst is either unconnected or has no load
WARNING: [Synth 8-7129] Port LED_REG1[3] in module u_led_inst is either unconnected or has no load
WARNING: [Synth 8-7129] Port LED_REG1[2] in module u_led_inst is either unconnected or has no load
WARNING: [Synth 8-7129] Port LED_REG1[1] in module u_led_inst is either unconnected or has no load
WARNING: [Synth 8-7129] Port LED_REG1[0] in module u_led_inst is either unconnected or has no load
WARNING: [Synth 8-7129] Port LED_TXN_DONE in module u_led_inst is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 2220.062 ; gain = 436.633 ; free physical = 814 ; free virtual = 25488
Synthesis current peak Physical Memory [PSS] (MB): peak = 1400.505; parent = 1215.455; children = 185.050
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3188.574; parent = 2220.066; children = 968.508
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 2237.875 ; gain = 454.445 ; free physical = 760 ; free virtual = 25413
Synthesis current peak Physical Memory [PSS] (MB): peak = 1400.505; parent = 1215.455; children = 185.050
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3206.387; parent = 2237.879; children = 968.508
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 2237.875 ; gain = 454.445 ; free physical = 790 ; free virtual = 25442
Synthesis current peak Physical Memory [PSS] (MB): peak = 1400.505; parent = 1215.455; children = 185.050
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3206.387; parent = 2237.879; children = 968.508
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2237.875 ; gain = 0.000 ; free physical = 894 ; free virtual = 25546
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2365.812 ; gain = 0.000 ; free physical = 1229 ; free virtual = 25885
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2388.625 ; gain = 22.812 ; free physical = 1247 ; free virtual = 25903
INFO: [Designutils 20-5008] Incremental synthesis strategy off
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/opt/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 2388.625 ; gain = 605.195 ; free physical = 700 ; free virtual = 24715
Synthesis current peak Physical Memory [PSS] (MB): peak = 1400.505; parent = 1215.455; children = 185.050
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3325.121; parent = 2356.613; children = 968.508
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xcau15p-sbvb484-1-i
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 2388.625 ; gain = 605.195 ; free physical = 710 ; free virtual = 24714
Synthesis current peak Physical Memory [PSS] (MB): peak = 1400.505; parent = 1215.455; children = 185.050
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3325.121; parent = 2356.613; children = 968.508
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 2388.625 ; gain = 605.195 ; free physical = 676 ; free virtual = 24635
Synthesis current peak Physical Memory [PSS] (MB): peak = 1400.505; parent = 1215.455; children = 185.050
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3325.121; parent = 2356.613; children = 968.508
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 2388.625 ; gain = 605.195 ; free physical = 702 ; free virtual = 24390
Synthesis current peak Physical Memory [PSS] (MB): peak = 1400.505; parent = 1215.455; children = 185.050
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3325.121; parent = 2356.613; children = 968.508
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    4 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input   32 Bit        Muxes := 2     
	   2 Input    4 Bit        Muxes := 2     
	   2 Input    1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 576 (col length:72)
BRAMs: 288 (col length: RAMB18 72 RAMB36 36)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-7129] Port LED_REG0[31] in module top_block_u_led_inst_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port LED_REG0[30] in module top_block_u_led_inst_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port LED_REG0[29] in module top_block_u_led_inst_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port LED_REG0[28] in module top_block_u_led_inst_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port LED_REG0[27] in module top_block_u_led_inst_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port LED_REG0[26] in module top_block_u_led_inst_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port LED_REG0[25] in module top_block_u_led_inst_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port LED_REG0[24] in module top_block_u_led_inst_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port LED_REG0[23] in module top_block_u_led_inst_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port LED_REG0[22] in module top_block_u_led_inst_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port LED_REG0[21] in module top_block_u_led_inst_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port LED_REG0[20] in module top_block_u_led_inst_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port LED_REG0[19] in module top_block_u_led_inst_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port LED_REG0[18] in module top_block_u_led_inst_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port LED_REG0[17] in module top_block_u_led_inst_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port LED_REG0[16] in module top_block_u_led_inst_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port LED_REG0[15] in module top_block_u_led_inst_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port LED_REG0[14] in module top_block_u_led_inst_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port LED_REG0[13] in module top_block_u_led_inst_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port LED_REG0[12] in module top_block_u_led_inst_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port LED_REG0[11] in module top_block_u_led_inst_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port LED_REG0[10] in module top_block_u_led_inst_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port LED_REG0[9] in module top_block_u_led_inst_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port LED_REG0[8] in module top_block_u_led_inst_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port LED_REG0[7] in module top_block_u_led_inst_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port LED_REG0[6] in module top_block_u_led_inst_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port LED_REG0[5] in module top_block_u_led_inst_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port LED_REG0[4] in module top_block_u_led_inst_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port LED_REG0[3] in module top_block_u_led_inst_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port LED_REG0[2] in module top_block_u_led_inst_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port LED_REG0[1] in module top_block_u_led_inst_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port LED_REG0[0] in module top_block_u_led_inst_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port LED_REG1[31] in module top_block_u_led_inst_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port LED_REG1[30] in module top_block_u_led_inst_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port LED_REG1[29] in module top_block_u_led_inst_0_0 is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 2388.625 ; gain = 605.195 ; free physical = 646 ; free virtual = 24107
Synthesis current peak Physical Memory [PSS] (MB): peak = 1400.505; parent = 1215.455; children = 185.050
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3325.121; parent = 2356.613; children = 968.508
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 2435.367 ; gain = 651.938 ; free physical = 703 ; free virtual = 23256
Synthesis current peak Physical Memory [PSS] (MB): peak = 1518.466; parent = 1398.844; children = 185.050
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3403.879; parent = 2435.371; children = 968.508
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 2435.367 ; gain = 651.938 ; free physical = 761 ; free virtual = 23314
Synthesis current peak Physical Memory [PSS] (MB): peak = 1518.540; parent = 1398.918; children = 185.050
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3403.879; parent = 2435.371; children = 968.508
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 2436.375 ; gain = 652.945 ; free physical = 868 ; free virtual = 23422
Synthesis current peak Physical Memory [PSS] (MB): peak = 1519.115; parent = 1399.493; children = 185.050
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3404.887; parent = 2436.379; children = 968.508
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 2442.312 ; gain = 658.883 ; free physical = 851 ; free virtual = 22608
Synthesis current peak Physical Memory [PSS] (MB): peak = 1519.115; parent = 1399.493; children = 185.050
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3410.824; parent = 2442.316; children = 968.508
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 2442.312 ; gain = 658.883 ; free physical = 805 ; free virtual = 22561
Synthesis current peak Physical Memory [PSS] (MB): peak = 1519.115; parent = 1399.493; children = 185.050
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3410.824; parent = 2442.316; children = 968.508
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 2442.312 ; gain = 658.883 ; free physical = 743 ; free virtual = 22487
Synthesis current peak Physical Memory [PSS] (MB): peak = 1519.115; parent = 1399.493; children = 185.050
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3410.824; parent = 2442.316; children = 968.508
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 2442.312 ; gain = 658.883 ; free physical = 797 ; free virtual = 22528
Synthesis current peak Physical Memory [PSS] (MB): peak = 1519.115; parent = 1399.493; children = 185.050
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3410.824; parent = 2442.316; children = 968.508
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 2442.312 ; gain = 658.883 ; free physical = 1034 ; free virtual = 22766
Synthesis current peak Physical Memory [PSS] (MB): peak = 1519.115; parent = 1399.493; children = 185.050
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3410.824; parent = 2442.316; children = 968.508
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 2442.312 ; gain = 658.883 ; free physical = 1063 ; free virtual = 22794
Synthesis current peak Physical Memory [PSS] (MB): peak = 1519.115; parent = 1399.493; children = 185.050
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3410.824; parent = 2442.316; children = 968.508
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY8 |     4|
|2     |LUT1   |     3|
|3     |LUT2   |     3|
|4     |LUT3   |     6|
|5     |LUT4   |     9|
|6     |LUT5   |    64|
|7     |LUT6   |     5|
|8     |FDCE   |    64|
|9     |FDRE   |    38|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 2442.312 ; gain = 658.883 ; free physical = 1018 ; free virtual = 22751
Synthesis current peak Physical Memory [PSS] (MB): peak = 1519.115; parent = 1399.493; children = 185.050
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3410.824; parent = 2442.316; children = 968.508
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 66 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 2442.312 ; gain = 508.133 ; free physical = 1052 ; free virtual = 22787
Synthesis Optimization Complete : Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 2442.320 ; gain = 658.883 ; free physical = 1051 ; free virtual = 22785
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2453.219 ; gain = 0.000 ; free physical = 1108 ; free virtual = 22841
INFO: [Netlist 29-17] Analyzing 4 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2494.074 ; gain = 0.000 ; free physical = 1085 ; free virtual = 22821
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 72e9c52d
INFO: [Common 17-83] Releasing license: Synthesis
27 Infos, 110 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 2494.074 ; gain = 1201.570 ; free physical = 1216 ; free virtual = 22954
INFO: [Common 17-1381] The checkpoint '/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.runs/top_block_u_led_inst_0_0_synth_1/top_block_u_led_inst_0_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP top_block_u_led_inst_0_0, cache-ID = 7f6f007bfcc52805
INFO: [Common 17-1381] The checkpoint '/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.runs/top_block_u_led_inst_0_0_synth_1/top_block_u_led_inst_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_block_u_led_inst_0_0_utilization_synth.rpt -pb top_block_u_led_inst_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Jul  4 14:08:05 2024...
