
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN"
        "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">

<html xmlns="http://www.w3.org/1999/xhtml">
<head>
    <meta http-equiv="X-UA-Compatible" content="IE=Edge" />
    <meta http-equiv="Content-Type" content="text/html; charset=utf-8" />
    <title>USTC-数电实验课程主页</title>
    <link rel="stylesheet" href="../../css/nature.css" type="text/css" />
    <link rel="stylesheet" href="../../css/pygments.css" type="text/css" />
    <link rel="stylesheet" type="text/css" href="../../css/graphviz.css" />
    <script type="text/javascript" id="documentation_options" data-url_root="#" src="../../js/documentation_options.js"></script>
    <script type="text/javascript" src="../../js/jquery.js"></script>
    <script type="text/javascript" src="../../js/underscore.js"></script>
    <script type="text/javascript" src="../../js/doctools.js"></script>
    <script type="text/javascript" src="../../js/language_data.js"></script>
    <script type="text/javascript" src="./js/js/ceph.js"></script>
    <!--没有这个文件夹-->
    <link rel="shortcut icon" href="_static/favicon.ico"/>
    <link rel="index" title="Index" href="genindex/" />
    <link rel="search" title="Search" href="search/" />
    <link rel="next" title="Intro to Ceph" href="start/intro/" />
    <script type="text/javascript" src="http://ayni.ceph.com/public/js/ceph.js"></script>
</head>

<body>
<div class="related" role="navigation" aria-label="related navigation">
    <h3>Navigation</h3>
    <ul>
        <li class="right" style="margin-right: 10px">
            <a href="genindex/" title="General Index"
               accesskey="I">外部链接</a></li>
        <li class="right" >
            <a href="py-modindex/" title="Python Module Index"
            >外部链接</a> |</li>
        <li class="right" >
            <a href="start/intro/" title="Intro to Ceph"
               accesskey="N">外部链接</a> |</li>
        <li class="nav-item nav-item-0"><a href="#">外部链接</a> &#187;</li>
    </ul>
</div>

<div class="document">
    <div class="documentwrapper">
        <div class="bodywrapper">
            <div class="body" role="main">
                <div id="dev-warning" class="admonition note" style="display:none;">
                    <p class="first admonition-title">Notice</p>
                    <p class="last">This document is for a development version of Ceph.</p>
                </div>

                <div id="eol-warning" class="admonition warning" style="display:none;">
                    <p class="first admonition-title">Warning</p>
                    <p class="last">This document is for an unsupported version of Ceph.</p>
                </div>
                <div id="docubetter" align="right" style="display:none; padding: 15px; font-weight: bold;">
                    <a id="edit-on-github" href="https://github.com/ceph/ceph/edit/master/doc/index.rst" rel="nofollow">Edit on GitHub</a> | <a href="https://github.com/ceph/ceph/projects/4">Report a Documentation Bug</a>
                </div>

                <div class="section" id="welcome-to-ceph">


                    <div class=WordSection1 style='layout-grid:15.6pt'>

<h2><span lang=EN-US><span style='mso-spacerun:yes'> </span>Verilog</span><span
style='font-family:宋体;mso-ascii-font-family:"Calibri Light";mso-ascii-theme-font:
major-latin;mso-fareast-theme-font:major-fareast;mso-hansi-font-family:"Calibri Light";
mso-hansi-theme-font:major-latin'>语法入门</span></h2>

<p class=MsoNormal><span lang=EN-US>Verilog HDL</span><span style='font-family:
宋体;mso-ascii-font-family:Calibri;mso-ascii-theme-font:minor-latin;mso-fareast-theme-font:
minor-fareast;mso-hansi-font-family:Calibri;mso-hansi-theme-font:minor-latin'>是一种硬件描述语言（</span><span
class=SpellE><span lang=EN-US>HDL:Hardware</span></span><span lang=EN-US>
Description Language</span><span style='font-family:宋体;mso-ascii-font-family:
Calibri;mso-ascii-theme-font:minor-latin;mso-fareast-theme-font:minor-fareast;
mso-hansi-font-family:Calibri;mso-hansi-theme-font:minor-latin'>），以文本形式来描述数字系统硬件的结构和行为的语言，用它可以表示逻辑电路图、逻辑表达式，还可以表示数字逻辑系统所完成的逻辑功能。</span><span
lang=EN-US> Verilog HDL</span><span style='font-family:宋体;mso-ascii-font-family:
Calibri;mso-ascii-theme-font:minor-latin;mso-fareast-theme-font:minor-fareast;
mso-hansi-font-family:Calibri;mso-hansi-theme-font:minor-latin'>和</span><span
lang=EN-US>VHDL</span><span style='font-family:宋体;mso-ascii-font-family:Calibri;
mso-ascii-theme-font:minor-latin;mso-fareast-theme-font:minor-fareast;
mso-hansi-font-family:Calibri;mso-hansi-theme-font:minor-latin'>是世界上最流行的两种硬件描述语言，都是在</span><span
lang=EN-US>20</span><span style='font-family:宋体;mso-ascii-font-family:Calibri;
mso-ascii-theme-font:minor-latin;mso-fareast-theme-font:minor-fareast;
mso-hansi-font-family:Calibri;mso-hansi-theme-font:minor-latin'>世纪</span><span
lang=EN-US>80</span><span style='font-family:宋体;mso-ascii-font-family:Calibri;
mso-ascii-theme-font:minor-latin;mso-fareast-theme-font:minor-fareast;
mso-hansi-font-family:Calibri;mso-hansi-theme-font:minor-latin'>年代中期开发出来的。前者由</span><span
lang=EN-US>Gateway Design Automation</span><span style='font-family:宋体;
mso-ascii-font-family:Calibri;mso-ascii-theme-font:minor-latin;mso-fareast-theme-font:
minor-fareast;mso-hansi-font-family:Calibri;mso-hansi-theme-font:minor-latin'>公司（该公司于</span><span
lang=EN-US>1989</span><span style='font-family:宋体;mso-ascii-font-family:Calibri;
mso-ascii-theme-font:minor-latin;mso-fareast-theme-font:minor-fareast;
mso-hansi-font-family:Calibri;mso-hansi-theme-font:minor-latin'>年被</span><span
lang=EN-US>Cadence</span><span style='font-family:宋体;mso-ascii-font-family:
Calibri;mso-ascii-theme-font:minor-latin;mso-fareast-theme-font:minor-fareast;
mso-hansi-font-family:Calibri;mso-hansi-theme-font:minor-latin'>公司收购）开发。两种</span><span
lang=EN-US>HDL</span><span style='font-family:宋体;mso-ascii-font-family:Calibri;
mso-ascii-theme-font:minor-latin;mso-fareast-theme-font:minor-fareast;
mso-hansi-font-family:Calibri;mso-hansi-theme-font:minor-latin'>均为</span><span
lang=EN-US>IEEE</span><span style='font-family:宋体;mso-ascii-font-family:Calibri;
mso-ascii-theme-font:minor-latin;mso-fareast-theme-font:minor-fareast;
mso-hansi-font-family:Calibri;mso-hansi-theme-font:minor-latin'>标准。</span></p>

<p class=MsoNormal><span lang=EN-US>Verilog</span><span style='font-family:
宋体;mso-ascii-font-family:Calibri;mso-ascii-theme-font:minor-latin;mso-fareast-theme-font:
minor-fareast;mso-hansi-font-family:Calibri;mso-hansi-theme-font:minor-latin'>可以从五个层次对电路（系统）进行描述，包括</span><span
lang=EN-US>:</span><span style='font-family:宋体;mso-ascii-font-family:Calibri;
mso-ascii-theme-font:minor-latin;mso-fareast-theme-font:minor-fareast;
mso-hansi-font-family:Calibri;mso-hansi-theme-font:minor-latin'>系统级、算法级、寄存器传输级（即</span><span
lang=EN-US>RTL</span><span style='font-family:宋体;mso-ascii-font-family:Calibri;
mso-ascii-theme-font:minor-latin;mso-fareast-theme-font:minor-fareast;
mso-hansi-font-family:Calibri;mso-hansi-theme-font:minor-latin'>级）、门级、开关级。我们平时用的最多的为</span><span
lang=EN-US>RTL</span><span style='font-family:宋体;mso-ascii-font-family:Calibri;
mso-ascii-theme-font:minor-latin;mso-fareast-theme-font:minor-fareast;
mso-hansi-font-family:Calibri;mso-hansi-theme-font:minor-latin'>级，故</span><span
lang=EN-US>Verilog</span><span style='font-family:宋体;mso-ascii-font-family:
Calibri;mso-ascii-theme-font:minor-latin;mso-fareast-theme-font:minor-fareast;
mso-hansi-font-family:Calibri;mso-hansi-theme-font:minor-latin'>代码也经常被称为</span><span
lang=EN-US>RTL</span><span style='font-family:宋体;mso-ascii-font-family:Calibri;
mso-ascii-theme-font:minor-latin;mso-fareast-theme-font:minor-fareast;
mso-hansi-font-family:Calibri;mso-hansi-theme-font:minor-latin'>代码。</span></p>

<p class=MsoNormal><span style='font-family:宋体;mso-ascii-font-family:Calibri;
mso-ascii-theme-font:minor-latin;mso-fareast-theme-font:minor-fareast;
mso-hansi-font-family:Calibri;mso-hansi-theme-font:minor-latin'>在笔者看来，掌握一门语言最快速的方法就是在实际应用中去学习，</span><span
lang=EN-US>Verilog HDL</span><span style='font-family:宋体;mso-ascii-font-family:
Calibri;mso-ascii-theme-font:minor-latin;mso-fareast-theme-font:minor-fareast;
mso-hansi-font-family:Calibri;mso-hansi-theme-font:minor-latin'>也不例外。下面我们就通过一系列实例来学习</span><span
lang=EN-US>Verilog HDL</span><span style='font-family:宋体;mso-ascii-font-family:
Calibri;mso-ascii-theme-font:minor-latin;mso-fareast-theme-font:minor-fareast;
mso-hansi-font-family:Calibri;mso-hansi-theme-font:minor-latin'>。</span></p>

<p class=MsoNormal><span lang=EN-US><o:p>&nbsp;</o:p></span></p>

<h3><a name="_Toc458009615"><span lang=EN-US>1.1<span
style='mso-spacerun:yes'>  </span></span></a><span style='mso-bookmark:_Toc458009615'><span
style='font-family:宋体;mso-ascii-font-family:Calibri;mso-ascii-theme-font:minor-latin;
mso-fareast-theme-font:minor-fareast;mso-hansi-font-family:Calibri;mso-hansi-theme-font:
minor-latin'>简单组合逻辑电路</span></span></h3>

<p class=MsoNormal><span style='font-family:宋体;mso-ascii-font-family:Calibri;
mso-ascii-theme-font:minor-latin;mso-fareast-theme-font:minor-fareast;
mso-hansi-font-family:Calibri;mso-hansi-theme-font:minor-latin'>对于逻辑表达式：</span><span
lang=EN-US style='mso-no-proof:yes'><!--[if gte vml 1]><v:shapetype id="_x0000_t75"
 coordsize="21600,21600" o:spt="75" o:preferrelative="t" path="m@4@5l@4@11@9@11@9@5xe"
 filled="f" stroked="f">
 <v:stroke joinstyle="miter"/>
 <v:formulas>
  <v:f eqn="if lineDrawn pixelLineWidth 0"/>
  <v:f eqn="sum @0 1 0"/>
  <v:f eqn="sum 0 0 @1"/>
  <v:f eqn="prod @2 1 2"/>
  <v:f eqn="prod @3 21600 pixelWidth"/>
  <v:f eqn="prod @3 21600 pixelHeight"/>
  <v:f eqn="sum @0 0 1"/>
  <v:f eqn="prod @6 1 2"/>
  <v:f eqn="prod @7 21600 pixelWidth"/>
  <v:f eqn="sum @8 21600 0"/>
  <v:f eqn="prod @7 21600 pixelHeight"/>
  <v:f eqn="sum @10 21600 0"/>
 </v:formulas>
 <v:path o:extrusionok="f" gradientshapeok="t" o:connecttype="rect"/>
 <o:lock v:ext="edit" aspectratio="t"/>
</v:shapetype><v:shape id="图片_x0020_8" o:spid="_x0000_i1065" type="#_x0000_t75"
 style='width:124pt;height:16pt;visibility:visible;mso-wrap-style:square'>
 <v:imagedata src="Verilog_GR.fld/image001.png" o:title=""/>
</v:shape><![endif]--><![if !vml]><img width=124 height=16
src="Verilog_GR.fld/image002.jpg" v:shapes="图片_x0020_8"><![endif]></span></p>

<p class=MsoNormal><span style='font-family:宋体;mso-ascii-font-family:Calibri;
mso-ascii-theme-font:minor-latin;mso-fareast-theme-font:minor-fareast;
mso-hansi-font-family:Calibri;mso-hansi-theme-font:minor-latin'>其电路图如下所示：</span></p>

<p class=MsoNormal align=center style='text-align:center'><span lang=EN-US><span
style='mso-no-proof:yes'><!--[if gte vml 1]><v:shape id="_x0000_i1064" type="#_x0000_t75"
 alt="" style='width:221pt;height:89pt;mso-width-percent:0;
 mso-height-percent:0;mso-width-percent:0;mso-height-percent:0' o:ole="">
 <v:imagedata src="Verilog_GR.fld/image003.emz" o:title=""/>
</v:shape><![endif]--><![if !vml]><img width=221 height=89
src="Verilog_GR.fld/image004.jpg" v:shapes="_x0000_i1064"><![endif]></span><!--[if gte mso 9]><xml>
 <o:OLEObject Type="Embed" ProgID="Visio.Drawing.11" ShapeID="_x0000_i1064"
  DrawAspect="Content" ObjectID="_1624453195">
 </o:OLEObject>
</xml><![endif]--></span></p>

<p class=MsoNormal><span lang=EN-US><o:p>&nbsp;</o:p></span></p>

<p class=MsoNormal><span lang=EN-US>Verilog</span><span style='font-family:
宋体;mso-ascii-font-family:Calibri;mso-ascii-theme-font:minor-latin;mso-fareast-theme-font:
minor-fareast;mso-hansi-font-family:Calibri;mso-hansi-theme-font:minor-latin'>代码如下：</span></p>

<p class=MsoNormal><span lang=EN-US style='mso-no-proof:yes'><!--[if gte vml 1]><v:shape
 id="图片_x0020_2" o:spid="_x0000_i1063" type="#_x0000_t75" style='width:323pt;
 height:108pt;visibility:visible;mso-wrap-style:square'>
 <v:imagedata src="Verilog_GR.fld/image005.png" o:title=""/>
</v:shape><![endif]--><![if !vml]><img width=323 height=108
src="Verilog_GR.fld/image006.jpg" v:shapes="图片_x0020_2"><![endif]></span></p>

<p class=MsoNormal><span style='font-family:宋体;mso-ascii-font-family:Calibri;
mso-ascii-theme-font:minor-latin;mso-fareast-theme-font:minor-fareast;
mso-hansi-font-family:Calibri;mso-hansi-theme-font:minor-latin'>语法说明</span></p>

<p class=MsoNormal><b style='mso-bidi-font-weight:normal'><i style='mso-bidi-font-style:
normal'><span lang=EN-US>module/<span class=SpellE>endmodule</span></span></i></b><span
lang=EN-US>:</span><span style='font-family:宋体;mso-ascii-font-family:Calibri;
mso-ascii-theme-font:minor-latin;mso-fareast-theme-font:minor-fareast;
mso-hansi-font-family:Calibri;mso-hansi-theme-font:minor-latin'>表征模块的开始与结束。</span></p>

<p class=MsoNormal><b style='mso-bidi-font-weight:normal'><i style='mso-bidi-font-style:
normal'><span lang=EN-US>example</span></i></b><span style='font-family:宋体;
mso-ascii-font-family:Calibri;mso-ascii-theme-font:minor-latin;mso-fareast-theme-font:
minor-fareast;mso-hansi-font-family:Calibri;mso-hansi-theme-font:minor-latin'>：模块名可由用户指定，可包含字母、数字及下划线，需以字母开头，区分大小写</span></p>

<p class=MsoNormal><b style='mso-bidi-font-weight:normal'><i style='mso-bidi-font-style:
normal'><span lang=EN-US>assign</span></i></b><span lang=EN-US>:</span><span
style='font-family:宋体;mso-ascii-font-family:Calibri;mso-ascii-theme-font:minor-latin;
mso-fareast-theme-font:minor-fareast;mso-hansi-font-family:Calibri;mso-hansi-theme-font:
minor-latin'>赋值操作关键字，该关键字后可跟一个赋值表达式，该关键字是实现组合逻辑操作的一种主要描述方式。</span></p>

<p class=MsoNormal><b style='mso-bidi-font-weight:normal'><i style='mso-bidi-font-style:
normal'><span lang=EN-US>input/output</span></i></b><span lang=EN-US>:</span><span
style='font-family:宋体;mso-ascii-font-family:Calibri;mso-ascii-theme-font:minor-latin;
mso-fareast-theme-font:minor-fareast;mso-hansi-font-family:Calibri;mso-hansi-theme-font:
minor-latin'>表征该信号的方向，除输入、输出外还有一种</span><span class=SpellE><span lang=EN-US>inout</span></span><span
style='font-family:宋体;mso-ascii-font-family:Calibri;mso-ascii-theme-font:minor-latin;
mso-fareast-theme-font:minor-fareast;mso-hansi-font-family:Calibri;mso-hansi-theme-font:
minor-latin'>（输入输出）型。</span></p>

<p class=MsoNormal><b style='mso-bidi-font-weight:normal'><i style='mso-bidi-font-style:
normal'><span style='font-family:宋体;mso-ascii-font-family:Calibri;mso-ascii-theme-font:
minor-latin;mso-fareast-theme-font:minor-fareast;mso-hansi-font-family:Calibri;
mso-hansi-theme-font:minor-latin'>操作符</span></i></b><span style='font-family:
宋体;mso-ascii-font-family:Calibri;mso-ascii-theme-font:minor-latin;mso-fareast-theme-font:
minor-fareast;mso-hansi-font-family:Calibri;mso-hansi-theme-font:minor-latin'>：</span><span
lang=EN-US>~</span><span style='font-family:宋体;mso-ascii-font-family:Calibri;
mso-ascii-theme-font:minor-latin;mso-fareast-theme-font:minor-fareast;
mso-hansi-font-family:Calibri;mso-hansi-theme-font:minor-latin'>按位取反、</span><span
lang=EN-US>&amp;</span><span style='font-family:宋体;mso-ascii-font-family:Calibri;
mso-ascii-theme-font:minor-latin;mso-fareast-theme-font:minor-fareast;
mso-hansi-font-family:Calibri;mso-hansi-theme-font:minor-latin'>按位与、</span><span
lang=EN-US>|</span><span style='font-family:宋体;mso-ascii-font-family:Calibri;
mso-ascii-theme-font:minor-latin;mso-fareast-theme-font:minor-fareast;
mso-hansi-font-family:Calibri;mso-hansi-theme-font:minor-latin'>按位或</span></p>

<p class=MsoNormal><span style='font-family:宋体;mso-ascii-font-family:Calibri;
mso-ascii-theme-font:minor-latin;mso-fareast-theme-font:minor-fareast;
mso-hansi-font-family:Calibri;mso-hansi-theme-font:minor-latin'>常用操作符及其优先级：</span></p>

<p class=MsoNormal align=center style='text-align:center'><span lang=EN-US
style='mso-no-proof:yes'><!--[if gte vml 1]><v:shape id="图片_x0020_11274"
 o:spid="_x0000_i1062" type="#_x0000_t75" style='width:237pt;height:215pt;
 visibility:visible;mso-wrap-style:square'>
 <v:imagedata src="Verilog_GR.fld/image007.png" o:title=""/>
</v:shape><![endif]--><![if !vml]><img width=237 height=215
src="Verilog_GR.fld/image008.jpg" v:shapes="图片_x0020_11274"><![endif]></span></p>

<p class=MsoNormal><span style='font-family:宋体;mso-ascii-font-family:Calibri;
mso-ascii-theme-font:minor-latin;mso-fareast-theme-font:minor-fareast;
mso-hansi-font-family:Calibri;mso-hansi-theme-font:minor-latin'>建议大家在写代码时，在适当的地方加上括号，以增加可读性</span></p>

<p class=MsoNormal><span style='font-family:宋体;mso-ascii-font-family:Calibri;
mso-ascii-theme-font:minor-latin;mso-fareast-theme-font:minor-fareast;
mso-hansi-font-family:Calibri;mso-hansi-theme-font:minor-latin'>综合后电路：</span></p>

<p class=MsoNormal align=center style='text-align:center'><span lang=EN-US
style='mso-no-proof:yes'><!--[if gte vml 1]><v:shape id="图片_x0020_3" o:spid="_x0000_i1061"
 type="#_x0000_t75" style='width:207pt;height:115pt;visibility:visible;
 mso-wrap-style:square'>
 <v:imagedata src="Verilog_GR.fld/image009.png" o:title=""/>
</v:shape><![endif]--><![if !vml]><img width=207 height=115
src="Verilog_GR.fld/image010.jpg" v:shapes="图片_x0020_3"><![endif]></span></p>

<p class=MsoNormal><span style='font-family:宋体;mso-ascii-font-family:Calibri;
mso-ascii-theme-font:minor-latin;mso-fareast-theme-font:minor-fareast;
mso-hansi-font-family:Calibri;mso-hansi-theme-font:minor-latin'>上图是综合工具生成的电路图，大家可以自行化简上述电路，看是否等价。</span></p>

<p class=MsoNormal><span lang=EN-US><o:p>&nbsp;</o:p></span></p>

<h3><a name="_Toc458009616"><span lang=EN-US>1.2<span
style='mso-spacerun:yes'>  </span></span></a><span style='mso-bookmark:_Toc458009616'><span
style='font-family:宋体;mso-ascii-font-family:Calibri;mso-ascii-theme-font:minor-latin;
mso-fareast-theme-font:minor-fareast;mso-hansi-font-family:Calibri;mso-hansi-theme-font:
minor-latin'>多</span><span lang=EN-US>bit</span></span><span style='mso-bookmark:
_Toc458009616'><span style='font-family:宋体;mso-ascii-font-family:Calibri;
mso-ascii-theme-font:minor-latin;mso-fareast-theme-font:minor-fareast;
mso-hansi-font-family:Calibri;mso-hansi-theme-font:minor-latin'>逻辑门</span></span></h3>

<p class=MsoNormal><span style='font-family:宋体;mso-ascii-font-family:Calibri;
mso-ascii-theme-font:minor-latin;mso-fareast-theme-font:minor-fareast;
mso-hansi-font-family:Calibri;mso-hansi-theme-font:minor-latin'>对于下面</span><span
lang=EN-US>5</span><span style='font-family:宋体;mso-ascii-font-family:Calibri;
mso-ascii-theme-font:minor-latin;mso-fareast-theme-font:minor-fareast;
mso-hansi-font-family:Calibri;mso-hansi-theme-font:minor-latin'>个逻辑表达式</span></p>

<p class=MsoNormal><span lang=EN-US>y1 = a &amp; b;</span></p>

<p class=MsoNormal><span lang=EN-US>y2 = a | b;</span></p>

<p class=MsoNormal><span lang=EN-US>y3 = a ^ b;</span></p>

<p class=MsoNormal><span lang=EN-US>y4 = <span class=GramE>~(</span>a &amp; b);</span></p>

<p class=MsoNormal><span lang=EN-US>y5 = <span class=GramE>~(</span>a | b);</span></p>

<p class=MsoNormal><span style='font-family:宋体;mso-ascii-font-family:Calibri;
mso-ascii-theme-font:minor-latin;mso-fareast-theme-font:minor-fareast;
mso-hansi-font-family:Calibri;mso-hansi-theme-font:minor-latin'>其电路图如下所示：</span></p>

<p class=MsoNormal align=center style='text-align:center'><span lang=EN-US
style='mso-no-proof:yes'><!--[if gte vml 1]><v:shape id="图片_x0020_7" o:spid="_x0000_i1060"
 type="#_x0000_t75" style='width:220pt;height:166pt;visibility:visible;
 mso-wrap-style:square'>
 <v:imagedata src="Verilog_GR.fld/image011.png" o:title=""/>
</v:shape><![endif]--><![if !vml]><img width=220 height=166
src="Verilog_GR.fld/image012.jpg" v:shapes="图片_x0020_7"><![endif]></span></p>

<p class=MsoNormal><span class=SpellE><span lang=EN-US>verilog</span></span><span
style='font-family:宋体;mso-ascii-font-family:Calibri;mso-ascii-theme-font:minor-latin;
mso-fareast-theme-font:minor-fareast;mso-hansi-font-family:Calibri;mso-hansi-theme-font:
minor-latin'>代码为：</span></p>

<p class=MsoNormal><span lang=EN-US style='mso-no-proof:yes'><!--[if gte vml 1]><v:shape
 id="图片_x0020_5" o:spid="_x0000_i1059" type="#_x0000_t75" style='width:188pt;
 height:187pt;visibility:visible;mso-wrap-style:square'>
 <v:imagedata src="Verilog_GR.fld/image013.png" o:title=""/>
</v:shape><![endif]--><![if !vml]><img width=188 height=187
src="Verilog_GR.fld/image014.jpg" v:shapes="图片_x0020_5"><![endif]></span></p>

<p class=MsoNormal><span lang=EN-US><o:p>&nbsp;</o:p></span></p>

<p class=MsoNormal><span style='font-family:宋体;mso-ascii-font-family:Calibri;
mso-ascii-theme-font:minor-latin;mso-fareast-theme-font:minor-fareast;
mso-hansi-font-family:Calibri;mso-hansi-theme-font:minor-latin'>语法说明</span><span
lang=EN-US>:</span></p>

<p class=MsoNormal><b style='mso-bidi-font-weight:normal'><i style='mso-bidi-font-style:
normal'><span lang=EN-US>[3:0]</span></i></b><span lang=EN-US>:</span><span
style='font-family:宋体;mso-ascii-font-family:Calibri;mso-ascii-theme-font:minor-latin;
mso-fareast-theme-font:minor-fareast;mso-hansi-font-family:Calibri;mso-hansi-theme-font:
minor-latin'>表征该信号的位宽，实例中是推荐写法，</span><span lang=EN-US>[0:3]</span><span
style='font-family:宋体;mso-ascii-font-family:Calibri;mso-ascii-theme-font:minor-latin;
mso-fareast-theme-font:minor-fareast;mso-hansi-font-family:Calibri;mso-hansi-theme-font:
minor-latin'>、</span><span lang=EN-US>[4:1]</span><span style='font-family:
宋体;mso-ascii-font-family:Calibri;mso-ascii-theme-font:minor-latin;mso-fareast-theme-font:
minor-fareast;mso-hansi-font-family:Calibri;mso-hansi-theme-font:minor-latin'>等写法也是合法的</span></p>

<p class=MsoNormal><b style='mso-bidi-font-weight:normal'><i style='mso-bidi-font-style:
normal'><span lang=EN-US>//</span></i></b><b style='mso-bidi-font-weight:normal'><i
style='mso-bidi-font-style:normal'><span style='font-family:宋体;mso-ascii-font-family:
Calibri;mso-ascii-theme-font:minor-latin;mso-fareast-theme-font:minor-fareast;
mso-hansi-font-family:Calibri;mso-hansi-theme-font:minor-latin'>、</span><span
lang=EN-US>/* */</span></i></b><span lang=EN-US>:</span><span style='font-family:
宋体;mso-ascii-font-family:Calibri;mso-ascii-theme-font:minor-latin;mso-fareast-theme-font:
minor-fareast;mso-hansi-font-family:Calibri;mso-hansi-theme-font:minor-latin'>代码注释，增加代码可读性，</span><span
lang=EN-US>//</span><span style='font-family:宋体;mso-ascii-font-family:Calibri;
mso-ascii-theme-font:minor-latin;mso-fareast-theme-font:minor-fareast;
mso-hansi-font-family:Calibri;mso-hansi-theme-font:minor-latin'>为单行注释，</span><span
lang=EN-US>/* */</span><span style='font-family:宋体;mso-ascii-font-family:Calibri;
mso-ascii-theme-font:minor-latin;mso-fareast-theme-font:minor-fareast;
mso-hansi-font-family:Calibri;mso-hansi-theme-font:minor-latin'>为多行注释</span></p>

<p class=MsoNormal><span lang=EN-US><o:p>&nbsp;</o:p></span></p>

<h3><a name="_Toc458009617"><span lang=EN-US>1.3<span
style='mso-spacerun:yes'>  </span></span></a><span style='mso-bookmark:_Toc458009617'><span
style='font-family:宋体;mso-ascii-font-family:Calibri;mso-ascii-theme-font:minor-latin;
mso-fareast-theme-font:minor-fareast;mso-hansi-font-family:Calibri;mso-hansi-theme-font:
minor-latin'>八输入与门</span></span></h3>

<p class=MsoNormal><span style='font-family:宋体;mso-ascii-font-family:Calibri;
mso-ascii-theme-font:minor-latin;mso-fareast-theme-font:minor-fareast;
mso-hansi-font-family:Calibri;mso-hansi-theme-font:minor-latin'>对于逻辑表达式</span><span
lang=EN-US> y = a[7] &amp; a[6] &amp; a[5] &amp; a[4] &amp; a[3] &amp; a[2]
&amp; a[1] &amp; a[0]</span><span style='font-family:宋体;mso-ascii-font-family:
Calibri;mso-ascii-theme-font:minor-latin;mso-fareast-theme-font:minor-fareast;
mso-hansi-font-family:Calibri;mso-hansi-theme-font:minor-latin'>；</span></p>

<p class=MsoNormal><span style='font-family:宋体;mso-ascii-font-family:Calibri;
mso-ascii-theme-font:minor-latin;mso-fareast-theme-font:minor-fareast;
mso-hansi-font-family:Calibri;mso-hansi-theme-font:minor-latin'>其电路图为：</span></p>

<p class=MsoNormal align=center style='text-align:center'><span lang=EN-US
style='mso-no-proof:yes'><!--[if gte vml 1]><v:shape id="Picture_x0020_5"
 o:spid="_x0000_i1058" type="#_x0000_t75" style='width:161pt;height:85pt;
 visibility:visible;mso-wrap-style:square'>
 <v:imagedata src="Verilog_GR.fld/image015.png" o:title=""/>
</v:shape><![endif]--><![if !vml]><img width=161 height=85
src="Verilog_GR.fld/image016.jpg" v:shapes="Picture_x0020_5"><![endif]></span></p>

<p class=MsoNormal><span lang=EN-US>Verilog</span><span style='font-family:
宋体;mso-ascii-font-family:Calibri;mso-ascii-theme-font:minor-latin;mso-fareast-theme-font:
minor-fareast;mso-hansi-font-family:Calibri;mso-hansi-theme-font:minor-latin'>代码：</span></p>

<p class=MsoNormal><span lang=EN-US style='mso-no-proof:yes'><!--[if gte vml 1]><v:shape
 id="图片_x0020_1" o:spid="_x0000_i1057" type="#_x0000_t75" style='width:262pt;
 height:120pt;visibility:visible;mso-wrap-style:square'>
 <v:imagedata src="Verilog_GR.fld/image017.png" o:title=""/>
</v:shape><![endif]--><![if !vml]><img width=262 height=120
src="Verilog_GR.fld/image018.jpg" v:shapes="图片_x0020_1"><![endif]></span></p>

<p class=MsoNormal><span style='font-family:宋体;mso-ascii-font-family:Calibri;
mso-ascii-theme-font:minor-latin;mso-fareast-theme-font:minor-fareast;
mso-hansi-font-family:Calibri;mso-hansi-theme-font:minor-latin'>语法说明：</span></p>

<p class=MsoNormal><b style='mso-bidi-font-weight:normal'><i style='mso-bidi-font-style:
normal'><span lang=EN-US>a[7]</span></i></b><span style='font-family:宋体;
mso-ascii-font-family:Calibri;mso-ascii-theme-font:minor-latin;mso-fareast-theme-font:
minor-fareast;mso-hansi-font-family:Calibri;mso-hansi-theme-font:minor-latin'>：可将一个多位宽信号中的一位或多位以此种方式进行单独处理</span></p>

<p class=MsoNormal><b style='mso-bidi-font-weight:normal'><i style='mso-bidi-font-style:
normal'><span lang=EN-US>&amp;</span></i></b><span style='font-family:宋体;
mso-ascii-font-family:Calibri;mso-ascii-theme-font:minor-latin;mso-fareast-theme-font:
minor-fareast;mso-hansi-font-family:Calibri;mso-hansi-theme-font:minor-latin'>：按位与、归并与操作，如该操作符只有一个操作数时，则将该操作数的所有位进行相与操作，可以实现与注释部分相同的功能，但写法更简洁。</span></p>

<p class=MsoNormal><span lang=EN-US><o:p>&nbsp;</o:p></span></p>

<h3><a name="_Toc458009618"><span lang=EN-US>1.4<span
style='mso-spacerun:yes'>  </span></span></a><span style='mso-bookmark:_Toc458009618'><span
style='font-family:宋体;mso-ascii-font-family:Calibri;mso-ascii-theme-font:minor-latin;
mso-fareast-theme-font:minor-fareast;mso-hansi-font-family:Calibri;mso-hansi-theme-font:
minor-latin'>一位全加器</span></span></h3>

<p class=MsoNormal><span style='font-family:宋体;mso-ascii-font-family:Calibri;
mso-ascii-theme-font:minor-latin;mso-fareast-theme-font:minor-fareast;
mso-hansi-font-family:Calibri;mso-hansi-theme-font:minor-latin'>对于表达式</span><span
lang=EN-US> {<span class=SpellE>cout</span></span><span style='font-family:
宋体;mso-ascii-font-family:Calibri;mso-ascii-theme-font:minor-latin;mso-fareast-theme-font:
minor-fareast;mso-hansi-font-family:Calibri;mso-hansi-theme-font:minor-latin'>，</span><span
lang=EN-US>s} = a + b + <span class=SpellE>cin</span>;</span></p>

<p class=MsoNormal><span style='font-family:宋体;mso-ascii-font-family:Calibri;
mso-ascii-theme-font:minor-latin;mso-fareast-theme-font:minor-fareast;
mso-hansi-font-family:Calibri;mso-hansi-theme-font:minor-latin'>其电路图为：</span></p>

<p class=MsoNormal align=center style='text-align:center'><span lang=EN-US
style='mso-no-proof:yes'><!--[if gte vml 1]><v:shape id="图片_x0020_11" o:spid="_x0000_i1056"
 type="#_x0000_t75" style='width:292pt;height:124pt;visibility:visible;
 mso-wrap-style:square'>
 <v:imagedata src="Verilog_GR.fld/image019.png" o:title=""/>
</v:shape><![endif]--><![if !vml]><img width=292 height=124
src="Verilog_GR.fld/image020.jpg" v:shapes="图片_x0020_11"><![endif]></span></p>

<p class=MsoNormal><span lang=EN-US><o:p>&nbsp;</o:p></span></p>

<p class=MsoNormal><span lang=EN-US>Verilog</span><span style='font-family:
宋体;mso-ascii-font-family:Calibri;mso-ascii-theme-font:minor-latin;mso-fareast-theme-font:
minor-fareast;mso-hansi-font-family:Calibri;mso-hansi-theme-font:minor-latin'>代码</span></p>

<p class=MsoNormal><span lang=EN-US style='mso-no-proof:yes'><!--[if gte vml 1]><v:shape
 id="图片_x0020_12" o:spid="_x0000_i1055" type="#_x0000_t75" style='width:179pt;
 height:178pt;visibility:visible;mso-wrap-style:square'>
 <v:imagedata src="Verilog_GR.fld/image021.png" o:title=""/>
</v:shape><![endif]--><![if !vml]><img width=179 height=178
src="Verilog_GR.fld/image022.jpg" v:shapes="图片_x0020_12"><![endif]></span></p>

<p class=MsoNormal><span style='font-family:宋体;mso-ascii-font-family:Calibri;
mso-ascii-theme-font:minor-latin;mso-fareast-theme-font:minor-fareast;
mso-hansi-font-family:Calibri;mso-hansi-theme-font:minor-latin'>语法说明</span></p>

<p class=MsoNormal><b style='mso-bidi-font-weight:normal'><i style='mso-bidi-font-style:
normal'><span lang=EN-US>wire</span></i></b><span style='font-family:宋体;
mso-ascii-font-family:Calibri;mso-ascii-theme-font:minor-latin;mso-fareast-theme-font:
minor-fareast;mso-hansi-font-family:Calibri;mso-hansi-theme-font:minor-latin'>：线网型数据类型，</span><span
class=SpellE><span lang=EN-US>verilog</span></span><span style='font-family:
宋体;mso-ascii-font-family:Calibri;mso-ascii-theme-font:minor-latin;mso-fareast-theme-font:
minor-fareast;mso-hansi-font-family:Calibri;mso-hansi-theme-font:minor-latin'>语法中的一种主要数据类型，用于表示线网型信号，与实际电路中的信号连线相对应。</span><span
lang=EN-US>wire</span><span style='font-family:宋体;mso-ascii-font-family:Calibri;
mso-ascii-theme-font:minor-latin;mso-fareast-theme-font:minor-fareast;
mso-hansi-font-family:Calibri;mso-hansi-theme-font:minor-latin'>是</span><span
class=SpellE><span lang=EN-US>verilog</span></span><span style='font-family:
宋体;mso-ascii-font-family:Calibri;mso-ascii-theme-font:minor-latin;mso-fareast-theme-font:
minor-fareast;mso-hansi-font-family:Calibri;mso-hansi-theme-font:minor-latin'>中的默认数据类型，此例中的输入输出信号没有指定数据类型，则默认为</span><span
lang=EN-US>wire</span><span style='font-family:宋体;mso-ascii-font-family:Calibri;
mso-ascii-theme-font:minor-latin;mso-fareast-theme-font:minor-fareast;
mso-hansi-font-family:Calibri;mso-hansi-theme-font:minor-latin'>型。除</span><span
lang=EN-US>wire</span><span style='font-family:宋体;mso-ascii-font-family:Calibri;
mso-ascii-theme-font:minor-latin;mso-fareast-theme-font:minor-fareast;
mso-hansi-font-family:Calibri;mso-hansi-theme-font:minor-latin'>外，另外一种主要数据类型为</span><span
lang=EN-US>reg</span><span style='font-family:宋体;mso-ascii-font-family:Calibri;
mso-ascii-theme-font:minor-latin;mso-fareast-theme-font:minor-fareast;
mso-hansi-font-family:Calibri;mso-hansi-theme-font:minor-latin'>，表示寄存器类型数据。</span></p>

<p class=MsoNormal><b style='mso-bidi-font-weight:normal'><i style='mso-bidi-font-style:
normal'><span style='font-family:宋体;mso-ascii-font-family:Calibri;mso-ascii-theme-font:
minor-latin;mso-fareast-theme-font:minor-fareast;mso-hansi-font-family:Calibri;
mso-hansi-theme-font:minor-latin'>内部信号</span></i></b><span style='font-family:
宋体;mso-ascii-font-family:Calibri;mso-ascii-theme-font:minor-latin;mso-fareast-theme-font:
minor-fareast;mso-hansi-font-family:Calibri;mso-hansi-theme-font:minor-latin'>：此例中的</span><span
lang=EN-US>p</span><span style='font-family:宋体;mso-ascii-font-family:Calibri;
mso-ascii-theme-font:minor-latin;mso-fareast-theme-font:minor-fareast;
mso-hansi-font-family:Calibri;mso-hansi-theme-font:minor-latin'>、</span><span
lang=EN-US>g</span><span style='font-family:宋体;mso-ascii-font-family:Calibri;
mso-ascii-theme-font:minor-latin;mso-fareast-theme-font:minor-fareast;
mso-hansi-font-family:Calibri;mso-hansi-theme-font:minor-latin'>为内部信号，可以简化设计，增加代码可读性。</span></p>

<h3><a name="_Toc458009619"><span lang=EN-US>1.5<span
style='mso-spacerun:yes'>  </span></span></a><span style='mso-bookmark:_Toc458009619'><span
style='font-family:宋体;mso-ascii-font-family:Calibri;mso-ascii-theme-font:minor-latin;
mso-fareast-theme-font:minor-fareast;mso-hansi-font-family:Calibri;mso-hansi-theme-font:
minor-latin'>三态门</span></span></h3>

<p class=MsoNormal><span style='font-family:宋体;mso-ascii-font-family:Calibri;
mso-ascii-theme-font:minor-latin;mso-fareast-theme-font:minor-fareast;
mso-hansi-font-family:Calibri;mso-hansi-theme-font:minor-latin'>电路图</span></p>

<p class=MsoNormal align=center style='text-align:center'><span lang=EN-US
style='mso-no-proof:yes'><!--[if gte vml 1]><v:shape id="图片_x0020_13" o:spid="_x0000_i1054"
 type="#_x0000_t75" style='width:305pt;height:80pt;visibility:visible;
 mso-wrap-style:square'>
 <v:imagedata src="Verilog_GR.fld/image023.png" o:title=""/>
</v:shape><![endif]--><![if !vml]><img width=305 height=80
src="Verilog_GR.fld/image024.jpg" v:shapes="图片_x0020_13"><![endif]></span></p>

<p class=MsoNormal><span lang=EN-US>Verilog</span><span style='font-family:
宋体;mso-ascii-font-family:Calibri;mso-ascii-theme-font:minor-latin;mso-fareast-theme-font:
minor-fareast;mso-hansi-font-family:Calibri;mso-hansi-theme-font:minor-latin'>代码</span></p>

<p class=MsoNormal><span lang=EN-US style='mso-no-proof:yes'><!--[if gte vml 1]><v:shape
 id="图片_x0020_14" o:spid="_x0000_i1053" type="#_x0000_t75" style='width:148pt;
 height:105pt;visibility:visible;mso-wrap-style:square'>
 <v:imagedata src="Verilog_GR.fld/image025.png" o:title=""/>
</v:shape><![endif]--><![if !vml]><img width=148 height=105
src="Verilog_GR.fld/image026.jpg" v:shapes="图片_x0020_14"><![endif]></span></p>

<p class=MsoNormal><span style='font-family:宋体;mso-ascii-font-family:Calibri;
mso-ascii-theme-font:minor-latin;mso-fareast-theme-font:minor-fareast;
mso-hansi-font-family:Calibri;mso-hansi-theme-font:minor-latin'>语法说明：</span></p>

<p class=MsoNormal><b style='mso-bidi-font-weight:normal'><i style='mso-bidi-font-style:
normal'><span lang=EN-US>z</span></i></b><span style='font-family:宋体;
mso-ascii-font-family:Calibri;mso-ascii-theme-font:minor-latin;mso-fareast-theme-font:
minor-fareast;mso-hansi-font-family:Calibri;mso-hansi-theme-font:minor-latin'>：高阻态，</span><span
class=SpellE><span lang=EN-US>verilog</span></span><span style='font-family:
宋体;mso-ascii-font-family:Calibri;mso-ascii-theme-font:minor-latin;mso-fareast-theme-font:
minor-fareast;mso-hansi-font-family:Calibri;mso-hansi-theme-font:minor-latin'>中，信号共有</span><span
lang=EN-US>4</span><span style='font-family:宋体;mso-ascii-font-family:Calibri;
mso-ascii-theme-font:minor-latin;mso-fareast-theme-font:minor-fareast;
mso-hansi-font-family:Calibri;mso-hansi-theme-font:minor-latin'>种状态“</span><span
lang=EN-US>0</span><span style='font-family:宋体;mso-ascii-font-family:Calibri;
mso-ascii-theme-font:minor-latin;mso-fareast-theme-font:minor-fareast;
mso-hansi-font-family:Calibri;mso-hansi-theme-font:minor-latin'>、</span><span
lang=EN-US>1</span><span style='font-family:宋体;mso-ascii-font-family:Calibri;
mso-ascii-theme-font:minor-latin;mso-fareast-theme-font:minor-fareast;
mso-hansi-font-family:Calibri;mso-hansi-theme-font:minor-latin'>、</span><span
lang=EN-US>x</span><span style='font-family:宋体;mso-ascii-font-family:Calibri;
mso-ascii-theme-font:minor-latin;mso-fareast-theme-font:minor-fareast;
mso-hansi-font-family:Calibri;mso-hansi-theme-font:minor-latin'>、</span><span
lang=EN-US>z</span><span style='font-family:宋体;mso-ascii-font-family:Calibri;
mso-ascii-theme-font:minor-latin;mso-fareast-theme-font:minor-fareast;
mso-hansi-font-family:Calibri;mso-hansi-theme-font:minor-latin'>”，分别表示低电平、高电平、不确定态和高阻态。对于没有进行初始化的信号，一般处于不确定态（</span><span
lang=EN-US>x</span><span style='font-family:宋体;mso-ascii-font-family:Calibri;
mso-ascii-theme-font:minor-latin;mso-fareast-theme-font:minor-fareast;
mso-hansi-font-family:Calibri;mso-hansi-theme-font:minor-latin'>），高阻态表示该信号没有被其他信号驱动，经常用于有多个驱动源的总线型数据上。</span></p>

<p class=MsoNormal><b style='mso-bidi-font-weight:normal'><i style='mso-bidi-font-style:
normal'><span lang=EN-US>4’bz</span></i></b><span lang=EN-US>:</span><span
style='font-family:宋体;mso-ascii-font-family:Calibri;mso-ascii-theme-font:minor-latin;
mso-fareast-theme-font:minor-fareast;mso-hansi-font-family:Calibri;mso-hansi-theme-font:
minor-latin'>数据格式，表示该信号为</span><span lang=EN-US>4bit</span><span
style='font-family:宋体;mso-ascii-font-family:Calibri;mso-ascii-theme-font:minor-latin;
mso-fareast-theme-font:minor-fareast;mso-hansi-font-family:Calibri;mso-hansi-theme-font:
minor-latin'>位宽，用二进制方式表示，对于数据格式的进一步说明，可见下表</span></p>

<p class=MsoNormal><span lang=EN-US style='mso-no-proof:yes'><!--[if gte vml 1]><v:shape
 id="图片_x0020_11277" o:spid="_x0000_i1052" type="#_x0000_t75" style='width:284pt;
 height:194pt;visibility:visible;mso-wrap-style:square'>
 <v:imagedata src="Verilog_GR.fld/image027.png" o:title=""/>
</v:shape><![endif]--><![if !vml]><img width=284 height=194
src="Verilog_GR.fld/image028.jpg" v:shapes="图片_x0020_11277"><![endif]></span></p>

<p class=MsoNormal><span lang=EN-US><o:p>&nbsp;</o:p></span></p>

<h3><a name="_Toc458009620"><span lang=EN-US>1.6<span
style='mso-spacerun:yes'>  </span></span></a><span style='mso-bookmark:_Toc458009620'><span
style='font-family:宋体;mso-ascii-font-family:Calibri;mso-ascii-theme-font:minor-latin;
mso-fareast-theme-font:minor-fareast;mso-hansi-font-family:Calibri;mso-hansi-theme-font:
minor-latin'>八位两路选择器</span></span></h3>

<p class=MsoNormal><span style='font-family:宋体;mso-ascii-font-family:Calibri;
mso-ascii-theme-font:minor-latin;mso-fareast-theme-font:minor-fareast;
mso-hansi-font-family:Calibri;mso-hansi-theme-font:minor-latin'>电路图：</span></p>

<p class=MsoNormal align=center style='text-align:center'><span lang=EN-US
style='mso-no-proof:yes'><!--[if gte vml 1]><v:shape id="图片_x0020_17" o:spid="_x0000_i1051"
 type="#_x0000_t75" style='width:255pt;height:190pt;visibility:visible;
 mso-wrap-style:square'>
 <v:imagedata src="Verilog_GR.fld/image029.png" o:title=""/>
</v:shape><![endif]--><![if !vml]><img width=255 height=190
src="Verilog_GR.fld/image030.jpg" v:shapes="图片_x0020_17"><![endif]></span></p>

<p class=MsoNormal><span lang=EN-US>Verilog</span><span style='font-family:
宋体;mso-ascii-font-family:Calibri;mso-ascii-theme-font:minor-latin;mso-fareast-theme-font:
minor-fareast;mso-hansi-font-family:Calibri;mso-hansi-theme-font:minor-latin'>代码：</span></p>

<p class=MsoNormal><span lang=EN-US style='mso-no-proof:yes'><!--[if gte vml 1]><v:shape
 id="图片_x0020_19" o:spid="_x0000_i1050" type="#_x0000_t75" style='width:234pt;
 height:260pt;visibility:visible;mso-wrap-style:square'>
 <v:imagedata src="Verilog_GR.fld/image031.png" o:title=""/>
</v:shape><![endif]--><![if !vml]><img width=234 height=260
src="Verilog_GR.fld/image032.jpg" v:shapes="图片_x0020_19"><![endif]></span></p>

<p class=MsoNormal><span style='font-family:宋体;mso-ascii-font-family:Calibri;
mso-ascii-theme-font:minor-latin;mso-fareast-theme-font:minor-fareast;
mso-hansi-font-family:Calibri;mso-hansi-theme-font:minor-latin'>语法说明：</span></p>

<p class=MsoNormal><b style='mso-bidi-font-weight:normal'><i style='mso-bidi-font-style:
normal'><span style='font-family:宋体;mso-ascii-font-family:Calibri;mso-ascii-theme-font:
minor-latin;mso-fareast-theme-font:minor-fareast;mso-hansi-font-family:Calibri;
mso-hansi-theme-font:minor-latin'>模块例化</span></i></b><span style='font-family:
宋体;mso-ascii-font-family:Calibri;mso-ascii-theme-font:minor-latin;mso-fareast-theme-font:
minor-fareast;mso-hansi-font-family:Calibri;mso-hansi-theme-font:minor-latin'>：可通过实例化已经设计好的模块来达到重用模块，简化设计的目的。可将一个模块重用多次，在同一模块中，实例化名称（本例中为</span><span
class=SpellE><span lang=EN-US>lsbmux</span></span><span style='font-family:
宋体;mso-ascii-font-family:Calibri;mso-ascii-theme-font:minor-latin;mso-fareast-theme-font:
minor-fareast;mso-hansi-font-family:Calibri;mso-hansi-theme-font:minor-latin'>、</span><span
class=SpellE><span lang=EN-US>msbmux</span></span><span style='font-family:
宋体;mso-ascii-font-family:Calibri;mso-ascii-theme-font:minor-latin;mso-fareast-theme-font:
minor-fareast;mso-hansi-font-family:Calibri;mso-hansi-theme-font:minor-latin'>）可任意指定，但不能相同，也不能使用</span><span
class=SpellE><span lang=EN-US>verilog</span></span><span style='font-family:
宋体;mso-ascii-font-family:Calibri;mso-ascii-theme-font:minor-latin;mso-fareast-theme-font:
minor-fareast;mso-hansi-font-family:Calibri;mso-hansi-theme-font:minor-latin'>中的关键字。本例中列举了</span><span
class=SpellE><span lang=EN-US>verilog</span></span><span style='font-family:
宋体;mso-ascii-font-family:Calibri;mso-ascii-theme-font:minor-latin;mso-fareast-theme-font:
minor-fareast;mso-hansi-font-family:Calibri;mso-hansi-theme-font:minor-latin'>语法支持的两种实例化方式，推荐使用第二种方式，虽然代码量增加了一些，但增加了可读性，同时降低了出错的风险。</span></p>

<p class=MsoNormal><span style='font-family:宋体;mso-ascii-font-family:Calibri;
mso-ascii-theme-font:minor-latin;mso-fareast-theme-font:minor-fareast;
mso-hansi-font-family:Calibri;mso-hansi-theme-font:minor-latin'>对于第一种模块例化方法，应严格保证实例化模块（</span><span
class=SpellE><span lang=EN-US>lsbmux</span></span><span style='font-family:
宋体;mso-ascii-font-family:Calibri;mso-ascii-theme-font:minor-latin;mso-fareast-theme-font:
minor-fareast;mso-hansi-font-family:Calibri;mso-hansi-theme-font:minor-latin'>）中的参数排列顺序与被实例化模块（</span><span
lang=EN-US>mux2</span><span style='font-family:宋体;mso-ascii-font-family:Calibri;
mso-ascii-theme-font:minor-latin;mso-fareast-theme-font:minor-fareast;
mso-hansi-font-family:Calibri;mso-hansi-theme-font:minor-latin'>）的参数排列顺序严格一致。</span></p>

<p class=MsoNormal><span style='font-family:宋体;mso-ascii-font-family:Calibri;
mso-ascii-theme-font:minor-latin;mso-fareast-theme-font:minor-fareast;
mso-hansi-font-family:Calibri;mso-hansi-theme-font:minor-latin'>对于第二种方式点后面是被例化模块（</span><span
lang=EN-US>mux2</span><span style='font-family:宋体;mso-ascii-font-family:Calibri;
mso-ascii-theme-font:minor-latin;mso-fareast-theme-font:minor-fareast;
mso-hansi-font-family:Calibri;mso-hansi-theme-font:minor-latin'>）的接口信号，括号内的是实例化模块（</span><span
class=SpellE><span lang=EN-US>msbmux</span></span><span style='font-family:
宋体;mso-ascii-font-family:Calibri;mso-ascii-theme-font:minor-latin;mso-fareast-theme-font:
minor-fareast;mso-hansi-font-family:Calibri;mso-hansi-theme-font:minor-latin'>）的接口信号。</span></p>

<p class=MsoNormal><span lang=EN-US><o:p>&nbsp;</o:p></span></p>

<p class=MsoNormal><span lang=EN-US style='mso-no-proof:yes'><!--[if gte vml 1]><v:shape
 id="图片_x0020_16" o:spid="_x0000_i1049" type="#_x0000_t75" style='width:292pt;
 height:15pt;visibility:visible;mso-wrap-style:square'>
 <v:imagedata src="Verilog_GR.fld/image033.png" o:title=""/>
</v:shape><![endif]--><![if !vml]><img width=292 height=15
src="Verilog_GR.fld/image034.jpg" v:shapes="图片_x0020_16"><![endif]></span></p>

<p class=MsoNormal><b style='mso-bidi-font-weight:normal'><i style='mso-bidi-font-style:
normal'><span style='font-family:宋体;mso-ascii-font-family:Calibri;mso-ascii-theme-font:
minor-latin;mso-fareast-theme-font:minor-fareast;mso-hansi-font-family:Calibri;
mso-hansi-theme-font:minor-latin'>位拼接</span></i></b><span style='font-family:
宋体;mso-ascii-font-family:Calibri;mso-ascii-theme-font:minor-latin;mso-fareast-theme-font:
minor-fareast;mso-hansi-font-family:Calibri;mso-hansi-theme-font:minor-latin'>：可将一个或多个信号的指定位，拼接成一个新的信号，对于上述表达式，如果</span><span
lang=EN-US>y</span><span style='font-family:宋体;mso-ascii-font-family:Calibri;
mso-ascii-theme-font:minor-latin;mso-fareast-theme-font:minor-fareast;
mso-hansi-font-family:Calibri;mso-hansi-theme-font:minor-latin'>是一</span><span
lang=EN-US>12bit</span><span style='font-family:宋体;mso-ascii-font-family:Calibri;
mso-ascii-theme-font:minor-latin;mso-fareast-theme-font:minor-fareast;
mso-hansi-font-family:Calibri;mso-hansi-theme-font:minor-latin'>的信号，则其各位的值为：</span><span
lang=EN-US>a[2] a[1] b[0] b[0] b[0] a[0] 1 0 0 0 1 0</span></p>

<p class=MsoNormal><b style='mso-bidi-font-weight:normal'><i style='mso-bidi-font-style:
normal'><span style='font-family:宋体;mso-ascii-font-family:Calibri;mso-ascii-theme-font:
minor-latin;mso-fareast-theme-font:minor-fareast;mso-hansi-font-family:Calibri;
mso-hansi-theme-font:minor-latin'>下划线</span></i></b><span style='font-family:
宋体;mso-ascii-font-family:Calibri;mso-ascii-theme-font:minor-latin;mso-fareast-theme-font:
minor-fareast;mso-hansi-font-family:Calibri;mso-hansi-theme-font:minor-latin'>：数字中间的下划线是为了增加程序可读性，可直接将其忽略。</span></p>

<p class=MsoNormal><span lang=EN-US><o:p>&nbsp;</o:p></span></p>

<h3><a name="_Toc458009621"><span lang=EN-US>1.7<span
style='mso-spacerun:yes'>  </span>D</span></a><span style='mso-bookmark:_Toc458009621'><span
style='font-family:宋体;mso-ascii-font-family:Calibri;mso-ascii-theme-font:minor-latin;
mso-fareast-theme-font:minor-fareast;mso-hansi-font-family:Calibri;mso-hansi-theme-font:
minor-latin'>触发器</span></span></h3>

<p class=MsoNormal><span style='font-family:宋体;mso-ascii-font-family:Calibri;
mso-ascii-theme-font:minor-latin;mso-fareast-theme-font:minor-fareast;
mso-hansi-font-family:Calibri;mso-hansi-theme-font:minor-latin'>电路图：</span></p>

<p class=MsoNormal align=center style='text-align:center'><span lang=EN-US
style='mso-no-proof:yes'><!--[if gte vml 1]><v:shape id="图片_x0020_20" o:spid="_x0000_i1048"
 type="#_x0000_t75" style='width:246pt;height:53pt;visibility:visible;
 mso-wrap-style:square'>
 <v:imagedata src="Verilog_GR.fld/image035.png" o:title=""/>
</v:shape><![endif]--><![if !vml]><img width=246 height=53
src="Verilog_GR.fld/image036.jpg" v:shapes="图片_x0020_20"><![endif]></span></p>

<p class=MsoNormal><span lang=EN-US>Verilog</span><span style='font-family:
宋体;mso-ascii-font-family:Calibri;mso-ascii-theme-font:minor-latin;mso-fareast-theme-font:
minor-fareast;mso-hansi-font-family:Calibri;mso-hansi-theme-font:minor-latin'>代码：</span></p>

<p class=MsoNormal><span lang=EN-US style='mso-no-proof:yes'><!--[if gte vml 1]><v:shape
 id="图片_x0020_21" o:spid="_x0000_i1047" type="#_x0000_t75" style='width:138pt;
 height:110pt;visibility:visible;mso-wrap-style:square'>
 <v:imagedata src="Verilog_GR.fld/image037.png" o:title=""/>
</v:shape><![endif]--><![if !vml]><img width=138 height=110
src="Verilog_GR.fld/image038.jpg" v:shapes="图片_x0020_21"><![endif]></span></p>

<p class=MsoNormal><span style='font-family:宋体;mso-ascii-font-family:Calibri;
mso-ascii-theme-font:minor-latin;mso-fareast-theme-font:minor-fareast;
mso-hansi-font-family:Calibri;mso-hansi-theme-font:minor-latin'>语法说明：</span></p>

<p class=MsoNormal><b style='mso-bidi-font-weight:normal'><i style='mso-bidi-font-style:
normal'><span style='font-family:宋体;mso-ascii-font-family:Calibri;mso-ascii-theme-font:
minor-latin;mso-fareast-theme-font:minor-fareast;mso-hansi-font-family:Calibri;
mso-hansi-theme-font:minor-latin'>时序逻辑</span></i></b><span style='font-family:
宋体;mso-ascii-font-family:Calibri;mso-ascii-theme-font:minor-latin;mso-fareast-theme-font:
minor-fareast;mso-hansi-font-family:Calibri;mso-hansi-theme-font:minor-latin'>：电路具有记忆功能，电路状态不但与当前输入有关，还与前一时刻的状态有关。</span></p>

<p class=MsoNormal><b style='mso-bidi-font-weight:normal'><i style='mso-bidi-font-style:
normal'><span style='font-family:宋体;mso-ascii-font-family:Calibri;mso-ascii-theme-font:
minor-latin;mso-fareast-theme-font:minor-fareast;mso-hansi-font-family:Calibri;
mso-hansi-theme-font:minor-latin'>同步逻辑</span></i></b><span style='font-family:
宋体;mso-ascii-font-family:Calibri;mso-ascii-theme-font:minor-latin;mso-fareast-theme-font:
minor-fareast;mso-hansi-font-family:Calibri;mso-hansi-theme-font:minor-latin'>：在同一的时钟信号激励下工作，输出只在时钟的上升沿（或者下降沿）发生变化。</span></p>

<p class=MsoNormal><b style='mso-bidi-font-weight:normal'><i style='mso-bidi-font-style:
normal'><span lang=EN-US>reg</span></i></b><span style='font-family:宋体;
mso-ascii-font-family:Calibri;mso-ascii-theme-font:minor-latin;mso-fareast-theme-font:
minor-fareast;mso-hansi-font-family:Calibri;mso-hansi-theme-font:minor-latin'>：除</span><span
lang=EN-US>wire</span><span style='font-family:宋体;mso-ascii-font-family:Calibri;
mso-ascii-theme-font:minor-latin;mso-fareast-theme-font:minor-fareast;
mso-hansi-font-family:Calibri;mso-hansi-theme-font:minor-latin'>类型外，另外一种常用的数据类型，一般表示寄存器类型数据，不过并不绝对，记住一条原则：在</span><span
lang=EN-US>always</span><span style='font-family:宋体;mso-ascii-font-family:Calibri;
mso-ascii-theme-font:minor-latin;mso-fareast-theme-font:minor-fareast;
mso-hansi-font-family:Calibri;mso-hansi-theme-font:minor-latin'>块内被赋值的信号应定义成</span><span
lang=EN-US>reg</span><span style='font-family:宋体;mso-ascii-font-family:Calibri;
mso-ascii-theme-font:minor-latin;mso-fareast-theme-font:minor-fareast;
mso-hansi-font-family:Calibri;mso-hansi-theme-font:minor-latin'>型，用</span><span
lang=EN-US>assign</span><span style='font-family:宋体;mso-ascii-font-family:Calibri;
mso-ascii-theme-font:minor-latin;mso-fareast-theme-font:minor-fareast;
mso-hansi-font-family:Calibri;mso-hansi-theme-font:minor-latin'>语句赋值的信号应定义成</span><span
lang=EN-US>wire</span><span style='font-family:宋体;mso-ascii-font-family:Calibri;
mso-ascii-theme-font:minor-latin;mso-fareast-theme-font:minor-fareast;
mso-hansi-font-family:Calibri;mso-hansi-theme-font:minor-latin'>型。</span></p>

<p class=MsoNormal><b style='mso-bidi-font-weight:normal'><i style='mso-bidi-font-style:
normal'><span lang=EN-US>always</span></i></b><span style='font-family:宋体;
mso-ascii-font-family:Calibri;mso-ascii-theme-font:minor-latin;mso-fareast-theme-font:
minor-fareast;mso-hansi-font-family:Calibri;mso-hansi-theme-font:minor-latin'>：除</span><span
lang=EN-US>assign</span><span style='font-family:宋体;mso-ascii-font-family:Calibri;
mso-ascii-theme-font:minor-latin;mso-fareast-theme-font:minor-fareast;
mso-hansi-font-family:Calibri;mso-hansi-theme-font:minor-latin'>外，另外一种实现赋值操作的关键字，两者都不可嵌套，区别在于，</span><span
lang=EN-US>assign</span><span style='font-family:宋体;mso-ascii-font-family:Calibri;
mso-ascii-theme-font:minor-latin;mso-fareast-theme-font:minor-fareast;
mso-hansi-font-family:Calibri;mso-hansi-theme-font:minor-latin'>语句只能实现组合逻辑赋值，且一个</span><span
lang=EN-US>assign</span><span style='font-family:宋体;mso-ascii-font-family:Calibri;
mso-ascii-theme-font:minor-latin;mso-fareast-theme-font:minor-fareast;
mso-hansi-font-family:Calibri;mso-hansi-theme-font:minor-latin'>语句后面只能跟一条赋值表达式。而</span><span
lang=EN-US>always</span><span style='font-family:宋体;mso-ascii-font-family:Calibri;
mso-ascii-theme-font:minor-latin;mso-fareast-theme-font:minor-fareast;
mso-hansi-font-family:Calibri;mso-hansi-theme-font:minor-latin'>即能实现组合逻辑赋值，又能实现时序逻辑赋值操作，且可以包含多条赋值表达式，多条赋值表达式，则应位于</span><span
lang=EN-US>begin/end</span><span style='font-family:宋体;mso-ascii-font-family:
Calibri;mso-ascii-theme-font:minor-latin;mso-fareast-theme-font:minor-fareast;
mso-hansi-font-family:Calibri;mso-hansi-theme-font:minor-latin'>对中间。</span></p>

<p class=MsoNormal><span lang=EN-US><o:p>&nbsp;</o:p></span></p>

<p class=MsoNormal align=left style='text-align:left'><span lang=EN-US
style='mso-no-proof:yes'><!--[if gte vml 1]><v:shape id="图片_x0020_23" o:spid="_x0000_i1046"
 type="#_x0000_t75" style='width:209pt;height:71pt;visibility:visible;
 mso-wrap-style:square'>
 <v:imagedata src="Verilog_GR.fld/image039.png" o:title=""/>
</v:shape><![endif]--><![if !vml]><img width=209 height=71
src="Verilog_GR.fld/image040.jpg" v:shapes="图片_x0020_23"><![endif]></span></p>

<p class=MsoNormal align=left style='text-align:left'><span lang=EN-US
style='mso-no-proof:yes'><!--[if gte vml 1]><v:shape id="图片_x0020_24" o:spid="_x0000_i1045"
 type="#_x0000_t75" style='width:415pt;height:77pt;visibility:visible;
 mso-wrap-style:square'>
 <v:imagedata src="Verilog_GR.fld/image041.png" o:title=""/>
</v:shape><![endif]--><![if !vml]><img width=415 height=77
src="Verilog_GR.fld/image042.jpg" v:shapes="图片_x0020_24"><![endif]></span></p>

<p class=MsoNormal><span class=SpellE><b style='mso-bidi-font-weight:normal'><i
style='mso-bidi-font-style:normal'><span lang=EN-US>posedge</span></i></b></span><span
style='font-family:宋体;mso-ascii-font-family:Calibri;mso-ascii-theme-font:minor-latin;
mso-fareast-theme-font:minor-fareast;mso-hansi-font-family:Calibri;mso-hansi-theme-font:
minor-latin'>：</span><span class=SpellE><span lang=EN-US>verilog</span></span><span
style='font-family:宋体;mso-ascii-font-family:Calibri;mso-ascii-theme-font:minor-latin;
mso-fareast-theme-font:minor-fareast;mso-hansi-font-family:Calibri;mso-hansi-theme-font:
minor-latin'>关键字，表示上升沿的意思。</span><span lang=EN-US>Always@(<span class=SpellE>posedge</span>
<span class=SpellE>clk</span>)</span><span style='font-family:宋体;mso-ascii-font-family:
Calibri;mso-ascii-theme-font:minor-latin;mso-fareast-theme-font:minor-fareast;
mso-hansi-font-family:Calibri;mso-hansi-theme-font:minor-latin'>表示在</span><span
class=SpellE><span lang=EN-US>clk</span></span><span style='font-family:宋体;
mso-ascii-font-family:Calibri;mso-ascii-theme-font:minor-latin;mso-fareast-theme-font:
minor-fareast;mso-hansi-font-family:Calibri;mso-hansi-theme-font:minor-latin'>信号的上升沿的时刻，执行</span><span
lang=EN-US>always</span><span style='font-family:宋体;mso-ascii-font-family:Calibri;
mso-ascii-theme-font:minor-latin;mso-fareast-theme-font:minor-fareast;
mso-hansi-font-family:Calibri;mso-hansi-theme-font:minor-latin'>块内部的语句，与此相对应的，是表示下降沿的关键字</span><span
class=SpellE><span lang=EN-US>negedge</span></span><span style='font-family:
宋体;mso-ascii-font-family:Calibri;mso-ascii-theme-font:minor-latin;mso-fareast-theme-font:
minor-fareast;mso-hansi-font-family:Calibri;mso-hansi-theme-font:minor-latin'>。凡是带有</span><span
class=SpellE><span lang=EN-US>posedge</span></span><span style='font-family:
宋体;mso-ascii-font-family:Calibri;mso-ascii-theme-font:minor-latin;mso-fareast-theme-font:
minor-fareast;mso-hansi-font-family:Calibri;mso-hansi-theme-font:minor-latin'>或</span><span
class=SpellE><span lang=EN-US>negedge</span></span><span style='font-family:
宋体;mso-ascii-font-family:Calibri;mso-ascii-theme-font:minor-latin;mso-fareast-theme-font:
minor-fareast;mso-hansi-font-family:Calibri;mso-hansi-theme-font:minor-latin'>的</span><span
lang=EN-US>always</span><span style='font-family:宋体;mso-ascii-font-family:Calibri;
mso-ascii-theme-font:minor-latin;mso-fareast-theme-font:minor-fareast;
mso-hansi-font-family:Calibri;mso-hansi-theme-font:minor-latin'>块，都会被综合成时序逻辑电路。</span></p>

<p class=MsoNormal><span style='font-family:宋体;mso-ascii-font-family:Calibri;
mso-ascii-theme-font:minor-latin;mso-fareast-theme-font:minor-fareast;
mso-hansi-font-family:Calibri;mso-hansi-theme-font:minor-latin'>阻塞</span><span
lang=EN-US>/</span><span style='font-family:宋体;mso-ascii-font-family:Calibri;
mso-ascii-theme-font:minor-latin;mso-fareast-theme-font:minor-fareast;
mso-hansi-font-family:Calibri;mso-hansi-theme-font:minor-latin'>非阻塞赋值：采用“</span><span
lang=EN-US>&lt;=</span><span style='font-family:宋体;mso-ascii-font-family:Calibri;
mso-ascii-theme-font:minor-latin;mso-fareast-theme-font:minor-fareast;
mso-hansi-font-family:Calibri;mso-hansi-theme-font:minor-latin'>”进行赋值的语句，称为“非阻塞赋值”，采用“</span><span
lang=EN-US>=</span><span style='font-family:宋体;mso-ascii-font-family:Calibri;
mso-ascii-theme-font:minor-latin;mso-fareast-theme-font:minor-fareast;
mso-hansi-font-family:Calibri;mso-hansi-theme-font:minor-latin'>”进行赋值的语句，称为“阻塞赋值”。在</span><span
lang=EN-US>always</span><span style='font-family:宋体;mso-ascii-font-family:Calibri;
mso-ascii-theme-font:minor-latin;mso-fareast-theme-font:minor-fareast;
mso-hansi-font-family:Calibri;mso-hansi-theme-font:minor-latin'>块中，阻塞式赋值方式语句执行有先后顺序，而非阻塞赋值语句则是同时执行。因此，在时序逻辑电路中，两种赋值方式可能或综合出不同的电路结构。如下所示</span></p>

<p class=MsoNormal><span lang=EN-US style='mso-no-proof:yes'><!--[if gte vml 1]><v:shape
 id="图片_x0020_25" o:spid="_x0000_i1044" type="#_x0000_t75" style='width:320pt;
 height:84pt;visibility:visible;mso-wrap-style:square'>
 <v:imagedata src="Verilog_GR.fld/image043.png" o:title=""/>
</v:shape><![endif]--><![if !vml]><img width=320 height=84
src="Verilog_GR.fld/image044.jpg" v:shapes="图片_x0020_25"><![endif]></span></p>

<p class=MsoNormal><span lang=EN-US style='mso-no-proof:yes'><!--[if gte vml 1]><v:shape
 id="图片_x0020_26" o:spid="_x0000_i1043" type="#_x0000_t75" style='width:415pt;
 height:90pt;visibility:visible;mso-wrap-style:square'>
 <v:imagedata src="Verilog_GR.fld/image045.png" o:title=""/>
</v:shape><![endif]--><![if !vml]><img width=415 height=90
src="Verilog_GR.fld/image046.jpg" v:shapes="图片_x0020_26"><![endif]></span></p>

<p class=MsoNormal><span style='font-family:宋体;mso-ascii-font-family:Calibri;
mso-ascii-theme-font:minor-latin;mso-fareast-theme-font:minor-fareast;
mso-hansi-font-family:Calibri;mso-hansi-theme-font:minor-latin'>显然，第二种电路才是符合我们预期的设计，为避免出现一些稀奇古怪的电路，我们只需记住以下规则：</span></p>

<p class=MsoNormal><span class=SpellE><span lang=EN-US>i</span></span><span
style='font-family:宋体;mso-ascii-font-family:Calibri;mso-ascii-theme-font:minor-latin;
mso-fareast-theme-font:minor-fareast;mso-hansi-font-family:Calibri;mso-hansi-theme-font:
minor-latin'>：在组合逻辑电路中，使用阻塞式赋值方式“</span><span lang=EN-US>=</span><span
style='font-family:宋体;mso-ascii-font-family:Calibri;mso-ascii-theme-font:minor-latin;
mso-fareast-theme-font:minor-fareast;mso-hansi-font-family:Calibri;mso-hansi-theme-font:
minor-latin'>”；</span></p>

<p class=MsoNormal><span lang=EN-US>ii: </span><span style='font-family:宋体;
mso-ascii-font-family:Calibri;mso-ascii-theme-font:minor-latin;mso-fareast-theme-font:
minor-fareast;mso-hansi-font-family:Calibri;mso-hansi-theme-font:minor-latin'>在时序逻辑电路中，使用非阻塞式赋值方式“</span><span
lang=EN-US>&lt;=</span><span style='font-family:宋体;mso-ascii-font-family:Calibri;
mso-ascii-theme-font:minor-latin;mso-fareast-theme-font:minor-fareast;
mso-hansi-font-family:Calibri;mso-hansi-theme-font:minor-latin'>”</span></p>

<p class=MsoNormal><span lang=EN-US>iii</span><span style='font-family:宋体;
mso-ascii-font-family:Calibri;mso-ascii-theme-font:minor-latin;mso-fareast-theme-font:
minor-fareast;mso-hansi-font-family:Calibri;mso-hansi-theme-font:minor-latin'>：在同一个</span><span
lang=EN-US>always</span><span style='font-family:宋体;mso-ascii-font-family:Calibri;
mso-ascii-theme-font:minor-latin;mso-fareast-theme-font:minor-fareast;
mso-hansi-font-family:Calibri;mso-hansi-theme-font:minor-latin'>块内，只能存在一种赋值方式。</span></p>

<p class=MsoNormal><span lang=EN-US>iv</span><span style='font-family:宋体;
mso-ascii-font-family:Calibri;mso-ascii-theme-font:minor-latin;mso-fareast-theme-font:
minor-fareast;mso-hansi-font-family:Calibri;mso-hansi-theme-font:minor-latin'>：一个信号，只能在一个</span><span
lang=EN-US>always</span><span style='font-family:宋体;mso-ascii-font-family:Calibri;
mso-ascii-theme-font:minor-latin;mso-fareast-theme-font:minor-fareast;
mso-hansi-font-family:Calibri;mso-hansi-theme-font:minor-latin'>或一个</span><span
lang=EN-US>assign</span><span style='font-family:宋体;mso-ascii-font-family:Calibri;
mso-ascii-theme-font:minor-latin;mso-fareast-theme-font:minor-fareast;
mso-hansi-font-family:Calibri;mso-hansi-theme-font:minor-latin'>语句下赋值。</span></p>

<p class=MsoNormal><span lang=EN-US>v</span><span style='font-family:宋体;
mso-ascii-font-family:Calibri;mso-ascii-theme-font:minor-latin;mso-fareast-theme-font:
minor-fareast;mso-hansi-font-family:Calibri;mso-hansi-theme-font:minor-latin'>：原则上来说，一个</span><span
lang=EN-US>always</span><span style='font-family:宋体;mso-ascii-font-family:Calibri;
mso-ascii-theme-font:minor-latin;mso-fareast-theme-font:minor-fareast;
mso-hansi-font-family:Calibri;mso-hansi-theme-font:minor-latin'>块内只处理一个或一类信号，不同的信号可在不同的</span><span
lang=EN-US>always</span><span style='font-family:宋体;mso-ascii-font-family:Calibri;
mso-ascii-theme-font:minor-latin;mso-fareast-theme-font:minor-fareast;
mso-hansi-font-family:Calibri;mso-hansi-theme-font:minor-latin'>块内处理。</span></p>

<p class=MsoNormal><span lang=EN-US>vi: always</span><span style='font-family:
宋体;mso-ascii-font-family:Calibri;mso-ascii-theme-font:minor-latin;mso-fareast-theme-font:
minor-fareast;mso-hansi-font-family:Calibri;mso-hansi-theme-font:minor-latin'>块内只能对</span><span
lang=EN-US>reg</span><span style='font-family:宋体;mso-ascii-font-family:Calibri;
mso-ascii-theme-font:minor-latin;mso-fareast-theme-font:minor-fareast;
mso-hansi-font-family:Calibri;mso-hansi-theme-font:minor-latin'>型信号进行处理，不能对</span><span
lang=EN-US>wire</span><span style='font-family:宋体;mso-ascii-font-family:Calibri;
mso-ascii-theme-font:minor-latin;mso-fareast-theme-font:minor-fareast;
mso-hansi-font-family:Calibri;mso-hansi-theme-font:minor-latin'>型数据赋值，也不能实例化模块</span></p>

<p class=MsoNormal><span lang=EN-US><o:p>&nbsp;</o:p></span></p>

<h3><a name="_Toc458009622"><span lang=EN-US>1.8<span
style='mso-spacerun:yes'>  </span></span></a><span style='mso-bookmark:_Toc458009622'><span
style='font-family:宋体;mso-ascii-font-family:Calibri;mso-ascii-theme-font:minor-latin;
mso-fareast-theme-font:minor-fareast;mso-hansi-font-family:Calibri;mso-hansi-theme-font:
minor-latin'>带同步复位的</span><span lang=EN-US>D</span></span><span
style='mso-bookmark:_Toc458009622'><span style='font-family:宋体;mso-ascii-font-family:
Calibri;mso-ascii-theme-font:minor-latin;mso-fareast-theme-font:minor-fareast;
mso-hansi-font-family:Calibri;mso-hansi-theme-font:minor-latin'>触发器</span></span></h3>

<p class=MsoNormal align=center style='text-align:center'><span lang=EN-US
style='mso-no-proof:yes'><!--[if gte vml 1]><v:shape id="图片_x0020_27" o:spid="_x0000_i1042"
 type="#_x0000_t75" style='width:332pt;height:93pt;visibility:visible;
 mso-wrap-style:square'>
 <v:imagedata src="Verilog_GR.fld/image047.png" o:title=""/>
</v:shape><![endif]--><![if !vml]><img width=332 height=93
src="Verilog_GR.fld/image048.jpg" v:shapes="图片_x0020_27"><![endif]></span></p>

<p class=MsoNormal><span lang=EN-US>Verilog</span><span style='font-family:
宋体;mso-ascii-font-family:Calibri;mso-ascii-theme-font:minor-latin;mso-fareast-theme-font:
minor-fareast;mso-hansi-font-family:Calibri;mso-hansi-theme-font:minor-latin'>代码</span></p>

<p class=MsoNormal><span lang=EN-US style='mso-no-proof:yes'><!--[if gte vml 1]><v:shape
 id="图片_x0020_28" o:spid="_x0000_i1041" type="#_x0000_t75" style='width:170pt;
 height:181pt;visibility:visible;mso-wrap-style:square'>
 <v:imagedata src="Verilog_GR.fld/image049.png" o:title=""/>
</v:shape><![endif]--><![if !vml]><img width=170 height=181
src="Verilog_GR.fld/image050.jpg" v:shapes="图片_x0020_28"><![endif]></span></p>

<p class=MsoNormal><span style='font-family:宋体;mso-ascii-font-family:Calibri;
mso-ascii-theme-font:minor-latin;mso-fareast-theme-font:minor-fareast;
mso-hansi-font-family:Calibri;mso-hansi-theme-font:minor-latin'>语法说明：</span></p>

<p class=MsoNormal><b style='mso-bidi-font-weight:normal'><i style='mso-bidi-font-style:
normal'><span style='font-family:宋体;mso-ascii-font-family:Calibri;mso-ascii-theme-font:
minor-latin;mso-fareast-theme-font:minor-fareast;mso-hansi-font-family:Calibri;
mso-hansi-theme-font:minor-latin'>同步复位</span></i></b><span style='font-family:
宋体;mso-ascii-font-family:Calibri;mso-ascii-theme-font:minor-latin;mso-fareast-theme-font:
minor-fareast;mso-hansi-font-family:Calibri;mso-hansi-theme-font:minor-latin'>：复位只能发生在在</span><span
class=SpellE><span lang=EN-US>clk</span></span><span style='font-family:宋体;
mso-ascii-font-family:Calibri;mso-ascii-theme-font:minor-latin;mso-fareast-theme-font:
minor-fareast;mso-hansi-font-family:Calibri;mso-hansi-theme-font:minor-latin'>信号的上升沿，若</span><span
class=SpellE><span lang=EN-US>clk</span></span><span style='font-family:宋体;
mso-ascii-font-family:Calibri;mso-ascii-theme-font:minor-latin;mso-fareast-theme-font:
minor-fareast;mso-hansi-font-family:Calibri;mso-hansi-theme-font:minor-latin'>信号出现问题，则无法进行复位。</span></p>

<p class=MsoNormal><b style='mso-bidi-font-weight:normal'><i style='mso-bidi-font-style:
normal'><span lang=EN-US>If/<span class=SpellE>else<span style='font-weight:
normal;font-style:normal'>:always</span></span></span></i></b><span
style='font-family:宋体;mso-ascii-font-family:Calibri;mso-ascii-theme-font:minor-latin;
mso-fareast-theme-font:minor-fareast;mso-hansi-font-family:Calibri;mso-hansi-theme-font:
minor-latin'>块中常用的条件判断语句，可以嵌套，有优先级，一般来说，应将复位处理逻辑放在第一个</span><span lang=EN-US>if</span><span
style='font-family:宋体;mso-ascii-font-family:Calibri;mso-ascii-theme-font:minor-latin;
mso-fareast-theme-font:minor-fareast;mso-hansi-font-family:Calibri;mso-hansi-theme-font:
minor-latin'>语句下，使其具有最高的优先级，该语句只能在</span><span lang=EN-US>always</span><span
style='font-family:宋体;mso-ascii-font-family:Calibri;mso-ascii-theme-font:minor-latin;
mso-fareast-theme-font:minor-fareast;mso-hansi-font-family:Calibri;mso-hansi-theme-font:
minor-latin'>块内使用。另外一种比较常用的条件判断语句是</span><span lang=EN-US>case</span><span
style='font-family:宋体;mso-ascii-font-family:Calibri;mso-ascii-theme-font:minor-latin;
mso-fareast-theme-font:minor-fareast;mso-hansi-font-family:Calibri;mso-hansi-theme-font:
minor-latin'>。与</span><span lang=EN-US>if/else</span><span style='font-family:
宋体;mso-ascii-font-family:Calibri;mso-ascii-theme-font:minor-latin;mso-fareast-theme-font:
minor-fareast;mso-hansi-font-family:Calibri;mso-hansi-theme-font:minor-latin'>语句不同，</span><span
lang=EN-US>case</span><span style='font-family:宋体;mso-ascii-font-family:Calibri;
mso-ascii-theme-font:minor-latin;mso-fareast-theme-font:minor-fareast;
mso-hansi-font-family:Calibri;mso-hansi-theme-font:minor-latin'>语句不带优先级</span></p>

<p class=MsoNormal><span lang=EN-US><o:p>&nbsp;</o:p></span></p>

<h3><a name="_Toc458009623"><span lang=EN-US>1.9<span
style='mso-spacerun:yes'>  </span></span></a><span style='mso-bookmark:_Toc458009623'><span
style='font-family:宋体;mso-ascii-font-family:Calibri;mso-ascii-theme-font:minor-latin;
mso-fareast-theme-font:minor-fareast;mso-hansi-font-family:Calibri;mso-hansi-theme-font:
minor-latin'>异步复位电路</span></span></h3>

<p class=MsoNormal align=center style='text-align:center'><span lang=EN-US
style='mso-no-proof:yes'><!--[if gte vml 1]><v:shape id="图片_x0020_29" o:spid="_x0000_i1040"
 type="#_x0000_t75" style='width:323pt;height:99pt;visibility:visible;
 mso-wrap-style:square'>
 <v:imagedata src="Verilog_GR.fld/image051.png" o:title=""/>
</v:shape><![endif]--><![if !vml]><img width=323 height=99
src="Verilog_GR.fld/image052.jpg" v:shapes="图片_x0020_29"><![endif]></span></p>

<p class=MsoNormal><span lang=EN-US>Verilog</span><span style='font-family:
宋体;mso-ascii-font-family:Calibri;mso-ascii-theme-font:minor-latin;mso-fareast-theme-font:
minor-fareast;mso-hansi-font-family:Calibri;mso-hansi-theme-font:minor-latin'>代码</span></p>

<p class=MsoNormal><span lang=EN-US style='mso-no-proof:yes'><!--[if gte vml 1]><v:shape
 id="图片_x0020_31" o:spid="_x0000_i1039" type="#_x0000_t75" style='width:217pt;
 height:180pt;visibility:visible;mso-wrap-style:square'>
 <v:imagedata src="Verilog_GR.fld/image053.png" o:title=""/>
</v:shape><![endif]--><![if !vml]><img width=217 height=180
src="Verilog_GR.fld/image054.jpg" v:shapes="图片_x0020_31"><![endif]></span></p>

<p class=MsoNormal><span style='font-family:宋体;mso-ascii-font-family:Calibri;
mso-ascii-theme-font:minor-latin;mso-fareast-theme-font:minor-fareast;
mso-hansi-font-family:Calibri;mso-hansi-theme-font:minor-latin'>语法说明：</span></p>

<p class=MsoNormal><b style='mso-bidi-font-weight:normal'><i style='mso-bidi-font-style:
normal'><span style='font-family:宋体;mso-ascii-font-family:Calibri;mso-ascii-theme-font:
minor-latin;mso-fareast-theme-font:minor-fareast;mso-hansi-font-family:Calibri;
mso-hansi-theme-font:minor-latin'>异步复位</span></i></b><span style='font-family:
宋体;mso-ascii-font-family:Calibri;mso-ascii-theme-font:minor-latin;mso-fareast-theme-font:
minor-fareast;mso-hansi-font-family:Calibri;mso-hansi-theme-font:minor-latin'>：在</span><span
lang=EN-US>always</span><span style='font-family:宋体;mso-ascii-font-family:Calibri;
mso-ascii-theme-font:minor-latin;mso-fareast-theme-font:minor-fareast;
mso-hansi-font-family:Calibri;mso-hansi-theme-font:minor-latin'>的敏感变量列表中，包含了</span><span
class=SpellE><span lang=EN-US>posedge</span></span><span lang=EN-US> <span
class=SpellE>clk</span></span><span style='font-family:宋体;mso-ascii-font-family:
Calibri;mso-ascii-theme-font:minor-latin;mso-fareast-theme-font:minor-fareast;
mso-hansi-font-family:Calibri;mso-hansi-theme-font:minor-latin'>（</span><span
class=SpellE><span lang=EN-US>clk</span></span><span style='font-family:宋体;
mso-ascii-font-family:Calibri;mso-ascii-theme-font:minor-latin;mso-fareast-theme-font:
minor-fareast;mso-hansi-font-family:Calibri;mso-hansi-theme-font:minor-latin'>信号上升沿）</span>
<span style='font-family:宋体;mso-ascii-font-family:Calibri;mso-ascii-theme-font:
minor-latin;mso-fareast-theme-font:minor-fareast;mso-hansi-font-family:Calibri;
mso-hansi-theme-font:minor-latin'>和</span><span class=SpellE><span lang=EN-US>posedge</span></span><span
lang=EN-US> reset</span><span style='font-family:宋体;mso-ascii-font-family:Calibri;
mso-ascii-theme-font:minor-latin;mso-fareast-theme-font:minor-fareast;
mso-hansi-font-family:Calibri;mso-hansi-theme-font:minor-latin'>（</span><span
class=SpellE><span lang=EN-US>reset</span></span><span style='font-family:宋体;
mso-ascii-font-family:Calibri;mso-ascii-theme-font:minor-latin;mso-fareast-theme-font:
minor-fareast;mso-hansi-font-family:Calibri;mso-hansi-theme-font:minor-latin'>信号下降沿）两个条件，只要有一个条件发生，便会执行</span><span
lang=EN-US>always</span><span style='font-family:宋体;mso-ascii-font-family:Calibri;
mso-ascii-theme-font:minor-latin;mso-fareast-theme-font:minor-fareast;
mso-hansi-font-family:Calibri;mso-hansi-theme-font:minor-latin'>块内的逻辑。复位处理逻辑应具有最高的优先级。</span></p>

<p class=MsoNormal><span lang=EN-US><o:p>&nbsp;</o:p></span></p>

<p class=MsoNormal><span style='font-family:宋体;mso-ascii-font-family:Calibri;
mso-ascii-theme-font:minor-latin;mso-fareast-theme-font:minor-fareast;
mso-hansi-font-family:Calibri;mso-hansi-theme-font:minor-latin'>用</span><span
lang=EN-US>always</span><span style='font-family:宋体;mso-ascii-font-family:Calibri;
mso-ascii-theme-font:minor-latin;mso-fareast-theme-font:minor-fareast;
mso-hansi-font-family:Calibri;mso-hansi-theme-font:minor-latin'>块实现组合逻辑</span></p>

<p class=MsoNormal><span class=SpellE><span lang=EN-US>verilog</span></span><span
style='font-family:宋体;mso-ascii-font-family:Calibri;mso-ascii-theme-font:minor-latin;
mso-fareast-theme-font:minor-fareast;mso-hansi-font-family:Calibri;mso-hansi-theme-font:
minor-latin'>代码</span></p>

<p class=MsoNormal><span lang=EN-US style='mso-no-proof:yes'><!--[if gte vml 1]><v:shape
 id="图片_x0020_32" o:spid="_x0000_i1038" type="#_x0000_t75" style='width:302pt;
 height:200pt;visibility:visible;mso-wrap-style:square'>
 <v:imagedata src="Verilog_GR.fld/image055.png" o:title=""/>
</v:shape><![endif]--><![if !vml]><img width=302 height=200
src="Verilog_GR.fld/image056.jpg" v:shapes="图片_x0020_32"><![endif]></span></p>

<p class=MsoNormal><span style='font-family:宋体;mso-ascii-font-family:Calibri;
mso-ascii-theme-font:minor-latin;mso-fareast-theme-font:minor-fareast;
mso-hansi-font-family:Calibri;mso-hansi-theme-font:minor-latin'>语法说明：</span></p>

<p class=MsoNormal><span lang=EN-US>always</span><span style='font-family:宋体;
mso-ascii-font-family:Calibri;mso-ascii-theme-font:minor-latin;mso-fareast-theme-font:
minor-fareast;mso-hansi-font-family:Calibri;mso-hansi-theme-font:minor-latin'>块内被赋值的信号应定义成</span><span
lang=EN-US>reg</span><span style='font-family:宋体;mso-ascii-font-family:Calibri;
mso-ascii-theme-font:minor-latin;mso-fareast-theme-font:minor-fareast;
mso-hansi-font-family:Calibri;mso-hansi-theme-font:minor-latin'>类型，即使此信号在实际电路中是线型。</span></p>

<p class=MsoNormal><span lang=EN-US>always</span><span style='font-family:宋体;
mso-ascii-font-family:Calibri;mso-ascii-theme-font:minor-latin;mso-fareast-theme-font:
minor-fareast;mso-hansi-font-family:Calibri;mso-hansi-theme-font:minor-latin'>语句实现组合逻辑应采用阻塞赋值方式。</span></p>

<p class=MsoNormal><span lang=EN-US><o:p>&nbsp;</o:p></span></p>

<h3><a name="_Toc458009624"><span lang=EN-US>1.10<span
style='mso-spacerun:yes'>  </span></span></a><span style='mso-bookmark:_Toc458009624'><span
style='font-family:宋体;mso-ascii-font-family:Calibri;mso-ascii-theme-font:minor-latin;
mso-fareast-theme-font:minor-fareast;mso-hansi-font-family:Calibri;mso-hansi-theme-font:
minor-latin'>七段数码管</span></span></h3>

<p class=MsoNormal><span style='font-family:宋体;mso-ascii-font-family:Calibri;
mso-ascii-theme-font:minor-latin;mso-fareast-theme-font:minor-fareast;
mso-hansi-font-family:Calibri;mso-hansi-theme-font:minor-latin'>电路图</span></p>

<p class=MsoNormal><span style='font-family:宋体;mso-ascii-font-family:Calibri;
mso-ascii-theme-font:minor-latin;mso-fareast-theme-font:minor-fareast;
mso-hansi-font-family:Calibri;mso-hansi-theme-font:minor-latin'>我们最常用的是七段式和八段式</span><span
lang=EN-US>LED</span><span style='font-family:宋体;mso-ascii-font-family:Calibri;
mso-ascii-theme-font:minor-latin;mso-fareast-theme-font:minor-fareast;
mso-hansi-font-family:Calibri;mso-hansi-theme-font:minor-latin'>数码管，八段比七段多了一个小数点，其他的基本相同。所谓的八段就是指数码管里有八个小</span><span
lang=EN-US>LED</span><span style='font-family:宋体;mso-ascii-font-family:Calibri;
mso-ascii-theme-font:minor-latin;mso-fareast-theme-font:minor-fareast;
mso-hansi-font-family:Calibri;mso-hansi-theme-font:minor-latin'>发光二极管，通过控制不同的</span><span
lang=EN-US>LED</span><span style='font-family:宋体;mso-ascii-font-family:Calibri;
mso-ascii-theme-font:minor-latin;mso-fareast-theme-font:minor-fareast;
mso-hansi-font-family:Calibri;mso-hansi-theme-font:minor-latin'>的亮灭来显示出不同的字形。数码管又分为共阴极和共阳极两种类型，其实共阴极就是将八个</span><span
lang=EN-US>LED</span><span style='font-family:宋体;mso-ascii-font-family:Calibri;
mso-ascii-theme-font:minor-latin;mso-fareast-theme-font:minor-fareast;
mso-hansi-font-family:Calibri;mso-hansi-theme-font:minor-latin'>的阴极连在一起，让其接地，这样给任何一个</span><span
lang=EN-US>LED</span><span style='font-family:宋体;mso-ascii-font-family:Calibri;
mso-ascii-theme-font:minor-latin;mso-fareast-theme-font:minor-fareast;
mso-hansi-font-family:Calibri;mso-hansi-theme-font:minor-latin'>的另一端高电平，它便能点亮。而共阳极就是将八个</span><span
lang=EN-US>LED</span><span style='font-family:宋体;mso-ascii-font-family:Calibri;
mso-ascii-theme-font:minor-latin;mso-fareast-theme-font:minor-fareast;
mso-hansi-font-family:Calibri;mso-hansi-theme-font:minor-latin'>的阳极连在一起。其原理如下图</span></p>

<p class=MsoNormal align=center style='text-align:center'><span lang=EN-US
style='mso-no-proof:yes'><!--[if gte vml 1]><v:shape id="图片_x0020_11278"
 o:spid="_x0000_i1037" type="#_x0000_t75" style='width:293pt;height:134pt;
 visibility:visible;mso-wrap-style:square'>
 <v:imagedata src="Verilog_GR.fld/image057.png" o:title=""/>
</v:shape><![endif]--><![if !vml]><img width=293 height=134
src="Verilog_GR.fld/image058.jpg" v:shapes="图片_x0020_11278"><![endif]></span></p>

<p class=MsoNormal><span class=SpellE><span lang=EN-US>verilog</span></span><span
style='font-family:宋体;mso-ascii-font-family:Calibri;mso-ascii-theme-font:minor-latin;
mso-fareast-theme-font:minor-fareast;mso-hansi-font-family:Calibri;mso-hansi-theme-font:
minor-latin'>代码</span></p>

<p class=MsoNormal><span lang=EN-US style='mso-no-proof:yes'><!--[if gte vml 1]><v:shape
 id="图片_x0020_33" o:spid="_x0000_i1036" type="#_x0000_t75" style='width:302pt;
 height:224pt;visibility:visible;mso-wrap-style:square'>
 <v:imagedata src="Verilog_GR.fld/image059.png" o:title=""/>
</v:shape><![endif]--><![if !vml]><img width=302 height=224
src="Verilog_GR.fld/image060.jpg" v:shapes="图片_x0020_33"><![endif]></span></p>

<p class=MsoNormal><span style='font-family:宋体;mso-ascii-font-family:Calibri;
mso-ascii-theme-font:minor-latin;mso-fareast-theme-font:minor-fareast;
mso-hansi-font-family:Calibri;mso-hansi-theme-font:minor-latin'>语法说明：</span></p>

<p class=MsoNormal><b style='mso-bidi-font-weight:normal'><i style='mso-bidi-font-style:
normal'><span lang=EN-US>case</span></i></b><span style='font-family:宋体;
mso-ascii-font-family:Calibri;mso-ascii-theme-font:minor-latin;mso-fareast-theme-font:
minor-fareast;mso-hansi-font-family:Calibri;mso-hansi-theme-font:minor-latin'>：</span><span
lang=EN-US>case</span><span style='font-family:宋体;mso-ascii-font-family:Calibri;
mso-ascii-theme-font:minor-latin;mso-fareast-theme-font:minor-fareast;
mso-hansi-font-family:Calibri;mso-hansi-theme-font:minor-latin'>语句的各个条件之间没有优先级，且各条件应是互斥的。在组合逻辑电路中使用</span><span
lang=EN-US>case</span><span style='font-family:宋体;mso-ascii-font-family:Calibri;
mso-ascii-theme-font:minor-latin;mso-fareast-theme-font:minor-fareast;
mso-hansi-font-family:Calibri;mso-hansi-theme-font:minor-latin'>语句最后应加上</span><span
lang=EN-US>default</span><span style='font-family:宋体;mso-ascii-font-family:
Calibri;mso-ascii-theme-font:minor-latin;mso-fareast-theme-font:minor-fareast;
mso-hansi-font-family:Calibri;mso-hansi-theme-font:minor-latin'>语句，以防综合出锁存器电路。</span></p>

<p class=MsoNormal><span lang=EN-US><o:p>&nbsp;</o:p></span></p>

<h3><a name="_Toc458009625"><span lang=EN-US>1.11<span
style='mso-spacerun:yes'>  </span></span></a><span style='mso-bookmark:_Toc458009625'><span
style='font-family:宋体;mso-ascii-font-family:Calibri;mso-ascii-theme-font:minor-latin;
mso-fareast-theme-font:minor-fareast;mso-hansi-font-family:Calibri;mso-hansi-theme-font:
minor-latin'>有限状态机（</span><span lang=EN-US>FSM</span></span><span
style='mso-bookmark:_Toc458009625'><span style='font-family:宋体;mso-ascii-font-family:
Calibri;mso-ascii-theme-font:minor-latin;mso-fareast-theme-font:minor-fareast;
mso-hansi-font-family:Calibri;mso-hansi-theme-font:minor-latin'>）</span></span></h3>

<p class=MsoNormal><span style='font-family:宋体;mso-ascii-font-family:Calibri;
mso-ascii-theme-font:minor-latin;mso-fareast-theme-font:minor-fareast;
mso-hansi-font-family:Calibri;mso-hansi-theme-font:minor-latin'>有限状态机（以下简称</span><span
lang=EN-US>FSM</span><span style='font-family:宋体;mso-ascii-font-family:Calibri;
mso-ascii-theme-font:minor-latin;mso-fareast-theme-font:minor-fareast;
mso-hansi-font-family:Calibri;mso-hansi-theme-font:minor-latin'>）在数字电路系统中具有举足轻重的低位，很多控制逻辑都是基于</span><span
lang=EN-US>FSM</span><span style='font-family:宋体;mso-ascii-font-family:Calibri;
mso-ascii-theme-font:minor-latin;mso-fareast-theme-font:minor-fareast;
mso-hansi-font-family:Calibri;mso-hansi-theme-font:minor-latin'>来实现的。</span><span
lang=EN-US>FSM</span><span style='font-family:宋体;mso-ascii-font-family:Calibri;
mso-ascii-theme-font:minor-latin;mso-fareast-theme-font:minor-fareast;
mso-hansi-font-family:Calibri;mso-hansi-theme-font:minor-latin'>在设计实现上，可以分成一段式、两段式、三段式三种。由于三段式具有条理清晰、可读性强，因此多数采用此种设计方式，下面是其电路简图。</span></p>

<p class=MsoNormal align=center style='text-align:center'><span lang=EN-US
style='mso-no-proof:yes'><!--[if gte vml 1]><v:shape id="图片_x0020_35" o:spid="_x0000_i1035"
 type="#_x0000_t75" style='width:282pt;height:175pt;visibility:visible;
 mso-wrap-style:square'>
 <v:imagedata src="Verilog_GR.fld/image061.png" o:title=""/>
</v:shape><![endif]--><![if !vml]><img width=282 height=175
src="Verilog_GR.fld/image062.jpg" v:shapes="图片_x0020_35"><![endif]></span></p>

<p class=MsoNormal><span style='font-family:宋体;mso-ascii-font-family:Calibri;
mso-ascii-theme-font:minor-latin;mso-fareast-theme-font:minor-fareast;
mso-hansi-font-family:Calibri;mso-hansi-theme-font:minor-latin'>我们以设计具有</span><span
lang=EN-US>3</span><span style='font-family:宋体;mso-ascii-font-family:Calibri;
mso-ascii-theme-font:minor-latin;mso-fareast-theme-font:minor-fareast;
mso-hansi-font-family:Calibri;mso-hansi-theme-font:minor-latin'>个状态的简单状态机为例来进行讲解。</span></p>

<p class=MsoNormal align=center style='text-align:center'><span lang=EN-US
style='mso-no-proof:yes'><!--[if gte vml 1]><v:shape id="图片_x0020_34" o:spid="_x0000_i1034"
 type="#_x0000_t75" style='width:103pt;height:94pt;visibility:visible;
 mso-wrap-style:square'>
 <v:imagedata src="Verilog_GR.fld/image063.png" o:title=""/>
</v:shape><![endif]--><![if !vml]><img width=103 height=94
src="Verilog_GR.fld/image064.jpg" v:shapes="图片_x0020_34"><![endif]></span></p>

<p class=MsoNormal><span lang=EN-US><o:p>&nbsp;</o:p></span></p>

<p class=MsoNormal><span class=SpellE><span lang=EN-US>verilog</span></span><span
style='font-family:宋体;mso-ascii-font-family:Calibri;mso-ascii-theme-font:minor-latin;
mso-fareast-theme-font:minor-fareast;mso-hansi-font-family:Calibri;mso-hansi-theme-font:
minor-latin'>代码：</span></p>

<p class=MsoNormal><span lang=EN-US style='mso-no-proof:yes'><!--[if gte vml 1]><v:shape
 id="图片_x0020_36" o:spid="_x0000_i1033" type="#_x0000_t75" style='width:206pt;
 height:316pt;visibility:visible;mso-wrap-style:square'>
 <v:imagedata src="Verilog_GR.fld/image065.png" o:title=""/>
</v:shape><![endif]--><![if !vml]><img width=206 height=316
src="Verilog_GR.fld/image066.jpg" v:shapes="图片_x0020_36"><![endif]></span></p>

<p class=MsoNormal><span style='font-family:宋体;mso-ascii-font-family:Calibri;
mso-ascii-theme-font:minor-latin;mso-fareast-theme-font:minor-fareast;
mso-hansi-font-family:Calibri;mso-hansi-theme-font:minor-latin'>其中，第一个</span><span
lang=EN-US>always</span><span style='font-family:宋体;mso-ascii-font-family:Calibri;
mso-ascii-theme-font:minor-latin;mso-fareast-theme-font:minor-fareast;
mso-hansi-font-family:Calibri;mso-hansi-theme-font:minor-latin'>为</span><span
lang=EN-US>FSM</span><span style='font-family:宋体;mso-ascii-font-family:Calibri;
mso-ascii-theme-font:minor-latin;mso-fareast-theme-font:minor-fareast;
mso-hansi-font-family:Calibri;mso-hansi-theme-font:minor-latin'>的第一段；第二个</span><span
lang=EN-US>always</span><span style='font-family:宋体;mso-ascii-font-family:Calibri;
mso-ascii-theme-font:minor-latin;mso-fareast-theme-font:minor-fareast;
mso-hansi-font-family:Calibri;mso-hansi-theme-font:minor-latin'>块为</span><span
lang=EN-US>FSM</span><span style='font-family:宋体;mso-ascii-font-family:Calibri;
mso-ascii-theme-font:minor-latin;mso-fareast-theme-font:minor-fareast;
mso-hansi-font-family:Calibri;mso-hansi-theme-font:minor-latin'>的第二段；最后的</span><span
lang=EN-US>assign</span><span style='font-family:宋体;mso-ascii-font-family:Calibri;
mso-ascii-theme-font:minor-latin;mso-fareast-theme-font:minor-fareast;
mso-hansi-font-family:Calibri;mso-hansi-theme-font:minor-latin'>语句为</span><span
lang=EN-US>FSM</span><span style='font-family:宋体;mso-ascii-font-family:Calibri;
mso-ascii-theme-font:minor-latin;mso-fareast-theme-font:minor-fareast;
mso-hansi-font-family:Calibri;mso-hansi-theme-font:minor-latin'>的第三段。如有多个信号，可继续使用</span><span
lang=EN-US>assign</span><span style='font-family:宋体;mso-ascii-font-family:Calibri;
mso-ascii-theme-font:minor-latin;mso-fareast-theme-font:minor-fareast;
mso-hansi-font-family:Calibri;mso-hansi-theme-font:minor-latin'>或</span><span
lang=EN-US>always</span><span style='font-family:宋体;mso-ascii-font-family:Calibri;
mso-ascii-theme-font:minor-latin;mso-fareast-theme-font:minor-fareast;
mso-hansi-font-family:Calibri;mso-hansi-theme-font:minor-latin'>语句进行处理。</span></p>

<p class=MsoNormal><span lang=EN-US><o:p>&nbsp;</o:p></span></p>

<h3><a name="_Toc458009626"><span lang=EN-US>1.12<span
style='mso-spacerun:yes'>  </span></span></a><span style='mso-bookmark:_Toc458009626'><span
style='font-family:宋体;mso-ascii-font-family:Calibri;mso-ascii-theme-font:minor-latin;
mso-fareast-theme-font:minor-fareast;mso-hansi-font-family:Calibri;mso-hansi-theme-font:
minor-latin'>参数传递</span></span></h3>

<p class=MsoNormal><span style='font-family:宋体;mso-ascii-font-family:Calibri;
mso-ascii-theme-font:minor-latin;mso-fareast-theme-font:minor-fareast;
mso-hansi-font-family:Calibri;mso-hansi-theme-font:minor-latin'>在例化模块时，可以通过参数传递的方式改变被例化模块的部分参数</span></p>

<p class=MsoNormal><span lang=EN-US style='mso-no-proof:yes'><!--[if gte vml 1]><v:shape
 id="图片_x0020_37" o:spid="_x0000_i1032" type="#_x0000_t75" style='width:295pt;
 height:102pt;visibility:visible;mso-wrap-style:square'>
 <v:imagedata src="Verilog_GR.fld/image067.png" o:title=""/>
</v:shape><![endif]--><![if !vml]><img width=295 height=102
src="Verilog_GR.fld/image068.jpg" v:shapes="图片_x0020_37"><![endif]></span></p>

<p class=MsoNormal><span style='font-family:宋体;mso-ascii-font-family:Calibri;
mso-ascii-theme-font:minor-latin;mso-fareast-theme-font:minor-fareast;
mso-hansi-font-family:Calibri;mso-hansi-theme-font:minor-latin'>如要例化一</span><span
lang=EN-US>8bit</span><span style='font-family:宋体;mso-ascii-font-family:Calibri;
mso-ascii-theme-font:minor-latin;mso-fareast-theme-font:minor-fareast;
mso-hansi-font-family:Calibri;mso-hansi-theme-font:minor-latin'>位宽的选择器，则使用默认参数即可，不需进行参数传递</span></p>

<p class=MsoNormal><span lang=EN-US style='mso-no-proof:yes'><!--[if gte vml 1]><v:shape
 id="图片_x0020_38" o:spid="_x0000_i1031" type="#_x0000_t75" style='width:168pt;
 height:15pt;visibility:visible;mso-wrap-style:square'>
 <v:imagedata src="Verilog_GR.fld/image069.png" o:title=""/>
</v:shape><![endif]--><![if !vml]><img width=168 height=15
src="Verilog_GR.fld/image070.jpg" v:shapes="图片_x0020_38"><![endif]></span></p>

<p class=MsoNormal><span style='font-family:宋体;mso-ascii-font-family:Calibri;
mso-ascii-theme-font:minor-latin;mso-fareast-theme-font:minor-fareast;
mso-hansi-font-family:Calibri;mso-hansi-theme-font:minor-latin'>如要例化一</span><span
lang=EN-US>12bit</span><span style='font-family:宋体;mso-ascii-font-family:Calibri;
mso-ascii-theme-font:minor-latin;mso-fareast-theme-font:minor-fareast;
mso-hansi-font-family:Calibri;mso-hansi-theme-font:minor-latin'>位宽的选择器，则可使用如下方式，将参数传递过去</span></p>

<p class=MsoNormal><span lang=EN-US style='mso-no-proof:yes'><!--[if gte vml 1]><v:shape
 id="图片_x0020_39" o:spid="_x0000_i1030" type="#_x0000_t75" style='width:215pt;
 height:16pt;visibility:visible;mso-wrap-style:square'>
 <v:imagedata src="Verilog_GR.fld/image071.png" o:title=""/>
</v:shape><![endif]--><![if !vml]><img width=215 height=16
src="Verilog_GR.fld/image072.jpg" v:shapes="图片_x0020_39"><![endif]></span></p>

<p class=MsoNormal><span lang=EN-US><o:p>&nbsp;</o:p></span></p>

<h3><a name="_Toc458009627"><span lang=EN-US>1.14<span
style='mso-spacerun:yes'>  </span></span></a><span style='mso-bookmark:_Toc458009627'><span
style='font-family:宋体;mso-ascii-font-family:Calibri;mso-ascii-theme-font:minor-latin;
mso-fareast-theme-font:minor-fareast;mso-hansi-font-family:Calibri;mso-hansi-theme-font:
minor-latin'>测试文件</span></span></h3>

<p class=MsoNormal><span style='font-family:宋体;mso-ascii-font-family:Calibri;
mso-ascii-theme-font:minor-latin;mso-fareast-theme-font:minor-fareast;
mso-hansi-font-family:Calibri;mso-hansi-theme-font:minor-latin'>要测试我们设计的模块功能是否正常，最直接的办法就是烧写到</span><span
lang=EN-US>FPGA</span><span style='font-family:宋体;mso-ascii-font-family:Calibri;
mso-ascii-theme-font:minor-latin;mso-fareast-theme-font:minor-fareast;
mso-hansi-font-family:Calibri;mso-hansi-theme-font:minor-latin'>芯片中进行验证，但是这种方式往往结果并不直观，且出现问题后也不容易定位。为提高工作效率，我们可通过电脑仿真的方式进行功能验证，待仿真通过后，再烧写到</span><span
lang=EN-US>FPGA</span><span style='font-family:宋体;mso-ascii-font-family:Calibri;
mso-ascii-theme-font:minor-latin;mso-fareast-theme-font:minor-fareast;
mso-hansi-font-family:Calibri;mso-hansi-theme-font:minor-latin'>中，这样可以快速排除电路中存在的绝大多数</span><span
lang=EN-US>bug</span><span style='font-family:宋体;mso-ascii-font-family:Calibri;
mso-ascii-theme-font:minor-latin;mso-fareast-theme-font:minor-fareast;
mso-hansi-font-family:Calibri;mso-hansi-theme-font:minor-latin'>。在电脑上进行仿真，除了我们设计的功能模块之外，还需要另一模块——</span><span
lang=EN-US>testbench</span><span style='font-family:宋体;mso-ascii-font-family:
Calibri;mso-ascii-theme-font:minor-latin;mso-fareast-theme-font:minor-fareast;
mso-hansi-font-family:Calibri;mso-hansi-theme-font:minor-latin'>，用于产生被测模块所需的激励信号。由于</span><span
lang=EN-US>testbench</span><span style='font-family:宋体;mso-ascii-font-family:
Calibri;mso-ascii-theme-font:minor-latin;mso-fareast-theme-font:minor-fareast;
mso-hansi-font-family:Calibri;mso-hansi-theme-font:minor-latin'>只是用于电脑端的仿真，而不需要最终综合成电路，因此其写法更加灵活，可以使用</span><span
class=SpellE><span lang=EN-US>verilog</span></span><span style='font-family:
宋体;mso-ascii-font-family:Calibri;mso-ascii-theme-font:minor-latin;mso-fareast-theme-font:
minor-fareast;mso-hansi-font-family:Calibri;mso-hansi-theme-font:minor-latin'>语法中的一些不可综合的语句，如</span><span
lang=EN-US>initial</span><span style='font-family:宋体;mso-ascii-font-family:
Calibri;mso-ascii-theme-font:minor-latin;mso-fareast-theme-font:minor-fareast;
mso-hansi-font-family:Calibri;mso-hansi-theme-font:minor-latin'>、</span><span
lang=EN-US>#</span><span style='font-family:宋体;mso-ascii-font-family:Calibri;
mso-ascii-theme-font:minor-latin;mso-fareast-theme-font:minor-fareast;
mso-hansi-font-family:Calibri;mso-hansi-theme-font:minor-latin'>、</span><span
lang=EN-US>$display</span><span style='font-family:宋体;mso-ascii-font-family:
Calibri;mso-ascii-theme-font:minor-latin;mso-fareast-theme-font:minor-fareast;
mso-hansi-font-family:Calibri;mso-hansi-theme-font:minor-latin'>、</span><span
lang=EN-US>$<span class=SpellE>readmemb</span></span><span style='font-family:
宋体;mso-ascii-font-family:Calibri;mso-ascii-theme-font:minor-latin;mso-fareast-theme-font:
minor-fareast;mso-hansi-font-family:Calibri;mso-hansi-theme-font:minor-latin'>、</span><span
lang=EN-US>forever</span><span style='font-family:宋体;mso-ascii-font-family:
Calibri;mso-ascii-theme-font:minor-latin;mso-fareast-theme-font:minor-fareast;
mso-hansi-font-family:Calibri;mso-hansi-theme-font:minor-latin'>等。</span></p>

<p class=MsoNormal><span style='font-family:宋体;mso-ascii-font-family:Calibri;
mso-ascii-theme-font:minor-latin;mso-fareast-theme-font:minor-fareast;
mso-hansi-font-family:Calibri;mso-hansi-theme-font:minor-latin'>假设我们的被测模块完成以下功能</span></p>

<p class=MsoNormal><span lang=EN-US style='mso-no-proof:yes'><!--[if gte vml 1]><v:shape
 id="图片_x0020_40" o:spid="_x0000_i1029" type="#_x0000_t75" style='width:88pt;
 height:22pt;visibility:visible;mso-wrap-style:square'>
 <v:imagedata src="Verilog_GR.fld/image073.png" o:title=""/>
</v:shape><![endif]--><![if !vml]><img width=88 height=22
src="Verilog_GR.fld/image074.jpg" v:shapes="图片_x0020_40"><![endif]></span></p>

<p class=MsoNormal><span style='font-family:宋体;mso-ascii-font-family:Calibri;
mso-ascii-theme-font:minor-latin;mso-fareast-theme-font:minor-fareast;
mso-hansi-font-family:Calibri;mso-hansi-theme-font:minor-latin'>其</span><span
class=SpellE><span lang=EN-US>verilog</span></span><span style='font-family:
宋体;mso-ascii-font-family:Calibri;mso-ascii-theme-font:minor-latin;mso-fareast-theme-font:
minor-fareast;mso-hansi-font-family:Calibri;mso-hansi-theme-font:minor-latin'>代码为：</span></p>

<p class=MsoNormal><span lang=EN-US style='mso-no-proof:yes'><!--[if gte vml 1]><v:shape
 id="图片_x0020_41" o:spid="_x0000_i1028" type="#_x0000_t75" style='width:168pt;
 height:91pt;visibility:visible;mso-wrap-style:square'>
 <v:imagedata src="Verilog_GR.fld/image075.png" o:title=""/>
</v:shape><![endif]--><![if !vml]><img width=168 height=91
src="Verilog_GR.fld/image076.jpg" v:shapes="图片_x0020_41"><![endif]></span></p>

<h4><a name="_Toc458009628"><span lang=EN-US>1.14.1<span
style='mso-spacerun:yes'>  </span></span></a><span style='mso-bookmark:_Toc458009628'><span
style='font-family:宋体;mso-ascii-font-family:"Calibri Light";mso-ascii-theme-font:
major-latin;mso-fareast-theme-font:major-fareast;mso-hansi-font-family:"Calibri Light";
mso-hansi-theme-font:major-latin'>简单测试文件</span></span></h4>

<p class=MsoNormal><span style='font-family:宋体;mso-ascii-font-family:Calibri;
mso-ascii-theme-font:minor-latin;mso-fareast-theme-font:minor-fareast;
mso-hansi-font-family:Calibri;mso-hansi-theme-font:minor-latin'>最简单的测试文件可以写成如下形式：</span></p>

<p class=MsoNormal><span lang=EN-US style='mso-no-proof:yes'><!--[if gte vml 1]><v:shape
 id="图片_x0020_42" o:spid="_x0000_i1027" type="#_x0000_t75" style='width:194pt;
 height:192pt;visibility:visible;mso-wrap-style:square'>
 <v:imagedata src="Verilog_GR.fld/image077.png" o:title=""/>
</v:shape><![endif]--><![if !vml]><img width=194 height=192
src="Verilog_GR.fld/image078.jpg" v:shapes="图片_x0020_42"><![endif]></span></p>

<p class=MsoNormal><span style='font-family:宋体;mso-ascii-font-family:Calibri;
mso-ascii-theme-font:minor-latin;mso-fareast-theme-font:minor-fareast;
mso-hansi-font-family:Calibri;mso-hansi-theme-font:minor-latin'>语法说明：</span></p>

<p class=MsoNormal><span lang=EN-US>testbench</span><span style='font-family:
宋体;mso-ascii-font-family:Calibri;mso-ascii-theme-font:minor-latin;mso-fareast-theme-font:
minor-fareast;mso-hansi-font-family:Calibri;mso-hansi-theme-font:minor-latin'>文件一般不包含任何输入输出信号</span></p>

<p class=MsoNormal><span style='font-family:宋体;mso-ascii-font-family:Calibri;
mso-ascii-theme-font:minor-latin;mso-fareast-theme-font:minor-fareast;
mso-hansi-font-family:Calibri;mso-hansi-theme-font:minor-latin'>将被测模块实例化，被测模块的输入信号定义成</span><span
lang=EN-US>reg</span><span style='font-family:宋体;mso-ascii-font-family:Calibri;
mso-ascii-theme-font:minor-latin;mso-fareast-theme-font:minor-fareast;
mso-hansi-font-family:Calibri;mso-hansi-theme-font:minor-latin'>类型，输出信号定义成</span><span
lang=EN-US>wire</span><span style='font-family:宋体;mso-ascii-font-family:Calibri;
mso-ascii-theme-font:minor-latin;mso-fareast-theme-font:minor-fareast;
mso-hansi-font-family:Calibri;mso-hansi-theme-font:minor-latin'>类型。</span></p>

<p class=MsoNormal><b style='mso-bidi-font-weight:normal'><i style='mso-bidi-font-style:
normal'><span lang=EN-US>initia</span></i></b><span lang=EN-US>l</span><span
style='font-family:宋体;mso-ascii-font-family:Calibri;mso-ascii-theme-font:minor-latin;
mso-fareast-theme-font:minor-fareast;mso-hansi-font-family:Calibri;mso-hansi-theme-font:
minor-latin'>：通过</span><span lang=EN-US>initial</span><span style='font-family:
宋体;mso-ascii-font-family:Calibri;mso-ascii-theme-font:minor-latin;mso-fareast-theme-font:
minor-fareast;mso-hansi-font-family:Calibri;mso-hansi-theme-font:minor-latin'>块构造输入信号的波形，同一</span><span
lang=EN-US>initial</span><span style='font-family:宋体;mso-ascii-font-family:
Calibri;mso-ascii-theme-font:minor-latin;mso-fareast-theme-font:minor-fareast;
mso-hansi-font-family:Calibri;mso-hansi-theme-font:minor-latin'>块内部的语句是串行执行的，多个</span><span
lang=EN-US>initial</span><span style='font-family:宋体;mso-ascii-font-family:
Calibri;mso-ascii-theme-font:minor-latin;mso-fareast-theme-font:minor-fareast;
mso-hansi-font-family:Calibri;mso-hansi-theme-font:minor-latin'>块之间并发执行。</span></p>

<p class=MsoNormal><span lang=EN-US><o:p>&nbsp;</o:p></span></p>

<h4><a name="_Toc458009629"><span lang=EN-US>1.14.2<span
style='mso-spacerun:yes'>  </span></span></a><span style='mso-bookmark:_Toc458009629'><span
style='font-family:宋体;mso-ascii-font-family:"Calibri Light";mso-ascii-theme-font:
major-latin;mso-fareast-theme-font:major-fareast;mso-hansi-font-family:"Calibri Light";
mso-hansi-theme-font:major-latin'>自检测试文件</span></span></h4>

<p class=MsoNormal><span style='font-family:宋体;mso-ascii-font-family:Calibri;
mso-ascii-theme-font:minor-latin;mso-fareast-theme-font:minor-fareast;
mso-hansi-font-family:Calibri;mso-hansi-theme-font:minor-latin'>带自检功能的测试文件如下所示，可以对输出结果进行判断，并打印错误信息</span></p>

<p class=MsoNormal><span lang=EN-US style='mso-no-proof:yes'><!--[if gte vml 1]><v:shape
 id="图片_x0020_43" o:spid="_x0000_i1026" type="#_x0000_t75" style='width:320pt;
 height:242pt;visibility:visible;mso-wrap-style:square'>
 <v:imagedata src="Verilog_GR.fld/image079.png" o:title=""/>
</v:shape><![endif]--><![if !vml]><img width=320 height=242
src="Verilog_GR.fld/image080.jpg" v:shapes="图片_x0020_43"><![endif]></span></p>

<p class=MsoNormal><span style='font-family:宋体;mso-ascii-font-family:Calibri;
mso-ascii-theme-font:minor-latin;mso-fareast-theme-font:minor-fareast;
mso-hansi-font-family:Calibri;mso-hansi-theme-font:minor-latin'>模块的输入信号给定之后，就有有结果输出，将实际输出结果于预期结果做比较，如果不同，则打印出错误信息。</span></p>

<p class=MsoNormal><span lang=EN-US><o:p>&nbsp;</o:p></span></p>

<h4><a name="_Toc458009630"><span lang=EN-US>1.14.3<span
style='mso-spacerun:yes'>  </span></span></a><span style='mso-bookmark:_Toc458009630'><span
style='font-family:宋体;mso-ascii-font-family:"Calibri Light";mso-ascii-theme-font:
major-latin;mso-fareast-theme-font:major-fareast;mso-hansi-font-family:"Calibri Light";
mso-hansi-theme-font:major-latin'>测试向量</span></span></h4>

<p class=MsoNormal><span style='font-family:宋体;mso-ascii-font-family:Calibri;
mso-ascii-theme-font:minor-latin;mso-fareast-theme-font:minor-fareast;
mso-hansi-font-family:Calibri;mso-hansi-theme-font:minor-latin'>通过测试向量进行仿真</span></p>

<p class=MsoNormal><span style='font-family:宋体;mso-ascii-font-family:Calibri;
mso-ascii-theme-font:minor-latin;mso-fareast-theme-font:minor-fareast;
mso-hansi-font-family:Calibri;mso-hansi-theme-font:minor-latin'>将输入信号的各种组合以及对应的输出结果构成一测试向量，则每个向量中都包含了一种输入状态，以及该状态下的期望输出结果</span></p>

<p class=MsoNormal><span style='font-family:宋体;mso-ascii-font-family:Calibri;
mso-ascii-theme-font:minor-latin;mso-fareast-theme-font:minor-fareast;
mso-hansi-font-family:Calibri;mso-hansi-theme-font:minor-latin'>将该向量导入一内存数组</span></p>

<p class=MsoNormal><span style='font-family:宋体;mso-ascii-font-family:Calibri;
mso-ascii-theme-font:minor-latin;mso-fareast-theme-font:minor-fareast;
mso-hansi-font-family:Calibri;mso-hansi-theme-font:minor-latin'>构造一时钟信号</span></p>

<p class=MsoNormal><span style='font-family:宋体;mso-ascii-font-family:Calibri;
mso-ascii-theme-font:minor-latin;mso-fareast-theme-font:minor-fareast;
mso-hansi-font-family:Calibri;mso-hansi-theme-font:minor-latin'>在时钟的上升沿，将一个向量赋值给被测模块输入端，并在时钟的下降沿对被测模块输出与期望输出结果进行对比，如果不相同，则记录下该向量，至此向量全部测试完毕。</span></p>

<p class=MsoNormal><span style='font-family:宋体;mso-ascii-font-family:Calibri;
mso-ascii-theme-font:minor-latin;mso-fareast-theme-font:minor-fareast;
mso-hansi-font-family:Calibri;mso-hansi-theme-font:minor-latin'>向量测试文件（</span><span
lang=EN-US>example.tv</span><span style='font-family:宋体;mso-ascii-font-family:
Calibri;mso-ascii-theme-font:minor-latin;mso-fareast-theme-font:minor-fareast;
mso-hansi-font-family:Calibri;mso-hansi-theme-font:minor-latin'>）</span><span
lang=EN-US>:</span><span style='font-family:宋体;mso-ascii-font-family:Calibri;
mso-ascii-theme-font:minor-latin;mso-fareast-theme-font:minor-fareast;
mso-hansi-font-family:Calibri;mso-hansi-theme-font:minor-latin'>包含</span><span
lang=EN-US>a</span><span style='font-family:宋体;mso-ascii-font-family:Calibri;
mso-ascii-theme-font:minor-latin;mso-fareast-theme-font:minor-fareast;
mso-hansi-font-family:Calibri;mso-hansi-theme-font:minor-latin'>、</span><span
lang=EN-US>b</span><span style='font-family:宋体;mso-ascii-font-family:Calibri;
mso-ascii-theme-font:minor-latin;mso-fareast-theme-font:minor-fareast;
mso-hansi-font-family:Calibri;mso-hansi-theme-font:minor-latin'>、</span><span
lang=EN-US>c</span><span style='font-family:宋体;mso-ascii-font-family:Calibri;
mso-ascii-theme-font:minor-latin;mso-fareast-theme-font:minor-fareast;
mso-hansi-font-family:Calibri;mso-hansi-theme-font:minor-latin'>以及</span><span
class=SpellE><span lang=EN-US>y_expected</span></span></p>

<p class=MsoNormal><span lang=EN-US>000_1</span></p>

<p class=MsoNormal><span lang=EN-US>001_0</span></p>

<p class=MsoNormal><span lang=EN-US>010_0</span></p>

<p class=MsoNormal><span lang=EN-US>011_0</span></p>

<p class=MsoNormal><span lang=EN-US>100_1</span></p>

<p class=MsoNormal><span lang=EN-US>101_1</span></p>

<p class=MsoNormal><span lang=EN-US>110_0</span></p>

<p class=MsoNormal><span lang=EN-US>111_0</span></p>

<p class=MsoNormal><span lang=EN-US><o:p>&nbsp;</o:p></span></p>

<p class=MsoNormal><span style='font-family:宋体;mso-ascii-font-family:Calibri;
mso-ascii-theme-font:minor-latin;mso-fareast-theme-font:minor-fareast;
mso-hansi-font-family:Calibri;mso-hansi-theme-font:minor-latin'>测试文件</span></p>

<p class=MsoNormal><span lang=EN-US style='mso-no-proof:yes'><!--[if gte vml 1]><v:shape
 id="图片_x0020_45" o:spid="_x0000_i1025" type="#_x0000_t75" style='width:389pt;
 height:456pt;visibility:visible;mso-wrap-style:square'>
 <v:imagedata src="Verilog_GR.fld/image081.png" o:title=""/>
</v:shape><![endif]--><![if !vml]><img width=389 height=456
src="Verilog_GR.fld/image082.jpg" v:shapes="图片_x0020_45"><![endif]></span></p>

<p class=MsoNormal><span style='font-family:宋体;mso-ascii-font-family:Calibri;
mso-ascii-theme-font:minor-latin;mso-fareast-theme-font:minor-fareast;
mso-hansi-font-family:Calibri;mso-hansi-theme-font:minor-latin'>前面介绍了三种测试方法，三种方法各有其优缺点。</span></p>

<p class=MsoNormal><span style='font-family:宋体;mso-ascii-font-family:Calibri;
mso-ascii-theme-font:minor-latin;mso-fareast-theme-font:minor-fareast;
mso-hansi-font-family:Calibri;mso-hansi-theme-font:minor-latin'>简单测试文件编写简单，容易上手，但需要人工判断仿真结果的正确性；</span></p>

<p class=MsoNormal><span style='font-family:宋体;mso-ascii-font-family:Calibri;
mso-ascii-theme-font:minor-latin;mso-fareast-theme-font:minor-fareast;
mso-hansi-font-family:Calibri;mso-hansi-theme-font:minor-latin'>带自检的测试文件可以将错误信息打印出来，但编写稍微复杂一些，且激励波形仍需通过人工输入代码来完成；</span></p>

<p class=MsoNormal><span style='font-family:宋体;mso-ascii-font-family:Calibri;
mso-ascii-theme-font:minor-latin;mso-fareast-theme-font:minor-fareast;
mso-hansi-font-family:Calibri;mso-hansi-theme-font:minor-latin'>测试向量法测试文件编写最为复杂，还需要编写一个用于跟被测模块结果进行比较的黄金模型，但此种方法测试最为充分，且后续维护起来也最容易。</span></p>

<p class=MsoNormal><span lang=EN-US><o:p>&nbsp;</o:p></span></p>

<p class=MsoNormal><span lang=EN-US><o:p>&nbsp;</o:p></span></p>

</div>





                </div>


            </div>
        </div>
    </div>
    <div class="sphinxsidebar" role="navigation" aria-label="main navigation">
        <div class="sphinxsidebarwrapper">
            <p class="loogo">
                <!--无logoclass  class="logo"-->
                USTC
            </a>
            </p>
            <h3><a href="#">内容大纲</a></h3>
            <ul>
                <li class="toctree-l1"><a class="reference internal" href="start/intro/">课程体系介绍</a></li>
                <li class="toctree-l1"><a class="reference internal" href="/~pb161314/Markdown_file/logisim/logisim.html"  >LogiSim工具</a></li>
                <li class="toctree-l1"><a class="reference internal" href="/~pb161314/Markdown_file/Verilog_GR/Verilog_GR.html">Verilog语法</a></li>
                <li class="toctree-l1"><a class="reference internal" href="/~pb161314/Markdown_file/fpga/FPGA.html">FPGA原理</a></li>
                <li class="toctree-l1"><a class="reference internal" href="/~pb161314/Markdown_file/peripherals/peripherals.html">Nexys4 DDR开发板</a></li>
                <li class="toctree-l1"><a class="reference internal" href="cephfs/">Vivado安装及使用</a></li>
                <li class="toctree-l1"><a class="reference internal" href="rbd/">TestBench编写及仿真</a></li>
                <li class="toctree-l1"><a class="reference internal" href="/~pb161314/Markdown_file/basic_logical_gate/BLG.html">基本逻辑门（与、或、非、异或等）</a></li>
                <li class="toctree-l1"><a class="reference internal" href="/~pb161314/Markdown_file/Simple_combinational_logic/SCL.html">简单组合逻辑电路（如选择器、译码器、加法器）</a></li>
                <li class="toctree-l1"><a class="reference internal" href="mgr/dashboard/">复杂组合逻辑电路（如多位全加器等）</a></li>
                <li class="toctree-l1"><a class="reference internal" href="api/">简单时序逻辑电路（锁存器、触发器等）</a></li>
                <li class="toctree-l1"><a class="reference internal" href="architecture/">复杂时序逻辑电路（如计数器、秒表等）</a></li>
                <li class="toctree-l1"><a class="reference internal" href="dev/developer_guide/">存储器</a></li>
                <li class="toctree-l1"><a class="reference internal" href="dev/internals/">有限状态机</a></li>
            </ul>


            <!-- ugly kludge to make genindex look like it's part of the toc
            <ul style="margin-top: -10px">
                <li class="toctree-l1"><a class="reference internal" href="genindex/">Index</a>
                </li>
            </ul>
            -->
            <div id="searchbox" style="display: none" role="search">
                <h3>Quick search</h3>
                <div class="searchformwrapper">
                    <form class="search" action="search/" method="get">
                        <input type="text" name="q" />
                        <input type="submit" value="Go" />
                        <input type="hidden" name="check_keywords" value="yes" />
                        <input type="hidden" name="area" value="default" />
                    </form>
                </div>
            </div>
            <script type="text/javascript">$('#searchbox').show(0);</script>
        </div>
    </div>
    <div class="clearer"></div>
</div>
<div class="related" role="navigation" aria-label="related navigation">
    <h3>Navigation</h3>
    <ul>
        <li class="right" style="margin-right: 10px">
            <a href="genindex/" title="General Index"
            >其他链接/资源</a></li>

        <li class="right" >
            <a href="py-modindex/" title="Python Module Index"
            >链接</a> |</li>
        <li class="right" >
            <a href="start/intro/" title="Intro to Ceph"
            >链接</a> |</li>
        <li class="nav-item nav-item-0"><a href="#">链接</a> &#187;</li>

    </ul>
</div>
<div class="footer" role="contentinfo">
    如果网页的浏览出现了问题或者你对网页的布局有什么建议，请联系我们：<a href="mailto:xys05@outlook.com">xys05@outlook.com</a>
</div>
</body>
</html>