{
  "Top": "basic_output",
  "RtlTop": "basic_output",
  "RtlPrefix": "",
  "RtlSubPrefix": "basic_output_",
  "SourceLanguage": "cpp",
  "HostMachineBits": "64",
  "FunctionProtocol": "ap_ctrl_none",
  "ResetStyle": "control",
  "Target": {
    "Family": "zynq",
    "Device": "xc7z030",
    "Package": "-sbg485",
    "Speed": "-1",
    "Triple": "fpga64-xilinx-none"
  },
  "Args": {"o": {
      "index": "0",
      "direction": "out",
      "srcType": "unsigned char*",
      "srcSize": "8",
      "hwRefs": [{
          "type": "port",
          "interface": "o",
          "name": "o",
          "usage": "data",
          "direction": "out"
        }]
    }},
  "HlsSolution": {
    "FlowTarget": "vivado",
    "ConfigTcl": [
      "config_export -output=\/home\/vdc\/dev\/FPGA\/FPGA_picoZed\/rtl_exp",
      "config_export -format=ip_catalog",
      "config_export -rtl=verilog"
    ],
    "ProfileOption": "0",
    "ProfileType": "none",
    "KernelName": "basic_output"
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "10",
    "Uncertainty": "2.7",
    "IsCombinational": "1",
    "II": "1",
    "Latency": "0"
  },
  "Xdc": {
    
  },
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "basic_output",
    "Version": "1.0",
    "DisplayName": "Basic_output",
    "Revision": "2113428195",
    "Description": "An IP generated by Vitis HLS",
    "Taxonomy": "\/VITIS_HLS_IP",
    "AutoFamilySupport": "",
    "ZipFile": "xilinx_com_hls_basic_output_1_0.zip"
  },
  "Files": {
    "CSource": ["..\/..\/basic_output.cpp"],
    "Vhdl": ["impl\/vhdl\/basic_output.vhd"],
    "Verilog": ["impl\/verilog\/basic_output.v"],
    "IpMisc": ["impl\/misc\/logo.png"],
    "CsynthXml": "syn\/report\/csynth.xml",
    "DebugDir": ".debug",
    "KernelXml": ".autopilot\/db\/kernel.internal.xml",
    "Xo": "",
    "XoHlsDir": "",
    "ProtoInst": [".debug\/basic_output.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "Ip": []
  },
  "Interfaces": {"o": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_none",
      "mode": "master",
      "dataWidth": "8",
      "portMap": {"o": "DATA"},
      "ports": ["o"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "o"
        }]
    }},
  "RtlPorts": {"o": {
      "dir": "out",
      "width": "8"
    }},
  "ModuleInfo": {
    "Hierarchy": {"ModuleName": "basic_output"},
    "Info": {"basic_output": {
        "FunctionProtocol": "ap_ctrl_none",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "1",
        "isOneStateSeq": "0"
      }},
    "Metrics": {"basic_output": {
        "Latency": {
          "LatencyBest": "0",
          "LatencyAvg": "0",
          "LatencyWorst": "0",
          "PipelineII": "1",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "0.000"
        },
        "Area": {
          "BRAM_18K": "0",
          "AVAIL_BRAM": "530",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "400",
          "UTIL_DSP": "0",
          "FF": "0",
          "AVAIL_FF": "157200",
          "UTIL_FF": "0",
          "LUT": "0",
          "AVAIL_LUT": "78600",
          "UTIL_LUT": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      }}
  },
  "GenerateBdFiles": "0",
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2024-02-14 21:15:51 EST",
    "ToolName": "vitis_hls",
    "ToolVersion": "2023.1"
  }
}
