Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date              : Mon Jun  9 16:46:02 2025
| Host              : DESKTOP-U9NB2CD running 64-bit major release  (build 9200)
| Command           : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design            : top
| Device            : xcku3p-ffva676
| Speed File        : -2  PRODUCTION 1.29 05-01-2022
| Design State      : Routed
| Temperature Grade : I
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                               Violations  
---------  --------  ----------------------------------------  ----------  
DPIR-2     Warning   Asynchronous driver check                 291         
LUTAR-1    Warning   LUT drives async reset alert              3           
TIMING-9   Warning   Unknown CDC Logic                         1           
TIMING-10  Warning   Missing property on synchronizer          1           
TIMING-18  Warning   Missing input or output delay             24          
TIMING-24  Warning   Overridden Max delay datapath only        4           
XDCH-2     Warning   Same min and max delay values on IO port  43          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (1)
6. checking no_output_delay (4)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (4)
-------------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.949        0.000                      0                27270        0.011        0.000                      0                27270        0.750        0.000                       0                 13733  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                    Waveform(ns)         Period(ns)      Frequency(MHz)
-----                    ------------         ----------      --------------
ftdi_clk                 {0.000 5.000}        10.000          100.000         
sysclk_p                 {0.000 2.500}        5.000           200.000         
  clk_out1_sys_clk_mmcm  {0.000 2.500}        5.000           200.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ftdi_clk                       0.949        0.000                      0                  579        0.037        0.000                      0                  579        4.458        0.000                       0                   273  
sysclk_p                                                                                                                                                                   0.750        0.000                       0                     1  
  clk_out1_sys_clk_mmcm        1.723        0.000                      0                26691        0.011        0.000                      0                26691        1.958        0.000                       0                 13459  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group             From Clock             To Clock             
----------             ----------             --------             
(none)                                        clk_out1_sys_clk_mmcm  
(none)                 ftdi_clk               clk_out1_sys_clk_mmcm  
(none)                                        ftdi_clk               
(none)                 clk_out1_sys_clk_mmcm  ftdi_clk               


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group             From Clock             To Clock             
----------             ----------             --------             
(none)                                                               
(none)                 ftdi_clk                                      
(none)                                        clk_out1_sys_clk_mmcm  
(none)                                        ftdi_clk               


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ftdi_clk
  To Clock:  ftdi_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.949ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.037ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.458ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.949ns  (required time - arrival time)
  Source:                 ft600_send_recv/ftdi_data_tx_en_reg/C
                            (falling edge-triggered cell FDPE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ftdi_data_io[2]
                            (output port clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ftdi_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (ftdi_clk fall@15.000ns - ftdi_clk fall@5.000ns)
  Data Path Delay:        6.801ns  (logic 5.593ns (82.236%)  route 1.208ns (17.764%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           0.250ns
  Clock Path Skew:        -1.965ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 15.000 - 15.000 ) 
    Source Clock Delay      (SCD):    1.965ns = ( 6.965 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.049ns (routing 0.171ns, distribution 0.878ns)

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock ftdi_clk fall edge)
                                                      5.000     5.000 f                       
    E13                                               0.000     5.000 f                       ftdi_clk_i (IN)
                         net (fo=0)                   0.000     5.000                         ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.552     5.552 f                       ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.552                         ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.552 f                       ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     5.888                         ftdi_clk_i_IBUF
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.916 f                       ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=272, routed)         1.049     6.965                         ft600_send_recv/CLK
    SLICE_X1Y146         FDPE                                         r  pblock_1             ft600_send_recv/ftdi_data_tx_en_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X1Y146         FDPE (Prop_GFF_SLICEM_C_Q)
                                                      0.078     7.043 r  pblock_1             ft600_send_recv/ftdi_data_tx_en_reg/Q
                         net (fo=32, routed)          1.208     8.251                         ftdi_data_io_IOBUF[2]_inst/T
    A15                  OBUFT (TriStatD_OUTBUF_HPIOB_S_T_O)
                                                      5.515    13.766 r                       ftdi_data_io_IOBUF[2]_inst/OBUFT/O
                         net (fo=1, unset)            0.000    13.766                         ftdi_data_io[2]
    A15                                                               r                       ftdi_data_io[2] (INOUT)
  -------------------------------------------------------------------    ----------------------------------------

                         (clock ftdi_clk fall edge)
                                                     15.000    15.000 f                       
                         clock pessimism              0.000    15.000                           
                         clock uncertainty           -0.035    14.965                           
                         output delay                -0.250    14.715                           
  -------------------------------------------------------------------
                         required time                         14.715                           
                         arrival time                         -13.766                           
  -------------------------------------------------------------------
                         slack                                  0.949                           

Slack (MET) :             0.953ns  (required time - arrival time)
  Source:                 ft600_send_recv/ftdi_data_tx_en_reg/C
                            (falling edge-triggered cell FDPE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ftdi_data_io[10]
                            (output port clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ftdi_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (ftdi_clk fall@15.000ns - ftdi_clk fall@5.000ns)
  Data Path Delay:        6.797ns  (logic 5.593ns (82.283%)  route 1.204ns (17.717%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           0.250ns
  Clock Path Skew:        -1.965ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 15.000 - 15.000 ) 
    Source Clock Delay      (SCD):    1.965ns = ( 6.965 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.049ns (routing 0.171ns, distribution 0.878ns)

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock ftdi_clk fall edge)
                                                      5.000     5.000 f                       
    E13                                               0.000     5.000 f                       ftdi_clk_i (IN)
                         net (fo=0)                   0.000     5.000                         ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.552     5.552 f                       ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.552                         ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.552 f                       ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     5.888                         ftdi_clk_i_IBUF
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.916 f                       ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=272, routed)         1.049     6.965                         ft600_send_recv/CLK
    SLICE_X1Y146         FDPE                                         r  pblock_1             ft600_send_recv/ftdi_data_tx_en_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X1Y146         FDPE (Prop_GFF_SLICEM_C_Q)
                                                      0.078     7.043 r  pblock_1             ft600_send_recv/ftdi_data_tx_en_reg/Q
                         net (fo=32, routed)          1.204     8.248                         ftdi_data_io_IOBUF[10]_inst/T
    A12                  OBUFT (TriStatD_OUTBUF_HPIOB_S_T_O)
                                                      5.515    13.762 r                       ftdi_data_io_IOBUF[10]_inst/OBUFT/O
                         net (fo=1, unset)            0.000    13.762                         ftdi_data_io[10]
    A12                                                               r                       ftdi_data_io[10] (INOUT)
  -------------------------------------------------------------------    ----------------------------------------

                         (clock ftdi_clk fall edge)
                                                     15.000    15.000 f                       
                         clock pessimism              0.000    15.000                           
                         clock uncertainty           -0.035    14.965                           
                         output delay                -0.250    14.715                           
  -------------------------------------------------------------------
                         required time                         14.715                           
                         arrival time                         -13.762                           
  -------------------------------------------------------------------
                         slack                                  0.953                           

Slack (MET) :             0.955ns  (required time - arrival time)
  Source:                 ft600_send_recv/ftdi_data_tx_en_reg/C
                            (falling edge-triggered cell FDPE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ftdi_data_io[4]
                            (output port clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ftdi_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (ftdi_clk fall@15.000ns - ftdi_clk fall@5.000ns)
  Data Path Delay:        6.794ns  (logic 5.585ns (82.210%)  route 1.209ns (17.790%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           0.250ns
  Clock Path Skew:        -1.965ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 15.000 - 15.000 ) 
    Source Clock Delay      (SCD):    1.965ns = ( 6.965 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.049ns (routing 0.171ns, distribution 0.878ns)

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock ftdi_clk fall edge)
                                                      5.000     5.000 f                       
    E13                                               0.000     5.000 f                       ftdi_clk_i (IN)
                         net (fo=0)                   0.000     5.000                         ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.552     5.552 f                       ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.552                         ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.552 f                       ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     5.888                         ftdi_clk_i_IBUF
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.916 f                       ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=272, routed)         1.049     6.965                         ft600_send_recv/CLK
    SLICE_X1Y146         FDPE                                         r  pblock_1             ft600_send_recv/ftdi_data_tx_en_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X1Y146         FDPE (Prop_GFF_SLICEM_C_Q)
                                                      0.078     7.043 r  pblock_1             ft600_send_recv/ftdi_data_tx_en_reg/Q
                         net (fo=32, routed)          1.209     8.252                         ftdi_data_io_IOBUF[4]_inst/T
    B14                  OBUFT (TriStatD_OUTBUF_HPIOB_M_T_O)
                                                      5.507    13.759 r                       ftdi_data_io_IOBUF[4]_inst/OBUFT/O
                         net (fo=1, unset)            0.000    13.759                         ftdi_data_io[4]
    B14                                                               r                       ftdi_data_io[4] (INOUT)
  -------------------------------------------------------------------    ----------------------------------------

                         (clock ftdi_clk fall edge)
                                                     15.000    15.000 f                       
                         clock pessimism              0.000    15.000                           
                         clock uncertainty           -0.035    14.965                           
                         output delay                -0.250    14.715                           
  -------------------------------------------------------------------
                         required time                         14.715                           
                         arrival time                         -13.759                           
  -------------------------------------------------------------------
                         slack                                  0.955                           

Slack (MET) :             0.957ns  (required time - arrival time)
  Source:                 ft600_send_recv/ftdi_data_tx_en_reg/C
                            (falling edge-triggered cell FDPE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ftdi_data_io[6]
                            (output port clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ftdi_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (ftdi_clk fall@15.000ns - ftdi_clk fall@5.000ns)
  Data Path Delay:        6.792ns  (logic 5.568ns (81.970%)  route 1.225ns (18.030%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           0.250ns
  Clock Path Skew:        -1.965ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 15.000 - 15.000 ) 
    Source Clock Delay      (SCD):    1.965ns = ( 6.965 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.049ns (routing 0.171ns, distribution 0.878ns)

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock ftdi_clk fall edge)
                                                      5.000     5.000 f                       
    E13                                               0.000     5.000 f                       ftdi_clk_i (IN)
                         net (fo=0)                   0.000     5.000                         ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.552     5.552 f                       ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.552                         ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.552 f                       ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     5.888                         ftdi_clk_i_IBUF
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.916 f                       ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=272, routed)         1.049     6.965                         ft600_send_recv/CLK
    SLICE_X1Y146         FDPE                                         r  pblock_1             ft600_send_recv/ftdi_data_tx_en_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X1Y146         FDPE (Prop_GFF_SLICEM_C_Q)
                                                      0.078     7.043 r  pblock_1             ft600_send_recv/ftdi_data_tx_en_reg/Q
                         net (fo=32, routed)          1.225     8.268                         ftdi_data_io_IOBUF[6]_inst/T
    D13                  OBUFT (TriStatD_OUTBUF_HPIOB_M_T_O)
                                                      5.490    13.758 r                       ftdi_data_io_IOBUF[6]_inst/OBUFT/O
                         net (fo=1, unset)            0.000    13.758                         ftdi_data_io[6]
    D13                                                               r                       ftdi_data_io[6] (INOUT)
  -------------------------------------------------------------------    ----------------------------------------

                         (clock ftdi_clk fall edge)
                                                     15.000    15.000 f                       
                         clock pessimism              0.000    15.000                           
                         clock uncertainty           -0.035    14.965                           
                         output delay                -0.250    14.715                           
  -------------------------------------------------------------------
                         required time                         14.715                           
                         arrival time                         -13.758                           
  -------------------------------------------------------------------
                         slack                                  0.957                           

Slack (MET) :             0.971ns  (required time - arrival time)
  Source:                 ft600_send_recv/ftdi_data_tx_en_reg/C
                            (falling edge-triggered cell FDPE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ftdi_data_io[9]
                            (output port clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ftdi_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (ftdi_clk fall@15.000ns - ftdi_clk fall@5.000ns)
  Data Path Delay:        6.778ns  (logic 5.571ns (82.196%)  route 1.207ns (17.804%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           0.250ns
  Clock Path Skew:        -1.965ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 15.000 - 15.000 ) 
    Source Clock Delay      (SCD):    1.965ns = ( 6.965 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.049ns (routing 0.171ns, distribution 0.878ns)

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock ftdi_clk fall edge)
                                                      5.000     5.000 f                       
    E13                                               0.000     5.000 f                       ftdi_clk_i (IN)
                         net (fo=0)                   0.000     5.000                         ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.552     5.552 f                       ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.552                         ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.552 f                       ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     5.888                         ftdi_clk_i_IBUF
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.916 f                       ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=272, routed)         1.049     6.965                         ft600_send_recv/CLK
    SLICE_X1Y146         FDPE                                         r  pblock_1             ft600_send_recv/ftdi_data_tx_en_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X1Y146         FDPE (Prop_GFF_SLICEM_C_Q)
                                                      0.078     7.043 r  pblock_1             ft600_send_recv/ftdi_data_tx_en_reg/Q
                         net (fo=32, routed)          1.207     8.250                         ftdi_data_io_IOBUF[9]_inst/T
    C12                  OBUFT (TriStatD_OUTBUF_HPIOB_M_T_O)
                                                      5.493    13.743 r                       ftdi_data_io_IOBUF[9]_inst/OBUFT/O
                         net (fo=1, unset)            0.000    13.743                         ftdi_data_io[9]
    C12                                                               r                       ftdi_data_io[9] (INOUT)
  -------------------------------------------------------------------    ----------------------------------------

                         (clock ftdi_clk fall edge)
                                                     15.000    15.000 f                       
                         clock pessimism              0.000    15.000                           
                         clock uncertainty           -0.035    14.965                           
                         output delay                -0.250    14.715                           
  -------------------------------------------------------------------
                         required time                         14.715                           
                         arrival time                         -13.743                           
  -------------------------------------------------------------------
                         slack                                  0.971                           

Slack (MET) :             0.975ns  (required time - arrival time)
  Source:                 ft600_send_recv/ftdi_data_tx_en_reg/C
                            (falling edge-triggered cell FDPE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ftdi_data_io[7]
                            (output port clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ftdi_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (ftdi_clk fall@15.000ns - ftdi_clk fall@5.000ns)
  Data Path Delay:        6.774ns  (logic 5.565ns (82.143%)  route 1.210ns (17.857%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           0.250ns
  Clock Path Skew:        -1.965ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 15.000 - 15.000 ) 
    Source Clock Delay      (SCD):    1.965ns = ( 6.965 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.049ns (routing 0.171ns, distribution 0.878ns)

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock ftdi_clk fall edge)
                                                      5.000     5.000 f                       
    E13                                               0.000     5.000 f                       ftdi_clk_i (IN)
                         net (fo=0)                   0.000     5.000                         ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.552     5.552 f                       ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.552                         ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.552 f                       ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     5.888                         ftdi_clk_i_IBUF
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.916 f                       ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=272, routed)         1.049     6.965                         ft600_send_recv/CLK
    SLICE_X1Y146         FDPE                                         r  pblock_1             ft600_send_recv/ftdi_data_tx_en_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X1Y146         FDPE (Prop_GFF_SLICEM_C_Q)
                                                      0.078     7.043 r  pblock_1             ft600_send_recv/ftdi_data_tx_en_reg/Q
                         net (fo=32, routed)          1.210     8.253                         ftdi_data_io_IOBUF[7]_inst/T
    C13                  OBUFT (TriStatD_OUTBUF_HPIOB_S_T_O)
                                                      5.487    13.740 r                       ftdi_data_io_IOBUF[7]_inst/OBUFT/O
                         net (fo=1, unset)            0.000    13.740                         ftdi_data_io[7]
    C13                                                               r                       ftdi_data_io[7] (INOUT)
  -------------------------------------------------------------------    ----------------------------------------

                         (clock ftdi_clk fall edge)
                                                     15.000    15.000 f                       
                         clock pessimism              0.000    15.000                           
                         clock uncertainty           -0.035    14.965                           
                         output delay                -0.250    14.715                           
  -------------------------------------------------------------------
                         required time                         14.715                           
                         arrival time                         -13.740                           
  -------------------------------------------------------------------
                         slack                                  0.975                           

Slack (MET) :             0.988ns  (required time - arrival time)
  Source:                 ft600_send_recv/ftdi_data_tx_en_reg/C
                            (falling edge-triggered cell FDPE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ftdi_data_io[3]
                            (output port clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ftdi_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (ftdi_clk fall@15.000ns - ftdi_clk fall@5.000ns)
  Data Path Delay:        6.761ns  (logic 5.583ns (82.571%)  route 1.178ns (17.429%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           0.250ns
  Clock Path Skew:        -1.965ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 15.000 - 15.000 ) 
    Source Clock Delay      (SCD):    1.965ns = ( 6.965 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.049ns (routing 0.171ns, distribution 0.878ns)

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock ftdi_clk fall edge)
                                                      5.000     5.000 f                       
    E13                                               0.000     5.000 f                       ftdi_clk_i (IN)
                         net (fo=0)                   0.000     5.000                         ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.552     5.552 f                       ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.552                         ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.552 f                       ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     5.888                         ftdi_clk_i_IBUF
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.916 f                       ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=272, routed)         1.049     6.965                         ft600_send_recv/CLK
    SLICE_X1Y146         FDPE                                         r  pblock_1             ft600_send_recv/ftdi_data_tx_en_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X1Y146         FDPE (Prop_GFF_SLICEM_C_Q)
                                                      0.078     7.043 r  pblock_1             ft600_send_recv/ftdi_data_tx_en_reg/Q
                         net (fo=32, routed)          1.178     8.222                         ftdi_data_io_IOBUF[3]_inst/T
    B15                  OBUFT (TriStatD_OUTBUF_HPIOB_M_T_O)
                                                      5.505    13.726 r                       ftdi_data_io_IOBUF[3]_inst/OBUFT/O
                         net (fo=1, unset)            0.000    13.726                         ftdi_data_io[3]
    B15                                                               r                       ftdi_data_io[3] (INOUT)
  -------------------------------------------------------------------    ----------------------------------------

                         (clock ftdi_clk fall edge)
                                                     15.000    15.000 f                       
                         clock pessimism              0.000    15.000                           
                         clock uncertainty           -0.035    14.965                           
                         output delay                -0.250    14.715                           
  -------------------------------------------------------------------
                         required time                         14.715                           
                         arrival time                         -13.726                           
  -------------------------------------------------------------------
                         slack                                  0.988                           

Slack (MET) :             1.001ns  (required time - arrival time)
  Source:                 ft600_send_recv/ftdi_data_tx_en_reg/C
                            (falling edge-triggered cell FDPE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ftdi_data_io[5]
                            (output port clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ftdi_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (ftdi_clk fall@15.000ns - ftdi_clk fall@5.000ns)
  Data Path Delay:        6.748ns  (logic 5.587ns (82.785%)  route 1.162ns (17.215%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           0.250ns
  Clock Path Skew:        -1.965ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 15.000 - 15.000 ) 
    Source Clock Delay      (SCD):    1.965ns = ( 6.965 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.049ns (routing 0.171ns, distribution 0.878ns)

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock ftdi_clk fall edge)
                                                      5.000     5.000 f                       
    E13                                               0.000     5.000 f                       ftdi_clk_i (IN)
                         net (fo=0)                   0.000     5.000                         ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.552     5.552 f                       ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.552                         ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.552 f                       ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     5.888                         ftdi_clk_i_IBUF
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.916 f                       ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=272, routed)         1.049     6.965                         ft600_send_recv/CLK
    SLICE_X1Y146         FDPE                                         r  pblock_1             ft600_send_recv/ftdi_data_tx_en_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X1Y146         FDPE (Prop_GFF_SLICEM_C_Q)
                                                      0.078     7.043 r  pblock_1             ft600_send_recv/ftdi_data_tx_en_reg/Q
                         net (fo=32, routed)          1.162     8.205                         ftdi_data_io_IOBUF[5]_inst/T
    A14                  OBUFT (TriStatD_OUTBUF_HPIOB_S_T_O)
                                                      5.509    13.714 r                       ftdi_data_io_IOBUF[5]_inst/OBUFT/O
                         net (fo=1, unset)            0.000    13.714                         ftdi_data_io[5]
    A14                                                               r                       ftdi_data_io[5] (INOUT)
  -------------------------------------------------------------------    ----------------------------------------

                         (clock ftdi_clk fall edge)
                                                     15.000    15.000 f                       
                         clock pessimism              0.000    15.000                           
                         clock uncertainty           -0.035    14.965                           
                         output delay                -0.250    14.715                           
  -------------------------------------------------------------------
                         required time                         14.715                           
                         arrival time                         -13.714                           
  -------------------------------------------------------------------
                         slack                                  1.001                           

Slack (MET) :             1.053ns  (required time - arrival time)
  Source:                 ft600_send_recv/ftdi_data_tx_en_reg/C
                            (falling edge-triggered cell FDPE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ftdi_data_io[1]
                            (output port clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ftdi_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (ftdi_clk fall@15.000ns - ftdi_clk fall@5.000ns)
  Data Path Delay:        6.697ns  (logic 5.565ns (83.105%)  route 1.131ns (16.895%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           0.250ns
  Clock Path Skew:        -1.965ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 15.000 - 15.000 ) 
    Source Clock Delay      (SCD):    1.965ns = ( 6.965 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.049ns (routing 0.171ns, distribution 0.878ns)

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock ftdi_clk fall edge)
                                                      5.000     5.000 f                       
    E13                                               0.000     5.000 f                       ftdi_clk_i (IN)
                         net (fo=0)                   0.000     5.000                         ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.552     5.552 f                       ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.552                         ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.552 f                       ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     5.888                         ftdi_clk_i_IBUF
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.916 f                       ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=272, routed)         1.049     6.965                         ft600_send_recv/CLK
    SLICE_X1Y146         FDPE                                         r  pblock_1             ft600_send_recv/ftdi_data_tx_en_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X1Y146         FDPE (Prop_GFF_SLICEM_C_Q)
                                                      0.078     7.043 r  pblock_1             ft600_send_recv/ftdi_data_tx_en_reg/Q
                         net (fo=32, routed)          1.131     8.175                         ftdi_data_io_IOBUF[1]_inst/T
    D15                  OBUFT (TriStatD_OUTBUF_HPIOB_SNGL_T_O)
                                                      5.487    13.662 r                       ftdi_data_io_IOBUF[1]_inst/OBUFT/O
                         net (fo=1, unset)            0.000    13.662                         ftdi_data_io[1]
    D15                                                               r                       ftdi_data_io[1] (INOUT)
  -------------------------------------------------------------------    ----------------------------------------

                         (clock ftdi_clk fall edge)
                                                     15.000    15.000 f                       
                         clock pessimism              0.000    15.000                           
                         clock uncertainty           -0.035    14.965                           
                         output delay                -0.250    14.715                           
  -------------------------------------------------------------------
                         required time                         14.715                           
                         arrival time                         -13.662                           
  -------------------------------------------------------------------
                         slack                                  1.053                           

Slack (MET) :             1.129ns  (required time - arrival time)
  Source:                 ft600_send_recv/ftdi_data_tx_en_reg/C
                            (falling edge-triggered cell FDPE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ftdi_data_io[11]
                            (output port clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ftdi_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (ftdi_clk fall@15.000ns - ftdi_clk fall@5.000ns)
  Data Path Delay:        6.620ns  (logic 5.576ns (84.226%)  route 1.044ns (15.774%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           0.250ns
  Clock Path Skew:        -1.965ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 15.000 - 15.000 ) 
    Source Clock Delay      (SCD):    1.965ns = ( 6.965 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.049ns (routing 0.171ns, distribution 0.878ns)

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock ftdi_clk fall edge)
                                                      5.000     5.000 f                       
    E13                                               0.000     5.000 f                       ftdi_clk_i (IN)
                         net (fo=0)                   0.000     5.000                         ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.552     5.552 f                       ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.552                         ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.552 f                       ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     5.888                         ftdi_clk_i_IBUF
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.916 f                       ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=272, routed)         1.049     6.965                         ft600_send_recv/CLK
    SLICE_X1Y146         FDPE                                         r  pblock_1             ft600_send_recv/ftdi_data_tx_en_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X1Y146         FDPE (Prop_GFF_SLICEM_C_Q)
                                                      0.078     7.043 r  pblock_1             ft600_send_recv/ftdi_data_tx_en_reg/Q
                         net (fo=32, routed)          1.044     8.088                         ftdi_data_io_IOBUF[11]_inst/T
    B12                  OBUFT (TriStatD_OUTBUF_HPIOB_S_T_O)
                                                      5.498    13.585 r                       ftdi_data_io_IOBUF[11]_inst/OBUFT/O
                         net (fo=1, unset)            0.000    13.585                         ftdi_data_io[11]
    B12                                                               r                       ftdi_data_io[11] (INOUT)
  -------------------------------------------------------------------    ----------------------------------------

                         (clock ftdi_clk fall edge)
                                                     15.000    15.000 f                       
                         clock pessimism              0.000    15.000                           
                         clock uncertainty           -0.035    14.965                           
                         output delay                -0.250    14.715                           
  -------------------------------------------------------------------
                         required time                         14.715                           
                         arrival time                         -13.585                           
  -------------------------------------------------------------------
                         slack                                  1.129                           





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 data_from_ft600_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            input_memory_fifo/pixel_hold_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DINADIN[7]
                            (rising edge-triggered cell RAMB36E2 clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ftdi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ftdi_clk rise@0.000ns - ftdi_clk rise@0.000ns)
  Data Path Delay:        0.154ns  (logic 0.039ns (25.373%)  route 0.115ns (74.627%))
  Logic Levels:           0  
  Clock Path Skew:        0.122ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.338ns
    Source Clock Delay      (SCD):    0.951ns
    Clock Pessimism Removal (CPR):    0.265ns
  Clock Net Delay (Source):      0.596ns (routing 0.096ns, distribution 0.500ns)
  Clock Net Delay (Destination): 0.758ns (routing 0.108ns, distribution 0.650ns)

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r                       
    E13                                               0.000     0.000 r                       ftdi_clk_i (IN)
                         net (fo=0)                   0.000     0.000                         ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.187     0.187 r                       ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.187                         ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.187 r                       ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.151     0.338                         ftdi_clk_i_IBUF
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.355 r                       ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=272, routed)         0.596     0.951                         ftdi_clk_i_IBUF_BUFG
    SLICE_X4Y132         FDRE                                         r                       data_from_ft600_r_reg[7]/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X4Y132         FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.039     0.990 r                       data_from_ft600_r_reg[7]/Q
                         net (fo=2, routed)           0.115     1.105                         input_memory_fifo/pixel_hold_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[7]
    RAMB36_X0Y27         RAMB36E2                                     r  pblock_1             input_memory_fifo/pixel_hold_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DINADIN[7]
  -------------------------------------------------------------------    ----------------------------------------

                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r                       
    E13                                               0.000     0.000 r                       ftdi_clk_i (IN)
                         net (fo=0)                   0.000     0.000                         ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.372     0.372 r                       ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.372                         ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.372 r                       ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.189     0.561                         ftdi_clk_i_IBUF
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.580 r                       ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=272, routed)         0.758     1.338                         input_memory_fifo/pixel_hold_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y27         RAMB36E2                                     r  pblock_1             input_memory_fifo/pixel_hold_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.265     1.073                           
    RAMB36_X0Y27         RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKARDCLK_DINADIN[7])
                                                     -0.005     1.068    pblock_1               input_memory_fifo/pixel_hold_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.068                           
                         arrival time                           1.105                           
  -------------------------------------------------------------------
                         slack                                  0.037                           

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ftdi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ftdi_clk rise@0.000ns - ftdi_clk rise@0.000ns)
  Data Path Delay:        0.104ns  (logic 0.038ns (36.533%)  route 0.066ns (63.467%))
  Logic Levels:           0  
  Clock Path Skew:        0.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.263ns
    Source Clock Delay      (SCD):    0.950ns
    Clock Pessimism Removal (CPR):    0.293ns
  Clock Net Delay (Source):      0.595ns (routing 0.096ns, distribution 0.499ns)
  Clock Net Delay (Destination): 0.682ns (routing 0.108ns, distribution 0.574ns)

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r                       
    E13                                               0.000     0.000 r                       ftdi_clk_i (IN)
                         net (fo=0)                   0.000     0.000                         ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.187     0.187 r                       ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.187                         ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.187 r                       ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.151     0.338                         ftdi_clk_i_IBUF
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.355 r                       ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=272, routed)         0.595     0.950                         input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X4Y145         FDSE                                         r  pblock_1             input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X4Y145         FDSE (Prop_AFF_SLICEM_C_Q)
                                                      0.038     0.988 r  pblock_1             input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/Q
                         net (fo=2, routed)           0.066     1.054                         input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_pntr_plus1[0]
    SLICE_X4Y144         FDRE                                         r  pblock_1             input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r                       
    E13                                               0.000     0.000 r                       ftdi_clk_i (IN)
                         net (fo=0)                   0.000     0.000                         ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.372     0.372 r                       ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.372                         ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.372 r                       ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.189     0.561                         ftdi_clk_i_IBUF
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.580 r                       ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=272, routed)         0.682     1.263                         input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X4Y144         FDRE                                         r  pblock_1             input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                         clock pessimism             -0.293     0.969                           
    SLICE_X4Y144         FDRE (Hold_AFF2_SLICEM_C_D)
                                                      0.047     1.016    pblock_1               input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.016                           
                         arrival time                           1.054                           
  -------------------------------------------------------------------
                         slack                                  0.037                           

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 input_memory_fifo/pixel_hold_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.POR_A_reg/C
                            (rising edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            input_memory_fifo/pixel_hold_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/RSTRAMARSTRAM
                            (rising edge-triggered cell RAMB36E2 clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ftdi_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (ftdi_clk rise@0.000ns - ftdi_clk rise@0.000ns)
  Data Path Delay:        0.237ns  (logic 0.058ns (24.505%)  route 0.179ns (75.495%))
  Logic Levels:           0  
  Clock Path Skew:        0.187ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.078ns
    Source Clock Delay      (SCD):    1.538ns
    Clock Pessimism Removal (CPR):    0.353ns
  Clock Net Delay (Source):      0.914ns (routing 0.155ns, distribution 0.759ns)
  Clock Net Delay (Destination): 1.162ns (routing 0.171ns, distribution 0.991ns)

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r                       
    E13                                               0.000     0.000 r                       ftdi_clk_i (IN)
                         net (fo=0)                   0.000     0.000                         ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.302     0.302 r                       ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.302                         ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.302 r                       ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.298     0.600                         ftdi_clk_i_IBUF
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.624 r                       ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=272, routed)         0.914     1.538                         input_memory_fifo/pixel_hold_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/clka
    SLICE_X5Y147         FDRE                                         r  pblock_1             input_memory_fifo/pixel_hold_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.POR_A_reg/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X5Y147         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.058     1.596 r  pblock_1             input_memory_fifo/pixel_hold_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.POR_A_reg/Q
                         net (fo=2, routed)           0.179     1.775                         input_memory_fifo/pixel_hold_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/POR_A
    RAMB36_X0Y29         RAMB36E2                                     r  pblock_1             input_memory_fifo/pixel_hold_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/RSTRAMARSTRAM
  -------------------------------------------------------------------    ----------------------------------------

                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r                       
    E13                                               0.000     0.000 r                       ftdi_clk_i (IN)
                         net (fo=0)                   0.000     0.000                         ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.552     0.552 r                       ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.552                         ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.552 r                       ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     0.888                         ftdi_clk_i_IBUF
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.916 r                       ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=272, routed)         1.162     2.078                         input_memory_fifo/pixel_hold_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y29         RAMB36E2                                     r  pblock_1             input_memory_fifo/pixel_hold_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.353     1.725                           
    RAMB36_X0Y29         RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKARDCLK_RSTRAMARSTRAM)
                                                      0.011     1.736    pblock_1               input_memory_fifo/pixel_hold_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.736                           
                         arrival time                           1.775                           
  -------------------------------------------------------------------
                         slack                                  0.038                           

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ftdi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ftdi_clk rise@0.000ns - ftdi_clk rise@0.000ns)
  Data Path Delay:        0.106ns  (logic 0.040ns (37.736%)  route 0.066ns (62.264%))
  Logic Levels:           0  
  Clock Path Skew:        0.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.263ns
    Source Clock Delay      (SCD):    0.950ns
    Clock Pessimism Removal (CPR):    0.293ns
  Clock Net Delay (Source):      0.595ns (routing 0.096ns, distribution 0.499ns)
  Clock Net Delay (Destination): 0.682ns (routing 0.108ns, distribution 0.574ns)

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r                       
    E13                                               0.000     0.000 r                       ftdi_clk_i (IN)
                         net (fo=0)                   0.000     0.000                         ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.187     0.187 r                       ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.187                         ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.187 r                       ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.151     0.338                         ftdi_clk_i_IBUF
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.355 r                       ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=272, routed)         0.595     0.950                         input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X4Y145         FDRE                                         r  pblock_1             input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[8]/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X4Y145         FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.040     0.990 r  pblock_1             input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[8]/Q
                         net (fo=2, routed)           0.066     1.056                         input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[9]_0[6]
    SLICE_X4Y144         FDRE                                         r  pblock_1             input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[8]/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r                       
    E13                                               0.000     0.000 r                       ftdi_clk_i (IN)
                         net (fo=0)                   0.000     0.000                         ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.372     0.372 r                       ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.372                         ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.372 r                       ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.189     0.561                         ftdi_clk_i_IBUF
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.580 r                       ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=272, routed)         0.682     1.263                         input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X4Y144         FDRE                                         r  pblock_1             input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[8]/C
                         clock pessimism             -0.293     0.969                           
    SLICE_X4Y144         FDRE (Hold_DFF2_SLICEM_C_D)
                                                      0.047     1.016    pblock_1               input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.016                           
                         arrival time                           1.056                           
  -------------------------------------------------------------------
                         slack                                  0.039                           

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 ft600_send_recv/reg_ftdi_data_i_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_from_ft600_r_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ftdi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ftdi_clk rise@0.000ns - ftdi_clk rise@0.000ns)
  Data Path Delay:        0.102ns  (logic 0.037ns (36.275%)  route 0.065ns (63.726%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.264ns
    Source Clock Delay      (SCD):    0.950ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Net Delay (Source):      0.595ns (routing 0.096ns, distribution 0.499ns)
  Clock Net Delay (Destination): 0.684ns (routing 0.108ns, distribution 0.576ns)

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r                       
    E13                                               0.000     0.000 r                       ftdi_clk_i (IN)
                         net (fo=0)                   0.000     0.000                         ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.187     0.187 r                       ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.187                         ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.187 r                       ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.151     0.338                         ftdi_clk_i_IBUF
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.355 r                       ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=272, routed)         0.595     0.950                         ft600_send_recv/CLK
    SLICE_X1Y139         FDRE                                         r  pblock_1             ft600_send_recv/reg_ftdi_data_i_reg[8]/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X1Y139         FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.037     0.987 r  pblock_1             ft600_send_recv/reg_ftdi_data_i_reg[8]/Q
                         net (fo=1, routed)           0.065     1.052                         reg_ftdi_data_i[8]
    SLICE_X2Y139         FDRE                                         r                       data_from_ft600_r_reg[8]/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r                       
    E13                                               0.000     0.000 r                       ftdi_clk_i (IN)
                         net (fo=0)                   0.000     0.000                         ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.372     0.372 r                       ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.372                         ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.372 r                       ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.189     0.561                         ftdi_clk_i_IBUF
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.580 r                       ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=272, routed)         0.684     1.264                         ftdi_clk_i_IBUF_BUFG
    SLICE_X2Y139         FDRE                                         r                       data_from_ft600_r_reg[8]/C
                         clock pessimism             -0.299     0.965                           
    SLICE_X2Y139         FDRE (Hold_EFF_SLICEL_C_D)
                                                      0.046     1.011                           data_from_ft600_r_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.011                           
                         arrival time                           1.052                           
  -------------------------------------------------------------------
                         slack                                  0.041                           

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 output_memory/output_ram_rd_addr_reg[9]/C
                            (falling edge-triggered cell FDCE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            output_memory/output_ram_rd_addr_reg[10]/D
                            (falling edge-triggered cell FDCE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ftdi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ftdi_clk fall@5.000ns - ftdi_clk fall@5.000ns)
  Data Path Delay:        0.097ns  (logic 0.060ns (62.059%)  route 0.037ns (37.942%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.292ns = ( 6.292 - 5.000 ) 
    Source Clock Delay      (SCD):    0.977ns = ( 5.977 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.309ns
  Clock Net Delay (Source):      0.622ns (routing 0.096ns, distribution 0.526ns)
  Clock Net Delay (Destination): 0.711ns (routing 0.108ns, distribution 0.603ns)

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock ftdi_clk fall edge)
                                                      5.000     5.000 f                       
    E13                                               0.000     5.000 f                       ftdi_clk_i (IN)
                         net (fo=0)                   0.000     5.000                         ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.187     5.187 f                       ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.187                         ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.187 f                       ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.151     5.338                         ftdi_clk_i_IBUF
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     5.355 f                       ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=272, routed)         0.622     5.977                         output_memory/CLK
    SLICE_X16Y169        FDCE                                         r  pblock_1             output_memory/output_ram_rd_addr_reg[9]/C  (IS_INVERTED)
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X16Y169        FDCE (Prop_BFF_SLICEM_C_Q)
                                                      0.038     6.015 r  pblock_1             output_memory/output_ram_rd_addr_reg[9]/Q
                         net (fo=6, routed)           0.029     6.043                         output_memory/output_ram_rd_addr_reg_n_0_[9]
    SLICE_X16Y169        LUT5 (Prop_B5LUT_SLICEM_I0_O)
                                                      0.022     6.065 r  pblock_1             output_memory/output_ram_rd_addr[10]_i_1/O
                         net (fo=1, routed)           0.008     6.073                         output_memory/output_ram_rd_addr[10]_i_1_n_0
    SLICE_X16Y169        FDCE                                         r  pblock_1             output_memory/output_ram_rd_addr_reg[10]/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock ftdi_clk fall edge)
                                                      5.000     5.000 f                       
    E13                                               0.000     5.000 f                       ftdi_clk_i (IN)
                         net (fo=0)                   0.000     5.000                         ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.372     5.372 f                       ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.372                         ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.372 f                       ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.189     5.561                         ftdi_clk_i_IBUF
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.580 f                       ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=272, routed)         0.711     6.292                         output_memory/CLK
    SLICE_X16Y169        FDCE                                         r  pblock_1             output_memory/output_ram_rd_addr_reg[10]/C  (IS_INVERTED)
                         clock pessimism             -0.309     5.983                           
    SLICE_X16Y169        FDCE (Hold_BFF2_SLICEM_C_D)
                                                      0.047     6.030    pblock_1               output_memory/output_ram_rd_addr_reg[10]
  -------------------------------------------------------------------
                         required time                         -6.030                           
                         arrival time                           6.073                           
  -------------------------------------------------------------------
                         slack                                  0.044                           

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 data_from_ft600_r_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            input_memory_fifo/pixel_hold_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DINADIN[0]
                            (rising edge-triggered cell RAMB36E2 clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ftdi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ftdi_clk rise@0.000ns - ftdi_clk rise@0.000ns)
  Data Path Delay:        0.163ns  (logic 0.039ns (23.972%)  route 0.124ns (76.028%))
  Logic Levels:           0  
  Clock Path Skew:        0.123ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.331ns
    Source Clock Delay      (SCD):    0.943ns
    Clock Pessimism Removal (CPR):    0.265ns
  Clock Net Delay (Source):      0.588ns (routing 0.096ns, distribution 0.492ns)
  Clock Net Delay (Destination): 0.751ns (routing 0.108ns, distribution 0.643ns)

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r                       
    E13                                               0.000     0.000 r                       ftdi_clk_i (IN)
                         net (fo=0)                   0.000     0.000                         ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.187     0.187 r                       ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.187                         ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.187 r                       ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.151     0.338                         ftdi_clk_i_IBUF
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.355 r                       ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=272, routed)         0.588     0.943                         ftdi_clk_i_IBUF_BUFG
    SLICE_X2Y142         FDRE                                         r                       data_from_ft600_r_reg[9]/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X2Y142         FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.039     0.982 r                       data_from_ft600_r_reg[9]/Q
                         net (fo=2, routed)           0.124     1.105                         input_memory_fifo/pixel_hold_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/dina[0]
    RAMB36_X0Y29         RAMB36E2                                     r  pblock_1             input_memory_fifo/pixel_hold_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DINADIN[0]
  -------------------------------------------------------------------    ----------------------------------------

                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r                       
    E13                                               0.000     0.000 r                       ftdi_clk_i (IN)
                         net (fo=0)                   0.000     0.000                         ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.372     0.372 r                       ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.372                         ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.372 r                       ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.189     0.561                         ftdi_clk_i_IBUF
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.580 r                       ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=272, routed)         0.751     1.331                         input_memory_fifo/pixel_hold_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y29         RAMB36E2                                     r  pblock_1             input_memory_fifo/pixel_hold_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.265     1.066                           
    RAMB36_X0Y29         RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKARDCLK_DINADIN[0])
                                                     -0.005     1.061    pblock_1               input_memory_fifo/pixel_hold_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.061                           
                         arrival time                           1.105                           
  -------------------------------------------------------------------
                         slack                                  0.044                           

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 input_memory_fifo/hold_mem_wr_addr_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            input_memory_fifo/hold_mem_wr_addr_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ftdi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ftdi_clk rise@0.000ns - ftdi_clk rise@0.000ns)
  Data Path Delay:        0.098ns  (logic 0.054ns (55.367%)  route 0.044ns (44.633%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.255ns
    Source Clock Delay      (SCD):    0.945ns
    Clock Pessimism Removal (CPR):    0.304ns
  Clock Net Delay (Source):      0.590ns (routing 0.096ns, distribution 0.494ns)
  Clock Net Delay (Destination): 0.675ns (routing 0.108ns, distribution 0.567ns)

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r                       
    E13                                               0.000     0.000 r                       ftdi_clk_i (IN)
                         net (fo=0)                   0.000     0.000                         ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.187     0.187 r                       ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.187                         ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.187 r                       ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.151     0.338                         ftdi_clk_i_IBUF
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.355 r                       ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=272, routed)         0.590     0.945                         input_memory_fifo/CLK
    SLICE_X2Y145         FDCE                                         r  pblock_1             input_memory_fifo/hold_mem_wr_addr_reg[4]/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X2Y145         FDCE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     0.984 r  pblock_1             input_memory_fifo/hold_mem_wr_addr_reg[4]/Q
                         net (fo=5, routed)           0.029     1.012                         input_memory_fifo/hold_mem_wr_addr[4]
    SLICE_X2Y145         LUT6 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.015     1.027 r  pblock_1             input_memory_fifo/hold_mem_wr_addr[4]_i_1/O
                         net (fo=1, routed)           0.015     1.042                         input_memory_fifo/hold_mem_wr_addr[4]_i_1_n_0
    SLICE_X2Y145         FDCE                                         r  pblock_1             input_memory_fifo/hold_mem_wr_addr_reg[4]/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r                       
    E13                                               0.000     0.000 r                       ftdi_clk_i (IN)
                         net (fo=0)                   0.000     0.000                         ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.372     0.372 r                       ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.372                         ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.372 r                       ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.189     0.561                         ftdi_clk_i_IBUF
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.580 r                       ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=272, routed)         0.675     1.255                         input_memory_fifo/CLK
    SLICE_X2Y145         FDCE                                         r  pblock_1             input_memory_fifo/hold_mem_wr_addr_reg[4]/C
                         clock pessimism             -0.304     0.951                           
    SLICE_X2Y145         FDCE (Hold_BFF_SLICEL_C_D)
                                                      0.046     0.997    pblock_1               input_memory_fifo/hold_mem_wr_addr_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.997                           
                         arrival time                           1.042                           
  -------------------------------------------------------------------
                         slack                                  0.046                           

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 input_memory_fifo/hold_mem_rd_addr_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            input_memory_fifo/hold_mem_rd_addr_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ftdi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ftdi_clk rise@0.000ns - ftdi_clk rise@0.000ns)
  Data Path Delay:        0.100ns  (logic 0.060ns (59.773%)  route 0.040ns (40.227%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.258ns
    Source Clock Delay      (SCD):    0.947ns
    Clock Pessimism Removal (CPR):    0.305ns
  Clock Net Delay (Source):      0.592ns (routing 0.096ns, distribution 0.496ns)
  Clock Net Delay (Destination): 0.678ns (routing 0.108ns, distribution 0.570ns)

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r                       
    E13                                               0.000     0.000 r                       ftdi_clk_i (IN)
                         net (fo=0)                   0.000     0.000                         ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.187     0.187 r                       ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.187                         ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.187 r                       ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.151     0.338                         ftdi_clk_i_IBUF
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.355 r                       ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=272, routed)         0.592     0.947                         input_memory_fifo/CLK
    SLICE_X1Y145         FDCE                                         r  pblock_1             input_memory_fifo/hold_mem_rd_addr_reg[2]/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X1Y145         FDCE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     0.986 r  pblock_1             input_memory_fifo/hold_mem_rd_addr_reg[2]/Q
                         net (fo=7, routed)           0.034     1.020                         input_memory_fifo/hold_mem_rd_addr_reg_n_0_[2]
    SLICE_X1Y145         LUT5 (Prop_H5LUT_SLICEM_I0_O)
                                                      0.021     1.041 r  pblock_1             input_memory_fifo/hold_mem_rd_addr[3]_i_1/O
                         net (fo=1, routed)           0.006     1.047                         input_memory_fifo/hold_mem_rd_addr[3]_i_1_n_0
    SLICE_X1Y145         FDCE                                         r  pblock_1             input_memory_fifo/hold_mem_rd_addr_reg[3]/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r                       
    E13                                               0.000     0.000 r                       ftdi_clk_i (IN)
                         net (fo=0)                   0.000     0.000                         ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.372     0.372 r                       ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.372                         ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.372 r                       ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.189     0.561                         ftdi_clk_i_IBUF
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.580 r                       ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=272, routed)         0.678     1.258                         input_memory_fifo/CLK
    SLICE_X1Y145         FDCE                                         r  pblock_1             input_memory_fifo/hold_mem_rd_addr_reg[3]/C
                         clock pessimism             -0.305     0.953                           
    SLICE_X1Y145         FDCE (Hold_HFF2_SLICEM_C_D)
                                                      0.047     1.000    pblock_1               input_memory_fifo/hold_mem_rd_addr_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.000                           
                         arrival time                           1.047                           
  -------------------------------------------------------------------
                         slack                                  0.047                           

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 input_memory_fifo/hold_mem_wr_addr_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            input_memory_fifo/hold_mem_wr_addr_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ftdi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ftdi_clk rise@0.000ns - ftdi_clk rise@0.000ns)
  Data Path Delay:        0.100ns  (logic 0.053ns (53.250%)  route 0.047ns (46.750%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.255ns
    Source Clock Delay      (SCD):    0.945ns
    Clock Pessimism Removal (CPR):    0.304ns
  Clock Net Delay (Source):      0.590ns (routing 0.096ns, distribution 0.494ns)
  Clock Net Delay (Destination): 0.675ns (routing 0.108ns, distribution 0.567ns)

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r                       
    E13                                               0.000     0.000 r                       ftdi_clk_i (IN)
                         net (fo=0)                   0.000     0.000                         ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.187     0.187 r                       ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.187                         ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.187 r                       ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.151     0.338                         ftdi_clk_i_IBUF
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.355 r                       ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=272, routed)         0.590     0.945                         input_memory_fifo/CLK
    SLICE_X2Y145         FDCE                                         r  pblock_1             input_memory_fifo/hold_mem_wr_addr_reg[3]/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X2Y145         FDCE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     0.984 r  pblock_1             input_memory_fifo/hold_mem_wr_addr_reg[3]/Q
                         net (fo=6, routed)           0.030     1.013                         input_memory_fifo/hold_mem_wr_addr[3]
    SLICE_X2Y145         LUT5 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.014     1.027 r  pblock_1             input_memory_fifo/hold_mem_wr_addr[3]_i_1/O
                         net (fo=1, routed)           0.017     1.044                         input_memory_fifo/hold_mem_wr_addr[3]_i_1_n_0
    SLICE_X2Y145         FDCE                                         r  pblock_1             input_memory_fifo/hold_mem_wr_addr_reg[3]/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r                       
    E13                                               0.000     0.000 r                       ftdi_clk_i (IN)
                         net (fo=0)                   0.000     0.000                         ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.372     0.372 r                       ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.372                         ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.372 r                       ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.189     0.561                         ftdi_clk_i_IBUF
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.580 r                       ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=272, routed)         0.675     1.255                         input_memory_fifo/CLK
    SLICE_X2Y145         FDCE                                         r  pblock_1             input_memory_fifo/hold_mem_wr_addr_reg[3]/C
                         clock pessimism             -0.304     0.951                           
    SLICE_X2Y145         FDCE (Hold_CFF_SLICEL_C_D)
                                                      0.046     0.997    pblock_1               input_memory_fifo/hold_mem_wr_addr_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.997                           
                         arrival time                           1.044                           
  -------------------------------------------------------------------
                         slack                                  0.048                           





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ftdi_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ftdi_clk_i }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.355         10.000      8.645      RAMB36_X0Y28  input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.355         10.000      8.645      RAMB36_X0Y27  input_memory_fifo/pixel_hold_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.355         10.000      8.645      RAMB36_X0Y27  input_memory_fifo/pixel_hold_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.355         10.000      8.645      RAMB36_X0Y29  input_memory_fifo/pixel_hold_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.355         10.000      8.645      RAMB36_X0Y29  input_memory_fifo/pixel_hold_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.355         10.000      8.645      RAMB36_X1Y33  output_memory/output_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.355         10.000      8.645      RAMB36_X1Y34  output_memory/output_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.355         10.000      8.645      RAMB36_X2Y33  output_memory/output_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.355         10.000      8.645      RAMB36_X1Y36  output_memory/output_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram/CLKARDCLK
Min Period        n/a     BUFGCE/I            n/a            1.290         10.000      8.710      BUFGCE_X0Y62  ftdi_clk_i_IBUF_BUFG_inst/I
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a            0.542         5.000       4.458      RAMB36_X0Y28  input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK  n/a            0.542         5.000       4.458      RAMB36_X0Y28  input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a            0.542         5.000       4.458      RAMB36_X0Y27  input_memory_fifo/pixel_hold_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK  n/a            0.542         5.000       4.458      RAMB36_X0Y27  input_memory_fifo/pixel_hold_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         5.000       4.458      RAMB36_X0Y27  input_memory_fifo/pixel_hold_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Low Pulse Width   Fast    RAMB36E2/CLKBWRCLK  n/a            0.542         5.000       4.458      RAMB36_X0Y27  input_memory_fifo/pixel_hold_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a            0.542         5.000       4.458      RAMB36_X0Y29  input_memory_fifo/pixel_hold_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK  n/a            0.542         5.000       4.458      RAMB36_X0Y29  input_memory_fifo/pixel_hold_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         5.000       4.458      RAMB36_X0Y29  input_memory_fifo/pixel_hold_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Low Pulse Width   Fast    RAMB36E2/CLKBWRCLK  n/a            0.542         5.000       4.458      RAMB36_X0Y29  input_memory_fifo/pixel_hold_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.542         5.000       4.458      RAMB36_X0Y28  input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
High Pulse Width  Fast    RAMB36E2/CLKARDCLK  n/a            0.542         5.000       4.458      RAMB36_X0Y28  input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.542         5.000       4.458      RAMB36_X0Y27  input_memory_fifo/pixel_hold_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
High Pulse Width  Fast    RAMB36E2/CLKARDCLK  n/a            0.542         5.000       4.458      RAMB36_X0Y27  input_memory_fifo/pixel_hold_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         5.000       4.458      RAMB36_X0Y27  input_memory_fifo/pixel_hold_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
High Pulse Width  Fast    RAMB36E2/CLKBWRCLK  n/a            0.542         5.000       4.458      RAMB36_X0Y27  input_memory_fifo/pixel_hold_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.542         5.000       4.458      RAMB36_X0Y29  input_memory_fifo/pixel_hold_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
High Pulse Width  Fast    RAMB36E2/CLKARDCLK  n/a            0.542         5.000       4.458      RAMB36_X0Y29  input_memory_fifo/pixel_hold_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         5.000       4.458      RAMB36_X0Y29  input_memory_fifo/pixel_hold_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
High Pulse Width  Fast    RAMB36E2/CLKBWRCLK  n/a            0.542         5.000       4.458      RAMB36_X0Y29  input_memory_fifo/pixel_hold_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK



---------------------------------------------------------------------------------------------------
From Clock:  sysclk_p
  To Clock:  sysclk_p

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sysclk_p
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { sysclk_p }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location   Pin
Min Period        n/a     MMCME4_ADV/CLKIN1  n/a            1.071         5.000       3.929      MMCM_X0Y3  clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKIN1
Max Period        n/a     MMCME4_ADV/CLKIN1  n/a            100.000       5.000       95.000     MMCM_X0Y3  clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME4_ADV/CLKIN1  n/a            1.750         2.500       0.750      MMCM_X0Y3  clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME4_ADV/CLKIN1  n/a            1.750         2.500       0.750      MMCM_X0Y3  clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME4_ADV/CLKIN1  n/a            1.750         2.500       0.750      MMCM_X0Y3  clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME4_ADV/CLKIN1  n/a            1.750         2.500       0.750      MMCM_X0Y3  clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_sys_clk_mmcm
  To Clock:  clk_out1_sys_clk_mmcm

Setup :            0  Failing Endpoints,  Worst Slack        1.723ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.011ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.958ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.723ns  (required time - arrival time)
  Source:                 lossy_comp_core/core_0/pixel_transpose/FSM_onehot_wr_state_r_reg[2]_rep__3/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            lossy_comp_core/core_0/pixel_transpose/pixel_bank_1_reg[507]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_sys_clk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_sys_clk_mmcm rise@5.000ns - clk_out1_sys_clk_mmcm rise@0.000ns)
  Data Path Delay:        3.040ns  (logic 0.180ns (5.922%)  route 2.860ns (94.078%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.879ns = ( 7.879 - 5.000 ) 
    Source Clock Delay      (SCD):    2.540ns
    Clock Pessimism Removal (CPR):    -0.462ns
  Clock Uncertainty:      0.054ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.081ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.222ns (routing 0.170ns, distribution 1.052ns)
  Clock Net Delay (Destination): 1.031ns (routing 0.155ns, distribution 0.876ns)

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r                       
    D19                                               0.000     0.000 r                       sysclk_p (IN)
                         net (fo=0)                   0.100     0.100                         clocking_gen.sys_clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788                         clocking_gen.sys_clk/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.172                         clocking_gen.sys_clk/inst/clk_in1_sys_clk_mmcm
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.045 r  pblock_1             clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.290                         clocking_gen.sys_clk/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.318 r  pblock_1             clocking_gen.sys_clk/inst/clkout1_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=13652, routed)       1.222     2.540                         lossy_comp_core/core_0/pixel_transpose/clk_out1
    SLICE_X5Y174         FDCE                                         r  pblock_1             lossy_comp_core/core_0/pixel_transpose/FSM_onehot_wr_state_r_reg[2]_rep__3/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X5Y174         FDCE (Prop_CFF2_SLICEM_C_Q)
                                                      0.077     2.617 r  pblock_1             lossy_comp_core/core_0/pixel_transpose/FSM_onehot_wr_state_r_reg[2]_rep__3/Q
                         net (fo=100, routed)         0.467     3.084                         lossy_comp_core/core_0/pixel_transpose/FSM_onehot_wr_state_r_reg[2]_rep__3_n_0
    SLICE_X5Y175         LUT3 (Prop_B5LUT_SLICEM_I1_O)
                                                      0.103     3.187 r  pblock_1             lossy_comp_core/core_0/pixel_transpose/pixel_bank_1[575]_i_1/O
                         net (fo=576, routed)         2.392     5.579                         lossy_comp_core/core_0/pixel_transpose/pixel_bank_1
    SLICE_X9Y150         FDCE                                         r  pblock_1             lossy_comp_core/core_0/pixel_transpose/pixel_bank_1_reg[507]/CE
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      5.000     5.000 r                       
    D19                                               0.000     5.000 r                       sysclk_p (IN)
                         net (fo=0)                   0.079     5.079                         clocking_gen.sys_clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     5.607 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     5.647                         clocking_gen.sys_clk/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.647 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     5.980                         clocking_gen.sys_clk/inst/clk_in1_sys_clk_mmcm
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     6.610 r  pblock_1             clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     6.825                         clocking_gen.sys_clk/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     6.849 r  pblock_1             clocking_gen.sys_clk/inst/clkout1_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=13652, routed)       1.031     7.879                         lossy_comp_core/core_0/pixel_transpose/clk_out1
    SLICE_X9Y150         FDCE                                         r  pblock_1             lossy_comp_core/core_0/pixel_transpose/pixel_bank_1_reg[507]/C
                         clock pessimism             -0.462     7.417                           
                         clock uncertainty           -0.054     7.363                           
    SLICE_X9Y150         FDCE (Setup_HFF_SLICEM_C_CE)
                                                     -0.061     7.302    pblock_1               lossy_comp_core/core_0/pixel_transpose/pixel_bank_1_reg[507]
  -------------------------------------------------------------------
                         required time                          7.302                           
                         arrival time                          -5.579                           
  -------------------------------------------------------------------
                         slack                                  1.723                           

Slack (MET) :             1.723ns  (required time - arrival time)
  Source:                 lossy_comp_core/core_0/pixel_transpose/FSM_onehot_wr_state_r_reg[2]_rep__3/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            lossy_comp_core/core_0/pixel_transpose/pixel_bank_1_reg[516]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_sys_clk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_sys_clk_mmcm rise@5.000ns - clk_out1_sys_clk_mmcm rise@0.000ns)
  Data Path Delay:        3.040ns  (logic 0.180ns (5.922%)  route 2.860ns (94.078%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.879ns = ( 7.879 - 5.000 ) 
    Source Clock Delay      (SCD):    2.540ns
    Clock Pessimism Removal (CPR):    -0.462ns
  Clock Uncertainty:      0.054ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.081ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.222ns (routing 0.170ns, distribution 1.052ns)
  Clock Net Delay (Destination): 1.031ns (routing 0.155ns, distribution 0.876ns)

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r                       
    D19                                               0.000     0.000 r                       sysclk_p (IN)
                         net (fo=0)                   0.100     0.100                         clocking_gen.sys_clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788                         clocking_gen.sys_clk/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.172                         clocking_gen.sys_clk/inst/clk_in1_sys_clk_mmcm
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.045 r  pblock_1             clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.290                         clocking_gen.sys_clk/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.318 r  pblock_1             clocking_gen.sys_clk/inst/clkout1_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=13652, routed)       1.222     2.540                         lossy_comp_core/core_0/pixel_transpose/clk_out1
    SLICE_X5Y174         FDCE                                         r  pblock_1             lossy_comp_core/core_0/pixel_transpose/FSM_onehot_wr_state_r_reg[2]_rep__3/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X5Y174         FDCE (Prop_CFF2_SLICEM_C_Q)
                                                      0.077     2.617 r  pblock_1             lossy_comp_core/core_0/pixel_transpose/FSM_onehot_wr_state_r_reg[2]_rep__3/Q
                         net (fo=100, routed)         0.467     3.084                         lossy_comp_core/core_0/pixel_transpose/FSM_onehot_wr_state_r_reg[2]_rep__3_n_0
    SLICE_X5Y175         LUT3 (Prop_B5LUT_SLICEM_I1_O)
                                                      0.103     3.187 r  pblock_1             lossy_comp_core/core_0/pixel_transpose/pixel_bank_1[575]_i_1/O
                         net (fo=576, routed)         2.392     5.579                         lossy_comp_core/core_0/pixel_transpose/pixel_bank_1
    SLICE_X9Y150         FDCE                                         r  pblock_1             lossy_comp_core/core_0/pixel_transpose/pixel_bank_1_reg[516]/CE
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      5.000     5.000 r                       
    D19                                               0.000     5.000 r                       sysclk_p (IN)
                         net (fo=0)                   0.079     5.079                         clocking_gen.sys_clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     5.607 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     5.647                         clocking_gen.sys_clk/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.647 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     5.980                         clocking_gen.sys_clk/inst/clk_in1_sys_clk_mmcm
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     6.610 r  pblock_1             clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     6.825                         clocking_gen.sys_clk/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     6.849 r  pblock_1             clocking_gen.sys_clk/inst/clkout1_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=13652, routed)       1.031     7.879                         lossy_comp_core/core_0/pixel_transpose/clk_out1
    SLICE_X9Y150         FDCE                                         r  pblock_1             lossy_comp_core/core_0/pixel_transpose/pixel_bank_1_reg[516]/C
                         clock pessimism             -0.462     7.417                           
                         clock uncertainty           -0.054     7.363                           
    SLICE_X9Y150         FDCE (Setup_GFF_SLICEM_C_CE)
                                                     -0.061     7.302    pblock_1               lossy_comp_core/core_0/pixel_transpose/pixel_bank_1_reg[516]
  -------------------------------------------------------------------
                         required time                          7.302                           
                         arrival time                          -5.579                           
  -------------------------------------------------------------------
                         slack                                  1.723                           

Slack (MET) :             1.810ns  (required time - arrival time)
  Source:                 lossy_comp_core/core_0/pixel_transpose/FSM_onehot_wr_state_r_reg[2]_rep__3/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            lossy_comp_core/core_0/pixel_transpose/pixel_bank_1_reg[120]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_sys_clk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_sys_clk_mmcm rise@5.000ns - clk_out1_sys_clk_mmcm rise@0.000ns)
  Data Path Delay:        2.969ns  (logic 0.180ns (6.062%)  route 2.789ns (93.938%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.895ns = ( 7.895 - 5.000 ) 
    Source Clock Delay      (SCD):    2.540ns
    Clock Pessimism Removal (CPR):    -0.462ns
  Clock Uncertainty:      0.054ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.081ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.222ns (routing 0.170ns, distribution 1.052ns)
  Clock Net Delay (Destination): 1.047ns (routing 0.155ns, distribution 0.892ns)

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r                       
    D19                                               0.000     0.000 r                       sysclk_p (IN)
                         net (fo=0)                   0.100     0.100                         clocking_gen.sys_clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788                         clocking_gen.sys_clk/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.172                         clocking_gen.sys_clk/inst/clk_in1_sys_clk_mmcm
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.045 r  pblock_1             clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.290                         clocking_gen.sys_clk/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.318 r  pblock_1             clocking_gen.sys_clk/inst/clkout1_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=13652, routed)       1.222     2.540                         lossy_comp_core/core_0/pixel_transpose/clk_out1
    SLICE_X5Y174         FDCE                                         r  pblock_1             lossy_comp_core/core_0/pixel_transpose/FSM_onehot_wr_state_r_reg[2]_rep__3/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X5Y174         FDCE (Prop_CFF2_SLICEM_C_Q)
                                                      0.077     2.617 r  pblock_1             lossy_comp_core/core_0/pixel_transpose/FSM_onehot_wr_state_r_reg[2]_rep__3/Q
                         net (fo=100, routed)         0.467     3.084                         lossy_comp_core/core_0/pixel_transpose/FSM_onehot_wr_state_r_reg[2]_rep__3_n_0
    SLICE_X5Y175         LUT3 (Prop_B5LUT_SLICEM_I1_O)
                                                      0.103     3.187 r  pblock_1             lossy_comp_core/core_0/pixel_transpose/pixel_bank_1[575]_i_1/O
                         net (fo=576, routed)         2.322     5.509                         lossy_comp_core/core_0/pixel_transpose/pixel_bank_1
    SLICE_X12Y150        FDCE                                         r  pblock_1             lossy_comp_core/core_0/pixel_transpose/pixel_bank_1_reg[120]/CE
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      5.000     5.000 r                       
    D19                                               0.000     5.000 r                       sysclk_p (IN)
                         net (fo=0)                   0.079     5.079                         clocking_gen.sys_clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     5.607 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     5.647                         clocking_gen.sys_clk/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.647 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     5.980                         clocking_gen.sys_clk/inst/clk_in1_sys_clk_mmcm
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     6.610 r  pblock_1             clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     6.825                         clocking_gen.sys_clk/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     6.849 r  pblock_1             clocking_gen.sys_clk/inst/clkout1_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=13652, routed)       1.047     7.895                         lossy_comp_core/core_0/pixel_transpose/clk_out1
    SLICE_X12Y150        FDCE                                         r  pblock_1             lossy_comp_core/core_0/pixel_transpose/pixel_bank_1_reg[120]/C
                         clock pessimism             -0.462     7.433                           
                         clock uncertainty           -0.054     7.379                           
    SLICE_X12Y150        FDCE (Setup_HFF_SLICEM_C_CE)
                                                     -0.061     7.318    pblock_1               lossy_comp_core/core_0/pixel_transpose/pixel_bank_1_reg[120]
  -------------------------------------------------------------------
                         required time                          7.318                           
                         arrival time                          -5.509                           
  -------------------------------------------------------------------
                         slack                                  1.810                           

Slack (MET) :             1.810ns  (required time - arrival time)
  Source:                 lossy_comp_core/core_0/pixel_transpose/FSM_onehot_wr_state_r_reg[2]_rep__3/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            lossy_comp_core/core_0/pixel_transpose/pixel_bank_1_reg[192]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_sys_clk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_sys_clk_mmcm rise@5.000ns - clk_out1_sys_clk_mmcm rise@0.000ns)
  Data Path Delay:        2.969ns  (logic 0.180ns (6.062%)  route 2.789ns (93.938%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.895ns = ( 7.895 - 5.000 ) 
    Source Clock Delay      (SCD):    2.540ns
    Clock Pessimism Removal (CPR):    -0.462ns
  Clock Uncertainty:      0.054ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.081ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.222ns (routing 0.170ns, distribution 1.052ns)
  Clock Net Delay (Destination): 1.047ns (routing 0.155ns, distribution 0.892ns)

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r                       
    D19                                               0.000     0.000 r                       sysclk_p (IN)
                         net (fo=0)                   0.100     0.100                         clocking_gen.sys_clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788                         clocking_gen.sys_clk/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.172                         clocking_gen.sys_clk/inst/clk_in1_sys_clk_mmcm
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.045 r  pblock_1             clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.290                         clocking_gen.sys_clk/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.318 r  pblock_1             clocking_gen.sys_clk/inst/clkout1_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=13652, routed)       1.222     2.540                         lossy_comp_core/core_0/pixel_transpose/clk_out1
    SLICE_X5Y174         FDCE                                         r  pblock_1             lossy_comp_core/core_0/pixel_transpose/FSM_onehot_wr_state_r_reg[2]_rep__3/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X5Y174         FDCE (Prop_CFF2_SLICEM_C_Q)
                                                      0.077     2.617 r  pblock_1             lossy_comp_core/core_0/pixel_transpose/FSM_onehot_wr_state_r_reg[2]_rep__3/Q
                         net (fo=100, routed)         0.467     3.084                         lossy_comp_core/core_0/pixel_transpose/FSM_onehot_wr_state_r_reg[2]_rep__3_n_0
    SLICE_X5Y175         LUT3 (Prop_B5LUT_SLICEM_I1_O)
                                                      0.103     3.187 r  pblock_1             lossy_comp_core/core_0/pixel_transpose/pixel_bank_1[575]_i_1/O
                         net (fo=576, routed)         2.322     5.509                         lossy_comp_core/core_0/pixel_transpose/pixel_bank_1
    SLICE_X12Y150        FDCE                                         r  pblock_1             lossy_comp_core/core_0/pixel_transpose/pixel_bank_1_reg[192]/CE
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      5.000     5.000 r                       
    D19                                               0.000     5.000 r                       sysclk_p (IN)
                         net (fo=0)                   0.079     5.079                         clocking_gen.sys_clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     5.607 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     5.647                         clocking_gen.sys_clk/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.647 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     5.980                         clocking_gen.sys_clk/inst/clk_in1_sys_clk_mmcm
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     6.610 r  pblock_1             clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     6.825                         clocking_gen.sys_clk/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     6.849 r  pblock_1             clocking_gen.sys_clk/inst/clkout1_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=13652, routed)       1.047     7.895                         lossy_comp_core/core_0/pixel_transpose/clk_out1
    SLICE_X12Y150        FDCE                                         r  pblock_1             lossy_comp_core/core_0/pixel_transpose/pixel_bank_1_reg[192]/C
                         clock pessimism             -0.462     7.433                           
                         clock uncertainty           -0.054     7.379                           
    SLICE_X12Y150        FDCE (Setup_GFF_SLICEM_C_CE)
                                                     -0.061     7.318    pblock_1               lossy_comp_core/core_0/pixel_transpose/pixel_bank_1_reg[192]
  -------------------------------------------------------------------
                         required time                          7.318                           
                         arrival time                          -5.509                           
  -------------------------------------------------------------------
                         slack                                  1.810                           

Slack (MET) :             1.815ns  (required time - arrival time)
  Source:                 lossy_comp_core/core_0/pixel_transpose/FSM_onehot_wr_state_r_reg[2]_rep__3/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            lossy_comp_core/core_0/pixel_transpose/pixel_bank_1_reg[300]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_sys_clk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_sys_clk_mmcm rise@5.000ns - clk_out1_sys_clk_mmcm rise@0.000ns)
  Data Path Delay:        2.964ns  (logic 0.180ns (6.072%)  route 2.784ns (93.928%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.894ns = ( 7.894 - 5.000 ) 
    Source Clock Delay      (SCD):    2.540ns
    Clock Pessimism Removal (CPR):    -0.462ns
  Clock Uncertainty:      0.054ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.081ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.222ns (routing 0.170ns, distribution 1.052ns)
  Clock Net Delay (Destination): 1.046ns (routing 0.155ns, distribution 0.891ns)

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r                       
    D19                                               0.000     0.000 r                       sysclk_p (IN)
                         net (fo=0)                   0.100     0.100                         clocking_gen.sys_clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788                         clocking_gen.sys_clk/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.172                         clocking_gen.sys_clk/inst/clk_in1_sys_clk_mmcm
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.045 r  pblock_1             clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.290                         clocking_gen.sys_clk/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.318 r  pblock_1             clocking_gen.sys_clk/inst/clkout1_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=13652, routed)       1.222     2.540                         lossy_comp_core/core_0/pixel_transpose/clk_out1
    SLICE_X5Y174         FDCE                                         r  pblock_1             lossy_comp_core/core_0/pixel_transpose/FSM_onehot_wr_state_r_reg[2]_rep__3/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X5Y174         FDCE (Prop_CFF2_SLICEM_C_Q)
                                                      0.077     2.617 r  pblock_1             lossy_comp_core/core_0/pixel_transpose/FSM_onehot_wr_state_r_reg[2]_rep__3/Q
                         net (fo=100, routed)         0.467     3.084                         lossy_comp_core/core_0/pixel_transpose/FSM_onehot_wr_state_r_reg[2]_rep__3_n_0
    SLICE_X5Y175         LUT3 (Prop_B5LUT_SLICEM_I1_O)
                                                      0.103     3.187 r  pblock_1             lossy_comp_core/core_0/pixel_transpose/pixel_bank_1[575]_i_1/O
                         net (fo=576, routed)         2.317     5.504                         lossy_comp_core/core_0/pixel_transpose/pixel_bank_1
    SLICE_X13Y150        FDCE                                         r  pblock_1             lossy_comp_core/core_0/pixel_transpose/pixel_bank_1_reg[300]/CE
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      5.000     5.000 r                       
    D19                                               0.000     5.000 r                       sysclk_p (IN)
                         net (fo=0)                   0.079     5.079                         clocking_gen.sys_clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     5.607 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     5.647                         clocking_gen.sys_clk/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.647 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     5.980                         clocking_gen.sys_clk/inst/clk_in1_sys_clk_mmcm
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     6.610 r  pblock_1             clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     6.825                         clocking_gen.sys_clk/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     6.849 r  pblock_1             clocking_gen.sys_clk/inst/clkout1_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=13652, routed)       1.046     7.894                         lossy_comp_core/core_0/pixel_transpose/clk_out1
    SLICE_X13Y150        FDCE                                         r  pblock_1             lossy_comp_core/core_0/pixel_transpose/pixel_bank_1_reg[300]/C
                         clock pessimism             -0.462     7.432                           
                         clock uncertainty           -0.054     7.378                           
    SLICE_X13Y150        FDCE (Setup_HFF_SLICEL_C_CE)
                                                     -0.060     7.318    pblock_1               lossy_comp_core/core_0/pixel_transpose/pixel_bank_1_reg[300]
  -------------------------------------------------------------------
                         required time                          7.318                           
                         arrival time                          -5.504                           
  -------------------------------------------------------------------
                         slack                                  1.815                           

Slack (MET) :             1.815ns  (required time - arrival time)
  Source:                 lossy_comp_core/core_0/pixel_transpose/FSM_onehot_wr_state_r_reg[2]_rep__3/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            lossy_comp_core/core_0/pixel_transpose/pixel_bank_1_reg[372]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_sys_clk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_sys_clk_mmcm rise@5.000ns - clk_out1_sys_clk_mmcm rise@0.000ns)
  Data Path Delay:        2.964ns  (logic 0.180ns (6.072%)  route 2.784ns (93.928%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.894ns = ( 7.894 - 5.000 ) 
    Source Clock Delay      (SCD):    2.540ns
    Clock Pessimism Removal (CPR):    -0.462ns
  Clock Uncertainty:      0.054ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.081ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.222ns (routing 0.170ns, distribution 1.052ns)
  Clock Net Delay (Destination): 1.046ns (routing 0.155ns, distribution 0.891ns)

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r                       
    D19                                               0.000     0.000 r                       sysclk_p (IN)
                         net (fo=0)                   0.100     0.100                         clocking_gen.sys_clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788                         clocking_gen.sys_clk/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.172                         clocking_gen.sys_clk/inst/clk_in1_sys_clk_mmcm
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.045 r  pblock_1             clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.290                         clocking_gen.sys_clk/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.318 r  pblock_1             clocking_gen.sys_clk/inst/clkout1_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=13652, routed)       1.222     2.540                         lossy_comp_core/core_0/pixel_transpose/clk_out1
    SLICE_X5Y174         FDCE                                         r  pblock_1             lossy_comp_core/core_0/pixel_transpose/FSM_onehot_wr_state_r_reg[2]_rep__3/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X5Y174         FDCE (Prop_CFF2_SLICEM_C_Q)
                                                      0.077     2.617 r  pblock_1             lossy_comp_core/core_0/pixel_transpose/FSM_onehot_wr_state_r_reg[2]_rep__3/Q
                         net (fo=100, routed)         0.467     3.084                         lossy_comp_core/core_0/pixel_transpose/FSM_onehot_wr_state_r_reg[2]_rep__3_n_0
    SLICE_X5Y175         LUT3 (Prop_B5LUT_SLICEM_I1_O)
                                                      0.103     3.187 r  pblock_1             lossy_comp_core/core_0/pixel_transpose/pixel_bank_1[575]_i_1/O
                         net (fo=576, routed)         2.317     5.504                         lossy_comp_core/core_0/pixel_transpose/pixel_bank_1
    SLICE_X13Y150        FDCE                                         r  pblock_1             lossy_comp_core/core_0/pixel_transpose/pixel_bank_1_reg[372]/CE
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      5.000     5.000 r                       
    D19                                               0.000     5.000 r                       sysclk_p (IN)
                         net (fo=0)                   0.079     5.079                         clocking_gen.sys_clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     5.607 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     5.647                         clocking_gen.sys_clk/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.647 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     5.980                         clocking_gen.sys_clk/inst/clk_in1_sys_clk_mmcm
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     6.610 r  pblock_1             clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     6.825                         clocking_gen.sys_clk/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     6.849 r  pblock_1             clocking_gen.sys_clk/inst/clkout1_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=13652, routed)       1.046     7.894                         lossy_comp_core/core_0/pixel_transpose/clk_out1
    SLICE_X13Y150        FDCE                                         r  pblock_1             lossy_comp_core/core_0/pixel_transpose/pixel_bank_1_reg[372]/C
                         clock pessimism             -0.462     7.432                           
                         clock uncertainty           -0.054     7.378                           
    SLICE_X13Y150        FDCE (Setup_GFF_SLICEL_C_CE)
                                                     -0.060     7.318    pblock_1               lossy_comp_core/core_0/pixel_transpose/pixel_bank_1_reg[372]
  -------------------------------------------------------------------
                         required time                          7.318                           
                         arrival time                          -5.504                           
  -------------------------------------------------------------------
                         slack                                  1.815                           

Slack (MET) :             1.888ns  (required time - arrival time)
  Source:                 lossy_comp_core/core_0/pixel_transpose/FSM_onehot_wr_state_r_reg[2]_rep__3/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            lossy_comp_core/core_0/pixel_transpose/pixel_bank_1_reg[138]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_sys_clk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_sys_clk_mmcm rise@5.000ns - clk_out1_sys_clk_mmcm rise@0.000ns)
  Data Path Delay:        2.893ns  (logic 0.180ns (6.222%)  route 2.713ns (93.778%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.897ns = ( 7.897 - 5.000 ) 
    Source Clock Delay      (SCD):    2.540ns
    Clock Pessimism Removal (CPR):    -0.462ns
  Clock Uncertainty:      0.054ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.081ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.222ns (routing 0.170ns, distribution 1.052ns)
  Clock Net Delay (Destination): 1.049ns (routing 0.155ns, distribution 0.894ns)

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r                       
    D19                                               0.000     0.000 r                       sysclk_p (IN)
                         net (fo=0)                   0.100     0.100                         clocking_gen.sys_clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788                         clocking_gen.sys_clk/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.172                         clocking_gen.sys_clk/inst/clk_in1_sys_clk_mmcm
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.045 r  pblock_1             clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.290                         clocking_gen.sys_clk/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.318 r  pblock_1             clocking_gen.sys_clk/inst/clkout1_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=13652, routed)       1.222     2.540                         lossy_comp_core/core_0/pixel_transpose/clk_out1
    SLICE_X5Y174         FDCE                                         r  pblock_1             lossy_comp_core/core_0/pixel_transpose/FSM_onehot_wr_state_r_reg[2]_rep__3/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X5Y174         FDCE (Prop_CFF2_SLICEM_C_Q)
                                                      0.077     2.617 r  pblock_1             lossy_comp_core/core_0/pixel_transpose/FSM_onehot_wr_state_r_reg[2]_rep__3/Q
                         net (fo=100, routed)         0.467     3.084                         lossy_comp_core/core_0/pixel_transpose/FSM_onehot_wr_state_r_reg[2]_rep__3_n_0
    SLICE_X5Y175         LUT3 (Prop_B5LUT_SLICEM_I1_O)
                                                      0.103     3.187 r  pblock_1             lossy_comp_core/core_0/pixel_transpose/pixel_bank_1[575]_i_1/O
                         net (fo=576, routed)         2.246     5.432                         lossy_comp_core/core_0/pixel_transpose/pixel_bank_1
    SLICE_X12Y152        FDCE                                         r  pblock_1             lossy_comp_core/core_0/pixel_transpose/pixel_bank_1_reg[138]/CE
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      5.000     5.000 r                       
    D19                                               0.000     5.000 r                       sysclk_p (IN)
                         net (fo=0)                   0.079     5.079                         clocking_gen.sys_clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     5.607 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     5.647                         clocking_gen.sys_clk/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.647 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     5.980                         clocking_gen.sys_clk/inst/clk_in1_sys_clk_mmcm
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     6.610 r  pblock_1             clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     6.825                         clocking_gen.sys_clk/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     6.849 r  pblock_1             clocking_gen.sys_clk/inst/clkout1_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=13652, routed)       1.049     7.897                         lossy_comp_core/core_0/pixel_transpose/clk_out1
    SLICE_X12Y152        FDCE                                         r  pblock_1             lossy_comp_core/core_0/pixel_transpose/pixel_bank_1_reg[138]/C
                         clock pessimism             -0.462     7.435                           
                         clock uncertainty           -0.054     7.381                           
    SLICE_X12Y152        FDCE (Setup_HFF_SLICEM_C_CE)
                                                     -0.061     7.320    pblock_1               lossy_comp_core/core_0/pixel_transpose/pixel_bank_1_reg[138]
  -------------------------------------------------------------------
                         required time                          7.320                           
                         arrival time                          -5.432                           
  -------------------------------------------------------------------
                         slack                                  1.888                           

Slack (MET) :             1.950ns  (required time - arrival time)
  Source:                 lossy_comp_core/core_0/pixel_transpose/FSM_onehot_wr_state_r_reg[2]_rep__3/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            lossy_comp_core/core_0/pixel_transpose/pixel_bank_1_reg[21]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_sys_clk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_sys_clk_mmcm rise@5.000ns - clk_out1_sys_clk_mmcm rise@0.000ns)
  Data Path Delay:        2.834ns  (logic 0.180ns (6.352%)  route 2.654ns (93.648%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.899ns = ( 7.899 - 5.000 ) 
    Source Clock Delay      (SCD):    2.540ns
    Clock Pessimism Removal (CPR):    -0.462ns
  Clock Uncertainty:      0.054ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.081ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.222ns (routing 0.170ns, distribution 1.052ns)
  Clock Net Delay (Destination): 1.051ns (routing 0.155ns, distribution 0.896ns)

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r                       
    D19                                               0.000     0.000 r                       sysclk_p (IN)
                         net (fo=0)                   0.100     0.100                         clocking_gen.sys_clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788                         clocking_gen.sys_clk/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.172                         clocking_gen.sys_clk/inst/clk_in1_sys_clk_mmcm
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.045 r  pblock_1             clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.290                         clocking_gen.sys_clk/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.318 r  pblock_1             clocking_gen.sys_clk/inst/clkout1_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=13652, routed)       1.222     2.540                         lossy_comp_core/core_0/pixel_transpose/clk_out1
    SLICE_X5Y174         FDCE                                         r  pblock_1             lossy_comp_core/core_0/pixel_transpose/FSM_onehot_wr_state_r_reg[2]_rep__3/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X5Y174         FDCE (Prop_CFF2_SLICEM_C_Q)
                                                      0.077     2.617 r  pblock_1             lossy_comp_core/core_0/pixel_transpose/FSM_onehot_wr_state_r_reg[2]_rep__3/Q
                         net (fo=100, routed)         0.467     3.084                         lossy_comp_core/core_0/pixel_transpose/FSM_onehot_wr_state_r_reg[2]_rep__3_n_0
    SLICE_X5Y175         LUT3 (Prop_B5LUT_SLICEM_I1_O)
                                                      0.103     3.187 r  pblock_1             lossy_comp_core/core_0/pixel_transpose/pixel_bank_1[575]_i_1/O
                         net (fo=576, routed)         2.186     5.373                         lossy_comp_core/core_0/pixel_transpose/pixel_bank_1
    SLICE_X13Y154        FDCE                                         r  pblock_1             lossy_comp_core/core_0/pixel_transpose/pixel_bank_1_reg[21]/CE
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      5.000     5.000 r                       
    D19                                               0.000     5.000 r                       sysclk_p (IN)
                         net (fo=0)                   0.079     5.079                         clocking_gen.sys_clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     5.607 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     5.647                         clocking_gen.sys_clk/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.647 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     5.980                         clocking_gen.sys_clk/inst/clk_in1_sys_clk_mmcm
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     6.610 r  pblock_1             clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     6.825                         clocking_gen.sys_clk/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     6.849 r  pblock_1             clocking_gen.sys_clk/inst/clkout1_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=13652, routed)       1.051     7.899                         lossy_comp_core/core_0/pixel_transpose/clk_out1
    SLICE_X13Y154        FDCE                                         r  pblock_1             lossy_comp_core/core_0/pixel_transpose/pixel_bank_1_reg[21]/C
                         clock pessimism             -0.462     7.437                           
                         clock uncertainty           -0.054     7.383                           
    SLICE_X13Y154        FDCE (Setup_HFF_SLICEL_C_CE)
                                                     -0.060     7.323    pblock_1               lossy_comp_core/core_0/pixel_transpose/pixel_bank_1_reg[21]
  -------------------------------------------------------------------
                         required time                          7.323                           
                         arrival time                          -5.373                           
  -------------------------------------------------------------------
                         slack                                  1.950                           

Slack (MET) :             1.950ns  (required time - arrival time)
  Source:                 lossy_comp_core/core_0/pixel_transpose/FSM_onehot_wr_state_r_reg[2]_rep__3/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            lossy_comp_core/core_0/pixel_transpose/pixel_bank_1_reg[30]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_sys_clk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_sys_clk_mmcm rise@5.000ns - clk_out1_sys_clk_mmcm rise@0.000ns)
  Data Path Delay:        2.834ns  (logic 0.180ns (6.352%)  route 2.654ns (93.648%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.899ns = ( 7.899 - 5.000 ) 
    Source Clock Delay      (SCD):    2.540ns
    Clock Pessimism Removal (CPR):    -0.462ns
  Clock Uncertainty:      0.054ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.081ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.222ns (routing 0.170ns, distribution 1.052ns)
  Clock Net Delay (Destination): 1.051ns (routing 0.155ns, distribution 0.896ns)

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r                       
    D19                                               0.000     0.000 r                       sysclk_p (IN)
                         net (fo=0)                   0.100     0.100                         clocking_gen.sys_clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788                         clocking_gen.sys_clk/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.172                         clocking_gen.sys_clk/inst/clk_in1_sys_clk_mmcm
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.045 r  pblock_1             clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.290                         clocking_gen.sys_clk/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.318 r  pblock_1             clocking_gen.sys_clk/inst/clkout1_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=13652, routed)       1.222     2.540                         lossy_comp_core/core_0/pixel_transpose/clk_out1
    SLICE_X5Y174         FDCE                                         r  pblock_1             lossy_comp_core/core_0/pixel_transpose/FSM_onehot_wr_state_r_reg[2]_rep__3/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X5Y174         FDCE (Prop_CFF2_SLICEM_C_Q)
                                                      0.077     2.617 r  pblock_1             lossy_comp_core/core_0/pixel_transpose/FSM_onehot_wr_state_r_reg[2]_rep__3/Q
                         net (fo=100, routed)         0.467     3.084                         lossy_comp_core/core_0/pixel_transpose/FSM_onehot_wr_state_r_reg[2]_rep__3_n_0
    SLICE_X5Y175         LUT3 (Prop_B5LUT_SLICEM_I1_O)
                                                      0.103     3.187 r  pblock_1             lossy_comp_core/core_0/pixel_transpose/pixel_bank_1[575]_i_1/O
                         net (fo=576, routed)         2.186     5.373                         lossy_comp_core/core_0/pixel_transpose/pixel_bank_1
    SLICE_X13Y154        FDCE                                         r  pblock_1             lossy_comp_core/core_0/pixel_transpose/pixel_bank_1_reg[30]/CE
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      5.000     5.000 r                       
    D19                                               0.000     5.000 r                       sysclk_p (IN)
                         net (fo=0)                   0.079     5.079                         clocking_gen.sys_clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     5.607 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     5.647                         clocking_gen.sys_clk/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.647 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     5.980                         clocking_gen.sys_clk/inst/clk_in1_sys_clk_mmcm
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     6.610 r  pblock_1             clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     6.825                         clocking_gen.sys_clk/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     6.849 r  pblock_1             clocking_gen.sys_clk/inst/clkout1_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=13652, routed)       1.051     7.899                         lossy_comp_core/core_0/pixel_transpose/clk_out1
    SLICE_X13Y154        FDCE                                         r  pblock_1             lossy_comp_core/core_0/pixel_transpose/pixel_bank_1_reg[30]/C
                         clock pessimism             -0.462     7.437                           
                         clock uncertainty           -0.054     7.383                           
    SLICE_X13Y154        FDCE (Setup_GFF_SLICEL_C_CE)
                                                     -0.060     7.323    pblock_1               lossy_comp_core/core_0/pixel_transpose/pixel_bank_1_reg[30]
  -------------------------------------------------------------------
                         required time                          7.323                           
                         arrival time                          -5.373                           
  -------------------------------------------------------------------
                         slack                                  1.950                           

Slack (MET) :             2.008ns  (required time - arrival time)
  Source:                 lossy_comp_core/core_0/pixel_transpose/FSM_onehot_wr_state_r_reg[2]_rep__3/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            lossy_comp_core/core_0/pixel_transpose/pixel_bank_1_reg[56]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_sys_clk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_sys_clk_mmcm rise@5.000ns - clk_out1_sys_clk_mmcm rise@0.000ns)
  Data Path Delay:        2.778ns  (logic 0.180ns (6.479%)  route 2.598ns (93.521%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.902ns = ( 7.902 - 5.000 ) 
    Source Clock Delay      (SCD):    2.540ns
    Clock Pessimism Removal (CPR):    -0.462ns
  Clock Uncertainty:      0.054ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.081ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.222ns (routing 0.170ns, distribution 1.052ns)
  Clock Net Delay (Destination): 1.054ns (routing 0.155ns, distribution 0.899ns)

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r                       
    D19                                               0.000     0.000 r                       sysclk_p (IN)
                         net (fo=0)                   0.100     0.100                         clocking_gen.sys_clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788                         clocking_gen.sys_clk/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.172                         clocking_gen.sys_clk/inst/clk_in1_sys_clk_mmcm
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.045 r  pblock_1             clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.290                         clocking_gen.sys_clk/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.318 r  pblock_1             clocking_gen.sys_clk/inst/clkout1_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=13652, routed)       1.222     2.540                         lossy_comp_core/core_0/pixel_transpose/clk_out1
    SLICE_X5Y174         FDCE                                         r  pblock_1             lossy_comp_core/core_0/pixel_transpose/FSM_onehot_wr_state_r_reg[2]_rep__3/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X5Y174         FDCE (Prop_CFF2_SLICEM_C_Q)
                                                      0.077     2.617 r  pblock_1             lossy_comp_core/core_0/pixel_transpose/FSM_onehot_wr_state_r_reg[2]_rep__3/Q
                         net (fo=100, routed)         0.467     3.084                         lossy_comp_core/core_0/pixel_transpose/FSM_onehot_wr_state_r_reg[2]_rep__3_n_0
    SLICE_X5Y175         LUT3 (Prop_B5LUT_SLICEM_I1_O)
                                                      0.103     3.187 r  pblock_1             lossy_comp_core/core_0/pixel_transpose/pixel_bank_1[575]_i_1/O
                         net (fo=576, routed)         2.131     5.318                         lossy_comp_core/core_0/pixel_transpose/pixel_bank_1
    SLICE_X12Y156        FDCE                                         r  pblock_1             lossy_comp_core/core_0/pixel_transpose/pixel_bank_1_reg[56]/CE
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      5.000     5.000 r                       
    D19                                               0.000     5.000 r                       sysclk_p (IN)
                         net (fo=0)                   0.079     5.079                         clocking_gen.sys_clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     5.607 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     5.647                         clocking_gen.sys_clk/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.647 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     5.980                         clocking_gen.sys_clk/inst/clk_in1_sys_clk_mmcm
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     6.610 r  pblock_1             clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     6.825                         clocking_gen.sys_clk/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     6.849 r  pblock_1             clocking_gen.sys_clk/inst/clkout1_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=13652, routed)       1.054     7.902                         lossy_comp_core/core_0/pixel_transpose/clk_out1
    SLICE_X12Y156        FDCE                                         r  pblock_1             lossy_comp_core/core_0/pixel_transpose/pixel_bank_1_reg[56]/C
                         clock pessimism             -0.462     7.440                           
                         clock uncertainty           -0.054     7.386                           
    SLICE_X12Y156        FDCE (Setup_HFF_SLICEM_C_CE)
                                                     -0.061     7.325    pblock_1               lossy_comp_core/core_0/pixel_transpose/pixel_bank_1_reg[56]
  -------------------------------------------------------------------
                         required time                          7.325                           
                         arrival time                          -5.318                           
  -------------------------------------------------------------------
                         slack                                  2.008                           





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 lossy_comp_core/core_2/gen_zigzag.zigzag_encode/input_pixel_r_reg[54]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            lossy_comp_core/core_2/gen_zigzag.zigzag_encode/pixel_bank_reg[614]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_sys_clk_mmcm
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_mmcm rise@0.000ns - clk_out1_sys_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.225ns  (logic 0.060ns (26.667%)  route 0.165ns (73.333%))
  Logic Levels:           0  
  Clock Path Skew:        0.154ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.562ns
    Source Clock Delay      (SCD):    2.923ns
    Clock Pessimism Removal (CPR):    -0.516ns
  Clock Net Delay (Source):      1.075ns (routing 0.155ns, distribution 0.920ns)
  Clock Net Delay (Destination): 1.244ns (routing 0.170ns, distribution 1.074ns)

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r                       
    D19                                               0.000     0.000 r                       sysclk_p (IN)
                         net (fo=0)                   0.079     0.079                         clocking_gen.sys_clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     0.607 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.647                         clocking_gen.sys_clk/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.647 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.980                         clocking_gen.sys_clk/inst/clk_in1_sys_clk_mmcm
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.610 r  pblock_1             clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.825                         clocking_gen.sys_clk/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.849 r  pblock_1             clocking_gen.sys_clk/inst/clkout1_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=13652, routed)       1.075     2.923                         lossy_comp_core/core_2/gen_zigzag.zigzag_encode/clk_out1
    SLICE_X22Y186        FDCE                                         r  pblock_1             lossy_comp_core/core_2/gen_zigzag.zigzag_encode/input_pixel_r_reg[54]/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X22Y186        FDCE (Prop_EFF2_SLICEL_C_Q)
                                                      0.060     2.983 r  pblock_1             lossy_comp_core/core_2/gen_zigzag.zigzag_encode/input_pixel_r_reg[54]/Q
                         net (fo=1, routed)           0.165     3.148                         lossy_comp_core/core_2/gen_zigzag.zigzag_encode/input_pixel_r[54]
    SLICE_X22Y179        FDCE                                         r  pblock_1             lossy_comp_core/core_2/gen_zigzag.zigzag_encode/pixel_bank_reg[614]/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r                       
    D19                                               0.000     0.000 r                       sysclk_p (IN)
                         net (fo=0)                   0.100     0.100                         clocking_gen.sys_clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788                         clocking_gen.sys_clk/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.172                         clocking_gen.sys_clk/inst/clk_in1_sys_clk_mmcm
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.045 r  pblock_1             clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.290                         clocking_gen.sys_clk/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.318 r  pblock_1             clocking_gen.sys_clk/inst/clkout1_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=13652, routed)       1.244     2.562                         lossy_comp_core/core_2/gen_zigzag.zigzag_encode/clk_out1
    SLICE_X22Y179        FDCE                                         r  pblock_1             lossy_comp_core/core_2/gen_zigzag.zigzag_encode/pixel_bank_reg[614]/C
                         clock pessimism              0.516     3.078                           
    SLICE_X22Y179        FDCE (Hold_EFF_SLICEL_C_D)
                                                      0.060     3.138    pblock_1               lossy_comp_core/core_2/gen_zigzag.zigzag_encode/pixel_bank_reg[614]
  -------------------------------------------------------------------
                         required time                         -3.138                           
                         arrival time                           3.148                           
  -------------------------------------------------------------------
                         slack                                  0.011                           

Slack (MET) :             0.012ns  (arrival time - required time)
  Source:                 gen_image_statistics.image_statistics_core/statistics_core_gradient/dsp_vsum_data_in_x_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            gen_image_statistics.image_statistics_core/statistics_core_gradient/dsp_vsum_mac/b_reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_sys_clk_mmcm
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_mmcm rise@0.000ns - clk_out1_sys_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.172ns  (logic 0.059ns (34.302%)  route 0.113ns (65.698%))
  Logic Levels:           0  
  Clock Path Skew:        0.098ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.553ns
    Source Clock Delay      (SCD):    2.916ns
    Clock Pessimism Removal (CPR):    -0.462ns
  Clock Net Delay (Source):      1.068ns (routing 0.155ns, distribution 0.913ns)
  Clock Net Delay (Destination): 1.235ns (routing 0.170ns, distribution 1.065ns)

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r                       
    D19                                               0.000     0.000 r                       sysclk_p (IN)
                         net (fo=0)                   0.079     0.079                         clocking_gen.sys_clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     0.607 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.647                         clocking_gen.sys_clk/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.647 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.980                         clocking_gen.sys_clk/inst/clk_in1_sys_clk_mmcm
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.610 r  pblock_1             clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.825                         clocking_gen.sys_clk/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.849 r  pblock_1             clocking_gen.sys_clk/inst/clkout1_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=13652, routed)       1.068     2.916                         gen_image_statistics.image_statistics_core/statistics_core_gradient/clk_out1
    SLICE_X13Y131        FDRE                                         r  pblock_1             gen_image_statistics.image_statistics_core/statistics_core_gradient/dsp_vsum_data_in_x_reg[5]/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X13Y131        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.059     2.975 r  pblock_1             gen_image_statistics.image_statistics_core/statistics_core_gradient/dsp_vsum_data_in_x_reg[5]/Q
                         net (fo=2, routed)           0.113     3.088                         gen_image_statistics.image_statistics_core/statistics_core_gradient/dsp_vsum_mac/b_reg_reg[5]_0
    SLICE_X11Y130        FDCE                                         r  pblock_1             gen_image_statistics.image_statistics_core/statistics_core_gradient/dsp_vsum_mac/b_reg_reg[5]/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r                       
    D19                                               0.000     0.000 r                       sysclk_p (IN)
                         net (fo=0)                   0.100     0.100                         clocking_gen.sys_clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788                         clocking_gen.sys_clk/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.172                         clocking_gen.sys_clk/inst/clk_in1_sys_clk_mmcm
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.045 r  pblock_1             clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.290                         clocking_gen.sys_clk/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.318 r  pblock_1             clocking_gen.sys_clk/inst/clkout1_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=13652, routed)       1.235     2.553                         gen_image_statistics.image_statistics_core/statistics_core_gradient/dsp_vsum_mac/clk_out1
    SLICE_X11Y130        FDCE                                         r  pblock_1             gen_image_statistics.image_statistics_core/statistics_core_gradient/dsp_vsum_mac/b_reg_reg[5]/C
                         clock pessimism              0.462     3.015                           
    SLICE_X11Y130        FDCE (Hold_GFF2_SLICEL_C_D)
                                                      0.062     3.077    pblock_1               gen_image_statistics.image_statistics_core/statistics_core_gradient/dsp_vsum_mac/b_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -3.077                           
                         arrival time                           3.088                           
  -------------------------------------------------------------------
                         slack                                  0.012                           

Slack (MET) :             0.012ns  (arrival time - required time)
  Source:                 lossy_comp_core/core_2/gen_zigzag.zigzag_encode/input_pixel_r_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            lossy_comp_core/core_2/gen_zigzag.zigzag_encode/pixel_bank_reg[564]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_sys_clk_mmcm
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_mmcm rise@0.000ns - clk_out1_sys_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.237ns  (logic 0.060ns (25.316%)  route 0.177ns (74.684%))
  Logic Levels:           0  
  Clock Path Skew:        0.165ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.574ns
    Source Clock Delay      (SCD):    2.924ns
    Clock Pessimism Removal (CPR):    -0.516ns
  Clock Net Delay (Source):      1.076ns (routing 0.155ns, distribution 0.921ns)
  Clock Net Delay (Destination): 1.256ns (routing 0.170ns, distribution 1.086ns)

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r                       
    D19                                               0.000     0.000 r                       sysclk_p (IN)
                         net (fo=0)                   0.079     0.079                         clocking_gen.sys_clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     0.607 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.647                         clocking_gen.sys_clk/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.647 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.980                         clocking_gen.sys_clk/inst/clk_in1_sys_clk_mmcm
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.610 r  pblock_1             clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.825                         clocking_gen.sys_clk/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.849 r  pblock_1             clocking_gen.sys_clk/inst/clkout1_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=13652, routed)       1.076     2.924                         lossy_comp_core/core_2/gen_zigzag.zigzag_encode/clk_out1
    SLICE_X22Y183        FDCE                                         r  pblock_1             lossy_comp_core/core_2/gen_zigzag.zigzag_encode/input_pixel_r_reg[4]/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X22Y183        FDCE (Prop_GFF2_SLICEL_C_Q)
                                                      0.060     2.984 r  pblock_1             lossy_comp_core/core_2/gen_zigzag.zigzag_encode/input_pixel_r_reg[4]/Q
                         net (fo=1, routed)           0.177     3.161                         lossy_comp_core/core_2/gen_zigzag.zigzag_encode/input_pixel_r[4]
    SLICE_X24Y179        FDCE                                         r  pblock_1             lossy_comp_core/core_2/gen_zigzag.zigzag_encode/pixel_bank_reg[564]/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r                       
    D19                                               0.000     0.000 r                       sysclk_p (IN)
                         net (fo=0)                   0.100     0.100                         clocking_gen.sys_clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788                         clocking_gen.sys_clk/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.172                         clocking_gen.sys_clk/inst/clk_in1_sys_clk_mmcm
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.045 r  pblock_1             clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.290                         clocking_gen.sys_clk/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.318 r  pblock_1             clocking_gen.sys_clk/inst/clkout1_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=13652, routed)       1.256     2.574                         lossy_comp_core/core_2/gen_zigzag.zigzag_encode/clk_out1
    SLICE_X24Y179        FDCE                                         r  pblock_1             lossy_comp_core/core_2/gen_zigzag.zigzag_encode/pixel_bank_reg[564]/C
                         clock pessimism              0.516     3.090                           
    SLICE_X24Y179        FDCE (Hold_HFF_SLICEL_C_D)
                                                      0.060     3.150    pblock_1               lossy_comp_core/core_2/gen_zigzag.zigzag_encode/pixel_bank_reg[564]
  -------------------------------------------------------------------
                         required time                         -3.150                           
                         arrival time                           3.161                           
  -------------------------------------------------------------------
                         slack                                  0.012                           

Slack (MET) :             0.012ns  (arrival time - required time)
  Source:                 lossy_comp_core/core_0/gen_zigzag.zigzag_encode/input_pixel_r_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            lossy_comp_core/core_0/gen_zigzag.zigzag_encode/pixel_bank_reg[588]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_sys_clk_mmcm
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_mmcm rise@0.000ns - clk_out1_sys_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.128ns  (logic 0.059ns (46.094%)  route 0.069ns (53.906%))
  Logic Levels:           0  
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.567ns
    Source Clock Delay      (SCD):    2.924ns
    Clock Pessimism Removal (CPR):    -0.411ns
  Clock Net Delay (Source):      1.075ns (routing 0.155ns, distribution 0.920ns)
  Clock Net Delay (Destination): 1.249ns (routing 0.170ns, distribution 1.079ns)

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r                       
    D19                                               0.000     0.000 r                       sysclk_p (IN)
                         net (fo=0)                   0.079     0.079                         clocking_gen.sys_clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     0.607 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.647                         clocking_gen.sys_clk/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.647 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.980                         clocking_gen.sys_clk/inst/clk_in1_sys_clk_mmcm
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.610 r  pblock_1             clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.825                         clocking_gen.sys_clk/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.849 r  pblock_1             clocking_gen.sys_clk/inst/clkout1_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=13652, routed)       1.075     2.924                         lossy_comp_core/core_0/gen_zigzag.zigzag_encode/clk_out1
    SLICE_X19Y172        FDCE                                         r  pblock_1             lossy_comp_core/core_0/gen_zigzag.zigzag_encode/input_pixel_r_reg[28]/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X19Y172        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.059     2.983 r  pblock_1             lossy_comp_core/core_0/gen_zigzag.zigzag_encode/input_pixel_r_reg[28]/Q
                         net (fo=1, routed)           0.069     3.052                         lossy_comp_core/core_0/gen_zigzag.zigzag_encode/input_pixel_r[28]
    SLICE_X19Y171        FDCE                                         r  pblock_1             lossy_comp_core/core_0/gen_zigzag.zigzag_encode/pixel_bank_reg[588]/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r                       
    D19                                               0.000     0.000 r                       sysclk_p (IN)
                         net (fo=0)                   0.100     0.100                         clocking_gen.sys_clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788                         clocking_gen.sys_clk/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.172                         clocking_gen.sys_clk/inst/clk_in1_sys_clk_mmcm
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.045 r  pblock_1             clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.290                         clocking_gen.sys_clk/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.318 r  pblock_1             clocking_gen.sys_clk/inst/clkout1_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=13652, routed)       1.249     2.567                         lossy_comp_core/core_0/gen_zigzag.zigzag_encode/clk_out1
    SLICE_X19Y171        FDCE                                         r  pblock_1             lossy_comp_core/core_0/gen_zigzag.zigzag_encode/pixel_bank_reg[588]/C
                         clock pessimism              0.411     2.978                           
    SLICE_X19Y171        FDCE (Hold_EFF2_SLICEL_C_D)
                                                      0.062     3.040    pblock_1               lossy_comp_core/core_0/gen_zigzag.zigzag_encode/pixel_bank_reg[588]
  -------------------------------------------------------------------
                         required time                         -3.040                           
                         arrival time                           3.052                           
  -------------------------------------------------------------------
                         slack                                  0.012                           

Slack (MET) :             0.014ns  (arrival time - required time)
  Source:                 lossy_comp_core/core_0/row_dct/layer_3_delay/shift_reg_reg[26][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            lossy_comp_core/core_0/row_dct/layer_3_delay/shift_reg_reg[26][1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_sys_clk_mmcm
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_mmcm rise@0.000ns - clk_out1_sys_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.169ns  (logic 0.059ns (34.911%)  route 0.110ns (65.089%))
  Logic Levels:           0  
  Clock Path Skew:        0.093ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.536ns
    Source Clock Delay      (SCD):    2.904ns
    Clock Pessimism Removal (CPR):    -0.462ns
  Clock Net Delay (Source):      1.056ns (routing 0.155ns, distribution 0.901ns)
  Clock Net Delay (Destination): 1.218ns (routing 0.170ns, distribution 1.048ns)

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r                       
    D19                                               0.000     0.000 r                       sysclk_p (IN)
                         net (fo=0)                   0.079     0.079                         clocking_gen.sys_clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     0.607 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.647                         clocking_gen.sys_clk/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.647 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.980                         clocking_gen.sys_clk/inst/clk_in1_sys_clk_mmcm
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.610 r  pblock_1             clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.825                         clocking_gen.sys_clk/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.849 r  pblock_1             clocking_gen.sys_clk/inst/clkout1_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=13652, routed)       1.056     2.904                         lossy_comp_core/core_0/row_dct/layer_3_delay/clk_out1
    SLICE_X8Y177         FDCE                                         r  pblock_1             lossy_comp_core/core_0/row_dct/layer_3_delay/shift_reg_reg[26][0]/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X8Y177         FDCE (Prop_GFF_SLICEL_C_Q)
                                                      0.059     2.963 r  pblock_1             lossy_comp_core/core_0/row_dct/layer_3_delay/shift_reg_reg[26][0]/Q
                         net (fo=1, routed)           0.110     3.073                         lossy_comp_core/core_0/row_dct/layer_3_delay/shift_reg_reg_n_0_[26][0]
    SLICE_X9Y178         FDCE                                         r  pblock_1             lossy_comp_core/core_0/row_dct/layer_3_delay/shift_reg_reg[26][1]/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r                       
    D19                                               0.000     0.000 r                       sysclk_p (IN)
                         net (fo=0)                   0.100     0.100                         clocking_gen.sys_clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788                         clocking_gen.sys_clk/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.172                         clocking_gen.sys_clk/inst/clk_in1_sys_clk_mmcm
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.045 r  pblock_1             clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.290                         clocking_gen.sys_clk/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.318 r  pblock_1             clocking_gen.sys_clk/inst/clkout1_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=13652, routed)       1.218     2.536                         lossy_comp_core/core_0/row_dct/layer_3_delay/clk_out1
    SLICE_X9Y178         FDCE                                         r  pblock_1             lossy_comp_core/core_0/row_dct/layer_3_delay/shift_reg_reg[26][1]/C
                         clock pessimism              0.462     2.998                           
    SLICE_X9Y178         FDCE (Hold_GFF2_SLICEM_C_D)
                                                      0.062     3.060    pblock_1               lossy_comp_core/core_0/row_dct/layer_3_delay/shift_reg_reg[26][1]
  -------------------------------------------------------------------
                         required time                         -3.060                           
                         arrival time                           3.073                           
  -------------------------------------------------------------------
                         slack                                  0.014                           

Slack (MET) :             0.014ns  (arrival time - required time)
  Source:                 lossy_comp_core/core_1/gen_zigzag.zigzag_encode/pixel_bank_reg[371]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            lossy_comp_core/core_1/gen_zigzag.zigzag_encode/pixel_bank_reg[275]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_sys_clk_mmcm
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_mmcm rise@0.000ns - clk_out1_sys_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.126ns  (logic 0.058ns (46.029%)  route 0.068ns (53.971%))
  Logic Levels:           0  
  Clock Path Skew:        0.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.562ns
    Source Clock Delay      (SCD):    2.921ns
    Clock Pessimism Removal (CPR):    -0.410ns
  Clock Net Delay (Source):      1.073ns (routing 0.155ns, distribution 0.918ns)
  Clock Net Delay (Destination): 1.244ns (routing 0.170ns, distribution 1.074ns)

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r                       
    D19                                               0.000     0.000 r                       sysclk_p (IN)
                         net (fo=0)                   0.079     0.079                         clocking_gen.sys_clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     0.607 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.647                         clocking_gen.sys_clk/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.647 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.980                         clocking_gen.sys_clk/inst/clk_in1_sys_clk_mmcm
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.610 r  pblock_1             clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.825                         clocking_gen.sys_clk/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.849 r  pblock_1             clocking_gen.sys_clk/inst/clkout1_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=13652, routed)       1.073     2.921                         lossy_comp_core/core_1/gen_zigzag.zigzag_encode/clk_out1
    SLICE_X26Y157        FDCE                                         r  pblock_1             lossy_comp_core/core_1/gen_zigzag.zigzag_encode/pixel_bank_reg[371]/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X26Y157        FDCE (Prop_FFF_SLICEL_C_Q)
                                                      0.058     2.979 r  pblock_1             lossy_comp_core/core_1/gen_zigzag.zigzag_encode/pixel_bank_reg[371]/Q
                         net (fo=2, routed)           0.068     3.047                         lossy_comp_core/core_1/gen_zigzag.zigzag_encode/data5[95]
    SLICE_X26Y158        FDCE                                         r  pblock_1             lossy_comp_core/core_1/gen_zigzag.zigzag_encode/pixel_bank_reg[275]/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r                       
    D19                                               0.000     0.000 r                       sysclk_p (IN)
                         net (fo=0)                   0.100     0.100                         clocking_gen.sys_clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788                         clocking_gen.sys_clk/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.172                         clocking_gen.sys_clk/inst/clk_in1_sys_clk_mmcm
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.045 r  pblock_1             clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.290                         clocking_gen.sys_clk/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.318 r  pblock_1             clocking_gen.sys_clk/inst/clkout1_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=13652, routed)       1.244     2.562                         lossy_comp_core/core_1/gen_zigzag.zigzag_encode/clk_out1
    SLICE_X26Y158        FDCE                                         r  pblock_1             lossy_comp_core/core_1/gen_zigzag.zigzag_encode/pixel_bank_reg[275]/C
                         clock pessimism              0.410     2.971                           
    SLICE_X26Y158        FDCE (Hold_GFF2_SLICEL_C_D)
                                                      0.062     3.033    pblock_1               lossy_comp_core/core_1/gen_zigzag.zigzag_encode/pixel_bank_reg[275]
  -------------------------------------------------------------------
                         required time                         -3.033                           
                         arrival time                           3.047                           
  -------------------------------------------------------------------
                         slack                                  0.014                           

Slack (MET) :             0.015ns  (arrival time - required time)
  Source:                 lossy_comp_core/core_1/gen_zigzag.zigzag_encode/pixel_bank_reg[486]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            lossy_comp_core/core_1/gen_zigzag.zigzag_encode/pixel_bank_reg[390]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_sys_clk_mmcm
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_mmcm rise@0.000ns - clk_out1_sys_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.168ns  (logic 0.058ns (34.607%)  route 0.110ns (65.393%))
  Logic Levels:           0  
  Clock Path Skew:        0.091ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.539ns
    Source Clock Delay      (SCD):    2.910ns
    Clock Pessimism Removal (CPR):    -0.462ns
  Clock Net Delay (Source):      1.062ns (routing 0.155ns, distribution 0.907ns)
  Clock Net Delay (Destination): 1.221ns (routing 0.170ns, distribution 1.051ns)

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r                       
    D19                                               0.000     0.000 r                       sysclk_p (IN)
                         net (fo=0)                   0.079     0.079                         clocking_gen.sys_clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     0.607 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.647                         clocking_gen.sys_clk/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.647 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.980                         clocking_gen.sys_clk/inst/clk_in1_sys_clk_mmcm
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.610 r  pblock_1             clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.825                         clocking_gen.sys_clk/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.849 r  pblock_1             clocking_gen.sys_clk/inst/clkout1_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=13652, routed)       1.062     2.910                         lossy_comp_core/core_1/gen_zigzag.zigzag_encode/clk_out1
    SLICE_X19Y159        FDCE                                         r  pblock_1             lossy_comp_core/core_1/gen_zigzag.zigzag_encode/pixel_bank_reg[486]/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X19Y159        FDCE (Prop_FFF_SLICEL_C_Q)
                                                      0.058     2.968 r  pblock_1             lossy_comp_core/core_1/gen_zigzag.zigzag_encode/pixel_bank_reg[486]/Q
                         net (fo=2, routed)           0.110     3.078                         lossy_comp_core/core_1/gen_zigzag.zigzag_encode/data1[90]
    SLICE_X20Y160        FDCE                                         r  pblock_1             lossy_comp_core/core_1/gen_zigzag.zigzag_encode/pixel_bank_reg[390]/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r                       
    D19                                               0.000     0.000 r                       sysclk_p (IN)
                         net (fo=0)                   0.100     0.100                         clocking_gen.sys_clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788                         clocking_gen.sys_clk/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.172                         clocking_gen.sys_clk/inst/clk_in1_sys_clk_mmcm
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.045 r  pblock_1             clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.290                         clocking_gen.sys_clk/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.318 r  pblock_1             clocking_gen.sys_clk/inst/clkout1_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=13652, routed)       1.221     2.539                         lossy_comp_core/core_1/gen_zigzag.zigzag_encode/clk_out1
    SLICE_X20Y160        FDCE                                         r  pblock_1             lossy_comp_core/core_1/gen_zigzag.zigzag_encode/pixel_bank_reg[390]/C
                         clock pessimism              0.462     3.001                           
    SLICE_X20Y160        FDCE (Hold_GFF2_SLICEM_C_D)
                                                      0.062     3.063    pblock_1               lossy_comp_core/core_1/gen_zigzag.zigzag_encode/pixel_bank_reg[390]
  -------------------------------------------------------------------
                         required time                         -3.063                           
                         arrival time                           3.078                           
  -------------------------------------------------------------------
                         slack                                  0.015                           

Slack (MET) :             0.015ns  (arrival time - required time)
  Source:                 lossy_comp_core/core_1/gen_zigzag.zigzag_encode/input_pixel_r_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            lossy_comp_core/core_1/gen_zigzag.zigzag_encode/pixel_bank_reg[696]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_sys_clk_mmcm
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_mmcm rise@0.000ns - clk_out1_sys_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.127ns  (logic 0.059ns (46.457%)  route 0.068ns (53.543%))
  Logic Levels:           0  
  Clock Path Skew:        0.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.556ns
    Source Clock Delay      (SCD):    2.916ns
    Clock Pessimism Removal (CPR):    -0.411ns
  Clock Net Delay (Source):      1.068ns (routing 0.155ns, distribution 0.913ns)
  Clock Net Delay (Destination): 1.238ns (routing 0.170ns, distribution 1.068ns)

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r                       
    D19                                               0.000     0.000 r                       sysclk_p (IN)
                         net (fo=0)                   0.079     0.079                         clocking_gen.sys_clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     0.607 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.647                         clocking_gen.sys_clk/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.647 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.980                         clocking_gen.sys_clk/inst/clk_in1_sys_clk_mmcm
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.610 r  pblock_1             clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.825                         clocking_gen.sys_clk/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.849 r  pblock_1             clocking_gen.sys_clk/inst/clkout1_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=13652, routed)       1.068     2.916                         lossy_comp_core/core_1/gen_zigzag.zigzag_encode/clk_out1
    SLICE_X19Y157        FDCE                                         r  pblock_1             lossy_comp_core/core_1/gen_zigzag.zigzag_encode/input_pixel_r_reg[24]/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X19Y157        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.059     2.975 r  pblock_1             lossy_comp_core/core_1/gen_zigzag.zigzag_encode/input_pixel_r_reg[24]/Q
                         net (fo=1, routed)           0.068     3.043                         lossy_comp_core/core_1/gen_zigzag.zigzag_encode/input_pixel_r[24]
    SLICE_X19Y158        FDCE                                         r  pblock_1             lossy_comp_core/core_1/gen_zigzag.zigzag_encode/pixel_bank_reg[696]/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r                       
    D19                                               0.000     0.000 r                       sysclk_p (IN)
                         net (fo=0)                   0.100     0.100                         clocking_gen.sys_clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788                         clocking_gen.sys_clk/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.172                         clocking_gen.sys_clk/inst/clk_in1_sys_clk_mmcm
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.045 r  pblock_1             clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.290                         clocking_gen.sys_clk/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.318 r  pblock_1             clocking_gen.sys_clk/inst/clkout1_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=13652, routed)       1.238     2.556                         lossy_comp_core/core_1/gen_zigzag.zigzag_encode/clk_out1
    SLICE_X19Y158        FDCE                                         r  pblock_1             lossy_comp_core/core_1/gen_zigzag.zigzag_encode/pixel_bank_reg[696]/C
                         clock pessimism              0.411     2.966                           
    SLICE_X19Y158        FDCE (Hold_GFF2_SLICEL_C_D)
                                                      0.062     3.028    pblock_1               lossy_comp_core/core_1/gen_zigzag.zigzag_encode/pixel_bank_reg[696]
  -------------------------------------------------------------------
                         required time                         -3.028                           
                         arrival time                           3.043                           
  -------------------------------------------------------------------
                         slack                                  0.015                           

Slack (MET) :             0.016ns  (arrival time - required time)
  Source:                 lossy_comp_core/core_2/gen_zigzag.zigzag_encode/pixel_bank_reg[485]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            lossy_comp_core/core_2/gen_zigzag.zigzag_encode/pixel_bank_reg[405]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_sys_clk_mmcm
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_mmcm rise@0.000ns - clk_out1_sys_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.132ns  (logic 0.060ns (45.316%)  route 0.072ns (54.684%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.566ns
    Source Clock Delay      (SCD):    2.919ns
    Clock Pessimism Removal (CPR):    -0.408ns
  Clock Net Delay (Source):      1.070ns (routing 0.155ns, distribution 0.915ns)
  Clock Net Delay (Destination): 1.248ns (routing 0.170ns, distribution 1.078ns)

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r                       
    D19                                               0.000     0.000 r                       sysclk_p (IN)
                         net (fo=0)                   0.079     0.079                         clocking_gen.sys_clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     0.607 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.647                         clocking_gen.sys_clk/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.647 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.980                         clocking_gen.sys_clk/inst/clk_in1_sys_clk_mmcm
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.610 r  pblock_1             clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.825                         clocking_gen.sys_clk/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.849 r  pblock_1             clocking_gen.sys_clk/inst/clkout1_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=13652, routed)       1.070     2.919                         lossy_comp_core/core_2/gen_zigzag.zigzag_encode/clk_out1
    SLICE_X24Y183        FDCE                                         r  pblock_1             lossy_comp_core/core_2/gen_zigzag.zigzag_encode/pixel_bank_reg[485]/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X24Y183        FDCE (Prop_AFF2_SLICEL_C_Q)
                                                      0.060     2.979 r  pblock_1             lossy_comp_core/core_2/gen_zigzag.zigzag_encode/pixel_bank_reg[485]/Q
                         net (fo=2, routed)           0.072     3.051                         lossy_comp_core/core_2/gen_zigzag.zigzag_encode/data3[35]
    SLICE_X24Y184        FDCE                                         r  pblock_1             lossy_comp_core/core_2/gen_zigzag.zigzag_encode/pixel_bank_reg[405]/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r                       
    D19                                               0.000     0.000 r                       sysclk_p (IN)
                         net (fo=0)                   0.100     0.100                         clocking_gen.sys_clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788                         clocking_gen.sys_clk/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.172                         clocking_gen.sys_clk/inst/clk_in1_sys_clk_mmcm
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.045 r  pblock_1             clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.290                         clocking_gen.sys_clk/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.318 r  pblock_1             clocking_gen.sys_clk/inst/clkout1_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=13652, routed)       1.248     2.566                         lossy_comp_core/core_2/gen_zigzag.zigzag_encode/clk_out1
    SLICE_X24Y184        FDCE                                         r  pblock_1             lossy_comp_core/core_2/gen_zigzag.zigzag_encode/pixel_bank_reg[405]/C
                         clock pessimism              0.408     2.974                           
    SLICE_X24Y184        FDCE (Hold_FFF2_SLICEL_C_D)
                                                      0.062     3.036    pblock_1               lossy_comp_core/core_2/gen_zigzag.zigzag_encode/pixel_bank_reg[405]
  -------------------------------------------------------------------
                         required time                         -3.036                           
                         arrival time                           3.051                           
  -------------------------------------------------------------------
                         slack                                  0.016                           

Slack (MET) :             0.016ns  (arrival time - required time)
  Source:                 lossy_comp_core/core_0/pixel_divider/pixel_o_reg[55]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            lossy_comp_core/core_0/pixel_transpose/input_pixel_r_reg[43]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_sys_clk_mmcm
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_mmcm rise@0.000ns - clk_out1_sys_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.131ns  (logic 0.060ns (45.661%)  route 0.071ns (54.339%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.502ns
    Source Clock Delay      (SCD):    2.863ns
    Clock Pessimism Removal (CPR):    -0.415ns
  Clock Net Delay (Source):      1.015ns (routing 0.155ns, distribution 0.860ns)
  Clock Net Delay (Destination): 1.184ns (routing 0.170ns, distribution 1.014ns)

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r                       
    D19                                               0.000     0.000 r                       sysclk_p (IN)
                         net (fo=0)                   0.079     0.079                         clocking_gen.sys_clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     0.607 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.647                         clocking_gen.sys_clk/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.647 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.980                         clocking_gen.sys_clk/inst/clk_in1_sys_clk_mmcm
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.610 r  pblock_1             clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.825                         clocking_gen.sys_clk/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.849 r  pblock_1             clocking_gen.sys_clk/inst/clkout1_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=13652, routed)       1.015     2.863                         lossy_comp_core/core_0/pixel_divider/clk_out1
    SLICE_X2Y164         FDCE                                         r  pblock_1             lossy_comp_core/core_0/pixel_divider/pixel_o_reg[55]/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X2Y164         FDCE (Prop_GFF2_SLICEL_C_Q)
                                                      0.060     2.923 r  pblock_1             lossy_comp_core/core_0/pixel_divider/pixel_o_reg[55]/Q
                         net (fo=2, routed)           0.071     2.995                         lossy_comp_core/core_0/pixel_transpose/D[43]
    SLICE_X2Y163         FDCE                                         r  pblock_1             lossy_comp_core/core_0/pixel_transpose/input_pixel_r_reg[43]/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r                       
    D19                                               0.000     0.000 r                       sysclk_p (IN)
                         net (fo=0)                   0.100     0.100                         clocking_gen.sys_clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788                         clocking_gen.sys_clk/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.172                         clocking_gen.sys_clk/inst/clk_in1_sys_clk_mmcm
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.045 r  pblock_1             clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.290                         clocking_gen.sys_clk/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.318 r  pblock_1             clocking_gen.sys_clk/inst/clkout1_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=13652, routed)       1.184     2.502                         lossy_comp_core/core_0/pixel_transpose/clk_out1
    SLICE_X2Y163         FDCE                                         r  pblock_1             lossy_comp_core/core_0/pixel_transpose/input_pixel_r_reg[43]/C
                         clock pessimism              0.415     2.916                           
    SLICE_X2Y163         FDCE (Hold_DFF2_SLICEL_C_D)
                                                      0.062     2.978    pblock_1               lossy_comp_core/core_0/pixel_transpose/input_pixel_r_reg[43]
  -------------------------------------------------------------------
                         required time                         -2.978                           
                         arrival time                           2.995                           
  -------------------------------------------------------------------
                         slack                                  0.016                           





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_sys_clk_mmcm
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.355         5.000       3.645      RAMB36_X0Y28   input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.355         5.000       3.645      RAMB36_X1Y33   output_memory/output_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.355         5.000       3.645      RAMB36_X1Y34   output_memory/output_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.355         5.000       3.645      RAMB36_X2Y33   output_memory/output_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.355         5.000       3.645      RAMB36_X1Y36   output_memory/output_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     BUFGCE/I            n/a            1.290         5.000       3.710      BUFGCE_X0Y81   clocking_gen.sys_clk/inst/clkout1_buf/I
Min Period        n/a     MMCME4_ADV/CLKOUT0  n/a            1.071         5.000       3.929      MMCM_X0Y3      clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT0
Min Period        n/a     SRL16E/CLK          n/a            1.064         5.000       3.936      SLICE_X10Y129  gen_image_statistics.image_statistics_core/gradient_core/SRLC32E_inst/CLK
Min Period        n/a     SRL16E/CLK          n/a            1.064         5.000       3.936      SLICE_X9Y122   gen_image_statistics.image_statistics_core/laplacian_core/SRLC32E_inst/CLK
Min Period        n/a     SRL16E/CLK          n/a            1.064         5.000       3.936      SLICE_X5Y136   gen_image_statistics.image_statistics_core/statistics_core_gradient/var_valid_delay/shift_reg_reg[0][3]_srl4_gen_image_statistics.image_statistics_core_statistics_core_laplacian_var_valid_delay_shift_reg_reg_c_19/CLK
Low Pulse Width   Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         2.500       1.958      RAMB36_X0Y28   input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Low Pulse Width   Fast    RAMB36E2/CLKBWRCLK  n/a            0.542         2.500       1.958      RAMB36_X0Y28   input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Low Pulse Width   Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         2.500       1.958      RAMB36_X1Y33   output_memory/output_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram/CLKBWRCLK
Low Pulse Width   Fast    RAMB36E2/CLKBWRCLK  n/a            0.542         2.500       1.958      RAMB36_X1Y33   output_memory/output_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram/CLKBWRCLK
Low Pulse Width   Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         2.500       1.958      RAMB36_X1Y34   output_memory/output_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram/CLKBWRCLK
Low Pulse Width   Fast    RAMB36E2/CLKBWRCLK  n/a            0.542         2.500       1.958      RAMB36_X1Y34   output_memory/output_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram/CLKBWRCLK
Low Pulse Width   Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         2.500       1.958      RAMB36_X2Y33   output_memory/output_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram/CLKBWRCLK
Low Pulse Width   Fast    RAMB36E2/CLKBWRCLK  n/a            0.542         2.500       1.958      RAMB36_X2Y33   output_memory/output_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram/CLKBWRCLK
Low Pulse Width   Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         2.500       1.958      RAMB36_X1Y36   output_memory/output_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram/CLKBWRCLK
Low Pulse Width   Fast    RAMB36E2/CLKBWRCLK  n/a            0.542         2.500       1.958      RAMB36_X1Y36   output_memory/output_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram/CLKBWRCLK
High Pulse Width  Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         2.500       1.958      RAMB36_X0Y28   input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
High Pulse Width  Fast    RAMB36E2/CLKBWRCLK  n/a            0.542         2.500       1.958      RAMB36_X0Y28   input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
High Pulse Width  Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         2.500       1.958      RAMB36_X1Y33   output_memory/output_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram/CLKBWRCLK
High Pulse Width  Fast    RAMB36E2/CLKBWRCLK  n/a            0.542         2.500       1.958      RAMB36_X1Y33   output_memory/output_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram/CLKBWRCLK
High Pulse Width  Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         2.500       1.958      RAMB36_X1Y34   output_memory/output_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram/CLKBWRCLK
High Pulse Width  Fast    RAMB36E2/CLKBWRCLK  n/a            0.542         2.500       1.958      RAMB36_X1Y34   output_memory/output_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram/CLKBWRCLK
High Pulse Width  Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         2.500       1.958      RAMB36_X2Y33   output_memory/output_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram/CLKBWRCLK
High Pulse Width  Fast    RAMB36E2/CLKBWRCLK  n/a            0.542         2.500       1.958      RAMB36_X2Y33   output_memory/output_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram/CLKBWRCLK
High Pulse Width  Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         2.500       1.958      RAMB36_X1Y36   output_memory/output_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram/CLKBWRCLK
High Pulse Width  Fast    RAMB36E2/CLKBWRCLK  n/a            0.542         2.500       1.958      RAMB36_X1Y36   output_memory/output_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram/CLKBWRCLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_sys_clk_mmcm

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst_i
                            (input port)
  Destination:            input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.628ns  (logic 0.566ns (12.219%)  route 4.063ns (87.781%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT1=1)
  Clock Path Skew:        2.881ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.881ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.081ns
    Phase Error              (PE):    0.071ns
  Clock Net Delay (Destination): 1.033ns (routing 0.155ns, distribution 0.878ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
    E22                                               0.000     0.000 f                       rst_i (IN)
                         net (fo=0)                   0.000     0.000                         rst_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.515     0.515 f                       rst_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.515                         rst_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.515 f                       rst_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=3400, routed)        3.896     4.410                         lossy_comp_core/core_2/row_dct/layer_2_delay/ftdi_rstn_o_OBUF
    SLICE_X4Y138         LUT1 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.051     4.461 r  pblock_1             lossy_comp_core/core_2/row_dct/layer_2_delay/shift_reg[0][1]_i_1/O
                         net (fo=2, routed)           0.167     4.628                         input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/src_rst
    SLICE_X4Y139         FDRE                                         r  pblock_1             input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r                       
    D19                                               0.000     0.000 r                       sysclk_p (IN)
                         net (fo=0)                   0.079     0.079                         clocking_gen.sys_clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     0.607 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.647                         clocking_gen.sys_clk/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.647 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.980                         clocking_gen.sys_clk/inst/clk_in1_sys_clk_mmcm
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.610 r  pblock_1             clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.825                         clocking_gen.sys_clk/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.849 r  pblock_1             clocking_gen.sys_clk/inst/clkout1_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=13652, routed)       1.033     2.881                         input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/dest_clk
    SLICE_X4Y139         FDRE                                         r  pblock_1             input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst_i
                            (input port)
  Destination:            input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.073ns  (logic 0.172ns (8.279%)  route 1.901ns (91.721%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT1=1)
  Clock Path Skew:        1.431ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.431ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 0.760ns (routing 0.108ns, distribution 0.652ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
    E22                                               0.000     0.000 f                       rst_i (IN)
                         net (fo=0)                   0.000     0.000                         rst_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.150     0.150 f                       rst_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.150                         rst_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.150 f                       rst_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=3400, routed)        1.838     1.987                         lossy_comp_core/core_2/row_dct/layer_2_delay/ftdi_rstn_o_OBUF
    SLICE_X4Y138         LUT1 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.022     2.009 r  pblock_1             lossy_comp_core/core_2/row_dct/layer_2_delay/shift_reg[0][1]_i_1/O
                         net (fo=2, routed)           0.063     2.073                         input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/src_rst
    SLICE_X4Y139         FDRE                                         r  pblock_1             input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r                       
    D19                                               0.000     0.000 r                       sysclk_p (IN)
                         net (fo=0)                   0.100     0.100                         clocking_gen.sys_clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.509 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.559                         clocking_gen.sys_clk/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.781                         clocking_gen.sys_clk/inst/clk_in1_sys_clk_mmcm
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.486 r  pblock_1             clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.652                         clocking_gen.sys_clk/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.671 r  pblock_1             clocking_gen.sys_clk/inst/clkout1_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=13652, routed)       0.760     1.431                         input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/dest_clk
    SLICE_X4Y139         FDRE                                         r  pblock_1             input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  ftdi_clk
  To Clock:  clk_out1_sys_clk_mmcm

Max Delay          9818 Endpoints
Min Delay          9818 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDSE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.346ns  (logic 0.081ns (23.390%)  route 0.265ns (76.610%))
  Logic Levels:           0  
  Clock Path Skew:        0.910ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.880ns
    Source Clock Delay      (SCD):    1.970ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.081ns
    Phase Error              (PE):    0.071ns
  Clock Net Delay (Source):      1.054ns (routing 0.171ns, distribution 0.883ns)
  Clock Net Delay (Destination): 1.032ns (routing 0.155ns, distribution 0.877ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r                       
    E13                                               0.000     0.000 r                       ftdi_clk_i (IN)
                         net (fo=0)                   0.000     0.000                         ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.552     0.552 r                       ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.552                         ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.552 r                       ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     0.888                         ftdi_clk_i_IBUF
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.916 r                       ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=272, routed)         1.054     1.970                         input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X3Y139         FDSE                                         r  pblock_1             input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X3Y139         FDSE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     2.051 r  pblock_1             input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=37, routed)          0.265     2.317                         input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/src_in
    SLICE_X4Y140         FDRE                                         r  pblock_1             input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r                       
    D19                                               0.000     0.000 r                       sysclk_p (IN)
                         net (fo=0)                   0.079     0.079                         clocking_gen.sys_clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     0.607 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.647                         clocking_gen.sys_clk/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.647 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.980                         clocking_gen.sys_clk/inst/clk_in1_sys_clk_mmcm
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.610 r  pblock_1             clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.825                         clocking_gen.sys_clk/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.849 r  pblock_1             clocking_gen.sys_clk/inst/clkout1_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=13652, routed)       1.032     2.880                         input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/dest_clk
    SLICE_X4Y140         FDRE                                         r  pblock_1             input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 ft600_send_recv/ready_to_recieve_o_reg/C
                            (falling edge-triggered cell FDCE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            output_memory/reciever_ready_wr_clk_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.048ns  (logic 0.076ns (7.250%)  route 0.972ns (92.750%))
  Logic Levels:           0  
  Clock Path Skew:        0.960ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.926ns
    Source Clock Delay      (SCD):    1.965ns = ( 6.965 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.081ns
    Phase Error              (PE):    0.071ns
  Clock Net Delay (Source):      1.049ns (routing 0.171ns, distribution 0.878ns)
  Clock Net Delay (Destination): 1.077ns (routing 0.155ns, distribution 0.922ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock ftdi_clk fall edge)
                                                      5.000     5.000 f                       
    E13                                               0.000     5.000 f                       ftdi_clk_i (IN)
                         net (fo=0)                   0.000     5.000                         ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.552     5.552 f                       ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.552                         ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.552 f                       ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     5.888                         ftdi_clk_i_IBUF
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.916 f                       ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=272, routed)         1.049     6.965                         ft600_send_recv/CLK
    SLICE_X1Y146         FDCE                                         r  pblock_1             ft600_send_recv/ready_to_recieve_o_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X1Y146         FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     7.041 r  pblock_1             ft600_send_recv/ready_to_recieve_o_reg/Q
                         net (fo=71, routed)          0.972     8.014                         output_memory/ft600_ready_for_data
    SLICE_X22Y169        FDRE                                         r  pblock_1             output_memory/reciever_ready_wr_clk_reg/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r                       
    D19                                               0.000     0.000 r                       sysclk_p (IN)
                         net (fo=0)                   0.079     0.079                         clocking_gen.sys_clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     0.607 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.647                         clocking_gen.sys_clk/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.647 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.980                         clocking_gen.sys_clk/inst/clk_in1_sys_clk_mmcm
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.610 r  pblock_1             clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.825                         clocking_gen.sys_clk/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.849 r  pblock_1             clocking_gen.sys_clk/inst/clkout1_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=13652, routed)       1.077     2.926                         output_memory/clk_out1
    SLICE_X22Y169        FDRE                                         r  pblock_1             output_memory/reciever_ready_wr_clk_reg/C

Slack:                    inf
  Source:                 ft600_send_recv/ready_to_send_posedge_o_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gen_image_statistics.image_statistics_core/laplacian_core/dsp_add1_11b/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/DSP_ALU_INST/RSTCTRL
                            (rising edge-triggered cell DSP_ALU clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.584ns  (logic 0.160ns (6.191%)  route 2.424ns (93.809%))
  Logic Levels:           2  (BUFGCE=1 LUT2=1)
  Clock Path Skew:        0.990ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.923ns
    Source Clock Delay      (SCD):    1.932ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.081ns
    Phase Error              (PE):    0.071ns
  Clock Net Delay (Source):      1.016ns (routing 0.171ns, distribution 0.845ns)
  Clock Net Delay (Destination): 1.074ns (routing 0.155ns, distribution 0.919ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r                       
    E13                                               0.000     0.000 r                       ftdi_clk_i (IN)
                         net (fo=0)                   0.000     0.000                         ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.552     0.552 r                       ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.552                         ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.552 r                       ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     0.888                         ftdi_clk_i_IBUF
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.916 r                       ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=272, routed)         1.016     1.932                         ft600_send_recv/CLK
    SLICE_X0Y148         FDRE                                         r  pblock_1             ft600_send_recv/ready_to_send_posedge_o_reg_replica/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X0Y148         FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.081     2.013 r  pblock_1             ft600_send_recv/ready_to_send_posedge_o_reg_replica/Q
                         net (fo=12, routed)          0.599     2.612                         ft600_send_recv/data_in_valid_bufg_place_replica
    SLICE_X6Y129         LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.051     2.663 r  pblock_1             ft600_send_recv/pixel_counter_x[15]_i_2__2/O
                         net (fo=5, routed)           0.938     3.602                         ft600_send_recv/ready_to_send_posedge_o_reg_1_bufg_place
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.630 r  pblock_1             ft600_send_recv/pixel_counter_x[15]_i_2__2_bufg_place/O
                         net (fo=1294, routed)        0.887     4.517                         gen_image_statistics.image_statistics_core/laplacian_core/dsp_add1_11b/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/RSTCTRL
    DSP48E2_X1Y51        DSP_ALU                                      r  pblock_1             gen_image_statistics.image_statistics_core/laplacian_core/dsp_add1_11b/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/DSP_ALU_INST/RSTCTRL
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r                       
    D19                                               0.000     0.000 r                       sysclk_p (IN)
                         net (fo=0)                   0.079     0.079                         clocking_gen.sys_clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     0.607 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.647                         clocking_gen.sys_clk/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.647 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.980                         clocking_gen.sys_clk/inst/clk_in1_sys_clk_mmcm
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.610 r  pblock_1             clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.825                         clocking_gen.sys_clk/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.849 r  pblock_1             clocking_gen.sys_clk/inst/clkout1_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=13652, routed)       1.074     2.923                         gen_image_statistics.image_statistics_core/laplacian_core/dsp_add1_11b/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/CLK
    DSP48E2_X1Y51        DSP_ALU                                      r  pblock_1             gen_image_statistics.image_statistics_core/laplacian_core/dsp_add1_11b/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/DSP_ALU_INST/CLK

Slack:                    inf
  Source:                 ft600_send_recv/ready_to_send_posedge_o_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gen_image_statistics.image_statistics_core/laplacian_core/dsp_add2_11b/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/DSP_ALU_INST/RSTCTRL
                            (rising edge-triggered cell DSP_ALU clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.578ns  (logic 0.160ns (6.207%)  route 2.418ns (93.793%))
  Logic Levels:           2  (BUFGCE=1 LUT2=1)
  Clock Path Skew:        0.991ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.924ns
    Source Clock Delay      (SCD):    1.932ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.081ns
    Phase Error              (PE):    0.071ns
  Clock Net Delay (Source):      1.016ns (routing 0.171ns, distribution 0.845ns)
  Clock Net Delay (Destination): 1.075ns (routing 0.155ns, distribution 0.920ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r                       
    E13                                               0.000     0.000 r                       ftdi_clk_i (IN)
                         net (fo=0)                   0.000     0.000                         ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.552     0.552 r                       ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.552                         ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.552 r                       ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     0.888                         ftdi_clk_i_IBUF
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.916 r                       ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=272, routed)         1.016     1.932                         ft600_send_recv/CLK
    SLICE_X0Y148         FDRE                                         r  pblock_1             ft600_send_recv/ready_to_send_posedge_o_reg_replica/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X0Y148         FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.081     2.013 r  pblock_1             ft600_send_recv/ready_to_send_posedge_o_reg_replica/Q
                         net (fo=12, routed)          0.599     2.612                         ft600_send_recv/data_in_valid_bufg_place_replica
    SLICE_X6Y129         LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.051     2.663 r  pblock_1             ft600_send_recv/pixel_counter_x[15]_i_2__2/O
                         net (fo=5, routed)           0.938     3.602                         ft600_send_recv/ready_to_send_posedge_o_reg_1_bufg_place
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.630 r  pblock_1             ft600_send_recv/pixel_counter_x[15]_i_2__2_bufg_place/O
                         net (fo=1294, routed)        0.880     4.510                         gen_image_statistics.image_statistics_core/laplacian_core/dsp_add2_11b/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/RSTCTRL
    DSP48E2_X1Y50        DSP_ALU                                      r  pblock_1             gen_image_statistics.image_statistics_core/laplacian_core/dsp_add2_11b/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/DSP_ALU_INST/RSTCTRL
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r                       
    D19                                               0.000     0.000 r                       sysclk_p (IN)
                         net (fo=0)                   0.079     0.079                         clocking_gen.sys_clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     0.607 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.647                         clocking_gen.sys_clk/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.647 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.980                         clocking_gen.sys_clk/inst/clk_in1_sys_clk_mmcm
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.610 r  pblock_1             clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.825                         clocking_gen.sys_clk/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.849 r  pblock_1             clocking_gen.sys_clk/inst/clkout1_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=13652, routed)       1.075     2.924                         gen_image_statistics.image_statistics_core/laplacian_core/dsp_add2_11b/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/CLK
    DSP48E2_X1Y50        DSP_ALU                                      r  pblock_1             gen_image_statistics.image_statistics_core/laplacian_core/dsp_add2_11b/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/DSP_ALU_INST/CLK

Slack:                    inf
  Source:                 ft600_send_recv/ready_to_send_posedge_o_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gen_image_statistics.image_statistics_core/gradient_core/dsp1_tmp_reg[10]/CLR
                            (recovery check against rising-edge clock clk_out1_sys_clk_mmcm  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.543ns  (logic 0.160ns (6.291%)  route 2.383ns (93.709%))
  Logic Levels:           2  (BUFGCE=1 LUT2=1)
  Clock Path Skew:        1.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.932ns
    Source Clock Delay      (SCD):    1.932ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.081ns
    Phase Error              (PE):    0.071ns
  Clock Net Delay (Source):      1.016ns (routing 0.171ns, distribution 0.845ns)
  Clock Net Delay (Destination): 1.084ns (routing 0.155ns, distribution 0.929ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r                       
    E13                                               0.000     0.000 r                       ftdi_clk_i (IN)
                         net (fo=0)                   0.000     0.000                         ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.552     0.552 r                       ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.552                         ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.552 r                       ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     0.888                         ftdi_clk_i_IBUF
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.916 r                       ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=272, routed)         1.016     1.932                         ft600_send_recv/CLK
    SLICE_X0Y148         FDRE                                         r  pblock_1             ft600_send_recv/ready_to_send_posedge_o_reg_replica/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X0Y148         FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.081     2.013 f  pblock_1             ft600_send_recv/ready_to_send_posedge_o_reg_replica/Q
                         net (fo=12, routed)          0.599     2.612                         ft600_send_recv/data_in_valid_bufg_place_replica
    SLICE_X6Y129         LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.051     2.663 f  pblock_1             ft600_send_recv/pixel_counter_x[15]_i_2__2/O
                         net (fo=5, routed)           0.938     3.602                         ft600_send_recv/ready_to_send_posedge_o_reg_1_bufg_place
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.630 f  pblock_1             ft600_send_recv/pixel_counter_x[15]_i_2__2_bufg_place/O
                         net (fo=1294, routed)        0.846     4.476                         gen_image_statistics.image_statistics_core/gradient_core/sobel_x_px8_reg[0]_0
    SLICE_X16Y125        FDCE                                         f  pblock_1             gen_image_statistics.image_statistics_core/gradient_core/dsp1_tmp_reg[10]/CLR
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r                       
    D19                                               0.000     0.000 r                       sysclk_p (IN)
                         net (fo=0)                   0.079     0.079                         clocking_gen.sys_clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     0.607 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.647                         clocking_gen.sys_clk/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.647 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.980                         clocking_gen.sys_clk/inst/clk_in1_sys_clk_mmcm
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.610 r  pblock_1             clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.825                         clocking_gen.sys_clk/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.849 r  pblock_1             clocking_gen.sys_clk/inst/clkout1_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=13652, routed)       1.084     2.932                         gen_image_statistics.image_statistics_core/gradient_core/clk_out1
    SLICE_X16Y125        FDCE                                         r  pblock_1             gen_image_statistics.image_statistics_core/gradient_core/dsp1_tmp_reg[10]/C

Slack:                    inf
  Source:                 ft600_send_recv/ready_to_send_posedge_o_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gen_image_statistics.image_statistics_core/gradient_core/dsp1_tmp_reg[7]/CLR
                            (recovery check against rising-edge clock clk_out1_sys_clk_mmcm  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.543ns  (logic 0.160ns (6.291%)  route 2.383ns (93.709%))
  Logic Levels:           2  (BUFGCE=1 LUT2=1)
  Clock Path Skew:        1.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.932ns
    Source Clock Delay      (SCD):    1.932ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.081ns
    Phase Error              (PE):    0.071ns
  Clock Net Delay (Source):      1.016ns (routing 0.171ns, distribution 0.845ns)
  Clock Net Delay (Destination): 1.084ns (routing 0.155ns, distribution 0.929ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r                       
    E13                                               0.000     0.000 r                       ftdi_clk_i (IN)
                         net (fo=0)                   0.000     0.000                         ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.552     0.552 r                       ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.552                         ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.552 r                       ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     0.888                         ftdi_clk_i_IBUF
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.916 r                       ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=272, routed)         1.016     1.932                         ft600_send_recv/CLK
    SLICE_X0Y148         FDRE                                         r  pblock_1             ft600_send_recv/ready_to_send_posedge_o_reg_replica/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X0Y148         FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.081     2.013 f  pblock_1             ft600_send_recv/ready_to_send_posedge_o_reg_replica/Q
                         net (fo=12, routed)          0.599     2.612                         ft600_send_recv/data_in_valid_bufg_place_replica
    SLICE_X6Y129         LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.051     2.663 f  pblock_1             ft600_send_recv/pixel_counter_x[15]_i_2__2/O
                         net (fo=5, routed)           0.938     3.602                         ft600_send_recv/ready_to_send_posedge_o_reg_1_bufg_place
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.630 f  pblock_1             ft600_send_recv/pixel_counter_x[15]_i_2__2_bufg_place/O
                         net (fo=1294, routed)        0.846     4.476                         gen_image_statistics.image_statistics_core/gradient_core/sobel_x_px8_reg[0]_0
    SLICE_X16Y125        FDCE                                         f  pblock_1             gen_image_statistics.image_statistics_core/gradient_core/dsp1_tmp_reg[7]/CLR
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r                       
    D19                                               0.000     0.000 r                       sysclk_p (IN)
                         net (fo=0)                   0.079     0.079                         clocking_gen.sys_clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     0.607 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.647                         clocking_gen.sys_clk/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.647 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.980                         clocking_gen.sys_clk/inst/clk_in1_sys_clk_mmcm
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.610 r  pblock_1             clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.825                         clocking_gen.sys_clk/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.849 r  pblock_1             clocking_gen.sys_clk/inst/clkout1_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=13652, routed)       1.084     2.932                         gen_image_statistics.image_statistics_core/gradient_core/clk_out1
    SLICE_X16Y125        FDCE                                         r  pblock_1             gen_image_statistics.image_statistics_core/gradient_core/dsp1_tmp_reg[7]/C

Slack:                    inf
  Source:                 ft600_send_recv/ready_to_send_posedge_o_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gen_image_statistics.image_statistics_core/gradient_core/dsp2_tmp_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_sys_clk_mmcm  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.543ns  (logic 0.160ns (6.291%)  route 2.383ns (93.709%))
  Logic Levels:           2  (BUFGCE=1 LUT2=1)
  Clock Path Skew:        1.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.932ns
    Source Clock Delay      (SCD):    1.932ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.081ns
    Phase Error              (PE):    0.071ns
  Clock Net Delay (Source):      1.016ns (routing 0.171ns, distribution 0.845ns)
  Clock Net Delay (Destination): 1.084ns (routing 0.155ns, distribution 0.929ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r                       
    E13                                               0.000     0.000 r                       ftdi_clk_i (IN)
                         net (fo=0)                   0.000     0.000                         ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.552     0.552 r                       ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.552                         ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.552 r                       ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     0.888                         ftdi_clk_i_IBUF
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.916 r                       ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=272, routed)         1.016     1.932                         ft600_send_recv/CLK
    SLICE_X0Y148         FDRE                                         r  pblock_1             ft600_send_recv/ready_to_send_posedge_o_reg_replica/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X0Y148         FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.081     2.013 f  pblock_1             ft600_send_recv/ready_to_send_posedge_o_reg_replica/Q
                         net (fo=12, routed)          0.599     2.612                         ft600_send_recv/data_in_valid_bufg_place_replica
    SLICE_X6Y129         LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.051     2.663 f  pblock_1             ft600_send_recv/pixel_counter_x[15]_i_2__2/O
                         net (fo=5, routed)           0.938     3.602                         ft600_send_recv/ready_to_send_posedge_o_reg_1_bufg_place
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.630 f  pblock_1             ft600_send_recv/pixel_counter_x[15]_i_2__2_bufg_place/O
                         net (fo=1294, routed)        0.846     4.476                         gen_image_statistics.image_statistics_core/gradient_core/sobel_x_px8_reg[0]_0
    SLICE_X16Y125        FDCE                                         f  pblock_1             gen_image_statistics.image_statistics_core/gradient_core/dsp2_tmp_reg[3]/CLR
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r                       
    D19                                               0.000     0.000 r                       sysclk_p (IN)
                         net (fo=0)                   0.079     0.079                         clocking_gen.sys_clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     0.607 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.647                         clocking_gen.sys_clk/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.647 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.980                         clocking_gen.sys_clk/inst/clk_in1_sys_clk_mmcm
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.610 r  pblock_1             clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.825                         clocking_gen.sys_clk/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.849 r  pblock_1             clocking_gen.sys_clk/inst/clkout1_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=13652, routed)       1.084     2.932                         gen_image_statistics.image_statistics_core/gradient_core/clk_out1
    SLICE_X16Y125        FDCE                                         r  pblock_1             gen_image_statistics.image_statistics_core/gradient_core/dsp2_tmp_reg[3]/C

Slack:                    inf
  Source:                 ft600_send_recv/ready_to_send_posedge_o_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gen_image_statistics.image_statistics_core/gradient_core/dsp2_tmp_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_sys_clk_mmcm  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.543ns  (logic 0.160ns (6.291%)  route 2.383ns (93.709%))
  Logic Levels:           2  (BUFGCE=1 LUT2=1)
  Clock Path Skew:        1.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.932ns
    Source Clock Delay      (SCD):    1.932ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.081ns
    Phase Error              (PE):    0.071ns
  Clock Net Delay (Source):      1.016ns (routing 0.171ns, distribution 0.845ns)
  Clock Net Delay (Destination): 1.084ns (routing 0.155ns, distribution 0.929ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r                       
    E13                                               0.000     0.000 r                       ftdi_clk_i (IN)
                         net (fo=0)                   0.000     0.000                         ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.552     0.552 r                       ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.552                         ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.552 r                       ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     0.888                         ftdi_clk_i_IBUF
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.916 r                       ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=272, routed)         1.016     1.932                         ft600_send_recv/CLK
    SLICE_X0Y148         FDRE                                         r  pblock_1             ft600_send_recv/ready_to_send_posedge_o_reg_replica/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X0Y148         FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.081     2.013 f  pblock_1             ft600_send_recv/ready_to_send_posedge_o_reg_replica/Q
                         net (fo=12, routed)          0.599     2.612                         ft600_send_recv/data_in_valid_bufg_place_replica
    SLICE_X6Y129         LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.051     2.663 f  pblock_1             ft600_send_recv/pixel_counter_x[15]_i_2__2/O
                         net (fo=5, routed)           0.938     3.602                         ft600_send_recv/ready_to_send_posedge_o_reg_1_bufg_place
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.630 f  pblock_1             ft600_send_recv/pixel_counter_x[15]_i_2__2_bufg_place/O
                         net (fo=1294, routed)        0.846     4.476                         gen_image_statistics.image_statistics_core/gradient_core/sobel_x_px8_reg[0]_0
    SLICE_X16Y125        FDCE                                         f  pblock_1             gen_image_statistics.image_statistics_core/gradient_core/dsp2_tmp_reg[4]/CLR
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r                       
    D19                                               0.000     0.000 r                       sysclk_p (IN)
                         net (fo=0)                   0.079     0.079                         clocking_gen.sys_clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     0.607 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.647                         clocking_gen.sys_clk/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.647 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.980                         clocking_gen.sys_clk/inst/clk_in1_sys_clk_mmcm
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.610 r  pblock_1             clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.825                         clocking_gen.sys_clk/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.849 r  pblock_1             clocking_gen.sys_clk/inst/clkout1_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=13652, routed)       1.084     2.932                         gen_image_statistics.image_statistics_core/gradient_core/clk_out1
    SLICE_X16Y125        FDCE                                         r  pblock_1             gen_image_statistics.image_statistics_core/gradient_core/dsp2_tmp_reg[4]/C

Slack:                    inf
  Source:                 ft600_send_recv/ready_to_send_posedge_o_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gen_image_statistics.image_statistics_core/gradient_core/dsp2_tmp_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out1_sys_clk_mmcm  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.543ns  (logic 0.160ns (6.291%)  route 2.383ns (93.709%))
  Logic Levels:           2  (BUFGCE=1 LUT2=1)
  Clock Path Skew:        1.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.932ns
    Source Clock Delay      (SCD):    1.932ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.081ns
    Phase Error              (PE):    0.071ns
  Clock Net Delay (Source):      1.016ns (routing 0.171ns, distribution 0.845ns)
  Clock Net Delay (Destination): 1.084ns (routing 0.155ns, distribution 0.929ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r                       
    E13                                               0.000     0.000 r                       ftdi_clk_i (IN)
                         net (fo=0)                   0.000     0.000                         ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.552     0.552 r                       ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.552                         ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.552 r                       ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     0.888                         ftdi_clk_i_IBUF
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.916 r                       ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=272, routed)         1.016     1.932                         ft600_send_recv/CLK
    SLICE_X0Y148         FDRE                                         r  pblock_1             ft600_send_recv/ready_to_send_posedge_o_reg_replica/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X0Y148         FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.081     2.013 f  pblock_1             ft600_send_recv/ready_to_send_posedge_o_reg_replica/Q
                         net (fo=12, routed)          0.599     2.612                         ft600_send_recv/data_in_valid_bufg_place_replica
    SLICE_X6Y129         LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.051     2.663 f  pblock_1             ft600_send_recv/pixel_counter_x[15]_i_2__2/O
                         net (fo=5, routed)           0.938     3.602                         ft600_send_recv/ready_to_send_posedge_o_reg_1_bufg_place
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.630 f  pblock_1             ft600_send_recv/pixel_counter_x[15]_i_2__2_bufg_place/O
                         net (fo=1294, routed)        0.846     4.476                         gen_image_statistics.image_statistics_core/gradient_core/sobel_x_px8_reg[0]_0
    SLICE_X16Y125        FDCE                                         f  pblock_1             gen_image_statistics.image_statistics_core/gradient_core/dsp2_tmp_reg[5]/CLR
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r                       
    D19                                               0.000     0.000 r                       sysclk_p (IN)
                         net (fo=0)                   0.079     0.079                         clocking_gen.sys_clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     0.607 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.647                         clocking_gen.sys_clk/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.647 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.980                         clocking_gen.sys_clk/inst/clk_in1_sys_clk_mmcm
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.610 r  pblock_1             clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.825                         clocking_gen.sys_clk/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.849 r  pblock_1             clocking_gen.sys_clk/inst/clkout1_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=13652, routed)       1.084     2.932                         gen_image_statistics.image_statistics_core/gradient_core/clk_out1
    SLICE_X16Y125        FDCE                                         r  pblock_1             gen_image_statistics.image_statistics_core/gradient_core/dsp2_tmp_reg[5]/C

Slack:                    inf
  Source:                 ft600_send_recv/ready_to_send_posedge_o_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gen_image_statistics.image_statistics_core/gradient_core/dsp2_tmp_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out1_sys_clk_mmcm  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.543ns  (logic 0.160ns (6.291%)  route 2.383ns (93.709%))
  Logic Levels:           2  (BUFGCE=1 LUT2=1)
  Clock Path Skew:        1.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.932ns
    Source Clock Delay      (SCD):    1.932ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.081ns
    Phase Error              (PE):    0.071ns
  Clock Net Delay (Source):      1.016ns (routing 0.171ns, distribution 0.845ns)
  Clock Net Delay (Destination): 1.084ns (routing 0.155ns, distribution 0.929ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r                       
    E13                                               0.000     0.000 r                       ftdi_clk_i (IN)
                         net (fo=0)                   0.000     0.000                         ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.552     0.552 r                       ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.552                         ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.552 r                       ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     0.888                         ftdi_clk_i_IBUF
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.916 r                       ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=272, routed)         1.016     1.932                         ft600_send_recv/CLK
    SLICE_X0Y148         FDRE                                         r  pblock_1             ft600_send_recv/ready_to_send_posedge_o_reg_replica/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X0Y148         FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.081     2.013 f  pblock_1             ft600_send_recv/ready_to_send_posedge_o_reg_replica/Q
                         net (fo=12, routed)          0.599     2.612                         ft600_send_recv/data_in_valid_bufg_place_replica
    SLICE_X6Y129         LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.051     2.663 f  pblock_1             ft600_send_recv/pixel_counter_x[15]_i_2__2/O
                         net (fo=5, routed)           0.938     3.602                         ft600_send_recv/ready_to_send_posedge_o_reg_1_bufg_place
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.630 f  pblock_1             ft600_send_recv/pixel_counter_x[15]_i_2__2_bufg_place/O
                         net (fo=1294, routed)        0.846     4.476                         gen_image_statistics.image_statistics_core/gradient_core/sobel_x_px8_reg[0]_0
    SLICE_X16Y125        FDCE                                         f  pblock_1             gen_image_statistics.image_statistics_core/gradient_core/dsp2_tmp_reg[6]/CLR
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r                       
    D19                                               0.000     0.000 r                       sysclk_p (IN)
                         net (fo=0)                   0.079     0.079                         clocking_gen.sys_clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     0.607 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.647                         clocking_gen.sys_clk/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.647 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.980                         clocking_gen.sys_clk/inst/clk_in1_sys_clk_mmcm
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.610 r  pblock_1             clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.825                         clocking_gen.sys_clk/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.849 r  pblock_1             clocking_gen.sys_clk/inst/clkout1_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=13652, routed)       1.084     2.932                         gen_image_statistics.image_statistics_core/gradient_core/clk_out1
    SLICE_X16Y125        FDCE                                         r  pblock_1             gen_image_statistics.image_statistics_core/gradient_core/dsp2_tmp_reg[6]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.098ns  (logic 0.040ns (40.816%)  route 0.058ns (59.184%))
  Logic Levels:           0  
  Clock Path Skew:        0.469ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.417ns
    Source Clock Delay      (SCD):    0.948ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.081ns
    Phase Error              (PE):    0.071ns
  Clock Net Delay (Source):      0.593ns (routing 0.096ns, distribution 0.497ns)
  Clock Net Delay (Destination): 0.746ns (routing 0.108ns, distribution 0.638ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r                       
    E13                                               0.000     0.000 r                       ftdi_clk_i (IN)
                         net (fo=0)                   0.000     0.000                         ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.187     0.187 r                       ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.187                         ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.187 r                       ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.151     0.338                         ftdi_clk_i_IBUF
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.355 r                       ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=272, routed)         0.593     0.948                         input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X3Y143         FDRE                                         r  pblock_1             input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[9]/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X3Y143         FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.040     0.988 r  pblock_1             input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[9]/Q
                         net (fo=1, routed)           0.058     1.046                         input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[9]
    SLICE_X3Y144         FDRE                                         r  pblock_1             input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r                       
    D19                                               0.000     0.000 r                       sysclk_p (IN)
                         net (fo=0)                   0.100     0.100                         clocking_gen.sys_clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.509 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.559                         clocking_gen.sys_clk/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.781                         clocking_gen.sys_clk/inst/clk_in1_sys_clk_mmcm
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.486 r  pblock_1             clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.652                         clocking_gen.sys_clk/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.671 r  pblock_1             clocking_gen.sys_clk/inst/clkout1_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=13652, routed)       0.746     1.417                         input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X3Y144         FDRE                                         r  pblock_1             input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/C

Slack:                    inf
  Source:                 input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.126ns  (logic 0.039ns (30.952%)  route 0.087ns (69.048%))
  Logic Levels:           0  
  Clock Path Skew:        0.464ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.408ns
    Source Clock Delay      (SCD):    0.943ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.081ns
    Phase Error              (PE):    0.071ns
  Clock Net Delay (Source):      0.588ns (routing 0.096ns, distribution 0.492ns)
  Clock Net Delay (Destination): 0.737ns (routing 0.108ns, distribution 0.629ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r                       
    E13                                               0.000     0.000 r                       ftdi_clk_i (IN)
                         net (fo=0)                   0.000     0.000                         ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.187     0.187 r                       ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.187                         ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.187 r                       ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.151     0.338                         ftdi_clk_i_IBUF
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.355 r                       ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=272, routed)         0.588     0.943                         input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X2Y146         FDRE                                         r  pblock_1             input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[10]/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X2Y146         FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.039     0.982 r  pblock_1             input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[10]/Q
                         net (fo=1, routed)           0.087     1.069                         input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[10]
    SLICE_X2Y146         FDRE                                         r  pblock_1             input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][10]/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r                       
    D19                                               0.000     0.000 r                       sysclk_p (IN)
                         net (fo=0)                   0.100     0.100                         clocking_gen.sys_clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.509 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.559                         clocking_gen.sys_clk/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.781                         clocking_gen.sys_clk/inst/clk_in1_sys_clk_mmcm
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.486 r  pblock_1             clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.652                         clocking_gen.sys_clk/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.671 r  pblock_1             clocking_gen.sys_clk/inst/clkout1_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=13652, routed)       0.737     1.408                         input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X2Y146         FDRE                                         r  pblock_1             input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][10]/C

Slack:                    inf
  Source:                 input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.129ns  (logic 0.039ns (30.233%)  route 0.090ns (69.767%))
  Logic Levels:           0  
  Clock Path Skew:        0.474ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.422ns
    Source Clock Delay      (SCD):    0.948ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.081ns
    Phase Error              (PE):    0.071ns
  Clock Net Delay (Source):      0.593ns (routing 0.096ns, distribution 0.497ns)
  Clock Net Delay (Destination): 0.751ns (routing 0.108ns, distribution 0.643ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r                       
    E13                                               0.000     0.000 r                       ftdi_clk_i (IN)
                         net (fo=0)                   0.000     0.000                         ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.187     0.187 r                       ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.187                         ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.187 r                       ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.151     0.338                         ftdi_clk_i_IBUF
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.355 r                       ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=272, routed)         0.593     0.948                         input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X3Y143         FDRE                                         r  pblock_1             input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X3Y143         FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.039     0.987 r  pblock_1             input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.090     1.077                         input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[5]
    SLICE_X3Y143         FDRE                                         r  pblock_1             input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r                       
    D19                                               0.000     0.000 r                       sysclk_p (IN)
                         net (fo=0)                   0.100     0.100                         clocking_gen.sys_clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.509 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.559                         clocking_gen.sys_clk/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.781                         clocking_gen.sys_clk/inst/clk_in1_sys_clk_mmcm
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.486 r  pblock_1             clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.652                         clocking_gen.sys_clk/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.671 r  pblock_1             clocking_gen.sys_clk/inst/clkout1_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=13652, routed)       0.751     1.422                         input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X3Y143         FDRE                                         r  pblock_1             input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/C

Slack:                    inf
  Source:                 input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.129ns  (logic 0.039ns (30.233%)  route 0.090ns (69.767%))
  Logic Levels:           0  
  Clock Path Skew:        0.474ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.423ns
    Source Clock Delay      (SCD):    0.949ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.081ns
    Phase Error              (PE):    0.071ns
  Clock Net Delay (Source):      0.594ns (routing 0.096ns, distribution 0.498ns)
  Clock Net Delay (Destination): 0.752ns (routing 0.108ns, distribution 0.644ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r                       
    E13                                               0.000     0.000 r                       ftdi_clk_i (IN)
                         net (fo=0)                   0.000     0.000                         ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.187     0.187 r                       ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.187                         ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.187 r                       ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.151     0.338                         ftdi_clk_i_IBUF
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.355 r                       ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=272, routed)         0.594     0.949                         input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X3Y141         FDRE                                         r  pblock_1             input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X3Y141         FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.039     0.988 r  pblock_1             input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.090     1.078                         input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[3]
    SLICE_X3Y141         FDRE                                         r  pblock_1             input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r                       
    D19                                               0.000     0.000 r                       sysclk_p (IN)
                         net (fo=0)                   0.100     0.100                         clocking_gen.sys_clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.509 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.559                         clocking_gen.sys_clk/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.781                         clocking_gen.sys_clk/inst/clk_in1_sys_clk_mmcm
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.486 r  pblock_1             clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.652                         clocking_gen.sys_clk/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.671 r  pblock_1             clocking_gen.sys_clk/inst/clkout1_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=13652, routed)       0.752     1.423                         input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X3Y141         FDRE                                         r  pblock_1             input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C

Slack:                    inf
  Source:                 input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.138ns  (logic 0.039ns (28.261%)  route 0.099ns (71.739%))
  Logic Levels:           0  
  Clock Path Skew:        0.470ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.418ns
    Source Clock Delay      (SCD):    0.948ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.081ns
    Phase Error              (PE):    0.071ns
  Clock Net Delay (Source):      0.593ns (routing 0.096ns, distribution 0.497ns)
  Clock Net Delay (Destination): 0.747ns (routing 0.108ns, distribution 0.639ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r                       
    E13                                               0.000     0.000 r                       ftdi_clk_i (IN)
                         net (fo=0)                   0.000     0.000                         ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.187     0.187 r                       ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.187                         ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.187 r                       ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.151     0.338                         ftdi_clk_i_IBUF
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.355 r                       ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=272, routed)         0.593     0.948                         input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X3Y143         FDRE                                         r  pblock_1             input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X3Y143         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     0.987 r  pblock_1             input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.099     1.086                         input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[4]
    SLICE_X2Y143         FDRE                                         r  pblock_1             input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r                       
    D19                                               0.000     0.000 r                       sysclk_p (IN)
                         net (fo=0)                   0.100     0.100                         clocking_gen.sys_clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.509 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.559                         clocking_gen.sys_clk/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.781                         clocking_gen.sys_clk/inst/clk_in1_sys_clk_mmcm
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.486 r  pblock_1             clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.652                         clocking_gen.sys_clk/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.671 r  pblock_1             clocking_gen.sys_clk/inst/clkout1_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=13652, routed)       0.747     1.418                         input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X2Y143         FDRE                                         r  pblock_1             input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/C

Slack:                    inf
  Source:                 input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.140ns  (logic 0.039ns (27.857%)  route 0.101ns (72.143%))
  Logic Levels:           0  
  Clock Path Skew:        0.466ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.414ns
    Source Clock Delay      (SCD):    0.948ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.081ns
    Phase Error              (PE):    0.071ns
  Clock Net Delay (Source):      0.593ns (routing 0.096ns, distribution 0.497ns)
  Clock Net Delay (Destination): 0.743ns (routing 0.108ns, distribution 0.635ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r                       
    E13                                               0.000     0.000 r                       ftdi_clk_i (IN)
                         net (fo=0)                   0.000     0.000                         ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.187     0.187 r                       ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.187                         ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.187 r                       ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.151     0.338                         ftdi_clk_i_IBUF
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.355 r                       ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=272, routed)         0.593     0.948                         input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X3Y143         FDRE                                         r  pblock_1             input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[8]/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X3Y143         FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.039     0.987 r  pblock_1             input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[8]/Q
                         net (fo=1, routed)           0.101     1.088                         input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[8]
    SLICE_X2Y143         FDRE                                         r  pblock_1             input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r                       
    D19                                               0.000     0.000 r                       sysclk_p (IN)
                         net (fo=0)                   0.100     0.100                         clocking_gen.sys_clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.509 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.559                         clocking_gen.sys_clk/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.781                         clocking_gen.sys_clk/inst/clk_in1_sys_clk_mmcm
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.486 r  pblock_1             clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.652                         clocking_gen.sys_clk/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.671 r  pblock_1             clocking_gen.sys_clk/inst/clkout1_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=13652, routed)       0.743     1.414                         input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X2Y143         FDRE                                         r  pblock_1             input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/C

Slack:                    inf
  Source:                 input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.142ns  (logic 0.039ns (27.465%)  route 0.103ns (72.535%))
  Logic Levels:           0  
  Clock Path Skew:        0.474ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.423ns
    Source Clock Delay      (SCD):    0.949ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.081ns
    Phase Error              (PE):    0.071ns
  Clock Net Delay (Source):      0.594ns (routing 0.096ns, distribution 0.498ns)
  Clock Net Delay (Destination): 0.752ns (routing 0.108ns, distribution 0.644ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r                       
    E13                                               0.000     0.000 r                       ftdi_clk_i (IN)
                         net (fo=0)                   0.000     0.000                         ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.187     0.187 r                       ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.187                         ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.187 r                       ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.151     0.338                         ftdi_clk_i_IBUF
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.355 r                       ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=272, routed)         0.594     0.949                         input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X3Y141         FDRE                                         r  pblock_1             input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X3Y141         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     0.988 r  pblock_1             input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.103     1.091                         input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[2]
    SLICE_X3Y141         FDRE                                         r  pblock_1             input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r                       
    D19                                               0.000     0.000 r                       sysclk_p (IN)
                         net (fo=0)                   0.100     0.100                         clocking_gen.sys_clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.509 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.559                         clocking_gen.sys_clk/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.781                         clocking_gen.sys_clk/inst/clk_in1_sys_clk_mmcm
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.486 r  pblock_1             clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.652                         clocking_gen.sys_clk/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.671 r  pblock_1             clocking_gen.sys_clk/inst/clkout1_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=13652, routed)       0.752     1.423                         input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X3Y141         FDRE                                         r  pblock_1             input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C

Slack:                    inf
  Source:                 input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.145ns  (logic 0.039ns (26.897%)  route 0.106ns (73.103%))
  Logic Levels:           0  
  Clock Path Skew:        0.474ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.422ns
    Source Clock Delay      (SCD):    0.948ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.081ns
    Phase Error              (PE):    0.071ns
  Clock Net Delay (Source):      0.593ns (routing 0.096ns, distribution 0.497ns)
  Clock Net Delay (Destination): 0.751ns (routing 0.108ns, distribution 0.643ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r                       
    E13                                               0.000     0.000 r                       ftdi_clk_i (IN)
                         net (fo=0)                   0.000     0.000                         ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.187     0.187 r                       ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.187                         ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.187 r                       ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.151     0.338                         ftdi_clk_i_IBUF
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.355 r                       ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=272, routed)         0.593     0.948                         input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X3Y143         FDRE                                         r  pblock_1             input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X3Y143         FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.039     0.987 r  pblock_1             input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/Q
                         net (fo=1, routed)           0.106     1.093                         input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[6]
    SLICE_X3Y143         FDRE                                         r  pblock_1             input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r                       
    D19                                               0.000     0.000 r                       sysclk_p (IN)
                         net (fo=0)                   0.100     0.100                         clocking_gen.sys_clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.509 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.559                         clocking_gen.sys_clk/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.781                         clocking_gen.sys_clk/inst/clk_in1_sys_clk_mmcm
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.486 r  pblock_1             clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.652                         clocking_gen.sys_clk/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.671 r  pblock_1             clocking_gen.sys_clk/inst/clkout1_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=13652, routed)       0.751     1.422                         input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X3Y143         FDRE                                         r  pblock_1             input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/C

Slack:                    inf
  Source:                 input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDSE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.151ns  (logic 0.041ns (27.126%)  route 0.110ns (72.874%))
  Logic Levels:           0  
  Clock Path Skew:        0.483ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.430ns
    Source Clock Delay      (SCD):    0.947ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.081ns
    Phase Error              (PE):    0.071ns
  Clock Net Delay (Source):      0.592ns (routing 0.096ns, distribution 0.496ns)
  Clock Net Delay (Destination): 0.759ns (routing 0.108ns, distribution 0.651ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r                       
    E13                                               0.000     0.000 r                       ftdi_clk_i (IN)
                         net (fo=0)                   0.000     0.000                         ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.187     0.187 r                       ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.187                         ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.187 r                       ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.151     0.338                         ftdi_clk_i_IBUF
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.355 r                       ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=272, routed)         0.592     0.947                         input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X3Y139         FDSE                                         r  pblock_1             input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X3Y139         FDSE (Prop_DFF2_SLICEL_C_Q)
                                                      0.041     0.988 r  pblock_1             input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=37, routed)          0.110     1.098                         input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/src_in
    SLICE_X4Y140         FDRE                                         r  pblock_1             input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r                       
    D19                                               0.000     0.000 r                       sysclk_p (IN)
                         net (fo=0)                   0.100     0.100                         clocking_gen.sys_clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.509 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.559                         clocking_gen.sys_clk/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.781                         clocking_gen.sys_clk/inst/clk_in1_sys_clk_mmcm
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.486 r  pblock_1             clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.652                         clocking_gen.sys_clk/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.671 r  pblock_1             clocking_gen.sys_clk/inst/clkout1_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=13652, routed)       0.759     1.430                         input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/dest_clk
    SLICE_X4Y140         FDRE                                         r  pblock_1             input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.161ns  (logic 0.040ns (24.845%)  route 0.121ns (75.155%))
  Logic Levels:           0  
  Clock Path Skew:        0.466ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.414ns
    Source Clock Delay      (SCD):    0.948ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.081ns
    Phase Error              (PE):    0.071ns
  Clock Net Delay (Source):      0.593ns (routing 0.096ns, distribution 0.497ns)
  Clock Net Delay (Destination): 0.743ns (routing 0.108ns, distribution 0.635ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r                       
    E13                                               0.000     0.000 r                       ftdi_clk_i (IN)
                         net (fo=0)                   0.000     0.000                         ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.187     0.187 r                       ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.187                         ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.187 r                       ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.151     0.338                         ftdi_clk_i_IBUF
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.355 r                       ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=272, routed)         0.593     0.948                         input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X3Y143         FDRE                                         r  pblock_1             input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X3Y143         FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.040     0.988 r  pblock_1             input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.121     1.109                         input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[7]
    SLICE_X2Y143         FDRE                                         r  pblock_1             input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r                       
    D19                                               0.000     0.000 r                       sysclk_p (IN)
                         net (fo=0)                   0.100     0.100                         clocking_gen.sys_clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.509 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.559                         clocking_gen.sys_clk/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.781                         clocking_gen.sys_clk/inst/clk_in1_sys_clk_mmcm
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.486 r  pblock_1             clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.652                         clocking_gen.sys_clk/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.671 r  pblock_1             clocking_gen.sys_clk/inst/clkout1_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=13652, routed)       0.743     1.414                         input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X2Y143         FDRE                                         r  pblock_1             input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  ftdi_clk

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst_i
                            (input port)
  Destination:            input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.935ns  (logic 0.566ns (11.460%)  route 4.369ns (88.540%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT1=1)
  Clock Path Skew:        1.539ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.539ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.915ns (routing 0.155ns, distribution 0.760ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
    E22                                               0.000     0.000 f                       rst_i (IN)
                         net (fo=0)                   0.000     0.000                         rst_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.515     0.515 f                       rst_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.515                         rst_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.515 f                       rst_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=3400, routed)        3.896     4.410                         lossy_comp_core/core_2/row_dct/layer_2_delay/ftdi_rstn_o_OBUF
    SLICE_X4Y138         LUT1 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.051     4.461 r  pblock_1             lossy_comp_core/core_2/row_dct/layer_2_delay/shift_reg[0][1]_i_1/O
                         net (fo=2, routed)           0.473     4.935                         input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/src_rst
    SLICE_X2Y139         FDRE                                         r  pblock_1             input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r                       
    E13                                               0.000     0.000 r                       ftdi_clk_i (IN)
                         net (fo=0)                   0.000     0.000                         ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.302     0.302 r                       ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.302                         ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.302 r                       ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.298     0.600                         ftdi_clk_i_IBUF
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.624 r                       ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=272, routed)         0.915     1.539                         input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/dest_clk
    SLICE_X2Y139         FDRE                                         r  pblock_1             input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst_i
                            (input port)
  Destination:            input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.199ns  (logic 0.172ns (7.804%)  route 2.027ns (92.196%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT1=1)
  Clock Path Skew:        1.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.264ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 0.684ns (routing 0.108ns, distribution 0.576ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
    E22                                               0.000     0.000 f                       rst_i (IN)
                         net (fo=0)                   0.000     0.000                         rst_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.150     0.150 f                       rst_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.150                         rst_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.150 f                       rst_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=3400, routed)        1.838     1.987                         lossy_comp_core/core_2/row_dct/layer_2_delay/ftdi_rstn_o_OBUF
    SLICE_X4Y138         LUT1 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.022     2.009 r  pblock_1             lossy_comp_core/core_2/row_dct/layer_2_delay/shift_reg[0][1]_i_1/O
                         net (fo=2, routed)           0.190     2.199                         input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/src_rst
    SLICE_X2Y139         FDRE                                         r  pblock_1             input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r                       
    E13                                               0.000     0.000 r                       ftdi_clk_i (IN)
                         net (fo=0)                   0.000     0.000                         ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.372     0.372 r                       ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.372                         ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.372 r                       ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.189     0.561                         ftdi_clk_i_IBUF
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.580 r                       ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=272, routed)         0.684     1.264                         input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/dest_clk
    SLICE_X2Y139         FDRE                                         r  pblock_1             input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_sys_clk_mmcm
  To Clock:  ftdi_clk

Max Delay            31 Endpoints
Min Delay            31 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.247ns  (logic 0.076ns (30.760%)  route 0.171ns (69.240%))
  Logic Levels:           0  
  Clock Path Skew:        -0.957ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.547ns
    Source Clock Delay      (SCD):    2.504ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.081ns
    Phase Error              (PE):    0.071ns
  Clock Net Delay (Source):      1.186ns (routing 0.170ns, distribution 1.016ns)
  Clock Net Delay (Destination): 0.923ns (routing 0.155ns, distribution 0.768ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r                       
    D19                                               0.000     0.000 r                       sysclk_p (IN)
                         net (fo=0)                   0.100     0.100                         clocking_gen.sys_clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788                         clocking_gen.sys_clk/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.172                         clocking_gen.sys_clk/inst/clk_in1_sys_clk_mmcm
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.045 r  pblock_1             clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.290                         clocking_gen.sys_clk/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.318 r  pblock_1             clocking_gen.sys_clk/inst/clkout1_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=13652, routed)       1.186     2.504                         input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X4Y139         FDRE                                         r  pblock_1             input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X4Y139         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     2.580 r  pblock_1             input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=67, routed)          0.171     2.751                         input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/src_in
    SLICE_X4Y138         FDRE                                         r  pblock_1             input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r                       
    E13                                               0.000     0.000 r                       ftdi_clk_i (IN)
                         net (fo=0)                   0.000     0.000                         ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.302     0.302 r                       ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.302                         ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.302 r                       ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.298     0.600                         ftdi_clk_i_IBUF
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.624 r                       ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=272, routed)         0.923     1.547                         input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/dest_clk
    SLICE_X4Y138         FDRE                                         r  pblock_1             input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 gen_image_statistics.tile_selector/pixel_select_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ft600_send_recv/temp_LED_data_reg[0]/D
                            (falling edge-triggered cell FDCE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.392ns  (logic 0.205ns (14.728%)  route 1.187ns (85.272%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -1.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.528ns = ( 6.528 - 5.000 ) 
    Source Clock Delay      (SCD):    2.541ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.081ns
    Phase Error              (PE):    0.071ns
  Clock Net Delay (Source):      1.223ns (routing 0.170ns, distribution 1.053ns)
  Clock Net Delay (Destination): 0.904ns (routing 0.155ns, distribution 0.749ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r                       
    D19                                               0.000     0.000 r                       sysclk_p (IN)
                         net (fo=0)                   0.100     0.100                         clocking_gen.sys_clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788                         clocking_gen.sys_clk/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.172                         clocking_gen.sys_clk/inst/clk_in1_sys_clk_mmcm
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.045 r  pblock_1             clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.290                         clocking_gen.sys_clk/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.318 r  pblock_1             clocking_gen.sys_clk/inst/clkout1_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=13652, routed)       1.223     2.541                         gen_image_statistics.tile_selector/clk_out1
    SLICE_X7Y135         FDCE                                         r                       gen_image_statistics.tile_selector/pixel_select_reg/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X7Y135         FDCE (Prop_HFF2_SLICEL_C_Q)
                                                      0.080     2.621 f                       gen_image_statistics.tile_selector/pixel_select_reg/Q
                         net (fo=17, routed)          0.649     3.270                         output_memory/pixel_select
    SLICE_X3Y146         LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.089     3.359 r  pblock_1             output_memory/temp_LED_data[3]_i_2/O
                         net (fo=16, routed)          0.151     3.510                         output_memory/temp_LED_data[3]_i_2_n_0
    SLICE_X3Y142         LUT4 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.036     3.546 r  pblock_1             output_memory/temp_LED_data[0]_i_1/O
                         net (fo=2, routed)           0.387     3.932                         ft600_send_recv/reg_ftdi_data_output_reg[15]_1[0]
    SLICE_X1Y146         FDCE                                         r  pblock_1             ft600_send_recv/temp_LED_data_reg[0]/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock ftdi_clk fall edge)
                                                      5.000     5.000 f                       
    E13                                               0.000     5.000 f                       ftdi_clk_i (IN)
                         net (fo=0)                   0.000     5.000                         ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.302     5.302 f                       ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.302                         ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.302 f                       ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.298     5.600                         ftdi_clk_i_IBUF
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.624 f                       ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=272, routed)         0.904     6.528                         ft600_send_recv/CLK
    SLICE_X1Y146         FDCE                                         r  pblock_1             ft600_send_recv/temp_LED_data_reg[0]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 gen_image_statistics.tile_selector/pixel_select_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ft600_send_recv/temp_LED_data_reg[3]/D
                            (falling edge-triggered cell FDCE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.387ns  (logic 0.292ns (21.051%)  route 1.095ns (78.949%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.990ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.551ns = ( 6.551 - 5.000 ) 
    Source Clock Delay      (SCD):    2.541ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.081ns
    Phase Error              (PE):    0.071ns
  Clock Net Delay (Source):      1.223ns (routing 0.170ns, distribution 1.053ns)
  Clock Net Delay (Destination): 0.927ns (routing 0.155ns, distribution 0.772ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r                       
    D19                                               0.000     0.000 r                       sysclk_p (IN)
                         net (fo=0)                   0.100     0.100                         clocking_gen.sys_clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788                         clocking_gen.sys_clk/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.172                         clocking_gen.sys_clk/inst/clk_in1_sys_clk_mmcm
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.045 r  pblock_1             clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.290                         clocking_gen.sys_clk/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.318 r  pblock_1             clocking_gen.sys_clk/inst/clkout1_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=13652, routed)       1.223     2.541                         gen_image_statistics.tile_selector/clk_out1
    SLICE_X7Y135         FDCE                                         r                       gen_image_statistics.tile_selector/pixel_select_reg/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X7Y135         FDCE (Prop_HFF2_SLICEL_C_Q)
                                                      0.080     2.621 f                       gen_image_statistics.tile_selector/pixel_select_reg/Q
                         net (fo=17, routed)          0.649     3.270                         output_memory/pixel_select
    SLICE_X3Y146         LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.089     3.359 r  pblock_1             output_memory/temp_LED_data[3]_i_2/O
                         net (fo=16, routed)          0.243     3.602                         output_memory/temp_LED_data[3]_i_2_n_0
    SLICE_X3Y138         LUT4 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.123     3.725 r  pblock_1             output_memory/temp_LED_data[3]_i_1/O
                         net (fo=2, routed)           0.203     3.928                         ft600_send_recv/reg_ftdi_data_output_reg[15]_1[3]
    SLICE_X3Y138         FDCE                                         r  pblock_1             ft600_send_recv/temp_LED_data_reg[3]/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock ftdi_clk fall edge)
                                                      5.000     5.000 f                       
    E13                                               0.000     5.000 f                       ftdi_clk_i (IN)
                         net (fo=0)                   0.000     5.000                         ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.302     5.302 f                       ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.302                         ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.302 f                       ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.298     5.600                         ftdi_clk_i_IBUF
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.624 f                       ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=272, routed)         0.927     6.551                         ft600_send_recv/CLK
    SLICE_X3Y138         FDCE                                         r  pblock_1             ft600_send_recv/temp_LED_data_reg[3]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 gen_image_statistics.tile_selector/pixel_select_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ft600_send_recv/temp_LED_data_reg[2]/D
                            (falling edge-triggered cell FDCE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.375ns  (logic 0.220ns (15.998%)  route 1.155ns (84.002%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.990ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.551ns = ( 6.551 - 5.000 ) 
    Source Clock Delay      (SCD):    2.541ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.081ns
    Phase Error              (PE):    0.071ns
  Clock Net Delay (Source):      1.223ns (routing 0.170ns, distribution 1.053ns)
  Clock Net Delay (Destination): 0.927ns (routing 0.155ns, distribution 0.772ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r                       
    D19                                               0.000     0.000 r                       sysclk_p (IN)
                         net (fo=0)                   0.100     0.100                         clocking_gen.sys_clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788                         clocking_gen.sys_clk/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.172                         clocking_gen.sys_clk/inst/clk_in1_sys_clk_mmcm
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.045 r  pblock_1             clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.290                         clocking_gen.sys_clk/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.318 r  pblock_1             clocking_gen.sys_clk/inst/clkout1_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=13652, routed)       1.223     2.541                         gen_image_statistics.tile_selector/clk_out1
    SLICE_X7Y135         FDCE                                         r                       gen_image_statistics.tile_selector/pixel_select_reg/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X7Y135         FDCE (Prop_HFF2_SLICEL_C_Q)
                                                      0.080     2.621 f                       gen_image_statistics.tile_selector/pixel_select_reg/Q
                         net (fo=17, routed)          0.649     3.270                         output_memory/pixel_select
    SLICE_X3Y146         LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.089     3.359 r  pblock_1             output_memory/temp_LED_data[3]_i_2/O
                         net (fo=16, routed)          0.229     3.588                         output_memory/temp_LED_data[3]_i_2_n_0
    SLICE_X3Y138         LUT4 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.051     3.639 r  pblock_1             output_memory/temp_LED_data[2]_i_1/O
                         net (fo=2, routed)           0.277     3.916                         ft600_send_recv/reg_ftdi_data_output_reg[15]_1[2]
    SLICE_X3Y138         FDCE                                         r  pblock_1             ft600_send_recv/temp_LED_data_reg[2]/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock ftdi_clk fall edge)
                                                      5.000     5.000 f                       
    E13                                               0.000     5.000 f                       ftdi_clk_i (IN)
                         net (fo=0)                   0.000     5.000                         ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.302     5.302 f                       ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.302                         ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.302 f                       ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.298     5.600                         ftdi_clk_i_IBUF
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.624 f                       ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=272, routed)         0.927     6.551                         ft600_send_recv/CLK
    SLICE_X3Y138         FDCE                                         r  pblock_1             ft600_send_recv/temp_LED_data_reg[2]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 gen_image_statistics.tile_selector/pixel_select_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ft600_send_recv/reg_ftdi_data_output_reg[0]/D
                            (falling edge-triggered cell FDCE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.360ns  (logic 0.205ns (15.075%)  route 1.155ns (84.925%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -1.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.528ns = ( 6.528 - 5.000 ) 
    Source Clock Delay      (SCD):    2.541ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.081ns
    Phase Error              (PE):    0.071ns
  Clock Net Delay (Source):      1.223ns (routing 0.170ns, distribution 1.053ns)
  Clock Net Delay (Destination): 0.904ns (routing 0.155ns, distribution 0.749ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r                       
    D19                                               0.000     0.000 r                       sysclk_p (IN)
                         net (fo=0)                   0.100     0.100                         clocking_gen.sys_clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788                         clocking_gen.sys_clk/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.172                         clocking_gen.sys_clk/inst/clk_in1_sys_clk_mmcm
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.045 r  pblock_1             clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.290                         clocking_gen.sys_clk/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.318 r  pblock_1             clocking_gen.sys_clk/inst/clkout1_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=13652, routed)       1.223     2.541                         gen_image_statistics.tile_selector/clk_out1
    SLICE_X7Y135         FDCE                                         r                       gen_image_statistics.tile_selector/pixel_select_reg/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X7Y135         FDCE (Prop_HFF2_SLICEL_C_Q)
                                                      0.080     2.621 f                       gen_image_statistics.tile_selector/pixel_select_reg/Q
                         net (fo=17, routed)          0.649     3.270                         output_memory/pixel_select
    SLICE_X3Y146         LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.089     3.359 r  pblock_1             output_memory/temp_LED_data[3]_i_2/O
                         net (fo=16, routed)          0.151     3.510                         output_memory/temp_LED_data[3]_i_2_n_0
    SLICE_X3Y142         LUT4 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.036     3.546 r  pblock_1             output_memory/temp_LED_data[0]_i_1/O
                         net (fo=2, routed)           0.355     3.900                         ft600_send_recv/reg_ftdi_data_output_reg[15]_1[0]
    SLICE_X1Y142         FDCE                                         r  pblock_1             ft600_send_recv/reg_ftdi_data_output_reg[0]/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock ftdi_clk fall edge)
                                                      5.000     5.000 f                       
    E13                                               0.000     5.000 f                       ftdi_clk_i (IN)
                         net (fo=0)                   0.000     5.000                         ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.302     5.302 f                       ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.302                         ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.302 f                       ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.298     5.600                         ftdi_clk_i_IBUF
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.624 f                       ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=272, routed)         0.904     6.528                         ft600_send_recv/CLK
    SLICE_X1Y142         FDCE                                         r  pblock_1             ft600_send_recv/reg_ftdi_data_output_reg[0]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 gen_image_statistics.tile_selector/pixel_select_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ft600_send_recv/reg_ftdi_data_output_reg[1]/D
                            (falling edge-triggered cell FDCE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.341ns  (logic 0.269ns (20.057%)  route 1.072ns (79.943%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -1.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.528ns = ( 6.528 - 5.000 ) 
    Source Clock Delay      (SCD):    2.541ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.081ns
    Phase Error              (PE):    0.071ns
  Clock Net Delay (Source):      1.223ns (routing 0.170ns, distribution 1.053ns)
  Clock Net Delay (Destination): 0.904ns (routing 0.155ns, distribution 0.749ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r                       
    D19                                               0.000     0.000 r                       sysclk_p (IN)
                         net (fo=0)                   0.100     0.100                         clocking_gen.sys_clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788                         clocking_gen.sys_clk/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.172                         clocking_gen.sys_clk/inst/clk_in1_sys_clk_mmcm
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.045 r  pblock_1             clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.290                         clocking_gen.sys_clk/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.318 r  pblock_1             clocking_gen.sys_clk/inst/clkout1_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=13652, routed)       1.223     2.541                         gen_image_statistics.tile_selector/clk_out1
    SLICE_X7Y135         FDCE                                         r                       gen_image_statistics.tile_selector/pixel_select_reg/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X7Y135         FDCE (Prop_HFF2_SLICEL_C_Q)
                                                      0.080     2.621 f                       gen_image_statistics.tile_selector/pixel_select_reg/Q
                         net (fo=17, routed)          0.649     3.270                         output_memory/pixel_select
    SLICE_X3Y146         LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.089     3.359 r  pblock_1             output_memory/temp_LED_data[3]_i_2/O
                         net (fo=16, routed)          0.101     3.460                         output_memory/temp_LED_data[3]_i_2_n_0
    SLICE_X4Y146         LUT4 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.100     3.560 r  pblock_1             output_memory/temp_LED_data[1]_i_1/O
                         net (fo=2, routed)           0.322     3.882                         ft600_send_recv/reg_ftdi_data_output_reg[15]_1[1]
    SLICE_X1Y146         FDCE                                         r  pblock_1             ft600_send_recv/reg_ftdi_data_output_reg[1]/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock ftdi_clk fall edge)
                                                      5.000     5.000 f                       
    E13                                               0.000     5.000 f                       ftdi_clk_i (IN)
                         net (fo=0)                   0.000     5.000                         ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.302     5.302 f                       ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.302                         ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.302 f                       ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.298     5.600                         ftdi_clk_i_IBUF
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.624 f                       ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=272, routed)         0.904     6.528                         ft600_send_recv/CLK
    SLICE_X1Y146         FDCE                                         r  pblock_1             ft600_send_recv/reg_ftdi_data_output_reg[1]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 gen_image_statistics.tile_selector/pixel_select_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ft600_send_recv/reg_ftdi_data_output_reg[2]/D
                            (falling edge-triggered cell FDCE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.325ns  (logic 0.220ns (16.601%)  route 1.105ns (83.399%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.990ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.551ns = ( 6.551 - 5.000 ) 
    Source Clock Delay      (SCD):    2.541ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.081ns
    Phase Error              (PE):    0.071ns
  Clock Net Delay (Source):      1.223ns (routing 0.170ns, distribution 1.053ns)
  Clock Net Delay (Destination): 0.927ns (routing 0.155ns, distribution 0.772ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r                       
    D19                                               0.000     0.000 r                       sysclk_p (IN)
                         net (fo=0)                   0.100     0.100                         clocking_gen.sys_clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788                         clocking_gen.sys_clk/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.172                         clocking_gen.sys_clk/inst/clk_in1_sys_clk_mmcm
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.045 r  pblock_1             clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.290                         clocking_gen.sys_clk/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.318 r  pblock_1             clocking_gen.sys_clk/inst/clkout1_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=13652, routed)       1.223     2.541                         gen_image_statistics.tile_selector/clk_out1
    SLICE_X7Y135         FDCE                                         r                       gen_image_statistics.tile_selector/pixel_select_reg/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X7Y135         FDCE (Prop_HFF2_SLICEL_C_Q)
                                                      0.080     2.621 f                       gen_image_statistics.tile_selector/pixel_select_reg/Q
                         net (fo=17, routed)          0.649     3.270                         output_memory/pixel_select
    SLICE_X3Y146         LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.089     3.359 r  pblock_1             output_memory/temp_LED_data[3]_i_2/O
                         net (fo=16, routed)          0.229     3.588                         output_memory/temp_LED_data[3]_i_2_n_0
    SLICE_X3Y138         LUT4 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.051     3.639 r  pblock_1             output_memory/temp_LED_data[2]_i_1/O
                         net (fo=2, routed)           0.227     3.866                         ft600_send_recv/reg_ftdi_data_output_reg[15]_1[2]
    SLICE_X3Y138         FDCE                                         r  pblock_1             ft600_send_recv/reg_ftdi_data_output_reg[2]/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock ftdi_clk fall edge)
                                                      5.000     5.000 f                       
    E13                                               0.000     5.000 f                       ftdi_clk_i (IN)
                         net (fo=0)                   0.000     5.000                         ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.302     5.302 f                       ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.302                         ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.302 f                       ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.298     5.600                         ftdi_clk_i_IBUF
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.624 f                       ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=272, routed)         0.927     6.551                         ft600_send_recv/CLK
    SLICE_X3Y138         FDCE                                         r  pblock_1             ft600_send_recv/reg_ftdi_data_output_reg[2]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 gen_image_statistics.tile_selector/pixel_select_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ft600_send_recv/reg_ftdi_data_output_reg[3]/D
                            (falling edge-triggered cell FDCE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.294ns  (logic 0.292ns (22.564%)  route 1.002ns (77.436%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.990ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.551ns = ( 6.551 - 5.000 ) 
    Source Clock Delay      (SCD):    2.541ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.081ns
    Phase Error              (PE):    0.071ns
  Clock Net Delay (Source):      1.223ns (routing 0.170ns, distribution 1.053ns)
  Clock Net Delay (Destination): 0.927ns (routing 0.155ns, distribution 0.772ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r                       
    D19                                               0.000     0.000 r                       sysclk_p (IN)
                         net (fo=0)                   0.100     0.100                         clocking_gen.sys_clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788                         clocking_gen.sys_clk/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.172                         clocking_gen.sys_clk/inst/clk_in1_sys_clk_mmcm
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.045 r  pblock_1             clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.290                         clocking_gen.sys_clk/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.318 r  pblock_1             clocking_gen.sys_clk/inst/clkout1_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=13652, routed)       1.223     2.541                         gen_image_statistics.tile_selector/clk_out1
    SLICE_X7Y135         FDCE                                         r                       gen_image_statistics.tile_selector/pixel_select_reg/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X7Y135         FDCE (Prop_HFF2_SLICEL_C_Q)
                                                      0.080     2.621 f                       gen_image_statistics.tile_selector/pixel_select_reg/Q
                         net (fo=17, routed)          0.649     3.270                         output_memory/pixel_select
    SLICE_X3Y146         LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.089     3.359 r  pblock_1             output_memory/temp_LED_data[3]_i_2/O
                         net (fo=16, routed)          0.243     3.602                         output_memory/temp_LED_data[3]_i_2_n_0
    SLICE_X3Y138         LUT4 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.123     3.725 r  pblock_1             output_memory/temp_LED_data[3]_i_1/O
                         net (fo=2, routed)           0.110     3.835                         ft600_send_recv/reg_ftdi_data_output_reg[15]_1[3]
    SLICE_X3Y138         FDCE                                         r  pblock_1             ft600_send_recv/reg_ftdi_data_output_reg[3]/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock ftdi_clk fall edge)
                                                      5.000     5.000 f                       
    E13                                               0.000     5.000 f                       ftdi_clk_i (IN)
                         net (fo=0)                   0.000     5.000                         ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.302     5.302 f                       ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.302                         ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.302 f                       ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.298     5.600                         ftdi_clk_i_IBUF
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.624 f                       ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=272, routed)         0.927     6.551                         ft600_send_recv/CLK
    SLICE_X3Y138         FDCE                                         r  pblock_1             ft600_send_recv/reg_ftdi_data_output_reg[3]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 gen_image_statistics.tile_selector/pixel_select_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ft600_send_recv/temp_LED_data_reg[1]/D
                            (falling edge-triggered cell FDCE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.280ns  (logic 0.269ns (21.012%)  route 1.011ns (78.988%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -1.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.528ns = ( 6.528 - 5.000 ) 
    Source Clock Delay      (SCD):    2.541ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.081ns
    Phase Error              (PE):    0.071ns
  Clock Net Delay (Source):      1.223ns (routing 0.170ns, distribution 1.053ns)
  Clock Net Delay (Destination): 0.904ns (routing 0.155ns, distribution 0.749ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r                       
    D19                                               0.000     0.000 r                       sysclk_p (IN)
                         net (fo=0)                   0.100     0.100                         clocking_gen.sys_clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788                         clocking_gen.sys_clk/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.172                         clocking_gen.sys_clk/inst/clk_in1_sys_clk_mmcm
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.045 r  pblock_1             clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.290                         clocking_gen.sys_clk/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.318 r  pblock_1             clocking_gen.sys_clk/inst/clkout1_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=13652, routed)       1.223     2.541                         gen_image_statistics.tile_selector/clk_out1
    SLICE_X7Y135         FDCE                                         r                       gen_image_statistics.tile_selector/pixel_select_reg/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X7Y135         FDCE (Prop_HFF2_SLICEL_C_Q)
                                                      0.080     2.621 f                       gen_image_statistics.tile_selector/pixel_select_reg/Q
                         net (fo=17, routed)          0.649     3.270                         output_memory/pixel_select
    SLICE_X3Y146         LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.089     3.359 r  pblock_1             output_memory/temp_LED_data[3]_i_2/O
                         net (fo=16, routed)          0.101     3.460                         output_memory/temp_LED_data[3]_i_2_n_0
    SLICE_X4Y146         LUT4 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.100     3.560 r  pblock_1             output_memory/temp_LED_data[1]_i_1/O
                         net (fo=2, routed)           0.261     3.821                         ft600_send_recv/reg_ftdi_data_output_reg[15]_1[1]
    SLICE_X1Y146         FDCE                                         r  pblock_1             ft600_send_recv/temp_LED_data_reg[1]/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock ftdi_clk fall edge)
                                                      5.000     5.000 f                       
    E13                                               0.000     5.000 f                       ftdi_clk_i (IN)
                         net (fo=0)                   0.000     5.000                         ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.302     5.302 f                       ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.302                         ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.302 f                       ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.298     5.600                         ftdi_clk_i_IBUF
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.624 f                       ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=272, routed)         0.904     6.528                         ft600_send_recv/CLK
    SLICE_X1Y146         FDCE                                         r  pblock_1             ft600_send_recv/temp_LED_data_reg[1]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 gen_image_statistics.tile_selector/pixel_select_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ft600_send_recv/reg_ftdi_data_output_reg[7]/D
                            (falling edge-triggered cell FDCE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.255ns  (logic 0.259ns (20.645%)  route 0.996ns (79.355%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.992ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.549ns = ( 6.549 - 5.000 ) 
    Source Clock Delay      (SCD):    2.541ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.081ns
    Phase Error              (PE):    0.071ns
  Clock Net Delay (Source):      1.223ns (routing 0.170ns, distribution 1.053ns)
  Clock Net Delay (Destination): 0.925ns (routing 0.155ns, distribution 0.770ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r                       
    D19                                               0.000     0.000 r                       sysclk_p (IN)
                         net (fo=0)                   0.100     0.100                         clocking_gen.sys_clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788                         clocking_gen.sys_clk/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.172                         clocking_gen.sys_clk/inst/clk_in1_sys_clk_mmcm
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.045 r  pblock_1             clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.290                         clocking_gen.sys_clk/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.318 r  pblock_1             clocking_gen.sys_clk/inst/clkout1_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=13652, routed)       1.223     2.541                         gen_image_statistics.tile_selector/clk_out1
    SLICE_X7Y135         FDCE                                         r                       gen_image_statistics.tile_selector/pixel_select_reg/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X7Y135         FDCE (Prop_HFF2_SLICEL_C_Q)
                                                      0.080     2.621 f                       gen_image_statistics.tile_selector/pixel_select_reg/Q
                         net (fo=17, routed)          0.649     3.270                         output_memory/pixel_select
    SLICE_X3Y146         LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.089     3.359 r  pblock_1             output_memory/temp_LED_data[3]_i_2/O
                         net (fo=16, routed)          0.298     3.657                         output_memory/temp_LED_data[3]_i_2_n_0
    SLICE_X3Y138         LUT4 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.090     3.747 r  pblock_1             output_memory/reg_ftdi_data_output[7]_i_1/O
                         net (fo=1, routed)           0.048     3.795                         ft600_send_recv/reg_ftdi_data_output_reg[15]_1[7]
    SLICE_X3Y138         FDCE                                         r  pblock_1             ft600_send_recv/reg_ftdi_data_output_reg[7]/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock ftdi_clk fall edge)
                                                      5.000     5.000 f                       
    E13                                               0.000     5.000 f                       ftdi_clk_i (IN)
                         net (fo=0)                   0.000     5.000                         ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.302     5.302 f                       ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.302                         ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.302 f                       ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.298     5.600                         ftdi_clk_i_IBUF
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.624 f                       ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=272, routed)         0.925     6.549                         ft600_send_recv/CLK
    SLICE_X3Y138         FDCE                                         r  pblock_1             ft600_send_recv/reg_ftdi_data_output_reg[7]/C  (IS_INVERTED)





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.111ns  (logic 0.038ns (34.122%)  route 0.073ns (65.878%))
  Logic Levels:           0  
  Clock Path Skew:        -0.411ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.265ns
    Source Clock Delay      (SCD):    1.675ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.081ns
    Phase Error              (PE):    0.071ns
  Clock Net Delay (Source):      0.664ns (routing 0.096ns, distribution 0.568ns)
  Clock Net Delay (Destination): 0.684ns (routing 0.108ns, distribution 0.576ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r                       
    D19                                               0.000     0.000 r                       sysclk_p (IN)
                         net (fo=0)                   0.079     0.079                         clocking_gen.sys_clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304     0.383 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.423                         clocking_gen.sys_clk/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.423 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.619                         clocking_gen.sys_clk/inst/clk_in1_sys_clk_mmcm
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.849 r  pblock_1             clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.995                         clocking_gen.sys_clk/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.012 r  pblock_1             clocking_gen.sys_clk/inst/clkout1_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=13652, routed)       0.664     1.675                         input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X4Y139         FDRE                                         r  pblock_1             input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X4Y139         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     1.713 r  pblock_1             input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=67, routed)          0.073     1.786                         input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/src_in
    SLICE_X4Y138         FDRE                                         r  pblock_1             input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r                       
    E13                                               0.000     0.000 r                       ftdi_clk_i (IN)
                         net (fo=0)                   0.000     0.000                         ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.372     0.372 r                       ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.372                         ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.372 r                       ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.189     0.561                         ftdi_clk_i_IBUF
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.580 r                       ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=272, routed)         0.684     1.265                         input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/dest_clk
    SLICE_X4Y138         FDRE                                         r  pblock_1             input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.103ns  (logic 0.041ns (39.806%)  route 0.062ns (60.194%))
  Logic Levels:           0  
  Clock Path Skew:        -0.420ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.265ns
    Source Clock Delay      (SCD):    1.684ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.081ns
    Phase Error              (PE):    0.071ns
  Clock Net Delay (Source):      0.673ns (routing 0.096ns, distribution 0.577ns)
  Clock Net Delay (Destination): 0.684ns (routing 0.108ns, distribution 0.576ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r                       
    D19                                               0.000     0.000 r                       sysclk_p (IN)
                         net (fo=0)                   0.079     0.079                         clocking_gen.sys_clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304     0.383 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.423                         clocking_gen.sys_clk/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.423 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.619                         clocking_gen.sys_clk/inst/clk_in1_sys_clk_mmcm
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.849 r  pblock_1             clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.995                         clocking_gen.sys_clk/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.012 r  pblock_1             clocking_gen.sys_clk/inst/clkout1_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=13652, routed)       0.673     1.684                         input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X5Y143         FDRE                                         r  pblock_1             input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X5Y143         FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.041     1.725 r  pblock_1             input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.062     1.787                         input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[5]
    SLICE_X5Y144         FDRE                                         r  pblock_1             input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r                       
    E13                                               0.000     0.000 r                       ftdi_clk_i (IN)
                         net (fo=0)                   0.000     0.000                         ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.372     0.372 r                       ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.372                         ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.372 r                       ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.189     0.561                         ftdi_clk_i_IBUF
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.580 r                       ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=272, routed)         0.684     1.265                         input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X5Y144         FDRE                                         r  pblock_1             input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/C

Slack:                    inf
  Source:                 input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
                            (rising edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.103ns  (logic 0.040ns (38.835%)  route 0.063ns (61.165%))
  Logic Levels:           0  
  Clock Path Skew:        -0.418ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.267ns
    Source Clock Delay      (SCD):    1.684ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.081ns
    Phase Error              (PE):    0.071ns
  Clock Net Delay (Source):      0.673ns (routing 0.096ns, distribution 0.577ns)
  Clock Net Delay (Destination): 0.686ns (routing 0.108ns, distribution 0.578ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r                       
    D19                                               0.000     0.000 r                       sysclk_p (IN)
                         net (fo=0)                   0.079     0.079                         clocking_gen.sys_clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304     0.383 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.423                         clocking_gen.sys_clk/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.423 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.619                         clocking_gen.sys_clk/inst/clk_in1_sys_clk_mmcm
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.849 r  pblock_1             clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.995                         clocking_gen.sys_clk/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.012 r  pblock_1             clocking_gen.sys_clk/inst/clkout1_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=13652, routed)       0.673     1.684                         input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X5Y143         FDRE                                         r  pblock_1             input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[8]/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X5Y143         FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.040     1.724 r  pblock_1             input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[8]/Q
                         net (fo=1, routed)           0.063     1.787                         input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[8]
    SLICE_X5Y144         FDRE                                         r  pblock_1             input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r                       
    E13                                               0.000     0.000 r                       ftdi_clk_i (IN)
                         net (fo=0)                   0.000     0.000                         ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.372     0.372 r                       ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.372                         ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.372 r                       ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.189     0.561                         ftdi_clk_i_IBUF
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.580 r                       ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=272, routed)         0.686     1.267                         input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X5Y144         FDRE                                         r  pblock_1             input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/C

Slack:                    inf
  Source:                 input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.127ns  (logic 0.039ns (30.709%)  route 0.088ns (69.291%))
  Logic Levels:           0  
  Clock Path Skew:        -0.420ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.265ns
    Source Clock Delay      (SCD):    1.684ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.081ns
    Phase Error              (PE):    0.071ns
  Clock Net Delay (Source):      0.673ns (routing 0.096ns, distribution 0.577ns)
  Clock Net Delay (Destination): 0.684ns (routing 0.108ns, distribution 0.576ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r                       
    D19                                               0.000     0.000 r                       sysclk_p (IN)
                         net (fo=0)                   0.079     0.079                         clocking_gen.sys_clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304     0.383 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.423                         clocking_gen.sys_clk/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.423 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.619                         clocking_gen.sys_clk/inst/clk_in1_sys_clk_mmcm
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.849 r  pblock_1             clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.995                         clocking_gen.sys_clk/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.012 r  pblock_1             clocking_gen.sys_clk/inst/clkout1_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=13652, routed)       0.673     1.684                         input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X5Y143         FDRE                                         r  pblock_1             input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X5Y143         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.039     1.723 r  pblock_1             input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.088     1.811                         input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[4]
    SLICE_X5Y144         FDRE                                         r  pblock_1             input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r                       
    E13                                               0.000     0.000 r                       ftdi_clk_i (IN)
                         net (fo=0)                   0.000     0.000                         ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.372     0.372 r                       ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.372                         ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.372 r                       ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.189     0.561                         ftdi_clk_i_IBUF
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.580 r                       ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=272, routed)         0.684     1.265                         input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X5Y144         FDRE                                         r  pblock_1             input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/C

Slack:                    inf
  Source:                 input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.150ns  (logic 0.039ns (26.000%)  route 0.111ns (74.000%))
  Logic Levels:           0  
  Clock Path Skew:        -0.409ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.254ns
    Source Clock Delay      (SCD):    1.664ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.081ns
    Phase Error              (PE):    0.071ns
  Clock Net Delay (Source):      0.652ns (routing 0.096ns, distribution 0.556ns)
  Clock Net Delay (Destination): 0.674ns (routing 0.108ns, distribution 0.566ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r                       
    D19                                               0.000     0.000 r                       sysclk_p (IN)
                         net (fo=0)                   0.079     0.079                         clocking_gen.sys_clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304     0.383 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.423                         clocking_gen.sys_clk/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.423 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.619                         clocking_gen.sys_clk/inst/clk_in1_sys_clk_mmcm
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.849 r  pblock_1             clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.995                         clocking_gen.sys_clk/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.012 r  pblock_1             clocking_gen.sys_clk/inst/clkout1_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=13652, routed)       0.652     1.664                         input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X3Y144         FDRE                                         r  pblock_1             input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X3Y144         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     1.703 r  pblock_1             input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.111     1.814                         input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[0]
    SLICE_X3Y144         FDRE                                         r  pblock_1             input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r                       
    E13                                               0.000     0.000 r                       ftdi_clk_i (IN)
                         net (fo=0)                   0.000     0.000                         ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.372     0.372 r                       ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.372                         ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.372 r                       ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.189     0.561                         ftdi_clk_i_IBUF
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.580 r                       ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=272, routed)         0.674     1.254                         input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X3Y144         FDRE                                         r  pblock_1             input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C

Slack:                    inf
  Source:                 input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.154ns  (logic 0.040ns (25.974%)  route 0.114ns (74.026%))
  Logic Levels:           0  
  Clock Path Skew:        -0.401ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.263ns
    Source Clock Delay      (SCD):    1.664ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.081ns
    Phase Error              (PE):    0.071ns
  Clock Net Delay (Source):      0.652ns (routing 0.096ns, distribution 0.556ns)
  Clock Net Delay (Destination): 0.682ns (routing 0.108ns, distribution 0.574ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r                       
    D19                                               0.000     0.000 r                       sysclk_p (IN)
                         net (fo=0)                   0.079     0.079                         clocking_gen.sys_clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304     0.383 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.423                         clocking_gen.sys_clk/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.423 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.619                         clocking_gen.sys_clk/inst/clk_in1_sys_clk_mmcm
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.849 r  pblock_1             clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.995                         clocking_gen.sys_clk/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.012 r  pblock_1             clocking_gen.sys_clk/inst/clkout1_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=13652, routed)       0.652     1.664                         input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X3Y144         FDRE                                         r  pblock_1             input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X3Y144         FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.040     1.704 r  pblock_1             input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.114     1.818                         input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[3]
    SLICE_X4Y142         FDRE                                         r  pblock_1             input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r                       
    E13                                               0.000     0.000 r                       ftdi_clk_i (IN)
                         net (fo=0)                   0.000     0.000                         ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.372     0.372 r                       ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.372                         ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.372 r                       ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.189     0.561                         ftdi_clk_i_IBUF
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.580 r                       ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=272, routed)         0.682     1.263                         input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X4Y142         FDRE                                         r  pblock_1             input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C

Slack:                    inf
  Source:                 input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.156ns  (logic 0.039ns (25.000%)  route 0.117ns (75.000%))
  Logic Levels:           0  
  Clock Path Skew:        -0.403ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.261ns
    Source Clock Delay      (SCD):    1.664ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.081ns
    Phase Error              (PE):    0.071ns
  Clock Net Delay (Source):      0.652ns (routing 0.096ns, distribution 0.556ns)
  Clock Net Delay (Destination): 0.680ns (routing 0.108ns, distribution 0.572ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r                       
    D19                                               0.000     0.000 r                       sysclk_p (IN)
                         net (fo=0)                   0.079     0.079                         clocking_gen.sys_clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304     0.383 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.423                         clocking_gen.sys_clk/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.423 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.619                         clocking_gen.sys_clk/inst/clk_in1_sys_clk_mmcm
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.849 r  pblock_1             clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.995                         clocking_gen.sys_clk/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.012 r  pblock_1             clocking_gen.sys_clk/inst/clkout1_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=13652, routed)       0.652     1.664                         input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X3Y144         FDRE                                         r  pblock_1             input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X3Y144         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     1.703 r  pblock_1             input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.117     1.820                         input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[2]
    SLICE_X3Y141         FDRE                                         r  pblock_1             input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r                       
    E13                                               0.000     0.000 r                       ftdi_clk_i (IN)
                         net (fo=0)                   0.000     0.000                         ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.372     0.372 r                       ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.372                         ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.372 r                       ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.189     0.561                         ftdi_clk_i_IBUF
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.580 r                       ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=272, routed)         0.680     1.261                         input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X3Y141         FDRE                                         r  pblock_1             input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C

Slack:                    inf
  Source:                 input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.174ns  (logic 0.041ns (23.563%)  route 0.133ns (76.437%))
  Logic Levels:           0  
  Clock Path Skew:        -0.409ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.254ns
    Source Clock Delay      (SCD):    1.664ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.081ns
    Phase Error              (PE):    0.071ns
  Clock Net Delay (Source):      0.652ns (routing 0.096ns, distribution 0.556ns)
  Clock Net Delay (Destination): 0.674ns (routing 0.108ns, distribution 0.566ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r                       
    D19                                               0.000     0.000 r                       sysclk_p (IN)
                         net (fo=0)                   0.079     0.079                         clocking_gen.sys_clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304     0.383 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.423                         clocking_gen.sys_clk/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.423 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.619                         clocking_gen.sys_clk/inst/clk_in1_sys_clk_mmcm
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.849 r  pblock_1             clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.995                         clocking_gen.sys_clk/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.012 r  pblock_1             clocking_gen.sys_clk/inst/clkout1_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=13652, routed)       0.652     1.664                         input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X3Y144         FDRE                                         r  pblock_1             input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X3Y144         FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.041     1.705 r  pblock_1             input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.133     1.838                         input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[1]
    SLICE_X3Y144         FDRE                                         r  pblock_1             input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r                       
    E13                                               0.000     0.000 r                       ftdi_clk_i (IN)
                         net (fo=0)                   0.000     0.000                         ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.372     0.372 r                       ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.372                         ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.372 r                       ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.189     0.561                         ftdi_clk_i_IBUF
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.580 r                       ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=272, routed)         0.674     1.254                         input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X3Y144         FDRE                                         r  pblock_1             input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C

Slack:                    inf
  Source:                 input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
                            (rising edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.165ns  (logic 0.039ns (23.636%)  route 0.126ns (76.364%))
  Logic Levels:           0  
  Clock Path Skew:        -0.423ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.259ns
    Source Clock Delay      (SCD):    1.683ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.081ns
    Phase Error              (PE):    0.071ns
  Clock Net Delay (Source):      0.671ns (routing 0.096ns, distribution 0.575ns)
  Clock Net Delay (Destination): 0.679ns (routing 0.108ns, distribution 0.571ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r                       
    D19                                               0.000     0.000 r                       sysclk_p (IN)
                         net (fo=0)                   0.079     0.079                         clocking_gen.sys_clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304     0.383 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.423                         clocking_gen.sys_clk/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.423 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.619                         clocking_gen.sys_clk/inst/clk_in1_sys_clk_mmcm
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.849 r  pblock_1             clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.995                         clocking_gen.sys_clk/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.012 r  pblock_1             clocking_gen.sys_clk/inst/clkout1_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=13652, routed)       0.671     1.683                         input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X7Y143         FDRE                                         r  pblock_1             input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[9]/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X7Y143         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     1.722 r  pblock_1             input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[9]/Q
                         net (fo=1, routed)           0.126     1.848                         input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[9]
    SLICE_X7Y143         FDRE                                         r  pblock_1             input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r                       
    E13                                               0.000     0.000 r                       ftdi_clk_i (IN)
                         net (fo=0)                   0.000     0.000                         ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.372     0.372 r                       ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.372                         ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.372 r                       ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.189     0.561                         ftdi_clk_i_IBUF
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.580 r                       ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=272, routed)         0.679     1.259                         input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X7Y143         FDRE                                         r  pblock_1             input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/C

Slack:                    inf
  Source:                 input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.176ns  (logic 0.039ns (22.159%)  route 0.137ns (77.841%))
  Logic Levels:           0  
  Clock Path Skew:        -0.425ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.259ns
    Source Clock Delay      (SCD):    1.684ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.081ns
    Phase Error              (PE):    0.071ns
  Clock Net Delay (Source):      0.673ns (routing 0.096ns, distribution 0.577ns)
  Clock Net Delay (Destination): 0.679ns (routing 0.108ns, distribution 0.571ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r                       
    D19                                               0.000     0.000 r                       sysclk_p (IN)
                         net (fo=0)                   0.079     0.079                         clocking_gen.sys_clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304     0.383 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.423                         clocking_gen.sys_clk/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.423 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.619                         clocking_gen.sys_clk/inst/clk_in1_sys_clk_mmcm
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.849 r  pblock_1             clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.995                         clocking_gen.sys_clk/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.012 r  pblock_1             clocking_gen.sys_clk/inst/clkout1_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=13652, routed)       0.673     1.684                         input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X5Y143         FDRE                                         r  pblock_1             input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X5Y143         FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.039     1.723 r  pblock_1             input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.137     1.860                         input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[7]
    SLICE_X7Y143         FDRE                                         r  pblock_1             input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r                       
    E13                                               0.000     0.000 r                       ftdi_clk_i (IN)
                         net (fo=0)                   0.000     0.000                         ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.372     0.372 r                       ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.372                         ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.372 r                       ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.189     0.561                         ftdi_clk_i_IBUF
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.580 r                       ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=272, routed)         0.679     1.259                         input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X7Y143         FDRE                                         r  pblock_1             input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst_i
                            (input port)
  Destination:            ftdi_rstn_o
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.514ns  (logic 1.452ns (26.331%)  route 4.062ns (73.669%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 r  rst_i (IN)
                         net (fo=0)                   0.000     0.000    rst_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.515     0.515 r  rst_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.515    rst_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.515 r  rst_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=3400, routed)        4.062     4.577    ftdi_rstn_o_OBUF
    E10                  OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.937     5.514 r  ftdi_rstn_o_OBUF_inst/O
                         net (fo=0)                   0.000     5.514    ftdi_rstn_o
    E10                                                               r  ftdi_rstn_o (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst_i
                            (input port)
  Destination:            ftdi_rstn_o
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.456ns  (logic 0.579ns (23.558%)  route 1.877ns (76.442%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 r  rst_i (IN)
                         net (fo=0)                   0.000     0.000    rst_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.150     0.150 r  rst_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.150    rst_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.150 r  rst_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=3400, routed)        1.877     2.027    ftdi_rstn_o_OBUF
    E10                  OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.429     2.456 r  ftdi_rstn_o_OBUF_inst/O
                         net (fo=0)                   0.000     2.456    ftdi_rstn_o
    E10                                                               r  ftdi_rstn_o (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  ftdi_clk
  To Clock:  

Max Delay             4 Endpoints
Min Delay             4 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ft600_send_recv/reg_LED_data_out_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_o[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.070ns  (logic 0.802ns (38.734%)  route 1.268ns (61.266%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.051ns (routing 0.171ns, distribution 0.880ns)

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock ftdi_clk fall edge)
                                                      5.000     5.000 f                       
    E13                                               0.000     5.000 f                       ftdi_clk_i (IN)
                         net (fo=0)                   0.000     5.000                         ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.552     5.552 f                       ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.552                         ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.552 f                       ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     5.888                         ftdi_clk_i_IBUF
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.916 f                       ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=272, routed)         1.051     6.967                         ft600_send_recv/CLK
    SLICE_X1Y146         FDCE                                         r  pblock_1             ft600_send_recv/reg_LED_data_out_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X1Y146         FDCE (Prop_AFF_SLICEM_C_Q)
                                                      0.077     7.044 r  pblock_1             ft600_send_recv/reg_LED_data_out_reg[3]/Q
                         net (fo=1, routed)           1.268     8.312                         led_o_OBUF[3]
    G11                  OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.725     9.037 r                       led_o_OBUF[3]_inst/O
                         net (fo=0)                   0.000     9.037                         led_o[3]
    G11                                                               r                       led_o[3] (OUT)
  -------------------------------------------------------------------    ----------------------------------------

Slack:                    inf
  Source:                 ft600_send_recv/reg_LED_data_out_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_o[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.048ns  (logic 0.793ns (38.724%)  route 1.255ns (61.276%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.051ns (routing 0.171ns, distribution 0.880ns)

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock ftdi_clk fall edge)
                                                      5.000     5.000 f                       
    E13                                               0.000     5.000 f                       ftdi_clk_i (IN)
                         net (fo=0)                   0.000     5.000                         ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.552     5.552 f                       ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.552                         ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.552 f                       ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     5.888                         ftdi_clk_i_IBUF
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.916 f                       ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=272, routed)         1.051     6.967                         ft600_send_recv/CLK
    SLICE_X1Y146         FDCE                                         r  pblock_1             ft600_send_recv/reg_LED_data_out_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X1Y146         FDCE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     7.045 r  pblock_1             ft600_send_recv/reg_LED_data_out_reg[0]/Q
                         net (fo=1, routed)           1.255     8.300                         led_o_OBUF[0]
    H11                  OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.715     9.015 r                       led_o_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.015                         led_o[0]
    H11                                                               r                       led_o[0] (OUT)
  -------------------------------------------------------------------    ----------------------------------------

Slack:                    inf
  Source:                 ft600_send_recv/reg_LED_data_out_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_o[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.042ns  (logic 0.799ns (39.126%)  route 1.243ns (60.874%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.051ns (routing 0.171ns, distribution 0.880ns)

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock ftdi_clk fall edge)
                                                      5.000     5.000 f                       
    E13                                               0.000     5.000 f                       ftdi_clk_i (IN)
                         net (fo=0)                   0.000     5.000                         ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.552     5.552 f                       ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.552                         ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.552 f                       ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     5.888                         ftdi_clk_i_IBUF
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.916 f                       ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=272, routed)         1.051     6.967                         ft600_send_recv/CLK
    SLICE_X1Y146         FDCE                                         r  pblock_1             ft600_send_recv/reg_LED_data_out_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X1Y146         FDCE (Prop_BFF_SLICEM_C_Q)
                                                      0.078     7.045 r  pblock_1             ft600_send_recv/reg_LED_data_out_reg[2]/Q
                         net (fo=1, routed)           1.243     8.288                         led_o_OBUF[2]
    J10                  OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.721     9.009 r                       led_o_OBUF[2]_inst/O
                         net (fo=0)                   0.000     9.009                         led_o[2]
    J10                                                               r                       led_o[2] (OUT)
  -------------------------------------------------------------------    ----------------------------------------

Slack:                    inf
  Source:                 ft600_send_recv/reg_LED_data_out_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_o[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.031ns  (logic 0.791ns (38.958%)  route 1.240ns (61.042%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.051ns (routing 0.171ns, distribution 0.880ns)

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock ftdi_clk fall edge)
                                                      5.000     5.000 f                       
    E13                                               0.000     5.000 f                       ftdi_clk_i (IN)
                         net (fo=0)                   0.000     5.000                         ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.552     5.552 f                       ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.552                         ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.552 f                       ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     5.888                         ftdi_clk_i_IBUF
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.916 f                       ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=272, routed)         1.051     6.967                         ft600_send_recv/CLK
    SLICE_X1Y146         FDCE                                         r  pblock_1             ft600_send_recv/reg_LED_data_out_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X1Y146         FDCE (Prop_CFF_SLICEM_C_Q)
                                                      0.078     7.045 r  pblock_1             ft600_send_recv/reg_LED_data_out_reg[1]/Q
                         net (fo=1, routed)           1.240     8.285                         led_o_OBUF[1]
    J11                  OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.713     8.999 r                       led_o_OBUF[1]_inst/O
                         net (fo=0)                   0.000     8.999                         led_o[1]
    J11                                                               r                       led_o[1] (OUT)
  -------------------------------------------------------------------    ----------------------------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ft600_send_recv/reg_LED_data_out_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_o[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.972ns  (logic 0.416ns (42.797%)  route 0.556ns (57.203%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.588ns (routing 0.096ns, distribution 0.492ns)

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock ftdi_clk fall edge)
                                                      5.000     5.000 f                       
    E13                                               0.000     5.000 f                       ftdi_clk_i (IN)
                         net (fo=0)                   0.000     5.000                         ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.187     5.187 f                       ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.187                         ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.187 f                       ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.151     5.338                         ftdi_clk_i_IBUF
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     5.355 f                       ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=272, routed)         0.588     5.943                         ft600_send_recv/CLK
    SLICE_X1Y146         FDCE                                         r  pblock_1             ft600_send_recv/reg_LED_data_out_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X1Y146         FDCE (Prop_CFF_SLICEM_C_Q)
                                                      0.038     5.981 r  pblock_1             ft600_send_recv/reg_LED_data_out_reg[1]/Q
                         net (fo=1, routed)           0.556     6.537                         led_o_OBUF[1]
    J11                  OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.378     6.915 r                       led_o_OBUF[1]_inst/O
                         net (fo=0)                   0.000     6.915                         led_o[1]
    J11                                                               r                       led_o[1] (OUT)
  -------------------------------------------------------------------    ----------------------------------------

Slack:                    inf
  Source:                 ft600_send_recv/reg_LED_data_out_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_o[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.975ns  (logic 0.423ns (43.411%)  route 0.552ns (56.589%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.588ns (routing 0.096ns, distribution 0.492ns)

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock ftdi_clk fall edge)
                                                      5.000     5.000 f                       
    E13                                               0.000     5.000 f                       ftdi_clk_i (IN)
                         net (fo=0)                   0.000     5.000                         ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.187     5.187 f                       ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.187                         ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.187 f                       ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.151     5.338                         ftdi_clk_i_IBUF
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     5.355 f                       ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=272, routed)         0.588     5.943                         ft600_send_recv/CLK
    SLICE_X1Y146         FDCE                                         r  pblock_1             ft600_send_recv/reg_LED_data_out_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X1Y146         FDCE (Prop_BFF_SLICEM_C_Q)
                                                      0.038     5.981 r  pblock_1             ft600_send_recv/reg_LED_data_out_reg[2]/Q
                         net (fo=1, routed)           0.552     6.533                         led_o_OBUF[2]
    J10                  OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.385     6.918 r                       led_o_OBUF[2]_inst/O
                         net (fo=0)                   0.000     6.918                         led_o[2]
    J10                                                               r                       led_o[2] (OUT)
  -------------------------------------------------------------------    ----------------------------------------

Slack:                    inf
  Source:                 ft600_send_recv/reg_LED_data_out_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_o[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.985ns  (logic 0.419ns (42.520%)  route 0.566ns (57.480%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.588ns (routing 0.096ns, distribution 0.492ns)

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock ftdi_clk fall edge)
                                                      5.000     5.000 f                       
    E13                                               0.000     5.000 f                       ftdi_clk_i (IN)
                         net (fo=0)                   0.000     5.000                         ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.187     5.187 f                       ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.187                         ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.187 f                       ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.151     5.338                         ftdi_clk_i_IBUF
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     5.355 f                       ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=272, routed)         0.588     5.943                         ft600_send_recv/CLK
    SLICE_X1Y146         FDCE                                         r  pblock_1             ft600_send_recv/reg_LED_data_out_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X1Y146         FDCE (Prop_DFF_SLICEM_C_Q)
                                                      0.039     5.982 r  pblock_1             ft600_send_recv/reg_LED_data_out_reg[0]/Q
                         net (fo=1, routed)           0.566     6.548                         led_o_OBUF[0]
    H11                  OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.380     6.928 r                       led_o_OBUF[0]_inst/O
                         net (fo=0)                   0.000     6.928                         led_o[0]
    H11                                                               r                       led_o[0] (OUT)
  -------------------------------------------------------------------    ----------------------------------------

Slack:                    inf
  Source:                 ft600_send_recv/reg_LED_data_out_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_o[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.988ns  (logic 0.427ns (43.227%)  route 0.561ns (56.773%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.588ns (routing 0.096ns, distribution 0.492ns)

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock ftdi_clk fall edge)
                                                      5.000     5.000 f                       
    E13                                               0.000     5.000 f                       ftdi_clk_i (IN)
                         net (fo=0)                   0.000     5.000                         ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.187     5.187 f                       ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.187                         ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.187 f                       ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.151     5.338                         ftdi_clk_i_IBUF
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     5.355 f                       ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=272, routed)         0.588     5.943                         ft600_send_recv/CLK
    SLICE_X1Y146         FDCE                                         r  pblock_1             ft600_send_recv/reg_LED_data_out_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X1Y146         FDCE (Prop_AFF_SLICEM_C_Q)
                                                      0.038     5.981 r  pblock_1             ft600_send_recv/reg_LED_data_out_reg[3]/Q
                         net (fo=1, routed)           0.561     6.542                         led_o_OBUF[3]
    G11                  OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.389     6.931 r                       led_o_OBUF[3]_inst/O
                         net (fo=0)                   0.000     6.931                         led_o[3]
    G11                                                               r                       led_o[3] (OUT)
  -------------------------------------------------------------------    ----------------------------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_sys_clk_mmcm

Max Delay          6229 Endpoints
Min Delay          6229 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst_i
                            (input port)
  Destination:            gen_image_statistics.image_statistics_core/gradient_core/dsp1_tmp_reg[10]/CLR
                            (recovery check against rising-edge clock clk_out1_sys_clk_mmcm  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.179ns  (logic 0.633ns (10.237%)  route 5.547ns (89.763%))
  Logic Levels:           4  (BUFGCE=1 IBUFCTRL=1 INBUF=1 LUT2=1)
  Clock Path Skew:        2.932ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.932ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.081ns
    Phase Error              (PE):    0.071ns
  Clock Net Delay (Destination): 1.084ns (routing 0.155ns, distribution 0.929ns)

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
    E22                                               0.000     0.000 r                       rst_i (IN)
                         net (fo=0)                   0.000     0.000                         rst_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.515     0.515 r                       rst_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.515                         rst_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.515 r                       rst_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=3400, routed)        3.762     4.277                         ft600_send_recv/ftdi_rstn_o_OBUF
    SLICE_X6Y129         LUT2 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.090     4.367 f  pblock_1             ft600_send_recv/pixel_counter_x[15]_i_2__2/O
                         net (fo=5, routed)           0.938     5.305                         ft600_send_recv/ready_to_send_posedge_o_reg_1_bufg_place
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.333 f  pblock_1             ft600_send_recv/pixel_counter_x[15]_i_2__2_bufg_place/O
                         net (fo=1294, routed)        0.846     6.179                         gen_image_statistics.image_statistics_core/gradient_core/sobel_x_px8_reg[0]_0
    SLICE_X16Y125        FDCE                                         f  pblock_1             gen_image_statistics.image_statistics_core/gradient_core/dsp1_tmp_reg[10]/CLR
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r                       
    D19                                               0.000     0.000 r                       sysclk_p (IN)
                         net (fo=0)                   0.079     0.079                         clocking_gen.sys_clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     0.607 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.647                         clocking_gen.sys_clk/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.647 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.980                         clocking_gen.sys_clk/inst/clk_in1_sys_clk_mmcm
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.610 r  pblock_1             clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.825                         clocking_gen.sys_clk/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.849 r  pblock_1             clocking_gen.sys_clk/inst/clkout1_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=13652, routed)       1.084     2.932                         gen_image_statistics.image_statistics_core/gradient_core/clk_out1
    SLICE_X16Y125        FDCE                                         r  pblock_1             gen_image_statistics.image_statistics_core/gradient_core/dsp1_tmp_reg[10]/C

Slack:                    inf
  Source:                 rst_i
                            (input port)
  Destination:            gen_image_statistics.image_statistics_core/gradient_core/dsp1_tmp_reg[7]/CLR
                            (recovery check against rising-edge clock clk_out1_sys_clk_mmcm  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.179ns  (logic 0.633ns (10.237%)  route 5.547ns (89.763%))
  Logic Levels:           4  (BUFGCE=1 IBUFCTRL=1 INBUF=1 LUT2=1)
  Clock Path Skew:        2.932ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.932ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.081ns
    Phase Error              (PE):    0.071ns
  Clock Net Delay (Destination): 1.084ns (routing 0.155ns, distribution 0.929ns)

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
    E22                                               0.000     0.000 r                       rst_i (IN)
                         net (fo=0)                   0.000     0.000                         rst_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.515     0.515 r                       rst_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.515                         rst_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.515 r                       rst_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=3400, routed)        3.762     4.277                         ft600_send_recv/ftdi_rstn_o_OBUF
    SLICE_X6Y129         LUT2 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.090     4.367 f  pblock_1             ft600_send_recv/pixel_counter_x[15]_i_2__2/O
                         net (fo=5, routed)           0.938     5.305                         ft600_send_recv/ready_to_send_posedge_o_reg_1_bufg_place
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.333 f  pblock_1             ft600_send_recv/pixel_counter_x[15]_i_2__2_bufg_place/O
                         net (fo=1294, routed)        0.846     6.179                         gen_image_statistics.image_statistics_core/gradient_core/sobel_x_px8_reg[0]_0
    SLICE_X16Y125        FDCE                                         f  pblock_1             gen_image_statistics.image_statistics_core/gradient_core/dsp1_tmp_reg[7]/CLR
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r                       
    D19                                               0.000     0.000 r                       sysclk_p (IN)
                         net (fo=0)                   0.079     0.079                         clocking_gen.sys_clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     0.607 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.647                         clocking_gen.sys_clk/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.647 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.980                         clocking_gen.sys_clk/inst/clk_in1_sys_clk_mmcm
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.610 r  pblock_1             clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.825                         clocking_gen.sys_clk/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.849 r  pblock_1             clocking_gen.sys_clk/inst/clkout1_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=13652, routed)       1.084     2.932                         gen_image_statistics.image_statistics_core/gradient_core/clk_out1
    SLICE_X16Y125        FDCE                                         r  pblock_1             gen_image_statistics.image_statistics_core/gradient_core/dsp1_tmp_reg[7]/C

Slack:                    inf
  Source:                 rst_i
                            (input port)
  Destination:            gen_image_statistics.image_statistics_core/gradient_core/dsp2_tmp_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_sys_clk_mmcm  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.179ns  (logic 0.633ns (10.237%)  route 5.547ns (89.763%))
  Logic Levels:           4  (BUFGCE=1 IBUFCTRL=1 INBUF=1 LUT2=1)
  Clock Path Skew:        2.932ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.932ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.081ns
    Phase Error              (PE):    0.071ns
  Clock Net Delay (Destination): 1.084ns (routing 0.155ns, distribution 0.929ns)

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
    E22                                               0.000     0.000 r                       rst_i (IN)
                         net (fo=0)                   0.000     0.000                         rst_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.515     0.515 r                       rst_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.515                         rst_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.515 r                       rst_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=3400, routed)        3.762     4.277                         ft600_send_recv/ftdi_rstn_o_OBUF
    SLICE_X6Y129         LUT2 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.090     4.367 f  pblock_1             ft600_send_recv/pixel_counter_x[15]_i_2__2/O
                         net (fo=5, routed)           0.938     5.305                         ft600_send_recv/ready_to_send_posedge_o_reg_1_bufg_place
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.333 f  pblock_1             ft600_send_recv/pixel_counter_x[15]_i_2__2_bufg_place/O
                         net (fo=1294, routed)        0.846     6.179                         gen_image_statistics.image_statistics_core/gradient_core/sobel_x_px8_reg[0]_0
    SLICE_X16Y125        FDCE                                         f  pblock_1             gen_image_statistics.image_statistics_core/gradient_core/dsp2_tmp_reg[3]/CLR
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r                       
    D19                                               0.000     0.000 r                       sysclk_p (IN)
                         net (fo=0)                   0.079     0.079                         clocking_gen.sys_clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     0.607 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.647                         clocking_gen.sys_clk/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.647 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.980                         clocking_gen.sys_clk/inst/clk_in1_sys_clk_mmcm
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.610 r  pblock_1             clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.825                         clocking_gen.sys_clk/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.849 r  pblock_1             clocking_gen.sys_clk/inst/clkout1_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=13652, routed)       1.084     2.932                         gen_image_statistics.image_statistics_core/gradient_core/clk_out1
    SLICE_X16Y125        FDCE                                         r  pblock_1             gen_image_statistics.image_statistics_core/gradient_core/dsp2_tmp_reg[3]/C

Slack:                    inf
  Source:                 rst_i
                            (input port)
  Destination:            gen_image_statistics.image_statistics_core/gradient_core/dsp2_tmp_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_sys_clk_mmcm  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.179ns  (logic 0.633ns (10.237%)  route 5.547ns (89.763%))
  Logic Levels:           4  (BUFGCE=1 IBUFCTRL=1 INBUF=1 LUT2=1)
  Clock Path Skew:        2.932ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.932ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.081ns
    Phase Error              (PE):    0.071ns
  Clock Net Delay (Destination): 1.084ns (routing 0.155ns, distribution 0.929ns)

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
    E22                                               0.000     0.000 r                       rst_i (IN)
                         net (fo=0)                   0.000     0.000                         rst_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.515     0.515 r                       rst_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.515                         rst_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.515 r                       rst_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=3400, routed)        3.762     4.277                         ft600_send_recv/ftdi_rstn_o_OBUF
    SLICE_X6Y129         LUT2 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.090     4.367 f  pblock_1             ft600_send_recv/pixel_counter_x[15]_i_2__2/O
                         net (fo=5, routed)           0.938     5.305                         ft600_send_recv/ready_to_send_posedge_o_reg_1_bufg_place
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.333 f  pblock_1             ft600_send_recv/pixel_counter_x[15]_i_2__2_bufg_place/O
                         net (fo=1294, routed)        0.846     6.179                         gen_image_statistics.image_statistics_core/gradient_core/sobel_x_px8_reg[0]_0
    SLICE_X16Y125        FDCE                                         f  pblock_1             gen_image_statistics.image_statistics_core/gradient_core/dsp2_tmp_reg[4]/CLR
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r                       
    D19                                               0.000     0.000 r                       sysclk_p (IN)
                         net (fo=0)                   0.079     0.079                         clocking_gen.sys_clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     0.607 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.647                         clocking_gen.sys_clk/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.647 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.980                         clocking_gen.sys_clk/inst/clk_in1_sys_clk_mmcm
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.610 r  pblock_1             clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.825                         clocking_gen.sys_clk/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.849 r  pblock_1             clocking_gen.sys_clk/inst/clkout1_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=13652, routed)       1.084     2.932                         gen_image_statistics.image_statistics_core/gradient_core/clk_out1
    SLICE_X16Y125        FDCE                                         r  pblock_1             gen_image_statistics.image_statistics_core/gradient_core/dsp2_tmp_reg[4]/C

Slack:                    inf
  Source:                 rst_i
                            (input port)
  Destination:            gen_image_statistics.image_statistics_core/gradient_core/dsp2_tmp_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out1_sys_clk_mmcm  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.179ns  (logic 0.633ns (10.237%)  route 5.547ns (89.763%))
  Logic Levels:           4  (BUFGCE=1 IBUFCTRL=1 INBUF=1 LUT2=1)
  Clock Path Skew:        2.932ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.932ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.081ns
    Phase Error              (PE):    0.071ns
  Clock Net Delay (Destination): 1.084ns (routing 0.155ns, distribution 0.929ns)

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
    E22                                               0.000     0.000 r                       rst_i (IN)
                         net (fo=0)                   0.000     0.000                         rst_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.515     0.515 r                       rst_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.515                         rst_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.515 r                       rst_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=3400, routed)        3.762     4.277                         ft600_send_recv/ftdi_rstn_o_OBUF
    SLICE_X6Y129         LUT2 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.090     4.367 f  pblock_1             ft600_send_recv/pixel_counter_x[15]_i_2__2/O
                         net (fo=5, routed)           0.938     5.305                         ft600_send_recv/ready_to_send_posedge_o_reg_1_bufg_place
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.333 f  pblock_1             ft600_send_recv/pixel_counter_x[15]_i_2__2_bufg_place/O
                         net (fo=1294, routed)        0.846     6.179                         gen_image_statistics.image_statistics_core/gradient_core/sobel_x_px8_reg[0]_0
    SLICE_X16Y125        FDCE                                         f  pblock_1             gen_image_statistics.image_statistics_core/gradient_core/dsp2_tmp_reg[5]/CLR
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r                       
    D19                                               0.000     0.000 r                       sysclk_p (IN)
                         net (fo=0)                   0.079     0.079                         clocking_gen.sys_clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     0.607 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.647                         clocking_gen.sys_clk/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.647 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.980                         clocking_gen.sys_clk/inst/clk_in1_sys_clk_mmcm
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.610 r  pblock_1             clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.825                         clocking_gen.sys_clk/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.849 r  pblock_1             clocking_gen.sys_clk/inst/clkout1_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=13652, routed)       1.084     2.932                         gen_image_statistics.image_statistics_core/gradient_core/clk_out1
    SLICE_X16Y125        FDCE                                         r  pblock_1             gen_image_statistics.image_statistics_core/gradient_core/dsp2_tmp_reg[5]/C

Slack:                    inf
  Source:                 rst_i
                            (input port)
  Destination:            gen_image_statistics.image_statistics_core/gradient_core/dsp2_tmp_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out1_sys_clk_mmcm  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.179ns  (logic 0.633ns (10.237%)  route 5.547ns (89.763%))
  Logic Levels:           4  (BUFGCE=1 IBUFCTRL=1 INBUF=1 LUT2=1)
  Clock Path Skew:        2.932ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.932ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.081ns
    Phase Error              (PE):    0.071ns
  Clock Net Delay (Destination): 1.084ns (routing 0.155ns, distribution 0.929ns)

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
    E22                                               0.000     0.000 r                       rst_i (IN)
                         net (fo=0)                   0.000     0.000                         rst_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.515     0.515 r                       rst_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.515                         rst_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.515 r                       rst_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=3400, routed)        3.762     4.277                         ft600_send_recv/ftdi_rstn_o_OBUF
    SLICE_X6Y129         LUT2 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.090     4.367 f  pblock_1             ft600_send_recv/pixel_counter_x[15]_i_2__2/O
                         net (fo=5, routed)           0.938     5.305                         ft600_send_recv/ready_to_send_posedge_o_reg_1_bufg_place
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.333 f  pblock_1             ft600_send_recv/pixel_counter_x[15]_i_2__2_bufg_place/O
                         net (fo=1294, routed)        0.846     6.179                         gen_image_statistics.image_statistics_core/gradient_core/sobel_x_px8_reg[0]_0
    SLICE_X16Y125        FDCE                                         f  pblock_1             gen_image_statistics.image_statistics_core/gradient_core/dsp2_tmp_reg[6]/CLR
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r                       
    D19                                               0.000     0.000 r                       sysclk_p (IN)
                         net (fo=0)                   0.079     0.079                         clocking_gen.sys_clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     0.607 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.647                         clocking_gen.sys_clk/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.647 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.980                         clocking_gen.sys_clk/inst/clk_in1_sys_clk_mmcm
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.610 r  pblock_1             clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.825                         clocking_gen.sys_clk/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.849 r  pblock_1             clocking_gen.sys_clk/inst/clkout1_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=13652, routed)       1.084     2.932                         gen_image_statistics.image_statistics_core/gradient_core/clk_out1
    SLICE_X16Y125        FDCE                                         r  pblock_1             gen_image_statistics.image_statistics_core/gradient_core/dsp2_tmp_reg[6]/C

Slack:                    inf
  Source:                 rst_i
                            (input port)
  Destination:            gen_image_statistics.image_statistics_core/gradient_core/sobel_y_px2_reg[11]/CLR
                            (recovery check against rising-edge clock clk_out1_sys_clk_mmcm  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.179ns  (logic 0.633ns (10.237%)  route 5.547ns (89.763%))
  Logic Levels:           4  (BUFGCE=1 IBUFCTRL=1 INBUF=1 LUT2=1)
  Clock Path Skew:        2.932ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.932ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.081ns
    Phase Error              (PE):    0.071ns
  Clock Net Delay (Destination): 1.084ns (routing 0.155ns, distribution 0.929ns)

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
    E22                                               0.000     0.000 r                       rst_i (IN)
                         net (fo=0)                   0.000     0.000                         rst_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.515     0.515 r                       rst_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.515                         rst_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.515 r                       rst_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=3400, routed)        3.762     4.277                         ft600_send_recv/ftdi_rstn_o_OBUF
    SLICE_X6Y129         LUT2 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.090     4.367 f  pblock_1             ft600_send_recv/pixel_counter_x[15]_i_2__2/O
                         net (fo=5, routed)           0.938     5.305                         ft600_send_recv/ready_to_send_posedge_o_reg_1_bufg_place
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.333 f  pblock_1             ft600_send_recv/pixel_counter_x[15]_i_2__2_bufg_place/O
                         net (fo=1294, routed)        0.846     6.179                         gen_image_statistics.image_statistics_core/gradient_core/sobel_x_px8_reg[0]_0
    SLICE_X16Y125        FDCE                                         f  pblock_1             gen_image_statistics.image_statistics_core/gradient_core/sobel_y_px2_reg[11]/CLR
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r                       
    D19                                               0.000     0.000 r                       sysclk_p (IN)
                         net (fo=0)                   0.079     0.079                         clocking_gen.sys_clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     0.607 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.647                         clocking_gen.sys_clk/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.647 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.980                         clocking_gen.sys_clk/inst/clk_in1_sys_clk_mmcm
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.610 r  pblock_1             clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.825                         clocking_gen.sys_clk/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.849 r  pblock_1             clocking_gen.sys_clk/inst/clkout1_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=13652, routed)       1.084     2.932                         gen_image_statistics.image_statistics_core/gradient_core/clk_out1
    SLICE_X16Y125        FDCE                                         r  pblock_1             gen_image_statistics.image_statistics_core/gradient_core/sobel_y_px2_reg[11]/C

Slack:                    inf
  Source:                 rst_i
                            (input port)
  Destination:            gen_image_statistics.image_statistics_core/gradient_core/sobel_y_px2_reg[7]/CLR
                            (recovery check against rising-edge clock clk_out1_sys_clk_mmcm  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.179ns  (logic 0.633ns (10.237%)  route 5.547ns (89.763%))
  Logic Levels:           4  (BUFGCE=1 IBUFCTRL=1 INBUF=1 LUT2=1)
  Clock Path Skew:        2.932ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.932ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.081ns
    Phase Error              (PE):    0.071ns
  Clock Net Delay (Destination): 1.084ns (routing 0.155ns, distribution 0.929ns)

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
    E22                                               0.000     0.000 r                       rst_i (IN)
                         net (fo=0)                   0.000     0.000                         rst_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.515     0.515 r                       rst_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.515                         rst_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.515 r                       rst_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=3400, routed)        3.762     4.277                         ft600_send_recv/ftdi_rstn_o_OBUF
    SLICE_X6Y129         LUT2 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.090     4.367 f  pblock_1             ft600_send_recv/pixel_counter_x[15]_i_2__2/O
                         net (fo=5, routed)           0.938     5.305                         ft600_send_recv/ready_to_send_posedge_o_reg_1_bufg_place
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.333 f  pblock_1             ft600_send_recv/pixel_counter_x[15]_i_2__2_bufg_place/O
                         net (fo=1294, routed)        0.846     6.179                         gen_image_statistics.image_statistics_core/gradient_core/sobel_x_px8_reg[0]_0
    SLICE_X16Y125        FDCE                                         f  pblock_1             gen_image_statistics.image_statistics_core/gradient_core/sobel_y_px2_reg[7]/CLR
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r                       
    D19                                               0.000     0.000 r                       sysclk_p (IN)
                         net (fo=0)                   0.079     0.079                         clocking_gen.sys_clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     0.607 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.647                         clocking_gen.sys_clk/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.647 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.980                         clocking_gen.sys_clk/inst/clk_in1_sys_clk_mmcm
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.610 r  pblock_1             clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.825                         clocking_gen.sys_clk/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.849 r  pblock_1             clocking_gen.sys_clk/inst/clkout1_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=13652, routed)       1.084     2.932                         gen_image_statistics.image_statistics_core/gradient_core/clk_out1
    SLICE_X16Y125        FDCE                                         r  pblock_1             gen_image_statistics.image_statistics_core/gradient_core/sobel_y_px2_reg[7]/C

Slack:                    inf
  Source:                 rst_i
                            (input port)
  Destination:            gen_image_statistics.image_statistics_core/gradient_core/sum_2_tmp_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_sys_clk_mmcm  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.179ns  (logic 0.633ns (10.237%)  route 5.547ns (89.763%))
  Logic Levels:           4  (BUFGCE=1 IBUFCTRL=1 INBUF=1 LUT2=1)
  Clock Path Skew:        2.932ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.932ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.081ns
    Phase Error              (PE):    0.071ns
  Clock Net Delay (Destination): 1.084ns (routing 0.155ns, distribution 0.929ns)

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
    E22                                               0.000     0.000 r                       rst_i (IN)
                         net (fo=0)                   0.000     0.000                         rst_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.515     0.515 r                       rst_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.515                         rst_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.515 r                       rst_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=3400, routed)        3.762     4.277                         ft600_send_recv/ftdi_rstn_o_OBUF
    SLICE_X6Y129         LUT2 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.090     4.367 f  pblock_1             ft600_send_recv/pixel_counter_x[15]_i_2__2/O
                         net (fo=5, routed)           0.938     5.305                         ft600_send_recv/ready_to_send_posedge_o_reg_1_bufg_place
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.333 f  pblock_1             ft600_send_recv/pixel_counter_x[15]_i_2__2_bufg_place/O
                         net (fo=1294, routed)        0.846     6.179                         gen_image_statistics.image_statistics_core/gradient_core/sobel_x_px8_reg[0]_0
    SLICE_X16Y126        FDCE                                         f  pblock_1             gen_image_statistics.image_statistics_core/gradient_core/sum_2_tmp_reg[0]/CLR
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r                       
    D19                                               0.000     0.000 r                       sysclk_p (IN)
                         net (fo=0)                   0.079     0.079                         clocking_gen.sys_clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     0.607 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.647                         clocking_gen.sys_clk/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.647 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.980                         clocking_gen.sys_clk/inst/clk_in1_sys_clk_mmcm
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.610 r  pblock_1             clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.825                         clocking_gen.sys_clk/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.849 r  pblock_1             clocking_gen.sys_clk/inst/clkout1_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=13652, routed)       1.084     2.932                         gen_image_statistics.image_statistics_core/gradient_core/clk_out1
    SLICE_X16Y126        FDCE                                         r  pblock_1             gen_image_statistics.image_statistics_core/gradient_core/sum_2_tmp_reg[0]/C

Slack:                    inf
  Source:                 rst_i
                            (input port)
  Destination:            gen_image_statistics.image_statistics_core/gradient_core/sum_2_tmp_reg[10]/CLR
                            (recovery check against rising-edge clock clk_out1_sys_clk_mmcm  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.179ns  (logic 0.633ns (10.237%)  route 5.547ns (89.763%))
  Logic Levels:           4  (BUFGCE=1 IBUFCTRL=1 INBUF=1 LUT2=1)
  Clock Path Skew:        2.932ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.932ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.081ns
    Phase Error              (PE):    0.071ns
  Clock Net Delay (Destination): 1.084ns (routing 0.155ns, distribution 0.929ns)

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
    E22                                               0.000     0.000 r                       rst_i (IN)
                         net (fo=0)                   0.000     0.000                         rst_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.515     0.515 r                       rst_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.515                         rst_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.515 r                       rst_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=3400, routed)        3.762     4.277                         ft600_send_recv/ftdi_rstn_o_OBUF
    SLICE_X6Y129         LUT2 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.090     4.367 f  pblock_1             ft600_send_recv/pixel_counter_x[15]_i_2__2/O
                         net (fo=5, routed)           0.938     5.305                         ft600_send_recv/ready_to_send_posedge_o_reg_1_bufg_place
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.333 f  pblock_1             ft600_send_recv/pixel_counter_x[15]_i_2__2_bufg_place/O
                         net (fo=1294, routed)        0.846     6.179                         gen_image_statistics.image_statistics_core/gradient_core/sobel_x_px8_reg[0]_0
    SLICE_X16Y127        FDCE                                         f  pblock_1             gen_image_statistics.image_statistics_core/gradient_core/sum_2_tmp_reg[10]/CLR
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r                       
    D19                                               0.000     0.000 r                       sysclk_p (IN)
                         net (fo=0)                   0.079     0.079                         clocking_gen.sys_clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     0.607 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.647                         clocking_gen.sys_clk/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.647 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.980                         clocking_gen.sys_clk/inst/clk_in1_sys_clk_mmcm
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.610 r  pblock_1             clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.825                         clocking_gen.sys_clk/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.849 r  pblock_1             clocking_gen.sys_clk/inst/clkout1_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=13652, routed)       1.084     2.932                         gen_image_statistics.image_statistics_core/gradient_core/clk_out1
    SLICE_X16Y127        FDCE                                         r  pblock_1             gen_image_statistics.image_statistics_core/gradient_core/sum_2_tmp_reg[10]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst_i
                            (input port)
  Destination:            lossy_comp_core/core_2/row_dct/data_o_reg[20]/CLR
                            (removal check against rising-edge clock clk_out1_sys_clk_mmcm  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.626ns  (logic 0.150ns (23.880%)  route 0.477ns (76.120%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.462ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.462ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 0.792ns (routing 0.108ns, distribution 0.684ns)

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
    E22                                               0.000     0.000 r                       rst_i (IN)
                         net (fo=0)                   0.000     0.000                         rst_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.150     0.150 r                       rst_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.150                         rst_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.150 r                       rst_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=3400, routed)        0.477     0.626                         lossy_comp_core/core_2/row_dct/ftdi_rstn_o_OBUF
    SLICE_X16Y198        FDCE                                         f  pblock_1             lossy_comp_core/core_2/row_dct/data_o_reg[20]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r                       
    D19                                               0.000     0.000 r                       sysclk_p (IN)
                         net (fo=0)                   0.100     0.100                         clocking_gen.sys_clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.509 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.559                         clocking_gen.sys_clk/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.781                         clocking_gen.sys_clk/inst/clk_in1_sys_clk_mmcm
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.486 r  pblock_1             clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.652                         clocking_gen.sys_clk/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.671 r  pblock_1             clocking_gen.sys_clk/inst/clkout1_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=13652, routed)       0.792     1.462                         lossy_comp_core/core_2/row_dct/clk_out1
    SLICE_X16Y198        FDCE                                         r  pblock_1             lossy_comp_core/core_2/row_dct/data_o_reg[20]/C

Slack:                    inf
  Source:                 rst_i
                            (input port)
  Destination:            lossy_comp_core/core_2/row_dct/data_o_reg[21]/CLR
                            (removal check against rising-edge clock clk_out1_sys_clk_mmcm  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.626ns  (logic 0.150ns (23.880%)  route 0.477ns (76.120%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.462ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.462ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 0.792ns (routing 0.108ns, distribution 0.684ns)

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
    E22                                               0.000     0.000 r                       rst_i (IN)
                         net (fo=0)                   0.000     0.000                         rst_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.150     0.150 r                       rst_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.150                         rst_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.150 r                       rst_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=3400, routed)        0.477     0.626                         lossy_comp_core/core_2/row_dct/ftdi_rstn_o_OBUF
    SLICE_X16Y198        FDCE                                         f  pblock_1             lossy_comp_core/core_2/row_dct/data_o_reg[21]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r                       
    D19                                               0.000     0.000 r                       sysclk_p (IN)
                         net (fo=0)                   0.100     0.100                         clocking_gen.sys_clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.509 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.559                         clocking_gen.sys_clk/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.781                         clocking_gen.sys_clk/inst/clk_in1_sys_clk_mmcm
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.486 r  pblock_1             clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.652                         clocking_gen.sys_clk/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.671 r  pblock_1             clocking_gen.sys_clk/inst/clkout1_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=13652, routed)       0.792     1.462                         lossy_comp_core/core_2/row_dct/clk_out1
    SLICE_X16Y198        FDCE                                         r  pblock_1             lossy_comp_core/core_2/row_dct/data_o_reg[21]/C

Slack:                    inf
  Source:                 rst_i
                            (input port)
  Destination:            lossy_comp_core/core_2/row_dct/layer_2_delay/shift_reg_reg[33][1]/CLR
                            (removal check against rising-edge clock clk_out1_sys_clk_mmcm  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.626ns  (logic 0.150ns (23.880%)  route 0.477ns (76.120%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.462ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.462ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 0.792ns (routing 0.108ns, distribution 0.684ns)

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
    E22                                               0.000     0.000 r                       rst_i (IN)
                         net (fo=0)                   0.000     0.000                         rst_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.150     0.150 r                       rst_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.150                         rst_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.150 r                       rst_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=3400, routed)        0.477     0.626                         lossy_comp_core/core_2/row_dct/layer_2_delay/ftdi_rstn_o_OBUF
    SLICE_X16Y198        FDCE                                         f  pblock_1             lossy_comp_core/core_2/row_dct/layer_2_delay/shift_reg_reg[33][1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r                       
    D19                                               0.000     0.000 r                       sysclk_p (IN)
                         net (fo=0)                   0.100     0.100                         clocking_gen.sys_clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.509 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.559                         clocking_gen.sys_clk/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.781                         clocking_gen.sys_clk/inst/clk_in1_sys_clk_mmcm
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.486 r  pblock_1             clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.652                         clocking_gen.sys_clk/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.671 r  pblock_1             clocking_gen.sys_clk/inst/clkout1_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=13652, routed)       0.792     1.462                         lossy_comp_core/core_2/row_dct/layer_2_delay/clk_out1
    SLICE_X16Y198        FDCE                                         r  pblock_1             lossy_comp_core/core_2/row_dct/layer_2_delay/shift_reg_reg[33][1]/C

Slack:                    inf
  Source:                 rst_i
                            (input port)
  Destination:            lossy_comp_core/core_2/row_dct/layer_3_delay/shift_reg_reg[32][1]/CLR
                            (removal check against rising-edge clock clk_out1_sys_clk_mmcm  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.626ns  (logic 0.150ns (23.880%)  route 0.477ns (76.120%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.462ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.462ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 0.792ns (routing 0.108ns, distribution 0.684ns)

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
    E22                                               0.000     0.000 r                       rst_i (IN)
                         net (fo=0)                   0.000     0.000                         rst_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.150     0.150 r                       rst_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.150                         rst_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.150 r                       rst_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=3400, routed)        0.477     0.626                         lossy_comp_core/core_2/row_dct/layer_3_delay/lopt
    SLICE_X16Y198        FDCE                                         f  pblock_1             lossy_comp_core/core_2/row_dct/layer_3_delay/shift_reg_reg[32][1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r                       
    D19                                               0.000     0.000 r                       sysclk_p (IN)
                         net (fo=0)                   0.100     0.100                         clocking_gen.sys_clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.509 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.559                         clocking_gen.sys_clk/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.781                         clocking_gen.sys_clk/inst/clk_in1_sys_clk_mmcm
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.486 r  pblock_1             clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.652                         clocking_gen.sys_clk/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.671 r  pblock_1             clocking_gen.sys_clk/inst/clkout1_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=13652, routed)       0.792     1.462                         lossy_comp_core/core_2/row_dct/layer_3_delay/clk_out1
    SLICE_X16Y198        FDCE                                         r  pblock_1             lossy_comp_core/core_2/row_dct/layer_3_delay/shift_reg_reg[32][1]/C

Slack:                    inf
  Source:                 rst_i
                            (input port)
  Destination:            lossy_comp_core/core_2/row_dct/layer_3_delay/shift_reg_reg[33][0]/CLR
                            (removal check against rising-edge clock clk_out1_sys_clk_mmcm  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.626ns  (logic 0.150ns (23.880%)  route 0.477ns (76.120%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.462ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.462ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 0.792ns (routing 0.108ns, distribution 0.684ns)

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
    E22                                               0.000     0.000 r                       rst_i (IN)
                         net (fo=0)                   0.000     0.000                         rst_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.150     0.150 r                       rst_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.150                         rst_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.150 r                       rst_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=3400, routed)        0.477     0.626                         lossy_comp_core/core_2/row_dct/layer_3_delay/lopt
    SLICE_X16Y198        FDCE                                         f  pblock_1             lossy_comp_core/core_2/row_dct/layer_3_delay/shift_reg_reg[33][0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r                       
    D19                                               0.000     0.000 r                       sysclk_p (IN)
                         net (fo=0)                   0.100     0.100                         clocking_gen.sys_clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.509 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.559                         clocking_gen.sys_clk/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.781                         clocking_gen.sys_clk/inst/clk_in1_sys_clk_mmcm
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.486 r  pblock_1             clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.652                         clocking_gen.sys_clk/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.671 r  pblock_1             clocking_gen.sys_clk/inst/clkout1_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=13652, routed)       0.792     1.462                         lossy_comp_core/core_2/row_dct/layer_3_delay/clk_out1
    SLICE_X16Y198        FDCE                                         r  pblock_1             lossy_comp_core/core_2/row_dct/layer_3_delay/shift_reg_reg[33][0]/C

Slack:                    inf
  Source:                 rst_i
                            (input port)
  Destination:            lossy_comp_core/core_2/row_dct/layer_3_delay/shift_reg_reg[33][1]/CLR
                            (removal check against rising-edge clock clk_out1_sys_clk_mmcm  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.626ns  (logic 0.150ns (23.880%)  route 0.477ns (76.120%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.462ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.462ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 0.792ns (routing 0.108ns, distribution 0.684ns)

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
    E22                                               0.000     0.000 r                       rst_i (IN)
                         net (fo=0)                   0.000     0.000                         rst_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.150     0.150 r                       rst_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.150                         rst_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.150 r                       rst_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=3400, routed)        0.477     0.626                         lossy_comp_core/core_2/row_dct/layer_3_delay/lopt
    SLICE_X16Y198        FDCE                                         f  pblock_1             lossy_comp_core/core_2/row_dct/layer_3_delay/shift_reg_reg[33][1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r                       
    D19                                               0.000     0.000 r                       sysclk_p (IN)
                         net (fo=0)                   0.100     0.100                         clocking_gen.sys_clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.509 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.559                         clocking_gen.sys_clk/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.781                         clocking_gen.sys_clk/inst/clk_in1_sys_clk_mmcm
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.486 r  pblock_1             clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.652                         clocking_gen.sys_clk/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.671 r  pblock_1             clocking_gen.sys_clk/inst/clkout1_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=13652, routed)       0.792     1.462                         lossy_comp_core/core_2/row_dct/layer_3_delay/clk_out1
    SLICE_X16Y198        FDCE                                         r  pblock_1             lossy_comp_core/core_2/row_dct/layer_3_delay/shift_reg_reg[33][1]/C

Slack:                    inf
  Source:                 rst_i
                            (input port)
  Destination:            lossy_comp_core/core_2/row_dct/layer_2_delay/shift_reg_reg[32][1]/CLR
                            (removal check against rising-edge clock clk_out1_sys_clk_mmcm  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.648ns  (logic 0.150ns (23.078%)  route 0.499ns (76.922%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.462ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.462ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 0.792ns (routing 0.108ns, distribution 0.684ns)

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
    E22                                               0.000     0.000 r                       rst_i (IN)
                         net (fo=0)                   0.000     0.000                         rst_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.150     0.150 r                       rst_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.150                         rst_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.150 r                       rst_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=3400, routed)        0.499     0.648                         lossy_comp_core/core_2/row_dct/layer_2_delay/ftdi_rstn_o_OBUF
    SLICE_X16Y199        FDCE                                         f  pblock_1             lossy_comp_core/core_2/row_dct/layer_2_delay/shift_reg_reg[32][1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r                       
    D19                                               0.000     0.000 r                       sysclk_p (IN)
                         net (fo=0)                   0.100     0.100                         clocking_gen.sys_clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.509 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.559                         clocking_gen.sys_clk/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.781                         clocking_gen.sys_clk/inst/clk_in1_sys_clk_mmcm
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.486 r  pblock_1             clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.652                         clocking_gen.sys_clk/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.671 r  pblock_1             clocking_gen.sys_clk/inst/clkout1_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=13652, routed)       0.792     1.462                         lossy_comp_core/core_2/row_dct/layer_2_delay/clk_out1
    SLICE_X16Y199        FDCE                                         r  pblock_1             lossy_comp_core/core_2/row_dct/layer_2_delay/shift_reg_reg[32][1]/C

Slack:                    inf
  Source:                 rst_i
                            (input port)
  Destination:            lossy_comp_core/core_2/row_dct/layer_3_delay/shift_reg_reg[32][0]/CLR
                            (removal check against rising-edge clock clk_out1_sys_clk_mmcm  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.648ns  (logic 0.150ns (23.078%)  route 0.499ns (76.922%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.462ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.462ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 0.792ns (routing 0.108ns, distribution 0.684ns)

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
    E22                                               0.000     0.000 r                       rst_i (IN)
                         net (fo=0)                   0.000     0.000                         rst_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.150     0.150 r                       rst_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.150                         rst_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.150 r                       rst_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=3400, routed)        0.499     0.648                         lossy_comp_core/core_2/row_dct/layer_3_delay/lopt
    SLICE_X16Y199        FDCE                                         f  pblock_1             lossy_comp_core/core_2/row_dct/layer_3_delay/shift_reg_reg[32][0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r                       
    D19                                               0.000     0.000 r                       sysclk_p (IN)
                         net (fo=0)                   0.100     0.100                         clocking_gen.sys_clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.509 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.559                         clocking_gen.sys_clk/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.781                         clocking_gen.sys_clk/inst/clk_in1_sys_clk_mmcm
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.486 r  pblock_1             clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.652                         clocking_gen.sys_clk/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.671 r  pblock_1             clocking_gen.sys_clk/inst/clkout1_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=13652, routed)       0.792     1.462                         lossy_comp_core/core_2/row_dct/layer_3_delay/clk_out1
    SLICE_X16Y199        FDCE                                         r  pblock_1             lossy_comp_core/core_2/row_dct/layer_3_delay/shift_reg_reg[32][0]/C

Slack:                    inf
  Source:                 rst_i
                            (input port)
  Destination:            lossy_comp_core/core_2/row_dct/data_o_reg[10]/CLR
                            (removal check against rising-edge clock clk_out1_sys_clk_mmcm  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.675ns  (logic 0.150ns (22.157%)  route 0.526ns (77.843%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.463ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.463ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 0.793ns (routing 0.108ns, distribution 0.685ns)

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
    E22                                               0.000     0.000 r                       rst_i (IN)
                         net (fo=0)                   0.000     0.000                         rst_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.150     0.150 r                       rst_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.150                         rst_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.150 r                       rst_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=3400, routed)        0.526     0.675                         lossy_comp_core/core_2/row_dct/ftdi_rstn_o_OBUF
    SLICE_X19Y186        FDCE                                         f  pblock_1             lossy_comp_core/core_2/row_dct/data_o_reg[10]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r                       
    D19                                               0.000     0.000 r                       sysclk_p (IN)
                         net (fo=0)                   0.100     0.100                         clocking_gen.sys_clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.509 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.559                         clocking_gen.sys_clk/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.781                         clocking_gen.sys_clk/inst/clk_in1_sys_clk_mmcm
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.486 r  pblock_1             clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.652                         clocking_gen.sys_clk/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.671 r  pblock_1             clocking_gen.sys_clk/inst/clkout1_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=13652, routed)       0.793     1.463                         lossy_comp_core/core_2/row_dct/clk_out1
    SLICE_X19Y186        FDCE                                         r  pblock_1             lossy_comp_core/core_2/row_dct/data_o_reg[10]/C

Slack:                    inf
  Source:                 rst_i
                            (input port)
  Destination:            lossy_comp_core/core_2/row_dct/valid_o_reg/CLR
                            (removal check against rising-edge clock clk_out1_sys_clk_mmcm  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.675ns  (logic 0.150ns (22.157%)  route 0.526ns (77.843%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.463ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.463ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 0.793ns (routing 0.108ns, distribution 0.685ns)

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
    E22                                               0.000     0.000 r                       rst_i (IN)
                         net (fo=0)                   0.000     0.000                         rst_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.150     0.150 r                       rst_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.150                         rst_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.150 r                       rst_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=3400, routed)        0.526     0.675                         lossy_comp_core/core_2/row_dct/ftdi_rstn_o_OBUF
    SLICE_X19Y186        FDCE                                         f  pblock_1             lossy_comp_core/core_2/row_dct/valid_o_reg/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r                       
    D19                                               0.000     0.000 r                       sysclk_p (IN)
                         net (fo=0)                   0.100     0.100                         clocking_gen.sys_clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.509 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.559                         clocking_gen.sys_clk/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.781                         clocking_gen.sys_clk/inst/clk_in1_sys_clk_mmcm
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.486 r  pblock_1             clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.652                         clocking_gen.sys_clk/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.671 r  pblock_1             clocking_gen.sys_clk/inst/clkout1_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=13652, routed)       0.793     1.463                         lossy_comp_core/core_2/row_dct/clk_out1
    SLICE_X19Y186        FDCE                                         r  pblock_1             lossy_comp_core/core_2/row_dct/valid_o_reg/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  ftdi_clk

Max Delay           127 Endpoints
Min Delay           127 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst_i
                            (input port)
  Destination:            input_memory_fifo/pixel_hold_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_reg/D
                            (rising edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.128ns  (logic 0.583ns (11.360%)  route 4.546ns (88.640%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT2=1)
  Clock Path Skew:        1.526ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.526ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.902ns (routing 0.155ns, distribution 0.747ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
    E22                                               0.000     0.000 f                       rst_i (IN)
                         net (fo=0)                   0.000     0.000                         rst_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.515     0.515 f                       rst_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.515                         rst_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.515 f                       rst_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=3400, routed)        3.896     4.410                         input_memory_fifo/pixel_hold_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/lopt
    SLICE_X4Y138         LUT2 (Prop_C5LUT_SLICEM_I0_O)
                                                      0.068     4.478 r  pblock_1             input_memory_fifo/pixel_hold_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_3/O
                         net (fo=3, routed)           0.650     5.128                         input_memory_fifo/pixel_hold_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/ram_rstram_b
    SLICE_X2Y146         FDRE                                         r  pblock_1             input_memory_fifo/pixel_hold_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_reg/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r                       
    E13                                               0.000     0.000 r                       ftdi_clk_i (IN)
                         net (fo=0)                   0.000     0.000                         ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.302     0.302 r                       ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.302                         ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.302 r                       ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.298     0.600                         ftdi_clk_i_IBUF
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.624 r                       ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=272, routed)         0.902     1.526                         input_memory_fifo/pixel_hold_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/clkb
    SLICE_X2Y146         FDRE                                         r  pblock_1             input_memory_fifo/pixel_hold_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_reg/C

Slack:                    inf
  Source:                 rst_i
                            (input port)
  Destination:            input_memory_fifo/pixel_hold_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/RSTRAMB
                            (rising edge-triggered cell RAMB36E2 clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.077ns  (logic 0.583ns (11.474%)  route 4.494ns (88.526%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT2=1)
  Clock Path Skew:        1.566ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.566ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.942ns (routing 0.155ns, distribution 0.787ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
    E22                                               0.000     0.000 f                       rst_i (IN)
                         net (fo=0)                   0.000     0.000                         rst_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.515     0.515 f                       rst_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.515                         rst_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.515 f                       rst_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=3400, routed)        3.896     4.410                         input_memory_fifo/pixel_hold_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/lopt
    SLICE_X4Y138         LUT2 (Prop_C5LUT_SLICEM_I0_O)
                                                      0.068     4.478 r  pblock_1             input_memory_fifo/pixel_hold_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_3/O
                         net (fo=3, routed)           0.599     5.077                         input_memory_fifo/pixel_hold_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/ram_rstram_b
    RAMB36_X0Y29         RAMB36E2                                     r  pblock_1             input_memory_fifo/pixel_hold_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/RSTRAMB
  -------------------------------------------------------------------    ----------------------------------------

                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r                       
    E13                                               0.000     0.000 r                       ftdi_clk_i (IN)
                         net (fo=0)                   0.000     0.000                         ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.302     0.302 r                       ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.302                         ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.302 r                       ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.298     0.600                         ftdi_clk_i_IBUF
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.624 r                       ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=272, routed)         0.942     1.566                         input_memory_fifo/pixel_hold_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y29         RAMB36E2                                     r  pblock_1             input_memory_fifo/pixel_hold_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK

Slack:                    inf
  Source:                 rst_i
                            (input port)
  Destination:            input_memory_fifo/pixel_hold_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/RSTRAMB
                            (rising edge-triggered cell RAMB36E2 clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.977ns  (logic 0.583ns (11.704%)  route 4.395ns (88.296%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT2=1)
  Clock Path Skew:        1.576ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.576ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.952ns (routing 0.155ns, distribution 0.797ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
    E22                                               0.000     0.000 f                       rst_i (IN)
                         net (fo=0)                   0.000     0.000                         rst_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.515     0.515 f                       rst_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.515                         rst_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.515 f                       rst_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=3400, routed)        3.896     4.410                         input_memory_fifo/pixel_hold_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/lopt
    SLICE_X4Y138         LUT2 (Prop_C5LUT_SLICEM_I0_O)
                                                      0.068     4.478 r  pblock_1             input_memory_fifo/pixel_hold_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_3/O
                         net (fo=3, routed)           0.499     4.977                         input_memory_fifo/pixel_hold_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/ram_rstram_b
    RAMB36_X0Y27         RAMB36E2                                     r  pblock_1             input_memory_fifo/pixel_hold_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/RSTRAMB
  -------------------------------------------------------------------    ----------------------------------------

                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r                       
    E13                                               0.000     0.000 r                       ftdi_clk_i (IN)
                         net (fo=0)                   0.000     0.000                         ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.302     0.302 r                       ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.302                         ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.302 r                       ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.298     0.600                         ftdi_clk_i_IBUF
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.624 r                       ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=272, routed)         0.952     1.576                         input_memory_fifo/pixel_hold_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y27         RAMB36E2                                     r  pblock_1             input_memory_fifo/pixel_hold_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK

Slack:                    inf
  Source:                 rst_i
                            (input port)
  Destination:            ft600_send_recv/led_update_counter_reg[12]/CLR
                            (recovery check against rising-edge clock ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.678ns  (logic 0.515ns (11.000%)  route 4.163ns (89.000%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.540ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.540ns = ( 6.540 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.916ns (routing 0.155ns, distribution 0.761ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
    E22                                               0.000     0.000 r                       rst_i (IN)
                         net (fo=0)                   0.000     0.000                         rst_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.515     0.515 r                       rst_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.515                         rst_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.515 r                       rst_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=3400, routed)        4.163     4.678                         ft600_send_recv/ftdi_rstn_o_OBUF
    SLICE_X1Y140         FDCE                                         f  pblock_1             ft600_send_recv/led_update_counter_reg[12]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    ----------------------------------------

                         (clock ftdi_clk fall edge)
                                                      5.000     5.000 f                       
    E13                                               0.000     5.000 f                       ftdi_clk_i (IN)
                         net (fo=0)                   0.000     5.000                         ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.302     5.302 f                       ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.302                         ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.302 f                       ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.298     5.600                         ftdi_clk_i_IBUF
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.624 f                       ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=272, routed)         0.916     6.540                         ft600_send_recv/CLK
    SLICE_X1Y140         FDCE                                         r  pblock_1             ft600_send_recv/led_update_counter_reg[12]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 rst_i
                            (input port)
  Destination:            ft600_send_recv/led_update_counter_reg[13]/CLR
                            (recovery check against rising-edge clock ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.678ns  (logic 0.515ns (11.000%)  route 4.163ns (89.000%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.540ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.540ns = ( 6.540 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.916ns (routing 0.155ns, distribution 0.761ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
    E22                                               0.000     0.000 r                       rst_i (IN)
                         net (fo=0)                   0.000     0.000                         rst_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.515     0.515 r                       rst_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.515                         rst_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.515 r                       rst_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=3400, routed)        4.163     4.678                         ft600_send_recv/ftdi_rstn_o_OBUF
    SLICE_X1Y140         FDCE                                         f  pblock_1             ft600_send_recv/led_update_counter_reg[13]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    ----------------------------------------

                         (clock ftdi_clk fall edge)
                                                      5.000     5.000 f                       
    E13                                               0.000     5.000 f                       ftdi_clk_i (IN)
                         net (fo=0)                   0.000     5.000                         ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.302     5.302 f                       ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.302                         ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.302 f                       ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.298     5.600                         ftdi_clk_i_IBUF
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.624 f                       ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=272, routed)         0.916     6.540                         ft600_send_recv/CLK
    SLICE_X1Y140         FDCE                                         r  pblock_1             ft600_send_recv/led_update_counter_reg[13]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 rst_i
                            (input port)
  Destination:            ft600_send_recv/led_update_counter_reg[14]/CLR
                            (recovery check against rising-edge clock ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.678ns  (logic 0.515ns (11.000%)  route 4.163ns (89.000%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.540ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.540ns = ( 6.540 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.916ns (routing 0.155ns, distribution 0.761ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
    E22                                               0.000     0.000 r                       rst_i (IN)
                         net (fo=0)                   0.000     0.000                         rst_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.515     0.515 r                       rst_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.515                         rst_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.515 r                       rst_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=3400, routed)        4.163     4.678                         ft600_send_recv/ftdi_rstn_o_OBUF
    SLICE_X1Y140         FDCE                                         f  pblock_1             ft600_send_recv/led_update_counter_reg[14]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    ----------------------------------------

                         (clock ftdi_clk fall edge)
                                                      5.000     5.000 f                       
    E13                                               0.000     5.000 f                       ftdi_clk_i (IN)
                         net (fo=0)                   0.000     5.000                         ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.302     5.302 f                       ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.302                         ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.302 f                       ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.298     5.600                         ftdi_clk_i_IBUF
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.624 f                       ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=272, routed)         0.916     6.540                         ft600_send_recv/CLK
    SLICE_X1Y140         FDCE                                         r  pblock_1             ft600_send_recv/led_update_counter_reg[14]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 rst_i
                            (input port)
  Destination:            ft600_send_recv/led_update_counter_reg[7]/CLR
                            (recovery check against rising-edge clock ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.678ns  (logic 0.515ns (11.000%)  route 4.163ns (89.000%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.540ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.540ns = ( 6.540 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.916ns (routing 0.155ns, distribution 0.761ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
    E22                                               0.000     0.000 r                       rst_i (IN)
                         net (fo=0)                   0.000     0.000                         rst_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.515     0.515 r                       rst_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.515                         rst_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.515 r                       rst_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=3400, routed)        4.163     4.678                         ft600_send_recv/ftdi_rstn_o_OBUF
    SLICE_X1Y140         FDCE                                         f  pblock_1             ft600_send_recv/led_update_counter_reg[7]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    ----------------------------------------

                         (clock ftdi_clk fall edge)
                                                      5.000     5.000 f                       
    E13                                               0.000     5.000 f                       ftdi_clk_i (IN)
                         net (fo=0)                   0.000     5.000                         ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.302     5.302 f                       ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.302                         ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.302 f                       ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.298     5.600                         ftdi_clk_i_IBUF
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.624 f                       ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=272, routed)         0.916     6.540                         ft600_send_recv/CLK
    SLICE_X1Y140         FDCE                                         r  pblock_1             ft600_send_recv/led_update_counter_reg[7]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 rst_i
                            (input port)
  Destination:            ft600_send_recv/led_update_counter_reg[8]/CLR
                            (recovery check against rising-edge clock ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.675ns  (logic 0.515ns (11.007%)  route 4.160ns (88.993%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.539ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.539ns = ( 6.539 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.915ns (routing 0.155ns, distribution 0.760ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
    E22                                               0.000     0.000 r                       rst_i (IN)
                         net (fo=0)                   0.000     0.000                         rst_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.515     0.515 r                       rst_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.515                         rst_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.515 r                       rst_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=3400, routed)        4.160     4.675                         ft600_send_recv/ftdi_rstn_o_OBUF
    SLICE_X1Y140         FDCE                                         f  pblock_1             ft600_send_recv/led_update_counter_reg[8]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    ----------------------------------------

                         (clock ftdi_clk fall edge)
                                                      5.000     5.000 f                       
    E13                                               0.000     5.000 f                       ftdi_clk_i (IN)
                         net (fo=0)                   0.000     5.000                         ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.302     5.302 f                       ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.302                         ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.302 f                       ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.298     5.600                         ftdi_clk_i_IBUF
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.624 f                       ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=272, routed)         0.915     6.539                         ft600_send_recv/CLK
    SLICE_X1Y140         FDCE                                         r  pblock_1             ft600_send_recv/led_update_counter_reg[8]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 rst_i
                            (input port)
  Destination:            ft600_send_recv/led_update_counter_reg[1]/CLR
                            (recovery check against rising-edge clock ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.663ns  (logic 0.515ns (11.035%)  route 4.148ns (88.965%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.536ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.536ns = ( 6.536 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.912ns (routing 0.155ns, distribution 0.757ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
    E22                                               0.000     0.000 r                       rst_i (IN)
                         net (fo=0)                   0.000     0.000                         rst_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.515     0.515 r                       rst_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.515                         rst_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.515 r                       rst_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=3400, routed)        4.148     4.663                         ft600_send_recv/ftdi_rstn_o_OBUF
    SLICE_X2Y140         FDCE                                         f  pblock_1             ft600_send_recv/led_update_counter_reg[1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    ----------------------------------------

                         (clock ftdi_clk fall edge)
                                                      5.000     5.000 f                       
    E13                                               0.000     5.000 f                       ftdi_clk_i (IN)
                         net (fo=0)                   0.000     5.000                         ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.302     5.302 f                       ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.302                         ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.302 f                       ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.298     5.600                         ftdi_clk_i_IBUF
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.624 f                       ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=272, routed)         0.912     6.536                         ft600_send_recv/CLK
    SLICE_X2Y140         FDCE                                         r  pblock_1             ft600_send_recv/led_update_counter_reg[1]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 rst_i
                            (input port)
  Destination:            ft600_send_recv/led_update_counter_reg[2]/CLR
                            (recovery check against rising-edge clock ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.663ns  (logic 0.515ns (11.035%)  route 4.148ns (88.965%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.536ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.536ns = ( 6.536 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.912ns (routing 0.155ns, distribution 0.757ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
    E22                                               0.000     0.000 r                       rst_i (IN)
                         net (fo=0)                   0.000     0.000                         rst_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.515     0.515 r                       rst_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.515                         rst_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.515 r                       rst_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=3400, routed)        4.148     4.663                         ft600_send_recv/ftdi_rstn_o_OBUF
    SLICE_X2Y140         FDCE                                         f  pblock_1             ft600_send_recv/led_update_counter_reg[2]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    ----------------------------------------

                         (clock ftdi_clk fall edge)
                                                      5.000     5.000 f                       
    E13                                               0.000     5.000 f                       ftdi_clk_i (IN)
                         net (fo=0)                   0.000     5.000                         ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.302     5.302 f                       ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.302                         ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.302 f                       ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.298     5.600                         ftdi_clk_i_IBUF
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.624 f                       ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=272, routed)         0.912     6.536                         ft600_send_recv/CLK
    SLICE_X2Y140         FDCE                                         r  pblock_1             ft600_send_recv/led_update_counter_reg[2]/C  (IS_INVERTED)





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst_i
                            (input port)
  Destination:            output_memory/output_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram/RSTRAMARSTRAM
                            (rising edge-triggered cell RAMB36E2 clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.271ns  (logic 0.209ns (16.405%)  route 1.063ns (83.595%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT2=1)
  Clock Path Skew:        1.383ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.383ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 0.803ns (routing 0.108ns, distribution 0.695ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
    E22                                               0.000     0.000 f                       rst_i (IN)
                         net (fo=0)                   0.000     0.000                         rst_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.150     0.150 f                       rst_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.150                         rst_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.150 f                       rst_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=3400, routed)        0.794     0.944                         output_memory/output_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/lopt
    SLICE_X21Y180        LUT2 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.059     1.003 r  pblock_1             output_memory/output_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram_i_3/O
                         net (fo=5, routed)           0.268     1.271                         output_memory/output_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/ram_rstram_b
    RAMB36_X1Y36         RAMB36E2                                     r  pblock_1             output_memory/output_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram/RSTRAMARSTRAM
  -------------------------------------------------------------------    ----------------------------------------

                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r                       
    E13                                               0.000     0.000 r                       ftdi_clk_i (IN)
                         net (fo=0)                   0.000     0.000                         ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.372     0.372 r                       ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.372                         ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.372 r                       ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.189     0.561                         ftdi_clk_i_IBUF
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.580 r                       ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=272, routed)         0.803     1.383                         output_memory/output_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/clkb
    RAMB36_X1Y36         RAMB36E2                                     r  pblock_1             output_memory/output_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram/CLKARDCLK

Slack:                    inf
  Source:                 rst_i
                            (input port)
  Destination:            output_memory/output_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram/RSTRAMARSTRAM
                            (rising edge-triggered cell RAMB36E2 clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.364ns  (logic 0.209ns (15.287%)  route 1.156ns (84.713%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT2=1)
  Clock Path Skew:        1.358ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.358ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 0.778ns (routing 0.108ns, distribution 0.670ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
    E22                                               0.000     0.000 f                       rst_i (IN)
                         net (fo=0)                   0.000     0.000                         rst_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.150     0.150 f                       rst_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.150                         rst_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.150 f                       rst_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=3400, routed)        0.794     0.944                         output_memory/output_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/lopt
    SLICE_X21Y180        LUT2 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.059     1.003 r  pblock_1             output_memory/output_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram_i_3/O
                         net (fo=5, routed)           0.361     1.364                         output_memory/output_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/ram_rstram_b
    RAMB36_X1Y34         RAMB36E2                                     r  pblock_1             output_memory/output_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram/RSTRAMARSTRAM
  -------------------------------------------------------------------    ----------------------------------------

                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r                       
    E13                                               0.000     0.000 r                       ftdi_clk_i (IN)
                         net (fo=0)                   0.000     0.000                         ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.372     0.372 r                       ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.372                         ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.372 r                       ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.189     0.561                         ftdi_clk_i_IBUF
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.580 r                       ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=272, routed)         0.778     1.358                         output_memory/output_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clkb
    RAMB36_X1Y34         RAMB36E2                                     r  pblock_1             output_memory/output_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram/CLKARDCLK

Slack:                    inf
  Source:                 rst_i
                            (input port)
  Destination:            output_memory/output_ram_rd_addr_reg[6]/CLR
                            (removal check against rising-edge clock ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.407ns  (logic 0.150ns (10.635%)  route 1.257ns (89.365%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.291ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.291ns = ( 6.291 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 0.710ns (routing 0.108ns, distribution 0.602ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
    E22                                               0.000     0.000 r                       rst_i (IN)
                         net (fo=0)                   0.000     0.000                         rst_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.150     0.150 r                       rst_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.150                         rst_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.150 r                       rst_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=3400, routed)        1.257     1.407                         output_memory/lopt
    SLICE_X16Y169        FDCE                                         f  pblock_1             output_memory/output_ram_rd_addr_reg[6]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    ----------------------------------------

                         (clock ftdi_clk fall edge)
                                                      5.000     5.000 f                       
    E13                                               0.000     5.000 f                       ftdi_clk_i (IN)
                         net (fo=0)                   0.000     5.000                         ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.372     5.372 f                       ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.372                         ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.372 f                       ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.189     5.561                         ftdi_clk_i_IBUF
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.580 f                       ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=272, routed)         0.710     6.291                         output_memory/CLK
    SLICE_X16Y169        FDCE                                         r  pblock_1             output_memory/output_ram_rd_addr_reg[6]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 rst_i
                            (input port)
  Destination:            output_memory/output_ram_rd_addr_reg[10]/CLR
                            (removal check against rising-edge clock ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.408ns  (logic 0.150ns (10.627%)  route 1.258ns (89.373%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.292ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.292ns = ( 6.292 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 0.711ns (routing 0.108ns, distribution 0.603ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
    E22                                               0.000     0.000 r                       rst_i (IN)
                         net (fo=0)                   0.000     0.000                         rst_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.150     0.150 r                       rst_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.150                         rst_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.150 r                       rst_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=3400, routed)        1.258     1.408                         output_memory/lopt
    SLICE_X16Y169        FDCE                                         f  pblock_1             output_memory/output_ram_rd_addr_reg[10]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    ----------------------------------------

                         (clock ftdi_clk fall edge)
                                                      5.000     5.000 f                       
    E13                                               0.000     5.000 f                       ftdi_clk_i (IN)
                         net (fo=0)                   0.000     5.000                         ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.372     5.372 f                       ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.372                         ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.372 f                       ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.189     5.561                         ftdi_clk_i_IBUF
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.580 f                       ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=272, routed)         0.711     6.292                         output_memory/CLK
    SLICE_X16Y169        FDCE                                         r  pblock_1             output_memory/output_ram_rd_addr_reg[10]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 rst_i
                            (input port)
  Destination:            output_memory/output_ram_rd_addr_reg[7]/CLR
                            (removal check against rising-edge clock ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.408ns  (logic 0.150ns (10.627%)  route 1.258ns (89.373%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.292ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.292ns = ( 6.292 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 0.711ns (routing 0.108ns, distribution 0.603ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
    E22                                               0.000     0.000 r                       rst_i (IN)
                         net (fo=0)                   0.000     0.000                         rst_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.150     0.150 r                       rst_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.150                         rst_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.150 r                       rst_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=3400, routed)        1.258     1.408                         output_memory/lopt
    SLICE_X16Y169        FDCE                                         f  pblock_1             output_memory/output_ram_rd_addr_reg[7]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    ----------------------------------------

                         (clock ftdi_clk fall edge)
                                                      5.000     5.000 f                       
    E13                                               0.000     5.000 f                       ftdi_clk_i (IN)
                         net (fo=0)                   0.000     5.000                         ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.372     5.372 f                       ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.372                         ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.372 f                       ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.189     5.561                         ftdi_clk_i_IBUF
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.580 f                       ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=272, routed)         0.711     6.292                         output_memory/CLK
    SLICE_X16Y169        FDCE                                         r  pblock_1             output_memory/output_ram_rd_addr_reg[7]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 rst_i
                            (input port)
  Destination:            output_memory/output_ram_rd_addr_reg[8]/CLR
                            (removal check against rising-edge clock ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.408ns  (logic 0.150ns (10.627%)  route 1.258ns (89.373%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.292ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.292ns = ( 6.292 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 0.711ns (routing 0.108ns, distribution 0.603ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
    E22                                               0.000     0.000 r                       rst_i (IN)
                         net (fo=0)                   0.000     0.000                         rst_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.150     0.150 r                       rst_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.150                         rst_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.150 r                       rst_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=3400, routed)        1.258     1.408                         output_memory/lopt
    SLICE_X16Y169        FDCE                                         f  pblock_1             output_memory/output_ram_rd_addr_reg[8]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    ----------------------------------------

                         (clock ftdi_clk fall edge)
                                                      5.000     5.000 f                       
    E13                                               0.000     5.000 f                       ftdi_clk_i (IN)
                         net (fo=0)                   0.000     5.000                         ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.372     5.372 f                       ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.372                         ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.372 f                       ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.189     5.561                         ftdi_clk_i_IBUF
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.580 f                       ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=272, routed)         0.711     6.292                         output_memory/CLK
    SLICE_X16Y169        FDCE                                         r  pblock_1             output_memory/output_ram_rd_addr_reg[8]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 rst_i
                            (input port)
  Destination:            output_memory/output_ram_rd_addr_reg[9]/CLR
                            (removal check against rising-edge clock ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.408ns  (logic 0.150ns (10.627%)  route 1.258ns (89.373%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.292ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.292ns = ( 6.292 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 0.711ns (routing 0.108ns, distribution 0.603ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
    E22                                               0.000     0.000 r                       rst_i (IN)
                         net (fo=0)                   0.000     0.000                         rst_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.150     0.150 r                       rst_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.150                         rst_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.150 r                       rst_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=3400, routed)        1.258     1.408                         output_memory/lopt
    SLICE_X16Y169        FDCE                                         f  pblock_1             output_memory/output_ram_rd_addr_reg[9]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    ----------------------------------------

                         (clock ftdi_clk fall edge)
                                                      5.000     5.000 f                       
    E13                                               0.000     5.000 f                       ftdi_clk_i (IN)
                         net (fo=0)                   0.000     5.000                         ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.372     5.372 f                       ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.372                         ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.372 f                       ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.189     5.561                         ftdi_clk_i_IBUF
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.580 f                       ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=272, routed)         0.711     6.292                         output_memory/CLK
    SLICE_X16Y169        FDCE                                         r  pblock_1             output_memory/output_ram_rd_addr_reg[9]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 rst_i
                            (input port)
  Destination:            output_memory/output_ram_rd_addr_reg[3]/CLR
                            (removal check against rising-edge clock ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.409ns  (logic 0.150ns (10.620%)  route 1.259ns (89.380%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.290ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.290ns = ( 6.290 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 0.709ns (routing 0.108ns, distribution 0.601ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
    E22                                               0.000     0.000 r                       rst_i (IN)
                         net (fo=0)                   0.000     0.000                         rst_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.150     0.150 r                       rst_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.150                         rst_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.150 r                       rst_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=3400, routed)        1.259     1.409                         output_memory/lopt
    SLICE_X16Y168        FDCE                                         f  pblock_1             output_memory/output_ram_rd_addr_reg[3]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    ----------------------------------------

                         (clock ftdi_clk fall edge)
                                                      5.000     5.000 f                       
    E13                                               0.000     5.000 f                       ftdi_clk_i (IN)
                         net (fo=0)                   0.000     5.000                         ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.372     5.372 f                       ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.372                         ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.372 f                       ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.189     5.561                         ftdi_clk_i_IBUF
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.580 f                       ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=272, routed)         0.709     6.290                         output_memory/CLK
    SLICE_X16Y168        FDCE                                         r  pblock_1             output_memory/output_ram_rd_addr_reg[3]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 rst_i
                            (input port)
  Destination:            output_memory/output_ram_rd_addr_reg[4]/CLR
                            (removal check against rising-edge clock ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.409ns  (logic 0.150ns (10.620%)  route 1.259ns (89.380%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.290ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.290ns = ( 6.290 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 0.709ns (routing 0.108ns, distribution 0.601ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
    E22                                               0.000     0.000 r                       rst_i (IN)
                         net (fo=0)                   0.000     0.000                         rst_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.150     0.150 r                       rst_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.150                         rst_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.150 r                       rst_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=3400, routed)        1.259     1.409                         output_memory/lopt
    SLICE_X16Y168        FDCE                                         f  pblock_1             output_memory/output_ram_rd_addr_reg[4]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    ----------------------------------------

                         (clock ftdi_clk fall edge)
                                                      5.000     5.000 f                       
    E13                                               0.000     5.000 f                       ftdi_clk_i (IN)
                         net (fo=0)                   0.000     5.000                         ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.372     5.372 f                       ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.372                         ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.372 f                       ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.189     5.561                         ftdi_clk_i_IBUF
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.580 f                       ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=272, routed)         0.709     6.290                         output_memory/CLK
    SLICE_X16Y168        FDCE                                         r  pblock_1             output_memory/output_ram_rd_addr_reg[4]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 rst_i
                            (input port)
  Destination:            output_memory/output_ram_rd_addr_reg[5]/CLR
                            (removal check against rising-edge clock ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.409ns  (logic 0.150ns (10.620%)  route 1.259ns (89.380%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.290ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.290ns = ( 6.290 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 0.709ns (routing 0.108ns, distribution 0.601ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
    E22                                               0.000     0.000 r                       rst_i (IN)
                         net (fo=0)                   0.000     0.000                         rst_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.150     0.150 r                       rst_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.150                         rst_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.150 r                       rst_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=3400, routed)        1.259     1.409                         output_memory/lopt
    SLICE_X16Y168        FDCE                                         f  pblock_1             output_memory/output_ram_rd_addr_reg[5]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    ----------------------------------------

                         (clock ftdi_clk fall edge)
                                                      5.000     5.000 f                       
    E13                                               0.000     5.000 f                       ftdi_clk_i (IN)
                         net (fo=0)                   0.000     5.000                         ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.372     5.372 f                       ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.372                         ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.372 f                       ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.189     5.561                         ftdi_clk_i_IBUF
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.580 f                       ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=272, routed)         0.709     6.290                         output_memory/CLK
    SLICE_X16Y168        FDCE                                         r  pblock_1             output_memory/output_ram_rd_addr_reg[5]/C  (IS_INVERTED)





