line_bram_2.v,verilog,xil_defaultlib,../../../../project_3.gen/sources_1/ip/line_bram_2/sim/line_bram_2.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
