Release 14.4 - xst P.49d (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.19 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.19 secs
 
--> Reading design: master_control.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "master_control.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "master_control"
Output Format                      : NGC
Target Device                      : xc3s100e-4-cp132

---- Source Options
Top Module Name                    : master_control
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "master_2.v" in library work
Module <master_control> compiled
No errors in compilation
Analysis of file <"master_control.prj"> succeeded.
 

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for module <master_control> in library <work> with parameters.
	M1_STATE_ACK = "00000000000000000000000000000100"
	M1_STATE_ADDR = "00000000000000000000000000000010"
	M1_STATE_DATA = "00000000000000000000000000000101"
	M1_STATE_IDLE = "00000000000000000000000000000000"
	M1_STATE_READ = "00000000000000000000000000001001"
	M1_STATE_RW = "00000000000000000000000000000011"
	M1_STATE_START = "00000000000000000000000000000001"
	M1_STATE_STOP = "00000000000000000000000000000110"
	M1_STATE_WACK2 = "00000000000000000000000000000111"
	M1_STATE_WRITE = "00000000000000000000000000001000"
	STATE_ACK = "00000000000000000000000000000100"
	STATE_ADDR = "00000000000000000000000000000010"
	STATE_DATA = "00000000000000000000000000000101"
	STATE_IDLE = "00000000000000000000000000000000"
	STATE_READ = "00000000000000000000000000001001"
	STATE_RW = "00000000000000000000000000000011"
	STATE_START = "00000000000000000000000000000001"
	STATE_STOP = "00000000000000000000000000000110"
	STATE_WACK2 = "00000000000000000000000000000111"
	STATE_WRITE = "00000000000000000000000000001000"


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <master_control>.
	M1_STATE_ACK = 32'sb00000000000000000000000000000100
	M1_STATE_ADDR = 32'sb00000000000000000000000000000010
	M1_STATE_DATA = 32'sb00000000000000000000000000000101
	M1_STATE_IDLE = 32'sb00000000000000000000000000000000
	M1_STATE_READ = 32'sb00000000000000000000000000001001
	M1_STATE_RW = 32'sb00000000000000000000000000000011
	M1_STATE_START = 32'sb00000000000000000000000000000001
	M1_STATE_STOP = 32'sb00000000000000000000000000000110
	M1_STATE_WACK2 = 32'sb00000000000000000000000000000111
	M1_STATE_WRITE = 32'sb00000000000000000000000000001000
	STATE_ACK = 32'sb00000000000000000000000000000100
	STATE_ADDR = 32'sb00000000000000000000000000000010
	STATE_DATA = 32'sb00000000000000000000000000000101
	STATE_IDLE = 32'sb00000000000000000000000000000000
	STATE_READ = 32'sb00000000000000000000000000001001
	STATE_RW = 32'sb00000000000000000000000000000011
	STATE_START = 32'sb00000000000000000000000000000001
	STATE_STOP = 32'sb00000000000000000000000000000110
	STATE_WACK2 = 32'sb00000000000000000000000000000111
	STATE_WRITE = 32'sb00000000000000000000000000001000
Module <master_control> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...
INFO:Xst:2679 - Register <addr> in unit <master_control> has a constant value of 1010101 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <m1_addr> in unit <master_control> has a constant value of 1000111 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <data> in unit <master_control> has a constant value of 01101111 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <m1_data> in unit <master_control> has a constant value of 10001111 during circuit operation. The register is replaced by logic.

Synthesizing Unit <master_control>.
    Related source file is "master_2.v".
WARNING:Xst:646 - Signal <slave_data_read> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <save_data> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <save_add> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <m1_slave_data_read> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <m1_save_data> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <m1_save_add> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <counter_div> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <clk_div> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <NUMBER> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <D> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <A> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Register <SEVEN_ADDR> equivalent to <LED_ADDR> has been removed
    Found finite state machine <FSM_0> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 9                                              |
    | Transitions        | 15                                             |
    | Inputs             | 2                                              |
    | Outputs            | 12                                             |
    | Clock              | clk                       (rising_edge)        |
    | Clock enable       | arb_control               (negative)           |
    | Reset              | reset                     (positive)           |
    | Reset type         | synchronous                                    |
    | Reset State        | 00000000                                       |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_1> for signal <m1_state>.
    -----------------------------------------------------------------------
    | States             | 9                                              |
    | Transitions        | 15                                             |
    | Inputs             | 2                                              |
    | Outputs            | 11                                             |
    | Clock              | clk                       (rising_edge)        |
    | Clock enable       | arb_control               (positive)           |
    | Reset              | reset                     (positive)           |
    | Reset type         | synchronous                                    |
    | Reset State        | 00000000                                       |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 7x1-bit ROM for signal <$COND_1>.
    Found 8x1-bit ROM for signal <$COND_2>.
    Found 7x1-bit ROM for signal <$COND_3>.
    Found 8x1-bit ROM for signal <$COND_4>.
    Found 7-bit register for signal <LED_ADDR>.
    Found 8-bit register for signal <SEVEN_DATA>.
    Found 1-bit register for signal <i2c_sda>.
    Found 1-bit register for signal <m1_i2c_sda>.
    Found 8-bit register for signal <count>.
    Found 8-bit subtractor for signal <count$addsub0000>.
    Found 1-bit register for signal <i2c_scl_enable>.
    Found 8-bit register for signal <m1_count>.
    Found 8-bit subtractor for signal <m1_count$addsub0000>.
    Found 1-bit register for signal <m1_i2c_scl_enable>.
    Found 7-bit register for signal <m1_sev_seg_add>.
    Found 8-bit register for signal <m1_sev_seg_data>.
    Found 7-bit register for signal <sev_seg_add>.
    Found 8-bit register for signal <sev_seg_data>.
    Summary:
	inferred   2 Finite State Machine(s).
	inferred   4 ROM(s).
	inferred  65 D-type flip-flop(s).
	inferred   2 Adder/Subtractor(s).
Unit <master_control> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 4
 7x1-bit ROM                                           : 2
 8x1-bit ROM                                           : 2
# Adders/Subtractors                                   : 2
 8-bit subtractor                                      : 2
# Registers                                            : 38
 1-bit register                                        : 34
 7-bit register                                        : 1
 8-bit register                                        : 3

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_1> for best encoding.
Optimizing FSM <m1_state/FSM> on signal <m1_state[1:9]> with one-hot encoding.
-----------------------
 State    | Encoding
-----------------------
 00000000 | 000000001
 00000001 | 000000010
 00000010 | 000000100
 00000011 | 000001000
 00000100 | 000010000
 00001001 | 000100000
 00001000 | 001000000
 00000111 | 010000000
 00000110 | 100000000
-----------------------
Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <state/FSM> on signal <state[1:9]> with one-hot encoding.
-----------------------
 State    | Encoding
-----------------------
 00000000 | 000000001
 00000001 | 000000010
 00000010 | 000000100
 00000011 | 000001000
 00000100 | 000010000
 00001001 | 000100000
 00001000 | 001000000
 00000111 | 010000000
 00000110 | 100000000
-----------------------

Synthesizing (advanced) Unit <master_control>.
INFO:Xst:3021 - HDL ADVISOR - Asynchronous or synchronous initialization of the register <count> prevents it from being combined with the ROM <Mrom__COND_1> for implementation as read-only block RAM.
INFO:Xst:3021 - HDL ADVISOR - Asynchronous or synchronous initialization of the register <count> prevents it from being combined with the ROM <Mrom__COND_2> for implementation as read-only block RAM.
INFO:Xst:3021 - HDL ADVISOR - Asynchronous or synchronous initialization of the register <m1_count> prevents it from being combined with the ROM <Mrom__COND_3> for implementation as read-only block RAM.
INFO:Xst:3021 - HDL ADVISOR - Asynchronous or synchronous initialization of the register <m1_count> prevents it from being combined with the ROM <Mrom__COND_4> for implementation as read-only block RAM.
Unit <master_control> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# FSMs                                                 : 2
# ROMs                                                 : 4
 7x1-bit ROM                                           : 2
 8x1-bit ROM                                           : 2
# Adders/Subtractors                                   : 2
 8-bit subtractor                                      : 2
# Registers                                            : 65
 Flip-Flops                                            : 65

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <master_control> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block master_control, actual ratio is 9.
FlipFlop count_0 has been replicated 1 time(s)
FlipFlop count_1 has been replicated 1 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 85
 Flip-Flops                                            : 85

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : master_control.ngr
Top Level Output File Name         : master_control
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 41

Cell Usage :
# BELS                             : 181
#      GND                         : 1
#      INV                         : 2
#      LUT2                        : 14
#      LUT2_D                      : 1
#      LUT2_L                      : 2
#      LUT3                        : 41
#      LUT3_D                      : 2
#      LUT3_L                      : 4
#      LUT4                        : 87
#      LUT4_D                      : 6
#      LUT4_L                      : 10
#      MUXF5                       : 10
#      VCC                         : 1
# FlipFlops/Latches                : 85
#      FDE                         : 45
#      FDR                         : 2
#      FDRE                        : 34
#      FDSE                        : 4
# Clock Buffers                    : 1
#      BUFG                        : 1
# IO Buffers                       : 41
#      IBUF                        : 4
#      OBUF                        : 37
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s100ecp132-4 

 Number of Slices:                       91  out of    960     9%  
 Number of Slice Flip Flops:             85  out of   1920     4%  
 Number of 4 input LUTs:                169  out of   1920     8%  
 Number of IOs:                          41
 Number of bonded IOBs:                  41  out of     83    49%  
 Number of GCLKs:                         1  out of     24     4%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | IBUF+BUFG              | 85    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 7.879ns (Maximum Frequency: 126.920MHz)
   Minimum input arrival time before clock: 5.877ns
   Maximum output required time after clock: 5.582ns
   Maximum combinational path delay: 6.224ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 7.879ns (frequency: 126.920MHz)
  Total number of paths / destination ports: 1330 / 128
-------------------------------------------------------------------------
Delay:               7.879ns (Levels of Logic = 5)
  Source:            m1_count_2 (FF)
  Destination:       m1_count_0 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: m1_count_2 to m1_count_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q            23   0.591   1.377  m1_count_2 (m1_count_2)
     LUT3_D:I0->O          7   0.704   0.712  Msub_m1_count_addsub0000_cy<2>11 (Msub_m1_count_addsub0000_cy<2>)
     LUT4:I3->O           21   0.704   1.132  m1_state_cmp_eq0000 (m1_state_cmp_eq0000)
     LUT4:I3->O            4   0.704   0.622  m1_count_mux0000<6>21 (N10)
     LUT4:I2->O            1   0.704   0.000  m1_count_mux0000<7>_F (N92)
     MUXF5:I0->O           1   0.321   0.000  m1_count_mux0000<7> (m1_count_mux0000<7>)
     FDRE:D                    0.308          m1_count_0
    ----------------------------------------
    Total                      7.879ns (4.036ns logic, 3.843ns route)
                                       (51.2% logic, 48.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 229 / 162
-------------------------------------------------------------------------
Offset:              5.877ns (Levels of Logic = 3)
  Source:            arb_control (PAD)
  Destination:       m1_sev_seg_data_0 (FF)
  Destination Clock: clk rising

  Data Path: arb_control to m1_sev_seg_data_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            41   1.218   1.344  arb_control_IBUF (arb_control_IBUF)
     LUT3:I1->O            8   0.704   0.932  m1_sev_seg_data_7_not000111 (N2)
     LUT4:I0->O            1   0.704   0.420  m1_sev_seg_data_7_not00011 (m1_sev_seg_data_7_not0001)
     FDE:CE                    0.555          m1_sev_seg_data_7
    ----------------------------------------
    Total                      5.877ns (3.181ns logic, 2.696ns route)
                                       (54.1% logic, 45.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 26 / 26
-------------------------------------------------------------------------
Offset:              5.582ns (Levels of Logic = 2)
  Source:            m1_i2c_scl_enable (FF)
  Destination:       m1_i2c_scl (PAD)
  Source Clock:      clk rising

  Data Path: m1_i2c_scl_enable to m1_i2c_scl
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              1   0.591   0.595  m1_i2c_scl_enable (m1_i2c_scl_enable)
     LUT2:I0->O            1   0.704   0.420  m1_i2c_scl1 (m1_i2c_scl_OBUF)
     OBUF:I->O                 3.272          m1_i2c_scl_OBUF (m1_i2c_scl)
    ----------------------------------------
    Total                      5.582ns (4.567ns logic, 1.015ns route)
                                       (81.8% logic, 18.2% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Delay:               6.224ns (Levels of Logic = 3)
  Source:            clk (PAD)
  Destination:       m1_i2c_scl (PAD)

  Data Path: clk to m1_i2c_scl
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             3   1.218   0.610  clk_IBUF (clk_IBUF1)
     LUT2:I1->O            1   0.704   0.420  m1_i2c_scl1 (m1_i2c_scl_OBUF)
     OBUF:I->O                 3.272          m1_i2c_scl_OBUF (m1_i2c_scl)
    ----------------------------------------
    Total                      6.224ns (5.194ns logic, 1.030ns route)
                                       (83.5% logic, 16.5% route)

=========================================================================


Total REAL time to Xst completion: 12.00 secs
Total CPU time to Xst completion: 11.99 secs
 
--> 

Total memory usage is 305792 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   11 (   0 filtered)
Number of infos    :    9 (   0 filtered)

