# Generated by Yosys 0.13+37 (git sha1 675a7bd22, clang 10.0.0-4ubuntu1 -fPIC -Os)

.model top
.inputs clk
.outputs led_r_inv led_g_inv led_b_inv
.names $false
.names $true
1
.names $undef
.gate SB_DFFSR C=clk D=counter[0] Q=counter_SB_DFFSR_Q_D[0] R=part_SB_DFFE_Q_E[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "fpga_test.v:36.5-55.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_CARRY CI=counter[0] CO=counter_SB_CARRY_CI_CO[2] I0=counter[1] I1=$true
.attr src "fpga_test.v:37.19-37.30|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=counter_SB_CARRY_CI_CO[9] CO=counter_SB_CARRY_CI_CO[10] I0=counter[9] I1=$true
.attr src "fpga_test.v:37.19-37.30|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=counter_SB_CARRY_CI_CO[8] CO=counter_SB_CARRY_CI_CO[9] I0=counter[8] I1=$true
.attr src "fpga_test.v:37.19-37.30|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=counter_SB_CARRY_CI_CO[28] CO=counter_SB_CARRY_CI_CO[29] I0=counter[28] I1=$true
.attr src "fpga_test.v:37.19-37.30|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=counter_SB_CARRY_CI_CO[27] CO=counter_SB_CARRY_CI_CO[28] I0=counter[27] I1=$true
.attr src "fpga_test.v:37.19-37.30|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=counter_SB_CARRY_CI_CO[26] CO=counter_SB_CARRY_CI_CO[27] I0=counter[26] I1=$true
.attr src "fpga_test.v:37.19-37.30|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=counter_SB_CARRY_CI_CO[25] CO=counter_SB_CARRY_CI_CO[26] I0=counter[25] I1=$true
.attr src "fpga_test.v:37.19-37.30|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=counter_SB_CARRY_CI_CO[24] CO=counter_SB_CARRY_CI_CO[25] I0=counter[24] I1=$true
.attr src "fpga_test.v:37.19-37.30|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=counter_SB_CARRY_CI_CO[23] CO=counter_SB_CARRY_CI_CO[24] I0=counter[23] I1=$true
.attr src "fpga_test.v:37.19-37.30|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=counter_SB_CARRY_CI_CO[22] CO=counter_SB_CARRY_CI_CO[23] I0=counter[22] I1=$true
.attr src "fpga_test.v:37.19-37.30|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=counter_SB_CARRY_CI_CO[21] CO=counter_SB_CARRY_CI_CO[22] I0=counter[21] I1=$true
.attr src "fpga_test.v:37.19-37.30|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=counter_SB_CARRY_CI_CO[20] CO=counter_SB_CARRY_CI_CO[21] I0=counter[20] I1=$true
.attr src "fpga_test.v:37.19-37.30|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=counter_SB_CARRY_CI_CO[19] CO=counter_SB_CARRY_CI_CO[20] I0=counter[19] I1=$true
.attr src "fpga_test.v:37.19-37.30|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=counter_SB_CARRY_CI_CO[7] CO=counter_SB_CARRY_CI_CO[8] I0=counter[7] I1=$true
.attr src "fpga_test.v:37.19-37.30|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=counter_SB_CARRY_CI_CO[18] CO=counter_SB_CARRY_CI_CO[19] I0=counter[18] I1=$true
.attr src "fpga_test.v:37.19-37.30|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=counter_SB_CARRY_CI_CO[17] CO=counter_SB_CARRY_CI_CO[18] I0=counter[17] I1=$true
.attr src "fpga_test.v:37.19-37.30|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=counter_SB_CARRY_CI_CO[16] CO=counter_SB_CARRY_CI_CO[17] I0=counter[16] I1=$true
.attr src "fpga_test.v:37.19-37.30|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=counter_SB_CARRY_CI_CO[15] CO=counter_SB_CARRY_CI_CO[16] I0=counter[15] I1=$true
.attr src "fpga_test.v:37.19-37.30|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=counter_SB_CARRY_CI_CO[14] CO=counter_SB_CARRY_CI_CO[15] I0=counter[14] I1=$true
.attr src "fpga_test.v:37.19-37.30|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=counter_SB_CARRY_CI_CO[13] CO=counter_SB_CARRY_CI_CO[14] I0=counter[13] I1=$true
.attr src "fpga_test.v:37.19-37.30|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=counter_SB_CARRY_CI_CO[12] CO=counter_SB_CARRY_CI_CO[13] I0=counter[12] I1=$true
.attr src "fpga_test.v:37.19-37.30|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=counter_SB_CARRY_CI_CO[11] CO=counter_SB_CARRY_CI_CO[12] I0=counter[11] I1=$true
.attr src "fpga_test.v:37.19-37.30|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=counter_SB_CARRY_CI_CO[10] CO=counter_SB_CARRY_CI_CO[11] I0=counter[10] I1=$true
.attr src "fpga_test.v:37.19-37.30|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=counter_SB_CARRY_CI_CO[6] CO=counter_SB_CARRY_CI_CO[7] I0=counter[6] I1=$true
.attr src "fpga_test.v:37.19-37.30|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=counter_SB_CARRY_CI_CO[5] CO=counter_SB_CARRY_CI_CO[6] I0=counter[5] I1=$true
.attr src "fpga_test.v:37.19-37.30|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=counter_SB_CARRY_CI_CO[4] CO=counter_SB_CARRY_CI_CO[5] I0=counter[4] I1=$true
.attr src "fpga_test.v:37.19-37.30|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=counter_SB_CARRY_CI_CO[3] CO=counter_SB_CARRY_CI_CO[4] I0=counter[3] I1=$true
.attr src "fpga_test.v:37.19-37.30|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=counter_SB_CARRY_CI_CO[30] CO=counter_SB_CARRY_CI_CO[31] I0=counter[30] I1=$true
.attr src "fpga_test.v:37.19-37.30|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=counter_SB_CARRY_CI_CO[2] CO=counter_SB_CARRY_CI_CO[3] I0=counter[2] I1=$true
.attr src "fpga_test.v:37.19-37.30|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=counter_SB_CARRY_CI_CO[29] CO=counter_SB_CARRY_CI_CO[30] I0=counter[29] I1=$true
.attr src "fpga_test.v:37.19-37.30|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFFSR C=clk D=counter_SB_DFFSR_Q_D[31] Q=counter[31] R=part_SB_DFFE_Q_E[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "fpga_test.v:36.5-55.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=clk D=counter_SB_DFFSR_Q_D[30] Q=counter[30] R=part_SB_DFFE_Q_E[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "fpga_test.v:36.5-55.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=clk D=counter_SB_DFFSR_Q_D[21] Q=counter[21] R=part_SB_DFFE_Q_E[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "fpga_test.v:36.5-55.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=clk D=counter_SB_DFFSR_Q_D[20] Q=counter[20] R=part_SB_DFFE_Q_E[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "fpga_test.v:36.5-55.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=clk D=counter_SB_DFFSR_Q_D[19] Q=counter[19] R=part_SB_DFFE_Q_E[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "fpga_test.v:36.5-55.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=clk D=counter_SB_DFFSR_Q_D[18] Q=counter[18] R=part_SB_DFFE_Q_E[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "fpga_test.v:36.5-55.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=clk D=counter_SB_DFFSR_Q_D[17] Q=counter[17] R=part_SB_DFFE_Q_E[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "fpga_test.v:36.5-55.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=clk D=counter_SB_DFFSR_Q_D[16] Q=counter[16] R=part_SB_DFFE_Q_E[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "fpga_test.v:36.5-55.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=clk D=counter_SB_DFFSR_Q_D[15] Q=counter[15] R=part_SB_DFFE_Q_E[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "fpga_test.v:36.5-55.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=clk D=counter_SB_DFFSR_Q_D[13] Q=counter[13] R=part_SB_DFFE_Q_E[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "fpga_test.v:36.5-55.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=clk D=counter_SB_DFFSR_Q_D[10] Q=counter[10] R=part_SB_DFFE_Q_E[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "fpga_test.v:36.5-55.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=clk D=counter_SB_DFFSR_Q_D[6] Q=counter[6] R=part_SB_DFFE_Q_E[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "fpga_test.v:36.5-55.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=clk D=counter_SB_DFFSR_Q_D[29] Q=counter[29] R=part_SB_DFFE_Q_E[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "fpga_test.v:36.5-55.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=clk D=counter_SB_DFFSR_Q_D[5] Q=counter[5] R=part_SB_DFFE_Q_E[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "fpga_test.v:36.5-55.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=clk D=counter_SB_DFFSR_Q_D[4] Q=counter[4] R=part_SB_DFFE_Q_E[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "fpga_test.v:36.5-55.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=clk D=counter_SB_DFFSR_Q_D[1] Q=counter[1] R=part_SB_DFFE_Q_E[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "fpga_test.v:36.5-55.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=clk D=counter_SB_DFFSR_Q_D[28] Q=counter[28] R=part_SB_DFFE_Q_E[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "fpga_test.v:36.5-55.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=clk D=counter_SB_DFFSR_Q_D[27] Q=counter[27] R=part_SB_DFFE_Q_E[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "fpga_test.v:36.5-55.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=clk D=counter_SB_DFFSR_Q_D[26] Q=counter[26] R=part_SB_DFFE_Q_E[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "fpga_test.v:36.5-55.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=clk D=counter_SB_DFFSR_Q_D[25] Q=counter[25] R=part_SB_DFFE_Q_E[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "fpga_test.v:36.5-55.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=clk D=counter_SB_DFFSR_Q_D[24] Q=counter[24] R=part_SB_DFFE_Q_E[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "fpga_test.v:36.5-55.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=clk D=counter_SB_DFFSR_Q_D[23] Q=counter[23] R=part_SB_DFFE_Q_E[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "fpga_test.v:36.5-55.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=clk D=counter_SB_DFFSR_Q_D[22] Q=counter[22] R=part_SB_DFFE_Q_E[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "fpga_test.v:36.5-55.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_LUT4 I0=$false I1=counter[17] I2=$true I3=counter_SB_CARRY_CI_CO[17] O=counter_SB_DFFSR_Q_D[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "fpga_test.v:37.19-37.30|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=counter[16] I2=$true I3=counter_SB_CARRY_CI_CO[16] O=counter_SB_DFFSR_Q_D[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "fpga_test.v:37.19-37.30|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=counter[7] I2=$true I3=counter_SB_CARRY_CI_CO[7] O=counter_SB_DFFSR_Q_D[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "fpga_test.v:37.19-37.30|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=counter[6] I2=$true I3=counter_SB_CARRY_CI_CO[6] O=counter_SB_DFFSR_Q_D[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "fpga_test.v:37.19-37.30|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=counter[5] I2=$true I3=counter_SB_CARRY_CI_CO[5] O=counter_SB_DFFSR_Q_D[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "fpga_test.v:37.19-37.30|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=counter[4] I2=$true I3=counter_SB_CARRY_CI_CO[4] O=counter_SB_DFFSR_Q_D[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "fpga_test.v:37.19-37.30|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=counter[3] I2=$true I3=counter_SB_CARRY_CI_CO[3] O=counter_SB_DFFSR_Q_D[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "fpga_test.v:37.19-37.30|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=counter[31] I2=$true I3=counter_SB_CARRY_CI_CO[31] O=counter_SB_DFFSR_Q_D[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "fpga_test.v:37.19-37.30|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=counter[30] I2=$true I3=counter_SB_CARRY_CI_CO[30] O=counter_SB_DFFSR_Q_D[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "fpga_test.v:37.19-37.30|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=counter[2] I2=$true I3=counter_SB_CARRY_CI_CO[2] O=counter_SB_DFFSR_Q_D[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "fpga_test.v:37.19-37.30|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=counter[29] I2=$true I3=counter_SB_CARRY_CI_CO[29] O=counter_SB_DFFSR_Q_D[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "fpga_test.v:37.19-37.30|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=counter[28] I2=$true I3=counter_SB_CARRY_CI_CO[28] O=counter_SB_DFFSR_Q_D[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "fpga_test.v:37.19-37.30|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=counter[15] I2=$true I3=counter_SB_CARRY_CI_CO[15] O=counter_SB_DFFSR_Q_D[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "fpga_test.v:37.19-37.30|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=counter[27] I2=$true I3=counter_SB_CARRY_CI_CO[27] O=counter_SB_DFFSR_Q_D[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "fpga_test.v:37.19-37.30|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=counter[26] I2=$true I3=counter_SB_CARRY_CI_CO[26] O=counter_SB_DFFSR_Q_D[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "fpga_test.v:37.19-37.30|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=counter[25] I2=$true I3=counter_SB_CARRY_CI_CO[25] O=counter_SB_DFFSR_Q_D[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "fpga_test.v:37.19-37.30|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=counter[24] I2=$true I3=counter_SB_CARRY_CI_CO[24] O=counter_SB_DFFSR_Q_D[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "fpga_test.v:37.19-37.30|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=counter[23] I2=$true I3=counter_SB_CARRY_CI_CO[23] O=counter_SB_DFFSR_Q_D[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "fpga_test.v:37.19-37.30|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=counter[22] I2=$true I3=counter_SB_CARRY_CI_CO[22] O=counter_SB_DFFSR_Q_D[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "fpga_test.v:37.19-37.30|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=counter[21] I2=$true I3=counter_SB_CARRY_CI_CO[21] O=counter_SB_DFFSR_Q_D[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "fpga_test.v:37.19-37.30|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=counter[20] I2=$true I3=counter_SB_CARRY_CI_CO[20] O=counter_SB_DFFSR_Q_D[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "fpga_test.v:37.19-37.30|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=counter[1] I2=$true I3=counter[0] O=counter_SB_DFFSR_Q_D[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "fpga_test.v:37.19-37.30|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=counter[19] I2=$true I3=counter_SB_CARRY_CI_CO[19] O=counter_SB_DFFSR_Q_D[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "fpga_test.v:37.19-37.30|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=counter[14] I2=$true I3=counter_SB_CARRY_CI_CO[14] O=counter_SB_DFFSR_Q_D[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "fpga_test.v:37.19-37.30|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=counter[18] I2=$true I3=counter_SB_CARRY_CI_CO[18] O=counter_SB_DFFSR_Q_D[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "fpga_test.v:37.19-37.30|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=counter[13] I2=$true I3=counter_SB_CARRY_CI_CO[13] O=counter_SB_DFFSR_Q_D[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "fpga_test.v:37.19-37.30|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=counter[12] I2=$true I3=counter_SB_CARRY_CI_CO[12] O=counter_SB_DFFSR_Q_D[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "fpga_test.v:37.19-37.30|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=counter[11] I2=$true I3=counter_SB_CARRY_CI_CO[11] O=counter_SB_DFFSR_Q_D[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "fpga_test.v:37.19-37.30|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=counter[10] I2=$true I3=counter_SB_CARRY_CI_CO[10] O=counter_SB_DFFSR_Q_D[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "fpga_test.v:37.19-37.30|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=counter[9] I2=$true I3=counter_SB_CARRY_CI_CO[9] O=counter_SB_DFFSR_Q_D[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "fpga_test.v:37.19-37.30|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=counter[8] I2=$true I3=counter_SB_CARRY_CI_CO[8] O=counter_SB_DFFSR_Q_D[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "fpga_test.v:37.19-37.30|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=counter_SB_LUT4_O_I3 O=counter[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=counter_SB_LUT4_O_1_I3 O=counter[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_DFFSR C=clk D=counter_SB_LUT4_O_1_I3_SB_DFFSR_Q_D Q=counter_SB_LUT4_O_1_I3 R=part_SB_DFFE_Q_E[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "fpga_test.v:36.5-55.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=counter_SB_DFFSR_Q_D[12] O=counter_SB_LUT4_O_1_I3_SB_DFFSR_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=counter_SB_LUT4_O_2_I3 O=counter[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_DFFSR C=clk D=counter_SB_LUT4_O_2_I3_SB_DFFSR_Q_D Q=counter_SB_LUT4_O_2_I3 R=part_SB_DFFE_Q_E[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "fpga_test.v:36.5-55.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=counter_SB_DFFSR_Q_D[11] O=counter_SB_LUT4_O_2_I3_SB_DFFSR_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=counter_SB_LUT4_O_3_I3 O=counter[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_DFFSR C=clk D=counter_SB_LUT4_O_3_I3_SB_DFFSR_Q_D Q=counter_SB_LUT4_O_3_I3 R=part_SB_DFFE_Q_E[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "fpga_test.v:36.5-55.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=counter_SB_DFFSR_Q_D[9] O=counter_SB_LUT4_O_3_I3_SB_DFFSR_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=counter_SB_LUT4_O_4_I3 O=counter[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_DFFSR C=clk D=counter_SB_LUT4_O_4_I3_SB_DFFSR_Q_D Q=counter_SB_LUT4_O_4_I3 R=part_SB_DFFE_Q_E[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "fpga_test.v:36.5-55.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=counter_SB_DFFSR_Q_D[8] O=counter_SB_LUT4_O_4_I3_SB_DFFSR_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=counter_SB_LUT4_O_5_I3 O=counter[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_DFFSR C=clk D=counter_SB_LUT4_O_5_I3_SB_DFFSR_Q_D Q=counter_SB_LUT4_O_5_I3 R=part_SB_DFFE_Q_E[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "fpga_test.v:36.5-55.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=counter_SB_DFFSR_Q_D[7] O=counter_SB_LUT4_O_5_I3_SB_DFFSR_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=counter_SB_LUT4_O_6_I3 O=counter[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_DFFSR C=clk D=counter_SB_LUT4_O_6_I3_SB_DFFSR_Q_D Q=counter_SB_LUT4_O_6_I3 R=part_SB_DFFE_Q_E[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "fpga_test.v:36.5-55.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=counter_SB_DFFSR_Q_D[3] O=counter_SB_LUT4_O_6_I3_SB_DFFSR_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=counter_SB_LUT4_O_7_I3 O=counter[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_DFFSR C=clk D=counter_SB_LUT4_O_7_I3_SB_DFFSR_Q_D Q=counter_SB_LUT4_O_7_I3 R=part_SB_DFFE_Q_E[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "fpga_test.v:36.5-55.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=counter_SB_DFFSR_Q_D[2] O=counter_SB_LUT4_O_7_I3_SB_DFFSR_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=counter_SB_DFFSR_Q_D[0] O=counter[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_DFFSR C=clk D=counter_SB_LUT4_O_I3_SB_DFFSR_Q_D Q=counter_SB_LUT4_O_I3 R=part_SB_DFFE_Q_E[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "fpga_test.v:36.5-55.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=counter_SB_DFFSR_Q_D[14] O=counter_SB_LUT4_O_I3_SB_DFFSR_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=phase[1] I1=pwm I2=part[8] I3=phase[0] O=led_b_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1010101111010101
.gate SB_LUT4 I0=phase[1] I1=phase[0] I2=pwm I3=part[8] O=led_g_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1110101010101011
.gate SB_LUT4 I0=phase[0] I1=phase[1] I2=pwm I3=part[8] O=led_r_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1011101010101110
.gate SB_DFFE C=clk D=part_SB_DFFE_Q_D[8] E=part_SB_DFFE_Q_E[2] Q=part[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "fpga_test.v:36.5-55.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=$false I1=$false I2=part[8] I3=part_SB_DFFE_Q_D_SB_LUT4_O_I3[8] O=part_SB_DFFE_Q_D[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "fpga_test.v:45.20-45.28|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=part[7] I3=part_SB_DFFE_Q_D_SB_LUT4_O_I3[7] O=part_SB_DFFE_Q_D[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "fpga_test.v:45.20-45.28|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=part[6] I3=part_SB_DFFE_Q_D_SB_LUT4_O_I3[6] O=part_SB_DFFE_Q_D[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "fpga_test.v:45.20-45.28|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=part[5] I3=part_SB_DFFE_Q_D_SB_LUT4_O_I3[5] O=part_SB_DFFE_Q_D[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "fpga_test.v:45.20-45.28|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=part[4] I3=part_SB_DFFE_Q_D_SB_LUT4_O_I3[4] O=part_SB_DFFE_Q_D[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "fpga_test.v:45.20-45.28|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=part[3] I3=part_SB_DFFE_Q_D_SB_LUT4_O_I3[3] O=part_SB_DFFE_Q_D[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "fpga_test.v:45.20-45.28|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=part[2] I3=part_SB_DFFE_Q_D_SB_LUT4_O_I3[2] O=part_SB_DFFE_Q_D[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "fpga_test.v:45.20-45.28|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=part[1] I3=part[0] O=part_SB_DFFE_Q_D[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "fpga_test.v:45.20-45.28|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=part_SB_DFFE_Q_D_SB_LUT4_O_I3[7] CO=part_SB_DFFE_Q_D_SB_LUT4_O_I3[8] I0=$false I1=part[7]
.attr src "fpga_test.v:45.20-45.28|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=part_SB_DFFE_Q_D_SB_LUT4_O_I3[6] CO=part_SB_DFFE_Q_D_SB_LUT4_O_I3[7] I0=$false I1=part[6]
.attr src "fpga_test.v:45.20-45.28|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=part_SB_DFFE_Q_D_SB_LUT4_O_I3[5] CO=part_SB_DFFE_Q_D_SB_LUT4_O_I3[6] I0=$false I1=part[5]
.attr src "fpga_test.v:45.20-45.28|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=part_SB_DFFE_Q_D_SB_LUT4_O_I3[4] CO=part_SB_DFFE_Q_D_SB_LUT4_O_I3[5] I0=$false I1=part[4]
.attr src "fpga_test.v:45.20-45.28|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=part_SB_DFFE_Q_D_SB_LUT4_O_I3[3] CO=part_SB_DFFE_Q_D_SB_LUT4_O_I3[4] I0=$false I1=part[3]
.attr src "fpga_test.v:45.20-45.28|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=part_SB_DFFE_Q_D_SB_LUT4_O_I3[2] CO=part_SB_DFFE_Q_D_SB_LUT4_O_I3[3] I0=$false I1=part[2]
.attr src "fpga_test.v:45.20-45.28|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=part[0] CO=part_SB_DFFE_Q_D_SB_LUT4_O_I3[2] I0=$false I1=part[1]
.attr src "fpga_test.v:45.20-45.28|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_LUT4 I0=$false I1=$false I2=part_SB_DFFE_Q_E_SB_LUT4_O_I2[0] I3=part_SB_DFFE_Q_E_SB_LUT4_O_I2[1] O=part_SB_DFFE_Q_E[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=part_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I0[0] I1=part_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I0[1] I2=part_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I0[2] I3=part_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I0[3] O=part_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=part_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_1_I0[0] I1=part_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_1_I0[1] I2=part_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_1_I0[2] I3=part_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_1_I0[3] O=part_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=counter_SB_DFFSR_Q_D[24] I1=counter_SB_DFFSR_Q_D[25] I2=counter_SB_DFFSR_Q_D[26] I3=counter_SB_DFFSR_Q_D[27] O=part_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_1_I0[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=counter_SB_DFFSR_Q_D[28] I1=counter_SB_DFFSR_Q_D[29] I2=counter_SB_DFFSR_Q_D[30] I3=counter_SB_DFFSR_Q_D[31] O=part_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_1_I0[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=counter_SB_DFFSR_Q_D[16] I1=counter_SB_DFFSR_Q_D[17] I2=counter_SB_DFFSR_Q_D[18] I3=counter_SB_DFFSR_Q_D[19] O=part_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_1_I0[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=counter_SB_DFFSR_Q_D[20] I1=counter_SB_DFFSR_Q_D[21] I2=counter_SB_DFFSR_Q_D[22] I3=counter_SB_DFFSR_Q_D[23] O=part_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_1_I0[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=counter_SB_DFFSR_Q_D[0] I1=counter_SB_DFFSR_Q_D[1] I2=counter_SB_DFFSR_Q_D[4] I3=counter_SB_DFFSR_Q_D[5] O=part_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=counter_SB_DFFSR_Q_D[6] I1=counter_SB_DFFSR_Q_D[10] I2=counter_SB_DFFSR_Q_D[13] I3=counter_SB_DFFSR_Q_D[15] O=part_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=counter_SB_DFFSR_Q_D[9] I1=counter_SB_DFFSR_Q_D[11] I2=counter_SB_DFFSR_Q_D[12] I3=counter_SB_DFFSR_Q_D[14] O=part_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=counter_SB_DFFSR_Q_D[2] I1=counter_SB_DFFSR_Q_D[3] I2=counter_SB_DFFSR_Q_D[7] I3=counter_SB_DFFSR_Q_D[8] O=part_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000000000001
.gate SB_DFF C=clk D=part_SB_DFF_Q_D[7] Q=part[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "fpga_test.v:36.5-55.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=clk D=part_SB_DFF_Q_D[6] Q=part[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "fpga_test.v:36.5-55.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=clk D=part_SB_DFF_Q_D[5] Q=part[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "fpga_test.v:36.5-55.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=clk D=part_SB_DFF_Q_D[4] Q=part[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "fpga_test.v:36.5-55.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=clk D=part_SB_DFF_Q_D[3] Q=part[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "fpga_test.v:36.5-55.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=clk D=part_SB_DFF_Q_D[2] Q=part[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "fpga_test.v:36.5-55.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=clk D=part_SB_DFF_Q_D[1] Q=part[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "fpga_test.v:36.5-55.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=clk D=part_SB_DFF_Q_D[0] Q=part[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "fpga_test.v:36.5-55.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_LUT4 I0=$false I1=part[7] I2=part_SB_DFFE_Q_D[7] I3=part_SB_DFFE_Q_E[2] O=part_SB_DFF_Q_D[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=$false I1=part[6] I2=part_SB_DFFE_Q_D[6] I3=part_SB_DFFE_Q_E[2] O=part_SB_DFF_Q_D[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=$false I1=part[5] I2=part_SB_DFFE_Q_D[5] I3=part_SB_DFFE_Q_E[2] O=part_SB_DFF_Q_D[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=$false I1=part[4] I2=part_SB_DFFE_Q_D[4] I3=part_SB_DFFE_Q_E[2] O=part_SB_DFF_Q_D[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=$false I1=part[3] I2=part_SB_DFFE_Q_D[3] I3=part_SB_DFFE_Q_E[2] O=part_SB_DFF_Q_D[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=$false I1=part[2] I2=part_SB_DFFE_Q_D[2] I3=part_SB_DFFE_Q_E[2] O=part_SB_DFF_Q_D[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=$false I1=part[1] I2=part_SB_DFFE_Q_D[1] I3=part_SB_DFFE_Q_E[2] O=part_SB_DFF_Q_D[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=$false I1=$false I2=part_SB_DFFE_Q_E[2] I3=part[0] O=part_SB_DFF_Q_D[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000111111110000
.gate SB_DFFESR C=clk D=phase_SB_DFFESR_Q_D[1] E=phase_SB_DFFESR_Q_E Q=phase[1] R=phase_SB_DFFESR_Q_R
.attr module_not_derived 00000000000000000000000000000001
.attr src "fpga_test.v:36.5-55.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=clk D=phase_SB_DFFESR_Q_1_D[0] E=phase_SB_DFFESR_Q_E Q=phase[0] R=phase_SB_DFFESR_Q_R
.attr module_not_derived 00000000000000000000000000000001
.attr src "fpga_test.v:36.5-55.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=phase[0] O=phase_SB_DFFESR_Q_1_D[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=phase[1] I3=phase[0] O=phase_SB_DFFESR_Q_D[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000111111110000
.gate SB_LUT4 I0=$false I1=$false I2=part_SB_DFFE_Q_E[2] I3=phase_SB_DFFESR_Q_E_SB_LUT4_O_I3[1] O=phase_SB_DFFESR_Q_E
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=phase_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I0[0] I1=phase_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I0[1] I2=part[6] I3=part[8] O=phase_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=part[0] I1=part[1] I2=part[2] I3=part[3] O=phase_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I0[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$false I1=part[4] I2=part[5] I3=part[7] O=phase_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I0[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100000000000000
.gate SB_LUT4 I0=$false I1=$false I2=phase[0] I3=phase[1] O=phase_SB_DFFESR_Q_R
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000111100000000
.gate SB_DFFESR C=clk D=$true E=pwm_SB_DFFESR_Q_E Q=pwm R=pwm_SB_DFFESR_Q_R
.attr module_not_derived 00000000000000000000000000000001
.attr src "fpga_test.v:36.5-55.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=pwm_SB_DFFESR_Q_E_SB_LUT4_O_I0[0] I1=pwm_SB_DFFESR_Q_E_SB_LUT4_O_I0[1] I2=pwm_SB_DFFESR_Q_E_SB_LUT4_O_I0[2] I3=pwm_SB_DFFESR_Q_E_SB_LUT4_O_I0[3] O=pwm_SB_DFFESR_Q_E
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111100010001000
.gate SB_LUT4 I0=pwm_counter[0] I1=pwm_counter[1] I2=pwm_counter[2] I3=pwm_counter[3] O=pwm_SB_DFFESR_Q_E_SB_LUT4_O_I0[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=pwm_counter[4] I1=pwm_counter[5] I2=pwm_counter[6] I3=pwm_counter[7] O=pwm_SB_DFFESR_Q_E_SB_LUT4_O_I0[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=pwm_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_O_2_I0[0] I1=pwm_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_O_2_I0[1] I2=pwm_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_O_2_I0[2] I3=pwm_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_O_2_I0[3] O=pwm_SB_DFFESR_Q_E_SB_LUT4_O_I0[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=part_SB_DFFE_Q_D[7] I1=part[7] I2=part_SB_DFFE_Q_E[2] I3=pwm_counter[7] O=pwm_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_O_2_I0[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1010110001010011
.gate SB_LUT4 I0=part_SB_DFFE_Q_D[2] I1=part[2] I2=part_SB_DFFE_Q_E[2] I3=pwm_counter[2] O=pwm_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_O_2_I0[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1010110001010011
.gate SB_LUT4 I0=part_SB_DFFE_Q_D[6] I1=part[6] I2=part_SB_DFFE_Q_E[2] I3=pwm_counter[6] O=pwm_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_O_2_I0[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1010110001010011
.gate SB_LUT4 I0=part_SB_DFFE_Q_D[4] I1=part[4] I2=part_SB_DFFE_Q_E[2] I3=pwm_counter[4] O=pwm_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_O_2_I0[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1010110001010011
.gate SB_LUT4 I0=pwm_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_O_3_I0[0] I1=pwm_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_O_3_I0[1] I2=pwm_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_O_3_I0[2] I3=pwm_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_O_3_I0[3] O=pwm_SB_DFFESR_Q_E_SB_LUT4_O_I0[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=part_SB_DFFE_Q_D[1] I1=part[1] I2=part_SB_DFFE_Q_E[2] I3=pwm_counter[1] O=pwm_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_O_3_I0[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1010110001010011
.gate SB_LUT4 I0=$false I1=part_SB_DFFE_Q_E[2] I2=pwm_counter[0] I3=part[0] O=pwm_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_O_3_I0[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0011110011000011
.gate SB_LUT4 I0=part_SB_DFFE_Q_D[3] I1=part[3] I2=part_SB_DFFE_Q_E[2] I3=pwm_counter[3] O=pwm_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_O_3_I0[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1010110001010011
.gate SB_LUT4 I0=part_SB_DFFE_Q_D[5] I1=part[5] I2=part_SB_DFFE_Q_E[2] I3=pwm_counter[5] O=pwm_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_O_3_I0[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1010110001010011
.gate SB_LUT4 I0=$false I1=$false I2=pwm_SB_DFFESR_Q_E_SB_LUT4_O_I0[2] I3=pwm_SB_DFFESR_Q_E_SB_LUT4_O_I0[3] O=pwm_SB_DFFESR_Q_R
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_DFF C=clk D=pwm_counter_SB_DFF_Q_D[7] Q=pwm_counter[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "fpga_test.v:36.5-55.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=clk D=pwm_counter_SB_DFF_Q_D[6] Q=pwm_counter[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "fpga_test.v:36.5-55.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=clk D=pwm_counter_SB_DFF_Q_D[5] Q=pwm_counter[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "fpga_test.v:36.5-55.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=clk D=pwm_counter_SB_DFF_Q_D[4] Q=pwm_counter[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "fpga_test.v:36.5-55.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=clk D=pwm_counter_SB_DFF_Q_D[3] Q=pwm_counter[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "fpga_test.v:36.5-55.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=clk D=pwm_counter_SB_DFF_Q_D[2] Q=pwm_counter[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "fpga_test.v:36.5-55.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=clk D=pwm_counter_SB_DFF_Q_D[1] Q=pwm_counter[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "fpga_test.v:36.5-55.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=clk D=pwm_counter_SB_DFF_Q_D[0] Q=pwm_counter[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "fpga_test.v:36.5-55.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_LUT4 I0=$false I1=$false I2=pwm_counter[7] I3=pwm_counter_SB_DFF_Q_D_SB_LUT4_O_I3[7] O=pwm_counter_SB_DFF_Q_D[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "fpga_test.v:54.23-54.38|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=pwm_counter[6] I3=pwm_counter_SB_DFF_Q_D_SB_LUT4_O_I3[6] O=pwm_counter_SB_DFF_Q_D[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "fpga_test.v:54.23-54.38|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=pwm_counter[5] I3=pwm_counter_SB_DFF_Q_D_SB_LUT4_O_I3[5] O=pwm_counter_SB_DFF_Q_D[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "fpga_test.v:54.23-54.38|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=pwm_counter[4] I3=pwm_counter_SB_DFF_Q_D_SB_LUT4_O_I3[4] O=pwm_counter_SB_DFF_Q_D[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "fpga_test.v:54.23-54.38|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=pwm_counter[3] I3=pwm_counter_SB_DFF_Q_D_SB_LUT4_O_I3[3] O=pwm_counter_SB_DFF_Q_D[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "fpga_test.v:54.23-54.38|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=pwm_counter[2] I3=pwm_counter_SB_DFF_Q_D_SB_LUT4_O_I3[2] O=pwm_counter_SB_DFF_Q_D[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "fpga_test.v:54.23-54.38|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=pwm_counter[1] I3=pwm_counter[0] O=pwm_counter_SB_DFF_Q_D[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "fpga_test.v:54.23-54.38|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=pwm_counter[0] O=pwm_counter_SB_DFF_Q_D[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_CARRY CI=pwm_counter_SB_DFF_Q_D_SB_LUT4_O_I3[6] CO=pwm_counter_SB_DFF_Q_D_SB_LUT4_O_I3[7] I0=$false I1=pwm_counter[6]
.attr src "fpga_test.v:54.23-54.38|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=pwm_counter_SB_DFF_Q_D_SB_LUT4_O_I3[5] CO=pwm_counter_SB_DFF_Q_D_SB_LUT4_O_I3[6] I0=$false I1=pwm_counter[5]
.attr src "fpga_test.v:54.23-54.38|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=pwm_counter_SB_DFF_Q_D_SB_LUT4_O_I3[4] CO=pwm_counter_SB_DFF_Q_D_SB_LUT4_O_I3[5] I0=$false I1=pwm_counter[4]
.attr src "fpga_test.v:54.23-54.38|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=pwm_counter_SB_DFF_Q_D_SB_LUT4_O_I3[3] CO=pwm_counter_SB_DFF_Q_D_SB_LUT4_O_I3[4] I0=$false I1=pwm_counter[3]
.attr src "fpga_test.v:54.23-54.38|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=pwm_counter_SB_DFF_Q_D_SB_LUT4_O_I3[2] CO=pwm_counter_SB_DFF_Q_D_SB_LUT4_O_I3[3] I0=$false I1=pwm_counter[2]
.attr src "fpga_test.v:54.23-54.38|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=pwm_counter[0] CO=pwm_counter_SB_DFF_Q_D_SB_LUT4_O_I3[2] I0=$false I1=pwm_counter[1]
.attr src "fpga_test.v:54.23-54.38|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.names part_SB_DFFE_Q_D[7] part_SB_DFFE_Q_E[0]
1 1
.names part[7] part_SB_DFFE_Q_E[1]
1 1
.names pwm_counter[7] part_SB_DFFE_Q_E[3]
1 1
.names part[6] phase_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I0[2]
1 1
.names part[8] phase_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I0[3]
1 1
.names part_SB_DFFE_Q_E[2] phase_SB_DFFESR_Q_E_SB_LUT4_O_I3[0]
1 1
.names phase[1] phase_SB_DFFESR_Q_1_D[1]
1 1
.names phase_SB_DFFESR_Q_1_D[0] phase_SB_DFFESR_Q_D[0]
1 1
.names $false part_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
1 1
.names part[0] part_SB_DFFE_Q_D_SB_LUT4_O_I3[1]
1 1
.names $false pwm_counter_SB_DFF_Q_D_SB_LUT4_O_I3[0]
1 1
.names pwm_counter[0] pwm_counter_SB_DFF_Q_D_SB_LUT4_O_I3[1]
1 1
.names $true counter_SB_CARRY_CI_CO[0]
1 1
.names counter[0] counter_SB_CARRY_CI_CO[1]
1 1
.end
