strict digraph "" {
	node [label="\N"];
	"592:CA"	 [ast="<pyverilog.vparser.ast.Case object at 0x7f2170023bd0>",
		fillcolor=lightcyan,
		label="592:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"592:BS"	 [ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f2170023b50>",
		fillcolor=cadetblue,
		label="592:BS
regfile_wdata = csr_rdata_i;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f2170023b50>]",
		style=filled,
		typ=BlockingSubstitution];
	"592:CA" -> "592:BS"	 [cond="[]",
		lineno=None];
	"590:CA"	 [ast="<pyverilog.vparser.ast.Case object at 0x7f21700238d0>",
		fillcolor=lightcyan,
		label="590:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"590:BS"	 [ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f2170023c90>",
		fillcolor=cadetblue,
		label="590:BS
regfile_wdata = regfile_wdata_ex_i;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f2170023c90>]",
		style=filled,
		typ=BlockingSubstitution];
	"590:CA" -> "590:BS"	 [cond="[]",
		lineno=None];
	"591:BS"	 [ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f2170023f50>",
		fillcolor=cadetblue,
		label="591:BS
regfile_wdata = regfile_wdata_lsu_i;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f2170023f50>]",
		style=filled,
		typ=BlockingSubstitution];
	"Leaf_588:AL"	 [def_var="['regfile_wdata']",
		label="Leaf_588:AL"];
	"591:BS" -> "Leaf_588:AL"	 [cond="[]",
		lineno=None];
	"588:AL"	 [ast="<pyverilog.vparser.ast.Always object at 0x7f21700261d0>",
		clk_sens=False,
		fillcolor=gold,
		label="588:AL",
		sens="['regfile_wdata_lsu_i', 'csr_rdata_i', 'regfile_wdata_ex_i']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['regfile_wdata_lsu_i', 'csr_rdata_i', 'regfile_wdata_ex_i', 'regfile_wdata_sel']"];
	"588:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f2170026290>",
		fillcolor=turquoise,
		label="588:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"588:AL" -> "588:BL"	 [cond="[]",
		lineno=None];
	"591:CA"	 [ast="<pyverilog.vparser.ast.Case object at 0x7f21700263d0>",
		fillcolor=lightcyan,
		label="591:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"591:CA" -> "591:BS"	 [cond="[]",
		lineno=None];
	"593:BS"	 [ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f2170026490>",
		fillcolor=cadetblue,
		label="593:BS
regfile_wdata = 1'bX;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f2170026490>]",
		style=filled,
		typ=BlockingSubstitution];
	"593:BS" -> "Leaf_588:AL"	 [cond="[]",
		lineno=None];
	"592:BS" -> "Leaf_588:AL"	 [cond="[]",
		lineno=None];
	"589:CS"	 [ast="<pyverilog.vparser.ast.CaseStatement object at 0x7f2170026310>",
		fillcolor=linen,
		label="589:CS",
		statements="[]",
		style=filled,
		typ=CaseStatement];
	"588:BL" -> "589:CS"	 [cond="[]",
		lineno=None];
	"590:BS" -> "Leaf_588:AL"	 [cond="[]",
		lineno=None];
	"589:CS" -> "592:CA"	 [cond="['regfile_wdata_sel']",
		label=regfile_wdata_sel,
		lineno=589];
	"589:CS" -> "590:CA"	 [cond="['regfile_wdata_sel']",
		label=regfile_wdata_sel,
		lineno=589];
	"589:CS" -> "591:CA"	 [cond="['regfile_wdata_sel']",
		label=regfile_wdata_sel,
		lineno=589];
	"593:CA"	 [ast="<pyverilog.vparser.ast.Case object at 0x7f2170026450>",
		fillcolor=lightcyan,
		label="593:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"589:CS" -> "593:CA"	 [cond="['regfile_wdata_sel']",
		label=regfile_wdata_sel,
		lineno=589];
	"593:CA" -> "593:BS"	 [cond="[]",
		lineno=None];
}
