Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (lin64) Build 2258646 Thu Jun 14 20:02:38 MDT 2018
| Date         : Tue Dec 18 17:56:01 2018
| Host         : tao-linux-vmware running 64-bit Manjaro Linux
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 12 register/latch pins with no clock driven by root clock pin: cheat (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: reset (HIGH)

 There are 221 register/latch pins with no clock driven by root clock pin: MF/CNT/value_reg[10]/Q (HIGH)

 There are 144 register/latch pins with no clock driven by root clock pin: MF/CNT/value_reg[15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MF/DB1/i_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MF/DB1/i_reg[10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MF/DB1/i_reg[11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MF/DB1/i_reg[12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MF/DB1/i_reg[13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MF/DB1/i_reg[14]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MF/DB1/i_reg[15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MF/DB1/i_reg[16]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MF/DB1/i_reg[17]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MF/DB1/i_reg[18]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MF/DB1/i_reg[19]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MF/DB1/i_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MF/DB1/i_reg[20]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MF/DB1/i_reg[21]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MF/DB1/i_reg[22]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MF/DB1/i_reg[23]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MF/DB1/i_reg[24]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MF/DB1/i_reg[25]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MF/DB1/i_reg[26]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MF/DB1/i_reg[27]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MF/DB1/i_reg[28]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MF/DB1/i_reg[29]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MF/DB1/i_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MF/DB1/i_reg[30]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MF/DB1/i_reg[31]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MF/DB1/i_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MF/DB1/i_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MF/DB1/i_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MF/DB1/i_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MF/DB1/i_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MF/DB1/i_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MF/DB1/i_reg[9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MF/DB2/i_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MF/DB2/i_reg[10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MF/DB2/i_reg[11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MF/DB2/i_reg[12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MF/DB2/i_reg[13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MF/DB2/i_reg[14]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MF/DB2/i_reg[15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MF/DB2/i_reg[16]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MF/DB2/i_reg[17]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MF/DB2/i_reg[18]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MF/DB2/i_reg[19]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MF/DB2/i_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MF/DB2/i_reg[20]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MF/DB2/i_reg[21]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MF/DB2/i_reg[22]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MF/DB2/i_reg[23]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MF/DB2/i_reg[24]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MF/DB2/i_reg[25]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MF/DB2/i_reg[26]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MF/DB2/i_reg[27]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MF/DB2/i_reg[28]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MF/DB2/i_reg[29]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MF/DB2/i_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MF/DB2/i_reg[30]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MF/DB2/i_reg[31]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MF/DB2/i_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MF/DB2/i_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MF/DB2/i_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MF/DB2/i_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MF/DB2/i_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MF/DB2/i_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MF/DB2/i_reg[9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MF/DB3/i_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MF/DB3/i_reg[10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MF/DB3/i_reg[11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MF/DB3/i_reg[12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MF/DB3/i_reg[13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MF/DB3/i_reg[14]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MF/DB3/i_reg[15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MF/DB3/i_reg[16]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MF/DB3/i_reg[17]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MF/DB3/i_reg[18]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MF/DB3/i_reg[19]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MF/DB3/i_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MF/DB3/i_reg[20]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MF/DB3/i_reg[21]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MF/DB3/i_reg[22]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MF/DB3/i_reg[23]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MF/DB3/i_reg[24]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MF/DB3/i_reg[25]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MF/DB3/i_reg[26]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MF/DB3/i_reg[27]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MF/DB3/i_reg[28]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MF/DB3/i_reg[29]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MF/DB3/i_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MF/DB3/i_reg[30]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MF/DB3/i_reg[31]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MF/DB3/i_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MF/DB3/i_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MF/DB3/i_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MF/DB3/i_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MF/DB3/i_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MF/DB3/i_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MF/DB3/i_reg[9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MF/DB4/i_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MF/DB4/i_reg[10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MF/DB4/i_reg[11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MF/DB4/i_reg[12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MF/DB4/i_reg[13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MF/DB4/i_reg[14]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MF/DB4/i_reg[15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MF/DB4/i_reg[16]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MF/DB4/i_reg[17]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MF/DB4/i_reg[18]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MF/DB4/i_reg[19]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MF/DB4/i_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MF/DB4/i_reg[20]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MF/DB4/i_reg[21]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MF/DB4/i_reg[22]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MF/DB4/i_reg[23]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MF/DB4/i_reg[24]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MF/DB4/i_reg[25]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MF/DB4/i_reg[26]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MF/DB4/i_reg[27]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MF/DB4/i_reg[28]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MF/DB4/i_reg[29]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MF/DB4/i_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MF/DB4/i_reg[30]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MF/DB4/i_reg[31]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MF/DB4/i_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MF/DB4/i_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MF/DB4/i_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MF/DB4/i_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MF/DB4/i_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MF/DB4/i_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MF/DB4/i_reg[9]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: MF/board_reg[0][2]_C/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: MF/board_reg[0][2]_LDC/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: MF/board_reg[0][2]_P/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: MF/board_reg[0][3]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: MF/board_reg[10][2]_C/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: MF/board_reg[10][2]_LDC/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: MF/board_reg[10][2]_P/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: MF/board_reg[10][3]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: MF/board_reg[11][2]_C/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: MF/board_reg[11][2]_P/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: MF/board_reg[11][3]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: MF/board_reg[12][2]_C/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: MF/board_reg[12][2]_LDC/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: MF/board_reg[12][2]_P/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: MF/board_reg[12][3]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: MF/board_reg[13][2]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: MF/board_reg[13][3]_C/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: MF/board_reg[13][3]_LDC/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: MF/board_reg[13][3]_P/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: MF/board_reg[14][2]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: MF/board_reg[14][3]_C/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: MF/board_reg[14][3]_LDC/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: MF/board_reg[14][3]_P/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: MF/board_reg[15][2]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: MF/board_reg[15][3]_C/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: MF/board_reg[15][3]_LDC/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: MF/board_reg[15][3]_P/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: MF/board_reg[1][2]_C/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: MF/board_reg[1][2]_LDC/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: MF/board_reg[1][2]_P/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: MF/board_reg[1][3]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: MF/board_reg[2][2]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: MF/board_reg[2][3]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: MF/board_reg[3][2]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: MF/board_reg[3][3]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: MF/board_reg[4][2]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: MF/board_reg[4][3]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: MF/board_reg[5][2]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: MF/board_reg[5][3]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: MF/board_reg[6][2]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: MF/board_reg[6][3]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: MF/board_reg[7][2]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: MF/board_reg[7][3]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: MF/board_reg[8][2]_C/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: MF/board_reg[8][2]_LDC/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: MF/board_reg[8][2]_P/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: MF/board_reg[8][3]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: MF/board_reg[9][2]_C/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: MF/board_reg[9][2]_P/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: MF/board_reg[9][3]/Q (HIGH)

 There are 1753 register/latch pins with no clock driven by root clock pin: MUS/M1/t_reg/Q (HIGH)

 There are 989 register/latch pins with no clock driven by root clock pin: MUS/M2/t_reg/Q (HIGH)

 There are 2954 register/latch pins with no clock driven by root clock pin: MUS/M3/t_reg/Q (HIGH)

 There are 2666 register/latch pins with no clock driven by root clock pin: MUS/M5/t_reg/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: VM/VGA/clk25c/value_reg[0]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: VM/VGA/hc/value_reg[3]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: VM/VGA/hc/value_reg[4]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: VM/VGA/hc/value_reg[5]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: VM/VGA/hc/value_reg[6]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: VM/VGA/hc/value_reg[7]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: VM/VGA/hc/value_reg[8]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: VM/VGA/hc/value_reg[9]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: VM/VGA/vc/value_reg[0]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: VM/VGA/vc/value_reg[1]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: VM/VGA/vc/value_reg[2]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: VM/VGA/vc/value_reg[3]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: VM/VGA/vc/value_reg[4]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: VM/VGA/vc/value_reg[5]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: VM/VGA/vc/value_reg[6]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: VM/VGA/vc/value_reg[7]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: VM/VGA/vc/value_reg[8]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 23874 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 21 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 296 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     13.800        0.000                      0                  424        0.070        0.000                      0                  424        3.000        0.000                       0                   306  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)       Period(ns)      Frequency(MHz)
-----                   ------------       ----------      --------------
Clk100MHZ               {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0    {0.000 10.000}     20.000          50.000          
  clkfbout_clk_wiz_0    {0.000 5.000}      10.000          100.000         
sys_clk_pin             {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0_1  {0.000 10.000}     20.000          50.000          
  clkfbout_clk_wiz_0_1  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
Clk100MHZ                                                                                                                                                                 3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0         13.800        0.000                      0                  424        0.154        0.000                      0                  424        9.500        0.000                       0                   302  
  clkfbout_clk_wiz_0                                                                                                                                                      7.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                               3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0_1       13.802        0.000                      0                  424        0.154        0.000                      0                  424        9.500        0.000                       0                   302  
  clkfbout_clk_wiz_0_1                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0         13.800        0.000                      0                  424        0.070        0.000                      0                  424  
clk_out1_clk_wiz_0    clk_out1_clk_wiz_0_1       13.800        0.000                      0                  424        0.070        0.000                      0                  424  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  Clk100MHZ
  To Clock:  Clk100MHZ

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         Clk100MHZ
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { Clk100MHZ }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  CLKIP/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  CLKIP/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  CLKIP/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  CLKIP/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  CLKIP/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  CLKIP/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       13.800ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.154ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             13.800ns  (required time - arrival time)
  Source:                 MF/CNT/value_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MF/CNT/value_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.179ns  (logic 2.608ns (42.209%)  route 3.571ns (57.791%))
  Logic Levels:           7  (BUFG=1 CARRY4=5 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.516ns = ( 18.484 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.915ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLKIP/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLKIP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLKIP/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLKIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLKIP/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLKIP/inst/clkout1_buf/O
                         net (fo=36, routed)          1.625    -0.915    MF/CNT/clk_out1
    SLICE_X52Y96         FDCE                                         r  MF/CNT/value_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y96         FDCE (Prop_fdce_C_Q)         0.456    -0.459 r  MF/CNT/value_reg[15]/Q
                         net (fo=2, routed)           0.598     0.139    MF_n_18
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     0.235 r  rnd4_reg[15]_i_1/O
                         net (fo=145, routed)         1.771     2.006    MF/CNT/counter[0]
    SLICE_X53Y95         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.615     2.621 f  MF/CNT/value_reg[0]_i_7/CO[1]
                         net (fo=17, routed)          1.202     3.823    MF/CNT/load
    SLICE_X52Y93         LUT2 (Prop_lut2_I1_O)        0.329     4.152 r  MF/CNT/value[0]_i_5__2/O
                         net (fo=1, routed)           0.000     4.152    MF/CNT/value[0]_i_5__2_n_3
    SLICE_X52Y93         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.702 r  MF/CNT/value_reg[0]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     4.702    MF/CNT/value_reg[0]_i_1__2_n_3
    SLICE_X52Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.816 r  MF/CNT/value_reg[4]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     4.816    MF/CNT/value_reg[4]_i_1__2_n_3
    SLICE_X52Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.930 r  MF/CNT/value_reg[8]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     4.930    MF/CNT/value_reg[8]_i_1__2_n_3
    SLICE_X52Y96         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.264 r  MF/CNT/value_reg[12]_i_1__2/O[1]
                         net (fo=1, routed)           0.000     5.264    MF/CNT/value_reg[12]_i_1__2_n_9
    SLICE_X52Y96         FDCE                                         r  MF/CNT/value_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  Clk100MHZ (IN)
                         net (fo=0)                   0.000    20.000    CLKIP/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  CLKIP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    CLKIP/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  CLKIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    CLKIP/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  CLKIP/inst/clkout1_buf/O
                         net (fo=36, routed)          1.504    18.484    MF/CNT/clk_out1
    SLICE_X52Y96         FDCE                                         r  MF/CNT/value_reg[13]/C
                         clock pessimism              0.601    19.085    
                         clock uncertainty           -0.084    19.002    
    SLICE_X52Y96         FDCE (Setup_fdce_C_D)        0.062    19.064    MF/CNT/value_reg[13]
  -------------------------------------------------------------------
                         required time                         19.064    
                         arrival time                          -5.264    
  -------------------------------------------------------------------
                         slack                                 13.800    

Slack (MET) :             13.821ns  (required time - arrival time)
  Source:                 MF/CNT/value_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MF/CNT/value_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.158ns  (logic 2.587ns (42.012%)  route 3.571ns (57.988%))
  Logic Levels:           7  (BUFG=1 CARRY4=5 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.516ns = ( 18.484 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.915ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLKIP/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLKIP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLKIP/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLKIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLKIP/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLKIP/inst/clkout1_buf/O
                         net (fo=36, routed)          1.625    -0.915    MF/CNT/clk_out1
    SLICE_X52Y96         FDCE                                         r  MF/CNT/value_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y96         FDCE (Prop_fdce_C_Q)         0.456    -0.459 r  MF/CNT/value_reg[15]/Q
                         net (fo=2, routed)           0.598     0.139    MF_n_18
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     0.235 r  rnd4_reg[15]_i_1/O
                         net (fo=145, routed)         1.771     2.006    MF/CNT/counter[0]
    SLICE_X53Y95         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.615     2.621 f  MF/CNT/value_reg[0]_i_7/CO[1]
                         net (fo=17, routed)          1.202     3.823    MF/CNT/load
    SLICE_X52Y93         LUT2 (Prop_lut2_I1_O)        0.329     4.152 r  MF/CNT/value[0]_i_5__2/O
                         net (fo=1, routed)           0.000     4.152    MF/CNT/value[0]_i_5__2_n_3
    SLICE_X52Y93         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.702 r  MF/CNT/value_reg[0]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     4.702    MF/CNT/value_reg[0]_i_1__2_n_3
    SLICE_X52Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.816 r  MF/CNT/value_reg[4]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     4.816    MF/CNT/value_reg[4]_i_1__2_n_3
    SLICE_X52Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.930 r  MF/CNT/value_reg[8]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     4.930    MF/CNT/value_reg[8]_i_1__2_n_3
    SLICE_X52Y96         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.243 r  MF/CNT/value_reg[12]_i_1__2/O[3]
                         net (fo=1, routed)           0.000     5.243    MF/CNT/value_reg[12]_i_1__2_n_7
    SLICE_X52Y96         FDCE                                         r  MF/CNT/value_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  Clk100MHZ (IN)
                         net (fo=0)                   0.000    20.000    CLKIP/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  CLKIP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    CLKIP/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  CLKIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    CLKIP/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  CLKIP/inst/clkout1_buf/O
                         net (fo=36, routed)          1.504    18.484    MF/CNT/clk_out1
    SLICE_X52Y96         FDCE                                         r  MF/CNT/value_reg[15]/C
                         clock pessimism              0.601    19.085    
                         clock uncertainty           -0.084    19.002    
    SLICE_X52Y96         FDCE (Setup_fdce_C_D)        0.062    19.064    MF/CNT/value_reg[15]
  -------------------------------------------------------------------
                         required time                         19.064    
                         arrival time                          -5.243    
  -------------------------------------------------------------------
                         slack                                 13.821    

Slack (MET) :             13.889ns  (required time - arrival time)
  Source:                 MF/CNT/value_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MF/CNT/value_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.065ns  (logic 2.494ns (41.123%)  route 3.571ns (58.877%))
  Logic Levels:           6  (BUFG=1 CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.516ns = ( 18.484 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.915ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLKIP/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLKIP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLKIP/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLKIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLKIP/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLKIP/inst/clkout1_buf/O
                         net (fo=36, routed)          1.625    -0.915    MF/CNT/clk_out1
    SLICE_X52Y96         FDCE                                         r  MF/CNT/value_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y96         FDCE (Prop_fdce_C_Q)         0.456    -0.459 r  MF/CNT/value_reg[15]/Q
                         net (fo=2, routed)           0.598     0.139    MF_n_18
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     0.235 r  rnd4_reg[15]_i_1/O
                         net (fo=145, routed)         1.771     2.006    MF/CNT/counter[0]
    SLICE_X53Y95         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.615     2.621 f  MF/CNT/value_reg[0]_i_7/CO[1]
                         net (fo=17, routed)          1.202     3.823    MF/CNT/load
    SLICE_X52Y93         LUT2 (Prop_lut2_I1_O)        0.329     4.152 r  MF/CNT/value[0]_i_5__2/O
                         net (fo=1, routed)           0.000     4.152    MF/CNT/value[0]_i_5__2_n_3
    SLICE_X52Y93         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.702 r  MF/CNT/value_reg[0]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     4.702    MF/CNT/value_reg[0]_i_1__2_n_3
    SLICE_X52Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.816 r  MF/CNT/value_reg[4]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     4.816    MF/CNT/value_reg[4]_i_1__2_n_3
    SLICE_X52Y95         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.150 r  MF/CNT/value_reg[8]_i_1__2/O[1]
                         net (fo=1, routed)           0.000     5.150    MF/CNT/value_reg[8]_i_1__2_n_9
    SLICE_X52Y95         FDCE                                         r  MF/CNT/value_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  Clk100MHZ (IN)
                         net (fo=0)                   0.000    20.000    CLKIP/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  CLKIP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    CLKIP/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  CLKIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    CLKIP/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  CLKIP/inst/clkout1_buf/O
                         net (fo=36, routed)          1.504    18.484    MF/CNT/clk_out1
    SLICE_X52Y95         FDCE                                         r  MF/CNT/value_reg[9]/C
                         clock pessimism              0.576    19.060    
                         clock uncertainty           -0.084    18.977    
    SLICE_X52Y95         FDCE (Setup_fdce_C_D)        0.062    19.039    MF/CNT/value_reg[9]
  -------------------------------------------------------------------
                         required time                         19.039    
                         arrival time                          -5.150    
  -------------------------------------------------------------------
                         slack                                 13.889    

Slack (MET) :             13.895ns  (required time - arrival time)
  Source:                 MF/CNT/value_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MF/CNT/value_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.084ns  (logic 2.513ns (41.306%)  route 3.571ns (58.694%))
  Logic Levels:           7  (BUFG=1 CARRY4=5 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.516ns = ( 18.484 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.915ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLKIP/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLKIP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLKIP/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLKIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLKIP/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLKIP/inst/clkout1_buf/O
                         net (fo=36, routed)          1.625    -0.915    MF/CNT/clk_out1
    SLICE_X52Y96         FDCE                                         r  MF/CNT/value_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y96         FDCE (Prop_fdce_C_Q)         0.456    -0.459 r  MF/CNT/value_reg[15]/Q
                         net (fo=2, routed)           0.598     0.139    MF_n_18
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     0.235 r  rnd4_reg[15]_i_1/O
                         net (fo=145, routed)         1.771     2.006    MF/CNT/counter[0]
    SLICE_X53Y95         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.615     2.621 f  MF/CNT/value_reg[0]_i_7/CO[1]
                         net (fo=17, routed)          1.202     3.823    MF/CNT/load
    SLICE_X52Y93         LUT2 (Prop_lut2_I1_O)        0.329     4.152 r  MF/CNT/value[0]_i_5__2/O
                         net (fo=1, routed)           0.000     4.152    MF/CNT/value[0]_i_5__2_n_3
    SLICE_X52Y93         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.702 r  MF/CNT/value_reg[0]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     4.702    MF/CNT/value_reg[0]_i_1__2_n_3
    SLICE_X52Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.816 r  MF/CNT/value_reg[4]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     4.816    MF/CNT/value_reg[4]_i_1__2_n_3
    SLICE_X52Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.930 r  MF/CNT/value_reg[8]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     4.930    MF/CNT/value_reg[8]_i_1__2_n_3
    SLICE_X52Y96         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.169 r  MF/CNT/value_reg[12]_i_1__2/O[2]
                         net (fo=1, routed)           0.000     5.169    MF/CNT/value_reg[12]_i_1__2_n_8
    SLICE_X52Y96         FDCE                                         r  MF/CNT/value_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  Clk100MHZ (IN)
                         net (fo=0)                   0.000    20.000    CLKIP/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  CLKIP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    CLKIP/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  CLKIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    CLKIP/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  CLKIP/inst/clkout1_buf/O
                         net (fo=36, routed)          1.504    18.484    MF/CNT/clk_out1
    SLICE_X52Y96         FDCE                                         r  MF/CNT/value_reg[14]/C
                         clock pessimism              0.601    19.085    
                         clock uncertainty           -0.084    19.002    
    SLICE_X52Y96         FDCE (Setup_fdce_C_D)        0.062    19.064    MF/CNT/value_reg[14]
  -------------------------------------------------------------------
                         required time                         19.064    
                         arrival time                          -5.169    
  -------------------------------------------------------------------
                         slack                                 13.895    

Slack (MET) :             13.910ns  (required time - arrival time)
  Source:                 MF/CNT/value_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MF/CNT/value_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.044ns  (logic 2.473ns (40.918%)  route 3.571ns (59.082%))
  Logic Levels:           6  (BUFG=1 CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.516ns = ( 18.484 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.915ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLKIP/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLKIP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLKIP/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLKIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLKIP/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLKIP/inst/clkout1_buf/O
                         net (fo=36, routed)          1.625    -0.915    MF/CNT/clk_out1
    SLICE_X52Y96         FDCE                                         r  MF/CNT/value_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y96         FDCE (Prop_fdce_C_Q)         0.456    -0.459 r  MF/CNT/value_reg[15]/Q
                         net (fo=2, routed)           0.598     0.139    MF_n_18
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     0.235 r  rnd4_reg[15]_i_1/O
                         net (fo=145, routed)         1.771     2.006    MF/CNT/counter[0]
    SLICE_X53Y95         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.615     2.621 f  MF/CNT/value_reg[0]_i_7/CO[1]
                         net (fo=17, routed)          1.202     3.823    MF/CNT/load
    SLICE_X52Y93         LUT2 (Prop_lut2_I1_O)        0.329     4.152 r  MF/CNT/value[0]_i_5__2/O
                         net (fo=1, routed)           0.000     4.152    MF/CNT/value[0]_i_5__2_n_3
    SLICE_X52Y93         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.702 r  MF/CNT/value_reg[0]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     4.702    MF/CNT/value_reg[0]_i_1__2_n_3
    SLICE_X52Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.816 r  MF/CNT/value_reg[4]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     4.816    MF/CNT/value_reg[4]_i_1__2_n_3
    SLICE_X52Y95         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.129 r  MF/CNT/value_reg[8]_i_1__2/O[3]
                         net (fo=1, routed)           0.000     5.129    MF/CNT/value_reg[8]_i_1__2_n_7
    SLICE_X52Y95         FDCE                                         r  MF/CNT/value_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  Clk100MHZ (IN)
                         net (fo=0)                   0.000    20.000    CLKIP/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  CLKIP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    CLKIP/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  CLKIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    CLKIP/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  CLKIP/inst/clkout1_buf/O
                         net (fo=36, routed)          1.504    18.484    MF/CNT/clk_out1
    SLICE_X52Y95         FDCE                                         r  MF/CNT/value_reg[11]/C
                         clock pessimism              0.576    19.060    
                         clock uncertainty           -0.084    18.977    
    SLICE_X52Y95         FDCE (Setup_fdce_C_D)        0.062    19.039    MF/CNT/value_reg[11]
  -------------------------------------------------------------------
                         required time                         19.039    
                         arrival time                          -5.129    
  -------------------------------------------------------------------
                         slack                                 13.910    

Slack (MET) :             13.911ns  (required time - arrival time)
  Source:                 MF/CNT/value_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MF/CNT/value_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.068ns  (logic 2.497ns (41.152%)  route 3.571ns (58.848%))
  Logic Levels:           7  (BUFG=1 CARRY4=5 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.516ns = ( 18.484 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.915ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLKIP/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLKIP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLKIP/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLKIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLKIP/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLKIP/inst/clkout1_buf/O
                         net (fo=36, routed)          1.625    -0.915    MF/CNT/clk_out1
    SLICE_X52Y96         FDCE                                         r  MF/CNT/value_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y96         FDCE (Prop_fdce_C_Q)         0.456    -0.459 r  MF/CNT/value_reg[15]/Q
                         net (fo=2, routed)           0.598     0.139    MF_n_18
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     0.235 r  rnd4_reg[15]_i_1/O
                         net (fo=145, routed)         1.771     2.006    MF/CNT/counter[0]
    SLICE_X53Y95         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.615     2.621 f  MF/CNT/value_reg[0]_i_7/CO[1]
                         net (fo=17, routed)          1.202     3.823    MF/CNT/load
    SLICE_X52Y93         LUT2 (Prop_lut2_I1_O)        0.329     4.152 r  MF/CNT/value[0]_i_5__2/O
                         net (fo=1, routed)           0.000     4.152    MF/CNT/value[0]_i_5__2_n_3
    SLICE_X52Y93         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.702 r  MF/CNT/value_reg[0]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     4.702    MF/CNT/value_reg[0]_i_1__2_n_3
    SLICE_X52Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.816 r  MF/CNT/value_reg[4]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     4.816    MF/CNT/value_reg[4]_i_1__2_n_3
    SLICE_X52Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.930 r  MF/CNT/value_reg[8]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     4.930    MF/CNT/value_reg[8]_i_1__2_n_3
    SLICE_X52Y96         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     5.153 r  MF/CNT/value_reg[12]_i_1__2/O[0]
                         net (fo=1, routed)           0.000     5.153    MF/CNT/value_reg[12]_i_1__2_n_10
    SLICE_X52Y96         FDCE                                         r  MF/CNT/value_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  Clk100MHZ (IN)
                         net (fo=0)                   0.000    20.000    CLKIP/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  CLKIP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    CLKIP/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  CLKIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    CLKIP/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  CLKIP/inst/clkout1_buf/O
                         net (fo=36, routed)          1.504    18.484    MF/CNT/clk_out1
    SLICE_X52Y96         FDCE                                         r  MF/CNT/value_reg[12]/C
                         clock pessimism              0.601    19.085    
                         clock uncertainty           -0.084    19.002    
    SLICE_X52Y96         FDCE (Setup_fdce_C_D)        0.062    19.064    MF/CNT/value_reg[12]
  -------------------------------------------------------------------
                         required time                         19.064    
                         arrival time                          -5.153    
  -------------------------------------------------------------------
                         slack                                 13.911    

Slack (MET) :             13.984ns  (required time - arrival time)
  Source:                 MF/CNT/value_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MF/CNT/value_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.970ns  (logic 2.399ns (40.186%)  route 3.571ns (59.814%))
  Logic Levels:           6  (BUFG=1 CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.516ns = ( 18.484 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.915ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLKIP/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLKIP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLKIP/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLKIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLKIP/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLKIP/inst/clkout1_buf/O
                         net (fo=36, routed)          1.625    -0.915    MF/CNT/clk_out1
    SLICE_X52Y96         FDCE                                         r  MF/CNT/value_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y96         FDCE (Prop_fdce_C_Q)         0.456    -0.459 r  MF/CNT/value_reg[15]/Q
                         net (fo=2, routed)           0.598     0.139    MF_n_18
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     0.235 r  rnd4_reg[15]_i_1/O
                         net (fo=145, routed)         1.771     2.006    MF/CNT/counter[0]
    SLICE_X53Y95         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.615     2.621 f  MF/CNT/value_reg[0]_i_7/CO[1]
                         net (fo=17, routed)          1.202     3.823    MF/CNT/load
    SLICE_X52Y93         LUT2 (Prop_lut2_I1_O)        0.329     4.152 r  MF/CNT/value[0]_i_5__2/O
                         net (fo=1, routed)           0.000     4.152    MF/CNT/value[0]_i_5__2_n_3
    SLICE_X52Y93         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.702 r  MF/CNT/value_reg[0]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     4.702    MF/CNT/value_reg[0]_i_1__2_n_3
    SLICE_X52Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.816 r  MF/CNT/value_reg[4]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     4.816    MF/CNT/value_reg[4]_i_1__2_n_3
    SLICE_X52Y95         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.055 r  MF/CNT/value_reg[8]_i_1__2/O[2]
                         net (fo=1, routed)           0.000     5.055    MF/CNT/value_reg[8]_i_1__2_n_8
    SLICE_X52Y95         FDCE                                         r  MF/CNT/value_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  Clk100MHZ (IN)
                         net (fo=0)                   0.000    20.000    CLKIP/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  CLKIP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    CLKIP/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  CLKIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    CLKIP/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  CLKIP/inst/clkout1_buf/O
                         net (fo=36, routed)          1.504    18.484    MF/CNT/clk_out1
    SLICE_X52Y95         FDCE                                         r  MF/CNT/value_reg[10]/C
                         clock pessimism              0.576    19.060    
                         clock uncertainty           -0.084    18.977    
    SLICE_X52Y95         FDCE (Setup_fdce_C_D)        0.062    19.039    MF/CNT/value_reg[10]
  -------------------------------------------------------------------
                         required time                         19.039    
                         arrival time                          -5.055    
  -------------------------------------------------------------------
                         slack                                 13.984    

Slack (MET) :             14.000ns  (required time - arrival time)
  Source:                 MF/CNT/value_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MF/CNT/value_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.954ns  (logic 2.383ns (40.025%)  route 3.571ns (59.975%))
  Logic Levels:           6  (BUFG=1 CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.516ns = ( 18.484 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.915ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLKIP/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLKIP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLKIP/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLKIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLKIP/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLKIP/inst/clkout1_buf/O
                         net (fo=36, routed)          1.625    -0.915    MF/CNT/clk_out1
    SLICE_X52Y96         FDCE                                         r  MF/CNT/value_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y96         FDCE (Prop_fdce_C_Q)         0.456    -0.459 r  MF/CNT/value_reg[15]/Q
                         net (fo=2, routed)           0.598     0.139    MF_n_18
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     0.235 r  rnd4_reg[15]_i_1/O
                         net (fo=145, routed)         1.771     2.006    MF/CNT/counter[0]
    SLICE_X53Y95         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.615     2.621 f  MF/CNT/value_reg[0]_i_7/CO[1]
                         net (fo=17, routed)          1.202     3.823    MF/CNT/load
    SLICE_X52Y93         LUT2 (Prop_lut2_I1_O)        0.329     4.152 r  MF/CNT/value[0]_i_5__2/O
                         net (fo=1, routed)           0.000     4.152    MF/CNT/value[0]_i_5__2_n_3
    SLICE_X52Y93         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.702 r  MF/CNT/value_reg[0]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     4.702    MF/CNT/value_reg[0]_i_1__2_n_3
    SLICE_X52Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.816 r  MF/CNT/value_reg[4]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     4.816    MF/CNT/value_reg[4]_i_1__2_n_3
    SLICE_X52Y95         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     5.039 r  MF/CNT/value_reg[8]_i_1__2/O[0]
                         net (fo=1, routed)           0.000     5.039    MF/CNT/value_reg[8]_i_1__2_n_10
    SLICE_X52Y95         FDCE                                         r  MF/CNT/value_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  Clk100MHZ (IN)
                         net (fo=0)                   0.000    20.000    CLKIP/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  CLKIP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    CLKIP/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  CLKIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    CLKIP/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  CLKIP/inst/clkout1_buf/O
                         net (fo=36, routed)          1.504    18.484    MF/CNT/clk_out1
    SLICE_X52Y95         FDCE                                         r  MF/CNT/value_reg[8]/C
                         clock pessimism              0.576    19.060    
                         clock uncertainty           -0.084    18.977    
    SLICE_X52Y95         FDCE (Setup_fdce_C_D)        0.062    19.039    MF/CNT/value_reg[8]
  -------------------------------------------------------------------
                         required time                         19.039    
                         arrival time                          -5.039    
  -------------------------------------------------------------------
                         slack                                 14.000    

Slack (MET) :             14.003ns  (required time - arrival time)
  Source:                 MF/CNT/value_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MF/CNT/value_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.951ns  (logic 2.380ns (39.995%)  route 3.571ns (60.005%))
  Logic Levels:           5  (BUFG=1 CARRY4=3 LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.516ns = ( 18.484 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.915ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLKIP/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLKIP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLKIP/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLKIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLKIP/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLKIP/inst/clkout1_buf/O
                         net (fo=36, routed)          1.625    -0.915    MF/CNT/clk_out1
    SLICE_X52Y96         FDCE                                         r  MF/CNT/value_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y96         FDCE (Prop_fdce_C_Q)         0.456    -0.459 r  MF/CNT/value_reg[15]/Q
                         net (fo=2, routed)           0.598     0.139    MF_n_18
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     0.235 r  rnd4_reg[15]_i_1/O
                         net (fo=145, routed)         1.771     2.006    MF/CNT/counter[0]
    SLICE_X53Y95         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.615     2.621 f  MF/CNT/value_reg[0]_i_7/CO[1]
                         net (fo=17, routed)          1.202     3.823    MF/CNT/load
    SLICE_X52Y93         LUT2 (Prop_lut2_I1_O)        0.329     4.152 r  MF/CNT/value[0]_i_5__2/O
                         net (fo=1, routed)           0.000     4.152    MF/CNT/value[0]_i_5__2_n_3
    SLICE_X52Y93         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.702 r  MF/CNT/value_reg[0]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     4.702    MF/CNT/value_reg[0]_i_1__2_n_3
    SLICE_X52Y94         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.036 r  MF/CNT/value_reg[4]_i_1__2/O[1]
                         net (fo=1, routed)           0.000     5.036    MF/CNT/value_reg[4]_i_1__2_n_9
    SLICE_X52Y94         FDCE                                         r  MF/CNT/value_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  Clk100MHZ (IN)
                         net (fo=0)                   0.000    20.000    CLKIP/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  CLKIP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    CLKIP/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  CLKIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    CLKIP/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  CLKIP/inst/clkout1_buf/O
                         net (fo=36, routed)          1.504    18.484    MF/CNT/clk_out1
    SLICE_X52Y94         FDCE                                         r  MF/CNT/value_reg[5]/C
                         clock pessimism              0.576    19.060    
                         clock uncertainty           -0.084    18.977    
    SLICE_X52Y94         FDCE (Setup_fdce_C_D)        0.062    19.039    MF/CNT/value_reg[5]
  -------------------------------------------------------------------
                         required time                         19.039    
                         arrival time                          -5.036    
  -------------------------------------------------------------------
                         slack                                 14.003    

Slack (MET) :             14.024ns  (required time - arrival time)
  Source:                 MF/CNT/value_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MF/CNT/value_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.930ns  (logic 2.359ns (39.782%)  route 3.571ns (60.218%))
  Logic Levels:           5  (BUFG=1 CARRY4=3 LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.516ns = ( 18.484 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.915ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLKIP/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLKIP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLKIP/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLKIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLKIP/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLKIP/inst/clkout1_buf/O
                         net (fo=36, routed)          1.625    -0.915    MF/CNT/clk_out1
    SLICE_X52Y96         FDCE                                         r  MF/CNT/value_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y96         FDCE (Prop_fdce_C_Q)         0.456    -0.459 r  MF/CNT/value_reg[15]/Q
                         net (fo=2, routed)           0.598     0.139    MF_n_18
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     0.235 r  rnd4_reg[15]_i_1/O
                         net (fo=145, routed)         1.771     2.006    MF/CNT/counter[0]
    SLICE_X53Y95         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.615     2.621 f  MF/CNT/value_reg[0]_i_7/CO[1]
                         net (fo=17, routed)          1.202     3.823    MF/CNT/load
    SLICE_X52Y93         LUT2 (Prop_lut2_I1_O)        0.329     4.152 r  MF/CNT/value[0]_i_5__2/O
                         net (fo=1, routed)           0.000     4.152    MF/CNT/value[0]_i_5__2_n_3
    SLICE_X52Y93         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.702 r  MF/CNT/value_reg[0]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     4.702    MF/CNT/value_reg[0]_i_1__2_n_3
    SLICE_X52Y94         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.015 r  MF/CNT/value_reg[4]_i_1__2/O[3]
                         net (fo=1, routed)           0.000     5.015    MF/CNT/value_reg[4]_i_1__2_n_7
    SLICE_X52Y94         FDCE                                         r  MF/CNT/value_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  Clk100MHZ (IN)
                         net (fo=0)                   0.000    20.000    CLKIP/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  CLKIP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    CLKIP/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  CLKIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    CLKIP/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  CLKIP/inst/clkout1_buf/O
                         net (fo=36, routed)          1.504    18.484    MF/CNT/clk_out1
    SLICE_X52Y94         FDCE                                         r  MF/CNT/value_reg[7]/C
                         clock pessimism              0.576    19.060    
                         clock uncertainty           -0.084    18.977    
    SLICE_X52Y94         FDCE (Setup_fdce_C_D)        0.062    19.039    MF/CNT/value_reg[7]
  -------------------------------------------------------------------
                         required time                         19.039    
                         arrival time                          -5.015    
  -------------------------------------------------------------------
                         slack                                 14.024    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 MUS/M5/cnt_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MUS/M5/cnt_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.529ns  (logic 0.355ns (67.138%)  route 0.174ns (32.862%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.680ns
    Source Clock Delay      (SCD):    0.544ns
    Clock Pessimism Removal (CPR):    -0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLKIP/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLKIP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLKIP/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLKIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLKIP/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLKIP/inst/clkout1_buf/O
                         net (fo=36, routed)          0.801    -0.363    MF/clk_out1
    SLICE_X51Y96         LUT4 (Prop_lut4_I1_O)        0.044    -0.319 r  MF/cnt[0]_i_8__0/O
                         net (fo=1, routed)           0.208    -0.111    MF_n_15
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.088    -0.023 r  cnt_reg[0]_i_2__0/O
                         net (fo=66, routed)          0.567     0.544    MUS/M5/clk5
    SLICE_X40Y99         FDCE                                         r  MUS/M5/cnt_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y99         FDCE (Prop_fdce_C_Q)         0.141     0.685 r  MUS/M5/cnt_reg[27]/Q
                         net (fo=3, routed)           0.173     0.858    MUS/M5/cnt_reg[27]
    SLICE_X40Y99         LUT2 (Prop_lut2_I0_O)        0.045     0.903 r  MUS/M5/cnt[24]_i_2__2/O
                         net (fo=1, routed)           0.000     0.903    MUS/M5/cnt[24]_i_2__2_n_3
    SLICE_X40Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     1.018 r  MUS/M5/cnt_reg[24]_i_1__5/CO[3]
                         net (fo=1, routed)           0.001     1.018    MUS/M5/cnt_reg[24]_i_1__5_n_3
    SLICE_X40Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.072 r  MUS/M5/cnt_reg[28]_i_1__5/O[0]
                         net (fo=1, routed)           0.000     1.072    MUS/M5/cnt_reg[28]_i_1__5_n_10
    SLICE_X40Y100        FDCE                                         r  MUS/M5/cnt_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLKIP/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLKIP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLKIP/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLKIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLKIP/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLKIP/inst/clkout1_buf/O
                         net (fo=36, routed)          1.122    -0.551    MF/clk_out1
    SLICE_X51Y96         LUT4 (Prop_lut4_I1_O)        0.055    -0.496 r  MF/cnt[0]_i_8__0/O
                         net (fo=1, routed)           0.232    -0.264    MF_n_15
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.107    -0.157 r  cnt_reg[0]_i_2__0/O
                         net (fo=66, routed)          0.837     0.680    MUS/M5/clk5
    SLICE_X40Y100        FDCE                                         r  MUS/M5/cnt_reg[28]/C
                         clock pessimism              0.134     0.814    
    SLICE_X40Y100        FDCE (Hold_fdce_C_D)         0.105     0.919    MUS/M5/cnt_reg[28]
  -------------------------------------------------------------------
                         required time                         -0.919    
                         arrival time                           1.072    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 MUS/M5/cnt_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MUS/M5/cnt_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.540ns  (logic 0.366ns (67.808%)  route 0.174ns (32.192%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.680ns
    Source Clock Delay      (SCD):    0.544ns
    Clock Pessimism Removal (CPR):    -0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLKIP/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLKIP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLKIP/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLKIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLKIP/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLKIP/inst/clkout1_buf/O
                         net (fo=36, routed)          0.801    -0.363    MF/clk_out1
    SLICE_X51Y96         LUT4 (Prop_lut4_I1_O)        0.044    -0.319 r  MF/cnt[0]_i_8__0/O
                         net (fo=1, routed)           0.208    -0.111    MF_n_15
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.088    -0.023 r  cnt_reg[0]_i_2__0/O
                         net (fo=66, routed)          0.567     0.544    MUS/M5/clk5
    SLICE_X40Y99         FDCE                                         r  MUS/M5/cnt_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y99         FDCE (Prop_fdce_C_Q)         0.141     0.685 r  MUS/M5/cnt_reg[27]/Q
                         net (fo=3, routed)           0.173     0.858    MUS/M5/cnt_reg[27]
    SLICE_X40Y99         LUT2 (Prop_lut2_I0_O)        0.045     0.903 r  MUS/M5/cnt[24]_i_2__2/O
                         net (fo=1, routed)           0.000     0.903    MUS/M5/cnt[24]_i_2__2_n_3
    SLICE_X40Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     1.018 r  MUS/M5/cnt_reg[24]_i_1__5/CO[3]
                         net (fo=1, routed)           0.001     1.018    MUS/M5/cnt_reg[24]_i_1__5_n_3
    SLICE_X40Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.083 r  MUS/M5/cnt_reg[28]_i_1__5/O[2]
                         net (fo=1, routed)           0.000     1.083    MUS/M5/cnt_reg[28]_i_1__5_n_8
    SLICE_X40Y100        FDCE                                         r  MUS/M5/cnt_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLKIP/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLKIP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLKIP/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLKIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLKIP/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLKIP/inst/clkout1_buf/O
                         net (fo=36, routed)          1.122    -0.551    MF/clk_out1
    SLICE_X51Y96         LUT4 (Prop_lut4_I1_O)        0.055    -0.496 r  MF/cnt[0]_i_8__0/O
                         net (fo=1, routed)           0.232    -0.264    MF_n_15
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.107    -0.157 r  cnt_reg[0]_i_2__0/O
                         net (fo=66, routed)          0.837     0.680    MUS/M5/clk5
    SLICE_X40Y100        FDCE                                         r  MUS/M5/cnt_reg[30]/C
                         clock pessimism              0.134     0.814    
    SLICE_X40Y100        FDCE (Hold_fdce_C_D)         0.105     0.919    MUS/M5/cnt_reg[30]
  -------------------------------------------------------------------
                         required time                         -0.919    
                         arrival time                           1.083    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 MUS/M5/cnt_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MUS/M5/cnt_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.565ns  (logic 0.391ns (69.233%)  route 0.174ns (30.767%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.680ns
    Source Clock Delay      (SCD):    0.544ns
    Clock Pessimism Removal (CPR):    -0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLKIP/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLKIP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLKIP/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLKIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLKIP/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLKIP/inst/clkout1_buf/O
                         net (fo=36, routed)          0.801    -0.363    MF/clk_out1
    SLICE_X51Y96         LUT4 (Prop_lut4_I1_O)        0.044    -0.319 r  MF/cnt[0]_i_8__0/O
                         net (fo=1, routed)           0.208    -0.111    MF_n_15
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.088    -0.023 r  cnt_reg[0]_i_2__0/O
                         net (fo=66, routed)          0.567     0.544    MUS/M5/clk5
    SLICE_X40Y99         FDCE                                         r  MUS/M5/cnt_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y99         FDCE (Prop_fdce_C_Q)         0.141     0.685 r  MUS/M5/cnt_reg[27]/Q
                         net (fo=3, routed)           0.173     0.858    MUS/M5/cnt_reg[27]
    SLICE_X40Y99         LUT2 (Prop_lut2_I0_O)        0.045     0.903 r  MUS/M5/cnt[24]_i_2__2/O
                         net (fo=1, routed)           0.000     0.903    MUS/M5/cnt[24]_i_2__2_n_3
    SLICE_X40Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     1.018 r  MUS/M5/cnt_reg[24]_i_1__5/CO[3]
                         net (fo=1, routed)           0.001     1.018    MUS/M5/cnt_reg[24]_i_1__5_n_3
    SLICE_X40Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     1.108 r  MUS/M5/cnt_reg[28]_i_1__5/O[1]
                         net (fo=1, routed)           0.000     1.108    MUS/M5/cnt_reg[28]_i_1__5_n_9
    SLICE_X40Y100        FDCE                                         r  MUS/M5/cnt_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLKIP/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLKIP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLKIP/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLKIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLKIP/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLKIP/inst/clkout1_buf/O
                         net (fo=36, routed)          1.122    -0.551    MF/clk_out1
    SLICE_X51Y96         LUT4 (Prop_lut4_I1_O)        0.055    -0.496 r  MF/cnt[0]_i_8__0/O
                         net (fo=1, routed)           0.232    -0.264    MF_n_15
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.107    -0.157 r  cnt_reg[0]_i_2__0/O
                         net (fo=66, routed)          0.837     0.680    MUS/M5/clk5
    SLICE_X40Y100        FDCE                                         r  MUS/M5/cnt_reg[29]/C
                         clock pessimism              0.134     0.814    
    SLICE_X40Y100        FDCE (Hold_fdce_C_D)         0.105     0.919    MUS/M5/cnt_reg[29]
  -------------------------------------------------------------------
                         required time                         -0.919    
                         arrival time                           1.108    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 MUS/M5/cnt_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MUS/M5/cnt_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.565ns  (logic 0.391ns (69.233%)  route 0.174ns (30.767%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.680ns
    Source Clock Delay      (SCD):    0.544ns
    Clock Pessimism Removal (CPR):    -0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLKIP/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLKIP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLKIP/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLKIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLKIP/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLKIP/inst/clkout1_buf/O
                         net (fo=36, routed)          0.801    -0.363    MF/clk_out1
    SLICE_X51Y96         LUT4 (Prop_lut4_I1_O)        0.044    -0.319 r  MF/cnt[0]_i_8__0/O
                         net (fo=1, routed)           0.208    -0.111    MF_n_15
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.088    -0.023 r  cnt_reg[0]_i_2__0/O
                         net (fo=66, routed)          0.567     0.544    MUS/M5/clk5
    SLICE_X40Y99         FDCE                                         r  MUS/M5/cnt_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y99         FDCE (Prop_fdce_C_Q)         0.141     0.685 r  MUS/M5/cnt_reg[27]/Q
                         net (fo=3, routed)           0.173     0.858    MUS/M5/cnt_reg[27]
    SLICE_X40Y99         LUT2 (Prop_lut2_I0_O)        0.045     0.903 r  MUS/M5/cnt[24]_i_2__2/O
                         net (fo=1, routed)           0.000     0.903    MUS/M5/cnt[24]_i_2__2_n_3
    SLICE_X40Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     1.018 r  MUS/M5/cnt_reg[24]_i_1__5/CO[3]
                         net (fo=1, routed)           0.001     1.018    MUS/M5/cnt_reg[24]_i_1__5_n_3
    SLICE_X40Y100        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     1.108 r  MUS/M5/cnt_reg[28]_i_1__5/O[3]
                         net (fo=1, routed)           0.000     1.108    MUS/M5/cnt_reg[28]_i_1__5_n_7
    SLICE_X40Y100        FDCE                                         r  MUS/M5/cnt_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLKIP/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLKIP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLKIP/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLKIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLKIP/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLKIP/inst/clkout1_buf/O
                         net (fo=36, routed)          1.122    -0.551    MF/clk_out1
    SLICE_X51Y96         LUT4 (Prop_lut4_I1_O)        0.055    -0.496 r  MF/cnt[0]_i_8__0/O
                         net (fo=1, routed)           0.232    -0.264    MF_n_15
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.107    -0.157 r  cnt_reg[0]_i_2__0/O
                         net (fo=66, routed)          0.837     0.680    MUS/M5/clk5
    SLICE_X40Y100        FDCE                                         r  MUS/M5/cnt_reg[31]/C
                         clock pessimism              0.134     0.814    
    SLICE_X40Y100        FDCE (Hold_fdce_C_D)         0.105     0.919    MUS/M5/cnt_reg[31]
  -------------------------------------------------------------------
                         required time                         -0.919    
                         arrival time                           1.108    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 MUS/M5/w/cnt_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MUS/M5/w/cnt_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.829%)  route 0.118ns (32.171%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.683ns
    Source Clock Delay      (SCD):    0.546ns
    Clock Pessimism Removal (CPR):    0.137ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLKIP/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLKIP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLKIP/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLKIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLKIP/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLKIP/inst/clkout1_buf/O
                         net (fo=36, routed)          0.801    -0.363    MF/clk_out1
    SLICE_X51Y96         LUT4 (Prop_lut4_I1_O)        0.044    -0.319 r  MF/cnt[0]_i_8__0/O
                         net (fo=1, routed)           0.208    -0.111    MF_n_15
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.088    -0.023 r  cnt_reg[0]_i_2__0/O
                         net (fo=66, routed)          0.569     0.546    MUS/M5/w/clk5
    SLICE_X33Y93         FDRE                                         r  MUS/M5/w/cnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y93         FDRE (Prop_fdre_C_Q)         0.141     0.687 r  MUS/M5/w/cnt_reg[15]/Q
                         net (fo=5, routed)           0.118     0.805    MUS/M5/w/cnt_reg[15]
    SLICE_X33Y93         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.913 r  MUS/M5/w/cnt_reg[12]_i_1__6/O[3]
                         net (fo=1, routed)           0.000     0.913    MUS/M5/w/cnt_reg[12]_i_1__6_n_7
    SLICE_X33Y93         FDRE                                         r  MUS/M5/w/cnt_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLKIP/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLKIP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLKIP/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLKIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLKIP/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLKIP/inst/clkout1_buf/O
                         net (fo=36, routed)          1.122    -0.551    MF/clk_out1
    SLICE_X51Y96         LUT4 (Prop_lut4_I1_O)        0.055    -0.496 r  MF/cnt[0]_i_8__0/O
                         net (fo=1, routed)           0.232    -0.264    MF_n_15
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.107    -0.157 r  cnt_reg[0]_i_2__0/O
                         net (fo=66, routed)          0.840     0.683    MUS/M5/w/clk5
    SLICE_X33Y93         FDRE                                         r  MUS/M5/w/cnt_reg[15]/C
                         clock pessimism             -0.137     0.546    
    SLICE_X33Y93         FDRE (Hold_fdre_C_D)         0.105     0.651    MUS/M5/w/cnt_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.651    
                         arrival time                           0.913    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 MUS/M5/t_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MUS/M5/t_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.678ns
    Source Clock Delay      (SCD):    0.541ns
    Clock Pessimism Removal (CPR):    0.137ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLKIP/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLKIP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLKIP/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLKIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLKIP/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLKIP/inst/clkout1_buf/O
                         net (fo=36, routed)          0.801    -0.363    MF/clk_out1
    SLICE_X51Y96         LUT4 (Prop_lut4_I1_O)        0.044    -0.319 r  MF/cnt[0]_i_8__0/O
                         net (fo=1, routed)           0.208    -0.111    MF_n_15
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.088    -0.023 r  cnt_reg[0]_i_2__0/O
                         net (fo=66, routed)          0.564     0.541    MUS/M5/clk5
    SLICE_X49Y95         FDRE                                         r  MUS/M5/t_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y95         FDRE (Prop_fdre_C_Q)         0.141     0.682 r  MUS/M5/t_reg/Q
                         net (fo=2, routed)           0.168     0.850    MUS/M5/t_reg_0
    SLICE_X49Y95         LUT3 (Prop_lut3_I2_O)        0.045     0.895 r  MUS/M5/t_i_1__1/O
                         net (fo=1, routed)           0.000     0.895    MUS/M5/t_i_1__1_n_3
    SLICE_X49Y95         FDRE                                         r  MUS/M5/t_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLKIP/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLKIP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLKIP/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLKIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLKIP/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLKIP/inst/clkout1_buf/O
                         net (fo=36, routed)          1.122    -0.551    MF/clk_out1
    SLICE_X51Y96         LUT4 (Prop_lut4_I1_O)        0.055    -0.496 r  MF/cnt[0]_i_8__0/O
                         net (fo=1, routed)           0.232    -0.264    MF_n_15
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.107    -0.157 r  cnt_reg[0]_i_2__0/O
                         net (fo=66, routed)          0.835     0.678    MUS/M5/clk5
    SLICE_X49Y95         FDRE                                         r  MUS/M5/t_reg/C
                         clock pessimism             -0.137     0.541    
    SLICE_X49Y95         FDRE (Hold_fdre_C_D)         0.091     0.632    MUS/M5/t_reg
  -------------------------------------------------------------------
                         required time                         -0.632    
                         arrival time                           0.895    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 MUS/M5/w/cnt_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MUS/M5/w/cnt_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.683ns
    Source Clock Delay      (SCD):    0.546ns
    Clock Pessimism Removal (CPR):    0.137ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLKIP/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLKIP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLKIP/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLKIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLKIP/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLKIP/inst/clkout1_buf/O
                         net (fo=36, routed)          0.801    -0.363    MF/clk_out1
    SLICE_X51Y96         LUT4 (Prop_lut4_I1_O)        0.044    -0.319 r  MF/cnt[0]_i_8__0/O
                         net (fo=1, routed)           0.208    -0.111    MF_n_15
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.088    -0.023 r  cnt_reg[0]_i_2__0/O
                         net (fo=66, routed)          0.569     0.546    MUS/M5/w/clk5
    SLICE_X33Y94         FDRE                                         r  MUS/M5/w/cnt_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y94         FDRE (Prop_fdre_C_Q)         0.141     0.687 r  MUS/M5/w/cnt_reg[19]/Q
                         net (fo=5, routed)           0.120     0.807    MUS/M5/w/cnt_reg[19]
    SLICE_X33Y94         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.915 r  MUS/M5/w/cnt_reg[16]_i_1__6/O[3]
                         net (fo=1, routed)           0.000     0.915    MUS/M5/w/cnt_reg[16]_i_1__6_n_7
    SLICE_X33Y94         FDRE                                         r  MUS/M5/w/cnt_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLKIP/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLKIP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLKIP/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLKIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLKIP/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLKIP/inst/clkout1_buf/O
                         net (fo=36, routed)          1.122    -0.551    MF/clk_out1
    SLICE_X51Y96         LUT4 (Prop_lut4_I1_O)        0.055    -0.496 r  MF/cnt[0]_i_8__0/O
                         net (fo=1, routed)           0.232    -0.264    MF_n_15
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.107    -0.157 r  cnt_reg[0]_i_2__0/O
                         net (fo=66, routed)          0.840     0.683    MUS/M5/w/clk5
    SLICE_X33Y94         FDRE                                         r  MUS/M5/w/cnt_reg[19]/C
                         clock pessimism             -0.137     0.546    
    SLICE_X33Y94         FDRE (Hold_fdre_C_D)         0.105     0.651    MUS/M5/w/cnt_reg[19]
  -------------------------------------------------------------------
                         required time                         -0.651    
                         arrival time                           0.915    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 MUS/M5/w/cnt_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MUS/M5/w/cnt_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.683ns
    Source Clock Delay      (SCD):    0.546ns
    Clock Pessimism Removal (CPR):    0.137ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLKIP/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLKIP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLKIP/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLKIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLKIP/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLKIP/inst/clkout1_buf/O
                         net (fo=36, routed)          0.801    -0.363    MF/clk_out1
    SLICE_X51Y96         LUT4 (Prop_lut4_I1_O)        0.044    -0.319 r  MF/cnt[0]_i_8__0/O
                         net (fo=1, routed)           0.208    -0.111    MF_n_15
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.088    -0.023 r  cnt_reg[0]_i_2__0/O
                         net (fo=66, routed)          0.569     0.546    MUS/M5/w/clk5
    SLICE_X33Y95         FDRE                                         r  MUS/M5/w/cnt_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y95         FDRE (Prop_fdre_C_Q)         0.141     0.687 r  MUS/M5/w/cnt_reg[23]/Q
                         net (fo=5, routed)           0.120     0.807    MUS/M5/w/cnt_reg[23]
    SLICE_X33Y95         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.915 r  MUS/M5/w/cnt_reg[20]_i_1__6/O[3]
                         net (fo=1, routed)           0.000     0.915    MUS/M5/w/cnt_reg[20]_i_1__6_n_7
    SLICE_X33Y95         FDRE                                         r  MUS/M5/w/cnt_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLKIP/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLKIP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLKIP/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLKIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLKIP/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLKIP/inst/clkout1_buf/O
                         net (fo=36, routed)          1.122    -0.551    MF/clk_out1
    SLICE_X51Y96         LUT4 (Prop_lut4_I1_O)        0.055    -0.496 r  MF/cnt[0]_i_8__0/O
                         net (fo=1, routed)           0.232    -0.264    MF_n_15
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.107    -0.157 r  cnt_reg[0]_i_2__0/O
                         net (fo=66, routed)          0.840     0.683    MUS/M5/w/clk5
    SLICE_X33Y95         FDRE                                         r  MUS/M5/w/cnt_reg[23]/C
                         clock pessimism             -0.137     0.546    
    SLICE_X33Y95         FDRE (Hold_fdre_C_D)         0.105     0.651    MUS/M5/w/cnt_reg[23]
  -------------------------------------------------------------------
                         required time                         -0.651    
                         arrival time                           0.915    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 MUS/M5/w/cnt_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MUS/M5/w/cnt_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.683ns
    Source Clock Delay      (SCD):    0.546ns
    Clock Pessimism Removal (CPR):    0.137ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLKIP/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLKIP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLKIP/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLKIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLKIP/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLKIP/inst/clkout1_buf/O
                         net (fo=36, routed)          0.801    -0.363    MF/clk_out1
    SLICE_X51Y96         LUT4 (Prop_lut4_I1_O)        0.044    -0.319 r  MF/cnt[0]_i_8__0/O
                         net (fo=1, routed)           0.208    -0.111    MF_n_15
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.088    -0.023 r  cnt_reg[0]_i_2__0/O
                         net (fo=66, routed)          0.569     0.546    MUS/M5/w/clk5
    SLICE_X33Y96         FDRE                                         r  MUS/M5/w/cnt_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y96         FDRE (Prop_fdre_C_Q)         0.141     0.687 r  MUS/M5/w/cnt_reg[27]/Q
                         net (fo=5, routed)           0.120     0.807    MUS/M5/w/cnt_reg[27]
    SLICE_X33Y96         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.915 r  MUS/M5/w/cnt_reg[24]_i_1__6/O[3]
                         net (fo=1, routed)           0.000     0.915    MUS/M5/w/cnt_reg[24]_i_1__6_n_7
    SLICE_X33Y96         FDRE                                         r  MUS/M5/w/cnt_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLKIP/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLKIP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLKIP/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLKIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLKIP/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLKIP/inst/clkout1_buf/O
                         net (fo=36, routed)          1.122    -0.551    MF/clk_out1
    SLICE_X51Y96         LUT4 (Prop_lut4_I1_O)        0.055    -0.496 r  MF/cnt[0]_i_8__0/O
                         net (fo=1, routed)           0.232    -0.264    MF_n_15
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.107    -0.157 r  cnt_reg[0]_i_2__0/O
                         net (fo=66, routed)          0.840     0.683    MUS/M5/w/clk5
    SLICE_X33Y96         FDRE                                         r  MUS/M5/w/cnt_reg[27]/C
                         clock pessimism             -0.137     0.546    
    SLICE_X33Y96         FDRE (Hold_fdre_C_D)         0.105     0.651    MUS/M5/w/cnt_reg[27]
  -------------------------------------------------------------------
                         required time                         -0.651    
                         arrival time                           0.915    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 MUS/M5/w/cnt_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MUS/M5/w/cnt_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.412%)  route 0.120ns (32.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.684ns
    Source Clock Delay      (SCD):    0.547ns
    Clock Pessimism Removal (CPR):    0.137ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLKIP/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLKIP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLKIP/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLKIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLKIP/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLKIP/inst/clkout1_buf/O
                         net (fo=36, routed)          0.801    -0.363    MF/clk_out1
    SLICE_X51Y96         LUT4 (Prop_lut4_I1_O)        0.044    -0.319 r  MF/cnt[0]_i_8__0/O
                         net (fo=1, routed)           0.208    -0.111    MF_n_15
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.088    -0.023 r  cnt_reg[0]_i_2__0/O
                         net (fo=66, routed)          0.570     0.547    MUS/M5/w/clk5
    SLICE_X33Y97         FDRE                                         r  MUS/M5/w/cnt_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y97         FDRE (Prop_fdre_C_Q)         0.141     0.688 r  MUS/M5/w/cnt_reg[31]/Q
                         net (fo=5, routed)           0.120     0.808    MUS/M5/w/cnt_reg[31]
    SLICE_X33Y97         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.916 r  MUS/M5/w/cnt_reg[28]_i_1__6/O[3]
                         net (fo=1, routed)           0.000     0.916    MUS/M5/w/cnt_reg[28]_i_1__6_n_7
    SLICE_X33Y97         FDRE                                         r  MUS/M5/w/cnt_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLKIP/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLKIP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLKIP/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLKIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLKIP/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLKIP/inst/clkout1_buf/O
                         net (fo=36, routed)          1.122    -0.551    MF/clk_out1
    SLICE_X51Y96         LUT4 (Prop_lut4_I1_O)        0.055    -0.496 r  MF/cnt[0]_i_8__0/O
                         net (fo=1, routed)           0.232    -0.264    MF_n_15
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.107    -0.157 r  cnt_reg[0]_i_2__0/O
                         net (fo=66, routed)          0.841     0.684    MUS/M5/w/clk5
    SLICE_X33Y97         FDRE                                         r  MUS/M5/w/cnt_reg[31]/C
                         clock pessimism             -0.137     0.547    
    SLICE_X33Y97         FDRE (Hold_fdre_C_D)         0.105     0.652    MUS/M5/w/cnt_reg[31]
  -------------------------------------------------------------------
                         required time                         -0.652    
                         arrival time                           0.916    
  -------------------------------------------------------------------
                         slack                                  0.264    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { CLKIP/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y16   CLKIP/inst/clkout1_buf/I
Min Period        n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y6    cnt_reg[0]_i_2/I
Min Period        n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y7    cnt_reg[0]_i_2__0/I
Min Period        n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y8    cnt_reg[0]_i_2__1/I
Min Period        n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y9    n_0_4679_BUFG_inst/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y2  CLKIP/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X40Y87     MUS/M2/cnt_reg[25]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X40Y87     MUS/M2/cnt_reg[26]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X40Y87     MUS/M2/cnt_reg[27]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X40Y88     MUS/M2/cnt_reg[28]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y2  CLKIP/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X40Y87     MUS/M2/cnt_reg[25]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X40Y87     MUS/M2/cnt_reg[26]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X40Y87     MUS/M2/cnt_reg[27]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X40Y88     MUS/M2/cnt_reg[28]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X40Y88     MUS/M2/cnt_reg[28]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X40Y88     MUS/M2/cnt_reg[29]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X40Y88     MUS/M2/cnt_reg[29]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X40Y88     MUS/M2/cnt_reg[30]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X40Y88     MUS/M2/cnt_reg[30]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X40Y88     MUS/M2/cnt_reg[31]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X40Y93     MUS/M5/cnt_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X52Y93     MF/CNT/value_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X40Y95     MUS/M5/cnt_reg[10]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X40Y95     MUS/M5/cnt_reg[11]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X40Y96     MUS/M5/cnt_reg[12]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X40Y96     MUS/M5/cnt_reg[13]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X40Y96     MUS/M5/cnt_reg[14]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X40Y96     MUS/M5/cnt_reg[15]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X40Y97     MUS/M5/cnt_reg[16]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X40Y97     MUS/M5/cnt_reg[17]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLKIP/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17   CLKIP/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  CLKIP/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  CLKIP/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  CLKIP/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  CLKIP/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { Clk100MHZ }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  CLKIP/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  CLKIP/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  CLKIP/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  CLKIP/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  CLKIP/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  CLKIP/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       13.802ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.154ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             13.802ns  (required time - arrival time)
  Source:                 MF/CNT/value_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MF/CNT/value_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.179ns  (logic 2.608ns (42.209%)  route 3.571ns (57.791%))
  Logic Levels:           7  (BUFG=1 CARRY4=5 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.516ns = ( 18.484 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.915ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLKIP/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLKIP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLKIP/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLKIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLKIP/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLKIP/inst/clkout1_buf/O
                         net (fo=36, routed)          1.625    -0.915    MF/CNT/clk_out1
    SLICE_X52Y96         FDCE                                         r  MF/CNT/value_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y96         FDCE (Prop_fdce_C_Q)         0.456    -0.459 r  MF/CNT/value_reg[15]/Q
                         net (fo=2, routed)           0.598     0.139    MF_n_18
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     0.235 r  rnd4_reg[15]_i_1/O
                         net (fo=145, routed)         1.771     2.006    MF/CNT/counter[0]
    SLICE_X53Y95         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.615     2.621 f  MF/CNT/value_reg[0]_i_7/CO[1]
                         net (fo=17, routed)          1.202     3.823    MF/CNT/load
    SLICE_X52Y93         LUT2 (Prop_lut2_I1_O)        0.329     4.152 r  MF/CNT/value[0]_i_5__2/O
                         net (fo=1, routed)           0.000     4.152    MF/CNT/value[0]_i_5__2_n_3
    SLICE_X52Y93         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.702 r  MF/CNT/value_reg[0]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     4.702    MF/CNT/value_reg[0]_i_1__2_n_3
    SLICE_X52Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.816 r  MF/CNT/value_reg[4]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     4.816    MF/CNT/value_reg[4]_i_1__2_n_3
    SLICE_X52Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.930 r  MF/CNT/value_reg[8]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     4.930    MF/CNT/value_reg[8]_i_1__2_n_3
    SLICE_X52Y96         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.264 r  MF/CNT/value_reg[12]_i_1__2/O[1]
                         net (fo=1, routed)           0.000     5.264    MF/CNT/value_reg[12]_i_1__2_n_9
    SLICE_X52Y96         FDCE                                         r  MF/CNT/value_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  Clk100MHZ (IN)
                         net (fo=0)                   0.000    20.000    CLKIP/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  CLKIP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    CLKIP/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  CLKIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    CLKIP/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  CLKIP/inst/clkout1_buf/O
                         net (fo=36, routed)          1.504    18.484    MF/CNT/clk_out1
    SLICE_X52Y96         FDCE                                         r  MF/CNT/value_reg[13]/C
                         clock pessimism              0.601    19.085    
                         clock uncertainty           -0.082    19.004    
    SLICE_X52Y96         FDCE (Setup_fdce_C_D)        0.062    19.066    MF/CNT/value_reg[13]
  -------------------------------------------------------------------
                         required time                         19.066    
                         arrival time                          -5.264    
  -------------------------------------------------------------------
                         slack                                 13.802    

Slack (MET) :             13.823ns  (required time - arrival time)
  Source:                 MF/CNT/value_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MF/CNT/value_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.158ns  (logic 2.587ns (42.012%)  route 3.571ns (57.988%))
  Logic Levels:           7  (BUFG=1 CARRY4=5 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.516ns = ( 18.484 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.915ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLKIP/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLKIP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLKIP/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLKIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLKIP/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLKIP/inst/clkout1_buf/O
                         net (fo=36, routed)          1.625    -0.915    MF/CNT/clk_out1
    SLICE_X52Y96         FDCE                                         r  MF/CNT/value_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y96         FDCE (Prop_fdce_C_Q)         0.456    -0.459 r  MF/CNT/value_reg[15]/Q
                         net (fo=2, routed)           0.598     0.139    MF_n_18
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     0.235 r  rnd4_reg[15]_i_1/O
                         net (fo=145, routed)         1.771     2.006    MF/CNT/counter[0]
    SLICE_X53Y95         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.615     2.621 f  MF/CNT/value_reg[0]_i_7/CO[1]
                         net (fo=17, routed)          1.202     3.823    MF/CNT/load
    SLICE_X52Y93         LUT2 (Prop_lut2_I1_O)        0.329     4.152 r  MF/CNT/value[0]_i_5__2/O
                         net (fo=1, routed)           0.000     4.152    MF/CNT/value[0]_i_5__2_n_3
    SLICE_X52Y93         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.702 r  MF/CNT/value_reg[0]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     4.702    MF/CNT/value_reg[0]_i_1__2_n_3
    SLICE_X52Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.816 r  MF/CNT/value_reg[4]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     4.816    MF/CNT/value_reg[4]_i_1__2_n_3
    SLICE_X52Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.930 r  MF/CNT/value_reg[8]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     4.930    MF/CNT/value_reg[8]_i_1__2_n_3
    SLICE_X52Y96         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.243 r  MF/CNT/value_reg[12]_i_1__2/O[3]
                         net (fo=1, routed)           0.000     5.243    MF/CNT/value_reg[12]_i_1__2_n_7
    SLICE_X52Y96         FDCE                                         r  MF/CNT/value_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  Clk100MHZ (IN)
                         net (fo=0)                   0.000    20.000    CLKIP/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  CLKIP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    CLKIP/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  CLKIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    CLKIP/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  CLKIP/inst/clkout1_buf/O
                         net (fo=36, routed)          1.504    18.484    MF/CNT/clk_out1
    SLICE_X52Y96         FDCE                                         r  MF/CNT/value_reg[15]/C
                         clock pessimism              0.601    19.085    
                         clock uncertainty           -0.082    19.004    
    SLICE_X52Y96         FDCE (Setup_fdce_C_D)        0.062    19.066    MF/CNT/value_reg[15]
  -------------------------------------------------------------------
                         required time                         19.066    
                         arrival time                          -5.243    
  -------------------------------------------------------------------
                         slack                                 13.823    

Slack (MET) :             13.891ns  (required time - arrival time)
  Source:                 MF/CNT/value_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MF/CNT/value_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.065ns  (logic 2.494ns (41.123%)  route 3.571ns (58.877%))
  Logic Levels:           6  (BUFG=1 CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.516ns = ( 18.484 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.915ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLKIP/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLKIP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLKIP/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLKIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLKIP/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLKIP/inst/clkout1_buf/O
                         net (fo=36, routed)          1.625    -0.915    MF/CNT/clk_out1
    SLICE_X52Y96         FDCE                                         r  MF/CNT/value_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y96         FDCE (Prop_fdce_C_Q)         0.456    -0.459 r  MF/CNT/value_reg[15]/Q
                         net (fo=2, routed)           0.598     0.139    MF_n_18
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     0.235 r  rnd4_reg[15]_i_1/O
                         net (fo=145, routed)         1.771     2.006    MF/CNT/counter[0]
    SLICE_X53Y95         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.615     2.621 f  MF/CNT/value_reg[0]_i_7/CO[1]
                         net (fo=17, routed)          1.202     3.823    MF/CNT/load
    SLICE_X52Y93         LUT2 (Prop_lut2_I1_O)        0.329     4.152 r  MF/CNT/value[0]_i_5__2/O
                         net (fo=1, routed)           0.000     4.152    MF/CNT/value[0]_i_5__2_n_3
    SLICE_X52Y93         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.702 r  MF/CNT/value_reg[0]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     4.702    MF/CNT/value_reg[0]_i_1__2_n_3
    SLICE_X52Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.816 r  MF/CNT/value_reg[4]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     4.816    MF/CNT/value_reg[4]_i_1__2_n_3
    SLICE_X52Y95         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.150 r  MF/CNT/value_reg[8]_i_1__2/O[1]
                         net (fo=1, routed)           0.000     5.150    MF/CNT/value_reg[8]_i_1__2_n_9
    SLICE_X52Y95         FDCE                                         r  MF/CNT/value_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  Clk100MHZ (IN)
                         net (fo=0)                   0.000    20.000    CLKIP/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  CLKIP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    CLKIP/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  CLKIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    CLKIP/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  CLKIP/inst/clkout1_buf/O
                         net (fo=36, routed)          1.504    18.484    MF/CNT/clk_out1
    SLICE_X52Y95         FDCE                                         r  MF/CNT/value_reg[9]/C
                         clock pessimism              0.576    19.060    
                         clock uncertainty           -0.082    18.979    
    SLICE_X52Y95         FDCE (Setup_fdce_C_D)        0.062    19.041    MF/CNT/value_reg[9]
  -------------------------------------------------------------------
                         required time                         19.041    
                         arrival time                          -5.150    
  -------------------------------------------------------------------
                         slack                                 13.891    

Slack (MET) :             13.897ns  (required time - arrival time)
  Source:                 MF/CNT/value_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MF/CNT/value_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.084ns  (logic 2.513ns (41.306%)  route 3.571ns (58.694%))
  Logic Levels:           7  (BUFG=1 CARRY4=5 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.516ns = ( 18.484 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.915ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLKIP/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLKIP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLKIP/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLKIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLKIP/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLKIP/inst/clkout1_buf/O
                         net (fo=36, routed)          1.625    -0.915    MF/CNT/clk_out1
    SLICE_X52Y96         FDCE                                         r  MF/CNT/value_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y96         FDCE (Prop_fdce_C_Q)         0.456    -0.459 r  MF/CNT/value_reg[15]/Q
                         net (fo=2, routed)           0.598     0.139    MF_n_18
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     0.235 r  rnd4_reg[15]_i_1/O
                         net (fo=145, routed)         1.771     2.006    MF/CNT/counter[0]
    SLICE_X53Y95         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.615     2.621 f  MF/CNT/value_reg[0]_i_7/CO[1]
                         net (fo=17, routed)          1.202     3.823    MF/CNT/load
    SLICE_X52Y93         LUT2 (Prop_lut2_I1_O)        0.329     4.152 r  MF/CNT/value[0]_i_5__2/O
                         net (fo=1, routed)           0.000     4.152    MF/CNT/value[0]_i_5__2_n_3
    SLICE_X52Y93         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.702 r  MF/CNT/value_reg[0]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     4.702    MF/CNT/value_reg[0]_i_1__2_n_3
    SLICE_X52Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.816 r  MF/CNT/value_reg[4]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     4.816    MF/CNT/value_reg[4]_i_1__2_n_3
    SLICE_X52Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.930 r  MF/CNT/value_reg[8]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     4.930    MF/CNT/value_reg[8]_i_1__2_n_3
    SLICE_X52Y96         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.169 r  MF/CNT/value_reg[12]_i_1__2/O[2]
                         net (fo=1, routed)           0.000     5.169    MF/CNT/value_reg[12]_i_1__2_n_8
    SLICE_X52Y96         FDCE                                         r  MF/CNT/value_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  Clk100MHZ (IN)
                         net (fo=0)                   0.000    20.000    CLKIP/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  CLKIP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    CLKIP/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  CLKIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    CLKIP/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  CLKIP/inst/clkout1_buf/O
                         net (fo=36, routed)          1.504    18.484    MF/CNT/clk_out1
    SLICE_X52Y96         FDCE                                         r  MF/CNT/value_reg[14]/C
                         clock pessimism              0.601    19.085    
                         clock uncertainty           -0.082    19.004    
    SLICE_X52Y96         FDCE (Setup_fdce_C_D)        0.062    19.066    MF/CNT/value_reg[14]
  -------------------------------------------------------------------
                         required time                         19.066    
                         arrival time                          -5.169    
  -------------------------------------------------------------------
                         slack                                 13.897    

Slack (MET) :             13.912ns  (required time - arrival time)
  Source:                 MF/CNT/value_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MF/CNT/value_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.044ns  (logic 2.473ns (40.918%)  route 3.571ns (59.082%))
  Logic Levels:           6  (BUFG=1 CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.516ns = ( 18.484 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.915ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLKIP/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLKIP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLKIP/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLKIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLKIP/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLKIP/inst/clkout1_buf/O
                         net (fo=36, routed)          1.625    -0.915    MF/CNT/clk_out1
    SLICE_X52Y96         FDCE                                         r  MF/CNT/value_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y96         FDCE (Prop_fdce_C_Q)         0.456    -0.459 r  MF/CNT/value_reg[15]/Q
                         net (fo=2, routed)           0.598     0.139    MF_n_18
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     0.235 r  rnd4_reg[15]_i_1/O
                         net (fo=145, routed)         1.771     2.006    MF/CNT/counter[0]
    SLICE_X53Y95         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.615     2.621 f  MF/CNT/value_reg[0]_i_7/CO[1]
                         net (fo=17, routed)          1.202     3.823    MF/CNT/load
    SLICE_X52Y93         LUT2 (Prop_lut2_I1_O)        0.329     4.152 r  MF/CNT/value[0]_i_5__2/O
                         net (fo=1, routed)           0.000     4.152    MF/CNT/value[0]_i_5__2_n_3
    SLICE_X52Y93         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.702 r  MF/CNT/value_reg[0]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     4.702    MF/CNT/value_reg[0]_i_1__2_n_3
    SLICE_X52Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.816 r  MF/CNT/value_reg[4]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     4.816    MF/CNT/value_reg[4]_i_1__2_n_3
    SLICE_X52Y95         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.129 r  MF/CNT/value_reg[8]_i_1__2/O[3]
                         net (fo=1, routed)           0.000     5.129    MF/CNT/value_reg[8]_i_1__2_n_7
    SLICE_X52Y95         FDCE                                         r  MF/CNT/value_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  Clk100MHZ (IN)
                         net (fo=0)                   0.000    20.000    CLKIP/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  CLKIP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    CLKIP/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  CLKIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    CLKIP/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  CLKIP/inst/clkout1_buf/O
                         net (fo=36, routed)          1.504    18.484    MF/CNT/clk_out1
    SLICE_X52Y95         FDCE                                         r  MF/CNT/value_reg[11]/C
                         clock pessimism              0.576    19.060    
                         clock uncertainty           -0.082    18.979    
    SLICE_X52Y95         FDCE (Setup_fdce_C_D)        0.062    19.041    MF/CNT/value_reg[11]
  -------------------------------------------------------------------
                         required time                         19.041    
                         arrival time                          -5.129    
  -------------------------------------------------------------------
                         slack                                 13.912    

Slack (MET) :             13.913ns  (required time - arrival time)
  Source:                 MF/CNT/value_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MF/CNT/value_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.068ns  (logic 2.497ns (41.152%)  route 3.571ns (58.848%))
  Logic Levels:           7  (BUFG=1 CARRY4=5 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.516ns = ( 18.484 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.915ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLKIP/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLKIP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLKIP/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLKIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLKIP/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLKIP/inst/clkout1_buf/O
                         net (fo=36, routed)          1.625    -0.915    MF/CNT/clk_out1
    SLICE_X52Y96         FDCE                                         r  MF/CNT/value_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y96         FDCE (Prop_fdce_C_Q)         0.456    -0.459 r  MF/CNT/value_reg[15]/Q
                         net (fo=2, routed)           0.598     0.139    MF_n_18
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     0.235 r  rnd4_reg[15]_i_1/O
                         net (fo=145, routed)         1.771     2.006    MF/CNT/counter[0]
    SLICE_X53Y95         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.615     2.621 f  MF/CNT/value_reg[0]_i_7/CO[1]
                         net (fo=17, routed)          1.202     3.823    MF/CNT/load
    SLICE_X52Y93         LUT2 (Prop_lut2_I1_O)        0.329     4.152 r  MF/CNT/value[0]_i_5__2/O
                         net (fo=1, routed)           0.000     4.152    MF/CNT/value[0]_i_5__2_n_3
    SLICE_X52Y93         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.702 r  MF/CNT/value_reg[0]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     4.702    MF/CNT/value_reg[0]_i_1__2_n_3
    SLICE_X52Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.816 r  MF/CNT/value_reg[4]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     4.816    MF/CNT/value_reg[4]_i_1__2_n_3
    SLICE_X52Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.930 r  MF/CNT/value_reg[8]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     4.930    MF/CNT/value_reg[8]_i_1__2_n_3
    SLICE_X52Y96         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     5.153 r  MF/CNT/value_reg[12]_i_1__2/O[0]
                         net (fo=1, routed)           0.000     5.153    MF/CNT/value_reg[12]_i_1__2_n_10
    SLICE_X52Y96         FDCE                                         r  MF/CNT/value_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  Clk100MHZ (IN)
                         net (fo=0)                   0.000    20.000    CLKIP/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  CLKIP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    CLKIP/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  CLKIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    CLKIP/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  CLKIP/inst/clkout1_buf/O
                         net (fo=36, routed)          1.504    18.484    MF/CNT/clk_out1
    SLICE_X52Y96         FDCE                                         r  MF/CNT/value_reg[12]/C
                         clock pessimism              0.601    19.085    
                         clock uncertainty           -0.082    19.004    
    SLICE_X52Y96         FDCE (Setup_fdce_C_D)        0.062    19.066    MF/CNT/value_reg[12]
  -------------------------------------------------------------------
                         required time                         19.066    
                         arrival time                          -5.153    
  -------------------------------------------------------------------
                         slack                                 13.913    

Slack (MET) :             13.986ns  (required time - arrival time)
  Source:                 MF/CNT/value_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MF/CNT/value_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.970ns  (logic 2.399ns (40.186%)  route 3.571ns (59.814%))
  Logic Levels:           6  (BUFG=1 CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.516ns = ( 18.484 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.915ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLKIP/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLKIP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLKIP/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLKIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLKIP/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLKIP/inst/clkout1_buf/O
                         net (fo=36, routed)          1.625    -0.915    MF/CNT/clk_out1
    SLICE_X52Y96         FDCE                                         r  MF/CNT/value_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y96         FDCE (Prop_fdce_C_Q)         0.456    -0.459 r  MF/CNT/value_reg[15]/Q
                         net (fo=2, routed)           0.598     0.139    MF_n_18
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     0.235 r  rnd4_reg[15]_i_1/O
                         net (fo=145, routed)         1.771     2.006    MF/CNT/counter[0]
    SLICE_X53Y95         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.615     2.621 f  MF/CNT/value_reg[0]_i_7/CO[1]
                         net (fo=17, routed)          1.202     3.823    MF/CNT/load
    SLICE_X52Y93         LUT2 (Prop_lut2_I1_O)        0.329     4.152 r  MF/CNT/value[0]_i_5__2/O
                         net (fo=1, routed)           0.000     4.152    MF/CNT/value[0]_i_5__2_n_3
    SLICE_X52Y93         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.702 r  MF/CNT/value_reg[0]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     4.702    MF/CNT/value_reg[0]_i_1__2_n_3
    SLICE_X52Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.816 r  MF/CNT/value_reg[4]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     4.816    MF/CNT/value_reg[4]_i_1__2_n_3
    SLICE_X52Y95         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.055 r  MF/CNT/value_reg[8]_i_1__2/O[2]
                         net (fo=1, routed)           0.000     5.055    MF/CNT/value_reg[8]_i_1__2_n_8
    SLICE_X52Y95         FDCE                                         r  MF/CNT/value_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  Clk100MHZ (IN)
                         net (fo=0)                   0.000    20.000    CLKIP/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  CLKIP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    CLKIP/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  CLKIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    CLKIP/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  CLKIP/inst/clkout1_buf/O
                         net (fo=36, routed)          1.504    18.484    MF/CNT/clk_out1
    SLICE_X52Y95         FDCE                                         r  MF/CNT/value_reg[10]/C
                         clock pessimism              0.576    19.060    
                         clock uncertainty           -0.082    18.979    
    SLICE_X52Y95         FDCE (Setup_fdce_C_D)        0.062    19.041    MF/CNT/value_reg[10]
  -------------------------------------------------------------------
                         required time                         19.041    
                         arrival time                          -5.055    
  -------------------------------------------------------------------
                         slack                                 13.986    

Slack (MET) :             14.002ns  (required time - arrival time)
  Source:                 MF/CNT/value_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MF/CNT/value_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.954ns  (logic 2.383ns (40.025%)  route 3.571ns (59.975%))
  Logic Levels:           6  (BUFG=1 CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.516ns = ( 18.484 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.915ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLKIP/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLKIP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLKIP/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLKIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLKIP/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLKIP/inst/clkout1_buf/O
                         net (fo=36, routed)          1.625    -0.915    MF/CNT/clk_out1
    SLICE_X52Y96         FDCE                                         r  MF/CNT/value_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y96         FDCE (Prop_fdce_C_Q)         0.456    -0.459 r  MF/CNT/value_reg[15]/Q
                         net (fo=2, routed)           0.598     0.139    MF_n_18
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     0.235 r  rnd4_reg[15]_i_1/O
                         net (fo=145, routed)         1.771     2.006    MF/CNT/counter[0]
    SLICE_X53Y95         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.615     2.621 f  MF/CNT/value_reg[0]_i_7/CO[1]
                         net (fo=17, routed)          1.202     3.823    MF/CNT/load
    SLICE_X52Y93         LUT2 (Prop_lut2_I1_O)        0.329     4.152 r  MF/CNT/value[0]_i_5__2/O
                         net (fo=1, routed)           0.000     4.152    MF/CNT/value[0]_i_5__2_n_3
    SLICE_X52Y93         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.702 r  MF/CNT/value_reg[0]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     4.702    MF/CNT/value_reg[0]_i_1__2_n_3
    SLICE_X52Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.816 r  MF/CNT/value_reg[4]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     4.816    MF/CNT/value_reg[4]_i_1__2_n_3
    SLICE_X52Y95         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     5.039 r  MF/CNT/value_reg[8]_i_1__2/O[0]
                         net (fo=1, routed)           0.000     5.039    MF/CNT/value_reg[8]_i_1__2_n_10
    SLICE_X52Y95         FDCE                                         r  MF/CNT/value_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  Clk100MHZ (IN)
                         net (fo=0)                   0.000    20.000    CLKIP/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  CLKIP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    CLKIP/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  CLKIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    CLKIP/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  CLKIP/inst/clkout1_buf/O
                         net (fo=36, routed)          1.504    18.484    MF/CNT/clk_out1
    SLICE_X52Y95         FDCE                                         r  MF/CNT/value_reg[8]/C
                         clock pessimism              0.576    19.060    
                         clock uncertainty           -0.082    18.979    
    SLICE_X52Y95         FDCE (Setup_fdce_C_D)        0.062    19.041    MF/CNT/value_reg[8]
  -------------------------------------------------------------------
                         required time                         19.041    
                         arrival time                          -5.039    
  -------------------------------------------------------------------
                         slack                                 14.002    

Slack (MET) :             14.005ns  (required time - arrival time)
  Source:                 MF/CNT/value_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MF/CNT/value_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.951ns  (logic 2.380ns (39.995%)  route 3.571ns (60.005%))
  Logic Levels:           5  (BUFG=1 CARRY4=3 LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.516ns = ( 18.484 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.915ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLKIP/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLKIP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLKIP/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLKIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLKIP/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLKIP/inst/clkout1_buf/O
                         net (fo=36, routed)          1.625    -0.915    MF/CNT/clk_out1
    SLICE_X52Y96         FDCE                                         r  MF/CNT/value_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y96         FDCE (Prop_fdce_C_Q)         0.456    -0.459 r  MF/CNT/value_reg[15]/Q
                         net (fo=2, routed)           0.598     0.139    MF_n_18
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     0.235 r  rnd4_reg[15]_i_1/O
                         net (fo=145, routed)         1.771     2.006    MF/CNT/counter[0]
    SLICE_X53Y95         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.615     2.621 f  MF/CNT/value_reg[0]_i_7/CO[1]
                         net (fo=17, routed)          1.202     3.823    MF/CNT/load
    SLICE_X52Y93         LUT2 (Prop_lut2_I1_O)        0.329     4.152 r  MF/CNT/value[0]_i_5__2/O
                         net (fo=1, routed)           0.000     4.152    MF/CNT/value[0]_i_5__2_n_3
    SLICE_X52Y93         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.702 r  MF/CNT/value_reg[0]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     4.702    MF/CNT/value_reg[0]_i_1__2_n_3
    SLICE_X52Y94         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.036 r  MF/CNT/value_reg[4]_i_1__2/O[1]
                         net (fo=1, routed)           0.000     5.036    MF/CNT/value_reg[4]_i_1__2_n_9
    SLICE_X52Y94         FDCE                                         r  MF/CNT/value_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  Clk100MHZ (IN)
                         net (fo=0)                   0.000    20.000    CLKIP/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  CLKIP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    CLKIP/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  CLKIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    CLKIP/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  CLKIP/inst/clkout1_buf/O
                         net (fo=36, routed)          1.504    18.484    MF/CNT/clk_out1
    SLICE_X52Y94         FDCE                                         r  MF/CNT/value_reg[5]/C
                         clock pessimism              0.576    19.060    
                         clock uncertainty           -0.082    18.979    
    SLICE_X52Y94         FDCE (Setup_fdce_C_D)        0.062    19.041    MF/CNT/value_reg[5]
  -------------------------------------------------------------------
                         required time                         19.041    
                         arrival time                          -5.036    
  -------------------------------------------------------------------
                         slack                                 14.005    

Slack (MET) :             14.026ns  (required time - arrival time)
  Source:                 MF/CNT/value_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MF/CNT/value_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.930ns  (logic 2.359ns (39.782%)  route 3.571ns (60.218%))
  Logic Levels:           5  (BUFG=1 CARRY4=3 LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.516ns = ( 18.484 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.915ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLKIP/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLKIP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLKIP/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLKIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLKIP/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLKIP/inst/clkout1_buf/O
                         net (fo=36, routed)          1.625    -0.915    MF/CNT/clk_out1
    SLICE_X52Y96         FDCE                                         r  MF/CNT/value_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y96         FDCE (Prop_fdce_C_Q)         0.456    -0.459 r  MF/CNT/value_reg[15]/Q
                         net (fo=2, routed)           0.598     0.139    MF_n_18
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     0.235 r  rnd4_reg[15]_i_1/O
                         net (fo=145, routed)         1.771     2.006    MF/CNT/counter[0]
    SLICE_X53Y95         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.615     2.621 f  MF/CNT/value_reg[0]_i_7/CO[1]
                         net (fo=17, routed)          1.202     3.823    MF/CNT/load
    SLICE_X52Y93         LUT2 (Prop_lut2_I1_O)        0.329     4.152 r  MF/CNT/value[0]_i_5__2/O
                         net (fo=1, routed)           0.000     4.152    MF/CNT/value[0]_i_5__2_n_3
    SLICE_X52Y93         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.702 r  MF/CNT/value_reg[0]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     4.702    MF/CNT/value_reg[0]_i_1__2_n_3
    SLICE_X52Y94         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.015 r  MF/CNT/value_reg[4]_i_1__2/O[3]
                         net (fo=1, routed)           0.000     5.015    MF/CNT/value_reg[4]_i_1__2_n_7
    SLICE_X52Y94         FDCE                                         r  MF/CNT/value_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  Clk100MHZ (IN)
                         net (fo=0)                   0.000    20.000    CLKIP/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  CLKIP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    CLKIP/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  CLKIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    CLKIP/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  CLKIP/inst/clkout1_buf/O
                         net (fo=36, routed)          1.504    18.484    MF/CNT/clk_out1
    SLICE_X52Y94         FDCE                                         r  MF/CNT/value_reg[7]/C
                         clock pessimism              0.576    19.060    
                         clock uncertainty           -0.082    18.979    
    SLICE_X52Y94         FDCE (Setup_fdce_C_D)        0.062    19.041    MF/CNT/value_reg[7]
  -------------------------------------------------------------------
                         required time                         19.041    
                         arrival time                          -5.015    
  -------------------------------------------------------------------
                         slack                                 14.026    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 MUS/M5/cnt_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MUS/M5/cnt_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.529ns  (logic 0.355ns (67.138%)  route 0.174ns (32.862%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.680ns
    Source Clock Delay      (SCD):    0.544ns
    Clock Pessimism Removal (CPR):    -0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLKIP/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLKIP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLKIP/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLKIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLKIP/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLKIP/inst/clkout1_buf/O
                         net (fo=36, routed)          0.801    -0.363    MF/clk_out1
    SLICE_X51Y96         LUT4 (Prop_lut4_I1_O)        0.044    -0.319 r  MF/cnt[0]_i_8__0/O
                         net (fo=1, routed)           0.208    -0.111    MF_n_15
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.088    -0.023 r  cnt_reg[0]_i_2__0/O
                         net (fo=66, routed)          0.567     0.544    MUS/M5/clk5
    SLICE_X40Y99         FDCE                                         r  MUS/M5/cnt_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y99         FDCE (Prop_fdce_C_Q)         0.141     0.685 r  MUS/M5/cnt_reg[27]/Q
                         net (fo=3, routed)           0.173     0.858    MUS/M5/cnt_reg[27]
    SLICE_X40Y99         LUT2 (Prop_lut2_I0_O)        0.045     0.903 r  MUS/M5/cnt[24]_i_2__2/O
                         net (fo=1, routed)           0.000     0.903    MUS/M5/cnt[24]_i_2__2_n_3
    SLICE_X40Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     1.018 r  MUS/M5/cnt_reg[24]_i_1__5/CO[3]
                         net (fo=1, routed)           0.001     1.018    MUS/M5/cnt_reg[24]_i_1__5_n_3
    SLICE_X40Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.072 r  MUS/M5/cnt_reg[28]_i_1__5/O[0]
                         net (fo=1, routed)           0.000     1.072    MUS/M5/cnt_reg[28]_i_1__5_n_10
    SLICE_X40Y100        FDCE                                         r  MUS/M5/cnt_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLKIP/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLKIP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLKIP/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLKIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLKIP/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLKIP/inst/clkout1_buf/O
                         net (fo=36, routed)          1.122    -0.551    MF/clk_out1
    SLICE_X51Y96         LUT4 (Prop_lut4_I1_O)        0.055    -0.496 r  MF/cnt[0]_i_8__0/O
                         net (fo=1, routed)           0.232    -0.264    MF_n_15
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.107    -0.157 r  cnt_reg[0]_i_2__0/O
                         net (fo=66, routed)          0.837     0.680    MUS/M5/clk5
    SLICE_X40Y100        FDCE                                         r  MUS/M5/cnt_reg[28]/C
                         clock pessimism              0.134     0.814    
    SLICE_X40Y100        FDCE (Hold_fdce_C_D)         0.105     0.919    MUS/M5/cnt_reg[28]
  -------------------------------------------------------------------
                         required time                         -0.919    
                         arrival time                           1.072    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 MUS/M5/cnt_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MUS/M5/cnt_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.540ns  (logic 0.366ns (67.808%)  route 0.174ns (32.192%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.680ns
    Source Clock Delay      (SCD):    0.544ns
    Clock Pessimism Removal (CPR):    -0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLKIP/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLKIP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLKIP/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLKIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLKIP/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLKIP/inst/clkout1_buf/O
                         net (fo=36, routed)          0.801    -0.363    MF/clk_out1
    SLICE_X51Y96         LUT4 (Prop_lut4_I1_O)        0.044    -0.319 r  MF/cnt[0]_i_8__0/O
                         net (fo=1, routed)           0.208    -0.111    MF_n_15
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.088    -0.023 r  cnt_reg[0]_i_2__0/O
                         net (fo=66, routed)          0.567     0.544    MUS/M5/clk5
    SLICE_X40Y99         FDCE                                         r  MUS/M5/cnt_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y99         FDCE (Prop_fdce_C_Q)         0.141     0.685 r  MUS/M5/cnt_reg[27]/Q
                         net (fo=3, routed)           0.173     0.858    MUS/M5/cnt_reg[27]
    SLICE_X40Y99         LUT2 (Prop_lut2_I0_O)        0.045     0.903 r  MUS/M5/cnt[24]_i_2__2/O
                         net (fo=1, routed)           0.000     0.903    MUS/M5/cnt[24]_i_2__2_n_3
    SLICE_X40Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     1.018 r  MUS/M5/cnt_reg[24]_i_1__5/CO[3]
                         net (fo=1, routed)           0.001     1.018    MUS/M5/cnt_reg[24]_i_1__5_n_3
    SLICE_X40Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.083 r  MUS/M5/cnt_reg[28]_i_1__5/O[2]
                         net (fo=1, routed)           0.000     1.083    MUS/M5/cnt_reg[28]_i_1__5_n_8
    SLICE_X40Y100        FDCE                                         r  MUS/M5/cnt_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLKIP/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLKIP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLKIP/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLKIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLKIP/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLKIP/inst/clkout1_buf/O
                         net (fo=36, routed)          1.122    -0.551    MF/clk_out1
    SLICE_X51Y96         LUT4 (Prop_lut4_I1_O)        0.055    -0.496 r  MF/cnt[0]_i_8__0/O
                         net (fo=1, routed)           0.232    -0.264    MF_n_15
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.107    -0.157 r  cnt_reg[0]_i_2__0/O
                         net (fo=66, routed)          0.837     0.680    MUS/M5/clk5
    SLICE_X40Y100        FDCE                                         r  MUS/M5/cnt_reg[30]/C
                         clock pessimism              0.134     0.814    
    SLICE_X40Y100        FDCE (Hold_fdce_C_D)         0.105     0.919    MUS/M5/cnt_reg[30]
  -------------------------------------------------------------------
                         required time                         -0.919    
                         arrival time                           1.083    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 MUS/M5/cnt_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MUS/M5/cnt_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.565ns  (logic 0.391ns (69.233%)  route 0.174ns (30.767%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.680ns
    Source Clock Delay      (SCD):    0.544ns
    Clock Pessimism Removal (CPR):    -0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLKIP/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLKIP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLKIP/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLKIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLKIP/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLKIP/inst/clkout1_buf/O
                         net (fo=36, routed)          0.801    -0.363    MF/clk_out1
    SLICE_X51Y96         LUT4 (Prop_lut4_I1_O)        0.044    -0.319 r  MF/cnt[0]_i_8__0/O
                         net (fo=1, routed)           0.208    -0.111    MF_n_15
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.088    -0.023 r  cnt_reg[0]_i_2__0/O
                         net (fo=66, routed)          0.567     0.544    MUS/M5/clk5
    SLICE_X40Y99         FDCE                                         r  MUS/M5/cnt_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y99         FDCE (Prop_fdce_C_Q)         0.141     0.685 r  MUS/M5/cnt_reg[27]/Q
                         net (fo=3, routed)           0.173     0.858    MUS/M5/cnt_reg[27]
    SLICE_X40Y99         LUT2 (Prop_lut2_I0_O)        0.045     0.903 r  MUS/M5/cnt[24]_i_2__2/O
                         net (fo=1, routed)           0.000     0.903    MUS/M5/cnt[24]_i_2__2_n_3
    SLICE_X40Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     1.018 r  MUS/M5/cnt_reg[24]_i_1__5/CO[3]
                         net (fo=1, routed)           0.001     1.018    MUS/M5/cnt_reg[24]_i_1__5_n_3
    SLICE_X40Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     1.108 r  MUS/M5/cnt_reg[28]_i_1__5/O[1]
                         net (fo=1, routed)           0.000     1.108    MUS/M5/cnt_reg[28]_i_1__5_n_9
    SLICE_X40Y100        FDCE                                         r  MUS/M5/cnt_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLKIP/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLKIP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLKIP/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLKIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLKIP/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLKIP/inst/clkout1_buf/O
                         net (fo=36, routed)          1.122    -0.551    MF/clk_out1
    SLICE_X51Y96         LUT4 (Prop_lut4_I1_O)        0.055    -0.496 r  MF/cnt[0]_i_8__0/O
                         net (fo=1, routed)           0.232    -0.264    MF_n_15
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.107    -0.157 r  cnt_reg[0]_i_2__0/O
                         net (fo=66, routed)          0.837     0.680    MUS/M5/clk5
    SLICE_X40Y100        FDCE                                         r  MUS/M5/cnt_reg[29]/C
                         clock pessimism              0.134     0.814    
    SLICE_X40Y100        FDCE (Hold_fdce_C_D)         0.105     0.919    MUS/M5/cnt_reg[29]
  -------------------------------------------------------------------
                         required time                         -0.919    
                         arrival time                           1.108    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 MUS/M5/cnt_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MUS/M5/cnt_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.565ns  (logic 0.391ns (69.233%)  route 0.174ns (30.767%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.680ns
    Source Clock Delay      (SCD):    0.544ns
    Clock Pessimism Removal (CPR):    -0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLKIP/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLKIP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLKIP/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLKIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLKIP/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLKIP/inst/clkout1_buf/O
                         net (fo=36, routed)          0.801    -0.363    MF/clk_out1
    SLICE_X51Y96         LUT4 (Prop_lut4_I1_O)        0.044    -0.319 r  MF/cnt[0]_i_8__0/O
                         net (fo=1, routed)           0.208    -0.111    MF_n_15
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.088    -0.023 r  cnt_reg[0]_i_2__0/O
                         net (fo=66, routed)          0.567     0.544    MUS/M5/clk5
    SLICE_X40Y99         FDCE                                         r  MUS/M5/cnt_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y99         FDCE (Prop_fdce_C_Q)         0.141     0.685 r  MUS/M5/cnt_reg[27]/Q
                         net (fo=3, routed)           0.173     0.858    MUS/M5/cnt_reg[27]
    SLICE_X40Y99         LUT2 (Prop_lut2_I0_O)        0.045     0.903 r  MUS/M5/cnt[24]_i_2__2/O
                         net (fo=1, routed)           0.000     0.903    MUS/M5/cnt[24]_i_2__2_n_3
    SLICE_X40Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     1.018 r  MUS/M5/cnt_reg[24]_i_1__5/CO[3]
                         net (fo=1, routed)           0.001     1.018    MUS/M5/cnt_reg[24]_i_1__5_n_3
    SLICE_X40Y100        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     1.108 r  MUS/M5/cnt_reg[28]_i_1__5/O[3]
                         net (fo=1, routed)           0.000     1.108    MUS/M5/cnt_reg[28]_i_1__5_n_7
    SLICE_X40Y100        FDCE                                         r  MUS/M5/cnt_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLKIP/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLKIP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLKIP/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLKIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLKIP/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLKIP/inst/clkout1_buf/O
                         net (fo=36, routed)          1.122    -0.551    MF/clk_out1
    SLICE_X51Y96         LUT4 (Prop_lut4_I1_O)        0.055    -0.496 r  MF/cnt[0]_i_8__0/O
                         net (fo=1, routed)           0.232    -0.264    MF_n_15
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.107    -0.157 r  cnt_reg[0]_i_2__0/O
                         net (fo=66, routed)          0.837     0.680    MUS/M5/clk5
    SLICE_X40Y100        FDCE                                         r  MUS/M5/cnt_reg[31]/C
                         clock pessimism              0.134     0.814    
    SLICE_X40Y100        FDCE (Hold_fdce_C_D)         0.105     0.919    MUS/M5/cnt_reg[31]
  -------------------------------------------------------------------
                         required time                         -0.919    
                         arrival time                           1.108    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 MUS/M5/w/cnt_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MUS/M5/w/cnt_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.829%)  route 0.118ns (32.171%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.683ns
    Source Clock Delay      (SCD):    0.546ns
    Clock Pessimism Removal (CPR):    0.137ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLKIP/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLKIP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLKIP/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLKIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLKIP/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLKIP/inst/clkout1_buf/O
                         net (fo=36, routed)          0.801    -0.363    MF/clk_out1
    SLICE_X51Y96         LUT4 (Prop_lut4_I1_O)        0.044    -0.319 r  MF/cnt[0]_i_8__0/O
                         net (fo=1, routed)           0.208    -0.111    MF_n_15
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.088    -0.023 r  cnt_reg[0]_i_2__0/O
                         net (fo=66, routed)          0.569     0.546    MUS/M5/w/clk5
    SLICE_X33Y93         FDRE                                         r  MUS/M5/w/cnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y93         FDRE (Prop_fdre_C_Q)         0.141     0.687 r  MUS/M5/w/cnt_reg[15]/Q
                         net (fo=5, routed)           0.118     0.805    MUS/M5/w/cnt_reg[15]
    SLICE_X33Y93         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.913 r  MUS/M5/w/cnt_reg[12]_i_1__6/O[3]
                         net (fo=1, routed)           0.000     0.913    MUS/M5/w/cnt_reg[12]_i_1__6_n_7
    SLICE_X33Y93         FDRE                                         r  MUS/M5/w/cnt_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLKIP/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLKIP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLKIP/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLKIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLKIP/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLKIP/inst/clkout1_buf/O
                         net (fo=36, routed)          1.122    -0.551    MF/clk_out1
    SLICE_X51Y96         LUT4 (Prop_lut4_I1_O)        0.055    -0.496 r  MF/cnt[0]_i_8__0/O
                         net (fo=1, routed)           0.232    -0.264    MF_n_15
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.107    -0.157 r  cnt_reg[0]_i_2__0/O
                         net (fo=66, routed)          0.840     0.683    MUS/M5/w/clk5
    SLICE_X33Y93         FDRE                                         r  MUS/M5/w/cnt_reg[15]/C
                         clock pessimism             -0.137     0.546    
    SLICE_X33Y93         FDRE (Hold_fdre_C_D)         0.105     0.651    MUS/M5/w/cnt_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.651    
                         arrival time                           0.913    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 MUS/M5/t_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MUS/M5/t_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.678ns
    Source Clock Delay      (SCD):    0.541ns
    Clock Pessimism Removal (CPR):    0.137ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLKIP/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLKIP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLKIP/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLKIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLKIP/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLKIP/inst/clkout1_buf/O
                         net (fo=36, routed)          0.801    -0.363    MF/clk_out1
    SLICE_X51Y96         LUT4 (Prop_lut4_I1_O)        0.044    -0.319 r  MF/cnt[0]_i_8__0/O
                         net (fo=1, routed)           0.208    -0.111    MF_n_15
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.088    -0.023 r  cnt_reg[0]_i_2__0/O
                         net (fo=66, routed)          0.564     0.541    MUS/M5/clk5
    SLICE_X49Y95         FDRE                                         r  MUS/M5/t_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y95         FDRE (Prop_fdre_C_Q)         0.141     0.682 r  MUS/M5/t_reg/Q
                         net (fo=2, routed)           0.168     0.850    MUS/M5/t_reg_0
    SLICE_X49Y95         LUT3 (Prop_lut3_I2_O)        0.045     0.895 r  MUS/M5/t_i_1__1/O
                         net (fo=1, routed)           0.000     0.895    MUS/M5/t_i_1__1_n_3
    SLICE_X49Y95         FDRE                                         r  MUS/M5/t_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLKIP/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLKIP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLKIP/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLKIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLKIP/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLKIP/inst/clkout1_buf/O
                         net (fo=36, routed)          1.122    -0.551    MF/clk_out1
    SLICE_X51Y96         LUT4 (Prop_lut4_I1_O)        0.055    -0.496 r  MF/cnt[0]_i_8__0/O
                         net (fo=1, routed)           0.232    -0.264    MF_n_15
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.107    -0.157 r  cnt_reg[0]_i_2__0/O
                         net (fo=66, routed)          0.835     0.678    MUS/M5/clk5
    SLICE_X49Y95         FDRE                                         r  MUS/M5/t_reg/C
                         clock pessimism             -0.137     0.541    
    SLICE_X49Y95         FDRE (Hold_fdre_C_D)         0.091     0.632    MUS/M5/t_reg
  -------------------------------------------------------------------
                         required time                         -0.632    
                         arrival time                           0.895    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 MUS/M5/w/cnt_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MUS/M5/w/cnt_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.683ns
    Source Clock Delay      (SCD):    0.546ns
    Clock Pessimism Removal (CPR):    0.137ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLKIP/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLKIP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLKIP/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLKIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLKIP/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLKIP/inst/clkout1_buf/O
                         net (fo=36, routed)          0.801    -0.363    MF/clk_out1
    SLICE_X51Y96         LUT4 (Prop_lut4_I1_O)        0.044    -0.319 r  MF/cnt[0]_i_8__0/O
                         net (fo=1, routed)           0.208    -0.111    MF_n_15
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.088    -0.023 r  cnt_reg[0]_i_2__0/O
                         net (fo=66, routed)          0.569     0.546    MUS/M5/w/clk5
    SLICE_X33Y94         FDRE                                         r  MUS/M5/w/cnt_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y94         FDRE (Prop_fdre_C_Q)         0.141     0.687 r  MUS/M5/w/cnt_reg[19]/Q
                         net (fo=5, routed)           0.120     0.807    MUS/M5/w/cnt_reg[19]
    SLICE_X33Y94         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.915 r  MUS/M5/w/cnt_reg[16]_i_1__6/O[3]
                         net (fo=1, routed)           0.000     0.915    MUS/M5/w/cnt_reg[16]_i_1__6_n_7
    SLICE_X33Y94         FDRE                                         r  MUS/M5/w/cnt_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLKIP/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLKIP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLKIP/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLKIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLKIP/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLKIP/inst/clkout1_buf/O
                         net (fo=36, routed)          1.122    -0.551    MF/clk_out1
    SLICE_X51Y96         LUT4 (Prop_lut4_I1_O)        0.055    -0.496 r  MF/cnt[0]_i_8__0/O
                         net (fo=1, routed)           0.232    -0.264    MF_n_15
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.107    -0.157 r  cnt_reg[0]_i_2__0/O
                         net (fo=66, routed)          0.840     0.683    MUS/M5/w/clk5
    SLICE_X33Y94         FDRE                                         r  MUS/M5/w/cnt_reg[19]/C
                         clock pessimism             -0.137     0.546    
    SLICE_X33Y94         FDRE (Hold_fdre_C_D)         0.105     0.651    MUS/M5/w/cnt_reg[19]
  -------------------------------------------------------------------
                         required time                         -0.651    
                         arrival time                           0.915    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 MUS/M5/w/cnt_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MUS/M5/w/cnt_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.683ns
    Source Clock Delay      (SCD):    0.546ns
    Clock Pessimism Removal (CPR):    0.137ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLKIP/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLKIP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLKIP/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLKIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLKIP/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLKIP/inst/clkout1_buf/O
                         net (fo=36, routed)          0.801    -0.363    MF/clk_out1
    SLICE_X51Y96         LUT4 (Prop_lut4_I1_O)        0.044    -0.319 r  MF/cnt[0]_i_8__0/O
                         net (fo=1, routed)           0.208    -0.111    MF_n_15
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.088    -0.023 r  cnt_reg[0]_i_2__0/O
                         net (fo=66, routed)          0.569     0.546    MUS/M5/w/clk5
    SLICE_X33Y95         FDRE                                         r  MUS/M5/w/cnt_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y95         FDRE (Prop_fdre_C_Q)         0.141     0.687 r  MUS/M5/w/cnt_reg[23]/Q
                         net (fo=5, routed)           0.120     0.807    MUS/M5/w/cnt_reg[23]
    SLICE_X33Y95         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.915 r  MUS/M5/w/cnt_reg[20]_i_1__6/O[3]
                         net (fo=1, routed)           0.000     0.915    MUS/M5/w/cnt_reg[20]_i_1__6_n_7
    SLICE_X33Y95         FDRE                                         r  MUS/M5/w/cnt_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLKIP/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLKIP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLKIP/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLKIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLKIP/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLKIP/inst/clkout1_buf/O
                         net (fo=36, routed)          1.122    -0.551    MF/clk_out1
    SLICE_X51Y96         LUT4 (Prop_lut4_I1_O)        0.055    -0.496 r  MF/cnt[0]_i_8__0/O
                         net (fo=1, routed)           0.232    -0.264    MF_n_15
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.107    -0.157 r  cnt_reg[0]_i_2__0/O
                         net (fo=66, routed)          0.840     0.683    MUS/M5/w/clk5
    SLICE_X33Y95         FDRE                                         r  MUS/M5/w/cnt_reg[23]/C
                         clock pessimism             -0.137     0.546    
    SLICE_X33Y95         FDRE (Hold_fdre_C_D)         0.105     0.651    MUS/M5/w/cnt_reg[23]
  -------------------------------------------------------------------
                         required time                         -0.651    
                         arrival time                           0.915    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 MUS/M5/w/cnt_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MUS/M5/w/cnt_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.683ns
    Source Clock Delay      (SCD):    0.546ns
    Clock Pessimism Removal (CPR):    0.137ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLKIP/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLKIP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLKIP/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLKIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLKIP/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLKIP/inst/clkout1_buf/O
                         net (fo=36, routed)          0.801    -0.363    MF/clk_out1
    SLICE_X51Y96         LUT4 (Prop_lut4_I1_O)        0.044    -0.319 r  MF/cnt[0]_i_8__0/O
                         net (fo=1, routed)           0.208    -0.111    MF_n_15
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.088    -0.023 r  cnt_reg[0]_i_2__0/O
                         net (fo=66, routed)          0.569     0.546    MUS/M5/w/clk5
    SLICE_X33Y96         FDRE                                         r  MUS/M5/w/cnt_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y96         FDRE (Prop_fdre_C_Q)         0.141     0.687 r  MUS/M5/w/cnt_reg[27]/Q
                         net (fo=5, routed)           0.120     0.807    MUS/M5/w/cnt_reg[27]
    SLICE_X33Y96         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.915 r  MUS/M5/w/cnt_reg[24]_i_1__6/O[3]
                         net (fo=1, routed)           0.000     0.915    MUS/M5/w/cnt_reg[24]_i_1__6_n_7
    SLICE_X33Y96         FDRE                                         r  MUS/M5/w/cnt_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLKIP/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLKIP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLKIP/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLKIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLKIP/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLKIP/inst/clkout1_buf/O
                         net (fo=36, routed)          1.122    -0.551    MF/clk_out1
    SLICE_X51Y96         LUT4 (Prop_lut4_I1_O)        0.055    -0.496 r  MF/cnt[0]_i_8__0/O
                         net (fo=1, routed)           0.232    -0.264    MF_n_15
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.107    -0.157 r  cnt_reg[0]_i_2__0/O
                         net (fo=66, routed)          0.840     0.683    MUS/M5/w/clk5
    SLICE_X33Y96         FDRE                                         r  MUS/M5/w/cnt_reg[27]/C
                         clock pessimism             -0.137     0.546    
    SLICE_X33Y96         FDRE (Hold_fdre_C_D)         0.105     0.651    MUS/M5/w/cnt_reg[27]
  -------------------------------------------------------------------
                         required time                         -0.651    
                         arrival time                           0.915    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 MUS/M5/w/cnt_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MUS/M5/w/cnt_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.412%)  route 0.120ns (32.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.684ns
    Source Clock Delay      (SCD):    0.547ns
    Clock Pessimism Removal (CPR):    0.137ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLKIP/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLKIP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLKIP/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLKIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLKIP/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLKIP/inst/clkout1_buf/O
                         net (fo=36, routed)          0.801    -0.363    MF/clk_out1
    SLICE_X51Y96         LUT4 (Prop_lut4_I1_O)        0.044    -0.319 r  MF/cnt[0]_i_8__0/O
                         net (fo=1, routed)           0.208    -0.111    MF_n_15
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.088    -0.023 r  cnt_reg[0]_i_2__0/O
                         net (fo=66, routed)          0.570     0.547    MUS/M5/w/clk5
    SLICE_X33Y97         FDRE                                         r  MUS/M5/w/cnt_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y97         FDRE (Prop_fdre_C_Q)         0.141     0.688 r  MUS/M5/w/cnt_reg[31]/Q
                         net (fo=5, routed)           0.120     0.808    MUS/M5/w/cnt_reg[31]
    SLICE_X33Y97         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.916 r  MUS/M5/w/cnt_reg[28]_i_1__6/O[3]
                         net (fo=1, routed)           0.000     0.916    MUS/M5/w/cnt_reg[28]_i_1__6_n_7
    SLICE_X33Y97         FDRE                                         r  MUS/M5/w/cnt_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLKIP/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLKIP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLKIP/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLKIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLKIP/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLKIP/inst/clkout1_buf/O
                         net (fo=36, routed)          1.122    -0.551    MF/clk_out1
    SLICE_X51Y96         LUT4 (Prop_lut4_I1_O)        0.055    -0.496 r  MF/cnt[0]_i_8__0/O
                         net (fo=1, routed)           0.232    -0.264    MF_n_15
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.107    -0.157 r  cnt_reg[0]_i_2__0/O
                         net (fo=66, routed)          0.841     0.684    MUS/M5/w/clk5
    SLICE_X33Y97         FDRE                                         r  MUS/M5/w/cnt_reg[31]/C
                         clock pessimism             -0.137     0.547    
    SLICE_X33Y97         FDRE (Hold_fdre_C_D)         0.105     0.652    MUS/M5/w/cnt_reg[31]
  -------------------------------------------------------------------
                         required time                         -0.652    
                         arrival time                           0.916    
  -------------------------------------------------------------------
                         slack                                  0.264    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0_1
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { CLKIP/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y16   CLKIP/inst/clkout1_buf/I
Min Period        n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y6    cnt_reg[0]_i_2/I
Min Period        n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y7    cnt_reg[0]_i_2__0/I
Min Period        n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y8    cnt_reg[0]_i_2__1/I
Min Period        n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y9    n_0_4679_BUFG_inst/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y2  CLKIP/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X40Y87     MUS/M2/cnt_reg[25]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X40Y87     MUS/M2/cnt_reg[26]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X40Y87     MUS/M2/cnt_reg[27]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X40Y88     MUS/M2/cnt_reg[28]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y2  CLKIP/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X40Y87     MUS/M2/cnt_reg[25]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X40Y87     MUS/M2/cnt_reg[26]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X40Y87     MUS/M2/cnt_reg[27]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X40Y88     MUS/M2/cnt_reg[28]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X40Y88     MUS/M2/cnt_reg[28]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X40Y88     MUS/M2/cnt_reg[29]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X40Y88     MUS/M2/cnt_reg[29]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X40Y88     MUS/M2/cnt_reg[30]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X40Y88     MUS/M2/cnt_reg[30]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X40Y88     MUS/M2/cnt_reg[31]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X40Y93     MUS/M5/cnt_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X52Y93     MF/CNT/value_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X40Y95     MUS/M5/cnt_reg[10]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X40Y95     MUS/M5/cnt_reg[11]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X40Y96     MUS/M5/cnt_reg[12]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X40Y96     MUS/M5/cnt_reg[13]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X40Y96     MUS/M5/cnt_reg[14]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X40Y96     MUS/M5/cnt_reg[15]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X40Y97     MUS/M5/cnt_reg[16]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X40Y97     MUS/M5/cnt_reg[17]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLKIP/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17   CLKIP/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  CLKIP/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  CLKIP/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  CLKIP/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  CLKIP/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       13.800ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.070ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             13.800ns  (required time - arrival time)
  Source:                 MF/CNT/value_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MF/CNT/value_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.179ns  (logic 2.608ns (42.209%)  route 3.571ns (57.791%))
  Logic Levels:           7  (BUFG=1 CARRY4=5 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.516ns = ( 18.484 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.915ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLKIP/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLKIP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLKIP/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLKIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLKIP/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLKIP/inst/clkout1_buf/O
                         net (fo=36, routed)          1.625    -0.915    MF/CNT/clk_out1
    SLICE_X52Y96         FDCE                                         r  MF/CNT/value_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y96         FDCE (Prop_fdce_C_Q)         0.456    -0.459 r  MF/CNT/value_reg[15]/Q
                         net (fo=2, routed)           0.598     0.139    MF_n_18
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     0.235 r  rnd4_reg[15]_i_1/O
                         net (fo=145, routed)         1.771     2.006    MF/CNT/counter[0]
    SLICE_X53Y95         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.615     2.621 f  MF/CNT/value_reg[0]_i_7/CO[1]
                         net (fo=17, routed)          1.202     3.823    MF/CNT/load
    SLICE_X52Y93         LUT2 (Prop_lut2_I1_O)        0.329     4.152 r  MF/CNT/value[0]_i_5__2/O
                         net (fo=1, routed)           0.000     4.152    MF/CNT/value[0]_i_5__2_n_3
    SLICE_X52Y93         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.702 r  MF/CNT/value_reg[0]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     4.702    MF/CNT/value_reg[0]_i_1__2_n_3
    SLICE_X52Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.816 r  MF/CNT/value_reg[4]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     4.816    MF/CNT/value_reg[4]_i_1__2_n_3
    SLICE_X52Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.930 r  MF/CNT/value_reg[8]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     4.930    MF/CNT/value_reg[8]_i_1__2_n_3
    SLICE_X52Y96         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.264 r  MF/CNT/value_reg[12]_i_1__2/O[1]
                         net (fo=1, routed)           0.000     5.264    MF/CNT/value_reg[12]_i_1__2_n_9
    SLICE_X52Y96         FDCE                                         r  MF/CNT/value_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  Clk100MHZ (IN)
                         net (fo=0)                   0.000    20.000    CLKIP/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  CLKIP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    CLKIP/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  CLKIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    CLKIP/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  CLKIP/inst/clkout1_buf/O
                         net (fo=36, routed)          1.504    18.484    MF/CNT/clk_out1
    SLICE_X52Y96         FDCE                                         r  MF/CNT/value_reg[13]/C
                         clock pessimism              0.601    19.085    
                         clock uncertainty           -0.084    19.002    
    SLICE_X52Y96         FDCE (Setup_fdce_C_D)        0.062    19.064    MF/CNT/value_reg[13]
  -------------------------------------------------------------------
                         required time                         19.064    
                         arrival time                          -5.264    
  -------------------------------------------------------------------
                         slack                                 13.800    

Slack (MET) :             13.821ns  (required time - arrival time)
  Source:                 MF/CNT/value_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MF/CNT/value_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.158ns  (logic 2.587ns (42.012%)  route 3.571ns (57.988%))
  Logic Levels:           7  (BUFG=1 CARRY4=5 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.516ns = ( 18.484 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.915ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLKIP/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLKIP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLKIP/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLKIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLKIP/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLKIP/inst/clkout1_buf/O
                         net (fo=36, routed)          1.625    -0.915    MF/CNT/clk_out1
    SLICE_X52Y96         FDCE                                         r  MF/CNT/value_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y96         FDCE (Prop_fdce_C_Q)         0.456    -0.459 r  MF/CNT/value_reg[15]/Q
                         net (fo=2, routed)           0.598     0.139    MF_n_18
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     0.235 r  rnd4_reg[15]_i_1/O
                         net (fo=145, routed)         1.771     2.006    MF/CNT/counter[0]
    SLICE_X53Y95         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.615     2.621 f  MF/CNT/value_reg[0]_i_7/CO[1]
                         net (fo=17, routed)          1.202     3.823    MF/CNT/load
    SLICE_X52Y93         LUT2 (Prop_lut2_I1_O)        0.329     4.152 r  MF/CNT/value[0]_i_5__2/O
                         net (fo=1, routed)           0.000     4.152    MF/CNT/value[0]_i_5__2_n_3
    SLICE_X52Y93         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.702 r  MF/CNT/value_reg[0]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     4.702    MF/CNT/value_reg[0]_i_1__2_n_3
    SLICE_X52Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.816 r  MF/CNT/value_reg[4]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     4.816    MF/CNT/value_reg[4]_i_1__2_n_3
    SLICE_X52Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.930 r  MF/CNT/value_reg[8]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     4.930    MF/CNT/value_reg[8]_i_1__2_n_3
    SLICE_X52Y96         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.243 r  MF/CNT/value_reg[12]_i_1__2/O[3]
                         net (fo=1, routed)           0.000     5.243    MF/CNT/value_reg[12]_i_1__2_n_7
    SLICE_X52Y96         FDCE                                         r  MF/CNT/value_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  Clk100MHZ (IN)
                         net (fo=0)                   0.000    20.000    CLKIP/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  CLKIP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    CLKIP/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  CLKIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    CLKIP/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  CLKIP/inst/clkout1_buf/O
                         net (fo=36, routed)          1.504    18.484    MF/CNT/clk_out1
    SLICE_X52Y96         FDCE                                         r  MF/CNT/value_reg[15]/C
                         clock pessimism              0.601    19.085    
                         clock uncertainty           -0.084    19.002    
    SLICE_X52Y96         FDCE (Setup_fdce_C_D)        0.062    19.064    MF/CNT/value_reg[15]
  -------------------------------------------------------------------
                         required time                         19.064    
                         arrival time                          -5.243    
  -------------------------------------------------------------------
                         slack                                 13.821    

Slack (MET) :             13.889ns  (required time - arrival time)
  Source:                 MF/CNT/value_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MF/CNT/value_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.065ns  (logic 2.494ns (41.123%)  route 3.571ns (58.877%))
  Logic Levels:           6  (BUFG=1 CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.516ns = ( 18.484 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.915ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLKIP/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLKIP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLKIP/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLKIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLKIP/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLKIP/inst/clkout1_buf/O
                         net (fo=36, routed)          1.625    -0.915    MF/CNT/clk_out1
    SLICE_X52Y96         FDCE                                         r  MF/CNT/value_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y96         FDCE (Prop_fdce_C_Q)         0.456    -0.459 r  MF/CNT/value_reg[15]/Q
                         net (fo=2, routed)           0.598     0.139    MF_n_18
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     0.235 r  rnd4_reg[15]_i_1/O
                         net (fo=145, routed)         1.771     2.006    MF/CNT/counter[0]
    SLICE_X53Y95         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.615     2.621 f  MF/CNT/value_reg[0]_i_7/CO[1]
                         net (fo=17, routed)          1.202     3.823    MF/CNT/load
    SLICE_X52Y93         LUT2 (Prop_lut2_I1_O)        0.329     4.152 r  MF/CNT/value[0]_i_5__2/O
                         net (fo=1, routed)           0.000     4.152    MF/CNT/value[0]_i_5__2_n_3
    SLICE_X52Y93         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.702 r  MF/CNT/value_reg[0]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     4.702    MF/CNT/value_reg[0]_i_1__2_n_3
    SLICE_X52Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.816 r  MF/CNT/value_reg[4]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     4.816    MF/CNT/value_reg[4]_i_1__2_n_3
    SLICE_X52Y95         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.150 r  MF/CNT/value_reg[8]_i_1__2/O[1]
                         net (fo=1, routed)           0.000     5.150    MF/CNT/value_reg[8]_i_1__2_n_9
    SLICE_X52Y95         FDCE                                         r  MF/CNT/value_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  Clk100MHZ (IN)
                         net (fo=0)                   0.000    20.000    CLKIP/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  CLKIP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    CLKIP/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  CLKIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    CLKIP/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  CLKIP/inst/clkout1_buf/O
                         net (fo=36, routed)          1.504    18.484    MF/CNT/clk_out1
    SLICE_X52Y95         FDCE                                         r  MF/CNT/value_reg[9]/C
                         clock pessimism              0.576    19.060    
                         clock uncertainty           -0.084    18.977    
    SLICE_X52Y95         FDCE (Setup_fdce_C_D)        0.062    19.039    MF/CNT/value_reg[9]
  -------------------------------------------------------------------
                         required time                         19.039    
                         arrival time                          -5.150    
  -------------------------------------------------------------------
                         slack                                 13.889    

Slack (MET) :             13.895ns  (required time - arrival time)
  Source:                 MF/CNT/value_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MF/CNT/value_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.084ns  (logic 2.513ns (41.306%)  route 3.571ns (58.694%))
  Logic Levels:           7  (BUFG=1 CARRY4=5 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.516ns = ( 18.484 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.915ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLKIP/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLKIP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLKIP/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLKIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLKIP/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLKIP/inst/clkout1_buf/O
                         net (fo=36, routed)          1.625    -0.915    MF/CNT/clk_out1
    SLICE_X52Y96         FDCE                                         r  MF/CNT/value_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y96         FDCE (Prop_fdce_C_Q)         0.456    -0.459 r  MF/CNT/value_reg[15]/Q
                         net (fo=2, routed)           0.598     0.139    MF_n_18
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     0.235 r  rnd4_reg[15]_i_1/O
                         net (fo=145, routed)         1.771     2.006    MF/CNT/counter[0]
    SLICE_X53Y95         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.615     2.621 f  MF/CNT/value_reg[0]_i_7/CO[1]
                         net (fo=17, routed)          1.202     3.823    MF/CNT/load
    SLICE_X52Y93         LUT2 (Prop_lut2_I1_O)        0.329     4.152 r  MF/CNT/value[0]_i_5__2/O
                         net (fo=1, routed)           0.000     4.152    MF/CNT/value[0]_i_5__2_n_3
    SLICE_X52Y93         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.702 r  MF/CNT/value_reg[0]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     4.702    MF/CNT/value_reg[0]_i_1__2_n_3
    SLICE_X52Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.816 r  MF/CNT/value_reg[4]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     4.816    MF/CNT/value_reg[4]_i_1__2_n_3
    SLICE_X52Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.930 r  MF/CNT/value_reg[8]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     4.930    MF/CNT/value_reg[8]_i_1__2_n_3
    SLICE_X52Y96         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.169 r  MF/CNT/value_reg[12]_i_1__2/O[2]
                         net (fo=1, routed)           0.000     5.169    MF/CNT/value_reg[12]_i_1__2_n_8
    SLICE_X52Y96         FDCE                                         r  MF/CNT/value_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  Clk100MHZ (IN)
                         net (fo=0)                   0.000    20.000    CLKIP/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  CLKIP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    CLKIP/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  CLKIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    CLKIP/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  CLKIP/inst/clkout1_buf/O
                         net (fo=36, routed)          1.504    18.484    MF/CNT/clk_out1
    SLICE_X52Y96         FDCE                                         r  MF/CNT/value_reg[14]/C
                         clock pessimism              0.601    19.085    
                         clock uncertainty           -0.084    19.002    
    SLICE_X52Y96         FDCE (Setup_fdce_C_D)        0.062    19.064    MF/CNT/value_reg[14]
  -------------------------------------------------------------------
                         required time                         19.064    
                         arrival time                          -5.169    
  -------------------------------------------------------------------
                         slack                                 13.895    

Slack (MET) :             13.910ns  (required time - arrival time)
  Source:                 MF/CNT/value_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MF/CNT/value_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.044ns  (logic 2.473ns (40.918%)  route 3.571ns (59.082%))
  Logic Levels:           6  (BUFG=1 CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.516ns = ( 18.484 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.915ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLKIP/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLKIP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLKIP/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLKIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLKIP/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLKIP/inst/clkout1_buf/O
                         net (fo=36, routed)          1.625    -0.915    MF/CNT/clk_out1
    SLICE_X52Y96         FDCE                                         r  MF/CNT/value_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y96         FDCE (Prop_fdce_C_Q)         0.456    -0.459 r  MF/CNT/value_reg[15]/Q
                         net (fo=2, routed)           0.598     0.139    MF_n_18
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     0.235 r  rnd4_reg[15]_i_1/O
                         net (fo=145, routed)         1.771     2.006    MF/CNT/counter[0]
    SLICE_X53Y95         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.615     2.621 f  MF/CNT/value_reg[0]_i_7/CO[1]
                         net (fo=17, routed)          1.202     3.823    MF/CNT/load
    SLICE_X52Y93         LUT2 (Prop_lut2_I1_O)        0.329     4.152 r  MF/CNT/value[0]_i_5__2/O
                         net (fo=1, routed)           0.000     4.152    MF/CNT/value[0]_i_5__2_n_3
    SLICE_X52Y93         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.702 r  MF/CNT/value_reg[0]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     4.702    MF/CNT/value_reg[0]_i_1__2_n_3
    SLICE_X52Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.816 r  MF/CNT/value_reg[4]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     4.816    MF/CNT/value_reg[4]_i_1__2_n_3
    SLICE_X52Y95         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.129 r  MF/CNT/value_reg[8]_i_1__2/O[3]
                         net (fo=1, routed)           0.000     5.129    MF/CNT/value_reg[8]_i_1__2_n_7
    SLICE_X52Y95         FDCE                                         r  MF/CNT/value_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  Clk100MHZ (IN)
                         net (fo=0)                   0.000    20.000    CLKIP/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  CLKIP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    CLKIP/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  CLKIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    CLKIP/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  CLKIP/inst/clkout1_buf/O
                         net (fo=36, routed)          1.504    18.484    MF/CNT/clk_out1
    SLICE_X52Y95         FDCE                                         r  MF/CNT/value_reg[11]/C
                         clock pessimism              0.576    19.060    
                         clock uncertainty           -0.084    18.977    
    SLICE_X52Y95         FDCE (Setup_fdce_C_D)        0.062    19.039    MF/CNT/value_reg[11]
  -------------------------------------------------------------------
                         required time                         19.039    
                         arrival time                          -5.129    
  -------------------------------------------------------------------
                         slack                                 13.910    

Slack (MET) :             13.911ns  (required time - arrival time)
  Source:                 MF/CNT/value_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MF/CNT/value_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.068ns  (logic 2.497ns (41.152%)  route 3.571ns (58.848%))
  Logic Levels:           7  (BUFG=1 CARRY4=5 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.516ns = ( 18.484 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.915ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLKIP/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLKIP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLKIP/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLKIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLKIP/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLKIP/inst/clkout1_buf/O
                         net (fo=36, routed)          1.625    -0.915    MF/CNT/clk_out1
    SLICE_X52Y96         FDCE                                         r  MF/CNT/value_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y96         FDCE (Prop_fdce_C_Q)         0.456    -0.459 r  MF/CNT/value_reg[15]/Q
                         net (fo=2, routed)           0.598     0.139    MF_n_18
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     0.235 r  rnd4_reg[15]_i_1/O
                         net (fo=145, routed)         1.771     2.006    MF/CNT/counter[0]
    SLICE_X53Y95         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.615     2.621 f  MF/CNT/value_reg[0]_i_7/CO[1]
                         net (fo=17, routed)          1.202     3.823    MF/CNT/load
    SLICE_X52Y93         LUT2 (Prop_lut2_I1_O)        0.329     4.152 r  MF/CNT/value[0]_i_5__2/O
                         net (fo=1, routed)           0.000     4.152    MF/CNT/value[0]_i_5__2_n_3
    SLICE_X52Y93         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.702 r  MF/CNT/value_reg[0]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     4.702    MF/CNT/value_reg[0]_i_1__2_n_3
    SLICE_X52Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.816 r  MF/CNT/value_reg[4]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     4.816    MF/CNT/value_reg[4]_i_1__2_n_3
    SLICE_X52Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.930 r  MF/CNT/value_reg[8]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     4.930    MF/CNT/value_reg[8]_i_1__2_n_3
    SLICE_X52Y96         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     5.153 r  MF/CNT/value_reg[12]_i_1__2/O[0]
                         net (fo=1, routed)           0.000     5.153    MF/CNT/value_reg[12]_i_1__2_n_10
    SLICE_X52Y96         FDCE                                         r  MF/CNT/value_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  Clk100MHZ (IN)
                         net (fo=0)                   0.000    20.000    CLKIP/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  CLKIP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    CLKIP/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  CLKIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    CLKIP/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  CLKIP/inst/clkout1_buf/O
                         net (fo=36, routed)          1.504    18.484    MF/CNT/clk_out1
    SLICE_X52Y96         FDCE                                         r  MF/CNT/value_reg[12]/C
                         clock pessimism              0.601    19.085    
                         clock uncertainty           -0.084    19.002    
    SLICE_X52Y96         FDCE (Setup_fdce_C_D)        0.062    19.064    MF/CNT/value_reg[12]
  -------------------------------------------------------------------
                         required time                         19.064    
                         arrival time                          -5.153    
  -------------------------------------------------------------------
                         slack                                 13.911    

Slack (MET) :             13.984ns  (required time - arrival time)
  Source:                 MF/CNT/value_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MF/CNT/value_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.970ns  (logic 2.399ns (40.186%)  route 3.571ns (59.814%))
  Logic Levels:           6  (BUFG=1 CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.516ns = ( 18.484 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.915ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLKIP/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLKIP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLKIP/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLKIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLKIP/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLKIP/inst/clkout1_buf/O
                         net (fo=36, routed)          1.625    -0.915    MF/CNT/clk_out1
    SLICE_X52Y96         FDCE                                         r  MF/CNT/value_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y96         FDCE (Prop_fdce_C_Q)         0.456    -0.459 r  MF/CNT/value_reg[15]/Q
                         net (fo=2, routed)           0.598     0.139    MF_n_18
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     0.235 r  rnd4_reg[15]_i_1/O
                         net (fo=145, routed)         1.771     2.006    MF/CNT/counter[0]
    SLICE_X53Y95         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.615     2.621 f  MF/CNT/value_reg[0]_i_7/CO[1]
                         net (fo=17, routed)          1.202     3.823    MF/CNT/load
    SLICE_X52Y93         LUT2 (Prop_lut2_I1_O)        0.329     4.152 r  MF/CNT/value[0]_i_5__2/O
                         net (fo=1, routed)           0.000     4.152    MF/CNT/value[0]_i_5__2_n_3
    SLICE_X52Y93         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.702 r  MF/CNT/value_reg[0]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     4.702    MF/CNT/value_reg[0]_i_1__2_n_3
    SLICE_X52Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.816 r  MF/CNT/value_reg[4]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     4.816    MF/CNT/value_reg[4]_i_1__2_n_3
    SLICE_X52Y95         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.055 r  MF/CNT/value_reg[8]_i_1__2/O[2]
                         net (fo=1, routed)           0.000     5.055    MF/CNT/value_reg[8]_i_1__2_n_8
    SLICE_X52Y95         FDCE                                         r  MF/CNT/value_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  Clk100MHZ (IN)
                         net (fo=0)                   0.000    20.000    CLKIP/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  CLKIP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    CLKIP/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  CLKIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    CLKIP/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  CLKIP/inst/clkout1_buf/O
                         net (fo=36, routed)          1.504    18.484    MF/CNT/clk_out1
    SLICE_X52Y95         FDCE                                         r  MF/CNT/value_reg[10]/C
                         clock pessimism              0.576    19.060    
                         clock uncertainty           -0.084    18.977    
    SLICE_X52Y95         FDCE (Setup_fdce_C_D)        0.062    19.039    MF/CNT/value_reg[10]
  -------------------------------------------------------------------
                         required time                         19.039    
                         arrival time                          -5.055    
  -------------------------------------------------------------------
                         slack                                 13.984    

Slack (MET) :             14.000ns  (required time - arrival time)
  Source:                 MF/CNT/value_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MF/CNT/value_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.954ns  (logic 2.383ns (40.025%)  route 3.571ns (59.975%))
  Logic Levels:           6  (BUFG=1 CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.516ns = ( 18.484 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.915ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLKIP/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLKIP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLKIP/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLKIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLKIP/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLKIP/inst/clkout1_buf/O
                         net (fo=36, routed)          1.625    -0.915    MF/CNT/clk_out1
    SLICE_X52Y96         FDCE                                         r  MF/CNT/value_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y96         FDCE (Prop_fdce_C_Q)         0.456    -0.459 r  MF/CNT/value_reg[15]/Q
                         net (fo=2, routed)           0.598     0.139    MF_n_18
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     0.235 r  rnd4_reg[15]_i_1/O
                         net (fo=145, routed)         1.771     2.006    MF/CNT/counter[0]
    SLICE_X53Y95         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.615     2.621 f  MF/CNT/value_reg[0]_i_7/CO[1]
                         net (fo=17, routed)          1.202     3.823    MF/CNT/load
    SLICE_X52Y93         LUT2 (Prop_lut2_I1_O)        0.329     4.152 r  MF/CNT/value[0]_i_5__2/O
                         net (fo=1, routed)           0.000     4.152    MF/CNT/value[0]_i_5__2_n_3
    SLICE_X52Y93         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.702 r  MF/CNT/value_reg[0]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     4.702    MF/CNT/value_reg[0]_i_1__2_n_3
    SLICE_X52Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.816 r  MF/CNT/value_reg[4]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     4.816    MF/CNT/value_reg[4]_i_1__2_n_3
    SLICE_X52Y95         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     5.039 r  MF/CNT/value_reg[8]_i_1__2/O[0]
                         net (fo=1, routed)           0.000     5.039    MF/CNT/value_reg[8]_i_1__2_n_10
    SLICE_X52Y95         FDCE                                         r  MF/CNT/value_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  Clk100MHZ (IN)
                         net (fo=0)                   0.000    20.000    CLKIP/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  CLKIP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    CLKIP/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  CLKIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    CLKIP/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  CLKIP/inst/clkout1_buf/O
                         net (fo=36, routed)          1.504    18.484    MF/CNT/clk_out1
    SLICE_X52Y95         FDCE                                         r  MF/CNT/value_reg[8]/C
                         clock pessimism              0.576    19.060    
                         clock uncertainty           -0.084    18.977    
    SLICE_X52Y95         FDCE (Setup_fdce_C_D)        0.062    19.039    MF/CNT/value_reg[8]
  -------------------------------------------------------------------
                         required time                         19.039    
                         arrival time                          -5.039    
  -------------------------------------------------------------------
                         slack                                 14.000    

Slack (MET) :             14.003ns  (required time - arrival time)
  Source:                 MF/CNT/value_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MF/CNT/value_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.951ns  (logic 2.380ns (39.995%)  route 3.571ns (60.005%))
  Logic Levels:           5  (BUFG=1 CARRY4=3 LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.516ns = ( 18.484 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.915ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLKIP/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLKIP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLKIP/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLKIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLKIP/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLKIP/inst/clkout1_buf/O
                         net (fo=36, routed)          1.625    -0.915    MF/CNT/clk_out1
    SLICE_X52Y96         FDCE                                         r  MF/CNT/value_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y96         FDCE (Prop_fdce_C_Q)         0.456    -0.459 r  MF/CNT/value_reg[15]/Q
                         net (fo=2, routed)           0.598     0.139    MF_n_18
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     0.235 r  rnd4_reg[15]_i_1/O
                         net (fo=145, routed)         1.771     2.006    MF/CNT/counter[0]
    SLICE_X53Y95         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.615     2.621 f  MF/CNT/value_reg[0]_i_7/CO[1]
                         net (fo=17, routed)          1.202     3.823    MF/CNT/load
    SLICE_X52Y93         LUT2 (Prop_lut2_I1_O)        0.329     4.152 r  MF/CNT/value[0]_i_5__2/O
                         net (fo=1, routed)           0.000     4.152    MF/CNT/value[0]_i_5__2_n_3
    SLICE_X52Y93         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.702 r  MF/CNT/value_reg[0]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     4.702    MF/CNT/value_reg[0]_i_1__2_n_3
    SLICE_X52Y94         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.036 r  MF/CNT/value_reg[4]_i_1__2/O[1]
                         net (fo=1, routed)           0.000     5.036    MF/CNT/value_reg[4]_i_1__2_n_9
    SLICE_X52Y94         FDCE                                         r  MF/CNT/value_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  Clk100MHZ (IN)
                         net (fo=0)                   0.000    20.000    CLKIP/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  CLKIP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    CLKIP/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  CLKIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    CLKIP/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  CLKIP/inst/clkout1_buf/O
                         net (fo=36, routed)          1.504    18.484    MF/CNT/clk_out1
    SLICE_X52Y94         FDCE                                         r  MF/CNT/value_reg[5]/C
                         clock pessimism              0.576    19.060    
                         clock uncertainty           -0.084    18.977    
    SLICE_X52Y94         FDCE (Setup_fdce_C_D)        0.062    19.039    MF/CNT/value_reg[5]
  -------------------------------------------------------------------
                         required time                         19.039    
                         arrival time                          -5.036    
  -------------------------------------------------------------------
                         slack                                 14.003    

Slack (MET) :             14.024ns  (required time - arrival time)
  Source:                 MF/CNT/value_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MF/CNT/value_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.930ns  (logic 2.359ns (39.782%)  route 3.571ns (60.218%))
  Logic Levels:           5  (BUFG=1 CARRY4=3 LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.516ns = ( 18.484 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.915ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLKIP/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLKIP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLKIP/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLKIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLKIP/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLKIP/inst/clkout1_buf/O
                         net (fo=36, routed)          1.625    -0.915    MF/CNT/clk_out1
    SLICE_X52Y96         FDCE                                         r  MF/CNT/value_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y96         FDCE (Prop_fdce_C_Q)         0.456    -0.459 r  MF/CNT/value_reg[15]/Q
                         net (fo=2, routed)           0.598     0.139    MF_n_18
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     0.235 r  rnd4_reg[15]_i_1/O
                         net (fo=145, routed)         1.771     2.006    MF/CNT/counter[0]
    SLICE_X53Y95         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.615     2.621 f  MF/CNT/value_reg[0]_i_7/CO[1]
                         net (fo=17, routed)          1.202     3.823    MF/CNT/load
    SLICE_X52Y93         LUT2 (Prop_lut2_I1_O)        0.329     4.152 r  MF/CNT/value[0]_i_5__2/O
                         net (fo=1, routed)           0.000     4.152    MF/CNT/value[0]_i_5__2_n_3
    SLICE_X52Y93         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.702 r  MF/CNT/value_reg[0]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     4.702    MF/CNT/value_reg[0]_i_1__2_n_3
    SLICE_X52Y94         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.015 r  MF/CNT/value_reg[4]_i_1__2/O[3]
                         net (fo=1, routed)           0.000     5.015    MF/CNT/value_reg[4]_i_1__2_n_7
    SLICE_X52Y94         FDCE                                         r  MF/CNT/value_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  Clk100MHZ (IN)
                         net (fo=0)                   0.000    20.000    CLKIP/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  CLKIP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    CLKIP/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  CLKIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    CLKIP/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  CLKIP/inst/clkout1_buf/O
                         net (fo=36, routed)          1.504    18.484    MF/CNT/clk_out1
    SLICE_X52Y94         FDCE                                         r  MF/CNT/value_reg[7]/C
                         clock pessimism              0.576    19.060    
                         clock uncertainty           -0.084    18.977    
    SLICE_X52Y94         FDCE (Setup_fdce_C_D)        0.062    19.039    MF/CNT/value_reg[7]
  -------------------------------------------------------------------
                         required time                         19.039    
                         arrival time                          -5.015    
  -------------------------------------------------------------------
                         slack                                 14.024    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 MUS/M5/cnt_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MUS/M5/cnt_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.529ns  (logic 0.355ns (67.138%)  route 0.174ns (32.862%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.680ns
    Source Clock Delay      (SCD):    0.544ns
    Clock Pessimism Removal (CPR):    -0.134ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLKIP/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLKIP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLKIP/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLKIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLKIP/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLKIP/inst/clkout1_buf/O
                         net (fo=36, routed)          0.801    -0.363    MF/clk_out1
    SLICE_X51Y96         LUT4 (Prop_lut4_I1_O)        0.044    -0.319 r  MF/cnt[0]_i_8__0/O
                         net (fo=1, routed)           0.208    -0.111    MF_n_15
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.088    -0.023 r  cnt_reg[0]_i_2__0/O
                         net (fo=66, routed)          0.567     0.544    MUS/M5/clk5
    SLICE_X40Y99         FDCE                                         r  MUS/M5/cnt_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y99         FDCE (Prop_fdce_C_Q)         0.141     0.685 r  MUS/M5/cnt_reg[27]/Q
                         net (fo=3, routed)           0.173     0.858    MUS/M5/cnt_reg[27]
    SLICE_X40Y99         LUT2 (Prop_lut2_I0_O)        0.045     0.903 r  MUS/M5/cnt[24]_i_2__2/O
                         net (fo=1, routed)           0.000     0.903    MUS/M5/cnt[24]_i_2__2_n_3
    SLICE_X40Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     1.018 r  MUS/M5/cnt_reg[24]_i_1__5/CO[3]
                         net (fo=1, routed)           0.001     1.018    MUS/M5/cnt_reg[24]_i_1__5_n_3
    SLICE_X40Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.072 r  MUS/M5/cnt_reg[28]_i_1__5/O[0]
                         net (fo=1, routed)           0.000     1.072    MUS/M5/cnt_reg[28]_i_1__5_n_10
    SLICE_X40Y100        FDCE                                         r  MUS/M5/cnt_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLKIP/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLKIP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLKIP/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLKIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLKIP/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLKIP/inst/clkout1_buf/O
                         net (fo=36, routed)          1.122    -0.551    MF/clk_out1
    SLICE_X51Y96         LUT4 (Prop_lut4_I1_O)        0.055    -0.496 r  MF/cnt[0]_i_8__0/O
                         net (fo=1, routed)           0.232    -0.264    MF_n_15
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.107    -0.157 r  cnt_reg[0]_i_2__0/O
                         net (fo=66, routed)          0.837     0.680    MUS/M5/clk5
    SLICE_X40Y100        FDCE                                         r  MUS/M5/cnt_reg[28]/C
                         clock pessimism              0.134     0.814    
                         clock uncertainty            0.084     0.897    
    SLICE_X40Y100        FDCE (Hold_fdce_C_D)         0.105     1.002    MUS/M5/cnt_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.002    
                         arrival time                           1.072    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 MUS/M5/cnt_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MUS/M5/cnt_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.540ns  (logic 0.366ns (67.808%)  route 0.174ns (32.192%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.680ns
    Source Clock Delay      (SCD):    0.544ns
    Clock Pessimism Removal (CPR):    -0.134ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLKIP/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLKIP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLKIP/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLKIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLKIP/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLKIP/inst/clkout1_buf/O
                         net (fo=36, routed)          0.801    -0.363    MF/clk_out1
    SLICE_X51Y96         LUT4 (Prop_lut4_I1_O)        0.044    -0.319 r  MF/cnt[0]_i_8__0/O
                         net (fo=1, routed)           0.208    -0.111    MF_n_15
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.088    -0.023 r  cnt_reg[0]_i_2__0/O
                         net (fo=66, routed)          0.567     0.544    MUS/M5/clk5
    SLICE_X40Y99         FDCE                                         r  MUS/M5/cnt_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y99         FDCE (Prop_fdce_C_Q)         0.141     0.685 r  MUS/M5/cnt_reg[27]/Q
                         net (fo=3, routed)           0.173     0.858    MUS/M5/cnt_reg[27]
    SLICE_X40Y99         LUT2 (Prop_lut2_I0_O)        0.045     0.903 r  MUS/M5/cnt[24]_i_2__2/O
                         net (fo=1, routed)           0.000     0.903    MUS/M5/cnt[24]_i_2__2_n_3
    SLICE_X40Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     1.018 r  MUS/M5/cnt_reg[24]_i_1__5/CO[3]
                         net (fo=1, routed)           0.001     1.018    MUS/M5/cnt_reg[24]_i_1__5_n_3
    SLICE_X40Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.083 r  MUS/M5/cnt_reg[28]_i_1__5/O[2]
                         net (fo=1, routed)           0.000     1.083    MUS/M5/cnt_reg[28]_i_1__5_n_8
    SLICE_X40Y100        FDCE                                         r  MUS/M5/cnt_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLKIP/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLKIP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLKIP/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLKIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLKIP/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLKIP/inst/clkout1_buf/O
                         net (fo=36, routed)          1.122    -0.551    MF/clk_out1
    SLICE_X51Y96         LUT4 (Prop_lut4_I1_O)        0.055    -0.496 r  MF/cnt[0]_i_8__0/O
                         net (fo=1, routed)           0.232    -0.264    MF_n_15
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.107    -0.157 r  cnt_reg[0]_i_2__0/O
                         net (fo=66, routed)          0.837     0.680    MUS/M5/clk5
    SLICE_X40Y100        FDCE                                         r  MUS/M5/cnt_reg[30]/C
                         clock pessimism              0.134     0.814    
                         clock uncertainty            0.084     0.897    
    SLICE_X40Y100        FDCE (Hold_fdce_C_D)         0.105     1.002    MUS/M5/cnt_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.002    
                         arrival time                           1.083    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 MUS/M5/cnt_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MUS/M5/cnt_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.565ns  (logic 0.391ns (69.233%)  route 0.174ns (30.767%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.680ns
    Source Clock Delay      (SCD):    0.544ns
    Clock Pessimism Removal (CPR):    -0.134ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLKIP/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLKIP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLKIP/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLKIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLKIP/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLKIP/inst/clkout1_buf/O
                         net (fo=36, routed)          0.801    -0.363    MF/clk_out1
    SLICE_X51Y96         LUT4 (Prop_lut4_I1_O)        0.044    -0.319 r  MF/cnt[0]_i_8__0/O
                         net (fo=1, routed)           0.208    -0.111    MF_n_15
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.088    -0.023 r  cnt_reg[0]_i_2__0/O
                         net (fo=66, routed)          0.567     0.544    MUS/M5/clk5
    SLICE_X40Y99         FDCE                                         r  MUS/M5/cnt_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y99         FDCE (Prop_fdce_C_Q)         0.141     0.685 r  MUS/M5/cnt_reg[27]/Q
                         net (fo=3, routed)           0.173     0.858    MUS/M5/cnt_reg[27]
    SLICE_X40Y99         LUT2 (Prop_lut2_I0_O)        0.045     0.903 r  MUS/M5/cnt[24]_i_2__2/O
                         net (fo=1, routed)           0.000     0.903    MUS/M5/cnt[24]_i_2__2_n_3
    SLICE_X40Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     1.018 r  MUS/M5/cnt_reg[24]_i_1__5/CO[3]
                         net (fo=1, routed)           0.001     1.018    MUS/M5/cnt_reg[24]_i_1__5_n_3
    SLICE_X40Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     1.108 r  MUS/M5/cnt_reg[28]_i_1__5/O[1]
                         net (fo=1, routed)           0.000     1.108    MUS/M5/cnt_reg[28]_i_1__5_n_9
    SLICE_X40Y100        FDCE                                         r  MUS/M5/cnt_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLKIP/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLKIP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLKIP/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLKIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLKIP/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLKIP/inst/clkout1_buf/O
                         net (fo=36, routed)          1.122    -0.551    MF/clk_out1
    SLICE_X51Y96         LUT4 (Prop_lut4_I1_O)        0.055    -0.496 r  MF/cnt[0]_i_8__0/O
                         net (fo=1, routed)           0.232    -0.264    MF_n_15
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.107    -0.157 r  cnt_reg[0]_i_2__0/O
                         net (fo=66, routed)          0.837     0.680    MUS/M5/clk5
    SLICE_X40Y100        FDCE                                         r  MUS/M5/cnt_reg[29]/C
                         clock pessimism              0.134     0.814    
                         clock uncertainty            0.084     0.897    
    SLICE_X40Y100        FDCE (Hold_fdce_C_D)         0.105     1.002    MUS/M5/cnt_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.002    
                         arrival time                           1.108    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 MUS/M5/cnt_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MUS/M5/cnt_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.565ns  (logic 0.391ns (69.233%)  route 0.174ns (30.767%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.680ns
    Source Clock Delay      (SCD):    0.544ns
    Clock Pessimism Removal (CPR):    -0.134ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLKIP/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLKIP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLKIP/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLKIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLKIP/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLKIP/inst/clkout1_buf/O
                         net (fo=36, routed)          0.801    -0.363    MF/clk_out1
    SLICE_X51Y96         LUT4 (Prop_lut4_I1_O)        0.044    -0.319 r  MF/cnt[0]_i_8__0/O
                         net (fo=1, routed)           0.208    -0.111    MF_n_15
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.088    -0.023 r  cnt_reg[0]_i_2__0/O
                         net (fo=66, routed)          0.567     0.544    MUS/M5/clk5
    SLICE_X40Y99         FDCE                                         r  MUS/M5/cnt_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y99         FDCE (Prop_fdce_C_Q)         0.141     0.685 r  MUS/M5/cnt_reg[27]/Q
                         net (fo=3, routed)           0.173     0.858    MUS/M5/cnt_reg[27]
    SLICE_X40Y99         LUT2 (Prop_lut2_I0_O)        0.045     0.903 r  MUS/M5/cnt[24]_i_2__2/O
                         net (fo=1, routed)           0.000     0.903    MUS/M5/cnt[24]_i_2__2_n_3
    SLICE_X40Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     1.018 r  MUS/M5/cnt_reg[24]_i_1__5/CO[3]
                         net (fo=1, routed)           0.001     1.018    MUS/M5/cnt_reg[24]_i_1__5_n_3
    SLICE_X40Y100        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     1.108 r  MUS/M5/cnt_reg[28]_i_1__5/O[3]
                         net (fo=1, routed)           0.000     1.108    MUS/M5/cnt_reg[28]_i_1__5_n_7
    SLICE_X40Y100        FDCE                                         r  MUS/M5/cnt_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLKIP/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLKIP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLKIP/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLKIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLKIP/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLKIP/inst/clkout1_buf/O
                         net (fo=36, routed)          1.122    -0.551    MF/clk_out1
    SLICE_X51Y96         LUT4 (Prop_lut4_I1_O)        0.055    -0.496 r  MF/cnt[0]_i_8__0/O
                         net (fo=1, routed)           0.232    -0.264    MF_n_15
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.107    -0.157 r  cnt_reg[0]_i_2__0/O
                         net (fo=66, routed)          0.837     0.680    MUS/M5/clk5
    SLICE_X40Y100        FDCE                                         r  MUS/M5/cnt_reg[31]/C
                         clock pessimism              0.134     0.814    
                         clock uncertainty            0.084     0.897    
    SLICE_X40Y100        FDCE (Hold_fdce_C_D)         0.105     1.002    MUS/M5/cnt_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.002    
                         arrival time                           1.108    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 MUS/M5/w/cnt_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MUS/M5/w/cnt_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.829%)  route 0.118ns (32.171%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.683ns
    Source Clock Delay      (SCD):    0.546ns
    Clock Pessimism Removal (CPR):    0.137ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLKIP/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLKIP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLKIP/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLKIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLKIP/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLKIP/inst/clkout1_buf/O
                         net (fo=36, routed)          0.801    -0.363    MF/clk_out1
    SLICE_X51Y96         LUT4 (Prop_lut4_I1_O)        0.044    -0.319 r  MF/cnt[0]_i_8__0/O
                         net (fo=1, routed)           0.208    -0.111    MF_n_15
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.088    -0.023 r  cnt_reg[0]_i_2__0/O
                         net (fo=66, routed)          0.569     0.546    MUS/M5/w/clk5
    SLICE_X33Y93         FDRE                                         r  MUS/M5/w/cnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y93         FDRE (Prop_fdre_C_Q)         0.141     0.687 r  MUS/M5/w/cnt_reg[15]/Q
                         net (fo=5, routed)           0.118     0.805    MUS/M5/w/cnt_reg[15]
    SLICE_X33Y93         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.913 r  MUS/M5/w/cnt_reg[12]_i_1__6/O[3]
                         net (fo=1, routed)           0.000     0.913    MUS/M5/w/cnt_reg[12]_i_1__6_n_7
    SLICE_X33Y93         FDRE                                         r  MUS/M5/w/cnt_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLKIP/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLKIP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLKIP/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLKIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLKIP/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLKIP/inst/clkout1_buf/O
                         net (fo=36, routed)          1.122    -0.551    MF/clk_out1
    SLICE_X51Y96         LUT4 (Prop_lut4_I1_O)        0.055    -0.496 r  MF/cnt[0]_i_8__0/O
                         net (fo=1, routed)           0.232    -0.264    MF_n_15
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.107    -0.157 r  cnt_reg[0]_i_2__0/O
                         net (fo=66, routed)          0.840     0.683    MUS/M5/w/clk5
    SLICE_X33Y93         FDRE                                         r  MUS/M5/w/cnt_reg[15]/C
                         clock pessimism             -0.137     0.546    
                         clock uncertainty            0.084     0.629    
    SLICE_X33Y93         FDRE (Hold_fdre_C_D)         0.105     0.734    MUS/M5/w/cnt_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.734    
                         arrival time                           0.913    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 MUS/M5/t_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MUS/M5/t_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.678ns
    Source Clock Delay      (SCD):    0.541ns
    Clock Pessimism Removal (CPR):    0.137ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLKIP/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLKIP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLKIP/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLKIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLKIP/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLKIP/inst/clkout1_buf/O
                         net (fo=36, routed)          0.801    -0.363    MF/clk_out1
    SLICE_X51Y96         LUT4 (Prop_lut4_I1_O)        0.044    -0.319 r  MF/cnt[0]_i_8__0/O
                         net (fo=1, routed)           0.208    -0.111    MF_n_15
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.088    -0.023 r  cnt_reg[0]_i_2__0/O
                         net (fo=66, routed)          0.564     0.541    MUS/M5/clk5
    SLICE_X49Y95         FDRE                                         r  MUS/M5/t_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y95         FDRE (Prop_fdre_C_Q)         0.141     0.682 r  MUS/M5/t_reg/Q
                         net (fo=2, routed)           0.168     0.850    MUS/M5/t_reg_0
    SLICE_X49Y95         LUT3 (Prop_lut3_I2_O)        0.045     0.895 r  MUS/M5/t_i_1__1/O
                         net (fo=1, routed)           0.000     0.895    MUS/M5/t_i_1__1_n_3
    SLICE_X49Y95         FDRE                                         r  MUS/M5/t_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLKIP/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLKIP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLKIP/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLKIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLKIP/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLKIP/inst/clkout1_buf/O
                         net (fo=36, routed)          1.122    -0.551    MF/clk_out1
    SLICE_X51Y96         LUT4 (Prop_lut4_I1_O)        0.055    -0.496 r  MF/cnt[0]_i_8__0/O
                         net (fo=1, routed)           0.232    -0.264    MF_n_15
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.107    -0.157 r  cnt_reg[0]_i_2__0/O
                         net (fo=66, routed)          0.835     0.678    MUS/M5/clk5
    SLICE_X49Y95         FDRE                                         r  MUS/M5/t_reg/C
                         clock pessimism             -0.137     0.541    
                         clock uncertainty            0.084     0.624    
    SLICE_X49Y95         FDRE (Hold_fdre_C_D)         0.091     0.715    MUS/M5/t_reg
  -------------------------------------------------------------------
                         required time                         -0.715    
                         arrival time                           0.895    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 MUS/M5/w/cnt_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MUS/M5/w/cnt_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.683ns
    Source Clock Delay      (SCD):    0.546ns
    Clock Pessimism Removal (CPR):    0.137ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLKIP/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLKIP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLKIP/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLKIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLKIP/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLKIP/inst/clkout1_buf/O
                         net (fo=36, routed)          0.801    -0.363    MF/clk_out1
    SLICE_X51Y96         LUT4 (Prop_lut4_I1_O)        0.044    -0.319 r  MF/cnt[0]_i_8__0/O
                         net (fo=1, routed)           0.208    -0.111    MF_n_15
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.088    -0.023 r  cnt_reg[0]_i_2__0/O
                         net (fo=66, routed)          0.569     0.546    MUS/M5/w/clk5
    SLICE_X33Y94         FDRE                                         r  MUS/M5/w/cnt_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y94         FDRE (Prop_fdre_C_Q)         0.141     0.687 r  MUS/M5/w/cnt_reg[19]/Q
                         net (fo=5, routed)           0.120     0.807    MUS/M5/w/cnt_reg[19]
    SLICE_X33Y94         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.915 r  MUS/M5/w/cnt_reg[16]_i_1__6/O[3]
                         net (fo=1, routed)           0.000     0.915    MUS/M5/w/cnt_reg[16]_i_1__6_n_7
    SLICE_X33Y94         FDRE                                         r  MUS/M5/w/cnt_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLKIP/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLKIP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLKIP/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLKIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLKIP/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLKIP/inst/clkout1_buf/O
                         net (fo=36, routed)          1.122    -0.551    MF/clk_out1
    SLICE_X51Y96         LUT4 (Prop_lut4_I1_O)        0.055    -0.496 r  MF/cnt[0]_i_8__0/O
                         net (fo=1, routed)           0.232    -0.264    MF_n_15
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.107    -0.157 r  cnt_reg[0]_i_2__0/O
                         net (fo=66, routed)          0.840     0.683    MUS/M5/w/clk5
    SLICE_X33Y94         FDRE                                         r  MUS/M5/w/cnt_reg[19]/C
                         clock pessimism             -0.137     0.546    
                         clock uncertainty            0.084     0.629    
    SLICE_X33Y94         FDRE (Hold_fdre_C_D)         0.105     0.734    MUS/M5/w/cnt_reg[19]
  -------------------------------------------------------------------
                         required time                         -0.734    
                         arrival time                           0.915    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 MUS/M5/w/cnt_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MUS/M5/w/cnt_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.683ns
    Source Clock Delay      (SCD):    0.546ns
    Clock Pessimism Removal (CPR):    0.137ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLKIP/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLKIP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLKIP/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLKIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLKIP/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLKIP/inst/clkout1_buf/O
                         net (fo=36, routed)          0.801    -0.363    MF/clk_out1
    SLICE_X51Y96         LUT4 (Prop_lut4_I1_O)        0.044    -0.319 r  MF/cnt[0]_i_8__0/O
                         net (fo=1, routed)           0.208    -0.111    MF_n_15
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.088    -0.023 r  cnt_reg[0]_i_2__0/O
                         net (fo=66, routed)          0.569     0.546    MUS/M5/w/clk5
    SLICE_X33Y95         FDRE                                         r  MUS/M5/w/cnt_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y95         FDRE (Prop_fdre_C_Q)         0.141     0.687 r  MUS/M5/w/cnt_reg[23]/Q
                         net (fo=5, routed)           0.120     0.807    MUS/M5/w/cnt_reg[23]
    SLICE_X33Y95         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.915 r  MUS/M5/w/cnt_reg[20]_i_1__6/O[3]
                         net (fo=1, routed)           0.000     0.915    MUS/M5/w/cnt_reg[20]_i_1__6_n_7
    SLICE_X33Y95         FDRE                                         r  MUS/M5/w/cnt_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLKIP/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLKIP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLKIP/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLKIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLKIP/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLKIP/inst/clkout1_buf/O
                         net (fo=36, routed)          1.122    -0.551    MF/clk_out1
    SLICE_X51Y96         LUT4 (Prop_lut4_I1_O)        0.055    -0.496 r  MF/cnt[0]_i_8__0/O
                         net (fo=1, routed)           0.232    -0.264    MF_n_15
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.107    -0.157 r  cnt_reg[0]_i_2__0/O
                         net (fo=66, routed)          0.840     0.683    MUS/M5/w/clk5
    SLICE_X33Y95         FDRE                                         r  MUS/M5/w/cnt_reg[23]/C
                         clock pessimism             -0.137     0.546    
                         clock uncertainty            0.084     0.629    
    SLICE_X33Y95         FDRE (Hold_fdre_C_D)         0.105     0.734    MUS/M5/w/cnt_reg[23]
  -------------------------------------------------------------------
                         required time                         -0.734    
                         arrival time                           0.915    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 MUS/M5/w/cnt_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MUS/M5/w/cnt_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.683ns
    Source Clock Delay      (SCD):    0.546ns
    Clock Pessimism Removal (CPR):    0.137ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLKIP/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLKIP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLKIP/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLKIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLKIP/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLKIP/inst/clkout1_buf/O
                         net (fo=36, routed)          0.801    -0.363    MF/clk_out1
    SLICE_X51Y96         LUT4 (Prop_lut4_I1_O)        0.044    -0.319 r  MF/cnt[0]_i_8__0/O
                         net (fo=1, routed)           0.208    -0.111    MF_n_15
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.088    -0.023 r  cnt_reg[0]_i_2__0/O
                         net (fo=66, routed)          0.569     0.546    MUS/M5/w/clk5
    SLICE_X33Y96         FDRE                                         r  MUS/M5/w/cnt_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y96         FDRE (Prop_fdre_C_Q)         0.141     0.687 r  MUS/M5/w/cnt_reg[27]/Q
                         net (fo=5, routed)           0.120     0.807    MUS/M5/w/cnt_reg[27]
    SLICE_X33Y96         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.915 r  MUS/M5/w/cnt_reg[24]_i_1__6/O[3]
                         net (fo=1, routed)           0.000     0.915    MUS/M5/w/cnt_reg[24]_i_1__6_n_7
    SLICE_X33Y96         FDRE                                         r  MUS/M5/w/cnt_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLKIP/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLKIP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLKIP/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLKIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLKIP/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLKIP/inst/clkout1_buf/O
                         net (fo=36, routed)          1.122    -0.551    MF/clk_out1
    SLICE_X51Y96         LUT4 (Prop_lut4_I1_O)        0.055    -0.496 r  MF/cnt[0]_i_8__0/O
                         net (fo=1, routed)           0.232    -0.264    MF_n_15
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.107    -0.157 r  cnt_reg[0]_i_2__0/O
                         net (fo=66, routed)          0.840     0.683    MUS/M5/w/clk5
    SLICE_X33Y96         FDRE                                         r  MUS/M5/w/cnt_reg[27]/C
                         clock pessimism             -0.137     0.546    
                         clock uncertainty            0.084     0.629    
    SLICE_X33Y96         FDRE (Hold_fdre_C_D)         0.105     0.734    MUS/M5/w/cnt_reg[27]
  -------------------------------------------------------------------
                         required time                         -0.734    
                         arrival time                           0.915    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 MUS/M5/w/cnt_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MUS/M5/w/cnt_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.412%)  route 0.120ns (32.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.684ns
    Source Clock Delay      (SCD):    0.547ns
    Clock Pessimism Removal (CPR):    0.137ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLKIP/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLKIP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLKIP/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLKIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLKIP/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLKIP/inst/clkout1_buf/O
                         net (fo=36, routed)          0.801    -0.363    MF/clk_out1
    SLICE_X51Y96         LUT4 (Prop_lut4_I1_O)        0.044    -0.319 r  MF/cnt[0]_i_8__0/O
                         net (fo=1, routed)           0.208    -0.111    MF_n_15
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.088    -0.023 r  cnt_reg[0]_i_2__0/O
                         net (fo=66, routed)          0.570     0.547    MUS/M5/w/clk5
    SLICE_X33Y97         FDRE                                         r  MUS/M5/w/cnt_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y97         FDRE (Prop_fdre_C_Q)         0.141     0.688 r  MUS/M5/w/cnt_reg[31]/Q
                         net (fo=5, routed)           0.120     0.808    MUS/M5/w/cnt_reg[31]
    SLICE_X33Y97         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.916 r  MUS/M5/w/cnt_reg[28]_i_1__6/O[3]
                         net (fo=1, routed)           0.000     0.916    MUS/M5/w/cnt_reg[28]_i_1__6_n_7
    SLICE_X33Y97         FDRE                                         r  MUS/M5/w/cnt_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLKIP/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLKIP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLKIP/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLKIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLKIP/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLKIP/inst/clkout1_buf/O
                         net (fo=36, routed)          1.122    -0.551    MF/clk_out1
    SLICE_X51Y96         LUT4 (Prop_lut4_I1_O)        0.055    -0.496 r  MF/cnt[0]_i_8__0/O
                         net (fo=1, routed)           0.232    -0.264    MF_n_15
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.107    -0.157 r  cnt_reg[0]_i_2__0/O
                         net (fo=66, routed)          0.841     0.684    MUS/M5/w/clk5
    SLICE_X33Y97         FDRE                                         r  MUS/M5/w/cnt_reg[31]/C
                         clock pessimism             -0.137     0.547    
                         clock uncertainty            0.084     0.630    
    SLICE_X33Y97         FDRE (Hold_fdre_C_D)         0.105     0.735    MUS/M5/w/cnt_reg[31]
  -------------------------------------------------------------------
                         required time                         -0.735    
                         arrival time                           0.916    
  -------------------------------------------------------------------
                         slack                                  0.181    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       13.800ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.070ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             13.800ns  (required time - arrival time)
  Source:                 MF/CNT/value_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MF/CNT/value_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.179ns  (logic 2.608ns (42.209%)  route 3.571ns (57.791%))
  Logic Levels:           7  (BUFG=1 CARRY4=5 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.516ns = ( 18.484 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.915ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLKIP/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLKIP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLKIP/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLKIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLKIP/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLKIP/inst/clkout1_buf/O
                         net (fo=36, routed)          1.625    -0.915    MF/CNT/clk_out1
    SLICE_X52Y96         FDCE                                         r  MF/CNT/value_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y96         FDCE (Prop_fdce_C_Q)         0.456    -0.459 r  MF/CNT/value_reg[15]/Q
                         net (fo=2, routed)           0.598     0.139    MF_n_18
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     0.235 r  rnd4_reg[15]_i_1/O
                         net (fo=145, routed)         1.771     2.006    MF/CNT/counter[0]
    SLICE_X53Y95         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.615     2.621 f  MF/CNT/value_reg[0]_i_7/CO[1]
                         net (fo=17, routed)          1.202     3.823    MF/CNT/load
    SLICE_X52Y93         LUT2 (Prop_lut2_I1_O)        0.329     4.152 r  MF/CNT/value[0]_i_5__2/O
                         net (fo=1, routed)           0.000     4.152    MF/CNT/value[0]_i_5__2_n_3
    SLICE_X52Y93         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.702 r  MF/CNT/value_reg[0]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     4.702    MF/CNT/value_reg[0]_i_1__2_n_3
    SLICE_X52Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.816 r  MF/CNT/value_reg[4]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     4.816    MF/CNT/value_reg[4]_i_1__2_n_3
    SLICE_X52Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.930 r  MF/CNT/value_reg[8]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     4.930    MF/CNT/value_reg[8]_i_1__2_n_3
    SLICE_X52Y96         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.264 r  MF/CNT/value_reg[12]_i_1__2/O[1]
                         net (fo=1, routed)           0.000     5.264    MF/CNT/value_reg[12]_i_1__2_n_9
    SLICE_X52Y96         FDCE                                         r  MF/CNT/value_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  Clk100MHZ (IN)
                         net (fo=0)                   0.000    20.000    CLKIP/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  CLKIP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    CLKIP/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  CLKIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    CLKIP/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  CLKIP/inst/clkout1_buf/O
                         net (fo=36, routed)          1.504    18.484    MF/CNT/clk_out1
    SLICE_X52Y96         FDCE                                         r  MF/CNT/value_reg[13]/C
                         clock pessimism              0.601    19.085    
                         clock uncertainty           -0.084    19.002    
    SLICE_X52Y96         FDCE (Setup_fdce_C_D)        0.062    19.064    MF/CNT/value_reg[13]
  -------------------------------------------------------------------
                         required time                         19.064    
                         arrival time                          -5.264    
  -------------------------------------------------------------------
                         slack                                 13.800    

Slack (MET) :             13.821ns  (required time - arrival time)
  Source:                 MF/CNT/value_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MF/CNT/value_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.158ns  (logic 2.587ns (42.012%)  route 3.571ns (57.988%))
  Logic Levels:           7  (BUFG=1 CARRY4=5 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.516ns = ( 18.484 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.915ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLKIP/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLKIP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLKIP/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLKIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLKIP/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLKIP/inst/clkout1_buf/O
                         net (fo=36, routed)          1.625    -0.915    MF/CNT/clk_out1
    SLICE_X52Y96         FDCE                                         r  MF/CNT/value_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y96         FDCE (Prop_fdce_C_Q)         0.456    -0.459 r  MF/CNT/value_reg[15]/Q
                         net (fo=2, routed)           0.598     0.139    MF_n_18
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     0.235 r  rnd4_reg[15]_i_1/O
                         net (fo=145, routed)         1.771     2.006    MF/CNT/counter[0]
    SLICE_X53Y95         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.615     2.621 f  MF/CNT/value_reg[0]_i_7/CO[1]
                         net (fo=17, routed)          1.202     3.823    MF/CNT/load
    SLICE_X52Y93         LUT2 (Prop_lut2_I1_O)        0.329     4.152 r  MF/CNT/value[0]_i_5__2/O
                         net (fo=1, routed)           0.000     4.152    MF/CNT/value[0]_i_5__2_n_3
    SLICE_X52Y93         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.702 r  MF/CNT/value_reg[0]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     4.702    MF/CNT/value_reg[0]_i_1__2_n_3
    SLICE_X52Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.816 r  MF/CNT/value_reg[4]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     4.816    MF/CNT/value_reg[4]_i_1__2_n_3
    SLICE_X52Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.930 r  MF/CNT/value_reg[8]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     4.930    MF/CNT/value_reg[8]_i_1__2_n_3
    SLICE_X52Y96         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.243 r  MF/CNT/value_reg[12]_i_1__2/O[3]
                         net (fo=1, routed)           0.000     5.243    MF/CNT/value_reg[12]_i_1__2_n_7
    SLICE_X52Y96         FDCE                                         r  MF/CNT/value_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  Clk100MHZ (IN)
                         net (fo=0)                   0.000    20.000    CLKIP/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  CLKIP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    CLKIP/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  CLKIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    CLKIP/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  CLKIP/inst/clkout1_buf/O
                         net (fo=36, routed)          1.504    18.484    MF/CNT/clk_out1
    SLICE_X52Y96         FDCE                                         r  MF/CNT/value_reg[15]/C
                         clock pessimism              0.601    19.085    
                         clock uncertainty           -0.084    19.002    
    SLICE_X52Y96         FDCE (Setup_fdce_C_D)        0.062    19.064    MF/CNT/value_reg[15]
  -------------------------------------------------------------------
                         required time                         19.064    
                         arrival time                          -5.243    
  -------------------------------------------------------------------
                         slack                                 13.821    

Slack (MET) :             13.889ns  (required time - arrival time)
  Source:                 MF/CNT/value_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MF/CNT/value_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.065ns  (logic 2.494ns (41.123%)  route 3.571ns (58.877%))
  Logic Levels:           6  (BUFG=1 CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.516ns = ( 18.484 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.915ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLKIP/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLKIP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLKIP/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLKIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLKIP/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLKIP/inst/clkout1_buf/O
                         net (fo=36, routed)          1.625    -0.915    MF/CNT/clk_out1
    SLICE_X52Y96         FDCE                                         r  MF/CNT/value_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y96         FDCE (Prop_fdce_C_Q)         0.456    -0.459 r  MF/CNT/value_reg[15]/Q
                         net (fo=2, routed)           0.598     0.139    MF_n_18
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     0.235 r  rnd4_reg[15]_i_1/O
                         net (fo=145, routed)         1.771     2.006    MF/CNT/counter[0]
    SLICE_X53Y95         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.615     2.621 f  MF/CNT/value_reg[0]_i_7/CO[1]
                         net (fo=17, routed)          1.202     3.823    MF/CNT/load
    SLICE_X52Y93         LUT2 (Prop_lut2_I1_O)        0.329     4.152 r  MF/CNT/value[0]_i_5__2/O
                         net (fo=1, routed)           0.000     4.152    MF/CNT/value[0]_i_5__2_n_3
    SLICE_X52Y93         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.702 r  MF/CNT/value_reg[0]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     4.702    MF/CNT/value_reg[0]_i_1__2_n_3
    SLICE_X52Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.816 r  MF/CNT/value_reg[4]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     4.816    MF/CNT/value_reg[4]_i_1__2_n_3
    SLICE_X52Y95         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.150 r  MF/CNT/value_reg[8]_i_1__2/O[1]
                         net (fo=1, routed)           0.000     5.150    MF/CNT/value_reg[8]_i_1__2_n_9
    SLICE_X52Y95         FDCE                                         r  MF/CNT/value_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  Clk100MHZ (IN)
                         net (fo=0)                   0.000    20.000    CLKIP/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  CLKIP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    CLKIP/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  CLKIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    CLKIP/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  CLKIP/inst/clkout1_buf/O
                         net (fo=36, routed)          1.504    18.484    MF/CNT/clk_out1
    SLICE_X52Y95         FDCE                                         r  MF/CNT/value_reg[9]/C
                         clock pessimism              0.576    19.060    
                         clock uncertainty           -0.084    18.977    
    SLICE_X52Y95         FDCE (Setup_fdce_C_D)        0.062    19.039    MF/CNT/value_reg[9]
  -------------------------------------------------------------------
                         required time                         19.039    
                         arrival time                          -5.150    
  -------------------------------------------------------------------
                         slack                                 13.889    

Slack (MET) :             13.895ns  (required time - arrival time)
  Source:                 MF/CNT/value_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MF/CNT/value_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.084ns  (logic 2.513ns (41.306%)  route 3.571ns (58.694%))
  Logic Levels:           7  (BUFG=1 CARRY4=5 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.516ns = ( 18.484 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.915ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLKIP/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLKIP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLKIP/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLKIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLKIP/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLKIP/inst/clkout1_buf/O
                         net (fo=36, routed)          1.625    -0.915    MF/CNT/clk_out1
    SLICE_X52Y96         FDCE                                         r  MF/CNT/value_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y96         FDCE (Prop_fdce_C_Q)         0.456    -0.459 r  MF/CNT/value_reg[15]/Q
                         net (fo=2, routed)           0.598     0.139    MF_n_18
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     0.235 r  rnd4_reg[15]_i_1/O
                         net (fo=145, routed)         1.771     2.006    MF/CNT/counter[0]
    SLICE_X53Y95         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.615     2.621 f  MF/CNT/value_reg[0]_i_7/CO[1]
                         net (fo=17, routed)          1.202     3.823    MF/CNT/load
    SLICE_X52Y93         LUT2 (Prop_lut2_I1_O)        0.329     4.152 r  MF/CNT/value[0]_i_5__2/O
                         net (fo=1, routed)           0.000     4.152    MF/CNT/value[0]_i_5__2_n_3
    SLICE_X52Y93         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.702 r  MF/CNT/value_reg[0]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     4.702    MF/CNT/value_reg[0]_i_1__2_n_3
    SLICE_X52Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.816 r  MF/CNT/value_reg[4]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     4.816    MF/CNT/value_reg[4]_i_1__2_n_3
    SLICE_X52Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.930 r  MF/CNT/value_reg[8]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     4.930    MF/CNT/value_reg[8]_i_1__2_n_3
    SLICE_X52Y96         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.169 r  MF/CNT/value_reg[12]_i_1__2/O[2]
                         net (fo=1, routed)           0.000     5.169    MF/CNT/value_reg[12]_i_1__2_n_8
    SLICE_X52Y96         FDCE                                         r  MF/CNT/value_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  Clk100MHZ (IN)
                         net (fo=0)                   0.000    20.000    CLKIP/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  CLKIP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    CLKIP/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  CLKIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    CLKIP/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  CLKIP/inst/clkout1_buf/O
                         net (fo=36, routed)          1.504    18.484    MF/CNT/clk_out1
    SLICE_X52Y96         FDCE                                         r  MF/CNT/value_reg[14]/C
                         clock pessimism              0.601    19.085    
                         clock uncertainty           -0.084    19.002    
    SLICE_X52Y96         FDCE (Setup_fdce_C_D)        0.062    19.064    MF/CNT/value_reg[14]
  -------------------------------------------------------------------
                         required time                         19.064    
                         arrival time                          -5.169    
  -------------------------------------------------------------------
                         slack                                 13.895    

Slack (MET) :             13.910ns  (required time - arrival time)
  Source:                 MF/CNT/value_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MF/CNT/value_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.044ns  (logic 2.473ns (40.918%)  route 3.571ns (59.082%))
  Logic Levels:           6  (BUFG=1 CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.516ns = ( 18.484 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.915ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLKIP/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLKIP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLKIP/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLKIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLKIP/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLKIP/inst/clkout1_buf/O
                         net (fo=36, routed)          1.625    -0.915    MF/CNT/clk_out1
    SLICE_X52Y96         FDCE                                         r  MF/CNT/value_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y96         FDCE (Prop_fdce_C_Q)         0.456    -0.459 r  MF/CNT/value_reg[15]/Q
                         net (fo=2, routed)           0.598     0.139    MF_n_18
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     0.235 r  rnd4_reg[15]_i_1/O
                         net (fo=145, routed)         1.771     2.006    MF/CNT/counter[0]
    SLICE_X53Y95         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.615     2.621 f  MF/CNT/value_reg[0]_i_7/CO[1]
                         net (fo=17, routed)          1.202     3.823    MF/CNT/load
    SLICE_X52Y93         LUT2 (Prop_lut2_I1_O)        0.329     4.152 r  MF/CNT/value[0]_i_5__2/O
                         net (fo=1, routed)           0.000     4.152    MF/CNT/value[0]_i_5__2_n_3
    SLICE_X52Y93         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.702 r  MF/CNT/value_reg[0]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     4.702    MF/CNT/value_reg[0]_i_1__2_n_3
    SLICE_X52Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.816 r  MF/CNT/value_reg[4]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     4.816    MF/CNT/value_reg[4]_i_1__2_n_3
    SLICE_X52Y95         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.129 r  MF/CNT/value_reg[8]_i_1__2/O[3]
                         net (fo=1, routed)           0.000     5.129    MF/CNT/value_reg[8]_i_1__2_n_7
    SLICE_X52Y95         FDCE                                         r  MF/CNT/value_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  Clk100MHZ (IN)
                         net (fo=0)                   0.000    20.000    CLKIP/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  CLKIP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    CLKIP/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  CLKIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    CLKIP/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  CLKIP/inst/clkout1_buf/O
                         net (fo=36, routed)          1.504    18.484    MF/CNT/clk_out1
    SLICE_X52Y95         FDCE                                         r  MF/CNT/value_reg[11]/C
                         clock pessimism              0.576    19.060    
                         clock uncertainty           -0.084    18.977    
    SLICE_X52Y95         FDCE (Setup_fdce_C_D)        0.062    19.039    MF/CNT/value_reg[11]
  -------------------------------------------------------------------
                         required time                         19.039    
                         arrival time                          -5.129    
  -------------------------------------------------------------------
                         slack                                 13.910    

Slack (MET) :             13.911ns  (required time - arrival time)
  Source:                 MF/CNT/value_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MF/CNT/value_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.068ns  (logic 2.497ns (41.152%)  route 3.571ns (58.848%))
  Logic Levels:           7  (BUFG=1 CARRY4=5 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.516ns = ( 18.484 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.915ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLKIP/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLKIP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLKIP/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLKIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLKIP/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLKIP/inst/clkout1_buf/O
                         net (fo=36, routed)          1.625    -0.915    MF/CNT/clk_out1
    SLICE_X52Y96         FDCE                                         r  MF/CNT/value_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y96         FDCE (Prop_fdce_C_Q)         0.456    -0.459 r  MF/CNT/value_reg[15]/Q
                         net (fo=2, routed)           0.598     0.139    MF_n_18
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     0.235 r  rnd4_reg[15]_i_1/O
                         net (fo=145, routed)         1.771     2.006    MF/CNT/counter[0]
    SLICE_X53Y95         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.615     2.621 f  MF/CNT/value_reg[0]_i_7/CO[1]
                         net (fo=17, routed)          1.202     3.823    MF/CNT/load
    SLICE_X52Y93         LUT2 (Prop_lut2_I1_O)        0.329     4.152 r  MF/CNT/value[0]_i_5__2/O
                         net (fo=1, routed)           0.000     4.152    MF/CNT/value[0]_i_5__2_n_3
    SLICE_X52Y93         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.702 r  MF/CNT/value_reg[0]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     4.702    MF/CNT/value_reg[0]_i_1__2_n_3
    SLICE_X52Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.816 r  MF/CNT/value_reg[4]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     4.816    MF/CNT/value_reg[4]_i_1__2_n_3
    SLICE_X52Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.930 r  MF/CNT/value_reg[8]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     4.930    MF/CNT/value_reg[8]_i_1__2_n_3
    SLICE_X52Y96         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     5.153 r  MF/CNT/value_reg[12]_i_1__2/O[0]
                         net (fo=1, routed)           0.000     5.153    MF/CNT/value_reg[12]_i_1__2_n_10
    SLICE_X52Y96         FDCE                                         r  MF/CNT/value_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  Clk100MHZ (IN)
                         net (fo=0)                   0.000    20.000    CLKIP/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  CLKIP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    CLKIP/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  CLKIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    CLKIP/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  CLKIP/inst/clkout1_buf/O
                         net (fo=36, routed)          1.504    18.484    MF/CNT/clk_out1
    SLICE_X52Y96         FDCE                                         r  MF/CNT/value_reg[12]/C
                         clock pessimism              0.601    19.085    
                         clock uncertainty           -0.084    19.002    
    SLICE_X52Y96         FDCE (Setup_fdce_C_D)        0.062    19.064    MF/CNT/value_reg[12]
  -------------------------------------------------------------------
                         required time                         19.064    
                         arrival time                          -5.153    
  -------------------------------------------------------------------
                         slack                                 13.911    

Slack (MET) :             13.984ns  (required time - arrival time)
  Source:                 MF/CNT/value_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MF/CNT/value_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.970ns  (logic 2.399ns (40.186%)  route 3.571ns (59.814%))
  Logic Levels:           6  (BUFG=1 CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.516ns = ( 18.484 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.915ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLKIP/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLKIP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLKIP/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLKIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLKIP/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLKIP/inst/clkout1_buf/O
                         net (fo=36, routed)          1.625    -0.915    MF/CNT/clk_out1
    SLICE_X52Y96         FDCE                                         r  MF/CNT/value_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y96         FDCE (Prop_fdce_C_Q)         0.456    -0.459 r  MF/CNT/value_reg[15]/Q
                         net (fo=2, routed)           0.598     0.139    MF_n_18
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     0.235 r  rnd4_reg[15]_i_1/O
                         net (fo=145, routed)         1.771     2.006    MF/CNT/counter[0]
    SLICE_X53Y95         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.615     2.621 f  MF/CNT/value_reg[0]_i_7/CO[1]
                         net (fo=17, routed)          1.202     3.823    MF/CNT/load
    SLICE_X52Y93         LUT2 (Prop_lut2_I1_O)        0.329     4.152 r  MF/CNT/value[0]_i_5__2/O
                         net (fo=1, routed)           0.000     4.152    MF/CNT/value[0]_i_5__2_n_3
    SLICE_X52Y93         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.702 r  MF/CNT/value_reg[0]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     4.702    MF/CNT/value_reg[0]_i_1__2_n_3
    SLICE_X52Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.816 r  MF/CNT/value_reg[4]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     4.816    MF/CNT/value_reg[4]_i_1__2_n_3
    SLICE_X52Y95         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.055 r  MF/CNT/value_reg[8]_i_1__2/O[2]
                         net (fo=1, routed)           0.000     5.055    MF/CNT/value_reg[8]_i_1__2_n_8
    SLICE_X52Y95         FDCE                                         r  MF/CNT/value_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  Clk100MHZ (IN)
                         net (fo=0)                   0.000    20.000    CLKIP/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  CLKIP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    CLKIP/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  CLKIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    CLKIP/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  CLKIP/inst/clkout1_buf/O
                         net (fo=36, routed)          1.504    18.484    MF/CNT/clk_out1
    SLICE_X52Y95         FDCE                                         r  MF/CNT/value_reg[10]/C
                         clock pessimism              0.576    19.060    
                         clock uncertainty           -0.084    18.977    
    SLICE_X52Y95         FDCE (Setup_fdce_C_D)        0.062    19.039    MF/CNT/value_reg[10]
  -------------------------------------------------------------------
                         required time                         19.039    
                         arrival time                          -5.055    
  -------------------------------------------------------------------
                         slack                                 13.984    

Slack (MET) :             14.000ns  (required time - arrival time)
  Source:                 MF/CNT/value_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MF/CNT/value_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.954ns  (logic 2.383ns (40.025%)  route 3.571ns (59.975%))
  Logic Levels:           6  (BUFG=1 CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.516ns = ( 18.484 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.915ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLKIP/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLKIP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLKIP/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLKIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLKIP/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLKIP/inst/clkout1_buf/O
                         net (fo=36, routed)          1.625    -0.915    MF/CNT/clk_out1
    SLICE_X52Y96         FDCE                                         r  MF/CNT/value_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y96         FDCE (Prop_fdce_C_Q)         0.456    -0.459 r  MF/CNT/value_reg[15]/Q
                         net (fo=2, routed)           0.598     0.139    MF_n_18
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     0.235 r  rnd4_reg[15]_i_1/O
                         net (fo=145, routed)         1.771     2.006    MF/CNT/counter[0]
    SLICE_X53Y95         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.615     2.621 f  MF/CNT/value_reg[0]_i_7/CO[1]
                         net (fo=17, routed)          1.202     3.823    MF/CNT/load
    SLICE_X52Y93         LUT2 (Prop_lut2_I1_O)        0.329     4.152 r  MF/CNT/value[0]_i_5__2/O
                         net (fo=1, routed)           0.000     4.152    MF/CNT/value[0]_i_5__2_n_3
    SLICE_X52Y93         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.702 r  MF/CNT/value_reg[0]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     4.702    MF/CNT/value_reg[0]_i_1__2_n_3
    SLICE_X52Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.816 r  MF/CNT/value_reg[4]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     4.816    MF/CNT/value_reg[4]_i_1__2_n_3
    SLICE_X52Y95         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     5.039 r  MF/CNT/value_reg[8]_i_1__2/O[0]
                         net (fo=1, routed)           0.000     5.039    MF/CNT/value_reg[8]_i_1__2_n_10
    SLICE_X52Y95         FDCE                                         r  MF/CNT/value_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  Clk100MHZ (IN)
                         net (fo=0)                   0.000    20.000    CLKIP/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  CLKIP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    CLKIP/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  CLKIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    CLKIP/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  CLKIP/inst/clkout1_buf/O
                         net (fo=36, routed)          1.504    18.484    MF/CNT/clk_out1
    SLICE_X52Y95         FDCE                                         r  MF/CNT/value_reg[8]/C
                         clock pessimism              0.576    19.060    
                         clock uncertainty           -0.084    18.977    
    SLICE_X52Y95         FDCE (Setup_fdce_C_D)        0.062    19.039    MF/CNT/value_reg[8]
  -------------------------------------------------------------------
                         required time                         19.039    
                         arrival time                          -5.039    
  -------------------------------------------------------------------
                         slack                                 14.000    

Slack (MET) :             14.003ns  (required time - arrival time)
  Source:                 MF/CNT/value_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MF/CNT/value_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.951ns  (logic 2.380ns (39.995%)  route 3.571ns (60.005%))
  Logic Levels:           5  (BUFG=1 CARRY4=3 LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.516ns = ( 18.484 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.915ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLKIP/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLKIP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLKIP/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLKIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLKIP/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLKIP/inst/clkout1_buf/O
                         net (fo=36, routed)          1.625    -0.915    MF/CNT/clk_out1
    SLICE_X52Y96         FDCE                                         r  MF/CNT/value_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y96         FDCE (Prop_fdce_C_Q)         0.456    -0.459 r  MF/CNT/value_reg[15]/Q
                         net (fo=2, routed)           0.598     0.139    MF_n_18
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     0.235 r  rnd4_reg[15]_i_1/O
                         net (fo=145, routed)         1.771     2.006    MF/CNT/counter[0]
    SLICE_X53Y95         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.615     2.621 f  MF/CNT/value_reg[0]_i_7/CO[1]
                         net (fo=17, routed)          1.202     3.823    MF/CNT/load
    SLICE_X52Y93         LUT2 (Prop_lut2_I1_O)        0.329     4.152 r  MF/CNT/value[0]_i_5__2/O
                         net (fo=1, routed)           0.000     4.152    MF/CNT/value[0]_i_5__2_n_3
    SLICE_X52Y93         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.702 r  MF/CNT/value_reg[0]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     4.702    MF/CNT/value_reg[0]_i_1__2_n_3
    SLICE_X52Y94         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.036 r  MF/CNT/value_reg[4]_i_1__2/O[1]
                         net (fo=1, routed)           0.000     5.036    MF/CNT/value_reg[4]_i_1__2_n_9
    SLICE_X52Y94         FDCE                                         r  MF/CNT/value_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  Clk100MHZ (IN)
                         net (fo=0)                   0.000    20.000    CLKIP/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  CLKIP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    CLKIP/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  CLKIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    CLKIP/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  CLKIP/inst/clkout1_buf/O
                         net (fo=36, routed)          1.504    18.484    MF/CNT/clk_out1
    SLICE_X52Y94         FDCE                                         r  MF/CNT/value_reg[5]/C
                         clock pessimism              0.576    19.060    
                         clock uncertainty           -0.084    18.977    
    SLICE_X52Y94         FDCE (Setup_fdce_C_D)        0.062    19.039    MF/CNT/value_reg[5]
  -------------------------------------------------------------------
                         required time                         19.039    
                         arrival time                          -5.036    
  -------------------------------------------------------------------
                         slack                                 14.003    

Slack (MET) :             14.024ns  (required time - arrival time)
  Source:                 MF/CNT/value_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MF/CNT/value_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.930ns  (logic 2.359ns (39.782%)  route 3.571ns (60.218%))
  Logic Levels:           5  (BUFG=1 CARRY4=3 LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.516ns = ( 18.484 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.915ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLKIP/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLKIP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLKIP/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLKIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLKIP/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLKIP/inst/clkout1_buf/O
                         net (fo=36, routed)          1.625    -0.915    MF/CNT/clk_out1
    SLICE_X52Y96         FDCE                                         r  MF/CNT/value_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y96         FDCE (Prop_fdce_C_Q)         0.456    -0.459 r  MF/CNT/value_reg[15]/Q
                         net (fo=2, routed)           0.598     0.139    MF_n_18
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     0.235 r  rnd4_reg[15]_i_1/O
                         net (fo=145, routed)         1.771     2.006    MF/CNT/counter[0]
    SLICE_X53Y95         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.615     2.621 f  MF/CNT/value_reg[0]_i_7/CO[1]
                         net (fo=17, routed)          1.202     3.823    MF/CNT/load
    SLICE_X52Y93         LUT2 (Prop_lut2_I1_O)        0.329     4.152 r  MF/CNT/value[0]_i_5__2/O
                         net (fo=1, routed)           0.000     4.152    MF/CNT/value[0]_i_5__2_n_3
    SLICE_X52Y93         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.702 r  MF/CNT/value_reg[0]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     4.702    MF/CNT/value_reg[0]_i_1__2_n_3
    SLICE_X52Y94         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.015 r  MF/CNT/value_reg[4]_i_1__2/O[3]
                         net (fo=1, routed)           0.000     5.015    MF/CNT/value_reg[4]_i_1__2_n_7
    SLICE_X52Y94         FDCE                                         r  MF/CNT/value_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  Clk100MHZ (IN)
                         net (fo=0)                   0.000    20.000    CLKIP/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  CLKIP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    CLKIP/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  CLKIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    CLKIP/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  CLKIP/inst/clkout1_buf/O
                         net (fo=36, routed)          1.504    18.484    MF/CNT/clk_out1
    SLICE_X52Y94         FDCE                                         r  MF/CNT/value_reg[7]/C
                         clock pessimism              0.576    19.060    
                         clock uncertainty           -0.084    18.977    
    SLICE_X52Y94         FDCE (Setup_fdce_C_D)        0.062    19.039    MF/CNT/value_reg[7]
  -------------------------------------------------------------------
                         required time                         19.039    
                         arrival time                          -5.015    
  -------------------------------------------------------------------
                         slack                                 14.024    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 MUS/M5/cnt_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MUS/M5/cnt_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.529ns  (logic 0.355ns (67.138%)  route 0.174ns (32.862%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.680ns
    Source Clock Delay      (SCD):    0.544ns
    Clock Pessimism Removal (CPR):    -0.134ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLKIP/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLKIP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLKIP/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLKIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLKIP/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLKIP/inst/clkout1_buf/O
                         net (fo=36, routed)          0.801    -0.363    MF/clk_out1
    SLICE_X51Y96         LUT4 (Prop_lut4_I1_O)        0.044    -0.319 r  MF/cnt[0]_i_8__0/O
                         net (fo=1, routed)           0.208    -0.111    MF_n_15
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.088    -0.023 r  cnt_reg[0]_i_2__0/O
                         net (fo=66, routed)          0.567     0.544    MUS/M5/clk5
    SLICE_X40Y99         FDCE                                         r  MUS/M5/cnt_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y99         FDCE (Prop_fdce_C_Q)         0.141     0.685 r  MUS/M5/cnt_reg[27]/Q
                         net (fo=3, routed)           0.173     0.858    MUS/M5/cnt_reg[27]
    SLICE_X40Y99         LUT2 (Prop_lut2_I0_O)        0.045     0.903 r  MUS/M5/cnt[24]_i_2__2/O
                         net (fo=1, routed)           0.000     0.903    MUS/M5/cnt[24]_i_2__2_n_3
    SLICE_X40Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     1.018 r  MUS/M5/cnt_reg[24]_i_1__5/CO[3]
                         net (fo=1, routed)           0.001     1.018    MUS/M5/cnt_reg[24]_i_1__5_n_3
    SLICE_X40Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.072 r  MUS/M5/cnt_reg[28]_i_1__5/O[0]
                         net (fo=1, routed)           0.000     1.072    MUS/M5/cnt_reg[28]_i_1__5_n_10
    SLICE_X40Y100        FDCE                                         r  MUS/M5/cnt_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLKIP/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLKIP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLKIP/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLKIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLKIP/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLKIP/inst/clkout1_buf/O
                         net (fo=36, routed)          1.122    -0.551    MF/clk_out1
    SLICE_X51Y96         LUT4 (Prop_lut4_I1_O)        0.055    -0.496 r  MF/cnt[0]_i_8__0/O
                         net (fo=1, routed)           0.232    -0.264    MF_n_15
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.107    -0.157 r  cnt_reg[0]_i_2__0/O
                         net (fo=66, routed)          0.837     0.680    MUS/M5/clk5
    SLICE_X40Y100        FDCE                                         r  MUS/M5/cnt_reg[28]/C
                         clock pessimism              0.134     0.814    
                         clock uncertainty            0.084     0.897    
    SLICE_X40Y100        FDCE (Hold_fdce_C_D)         0.105     1.002    MUS/M5/cnt_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.002    
                         arrival time                           1.072    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 MUS/M5/cnt_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MUS/M5/cnt_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.540ns  (logic 0.366ns (67.808%)  route 0.174ns (32.192%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.680ns
    Source Clock Delay      (SCD):    0.544ns
    Clock Pessimism Removal (CPR):    -0.134ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLKIP/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLKIP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLKIP/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLKIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLKIP/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLKIP/inst/clkout1_buf/O
                         net (fo=36, routed)          0.801    -0.363    MF/clk_out1
    SLICE_X51Y96         LUT4 (Prop_lut4_I1_O)        0.044    -0.319 r  MF/cnt[0]_i_8__0/O
                         net (fo=1, routed)           0.208    -0.111    MF_n_15
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.088    -0.023 r  cnt_reg[0]_i_2__0/O
                         net (fo=66, routed)          0.567     0.544    MUS/M5/clk5
    SLICE_X40Y99         FDCE                                         r  MUS/M5/cnt_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y99         FDCE (Prop_fdce_C_Q)         0.141     0.685 r  MUS/M5/cnt_reg[27]/Q
                         net (fo=3, routed)           0.173     0.858    MUS/M5/cnt_reg[27]
    SLICE_X40Y99         LUT2 (Prop_lut2_I0_O)        0.045     0.903 r  MUS/M5/cnt[24]_i_2__2/O
                         net (fo=1, routed)           0.000     0.903    MUS/M5/cnt[24]_i_2__2_n_3
    SLICE_X40Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     1.018 r  MUS/M5/cnt_reg[24]_i_1__5/CO[3]
                         net (fo=1, routed)           0.001     1.018    MUS/M5/cnt_reg[24]_i_1__5_n_3
    SLICE_X40Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.083 r  MUS/M5/cnt_reg[28]_i_1__5/O[2]
                         net (fo=1, routed)           0.000     1.083    MUS/M5/cnt_reg[28]_i_1__5_n_8
    SLICE_X40Y100        FDCE                                         r  MUS/M5/cnt_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLKIP/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLKIP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLKIP/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLKIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLKIP/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLKIP/inst/clkout1_buf/O
                         net (fo=36, routed)          1.122    -0.551    MF/clk_out1
    SLICE_X51Y96         LUT4 (Prop_lut4_I1_O)        0.055    -0.496 r  MF/cnt[0]_i_8__0/O
                         net (fo=1, routed)           0.232    -0.264    MF_n_15
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.107    -0.157 r  cnt_reg[0]_i_2__0/O
                         net (fo=66, routed)          0.837     0.680    MUS/M5/clk5
    SLICE_X40Y100        FDCE                                         r  MUS/M5/cnt_reg[30]/C
                         clock pessimism              0.134     0.814    
                         clock uncertainty            0.084     0.897    
    SLICE_X40Y100        FDCE (Hold_fdce_C_D)         0.105     1.002    MUS/M5/cnt_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.002    
                         arrival time                           1.083    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 MUS/M5/cnt_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MUS/M5/cnt_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.565ns  (logic 0.391ns (69.233%)  route 0.174ns (30.767%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.680ns
    Source Clock Delay      (SCD):    0.544ns
    Clock Pessimism Removal (CPR):    -0.134ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLKIP/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLKIP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLKIP/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLKIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLKIP/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLKIP/inst/clkout1_buf/O
                         net (fo=36, routed)          0.801    -0.363    MF/clk_out1
    SLICE_X51Y96         LUT4 (Prop_lut4_I1_O)        0.044    -0.319 r  MF/cnt[0]_i_8__0/O
                         net (fo=1, routed)           0.208    -0.111    MF_n_15
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.088    -0.023 r  cnt_reg[0]_i_2__0/O
                         net (fo=66, routed)          0.567     0.544    MUS/M5/clk5
    SLICE_X40Y99         FDCE                                         r  MUS/M5/cnt_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y99         FDCE (Prop_fdce_C_Q)         0.141     0.685 r  MUS/M5/cnt_reg[27]/Q
                         net (fo=3, routed)           0.173     0.858    MUS/M5/cnt_reg[27]
    SLICE_X40Y99         LUT2 (Prop_lut2_I0_O)        0.045     0.903 r  MUS/M5/cnt[24]_i_2__2/O
                         net (fo=1, routed)           0.000     0.903    MUS/M5/cnt[24]_i_2__2_n_3
    SLICE_X40Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     1.018 r  MUS/M5/cnt_reg[24]_i_1__5/CO[3]
                         net (fo=1, routed)           0.001     1.018    MUS/M5/cnt_reg[24]_i_1__5_n_3
    SLICE_X40Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     1.108 r  MUS/M5/cnt_reg[28]_i_1__5/O[1]
                         net (fo=1, routed)           0.000     1.108    MUS/M5/cnt_reg[28]_i_1__5_n_9
    SLICE_X40Y100        FDCE                                         r  MUS/M5/cnt_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLKIP/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLKIP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLKIP/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLKIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLKIP/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLKIP/inst/clkout1_buf/O
                         net (fo=36, routed)          1.122    -0.551    MF/clk_out1
    SLICE_X51Y96         LUT4 (Prop_lut4_I1_O)        0.055    -0.496 r  MF/cnt[0]_i_8__0/O
                         net (fo=1, routed)           0.232    -0.264    MF_n_15
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.107    -0.157 r  cnt_reg[0]_i_2__0/O
                         net (fo=66, routed)          0.837     0.680    MUS/M5/clk5
    SLICE_X40Y100        FDCE                                         r  MUS/M5/cnt_reg[29]/C
                         clock pessimism              0.134     0.814    
                         clock uncertainty            0.084     0.897    
    SLICE_X40Y100        FDCE (Hold_fdce_C_D)         0.105     1.002    MUS/M5/cnt_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.002    
                         arrival time                           1.108    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 MUS/M5/cnt_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MUS/M5/cnt_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.565ns  (logic 0.391ns (69.233%)  route 0.174ns (30.767%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.680ns
    Source Clock Delay      (SCD):    0.544ns
    Clock Pessimism Removal (CPR):    -0.134ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLKIP/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLKIP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLKIP/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLKIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLKIP/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLKIP/inst/clkout1_buf/O
                         net (fo=36, routed)          0.801    -0.363    MF/clk_out1
    SLICE_X51Y96         LUT4 (Prop_lut4_I1_O)        0.044    -0.319 r  MF/cnt[0]_i_8__0/O
                         net (fo=1, routed)           0.208    -0.111    MF_n_15
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.088    -0.023 r  cnt_reg[0]_i_2__0/O
                         net (fo=66, routed)          0.567     0.544    MUS/M5/clk5
    SLICE_X40Y99         FDCE                                         r  MUS/M5/cnt_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y99         FDCE (Prop_fdce_C_Q)         0.141     0.685 r  MUS/M5/cnt_reg[27]/Q
                         net (fo=3, routed)           0.173     0.858    MUS/M5/cnt_reg[27]
    SLICE_X40Y99         LUT2 (Prop_lut2_I0_O)        0.045     0.903 r  MUS/M5/cnt[24]_i_2__2/O
                         net (fo=1, routed)           0.000     0.903    MUS/M5/cnt[24]_i_2__2_n_3
    SLICE_X40Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     1.018 r  MUS/M5/cnt_reg[24]_i_1__5/CO[3]
                         net (fo=1, routed)           0.001     1.018    MUS/M5/cnt_reg[24]_i_1__5_n_3
    SLICE_X40Y100        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     1.108 r  MUS/M5/cnt_reg[28]_i_1__5/O[3]
                         net (fo=1, routed)           0.000     1.108    MUS/M5/cnt_reg[28]_i_1__5_n_7
    SLICE_X40Y100        FDCE                                         r  MUS/M5/cnt_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLKIP/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLKIP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLKIP/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLKIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLKIP/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLKIP/inst/clkout1_buf/O
                         net (fo=36, routed)          1.122    -0.551    MF/clk_out1
    SLICE_X51Y96         LUT4 (Prop_lut4_I1_O)        0.055    -0.496 r  MF/cnt[0]_i_8__0/O
                         net (fo=1, routed)           0.232    -0.264    MF_n_15
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.107    -0.157 r  cnt_reg[0]_i_2__0/O
                         net (fo=66, routed)          0.837     0.680    MUS/M5/clk5
    SLICE_X40Y100        FDCE                                         r  MUS/M5/cnt_reg[31]/C
                         clock pessimism              0.134     0.814    
                         clock uncertainty            0.084     0.897    
    SLICE_X40Y100        FDCE (Hold_fdce_C_D)         0.105     1.002    MUS/M5/cnt_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.002    
                         arrival time                           1.108    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 MUS/M5/w/cnt_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MUS/M5/w/cnt_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.829%)  route 0.118ns (32.171%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.683ns
    Source Clock Delay      (SCD):    0.546ns
    Clock Pessimism Removal (CPR):    0.137ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLKIP/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLKIP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLKIP/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLKIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLKIP/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLKIP/inst/clkout1_buf/O
                         net (fo=36, routed)          0.801    -0.363    MF/clk_out1
    SLICE_X51Y96         LUT4 (Prop_lut4_I1_O)        0.044    -0.319 r  MF/cnt[0]_i_8__0/O
                         net (fo=1, routed)           0.208    -0.111    MF_n_15
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.088    -0.023 r  cnt_reg[0]_i_2__0/O
                         net (fo=66, routed)          0.569     0.546    MUS/M5/w/clk5
    SLICE_X33Y93         FDRE                                         r  MUS/M5/w/cnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y93         FDRE (Prop_fdre_C_Q)         0.141     0.687 r  MUS/M5/w/cnt_reg[15]/Q
                         net (fo=5, routed)           0.118     0.805    MUS/M5/w/cnt_reg[15]
    SLICE_X33Y93         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.913 r  MUS/M5/w/cnt_reg[12]_i_1__6/O[3]
                         net (fo=1, routed)           0.000     0.913    MUS/M5/w/cnt_reg[12]_i_1__6_n_7
    SLICE_X33Y93         FDRE                                         r  MUS/M5/w/cnt_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLKIP/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLKIP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLKIP/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLKIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLKIP/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLKIP/inst/clkout1_buf/O
                         net (fo=36, routed)          1.122    -0.551    MF/clk_out1
    SLICE_X51Y96         LUT4 (Prop_lut4_I1_O)        0.055    -0.496 r  MF/cnt[0]_i_8__0/O
                         net (fo=1, routed)           0.232    -0.264    MF_n_15
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.107    -0.157 r  cnt_reg[0]_i_2__0/O
                         net (fo=66, routed)          0.840     0.683    MUS/M5/w/clk5
    SLICE_X33Y93         FDRE                                         r  MUS/M5/w/cnt_reg[15]/C
                         clock pessimism             -0.137     0.546    
                         clock uncertainty            0.084     0.629    
    SLICE_X33Y93         FDRE (Hold_fdre_C_D)         0.105     0.734    MUS/M5/w/cnt_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.734    
                         arrival time                           0.913    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 MUS/M5/t_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MUS/M5/t_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.678ns
    Source Clock Delay      (SCD):    0.541ns
    Clock Pessimism Removal (CPR):    0.137ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLKIP/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLKIP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLKIP/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLKIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLKIP/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLKIP/inst/clkout1_buf/O
                         net (fo=36, routed)          0.801    -0.363    MF/clk_out1
    SLICE_X51Y96         LUT4 (Prop_lut4_I1_O)        0.044    -0.319 r  MF/cnt[0]_i_8__0/O
                         net (fo=1, routed)           0.208    -0.111    MF_n_15
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.088    -0.023 r  cnt_reg[0]_i_2__0/O
                         net (fo=66, routed)          0.564     0.541    MUS/M5/clk5
    SLICE_X49Y95         FDRE                                         r  MUS/M5/t_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y95         FDRE (Prop_fdre_C_Q)         0.141     0.682 r  MUS/M5/t_reg/Q
                         net (fo=2, routed)           0.168     0.850    MUS/M5/t_reg_0
    SLICE_X49Y95         LUT3 (Prop_lut3_I2_O)        0.045     0.895 r  MUS/M5/t_i_1__1/O
                         net (fo=1, routed)           0.000     0.895    MUS/M5/t_i_1__1_n_3
    SLICE_X49Y95         FDRE                                         r  MUS/M5/t_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLKIP/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLKIP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLKIP/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLKIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLKIP/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLKIP/inst/clkout1_buf/O
                         net (fo=36, routed)          1.122    -0.551    MF/clk_out1
    SLICE_X51Y96         LUT4 (Prop_lut4_I1_O)        0.055    -0.496 r  MF/cnt[0]_i_8__0/O
                         net (fo=1, routed)           0.232    -0.264    MF_n_15
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.107    -0.157 r  cnt_reg[0]_i_2__0/O
                         net (fo=66, routed)          0.835     0.678    MUS/M5/clk5
    SLICE_X49Y95         FDRE                                         r  MUS/M5/t_reg/C
                         clock pessimism             -0.137     0.541    
                         clock uncertainty            0.084     0.624    
    SLICE_X49Y95         FDRE (Hold_fdre_C_D)         0.091     0.715    MUS/M5/t_reg
  -------------------------------------------------------------------
                         required time                         -0.715    
                         arrival time                           0.895    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 MUS/M5/w/cnt_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MUS/M5/w/cnt_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.683ns
    Source Clock Delay      (SCD):    0.546ns
    Clock Pessimism Removal (CPR):    0.137ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLKIP/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLKIP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLKIP/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLKIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLKIP/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLKIP/inst/clkout1_buf/O
                         net (fo=36, routed)          0.801    -0.363    MF/clk_out1
    SLICE_X51Y96         LUT4 (Prop_lut4_I1_O)        0.044    -0.319 r  MF/cnt[0]_i_8__0/O
                         net (fo=1, routed)           0.208    -0.111    MF_n_15
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.088    -0.023 r  cnt_reg[0]_i_2__0/O
                         net (fo=66, routed)          0.569     0.546    MUS/M5/w/clk5
    SLICE_X33Y94         FDRE                                         r  MUS/M5/w/cnt_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y94         FDRE (Prop_fdre_C_Q)         0.141     0.687 r  MUS/M5/w/cnt_reg[19]/Q
                         net (fo=5, routed)           0.120     0.807    MUS/M5/w/cnt_reg[19]
    SLICE_X33Y94         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.915 r  MUS/M5/w/cnt_reg[16]_i_1__6/O[3]
                         net (fo=1, routed)           0.000     0.915    MUS/M5/w/cnt_reg[16]_i_1__6_n_7
    SLICE_X33Y94         FDRE                                         r  MUS/M5/w/cnt_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLKIP/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLKIP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLKIP/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLKIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLKIP/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLKIP/inst/clkout1_buf/O
                         net (fo=36, routed)          1.122    -0.551    MF/clk_out1
    SLICE_X51Y96         LUT4 (Prop_lut4_I1_O)        0.055    -0.496 r  MF/cnt[0]_i_8__0/O
                         net (fo=1, routed)           0.232    -0.264    MF_n_15
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.107    -0.157 r  cnt_reg[0]_i_2__0/O
                         net (fo=66, routed)          0.840     0.683    MUS/M5/w/clk5
    SLICE_X33Y94         FDRE                                         r  MUS/M5/w/cnt_reg[19]/C
                         clock pessimism             -0.137     0.546    
                         clock uncertainty            0.084     0.629    
    SLICE_X33Y94         FDRE (Hold_fdre_C_D)         0.105     0.734    MUS/M5/w/cnt_reg[19]
  -------------------------------------------------------------------
                         required time                         -0.734    
                         arrival time                           0.915    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 MUS/M5/w/cnt_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MUS/M5/w/cnt_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.683ns
    Source Clock Delay      (SCD):    0.546ns
    Clock Pessimism Removal (CPR):    0.137ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLKIP/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLKIP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLKIP/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLKIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLKIP/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLKIP/inst/clkout1_buf/O
                         net (fo=36, routed)          0.801    -0.363    MF/clk_out1
    SLICE_X51Y96         LUT4 (Prop_lut4_I1_O)        0.044    -0.319 r  MF/cnt[0]_i_8__0/O
                         net (fo=1, routed)           0.208    -0.111    MF_n_15
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.088    -0.023 r  cnt_reg[0]_i_2__0/O
                         net (fo=66, routed)          0.569     0.546    MUS/M5/w/clk5
    SLICE_X33Y95         FDRE                                         r  MUS/M5/w/cnt_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y95         FDRE (Prop_fdre_C_Q)         0.141     0.687 r  MUS/M5/w/cnt_reg[23]/Q
                         net (fo=5, routed)           0.120     0.807    MUS/M5/w/cnt_reg[23]
    SLICE_X33Y95         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.915 r  MUS/M5/w/cnt_reg[20]_i_1__6/O[3]
                         net (fo=1, routed)           0.000     0.915    MUS/M5/w/cnt_reg[20]_i_1__6_n_7
    SLICE_X33Y95         FDRE                                         r  MUS/M5/w/cnt_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLKIP/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLKIP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLKIP/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLKIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLKIP/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLKIP/inst/clkout1_buf/O
                         net (fo=36, routed)          1.122    -0.551    MF/clk_out1
    SLICE_X51Y96         LUT4 (Prop_lut4_I1_O)        0.055    -0.496 r  MF/cnt[0]_i_8__0/O
                         net (fo=1, routed)           0.232    -0.264    MF_n_15
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.107    -0.157 r  cnt_reg[0]_i_2__0/O
                         net (fo=66, routed)          0.840     0.683    MUS/M5/w/clk5
    SLICE_X33Y95         FDRE                                         r  MUS/M5/w/cnt_reg[23]/C
                         clock pessimism             -0.137     0.546    
                         clock uncertainty            0.084     0.629    
    SLICE_X33Y95         FDRE (Hold_fdre_C_D)         0.105     0.734    MUS/M5/w/cnt_reg[23]
  -------------------------------------------------------------------
                         required time                         -0.734    
                         arrival time                           0.915    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 MUS/M5/w/cnt_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MUS/M5/w/cnt_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.683ns
    Source Clock Delay      (SCD):    0.546ns
    Clock Pessimism Removal (CPR):    0.137ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLKIP/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLKIP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLKIP/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLKIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLKIP/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLKIP/inst/clkout1_buf/O
                         net (fo=36, routed)          0.801    -0.363    MF/clk_out1
    SLICE_X51Y96         LUT4 (Prop_lut4_I1_O)        0.044    -0.319 r  MF/cnt[0]_i_8__0/O
                         net (fo=1, routed)           0.208    -0.111    MF_n_15
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.088    -0.023 r  cnt_reg[0]_i_2__0/O
                         net (fo=66, routed)          0.569     0.546    MUS/M5/w/clk5
    SLICE_X33Y96         FDRE                                         r  MUS/M5/w/cnt_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y96         FDRE (Prop_fdre_C_Q)         0.141     0.687 r  MUS/M5/w/cnt_reg[27]/Q
                         net (fo=5, routed)           0.120     0.807    MUS/M5/w/cnt_reg[27]
    SLICE_X33Y96         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.915 r  MUS/M5/w/cnt_reg[24]_i_1__6/O[3]
                         net (fo=1, routed)           0.000     0.915    MUS/M5/w/cnt_reg[24]_i_1__6_n_7
    SLICE_X33Y96         FDRE                                         r  MUS/M5/w/cnt_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLKIP/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLKIP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLKIP/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLKIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLKIP/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLKIP/inst/clkout1_buf/O
                         net (fo=36, routed)          1.122    -0.551    MF/clk_out1
    SLICE_X51Y96         LUT4 (Prop_lut4_I1_O)        0.055    -0.496 r  MF/cnt[0]_i_8__0/O
                         net (fo=1, routed)           0.232    -0.264    MF_n_15
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.107    -0.157 r  cnt_reg[0]_i_2__0/O
                         net (fo=66, routed)          0.840     0.683    MUS/M5/w/clk5
    SLICE_X33Y96         FDRE                                         r  MUS/M5/w/cnt_reg[27]/C
                         clock pessimism             -0.137     0.546    
                         clock uncertainty            0.084     0.629    
    SLICE_X33Y96         FDRE (Hold_fdre_C_D)         0.105     0.734    MUS/M5/w/cnt_reg[27]
  -------------------------------------------------------------------
                         required time                         -0.734    
                         arrival time                           0.915    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 MUS/M5/w/cnt_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MUS/M5/w/cnt_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.412%)  route 0.120ns (32.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.684ns
    Source Clock Delay      (SCD):    0.547ns
    Clock Pessimism Removal (CPR):    0.137ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLKIP/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLKIP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLKIP/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLKIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLKIP/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLKIP/inst/clkout1_buf/O
                         net (fo=36, routed)          0.801    -0.363    MF/clk_out1
    SLICE_X51Y96         LUT4 (Prop_lut4_I1_O)        0.044    -0.319 r  MF/cnt[0]_i_8__0/O
                         net (fo=1, routed)           0.208    -0.111    MF_n_15
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.088    -0.023 r  cnt_reg[0]_i_2__0/O
                         net (fo=66, routed)          0.570     0.547    MUS/M5/w/clk5
    SLICE_X33Y97         FDRE                                         r  MUS/M5/w/cnt_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y97         FDRE (Prop_fdre_C_Q)         0.141     0.688 r  MUS/M5/w/cnt_reg[31]/Q
                         net (fo=5, routed)           0.120     0.808    MUS/M5/w/cnt_reg[31]
    SLICE_X33Y97         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.916 r  MUS/M5/w/cnt_reg[28]_i_1__6/O[3]
                         net (fo=1, routed)           0.000     0.916    MUS/M5/w/cnt_reg[28]_i_1__6_n_7
    SLICE_X33Y97         FDRE                                         r  MUS/M5/w/cnt_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLKIP/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLKIP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLKIP/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLKIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLKIP/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLKIP/inst/clkout1_buf/O
                         net (fo=36, routed)          1.122    -0.551    MF/clk_out1
    SLICE_X51Y96         LUT4 (Prop_lut4_I1_O)        0.055    -0.496 r  MF/cnt[0]_i_8__0/O
                         net (fo=1, routed)           0.232    -0.264    MF_n_15
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.107    -0.157 r  cnt_reg[0]_i_2__0/O
                         net (fo=66, routed)          0.841     0.684    MUS/M5/w/clk5
    SLICE_X33Y97         FDRE                                         r  MUS/M5/w/cnt_reg[31]/C
                         clock pessimism             -0.137     0.547    
                         clock uncertainty            0.084     0.630    
    SLICE_X33Y97         FDRE (Hold_fdre_C_D)         0.105     0.735    MUS/M5/w/cnt_reg[31]
  -------------------------------------------------------------------
                         required time                         -0.735    
                         arrival time                           0.916    
  -------------------------------------------------------------------
                         slack                                  0.181    





