<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
@import url(../temp/style.css);
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>D:\tangnano4k\SOBEL_TANGNANO4K\verilog\impl\gwsynthesis\camera_hdmi.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>D:\tangnano4k\SOBEL_TANGNANO4K\verilog\src\dk_video.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>D:\tangnano4k\SOBEL_TANGNANO4K\verilog\src\dk_video.sdc</td>
</tr>
<tr>
<td class="label">Tool Version</td>
<td>V1.9.11.03 Education</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW1NSR-LV4CQN48PC6/I5</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW1NSR-4C</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Tue Dec  2 16:27:53 2025
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2025 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 1.14V 85C C6/I5</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 1.26V 0C C6/I5</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>5966</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>4252</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>33</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>1162</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>5</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">NO.</th>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>1</td>
<td>I_clk</td>
<td>Base</td>
<td>37.037</td>
<td>27.000
<td>0.000</td>
<td>18.518</td>
<td></td>
<td></td>
<td>I_clk </td>
</tr>
<tr>
<td>2</td>
<td>serial_clk</td>
<td>Base</td>
<td>2.694</td>
<td>371.195
<td>0.000</td>
<td>1.347</td>
<td></td>
<td></td>
<td>serial_clk </td>
</tr>
<tr>
<td>3</td>
<td>pix_clk</td>
<td>Base</td>
<td>13.468</td>
<td>74.250
<td>0.000</td>
<td>6.734</td>
<td></td>
<td></td>
<td>pix_clk </td>
</tr>
<tr>
<td>4</td>
<td>ch0_vfb_clk_in</td>
<td>Base</td>
<td>20.000</td>
<td>50.000
<td>0.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td>ch0_vfb_clk_in_s0/F </td>
</tr>
<tr>
<td>5</td>
<td>GW_PLLVR_inst/pllvr_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>6.289</td>
<td>159.000
<td>0.000</td>
<td>3.145</td>
<td>I_clk_ibuf/I</td>
<td>I_clk</td>
<td>GW_PLLVR_inst/pllvr_inst/CLKOUT </td>
</tr>
<tr>
<td>6</td>
<td>GW_PLLVR_inst/pllvr_inst/CLKOUTP.default_gen_clk</td>
<td>Generated</td>
<td>6.289</td>
<td>159.000
<td>0.000</td>
<td>3.145</td>
<td>I_clk_ibuf/I</td>
<td>I_clk</td>
<td>GW_PLLVR_inst/pllvr_inst/CLKOUTP </td>
</tr>
<tr>
<td>7</td>
<td>GW_PLLVR_inst/pllvr_inst/CLKOUTD.default_gen_clk</td>
<td>Generated</td>
<td>12.579</td>
<td>79.500
<td>0.000</td>
<td>6.289</td>
<td>I_clk_ibuf/I</td>
<td>I_clk</td>
<td>GW_PLLVR_inst/pllvr_inst/CLKOUTD </td>
</tr>
<tr>
<td>8</td>
<td>GW_PLLVR_inst/pllvr_inst/CLKOUTD3.default_gen_clk</td>
<td>Generated</td>
<td>18.868</td>
<td>53.000
<td>0.000</td>
<td>9.434</td>
<td>I_clk_ibuf/I</td>
<td>I_clk</td>
<td>GW_PLLVR_inst/pllvr_inst/CLKOUTD3 </td>
</tr>
<tr>
<td>9</td>
<td>TMDS_PLLVR_inst/pllvr_inst/CLKOUTP.default_gen_clk</td>
<td>Generated</td>
<td>2.694</td>
<td>371.250
<td>0.000</td>
<td>1.347</td>
<td>I_clk_ibuf/I</td>
<td>I_clk</td>
<td>TMDS_PLLVR_inst/pllvr_inst/CLKOUTP </td>
</tr>
<tr>
<td>10</td>
<td>TMDS_PLLVR_inst/pllvr_inst/CLKOUTD.default_gen_clk</td>
<td>Generated</td>
<td>80.808</td>
<td>12.375
<td>0.000</td>
<td>40.404</td>
<td>I_clk_ibuf/I</td>
<td>I_clk</td>
<td>TMDS_PLLVR_inst/pllvr_inst/CLKOUTD </td>
</tr>
<tr>
<td>11</td>
<td>TMDS_PLLVR_inst/pllvr_inst/CLKOUTD3.default_gen_clk</td>
<td>Generated</td>
<td>8.081</td>
<td>123.750
<td>0.000</td>
<td>4.040</td>
<td>I_clk_ibuf/I</td>
<td>I_clk</td>
<td>TMDS_PLLVR_inst/pllvr_inst/CLKOUTD3 </td>
</tr>
<tr>
<td>12</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>12.579</td>
<td>79.500
<td>0.000</td>
<td>6.289</td>
<td>GW_PLLVR_inst/pllvr_inst/CLKOUT</td>
<td>GW_PLLVR_inst/pllvr_inst/CLKOUT.default_gen_clk</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>I_clk</td>
<td>27.000(MHz)</td>
<td>118.800(MHz)</td>
<td>5</td>
<td>TOP</td>
</tr>
<tr>
<td>2</td>
<td>pix_clk</td>
<td>74.250(MHz)</td>
<td style="color: #FF0000;" class = "error">53.794(MHz)</td>
<td>12</td>
<td>TOP</td>
</tr>
<tr>
<td>3</td>
<td>ch0_vfb_clk_in</td>
<td>50.000(MHz)</td>
<td>86.130(MHz)</td>
<td>7</td>
<td>TOP</td>
</tr>
<tr>
<td>4</td>
<td>TMDS_PLLVR_inst/pllvr_inst/CLKOUTD.default_gen_clk</td>
<td>12.375(MHz)</td>
<td>85.097(MHz)</td>
<td>5</td>
<td>TOP</td>
</tr>
<tr>
<td>5</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk</td>
<td>79.500(MHz)</td>
<td style="color: #FF0000;" class = "error">63.138(MHz)</td>
<td>9</td>
<td>TOP</td>
</tr>
</table>
<h4>No timing paths to get frequency of serial_clk!</h4>
<h4>No timing paths to get frequency of GW_PLLVR_inst/pllvr_inst/CLKOUT.default_gen_clk!</h4>
<h4>No timing paths to get frequency of GW_PLLVR_inst/pllvr_inst/CLKOUTP.default_gen_clk!</h4>
<h4>No timing paths to get frequency of GW_PLLVR_inst/pllvr_inst/CLKOUTD.default_gen_clk!</h4>
<h4>No timing paths to get frequency of GW_PLLVR_inst/pllvr_inst/CLKOUTD3.default_gen_clk!</h4>
<h4>No timing paths to get frequency of TMDS_PLLVR_inst/pllvr_inst/CLKOUTP.default_gen_clk!</h4>
<h4>No timing paths to get frequency of TMDS_PLLVR_inst/pllvr_inst/CLKOUTD3.default_gen_clk!</h4>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>I_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>I_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>serial_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>serial_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>pix_clk</td>
<td>Setup</td>
<td>-421.504</td>
<td>118</td>
</tr>
<tr>
<td>pix_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>ch0_vfb_clk_in</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>ch0_vfb_clk_in</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>GW_PLLVR_inst/pllvr_inst/CLKOUT.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>GW_PLLVR_inst/pllvr_inst/CLKOUT.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>GW_PLLVR_inst/pllvr_inst/CLKOUTP.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>GW_PLLVR_inst/pllvr_inst/CLKOUTP.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>GW_PLLVR_inst/pllvr_inst/CLKOUTD.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>GW_PLLVR_inst/pllvr_inst/CLKOUTD.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>GW_PLLVR_inst/pllvr_inst/CLKOUTD3.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>GW_PLLVR_inst/pllvr_inst/CLKOUTD3.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>TMDS_PLLVR_inst/pllvr_inst/CLKOUTP.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>TMDS_PLLVR_inst/pllvr_inst/CLKOUTP.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>TMDS_PLLVR_inst/pllvr_inst/CLKOUTD.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>TMDS_PLLVR_inst/pllvr_inst/CLKOUTD.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>TMDS_PLLVR_inst/pllvr_inst/CLKOUTD3.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>TMDS_PLLVR_inst/pllvr_inst/CLKOUTD3.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk</td>
<td>Setup</td>
<td>-27.572</td>
<td>26</td>
</tr>
<tr>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>1</td>
<td>-10.906</td>
<td>u_Reset_Sync/reset_cnt_0_s0/Q</td>
<td>u_sobel_processor/u_linebuf/line0/dout_reg_0_s43/D</td>
<td>I_clk:[R]</td>
<td>pix_clk:[R]</td>
<td>3.367</td>
<td>3.207</td>
<td>10.636</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>2</td>
<td>-9.506</td>
<td>testpattern_inst/O_vs_s0/Q</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_frame_ctrl/vin_vs_n_sync0_s1/D</td>
<td>I_clk:[R]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.699</td>
<td>2.877</td>
<td>6.898</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>3</td>
<td>-9.027</td>
<td>testpattern_inst/O_vs_s0/Q</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/video_vs_n_s0/D</td>
<td>I_clk:[R]</td>
<td>ch0_vfb_clk_in:[R]</td>
<td>0.001</td>
<td>2.503</td>
<td>6.095</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>4</td>
<td>-8.892</td>
<td>u_Reset_Sync/reset_cnt_0_s0/Q</td>
<td>u_sobel_processor/u_linebuf/line2/dout_0_s0/RESET</td>
<td>I_clk:[R]</td>
<td>pix_clk:[R]</td>
<td>3.367</td>
<td>3.207</td>
<td>8.979</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>5</td>
<td>-8.892</td>
<td>u_Reset_Sync/reset_cnt_0_s0/Q</td>
<td>u_sobel_processor/u_linebuf/line2/dout_1_s0/RESET</td>
<td>I_clk:[R]</td>
<td>pix_clk:[R]</td>
<td>3.367</td>
<td>3.207</td>
<td>8.979</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>6</td>
<td>-8.892</td>
<td>u_Reset_Sync/reset_cnt_0_s0/Q</td>
<td>u_sobel_processor/u_linebuf/line2/dout_2_s0/RESET</td>
<td>I_clk:[R]</td>
<td>pix_clk:[R]</td>
<td>3.367</td>
<td>3.207</td>
<td>8.979</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>7</td>
<td>-8.892</td>
<td>u_Reset_Sync/reset_cnt_0_s0/Q</td>
<td>u_sobel_processor/u_linebuf/line2/dout_3_s0/RESET</td>
<td>I_clk:[R]</td>
<td>pix_clk:[R]</td>
<td>3.367</td>
<td>3.207</td>
<td>8.979</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>8</td>
<td>-8.892</td>
<td>u_Reset_Sync/reset_cnt_0_s0/Q</td>
<td>u_sobel_processor/u_linebuf/line2/dout_4_s0/RESET</td>
<td>I_clk:[R]</td>
<td>pix_clk:[R]</td>
<td>3.367</td>
<td>3.207</td>
<td>8.979</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>9</td>
<td>-8.892</td>
<td>u_Reset_Sync/reset_cnt_0_s0/Q</td>
<td>u_sobel_processor/u_linebuf/line2/dout_5_s0/RESET</td>
<td>I_clk:[R]</td>
<td>pix_clk:[R]</td>
<td>3.367</td>
<td>3.207</td>
<td>8.979</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>10</td>
<td>-8.892</td>
<td>u_Reset_Sync/reset_cnt_0_s0/Q</td>
<td>u_sobel_processor/u_linebuf/line2/dout_6_s0/RESET</td>
<td>I_clk:[R]</td>
<td>pix_clk:[R]</td>
<td>3.367</td>
<td>3.207</td>
<td>8.979</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>11</td>
<td>-8.892</td>
<td>u_Reset_Sync/reset_cnt_0_s0/Q</td>
<td>u_sobel_processor/u_linebuf/line2/dout_7_s0/RESET</td>
<td>I_clk:[R]</td>
<td>pix_clk:[R]</td>
<td>3.367</td>
<td>3.207</td>
<td>8.979</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>12</td>
<td>-8.892</td>
<td>u_Reset_Sync/reset_cnt_0_s0/Q</td>
<td>u_sobel_processor/u_linebuf/line1/dout_0_s0/RESET</td>
<td>I_clk:[R]</td>
<td>pix_clk:[R]</td>
<td>3.367</td>
<td>3.207</td>
<td>8.979</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>13</td>
<td>-8.892</td>
<td>u_Reset_Sync/reset_cnt_0_s0/Q</td>
<td>u_sobel_processor/u_linebuf/line1/dout_1_s0/RESET</td>
<td>I_clk:[R]</td>
<td>pix_clk:[R]</td>
<td>3.367</td>
<td>3.207</td>
<td>8.979</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>14</td>
<td>-8.892</td>
<td>u_Reset_Sync/reset_cnt_0_s0/Q</td>
<td>u_sobel_processor/u_linebuf/line1/dout_2_s0/RESET</td>
<td>I_clk:[R]</td>
<td>pix_clk:[R]</td>
<td>3.367</td>
<td>3.207</td>
<td>8.979</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>15</td>
<td>-8.892</td>
<td>u_Reset_Sync/reset_cnt_0_s0/Q</td>
<td>u_sobel_processor/u_linebuf/line1/dout_3_s0/RESET</td>
<td>I_clk:[R]</td>
<td>pix_clk:[R]</td>
<td>3.367</td>
<td>3.207</td>
<td>8.979</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>16</td>
<td>-8.892</td>
<td>u_Reset_Sync/reset_cnt_0_s0/Q</td>
<td>u_sobel_processor/u_linebuf/line1/dout_4_s0/RESET</td>
<td>I_clk:[R]</td>
<td>pix_clk:[R]</td>
<td>3.367</td>
<td>3.207</td>
<td>8.979</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>17</td>
<td>-8.892</td>
<td>u_Reset_Sync/reset_cnt_0_s0/Q</td>
<td>u_sobel_processor/u_linebuf/line1/dout_5_s0/RESET</td>
<td>I_clk:[R]</td>
<td>pix_clk:[R]</td>
<td>3.367</td>
<td>3.207</td>
<td>8.979</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>18</td>
<td>-8.892</td>
<td>u_Reset_Sync/reset_cnt_0_s0/Q</td>
<td>u_sobel_processor/u_linebuf/line1/dout_6_s0/RESET</td>
<td>I_clk:[R]</td>
<td>pix_clk:[R]</td>
<td>3.367</td>
<td>3.207</td>
<td>8.979</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>19</td>
<td>-8.892</td>
<td>u_Reset_Sync/reset_cnt_0_s0/Q</td>
<td>u_sobel_processor/u_linebuf/line1/dout_7_s0/RESET</td>
<td>I_clk:[R]</td>
<td>pix_clk:[R]</td>
<td>3.367</td>
<td>3.207</td>
<td>8.979</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>20</td>
<td>-8.892</td>
<td>u_Reset_Sync/reset_cnt_0_s0/Q</td>
<td>u_sobel_processor/u_linebuf/line0/dout_0_s0/RESET</td>
<td>I_clk:[R]</td>
<td>pix_clk:[R]</td>
<td>3.367</td>
<td>3.207</td>
<td>8.979</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>21</td>
<td>-8.892</td>
<td>u_Reset_Sync/reset_cnt_0_s0/Q</td>
<td>u_sobel_processor/u_linebuf/line0/dout_1_s0/RESET</td>
<td>I_clk:[R]</td>
<td>pix_clk:[R]</td>
<td>3.367</td>
<td>3.207</td>
<td>8.979</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>22</td>
<td>-8.892</td>
<td>u_Reset_Sync/reset_cnt_0_s0/Q</td>
<td>u_sobel_processor/u_linebuf/line0/dout_2_s0/RESET</td>
<td>I_clk:[R]</td>
<td>pix_clk:[R]</td>
<td>3.367</td>
<td>3.207</td>
<td>8.979</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>23</td>
<td>-8.892</td>
<td>u_Reset_Sync/reset_cnt_0_s0/Q</td>
<td>u_sobel_processor/u_linebuf/line0/dout_3_s0/RESET</td>
<td>I_clk:[R]</td>
<td>pix_clk:[R]</td>
<td>3.367</td>
<td>3.207</td>
<td>8.979</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>24</td>
<td>-8.892</td>
<td>u_Reset_Sync/reset_cnt_0_s0/Q</td>
<td>u_sobel_processor/u_linebuf/line0/dout_4_s0/RESET</td>
<td>I_clk:[R]</td>
<td>pix_clk:[R]</td>
<td>3.367</td>
<td>3.207</td>
<td>8.979</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>25</td>
<td>-8.892</td>
<td>u_Reset_Sync/reset_cnt_0_s0/Q</td>
<td>u_sobel_processor/u_linebuf/line0/dout_5_s0/RESET</td>
<td>I_clk:[R]</td>
<td>pix_clk:[R]</td>
<td>3.367</td>
<td>3.207</td>
<td>8.979</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>1</td>
<td>-0.611</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_init/read_calibration[0].calib[0]/Q</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[1].u_ides4/CALIB</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>GW_PLLVR_inst/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.057</td>
<td>1.476</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>2</td>
<td>-0.611</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_init/read_calibration[0].calib[0]/Q</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[0].u_ides4/CALIB</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>GW_PLLVR_inst/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.057</td>
<td>1.476</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>3</td>
<td>-0.326</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_init/read_calibration[0].calib[0]/Q</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[3].u_ides4/CALIB</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>GW_PLLVR_inst/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.057</td>
<td>1.762</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>4</td>
<td>-0.326</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_init/read_calibration[0].calib[0]/Q</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[2].u_ides4/CALIB</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>GW_PLLVR_inst/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.057</td>
<td>1.762</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>5</td>
<td>-0.044</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_init/read_calibration[0].calib[0]/Q</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[4].u_ides4/CALIB</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>GW_PLLVR_inst/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.057</td>
<td>2.043</td>
</tr>
<tr>
<td>6</td>
<td>0.198</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_init/read_calibration[0].calib[0]/Q</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[5].u_ides4/CALIB</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>GW_PLLVR_inst/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.057</td>
<td>2.285</td>
</tr>
<tr>
<td>7</td>
<td>0.198</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_init/read_calibration[0].calib[0]/Q</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[6].u_ides4/CALIB</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>GW_PLLVR_inst/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.057</td>
<td>2.285</td>
</tr>
<tr>
<td>8</td>
<td>0.414</td>
<td>u_sobel_processor/u_linebuf/col_addr_d2_3_s0/Q</td>
<td>u_sobel_processor/u_linebuf/line2/mem_mem_0_0_s/AD[6]</td>
<td>pix_clk:[R]</td>
<td>pix_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.568</td>
</tr>
<tr>
<td>9</td>
<td>0.420</td>
<td>u_sobel_processor/u_linebuf/col_addr_4_s0/Q</td>
<td>u_sobel_processor/u_linebuf/line0/mem_mem_0_0_s/AD[7]</td>
<td>pix_clk:[R]</td>
<td>pix_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.574</td>
</tr>
<tr>
<td>10</td>
<td>0.445</td>
<td>u_sobel_processor/u_linebuf/col_addr_d1_6_s0/Q</td>
<td>u_sobel_processor/u_linebuf/line1/mem_mem_0_0_s/AD[9]</td>
<td>pix_clk:[R]</td>
<td>pix_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.599</td>
</tr>
<tr>
<td>11</td>
<td>0.447</td>
<td>u_sobel_processor/u_linebuf/col_addr_6_s0/Q</td>
<td>u_sobel_processor/u_linebuf/line0/mem_mem_0_0_s/AD[9]</td>
<td>pix_clk:[R]</td>
<td>pix_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.601</td>
</tr>
<tr>
<td>12</td>
<td>0.484</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_init/read_calibration[0].calib[0]/Q</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[7].u_ides4/CALIB</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>GW_PLLVR_inst/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.057</td>
<td>2.571</td>
</tr>
<tr>
<td>13</td>
<td>0.558</td>
<td>u_sobel_processor/u_linebuf/window_valid_reg_s0/Q</td>
<td>u_sobel_processor/u_bilateral/window_filtered_25_s0/CE</td>
<td>pix_clk:[R]</td>
<td>pix_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.571</td>
</tr>
<tr>
<td>14</td>
<td>0.560</td>
<td>u_sobel_processor/u_magnitude/edge_valid_s0/Q</td>
<td>u_sobel_processor/gx_prev_10_s0/CE</td>
<td>pix_clk:[R]</td>
<td>pix_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.572</td>
</tr>
<tr>
<td>15</td>
<td>0.560</td>
<td>u_sobel_processor/u_magnitude/edge_valid_s0/Q</td>
<td>u_sobel_processor/edge_magnitude_d_7_s0/CE</td>
<td>pix_clk:[R]</td>
<td>pix_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.572</td>
</tr>
<tr>
<td>16</td>
<td>0.562</td>
<td>u_sobel_processor/u_linebuf/pixel_valid_d1_s0/Q</td>
<td>u_sobel_processor/u_linebuf/pixel_in_d2_0_s0/CE</td>
<td>pix_clk:[R]</td>
<td>pix_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.574</td>
</tr>
<tr>
<td>17</td>
<td>0.562</td>
<td>u_sobel_processor/u_linebuf/pixel_valid_d1_s0/Q</td>
<td>u_sobel_processor/u_linebuf/pixel_in_d2_5_s0/CE</td>
<td>pix_clk:[R]</td>
<td>pix_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.574</td>
</tr>
<tr>
<td>18</td>
<td>0.563</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_init/c_state_Z[10]/Q</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_init/init_calib/CE</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.576</td>
</tr>
<tr>
<td>19</td>
<td>0.563</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_init/c_state_Z[10]/Q</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_init/init_calib_fast/CE</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.576</td>
</tr>
<tr>
<td>20</td>
<td>0.563</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_init/c_state_Z[10]/Q</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_init/init_calib_rep1/CE</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.576</td>
</tr>
<tr>
<td>21</td>
<td>0.563</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_init/c_state_Z[10]/Q</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_init/init_calib_rep2/CE</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.576</td>
</tr>
<tr>
<td>22</td>
<td>0.576</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.rptr_0_s0/Q</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.wq1_rptr_0_s0/D</td>
<td>pix_clk:[R]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.330</td>
<td>0.937</td>
</tr>
<tr>
<td>23</td>
<td>0.576</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.rptr_9_s0/Q</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.wq1_rptr_9_s0/D</td>
<td>pix_clk:[R]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.330</td>
<td>0.937</td>
</tr>
<tr>
<td>24</td>
<td>0.580</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/rbin_num_10_s0/Q</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.wq1_rptr_10_s0/D</td>
<td>pix_clk:[R]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.330</td>
<td>0.940</td>
</tr>
<tr>
<td>25</td>
<td>0.592</td>
<td>u_sobel_processor/u_magnitude/edge_valid_s0/Q</td>
<td>u_sobel_processor/gx_prev_3_s0/CE</td>
<td>pix_clk:[R]</td>
<td>pix_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.604</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>1</td>
<td>-9.450</td>
<td>u_Reset_Sync/reset_cnt_0_s0/Q</td>
<td>u_sobel_processor/u_rgb2gray/weighted_sum_17_s5/RESET</td>
<td>I_clk:[R]</td>
<td>pix_clk:[R]</td>
<td>3.367</td>
<td>3.207</td>
<td>9.525</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>2</td>
<td>-9.450</td>
<td>u_Reset_Sync/reset_cnt_0_s0/Q</td>
<td>u_sobel_processor/add_160_s4/RESET</td>
<td>I_clk:[R]</td>
<td>pix_clk:[R]</td>
<td>3.367</td>
<td>3.207</td>
<td>9.525</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>3</td>
<td>-9.450</td>
<td>u_Reset_Sync/reset_cnt_0_s0/Q</td>
<td>u_sobel_processor/add_157_s3/RESET</td>
<td>I_clk:[R]</td>
<td>pix_clk:[R]</td>
<td>3.367</td>
<td>3.207</td>
<td>9.525</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>4</td>
<td>-9.440</td>
<td>u_Reset_Sync/reset_cnt_0_s0/Q</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/u_OSER10_clk/RESET</td>
<td>I_clk:[R]</td>
<td>pix_clk:[R]</td>
<td>3.367</td>
<td>3.207</td>
<td>9.525</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>5</td>
<td>-9.440</td>
<td>u_Reset_Sync/reset_cnt_0_s0/Q</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/u_OSER10_b/RESET</td>
<td>I_clk:[R]</td>
<td>pix_clk:[R]</td>
<td>3.367</td>
<td>3.207</td>
<td>9.525</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>6</td>
<td>-9.440</td>
<td>u_Reset_Sync/reset_cnt_0_s0/Q</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/u_OSER10_g/RESET</td>
<td>I_clk:[R]</td>
<td>pix_clk:[R]</td>
<td>3.367</td>
<td>3.207</td>
<td>9.525</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>7</td>
<td>-9.440</td>
<td>u_Reset_Sync/reset_cnt_0_s0/Q</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/u_OSER10_r/RESET</td>
<td>I_clk:[R]</td>
<td>pix_clk:[R]</td>
<td>3.367</td>
<td>3.207</td>
<td>9.525</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>8</td>
<td>-9.439</td>
<td>u_Reset_Sync/reset_cnt_0_s0/Q</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_b/c0_d_s0/PRESET</td>
<td>I_clk:[R]</td>
<td>pix_clk:[R]</td>
<td>3.367</td>
<td>3.207</td>
<td>9.525</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>9</td>
<td>-9.439</td>
<td>u_Reset_Sync/reset_cnt_0_s0/Q</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_b/din_d_7_s0/CLEAR</td>
<td>I_clk:[R]</td>
<td>pix_clk:[R]</td>
<td>3.367</td>
<td>3.207</td>
<td>9.525</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>10</td>
<td>-9.439</td>
<td>u_Reset_Sync/reset_cnt_0_s0/Q</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_b/dout_0_s0/CLEAR</td>
<td>I_clk:[R]</td>
<td>pix_clk:[R]</td>
<td>3.367</td>
<td>3.207</td>
<td>9.525</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>11</td>
<td>-9.439</td>
<td>u_Reset_Sync/reset_cnt_0_s0/Q</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_b/dout_1_s0/CLEAR</td>
<td>I_clk:[R]</td>
<td>pix_clk:[R]</td>
<td>3.367</td>
<td>3.207</td>
<td>9.525</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>12</td>
<td>-9.439</td>
<td>u_Reset_Sync/reset_cnt_0_s0/Q</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_b/dout_2_s0/CLEAR</td>
<td>I_clk:[R]</td>
<td>pix_clk:[R]</td>
<td>3.367</td>
<td>3.207</td>
<td>9.525</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>13</td>
<td>-9.439</td>
<td>u_Reset_Sync/reset_cnt_0_s0/Q</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_b/dout_3_s0/CLEAR</td>
<td>I_clk:[R]</td>
<td>pix_clk:[R]</td>
<td>3.367</td>
<td>3.207</td>
<td>9.525</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>14</td>
<td>-9.439</td>
<td>u_Reset_Sync/reset_cnt_0_s0/Q</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_b/dout_4_s0/CLEAR</td>
<td>I_clk:[R]</td>
<td>pix_clk:[R]</td>
<td>3.367</td>
<td>3.207</td>
<td>9.525</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>15</td>
<td>-9.439</td>
<td>u_Reset_Sync/reset_cnt_0_s0/Q</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_b/dout_5_s0/CLEAR</td>
<td>I_clk:[R]</td>
<td>pix_clk:[R]</td>
<td>3.367</td>
<td>3.207</td>
<td>9.525</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>16</td>
<td>-9.439</td>
<td>u_Reset_Sync/reset_cnt_0_s0/Q</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_b/dout_6_s0/CLEAR</td>
<td>I_clk:[R]</td>
<td>pix_clk:[R]</td>
<td>3.367</td>
<td>3.207</td>
<td>9.525</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>17</td>
<td>-9.439</td>
<td>u_Reset_Sync/reset_cnt_0_s0/Q</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_b/dout_7_s0/CLEAR</td>
<td>I_clk:[R]</td>
<td>pix_clk:[R]</td>
<td>3.367</td>
<td>3.207</td>
<td>9.525</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>18</td>
<td>-9.439</td>
<td>u_Reset_Sync/reset_cnt_0_s0/Q</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_b/dout_8_s0/CLEAR</td>
<td>I_clk:[R]</td>
<td>pix_clk:[R]</td>
<td>3.367</td>
<td>3.207</td>
<td>9.525</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>19</td>
<td>-9.439</td>
<td>u_Reset_Sync/reset_cnt_0_s0/Q</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_b/dout_9_s0/CLEAR</td>
<td>I_clk:[R]</td>
<td>pix_clk:[R]</td>
<td>3.367</td>
<td>3.207</td>
<td>9.525</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>20</td>
<td>-9.439</td>
<td>u_Reset_Sync/reset_cnt_0_s0/Q</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_b/cnt_1_s0/CLEAR</td>
<td>I_clk:[R]</td>
<td>pix_clk:[R]</td>
<td>3.367</td>
<td>3.207</td>
<td>9.525</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>21</td>
<td>-9.439</td>
<td>u_Reset_Sync/reset_cnt_0_s0/Q</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_b/cnt_2_s0/CLEAR</td>
<td>I_clk:[R]</td>
<td>pix_clk:[R]</td>
<td>3.367</td>
<td>3.207</td>
<td>9.525</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>22</td>
<td>-9.439</td>
<td>u_Reset_Sync/reset_cnt_0_s0/Q</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_b/cnt_3_s0/CLEAR</td>
<td>I_clk:[R]</td>
<td>pix_clk:[R]</td>
<td>3.367</td>
<td>3.207</td>
<td>9.525</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>23</td>
<td>-9.439</td>
<td>u_Reset_Sync/reset_cnt_0_s0/Q</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_b/cnt_4_s0/CLEAR</td>
<td>I_clk:[R]</td>
<td>pix_clk:[R]</td>
<td>3.367</td>
<td>3.207</td>
<td>9.525</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>24</td>
<td>-9.439</td>
<td>u_Reset_Sync/reset_cnt_0_s0/Q</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_b/sel_xnor_s0/CLEAR</td>
<td>I_clk:[R]</td>
<td>pix_clk:[R]</td>
<td>3.367</td>
<td>3.207</td>
<td>9.525</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>25</td>
<td>-9.439</td>
<td>u_Reset_Sync/reset_cnt_0_s0/Q</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_b/c1_d_s0/PRESET</td>
<td>I_clk:[R]</td>
<td>pix_clk:[R]</td>
<td>3.367</td>
<td>3.207</td>
<td>9.525</td>
</tr>
</table>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.589</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_rd_rst_s0/Q</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/reset_w_0_s1/PRESET</td>
<td>pix_clk:[R]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[F]</td>
<td>-0.064</td>
<td>-0.338</td>
<td>0.906</td>
</tr>
<tr>
<td>2</td>
<td>0.589</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_rd_rst_s0/Q</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/reset_w_1_s1/PRESET</td>
<td>pix_clk:[R]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[F]</td>
<td>-0.064</td>
<td>-0.338</td>
<td>0.906</td>
</tr>
<tr>
<td>3</td>
<td>1.292</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_rst_s0/Q</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_r_0_s1/PRESET</td>
<td>ch0_vfb_clk_in:[R]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[F]</td>
<td>-0.001</td>
<td>0.162</td>
<td>1.171</td>
</tr>
<tr>
<td>4</td>
<td>1.555</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_rst_s0/Q</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_r_1_s1/PRESET</td>
<td>ch0_vfb_clk_in:[R]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[F]</td>
<td>-0.001</td>
<td>0.162</td>
<td>1.435</td>
</tr>
<tr>
<td>5</td>
<td>2.224</td>
<td>u_Reset_Sync/reset_cnt_1_s0/Q</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_sync/cs_memsync[0]/CLEAR</td>
<td>I_clk:[R]</td>
<td>I_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>2.237</td>
</tr>
<tr>
<td>6</td>
<td>2.224</td>
<td>u_Reset_Sync/reset_cnt_1_s0/Q</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_sync/cs_memsync[1]/PRESET</td>
<td>I_clk:[R]</td>
<td>I_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>2.237</td>
</tr>
<tr>
<td>7</td>
<td>2.224</td>
<td>u_Reset_Sync/reset_cnt_1_s0/Q</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_sync/cs_memsync_Z[2]/CLEAR</td>
<td>I_clk:[R]</td>
<td>I_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>2.237</td>
</tr>
<tr>
<td>8</td>
<td>2.224</td>
<td>u_Reset_Sync/reset_cnt_1_s0/Q</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_sync/cs_memsync_Z[3]/CLEAR</td>
<td>I_clk:[R]</td>
<td>I_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>2.237</td>
</tr>
<tr>
<td>9</td>
<td>2.224</td>
<td>u_Reset_Sync/reset_cnt_1_s0/Q</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_sync/cs_memsync[4]/CLEAR</td>
<td>I_clk:[R]</td>
<td>I_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>2.237</td>
</tr>
<tr>
<td>10</td>
<td>2.224</td>
<td>u_Reset_Sync/reset_cnt_1_s0/Q</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_sync/cs_memsync_Z[5]/CLEAR</td>
<td>I_clk:[R]</td>
<td>I_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>2.237</td>
</tr>
<tr>
<td>11</td>
<td>2.224</td>
<td>u_Reset_Sync/reset_cnt_1_s0/Q</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_sync/lock_d2_Z/CLEAR</td>
<td>I_clk:[R]</td>
<td>I_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>2.237</td>
</tr>
<tr>
<td>12</td>
<td>2.224</td>
<td>u_Reset_Sync/reset_cnt_1_s0/Q</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_sync/count[0]/CLEAR</td>
<td>I_clk:[R]</td>
<td>I_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>2.237</td>
</tr>
<tr>
<td>13</td>
<td>2.224</td>
<td>u_Reset_Sync/reset_cnt_1_s0/Q</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_sync/count_Z[1]/CLEAR</td>
<td>I_clk:[R]</td>
<td>I_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>2.237</td>
</tr>
<tr>
<td>14</td>
<td>2.224</td>
<td>u_Reset_Sync/reset_cnt_1_s0/Q</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_sync/count_Z[2]/CLEAR</td>
<td>I_clk:[R]</td>
<td>I_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>2.237</td>
</tr>
<tr>
<td>15</td>
<td>2.224</td>
<td>u_Reset_Sync/reset_cnt_1_s0/Q</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_sync/lock_syn_Z[0]/CLEAR</td>
<td>I_clk:[R]</td>
<td>I_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>2.237</td>
</tr>
<tr>
<td>16</td>
<td>2.224</td>
<td>u_Reset_Sync/reset_cnt_1_s0/Q</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_sync/lock_syn[1]/CLEAR</td>
<td>I_clk:[R]</td>
<td>I_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>2.237</td>
</tr>
<tr>
<td>17</td>
<td>2.224</td>
<td>u_Reset_Sync/reset_cnt_1_s0/Q</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_sync/flag_Z[0]/CLEAR</td>
<td>I_clk:[R]</td>
<td>I_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>2.237</td>
</tr>
<tr>
<td>18</td>
<td>2.224</td>
<td>u_Reset_Sync/reset_cnt_1_s0/Q</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_sync/flag_Z[1]/CLEAR</td>
<td>I_clk:[R]</td>
<td>I_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>2.237</td>
</tr>
<tr>
<td>19</td>
<td>2.224</td>
<td>u_Reset_Sync/reset_cnt_1_s0/Q</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_sync/dll_rst/PRESET</td>
<td>I_clk:[R]</td>
<td>I_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>2.237</td>
</tr>
<tr>
<td>20</td>
<td>2.224</td>
<td>u_Reset_Sync/reset_cnt_1_s0/Q</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_sync/lock_cnt_Z[0]/CLEAR</td>
<td>I_clk:[R]</td>
<td>I_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>2.237</td>
</tr>
<tr>
<td>21</td>
<td>2.224</td>
<td>u_Reset_Sync/reset_cnt_1_s0/Q</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_sync/lock_cnt_Z[1]/CLEAR</td>
<td>I_clk:[R]</td>
<td>I_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>2.237</td>
</tr>
<tr>
<td>22</td>
<td>2.224</td>
<td>u_Reset_Sync/reset_cnt_1_s0/Q</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_sync/lock_cnt_Z[2]/CLEAR</td>
<td>I_clk:[R]</td>
<td>I_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>2.237</td>
</tr>
<tr>
<td>23</td>
<td>2.224</td>
<td>u_Reset_Sync/reset_cnt_1_s0/Q</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_sync/lock_cnt_Z[3]/CLEAR</td>
<td>I_clk:[R]</td>
<td>I_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>2.237</td>
</tr>
<tr>
<td>24</td>
<td>2.224</td>
<td>u_Reset_Sync/reset_cnt_1_s0/Q</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_sync/lock_cnt_Z[4]/CLEAR</td>
<td>I_clk:[R]</td>
<td>I_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>2.237</td>
</tr>
<tr>
<td>25</td>
<td>2.224</td>
<td>u_Reset_Sync/reset_cnt_1_s0/Q</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_sync/lock_cnt_Z[5]/CLEAR</td>
<td>I_clk:[R]</td>
<td>I_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>2.237</td>
</tr>
</table>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>4.965</td>
<td>6.215</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/dma_wr_grant_i_d1_s0</td>
</tr>
<tr>
<td>2</td>
<td>4.965</td>
<td>6.215</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/dma_wr_grant_i_d2_s0</td>
</tr>
<tr>
<td>3</td>
<td>4.965</td>
<td>6.215</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Rnum_7_s0</td>
</tr>
<tr>
<td>4</td>
<td>4.965</td>
<td>6.215</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.wq1_rptr_9_s0</td>
</tr>
<tr>
<td>5</td>
<td>4.965</td>
<td>6.215</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.wbin_9_s0</td>
</tr>
<tr>
<td>6</td>
<td>4.965</td>
<td>6.215</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.mem_Equal.mem_0_0_s</td>
</tr>
<tr>
<td>7</td>
<td>4.965</td>
<td>6.215</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_frame_ctrl/dma_wr_baseaddr_21_s0</td>
</tr>
<tr>
<td>8</td>
<td>4.965</td>
<td>6.215</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_frame_ctrl/vin_vs_n_sync0_s1</td>
</tr>
<tr>
<td>9</td>
<td>4.965</td>
<td>6.215</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_frame_ctrl/vout_vs_n_sync2_s1</td>
</tr>
<tr>
<td>10</td>
<td>4.965</td>
<td>6.215</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_frame_ctrl/vout_vs_n_sync1_s1</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-10.906</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>51.122</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>40.216</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_Reset_Sync/reset_cnt_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_sobel_processor/u_linebuf/line0/dout_reg_0_s43</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pix_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>139</td>
<td>IOT13[A]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>40.486</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C22[0][A]</td>
<td>u_Reset_Sync/reset_cnt_0_s0/CLK</td>
</tr>
<tr>
<td>40.945</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R11C22[0][A]</td>
<td style=" font-weight:bold;">u_Reset_Sync/reset_cnt_0_s0/Q</td>
</tr>
<tr>
<td>41.289</td>
<td>0.345</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C22[2][B]</td>
<td>u_Reset_Sync/sys_resetn_s/I0</td>
</tr>
<tr>
<td>42.388</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>115</td>
<td>R11C22[2][B]</td>
<td style=" background: #97FFFF;">u_Reset_Sync/sys_resetn_s/F</td>
</tr>
<tr>
<td>44.691</td>
<td>2.302</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C32[0][B]</td>
<td>hdmi_rst_n_s0/I1</td>
</tr>
<tr>
<td>45.790</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R9C32[0][B]</td>
<td style=" background: #97FFFF;">hdmi_rst_n_s0/F</td>
</tr>
<tr>
<td>45.801</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C32[1][B]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/n36_s2/I0</td>
</tr>
<tr>
<td>46.900</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>417</td>
<td>R9C32[1][B]</td>
<td style=" background: #97FFFF;">DVI_TX_Top_inst/rgb2dvi_inst/n36_s2/F</td>
</tr>
<tr>
<td>51.122</td>
<td>4.222</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C26[1][A]</td>
<td style=" font-weight:bold;">u_sobel_processor/u_linebuf/line0/dout_reg_0_s43/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.404</td>
<td>40.404</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.404</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pix_clk</td>
</tr>
<tr>
<td>40.404</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>552</td>
<td>RIGHTSIDE[1]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>40.646</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C26[1][A]</td>
<td>u_sobel_processor/u_linebuf/line0/dout_reg_0_s43/CLK</td>
</tr>
<tr>
<td>40.616</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_sobel_processor/u_linebuf/line0/dout_reg_0_s43</td>
</tr>
<tr>
<td>40.216</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C26[1][A]</td>
<td>u_sobel_processor/u_linebuf/line0/dout_reg_0_s43</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-3.207</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.367</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 60.534%; route: 1.361, 39.466%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.297, 31.000%; route: 6.880, 64.691%; tC2Q: 0.458, 4.309%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-9.506</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>47.384</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.878</td>
</tr>
<tr>
<td class="label">From</td>
<td>testpattern_inst/O_vs_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_frame_ctrl/vin_vs_n_sync0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>139</td>
<td>IOT13[A]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>40.486</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C22[2][B]</td>
<td>testpattern_inst/O_vs_s0/CLK</td>
</tr>
<tr>
<td>40.945</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R9C22[2][B]</td>
<td style=" font-weight:bold;">testpattern_inst/O_vs_s0/Q</td>
</tr>
<tr>
<td>43.051</td>
<td>2.107</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C17[0][B]</td>
<td>ch0_vfb_vs_in_s0/I1</td>
</tr>
<tr>
<td>44.150</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R5C17[0][B]</td>
<td style=" background: #97FFFF;">ch0_vfb_vs_in_s0/F</td>
</tr>
<tr>
<td>47.384</td>
<td>3.233</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C22[1][A]</td>
<td style=" font-weight:bold;">Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_frame_ctrl/vin_vs_n_sync0_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.736</td>
<td>37.736</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.736</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>38.066</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>629</td>
<td>BOTTOMSIDE[1]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>38.308</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C22[1][A]</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_frame_ctrl/vin_vs_n_sync0_s1/CLK</td>
</tr>
<tr>
<td>38.278</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_frame_ctrl/vin_vs_n_sync0_s1</td>
</tr>
<tr>
<td>37.878</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C22[1][A]</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_frame_ctrl/vin_vs_n_sync0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.877</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.699</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 60.534%; route: 1.361, 39.466%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.099, 15.933%; route: 5.340, 77.422%; tC2Q: 0.458, 6.645%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-9.027</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1009.543</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1000.516</td>
</tr>
<tr>
<td class="label">From</td>
<td>testpattern_inst/O_vs_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/video_vs_n_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ch0_vfb_clk_in:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>999.999</td>
<td>999.999</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>1002.087</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>139</td>
<td>IOT13[A]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>1003.448</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C22[2][B]</td>
<td>testpattern_inst/O_vs_s0/CLK</td>
</tr>
<tr>
<td>1003.907</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R9C22[2][B]</td>
<td style=" font-weight:bold;">testpattern_inst/O_vs_s0/Q</td>
</tr>
<tr>
<td>1006.013</td>
<td>2.107</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C17[0][B]</td>
<td>ch0_vfb_vs_in_s0/I1</td>
</tr>
<tr>
<td>1007.112</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R5C17[0][B]</td>
<td style=" background: #97FFFF;">ch0_vfb_vs_in_s0/F</td>
</tr>
<tr>
<td>1009.543</td>
<td>2.431</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C14[1][A]</td>
<td style=" font-weight:bold;">Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/video_vs_n_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ch0_vfb_clk_in</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>120</td>
<td>R2C20[0][A]</td>
<td>ch0_vfb_clk_in_s0/F</td>
</tr>
<tr>
<td>1000.946</td>
<td>0.946</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C14[1][A]</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/video_vs_n_s0/CLK</td>
</tr>
<tr>
<td>1000.916</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/video_vs_n_s0</td>
</tr>
<tr>
<td>1000.516</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C14[1][A]</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/video_vs_n_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.503</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 60.534%; route: 1.361, 39.466%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.099, 18.032%; route: 4.537, 74.448%; tC2Q: 0.458, 7.520%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.946, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-8.892</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>49.465</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>40.573</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_Reset_Sync/reset_cnt_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_sobel_processor/u_linebuf/line2/dout_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pix_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>139</td>
<td>IOT13[A]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>40.486</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C22[0][A]</td>
<td>u_Reset_Sync/reset_cnt_0_s0/CLK</td>
</tr>
<tr>
<td>40.945</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R11C22[0][A]</td>
<td style=" font-weight:bold;">u_Reset_Sync/reset_cnt_0_s0/Q</td>
</tr>
<tr>
<td>41.289</td>
<td>0.345</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C22[2][B]</td>
<td>u_Reset_Sync/sys_resetn_s/I0</td>
</tr>
<tr>
<td>42.388</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>115</td>
<td>R11C22[2][B]</td>
<td style=" background: #97FFFF;">u_Reset_Sync/sys_resetn_s/F</td>
</tr>
<tr>
<td>44.691</td>
<td>2.302</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C32[0][B]</td>
<td>hdmi_rst_n_s0/I1</td>
</tr>
<tr>
<td>45.790</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R9C32[0][B]</td>
<td style=" background: #97FFFF;">hdmi_rst_n_s0/F</td>
</tr>
<tr>
<td>45.801</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C32[1][B]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/n36_s2/I0</td>
</tr>
<tr>
<td>46.862</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>417</td>
<td>R9C32[1][B]</td>
<td style=" background: #97FFFF;">DVI_TX_Top_inst/rgb2dvi_inst/n36_s2/F</td>
</tr>
<tr>
<td>49.465</td>
<td>2.603</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C33[0][A]</td>
<td style=" font-weight:bold;">u_sobel_processor/u_linebuf/line2/dout_0_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.404</td>
<td>40.404</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.404</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pix_clk</td>
</tr>
<tr>
<td>40.404</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>552</td>
<td>RIGHTSIDE[1]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>40.646</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C33[0][A]</td>
<td>u_sobel_processor/u_linebuf/line2/dout_0_s0/CLK</td>
</tr>
<tr>
<td>40.616</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_sobel_processor/u_linebuf/line2/dout_0_s0</td>
</tr>
<tr>
<td>40.573</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C33[0][A]</td>
<td>u_sobel_processor/u_linebuf/line2/dout_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-3.207</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.367</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 60.534%; route: 1.361, 39.466%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.259, 36.297%; route: 5.261, 58.599%; tC2Q: 0.458, 5.105%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-8.892</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>49.465</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>40.573</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_Reset_Sync/reset_cnt_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_sobel_processor/u_linebuf/line2/dout_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pix_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>139</td>
<td>IOT13[A]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>40.486</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C22[0][A]</td>
<td>u_Reset_Sync/reset_cnt_0_s0/CLK</td>
</tr>
<tr>
<td>40.945</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R11C22[0][A]</td>
<td style=" font-weight:bold;">u_Reset_Sync/reset_cnt_0_s0/Q</td>
</tr>
<tr>
<td>41.289</td>
<td>0.345</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C22[2][B]</td>
<td>u_Reset_Sync/sys_resetn_s/I0</td>
</tr>
<tr>
<td>42.388</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>115</td>
<td>R11C22[2][B]</td>
<td style=" background: #97FFFF;">u_Reset_Sync/sys_resetn_s/F</td>
</tr>
<tr>
<td>44.691</td>
<td>2.302</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C32[0][B]</td>
<td>hdmi_rst_n_s0/I1</td>
</tr>
<tr>
<td>45.790</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R9C32[0][B]</td>
<td style=" background: #97FFFF;">hdmi_rst_n_s0/F</td>
</tr>
<tr>
<td>45.801</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C32[1][B]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/n36_s2/I0</td>
</tr>
<tr>
<td>46.862</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>417</td>
<td>R9C32[1][B]</td>
<td style=" background: #97FFFF;">DVI_TX_Top_inst/rgb2dvi_inst/n36_s2/F</td>
</tr>
<tr>
<td>49.465</td>
<td>2.603</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C35[0][A]</td>
<td style=" font-weight:bold;">u_sobel_processor/u_linebuf/line2/dout_1_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.404</td>
<td>40.404</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.404</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pix_clk</td>
</tr>
<tr>
<td>40.404</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>552</td>
<td>RIGHTSIDE[1]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>40.646</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C35[0][A]</td>
<td>u_sobel_processor/u_linebuf/line2/dout_1_s0/CLK</td>
</tr>
<tr>
<td>40.616</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_sobel_processor/u_linebuf/line2/dout_1_s0</td>
</tr>
<tr>
<td>40.573</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C35[0][A]</td>
<td>u_sobel_processor/u_linebuf/line2/dout_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-3.207</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.367</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 60.534%; route: 1.361, 39.466%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.259, 36.297%; route: 5.261, 58.599%; tC2Q: 0.458, 5.105%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-8.892</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>49.465</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>40.573</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_Reset_Sync/reset_cnt_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_sobel_processor/u_linebuf/line2/dout_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pix_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>139</td>
<td>IOT13[A]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>40.486</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C22[0][A]</td>
<td>u_Reset_Sync/reset_cnt_0_s0/CLK</td>
</tr>
<tr>
<td>40.945</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R11C22[0][A]</td>
<td style=" font-weight:bold;">u_Reset_Sync/reset_cnt_0_s0/Q</td>
</tr>
<tr>
<td>41.289</td>
<td>0.345</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C22[2][B]</td>
<td>u_Reset_Sync/sys_resetn_s/I0</td>
</tr>
<tr>
<td>42.388</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>115</td>
<td>R11C22[2][B]</td>
<td style=" background: #97FFFF;">u_Reset_Sync/sys_resetn_s/F</td>
</tr>
<tr>
<td>44.691</td>
<td>2.302</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C32[0][B]</td>
<td>hdmi_rst_n_s0/I1</td>
</tr>
<tr>
<td>45.790</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R9C32[0][B]</td>
<td style=" background: #97FFFF;">hdmi_rst_n_s0/F</td>
</tr>
<tr>
<td>45.801</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C32[1][B]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/n36_s2/I0</td>
</tr>
<tr>
<td>46.862</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>417</td>
<td>R9C32[1][B]</td>
<td style=" background: #97FFFF;">DVI_TX_Top_inst/rgb2dvi_inst/n36_s2/F</td>
</tr>
<tr>
<td>49.465</td>
<td>2.603</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C33[2][A]</td>
<td style=" font-weight:bold;">u_sobel_processor/u_linebuf/line2/dout_2_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.404</td>
<td>40.404</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.404</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pix_clk</td>
</tr>
<tr>
<td>40.404</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>552</td>
<td>RIGHTSIDE[1]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>40.646</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C33[2][A]</td>
<td>u_sobel_processor/u_linebuf/line2/dout_2_s0/CLK</td>
</tr>
<tr>
<td>40.616</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_sobel_processor/u_linebuf/line2/dout_2_s0</td>
</tr>
<tr>
<td>40.573</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C33[2][A]</td>
<td>u_sobel_processor/u_linebuf/line2/dout_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-3.207</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.367</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 60.534%; route: 1.361, 39.466%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.259, 36.297%; route: 5.261, 58.599%; tC2Q: 0.458, 5.105%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-8.892</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>49.465</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>40.573</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_Reset_Sync/reset_cnt_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_sobel_processor/u_linebuf/line2/dout_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pix_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>139</td>
<td>IOT13[A]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>40.486</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C22[0][A]</td>
<td>u_Reset_Sync/reset_cnt_0_s0/CLK</td>
</tr>
<tr>
<td>40.945</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R11C22[0][A]</td>
<td style=" font-weight:bold;">u_Reset_Sync/reset_cnt_0_s0/Q</td>
</tr>
<tr>
<td>41.289</td>
<td>0.345</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C22[2][B]</td>
<td>u_Reset_Sync/sys_resetn_s/I0</td>
</tr>
<tr>
<td>42.388</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>115</td>
<td>R11C22[2][B]</td>
<td style=" background: #97FFFF;">u_Reset_Sync/sys_resetn_s/F</td>
</tr>
<tr>
<td>44.691</td>
<td>2.302</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C32[0][B]</td>
<td>hdmi_rst_n_s0/I1</td>
</tr>
<tr>
<td>45.790</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R9C32[0][B]</td>
<td style=" background: #97FFFF;">hdmi_rst_n_s0/F</td>
</tr>
<tr>
<td>45.801</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C32[1][B]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/n36_s2/I0</td>
</tr>
<tr>
<td>46.862</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>417</td>
<td>R9C32[1][B]</td>
<td style=" background: #97FFFF;">DVI_TX_Top_inst/rgb2dvi_inst/n36_s2/F</td>
</tr>
<tr>
<td>49.465</td>
<td>2.603</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C34[2][A]</td>
<td style=" font-weight:bold;">u_sobel_processor/u_linebuf/line2/dout_3_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.404</td>
<td>40.404</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.404</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pix_clk</td>
</tr>
<tr>
<td>40.404</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>552</td>
<td>RIGHTSIDE[1]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>40.646</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C34[2][A]</td>
<td>u_sobel_processor/u_linebuf/line2/dout_3_s0/CLK</td>
</tr>
<tr>
<td>40.616</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_sobel_processor/u_linebuf/line2/dout_3_s0</td>
</tr>
<tr>
<td>40.573</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C34[2][A]</td>
<td>u_sobel_processor/u_linebuf/line2/dout_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-3.207</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.367</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 60.534%; route: 1.361, 39.466%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.259, 36.297%; route: 5.261, 58.599%; tC2Q: 0.458, 5.105%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-8.892</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>49.465</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>40.573</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_Reset_Sync/reset_cnt_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_sobel_processor/u_linebuf/line2/dout_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pix_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>139</td>
<td>IOT13[A]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>40.486</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C22[0][A]</td>
<td>u_Reset_Sync/reset_cnt_0_s0/CLK</td>
</tr>
<tr>
<td>40.945</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R11C22[0][A]</td>
<td style=" font-weight:bold;">u_Reset_Sync/reset_cnt_0_s0/Q</td>
</tr>
<tr>
<td>41.289</td>
<td>0.345</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C22[2][B]</td>
<td>u_Reset_Sync/sys_resetn_s/I0</td>
</tr>
<tr>
<td>42.388</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>115</td>
<td>R11C22[2][B]</td>
<td style=" background: #97FFFF;">u_Reset_Sync/sys_resetn_s/F</td>
</tr>
<tr>
<td>44.691</td>
<td>2.302</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C32[0][B]</td>
<td>hdmi_rst_n_s0/I1</td>
</tr>
<tr>
<td>45.790</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R9C32[0][B]</td>
<td style=" background: #97FFFF;">hdmi_rst_n_s0/F</td>
</tr>
<tr>
<td>45.801</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C32[1][B]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/n36_s2/I0</td>
</tr>
<tr>
<td>46.862</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>417</td>
<td>R9C32[1][B]</td>
<td style=" background: #97FFFF;">DVI_TX_Top_inst/rgb2dvi_inst/n36_s2/F</td>
</tr>
<tr>
<td>49.465</td>
<td>2.603</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C33[2][B]</td>
<td style=" font-weight:bold;">u_sobel_processor/u_linebuf/line2/dout_4_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.404</td>
<td>40.404</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.404</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pix_clk</td>
</tr>
<tr>
<td>40.404</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>552</td>
<td>RIGHTSIDE[1]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>40.646</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C33[2][B]</td>
<td>u_sobel_processor/u_linebuf/line2/dout_4_s0/CLK</td>
</tr>
<tr>
<td>40.616</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_sobel_processor/u_linebuf/line2/dout_4_s0</td>
</tr>
<tr>
<td>40.573</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C33[2][B]</td>
<td>u_sobel_processor/u_linebuf/line2/dout_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-3.207</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.367</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 60.534%; route: 1.361, 39.466%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.259, 36.297%; route: 5.261, 58.599%; tC2Q: 0.458, 5.105%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-8.892</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>49.465</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>40.573</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_Reset_Sync/reset_cnt_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_sobel_processor/u_linebuf/line2/dout_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pix_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>139</td>
<td>IOT13[A]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>40.486</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C22[0][A]</td>
<td>u_Reset_Sync/reset_cnt_0_s0/CLK</td>
</tr>
<tr>
<td>40.945</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R11C22[0][A]</td>
<td style=" font-weight:bold;">u_Reset_Sync/reset_cnt_0_s0/Q</td>
</tr>
<tr>
<td>41.289</td>
<td>0.345</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C22[2][B]</td>
<td>u_Reset_Sync/sys_resetn_s/I0</td>
</tr>
<tr>
<td>42.388</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>115</td>
<td>R11C22[2][B]</td>
<td style=" background: #97FFFF;">u_Reset_Sync/sys_resetn_s/F</td>
</tr>
<tr>
<td>44.691</td>
<td>2.302</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C32[0][B]</td>
<td>hdmi_rst_n_s0/I1</td>
</tr>
<tr>
<td>45.790</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R9C32[0][B]</td>
<td style=" background: #97FFFF;">hdmi_rst_n_s0/F</td>
</tr>
<tr>
<td>45.801</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C32[1][B]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/n36_s2/I0</td>
</tr>
<tr>
<td>46.862</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>417</td>
<td>R9C32[1][B]</td>
<td style=" background: #97FFFF;">DVI_TX_Top_inst/rgb2dvi_inst/n36_s2/F</td>
</tr>
<tr>
<td>49.465</td>
<td>2.603</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C32[0][A]</td>
<td style=" font-weight:bold;">u_sobel_processor/u_linebuf/line2/dout_5_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.404</td>
<td>40.404</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.404</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pix_clk</td>
</tr>
<tr>
<td>40.404</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>552</td>
<td>RIGHTSIDE[1]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>40.646</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C32[0][A]</td>
<td>u_sobel_processor/u_linebuf/line2/dout_5_s0/CLK</td>
</tr>
<tr>
<td>40.616</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_sobel_processor/u_linebuf/line2/dout_5_s0</td>
</tr>
<tr>
<td>40.573</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C32[0][A]</td>
<td>u_sobel_processor/u_linebuf/line2/dout_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-3.207</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.367</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 60.534%; route: 1.361, 39.466%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.259, 36.297%; route: 5.261, 58.599%; tC2Q: 0.458, 5.105%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-8.892</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>49.465</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>40.573</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_Reset_Sync/reset_cnt_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_sobel_processor/u_linebuf/line2/dout_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pix_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>139</td>
<td>IOT13[A]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>40.486</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C22[0][A]</td>
<td>u_Reset_Sync/reset_cnt_0_s0/CLK</td>
</tr>
<tr>
<td>40.945</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R11C22[0][A]</td>
<td style=" font-weight:bold;">u_Reset_Sync/reset_cnt_0_s0/Q</td>
</tr>
<tr>
<td>41.289</td>
<td>0.345</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C22[2][B]</td>
<td>u_Reset_Sync/sys_resetn_s/I0</td>
</tr>
<tr>
<td>42.388</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>115</td>
<td>R11C22[2][B]</td>
<td style=" background: #97FFFF;">u_Reset_Sync/sys_resetn_s/F</td>
</tr>
<tr>
<td>44.691</td>
<td>2.302</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C32[0][B]</td>
<td>hdmi_rst_n_s0/I1</td>
</tr>
<tr>
<td>45.790</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R9C32[0][B]</td>
<td style=" background: #97FFFF;">hdmi_rst_n_s0/F</td>
</tr>
<tr>
<td>45.801</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C32[1][B]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/n36_s2/I0</td>
</tr>
<tr>
<td>46.862</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>417</td>
<td>R9C32[1][B]</td>
<td style=" background: #97FFFF;">DVI_TX_Top_inst/rgb2dvi_inst/n36_s2/F</td>
</tr>
<tr>
<td>49.465</td>
<td>2.603</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C33[0][A]</td>
<td style=" font-weight:bold;">u_sobel_processor/u_linebuf/line2/dout_6_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.404</td>
<td>40.404</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.404</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pix_clk</td>
</tr>
<tr>
<td>40.404</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>552</td>
<td>RIGHTSIDE[1]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>40.646</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C33[0][A]</td>
<td>u_sobel_processor/u_linebuf/line2/dout_6_s0/CLK</td>
</tr>
<tr>
<td>40.616</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_sobel_processor/u_linebuf/line2/dout_6_s0</td>
</tr>
<tr>
<td>40.573</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C33[0][A]</td>
<td>u_sobel_processor/u_linebuf/line2/dout_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-3.207</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.367</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 60.534%; route: 1.361, 39.466%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.259, 36.297%; route: 5.261, 58.599%; tC2Q: 0.458, 5.105%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-8.892</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>49.465</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>40.573</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_Reset_Sync/reset_cnt_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_sobel_processor/u_linebuf/line2/dout_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pix_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>139</td>
<td>IOT13[A]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>40.486</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C22[0][A]</td>
<td>u_Reset_Sync/reset_cnt_0_s0/CLK</td>
</tr>
<tr>
<td>40.945</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R11C22[0][A]</td>
<td style=" font-weight:bold;">u_Reset_Sync/reset_cnt_0_s0/Q</td>
</tr>
<tr>
<td>41.289</td>
<td>0.345</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C22[2][B]</td>
<td>u_Reset_Sync/sys_resetn_s/I0</td>
</tr>
<tr>
<td>42.388</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>115</td>
<td>R11C22[2][B]</td>
<td style=" background: #97FFFF;">u_Reset_Sync/sys_resetn_s/F</td>
</tr>
<tr>
<td>44.691</td>
<td>2.302</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C32[0][B]</td>
<td>hdmi_rst_n_s0/I1</td>
</tr>
<tr>
<td>45.790</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R9C32[0][B]</td>
<td style=" background: #97FFFF;">hdmi_rst_n_s0/F</td>
</tr>
<tr>
<td>45.801</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C32[1][B]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/n36_s2/I0</td>
</tr>
<tr>
<td>46.862</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>417</td>
<td>R9C32[1][B]</td>
<td style=" background: #97FFFF;">DVI_TX_Top_inst/rgb2dvi_inst/n36_s2/F</td>
</tr>
<tr>
<td>49.465</td>
<td>2.603</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C34[1][A]</td>
<td style=" font-weight:bold;">u_sobel_processor/u_linebuf/line2/dout_7_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.404</td>
<td>40.404</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.404</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pix_clk</td>
</tr>
<tr>
<td>40.404</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>552</td>
<td>RIGHTSIDE[1]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>40.646</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C34[1][A]</td>
<td>u_sobel_processor/u_linebuf/line2/dout_7_s0/CLK</td>
</tr>
<tr>
<td>40.616</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_sobel_processor/u_linebuf/line2/dout_7_s0</td>
</tr>
<tr>
<td>40.573</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C34[1][A]</td>
<td>u_sobel_processor/u_linebuf/line2/dout_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-3.207</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.367</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 60.534%; route: 1.361, 39.466%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.259, 36.297%; route: 5.261, 58.599%; tC2Q: 0.458, 5.105%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-8.892</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>49.465</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>40.573</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_Reset_Sync/reset_cnt_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_sobel_processor/u_linebuf/line1/dout_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pix_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>139</td>
<td>IOT13[A]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>40.486</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C22[0][A]</td>
<td>u_Reset_Sync/reset_cnt_0_s0/CLK</td>
</tr>
<tr>
<td>40.945</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R11C22[0][A]</td>
<td style=" font-weight:bold;">u_Reset_Sync/reset_cnt_0_s0/Q</td>
</tr>
<tr>
<td>41.289</td>
<td>0.345</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C22[2][B]</td>
<td>u_Reset_Sync/sys_resetn_s/I0</td>
</tr>
<tr>
<td>42.388</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>115</td>
<td>R11C22[2][B]</td>
<td style=" background: #97FFFF;">u_Reset_Sync/sys_resetn_s/F</td>
</tr>
<tr>
<td>44.691</td>
<td>2.302</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C32[0][B]</td>
<td>hdmi_rst_n_s0/I1</td>
</tr>
<tr>
<td>45.790</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R9C32[0][B]</td>
<td style=" background: #97FFFF;">hdmi_rst_n_s0/F</td>
</tr>
<tr>
<td>45.801</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C32[1][B]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/n36_s2/I0</td>
</tr>
<tr>
<td>46.862</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>417</td>
<td>R9C32[1][B]</td>
<td style=" background: #97FFFF;">DVI_TX_Top_inst/rgb2dvi_inst/n36_s2/F</td>
</tr>
<tr>
<td>49.465</td>
<td>2.603</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C36[0][B]</td>
<td style=" font-weight:bold;">u_sobel_processor/u_linebuf/line1/dout_0_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.404</td>
<td>40.404</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.404</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pix_clk</td>
</tr>
<tr>
<td>40.404</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>552</td>
<td>RIGHTSIDE[1]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>40.646</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C36[0][B]</td>
<td>u_sobel_processor/u_linebuf/line1/dout_0_s0/CLK</td>
</tr>
<tr>
<td>40.616</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_sobel_processor/u_linebuf/line1/dout_0_s0</td>
</tr>
<tr>
<td>40.573</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C36[0][B]</td>
<td>u_sobel_processor/u_linebuf/line1/dout_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-3.207</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.367</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 60.534%; route: 1.361, 39.466%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.259, 36.297%; route: 5.261, 58.599%; tC2Q: 0.458, 5.105%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-8.892</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>49.465</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>40.573</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_Reset_Sync/reset_cnt_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_sobel_processor/u_linebuf/line1/dout_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pix_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>139</td>
<td>IOT13[A]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>40.486</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C22[0][A]</td>
<td>u_Reset_Sync/reset_cnt_0_s0/CLK</td>
</tr>
<tr>
<td>40.945</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R11C22[0][A]</td>
<td style=" font-weight:bold;">u_Reset_Sync/reset_cnt_0_s0/Q</td>
</tr>
<tr>
<td>41.289</td>
<td>0.345</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C22[2][B]</td>
<td>u_Reset_Sync/sys_resetn_s/I0</td>
</tr>
<tr>
<td>42.388</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>115</td>
<td>R11C22[2][B]</td>
<td style=" background: #97FFFF;">u_Reset_Sync/sys_resetn_s/F</td>
</tr>
<tr>
<td>44.691</td>
<td>2.302</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C32[0][B]</td>
<td>hdmi_rst_n_s0/I1</td>
</tr>
<tr>
<td>45.790</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R9C32[0][B]</td>
<td style=" background: #97FFFF;">hdmi_rst_n_s0/F</td>
</tr>
<tr>
<td>45.801</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C32[1][B]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/n36_s2/I0</td>
</tr>
<tr>
<td>46.862</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>417</td>
<td>R9C32[1][B]</td>
<td style=" background: #97FFFF;">DVI_TX_Top_inst/rgb2dvi_inst/n36_s2/F</td>
</tr>
<tr>
<td>49.465</td>
<td>2.603</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C36[0][A]</td>
<td style=" font-weight:bold;">u_sobel_processor/u_linebuf/line1/dout_1_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.404</td>
<td>40.404</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.404</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pix_clk</td>
</tr>
<tr>
<td>40.404</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>552</td>
<td>RIGHTSIDE[1]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>40.646</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C36[0][A]</td>
<td>u_sobel_processor/u_linebuf/line1/dout_1_s0/CLK</td>
</tr>
<tr>
<td>40.616</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_sobel_processor/u_linebuf/line1/dout_1_s0</td>
</tr>
<tr>
<td>40.573</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C36[0][A]</td>
<td>u_sobel_processor/u_linebuf/line1/dout_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-3.207</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.367</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 60.534%; route: 1.361, 39.466%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.259, 36.297%; route: 5.261, 58.599%; tC2Q: 0.458, 5.105%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-8.892</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>49.465</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>40.573</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_Reset_Sync/reset_cnt_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_sobel_processor/u_linebuf/line1/dout_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pix_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>139</td>
<td>IOT13[A]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>40.486</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C22[0][A]</td>
<td>u_Reset_Sync/reset_cnt_0_s0/CLK</td>
</tr>
<tr>
<td>40.945</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R11C22[0][A]</td>
<td style=" font-weight:bold;">u_Reset_Sync/reset_cnt_0_s0/Q</td>
</tr>
<tr>
<td>41.289</td>
<td>0.345</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C22[2][B]</td>
<td>u_Reset_Sync/sys_resetn_s/I0</td>
</tr>
<tr>
<td>42.388</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>115</td>
<td>R11C22[2][B]</td>
<td style=" background: #97FFFF;">u_Reset_Sync/sys_resetn_s/F</td>
</tr>
<tr>
<td>44.691</td>
<td>2.302</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C32[0][B]</td>
<td>hdmi_rst_n_s0/I1</td>
</tr>
<tr>
<td>45.790</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R9C32[0][B]</td>
<td style=" background: #97FFFF;">hdmi_rst_n_s0/F</td>
</tr>
<tr>
<td>45.801</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C32[1][B]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/n36_s2/I0</td>
</tr>
<tr>
<td>46.862</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>417</td>
<td>R9C32[1][B]</td>
<td style=" background: #97FFFF;">DVI_TX_Top_inst/rgb2dvi_inst/n36_s2/F</td>
</tr>
<tr>
<td>49.465</td>
<td>2.603</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C36[2][A]</td>
<td style=" font-weight:bold;">u_sobel_processor/u_linebuf/line1/dout_2_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.404</td>
<td>40.404</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.404</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pix_clk</td>
</tr>
<tr>
<td>40.404</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>552</td>
<td>RIGHTSIDE[1]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>40.646</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C36[2][A]</td>
<td>u_sobel_processor/u_linebuf/line1/dout_2_s0/CLK</td>
</tr>
<tr>
<td>40.616</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_sobel_processor/u_linebuf/line1/dout_2_s0</td>
</tr>
<tr>
<td>40.573</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C36[2][A]</td>
<td>u_sobel_processor/u_linebuf/line1/dout_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-3.207</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.367</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 60.534%; route: 1.361, 39.466%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.259, 36.297%; route: 5.261, 58.599%; tC2Q: 0.458, 5.105%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-8.892</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>49.465</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>40.573</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_Reset_Sync/reset_cnt_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_sobel_processor/u_linebuf/line1/dout_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pix_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>139</td>
<td>IOT13[A]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>40.486</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C22[0][A]</td>
<td>u_Reset_Sync/reset_cnt_0_s0/CLK</td>
</tr>
<tr>
<td>40.945</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R11C22[0][A]</td>
<td style=" font-weight:bold;">u_Reset_Sync/reset_cnt_0_s0/Q</td>
</tr>
<tr>
<td>41.289</td>
<td>0.345</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C22[2][B]</td>
<td>u_Reset_Sync/sys_resetn_s/I0</td>
</tr>
<tr>
<td>42.388</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>115</td>
<td>R11C22[2][B]</td>
<td style=" background: #97FFFF;">u_Reset_Sync/sys_resetn_s/F</td>
</tr>
<tr>
<td>44.691</td>
<td>2.302</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C32[0][B]</td>
<td>hdmi_rst_n_s0/I1</td>
</tr>
<tr>
<td>45.790</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R9C32[0][B]</td>
<td style=" background: #97FFFF;">hdmi_rst_n_s0/F</td>
</tr>
<tr>
<td>45.801</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C32[1][B]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/n36_s2/I0</td>
</tr>
<tr>
<td>46.862</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>417</td>
<td>R9C32[1][B]</td>
<td style=" background: #97FFFF;">DVI_TX_Top_inst/rgb2dvi_inst/n36_s2/F</td>
</tr>
<tr>
<td>49.465</td>
<td>2.603</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C34[1][B]</td>
<td style=" font-weight:bold;">u_sobel_processor/u_linebuf/line1/dout_3_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.404</td>
<td>40.404</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.404</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pix_clk</td>
</tr>
<tr>
<td>40.404</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>552</td>
<td>RIGHTSIDE[1]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>40.646</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C34[1][B]</td>
<td>u_sobel_processor/u_linebuf/line1/dout_3_s0/CLK</td>
</tr>
<tr>
<td>40.616</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_sobel_processor/u_linebuf/line1/dout_3_s0</td>
</tr>
<tr>
<td>40.573</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C34[1][B]</td>
<td>u_sobel_processor/u_linebuf/line1/dout_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-3.207</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.367</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 60.534%; route: 1.361, 39.466%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.259, 36.297%; route: 5.261, 58.599%; tC2Q: 0.458, 5.105%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-8.892</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>49.465</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>40.573</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_Reset_Sync/reset_cnt_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_sobel_processor/u_linebuf/line1/dout_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pix_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>139</td>
<td>IOT13[A]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>40.486</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C22[0][A]</td>
<td>u_Reset_Sync/reset_cnt_0_s0/CLK</td>
</tr>
<tr>
<td>40.945</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R11C22[0][A]</td>
<td style=" font-weight:bold;">u_Reset_Sync/reset_cnt_0_s0/Q</td>
</tr>
<tr>
<td>41.289</td>
<td>0.345</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C22[2][B]</td>
<td>u_Reset_Sync/sys_resetn_s/I0</td>
</tr>
<tr>
<td>42.388</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>115</td>
<td>R11C22[2][B]</td>
<td style=" background: #97FFFF;">u_Reset_Sync/sys_resetn_s/F</td>
</tr>
<tr>
<td>44.691</td>
<td>2.302</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C32[0][B]</td>
<td>hdmi_rst_n_s0/I1</td>
</tr>
<tr>
<td>45.790</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R9C32[0][B]</td>
<td style=" background: #97FFFF;">hdmi_rst_n_s0/F</td>
</tr>
<tr>
<td>45.801</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C32[1][B]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/n36_s2/I0</td>
</tr>
<tr>
<td>46.862</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>417</td>
<td>R9C32[1][B]</td>
<td style=" background: #97FFFF;">DVI_TX_Top_inst/rgb2dvi_inst/n36_s2/F</td>
</tr>
<tr>
<td>49.465</td>
<td>2.603</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C35[1][A]</td>
<td style=" font-weight:bold;">u_sobel_processor/u_linebuf/line1/dout_4_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.404</td>
<td>40.404</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.404</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pix_clk</td>
</tr>
<tr>
<td>40.404</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>552</td>
<td>RIGHTSIDE[1]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>40.646</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C35[1][A]</td>
<td>u_sobel_processor/u_linebuf/line1/dout_4_s0/CLK</td>
</tr>
<tr>
<td>40.616</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_sobel_processor/u_linebuf/line1/dout_4_s0</td>
</tr>
<tr>
<td>40.573</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C35[1][A]</td>
<td>u_sobel_processor/u_linebuf/line1/dout_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-3.207</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.367</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 60.534%; route: 1.361, 39.466%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.259, 36.297%; route: 5.261, 58.599%; tC2Q: 0.458, 5.105%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-8.892</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>49.465</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>40.573</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_Reset_Sync/reset_cnt_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_sobel_processor/u_linebuf/line1/dout_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pix_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>139</td>
<td>IOT13[A]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>40.486</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C22[0][A]</td>
<td>u_Reset_Sync/reset_cnt_0_s0/CLK</td>
</tr>
<tr>
<td>40.945</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R11C22[0][A]</td>
<td style=" font-weight:bold;">u_Reset_Sync/reset_cnt_0_s0/Q</td>
</tr>
<tr>
<td>41.289</td>
<td>0.345</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C22[2][B]</td>
<td>u_Reset_Sync/sys_resetn_s/I0</td>
</tr>
<tr>
<td>42.388</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>115</td>
<td>R11C22[2][B]</td>
<td style=" background: #97FFFF;">u_Reset_Sync/sys_resetn_s/F</td>
</tr>
<tr>
<td>44.691</td>
<td>2.302</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C32[0][B]</td>
<td>hdmi_rst_n_s0/I1</td>
</tr>
<tr>
<td>45.790</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R9C32[0][B]</td>
<td style=" background: #97FFFF;">hdmi_rst_n_s0/F</td>
</tr>
<tr>
<td>45.801</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C32[1][B]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/n36_s2/I0</td>
</tr>
<tr>
<td>46.862</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>417</td>
<td>R9C32[1][B]</td>
<td style=" background: #97FFFF;">DVI_TX_Top_inst/rgb2dvi_inst/n36_s2/F</td>
</tr>
<tr>
<td>49.465</td>
<td>2.603</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C35[2][B]</td>
<td style=" font-weight:bold;">u_sobel_processor/u_linebuf/line1/dout_5_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.404</td>
<td>40.404</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.404</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pix_clk</td>
</tr>
<tr>
<td>40.404</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>552</td>
<td>RIGHTSIDE[1]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>40.646</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C35[2][B]</td>
<td>u_sobel_processor/u_linebuf/line1/dout_5_s0/CLK</td>
</tr>
<tr>
<td>40.616</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_sobel_processor/u_linebuf/line1/dout_5_s0</td>
</tr>
<tr>
<td>40.573</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C35[2][B]</td>
<td>u_sobel_processor/u_linebuf/line1/dout_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-3.207</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.367</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 60.534%; route: 1.361, 39.466%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.259, 36.297%; route: 5.261, 58.599%; tC2Q: 0.458, 5.105%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-8.892</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>49.465</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>40.573</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_Reset_Sync/reset_cnt_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_sobel_processor/u_linebuf/line1/dout_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pix_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>139</td>
<td>IOT13[A]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>40.486</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C22[0][A]</td>
<td>u_Reset_Sync/reset_cnt_0_s0/CLK</td>
</tr>
<tr>
<td>40.945</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R11C22[0][A]</td>
<td style=" font-weight:bold;">u_Reset_Sync/reset_cnt_0_s0/Q</td>
</tr>
<tr>
<td>41.289</td>
<td>0.345</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C22[2][B]</td>
<td>u_Reset_Sync/sys_resetn_s/I0</td>
</tr>
<tr>
<td>42.388</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>115</td>
<td>R11C22[2][B]</td>
<td style=" background: #97FFFF;">u_Reset_Sync/sys_resetn_s/F</td>
</tr>
<tr>
<td>44.691</td>
<td>2.302</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C32[0][B]</td>
<td>hdmi_rst_n_s0/I1</td>
</tr>
<tr>
<td>45.790</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R9C32[0][B]</td>
<td style=" background: #97FFFF;">hdmi_rst_n_s0/F</td>
</tr>
<tr>
<td>45.801</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C32[1][B]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/n36_s2/I0</td>
</tr>
<tr>
<td>46.862</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>417</td>
<td>R9C32[1][B]</td>
<td style=" background: #97FFFF;">DVI_TX_Top_inst/rgb2dvi_inst/n36_s2/F</td>
</tr>
<tr>
<td>49.465</td>
<td>2.603</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C35[2][A]</td>
<td style=" font-weight:bold;">u_sobel_processor/u_linebuf/line1/dout_6_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.404</td>
<td>40.404</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.404</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pix_clk</td>
</tr>
<tr>
<td>40.404</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>552</td>
<td>RIGHTSIDE[1]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>40.646</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C35[2][A]</td>
<td>u_sobel_processor/u_linebuf/line1/dout_6_s0/CLK</td>
</tr>
<tr>
<td>40.616</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_sobel_processor/u_linebuf/line1/dout_6_s0</td>
</tr>
<tr>
<td>40.573</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C35[2][A]</td>
<td>u_sobel_processor/u_linebuf/line1/dout_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-3.207</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.367</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 60.534%; route: 1.361, 39.466%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.259, 36.297%; route: 5.261, 58.599%; tC2Q: 0.458, 5.105%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-8.892</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>49.465</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>40.573</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_Reset_Sync/reset_cnt_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_sobel_processor/u_linebuf/line1/dout_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pix_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>139</td>
<td>IOT13[A]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>40.486</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C22[0][A]</td>
<td>u_Reset_Sync/reset_cnt_0_s0/CLK</td>
</tr>
<tr>
<td>40.945</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R11C22[0][A]</td>
<td style=" font-weight:bold;">u_Reset_Sync/reset_cnt_0_s0/Q</td>
</tr>
<tr>
<td>41.289</td>
<td>0.345</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C22[2][B]</td>
<td>u_Reset_Sync/sys_resetn_s/I0</td>
</tr>
<tr>
<td>42.388</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>115</td>
<td>R11C22[2][B]</td>
<td style=" background: #97FFFF;">u_Reset_Sync/sys_resetn_s/F</td>
</tr>
<tr>
<td>44.691</td>
<td>2.302</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C32[0][B]</td>
<td>hdmi_rst_n_s0/I1</td>
</tr>
<tr>
<td>45.790</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R9C32[0][B]</td>
<td style=" background: #97FFFF;">hdmi_rst_n_s0/F</td>
</tr>
<tr>
<td>45.801</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C32[1][B]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/n36_s2/I0</td>
</tr>
<tr>
<td>46.862</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>417</td>
<td>R9C32[1][B]</td>
<td style=" background: #97FFFF;">DVI_TX_Top_inst/rgb2dvi_inst/n36_s2/F</td>
</tr>
<tr>
<td>49.465</td>
<td>2.603</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C35[1][B]</td>
<td style=" font-weight:bold;">u_sobel_processor/u_linebuf/line1/dout_7_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.404</td>
<td>40.404</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.404</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pix_clk</td>
</tr>
<tr>
<td>40.404</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>552</td>
<td>RIGHTSIDE[1]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>40.646</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C35[1][B]</td>
<td>u_sobel_processor/u_linebuf/line1/dout_7_s0/CLK</td>
</tr>
<tr>
<td>40.616</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_sobel_processor/u_linebuf/line1/dout_7_s0</td>
</tr>
<tr>
<td>40.573</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C35[1][B]</td>
<td>u_sobel_processor/u_linebuf/line1/dout_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-3.207</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.367</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 60.534%; route: 1.361, 39.466%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.259, 36.297%; route: 5.261, 58.599%; tC2Q: 0.458, 5.105%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-8.892</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>49.465</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>40.573</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_Reset_Sync/reset_cnt_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_sobel_processor/u_linebuf/line0/dout_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pix_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>139</td>
<td>IOT13[A]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>40.486</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C22[0][A]</td>
<td>u_Reset_Sync/reset_cnt_0_s0/CLK</td>
</tr>
<tr>
<td>40.945</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R11C22[0][A]</td>
<td style=" font-weight:bold;">u_Reset_Sync/reset_cnt_0_s0/Q</td>
</tr>
<tr>
<td>41.289</td>
<td>0.345</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C22[2][B]</td>
<td>u_Reset_Sync/sys_resetn_s/I0</td>
</tr>
<tr>
<td>42.388</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>115</td>
<td>R11C22[2][B]</td>
<td style=" background: #97FFFF;">u_Reset_Sync/sys_resetn_s/F</td>
</tr>
<tr>
<td>44.691</td>
<td>2.302</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C32[0][B]</td>
<td>hdmi_rst_n_s0/I1</td>
</tr>
<tr>
<td>45.790</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R9C32[0][B]</td>
<td style=" background: #97FFFF;">hdmi_rst_n_s0/F</td>
</tr>
<tr>
<td>45.801</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C32[1][B]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/n36_s2/I0</td>
</tr>
<tr>
<td>46.862</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>417</td>
<td>R9C32[1][B]</td>
<td style=" background: #97FFFF;">DVI_TX_Top_inst/rgb2dvi_inst/n36_s2/F</td>
</tr>
<tr>
<td>49.465</td>
<td>2.603</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C26[0][A]</td>
<td style=" font-weight:bold;">u_sobel_processor/u_linebuf/line0/dout_0_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.404</td>
<td>40.404</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.404</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pix_clk</td>
</tr>
<tr>
<td>40.404</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>552</td>
<td>RIGHTSIDE[1]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>40.646</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C26[0][A]</td>
<td>u_sobel_processor/u_linebuf/line0/dout_0_s0/CLK</td>
</tr>
<tr>
<td>40.616</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_sobel_processor/u_linebuf/line0/dout_0_s0</td>
</tr>
<tr>
<td>40.573</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C26[0][A]</td>
<td>u_sobel_processor/u_linebuf/line0/dout_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-3.207</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.367</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 60.534%; route: 1.361, 39.466%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.259, 36.297%; route: 5.261, 58.599%; tC2Q: 0.458, 5.105%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-8.892</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>49.465</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>40.573</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_Reset_Sync/reset_cnt_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_sobel_processor/u_linebuf/line0/dout_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pix_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>139</td>
<td>IOT13[A]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>40.486</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C22[0][A]</td>
<td>u_Reset_Sync/reset_cnt_0_s0/CLK</td>
</tr>
<tr>
<td>40.945</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R11C22[0][A]</td>
<td style=" font-weight:bold;">u_Reset_Sync/reset_cnt_0_s0/Q</td>
</tr>
<tr>
<td>41.289</td>
<td>0.345</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C22[2][B]</td>
<td>u_Reset_Sync/sys_resetn_s/I0</td>
</tr>
<tr>
<td>42.388</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>115</td>
<td>R11C22[2][B]</td>
<td style=" background: #97FFFF;">u_Reset_Sync/sys_resetn_s/F</td>
</tr>
<tr>
<td>44.691</td>
<td>2.302</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C32[0][B]</td>
<td>hdmi_rst_n_s0/I1</td>
</tr>
<tr>
<td>45.790</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R9C32[0][B]</td>
<td style=" background: #97FFFF;">hdmi_rst_n_s0/F</td>
</tr>
<tr>
<td>45.801</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C32[1][B]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/n36_s2/I0</td>
</tr>
<tr>
<td>46.862</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>417</td>
<td>R9C32[1][B]</td>
<td style=" background: #97FFFF;">DVI_TX_Top_inst/rgb2dvi_inst/n36_s2/F</td>
</tr>
<tr>
<td>49.465</td>
<td>2.603</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C26[0][B]</td>
<td style=" font-weight:bold;">u_sobel_processor/u_linebuf/line0/dout_1_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.404</td>
<td>40.404</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.404</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pix_clk</td>
</tr>
<tr>
<td>40.404</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>552</td>
<td>RIGHTSIDE[1]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>40.646</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C26[0][B]</td>
<td>u_sobel_processor/u_linebuf/line0/dout_1_s0/CLK</td>
</tr>
<tr>
<td>40.616</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_sobel_processor/u_linebuf/line0/dout_1_s0</td>
</tr>
<tr>
<td>40.573</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C26[0][B]</td>
<td>u_sobel_processor/u_linebuf/line0/dout_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-3.207</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.367</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 60.534%; route: 1.361, 39.466%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.259, 36.297%; route: 5.261, 58.599%; tC2Q: 0.458, 5.105%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-8.892</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>49.465</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>40.573</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_Reset_Sync/reset_cnt_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_sobel_processor/u_linebuf/line0/dout_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pix_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>139</td>
<td>IOT13[A]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>40.486</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C22[0][A]</td>
<td>u_Reset_Sync/reset_cnt_0_s0/CLK</td>
</tr>
<tr>
<td>40.945</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R11C22[0][A]</td>
<td style=" font-weight:bold;">u_Reset_Sync/reset_cnt_0_s0/Q</td>
</tr>
<tr>
<td>41.289</td>
<td>0.345</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C22[2][B]</td>
<td>u_Reset_Sync/sys_resetn_s/I0</td>
</tr>
<tr>
<td>42.388</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>115</td>
<td>R11C22[2][B]</td>
<td style=" background: #97FFFF;">u_Reset_Sync/sys_resetn_s/F</td>
</tr>
<tr>
<td>44.691</td>
<td>2.302</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C32[0][B]</td>
<td>hdmi_rst_n_s0/I1</td>
</tr>
<tr>
<td>45.790</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R9C32[0][B]</td>
<td style=" background: #97FFFF;">hdmi_rst_n_s0/F</td>
</tr>
<tr>
<td>45.801</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C32[1][B]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/n36_s2/I0</td>
</tr>
<tr>
<td>46.862</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>417</td>
<td>R9C32[1][B]</td>
<td style=" background: #97FFFF;">DVI_TX_Top_inst/rgb2dvi_inst/n36_s2/F</td>
</tr>
<tr>
<td>49.465</td>
<td>2.603</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C27[0][A]</td>
<td style=" font-weight:bold;">u_sobel_processor/u_linebuf/line0/dout_2_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.404</td>
<td>40.404</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.404</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pix_clk</td>
</tr>
<tr>
<td>40.404</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>552</td>
<td>RIGHTSIDE[1]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>40.646</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C27[0][A]</td>
<td>u_sobel_processor/u_linebuf/line0/dout_2_s0/CLK</td>
</tr>
<tr>
<td>40.616</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_sobel_processor/u_linebuf/line0/dout_2_s0</td>
</tr>
<tr>
<td>40.573</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C27[0][A]</td>
<td>u_sobel_processor/u_linebuf/line0/dout_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-3.207</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.367</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 60.534%; route: 1.361, 39.466%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.259, 36.297%; route: 5.261, 58.599%; tC2Q: 0.458, 5.105%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-8.892</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>49.465</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>40.573</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_Reset_Sync/reset_cnt_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_sobel_processor/u_linebuf/line0/dout_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pix_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>139</td>
<td>IOT13[A]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>40.486</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C22[0][A]</td>
<td>u_Reset_Sync/reset_cnt_0_s0/CLK</td>
</tr>
<tr>
<td>40.945</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R11C22[0][A]</td>
<td style=" font-weight:bold;">u_Reset_Sync/reset_cnt_0_s0/Q</td>
</tr>
<tr>
<td>41.289</td>
<td>0.345</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C22[2][B]</td>
<td>u_Reset_Sync/sys_resetn_s/I0</td>
</tr>
<tr>
<td>42.388</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>115</td>
<td>R11C22[2][B]</td>
<td style=" background: #97FFFF;">u_Reset_Sync/sys_resetn_s/F</td>
</tr>
<tr>
<td>44.691</td>
<td>2.302</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C32[0][B]</td>
<td>hdmi_rst_n_s0/I1</td>
</tr>
<tr>
<td>45.790</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R9C32[0][B]</td>
<td style=" background: #97FFFF;">hdmi_rst_n_s0/F</td>
</tr>
<tr>
<td>45.801</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C32[1][B]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/n36_s2/I0</td>
</tr>
<tr>
<td>46.862</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>417</td>
<td>R9C32[1][B]</td>
<td style=" background: #97FFFF;">DVI_TX_Top_inst/rgb2dvi_inst/n36_s2/F</td>
</tr>
<tr>
<td>49.465</td>
<td>2.603</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C27[0][B]</td>
<td style=" font-weight:bold;">u_sobel_processor/u_linebuf/line0/dout_3_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.404</td>
<td>40.404</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.404</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pix_clk</td>
</tr>
<tr>
<td>40.404</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>552</td>
<td>RIGHTSIDE[1]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>40.646</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C27[0][B]</td>
<td>u_sobel_processor/u_linebuf/line0/dout_3_s0/CLK</td>
</tr>
<tr>
<td>40.616</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_sobel_processor/u_linebuf/line0/dout_3_s0</td>
</tr>
<tr>
<td>40.573</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C27[0][B]</td>
<td>u_sobel_processor/u_linebuf/line0/dout_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-3.207</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.367</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 60.534%; route: 1.361, 39.466%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.259, 36.297%; route: 5.261, 58.599%; tC2Q: 0.458, 5.105%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-8.892</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>49.465</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>40.573</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_Reset_Sync/reset_cnt_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_sobel_processor/u_linebuf/line0/dout_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pix_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>139</td>
<td>IOT13[A]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>40.486</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C22[0][A]</td>
<td>u_Reset_Sync/reset_cnt_0_s0/CLK</td>
</tr>
<tr>
<td>40.945</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R11C22[0][A]</td>
<td style=" font-weight:bold;">u_Reset_Sync/reset_cnt_0_s0/Q</td>
</tr>
<tr>
<td>41.289</td>
<td>0.345</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C22[2][B]</td>
<td>u_Reset_Sync/sys_resetn_s/I0</td>
</tr>
<tr>
<td>42.388</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>115</td>
<td>R11C22[2][B]</td>
<td style=" background: #97FFFF;">u_Reset_Sync/sys_resetn_s/F</td>
</tr>
<tr>
<td>44.691</td>
<td>2.302</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C32[0][B]</td>
<td>hdmi_rst_n_s0/I1</td>
</tr>
<tr>
<td>45.790</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R9C32[0][B]</td>
<td style=" background: #97FFFF;">hdmi_rst_n_s0/F</td>
</tr>
<tr>
<td>45.801</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C32[1][B]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/n36_s2/I0</td>
</tr>
<tr>
<td>46.862</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>417</td>
<td>R9C32[1][B]</td>
<td style=" background: #97FFFF;">DVI_TX_Top_inst/rgb2dvi_inst/n36_s2/F</td>
</tr>
<tr>
<td>49.465</td>
<td>2.603</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C27[1][A]</td>
<td style=" font-weight:bold;">u_sobel_processor/u_linebuf/line0/dout_4_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.404</td>
<td>40.404</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.404</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pix_clk</td>
</tr>
<tr>
<td>40.404</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>552</td>
<td>RIGHTSIDE[1]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>40.646</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C27[1][A]</td>
<td>u_sobel_processor/u_linebuf/line0/dout_4_s0/CLK</td>
</tr>
<tr>
<td>40.616</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_sobel_processor/u_linebuf/line0/dout_4_s0</td>
</tr>
<tr>
<td>40.573</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C27[1][A]</td>
<td>u_sobel_processor/u_linebuf/line0/dout_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-3.207</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.367</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 60.534%; route: 1.361, 39.466%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.259, 36.297%; route: 5.261, 58.599%; tC2Q: 0.458, 5.105%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-8.892</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>49.465</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>40.573</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_Reset_Sync/reset_cnt_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_sobel_processor/u_linebuf/line0/dout_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pix_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>139</td>
<td>IOT13[A]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>40.486</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C22[0][A]</td>
<td>u_Reset_Sync/reset_cnt_0_s0/CLK</td>
</tr>
<tr>
<td>40.945</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R11C22[0][A]</td>
<td style=" font-weight:bold;">u_Reset_Sync/reset_cnt_0_s0/Q</td>
</tr>
<tr>
<td>41.289</td>
<td>0.345</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C22[2][B]</td>
<td>u_Reset_Sync/sys_resetn_s/I0</td>
</tr>
<tr>
<td>42.388</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>115</td>
<td>R11C22[2][B]</td>
<td style=" background: #97FFFF;">u_Reset_Sync/sys_resetn_s/F</td>
</tr>
<tr>
<td>44.691</td>
<td>2.302</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C32[0][B]</td>
<td>hdmi_rst_n_s0/I1</td>
</tr>
<tr>
<td>45.790</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R9C32[0][B]</td>
<td style=" background: #97FFFF;">hdmi_rst_n_s0/F</td>
</tr>
<tr>
<td>45.801</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C32[1][B]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/n36_s2/I0</td>
</tr>
<tr>
<td>46.862</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>417</td>
<td>R9C32[1][B]</td>
<td style=" background: #97FFFF;">DVI_TX_Top_inst/rgb2dvi_inst/n36_s2/F</td>
</tr>
<tr>
<td>49.465</td>
<td>2.603</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C27[1][B]</td>
<td style=" font-weight:bold;">u_sobel_processor/u_linebuf/line0/dout_5_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.404</td>
<td>40.404</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.404</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pix_clk</td>
</tr>
<tr>
<td>40.404</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>552</td>
<td>RIGHTSIDE[1]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>40.646</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C27[1][B]</td>
<td>u_sobel_processor/u_linebuf/line0/dout_5_s0/CLK</td>
</tr>
<tr>
<td>40.616</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_sobel_processor/u_linebuf/line0/dout_5_s0</td>
</tr>
<tr>
<td>40.573</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C27[1][B]</td>
<td>u_sobel_processor/u_linebuf/line0/dout_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-3.207</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.367</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 60.534%; route: 1.361, 39.466%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.259, 36.297%; route: 5.261, 58.599%; tC2Q: 0.458, 5.105%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.611</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.989</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.600</td>
</tr>
<tr>
<td class="label">From</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_init/read_calibration[0].calib[0]</td>
</tr>
<tr>
<td class="label">To</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[1].u_ides4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>GW_PLLVR_inst/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>629</td>
<td>BOTTOMSIDE[1]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C8[0][A]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_init/read_calibration[0].calib[0]/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>13</td>
<td>R8C8[0][A]</td>
<td style=" font-weight:bold;">HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_init/read_calibration[0].calib[0]/Q</td>
</tr>
<tr>
<td>1.989</td>
<td>1.143</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB7[B]</td>
<td style=" font-weight:bold;">HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[1].u_ides4/CALIB</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>GW_PLLVR_inst/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.273</td>
<td>2.273</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_L</td>
<td>GW_PLLVR_inst/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>2.273</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>R21C0</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_dqce_clk_x2p/CLKIN</td>
</tr>
<tr>
<td>2.486</td>
<td>0.213</td>
<td>tINS</td>
<td>RR</td>
<td>22</td>
<td>R21C0</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_dqce_clk_x2p/CLKOUT</td>
</tr>
<tr>
<td>2.570</td>
<td>0.085</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB7[B]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[1].u_ides4/FCLK</td>
</tr>
<tr>
<td>2.600</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[1].u_ides4</td>
</tr>
<tr>
<td>2.600</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOB7[B]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[1].u_ides4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.057</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.143, 77.415%; tC2Q: 0.333, 22.585%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.213, 71.550%; route: 0.085, 28.450%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.611</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.989</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.600</td>
</tr>
<tr>
<td class="label">From</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_init/read_calibration[0].calib[0]</td>
</tr>
<tr>
<td class="label">To</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[0].u_ides4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>GW_PLLVR_inst/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>629</td>
<td>BOTTOMSIDE[1]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C8[0][A]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_init/read_calibration[0].calib[0]/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>13</td>
<td>R8C8[0][A]</td>
<td style=" font-weight:bold;">HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_init/read_calibration[0].calib[0]/Q</td>
</tr>
<tr>
<td>1.989</td>
<td>1.143</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB7[A]</td>
<td style=" font-weight:bold;">HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[0].u_ides4/CALIB</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>GW_PLLVR_inst/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.273</td>
<td>2.273</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_L</td>
<td>GW_PLLVR_inst/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>2.273</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>R21C0</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_dqce_clk_x2p/CLKIN</td>
</tr>
<tr>
<td>2.486</td>
<td>0.213</td>
<td>tINS</td>
<td>RR</td>
<td>22</td>
<td>R21C0</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_dqce_clk_x2p/CLKOUT</td>
</tr>
<tr>
<td>2.570</td>
<td>0.085</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB7[A]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[0].u_ides4/FCLK</td>
</tr>
<tr>
<td>2.600</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[0].u_ides4</td>
</tr>
<tr>
<td>2.600</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOB7[A]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[0].u_ides4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.057</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.143, 77.415%; tC2Q: 0.333, 22.585%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.213, 71.550%; route: 0.085, 28.450%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.326</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.275</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.600</td>
</tr>
<tr>
<td class="label">From</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_init/read_calibration[0].calib[0]</td>
</tr>
<tr>
<td class="label">To</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[3].u_ides4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>GW_PLLVR_inst/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>629</td>
<td>BOTTOMSIDE[1]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C8[0][A]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_init/read_calibration[0].calib[0]/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>13</td>
<td>R8C8[0][A]</td>
<td style=" font-weight:bold;">HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_init/read_calibration[0].calib[0]/Q</td>
</tr>
<tr>
<td>2.275</td>
<td>1.428</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB14[B]</td>
<td style=" font-weight:bold;">HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[3].u_ides4/CALIB</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>GW_PLLVR_inst/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.273</td>
<td>2.273</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_L</td>
<td>GW_PLLVR_inst/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>2.273</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>R21C0</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_dqce_clk_x2p/CLKIN</td>
</tr>
<tr>
<td>2.486</td>
<td>0.213</td>
<td>tINS</td>
<td>RR</td>
<td>22</td>
<td>R21C0</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_dqce_clk_x2p/CLKOUT</td>
</tr>
<tr>
<td>2.570</td>
<td>0.085</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB14[B]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[3].u_ides4/FCLK</td>
</tr>
<tr>
<td>2.600</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[3].u_ides4</td>
</tr>
<tr>
<td>2.600</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOB14[B]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[3].u_ides4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.057</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.428, 81.077%; tC2Q: 0.333, 18.923%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.213, 71.550%; route: 0.085, 28.450%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.326</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.275</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.600</td>
</tr>
<tr>
<td class="label">From</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_init/read_calibration[0].calib[0]</td>
</tr>
<tr>
<td class="label">To</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[2].u_ides4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>GW_PLLVR_inst/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>629</td>
<td>BOTTOMSIDE[1]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C8[0][A]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_init/read_calibration[0].calib[0]/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>13</td>
<td>R8C8[0][A]</td>
<td style=" font-weight:bold;">HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_init/read_calibration[0].calib[0]/Q</td>
</tr>
<tr>
<td>2.275</td>
<td>1.428</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB14[A]</td>
<td style=" font-weight:bold;">HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[2].u_ides4/CALIB</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>GW_PLLVR_inst/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.273</td>
<td>2.273</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_L</td>
<td>GW_PLLVR_inst/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>2.273</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>R21C0</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_dqce_clk_x2p/CLKIN</td>
</tr>
<tr>
<td>2.486</td>
<td>0.213</td>
<td>tINS</td>
<td>RR</td>
<td>22</td>
<td>R21C0</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_dqce_clk_x2p/CLKOUT</td>
</tr>
<tr>
<td>2.570</td>
<td>0.085</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB14[A]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[2].u_ides4/FCLK</td>
</tr>
<tr>
<td>2.600</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[2].u_ides4</td>
</tr>
<tr>
<td>2.600</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOB14[A]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[2].u_ides4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.057</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.428, 81.077%; tC2Q: 0.333, 18.923%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.213, 71.550%; route: 0.085, 28.450%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.044</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.557</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.600</td>
</tr>
<tr>
<td class="label">From</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_init/read_calibration[0].calib[0]</td>
</tr>
<tr>
<td class="label">To</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[4].u_ides4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>GW_PLLVR_inst/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>629</td>
<td>BOTTOMSIDE[1]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C8[0][A]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_init/read_calibration[0].calib[0]/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>13</td>
<td>R8C8[0][A]</td>
<td style=" font-weight:bold;">HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_init/read_calibration[0].calib[0]/Q</td>
</tr>
<tr>
<td>2.557</td>
<td>1.710</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB24[B]</td>
<td style=" font-weight:bold;">HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[4].u_ides4/CALIB</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>GW_PLLVR_inst/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.273</td>
<td>2.273</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_L</td>
<td>GW_PLLVR_inst/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>2.273</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>R21C0</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_dqce_clk_x2p/CLKIN</td>
</tr>
<tr>
<td>2.486</td>
<td>0.213</td>
<td>tINS</td>
<td>RR</td>
<td>22</td>
<td>R21C0</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_dqce_clk_x2p/CLKOUT</td>
</tr>
<tr>
<td>2.570</td>
<td>0.085</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB24[B]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[4].u_ides4/FCLK</td>
</tr>
<tr>
<td>2.600</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[4].u_ides4</td>
</tr>
<tr>
<td>2.600</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOB24[B]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[4].u_ides4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.057</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.710, 83.688%; tC2Q: 0.333, 16.312%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.213, 71.550%; route: 0.085, 28.450%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.198</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.798</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.600</td>
</tr>
<tr>
<td class="label">From</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_init/read_calibration[0].calib[0]</td>
</tr>
<tr>
<td class="label">To</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[5].u_ides4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>GW_PLLVR_inst/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>629</td>
<td>BOTTOMSIDE[1]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C8[0][A]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_init/read_calibration[0].calib[0]/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>13</td>
<td>R8C8[0][A]</td>
<td style=" font-weight:bold;">HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_init/read_calibration[0].calib[0]/Q</td>
</tr>
<tr>
<td>2.798</td>
<td>1.952</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB25[A]</td>
<td style=" font-weight:bold;">HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[5].u_ides4/CALIB</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>GW_PLLVR_inst/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.273</td>
<td>2.273</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_L</td>
<td>GW_PLLVR_inst/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>2.273</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>R21C0</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_dqce_clk_x2p/CLKIN</td>
</tr>
<tr>
<td>2.486</td>
<td>0.213</td>
<td>tINS</td>
<td>RR</td>
<td>22</td>
<td>R21C0</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_dqce_clk_x2p/CLKOUT</td>
</tr>
<tr>
<td>2.570</td>
<td>0.085</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB25[A]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[5].u_ides4/FCLK</td>
</tr>
<tr>
<td>2.600</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[5].u_ides4</td>
</tr>
<tr>
<td>2.600</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOB25[A]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[5].u_ides4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.057</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.952, 85.411%; tC2Q: 0.333, 14.589%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.213, 71.550%; route: 0.085, 28.450%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.198</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.798</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.600</td>
</tr>
<tr>
<td class="label">From</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_init/read_calibration[0].calib[0]</td>
</tr>
<tr>
<td class="label">To</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[6].u_ides4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>GW_PLLVR_inst/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>629</td>
<td>BOTTOMSIDE[1]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C8[0][A]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_init/read_calibration[0].calib[0]/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>13</td>
<td>R8C8[0][A]</td>
<td style=" font-weight:bold;">HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_init/read_calibration[0].calib[0]/Q</td>
</tr>
<tr>
<td>2.798</td>
<td>1.952</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB25[B]</td>
<td style=" font-weight:bold;">HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[6].u_ides4/CALIB</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>GW_PLLVR_inst/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.273</td>
<td>2.273</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_L</td>
<td>GW_PLLVR_inst/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>2.273</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>R21C0</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_dqce_clk_x2p/CLKIN</td>
</tr>
<tr>
<td>2.486</td>
<td>0.213</td>
<td>tINS</td>
<td>RR</td>
<td>22</td>
<td>R21C0</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_dqce_clk_x2p/CLKOUT</td>
</tr>
<tr>
<td>2.570</td>
<td>0.085</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB25[B]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[6].u_ides4/FCLK</td>
</tr>
<tr>
<td>2.600</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[6].u_ides4</td>
</tr>
<tr>
<td>2.600</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOB25[B]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[6].u_ides4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.057</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.952, 85.411%; tC2Q: 0.333, 14.589%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.213, 71.550%; route: 0.085, 28.450%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.414</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.751</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.337</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_sobel_processor/u_linebuf/col_addr_d2_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_sobel_processor/u_linebuf/line2/mem_mem_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pix_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pix_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pix_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>552</td>
<td>RIGHTSIDE[1]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C32[2][B]</td>
<td>u_sobel_processor/u_linebuf/col_addr_d2_3_s0/CLK</td>
</tr>
<tr>
<td>0.516</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R11C32[2][B]</td>
<td style=" font-weight:bold;">u_sobel_processor/u_linebuf/col_addr_d2_3_s0/Q</td>
</tr>
<tr>
<td>0.751</td>
<td>0.234</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R10[8]</td>
<td style=" font-weight:bold;">u_sobel_processor/u_linebuf/line2/mem_mem_0_0_s/AD[6]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pix_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>552</td>
<td>RIGHTSIDE[1]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[8]</td>
<td>u_sobel_processor/u_linebuf/line2/mem_mem_0_0_s/CLK</td>
</tr>
<tr>
<td>0.337</td>
<td>0.154</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[8]</td>
<td>u_sobel_processor/u_linebuf/line2/mem_mem_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.234, 41.295%; tC2Q: 0.333, 58.705%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.420</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.757</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.337</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_sobel_processor/u_linebuf/col_addr_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_sobel_processor/u_linebuf/line0/mem_mem_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pix_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pix_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pix_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>552</td>
<td>RIGHTSIDE[1]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C26[2][B]</td>
<td>u_sobel_processor/u_linebuf/col_addr_4_s0/CLK</td>
</tr>
<tr>
<td>0.516</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R11C26[2][B]</td>
<td style=" font-weight:bold;">u_sobel_processor/u_linebuf/col_addr_4_s0/Q</td>
</tr>
<tr>
<td>0.757</td>
<td>0.241</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R10[6]</td>
<td style=" font-weight:bold;">u_sobel_processor/u_linebuf/line0/mem_mem_0_0_s/AD[7]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pix_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>552</td>
<td>RIGHTSIDE[1]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[6]</td>
<td>u_sobel_processor/u_linebuf/line0/mem_mem_0_0_s/CLK</td>
</tr>
<tr>
<td>0.337</td>
<td>0.154</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[6]</td>
<td>u_sobel_processor/u_linebuf/line0/mem_mem_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.241, 41.956%; tC2Q: 0.333, 58.044%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.445</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.782</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.337</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_sobel_processor/u_linebuf/col_addr_d1_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_sobel_processor/u_linebuf/line1/mem_mem_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pix_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pix_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pix_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>552</td>
<td>RIGHTSIDE[1]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C29[2][A]</td>
<td>u_sobel_processor/u_linebuf/col_addr_d1_6_s0/CLK</td>
</tr>
<tr>
<td>0.516</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R12C29[2][A]</td>
<td style=" font-weight:bold;">u_sobel_processor/u_linebuf/col_addr_d1_6_s0/Q</td>
</tr>
<tr>
<td>0.782</td>
<td>0.266</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[7]</td>
<td style=" font-weight:bold;">u_sobel_processor/u_linebuf/line1/mem_mem_0_0_s/AD[9]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pix_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>552</td>
<td>RIGHTSIDE[1]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[7]</td>
<td>u_sobel_processor/u_linebuf/line1/mem_mem_0_0_s/CLK</td>
</tr>
<tr>
<td>0.337</td>
<td>0.154</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[7]</td>
<td>u_sobel_processor/u_linebuf/line1/mem_mem_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.266, 44.393%; tC2Q: 0.333, 55.607%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.447</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.784</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.337</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_sobel_processor/u_linebuf/col_addr_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_sobel_processor/u_linebuf/line0/mem_mem_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pix_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pix_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pix_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>552</td>
<td>RIGHTSIDE[1]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C26[2][A]</td>
<td>u_sobel_processor/u_linebuf/col_addr_6_s0/CLK</td>
</tr>
<tr>
<td>0.516</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R11C26[2][A]</td>
<td style=" font-weight:bold;">u_sobel_processor/u_linebuf/col_addr_6_s0/Q</td>
</tr>
<tr>
<td>0.784</td>
<td>0.267</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[6]</td>
<td style=" font-weight:bold;">u_sobel_processor/u_linebuf/line0/mem_mem_0_0_s/AD[9]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pix_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>552</td>
<td>RIGHTSIDE[1]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[6]</td>
<td>u_sobel_processor/u_linebuf/line0/mem_mem_0_0_s/CLK</td>
</tr>
<tr>
<td>0.337</td>
<td>0.154</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[6]</td>
<td>u_sobel_processor/u_linebuf/line0/mem_mem_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.267, 44.502%; tC2Q: 0.333, 55.498%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.484</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.084</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.600</td>
</tr>
<tr>
<td class="label">From</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_init/read_calibration[0].calib[0]</td>
</tr>
<tr>
<td class="label">To</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[7].u_ides4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>GW_PLLVR_inst/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>629</td>
<td>BOTTOMSIDE[1]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C8[0][A]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_init/read_calibration[0].calib[0]/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>13</td>
<td>R8C8[0][A]</td>
<td style=" font-weight:bold;">HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_init/read_calibration[0].calib[0]/Q</td>
</tr>
<tr>
<td>3.084</td>
<td>2.238</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td style=" font-weight:bold;">HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[7].u_ides4/CALIB</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>GW_PLLVR_inst/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.273</td>
<td>2.273</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_L</td>
<td>GW_PLLVR_inst/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>2.273</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>R21C0</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_dqce_clk_x2p/CLKIN</td>
</tr>
<tr>
<td>2.486</td>
<td>0.213</td>
<td>tINS</td>
<td>RR</td>
<td>22</td>
<td>R21C0</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_dqce_clk_x2p/CLKOUT</td>
</tr>
<tr>
<td>2.570</td>
<td>0.085</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[7].u_ides4/FCLK</td>
</tr>
<tr>
<td>2.600</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[7].u_ides4</td>
</tr>
<tr>
<td>2.600</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOB29[A]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[7].u_ides4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.057</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.238, 87.035%; tC2Q: 0.333, 12.965%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.213, 71.550%; route: 0.085, 28.450%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.558</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.754</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.196</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_sobel_processor/u_linebuf/window_valid_reg_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_sobel_processor/u_bilateral/window_filtered_25_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pix_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pix_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pix_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>552</td>
<td>RIGHTSIDE[1]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C32[1][B]</td>
<td>u_sobel_processor/u_linebuf/window_valid_reg_s0/CLK</td>
</tr>
<tr>
<td>0.516</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>65</td>
<td>R12C32[1][B]</td>
<td style=" font-weight:bold;">u_sobel_processor/u_linebuf/window_valid_reg_s0/Q</td>
</tr>
<tr>
<td>0.754</td>
<td>0.238</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C32[2][A]</td>
<td style=" font-weight:bold;">u_sobel_processor/u_bilateral/window_filtered_25_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pix_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>552</td>
<td>RIGHTSIDE[1]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C32[2][A]</td>
<td>u_sobel_processor/u_bilateral/window_filtered_25_s0/CLK</td>
</tr>
<tr>
<td>0.196</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R12C32[2][A]</td>
<td>u_sobel_processor/u_bilateral/window_filtered_25_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.238, 41.613%; tC2Q: 0.333, 58.387%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.560</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.755</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.196</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_sobel_processor/u_magnitude/edge_valid_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_sobel_processor/gx_prev_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pix_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pix_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pix_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>552</td>
<td>RIGHTSIDE[1]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C30[0][B]</td>
<td>u_sobel_processor/u_magnitude/edge_valid_s0/CLK</td>
</tr>
<tr>
<td>0.516</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>51</td>
<td>R17C30[0][B]</td>
<td style=" font-weight:bold;">u_sobel_processor/u_magnitude/edge_valid_s0/Q</td>
</tr>
<tr>
<td>0.755</td>
<td>0.239</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C30[2][A]</td>
<td style=" font-weight:bold;">u_sobel_processor/gx_prev_10_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pix_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>552</td>
<td>RIGHTSIDE[1]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C30[2][A]</td>
<td>u_sobel_processor/gx_prev_10_s0/CLK</td>
</tr>
<tr>
<td>0.196</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R17C30[2][A]</td>
<td>u_sobel_processor/gx_prev_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.239, 41.734%; tC2Q: 0.333, 58.266%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.560</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.755</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.196</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_sobel_processor/u_magnitude/edge_valid_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_sobel_processor/edge_magnitude_d_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pix_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pix_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pix_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>552</td>
<td>RIGHTSIDE[1]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C30[0][B]</td>
<td>u_sobel_processor/u_magnitude/edge_valid_s0/CLK</td>
</tr>
<tr>
<td>0.516</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>51</td>
<td>R17C30[0][B]</td>
<td style=" font-weight:bold;">u_sobel_processor/u_magnitude/edge_valid_s0/Q</td>
</tr>
<tr>
<td>0.755</td>
<td>0.239</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C30[2][B]</td>
<td style=" font-weight:bold;">u_sobel_processor/edge_magnitude_d_7_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pix_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>552</td>
<td>RIGHTSIDE[1]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C30[2][B]</td>
<td>u_sobel_processor/edge_magnitude_d_7_s0/CLK</td>
</tr>
<tr>
<td>0.196</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R17C30[2][B]</td>
<td>u_sobel_processor/edge_magnitude_d_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.239, 41.734%; tC2Q: 0.333, 58.266%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.562</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.757</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.196</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_sobel_processor/u_linebuf/pixel_valid_d1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_sobel_processor/u_linebuf/pixel_in_d2_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pix_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pix_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pix_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>552</td>
<td>RIGHTSIDE[1]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C27[0][A]</td>
<td>u_sobel_processor/u_linebuf/pixel_valid_d1_s0/CLK</td>
</tr>
<tr>
<td>0.516</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>30</td>
<td>R13C27[0][A]</td>
<td style=" font-weight:bold;">u_sobel_processor/u_linebuf/pixel_valid_d1_s0/Q</td>
</tr>
<tr>
<td>0.757</td>
<td>0.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C27[1][A]</td>
<td style=" font-weight:bold;">u_sobel_processor/u_linebuf/pixel_in_d2_0_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pix_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>552</td>
<td>RIGHTSIDE[1]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C27[1][A]</td>
<td>u_sobel_processor/u_linebuf/pixel_in_d2_0_s0/CLK</td>
</tr>
<tr>
<td>0.196</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C27[1][A]</td>
<td>u_sobel_processor/u_linebuf/pixel_in_d2_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.241, 41.973%; tC2Q: 0.333, 58.027%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.562</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.757</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.196</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_sobel_processor/u_linebuf/pixel_valid_d1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_sobel_processor/u_linebuf/pixel_in_d2_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pix_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pix_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pix_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>552</td>
<td>RIGHTSIDE[1]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C27[0][A]</td>
<td>u_sobel_processor/u_linebuf/pixel_valid_d1_s0/CLK</td>
</tr>
<tr>
<td>0.516</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>30</td>
<td>R13C27[0][A]</td>
<td style=" font-weight:bold;">u_sobel_processor/u_linebuf/pixel_valid_d1_s0/Q</td>
</tr>
<tr>
<td>0.757</td>
<td>0.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C27[1][B]</td>
<td style=" font-weight:bold;">u_sobel_processor/u_linebuf/pixel_in_d2_5_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pix_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>552</td>
<td>RIGHTSIDE[1]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C27[1][B]</td>
<td>u_sobel_processor/u_linebuf/pixel_in_d2_5_s0/CLK</td>
</tr>
<tr>
<td>0.196</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C27[1][B]</td>
<td>u_sobel_processor/u_linebuf/pixel_in_d2_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.241, 41.973%; tC2Q: 0.333, 58.027%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.563</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.089</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.526</td>
</tr>
<tr>
<td class="label">From</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_init/c_state_Z[10]</td>
</tr>
<tr>
<td class="label">To</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_init/init_calib</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>629</td>
<td>BOTTOMSIDE[1]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C7[0][A]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_init/c_state_Z[10]/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R9C7[0][A]</td>
<td style=" font-weight:bold;">HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_init/c_state_Z[10]/Q</td>
</tr>
<tr>
<td>1.089</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C7[1][A]</td>
<td style=" font-weight:bold;">HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_init/init_calib/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>629</td>
<td>BOTTOMSIDE[1]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C7[1][A]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_init/init_calib/CLK</td>
</tr>
<tr>
<td>0.526</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C7[1][A]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_init/init_calib</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 42.123%; tC2Q: 0.333, 57.877%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.563</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.089</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.526</td>
</tr>
<tr>
<td class="label">From</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_init/c_state_Z[10]</td>
</tr>
<tr>
<td class="label">To</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_init/init_calib_fast</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>629</td>
<td>BOTTOMSIDE[1]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C7[0][A]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_init/c_state_Z[10]/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R9C7[0][A]</td>
<td style=" font-weight:bold;">HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_init/c_state_Z[10]/Q</td>
</tr>
<tr>
<td>1.089</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C7[1][B]</td>
<td style=" font-weight:bold;">HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_init/init_calib_fast/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>629</td>
<td>BOTTOMSIDE[1]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C7[1][B]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_init/init_calib_fast/CLK</td>
</tr>
<tr>
<td>0.526</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C7[1][B]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_init/init_calib_fast</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 42.123%; tC2Q: 0.333, 57.877%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.563</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.089</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.526</td>
</tr>
<tr>
<td class="label">From</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_init/c_state_Z[10]</td>
</tr>
<tr>
<td class="label">To</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_init/init_calib_rep1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>629</td>
<td>BOTTOMSIDE[1]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C7[0][A]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_init/c_state_Z[10]/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R9C7[0][A]</td>
<td style=" font-weight:bold;">HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_init/c_state_Z[10]/Q</td>
</tr>
<tr>
<td>1.089</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C7[2][A]</td>
<td style=" font-weight:bold;">HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_init/init_calib_rep1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>629</td>
<td>BOTTOMSIDE[1]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C7[2][A]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_init/init_calib_rep1/CLK</td>
</tr>
<tr>
<td>0.526</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C7[2][A]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_init/init_calib_rep1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 42.123%; tC2Q: 0.333, 57.877%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.563</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.089</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.526</td>
</tr>
<tr>
<td class="label">From</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_init/c_state_Z[10]</td>
</tr>
<tr>
<td class="label">To</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_init/init_calib_rep2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>629</td>
<td>BOTTOMSIDE[1]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C7[0][A]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_init/c_state_Z[10]/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R9C7[0][A]</td>
<td style=" font-weight:bold;">HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_init/c_state_Z[10]/Q</td>
</tr>
<tr>
<td>1.089</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C7[2][B]</td>
<td style=" font-weight:bold;">HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_init/init_calib_rep2/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>629</td>
<td>BOTTOMSIDE[1]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C7[2][B]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_init/init_calib_rep2/CLK</td>
</tr>
<tr>
<td>0.526</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C7[2][B]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_init/init_calib_rep2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 42.123%; tC2Q: 0.333, 57.877%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.576</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.120</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.543</td>
</tr>
<tr>
<td class="label">From</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.rptr_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.wq1_rptr_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pix_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pix_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>552</td>
<td>RIGHTSIDE[1]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C19[2][B]</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.rptr_0_s0/CLK</td>
</tr>
<tr>
<td>0.516</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R14C19[2][B]</td>
<td style=" font-weight:bold;">Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.rptr_0_s0/Q</td>
</tr>
<tr>
<td>1.120</td>
<td>0.603</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C19[1][B]</td>
<td style=" font-weight:bold;">Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.wq1_rptr_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>629</td>
<td>BOTTOMSIDE[1]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C19[1][B]</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.wq1_rptr_0_s0/CLK</td>
</tr>
<tr>
<td>0.543</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.wq1_rptr_0_s0</td>
</tr>
<tr>
<td>0.543</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C19[1][B]</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.wq1_rptr_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.330</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.603, 64.410%; tC2Q: 0.333, 35.590%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.576</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.120</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.543</td>
</tr>
<tr>
<td class="label">From</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.rptr_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.wq1_rptr_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pix_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pix_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>552</td>
<td>RIGHTSIDE[1]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C18[1][A]</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.rptr_9_s0/CLK</td>
</tr>
<tr>
<td>0.516</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R15C18[1][A]</td>
<td style=" font-weight:bold;">Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.rptr_9_s0/Q</td>
</tr>
<tr>
<td>1.120</td>
<td>0.603</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C18[0][B]</td>
<td style=" font-weight:bold;">Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.wq1_rptr_9_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>629</td>
<td>BOTTOMSIDE[1]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C18[0][B]</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.wq1_rptr_9_s0/CLK</td>
</tr>
<tr>
<td>0.543</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.wq1_rptr_9_s0</td>
</tr>
<tr>
<td>0.543</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C18[0][B]</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.wq1_rptr_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.330</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.603, 64.410%; tC2Q: 0.333, 35.590%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.580</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.123</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.543</td>
</tr>
<tr>
<td class="label">From</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/rbin_num_10_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.wq1_rptr_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pix_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pix_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>552</td>
<td>RIGHTSIDE[1]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C21[0][B]</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/rbin_num_10_s0/CLK</td>
</tr>
<tr>
<td>0.516</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R15C21[0][B]</td>
<td style=" font-weight:bold;">Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/rbin_num_10_s0/Q</td>
</tr>
<tr>
<td>1.123</td>
<td>0.606</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C20[0][A]</td>
<td style=" font-weight:bold;">Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.wq1_rptr_10_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>629</td>
<td>BOTTOMSIDE[1]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C20[0][A]</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.wq1_rptr_10_s0/CLK</td>
</tr>
<tr>
<td>0.543</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.wq1_rptr_10_s0</td>
</tr>
<tr>
<td>0.543</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C20[0][A]</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.wq1_rptr_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.330</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.606, 64.532%; tC2Q: 0.333, 35.468%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.592</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.787</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.196</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_sobel_processor/u_magnitude/edge_valid_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_sobel_processor/gx_prev_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pix_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pix_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pix_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>552</td>
<td>RIGHTSIDE[1]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C30[0][B]</td>
<td>u_sobel_processor/u_magnitude/edge_valid_s0/CLK</td>
</tr>
<tr>
<td>0.516</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>51</td>
<td>R17C30[0][B]</td>
<td style=" font-weight:bold;">u_sobel_processor/u_magnitude/edge_valid_s0/Q</td>
</tr>
<tr>
<td>0.787</td>
<td>0.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C29[1][A]</td>
<td style=" font-weight:bold;">u_sobel_processor/gx_prev_3_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pix_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>552</td>
<td>RIGHTSIDE[1]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C29[1][A]</td>
<td>u_sobel_processor/gx_prev_3_s0/CLK</td>
</tr>
<tr>
<td>0.196</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R17C29[1][A]</td>
<td>u_sobel_processor/gx_prev_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.271, 44.847%; tC2Q: 0.333, 55.153%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-9.450</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>50.011</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>40.561</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_Reset_Sync/reset_cnt_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_sobel_processor/u_rgb2gray/weighted_sum_17_s5</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pix_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>139</td>
<td>IOT13[A]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>40.486</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C22[0][A]</td>
<td>u_Reset_Sync/reset_cnt_0_s0/CLK</td>
</tr>
<tr>
<td>40.945</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R11C22[0][A]</td>
<td style=" font-weight:bold;">u_Reset_Sync/reset_cnt_0_s0/Q</td>
</tr>
<tr>
<td>41.289</td>
<td>0.345</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C22[2][B]</td>
<td>u_Reset_Sync/sys_resetn_s/I0</td>
</tr>
<tr>
<td>42.388</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>115</td>
<td>R11C22[2][B]</td>
<td style=" background: #97FFFF;">u_Reset_Sync/sys_resetn_s/F</td>
</tr>
<tr>
<td>44.691</td>
<td>2.302</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C32[0][B]</td>
<td>hdmi_rst_n_s0/I1</td>
</tr>
<tr>
<td>45.790</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R9C32[0][B]</td>
<td style=" background: #97FFFF;">hdmi_rst_n_s0/F</td>
</tr>
<tr>
<td>45.801</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C32[1][B]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/n36_s2/I0</td>
</tr>
<tr>
<td>46.900</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>417</td>
<td>R9C32[1][B]</td>
<td style=" background: #97FFFF;">DVI_TX_Top_inst/rgb2dvi_inst/n36_s2/F</td>
</tr>
<tr>
<td>50.011</td>
<td>3.112</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>DSP_R19[2][B]</td>
<td style=" font-weight:bold;">u_sobel_processor/u_rgb2gray/weighted_sum_17_s5/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.404</td>
<td>40.404</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.404</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pix_clk</td>
</tr>
<tr>
<td>40.404</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>552</td>
<td>RIGHTSIDE[1]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>40.646</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>DSP_R19[2][B]</td>
<td>u_sobel_processor/u_rgb2gray/weighted_sum_17_s5/CLK</td>
</tr>
<tr>
<td>40.616</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_sobel_processor/u_rgb2gray/weighted_sum_17_s5</td>
</tr>
<tr>
<td>40.561</td>
<td>-0.055</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>DSP_R19[2][B]</td>
<td>u_sobel_processor/u_rgb2gray/weighted_sum_17_s5</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-3.207</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.367</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 60.534%; route: 1.361, 39.466%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.297, 34.614%; route: 5.770, 60.574%; tC2Q: 0.458, 4.812%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-9.450</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>50.011</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>40.561</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_Reset_Sync/reset_cnt_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_sobel_processor/add_160_s4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pix_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>139</td>
<td>IOT13[A]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>40.486</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C22[0][A]</td>
<td>u_Reset_Sync/reset_cnt_0_s0/CLK</td>
</tr>
<tr>
<td>40.945</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R11C22[0][A]</td>
<td style=" font-weight:bold;">u_Reset_Sync/reset_cnt_0_s0/Q</td>
</tr>
<tr>
<td>41.289</td>
<td>0.345</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C22[2][B]</td>
<td>u_Reset_Sync/sys_resetn_s/I0</td>
</tr>
<tr>
<td>42.388</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>115</td>
<td>R11C22[2][B]</td>
<td style=" background: #97FFFF;">u_Reset_Sync/sys_resetn_s/F</td>
</tr>
<tr>
<td>44.691</td>
<td>2.302</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C32[0][B]</td>
<td>hdmi_rst_n_s0/I1</td>
</tr>
<tr>
<td>45.790</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R9C32[0][B]</td>
<td style=" background: #97FFFF;">hdmi_rst_n_s0/F</td>
</tr>
<tr>
<td>45.801</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C32[1][B]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/n36_s2/I0</td>
</tr>
<tr>
<td>46.900</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>417</td>
<td>R9C32[1][B]</td>
<td style=" background: #97FFFF;">DVI_TX_Top_inst/rgb2dvi_inst/n36_s2/F</td>
</tr>
<tr>
<td>50.011</td>
<td>3.112</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>DSP_R19[3][B]</td>
<td style=" font-weight:bold;">u_sobel_processor/add_160_s4/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.404</td>
<td>40.404</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.404</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pix_clk</td>
</tr>
<tr>
<td>40.404</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>552</td>
<td>RIGHTSIDE[1]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>40.646</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>DSP_R19[3][B]</td>
<td>u_sobel_processor/add_160_s4/CLK</td>
</tr>
<tr>
<td>40.616</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_sobel_processor/add_160_s4</td>
</tr>
<tr>
<td>40.561</td>
<td>-0.055</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>DSP_R19[3][B]</td>
<td>u_sobel_processor/add_160_s4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-3.207</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.367</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 60.534%; route: 1.361, 39.466%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.297, 34.614%; route: 5.770, 60.574%; tC2Q: 0.458, 4.812%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-9.450</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>50.011</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>40.561</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_Reset_Sync/reset_cnt_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_sobel_processor/add_157_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pix_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>139</td>
<td>IOT13[A]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>40.486</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C22[0][A]</td>
<td>u_Reset_Sync/reset_cnt_0_s0/CLK</td>
</tr>
<tr>
<td>40.945</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R11C22[0][A]</td>
<td style=" font-weight:bold;">u_Reset_Sync/reset_cnt_0_s0/Q</td>
</tr>
<tr>
<td>41.289</td>
<td>0.345</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C22[2][B]</td>
<td>u_Reset_Sync/sys_resetn_s/I0</td>
</tr>
<tr>
<td>42.388</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>115</td>
<td>R11C22[2][B]</td>
<td style=" background: #97FFFF;">u_Reset_Sync/sys_resetn_s/F</td>
</tr>
<tr>
<td>44.691</td>
<td>2.302</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C32[0][B]</td>
<td>hdmi_rst_n_s0/I1</td>
</tr>
<tr>
<td>45.790</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R9C32[0][B]</td>
<td style=" background: #97FFFF;">hdmi_rst_n_s0/F</td>
</tr>
<tr>
<td>45.801</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C32[1][B]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/n36_s2/I0</td>
</tr>
<tr>
<td>46.900</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>417</td>
<td>R9C32[1][B]</td>
<td style=" background: #97FFFF;">DVI_TX_Top_inst/rgb2dvi_inst/n36_s2/F</td>
</tr>
<tr>
<td>50.011</td>
<td>3.112</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>DSP_R19[3][A]</td>
<td style=" font-weight:bold;">u_sobel_processor/add_157_s3/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.404</td>
<td>40.404</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.404</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pix_clk</td>
</tr>
<tr>
<td>40.404</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>552</td>
<td>RIGHTSIDE[1]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>40.646</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>DSP_R19[3][A]</td>
<td>u_sobel_processor/add_157_s3/CLK</td>
</tr>
<tr>
<td>40.616</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_sobel_processor/add_157_s3</td>
</tr>
<tr>
<td>40.561</td>
<td>-0.055</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>DSP_R19[3][A]</td>
<td>u_sobel_processor/add_157_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-3.207</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.367</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 60.534%; route: 1.361, 39.466%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.297, 34.614%; route: 5.770, 60.574%; tC2Q: 0.458, 4.812%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-9.440</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>50.011</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>40.571</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_Reset_Sync/reset_cnt_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/u_OSER10_clk</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pix_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>139</td>
<td>IOT13[A]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>40.486</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C22[0][A]</td>
<td>u_Reset_Sync/reset_cnt_0_s0/CLK</td>
</tr>
<tr>
<td>40.945</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R11C22[0][A]</td>
<td style=" font-weight:bold;">u_Reset_Sync/reset_cnt_0_s0/Q</td>
</tr>
<tr>
<td>41.289</td>
<td>0.345</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C22[2][B]</td>
<td>u_Reset_Sync/sys_resetn_s/I0</td>
</tr>
<tr>
<td>42.388</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>115</td>
<td>R11C22[2][B]</td>
<td style=" background: #97FFFF;">u_Reset_Sync/sys_resetn_s/F</td>
</tr>
<tr>
<td>44.691</td>
<td>2.302</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C32[0][B]</td>
<td>hdmi_rst_n_s0/I1</td>
</tr>
<tr>
<td>45.790</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R9C32[0][B]</td>
<td style=" background: #97FFFF;">hdmi_rst_n_s0/F</td>
</tr>
<tr>
<td>45.801</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C32[1][B]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/n36_s2/I0</td>
</tr>
<tr>
<td>46.900</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>417</td>
<td>R9C32[1][B]</td>
<td style=" background: #97FFFF;">DVI_TX_Top_inst/rgb2dvi_inst/n36_s2/F</td>
</tr>
<tr>
<td>50.011</td>
<td>3.112</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOR17[A]</td>
<td style=" font-weight:bold;">DVI_TX_Top_inst/rgb2dvi_inst/u_OSER10_clk/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.404</td>
<td>40.404</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.404</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pix_clk</td>
</tr>
<tr>
<td>40.404</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>552</td>
<td>RIGHTSIDE[1]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>40.646</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/u_OSER10_clk/PCLK</td>
</tr>
<tr>
<td>40.616</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/u_OSER10_clk</td>
</tr>
<tr>
<td>40.571</td>
<td>-0.045</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOR17[A]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/u_OSER10_clk</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-3.207</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.367</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 60.534%; route: 1.361, 39.466%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.297, 34.614%; route: 5.770, 60.574%; tC2Q: 0.458, 4.812%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-9.440</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>50.011</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>40.571</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_Reset_Sync/reset_cnt_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/u_OSER10_b</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pix_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>139</td>
<td>IOT13[A]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>40.486</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C22[0][A]</td>
<td>u_Reset_Sync/reset_cnt_0_s0/CLK</td>
</tr>
<tr>
<td>40.945</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R11C22[0][A]</td>
<td style=" font-weight:bold;">u_Reset_Sync/reset_cnt_0_s0/Q</td>
</tr>
<tr>
<td>41.289</td>
<td>0.345</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C22[2][B]</td>
<td>u_Reset_Sync/sys_resetn_s/I0</td>
</tr>
<tr>
<td>42.388</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>115</td>
<td>R11C22[2][B]</td>
<td style=" background: #97FFFF;">u_Reset_Sync/sys_resetn_s/F</td>
</tr>
<tr>
<td>44.691</td>
<td>2.302</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C32[0][B]</td>
<td>hdmi_rst_n_s0/I1</td>
</tr>
<tr>
<td>45.790</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R9C32[0][B]</td>
<td style=" background: #97FFFF;">hdmi_rst_n_s0/F</td>
</tr>
<tr>
<td>45.801</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C32[1][B]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/n36_s2/I0</td>
</tr>
<tr>
<td>46.900</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>417</td>
<td>R9C32[1][B]</td>
<td style=" background: #97FFFF;">DVI_TX_Top_inst/rgb2dvi_inst/n36_s2/F</td>
</tr>
<tr>
<td>50.011</td>
<td>3.112</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOR15[A]</td>
<td style=" font-weight:bold;">DVI_TX_Top_inst/rgb2dvi_inst/u_OSER10_b/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.404</td>
<td>40.404</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.404</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pix_clk</td>
</tr>
<tr>
<td>40.404</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>552</td>
<td>RIGHTSIDE[1]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>40.646</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR15[A]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/u_OSER10_b/PCLK</td>
</tr>
<tr>
<td>40.616</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/u_OSER10_b</td>
</tr>
<tr>
<td>40.571</td>
<td>-0.045</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOR15[A]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/u_OSER10_b</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-3.207</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.367</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 60.534%; route: 1.361, 39.466%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.297, 34.614%; route: 5.770, 60.574%; tC2Q: 0.458, 4.812%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-9.440</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>50.011</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>40.571</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_Reset_Sync/reset_cnt_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/u_OSER10_g</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pix_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>139</td>
<td>IOT13[A]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>40.486</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C22[0][A]</td>
<td>u_Reset_Sync/reset_cnt_0_s0/CLK</td>
</tr>
<tr>
<td>40.945</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R11C22[0][A]</td>
<td style=" font-weight:bold;">u_Reset_Sync/reset_cnt_0_s0/Q</td>
</tr>
<tr>
<td>41.289</td>
<td>0.345</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C22[2][B]</td>
<td>u_Reset_Sync/sys_resetn_s/I0</td>
</tr>
<tr>
<td>42.388</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>115</td>
<td>R11C22[2][B]</td>
<td style=" background: #97FFFF;">u_Reset_Sync/sys_resetn_s/F</td>
</tr>
<tr>
<td>44.691</td>
<td>2.302</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C32[0][B]</td>
<td>hdmi_rst_n_s0/I1</td>
</tr>
<tr>
<td>45.790</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R9C32[0][B]</td>
<td style=" background: #97FFFF;">hdmi_rst_n_s0/F</td>
</tr>
<tr>
<td>45.801</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C32[1][B]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/n36_s2/I0</td>
</tr>
<tr>
<td>46.900</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>417</td>
<td>R9C32[1][B]</td>
<td style=" background: #97FFFF;">DVI_TX_Top_inst/rgb2dvi_inst/n36_s2/F</td>
</tr>
<tr>
<td>50.011</td>
<td>3.112</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOR11[A]</td>
<td style=" font-weight:bold;">DVI_TX_Top_inst/rgb2dvi_inst/u_OSER10_g/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.404</td>
<td>40.404</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.404</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pix_clk</td>
</tr>
<tr>
<td>40.404</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>552</td>
<td>RIGHTSIDE[1]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>40.646</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR11[A]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/u_OSER10_g/PCLK</td>
</tr>
<tr>
<td>40.616</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/u_OSER10_g</td>
</tr>
<tr>
<td>40.571</td>
<td>-0.045</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOR11[A]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/u_OSER10_g</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-3.207</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.367</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 60.534%; route: 1.361, 39.466%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.297, 34.614%; route: 5.770, 60.574%; tC2Q: 0.458, 4.812%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-9.440</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>50.011</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>40.571</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_Reset_Sync/reset_cnt_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/u_OSER10_r</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pix_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>139</td>
<td>IOT13[A]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>40.486</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C22[0][A]</td>
<td>u_Reset_Sync/reset_cnt_0_s0/CLK</td>
</tr>
<tr>
<td>40.945</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R11C22[0][A]</td>
<td style=" font-weight:bold;">u_Reset_Sync/reset_cnt_0_s0/Q</td>
</tr>
<tr>
<td>41.289</td>
<td>0.345</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C22[2][B]</td>
<td>u_Reset_Sync/sys_resetn_s/I0</td>
</tr>
<tr>
<td>42.388</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>115</td>
<td>R11C22[2][B]</td>
<td style=" background: #97FFFF;">u_Reset_Sync/sys_resetn_s/F</td>
</tr>
<tr>
<td>44.691</td>
<td>2.302</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C32[0][B]</td>
<td>hdmi_rst_n_s0/I1</td>
</tr>
<tr>
<td>45.790</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R9C32[0][B]</td>
<td style=" background: #97FFFF;">hdmi_rst_n_s0/F</td>
</tr>
<tr>
<td>45.801</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C32[1][B]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/n36_s2/I0</td>
</tr>
<tr>
<td>46.900</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>417</td>
<td>R9C32[1][B]</td>
<td style=" background: #97FFFF;">DVI_TX_Top_inst/rgb2dvi_inst/n36_s2/F</td>
</tr>
<tr>
<td>50.011</td>
<td>3.112</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOR2[A]</td>
<td style=" font-weight:bold;">DVI_TX_Top_inst/rgb2dvi_inst/u_OSER10_r/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.404</td>
<td>40.404</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.404</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pix_clk</td>
</tr>
<tr>
<td>40.404</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>552</td>
<td>RIGHTSIDE[1]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>40.646</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR2[A]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/u_OSER10_r/PCLK</td>
</tr>
<tr>
<td>40.616</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/u_OSER10_r</td>
</tr>
<tr>
<td>40.571</td>
<td>-0.045</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOR2[A]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/u_OSER10_r</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-3.207</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.367</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 60.534%; route: 1.361, 39.466%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.297, 34.614%; route: 5.770, 60.574%; tC2Q: 0.458, 4.812%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-9.439</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>50.011</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>40.573</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_Reset_Sync/reset_cnt_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_b/c0_d_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pix_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>139</td>
<td>IOT13[A]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>40.486</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C22[0][A]</td>
<td>u_Reset_Sync/reset_cnt_0_s0/CLK</td>
</tr>
<tr>
<td>40.945</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R11C22[0][A]</td>
<td style=" font-weight:bold;">u_Reset_Sync/reset_cnt_0_s0/Q</td>
</tr>
<tr>
<td>41.289</td>
<td>0.345</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C22[2][B]</td>
<td>u_Reset_Sync/sys_resetn_s/I0</td>
</tr>
<tr>
<td>42.388</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>115</td>
<td>R11C22[2][B]</td>
<td style=" background: #97FFFF;">u_Reset_Sync/sys_resetn_s/F</td>
</tr>
<tr>
<td>44.691</td>
<td>2.302</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C32[0][B]</td>
<td>hdmi_rst_n_s0/I1</td>
</tr>
<tr>
<td>45.790</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R9C32[0][B]</td>
<td style=" background: #97FFFF;">hdmi_rst_n_s0/F</td>
</tr>
<tr>
<td>45.801</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C32[1][B]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/n36_s2/I0</td>
</tr>
<tr>
<td>46.900</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>417</td>
<td>R9C32[1][B]</td>
<td style=" background: #97FFFF;">DVI_TX_Top_inst/rgb2dvi_inst/n36_s2/F</td>
</tr>
<tr>
<td>50.011</td>
<td>3.112</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C26[1][B]</td>
<td style=" font-weight:bold;">DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_b/c0_d_s0/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.404</td>
<td>40.404</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.404</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pix_clk</td>
</tr>
<tr>
<td>40.404</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>552</td>
<td>RIGHTSIDE[1]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>40.646</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C26[1][B]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_b/c0_d_s0/CLK</td>
</tr>
<tr>
<td>40.616</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_b/c0_d_s0</td>
</tr>
<tr>
<td>40.573</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R6C26[1][B]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_b/c0_d_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-3.207</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.367</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 60.534%; route: 1.361, 39.466%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.297, 34.614%; route: 5.770, 60.574%; tC2Q: 0.458, 4.812%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-9.439</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>50.011</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>40.573</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_Reset_Sync/reset_cnt_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_b/din_d_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pix_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>139</td>
<td>IOT13[A]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>40.486</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C22[0][A]</td>
<td>u_Reset_Sync/reset_cnt_0_s0/CLK</td>
</tr>
<tr>
<td>40.945</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R11C22[0][A]</td>
<td style=" font-weight:bold;">u_Reset_Sync/reset_cnt_0_s0/Q</td>
</tr>
<tr>
<td>41.289</td>
<td>0.345</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C22[2][B]</td>
<td>u_Reset_Sync/sys_resetn_s/I0</td>
</tr>
<tr>
<td>42.388</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>115</td>
<td>R11C22[2][B]</td>
<td style=" background: #97FFFF;">u_Reset_Sync/sys_resetn_s/F</td>
</tr>
<tr>
<td>44.691</td>
<td>2.302</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C32[0][B]</td>
<td>hdmi_rst_n_s0/I1</td>
</tr>
<tr>
<td>45.790</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R9C32[0][B]</td>
<td style=" background: #97FFFF;">hdmi_rst_n_s0/F</td>
</tr>
<tr>
<td>45.801</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C32[1][B]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/n36_s2/I0</td>
</tr>
<tr>
<td>46.900</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>417</td>
<td>R9C32[1][B]</td>
<td style=" background: #97FFFF;">DVI_TX_Top_inst/rgb2dvi_inst/n36_s2/F</td>
</tr>
<tr>
<td>50.011</td>
<td>3.112</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C32[1][A]</td>
<td style=" font-weight:bold;">DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_b/din_d_7_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.404</td>
<td>40.404</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.404</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pix_clk</td>
</tr>
<tr>
<td>40.404</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>552</td>
<td>RIGHTSIDE[1]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>40.646</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C32[1][A]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_b/din_d_7_s0/CLK</td>
</tr>
<tr>
<td>40.616</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_b/din_d_7_s0</td>
</tr>
<tr>
<td>40.573</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C32[1][A]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_b/din_d_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-3.207</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.367</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 60.534%; route: 1.361, 39.466%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.297, 34.614%; route: 5.770, 60.574%; tC2Q: 0.458, 4.812%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-9.439</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>50.011</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>40.573</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_Reset_Sync/reset_cnt_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_b/dout_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pix_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>139</td>
<td>IOT13[A]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>40.486</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C22[0][A]</td>
<td>u_Reset_Sync/reset_cnt_0_s0/CLK</td>
</tr>
<tr>
<td>40.945</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R11C22[0][A]</td>
<td style=" font-weight:bold;">u_Reset_Sync/reset_cnt_0_s0/Q</td>
</tr>
<tr>
<td>41.289</td>
<td>0.345</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C22[2][B]</td>
<td>u_Reset_Sync/sys_resetn_s/I0</td>
</tr>
<tr>
<td>42.388</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>115</td>
<td>R11C22[2][B]</td>
<td style=" background: #97FFFF;">u_Reset_Sync/sys_resetn_s/F</td>
</tr>
<tr>
<td>44.691</td>
<td>2.302</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C32[0][B]</td>
<td>hdmi_rst_n_s0/I1</td>
</tr>
<tr>
<td>45.790</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R9C32[0][B]</td>
<td style=" background: #97FFFF;">hdmi_rst_n_s0/F</td>
</tr>
<tr>
<td>45.801</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C32[1][B]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/n36_s2/I0</td>
</tr>
<tr>
<td>46.900</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>417</td>
<td>R9C32[1][B]</td>
<td style=" background: #97FFFF;">DVI_TX_Top_inst/rgb2dvi_inst/n36_s2/F</td>
</tr>
<tr>
<td>50.011</td>
<td>3.112</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C34[0][A]</td>
<td style=" font-weight:bold;">DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_b/dout_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.404</td>
<td>40.404</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.404</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pix_clk</td>
</tr>
<tr>
<td>40.404</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>552</td>
<td>RIGHTSIDE[1]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>40.646</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C34[0][A]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_b/dout_0_s0/CLK</td>
</tr>
<tr>
<td>40.616</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_b/dout_0_s0</td>
</tr>
<tr>
<td>40.573</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C34[0][A]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_b/dout_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-3.207</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.367</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 60.534%; route: 1.361, 39.466%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.297, 34.614%; route: 5.770, 60.574%; tC2Q: 0.458, 4.812%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-9.439</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>50.011</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>40.573</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_Reset_Sync/reset_cnt_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_b/dout_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pix_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>139</td>
<td>IOT13[A]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>40.486</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C22[0][A]</td>
<td>u_Reset_Sync/reset_cnt_0_s0/CLK</td>
</tr>
<tr>
<td>40.945</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R11C22[0][A]</td>
<td style=" font-weight:bold;">u_Reset_Sync/reset_cnt_0_s0/Q</td>
</tr>
<tr>
<td>41.289</td>
<td>0.345</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C22[2][B]</td>
<td>u_Reset_Sync/sys_resetn_s/I0</td>
</tr>
<tr>
<td>42.388</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>115</td>
<td>R11C22[2][B]</td>
<td style=" background: #97FFFF;">u_Reset_Sync/sys_resetn_s/F</td>
</tr>
<tr>
<td>44.691</td>
<td>2.302</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C32[0][B]</td>
<td>hdmi_rst_n_s0/I1</td>
</tr>
<tr>
<td>45.790</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R9C32[0][B]</td>
<td style=" background: #97FFFF;">hdmi_rst_n_s0/F</td>
</tr>
<tr>
<td>45.801</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C32[1][B]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/n36_s2/I0</td>
</tr>
<tr>
<td>46.900</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>417</td>
<td>R9C32[1][B]</td>
<td style=" background: #97FFFF;">DVI_TX_Top_inst/rgb2dvi_inst/n36_s2/F</td>
</tr>
<tr>
<td>50.011</td>
<td>3.112</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C32[0][B]</td>
<td style=" font-weight:bold;">DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_b/dout_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.404</td>
<td>40.404</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.404</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pix_clk</td>
</tr>
<tr>
<td>40.404</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>552</td>
<td>RIGHTSIDE[1]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>40.646</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C32[0][B]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_b/dout_1_s0/CLK</td>
</tr>
<tr>
<td>40.616</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_b/dout_1_s0</td>
</tr>
<tr>
<td>40.573</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R6C32[0][B]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_b/dout_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-3.207</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.367</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 60.534%; route: 1.361, 39.466%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.297, 34.614%; route: 5.770, 60.574%; tC2Q: 0.458, 4.812%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-9.439</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>50.011</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>40.573</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_Reset_Sync/reset_cnt_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_b/dout_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pix_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>139</td>
<td>IOT13[A]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>40.486</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C22[0][A]</td>
<td>u_Reset_Sync/reset_cnt_0_s0/CLK</td>
</tr>
<tr>
<td>40.945</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R11C22[0][A]</td>
<td style=" font-weight:bold;">u_Reset_Sync/reset_cnt_0_s0/Q</td>
</tr>
<tr>
<td>41.289</td>
<td>0.345</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C22[2][B]</td>
<td>u_Reset_Sync/sys_resetn_s/I0</td>
</tr>
<tr>
<td>42.388</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>115</td>
<td>R11C22[2][B]</td>
<td style=" background: #97FFFF;">u_Reset_Sync/sys_resetn_s/F</td>
</tr>
<tr>
<td>44.691</td>
<td>2.302</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C32[0][B]</td>
<td>hdmi_rst_n_s0/I1</td>
</tr>
<tr>
<td>45.790</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R9C32[0][B]</td>
<td style=" background: #97FFFF;">hdmi_rst_n_s0/F</td>
</tr>
<tr>
<td>45.801</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C32[1][B]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/n36_s2/I0</td>
</tr>
<tr>
<td>46.900</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>417</td>
<td>R9C32[1][B]</td>
<td style=" background: #97FFFF;">DVI_TX_Top_inst/rgb2dvi_inst/n36_s2/F</td>
</tr>
<tr>
<td>50.011</td>
<td>3.112</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C34[1][A]</td>
<td style=" font-weight:bold;">DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_b/dout_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.404</td>
<td>40.404</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.404</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pix_clk</td>
</tr>
<tr>
<td>40.404</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>552</td>
<td>RIGHTSIDE[1]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>40.646</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C34[1][A]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_b/dout_2_s0/CLK</td>
</tr>
<tr>
<td>40.616</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_b/dout_2_s0</td>
</tr>
<tr>
<td>40.573</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C34[1][A]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_b/dout_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-3.207</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.367</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 60.534%; route: 1.361, 39.466%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.297, 34.614%; route: 5.770, 60.574%; tC2Q: 0.458, 4.812%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-9.439</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>50.011</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>40.573</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_Reset_Sync/reset_cnt_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_b/dout_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pix_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>139</td>
<td>IOT13[A]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>40.486</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C22[0][A]</td>
<td>u_Reset_Sync/reset_cnt_0_s0/CLK</td>
</tr>
<tr>
<td>40.945</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R11C22[0][A]</td>
<td style=" font-weight:bold;">u_Reset_Sync/reset_cnt_0_s0/Q</td>
</tr>
<tr>
<td>41.289</td>
<td>0.345</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C22[2][B]</td>
<td>u_Reset_Sync/sys_resetn_s/I0</td>
</tr>
<tr>
<td>42.388</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>115</td>
<td>R11C22[2][B]</td>
<td style=" background: #97FFFF;">u_Reset_Sync/sys_resetn_s/F</td>
</tr>
<tr>
<td>44.691</td>
<td>2.302</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C32[0][B]</td>
<td>hdmi_rst_n_s0/I1</td>
</tr>
<tr>
<td>45.790</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R9C32[0][B]</td>
<td style=" background: #97FFFF;">hdmi_rst_n_s0/F</td>
</tr>
<tr>
<td>45.801</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C32[1][B]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/n36_s2/I0</td>
</tr>
<tr>
<td>46.900</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>417</td>
<td>R9C32[1][B]</td>
<td style=" background: #97FFFF;">DVI_TX_Top_inst/rgb2dvi_inst/n36_s2/F</td>
</tr>
<tr>
<td>50.011</td>
<td>3.112</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C33[0][B]</td>
<td style=" font-weight:bold;">DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_b/dout_3_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.404</td>
<td>40.404</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.404</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pix_clk</td>
</tr>
<tr>
<td>40.404</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>552</td>
<td>RIGHTSIDE[1]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>40.646</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C33[0][B]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_b/dout_3_s0/CLK</td>
</tr>
<tr>
<td>40.616</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_b/dout_3_s0</td>
</tr>
<tr>
<td>40.573</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R6C33[0][B]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_b/dout_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-3.207</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.367</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 60.534%; route: 1.361, 39.466%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.297, 34.614%; route: 5.770, 60.574%; tC2Q: 0.458, 4.812%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-9.439</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>50.011</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>40.573</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_Reset_Sync/reset_cnt_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_b/dout_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pix_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>139</td>
<td>IOT13[A]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>40.486</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C22[0][A]</td>
<td>u_Reset_Sync/reset_cnt_0_s0/CLK</td>
</tr>
<tr>
<td>40.945</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R11C22[0][A]</td>
<td style=" font-weight:bold;">u_Reset_Sync/reset_cnt_0_s0/Q</td>
</tr>
<tr>
<td>41.289</td>
<td>0.345</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C22[2][B]</td>
<td>u_Reset_Sync/sys_resetn_s/I0</td>
</tr>
<tr>
<td>42.388</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>115</td>
<td>R11C22[2][B]</td>
<td style=" background: #97FFFF;">u_Reset_Sync/sys_resetn_s/F</td>
</tr>
<tr>
<td>44.691</td>
<td>2.302</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C32[0][B]</td>
<td>hdmi_rst_n_s0/I1</td>
</tr>
<tr>
<td>45.790</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R9C32[0][B]</td>
<td style=" background: #97FFFF;">hdmi_rst_n_s0/F</td>
</tr>
<tr>
<td>45.801</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C32[1][B]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/n36_s2/I0</td>
</tr>
<tr>
<td>46.900</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>417</td>
<td>R9C32[1][B]</td>
<td style=" background: #97FFFF;">DVI_TX_Top_inst/rgb2dvi_inst/n36_s2/F</td>
</tr>
<tr>
<td>50.011</td>
<td>3.112</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C34[0][A]</td>
<td style=" font-weight:bold;">DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_b/dout_4_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.404</td>
<td>40.404</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.404</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pix_clk</td>
</tr>
<tr>
<td>40.404</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>552</td>
<td>RIGHTSIDE[1]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>40.646</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C34[0][A]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_b/dout_4_s0/CLK</td>
</tr>
<tr>
<td>40.616</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_b/dout_4_s0</td>
</tr>
<tr>
<td>40.573</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C34[0][A]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_b/dout_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-3.207</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.367</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 60.534%; route: 1.361, 39.466%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.297, 34.614%; route: 5.770, 60.574%; tC2Q: 0.458, 4.812%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-9.439</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>50.011</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>40.573</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_Reset_Sync/reset_cnt_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_b/dout_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pix_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>139</td>
<td>IOT13[A]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>40.486</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C22[0][A]</td>
<td>u_Reset_Sync/reset_cnt_0_s0/CLK</td>
</tr>
<tr>
<td>40.945</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R11C22[0][A]</td>
<td style=" font-weight:bold;">u_Reset_Sync/reset_cnt_0_s0/Q</td>
</tr>
<tr>
<td>41.289</td>
<td>0.345</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C22[2][B]</td>
<td>u_Reset_Sync/sys_resetn_s/I0</td>
</tr>
<tr>
<td>42.388</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>115</td>
<td>R11C22[2][B]</td>
<td style=" background: #97FFFF;">u_Reset_Sync/sys_resetn_s/F</td>
</tr>
<tr>
<td>44.691</td>
<td>2.302</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C32[0][B]</td>
<td>hdmi_rst_n_s0/I1</td>
</tr>
<tr>
<td>45.790</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R9C32[0][B]</td>
<td style=" background: #97FFFF;">hdmi_rst_n_s0/F</td>
</tr>
<tr>
<td>45.801</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C32[1][B]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/n36_s2/I0</td>
</tr>
<tr>
<td>46.900</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>417</td>
<td>R9C32[1][B]</td>
<td style=" background: #97FFFF;">DVI_TX_Top_inst/rgb2dvi_inst/n36_s2/F</td>
</tr>
<tr>
<td>50.011</td>
<td>3.112</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C34[1][A]</td>
<td style=" font-weight:bold;">DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_b/dout_5_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.404</td>
<td>40.404</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.404</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pix_clk</td>
</tr>
<tr>
<td>40.404</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>552</td>
<td>RIGHTSIDE[1]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>40.646</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C34[1][A]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_b/dout_5_s0/CLK</td>
</tr>
<tr>
<td>40.616</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_b/dout_5_s0</td>
</tr>
<tr>
<td>40.573</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R6C34[1][A]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_b/dout_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-3.207</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.367</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 60.534%; route: 1.361, 39.466%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.297, 34.614%; route: 5.770, 60.574%; tC2Q: 0.458, 4.812%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-9.439</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>50.011</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>40.573</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_Reset_Sync/reset_cnt_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_b/dout_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pix_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>139</td>
<td>IOT13[A]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>40.486</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C22[0][A]</td>
<td>u_Reset_Sync/reset_cnt_0_s0/CLK</td>
</tr>
<tr>
<td>40.945</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R11C22[0][A]</td>
<td style=" font-weight:bold;">u_Reset_Sync/reset_cnt_0_s0/Q</td>
</tr>
<tr>
<td>41.289</td>
<td>0.345</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C22[2][B]</td>
<td>u_Reset_Sync/sys_resetn_s/I0</td>
</tr>
<tr>
<td>42.388</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>115</td>
<td>R11C22[2][B]</td>
<td style=" background: #97FFFF;">u_Reset_Sync/sys_resetn_s/F</td>
</tr>
<tr>
<td>44.691</td>
<td>2.302</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C32[0][B]</td>
<td>hdmi_rst_n_s0/I1</td>
</tr>
<tr>
<td>45.790</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R9C32[0][B]</td>
<td style=" background: #97FFFF;">hdmi_rst_n_s0/F</td>
</tr>
<tr>
<td>45.801</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C32[1][B]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/n36_s2/I0</td>
</tr>
<tr>
<td>46.900</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>417</td>
<td>R9C32[1][B]</td>
<td style=" background: #97FFFF;">DVI_TX_Top_inst/rgb2dvi_inst/n36_s2/F</td>
</tr>
<tr>
<td>50.011</td>
<td>3.112</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C34[0][B]</td>
<td style=" font-weight:bold;">DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_b/dout_6_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.404</td>
<td>40.404</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.404</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pix_clk</td>
</tr>
<tr>
<td>40.404</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>552</td>
<td>RIGHTSIDE[1]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>40.646</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C34[0][B]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_b/dout_6_s0/CLK</td>
</tr>
<tr>
<td>40.616</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_b/dout_6_s0</td>
</tr>
<tr>
<td>40.573</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C34[0][B]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_b/dout_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-3.207</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.367</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 60.534%; route: 1.361, 39.466%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.297, 34.614%; route: 5.770, 60.574%; tC2Q: 0.458, 4.812%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-9.439</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>50.011</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>40.573</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_Reset_Sync/reset_cnt_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_b/dout_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pix_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>139</td>
<td>IOT13[A]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>40.486</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C22[0][A]</td>
<td>u_Reset_Sync/reset_cnt_0_s0/CLK</td>
</tr>
<tr>
<td>40.945</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R11C22[0][A]</td>
<td style=" font-weight:bold;">u_Reset_Sync/reset_cnt_0_s0/Q</td>
</tr>
<tr>
<td>41.289</td>
<td>0.345</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C22[2][B]</td>
<td>u_Reset_Sync/sys_resetn_s/I0</td>
</tr>
<tr>
<td>42.388</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>115</td>
<td>R11C22[2][B]</td>
<td style=" background: #97FFFF;">u_Reset_Sync/sys_resetn_s/F</td>
</tr>
<tr>
<td>44.691</td>
<td>2.302</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C32[0][B]</td>
<td>hdmi_rst_n_s0/I1</td>
</tr>
<tr>
<td>45.790</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R9C32[0][B]</td>
<td style=" background: #97FFFF;">hdmi_rst_n_s0/F</td>
</tr>
<tr>
<td>45.801</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C32[1][B]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/n36_s2/I0</td>
</tr>
<tr>
<td>46.900</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>417</td>
<td>R9C32[1][B]</td>
<td style=" background: #97FFFF;">DVI_TX_Top_inst/rgb2dvi_inst/n36_s2/F</td>
</tr>
<tr>
<td>50.011</td>
<td>3.112</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C32[2][B]</td>
<td style=" font-weight:bold;">DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_b/dout_7_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.404</td>
<td>40.404</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.404</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pix_clk</td>
</tr>
<tr>
<td>40.404</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>552</td>
<td>RIGHTSIDE[1]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>40.646</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C32[2][B]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_b/dout_7_s0/CLK</td>
</tr>
<tr>
<td>40.616</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_b/dout_7_s0</td>
</tr>
<tr>
<td>40.573</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R6C32[2][B]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_b/dout_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-3.207</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.367</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 60.534%; route: 1.361, 39.466%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.297, 34.614%; route: 5.770, 60.574%; tC2Q: 0.458, 4.812%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-9.439</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>50.011</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>40.573</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_Reset_Sync/reset_cnt_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_b/dout_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pix_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>139</td>
<td>IOT13[A]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>40.486</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C22[0][A]</td>
<td>u_Reset_Sync/reset_cnt_0_s0/CLK</td>
</tr>
<tr>
<td>40.945</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R11C22[0][A]</td>
<td style=" font-weight:bold;">u_Reset_Sync/reset_cnt_0_s0/Q</td>
</tr>
<tr>
<td>41.289</td>
<td>0.345</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C22[2][B]</td>
<td>u_Reset_Sync/sys_resetn_s/I0</td>
</tr>
<tr>
<td>42.388</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>115</td>
<td>R11C22[2][B]</td>
<td style=" background: #97FFFF;">u_Reset_Sync/sys_resetn_s/F</td>
</tr>
<tr>
<td>44.691</td>
<td>2.302</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C32[0][B]</td>
<td>hdmi_rst_n_s0/I1</td>
</tr>
<tr>
<td>45.790</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R9C32[0][B]</td>
<td style=" background: #97FFFF;">hdmi_rst_n_s0/F</td>
</tr>
<tr>
<td>45.801</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C32[1][B]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/n36_s2/I0</td>
</tr>
<tr>
<td>46.900</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>417</td>
<td>R9C32[1][B]</td>
<td style=" background: #97FFFF;">DVI_TX_Top_inst/rgb2dvi_inst/n36_s2/F</td>
</tr>
<tr>
<td>50.011</td>
<td>3.112</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C34[2][A]</td>
<td style=" font-weight:bold;">DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_b/dout_8_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.404</td>
<td>40.404</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.404</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pix_clk</td>
</tr>
<tr>
<td>40.404</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>552</td>
<td>RIGHTSIDE[1]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>40.646</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C34[2][A]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_b/dout_8_s0/CLK</td>
</tr>
<tr>
<td>40.616</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_b/dout_8_s0</td>
</tr>
<tr>
<td>40.573</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C34[2][A]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_b/dout_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-3.207</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.367</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 60.534%; route: 1.361, 39.466%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.297, 34.614%; route: 5.770, 60.574%; tC2Q: 0.458, 4.812%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-9.439</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>50.011</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>40.573</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_Reset_Sync/reset_cnt_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_b/dout_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pix_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>139</td>
<td>IOT13[A]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>40.486</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C22[0][A]</td>
<td>u_Reset_Sync/reset_cnt_0_s0/CLK</td>
</tr>
<tr>
<td>40.945</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R11C22[0][A]</td>
<td style=" font-weight:bold;">u_Reset_Sync/reset_cnt_0_s0/Q</td>
</tr>
<tr>
<td>41.289</td>
<td>0.345</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C22[2][B]</td>
<td>u_Reset_Sync/sys_resetn_s/I0</td>
</tr>
<tr>
<td>42.388</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>115</td>
<td>R11C22[2][B]</td>
<td style=" background: #97FFFF;">u_Reset_Sync/sys_resetn_s/F</td>
</tr>
<tr>
<td>44.691</td>
<td>2.302</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C32[0][B]</td>
<td>hdmi_rst_n_s0/I1</td>
</tr>
<tr>
<td>45.790</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R9C32[0][B]</td>
<td style=" background: #97FFFF;">hdmi_rst_n_s0/F</td>
</tr>
<tr>
<td>45.801</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C32[1][B]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/n36_s2/I0</td>
</tr>
<tr>
<td>46.900</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>417</td>
<td>R9C32[1][B]</td>
<td style=" background: #97FFFF;">DVI_TX_Top_inst/rgb2dvi_inst/n36_s2/F</td>
</tr>
<tr>
<td>50.011</td>
<td>3.112</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C34[1][B]</td>
<td style=" font-weight:bold;">DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_b/dout_9_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.404</td>
<td>40.404</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.404</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pix_clk</td>
</tr>
<tr>
<td>40.404</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>552</td>
<td>RIGHTSIDE[1]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>40.646</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C34[1][B]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_b/dout_9_s0/CLK</td>
</tr>
<tr>
<td>40.616</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_b/dout_9_s0</td>
</tr>
<tr>
<td>40.573</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C34[1][B]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_b/dout_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-3.207</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.367</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 60.534%; route: 1.361, 39.466%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.297, 34.614%; route: 5.770, 60.574%; tC2Q: 0.458, 4.812%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-9.439</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>50.011</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>40.573</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_Reset_Sync/reset_cnt_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_b/cnt_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pix_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>139</td>
<td>IOT13[A]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>40.486</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C22[0][A]</td>
<td>u_Reset_Sync/reset_cnt_0_s0/CLK</td>
</tr>
<tr>
<td>40.945</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R11C22[0][A]</td>
<td style=" font-weight:bold;">u_Reset_Sync/reset_cnt_0_s0/Q</td>
</tr>
<tr>
<td>41.289</td>
<td>0.345</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C22[2][B]</td>
<td>u_Reset_Sync/sys_resetn_s/I0</td>
</tr>
<tr>
<td>42.388</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>115</td>
<td>R11C22[2][B]</td>
<td style=" background: #97FFFF;">u_Reset_Sync/sys_resetn_s/F</td>
</tr>
<tr>
<td>44.691</td>
<td>2.302</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C32[0][B]</td>
<td>hdmi_rst_n_s0/I1</td>
</tr>
<tr>
<td>45.790</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R9C32[0][B]</td>
<td style=" background: #97FFFF;">hdmi_rst_n_s0/F</td>
</tr>
<tr>
<td>45.801</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C32[1][B]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/n36_s2/I0</td>
</tr>
<tr>
<td>46.900</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>417</td>
<td>R9C32[1][B]</td>
<td style=" background: #97FFFF;">DVI_TX_Top_inst/rgb2dvi_inst/n36_s2/F</td>
</tr>
<tr>
<td>50.011</td>
<td>3.112</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C30[0][A]</td>
<td style=" font-weight:bold;">DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_b/cnt_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.404</td>
<td>40.404</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.404</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pix_clk</td>
</tr>
<tr>
<td>40.404</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>552</td>
<td>RIGHTSIDE[1]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>40.646</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C30[0][A]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_b/cnt_1_s0/CLK</td>
</tr>
<tr>
<td>40.616</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_b/cnt_1_s0</td>
</tr>
<tr>
<td>40.573</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C30[0][A]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_b/cnt_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-3.207</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.367</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 60.534%; route: 1.361, 39.466%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.297, 34.614%; route: 5.770, 60.574%; tC2Q: 0.458, 4.812%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-9.439</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>50.011</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>40.573</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_Reset_Sync/reset_cnt_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_b/cnt_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pix_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>139</td>
<td>IOT13[A]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>40.486</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C22[0][A]</td>
<td>u_Reset_Sync/reset_cnt_0_s0/CLK</td>
</tr>
<tr>
<td>40.945</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R11C22[0][A]</td>
<td style=" font-weight:bold;">u_Reset_Sync/reset_cnt_0_s0/Q</td>
</tr>
<tr>
<td>41.289</td>
<td>0.345</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C22[2][B]</td>
<td>u_Reset_Sync/sys_resetn_s/I0</td>
</tr>
<tr>
<td>42.388</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>115</td>
<td>R11C22[2][B]</td>
<td style=" background: #97FFFF;">u_Reset_Sync/sys_resetn_s/F</td>
</tr>
<tr>
<td>44.691</td>
<td>2.302</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C32[0][B]</td>
<td>hdmi_rst_n_s0/I1</td>
</tr>
<tr>
<td>45.790</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R9C32[0][B]</td>
<td style=" background: #97FFFF;">hdmi_rst_n_s0/F</td>
</tr>
<tr>
<td>45.801</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C32[1][B]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/n36_s2/I0</td>
</tr>
<tr>
<td>46.900</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>417</td>
<td>R9C32[1][B]</td>
<td style=" background: #97FFFF;">DVI_TX_Top_inst/rgb2dvi_inst/n36_s2/F</td>
</tr>
<tr>
<td>50.011</td>
<td>3.112</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C30[0][A]</td>
<td style=" font-weight:bold;">DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_b/cnt_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.404</td>
<td>40.404</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.404</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pix_clk</td>
</tr>
<tr>
<td>40.404</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>552</td>
<td>RIGHTSIDE[1]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>40.646</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C30[0][A]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_b/cnt_2_s0/CLK</td>
</tr>
<tr>
<td>40.616</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_b/cnt_2_s0</td>
</tr>
<tr>
<td>40.573</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R6C30[0][A]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_b/cnt_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-3.207</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.367</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 60.534%; route: 1.361, 39.466%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.297, 34.614%; route: 5.770, 60.574%; tC2Q: 0.458, 4.812%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-9.439</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>50.011</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>40.573</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_Reset_Sync/reset_cnt_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_b/cnt_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pix_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>139</td>
<td>IOT13[A]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>40.486</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C22[0][A]</td>
<td>u_Reset_Sync/reset_cnt_0_s0/CLK</td>
</tr>
<tr>
<td>40.945</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R11C22[0][A]</td>
<td style=" font-weight:bold;">u_Reset_Sync/reset_cnt_0_s0/Q</td>
</tr>
<tr>
<td>41.289</td>
<td>0.345</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C22[2][B]</td>
<td>u_Reset_Sync/sys_resetn_s/I0</td>
</tr>
<tr>
<td>42.388</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>115</td>
<td>R11C22[2][B]</td>
<td style=" background: #97FFFF;">u_Reset_Sync/sys_resetn_s/F</td>
</tr>
<tr>
<td>44.691</td>
<td>2.302</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C32[0][B]</td>
<td>hdmi_rst_n_s0/I1</td>
</tr>
<tr>
<td>45.790</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R9C32[0][B]</td>
<td style=" background: #97FFFF;">hdmi_rst_n_s0/F</td>
</tr>
<tr>
<td>45.801</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C32[1][B]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/n36_s2/I0</td>
</tr>
<tr>
<td>46.900</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>417</td>
<td>R9C32[1][B]</td>
<td style=" background: #97FFFF;">DVI_TX_Top_inst/rgb2dvi_inst/n36_s2/F</td>
</tr>
<tr>
<td>50.011</td>
<td>3.112</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C30[0][B]</td>
<td style=" font-weight:bold;">DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_b/cnt_3_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.404</td>
<td>40.404</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.404</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pix_clk</td>
</tr>
<tr>
<td>40.404</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>552</td>
<td>RIGHTSIDE[1]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>40.646</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C30[0][B]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_b/cnt_3_s0/CLK</td>
</tr>
<tr>
<td>40.616</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_b/cnt_3_s0</td>
</tr>
<tr>
<td>40.573</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C30[0][B]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_b/cnt_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-3.207</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.367</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 60.534%; route: 1.361, 39.466%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.297, 34.614%; route: 5.770, 60.574%; tC2Q: 0.458, 4.812%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-9.439</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>50.011</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>40.573</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_Reset_Sync/reset_cnt_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_b/cnt_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pix_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>139</td>
<td>IOT13[A]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>40.486</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C22[0][A]</td>
<td>u_Reset_Sync/reset_cnt_0_s0/CLK</td>
</tr>
<tr>
<td>40.945</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R11C22[0][A]</td>
<td style=" font-weight:bold;">u_Reset_Sync/reset_cnt_0_s0/Q</td>
</tr>
<tr>
<td>41.289</td>
<td>0.345</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C22[2][B]</td>
<td>u_Reset_Sync/sys_resetn_s/I0</td>
</tr>
<tr>
<td>42.388</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>115</td>
<td>R11C22[2][B]</td>
<td style=" background: #97FFFF;">u_Reset_Sync/sys_resetn_s/F</td>
</tr>
<tr>
<td>44.691</td>
<td>2.302</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C32[0][B]</td>
<td>hdmi_rst_n_s0/I1</td>
</tr>
<tr>
<td>45.790</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R9C32[0][B]</td>
<td style=" background: #97FFFF;">hdmi_rst_n_s0/F</td>
</tr>
<tr>
<td>45.801</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C32[1][B]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/n36_s2/I0</td>
</tr>
<tr>
<td>46.900</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>417</td>
<td>R9C32[1][B]</td>
<td style=" background: #97FFFF;">DVI_TX_Top_inst/rgb2dvi_inst/n36_s2/F</td>
</tr>
<tr>
<td>50.011</td>
<td>3.112</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C30[1][A]</td>
<td style=" font-weight:bold;">DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_b/cnt_4_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.404</td>
<td>40.404</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.404</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pix_clk</td>
</tr>
<tr>
<td>40.404</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>552</td>
<td>RIGHTSIDE[1]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>40.646</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C30[1][A]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_b/cnt_4_s0/CLK</td>
</tr>
<tr>
<td>40.616</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_b/cnt_4_s0</td>
</tr>
<tr>
<td>40.573</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C30[1][A]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_b/cnt_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-3.207</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.367</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 60.534%; route: 1.361, 39.466%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.297, 34.614%; route: 5.770, 60.574%; tC2Q: 0.458, 4.812%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-9.439</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>50.011</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>40.573</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_Reset_Sync/reset_cnt_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_b/sel_xnor_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pix_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>139</td>
<td>IOT13[A]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>40.486</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C22[0][A]</td>
<td>u_Reset_Sync/reset_cnt_0_s0/CLK</td>
</tr>
<tr>
<td>40.945</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R11C22[0][A]</td>
<td style=" font-weight:bold;">u_Reset_Sync/reset_cnt_0_s0/Q</td>
</tr>
<tr>
<td>41.289</td>
<td>0.345</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C22[2][B]</td>
<td>u_Reset_Sync/sys_resetn_s/I0</td>
</tr>
<tr>
<td>42.388</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>115</td>
<td>R11C22[2][B]</td>
<td style=" background: #97FFFF;">u_Reset_Sync/sys_resetn_s/F</td>
</tr>
<tr>
<td>44.691</td>
<td>2.302</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C32[0][B]</td>
<td>hdmi_rst_n_s0/I1</td>
</tr>
<tr>
<td>45.790</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R9C32[0][B]</td>
<td style=" background: #97FFFF;">hdmi_rst_n_s0/F</td>
</tr>
<tr>
<td>45.801</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C32[1][B]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/n36_s2/I0</td>
</tr>
<tr>
<td>46.900</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>417</td>
<td>R9C32[1][B]</td>
<td style=" background: #97FFFF;">DVI_TX_Top_inst/rgb2dvi_inst/n36_s2/F</td>
</tr>
<tr>
<td>50.011</td>
<td>3.112</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C33[0][B]</td>
<td style=" font-weight:bold;">DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_b/sel_xnor_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.404</td>
<td>40.404</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.404</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pix_clk</td>
</tr>
<tr>
<td>40.404</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>552</td>
<td>RIGHTSIDE[1]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>40.646</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C33[0][B]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_b/sel_xnor_s0/CLK</td>
</tr>
<tr>
<td>40.616</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_b/sel_xnor_s0</td>
</tr>
<tr>
<td>40.573</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C33[0][B]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_b/sel_xnor_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-3.207</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.367</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 60.534%; route: 1.361, 39.466%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.297, 34.614%; route: 5.770, 60.574%; tC2Q: 0.458, 4.812%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-9.439</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>50.011</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>40.573</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_Reset_Sync/reset_cnt_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_b/c1_d_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pix_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>139</td>
<td>IOT13[A]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>40.486</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C22[0][A]</td>
<td>u_Reset_Sync/reset_cnt_0_s0/CLK</td>
</tr>
<tr>
<td>40.945</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R11C22[0][A]</td>
<td style=" font-weight:bold;">u_Reset_Sync/reset_cnt_0_s0/Q</td>
</tr>
<tr>
<td>41.289</td>
<td>0.345</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C22[2][B]</td>
<td>u_Reset_Sync/sys_resetn_s/I0</td>
</tr>
<tr>
<td>42.388</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>115</td>
<td>R11C22[2][B]</td>
<td style=" background: #97FFFF;">u_Reset_Sync/sys_resetn_s/F</td>
</tr>
<tr>
<td>44.691</td>
<td>2.302</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C32[0][B]</td>
<td>hdmi_rst_n_s0/I1</td>
</tr>
<tr>
<td>45.790</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R9C32[0][B]</td>
<td style=" background: #97FFFF;">hdmi_rst_n_s0/F</td>
</tr>
<tr>
<td>45.801</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C32[1][B]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/n36_s2/I0</td>
</tr>
<tr>
<td>46.900</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>417</td>
<td>R9C32[1][B]</td>
<td style=" background: #97FFFF;">DVI_TX_Top_inst/rgb2dvi_inst/n36_s2/F</td>
</tr>
<tr>
<td>50.011</td>
<td>3.112</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C34[2][A]</td>
<td style=" font-weight:bold;">DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_b/c1_d_s0/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.404</td>
<td>40.404</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.404</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pix_clk</td>
</tr>
<tr>
<td>40.404</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>552</td>
<td>RIGHTSIDE[1]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>40.646</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C34[2][A]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_b/c1_d_s0/CLK</td>
</tr>
<tr>
<td>40.616</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_b/c1_d_s0</td>
</tr>
<tr>
<td>40.573</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C34[2][A]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_b/c1_d_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-3.207</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.367</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 60.534%; route: 1.361, 39.466%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.297, 34.614%; route: 5.770, 60.574%; tC2Q: 0.458, 4.812%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.589</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1240.145</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1239.556</td>
</tr>
<tr>
<td class="label">From</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_rd_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/reset_w_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pix_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1239.056</td>
<td>1239.056</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1239.056</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pix_clk</td>
</tr>
<tr>
<td>1239.056</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>552</td>
<td>RIGHTSIDE[1]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>1239.239</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C20[0][A]</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_rd_rst_s0/CLK</td>
</tr>
<tr>
<td>1239.572</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R17C20[0][A]</td>
<td style=" font-weight:bold;">Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_rd_rst_s0/Q</td>
</tr>
<tr>
<td>1240.145</td>
<td>0.573</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C18[2][B]</td>
<td style=" font-weight:bold;">Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/reset_w_0_s1/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1238.992</td>
<td>1238.992</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1238.992</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1239.323</td>
<td>0.330</td>
<td>tCL</td>
<td>FF</td>
<td>629</td>
<td>BOTTOMSIDE[1]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>1239.514</td>
<td>0.191</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C18[2][B]</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/reset_w_0_s1/CLK</td>
</tr>
<tr>
<td>1239.544</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/reset_w_0_s1</td>
</tr>
<tr>
<td>1239.556</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C18[2][B]</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/reset_w_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.338</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.064</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.573, 63.223%; tC2Q: 0.333, 36.777%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.191, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.589</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1240.145</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1239.556</td>
</tr>
<tr>
<td class="label">From</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_rd_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/reset_w_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pix_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1239.056</td>
<td>1239.056</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1239.056</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pix_clk</td>
</tr>
<tr>
<td>1239.056</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>552</td>
<td>RIGHTSIDE[1]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>1239.239</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C20[0][A]</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_rd_rst_s0/CLK</td>
</tr>
<tr>
<td>1239.572</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R17C20[0][A]</td>
<td style=" font-weight:bold;">Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_rd_rst_s0/Q</td>
</tr>
<tr>
<td>1240.145</td>
<td>0.573</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C18[2][A]</td>
<td style=" font-weight:bold;">Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/reset_w_1_s1/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1238.992</td>
<td>1238.992</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1238.992</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1239.323</td>
<td>0.330</td>
<td>tCL</td>
<td>FF</td>
<td>629</td>
<td>BOTTOMSIDE[1]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>1239.514</td>
<td>0.191</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C18[2][A]</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/reset_w_1_s1/CLK</td>
</tr>
<tr>
<td>1239.544</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/reset_w_1_s1</td>
</tr>
<tr>
<td>1239.556</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C18[2][A]</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/reset_w_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.338</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.064</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.573, 63.223%; tC2Q: 0.333, 36.777%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.191, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.292</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1001.855</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1000.563</td>
</tr>
<tr>
<td class="label">From</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_r_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ch0_vfb_clk_in:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ch0_vfb_clk_in</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>120</td>
<td>R2C20[0][A]</td>
<td>ch0_vfb_clk_in_s0/F</td>
</tr>
<tr>
<td>1000.684</td>
<td>0.684</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C14[0][A]</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_rst_s0/CLK</td>
</tr>
<tr>
<td>1001.017</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R7C14[0][A]</td>
<td style=" font-weight:bold;">Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_rst_s0/Q</td>
</tr>
<tr>
<td>1001.855</td>
<td>0.838</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C18[0][A]</td>
<td style=" font-weight:bold;">Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_r_0_s1/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>999.999</td>
<td>999.999</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1000.329</td>
<td>0.330</td>
<td>tCL</td>
<td>FF</td>
<td>629</td>
<td>BOTTOMSIDE[1]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>1000.520</td>
<td>0.191</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C18[0][A]</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_r_0_s1/CLK</td>
</tr>
<tr>
<td>1000.550</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_r_0_s1</td>
</tr>
<tr>
<td>1000.563</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C18[0][A]</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_r_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.162</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.684, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.838, 71.540%; tC2Q: 0.333, 28.460%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.191, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.555</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1002.119</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1000.563</td>
</tr>
<tr>
<td class="label">From</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_r_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ch0_vfb_clk_in:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ch0_vfb_clk_in</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>120</td>
<td>R2C20[0][A]</td>
<td>ch0_vfb_clk_in_s0/F</td>
</tr>
<tr>
<td>1000.684</td>
<td>0.684</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C14[0][A]</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_rst_s0/CLK</td>
</tr>
<tr>
<td>1001.017</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R7C14[0][A]</td>
<td style=" font-weight:bold;">Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_rst_s0/Q</td>
</tr>
<tr>
<td>1002.119</td>
<td>1.102</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C19[1][B]</td>
<td style=" font-weight:bold;">Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_r_1_s1/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>999.999</td>
<td>999.999</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1000.329</td>
<td>0.330</td>
<td>tCL</td>
<td>FF</td>
<td>629</td>
<td>BOTTOMSIDE[1]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>1000.520</td>
<td>0.191</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C19[1][B]</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_r_1_s1/CLK</td>
</tr>
<tr>
<td>1000.550</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_r_1_s1</td>
</tr>
<tr>
<td>1000.563</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C19[1][B]</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_r_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.162</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.684, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.102, 76.771%; tC2Q: 0.333, 23.229%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.191, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.224</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.595</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.371</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_Reset_Sync/reset_cnt_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_sync/cs_memsync[0]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>I_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>139</td>
<td>IOT13[A]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>2.358</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C22[0][B]</td>
<td>u_Reset_Sync/reset_cnt_1_s0/CLK</td>
</tr>
<tr>
<td>2.692</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R11C22[0][B]</td>
<td style=" font-weight:bold;">u_Reset_Sync/reset_cnt_1_s0/Q</td>
</tr>
<tr>
<td>2.929</td>
<td>0.238</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C22[2][B]</td>
<td>u_Reset_Sync/sys_resetn_s/I1</td>
</tr>
<tr>
<td>3.314</td>
<td>0.385</td>
<td>tINS</td>
<td>RR</td>
<td>115</td>
<td>R11C22[2][B]</td>
<td style=" background: #97FFFF;">u_Reset_Sync/sys_resetn_s/F</td>
</tr>
<tr>
<td>4.595</td>
<td>1.281</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C10[2][B]</td>
<td style=" font-weight:bold;">HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_sync/cs_memsync[0]/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>139</td>
<td>IOT13[A]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>2.358</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C10[2][B]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_sync/cs_memsync[0]/CLK</td>
</tr>
<tr>
<td>2.371</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R2C10[2][B]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_sync/cs_memsync[0]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 59.024%; route: 0.966, 40.976%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.385, 17.213%; route: 1.518, 67.884%; tC2Q: 0.333, 14.903%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 59.024%; route: 0.966, 40.976%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.224</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.595</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.371</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_Reset_Sync/reset_cnt_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_sync/cs_memsync[1]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>I_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>139</td>
<td>IOT13[A]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>2.358</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C22[0][B]</td>
<td>u_Reset_Sync/reset_cnt_1_s0/CLK</td>
</tr>
<tr>
<td>2.692</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R11C22[0][B]</td>
<td style=" font-weight:bold;">u_Reset_Sync/reset_cnt_1_s0/Q</td>
</tr>
<tr>
<td>2.929</td>
<td>0.238</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C22[2][B]</td>
<td>u_Reset_Sync/sys_resetn_s/I1</td>
</tr>
<tr>
<td>3.314</td>
<td>0.385</td>
<td>tINS</td>
<td>RR</td>
<td>115</td>
<td>R11C22[2][B]</td>
<td style=" background: #97FFFF;">u_Reset_Sync/sys_resetn_s/F</td>
</tr>
<tr>
<td>4.595</td>
<td>1.281</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C9[2][A]</td>
<td style=" font-weight:bold;">HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_sync/cs_memsync[1]/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>139</td>
<td>IOT13[A]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>2.358</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C9[2][A]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_sync/cs_memsync[1]/CLK</td>
</tr>
<tr>
<td>2.371</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R2C9[2][A]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_sync/cs_memsync[1]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 59.024%; route: 0.966, 40.976%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.385, 17.213%; route: 1.518, 67.884%; tC2Q: 0.333, 14.903%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 59.024%; route: 0.966, 40.976%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.224</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.595</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.371</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_Reset_Sync/reset_cnt_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_sync/cs_memsync_Z[2]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>I_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>139</td>
<td>IOT13[A]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>2.358</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C22[0][B]</td>
<td>u_Reset_Sync/reset_cnt_1_s0/CLK</td>
</tr>
<tr>
<td>2.692</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R11C22[0][B]</td>
<td style=" font-weight:bold;">u_Reset_Sync/reset_cnt_1_s0/Q</td>
</tr>
<tr>
<td>2.929</td>
<td>0.238</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C22[2][B]</td>
<td>u_Reset_Sync/sys_resetn_s/I1</td>
</tr>
<tr>
<td>3.314</td>
<td>0.385</td>
<td>tINS</td>
<td>RR</td>
<td>115</td>
<td>R11C22[2][B]</td>
<td style=" background: #97FFFF;">u_Reset_Sync/sys_resetn_s/F</td>
</tr>
<tr>
<td>4.595</td>
<td>1.281</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C10[0][A]</td>
<td style=" font-weight:bold;">HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_sync/cs_memsync_Z[2]/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>139</td>
<td>IOT13[A]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>2.358</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C10[0][A]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_sync/cs_memsync_Z[2]/CLK</td>
</tr>
<tr>
<td>2.371</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R2C10[0][A]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_sync/cs_memsync_Z[2]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 59.024%; route: 0.966, 40.976%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.385, 17.213%; route: 1.518, 67.884%; tC2Q: 0.333, 14.903%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 59.024%; route: 0.966, 40.976%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.224</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.595</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.371</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_Reset_Sync/reset_cnt_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_sync/cs_memsync_Z[3]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>I_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>139</td>
<td>IOT13[A]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>2.358</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C22[0][B]</td>
<td>u_Reset_Sync/reset_cnt_1_s0/CLK</td>
</tr>
<tr>
<td>2.692</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R11C22[0][B]</td>
<td style=" font-weight:bold;">u_Reset_Sync/reset_cnt_1_s0/Q</td>
</tr>
<tr>
<td>2.929</td>
<td>0.238</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C22[2][B]</td>
<td>u_Reset_Sync/sys_resetn_s/I1</td>
</tr>
<tr>
<td>3.314</td>
<td>0.385</td>
<td>tINS</td>
<td>RR</td>
<td>115</td>
<td>R11C22[2][B]</td>
<td style=" background: #97FFFF;">u_Reset_Sync/sys_resetn_s/F</td>
</tr>
<tr>
<td>4.595</td>
<td>1.281</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C12[1][B]</td>
<td style=" font-weight:bold;">HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_sync/cs_memsync_Z[3]/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>139</td>
<td>IOT13[A]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>2.358</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C12[1][B]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_sync/cs_memsync_Z[3]/CLK</td>
</tr>
<tr>
<td>2.371</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R2C12[1][B]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_sync/cs_memsync_Z[3]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 59.024%; route: 0.966, 40.976%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.385, 17.213%; route: 1.518, 67.884%; tC2Q: 0.333, 14.903%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 59.024%; route: 0.966, 40.976%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.224</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.595</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.371</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_Reset_Sync/reset_cnt_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_sync/cs_memsync[4]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>I_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>139</td>
<td>IOT13[A]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>2.358</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C22[0][B]</td>
<td>u_Reset_Sync/reset_cnt_1_s0/CLK</td>
</tr>
<tr>
<td>2.692</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R11C22[0][B]</td>
<td style=" font-weight:bold;">u_Reset_Sync/reset_cnt_1_s0/Q</td>
</tr>
<tr>
<td>2.929</td>
<td>0.238</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C22[2][B]</td>
<td>u_Reset_Sync/sys_resetn_s/I1</td>
</tr>
<tr>
<td>3.314</td>
<td>0.385</td>
<td>tINS</td>
<td>RR</td>
<td>115</td>
<td>R11C22[2][B]</td>
<td style=" background: #97FFFF;">u_Reset_Sync/sys_resetn_s/F</td>
</tr>
<tr>
<td>4.595</td>
<td>1.281</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C12[1][A]</td>
<td style=" font-weight:bold;">HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_sync/cs_memsync[4]/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>139</td>
<td>IOT13[A]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>2.358</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C12[1][A]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_sync/cs_memsync[4]/CLK</td>
</tr>
<tr>
<td>2.371</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R2C12[1][A]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_sync/cs_memsync[4]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 59.024%; route: 0.966, 40.976%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.385, 17.213%; route: 1.518, 67.884%; tC2Q: 0.333, 14.903%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 59.024%; route: 0.966, 40.976%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.224</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.595</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.371</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_Reset_Sync/reset_cnt_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_sync/cs_memsync_Z[5]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>I_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>139</td>
<td>IOT13[A]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>2.358</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C22[0][B]</td>
<td>u_Reset_Sync/reset_cnt_1_s0/CLK</td>
</tr>
<tr>
<td>2.692</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R11C22[0][B]</td>
<td style=" font-weight:bold;">u_Reset_Sync/reset_cnt_1_s0/Q</td>
</tr>
<tr>
<td>2.929</td>
<td>0.238</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C22[2][B]</td>
<td>u_Reset_Sync/sys_resetn_s/I1</td>
</tr>
<tr>
<td>3.314</td>
<td>0.385</td>
<td>tINS</td>
<td>RR</td>
<td>115</td>
<td>R11C22[2][B]</td>
<td style=" background: #97FFFF;">u_Reset_Sync/sys_resetn_s/F</td>
</tr>
<tr>
<td>4.595</td>
<td>1.281</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C11[2][A]</td>
<td style=" font-weight:bold;">HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_sync/cs_memsync_Z[5]/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>139</td>
<td>IOT13[A]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>2.358</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C11[2][A]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_sync/cs_memsync_Z[5]/CLK</td>
</tr>
<tr>
<td>2.371</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R2C11[2][A]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_sync/cs_memsync_Z[5]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 59.024%; route: 0.966, 40.976%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.385, 17.213%; route: 1.518, 67.884%; tC2Q: 0.333, 14.903%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 59.024%; route: 0.966, 40.976%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.224</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.595</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.371</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_Reset_Sync/reset_cnt_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_sync/lock_d2_Z</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>I_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>139</td>
<td>IOT13[A]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>2.358</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C22[0][B]</td>
<td>u_Reset_Sync/reset_cnt_1_s0/CLK</td>
</tr>
<tr>
<td>2.692</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R11C22[0][B]</td>
<td style=" font-weight:bold;">u_Reset_Sync/reset_cnt_1_s0/Q</td>
</tr>
<tr>
<td>2.929</td>
<td>0.238</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C22[2][B]</td>
<td>u_Reset_Sync/sys_resetn_s/I1</td>
</tr>
<tr>
<td>3.314</td>
<td>0.385</td>
<td>tINS</td>
<td>RR</td>
<td>115</td>
<td>R11C22[2][B]</td>
<td style=" background: #97FFFF;">u_Reset_Sync/sys_resetn_s/F</td>
</tr>
<tr>
<td>4.595</td>
<td>1.281</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C5[1][A]</td>
<td style=" font-weight:bold;">HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_sync/lock_d2_Z/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>139</td>
<td>IOT13[A]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>2.358</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C5[1][A]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_sync/lock_d2_Z/CLK</td>
</tr>
<tr>
<td>2.371</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C5[1][A]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_sync/lock_d2_Z</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 59.024%; route: 0.966, 40.976%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.385, 17.213%; route: 1.518, 67.884%; tC2Q: 0.333, 14.903%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 59.024%; route: 0.966, 40.976%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.224</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.595</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.371</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_Reset_Sync/reset_cnt_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_sync/count[0]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>I_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>139</td>
<td>IOT13[A]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>2.358</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C22[0][B]</td>
<td>u_Reset_Sync/reset_cnt_1_s0/CLK</td>
</tr>
<tr>
<td>2.692</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R11C22[0][B]</td>
<td style=" font-weight:bold;">u_Reset_Sync/reset_cnt_1_s0/Q</td>
</tr>
<tr>
<td>2.929</td>
<td>0.238</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C22[2][B]</td>
<td>u_Reset_Sync/sys_resetn_s/I1</td>
</tr>
<tr>
<td>3.314</td>
<td>0.385</td>
<td>tINS</td>
<td>RR</td>
<td>115</td>
<td>R11C22[2][B]</td>
<td style=" background: #97FFFF;">u_Reset_Sync/sys_resetn_s/F</td>
</tr>
<tr>
<td>4.595</td>
<td>1.281</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C11[2][B]</td>
<td style=" font-weight:bold;">HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_sync/count[0]/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>139</td>
<td>IOT13[A]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>2.358</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C11[2][B]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_sync/count[0]/CLK</td>
</tr>
<tr>
<td>2.371</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C11[2][B]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_sync/count[0]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 59.024%; route: 0.966, 40.976%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.385, 17.213%; route: 1.518, 67.884%; tC2Q: 0.333, 14.903%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 59.024%; route: 0.966, 40.976%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.224</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.595</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.371</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_Reset_Sync/reset_cnt_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_sync/count_Z[1]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>I_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>139</td>
<td>IOT13[A]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>2.358</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C22[0][B]</td>
<td>u_Reset_Sync/reset_cnt_1_s0/CLK</td>
</tr>
<tr>
<td>2.692</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R11C22[0][B]</td>
<td style=" font-weight:bold;">u_Reset_Sync/reset_cnt_1_s0/Q</td>
</tr>
<tr>
<td>2.929</td>
<td>0.238</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C22[2][B]</td>
<td>u_Reset_Sync/sys_resetn_s/I1</td>
</tr>
<tr>
<td>3.314</td>
<td>0.385</td>
<td>tINS</td>
<td>RR</td>
<td>115</td>
<td>R11C22[2][B]</td>
<td style=" background: #97FFFF;">u_Reset_Sync/sys_resetn_s/F</td>
</tr>
<tr>
<td>4.595</td>
<td>1.281</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C9[0][B]</td>
<td style=" font-weight:bold;">HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_sync/count_Z[1]/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>139</td>
<td>IOT13[A]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>2.358</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C9[0][B]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_sync/count_Z[1]/CLK</td>
</tr>
<tr>
<td>2.371</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R2C9[0][B]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_sync/count_Z[1]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 59.024%; route: 0.966, 40.976%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.385, 17.213%; route: 1.518, 67.884%; tC2Q: 0.333, 14.903%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 59.024%; route: 0.966, 40.976%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.224</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.595</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.371</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_Reset_Sync/reset_cnt_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_sync/count_Z[2]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>I_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>139</td>
<td>IOT13[A]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>2.358</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C22[0][B]</td>
<td>u_Reset_Sync/reset_cnt_1_s0/CLK</td>
</tr>
<tr>
<td>2.692</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R11C22[0][B]</td>
<td style=" font-weight:bold;">u_Reset_Sync/reset_cnt_1_s0/Q</td>
</tr>
<tr>
<td>2.929</td>
<td>0.238</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C22[2][B]</td>
<td>u_Reset_Sync/sys_resetn_s/I1</td>
</tr>
<tr>
<td>3.314</td>
<td>0.385</td>
<td>tINS</td>
<td>RR</td>
<td>115</td>
<td>R11C22[2][B]</td>
<td style=" background: #97FFFF;">u_Reset_Sync/sys_resetn_s/F</td>
</tr>
<tr>
<td>4.595</td>
<td>1.281</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C11[0][B]</td>
<td style=" font-weight:bold;">HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_sync/count_Z[2]/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>139</td>
<td>IOT13[A]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>2.358</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C11[0][B]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_sync/count_Z[2]/CLK</td>
</tr>
<tr>
<td>2.371</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R2C11[0][B]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_sync/count_Z[2]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 59.024%; route: 0.966, 40.976%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.385, 17.213%; route: 1.518, 67.884%; tC2Q: 0.333, 14.903%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 59.024%; route: 0.966, 40.976%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.224</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.595</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.371</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_Reset_Sync/reset_cnt_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_sync/lock_syn_Z[0]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>I_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>139</td>
<td>IOT13[A]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>2.358</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C22[0][B]</td>
<td>u_Reset_Sync/reset_cnt_1_s0/CLK</td>
</tr>
<tr>
<td>2.692</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R11C22[0][B]</td>
<td style=" font-weight:bold;">u_Reset_Sync/reset_cnt_1_s0/Q</td>
</tr>
<tr>
<td>2.929</td>
<td>0.238</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C22[2][B]</td>
<td>u_Reset_Sync/sys_resetn_s/I1</td>
</tr>
<tr>
<td>3.314</td>
<td>0.385</td>
<td>tINS</td>
<td>RR</td>
<td>115</td>
<td>R11C22[2][B]</td>
<td style=" background: #97FFFF;">u_Reset_Sync/sys_resetn_s/F</td>
</tr>
<tr>
<td>4.595</td>
<td>1.281</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C5[0][A]</td>
<td style=" font-weight:bold;">HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_sync/lock_syn_Z[0]/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>139</td>
<td>IOT13[A]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>2.358</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C5[0][A]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_sync/lock_syn_Z[0]/CLK</td>
</tr>
<tr>
<td>2.371</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C5[0][A]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_sync/lock_syn_Z[0]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 59.024%; route: 0.966, 40.976%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.385, 17.213%; route: 1.518, 67.884%; tC2Q: 0.333, 14.903%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 59.024%; route: 0.966, 40.976%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.224</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.595</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.371</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_Reset_Sync/reset_cnt_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_sync/lock_syn[1]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>I_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>139</td>
<td>IOT13[A]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>2.358</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C22[0][B]</td>
<td>u_Reset_Sync/reset_cnt_1_s0/CLK</td>
</tr>
<tr>
<td>2.692</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R11C22[0][B]</td>
<td style=" font-weight:bold;">u_Reset_Sync/reset_cnt_1_s0/Q</td>
</tr>
<tr>
<td>2.929</td>
<td>0.238</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C22[2][B]</td>
<td>u_Reset_Sync/sys_resetn_s/I1</td>
</tr>
<tr>
<td>3.314</td>
<td>0.385</td>
<td>tINS</td>
<td>RR</td>
<td>115</td>
<td>R11C22[2][B]</td>
<td style=" background: #97FFFF;">u_Reset_Sync/sys_resetn_s/F</td>
</tr>
<tr>
<td>4.595</td>
<td>1.281</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C5[0][B]</td>
<td style=" font-weight:bold;">HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_sync/lock_syn[1]/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>139</td>
<td>IOT13[A]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>2.358</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C5[0][B]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_sync/lock_syn[1]/CLK</td>
</tr>
<tr>
<td>2.371</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C5[0][B]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_sync/lock_syn[1]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 59.024%; route: 0.966, 40.976%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.385, 17.213%; route: 1.518, 67.884%; tC2Q: 0.333, 14.903%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 59.024%; route: 0.966, 40.976%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.224</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.595</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.371</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_Reset_Sync/reset_cnt_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_sync/flag_Z[0]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>I_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>139</td>
<td>IOT13[A]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>2.358</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C22[0][B]</td>
<td>u_Reset_Sync/reset_cnt_1_s0/CLK</td>
</tr>
<tr>
<td>2.692</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R11C22[0][B]</td>
<td style=" font-weight:bold;">u_Reset_Sync/reset_cnt_1_s0/Q</td>
</tr>
<tr>
<td>2.929</td>
<td>0.238</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C22[2][B]</td>
<td>u_Reset_Sync/sys_resetn_s/I1</td>
</tr>
<tr>
<td>3.314</td>
<td>0.385</td>
<td>tINS</td>
<td>RR</td>
<td>115</td>
<td>R11C22[2][B]</td>
<td style=" background: #97FFFF;">u_Reset_Sync/sys_resetn_s/F</td>
</tr>
<tr>
<td>4.595</td>
<td>1.281</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C10[2][B]</td>
<td style=" font-weight:bold;">HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_sync/flag_Z[0]/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>139</td>
<td>IOT13[A]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>2.358</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C10[2][B]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_sync/flag_Z[0]/CLK</td>
</tr>
<tr>
<td>2.371</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C10[2][B]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_sync/flag_Z[0]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 59.024%; route: 0.966, 40.976%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.385, 17.213%; route: 1.518, 67.884%; tC2Q: 0.333, 14.903%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 59.024%; route: 0.966, 40.976%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.224</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.595</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.371</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_Reset_Sync/reset_cnt_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_sync/flag_Z[1]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>I_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>139</td>
<td>IOT13[A]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>2.358</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C22[0][B]</td>
<td>u_Reset_Sync/reset_cnt_1_s0/CLK</td>
</tr>
<tr>
<td>2.692</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R11C22[0][B]</td>
<td style=" font-weight:bold;">u_Reset_Sync/reset_cnt_1_s0/Q</td>
</tr>
<tr>
<td>2.929</td>
<td>0.238</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C22[2][B]</td>
<td>u_Reset_Sync/sys_resetn_s/I1</td>
</tr>
<tr>
<td>3.314</td>
<td>0.385</td>
<td>tINS</td>
<td>RR</td>
<td>115</td>
<td>R11C22[2][B]</td>
<td style=" background: #97FFFF;">u_Reset_Sync/sys_resetn_s/F</td>
</tr>
<tr>
<td>4.595</td>
<td>1.281</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C11[0][A]</td>
<td style=" font-weight:bold;">HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_sync/flag_Z[1]/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>139</td>
<td>IOT13[A]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>2.358</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C11[0][A]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_sync/flag_Z[1]/CLK</td>
</tr>
<tr>
<td>2.371</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R2C11[0][A]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_sync/flag_Z[1]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 59.024%; route: 0.966, 40.976%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.385, 17.213%; route: 1.518, 67.884%; tC2Q: 0.333, 14.903%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 59.024%; route: 0.966, 40.976%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.224</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.595</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.371</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_Reset_Sync/reset_cnt_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_sync/dll_rst</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>I_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>139</td>
<td>IOT13[A]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>2.358</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C22[0][B]</td>
<td>u_Reset_Sync/reset_cnt_1_s0/CLK</td>
</tr>
<tr>
<td>2.692</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R11C22[0][B]</td>
<td style=" font-weight:bold;">u_Reset_Sync/reset_cnt_1_s0/Q</td>
</tr>
<tr>
<td>2.929</td>
<td>0.238</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C22[2][B]</td>
<td>u_Reset_Sync/sys_resetn_s/I1</td>
</tr>
<tr>
<td>3.314</td>
<td>0.385</td>
<td>tINS</td>
<td>RR</td>
<td>115</td>
<td>R11C22[2][B]</td>
<td style=" background: #97FFFF;">u_Reset_Sync/sys_resetn_s/F</td>
</tr>
<tr>
<td>4.595</td>
<td>1.281</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C10[1][A]</td>
<td style=" font-weight:bold;">HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_sync/dll_rst/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>139</td>
<td>IOT13[A]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>2.358</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C10[1][A]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_sync/dll_rst/CLK</td>
</tr>
<tr>
<td>2.371</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C10[1][A]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_sync/dll_rst</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 59.024%; route: 0.966, 40.976%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.385, 17.213%; route: 1.518, 67.884%; tC2Q: 0.333, 14.903%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 59.024%; route: 0.966, 40.976%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.224</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.595</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.371</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_Reset_Sync/reset_cnt_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_sync/lock_cnt_Z[0]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>I_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>139</td>
<td>IOT13[A]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>2.358</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C22[0][B]</td>
<td>u_Reset_Sync/reset_cnt_1_s0/CLK</td>
</tr>
<tr>
<td>2.692</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R11C22[0][B]</td>
<td style=" font-weight:bold;">u_Reset_Sync/reset_cnt_1_s0/Q</td>
</tr>
<tr>
<td>2.929</td>
<td>0.238</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C22[2][B]</td>
<td>u_Reset_Sync/sys_resetn_s/I1</td>
</tr>
<tr>
<td>3.314</td>
<td>0.385</td>
<td>tINS</td>
<td>RR</td>
<td>115</td>
<td>R11C22[2][B]</td>
<td style=" background: #97FFFF;">u_Reset_Sync/sys_resetn_s/F</td>
</tr>
<tr>
<td>4.595</td>
<td>1.281</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C5[0][A]</td>
<td style=" font-weight:bold;">HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_sync/lock_cnt_Z[0]/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>139</td>
<td>IOT13[A]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>2.358</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C5[0][A]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_sync/lock_cnt_Z[0]/CLK</td>
</tr>
<tr>
<td>2.371</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R2C5[0][A]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_sync/lock_cnt_Z[0]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 59.024%; route: 0.966, 40.976%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.385, 17.213%; route: 1.518, 67.884%; tC2Q: 0.333, 14.903%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 59.024%; route: 0.966, 40.976%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.224</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.595</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.371</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_Reset_Sync/reset_cnt_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_sync/lock_cnt_Z[1]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>I_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>139</td>
<td>IOT13[A]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>2.358</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C22[0][B]</td>
<td>u_Reset_Sync/reset_cnt_1_s0/CLK</td>
</tr>
<tr>
<td>2.692</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R11C22[0][B]</td>
<td style=" font-weight:bold;">u_Reset_Sync/reset_cnt_1_s0/Q</td>
</tr>
<tr>
<td>2.929</td>
<td>0.238</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C22[2][B]</td>
<td>u_Reset_Sync/sys_resetn_s/I1</td>
</tr>
<tr>
<td>3.314</td>
<td>0.385</td>
<td>tINS</td>
<td>RR</td>
<td>115</td>
<td>R11C22[2][B]</td>
<td style=" background: #97FFFF;">u_Reset_Sync/sys_resetn_s/F</td>
</tr>
<tr>
<td>4.595</td>
<td>1.281</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C5[0][B]</td>
<td style=" font-weight:bold;">HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_sync/lock_cnt_Z[1]/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>139</td>
<td>IOT13[A]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>2.358</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C5[0][B]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_sync/lock_cnt_Z[1]/CLK</td>
</tr>
<tr>
<td>2.371</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R2C5[0][B]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_sync/lock_cnt_Z[1]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 59.024%; route: 0.966, 40.976%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.385, 17.213%; route: 1.518, 67.884%; tC2Q: 0.333, 14.903%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 59.024%; route: 0.966, 40.976%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.224</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.595</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.371</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_Reset_Sync/reset_cnt_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_sync/lock_cnt_Z[2]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>I_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>139</td>
<td>IOT13[A]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>2.358</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C22[0][B]</td>
<td>u_Reset_Sync/reset_cnt_1_s0/CLK</td>
</tr>
<tr>
<td>2.692</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R11C22[0][B]</td>
<td style=" font-weight:bold;">u_Reset_Sync/reset_cnt_1_s0/Q</td>
</tr>
<tr>
<td>2.929</td>
<td>0.238</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C22[2][B]</td>
<td>u_Reset_Sync/sys_resetn_s/I1</td>
</tr>
<tr>
<td>3.314</td>
<td>0.385</td>
<td>tINS</td>
<td>RR</td>
<td>115</td>
<td>R11C22[2][B]</td>
<td style=" background: #97FFFF;">u_Reset_Sync/sys_resetn_s/F</td>
</tr>
<tr>
<td>4.595</td>
<td>1.281</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C5[1][A]</td>
<td style=" font-weight:bold;">HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_sync/lock_cnt_Z[2]/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>139</td>
<td>IOT13[A]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>2.358</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C5[1][A]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_sync/lock_cnt_Z[2]/CLK</td>
</tr>
<tr>
<td>2.371</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R2C5[1][A]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_sync/lock_cnt_Z[2]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 59.024%; route: 0.966, 40.976%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.385, 17.213%; route: 1.518, 67.884%; tC2Q: 0.333, 14.903%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 59.024%; route: 0.966, 40.976%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.224</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.595</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.371</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_Reset_Sync/reset_cnt_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_sync/lock_cnt_Z[3]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>I_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>139</td>
<td>IOT13[A]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>2.358</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C22[0][B]</td>
<td>u_Reset_Sync/reset_cnt_1_s0/CLK</td>
</tr>
<tr>
<td>2.692</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R11C22[0][B]</td>
<td style=" font-weight:bold;">u_Reset_Sync/reset_cnt_1_s0/Q</td>
</tr>
<tr>
<td>2.929</td>
<td>0.238</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C22[2][B]</td>
<td>u_Reset_Sync/sys_resetn_s/I1</td>
</tr>
<tr>
<td>3.314</td>
<td>0.385</td>
<td>tINS</td>
<td>RR</td>
<td>115</td>
<td>R11C22[2][B]</td>
<td style=" background: #97FFFF;">u_Reset_Sync/sys_resetn_s/F</td>
</tr>
<tr>
<td>4.595</td>
<td>1.281</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C5[1][B]</td>
<td style=" font-weight:bold;">HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_sync/lock_cnt_Z[3]/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>139</td>
<td>IOT13[A]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>2.358</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C5[1][B]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_sync/lock_cnt_Z[3]/CLK</td>
</tr>
<tr>
<td>2.371</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R2C5[1][B]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_sync/lock_cnt_Z[3]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 59.024%; route: 0.966, 40.976%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.385, 17.213%; route: 1.518, 67.884%; tC2Q: 0.333, 14.903%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 59.024%; route: 0.966, 40.976%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.224</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.595</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.371</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_Reset_Sync/reset_cnt_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_sync/lock_cnt_Z[4]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>I_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>139</td>
<td>IOT13[A]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>2.358</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C22[0][B]</td>
<td>u_Reset_Sync/reset_cnt_1_s0/CLK</td>
</tr>
<tr>
<td>2.692</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R11C22[0][B]</td>
<td style=" font-weight:bold;">u_Reset_Sync/reset_cnt_1_s0/Q</td>
</tr>
<tr>
<td>2.929</td>
<td>0.238</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C22[2][B]</td>
<td>u_Reset_Sync/sys_resetn_s/I1</td>
</tr>
<tr>
<td>3.314</td>
<td>0.385</td>
<td>tINS</td>
<td>RR</td>
<td>115</td>
<td>R11C22[2][B]</td>
<td style=" background: #97FFFF;">u_Reset_Sync/sys_resetn_s/F</td>
</tr>
<tr>
<td>4.595</td>
<td>1.281</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C5[2][A]</td>
<td style=" font-weight:bold;">HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_sync/lock_cnt_Z[4]/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>139</td>
<td>IOT13[A]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>2.358</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C5[2][A]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_sync/lock_cnt_Z[4]/CLK</td>
</tr>
<tr>
<td>2.371</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R2C5[2][A]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_sync/lock_cnt_Z[4]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 59.024%; route: 0.966, 40.976%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.385, 17.213%; route: 1.518, 67.884%; tC2Q: 0.333, 14.903%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 59.024%; route: 0.966, 40.976%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.224</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.595</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.371</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_Reset_Sync/reset_cnt_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_sync/lock_cnt_Z[5]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>I_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>139</td>
<td>IOT13[A]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>2.358</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C22[0][B]</td>
<td>u_Reset_Sync/reset_cnt_1_s0/CLK</td>
</tr>
<tr>
<td>2.692</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R11C22[0][B]</td>
<td style=" font-weight:bold;">u_Reset_Sync/reset_cnt_1_s0/Q</td>
</tr>
<tr>
<td>2.929</td>
<td>0.238</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C22[2][B]</td>
<td>u_Reset_Sync/sys_resetn_s/I1</td>
</tr>
<tr>
<td>3.314</td>
<td>0.385</td>
<td>tINS</td>
<td>RR</td>
<td>115</td>
<td>R11C22[2][B]</td>
<td style=" background: #97FFFF;">u_Reset_Sync/sys_resetn_s/F</td>
</tr>
<tr>
<td>4.595</td>
<td>1.281</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C5[2][B]</td>
<td style=" font-weight:bold;">HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_sync/lock_cnt_Z[5]/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>139</td>
<td>IOT13[A]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>2.358</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C5[2][B]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_sync/lock_cnt_Z[5]/CLK</td>
</tr>
<tr>
<td>2.371</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R2C5[2][B]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_sync/lock_cnt_Z[5]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 59.024%; route: 0.966, 40.976%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.385, 17.213%; route: 1.518, 67.884%; tC2Q: 0.333, 14.903%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 59.024%; route: 0.966, 40.976%</td>
</tr>
</table>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>4.965</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>6.215</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/dma_wr_grant_i_d1_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>6.289</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.289</td>
<td>0.000</td>
<td></td>
<td></td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>6.619</td>
<td>0.330</td>
<td>tCL</td>
<td>FF</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>6.876</td>
<td>0.257</td>
<td>tNET</td>
<td>FF</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/dma_wr_grant_i_d1_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>12.579</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>12.579</td>
<td>0.000</td>
<td></td>
<td></td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>12.909</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>13.092</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/dma_wr_grant_i_d1_s0/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>4.965</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>6.215</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/dma_wr_grant_i_d2_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>6.289</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.289</td>
<td>0.000</td>
<td></td>
<td></td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>6.619</td>
<td>0.330</td>
<td>tCL</td>
<td>FF</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>6.876</td>
<td>0.257</td>
<td>tNET</td>
<td>FF</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/dma_wr_grant_i_d2_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>12.579</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>12.579</td>
<td>0.000</td>
<td></td>
<td></td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>12.909</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>13.092</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/dma_wr_grant_i_d2_s0/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>4.965</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>6.215</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Rnum_7_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>6.289</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.289</td>
<td>0.000</td>
<td></td>
<td></td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>6.619</td>
<td>0.330</td>
<td>tCL</td>
<td>FF</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>6.876</td>
<td>0.257</td>
<td>tNET</td>
<td>FF</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Rnum_7_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>12.579</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>12.579</td>
<td>0.000</td>
<td></td>
<td></td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>12.909</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>13.092</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Rnum_7_s0/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>4.965</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>6.215</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.wq1_rptr_9_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>6.289</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.289</td>
<td>0.000</td>
<td></td>
<td></td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>6.619</td>
<td>0.330</td>
<td>tCL</td>
<td>FF</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>6.876</td>
<td>0.257</td>
<td>tNET</td>
<td>FF</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.wq1_rptr_9_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>12.579</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>12.579</td>
<td>0.000</td>
<td></td>
<td></td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>12.909</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>13.092</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.wq1_rptr_9_s0/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>4.965</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>6.215</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.wbin_9_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>6.289</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.289</td>
<td>0.000</td>
<td></td>
<td></td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>6.619</td>
<td>0.330</td>
<td>tCL</td>
<td>FF</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>6.876</td>
<td>0.257</td>
<td>tNET</td>
<td>FF</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.wbin_9_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>12.579</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>12.579</td>
<td>0.000</td>
<td></td>
<td></td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>12.909</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>13.092</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.wbin_9_s0/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>4.965</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>6.215</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.mem_Equal.mem_0_0_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>6.289</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.289</td>
<td>0.000</td>
<td></td>
<td></td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>6.619</td>
<td>0.330</td>
<td>tCL</td>
<td>FF</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>6.876</td>
<td>0.257</td>
<td>tNET</td>
<td>FF</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.mem_Equal.mem_0_0_s/CLKA</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>12.579</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>12.579</td>
<td>0.000</td>
<td></td>
<td></td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>12.909</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>13.092</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.mem_Equal.mem_0_0_s/CLKA</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>4.965</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>6.215</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_frame_ctrl/dma_wr_baseaddr_21_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>6.289</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.289</td>
<td>0.000</td>
<td></td>
<td></td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>6.619</td>
<td>0.330</td>
<td>tCL</td>
<td>FF</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>6.876</td>
<td>0.257</td>
<td>tNET</td>
<td>FF</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_frame_ctrl/dma_wr_baseaddr_21_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>12.579</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>12.579</td>
<td>0.000</td>
<td></td>
<td></td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>12.909</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>13.092</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_frame_ctrl/dma_wr_baseaddr_21_s0/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>4.965</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>6.215</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_frame_ctrl/vin_vs_n_sync0_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>6.289</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.289</td>
<td>0.000</td>
<td></td>
<td></td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>6.619</td>
<td>0.330</td>
<td>tCL</td>
<td>FF</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>6.876</td>
<td>0.257</td>
<td>tNET</td>
<td>FF</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_frame_ctrl/vin_vs_n_sync0_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>12.579</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>12.579</td>
<td>0.000</td>
<td></td>
<td></td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>12.909</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>13.092</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_frame_ctrl/vin_vs_n_sync0_s1/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>4.965</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>6.215</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_frame_ctrl/vout_vs_n_sync2_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>6.289</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.289</td>
<td>0.000</td>
<td></td>
<td></td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>6.619</td>
<td>0.330</td>
<td>tCL</td>
<td>FF</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>6.876</td>
<td>0.257</td>
<td>tNET</td>
<td>FF</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_frame_ctrl/vout_vs_n_sync2_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>12.579</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>12.579</td>
<td>0.000</td>
<td></td>
<td></td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>12.909</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>13.092</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_frame_ctrl/vout_vs_n_sync2_s1/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>4.965</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>6.215</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_frame_ctrl/vout_vs_n_sync1_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>6.289</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.289</td>
<td>0.000</td>
<td></td>
<td></td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>6.619</td>
<td>0.330</td>
<td>tCL</td>
<td>FF</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>6.876</td>
<td>0.257</td>
<td>tNET</td>
<td>FF</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_frame_ctrl/vout_vs_n_sync1_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>12.579</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>12.579</td>
<td>0.000</td>
<td></td>
<td></td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>12.909</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>13.092</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_frame_ctrl/vout_vs_n_sync1_s1/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>629</td>
<td>dma_clk</td>
<td>-6.696</td>
<td>0.257</td>
</tr>
<tr>
<td>552</td>
<td>pix_clk</td>
<td>-6.530</td>
<td>0.257</td>
</tr>
<tr>
<td>417</td>
<td>n36_6</td>
<td>-10.906</td>
<td>4.222</td>
</tr>
<tr>
<td>400</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/ddr_rsti</td>
<td>-6.802</td>
<td>2.148</td>
</tr>
<tr>
<td>214</td>
<td>n14_11</td>
<td>-6.696</td>
<td>2.629</td>
</tr>
<tr>
<td>139</td>
<td>I_clk_d</td>
<td>-10.906</td>
<td>2.041</td>
</tr>
<tr>
<td>120</td>
<td>ch0_vfb_clk_in</td>
<td>-3.546</td>
<td>1.078</td>
</tr>
<tr>
<td>115</td>
<td>sys_resetn</td>
<td>-10.906</td>
<td>2.629</td>
</tr>
<tr>
<td>84</td>
<td>XCLK_d</td>
<td>69.057</td>
<td>0.661</td>
</tr>
<tr>
<td>78</td>
<td>init_calib_Z</td>
<td>-6.696</td>
<td>2.631</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R2C3</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C23</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C35</td>
<td>100.00%</td>
</tr>
<tr>
<td>R4C21</td>
<td>100.00%</td>
</tr>
<tr>
<td>R4C27</td>
<td>100.00%</td>
</tr>
<tr>
<td>R4C28</td>
<td>100.00%</td>
</tr>
<tr>
<td>R14C37</td>
<td>100.00%</td>
</tr>
<tr>
<td>R15C2</td>
<td>100.00%</td>
</tr>
<tr>
<td>R14C31</td>
<td>100.00%</td>
</tr>
<tr>
<td>R4C22</td>
<td>100.00%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>create_clock -name I_clk -period 37.037 -waveform {0 18.518} [get_ports {I_clk}] -add</td>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>create_clock -name serial_clk -period 2.694 -waveform {0 1.347} [get_nets {serial_clk}] -add</td>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>create_clock -name pix_clk -period 13.468 -waveform {0 6.734} [get_nets {pix_clk}] -add</td>
</tr>
</table>
</div><!-- content -->
</body>
</html>
