<root><simulation><result_generated_time />2023-05-16 18:30:21<layer><layer_spec />{'B': 1, 'K': 128, 'C': 512, 'OY': 5, 'OX': 5, 'IY': 5, 'IX': 5, 'FY': 1, 'FX': 1, 'SY': 1, 'SX': 1, 'SFY': 1, 'SFX': 1, 'G': 1}<im2col_enable />False<total_MAC_operation />1638400<total_data_size_element />{'W': 65536, 'I': 12800, 'O': 3200}<total_data_reuse />{'W': 25, 'I': 128.0, 'O': 512}</layer><search_engine><mem_hierarchy_search><mode />fixed<mem_scheme_index />1/1</mem_hierarchy_search><spatial_mapping_search><mode />heuristic search v2<spatial_utilization_threshold />0.0<unrolling_scheme_index />9/21</spatial_mapping_search><temporal_mapping_search><mode />loma search<valid_temporal_mapping_found />1680</temporal_mapping_search></search_engine><hw_spec><PE_array><precision_bit />{'W': 8, 'I': 8, 'O_partial': 8, 'O_final': 8}<MAC_array_size />{'Col': 32, 'Row': 32}</PE_array><memory_hierarchy><mem_name_in_the_hierarchy><W />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<I />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<O />['spad_32byte', 'buffer_2Mbyte', 'sram_big']</mem_name_in_the_hierarchy><mem_size_bit />{'W': [512, 33554432, 34359738368], 'I': [512, 33554432, 34359738368], 'O': [512, 33554432, 34359738368]}<mem_bw_bit_per_cycle_or_mem_wordlength />{'W': [[64, 64], [512, 512], [2048, 2048]], 'I': [[64, 64], [512, 512], [2048, 2048]], 'O': [[64, 64], [512, 512], [2048, 2048]]}<mem_access_energy_per_word />{'W': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'I': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'O': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]]}<mem_type />{'W': ['dp_sb', 'dp_db', 'dp_sb'], 'I': ['dp_sb', 'dp_db', 'dp_sb'], 'O': ['dp_sb', 'dp_db', 'dp_sb']}<mem_share />{0: [('W', 'sram_big'), ('I', 'sram_big'), ('O', 'sram_big')], 1: [('W', 'buffer_2Mbyte'), ('I', 'buffer_2Mbyte'), ('O', 'buffer_2Mbyte')]}<mem_area_single_module />{'W': [0.000693826, 27.0113, 93.2871], 'I': [0.000693826, 27.0113, 93.2871], 'O': [0.000693826, 27.0113, 93.2871]}<mem_unroll />{'W': [128, 1, 1], 'I': [20, 1, 1], 'O': [160, 1, 1]}</memory_hierarchy></hw_spec><results><basic_info><spatial_unrolling><W />[[[('OY', 5)], []], [[('K', 4)], [('C', 4), ('K', 8)]], [], []]<I />[[[('K', 4)], [('K', 8)]], [[('OY', 5)], [('C', 4)]], [], []]<O />[[[], [('C', 4)]], [[('OY', 5), ('K', 4)], [('K', 8)]], [], []]<greedy_mapping />False</spatial_unrolling><temporal_mapping><W />[[('K', 2)], [('C', 2), ('C', 32), ('K', 2), ('OX', 5), ('C', 2)], []]<I />[[('K', 2), ('C', 2), ('C', 32), ('K', 2)], [('OX', 5), ('C', 2)], []]<O />[[('K', 2), ('C', 2), ('C', 32)], [('K', 2), ('OX', 5), ('C', 2)], []]<fully_PE_level_output_stationary />False</temporal_mapping><data_reuse />{'W': [5.0, 1, 5, 1], 'I': [32.0, 4.0, 1.0, 1.0], 'O': [4.0, 64, 2, 1]}<I_pr_diagonally_broadcast_or_fifo_effect />'I': [False, False, False, False]<used_mem_size_bit />{'W': [16, 524288, 524288], 'I': [512, 102400, 102400], 'O': [16, 25600, 25600], 'O_partial': [16, 25600, 0], 'O_final': [0, 0, 25600]}<actual_mem_utilization_individual />{'W': [0.03, 0.02, 0.0], 'I': [1.0, 0.0, 0.0], 'O': [0.03, 0.0, 0.0]}<actual_mem_utilization_shared />{'W': [0.03, 0.02, 0.0], 'I': [1.0, 0.02, 0.0], 'O': [0.03, 0.02, 0.0]}<effective_mem_size_bit />{'W': [8, 262144, 524288], 'I': [512, 51200, 102400], 'O': [16, 25600, 25600], 'O_partial': [16, 25600, 0], 'O_final': [0, 0, 25600]}<total_unit_count />{'W': [640, 128, 1, 1], 'I': [640, 20, 1, 1], 'O': [640, 160, 1, 1]}<unique_unit_count />{'W': [128, 128, 1, 1], 'I': [20, 20, 1, 1], 'O': [160, 160, 1, 1]}<duplicate_unit_count />{'W': [5.0, 1.0, 1.0, 1.0], 'I': [32.0, 1.0, 1.0, 1.0], 'O': [4.0, 1.0, 1.0, 1.0]}<mem_access_count_elem><W />[[327680, 327680], [327680, 65536], [65536, 0]]<I />[[25600, 12800], [12800, 12800], [12800, 0]]<O />[[(406400, 409600), (6400, 3200)], [(3200, 6400), (3200, 0)], [(0, 3200), (0, 0)]]<O_partial />[[(406400, 409600), (6400, 3200)], [(3200, 6400), (0, 0)], [(0, 0), (0, 0)]]<O_final />[[(0, 0), (0, 0)], [(0, 0), (3200, 0)], [(0, 3200), (0, 0)]]</mem_access_count_elem><mem_access_count_word><W />[[40960, 40960], [5120, 1024], [256, 0]]<I />[[3200, 1600], [200, 200], [50, 0]]<O />[[(50800, 51200), (800, 400)], [(50, 100), (50, 0)], [(0, 12), (0, 0)]]<O_partial />[([50800, 51200], [800, 400]), ([50, 100], [0, 0]), ([0, 0], [0, 0])]<O_final />[([0, 0], [0, 0]), ([0, 0], [50, 0]), ([0, 12], [0, 0])]</mem_access_count_word><mac_count><active />1638400<idle />983040</mac_count></basic_info><energy><total_energy />3631878.7<mem_energy_breakdown><W />[28.7, 634.2, 341.0]<I />[1.7, 39.6, 66.6]<O />[36.2, 19.8, 16.6]</mem_energy_breakdown><MAC_energy><active_MAC />3581542.4<idle_MAC />49152.0<total />3630694.4</MAC_energy></energy><performance><mac_array_utilization><utilization_with_data_loading />0.2415<utilization_without_data_loading />0.2965<utilization_spatial />0.625<utilization_temporal_with_data_loading />0.3865<mac_utilize_temporal_without_data_loading />0.4744</mac_array_utilization><latency><latency_cycle_with_data_loading />6624<latency_cycle_without_data_loading />5396<ideal_computing_cycle />2560<data_loading><load_cycle_total />1228<load_cycle_individual />{'W': [4, 1024, 0], 'I': [20, 200, 0]}<load_cycle_combined />{'W': 1024, 'I': 200}</data_loading><mem_stalling><mem_stall_cycle_total />2836<mem_stall_cycle_individual />{'W': [[-2559], [-2558, 2558], [-2560, -2560]], 'I': [[-2559], [-1080, -972], [-2560, -2560]], 'O': [[-2560], [-2560, -2460], [-2510, -2548]]}<mem_stall_cycle_shared />{'W': [[-2559], [-2558, 2836], [0, 0]], 'I': [[-2559], [-1080, 2836], [0, 0]], 'O': [[-2560], [-2560, -2460], [-2510, -2548]]}<latency_deep_analysis><data_size_each_level_unrolled />{'W': [16, 524288, 524288], 'I': [512, 102400, 102400], 'O': [16, 25600, 25600], 'O_partial': [16, 25600, 0], 'O_final': [0, 0, 25600]}<data_size_each_level_total />{'W': [2048, 524288, 524288], 'I': [10240, 102400, 102400], 'O': [2560, 25600, 25600]}<loop_cycles_each_level />{'W': [2, 2560, 2560], 'I': [256, 2560, 2560], 'O': [128, 2560, 2560]}<top_ir_loop_size />{'W': [1, 1, 1], 'I': [2, 1, 1], 'O': [64, 2, 1]}<req_aver_mem_bw />{'W': [[8.0, 8.0], [1024.0, 204.8], [204.8, 204.8]], 'I': [[8.0, 2.0], [40.0, 40.0], [40.0, 40.0]], 'O': [[8.0, 0.1], [20.0, 10.0], [10.0, 10.0]]}<req_inst_mem_bw />{'W': [[8.0, 8.0], [1024.0, 204.8], [204.8, 204.8]], 'I': [[8.0, 4.0], [80.0, 40.0], [40.0, 40.0]], 'O': [[8.0, 8.0], [1280.0, 20.0], [20.0, 10.0]]}<req_mem_bw_bit_per_cycle_individual />{'W': [[8.0, 8.0], [1024.0, 204.8], [204.8, 0]], 'I': [[8.0, 4.0], [80.0, 40.0], [40.0, 0]], 'O': [[8.0, 0.1], [20.0, 10.0], [10.0, 0]]}<req_mem_bw_bit_per_cycle_shared />{'W': [[8.0, 8.0], [1134.0, 264.8], [244.8, 10.0]], 'I': [[8.0, 4.0], [1134.0, 264.8], [244.8, 10.0]], 'O': [[8.0, 0.1], [1134.0, 264.8], [244.8, 10.0]]}<output_distinguish />[('psum', 'psum'), ('psum', 'fsum'), ('fsum', 'fsum')]<mem_bw_requirement_meet />{'W': [[True, True], [False, True], [True, True]], 'I': [[True, True], [False, True], [True, True]], 'O': [[True, True], [False, True], [True, True]]}<trans_time_ideal />{'W': [[1, 1, 2560], [2, 2, 1280], [2560, 2560, 1]], 'I': [[1, 1, 2560], [128, 256, 10], [2560, 2560, 1]], 'O': [[1, 1, 2560], [128, 128, 20], [2560, 2560, 1]]}<trans_time_real />{'W': [[0, 1, 2560], [[0, 2, 1280], [4, 2, 1280]], [[1024, 2560, 1], [256, 2560, 1]]], 'I': [[0, 1, 2560], [[8, 256, 10], [20, 256, 10]], [[200, 2560, 1], [50, 2560, 1]]], 'O': [[0, 1, 2560], [[0, 128, 20], [5, 128, 20]], [[50, 2560, 1], [12, 2560, 1]]]}<single_stall_cycle />{'W': [[-1], [-2, 2], [-1536, -2304]], 'I': [[-1], [-120, -108], [-2360, -2510]], 'O': [[-1], [-128, -123], [-2510, -2548]]}<single_stall_count />{'W': [2559, 1279, 0], 'I': [2559, 9, 0], 'O': [2560, 20, 1]}<mem_compute_overlap_cc_for_shared_mem />{0: {'W': [0, 0], 'I': [0, 0], 'O': [50, 0]}, 1: {'W': [2558, 0], 'I': [180, 0], 'O': [100, 50]}}<mem_compute_overlap_stall_for_shared_mem_LH />{0: [[-2560, -2560], [-2510, -2560]], 1: [[278, -2560], [-2460, -2510]]}</latency_deep_analysis></mem_stalling></latency></performance><area><total_area />120.6<mem_area />120.5<mem_area_percentage />99.9 %</area></results><elapsed_time_second />0</simulation></root>