library ieee;
use ieee.std_logic_1164.all;
 
entity fulladder_1bit is
  port (
    Din1 : in std_logic;
    Din2 : in std_logic;
	 Cin : in std_logic;
    Dout : out std_logic;
    Cout : out std_logic
    );
end fulladder_1bit;
 
architecture dataflow of fulladder_1bit is
	signal in1, in2, s1, c1, c2: std_logic;
	begin
		in1 <= Din1;
		in2 <= Din2;
		s1 <= in1 xor in2;
		c2 <= in1 and in2;
		Dout <= Cin xor s1;
		c1 <= Cin and s1;
		Cout < c2 or c1;
end dataflow;