<?xml version="1.0" encoding="utf-8"?><html xmlns:MadCap="http://www.madcapsoftware.com/Schemas/MadCap.xsd"><head><title>VPP_GFX_VOP</title></head>
<body>
<h1>VPP_GFX_VOP
        </h1>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P-)</p>
</td>
<td><p><a HREF="vpp_gfx_vop.htm#VOP_CTRL">VPP_GFX_VOP_VOP_CTRL</a></p>
</td>
<td><p>32'h00000000</p>
</td>
<td><p>VOP path related register</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[0:0]</p>
</td>
<td><p><a HREF="vpp_gfx_vop.htm#VOP_CTRL_start">start</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Start register for VOP TG</p>
</td>
</tr>
<tr><td><p>[1:1]</p>
</td>
<td><p><a HREF="vpp_gfx_vop.htm#VOP_CTRL_clear">clear</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Clear register for VOP TG</p>
</td>
</tr>
<tr><td><p>[2:2]</p>
</td>
<td><p><a HREF="vpp_gfx_vop.htm#VOP_CTRL_ififo_start">ififo_start</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Start register for Input FIFO.</p>
</td>
</tr>
<tr><td><p>[3:3]</p>
</td>
<td><p><a HREF="vpp_gfx_vop.htm#VOP_CTRL_ififo_clear">ififo_clear</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Clear register for Input FIFO.</p>
</td>
</tr>
</table><p> 
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="vpp_gfx_vop.htm#VOP_MOD_CTRL">VPP_GFX_VOP_VOP_MOD_CTRL</a></p>
</td>
<td><p>32'h00000004</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[0:0]</p>
</td>
<td><p><a HREF="vpp_gfx_vop.htm#VOP_MOD_CTRL_gamma_bypass">gamma_bypass</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Bypass control for gamma (1D-LUT)</p>
</td>
</tr>
<tr><td><p>[1:1]</p>
</td>
<td><p><a HREF="vpp_gfx_vop.htm#VOP_MOD_CTRL_csc_bypass">csc_bypass</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Bypass control for csc</p>
</td>
</tr>
<tr><td><p>[2:2]</p>
</td>
<td><p><a HREF="vpp_gfx_vop.htm#VOP_MOD_CTRL_CAPP_replicate_bypass">CAPP_replicate_bypass</a></p>
</td>
<td><p>0x1</p>
</td>
<td><p>Bypass control for CAPP_replicate</p>
</td>
</tr>
<tr><td><p>[3:3]</p>
</td>
<td><p><a HREF="vpp_gfx_vop.htm#VOP_MOD_CTRL_dns444to422_bypass">dns444to422_bypass</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Bypass control for dns444to422</p>
</td>
</tr>
<tr><td><p>[4:4]</p>
</td>
<td><p><a HREF="vpp_gfx_vop.htm#VOP_MOD_CTRL_dns422_420_bypass">dns422_420_bypass</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Bypass control for dns422_420</p>
</td>
</tr>
<tr><td><p>[5:5]</p>
</td>
<td><p><a HREF="vpp_gfx_vop.htm#VOP_MOD_CTRL_dither_bypass">dither_bypass</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Bypass control for dither</p>
</td>
</tr>
<tr><td><p>[6:6]</p>
</td>
<td><p><a HREF="vpp_gfx_vop.htm#VOP_MOD_CTRL_inp_en">inp_en</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>1: To select input path for DSI-MIPI. 
0: bypass (disable path for DSI-MIPI).</p>
</td>
</tr>
<tr><td><p>[7:7]</p>
</td>
<td><p><a HREF="vpp_gfx_vop.htm#VOP_MOD_CTRL_YUV420_16_12_sel">YUV420_16_12_sel</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>1: 16 bit {8-bit luma, 8 bit chroma} 
0: 12 bit {8-bit luma, 4 bit chroma}</p>
</td>
</tr>
</table><p> 
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="vpp_gfx_vop.htm#VOP_SOURCE_CTRL">VPP_GFX_VOP_VOP_SOURCE_CTRL</a></p>
</td>
<td><p>32'h00000008</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[5:0]</p>
</td>
<td><p><a HREF="vpp_gfx_vop.htm#VOP_SOURCE_CTRL_inp_swap_sel">inp_swap_sel</a></p>
</td>
<td><p>0x24</p>
</td>
<td><p>[1:0] - 0: Will select B data 
1: Will select G data 
else: Will select R data 
[3:2] - 0: Will select B data 
1: Will select G data 
else: Will select R data 
[5:4] - 0: Will select B data 
1: Will select G data 
else: Will select R data</p>
</td>
</tr>
</table><p> 
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="vpp_gfx_vop.htm#VOP_PIX_TOTAL">VPP_GFX_VOP_VOP_PIX_TOTAL</a></p>
</td>
<td><p>32'h0000000C</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[31:0]</p>
</td>
<td><p><a HREF="vpp_gfx_vop.htm#VOP_PIX_TOTAL_inpPix_tot">inpPix_tot</a></p>
</td>
<td><p>0x64</p>
</td>
<td><p>Total number of pixels in input path.</p>
</td>
</tr>
</table><p> 
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="vpp_gfx_vop.htm#VOP_FIFO_CTRL">VPP_GFX_VOP_VOP_FIFO_CTRL</a></p>
</td>
<td><p>32'h00000010</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[0:0]</p>
</td>
<td><p><a HREF="vpp_gfx_vop.htm#VOP_FIFO_CTRL_ofifo_sts_ctrl">ofifo_sts_ctrl</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Output fifo status control register</p>
</td>
</tr>
<tr><td><p>[1:1]</p>
</td>
<td><p><a HREF="vpp_gfx_vop.htm#VOP_FIFO_CTRL_emp_sts_ctrl">emp_sts_ctrl</a></p>
</td>
<td><p>0x1</p>
</td>
<td><p>Almost Empty status control register for Input FIFO in VOP Path. Write 0 to make flow control dependent.</p>
</td>
</tr>
</table><p> 
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="vpp_gfx_vop.htm#VOP_CLKEN_CTRL">VPP_GFX_VOP_VOP_CLKEN_CTRL</a></p>
</td>
<td><p>32'h00000014</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[0:0]</p>
</td>
<td><p><a HREF="vpp_gfx_vop.htm#VOP_CLKEN_CTRL_clken_ctrl">clken_ctrl</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Clock enable control register</p>
</td>
</tr>
</table><p> 
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="vpp_gfx_vop.htm#VOP_LSIMG_CONFIG">VPP_GFX_VOP_VOP_LSIMG_CONFIG</a></p>
</td>
<td><p>32'h00000018</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[13:0]</p>
</td>
<td><p><a HREF="vpp_gfx_vop.htm#VOP_LSIMG_CONFIG_inimgwidth_left">inimgwidth_left</a></p>
</td>
<td><p>0x3C0</p>
</td>
<td><p>Left side image width in side by side mode for read client 1 path. for boundary pixel replication.</p>
</td>
</tr>
<tr><td><p>[27:14]</p>
</td>
<td><p><a HREF="vpp_gfx_vop.htm#VOP_LSIMG_CONFIG_inimg_left_end_pos">inimg_left_end_pos</a></p>
</td>
<td><p>0x3C0</p>
</td>
<td><p>Position to capture left frame right end boundary pixel for read client 1 path. for boundary pixel replication.</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="vpp_gfx_vop.htm#VOP_LSIMG_CONFIG_left_rep_width">VPP_GFX_VOP_VOP_LSIMG_CONFIG1</a></p>
</td>
<td><p>32'h0000001C</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[4:0]</p>
</td>
<td><p><a HREF="vpp_gfx_vop.htm#VOP_LSIMG_CONFIG_left_rep_width">left_rep_width</a></p>
</td>
<td><p>0xA</p>
</td>
<td><p>Left frame repetition width at boundary for read client 1 path. for boundary pixel replication.</p>
</td>
</tr>
</table><p> 
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="vpp_gfx_vop.htm#VOP_RSIMG_CONFIG">VPP_GFX_VOP_VOP_RSIMG_CONFIG</a></p>
</td>
<td><p>32'h00000020</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[13:0]</p>
</td>
<td><p><a HREF="vpp_gfx_vop.htm#VOP_RSIMG_CONFIG_inimgwidth_right">inimgwidth_right</a></p>
</td>
<td><p>0x3C0</p>
</td>
<td><p>Right side image width in side by side mode for read cleint 0 path. for boundary pixel replication.</p>
</td>
</tr>
<tr><td><p>[27:14]</p>
</td>
<td><p><a HREF="vpp_gfx_vop.htm#VOP_RSIMG_CONFIG_inimg_right_end_pos">inimg_right_end_pos</a></p>
</td>
<td><p>0x3C0</p>
</td>
<td><p>Position to capture right frame right start boundary pixel for read cleint 0 path. for boundary pixel replication.</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="vpp_gfx_vop.htm#VOP_RSIMG_CONFIG_right_rep_width">VPP_GFX_VOP_VOP_RSIMG_CONFIG1</a></p>
</td>
<td><p>32'h00000024</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[4:0]</p>
</td>
<td><p><a HREF="vpp_gfx_vop.htm#VOP_RSIMG_CONFIG_right_rep_width">right_rep_width</a></p>
</td>
<td><p>0xA</p>
</td>
<td><p>Right frame repetition width at boundary for read client 0 path. for boundary pixel replication.</p>
</td>
</tr>
</table><p> 
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="vpp_gfx_vop.htm#VOP_CAPP_MODE">VPP_GFX_VOP_VOP_CAPP_MODE</a></p>
</td>
<td><p>32'h00000028</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[0:0]</p>
</td>
<td><p><a HREF="vpp_gfx_vop.htm#VOP_CAPP_MODE_CAAP_mode">CAAP_mode</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Input mode for VOP CAPP replication block. 
1: if up stream back pressure handling mode enabled. 
0: if up stream back pressure handling mode disabled. (default)</p>
</td>
</tr>
</table><p> 
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(R-)</p>
</td>
<td><p><a HREF="vpp_gfx_vop.htm#VOP_VOP_TG_STATUS">VPP_GFX_VOP_VOP_VOP_TG_STATUS</a></p>
</td>
<td><p>32'h0000002C</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[15:0]</p>
</td>
<td><p><a HREF="vpp_gfx_vop.htm#VOP_VOP_TG_STATUS_vop_tg_vCnt">vop_tg_vCnt</a></p>
</td>
<td><p>0x1</p>
</td>
<td><p>VOP TG VCNT</p>
</td>
</tr>
</table><p> 
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="vpp_gfx_vop.htm#GAMMA_CFG0">VPP_GFX_VOP_VOP_GAMMA_CFG0</a></p>
</td>
<td><p>32'h00000400</p>
</td>
<td><p>Gamma (1D-LUT) registers 
Register for Gamma Convertor</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[0:0]</p>
</td>
<td><p><a HREF="vpp_gfx_vop.htm#GAMMA_CFG0_MAIN_EN">MAIN_EN</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>0: Main channel inactive 
1: Main channel active</p>
</td>
</tr>
<tr><td><p>[1:1]</p>
</td>
<td><p><a HREF="vpp_gfx_vop.htm#GAMMA_CFG0_R_GM_EN">R_GM_EN</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>R component Gamma function enable 
1: Enable 0 : Disable</p>
</td>
</tr>
<tr><td><p>[2:2]</p>
</td>
<td><p><a HREF="vpp_gfx_vop.htm#GAMMA_CFG0_G_GM_EN">G_GM_EN</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>G component Gamma function enable 
1: Enable 0 : Disable</p>
</td>
</tr>
<tr><td><p>[3:3]</p>
</td>
<td><p><a HREF="vpp_gfx_vop.htm#GAMMA_CFG0_B_GM_EN">B_GM_EN</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>B component Gamma function enable 
1: Enable 0 : Disable</p>
</td>
</tr>
<tr><td><p>[4:4]</p>
</td>
<td><p><a HREF="vpp_gfx_vop.htm#GAMMA_CFG0_RLUT_LOAD">RLUT_LOAD</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>1: Enable AHB programming of R-LUT</p>
</td>
</tr>
<tr><td><p>[5:5]</p>
</td>
<td><p><a HREF="vpp_gfx_vop.htm#GAMMA_CFG0_GLUT_LOAD">GLUT_LOAD</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>1: Enable AHB programming of G-LUT</p>
</td>
</tr>
<tr><td><p>[6:6]</p>
</td>
<td><p><a HREF="vpp_gfx_vop.htm#GAMMA_CFG0_BLUT_LOAD">BLUT_LOAD</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>1: Enable AHB programming of B-LUT</p>
</td>
</tr>
<tr><td><p>[7:7]</p>
</td>
<td><p><a HREF="vpp_gfx_vop.htm#GAMMA_CFG0_RGBLUT_RW">RGBLUT_RW</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>1: Enable AHB programming of RGB-LUTs all together Common Gamma Programming. Enable this for Read and Write operation</p>
</td>
</tr>
<tr><td><p>[8:8]</p>
</td>
<td><p><a HREF="vpp_gfx_vop.htm#GAMMA_CFG0_RLUT_READ">RLUT_READ</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>1: Enable AHB programming of R-LUT</p>
</td>
</tr>
<tr><td><p>[9:9]</p>
</td>
<td><p><a HREF="vpp_gfx_vop.htm#GAMMA_CFG0_GLUT_READ">GLUT_READ</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>1: Enable AHB programming of G-LUT</p>
</td>
</tr>
<tr><td><p>[10:10]</p>
</td>
<td><p><a HREF="vpp_gfx_vop.htm#GAMMA_CFG0_BLUT_READ">BLUT_READ</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>1: Enable AHB programming of B-LUT</p>
</td>
</tr>
<tr><td><p>[11:11]</p>
</td>
<td><p><a HREF="vpp_gfx_vop.htm#GAMMA_CFG0_SRAM_PDOWN">SRAM_PDOWN</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>It is used to power down the SRAM. 
1'b1: Disable SRAM, CEN control</p>
</td>
</tr>
</table><p> 
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(RW)</p>
</td>
<td><p><a HREF="vpp_gfx_vop.htm#GAMMA_">VPP_GFX_VOP_VOP_GAMMA_mem</a></p>
</td>
<td><p>32'h00000800</p>
</td>
<td><p>RLUT_LOAD/RLUT_READ=1: Allocated for Red 256 step gamma LUT values GMLUT[129x20] LUT 
32b Data Packing = {LUT[n+1],LUT[n]} 2x16bits packing 
GLUT_LOAD/GLUT_READ=1: Allocated for Green 256 step gamma LUT values GMLUT[129x20] LUT 
32b Data Packing = {LUT[n+1],LUT[n]} 2x16bits packing 
BLUT_LOAD=1/BLUT_READ: Allocated for Green 256 step gamma LUT values GMLUT[129x20] LUT 
32b Data Packing = {LUT[n+1],LUT[n]} 2x16bits packing 
RGBLUT_LOAD = 1 
Allocated for Red/Green/Blue 256 step gamma LUT values GMLUT[129x20] LUT 
32b Data Packing = {LUT[n+1],LUT[n]} 2x16bits packing 
Internal memory</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[31:0]</p>
</td>
<td><p>Memory</p>
</td>
<td><p> 
</p>
</td>
<td><p>Memory</p>
</td>
</tr>
</table><p> 
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="vpp_gfx_vop.htm#CSC_C17O24_CFG0">VPP_GFX_VOP_VOP_CSC_CFG0</a></p>
</td>
<td><p>32'h00000C00</p>
</td>
<td><p>csc registers</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[16:0]</p>
</td>
<td><p><a HREF="vpp_gfx_vop.htm#CSC_C17O24_CFG0_C0">C0</a></p>
</td>
<td><p>4096</p>
</td>
<td><p>Signed Magnitude Coefficient in s.4.12f format</p>
</td>
</tr>
</table><p> 
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="vpp_gfx_vop.htm#CSC_C17O24_CFG1">VPP_GFX_VOP_VOP_CSC_CFG1</a></p>
</td>
<td><p>32'h00000C04</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[16:0]</p>
</td>
<td><p><a HREF="vpp_gfx_vop.htm#CSC_C17O24_CFG1_C1">C1</a></p>
</td>
<td><p>0</p>
</td>
<td><p>Signed Magnitude Coefficient in s.4.12f format</p>
</td>
</tr>
</table><p> 
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="vpp_gfx_vop.htm#CSC_C17O24_CFG2">VPP_GFX_VOP_VOP_CSC_CFG2</a></p>
</td>
<td><p>32'h00000C08</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[16:0]</p>
</td>
<td><p><a HREF="vpp_gfx_vop.htm#CSC_C17O24_CFG2_C2">C2</a></p>
</td>
<td><p>0</p>
</td>
<td><p>Signed Magnitude Coefficient in s.4.12f format</p>
</td>
</tr>
</table><p> 
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="vpp_gfx_vop.htm#CSC_C17O24_CFG3">VPP_GFX_VOP_VOP_CSC_CFG3</a></p>
</td>
<td><p>32'h00000C0C</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[16:0]</p>
</td>
<td><p><a HREF="vpp_gfx_vop.htm#CSC_C17O24_CFG3_C3">C3</a></p>
</td>
<td><p>0</p>
</td>
<td><p>Signed Magnitude Coefficient in s.4.12f format</p>
</td>
</tr>
</table><p> 
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="vpp_gfx_vop.htm#CSC_C17O24_CFG4">VPP_GFX_VOP_VOP_CSC_CFG4</a></p>
</td>
<td><p>32'h00000C10</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[16:0]</p>
</td>
<td><p><a HREF="vpp_gfx_vop.htm#CSC_C17O24_CFG4_C4">C4</a></p>
</td>
<td><p>4096</p>
</td>
<td><p>Signed Magnitude Coefficient in s.4.12f format</p>
</td>
</tr>
</table><p> 
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="vpp_gfx_vop.htm#CSC_C17O24_CFG5">VPP_GFX_VOP_VOP_CSC_CFG5</a></p>
</td>
<td><p>32'h00000C14</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[16:0]</p>
</td>
<td><p><a HREF="vpp_gfx_vop.htm#CSC_C17O24_CFG5_C5">C5</a></p>
</td>
<td><p>0</p>
</td>
<td><p>Signed Magnitude Coefficient in s.4.12f format</p>
</td>
</tr>
</table><p> 
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="vpp_gfx_vop.htm#CSC_C17O24_CFG6">VPP_GFX_VOP_VOP_CSC_CFG6</a></p>
</td>
<td><p>32'h00000C18</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[16:0]</p>
</td>
<td><p><a HREF="vpp_gfx_vop.htm#CSC_C17O24_CFG6_C6">C6</a></p>
</td>
<td><p>0</p>
</td>
<td><p>Signed Magnitude Coefficient in s.4.12f format</p>
</td>
</tr>
</table><p> 
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="vpp_gfx_vop.htm#CSC_C17O24_CFG7">VPP_GFX_VOP_VOP_CSC_CFG7</a></p>
</td>
<td><p>32'h00000C1C</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[16:0]</p>
</td>
<td><p><a HREF="vpp_gfx_vop.htm#CSC_C17O24_CFG7_C7">C7</a></p>
</td>
<td><p>0</p>
</td>
<td><p>Signed Magnitude Coefficient in s.4.12f format</p>
</td>
</tr>
</table><p> 
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="vpp_gfx_vop.htm#CSC_C17O24_CFG8">VPP_GFX_VOP_VOP_CSC_CFG8</a></p>
</td>
<td><p>32'h00000C20</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[16:0]</p>
</td>
<td><p><a HREF="vpp_gfx_vop.htm#CSC_C17O24_CFG8_C8">C8</a></p>
</td>
<td><p>4096</p>
</td>
<td><p>Signed Magnitude Coefficient in s.4.12f format</p>
</td>
</tr>
</table><p> 
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="vpp_gfx_vop.htm#CSC_C17O24_CFG9">VPP_GFX_VOP_VOP_CSC_CFG9</a></p>
</td>
<td><p>32'h00000C24</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[23:0]</p>
</td>
<td><p><a HREF="vpp_gfx_vop.htm#CSC_C17O24_CFG9_OFF1">OFF1</a></p>
</td>
<td><p>0</p>
</td>
<td><p>Offset value for channel 1 in s.14.9f format 
Internally multiplied by 8 to make s.14.12f 
Range depends on the maximum of CSC input and output bitwidth.</p>
</td>
</tr>
</table><p> 
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="vpp_gfx_vop.htm#CSC_C17O24_CFG10">VPP_GFX_VOP_VOP_CSC_CFG10</a></p>
</td>
<td><p>32'h00000C28</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[23:0]</p>
</td>
<td><p><a HREF="vpp_gfx_vop.htm#CSC_C17O24_CFG10_OFF2">OFF2</a></p>
</td>
<td><p>0</p>
</td>
<td><p>Offset value for channel 2 in s.14.9f format 
Internally multiplied by 8 to make s.14.12f 
Range depends on the maximum of CSC input and output bitwidth.</p>
</td>
</tr>
</table><p> 
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="vpp_gfx_vop.htm#CSC_C17O24_CFG11">VPP_GFX_VOP_VOP_CSC_CFG11</a></p>
</td>
<td><p>32'h00000C2C</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[23:0]</p>
</td>
<td><p><a HREF="vpp_gfx_vop.htm#CSC_C17O24_CFG11_OFF3">OFF3</a></p>
</td>
<td><p>0</p>
</td>
<td><p>Offset value for channel 3 in s.14.9f format 
Internally multiplied by 8 to make s.14.12f 
Range depends on the maximum of CSC input and output bitwidth.</p>
</td>
</tr>
</table><p> 
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="vpp_gfx_vop.htm#CSC_C17O24_CFG12">VPP_GFX_VOP_VOP_CSC_CFG12</a></p>
</td>
<td><p>32'h00000C30</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[11:0]</p>
</td>
<td><p><a HREF="vpp_gfx_vop.htm#CSC_C17O24_CFG12_CL1MIN">CL1MIN</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Minimum threshold for input clamp for channel 1 
Range depends on the CSC input and output bits. 
Range 0 to Max(input bitwidth, output bitwidth)</p>
</td>
</tr>
<tr><td><p>[23:12]</p>
</td>
<td><p><a HREF="vpp_gfx_vop.htm#CSC_C17O24_CFG12_CL1MAX">CL1MAX</a></p>
</td>
<td><p>0x3FF</p>
</td>
<td><p>Maximum threshold for input clamp for channel 1 
Range depends on the CSC input and output bits. 
Range 0 to Max(input bitwidth, output bitwidth)</p>
</td>
</tr>
</table><p> 
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="vpp_gfx_vop.htm#CSC_C17O24_CFG13">VPP_GFX_VOP_VOP_CSC_CFG13</a></p>
</td>
<td><p>32'h00000C34</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[11:0]</p>
</td>
<td><p><a HREF="vpp_gfx_vop.htm#CSC_C17O24_CFG13_CL2MIN">CL2MIN</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Minimum threshold for input clamp for channel 2 
Range depends on the CSC input and output bits. 
Range 0 to Max(input bitwidth, output bitwidth)</p>
</td>
</tr>
<tr><td><p>[23:12]</p>
</td>
<td><p><a HREF="vpp_gfx_vop.htm#CSC_C17O24_CFG13_CL2MAX">CL2MAX</a></p>
</td>
<td><p>0x3FF</p>
</td>
<td><p>Maximum threshold for input clamp for channel 2 
Range depends on the CSC input and output bits. 
Range 0 to Max(input bitwidth, output bitwidth)</p>
</td>
</tr>
</table><p> 
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="vpp_gfx_vop.htm#CSC_C17O24_CFG14">VPP_GFX_VOP_VOP_CSC_CFG14</a></p>
</td>
<td><p>32'h00000C38</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[11:0]</p>
</td>
<td><p><a HREF="vpp_gfx_vop.htm#CSC_C17O24_CFG14_CL3MIN">CL3MIN</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Minimum threshold for input clamp for channel 3 
Range depends on the CSC input and output bits. 
Range 0 to Max(input bitwidth, output bitwidth)</p>
</td>
</tr>
<tr><td><p>[23:12]</p>
</td>
<td><p><a HREF="vpp_gfx_vop.htm#CSC_C17O24_CFG14_CL3MAX">CL3MAX</a></p>
</td>
<td><p>0x3FF</p>
</td>
<td><p>Maximum threshold for input clamp for channel 3 
Range depends on the CSC input and output bits. 
Range 0 to Max(input bitwidth, output bitwidth) 
End of CSC_C14O24 register group</p>
</td>
</tr>
</table><p> 
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="vpp_gfx_vop.htm#DITHER_CFG0">VPP_GFX_VOP_VOP_DITHER_CFG0</a></p>
</td>
<td><p>32'h00000C3C</p>
</td>
<td><p>dither registers</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[1:0]</p>
</td>
<td><p><a HREF="vpp_gfx_vop.htm#DITHER_CFG0_mode">mode</a></p>
</td>
<td><p>0x2</p>
</td>
<td><p>Selects dithering method 
0: Simple truncation 
1: rounding 
2: 1D Error diffusion(truncation) 
3: 1D Error diffusion(rounding)</p>
</td>
</tr>
<tr><td><p>[3:2]</p>
</td>
<td><p><a HREF="vpp_gfx_vop.htm#DITHER_CFG0_ctrl">ctrl</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Dither Output Control 
[0]: Dither Off(input bits="output" bits) 
0: 2lsb Dither off(Input bits-2=Output bits) 
1: 4lsb Dither off(Input bits-4=Output bits) 
[1]: Dither ON/OFF 
0: Dither ON 
1: Dither OFF</p>
</td>
</tr>
<tr><td><p>[4:4]</p>
</td>
<td><p><a HREF="vpp_gfx_vop.htm#DITHER_CFG0_ycmode">ycmode</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>1: Input in YUV422 or YUV420 format 
only 2 components Y and C(U and V alternate clocks) dithered. 
0: Input in RGB or YUV444 format. 
all 3 components are dithered 
End of dither register group</p>
</td>
</tr>
</table><p> 
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="vpp_gfx_vop.htm#DNS444_422_CFG0">VPP_GFX_VOP_VOP_DNS444_422_CFG0</a></p>
</td>
<td><p>32'h00000C40</p>
</td>
<td><p>DNS444_422 registers</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[12:0]</p>
</td>
<td><p><a HREF="vpp_gfx_vop.htm#DNS444_422_CFG0_c4_14_11tap_regs">c4_14_11tap_regs</a></p>
</td>
<td><p>21</p>
</td>
<td><p>Programmable coefficients for 11tap in Dns. The value is signed magnitude form with 13 bit (s0.12 format) as sign bit</p>
</td>
</tr>
<tr><td><p>[25:13]</p>
</td>
<td><p><a HREF="vpp_gfx_vop.htm#DNS444_422_CFG0_c5_13_11tap_regs">c5_13_11tap_regs</a></p>
</td>
<td><p>0</p>
</td>
<td><p>Programmable coefficients for 11tap in Dns. The value is signed magnitude form with 13 bit (s0.12 format) as sign bit</p>
</td>
</tr>
</table><p> 
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="vpp_gfx_vop.htm#DNS444_422_CFG1">VPP_GFX_VOP_VOP_DNS444_422_CFG1</a></p>
</td>
<td><p>32'h00000C44</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[12:0]</p>
</td>
<td><p><a HREF="vpp_gfx_vop.htm#DNS444_422_CFG1_c6_12_11tap_regs">c6_12_11tap_regs</a></p>
</td>
<td><p>4268</p>
</td>
<td><p>Programmable coefficients for 11tap in Dns. The value is signed magnitude form with 13 bit (s0.12 format) as sign bit</p>
</td>
</tr>
<tr><td><p>[25:13]</p>
</td>
<td><p><a HREF="vpp_gfx_vop.htm#DNS444_422_CFG1_c7_11_11tap_regs">c7_11_11tap_regs</a></p>
</td>
<td><p>0</p>
</td>
<td><p>Programmable coefficients for 11tap in Dns. The value is signed magnitude form with 13 bit (s0.12 format) as sign bit</p>
</td>
</tr>
</table><p> 
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="vpp_gfx_vop.htm#DNS444_422_CFG2">VPP_GFX_VOP_VOP_DNS444_422_CFG2</a></p>
</td>
<td><p>32'h00000C48</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[12:0]</p>
</td>
<td><p><a HREF="vpp_gfx_vop.htm#DNS444_422_CFG2_c8_10_11tap_regs">c8_10_11tap_regs</a></p>
</td>
<td><p>1182</p>
</td>
<td><p>Programmable coefficients for 11tap in Dns. The value is signed magnitude form with 13 bit (s0.12 format) as sign bit</p>
</td>
</tr>
<tr><td><p>[25:13]</p>
</td>
<td><p><a HREF="vpp_gfx_vop.htm#DNS444_422_CFG2_c9_11tap_regs">c9_11tap_regs</a></p>
</td>
<td><p>2034</p>
</td>
<td><p>Programmable coefficients for 11tap in Dns. The value is signed magnitude form with 13 bit (s0.12 format) as sign bit</p>
</td>
</tr>
</table><p> 
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="vpp_gfx_vop.htm#DNS444_422_CFG3">VPP_GFX_VOP_VOP_DNS444_422_CFG3</a></p>
</td>
<td><p>32'h00000C4C</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[12:0]</p>
</td>
<td><p><a HREF="vpp_gfx_vop.htm#DNS444_422_CFG3_c6_12_7tap_regs">c6_12_7tap_regs</a></p>
</td>
<td><p>4132</p>
</td>
<td><p>Programmable coefficients for 7tap in Dns. The value is signed magnitude form with 13 bit (s0.12 format) as sign bit</p>
</td>
</tr>
<tr><td><p>[25:13]</p>
</td>
<td><p><a HREF="vpp_gfx_vop.htm#DNS444_422_CFG3_c7_11_7tap_regs">c7_11_7tap_regs</a></p>
</td>
<td><p>0</p>
</td>
<td><p>Programmable coefficients for 7tap in Dns. The value is signed magnitude form with 13 bit (s0.12 format) as sign bit</p>
</td>
</tr>
</table><p> 
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="vpp_gfx_vop.htm#DNS444_422_CFG4">VPP_GFX_VOP_VOP_DNS444_422_CFG4</a></p>
</td>
<td><p>32'h00000C50</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[12:0]</p>
</td>
<td><p><a HREF="vpp_gfx_vop.htm#DNS444_422_CFG4_c8_10_7tap_regs">c8_10_7tap_regs</a></p>
</td>
<td><p>1032</p>
</td>
<td><p>Programmable coefficients for 7tap in Dns. The value is signed magnitude form with 13 bit (s0.12 format) as sign bit</p>
</td>
</tr>
<tr><td><p>[25:13]</p>
</td>
<td><p><a HREF="vpp_gfx_vop.htm#DNS444_422_CFG4_c9_7tap_regs">c9_7tap_regs</a></p>
</td>
<td><p>2104</p>
</td>
<td><p>Programmable coefficients for 7tap in Dns. The value is signed magnitude form with 13 bit (s0.12 format) as sign bit</p>
</td>
</tr>
</table><p> 
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="vpp_gfx_vop.htm#DNS444_422_CFG5">VPP_GFX_VOP_VOP_DNS444_422_CFG5</a></p>
</td>
<td><p>32'h00000C54</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[7:0]</p>
</td>
<td><p><a HREF="vpp_gfx_vop.htm#DNS444_422_CFG5_edge_thresh_y">edge_thresh_y</a></p>
</td>
<td><p>0x28</p>
</td>
<td><p>8bit fixed Luma threshold for adaptive DNS during 8/10/12bit data pipe</p>
</td>
</tr>
<tr><td><p>[15:8]</p>
</td>
<td><p><a HREF="vpp_gfx_vop.htm#DNS444_422_CFG5_edge_thresh_c">edge_thresh_c</a></p>
</td>
<td><p>0x28</p>
</td>
<td><p>8bit fixed Chroma threshold for adaptive DNS during 8/10/12bit data pipe</p>
</td>
</tr>
<tr><td><p>[17:16]</p>
</td>
<td><p><a HREF="vpp_gfx_vop.htm#DNS444_422_CFG5_mode_regs">mode_regs</a></p>
</td>
<td><p>0x3</p>
</td>
<td><p>en[0]: Sampler enable/disable 
0: disables down sampler 
1: enablesÂ  down sampler 
en[1]: 
1: enables adaptive sampling 0: Fixed 11 taps</p>
</td>
</tr>
</table><p> 
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="vpp_gfx_vop.htm#DNS444_422_CFG6">VPP_GFX_VOP_VOP_DNS444_422_CFG6</a></p>
</td>
<td><p>32'h00000C58</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[11:0]</p>
</td>
<td><p><a HREF="vpp_gfx_vop.htm#DNS444_422_CFG6_yblank">yblank</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Blanking Interval forced data for Luma Channel</p>
</td>
</tr>
<tr><td><p>[23:12]</p>
</td>
<td><p><a HREF="vpp_gfx_vop.htm#DNS444_422_CFG6_cblank">cblank</a></p>
</td>
<td><p>0x200</p>
</td>
<td><p>Blanking Interval forced data for Chroma Channel</p>
</td>
</tr>
<tr><td><p>[24:24]</p>
</td>
<td><p><a HREF="vpp_gfx_vop.htm#DNS444_422_CFG6_use_blank_regs">use_blank_regs</a></p>
</td>
<td><p>0x1</p>
</td>
<td><p>1: Use programmed Blank data at video border. 
0: Use pixel repeat at Video Border area</p>
</td>
</tr>
</table><p> 
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="vpp_gfx_vop.htm#DNS422_420_CFG0">VPP_GFX_VOP_VOP_DNS422_420_CFG0</a></p>
</td>
<td><p>32'h00000C5C</p>
</td>
<td><p>DNS422_420 registers</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[0:0]</p>
</td>
<td><p><a HREF="vpp_gfx_vop.htm#DNS422_420_CFG0_dns422_420_en">dns422_420_en</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Enable for dns422_420</p>
</td>
</tr>
<tr><td><p>[1:1]</p>
</td>
<td><p><a HREF="vpp_gfx_vop.htm#DNS422_420_CFG0_dns422_420_msb_swap">dns422_420_msb_swap</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>MSB Swap for dns422_420</p>
</td>
</tr>
<tr><td><p>[2:2]</p>
</td>
<td><p><a HREF="vpp_gfx_vop.htm#DNS422_420_CFG0_sp_en">sp_en</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Semi planar mode enable</p>
</td>
</tr>
<tr><td><p>[3:3]</p>
</td>
<td><p><a HREF="vpp_gfx_vop.htm#DNS422_420_CFG0_dns422_420_auto_pixcnt">dns422_420_auto_pixcnt</a></p>
</td>
<td><p>0x1</p>
</td>
<td><p>0 : Line pixel count taken from registers 
1 : Line pixel count derived inside DNS.</p>
</td>
</tr>
<tr><td><p>[16:4]</p>
</td>
<td><p><a HREF="vpp_gfx_vop.htm#DNS422_420_CFG0_dns422_420_hres">dns422_420_hres</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Horizontal resolution</p>
</td>
</tr>
<tr><td><p>[29:17]</p>
</td>
<td><p><a HREF="vpp_gfx_vop.htm#DNS422_420_CFG0_dns422_420_htot">dns422_420_htot</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Horizontal total</p>
</td>
</tr>
<tr><td><p>[31:30]</p>
</td>
<td><p><a HREF="vpp_gfx_vop.htm#DNS422_420_CFG0_outdata_mode">outdata_mode</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Configure YUV420 output data packing 
DNS422_420 10 bit Processing. 
0: Full 10bit data output 
1: 8bit rounded data output MSB align 
DNS422_420 12bit Processing 
0: Full 12bit data output 
1: 10bit rounded data output MSB align 
2: 8bit rounded data output MSB align 
NOTE: please see the Table 1 in section 1</p>
</td>
</tr>
</table><p> 
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="vpp_gfx_vop.htm#DNS422_420_CFG1">VPP_GFX_VOP_VOP_DNS422_420_CFG1</a></p>
</td>
<td><p>32'h00000C60</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[0:0]</p>
</td>
<td><p><a HREF="vpp_gfx_vop.htm#DNS422_420_CFG1_PDWN">PDWN</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>1: Reduce the leakage(low power) mode , allows VDD to be switched off with data retention. 
0: Normal operation</p>
</td>
</tr>
<tr><td><p>[1:1]</p>
</td>
<td><p><a HREF="vpp_gfx_vop.htm#DNS422_420_CFG1_PDLVMC">PDLVMC</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>1: To select leakage reduction mode options when PDWN is asserted. 
0: Normal operation</p>
</td>
</tr>
<tr><td><p>[2:2]</p>
</td>
<td><p><a HREF="vpp_gfx_vop.htm#DNS422_420_CFG1_PDFVSSM">PDFVSSM</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>1: To select leakage reduction mode options when PDWN is asserted. 
0: Normal operation 
End of dns422_420 register group</p>
</td>
</tr>
</table><p> 
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="vpp_gfx_vop.htm#TG_INIT">VPP_GFX_VOP_VOP_TG_INIT</a></p>
</td>
<td><p>32'h00000C64</p>
</td>
<td><p>TG registers for VOP Path</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[15:0]</p>
</td>
<td><p><a HREF="vpp_gfx_vop.htm#TG_INIT_Y">Y</a></p>
</td>
<td><p>0x1</p>
</td>
<td><p>Initial Y value which will be used to load Y counter when tg is enabled.</p>
</td>
</tr>
<tr><td><p>[31:16]</p>
</td>
<td><p><a HREF="vpp_gfx_vop.htm#TG_INIT_X">X</a></p>
</td>
<td><p>0x1</p>
</td>
<td><p>Initial X value which will be used to load X counter when tg is enabled. 
A whole frame scan size.</p>
</td>
</tr>
</table><p> 
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="vpp_gfx_vop.htm#TG_SIZE">VPP_GFX_VOP_VOP_TG_SIZE</a></p>
</td>
<td><p>32'h00000C68</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[15:0]</p>
</td>
<td><p><a HREF="vpp_gfx_vop.htm#TG_SIZE_Y">Y</a></p>
</td>
<td><p>0x465</p>
</td>
<td><p>Total scan lines per frame.</p>
</td>
</tr>
<tr><td><p>[31:16]</p>
</td>
<td><p><a HREF="vpp_gfx_vop.htm#TG_SIZE_X">X</a></p>
</td>
<td><p>0x898</p>
</td>
<td><p>Total scan clock cycles per line. 
Hsync</p>
</td>
</tr>
</table><p> 
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="vpp_gfx_vop.htm#TG_HS">VPP_GFX_VOP_VOP_TG_HS</a></p>
</td>
<td><p>32'h00000C6C</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[15:0]</p>
</td>
<td><p><a HREF="vpp_gfx_vop.htm#TG_HS_FE">FE</a></p>
</td>
<td><p>0x1</p>
</td>
<td><p>Hsync front edge. The first pixel position of hsync pulse.</p>
</td>
</tr>
<tr><td><p>[31:16]</p>
</td>
<td><p><a HREF="vpp_gfx_vop.htm#TG_HS_BE">BE</a></p>
</td>
<td><p>0x2C</p>
</td>
<td><p>Hsync back edge. The last pixel position of hsync pulse. 
HS = hCntr >=FE & hCntr< =BE 
HBlanking</p>
</td>
</tr>
</table><p> 
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="vpp_gfx_vop.htm#TG_HB">VPP_GFX_VOP_VOP_TG_HB</a></p>
</td>
<td><p>32'h00000C70</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[15:0]</p>
</td>
<td><p><a HREF="vpp_gfx_vop.htm#TG_HB_FE">FE</a></p>
</td>
<td><p>0x841</p>
</td>
<td><p>Hblank front edge. The first pixel position of the hBlank pulse. SIZEX-HFP = 2200-88+1</p>
</td>
</tr>
<tr><td><p>[31:16]</p>
</td>
<td><p><a HREF="vpp_gfx_vop.htm#TG_HB_BE">BE</a></p>
</td>
<td><p>0xC0</p>
</td>
<td><p>Hblank back edge. The last pixel position of the hBlank pulse. HPW + HBP = 44+148 
HB = hCntr >=FE || hCntr< =BE.</p>
</td>
</tr>
</table><p> 
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="vpp_gfx_vop.htm#TG_HB_CR">VPP_GFX_VOP_VOP_TG_HB_CR</a></p>
</td>
<td><p>32'h00000C74</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[15:0]</p>
</td>
<td><p><a HREF="vpp_gfx_vop.htm#TG_HB_CR_FE">FE</a></p>
</td>
<td><p>0x841</p>
</td>
<td><p>Hblank front edge. The first pixel position of the hBlank pulse. SIZEX-HFP = 2200-88+1</p>
</td>
</tr>
<tr><td><p>[31:16]</p>
</td>
<td><p><a HREF="vpp_gfx_vop.htm#TG_HB_CR_BE">BE</a></p>
</td>
<td><p>0xC0</p>
</td>
<td><p>Hblank back edge. The last pixel position of the hBlank pulse. HPW + HBP = 44+148 
HB_CR = hCntr >=FE || hCntr< =BE.</p>
</td>
</tr>
</table><p> 
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="vpp_gfx_vop.htm#TG_HB_CR2">VPP_GFX_VOP_VOP_TG_HB_CR2</a></p>
</td>
<td><p>32'h00000C78</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[15:0]</p>
</td>
<td><p><a HREF="vpp_gfx_vop.htm#TG_HB_CR2_FE">FE</a></p>
</td>
<td><p>0x841</p>
</td>
<td><p>Hblank front edge. The first pixel position of the hBlank pulse. SIZEX-HFP = 2200-88+1 
Note : to be programmed with different value (only when cropping is required). Else to be programmed same as HB FE (above register)</p>
</td>
</tr>
<tr><td><p>[31:16]</p>
</td>
<td><p><a HREF="vpp_gfx_vop.htm#TG_HB_CR2_BE">BE</a></p>
</td>
<td><p>0xC0</p>
</td>
<td><p>Hblank back edge. The last pixel position of the hBlank pulse. HPW + HBP = 44+148 
Note : to be programmed with different value (only when cropping is required). Else to be programmed same as HB BE (above register) 
HB = hCntr >=FE || hCntr< =BE. 
VS0 defines the first first pixel position of the first VSYNC (progressive or interlace mode) pulse. 
For example 
1080i60, the VTP is the last pixel of the last line. So set both VLCNT0 and VPCNT0 to 0.</p>
</td>
</tr>
</table><p> 
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="vpp_gfx_vop.htm#TG_VS0">VPP_GFX_VOP_VOP_TG_VS0</a></p>
</td>
<td><p>32'h00000C7C</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[15:0]</p>
</td>
<td><p><a HREF="vpp_gfx_vop.htm#TG_VS0_FE">FE</a></p>
</td>
<td><p>0x1</p>
</td>
<td><p>Vsync pulse front edge. 
Vsync will be asserted at the beginning of this line.</p>
</td>
</tr>
<tr><td><p>[31:16]</p>
</td>
<td><p><a HREF="vpp_gfx_vop.htm#TG_VS0_BE">BE</a></p>
</td>
<td><p>0x5</p>
</td>
<td><p>Vsync pulse back edge. 
Vsycn pulse will be de-asserted after the end of this line. 
Vsync = (vCntr >=FE & vCntr< =BE) 
Vsync pulse 1 
defines the first pixel position of the second vSync pulse. For example 
1080i60, the VTP is pixel 1100 of line 563. So set both VLCNT2="563." and VPCNT2 to 1100.</p>
</td>
</tr>
</table><p> 
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="vpp_gfx_vop.htm#TG_VS1">VPP_GFX_VOP_VOP_TG_VS1</a></p>
</td>
<td><p>32'h00000C80</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[15:0]</p>
</td>
<td><p><a HREF="vpp_gfx_vop.htm#TG_VS1_FE">FE</a></p>
</td>
<td><p>0x233</p>
</td>
<td><p>Vsync pulse 1 front edge line position. 
Vsync pulse 1 will be asserted at the middle of this line.</p>
</td>
</tr>
<tr><td><p>[31:16]</p>
</td>
<td><p><a HREF="vpp_gfx_vop.htm#TG_VS1_BE">BE</a></p>
</td>
<td><p>0x238</p>
</td>
<td><p>Vsync pulse 1 back edge line position. 
Vsync pulse 1 will be de-asserted at the middle of this line. 
Vsync1 = (vCntr >=FE & hCntr >SIZEX/2) & (vCntr< =BE & hCntr< =SIZEX/2) 
Vertical blanking. 
VB0 parameter definietion</p>
</td>
</tr>
</table><p> 
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="vpp_gfx_vop.htm#TG_VB0">VPP_GFX_VOP_VOP_TG_VB0</a></p>
</td>
<td><p>32'h00000C84</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[15:0]</p>
</td>
<td><p><a HREF="vpp_gfx_vop.htm#TG_VB0_FE">FE</a></p>
</td>
<td><p>0x462</p>
</td>
<td><p>Vblank front edge line position 
The first line of the vertical blanking.</p>
</td>
</tr>
<tr><td><p>[31:16]</p>
</td>
<td><p><a HREF="vpp_gfx_vop.htm#TG_VB0_BE">BE</a></p>
</td>
<td><p>0x29</p>
</td>
<td><p>Vblank back edge line position 
the last line number of the vertical blanking 
The default value is used for 1080p case. 
Vblank0 = vCntr >=FE || vCntr< =BE</p>
</td>
</tr>
</table><p> 
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="vpp_gfx_vop.htm#TG_VB0_CR">VPP_GFX_VOP_VOP_TG_VB0_CR</a></p>
</td>
<td><p>32'h00000C88</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[15:0]</p>
</td>
<td><p><a HREF="vpp_gfx_vop.htm#TG_VB0_CR_FE">FE</a></p>
</td>
<td><p>0x462</p>
</td>
<td><p>Vblank front edge line position 
The first line of the vertical blanking.</p>
</td>
</tr>
<tr><td><p>[31:16]</p>
</td>
<td><p><a HREF="vpp_gfx_vop.htm#TG_VB0_CR_BE">BE</a></p>
</td>
<td><p>0x29</p>
</td>
<td><p>Vblank back edge line position 
the last line number of the vertical blanking 
The default value is used for 1080p case. 
Vblank0_CR = vCntr >=FE || vCntr< =BE</p>
</td>
</tr>
</table><p> 
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="vpp_gfx_vop.htm#TG_VB0_CR2">VPP_GFX_VOP_VOP_TG_VB0_CR2</a></p>
</td>
<td><p>32'h00000C8C</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[15:0]</p>
</td>
<td><p><a HREF="vpp_gfx_vop.htm#TG_VB0_CR2_FE">FE</a></p>
</td>
<td><p>0x462</p>
</td>
<td><p>Vblank front edge line position 
The first line of the vertical blanking. 
Note : to be programmed with different value only when cropping is required. Else to be programmed same as VB0 FE (above register)</p>
</td>
</tr>
<tr><td><p>[31:16]</p>
</td>
<td><p><a HREF="vpp_gfx_vop.htm#TG_VB0_CR2_BE">BE</a></p>
</td>
<td><p>0x29</p>
</td>
<td><p>Vblank back edge line position 
the last line number of the vertical blanking 
The default value is used for 1080p case. 
Note : to be programmed with different value only when cropping is required. Else to be programmed same as VB0 BE (above register) 
Vblank0 = vCntr >=FE || vCntr< =BE</p>
</td>
</tr>
</table><p> 
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="vpp_gfx_vop.htm#TG_VB1">VPP_GFX_VOP_VOP_TG_VB1</a></p>
</td>
<td><p>32'h00000C90</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[15:0]</p>
</td>
<td><p><a HREF="vpp_gfx_vop.htm#TG_VB1_FE">FE</a></p>
</td>
<td><p>0x231</p>
</td>
<td><p>Vblank front edge line postion 
The first line number of VB1.</p>
</td>
</tr>
<tr><td><p>[31:16]</p>
</td>
<td><p><a HREF="vpp_gfx_vop.htm#TG_VB1_BE">BE</a></p>
</td>
<td><p>0x247</p>
</td>
<td><p>Vblank back edge line postion 
the last line numer of VB1. 
VB1 = (vCntr >=FE & vCntr< =BE) 
SCAN mode</p>
</td>
</tr>
</table><p> 
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="vpp_gfx_vop.htm#TG_SCAN">VPP_GFX_VOP_VOP_TG_SCAN</a></p>
</td>
<td><p>32'h00000C94</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[0:0]</p>
</td>
<td><p><a HREF="vpp_gfx_vop.htm#TG_SCAN_MODE">MODE</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Frame done interrupt position</p>
</td>
</tr>
</table><p> 
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="vpp_gfx_vop.htm#TG_INTPOS">VPP_GFX_VOP_VOP_TG_INTPOS</a></p>
</td>
<td><p>32'h00000C98</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[15:0]</p>
</td>
<td><p><a HREF="vpp_gfx_vop.htm#TG_INTPOS_FRAME">FRAME</a></p>
</td>
<td><p>0x465</p>
</td>
<td><p>Frame interrupt status will be set at the end of this line. 
Program 0 to this register will disable frame interrupt.</p>
</td>
</tr>
<tr><td><p>[31:16]</p>
</td>
<td><p><a HREF="vpp_gfx_vop.htm#TG_INTPOS_FIELD">FIELD</a></p>
</td>
<td><p>0x233</p>
</td>
<td><p>Field interrupt status will be set at the end of this line. 
Program 0 to this register will disable field interrupt. 
MODE</p>
</td>
</tr>
</table><p> 
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="vpp_gfx_vop.htm#TG_MODE">VPP_GFX_VOP_VOP_TG_MODE</a></p>
</td>
<td><p>32'h00000C9C</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[0:0]</p>
</td>
<td><p><a HREF="vpp_gfx_vop.htm#TG_MODE_EN">EN</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>In master mode, TG drive the control signal. 
In slave mode, TG take the external hsync and vsync, it generate the internal sync and blank signal based on the programmed register and external hsync and vsync. 
HREF input for slave mode.</p>
</td>
</tr>
</table><p> 
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="vpp_gfx_vop.htm#TG_HVREF">VPP_GFX_VOP_VOP_TG_HVREF</a></p>
</td>
<td><p>32'h00000CA0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[0:0]</p>
</td>
<td><p><a HREF="vpp_gfx_vop.htm#TG_HVREF_SEL">SEL</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>In slave mode, tg will sync to the external tg generated HREF/VREF which could be HSYBC/VSYNC or HBLANK/VBLANK. Currently only HSYNC/VSYNC is supported. 
HSYNC and VSYNC have to be come in pair.</p>
</td>
</tr>
<tr><td><p>[1:1]</p>
</td>
<td><p><a HREF="vpp_gfx_vop.htm#TG_HVREF_POL">POL</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>0 : indicate the input HREF/VREF are negative pulses 
1: indicate the input HREF/VREFare positive pulses. 
HREF and VREF have to be the same polarity. 
End of TG register group</p>
</td>
</tr>
</table><p> 
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="vpp_gfx_vop.htm#CSC_C17O24_CFG0">VPP_GFX_VOP_GFX1_CSC_CFG0</a></p>
</td>
<td><p>32'h00001000</p>
</td>
<td><p>CSC registers in GFX1 path. 
End of VPP_GFX_VOP plane definition.</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[16:0]</p>
</td>
<td><p><a HREF="vpp_gfx_vop.htm#CSC_C17O24_CFG0_C0">C0</a></p>
</td>
<td><p>4096</p>
</td>
<td><p>Signed Magnitude Coefficient in s.4.12f format</p>
</td>
</tr>
</table><p> 
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="vpp_gfx_vop.htm#CSC_C17O24_CFG1">VPP_GFX_VOP_GFX1_CSC_CFG1</a></p>
</td>
<td><p>32'h00001004</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[16:0]</p>
</td>
<td><p><a HREF="vpp_gfx_vop.htm#CSC_C17O24_CFG1_C1">C1</a></p>
</td>
<td><p>0</p>
</td>
<td><p>Signed Magnitude Coefficient in s.4.12f format</p>
</td>
</tr>
</table><p> 
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="vpp_gfx_vop.htm#CSC_C17O24_CFG2">VPP_GFX_VOP_GFX1_CSC_CFG2</a></p>
</td>
<td><p>32'h00001008</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[16:0]</p>
</td>
<td><p><a HREF="vpp_gfx_vop.htm#CSC_C17O24_CFG2_C2">C2</a></p>
</td>
<td><p>0</p>
</td>
<td><p>Signed Magnitude Coefficient in s.4.12f format</p>
</td>
</tr>
</table><p> 
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="vpp_gfx_vop.htm#CSC_C17O24_CFG3">VPP_GFX_VOP_GFX1_CSC_CFG3</a></p>
</td>
<td><p>32'h0000100C</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[16:0]</p>
</td>
<td><p><a HREF="vpp_gfx_vop.htm#CSC_C17O24_CFG3_C3">C3</a></p>
</td>
<td><p>0</p>
</td>
<td><p>Signed Magnitude Coefficient in s.4.12f format</p>
</td>
</tr>
</table><p> 
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="vpp_gfx_vop.htm#CSC_C17O24_CFG4">VPP_GFX_VOP_GFX1_CSC_CFG4</a></p>
</td>
<td><p>32'h00001010</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[16:0]</p>
</td>
<td><p><a HREF="vpp_gfx_vop.htm#CSC_C17O24_CFG4_C4">C4</a></p>
</td>
<td><p>4096</p>
</td>
<td><p>Signed Magnitude Coefficient in s.4.12f format</p>
</td>
</tr>
</table><p> 
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="vpp_gfx_vop.htm#CSC_C17O24_CFG5">VPP_GFX_VOP_GFX1_CSC_CFG5</a></p>
</td>
<td><p>32'h00001014</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[16:0]</p>
</td>
<td><p><a HREF="vpp_gfx_vop.htm#CSC_C17O24_CFG5_C5">C5</a></p>
</td>
<td><p>0</p>
</td>
<td><p>Signed Magnitude Coefficient in s.4.12f format</p>
</td>
</tr>
</table><p> 
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="vpp_gfx_vop.htm#CSC_C17O24_CFG6">VPP_GFX_VOP_GFX1_CSC_CFG6</a></p>
</td>
<td><p>32'h00001018</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[16:0]</p>
</td>
<td><p><a HREF="vpp_gfx_vop.htm#CSC_C17O24_CFG6_C6">C6</a></p>
</td>
<td><p>0</p>
</td>
<td><p>Signed Magnitude Coefficient in s.4.12f format</p>
</td>
</tr>
</table><p> 
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="vpp_gfx_vop.htm#CSC_C17O24_CFG7">VPP_GFX_VOP_GFX1_CSC_CFG7</a></p>
</td>
<td><p>32'h0000101C</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[16:0]</p>
</td>
<td><p><a HREF="vpp_gfx_vop.htm#CSC_C17O24_CFG7_C7">C7</a></p>
</td>
<td><p>0</p>
</td>
<td><p>Signed Magnitude Coefficient in s.4.12f format</p>
</td>
</tr>
</table><p> 
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="vpp_gfx_vop.htm#CSC_C17O24_CFG8">VPP_GFX_VOP_GFX1_CSC_CFG8</a></p>
</td>
<td><p>32'h00001020</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[16:0]</p>
</td>
<td><p><a HREF="vpp_gfx_vop.htm#CSC_C17O24_CFG8_C8">C8</a></p>
</td>
<td><p>4096</p>
</td>
<td><p>Signed Magnitude Coefficient in s.4.12f format</p>
</td>
</tr>
</table><p> 
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="vpp_gfx_vop.htm#CSC_C17O24_CFG9">VPP_GFX_VOP_GFX1_CSC_CFG9</a></p>
</td>
<td><p>32'h00001024</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[23:0]</p>
</td>
<td><p><a HREF="vpp_gfx_vop.htm#CSC_C17O24_CFG9_OFF1">OFF1</a></p>
</td>
<td><p>0</p>
</td>
<td><p>Offset value for channel 1 in s.14.9f format 
Internally multiplied by 8 to make s.14.12f 
Range depends on the maximum of CSC input and output bitwidth.</p>
</td>
</tr>
</table><p> 
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="vpp_gfx_vop.htm#CSC_C17O24_CFG10">VPP_GFX_VOP_GFX1_CSC_CFG10</a></p>
</td>
<td><p>32'h00001028</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[23:0]</p>
</td>
<td><p><a HREF="vpp_gfx_vop.htm#CSC_C17O24_CFG10_OFF2">OFF2</a></p>
</td>
<td><p>0</p>
</td>
<td><p>Offset value for channel 2 in s.14.9f format 
Internally multiplied by 8 to make s.14.12f 
Range depends on the maximum of CSC input and output bitwidth.</p>
</td>
</tr>
</table><p> 
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="vpp_gfx_vop.htm#CSC_C17O24_CFG11">VPP_GFX_VOP_GFX1_CSC_CFG11</a></p>
</td>
<td><p>32'h0000102C</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[23:0]</p>
</td>
<td><p><a HREF="vpp_gfx_vop.htm#CSC_C17O24_CFG11_OFF3">OFF3</a></p>
</td>
<td><p>0</p>
</td>
<td><p>Offset value for channel 3 in s.14.9f format 
Internally multiplied by 8 to make s.14.12f 
Range depends on the maximum of CSC input and output bitwidth.</p>
</td>
</tr>
</table><p> 
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="vpp_gfx_vop.htm#CSC_C17O24_CFG12">VPP_GFX_VOP_GFX1_CSC_CFG12</a></p>
</td>
<td><p>32'h00001030</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[11:0]</p>
</td>
<td><p><a HREF="vpp_gfx_vop.htm#CSC_C17O24_CFG12_CL1MIN">CL1MIN</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Minimum threshold for input clamp for channel 1 
Range depends on the CSC input and output bits. 
Range 0 to Max(input bitwidth, output bitwidth)</p>
</td>
</tr>
<tr><td><p>[23:12]</p>
</td>
<td><p><a HREF="vpp_gfx_vop.htm#CSC_C17O24_CFG12_CL1MAX">CL1MAX</a></p>
</td>
<td><p>0x3FF</p>
</td>
<td><p>Maximum threshold for input clamp for channel 1 
Range depends on the CSC input and output bits. 
Range 0 to Max(input bitwidth, output bitwidth)</p>
</td>
</tr>
</table><p> 
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="vpp_gfx_vop.htm#CSC_C17O24_CFG13">VPP_GFX_VOP_GFX1_CSC_CFG13</a></p>
</td>
<td><p>32'h00001034</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[11:0]</p>
</td>
<td><p><a HREF="vpp_gfx_vop.htm#CSC_C17O24_CFG13_CL2MIN">CL2MIN</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Minimum threshold for input clamp for channel 2 
Range depends on the CSC input and output bits. 
Range 0 to Max(input bitwidth, output bitwidth)</p>
</td>
</tr>
<tr><td><p>[23:12]</p>
</td>
<td><p><a HREF="vpp_gfx_vop.htm#CSC_C17O24_CFG13_CL2MAX">CL2MAX</a></p>
</td>
<td><p>0x3FF</p>
</td>
<td><p>Maximum threshold for input clamp for channel 2 
Range depends on the CSC input and output bits. 
Range 0 to Max(input bitwidth, output bitwidth)</p>
</td>
</tr>
</table><p> 
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="vpp_gfx_vop.htm#CSC_C17O24_CFG14">VPP_GFX_VOP_GFX1_CSC_CFG14</a></p>
</td>
<td><p>32'h00001038</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[11:0]</p>
</td>
<td><p><a HREF="vpp_gfx_vop.htm#CSC_C17O24_CFG14_CL3MIN">CL3MIN</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Minimum threshold for input clamp for channel 3 
Range depends on the CSC input and output bits. 
Range 0 to Max(input bitwidth, output bitwidth)</p>
</td>
</tr>
<tr><td><p>[23:12]</p>
</td>
<td><p><a HREF="vpp_gfx_vop.htm#CSC_C17O24_CFG14_CL3MAX">CL3MAX</a></p>
</td>
<td><p>0x3FF</p>
</td>
<td><p>Maximum threshold for input clamp for channel 3 
Range depends on the CSC input and output bits. 
Range 0 to Max(input bitwidth, output bitwidth) 
End of CSC_C14O24 register group</p>
</td>
</tr>
</table><p> 
</p>
</body></html>