<html><head><meta content="text/html; charset=UTF-8" http-equiv="content-type"><style type="text/css">@import url('https://themes.googleusercontent.com/fonts/css?kit=9FHswfEaKKbE4_ZSS_UwXAvz6SG-GCWtq-JEtU0byyXGLiwxXHljDmmhmtYQHkYPukJRfo05sEra7SNiusWCxItvMSQvdKGkfDYWV9PGf9o');.lst-kix_mu2o9wmiog8f-8>li:before{content:"\0025a0  "}.lst-kix_ig4edgpg78s0-0>li:before{content:"\0025cf  "}.lst-kix_mu2o9wmiog8f-6>li:before{content:"\0025cf  "}.lst-kix_mu2o9wmiog8f-5>li:before{content:"\0025a0  "}.lst-kix_mu2o9wmiog8f-7>li:before{content:"\0025cb  "}ol.lst-kix_2z8de8ij1xqj-4.start{counter-reset:lst-ctn-kix_2z8de8ij1xqj-4 0}ul.lst-kix_mu2o9wmiog8f-1{list-style-type:none}.lst-kix_mu2o9wmiog8f-2>li:before{content:"\0025a0  "}ul.lst-kix_mu2o9wmiog8f-0{list-style-type:none}.lst-kix_mu2o9wmiog8f-1>li:before{content:"\0025cb  "}.lst-kix_mu2o9wmiog8f-3>li:before{content:"\0025cf  "}ul.lst-kix_mu2o9wmiog8f-3{list-style-type:none}ul.lst-kix_mu2o9wmiog8f-2{list-style-type:none}.lst-kix_mu2o9wmiog8f-0>li:before{content:"\0025cf  "}.lst-kix_mu2o9wmiog8f-4>li:before{content:"\0025cb  "}ul.lst-kix_mu2o9wmiog8f-8{list-style-type:none}ol.lst-kix_2z8de8ij1xqj-7.start{counter-reset:lst-ctn-kix_2z8de8ij1xqj-7 0}ul.lst-kix_mu2o9wmiog8f-5{list-style-type:none}ul.lst-kix_mu2o9wmiog8f-4{list-style-type:none}ul.lst-kix_mu2o9wmiog8f-7{list-style-type:none}ul.lst-kix_mu2o9wmiog8f-6{list-style-type:none}.lst-kix_2z8de8ij1xqj-7>li{counter-increment:lst-ctn-kix_2z8de8ij1xqj-7}ol.lst-kix_2z8de8ij1xqj-1.start{counter-reset:lst-ctn-kix_2z8de8ij1xqj-1 0}ol.lst-kix_2z8de8ij1xqj-1{list-style-type:none}ol.lst-kix_2z8de8ij1xqj-2{list-style-type:none}ol.lst-kix_2z8de8ij1xqj-0{list-style-type:none}.lst-kix_ongr6oocs8uv-2>li:before{content:"\0025a0  "}.lst-kix_ongr6oocs8uv-4>li:before{content:"\0025cb  "}.lst-kix_2f07esrzjpxy-0>li:before{content:"\0025cf  "}ol.lst-kix_2z8de8ij1xqj-5{list-style-type:none}ol.lst-kix_2z8de8ij1xqj-6{list-style-type:none}.lst-kix_2f07esrzjpxy-1>li:before{content:"\0025cb  "}ol.lst-kix_2z8de8ij1xqj-3{list-style-type:none}ol.lst-kix_2z8de8ij1xqj-4{list-style-type:none}.lst-kix_ongr6oocs8uv-1>li:before{content:"\0025cb  "}.lst-kix_ongr6oocs8uv-5>li:before{content:"\0025a0  "}ol.lst-kix_2z8de8ij1xqj-7{list-style-type:none}ol.lst-kix_2z8de8ij1xqj-8{list-style-type:none}.lst-kix_ongr6oocs8uv-0>li:before{content:"\0025cf  "}.lst-kix_ongr6oocs8uv-6>li:before{content:"\0025cf  "}.lst-kix_ongr6oocs8uv-8>li:before{content:"\0025a0  "}.lst-kix_2z8de8ij1xqj-1>li{counter-increment:lst-ctn-kix_2z8de8ij1xqj-1}.lst-kix_ongr6oocs8uv-7>li:before{content:"\0025cb  "}.lst-kix_2f07esrzjpxy-6>li:before{content:"\0025cf  "}ol.lst-kix_2z8de8ij1xqj-2.start{counter-reset:lst-ctn-kix_2z8de8ij1xqj-2 0}.lst-kix_2f07esrzjpxy-4>li:before{content:"\0025cb  "}.lst-kix_2f07esrzjpxy-5>li:before{content:"\0025a0  "}.lst-kix_2f07esrzjpxy-2>li:before{content:"\0025a0  "}.lst-kix_2z8de8ij1xqj-5>li{counter-increment:lst-ctn-kix_2z8de8ij1xqj-5}.lst-kix_2f07esrzjpxy-3>li:before{content:"\0025cf  "}.lst-kix_ongr6oocs8uv-3>li:before{content:"\0025cf  "}.lst-kix_2z8de8ij1xqj-8>li{counter-increment:lst-ctn-kix_2z8de8ij1xqj-8}ol.lst-kix_2z8de8ij1xqj-3.start{counter-reset:lst-ctn-kix_2z8de8ij1xqj-3 0}.lst-kix_2z8de8ij1xqj-3>li{counter-increment:lst-ctn-kix_2z8de8ij1xqj-3}ul.lst-kix_u0ci7icqik6h-3{list-style-type:none}ul.lst-kix_u0ci7icqik6h-2{list-style-type:none}ul.lst-kix_u0ci7icqik6h-1{list-style-type:none}ul.lst-kix_u0ci7icqik6h-0{list-style-type:none}ul.lst-kix_2zv1dlgqaia7-8{list-style-type:none}ul.lst-kix_2zv1dlgqaia7-6{list-style-type:none}ul.lst-kix_2zv1dlgqaia7-7{list-style-type:none}ul.lst-kix_2zv1dlgqaia7-4{list-style-type:none}ul.lst-kix_ongr6oocs8uv-3{list-style-type:none}ul.lst-kix_2zv1dlgqaia7-5{list-style-type:none}ul.lst-kix_ongr6oocs8uv-2{list-style-type:none}ul.lst-kix_2zv1dlgqaia7-2{list-style-type:none}ul.lst-kix_ongr6oocs8uv-1{list-style-type:none}ul.lst-kix_u0ci7icqik6h-8{list-style-type:none}ul.lst-kix_2zv1dlgqaia7-3{list-style-type:none}ul.lst-kix_ongr6oocs8uv-0{list-style-type:none}ul.lst-kix_u0ci7icqik6h-7{list-style-type:none}ul.lst-kix_2zv1dlgqaia7-0{list-style-type:none}ul.lst-kix_u0ci7icqik6h-6{list-style-type:none}.lst-kix_2z8de8ij1xqj-2>li{counter-increment:lst-ctn-kix_2z8de8ij1xqj-2}ul.lst-kix_2zv1dlgqaia7-1{list-style-type:none}ul.lst-kix_u0ci7icqik6h-5{list-style-type:none}.lst-kix_2zv1dlgqaia7-0>li:before{content:"\00274f  "}ul.lst-kix_u0ci7icqik6h-4{list-style-type:none}ul.lst-kix_p04bgyvwtrtv-0{list-style-type:none}.lst-kix_2zv1dlgqaia7-3>li:before{content:"\00274f  "}ul.lst-kix_p04bgyvwtrtv-1{list-style-type:none}ul.lst-kix_p04bgyvwtrtv-2{list-style-type:none}ul.lst-kix_p04bgyvwtrtv-3{list-style-type:none}ol.lst-kix_2z8de8ij1xqj-5.start{counter-reset:lst-ctn-kix_2z8de8ij1xqj-5 0}ul.lst-kix_p04bgyvwtrtv-4{list-style-type:none}.lst-kix_2zv1dlgqaia7-1>li:before{content:"\00274f  "}.lst-kix_2zv1dlgqaia7-5>li:before{content:"\00274f  "}ul.lst-kix_p04bgyvwtrtv-5{list-style-type:none}ul.lst-kix_p04bgyvwtrtv-6{list-style-type:none}.lst-kix_2zv1dlgqaia7-2>li:before{content:"\00274f  "}.lst-kix_2zv1dlgqaia7-6>li:before{content:"\00274f  "}ul.lst-kix_p04bgyvwtrtv-7{list-style-type:none}ul.lst-kix_p04bgyvwtrtv-8{list-style-type:none}.lst-kix_2f07esrzjpxy-7>li:before{content:"\0025cb  "}.lst-kix_2zv1dlgqaia7-4>li:before{content:"\00274f  "}.lst-kix_2z8de8ij1xqj-4>li{counter-increment:lst-ctn-kix_2z8de8ij1xqj-4}.lst-kix_2z8de8ij1xqj-8>li:before{content:"" counter(lst-ctn-kix_2z8de8ij1xqj-8,lower-roman) ". "}.lst-kix_2f07esrzjpxy-8>li:before{content:"\0025a0  "}ol.lst-kix_2z8de8ij1xqj-8.start{counter-reset:lst-ctn-kix_2z8de8ij1xqj-8 0}.lst-kix_2zv1dlgqaia7-7>li:before{content:"\00274f  "}.lst-kix_2zv1dlgqaia7-8>li:before{content:"\00274f  "}.lst-kix_p04bgyvwtrtv-1>li:before{content:"\0025cb  "}.lst-kix_rchjunqhzk3j-8>li:before{content:"\0025a0  "}.lst-kix_rchjunqhzk3j-7>li:before{content:"\0025cb  "}ol.lst-kix_2z8de8ij1xqj-6.start{counter-reset:lst-ctn-kix_2z8de8ij1xqj-6 0}.lst-kix_p04bgyvwtrtv-2>li:before{content:"\0025a0  "}.lst-kix_p04bgyvwtrtv-5>li:before{content:"\0025a0  "}.lst-kix_rchjunqhzk3j-4>li:before{content:"\0025cb  "}.lst-kix_rchjunqhzk3j-3>li:before{content:"\0025cf  "}.lst-kix_p04bgyvwtrtv-3>li:before{content:"\0025cf  "}.lst-kix_rchjunqhzk3j-2>li:before{content:"\0025a0  "}ul.lst-kix_rchjunqhzk3j-7{list-style-type:none}ul.lst-kix_rchjunqhzk3j-6{list-style-type:none}.lst-kix_p04bgyvwtrtv-4>li:before{content:"\0025cb  "}.lst-kix_2z8de8ij1xqj-6>li{counter-increment:lst-ctn-kix_2z8de8ij1xqj-6}ul.lst-kix_rchjunqhzk3j-8{list-style-type:none}.lst-kix_u0ci7icqik6h-2>li:before{content:"\0025a0  "}.lst-kix_rchjunqhzk3j-0>li:before{content:"\0025cf  "}ul.lst-kix_rchjunqhzk3j-3{list-style-type:none}.lst-kix_2z8de8ij1xqj-7>li:before{content:"" counter(lst-ctn-kix_2z8de8ij1xqj-7,lower-latin) ". "}ul.lst-kix_rchjunqhzk3j-2{list-style-type:none}.lst-kix_u0ci7icqik6h-1>li:before{content:"\0025cb  "}.lst-kix_u0ci7icqik6h-3>li:before{content:"\0025cf  "}.lst-kix_rchjunqhzk3j-1>li:before{content:"\0025cb  "}ul.lst-kix_rchjunqhzk3j-5{list-style-type:none}.lst-kix_2z8de8ij1xqj-6>li:before{content:"" counter(lst-ctn-kix_2z8de8ij1xqj-6,decimal) ". "}ul.lst-kix_rchjunqhzk3j-4{list-style-type:none}.lst-kix_u0ci7icqik6h-0>li:before{content:"\0025cf  "}.lst-kix_u0ci7icqik6h-4>li:before{content:"\0025cb  "}.lst-kix_2z8de8ij1xqj-5>li:before{content:"" counter(lst-ctn-kix_2z8de8ij1xqj-5,lower-roman) ". "}ul.lst-kix_rchjunqhzk3j-1{list-style-type:none}ul.lst-kix_rchjunqhzk3j-0{list-style-type:none}.lst-kix_2z8de8ij1xqj-3>li:before{content:"" counter(lst-ctn-kix_2z8de8ij1xqj-3,decimal) ". "}.lst-kix_2z8de8ij1xqj-2>li:before{content:"" counter(lst-ctn-kix_2z8de8ij1xqj-2,lower-roman) ". "}.lst-kix_2z8de8ij1xqj-4>li:before{content:"" counter(lst-ctn-kix_2z8de8ij1xqj-4,lower-latin) ". "}.lst-kix_p04bgyvwtrtv-0>li:before{content:"\0025cf  "}.lst-kix_2z8de8ij1xqj-0>li:before{content:"" counter(lst-ctn-kix_2z8de8ij1xqj-0,decimal) ". "}ul.lst-kix_ongr6oocs8uv-8{list-style-type:none}.lst-kix_u0ci7icqik6h-8>li:before{content:"\0025a0  "}ul.lst-kix_ig4edgpg78s0-0{list-style-type:none}.lst-kix_2z8de8ij1xqj-1>li:before{content:"" counter(lst-ctn-kix_2z8de8ij1xqj-1,lower-latin) ". "}ul.lst-kix_ongr6oocs8uv-7{list-style-type:none}ul.lst-kix_ig4edgpg78s0-1{list-style-type:none}ul.lst-kix_ongr6oocs8uv-6{list-style-type:none}ul.lst-kix_2f07esrzjpxy-0{list-style-type:none}ul.lst-kix_ongr6oocs8uv-5{list-style-type:none}ul.lst-kix_ongr6oocs8uv-4{list-style-type:none}.lst-kix_u0ci7icqik6h-6>li:before{content:"\0025cf  "}ul.lst-kix_ig4edgpg78s0-4{list-style-type:none}.lst-kix_ig4edgpg78s0-8>li:before{content:"\0025a0  "}ul.lst-kix_2f07esrzjpxy-2{list-style-type:none}ul.lst-kix_ig4edgpg78s0-5{list-style-type:none}ul.lst-kix_2f07esrzjpxy-1{list-style-type:none}.lst-kix_u0ci7icqik6h-5>li:before{content:"\0025a0  "}.lst-kix_u0ci7icqik6h-7>li:before{content:"\0025cb  "}ul.lst-kix_ig4edgpg78s0-2{list-style-type:none}.lst-kix_ig4edgpg78s0-7>li:before{content:"\0025cb  "}ul.lst-kix_2f07esrzjpxy-4{list-style-type:none}ul.lst-kix_ig4edgpg78s0-3{list-style-type:none}ul.lst-kix_2f07esrzjpxy-3{list-style-type:none}.lst-kix_ig4edgpg78s0-6>li:before{content:"\0025cf  "}ul.lst-kix_ig4edgpg78s0-8{list-style-type:none}ul.lst-kix_2f07esrzjpxy-6{list-style-type:none}ul.lst-kix_2f07esrzjpxy-5{list-style-type:none}ul.lst-kix_ig4edgpg78s0-6{list-style-type:none}ul.lst-kix_2f07esrzjpxy-8{list-style-type:none}ul.lst-kix_ig4edgpg78s0-7{list-style-type:none}ul.lst-kix_2f07esrzjpxy-7{list-style-type:none}ol.lst-kix_2z8de8ij1xqj-0.start{counter-reset:lst-ctn-kix_2z8de8ij1xqj-0 0}.lst-kix_ig4edgpg78s0-4>li:before{content:"\0025cb  "}.lst-kix_ig4edgpg78s0-3>li:before{content:"\0025cf  "}.lst-kix_ig4edgpg78s0-5>li:before{content:"\0025a0  "}.lst-kix_p04bgyvwtrtv-6>li:before{content:"\0025cf  "}.lst-kix_2z8de8ij1xqj-0>li{counter-increment:lst-ctn-kix_2z8de8ij1xqj-0}.lst-kix_ig4edgpg78s0-1>li:before{content:"\0025cb  "}.lst-kix_rchjunqhzk3j-5>li:before{content:"\0025a0  "}.lst-kix_ig4edgpg78s0-2>li:before{content:"\0025a0  "}.lst-kix_p04bgyvwtrtv-7>li:before{content:"\0025cb  "}.lst-kix_rchjunqhzk3j-6>li:before{content:"\0025cf  "}.lst-kix_p04bgyvwtrtv-8>li:before{content:"\0025a0  "}ol{margin:0;padding:0}table td,table th{padding:0}.c15{border-right-style:solid;padding:5pt 5pt 5pt 5pt;border-bottom-color:#000000;border-top-width:1pt;border-right-width:1pt;border-left-color:#000000;vertical-align:top;border-right-color:#000000;border-left-width:1pt;border-top-style:solid;border-left-style:solid;border-bottom-width:1pt;width:512.2pt;border-top-color:#000000;border-bottom-style:solid}.c21{border-right-style:solid;padding:5pt 5pt 5pt 5pt;border-bottom-color:#000000;border-top-width:1pt;border-right-width:1pt;border-left-color:#000000;vertical-align:top;border-right-color:#000000;border-left-width:1pt;border-top-style:solid;border-left-style:solid;border-bottom-width:1pt;width:75.8pt;border-top-color:#000000;border-bottom-style:solid}.c1{color:#a61c00;font-weight:400;text-decoration:none;vertical-align:baseline;font-size:20pt;font-family:"Leckerli One";font-style:normal}.c12{color:#20124d;font-weight:400;text-decoration:none;vertical-align:baseline;font-size:18pt;font-family:"Acme";font-style:normal}.c19{color:#ff0000;font-weight:700;text-decoration:underline;vertical-align:baseline;font-size:30pt;font-family:"Righteous";font-style:normal}.c2{color:#000000;font-weight:400;text-decoration:none;vertical-align:baseline;font-size:18pt;font-family:"Acme";font-style:normal}.c4{color:#134f5c;font-weight:700;text-decoration:none;vertical-align:baseline;font-size:24pt;font-family:"Berkshire Swash";font-style:normal}.c0{color:#0000ff;font-weight:400;text-decoration:none;vertical-align:baseline;font-size:22pt;font-family:"Bree Serif";font-style:italic}.c5{padding-top:0pt;padding-bottom:0pt;line-height:1.0;orphans:2;widows:2;text-align:left}.c3{padding-top:20pt;padding-bottom:6pt;line-height:1.0;page-break-after:avoid;text-align:left}.c14{padding-top:16pt;padding-bottom:4pt;line-height:1.0;page-break-after:avoid;text-align:left}.c16{padding-top:20pt;padding-bottom:6pt;line-height:1.0;page-break-after:avoid;text-align:center}.c6{padding-top:18pt;padding-bottom:6pt;line-height:1.0;page-break-after:avoid;text-align:left}.c22{border-spacing:0;border-collapse:collapse;margin-right:auto}.c23{background-color:#f9ffb4;max-width:576pt;padding:36pt 18pt 36pt 18pt}.c9{color:#20124d;text-decoration:underline}.c17{margin-left:72pt;padding-left:0pt}.c7{margin-left:36pt;padding-left:0pt}.c8{padding:0;margin:0}.c18{color:#351c75}.c20{text-decoration:underline}.c10{height:18pt}.c13{color:#20124d}.c11{height:0pt}.title{padding-top:20pt;color:#ff0000;font-weight:700;text-decoration:underline;font-size:30pt;padding-bottom:6pt;font-family:"Righteous";line-height:1.0;page-break-after:avoid;orphans:2;widows:2;text-align:left}.subtitle{padding-top:0pt;color:#666666;font-size:15pt;padding-bottom:16pt;font-family:"Arial";line-height:1.0;page-break-after:avoid;orphans:2;widows:2;text-align:left}li{color:#000000;font-size:18pt;font-family:"Acme"}p{margin:0;color:#000000;font-size:18pt;font-family:"Acme"}h1{padding-top:20pt;color:#134f5c;font-weight:700;font-size:24pt;padding-bottom:6pt;font-family:"Berkshire Swash";line-height:1.0;page-break-after:avoid;orphans:2;widows:2;text-align:left}h2{padding-top:18pt;color:#0000ff;font-size:22pt;padding-bottom:6pt;font-family:"Bree Serif";line-height:1.0;page-break-after:avoid;font-style:italic;orphans:2;widows:2;text-align:left}h3{padding-top:16pt;color:#a61c00;font-size:20pt;padding-bottom:4pt;font-family:"Leckerli One";line-height:1.0;page-break-after:avoid;orphans:2;widows:2;text-align:left}h4{padding-top:14pt;color:#666666;font-size:12pt;padding-bottom:4pt;font-family:"Acme";line-height:1.0;page-break-after:avoid;orphans:2;widows:2;text-align:left}h5{padding-top:12pt;color:#666666;font-size:11pt;padding-bottom:4pt;font-family:"Acme";line-height:1.0;page-break-after:avoid;orphans:2;widows:2;text-align:left}h6{padding-top:12pt;color:#666666;font-size:11pt;padding-bottom:4pt;font-family:"Acme";line-height:1.0;page-break-after:avoid;font-style:italic;orphans:2;widows:2;text-align:left}</style></head><body class="c23"><p class="c5 c10"><span class="c2"></span></p><a id="t.62c4470ce9e051fce4c7a7119c0f7d7c4e8ea5e3"></a><a id="t.0"></a><table class="c22"><tbody><tr class="c11"><td class="c21" colspan="1" rowspan="1"><p class="c5"><span class="c2">UNIT 5</span></p></td><td class="c15" colspan="1" rowspan="1"><p class="c5"><span class="c2">8255 Programmable peripheral interface, </span></p><p class="c5"><span class="c2">Interfacing keyboard and seven segment display, </span></p><p class="c5"><span class="c2">8254 (8253) programmable interval timer, </span></p><p class="c5"><span class="c2">8259A programmable interrupt controller, </span></p><p class="c5"><span class="c2">Direct Memory Access and 8237 DMA controller. </span></p><p class="c5"><span class="c2">Introduction to 8086 microprocessor: Architecture of 8086 (Pin diagram, Functional block diagram, Register organization). </span></p></td></tr></tbody></table><p class="c16 title" id="h.smkh53wltpmn"><span class="c19">UNIT 5</span></p><h1 class="c3" id="h.all1gsmiq8oo"><span class="c4">8255A Programmable Peripheral Interface</span></h1><p class="c5"><span class="c2">Programmable interface peripheral interface used for parallel data transfer</span></p><p class="c5"><span class="c2">Flexible , versatile , economical , complex</span></p><p class="c5"><span class="c2">Has 24 io pin </span></p><p class="c5"><span class="c2">3 8 bit portABC</span></p><p class="c5 c10"><span class="c2"></span></p><h3 class="c14" id="h.53rdc52iq2x7"><span class="c1">2 MODES</span></h3><ul class="c8 lst-kix_rchjunqhzk3j-0 start"><li class="c5 c7"><span class="c2">BSR Mode - set reset port c bits</span></li><li class="c5 c7"><span class="c2">IO Mode</span></li></ul><ul class="c8 lst-kix_rchjunqhzk3j-1 start"><li class="c5 c17"><span class="c2">Mode 0 - simple io port</span></li><li class="c5 c17"><span class="c2">Mode 1 - handshake mode , A-B uses bits of port c - status check,interrupt</span></li><li class="c5 c17"><span class="c2">Mode 2 - A in bi-dir data transfer with C port bits , B in Mode 0/1</span></li></ul><p class="c5 c10"><span class="c2"></span></p><h3 class="c14" id="h.pye3ixexw9f8"><span class="c1">DATA BUS CONTROL BUFFER</span></h3><p class="c5"><span class="c2">Tri State bidirectional buffer to interface 8255 to data bus</span></p><p class="c5 c10"><span class="c2"></span></p><h3 class="c14" id="h.7i95nsthkc1d"><span class="c1">READ WRITE CONTROL LOGIC</span></h3><p class="c5"><span class="c2">Accept control bus signal , input from data bus,issue command to control block ,issue signal</span></p><ul class="c8 lst-kix_2f07esrzjpxy-0 start"><li class="c5 c7"><img src="images/image00.png"></li><li class="c5 c7"><img src="images/image01.png"></li><li class="c5 c7"><span class="c2">RESET - clear control reg,set port to input mode</span></li><li class="c5 c7"><img src="images/image02.png"><span class="c2">(to decoded address),A0,A1(connected to MPU addr line)</span></li></ul><p class="c5 c10"><span class="c2"></span></p><h3 class="c14" id="h.odf71ndge5jf"><span class="c1">CONTROL WORD</span></h3><p class="c5"><span class="c2">Content of control register is ka control word - specify IO func for each port</span></p><p class="c5 c10"><span class="c2"></span></p><h3 class="c14" id="h.by6r6yob8e9u"><span class="c1">GRP A GRP B CONTROL</span></h3><p class="c5"><span class="c2">Receive control word from cpu through data bus </span></p><p class="c5"><span class="c2">Grp A - port A &amp; PC7-PC4 , Grp B - Port B &amp; PC3-PC0</span></p><p class="c5 c10"><span class="c2"></span></p><p class="c5"><span>&nbsp;</span><span style="overflow: hidden; display: inline-block; margin: 0.00px 0.00px; border: 0.00px solid #000000; transform: rotate(0.00rad) translateZ(0px); -webkit-transform: rotate(0.00rad) translateZ(0px); width: 649.78px; height: 791.47px;"><img alt="" src="images/image13.jpg" style="width: 649.78px; height: 791.47px; margin-left: 0.00px; margin-top: 0.00px; transform: rotate(0.00rad) translateZ(0px); -webkit-transform: rotate(0.00rad) translateZ(0px);" title=""></span></p><p class="c5"><span class="c2">---------------------------------------------------------</span></p><h1 class="c3" id="h.h9h4xh4meb3e"><span class="c4">Interfacing Input Devices</span></h1><h2 class="c6" id="h.3plhcqgz2fol"><span class="c0">DIP SWITCHES</span></h2><p class="c5"><span style="overflow: hidden; display: inline-block; margin: 0.00px 0.00px; border: 0.00px solid #000000; transform: rotate(0.00rad) translateZ(0px); -webkit-transform: rotate(0.00rad) translateZ(0px); width: 635.50px; height: 398.33px;"><img alt="" src="images/image17.jpg" style="width: 635.50px; height: 398.33px; margin-left: 0.00px; margin-top: 0.00px; transform: rotate(0.00rad) translateZ(0px); -webkit-transform: rotate(0.00rad) translateZ(0px);" title=""></span></p><p class="c5"><span class="c2">A4 A3 DONT CARE</span></p><p class="c5 c10"><span class="c2"></span></p><h2 class="c6" id="h.ybe62iw7lr95"><span class="c0">7 SEGMENT LED</span></h2><p class="c5"><span style="overflow: hidden; display: inline-block; margin: 0.00px 0.00px; border: 0.00px solid #000000; transform: rotate(0.00rad) translateZ(0px); -webkit-transform: rotate(0.00rad) translateZ(0px); width: 659.50px; height: 495.66px;"><img alt="" src="images/image15.jpg" style="width: 659.50px; height: 495.66px; margin-left: 0.00px; margin-top: 0.00px; transform: rotate(0.00rad) translateZ(0px); -webkit-transform: rotate(0.00rad) translateZ(0px);" title=""></span></p><p class="c5"><span style="overflow: hidden; display: inline-block; margin: 0.00px 0.00px; border: 0.00px solid #000000; transform: rotate(0.00rad) translateZ(0px); -webkit-transform: rotate(0.00rad) translateZ(0px); width: 688.28px; height: 471.50px;"><img alt="" src="images/image16.jpg" style="width: 688.28px; height: 471.50px; margin-left: 0.00px; margin-top: 0.00px; transform: rotate(0.00rad) translateZ(0px); -webkit-transform: rotate(0.00rad) translateZ(0px);" title=""></span></p><p class="c5 c10"><span class="c2"></span></p><h1 class="c3" id="h.dnc1ql8t6cid"><span class="c4">8254 Programmable Interval Timer</span></h1><p class="c5"><span class="c2">Generate accurate time delay - real time clock,event counter,second wave gen</span></p><p class="c5"><span class="c2">3 identical 16bit counters</span></p><p class="c5"><span class="c2">Pin compatible,higher clock freq as compared to 8253</span></p><p class="c5 c10"><span class="c2"></span></p><h3 class="c14" id="h.5kqbrcljofhd"><span class="c1">DATA BUS BUFFER</span></h3><p class="c5"><span class="c2">Tristate bidirectional buffer to interface 8254 to data bus</span></p><p class="c5 c10"><span class="c2"></span></p><h3 class="c14" id="h.vkruea9jchah"><span class="c1">CONTROL LOGIC</span></h3><ul class="c8 lst-kix_mu2o9wmiog8f-0 start"><li class="c5 c7"><img src="images/image00.png"><span class="c2">&nbsp;connected to !IOR !MEMR</span></li><li class="c5 c7"><img src="images/image01.png"><span>. &nbsp; </span><img src="images/image03.png"><span>&nbsp;</span><img src="images/image04.png"></li><li class="c5 c7"><span class="c2">RESET</span></li><li class="c5 c7"><img src="images/image02.png"><span class="c2">(to decoded address),A0,A1(to MPU addr line)</span></li></ul><p class="c5 c10"><span class="c2"></span></p><h3 class="c14" id="h.sx513ep1gnbz"><span class="c1">CONTROL WORD REGISTER</span></h3><p class="c5"><span class="c2">Accessed when A0,A1 is 1</span></p><p class="c5"><span class="c2">Used to write command word which specify counter , mode , RW operation</span></p><p class="c5 c10"><span class="c2"></span></p><h3 class="c14" id="h.idm7gld5rr8a"><span class="c1">MODE </span></h3><p class="c5"><span class="c2">6 modes </span></p><p class="c5 c10"><span class="c2"></span></p><p class="c5"><span style="overflow: hidden; display: inline-block; margin: 0.00px 0.00px; border: 0.00px solid #000000; transform: rotate(0.00rad) translateZ(0px); -webkit-transform: rotate(0.00rad) translateZ(0px); width: 607.50px; height: 722.22px;"><img alt="" src="images/image12.jpg" style="width: 607.50px; height: 722.22px; margin-left: 0.00px; margin-top: 0.00px; transform: rotate(0.00rad) translateZ(0px); -webkit-transform: rotate(0.00rad) translateZ(0px);" title=""></span></p><p class="c5"><span class="c2">-------------------------------------------------------------------</span></p><h1 class="c3" id="h.qjfd0scmi92r"><span class="c4">8259A Programmable Interrupt Controller</span></h1><h3 class="c14" id="h.1zznsqomektf"><span class="c1">&nbsp;It can-</span></h3><ul class="c8 lst-kix_u0ci7icqik6h-0 start"><li class="c5 c7"><span class="c2">Manage 8 interrupts</span></li><li class="c5 c7"><span class="c2">Mask each interrupt</span></li><li class="c5 c7"><span class="c2">Read status of interrupts</span></li></ul><p class="c5 c10"><span class="c2"></span></p><h3 class="c14" id="h.wa7kvetia7s1"><span class="c1">READ WRITE LOGIC</span></h3><p class="c5"><span class="c2">A0=0 write command or read status</span></p><p class="c5 c10"><span class="c2"></span></p><h3 class="c14" id="h.emxclvvce15n"><span class="c1">CONTROL LOGIC</span></h3><p class="c5"><span class="c2">INT - interrupt 1 when valid signal is asserted</span></p><p class="c5"><img src="images/image05.png"><span class="c2">&nbsp;interrupt acknowledge ment signal</span></p><p class="c5 c10"><span class="c2"></span></p><h3 class="c14" id="h.2x3rcfvjmhwp"><span class="c1">INTERRUPT REGISTER AND PRIORITY RESOLVER</span></h3><p class="c5"><span class="c2">IRR interrupt req reg has 8 input line IR0-IR7 for interrupt</span></p><p class="c5"><span class="c2">ISR interrupt service register stores levels that are being serviced</span></p><p class="c5"><span class="c2">IMR interrupt mask reg store masking bit of intr line to be masked</span></p><p class="c5"><span class="c2">PR priority resolver examines 3 reg and decide whether INT to be sent to MPU</span></p><p class="c5 c10"><span class="c2"></span></p><h3 class="c14" id="h.an4qa05wpe4f"><span class="c1">CASCADE BUFFER/COMPARATOR</span></h3><p class="c5"><span class="c2">Expand number of intr level by cascading 2 or more 8259</span></p><p class="c5"><span style="overflow: hidden; display: inline-block; margin: 0.00px 0.00px; border: 0.00px solid #000000; transform: rotate(0.00rad) translateZ(0px); -webkit-transform: rotate(0.00rad) translateZ(0px); width: 646.50px; height: 707.21px;"><img alt="" src="images/image10.jpg" style="width: 646.50px; height: 707.21px; margin-left: 0.00px; margin-top: 0.00px; transform: rotate(0.00rad) translateZ(0px); -webkit-transform: rotate(0.00rad) translateZ(0px);" title=""></span></p><h1 class="c3" id="h.d4ecp9opowdq"><span class="c4">DMA - Direct Memory Access</span></h1><p class="c5"><span class="c2">IO technique used for high speed data transfer</span></p><p class="c5"><span class="c2">MPU releases the control of the control device called DMA controller</span></p><p class="c5"><span class="c2">MPU communicates using CS,buses,control signals</span></p><p class="c5"><span class="c2">DMA Controller 8237</span></p><p class="c5"><span class="c2">40 pin package</span></p><h3 class="c14" id="h.x2lct0mem6x"><span class="c1">Plays two roles </span></h3><p class="c5"><span class="c2">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;IO to m (slave mode)</span></p><p class="c5"><span class="c2">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;Data transfer processor to peripherals(master mode)</span></p><p class="c5 c10"><span class="c2"></span></p><h2 class="c6" id="h.em57sbbdqdlh"><span class="c0">DMA CHANNELS AND INTERFACING</span></h2><p class="c5"><span class="c2">4 channels - CH0-CH3</span></p><p class="c5"><span class="c2">A7-A4 = CS , A3-A0 = Reg select</span></p><p class="c5 c10"><span class="c2"></span></p><h2 class="c6" id="h.pbr0m8wlyu1p"><span class="c0">DMA SIGNALS</span></h2><ol class="c8 lst-kix_2z8de8ij1xqj-0 start" start="1"><li class="c5 c7"><span class="c2">DMA Request DREQ0-3</span></li><li class="c5 c7"><span class="c2">DMA Acknowledge DACK0-3</span></li><li class="c5 c7"><span class="c2">Addr enable , strobe AEN,ADSTB</span></li><li class="c5 c7"><span>Memory rw </span><img src="images/image03.png"><span>, </span><img src="images/image04.png"></li><li class="c5 c7"><span class="c2">A7-A0 Addr</span></li><li class="c5 c7"><span class="c2">HLDA,HRQ</span></li></ol><p class="c5 c10"><span class="c2"></span></p><h2 class="c6" id="h.ovuc4o1oqi7e"><span class="c0">SYSTEM INTERFACING</span></h2><p class="c5"><span>8 data lines , 4 control signals(</span><img src="images/image06.png"><span>&nbsp;</span><img src="images/image07.png"><span>&nbsp;</span><img src="images/image03.png"><span>, </span><img src="images/image04.png"><span class="c2">) , 8 Addr line</span></p><p class="c5"><span style="overflow: hidden; display: inline-block; margin: 0.00px 0.00px; border: 0.00px solid #000000; transform: rotate(0.00rad) translateZ(0px); -webkit-transform: rotate(0.00rad) translateZ(0px); width: 649.50px; height: 863.73px;"><img alt="" src="images/image11.jpg" style="width: 649.50px; height: 863.73px; margin-left: 0.00px; margin-top: 0.00px; transform: rotate(0.00rad) translateZ(0px); -webkit-transform: rotate(0.00rad) translateZ(0px);" title=""></span></p><p class="c5"><span class="c2">===================================</span></p><p class="c5 c10"><span class="c2"></span></p><p class="c5 c10"><span class="c2"></span></p><ul class="c8 lst-kix_2zv1dlgqaia7-0 start"><li class="c3 c7"><h1 id="h.evevh0le3sgo" style="display:inline"><span class="c4">8086</span></h1></li></ul><p class="c5 c10"><span class="c2"></span></p><h2 class="c6" id="h.fqyqnhfnykxx"><span class="c0">INTRODUCTION</span></h2><ul class="c8 lst-kix_p04bgyvwtrtv-0 start"><li class="c5 c7"><span class="c2">16 bit m - designed to work with 16 bit binary word</span></li><li class="c5 c7"><span class="c2">16 bit data bus</span></li><li class="c5 c7"><span class="c2">20 bit address pin - can addr 2^20 locations</span></li><li class="c5 c7"><span class="c2">16 bit word stored in 2 consecutive location with 1st byte in even addr and 8086 can read whole at once</span></li></ul><p class="c5 c10"><span class="c2"></span></p><h2 class="c6" id="h.75wa819fzjhz"><span class="c0">ARCHITECTURE </span></h2><p class="c5"><span class="c2">Divided into </span></p><h3 class="c14" id="h.24pv3c598loa"><span class="c1">BUI bus interface unit</span></h3><p class="c5"><span class="c2">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;Sends address,fetch ins,reads data,write data</span></p><p class="c5"><span class="c2">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;All transfer of data and addr</span></p><h3 class="c14" id="h.uw0yjvyqm8k8"><span class="c1">EU execution unit</span></h3><p class="c5"><span class="c2">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;Tells BUI when to fetch data ins</span></p><p class="c5"><span class="c2">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;Decodes ins , execute them</span></p><p class="c5 c10"><span class="c2"></span></p><h2 class="c6" id="h.36ovtgh3iwz"><span class="c0">EU</span></h2><h3 class="c14" id="h.m2s18fuqzu39"><span class="c1">CONTROL CIRCUITRY</span></h3><p class="c5"><span class="c2">directs internal operation</span></p><h3 class="c14" id="h.8mxa5zwejt80"><span class="c1">INS DECODER</span></h3><p class="c5"><span class="c2">translate ins to series of action</span></p><h3 class="c14" id="h.54m8dmtwsjs"><span class="c1">ALU </span></h3><p class="c5"><span class="c2">16 bit all arithmetic logical operations</span></p><h3 class="c14" id="h.78r8o0f9gaf0"><span class="c1">FLAG REGISTER</span></h3><p class="c5"><span class="c2">&nbsp;A 16-bit flag register is used in 8086. </span></p><p class="c5 c10"><span class="c2"></span></p><p class="c5"><span class="c2">It is divided into two parts :</span></p><p class="c5"><span class="c12">(a) Condition code or status flags </span></p><p class="c5"><span class="c12">(b) Machine control flags </span></p><p class="c5 c10"><span class="c12"></span></p><p class="c5"><span>The </span><span class="c13">condition code flag register</span><span class="c2">&nbsp;is the lower byte of the 16-bit flag register. The condition code flag register is identical to 8085 flag register, with an additional overflow flag.</span></p><p class="c5"><span>&nbsp;The </span><span class="c13">control flag register</span><span class="c2">&nbsp;is the higher byte of the flag register. It contains three flags namely:</span></p><p class="c5"><span class="c2">&nbsp;direction flag(D)</span></p><p class="c5"><span class="c2">&nbsp;interrupt flag (I) and </span></p><p class="c5"><span class="c2">trap flag (T).</span></p><p class="c5 c10"><span class="c2"></span></p><p class="c5"><span class="c2">&nbsp;The complete bit configuration of 8086 is shown in the figure. &nbsp;</span></p><p class="c5"><span style="overflow: hidden; display: inline-block; margin: 0.00px 0.00px; border: 0.00px solid #000000; transform: rotate(0.00rad) translateZ(0px); -webkit-transform: rotate(0.00rad) translateZ(0px); width: 713.01px; height: 301.50px;"><img alt="" src="images/image08.png" style="width: 713.01px; height: 301.50px; margin-left: 0.00px; margin-top: 0.00px; transform: rotate(0.00rad) translateZ(0px); -webkit-transform: rotate(0.00rad) translateZ(0px);" title=""></span></p><h3 class="c14" id="h.ovk4la3pezxy"><span class="c1">GENERAL PURPOSE REGISTERS</span></h3><p class="c5"><span class="c13">8 register</span><span class="c2">&nbsp;- AH,AL,BH,BL,CH,CL,DH,DL</span></p><p class="c5"><span class="c13">Temp storage 8 bit data</span><span class="c2">&nbsp;- faster access for EU</span></p><p class="c5"><span class="c13">AX-accumulator </span><span>- </span><span class="c2">Accumulator register consists of two 8-bit registers AL </span></p><p class="c5"><span class="c2">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; and AH, which can be combined together and used as a 16-</span></p><p class="c5"><span class="c2">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; bit register AX. AL in this case contains the low-order byte </span></p><p class="c5"><span class="c2">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; of the word, and AH contains the high-order byte. </span></p><p class="c5"><span class="c2">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;Accumulator can be used for I/O operations and string </span></p><p class="c5"><span>&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;manipulation.</span></p><p class="c5 c10"><span class="c2"></span></p><p class="c5"><span class="c2">Pair to store 16bit data</span></p><h2 class="c6" id="h.6oarmgsvaasv"><span class="c0">BUI</span></h2><h3 class="c14" id="h.l1v3gsxs1vg2"><span class="c1">THE QUEUE</span></h3><ul class="c8 lst-kix_ig4edgpg78s0-0 start"><li class="c5 c7"><span>Prefetches up to 6 instructions in queue when EU busy(executing) -&gt; process k/a</span><span>&nbsp;</span><span class="c2">Pipelining</span></li><li class="c5 c7"><span class="c2">When EU ready it reads from queue which is faster</span></li><li class="c5 c7"><span>But the</span><span class="c18">&nbsp;queue is dumped</span><span class="c2">&nbsp;if there are any CALL/JMP instructions.</span></li></ul><p class="c5 c10"><span class="c2"></span></p><h3 class="c14" id="h.m3q3hm25z41b"><span class="c1">SEGMENT REGISTERS: </span></h3><p class="c5"><span class="c2">The 8086 architecture uses the concept of segmented memory. 8086 is able to address a memory capacity of 1 megabyte and it is byte organized. </span></p><p class="c5"><span class="c2">This 1 megabyte memory is divided into 16 logical segments. Each segment contains 64 kbytes of memory. There are four segment registers in 8086 :</span></p><p class="c5 c10"><span class="c2"></span></p><p class="c5"><span>&bull;</span><span class="c2">&nbsp;Code segment register (CS) </span></p><p class="c5"><span class="c2">&bull; Data segment register (DS) </span></p><p class="c5"><span>&bull;</span><span>&nbsp;Extra segment register (ES)</span><span class="c2">&nbsp;</span></p><p class="c5"><span class="c2">&bull; Stack segment register (SS)</span></p><p class="c5 c10"><span class="c2"></span></p><p class="c5"><span class="c20">&nbsp;</span><span class="c9">Code segment register (CS</span><span class="c13">)</span><span class="c2">:</span></p><p class="c5"><span class="c2">&nbsp;is used for addressing memory location in the code segment of the memory, where the executable program is stored. &nbsp;</span></p><p class="c5"><span class="c2">Holds the upper 16bit starting address of memory segment(of the code).</span></p><p class="c5"><span class="c9">Data segment register (DS</span><span class="c13">)</span><span class="c2">:</span></p><p class="c5"><span class="c2">&nbsp;points to the data segment of the memory where the data is stored. </span></p><p class="c5"><span class="c2">hold upper 16bit starting addr of memory segment used for data</span></p><p class="c5"><span class="c9">Extra Segment Register (ES</span><span class="c13">)</span><span class="c2">: </span></p><p class="c5"><span class="c2">also refers to a segment in the memory which is another data segment in the memory.</span></p><p class="c5"><span class="c2">hold upper 16bit starting addr of memory segment used for data </span></p><p class="c5"><span class="c9">Stack Segment Register (SS</span><span class="c13">)</span><span class="c2">: </span></p><p class="c5"><span class="c2">is used for addressing stack segment of the memory. (The stack segment is that segment of memory which is used to store stack data. 64K segment). </span></p><p class="c5"><span>Stack:- section of memory set aside to store addresses or data while sub-prg. executes.</span></p><p class="c5"><span class="c2">holds upper 16bit starting address of stack.</span></p><h3 class="c14" id="h.70udcdqrp4z"><span class="c1">POINTERS in BUI</span></h3><p class="c5"><span>A</span><span class="c2">&nbsp;pointer contains offset within the particular segments.</span></p><p class="c5"><span class="c2">BUI contains:</span></p><p class="c5"><span>&nbsp;- The pointer register </span><span class="c13">IP</span><span class="c2">&nbsp;(Instruction Pointer) :- contains offset within the code segment. (CS)</span></p><p class="c5 c10"><span class="c2"></span></p><h2 class="c6" id="h.da3zilcaut6q"><span class="c0">Other parts of EU</span></h2><h3 class="c14" id="h.2esqrpf2fii"><span class="c1">POINTERS:</span></h3><p class="c5"><span class="c2">As we know a pointer contains offset within the particular segments.</span></p><p class="c5"><span>- The pointer register </span><span class="c13">BP</span><span class="c2">&nbsp;(Base Pointer)contains offset within the data segment.(DS)</span></p><p class="c5"><span>- The pointer register </span><span class="c13">SP</span><span class="c2">&nbsp;(Stack Pointer)contains offset within the stack segment. (SS)</span></p><h3 class="c14" id="h.lj8jfuo99qm"><span class="c1">INDEX REGISTERS:</span></h3><p class="c5"><span class="c2">The index registers are used as general purpose registers as well as for offset storage in case of indexed, base indexed and relative base indexed addressing modes. </span></p><p class="c5"><span>The register </span><span class="c13">SI </span><span>(source index)</span><span class="c2">&nbsp;is used to store the offset of source data in data segment. </span></p><p class="c5"><span>The register </span><span class="c13">DI</span><span class="c2">&nbsp;(destination index) is used to store the offset of destination in data or extra segment. </span></p><p class="c5 c10"><span class="c2"></span></p><h3 class="c14" id="h.8fp4qpe1ynjj"><span class="c1">Physical address is calculated from two parts: </span></h3><p class="c5"><span class="c2">-The first is segment address, the segment registers contain 16-bit segment base addresses, related to different segment. </span></p><p class="c5"><span class="c2">- The second part is the offset value in that segment. </span></p><p class="c5 c10"><span class="c2"></span></p><p class="c5"><span>The </span><span class="c13">advantage of this scheme</span><span class="c2">&nbsp;is that in place of maintaining a 20-bit register for a physical address, the processor just maintains two 16-bit registers which is within the memory capacity of the machine.</span></p><p class="c5 c10"><span class="c2"></span></p><p class="c5"><span class="c12">#BUI adds 0000 to lower 4 bit of segment base address</span></p><p class="c5 c10"><span class="c2"></span></p><p class="c5 c10"><span class="c2"></span></p><h2 class="c6" id="h.s1ueb8etuwhe"><span class="c0">PIN DIAG</span></h2><p class="c5"><span style="overflow: hidden; display: inline-block; margin: 0.00px 0.00px; border: 0.00px solid #000000; transform: rotate(0.00rad) translateZ(0px); -webkit-transform: rotate(0.00rad) translateZ(0px); width: 471.50px; height: 795.88px;"><img alt="" src="images/image09.png" style="width: 471.50px; height: 795.88px; margin-left: 0.00px; margin-top: 0.00px; transform: rotate(0.00rad) translateZ(0px); -webkit-transform: rotate(0.00rad) translateZ(0px);" title=""></span></p><h2 class="c6" id="h.j4du5qpjyuwb"><span class="c0">FUNCTIONAL BLOCK DIAGRAM</span></h2><p class="c5"><span style="overflow: hidden; display: inline-block; margin: 0.00px 0.00px; border: 0.00px solid #000000; transform: rotate(0.00rad) translateZ(0px); -webkit-transform: rotate(0.00rad) translateZ(0px); width: 679.50px; height: 551.95px;"><img alt="" src="images/image14.png" style="width: 679.50px; height: 551.95px; margin-left: 0.00px; margin-top: 0.00px; transform: rotate(0.00rad) translateZ(0px); -webkit-transform: rotate(0.00rad) translateZ(0px);" title=""></span></p><p class="c5 c10"><span class="c2"></span></p></body></html>