library ieee; 
use ieee.std_logic1164.all;

entity cache_table is 
port(
	tag : std_logic_vector (6 downto 0);
	line_in : std_logic_vector(2 downto 0);
	word: std_logic_vector(1 downto 0)
	);
end cache_table;

architecture behv of cache_table	 is	
	
	-- David: attempting to build the memory address format. Not sure if this is right.
	type word is std_logic_vector(15 downto 0);
	type cacheLine array 0 to 3 of word;
	type table is array 0 to 7 of cacheLine;
	
end architecture behv;