INFO: [COSIM-47] Using XSIM for RTL simulation.
INFO: [COSIM-14] Instrumenting C test bench ...
   Build using "C:/Xilinx/Vitis_HLS/2020.2/tps/win64/msys64/mingw64/bin/g++"
   Compiling main.cpp_pre.cpp.tb.cpp
   Compiling ma.cpp_pre.cpp.tb.cpp
   Compiling apatb_ma.cpp
   Compiling apatb_ma_ir.ll
   Generating cosim.tv.exe
INFO: [COSIM-302] Starting C TB testing ... 
INFO: [COSIM-333] Generating C post check test bench ...
INFO: [COSIM-12] Generating RTL test bench ...
INFO: [COSIM-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM-322] Starting VHDL simulation. 
INFO: [COSIM-15] Starting XSIM ...
INFO: [COSIM-316] Starting C post checking ...
0.3125, 0.625, 0.9375, 1.25, 1.5625, 1.875, 
0.3125, 0.625, 0.9375, 1.25, 1.5625, 1.875, 2.1875, 2.5, 2.8125, 3.125, 3.4375, 3.75, 4.0625, 4.375, 4.6875, 5, 5.3125, 5.625, 5.9375, 6.25, 6.5625, 6.875, 7.1875, 7.5, 7.8125, 8.125, 8.4375, 8.75, 9.0625, 9.375, 9.6875, 10, 10, 

C:\Users\bojan\Desktop\git_personal\MA_HLS\solution1\sim\vhdl>set PATH= 

C:\Users\bojan\Desktop\git_personal\MA_HLS\solution1\sim\vhdl>call C:/Xilinx/Vivado/2020.2/bin/xelab xil_defaultlib.apatb_ma_top glbl -prj ma.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims -L unisims_ver -L xpm  -L floating_point_v7_0_18 -L floating_point_v7_1_11 --lib "ieee_proposed=./ieee_proposed" -s ma -debug wave 
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe xil_defaultlib.apatb_ma_top glbl -prj ma.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims -L unisims_ver -L xpm -L floating_point_v7_0_18 -L floating_point_v7_1_11 --lib ieee_proposed=./ieee_proposed -s ma -debug wave 
Multi-threading is on. Using 22 slave threads.
Determining compilation order of HDL files.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/bojan/Desktop/git_personal/MA_HLS/solution1/sim/vhdl/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/bojan/Desktop/git_personal/MA_HLS/solution1/sim/vhdl/AESL_sim_pkg.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/bojan/Desktop/git_personal/MA_HLS/solution1/sim/vhdl/ma.autotb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'apatb_ma_top'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/bojan/Desktop/git_personal/MA_HLS/solution1/sim/vhdl/ma.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ma'
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_textio
Compiling module work.glbl
Compiling architecture behav of entity xil_defaultlib.ma [ma_default]
Compiling architecture behav of entity xil_defaultlib.apatb_ma_top
Built simulation snapshot ma

****** Webtalk v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source C:/Users/bojan/Desktop/git_personal/MA_HLS/solution1/sim/vhdl/xsim.dir/ma/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/bojan/Desktop/git_personal/MA_HLS/solution1/sim/vhdl/xsim.dir/ma/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Mon Aug 29 01:45:52 2022. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2020.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Mon Aug 29 01:45:52 2022...

****** xsim v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source xsim.dir/ma/xsim_script.tcl
# xsim {ma} -autoloadwcfg -tclbatch {ma.tcl}
Vivado Simulator 2020.2
Time resolution is 1 ps
source ma.tcl
## log_wave [get_objects -filter {type == in_port || type == out_port || type == inout_port || type == port} /apatb_ma_top/AESL_inst_ma/*]
## set designtopgroup [add_wave_group "Design Top Signals"]
## set coutputgroup [add_wave_group "C Outputs" -into $designtopgroup]
## set return_group [add_wave_group return(wire) -into $coutputgroup]
## add_wave /apatb_ma_top/AESL_inst_ma/ap_return -into $return_group -radix hex
## set cinputgroup [add_wave_group "C Inputs" -into $designtopgroup]
## set sample_group [add_wave_group sample(wire) -into $cinputgroup]
## add_wave /apatb_ma_top/AESL_inst_ma/sample -into $sample_group -radix hex
## set blocksiggroup [add_wave_group "Block-level IO Handshake" -into $designtopgroup]
## add_wave /apatb_ma_top/AESL_inst_ma/ap_start -into $blocksiggroup
## add_wave /apatb_ma_top/AESL_inst_ma/ap_done -into $blocksiggroup
## add_wave /apatb_ma_top/AESL_inst_ma/ap_idle -into $blocksiggroup
## add_wave /apatb_ma_top/AESL_inst_ma/ap_ready -into $blocksiggroup
## set resetgroup [add_wave_group "Reset" -into $designtopgroup]
## add_wave /apatb_ma_top/AESL_inst_ma/ap_rst -into $resetgroup
## set clockgroup [add_wave_group "Clock" -into $designtopgroup]
## add_wave /apatb_ma_top/AESL_inst_ma/ap_clk -into $clockgroup
## save_wave_config ma.wcfg
## run all
Note: simulation done!
Time: 515 ns  Iteration: 1  Process: /apatb_ma_top/generate_sim_done_proc  File: C:/Users/bojan/Desktop/git_personal/MA_HLS/solution1/sim/vhdl/ma.autotb.vhd
Failure: NORMAL EXIT (note: failure is to force the simulator to stop)
Time: 515 ns  Iteration: 1  Process: /apatb_ma_top/generate_sim_done_proc  File: C:/Users/bojan/Desktop/git_personal/MA_HLS/solution1/sim/vhdl/ma.autotb.vhd
$finish called at time : 515 ns
## quit
INFO: [Common 17-206] Exiting xsim at Mon Aug 29 01:45:59 2022...
0.3125, 0.625, 0.9375, 1.25, 1.5625, 1.875, 2.1875, 2.5, 2.8125, 3.125, 3.4375, 3.75, 4.0625, 4.375, 4.6875, 5, 5.3125, 5.625, 5.9375, 6.25, 6.5625, 6.875, 7.1875, 7.5, 7.8125, 8.125, 8.4375, 8.75, 9.0625, 9.375, 9.6875, 10, 10, 
INFO: [COSIM-1000] *** C/RTL co-simulation finished: PASS ***
