// Seed: 2377026971
module module_0 (
    output supply1 id_0
);
  assign module_2.id_41  = 0;
  assign module_1.type_0 = 0;
endmodule
module module_1 (
    output tri id_0,
    input supply1 id_1,
    input supply1 id_2
);
  wire id_4;
  module_0 modCall_1 (id_0);
  id_5 :
  assert property (@(1 or posedge id_2) 1 + 1'h0)
  else;
endmodule
module module_2 (
    output wor id_0,
    output tri1 id_1,
    output supply0 id_2,
    input tri0 id_3,
    input supply0 id_4,
    input uwire id_5,
    output tri1 id_6,
    input wand id_7,
    input wand id_8,
    input wor id_9,
    output supply1 id_10,
    output uwire id_11,
    input supply1 id_12,
    input tri0 id_13,
    input tri0 id_14,
    input supply1 id_15,
    output supply0 id_16,
    input tri1 id_17,
    input tri id_18,
    input supply1 id_19,
    input wand id_20,
    output wand id_21,
    output tri0 id_22,
    output tri id_23,
    input wire id_24,
    output tri0 id_25,
    output tri1 id_26,
    input supply0 id_27,
    input supply0 id_28,
    output supply1 id_29,
    input tri1 id_30,
    input wand id_31,
    input wand id_32,
    input wire id_33,
    input tri id_34,
    output tri id_35,
    input tri1 id_36,
    inout wand id_37,
    output supply0 id_38,
    input wire id_39,
    input tri1 id_40,
    input tri id_41,
    input supply0 id_42,
    input tri id_43
);
  wire id_45;
  module_0 modCall_1 (id_35);
  wire id_46;
  wire id_47;
  id_48 :
  assert property (@(1 or posedge 1) id_28)
  else;
endmodule
