{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II 64-Bit " "Info: Running Quartus II 64-Bit Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Full Version " "Info: Version 9.1 Build 222 10/21/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 08 01:32:25 2025 " "Info: Processing started: Wed Oct 08 01:32:25 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off Q2_lyf -c Q2_lyf " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Q2_lyf -c Q2_lyf" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "10 10 " "Info: Parallel compilation is enabled and will use 10 of the 10 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "Q2_lyf.vhd" "" { Text "C:/Users/ParaComet/Documents/题目2-刘亦凡/Q2_lyf.vhd" 7 -1 0 } } { "c:/resource/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/resource/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "3 " "Warning: Found 3 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "Clk_Generater:clkgen_inst\|clk100_r " "Info: Detected ripple clock \"Clk_Generater:clkgen_inst\|clk100_r\" as buffer" {  } { { "Clk_Generater.vhd" "" { Text "C:/Users/ParaComet/Documents/题目2-刘亦凡/Clk_Generater.vhd" 33 -1 0 } } { "c:/resource/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/resource/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Clk_Generater:clkgen_inst\|clk100_r" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "LedMatrix:LedMatrix_Inst\|clk_div " "Info: Detected ripple clock \"LedMatrix:LedMatrix_Inst\|clk_div\" as buffer" {  } { { "LedMatrix.vhd" "" { Text "C:/Users/ParaComet/Documents/题目2-刘亦凡/LedMatrix.vhd" 59 -1 0 } } { "c:/resource/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/resource/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LedMatrix:LedMatrix_Inst\|clk_div" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Clk_Generater:clkgen_inst\|clk1k_r " "Info: Detected ripple clock \"Clk_Generater:clkgen_inst\|clk1k_r\" as buffer" {  } { { "Clk_Generater.vhd" "" { Text "C:/Users/ParaComet/Documents/题目2-刘亦凡/Clk_Generater.vhd" 33 -1 0 } } { "c:/resource/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/resource/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Clk_Generater:clkgen_inst\|clk1k_r" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register is_manual register Beep:Beep_Inst\|cnt\[30\] 43.77 MHz 22.849 ns Internal " "Info: Clock \"clk\" has Internal fmax of 43.77 MHz between source register \"is_manual\" and destination register \"Beep:Beep_Inst\|cnt\[30\]\" (period= 22.849 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "17.823 ns + Longest register register " "Info: + Longest register to register delay is 17.823 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns is_manual 1 REG LC_X6_Y4_N6 11 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X6_Y4_N6; Fanout = 11; REG Node = 'is_manual'" {  } { { "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" "" { is_manual } "NODE_NAME" } } { "Q2_lyf.vhd" "" { Text "C:/Users/ParaComet/Documents/题目2-刘亦凡/Q2_lyf.vhd" 41 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.015 ns) + CELL(0.511 ns) 1.526 ns stage\[1\]~1 2 COMB LC_X6_Y4_N8 28 " "Info: 2: + IC(1.015 ns) + CELL(0.511 ns) = 1.526 ns; Loc. = LC_X6_Y4_N8; Fanout = 28; COMB Node = 'stage\[1\]~1'" {  } { { "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" "1.526 ns" { is_manual stage[1]~1 } "NODE_NAME" } } { "Q2_lyf.vhd" "" { Text "C:/Users/ParaComet/Documents/题目2-刘亦凡/Q2_lyf.vhd" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.271 ns) + CELL(0.914 ns) 3.711 ns LedMatrix:LedMatrix_Inst\|LedMatrix_Animation:LedMatrix_Animation_Inst\|Mux18~0 3 COMB LC_X7_Y4_N5 9 " "Info: 3: + IC(1.271 ns) + CELL(0.914 ns) = 3.711 ns; Loc. = LC_X7_Y4_N5; Fanout = 9; COMB Node = 'LedMatrix:LedMatrix_Inst\|LedMatrix_Animation:LedMatrix_Animation_Inst\|Mux18~0'" {  } { { "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" "2.185 ns" { stage[1]~1 LedMatrix:LedMatrix_Inst|LedMatrix_Animation:LedMatrix_Animation_Inst|Mux18~0 } "NODE_NAME" } } { "LedMatrix_Animation.vhd" "" { Text "C:/Users/ParaComet/Documents/题目2-刘亦凡/LedMatrix_Animation.vhd" 90 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.874 ns) + CELL(0.747 ns) 6.332 ns Beep:Beep_Inst\|Add0~27 4 COMB LC_X7_Y7_N0 2 " "Info: 4: + IC(1.874 ns) + CELL(0.747 ns) = 6.332 ns; Loc. = LC_X7_Y7_N0; Fanout = 2; COMB Node = 'Beep:Beep_Inst\|Add0~27'" {  } { { "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" "2.621 ns" { LedMatrix:LedMatrix_Inst|LedMatrix_Animation:LedMatrix_Animation_Inst|Mux18~0 Beep:Beep_Inst|Add0~27 } "NODE_NAME" } } { "Beep.vhd" "" { Text "C:/Users/ParaComet/Documents/题目2-刘亦凡/Beep.vhd" 48 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.123 ns) 6.455 ns Beep:Beep_Inst\|Add0~32 5 COMB LC_X7_Y7_N1 2 " "Info: 5: + IC(0.000 ns) + CELL(0.123 ns) = 6.455 ns; Loc. = LC_X7_Y7_N1; Fanout = 2; COMB Node = 'Beep:Beep_Inst\|Add0~32'" {  } { { "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" "0.123 ns" { Beep:Beep_Inst|Add0~27 Beep:Beep_Inst|Add0~32 } "NODE_NAME" } } { "Beep.vhd" "" { Text "C:/Users/ParaComet/Documents/题目2-刘亦凡/Beep.vhd" 48 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.123 ns) 6.578 ns Beep:Beep_Inst\|Add0~37 6 COMB LC_X7_Y7_N2 2 " "Info: 6: + IC(0.000 ns) + CELL(0.123 ns) = 6.578 ns; Loc. = LC_X7_Y7_N2; Fanout = 2; COMB Node = 'Beep:Beep_Inst\|Add0~37'" {  } { { "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" "0.123 ns" { Beep:Beep_Inst|Add0~32 Beep:Beep_Inst|Add0~37 } "NODE_NAME" } } { "Beep.vhd" "" { Text "C:/Users/ParaComet/Documents/题目2-刘亦凡/Beep.vhd" 48 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.123 ns) 6.701 ns Beep:Beep_Inst\|Add0~42 7 COMB LC_X7_Y7_N3 2 " "Info: 7: + IC(0.000 ns) + CELL(0.123 ns) = 6.701 ns; Loc. = LC_X7_Y7_N3; Fanout = 2; COMB Node = 'Beep:Beep_Inst\|Add0~42'" {  } { { "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" "0.123 ns" { Beep:Beep_Inst|Add0~37 Beep:Beep_Inst|Add0~42 } "NODE_NAME" } } { "Beep.vhd" "" { Text "C:/Users/ParaComet/Documents/题目2-刘亦凡/Beep.vhd" 48 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.261 ns) 6.962 ns Beep:Beep_Inst\|Add0~47 8 COMB LC_X7_Y7_N4 1 " "Info: 8: + IC(0.000 ns) + CELL(0.261 ns) = 6.962 ns; Loc. = LC_X7_Y7_N4; Fanout = 1; COMB Node = 'Beep:Beep_Inst\|Add0~47'" {  } { { "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" "0.261 ns" { Beep:Beep_Inst|Add0~42 Beep:Beep_Inst|Add0~47 } "NODE_NAME" } } { "Beep.vhd" "" { Text "C:/Users/ParaComet/Documents/题目2-刘亦凡/Beep.vhd" 48 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.975 ns) 7.937 ns Beep:Beep_Inst\|Add0~50 9 COMB LC_X7_Y7_N5 7 " "Info: 9: + IC(0.000 ns) + CELL(0.975 ns) = 7.937 ns; Loc. = LC_X7_Y7_N5; Fanout = 7; COMB Node = 'Beep:Beep_Inst\|Add0~50'" {  } { { "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" "0.975 ns" { Beep:Beep_Inst|Add0~47 Beep:Beep_Inst|Add0~50 } "NODE_NAME" } } { "Beep.vhd" "" { Text "C:/Users/ParaComet/Documents/题目2-刘亦凡/Beep.vhd" 48 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.807 ns) + CELL(0.511 ns) 9.255 ns Beep:Beep_Inst\|Equal1~7 10 COMB LC_X7_Y7_N8 1 " "Info: 10: + IC(0.807 ns) + CELL(0.511 ns) = 9.255 ns; Loc. = LC_X7_Y7_N8; Fanout = 1; COMB Node = 'Beep:Beep_Inst\|Equal1~7'" {  } { { "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" "1.318 ns" { Beep:Beep_Inst|Add0~50 Beep:Beep_Inst|Equal1~7 } "NODE_NAME" } } { "Beep.vhd" "" { Text "C:/Users/ParaComet/Documents/题目2-刘亦凡/Beep.vhd" 48 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.437 ns) + CELL(0.740 ns) 12.432 ns Beep:Beep_Inst\|Equal1~9 11 COMB LC_X6_Y6_N2 1 " "Info: 11: + IC(2.437 ns) + CELL(0.740 ns) = 12.432 ns; Loc. = LC_X6_Y6_N2; Fanout = 1; COMB Node = 'Beep:Beep_Inst\|Equal1~9'" {  } { { "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" "3.177 ns" { Beep:Beep_Inst|Equal1~7 Beep:Beep_Inst|Equal1~9 } "NODE_NAME" } } { "Beep.vhd" "" { Text "C:/Users/ParaComet/Documents/题目2-刘亦凡/Beep.vhd" 48 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.726 ns) + CELL(0.740 ns) 13.898 ns Beep:Beep_Inst\|Equal1~16 12 COMB LC_X6_Y6_N0 2 " "Info: 12: + IC(0.726 ns) + CELL(0.740 ns) = 13.898 ns; Loc. = LC_X6_Y6_N0; Fanout = 2; COMB Node = 'Beep:Beep_Inst\|Equal1~16'" {  } { { "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" "1.466 ns" { Beep:Beep_Inst|Equal1~9 Beep:Beep_Inst|Equal1~16 } "NODE_NAME" } } { "Beep.vhd" "" { Text "C:/Users/ParaComet/Documents/题目2-刘亦凡/Beep.vhd" 48 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.305 ns) + CELL(0.200 ns) 14.403 ns Beep:Beep_Inst\|cnt\[13\]~66 13 COMB LC_X6_Y6_N1 32 " "Info: 13: + IC(0.305 ns) + CELL(0.200 ns) = 14.403 ns; Loc. = LC_X6_Y6_N1; Fanout = 32; COMB Node = 'Beep:Beep_Inst\|cnt\[13\]~66'" {  } { { "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" "0.505 ns" { Beep:Beep_Inst|Equal1~16 Beep:Beep_Inst|cnt[13]~66 } "NODE_NAME" } } { "Beep.vhd" "" { Text "C:/Users/ParaComet/Documents/题目2-刘亦凡/Beep.vhd" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.660 ns) + CELL(1.760 ns) 17.823 ns Beep:Beep_Inst\|cnt\[30\] 14 REG LC_X9_Y6_N4 3 " "Info: 14: + IC(1.660 ns) + CELL(1.760 ns) = 17.823 ns; Loc. = LC_X9_Y6_N4; Fanout = 3; REG Node = 'Beep:Beep_Inst\|cnt\[30\]'" {  } { { "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" "3.420 ns" { Beep:Beep_Inst|cnt[13]~66 Beep:Beep_Inst|cnt[30] } "NODE_NAME" } } { "Beep.vhd" "" { Text "C:/Users/ParaComet/Documents/题目2-刘亦凡/Beep.vhd" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "7.728 ns ( 43.36 % ) " "Info: Total cell delay = 7.728 ns ( 43.36 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "10.095 ns ( 56.64 % ) " "Info: Total interconnect delay = 10.095 ns ( 56.64 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" "17.823 ns" { is_manual stage[1]~1 LedMatrix:LedMatrix_Inst|LedMatrix_Animation:LedMatrix_Animation_Inst|Mux18~0 Beep:Beep_Inst|Add0~27 Beep:Beep_Inst|Add0~32 Beep:Beep_Inst|Add0~37 Beep:Beep_Inst|Add0~42 Beep:Beep_Inst|Add0~47 Beep:Beep_Inst|Add0~50 Beep:Beep_Inst|Equal1~7 Beep:Beep_Inst|Equal1~9 Beep:Beep_Inst|Equal1~16 Beep:Beep_Inst|cnt[13]~66 Beep:Beep_Inst|cnt[30] } "NODE_NAME" } } { "c:/resource/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/resource/quartus/bin64/Technology_Viewer.qrui" "17.823 ns" { is_manual {} stage[1]~1 {} LedMatrix:LedMatrix_Inst|LedMatrix_Animation:LedMatrix_Animation_Inst|Mux18~0 {} Beep:Beep_Inst|Add0~27 {} Beep:Beep_Inst|Add0~32 {} Beep:Beep_Inst|Add0~37 {} Beep:Beep_Inst|Add0~42 {} Beep:Beep_Inst|Add0~47 {} Beep:Beep_Inst|Add0~50 {} Beep:Beep_Inst|Equal1~7 {} Beep:Beep_Inst|Equal1~9 {} Beep:Beep_Inst|Equal1~16 {} Beep:Beep_Inst|cnt[13]~66 {} Beep:Beep_Inst|cnt[30] {} } { 0.000ns 1.015ns 1.271ns 1.874ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.807ns 2.437ns 0.726ns 0.305ns 1.660ns } { 0.000ns 0.511ns 0.914ns 0.747ns 0.123ns 0.123ns 0.123ns 0.261ns 0.975ns 0.511ns 0.740ns 0.740ns 0.200ns 1.760ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-4.317 ns - Smallest " "Info: - Smallest clock skew is -4.317 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 3.819 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 3.819 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk 1 CLK PIN_18 220 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 220; CLK Node = 'clk'" {  } { { "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Q2_lyf.vhd" "" { Text "C:/Users/ParaComet/Documents/题目2-刘亦凡/Q2_lyf.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(0.918 ns) 3.819 ns Beep:Beep_Inst\|cnt\[30\] 2 REG LC_X9_Y6_N4 3 " "Info: 2: + IC(1.738 ns) + CELL(0.918 ns) = 3.819 ns; Loc. = LC_X9_Y6_N4; Fanout = 3; REG Node = 'Beep:Beep_Inst\|cnt\[30\]'" {  } { { "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" "2.656 ns" { clk Beep:Beep_Inst|cnt[30] } "NODE_NAME" } } { "Beep.vhd" "" { Text "C:/Users/ParaComet/Documents/题目2-刘亦凡/Beep.vhd" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.081 ns ( 54.49 % ) " "Info: Total cell delay = 2.081 ns ( 54.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.738 ns ( 45.51 % ) " "Info: Total interconnect delay = 1.738 ns ( 45.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" "3.819 ns" { clk Beep:Beep_Inst|cnt[30] } "NODE_NAME" } } { "c:/resource/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/resource/quartus/bin64/Technology_Viewer.qrui" "3.819 ns" { clk {} clk~combout {} Beep:Beep_Inst|cnt[30] {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 8.136 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 8.136 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk 1 CLK PIN_18 220 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 220; CLK Node = 'clk'" {  } { { "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Q2_lyf.vhd" "" { Text "C:/Users/ParaComet/Documents/题目2-刘亦凡/Q2_lyf.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(1.294 ns) 4.195 ns Clk_Generater:clkgen_inst\|clk1k_r 2 REG LC_X12_Y3_N4 63 " "Info: 2: + IC(1.738 ns) + CELL(1.294 ns) = 4.195 ns; Loc. = LC_X12_Y3_N4; Fanout = 63; REG Node = 'Clk_Generater:clkgen_inst\|clk1k_r'" {  } { { "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" "3.032 ns" { clk Clk_Generater:clkgen_inst|clk1k_r } "NODE_NAME" } } { "Clk_Generater.vhd" "" { Text "C:/Users/ParaComet/Documents/题目2-刘亦凡/Clk_Generater.vhd" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.023 ns) + CELL(0.918 ns) 8.136 ns is_manual 3 REG LC_X6_Y4_N6 11 " "Info: 3: + IC(3.023 ns) + CELL(0.918 ns) = 8.136 ns; Loc. = LC_X6_Y4_N6; Fanout = 11; REG Node = 'is_manual'" {  } { { "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" "3.941 ns" { Clk_Generater:clkgen_inst|clk1k_r is_manual } "NODE_NAME" } } { "Q2_lyf.vhd" "" { Text "C:/Users/ParaComet/Documents/题目2-刘亦凡/Q2_lyf.vhd" 41 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.375 ns ( 41.48 % ) " "Info: Total cell delay = 3.375 ns ( 41.48 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.761 ns ( 58.52 % ) " "Info: Total interconnect delay = 4.761 ns ( 58.52 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" "8.136 ns" { clk Clk_Generater:clkgen_inst|clk1k_r is_manual } "NODE_NAME" } } { "c:/resource/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/resource/quartus/bin64/Technology_Viewer.qrui" "8.136 ns" { clk {} clk~combout {} Clk_Generater:clkgen_inst|clk1k_r {} is_manual {} } { 0.000ns 0.000ns 1.738ns 3.023ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" "3.819 ns" { clk Beep:Beep_Inst|cnt[30] } "NODE_NAME" } } { "c:/resource/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/resource/quartus/bin64/Technology_Viewer.qrui" "3.819 ns" { clk {} clk~combout {} Beep:Beep_Inst|cnt[30] {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } } { "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" "8.136 ns" { clk Clk_Generater:clkgen_inst|clk1k_r is_manual } "NODE_NAME" } } { "c:/resource/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/resource/quartus/bin64/Technology_Viewer.qrui" "8.136 ns" { clk {} clk~combout {} Clk_Generater:clkgen_inst|clk1k_r {} is_manual {} } { 0.000ns 0.000ns 1.738ns 3.023ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns + " "Info: + Micro clock to output delay of source is 0.376 ns" {  } { { "Q2_lyf.vhd" "" { Text "C:/Users/ParaComet/Documents/题目2-刘亦凡/Q2_lyf.vhd" 41 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.333 ns + " "Info: + Micro setup delay of destination is 0.333 ns" {  } { { "Beep.vhd" "" { Text "C:/Users/ParaComet/Documents/题目2-刘亦凡/Beep.vhd" 43 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" "17.823 ns" { is_manual stage[1]~1 LedMatrix:LedMatrix_Inst|LedMatrix_Animation:LedMatrix_Animation_Inst|Mux18~0 Beep:Beep_Inst|Add0~27 Beep:Beep_Inst|Add0~32 Beep:Beep_Inst|Add0~37 Beep:Beep_Inst|Add0~42 Beep:Beep_Inst|Add0~47 Beep:Beep_Inst|Add0~50 Beep:Beep_Inst|Equal1~7 Beep:Beep_Inst|Equal1~9 Beep:Beep_Inst|Equal1~16 Beep:Beep_Inst|cnt[13]~66 Beep:Beep_Inst|cnt[30] } "NODE_NAME" } } { "c:/resource/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/resource/quartus/bin64/Technology_Viewer.qrui" "17.823 ns" { is_manual {} stage[1]~1 {} LedMatrix:LedMatrix_Inst|LedMatrix_Animation:LedMatrix_Animation_Inst|Mux18~0 {} Beep:Beep_Inst|Add0~27 {} Beep:Beep_Inst|Add0~32 {} Beep:Beep_Inst|Add0~37 {} Beep:Beep_Inst|Add0~42 {} Beep:Beep_Inst|Add0~47 {} Beep:Beep_Inst|Add0~50 {} Beep:Beep_Inst|Equal1~7 {} Beep:Beep_Inst|Equal1~9 {} Beep:Beep_Inst|Equal1~16 {} Beep:Beep_Inst|cnt[13]~66 {} Beep:Beep_Inst|cnt[30] {} } { 0.000ns 1.015ns 1.271ns 1.874ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.807ns 2.437ns 0.726ns 0.305ns 1.660ns } { 0.000ns 0.511ns 0.914ns 0.747ns 0.123ns 0.123ns 0.123ns 0.261ns 0.975ns 0.511ns 0.740ns 0.740ns 0.200ns 1.760ns } "" } } { "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" "3.819 ns" { clk Beep:Beep_Inst|cnt[30] } "NODE_NAME" } } { "c:/resource/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/resource/quartus/bin64/Technology_Viewer.qrui" "3.819 ns" { clk {} clk~combout {} Beep:Beep_Inst|cnt[30] {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } } { "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" "8.136 ns" { clk Clk_Generater:clkgen_inst|clk1k_r is_manual } "NODE_NAME" } } { "c:/resource/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/resource/quartus/bin64/Technology_Viewer.qrui" "8.136 ns" { clk {} clk~combout {} Clk_Generater:clkgen_inst|clk1k_r {} is_manual {} } { 0.000ns 0.000ns 1.738ns 3.023ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "clk 32 " "Warning: Circuit may not operate. Detected 32 non-operational path(s) clocked by clock \"clk\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "auto_stage\[0\] LedMatrix:LedMatrix_Inst\|LedMatrix_Animation:LedMatrix_Animation_Inst\|pwm_out_G\[62\] clk 3.314 ns " "Info: Found hold time violation between source  pin or register \"auto_stage\[0\]\" and destination pin or register \"LedMatrix:LedMatrix_Inst\|LedMatrix_Animation:LedMatrix_Animation_Inst\|pwm_out_G\[62\]\" for clock \"clk\" (Hold time is 3.314 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "9.409 ns + Largest " "Info: + Largest clock skew is 9.409 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 13.228 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 13.228 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk 1 CLK PIN_18 220 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 220; CLK Node = 'clk'" {  } { { "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Q2_lyf.vhd" "" { Text "C:/Users/ParaComet/Documents/题目2-刘亦凡/Q2_lyf.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(1.294 ns) 4.195 ns Clk_Generater:clkgen_inst\|clk100_r 2 REG LC_X12_Y3_N2 8 " "Info: 2: + IC(1.738 ns) + CELL(1.294 ns) = 4.195 ns; Loc. = LC_X12_Y3_N2; Fanout = 8; REG Node = 'Clk_Generater:clkgen_inst\|clk100_r'" {  } { { "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" "3.032 ns" { clk Clk_Generater:clkgen_inst|clk100_r } "NODE_NAME" } } { "Clk_Generater.vhd" "" { Text "C:/Users/ParaComet/Documents/题目2-刘亦凡/Clk_Generater.vhd" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.028 ns) + CELL(1.294 ns) 8.517 ns LedMatrix:LedMatrix_Inst\|clk_div 3 REG LC_X12_Y4_N9 14 " "Info: 3: + IC(3.028 ns) + CELL(1.294 ns) = 8.517 ns; Loc. = LC_X12_Y4_N9; Fanout = 14; REG Node = 'LedMatrix:LedMatrix_Inst\|clk_div'" {  } { { "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" "4.322 ns" { Clk_Generater:clkgen_inst|clk100_r LedMatrix:LedMatrix_Inst|clk_div } "NODE_NAME" } } { "LedMatrix.vhd" "" { Text "C:/Users/ParaComet/Documents/题目2-刘亦凡/LedMatrix.vhd" 59 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.793 ns) + CELL(0.918 ns) 13.228 ns LedMatrix:LedMatrix_Inst\|LedMatrix_Animation:LedMatrix_Animation_Inst\|pwm_out_G\[62\] 4 REG LC_X3_Y6_N8 7 " "Info: 4: + IC(3.793 ns) + CELL(0.918 ns) = 13.228 ns; Loc. = LC_X3_Y6_N8; Fanout = 7; REG Node = 'LedMatrix:LedMatrix_Inst\|LedMatrix_Animation:LedMatrix_Animation_Inst\|pwm_out_G\[62\]'" {  } { { "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" "4.711 ns" { LedMatrix:LedMatrix_Inst|clk_div LedMatrix:LedMatrix_Inst|LedMatrix_Animation:LedMatrix_Animation_Inst|pwm_out_G[62] } "NODE_NAME" } } { "LedMatrix_Animation.vhd" "" { Text "C:/Users/ParaComet/Documents/题目2-刘亦凡/LedMatrix_Animation.vhd" 80 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.669 ns ( 35.30 % ) " "Info: Total cell delay = 4.669 ns ( 35.30 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.559 ns ( 64.70 % ) " "Info: Total interconnect delay = 8.559 ns ( 64.70 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" "13.228 ns" { clk Clk_Generater:clkgen_inst|clk100_r LedMatrix:LedMatrix_Inst|clk_div LedMatrix:LedMatrix_Inst|LedMatrix_Animation:LedMatrix_Animation_Inst|pwm_out_G[62] } "NODE_NAME" } } { "c:/resource/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/resource/quartus/bin64/Technology_Viewer.qrui" "13.228 ns" { clk {} clk~combout {} Clk_Generater:clkgen_inst|clk100_r {} LedMatrix:LedMatrix_Inst|clk_div {} LedMatrix:LedMatrix_Inst|LedMatrix_Animation:LedMatrix_Animation_Inst|pwm_out_G[62] {} } { 0.000ns 0.000ns 1.738ns 3.028ns 3.793ns } { 0.000ns 1.163ns 1.294ns 1.294ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 3.819 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to source register is 3.819 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk 1 CLK PIN_18 220 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 220; CLK Node = 'clk'" {  } { { "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Q2_lyf.vhd" "" { Text "C:/Users/ParaComet/Documents/题目2-刘亦凡/Q2_lyf.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(0.918 ns) 3.819 ns auto_stage\[0\] 2 REG LC_X6_Y4_N9 4 " "Info: 2: + IC(1.738 ns) + CELL(0.918 ns) = 3.819 ns; Loc. = LC_X6_Y4_N9; Fanout = 4; REG Node = 'auto_stage\[0\]'" {  } { { "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" "2.656 ns" { clk auto_stage[0] } "NODE_NAME" } } { "Q2_lyf.vhd" "" { Text "C:/Users/ParaComet/Documents/题目2-刘亦凡/Q2_lyf.vhd" 236 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.081 ns ( 54.49 % ) " "Info: Total cell delay = 2.081 ns ( 54.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.738 ns ( 45.51 % ) " "Info: Total interconnect delay = 1.738 ns ( 45.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" "3.819 ns" { clk auto_stage[0] } "NODE_NAME" } } { "c:/resource/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/resource/quartus/bin64/Technology_Viewer.qrui" "3.819 ns" { clk {} clk~combout {} auto_stage[0] {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" "13.228 ns" { clk Clk_Generater:clkgen_inst|clk100_r LedMatrix:LedMatrix_Inst|clk_div LedMatrix:LedMatrix_Inst|LedMatrix_Animation:LedMatrix_Animation_Inst|pwm_out_G[62] } "NODE_NAME" } } { "c:/resource/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/resource/quartus/bin64/Technology_Viewer.qrui" "13.228 ns" { clk {} clk~combout {} Clk_Generater:clkgen_inst|clk100_r {} LedMatrix:LedMatrix_Inst|clk_div {} LedMatrix:LedMatrix_Inst|LedMatrix_Animation:LedMatrix_Animation_Inst|pwm_out_G[62] {} } { 0.000ns 0.000ns 1.738ns 3.028ns 3.793ns } { 0.000ns 1.163ns 1.294ns 1.294ns 0.918ns } "" } } { "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" "3.819 ns" { clk auto_stage[0] } "NODE_NAME" } } { "c:/resource/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/resource/quartus/bin64/Technology_Viewer.qrui" "3.819 ns" { clk {} clk~combout {} auto_stage[0] {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns - " "Info: - Micro clock to output delay of source is 0.376 ns" {  } { { "Q2_lyf.vhd" "" { Text "C:/Users/ParaComet/Documents/题目2-刘亦凡/Q2_lyf.vhd" 236 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.940 ns - Shortest register register " "Info: - Shortest register to register delay is 5.940 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns auto_stage\[0\] 1 REG LC_X6_Y4_N9 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X6_Y4_N9; Fanout = 4; REG Node = 'auto_stage\[0\]'" {  } { { "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" "" { auto_stage[0] } "NODE_NAME" } } { "Q2_lyf.vhd" "" { Text "C:/Users/ParaComet/Documents/题目2-刘亦凡/Q2_lyf.vhd" 236 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.035 ns) + CELL(0.740 ns) 2.775 ns LedMatrix:LedMatrix_Inst\|LedMatrix_Animation:LedMatrix_Animation_Inst\|Mux18~1 2 COMB LC_X7_Y4_N9 4 " "Info: 2: + IC(2.035 ns) + CELL(0.740 ns) = 2.775 ns; Loc. = LC_X7_Y4_N9; Fanout = 4; COMB Node = 'LedMatrix:LedMatrix_Inst\|LedMatrix_Animation:LedMatrix_Animation_Inst\|Mux18~1'" {  } { { "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" "2.775 ns" { auto_stage[0] LedMatrix:LedMatrix_Inst|LedMatrix_Animation:LedMatrix_Animation_Inst|Mux18~1 } "NODE_NAME" } } { "LedMatrix_Animation.vhd" "" { Text "C:/Users/ParaComet/Documents/题目2-刘亦凡/LedMatrix_Animation.vhd" 90 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.574 ns) + CELL(0.591 ns) 5.940 ns LedMatrix:LedMatrix_Inst\|LedMatrix_Animation:LedMatrix_Animation_Inst\|pwm_out_G\[62\] 3 REG LC_X3_Y6_N8 7 " "Info: 3: + IC(2.574 ns) + CELL(0.591 ns) = 5.940 ns; Loc. = LC_X3_Y6_N8; Fanout = 7; REG Node = 'LedMatrix:LedMatrix_Inst\|LedMatrix_Animation:LedMatrix_Animation_Inst\|pwm_out_G\[62\]'" {  } { { "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" "3.165 ns" { LedMatrix:LedMatrix_Inst|LedMatrix_Animation:LedMatrix_Animation_Inst|Mux18~1 LedMatrix:LedMatrix_Inst|LedMatrix_Animation:LedMatrix_Animation_Inst|pwm_out_G[62] } "NODE_NAME" } } { "LedMatrix_Animation.vhd" "" { Text "C:/Users/ParaComet/Documents/题目2-刘亦凡/LedMatrix_Animation.vhd" 80 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.331 ns ( 22.41 % ) " "Info: Total cell delay = 1.331 ns ( 22.41 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.609 ns ( 77.59 % ) " "Info: Total interconnect delay = 4.609 ns ( 77.59 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" "5.940 ns" { auto_stage[0] LedMatrix:LedMatrix_Inst|LedMatrix_Animation:LedMatrix_Animation_Inst|Mux18~1 LedMatrix:LedMatrix_Inst|LedMatrix_Animation:LedMatrix_Animation_Inst|pwm_out_G[62] } "NODE_NAME" } } { "c:/resource/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/resource/quartus/bin64/Technology_Viewer.qrui" "5.940 ns" { auto_stage[0] {} LedMatrix:LedMatrix_Inst|LedMatrix_Animation:LedMatrix_Animation_Inst|Mux18~1 {} LedMatrix:LedMatrix_Inst|LedMatrix_Animation:LedMatrix_Animation_Inst|pwm_out_G[62] {} } { 0.000ns 2.035ns 2.574ns } { 0.000ns 0.740ns 0.591ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.221 ns + " "Info: + Micro hold delay of destination is 0.221 ns" {  } { { "LedMatrix_Animation.vhd" "" { Text "C:/Users/ParaComet/Documents/题目2-刘亦凡/LedMatrix_Animation.vhd" 80 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" "13.228 ns" { clk Clk_Generater:clkgen_inst|clk100_r LedMatrix:LedMatrix_Inst|clk_div LedMatrix:LedMatrix_Inst|LedMatrix_Animation:LedMatrix_Animation_Inst|pwm_out_G[62] } "NODE_NAME" } } { "c:/resource/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/resource/quartus/bin64/Technology_Viewer.qrui" "13.228 ns" { clk {} clk~combout {} Clk_Generater:clkgen_inst|clk100_r {} LedMatrix:LedMatrix_Inst|clk_div {} LedMatrix:LedMatrix_Inst|LedMatrix_Animation:LedMatrix_Animation_Inst|pwm_out_G[62] {} } { 0.000ns 0.000ns 1.738ns 3.028ns 3.793ns } { 0.000ns 1.163ns 1.294ns 1.294ns 0.918ns } "" } } { "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" "3.819 ns" { clk auto_stage[0] } "NODE_NAME" } } { "c:/resource/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/resource/quartus/bin64/Technology_Viewer.qrui" "3.819 ns" { clk {} clk~combout {} auto_stage[0] {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } } { "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" "5.940 ns" { auto_stage[0] LedMatrix:LedMatrix_Inst|LedMatrix_Animation:LedMatrix_Animation_Inst|Mux18~1 LedMatrix:LedMatrix_Inst|LedMatrix_Animation:LedMatrix_Animation_Inst|pwm_out_G[62] } "NODE_NAME" } } { "c:/resource/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/resource/quartus/bin64/Technology_Viewer.qrui" "5.940 ns" { auto_stage[0] {} LedMatrix:LedMatrix_Inst|LedMatrix_Animation:LedMatrix_Animation_Inst|Mux18~1 {} LedMatrix:LedMatrix_Inst|LedMatrix_Animation:LedMatrix_Animation_Inst|pwm_out_G[62] {} } { 0.000ns 2.035ns 2.574ns } { 0.000ns 0.740ns 0.591ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "auto_stage\[2\] rst clk 3.286 ns register " "Info: tsu for register \"auto_stage\[2\]\" (data pin = \"rst\", clock pin = \"clk\") is 3.286 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.772 ns + Longest pin register " "Info: + Longest pin to register delay is 6.772 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns rst 1 PIN PIN_134 284 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_134; Fanout = 284; PIN Node = 'rst'" {  } { { "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rst } "NODE_NAME" } } { "Q2_lyf.vhd" "" { Text "C:/Users/ParaComet/Documents/题目2-刘亦凡/Q2_lyf.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.976 ns) + CELL(0.740 ns) 4.848 ns auto_stage\[2\]~2 2 COMB LC_X6_Y4_N7 3 " "Info: 2: + IC(2.976 ns) + CELL(0.740 ns) = 4.848 ns; Loc. = LC_X6_Y4_N7; Fanout = 3; COMB Node = 'auto_stage\[2\]~2'" {  } { { "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" "3.716 ns" { rst auto_stage[2]~2 } "NODE_NAME" } } { "Q2_lyf.vhd" "" { Text "C:/Users/ParaComet/Documents/题目2-刘亦凡/Q2_lyf.vhd" 236 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.681 ns) + CELL(1.243 ns) 6.772 ns auto_stage\[2\] 3 REG LC_X6_Y4_N5 2 " "Info: 3: + IC(0.681 ns) + CELL(1.243 ns) = 6.772 ns; Loc. = LC_X6_Y4_N5; Fanout = 2; REG Node = 'auto_stage\[2\]'" {  } { { "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" "1.924 ns" { auto_stage[2]~2 auto_stage[2] } "NODE_NAME" } } { "Q2_lyf.vhd" "" { Text "C:/Users/ParaComet/Documents/题目2-刘亦凡/Q2_lyf.vhd" 236 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.115 ns ( 46.00 % ) " "Info: Total cell delay = 3.115 ns ( 46.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.657 ns ( 54.00 % ) " "Info: Total interconnect delay = 3.657 ns ( 54.00 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" "6.772 ns" { rst auto_stage[2]~2 auto_stage[2] } "NODE_NAME" } } { "c:/resource/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/resource/quartus/bin64/Technology_Viewer.qrui" "6.772 ns" { rst {} rst~combout {} auto_stage[2]~2 {} auto_stage[2] {} } { 0.000ns 0.000ns 2.976ns 0.681ns } { 0.000ns 1.132ns 0.740ns 1.243ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.333 ns + " "Info: + Micro setup delay of destination is 0.333 ns" {  } { { "Q2_lyf.vhd" "" { Text "C:/Users/ParaComet/Documents/题目2-刘亦凡/Q2_lyf.vhd" 236 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 3.819 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 3.819 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk 1 CLK PIN_18 220 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 220; CLK Node = 'clk'" {  } { { "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Q2_lyf.vhd" "" { Text "C:/Users/ParaComet/Documents/题目2-刘亦凡/Q2_lyf.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(0.918 ns) 3.819 ns auto_stage\[2\] 2 REG LC_X6_Y4_N5 2 " "Info: 2: + IC(1.738 ns) + CELL(0.918 ns) = 3.819 ns; Loc. = LC_X6_Y4_N5; Fanout = 2; REG Node = 'auto_stage\[2\]'" {  } { { "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" "2.656 ns" { clk auto_stage[2] } "NODE_NAME" } } { "Q2_lyf.vhd" "" { Text "C:/Users/ParaComet/Documents/题目2-刘亦凡/Q2_lyf.vhd" 236 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.081 ns ( 54.49 % ) " "Info: Total cell delay = 2.081 ns ( 54.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.738 ns ( 45.51 % ) " "Info: Total interconnect delay = 1.738 ns ( 45.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" "3.819 ns" { clk auto_stage[2] } "NODE_NAME" } } { "c:/resource/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/resource/quartus/bin64/Technology_Viewer.qrui" "3.819 ns" { clk {} clk~combout {} auto_stage[2] {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" "6.772 ns" { rst auto_stage[2]~2 auto_stage[2] } "NODE_NAME" } } { "c:/resource/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/resource/quartus/bin64/Technology_Viewer.qrui" "6.772 ns" { rst {} rst~combout {} auto_stage[2]~2 {} auto_stage[2] {} } { 0.000ns 0.000ns 2.976ns 0.681ns } { 0.000ns 1.132ns 0.740ns 1.243ns } "" } } { "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" "3.819 ns" { clk auto_stage[2] } "NODE_NAME" } } { "c:/resource/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/resource/quartus/bin64/Technology_Viewer.qrui" "3.819 ns" { clk {} clk~combout {} auto_stage[2] {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk deg_out\[0\] Tempreature:Temp_Inst\|temp_twice\[0\] 40.686 ns register " "Info: tco from clock \"clk\" to destination pin \"deg_out\[0\]\" through register \"Tempreature:Temp_Inst\|temp_twice\[0\]\" is 40.686 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 3.819 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 3.819 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk 1 CLK PIN_18 220 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 220; CLK Node = 'clk'" {  } { { "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Q2_lyf.vhd" "" { Text "C:/Users/ParaComet/Documents/题目2-刘亦凡/Q2_lyf.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(0.918 ns) 3.819 ns Tempreature:Temp_Inst\|temp_twice\[0\] 2 REG LC_X9_Y8_N9 2 " "Info: 2: + IC(1.738 ns) + CELL(0.918 ns) = 3.819 ns; Loc. = LC_X9_Y8_N9; Fanout = 2; REG Node = 'Tempreature:Temp_Inst\|temp_twice\[0\]'" {  } { { "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" "2.656 ns" { clk Tempreature:Temp_Inst|temp_twice[0] } "NODE_NAME" } } { "Tempreature.vhd" "" { Text "C:/Users/ParaComet/Documents/题目2-刘亦凡/Tempreature.vhd" 95 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.081 ns ( 54.49 % ) " "Info: Total cell delay = 2.081 ns ( 54.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.738 ns ( 45.51 % ) " "Info: Total interconnect delay = 1.738 ns ( 45.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" "3.819 ns" { clk Tempreature:Temp_Inst|temp_twice[0] } "NODE_NAME" } } { "c:/resource/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/resource/quartus/bin64/Technology_Viewer.qrui" "3.819 ns" { clk {} clk~combout {} Tempreature:Temp_Inst|temp_twice[0] {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns + " "Info: + Micro clock to output delay of source is 0.376 ns" {  } { { "Tempreature.vhd" "" { Text "C:/Users/ParaComet/Documents/题目2-刘亦凡/Tempreature.vhd" 95 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "36.491 ns + Longest register pin " "Info: + Longest register to pin delay is 36.491 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Tempreature:Temp_Inst\|temp_twice\[0\] 1 REG LC_X9_Y8_N9 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X9_Y8_N9; Fanout = 2; REG Node = 'Tempreature:Temp_Inst\|temp_twice\[0\]'" {  } { { "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Tempreature:Temp_Inst|temp_twice[0] } "NODE_NAME" } } { "Tempreature.vhd" "" { Text "C:/Users/ParaComet/Documents/题目2-刘亦凡/Tempreature.vhd" 95 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.249 ns) + CELL(0.914 ns) 2.163 ns DigitalDisplay:Display_Inst\|LessThan1~1 2 COMB LC_X10_Y8_N0 1 " "Info: 2: + IC(1.249 ns) + CELL(0.914 ns) = 2.163 ns; Loc. = LC_X10_Y8_N0; Fanout = 1; COMB Node = 'DigitalDisplay:Display_Inst\|LessThan1~1'" {  } { { "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" "2.163 ns" { Tempreature:Temp_Inst|temp_twice[0] DigitalDisplay:Display_Inst|LessThan1~1 } "NODE_NAME" } } { "DigitalDisplay.vhd" "" { Text "C:/Users/ParaComet/Documents/题目2-刘亦凡/DigitalDisplay.vhd" 52 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.151 ns) + CELL(0.200 ns) 3.514 ns DigitalDisplay:Display_Inst\|LessThan1~2 3 COMB LC_X10_Y8_N5 25 " "Info: 3: + IC(1.151 ns) + CELL(0.200 ns) = 3.514 ns; Loc. = LC_X10_Y8_N5; Fanout = 25; COMB Node = 'DigitalDisplay:Display_Inst\|LessThan1~2'" {  } { { "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" "1.351 ns" { DigitalDisplay:Display_Inst|LessThan1~1 DigitalDisplay:Display_Inst|LessThan1~2 } "NODE_NAME" } } { "DigitalDisplay.vhd" "" { Text "C:/Users/ParaComet/Documents/题目2-刘亦凡/DigitalDisplay.vhd" 52 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.837 ns) + CELL(0.747 ns) 6.098 ns DigitalDisplay:Display_Inst\|lpm_divide:Div0\|lpm_divide_ovl:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_eie:divider\|add_sub_h7c:add_sub_3\|add_sub_cella\[1\]~COUT 4 COMB LC_X10_Y8_N6 1 " "Info: 4: + IC(1.837 ns) + CELL(0.747 ns) = 6.098 ns; Loc. = LC_X10_Y8_N6; Fanout = 1; COMB Node = 'DigitalDisplay:Display_Inst\|lpm_divide:Div0\|lpm_divide_ovl:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_eie:divider\|add_sub_h7c:add_sub_3\|add_sub_cella\[1\]~COUT'" {  } { { "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" "2.584 ns" { DigitalDisplay:Display_Inst|LessThan1~2 DigitalDisplay:Display_Inst|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_eie:divider|add_sub_h7c:add_sub_3|add_sub_cella[1]~COUT } "NODE_NAME" } } { "db/add_sub_h7c.tdf" "" { Text "C:/Users/ParaComet/Documents/题目2-刘亦凡/db/add_sub_h7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.815 ns) 6.913 ns DigitalDisplay:Display_Inst\|lpm_divide:Div0\|lpm_divide_ovl:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_eie:divider\|add_sub_h7c:add_sub_3\|add_sub_cella\[2\]~20 5 COMB LC_X10_Y8_N7 2 " "Info: 5: + IC(0.000 ns) + CELL(0.815 ns) = 6.913 ns; Loc. = LC_X10_Y8_N7; Fanout = 2; COMB Node = 'DigitalDisplay:Display_Inst\|lpm_divide:Div0\|lpm_divide_ovl:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_eie:divider\|add_sub_h7c:add_sub_3\|add_sub_cella\[2\]~20'" {  } { { "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" "0.815 ns" { DigitalDisplay:Display_Inst|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_eie:divider|add_sub_h7c:add_sub_3|add_sub_cella[1]~COUT DigitalDisplay:Display_Inst|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_eie:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~20 } "NODE_NAME" } } { "db/add_sub_h7c.tdf" "" { Text "C:/Users/ParaComet/Documents/题目2-刘亦凡/db/add_sub_h7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.015 ns) + CELL(0.978 ns) 9.906 ns DigitalDisplay:Display_Inst\|lpm_divide:Div0\|lpm_divide_ovl:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_eie:divider\|add_sub_h7c:add_sub_3\|add_sub_cella\[2\]~17 6 COMB LC_X9_Y5_N0 2 " "Info: 6: + IC(2.015 ns) + CELL(0.978 ns) = 9.906 ns; Loc. = LC_X9_Y5_N0; Fanout = 2; COMB Node = 'DigitalDisplay:Display_Inst\|lpm_divide:Div0\|lpm_divide_ovl:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_eie:divider\|add_sub_h7c:add_sub_3\|add_sub_cella\[2\]~17'" {  } { { "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" "2.993 ns" { DigitalDisplay:Display_Inst|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_eie:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~20 DigitalDisplay:Display_Inst|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_eie:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~17 } "NODE_NAME" } } { "db/add_sub_h7c.tdf" "" { Text "C:/Users/ParaComet/Documents/题目2-刘亦凡/db/add_sub_h7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.123 ns) 10.029 ns DigitalDisplay:Display_Inst\|lpm_divide:Div0\|lpm_divide_ovl:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_eie:divider\|add_sub_h7c:add_sub_3\|add_sub_cella\[2\]~12 7 COMB LC_X9_Y5_N1 2 " "Info: 7: + IC(0.000 ns) + CELL(0.123 ns) = 10.029 ns; Loc. = LC_X9_Y5_N1; Fanout = 2; COMB Node = 'DigitalDisplay:Display_Inst\|lpm_divide:Div0\|lpm_divide_ovl:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_eie:divider\|add_sub_h7c:add_sub_3\|add_sub_cella\[2\]~12'" {  } { { "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" "0.123 ns" { DigitalDisplay:Display_Inst|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_eie:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~17 DigitalDisplay:Display_Inst|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_eie:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~12 } "NODE_NAME" } } { "db/add_sub_h7c.tdf" "" { Text "C:/Users/ParaComet/Documents/题目2-刘亦凡/db/add_sub_h7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.123 ns) 10.152 ns DigitalDisplay:Display_Inst\|lpm_divide:Div0\|lpm_divide_ovl:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_eie:divider\|add_sub_h7c:add_sub_3\|add_sub_cella\[2\]~7 8 COMB LC_X9_Y5_N2 1 " "Info: 8: + IC(0.000 ns) + CELL(0.123 ns) = 10.152 ns; Loc. = LC_X9_Y5_N2; Fanout = 1; COMB Node = 'DigitalDisplay:Display_Inst\|lpm_divide:Div0\|lpm_divide_ovl:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_eie:divider\|add_sub_h7c:add_sub_3\|add_sub_cella\[2\]~7'" {  } { { "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" "0.123 ns" { DigitalDisplay:Display_Inst|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_eie:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~12 DigitalDisplay:Display_Inst|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_eie:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~7 } "NODE_NAME" } } { "db/add_sub_h7c.tdf" "" { Text "C:/Users/ParaComet/Documents/题目2-刘亦凡/db/add_sub_h7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.815 ns) 10.967 ns DigitalDisplay:Display_Inst\|lpm_divide:Div0\|lpm_divide_ovl:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_eie:divider\|add_sub_h7c:add_sub_3\|add_sub_cella\[2\]~0 9 COMB LC_X9_Y5_N3 9 " "Info: 9: + IC(0.000 ns) + CELL(0.815 ns) = 10.967 ns; Loc. = LC_X9_Y5_N3; Fanout = 9; COMB Node = 'DigitalDisplay:Display_Inst\|lpm_divide:Div0\|lpm_divide_ovl:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_eie:divider\|add_sub_h7c:add_sub_3\|add_sub_cella\[2\]~0'" {  } { { "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" "0.815 ns" { DigitalDisplay:Display_Inst|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_eie:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~7 DigitalDisplay:Display_Inst|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_eie:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~0 } "NODE_NAME" } } { "db/add_sub_h7c.tdf" "" { Text "C:/Users/ParaComet/Documents/题目2-刘亦凡/db/add_sub_h7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.672 ns) + CELL(0.200 ns) 13.839 ns DigitalDisplay:Display_Inst\|lpm_divide:Div0\|lpm_divide_ovl:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_eie:divider\|StageOut\[16\]~10 10 COMB LC_X10_Y7_N9 3 " "Info: 10: + IC(2.672 ns) + CELL(0.200 ns) = 13.839 ns; Loc. = LC_X10_Y7_N9; Fanout = 3; COMB Node = 'DigitalDisplay:Display_Inst\|lpm_divide:Div0\|lpm_divide_ovl:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_eie:divider\|StageOut\[16\]~10'" {  } { { "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" "2.872 ns" { DigitalDisplay:Display_Inst|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_eie:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~0 DigitalDisplay:Display_Inst|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_eie:divider|StageOut[16]~10 } "NODE_NAME" } } { "db/alt_u_div_eie.tdf" "" { Text "C:/Users/ParaComet/Documents/题目2-刘亦凡/db/alt_u_div_eie.tdf" 58 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.858 ns) + CELL(0.747 ns) 16.444 ns DigitalDisplay:Display_Inst\|lpm_divide:Div0\|lpm_divide_ovl:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_eie:divider\|add_sub_i7c:add_sub_4\|add_sub_cella\[2\]~17 11 COMB LC_X9_Y5_N6 2 " "Info: 11: + IC(1.858 ns) + CELL(0.747 ns) = 16.444 ns; Loc. = LC_X9_Y5_N6; Fanout = 2; COMB Node = 'DigitalDisplay:Display_Inst\|lpm_divide:Div0\|lpm_divide_ovl:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_eie:divider\|add_sub_i7c:add_sub_4\|add_sub_cella\[2\]~17'" {  } { { "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" "2.605 ns" { DigitalDisplay:Display_Inst|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_eie:divider|StageOut[16]~10 DigitalDisplay:Display_Inst|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_eie:divider|add_sub_i7c:add_sub_4|add_sub_cella[2]~17 } "NODE_NAME" } } { "db/add_sub_i7c.tdf" "" { Text "C:/Users/ParaComet/Documents/题目2-刘亦凡/db/add_sub_i7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.123 ns) 16.567 ns DigitalDisplay:Display_Inst\|lpm_divide:Div0\|lpm_divide_ovl:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_eie:divider\|add_sub_i7c:add_sub_4\|add_sub_cella\[2\]~12 12 COMB LC_X9_Y5_N7 1 " "Info: 12: + IC(0.000 ns) + CELL(0.123 ns) = 16.567 ns; Loc. = LC_X9_Y5_N7; Fanout = 1; COMB Node = 'DigitalDisplay:Display_Inst\|lpm_divide:Div0\|lpm_divide_ovl:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_eie:divider\|add_sub_i7c:add_sub_4\|add_sub_cella\[2\]~12'" {  } { { "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" "0.123 ns" { DigitalDisplay:Display_Inst|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_eie:divider|add_sub_i7c:add_sub_4|add_sub_cella[2]~17 DigitalDisplay:Display_Inst|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_eie:divider|add_sub_i7c:add_sub_4|add_sub_cella[2]~12 } "NODE_NAME" } } { "db/add_sub_i7c.tdf" "" { Text "C:/Users/ParaComet/Documents/题目2-刘亦凡/db/add_sub_i7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.123 ns) 16.690 ns DigitalDisplay:Display_Inst\|lpm_divide:Div0\|lpm_divide_ovl:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_eie:divider\|add_sub_i7c:add_sub_4\|add_sub_cella\[2\]~7 13 COMB LC_X9_Y5_N8 1 " "Info: 13: + IC(0.000 ns) + CELL(0.123 ns) = 16.690 ns; Loc. = LC_X9_Y5_N8; Fanout = 1; COMB Node = 'DigitalDisplay:Display_Inst\|lpm_divide:Div0\|lpm_divide_ovl:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_eie:divider\|add_sub_i7c:add_sub_4\|add_sub_cella\[2\]~7'" {  } { { "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" "0.123 ns" { DigitalDisplay:Display_Inst|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_eie:divider|add_sub_i7c:add_sub_4|add_sub_cella[2]~12 DigitalDisplay:Display_Inst|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_eie:divider|add_sub_i7c:add_sub_4|add_sub_cella[2]~7 } "NODE_NAME" } } { "db/add_sub_i7c.tdf" "" { Text "C:/Users/ParaComet/Documents/题目2-刘亦凡/db/add_sub_i7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.815 ns) 17.505 ns DigitalDisplay:Display_Inst\|lpm_divide:Div0\|lpm_divide_ovl:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_eie:divider\|add_sub_i7c:add_sub_4\|add_sub_cella\[2\]~0 14 COMB LC_X9_Y5_N9 9 " "Info: 14: + IC(0.000 ns) + CELL(0.815 ns) = 17.505 ns; Loc. = LC_X9_Y5_N9; Fanout = 9; COMB Node = 'DigitalDisplay:Display_Inst\|lpm_divide:Div0\|lpm_divide_ovl:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_eie:divider\|add_sub_i7c:add_sub_4\|add_sub_cella\[2\]~0'" {  } { { "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" "0.815 ns" { DigitalDisplay:Display_Inst|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_eie:divider|add_sub_i7c:add_sub_4|add_sub_cella[2]~7 DigitalDisplay:Display_Inst|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_eie:divider|add_sub_i7c:add_sub_4|add_sub_cella[2]~0 } "NODE_NAME" } } { "db/add_sub_i7c.tdf" "" { Text "C:/Users/ParaComet/Documents/题目2-刘亦凡/db/add_sub_i7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.619 ns) + CELL(0.200 ns) 20.324 ns DigitalDisplay:Display_Inst\|lpm_divide:Div0\|lpm_divide_ovl:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_eie:divider\|StageOut\[22\]~7 15 COMB LC_X10_Y7_N4 2 " "Info: 15: + IC(2.619 ns) + CELL(0.200 ns) = 20.324 ns; Loc. = LC_X10_Y7_N4; Fanout = 2; COMB Node = 'DigitalDisplay:Display_Inst\|lpm_divide:Div0\|lpm_divide_ovl:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_eie:divider\|StageOut\[22\]~7'" {  } { { "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" "2.819 ns" { DigitalDisplay:Display_Inst|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_eie:divider|add_sub_i7c:add_sub_4|add_sub_cella[2]~0 DigitalDisplay:Display_Inst|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_eie:divider|StageOut[22]~7 } "NODE_NAME" } } { "db/alt_u_div_eie.tdf" "" { Text "C:/Users/ParaComet/Documents/题目2-刘亦凡/db/alt_u_div_eie.tdf" 58 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.442 ns) + CELL(0.747 ns) 23.513 ns DigitalDisplay:Display_Inst\|lpm_divide:Div0\|lpm_divide_ovl:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_eie:divider\|add_sub_i7c:add_sub_5\|add_sub_cella\[2\]~12 16 COMB LC_X7_Y5_N7 1 " "Info: 16: + IC(2.442 ns) + CELL(0.747 ns) = 23.513 ns; Loc. = LC_X7_Y5_N7; Fanout = 1; COMB Node = 'DigitalDisplay:Display_Inst\|lpm_divide:Div0\|lpm_divide_ovl:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_eie:divider\|add_sub_i7c:add_sub_5\|add_sub_cella\[2\]~12'" {  } { { "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" "3.189 ns" { DigitalDisplay:Display_Inst|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_eie:divider|StageOut[22]~7 DigitalDisplay:Display_Inst|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_eie:divider|add_sub_i7c:add_sub_5|add_sub_cella[2]~12 } "NODE_NAME" } } { "db/add_sub_i7c.tdf" "" { Text "C:/Users/ParaComet/Documents/题目2-刘亦凡/db/add_sub_i7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.123 ns) 23.636 ns DigitalDisplay:Display_Inst\|lpm_divide:Div0\|lpm_divide_ovl:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_eie:divider\|add_sub_i7c:add_sub_5\|add_sub_cella\[2\]~7 17 COMB LC_X7_Y5_N8 1 " "Info: 17: + IC(0.000 ns) + CELL(0.123 ns) = 23.636 ns; Loc. = LC_X7_Y5_N8; Fanout = 1; COMB Node = 'DigitalDisplay:Display_Inst\|lpm_divide:Div0\|lpm_divide_ovl:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_eie:divider\|add_sub_i7c:add_sub_5\|add_sub_cella\[2\]~7'" {  } { { "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" "0.123 ns" { DigitalDisplay:Display_Inst|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_eie:divider|add_sub_i7c:add_sub_5|add_sub_cella[2]~12 DigitalDisplay:Display_Inst|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_eie:divider|add_sub_i7c:add_sub_5|add_sub_cella[2]~7 } "NODE_NAME" } } { "db/add_sub_i7c.tdf" "" { Text "C:/Users/ParaComet/Documents/题目2-刘亦凡/db/add_sub_i7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.815 ns) 24.451 ns DigitalDisplay:Display_Inst\|lpm_divide:Div0\|lpm_divide_ovl:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_eie:divider\|add_sub_i7c:add_sub_5\|add_sub_cella\[2\]~0 18 COMB LC_X7_Y5_N9 1 " "Info: 18: + IC(0.000 ns) + CELL(0.815 ns) = 24.451 ns; Loc. = LC_X7_Y5_N9; Fanout = 1; COMB Node = 'DigitalDisplay:Display_Inst\|lpm_divide:Div0\|lpm_divide_ovl:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_eie:divider\|add_sub_i7c:add_sub_5\|add_sub_cella\[2\]~0'" {  } { { "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" "0.815 ns" { DigitalDisplay:Display_Inst|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_eie:divider|add_sub_i7c:add_sub_5|add_sub_cella[2]~7 DigitalDisplay:Display_Inst|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_eie:divider|add_sub_i7c:add_sub_5|add_sub_cella[2]~0 } "NODE_NAME" } } { "db/add_sub_i7c.tdf" "" { Text "C:/Users/ParaComet/Documents/题目2-刘亦凡/db/add_sub_i7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.722 ns) + CELL(0.200 ns) 25.373 ns DigitalDisplay:Display_Inst\|Mux3~3 19 COMB LC_X7_Y5_N3 1 " "Info: 19: + IC(0.722 ns) + CELL(0.200 ns) = 25.373 ns; Loc. = LC_X7_Y5_N3; Fanout = 1; COMB Node = 'DigitalDisplay:Display_Inst\|Mux3~3'" {  } { { "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" "0.922 ns" { DigitalDisplay:Display_Inst|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_eie:divider|add_sub_i7c:add_sub_5|add_sub_cella[2]~0 DigitalDisplay:Display_Inst|Mux3~3 } "NODE_NAME" } } { "DigitalDisplay.vhd" "" { Text "C:/Users/ParaComet/Documents/题目2-刘亦凡/DigitalDisplay.vhd" 69 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.710 ns) + CELL(0.200 ns) 26.283 ns DigitalDisplay:Display_Inst\|Mux3~4 20 COMB LC_X7_Y5_N0 1 " "Info: 20: + IC(0.710 ns) + CELL(0.200 ns) = 26.283 ns; Loc. = LC_X7_Y5_N0; Fanout = 1; COMB Node = 'DigitalDisplay:Display_Inst\|Mux3~4'" {  } { { "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" "0.910 ns" { DigitalDisplay:Display_Inst|Mux3~3 DigitalDisplay:Display_Inst|Mux3~4 } "NODE_NAME" } } { "DigitalDisplay.vhd" "" { Text "C:/Users/ParaComet/Documents/题目2-刘亦凡/DigitalDisplay.vhd" 69 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.175 ns) + CELL(0.200 ns) 27.658 ns DigitalDisplay:Display_Inst\|Mux3~5 21 COMB LC_X7_Y5_N4 7 " "Info: 21: + IC(1.175 ns) + CELL(0.200 ns) = 27.658 ns; Loc. = LC_X7_Y5_N4; Fanout = 7; COMB Node = 'DigitalDisplay:Display_Inst\|Mux3~5'" {  } { { "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" "1.375 ns" { DigitalDisplay:Display_Inst|Mux3~4 DigitalDisplay:Display_Inst|Mux3~5 } "NODE_NAME" } } { "DigitalDisplay.vhd" "" { Text "C:/Users/ParaComet/Documents/题目2-刘亦凡/DigitalDisplay.vhd" 69 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.131 ns) + CELL(0.200 ns) 30.989 ns DigitalDisplay:Display_Inst\|Mux11~0 22 COMB LC_X4_Y7_N6 1 " "Info: 22: + IC(3.131 ns) + CELL(0.200 ns) = 30.989 ns; Loc. = LC_X4_Y7_N6; Fanout = 1; COMB Node = 'DigitalDisplay:Display_Inst\|Mux11~0'" {  } { { "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" "3.331 ns" { DigitalDisplay:Display_Inst|Mux3~5 DigitalDisplay:Display_Inst|Mux11~0 } "NODE_NAME" } } { "DigitalDisplay.vhd" "" { Text "C:/Users/ParaComet/Documents/题目2-刘亦凡/DigitalDisplay.vhd" 95 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.180 ns) + CELL(2.322 ns) 36.491 ns deg_out\[0\] 23 PIN PIN_62 0 " "Info: 23: + IC(3.180 ns) + CELL(2.322 ns) = 36.491 ns; Loc. = PIN_62; Fanout = 0; PIN Node = 'deg_out\[0\]'" {  } { { "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" "5.502 ns" { DigitalDisplay:Display_Inst|Mux11~0 deg_out[0] } "NODE_NAME" } } { "Q2_lyf.vhd" "" { Text "C:/Users/ParaComet/Documents/题目2-刘亦凡/Q2_lyf.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "11.730 ns ( 32.14 % ) " "Info: Total cell delay = 11.730 ns ( 32.14 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "24.761 ns ( 67.86 % ) " "Info: Total interconnect delay = 24.761 ns ( 67.86 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" "36.491 ns" { Tempreature:Temp_Inst|temp_twice[0] DigitalDisplay:Display_Inst|LessThan1~1 DigitalDisplay:Display_Inst|LessThan1~2 DigitalDisplay:Display_Inst|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_eie:divider|add_sub_h7c:add_sub_3|add_sub_cella[1]~COUT DigitalDisplay:Display_Inst|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_eie:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~20 DigitalDisplay:Display_Inst|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_eie:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~17 DigitalDisplay:Display_Inst|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_eie:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~12 DigitalDisplay:Display_Inst|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_eie:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~7 DigitalDisplay:Display_Inst|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_eie:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~0 DigitalDisplay:Display_Inst|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_eie:divider|StageOut[16]~10 DigitalDisplay:Display_Inst|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_eie:divider|add_sub_i7c:add_sub_4|add_sub_cella[2]~17 DigitalDisplay:Display_Inst|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_eie:divider|add_sub_i7c:add_sub_4|add_sub_cella[2]~12 DigitalDisplay:Display_Inst|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_eie:divider|add_sub_i7c:add_sub_4|add_sub_cella[2]~7 DigitalDisplay:Display_Inst|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_eie:divider|add_sub_i7c:add_sub_4|add_sub_cella[2]~0 DigitalDisplay:Display_Inst|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_eie:divider|StageOut[22]~7 DigitalDisplay:Display_Inst|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_eie:divider|add_sub_i7c:add_sub_5|add_sub_cella[2]~12 DigitalDisplay:Display_Inst|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_eie:divider|add_sub_i7c:add_sub_5|add_sub_cella[2]~7 DigitalDisplay:Display_Inst|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_eie:divider|add_sub_i7c:add_sub_5|add_sub_cella[2]~0 DigitalDisplay:Display_Inst|Mux3~3 DigitalDisplay:Display_Inst|Mux3~4 DigitalDisplay:Display_Inst|Mux3~5 DigitalDisplay:Display_Inst|Mux11~0 deg_out[0] } "NODE_NAME" } } { "c:/resource/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/resource/quartus/bin64/Technology_Viewer.qrui" "36.491 ns" { Tempreature:Temp_Inst|temp_twice[0] {} DigitalDisplay:Display_Inst|LessThan1~1 {} DigitalDisplay:Display_Inst|LessThan1~2 {} DigitalDisplay:Display_Inst|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_eie:divider|add_sub_h7c:add_sub_3|add_sub_cella[1]~COUT {} DigitalDisplay:Display_Inst|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_eie:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~20 {} DigitalDisplay:Display_Inst|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_eie:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~17 {} DigitalDisplay:Display_Inst|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_eie:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~12 {} DigitalDisplay:Display_Inst|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_eie:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~7 {} DigitalDisplay:Display_Inst|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_eie:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~0 {} DigitalDisplay:Display_Inst|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_eie:divider|StageOut[16]~10 {} DigitalDisplay:Display_Inst|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_eie:divider|add_sub_i7c:add_sub_4|add_sub_cella[2]~17 {} DigitalDisplay:Display_Inst|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_eie:divider|add_sub_i7c:add_sub_4|add_sub_cella[2]~12 {} DigitalDisplay:Display_Inst|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_eie:divider|add_sub_i7c:add_sub_4|add_sub_cella[2]~7 {} DigitalDisplay:Display_Inst|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_eie:divider|add_sub_i7c:add_sub_4|add_sub_cella[2]~0 {} DigitalDisplay:Display_Inst|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_eie:divider|StageOut[22]~7 {} DigitalDisplay:Display_Inst|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_eie:divider|add_sub_i7c:add_sub_5|add_sub_cella[2]~12 {} DigitalDisplay:Display_Inst|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_eie:divider|add_sub_i7c:add_sub_5|add_sub_cella[2]~7 {} DigitalDisplay:Display_Inst|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_eie:divider|add_sub_i7c:add_sub_5|add_sub_cella[2]~0 {} DigitalDisplay:Display_Inst|Mux3~3 {} DigitalDisplay:Display_Inst|Mux3~4 {} DigitalDisplay:Display_Inst|Mux3~5 {} DigitalDisplay:Display_Inst|Mux11~0 {} deg_out[0] {} } { 0.000ns 1.249ns 1.151ns 1.837ns 0.000ns 2.015ns 0.000ns 0.000ns 0.000ns 2.672ns 1.858ns 0.000ns 0.000ns 0.000ns 2.619ns 2.442ns 0.000ns 0.000ns 0.722ns 0.710ns 1.175ns 3.131ns 3.180ns } { 0.000ns 0.914ns 0.200ns 0.747ns 0.815ns 0.978ns 0.123ns 0.123ns 0.815ns 0.200ns 0.747ns 0.123ns 0.123ns 0.815ns 0.200ns 0.747ns 0.123ns 0.815ns 0.200ns 0.200ns 0.200ns 0.200ns 2.322ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" "3.819 ns" { clk Tempreature:Temp_Inst|temp_twice[0] } "NODE_NAME" } } { "c:/resource/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/resource/quartus/bin64/Technology_Viewer.qrui" "3.819 ns" { clk {} clk~combout {} Tempreature:Temp_Inst|temp_twice[0] {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } } { "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" "36.491 ns" { Tempreature:Temp_Inst|temp_twice[0] DigitalDisplay:Display_Inst|LessThan1~1 DigitalDisplay:Display_Inst|LessThan1~2 DigitalDisplay:Display_Inst|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_eie:divider|add_sub_h7c:add_sub_3|add_sub_cella[1]~COUT DigitalDisplay:Display_Inst|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_eie:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~20 DigitalDisplay:Display_Inst|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_eie:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~17 DigitalDisplay:Display_Inst|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_eie:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~12 DigitalDisplay:Display_Inst|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_eie:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~7 DigitalDisplay:Display_Inst|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_eie:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~0 DigitalDisplay:Display_Inst|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_eie:divider|StageOut[16]~10 DigitalDisplay:Display_Inst|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_eie:divider|add_sub_i7c:add_sub_4|add_sub_cella[2]~17 DigitalDisplay:Display_Inst|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_eie:divider|add_sub_i7c:add_sub_4|add_sub_cella[2]~12 DigitalDisplay:Display_Inst|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_eie:divider|add_sub_i7c:add_sub_4|add_sub_cella[2]~7 DigitalDisplay:Display_Inst|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_eie:divider|add_sub_i7c:add_sub_4|add_sub_cella[2]~0 DigitalDisplay:Display_Inst|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_eie:divider|StageOut[22]~7 DigitalDisplay:Display_Inst|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_eie:divider|add_sub_i7c:add_sub_5|add_sub_cella[2]~12 DigitalDisplay:Display_Inst|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_eie:divider|add_sub_i7c:add_sub_5|add_sub_cella[2]~7 DigitalDisplay:Display_Inst|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_eie:divider|add_sub_i7c:add_sub_5|add_sub_cella[2]~0 DigitalDisplay:Display_Inst|Mux3~3 DigitalDisplay:Display_Inst|Mux3~4 DigitalDisplay:Display_Inst|Mux3~5 DigitalDisplay:Display_Inst|Mux11~0 deg_out[0] } "NODE_NAME" } } { "c:/resource/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/resource/quartus/bin64/Technology_Viewer.qrui" "36.491 ns" { Tempreature:Temp_Inst|temp_twice[0] {} DigitalDisplay:Display_Inst|LessThan1~1 {} DigitalDisplay:Display_Inst|LessThan1~2 {} DigitalDisplay:Display_Inst|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_eie:divider|add_sub_h7c:add_sub_3|add_sub_cella[1]~COUT {} DigitalDisplay:Display_Inst|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_eie:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~20 {} DigitalDisplay:Display_Inst|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_eie:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~17 {} DigitalDisplay:Display_Inst|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_eie:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~12 {} DigitalDisplay:Display_Inst|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_eie:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~7 {} DigitalDisplay:Display_Inst|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_eie:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~0 {} DigitalDisplay:Display_Inst|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_eie:divider|StageOut[16]~10 {} DigitalDisplay:Display_Inst|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_eie:divider|add_sub_i7c:add_sub_4|add_sub_cella[2]~17 {} DigitalDisplay:Display_Inst|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_eie:divider|add_sub_i7c:add_sub_4|add_sub_cella[2]~12 {} DigitalDisplay:Display_Inst|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_eie:divider|add_sub_i7c:add_sub_4|add_sub_cella[2]~7 {} DigitalDisplay:Display_Inst|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_eie:divider|add_sub_i7c:add_sub_4|add_sub_cella[2]~0 {} DigitalDisplay:Display_Inst|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_eie:divider|StageOut[22]~7 {} DigitalDisplay:Display_Inst|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_eie:divider|add_sub_i7c:add_sub_5|add_sub_cella[2]~12 {} DigitalDisplay:Display_Inst|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_eie:divider|add_sub_i7c:add_sub_5|add_sub_cella[2]~7 {} DigitalDisplay:Display_Inst|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_eie:divider|add_sub_i7c:add_sub_5|add_sub_cella[2]~0 {} DigitalDisplay:Display_Inst|Mux3~3 {} DigitalDisplay:Display_Inst|Mux3~4 {} DigitalDisplay:Display_Inst|Mux3~5 {} DigitalDisplay:Display_Inst|Mux11~0 {} deg_out[0] {} } { 0.000ns 1.249ns 1.151ns 1.837ns 0.000ns 2.015ns 0.000ns 0.000ns 0.000ns 2.672ns 1.858ns 0.000ns 0.000ns 0.000ns 2.619ns 2.442ns 0.000ns 0.000ns 0.722ns 0.710ns 1.175ns 3.131ns 3.180ns } { 0.000ns 0.914ns 0.200ns 0.747ns 0.815ns 0.978ns 0.123ns 0.123ns 0.815ns 0.200ns 0.747ns 0.123ns 0.123ns 0.815ns 0.200ns 0.747ns 0.123ns 0.815ns 0.200ns 0.200ns 0.200ns 0.200ns 2.322ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "LedMatrix:LedMatrix_Inst\|LedMatrix_Animation:LedMatrix_Animation_Inst\|pwm_out_G\[54\] rst clk 6.891 ns register " "Info: th for register \"LedMatrix:LedMatrix_Inst\|LedMatrix_Animation:LedMatrix_Animation_Inst\|pwm_out_G\[54\]\" (data pin = \"rst\", clock pin = \"clk\") is 6.891 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 13.228 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 13.228 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk 1 CLK PIN_18 220 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 220; CLK Node = 'clk'" {  } { { "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Q2_lyf.vhd" "" { Text "C:/Users/ParaComet/Documents/题目2-刘亦凡/Q2_lyf.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(1.294 ns) 4.195 ns Clk_Generater:clkgen_inst\|clk100_r 2 REG LC_X12_Y3_N2 8 " "Info: 2: + IC(1.738 ns) + CELL(1.294 ns) = 4.195 ns; Loc. = LC_X12_Y3_N2; Fanout = 8; REG Node = 'Clk_Generater:clkgen_inst\|clk100_r'" {  } { { "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" "3.032 ns" { clk Clk_Generater:clkgen_inst|clk100_r } "NODE_NAME" } } { "Clk_Generater.vhd" "" { Text "C:/Users/ParaComet/Documents/题目2-刘亦凡/Clk_Generater.vhd" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.028 ns) + CELL(1.294 ns) 8.517 ns LedMatrix:LedMatrix_Inst\|clk_div 3 REG LC_X12_Y4_N9 14 " "Info: 3: + IC(3.028 ns) + CELL(1.294 ns) = 8.517 ns; Loc. = LC_X12_Y4_N9; Fanout = 14; REG Node = 'LedMatrix:LedMatrix_Inst\|clk_div'" {  } { { "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" "4.322 ns" { Clk_Generater:clkgen_inst|clk100_r LedMatrix:LedMatrix_Inst|clk_div } "NODE_NAME" } } { "LedMatrix.vhd" "" { Text "C:/Users/ParaComet/Documents/题目2-刘亦凡/LedMatrix.vhd" 59 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.793 ns) + CELL(0.918 ns) 13.228 ns LedMatrix:LedMatrix_Inst\|LedMatrix_Animation:LedMatrix_Animation_Inst\|pwm_out_G\[54\] 4 REG LC_X3_Y6_N1 7 " "Info: 4: + IC(3.793 ns) + CELL(0.918 ns) = 13.228 ns; Loc. = LC_X3_Y6_N1; Fanout = 7; REG Node = 'LedMatrix:LedMatrix_Inst\|LedMatrix_Animation:LedMatrix_Animation_Inst\|pwm_out_G\[54\]'" {  } { { "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" "4.711 ns" { LedMatrix:LedMatrix_Inst|clk_div LedMatrix:LedMatrix_Inst|LedMatrix_Animation:LedMatrix_Animation_Inst|pwm_out_G[54] } "NODE_NAME" } } { "LedMatrix_Animation.vhd" "" { Text "C:/Users/ParaComet/Documents/题目2-刘亦凡/LedMatrix_Animation.vhd" 80 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.669 ns ( 35.30 % ) " "Info: Total cell delay = 4.669 ns ( 35.30 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.559 ns ( 64.70 % ) " "Info: Total interconnect delay = 8.559 ns ( 64.70 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" "13.228 ns" { clk Clk_Generater:clkgen_inst|clk100_r LedMatrix:LedMatrix_Inst|clk_div LedMatrix:LedMatrix_Inst|LedMatrix_Animation:LedMatrix_Animation_Inst|pwm_out_G[54] } "NODE_NAME" } } { "c:/resource/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/resource/quartus/bin64/Technology_Viewer.qrui" "13.228 ns" { clk {} clk~combout {} Clk_Generater:clkgen_inst|clk100_r {} LedMatrix:LedMatrix_Inst|clk_div {} LedMatrix:LedMatrix_Inst|LedMatrix_Animation:LedMatrix_Animation_Inst|pwm_out_G[54] {} } { 0.000ns 0.000ns 1.738ns 3.028ns 3.793ns } { 0.000ns 1.163ns 1.294ns 1.294ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.221 ns + " "Info: + Micro hold delay of destination is 0.221 ns" {  } { { "LedMatrix_Animation.vhd" "" { Text "C:/Users/ParaComet/Documents/题目2-刘亦凡/LedMatrix_Animation.vhd" 80 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.558 ns - Shortest pin register " "Info: - Shortest pin to register delay is 6.558 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns rst 1 PIN PIN_134 284 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_134; Fanout = 284; PIN Node = 'rst'" {  } { { "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rst } "NODE_NAME" } } { "Q2_lyf.vhd" "" { Text "C:/Users/ParaComet/Documents/题目2-刘亦凡/Q2_lyf.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.183 ns) + CELL(1.243 ns) 6.558 ns LedMatrix:LedMatrix_Inst\|LedMatrix_Animation:LedMatrix_Animation_Inst\|pwm_out_G\[54\] 2 REG LC_X3_Y6_N1 7 " "Info: 2: + IC(4.183 ns) + CELL(1.243 ns) = 6.558 ns; Loc. = LC_X3_Y6_N1; Fanout = 7; REG Node = 'LedMatrix:LedMatrix_Inst\|LedMatrix_Animation:LedMatrix_Animation_Inst\|pwm_out_G\[54\]'" {  } { { "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" "5.426 ns" { rst LedMatrix:LedMatrix_Inst|LedMatrix_Animation:LedMatrix_Animation_Inst|pwm_out_G[54] } "NODE_NAME" } } { "LedMatrix_Animation.vhd" "" { Text "C:/Users/ParaComet/Documents/题目2-刘亦凡/LedMatrix_Animation.vhd" 80 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.375 ns ( 36.22 % ) " "Info: Total cell delay = 2.375 ns ( 36.22 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.183 ns ( 63.78 % ) " "Info: Total interconnect delay = 4.183 ns ( 63.78 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" "6.558 ns" { rst LedMatrix:LedMatrix_Inst|LedMatrix_Animation:LedMatrix_Animation_Inst|pwm_out_G[54] } "NODE_NAME" } } { "c:/resource/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/resource/quartus/bin64/Technology_Viewer.qrui" "6.558 ns" { rst {} rst~combout {} LedMatrix:LedMatrix_Inst|LedMatrix_Animation:LedMatrix_Animation_Inst|pwm_out_G[54] {} } { 0.000ns 0.000ns 4.183ns } { 0.000ns 1.132ns 1.243ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" "13.228 ns" { clk Clk_Generater:clkgen_inst|clk100_r LedMatrix:LedMatrix_Inst|clk_div LedMatrix:LedMatrix_Inst|LedMatrix_Animation:LedMatrix_Animation_Inst|pwm_out_G[54] } "NODE_NAME" } } { "c:/resource/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/resource/quartus/bin64/Technology_Viewer.qrui" "13.228 ns" { clk {} clk~combout {} Clk_Generater:clkgen_inst|clk100_r {} LedMatrix:LedMatrix_Inst|clk_div {} LedMatrix:LedMatrix_Inst|LedMatrix_Animation:LedMatrix_Animation_Inst|pwm_out_G[54] {} } { 0.000ns 0.000ns 1.738ns 3.028ns 3.793ns } { 0.000ns 1.163ns 1.294ns 1.294ns 0.918ns } "" } } { "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" "6.558 ns" { rst LedMatrix:LedMatrix_Inst|LedMatrix_Animation:LedMatrix_Animation_Inst|pwm_out_G[54] } "NODE_NAME" } } { "c:/resource/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/resource/quartus/bin64/Technology_Viewer.qrui" "6.558 ns" { rst {} rst~combout {} LedMatrix:LedMatrix_Inst|LedMatrix_Animation:LedMatrix_Animation_Inst|pwm_out_G[54] {} } { 0.000ns 0.000ns 4.183ns } { 0.000ns 1.132ns 1.243ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 3 s Quartus II 64-Bit " "Info: Quartus II 64-Bit Classic Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4362 " "Info: Peak virtual memory: 4362 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Oct 08 01:32:25 2025 " "Info: Processing ended: Wed Oct 08 01:32:25 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
