

================================================================
== Vitis HLS Report for 'compute_CONV_layer'
================================================================
* Date:           Mon Apr 12 19:27:37 2021

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        project_1
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +---------------------------------------+----------------------------+---------+---------+----------+----------+--------+--------+---------+
        |                                       |                            |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
        |                Instance               |           Module           |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
        +---------------------------------------+----------------------------+---------+---------+----------+----------+--------+--------+---------+
        |grp_MLP_fu_112                         |MLP                         |        ?|        ?|         ?|         ?|       ?|       ?|     none|
        |grp_load_mlp_weights_one_layer_fu_133  |load_mlp_weights_one_layer  |   371702|   371702|  3.717 ms|  3.717 ms|  371702|  371702|     none|
        |grp_compute_edge_embedding_fu_157      |compute_edge_embedding      |        ?|        ?|         ?|         ?|       ?|       ?|     none|
        |grp_message_passing_fu_173             |message_passing             |        ?|        ?|         ?|         ?|       ?|       ?|     none|
        +---------------------------------------+----------------------------+---------+---------+----------+----------+--------+--------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|        2|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |       64|     8|    10511|    18399|    -|
|Memory               |       35|     -|        8|      600|   24|
|Multiplexer          |        -|     -|        -|      341|    -|
|Register             |        -|     -|       10|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |       99|     8|    10529|    19342|   24|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        7|    ~0|        1|        4|    7|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        2|    ~0|       ~0|        1|    2|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +---------------------------------------+----------------------------+---------+----+------+-------+-----+
    |                Instance               |           Module           | BRAM_18K| DSP|  FF  |  LUT  | URAM|
    +---------------------------------------+----------------------------+---------+----+------+-------+-----+
    |grp_MLP_fu_112                         |MLP                         |       64|   4|  8883|  15829|    0|
    |grp_compute_edge_embedding_fu_157      |compute_edge_embedding      |        0|   1|   298|    758|    0|
    |grp_load_mlp_weights_one_layer_fu_133  |load_mlp_weights_one_layer  |        0|   0|   968|   1215|    0|
    |grp_message_passing_fu_173             |message_passing             |        0|   3|   362|    597|    0|
    +---------------------------------------+----------------------------+---------+----+------+-------+-----+
    |Total                                  |                            |       64|   8| 10511|  18399|    0|
    +---------------------------------------+----------------------------+---------+----+------+-------+-----+

    * DSP: 
    N/A

    * Memory: 
    +--------------------+-------------------------------------+---------+---+-----+-----+--------+-----+------+-------------+
    |       Memory       |                Module               | BRAM_18K| FF| LUT | URAM|  Words | Bits| Banks| W*Bits*Banks|
    +--------------------+-------------------------------------+---------+---+-----+-----+--------+-----+------+-------------+
    |edge_embedding_V_U  |compute_CONV_layer_edge_embedding_V  |        0|  4|  300|   12|  600000|   32|     1|     19200000|
    |message_V_U         |compute_CONV_layer_message_V         |        0|  4|  300|   12|  300000|   32|     1|      9600000|
    |mlp_1_bias_V_U      |compute_CONV_layer_mlp_1_bias_V      |        2|  0|    0|    0|     600|   32|     1|        19200|
    |mlp_1_weights_V_U   |compute_CONV_layer_mlp_1_weights_V   |       16|  0|    0|    0|  180000|   32|     1|      5760000|
    |mlp_2_weights_V_U   |compute_CONV_layer_mlp_1_weights_V   |       16|  0|    0|    0|  180000|   32|     1|      5760000|
    |mlp_2_bias_V_U      |compute_CONV_layer_mlp_2_bias_V      |        1|  0|    0|    0|     300|   32|     1|         9600|
    +--------------------+-------------------------------------+---------+---+-----+-----+--------+-----+------+-------------+
    |Total               |                                     |       35|  8|  600|   24| 1260900|  192|     6|     40348800|
    +--------------------+-------------------------------------+---------+---+-----+-----+--------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------------+----------+----+---+----+------------+------------+
    |          Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------------+----------+----+---+----+------------+------------+
    |ap_block_state2_on_subcall_done  |        or|   0|  0|   2|           1|           1|
    +---------------------------------+----------+----+---+----+------------+------------+
    |Total                            |          |   0|  0|   2|           1|           1|
    +---------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------+----+-----------+-----+-----------+
    |            Name           | LUT| Input Size| Bits| Total Bits|
    +---------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                  |  37|          7|    1|          7|
    |edge_embedding_V_address0  |  14|          3|   20|         60|
    |edge_embedding_V_ce0       |  14|          3|    1|          3|
    |edge_embedding_V_ce1       |   9|          2|    1|          2|
    |edge_embedding_V_we1       |   9|          2|    1|          2|
    |m_axi_mem_ARVALID          |   9|          2|    1|          2|
    |m_axi_mem_RREADY           |   9|          2|    1|          2|
    |message_V_address0         |  14|          3|   19|         57|
    |message_V_ce0              |  14|          3|    1|          3|
    |message_V_ce1              |   9|          2|    1|          2|
    |message_V_we1              |   9|          2|    1|          2|
    |mlp_1_bias_V_address0      |  14|          3|   10|         30|
    |mlp_1_bias_V_ce0           |  14|          3|    1|          3|
    |mlp_1_bias_V_we0           |   9|          2|    1|          2|
    |mlp_1_weights_V_address0   |  14|          3|   18|         54|
    |mlp_1_weights_V_ce0        |  14|          3|    1|          3|
    |mlp_1_weights_V_we0        |   9|          2|    1|          2|
    |mlp_2_bias_V_address0      |  14|          3|    9|         27|
    |mlp_2_bias_V_ce0           |  14|          3|    1|          3|
    |mlp_2_bias_V_we0           |   9|          2|    1|          2|
    |mlp_2_weights_V_address0   |  14|          3|   18|         54|
    |mlp_2_weights_V_ce0        |  14|          3|    1|          3|
    |mlp_2_weights_V_we0        |   9|          2|    1|          2|
    |node_embedding_V_address0  |  14|          3|   19|         57|
    |node_embedding_V_ce0       |  14|          3|    1|          3|
    |node_embedding_V_ce1       |   9|          2|    1|          2|
    |node_embedding_V_we1       |   9|          2|    1|          2|
    +---------------------------+----+-----------+-----+-----------+
    |Total                      | 341|         73|  133|        391|
    +---------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------------------+---+----+-----+-----------+
    |                        Name                        | FF| LUT| Bits| Const Bits|
    +----------------------------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                                           |  6|   0|    6|          0|
    |grp_MLP_fu_112_ap_start_reg                         |  1|   0|    1|          0|
    |grp_compute_edge_embedding_fu_157_ap_start_reg      |  1|   0|    1|          0|
    |grp_load_mlp_weights_one_layer_fu_133_ap_start_reg  |  1|   0|    1|          0|
    |grp_message_passing_fu_173_ap_start_reg             |  1|   0|    1|          0|
    +----------------------------------------------------+---+----+-----+-----------+
    |Total                                               | 10|   0|   10|          0|
    +----------------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------------+-----+-----+------------+------------------------------+--------------+
|            RTL Ports            | Dir | Bits|  Protocol  |         Source Object        |    C Type    |
+---------------------------------+-----+-----+------------+------------------------------+--------------+
|ap_clk                           |   in|    1|  ap_ctrl_hs|            compute_CONV_layer|  return value|
|ap_rst                           |   in|    1|  ap_ctrl_hs|            compute_CONV_layer|  return value|
|ap_start                         |   in|    1|  ap_ctrl_hs|            compute_CONV_layer|  return value|
|ap_done                          |  out|    1|  ap_ctrl_hs|            compute_CONV_layer|  return value|
|ap_idle                          |  out|    1|  ap_ctrl_hs|            compute_CONV_layer|  return value|
|ap_ready                         |  out|    1|  ap_ctrl_hs|            compute_CONV_layer|  return value|
|m_axi_mem_AWVALID                |  out|    1|       m_axi|                           mem|       pointer|
|m_axi_mem_AWREADY                |   in|    1|       m_axi|                           mem|       pointer|
|m_axi_mem_AWADDR                 |  out|   64|       m_axi|                           mem|       pointer|
|m_axi_mem_AWID                   |  out|    1|       m_axi|                           mem|       pointer|
|m_axi_mem_AWLEN                  |  out|   32|       m_axi|                           mem|       pointer|
|m_axi_mem_AWSIZE                 |  out|    3|       m_axi|                           mem|       pointer|
|m_axi_mem_AWBURST                |  out|    2|       m_axi|                           mem|       pointer|
|m_axi_mem_AWLOCK                 |  out|    2|       m_axi|                           mem|       pointer|
|m_axi_mem_AWCACHE                |  out|    4|       m_axi|                           mem|       pointer|
|m_axi_mem_AWPROT                 |  out|    3|       m_axi|                           mem|       pointer|
|m_axi_mem_AWQOS                  |  out|    4|       m_axi|                           mem|       pointer|
|m_axi_mem_AWREGION               |  out|    4|       m_axi|                           mem|       pointer|
|m_axi_mem_AWUSER                 |  out|    1|       m_axi|                           mem|       pointer|
|m_axi_mem_WVALID                 |  out|    1|       m_axi|                           mem|       pointer|
|m_axi_mem_WREADY                 |   in|    1|       m_axi|                           mem|       pointer|
|m_axi_mem_WDATA                  |  out|   32|       m_axi|                           mem|       pointer|
|m_axi_mem_WSTRB                  |  out|    4|       m_axi|                           mem|       pointer|
|m_axi_mem_WLAST                  |  out|    1|       m_axi|                           mem|       pointer|
|m_axi_mem_WID                    |  out|    1|       m_axi|                           mem|       pointer|
|m_axi_mem_WUSER                  |  out|    1|       m_axi|                           mem|       pointer|
|m_axi_mem_ARVALID                |  out|    1|       m_axi|                           mem|       pointer|
|m_axi_mem_ARREADY                |   in|    1|       m_axi|                           mem|       pointer|
|m_axi_mem_ARADDR                 |  out|   64|       m_axi|                           mem|       pointer|
|m_axi_mem_ARID                   |  out|    1|       m_axi|                           mem|       pointer|
|m_axi_mem_ARLEN                  |  out|   32|       m_axi|                           mem|       pointer|
|m_axi_mem_ARSIZE                 |  out|    3|       m_axi|                           mem|       pointer|
|m_axi_mem_ARBURST                |  out|    2|       m_axi|                           mem|       pointer|
|m_axi_mem_ARLOCK                 |  out|    2|       m_axi|                           mem|       pointer|
|m_axi_mem_ARCACHE                |  out|    4|       m_axi|                           mem|       pointer|
|m_axi_mem_ARPROT                 |  out|    3|       m_axi|                           mem|       pointer|
|m_axi_mem_ARQOS                  |  out|    4|       m_axi|                           mem|       pointer|
|m_axi_mem_ARREGION               |  out|    4|       m_axi|                           mem|       pointer|
|m_axi_mem_ARUSER                 |  out|    1|       m_axi|                           mem|       pointer|
|m_axi_mem_RVALID                 |   in|    1|       m_axi|                           mem|       pointer|
|m_axi_mem_RREADY                 |  out|    1|       m_axi|                           mem|       pointer|
|m_axi_mem_RDATA                  |   in|   32|       m_axi|                           mem|       pointer|
|m_axi_mem_RLAST                  |   in|    1|       m_axi|                           mem|       pointer|
|m_axi_mem_RID                    |   in|    1|       m_axi|                           mem|       pointer|
|m_axi_mem_RUSER                  |   in|    1|       m_axi|                           mem|       pointer|
|m_axi_mem_RRESP                  |   in|    2|       m_axi|                           mem|       pointer|
|m_axi_mem_BVALID                 |   in|    1|       m_axi|                           mem|       pointer|
|m_axi_mem_BREADY                 |  out|    1|       m_axi|                           mem|       pointer|
|m_axi_mem_BRESP                  |   in|    2|       m_axi|                           mem|       pointer|
|m_axi_mem_BID                    |   in|    1|       m_axi|                           mem|       pointer|
|m_axi_mem_BUSER                  |   in|    1|       m_axi|                           mem|       pointer|
|num_of_nodes                     |   in|   32|     ap_none|                  num_of_nodes|        scalar|
|num_of_edges                     |   in|   32|     ap_none|                  num_of_edges|        scalar|
|layer                            |   in|    3|     ap_none|                         layer|        scalar|
|gnn_node_mlp_1_weights_fixed     |   in|   64|     ap_none|  gnn_node_mlp_1_weights_fixed|        scalar|
|gnn_node_mlp_1_bias_fixed        |   in|   64|     ap_none|     gnn_node_mlp_1_bias_fixed|        scalar|
|gnn_node_mlp_2_weights_fixed     |   in|   64|     ap_none|  gnn_node_mlp_2_weights_fixed|        scalar|
|gnn_node_mlp_2_bias_fixed        |   in|   64|     ap_none|     gnn_node_mlp_2_bias_fixed|        scalar|
|edge_embedding_table_V_address0  |  out|   15|   ap_memory|        edge_embedding_table_V|         array|
|edge_embedding_table_V_ce0       |  out|    1|   ap_memory|        edge_embedding_table_V|         array|
|edge_embedding_table_V_q0        |   in|   32|   ap_memory|        edge_embedding_table_V|         array|
|edge_attr_address0               |  out|   13|   ap_memory|                     edge_attr|         array|
|edge_attr_ce0                    |  out|    1|   ap_memory|                     edge_attr|         array|
|edge_attr_q0                     |   in|   32|   ap_memory|                     edge_attr|         array|
|edge_list_address0               |  out|   12|   ap_memory|                     edge_list|         array|
|edge_list_ce0                    |  out|    1|   ap_memory|                     edge_list|         array|
|edge_list_q0                     |   in|   32|   ap_memory|                     edge_list|         array|
|edge_list_address1               |  out|   12|   ap_memory|                     edge_list|         array|
|edge_list_ce1                    |  out|    1|   ap_memory|                     edge_list|         array|
|edge_list_q1                     |   in|   32|   ap_memory|                     edge_list|         array|
|node_embedding_V_address0        |  out|   19|   ap_memory|              node_embedding_V|         array|
|node_embedding_V_ce0             |  out|    1|   ap_memory|              node_embedding_V|         array|
|node_embedding_V_q0              |   in|   32|   ap_memory|              node_embedding_V|         array|
|node_embedding_V_address1        |  out|   19|   ap_memory|              node_embedding_V|         array|
|node_embedding_V_ce1             |  out|    1|   ap_memory|              node_embedding_V|         array|
|node_embedding_V_we1             |  out|    1|   ap_memory|              node_embedding_V|         array|
|node_embedding_V_d1              |  out|   32|   ap_memory|              node_embedding_V|         array|
|mlp_eps_V_address0               |  out|    3|   ap_memory|                     mlp_eps_V|         array|
|mlp_eps_V_ce0                    |  out|    1|   ap_memory|                     mlp_eps_V|         array|
|mlp_eps_V_q0                     |   in|   32|   ap_memory|                     mlp_eps_V|         array|
+---------------------------------+-----+-----+------------+------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.22>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%gnn_node_mlp_2_bias_fixed_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %gnn_node_mlp_2_bias_fixed" [GIN_compute.cpp:309]   --->   Operation 7 'read' 'gnn_node_mlp_2_bias_fixed_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%gnn_node_mlp_2_weights_fixed_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %gnn_node_mlp_2_weights_fixed" [GIN_compute.cpp:309]   --->   Operation 8 'read' 'gnn_node_mlp_2_weights_fixed_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%gnn_node_mlp_1_bias_fixed_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %gnn_node_mlp_1_bias_fixed" [GIN_compute.cpp:309]   --->   Operation 9 'read' 'gnn_node_mlp_1_bias_fixed_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%gnn_node_mlp_1_weights_fixed_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %gnn_node_mlp_1_weights_fixed" [GIN_compute.cpp:309]   --->   Operation 10 'read' 'gnn_node_mlp_1_weights_fixed_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%layer_read = read i3 @_ssdm_op_Read.ap_auto.i3, i3 %layer" [GIN_compute.cpp:309]   --->   Operation 11 'read' 'layer_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%num_of_edges_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %num_of_edges" [GIN_compute.cpp:309]   --->   Operation 12 'read' 'num_of_edges_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [2/2] (0.00ns)   --->   "%call_ln309 = call void @compute_edge_embedding, i32 %num_of_edges_read, i3 %layer_read, i32 %edge_embedding_V, i3 %ed_feature_table_1, i32 %edge_embedding_table_V, i32 %edge_attr" [GIN_compute.cpp:309]   --->   Operation 13 'call' 'call_ln309' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 14 [2/2] (3.22ns)   --->   "%call_ln315 = call void @load_mlp_weights_one_layer, i32 %mem, i3 %layer_read, i64 %gnn_node_mlp_1_weights_fixed_read, i64 %gnn_node_mlp_1_bias_fixed_read, i64 %gnn_node_mlp_2_weights_fixed_read, i64 %gnn_node_mlp_2_bias_fixed_read, i32 %mlp_1_bias_V, i32 %mlp_1_weights_V, i32 %mlp_2_bias_V, i32 %mlp_2_weights_V" [GIN_compute.cpp:315]   --->   Operation 14 'call' 'call_ln315' <Predicate = true> <Delay = 3.22> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 15 [1/2] (0.00ns)   --->   "%call_ln309 = call void @compute_edge_embedding, i32 %num_of_edges_read, i3 %layer_read, i32 %edge_embedding_V, i3 %ed_feature_table_1, i32 %edge_embedding_table_V, i32 %edge_attr" [GIN_compute.cpp:309]   --->   Operation 15 'call' 'call_ln309' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 16 [1/2] (0.00ns)   --->   "%call_ln315 = call void @load_mlp_weights_one_layer, i32 %mem, i3 %layer_read, i64 %gnn_node_mlp_1_weights_fixed_read, i64 %gnn_node_mlp_1_bias_fixed_read, i64 %gnn_node_mlp_2_weights_fixed_read, i64 %gnn_node_mlp_2_bias_fixed_read, i32 %mlp_1_bias_V, i32 %mlp_1_weights_V, i32 %mlp_2_bias_V, i32 %mlp_2_weights_V" [GIN_compute.cpp:315]   --->   Operation 16 'call' 'call_ln315' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 17 [2/2] (0.00ns)   --->   "%call_ln312 = call void @message_passing, i32 %num_of_edges_read, i32 %message_V, i32 %edge_list, i32 %edge_embedding_V, i32 %node_embedding_V" [GIN_compute.cpp:312]   --->   Operation 17 'call' 'call_ln312' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 18 [1/2] (0.00ns)   --->   "%call_ln312 = call void @message_passing, i32 %num_of_edges_read, i32 %message_V, i32 %edge_list, i32 %edge_embedding_V, i32 %node_embedding_V" [GIN_compute.cpp:312]   --->   Operation 18 'call' 'call_ln312' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 2.04>
ST_5 : Operation 19 [1/1] (0.00ns)   --->   "%num_of_nodes_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %num_of_nodes" [GIN_compute.cpp:309]   --->   Operation 19 'read' 'num_of_nodes_read' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 20 [2/2] (2.04ns)   --->   "%call_ln318 = call void @MLP, i32 %num_of_nodes_read, i3 %layer_read, i32 %mlp_eps_V, i32 %node_embedding_V, i32 %message_V, i32 %mlp_1_weights_V, i32 %mlp_1_bias_V, i32 %mlp_2_weights_V, i32 %mlp_2_bias_V" [GIN_compute.cpp:318]   --->   Operation 20 'call' 'call_ln318' <Predicate = true> <Delay = 2.04> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 21 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %mem, void @empty_30, i32 0, i32 0, void @empty_32, i32 0, i32 100000, void @empty_37, void @empty_7, void @empty_32, i32 16, i32 16, i32 16, i32 16, void @empty_32, void @empty_32"   --->   Operation 21 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 22 [1/2] (0.00ns)   --->   "%call_ln318 = call void @MLP, i32 %num_of_nodes_read, i3 %layer_read, i32 %mlp_eps_V, i32 %node_embedding_V, i32 %message_V, i32 %mlp_1_weights_V, i32 %mlp_1_bias_V, i32 %mlp_2_weights_V, i32 %mlp_2_bias_V" [GIN_compute.cpp:318]   --->   Operation 22 'call' 'call_ln318' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 23 [1/1] (0.00ns)   --->   "%ret_ln331 = ret" [GIN_compute.cpp:331]   --->   Operation 23 'ret' 'ret_ln331' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ mem]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ num_of_nodes]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ num_of_edges]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ layer]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ gnn_node_mlp_1_weights_fixed]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ gnn_node_mlp_1_bias_fixed]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ gnn_node_mlp_2_weights_fixed]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ gnn_node_mlp_2_bias_fixed]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ edge_embedding_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ ed_feature_table_1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ edge_embedding_table_V]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ edge_attr]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ message_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ edge_list]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ node_embedding_V]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ mlp_1_bias_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ mlp_1_weights_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ mlp_2_bias_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ mlp_2_weights_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ mlp_eps_V]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
gnn_node_mlp_2_bias_fixed_read    (read         ) [ 0010000]
gnn_node_mlp_2_weights_fixed_read (read         ) [ 0010000]
gnn_node_mlp_1_bias_fixed_read    (read         ) [ 0010000]
gnn_node_mlp_1_weights_fixed_read (read         ) [ 0010000]
layer_read                        (read         ) [ 0011111]
num_of_edges_read                 (read         ) [ 0011100]
call_ln309                        (call         ) [ 0000000]
call_ln315                        (call         ) [ 0000000]
call_ln312                        (call         ) [ 0000000]
num_of_nodes_read                 (read         ) [ 0000001]
specinterface_ln0                 (specinterface) [ 0000000]
call_ln318                        (call         ) [ 0000000]
ret_ln331                         (ret          ) [ 0000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="mem">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mem"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="num_of_nodes">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="num_of_nodes"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="num_of_edges">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="num_of_edges"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="layer">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="gnn_node_mlp_1_weights_fixed">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gnn_node_mlp_1_weights_fixed"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="gnn_node_mlp_1_bias_fixed">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gnn_node_mlp_1_bias_fixed"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="gnn_node_mlp_2_weights_fixed">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gnn_node_mlp_2_weights_fixed"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="gnn_node_mlp_2_bias_fixed">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gnn_node_mlp_2_bias_fixed"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="edge_embedding_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="edge_embedding_V"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="ed_feature_table_1">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ed_feature_table_1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="edge_embedding_table_V">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="edge_embedding_table_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="edge_attr">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="edge_attr"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="message_V">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="message_V"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="edge_list">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="edge_list"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="node_embedding_V">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="node_embedding_V"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="mlp_1_bias_V">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mlp_1_bias_V"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="mlp_1_weights_V">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mlp_1_weights_V"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="mlp_2_bias_V">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mlp_2_bias_V"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="mlp_2_weights_V">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mlp_2_weights_V"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="mlp_eps_V">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mlp_eps_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i3"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="compute_edge_embedding"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="load_mlp_weights_one_layer"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="message_passing"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="MLP"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_30"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_32"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_37"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1004" name="gnn_node_mlp_2_bias_fixed_read_read_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="64" slack="0"/>
<pin id="72" dir="0" index="1" bw="64" slack="0"/>
<pin id="73" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gnn_node_mlp_2_bias_fixed_read/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="gnn_node_mlp_2_weights_fixed_read_read_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="64" slack="0"/>
<pin id="78" dir="0" index="1" bw="64" slack="0"/>
<pin id="79" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gnn_node_mlp_2_weights_fixed_read/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="gnn_node_mlp_1_bias_fixed_read_read_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="64" slack="0"/>
<pin id="84" dir="0" index="1" bw="64" slack="0"/>
<pin id="85" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gnn_node_mlp_1_bias_fixed_read/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="gnn_node_mlp_1_weights_fixed_read_read_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="64" slack="0"/>
<pin id="90" dir="0" index="1" bw="64" slack="0"/>
<pin id="91" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gnn_node_mlp_1_weights_fixed_read/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="layer_read_read_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="3" slack="0"/>
<pin id="96" dir="0" index="1" bw="3" slack="0"/>
<pin id="97" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="layer_read/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="num_of_edges_read_read_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="32" slack="0"/>
<pin id="102" dir="0" index="1" bw="32" slack="0"/>
<pin id="103" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="num_of_edges_read/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="num_of_nodes_read_read_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="32" slack="0"/>
<pin id="108" dir="0" index="1" bw="32" slack="0"/>
<pin id="109" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="num_of_nodes_read/5 "/>
</bind>
</comp>

<comp id="112" class="1004" name="grp_MLP_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="0" slack="0"/>
<pin id="114" dir="0" index="1" bw="32" slack="0"/>
<pin id="115" dir="0" index="2" bw="3" slack="4"/>
<pin id="116" dir="0" index="3" bw="32" slack="0"/>
<pin id="117" dir="0" index="4" bw="32" slack="0"/>
<pin id="118" dir="0" index="5" bw="32" slack="0"/>
<pin id="119" dir="0" index="6" bw="32" slack="0"/>
<pin id="120" dir="0" index="7" bw="32" slack="0"/>
<pin id="121" dir="0" index="8" bw="32" slack="0"/>
<pin id="122" dir="0" index="9" bw="32" slack="0"/>
<pin id="123" dir="1" index="10" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln318/5 "/>
</bind>
</comp>

<comp id="133" class="1004" name="grp_load_mlp_weights_one_layer_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="0" slack="0"/>
<pin id="135" dir="0" index="1" bw="32" slack="0"/>
<pin id="136" dir="0" index="2" bw="3" slack="0"/>
<pin id="137" dir="0" index="3" bw="64" slack="0"/>
<pin id="138" dir="0" index="4" bw="64" slack="0"/>
<pin id="139" dir="0" index="5" bw="64" slack="0"/>
<pin id="140" dir="0" index="6" bw="64" slack="0"/>
<pin id="141" dir="0" index="7" bw="32" slack="0"/>
<pin id="142" dir="0" index="8" bw="32" slack="0"/>
<pin id="143" dir="0" index="9" bw="32" slack="0"/>
<pin id="144" dir="0" index="10" bw="32" slack="0"/>
<pin id="145" dir="1" index="11" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln315/1 "/>
</bind>
</comp>

<comp id="157" class="1004" name="grp_compute_edge_embedding_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="0" slack="0"/>
<pin id="159" dir="0" index="1" bw="32" slack="0"/>
<pin id="160" dir="0" index="2" bw="3" slack="0"/>
<pin id="161" dir="0" index="3" bw="32" slack="0"/>
<pin id="162" dir="0" index="4" bw="3" slack="0"/>
<pin id="163" dir="0" index="5" bw="32" slack="0"/>
<pin id="164" dir="0" index="6" bw="32" slack="0"/>
<pin id="165" dir="1" index="7" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln309/1 "/>
</bind>
</comp>

<comp id="173" class="1004" name="grp_message_passing_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="0" slack="0"/>
<pin id="175" dir="0" index="1" bw="32" slack="2"/>
<pin id="176" dir="0" index="2" bw="32" slack="0"/>
<pin id="177" dir="0" index="3" bw="32" slack="0"/>
<pin id="178" dir="0" index="4" bw="32" slack="0"/>
<pin id="179" dir="0" index="5" bw="32" slack="0"/>
<pin id="180" dir="1" index="6" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln312/3 "/>
</bind>
</comp>

<comp id="186" class="1005" name="gnn_node_mlp_2_bias_fixed_read_reg_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="64" slack="1"/>
<pin id="188" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="gnn_node_mlp_2_bias_fixed_read "/>
</bind>
</comp>

<comp id="191" class="1005" name="gnn_node_mlp_2_weights_fixed_read_reg_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="64" slack="1"/>
<pin id="193" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="gnn_node_mlp_2_weights_fixed_read "/>
</bind>
</comp>

<comp id="196" class="1005" name="gnn_node_mlp_1_bias_fixed_read_reg_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="64" slack="1"/>
<pin id="198" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="gnn_node_mlp_1_bias_fixed_read "/>
</bind>
</comp>

<comp id="201" class="1005" name="gnn_node_mlp_1_weights_fixed_read_reg_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="64" slack="1"/>
<pin id="203" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="gnn_node_mlp_1_weights_fixed_read "/>
</bind>
</comp>

<comp id="206" class="1005" name="layer_read_reg_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="3" slack="1"/>
<pin id="208" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="layer_read "/>
</bind>
</comp>

<comp id="213" class="1005" name="num_of_edges_read_reg_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="32" slack="1"/>
<pin id="215" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="num_of_edges_read "/>
</bind>
</comp>

<comp id="219" class="1005" name="num_of_nodes_read_reg_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="32" slack="1"/>
<pin id="221" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="num_of_nodes_read "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="74"><net_src comp="40" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="75"><net_src comp="14" pin="0"/><net_sink comp="70" pin=1"/></net>

<net id="80"><net_src comp="40" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="81"><net_src comp="12" pin="0"/><net_sink comp="76" pin=1"/></net>

<net id="86"><net_src comp="40" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="87"><net_src comp="10" pin="0"/><net_sink comp="82" pin=1"/></net>

<net id="92"><net_src comp="40" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="93"><net_src comp="8" pin="0"/><net_sink comp="88" pin=1"/></net>

<net id="98"><net_src comp="42" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="99"><net_src comp="6" pin="0"/><net_sink comp="94" pin=1"/></net>

<net id="104"><net_src comp="44" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="105"><net_src comp="4" pin="0"/><net_sink comp="100" pin=1"/></net>

<net id="110"><net_src comp="44" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="111"><net_src comp="2" pin="0"/><net_sink comp="106" pin=1"/></net>

<net id="124"><net_src comp="52" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="125"><net_src comp="106" pin="2"/><net_sink comp="112" pin=1"/></net>

<net id="126"><net_src comp="38" pin="0"/><net_sink comp="112" pin=3"/></net>

<net id="127"><net_src comp="28" pin="0"/><net_sink comp="112" pin=4"/></net>

<net id="128"><net_src comp="24" pin="0"/><net_sink comp="112" pin=5"/></net>

<net id="129"><net_src comp="32" pin="0"/><net_sink comp="112" pin=6"/></net>

<net id="130"><net_src comp="30" pin="0"/><net_sink comp="112" pin=7"/></net>

<net id="131"><net_src comp="36" pin="0"/><net_sink comp="112" pin=8"/></net>

<net id="132"><net_src comp="34" pin="0"/><net_sink comp="112" pin=9"/></net>

<net id="146"><net_src comp="48" pin="0"/><net_sink comp="133" pin=0"/></net>

<net id="147"><net_src comp="0" pin="0"/><net_sink comp="133" pin=1"/></net>

<net id="148"><net_src comp="94" pin="2"/><net_sink comp="133" pin=2"/></net>

<net id="149"><net_src comp="88" pin="2"/><net_sink comp="133" pin=3"/></net>

<net id="150"><net_src comp="82" pin="2"/><net_sink comp="133" pin=4"/></net>

<net id="151"><net_src comp="76" pin="2"/><net_sink comp="133" pin=5"/></net>

<net id="152"><net_src comp="70" pin="2"/><net_sink comp="133" pin=6"/></net>

<net id="153"><net_src comp="30" pin="0"/><net_sink comp="133" pin=7"/></net>

<net id="154"><net_src comp="32" pin="0"/><net_sink comp="133" pin=8"/></net>

<net id="155"><net_src comp="34" pin="0"/><net_sink comp="133" pin=9"/></net>

<net id="156"><net_src comp="36" pin="0"/><net_sink comp="133" pin=10"/></net>

<net id="166"><net_src comp="46" pin="0"/><net_sink comp="157" pin=0"/></net>

<net id="167"><net_src comp="100" pin="2"/><net_sink comp="157" pin=1"/></net>

<net id="168"><net_src comp="94" pin="2"/><net_sink comp="157" pin=2"/></net>

<net id="169"><net_src comp="16" pin="0"/><net_sink comp="157" pin=3"/></net>

<net id="170"><net_src comp="18" pin="0"/><net_sink comp="157" pin=4"/></net>

<net id="171"><net_src comp="20" pin="0"/><net_sink comp="157" pin=5"/></net>

<net id="172"><net_src comp="22" pin="0"/><net_sink comp="157" pin=6"/></net>

<net id="181"><net_src comp="50" pin="0"/><net_sink comp="173" pin=0"/></net>

<net id="182"><net_src comp="24" pin="0"/><net_sink comp="173" pin=2"/></net>

<net id="183"><net_src comp="26" pin="0"/><net_sink comp="173" pin=3"/></net>

<net id="184"><net_src comp="16" pin="0"/><net_sink comp="173" pin=4"/></net>

<net id="185"><net_src comp="28" pin="0"/><net_sink comp="173" pin=5"/></net>

<net id="189"><net_src comp="70" pin="2"/><net_sink comp="186" pin=0"/></net>

<net id="190"><net_src comp="186" pin="1"/><net_sink comp="133" pin=6"/></net>

<net id="194"><net_src comp="76" pin="2"/><net_sink comp="191" pin=0"/></net>

<net id="195"><net_src comp="191" pin="1"/><net_sink comp="133" pin=5"/></net>

<net id="199"><net_src comp="82" pin="2"/><net_sink comp="196" pin=0"/></net>

<net id="200"><net_src comp="196" pin="1"/><net_sink comp="133" pin=4"/></net>

<net id="204"><net_src comp="88" pin="2"/><net_sink comp="201" pin=0"/></net>

<net id="205"><net_src comp="201" pin="1"/><net_sink comp="133" pin=3"/></net>

<net id="209"><net_src comp="94" pin="2"/><net_sink comp="206" pin=0"/></net>

<net id="210"><net_src comp="206" pin="1"/><net_sink comp="157" pin=2"/></net>

<net id="211"><net_src comp="206" pin="1"/><net_sink comp="133" pin=2"/></net>

<net id="212"><net_src comp="206" pin="1"/><net_sink comp="112" pin=2"/></net>

<net id="216"><net_src comp="100" pin="2"/><net_sink comp="213" pin=0"/></net>

<net id="217"><net_src comp="213" pin="1"/><net_sink comp="157" pin=1"/></net>

<net id="218"><net_src comp="213" pin="1"/><net_sink comp="173" pin=1"/></net>

<net id="222"><net_src comp="106" pin="2"/><net_sink comp="219" pin=0"/></net>

<net id="223"><net_src comp="219" pin="1"/><net_sink comp="112" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: mem | {}
	Port: edge_embedding_V | {1 2 }
	Port: ed_feature_table_1 | {}
	Port: edge_embedding_table_V | {}
	Port: edge_attr | {}
	Port: message_V | {3 4 }
	Port: edge_list | {}
	Port: node_embedding_V | {5 6 }
	Port: mlp_1_bias_V | {1 2 }
	Port: mlp_1_weights_V | {1 2 }
	Port: mlp_2_bias_V | {1 2 }
	Port: mlp_2_weights_V | {1 2 }
	Port: mlp_eps_V | {}
 - Input state : 
	Port: compute_CONV_layer : mem | {1 2 }
	Port: compute_CONV_layer : num_of_nodes | {5 }
	Port: compute_CONV_layer : num_of_edges | {1 }
	Port: compute_CONV_layer : layer | {1 }
	Port: compute_CONV_layer : gnn_node_mlp_1_weights_fixed | {1 }
	Port: compute_CONV_layer : gnn_node_mlp_1_bias_fixed | {1 }
	Port: compute_CONV_layer : gnn_node_mlp_2_weights_fixed | {1 }
	Port: compute_CONV_layer : gnn_node_mlp_2_bias_fixed | {1 }
	Port: compute_CONV_layer : edge_embedding_V | {1 2 3 4 }
	Port: compute_CONV_layer : ed_feature_table_1 | {1 2 }
	Port: compute_CONV_layer : edge_embedding_table_V | {1 2 }
	Port: compute_CONV_layer : edge_attr | {1 2 }
	Port: compute_CONV_layer : message_V | {3 4 5 6 }
	Port: compute_CONV_layer : edge_list | {3 4 }
	Port: compute_CONV_layer : node_embedding_V | {3 4 5 6 }
	Port: compute_CONV_layer : mlp_1_bias_V | {5 6 }
	Port: compute_CONV_layer : mlp_1_weights_V | {5 6 }
	Port: compute_CONV_layer : mlp_2_bias_V | {5 6 }
	Port: compute_CONV_layer : mlp_2_weights_V | {5 6 }
	Port: compute_CONV_layer : mlp_eps_V | {5 6 }
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------------------------|---------|---------|---------|---------|---------|
| Operation|                Functional Unit               |   BRAM  |   DSP   |  Delay  |    FF   |   LUT   |
|----------|----------------------------------------------|---------|---------|---------|---------|---------|
|          |                grp_MLP_fu_112                |    64   |    4    |  24.768 |   8248  |   5854  |
|   call   |     grp_load_mlp_weights_one_layer_fu_133    |    0    |    0    |  1.548  |   970   |   930   |
|          |       grp_compute_edge_embedding_fu_157      |    0    |    1    |  3.096  |   402   |   633   |
|          |          grp_message_passing_fu_173          |    0    |    3    |  5.031  |   484   |   512   |
|----------|----------------------------------------------|---------|---------|---------|---------|---------|
|          |   gnn_node_mlp_2_bias_fixed_read_read_fu_70  |    0    |    0    |    0    |    0    |    0    |
|          | gnn_node_mlp_2_weights_fixed_read_read_fu_76 |    0    |    0    |    0    |    0    |    0    |
|          |   gnn_node_mlp_1_bias_fixed_read_read_fu_82  |    0    |    0    |    0    |    0    |    0    |
|   read   | gnn_node_mlp_1_weights_fixed_read_read_fu_88 |    0    |    0    |    0    |    0    |    0    |
|          |             layer_read_read_fu_94            |    0    |    0    |    0    |    0    |    0    |
|          |         num_of_edges_read_read_fu_100        |    0    |    0    |    0    |    0    |    0    |
|          |         num_of_nodes_read_read_fu_106        |    0    |    0    |    0    |    0    |    0    |
|----------|----------------------------------------------|---------|---------|---------|---------|---------|
|   Total  |                                              |    64   |    8    |  34.443 |  10104  |   7929  |
|----------|----------------------------------------------|---------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------------------------+--------+
|                                         |   FF   |
+-----------------------------------------+--------+
|  gnn_node_mlp_1_bias_fixed_read_reg_196 |   64   |
|gnn_node_mlp_1_weights_fixed_read_reg_201|   64   |
|  gnn_node_mlp_2_bias_fixed_read_reg_186 |   64   |
|gnn_node_mlp_2_weights_fixed_read_reg_191|   64   |
|            layer_read_reg_206           |    3   |
|        num_of_edges_read_reg_213        |   32   |
|        num_of_nodes_read_reg_219        |   32   |
+-----------------------------------------+--------+
|                  Total                  |   323  |
+-----------------------------------------+--------+

* Multiplexer (MUX) list: 
|---------------------------------------|------|------|------|--------||---------||---------|
|                  Comp                 |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|---------------------------------------|------|------|------|--------||---------||---------|
|             grp_MLP_fu_112            |  p1  |   2  |  32  |   64   ||    9    |
| grp_load_mlp_weights_one_layer_fu_133 |  p2  |   2  |   3  |    6   ||    9    |
| grp_load_mlp_weights_one_layer_fu_133 |  p3  |   2  |  64  |   128  ||    9    |
| grp_load_mlp_weights_one_layer_fu_133 |  p4  |   2  |  64  |   128  ||    9    |
| grp_load_mlp_weights_one_layer_fu_133 |  p5  |   2  |  64  |   128  ||    9    |
| grp_load_mlp_weights_one_layer_fu_133 |  p6  |   2  |  64  |   128  ||    9    |
|   grp_compute_edge_embedding_fu_157   |  p1  |   2  |  32  |   64   ||    9    |
|   grp_compute_edge_embedding_fu_157   |  p2  |   2  |   3  |    6   ||    9    |
|---------------------------------------|------|------|------|--------||---------||---------|
|                 Total                 |      |      |      |   652  ||  3.096  ||    72   |
|---------------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |   64   |    8   |   34   |  10104 |  7929  |
|   Memory  |    -   |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    -   |    3   |    -   |   72   |
|  Register |    -   |    -   |    -   |   323  |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |   64   |    8   |   37   |  10427 |  8001  |
+-----------+--------+--------+--------+--------+--------+
