

================================================================
== Vitis HLS Report for 'test_2mm'
================================================================
* Date:           Mon Oct  7 12:26:38 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        2mm.prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.494 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+---------+---------+---------+
    |  Latency (cycles) |  Latency (absolute) |      Interval     | Pipeline|
    |   min   |   max   |    min   |    max   |   min   |   max   |   Type  |
    +---------+---------+----------+----------+---------+---------+---------+
    |  1976919|  1976919|  6.583 ms|  6.583 ms|  1976920|  1976920|       no|
    +---------+---------+----------+----------+---------+---------+---------+

    + Detail: 
        * Instance: 
        +----------------------------------------------------------------------------------+-----------------------------------------------------------------------+---------+---------+-----------+-----------+---------+---------+---------+
        |                                                                                  |                                                                       |  Latency (cycles) |   Latency (absolute)  |      Interval     | Pipeline|
        |                                     Instance                                     |                                 Module                                |   min   |   max   |    min    |    max    |   min   |   max   |   Type  |
        +----------------------------------------------------------------------------------+-----------------------------------------------------------------------+---------+---------+-----------+-----------+---------+---------+---------+
        |grp_test_2mm_Pipeline_VITIS_LOOP_63_1_VITIS_LOOP_64_2_fu_102                      |test_2mm_Pipeline_VITIS_LOOP_63_1_VITIS_LOOP_64_2                      |     8554|     8554|  28.485 us|  28.485 us|     8554|     8554|       no|
        |grp_test_2mm_Pipeline_VITIS_LOOP_123_6_VITIS_LOOP_124_7_fu_115                    |test_2mm_Pipeline_VITIS_LOOP_123_6_VITIS_LOOP_124_7                    |    39610|    39610|   0.132 ms|   0.132 ms|    39610|    39610|       no|
        |grp_test_2mm_Pipeline_VITIS_LOOP_72_3_VITIS_LOOP_73_4_VITIS_LOOP_74_5_fu_129      |test_2mm_Pipeline_VITIS_LOOP_72_3_VITIS_LOOP_73_4_VITIS_LOOP_74_5      |   897779|   897779|   2.990 ms|   2.990 ms|   897779|   897779|       no|
        |grp_test_2mm_Pipeline_VITIS_LOOP_131_8_VITIS_LOOP_132_9_VITIS_LOOP_133_10_fu_158  |test_2mm_Pipeline_VITIS_LOOP_131_8_VITIS_LOOP_132_9_VITIS_LOOP_133_10  |  1039525|  1039525|   3.462 ms|   3.462 ms|  1039525|  1039525|       no|
        +----------------------------------------------------------------------------------+-----------------------------------------------------------------------+---------+---------+-----------+-----------+---------+---------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|        2|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        0|    60|     8467|     4597|    0|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|     1371|    -|
|Register             |        -|     -|      106|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|    60|     8573|     5970|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     1|       ~0|        1|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +----------------------------------------------------------------------------------+-----------------------------------------------------------------------+---------+----+------+-----+-----+
    |                                     Instance                                     |                                 Module                                | BRAM_18K| DSP|  FF  | LUT | URAM|
    +----------------------------------------------------------------------------------+-----------------------------------------------------------------------+---------+----+------+-----+-----+
    |ctrl_s_axi_U                                                                      |ctrl_s_axi                                                             |        0|   0|   150|  232|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U51                                                |fadd_32ns_32ns_32_7_full_dsp_1                                         |        0|   2|   318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U52                                                |fadd_32ns_32ns_32_7_full_dsp_1                                         |        0|   2|   318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U53                                                |fadd_32ns_32ns_32_7_full_dsp_1                                         |        0|   2|   318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U54                                                |fadd_32ns_32ns_32_7_full_dsp_1                                         |        0|   2|   318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U55                                                |fadd_32ns_32ns_32_7_full_dsp_1                                         |        0|   2|   318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U56                                                |fadd_32ns_32ns_32_7_full_dsp_1                                         |        0|   2|   318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U57                                                |fadd_32ns_32ns_32_7_full_dsp_1                                         |        0|   2|   318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U58                                                |fadd_32ns_32ns_32_7_full_dsp_1                                         |        0|   2|   318|  198|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U59                                                 |fmul_32ns_32ns_32_4_max_dsp_1                                          |        0|   3|   143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U60                                                 |fmul_32ns_32ns_32_4_max_dsp_1                                          |        0|   3|   143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U61                                                 |fmul_32ns_32ns_32_4_max_dsp_1                                          |        0|   3|   143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U62                                                 |fmul_32ns_32ns_32_4_max_dsp_1                                          |        0|   3|   143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U63                                                 |fmul_32ns_32ns_32_4_max_dsp_1                                          |        0|   3|   143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U64                                                 |fmul_32ns_32ns_32_4_max_dsp_1                                          |        0|   3|   143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U65                                                 |fmul_32ns_32ns_32_4_max_dsp_1                                          |        0|   3|   143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U66                                                 |fmul_32ns_32ns_32_4_max_dsp_1                                          |        0|   3|   143|   78|    0|
    |grp_test_2mm_Pipeline_VITIS_LOOP_123_6_VITIS_LOOP_124_7_fu_115                    |test_2mm_Pipeline_VITIS_LOOP_123_6_VITIS_LOOP_124_7                    |        0|   1|   571|  505|    0|
    |grp_test_2mm_Pipeline_VITIS_LOOP_131_8_VITIS_LOOP_132_9_VITIS_LOOP_133_10_fu_158  |test_2mm_Pipeline_VITIS_LOOP_131_8_VITIS_LOOP_132_9_VITIS_LOOP_133_10  |        0|   3|  1576|  534|    0|
    |grp_test_2mm_Pipeline_VITIS_LOOP_63_1_VITIS_LOOP_64_2_fu_102                      |test_2mm_Pipeline_VITIS_LOOP_63_1_VITIS_LOOP_64_2                      |        0|   1|    49|  208|    0|
    |grp_test_2mm_Pipeline_VITIS_LOOP_72_3_VITIS_LOOP_73_4_VITIS_LOOP_74_5_fu_129      |test_2mm_Pipeline_VITIS_LOOP_72_3_VITIS_LOOP_73_4_VITIS_LOOP_74_5      |        0|  15|  2433|  910|    0|
    +----------------------------------------------------------------------------------+-----------------------------------------------------------------------+---------+----+------+-----+-----+
    |Total                                                                             |                                                                       |        0|  60|  8467| 4597|    0|
    +----------------------------------------------------------------------------------+-----------------------------------------------------------------------+---------+----+------+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------------+----------+----+---+----+------------+------------+
    |          Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------------+----------+----+---+----+------------+------------+
    |ap_block_state2_on_subcall_done  |        or|   0|  0|   2|           1|           1|
    +---------------------------------+----------+----+---+----+------------+------------+
    |Total                            |          |   0|  0|   2|           1|           1|
    +---------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------+----+-----------+-----+-----------+
    |      Name     | LUT| Input Size| Bits| Total Bits|
    +---------------+----+-----------+-----+-----------+
    |ap_NS_fsm      |  37|          7|    1|          7|
    |grp_fu_206_ce  |  14|          3|    1|          3|
    |grp_fu_206_p0  |  14|          3|   32|         96|
    |grp_fu_206_p1  |  14|          3|   32|         96|
    |grp_fu_210_ce  |  14|          3|    1|          3|
    |grp_fu_210_p0  |  14|          3|   32|         96|
    |grp_fu_210_p1  |  14|          3|   32|         96|
    |grp_fu_214_ce  |  14|          3|    1|          3|
    |grp_fu_214_p0  |  14|          3|   32|         96|
    |grp_fu_214_p1  |  14|          3|   32|         96|
    |grp_fu_218_ce  |  14|          3|    1|          3|
    |grp_fu_218_p0  |  14|          3|   32|         96|
    |grp_fu_218_p1  |  14|          3|   32|         96|
    |grp_fu_222_ce  |  14|          3|    1|          3|
    |grp_fu_222_p0  |  14|          3|   32|         96|
    |grp_fu_222_p1  |  14|          3|   32|         96|
    |grp_fu_226_ce  |  14|          3|    1|          3|
    |grp_fu_226_p0  |  14|          3|   32|         96|
    |grp_fu_226_p1  |  14|          3|   32|         96|
    |grp_fu_230_ce  |  14|          3|    1|          3|
    |grp_fu_230_p0  |  14|          3|   32|         96|
    |grp_fu_230_p1  |  14|          3|   32|         96|
    |grp_fu_234_ce  |  14|          3|    1|          3|
    |grp_fu_234_p0  |  14|          3|   32|         96|
    |grp_fu_234_p1  |  14|          3|   32|         96|
    |grp_fu_238_ce  |  20|          4|    1|          4|
    |grp_fu_238_p0  |  20|          4|   32|        128|
    |grp_fu_238_p1  |  20|          4|   32|        128|
    |grp_fu_242_ce  |  14|          3|    1|          3|
    |grp_fu_242_p0  |  14|          3|   32|         96|
    |grp_fu_242_p1  |  14|          3|   32|         96|
    |grp_fu_246_ce  |  14|          3|    1|          3|
    |grp_fu_246_p0  |  14|          3|   32|         96|
    |grp_fu_246_p1  |  14|          3|   32|         96|
    |grp_fu_250_ce  |  14|          3|    1|          3|
    |grp_fu_250_p0  |  14|          3|   32|         96|
    |grp_fu_250_p1  |  14|          3|   32|         96|
    |grp_fu_254_ce  |  14|          3|    1|          3|
    |grp_fu_254_p0  |  14|          3|   32|         96|
    |grp_fu_254_p1  |  14|          3|   32|         96|
    |grp_fu_258_ce  |  14|          3|    1|          3|
    |grp_fu_258_p0  |  14|          3|   32|         96|
    |grp_fu_258_p1  |  14|          3|   32|         96|
    |grp_fu_262_ce  |  14|          3|    1|          3|
    |grp_fu_262_p0  |  14|          3|   32|         96|
    |grp_fu_262_p1  |  14|          3|   32|         96|
    |grp_fu_266_ce  |  14|          3|    1|          3|
    |grp_fu_266_p0  |  14|          3|   32|         96|
    |grp_fu_266_p1  |  14|          3|   32|         96|
    |v6_0_0_Addr_A  |  14|          3|   32|         96|
    |v6_0_0_Addr_B  |  14|          3|   32|         96|
    |v6_0_0_Din_A   |  14|          3|   32|         96|
    |v6_0_0_EN_A    |  14|          3|    1|          3|
    |v6_0_0_EN_B    |  14|          3|    1|          3|
    |v6_0_0_WEN_A   |  14|          3|    4|         12|
    |v6_0_1_Addr_A  |  14|          3|   32|         96|
    |v6_0_1_Addr_B  |  14|          3|   32|         96|
    |v6_0_1_Din_A   |  14|          3|   32|         96|
    |v6_0_1_EN_A    |  14|          3|    1|          3|
    |v6_0_1_EN_B    |  14|          3|    1|          3|
    |v6_0_1_WEN_A   |  14|          3|    4|         12|
    |v6_1_0_Addr_A  |  14|          3|   32|         96|
    |v6_1_0_Addr_B  |  14|          3|   32|         96|
    |v6_1_0_Din_A   |  14|          3|   32|         96|
    |v6_1_0_EN_A    |  14|          3|    1|          3|
    |v6_1_0_EN_B    |  14|          3|    1|          3|
    |v6_1_0_WEN_A   |  14|          3|    4|         12|
    |v6_1_1_Addr_A  |  14|          3|   32|         96|
    |v6_1_1_Addr_B  |  14|          3|   32|         96|
    |v6_1_1_Din_A   |  14|          3|   32|         96|
    |v6_1_1_EN_A    |  14|          3|    1|          3|
    |v6_1_1_EN_B    |  14|          3|    1|          3|
    |v6_1_1_WEN_A   |  14|          3|    4|         12|
    |v7_0_0_Addr_A  |  20|          4|   32|        128|
    |v7_0_0_Din_A   |  14|          3|   32|         96|
    |v7_0_0_EN_A    |  20|          4|    1|          4|
    |v7_0_0_EN_B    |   9|          2|    1|          2|
    |v7_0_0_WEN_A   |  14|          3|    4|         12|
    |v7_0_1_Addr_A  |  20|          4|   32|        128|
    |v7_0_1_Din_A   |  14|          3|   32|         96|
    |v7_0_1_EN_A    |  20|          4|    1|          4|
    |v7_0_1_EN_B    |   9|          2|    1|          2|
    |v7_0_1_WEN_A   |  14|          3|    4|         12|
    |v7_1_0_Addr_A  |  20|          4|   32|        128|
    |v7_1_0_Din_A   |  14|          3|   32|         96|
    |v7_1_0_EN_A    |  20|          4|    1|          4|
    |v7_1_0_EN_B    |   9|          2|    1|          2|
    |v7_1_0_WEN_A   |  14|          3|    4|         12|
    |v7_1_1_Addr_A  |  20|          4|   32|        128|
    |v7_1_1_Din_A   |  14|          3|   32|         96|
    |v7_1_1_EN_A    |  20|          4|    1|          4|
    |v7_1_1_EN_B    |   9|          2|    1|          2|
    |v7_1_1_WEN_A   |  14|          3|    4|         12|
    +---------------+----+-----------+-----+-----------+
    |Total          |1371|        290| 1729|       5384|
    +---------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------------------------------------------------------------+----+----+-----+-----------+
    |                                              Name                                             | FF | LUT| Bits| Const Bits|
    +-----------------------------------------------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                                                      |   6|   0|    6|          0|
    |bitcast_ln66_reg_201                                                                           |  32|   0|   32|          0|
    |grp_test_2mm_Pipeline_VITIS_LOOP_123_6_VITIS_LOOP_124_7_fu_115_ap_start_reg                    |   1|   0|    1|          0|
    |grp_test_2mm_Pipeline_VITIS_LOOP_131_8_VITIS_LOOP_132_9_VITIS_LOOP_133_10_fu_158_ap_start_reg  |   1|   0|    1|          0|
    |grp_test_2mm_Pipeline_VITIS_LOOP_63_1_VITIS_LOOP_64_2_fu_102_ap_start_reg                      |   1|   0|    1|          0|
    |grp_test_2mm_Pipeline_VITIS_LOOP_72_3_VITIS_LOOP_73_4_VITIS_LOOP_74_5_fu_129_ap_start_reg      |   1|   0|    1|          0|
    |v0_read_reg_196                                                                                |  32|   0|   32|          0|
    |v1_read_reg_191                                                                                |  32|   0|   32|          0|
    +-----------------------------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                                          | 106|   0|  106|          0|
    +-----------------------------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+--------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+--------------------+-----+-----+------------+--------------+--------------+
|s_axi_ctrl_AWVALID  |   in|    1|       s_axi|          ctrl|        scalar|
|s_axi_ctrl_AWREADY  |  out|    1|       s_axi|          ctrl|        scalar|
|s_axi_ctrl_AWADDR   |   in|    6|       s_axi|          ctrl|        scalar|
|s_axi_ctrl_WVALID   |   in|    1|       s_axi|          ctrl|        scalar|
|s_axi_ctrl_WREADY   |  out|    1|       s_axi|          ctrl|        scalar|
|s_axi_ctrl_WDATA    |   in|   32|       s_axi|          ctrl|        scalar|
|s_axi_ctrl_WSTRB    |   in|    4|       s_axi|          ctrl|        scalar|
|s_axi_ctrl_ARVALID  |   in|    1|       s_axi|          ctrl|        scalar|
|s_axi_ctrl_ARREADY  |  out|    1|       s_axi|          ctrl|        scalar|
|s_axi_ctrl_ARADDR   |   in|    6|       s_axi|          ctrl|        scalar|
|s_axi_ctrl_RVALID   |  out|    1|       s_axi|          ctrl|        scalar|
|s_axi_ctrl_RREADY   |   in|    1|       s_axi|          ctrl|        scalar|
|s_axi_ctrl_RDATA    |  out|   32|       s_axi|          ctrl|        scalar|
|s_axi_ctrl_RRESP    |  out|    2|       s_axi|          ctrl|        scalar|
|s_axi_ctrl_BVALID   |  out|    1|       s_axi|          ctrl|        scalar|
|s_axi_ctrl_BREADY   |   in|    1|       s_axi|          ctrl|        scalar|
|s_axi_ctrl_BRESP    |  out|    2|       s_axi|          ctrl|        scalar|
|ap_clk              |   in|    1|  ap_ctrl_hs|      test_2mm|  return value|
|ap_rst_n            |   in|    1|  ap_ctrl_hs|      test_2mm|  return value|
|interrupt           |  out|    1|  ap_ctrl_hs|      test_2mm|  return value|
|v3_0_0_Addr_A       |  out|   32|        bram|        v3_0_0|         array|
|v3_0_0_EN_A         |  out|    1|        bram|        v3_0_0|         array|
|v3_0_0_WEN_A        |  out|    4|        bram|        v3_0_0|         array|
|v3_0_0_Din_A        |  out|   32|        bram|        v3_0_0|         array|
|v3_0_0_Dout_A       |   in|   32|        bram|        v3_0_0|         array|
|v3_0_0_Clk_A        |  out|    1|        bram|        v3_0_0|         array|
|v3_0_0_Rst_A        |  out|    1|        bram|        v3_0_0|         array|
|v3_0_1_Addr_A       |  out|   32|        bram|        v3_0_1|         array|
|v3_0_1_EN_A         |  out|    1|        bram|        v3_0_1|         array|
|v3_0_1_WEN_A        |  out|    4|        bram|        v3_0_1|         array|
|v3_0_1_Din_A        |  out|   32|        bram|        v3_0_1|         array|
|v3_0_1_Dout_A       |   in|   32|        bram|        v3_0_1|         array|
|v3_0_1_Clk_A        |  out|    1|        bram|        v3_0_1|         array|
|v3_0_1_Rst_A        |  out|    1|        bram|        v3_0_1|         array|
|v3_1_0_Addr_A       |  out|   32|        bram|        v3_1_0|         array|
|v3_1_0_EN_A         |  out|    1|        bram|        v3_1_0|         array|
|v3_1_0_WEN_A        |  out|    4|        bram|        v3_1_0|         array|
|v3_1_0_Din_A        |  out|   32|        bram|        v3_1_0|         array|
|v3_1_0_Dout_A       |   in|   32|        bram|        v3_1_0|         array|
|v3_1_0_Clk_A        |  out|    1|        bram|        v3_1_0|         array|
|v3_1_0_Rst_A        |  out|    1|        bram|        v3_1_0|         array|
|v3_1_1_Addr_A       |  out|   32|        bram|        v3_1_1|         array|
|v3_1_1_EN_A         |  out|    1|        bram|        v3_1_1|         array|
|v3_1_1_WEN_A        |  out|    4|        bram|        v3_1_1|         array|
|v3_1_1_Din_A        |  out|   32|        bram|        v3_1_1|         array|
|v3_1_1_Dout_A       |   in|   32|        bram|        v3_1_1|         array|
|v3_1_1_Clk_A        |  out|    1|        bram|        v3_1_1|         array|
|v3_1_1_Rst_A        |  out|    1|        bram|        v3_1_1|         array|
|v4_0_0_Addr_A       |  out|   32|        bram|        v4_0_0|         array|
|v4_0_0_EN_A         |  out|    1|        bram|        v4_0_0|         array|
|v4_0_0_WEN_A        |  out|    4|        bram|        v4_0_0|         array|
|v4_0_0_Din_A        |  out|   32|        bram|        v4_0_0|         array|
|v4_0_0_Dout_A       |   in|   32|        bram|        v4_0_0|         array|
|v4_0_0_Clk_A        |  out|    1|        bram|        v4_0_0|         array|
|v4_0_0_Rst_A        |  out|    1|        bram|        v4_0_0|         array|
|v4_0_1_Addr_A       |  out|   32|        bram|        v4_0_1|         array|
|v4_0_1_EN_A         |  out|    1|        bram|        v4_0_1|         array|
|v4_0_1_WEN_A        |  out|    4|        bram|        v4_0_1|         array|
|v4_0_1_Din_A        |  out|   32|        bram|        v4_0_1|         array|
|v4_0_1_Dout_A       |   in|   32|        bram|        v4_0_1|         array|
|v4_0_1_Clk_A        |  out|    1|        bram|        v4_0_1|         array|
|v4_0_1_Rst_A        |  out|    1|        bram|        v4_0_1|         array|
|v4_1_0_Addr_A       |  out|   32|        bram|        v4_1_0|         array|
|v4_1_0_EN_A         |  out|    1|        bram|        v4_1_0|         array|
|v4_1_0_WEN_A        |  out|    4|        bram|        v4_1_0|         array|
|v4_1_0_Din_A        |  out|   32|        bram|        v4_1_0|         array|
|v4_1_0_Dout_A       |   in|   32|        bram|        v4_1_0|         array|
|v4_1_0_Clk_A        |  out|    1|        bram|        v4_1_0|         array|
|v4_1_0_Rst_A        |  out|    1|        bram|        v4_1_0|         array|
|v4_1_1_Addr_A       |  out|   32|        bram|        v4_1_1|         array|
|v4_1_1_EN_A         |  out|    1|        bram|        v4_1_1|         array|
|v4_1_1_WEN_A        |  out|    4|        bram|        v4_1_1|         array|
|v4_1_1_Din_A        |  out|   32|        bram|        v4_1_1|         array|
|v4_1_1_Dout_A       |   in|   32|        bram|        v4_1_1|         array|
|v4_1_1_Clk_A        |  out|    1|        bram|        v4_1_1|         array|
|v4_1_1_Rst_A        |  out|    1|        bram|        v4_1_1|         array|
|v5_0_0_Addr_A       |  out|   32|        bram|        v5_0_0|         array|
|v5_0_0_EN_A         |  out|    1|        bram|        v5_0_0|         array|
|v5_0_0_WEN_A        |  out|    4|        bram|        v5_0_0|         array|
|v5_0_0_Din_A        |  out|   32|        bram|        v5_0_0|         array|
|v5_0_0_Dout_A       |   in|   32|        bram|        v5_0_0|         array|
|v5_0_0_Clk_A        |  out|    1|        bram|        v5_0_0|         array|
|v5_0_0_Rst_A        |  out|    1|        bram|        v5_0_0|         array|
|v5_0_1_Addr_A       |  out|   32|        bram|        v5_0_1|         array|
|v5_0_1_EN_A         |  out|    1|        bram|        v5_0_1|         array|
|v5_0_1_WEN_A        |  out|    4|        bram|        v5_0_1|         array|
|v5_0_1_Din_A        |  out|   32|        bram|        v5_0_1|         array|
|v5_0_1_Dout_A       |   in|   32|        bram|        v5_0_1|         array|
|v5_0_1_Clk_A        |  out|    1|        bram|        v5_0_1|         array|
|v5_0_1_Rst_A        |  out|    1|        bram|        v5_0_1|         array|
|v5_1_0_Addr_A       |  out|   32|        bram|        v5_1_0|         array|
|v5_1_0_EN_A         |  out|    1|        bram|        v5_1_0|         array|
|v5_1_0_WEN_A        |  out|    4|        bram|        v5_1_0|         array|
|v5_1_0_Din_A        |  out|   32|        bram|        v5_1_0|         array|
|v5_1_0_Dout_A       |   in|   32|        bram|        v5_1_0|         array|
|v5_1_0_Clk_A        |  out|    1|        bram|        v5_1_0|         array|
|v5_1_0_Rst_A        |  out|    1|        bram|        v5_1_0|         array|
|v5_1_1_Addr_A       |  out|   32|        bram|        v5_1_1|         array|
|v5_1_1_EN_A         |  out|    1|        bram|        v5_1_1|         array|
|v5_1_1_WEN_A        |  out|    4|        bram|        v5_1_1|         array|
|v5_1_1_Din_A        |  out|   32|        bram|        v5_1_1|         array|
|v5_1_1_Dout_A       |   in|   32|        bram|        v5_1_1|         array|
|v5_1_1_Clk_A        |  out|    1|        bram|        v5_1_1|         array|
|v5_1_1_Rst_A        |  out|    1|        bram|        v5_1_1|         array|
|v6_0_0_Addr_A       |  out|   32|        bram|        v6_0_0|         array|
|v6_0_0_EN_A         |  out|    1|        bram|        v6_0_0|         array|
|v6_0_0_WEN_A        |  out|    4|        bram|        v6_0_0|         array|
|v6_0_0_Din_A        |  out|   32|        bram|        v6_0_0|         array|
|v6_0_0_Dout_A       |   in|   32|        bram|        v6_0_0|         array|
|v6_0_0_Clk_A        |  out|    1|        bram|        v6_0_0|         array|
|v6_0_0_Rst_A        |  out|    1|        bram|        v6_0_0|         array|
|v6_0_0_Addr_B       |  out|   32|        bram|        v6_0_0|         array|
|v6_0_0_EN_B         |  out|    1|        bram|        v6_0_0|         array|
|v6_0_0_WEN_B        |  out|    4|        bram|        v6_0_0|         array|
|v6_0_0_Din_B        |  out|   32|        bram|        v6_0_0|         array|
|v6_0_0_Dout_B       |   in|   32|        bram|        v6_0_0|         array|
|v6_0_0_Clk_B        |  out|    1|        bram|        v6_0_0|         array|
|v6_0_0_Rst_B        |  out|    1|        bram|        v6_0_0|         array|
|v6_0_1_Addr_A       |  out|   32|        bram|        v6_0_1|         array|
|v6_0_1_EN_A         |  out|    1|        bram|        v6_0_1|         array|
|v6_0_1_WEN_A        |  out|    4|        bram|        v6_0_1|         array|
|v6_0_1_Din_A        |  out|   32|        bram|        v6_0_1|         array|
|v6_0_1_Dout_A       |   in|   32|        bram|        v6_0_1|         array|
|v6_0_1_Clk_A        |  out|    1|        bram|        v6_0_1|         array|
|v6_0_1_Rst_A        |  out|    1|        bram|        v6_0_1|         array|
|v6_0_1_Addr_B       |  out|   32|        bram|        v6_0_1|         array|
|v6_0_1_EN_B         |  out|    1|        bram|        v6_0_1|         array|
|v6_0_1_WEN_B        |  out|    4|        bram|        v6_0_1|         array|
|v6_0_1_Din_B        |  out|   32|        bram|        v6_0_1|         array|
|v6_0_1_Dout_B       |   in|   32|        bram|        v6_0_1|         array|
|v6_0_1_Clk_B        |  out|    1|        bram|        v6_0_1|         array|
|v6_0_1_Rst_B        |  out|    1|        bram|        v6_0_1|         array|
|v6_1_0_Addr_A       |  out|   32|        bram|        v6_1_0|         array|
|v6_1_0_EN_A         |  out|    1|        bram|        v6_1_0|         array|
|v6_1_0_WEN_A        |  out|    4|        bram|        v6_1_0|         array|
|v6_1_0_Din_A        |  out|   32|        bram|        v6_1_0|         array|
|v6_1_0_Dout_A       |   in|   32|        bram|        v6_1_0|         array|
|v6_1_0_Clk_A        |  out|    1|        bram|        v6_1_0|         array|
|v6_1_0_Rst_A        |  out|    1|        bram|        v6_1_0|         array|
|v6_1_0_Addr_B       |  out|   32|        bram|        v6_1_0|         array|
|v6_1_0_EN_B         |  out|    1|        bram|        v6_1_0|         array|
|v6_1_0_WEN_B        |  out|    4|        bram|        v6_1_0|         array|
|v6_1_0_Din_B        |  out|   32|        bram|        v6_1_0|         array|
|v6_1_0_Dout_B       |   in|   32|        bram|        v6_1_0|         array|
|v6_1_0_Clk_B        |  out|    1|        bram|        v6_1_0|         array|
|v6_1_0_Rst_B        |  out|    1|        bram|        v6_1_0|         array|
|v6_1_1_Addr_A       |  out|   32|        bram|        v6_1_1|         array|
|v6_1_1_EN_A         |  out|    1|        bram|        v6_1_1|         array|
|v6_1_1_WEN_A        |  out|    4|        bram|        v6_1_1|         array|
|v6_1_1_Din_A        |  out|   32|        bram|        v6_1_1|         array|
|v6_1_1_Dout_A       |   in|   32|        bram|        v6_1_1|         array|
|v6_1_1_Clk_A        |  out|    1|        bram|        v6_1_1|         array|
|v6_1_1_Rst_A        |  out|    1|        bram|        v6_1_1|         array|
|v6_1_1_Addr_B       |  out|   32|        bram|        v6_1_1|         array|
|v6_1_1_EN_B         |  out|    1|        bram|        v6_1_1|         array|
|v6_1_1_WEN_B        |  out|    4|        bram|        v6_1_1|         array|
|v6_1_1_Din_B        |  out|   32|        bram|        v6_1_1|         array|
|v6_1_1_Dout_B       |   in|   32|        bram|        v6_1_1|         array|
|v6_1_1_Clk_B        |  out|    1|        bram|        v6_1_1|         array|
|v6_1_1_Rst_B        |  out|    1|        bram|        v6_1_1|         array|
|v7_0_0_Addr_A       |  out|   32|        bram|        v7_0_0|         array|
|v7_0_0_EN_A         |  out|    1|        bram|        v7_0_0|         array|
|v7_0_0_WEN_A        |  out|    4|        bram|        v7_0_0|         array|
|v7_0_0_Din_A        |  out|   32|        bram|        v7_0_0|         array|
|v7_0_0_Dout_A       |   in|   32|        bram|        v7_0_0|         array|
|v7_0_0_Clk_A        |  out|    1|        bram|        v7_0_0|         array|
|v7_0_0_Rst_A        |  out|    1|        bram|        v7_0_0|         array|
|v7_0_0_Addr_B       |  out|   32|        bram|        v7_0_0|         array|
|v7_0_0_EN_B         |  out|    1|        bram|        v7_0_0|         array|
|v7_0_0_WEN_B        |  out|    4|        bram|        v7_0_0|         array|
|v7_0_0_Din_B        |  out|   32|        bram|        v7_0_0|         array|
|v7_0_0_Dout_B       |   in|   32|        bram|        v7_0_0|         array|
|v7_0_0_Clk_B        |  out|    1|        bram|        v7_0_0|         array|
|v7_0_0_Rst_B        |  out|    1|        bram|        v7_0_0|         array|
|v7_0_1_Addr_A       |  out|   32|        bram|        v7_0_1|         array|
|v7_0_1_EN_A         |  out|    1|        bram|        v7_0_1|         array|
|v7_0_1_WEN_A        |  out|    4|        bram|        v7_0_1|         array|
|v7_0_1_Din_A        |  out|   32|        bram|        v7_0_1|         array|
|v7_0_1_Dout_A       |   in|   32|        bram|        v7_0_1|         array|
|v7_0_1_Clk_A        |  out|    1|        bram|        v7_0_1|         array|
|v7_0_1_Rst_A        |  out|    1|        bram|        v7_0_1|         array|
|v7_0_1_Addr_B       |  out|   32|        bram|        v7_0_1|         array|
|v7_0_1_EN_B         |  out|    1|        bram|        v7_0_1|         array|
|v7_0_1_WEN_B        |  out|    4|        bram|        v7_0_1|         array|
|v7_0_1_Din_B        |  out|   32|        bram|        v7_0_1|         array|
|v7_0_1_Dout_B       |   in|   32|        bram|        v7_0_1|         array|
|v7_0_1_Clk_B        |  out|    1|        bram|        v7_0_1|         array|
|v7_0_1_Rst_B        |  out|    1|        bram|        v7_0_1|         array|
|v7_1_0_Addr_A       |  out|   32|        bram|        v7_1_0|         array|
|v7_1_0_EN_A         |  out|    1|        bram|        v7_1_0|         array|
|v7_1_0_WEN_A        |  out|    4|        bram|        v7_1_0|         array|
|v7_1_0_Din_A        |  out|   32|        bram|        v7_1_0|         array|
|v7_1_0_Dout_A       |   in|   32|        bram|        v7_1_0|         array|
|v7_1_0_Clk_A        |  out|    1|        bram|        v7_1_0|         array|
|v7_1_0_Rst_A        |  out|    1|        bram|        v7_1_0|         array|
|v7_1_0_Addr_B       |  out|   32|        bram|        v7_1_0|         array|
|v7_1_0_EN_B         |  out|    1|        bram|        v7_1_0|         array|
|v7_1_0_WEN_B        |  out|    4|        bram|        v7_1_0|         array|
|v7_1_0_Din_B        |  out|   32|        bram|        v7_1_0|         array|
|v7_1_0_Dout_B       |   in|   32|        bram|        v7_1_0|         array|
|v7_1_0_Clk_B        |  out|    1|        bram|        v7_1_0|         array|
|v7_1_0_Rst_B        |  out|    1|        bram|        v7_1_0|         array|
|v7_1_1_Addr_A       |  out|   32|        bram|        v7_1_1|         array|
|v7_1_1_EN_A         |  out|    1|        bram|        v7_1_1|         array|
|v7_1_1_WEN_A        |  out|    4|        bram|        v7_1_1|         array|
|v7_1_1_Din_A        |  out|   32|        bram|        v7_1_1|         array|
|v7_1_1_Dout_A       |   in|   32|        bram|        v7_1_1|         array|
|v7_1_1_Clk_A        |  out|    1|        bram|        v7_1_1|         array|
|v7_1_1_Rst_A        |  out|    1|        bram|        v7_1_1|         array|
|v7_1_1_Addr_B       |  out|   32|        bram|        v7_1_1|         array|
|v7_1_1_EN_B         |  out|    1|        bram|        v7_1_1|         array|
|v7_1_1_WEN_B        |  out|    4|        bram|        v7_1_1|         array|
|v7_1_1_Din_B        |  out|   32|        bram|        v7_1_1|         array|
|v7_1_1_Dout_B       |   in|   32|        bram|        v7_1_1|         array|
|v7_1_1_Clk_B        |  out|    1|        bram|        v7_1_1|         array|
|v7_1_1_Rst_B        |  out|    1|        bram|        v7_1_1|         array|
+--------------------+-----+-----+------------+--------------+--------------+

