ARM GAS  C:\Users\xhex8\AppData\Local\Temp\ccFey6rO.s 			page 1


   1              		.cpu cortex-m0plus
   2              		.arch armv6s-m
   3              		.fpu softvfp
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 0
  12              		.eabi_attribute 18, 4
  13              		.file	"main.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.file 1 "Core/Src/main.c"
  18              		.section	.text.MX_GPIO_Init,"ax",%progbits
  19              		.align	1
  20              		.syntax unified
  21              		.code	16
  22              		.thumb_func
  24              	MX_GPIO_Init:
  25              	.LFB43:
   1:Core/Src/main.c **** /* USER CODE BEGIN Header */
   2:Core/Src/main.c **** /**
   3:Core/Src/main.c ****   ******************************************************************************
   4:Core/Src/main.c ****   * @file           : main.c
   5:Core/Src/main.c ****   * @brief          : Main program body
   6:Core/Src/main.c ****   ******************************************************************************
   7:Core/Src/main.c ****   * @attention
   8:Core/Src/main.c ****   *
   9:Core/Src/main.c ****   * Copyright (c) 2024 STMicroelectronics.
  10:Core/Src/main.c ****   * All rights reserved.
  11:Core/Src/main.c ****   *
  12:Core/Src/main.c ****   * This software is licensed under terms that can be found in the LICENSE file
  13:Core/Src/main.c ****   * in the root directory of this software component.
  14:Core/Src/main.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  15:Core/Src/main.c ****   *
  16:Core/Src/main.c ****   ******************************************************************************
  17:Core/Src/main.c ****   */
  18:Core/Src/main.c **** /* USER CODE END Header */
  19:Core/Src/main.c **** /* Includes ------------------------------------------------------------------*/
  20:Core/Src/main.c **** #include "main.h"
  21:Core/Src/main.c **** 
  22:Core/Src/main.c **** /* Private includes ----------------------------------------------------------*/
  23:Core/Src/main.c **** /* USER CODE BEGIN Includes */
  24:Core/Src/main.c **** 
  25:Core/Src/main.c **** /* USER CODE END Includes */
  26:Core/Src/main.c **** 
  27:Core/Src/main.c **** /* Private typedef -----------------------------------------------------------*/
  28:Core/Src/main.c **** /* USER CODE BEGIN PTD */
  29:Core/Src/main.c **** 
  30:Core/Src/main.c **** /* USER CODE END PTD */
  31:Core/Src/main.c **** 
  32:Core/Src/main.c **** /* Private define ------------------------------------------------------------*/
  33:Core/Src/main.c **** /* USER CODE BEGIN PD */
ARM GAS  C:\Users\xhex8\AppData\Local\Temp\ccFey6rO.s 			page 2


  34:Core/Src/main.c **** 
  35:Core/Src/main.c **** /* USER CODE END PD */
  36:Core/Src/main.c **** 
  37:Core/Src/main.c **** /* Private macro -------------------------------------------------------------*/
  38:Core/Src/main.c **** /* USER CODE BEGIN PM */
  39:Core/Src/main.c **** 
  40:Core/Src/main.c **** /* USER CODE END PM */
  41:Core/Src/main.c **** 
  42:Core/Src/main.c **** /* Private variables ---------------------------------------------------------*/
  43:Core/Src/main.c **** UART_HandleTypeDef hlpuart1;
  44:Core/Src/main.c **** 
  45:Core/Src/main.c **** /* USER CODE BEGIN PV */
  46:Core/Src/main.c **** 
  47:Core/Src/main.c **** /* USER CODE END PV */
  48:Core/Src/main.c **** 
  49:Core/Src/main.c **** /* Private function prototypes -----------------------------------------------*/
  50:Core/Src/main.c **** void SystemClock_Config(void);
  51:Core/Src/main.c **** static void MX_GPIO_Init(void);
  52:Core/Src/main.c **** static void MX_LPUART1_UART_Init(void);
  53:Core/Src/main.c **** /* USER CODE BEGIN PFP */
  54:Core/Src/main.c **** 
  55:Core/Src/main.c **** /* USER CODE END PFP */
  56:Core/Src/main.c **** 
  57:Core/Src/main.c **** /* Private user code ---------------------------------------------------------*/
  58:Core/Src/main.c **** /* USER CODE BEGIN 0 */
  59:Core/Src/main.c **** 
  60:Core/Src/main.c **** /* USER CODE END 0 */
  61:Core/Src/main.c **** 
  62:Core/Src/main.c **** /**
  63:Core/Src/main.c ****   * @brief  The application entry point.
  64:Core/Src/main.c ****   * @retval int
  65:Core/Src/main.c ****   */
  66:Core/Src/main.c **** int main(void)
  67:Core/Src/main.c **** {
  68:Core/Src/main.c **** 
  69:Core/Src/main.c ****   /* USER CODE BEGIN 1 */
  70:Core/Src/main.c **** 
  71:Core/Src/main.c ****   /* USER CODE END 1 */
  72:Core/Src/main.c **** 
  73:Core/Src/main.c ****   /* MCU Configuration--------------------------------------------------------*/
  74:Core/Src/main.c **** 
  75:Core/Src/main.c ****   /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  76:Core/Src/main.c ****   HAL_Init();
  77:Core/Src/main.c **** 
  78:Core/Src/main.c ****   /* USER CODE BEGIN Init */
  79:Core/Src/main.c **** 
  80:Core/Src/main.c ****   /* USER CODE END Init */
  81:Core/Src/main.c **** 
  82:Core/Src/main.c ****   /* Configure the system clock */
  83:Core/Src/main.c ****   SystemClock_Config();
  84:Core/Src/main.c **** 
  85:Core/Src/main.c ****   /* USER CODE BEGIN SysInit */
  86:Core/Src/main.c **** 
  87:Core/Src/main.c ****   /* USER CODE END SysInit */
  88:Core/Src/main.c **** 
  89:Core/Src/main.c ****   /* Initialize all configured peripherals */
  90:Core/Src/main.c ****   MX_GPIO_Init();
ARM GAS  C:\Users\xhex8\AppData\Local\Temp\ccFey6rO.s 			page 3


  91:Core/Src/main.c ****   MX_LPUART1_UART_Init();
  92:Core/Src/main.c ****   /* USER CODE BEGIN 2 */
  93:Core/Src/main.c **** 
  94:Core/Src/main.c ****   /* USER CODE END 2 */
  95:Core/Src/main.c **** 
  96:Core/Src/main.c ****   /* Infinite loop */
  97:Core/Src/main.c ****   /* USER CODE BEGIN WHILE */
  98:Core/Src/main.c ****   while (1)
  99:Core/Src/main.c ****   {
 100:Core/Src/main.c ****     /* USER CODE END WHILE */
 101:Core/Src/main.c ****     HAL_UART_Transmit(&hlpuart1, "setting led\n", 13, 100);
 102:Core/Src/main.c ****     HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_SET);
 103:Core/Src/main.c ****     HAL_Delay(500);
 104:Core/Src/main.c ****     HAL_UART_Transmit(&hlpuart1, "unsetting led\n", 15, 100);
 105:Core/Src/main.c ****     HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_RESET);
 106:Core/Src/main.c ****     HAL_Delay(500);
 107:Core/Src/main.c ****     /* USER CODE BEGIN 3 */
 108:Core/Src/main.c ****   }
 109:Core/Src/main.c ****   /* USER CODE END 3 */
 110:Core/Src/main.c **** }
 111:Core/Src/main.c **** 
 112:Core/Src/main.c **** /**
 113:Core/Src/main.c ****   * @brief System Clock Configuration
 114:Core/Src/main.c ****   * @retval None
 115:Core/Src/main.c ****   */
 116:Core/Src/main.c **** void SystemClock_Config(void)
 117:Core/Src/main.c **** {
 118:Core/Src/main.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 119:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 120:Core/Src/main.c ****   RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 121:Core/Src/main.c **** 
 122:Core/Src/main.c ****   /** Configure the main internal regulator output voltage
 123:Core/Src/main.c ****   */
 124:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 125:Core/Src/main.c **** 
 126:Core/Src/main.c ****   /** Initializes the RCC Oscillators according to the specified parameters
 127:Core/Src/main.c ****   * in the RCC_OscInitTypeDef structure.
 128:Core/Src/main.c ****   */
 129:Core/Src/main.c ****   RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_MSI;
 130:Core/Src/main.c ****   RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 131:Core/Src/main.c ****   RCC_OscInitStruct.MSICalibrationValue = 0;
 132:Core/Src/main.c ****   RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_5;
 133:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 134:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 135:Core/Src/main.c ****   {
 136:Core/Src/main.c ****     Error_Handler();
 137:Core/Src/main.c ****   }
 138:Core/Src/main.c **** 
 139:Core/Src/main.c ****   /** Initializes the CPU, AHB and APB buses clocks
 140:Core/Src/main.c ****   */
 141:Core/Src/main.c ****   RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 142:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 143:Core/Src/main.c ****   RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_MSI;
 144:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 145:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 146:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 147:Core/Src/main.c **** 
ARM GAS  C:\Users\xhex8\AppData\Local\Temp\ccFey6rO.s 			page 4


 148:Core/Src/main.c ****   if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 149:Core/Src/main.c ****   {
 150:Core/Src/main.c ****     Error_Handler();
 151:Core/Src/main.c ****   }
 152:Core/Src/main.c ****   PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_LPUART1;
 153:Core/Src/main.c ****   PeriphClkInit.Lpuart1ClockSelection = RCC_LPUART1CLKSOURCE_PCLK1;
 154:Core/Src/main.c ****   if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 155:Core/Src/main.c ****   {
 156:Core/Src/main.c ****     Error_Handler();
 157:Core/Src/main.c ****   }
 158:Core/Src/main.c **** }
 159:Core/Src/main.c **** 
 160:Core/Src/main.c **** /**
 161:Core/Src/main.c ****   * @brief LPUART1 Initialization Function
 162:Core/Src/main.c ****   * @param None
 163:Core/Src/main.c ****   * @retval None
 164:Core/Src/main.c ****   */
 165:Core/Src/main.c **** static void MX_LPUART1_UART_Init(void)
 166:Core/Src/main.c **** {
 167:Core/Src/main.c **** 
 168:Core/Src/main.c ****   /* USER CODE BEGIN LPUART1_Init 0 */
 169:Core/Src/main.c **** 
 170:Core/Src/main.c ****   /* USER CODE END LPUART1_Init 0 */
 171:Core/Src/main.c **** 
 172:Core/Src/main.c ****   /* USER CODE BEGIN LPUART1_Init 1 */
 173:Core/Src/main.c **** 
 174:Core/Src/main.c ****   /* USER CODE END LPUART1_Init 1 */
 175:Core/Src/main.c ****   hlpuart1.Instance = LPUART1;
 176:Core/Src/main.c ****   hlpuart1.Init.BaudRate = 19200;
 177:Core/Src/main.c ****   hlpuart1.Init.WordLength = UART_WORDLENGTH_8B;
 178:Core/Src/main.c ****   hlpuart1.Init.StopBits = UART_STOPBITS_1;
 179:Core/Src/main.c ****   hlpuart1.Init.Parity = UART_PARITY_NONE;
 180:Core/Src/main.c ****   hlpuart1.Init.Mode = UART_MODE_TX_RX;
 181:Core/Src/main.c ****   hlpuart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 182:Core/Src/main.c ****   hlpuart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 183:Core/Src/main.c ****   hlpuart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 184:Core/Src/main.c ****   if (HAL_UART_Init(&hlpuart1) != HAL_OK)
 185:Core/Src/main.c ****   {
 186:Core/Src/main.c ****     Error_Handler();
 187:Core/Src/main.c ****   }
 188:Core/Src/main.c ****   /* USER CODE BEGIN LPUART1_Init 2 */
 189:Core/Src/main.c **** 
 190:Core/Src/main.c ****   /* USER CODE END LPUART1_Init 2 */
 191:Core/Src/main.c **** 
 192:Core/Src/main.c **** }
 193:Core/Src/main.c **** 
 194:Core/Src/main.c **** /**
 195:Core/Src/main.c ****   * @brief GPIO Initialization Function
 196:Core/Src/main.c ****   * @param None
 197:Core/Src/main.c ****   * @retval None
 198:Core/Src/main.c ****   */
 199:Core/Src/main.c **** static void MX_GPIO_Init(void)
 200:Core/Src/main.c **** {
  26              		.loc 1 200 1 view -0
  27              		.cfi_startproc
  28              		@ args = 0, pretend = 0, frame = 32
  29              		@ frame_needed = 0, uses_anonymous_args = 0
ARM GAS  C:\Users\xhex8\AppData\Local\Temp\ccFey6rO.s 			page 5


  30 0000 30B5     		push	{r4, r5, lr}
  31              		.cfi_def_cfa_offset 12
  32              		.cfi_offset 4, -12
  33              		.cfi_offset 5, -8
  34              		.cfi_offset 14, -4
  35 0002 89B0     		sub	sp, sp, #36
  36              		.cfi_def_cfa_offset 48
 201:Core/Src/main.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
  37              		.loc 1 201 3 view .LVU1
  38              		.loc 1 201 20 is_stmt 0 view .LVU2
  39 0004 1422     		movs	r2, #20
  40 0006 0021     		movs	r1, #0
  41 0008 03A8     		add	r0, sp, #12
  42 000a FFF7FEFF 		bl	memset
  43              	.LVL0:
 202:Core/Src/main.c **** /* USER CODE BEGIN MX_GPIO_Init_1 */
 203:Core/Src/main.c **** /* USER CODE END MX_GPIO_Init_1 */
 204:Core/Src/main.c **** 
 205:Core/Src/main.c ****   /* GPIO Ports Clock Enable */
 206:Core/Src/main.c ****   __HAL_RCC_GPIOA_CLK_ENABLE();
  44              		.loc 1 206 3 is_stmt 1 view .LVU3
  45              	.LBB4:
  46              		.loc 1 206 3 view .LVU4
  47              		.loc 1 206 3 view .LVU5
  48 000e 114B     		ldr	r3, .L2
  49 0010 DA6A     		ldr	r2, [r3, #44]
  50 0012 0124     		movs	r4, #1
  51 0014 2243     		orrs	r2, r4
  52 0016 DA62     		str	r2, [r3, #44]
  53              		.loc 1 206 3 view .LVU6
  54 0018 DA6A     		ldr	r2, [r3, #44]
  55 001a 2240     		ands	r2, r4
  56 001c 0192     		str	r2, [sp, #4]
  57              		.loc 1 206 3 view .LVU7
  58 001e 019A     		ldr	r2, [sp, #4]
  59              	.LBE4:
  60              		.loc 1 206 3 view .LVU8
 207:Core/Src/main.c ****   __HAL_RCC_GPIOB_CLK_ENABLE();
  61              		.loc 1 207 3 view .LVU9
  62              	.LBB5:
  63              		.loc 1 207 3 view .LVU10
  64              		.loc 1 207 3 view .LVU11
  65 0020 D96A     		ldr	r1, [r3, #44]
  66 0022 0222     		movs	r2, #2
  67 0024 1143     		orrs	r1, r2
  68 0026 D962     		str	r1, [r3, #44]
  69              		.loc 1 207 3 view .LVU12
  70 0028 DB6A     		ldr	r3, [r3, #44]
  71 002a 1A40     		ands	r2, r3
  72 002c 0292     		str	r2, [sp, #8]
  73              		.loc 1 207 3 view .LVU13
  74 002e 029B     		ldr	r3, [sp, #8]
  75              	.LBE5:
  76              		.loc 1 207 3 view .LVU14
 208:Core/Src/main.c **** 
 209:Core/Src/main.c ****   /*Configure GPIO pin Output Level */
 210:Core/Src/main.c ****   HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_RESET);
ARM GAS  C:\Users\xhex8\AppData\Local\Temp\ccFey6rO.s 			page 6


  77              		.loc 1 210 3 view .LVU15
  78 0030 094D     		ldr	r5, .L2+4
  79 0032 0022     		movs	r2, #0
  80 0034 0121     		movs	r1, #1
  81 0036 2800     		movs	r0, r5
  82 0038 FFF7FEFF 		bl	HAL_GPIO_WritePin
  83              	.LVL1:
 211:Core/Src/main.c **** 
 212:Core/Src/main.c ****   /*Configure GPIO pin : LED_Pin */
 213:Core/Src/main.c ****   GPIO_InitStruct.Pin = LED_Pin;
  84              		.loc 1 213 3 view .LVU16
  85              		.loc 1 213 23 is_stmt 0 view .LVU17
  86 003c 0394     		str	r4, [sp, #12]
 214:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  87              		.loc 1 214 3 is_stmt 1 view .LVU18
  88              		.loc 1 214 24 is_stmt 0 view .LVU19
  89 003e 0494     		str	r4, [sp, #16]
 215:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
  90              		.loc 1 215 3 is_stmt 1 view .LVU20
  91              		.loc 1 215 24 is_stmt 0 view .LVU21
  92 0040 0023     		movs	r3, #0
  93 0042 0593     		str	r3, [sp, #20]
 216:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  94              		.loc 1 216 3 is_stmt 1 view .LVU22
  95              		.loc 1 216 25 is_stmt 0 view .LVU23
  96 0044 0693     		str	r3, [sp, #24]
 217:Core/Src/main.c ****   HAL_GPIO_Init(LED_GPIO_Port, &GPIO_InitStruct);
  97              		.loc 1 217 3 is_stmt 1 view .LVU24
  98 0046 03A9     		add	r1, sp, #12
  99 0048 2800     		movs	r0, r5
 100 004a FFF7FEFF 		bl	HAL_GPIO_Init
 101              	.LVL2:
 218:Core/Src/main.c **** 
 219:Core/Src/main.c **** /* USER CODE BEGIN MX_GPIO_Init_2 */
 220:Core/Src/main.c **** /* USER CODE END MX_GPIO_Init_2 */
 221:Core/Src/main.c **** }
 102              		.loc 1 221 1 is_stmt 0 view .LVU25
 103 004e 09B0     		add	sp, sp, #36
 104              		@ sp needed
 105 0050 30BD     		pop	{r4, r5, pc}
 106              	.L3:
 107 0052 C046     		.align	2
 108              	.L2:
 109 0054 00100240 		.word	1073876992
 110 0058 00040050 		.word	1342178304
 111              		.cfi_endproc
 112              	.LFE43:
 114              		.section	.text.Error_Handler,"ax",%progbits
 115              		.align	1
 116              		.global	Error_Handler
 117              		.syntax unified
 118              		.code	16
 119              		.thumb_func
 121              	Error_Handler:
 122              	.LFB44:
 222:Core/Src/main.c **** 
 223:Core/Src/main.c **** /* USER CODE BEGIN 4 */
ARM GAS  C:\Users\xhex8\AppData\Local\Temp\ccFey6rO.s 			page 7


 224:Core/Src/main.c **** 
 225:Core/Src/main.c **** /* USER CODE END 4 */
 226:Core/Src/main.c **** 
 227:Core/Src/main.c **** /**
 228:Core/Src/main.c ****   * @brief  This function is executed in case of error occurrence.
 229:Core/Src/main.c ****   * @retval None
 230:Core/Src/main.c ****   */
 231:Core/Src/main.c **** void Error_Handler(void)
 232:Core/Src/main.c **** {
 123              		.loc 1 232 1 is_stmt 1 view -0
 124              		.cfi_startproc
 125              		@ Volatile: function does not return.
 126              		@ args = 0, pretend = 0, frame = 0
 127              		@ frame_needed = 0, uses_anonymous_args = 0
 128              		@ link register save eliminated.
 233:Core/Src/main.c ****   /* USER CODE BEGIN Error_Handler_Debug */
 234:Core/Src/main.c ****   /* User can add his own implementation to report the HAL error return state */
 235:Core/Src/main.c ****   __disable_irq();
 129              		.loc 1 235 3 view .LVU27
 130              	.LBB6:
 131              	.LBI6:
 132              		.file 2 "Drivers/CMSIS/Include/cmsis_gcc.h"
   1:Drivers/CMSIS/Include/cmsis_gcc.h **** /**************************************************************************//**
   2:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @file     cmsis_gcc.h
   3:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @brief    CMSIS compiler GCC header file
   4:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @version  V5.0.4
   5:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @date     09. April 2018
   6:Drivers/CMSIS/Include/cmsis_gcc.h ****  ******************************************************************************/
   7:Drivers/CMSIS/Include/cmsis_gcc.h **** /*
   8:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Copyright (c) 2009-2018 Arm Limited. All rights reserved.
   9:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  10:Drivers/CMSIS/Include/cmsis_gcc.h ****  * SPDX-License-Identifier: Apache-2.0
  11:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  12:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:Drivers/CMSIS/Include/cmsis_gcc.h ****  * not use this file except in compliance with the License.
  14:Drivers/CMSIS/Include/cmsis_gcc.h ****  * You may obtain a copy of the License at
  15:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  16:Drivers/CMSIS/Include/cmsis_gcc.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  18:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Unless required by applicable law or agreed to in writing, software
  19:Drivers/CMSIS/Include/cmsis_gcc.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:Drivers/CMSIS/Include/cmsis_gcc.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:Drivers/CMSIS/Include/cmsis_gcc.h ****  * See the License for the specific language governing permissions and
  22:Drivers/CMSIS/Include/cmsis_gcc.h ****  * limitations under the License.
  23:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
  24:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  25:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __CMSIS_GCC_H
  26:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_H
  27:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  28:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ignore some GCC warnings */
  29:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic push
  30:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wsign-conversion"
  31:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wconversion"
  32:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wunused-parameter"
  33:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  34:Drivers/CMSIS/Include/cmsis_gcc.h **** /* Fallback for __has_builtin */
  35:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __has_builtin
ARM GAS  C:\Users\xhex8\AppData\Local\Temp\ccFey6rO.s 			page 8


  36:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __has_builtin(x) (0)
  37:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  38:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  39:Drivers/CMSIS/Include/cmsis_gcc.h **** /* CMSIS compiler specific defines */
  40:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ASM
  41:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ASM                                  __asm
  42:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  43:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __INLINE
  44:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __INLINE                               inline
  45:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  46:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_INLINE
  47:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_INLINE                        static inline
  48:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  49:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_FORCEINLINE                 
  50:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_FORCEINLINE                   __attribute__((always_inline)) static inline
  51:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif                                           
  52:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __NO_RETURN
  53:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __NO_RETURN                            __attribute__((__noreturn__))
  54:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  55:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __USED
  56:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __USED                                 __attribute__((used))
  57:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  58:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __WEAK
  59:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __WEAK                                 __attribute__((weak))
  60:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  61:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED
  62:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED                               __attribute__((packed, aligned(1)))
  63:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  64:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_STRUCT
  65:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_STRUCT                        struct __attribute__((packed, aligned(1)))
  66:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  67:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_UNION
  68:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_UNION                         union __attribute__((packed, aligned(1)))
  69:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  70:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32        /* deprecated */
  71:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  72:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  73:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  74:Drivers/CMSIS/Include/cmsis_gcc.h ****   struct __attribute__((packed)) T_UINT32 { uint32_t v; };
  75:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  76:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32(x)                  (((struct T_UINT32 *)(x))->v)
  77:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  78:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_WRITE
  79:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  80:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  81:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  82:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_WRITE { uint16_t v; };
  83:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  84:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_WRITE(addr, val)    (void)((((struct T_UINT16_WRITE *)(void *)(addr))-
  85:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  86:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_READ
  87:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  88:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  89:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  90:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_READ { uint16_t v; };
  91:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  92:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_READ(addr)          (((const struct T_UINT16_READ *)(const void *)(add
ARM GAS  C:\Users\xhex8\AppData\Local\Temp\ccFey6rO.s 			page 9


  93:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  94:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_WRITE
  95:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  96:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  97:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  98:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_WRITE { uint32_t v; };
  99:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 100:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_WRITE(addr, val)    (void)((((struct T_UINT32_WRITE *)(void *)(addr))-
 101:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 102:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_READ
 103:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
 104:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
 105:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
 106:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_READ { uint32_t v; };
 107:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 108:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_READ(addr)          (((const struct T_UINT32_READ *)(const void *)(add
 109:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 110:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ALIGNED
 111:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ALIGNED(x)                           __attribute__((aligned(x)))
 112:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 113:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __RESTRICT
 114:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __RESTRICT                             __restrict
 115:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 116:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 117:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 118:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ###########################  Core Function Access  ########################### */
 119:Drivers/CMSIS/Include/cmsis_gcc.h **** /** \ingroup  CMSIS_Core_FunctionInterface
 120:Drivers/CMSIS/Include/cmsis_gcc.h ****     \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions
 121:Drivers/CMSIS/Include/cmsis_gcc.h ****   @{
 122:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 123:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 124:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 125:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Enable IRQ Interrupts
 126:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Enables IRQ interrupts by clearing the I-bit in the CPSR.
 127:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 128:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 129:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __enable_irq(void)
 130:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 131:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsie i" : : : "memory");
 132:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 133:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 134:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 135:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 136:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Disable IRQ Interrupts
 137:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Disables IRQ interrupts by setting the I-bit in the CPSR.
 138:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 139:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 140:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __disable_irq(void)
 133              		.loc 2 140 27 view .LVU28
 134              	.LBB7:
 141:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 142:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsid i" : : : "memory");
 135              		.loc 2 142 3 view .LVU29
 136              		.syntax divided
 137              	@ 142 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 138 0000 72B6     		cpsid i
 139              	@ 0 "" 2
ARM GAS  C:\Users\xhex8\AppData\Local\Temp\ccFey6rO.s 			page 10


 140              		.thumb
 141              		.syntax unified
 142              	.L5:
 143              	.LBE7:
 144              	.LBE6:
 236:Core/Src/main.c ****   while (1)
 145              		.loc 1 236 3 discriminator 1 view .LVU30
 237:Core/Src/main.c ****   {
 238:Core/Src/main.c ****   }
 146              		.loc 1 238 3 discriminator 1 view .LVU31
 236:Core/Src/main.c ****   while (1)
 147              		.loc 1 236 9 discriminator 1 view .LVU32
 148 0002 FEE7     		b	.L5
 149              		.cfi_endproc
 150              	.LFE44:
 152              		.section	.text.MX_LPUART1_UART_Init,"ax",%progbits
 153              		.align	1
 154              		.syntax unified
 155              		.code	16
 156              		.thumb_func
 158              	MX_LPUART1_UART_Init:
 159              	.LFB42:
 166:Core/Src/main.c **** 
 160              		.loc 1 166 1 view -0
 161              		.cfi_startproc
 162              		@ args = 0, pretend = 0, frame = 0
 163              		@ frame_needed = 0, uses_anonymous_args = 0
 164 0000 10B5     		push	{r4, lr}
 165              		.cfi_def_cfa_offset 8
 166              		.cfi_offset 4, -8
 167              		.cfi_offset 14, -4
 175:Core/Src/main.c ****   hlpuart1.Init.BaudRate = 19200;
 168              		.loc 1 175 3 view .LVU34
 175:Core/Src/main.c ****   hlpuart1.Init.BaudRate = 19200;
 169              		.loc 1 175 21 is_stmt 0 view .LVU35
 170 0002 0B48     		ldr	r0, .L9
 171 0004 0B4B     		ldr	r3, .L9+4
 172 0006 0360     		str	r3, [r0]
 176:Core/Src/main.c ****   hlpuart1.Init.WordLength = UART_WORDLENGTH_8B;
 173              		.loc 1 176 3 is_stmt 1 view .LVU36
 176:Core/Src/main.c ****   hlpuart1.Init.WordLength = UART_WORDLENGTH_8B;
 174              		.loc 1 176 26 is_stmt 0 view .LVU37
 175 0008 9623     		movs	r3, #150
 176 000a DB01     		lsls	r3, r3, #7
 177 000c 4360     		str	r3, [r0, #4]
 177:Core/Src/main.c ****   hlpuart1.Init.StopBits = UART_STOPBITS_1;
 178              		.loc 1 177 3 is_stmt 1 view .LVU38
 177:Core/Src/main.c ****   hlpuart1.Init.StopBits = UART_STOPBITS_1;
 179              		.loc 1 177 28 is_stmt 0 view .LVU39
 180 000e 0023     		movs	r3, #0
 181 0010 8360     		str	r3, [r0, #8]
 178:Core/Src/main.c ****   hlpuart1.Init.Parity = UART_PARITY_NONE;
 182              		.loc 1 178 3 is_stmt 1 view .LVU40
 178:Core/Src/main.c ****   hlpuart1.Init.Parity = UART_PARITY_NONE;
 183              		.loc 1 178 26 is_stmt 0 view .LVU41
 184 0012 C360     		str	r3, [r0, #12]
 179:Core/Src/main.c ****   hlpuart1.Init.Mode = UART_MODE_TX_RX;
ARM GAS  C:\Users\xhex8\AppData\Local\Temp\ccFey6rO.s 			page 11


 185              		.loc 1 179 3 is_stmt 1 view .LVU42
 179:Core/Src/main.c ****   hlpuart1.Init.Mode = UART_MODE_TX_RX;
 186              		.loc 1 179 24 is_stmt 0 view .LVU43
 187 0014 0361     		str	r3, [r0, #16]
 180:Core/Src/main.c ****   hlpuart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 188              		.loc 1 180 3 is_stmt 1 view .LVU44
 180:Core/Src/main.c ****   hlpuart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 189              		.loc 1 180 22 is_stmt 0 view .LVU45
 190 0016 0C22     		movs	r2, #12
 191 0018 4261     		str	r2, [r0, #20]
 181:Core/Src/main.c ****   hlpuart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 192              		.loc 1 181 3 is_stmt 1 view .LVU46
 181:Core/Src/main.c ****   hlpuart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 193              		.loc 1 181 27 is_stmt 0 view .LVU47
 194 001a 8361     		str	r3, [r0, #24]
 182:Core/Src/main.c ****   hlpuart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 195              		.loc 1 182 3 is_stmt 1 view .LVU48
 182:Core/Src/main.c ****   hlpuart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 196              		.loc 1 182 32 is_stmt 0 view .LVU49
 197 001c 0362     		str	r3, [r0, #32]
 183:Core/Src/main.c ****   if (HAL_UART_Init(&hlpuart1) != HAL_OK)
 198              		.loc 1 183 3 is_stmt 1 view .LVU50
 183:Core/Src/main.c ****   if (HAL_UART_Init(&hlpuart1) != HAL_OK)
 199              		.loc 1 183 40 is_stmt 0 view .LVU51
 200 001e 4362     		str	r3, [r0, #36]
 184:Core/Src/main.c ****   {
 201              		.loc 1 184 3 is_stmt 1 view .LVU52
 184:Core/Src/main.c ****   {
 202              		.loc 1 184 7 is_stmt 0 view .LVU53
 203 0020 FFF7FEFF 		bl	HAL_UART_Init
 204              	.LVL3:
 184:Core/Src/main.c ****   {
 205              		.loc 1 184 6 view .LVU54
 206 0024 0028     		cmp	r0, #0
 207 0026 00D1     		bne	.L8
 192:Core/Src/main.c **** 
 208              		.loc 1 192 1 view .LVU55
 209              		@ sp needed
 210 0028 10BD     		pop	{r4, pc}
 211              	.L8:
 186:Core/Src/main.c ****   }
 212              		.loc 1 186 5 is_stmt 1 view .LVU56
 213 002a FFF7FEFF 		bl	Error_Handler
 214              	.LVL4:
 215              	.L10:
 216 002e C046     		.align	2
 217              	.L9:
 218 0030 00000000 		.word	hlpuart1
 219 0034 00480040 		.word	1073760256
 220              		.cfi_endproc
 221              	.LFE42:
 223              		.section	.text.SystemClock_Config,"ax",%progbits
 224              		.align	1
 225              		.global	SystemClock_Config
 226              		.syntax unified
 227              		.code	16
 228              		.thumb_func
ARM GAS  C:\Users\xhex8\AppData\Local\Temp\ccFey6rO.s 			page 12


 230              	SystemClock_Config:
 231              	.LFB41:
 117:Core/Src/main.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 232              		.loc 1 117 1 view -0
 233              		.cfi_startproc
 234              		@ args = 0, pretend = 0, frame = 96
 235              		@ frame_needed = 0, uses_anonymous_args = 0
 236 0000 00B5     		push	{lr}
 237              		.cfi_def_cfa_offset 4
 238              		.cfi_offset 14, -4
 239 0002 99B0     		sub	sp, sp, #100
 240              		.cfi_def_cfa_offset 104
 118:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 241              		.loc 1 118 3 view .LVU58
 118:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 242              		.loc 1 118 22 is_stmt 0 view .LVU59
 243 0004 3422     		movs	r2, #52
 244 0006 0021     		movs	r1, #0
 245 0008 0BA8     		add	r0, sp, #44
 246 000a FFF7FEFF 		bl	memset
 247              	.LVL5:
 119:Core/Src/main.c ****   RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 248              		.loc 1 119 3 is_stmt 1 view .LVU60
 119:Core/Src/main.c ****   RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 249              		.loc 1 119 22 is_stmt 0 view .LVU61
 250 000e 1422     		movs	r2, #20
 251 0010 0021     		movs	r1, #0
 252 0012 06A8     		add	r0, sp, #24
 253 0014 FFF7FEFF 		bl	memset
 254              	.LVL6:
 120:Core/Src/main.c **** 
 255              		.loc 1 120 3 is_stmt 1 view .LVU62
 120:Core/Src/main.c **** 
 256              		.loc 1 120 28 is_stmt 0 view .LVU63
 257 0018 1822     		movs	r2, #24
 258 001a 0021     		movs	r1, #0
 259 001c 6846     		mov	r0, sp
 260 001e FFF7FEFF 		bl	memset
 261              	.LVL7:
 124:Core/Src/main.c **** 
 262              		.loc 1 124 3 is_stmt 1 view .LVU64
 263 0022 1A49     		ldr	r1, .L18
 264 0024 0A68     		ldr	r2, [r1]
 265 0026 1A4B     		ldr	r3, .L18+4
 266 0028 1A40     		ands	r2, r3
 267 002a 8023     		movs	r3, #128
 268 002c 1B01     		lsls	r3, r3, #4
 269 002e 1343     		orrs	r3, r2
 270 0030 0B60     		str	r3, [r1]
 129:Core/Src/main.c ****   RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 271              		.loc 1 129 3 view .LVU65
 129:Core/Src/main.c ****   RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 272              		.loc 1 129 36 is_stmt 0 view .LVU66
 273 0032 1023     		movs	r3, #16
 274 0034 0B93     		str	r3, [sp, #44]
 130:Core/Src/main.c ****   RCC_OscInitStruct.MSICalibrationValue = 0;
 275              		.loc 1 130 3 is_stmt 1 view .LVU67
ARM GAS  C:\Users\xhex8\AppData\Local\Temp\ccFey6rO.s 			page 13


 130:Core/Src/main.c ****   RCC_OscInitStruct.MSICalibrationValue = 0;
 276              		.loc 1 130 30 is_stmt 0 view .LVU68
 277 0036 0F3B     		subs	r3, r3, #15
 278 0038 1193     		str	r3, [sp, #68]
 131:Core/Src/main.c ****   RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_5;
 279              		.loc 1 131 3 is_stmt 1 view .LVU69
 131:Core/Src/main.c ****   RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_5;
 280              		.loc 1 131 41 is_stmt 0 view .LVU70
 281 003a 0023     		movs	r3, #0
 282 003c 1293     		str	r3, [sp, #72]
 132:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 283              		.loc 1 132 3 is_stmt 1 view .LVU71
 132:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 284              		.loc 1 132 35 is_stmt 0 view .LVU72
 285 003e A022     		movs	r2, #160
 286 0040 1202     		lsls	r2, r2, #8
 287 0042 1392     		str	r2, [sp, #76]
 133:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 288              		.loc 1 133 3 is_stmt 1 view .LVU73
 133:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 289              		.loc 1 133 34 is_stmt 0 view .LVU74
 290 0044 1493     		str	r3, [sp, #80]
 134:Core/Src/main.c ****   {
 291              		.loc 1 134 3 is_stmt 1 view .LVU75
 134:Core/Src/main.c ****   {
 292              		.loc 1 134 7 is_stmt 0 view .LVU76
 293 0046 0BA8     		add	r0, sp, #44
 294 0048 FFF7FEFF 		bl	HAL_RCC_OscConfig
 295              	.LVL8:
 134:Core/Src/main.c ****   {
 296              		.loc 1 134 6 view .LVU77
 297 004c 0028     		cmp	r0, #0
 298 004e 17D1     		bne	.L15
 141:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 299              		.loc 1 141 3 is_stmt 1 view .LVU78
 141:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 300              		.loc 1 141 31 is_stmt 0 view .LVU79
 301 0050 0F23     		movs	r3, #15
 302 0052 0693     		str	r3, [sp, #24]
 143:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 303              		.loc 1 143 3 is_stmt 1 view .LVU80
 143:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 304              		.loc 1 143 34 is_stmt 0 view .LVU81
 305 0054 0023     		movs	r3, #0
 306 0056 0793     		str	r3, [sp, #28]
 144:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 307              		.loc 1 144 3 is_stmt 1 view .LVU82
 144:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 308              		.loc 1 144 35 is_stmt 0 view .LVU83
 309 0058 0893     		str	r3, [sp, #32]
 145:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 310              		.loc 1 145 3 is_stmt 1 view .LVU84
 145:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 311              		.loc 1 145 36 is_stmt 0 view .LVU85
 312 005a 0993     		str	r3, [sp, #36]
 146:Core/Src/main.c **** 
 313              		.loc 1 146 3 is_stmt 1 view .LVU86
ARM GAS  C:\Users\xhex8\AppData\Local\Temp\ccFey6rO.s 			page 14


 146:Core/Src/main.c **** 
 314              		.loc 1 146 36 is_stmt 0 view .LVU87
 315 005c 0A93     		str	r3, [sp, #40]
 148:Core/Src/main.c ****   {
 316              		.loc 1 148 3 is_stmt 1 view .LVU88
 148:Core/Src/main.c ****   {
 317              		.loc 1 148 7 is_stmt 0 view .LVU89
 318 005e 0021     		movs	r1, #0
 319 0060 06A8     		add	r0, sp, #24
 320 0062 FFF7FEFF 		bl	HAL_RCC_ClockConfig
 321              	.LVL9:
 148:Core/Src/main.c ****   {
 322              		.loc 1 148 6 view .LVU90
 323 0066 0028     		cmp	r0, #0
 324 0068 0CD1     		bne	.L16
 152:Core/Src/main.c ****   PeriphClkInit.Lpuart1ClockSelection = RCC_LPUART1CLKSOURCE_PCLK1;
 325              		.loc 1 152 3 is_stmt 1 view .LVU91
 152:Core/Src/main.c ****   PeriphClkInit.Lpuart1ClockSelection = RCC_LPUART1CLKSOURCE_PCLK1;
 326              		.loc 1 152 38 is_stmt 0 view .LVU92
 327 006a 0423     		movs	r3, #4
 328 006c 0093     		str	r3, [sp]
 153:Core/Src/main.c ****   if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 329              		.loc 1 153 3 is_stmt 1 view .LVU93
 153:Core/Src/main.c ****   if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 330              		.loc 1 153 39 is_stmt 0 view .LVU94
 331 006e 0023     		movs	r3, #0
 332 0070 0393     		str	r3, [sp, #12]
 154:Core/Src/main.c ****   {
 333              		.loc 1 154 3 is_stmt 1 view .LVU95
 154:Core/Src/main.c ****   {
 334              		.loc 1 154 7 is_stmt 0 view .LVU96
 335 0072 6846     		mov	r0, sp
 336 0074 FFF7FEFF 		bl	HAL_RCCEx_PeriphCLKConfig
 337              	.LVL10:
 154:Core/Src/main.c ****   {
 338              		.loc 1 154 6 view .LVU97
 339 0078 0028     		cmp	r0, #0
 340 007a 05D1     		bne	.L17
 158:Core/Src/main.c **** 
 341              		.loc 1 158 1 view .LVU98
 342 007c 19B0     		add	sp, sp, #100
 343              		@ sp needed
 344 007e 00BD     		pop	{pc}
 345              	.L15:
 136:Core/Src/main.c ****   }
 346              		.loc 1 136 5 is_stmt 1 view .LVU99
 347 0080 FFF7FEFF 		bl	Error_Handler
 348              	.LVL11:
 349              	.L16:
 150:Core/Src/main.c ****   }
 350              		.loc 1 150 5 view .LVU100
 351 0084 FFF7FEFF 		bl	Error_Handler
 352              	.LVL12:
 353              	.L17:
 156:Core/Src/main.c ****   }
 354              		.loc 1 156 5 view .LVU101
 355 0088 FFF7FEFF 		bl	Error_Handler
ARM GAS  C:\Users\xhex8\AppData\Local\Temp\ccFey6rO.s 			page 15


 356              	.LVL13:
 357              	.L19:
 358              		.align	2
 359              	.L18:
 360 008c 00700040 		.word	1073770496
 361 0090 FFE7FFFF 		.word	-6145
 362              		.cfi_endproc
 363              	.LFE41:
 365              		.section	.rodata.main.str1.4,"aMS",%progbits,1
 366              		.align	2
 367              	.LC1:
 368 0000 73657474 		.ascii	"setting led\012\000"
 368      696E6720 
 368      6C65640A 
 368      00
 369 000d 000000   		.align	2
 370              	.LC4:
 371 0010 756E7365 		.ascii	"unsetting led\012\000"
 371      7474696E 
 371      67206C65 
 371      640A00
 372              		.section	.text.main,"ax",%progbits
 373              		.align	1
 374              		.global	main
 375              		.syntax unified
 376              		.code	16
 377              		.thumb_func
 379              	main:
 380              	.LFB40:
  67:Core/Src/main.c **** 
 381              		.loc 1 67 1 view -0
 382              		.cfi_startproc
 383              		@ Volatile: function does not return.
 384              		@ args = 0, pretend = 0, frame = 0
 385              		@ frame_needed = 0, uses_anonymous_args = 0
 386 0000 70B5     		push	{r4, r5, r6, lr}
 387              		.cfi_def_cfa_offset 16
 388              		.cfi_offset 4, -16
 389              		.cfi_offset 5, -12
 390              		.cfi_offset 6, -8
 391              		.cfi_offset 14, -4
  76:Core/Src/main.c **** 
 392              		.loc 1 76 3 view .LVU103
 393 0002 FFF7FEFF 		bl	HAL_Init
 394              	.LVL14:
  83:Core/Src/main.c **** 
 395              		.loc 1 83 3 view .LVU104
 396 0006 FFF7FEFF 		bl	SystemClock_Config
 397              	.LVL15:
  90:Core/Src/main.c ****   MX_LPUART1_UART_Init();
 398              		.loc 1 90 3 view .LVU105
 399 000a FFF7FEFF 		bl	MX_GPIO_Init
 400              	.LVL16:
  91:Core/Src/main.c ****   /* USER CODE BEGIN 2 */
 401              		.loc 1 91 3 view .LVU106
 402 000e FFF7FEFF 		bl	MX_LPUART1_UART_Init
 403              	.LVL17:
ARM GAS  C:\Users\xhex8\AppData\Local\Temp\ccFey6rO.s 			page 16


 404              	.L21:
  98:Core/Src/main.c ****   {
 405              		.loc 1 98 3 discriminator 1 view .LVU107
 101:Core/Src/main.c ****     HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_SET);
 406              		.loc 1 101 5 discriminator 1 view .LVU108
 407 0012 1049     		ldr	r1, .L22
 408 0014 104C     		ldr	r4, .L22+4
 409 0016 6423     		movs	r3, #100
 410 0018 0D22     		movs	r2, #13
 411 001a 2000     		movs	r0, r4
 412 001c FFF7FEFF 		bl	HAL_UART_Transmit
 413              	.LVL18:
 102:Core/Src/main.c ****     HAL_Delay(500);
 414              		.loc 1 102 5 discriminator 1 view .LVU109
 415 0020 0E4E     		ldr	r6, .L22+8
 416 0022 0122     		movs	r2, #1
 417 0024 0121     		movs	r1, #1
 418 0026 3000     		movs	r0, r6
 419 0028 FFF7FEFF 		bl	HAL_GPIO_WritePin
 420              	.LVL19:
 103:Core/Src/main.c ****     HAL_UART_Transmit(&hlpuart1, "unsetting led\n", 15, 100);
 421              		.loc 1 103 5 discriminator 1 view .LVU110
 422 002c FA25     		movs	r5, #250
 423 002e 6D00     		lsls	r5, r5, #1
 424 0030 2800     		movs	r0, r5
 425 0032 FFF7FEFF 		bl	HAL_Delay
 426              	.LVL20:
 104:Core/Src/main.c ****     HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_RESET);
 427              		.loc 1 104 5 discriminator 1 view .LVU111
 428 0036 0A49     		ldr	r1, .L22+12
 429 0038 6423     		movs	r3, #100
 430 003a 0F22     		movs	r2, #15
 431 003c 2000     		movs	r0, r4
 432 003e FFF7FEFF 		bl	HAL_UART_Transmit
 433              	.LVL21:
 105:Core/Src/main.c ****     HAL_Delay(500);
 434              		.loc 1 105 5 discriminator 1 view .LVU112
 435 0042 0022     		movs	r2, #0
 436 0044 0121     		movs	r1, #1
 437 0046 3000     		movs	r0, r6
 438 0048 FFF7FEFF 		bl	HAL_GPIO_WritePin
 439              	.LVL22:
 106:Core/Src/main.c ****     /* USER CODE BEGIN 3 */
 440              		.loc 1 106 5 discriminator 1 view .LVU113
 441 004c 2800     		movs	r0, r5
 442 004e FFF7FEFF 		bl	HAL_Delay
 443              	.LVL23:
  98:Core/Src/main.c ****   {
 444              		.loc 1 98 9 discriminator 1 view .LVU114
 445 0052 DEE7     		b	.L21
 446              	.L23:
 447              		.align	2
 448              	.L22:
 449 0054 00000000 		.word	.LC1
 450 0058 00000000 		.word	hlpuart1
 451 005c 00040050 		.word	1342178304
 452 0060 10000000 		.word	.LC4
ARM GAS  C:\Users\xhex8\AppData\Local\Temp\ccFey6rO.s 			page 17


 453              		.cfi_endproc
 454              	.LFE40:
 456              		.global	hlpuart1
 457              		.section	.bss.hlpuart1,"aw",%nobits
 458              		.align	2
 461              	hlpuart1:
 462 0000 00000000 		.space	136
 462      00000000 
 462      00000000 
 462      00000000 
 462      00000000 
 463              		.text
 464              	.Letext0:
 465              		.file 3 "c:\\users\\xhex8\\appdata\\roaming\\code\\user\\globalstorage\\bmd.stm32-for-vscode\\@xpa
 466              		.file 4 "c:\\users\\xhex8\\appdata\\roaming\\code\\user\\globalstorage\\bmd.stm32-for-vscode\\@xpa
 467              		.file 5 "Drivers/CMSIS/Device/ST/STM32L0xx/Include/stm32l031xx.h"
 468              		.file 6 "Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_hal_def.h"
 469              		.file 7 "Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_hal_rcc.h"
 470              		.file 8 "Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_hal_rcc_ex.h"
 471              		.file 9 "Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_hal_gpio.h"
 472              		.file 10 "Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_hal_dma.h"
 473              		.file 11 "Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_hal_uart.h"
 474              		.file 12 "Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_hal.h"
 475              		.file 13 "<built-in>"
ARM GAS  C:\Users\xhex8\AppData\Local\Temp\ccFey6rO.s 			page 18


DEFINED SYMBOLS
                            *ABS*:00000000 main.c
C:\Users\xhex8\AppData\Local\Temp\ccFey6rO.s:19     .text.MX_GPIO_Init:00000000 $t
C:\Users\xhex8\AppData\Local\Temp\ccFey6rO.s:24     .text.MX_GPIO_Init:00000000 MX_GPIO_Init
C:\Users\xhex8\AppData\Local\Temp\ccFey6rO.s:109    .text.MX_GPIO_Init:00000054 $d
C:\Users\xhex8\AppData\Local\Temp\ccFey6rO.s:115    .text.Error_Handler:00000000 $t
C:\Users\xhex8\AppData\Local\Temp\ccFey6rO.s:121    .text.Error_Handler:00000000 Error_Handler
C:\Users\xhex8\AppData\Local\Temp\ccFey6rO.s:153    .text.MX_LPUART1_UART_Init:00000000 $t
C:\Users\xhex8\AppData\Local\Temp\ccFey6rO.s:158    .text.MX_LPUART1_UART_Init:00000000 MX_LPUART1_UART_Init
C:\Users\xhex8\AppData\Local\Temp\ccFey6rO.s:218    .text.MX_LPUART1_UART_Init:00000030 $d
C:\Users\xhex8\AppData\Local\Temp\ccFey6rO.s:461    .bss.hlpuart1:00000000 hlpuart1
C:\Users\xhex8\AppData\Local\Temp\ccFey6rO.s:224    .text.SystemClock_Config:00000000 $t
C:\Users\xhex8\AppData\Local\Temp\ccFey6rO.s:230    .text.SystemClock_Config:00000000 SystemClock_Config
C:\Users\xhex8\AppData\Local\Temp\ccFey6rO.s:360    .text.SystemClock_Config:0000008c $d
C:\Users\xhex8\AppData\Local\Temp\ccFey6rO.s:366    .rodata.main.str1.4:00000000 $d
C:\Users\xhex8\AppData\Local\Temp\ccFey6rO.s:373    .text.main:00000000 $t
C:\Users\xhex8\AppData\Local\Temp\ccFey6rO.s:379    .text.main:00000000 main
C:\Users\xhex8\AppData\Local\Temp\ccFey6rO.s:449    .text.main:00000054 $d
C:\Users\xhex8\AppData\Local\Temp\ccFey6rO.s:458    .bss.hlpuart1:00000000 $d

UNDEFINED SYMBOLS
memset
HAL_GPIO_WritePin
HAL_GPIO_Init
HAL_UART_Init
HAL_RCC_OscConfig
HAL_RCC_ClockConfig
HAL_RCCEx_PeriphCLKConfig
HAL_Init
HAL_UART_Transmit
HAL_Delay
