Reg_No,Internal,External,Total,Grade,Time,Year,Type,Code,Credit,Title,Cut-Off-S,Cut-Off-A,Cut-Off-B,Cut-Off-C,Cut-Off-D,Cut-Off-E,Directory,Absentees,Malpractices,Detentions,NA,appeared
20120666,8.60,AB,0.00,I,JANUARY_JAN,2018,SUPP,CS1304,4.0,DIGITAL CIRCUITS & LOGIC DESIGN _10 11 12 13 14 15 16_,88.000000,77.000000,67.000000,56.000000,46.000000,35.000000,JANUARY_JAN_2018,0,0,0,0,0
20130437,17.65,AB,0.00,I,JANUARY_JAN,2018,SUPP,CS1304,4.0,DIGITAL CIRCUITS & LOGIC DESIGN _10 11 12 13 14 15 16_,88.000000,77.000000,67.000000,56.000000,46.000000,35.000000,JANUARY_JAN_2018,0,0,0,0,0
20140544,16.90,25.5,43.00,E,JANUARY_JAN,2018,SUPP,CS1304,4.0,DIGITAL CIRCUITS & LOGIC DESIGN _10 11 12 13 14 15 16_,88.000000,77.000000,67.000000,56.000000,46.000000,35.000000,JANUARY_JAN_2018,0,0,0,0,0
20140655,11.90,AB,0.00,I,JANUARY_JAN,2018,SUPP,CS1304,4.0,DIGITAL CIRCUITS & LOGIC DESIGN _10 11 12 13 14 15 16_,88.000000,77.000000,67.000000,56.000000,46.000000,35.000000,JANUARY_JAN_2018,0,0,0,0,0
201500040,26.85,36,63.00,C,JANUARY_JAN,2018,SUPP,CS1304,4.0,DIGITAL CIRCUITS & LOGIC DESIGN _10 11 12 13 14 15 16_,88.000000,77.000000,67.000000,56.000000,46.000000,35.000000,JANUARY_JAN_2018,0,0,0,0,0
201500223,17.65,1,19.00,F,JANUARY_JAN,2018,SUPP,CS1304,4.0,DIGITAL CIRCUITS & LOGIC DESIGN _10 11 12 13 14 15 16_,88.000000,77.000000,67.000000,56.000000,46.000000,35.000000,JANUARY_JAN_2018,0,0,0,0,0
201500254,15.10,14,30.00,F,JANUARY_JAN,2018,SUPP,CS1304,4.0,DIGITAL CIRCUITS & LOGIC DESIGN _10 11 12 13 14 15 16_,88.000000,77.000000,67.000000,56.000000,46.000000,35.000000,JANUARY_JAN_2018,0,0,0,0,0
201500087,10.85,5,16.00,F,JANUARY_JAN,2018,SUPP,CS1304,4.0,DIGITAL CIRCUITS & LOGIC DESIGN _10 11 12 13 14 15 16_,88.000000,77.000000,67.000000,56.000000,46.000000,35.000000,JANUARY_JAN_2018,0,0,0,0,0
201600009,13.50,23.5,37.00,E,JANUARY_JAN,2018,SUPP,CS1304,4.0,DIGITAL CIRCUITS & LOGIC DESIGN _10 11 12 13 14 15 16_,88.000000,77.000000,67.000000,56.000000,46.000000,35.000000,JANUARY_JAN_2018,0,0,0,0,0
201600014,18.35,34,53.00,D,JANUARY_JAN,2018,SUPP,CS1304,4.0,DIGITAL CIRCUITS & LOGIC DESIGN _10 11 12 13 14 15 16_,88.000000,77.000000,67.000000,56.000000,46.000000,35.000000,JANUARY_JAN_2018,0,0,0,0,0
201600039,19.60,32,52.00,D,JANUARY_JAN,2018,SUPP,CS1304,4.0,DIGITAL CIRCUITS & LOGIC DESIGN _10 11 12 13 14 15 16_,88.000000,77.000000,67.000000,56.000000,46.000000,35.000000,JANUARY_JAN_2018,0,0,0,0,0
201600044,11.90,6,18.00,F,JANUARY_JAN,2018,SUPP,CS1304,4.0,DIGITAL CIRCUITS & LOGIC DESIGN _10 11 12 13 14 15 16_,88.000000,77.000000,67.000000,56.000000,46.000000,35.000000,JANUARY_JAN_2018,0,0,0,0,0
201600107,13.90,18,32.00,F,JANUARY_JAN,2018,SUPP,CS1304,4.0,DIGITAL CIRCUITS & LOGIC DESIGN _10 11 12 13 14 15 16_,88.000000,77.000000,67.000000,56.000000,46.000000,35.000000,JANUARY_JAN_2018,0,0,0,0,0
201600139,22.80,33.5,57.00,C,JANUARY_JAN,2018,SUPP,CS1304,4.0,DIGITAL CIRCUITS & LOGIC DESIGN _10 11 12 13 14 15 16_,88.000000,77.000000,67.000000,56.000000,46.000000,35.000000,JANUARY_JAN_2018,0,0,0,0,0
201600162,15.45,29.5,45.00,E,JANUARY_JAN,2018,SUPP,CS1304,4.0,DIGITAL CIRCUITS & LOGIC DESIGN _10 11 12 13 14 15 16_,88.000000,77.000000,67.000000,56.000000,46.000000,35.000000,JANUARY_JAN_2018,0,0,0,0,0
201600325,17.65,14,32.00,F,JANUARY_JAN,2018,SUPP,CS1304,4.0,DIGITAL CIRCUITS & LOGIC DESIGN _10 11 12 13 14 15 16_,88.000000,77.000000,67.000000,56.000000,46.000000,35.000000,JANUARY_JAN_2018,0,0,0,0,0
201600329,15.55,AB,0.00,I,JANUARY_JAN,2018,SUPP,CS1304,4.0,DIGITAL CIRCUITS & LOGIC DESIGN _10 11 12 13 14 15 16_,88.000000,77.000000,67.000000,56.000000,46.000000,35.000000,JANUARY_JAN_2018,0,0,0,0,0
201600435,14.10,AB,0.00,I,JANUARY_JAN,2018,SUPP,CS1304,4.0,DIGITAL CIRCUITS & LOGIC DESIGN _10 11 12 13 14 15 16_,88.000000,77.000000,67.000000,56.000000,46.000000,35.000000,JANUARY_JAN_2018,0,0,0,0,0
201600454,22.00,25.5,48.00,D,JANUARY_JAN,2018,SUPP,CS1304,4.0,DIGITAL CIRCUITS & LOGIC DESIGN _10 11 12 13 14 15 16_,88.000000,77.000000,67.000000,56.000000,46.000000,35.000000,JANUARY_JAN_2018,0,0,0,0,0
201600471,21.60,37,59.00,C,JANUARY_JAN,2018,SUPP,CS1304,4.0,DIGITAL CIRCUITS & LOGIC DESIGN _10 11 12 13 14 15 16_,88.000000,77.000000,67.000000,56.000000,46.000000,35.000000,JANUARY_JAN_2018,0,0,0,0,0
201600489,13.30,AB,0.00,I,JANUARY_JAN,2018,SUPP,CS1304,4.0,DIGITAL CIRCUITS & LOGIC DESIGN _10 11 12 13 14 15 16_,88.000000,77.000000,67.000000,56.000000,46.000000,35.000000,JANUARY_JAN_2018,0,0,0,0,0
201600510,25.30,23,49.00,D,JANUARY_JAN,2018,SUPP,CS1304,4.0,DIGITAL CIRCUITS & LOGIC DESIGN _10 11 12 13 14 15 16_,88.000000,77.000000,67.000000,56.000000,46.000000,35.000000,JANUARY_JAN_2018,0,0,0,0,0
201600529,19.30,19,39.00,E,JANUARY_JAN,2018,SUPP,CS1304,4.0,DIGITAL CIRCUITS & LOGIC DESIGN _10 11 12 13 14 15 16_,88.000000,77.000000,67.000000,56.000000,46.000000,35.000000,JANUARY_JAN_2018,0,0,0,0,0
201600657,20.60,21.5,43.00,E,JANUARY_JAN,2018,SUPP,CS1304,4.0,DIGITAL CIRCUITS & LOGIC DESIGN _10 11 12 13 14 15 16_,88.000000,77.000000,67.000000,56.000000,46.000000,35.000000,JANUARY_JAN_2018,0,0,0,0,0
