<stg><name>poly_mul_fft.1</name>


<trans_list>

<trans id="109" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="110" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln511" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="112" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="113" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="114" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="115" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="116" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="117" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="118" from="9" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="63" op_0_bw="32">
<![CDATA[
entry:0 %u_02 = alloca i32 1

]]></Node>
<StgValue><ssdm name="u_02"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:1 %specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i32 %vla18

]]></Node>
<StgValue><ssdm name="specbramwithbyteenable_ln0"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:2 %specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i32 %vla18

]]></Node>
<StgValue><ssdm name="specbramwithbyteenable_ln0"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:3 %logn_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %logn

]]></Node>
<StgValue><ssdm name="logn_read"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
entry:4 %b_read = read i15 @_ssdm_op_Read.ap_auto.i15, i15 %b

]]></Node>
<StgValue><ssdm name="b_read"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
entry:5 %a_read = read i15 @_ssdm_op_Read.ap_auto.i15, i15 %a

]]></Node>
<StgValue><ssdm name="a_read"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="64" op_0_bw="32">
<![CDATA[
entry:6 %zext_ln509 = zext i32 %logn_read

]]></Node>
<StgValue><ssdm name="zext_ln509"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:7 %n = shl i64 1, i64 %zext_ln509

]]></Node>
<StgValue><ssdm name="n"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="63" op_0_bw="63" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:8 %trunc_ln = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %n, i32 1, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="12" op_0_bw="12" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:9 %trunc_ln10 = partselect i12 @_ssdm_op_PartSelect.i12.i64.i32.i32, i64 %n, i32 1, i32 12

]]></Node>
<StgValue><ssdm name="trunc_ln10"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="63" op_1_bw="63">
<![CDATA[
entry:10 %store_ln511 = store i63 0, i63 %u_02

]]></Node>
<StgValue><ssdm name="store_ln511"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0">
<![CDATA[
entry:11 %br_ln511 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln511"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="22" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="63" op_0_bw="63" op_1_bw="0">
<![CDATA[
for.inc:0 %u = load i63 %u_02

]]></Node>
<StgValue><ssdm name="u"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="12" op_0_bw="63">
<![CDATA[
for.inc:1 %trunc_ln511 = trunc i63 %u

]]></Node>
<StgValue><ssdm name="trunc_ln511"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="1" op_0_bw="63" op_1_bw="63">
<![CDATA[
for.inc:2 %icmp_ln511 = icmp_eq  i63 %u, i63 %trunc_ln

]]></Node>
<StgValue><ssdm name="icmp_ln511"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
for.inc:3 %u_198 = add i63 %u, i63 1

]]></Node>
<StgValue><ssdm name="u_198"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc:4 %br_ln511 = br i1 %icmp_ln511, void %for.inc.split, void %for.end.loopexit

]]></Node>
<StgValue><ssdm name="br_ln511"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln511" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="15" op_0_bw="15" op_1_bw="12" op_2_bw="3">
<![CDATA[
for.inc.split:2 %shl_ln = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i12.i3, i12 %trunc_ln511, i3 0

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln511" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
for.inc.split:3 %add_ln515 = add i15 %shl_ln, i15 %a_read

]]></Node>
<StgValue><ssdm name="add_ln515"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln511" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="13" op_0_bw="13" op_1_bw="15" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.split:4 %trunc_ln11 = partselect i13 @_ssdm_op_PartSelect.i13.i15.i32.i32, i15 %add_ln515, i32 2, i32 14

]]></Node>
<StgValue><ssdm name="trunc_ln11"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln511" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="64" op_0_bw="13">
<![CDATA[
for.inc.split:5 %zext_ln515 = zext i13 %trunc_ln11

]]></Node>
<StgValue><ssdm name="zext_ln515"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln511" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:6 %vla18_addr = getelementptr i32 %vla18, i64 0, i64 %zext_ln515

]]></Node>
<StgValue><ssdm name="vla18_addr"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln511" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="32" op_0_bw="13">
<![CDATA[
for.inc.split:7 %vla18_load = load i13 %vla18_addr

]]></Node>
<StgValue><ssdm name="vla18_load"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln511" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.inc.split:8 %add_ln515_1 = add i13 %trunc_ln11, i13 1

]]></Node>
<StgValue><ssdm name="add_ln515_1"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln511" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="64" op_0_bw="13">
<![CDATA[
for.inc.split:9 %zext_ln515_1 = zext i13 %add_ln515_1

]]></Node>
<StgValue><ssdm name="zext_ln515_1"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln511" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:10 %vla18_addr_302 = getelementptr i32 %vla18, i64 0, i64 %zext_ln515_1

]]></Node>
<StgValue><ssdm name="vla18_addr_302"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln511" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="32" op_0_bw="13">
<![CDATA[
for.inc.split:11 %vla18_load_203 = load i13 %vla18_addr_302

]]></Node>
<StgValue><ssdm name="vla18_load_203"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln511" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc.split:14 %add_ln516 = add i12 %trunc_ln511, i12 %trunc_ln10

]]></Node>
<StgValue><ssdm name="add_ln516"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln511" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="15" op_0_bw="15" op_1_bw="12" op_2_bw="3">
<![CDATA[
for.inc.split:15 %shl_ln62 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i12.i3, i12 %add_ln516, i3 0

]]></Node>
<StgValue><ssdm name="shl_ln62"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln511" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
for.inc.split:16 %add_ln516_1 = add i15 %shl_ln62, i15 %a_read

]]></Node>
<StgValue><ssdm name="add_ln516_1"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln511" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="13" op_0_bw="13" op_1_bw="15" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.split:17 %trunc_ln516_2 = partselect i13 @_ssdm_op_PartSelect.i13.i15.i32.i32, i15 %add_ln516_1, i32 2, i32 14

]]></Node>
<StgValue><ssdm name="trunc_ln516_2"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln511" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
for.inc.split:27 %add_ln517 = add i15 %shl_ln, i15 %b_read

]]></Node>
<StgValue><ssdm name="add_ln517"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln511" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="13" op_0_bw="13" op_1_bw="15" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.split:28 %trunc_ln12 = partselect i13 @_ssdm_op_PartSelect.i13.i15.i32.i32, i15 %add_ln517, i32 2, i32 14

]]></Node>
<StgValue><ssdm name="trunc_ln12"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln511" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
for.inc.split:38 %add_ln518 = add i15 %shl_ln62, i15 %b_read

]]></Node>
<StgValue><ssdm name="add_ln518"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln511" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="13" op_0_bw="13" op_1_bw="15" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.split:39 %trunc_ln13 = partselect i13 @_ssdm_op_PartSelect.i13.i15.i32.i32, i15 %add_ln518, i32 2, i32 14

]]></Node>
<StgValue><ssdm name="trunc_ln13"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln511" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="0" op_0_bw="63" op_1_bw="63" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.split:65 %store_ln511 = store i63 %u_198, i63 %u_02

]]></Node>
<StgValue><ssdm name="store_ln511"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln511" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="0">
<![CDATA[
for.end.loopexit:0 %ret_ln521 = ret

]]></Node>
<StgValue><ssdm name="ret_ln521"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="47" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="32" op_0_bw="13">
<![CDATA[
for.inc.split:7 %vla18_load = load i13 %vla18_addr

]]></Node>
<StgValue><ssdm name="vla18_load"/></StgValue>
</operation>

<operation id="48" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="32" op_0_bw="13">
<![CDATA[
for.inc.split:11 %vla18_load_203 = load i13 %vla18_addr_302

]]></Node>
<StgValue><ssdm name="vla18_load_203"/></StgValue>
</operation>

<operation id="49" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="64" op_0_bw="13">
<![CDATA[
for.inc.split:18 %zext_ln516 = zext i13 %trunc_ln516_2

]]></Node>
<StgValue><ssdm name="zext_ln516"/></StgValue>
</operation>

<operation id="50" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:19 %vla18_addr_303 = getelementptr i32 %vla18, i64 0, i64 %zext_ln516

]]></Node>
<StgValue><ssdm name="vla18_addr_303"/></StgValue>
</operation>

<operation id="51" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="32" op_0_bw="13">
<![CDATA[
for.inc.split:20 %vla18_load_204 = load i13 %vla18_addr_303

]]></Node>
<StgValue><ssdm name="vla18_load_204"/></StgValue>
</operation>

<operation id="52" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.inc.split:21 %add_ln516_2 = add i13 %trunc_ln516_2, i13 1

]]></Node>
<StgValue><ssdm name="add_ln516_2"/></StgValue>
</operation>

<operation id="53" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="64" op_0_bw="13">
<![CDATA[
for.inc.split:22 %zext_ln516_1 = zext i13 %add_ln516_2

]]></Node>
<StgValue><ssdm name="zext_ln516_1"/></StgValue>
</operation>

<operation id="54" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:23 %vla18_addr_304 = getelementptr i32 %vla18, i64 0, i64 %zext_ln516_1

]]></Node>
<StgValue><ssdm name="vla18_addr_304"/></StgValue>
</operation>

<operation id="55" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="13">
<![CDATA[
for.inc.split:24 %vla18_load_205 = load i13 %vla18_addr_304

]]></Node>
<StgValue><ssdm name="vla18_load_205"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="56" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="32" op_0_bw="13">
<![CDATA[
for.inc.split:20 %vla18_load_204 = load i13 %vla18_addr_303

]]></Node>
<StgValue><ssdm name="vla18_load_204"/></StgValue>
</operation>

<operation id="57" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="13">
<![CDATA[
for.inc.split:24 %vla18_load_205 = load i13 %vla18_addr_304

]]></Node>
<StgValue><ssdm name="vla18_load_205"/></StgValue>
</operation>

<operation id="58" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="64" op_0_bw="13">
<![CDATA[
for.inc.split:29 %zext_ln517 = zext i13 %trunc_ln12

]]></Node>
<StgValue><ssdm name="zext_ln517"/></StgValue>
</operation>

<operation id="59" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:30 %vla18_addr_305 = getelementptr i32 %vla18, i64 0, i64 %zext_ln517

]]></Node>
<StgValue><ssdm name="vla18_addr_305"/></StgValue>
</operation>

<operation id="60" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="32" op_0_bw="13">
<![CDATA[
for.inc.split:31 %vla18_load_206 = load i13 %vla18_addr_305

]]></Node>
<StgValue><ssdm name="vla18_load_206"/></StgValue>
</operation>

<operation id="61" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.inc.split:32 %add_ln517_1 = add i13 %trunc_ln12, i13 1

]]></Node>
<StgValue><ssdm name="add_ln517_1"/></StgValue>
</operation>

<operation id="62" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="64" op_0_bw="13">
<![CDATA[
for.inc.split:33 %zext_ln517_1 = zext i13 %add_ln517_1

]]></Node>
<StgValue><ssdm name="zext_ln517_1"/></StgValue>
</operation>

<operation id="63" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:34 %vla18_addr_306 = getelementptr i32 %vla18, i64 0, i64 %zext_ln517_1

]]></Node>
<StgValue><ssdm name="vla18_addr_306"/></StgValue>
</operation>

<operation id="64" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="32" op_0_bw="13">
<![CDATA[
for.inc.split:35 %vla18_load_207 = load i13 %vla18_addr_306

]]></Node>
<StgValue><ssdm name="vla18_load_207"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="65" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="32" op_0_bw="13">
<![CDATA[
for.inc.split:31 %vla18_load_206 = load i13 %vla18_addr_305

]]></Node>
<StgValue><ssdm name="vla18_load_206"/></StgValue>
</operation>

<operation id="66" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="32" op_0_bw="13">
<![CDATA[
for.inc.split:35 %vla18_load_207 = load i13 %vla18_addr_306

]]></Node>
<StgValue><ssdm name="vla18_load_207"/></StgValue>
</operation>

<operation id="67" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="64" op_0_bw="13">
<![CDATA[
for.inc.split:40 %zext_ln518 = zext i13 %trunc_ln13

]]></Node>
<StgValue><ssdm name="zext_ln518"/></StgValue>
</operation>

<operation id="68" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:41 %vla18_addr_307 = getelementptr i32 %vla18, i64 0, i64 %zext_ln518

]]></Node>
<StgValue><ssdm name="vla18_addr_307"/></StgValue>
</operation>

<operation id="69" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="32" op_0_bw="13">
<![CDATA[
for.inc.split:42 %vla18_load_208 = load i13 %vla18_addr_307

]]></Node>
<StgValue><ssdm name="vla18_load_208"/></StgValue>
</operation>

<operation id="70" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.inc.split:43 %add_ln518_1 = add i13 %trunc_ln13, i13 1

]]></Node>
<StgValue><ssdm name="add_ln518_1"/></StgValue>
</operation>

<operation id="71" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="64" op_0_bw="13">
<![CDATA[
for.inc.split:44 %zext_ln518_1 = zext i13 %add_ln518_1

]]></Node>
<StgValue><ssdm name="zext_ln518_1"/></StgValue>
</operation>

<operation id="72" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:45 %vla18_addr_308 = getelementptr i32 %vla18, i64 0, i64 %zext_ln518_1

]]></Node>
<StgValue><ssdm name="vla18_addr_308"/></StgValue>
</operation>

<operation id="73" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="32" op_0_bw="13">
<![CDATA[
for.inc.split:46 %vla18_load_209 = load i13 %vla18_addr_308

]]></Node>
<StgValue><ssdm name="vla18_load_209"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="74" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc.split:12 %tmp = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i32.i32, i32 %vla18_load_203, i32 %vla18_load

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="75" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="64" op_0_bw="64">
<![CDATA[
for.inc.split:13 %a_re = bitcast i64 %tmp

]]></Node>
<StgValue><ssdm name="a_re"/></StgValue>
</operation>

<operation id="76" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc.split:25 %tmp_s = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i32.i32, i32 %vla18_load_205, i32 %vla18_load_204

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="77" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="64" op_0_bw="64">
<![CDATA[
for.inc.split:26 %a_im = bitcast i64 %tmp_s

]]></Node>
<StgValue><ssdm name="a_im"/></StgValue>
</operation>

<operation id="78" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc.split:36 %tmp_76 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i32.i32, i32 %vla18_load_207, i32 %vla18_load_206

]]></Node>
<StgValue><ssdm name="tmp_76"/></StgValue>
</operation>

<operation id="79" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="64" op_0_bw="64">
<![CDATA[
for.inc.split:37 %b_re = bitcast i64 %tmp_76

]]></Node>
<StgValue><ssdm name="b_re"/></StgValue>
</operation>

<operation id="80" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="32" op_0_bw="13">
<![CDATA[
for.inc.split:42 %vla18_load_208 = load i13 %vla18_addr_307

]]></Node>
<StgValue><ssdm name="vla18_load_208"/></StgValue>
</operation>

<operation id="81" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="32" op_0_bw="13">
<![CDATA[
for.inc.split:46 %vla18_load_209 = load i13 %vla18_addr_308

]]></Node>
<StgValue><ssdm name="vla18_load_209"/></StgValue>
</operation>

<operation id="82" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc.split:47 %tmp_77 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i32.i32, i32 %vla18_load_209, i32 %vla18_load_208

]]></Node>
<StgValue><ssdm name="tmp_77"/></StgValue>
</operation>

<operation id="83" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="64" op_0_bw="64">
<![CDATA[
for.inc.split:48 %b_im = bitcast i64 %tmp_77

]]></Node>
<StgValue><ssdm name="b_im"/></StgValue>
</operation>

<operation id="84" st_id="6" stage="2" lat="2">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:49 %test1 = dmul i64 %a_re, i64 %b_re

]]></Node>
<StgValue><ssdm name="test1"/></StgValue>
</operation>

<operation id="85" st_id="6" stage="2" lat="2">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:50 %test2 = dmul i64 %a_im, i64 %b_im

]]></Node>
<StgValue><ssdm name="test2"/></StgValue>
</operation>

<operation id="86" st_id="6" stage="2" lat="2">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:52 %test1_4 = dmul i64 %a_re, i64 %b_im

]]></Node>
<StgValue><ssdm name="test1_4"/></StgValue>
</operation>

<operation id="87" st_id="6" stage="2" lat="2">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:53 %test2_4 = dmul i64 %a_im, i64 %b_re

]]></Node>
<StgValue><ssdm name="test2_4"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="88" st_id="7" stage="1" lat="2">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:49 %test1 = dmul i64 %a_re, i64 %b_re

]]></Node>
<StgValue><ssdm name="test1"/></StgValue>
</operation>

<operation id="89" st_id="7" stage="1" lat="2">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:50 %test2 = dmul i64 %a_im, i64 %b_im

]]></Node>
<StgValue><ssdm name="test2"/></StgValue>
</operation>

<operation id="90" st_id="7" stage="2" lat="2">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:51 %fpct_d_re = dsub i64 %test1, i64 %test2

]]></Node>
<StgValue><ssdm name="fpct_d_re"/></StgValue>
</operation>

<operation id="91" st_id="7" stage="1" lat="2">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:52 %test1_4 = dmul i64 %a_re, i64 %b_im

]]></Node>
<StgValue><ssdm name="test1_4"/></StgValue>
</operation>

<operation id="92" st_id="7" stage="1" lat="2">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:53 %test2_4 = dmul i64 %a_im, i64 %b_re

]]></Node>
<StgValue><ssdm name="test2_4"/></StgValue>
</operation>

<operation id="93" st_id="7" stage="2" lat="2">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:54 %fpct_d_im = dadd i64 %test1_4, i64 %test2_4

]]></Node>
<StgValue><ssdm name="fpct_d_im"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="94" st_id="8" stage="1" lat="2">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:51 %fpct_d_re = dsub i64 %test1, i64 %test2

]]></Node>
<StgValue><ssdm name="fpct_d_re"/></StgValue>
</operation>

<operation id="95" st_id="8" stage="1" lat="2">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:54 %fpct_d_im = dadd i64 %test1_4, i64 %test2_4

]]></Node>
<StgValue><ssdm name="fpct_d_im"/></StgValue>
</operation>

<operation id="96" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="64" op_0_bw="64">
<![CDATA[
for.inc.split:55 %bitcast_ln64 = bitcast i64 %fpct_d_re

]]></Node>
<StgValue><ssdm name="bitcast_ln64"/></StgValue>
</operation>

<operation id="97" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="32" op_0_bw="64">
<![CDATA[
for.inc.split:56 %trunc_ln64 = trunc i64 %bitcast_ln64

]]></Node>
<StgValue><ssdm name="trunc_ln64"/></StgValue>
</operation>

<operation id="98" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="0" op_0_bw="0" op_1_bw="13" op_2_bw="32" op_3_bw="4" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
for.inc.split:57 %store_ln64 = store void @_ssdm_op_Write.bram.i32, i13 %vla18_addr, i32 %trunc_ln64, i4 15

]]></Node>
<StgValue><ssdm name="store_ln64"/></StgValue>
</operation>

<operation id="99" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.split:58 %trunc_ln64_1 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %bitcast_ln64, i32 32, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln64_1"/></StgValue>
</operation>

<operation id="100" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="0" op_0_bw="0" op_1_bw="13" op_2_bw="32" op_3_bw="4" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
for.inc.split:59 %store_ln64 = store void @_ssdm_op_Write.bram.i32, i13 %vla18_addr_302, i32 %trunc_ln64_1, i4 15

]]></Node>
<StgValue><ssdm name="store_ln64"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="101" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc.split:0 %speclooptripcount_ln512 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 0, i64 102, i64 51

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln512"/></StgValue>
</operation>

<operation id="102" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc.split:1 %specloopname_ln507 = specloopname void @_ssdm_op_SpecLoopName, void @empty_20

]]></Node>
<StgValue><ssdm name="specloopname_ln507"/></StgValue>
</operation>

<operation id="103" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="64" op_0_bw="64">
<![CDATA[
for.inc.split:60 %bitcast_ln65 = bitcast i64 %fpct_d_im

]]></Node>
<StgValue><ssdm name="bitcast_ln65"/></StgValue>
</operation>

<operation id="104" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="32" op_0_bw="64">
<![CDATA[
for.inc.split:61 %trunc_ln65 = trunc i64 %bitcast_ln65

]]></Node>
<StgValue><ssdm name="trunc_ln65"/></StgValue>
</operation>

<operation id="105" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="0" op_0_bw="0" op_1_bw="13" op_2_bw="32" op_3_bw="4" op_4_bw="0" op_5_bw="0">
<![CDATA[
for.inc.split:62 %store_ln65 = store void @_ssdm_op_Write.bram.i32, i13 %vla18_addr_303, i32 %trunc_ln65, i4 15

]]></Node>
<StgValue><ssdm name="store_ln65"/></StgValue>
</operation>

<operation id="106" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.split:63 %trunc_ln65_1 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %bitcast_ln65, i32 32, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln65_1"/></StgValue>
</operation>

<operation id="107" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="0" op_0_bw="0" op_1_bw="13" op_2_bw="32" op_3_bw="4" op_4_bw="0" op_5_bw="0">
<![CDATA[
for.inc.split:64 %store_ln65 = store void @_ssdm_op_Write.bram.i32, i13 %vla18_addr_304, i32 %trunc_ln65_1, i4 15

]]></Node>
<StgValue><ssdm name="store_ln65"/></StgValue>
</operation>

<operation id="108" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="0" op_0_bw="0">
<![CDATA[
for.inc.split:66 %br_ln511 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln511"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
