// Seed: 3870829424
module module_0 (
    input tri1 id_0,
    output tri1 id_1,
    output wire id_2,
    input tri0 id_3,
    input wor id_4,
    output tri id_5,
    input tri id_6,
    output uwire id_7,
    input tri id_8,
    output wor id_9,
    input wor id_10,
    input supply0 id_11,
    output wand id_12
);
endmodule
module module_1 (
    output tri id_0,
    output uwire id_1,
    input tri id_2,
    input wire id_3,
    input tri0 id_4,
    output wire id_5,
    output tri1 id_6,
    output wire id_7,
    input tri1 id_8,
    input uwire id_9,
    input supply0 id_10
    , id_13,
    output logic id_11
);
  wire id_14;
  module_0(
      id_8, id_5, id_6, id_9, id_9, id_0, id_4, id_5, id_4, id_6, id_10, id_3, id_1
  );
  assign id_5 = -id_10;
  wand id_15;
  assign id_6 = id_15;
  wire id_16;
  always @(posedge 1) begin
    if (id_3 + id_15) id_11 <= 1;
    else id_0 = 1 == 1;
  end
endmodule
