#include "../pwrcal.h"
#include "../pwrcal-clk.h"
#include "../pwrcal-env.h"
#include "../pwrcal-rae.h"
#include "../pwrcal-pmu.h"
#include "S5E7880-cmusfr.h"
#include "S5E7880-pmusfr.h"
#include "S5E7880-cmu.h"



#ifdef PWRCAL_TARGET_LINUX
#include <soc/samsung/ect_parser.h>
#else
#include <mach/ect_parser.h>
#endif

struct pwrcal_clk *fixed_rate_type_list[NUM_OF_FIXED_RATE_TYPE];
struct pwrcal_clk *fixed_factor_type_list[NUM_OF_FIXED_FACTOR_TYPE];
struct pwrcal_clk *pll_type_list[NUM_OF_PLL_TYPE];
struct pwrcal_clk *mux_type_list[NUM_OF_MUX_TYPE];
struct pwrcal_clk *div_type_list[NUM_OF_DIV_TYPE];
struct pwrcal_clk *gate_type_list[NUM_OF_GATE_TYPE];

#define ADD_CLK_TO_LIST(to, x)	to[clk_##x.clk.id & 0xFFF] = &(clk_##x.clk)

#define PLL_RATE_MPS(_rate, _m, _p, _s)	\
	{				\
		.rate	=	(_rate),	\
		.mdiv	=	(_m),	\
		.pdiv	=	(_p),	\
		.sdiv	=	(_s),	\
	}

#define PLL_RATE_MPSK(_rate, _m, _p, _s, _k)	\
	{				\
		.rate	=	(_rate),	\
		.mdiv	=	(_m),	\
		.pdiv	=	(_p),	\
		.sdiv	=	(_s),	\
		.kdiv	=	(_k),	\
	}

/* ect
static struct pwrcal_pll_rate_table cpucl0_pll_rates[] = {
	PLL_RATE_MPS(1794000000,	207,	3,	0),
	PLL_RATE_MPS(1638000000,	189,	3,	0),
	PLL_RATE_MPS(1534000000,	177,	3,	0),
	PLL_RATE_MPS(1456000000,	168,	3,	0),
	PLL_RATE_MPS(1300000000,	150,	3,	0),
	PLL_RATE_MPS(1196000000,	138,	3,	0),
	PLL_RATE_MPS(1092000000,	126,	3,	0),
	PLL_RATE_MPS(1001000000,	154,	4,	0),
	PLL_RATE_MPS(897000000,	207,	3,	1),
	PLL_RATE_MPS(793000000,	244,	4,	1),
	PLL_RATE_MPS(689000000,	212,	4,	1),
	PLL_RATE_MPS(598000000,	184,	4,	1),
	PLL_RATE_MPS(494000000,	304,	4,	2),
	PLL_RATE_MPS(403000000,	248,	4,	2),
	PLL_RATE_MPS(299000000,	184,	4,	2),
	PLL_RATE_MPS(195000000,	240,	4,	3),
};

static struct pwrcal_pll_rate_table cpucl1_pll_rates[] = {
	PLL_RATE_MPS(1794000000,	207,	3,	0),
	PLL_RATE_MPS(1638000000,	189,	3,	0),
	PLL_RATE_MPS(1534000000,	177,	3,	0),
	PLL_RATE_MPS(1456000000,	168,	3,	0),
	PLL_RATE_MPS(1300000000,	150,	3,	0),
	PLL_RATE_MPS(1196000000,	138,	3,	0),
	PLL_RATE_MPS(1092000000,	126,	3,	0),
	PLL_RATE_MPS(1001000000,	154,	4,	0),
	PLL_RATE_MPS(897000000,	207,	3,	1),
	PLL_RATE_MPS(793000000,	244,	4,	1),
	PLL_RATE_MPS(689000000,	212,	4,	1),
	PLL_RATE_MPS(598000000,	184,	4,	1),
	PLL_RATE_MPS(494000000,	304,	4,	2),
	PLL_RATE_MPS(403000000,	248,	4,	2),
	PLL_RATE_MPS(299000000,	184,	4,	2),
	PLL_RATE_MPS(195000000,	240,	4,	3),
};

static struct pwrcal_pll_rate_table mif_pll_rates[] = {
	PLL_RATE_MPS(3588000000,	207,	3,	0),
	PLL_RATE_MPS(3432000000,	198,	3,	0),
	PLL_RATE_MPS(3078400000,	296,	5,	0),
	PLL_RATE_MPS(2704000000,	156,	3,	0),
	PLL_RATE_MPS(2288000000,	132,	3,	0),
	PLL_RATE_MPS(2028000000,	117,	3,	0),
	PLL_RATE_MPS(1690000000,	195,	3,	1),
	PLL_RATE_MPS(1352000000,	156,	3,	1),
	PLL_RATE_MPS(1092000000,	126,	3,	1),
	PLL_RATE_MPS(841750000,	259,	4,	2),
	PLL_RATE_MPS(572000000,	132,	3,	2),
	PLL_RATE_MPS(416000000,	192,	3,	3),
};

static struct pwrcal_pll_rate_table bus_pll_rates[] = {
	PLL_RATE_MPS(1599000000,	246,	4,	0),
};

static struct pwrcal_pll_rate_table media_pll_rates[] = {
	PLL_RATE_MPS(1332500000,	205,	4,	0),
};

static struct pwrcal_pll_rate_table g3d_pll_rates[] = {
	PLL_RATE_MPS(949000000,	146,	4,	0),
	PLL_RATE_MPS(910000000,	140,	4,	0),
	PLL_RATE_MPS(858000000,	132,	4,	0),
	PLL_RATE_MPS(806000000,	124,	4,	0),
	PLL_RATE_MPS(754000000,	116,	4,	0),
	PLL_RATE_MPS(702000000,	108,	4,	0),
	PLL_RATE_MPS(650000000,	100,	4,	0),
	PLL_RATE_MPS(598000000,	184,	4,	1),
	PLL_RATE_MPS(550000000,	550,	13,	1),
	PLL_RATE_MPS(480000000,	480,	13,	1),
	PLL_RATE_MPS(420000000,	420,	13,	1),
	PLL_RATE_MPS(350000000,	350,	13,	1),
	PLL_RATE_MPS(266000000,	532,	13,	2),
	PLL_RATE_MPS(160000000,	320,	13,	2),
	PLL_RATE_MPS(100000000,	400,	13,	3),
};

static struct pwrcal_pll_rate_table usb_pll_rates[] = {
	PLL_RATE_MPS(50000000, 400, 13, 4),
};

static struct pwrcal_pll_rate_table isp_pll_rates[] = {
	PLL_RATE_MPS(450000000,	450,	13,	1),
	PLL_RATE_MPS(400000000,	400,	13,	1),
	PLL_RATE_MPS(372000000,	372,	13,	1),
	PLL_RATE_MPS(333000000,	333,	13,	1),
	PLL_RATE_MPS(300000000,	300,	13,	1),
	PLL_RATE_MPS(266000000,	266,	13,	1),
	PLL_RATE_MPS(200000000,	400,	13,	2),
	PLL_RATE_MPS(177000000,	354,	13,	2),
	PLL_RATE_MPS(166000000,	332,	13,	2),
	PLL_RATE_MPS(133000000,	266,	13,	2),
};

static struct pwrcal_pll_rate_table disp_pll_rates[] = {
	PLL_RATE_MPS(333000000,	333,	13,	1),
	PLL_RATE_MPS(300000000,	300,	13,	1),
	PLL_RATE_MPS(266000000,	266,	13,	1),
	PLL_RATE_MPS(200000000,	400,	13,	2),
	PLL_RATE_MPS(177000000,	354,	13,	2),
	PLL_RATE_MPS(166000000,	332,	13,	2),
	PLL_RATE_MPS(133000000,	266,	13,	2),
};

static struct pwrcal_pll_rate_table aud_pll_rates[] = {
	PLL_RATE_MPSK(196608000,	30,	1,	2,	16213),
	PLL_RATE_MPSK(98304000,	30,	1,	3,	16213),
	PLL_RATE_MPSK(49152000,	30,	1,	4,	16213),
};
*/

extern struct pwrcal_pll_ops pll141xx_ops;
extern struct pwrcal_pll_ops pll1419x_ops;
extern struct pwrcal_pll_ops pll1431x_ops;

CLK_PLL(14170,	CPUCL0_PLL,	0,	CPUCL0_PLL_LOCK,	CPUCL0_PLL_CON0,	NULL,	CPUCL0_MUX_CPUCL0_PLL,	&pll141xx_ops);
CLK_PLL(14170,	CPUCL1_PLL,	0,	CPUCL1_PLL_LOCK,	CPUCL1_PLL_CON0,	NULL,	CPUCL1_MUX_CPUCL1_PLL,	&pll141xx_ops);
CLK_PLL(14190,	MIF_PLL,	0,	MIF0_PLL_LOCK,	MIF_CLK_CTRL0,	NULL,	CCORE_MUX_MIF_PLL,	&pll1419x_ops);
CLK_PLL(14170,	BUS_PLL,	0,	BUS_PLL_LOCK,	BUS_PLL_CON0,	NULL,	CCORE_MUX_BUS_PLL,	&pll141xx_ops);
CLK_PLL(14170,	MEDIA_PLL,	0,	MEDIA_PLL_LOCK,	MEDIA_PLL_CON0,	NULL,	CCORE_MUX_MEDIA_PLL,	&pll141xx_ops);
CLK_PLL(14180,	G3D_PLL,	0,	G3D_PLL_LOCK,	G3D_PLL_CON0,	NULL,	G3D_MUX_G3D_PLL,	&pll141xx_ops);
CLK_PLL(14180,	USB_PLL,	0,	USB_PLL_LOCK,	USB_PLL_CON0,	NULL,	FSYS_MUX_USB_PLL,	&pll141xx_ops);
CLK_PLL(14180,	ISP_PLL,	0,	ISP_PLL_LOCK,	ISP_PLL_CON0,	NULL,	ISP_MUX_ISP_PLL,	&pll141xx_ops);
CLK_PLL(14180,	DISP_PLL,	0,	DISP_PLL_LOCK,	DISP_PLL_CON0,	NULL,	DISPAUD_MUX_DISP_PLL,	&pll141xx_ops);
CLK_PLL(14310,	AUD_PLL,	0,	AUD_PLL_LOCK,	AUD_PLL_CON0,	NULL,	DISPAUD_MUX_AUD_PLL,	&pll1431x_ops);


FIXEDRATE(OSCCLK,	26 * MHZ,	0);
FIXEDRATE(CLKPHY_DISPAUD_MIPIPHY_TXBYTECLKHS_0, 188 * MHZ, 0);
FIXEDRATE(CLKPHY_DISPAUD_MIPIPHY_RXCLKESC0_0, 20 * MHZ, 0);
FIXEDRATE(CLKPHY_DISPAUD_MIPIPHY_TXBYTECLKHS_1, 188 * MHZ, 0);
FIXEDRATE(CLKPHY_DISPAUD_MIPIPHY_RXCLKESC0_1, 20 * MHZ, 0);
FIXEDRATE(CLKIO_DISPAUD_AUDIOCDCLK0, 30 * MHZ, 0);
FIXEDRATE(CLKIO_DISPAUD_MIXER_SCLK_AP, 30 * MHZ, 0);
FIXEDRATE(CLKIO_DISPAUD_MIXER_BCLK_BT, 30 * MHZ, 0);
FIXEDRATE(CLKIO_DISPAUD_MIXER_BCLK_CP, 30 * MHZ, 0);
FIXEDRATE(CLKIO_DISPAUD_MIXER_BCLK_FM, 30 * MHZ, 0); // SW platform Multimedia member should update this freqs.
FIXEDRATE(CLKPHY_FSYS_USB20DRD_PHYCLOCK, 60 * MHZ, 0);
FIXEDRATE(CLKPHY_FSYS_UFS_TX0_SYMBOL, 300 * MHZ, 0);
FIXEDRATE(CLKPHY_FSYS_UFS_RX0_SYMBOL, 300 * MHZ, 0);
FIXEDRATE(CLKPHY_ISP_S_RXBYTECLKHS0_S4, 264 * MHZ, 0);
FIXEDRATE(CLKPHY_ISP_S_RXBYTECLKHS1_S4, 264 * MHZ, 0);
FIXEDRATE(CLKPHY_ISP_S_RXBYTECLKHS2_S4, 264 * MHZ, 0);
FIXEDRATE(CLKPHY_ISP_S_RXBYTECLKHS3_S4, 264 * MHZ, 0);
FIXEDRATE(CLKPHY_ISP_S_RXBYTECLKHS0_S4S, 264 * MHZ, 0);
FIXEDRATE(CLKPHY_ISP_S_RXBYTECLKHS1_S4S, 264 * MHZ, 0);
FIXEDRATE(CLKPHY_ISP_S_RXBYTECLKHS2_S4S, 264 * MHZ, 0);
FIXEDRATE(CLKPHY_ISP_S_RXBYTECLKHS3_S4S, 264 * MHZ, 0);


FIXEDFACTOR(CCORE_FF_MUX_MEDIA_PLL_DIV2,	CCORE_MUX_MEDIA_PLL,	2,	0);
FIXEDFACTOR(CCORE_FF_MUX_BUS_PLL_DIV2,	CCORE_MUX_BUS_PLL,	2,	0);
FIXEDFACTOR(MIF0_FF_MUX_ACLK_MIF_PLL_DIV2,	MIF0_MUX_ACLK_MIF_PLL,	2,	0);
FIXEDFACTOR(MIF0_FF_MUX_ACLK_MIF_PLL_DIV4,	MIF0_FF_MUX_ACLK_MIF_PLL_DIV2,	2,	0);
FIXEDFACTOR(MIF0_FF_ACLK_MIF_PHY,	MIF0_MUX_ACLK_MIF_PLL,	8,	0);
FIXEDFACTOR(MIF1_FF_MUX_ACLK_MIF_PLL_DIV2,	MIF1_MUX_ACLK_MIF_PLL,	2,	0);
FIXEDFACTOR(MIF1_FF_MUX_ACLK_MIF_PLL_DIV4,	MIF1_FF_MUX_ACLK_MIF_PLL_DIV2,	2,	0);
FIXEDFACTOR(MIF1_FF_ACLK_MIF_PHY,	MIF1_MUX_ACLK_MIF_PLL,	8,	0);


static struct pwrcal_clk *ccore_mux_media_pll_p[] = {CLK(OSCCLK), CLK(MEDIA_PLL)};
static struct pwrcal_clk *ccore_mux_bus_pll_p[] = {CLK(OSCCLK), CLK(BUS_PLL)};
static struct pwrcal_clk *ccore_mux_clkcmu_mif_switch_p[] = {CLK(CCORE_MUX_BUS_PLL), CLK(CCORE_MUX_MEDIA_PLL)};
static struct pwrcal_clk *ccore_mux_clk_ccore_busd_p[] = {CLK(CCORE_FF_MUX_BUS_PLL_DIV2), CLK(CCORE_FF_MUX_MEDIA_PLL_DIV2), CLK(CCORE_MUX_BUS_PLL)};
static struct pwrcal_clk *ccore_mux_clk_ccore_cci_p[] = {CLK(CCORE_FF_MUX_BUS_PLL_DIV2), CLK(CCORE_FF_MUX_MEDIA_PLL_DIV2), CLK(CCORE_MUX_BUS_PLL)};
static struct pwrcal_clk *ccore_mux_clkcmu_isp_vra_p[] = {CLK(CCORE_FF_MUX_BUS_PLL_DIV2), CLK(CCORE_FF_MUX_MEDIA_PLL_DIV2), CLK(CCORE_MUX_BUS_PLL)};
static struct pwrcal_clk *ccore_mux_clkcmu_isp_cam_p[] = {CLK(CCORE_FF_MUX_BUS_PLL_DIV2), CLK(CCORE_FF_MUX_MEDIA_PLL_DIV2)};
static struct pwrcal_clk *ccore_mux_clkcmu_isp_isp_p[] = {CLK(CCORE_FF_MUX_BUS_PLL_DIV2), CLK(CCORE_FF_MUX_MEDIA_PLL_DIV2)};
static struct pwrcal_clk *ccore_mux_clkcmu_dispaud_bus_p[] = {CLK(CCORE_FF_MUX_BUS_PLL_DIV2), CLK(CCORE_FF_MUX_MEDIA_PLL_DIV2)};
static struct pwrcal_clk *ccore_mux_clkcmu_dispaud_decon_int_vclk_p[] = {CLK(CCORE_FF_MUX_BUS_PLL_DIV2), CLK(CCORE_FF_MUX_MEDIA_PLL_DIV2)};
static struct pwrcal_clk *ccore_mux_clkcmu_dispaud_decon_int_eclk_p[] = {CLK(CCORE_FF_MUX_BUS_PLL_DIV2), CLK(CCORE_FF_MUX_MEDIA_PLL_DIV2)};
static struct pwrcal_clk *ccore_mux_clkcmu_mfcmscl_mscl_p[] = {CLK(CCORE_FF_MUX_BUS_PLL_DIV2), CLK(CCORE_FF_MUX_MEDIA_PLL_DIV2), CLK(CCORE_MUX_BUS_PLL)};
static struct pwrcal_clk *ccore_mux_clkcmu_mfcmscl_mfc_p[] = {CLK(CCORE_FF_MUX_BUS_PLL_DIV2), CLK(CCORE_FF_MUX_MEDIA_PLL_DIV2), CLK(CCORE_MUX_BUS_PLL)};
static struct pwrcal_clk *ccore_mux_clkcmu_fsys_bus_p[] = {CLK(CCORE_FF_MUX_BUS_PLL_DIV2), CLK(CCORE_FF_MUX_MEDIA_PLL_DIV2)};
static struct pwrcal_clk *ccore_mux_clkcmu_fsys_mmc0_p[] = {CLK(CCORE_FF_MUX_BUS_PLL_DIV2), CLK(CCORE_FF_MUX_MEDIA_PLL_DIV2)};
static struct pwrcal_clk *ccore_mux_clkcmu_fsys_mmc1_p[] = {CLK(CCORE_FF_MUX_BUS_PLL_DIV2), CLK(CCORE_FF_MUX_MEDIA_PLL_DIV2)};
static struct pwrcal_clk *ccore_mux_clkcmu_fsys_mmc2_p[] = {CLK(CCORE_FF_MUX_BUS_PLL_DIV2), CLK(CCORE_FF_MUX_MEDIA_PLL_DIV2)};
static struct pwrcal_clk *ccore_mux_clkcmu_fsys_ufsunipro_p[] = {CLK(CCORE_FF_MUX_BUS_PLL_DIV2), CLK(CCORE_FF_MUX_MEDIA_PLL_DIV2)};
static struct pwrcal_clk *ccore_mux_clkcmu_fsys_ufsunipro_cfg_p[] = {CLK(CCORE_FF_MUX_BUS_PLL_DIV2), CLK(CCORE_FF_MUX_MEDIA_PLL_DIV2)};
static struct pwrcal_clk *ccore_mux_clkcmu_fsys_usb20drd_refclk_p[] = {CLK(CCORE_FF_MUX_BUS_PLL_DIV2), CLK(CCORE_FF_MUX_MEDIA_PLL_DIV2)};
static struct pwrcal_clk *ccore_mux_clkcmu_peri_bus_p[] = {CLK(CCORE_FF_MUX_BUS_PLL_DIV2), CLK(CCORE_FF_MUX_MEDIA_PLL_DIV2)};
static struct pwrcal_clk *ccore_mux_clkcmu_peri_uart_btwififm_p[] = {CLK(CCORE_FF_MUX_BUS_PLL_DIV2), CLK(CCORE_FF_MUX_MEDIA_PLL_DIV2)};
static struct pwrcal_clk *ccore_mux_clkcmu_peri_uart_debug_p[] = {CLK(CCORE_FF_MUX_BUS_PLL_DIV2), CLK(CCORE_FF_MUX_MEDIA_PLL_DIV2)};
static struct pwrcal_clk *ccore_mux_clkcmu_peri_uart_sensor_p[] = {CLK(CCORE_FF_MUX_BUS_PLL_DIV2), CLK(CCORE_FF_MUX_MEDIA_PLL_DIV2)};
static struct pwrcal_clk *ccore_mux_clkcmu_peri_spi_frontfrom_p[] = {CLK(CCORE_FF_MUX_BUS_PLL_DIV2), CLK(OSCCLK)};
static struct pwrcal_clk *ccore_mux_clkcmu_peri_spi_rearfrom_p[] = {CLK(CCORE_FF_MUX_BUS_PLL_DIV2), CLK(OSCCLK)};
static struct pwrcal_clk *ccore_mux_clkcmu_peri_spi_ese_p[] = {CLK(CCORE_FF_MUX_BUS_PLL_DIV2), CLK(OSCCLK)};
static struct pwrcal_clk *ccore_mux_clkcmu_peri_spi_voiceprocessor_p[] = {CLK(CCORE_FF_MUX_BUS_PLL_DIV2), CLK(OSCCLK)};
static struct pwrcal_clk *ccore_mux_clkcmu_peri_spi_sensorhub_p[] = {CLK(CCORE_FF_MUX_BUS_PLL_DIV2), CLK(OSCCLK)};
static struct pwrcal_clk *ccore_mux_clkcmu_isp_sensor0_p[] = {CLK(CCORE_FF_MUX_BUS_PLL_DIV2), CLK(OSCCLK)};
static struct pwrcal_clk *ccore_mux_clkcmu_isp_sensor1_p[] = {CLK(CCORE_FF_MUX_BUS_PLL_DIV2), CLK(OSCCLK)};
static struct pwrcal_clk *ccore_mux_clkcmu_isp_sensor2_p[] = {CLK(CCORE_FF_MUX_BUS_PLL_DIV2), CLK(OSCCLK)};
static struct pwrcal_clk *cpucl0_mux_cpucl0_pll_p[] = {CLK(OSCCLK), CLK(CPUCL0_PLL)};
static struct pwrcal_clk *cpucl0_mux_clkcmu_cpucl0_switch_user_p[] = {CLK(OSCCLK), CLK(CCORE_GATE_CLKCMU_CPUCL0_SWITCH)};
static struct pwrcal_clk *cpucl0_mux_clk_cpucl0_p[] = {CLK(CPUCL0_MUX_CPUCL0_PLL), CLK(CPUCL0_MUX_CLKCMU_CPUCL0_SWITCH_USER)};
static struct pwrcal_clk *cpucl1_mux_cpucl1_pll_p[] = {CLK(OSCCLK), CLK(CPUCL1_PLL)};
static struct pwrcal_clk *cpucl1_mux_clkcmu_cpucl1_switch_user_p[] = {CLK(OSCCLK), CLK(CCORE_GATE_CLKCMU_CPUCL1_SWITCH)};
static struct pwrcal_clk *cpucl1_mux_clk_cpucl1_p[] = {CLK(CPUCL1_MUX_CPUCL1_PLL), CLK(CPUCL1_MUX_CLKCMU_CPUCL1_SWITCH_USER)};
static struct pwrcal_clk *dispaud_mux_disp_pll_p[] = {CLK(OSCCLK), CLK(DISP_PLL)};
static struct pwrcal_clk *dispaud_mux_aud_pll_p[] = {CLK(OSCCLK), CLK(AUD_PLL)};
static struct pwrcal_clk *dispaud_mux_clkcmu_dispaud_bus_user_p[] = {CLK(OSCCLK), CLK(CCORE_GATE_CLKCMU_DISPAUD_BUS)};
static struct pwrcal_clk *dispaud_mux_clkcmu_dispaud_decon_int_vclk_user_p[] = {CLK(OSCCLK), CLK(CCORE_GATE_CLKCMU_DISPAUD_DECON_INT_VCLK)};
static struct pwrcal_clk *dispaud_mux_clkcmu_dispaud_decon_int_eclk_user_p[] = {CLK(OSCCLK), CLK(CCORE_GATE_CLKCMU_DISPAUD_DECON_INT_ECLK)};
static struct pwrcal_clk *dispaud_mux_clk_dispaud_decon_int_vclk_p[] = {CLK(DISPAUD_MUX_CLKCMU_DISPAUD_DECON_INT_VCLK_USER), CLK(DISPAUD_MUX_DISP_PLL)};
static struct pwrcal_clk *dispaud_mux_clk_dispaud_decon_int_eclk_p[] = {CLK(DISPAUD_MUX_CLKCMU_DISPAUD_DECON_INT_ECLK_USER), CLK(DISPAUD_MUX_DISP_PLL)};
static struct pwrcal_clk *dispaud_mux_clkphy_dispaud_mipiphy_txbyteclkhs_0_user_p[] = {CLK(OSCCLK), CLK(CLKPHY_DISPAUD_MIPIPHY_TXBYTECLKHS_0)};
static struct pwrcal_clk *dispaud_mux_clkphy_dispaud_mipiphy_rxclkesc0_0_user_p[] = {CLK(OSCCLK), CLK(CLKPHY_DISPAUD_MIPIPHY_RXCLKESC0_0)};
static struct pwrcal_clk *dispaud_mux_clkphy_dispaud_mipiphy_txbyteclkhs_1_user_p[] = {CLK(OSCCLK), CLK(CLKPHY_DISPAUD_MIPIPHY_TXBYTECLKHS_1)};
static struct pwrcal_clk *dispaud_mux_clkphy_dispaud_mipiphy_rxclkesc0_1_user_p[] = {CLK(OSCCLK), CLK(CLKPHY_DISPAUD_MIPIPHY_RXCLKESC0_1)};
static struct pwrcal_clk *dispaud_mux_clk_dispaud_mi2s_p[] = {CLK(DISPAUD_MUX_AUD_PLL), CLK(CLKIO_DISPAUD_AUDIOCDCLK0)};
static struct pwrcal_clk *fsys_mux_usb_pll_p[] = {CLK(OSCCLK), CLK(USB_PLL)};
static struct pwrcal_clk *fsys_mux_clkphy_fsys_usb20drd_phyclock_user_p[] = {CLK(OSCCLK), CLK(CLKPHY_FSYS_USB20DRD_PHYCLOCK)};
static struct pwrcal_clk *fsys_mux_clkphy_fsys_ufs_tx0_symbol_user_p[] = {CLK(OSCCLK), CLK(CLKPHY_FSYS_UFS_TX0_SYMBOL)};
static struct pwrcal_clk *fsys_mux_clkphy_fsys_ufs_rx0_symbol_user_p[] = {CLK(OSCCLK), CLK(CLKPHY_FSYS_UFS_RX0_SYMBOL)};
static struct pwrcal_clk *g3d_mux_g3d_pll_p[] = {CLK(OSCCLK), CLK(G3D_PLL)};
static struct pwrcal_clk *g3d_mux_clkcmu_g3d_switch_user_p[] = {CLK(OSCCLK), CLK(CCORE_GATE_CLKCMU_G3D_SWITCH)};
static struct pwrcal_clk *g3d_mux_clk_g3d_p[] = {CLK(G3D_MUX_G3D_PLL), CLK(G3D_MUX_CLKCMU_G3D_SWITCH_USER)};
static struct pwrcal_clk *isp_mux_isp_pll_p[] = {CLK(OSCCLK), CLK(ISP_PLL)};
static struct pwrcal_clk *isp_mux_clkcmu_isp_vra_user_p[] = {CLK(OSCCLK), CLK(CCORE_GATE_CLKCMU_ISP_VRA)};
static struct pwrcal_clk *isp_mux_clkcmu_isp_cam_user_p[] = {CLK(OSCCLK), CLK(CCORE_GATE_CLKCMU_ISP_CAM)};
static struct pwrcal_clk *isp_mux_clkcmu_isp_isp_user_p[] = {CLK(OSCCLK), CLK(CCORE_GATE_CLKCMU_ISP_ISP)};
static struct pwrcal_clk *isp_mux_clk_isp_vra_p[] = {CLK(ISP_MUX_CLKCMU_ISP_VRA_USER), CLK(ISP_MUX_ISP_PLL)};
static struct pwrcal_clk *isp_mux_clk_isp_cam_p[] = {CLK(ISP_MUX_CLKCMU_ISP_CAM_USER), CLK(ISP_MUX_ISP_PLL)};
static struct pwrcal_clk *isp_mux_clk_isp_isp_p[] = {CLK(ISP_MUX_CLKCMU_ISP_ISP_USER), CLK(ISP_MUX_ISP_PLL)};
static struct pwrcal_clk *isp_mux_clk_isp_ispd_p[] = {CLK(ISP_MUX_CLK_ISP_VRA), CLK(ISP_MUX_CLK_ISP_CAM)};
static struct pwrcal_clk *isp_mux_clkphy_isp_s_rxbyteclkhs0_s4_user_p[] = {CLK(OSCCLK), CLK(CLKPHY_ISP_S_RXBYTECLKHS0_S4)};
static struct pwrcal_clk *isp_mux_clkphy_isp_s_rxbyteclkhs1_s4_user_p[] = {CLK(OSCCLK), CLK(CLKPHY_ISP_S_RXBYTECLKHS1_S4)};
static struct pwrcal_clk *isp_mux_clkphy_isp_s_rxbyteclkhs2_s4_user_p[] = {CLK(OSCCLK), CLK(CLKPHY_ISP_S_RXBYTECLKHS2_S4)};
static struct pwrcal_clk *isp_mux_clkphy_isp_s_rxbyteclkhs3_s4_user_p[] = {CLK(OSCCLK), CLK(CLKPHY_ISP_S_RXBYTECLKHS3_S4)};
static struct pwrcal_clk *isp_mux_clkphy_isp_s_rxbyteclkhs0_s4s_user_p[] = {CLK(OSCCLK), CLK(CLKPHY_ISP_S_RXBYTECLKHS0_S4S)};
static struct pwrcal_clk *isp_mux_clkphy_isp_s_rxbyteclkhs1_s4s_user_p[] = {CLK(OSCCLK), CLK(CLKPHY_ISP_S_RXBYTECLKHS1_S4S)};
static struct pwrcal_clk *isp_mux_clkphy_isp_s_rxbyteclkhs2_s4s_user_p[] = {CLK(OSCCLK), CLK(CLKPHY_ISP_S_RXBYTECLKHS2_S4S)};
static struct pwrcal_clk *isp_mux_clkphy_isp_s_rxbyteclkhs3_s4s_user_p[] = {CLK(OSCCLK), CLK(CLKPHY_ISP_S_RXBYTECLKHS3_S4S)};
static struct pwrcal_clk *mfcmscl_mux_clkcmu_mfcmscl_mscl_user_p[] = {CLK(OSCCLK), CLK(CCORE_GATE_CLKCMU_MFCMSCL_MSCL)};
static struct pwrcal_clk *mfcmscl_mux_clkcmu_mfcmscl_mfc_user_p[] = {CLK(OSCCLK), CLK(CCORE_GATE_CLKCMU_MFCMSCL_MFC)};
static struct pwrcal_clk *mif0_mux_mif_pll_p[] = {CLK(OSCCLK), CLK(MIF_PLL)};
static struct pwrcal_clk *mif0_mux_bus_pll_user_p[] = {CLK(OSCCLK), CLK(CCORE_GATE_CLKCMU_MIF_SWITCH)};
static struct pwrcal_clk *mif0_mux_aclk_mif_pll_p[] = {CLK(MIF0_MUX_MIF_PLL), CLK(MIF0_MUX_BUS_PLL_USER)};
static struct pwrcal_clk *mif0_mux_pclk_mif_p[] = {CLK(MIF0_MUX_ACLK_MIF_PLL), CLK(MIF0_FF_MUX_ACLK_MIF_PLL_DIV2), CLK(MIF0_FF_MUX_ACLK_MIF_PLL_DIV4), CLK(MIF0_FF_ACLK_MIF_PHY)};
static struct pwrcal_clk *mif1_mux_mif_pll_p[] = {CLK(OSCCLK), CLK(MIF_PLL)};
static struct pwrcal_clk *mif1_mux_bus_pll_user_p[] = {CLK(OSCCLK), CLK(CCORE_GATE_CLKCMU_MIF_SWITCH)};
static struct pwrcal_clk *mif1_mux_aclk_mif_pll_p[] = {CLK(MIF1_MUX_MIF_PLL), CLK(MIF1_MUX_BUS_PLL_USER)};
static struct pwrcal_clk *mif1_mux_pclk_mif_p[] = {CLK(MIF1_MUX_ACLK_MIF_PLL), CLK(MIF1_FF_MUX_ACLK_MIF_PLL_DIV2), CLK(MIF1_FF_MUX_ACLK_MIF_PLL_DIV4), CLK(MIF1_FF_ACLK_MIF_PHY)};
static struct pwrcal_clk *ccore_mux_mif_pll_p[] = {	CLK(OSCCLK),	CLK(MIF_PLL)	};
static struct pwrcal_clk *ccore_mux_bus_pll_mif_p[] = {	CLK(OSCCLK),	CLK(CCORE_DIV_CLKCMU_MIF_SWITCH)	};
static struct pwrcal_clk *ccore_mux_aclk_mif_pll_p[] = {	CLK(CCORE_MUX_MIF_PLL),	CLK(CCORE_MUX_BUS_PLL_MIF)	};

CLK_MUX(CCORE_MUX_MEDIA_PLL , ccore_mux_media_pll_p, CLK_CON_MUX_MEDIA_PLL, 12, 1, CLK_STAT_MUX_MEDIA_PLL, 12, 2, CLK_CON_MUX_MEDIA_PLL, 21, 0);
CLK_MUX(CCORE_MUX_BUS_PLL , ccore_mux_bus_pll_p, CLK_CON_MUX_BUS_PLL, 12, 1, CLK_STAT_MUX_BUS_PLL, 12, 2, CLK_CON_MUX_BUS_PLL, 21, 0);
CLK_MUX(CCORE_MUX_CLKCMU_MIF_SWITCH , ccore_mux_clkcmu_mif_switch_p, CLK_CON_MUX_CLKCMU_MIF_SWITCH, 12, 1, CLK_STAT_MUX_CLKCMU_MIF_SWITCH, 12, 2, CLK_CON_MUX_CLKCMU_MIF_SWITCH, 21, 0);
CLK_MUX(CCORE_MUX_CLK_CCORE_BUSD , ccore_mux_clk_ccore_busd_p, CLK_CON_MUX_CLK_CCORE_BUSD, 12, 1, CLK_STAT_MUX_CLK_CCORE_BUSD, 12, 2, CLK_CON_MUX_CLK_CCORE_BUSD, 21, 0);
CLK_MUX(CCORE_MUX_CLK_CCORE_CCI , ccore_mux_clk_ccore_cci_p, CLK_CON_MUX_CLK_CCORE_CCI, 12, 2, CLK_STAT_MUX_CLK_CCORE_CCI, 12, 4, CLK_CON_MUX_CLK_CCORE_CCI, 21, 0);
CLK_MUX(CCORE_MUX_CLKCMU_ISP_VRA , ccore_mux_clkcmu_isp_vra_p, CLK_CON_MUX_CLKCMU_ISP_VRA, 12, 2, CLK_STAT_MUX_CLKCMU_ISP_VRA, 12, 4, CLK_CON_MUX_CLKCMU_ISP_VRA, 21, CCORE_MUXGATE_CLKCMU_ISP_VRA);
CLK_MUX(CCORE_MUX_CLKCMU_ISP_CAM , ccore_mux_clkcmu_isp_cam_p, CLK_CON_MUX_CLKCMU_ISP_CAM, 12, 1, CLK_STAT_MUX_CLKCMU_ISP_CAM, 12, 2, CLK_CON_MUX_CLKCMU_ISP_CAM, 21, CCORE_MUXGATE_CLKCMU_ISP_CAM);
CLK_MUX(CCORE_MUX_CLKCMU_ISP_ISP , ccore_mux_clkcmu_isp_isp_p, CLK_CON_MUX_CLKCMU_ISP_ISP, 12, 1, CLK_STAT_MUX_CLKCMU_ISP_ISP, 12, 2, CLK_CON_MUX_CLKCMU_ISP_ISP, 21, CCORE_MUXGATE_CLKCMU_ISP_ISP);
CLK_MUX(CCORE_MUX_CLKCMU_DISPAUD_BUS , ccore_mux_clkcmu_dispaud_bus_p, CLK_CON_MUX_CLKCMU_DISPAUD_BUS, 12, 1, CLK_STAT_MUX_CLKCMU_DISPAUD_BUS, 12, 2, CLK_CON_MUX_CLKCMU_DISPAUD_BUS, 21, CCORE_MUXGATE_CLKCMU_DISPAUD_BUS);
CLK_MUX(CCORE_MUX_CLKCMU_DISPAUD_DECON_INT_VCLK , ccore_mux_clkcmu_dispaud_decon_int_vclk_p, CLK_CON_MUX_CLKCMU_DISPAUD_DECON_INT_VCLK, 12, 1, CLK_STAT_MUX_CLKCMU_DISPAUD_DECON_INT_VCLK, 12, 2, CLK_CON_MUX_CLKCMU_DISPAUD_DECON_INT_VCLK, 21, CCORE_MUXGATE_CLKCMU_DISPAUD_DECON_INT_VCLK);
CLK_MUX(CCORE_MUX_CLKCMU_DISPAUD_DECON_INT_ECLK , ccore_mux_clkcmu_dispaud_decon_int_eclk_p, CLK_CON_MUX_CLKCMU_DISPAUD_DECON_INT_ECLK, 12, 1, CLK_STAT_MUX_CLKCMU_DISPAUD_DECON_INT_ECLK, 12, 2, CLK_CON_MUX_CLKCMU_DISPAUD_DECON_INT_ECLK, 21, CCORE_MUXGATE_CLKCMU_DISPAUD_DECON_INT_ECLK);
CLK_MUX(CCORE_MUX_CLKCMU_MFCMSCL_MSCL , ccore_mux_clkcmu_mfcmscl_mscl_p, CLK_CON_MUX_CLKCMU_MFCMSCL_MSCL, 12, 2, CLK_STAT_MUX_CLKCMU_MFCMSCL_MSCL, 12, 4, CLK_CON_MUX_CLKCMU_MFCMSCL_MSCL, 21, CCORE_MUXGATE_CLKCMU_MFCMSCL_MSCL);
CLK_MUX(CCORE_MUX_CLKCMU_MFCMSCL_MFC, ccore_mux_clkcmu_mfcmscl_mfc_p, CLK_CON_MUX_CLKCMU_MFCMSCL_MFC, 12, 2, CLK_STAT_MUX_CLKCMU_MFCMSCL_MFC, 12, 4, CLK_CON_MUX_CLKCMU_MFCMSCL_MFC, 21, CCORE_MUXGATE_CLKCMU_MFCMSCL_MFC);
CLK_MUX(CCORE_MUX_CLKCMU_FSYS_BUS , ccore_mux_clkcmu_fsys_bus_p, CLK_CON_MUX_CLKCMU_FSYS_BUS, 12, 1, CLK_STAT_MUX_CLKCMU_FSYS_BUS, 12, 2, CLK_CON_MUX_CLKCMU_FSYS_BUS, 21, CCORE_MUXGATE_CLKCMU_FSYS_BUS);
CLK_MUX(CCORE_MUX_CLKCMU_FSYS_MMC0 , ccore_mux_clkcmu_fsys_mmc0_p, CLK_CON_MUX_CLKCMU_FSYS_MMC0, 12, 1, CLK_STAT_MUX_CLKCMU_FSYS_MMC0, 12, 2, CLK_CON_MUX_CLKCMU_FSYS_MMC0, 21, CCORE_MUXGATE_CLKCMU_FSYS_MMC0);
CLK_MUX(CCORE_MUX_CLKCMU_FSYS_MMC1 , ccore_mux_clkcmu_fsys_mmc1_p, CLK_CON_MUX_CLKCMU_FSYS_MMC1, 12, 1, CLK_STAT_MUX_CLKCMU_FSYS_MMC1, 12, 2, CLK_CON_MUX_CLKCMU_FSYS_MMC1, 21, CCORE_MUXGATE_CLKCMU_FSYS_MMC1);
CLK_MUX(CCORE_MUX_CLKCMU_FSYS_MMC2 , ccore_mux_clkcmu_fsys_mmc2_p, CLK_CON_MUX_CLKCMU_FSYS_MMC2, 12, 1, CLK_STAT_MUX_CLKCMU_FSYS_MMC2, 12, 2, CLK_CON_MUX_CLKCMU_FSYS_MMC2, 21, CCORE_MUXGATE_CLKCMU_FSYS_MMC2);
CLK_MUX(CCORE_MUX_CLKCMU_FSYS_UFSUNIPRO , ccore_mux_clkcmu_fsys_ufsunipro_p, CLK_CON_MUX_CLKCMU_FSYS_UFSUNIPRO, 12, 1, CLK_STAT_MUX_CLKCMU_FSYS_UFSUNIPRO, 12, 2, CLK_CON_MUX_CLKCMU_FSYS_UFSUNIPRO, 21, CCORE_MUXGATE_CLKCMU_FSYS_UFSUNIPRO);
CLK_MUX(CCORE_MUX_CLKCMU_FSYS_UFSUNIPRO_CFG , ccore_mux_clkcmu_fsys_ufsunipro_cfg_p, CLK_CON_MUX_CLKCMU_FSYS_UFSUNIPRO_CFG, 12, 1, CLK_STAT_MUX_CLKCMU_FSYS_UFSUNIPRO_CFG, 12, 2, CLK_CON_MUX_CLKCMU_FSYS_UFSUNIPRO_CFG, 21, CCORE_MUXGATE_CLKCMU_FSYS_UFSUNIPRO_CFG);
CLK_MUX(CCORE_MUX_CLKCMU_FSYS_USB20DRD_REFCLK , ccore_mux_clkcmu_fsys_usb20drd_refclk_p, CLK_CON_MUX_CLKCMU_FSYS_USB20DRD_REFCLK, 12, 1, CLK_STAT_MUX_CLKCMU_FSYS_USB20DRD_REFCLK, 12, 2, CLK_CON_MUX_CLKCMU_FSYS_USB20DRD_REFCLK, 21, CCORE_MUXGATE_CLKCMU_FSYS_USB20DRD_REFCLK);
CLK_MUX(CCORE_MUX_CLKCMU_PERI_BUS , ccore_mux_clkcmu_peri_bus_p, CLK_CON_MUX_CLKCMU_PERI_BUS, 12, 1, CLK_STAT_MUX_CLKCMU_PERI_BUS, 12, 2, CLK_CON_MUX_CLKCMU_PERI_BUS, 21, CCORE_MUXGATE_CLKCMU_PERI_BUS);
CLK_MUX(CCORE_MUX_CLKCMU_PERI_UART_BTWIFIFM , ccore_mux_clkcmu_peri_uart_btwififm_p, CLK_CON_MUX_CLKCMU_PERI_UART_BTWIFIFM, 12, 1, CLK_STAT_MUX_CLKCMU_PERI_UART_BTWIFIFM, 12, 2, CLK_CON_MUX_CLKCMU_PERI_UART_BTWIFIFM, 21, CCORE_MUXGATE_CLKCMU_PERI_UART_BTWIFIFM);
CLK_MUX(CCORE_MUX_CLKCMU_PERI_UART_DEBUG , ccore_mux_clkcmu_peri_uart_debug_p, CLK_CON_MUX_CLKCMU_PERI_UART_DEBUG, 12, 1, CLK_STAT_MUX_CLKCMU_PERI_UART_DEBUG, 12, 2, CLK_CON_MUX_CLKCMU_PERI_UART_DEBUG, 21, CCORE_MUXGATE_CLKCMU_PERI_UART_DEBUG);
CLK_MUX(CCORE_MUX_CLKCMU_PERI_UART_SENSOR , ccore_mux_clkcmu_peri_uart_sensor_p, CLK_CON_MUX_CLKCMU_PERI_UART_SENSOR, 12, 1, CLK_STAT_MUX_CLKCMU_PERI_UART_SENSOR, 12, 2, CLK_CON_MUX_CLKCMU_PERI_UART_SENSOR, 21, CCORE_MUXGATE_CLKCMU_PERI_UART_SENSOR);
CLK_MUX(CCORE_MUX_CLKCMU_PERI_SPI_FRONTFROM , ccore_mux_clkcmu_peri_spi_frontfrom_p, CLK_CON_MUX_CLKCMU_PERI_SPI_FRONTFROM, 12, 1, CLK_STAT_MUX_CLKCMU_PERI_SPI_FRONTFROM, 12, 2, CLK_CON_MUX_CLKCMU_PERI_SPI_FRONTFROM, 21, CCORE_MUXGATE_CLKCMU_PERI_SPI_FRONTFROM);
CLK_MUX(CCORE_MUX_CLKCMU_PERI_SPI_REARFROM , ccore_mux_clkcmu_peri_spi_rearfrom_p, CLK_CON_MUX_CLKCMU_PERI_SPI_REARFROM, 12, 1, CLK_STAT_MUX_CLKCMU_PERI_SPI_REARFROM, 12, 2, CLK_CON_MUX_CLKCMU_PERI_SPI_REARFROM, 21, CCORE_MUXGATE_CLKCMU_PERI_SPI_REARFROM);
CLK_MUX(CCORE_MUX_CLKCMU_PERI_SPI_ESE , ccore_mux_clkcmu_peri_spi_ese_p, CLK_CON_MUX_CLKCMU_PERI_SPI_ESE, 12, 1, CLK_STAT_MUX_CLKCMU_PERI_SPI_ESE, 12, 2, CLK_CON_MUX_CLKCMU_PERI_SPI_ESE, 21, CCORE_MUXGATE_CLKCMU_PERI_SPI_ESE);
CLK_MUX(CCORE_MUX_CLKCMU_PERI_SPI_VOICEPROCESSOR , ccore_mux_clkcmu_peri_spi_voiceprocessor_p, CLK_CON_MUX_CLKCMU_PERI_SPI_VOICEPROCESSOR, 12, 1, CLK_STAT_MUX_CLKCMU_PERI_SPI_VOICEPROCESSOR, 12, 2, CLK_CON_MUX_CLKCMU_PERI_SPI_VOICEPROCESSOR, 21, CCORE_MUXGATE_CLKCMU_PERI_SPI_VOICEPROCESSOR);
CLK_MUX(CCORE_MUX_CLKCMU_PERI_SPI_SENSORHUB , ccore_mux_clkcmu_peri_spi_sensorhub_p, CLK_CON_MUX_CLKCMU_PERI_SPI_SENSORHUB, 12, 1, CLK_STAT_MUX_CLKCMU_PERI_SPI_SENSORHUB, 12, 2, CLK_CON_MUX_CLKCMU_PERI_SPI_SENSORHUB, 21, CCORE_MUXGATE_CLKCMU_PERI_SPI_SENSORHUB);
CLK_MUX(CCORE_MUX_CLKCMU_ISP_SENSOR0 , ccore_mux_clkcmu_isp_sensor0_p, CLK_CON_MUX_CLKCMU_ISP_SENSOR0, 12, 1, CLK_STAT_MUX_CLKCMU_ISP_SENSOR0, 12, 2, CLK_CON_MUX_CLKCMU_ISP_SENSOR0, 21, CCORE_MUXGATE_CLKCMU_ISP_SENSOR0);
CLK_MUX(CCORE_MUX_CLKCMU_ISP_SENSOR1 , ccore_mux_clkcmu_isp_sensor1_p, CLK_CON_MUX_CLKCMU_ISP_SENSOR1, 12, 1, CLK_STAT_MUX_CLKCMU_ISP_SENSOR1, 12, 2, CLK_CON_MUX_CLKCMU_ISP_SENSOR1, 21, CCORE_MUXGATE_CLKCMU_ISP_SENSOR1);
CLK_MUX(CCORE_MUX_CLKCMU_ISP_SENSOR2 , ccore_mux_clkcmu_isp_sensor2_p, CLK_CON_MUX_CLKCMU_ISP_SENSOR2, 12, 1, CLK_STAT_MUX_CLKCMU_ISP_SENSOR2, 12, 2, CLK_CON_MUX_CLKCMU_ISP_SENSOR2, 21, CCORE_MUXGATE_CLKCMU_ISP_SENSOR2);
CLK_MUX(CPUCL0_MUX_CPUCL0_PLL, cpucl0_mux_cpucl0_pll_p, CLK_CON_MUX_CPUCL0_PLL, 12, 1, CLK_STAT_MUX_CPUCL0_PLL, 12, 2, CLK_CON_MUX_CPUCL0_PLL, 21, 0);
CLK_MUX(CPUCL0_MUX_CLKCMU_CPUCL0_SWITCH_USER, cpucl0_mux_clkcmu_cpucl0_switch_user_p, CLK_CON_MUX_CLKCMU_CPUCL0_SWITCH_USER, 12, 1, CLK_STAT_MUX_CLKCMU_CPUCL0_SWITCH_USER, 12, 2, CLK_CON_MUX_CLKCMU_CPUCL0_SWITCH_USER, 21, 0);
CLK_MUX(CPUCL0_MUX_CLK_CPUCL0, cpucl0_mux_clk_cpucl0_p, CLK_CON_MUX_CLK_CPUCL0, 12, 1, CLK_STAT_MUX_CLK_CPUCL0, 12, 2, CLK_CON_MUX_CLK_CPUCL0, 21, 0);
CLK_MUX(CPUCL1_MUX_CPUCL1_PLL, cpucl1_mux_cpucl1_pll_p, CLK_CON_MUX_CPUCL1_PLL, 12, 1, CLK_STAT_MUX_CPUCL1_PLL, 12, 2, CLK_CON_MUX_CPUCL1_PLL, 21, 0);
CLK_MUX(CPUCL1_MUX_CLKCMU_CPUCL1_SWITCH_USER, cpucl1_mux_clkcmu_cpucl1_switch_user_p, CLK_CON_MUX_CLKCMU_CPUCL1_SWITCH_USER, 12, 1, CLK_STAT_MUX_CLKCMU_CPUCL1_SWITCH_USER, 12, 2, CLK_CON_MUX_CLKCMU_CPUCL1_SWITCH_USER, 21, 0);
CLK_MUX(CPUCL1_MUX_CLK_CPUCL1, cpucl1_mux_clk_cpucl1_p, CLK_CON_MUX_CLK_CPUCL1, 12, 1, CLK_STAT_MUX_CLK_CPUCL1, 12, 2, CLK_CON_MUX_CLK_CPUCL1, 21, 0);
CLK_MUX(DISPAUD_MUX_DISP_PLL, dispaud_mux_disp_pll_p, CLK_CON_MUX_DISP_PLL, 12, 1, CLK_STAT_MUX_DISP_PLL, 12, 2, CLK_CON_MUX_DISP_PLL, 21, 0);
CLK_MUX(DISPAUD_MUX_AUD_PLL, dispaud_mux_aud_pll_p, CLK_CON_MUX_AUD_PLL, 12, 1, CLK_STAT_MUX_AUD_PLL, 12, 2, CLK_CON_MUX_AUD_PLL, 21, 0);
CLK_MUX(DISPAUD_MUX_CLKCMU_DISPAUD_BUS_USER, dispaud_mux_clkcmu_dispaud_bus_user_p, CLK_CON_MUX_CLKCMU_DISPAUD_BUS_USER, 12, 1, CLK_STAT_MUX_CLKCMU_DISPAUD_BUS_USER, 12, 2, CLK_CON_MUX_CLKCMU_DISPAUD_BUS_USER, 21, 0);
CLK_MUX(DISPAUD_MUX_CLKCMU_DISPAUD_DECON_INT_VCLK_USER, dispaud_mux_clkcmu_dispaud_decon_int_vclk_user_p, CLK_CON_MUX_CLKCMU_DISPAUD_DECON_INT_VCLK_USER, 12, 1, CLK_STAT_MUX_CLKCMU_DISPAUD_DECON_INT_VCLK_USER, 12, 2, CLK_CON_MUX_CLKCMU_DISPAUD_DECON_INT_VCLK_USER, 21, 0);
CLK_MUX(DISPAUD_MUX_CLKCMU_DISPAUD_DECON_INT_ECLK_USER, dispaud_mux_clkcmu_dispaud_decon_int_eclk_user_p, CLK_CON_MUX_CLKCMU_DISPAUD_DECON_INT_ECLK_USER, 12, 1, CLK_STAT_MUX_CLKCMU_DISPAUD_DECON_INT_ECLK_USER, 12, 2, CLK_CON_MUX_CLKCMU_DISPAUD_DECON_INT_ECLK_USER, 21, 0);
CLK_MUX(DISPAUD_MUX_CLK_DISPAUD_DECON_INT_VCLK, dispaud_mux_clk_dispaud_decon_int_vclk_p, CLK_CON_MUX_CLK_DISPAUD_DECON_INT_VCLK, 12, 1, CLK_STAT_MUX_CLK_DISPAUD_DECON_INT_VCLK, 12, 2, CLK_CON_MUX_CLK_DISPAUD_DECON_INT_VCLK, 21, 0);
CLK_MUX(DISPAUD_MUX_CLK_DISPAUD_DECON_INT_ECLK, dispaud_mux_clk_dispaud_decon_int_eclk_p, CLK_CON_MUX_CLK_DISPAUD_DECON_INT_ECLK, 12, 1, CLK_STAT_MUX_CLK_DISPAUD_DECON_INT_ECLK, 12, 2, CLK_CON_MUX_CLK_DISPAUD_DECON_INT_ECLK, 21, 0);
CLK_MUX(DISPAUD_MUX_CLKPHY_DISPAUD_MIPIPHY_TXBYTECLKHS_0_USER, dispaud_mux_clkphy_dispaud_mipiphy_txbyteclkhs_0_user_p, CLK_CON_MUX_CLKPHY_DISPAUD_MIPIPHY_TXBYTECLKHS_0_USER, 12, 1, CLK_STAT_MUX_CLKPHY_DISPAUD_MIPIPHY_TXBYTECLKHS_0_USER, 12, 2, CLK_CON_MUX_CLKPHY_DISPAUD_MIPIPHY_TXBYTECLKHS_0_USER, 21, 0);
CLK_MUX(DISPAUD_MUX_CLKPHY_DISPAUD_MIPIPHY_RXCLKESC0_0_USER, dispaud_mux_clkphy_dispaud_mipiphy_rxclkesc0_0_user_p, CLK_CON_MUX_CLKPHY_DISPAUD_MIPIPHY_RXCLKESC0_0_USER, 12, 1, CLK_STAT_MUX_CLKPHY_DISPAUD_MIPIPHY_RXCLKESC0_0_USER, 12, 2, CLK_CON_MUX_CLKPHY_DISPAUD_MIPIPHY_RXCLKESC0_0_USER, 21, 0);
CLK_MUX(DISPAUD_MUX_CLKPHY_DISPAUD_MIPIPHY_TXBYTECLKHS_1_USER, dispaud_mux_clkphy_dispaud_mipiphy_txbyteclkhs_1_user_p, CLK_CON_MUX_CLKPHY_DISPAUD_MIPIPHY_TXBYTECLKHS_1_USER, 12, 1, CLK_STAT_MUX_CLKPHY_DISPAUD_MIPIPHY_TXBYTECLKHS_1_USER, 12, 2, CLK_CON_MUX_CLKPHY_DISPAUD_MIPIPHY_TXBYTECLKHS_1_USER, 21, 0);
CLK_MUX(DISPAUD_MUX_CLKPHY_DISPAUD_MIPIPHY_RXCLKESC0_1_USER, dispaud_mux_clkphy_dispaud_mipiphy_rxclkesc0_1_user_p, CLK_CON_MUX_CLKPHY_DISPAUD_MIPIPHY_RXCLKESC0_1_USER, 12, 1, CLK_STAT_MUX_CLKPHY_DISPAUD_MIPIPHY_RXCLKESC0_1_USER, 12, 2, CLK_CON_MUX_CLKPHY_DISPAUD_MIPIPHY_RXCLKESC0_1_USER, 21, 0);
CLK_MUX(DISPAUD_MUX_CLK_DISPAUD_MI2S, dispaud_mux_clk_dispaud_mi2s_p, CLK_CON_MUX_CLK_DISPAUD_MI2S, 12, 1, NULL, 12, 2, CLK_CON_MUX_CLK_DISPAUD_MI2S, 21, 0);
CLK_MUX(FSYS_MUX_USB_PLL, fsys_mux_usb_pll_p, CLK_CON_MUX_USB_PLL, 12, 1, CLK_STAT_MUX_USB_PLL, 12, 2, CLK_CON_MUX_USB_PLL, 21, 0);
CLK_MUX(FSYS_MUX_CLKPHY_FSYS_USB20DRD_PHYCLOCK_USER, fsys_mux_clkphy_fsys_usb20drd_phyclock_user_p, CLK_CON_MUX_CLKPHY_FSYS_USB20DRD_PHYCLOCK_USER, 12, 1, CLK_STAT_MUX_CLKPHY_FSYS_USB20DRD_PHYCLOCK_USER, 12, 2, CLK_CON_MUX_CLKPHY_FSYS_USB20DRD_PHYCLOCK_USER, 21, 0);
CLK_MUX(FSYS_MUX_CLKPHY_FSYS_UFS_TX0_SYMBOL_USER, fsys_mux_clkphy_fsys_ufs_tx0_symbol_user_p, CLK_CON_MUX_CLKPHY_FSYS_UFS_TX0_SYMBOL_USER, 12, 1, CLK_STAT_MUX_CLKPHY_FSYS_UFS_TX0_SYMBOL_USER, 12, 2, CLK_CON_MUX_CLKPHY_FSYS_UFS_TX0_SYMBOL_USER, 21, 0);
CLK_MUX(FSYS_MUX_CLKPHY_FSYS_UFS_RX0_SYMBOL_USER, fsys_mux_clkphy_fsys_ufs_rx0_symbol_user_p, CLK_CON_MUX_CLKPHY_FSYS_UFS_RX0_SYMBOL_USER, 12, 1, CLK_STAT_MUX_CLKPHY_FSYS_UFS_RX0_SYMBOL_USER, 12, 2, CLK_CON_MUX_CLKPHY_FSYS_UFS_RX0_SYMBOL_USER, 21, 0);
CLK_MUX(G3D_MUX_G3D_PLL, g3d_mux_g3d_pll_p, CLK_CON_MUX_G3D_PLL, 12, 1, CLK_STAT_MUX_G3D_PLL, 12, 2, CLK_CON_MUX_G3D_PLL, 21, 0);
CLK_MUX(G3D_MUX_CLKCMU_G3D_SWITCH_USER, g3d_mux_clkcmu_g3d_switch_user_p, CLK_CON_MUX_CLKCMU_G3D_SWITCH_USER, 12, 1, CLK_STAT_MUX_CLKCMU_G3D_SWITCH_USER, 12, 2, CLK_CON_MUX_CLKCMU_G3D_SWITCH_USER, 21, 0);
CLK_MUX(G3D_MUX_CLK_G3D, g3d_mux_clk_g3d_p, CLK_CON_MUX_CLK_G3D, 12, 1, CLK_STAT_MUX_CLK_G3D, 12, 2, CLK_CON_MUX_CLK_G3D, 21, 0);
CLK_MUX(ISP_MUX_ISP_PLL, isp_mux_isp_pll_p, CLK_CON_MUX_ISP_PLL, 12, 1, CLK_STAT_MUX_ISP_PLL, 12, 2, CLK_CON_MUX_ISP_PLL, 21, 0);
CLK_MUX(ISP_MUX_CLKCMU_ISP_VRA_USER, isp_mux_clkcmu_isp_vra_user_p, CLK_CON_MUX_CLKCMU_ISP_VRA_USER, 12, 1, CLK_STAT_MUX_CLKCMU_ISP_VRA_USER, 12, 2, CLK_CON_MUX_CLKCMU_ISP_VRA_USER, 21, 0);
CLK_MUX(ISP_MUX_CLKCMU_ISP_CAM_USER, isp_mux_clkcmu_isp_cam_user_p, CLK_CON_MUX_CLKCMU_ISP_CAM_USER, 12, 1, CLK_STAT_MUX_CLKCMU_ISP_CAM_USER, 12, 2, CLK_CON_MUX_CLKCMU_ISP_CAM_USER, 21, 0);
CLK_MUX(ISP_MUX_CLKCMU_ISP_ISP_USER, isp_mux_clkcmu_isp_isp_user_p, CLK_CON_MUX_CLKCMU_ISP_ISP_USER, 12, 1, CLK_STAT_MUX_CLKCMU_ISP_ISP_USER, 12, 2, CLK_CON_MUX_CLKCMU_ISP_ISP_USER, 21, 0);
CLK_MUX(ISP_MUX_CLK_ISP_VRA, isp_mux_clk_isp_vra_p, CLK_CON_MUX_CLK_ISP_VRA, 12, 1, CLK_STAT_MUX_CLK_ISP_VRA, 12, 2, CLK_CON_MUX_CLK_ISP_VRA, 21, 0);
CLK_MUX(ISP_MUX_CLK_ISP_CAM, isp_mux_clk_isp_cam_p, CLK_CON_MUX_CLK_ISP_CAM, 12, 1, CLK_STAT_MUX_CLK_ISP_CAM, 12, 2, CLK_CON_MUX_CLK_ISP_CAM, 21, 0);
CLK_MUX(ISP_MUX_CLK_ISP_ISP, isp_mux_clk_isp_isp_p, CLK_CON_MUX_CLK_ISP_ISP, 12, 1, CLK_STAT_MUX_CLK_ISP_ISP, 12, 2, CLK_CON_MUX_CLK_ISP_ISP, 21, 0);
CLK_MUX(ISP_MUX_CLK_ISP_ISPD, isp_mux_clk_isp_ispd_p, CLK_CON_MUX_CLK_ISP_ISPD, 12, 1, CLK_STAT_MUX_CLK_ISP_ISPD, 12, 2, CLK_CON_MUX_CLK_ISP_ISPD, 21, 0);
CLK_MUX(ISP_MUX_CLKPHY_ISP_S_RXBYTECLKHS0_S4_USER, isp_mux_clkphy_isp_s_rxbyteclkhs0_s4_user_p, CLK_CON_MUX_CLKPHY_ISP_S_RXBYTECLKHS0_S4_USER, 12, 1, CLK_STAT_MUX_CLKPHY_ISP_S_RXBYTECLKHS0_S4_USER, 12, 2, CLK_CON_MUX_CLKPHY_ISP_S_RXBYTECLKHS0_S4_USER, 21, 0);
CLK_MUX(ISP_MUX_CLKPHY_ISP_S_RXBYTECLKHS1_S4_USER, isp_mux_clkphy_isp_s_rxbyteclkhs1_s4_user_p, CLK_CON_MUX_CLKPHY_ISP_S_RXBYTECLKHS1_S4_USER, 12, 1, CLK_STAT_MUX_CLKPHY_ISP_S_RXBYTECLKHS1_S4_USER, 12, 2, CLK_CON_MUX_CLKPHY_ISP_S_RXBYTECLKHS1_S4_USER, 21, 0);
CLK_MUX(ISP_MUX_CLKPHY_ISP_S_RXBYTECLKHS2_S4_USER, isp_mux_clkphy_isp_s_rxbyteclkhs2_s4_user_p, CLK_CON_MUX_CLKPHY_ISP_S_RXBYTECLKHS2_S4_USER, 12, 1, CLK_STAT_MUX_CLKPHY_ISP_S_RXBYTECLKHS2_S4_USER, 12, 2, CLK_CON_MUX_CLKPHY_ISP_S_RXBYTECLKHS2_S4_USER, 21, 0);
CLK_MUX(ISP_MUX_CLKPHY_ISP_S_RXBYTECLKHS3_S4_USER, isp_mux_clkphy_isp_s_rxbyteclkhs3_s4_user_p, CLK_CON_MUX_CLKPHY_ISP_S_RXBYTECLKHS3_S4_USER, 12, 1, CLK_STAT_MUX_CLKPHY_ISP_S_RXBYTECLKHS3_S4_USER, 12, 2, CLK_CON_MUX_CLKPHY_ISP_S_RXBYTECLKHS3_S4_USER, 21, 0);
CLK_MUX(ISP_MUX_CLKPHY_ISP_S_RXBYTECLKHS0_S4S_USER, isp_mux_clkphy_isp_s_rxbyteclkhs0_s4s_user_p, CLK_CON_MUX_CLKPHY_ISP_S_RXBYTECLKHS0_S4S_USER, 12, 1, CLK_STAT_MUX_CLKPHY_ISP_S_RXBYTECLKHS0_S4S_USER, 12, 2, CLK_CON_MUX_CLKPHY_ISP_S_RXBYTECLKHS0_S4S_USER, 21, 0);
CLK_MUX(ISP_MUX_CLKPHY_ISP_S_RXBYTECLKHS1_S4S_USER, isp_mux_clkphy_isp_s_rxbyteclkhs1_s4s_user_p, CLK_CON_MUX_CLKPHY_ISP_S_RXBYTECLKHS1_S4S_USER, 12, 1, CLK_STAT_MUX_CLKPHY_ISP_S_RXBYTECLKHS1_S4S_USER, 12, 2, CLK_CON_MUX_CLKPHY_ISP_S_RXBYTECLKHS1_S4S_USER, 21, 0);
CLK_MUX(ISP_MUX_CLKPHY_ISP_S_RXBYTECLKHS2_S4S_USER, isp_mux_clkphy_isp_s_rxbyteclkhs2_s4s_user_p, CLK_CON_MUX_CLKPHY_ISP_S_RXBYTECLKHS2_S4S_USER, 12, 1, CLK_STAT_MUX_CLKPHY_ISP_S_RXBYTECLKHS2_S4S_USER, 12, 2, CLK_CON_MUX_CLKPHY_ISP_S_RXBYTECLKHS2_S4S_USER, 21, 0);
CLK_MUX(ISP_MUX_CLKPHY_ISP_S_RXBYTECLKHS3_S4S_USER, isp_mux_clkphy_isp_s_rxbyteclkhs3_s4s_user_p, CLK_CON_MUX_CLKPHY_ISP_S_RXBYTECLKHS3_S4S_USER, 12, 1, CLK_STAT_MUX_CLKPHY_ISP_S_RXBYTECLKHS3_S4S_USER, 12, 2, CLK_CON_MUX_CLKPHY_ISP_S_RXBYTECLKHS3_S4S_USER, 21, 0);
CLK_MUX(MFCMSCL_MUX_CLKCMU_MFCMSCL_MSCL_USER, mfcmscl_mux_clkcmu_mfcmscl_mscl_user_p, CLK_CON_MUX_CLKCMU_MFCMSCL_MSCL_USER, 12, 1, CLK_STAT_MUX_CLKCMU_MFCMSCL_MSCL_USER, 12, 2, CLK_CON_MUX_CLKCMU_MFCMSCL_MSCL_USER, 21, 0);
CLK_MUX(MFCMSCL_MUX_CLKCMU_MFCMSCL_MFC_USER, mfcmscl_mux_clkcmu_mfcmscl_mfc_user_p, CLK_CON_MUX_CLKCMU_MFCMSCL_MFC_USER, 12, 1, CLK_STAT_MUX_CLKCMU_MFCMSCL_MFC_USER, 12, 2, CLK_CON_MUX_CLKCMU_MFCMSCL_MFC_USER, 21, 0);
CLK_MUX(MIF0_MUX_MIF_PLL, mif0_mux_mif_pll_p, CLK_CON_MUX_MIF0_PLL, 12, 1, CLK_STAT_MUX_MIF0_PLL, 12, 2, CLK_CON_MUX_MIF0_PLL, 21, 0);
CLK_MUX(MIF0_MUX_BUS_PLL_USER, mif0_mux_bus_pll_user_p, CLK_CON_MUX_BUS_PLL_USER_MIF0, 12, 1, CLK_STAT_MUX_BUS_PLL_USER_MIF0, 12, 2, CLK_CON_MUX_BUS_PLL_USER_MIF0, 21, 0);
CLK_MUX(MIF0_MUX_ACLK_MIF_PLL, mif0_mux_aclk_mif_pll_p, CLK_CON_MUX_ACLK_MIF0_PLL, 12, 1, CLK_STAT_MUX_ACLK_MIF0_PLL, 12, 2, CLK_CON_MUX_ACLK_MIF0_PLL, 21, 0);
CLK_MUX(MIF0_MUX_PCLK_MIF, mif0_mux_pclk_mif_p, CLK_CON_MUX_PCLK_MIF0, 12, 2, CLK_STAT_MUX_PCLK_MIF0, 12, 4, CLK_CON_MUX_PCLK_MIF0, 21, 0);
CLK_MUX(MIF1_MUX_MIF_PLL, mif1_mux_mif_pll_p, CLK_CON_MUX_MIF1_PLL, 12, 1, CLK_STAT_MUX_MIF1_PLL, 12, 2, CLK_CON_MUX_MIF1_PLL, 21, 0);
CLK_MUX(MIF1_MUX_BUS_PLL_USER, mif1_mux_bus_pll_user_p, CLK_CON_MUX_BUS_PLL_USER_MIF1, 12, 1, CLK_STAT_MUX_BUS_PLL_USER_MIF1, 12, 2, CLK_CON_MUX_BUS_PLL_USER_MIF1, 21, 0);
CLK_MUX(MIF1_MUX_ACLK_MIF_PLL, mif1_mux_aclk_mif_pll_p, CLK_CON_MUX_ACLK_MIF1_PLL, 12, 1, CLK_STAT_MUX_ACLK_MIF1_PLL, 12, 2, CLK_CON_MUX_ACLK_MIF1_PLL, 21, 0);
CLK_MUX(MIF1_MUX_PCLK_MIF, mif1_mux_pclk_mif_p, CLK_CON_MUX_PCLK_MIF1, 12, 2, CLK_STAT_MUX_PCLK_MIF1, 12, 4, CLK_CON_MUX_PCLK_MIF1, 21, 0);
CLK_MUX(CCORE_MUX_MIF_PLL,	ccore_mux_mif_pll_p,	MIF_CLK_CTRL2,	12,	1,	CLK_STAT_MUX_MIF0_PLL,	12,	2,	NULL,	21,	0);
CLK_MUX(CCORE_MUX_BUS_PLL_MIF,	ccore_mux_bus_pll_mif_p,	MIF_CLK_CTRL3,	12,	1,	CLK_STAT_MUX_BUS_PLL_USER_MIF0,	12,	2,	NULL,	21,	0);
CLK_MUX(CCORE_MUX_ACLK_MIF_PLL,	ccore_mux_aclk_mif_pll_p,	MIF_CLK_CTRL4,	12,	1,	CLK_STAT_MUX_ACLK_MIF0_PLL,	12,	2,	NULL,	21,	0);

CLK_DIV(CCORE_DIV_CLKCMU_MIF_SWITCH, CCORE_MUX_CLKCMU_MIF_SWITCH, CLK_CON_DIV_CLKCMU_MIF_SWITCH, 0, 2, CLK_CON_DIV_CLKCMU_MIF_SWITCH, 25, 1, 0);
CLK_DIV(CCORE_DIV_CLK_CCORE_BUSD, CCORE_MUX_CLK_CCORE_BUSD, CLK_CON_DIV_CLK_CCORE_BUSD, 0, 4, CLK_CON_DIV_CLK_CCORE_BUSD, 25, 1, 0);
CLK_DIV(CCORE_DIV_CLK_CCORE_APB, CCORE_DIV_CLK_CCORE_BUSD, CLK_CON_DIV_CLK_CCORE_APB, 0, 2, CLK_CON_DIV_CLK_CCORE_APB, 25, 1, 0);
CLK_DIV(CCORE_DIV_CLK_CCORE_CCI, CCORE_MUX_CLK_CCORE_CCI, CLK_CON_DIV_CLK_CCORE_CCI, 0, 4, CLK_CON_DIV_CLK_CCORE_CCI, 25, 1, 0);
CLK_DIV(CCORE_DIV_CLK_CCORE_BUSP, CCORE_DIV_CLK_CCORE_CCI, CLK_CON_DIV_CLK_CCORE_BUSP, 0, 2, CLK_CON_DIV_CLK_CCORE_BUSP, 25, 1, 0);
CLK_DIV(CCORE_DIV_CLK_CCORE_HSI2C, CCORE_FF_MUX_MEDIA_PLL_DIV2, CLK_CON_DIV_CLK_CCORE_HSI2C, 0, 4, CLK_CON_DIV_CLK_CCORE_HSI2C, 25, 1, 0);
CLK_DIV(CCORE_DIV_CLKCMU_CP_MEDIA_PLL, CCORE_MUX_MEDIA_PLL, CLK_CON_DIV_CLKCMU_CP_MEDIA_PLL, 0, 4, CLK_CON_DIV_CLKCMU_CP_MEDIA_PLL, 25, 1, 0);
CLK_DIV(CCORE_DIV_CLKCMU_CPUCL0_SWITCH, CCORE_FF_MUX_BUS_PLL_DIV2, CLK_CON_DIV_CLKCMU_CPUCL0_SWITCH, 0, 2, CLK_CON_DIV_CLKCMU_CPUCL0_SWITCH, 25, 1, 0);
CLK_DIV(CCORE_DIV_CLKCMU_CPUCL1_SWITCH, CCORE_FF_MUX_BUS_PLL_DIV2, CLK_CON_DIV_CLKCMU_CPUCL1_SWITCH, 0, 2, CLK_CON_DIV_CLKCMU_CPUCL1_SWITCH, 25, 1, 0);
CLK_DIV(CCORE_DIV_CLKCMU_G3D_SWITCH, CCORE_FF_MUX_BUS_PLL_DIV2, CLK_CON_DIV_CLKCMU_G3D_SWITCH, 0, 2, CLK_CON_DIV_CLKCMU_G3D_SWITCH, 25, 1, 0);
CLK_DIV(CCORE_DIV_CLKCMU_ISP_VRA, CCORE_MUX_CLKCMU_ISP_VRA, CLK_CON_DIV_CLKCMU_ISP_VRA, 0, 4, CLK_CON_DIV_CLKCMU_ISP_VRA, 25, 1, CCORE_MUXGATE_CLKCMU_ISP_VRA);
CLK_DIV(CCORE_DIV_CLKCMU_ISP_CAM, CCORE_MUX_CLKCMU_ISP_CAM, CLK_CON_DIV_CLKCMU_ISP_CAM, 0, 4, CLK_CON_DIV_CLKCMU_ISP_CAM, 25, 1, CCORE_MUXGATE_CLKCMU_ISP_CAM);
CLK_DIV(CCORE_DIV_CLKCMU_ISP_ISP, CCORE_MUX_CLKCMU_ISP_ISP, CLK_CON_DIV_CLKCMU_ISP_ISP, 0, 4, CLK_CON_DIV_CLKCMU_ISP_ISP, 25, 1, CCORE_MUXGATE_CLKCMU_ISP_ISP);
CLK_DIV(CCORE_DIV_CLKCMU_DISPAUD_BUS, CCORE_MUX_CLKCMU_DISPAUD_BUS, CLK_CON_DIV_CLKCMU_DISPAUD_BUS, 0, 4, CLK_CON_DIV_CLKCMU_DISPAUD_BUS, 25, 1, CCORE_MUXGATE_CLKCMU_DISPAUD_BUS);
CLK_DIV(CCORE_DIV_CLKCMU_DISPAUD_DECON_INT_VCLK, CCORE_MUX_CLKCMU_DISPAUD_DECON_INT_VCLK, CLK_CON_DIV_CLKCMU_DISPAUD_DECON_INT_VCLK, 0, 4, CLK_CON_DIV_CLKCMU_DISPAUD_DECON_INT_VCLK, 25, 1, CCORE_MUXGATE_CLKCMU_DISPAUD_DECON_INT_VCLK);
CLK_DIV(CCORE_DIV_CLKCMU_DISPAUD_DECON_INT_ECLK, CCORE_MUX_CLKCMU_DISPAUD_DECON_INT_ECLK, CLK_CON_DIV_CLKCMU_DISPAUD_DECON_INT_ECLK, 0, 4, CLK_CON_DIV_CLKCMU_DISPAUD_DECON_INT_ECLK, 25, 1, CCORE_MUXGATE_CLKCMU_DISPAUD_DECON_INT_ECLK);
CLK_DIV(CCORE_DIV_CLKCMU_MFCMSCL_MSCL, CCORE_MUX_CLKCMU_MFCMSCL_MSCL, CLK_CON_DIV_CLKCMU_MFCMSCL_MSCL, 0, 4, CLK_CON_DIV_CLKCMU_MFCMSCL_MSCL, 25, 1, CCORE_MUXGATE_CLKCMU_MFCMSCL_MSCL);
CLK_DIV(CCORE_DIV_CLKCMU_MFCMSCL_MFC, CCORE_MUX_CLKCMU_MFCMSCL_MFC, CLK_CON_DIV_CLKCMU_MFCMSCL_MFC, 0, 4, CLK_CON_DIV_CLKCMU_MFCMSCL_MFC, 25, 1, CCORE_MUXGATE_CLKCMU_MFCMSCL_MFC);
CLK_DIV(CCORE_DIV_CLKCMU_FSYS_BUS, CCORE_MUX_CLKCMU_FSYS_BUS, CLK_CON_DIV_CLKCMU_FSYS_BUS, 0, 4, CLK_CON_DIV_CLKCMU_FSYS_BUS, 25, 1, CCORE_MUXGATE_CLKCMU_FSYS_BUS);
CLK_DIV(CCORE_DIV_CLKCMU_FSYS_MMC0, CCORE_MUX_CLKCMU_FSYS_MMC0, CLK_CON_DIV_CLKCMU_FSYS_MMC0, 0, 10, CLK_CON_DIV_CLKCMU_FSYS_MMC0, 25, 1, CCORE_MUXGATE_CLKCMU_FSYS_MMC0);
CLK_DIV(CCORE_DIV_CLKCMU_FSYS_MMC1, CCORE_MUX_CLKCMU_FSYS_MMC1, CLK_CON_DIV_CLKCMU_FSYS_MMC1, 0, 10, CLK_CON_DIV_CLKCMU_FSYS_MMC1, 25, 1, CCORE_MUXGATE_CLKCMU_FSYS_MMC1);
CLK_DIV(CCORE_DIV_CLKCMU_FSYS_MMC2, CCORE_MUX_CLKCMU_FSYS_MMC2, CLK_CON_DIV_CLKCMU_FSYS_MMC2, 0, 10, CLK_CON_DIV_CLKCMU_FSYS_MMC2, 25, 1, CCORE_MUXGATE_CLKCMU_FSYS_MMC2);
CLK_DIV(CCORE_DIV_CLKCMU_FSYS_UFSUNIPRO, CCORE_MUX_CLKCMU_FSYS_UFSUNIPRO, CLK_CON_DIV_CLKCMU_FSYS_UFSUNIPRO, 0, 4, CLK_CON_DIV_CLKCMU_FSYS_UFSUNIPRO, 25, 1, CCORE_MUXGATE_CLKCMU_FSYS_UFSUNIPRO);
CLK_DIV(CCORE_DIV_CLKCMU_FSYS_UFSUNIPRO_CFG, CCORE_MUX_CLKCMU_FSYS_UFSUNIPRO_CFG, CLK_CON_DIV_CLKCMU_FSYS_UFSUNIPRO_CFG, 0, 4, CLK_CON_DIV_CLKCMU_FSYS_UFSUNIPRO_CFG, 25, 1, CCORE_MUXGATE_CLKCMU_FSYS_UFSUNIPRO_CFG);
CLK_DIV(CCORE_DIV_CLKCMU_FSYS_USB20DRD_REFCLK, CCORE_MUX_CLKCMU_FSYS_USB20DRD_REFCLK, CLK_CON_DIV_CLKCMU_FSYS_USB20DRD_REFCLK, 0, 4, CLK_CON_DIV_CLKCMU_FSYS_USB20DRD_REFCLK, 25, 1, CCORE_MUXGATE_CLKCMU_FSYS_USB20DRD_REFCLK);
CLK_DIV(CCORE_DIV_CLKCMU_PERI_BUS, CCORE_MUX_CLKCMU_PERI_BUS, CLK_CON_DIV_CLKCMU_PERI_BUS, 0, 4, CLK_CON_DIV_CLKCMU_PERI_BUS, 25, 1, CCORE_MUXGATE_CLKCMU_PERI_BUS);
CLK_DIV(CCORE_DIV_CLKCMU_PERI_UART_BTWIFIFM, CCORE_MUX_CLKCMU_PERI_UART_BTWIFIFM, CLK_CON_DIV_CLKCMU_PERI_UART_BTWIFIFM, 0, 4, CLK_CON_DIV_CLKCMU_PERI_UART_BTWIFIFM, 25, 1, CCORE_MUXGATE_CLKCMU_PERI_UART_BTWIFIFM);
CLK_DIV(CCORE_DIV_CLKCMU_PERI_UART_DEBUG, CCORE_MUX_CLKCMU_PERI_UART_DEBUG, CLK_CON_DIV_CLKCMU_PERI_UART_DEBUG, 0, 4, CLK_CON_DIV_CLKCMU_PERI_UART_DEBUG, 25, 1, CCORE_MUXGATE_CLKCMU_PERI_UART_DEBUG);
CLK_DIV(CCORE_DIV_CLKCMU_PERI_UART_SENSOR, CCORE_MUX_CLKCMU_PERI_UART_SENSOR, CLK_CON_DIV_CLKCMU_PERI_UART_SENSOR, 0, 4, CLK_CON_DIV_CLKCMU_PERI_UART_SENSOR, 25, 1, CCORE_MUXGATE_CLKCMU_PERI_UART_SENSOR);
CLK_DIV(CCORE_DIV_CLKCMU_PERI_SPI_FRONTFROM, CCORE_MUX_CLKCMU_PERI_SPI_FRONTFROM, CLK_CON_DIV_CLKCMU_PERI_SPI_FRONTFROM, 0, 6, CLK_CON_DIV_CLKCMU_PERI_SPI_FRONTFROM, 25, 1, CCORE_MUXGATE_CLKCMU_PERI_SPI_FRONTFROM);
CLK_DIV(CCORE_DIV_CLKCMU_PERI_SPI_REARFROM, CCORE_MUX_CLKCMU_PERI_SPI_REARFROM, CLK_CON_DIV_CLKCMU_PERI_SPI_REARFROM, 0, 6, CLK_CON_DIV_CLKCMU_PERI_SPI_REARFROM, 25, 1, CCORE_MUXGATE_CLKCMU_PERI_SPI_REARFROM);
CLK_DIV(CCORE_DIV_CLKCMU_PERI_SPI_ESE, CCORE_MUX_CLKCMU_PERI_SPI_ESE, CLK_CON_DIV_CLKCMU_PERI_SPI_ESE, 0, 6, CLK_CON_DIV_CLKCMU_PERI_SPI_ESE, 25, 1, CCORE_MUXGATE_CLKCMU_PERI_SPI_ESE);
CLK_DIV(CCORE_DIV_CLKCMU_PERI_SPI_VOICEPROCESSOR, CCORE_MUX_CLKCMU_PERI_SPI_VOICEPROCESSOR, CLK_CON_DIV_CLKCMU_PERI_SPI_VOICEPROCESSOR, 0, 6, CLK_CON_DIV_CLKCMU_PERI_SPI_VOICEPROCESSOR, 25, 1, CCORE_MUXGATE_CLKCMU_PERI_SPI_VOICEPROCESSOR);
CLK_DIV(CCORE_DIV_CLKCMU_PERI_SPI_SENSORHUB, CCORE_MUX_CLKCMU_PERI_SPI_SENSORHUB, CLK_CON_DIV_CLKCMU_PERI_SPI_SENSORHUB, 0, 6, CLK_CON_DIV_CLKCMU_PERI_SPI_SENSORHUB, 25, 1, CCORE_MUXGATE_CLKCMU_PERI_SPI_SENSORHUB);
CLK_DIV(CCORE_DIV_CLKCMU_ISP_SENSOR0, CCORE_MUX_CLKCMU_ISP_SENSOR0, CLK_CON_DIV_CLKCMU_ISP_SENSOR0, 0, 6, CLK_CON_DIV_CLKCMU_ISP_SENSOR0, 25, 1, CCORE_MUXGATE_CLKCMU_ISP_SENSOR0);
CLK_DIV(CCORE_DIV_CLKCMU_ISP_SENSOR1, CCORE_MUX_CLKCMU_ISP_SENSOR1, CLK_CON_DIV_CLKCMU_ISP_SENSOR1, 0, 6, CLK_CON_DIV_CLKCMU_ISP_SENSOR1, 25, 1, CCORE_MUXGATE_CLKCMU_ISP_SENSOR1);
CLK_DIV(CCORE_DIV_CLKCMU_ISP_SENSOR2, CCORE_MUX_CLKCMU_ISP_SENSOR2, CLK_CON_DIV_CLKCMU_ISP_SENSOR2, 0, 6, CLK_CON_DIV_CLKCMU_ISP_SENSOR2, 25, 1, CCORE_MUXGATE_CLKCMU_ISP_SENSOR2);
CLK_DIV(CPUCL0_DIV_CLK_CPUCL0_1, CPUCL0_MUX_CLK_CPUCL0, CLK_CON_DIV_CLK_CPUCL0_1, 0, 3, CLK_CON_DIV_CLK_CPUCL0_1, 25, 1, 0);
CLK_DIV(CPUCL0_DIV_CLK_CPUCL0_2, CPUCL0_DIV_CLK_CPUCL0_1, CLK_CON_DIV_CLK_CPUCL0_2, 0, 3, CLK_CON_DIV_CLK_CPUCL0_2, 25, 1, 0);
CLK_DIV(CPUCL0_DIV_CLK_CPUCL0_ACLK, CPUCL0_DIV_CLK_CPUCL0_2, CLK_CON_DIV_CLK_CPUCL0_ACLK, 0, 3, CLK_CON_DIV_CLK_CPUCL0_ACLK, 25, 1, 0);
CLK_DIV(CPUCL0_DIV_CLK_CPUCL0_PCLK, CPUCL0_DIV_CLK_CPUCL0_2, CLK_CON_DIV_CLK_CPUCL0_PCLK, 0, 3, CLK_CON_DIV_CLK_CPUCL0_PCLK, 25, 1, 0);
CLK_DIV(CPUCL0_DIV_CLK_CPUCL0_ATCLK, CPUCL0_DIV_CLK_CPUCL0_2, CLK_CON_DIV_CLK_CPUCL0_ATCLK, 0, 3, CLK_CON_DIV_CLK_CPUCL0_ATCLK, 25, 1, 0);
CLK_DIV(CPUCL0_DIV_CLK_CPUCL0_PCLKDBG, CPUCL0_DIV_CLK_CPUCL0_2, CLK_CON_DIV_CLK_CPUCL0_PCLKDBG, 0, 3, CLK_CON_DIV_CLK_CPUCL0_PCLKDBG, 25, 1, 0);
CLK_DIV(CPUCL0_DIV_CLK_CPUCL0_CNTCLK, CPUCL0_DIV_CLK_CPUCL0_2, CLK_CON_DIV_CLK_CPUCL0_CNTCLK, 0, 3, CLK_CON_DIV_CLK_CPUCL0_CNTCLK, 25, 1, 0);
CLK_DIV(CPUCL0_DIV_CLK_CPUCL0_RUN_MONITOR, CPUCL0_DIV_CLK_CPUCL0_2, CLK_CON_DIV_CLK_CPUCL0_RUN_MONITOR, 0, 3, CLK_CON_DIV_CLK_CPUCL0_RUN_MONITOR, 25, 1, 0);
CLK_DIV(CPUCL0_DIV_CLK_CPUCL0_HPM, CPUCL0_MUX_CLK_CPUCL0, CLK_CON_DIV_CLK_CPUCL0_HPM, 0, 3, CLK_CON_DIV_CLK_CPUCL0_HPM, 25, 1, 0);
CLK_DIV(CPUCL0_DIV_CLK_CPUCL0_PLL, CPUCL0_MUX_CLK_CPUCL0, CLK_CON_DIV_CLK_CPUCL0_PLL, 0, 3, CLK_CON_DIV_CLK_CPUCL0_PLL, 25, 1, 0);
CLK_DIV(CPUCL1_DIV_CLK_CPUCL1_1, CPUCL1_MUX_CLK_CPUCL1, CLK_CON_DIV_CLK_CPUCL1_1, 0, 3, CLK_CON_DIV_CLK_CPUCL1_1, 25, 1, 0);
CLK_DIV(CPUCL1_DIV_CLK_CPUCL1_2, CPUCL1_DIV_CLK_CPUCL1_1, CLK_CON_DIV_CLK_CPUCL1_2, 0, 3, CLK_CON_DIV_CLK_CPUCL1_2, 25, 1, 0);
CLK_DIV(CPUCL1_DIV_CLK_CPUCL1_ACLK, CPUCL1_DIV_CLK_CPUCL1_2, CLK_CON_DIV_CLK_CPUCL1_ACLK, 0, 3, CLK_CON_DIV_CLK_CPUCL1_ACLK, 25, 1, 0);
CLK_DIV(CPUCL1_DIV_CLK_CPUCL1_PCLK, CPUCL1_DIV_CLK_CPUCL1_2, CLK_CON_DIV_CLK_CPUCL1_PCLK, 0, 3, CLK_CON_DIV_CLK_CPUCL1_PCLK, 25, 1, 0);
CLK_DIV(CPUCL1_DIV_CLK_CPUCL1_ATCLK, CPUCL1_DIV_CLK_CPUCL1_2, CLK_CON_DIV_CLK_CPUCL1_ATCLK, 0, 3, CLK_CON_DIV_CLK_CPUCL1_ATCLK, 25, 1, 0);
CLK_DIV(CPUCL1_DIV_CLK_CPUCL1_PCLKDBG, CPUCL1_DIV_CLK_CPUCL1_2, CLK_CON_DIV_CLK_CPUCL1_PCLKDBG, 0, 3, CLK_CON_DIV_CLK_CPUCL1_PCLKDBG, 25, 1, 0);
CLK_DIV(CPUCL1_DIV_CLK_CPUCL1_CNTCLK, CPUCL1_DIV_CLK_CPUCL1_2, CLK_CON_DIV_CLK_CPUCL1_CNTCLK, 0, 3, CLK_CON_DIV_CLK_CPUCL1_CNTCLK, 25, 1, 0);
CLK_DIV(CPUCL1_DIV_CLK_CPUCL1_RUN_MONITOR, CPUCL1_DIV_CLK_CPUCL1_2, CLK_CON_DIV_CLK_CPUCL1_RUN_MONITOR, 0, 3, CLK_CON_DIV_CLK_CPUCL1_RUN_MONITOR, 25, 1, 0);
CLK_DIV(CPUCL1_DIV_CLK_CPUCL1_HPM, CPUCL1_MUX_CLK_CPUCL1, CLK_CON_DIV_CLK_CPUCL1_HPM, 0, 3, CLK_CON_DIV_CLK_CPUCL1_HPM, 25, 1, 0);
CLK_DIV(CPUCL1_DIV_CLK_CPUCL1_PLL, CPUCL1_MUX_CLK_CPUCL1, CLK_CON_DIV_CLK_CPUCL1_PLL, 0, 3, CLK_CON_DIV_CLK_CPUCL1_PLL, 25, 1, 0);
CLK_DIV(DISPAUD_DIV_CLK_DISPAUD_APB, DISPAUD_MUX_CLKCMU_DISPAUD_BUS_USER, CLK_CON_DIV_CLK_DISPAUD_APB, 0, 2, CLK_CON_DIV_CLK_DISPAUD_APB, 25, 1, 0);
CLK_DIV(DISPAUD_DIV_CLK_DISPAUD_DECON_INT_VCLK, DISPAUD_MUX_CLK_DISPAUD_DECON_INT_VCLK, CLK_CON_DIV_CLK_DISPAUD_DECON_INT_VCLK, 0, 3, CLK_CON_DIV_CLK_DISPAUD_DECON_INT_VCLK, 25, 1, 0);
CLK_DIV(DISPAUD_DIV_CLK_DISPAUD_DECON_INT_ECLK, DISPAUD_MUX_CLK_DISPAUD_DECON_INT_ECLK, CLK_CON_DIV_CLK_DISPAUD_DECON_INT_ECLK, 0, 3, CLK_CON_DIV_CLK_DISPAUD_DECON_INT_ECLK, 25, 1, 0);
CLK_DIV(DISPAUD_DIV_CLK_DISPAUD_MI2S, DISPAUD_MUX_CLK_DISPAUD_MI2S, CLK_CON_DIV_CLK_DISPAUD_MI2S, 0, 4, CLK_CON_DIV_CLK_DISPAUD_MI2S, 25, 1, 0);
CLK_DIV(DISPAUD_DIV_CLK_DISPAUD_MIXER, DISPAUD_MUX_AUD_PLL, CLK_CON_DIV_CLK_DISPAUD_MIXER, 0, 4, CLK_CON_DIV_CLK_DISPAUD_MIXER, 25, 1, 0);
CLK_DIV(G3D_DIV_CLK_G3D_BUS, G3D_MUX_CLK_G3D, CLK_CON_DIV_CLK_G3D_BUS, 0, 3, CLK_CON_DIV_CLK_G3D_BUS, 25, 1, 0);
CLK_DIV(G3D_DIV_CLK_G3D_APB, G3D_DIV_CLK_G3D_BUS, CLK_CON_DIV_CLK_G3D_APB, 0, 3, CLK_CON_DIV_CLK_G3D_APB, 25, 1, 0);
CLK_DIV(ISP_DIV_CLK_ISP_APB, ISP_MUX_CLK_ISP_VRA, CLK_CON_DIV_CLK_ISP_APB, 0, 2, CLK_CON_DIV_CLK_ISP_APB, 25, 1, 0);
CLK_DIV(ISP_DIV_CLK_ISP_CAM_HALF, ISP_MUX_CLK_ISP_CAM, CLK_CON_DIV_CLK_ISP_CAM_HALF, 0, 2, CLK_CON_DIV_CLK_ISP_CAM_HALF, 25, 1, 0);
CLK_DIV(MFCMSCL_DIV_CLK_MFCMSCL_APB, MFCMSCL_MUX_CLKCMU_MFCMSCL_MSCL_USER, CLK_CON_DIV_CLK_MFCMSCL_APB, 0, 2, CLK_CON_DIV_CLK_MFCMSCL_APB, 25, 1, 0);
CLK_DIV(MIF0_DIV_PCLK_MIF0, MIF0_MUX_PCLK_MIF, CLK_CON_DIV_PCLK_MIF0, 0, 3, CLK_CON_DIV_PCLK_MIF0, 25, 1, 0);
CLK_DIV(MIF1_DIV_PCLK_MIF1, MIF1_MUX_PCLK_MIF, CLK_CON_DIV_PCLK_MIF1, 0, 3, CLK_CON_DIV_PCLK_MIF1, 25, 1, 0);



CLK_GATE(CCORE_GATE_CLK_CCORE_UID_NOC_REFCLK_GEN_IPCLKPORT_I_OSC_CLK, OSCCLK, CLK_ENABLE_CLK_CCORE_OSCCLK, 3);
CLK_GATE(CCORE_GATE_CLK_CCORE_UID_WRAP_ADC_IF_IPCLKPORT_I_OSC_SYS, OSCCLK, CLK_ENABLE_CLK_CCORE_OSCCLK, 2);
CLK_GATE(CCORE_GATE_CLK_CCORE_UID_SYSREG_CCORE_IPCLKPORT_CLK, OSCCLK, CLK_ENABLE_CLK_CCORE_OSCCLK, 1);
CLK_GATE(CCORE_GATE_CLK_CCORE_UID_PMU_CCORE_IPCLKPORT_I_CLK__PMU_CCORE, OSCCLK, CLK_ENABLE_CLK_CCORE_OSCCLK, 0);
CLK_GATE(CCORE_GATE_CLK_CCORE_UID_XIU_D_CCORE_1_IPCLKPORT_ACLK, CCORE_DIV_CLK_CCORE_BUSD, CLK_ENABLE_CLK_CCORE_BUSD, 18);
CLK_GATE(CCORE_GATE_CLK_CCORE_UID_XIU_D_CCORE_0_IPCLKPORT_ACLK, CCORE_DIV_CLK_CCORE_BUSD, CLK_ENABLE_CLK_CCORE_BUSD, 17);
CLK_GATE(CCORE_GATE_CLK_CCORE_UID_PPMU_GNSS_IPCLKPORT_ACLK, CCORE_DIV_CLK_CCORE_BUSD, CLK_ENABLE_CLK_CCORE_BUSD, 16);
CLK_GATE(CCORE_GATE_CLK_CCORE_UID_PPMU_CP_IPCLKPORT_ACLK, CCORE_DIV_CLK_CCORE_BUSD, CLK_ENABLE_CLK_CCORE_BUSD, 15);
CLK_GATE(CCORE_GATE_CLK_CCORE_UID_PPMU_DMC1_RT_IPCLKPORT_ACLK, CCORE_DIV_CLK_CCORE_BUSD, CLK_ENABLE_CLK_CCORE_BUSD, 14);
CLK_GATE(CCORE_GATE_CLK_CCORE_UID_PPMU_DMC1_NRT_IPCLKPORT_ACLK, CCORE_DIV_CLK_CCORE_BUSD, CLK_ENABLE_CLK_CCORE_BUSD, 13);
CLK_GATE(CCORE_GATE_CLK_CCORE_UID_PPMU_DMC0_RT_IPCLKPORT_ACLK, CCORE_DIV_CLK_CCORE_BUSD, CLK_ENABLE_CLK_CCORE_BUSD, 12);
CLK_GATE(CCORE_GATE_CLK_CCORE_UID_PPMU_DMC0_NRT_IPCLKPORT_ACLK, CCORE_DIV_CLK_CCORE_BUSD, CLK_ENABLE_CLK_CCORE_BUSD, 11);
CLK_GATE(CCORE_GATE_CLK_CCORE_UID_CCORE_P_SFR_IPCLKPORT_ACLK_CPNP, CCORE_DIV_CLK_CCORE_BUSD, CLK_ENABLE_CLK_CCORE_BUSD, 10);
CLK_GATE(CCORE_GATE_CLK_CCORE_UID_ASYNCS_LH_BUSD1_DMC1_IPCLKPORT_I_CLK, CCORE_DIV_CLK_CCORE_BUSD, CLK_ENABLE_CLK_CCORE_BUSD, 3);
CLK_GATE(CCORE_GATE_CLK_CCORE_UID_ASYNCS_LH_BUSD0_DMC0_IPCLKPORT_I_CLK, CCORE_DIV_CLK_CCORE_BUSD, CLK_ENABLE_CLK_CCORE_BUSD, 2);
CLK_GATE(CCORE_GATE_CLK_CCORE_UID_ASYNCM_LH_GNSS_CCORE_D_CP_IPCLKPORT_I_CLK, CCORE_DIV_CLK_CCORE_BUSD, QCH_CTRL_UID_ASYNCM_LH_GNSS_CCORE_D_CP, 0); // Qch for GNSS
CLK_GATE(CCORE_GATE_CLK_CCORE_UID_ASYNCM_LH_CP_CCORE_D_CP_IPCLKPORT_I_CLK, CCORE_DIV_CLK_CCORE_BUSD, QCH_CTRL_UID_ASYNCM_LH_CP_CCORE_D_CP, 0); // Qch for CP
CLK_GATE(CCORE_GATE_CLK_CCORE_UID_CCORE_P_SFR_IPCLKPORT_ACLK_CCORENP_CCOREP, CCORE_DIV_CLK_CCORE_APB, CLK_ENABLE_CLK_CCORE_APB_0, 13);
CLK_GATE(CCORE_GATE_CLK_CCORE_UID_VT_MON_APB_IPCLKPORT_I_PCLK, CCORE_DIV_CLK_CCORE_APB, CLK_ENABLE_CLK_CCORE_APB_0, 12);
CLK_GATE(CCORE_GATE_CLK_CCORE_UID_CCORE_D_CP_IPCLKPORT_PCLK_CCORE_CPND_SRV, CCORE_DIV_CLK_CCORE_APB, CLK_ENABLE_CLK_CCORE_APB_0, 11);
CLK_GATE(CCORE_GATE_CLK_CCORE_UID_CCORE_D_RT_IPCLKPORT_PCLK_CCORE_RTND_SRV, CCORE_DIV_CLK_CCORE_APB, CLK_ENABLE_CLK_CCORE_APB_0, 10);
CLK_GATE(CCORE_GATE_CLK_CCORE_UID_CCORE_D_NRT_IPCLKPORT_PCLK_CCORE_NRTND_SRV, CCORE_DIV_CLK_CCORE_APB, CLK_ENABLE_CLK_CCORE_APB_0, 8);
CLK_GATE(CCORE_GATE_CLK_CCORE_UID_QE_DMC1_CPU_IPCLKPORT_PCLK, CCORE_DIV_CLK_CCORE_APB, CLK_ENABLE_CLK_CCORE_APB_0, 7);
CLK_GATE(CCORE_GATE_CLK_CCORE_UID_PPMU_GNSS_IPCLKPORT_PCLK, CCORE_DIV_CLK_CCORE_APB, CLK_ENABLE_CLK_CCORE_APB_0, 6);
CLK_GATE(CCORE_GATE_CLK_CCORE_UID_PPMU_DMC1_RT_IPCLKPORT_PCLK, CCORE_DIV_CLK_CCORE_APB, CLK_ENABLE_CLK_CCORE_APB_0, 5);
CLK_GATE(CCORE_GATE_CLK_CCORE_UID_PPMU_DMC1_NRT_IPCLKPORT_PCLK, CCORE_DIV_CLK_CCORE_APB, CLK_ENABLE_CLK_CCORE_APB_0, 4);
CLK_GATE(CCORE_GATE_CLK_CCORE_UID_QE_DMC0_CPU_IPCLKPORT_PCLK, CCORE_DIV_CLK_CCORE_APB, CLK_ENABLE_CLK_CCORE_APB_0, 3);
CLK_GATE(CCORE_GATE_CLK_CCORE_UID_PPMU_CP_IPCLKPORT_PCLK, CCORE_DIV_CLK_CCORE_APB, CLK_ENABLE_CLK_CCORE_APB_0, 2);
CLK_GATE(CCORE_GATE_CLK_CCORE_UID_PPMU_DMC0_RT_IPCLKPORT_PCLK, CCORE_DIV_CLK_CCORE_APB, CLK_ENABLE_CLK_CCORE_APB_0, 1);
CLK_GATE(CCORE_GATE_CLK_CCORE_UID_PPMU_DMC0_NRT_IPCLKPORT_PCLK, CCORE_DIV_CLK_CCORE_APB, CLK_ENABLE_CLK_CCORE_APB_0, 0);
CLK_GATE(CCORE_GATE_CLK_CCORE_UID_MODAPIF_V1P5_CCORE_GNSS_IPCLKPORT_PCLK_Mailbox, CCORE_DIV_CLK_CCORE_APB, CLK_ENABLE_CLK_CCORE_APB_1, 25);
CLK_GATE(CCORE_GATE_CLK_CCORE_UID_MODAPIF_V1P5_CCORE_CP_IPCLKPORT_PCLK_Mailbox, CCORE_DIV_CLK_CCORE_APB, CLK_ENABLE_CLK_CCORE_APB_1, 24);
CLK_GATE(CCORE_GATE_CLK_CCORE_UID_WRAP_ADC_IF_IPCLKPORT_PCLK_S1, CCORE_DIV_CLK_CCORE_APB, CLK_ENABLE_CLK_CCORE_APB_1, 23);
CLK_GATE(CCORE_GATE_CLK_CCORE_UID_WRAP_ADC_IF_IPCLKPORT_PCLK_S0, CCORE_DIV_CLK_CCORE_APB, CLK_ENABLE_CLK_CCORE_APB_1, 22);
CLK_GATE(CCORE_GATE_CLK_CCORE_UID_GPIO_CCORE_IPCLKPORT_PCLK, CCORE_DIV_CLK_CCORE_APB, CLK_ENABLE_CLK_CCORE_APB_1, 21);
CLK_GATE(CCORE_GATE_CLK_CCORE_UID_SYSREG_CCORE_IPCLKPORT_PCLK, CCORE_DIV_CLK_CCORE_APB, CLK_ENABLE_CLK_CCORE_APB_1, 20);
CLK_GATE(CCORE_GATE_CLK_CCORE_UID_PMU_CCORE_IPCLKPORT_I_PCLK, CCORE_DIV_CLK_CCORE_APB, CLK_ENABLE_CLK_CCORE_APB_1, 19);
CLK_GATE(CCORE_GATE_CLK_CCORE_UID_ASYNCAPB_CCORE_CSSYS_IPCLKPORT_PCLKS, CCORE_DIV_CLK_CCORE_APB, CLK_ENABLE_CLK_CCORE_APB_1, 18);
CLK_GATE(CCORE_GATE_CLK_CCORE_UID_ASYNCAPB_HSI2C_CP_IPCLKPORT_PCLKS, CCORE_DIV_CLK_CCORE_APB, CLK_ENABLE_CLK_CCORE_APB_1, 17);
CLK_GATE(CCORE_GATE_CLK_CCORE_UID_ASYNCAPB_HSI2C_AP_IPCLKPORT_PCLKS, CCORE_DIV_CLK_CCORE_APB, CLK_ENABLE_CLK_CCORE_APB_1, 16);
CLK_GATE(CCORE_GATE_CLK_CCORE_UID_SFRIF_PMU_ALIVE_IPCLKPORT_PCLK, CCORE_DIV_CLK_CCORE_APB, CLK_ENABLE_CLK_CCORE_APB_1, 15);
CLK_GATE(CCORE_GATE_CLK_CCORE_UID_AHB2APB_BUS_IPCLKPORT_HCLK, CCORE_DIV_CLK_CCORE_APB, CLK_ENABLE_CLK_CCORE_APB_1, 14);
CLK_GATE(CCORE_GATE_CLK_CCORE_UID_AHB2APB_CCORE2_IPCLKPORT_HCLK, CCORE_DIV_CLK_CCORE_APB, CLK_ENABLE_CLK_CCORE_APB_1, 13);
CLK_GATE(CCORE_GATE_CLK_CCORE_UID_AHB2APB_CCORE1_IPCLKPORT_HCLK, CCORE_DIV_CLK_CCORE_APB, CLK_ENABLE_CLK_CCORE_APB_1, 12);
CLK_GATE(CCORE_GATE_CLK_CCORE_UID_AHB2APB_CCORE0_IPCLKPORT_HCLK, CCORE_DIV_CLK_CCORE_APB, CLK_ENABLE_CLK_CCORE_APB_1, 11);
CLK_GATE(CCORE_GATE_CLK_CCORE_UID_AHB_BRIDGE_CCORE_IPCLKPORT_HCLK, CCORE_DIV_CLK_CCORE_APB, CLK_ENABLE_CLK_CCORE_APB_1, 10);
CLK_GATE(CCORE_GATE_CLK_CCORE_UID_ASYNCS_LH_CCORE_P_MIF1_IPCLKPORT_I_CLK, CCORE_DIV_CLK_CCORE_APB, CLK_ENABLE_CLK_CCORE_APB_1, 9);
CLK_GATE(CCORE_GATE_CLK_CCORE_UID_ASYNCS_LH_CCORE_P_MIF0_IPCLKPORT_I_CLK, CCORE_DIV_CLK_CCORE_APB, CLK_ENABLE_CLK_CCORE_APB_1, 8);
CLK_GATE(CCORE_GATE_CLK_CCORE_UID_ASYNCS_LH_CCORE_P_PERI_IPCLKPORT_I_CLK, CCORE_DIV_CLK_CCORE_APB, CLK_ENABLE_CLK_CCORE_APB_1, 7);
CLK_GATE(CCORE_GATE_CLK_CCORE_UID_ASYNCS_LH_CCORE_P_G3D_IPCLKPORT_I_CLK, CCORE_DIV_CLK_CCORE_APB, CLK_ENABLE_CLK_CCORE_APB_1, 5);
CLK_GATE(CCORE_GATE_CLK_CCORE_UID_ASYNCS_LH_CCORE_P_MFCMSCL_IPCLKPORT_I_CLK, CCORE_DIV_CLK_CCORE_APB, CLK_ENABLE_CLK_CCORE_APB_1, 4);
CLK_GATE(CCORE_GATE_CLK_CCORE_UID_ASYNCS_LH_CCORE_P_DISPAUD_IPCLKPORT_I_CLK, CCORE_DIV_CLK_CCORE_APB, CLK_ENABLE_CLK_CCORE_APB_1, 3);
CLK_GATE(CCORE_GATE_CLK_CCORE_UID_ASYNCS_LH_CCORE_P_ISP_IPCLKPORT_I_CLK, CCORE_DIV_CLK_CCORE_APB, CLK_ENABLE_CLK_CCORE_APB_1, 2);
CLK_GATE(CCORE_GATE_CLK_CCORE_UID_ASYNCS_LH_CCORE_P_CPUCL1_IPCLKPORT_I_CLK, CCORE_DIV_CLK_CCORE_APB, CLK_ENABLE_CLK_CCORE_APB_1, 1);
CLK_GATE(CCORE_GATE_CLK_CCORE_UID_ASYNCS_LH_CCORE_P_CPUCL0_IPCLKPORT_I_CLK, CCORE_DIV_CLK_CCORE_APB, CLK_ENABLE_CLK_CCORE_APB_1, 0);
CLK_GATE(CCORE_GATE_CLK_CCORE_UID_MODAPIF_V1P5_CCORE_CP_IPCLKPORT_PCLK_Mailbox_S, CCORE_DIV_CLK_CCORE_APB, CLK_ENABLE_CLK_CCORE_APB_SECURE_MODAPIF, 0);
CLK_GATE(CCORE_GATE_CLK_CCORE_UID_CCORE_P_SFR_IPCLKPORT_ACLK_CCORENP_CORE, CCORE_DIV_CLK_CCORE_CCI, CLK_ENABLE_CLK_CCORE_CCI, 11);
CLK_GATE(CCORE_GATE_CLK_CCORE_UID_CPU1_MO_MON_IPCLKPORT_I_ACLK, CCORE_DIV_CLK_CCORE_CCI, CLK_ENABLE_CLK_CCORE_CCI, 10);
CLK_GATE(CCORE_GATE_CLK_CCORE_UID_CPU0_MO_MON_IPCLKPORT_I_ACLK, CCORE_DIV_CLK_CCORE_CCI, CLK_ENABLE_CLK_CCORE_CCI, 9);
CLK_GATE(CCORE_GATE_CLK_CCORE_UID_ASYNCM_DBG_IPCLKPORT_ACLK, CCORE_DIV_CLK_CCORE_CCI, CLK_ENABLE_CLK_CCORE_CCI, 8);
CLK_GATE(CCORE_GATE_CLK_CCORE_UID_ASYNCM_CPUCL1_IPCLKPORT_I_CLK, CCORE_DIV_CLK_CCORE_CCI, CLK_ENABLE_CLK_CCORE_CCI, 7);
CLK_GATE(CCORE_GATE_CLK_CCORE_UID_ASYNCM_CPUCL0_IPCLKPORT_I_CLK, CCORE_DIV_CLK_CCORE_CCI, CLK_ENABLE_CLK_CCORE_CCI, 6);
CLK_GATE(CCORE_GATE_CLK_CCORE_UID_UPSIZER_DBG_CCORE_D_CCI_IPCLKPORT_aclk, CCORE_DIV_CLK_CCORE_CCI, CLK_ENABLE_CLK_CCORE_CCI, 5);
CLK_GATE(CCORE_GATE_CLK_CCORE_UID_ASYNCS_LH_DMC1_CPU_IPCLKPORT_I_CLK, CCORE_DIV_CLK_CCORE_CCI, CLK_ENABLE_CLK_CCORE_CCI, 3);
CLK_GATE(CCORE_GATE_CLK_CCORE_UID_ASYNCS_LH_DMC0_CPU_IPCLKPORT_I_CLK, CCORE_DIV_CLK_CCORE_CCI, CLK_ENABLE_CLK_CCORE_CCI, 2);
CLK_GATE(CCORE_GATE_CLK_CCORE_UID_QE_DMC1_CPU_IPCLKPORT_ACLK, CCORE_DIV_CLK_CCORE_CCI, CLK_ENABLE_CLK_CCORE_CCI, 1);
CLK_GATE(CCORE_GATE_CLK_CCORE_UID_QE_DMC0_CPU_IPCLKPORT_ACLK, CCORE_DIV_CLK_CCORE_CCI, CLK_ENABLE_CLK_CCORE_CCI, 0);
CLK_GATE(CCORE_GATE_CLK_CCORE_UID_ASYNCS_LH_CCORE_P_FSYS_IPCLKPORT_I_CLK, CCORE_DIV_CLK_CCORE_BUSP, CLK_ENABLE_CLK_CCORE_BUSP, 3);
CLK_GATE(CCORE_GATE_CLK_CCORE_UID_CCORE_P_SFR_IPCLKPORT_ACLK_CCORENP_CORE_DIV, CCORE_DIV_CLK_CCORE_BUSP, CLK_ENABLE_CLK_CCORE_BUSP, 2);
CLK_GATE(CCORE_GATE_CLK_CCORE_UID_SYNC_INTC_SOC_IPCLKPORT_CLK, CCORE_DIV_CLK_CCORE_BUSP, CLK_ENABLE_CLK_CCORE_BUSP, 1);
CLK_GATE(CCORE_GATE_CLK_CCORE_UID_INTC_SOC_IPCLKPORT_CLK, CCORE_DIV_CLK_CCORE_BUSP, CLK_ENABLE_CLK_CCORE_BUSP, 0);
CLK_GATE(CCORE_GATE_CLK_CCORE_UID_MODAPIF_V1P5_CCORE_CP_IPCLKPORT_PCLK_HSI2C, CCORE_DIV_CLK_CCORE_HSI2C, CLK_ENABLE_CLK_CCORE_HSI2C, 6);
CLK_GATE(CCORE_GATE_CLK_CCORE_UID_MODAPIF_V1P5_CCORE_CP_IPCLKPORT_PCLK_HSI2C_BAT_1, CCORE_DIV_CLK_CCORE_HSI2C, CLK_ENABLE_CLK_CCORE_HSI2C, 5);
CLK_GATE(CCORE_GATE_CLK_CCORE_UID_MODAPIF_V1P5_CCORE_CP_IPCLKPORT_PCLK_HSI2C_BAT_0, CCORE_DIV_CLK_CCORE_HSI2C, CLK_ENABLE_CLK_CCORE_HSI2C, 4);
CLK_GATE(CCORE_GATE_CLK_CCORE_UID_HSI2C_CCORE_IPCLKPORT_iTCLK, CCORE_DIV_CLK_CCORE_HSI2C, CLK_ENABLE_CLK_CCORE_HSI2C, 3);
CLK_GATE(CCORE_GATE_CLK_CCORE_UID_HSI2C_CCORE_IPCLKPORT_iPCLK, CCORE_DIV_CLK_CCORE_HSI2C, CLK_ENABLE_CLK_CCORE_HSI2C, 2);
CLK_GATE(CCORE_GATE_CLK_CCORE_UID_ASYNCAPB_HSI2C_CP_IPCLKPORT_PCLKM, CCORE_DIV_CLK_CCORE_HSI2C, CLK_ENABLE_CLK_CCORE_HSI2C, 1);
CLK_GATE(CCORE_GATE_CLK_CCORE_UID_ASYNCAPB_HSI2C_AP_IPCLKPORT_PCLKM, CCORE_DIV_CLK_CCORE_HSI2C, CLK_ENABLE_CLK_CCORE_HSI2C, 0);
CLK_GATE(CCORE_GATE_CLKCMU_CP_MEDIA_PLL, CCORE_DIV_CLKCMU_CP_MEDIA_PLL, CLK_ENABLE_CLKCMU_CP_MEDIA_PLL, 0);
CLK_GATE(CCORE_GATE_CLKCMU_MIF_SWITCH, CCORE_DIV_CLKCMU_MIF_SWITCH, CLK_ENABLE_CLKCMU_MIF_SWITCH, 0);
CLK_GATE(CCORE_GATE_CLKCMU_CPUCL0_SWITCH, CCORE_DIV_CLKCMU_CPUCL0_SWITCH, CLK_ENABLE_CLKCMU_CPUCL0_SWITCH, 0);
CLK_GATE(CCORE_GATE_CLKCMU_CPUCL1_SWITCH, CCORE_DIV_CLKCMU_CPUCL1_SWITCH, CLK_ENABLE_CLKCMU_CPUCL1_SWITCH, 0);
CLK_GATE(CCORE_GATE_CLKCMU_G3D_SWITCH, CCORE_DIV_CLKCMU_G3D_SWITCH, CLK_ENABLE_CLKCMU_G3D_SWITCH, 0);
CLK_GATE(CCORE_GATE_CLKCMU_ISP_VRA, CCORE_DIV_CLKCMU_ISP_VRA, CLK_ENABLE_CLKCMU_ISP_VRA, 0);
CLK_GATE(CCORE_GATE_CLKCMU_ISP_CAM, CCORE_DIV_CLKCMU_ISP_CAM, CLK_ENABLE_CLKCMU_ISP_CAM, 0);
CLK_GATE(CCORE_GATE_CLKCMU_ISP_ISP, CCORE_DIV_CLKCMU_ISP_ISP, CLK_ENABLE_CLKCMU_ISP_ISP, 0);
CLK_GATE(CCORE_GATE_CLKCMU_DISPAUD_BUS, CCORE_DIV_CLKCMU_DISPAUD_BUS, CLK_ENABLE_CLKCMU_DISPAUD_BUS, 0);
CLK_GATE(CCORE_GATE_CLKCMU_DISPAUD_DECON_INT_VCLK, CCORE_DIV_CLKCMU_DISPAUD_DECON_INT_VCLK, CLK_ENABLE_CLKCMU_DISPAUD_DECON_INT_VCLK, 0);
CLK_GATE(CCORE_GATE_CLKCMU_DISPAUD_DECON_INT_ECLK, CCORE_DIV_CLKCMU_DISPAUD_DECON_INT_ECLK, CLK_ENABLE_CLKCMU_DISPAUD_DECON_INT_ECLK, 0);
CLK_GATE(CCORE_GATE_CLKCMU_MFCMSCL_MSCL, CCORE_DIV_CLKCMU_MFCMSCL_MSCL, CLK_ENABLE_CLKCMU_MFCMSCL_MSCL, 0);
CLK_GATE(CCORE_GATE_CLKCMU_MFCMSCL_MFC, CCORE_DIV_CLKCMU_MFCMSCL_MFC, CLK_ENABLE_CLKCMU_MFCMSCL_MFC, 0);
CLK_GATE(CCORE_GATE_CLKCMU_FSYS_BUS, CCORE_DIV_CLKCMU_FSYS_BUS, CLK_ENABLE_CLKCMU_FSYS_BUS, 0);
CLK_GATE(CCORE_GATE_CLKCMU_FSYS_MMC0, CCORE_DIV_CLKCMU_FSYS_MMC0, CLK_ENABLE_CLKCMU_FSYS_MMC0, 0);
CLK_GATE(CCORE_GATE_CLKCMU_FSYS_MMC1, CCORE_DIV_CLKCMU_FSYS_MMC1, CLK_ENABLE_CLKCMU_FSYS_MMC1, 0);
CLK_GATE(CCORE_GATE_CLKCMU_FSYS_MMC2, CCORE_DIV_CLKCMU_FSYS_MMC2, CLK_ENABLE_CLKCMU_FSYS_MMC2, 0);
CLK_GATE(CCORE_GATE_CLKCMU_FSYS_UFSUNIPRO, CCORE_DIV_CLKCMU_FSYS_UFSUNIPRO, CLK_ENABLE_CLKCMU_FSYS_UFSUNIPRO, 0);
CLK_GATE(CCORE_GATE_CLKCMU_FSYS_UFSUNIPRO_CFG, CCORE_DIV_CLKCMU_FSYS_UFSUNIPRO_CFG, CLK_ENABLE_CLKCMU_FSYS_UFSUNIPRO_CFG, 0);
CLK_GATE(CCORE_GATE_CLKCMU_FSYS_USB20DRD_REFCLK, CCORE_DIV_CLKCMU_FSYS_USB20DRD_REFCLK, CLK_ENABLE_CLKCMU_FSYS_USB20DRD_REFCLK, 0);
CLK_GATE(CCORE_GATE_CLKCMU_PERI_BUS, CCORE_DIV_CLKCMU_PERI_BUS, CLK_ENABLE_CLKCMU_PERI_BUS, 0);
CLK_GATE(CCORE_GATE_CLKCMU_PERI_UART_BTWIFIFM, CCORE_DIV_CLKCMU_PERI_UART_BTWIFIFM, CLK_ENABLE_CLKCMU_PERI_UART_BTWIFIFM, 0);
CLK_GATE(CCORE_GATE_CLKCMU_PERI_UART_DEBUG, CCORE_DIV_CLKCMU_PERI_UART_DEBUG, CLK_ENABLE_CLKCMU_PERI_UART_DEBUG, 0);
CLK_GATE(CCORE_GATE_CLKCMU_PERI_UART_SENSOR, CCORE_DIV_CLKCMU_PERI_UART_SENSOR, CLK_ENABLE_CLKCMU_PERI_UART_SENSOR, 0);
CLK_GATE(CCORE_GATE_CLKCMU_PERI_SPI_FRONTFROM, CCORE_DIV_CLKCMU_PERI_SPI_FRONTFROM, CLK_ENABLE_CLKCMU_PERI_SPI_FRONTFROM, 0);
CLK_GATE(CCORE_GATE_CLKCMU_PERI_SPI_REARFROM, CCORE_DIV_CLKCMU_PERI_SPI_REARFROM, CLK_ENABLE_CLKCMU_PERI_SPI_REARFROM, 0);
CLK_GATE(CCORE_GATE_CLKCMU_PERI_SPI_ESE, CCORE_DIV_CLKCMU_PERI_SPI_ESE, CLK_ENABLE_CLKCMU_PERI_SPI_ESE, 0);
CLK_GATE(CCORE_GATE_CLKCMU_PERI_SPI_VOICEPROCESSOR, CCORE_DIV_CLKCMU_PERI_SPI_VOICEPROCESSOR, CLK_ENABLE_CLKCMU_PERI_SPI_VOICEPROCESSOR, 0);
CLK_GATE(CCORE_GATE_CLKCMU_PERI_SPI_SENSORHUB, CCORE_DIV_CLKCMU_PERI_SPI_SENSORHUB, CLK_ENABLE_CLKCMU_PERI_SPI_SENSORHUB, 0);
CLK_GATE(CCORE_GATE_CLKCMU_ISP_SENSOR0, CCORE_DIV_CLKCMU_ISP_SENSOR0, CLK_ENABLE_CLKCMU_ISP_SENSOR0, 0);
CLK_GATE(CCORE_GATE_CLKCMU_ISP_SENSOR1, CCORE_DIV_CLKCMU_ISP_SENSOR1, CLK_ENABLE_CLKCMU_ISP_SENSOR1, 0);
CLK_GATE(CCORE_GATE_CLKCMU_ISP_SENSOR2, CCORE_DIV_CLKCMU_ISP_SENSOR2, CLK_ENABLE_CLKCMU_ISP_SENSOR2, 0);
CLK_GATE(CPUCL0_GATE_CLK_CPUCL0_UID_SYSREG_CPUCL0_IPCLKPORT_CLK, OSCCLK, CLK_ENABLE_CLK_CPUCL0_OSCCLK, 1);
CLK_GATE(CPUCL0_GATE_CLK_CPUCL0_UID_PMU_CPUCL0_IPCLKPORT_I_CLK__PMU_CPUCL0, OSCCLK, CLK_ENABLE_CLK_CPUCL0_OSCCLK, 0);
CLK_GATE(CPUCL0_GATE_CLK_CPUCL0_UID_ASYNCS_D_CPUCL0_IPCLKPORT_I_CLK, CPUCL0_DIV_CLK_CPUCL0_ACLK, CLK_ENABLE_CLK_CPUCL0_ACLK, 0);
CLK_GATE(CPUCL0_GATE_CLK_CPUCL0_UID_SYSREG_CPUCL0_IPCLKPORT_PCLK, CPUCL0_DIV_CLK_CPUCL0_PCLK, CLK_ENABLE_CLK_CPUCL0_PCLK, 5);
CLK_GATE(CPUCL0_GATE_CLK_CPUCL0_UID_HPM_CPUCL0_IPCLKPORT_PCLK, CPUCL0_DIV_CLK_CPUCL0_PCLK, CLK_ENABLE_CLK_CPUCL0_PCLK, 4);
CLK_GATE(CPUCL0_GATE_CLK_CPUCL0_UID_PMU_CPUCL0_IPCLKPORT_I_PCLK, CPUCL0_DIV_CLK_CPUCL0_PCLK, CLK_ENABLE_CLK_CPUCL0_PCLK, 3);
CLK_GATE(CPUCL0_GATE_CLK_CPUCL0_UID_DUMP_PC_CPUCL0_IPCLKPORT_I_PCLK, CPUCL0_DIV_CLK_CPUCL0_PCLK, CLK_ENABLE_CLK_CPUCL0_PCLK, 2);
CLK_GATE(CPUCL0_GATE_CLK_CPUCL0_UID_BUSP1_CPUCL0_IPCLKPORT_ACLK, CPUCL0_DIV_CLK_CPUCL0_PCLK, CLK_ENABLE_CLK_CPUCL0_PCLK, 1);
CLK_GATE(CPUCL0_GATE_CLK_CPUCL0_UID_ASYNCM_P_CPUCL0_IPCLKPORT_I_CLK, CPUCL0_DIV_CLK_CPUCL0_PCLK, CLK_ENABLE_CLK_CPUCL0_PCLK, 0);
CLK_GATE(CPUCL0_GATE_CLK_CPUCL0_UID_CSSYS_DBG_IPCLKPORT_ATCLK, CPUCL0_DIV_CLK_CPUCL0_ATCLK, CLK_ENABLE_CLK_CPUCL0_ATCLK, 0);
CLK_GATE(CPUCL0_GATE_CLK_CPUCL0_UID_SECJTAG_IPCLKPORT_i_clk, CPUCL0_DIV_CLK_CPUCL0_PCLKDBG, CLK_ENABLE_CLK_CPUCL0_PCLKDBG, 6);
CLK_GATE(CPUCL0_GATE_CLK_CPUCL0_UID_DUMP_PC_CPUCL0_IPCLKPORT_I_PCLKDBG, CPUCL0_DIV_CLK_CPUCL0_PCLKDBG, CLK_ENABLE_CLK_CPUCL0_PCLKDBG, 5);
CLK_GATE(CPUCL0_GATE_CLK_CPUCL0_UID_DBG_MUX_CPUCL0_IPCLKPORT_I_CLK, CPUCL0_DIV_CLK_CPUCL0_PCLKDBG, CLK_ENABLE_CLK_CPUCL0_PCLKDBG, 4);
CLK_GATE(CPUCL0_GATE_CLK_CPUCL0_UID_CSSYS_DBG_IPCLKPORT_PCLKDBG, CPUCL0_DIV_CLK_CPUCL0_PCLKDBG, CLK_ENABLE_CLK_CPUCL0_PCLKDBG, 3);
CLK_GATE(CPUCL0_GATE_CLK_CPUCL0_UID_ASYNCS_CSSYS_DBG_IPCLKPORT_PCLKS, CPUCL0_DIV_CLK_CPUCL0_PCLKDBG, CLK_ENABLE_CLK_CPUCL0_PCLKDBG, 2);
CLK_GATE(CPUCL0_GATE_CLK_CPUCL0_UID_ASYNCS_T_CSSYS_DBG_IPCLKPORT_ACLK, CPUCL0_DIV_CLK_CPUCL0_PCLKDBG, CLK_ENABLE_CLK_CPUCL0_PCLKDBG, 1);
CLK_GATE(CPUCL0_GATE_CLK_CPUCL0_UID_ASYNCM_P_CSSYS_DBG_IPCLKPORT_PCLKM, CPUCL0_DIV_CLK_CPUCL0_PCLKDBG, CLK_ENABLE_CLK_CPUCL0_PCLKDBG, 0);
CLK_GATE(CPUCL0_GATE_CLK_CPUCL0_UID_HPM_CPUCL0_IPCLKPORT_I_HPM_TARGETCLK_C, CPUCL0_DIV_CLK_CPUCL0_HPM, CLK_ENABLE_CLK_CPUCL0_HPM, 0);
CLK_GATE(CPUCL1_GATE_CLK_CPUCL1_UID_SYSREG_CPUCL1_IPCLKPORT_CLK, OSCCLK, CLK_ENABLE_CLK_CPUCL1_OSCCLK, 1);
CLK_GATE(CPUCL1_GATE_CLK_CPUCL1_UID_PMU_CPUCL1_IPCLKPORT_I_CLK__PMU_CPUCL1, OSCCLK, CLK_ENABLE_CLK_CPUCL1_OSCCLK, 0);
CLK_GATE(CPUCL1_GATE_CLK_CPUCL1_UID_ASYNCS_D_CPUCL1_IPCLKPORT_I_CLK, CPUCL1_DIV_CLK_CPUCL1_ACLK, CLK_ENABLE_CLK_CPUCL1_ACLK, 0);
CLK_GATE(CPUCL1_GATE_CLK_CPUCL1_UID_SYSREG_CPUCL1_IPCLKPORT_PCLK, CPUCL1_DIV_CLK_CPUCL1_PCLK, CLK_ENABLE_CLK_CPUCL1_PCLK, 5);
CLK_GATE(CPUCL1_GATE_CLK_CPUCL1_UID_HPM_CPUCL1_IPCLKPORT_PCLK, CPUCL1_DIV_CLK_CPUCL1_PCLK, CLK_ENABLE_CLK_CPUCL1_PCLK, 4);
CLK_GATE(CPUCL1_GATE_CLK_CPUCL1_UID_PMU_CPUCL1_IPCLKPORT_I_PCLK, CPUCL1_DIV_CLK_CPUCL1_PCLK, CLK_ENABLE_CLK_CPUCL1_PCLK, 3);
CLK_GATE(CPUCL1_GATE_CLK_CPUCL1_UID_DUMP_PC_CPUCL1_IPCLKPORT_I_PCLK, CPUCL1_DIV_CLK_CPUCL1_PCLK, CLK_ENABLE_CLK_CPUCL1_PCLK, 2);
CLK_GATE(CPUCL1_GATE_CLK_CPUCL1_UID_BUSP1_CPUCL1_IPCLKPORT_ACLK, CPUCL1_DIV_CLK_CPUCL1_PCLK, CLK_ENABLE_CLK_CPUCL1_PCLK, 1);
CLK_GATE(CPUCL1_GATE_CLK_CPUCL1_UID_ASYNCM_P_CPUCL1_IPCLKPORT_I_CLK, CPUCL1_DIV_CLK_CPUCL1_PCLK, CLK_ENABLE_CLK_CPUCL1_PCLK, 0);
CLK_GATE(CPUCL1_GATE_CLK_CPUCL1_UID_DUMP_PC_CPUCL1_IPCLKPORT_I_PCLKDBG, CPUCL1_DIV_CLK_CPUCL1_PCLKDBG, CLK_ENABLE_CLK_CPUCL1_PCLKDBG, 2);
CLK_GATE(CPUCL1_GATE_CLK_CPUCL1_UID_DBG_MUX_CPUCL1_IPCLKPORT_I_CLK, CPUCL1_DIV_CLK_CPUCL1_PCLKDBG, CLK_ENABLE_CLK_CPUCL1_PCLKDBG, 1);
CLK_GATE(CPUCL1_GATE_CLK_CPUCL1_UID_ASYNCM_CSSYS_DBG_IPCLKPORT_PCLKM, CPUCL1_DIV_CLK_CPUCL1_PCLKDBG, CLK_ENABLE_CLK_CPUCL1_PCLKDBG, 0);
CLK_GATE(CPUCL1_GATE_CLK_CPUCL1_UID_HPM_CPUCL1_IPCLKPORT_I_HPM_TARGETCLK_C, CPUCL1_DIV_CLK_CPUCL1_HPM, CLK_ENABLE_CLK_CPUCL1_HPM, 0);
CLK_GATE(DISPAUD_GATE_CLK_DISPAUD_UID_CLK_DISPAUD_OSCCLK, OSCCLK, CLK_ENABLE_CLK_DISPAUD_OSCCLK, 0);
CLK_GATE(DISPAUD_GATE_CLK_DISPAUD_UID_CLKCMU_DISPAUD_BUS_PPMU, DISPAUD_MUX_CLKCMU_DISPAUD_BUS_USER, CLK_ENABLE_CLK_DISPAUD_BUS, 3);
CLK_GATE(DISPAUD_GATE_CLK_DISPAUD_UID_CLKCMU_DISPAUD_BUS_DISP, DISPAUD_MUX_CLKCMU_DISPAUD_BUS_USER, CLK_ENABLE_CLK_DISPAUD_BUS, 2);
CLK_GATE(DISPAUD_GATE_CLK_DISPAUD_UID_CLKCMU_DISPAUD_BUS, DISPAUD_MUX_CLKCMU_DISPAUD_BUS_USER, CLK_ENABLE_CLK_DISPAUD_BUS, 0);
CLK_GATE(DISPAUD_GATE_CLK_DISPAUD_UID_CLK_DISPAUD_APB_AUD_AMP, DISPAUD_DIV_CLK_DISPAUD_APB, CLK_ENABLE_CLK_DISPAUD_APB, 3);
CLK_GATE(DISPAUD_GATE_CLK_DISPAUD_UID_CLK_DISPAUD_APB_AUD, DISPAUD_DIV_CLK_DISPAUD_APB, CLK_ENABLE_CLK_DISPAUD_APB, 2);
CLK_GATE(DISPAUD_GATE_CLK_DISPAUD_UID_CLK_DISPAUD_APB_DISP, DISPAUD_DIV_CLK_DISPAUD_APB, CLK_ENABLE_CLK_DISPAUD_APB, 1);
CLK_GATE(DISPAUD_GATE_CLK_DISPAUD_UID_CLK_DISPAUD_APB, DISPAUD_DIV_CLK_DISPAUD_APB, CLK_ENABLE_CLK_DISPAUD_APB, 0);
CLK_GATE(DISPAUD_GATE_CLK_DISPAUD_UID_CLKCMU_DISPAUD_BUS_CFW, DISPAUD_MUX_CLKCMU_DISPAUD_BUS_USER, CLK_ENABLE_CLK_DISPAUD_SECURE_CFW_DISP, 0);
CLK_GATE(DISPAUD_GATE_CLK_DISPAUD_UID_DECON_IPCLKPORT_I_VCLK, DISPAUD_DIV_CLK_DISPAUD_DECON_INT_VCLK, CLK_ENABLE_CLK_DISPAUD_DECON_INT_VCLK, 0);
CLK_GATE(DISPAUD_GATE_CLK_DISPAUD_UID_DECON_IPCLKPORT_I_ECLK, DISPAUD_DIV_CLK_DISPAUD_DECON_INT_ECLK, CLK_ENABLE_CLK_DISPAUD_DECON_INT_ECLK, 0);
CLK_GATE(DISPAUD_GATE_CLK_DISPAUD_UID_DSIM1_IPCLKPORT_I_TXBYTECLKHS, DISPAUD_MUX_CLKPHY_DISPAUD_MIPIPHY_TXBYTECLKHS_1_USER, CLK_ENABLE_CLKPHY_DISPAUD_MIPIPHY_TXBYTECLKHS, 1);
CLK_GATE(DISPAUD_GATE_CLK_DISPAUD_UID_DSIM0_IPCLKPORT_I_TXBYTECLKHS, DISPAUD_MUX_CLKPHY_DISPAUD_MIPIPHY_TXBYTECLKHS_0_USER, CLK_ENABLE_CLKPHY_DISPAUD_MIPIPHY_TXBYTECLKHS, 0);
CLK_GATE(DISPAUD_GATE_CLK_DISPAUD_UID_DSIM1_IPCLKPORT_I_RXCLKESC0, DISPAUD_MUX_CLKPHY_DISPAUD_MIPIPHY_RXCLKESC0_1_USER, CLK_ENABLE_CLKPHY_DISPAUD_MIPIPHY_RXCLKESC0, 1);
CLK_GATE(DISPAUD_GATE_CLK_DISPAUD_UID_DSIM0_IPCLKPORT_I_RXCLKESC0, DISPAUD_MUX_CLKPHY_DISPAUD_MIPIPHY_RXCLKESC0_0_USER, CLK_ENABLE_CLKPHY_DISPAUD_MIPIPHY_RXCLKESC0, 0);
CLK_GATE(DISPAUD_GATE_CLK_DISPAUD_UID_MI2S_AMP_IPCLKPORT_I2SCODCLKI, DISPAUD_DIV_CLK_DISPAUD_MI2S, CLK_ENABLE_CLK_DISPAUD_MI2S, 1);
CLK_GATE(DISPAUD_GATE_CLK_DISPAUD_UID_MI2S_AUD_IPCLKPORT_I2SCODCLKI, DISPAUD_DIV_CLK_DISPAUD_MI2S, CLK_ENABLE_CLK_DISPAUD_MI2S, 0);
CLK_GATE(DISPAUD_GATE_CLK_DISPAUD_UID_MIXER_AUD_IPCLKPORT_SYSCLK, DISPAUD_DIV_CLK_DISPAUD_MIXER, CLK_ENABLE_CLK_DISPAUD_MIXER, 0);
CLK_GATE(DISPAUD_GATE_CLK_DISPAUD_UID_CON_DISPAUD_IPCLKPORT_I_EXT2AUD_BCK_gpio_I2S, CLKIO_DISPAUD_MIXER_SCLK_AP, CLK_ENABLE_CLKIO_DISPAUD_MIXER_SCLK_AP, 0);
CLK_GATE(DISPAUD_GATE_CLK_DISPAUD_UID_CON_DISPAUD_IPCLKPORT_I_AUD_I2S_BCLK_BT_IN, CLKIO_DISPAUD_MIXER_BCLK_BT, CLK_ENABLE_CLKIO_DISPAUD_MIXER_BCLK_BT, 0);
CLK_GATE(DISPAUD_GATE_CLK_DISPAUD_UID_CON_DISPAUD_IPCLKPORT_I_CP2AUD_BCK, CLKIO_DISPAUD_MIXER_BCLK_CP, CLK_ENABLE_CLKIO_DISPAUD_MIXER_BCLK_CP, 0);
CLK_GATE(DISPAUD_GATE_CLK_DISPAUD_UID_CON_DISPAUD_IPCLKPORT_I_AUD_I2S_BCLK_FM_IN, CLKIO_DISPAUD_MIXER_BCLK_FM, CLK_ENABLE_CLKIO_DISPAUD_MIXER_BCLK_FM, 0);
CLK_GATE(FSYS_GATE_CLK_FSYS_UID_MMC2_IPCLKPORT_I_OSCCLK, OSCCLK, CLK_ENABLE_CLK_FSYS_OSCCLK, 4);
CLK_GATE(FSYS_GATE_CLK_FSYS_UID_MMC1_IPCLKPORT_I_OSCCLK, OSCCLK, CLK_ENABLE_CLK_FSYS_OSCCLK, 3);
CLK_GATE(FSYS_GATE_CLK_FSYS_UID_MMC0_IPCLKPORT_I_OSCCLK, OSCCLK, CLK_ENABLE_CLK_FSYS_OSCCLK, 2);
CLK_GATE(FSYS_GATE_CLK_FSYS_UID_SYSREG_FSYS_IPCLKPORT_CLK, OSCCLK, CLK_ENABLE_CLK_FSYS_OSCCLK, 1);
CLK_GATE(FSYS_GATE_CLK_FSYS_UID_PMU_FSYS_IPCLKPORT_I_CLK__PMU_FSYS, OSCCLK, CLK_ENABLE_CLK_FSYS_OSCCLK, 0);
CLK_GATE(FSYS_GATE_CLK_FSYS_UID_AXI_DS_SFR_IPCLKPORT_aclk, CCORE_GATE_CLKCMU_FSYS_BUS, CLK_ENABLE_CLK_FSYS_BUS, 26);
CLK_GATE(FSYS_GATE_CLK_FSYS_UID_AXI_DS_SROMC_IPCLKPORT_aclk, CCORE_GATE_CLKCMU_FSYS_BUS, CLK_ENABLE_CLK_FSYS_BUS, 25);
CLK_GATE(FSYS_GATE_CLK_FSYS_UID_BUSD1_FSYS_IPCLKPORT_ACLK, CCORE_GATE_CLKCMU_FSYS_BUS, CLK_ENABLE_CLK_FSYS_BUS, 24);
CLK_GATE(FSYS_GATE_CLK_FSYS_UID_BUSD0_FSYS_IPCLKPORT_ACLK, CCORE_GATE_CLKCMU_FSYS_BUS, CLK_ENABLE_CLK_FSYS_BUS, 23);
CLK_GATE(FSYS_GATE_CLK_FSYS_UID_BUSP0_FSYS_IPCLKPORT_ACLK, CCORE_GATE_CLKCMU_FSYS_BUS, CLK_ENABLE_CLK_FSYS_BUS, 22);
CLK_GATE(FSYS_GATE_CLK_FSYS_UID_USB20DRD_IPCLKPORT_HCLK_USB20_CTRL, CCORE_GATE_CLKCMU_FSYS_BUS, CLK_ENABLE_CLK_FSYS_BUS, 21);
CLK_GATE(FSYS_GATE_CLK_FSYS_UID_USB20DRD_IPCLKPORT_ACLK_HSDRD, CCORE_GATE_CLKCMU_FSYS_BUS, CLK_ENABLE_CLK_FSYS_BUS, 20);
CLK_GATE(FSYS_GATE_CLK_FSYS_UID_SYSREG_FSYS_IPCLKPORT_PCLK, CCORE_GATE_CLKCMU_FSYS_BUS, CLK_ENABLE_CLK_FSYS_BUS, 19);
CLK_GATE(FSYS_GATE_CLK_FSYS_UID_PPMU_FSYS_IPCLKPORT_PCLK, CCORE_GATE_CLKCMU_FSYS_BUS, CLK_ENABLE_CLK_FSYS_BUS, 18);
CLK_GATE(FSYS_GATE_CLK_FSYS_UID_PPMU_FSYS_IPCLKPORT_ACLK, CCORE_GATE_CLKCMU_FSYS_BUS, CLK_ENABLE_CLK_FSYS_BUS, 17);
CLK_GATE(FSYS_GATE_CLK_FSYS_UID_PMU_FSYS_IPCLKPORT_I_PCLK, CCORE_GATE_CLKCMU_FSYS_BUS, CLK_ENABLE_CLK_FSYS_BUS, 16);
CLK_GATE(FSYS_GATE_CLK_FSYS_UID_ASYNCS_D_FSYS_IPCLKPORT_I_CLK, CCORE_GATE_CLKCMU_FSYS_BUS, CLK_ENABLE_CLK_FSYS_BUS, 15);
CLK_GATE(FSYS_GATE_CLK_FSYS_UID_ASYNCM_P_FSYS_IPCLKPORT_I_CLK, CCORE_GATE_CLKCMU_FSYS_BUS, CLK_ENABLE_CLK_FSYS_BUS, 14);
CLK_GATE(FSYS_GATE_CLK_FSYS_UID_GPIO_FSYS_IPCLKPORT_PCLK, CCORE_GATE_CLKCMU_FSYS_BUS, CLK_ENABLE_CLK_FSYS_BUS, 13);
CLK_GATE(FSYS_GATE_CLK_FSYS_UID_UPSIZER_BUS1_FSYS_IPCLKPORT_aclk, CCORE_GATE_CLKCMU_FSYS_BUS, CLK_ENABLE_CLK_FSYS_BUS, 12);
CLK_GATE(FSYS_GATE_CLK_FSYS_UID_UFS_TOP_IPCLKPORT_I_ACLK, CCORE_GATE_CLKCMU_FSYS_BUS, CLK_ENABLE_CLK_FSYS_BUS, 11);
CLK_GATE(FSYS_GATE_CLK_FSYS_UID_MMC2_IPCLKPORT_I_ACLK, CCORE_GATE_CLKCMU_FSYS_BUS, CLK_ENABLE_CLK_FSYS_BUS, 10);
CLK_GATE(FSYS_GATE_CLK_FSYS_UID_MMC1_IPCLKPORT_I_ACLK, CCORE_GATE_CLKCMU_FSYS_BUS, CLK_ENABLE_CLK_FSYS_BUS, 9);
CLK_GATE(FSYS_GATE_CLK_FSYS_UID_MMC0_IPCLKPORT_I_ACLK, CCORE_GATE_CLKCMU_FSYS_BUS, CLK_ENABLE_CLK_FSYS_BUS, 8);
CLK_GATE(FSYS_GATE_CLK_FSYS_UID_PDMA0_IPCLKPORT_ACLK_PDMA0, CCORE_GATE_CLKCMU_FSYS_BUS, CLK_ENABLE_CLK_FSYS_BUS, 7);
CLK_GATE(FSYS_GATE_CLK_FSYS_UID_SROMC_IPCLKPORT_HCLK, CCORE_GATE_CLKCMU_FSYS_BUS, CLK_ENABLE_CLK_FSYS_BUS, 6);
CLK_GATE(FSYS_GATE_CLK_FSYS_UID_BR_BUSP1_FSYS_IPCLKPORT_aclk, CCORE_GATE_CLKCMU_FSYS_BUS, CLK_ENABLE_CLK_FSYS_BUS, 5);
CLK_GATE(FSYS_GATE_CLK_FSYS_UID_BR_BUSP0_FSYS_IPCLKPORT_aclk, CCORE_GATE_CLKCMU_FSYS_BUS, CLK_ENABLE_CLK_FSYS_BUS, 4);
CLK_GATE(FSYS_GATE_CLK_FSYS_UID_BUSP5_FSYS_IPCLKPORT_HCLK, CCORE_GATE_CLKCMU_FSYS_BUS, CLK_ENABLE_CLK_FSYS_BUS, 3);
CLK_GATE(FSYS_GATE_CLK_FSYS_UID_BUSP3_FSYS_IPCLKPORT_HCLK, CCORE_GATE_CLKCMU_FSYS_BUS, CLK_ENABLE_CLK_FSYS_BUS, 2);
CLK_GATE(FSYS_GATE_CLK_FSYS_UID_BUSP2_FSYS_IPCLKPORT_HCLK, CCORE_GATE_CLKCMU_FSYS_BUS, CLK_ENABLE_CLK_FSYS_BUS, 1);
CLK_GATE(FSYS_GATE_CLK_FSYS_UID_BUSP1_FSYS_IPCLKPORT_HCLK, CCORE_GATE_CLKCMU_FSYS_BUS, CLK_ENABLE_CLK_FSYS_BUS, 0);
CLK_GATE(FSYS_GATE_CLK_FSYS_UID_RTIC_IPCLKPORT_i_PCLK, CCORE_GATE_CLKCMU_FSYS_BUS, CLK_ENABLE_CLK_FSYS_SECURE_RTIC, 1);
CLK_GATE(FSYS_GATE_CLK_FSYS_UID_RTIC_IPCLKPORT_i_ACLK, CCORE_GATE_CLKCMU_FSYS_BUS, CLK_ENABLE_CLK_FSYS_SECURE_RTIC, 0);
CLK_GATE(FSYS_GATE_CLK_FSYS_UID_SSS_IPCLKPORT_i_PCLK, CCORE_GATE_CLKCMU_FSYS_BUS, CLK_ENABLE_CLK_FSYS_SECURE_SSS, 1);
CLK_GATE(FSYS_GATE_CLK_FSYS_UID_SSS_IPCLKPORT_i_ACLK, CCORE_GATE_CLKCMU_FSYS_BUS, CLK_ENABLE_CLK_FSYS_SECURE_SSS, 0);
CLK_GATE(FSYS_GATE_CLK_FSYS_UID_PDMA1_IPCLKPORT_ACLK_PDMA1, CCORE_GATE_CLKCMU_FSYS_BUS, CLK_ENABLE_CLK_FSYS_SECURE_PDMA1, 0);
CLK_GATE(FSYS_GATE_CLK_FSYS_UID_MMC0_IPCLKPORT_SDCLKIN, CCORE_GATE_CLKCMU_FSYS_MMC0, CLK_ENABLE_CLK_FSYS_MMC0, 0);
CLK_GATE(FSYS_GATE_CLK_FSYS_UID_MMC1_IPCLKPORT_SDCLKIN, CCORE_GATE_CLKCMU_FSYS_MMC1, CLK_ENABLE_CLK_FSYS_MMC1, 0);
CLK_GATE(FSYS_GATE_CLK_FSYS_UID_MMC2_IPCLKPORT_SDCLKIN, CCORE_GATE_CLKCMU_FSYS_MMC2, CLK_ENABLE_CLK_FSYS_MMC2, 0);
CLK_GATE(FSYS_GATE_CLK_FSYS_UID_UFS_TOP_IPCLKPORT_I_CLK_UNIPRO, CCORE_GATE_CLKCMU_FSYS_UFSUNIPRO, CLK_ENABLE_CLK_FSYS_UFSUNIPRO, 0);
CLK_GATE(FSYS_GATE_CLK_FSYS_UID_UFS_TOP_IPCLKPORT_I_CLK_UNIPRO_CFG, CCORE_GATE_CLKCMU_FSYS_UFSUNIPRO_CFG, CLK_ENABLE_CLK_FSYS_UFSUNIPRO_CFG, 0);
CLK_GATE(FSYS_GATE_CLK_FSYS_UID_USB20DRD_IPCLKPORT_HSDRD_ref_clk, CCORE_GATE_CLKCMU_FSYS_USB20DRD_REFCLK, CLK_ENABLE_CLK_FSYS_USB20DRD_REFCLK, 0);
CLK_GATE(FSYS_GATE_CLK_FSYS_UID_USB20DRD_IPCLKPORT_HSDRD_PHYCLOCK, FSYS_MUX_CLKPHY_FSYS_USB20DRD_PHYCLOCK_USER, CLK_ENABLE_CLKPHY_FSYS_USB20DRD_PHYCLOCK, 0);
CLK_GATE(FSYS_GATE_CLK_FSYS_UID_UFS_TOP_IPCLKPORT_I_TXCLK_CH0, FSYS_MUX_CLKPHY_FSYS_UFS_TX0_SYMBOL_USER, CLK_ENABLE_CLKPHY_FSYS_UFS_TX0_SYMBOL, 0);
CLK_GATE(FSYS_GATE_CLK_FSYS_UID_UFS_TOP_IPCLKPORT_I_RXCLK_CH0, FSYS_MUX_CLKPHY_FSYS_UFS_RX0_SYMBOL_USER, CLK_ENABLE_CLKPHY_FSYS_UFS_RX0_SYMBOL, 0);
CLK_GATE(FSYS_GATE_CLK_FSYS_UID_INTMEM_IPCLKPORT_ACLK, CCORE_GATE_CLKCMU_FSYS_BUS, CLK_ENABLE_CLK_FSYS_BUS_SECURE_INTMEM, 0);
CLK_GATE(G3D_GATE_CLK_G3D_UID_SYSREG_G3D_IPCLKPORT_CLK, OSCCLK, CLK_ENABLE_CLK_G3D_OSCCLK, 1);
CLK_GATE(G3D_GATE_CLK_G3D_UID_PMU_G3D_IPCLKPORT_I_CLK__PMU_G3D, OSCCLK, CLK_ENABLE_CLK_G3D_OSCCLK, 0);
CLK_GATE(G3D_GATE_CLK_G3D_UID_QE_G3D_IPCLKPORT_ACLK, G3D_DIV_CLK_G3D_BUS, CLK_ENABLE_CLK_G3D_BUS, 8);
CLK_GATE(G3D_GATE_CLK_G3D_UID_PPMU_G3D_IPCLKPORT_ACLK, G3D_DIV_CLK_G3D_BUS, CLK_ENABLE_CLK_G3D_BUS, 7);
CLK_GATE(G3D_GATE_CLK_G3D_UID_G3D_IPCLKPORT_CLK, G3D_DIV_CLK_G3D_BUS, CLK_ENABLE_CLK_G3D_BUS, 6);
CLK_GATE(G3D_GATE_CLK_G3D_UID_REGSLICE_D1_G3D_IPCLKPORT_aclk, G3D_DIV_CLK_G3D_BUS, CLK_ENABLE_CLK_G3D_BUS, 5);
CLK_GATE(G3D_GATE_CLK_G3D_UID_REGSLICE_D0_G3D_IPCLKPORT_aclk, G3D_DIV_CLK_G3D_BUS, CLK_ENABLE_CLK_G3D_BUS, 4);
CLK_GATE(G3D_GATE_CLK_G3D_UID_IXIU_D_G3D_IPCLKPORT_ACLK, G3D_DIV_CLK_G3D_BUS, CLK_ENABLE_CLK_G3D_BUS, 3);
CLK_GATE(G3D_GATE_CLK_G3D_UID_ASYNCS_D1_G3D_IPCLKPORT_I_CLK, G3D_DIV_CLK_G3D_BUS, CLK_ENABLE_CLK_G3D_BUS, 2);
CLK_GATE(G3D_GATE_CLK_G3D_UID_ASYNCS_D0_G3D_IPCLKPORT_I_CLK, G3D_DIV_CLK_G3D_BUS, CLK_ENABLE_CLK_G3D_BUS, 1);
CLK_GATE(G3D_GATE_CLK_G3D_UID_ASYNC_G3D_P_IPCLKPORT_PCLKM, G3D_DIV_CLK_G3D_BUS, CLK_ENABLE_CLK_G3D_BUS, 0);
CLK_GATE(G3D_GATE_CLK_G3D_UID_SYSREG_G3D_IPCLKPORT_PCLK, G3D_DIV_CLK_G3D_APB, CLK_ENABLE_CLK_G3D_APB, 6);
CLK_GATE(G3D_GATE_CLK_G3D_UID_QE_G3D_IPCLKPORT_PCLK, G3D_DIV_CLK_G3D_APB, CLK_ENABLE_CLK_G3D_APB, 5);
CLK_GATE(G3D_GATE_CLK_G3D_UID_PPMU_G3D_IPCLKPORT_PCLK, G3D_DIV_CLK_G3D_APB, CLK_ENABLE_CLK_G3D_APB, 4);
CLK_GATE(G3D_GATE_CLK_G3D_UID_PMU_G3D_IPCLKPORT_I_PCLK, G3D_DIV_CLK_G3D_APB, CLK_ENABLE_CLK_G3D_APB, 3);
CLK_GATE(G3D_GATE_CLK_G3D_UID_BUSP_G3D_IPCLKPORT_ACLK, G3D_DIV_CLK_G3D_APB, CLK_ENABLE_CLK_G3D_APB, 2);
CLK_GATE(G3D_GATE_CLK_G3D_UID_ASYNCM_P_G3D_IPCLKPORT_I_CLK, G3D_DIV_CLK_G3D_APB, CLK_ENABLE_CLK_G3D_APB, 1);
CLK_GATE(G3D_GATE_CLK_G3D_UID_ASYNC_G3D_P_IPCLKPORT_PCLKS, G3D_DIV_CLK_G3D_APB, CLK_ENABLE_CLK_G3D_APB, 0);
CLK_GATE(G3D_GATE_CLK_G3D_UID_CFW_G3D_IPCLKPORT_ACLK, G3D_DIV_CLK_G3D_BUS, CLK_ENABLE_CLK_G3D_BUS_SECURE_CFW_G3D, 0);
CLK_GATE(G3D_GATE_CLK_G3D_UID_CFW_G3D_IPCLKPORT_PCLK, G3D_DIV_CLK_G3D_APB, CLK_ENABLE_CLK_G3D_APB_SECURE_CFW_G3D, 0);
CLK_GATE(ISP_GATE_CLK_ISP_UID_CLK_ISP_OSCCLK, OSCCLK, CLK_ENABLE_CLK_ISP_OSCCLK, 0);
CLK_GATE(ISP_GATE_CLK_ISP_UID_CLK_ISP_VRA, ISP_MUX_CLK_ISP_VRA, CLK_ENABLE_CLK_ISP_VRA, 0);
CLK_GATE(ISP_GATE_CLK_ISP_UID_CLK_ISP_APB, ISP_DIV_CLK_ISP_APB, CLK_ENABLE_CLK_ISP_APB, 0);
CLK_GATE(ISP_GATE_CLK_ISP_UID_CLK_ISP_ISPD_PPMU, ISP_MUX_CLK_ISP_ISPD, CLK_ENABLE_CLK_ISP_ISPD, 1);
CLK_GATE(ISP_GATE_CLK_ISP_UID_CLK_ISP_ISPD, ISP_MUX_CLK_ISP_ISPD, CLK_ENABLE_CLK_ISP_ISPD, 0);
CLK_GATE(ISP_GATE_CLK_ISP_UID_CLK_ISP_CAM, ISP_MUX_CLK_ISP_CAM, CLK_ENABLE_CLK_ISP_CAM, 0);
CLK_GATE(ISP_GATE_CLK_ISP_UID_CLK_ISP_CAM_HALF, ISP_DIV_CLK_ISP_CAM_HALF, CLK_ENABLE_CLK_ISP_CAM_HALF, 0);
CLK_GATE(ISP_GATE_CLK_ISP_UID_CLK_ISP_ISP, ISP_MUX_CLK_ISP_ISP, CLK_ENABLE_CLK_ISP_ISP, 0);
CLK_GATE(ISP_GATE_CLK_ISP_UID_CLKPHY_ISP_S_RXBYTECLKHS0_S4, ISP_MUX_CLKPHY_ISP_S_RXBYTECLKHS0_S4_USER, CLK_ENABLE_CLKPHY_ISP_S_RXBYTECLKHS0_S4, 0);
CLK_GATE(ISP_GATE_CLK_ISP_UID_CLKPHY_ISP_S_RXBYTECLKHS1_S4, ISP_MUX_CLKPHY_ISP_S_RXBYTECLKHS1_S4_USER, CLK_ENABLE_CLKPHY_ISP_S_RXBYTECLKHS1_S4, 0);
CLK_GATE(ISP_GATE_CLK_ISP_UID_CLKPHY_ISP_S_RXBYTECLKHS2_S4, ISP_MUX_CLKPHY_ISP_S_RXBYTECLKHS2_S4_USER, CLK_ENABLE_CLKPHY_ISP_S_RXBYTECLKHS2_S4, 0);
CLK_GATE(ISP_GATE_CLK_ISP_UID_CLKPHY_ISP_S_RXBYTECLKHS3_S4, ISP_MUX_CLKPHY_ISP_S_RXBYTECLKHS3_S4_USER, CLK_ENABLE_CLKPHY_ISP_S_RXBYTECLKHS3_S4, 0);
CLK_GATE(ISP_GATE_CLK_ISP_UID_CLKPHY_ISP_S_RXBYTECLKHS0_S4S, ISP_MUX_CLKPHY_ISP_S_RXBYTECLKHS0_S4S_USER, CLK_ENABLE_CLKPHY_ISP_S_RXBYTECLKHS0_S4S, 0);
CLK_GATE(ISP_GATE_CLK_ISP_UID_CLKPHY_ISP_S_RXBYTECLKHS1_S4S, ISP_MUX_CLKPHY_ISP_S_RXBYTECLKHS1_S4S_USER, CLK_ENABLE_CLKPHY_ISP_S_RXBYTECLKHS1_S4S, 0);
CLK_GATE(ISP_GATE_CLK_ISP_UID_CLKPHY_ISP_S_RXBYTECLKHS2_S4S, ISP_MUX_CLKPHY_ISP_S_RXBYTECLKHS2_S4S_USER, CLK_ENABLE_CLKPHY_ISP_S_RXBYTECLKHS2_S4S, 0);
CLK_GATE(ISP_GATE_CLK_ISP_UID_CLKPHY_ISP_S_RXBYTECLKHS3_S4S, ISP_MUX_CLKPHY_ISP_S_RXBYTECLKHS3_S4S_USER, CLK_ENABLE_CLKPHY_ISP_S_RXBYTECLKHS3_S4S, 0);
CLK_GATE(MFCMSCL_GATE_CLK_MFCMSCL_UID_CLK_MFCMSCL_OSCCLK, OSCCLK, CLK_ENABLE_CLK_MFCMSCL_OSCCLK, 0);
CLK_GATE(MFCMSCL_GATE_CLK_MFCMSCL_UID_CLKCMU_MFCMSCL_MSCL_BI, MFCMSCL_MUX_CLKCMU_MFCMSCL_MSCL_USER, CLK_ENABLE_CLK_MFCMSCL_MSCL, 3);
CLK_GATE(MFCMSCL_GATE_CLK_MFCMSCL_UID_CLKCMU_MFCMSCL_MSCL_POLY, MFCMSCL_MUX_CLKCMU_MFCMSCL_MSCL_USER, CLK_ENABLE_CLK_MFCMSCL_MSCL, 2);
CLK_GATE(MFCMSCL_GATE_CLK_MFCMSCL_UID_CLKCMU_MFCMSCL_MSCL_JPEG, MFCMSCL_MUX_CLKCMU_MFCMSCL_MSCL_USER, CLK_ENABLE_CLK_MFCMSCL_MSCL, 1);
CLK_GATE(MFCMSCL_GATE_CLK_MFCMSCL_UID_CLKCMU_MFCMSCL_MSCL_BUSD1, MFCMSCL_MUX_CLKCMU_MFCMSCL_MSCL_USER, CLK_ENABLE_CLK_MFCMSCL_MSCL, 0);
CLK_GATE(MFCMSCL_GATE_CLK_MFCMSCL_UID_CLKCMU_MFCMSCL_MFC_PPMU, MFCMSCL_MUX_CLKCMU_MFCMSCL_MFC_USER, CLK_ENABLE_CLK_MFCMSCL_MFC, 2);
CLK_GATE(MFCMSCL_GATE_CLK_MFCMSCL_UID_CLKCMU_MFCMSCL_MFC_BUSD0, MFCMSCL_MUX_CLKCMU_MFCMSCL_MFC_USER, CLK_ENABLE_CLK_MFCMSCL_MFC, 1);
CLK_GATE(MFCMSCL_GATE_CLK_MFCMSCL_UID_CLKCMU_MFCMSCL_MFC, MFCMSCL_MUX_CLKCMU_MFCMSCL_MFC_USER, CLK_ENABLE_CLK_MFCMSCL_MFC, 0);
CLK_GATE(MFCMSCL_GATE_CLK_MFCMSCL_UID_CLK_MFCMSCL_APB, MFCMSCL_DIV_CLK_MFCMSCL_APB, CLK_ENABLE_CLK_MFCMSCL_APB, 0);
CLK_GATE(MFCMSCL_GATE_CLK_MFCMSCL_UID_CLKCMU_MFCMSCL_MFC_CFW, MFCMSCL_MUX_CLKCMU_MFCMSCL_MFC_USER, CLK_ENABLE_CLK_MFCMSCL_SECURE_CFW, 0);
CLK_GATE(PERI_GATE_CLK_PERI_UID_TMU_G3D_IPCLKPORT_I_CLK, OSCCLK, CLK_ENABLE_CLK_PERI_OSCCLK, 6);
CLK_GATE(PERI_GATE_CLK_PERI_UID_TMU_CPUCL1_IPCLKPORT_I_CLK, OSCCLK, CLK_ENABLE_CLK_PERI_OSCCLK, 5);
CLK_GATE(PERI_GATE_CLK_PERI_UID_TMU_CPUCL0_IPCLKPORT_I_CLK, OSCCLK, CLK_ENABLE_CLK_PERI_OSCCLK, 4);
CLK_GATE(PERI_GATE_CLK_PERI_UID_SYSREG_PERI_IPCLKPORT_CLK, OSCCLK, CLK_ENABLE_CLK_PERI_OSCCLK, 3);
CLK_GATE(PERI_GATE_CLK_PERI_UID_PWM_MOTOR_IPCLKPORT_i_OSCCLK, OSCCLK, CLK_ENABLE_CLK_PERI_OSCCLK, 2);
CLK_GATE(PERI_GATE_CLK_PERI_UID_PWM_LCD_IPCLKPORT_i_OSCCLK, OSCCLK, CLK_ENABLE_CLK_PERI_OSCCLK, 1);
CLK_GATE(PERI_GATE_CLK_PERI_UID_PMU_PERI_IPCLKPORT_I_CLK__PMU_PERI, OSCCLK, CLK_ENABLE_CLK_PERI_OSCCLK, 0);
CLK_GATE(PERI_GATE_CLK_PERI_UID_CHIPID_IPCLKPORT_CLK, OSCCLK, CLK_ENABLE_CLK_PERI_OSCCLK_SECURE_CHIPID, 0);
CLK_GATE(PERI_GATE_CLK_PERI_UID_PWM_MOTOR_IPCLKPORT_i_PCLK_S0, CCORE_GATE_CLKCMU_PERI_BUS, CLK_ENABLE_CLK_PERI_BUS0, 29);
CLK_GATE(PERI_GATE_CLK_PERI_UID_PWM_LCD_IPCLKPORT_i_PCLK_S0, CCORE_GATE_CLKCMU_PERI_BUS, CLK_ENABLE_CLK_PERI_BUS0, 28);
CLK_GATE(PERI_GATE_CLK_PERI_UID_PMU_PERI_IPCLKPORT_I_PCLK, CCORE_GATE_CLKCMU_PERI_BUS, CLK_ENABLE_CLK_PERI_BUS0, 27);
CLK_GATE(PERI_GATE_CLK_PERI_UID_MCT_IPCLKPORT_PCLK, CCORE_GATE_CLKCMU_PERI_BUS, CLK_ENABLE_CLK_PERI_BUS0, 26);
CLK_GATE(PERI_GATE_CLK_PERI_UID_I2C_SENSOR2_IPCLKPORT_PCLK, CCORE_GATE_CLKCMU_PERI_BUS, CLK_ENABLE_CLK_PERI_BUS0, 25);
CLK_GATE(PERI_GATE_CLK_PERI_UID_I2C_SENSOR1_IPCLKPORT_PCLK, CCORE_GATE_CLKCMU_PERI_BUS, CLK_ENABLE_CLK_PERI_BUS0, 24);
CLK_GATE(PERI_GATE_CLK_PERI_UID_I2C_TSP_IPCLKPORT_PCLK, CCORE_GATE_CLKCMU_PERI_BUS, CLK_ENABLE_CLK_PERI_BUS0, 23);
CLK_GATE(PERI_GATE_CLK_PERI_UID_I2C_TOUCHKEY_IPCLKPORT_PCLK, CCORE_GATE_CLKCMU_PERI_BUS, CLK_ENABLE_CLK_PERI_BUS0, 22);
CLK_GATE(PERI_GATE_CLK_PERI_UID_I2C_FUELGAUGE_IPCLKPORT_PCLK, CCORE_GATE_CLKCMU_PERI_BUS, CLK_ENABLE_CLK_PERI_BUS0, 21);
CLK_GATE(PERI_GATE_CLK_PERI_UID_I2C_SPKAMP_IPCLKPORT_PCLK, CCORE_GATE_CLKCMU_PERI_BUS, CLK_ENABLE_CLK_PERI_BUS0, 20);
CLK_GATE(PERI_GATE_CLK_PERI_UID_I2C_NFC_IPCLKPORT_PCLK, CCORE_GATE_CLKCMU_PERI_BUS, CLK_ENABLE_CLK_PERI_BUS0, 19);
CLK_GATE(PERI_GATE_CLK_PERI_UID_I2C_MUIC_IPCLKPORT_PCLK, CCORE_GATE_CLKCMU_PERI_BUS, CLK_ENABLE_CLK_PERI_BUS0, 18);
CLK_GATE(PERI_GATE_CLK_PERI_UID_I2C_IFPMIC_IPCLKPORT_PCLK, CCORE_GATE_CLKCMU_PERI_BUS, CLK_ENABLE_CLK_PERI_BUS0, 17);
CLK_GATE(PERI_GATE_CLK_PERI_UID_HSI2C_FRONTCAM_IPCLKPORT_iPCLK, CCORE_GATE_CLKCMU_PERI_BUS, CLK_ENABLE_CLK_PERI_BUS0, 16);
CLK_GATE(PERI_GATE_CLK_PERI_UID_HSI2C_MAINCAM_IPCLKPORT_iPCLK, CCORE_GATE_CLKCMU_PERI_BUS, CLK_ENABLE_CLK_PERI_BUS0, 15);
CLK_GATE(PERI_GATE_CLK_PERI_UID_HSI2C_DEPTHCAM_IPCLKPORT_iPCLK, CCORE_GATE_CLKCMU_PERI_BUS, CLK_ENABLE_CLK_PERI_BUS0, 14);
CLK_GATE(PERI_GATE_CLK_PERI_UID_HSI2C_FRONTSENSOR_IPCLKPORT_iPCLK, CCORE_GATE_CLKCMU_PERI_BUS, CLK_ENABLE_CLK_PERI_BUS0, 13);
CLK_GATE(PERI_GATE_CLK_PERI_UID_HSI2C_REARAF_IPCLKPORT_iPCLK, CCORE_GATE_CLKCMU_PERI_BUS, CLK_ENABLE_CLK_PERI_BUS0, 12);
CLK_GATE(PERI_GATE_CLK_PERI_UID_HSI2C_REARSENSOR_IPCLKPORT_iPCLK, CCORE_GATE_CLKCMU_PERI_BUS, CLK_ENABLE_CLK_PERI_BUS0, 11);
CLK_GATE(PERI_GATE_CLK_PERI_UID_GPIO_TOUCH_IPCLKPORT_PCLK, CCORE_GATE_CLKCMU_PERI_BUS, CLK_ENABLE_CLK_PERI_BUS0, 10);
CLK_GATE(PERI_GATE_CLK_PERI_UID_GPIO_TOP_IPCLKPORT_PCLK, CCORE_GATE_CLKCMU_PERI_BUS, CLK_ENABLE_CLK_PERI_BUS0, 9);
CLK_GATE(PERI_GATE_CLK_PERI_UID_GPIO_NFC_IPCLKPORT_PCLK, CCORE_GATE_CLKCMU_PERI_BUS, CLK_ENABLE_CLK_PERI_BUS0, 8);
CLK_GATE(PERI_GATE_CLK_PERI_UID_GPIO_ESE_IPCLKPORT_PCLK, CCORE_GATE_CLKCMU_PERI_BUS, CLK_ENABLE_CLK_PERI_BUS0, 7);
CLK_GATE(PERI_GATE_CLK_PERI_UID_BUSP1_PERIS1_IPCLKPORT_HCLK, CCORE_GATE_CLKCMU_PERI_BUS, CLK_ENABLE_CLK_PERI_BUS0, 6);
CLK_GATE(PERI_GATE_CLK_PERI_UID_BUSP1_PERIS0_IPCLKPORT_HCLK, CCORE_GATE_CLKCMU_PERI_BUS, CLK_ENABLE_CLK_PERI_BUS0, 5);
CLK_GATE(PERI_GATE_CLK_PERI_UID_BUSP1_PERIC1_IPCLKPORT_HCLK, CCORE_GATE_CLKCMU_PERI_BUS, CLK_ENABLE_CLK_PERI_BUS0, 4);
CLK_GATE(PERI_GATE_CLK_PERI_UID_BUSP1_PERIC0_IPCLKPORT_HCLK, CCORE_GATE_CLKCMU_PERI_BUS, CLK_ENABLE_CLK_PERI_BUS0, 3);
CLK_GATE(PERI_GATE_CLK_PERI_UID_BUSP_BR_PERIC_IPCLKPORT_HCLK, CCORE_GATE_CLKCMU_PERI_BUS, CLK_ENABLE_CLK_PERI_BUS0, 2);
CLK_GATE(PERI_GATE_CLK_PERI_UID_AXI2AHB_MSD32_PERI_IPCLKPORT_aclk, CCORE_GATE_CLKCMU_PERI_BUS, CLK_ENABLE_CLK_PERI_BUS0, 1);
CLK_GATE(PERI_GATE_CLK_PERI_UID_ASYNCM_PERI_IPCLKPORT_I_CLK, CCORE_GATE_CLKCMU_PERI_BUS, CLK_ENABLE_CLK_PERI_BUS0, 0);
CLK_GATE(PERI_GATE_CLK_PERI_UID_WDT_CPUCL1_IPCLKPORT_PCLK, CCORE_GATE_CLKCMU_PERI_BUS, CLK_ENABLE_CLK_PERI_BUS1, 14);
CLK_GATE(PERI_GATE_CLK_PERI_UID_WDT_CPUCL0_IPCLKPORT_PCLK, CCORE_GATE_CLKCMU_PERI_BUS, CLK_ENABLE_CLK_PERI_BUS1, 13);
CLK_GATE(PERI_GATE_CLK_PERI_UID_UART_DEBUG_IPCLKPORT_PCLK, CCORE_GATE_CLKCMU_PERI_BUS, CLK_ENABLE_CLK_PERI_BUS1, 12);
CLK_GATE(PERI_GATE_CLK_PERI_UID_UART_BTWIFIFM_IPCLKPORT_PCLK, CCORE_GATE_CLKCMU_PERI_BUS, CLK_ENABLE_CLK_PERI_BUS1, 11);
CLK_GATE(PERI_GATE_CLK_PERI_UID_UART_SENSOR_IPCLKPORT_PCLK, CCORE_GATE_CLKCMU_PERI_BUS, CLK_ENABLE_CLK_PERI_BUS1, 10);
CLK_GATE(PERI_GATE_CLK_PERI_UID_SYSREG_PERI_IPCLKPORT_PCLK, CCORE_GATE_CLKCMU_PERI_BUS, CLK_ENABLE_CLK_PERI_BUS1, 9);
CLK_GATE(PERI_GATE_CLK_PERI_UID_SPI_SENSORHUB_IPCLKPORT_PCLK, CCORE_GATE_CLKCMU_PERI_BUS, CLK_ENABLE_CLK_PERI_BUS1, 8);
CLK_GATE(PERI_GATE_CLK_PERI_UID_SPI_VOICEPROCESSOR_IPCLKPORT_PCLK, CCORE_GATE_CLKCMU_PERI_BUS, CLK_ENABLE_CLK_PERI_BUS1, 7);
CLK_GATE(PERI_GATE_CLK_PERI_UID_SPI_ESE_IPCLKPORT_PCLK, CCORE_GATE_CLKCMU_PERI_BUS, CLK_ENABLE_CLK_PERI_BUS1, 6);
CLK_GATE(PERI_GATE_CLK_PERI_UID_SPI_REARFROM_IPCLKPORT_PCLK, CCORE_GATE_CLKCMU_PERI_BUS, CLK_ENABLE_CLK_PERI_BUS1, 5);
CLK_GATE(PERI_GATE_CLK_PERI_UID_SPI_FRONTFROM_IPCLKPORT_PCLK, CCORE_GATE_CLKCMU_PERI_BUS, CLK_ENABLE_CLK_PERI_BUS1, 4);
CLK_GATE(PERI_GATE_CLK_PERI_UID_SFRIF_TMU_G3D_IPCLKPORT_PCLK, CCORE_GATE_CLKCMU_PERI_BUS, CLK_ENABLE_CLK_PERI_BUS1, 3);
CLK_GATE(PERI_GATE_CLK_PERI_UID_SFRIF_TMU_CPUCL1_IPCLKPORT_PCLK, CCORE_GATE_CLKCMU_PERI_BUS, CLK_ENABLE_CLK_PERI_BUS1, 2);
CLK_GATE(PERI_GATE_CLK_PERI_UID_SFRIF_TMU_CPUCL0_IPCLKPORT_PCLK, CCORE_GATE_CLKCMU_PERI_BUS, CLK_ENABLE_CLK_PERI_BUS1, 1);
CLK_GATE(PERI_GATE_CLK_PERI_UID_SFRIF_GPIO_ALIVE_IPCLKPORT_PCLK, CCORE_GATE_CLKCMU_PERI_BUS, CLK_ENABLE_CLK_PERI_BUS1, 0);
CLK_GATE(PERI_GATE_CLK_PERI_UID_TZPC10_IPCLKPORT_PCLK, CCORE_GATE_CLKCMU_PERI_BUS, CLK_ENABLE_CLK_PERI_BUS_SECURE_TZPC, 10);
CLK_GATE(PERI_GATE_CLK_PERI_UID_TZPC9_IPCLKPORT_PCLK, CCORE_GATE_CLKCMU_PERI_BUS, CLK_ENABLE_CLK_PERI_BUS_SECURE_TZPC, 9);
CLK_GATE(PERI_GATE_CLK_PERI_UID_TZPC8_IPCLKPORT_PCLK, CCORE_GATE_CLKCMU_PERI_BUS, CLK_ENABLE_CLK_PERI_BUS_SECURE_TZPC, 8);
CLK_GATE(PERI_GATE_CLK_PERI_UID_TZPC7_IPCLKPORT_PCLK, CCORE_GATE_CLKCMU_PERI_BUS, CLK_ENABLE_CLK_PERI_BUS_SECURE_TZPC, 7);
CLK_GATE(PERI_GATE_CLK_PERI_UID_TZPC6_IPCLKPORT_PCLK, CCORE_GATE_CLKCMU_PERI_BUS, CLK_ENABLE_CLK_PERI_BUS_SECURE_TZPC, 6);
CLK_GATE(PERI_GATE_CLK_PERI_UID_TZPC5_IPCLKPORT_PCLK, CCORE_GATE_CLKCMU_PERI_BUS, CLK_ENABLE_CLK_PERI_BUS_SECURE_TZPC, 5);
CLK_GATE(PERI_GATE_CLK_PERI_UID_TZPC4_IPCLKPORT_PCLK, CCORE_GATE_CLKCMU_PERI_BUS, CLK_ENABLE_CLK_PERI_BUS_SECURE_TZPC, 4);
CLK_GATE(PERI_GATE_CLK_PERI_UID_TZPC3_IPCLKPORT_PCLK, CCORE_GATE_CLKCMU_PERI_BUS, CLK_ENABLE_CLK_PERI_BUS_SECURE_TZPC, 3);
CLK_GATE(PERI_GATE_CLK_PERI_UID_TZPC2_IPCLKPORT_PCLK, CCORE_GATE_CLKCMU_PERI_BUS, CLK_ENABLE_CLK_PERI_BUS_SECURE_TZPC, 2);
CLK_GATE(PERI_GATE_CLK_PERI_UID_TZPC1_IPCLKPORT_PCLK, CCORE_GATE_CLKCMU_PERI_BUS, CLK_ENABLE_CLK_PERI_BUS_SECURE_TZPC, 1);
CLK_GATE(PERI_GATE_CLK_PERI_UID_TZPC0_IPCLKPORT_PCLK, CCORE_GATE_CLKCMU_PERI_BUS, CLK_ENABLE_CLK_PERI_BUS_SECURE_TZPC, 0);
CLK_GATE(PERI_GATE_CLK_PERI_UID_SFRIF_CHIPID_IPCLKPORT_PCLK, CCORE_GATE_CLKCMU_PERI_BUS, CLK_ENABLE_CLK_PERI_BUS_SECURE_CHIPID, 0);
CLK_GATE(PERI_GATE_CLK_PERI_UID_OTP_CON_TOP_IPCLKPORT_PCLK, CCORE_GATE_CLKCMU_PERI_BUS, CLK_ENABLE_CLK_PERI_BUS_SECURE_OTP_CON_TOP, 0);
CLK_GATE(PERI_GATE_CLK_PERI_UID_SFRIF_RTC_ALIVE_IPCLKPORT_PCLK, CCORE_GATE_CLKCMU_PERI_BUS, CLK_ENABLE_CLK_PERI_BUS_SECURE_RTC_ALIVE, 0);
CLK_GATE(PERI_GATE_CLK_PERI_UID_SFRIF_RTC_TOP_IPCLKPORT_PCLK, CCORE_GATE_CLKCMU_PERI_BUS, CLK_ENABLE_CLK_PERI_BUS_SECURE_RTC_TOP, 0);
CLK_GATE(PERI_GATE_CLK_PERI_UID_UART_BTWIFIFM_IPCLKPORT_EXT_UCLK, CCORE_GATE_CLKCMU_PERI_UART_BTWIFIFM, CLK_ENABLE_CLK_PERI_UART_BTWIFIFM, 0);
CLK_GATE(PERI_GATE_CLK_PERI_UID_UART_DEBUG_IPCLKPORT_EXT_UCLK, CCORE_GATE_CLKCMU_PERI_UART_DEBUG, CLK_ENABLE_CLK_PERI_UART_DEBUG, 0);
CLK_GATE(PERI_GATE_CLK_PERI_UID_UART_SENSOR_IPCLKPORT_EXT_UCLK, CCORE_GATE_CLKCMU_PERI_UART_SENSOR, CLK_ENABLE_CLK_PERI_UART_SENSOR, 0);
CLK_GATE(PERI_GATE_CLK_PERI_UID_SPI_FRONTFROM_IPCLKPORT_SPI_EXT_CLK, CCORE_GATE_CLKCMU_PERI_SPI_FRONTFROM, CLK_ENABLE_CLK_PERI_SPI_FRONTFROM, 0);
CLK_GATE(PERI_GATE_CLK_PERI_UID_SPI_REARFROM_IPCLKPORT_SPI_EXT_CLK, CCORE_GATE_CLKCMU_PERI_SPI_REARFROM, CLK_ENABLE_CLK_PERI_SPI_REARFROM, 0);
CLK_GATE(PERI_GATE_CLK_PERI_UID_SPI_ESE_IPCLKPORT_SPI_EXT_CLK, CCORE_GATE_CLKCMU_PERI_SPI_ESE, CLK_ENABLE_CLK_PERI_SPI_ESE, 0);
CLK_GATE(PERI_GATE_CLK_PERI_UID_SPI_VOICEPROCESSOR_IPCLKPORT_SPI_EXT_CLK, CCORE_GATE_CLKCMU_PERI_SPI_VOICEPROCESSOR, CLK_ENABLE_CLK_PERI_SPI_VOICEPROCESSOR, 0);
CLK_GATE(PERI_GATE_CLK_PERI_UID_SPI_SENSORHUB_IPCLKPORT_SPI_EXT_CLK, CCORE_GATE_CLKCMU_PERI_SPI_SENSORHUB, CLK_ENABLE_CLK_PERI_SPI_SENSORHUB, 0);

CLK_GATE(CCORE_MUXGATE_CLKCMU_ISP_VRA,	0,	CLK_CON_MUX_CLKCMU_ISP_VRA,	21);
CLK_GATE(CCORE_MUXGATE_CLKCMU_ISP_CAM,	0,	CLK_CON_MUX_CLKCMU_ISP_CAM,	21);
CLK_GATE(CCORE_MUXGATE_CLKCMU_ISP_ISP,	0,	CLK_CON_MUX_CLKCMU_ISP_ISP,	21);
CLK_GATE(CCORE_MUXGATE_CLKCMU_DISPAUD_BUS,	0,	CLK_CON_MUX_CLKCMU_DISPAUD_BUS,	21);
CLK_GATE(CCORE_MUXGATE_CLKCMU_DISPAUD_DECON_INT_VCLK,	0,	CLK_CON_MUX_CLKCMU_DISPAUD_DECON_INT_VCLK,	21);
CLK_GATE(CCORE_MUXGATE_CLKCMU_DISPAUD_DECON_INT_ECLK,	0,	CLK_CON_MUX_CLKCMU_DISPAUD_DECON_INT_ECLK,	21);
CLK_GATE(CCORE_MUXGATE_CLKCMU_MFCMSCL_MSCL,	0,	CLK_CON_MUX_CLKCMU_MFCMSCL_MSCL,	21);
CLK_GATE(CCORE_MUXGATE_CLKCMU_MFCMSCL_MFC,	0,	CLK_CON_MUX_CLKCMU_MFCMSCL_MFC,	21);
CLK_GATE(CCORE_MUXGATE_CLKCMU_FSYS_BUS,	0,	CLK_CON_MUX_CLKCMU_FSYS_BUS,	21);
CLK_GATE(CCORE_MUXGATE_CLKCMU_FSYS_MMC0,	0,	CLK_CON_MUX_CLKCMU_FSYS_MMC0,	21);
CLK_GATE(CCORE_MUXGATE_CLKCMU_FSYS_MMC1,	0,	CLK_CON_MUX_CLKCMU_FSYS_MMC1,	21);
CLK_GATE(CCORE_MUXGATE_CLKCMU_FSYS_MMC2,	0,	CLK_CON_MUX_CLKCMU_FSYS_MMC2,	21);
CLK_GATE(CCORE_MUXGATE_CLKCMU_FSYS_UFSUNIPRO,	0,	CLK_CON_MUX_CLKCMU_FSYS_UFSUNIPRO,	21);
CLK_GATE(CCORE_MUXGATE_CLKCMU_FSYS_UFSUNIPRO_CFG,	0,	CLK_CON_MUX_CLKCMU_FSYS_UFSUNIPRO_CFG,	21);
CLK_GATE(CCORE_MUXGATE_CLKCMU_FSYS_USB20DRD_REFCLK,	0,	CLK_CON_MUX_CLKCMU_FSYS_USB20DRD_REFCLK,	21);
CLK_GATE(CCORE_MUXGATE_CLKCMU_PERI_BUS,	0,	CLK_CON_MUX_CLKCMU_PERI_BUS,	21);
CLK_GATE(CCORE_MUXGATE_CLKCMU_PERI_UART_BTWIFIFM,	0,	CLK_CON_MUX_CLKCMU_PERI_UART_BTWIFIFM,	21);
CLK_GATE(CCORE_MUXGATE_CLKCMU_PERI_UART_DEBUG,	0,	CLK_CON_MUX_CLKCMU_PERI_UART_DEBUG,	21);
CLK_GATE(CCORE_MUXGATE_CLKCMU_PERI_UART_SENSOR,	0,	CLK_CON_MUX_CLKCMU_PERI_UART_SENSOR,	21);
CLK_GATE(CCORE_MUXGATE_CLKCMU_PERI_SPI_FRONTFROM,	0,	CLK_CON_MUX_CLKCMU_PERI_SPI_FRONTFROM,	21);
CLK_GATE(CCORE_MUXGATE_CLKCMU_PERI_SPI_REARFROM,	0,	CLK_CON_MUX_CLKCMU_PERI_SPI_REARFROM,	21);
CLK_GATE(CCORE_MUXGATE_CLKCMU_PERI_SPI_ESE,	0,	CLK_CON_MUX_CLKCMU_PERI_SPI_ESE,	21);
CLK_GATE(CCORE_MUXGATE_CLKCMU_PERI_SPI_VOICEPROCESSOR,	0,	CLK_CON_MUX_CLKCMU_PERI_SPI_VOICEPROCESSOR,	21);
CLK_GATE(CCORE_MUXGATE_CLKCMU_PERI_SPI_SENSORHUB,	0,	CLK_CON_MUX_CLKCMU_PERI_SPI_SENSORHUB,	21);
CLK_GATE(CCORE_MUXGATE_CLKCMU_ISP_SENSOR0,	0,	CLK_CON_MUX_CLKCMU_ISP_SENSOR0,	21);
CLK_GATE(CCORE_MUXGATE_CLKCMU_ISP_SENSOR1,	0,	CLK_CON_MUX_CLKCMU_ISP_SENSOR1,	21);
CLK_GATE(CCORE_MUXGATE_CLKCMU_ISP_SENSOR2,	0,	CLK_CON_MUX_CLKCMU_ISP_SENSOR2,	21);

int _pwrcal_is_private_mux_set_src(struct pwrcal_clk *clk)
{
	if (clk->id == CCORE_MUX_MIF_PLL ||
		clk->id == CCORE_MUX_BUS_PLL_MIF ||
		clk->id == CCORE_MUX_ACLK_MIF_PLL)
		return 1;
	return 0;
} // MUX_BUS_PLL_MIF = MUX_BUS_PLL_USER

int _pwrcal_private_mux_set_src(struct pwrcal_clk *clk, unsigned int src)
{
	struct pwrcal_clk *mout_top_mif_pll_submux[2] = {CLK(MIF0_MUX_MIF_PLL), CLK(MIF1_MUX_MIF_PLL)};
	struct pwrcal_clk *mout_top_bus_pll_user_submux[2] = {CLK(MIF0_MUX_BUS_PLL_USER), CLK(MIF1_MUX_BUS_PLL_USER)};
	struct pwrcal_clk *mout_top_aclk_mif_pll_submux[2] = {CLK(MIF0_MUX_ACLK_MIF_PLL), CLK(MIF1_MUX_ACLK_MIF_PLL)};
	struct pwrcal_clk **submux;
	struct pwrcal_mux *mux = to_mux(clk);
	int timeout;
	unsigned int mux_stat;
	int i;

	switch (clk->id) {
	case CCORE_MUX_MIF_PLL:
		submux = mout_top_mif_pll_submux;
		break;
	case CCORE_MUX_BUS_PLL_MIF:
		submux = mout_top_bus_pll_user_submux;
		break;
	case CCORE_MUX_ACLK_MIF_PLL:
		submux = mout_top_aclk_mif_pll_submux;
		break;
	default:
		return -1;
	}

	if (src >= (unsigned int)(mux->num_parents))
		return -1;

	pwrcal_setbit(CMU_MIF0_CTRL, 0, 0x1); // MIF clock control from CMU_CCORE
	pwrcal_setbit(CMU_MIF1_CTRL, 0, 0x1); // MIF clock control from CMU_CCORE
	pwrcal_setf(clk->offset, clk->shift, TO_MASK(clk->width), src);

	for (i = 0; i < 2; i++) {
		for (timeout = 0;; timeout++) {
			mux_stat = pwrcal_getf(submux[i]->status,
						submux[i]->s_shift,
						TO_MASK(submux[i]->s_width));
			if (mux_stat == (1 << src))
				break;

			if (timeout > CLK_WAIT_CNT)
				goto timeout_error;
			cpu_relax();
		}
	}

	return 0;

timeout_error:
	pr_err("stat(=%d) check time out, \'%s\', src_num(=%d)",
			mux_stat, clk->name, src);
	return -1;
}

static int strcmp_unalign_address(const char *src1, const char *src2)
{
	for (; *src1 == *src2; src1++, src2++)
		if (*src1 == '\0')
			return 0;

	return ((*(unsigned char *)src1 < *(unsigned char *)src2) ? -1 : 1);
}

static struct pwrcal_clk *clk_get_with_list(char *clk_name, struct pwrcal_clk **clk_list, int clk_count)
{
	int i;

	for (i = 0; i < clk_count; ++i) {
		if (strcmp_unalign_address(clk_list[i]->name, clk_name) == 0)
			return clk_list[i];
	}

	return NULL;
}

struct pwrcal_clk *clk_find(char *clk_name)
{
	struct pwrcal_clk *ret_cal = NULL;

	if (strstr(clk_name, "PLL"))
		ret_cal = clk_get_with_list(clk_name, pll_type_list, NUM_OF_PLL_TYPE);

	if (strstr(clk_name, "DIV"))
		ret_cal = clk_get_with_list(clk_name, div_type_list, NUM_OF_DIV_TYPE);

	if (strstr(clk_name, "MUX"))
		ret_cal = clk_get_with_list(clk_name, mux_type_list, NUM_OF_MUX_TYPE);

	if (strstr(clk_name, "GATE"))
		ret_cal = clk_get_with_list(clk_name, gate_type_list, NUM_OF_GATE_TYPE);

	return ret_cal;
}
// ect
void clk_pll_set_rate_table(struct pwrcal_pll *pll)
{
	int i;
	void *pll_block;
	struct pwrcal_pll_rate_table *pll_rate_table;
	struct ect_pll *pll_unit;
	struct ect_pll_frequency *pll_frequency;

	if (pll == NULL)
		return;

	pll_block = ect_get_block(BLOCK_PLL);
	if (pll_block == NULL)
		return;

	pll_unit = ect_pll_get_pll(pll_block, (char *)pll->clk.name);
	if (pll_unit == NULL)
		return;

	pll_rate_table = kzalloc(sizeof(struct pwrcal_pll_rate_table) * pll_unit->num_of_frequency, GFP_KERNEL);
	if (pll_rate_table == NULL)
		return;

	for (i = 0; i < pll_unit->num_of_frequency; ++i) {
		pll_frequency = &pll_unit->frequency_list[i];

		pll_rate_table[i].rate = pll_frequency->frequency;
		pll_rate_table[i].pdiv = pll_frequency->p;
		pll_rate_table[i].mdiv = pll_frequency->m;
		pll_rate_table[i].sdiv = pll_frequency->s;
		pll_rate_table[i].kdiv = pll_frequency->k;
	}

	pll->rate_table = pll_rate_table;
	pll->rate_count = pll_unit->num_of_frequency;
}
// ect
void clk_init(void)
{

	ADD_CLK_TO_LIST(fixed_rate_type_list, OSCCLK);
	ADD_CLK_TO_LIST(fixed_rate_type_list, CLKPHY_DISPAUD_MIPIPHY_TXBYTECLKHS_0);
	ADD_CLK_TO_LIST(fixed_rate_type_list, CLKPHY_DISPAUD_MIPIPHY_RXCLKESC0_0);
	ADD_CLK_TO_LIST(fixed_rate_type_list, CLKPHY_DISPAUD_MIPIPHY_TXBYTECLKHS_1);
	ADD_CLK_TO_LIST(fixed_rate_type_list, CLKPHY_DISPAUD_MIPIPHY_RXCLKESC0_1);
	ADD_CLK_TO_LIST(fixed_rate_type_list, CLKIO_DISPAUD_AUDIOCDCLK0);
	ADD_CLK_TO_LIST(fixed_rate_type_list, CLKIO_DISPAUD_MIXER_SCLK_AP);
	ADD_CLK_TO_LIST(fixed_rate_type_list, CLKIO_DISPAUD_MIXER_BCLK_BT);
	ADD_CLK_TO_LIST(fixed_rate_type_list, CLKIO_DISPAUD_MIXER_BCLK_CP);
	ADD_CLK_TO_LIST(fixed_rate_type_list, CLKIO_DISPAUD_MIXER_BCLK_FM);
	ADD_CLK_TO_LIST(fixed_rate_type_list, CLKPHY_FSYS_USB20DRD_PHYCLOCK);
	ADD_CLK_TO_LIST(fixed_rate_type_list, CLKPHY_FSYS_UFS_TX0_SYMBOL);
	ADD_CLK_TO_LIST(fixed_rate_type_list, CLKPHY_FSYS_UFS_RX0_SYMBOL);
	ADD_CLK_TO_LIST(fixed_rate_type_list, CLKPHY_ISP_S_RXBYTECLKHS0_S4);
	ADD_CLK_TO_LIST(fixed_rate_type_list, CLKPHY_ISP_S_RXBYTECLKHS1_S4);
	ADD_CLK_TO_LIST(fixed_rate_type_list, CLKPHY_ISP_S_RXBYTECLKHS2_S4);
	ADD_CLK_TO_LIST(fixed_rate_type_list, CLKPHY_ISP_S_RXBYTECLKHS3_S4);
	ADD_CLK_TO_LIST(fixed_rate_type_list, CLKPHY_ISP_S_RXBYTECLKHS0_S4S);
	ADD_CLK_TO_LIST(fixed_rate_type_list, CLKPHY_ISP_S_RXBYTECLKHS1_S4S);
	ADD_CLK_TO_LIST(fixed_rate_type_list, CLKPHY_ISP_S_RXBYTECLKHS2_S4S);
	ADD_CLK_TO_LIST(fixed_rate_type_list, CLKPHY_ISP_S_RXBYTECLKHS3_S4S);

	ADD_CLK_TO_LIST(fixed_factor_type_list, CCORE_FF_MUX_MEDIA_PLL_DIV2);
	ADD_CLK_TO_LIST(fixed_factor_type_list, CCORE_FF_MUX_BUS_PLL_DIV2);
	ADD_CLK_TO_LIST(fixed_factor_type_list, MIF0_FF_MUX_ACLK_MIF_PLL_DIV2);
	ADD_CLK_TO_LIST(fixed_factor_type_list, MIF0_FF_MUX_ACLK_MIF_PLL_DIV4);
	ADD_CLK_TO_LIST(fixed_factor_type_list, MIF0_FF_ACLK_MIF_PHY);
	ADD_CLK_TO_LIST(fixed_factor_type_list, MIF1_FF_MUX_ACLK_MIF_PLL_DIV2);
	ADD_CLK_TO_LIST(fixed_factor_type_list, MIF1_FF_MUX_ACLK_MIF_PLL_DIV4);
	ADD_CLK_TO_LIST(fixed_factor_type_list, MIF1_FF_ACLK_MIF_PHY);

	ADD_CLK_TO_LIST(pll_type_list, CPUCL0_PLL);
	ADD_CLK_TO_LIST(pll_type_list, CPUCL1_PLL);
	ADD_CLK_TO_LIST(pll_type_list, MIF_PLL);
	ADD_CLK_TO_LIST(pll_type_list, BUS_PLL);
	ADD_CLK_TO_LIST(pll_type_list, MEDIA_PLL);
	ADD_CLK_TO_LIST(pll_type_list, G3D_PLL);
	ADD_CLK_TO_LIST(pll_type_list, USB_PLL);
	ADD_CLK_TO_LIST(pll_type_list, ISP_PLL);
	ADD_CLK_TO_LIST(pll_type_list, DISP_PLL);
	ADD_CLK_TO_LIST(pll_type_list, AUD_PLL);

	ADD_CLK_TO_LIST(mux_type_list, CCORE_MUX_MEDIA_PLL);
	ADD_CLK_TO_LIST(mux_type_list, CCORE_MUX_BUS_PLL);
	ADD_CLK_TO_LIST(mux_type_list, CCORE_MUX_CLKCMU_MIF_SWITCH);
	ADD_CLK_TO_LIST(mux_type_list, CCORE_MUX_CLK_CCORE_BUSD);
	ADD_CLK_TO_LIST(mux_type_list, CCORE_MUX_CLK_CCORE_CCI);
	ADD_CLK_TO_LIST(mux_type_list, CCORE_MUX_CLKCMU_ISP_VRA);
	ADD_CLK_TO_LIST(mux_type_list, CCORE_MUX_CLKCMU_ISP_CAM);
	ADD_CLK_TO_LIST(mux_type_list, CCORE_MUX_CLKCMU_ISP_ISP);
	ADD_CLK_TO_LIST(mux_type_list, CCORE_MUX_CLKCMU_DISPAUD_BUS);
	ADD_CLK_TO_LIST(mux_type_list, CCORE_MUX_CLKCMU_DISPAUD_DECON_INT_VCLK);
	ADD_CLK_TO_LIST(mux_type_list, CCORE_MUX_CLKCMU_DISPAUD_DECON_INT_ECLK);
	ADD_CLK_TO_LIST(mux_type_list, CCORE_MUX_CLKCMU_MFCMSCL_MSCL);
	ADD_CLK_TO_LIST(mux_type_list, CCORE_MUX_CLKCMU_MFCMSCL_MFC);
	ADD_CLK_TO_LIST(mux_type_list, CCORE_MUX_CLKCMU_FSYS_BUS);
	ADD_CLK_TO_LIST(mux_type_list, CCORE_MUX_CLKCMU_FSYS_MMC0);
	ADD_CLK_TO_LIST(mux_type_list, CCORE_MUX_CLKCMU_FSYS_MMC1);
	ADD_CLK_TO_LIST(mux_type_list, CCORE_MUX_CLKCMU_FSYS_MMC2);
	ADD_CLK_TO_LIST(mux_type_list, CCORE_MUX_CLKCMU_FSYS_UFSUNIPRO);
	ADD_CLK_TO_LIST(mux_type_list, CCORE_MUX_CLKCMU_FSYS_UFSUNIPRO_CFG);
	ADD_CLK_TO_LIST(mux_type_list, CCORE_MUX_CLKCMU_FSYS_USB20DRD_REFCLK);
	ADD_CLK_TO_LIST(mux_type_list, CCORE_MUX_CLKCMU_PERI_BUS);
	ADD_CLK_TO_LIST(mux_type_list, CCORE_MUX_CLKCMU_PERI_UART_BTWIFIFM);
	ADD_CLK_TO_LIST(mux_type_list, CCORE_MUX_CLKCMU_PERI_UART_DEBUG);
	ADD_CLK_TO_LIST(mux_type_list, CCORE_MUX_CLKCMU_PERI_UART_SENSOR);
	ADD_CLK_TO_LIST(mux_type_list, CCORE_MUX_CLKCMU_PERI_SPI_FRONTFROM);
	ADD_CLK_TO_LIST(mux_type_list, CCORE_MUX_CLKCMU_PERI_SPI_REARFROM);
	ADD_CLK_TO_LIST(mux_type_list, CCORE_MUX_CLKCMU_PERI_SPI_ESE);
	ADD_CLK_TO_LIST(mux_type_list, CCORE_MUX_CLKCMU_PERI_SPI_VOICEPROCESSOR);
	ADD_CLK_TO_LIST(mux_type_list, CCORE_MUX_CLKCMU_PERI_SPI_SENSORHUB);
	ADD_CLK_TO_LIST(mux_type_list, CCORE_MUX_CLKCMU_ISP_SENSOR0);
	ADD_CLK_TO_LIST(mux_type_list, CCORE_MUX_CLKCMU_ISP_SENSOR1);
	ADD_CLK_TO_LIST(mux_type_list, CCORE_MUX_CLKCMU_ISP_SENSOR2);
	ADD_CLK_TO_LIST(mux_type_list, CPUCL0_MUX_CPUCL0_PLL);
	ADD_CLK_TO_LIST(mux_type_list, CPUCL0_MUX_CLKCMU_CPUCL0_SWITCH_USER);
	ADD_CLK_TO_LIST(mux_type_list, CPUCL0_MUX_CLK_CPUCL0);
	ADD_CLK_TO_LIST(mux_type_list, CPUCL1_MUX_CPUCL1_PLL);
	ADD_CLK_TO_LIST(mux_type_list, CPUCL1_MUX_CLKCMU_CPUCL1_SWITCH_USER);
	ADD_CLK_TO_LIST(mux_type_list, CPUCL1_MUX_CLK_CPUCL1);
	ADD_CLK_TO_LIST(mux_type_list, DISPAUD_MUX_DISP_PLL);
	ADD_CLK_TO_LIST(mux_type_list, DISPAUD_MUX_AUD_PLL);
	ADD_CLK_TO_LIST(mux_type_list, DISPAUD_MUX_CLK_DISPAUD_DECON_INT_VCLK);
	ADD_CLK_TO_LIST(mux_type_list, DISPAUD_MUX_CLK_DISPAUD_DECON_INT_ECLK);
	ADD_CLK_TO_LIST(mux_type_list, DISPAUD_MUX_CLK_DISPAUD_MI2S);
	ADD_CLK_TO_LIST(mux_type_list, FSYS_MUX_USB_PLL);
	ADD_CLK_TO_LIST(mux_type_list, G3D_MUX_G3D_PLL);
	ADD_CLK_TO_LIST(mux_type_list, G3D_MUX_CLKCMU_G3D_SWITCH_USER);
	ADD_CLK_TO_LIST(mux_type_list, G3D_MUX_CLK_G3D);
	ADD_CLK_TO_LIST(mux_type_list, ISP_MUX_ISP_PLL);
	ADD_CLK_TO_LIST(mux_type_list, ISP_MUX_CLKCMU_ISP_VRA_USER);
	ADD_CLK_TO_LIST(mux_type_list, ISP_MUX_CLKCMU_ISP_CAM_USER);
	ADD_CLK_TO_LIST(mux_type_list, ISP_MUX_CLKCMU_ISP_ISP_USER);
	ADD_CLK_TO_LIST(mux_type_list, ISP_MUX_CLK_ISP_VRA);
	ADD_CLK_TO_LIST(mux_type_list, ISP_MUX_CLK_ISP_CAM);
	ADD_CLK_TO_LIST(mux_type_list, ISP_MUX_CLK_ISP_ISP);
	ADD_CLK_TO_LIST(mux_type_list, ISP_MUX_CLK_ISP_ISPD);
	ADD_CLK_TO_LIST(mux_type_list, MFCMSCL_MUX_CLKCMU_MFCMSCL_MSCL_USER);
	ADD_CLK_TO_LIST(mux_type_list, MFCMSCL_MUX_CLKCMU_MFCMSCL_MFC_USER);
	ADD_CLK_TO_LIST(mux_type_list, MIF0_MUX_MIF_PLL);
	ADD_CLK_TO_LIST(mux_type_list, MIF0_MUX_BUS_PLL_USER);
	ADD_CLK_TO_LIST(mux_type_list, MIF0_MUX_ACLK_MIF_PLL);
	ADD_CLK_TO_LIST(mux_type_list, MIF0_MUX_PCLK_MIF);
	ADD_CLK_TO_LIST(mux_type_list, MIF1_MUX_MIF_PLL);
	ADD_CLK_TO_LIST(mux_type_list, MIF1_MUX_BUS_PLL_USER);
	ADD_CLK_TO_LIST(mux_type_list, MIF1_MUX_ACLK_MIF_PLL);
	ADD_CLK_TO_LIST(mux_type_list, MIF1_MUX_PCLK_MIF);
	ADD_CLK_TO_LIST(mux_type_list, CCORE_MUX_MIF_PLL);
	ADD_CLK_TO_LIST(mux_type_list, CCORE_MUX_BUS_PLL_MIF);
	ADD_CLK_TO_LIST(mux_type_list, CCORE_MUX_ACLK_MIF_PLL);


	ADD_CLK_TO_LIST(mux_type_list, DISPAUD_MUX_CLKCMU_DISPAUD_BUS_USER);
	ADD_CLK_TO_LIST(mux_type_list, DISPAUD_MUX_CLKCMU_DISPAUD_DECON_INT_VCLK_USER);
	ADD_CLK_TO_LIST(mux_type_list, DISPAUD_MUX_CLKCMU_DISPAUD_DECON_INT_ECLK_USER);
	ADD_CLK_TO_LIST(mux_type_list, DISPAUD_MUX_CLKPHY_DISPAUD_MIPIPHY_TXBYTECLKHS_0_USER);
	ADD_CLK_TO_LIST(mux_type_list, DISPAUD_MUX_CLKPHY_DISPAUD_MIPIPHY_RXCLKESC0_0_USER);
	ADD_CLK_TO_LIST(mux_type_list, DISPAUD_MUX_CLKPHY_DISPAUD_MIPIPHY_TXBYTECLKHS_1_USER);
	ADD_CLK_TO_LIST(mux_type_list, DISPAUD_MUX_CLKPHY_DISPAUD_MIPIPHY_RXCLKESC0_1_USER);
	ADD_CLK_TO_LIST(mux_type_list, FSYS_MUX_CLKPHY_FSYS_USB20DRD_PHYCLOCK_USER);
	ADD_CLK_TO_LIST(mux_type_list, FSYS_MUX_CLKPHY_FSYS_UFS_TX0_SYMBOL_USER);
	ADD_CLK_TO_LIST(mux_type_list, FSYS_MUX_CLKPHY_FSYS_UFS_RX0_SYMBOL_USER);
	ADD_CLK_TO_LIST(mux_type_list, ISP_MUX_CLKPHY_ISP_S_RXBYTECLKHS0_S4_USER);
	ADD_CLK_TO_LIST(mux_type_list, ISP_MUX_CLKPHY_ISP_S_RXBYTECLKHS1_S4_USER);
	ADD_CLK_TO_LIST(mux_type_list, ISP_MUX_CLKPHY_ISP_S_RXBYTECLKHS2_S4_USER);
	ADD_CLK_TO_LIST(mux_type_list, ISP_MUX_CLKPHY_ISP_S_RXBYTECLKHS3_S4_USER);
	ADD_CLK_TO_LIST(mux_type_list, ISP_MUX_CLKPHY_ISP_S_RXBYTECLKHS0_S4S_USER);
	ADD_CLK_TO_LIST(mux_type_list, ISP_MUX_CLKPHY_ISP_S_RXBYTECLKHS1_S4S_USER);
	ADD_CLK_TO_LIST(mux_type_list, ISP_MUX_CLKPHY_ISP_S_RXBYTECLKHS2_S4S_USER);
	ADD_CLK_TO_LIST(mux_type_list, ISP_MUX_CLKPHY_ISP_S_RXBYTECLKHS3_S4S_USER);

	ADD_CLK_TO_LIST(div_type_list, CCORE_DIV_CLKCMU_MIF_SWITCH);
	ADD_CLK_TO_LIST(div_type_list, CCORE_DIV_CLK_CCORE_BUSD);
	ADD_CLK_TO_LIST(div_type_list, CCORE_DIV_CLK_CCORE_APB);
	ADD_CLK_TO_LIST(div_type_list, CCORE_DIV_CLK_CCORE_CCI);
	ADD_CLK_TO_LIST(div_type_list, CCORE_DIV_CLK_CCORE_BUSP);
	ADD_CLK_TO_LIST(div_type_list, CCORE_DIV_CLK_CCORE_HSI2C);
	ADD_CLK_TO_LIST(div_type_list, CCORE_DIV_CLKCMU_CP_MEDIA_PLL);
	ADD_CLK_TO_LIST(div_type_list, CCORE_DIV_CLKCMU_CPUCL0_SWITCH);
	ADD_CLK_TO_LIST(div_type_list, CCORE_DIV_CLKCMU_CPUCL1_SWITCH);
	ADD_CLK_TO_LIST(div_type_list, CCORE_DIV_CLKCMU_G3D_SWITCH);
	ADD_CLK_TO_LIST(div_type_list, CCORE_DIV_CLKCMU_ISP_VRA);
	ADD_CLK_TO_LIST(div_type_list, CCORE_DIV_CLKCMU_ISP_CAM);
	ADD_CLK_TO_LIST(div_type_list, CCORE_DIV_CLKCMU_ISP_ISP);
	ADD_CLK_TO_LIST(div_type_list, CCORE_DIV_CLKCMU_DISPAUD_BUS);
	ADD_CLK_TO_LIST(div_type_list, CCORE_DIV_CLKCMU_DISPAUD_DECON_INT_VCLK);
	ADD_CLK_TO_LIST(div_type_list, CCORE_DIV_CLKCMU_DISPAUD_DECON_INT_ECLK);
	ADD_CLK_TO_LIST(div_type_list, CCORE_DIV_CLKCMU_MFCMSCL_MSCL);
	ADD_CLK_TO_LIST(div_type_list, CCORE_DIV_CLKCMU_MFCMSCL_MFC);
	ADD_CLK_TO_LIST(div_type_list, CCORE_DIV_CLKCMU_FSYS_BUS);
	ADD_CLK_TO_LIST(div_type_list, CCORE_DIV_CLKCMU_FSYS_MMC0);
	ADD_CLK_TO_LIST(div_type_list, CCORE_DIV_CLKCMU_FSYS_MMC1);
	ADD_CLK_TO_LIST(div_type_list, CCORE_DIV_CLKCMU_FSYS_MMC2);
	ADD_CLK_TO_LIST(div_type_list, CCORE_DIV_CLKCMU_FSYS_UFSUNIPRO);
	ADD_CLK_TO_LIST(div_type_list, CCORE_DIV_CLKCMU_FSYS_UFSUNIPRO_CFG);
	ADD_CLK_TO_LIST(div_type_list, CCORE_DIV_CLKCMU_FSYS_USB20DRD_REFCLK);
	ADD_CLK_TO_LIST(div_type_list, CCORE_DIV_CLKCMU_PERI_BUS);
	ADD_CLK_TO_LIST(div_type_list, CCORE_DIV_CLKCMU_PERI_UART_BTWIFIFM);
	ADD_CLK_TO_LIST(div_type_list, CCORE_DIV_CLKCMU_PERI_UART_DEBUG);
	ADD_CLK_TO_LIST(div_type_list, CCORE_DIV_CLKCMU_PERI_UART_SENSOR);
	ADD_CLK_TO_LIST(div_type_list, CCORE_DIV_CLKCMU_PERI_SPI_FRONTFROM);
	ADD_CLK_TO_LIST(div_type_list, CCORE_DIV_CLKCMU_PERI_SPI_REARFROM);
	ADD_CLK_TO_LIST(div_type_list, CCORE_DIV_CLKCMU_PERI_SPI_ESE);
	ADD_CLK_TO_LIST(div_type_list, CCORE_DIV_CLKCMU_PERI_SPI_VOICEPROCESSOR);
	ADD_CLK_TO_LIST(div_type_list, CCORE_DIV_CLKCMU_PERI_SPI_SENSORHUB);
	ADD_CLK_TO_LIST(div_type_list, CCORE_DIV_CLKCMU_ISP_SENSOR0);
	ADD_CLK_TO_LIST(div_type_list, CCORE_DIV_CLKCMU_ISP_SENSOR1);
	ADD_CLK_TO_LIST(div_type_list, CCORE_DIV_CLKCMU_ISP_SENSOR2);
	ADD_CLK_TO_LIST(div_type_list, CPUCL0_DIV_CLK_CPUCL0_1);
	ADD_CLK_TO_LIST(div_type_list, CPUCL0_DIV_CLK_CPUCL0_2);
	ADD_CLK_TO_LIST(div_type_list, CPUCL0_DIV_CLK_CPUCL0_ACLK);
	ADD_CLK_TO_LIST(div_type_list, CPUCL0_DIV_CLK_CPUCL0_PCLK);
	ADD_CLK_TO_LIST(div_type_list, CPUCL0_DIV_CLK_CPUCL0_ATCLK);
	ADD_CLK_TO_LIST(div_type_list, CPUCL0_DIV_CLK_CPUCL0_PCLKDBG);
	ADD_CLK_TO_LIST(div_type_list, CPUCL0_DIV_CLK_CPUCL0_CNTCLK);
	ADD_CLK_TO_LIST(div_type_list, CPUCL0_DIV_CLK_CPUCL0_RUN_MONITOR);
	ADD_CLK_TO_LIST(div_type_list, CPUCL0_DIV_CLK_CPUCL0_HPM);
	ADD_CLK_TO_LIST(div_type_list, CPUCL0_DIV_CLK_CPUCL0_PLL);
	ADD_CLK_TO_LIST(div_type_list, CPUCL1_DIV_CLK_CPUCL1_1);
	ADD_CLK_TO_LIST(div_type_list, CPUCL1_DIV_CLK_CPUCL1_2);
	ADD_CLK_TO_LIST(div_type_list, CPUCL1_DIV_CLK_CPUCL1_ACLK);
	ADD_CLK_TO_LIST(div_type_list, CPUCL1_DIV_CLK_CPUCL1_PCLK);
	ADD_CLK_TO_LIST(div_type_list, CPUCL1_DIV_CLK_CPUCL1_ATCLK);
	ADD_CLK_TO_LIST(div_type_list, CPUCL1_DIV_CLK_CPUCL1_PCLKDBG);
	ADD_CLK_TO_LIST(div_type_list, CPUCL1_DIV_CLK_CPUCL1_CNTCLK);
	ADD_CLK_TO_LIST(div_type_list, CPUCL1_DIV_CLK_CPUCL1_RUN_MONITOR);
	ADD_CLK_TO_LIST(div_type_list, CPUCL1_DIV_CLK_CPUCL1_HPM);
	ADD_CLK_TO_LIST(div_type_list, CPUCL1_DIV_CLK_CPUCL1_PLL);
	ADD_CLK_TO_LIST(div_type_list, DISPAUD_DIV_CLK_DISPAUD_APB);
	ADD_CLK_TO_LIST(div_type_list, DISPAUD_DIV_CLK_DISPAUD_DECON_INT_VCLK);
	ADD_CLK_TO_LIST(div_type_list, DISPAUD_DIV_CLK_DISPAUD_DECON_INT_ECLK);
	ADD_CLK_TO_LIST(div_type_list, DISPAUD_DIV_CLK_DISPAUD_MI2S);
	ADD_CLK_TO_LIST(div_type_list, DISPAUD_DIV_CLK_DISPAUD_MIXER);
	ADD_CLK_TO_LIST(div_type_list, G3D_DIV_CLK_G3D_BUS);
	ADD_CLK_TO_LIST(div_type_list, G3D_DIV_CLK_G3D_APB);
	ADD_CLK_TO_LIST(div_type_list, ISP_DIV_CLK_ISP_APB);
	ADD_CLK_TO_LIST(div_type_list, ISP_DIV_CLK_ISP_CAM_HALF);
	ADD_CLK_TO_LIST(div_type_list, MFCMSCL_DIV_CLK_MFCMSCL_APB);
	ADD_CLK_TO_LIST(div_type_list, MIF0_DIV_PCLK_MIF0);
	ADD_CLK_TO_LIST(div_type_list, MIF1_DIV_PCLK_MIF1);

	ADD_CLK_TO_LIST(gate_type_list, CCORE_GATE_CLK_CCORE_UID_NOC_REFCLK_GEN_IPCLKPORT_I_OSC_CLK);
	ADD_CLK_TO_LIST(gate_type_list, CCORE_GATE_CLK_CCORE_UID_WRAP_ADC_IF_IPCLKPORT_I_OSC_SYS);
	ADD_CLK_TO_LIST(gate_type_list, CCORE_GATE_CLK_CCORE_UID_SYSREG_CCORE_IPCLKPORT_CLK);
	ADD_CLK_TO_LIST(gate_type_list, CCORE_GATE_CLK_CCORE_UID_PMU_CCORE_IPCLKPORT_I_CLK__PMU_CCORE);
	ADD_CLK_TO_LIST(gate_type_list, CCORE_GATE_CLK_CCORE_UID_XIU_D_CCORE_1_IPCLKPORT_ACLK);
	ADD_CLK_TO_LIST(gate_type_list, CCORE_GATE_CLK_CCORE_UID_XIU_D_CCORE_0_IPCLKPORT_ACLK);
	ADD_CLK_TO_LIST(gate_type_list, CCORE_GATE_CLK_CCORE_UID_PPMU_GNSS_IPCLKPORT_ACLK);
	ADD_CLK_TO_LIST(gate_type_list, CCORE_GATE_CLK_CCORE_UID_PPMU_CP_IPCLKPORT_ACLK);
	ADD_CLK_TO_LIST(gate_type_list, CCORE_GATE_CLK_CCORE_UID_PPMU_DMC1_RT_IPCLKPORT_ACLK);
	ADD_CLK_TO_LIST(gate_type_list, CCORE_GATE_CLK_CCORE_UID_PPMU_DMC1_NRT_IPCLKPORT_ACLK);
	ADD_CLK_TO_LIST(gate_type_list, CCORE_GATE_CLK_CCORE_UID_PPMU_DMC0_RT_IPCLKPORT_ACLK);
	ADD_CLK_TO_LIST(gate_type_list, CCORE_GATE_CLK_CCORE_UID_PPMU_DMC0_NRT_IPCLKPORT_ACLK);
	ADD_CLK_TO_LIST(gate_type_list, CCORE_GATE_CLK_CCORE_UID_CCORE_P_SFR_IPCLKPORT_ACLK_CPNP);
	ADD_CLK_TO_LIST(gate_type_list, CCORE_GATE_CLK_CCORE_UID_ASYNCS_LH_BUSD1_DMC1_IPCLKPORT_I_CLK);
	ADD_CLK_TO_LIST(gate_type_list, CCORE_GATE_CLK_CCORE_UID_ASYNCS_LH_BUSD0_DMC0_IPCLKPORT_I_CLK);
	ADD_CLK_TO_LIST(gate_type_list, CCORE_GATE_CLK_CCORE_UID_ASYNCM_LH_GNSS_CCORE_D_CP_IPCLKPORT_I_CLK);
	ADD_CLK_TO_LIST(gate_type_list, CCORE_GATE_CLK_CCORE_UID_ASYNCM_LH_CP_CCORE_D_CP_IPCLKPORT_I_CLK);
	ADD_CLK_TO_LIST(gate_type_list, CCORE_GATE_CLK_CCORE_UID_CCORE_P_SFR_IPCLKPORT_ACLK_CCORENP_CCOREP);
	ADD_CLK_TO_LIST(gate_type_list, CCORE_GATE_CLK_CCORE_UID_VT_MON_APB_IPCLKPORT_I_PCLK);
	ADD_CLK_TO_LIST(gate_type_list, CCORE_GATE_CLK_CCORE_UID_CCORE_D_CP_IPCLKPORT_PCLK_CCORE_CPND_SRV);
	ADD_CLK_TO_LIST(gate_type_list, CCORE_GATE_CLK_CCORE_UID_CCORE_D_RT_IPCLKPORT_PCLK_CCORE_RTND_SRV);
	ADD_CLK_TO_LIST(gate_type_list, CCORE_GATE_CLK_CCORE_UID_CCORE_D_NRT_IPCLKPORT_PCLK_CCORE_NRTND_SRV);
	ADD_CLK_TO_LIST(gate_type_list, CCORE_GATE_CLK_CCORE_UID_QE_DMC1_CPU_IPCLKPORT_PCLK);
	ADD_CLK_TO_LIST(gate_type_list, CCORE_GATE_CLK_CCORE_UID_PPMU_GNSS_IPCLKPORT_PCLK);
	ADD_CLK_TO_LIST(gate_type_list, CCORE_GATE_CLK_CCORE_UID_PPMU_DMC1_RT_IPCLKPORT_PCLK);
	ADD_CLK_TO_LIST(gate_type_list, CCORE_GATE_CLK_CCORE_UID_PPMU_DMC1_NRT_IPCLKPORT_PCLK);
	ADD_CLK_TO_LIST(gate_type_list, CCORE_GATE_CLK_CCORE_UID_QE_DMC0_CPU_IPCLKPORT_PCLK);
	ADD_CLK_TO_LIST(gate_type_list, CCORE_GATE_CLK_CCORE_UID_PPMU_CP_IPCLKPORT_PCLK);
	ADD_CLK_TO_LIST(gate_type_list, CCORE_GATE_CLK_CCORE_UID_PPMU_DMC0_RT_IPCLKPORT_PCLK);
	ADD_CLK_TO_LIST(gate_type_list, CCORE_GATE_CLK_CCORE_UID_PPMU_DMC0_NRT_IPCLKPORT_PCLK);
	ADD_CLK_TO_LIST(gate_type_list, CCORE_GATE_CLK_CCORE_UID_MODAPIF_V1P5_CCORE_GNSS_IPCLKPORT_PCLK_Mailbox);
	ADD_CLK_TO_LIST(gate_type_list, CCORE_GATE_CLK_CCORE_UID_MODAPIF_V1P5_CCORE_CP_IPCLKPORT_PCLK_Mailbox);
	ADD_CLK_TO_LIST(gate_type_list, CCORE_GATE_CLK_CCORE_UID_WRAP_ADC_IF_IPCLKPORT_PCLK_S1);
	ADD_CLK_TO_LIST(gate_type_list, CCORE_GATE_CLK_CCORE_UID_WRAP_ADC_IF_IPCLKPORT_PCLK_S0);
	ADD_CLK_TO_LIST(gate_type_list, CCORE_GATE_CLK_CCORE_UID_GPIO_CCORE_IPCLKPORT_PCLK);
	ADD_CLK_TO_LIST(gate_type_list, CCORE_GATE_CLK_CCORE_UID_SYSREG_CCORE_IPCLKPORT_PCLK);
	ADD_CLK_TO_LIST(gate_type_list, CCORE_GATE_CLK_CCORE_UID_PMU_CCORE_IPCLKPORT_I_PCLK);
	ADD_CLK_TO_LIST(gate_type_list, CCORE_GATE_CLK_CCORE_UID_ASYNCAPB_CCORE_CSSYS_IPCLKPORT_PCLKS);
	ADD_CLK_TO_LIST(gate_type_list, CCORE_GATE_CLK_CCORE_UID_ASYNCAPB_HSI2C_CP_IPCLKPORT_PCLKS);
	ADD_CLK_TO_LIST(gate_type_list, CCORE_GATE_CLK_CCORE_UID_ASYNCAPB_HSI2C_AP_IPCLKPORT_PCLKS);
	ADD_CLK_TO_LIST(gate_type_list, CCORE_GATE_CLK_CCORE_UID_SFRIF_PMU_ALIVE_IPCLKPORT_PCLK);
	ADD_CLK_TO_LIST(gate_type_list, CCORE_GATE_CLK_CCORE_UID_AHB2APB_BUS_IPCLKPORT_HCLK);
	ADD_CLK_TO_LIST(gate_type_list, CCORE_GATE_CLK_CCORE_UID_AHB2APB_CCORE2_IPCLKPORT_HCLK);
	ADD_CLK_TO_LIST(gate_type_list, CCORE_GATE_CLK_CCORE_UID_AHB2APB_CCORE1_IPCLKPORT_HCLK);
	ADD_CLK_TO_LIST(gate_type_list, CCORE_GATE_CLK_CCORE_UID_AHB2APB_CCORE0_IPCLKPORT_HCLK);
	ADD_CLK_TO_LIST(gate_type_list, CCORE_GATE_CLK_CCORE_UID_AHB_BRIDGE_CCORE_IPCLKPORT_HCLK);
	ADD_CLK_TO_LIST(gate_type_list, CCORE_GATE_CLK_CCORE_UID_ASYNCS_LH_CCORE_P_MIF1_IPCLKPORT_I_CLK);
	ADD_CLK_TO_LIST(gate_type_list, CCORE_GATE_CLK_CCORE_UID_ASYNCS_LH_CCORE_P_MIF0_IPCLKPORT_I_CLK);
	ADD_CLK_TO_LIST(gate_type_list, CCORE_GATE_CLK_CCORE_UID_ASYNCS_LH_CCORE_P_PERI_IPCLKPORT_I_CLK);
	ADD_CLK_TO_LIST(gate_type_list, CCORE_GATE_CLK_CCORE_UID_ASYNCS_LH_CCORE_P_G3D_IPCLKPORT_I_CLK);
	ADD_CLK_TO_LIST(gate_type_list, CCORE_GATE_CLK_CCORE_UID_ASYNCS_LH_CCORE_P_MFCMSCL_IPCLKPORT_I_CLK);
	ADD_CLK_TO_LIST(gate_type_list, CCORE_GATE_CLK_CCORE_UID_ASYNCS_LH_CCORE_P_DISPAUD_IPCLKPORT_I_CLK);
	ADD_CLK_TO_LIST(gate_type_list, CCORE_GATE_CLK_CCORE_UID_ASYNCS_LH_CCORE_P_ISP_IPCLKPORT_I_CLK);
	ADD_CLK_TO_LIST(gate_type_list, CCORE_GATE_CLK_CCORE_UID_ASYNCS_LH_CCORE_P_CPUCL1_IPCLKPORT_I_CLK);
	ADD_CLK_TO_LIST(gate_type_list, CCORE_GATE_CLK_CCORE_UID_ASYNCS_LH_CCORE_P_CPUCL0_IPCLKPORT_I_CLK);
	ADD_CLK_TO_LIST(gate_type_list, CCORE_GATE_CLK_CCORE_UID_MODAPIF_V1P5_CCORE_CP_IPCLKPORT_PCLK_Mailbox_S);
	ADD_CLK_TO_LIST(gate_type_list, CCORE_GATE_CLK_CCORE_UID_CCORE_P_SFR_IPCLKPORT_ACLK_CCORENP_CORE);
	ADD_CLK_TO_LIST(gate_type_list, CCORE_GATE_CLK_CCORE_UID_CPU1_MO_MON_IPCLKPORT_I_ACLK);
	ADD_CLK_TO_LIST(gate_type_list, CCORE_GATE_CLK_CCORE_UID_CPU0_MO_MON_IPCLKPORT_I_ACLK);
	ADD_CLK_TO_LIST(gate_type_list, CCORE_GATE_CLK_CCORE_UID_ASYNCM_DBG_IPCLKPORT_ACLK);
	ADD_CLK_TO_LIST(gate_type_list, CCORE_GATE_CLK_CCORE_UID_ASYNCM_CPUCL1_IPCLKPORT_I_CLK);
	ADD_CLK_TO_LIST(gate_type_list, CCORE_GATE_CLK_CCORE_UID_ASYNCM_CPUCL0_IPCLKPORT_I_CLK);
	ADD_CLK_TO_LIST(gate_type_list, CCORE_GATE_CLK_CCORE_UID_UPSIZER_DBG_CCORE_D_CCI_IPCLKPORT_aclk);
	ADD_CLK_TO_LIST(gate_type_list, CCORE_GATE_CLK_CCORE_UID_ASYNCS_LH_DMC1_CPU_IPCLKPORT_I_CLK);
	ADD_CLK_TO_LIST(gate_type_list, CCORE_GATE_CLK_CCORE_UID_ASYNCS_LH_DMC0_CPU_IPCLKPORT_I_CLK);
	ADD_CLK_TO_LIST(gate_type_list, CCORE_GATE_CLK_CCORE_UID_QE_DMC1_CPU_IPCLKPORT_ACLK);
	ADD_CLK_TO_LIST(gate_type_list, CCORE_GATE_CLK_CCORE_UID_QE_DMC0_CPU_IPCLKPORT_ACLK);
	ADD_CLK_TO_LIST(gate_type_list, CCORE_GATE_CLK_CCORE_UID_ASYNCS_LH_CCORE_P_FSYS_IPCLKPORT_I_CLK);
	ADD_CLK_TO_LIST(gate_type_list, CCORE_GATE_CLK_CCORE_UID_CCORE_P_SFR_IPCLKPORT_ACLK_CCORENP_CORE_DIV);
	ADD_CLK_TO_LIST(gate_type_list, CCORE_GATE_CLK_CCORE_UID_SYNC_INTC_SOC_IPCLKPORT_CLK);
	ADD_CLK_TO_LIST(gate_type_list, CCORE_GATE_CLK_CCORE_UID_INTC_SOC_IPCLKPORT_CLK);
	ADD_CLK_TO_LIST(gate_type_list, CCORE_GATE_CLK_CCORE_UID_MODAPIF_V1P5_CCORE_CP_IPCLKPORT_PCLK_HSI2C);
	ADD_CLK_TO_LIST(gate_type_list, CCORE_GATE_CLK_CCORE_UID_MODAPIF_V1P5_CCORE_CP_IPCLKPORT_PCLK_HSI2C_BAT_1);
	ADD_CLK_TO_LIST(gate_type_list, CCORE_GATE_CLK_CCORE_UID_MODAPIF_V1P5_CCORE_CP_IPCLKPORT_PCLK_HSI2C_BAT_0);
	ADD_CLK_TO_LIST(gate_type_list, CCORE_GATE_CLK_CCORE_UID_HSI2C_CCORE_IPCLKPORT_iTCLK);
	ADD_CLK_TO_LIST(gate_type_list, CCORE_GATE_CLK_CCORE_UID_HSI2C_CCORE_IPCLKPORT_iPCLK);
	ADD_CLK_TO_LIST(gate_type_list, CCORE_GATE_CLK_CCORE_UID_ASYNCAPB_HSI2C_CP_IPCLKPORT_PCLKM);
	ADD_CLK_TO_LIST(gate_type_list, CCORE_GATE_CLK_CCORE_UID_ASYNCAPB_HSI2C_AP_IPCLKPORT_PCLKM);
	ADD_CLK_TO_LIST(gate_type_list, CCORE_GATE_CLKCMU_CP_MEDIA_PLL);
	ADD_CLK_TO_LIST(gate_type_list, CCORE_GATE_CLKCMU_MIF_SWITCH);
	ADD_CLK_TO_LIST(gate_type_list, CCORE_GATE_CLKCMU_CPUCL0_SWITCH);
	ADD_CLK_TO_LIST(gate_type_list, CCORE_GATE_CLKCMU_CPUCL1_SWITCH);
	ADD_CLK_TO_LIST(gate_type_list, CCORE_GATE_CLKCMU_G3D_SWITCH);
	ADD_CLK_TO_LIST(gate_type_list, CCORE_GATE_CLKCMU_ISP_VRA);
	ADD_CLK_TO_LIST(gate_type_list, CCORE_GATE_CLKCMU_ISP_CAM);
	ADD_CLK_TO_LIST(gate_type_list, CCORE_GATE_CLKCMU_ISP_ISP);
	ADD_CLK_TO_LIST(gate_type_list, CCORE_GATE_CLKCMU_DISPAUD_BUS);
	ADD_CLK_TO_LIST(gate_type_list, CCORE_GATE_CLKCMU_DISPAUD_DECON_INT_VCLK);
	ADD_CLK_TO_LIST(gate_type_list, CCORE_GATE_CLKCMU_DISPAUD_DECON_INT_ECLK);
	ADD_CLK_TO_LIST(gate_type_list, CCORE_GATE_CLKCMU_MFCMSCL_MSCL);
	ADD_CLK_TO_LIST(gate_type_list, CCORE_GATE_CLKCMU_MFCMSCL_MFC);
	ADD_CLK_TO_LIST(gate_type_list, CCORE_GATE_CLKCMU_FSYS_BUS);
	ADD_CLK_TO_LIST(gate_type_list, CCORE_GATE_CLKCMU_FSYS_MMC0);
	ADD_CLK_TO_LIST(gate_type_list, CCORE_GATE_CLKCMU_FSYS_MMC1);
	ADD_CLK_TO_LIST(gate_type_list, CCORE_GATE_CLKCMU_FSYS_MMC2);
	ADD_CLK_TO_LIST(gate_type_list, CCORE_GATE_CLKCMU_FSYS_UFSUNIPRO);
	ADD_CLK_TO_LIST(gate_type_list, CCORE_GATE_CLKCMU_FSYS_UFSUNIPRO_CFG);
	ADD_CLK_TO_LIST(gate_type_list, CCORE_GATE_CLKCMU_FSYS_USB20DRD_REFCLK);
	ADD_CLK_TO_LIST(gate_type_list, CCORE_GATE_CLKCMU_PERI_BUS);
	ADD_CLK_TO_LIST(gate_type_list, CCORE_GATE_CLKCMU_PERI_UART_BTWIFIFM);
	ADD_CLK_TO_LIST(gate_type_list, CCORE_GATE_CLKCMU_PERI_UART_DEBUG);
	ADD_CLK_TO_LIST(gate_type_list, CCORE_GATE_CLKCMU_PERI_UART_SENSOR);
	ADD_CLK_TO_LIST(gate_type_list, CCORE_GATE_CLKCMU_PERI_SPI_FRONTFROM);
	ADD_CLK_TO_LIST(gate_type_list, CCORE_GATE_CLKCMU_PERI_SPI_REARFROM);
	ADD_CLK_TO_LIST(gate_type_list, CCORE_GATE_CLKCMU_PERI_SPI_ESE);
	ADD_CLK_TO_LIST(gate_type_list, CCORE_GATE_CLKCMU_PERI_SPI_VOICEPROCESSOR);
	ADD_CLK_TO_LIST(gate_type_list, CCORE_GATE_CLKCMU_PERI_SPI_SENSORHUB);
	ADD_CLK_TO_LIST(gate_type_list, CCORE_GATE_CLKCMU_ISP_SENSOR0);
	ADD_CLK_TO_LIST(gate_type_list, CCORE_GATE_CLKCMU_ISP_SENSOR1);
	ADD_CLK_TO_LIST(gate_type_list, CCORE_GATE_CLKCMU_ISP_SENSOR2);
	ADD_CLK_TO_LIST(gate_type_list, CPUCL0_GATE_CLK_CPUCL0_UID_SYSREG_CPUCL0_IPCLKPORT_CLK);
	ADD_CLK_TO_LIST(gate_type_list, CPUCL0_GATE_CLK_CPUCL0_UID_PMU_CPUCL0_IPCLKPORT_I_CLK__PMU_CPUCL0);
	ADD_CLK_TO_LIST(gate_type_list, CPUCL0_GATE_CLK_CPUCL0_UID_ASYNCS_D_CPUCL0_IPCLKPORT_I_CLK);
	ADD_CLK_TO_LIST(gate_type_list, CPUCL0_GATE_CLK_CPUCL0_UID_SYSREG_CPUCL0_IPCLKPORT_PCLK);
	ADD_CLK_TO_LIST(gate_type_list, CPUCL0_GATE_CLK_CPUCL0_UID_HPM_CPUCL0_IPCLKPORT_PCLK);
	ADD_CLK_TO_LIST(gate_type_list, CPUCL0_GATE_CLK_CPUCL0_UID_PMU_CPUCL0_IPCLKPORT_I_PCLK);
	ADD_CLK_TO_LIST(gate_type_list, CPUCL0_GATE_CLK_CPUCL0_UID_DUMP_PC_CPUCL0_IPCLKPORT_I_PCLK);
	ADD_CLK_TO_LIST(gate_type_list, CPUCL0_GATE_CLK_CPUCL0_UID_BUSP1_CPUCL0_IPCLKPORT_ACLK);
	ADD_CLK_TO_LIST(gate_type_list, CPUCL0_GATE_CLK_CPUCL0_UID_ASYNCM_P_CPUCL0_IPCLKPORT_I_CLK);
	ADD_CLK_TO_LIST(gate_type_list, CPUCL0_GATE_CLK_CPUCL0_UID_CSSYS_DBG_IPCLKPORT_ATCLK);
	ADD_CLK_TO_LIST(gate_type_list, CPUCL0_GATE_CLK_CPUCL0_UID_SECJTAG_IPCLKPORT_i_clk);
	ADD_CLK_TO_LIST(gate_type_list, CPUCL0_GATE_CLK_CPUCL0_UID_DUMP_PC_CPUCL0_IPCLKPORT_I_PCLKDBG);
	ADD_CLK_TO_LIST(gate_type_list, CPUCL0_GATE_CLK_CPUCL0_UID_DBG_MUX_CPUCL0_IPCLKPORT_I_CLK);
	ADD_CLK_TO_LIST(gate_type_list, CPUCL0_GATE_CLK_CPUCL0_UID_CSSYS_DBG_IPCLKPORT_PCLKDBG);
	ADD_CLK_TO_LIST(gate_type_list, CPUCL0_GATE_CLK_CPUCL0_UID_ASYNCS_CSSYS_DBG_IPCLKPORT_PCLKS);
	ADD_CLK_TO_LIST(gate_type_list, CPUCL0_GATE_CLK_CPUCL0_UID_ASYNCS_T_CSSYS_DBG_IPCLKPORT_ACLK);
	ADD_CLK_TO_LIST(gate_type_list, CPUCL0_GATE_CLK_CPUCL0_UID_ASYNCM_P_CSSYS_DBG_IPCLKPORT_PCLKM);
	ADD_CLK_TO_LIST(gate_type_list, CPUCL0_GATE_CLK_CPUCL0_UID_HPM_CPUCL0_IPCLKPORT_I_HPM_TARGETCLK_C);
	ADD_CLK_TO_LIST(gate_type_list, CPUCL1_GATE_CLK_CPUCL1_UID_SYSREG_CPUCL1_IPCLKPORT_CLK);
	ADD_CLK_TO_LIST(gate_type_list, CPUCL1_GATE_CLK_CPUCL1_UID_PMU_CPUCL1_IPCLKPORT_I_CLK__PMU_CPUCL1);
	ADD_CLK_TO_LIST(gate_type_list, CPUCL1_GATE_CLK_CPUCL1_UID_ASYNCS_D_CPUCL1_IPCLKPORT_I_CLK);
	ADD_CLK_TO_LIST(gate_type_list, CPUCL1_GATE_CLK_CPUCL1_UID_SYSREG_CPUCL1_IPCLKPORT_PCLK);
	ADD_CLK_TO_LIST(gate_type_list, CPUCL1_GATE_CLK_CPUCL1_UID_HPM_CPUCL1_IPCLKPORT_PCLK);
	ADD_CLK_TO_LIST(gate_type_list, CPUCL1_GATE_CLK_CPUCL1_UID_PMU_CPUCL1_IPCLKPORT_I_PCLK);
	ADD_CLK_TO_LIST(gate_type_list, CPUCL1_GATE_CLK_CPUCL1_UID_DUMP_PC_CPUCL1_IPCLKPORT_I_PCLK);
	ADD_CLK_TO_LIST(gate_type_list, CPUCL1_GATE_CLK_CPUCL1_UID_BUSP1_CPUCL1_IPCLKPORT_ACLK);
	ADD_CLK_TO_LIST(gate_type_list, CPUCL1_GATE_CLK_CPUCL1_UID_ASYNCM_P_CPUCL1_IPCLKPORT_I_CLK);
	ADD_CLK_TO_LIST(gate_type_list, CPUCL1_GATE_CLK_CPUCL1_UID_DUMP_PC_CPUCL1_IPCLKPORT_I_PCLKDBG);
	ADD_CLK_TO_LIST(gate_type_list, CPUCL1_GATE_CLK_CPUCL1_UID_DBG_MUX_CPUCL1_IPCLKPORT_I_CLK);
	ADD_CLK_TO_LIST(gate_type_list, CPUCL1_GATE_CLK_CPUCL1_UID_ASYNCM_CSSYS_DBG_IPCLKPORT_PCLKM);
	ADD_CLK_TO_LIST(gate_type_list, CPUCL1_GATE_CLK_CPUCL1_UID_HPM_CPUCL1_IPCLKPORT_I_HPM_TARGETCLK_C);
	ADD_CLK_TO_LIST(gate_type_list, DISPAUD_GATE_CLK_DISPAUD_UID_CLK_DISPAUD_OSCCLK);
	ADD_CLK_TO_LIST(gate_type_list, DISPAUD_GATE_CLK_DISPAUD_UID_CLKCMU_DISPAUD_BUS_PPMU);
	ADD_CLK_TO_LIST(gate_type_list, DISPAUD_GATE_CLK_DISPAUD_UID_CLKCMU_DISPAUD_BUS_DISP);
	ADD_CLK_TO_LIST(gate_type_list, DISPAUD_GATE_CLK_DISPAUD_UID_CLKCMU_DISPAUD_BUS);
	ADD_CLK_TO_LIST(gate_type_list, DISPAUD_GATE_CLK_DISPAUD_UID_CLK_DISPAUD_APB_AUD_AMP);
	ADD_CLK_TO_LIST(gate_type_list, DISPAUD_GATE_CLK_DISPAUD_UID_CLK_DISPAUD_APB_AUD);
	ADD_CLK_TO_LIST(gate_type_list, DISPAUD_GATE_CLK_DISPAUD_UID_CLK_DISPAUD_APB_DISP);
	ADD_CLK_TO_LIST(gate_type_list, DISPAUD_GATE_CLK_DISPAUD_UID_CLK_DISPAUD_APB);
	ADD_CLK_TO_LIST(gate_type_list, DISPAUD_GATE_CLK_DISPAUD_UID_CLKCMU_DISPAUD_BUS_CFW);
	ADD_CLK_TO_LIST(gate_type_list, DISPAUD_GATE_CLK_DISPAUD_UID_DECON_IPCLKPORT_I_VCLK);
	ADD_CLK_TO_LIST(gate_type_list, DISPAUD_GATE_CLK_DISPAUD_UID_DECON_IPCLKPORT_I_ECLK);
	ADD_CLK_TO_LIST(gate_type_list, DISPAUD_GATE_CLK_DISPAUD_UID_DSIM1_IPCLKPORT_I_TXBYTECLKHS);
	ADD_CLK_TO_LIST(gate_type_list, DISPAUD_GATE_CLK_DISPAUD_UID_DSIM0_IPCLKPORT_I_TXBYTECLKHS);
	ADD_CLK_TO_LIST(gate_type_list, DISPAUD_GATE_CLK_DISPAUD_UID_DSIM1_IPCLKPORT_I_RXCLKESC0);
	ADD_CLK_TO_LIST(gate_type_list, DISPAUD_GATE_CLK_DISPAUD_UID_DSIM0_IPCLKPORT_I_RXCLKESC0);
	ADD_CLK_TO_LIST(gate_type_list, DISPAUD_GATE_CLK_DISPAUD_UID_MI2S_AMP_IPCLKPORT_I2SCODCLKI);
	ADD_CLK_TO_LIST(gate_type_list, DISPAUD_GATE_CLK_DISPAUD_UID_MI2S_AUD_IPCLKPORT_I2SCODCLKI);
	ADD_CLK_TO_LIST(gate_type_list, DISPAUD_GATE_CLK_DISPAUD_UID_MIXER_AUD_IPCLKPORT_SYSCLK);
	ADD_CLK_TO_LIST(gate_type_list, DISPAUD_GATE_CLK_DISPAUD_UID_CON_DISPAUD_IPCLKPORT_I_EXT2AUD_BCK_gpio_I2S);
	ADD_CLK_TO_LIST(gate_type_list, DISPAUD_GATE_CLK_DISPAUD_UID_CON_DISPAUD_IPCLKPORT_I_AUD_I2S_BCLK_BT_IN);
	ADD_CLK_TO_LIST(gate_type_list, DISPAUD_GATE_CLK_DISPAUD_UID_CON_DISPAUD_IPCLKPORT_I_CP2AUD_BCK);
	ADD_CLK_TO_LIST(gate_type_list, DISPAUD_GATE_CLK_DISPAUD_UID_CON_DISPAUD_IPCLKPORT_I_AUD_I2S_BCLK_FM_IN);
	ADD_CLK_TO_LIST(gate_type_list, FSYS_GATE_CLK_FSYS_UID_MMC2_IPCLKPORT_I_OSCCLK);
	ADD_CLK_TO_LIST(gate_type_list, FSYS_GATE_CLK_FSYS_UID_MMC1_IPCLKPORT_I_OSCCLK);
	ADD_CLK_TO_LIST(gate_type_list, FSYS_GATE_CLK_FSYS_UID_MMC0_IPCLKPORT_I_OSCCLK);
	ADD_CLK_TO_LIST(gate_type_list, FSYS_GATE_CLK_FSYS_UID_SYSREG_FSYS_IPCLKPORT_CLK);
	ADD_CLK_TO_LIST(gate_type_list, FSYS_GATE_CLK_FSYS_UID_PMU_FSYS_IPCLKPORT_I_CLK__PMU_FSYS);
	ADD_CLK_TO_LIST(gate_type_list, FSYS_GATE_CLK_FSYS_UID_AXI_DS_SFR_IPCLKPORT_aclk);
	ADD_CLK_TO_LIST(gate_type_list, FSYS_GATE_CLK_FSYS_UID_AXI_DS_SROMC_IPCLKPORT_aclk);
	ADD_CLK_TO_LIST(gate_type_list, FSYS_GATE_CLK_FSYS_UID_BUSD1_FSYS_IPCLKPORT_ACLK);
	ADD_CLK_TO_LIST(gate_type_list, FSYS_GATE_CLK_FSYS_UID_BUSD0_FSYS_IPCLKPORT_ACLK);
	ADD_CLK_TO_LIST(gate_type_list, FSYS_GATE_CLK_FSYS_UID_BUSP0_FSYS_IPCLKPORT_ACLK);
	ADD_CLK_TO_LIST(gate_type_list, FSYS_GATE_CLK_FSYS_UID_USB20DRD_IPCLKPORT_HCLK_USB20_CTRL);
	ADD_CLK_TO_LIST(gate_type_list, FSYS_GATE_CLK_FSYS_UID_USB20DRD_IPCLKPORT_ACLK_HSDRD);
	ADD_CLK_TO_LIST(gate_type_list, FSYS_GATE_CLK_FSYS_UID_SYSREG_FSYS_IPCLKPORT_PCLK);
	ADD_CLK_TO_LIST(gate_type_list, FSYS_GATE_CLK_FSYS_UID_PPMU_FSYS_IPCLKPORT_PCLK);
	ADD_CLK_TO_LIST(gate_type_list, FSYS_GATE_CLK_FSYS_UID_PPMU_FSYS_IPCLKPORT_ACLK);
	ADD_CLK_TO_LIST(gate_type_list, FSYS_GATE_CLK_FSYS_UID_PMU_FSYS_IPCLKPORT_I_PCLK);
	ADD_CLK_TO_LIST(gate_type_list, FSYS_GATE_CLK_FSYS_UID_ASYNCS_D_FSYS_IPCLKPORT_I_CLK);
	ADD_CLK_TO_LIST(gate_type_list, FSYS_GATE_CLK_FSYS_UID_ASYNCM_P_FSYS_IPCLKPORT_I_CLK);
	ADD_CLK_TO_LIST(gate_type_list, FSYS_GATE_CLK_FSYS_UID_GPIO_FSYS_IPCLKPORT_PCLK);
	ADD_CLK_TO_LIST(gate_type_list, FSYS_GATE_CLK_FSYS_UID_UPSIZER_BUS1_FSYS_IPCLKPORT_aclk);
	ADD_CLK_TO_LIST(gate_type_list, FSYS_GATE_CLK_FSYS_UID_UFS_TOP_IPCLKPORT_I_ACLK);
	ADD_CLK_TO_LIST(gate_type_list, FSYS_GATE_CLK_FSYS_UID_MMC2_IPCLKPORT_I_ACLK);
	ADD_CLK_TO_LIST(gate_type_list, FSYS_GATE_CLK_FSYS_UID_MMC1_IPCLKPORT_I_ACLK);
	ADD_CLK_TO_LIST(gate_type_list, FSYS_GATE_CLK_FSYS_UID_MMC0_IPCLKPORT_I_ACLK);
	ADD_CLK_TO_LIST(gate_type_list, FSYS_GATE_CLK_FSYS_UID_PDMA0_IPCLKPORT_ACLK_PDMA0);
	ADD_CLK_TO_LIST(gate_type_list, FSYS_GATE_CLK_FSYS_UID_SROMC_IPCLKPORT_HCLK);
	ADD_CLK_TO_LIST(gate_type_list, FSYS_GATE_CLK_FSYS_UID_BR_BUSP1_FSYS_IPCLKPORT_aclk);
	ADD_CLK_TO_LIST(gate_type_list, FSYS_GATE_CLK_FSYS_UID_BR_BUSP0_FSYS_IPCLKPORT_aclk);
	ADD_CLK_TO_LIST(gate_type_list, FSYS_GATE_CLK_FSYS_UID_BUSP5_FSYS_IPCLKPORT_HCLK);
	ADD_CLK_TO_LIST(gate_type_list, FSYS_GATE_CLK_FSYS_UID_BUSP3_FSYS_IPCLKPORT_HCLK);
	ADD_CLK_TO_LIST(gate_type_list, FSYS_GATE_CLK_FSYS_UID_BUSP2_FSYS_IPCLKPORT_HCLK);
	ADD_CLK_TO_LIST(gate_type_list, FSYS_GATE_CLK_FSYS_UID_BUSP1_FSYS_IPCLKPORT_HCLK);
	ADD_CLK_TO_LIST(gate_type_list, FSYS_GATE_CLK_FSYS_UID_RTIC_IPCLKPORT_i_PCLK);
	ADD_CLK_TO_LIST(gate_type_list, FSYS_GATE_CLK_FSYS_UID_RTIC_IPCLKPORT_i_ACLK);
	ADD_CLK_TO_LIST(gate_type_list, FSYS_GATE_CLK_FSYS_UID_SSS_IPCLKPORT_i_PCLK);
	ADD_CLK_TO_LIST(gate_type_list, FSYS_GATE_CLK_FSYS_UID_SSS_IPCLKPORT_i_ACLK);
	ADD_CLK_TO_LIST(gate_type_list, FSYS_GATE_CLK_FSYS_UID_PDMA1_IPCLKPORT_ACLK_PDMA1);
	ADD_CLK_TO_LIST(gate_type_list, FSYS_GATE_CLK_FSYS_UID_MMC0_IPCLKPORT_SDCLKIN);
	ADD_CLK_TO_LIST(gate_type_list, FSYS_GATE_CLK_FSYS_UID_MMC1_IPCLKPORT_SDCLKIN);
	ADD_CLK_TO_LIST(gate_type_list, FSYS_GATE_CLK_FSYS_UID_MMC2_IPCLKPORT_SDCLKIN);
	ADD_CLK_TO_LIST(gate_type_list, FSYS_GATE_CLK_FSYS_UID_UFS_TOP_IPCLKPORT_I_CLK_UNIPRO);
	ADD_CLK_TO_LIST(gate_type_list, FSYS_GATE_CLK_FSYS_UID_UFS_TOP_IPCLKPORT_I_CLK_UNIPRO_CFG);
	ADD_CLK_TO_LIST(gate_type_list, FSYS_GATE_CLK_FSYS_UID_USB20DRD_IPCLKPORT_HSDRD_ref_clk);
	ADD_CLK_TO_LIST(gate_type_list, FSYS_GATE_CLK_FSYS_UID_USB20DRD_IPCLKPORT_HSDRD_PHYCLOCK);
	ADD_CLK_TO_LIST(gate_type_list, FSYS_GATE_CLK_FSYS_UID_UFS_TOP_IPCLKPORT_I_TXCLK_CH0);
	ADD_CLK_TO_LIST(gate_type_list, FSYS_GATE_CLK_FSYS_UID_UFS_TOP_IPCLKPORT_I_RXCLK_CH0);
	ADD_CLK_TO_LIST(gate_type_list, FSYS_GATE_CLK_FSYS_UID_INTMEM_IPCLKPORT_ACLK);
	ADD_CLK_TO_LIST(gate_type_list, G3D_GATE_CLK_G3D_UID_SYSREG_G3D_IPCLKPORT_CLK);
	ADD_CLK_TO_LIST(gate_type_list, G3D_GATE_CLK_G3D_UID_PMU_G3D_IPCLKPORT_I_CLK__PMU_G3D);
	ADD_CLK_TO_LIST(gate_type_list, G3D_GATE_CLK_G3D_UID_QE_G3D_IPCLKPORT_ACLK);
	ADD_CLK_TO_LIST(gate_type_list, G3D_GATE_CLK_G3D_UID_PPMU_G3D_IPCLKPORT_ACLK);
	ADD_CLK_TO_LIST(gate_type_list, G3D_GATE_CLK_G3D_UID_G3D_IPCLKPORT_CLK);
	ADD_CLK_TO_LIST(gate_type_list, G3D_GATE_CLK_G3D_UID_REGSLICE_D1_G3D_IPCLKPORT_aclk);
	ADD_CLK_TO_LIST(gate_type_list, G3D_GATE_CLK_G3D_UID_REGSLICE_D0_G3D_IPCLKPORT_aclk);
	ADD_CLK_TO_LIST(gate_type_list, G3D_GATE_CLK_G3D_UID_IXIU_D_G3D_IPCLKPORT_ACLK);
	ADD_CLK_TO_LIST(gate_type_list, G3D_GATE_CLK_G3D_UID_ASYNCS_D1_G3D_IPCLKPORT_I_CLK);
	ADD_CLK_TO_LIST(gate_type_list, G3D_GATE_CLK_G3D_UID_ASYNCS_D0_G3D_IPCLKPORT_I_CLK);
	ADD_CLK_TO_LIST(gate_type_list, G3D_GATE_CLK_G3D_UID_ASYNC_G3D_P_IPCLKPORT_PCLKM);
	ADD_CLK_TO_LIST(gate_type_list, G3D_GATE_CLK_G3D_UID_SYSREG_G3D_IPCLKPORT_PCLK);
	ADD_CLK_TO_LIST(gate_type_list, G3D_GATE_CLK_G3D_UID_QE_G3D_IPCLKPORT_PCLK);
	ADD_CLK_TO_LIST(gate_type_list, G3D_GATE_CLK_G3D_UID_PPMU_G3D_IPCLKPORT_PCLK);
	ADD_CLK_TO_LIST(gate_type_list, G3D_GATE_CLK_G3D_UID_PMU_G3D_IPCLKPORT_I_PCLK);
	ADD_CLK_TO_LIST(gate_type_list, G3D_GATE_CLK_G3D_UID_BUSP_G3D_IPCLKPORT_ACLK);
	ADD_CLK_TO_LIST(gate_type_list, G3D_GATE_CLK_G3D_UID_ASYNCM_P_G3D_IPCLKPORT_I_CLK);
	ADD_CLK_TO_LIST(gate_type_list, G3D_GATE_CLK_G3D_UID_ASYNC_G3D_P_IPCLKPORT_PCLKS);
	ADD_CLK_TO_LIST(gate_type_list, G3D_GATE_CLK_G3D_UID_CFW_G3D_IPCLKPORT_ACLK);
	ADD_CLK_TO_LIST(gate_type_list, G3D_GATE_CLK_G3D_UID_CFW_G3D_IPCLKPORT_PCLK);
	ADD_CLK_TO_LIST(gate_type_list, ISP_GATE_CLK_ISP_UID_CLK_ISP_OSCCLK);
	ADD_CLK_TO_LIST(gate_type_list, ISP_GATE_CLK_ISP_UID_CLK_ISP_VRA);
	ADD_CLK_TO_LIST(gate_type_list, ISP_GATE_CLK_ISP_UID_CLK_ISP_APB);
	ADD_CLK_TO_LIST(gate_type_list, ISP_GATE_CLK_ISP_UID_CLK_ISP_ISPD_PPMU);
	ADD_CLK_TO_LIST(gate_type_list, ISP_GATE_CLK_ISP_UID_CLK_ISP_ISPD);
	ADD_CLK_TO_LIST(gate_type_list, ISP_GATE_CLK_ISP_UID_CLK_ISP_CAM);
	ADD_CLK_TO_LIST(gate_type_list, ISP_GATE_CLK_ISP_UID_CLK_ISP_CAM_HALF);
	ADD_CLK_TO_LIST(gate_type_list, ISP_GATE_CLK_ISP_UID_CLK_ISP_ISP);
	ADD_CLK_TO_LIST(gate_type_list, ISP_GATE_CLK_ISP_UID_CLKPHY_ISP_S_RXBYTECLKHS0_S4);
	ADD_CLK_TO_LIST(gate_type_list, ISP_GATE_CLK_ISP_UID_CLKPHY_ISP_S_RXBYTECLKHS1_S4);
	ADD_CLK_TO_LIST(gate_type_list, ISP_GATE_CLK_ISP_UID_CLKPHY_ISP_S_RXBYTECLKHS2_S4);
	ADD_CLK_TO_LIST(gate_type_list, ISP_GATE_CLK_ISP_UID_CLKPHY_ISP_S_RXBYTECLKHS3_S4);
	ADD_CLK_TO_LIST(gate_type_list, ISP_GATE_CLK_ISP_UID_CLKPHY_ISP_S_RXBYTECLKHS0_S4S);
	ADD_CLK_TO_LIST(gate_type_list, ISP_GATE_CLK_ISP_UID_CLKPHY_ISP_S_RXBYTECLKHS1_S4S);
	ADD_CLK_TO_LIST(gate_type_list, ISP_GATE_CLK_ISP_UID_CLKPHY_ISP_S_RXBYTECLKHS2_S4S);
	ADD_CLK_TO_LIST(gate_type_list, ISP_GATE_CLK_ISP_UID_CLKPHY_ISP_S_RXBYTECLKHS3_S4S);
	ADD_CLK_TO_LIST(gate_type_list, MFCMSCL_GATE_CLK_MFCMSCL_UID_CLK_MFCMSCL_OSCCLK);
	ADD_CLK_TO_LIST(gate_type_list, MFCMSCL_GATE_CLK_MFCMSCL_UID_CLKCMU_MFCMSCL_MSCL_BI);
	ADD_CLK_TO_LIST(gate_type_list, MFCMSCL_GATE_CLK_MFCMSCL_UID_CLKCMU_MFCMSCL_MSCL_POLY);
	ADD_CLK_TO_LIST(gate_type_list, MFCMSCL_GATE_CLK_MFCMSCL_UID_CLKCMU_MFCMSCL_MSCL_JPEG);
	ADD_CLK_TO_LIST(gate_type_list, MFCMSCL_GATE_CLK_MFCMSCL_UID_CLKCMU_MFCMSCL_MSCL_BUSD1);
	ADD_CLK_TO_LIST(gate_type_list, MFCMSCL_GATE_CLK_MFCMSCL_UID_CLKCMU_MFCMSCL_MFC_PPMU);
	ADD_CLK_TO_LIST(gate_type_list, MFCMSCL_GATE_CLK_MFCMSCL_UID_CLKCMU_MFCMSCL_MFC_BUSD0);
	ADD_CLK_TO_LIST(gate_type_list, MFCMSCL_GATE_CLK_MFCMSCL_UID_CLKCMU_MFCMSCL_MFC);
	ADD_CLK_TO_LIST(gate_type_list, MFCMSCL_GATE_CLK_MFCMSCL_UID_CLK_MFCMSCL_APB);
	ADD_CLK_TO_LIST(gate_type_list, MFCMSCL_GATE_CLK_MFCMSCL_UID_CLKCMU_MFCMSCL_MFC_CFW);
	ADD_CLK_TO_LIST(gate_type_list, PERI_GATE_CLK_PERI_UID_TMU_G3D_IPCLKPORT_I_CLK);
	ADD_CLK_TO_LIST(gate_type_list, PERI_GATE_CLK_PERI_UID_TMU_CPUCL1_IPCLKPORT_I_CLK);
	ADD_CLK_TO_LIST(gate_type_list, PERI_GATE_CLK_PERI_UID_TMU_CPUCL0_IPCLKPORT_I_CLK);
	ADD_CLK_TO_LIST(gate_type_list, PERI_GATE_CLK_PERI_UID_SYSREG_PERI_IPCLKPORT_CLK);
	ADD_CLK_TO_LIST(gate_type_list, PERI_GATE_CLK_PERI_UID_PWM_MOTOR_IPCLKPORT_i_OSCCLK);
	ADD_CLK_TO_LIST(gate_type_list, PERI_GATE_CLK_PERI_UID_PWM_LCD_IPCLKPORT_i_OSCCLK);
	ADD_CLK_TO_LIST(gate_type_list, PERI_GATE_CLK_PERI_UID_PMU_PERI_IPCLKPORT_I_CLK__PMU_PERI);
	ADD_CLK_TO_LIST(gate_type_list, PERI_GATE_CLK_PERI_UID_CHIPID_IPCLKPORT_CLK);
	ADD_CLK_TO_LIST(gate_type_list, PERI_GATE_CLK_PERI_UID_PWM_MOTOR_IPCLKPORT_i_PCLK_S0);
	ADD_CLK_TO_LIST(gate_type_list, PERI_GATE_CLK_PERI_UID_PWM_LCD_IPCLKPORT_i_PCLK_S0);
	ADD_CLK_TO_LIST(gate_type_list, PERI_GATE_CLK_PERI_UID_PMU_PERI_IPCLKPORT_I_PCLK);
	ADD_CLK_TO_LIST(gate_type_list, PERI_GATE_CLK_PERI_UID_MCT_IPCLKPORT_PCLK);
	ADD_CLK_TO_LIST(gate_type_list, PERI_GATE_CLK_PERI_UID_I2C_SENSOR2_IPCLKPORT_PCLK);
	ADD_CLK_TO_LIST(gate_type_list, PERI_GATE_CLK_PERI_UID_I2C_SENSOR1_IPCLKPORT_PCLK);
	ADD_CLK_TO_LIST(gate_type_list, PERI_GATE_CLK_PERI_UID_I2C_TSP_IPCLKPORT_PCLK);
	ADD_CLK_TO_LIST(gate_type_list, PERI_GATE_CLK_PERI_UID_I2C_TOUCHKEY_IPCLKPORT_PCLK);
	ADD_CLK_TO_LIST(gate_type_list, PERI_GATE_CLK_PERI_UID_I2C_FUELGAUGE_IPCLKPORT_PCLK);
	ADD_CLK_TO_LIST(gate_type_list, PERI_GATE_CLK_PERI_UID_I2C_SPKAMP_IPCLKPORT_PCLK);
	ADD_CLK_TO_LIST(gate_type_list, PERI_GATE_CLK_PERI_UID_I2C_NFC_IPCLKPORT_PCLK);
	ADD_CLK_TO_LIST(gate_type_list, PERI_GATE_CLK_PERI_UID_I2C_MUIC_IPCLKPORT_PCLK);
	ADD_CLK_TO_LIST(gate_type_list, PERI_GATE_CLK_PERI_UID_I2C_IFPMIC_IPCLKPORT_PCLK);
	ADD_CLK_TO_LIST(gate_type_list, PERI_GATE_CLK_PERI_UID_HSI2C_FRONTCAM_IPCLKPORT_iPCLK);
	ADD_CLK_TO_LIST(gate_type_list, PERI_GATE_CLK_PERI_UID_HSI2C_MAINCAM_IPCLKPORT_iPCLK);
	ADD_CLK_TO_LIST(gate_type_list, PERI_GATE_CLK_PERI_UID_HSI2C_DEPTHCAM_IPCLKPORT_iPCLK);
	ADD_CLK_TO_LIST(gate_type_list, PERI_GATE_CLK_PERI_UID_HSI2C_FRONTSENSOR_IPCLKPORT_iPCLK);
	ADD_CLK_TO_LIST(gate_type_list, PERI_GATE_CLK_PERI_UID_HSI2C_REARAF_IPCLKPORT_iPCLK);
	ADD_CLK_TO_LIST(gate_type_list, PERI_GATE_CLK_PERI_UID_HSI2C_REARSENSOR_IPCLKPORT_iPCLK);
	ADD_CLK_TO_LIST(gate_type_list, PERI_GATE_CLK_PERI_UID_GPIO_TOUCH_IPCLKPORT_PCLK);
	ADD_CLK_TO_LIST(gate_type_list, PERI_GATE_CLK_PERI_UID_GPIO_TOP_IPCLKPORT_PCLK);
	ADD_CLK_TO_LIST(gate_type_list, PERI_GATE_CLK_PERI_UID_GPIO_NFC_IPCLKPORT_PCLK);
	ADD_CLK_TO_LIST(gate_type_list, PERI_GATE_CLK_PERI_UID_GPIO_ESE_IPCLKPORT_PCLK);
	ADD_CLK_TO_LIST(gate_type_list, PERI_GATE_CLK_PERI_UID_BUSP1_PERIS1_IPCLKPORT_HCLK);
	ADD_CLK_TO_LIST(gate_type_list, PERI_GATE_CLK_PERI_UID_BUSP1_PERIS0_IPCLKPORT_HCLK);
	ADD_CLK_TO_LIST(gate_type_list, PERI_GATE_CLK_PERI_UID_BUSP1_PERIC1_IPCLKPORT_HCLK);
	ADD_CLK_TO_LIST(gate_type_list, PERI_GATE_CLK_PERI_UID_BUSP1_PERIC0_IPCLKPORT_HCLK);
	ADD_CLK_TO_LIST(gate_type_list, PERI_GATE_CLK_PERI_UID_BUSP_BR_PERIC_IPCLKPORT_HCLK);
	ADD_CLK_TO_LIST(gate_type_list, PERI_GATE_CLK_PERI_UID_AXI2AHB_MSD32_PERI_IPCLKPORT_aclk);
	ADD_CLK_TO_LIST(gate_type_list, PERI_GATE_CLK_PERI_UID_ASYNCM_PERI_IPCLKPORT_I_CLK);
	ADD_CLK_TO_LIST(gate_type_list, PERI_GATE_CLK_PERI_UID_WDT_CPUCL1_IPCLKPORT_PCLK);
	ADD_CLK_TO_LIST(gate_type_list, PERI_GATE_CLK_PERI_UID_WDT_CPUCL0_IPCLKPORT_PCLK);
	ADD_CLK_TO_LIST(gate_type_list, PERI_GATE_CLK_PERI_UID_UART_DEBUG_IPCLKPORT_PCLK);
	ADD_CLK_TO_LIST(gate_type_list, PERI_GATE_CLK_PERI_UID_UART_BTWIFIFM_IPCLKPORT_PCLK);
	ADD_CLK_TO_LIST(gate_type_list, PERI_GATE_CLK_PERI_UID_UART_SENSOR_IPCLKPORT_PCLK);
	ADD_CLK_TO_LIST(gate_type_list, PERI_GATE_CLK_PERI_UID_SYSREG_PERI_IPCLKPORT_PCLK);
	ADD_CLK_TO_LIST(gate_type_list, PERI_GATE_CLK_PERI_UID_SPI_SENSORHUB_IPCLKPORT_PCLK);
	ADD_CLK_TO_LIST(gate_type_list, PERI_GATE_CLK_PERI_UID_SPI_VOICEPROCESSOR_IPCLKPORT_PCLK);
	ADD_CLK_TO_LIST(gate_type_list, PERI_GATE_CLK_PERI_UID_SPI_ESE_IPCLKPORT_PCLK);
	ADD_CLK_TO_LIST(gate_type_list, PERI_GATE_CLK_PERI_UID_SPI_REARFROM_IPCLKPORT_PCLK);
	ADD_CLK_TO_LIST(gate_type_list, PERI_GATE_CLK_PERI_UID_SPI_FRONTFROM_IPCLKPORT_PCLK);
	ADD_CLK_TO_LIST(gate_type_list, PERI_GATE_CLK_PERI_UID_SFRIF_TMU_G3D_IPCLKPORT_PCLK);
	ADD_CLK_TO_LIST(gate_type_list, PERI_GATE_CLK_PERI_UID_SFRIF_TMU_CPUCL1_IPCLKPORT_PCLK);
	ADD_CLK_TO_LIST(gate_type_list, PERI_GATE_CLK_PERI_UID_SFRIF_TMU_CPUCL0_IPCLKPORT_PCLK);
	ADD_CLK_TO_LIST(gate_type_list, PERI_GATE_CLK_PERI_UID_SFRIF_GPIO_ALIVE_IPCLKPORT_PCLK);
	ADD_CLK_TO_LIST(gate_type_list, PERI_GATE_CLK_PERI_UID_TZPC10_IPCLKPORT_PCLK);
	ADD_CLK_TO_LIST(gate_type_list, PERI_GATE_CLK_PERI_UID_TZPC9_IPCLKPORT_PCLK);
	ADD_CLK_TO_LIST(gate_type_list, PERI_GATE_CLK_PERI_UID_TZPC8_IPCLKPORT_PCLK);
	ADD_CLK_TO_LIST(gate_type_list, PERI_GATE_CLK_PERI_UID_TZPC7_IPCLKPORT_PCLK);
	ADD_CLK_TO_LIST(gate_type_list, PERI_GATE_CLK_PERI_UID_TZPC6_IPCLKPORT_PCLK);
	ADD_CLK_TO_LIST(gate_type_list, PERI_GATE_CLK_PERI_UID_TZPC5_IPCLKPORT_PCLK);
	ADD_CLK_TO_LIST(gate_type_list, PERI_GATE_CLK_PERI_UID_TZPC4_IPCLKPORT_PCLK);
	ADD_CLK_TO_LIST(gate_type_list, PERI_GATE_CLK_PERI_UID_TZPC3_IPCLKPORT_PCLK);
	ADD_CLK_TO_LIST(gate_type_list, PERI_GATE_CLK_PERI_UID_TZPC2_IPCLKPORT_PCLK);
	ADD_CLK_TO_LIST(gate_type_list, PERI_GATE_CLK_PERI_UID_TZPC1_IPCLKPORT_PCLK);
	ADD_CLK_TO_LIST(gate_type_list, PERI_GATE_CLK_PERI_UID_TZPC0_IPCLKPORT_PCLK);
	ADD_CLK_TO_LIST(gate_type_list, PERI_GATE_CLK_PERI_UID_SFRIF_CHIPID_IPCLKPORT_PCLK);
	ADD_CLK_TO_LIST(gate_type_list, PERI_GATE_CLK_PERI_UID_OTP_CON_TOP_IPCLKPORT_PCLK);
	ADD_CLK_TO_LIST(gate_type_list, PERI_GATE_CLK_PERI_UID_SFRIF_RTC_ALIVE_IPCLKPORT_PCLK);
	ADD_CLK_TO_LIST(gate_type_list, PERI_GATE_CLK_PERI_UID_SFRIF_RTC_TOP_IPCLKPORT_PCLK);
	ADD_CLK_TO_LIST(gate_type_list, PERI_GATE_CLK_PERI_UID_UART_BTWIFIFM_IPCLKPORT_EXT_UCLK);
	ADD_CLK_TO_LIST(gate_type_list, PERI_GATE_CLK_PERI_UID_UART_DEBUG_IPCLKPORT_EXT_UCLK);
	ADD_CLK_TO_LIST(gate_type_list, PERI_GATE_CLK_PERI_UID_UART_SENSOR_IPCLKPORT_EXT_UCLK);
	ADD_CLK_TO_LIST(gate_type_list, PERI_GATE_CLK_PERI_UID_SPI_FRONTFROM_IPCLKPORT_SPI_EXT_CLK);
	ADD_CLK_TO_LIST(gate_type_list, PERI_GATE_CLK_PERI_UID_SPI_REARFROM_IPCLKPORT_SPI_EXT_CLK);
	ADD_CLK_TO_LIST(gate_type_list, PERI_GATE_CLK_PERI_UID_SPI_ESE_IPCLKPORT_SPI_EXT_CLK);
	ADD_CLK_TO_LIST(gate_type_list, PERI_GATE_CLK_PERI_UID_SPI_VOICEPROCESSOR_IPCLKPORT_SPI_EXT_CLK);
	ADD_CLK_TO_LIST(gate_type_list, PERI_GATE_CLK_PERI_UID_SPI_SENSORHUB_IPCLKPORT_SPI_EXT_CLK);

	ADD_CLK_TO_LIST(gate_type_list, CCORE_MUXGATE_CLKCMU_ISP_VRA);
	ADD_CLK_TO_LIST(gate_type_list, CCORE_MUXGATE_CLKCMU_ISP_CAM);
	ADD_CLK_TO_LIST(gate_type_list, CCORE_MUXGATE_CLKCMU_ISP_ISP);
	ADD_CLK_TO_LIST(gate_type_list, CCORE_MUXGATE_CLKCMU_DISPAUD_BUS);
	ADD_CLK_TO_LIST(gate_type_list, CCORE_MUXGATE_CLKCMU_DISPAUD_DECON_INT_VCLK);
	ADD_CLK_TO_LIST(gate_type_list, CCORE_MUXGATE_CLKCMU_DISPAUD_DECON_INT_ECLK);
	ADD_CLK_TO_LIST(gate_type_list, CCORE_MUXGATE_CLKCMU_MFCMSCL_MSCL);
	ADD_CLK_TO_LIST(gate_type_list, CCORE_MUXGATE_CLKCMU_MFCMSCL_MFC);
	ADD_CLK_TO_LIST(gate_type_list, CCORE_MUXGATE_CLKCMU_FSYS_BUS);
	ADD_CLK_TO_LIST(gate_type_list, CCORE_MUXGATE_CLKCMU_FSYS_MMC0);
	ADD_CLK_TO_LIST(gate_type_list, CCORE_MUXGATE_CLKCMU_FSYS_MMC1);
	ADD_CLK_TO_LIST(gate_type_list, CCORE_MUXGATE_CLKCMU_FSYS_MMC2);
	ADD_CLK_TO_LIST(gate_type_list, CCORE_MUXGATE_CLKCMU_FSYS_UFSUNIPRO);
	ADD_CLK_TO_LIST(gate_type_list, CCORE_MUXGATE_CLKCMU_FSYS_UFSUNIPRO_CFG);
	ADD_CLK_TO_LIST(gate_type_list, CCORE_MUXGATE_CLKCMU_FSYS_USB20DRD_REFCLK);
	ADD_CLK_TO_LIST(gate_type_list, CCORE_MUXGATE_CLKCMU_PERI_BUS);
	ADD_CLK_TO_LIST(gate_type_list, CCORE_MUXGATE_CLKCMU_PERI_UART_BTWIFIFM);
	ADD_CLK_TO_LIST(gate_type_list, CCORE_MUXGATE_CLKCMU_PERI_UART_DEBUG);
	ADD_CLK_TO_LIST(gate_type_list, CCORE_MUXGATE_CLKCMU_PERI_UART_SENSOR);
	ADD_CLK_TO_LIST(gate_type_list, CCORE_MUXGATE_CLKCMU_PERI_SPI_FRONTFROM);
	ADD_CLK_TO_LIST(gate_type_list, CCORE_MUXGATE_CLKCMU_PERI_SPI_REARFROM);
	ADD_CLK_TO_LIST(gate_type_list, CCORE_MUXGATE_CLKCMU_PERI_SPI_ESE);
	ADD_CLK_TO_LIST(gate_type_list, CCORE_MUXGATE_CLKCMU_PERI_SPI_VOICEPROCESSOR);
	ADD_CLK_TO_LIST(gate_type_list, CCORE_MUXGATE_CLKCMU_PERI_SPI_SENSORHUB);
	ADD_CLK_TO_LIST(gate_type_list, CCORE_MUXGATE_CLKCMU_ISP_SENSOR0);
	ADD_CLK_TO_LIST(gate_type_list, CCORE_MUXGATE_CLKCMU_ISP_SENSOR1);
	ADD_CLK_TO_LIST(gate_type_list, CCORE_MUXGATE_CLKCMU_ISP_SENSOR2);

	clk_pll_set_rate_table(&clk_CPUCL0_PLL);
	clk_pll_set_rate_table(&clk_CPUCL1_PLL);
	clk_pll_set_rate_table(&clk_MIF_PLL);
	clk_pll_set_rate_table(&clk_BUS_PLL);
	clk_pll_set_rate_table(&clk_MEDIA_PLL);
	clk_pll_set_rate_table(&clk_G3D_PLL);
	clk_pll_set_rate_table(&clk_USB_PLL);
	clk_pll_set_rate_table(&clk_ISP_PLL);
	clk_pll_set_rate_table(&clk_DISP_PLL);
	clk_pll_set_rate_table(&clk_AUD_PLL);



}
