
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.001623                       # Number of seconds simulated
sim_ticks                                  1622935500                       # Number of ticks simulated
final_tick                               2366613740500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 105636                       # Simulator instruction rate (inst/s)
host_op_rate                                   234738                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               58940116                       # Simulator tick rate (ticks/s)
host_mem_usage                                2945208                       # Number of bytes of host memory used
host_seconds                                    27.54                       # Real time elapsed on the host
sim_insts                                     2908724                       # Number of instructions simulated
sim_ops                                       6463577                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 2366613740500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst           128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data           128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst           256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data           128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus0.dtb.walker         5760                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus0.itb.walker         2240                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus0.inst       174144                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus0.data       242240                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus1.dtb.walker        14208                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus1.itb.walker         4480                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus1.inst       316160                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus1.data       549568                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            1309440                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst          256                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus0.inst       174144                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus1.inst       316160                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        490688                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks          448                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total             448                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst              2                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data              2                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst              4                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data              2                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus0.dtb.walker           90                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus0.itb.walker           35                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus0.inst         2721                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus0.data         3785                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus1.dtb.walker          222                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus1.itb.walker           70                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus1.inst         4940                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus1.data         8587                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               20460                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks            7                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total                  7                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst            78869                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data            78869                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           157739                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data            78869                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus0.dtb.walker      3549124                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus0.itb.walker      1380215                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus0.inst    107301861                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus0.data    149260399                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus1.dtb.walker      8754507                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus1.itb.walker      2760430                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus1.inst    194807495                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus1.data    338625903                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             806834283                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst        78869                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       157739                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus0.inst    107301861                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus1.inst    194807495                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        302345965                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks         276043                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total               276043                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks         276043                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst           78869                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data           78869                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          157739                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data           78869                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus0.dtb.walker      3549124                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus0.itb.walker      1380215                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus0.inst    107301861                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus0.data    149260399                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus1.dtb.walker      8754507                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus1.itb.walker      2760430                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus1.inst    194807495                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus1.data    338625903                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            807110326                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples         7.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus0.dtb.walker::samples        90.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus0.itb.walker::samples        35.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus0.inst::samples      2721.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus0.data::samples      3785.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus1.dtb.walker::samples       222.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus1.itb.walker::samples        70.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus1.inst::samples      4940.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus1.data::samples      8588.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000001099750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               40039                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       20451                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          7                       # Number of write requests accepted
system.mem_ctrls.readBursts                     20451                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        7                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                1308864                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 1308864                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                  448                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              1582                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              1293                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              1640                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              1058                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              1475                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               998                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               980                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              1153                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              1518                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              1289                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             1303                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             1554                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             1072                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             1125                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             1343                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             1068                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                    1622896500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 20451                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    7                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   12152                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    5591                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    1923                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     567                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                     165                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                      37                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                      13                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         6167                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    212.164099                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   130.255062                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   261.256231                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         3155     51.16%     51.16% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         1479     23.98%     75.14% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          536      8.69%     83.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          256      4.15%     87.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          153      2.48%     90.47% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           90      1.46%     91.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           79      1.28%     93.21% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           54      0.88%     94.08% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          365      5.92%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         6167                       # Bytes accessed per row activation
system.mem_ctrls.masterReadBytes::.switch_cpus0.dtb.walker         5760                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus0.itb.walker         2240                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus0.inst       174144                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus0.data       242240                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus1.dtb.walker        14208                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus1.itb.walker         4480                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus1.inst       316160                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus1.data       549632                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.switch_cpus0.dtb.walker 3549124.410674361512                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus0.itb.walker 1380215.048595584929                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus0.inst 107301861.349388197064                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus0.data 149260398.826693981886                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus1.dtb.walker 8754506.879663424566                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus1.itb.walker 2760430.097191169858                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus1.inst 194807495.430348277092                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus1.data 338665338.209682404995                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus0.dtb.walker           90                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus0.itb.walker           35                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus0.inst         2721                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus0.data         3785                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus1.dtb.walker          222                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus1.itb.walker           70                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus1.inst         4940                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus1.data         8588                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks            7                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus0.dtb.walker      4506250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus0.itb.walker      1613750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus0.inst    101407500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus0.data    145860000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus1.dtb.walker     11868250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus1.itb.walker      3889250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus1.inst    180419750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus1.data    310780000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus0.dtb.walker     50069.44                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus0.itb.walker     46107.14                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus0.inst     37268.47                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus0.data     38536.33                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus1.dtb.walker     53460.59                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus1.itb.walker     55560.71                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus1.inst     36522.22                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus1.data     36187.70                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks         0.00                       # Per-master write average memory access latency
system.mem_ctrls.totQLat                    376888500                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat               760344750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                  102255000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     18428.85                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                37178.85                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       806.48                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    806.48                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.28                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         6.30                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     6.30                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.46                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       1.89                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                    14282                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 69.84                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                 0.00                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                      79328.21                       # Average gap between requests
system.mem_ctrls.pageHitRate                    69.81                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                 22462440                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                 11931480                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                72678060                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         124771920.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy            152183730                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy              3264000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy       504906000                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy        51083040                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy         11904060                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy              955184730                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            588.553723                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime           1280734250                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE      2208000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF      52780000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF     40396750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN    133044500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT     287202250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN   1107293000                       # Time in different power states
system.mem_ctrls_1.actEnergy                 21584220                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                 11472285                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                73342080                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         127230480.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy            151249500                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy              3445440                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy       517699080                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy        52467840                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy          4152720                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy              962748675                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            593.214379                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime           1282175750                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE      2064000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF      53718000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF     10165000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN    136612250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT     284966750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN   1135398500                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED 2366613740500                       # Cumulative time (in ticks) in various power states
system.apicbridge.pwrStateResidencyTicks::UNDEFINED 2366613740500                       # Cumulative time (in ticks) in various power states
system.bridge.pwrStateResidencyTicks::UNDEFINED 2366613740500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu0.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2366613740500                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb.rdAccesses                          4                       # TLB accesses on read requests
system.cpu0.dtb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu0.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu0.apic_clk_domain.clock                8000                       # Clock period in ticks
system.cpu0.interrupts.pwrStateResidencyTicks::UNDEFINED 2366613740500                       # Cumulative time (in ticks) in various power states
system.cpu0.itb.walker.pwrStateResidencyTicks::UNDEFINED 2366613740500                       # Cumulative time (in ticks) in various power states
system.cpu0.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu0.itb.wrAccesses                          8                       # TLB accesses on write requests
system.cpu0.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu0.numPwrStateTransitions                  1                       # Number of power state transitions
system.cpu0.pwrStateResidencyTicks::ON          11000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::OFF    1622924500                       # Cumulative time (in ticks) in various power states
system.cpu0.numCycles                              22                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.quiesce                       0                       # number of quiesce instructions executed
system.cpu0.committedInsts                          7                       # Number of instructions committed
system.cpu0.committedOps                           21                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    9                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                    12                       # Number of float alu accesses
system.cpu0.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            2                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           9                       # number of integer instructions
system.cpu0.num_fp_insts                           12                       # number of float instructions
system.cpu0.num_vec_insts                           0                       # number of vector instructions
system.cpu0.num_int_register_reads                 20                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 4                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                  18                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                 12                       # number of times the floating registers were written
system.cpu0.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu0.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu0.num_cc_register_reads                  10                       # number of times the CC registers were read
system.cpu0.num_cc_register_writes                  2                       # number of times the CC registers were written
system.cpu0.num_mem_refs                            4                       # number of memory refs
system.cpu0.num_load_insts                          4                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                        22                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.Branches                                4                       # Number of branches fetched
system.cpu0.op_class::No_OpClass                    4     19.05%     19.05% # Class of executed instruction
system.cpu0.op_class::IntAlu                        5     23.81%     42.86% # Class of executed instruction
system.cpu0.op_class::IntMult                       0      0.00%     42.86% # Class of executed instruction
system.cpu0.op_class::IntDiv                        0      0.00%     42.86% # Class of executed instruction
system.cpu0.op_class::FloatAdd                      1      4.76%     47.62% # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0      0.00%     47.62% # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0      0.00%     47.62% # Class of executed instruction
system.cpu0.op_class::FloatMult                     0      0.00%     47.62% # Class of executed instruction
system.cpu0.op_class::FloatMultAcc                  0      0.00%     47.62% # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0      0.00%     47.62% # Class of executed instruction
system.cpu0.op_class::FloatMisc                     0      0.00%     47.62% # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0      0.00%     47.62% # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0      0.00%     47.62% # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0      0.00%     47.62% # Class of executed instruction
system.cpu0.op_class::SimdAlu                       2      9.52%     57.14% # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0      0.00%     57.14% # Class of executed instruction
system.cpu0.op_class::SimdCvt                       4     19.05%     76.19% # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0      0.00%     76.19% # Class of executed instruction
system.cpu0.op_class::SimdMult                      0      0.00%     76.19% # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0      0.00%     76.19% # Class of executed instruction
system.cpu0.op_class::SimdShift                     1      4.76%     80.95% # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0      0.00%     80.95% # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0      0.00%     80.95% # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0      0.00%     80.95% # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0      0.00%     80.95% # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0      0.00%     80.95% # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0      0.00%     80.95% # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0      0.00%     80.95% # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0      0.00%     80.95% # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0      0.00%     80.95% # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0      0.00%     80.95% # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0      0.00%     80.95% # Class of executed instruction
system.cpu0.op_class::SimdAes                       0      0.00%     80.95% # Class of executed instruction
system.cpu0.op_class::SimdAesMix                    0      0.00%     80.95% # Class of executed instruction
system.cpu0.op_class::SimdSha1Hash                  0      0.00%     80.95% # Class of executed instruction
system.cpu0.op_class::SimdSha1Hash2                 0      0.00%     80.95% # Class of executed instruction
system.cpu0.op_class::SimdSha256Hash                0      0.00%     80.95% # Class of executed instruction
system.cpu0.op_class::SimdSha256Hash2               0      0.00%     80.95% # Class of executed instruction
system.cpu0.op_class::SimdShaSigma2                 0      0.00%     80.95% # Class of executed instruction
system.cpu0.op_class::SimdShaSigma3                 0      0.00%     80.95% # Class of executed instruction
system.cpu0.op_class::MemRead                       0      0.00%     80.95% # Class of executed instruction
system.cpu0.op_class::MemWrite                      0      0.00%     80.95% # Class of executed instruction
system.cpu0.op_class::FloatMemRead                  4     19.05%    100.00% # Class of executed instruction
system.cpu0.op_class::FloatMemWrite                 0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::total                        21                       # Class of executed instruction
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2366613740500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse          484.580105                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs             776582                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs             6492                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs           119.621380                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle     2364990807000                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data     0.249735                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_blocks::.switch_cpus0.data   484.330370                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.000488                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::.switch_cpus0.data     0.945958                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.946446                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1           18                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2          493                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses          6244468                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses         6244468                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 2366613740500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.ReadReq_hits::.cpu0.data            2                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::.switch_cpus0.data       661252                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total         661254                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::.switch_cpus0.data       108721                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        108721                       # number of WriteReq hits
system.cpu0.dcache.SoftPFReq_hits::.switch_cpus0.data           32                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_hits::total           32                       # number of SoftPFReq hits
system.cpu0.dcache.demand_hits::.cpu0.data            2                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::.switch_cpus0.data       769973                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total          769975                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data            2                       # number of overall hits
system.cpu0.dcache.overall_hits::.switch_cpus0.data       770005                       # number of overall hits
system.cpu0.dcache.overall_hits::total         770007                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data            2                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::.switch_cpus0.data         6483                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total         6485                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::.switch_cpus0.data         2917                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total         2917                       # number of WriteReq misses
system.cpu0.dcache.SoftPFReq_misses::.switch_cpus0.data          338                       # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_misses::total          338                       # number of SoftPFReq misses
system.cpu0.dcache.demand_misses::.cpu0.data            2                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::.switch_cpus0.data         9400                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total          9402                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data            2                       # number of overall misses
system.cpu0.dcache.overall_misses::.switch_cpus0.data         9738                       # number of overall misses
system.cpu0.dcache.overall_misses::total         9740                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::.switch_cpus0.data    345272500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total    345272500                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::.switch_cpus0.data    178235499                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total    178235499                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::.switch_cpus0.data    523507999                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total    523507999                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.switch_cpus0.data    523507999                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total    523507999                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data            4                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::.switch_cpus0.data       667735                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total       667739                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::.switch_cpus0.data       111638                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       111638                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::.switch_cpus0.data          370                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::total          370                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::.cpu0.data            4                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::.switch_cpus0.data       779373                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total       779377                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data            4                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::.switch_cpus0.data       779743                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total       779747                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.500000                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::.switch_cpus0.data     0.009709                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.009712                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::.switch_cpus0.data     0.026129                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.026129                       # miss rate for WriteReq accesses
system.cpu0.dcache.SoftPFReq_miss_rate::.switch_cpus0.data     0.913514                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_miss_rate::total     0.913514                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.500000                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::.switch_cpus0.data     0.012061                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.012063                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.500000                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::.switch_cpus0.data     0.012489                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.012491                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.switch_cpus0.data 53258.136665                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 53241.711642                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::.switch_cpus0.data 61102.330819                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 61102.330819                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::.switch_cpus0.data 55692.340319                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 55680.493406                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.switch_cpus0.data 53759.293387                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 53748.254517                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs         6477                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets           58                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs              135                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    47.977778                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets           58                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks         3569                       # number of writebacks
system.cpu0.dcache.writebacks::total             3569                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::.switch_cpus0.data         3167                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total         3167                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::.switch_cpus0.data           11                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total           11                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::.switch_cpus0.data         3178                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total         3178                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.switch_cpus0.data         3178                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total         3178                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.switch_cpus0.data         3316                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total         3316                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::.switch_cpus0.data         2906                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total         2906                       # number of WriteReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_misses::.switch_cpus0.data          338                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_misses::total          338                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::.switch_cpus0.data         6222                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total         6222                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.switch_cpus0.data         6560                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total         6560                       # number of overall MSHR misses
system.cpu0.dcache.WriteReq_mshr_uncacheable::.switch_cpus0.data            4                       # number of WriteReq MSHR uncacheable
system.cpu0.dcache.WriteReq_mshr_uncacheable::total            4                       # number of WriteReq MSHR uncacheable
system.cpu0.dcache.overall_mshr_uncacheable_misses::.switch_cpus0.data            4                       # number of overall MSHR uncacheable misses
system.cpu0.dcache.overall_mshr_uncacheable_misses::total            4                       # number of overall MSHR uncacheable misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.switch_cpus0.data    177761000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    177761000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::.switch_cpus0.data    174467499                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total    174467499                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus0.data     26163000                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::total     26163000                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::.switch_cpus0.data    352228499                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    352228499                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.switch_cpus0.data    378391499                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    378391499                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.switch_cpus0.data     0.004966                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.004966                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::.switch_cpus0.data     0.026031                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.026031                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus0.data     0.913514                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::total     0.913514                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::.switch_cpus0.data     0.007983                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.007983                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.switch_cpus0.data     0.008413                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.008413                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus0.data 53607.056695                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 53607.056695                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus0.data 60036.992085                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 60036.992085                       # average WriteReq mshr miss latency
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus0.data 77405.325444                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::total 77405.325444                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::.switch_cpus0.data 56610.173417                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 56610.173417                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.switch_cpus0.data 57681.630945                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 57681.630945                       # average overall mshr miss latency
system.cpu0.dcache.replacements                  5936                       # number of replacements
system.cpu0.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 2366613740500                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.tags.tagsinuse    15.814816                       # Cycle average of tags in use
system.cpu0.dtb_walker_cache.tags.total_refs        12308                       # Total number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.sampled_refs         4495                       # Sample count of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.avg_refs     2.738154                       # Average number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.warmup_cycle 2364991308500                       # Cycle when the warmup percentage was hit.
system.cpu0.dtb_walker_cache.tags.occ_blocks::.switch_cpus0.dtb.walker    15.814816                       # Average occupied blocks per requestor
system.cpu0.dtb_walker_cache.tags.occ_percent::.switch_cpus0.dtb.walker     0.988426                       # Average percentage of cache occupancy
system.cpu0.dtb_walker_cache.tags.occ_percent::total     0.988426                       # Average percentage of cache occupancy
system.cpu0.dtb_walker_cache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu0.dtb_walker_cache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu0.dtb_walker_cache.tags.age_task_id_blocks_1024::2           14                       # Occupied blocks per task id
system.cpu0.dtb_walker_cache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dtb_walker_cache.tags.tag_accesses        29111                       # Number of tag accesses
system.cpu0.dtb_walker_cache.tags.data_accesses        29111                       # Number of data accesses
system.cpu0.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 2366613740500                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.ReadReq_hits::.switch_cpus0.dtb.walker         7813                       # number of ReadReq hits
system.cpu0.dtb_walker_cache.ReadReq_hits::total         7813                       # number of ReadReq hits
system.cpu0.dtb_walker_cache.demand_hits::.switch_cpus0.dtb.walker         7813                       # number of demand (read+write) hits
system.cpu0.dtb_walker_cache.demand_hits::total         7813                       # number of demand (read+write) hits
system.cpu0.dtb_walker_cache.overall_hits::.switch_cpus0.dtb.walker         7813                       # number of overall hits
system.cpu0.dtb_walker_cache.overall_hits::total         7813                       # number of overall hits
system.cpu0.dtb_walker_cache.ReadReq_misses::.switch_cpus0.dtb.walker         4495                       # number of ReadReq misses
system.cpu0.dtb_walker_cache.ReadReq_misses::total         4495                       # number of ReadReq misses
system.cpu0.dtb_walker_cache.demand_misses::.switch_cpus0.dtb.walker         4495                       # number of demand (read+write) misses
system.cpu0.dtb_walker_cache.demand_misses::total         4495                       # number of demand (read+write) misses
system.cpu0.dtb_walker_cache.overall_misses::.switch_cpus0.dtb.walker         4495                       # number of overall misses
system.cpu0.dtb_walker_cache.overall_misses::total         4495                       # number of overall misses
system.cpu0.dtb_walker_cache.ReadReq_miss_latency::.switch_cpus0.dtb.walker     68818500                       # number of ReadReq miss cycles
system.cpu0.dtb_walker_cache.ReadReq_miss_latency::total     68818500                       # number of ReadReq miss cycles
system.cpu0.dtb_walker_cache.demand_miss_latency::.switch_cpus0.dtb.walker     68818500                       # number of demand (read+write) miss cycles
system.cpu0.dtb_walker_cache.demand_miss_latency::total     68818500                       # number of demand (read+write) miss cycles
system.cpu0.dtb_walker_cache.overall_miss_latency::.switch_cpus0.dtb.walker     68818500                       # number of overall miss cycles
system.cpu0.dtb_walker_cache.overall_miss_latency::total     68818500                       # number of overall miss cycles
system.cpu0.dtb_walker_cache.ReadReq_accesses::.switch_cpus0.dtb.walker        12308                       # number of ReadReq accesses(hits+misses)
system.cpu0.dtb_walker_cache.ReadReq_accesses::total        12308                       # number of ReadReq accesses(hits+misses)
system.cpu0.dtb_walker_cache.demand_accesses::.switch_cpus0.dtb.walker        12308                       # number of demand (read+write) accesses
system.cpu0.dtb_walker_cache.demand_accesses::total        12308                       # number of demand (read+write) accesses
system.cpu0.dtb_walker_cache.overall_accesses::.switch_cpus0.dtb.walker        12308                       # number of overall (read+write) accesses
system.cpu0.dtb_walker_cache.overall_accesses::total        12308                       # number of overall (read+write) accesses
system.cpu0.dtb_walker_cache.ReadReq_miss_rate::.switch_cpus0.dtb.walker     0.365210                       # miss rate for ReadReq accesses
system.cpu0.dtb_walker_cache.ReadReq_miss_rate::total     0.365210                       # miss rate for ReadReq accesses
system.cpu0.dtb_walker_cache.demand_miss_rate::.switch_cpus0.dtb.walker     0.365210                       # miss rate for demand accesses
system.cpu0.dtb_walker_cache.demand_miss_rate::total     0.365210                       # miss rate for demand accesses
system.cpu0.dtb_walker_cache.overall_miss_rate::.switch_cpus0.dtb.walker     0.365210                       # miss rate for overall accesses
system.cpu0.dtb_walker_cache.overall_miss_rate::total     0.365210                       # miss rate for overall accesses
system.cpu0.dtb_walker_cache.ReadReq_avg_miss_latency::.switch_cpus0.dtb.walker 15310.011123                       # average ReadReq miss latency
system.cpu0.dtb_walker_cache.ReadReq_avg_miss_latency::total 15310.011123                       # average ReadReq miss latency
system.cpu0.dtb_walker_cache.demand_avg_miss_latency::.switch_cpus0.dtb.walker 15310.011123                       # average overall miss latency
system.cpu0.dtb_walker_cache.demand_avg_miss_latency::total 15310.011123                       # average overall miss latency
system.cpu0.dtb_walker_cache.overall_avg_miss_latency::.switch_cpus0.dtb.walker 15310.011123                       # average overall miss latency
system.cpu0.dtb_walker_cache.overall_avg_miss_latency::total 15310.011123                       # average overall miss latency
system.cpu0.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.writebacks::.writebacks           21                       # number of writebacks
system.cpu0.dtb_walker_cache.writebacks::total           21                       # number of writebacks
system.cpu0.dtb_walker_cache.ReadReq_mshr_misses::.switch_cpus0.dtb.walker         4495                       # number of ReadReq MSHR misses
system.cpu0.dtb_walker_cache.ReadReq_mshr_misses::total         4495                       # number of ReadReq MSHR misses
system.cpu0.dtb_walker_cache.demand_mshr_misses::.switch_cpus0.dtb.walker         4495                       # number of demand (read+write) MSHR misses
system.cpu0.dtb_walker_cache.demand_mshr_misses::total         4495                       # number of demand (read+write) MSHR misses
system.cpu0.dtb_walker_cache.overall_mshr_misses::.switch_cpus0.dtb.walker         4495                       # number of overall MSHR misses
system.cpu0.dtb_walker_cache.overall_mshr_misses::total         4495                       # number of overall MSHR misses
system.cpu0.dtb_walker_cache.ReadReq_mshr_miss_latency::.switch_cpus0.dtb.walker     64323500                       # number of ReadReq MSHR miss cycles
system.cpu0.dtb_walker_cache.ReadReq_mshr_miss_latency::total     64323500                       # number of ReadReq MSHR miss cycles
system.cpu0.dtb_walker_cache.demand_mshr_miss_latency::.switch_cpus0.dtb.walker     64323500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dtb_walker_cache.demand_mshr_miss_latency::total     64323500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dtb_walker_cache.overall_mshr_miss_latency::.switch_cpus0.dtb.walker     64323500                       # number of overall MSHR miss cycles
system.cpu0.dtb_walker_cache.overall_mshr_miss_latency::total     64323500                       # number of overall MSHR miss cycles
system.cpu0.dtb_walker_cache.ReadReq_mshr_miss_rate::.switch_cpus0.dtb.walker     0.365210                       # mshr miss rate for ReadReq accesses
system.cpu0.dtb_walker_cache.ReadReq_mshr_miss_rate::total     0.365210                       # mshr miss rate for ReadReq accesses
system.cpu0.dtb_walker_cache.demand_mshr_miss_rate::.switch_cpus0.dtb.walker     0.365210                       # mshr miss rate for demand accesses
system.cpu0.dtb_walker_cache.demand_mshr_miss_rate::total     0.365210                       # mshr miss rate for demand accesses
system.cpu0.dtb_walker_cache.overall_mshr_miss_rate::.switch_cpus0.dtb.walker     0.365210                       # mshr miss rate for overall accesses
system.cpu0.dtb_walker_cache.overall_mshr_miss_rate::total     0.365210                       # mshr miss rate for overall accesses
system.cpu0.dtb_walker_cache.ReadReq_avg_mshr_miss_latency::.switch_cpus0.dtb.walker 14310.011123                       # average ReadReq mshr miss latency
system.cpu0.dtb_walker_cache.ReadReq_avg_mshr_miss_latency::total 14310.011123                       # average ReadReq mshr miss latency
system.cpu0.dtb_walker_cache.demand_avg_mshr_miss_latency::.switch_cpus0.dtb.walker 14310.011123                       # average overall mshr miss latency
system.cpu0.dtb_walker_cache.demand_avg_mshr_miss_latency::total 14310.011123                       # average overall mshr miss latency
system.cpu0.dtb_walker_cache.overall_avg_mshr_miss_latency::.switch_cpus0.dtb.walker 14310.011123                       # average overall mshr miss latency
system.cpu0.dtb_walker_cache.overall_avg_mshr_miss_latency::total 14310.011123                       # average overall mshr miss latency
system.cpu0.dtb_walker_cache.replacements         4477                       # number of replacements
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 2366613740500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse          467.349183                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs             576412                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs             5542                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs           104.007939                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle     2364990805500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst     0.255970                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_blocks::.switch_cpus0.inst   467.093213                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.000500                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::.switch_cpus0.inst     0.912291                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.912791                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2          457                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3           55                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses          4625494                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses         4625494                       # Number of data accesses
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 2366613740500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.ReadReq_hits::.cpu0.inst            6                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::.switch_cpus0.inst       570864                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total         570870                       # number of ReadReq hits
system.cpu0.icache.demand_hits::.cpu0.inst            6                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::.switch_cpus0.inst       570864                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total          570870                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst            6                       # number of overall hits
system.cpu0.icache.overall_hits::.switch_cpus0.inst       570864                       # number of overall hits
system.cpu0.icache.overall_hits::total         570870                       # number of overall hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst            2                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::.switch_cpus0.inst         6622                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total         6624                       # number of ReadReq misses
system.cpu0.icache.demand_misses::.cpu0.inst            2                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::.switch_cpus0.inst         6622                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total          6624                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst            2                       # number of overall misses
system.cpu0.icache.overall_misses::.switch_cpus0.inst         6622                       # number of overall misses
system.cpu0.icache.overall_misses::total         6624                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::.switch_cpus0.inst    335249499                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total    335249499                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::.switch_cpus0.inst    335249499                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total    335249499                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.switch_cpus0.inst    335249499                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total    335249499                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst            8                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::.switch_cpus0.inst       577486                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total       577494                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::.cpu0.inst            8                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::.switch_cpus0.inst       577486                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total       577494                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst            8                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::.switch_cpus0.inst       577486                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total       577494                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.250000                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::.switch_cpus0.inst     0.011467                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.011470                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.250000                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::.switch_cpus0.inst     0.011467                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.011470                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.250000                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::.switch_cpus0.inst     0.011467                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.011470                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.switch_cpus0.inst 50626.623226                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 50611.337409                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::.switch_cpus0.inst 50626.623226                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 50611.337409                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.switch_cpus0.inst 50626.623226                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 50611.337409                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         1313                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               28                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    46.892857                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks         5030                       # number of writebacks
system.cpu0.icache.writebacks::total             5030                       # number of writebacks
system.cpu0.icache.ReadReq_mshr_hits::.switch_cpus0.inst         1082                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total         1082                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::.switch_cpus0.inst         1082                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total         1082                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.switch_cpus0.inst         1082                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total         1082                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.switch_cpus0.inst         5540                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total         5540                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::.switch_cpus0.inst         5540                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total         5540                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.switch_cpus0.inst         5540                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total         5540                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.switch_cpus0.inst    279625999                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total    279625999                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::.switch_cpus0.inst    279625999                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total    279625999                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.switch_cpus0.inst    279625999                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total    279625999                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.switch_cpus0.inst     0.009593                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.009593                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::.switch_cpus0.inst     0.009593                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.009593                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.switch_cpus0.inst     0.009593                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.009593                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus0.inst 50474.007040                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 50474.007040                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::.switch_cpus0.inst 50474.007040                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 50474.007040                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.switch_cpus0.inst 50474.007040                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 50474.007040                       # average overall mshr miss latency
system.cpu0.icache.replacements                  5030                       # number of replacements
system.cpu0.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 2366613740500                       # Cumulative time (in ticks) in various power states
system.cpu0.itb_walker_cache.tags.tagsinuse    14.660208                       # Cycle average of tags in use
system.cpu0.itb_walker_cache.tags.total_refs         3587                       # Total number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.sampled_refs          876                       # Sample count of references to valid blocks.
system.cpu0.itb_walker_cache.tags.avg_refs     4.094749                       # Average number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.warmup_cycle 2364990903500                       # Cycle when the warmup percentage was hit.
system.cpu0.itb_walker_cache.tags.occ_blocks::.switch_cpus0.itb.walker    14.660208                       # Average occupied blocks per requestor
system.cpu0.itb_walker_cache.tags.occ_percent::.switch_cpus0.itb.walker     0.916263                       # Average percentage of cache occupancy
system.cpu0.itb_walker_cache.tags.occ_percent::total     0.916263                       # Average percentage of cache occupancy
system.cpu0.itb_walker_cache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu0.itb_walker_cache.tags.age_task_id_blocks_1024::2           12                       # Occupied blocks per task id
system.cpu0.itb_walker_cache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu0.itb_walker_cache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.itb_walker_cache.tags.tag_accesses         8050                       # Number of tag accesses
system.cpu0.itb_walker_cache.tags.data_accesses         8050                       # Number of data accesses
system.cpu0.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 2366613740500                       # Cumulative time (in ticks) in various power states
system.cpu0.itb_walker_cache.ReadReq_hits::.switch_cpus0.itb.walker         2711                       # number of ReadReq hits
system.cpu0.itb_walker_cache.ReadReq_hits::total         2711                       # number of ReadReq hits
system.cpu0.itb_walker_cache.demand_hits::.switch_cpus0.itb.walker         2711                       # number of demand (read+write) hits
system.cpu0.itb_walker_cache.demand_hits::total         2711                       # number of demand (read+write) hits
system.cpu0.itb_walker_cache.overall_hits::.switch_cpus0.itb.walker         2711                       # number of overall hits
system.cpu0.itb_walker_cache.overall_hits::total         2711                       # number of overall hits
system.cpu0.itb_walker_cache.ReadReq_misses::.switch_cpus0.itb.walker          876                       # number of ReadReq misses
system.cpu0.itb_walker_cache.ReadReq_misses::total          876                       # number of ReadReq misses
system.cpu0.itb_walker_cache.demand_misses::.switch_cpus0.itb.walker          876                       # number of demand (read+write) misses
system.cpu0.itb_walker_cache.demand_misses::total          876                       # number of demand (read+write) misses
system.cpu0.itb_walker_cache.overall_misses::.switch_cpus0.itb.walker          876                       # number of overall misses
system.cpu0.itb_walker_cache.overall_misses::total          876                       # number of overall misses
system.cpu0.itb_walker_cache.ReadReq_miss_latency::.switch_cpus0.itb.walker     14961000                       # number of ReadReq miss cycles
system.cpu0.itb_walker_cache.ReadReq_miss_latency::total     14961000                       # number of ReadReq miss cycles
system.cpu0.itb_walker_cache.demand_miss_latency::.switch_cpus0.itb.walker     14961000                       # number of demand (read+write) miss cycles
system.cpu0.itb_walker_cache.demand_miss_latency::total     14961000                       # number of demand (read+write) miss cycles
system.cpu0.itb_walker_cache.overall_miss_latency::.switch_cpus0.itb.walker     14961000                       # number of overall miss cycles
system.cpu0.itb_walker_cache.overall_miss_latency::total     14961000                       # number of overall miss cycles
system.cpu0.itb_walker_cache.ReadReq_accesses::.switch_cpus0.itb.walker         3587                       # number of ReadReq accesses(hits+misses)
system.cpu0.itb_walker_cache.ReadReq_accesses::total         3587                       # number of ReadReq accesses(hits+misses)
system.cpu0.itb_walker_cache.demand_accesses::.switch_cpus0.itb.walker         3587                       # number of demand (read+write) accesses
system.cpu0.itb_walker_cache.demand_accesses::total         3587                       # number of demand (read+write) accesses
system.cpu0.itb_walker_cache.overall_accesses::.switch_cpus0.itb.walker         3587                       # number of overall (read+write) accesses
system.cpu0.itb_walker_cache.overall_accesses::total         3587                       # number of overall (read+write) accesses
system.cpu0.itb_walker_cache.ReadReq_miss_rate::.switch_cpus0.itb.walker     0.244215                       # miss rate for ReadReq accesses
system.cpu0.itb_walker_cache.ReadReq_miss_rate::total     0.244215                       # miss rate for ReadReq accesses
system.cpu0.itb_walker_cache.demand_miss_rate::.switch_cpus0.itb.walker     0.244215                       # miss rate for demand accesses
system.cpu0.itb_walker_cache.demand_miss_rate::total     0.244215                       # miss rate for demand accesses
system.cpu0.itb_walker_cache.overall_miss_rate::.switch_cpus0.itb.walker     0.244215                       # miss rate for overall accesses
system.cpu0.itb_walker_cache.overall_miss_rate::total     0.244215                       # miss rate for overall accesses
system.cpu0.itb_walker_cache.ReadReq_avg_miss_latency::.switch_cpus0.itb.walker 17078.767123                       # average ReadReq miss latency
system.cpu0.itb_walker_cache.ReadReq_avg_miss_latency::total 17078.767123                       # average ReadReq miss latency
system.cpu0.itb_walker_cache.demand_avg_miss_latency::.switch_cpus0.itb.walker 17078.767123                       # average overall miss latency
system.cpu0.itb_walker_cache.demand_avg_miss_latency::total 17078.767123                       # average overall miss latency
system.cpu0.itb_walker_cache.overall_avg_miss_latency::.switch_cpus0.itb.walker 17078.767123                       # average overall miss latency
system.cpu0.itb_walker_cache.overall_avg_miss_latency::total 17078.767123                       # average overall miss latency
system.cpu0.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.ReadReq_mshr_misses::.switch_cpus0.itb.walker          876                       # number of ReadReq MSHR misses
system.cpu0.itb_walker_cache.ReadReq_mshr_misses::total          876                       # number of ReadReq MSHR misses
system.cpu0.itb_walker_cache.demand_mshr_misses::.switch_cpus0.itb.walker          876                       # number of demand (read+write) MSHR misses
system.cpu0.itb_walker_cache.demand_mshr_misses::total          876                       # number of demand (read+write) MSHR misses
system.cpu0.itb_walker_cache.overall_mshr_misses::.switch_cpus0.itb.walker          876                       # number of overall MSHR misses
system.cpu0.itb_walker_cache.overall_mshr_misses::total          876                       # number of overall MSHR misses
system.cpu0.itb_walker_cache.ReadReq_mshr_miss_latency::.switch_cpus0.itb.walker     14085000                       # number of ReadReq MSHR miss cycles
system.cpu0.itb_walker_cache.ReadReq_mshr_miss_latency::total     14085000                       # number of ReadReq MSHR miss cycles
system.cpu0.itb_walker_cache.demand_mshr_miss_latency::.switch_cpus0.itb.walker     14085000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.itb_walker_cache.demand_mshr_miss_latency::total     14085000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.itb_walker_cache.overall_mshr_miss_latency::.switch_cpus0.itb.walker     14085000                       # number of overall MSHR miss cycles
system.cpu0.itb_walker_cache.overall_mshr_miss_latency::total     14085000                       # number of overall MSHR miss cycles
system.cpu0.itb_walker_cache.ReadReq_mshr_miss_rate::.switch_cpus0.itb.walker     0.244215                       # mshr miss rate for ReadReq accesses
system.cpu0.itb_walker_cache.ReadReq_mshr_miss_rate::total     0.244215                       # mshr miss rate for ReadReq accesses
system.cpu0.itb_walker_cache.demand_mshr_miss_rate::.switch_cpus0.itb.walker     0.244215                       # mshr miss rate for demand accesses
system.cpu0.itb_walker_cache.demand_mshr_miss_rate::total     0.244215                       # mshr miss rate for demand accesses
system.cpu0.itb_walker_cache.overall_mshr_miss_rate::.switch_cpus0.itb.walker     0.244215                       # mshr miss rate for overall accesses
system.cpu0.itb_walker_cache.overall_mshr_miss_rate::total     0.244215                       # mshr miss rate for overall accesses
system.cpu0.itb_walker_cache.ReadReq_avg_mshr_miss_latency::.switch_cpus0.itb.walker 16078.767123                       # average ReadReq mshr miss latency
system.cpu0.itb_walker_cache.ReadReq_avg_mshr_miss_latency::total 16078.767123                       # average ReadReq mshr miss latency
system.cpu0.itb_walker_cache.demand_avg_mshr_miss_latency::.switch_cpus0.itb.walker 16078.767123                       # average overall mshr miss latency
system.cpu0.itb_walker_cache.demand_avg_mshr_miss_latency::total 16078.767123                       # average overall mshr miss latency
system.cpu0.itb_walker_cache.overall_avg_mshr_miss_latency::.switch_cpus0.itb.walker 16078.767123                       # average overall mshr miss latency
system.cpu0.itb_walker_cache.overall_avg_mshr_miss_latency::total 16078.767123                       # average overall mshr miss latency
system.cpu0.itb_walker_cache.replacements          860                       # number of replacements
system.cpu1.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2366613740500                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb.rdAccesses                          3                       # TLB accesses on read requests
system.cpu1.dtb.wrAccesses                          2                       # TLB accesses on write requests
system.cpu1.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu1.apic_clk_domain.clock                8000                       # Clock period in ticks
system.cpu1.interrupts.pwrStateResidencyTicks::UNDEFINED 2366613740500                       # Cumulative time (in ticks) in various power states
system.cpu1.itb.walker.pwrStateResidencyTicks::UNDEFINED 2366613740500                       # Cumulative time (in ticks) in various power states
system.cpu1.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu1.itb.wrAccesses                          9                       # TLB accesses on write requests
system.cpu1.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu1.numPwrStateTransitions                  1                       # Number of power state transitions
system.cpu1.pwrStateResidencyTicks::ON          11000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::OFF    1622924500                       # Cumulative time (in ticks) in various power states
system.cpu1.numCycles                              22                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.quiesce                       0                       # number of quiesce instructions executed
system.cpu1.committedInsts                          7                       # Number of instructions committed
system.cpu1.committedOps                           20                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                   20                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu1.num_func_calls                          3                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                          20                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_vec_insts                           0                       # number of vector instructions
system.cpu1.num_int_register_reads                 36                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                14                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu1.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu1.num_cc_register_reads                   1                       # number of times the CC registers were read
system.cpu1.num_cc_register_writes                  4                       # number of times the CC registers were written
system.cpu1.num_mem_refs                            5                       # number of memory refs
system.cpu1.num_load_insts                          3                       # Number of load instructions
system.cpu1.num_store_insts                         2                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                        22                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.Branches                                4                       # Number of branches fetched
system.cpu1.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu1.op_class::IntAlu                       15     75.00%     75.00% # Class of executed instruction
system.cpu1.op_class::IntMult                       0      0.00%     75.00% # Class of executed instruction
system.cpu1.op_class::IntDiv                        0      0.00%     75.00% # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0      0.00%     75.00% # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0      0.00%     75.00% # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0      0.00%     75.00% # Class of executed instruction
system.cpu1.op_class::FloatMult                     0      0.00%     75.00% # Class of executed instruction
system.cpu1.op_class::FloatMultAcc                  0      0.00%     75.00% # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0      0.00%     75.00% # Class of executed instruction
system.cpu1.op_class::FloatMisc                     0      0.00%     75.00% # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0      0.00%     75.00% # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0      0.00%     75.00% # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0      0.00%     75.00% # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0      0.00%     75.00% # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0      0.00%     75.00% # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0      0.00%     75.00% # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0      0.00%     75.00% # Class of executed instruction
system.cpu1.op_class::SimdMult                      0      0.00%     75.00% # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0      0.00%     75.00% # Class of executed instruction
system.cpu1.op_class::SimdShift                     0      0.00%     75.00% # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0      0.00%     75.00% # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0      0.00%     75.00% # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0      0.00%     75.00% # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0      0.00%     75.00% # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0      0.00%     75.00% # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0      0.00%     75.00% # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0      0.00%     75.00% # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0      0.00%     75.00% # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0      0.00%     75.00% # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0      0.00%     75.00% # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0      0.00%     75.00% # Class of executed instruction
system.cpu1.op_class::SimdAes                       0      0.00%     75.00% # Class of executed instruction
system.cpu1.op_class::SimdAesMix                    0      0.00%     75.00% # Class of executed instruction
system.cpu1.op_class::SimdSha1Hash                  0      0.00%     75.00% # Class of executed instruction
system.cpu1.op_class::SimdSha1Hash2                 0      0.00%     75.00% # Class of executed instruction
system.cpu1.op_class::SimdSha256Hash                0      0.00%     75.00% # Class of executed instruction
system.cpu1.op_class::SimdSha256Hash2               0      0.00%     75.00% # Class of executed instruction
system.cpu1.op_class::SimdShaSigma2                 0      0.00%     75.00% # Class of executed instruction
system.cpu1.op_class::SimdShaSigma3                 0      0.00%     75.00% # Class of executed instruction
system.cpu1.op_class::MemRead                       3     15.00%     90.00% # Class of executed instruction
system.cpu1.op_class::MemWrite                      2     10.00%    100.00% # Class of executed instruction
system.cpu1.op_class::FloatMemRead                  0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::FloatMemWrite                 0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::total                        20                       # Class of executed instruction
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2366613740500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse          497.746541                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs             526029                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs            16564                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            31.757365                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle     2364990805500                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data     0.118023                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_blocks::.switch_cpus1.data   497.628519                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.000231                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::.switch_cpus1.data     0.971931                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.972161                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0          136                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1          372                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2            4                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses          4398412                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses         4398412                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 2366613740500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.ReadReq_hits::.cpu1.data            1                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::.switch_cpus1.data       344474                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total         344475                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::.cpu1.data            2                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::.switch_cpus1.data       164749                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        164751                       # number of WriteReq hits
system.cpu1.dcache.SoftPFReq_hits::.switch_cpus1.data          104                       # number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq_hits::total          104                       # number of SoftPFReq hits
system.cpu1.dcache.demand_hits::.cpu1.data            3                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::.switch_cpus1.data       509223                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total          509226                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data            3                       # number of overall hits
system.cpu1.dcache.overall_hits::.switch_cpus1.data       509327                       # number of overall hits
system.cpu1.dcache.overall_hits::total         509330                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data            2                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::.switch_cpus1.data        33485                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        33487                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::.switch_cpus1.data         4159                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total         4159                       # number of WriteReq misses
system.cpu1.dcache.SoftPFReq_misses::.switch_cpus1.data          755                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_misses::total          755                       # number of SoftPFReq misses
system.cpu1.dcache.demand_misses::.cpu1.data            2                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::.switch_cpus1.data        37644                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         37646                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data            2                       # number of overall misses
system.cpu1.dcache.overall_misses::.switch_cpus1.data        38399                       # number of overall misses
system.cpu1.dcache.overall_misses::total        38401                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::.switch_cpus1.data   1711392500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   1711392500                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::.switch_cpus1.data    242617486                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total    242617486                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::.switch_cpus1.data   1954009986                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   1954009986                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.switch_cpus1.data   1954009986                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   1954009986                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data            3                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::.switch_cpus1.data       377959                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total       377962                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::.cpu1.data            2                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::.switch_cpus1.data       168908                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       168910                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::.switch_cpus1.data          859                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::total          859                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::.cpu1.data            5                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::.switch_cpus1.data       546867                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total       546872                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data            5                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::.switch_cpus1.data       547726                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total       547731                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.666667                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::.switch_cpus1.data     0.088594                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.088599                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::.switch_cpus1.data     0.024623                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.024623                       # miss rate for WriteReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::.switch_cpus1.data     0.878929                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::total     0.878929                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.400000                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::.switch_cpus1.data     0.068836                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.068839                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.400000                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::.switch_cpus1.data     0.070106                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.070109                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.switch_cpus1.data 51109.228013                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 51106.175531                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::.switch_cpus1.data 58335.534023                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 58335.534023                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::.switch_cpus1.data 51907.607746                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 51904.850077                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.switch_cpus1.data 50887.001901                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 50884.351605                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs        25161                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets         1267                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs              917                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets             24                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    27.438386                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    52.791667                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks         8839                       # number of writebacks
system.cpu1.dcache.writebacks::total             8839                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::.switch_cpus1.data        21689                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        21689                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::.switch_cpus1.data           21                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total           21                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::.switch_cpus1.data        21710                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        21710                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.switch_cpus1.data        21710                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        21710                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.switch_cpus1.data        11796                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        11796                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::.switch_cpus1.data         4138                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total         4138                       # number of WriteReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_misses::.switch_cpus1.data          752                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_misses::total          752                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::.switch_cpus1.data        15934                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        15934                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.switch_cpus1.data        16686                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        16686                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_uncacheable::.switch_cpus1.data           73                       # number of ReadReq MSHR uncacheable
system.cpu1.dcache.ReadReq_mshr_uncacheable::total           73                       # number of ReadReq MSHR uncacheable
system.cpu1.dcache.WriteReq_mshr_uncacheable::.switch_cpus1.data           31                       # number of WriteReq MSHR uncacheable
system.cpu1.dcache.WriteReq_mshr_uncacheable::total           31                       # number of WriteReq MSHR uncacheable
system.cpu1.dcache.overall_mshr_uncacheable_misses::.switch_cpus1.data          104                       # number of overall MSHR uncacheable misses
system.cpu1.dcache.overall_mshr_uncacheable_misses::total          104                       # number of overall MSHR uncacheable misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.switch_cpus1.data    559292500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    559292500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::.switch_cpus1.data    237743986                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total    237743986                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus1.data     63025000                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::total     63025000                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::.switch_cpus1.data    797036486                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    797036486                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.switch_cpus1.data    860061486                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    860061486                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_uncacheable_latency::.switch_cpus1.data     17273500                       # number of ReadReq MSHR uncacheable cycles
system.cpu1.dcache.ReadReq_mshr_uncacheable_latency::total     17273500                       # number of ReadReq MSHR uncacheable cycles
system.cpu1.dcache.overall_mshr_uncacheable_latency::.switch_cpus1.data     17273500                       # number of overall MSHR uncacheable cycles
system.cpu1.dcache.overall_mshr_uncacheable_latency::total     17273500                       # number of overall MSHR uncacheable cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.switch_cpus1.data     0.031210                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.031209                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::.switch_cpus1.data     0.024499                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.024498                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus1.data     0.875437                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::total     0.875437                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::.switch_cpus1.data     0.029137                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.029137                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.switch_cpus1.data     0.030464                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.030464                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus1.data 47413.741946                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 47413.741946                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus1.data 57453.839053                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 57453.839053                       # average WriteReq mshr miss latency
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus1.data 83809.840426                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::total 83809.840426                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::.switch_cpus1.data 50021.117485                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 50021.117485                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.switch_cpus1.data 51543.898238                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 51543.898238                       # average overall mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_uncacheable_latency::.switch_cpus1.data 236623.287671                       # average ReadReq mshr uncacheable latency
system.cpu1.dcache.ReadReq_avg_mshr_uncacheable_latency::total 236623.287671                       # average ReadReq mshr uncacheable latency
system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::.switch_cpus1.data 166091.346154                       # average overall mshr uncacheable latency
system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::total 166091.346154                       # average overall mshr uncacheable latency
system.cpu1.dcache.replacements                 15989                       # number of replacements
system.cpu1.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 2366613740500                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.tags.tagsinuse    15.914849                       # Cycle average of tags in use
system.cpu1.dtb_walker_cache.tags.total_refs        38231                       # Total number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.sampled_refs         9736                       # Sample count of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.avg_refs     3.926767                       # Average number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.warmup_cycle 2364991231500                       # Cycle when the warmup percentage was hit.
system.cpu1.dtb_walker_cache.tags.occ_blocks::.switch_cpus1.dtb.walker    15.914849                       # Average occupied blocks per requestor
system.cpu1.dtb_walker_cache.tags.occ_percent::.switch_cpus1.dtb.walker     0.994678                       # Average percentage of cache occupancy
system.cpu1.dtb_walker_cache.tags.occ_percent::total     0.994678                       # Average percentage of cache occupancy
system.cpu1.dtb_walker_cache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu1.dtb_walker_cache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu1.dtb_walker_cache.tags.age_task_id_blocks_1024::1           15                       # Occupied blocks per task id
system.cpu1.dtb_walker_cache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.dtb_walker_cache.tags.tag_accesses        86198                       # Number of tag accesses
system.cpu1.dtb_walker_cache.tags.data_accesses        86198                       # Number of data accesses
system.cpu1.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 2366613740500                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.ReadReq_hits::.switch_cpus1.dtb.walker        28495                       # number of ReadReq hits
system.cpu1.dtb_walker_cache.ReadReq_hits::total        28495                       # number of ReadReq hits
system.cpu1.dtb_walker_cache.demand_hits::.switch_cpus1.dtb.walker        28495                       # number of demand (read+write) hits
system.cpu1.dtb_walker_cache.demand_hits::total        28495                       # number of demand (read+write) hits
system.cpu1.dtb_walker_cache.overall_hits::.switch_cpus1.dtb.walker        28495                       # number of overall hits
system.cpu1.dtb_walker_cache.overall_hits::total        28495                       # number of overall hits
system.cpu1.dtb_walker_cache.ReadReq_misses::.switch_cpus1.dtb.walker         9736                       # number of ReadReq misses
system.cpu1.dtb_walker_cache.ReadReq_misses::total         9736                       # number of ReadReq misses
system.cpu1.dtb_walker_cache.demand_misses::.switch_cpus1.dtb.walker         9736                       # number of demand (read+write) misses
system.cpu1.dtb_walker_cache.demand_misses::total         9736                       # number of demand (read+write) misses
system.cpu1.dtb_walker_cache.overall_misses::.switch_cpus1.dtb.walker         9736                       # number of overall misses
system.cpu1.dtb_walker_cache.overall_misses::total         9736                       # number of overall misses
system.cpu1.dtb_walker_cache.ReadReq_miss_latency::.switch_cpus1.dtb.walker    142395000                       # number of ReadReq miss cycles
system.cpu1.dtb_walker_cache.ReadReq_miss_latency::total    142395000                       # number of ReadReq miss cycles
system.cpu1.dtb_walker_cache.demand_miss_latency::.switch_cpus1.dtb.walker    142395000                       # number of demand (read+write) miss cycles
system.cpu1.dtb_walker_cache.demand_miss_latency::total    142395000                       # number of demand (read+write) miss cycles
system.cpu1.dtb_walker_cache.overall_miss_latency::.switch_cpus1.dtb.walker    142395000                       # number of overall miss cycles
system.cpu1.dtb_walker_cache.overall_miss_latency::total    142395000                       # number of overall miss cycles
system.cpu1.dtb_walker_cache.ReadReq_accesses::.switch_cpus1.dtb.walker        38231                       # number of ReadReq accesses(hits+misses)
system.cpu1.dtb_walker_cache.ReadReq_accesses::total        38231                       # number of ReadReq accesses(hits+misses)
system.cpu1.dtb_walker_cache.demand_accesses::.switch_cpus1.dtb.walker        38231                       # number of demand (read+write) accesses
system.cpu1.dtb_walker_cache.demand_accesses::total        38231                       # number of demand (read+write) accesses
system.cpu1.dtb_walker_cache.overall_accesses::.switch_cpus1.dtb.walker        38231                       # number of overall (read+write) accesses
system.cpu1.dtb_walker_cache.overall_accesses::total        38231                       # number of overall (read+write) accesses
system.cpu1.dtb_walker_cache.ReadReq_miss_rate::.switch_cpus1.dtb.walker     0.254662                       # miss rate for ReadReq accesses
system.cpu1.dtb_walker_cache.ReadReq_miss_rate::total     0.254662                       # miss rate for ReadReq accesses
system.cpu1.dtb_walker_cache.demand_miss_rate::.switch_cpus1.dtb.walker     0.254662                       # miss rate for demand accesses
system.cpu1.dtb_walker_cache.demand_miss_rate::total     0.254662                       # miss rate for demand accesses
system.cpu1.dtb_walker_cache.overall_miss_rate::.switch_cpus1.dtb.walker     0.254662                       # miss rate for overall accesses
system.cpu1.dtb_walker_cache.overall_miss_rate::total     0.254662                       # miss rate for overall accesses
system.cpu1.dtb_walker_cache.ReadReq_avg_miss_latency::.switch_cpus1.dtb.walker 14625.616270                       # average ReadReq miss latency
system.cpu1.dtb_walker_cache.ReadReq_avg_miss_latency::total 14625.616270                       # average ReadReq miss latency
system.cpu1.dtb_walker_cache.demand_avg_miss_latency::.switch_cpus1.dtb.walker 14625.616270                       # average overall miss latency
system.cpu1.dtb_walker_cache.demand_avg_miss_latency::total 14625.616270                       # average overall miss latency
system.cpu1.dtb_walker_cache.overall_avg_miss_latency::.switch_cpus1.dtb.walker 14625.616270                       # average overall miss latency
system.cpu1.dtb_walker_cache.overall_avg_miss_latency::total 14625.616270                       # average overall miss latency
system.cpu1.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.writebacks::.writebacks         1677                       # number of writebacks
system.cpu1.dtb_walker_cache.writebacks::total         1677                       # number of writebacks
system.cpu1.dtb_walker_cache.ReadReq_mshr_misses::.switch_cpus1.dtb.walker         9736                       # number of ReadReq MSHR misses
system.cpu1.dtb_walker_cache.ReadReq_mshr_misses::total         9736                       # number of ReadReq MSHR misses
system.cpu1.dtb_walker_cache.demand_mshr_misses::.switch_cpus1.dtb.walker         9736                       # number of demand (read+write) MSHR misses
system.cpu1.dtb_walker_cache.demand_mshr_misses::total         9736                       # number of demand (read+write) MSHR misses
system.cpu1.dtb_walker_cache.overall_mshr_misses::.switch_cpus1.dtb.walker         9736                       # number of overall MSHR misses
system.cpu1.dtb_walker_cache.overall_mshr_misses::total         9736                       # number of overall MSHR misses
system.cpu1.dtb_walker_cache.ReadReq_mshr_miss_latency::.switch_cpus1.dtb.walker    132659000                       # number of ReadReq MSHR miss cycles
system.cpu1.dtb_walker_cache.ReadReq_mshr_miss_latency::total    132659000                       # number of ReadReq MSHR miss cycles
system.cpu1.dtb_walker_cache.demand_mshr_miss_latency::.switch_cpus1.dtb.walker    132659000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dtb_walker_cache.demand_mshr_miss_latency::total    132659000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dtb_walker_cache.overall_mshr_miss_latency::.switch_cpus1.dtb.walker    132659000                       # number of overall MSHR miss cycles
system.cpu1.dtb_walker_cache.overall_mshr_miss_latency::total    132659000                       # number of overall MSHR miss cycles
system.cpu1.dtb_walker_cache.ReadReq_mshr_miss_rate::.switch_cpus1.dtb.walker     0.254662                       # mshr miss rate for ReadReq accesses
system.cpu1.dtb_walker_cache.ReadReq_mshr_miss_rate::total     0.254662                       # mshr miss rate for ReadReq accesses
system.cpu1.dtb_walker_cache.demand_mshr_miss_rate::.switch_cpus1.dtb.walker     0.254662                       # mshr miss rate for demand accesses
system.cpu1.dtb_walker_cache.demand_mshr_miss_rate::total     0.254662                       # mshr miss rate for demand accesses
system.cpu1.dtb_walker_cache.overall_mshr_miss_rate::.switch_cpus1.dtb.walker     0.254662                       # mshr miss rate for overall accesses
system.cpu1.dtb_walker_cache.overall_mshr_miss_rate::total     0.254662                       # mshr miss rate for overall accesses
system.cpu1.dtb_walker_cache.ReadReq_avg_mshr_miss_latency::.switch_cpus1.dtb.walker 13625.616270                       # average ReadReq mshr miss latency
system.cpu1.dtb_walker_cache.ReadReq_avg_mshr_miss_latency::total 13625.616270                       # average ReadReq mshr miss latency
system.cpu1.dtb_walker_cache.demand_avg_mshr_miss_latency::.switch_cpus1.dtb.walker 13625.616270                       # average overall mshr miss latency
system.cpu1.dtb_walker_cache.demand_avg_mshr_miss_latency::total 13625.616270                       # average overall mshr miss latency
system.cpu1.dtb_walker_cache.overall_avg_mshr_miss_latency::.switch_cpus1.dtb.walker 13625.616270                       # average overall mshr miss latency
system.cpu1.dtb_walker_cache.overall_avg_mshr_miss_latency::total 13625.616270                       # average overall mshr miss latency
system.cpu1.dtb_walker_cache.replacements         9690                       # number of replacements
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 2366613740500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse          502.807867                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs             314025                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            17954                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs            17.490531                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle     2364990805500                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst     0.199807                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_blocks::.switch_cpus1.inst   502.608059                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.000390                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::.switch_cpus1.inst     0.981656                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.982047                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1          502                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2            7                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses          2551642                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses         2551642                       # Number of data accesses
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 2366613740500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.ReadReq_hits::.cpu1.inst            5                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::.switch_cpus1.inst       296066                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total         296071                       # number of ReadReq hits
system.cpu1.icache.demand_hits::.cpu1.inst            5                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::.switch_cpus1.inst       296066                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total          296071                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst            5                       # number of overall hits
system.cpu1.icache.overall_hits::.switch_cpus1.inst       296066                       # number of overall hits
system.cpu1.icache.overall_hits::total         296071                       # number of overall hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst            4                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::.switch_cpus1.inst        20636                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        20640                       # number of ReadReq misses
system.cpu1.icache.demand_misses::.cpu1.inst            4                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::.switch_cpus1.inst        20636                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         20640                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst            4                       # number of overall misses
system.cpu1.icache.overall_misses::.switch_cpus1.inst        20636                       # number of overall misses
system.cpu1.icache.overall_misses::total        20640                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::.switch_cpus1.inst    714521996                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    714521996                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::.switch_cpus1.inst    714521996                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    714521996                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.switch_cpus1.inst    714521996                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    714521996                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst            9                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::.switch_cpus1.inst       316702                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total       316711                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::.cpu1.inst            9                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::.switch_cpus1.inst       316702                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total       316711                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst            9                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::.switch_cpus1.inst       316702                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total       316711                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.444444                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::.switch_cpus1.inst     0.065159                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.065170                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.444444                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::.switch_cpus1.inst     0.065159                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.065170                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.444444                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::.switch_cpus1.inst     0.065159                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.065170                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.switch_cpus1.inst 34625.024036                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 34618.313760                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::.switch_cpus1.inst 34625.024036                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 34618.313760                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.switch_cpus1.inst 34625.024036                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 34618.313760                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs         2586                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs               61                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    42.393443                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        17442                       # number of writebacks
system.cpu1.icache.writebacks::total            17442                       # number of writebacks
system.cpu1.icache.ReadReq_mshr_hits::.switch_cpus1.inst         2686                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         2686                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::.switch_cpus1.inst         2686                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         2686                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.switch_cpus1.inst         2686                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         2686                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.switch_cpus1.inst        17950                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        17950                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::.switch_cpus1.inst        17950                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        17950                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.switch_cpus1.inst        17950                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        17950                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.switch_cpus1.inst    599646996                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    599646996                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::.switch_cpus1.inst    599646996                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    599646996                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.switch_cpus1.inst    599646996                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    599646996                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.switch_cpus1.inst     0.056678                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.056676                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::.switch_cpus1.inst     0.056678                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.056676                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.switch_cpus1.inst     0.056678                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.056676                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus1.inst 33406.517883                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 33406.517883                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::.switch_cpus1.inst 33406.517883                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 33406.517883                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.switch_cpus1.inst 33406.517883                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 33406.517883                       # average overall mshr miss latency
system.cpu1.icache.replacements                 17442                       # number of replacements
system.cpu1.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 2366613740500                       # Cumulative time (in ticks) in various power states
system.cpu1.itb_walker_cache.tags.tagsinuse    14.643094                       # Cycle average of tags in use
system.cpu1.itb_walker_cache.tags.total_refs         8415                       # Total number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.sampled_refs         1096                       # Sample count of references to valid blocks.
system.cpu1.itb_walker_cache.tags.avg_refs     7.677920                       # Average number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.warmup_cycle 2364990910500                       # Cycle when the warmup percentage was hit.
system.cpu1.itb_walker_cache.tags.occ_blocks::.switch_cpus1.itb.walker    14.643094                       # Average occupied blocks per requestor
system.cpu1.itb_walker_cache.tags.occ_percent::.switch_cpus1.itb.walker     0.915193                       # Average percentage of cache occupancy
system.cpu1.itb_walker_cache.tags.occ_percent::total     0.915193                       # Average percentage of cache occupancy
system.cpu1.itb_walker_cache.tags.occ_task_id_blocks::1024           14                       # Occupied blocks per task id
system.cpu1.itb_walker_cache.tags.age_task_id_blocks_1024::1           13                       # Occupied blocks per task id
system.cpu1.itb_walker_cache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu1.itb_walker_cache.tags.occ_task_id_percent::1024     0.875000                       # Percentage of cache occupancy per task id
system.cpu1.itb_walker_cache.tags.tag_accesses        17926                       # Number of tag accesses
system.cpu1.itb_walker_cache.tags.data_accesses        17926                       # Number of data accesses
system.cpu1.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 2366613740500                       # Cumulative time (in ticks) in various power states
system.cpu1.itb_walker_cache.ReadReq_hits::.switch_cpus1.itb.walker         7319                       # number of ReadReq hits
system.cpu1.itb_walker_cache.ReadReq_hits::total         7319                       # number of ReadReq hits
system.cpu1.itb_walker_cache.demand_hits::.switch_cpus1.itb.walker         7319                       # number of demand (read+write) hits
system.cpu1.itb_walker_cache.demand_hits::total         7319                       # number of demand (read+write) hits
system.cpu1.itb_walker_cache.overall_hits::.switch_cpus1.itb.walker         7319                       # number of overall hits
system.cpu1.itb_walker_cache.overall_hits::total         7319                       # number of overall hits
system.cpu1.itb_walker_cache.ReadReq_misses::.switch_cpus1.itb.walker         1096                       # number of ReadReq misses
system.cpu1.itb_walker_cache.ReadReq_misses::total         1096                       # number of ReadReq misses
system.cpu1.itb_walker_cache.demand_misses::.switch_cpus1.itb.walker         1096                       # number of demand (read+write) misses
system.cpu1.itb_walker_cache.demand_misses::total         1096                       # number of demand (read+write) misses
system.cpu1.itb_walker_cache.overall_misses::.switch_cpus1.itb.walker         1096                       # number of overall misses
system.cpu1.itb_walker_cache.overall_misses::total         1096                       # number of overall misses
system.cpu1.itb_walker_cache.ReadReq_miss_latency::.switch_cpus1.itb.walker     19321500                       # number of ReadReq miss cycles
system.cpu1.itb_walker_cache.ReadReq_miss_latency::total     19321500                       # number of ReadReq miss cycles
system.cpu1.itb_walker_cache.demand_miss_latency::.switch_cpus1.itb.walker     19321500                       # number of demand (read+write) miss cycles
system.cpu1.itb_walker_cache.demand_miss_latency::total     19321500                       # number of demand (read+write) miss cycles
system.cpu1.itb_walker_cache.overall_miss_latency::.switch_cpus1.itb.walker     19321500                       # number of overall miss cycles
system.cpu1.itb_walker_cache.overall_miss_latency::total     19321500                       # number of overall miss cycles
system.cpu1.itb_walker_cache.ReadReq_accesses::.switch_cpus1.itb.walker         8415                       # number of ReadReq accesses(hits+misses)
system.cpu1.itb_walker_cache.ReadReq_accesses::total         8415                       # number of ReadReq accesses(hits+misses)
system.cpu1.itb_walker_cache.demand_accesses::.switch_cpus1.itb.walker         8415                       # number of demand (read+write) accesses
system.cpu1.itb_walker_cache.demand_accesses::total         8415                       # number of demand (read+write) accesses
system.cpu1.itb_walker_cache.overall_accesses::.switch_cpus1.itb.walker         8415                       # number of overall (read+write) accesses
system.cpu1.itb_walker_cache.overall_accesses::total         8415                       # number of overall (read+write) accesses
system.cpu1.itb_walker_cache.ReadReq_miss_rate::.switch_cpus1.itb.walker     0.130244                       # miss rate for ReadReq accesses
system.cpu1.itb_walker_cache.ReadReq_miss_rate::total     0.130244                       # miss rate for ReadReq accesses
system.cpu1.itb_walker_cache.demand_miss_rate::.switch_cpus1.itb.walker     0.130244                       # miss rate for demand accesses
system.cpu1.itb_walker_cache.demand_miss_rate::total     0.130244                       # miss rate for demand accesses
system.cpu1.itb_walker_cache.overall_miss_rate::.switch_cpus1.itb.walker     0.130244                       # miss rate for overall accesses
system.cpu1.itb_walker_cache.overall_miss_rate::total     0.130244                       # miss rate for overall accesses
system.cpu1.itb_walker_cache.ReadReq_avg_miss_latency::.switch_cpus1.itb.walker 17629.105839                       # average ReadReq miss latency
system.cpu1.itb_walker_cache.ReadReq_avg_miss_latency::total 17629.105839                       # average ReadReq miss latency
system.cpu1.itb_walker_cache.demand_avg_miss_latency::.switch_cpus1.itb.walker 17629.105839                       # average overall miss latency
system.cpu1.itb_walker_cache.demand_avg_miss_latency::total 17629.105839                       # average overall miss latency
system.cpu1.itb_walker_cache.overall_avg_miss_latency::.switch_cpus1.itb.walker 17629.105839                       # average overall miss latency
system.cpu1.itb_walker_cache.overall_avg_miss_latency::total 17629.105839                       # average overall miss latency
system.cpu1.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.writebacks::.writebacks          169                       # number of writebacks
system.cpu1.itb_walker_cache.writebacks::total          169                       # number of writebacks
system.cpu1.itb_walker_cache.ReadReq_mshr_misses::.switch_cpus1.itb.walker         1096                       # number of ReadReq MSHR misses
system.cpu1.itb_walker_cache.ReadReq_mshr_misses::total         1096                       # number of ReadReq MSHR misses
system.cpu1.itb_walker_cache.demand_mshr_misses::.switch_cpus1.itb.walker         1096                       # number of demand (read+write) MSHR misses
system.cpu1.itb_walker_cache.demand_mshr_misses::total         1096                       # number of demand (read+write) MSHR misses
system.cpu1.itb_walker_cache.overall_mshr_misses::.switch_cpus1.itb.walker         1096                       # number of overall MSHR misses
system.cpu1.itb_walker_cache.overall_mshr_misses::total         1096                       # number of overall MSHR misses
system.cpu1.itb_walker_cache.ReadReq_mshr_miss_latency::.switch_cpus1.itb.walker     18225500                       # number of ReadReq MSHR miss cycles
system.cpu1.itb_walker_cache.ReadReq_mshr_miss_latency::total     18225500                       # number of ReadReq MSHR miss cycles
system.cpu1.itb_walker_cache.demand_mshr_miss_latency::.switch_cpus1.itb.walker     18225500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.itb_walker_cache.demand_mshr_miss_latency::total     18225500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.itb_walker_cache.overall_mshr_miss_latency::.switch_cpus1.itb.walker     18225500                       # number of overall MSHR miss cycles
system.cpu1.itb_walker_cache.overall_mshr_miss_latency::total     18225500                       # number of overall MSHR miss cycles
system.cpu1.itb_walker_cache.ReadReq_mshr_miss_rate::.switch_cpus1.itb.walker     0.130244                       # mshr miss rate for ReadReq accesses
system.cpu1.itb_walker_cache.ReadReq_mshr_miss_rate::total     0.130244                       # mshr miss rate for ReadReq accesses
system.cpu1.itb_walker_cache.demand_mshr_miss_rate::.switch_cpus1.itb.walker     0.130244                       # mshr miss rate for demand accesses
system.cpu1.itb_walker_cache.demand_mshr_miss_rate::total     0.130244                       # mshr miss rate for demand accesses
system.cpu1.itb_walker_cache.overall_mshr_miss_rate::.switch_cpus1.itb.walker     0.130244                       # mshr miss rate for overall accesses
system.cpu1.itb_walker_cache.overall_mshr_miss_rate::total     0.130244                       # mshr miss rate for overall accesses
system.cpu1.itb_walker_cache.ReadReq_avg_mshr_miss_latency::.switch_cpus1.itb.walker 16629.105839                       # average ReadReq mshr miss latency
system.cpu1.itb_walker_cache.ReadReq_avg_mshr_miss_latency::total 16629.105839                       # average ReadReq mshr miss latency
system.cpu1.itb_walker_cache.demand_avg_mshr_miss_latency::.switch_cpus1.itb.walker 16629.105839                       # average overall mshr miss latency
system.cpu1.itb_walker_cache.demand_avg_mshr_miss_latency::total 16629.105839                       # average overall mshr miss latency
system.cpu1.itb_walker_cache.overall_avg_mshr_miss_latency::.switch_cpus1.itb.walker 16629.105839                       # average overall mshr miss latency
system.cpu1.itb_walker_cache.overall_avg_mshr_miss_latency::total 16629.105839                       # average overall mshr miss latency
system.cpu1.itb_walker_cache.replacements         1040                       # number of replacements
system.iobus.pwrStateResidencyTicks::UNDEFINED 2366613740500                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                   71                       # Transaction distribution
system.iobus.trans_dist::ReadResp                  71                       # Transaction distribution
system.iobus.trans_dist::WriteReq                  25                       # Transaction distribution
system.iobus.trans_dist::WriteResp                 25                       # Transaction distribution
system.iobus.trans_dist::MessageReq                24                       # Transaction distribution
system.iobus.trans_dist::MessageResp               24                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.pc.com_1.pio          192                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total          192                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.pc.south_bridge.io_apic.int_master::system.apicbridge.slave           48                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.pc.south_bridge.io_apic.int_master::total           48                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                     240                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.pc.com_1.pio           96                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total           96                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.pc.south_bridge.io_apic.int_master::system.apicbridge.slave           96                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.pc.south_bridge.io_apic.int_master::total           96                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                      192                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy                52000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer13.occupancy              131000                       # Layer occupancy (ticks)
system.iobus.reqLayer13.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy              167000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer2.occupancy               24000                       # Layer occupancy (ticks)
system.iobus.respLayer2.utilization               0.0                       # Layer utilization (%)
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 2366613740500                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.iocache.pwrStateResidencyTicks::UNDEFINED 2366613740500                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 2366613740500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 12859.862373                       # Cycle average of tags in use
system.l2.tags.total_refs                      112914                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     20460                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      5.518768                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle              2364990805500                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.cpu0.inst        1.999999                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data        1.450376                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        3.999990                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        1.999994                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus0.dtb.walker    75.449464                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus0.itb.walker    30.323065                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus0.inst  2151.860698                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus0.data  2804.333327                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus1.dtb.walker   156.139342                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus1.itb.walker    41.291695                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus1.inst  3209.770198                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus1.data  4381.244224                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.cpu0.inst       0.000061                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.000044                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000122                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.000061                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus0.dtb.walker     0.002303                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus0.itb.walker     0.000925                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus0.inst     0.065670                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus0.data     0.085581                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus1.dtb.walker     0.004765                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus1.itb.walker     0.001260                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus1.inst     0.097954                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus1.data     0.133705                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.392452                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         20416                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          102                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          426                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         7559                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        12329                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.623047                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   1827148                       # Number of tag accesses
system.l2.tags.data_accesses                  1827148                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED 2366613740500                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::.writebacks        14275                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            14275                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::.writebacks        19838                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total            19838                       # number of WritebackClean hits
system.l2.UpgradeReq_hits::.switch_cpus0.data           41                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.switch_cpus1.data           70                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                  111                       # number of UpgradeReq hits
system.l2.ReadExReq_hits::.switch_cpus0.data          910                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.switch_cpus1.data         1376                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  2286                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::.switch_cpus0.inst         2819                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.switch_cpus1.inst        13010                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              15829                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::.switch_cpus0.dtb.walker         4378                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.switch_cpus0.itb.walker          841                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.switch_cpus0.data         1743                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.switch_cpus1.dtb.walker         8648                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.switch_cpus1.itb.walker          797                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.switch_cpus1.data         6480                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             22887                       # number of ReadSharedReq hits
system.l2.demand_hits::.switch_cpus0.dtb.walker         4378                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus0.itb.walker          841                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus0.inst         2819                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus0.data         2653                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus1.dtb.walker         8648                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus1.itb.walker          797                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus1.inst        13010                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus1.data         7856                       # number of demand (read+write) hits
system.l2.demand_hits::total                    41002                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus0.dtb.walker         4378                       # number of overall hits
system.l2.overall_hits::.switch_cpus0.itb.walker          841                       # number of overall hits
system.l2.overall_hits::.switch_cpus0.inst         2819                       # number of overall hits
system.l2.overall_hits::.switch_cpus0.data         2653                       # number of overall hits
system.l2.overall_hits::.switch_cpus1.dtb.walker         8648                       # number of overall hits
system.l2.overall_hits::.switch_cpus1.itb.walker          797                       # number of overall hits
system.l2.overall_hits::.switch_cpus1.inst        13010                       # number of overall hits
system.l2.overall_hits::.switch_cpus1.data         7856                       # number of overall hits
system.l2.overall_hits::total                   41002                       # number of overall hits
system.l2.ReadExReq_misses::.switch_cpus0.data         1924                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.switch_cpus1.data         2634                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                4558                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::.cpu0.inst            2                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst            4                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus0.inst         2721                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus1.inst         4940                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             7667                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::.cpu0.data            2                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data            2                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus0.dtb.walker           90                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus0.itb.walker           35                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus0.data         1862                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus1.dtb.walker          222                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus1.itb.walker           71                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus1.data         5955                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            8239                       # number of ReadSharedReq misses
system.l2.demand_misses::.cpu0.inst                 2                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data                 2                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst                 4                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data                 2                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus0.dtb.walker           90                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus0.itb.walker           35                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus0.inst         2721                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus0.data         3786                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus1.dtb.walker          222                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus1.itb.walker           71                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus1.inst         4940                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus1.data         8589                       # number of demand (read+write) misses
system.l2.demand_misses::total                  20464                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst                2                       # number of overall misses
system.l2.overall_misses::.cpu0.data                2                       # number of overall misses
system.l2.overall_misses::.cpu1.inst                4                       # number of overall misses
system.l2.overall_misses::.cpu1.data                2                       # number of overall misses
system.l2.overall_misses::.switch_cpus0.dtb.walker           90                       # number of overall misses
system.l2.overall_misses::.switch_cpus0.itb.walker           35                       # number of overall misses
system.l2.overall_misses::.switch_cpus0.inst         2721                       # number of overall misses
system.l2.overall_misses::.switch_cpus0.data         3786                       # number of overall misses
system.l2.overall_misses::.switch_cpus1.dtb.walker          222                       # number of overall misses
system.l2.overall_misses::.switch_cpus1.itb.walker           71                       # number of overall misses
system.l2.overall_misses::.switch_cpus1.inst         4940                       # number of overall misses
system.l2.overall_misses::.switch_cpus1.data         8589                       # number of overall misses
system.l2.overall_misses::total                 20464                       # number of overall misses
system.l2.ReadExReq_miss_latency::.switch_cpus0.data    159838500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.switch_cpus1.data    216072500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     375911000                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::.switch_cpus0.inst    240691500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.switch_cpus1.inst    433201500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    673893000                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::.switch_cpus0.dtb.walker      9121000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.switch_cpus0.itb.walker      3408500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.switch_cpus0.data    179461000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.switch_cpus1.dtb.walker     23256000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.switch_cpus1.itb.walker      7503500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.switch_cpus1.data    533710000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    756460000                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::.switch_cpus0.dtb.walker      9121000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus0.itb.walker      3408500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus0.inst    240691500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus0.data    339299500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus1.dtb.walker     23256000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus1.itb.walker      7503500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus1.inst    433201500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus1.data    749782500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       1806264000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus0.dtb.walker      9121000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus0.itb.walker      3408500                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus0.inst    240691500                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus0.data    339299500                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus1.dtb.walker     23256000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus1.itb.walker      7503500                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus1.inst    433201500                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus1.data    749782500                       # number of overall miss cycles
system.l2.overall_miss_latency::total      1806264000                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::.writebacks        14275                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        14275                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::.writebacks        19838                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total        19838                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_accesses::.switch_cpus0.data           41                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.switch_cpus1.data           70                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              111                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.switch_cpus0.data         2834                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.switch_cpus1.data         4010                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              6844                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu0.inst            2                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst            4                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus0.inst         5540                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus1.inst        17950                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total          23496                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu0.data            2                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data            2                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus0.dtb.walker         4468                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus0.itb.walker          876                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus0.data         3605                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus1.dtb.walker         8870                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus1.itb.walker          868                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus1.data        12435                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         31126                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::.cpu0.inst               2                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data               2                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst               4                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data               2                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus0.dtb.walker         4468                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus0.itb.walker          876                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus0.inst         5540                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus0.data         6439                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus1.dtb.walker         8870                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus1.itb.walker          868                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus1.inst        17950                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus1.data        16445                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                61466                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst              2                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data              2                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst              4                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data              2                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus0.dtb.walker         4468                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus0.itb.walker          876                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus0.inst         5540                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus0.data         6439                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus1.dtb.walker         8870                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus1.itb.walker          868                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus1.inst        17950                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus1.data        16445                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               61466                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::.switch_cpus0.data     0.678899                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.switch_cpus1.data     0.656858                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.665985                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu0.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus0.inst     0.491155                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus1.inst     0.275209                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.326311                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu0.data            1                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data            1                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus0.dtb.walker     0.020143                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus0.itb.walker     0.039954                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus0.data     0.516505                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus1.dtb.walker     0.025028                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus1.itb.walker     0.081797                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus1.data     0.478890                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.264698                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::.cpu0.inst              1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data              1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst              1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data              1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus0.dtb.walker     0.020143                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus0.itb.walker     0.039954                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus0.inst     0.491155                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus0.data     0.587979                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus1.dtb.walker     0.025028                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus1.itb.walker     0.081797                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus1.inst     0.275209                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus1.data     0.522286                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.332932                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst             1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data             1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst             1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data             1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus0.dtb.walker     0.020143                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus0.itb.walker     0.039954                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus0.inst     0.491155                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus0.data     0.587979                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus1.dtb.walker     0.025028                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus1.itb.walker     0.081797                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus1.inst     0.275209                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus1.data     0.522286                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.332932                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus0.data 83076.143451                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.switch_cpus1.data 82032.080486                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 82472.795086                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus0.inst 88457.001103                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus1.inst 87692.611336                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 87895.265423                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus0.dtb.walker 101344.444444                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus0.itb.walker 97385.714286                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus0.data 96380.773362                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus1.dtb.walker 104756.756757                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus1.itb.walker 105683.098592                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus1.data 89623.845508                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 91814.540600                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::.switch_cpus0.dtb.walker 101344.444444                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus0.itb.walker 97385.714286                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus0.inst 88457.001103                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus0.data 89619.519282                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus1.dtb.walker 104756.756757                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus1.itb.walker 105683.098592                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus1.inst 87692.611336                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus1.data 87295.668879                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 88265.441751                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus0.dtb.walker 101344.444444                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus0.itb.walker 97385.714286                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus0.inst 88457.001103                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus0.data 89619.519282                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus1.dtb.walker 104756.756757                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus1.itb.walker 105683.098592                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus1.inst 87692.611336                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus1.data 87295.668879                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 88265.441751                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks                   7                       # number of writebacks
system.l2.writebacks::total                         7                       # number of writebacks
system.l2.ReadSharedReq_mshr_hits::.switch_cpus0.data            1                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.switch_cpus1.itb.walker            1                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.switch_cpus1.data            1                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            3                       # number of ReadSharedReq MSHR hits
system.l2.demand_mshr_hits::.switch_cpus0.data            1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.switch_cpus1.itb.walker            1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.switch_cpus1.data            1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   3                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.switch_cpus0.data            1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.switch_cpus1.itb.walker            1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.switch_cpus1.data            1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  3                       # number of overall MSHR hits
system.l2.ReadExReq_mshr_misses::.switch_cpus0.data         1924                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.switch_cpus1.data         2634                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           4558                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.switch_cpus0.inst         2721                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.switch_cpus1.inst         4940                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         7661                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.switch_cpus0.dtb.walker           90                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.switch_cpus0.itb.walker           35                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.switch_cpus0.data         1861                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.switch_cpus1.dtb.walker          222                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.switch_cpus1.itb.walker           70                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.switch_cpus1.data         5954                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         8232                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::.switch_cpus0.dtb.walker           90                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus0.itb.walker           35                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus0.inst         2721                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus0.data         3785                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus1.dtb.walker          222                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus1.itb.walker           70                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus1.inst         4940                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus1.data         8588                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             20451                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus0.dtb.walker           90                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus0.itb.walker           35                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus0.inst         2721                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus0.data         3785                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus1.dtb.walker          222                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus1.itb.walker           70                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus1.inst         4940                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus1.data         8588                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            20451                       # number of overall MSHR misses
system.l2.ReadReq_mshr_uncacheable::.switch_cpus1.data           73                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::total           73                       # number of ReadReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::.switch_cpus0.data            4                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::.switch_cpus1.data           31                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::total           35                       # number of WriteReq MSHR uncacheable
system.l2.overall_mshr_uncacheable_misses::.switch_cpus0.data            4                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::.switch_cpus1.data          104                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::total          108                       # number of overall MSHR uncacheable misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus0.data    140598500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus1.data    189742500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    330341000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus0.inst    213481500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus1.inst    383801500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    597283000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus0.dtb.walker      8221000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus0.itb.walker      3058500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus0.data    160805500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus1.dtb.walker     21036000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus1.itb.walker      6771500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus1.data    474117500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    674010000                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus0.dtb.walker      8221000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus0.itb.walker      3058500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus0.inst    213481500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus0.data    301404000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus1.dtb.walker     21036000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus1.itb.walker      6771500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus1.inst    383801500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus1.data    663860000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   1601634000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus0.dtb.walker      8221000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus0.itb.walker      3058500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus0.inst    213481500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus0.data    301404000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus1.dtb.walker     21036000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus1.itb.walker      6771500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus1.inst    383801500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus1.data    663860000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   1601634000                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_uncacheable_latency::.switch_cpus1.data     16359000                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::total     16359000                       # number of ReadReq MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::.switch_cpus1.data     16359000                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::total     16359000                       # number of overall MSHR uncacheable cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus0.data     0.678899                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus1.data     0.656858                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.665985                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus0.inst     0.491155                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus1.inst     0.275209                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.326055                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus0.dtb.walker     0.020143                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus0.itb.walker     0.039954                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus0.data     0.516227                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus1.dtb.walker     0.025028                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus1.itb.walker     0.080645                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus1.data     0.478810                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.264473                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::.switch_cpus0.dtb.walker     0.020143                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus0.itb.walker     0.039954                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus0.inst     0.491155                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus0.data     0.587824                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus1.dtb.walker     0.025028                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus1.itb.walker     0.080645                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus1.inst     0.275209                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus1.data     0.522226                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.332721                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus0.dtb.walker     0.020143                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus0.itb.walker     0.039954                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus0.inst     0.491155                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus0.data     0.587824                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus1.dtb.walker     0.025028                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus1.itb.walker     0.080645                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus1.inst     0.275209                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus1.data     0.522226                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.332721                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus0.data 73076.143451                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus1.data 72035.876993                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 72474.989030                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus0.inst 78457.001103                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus1.inst 77692.611336                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 77964.103903                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.dtb.walker 91344.444444                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.itb.walker 87385.714286                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.data 86408.113917                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.dtb.walker 94756.756757                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.itb.walker 96735.714286                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.data 79630.080618                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 81876.822157                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus0.dtb.walker 91344.444444                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus0.itb.walker 87385.714286                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus0.inst 78457.001103                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus0.data 79631.175694                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus1.dtb.walker 94756.756757                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus1.itb.walker 96735.714286                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus1.inst 77692.611336                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus1.data 77300.884956                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 78315.681385                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus0.dtb.walker 91344.444444                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus0.itb.walker 87385.714286                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus0.inst 78457.001103                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus0.data 79631.175694                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus1.dtb.walker 94756.756757                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus1.itb.walker 96735.714286                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus1.inst 77692.611336                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus1.data 77300.884956                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 78315.681385                       # average overall mshr miss latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::.switch_cpus1.data 224095.890411                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::total 224095.890411                       # average ReadReq mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::.switch_cpus1.data 157298.076923                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::total 151472.222222                       # average overall mshr uncacheable latency
system.l2.replacements                             44                       # number of replacements
system.membus.snoop_filter.tot_requests         20588                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests          127                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED 2366613740500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                  73                       # Transaction distribution
system.membus.trans_dist::ReadResp              15976                       # Transaction distribution
system.membus.trans_dist::WriteReq                 35                       # Transaction distribution
system.membus.trans_dist::WriteResp                35                       # Transaction distribution
system.membus.trans_dist::WritebackDirty            7                       # Transaction distribution
system.membus.trans_dist::CleanEvict               37                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               82                       # Transaction distribution
system.membus.trans_dist::ReadExReq              4559                       # Transaction distribution
system.membus.trans_dist::ReadExResp             4557                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         15903                       # Transaction distribution
system.membus.trans_dist::MessageReq               26                       # Transaction distribution
system.membus.trans_dist::MessageResp              26                       # Transaction distribution
system.membus.pkt_count_system.apicbridge.master::system.cpu1.interrupts.int_slave           48                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.apicbridge.master::total           48                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.bridge.slave          192                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.cpu0.interrupts.pio            6                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.cpu1.interrupts.pio           18                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        41048                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total        41264                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.interrupts.int_master::system.cpu0.interrupts.int_slave            4                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.interrupts.int_master::total            4                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  41316                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.apicbridge.master::system.cpu1.interrupts.int_slave           96                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.apicbridge.master::total           96                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bridge.slave           96                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.cpu0.interrupts.pio           12                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.cpu1.interrupts.pio           36                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      1309888                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total      1310032                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.interrupts.int_master::system.cpu0.interrupts.int_slave            8                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.interrupts.int_master::total            8                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 1310136                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                               83                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             20678                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   20678    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               20678                       # Request fanout histogram
system.membus.reqLayer0.occupancy              131000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy                7000                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                4000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer3.occupancy               18000                       # Layer occupancy (ticks)
system.membus.reqLayer3.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer4.occupancy               52000                       # Layer occupancy (ticks)
system.membus.reqLayer4.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer5.occupancy            24759000                       # Layer occupancy (ticks)
system.membus.reqLayer5.utilization               1.5                       # Layer utilization (%)
system.membus.respLayer0.occupancy              28000                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy          109467250                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              6.7                       # Layer utilization (%)
system.membus.respLayer5.occupancy               2000                       # Layer occupancy (ticks)
system.membus.respLayer5.utilization              0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 2366613740500                       # Cumulative time (in ticks) in various power states
system.pc.behind_pci.pwrStateResidencyTicks::UNDEFINED 2366613740500                       # Cumulative time (in ticks) in various power states
system.pc.com_1.pwrStateResidencyTicks::UNDEFINED 2366613740500                       # Cumulative time (in ticks) in various power states
system.pc.fake_com_2.pwrStateResidencyTicks::UNDEFINED 2366613740500                       # Cumulative time (in ticks) in various power states
system.pc.fake_com_3.pwrStateResidencyTicks::UNDEFINED 2366613740500                       # Cumulative time (in ticks) in various power states
system.pc.fake_com_4.pwrStateResidencyTicks::UNDEFINED 2366613740500                       # Cumulative time (in ticks) in various power states
system.pc.fake_floppy.pwrStateResidencyTicks::UNDEFINED 2366613740500                       # Cumulative time (in ticks) in various power states
system.pc.i_dont_exist1.pwrStateResidencyTicks::UNDEFINED 2366613740500                       # Cumulative time (in ticks) in various power states
system.pc.i_dont_exist2.pwrStateResidencyTicks::UNDEFINED 2366613740500                       # Cumulative time (in ticks) in various power states
system.pc.pci_host.pwrStateResidencyTicks::UNDEFINED 2366613740500                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.cmos.pwrStateResidencyTicks::UNDEFINED 2366613740500                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.dma1.pwrStateResidencyTicks::UNDEFINED 2366613740500                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.pic2.pwrStateResidencyTicks::UNDEFINED 2366613740500                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.pic1.pwrStateResidencyTicks::UNDEFINED 2366613740500                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.io_apic.pwrStateResidencyTicks::UNDEFINED 2366613740500                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.keyboard.pwrStateResidencyTicks::UNDEFINED 2366613740500                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.pit.pwrStateResidencyTicks::UNDEFINED 2366613740500                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.speaker.pwrStateResidencyTicks::UNDEFINED 2366613740500                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.ide.disks0.dma_read_full_pages            0                       # Number of full page size DMA reads (not PRD).
system.pc.south_bridge.ide.disks0.dma_read_bytes            0                       # Number of bytes transfered via DMA reads (not PRD).
system.pc.south_bridge.ide.disks0.dma_read_txs            0                       # Number of DMA read transactions (not PRD).
system.pc.south_bridge.ide.disks0.dma_write_full_pages            0                       # Number of full page size DMA writes.
system.pc.south_bridge.ide.disks0.dma_write_bytes            0                       # Number of bytes transfered via DMA writes.
system.pc.south_bridge.ide.disks0.dma_write_txs            0                       # Number of DMA write transactions.
system.pc.south_bridge.ide.disks1.dma_read_full_pages            0                       # Number of full page size DMA reads (not PRD).
system.pc.south_bridge.ide.disks1.dma_read_bytes            0                       # Number of bytes transfered via DMA reads (not PRD).
system.pc.south_bridge.ide.disks1.dma_read_txs            0                       # Number of DMA read transactions (not PRD).
system.pc.south_bridge.ide.disks1.dma_write_full_pages            0                       # Number of full page size DMA writes.
system.pc.south_bridge.ide.disks1.dma_write_bytes            0                       # Number of bytes transfered via DMA writes.
system.pc.south_bridge.ide.disks1.dma_write_txs            0                       # Number of DMA write transactions.
system.pc.south_bridge.ide.pwrStateResidencyTicks::UNDEFINED 2366613740500                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.branchPred.lookups        1059283                       # Number of BP lookups
system.switch_cpus0.branchPred.condPredicted      1059283                       # Number of conditional branches predicted
system.switch_cpus0.branchPred.condIncorrect        92093                       # Number of conditional branches incorrect
system.switch_cpus0.branchPred.BTBLookups       873179                       # Number of BTB lookups
system.switch_cpus0.branchPred.BTBHits              0                       # Number of BTB hits
system.switch_cpus0.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.branchPred.BTBHitPct     0.000000                       # BTB Hit Percentage
system.switch_cpus0.branchPred.usedRAS          63085                       # Number of times the RAS was used to get a target.
system.switch_cpus0.branchPred.RASInCorrect         5990                       # Number of incorrect RAS predictions.
system.switch_cpus0.branchPred.indirectLookups       873179                       # Number of indirect predictor lookups.
system.switch_cpus0.branchPred.indirectHits       343761                       # Number of indirect target hits.
system.switch_cpus0.branchPred.indirectMisses       529418                       # Number of indirect misses.
system.switch_cpus0.branchPredindirectMispredicted        69661                       # Number of mispredicted indirect branches.
system.switch_cpus0.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2366613740500                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.dtb.rdAccesses             707595                       # TLB accesses on read requests
system.switch_cpus0.dtb.wrAccesses             137239                       # TLB accesses on write requests
system.switch_cpus0.dtb.rdMisses                 4436                       # TLB misses on read requests
system.switch_cpus0.dtb.wrMisses                 1497                       # TLB misses on write requests
system.switch_cpus0.itb.walker.pwrStateResidencyTicks::UNDEFINED 2366613740500                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus0.itb.wrAccesses             580522                       # TLB accesses on write requests
system.switch_cpus0.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus0.itb.wrMisses                 2037                       # TLB misses on write requests
system.switch_cpus0.pwrStateResidencyTicks::OFF   1622935500                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.numCycles                 3245849                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.fetch.icacheStallCycles       732206                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts               4257957                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches            1059283                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches       406846                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles              2147836                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles         188050                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.TlbCycles             13173                       # Number of cycles fetch has spent waiting for tlb
system.switch_cpus0.fetch.MiscStallCycles          629                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus0.fetch.PendingTrapStallCycles        20650                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.IcacheWaitRetryStallCycles           29                       # Number of stall cycles due to full MSHR
system.switch_cpus0.fetch.CacheLines           577486                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes        25263                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.ItlbSquashes            353                       # Number of outstanding ITLB misses that were squashed
system.switch_cpus0.fetch.rateDist::samples      3008548                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     3.405707                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.658232                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0         1471428     48.91%     48.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1           45931      1.53%     50.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2           61563      2.05%     52.48% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3           90921      3.02%     55.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4           93925      3.12%     58.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5          112835      3.75%     62.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6           72367      2.41%     64.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7           46289      1.54%     66.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8         1013289     33.68%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total      3008548                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.326350                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               1.311816                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles          598195                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      1006220                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles          1191686                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       118420                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles         94025                       # Number of cycles decode is squashing
system.switch_cpus0.decode.DecodedInsts       9417914                       # Number of instructions handled by decode
system.switch_cpus0.rename.SquashCycles         94025                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles          682554                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles         681408                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles        53899                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles          1206867                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       289793                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts       8944270                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents         2197                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents         86153                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LQFullEvents          2553                       # Number of times rename has blocked due to LQ full
system.switch_cpus0.rename.SQFullEvents        173354                       # Number of times rename has blocked due to SQ full
system.switch_cpus0.rename.RenamedOperands     10031863                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups     23026217                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups     11887990                       # Number of integer rename lookups
system.switch_cpus0.rename.fp_rename_lookups      2150661                       # Number of floating rename lookups
system.switch_cpus0.rename.CommittedMaps      5121865                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps         4909854                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts         1825                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         1827                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts           393833                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads       875673                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores       180464                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        20617                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores        15218                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded           8038956                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded         6783                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued          6629693                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        50197                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined      3580549                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined      5441481                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         3874                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples      3008548                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     2.203619                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     2.559306                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0      1418635     47.15%     47.15% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1       193114      6.42%     53.57% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2       211297      7.02%     60.60% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3       220241      7.32%     67.92% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4       268236      8.92%     76.83% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5       214654      7.13%     83.97% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6       271952      9.04%     93.01% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       108016      3.59%     96.60% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       102403      3.40%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total      3008548                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         132950     93.06%     93.06% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     93.06% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     93.06% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     93.06% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     93.06% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            2      0.00%     93.06% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     93.06% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMultAcc            0      0.00%     93.06% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     93.06% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMisc            0      0.00%     93.06% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     93.06% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd            58      0.04%     93.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     93.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu           160      0.11%     93.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     93.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt          2258      1.58%     94.79% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     94.79% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     94.79% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     94.79% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift         1289      0.90%     95.69% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     95.69% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     95.69% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     95.69% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     95.69% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     95.69% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     95.69% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     95.69% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     95.69% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     95.69% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     95.69% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     95.69% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAes             0      0.00%     95.69% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAesMix            0      0.00%     95.69% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha1Hash            0      0.00%     95.69% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha1Hash2            0      0.00%     95.69% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha256Hash            0      0.00%     95.69% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha256Hash2            0      0.00%     95.69% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShaSigma2            0      0.00%     95.69% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShaSigma3            0      0.00%     95.69% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead          2021      1.41%     97.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite         1033      0.72%     97.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMemRead         3090      2.16%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMemWrite            7      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass       251806      3.80%      3.80% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu      4805043     72.48%     76.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult         1081      0.02%     76.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv          366      0.01%     76.30% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd        60889      0.92%     77.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     77.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt           80      0.00%     77.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     77.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMultAcc            0      0.00%     77.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     77.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMisc            0      0.00%     77.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     77.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd        98023      1.48%     78.70% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     78.70% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu       149710      2.26%     80.95% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     80.95% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt       206504      3.11%     84.07% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc        83863      1.26%     85.33% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     85.33% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     85.33% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift        83839      1.26%     86.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     86.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     86.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     86.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     86.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     86.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     86.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     86.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc            0      0.00%     86.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     86.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     86.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     86.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAes            0      0.00%     86.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAesMix            0      0.00%     86.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha1Hash            0      0.00%     86.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha1Hash2            0      0.00%     86.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha256Hash            0      0.00%     86.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     86.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShaSigma2            0      0.00%     86.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShaSigma3            0      0.00%     86.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead       467234      7.05%     93.65% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite       147199      2.22%     95.87% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMemRead       273896      4.13%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMemWrite          160      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total       6629693                       # Type of FU issued
system.switch_cpus0.iq.rate                  2.042514                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             142868                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.021550                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads     14504881                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes      9729862                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses      5447820                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads      1956112                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes      1896742                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses       905553                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus0.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses       5543705                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses         977050                       # Number of floating point alu accesses
system.switch_cpus0.iq.vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads        34125                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads       421705                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          217                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          338                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores        68820                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads           37                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked          586                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles         94025                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         500562                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles       133310                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts      8045739                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts         8592                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts       875673                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts       180464                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         3455                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents           887                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents       131838                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          338                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect        26693                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect        95830                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts       122523                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts      6433421                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts       700903                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts       190370                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs              836686                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches          583039                       # Number of branches executed
system.switch_cpus0.iew.exec_stores            135783                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.982046                       # Inst execution rate
system.switch_cpus0.iew.wb_sent               6394343                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count              6353373                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers          4865341                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers          9448384                       # num instructions consuming a value
system.switch_cpus0.iew.wb_rate              1.957384                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.514939                       # average fanout of values written-back
system.switch_cpus0.commit.commitSquashedInsts      3580359                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls         2909                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts        93675                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples      2484802                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.796956                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.629889                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0      1254732     50.50%     50.50% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1       331969     13.36%     63.86% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2       290275     11.68%     75.54% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3       167526      6.74%     82.28% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4        68976      2.78%     85.06% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5        38101      1.53%     86.59% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6        29586      1.19%     87.78% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7        23039      0.93%     88.71% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8       280598     11.29%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total      2484802                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts      1870777                       # Number of instructions committed
system.switch_cpus0.commit.committedOps       4465079                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs                565602                       # Number of memory references committed
system.switch_cpus0.commit.loads               453959                       # Number of loads committed
system.switch_cpus0.commit.membars               1292                       # Number of memory barriers committed
system.switch_cpus0.commit.branches            447025                       # Number of branches committed
system.switch_cpus0.commit.vec_insts                0                       # Number of committed Vector instructions.
system.switch_cpus0.commit.fp_insts            453090                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts          4066065                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls        32574                       # Number of function calls committed.
system.switch_cpus0.commit.op_class_0::No_OpClass       107565      2.41%      2.41% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::IntAlu      3457145     77.43%     79.84% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::IntMult          789      0.02%     79.85% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::IntDiv          338      0.01%     79.86% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatAdd         4006      0.09%     79.95% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatCmp            0      0.00%     79.95% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatCvt           80      0.00%     79.95% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatMult            0      0.00%     79.95% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatMultAcc            0      0.00%     79.95% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatDiv            0      0.00%     79.95% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatMisc            0      0.00%     79.95% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatSqrt            0      0.00%     79.95% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdAdd        56142      1.26%     81.21% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdAddAcc            0      0.00%     81.21% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdAlu        69940      1.57%     82.78% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdCmp            0      0.00%     82.78% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdCvt       112328      2.52%     85.29% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdMisc        56230      1.26%     86.55% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdMult            0      0.00%     86.55% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdMultAcc            0      0.00%     86.55% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdShift        34914      0.78%     87.33% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdShiftAcc            0      0.00%     87.33% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdSqrt            0      0.00%     87.33% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatAdd            0      0.00%     87.33% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatAlu            0      0.00%     87.33% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatCmp            0      0.00%     87.33% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatCvt            0      0.00%     87.33% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatDiv            0      0.00%     87.33% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatMisc            0      0.00%     87.33% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatMult            0      0.00%     87.33% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     87.33% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatSqrt            0      0.00%     87.33% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdAes            0      0.00%     87.33% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdAesMix            0      0.00%     87.33% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdSha1Hash            0      0.00%     87.33% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdSha1Hash2            0      0.00%     87.33% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdSha256Hash            0      0.00%     87.33% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdSha256Hash2            0      0.00%     87.33% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdShaSigma2            0      0.00%     87.33% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdShaSigma3            0      0.00%     87.33% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::MemRead       338111      7.57%     94.91% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::MemWrite       111483      2.50%     97.40% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatMemRead       115848      2.59%    100.00% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatMemWrite          160      0.00%    100.00% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::total      4465079                       # Class of committed instruction
system.switch_cpus0.commit.bw_lim_events       280598                       # number cycles where commit BW limit reached
system.switch_cpus0.rob.rob_reads            10249386                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes           16624112                       # The number of ROB writes
system.switch_cpus0.timesIdled                   2778                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                 237301                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts            1870777                       # Number of Instructions Simulated
system.switch_cpus0.committedOps              4465079                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.cpi                      1.735027                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                1.735027                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.576360                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.576360                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads         8166679                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes        4684226                       # number of integer regfile writes
system.switch_cpus0.fp_regfile_reads          1478323                       # number of floating regfile reads
system.switch_cpus0.fp_regfile_writes          843503                       # number of floating regfile writes
system.switch_cpus0.cc_regfile_reads          4032160                       # number of cc regfile reads
system.switch_cpus0.cc_regfile_writes         1615176                       # number of cc regfile writes
system.switch_cpus0.misc_regfile_reads        1938727                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes          1112                       # number of misc regfile writes
system.switch_cpus1.branchPred.lookups         513094                       # Number of BP lookups
system.switch_cpus1.branchPred.condPredicted       513094                       # Number of conditional branches predicted
system.switch_cpus1.branchPred.condIncorrect        54716                       # Number of conditional branches incorrect
system.switch_cpus1.branchPred.BTBLookups       433405                       # Number of BTB lookups
system.switch_cpus1.branchPred.BTBHits              0                       # Number of BTB hits
system.switch_cpus1.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.branchPred.BTBHitPct     0.000000                       # BTB Hit Percentage
system.switch_cpus1.branchPred.usedRAS          55391                       # Number of times the RAS was used to get a target.
system.switch_cpus1.branchPred.RASInCorrect        10815                       # Number of incorrect RAS predictions.
system.switch_cpus1.branchPred.indirectLookups       433405                       # Number of indirect predictor lookups.
system.switch_cpus1.branchPred.indirectHits       127060                       # Number of indirect target hits.
system.switch_cpus1.branchPred.indirectMisses       306345                       # Number of indirect misses.
system.switch_cpus1.branchPredindirectMispredicted        37332                       # Number of mispredicted indirect branches.
system.switch_cpus1.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2366613740500                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.dtb.rdAccesses             439470                       # TLB accesses on read requests
system.switch_cpus1.dtb.wrAccesses             209514                       # TLB accesses on write requests
system.switch_cpus1.dtb.rdMisses                15536                       # TLB misses on read requests
system.switch_cpus1.dtb.wrMisses                 3351                       # TLB misses on write requests
system.switch_cpus1.itb.walker.pwrStateResidencyTicks::UNDEFINED 2366613740500                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus1.itb.wrAccesses             324019                       # TLB accesses on write requests
system.switch_cpus1.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus1.itb.wrMisses                 4102                       # TLB misses on write requests
system.switch_cpus1.pwrStateResidencyTicks::OFF   1622935500                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.numCycles                 3245849                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.fetch.icacheStallCycles       665451                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts               2453587                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches             513094                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches       182451                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles              1974958                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles         122470                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.TlbCycles             27736                       # Number of cycles fetch has spent waiting for tlb
system.switch_cpus1.fetch.MiscStallCycles         1638                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus1.fetch.PendingTrapStallCycles        45043                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.PendingQuiesceStallCycles           10                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus1.fetch.IcacheWaitRetryStallCycles          188                       # Number of stall cycles due to full MSHR
system.switch_cpus1.fetch.CacheLines           316704                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes        19821                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.ItlbSquashes            497                       # Number of outstanding ITLB misses that were squashed
system.switch_cpus1.fetch.rateDist::samples      2776259                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     1.774156                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.122158                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0         2011702     72.46%     72.46% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1           47566      1.71%     74.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2           35141      1.27%     75.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3           42756      1.54%     76.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4           37765      1.36%     78.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5           43471      1.57%     79.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6           56278      2.03%     81.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7           39322      1.42%     83.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8          462258     16.65%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total      2776259                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.158077                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.755915                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles          587192                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      1506757                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles           528159                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        92912                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles         61235                       # Number of cycles decode is squashing
system.switch_cpus1.decode.DecodedInsts       4385059                       # Number of instructions handled by decode
system.switch_cpus1.rename.SquashCycles         61235                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles          640869                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles         939392                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       188769                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles           559251                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       386739                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts       4125708                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents         7382                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        113350                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LQFullEvents          6743                       # Number of times rename has blocked due to LQ full
system.switch_cpus1.rename.SQFullEvents        245707                       # Number of times rename has blocked due to SQ full
system.switch_cpus1.rename.RenamedOperands      4489580                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups     10383215                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups      6342831                       # Number of integer rename lookups
system.switch_cpus1.rename.fp_rename_lookups        66780                       # Number of floating rename lookups
system.switch_cpus1.rename.CommittedMaps      2183625                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps         2305955                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts         8135                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         8138                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts           407421                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads       566449                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores       269588                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       106936                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores        71336                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded           3675358                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        36699                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued          3062758                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        22997                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined      1713600                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined      2610265                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved        15134                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples      2776259                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.103196                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.960376                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0      1865468     67.19%     67.19% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1       217807      7.85%     75.04% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2       163994      5.91%     80.95% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3       141467      5.10%     86.04% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4       119154      4.29%     90.33% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5       100126      3.61%     93.94% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6        91727      3.30%     97.24% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7        47174      1.70%     98.94% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        29342      1.06%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total      2776259                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu          30180     55.73%     55.73% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     55.73% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     55.73% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     55.73% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     55.73% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            1      0.00%     55.73% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     55.73% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMultAcc            0      0.00%     55.73% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     55.73% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMisc            0      0.00%     55.73% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     55.73% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             4      0.01%     55.74% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     55.74% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu            43      0.08%     55.82% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     55.82% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt           121      0.22%     56.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            7      0.01%     56.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     56.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     56.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            4      0.01%     56.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     56.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     56.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     56.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     56.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     56.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     56.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     56.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     56.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     56.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     56.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     56.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAes             0      0.00%     56.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAesMix            0      0.00%     56.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha1Hash            0      0.00%     56.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha1Hash2            0      0.00%     56.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha256Hash            0      0.00%     56.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha256Hash2            0      0.00%     56.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShaSigma2            0      0.00%     56.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShaSigma3            0      0.00%     56.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         14594     26.95%     83.02% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite         9020     16.66%     99.67% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMemRead          125      0.23%     99.90% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMemWrite           52      0.10%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass        25032      0.82%      0.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu      2331122     76.11%     76.93% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult          598      0.02%     76.95% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv         3756      0.12%     77.07% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd         1384      0.05%     77.12% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     77.12% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt           54      0.00%     77.12% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     77.12% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMultAcc            0      0.00%     77.12% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     77.12% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMisc            0      0.00%     77.12% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     77.12% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd         2059      0.07%     77.19% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     77.19% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu         4134      0.13%     77.32% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     77.32% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt         5007      0.16%     77.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc         2480      0.08%     77.56% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     77.56% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     77.56% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift         2002      0.07%     77.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     77.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     77.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     77.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     77.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     77.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     77.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     77.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc            0      0.00%     77.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     77.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     77.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     77.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAes            0      0.00%     77.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAesMix            0      0.00%     77.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha1Hash            0      0.00%     77.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha1Hash2            0      0.00%     77.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha256Hash            0      0.00%     77.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     77.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShaSigma2            0      0.00%     77.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShaSigma3            0      0.00%     77.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead       457831     14.95%     92.58% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite       218257      7.13%     99.70% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMemRead         8389      0.27%     99.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMemWrite          653      0.02%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total       3062758                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.943592                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt              54151                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.017680                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads      8925062                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes      5368667                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses      2850536                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads        53861                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes        59844                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses        23687                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus1.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses       3064965                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses          26912                       # Number of floating point alu accesses
system.switch_cpus1.iq.vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads        40361                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads       274442                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses          484                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation         2973                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       100614                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads          127                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked         3675                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles         61235                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         575098                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles       195168                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts      3712057                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts         5267                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts       566449                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts       269588                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        17604                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents          6006                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents       185227                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents         2973                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect        17259                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect        56289                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts        73548                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts      2935590                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts       424273                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts       108400                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs              630559                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches          265757                       # Number of branches executed
system.switch_cpus1.iew.exec_stores            206286                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.904414                       # Inst execution rate
system.switch_cpus1.iew.wb_sent               2900849                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count              2874223                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers          2010262                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers          3338719                       # num instructions consuming a value
system.switch_cpus1.iew.wb_rate              0.885507                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.602106                       # average fanout of values written-back
system.switch_cpus1.commit.commitSquashedInsts      1713264                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        21565                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts        58131                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples      2505522                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.797621                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.895191                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0      1931760     77.10%     77.10% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1       175791      7.02%     84.12% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2        84164      3.36%     87.48% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3       102684      4.10%     91.57% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4        45899      1.83%     93.41% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5        29275      1.17%     94.57% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6        29385      1.17%     95.75% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7        12507      0.50%     96.25% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8        94057      3.75%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total      2505522                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts      1037933                       # Number of instructions committed
system.switch_cpus1.commit.committedOps       1998457                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs                460981                       # Number of memory references committed
system.switch_cpus1.commit.loads               292007                       # Number of loads committed
system.switch_cpus1.commit.membars              11476                       # Number of memory barriers committed
system.switch_cpus1.commit.branches            199727                       # Number of branches committed
system.switch_cpus1.commit.vec_insts                0                       # Number of committed Vector instructions.
system.switch_cpus1.commit.fp_insts             13284                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts          1938283                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls        20086                       # Number of function calls committed.
system.switch_cpus1.commit.op_class_0::No_OpClass        10634      0.53%      0.53% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::IntAlu      1513568     75.74%     76.27% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::IntMult          481      0.02%     76.29% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::IntDiv         3370      0.17%     76.46% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatAdd          139      0.01%     76.47% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatCmp            0      0.00%     76.47% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatCvt           48      0.00%     76.47% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatMult            0      0.00%     76.47% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatMultAcc            0      0.00%     76.47% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatDiv            0      0.00%     76.47% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatMisc            0      0.00%     76.47% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatSqrt            0      0.00%     76.47% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdAdd         1354      0.07%     76.54% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdAddAcc            0      0.00%     76.54% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdAlu         2056      0.10%     76.64% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdCmp            0      0.00%     76.64% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdCvt         2962      0.15%     76.79% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdMisc         1862      0.09%     76.88% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdMult            0      0.00%     76.88% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdMultAcc            0      0.00%     76.88% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdShift         1002      0.05%     76.93% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdShiftAcc            0      0.00%     76.93% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdSqrt            0      0.00%     76.93% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatAdd            0      0.00%     76.93% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatAlu            0      0.00%     76.93% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatCmp            0      0.00%     76.93% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatCvt            0      0.00%     76.93% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatDiv            0      0.00%     76.93% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatMisc            0      0.00%     76.93% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatMult            0      0.00%     76.93% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     76.93% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatSqrt            0      0.00%     76.93% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdAes            0      0.00%     76.93% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdAesMix            0      0.00%     76.93% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdSha1Hash            0      0.00%     76.93% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdSha1Hash2            0      0.00%     76.93% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdSha256Hash            0      0.00%     76.93% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdSha256Hash2            0      0.00%     76.93% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdShaSigma2            0      0.00%     76.93% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdShaSigma3            0      0.00%     76.93% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::MemRead       288817     14.45%     91.39% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::MemWrite       168494      8.43%     99.82% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatMemRead         3190      0.16%     99.98% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatMemWrite          480      0.02%    100.00% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::total      1998457                       # Class of committed instruction
system.switch_cpus1.commit.bw_lim_events        94057                       # number cycles where commit BW limit reached
system.switch_cpus1.rob.rob_reads             6121764                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes            7697812                       # The number of ROB writes
system.switch_cpus1.timesIdled                   8441                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                 469590                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts            1037933                       # Number of Instructions Simulated
system.switch_cpus1.committedOps              1998457                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.cpi                      3.127224                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                3.127224                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.319772                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.319772                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads         4228581                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes        2336405                       # number of integer regfile writes
system.switch_cpus1.fp_regfile_reads            37352                       # number of floating regfile reads
system.switch_cpus1.fp_regfile_writes           21515                       # number of floating regfile writes
system.switch_cpus1.cc_regfile_reads          1376529                       # number of cc regfile reads
system.switch_cpus1.cc_regfile_writes          748306                       # number of cc regfile writes
system.switch_cpus1.misc_regfile_reads        1261327                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes          5070                       # number of misc regfile writes
system.tol2bus.snoop_filter.tot_requests       123413                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests        59683                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests        10442                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 2366613740500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadReq                 73                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp             55978                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq                35                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp               35                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        14282                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean        22472                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           23754                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             193                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            193                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             6851                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            6850                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq         23496                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        32409                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side        16114                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side        18988                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.itb_walker_cache.mem_side::system.l2.cpu_side         2612                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dtb_walker_cache.mem_side::system.l2.cpu_side        13440                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        53350                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side        49401                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.itb_walker_cache.mem_side::system.l2.cpu_side         3004                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dtb_walker_cache.mem_side::system.l2.cpu_side        28296                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                185205                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side       676608                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side       640653                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.itb_walker_cache.mem_side::system.l2.cpu_side        56064                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dtb_walker_cache.mem_side::system.l2.cpu_side       287296                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      2265344                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side      1618371                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.itb_walker_cache.mem_side::system.l2.cpu_side        66368                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dtb_walker_cache.mem_side::system.l2.cpu_side       675008                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                6285712                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                            1416                       # Total snoops (count)
system.tol2bus.snoopTraffic                     83008                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples            63101                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.168634                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.417041                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  53469     84.74%     84.74% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   8678     13.75%     98.49% # Request fanout histogram
system.tol2bus.snoop_fanout::2                    899      1.42%     99.91% # Request fanout histogram
system.tol2bus.snoop_fanout::3                     55      0.09%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              3                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              63101                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy           98520499                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              6.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           8328962                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.5                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy           9800443                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.6                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy           1314000                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy           6749985                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.4                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy          26958433                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             1.7                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy          25020945                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             1.5                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy           1644499                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy          14615976                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             0.9                       # Layer utilization (%)
system.switch_cpus0.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus0.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus1.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus1.kern.inst.quiesce               0                       # number of quiesce instructions executed

---------- End Simulation Statistics   ----------
