
 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.48+47 (git sha1 cbb95cb51, clang++ 18.1.8 -fPIC -O3)

-- Executing script file `design_smt2.ys' --

1. Executing RTLIL frontend.
Input filename: design_prep.il

2. Executing HIERARCHY pass (managing design hierarchy).
Attribute `top' found on module `demo1'. Setting top module to demo1.

2.1. Analyzing design hierarchy..
Top module:  \demo1

2.2. Analyzing design hierarchy..
Top module:  \demo1
Removed 0 unused modules.
Module demo1 directly or indirectly contains formal properties -> setting "keep" attribute.

3. Executing FORMALFF pass.

4. Executing DFFUNMAP pass (unmap clock enable and synchronous reset from FFs).

5. Printing statistics.

=== demo1 ===

   Number of wires:                 14
   Number of wire bits:             18
   Number of public wires:           4
   Number of public wire bits:       5
   Number of ports:                  1
   Number of port bits:              1
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 14
     $add                            1
     $anyinit                        2
     $assert                         1
     $assume                         1
     $eq                             1
     $initstate                      1
     $logic_not                      1
     $logic_or                       2
     $mux                            2
     $ne                             1
     $not                            1

6. Executing SMT2 backend.

6.1. Executing BMUXMAP pass.

6.2. Executing DEMUXMAP pass.
Creating SMT-LIBv2 representation of module demo1.

End of script. Logfile hash: bb4bbdd203, CPU: user 0.00s system 0.01s, MEM: 16.50 MB peak
Yosys 0.48+47 (git sha1 cbb95cb51, clang++ 18.1.8 -fPIC -O3)
Time spent: 64% 2x write_smt2 (0 sec), 14% 2x read_rtlil (0 sec), ...
