###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =      1000000   # Number of DRAM cycles
epoch_num                      =            0   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =            0   # Number of WRITE/WRITEP commands
num_reads_done                 =         1024   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =          230   # Number of REF commands
num_read_row_hits              =         1002   # Number of read row buffer hits
num_read_cmds                  =         1024   # Number of READ/READP commands
num_writes_done                =            0   # Number of read requests issued
num_write_row_hits             =            0   # Number of write row buffer hits
num_act_cmds                   =           24   # Number of ACT commands
num_pre_cmds                   =           24   # Number of PRE commands
num_ondemand_pres              =            8   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =        12595   # Cyles of rank active rank.0
rank_active_cycles.1           =            0   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       987405   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =      1000000   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =          980   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =           43   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =            0   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =            0   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =            0   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =            0   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =            0   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =            0   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =            0   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =            0   # Request interarrival latency (cycles)
interarrival_latency[100-]     =            1   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            0   # Write cmd latency (cycles)
write_latency[20-39]           =            0   # Write cmd latency (cycles)
write_latency[40-59]           =            0   # Write cmd latency (cycles)
write_latency[60-79]           =            0   # Write cmd latency (cycles)
write_latency[80-99]           =            0   # Write cmd latency (cycles)
write_latency[100-119]         =            0   # Write cmd latency (cycles)
write_latency[120-139]         =            0   # Write cmd latency (cycles)
write_latency[140-159]         =            0   # Write cmd latency (cycles)
write_latency[160-179]         =            0   # Write cmd latency (cycles)
write_latency[180-199]         =            0   # Write cmd latency (cycles)
write_latency[200-]            =            0   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            0   # Read request latency (cycles)
read_latency[20-39]            =            0   # Read request latency (cycles)
read_latency[40-59]            =           11   # Read request latency (cycles)
read_latency[60-79]            =            6   # Read request latency (cycles)
read_latency[80-99]            =            4   # Read request latency (cycles)
read_latency[100-119]          =            7   # Read request latency (cycles)
read_latency[120-139]          =            6   # Read request latency (cycles)
read_latency[140-159]          =            2   # Read request latency (cycles)
read_latency[160-179]          =            6   # Read request latency (cycles)
read_latency[180-199]          =            6   # Read request latency (cycles)
read_latency[200-]             =          976   # Read request latency (cycles)
ref_energy                     =  1.00835e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =            0   # Write energy
read_energy                    =  7.70703e+06   # Read energy
act_energy                     =       201139   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  1.61144e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =    1.632e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  2.84143e+06   # Active standby energy rank.0
act_stb_energy.1               =            0   # Active standby energy rank.1
average_read_latency           =      755.664   # Average read request latency (cycles)
average_interarrival           =      7.68164   # Average request interarrival latency (cycles)
total_energy                   =  4.35929e+08   # Total energy (pJ)
average_power                  =      435.929   # Average power (mW)
average_bandwidth              =     0.157918   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =      1000000   # Number of DRAM cycles
epoch_num                      =            0   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =            0   # Number of WRITE/WRITEP commands
num_reads_done                 =         1024   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =          230   # Number of REF commands
num_read_row_hits              =         1002   # Number of read row buffer hits
num_read_cmds                  =         1024   # Number of READ/READP commands
num_writes_done                =            0   # Number of read requests issued
num_write_row_hits             =            0   # Number of write row buffer hits
num_act_cmds                   =           24   # Number of ACT commands
num_pre_cmds                   =           24   # Number of PRE commands
num_ondemand_pres              =            8   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =        12594   # Cyles of rank active rank.0
rank_active_cycles.1           =            0   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       987406   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =      1000000   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =          980   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =           43   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =            0   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =            0   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =            0   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =            0   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =            0   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =            0   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =            0   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =            0   # Request interarrival latency (cycles)
interarrival_latency[100-]     =            1   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            0   # Write cmd latency (cycles)
write_latency[20-39]           =            0   # Write cmd latency (cycles)
write_latency[40-59]           =            0   # Write cmd latency (cycles)
write_latency[60-79]           =            0   # Write cmd latency (cycles)
write_latency[80-99]           =            0   # Write cmd latency (cycles)
write_latency[100-119]         =            0   # Write cmd latency (cycles)
write_latency[120-139]         =            0   # Write cmd latency (cycles)
write_latency[140-159]         =            0   # Write cmd latency (cycles)
write_latency[160-179]         =            0   # Write cmd latency (cycles)
write_latency[180-199]         =            0   # Write cmd latency (cycles)
write_latency[200-]            =            0   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            0   # Read request latency (cycles)
read_latency[20-39]            =            0   # Read request latency (cycles)
read_latency[40-59]            =           11   # Read request latency (cycles)
read_latency[60-79]            =            6   # Read request latency (cycles)
read_latency[80-99]            =            4   # Read request latency (cycles)
read_latency[100-119]          =            7   # Read request latency (cycles)
read_latency[120-139]          =            6   # Read request latency (cycles)
read_latency[140-159]          =            2   # Read request latency (cycles)
read_latency[160-179]          =            6   # Read request latency (cycles)
read_latency[180-199]          =            6   # Read request latency (cycles)
read_latency[200-]             =          976   # Read request latency (cycles)
ref_energy                     =  1.00835e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =            0   # Write energy
read_energy                    =  7.70703e+06   # Read energy
act_energy                     =       201139   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  1.61145e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =    1.632e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  2.84121e+06   # Active standby energy rank.0
act_stb_energy.1               =            0   # Active standby energy rank.1
average_read_latency           =      757.838   # Average read request latency (cycles)
average_interarrival           =      7.68652   # Average request interarrival latency (cycles)
total_energy                   =  4.35929e+08   # Total energy (pJ)
average_power                  =      435.929   # Average power (mW)
average_bandwidth              =     0.157918   # Average bandwidth
###########################################
## Statistics of Channel 2
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =      1000000   # Number of DRAM cycles
epoch_num                      =            0   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =            0   # Number of WRITE/WRITEP commands
num_reads_done                 =         1024   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =          230   # Number of REF commands
num_read_row_hits              =         1002   # Number of read row buffer hits
num_read_cmds                  =         1024   # Number of READ/READP commands
num_writes_done                =            0   # Number of read requests issued
num_write_row_hits             =            0   # Number of write row buffer hits
num_act_cmds                   =           24   # Number of ACT commands
num_pre_cmds                   =           24   # Number of PRE commands
num_ondemand_pres              =            8   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =        12593   # Cyles of rank active rank.0
rank_active_cycles.1           =            0   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       987407   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =      1000000   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =          980   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =           43   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =            0   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =            0   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =            0   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =            0   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =            0   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =            0   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =            0   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =            0   # Request interarrival latency (cycles)
interarrival_latency[100-]     =            1   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            0   # Write cmd latency (cycles)
write_latency[20-39]           =            0   # Write cmd latency (cycles)
write_latency[40-59]           =            0   # Write cmd latency (cycles)
write_latency[60-79]           =            0   # Write cmd latency (cycles)
write_latency[80-99]           =            0   # Write cmd latency (cycles)
write_latency[100-119]         =            0   # Write cmd latency (cycles)
write_latency[120-139]         =            0   # Write cmd latency (cycles)
write_latency[140-159]         =            0   # Write cmd latency (cycles)
write_latency[160-179]         =            0   # Write cmd latency (cycles)
write_latency[180-199]         =            0   # Write cmd latency (cycles)
write_latency[200-]            =            0   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            0   # Read request latency (cycles)
read_latency[20-39]            =            0   # Read request latency (cycles)
read_latency[40-59]            =           11   # Read request latency (cycles)
read_latency[60-79]            =            6   # Read request latency (cycles)
read_latency[80-99]            =            4   # Read request latency (cycles)
read_latency[100-119]          =            7   # Read request latency (cycles)
read_latency[120-139]          =            6   # Read request latency (cycles)
read_latency[140-159]          =            2   # Read request latency (cycles)
read_latency[160-179]          =            6   # Read request latency (cycles)
read_latency[180-199]          =            6   # Read request latency (cycles)
read_latency[200-]             =          976   # Read request latency (cycles)
ref_energy                     =  1.00835e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =            0   # Write energy
read_energy                    =  7.70703e+06   # Read energy
act_energy                     =       201139   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  1.61145e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =    1.632e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  2.84098e+06   # Active standby energy rank.0
act_stb_energy.1               =            0   # Active standby energy rank.1
average_read_latency           =      757.364   # Average read request latency (cycles)
average_interarrival           =       7.6875   # Average request interarrival latency (cycles)
total_energy                   =  4.35929e+08   # Total energy (pJ)
average_power                  =      435.929   # Average power (mW)
average_bandwidth              =     0.157918   # Average bandwidth
###########################################
## Statistics of Channel 3
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =      1000000   # Number of DRAM cycles
epoch_num                      =            0   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =            0   # Number of WRITE/WRITEP commands
num_reads_done                 =         1024   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =          230   # Number of REF commands
num_read_row_hits              =         1002   # Number of read row buffer hits
num_read_cmds                  =         1024   # Number of READ/READP commands
num_writes_done                =            0   # Number of read requests issued
num_write_row_hits             =            0   # Number of write row buffer hits
num_act_cmds                   =           24   # Number of ACT commands
num_pre_cmds                   =           24   # Number of PRE commands
num_ondemand_pres              =            8   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =        12592   # Cyles of rank active rank.0
rank_active_cycles.1           =            0   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       987408   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =      1000000   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =          980   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =           43   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =            0   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =            0   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =            0   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =            0   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =            0   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =            0   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =            0   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =            0   # Request interarrival latency (cycles)
interarrival_latency[100-]     =            1   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            0   # Write cmd latency (cycles)
write_latency[20-39]           =            0   # Write cmd latency (cycles)
write_latency[40-59]           =            0   # Write cmd latency (cycles)
write_latency[60-79]           =            0   # Write cmd latency (cycles)
write_latency[80-99]           =            0   # Write cmd latency (cycles)
write_latency[100-119]         =            0   # Write cmd latency (cycles)
write_latency[120-139]         =            0   # Write cmd latency (cycles)
write_latency[140-159]         =            0   # Write cmd latency (cycles)
write_latency[160-179]         =            0   # Write cmd latency (cycles)
write_latency[180-199]         =            0   # Write cmd latency (cycles)
write_latency[200-]            =            0   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            0   # Read request latency (cycles)
read_latency[20-39]            =            0   # Read request latency (cycles)
read_latency[40-59]            =           11   # Read request latency (cycles)
read_latency[60-79]            =            6   # Read request latency (cycles)
read_latency[80-99]            =            4   # Read request latency (cycles)
read_latency[100-119]          =            7   # Read request latency (cycles)
read_latency[120-139]          =            6   # Read request latency (cycles)
read_latency[140-159]          =            2   # Read request latency (cycles)
read_latency[160-179]          =            6   # Read request latency (cycles)
read_latency[180-199]          =            6   # Read request latency (cycles)
read_latency[200-]             =          976   # Read request latency (cycles)
ref_energy                     =  1.00835e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =            0   # Write energy
read_energy                    =  7.70703e+06   # Read energy
act_energy                     =       201139   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  1.61145e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =    1.632e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  2.84076e+06   # Active standby energy rank.0
act_stb_energy.1               =            0   # Active standby energy rank.1
average_read_latency           =      756.891   # Average read request latency (cycles)
average_interarrival           =      7.68848   # Average request interarrival latency (cycles)
total_energy                   =  4.35929e+08   # Total energy (pJ)
average_power                  =      435.929   # Average power (mW)
average_bandwidth              =     0.157918   # Average bandwidth
