
*** Running vivado
    with args -log bd_0_hls_inst_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source bd_0_hls_inst_0.tcl


WARNING: C:/Xilinx/Vivado/2024.2/tps/win64/jre11.0.16_1 does not exist.

****** Vivado v2024.2 (64-bit)
  **** SW Build 5239630 on Fri Nov 08 22:35:27 MST 2024
  **** IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
  **** SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
  **** Start of session at: Thu Jan  9 22:49:37 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source bd_0_hls_inst_0.tcl -notrace
INFO: Dispatch client connection id - 56731
create_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 619.488 ; gain = 190.918
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2024.2/data/ip'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is c:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/impl/verilog/project.cache/ip 
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: bd_0_hls_inst_0
Command: synth_design -top bd_0_hls_inst_0 -part xc7s15cpga196-2 -directive sdx_optimization_effort_high -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7s15'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7s15'
INFO: [Device 21-403] Loading part xc7s15cpga196-2
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 25464
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1250.430 ; gain = 466.293
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'bd_0_hls_inst_0' [c:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/synth/bd_0_hls_inst_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'SABR' [c:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/4423/hdl/verilog/SABR.v:9]
INFO: [Synth 8-6157] synthesizing module 'SABR_SABR_Pipeline_VITIS_LOOP_12_1' [c:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/4423/hdl/verilog/SABR_SABR_Pipeline_VITIS_LOOP_12_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'SABR_flow_control_loop_pipe_sequential_init' [c:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/4423/hdl/verilog/SABR_flow_control_loop_pipe_sequential_init.v:11]
INFO: [Synth 8-6155] done synthesizing module 'SABR_flow_control_loop_pipe_sequential_init' (0#1) [c:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/4423/hdl/verilog/SABR_flow_control_loop_pipe_sequential_init.v:11]
INFO: [Synth 8-6155] done synthesizing module 'SABR_SABR_Pipeline_VITIS_LOOP_12_1' (0#1) [c:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/4423/hdl/verilog/SABR_SABR_Pipeline_VITIS_LOOP_12_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'SABR_SABR_Pipeline_VITIS_LOOP_17_2' [c:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/4423/hdl/verilog/SABR_SABR_Pipeline_VITIS_LOOP_17_2.v:9]
INFO: [Synth 8-6157] synthesizing module 'SABR_pow_generic_double_s' [c:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/4423/hdl/verilog/SABR_pow_generic_double_s.v:9]
INFO: [Synth 8-6157] synthesizing module 'SABR_pow_generic_double_s_pow_reduce_anonymous_namespace_log_inverse_lut_table_powbkb' [c:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/4423/hdl/verilog/SABR_pow_generic_double_s_pow_reduce_anonymous_namespace_log_inverse_lut_table_powbkb.v:7]
INFO: [Synth 8-3876] $readmem data file './SABR_pow_generic_double_s_pow_reduce_anonymous_namespace_log_inverse_lut_table_powbkb.dat' is read successfully [c:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/4423/hdl/verilog/SABR_pow_generic_double_s_pow_reduce_anonymous_namespace_log_inverse_lut_table_powbkb.v:28]
INFO: [Synth 8-6155] done synthesizing module 'SABR_pow_generic_double_s_pow_reduce_anonymous_namespace_log_inverse_lut_table_powbkb' (0#1) [c:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/4423/hdl/verilog/SABR_pow_generic_double_s_pow_reduce_anonymous_namespace_log_inverse_lut_table_powbkb.v:7]
INFO: [Synth 8-6157] synthesizing module 'SABR_pow_generic_double_s_pow_reduce_anonymous_namespace_log0_lut_table_array_ROM_cud' [c:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/4423/hdl/verilog/SABR_pow_generic_double_s_pow_reduce_anonymous_namespace_log0_lut_table_array_ROM_cud.v:7]
INFO: [Synth 8-3876] $readmem data file './SABR_pow_generic_double_s_pow_reduce_anonymous_namespace_log0_lut_table_array_ROM_cud.dat' is read successfully [c:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/4423/hdl/verilog/SABR_pow_generic_double_s_pow_reduce_anonymous_namespace_log0_lut_table_array_ROM_cud.v:28]
INFO: [Synth 8-6155] done synthesizing module 'SABR_pow_generic_double_s_pow_reduce_anonymous_namespace_log0_lut_table_array_ROM_cud' (0#1) [c:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/4423/hdl/verilog/SABR_pow_generic_double_s_pow_reduce_anonymous_namespace_log0_lut_table_array_ROM_cud.v:7]
INFO: [Synth 8-6157] synthesizing module 'SABR_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_dEe' [c:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/4423/hdl/verilog/SABR_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_dEe.v:7]
INFO: [Synth 8-3876] $readmem data file './SABR_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_dEe.dat' is read successfully [c:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/4423/hdl/verilog/SABR_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_dEe.v:28]
INFO: [Synth 8-6155] done synthesizing module 'SABR_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_dEe' (0#1) [c:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/4423/hdl/verilog/SABR_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_dEe.v:7]
INFO: [Synth 8-6157] synthesizing module 'SABR_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_eOg' [c:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/4423/hdl/verilog/SABR_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_eOg.v:7]
INFO: [Synth 8-3876] $readmem data file './SABR_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_eOg.dat' is read successfully [c:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/4423/hdl/verilog/SABR_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_eOg.v:28]
INFO: [Synth 8-6155] done synthesizing module 'SABR_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_eOg' (0#1) [c:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/4423/hdl/verilog/SABR_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_eOg.v:7]
INFO: [Synth 8-6157] synthesizing module 'SABR_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12fYi' [c:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/4423/hdl/verilog/SABR_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12fYi.v:7]
INFO: [Synth 8-3876] $readmem data file './SABR_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12fYi.dat' is read successfully [c:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/4423/hdl/verilog/SABR_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12fYi.v:28]
INFO: [Synth 8-6155] done synthesizing module 'SABR_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12fYi' (0#1) [c:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/4423/hdl/verilog/SABR_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12fYi.v:7]
INFO: [Synth 8-6157] synthesizing module 'SABR_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17g8j' [c:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/4423/hdl/verilog/SABR_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17g8j.v:7]
INFO: [Synth 8-3876] $readmem data file './SABR_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17g8j.dat' is read successfully [c:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/4423/hdl/verilog/SABR_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17g8j.v:28]
INFO: [Synth 8-6155] done synthesizing module 'SABR_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17g8j' (0#1) [c:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/4423/hdl/verilog/SABR_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17g8j.v:7]
INFO: [Synth 8-6157] synthesizing module 'SABR_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22hbi' [c:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/4423/hdl/verilog/SABR_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22hbi.v:7]
INFO: [Synth 8-3876] $readmem data file './SABR_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22hbi.dat' is read successfully [c:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/4423/hdl/verilog/SABR_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22hbi.v:28]
INFO: [Synth 8-6155] done synthesizing module 'SABR_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22hbi' (0#1) [c:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/4423/hdl/verilog/SABR_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22hbi.v:7]
INFO: [Synth 8-6157] synthesizing module 'SABR_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27ibs' [c:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/4423/hdl/verilog/SABR_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27ibs.v:7]
INFO: [Synth 8-3876] $readmem data file './SABR_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27ibs.dat' is read successfully [c:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/4423/hdl/verilog/SABR_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27ibs.v:28]
INFO: [Synth 8-6155] done synthesizing module 'SABR_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27ibs' (0#1) [c:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/4423/hdl/verilog/SABR_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27ibs.v:7]
INFO: [Synth 8-6157] synthesizing module 'SABR_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32jbC' [c:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/4423/hdl/verilog/SABR_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32jbC.v:7]
INFO: [Synth 8-3876] $readmem data file './SABR_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32jbC.dat' is read successfully [c:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/4423/hdl/verilog/SABR_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32jbC.v:28]
INFO: [Synth 8-6155] done synthesizing module 'SABR_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32jbC' (0#1) [c:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/4423/hdl/verilog/SABR_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32jbC.v:7]
INFO: [Synth 8-6157] synthesizing module 'SABR_pow_generic_double_s_pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_arkbM' [c:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/4423/hdl/verilog/SABR_pow_generic_double_s_pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_arkbM.v:7]
INFO: [Synth 8-3876] $readmem data file './SABR_pow_generic_double_s_pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_arkbM.dat' is read successfully [c:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/4423/hdl/verilog/SABR_pow_generic_double_s_pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_arkbM.v:28]
INFO: [Synth 8-6155] done synthesizing module 'SABR_pow_generic_double_s_pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_arkbM' (0#1) [c:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/4423/hdl/verilog/SABR_pow_generic_double_s_pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_arkbM.v:7]
INFO: [Synth 8-6157] synthesizing module 'SABR_pow_generic_double_s_pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_arralbW' [c:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/4423/hdl/verilog/SABR_pow_generic_double_s_pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_arralbW.v:7]
INFO: [Synth 8-3876] $readmem data file './SABR_pow_generic_double_s_pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_arralbW.dat' is read successfully [c:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/4423/hdl/verilog/SABR_pow_generic_double_s_pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_arralbW.v:33]
INFO: [Synth 8-6155] done synthesizing module 'SABR_pow_generic_double_s_pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_arralbW' (0#1) [c:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/4423/hdl/verilog/SABR_pow_generic_double_s_pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_arralbW.v:7]
INFO: [Synth 8-6157] synthesizing module 'SABR_pow_generic_double_s_pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_arramb6' [c:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/4423/hdl/verilog/SABR_pow_generic_double_s_pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_arramb6.v:7]
INFO: [Synth 8-3876] $readmem data file './SABR_pow_generic_double_s_pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_arramb6.dat' is read successfully [c:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/4423/hdl/verilog/SABR_pow_generic_double_s_pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_arramb6.v:28]
INFO: [Synth 8-6155] done synthesizing module 'SABR_pow_generic_double_s_pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_arramb6' (0#1) [c:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/4423/hdl/verilog/SABR_pow_generic_double_s_pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_arramb6.v:7]
INFO: [Synth 8-6157] synthesizing module 'SABR_mul_12s_80ns_90_5_0' [c:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/4423/hdl/verilog/SABR_mul_12s_80ns_90_5_0.v:5]
INFO: [Synth 8-6155] done synthesizing module 'SABR_mul_12s_80ns_90_5_0' (0#1) [c:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/4423/hdl/verilog/SABR_mul_12s_80ns_90_5_0.v:5]
INFO: [Synth 8-6157] synthesizing module 'SABR_mul_13s_71s_71_5_0' [c:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/4423/hdl/verilog/SABR_mul_13s_71s_71_5_0.v:5]
INFO: [Synth 8-6155] done synthesizing module 'SABR_mul_13s_71s_71_5_0' (0#1) [c:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/4423/hdl/verilog/SABR_mul_13s_71s_71_5_0.v:5]
INFO: [Synth 8-6157] synthesizing module 'SABR_mul_40ns_40ns_79_2_0' [c:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/4423/hdl/verilog/SABR_mul_40ns_40ns_79_2_0.v:5]
INFO: [Synth 8-6155] done synthesizing module 'SABR_mul_40ns_40ns_79_2_0' (0#1) [c:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/4423/hdl/verilog/SABR_mul_40ns_40ns_79_2_0.v:5]
INFO: [Synth 8-6157] synthesizing module 'SABR_mul_43ns_36ns_79_2_0' [c:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/4423/hdl/verilog/SABR_mul_43ns_36ns_79_2_0.v:5]
INFO: [Synth 8-6155] done synthesizing module 'SABR_mul_43ns_36ns_79_2_0' (0#1) [c:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/4423/hdl/verilog/SABR_mul_43ns_36ns_79_2_0.v:5]
INFO: [Synth 8-6157] synthesizing module 'SABR_mul_49ns_44ns_93_3_0' [c:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/4423/hdl/verilog/SABR_mul_49ns_44ns_93_3_0.v:5]
INFO: [Synth 8-6155] done synthesizing module 'SABR_mul_49ns_44ns_93_3_0' (0#1) [c:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/4423/hdl/verilog/SABR_mul_49ns_44ns_93_3_0.v:5]
INFO: [Synth 8-6157] synthesizing module 'SABR_mul_50ns_50ns_99_3_0' [c:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/4423/hdl/verilog/SABR_mul_50ns_50ns_99_3_0.v:5]
INFO: [Synth 8-6155] done synthesizing module 'SABR_mul_50ns_50ns_99_3_0' (0#1) [c:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/4423/hdl/verilog/SABR_mul_50ns_50ns_99_3_0.v:5]
INFO: [Synth 8-6157] synthesizing module 'SABR_mul_54s_6ns_54_3_0' [c:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/4423/hdl/verilog/SABR_mul_54s_6ns_54_3_0.v:5]
INFO: [Synth 8-6155] done synthesizing module 'SABR_mul_54s_6ns_54_3_0' (0#1) [c:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/4423/hdl/verilog/SABR_mul_54s_6ns_54_3_0.v:5]
INFO: [Synth 8-6157] synthesizing module 'SABR_mul_73ns_6ns_79_5_0' [c:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/4423/hdl/verilog/SABR_mul_73ns_6ns_79_5_0.v:5]
INFO: [Synth 8-6155] done synthesizing module 'SABR_mul_73ns_6ns_79_5_0' (0#1) [c:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/4423/hdl/verilog/SABR_mul_73ns_6ns_79_5_0.v:5]
INFO: [Synth 8-6157] synthesizing module 'SABR_mul_77ns_6ns_82_5_0' [c:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/4423/hdl/verilog/SABR_mul_77ns_6ns_82_5_0.v:5]
INFO: [Synth 8-6155] done synthesizing module 'SABR_mul_77ns_6ns_82_5_0' (0#1) [c:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/4423/hdl/verilog/SABR_mul_77ns_6ns_82_5_0.v:5]
INFO: [Synth 8-6157] synthesizing module 'SABR_mul_78s_54s_131_5_0' [c:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/4423/hdl/verilog/SABR_mul_78s_54s_131_5_0.v:5]
INFO: [Synth 8-6155] done synthesizing module 'SABR_mul_78s_54s_131_5_0' (0#1) [c:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/4423/hdl/verilog/SABR_mul_78s_54s_131_5_0.v:5]
INFO: [Synth 8-6157] synthesizing module 'SABR_mul_82ns_6ns_87_5_0' [c:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/4423/hdl/verilog/SABR_mul_82ns_6ns_87_5_0.v:5]
INFO: [Synth 8-6155] done synthesizing module 'SABR_mul_82ns_6ns_87_5_0' (0#1) [c:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/4423/hdl/verilog/SABR_mul_82ns_6ns_87_5_0.v:5]
INFO: [Synth 8-6157] synthesizing module 'SABR_mul_83ns_6ns_89_5_0' [c:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/4423/hdl/verilog/SABR_mul_83ns_6ns_89_5_0.v:5]
INFO: [Synth 8-6155] done synthesizing module 'SABR_mul_83ns_6ns_89_5_0' (0#1) [c:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/4423/hdl/verilog/SABR_mul_83ns_6ns_89_5_0.v:5]
INFO: [Synth 8-6157] synthesizing module 'SABR_mul_87ns_6ns_92_5_0' [c:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/4423/hdl/verilog/SABR_mul_87ns_6ns_92_5_0.v:5]
INFO: [Synth 8-6155] done synthesizing module 'SABR_mul_87ns_6ns_92_5_0' (0#1) [c:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/4423/hdl/verilog/SABR_mul_87ns_6ns_92_5_0.v:5]
INFO: [Synth 8-6157] synthesizing module 'SABR_mul_92ns_6ns_97_5_0' [c:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/4423/hdl/verilog/SABR_mul_92ns_6ns_97_5_0.v:5]
INFO: [Synth 8-6155] done synthesizing module 'SABR_mul_92ns_6ns_97_5_0' (0#1) [c:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/4423/hdl/verilog/SABR_mul_92ns_6ns_97_5_0.v:5]
INFO: [Synth 8-6157] synthesizing module 'SABR_mul_71ns_4ns_75_5_0' [c:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/4423/hdl/verilog/SABR_mul_71ns_4ns_75_5_0.v:5]
INFO: [Synth 8-6155] done synthesizing module 'SABR_mul_71ns_4ns_75_5_0' (0#1) [c:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/4423/hdl/verilog/SABR_mul_71ns_4ns_75_5_0.v:5]
INFO: [Synth 8-6157] synthesizing module 'SABR_bitselect_1ns_52ns_32s_1_1_0' [c:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/4423/hdl/verilog/SABR_bitselect_1ns_52ns_32s_1_1_0.v:8]
INFO: [Synth 8-6155] done synthesizing module 'SABR_bitselect_1ns_52ns_32s_1_1_0' (0#1) [c:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/4423/hdl/verilog/SABR_bitselect_1ns_52ns_32s_1_1_0.v:8]
INFO: [Synth 8-6157] synthesizing module 'SABR_sparsemux_7_2_1_1_0' [c:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/4423/hdl/verilog/SABR_sparsemux_7_2_1_1_0.v:9]
INFO: [Synth 8-6155] done synthesizing module 'SABR_sparsemux_7_2_1_1_0' (0#1) [c:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/4423/hdl/verilog/SABR_sparsemux_7_2_1_1_0.v:9]
INFO: [Synth 8-6157] synthesizing module 'SABR_sparsemux_19_8_64_1_0' [c:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/4423/hdl/verilog/SABR_sparsemux_19_8_64_1_0.v:9]
INFO: [Synth 8-6155] done synthesizing module 'SABR_sparsemux_19_8_64_1_0' (0#1) [c:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/4423/hdl/verilog/SABR_sparsemux_19_8_64_1_0.v:9]
INFO: [Synth 8-6157] synthesizing module 'SABR_mac_muladd_16s_15ns_19s_31_4_0' [c:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/4423/hdl/verilog/SABR_mac_muladd_16s_15ns_19s_31_4_0.v:54]
INFO: [Synth 8-6157] synthesizing module 'SABR_mac_muladd_16s_15ns_19s_31_4_0_DSP48_0' [c:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/4423/hdl/verilog/SABR_mac_muladd_16s_15ns_19s_31_4_0.v:11]
INFO: [Synth 8-6155] done synthesizing module 'SABR_mac_muladd_16s_15ns_19s_31_4_0_DSP48_0' (0#1) [c:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/4423/hdl/verilog/SABR_mac_muladd_16s_15ns_19s_31_4_0.v:11]
INFO: [Synth 8-6155] done synthesizing module 'SABR_mac_muladd_16s_15ns_19s_31_4_0' (0#1) [c:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/4423/hdl/verilog/SABR_mac_muladd_16s_15ns_19s_31_4_0.v:54]
INFO: [Synth 8-6155] done synthesizing module 'SABR_pow_generic_double_s' (0#1) [c:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/4423/hdl/verilog/SABR_pow_generic_double_s.v:9]
INFO: [Synth 8-6157] synthesizing module 'SABR_dadd_64ns_64ns_64_6_full_dsp_1' [c:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/4423/hdl/verilog/SABR_dadd_64ns_64ns_64_6_full_dsp_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'SABR_dadd_64ns_64ns_64_6_full_dsp_1_ip' [c:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/4423/hdl/ip/SABR_dadd_64ns_64ns_64_6_full_dsp_1_ip.v:53]
INFO: [Synth 8-6157] synthesizing module 'LUT1' [C:/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:84087]
INFO: [Synth 8-6155] done synthesizing module 'LUT1' (0#1) [C:/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:84087]
INFO: [Synth 8-6155] done synthesizing module 'SABR_dadd_64ns_64ns_64_6_full_dsp_1_ip' (0#1) [c:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/4423/hdl/ip/SABR_dadd_64ns_64ns_64_6_full_dsp_1_ip.v:53]
INFO: [Synth 8-6155] done synthesizing module 'SABR_dadd_64ns_64ns_64_6_full_dsp_1' (0#1) [c:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/4423/hdl/verilog/SABR_dadd_64ns_64ns_64_6_full_dsp_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'SABR_dmul_64ns_64ns_64_6_max_dsp_1' [c:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/4423/hdl/verilog/SABR_dmul_64ns_64ns_64_6_max_dsp_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'SABR_dmul_64ns_64ns_64_6_max_dsp_1_ip' [c:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/4423/hdl/ip/SABR_dmul_64ns_64ns_64_6_max_dsp_1_ip.v:53]
INFO: [Synth 8-6155] done synthesizing module 'SABR_dmul_64ns_64ns_64_6_max_dsp_1_ip' (0#1) [c:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/4423/hdl/ip/SABR_dmul_64ns_64ns_64_6_max_dsp_1_ip.v:53]
INFO: [Synth 8-6155] done synthesizing module 'SABR_dmul_64ns_64ns_64_6_max_dsp_1' (0#1) [c:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/4423/hdl/verilog/SABR_dmul_64ns_64ns_64_6_max_dsp_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'SABR_dexp_64ns_64ns_64_18_full_dsp_1' [c:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/4423/hdl/verilog/SABR_dexp_64ns_64ns_64_18_full_dsp_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'SABR_dexp_64ns_64ns_64_18_full_dsp_1_ip' [c:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/4423/hdl/ip/SABR_dexp_64ns_64ns_64_18_full_dsp_1_ip.v:53]
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
INFO: [Synth 8-6155] done synthesizing module 'SABR_dexp_64ns_64ns_64_18_full_dsp_1_ip' (0#1) [c:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/4423/hdl/ip/SABR_dexp_64ns_64ns_64_18_full_dsp_1_ip.v:53]
INFO: [Synth 8-6155] done synthesizing module 'SABR_dexp_64ns_64ns_64_18_full_dsp_1' (0#1) [c:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/4423/hdl/verilog/SABR_dexp_64ns_64ns_64_18_full_dsp_1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'SABR_SABR_Pipeline_VITIS_LOOP_17_2' (0#1) [c:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/4423/hdl/verilog/SABR_SABR_Pipeline_VITIS_LOOP_17_2.v:9]
INFO: [Synth 8-6157] synthesizing module 'SABR_control_s_axi' [c:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/4423/hdl/verilog/SABR_control_s_axi.v:9]
INFO: [Synth 8-155] case statement is not full and has no default [c:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/4423/hdl/verilog/SABR_control_s_axi.v:300]
INFO: [Synth 8-6155] done synthesizing module 'SABR_control_s_axi' (0#1) [c:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/4423/hdl/verilog/SABR_control_s_axi.v:9]
INFO: [Synth 8-6157] synthesizing module 'SABR_gmem_m_axi' [c:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/4423/hdl/verilog/SABR_gmem_m_axi.v:12]
INFO: [Synth 8-6157] synthesizing module 'SABR_gmem_m_axi_store' [c:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/4423/hdl/verilog/SABR_gmem_m_axi.v:815]
INFO: [Synth 8-6157] synthesizing module 'SABR_gmem_m_axi_fifo' [c:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/4423/hdl/verilog/SABR_gmem_m_axi.v:2579]
INFO: [Synth 8-6157] synthesizing module 'SABR_gmem_m_axi_srl' [c:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/4423/hdl/verilog/SABR_gmem_m_axi.v:2757]
INFO: [Synth 8-6155] done synthesizing module 'SABR_gmem_m_axi_srl' (0#1) [c:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/4423/hdl/verilog/SABR_gmem_m_axi.v:2757]
INFO: [Synth 8-6155] done synthesizing module 'SABR_gmem_m_axi_fifo' (0#1) [c:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/4423/hdl/verilog/SABR_gmem_m_axi.v:2579]
INFO: [Synth 8-6157] synthesizing module 'SABR_gmem_m_axi_fifo__parameterized0' [c:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/4423/hdl/verilog/SABR_gmem_m_axi.v:2579]
INFO: [Synth 8-6157] synthesizing module 'SABR_gmem_m_axi_mem' [c:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/4423/hdl/verilog/SABR_gmem_m_axi.v:2811]
INFO: [Synth 8-6155] done synthesizing module 'SABR_gmem_m_axi_mem' (0#1) [c:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/4423/hdl/verilog/SABR_gmem_m_axi.v:2811]
INFO: [Synth 8-6155] done synthesizing module 'SABR_gmem_m_axi_fifo__parameterized0' (0#1) [c:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/4423/hdl/verilog/SABR_gmem_m_axi.v:2579]
INFO: [Synth 8-6157] synthesizing module 'SABR_gmem_m_axi_fifo__parameterized1' [c:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/4423/hdl/verilog/SABR_gmem_m_axi.v:2579]
INFO: [Synth 8-6157] synthesizing module 'SABR_gmem_m_axi_srl__parameterized0' [c:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/4423/hdl/verilog/SABR_gmem_m_axi.v:2757]
INFO: [Synth 8-6155] done synthesizing module 'SABR_gmem_m_axi_srl__parameterized0' (0#1) [c:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/4423/hdl/verilog/SABR_gmem_m_axi.v:2757]
INFO: [Synth 8-6155] done synthesizing module 'SABR_gmem_m_axi_fifo__parameterized1' (0#1) [c:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/4423/hdl/verilog/SABR_gmem_m_axi.v:2579]
INFO: [Synth 8-6157] synthesizing module 'SABR_gmem_m_axi_fifo__parameterized2' [c:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/4423/hdl/verilog/SABR_gmem_m_axi.v:2579]
INFO: [Synth 8-6157] synthesizing module 'SABR_gmem_m_axi_srl__parameterized1' [c:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/4423/hdl/verilog/SABR_gmem_m_axi.v:2757]
INFO: [Synth 8-6155] done synthesizing module 'SABR_gmem_m_axi_srl__parameterized1' (0#1) [c:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/4423/hdl/verilog/SABR_gmem_m_axi.v:2757]
INFO: [Synth 8-6155] done synthesizing module 'SABR_gmem_m_axi_fifo__parameterized2' (0#1) [c:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/4423/hdl/verilog/SABR_gmem_m_axi.v:2579]
INFO: [Synth 8-6155] done synthesizing module 'SABR_gmem_m_axi_store' (0#1) [c:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/4423/hdl/verilog/SABR_gmem_m_axi.v:815]
INFO: [Synth 8-6157] synthesizing module 'SABR_gmem_m_axi_load' [c:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/4423/hdl/verilog/SABR_gmem_m_axi.v:323]
INFO: [Synth 8-6157] synthesizing module 'SABR_gmem_m_axi_fifo__parameterized3' [c:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/4423/hdl/verilog/SABR_gmem_m_axi.v:2579]
INFO: [Synth 8-6157] synthesizing module 'SABR_gmem_m_axi_mem__parameterized0' [c:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/4423/hdl/verilog/SABR_gmem_m_axi.v:2811]
INFO: [Synth 8-6155] done synthesizing module 'SABR_gmem_m_axi_mem__parameterized0' (0#1) [c:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/4423/hdl/verilog/SABR_gmem_m_axi.v:2811]
INFO: [Synth 8-6155] done synthesizing module 'SABR_gmem_m_axi_fifo__parameterized3' (0#1) [c:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/4423/hdl/verilog/SABR_gmem_m_axi.v:2579]
INFO: [Synth 8-6155] done synthesizing module 'SABR_gmem_m_axi_load' (0#1) [c:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/4423/hdl/verilog/SABR_gmem_m_axi.v:323]
INFO: [Synth 8-6157] synthesizing module 'SABR_gmem_m_axi_write' [c:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/4423/hdl/verilog/SABR_gmem_m_axi.v:1625]
INFO: [Synth 8-6157] synthesizing module 'SABR_gmem_m_axi_burst_converter' [c:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/4423/hdl/verilog/SABR_gmem_m_axi.v:1945]
INFO: [Synth 8-6157] synthesizing module 'SABR_gmem_m_axi_reg_slice' [c:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/4423/hdl/verilog/SABR_gmem_m_axi.v:2477]
INFO: [Synth 8-6155] done synthesizing module 'SABR_gmem_m_axi_reg_slice' (0#1) [c:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/4423/hdl/verilog/SABR_gmem_m_axi.v:2477]
INFO: [Synth 8-6155] done synthesizing module 'SABR_gmem_m_axi_burst_converter' (0#1) [c:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/4423/hdl/verilog/SABR_gmem_m_axi.v:1945]
INFO: [Synth 8-6157] synthesizing module 'SABR_gmem_m_axi_fifo__parameterized4' [c:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/4423/hdl/verilog/SABR_gmem_m_axi.v:2579]
INFO: [Synth 8-6157] synthesizing module 'SABR_gmem_m_axi_srl__parameterized2' [c:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/4423/hdl/verilog/SABR_gmem_m_axi.v:2757]
INFO: [Synth 8-6155] done synthesizing module 'SABR_gmem_m_axi_srl__parameterized2' (0#1) [c:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/4423/hdl/verilog/SABR_gmem_m_axi.v:2757]
INFO: [Synth 8-6155] done synthesizing module 'SABR_gmem_m_axi_fifo__parameterized4' (0#1) [c:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/4423/hdl/verilog/SABR_gmem_m_axi.v:2579]
INFO: [Synth 8-6157] synthesizing module 'SABR_gmem_m_axi_throttle' [c:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/4423/hdl/verilog/SABR_gmem_m_axi.v:2251]
INFO: [Synth 8-6157] synthesizing module 'SABR_gmem_m_axi_reg_slice__parameterized0' [c:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/4423/hdl/verilog/SABR_gmem_m_axi.v:2477]
INFO: [Synth 8-6155] done synthesizing module 'SABR_gmem_m_axi_reg_slice__parameterized0' (0#1) [c:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/4423/hdl/verilog/SABR_gmem_m_axi.v:2477]
INFO: [Synth 8-6157] synthesizing module 'SABR_gmem_m_axi_fifo__parameterized5' [c:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/4423/hdl/verilog/SABR_gmem_m_axi.v:2579]
INFO: [Synth 8-6157] synthesizing module 'SABR_gmem_m_axi_srl__parameterized3' [c:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/4423/hdl/verilog/SABR_gmem_m_axi.v:2757]
INFO: [Synth 8-6155] done synthesizing module 'SABR_gmem_m_axi_srl__parameterized3' (0#1) [c:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/4423/hdl/verilog/SABR_gmem_m_axi.v:2757]
INFO: [Synth 8-6155] done synthesizing module 'SABR_gmem_m_axi_fifo__parameterized5' (0#1) [c:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/4423/hdl/verilog/SABR_gmem_m_axi.v:2579]
INFO: [Synth 8-6157] synthesizing module 'SABR_gmem_m_axi_fifo__parameterized6' [c:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/4423/hdl/verilog/SABR_gmem_m_axi.v:2579]
INFO: [Synth 8-6157] synthesizing module 'SABR_gmem_m_axi_srl__parameterized4' [c:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/4423/hdl/verilog/SABR_gmem_m_axi.v:2757]
INFO: [Synth 8-6155] done synthesizing module 'SABR_gmem_m_axi_srl__parameterized4' (0#1) [c:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/4423/hdl/verilog/SABR_gmem_m_axi.v:2757]
INFO: [Synth 8-6155] done synthesizing module 'SABR_gmem_m_axi_fifo__parameterized6' (0#1) [c:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/4423/hdl/verilog/SABR_gmem_m_axi.v:2579]
INFO: [Synth 8-6155] done synthesizing module 'SABR_gmem_m_axi_throttle' (0#1) [c:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/4423/hdl/verilog/SABR_gmem_m_axi.v:2251]
INFO: [Synth 8-6157] synthesizing module 'SABR_gmem_m_axi_reg_slice__parameterized1' [c:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/4423/hdl/verilog/SABR_gmem_m_axi.v:2477]
INFO: [Synth 8-6155] done synthesizing module 'SABR_gmem_m_axi_reg_slice__parameterized1' (0#1) [c:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/4423/hdl/verilog/SABR_gmem_m_axi.v:2477]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/4423/hdl/verilog/SABR_gmem_m_axi.v:1936]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/4423/hdl/verilog/SABR_gmem_m_axi.v:1939]
INFO: [Synth 8-6155] done synthesizing module 'SABR_gmem_m_axi_write' (0#1) [c:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/4423/hdl/verilog/SABR_gmem_m_axi.v:1625]
INFO: [Synth 8-6157] synthesizing module 'SABR_gmem_m_axi_read' [c:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/4423/hdl/verilog/SABR_gmem_m_axi.v:1433]
INFO: [Synth 8-6157] synthesizing module 'SABR_gmem_m_axi_reg_slice__parameterized2' [c:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/4423/hdl/verilog/SABR_gmem_m_axi.v:2477]
INFO: [Synth 8-6155] done synthesizing module 'SABR_gmem_m_axi_reg_slice__parameterized2' (0#1) [c:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/4423/hdl/verilog/SABR_gmem_m_axi.v:2477]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/4423/hdl/verilog/SABR_gmem_m_axi.v:1617]
INFO: [Synth 8-6155] done synthesizing module 'SABR_gmem_m_axi_read' (0#1) [c:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/4423/hdl/verilog/SABR_gmem_m_axi.v:1433]
INFO: [Synth 8-6155] done synthesizing module 'SABR_gmem_m_axi' (0#1) [c:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/4423/hdl/verilog/SABR_gmem_m_axi.v:12]
INFO: [Synth 8-6157] synthesizing module 'SABR_dadddsub_64ns_64ns_64_6_full_dsp_1' [c:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/4423/hdl/verilog/SABR_dadddsub_64ns_64ns_64_6_full_dsp_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'SABR_dadddsub_64ns_64ns_64_6_full_dsp_1_ip' [c:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/4423/hdl/ip/SABR_dadddsub_64ns_64ns_64_6_full_dsp_1_ip.v:53]
INFO: [Synth 8-6155] done synthesizing module 'SABR_dadddsub_64ns_64ns_64_6_full_dsp_1_ip' (0#1) [c:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/4423/hdl/ip/SABR_dadddsub_64ns_64ns_64_6_full_dsp_1_ip.v:53]
INFO: [Synth 8-6155] done synthesizing module 'SABR_dadddsub_64ns_64ns_64_6_full_dsp_1' (0#1) [c:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/4423/hdl/verilog/SABR_dadddsub_64ns_64ns_64_6_full_dsp_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'SABR_ddiv_64ns_64ns_64_31_no_dsp_1' [c:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/4423/hdl/verilog/SABR_ddiv_64ns_64ns_64_31_no_dsp_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'SABR_ddiv_64ns_64ns_64_31_no_dsp_1_ip' [c:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/4423/hdl/ip/SABR_ddiv_64ns_64ns_64_31_no_dsp_1_ip.v:53]
INFO: [Synth 8-6155] done synthesizing module 'SABR_ddiv_64ns_64ns_64_31_no_dsp_1_ip' (0#1) [c:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/4423/hdl/ip/SABR_ddiv_64ns_64ns_64_31_no_dsp_1_ip.v:53]
INFO: [Synth 8-6155] done synthesizing module 'SABR_ddiv_64ns_64ns_64_31_no_dsp_1' (0#1) [c:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/4423/hdl/verilog/SABR_ddiv_64ns_64ns_64_31_no_dsp_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'SABR_dsqrt_64ns_64ns_64_57_no_dsp_1' [c:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/4423/hdl/verilog/SABR_dsqrt_64ns_64ns_64_57_no_dsp_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'SABR_dsqrt_64ns_64ns_64_57_no_dsp_1_ip' [c:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/4423/hdl/ip/SABR_dsqrt_64ns_64ns_64_57_no_dsp_1_ip.v:53]
INFO: [Synth 8-6155] done synthesizing module 'SABR_dsqrt_64ns_64ns_64_57_no_dsp_1_ip' (0#1) [c:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/4423/hdl/ip/SABR_dsqrt_64ns_64ns_64_57_no_dsp_1_ip.v:53]
INFO: [Synth 8-6155] done synthesizing module 'SABR_dsqrt_64ns_64ns_64_57_no_dsp_1' (0#1) [c:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/4423/hdl/verilog/SABR_dsqrt_64ns_64ns_64_57_no_dsp_1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'SABR' (0#1) [c:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/4423/hdl/verilog/SABR.v:9]
INFO: [Synth 8-6155] done synthesizing module 'bd_0_hls_inst_0' (0#1) [c:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/synth/bd_0_hls_inst_0.v:53]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
WARNING: [Synth 8-6014] Unused sequential element int_ap_done_reg was removed.  [c:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/4423/hdl/verilog/SABR_control_s_axi.v:428]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_10_viv__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_10_viv__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_10_viv__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_10_viv__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_10_viv__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_10_viv__parameterized85 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_10_viv__parameterized85 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_10_viv__parameterized85 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_10_viv__parameterized85 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_10_viv__parameterized85 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_10_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_10_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_10_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DEC_OP_STATE[11] in module flt_dec_op__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DEC_OP_STATE[10] in module flt_dec_op__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DEC_OP_STATE[9] in module flt_dec_op__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DEC_OP_STATE[8] in module flt_dec_op__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DIVIDE_BY_ZERO_IN in module flt_dec_op__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_10_viv__parameterized199 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_10_viv__parameterized199 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_10_viv__parameterized199 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_10_viv__parameterized199 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_10_viv__parameterized199 is either unconnected or has no load
WARNING: [Synth 8-7129] Port B[26] in module carry_chain__parameterized76 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_10_viv__parameterized197 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_10_viv__parameterized197 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_10_viv__parameterized197 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_10_viv__parameterized197 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_10_viv__parameterized197 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_10_viv__parameterized15 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_10_viv__parameterized15 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_10_viv__parameterized15 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_10_viv__parameterized15 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_10_viv__parameterized15 is either unconnected or has no load
WARNING: [Synth 8-7129] Port NORMALIZE[1] in module flt_round_bit is either unconnected or has no load
WARNING: [Synth 8-7129] Port FIXED_POINT in module flt_round_bit is either unconnected or has no load
WARNING: [Synth 8-7129] Port FIX_MANT_SIGN in module flt_round_bit is either unconnected or has no load
WARNING: [Synth 8-7129] Port SIGN in module flt_round_bit is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_10_viv__parameterized55 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_10_viv__parameterized55 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_10_viv__parameterized55 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_10_viv__parameterized55 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_10_viv__parameterized55 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_10_viv__parameterized67 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_10_viv__parameterized67 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_10_viv__parameterized67 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_10_viv__parameterized67 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_10_viv__parameterized67 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_10_viv__parameterized63 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_10_viv__parameterized63 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_10_viv__parameterized63 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_10_viv__parameterized63 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_10_viv__parameterized63 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_10_viv__parameterized101 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_10_viv__parameterized101 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_10_viv__parameterized101 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_10_viv__parameterized101 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_10_viv__parameterized101 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_10_viv__parameterized61 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_10_viv__parameterized61 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_10_viv__parameterized61 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_10_viv__parameterized61 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_10_viv__parameterized61 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_10_viv__parameterized59 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_10_viv__parameterized59 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_10_viv__parameterized59 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_10_viv__parameterized59 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_10_viv__parameterized59 is either unconnected or has no load
WARNING: [Synth 8-7129] Port EXP_OUT[10] in module renorm_and_round_logic__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port EXP_OUT[9] in module renorm_and_round_logic__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port EXP_OUT[8] in module renorm_and_round_logic__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port EXP_OUT[7] in module renorm_and_round_logic__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port EXP_OUT[6] in module renorm_and_round_logic__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port EXP_OUT[5] in module renorm_and_round_logic__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port EXP_OUT[4] in module renorm_and_round_logic__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port EXP_OUT[3] in module renorm_and_round_logic__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port EXP_OUT[2] in module renorm_and_round_logic__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port EXP_OUT[1] in module renorm_and_round_logic__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port EXP_OUT[0] in module renorm_and_round_logic__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port EXP_INC_IN in module renorm_and_round_logic__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_10_viv__parameterized77 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_10_viv__parameterized77 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_10_viv__parameterized77 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_10_viv__parameterized77 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_10_viv__parameterized77 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_10_viv__parameterized440 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_10_viv__parameterized440 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_10_viv__parameterized440 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_10_viv__parameterized438 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_10_viv__parameterized438 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_10_viv__parameterized438 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_10_viv__parameterized13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_10_viv__parameterized13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_10_viv__parameterized13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_10_viv__parameterized13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_10_viv__parameterized13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[63] in module special_detect__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_10_viv__parameterized436 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_10_viv__parameterized436 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_10_viv__parameterized436 is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:02:36 ; elapsed = 00:02:51 . Memory (MB): peak = 5689.055 ; gain = 4904.918
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:02:37 ; elapsed = 00:02:52 . Memory (MB): peak = 5689.055 ; gain = 4904.918
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:02:37 ; elapsed = 00:02:52 . Memory (MB): peak = 5689.055 ; gain = 4904.918
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:51 ; elapsed = 00:00:52 . Memory (MB): peak = 9590.828 ; gain = 638.980
INFO: [Netlist 29-17] Analyzing 14431 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/constraints/SABR_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [c:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/constraints/SABR_ooc.xdc] for cell 'inst'
Parsing XDC File [C:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.042 . Memory (MB): peak = 38855.777 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 17 instances were transformed.
  FDE => FDRE: 17 instances

INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:23:54 ; elapsed = 00:26:34 . Memory (MB): peak = 38855.777 ; gain = 38071.641
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7s15cpga196-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:23:54 ; elapsed = 00:26:34 . Memory (MB): peak = 38855.777 ; gain = 38071.641
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  C:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:23:54 ; elapsed = 00:26:34 . Memory (MB): peak = 38855.777 ; gain = 38071.641
---------------------------------------------------------------------------------
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-802] inferred FSM for state register 'wstate_reg' in module 'SABR_control_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'rstate_reg' in module 'SABR_control_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'SABR_gmem_m_axi_reg_slice'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'SABR_gmem_m_axi_reg_slice__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'SABR_gmem_m_axi_reg_slice__parameterized1'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'SABR_gmem_m_axi_reg_slice__parameterized2'
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0001 |                               11
*
                  WRIDLE |                             0010 |                               00
                  WRDATA |                             0100 |                               01
                  WRRESP |                             1000 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wstate_reg' using encoding 'one-hot' in module 'SABR_control_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                               10
*
                  RDIDLE |                              010 |                               00
                  RDDATA |                              100 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rstate_reg' using encoding 'one-hot' in module 'SABR_control_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'SABR_gmem_m_axi_reg_slice'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'SABR_gmem_m_axi_reg_slice__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'SABR_gmem_m_axi_reg_slice__parameterized1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'SABR_gmem_m_axi_reg_slice__parameterized2'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:24:43 ; elapsed = 00:27:26 . Memory (MB): peak = 38855.777 ; gain = 38071.641
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'flt_add_logic:/ALIGN_BLK/SUB_DELAY' (delay__parameterized1) to 'flt_add_logic:/ALIGN_BLK/SUBTRACT_PREADD_DEL'
INFO: [Synth 8-223] decloning instance 'flt_add_logic:/NORM/ROUND/EXTRA_LSB_BIT_DEL' (delay__parameterized1) to 'flt_add_logic:/NORM/ROUND/EXTRA_LSB_RND1_DEL'
INFO: [Synth 8-223] decloning instance 'flt_add_logic:/NORM/ROUND/EXP_INC_DELAY' (delay__parameterized1) to 'flt_add_logic:/NORM/ROUND/EXP_INC_RND1_DELAY'
INFO: [Synth 8-223] decloning instance 'SABR_dadd_64ns_64ns_64_6_full_dsp_1:/SABR_dadd_64ns_64ns_64_6_full_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized1) to 'SABR_dadd_64ns_64ns_64_6_full_dsp_1:/SABR_dadd_64ns_64ns_64_6_full_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'SABR_dadd_64ns_64ns_64_6_full_dsp_1:/SABR_dadd_64ns_64ns_64_6_full_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized1) to 'SABR_dadd_64ns_64ns_64_6_full_dsp_1:/SABR_dadd_64ns_64ns_64_6_full_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'SABR_dmul_64ns_64ns_64_6_max_dsp_1:/SABR_dmul_64ns_64ns_64_6_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/EXTRA_LSB_BIT_DEL' (delay__parameterized1) to 'SABR_dmul_64ns_64ns_64_6_max_dsp_1:/SABR_dmul_64ns_64ns_64_6_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/EXTRA_LSB_RND1_DEL'
INFO: [Synth 8-223] decloning instance 'SABR_dmul_64ns_64ns_64_6_max_dsp_1:/SABR_dmul_64ns_64ns_64_6_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/EXP_INC_DELAY' (delay__parameterized1) to 'SABR_dmul_64ns_64ns_64_6_max_dsp_1:/SABR_dmul_64ns_64ns_64_6_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/EXP_INC_RND1_DELAY'
INFO: [Synth 8-223] decloning instance 'SABR_dmul_64ns_64ns_64_6_max_dsp_1:/SABR_dmul_64ns_64ns_64_6_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/EXP_IN_DELAY.EXP_IN_DEL' (delay__parameterized50) to 'SABR_dmul_64ns_64ns_64_6_max_dsp_1:/SABR_dmul_64ns_64ns_64_6_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/EXP_RND2_DELAY.EXP_RND_DEL'
INFO: [Synth 8-223] decloning instance 'SABR_dmul_64ns_64ns_64_6_max_dsp_1:/SABR_dmul_64ns_64ns_64_6_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/EXP_IN_DELAY.EXP_OFF_OP_DEL' (delay__parameterized50) to 'SABR_dmul_64ns_64ns_64_6_max_dsp_1:/SABR_dmul_64ns_64ns_64_6_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/EXP_RND2_DELAY.EXP_OFF_RND_DEL'
INFO: [Synth 8-223] decloning instance 'SABR_dmul_64ns_64ns_64_6_max_dsp_1:/SABR_dmul_64ns_64ns_64_6_max_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized1) to 'SABR_dmul_64ns_64ns_64_6_max_dsp_1:/SABR_dmul_64ns_64ns_64_6_max_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'SABR_dmul_64ns_64ns_64_6_max_dsp_1:/SABR_dmul_64ns_64ns_64_6_max_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized1) to 'SABR_dmul_64ns_64ns_64_6_max_dsp_1:/SABR_dmul_64ns_64ns_64_6_max_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/dexp_64ns_64ns_64_18_full_dsp_1_U66/SABR_dexp_64ns_64ns_64_18_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[0].i_sign_delay' (delay__parameterized1) to 'inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/dexp_64ns_64ns_64_18_full_dsp_1_U66/SABR_dexp_64ns_64ns_64_18_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[1].i_sign_delay'
INFO: [Synth 8-223] decloning instance 'inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/dexp_64ns_64ns_64_18_full_dsp_1_U66/SABR_dexp_64ns_64ns_64_18_full_dsp_1_ip_u/inst/i_synth/DELAY_INVALID_OP' (delay__parameterized1) to 'inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/dexp_64ns_64ns_64_18_full_dsp_1_U66/SABR_dexp_64ns_64ns_64_18_full_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO'
INFO: [Synth 8-223] decloning instance 'inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/dexp_64ns_64ns_64_18_full_dsp_1_U66/SABR_dexp_64ns_64ns_64_18_full_dsp_1_ip_u/inst/i_synth/DELAY_INVALID_OP' (delay__parameterized1) to 'inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/dexp_64ns_64ns_64_18_full_dsp_1_U66/SABR_dexp_64ns_64ns_64_18_full_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/dexp_64ns_64ns_64_18_full_dsp_1_U66/SABR_dexp_64ns_64ns_64_18_full_dsp_1_ip_u/inst/i_synth/DELAY_INVALID_OP' (delay__parameterized1) to 'inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/dexp_64ns_64ns_64_18_full_dsp_1_U66/SABR_dexp_64ns_64ns_64_18_full_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/dadddsub_64ns_64ns_64_6_full_dsp_1_U81/SABR_dadddsub_64ns_64ns_64_6_full_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized1) to 'inst/dadddsub_64ns_64ns_64_6_full_dsp_1_U81/SABR_dadddsub_64ns_64ns_64_6_full_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/dadddsub_64ns_64ns_64_6_full_dsp_1_U81/SABR_dadddsub_64ns_64ns_64_6_full_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized1) to 'inst/dadddsub_64ns_64ns_64_6_full_dsp_1_U81/SABR_dadddsub_64ns_64ns_64_6_full_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/ddiv_64ns_64ns_64_31_no_dsp_1_U84/SABR_ddiv_64ns_64ns_64_31_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/ROUND/EXTRA_LSB_BIT_DEL' (delay__parameterized1) to 'inst/ddiv_64ns_64ns_64_31_no_dsp_1_U84/SABR_ddiv_64ns_64ns_64_31_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/ROUND/EXTRA_LSB_RND1_DEL'
INFO: [Synth 8-223] decloning instance 'inst/ddiv_64ns_64ns_64_31_no_dsp_1_U84/SABR_ddiv_64ns_64ns_64_31_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/ROUND/EXP_INC_DELAY' (delay__parameterized1) to 'inst/ddiv_64ns_64ns_64_31_no_dsp_1_U84/SABR_ddiv_64ns_64ns_64_31_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/ROUND/EXP_INC_RND1_DELAY'
INFO: [Synth 8-223] decloning instance 'inst/ddiv_64ns_64ns_64_31_no_dsp_1_U84/SABR_ddiv_64ns_64ns_64_31_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/ROUND/EXP_IN_DELAY.EXP_IN_DEL' (delay__parameterized50) to 'inst/ddiv_64ns_64ns_64_31_no_dsp_1_U84/SABR_ddiv_64ns_64ns_64_31_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/ROUND/EXP_RND2_DELAY.EXP_RND_DEL'
INFO: [Synth 8-223] decloning instance 'inst/ddiv_64ns_64ns_64_31_no_dsp_1_U84/SABR_ddiv_64ns_64ns_64_31_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/ROUND/EXP_IN_DELAY.EXP_OFF_OP_DEL' (delay__parameterized50) to 'inst/ddiv_64ns_64ns_64_31_no_dsp_1_U84/SABR_ddiv_64ns_64ns_64_31_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/ROUND/EXP_RND2_DELAY.EXP_OFF_RND_DEL'
INFO: [Synth 8-223] decloning instance 'inst/ddiv_64ns_64ns_64_31_no_dsp_1_U84/SABR_ddiv_64ns_64ns_64_31_no_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_OVERFLOW' (delay__parameterized1) to 'inst/ddiv_64ns_64ns_64_31_no_dsp_1_U84/SABR_ddiv_64ns_64ns_64_31_no_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'SABR_dsqrt_64ns_64ns_64_57_no_dsp_1:/SABR_dsqrt_64ns_64ns_64_57_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.ROUND/EXTRA_LSB_BIT_DEL' (delay__parameterized1) to 'SABR_dsqrt_64ns_64ns_64_57_no_dsp_1:/SABR_dsqrt_64ns_64ns_64_57_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.ROUND/EXTRA_LSB_RND1_DEL'
INFO: [Synth 8-223] decloning instance 'SABR_dsqrt_64ns_64ns_64_57_no_dsp_1:/SABR_dsqrt_64ns_64ns_64_57_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.ROUND/EXP_INC_DELAY' (delay__parameterized1) to 'SABR_dsqrt_64ns_64ns_64_57_no_dsp_1:/SABR_dsqrt_64ns_64ns_64_57_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.ROUND/EXP_INC_RND1_DELAY'
INFO: [Synth 8-223] decloning instance 'SABR_dsqrt_64ns_64ns_64_57_no_dsp_1:/SABR_dsqrt_64ns_64ns_64_57_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.ROUND/EXP_IN_DELAY.EXP_IN_DEL' (delay__parameterized50) to 'SABR_dsqrt_64ns_64ns_64_57_no_dsp_1:/SABR_dsqrt_64ns_64ns_64_57_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.ROUND/EXP_RND2_DELAY.EXP_RND_DEL'
INFO: [Synth 8-223] decloning instance 'SABR_dsqrt_64ns_64ns_64_57_no_dsp_1:/SABR_dsqrt_64ns_64ns_64_57_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.ROUND/EXP_IN_DELAY.EXP_OFF_OP_DEL' (delay__parameterized50) to 'SABR_dsqrt_64ns_64ns_64_57_no_dsp_1:/SABR_dsqrt_64ns_64ns_64_57_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.ROUND/EXP_RND2_DELAY.EXP_OFF_RND_DEL'
INFO: [Synth 8-223] decloning instance 'SABR_dsqrt_64ns_64ns_64_57_no_dsp_1:/SABR_dsqrt_64ns_64ns_64_57_no_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized1) to 'SABR_dsqrt_64ns_64ns_64_57_no_dsp_1:/SABR_dsqrt_64ns_64ns_64_57_no_dsp_1_ip_u/inst/i_synth/DELAY_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'SABR_dsqrt_64ns_64ns_64_57_no_dsp_1:/SABR_dsqrt_64ns_64ns_64_57_no_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized1) to 'SABR_dsqrt_64ns_64ns_64_57_no_dsp_1:/SABR_dsqrt_64ns_64ns_64_57_no_dsp_1_ip_u/inst/i_synth/DELAY_UNDERFLOW'
INFO: [Synth 8-223] decloning instance 'SABR_dsqrt_64ns_64ns_64_57_no_dsp_1:/SABR_dsqrt_64ns_64ns_64_57_no_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized1) to 'SABR_dsqrt_64ns_64ns_64_57_no_dsp_1:/SABR_dsqrt_64ns_64ns_64_57_no_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'SABR_dsqrt_64ns_64ns_64_57_no_dsp_1:/SABR_dsqrt_64ns_64ns_64_57_no_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized1) to 'SABR_dsqrt_64ns_64ns_64_57_no_dsp_1:/SABR_dsqrt_64ns_64ns_64_57_no_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 20 (col length:20)
BRAMs: 20 (col length: RAMB18 20 RAMB36 10)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-4471] merging register 'exp_Z2P_m_1_reg_3643_pp0_iter70_reg_reg[43:0]' into 'mul_49ns_44ns_93_3_0_U10/din1_reg_reg[43:0]' [c:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/4423/hdl/verilog/SABR_pow_generic_double_s.v:2135]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_15ns_19s_31_4_0_U25/SABR_mac_muladd_16s_15ns_19s_31_4_0_DSP48_0_U/p_reg_reg' and it is trimmed from '44' to '31' bits. [c:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/4423/hdl/verilog/SABR_mac_muladd_16s_15ns_19s_31_4_0.v:44]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_15ns_19s_31_4_0_U25/SABR_mac_muladd_16s_15ns_19s_31_4_0_DSP48_0_U/m_reg_reg' and it is trimmed from '43' to '31' bits. [c:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/4423/hdl/verilog/SABR_mac_muladd_16s_15ns_19s_31_4_0.v:36]
INFO: [Synth 8-12192] Not enough pipeline registers after wide multiplier. Pipeline registers present is 4. Recommended levels of pipeline registers is 5. [c:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/4423/hdl/verilog/SABR_mul_12s_80ns_90_5_0.v:58]
INFO: [Synth 8-12192] Not enough pipeline registers after wide multiplier. Pipeline registers present is 3. Recommended levels of pipeline registers is 15. [c:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/4423/hdl/verilog/SABR_mul_78s_54s_131_5_0.v:59]
INFO: [Synth 8-12192] Not enough pipeline registers after wide multiplier. Pipeline registers present is 3. Recommended levels of pipeline registers is 4. [c:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/4423/hdl/verilog/SABR_mul_13s_71s_71_5_0.v:59]
INFO: [Synth 8-12192] Not enough pipeline registers after wide multiplier. Pipeline registers present is 1. Recommended levels of pipeline registers is 6. [c:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/4423/hdl/verilog/SABR_mul_43ns_36ns_79_2_0.v:47]
INFO: [Synth 8-12192] Not enough pipeline registers after wide multiplier. Pipeline registers present is 1. Recommended levels of pipeline registers is 9. [c:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/4423/hdl/verilog/SABR_mul_49ns_44ns_93_3_0.v:52]
WARNING: [Synth 8-6014] Unused sequential element mul_12s_80ns_90_5_0_U6/buff0_reg was removed.  [c:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/4423/hdl/verilog/SABR_mul_12s_80ns_90_5_0.v:67]
WARNING: [Synth 8-6014] Unused sequential element mul_12s_80ns_90_5_0_U6/buff0_reg was removed.  [c:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/4423/hdl/verilog/SABR_mul_12s_80ns_90_5_0.v:67]
WARNING: [Synth 8-6014] Unused sequential element mul_13s_71s_71_5_0_U7/buff0_reg was removed.  [c:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/4423/hdl/verilog/SABR_mul_13s_71s_71_5_0.v:67]
DSP Report: Generating DSP mul_12s_80ns_90_5_0_U6/buff0_reg, operation Mode is: (A2*B'')'.
DSP Report: register b_exp_2_reg_3237_reg is absorbed into DSP mul_12s_80ns_90_5_0_U6/buff0_reg.
DSP Report: register mul_12s_80ns_90_5_0_U6/din0_reg_reg is absorbed into DSP mul_12s_80ns_90_5_0_U6/buff0_reg.
DSP Report: register mul_12s_80ns_90_5_0_U6/buff0_reg is absorbed into DSP mul_12s_80ns_90_5_0_U6/buff0_reg.
DSP Report: register mul_12s_80ns_90_5_0_U6/buff0_reg is absorbed into DSP mul_12s_80ns_90_5_0_U6/buff0_reg.
DSP Report: operator mul_12s_80ns_90_5_0_U6/tmp_product is absorbed into DSP mul_12s_80ns_90_5_0_U6/buff0_reg.
DSP Report: operator mul_12s_80ns_90_5_0_U6/tmp_product is absorbed into DSP mul_12s_80ns_90_5_0_U6/buff0_reg.
DSP Report: Generating DSP mul_12s_80ns_90_5_0_U6/buff1_reg, operation Mode is: (PCIN>>17)+(A2*B'')'.
DSP Report: register b_exp_2_reg_3237_reg is absorbed into DSP mul_12s_80ns_90_5_0_U6/buff1_reg.
DSP Report: register mul_12s_80ns_90_5_0_U6/buff1_reg is absorbed into DSP mul_12s_80ns_90_5_0_U6/buff1_reg.
DSP Report: register mul_12s_80ns_90_5_0_U6/din0_reg_reg is absorbed into DSP mul_12s_80ns_90_5_0_U6/buff1_reg.
DSP Report: register mul_12s_80ns_90_5_0_U6/buff1_reg is absorbed into DSP mul_12s_80ns_90_5_0_U6/buff1_reg.
DSP Report: register mul_12s_80ns_90_5_0_U6/buff0_reg is absorbed into DSP mul_12s_80ns_90_5_0_U6/buff1_reg.
DSP Report: operator mul_12s_80ns_90_5_0_U6/tmp_product is absorbed into DSP mul_12s_80ns_90_5_0_U6/buff1_reg.
DSP Report: operator mul_12s_80ns_90_5_0_U6/tmp_product is absorbed into DSP mul_12s_80ns_90_5_0_U6/buff1_reg.
DSP Report: Generating DSP mul_12s_80ns_90_5_0_U6/tmp_product, operation Mode is: (PCIN>>17)+(A''*BCIN'')'.
DSP Report: register mul_12s_80ns_90_5_0_U6/tmp_product is absorbed into DSP mul_12s_80ns_90_5_0_U6/tmp_product.
DSP Report: register mul_12s_80ns_90_5_0_U6/buff0_reg is absorbed into DSP mul_12s_80ns_90_5_0_U6/tmp_product.
DSP Report: register mul_12s_80ns_90_5_0_U6/din0_reg_reg is absorbed into DSP mul_12s_80ns_90_5_0_U6/tmp_product.
DSP Report: register mul_12s_80ns_90_5_0_U6/buff0_reg is absorbed into DSP mul_12s_80ns_90_5_0_U6/tmp_product.
DSP Report: register mul_12s_80ns_90_5_0_U6/buff1_reg is absorbed into DSP mul_12s_80ns_90_5_0_U6/tmp_product.
DSP Report: operator mul_12s_80ns_90_5_0_U6/tmp_product is absorbed into DSP mul_12s_80ns_90_5_0_U6/tmp_product.
DSP Report: operator mul_12s_80ns_90_5_0_U6/tmp_product is absorbed into DSP mul_12s_80ns_90_5_0_U6/tmp_product.
DSP Report: Generating DSP mul_12s_80ns_90_5_0_U6/buff2_reg, operation Mode is: (PCIN>>17)+(A''*BCIN)'.
DSP Report: register mul_12s_80ns_90_5_0_U6/buff2_reg is absorbed into DSP mul_12s_80ns_90_5_0_U6/buff2_reg.
DSP Report: register mul_12s_80ns_90_5_0_U6/buff0_reg is absorbed into DSP mul_12s_80ns_90_5_0_U6/buff2_reg.
DSP Report: register mul_12s_80ns_90_5_0_U6/buff2_reg is absorbed into DSP mul_12s_80ns_90_5_0_U6/buff2_reg.
DSP Report: register mul_12s_80ns_90_5_0_U6/buff1_reg is absorbed into DSP mul_12s_80ns_90_5_0_U6/buff2_reg.
DSP Report: operator mul_12s_80ns_90_5_0_U6/tmp_product is absorbed into DSP mul_12s_80ns_90_5_0_U6/buff2_reg.
DSP Report: operator mul_12s_80ns_90_5_0_U6/tmp_product is absorbed into DSP mul_12s_80ns_90_5_0_U6/buff2_reg.
DSP Report: Generating DSP Elog2_reg_3343_reg, operation Mode is: (PCIN>>17)+(A''*B'')'.
DSP Report: register mul_12s_80ns_90_5_0_U6/buff0_reg is absorbed into DSP Elog2_reg_3343_reg.
DSP Report: register mul_12s_80ns_90_5_0_U6/buff1_reg is absorbed into DSP Elog2_reg_3343_reg.
DSP Report: register mul_12s_80ns_90_5_0_U6/buff0_reg is absorbed into DSP Elog2_reg_3343_reg.
DSP Report: register mul_12s_80ns_90_5_0_U6/buff1_reg is absorbed into DSP Elog2_reg_3343_reg.
DSP Report: register Elog2_reg_3343_reg is absorbed into DSP Elog2_reg_3343_reg.
DSP Report: register mul_12s_80ns_90_5_0_U6/buff2_reg is absorbed into DSP Elog2_reg_3343_reg.
DSP Report: operator mul_12s_80ns_90_5_0_U6/tmp_product is absorbed into DSP Elog2_reg_3343_reg.
DSP Report: operator mul_12s_80ns_90_5_0_U6/tmp_product is absorbed into DSP Elog2_reg_3343_reg.
DSP Report: Generating DSP mul_78s_54s_131_5_0_U15/buff0_reg, operation Mode is: (A2*B'')'.
DSP Report: register mul_78s_54s_131_5_0_U15/buff0_reg is absorbed into DSP mul_78s_54s_131_5_0_U15/buff0_reg.
DSP Report: register mul_78s_54s_131_5_0_U15/buff0_reg is absorbed into DSP mul_78s_54s_131_5_0_U15/buff0_reg.
DSP Report: register mul_78s_54s_131_5_0_U15/buff0_reg is absorbed into DSP mul_78s_54s_131_5_0_U15/buff0_reg.
DSP Report: register mul_78s_54s_131_5_0_U15/buff0_reg is absorbed into DSP mul_78s_54s_131_5_0_U15/buff0_reg.
DSP Report: operator mul_78s_54s_131_5_0_U15/tmp_product is absorbed into DSP mul_78s_54s_131_5_0_U15/buff0_reg.
DSP Report: operator mul_78s_54s_131_5_0_U15/tmp_product is absorbed into DSP mul_78s_54s_131_5_0_U15/buff0_reg.
DSP Report: Generating DSP mul_78s_54s_131_5_0_U15/tmp_product, operation Mode is: PCIN+(A2*B'')'.
DSP Report: register mul_78s_54s_131_5_0_U15/tmp_product is absorbed into DSP mul_78s_54s_131_5_0_U15/tmp_product.
DSP Report: register mul_78s_54s_131_5_0_U15/tmp_product is absorbed into DSP mul_78s_54s_131_5_0_U15/tmp_product.
DSP Report: register mul_78s_54s_131_5_0_U15/tmp_product is absorbed into DSP mul_78s_54s_131_5_0_U15/tmp_product.
DSP Report: register mul_78s_54s_131_5_0_U15/buff0_reg is absorbed into DSP mul_78s_54s_131_5_0_U15/tmp_product.
DSP Report: operator mul_78s_54s_131_5_0_U15/tmp_product is absorbed into DSP mul_78s_54s_131_5_0_U15/tmp_product.
DSP Report: operator mul_78s_54s_131_5_0_U15/tmp_product is absorbed into DSP mul_78s_54s_131_5_0_U15/tmp_product.
DSP Report: Generating DSP mul_78s_54s_131_5_0_U15/buff1_reg, operation Mode is: (PCIN>>17)+(A2*B'')'.
DSP Report: register mul_78s_54s_131_5_0_U15/buff1_reg is absorbed into DSP mul_78s_54s_131_5_0_U15/buff1_reg.
DSP Report: register mul_78s_54s_131_5_0_U15/buff1_reg is absorbed into DSP mul_78s_54s_131_5_0_U15/buff1_reg.
DSP Report: register mul_78s_54s_131_5_0_U15/buff1_reg is absorbed into DSP mul_78s_54s_131_5_0_U15/buff1_reg.
DSP Report: register mul_78s_54s_131_5_0_U15/buff1_reg is absorbed into DSP mul_78s_54s_131_5_0_U15/buff1_reg.
DSP Report: register mul_78s_54s_131_5_0_U15/buff0_reg is absorbed into DSP mul_78s_54s_131_5_0_U15/buff1_reg.
DSP Report: operator mul_78s_54s_131_5_0_U15/tmp_product is absorbed into DSP mul_78s_54s_131_5_0_U15/buff1_reg.
DSP Report: operator mul_78s_54s_131_5_0_U15/tmp_product is absorbed into DSP mul_78s_54s_131_5_0_U15/buff1_reg.
DSP Report: Generating DSP mul_78s_54s_131_5_0_U15/buff0_reg, operation Mode is: (A2*B'')'.
DSP Report: register mul_78s_54s_131_5_0_U15/buff0_reg is absorbed into DSP mul_78s_54s_131_5_0_U15/buff0_reg.
DSP Report: register mul_78s_54s_131_5_0_U15/buff0_reg is absorbed into DSP mul_78s_54s_131_5_0_U15/buff0_reg.
DSP Report: register mul_78s_54s_131_5_0_U15/buff0_reg is absorbed into DSP mul_78s_54s_131_5_0_U15/buff0_reg.
DSP Report: register mul_78s_54s_131_5_0_U15/buff0_reg is absorbed into DSP mul_78s_54s_131_5_0_U15/buff0_reg.
DSP Report: operator mul_78s_54s_131_5_0_U15/tmp_product is absorbed into DSP mul_78s_54s_131_5_0_U15/buff0_reg.
DSP Report: operator mul_78s_54s_131_5_0_U15/tmp_product is absorbed into DSP mul_78s_54s_131_5_0_U15/buff0_reg.
DSP Report: Generating DSP mul_78s_54s_131_5_0_U15/tmp_product, operation Mode is: PCIN+(A''*B2)'.
DSP Report: register mul_78s_54s_131_5_0_U15/tmp_product is absorbed into DSP mul_78s_54s_131_5_0_U15/tmp_product.
DSP Report: register mul_78s_54s_131_5_0_U15/tmp_product is absorbed into DSP mul_78s_54s_131_5_0_U15/tmp_product.
DSP Report: register mul_78s_54s_131_5_0_U15/tmp_product is absorbed into DSP mul_78s_54s_131_5_0_U15/tmp_product.
DSP Report: register mul_78s_54s_131_5_0_U15/buff0_reg is absorbed into DSP mul_78s_54s_131_5_0_U15/tmp_product.
DSP Report: operator mul_78s_54s_131_5_0_U15/tmp_product is absorbed into DSP mul_78s_54s_131_5_0_U15/tmp_product.
DSP Report: operator mul_78s_54s_131_5_0_U15/tmp_product is absorbed into DSP mul_78s_54s_131_5_0_U15/tmp_product.
DSP Report: Generating DSP mul_78s_54s_131_5_0_U15/buff1_reg, operation Mode is: (PCIN+(A2*B'')')'.
DSP Report: register mul_78s_54s_131_5_0_U15/buff1_reg is absorbed into DSP mul_78s_54s_131_5_0_U15/buff1_reg.
DSP Report: register mul_78s_54s_131_5_0_U15/buff1_reg is absorbed into DSP mul_78s_54s_131_5_0_U15/buff1_reg.
DSP Report: register mul_78s_54s_131_5_0_U15/buff1_reg is absorbed into DSP mul_78s_54s_131_5_0_U15/buff1_reg.
DSP Report: register mul_78s_54s_131_5_0_U15/buff1_reg is absorbed into DSP mul_78s_54s_131_5_0_U15/buff1_reg.
DSP Report: register mul_78s_54s_131_5_0_U15/buff0_reg is absorbed into DSP mul_78s_54s_131_5_0_U15/buff1_reg.
DSP Report: operator mul_78s_54s_131_5_0_U15/tmp_product is absorbed into DSP mul_78s_54s_131_5_0_U15/buff1_reg.
DSP Report: operator mul_78s_54s_131_5_0_U15/tmp_product is absorbed into DSP mul_78s_54s_131_5_0_U15/buff1_reg.
DSP Report: Generating DSP mul_78s_54s_131_5_0_U15/buff0_reg, operation Mode is: (A2*B'')'.
DSP Report: register mul_78s_54s_131_5_0_U15/buff0_reg is absorbed into DSP mul_78s_54s_131_5_0_U15/buff0_reg.
DSP Report: register mul_78s_54s_131_5_0_U15/buff0_reg is absorbed into DSP mul_78s_54s_131_5_0_U15/buff0_reg.
DSP Report: register mul_78s_54s_131_5_0_U15/buff0_reg is absorbed into DSP mul_78s_54s_131_5_0_U15/buff0_reg.
DSP Report: register mul_78s_54s_131_5_0_U15/buff0_reg is absorbed into DSP mul_78s_54s_131_5_0_U15/buff0_reg.
DSP Report: operator mul_78s_54s_131_5_0_U15/tmp_product is absorbed into DSP mul_78s_54s_131_5_0_U15/buff0_reg.
DSP Report: operator mul_78s_54s_131_5_0_U15/tmp_product is absorbed into DSP mul_78s_54s_131_5_0_U15/buff0_reg.
DSP Report: Generating DSP mul_78s_54s_131_5_0_U15/tmp_product, operation Mode is: PCIN+(A''*B2)'.
DSP Report: register mul_78s_54s_131_5_0_U15/tmp_product is absorbed into DSP mul_78s_54s_131_5_0_U15/tmp_product.
DSP Report: register mul_78s_54s_131_5_0_U15/tmp_product is absorbed into DSP mul_78s_54s_131_5_0_U15/tmp_product.
DSP Report: register mul_78s_54s_131_5_0_U15/tmp_product is absorbed into DSP mul_78s_54s_131_5_0_U15/tmp_product.
DSP Report: register mul_78s_54s_131_5_0_U15/buff0_reg is absorbed into DSP mul_78s_54s_131_5_0_U15/tmp_product.
DSP Report: operator mul_78s_54s_131_5_0_U15/tmp_product is absorbed into DSP mul_78s_54s_131_5_0_U15/tmp_product.
DSP Report: operator mul_78s_54s_131_5_0_U15/tmp_product is absorbed into DSP mul_78s_54s_131_5_0_U15/tmp_product.
DSP Report: Generating DSP mul_78s_54s_131_5_0_U15/buff1_reg, operation Mode is: (PCIN+(A''*B2)')'.
DSP Report: register mul_78s_54s_131_5_0_U15/buff1_reg is absorbed into DSP mul_78s_54s_131_5_0_U15/buff1_reg.
DSP Report: register mul_78s_54s_131_5_0_U15/buff1_reg is absorbed into DSP mul_78s_54s_131_5_0_U15/buff1_reg.
DSP Report: register mul_78s_54s_131_5_0_U15/buff1_reg is absorbed into DSP mul_78s_54s_131_5_0_U15/buff1_reg.
DSP Report: register mul_78s_54s_131_5_0_U15/buff1_reg is absorbed into DSP mul_78s_54s_131_5_0_U15/buff1_reg.
DSP Report: register mul_78s_54s_131_5_0_U15/buff0_reg is absorbed into DSP mul_78s_54s_131_5_0_U15/buff1_reg.
DSP Report: operator mul_78s_54s_131_5_0_U15/tmp_product is absorbed into DSP mul_78s_54s_131_5_0_U15/buff1_reg.
DSP Report: operator mul_78s_54s_131_5_0_U15/tmp_product is absorbed into DSP mul_78s_54s_131_5_0_U15/buff1_reg.
DSP Report: Generating DSP mul_78s_54s_131_5_0_U15/buff0_reg, operation Mode is: (A2*B'')'.
DSP Report: register mul_78s_54s_131_5_0_U15/buff0_reg is absorbed into DSP mul_78s_54s_131_5_0_U15/buff0_reg.
DSP Report: register mul_78s_54s_131_5_0_U15/buff0_reg is absorbed into DSP mul_78s_54s_131_5_0_U15/buff0_reg.
DSP Report: register mul_78s_54s_131_5_0_U15/buff0_reg is absorbed into DSP mul_78s_54s_131_5_0_U15/buff0_reg.
DSP Report: register mul_78s_54s_131_5_0_U15/buff0_reg is absorbed into DSP mul_78s_54s_131_5_0_U15/buff0_reg.
DSP Report: operator mul_78s_54s_131_5_0_U15/tmp_product is absorbed into DSP mul_78s_54s_131_5_0_U15/buff0_reg.
DSP Report: operator mul_78s_54s_131_5_0_U15/tmp_product is absorbed into DSP mul_78s_54s_131_5_0_U15/buff0_reg.
DSP Report: Generating DSP mul_78s_54s_131_5_0_U15/tmp_product, operation Mode is: PCIN+(A''*B2)'.
DSP Report: register mul_78s_54s_131_5_0_U15/tmp_product is absorbed into DSP mul_78s_54s_131_5_0_U15/tmp_product.
DSP Report: register mul_78s_54s_131_5_0_U15/tmp_product is absorbed into DSP mul_78s_54s_131_5_0_U15/tmp_product.
DSP Report: register mul_78s_54s_131_5_0_U15/tmp_product is absorbed into DSP mul_78s_54s_131_5_0_U15/tmp_product.
DSP Report: register mul_78s_54s_131_5_0_U15/buff0_reg is absorbed into DSP mul_78s_54s_131_5_0_U15/tmp_product.
DSP Report: operator mul_78s_54s_131_5_0_U15/tmp_product is absorbed into DSP mul_78s_54s_131_5_0_U15/tmp_product.
DSP Report: operator mul_78s_54s_131_5_0_U15/tmp_product is absorbed into DSP mul_78s_54s_131_5_0_U15/tmp_product.
DSP Report: Generating DSP mul_78s_54s_131_5_0_U15/buff1_reg, operation Mode is: (PCIN+(A''*B2)')'.
DSP Report: register mul_78s_54s_131_5_0_U15/buff1_reg is absorbed into DSP mul_78s_54s_131_5_0_U15/buff1_reg.
DSP Report: register mul_78s_54s_131_5_0_U15/buff1_reg is absorbed into DSP mul_78s_54s_131_5_0_U15/buff1_reg.
DSP Report: register mul_78s_54s_131_5_0_U15/buff1_reg is absorbed into DSP mul_78s_54s_131_5_0_U15/buff1_reg.
DSP Report: register mul_78s_54s_131_5_0_U15/buff1_reg is absorbed into DSP mul_78s_54s_131_5_0_U15/buff1_reg.
DSP Report: register mul_78s_54s_131_5_0_U15/buff0_reg is absorbed into DSP mul_78s_54s_131_5_0_U15/buff1_reg.
DSP Report: operator mul_78s_54s_131_5_0_U15/tmp_product is absorbed into DSP mul_78s_54s_131_5_0_U15/buff1_reg.
DSP Report: operator mul_78s_54s_131_5_0_U15/tmp_product is absorbed into DSP mul_78s_54s_131_5_0_U15/buff1_reg.
DSP Report: Generating DSP mul_78s_54s_131_5_0_U15/buff0_reg, operation Mode is: (A''*B2)'.
DSP Report: register mul_78s_54s_131_5_0_U15/buff0_reg is absorbed into DSP mul_78s_54s_131_5_0_U15/buff0_reg.
DSP Report: register mul_78s_54s_131_5_0_U15/buff0_reg is absorbed into DSP mul_78s_54s_131_5_0_U15/buff0_reg.
DSP Report: register mul_78s_54s_131_5_0_U15/buff0_reg is absorbed into DSP mul_78s_54s_131_5_0_U15/buff0_reg.
DSP Report: register mul_78s_54s_131_5_0_U15/buff0_reg is absorbed into DSP mul_78s_54s_131_5_0_U15/buff0_reg.
DSP Report: operator mul_78s_54s_131_5_0_U15/tmp_product is absorbed into DSP mul_78s_54s_131_5_0_U15/buff0_reg.
DSP Report: operator mul_78s_54s_131_5_0_U15/tmp_product is absorbed into DSP mul_78s_54s_131_5_0_U15/buff0_reg.
DSP Report: Generating DSP mul_78s_54s_131_5_0_U15/tmp_product, operation Mode is: (PCIN>>17)+(A''*B2)'.
DSP Report: register mul_78s_54s_131_5_0_U15/tmp_product is absorbed into DSP mul_78s_54s_131_5_0_U15/tmp_product.
DSP Report: register mul_78s_54s_131_5_0_U15/tmp_product is absorbed into DSP mul_78s_54s_131_5_0_U15/tmp_product.
DSP Report: register mul_78s_54s_131_5_0_U15/tmp_product is absorbed into DSP mul_78s_54s_131_5_0_U15/tmp_product.
DSP Report: register mul_78s_54s_131_5_0_U15/buff0_reg is absorbed into DSP mul_78s_54s_131_5_0_U15/tmp_product.
DSP Report: operator mul_78s_54s_131_5_0_U15/tmp_product is absorbed into DSP mul_78s_54s_131_5_0_U15/tmp_product.
DSP Report: operator mul_78s_54s_131_5_0_U15/tmp_product is absorbed into DSP mul_78s_54s_131_5_0_U15/tmp_product.
DSP Report: Generating DSP mul_78s_54s_131_5_0_U15/buff1_reg, operation Mode is: (PCIN+(A''*B2)')'.
DSP Report: register mul_78s_54s_131_5_0_U15/buff1_reg is absorbed into DSP mul_78s_54s_131_5_0_U15/buff1_reg.
DSP Report: register mul_78s_54s_131_5_0_U15/buff1_reg is absorbed into DSP mul_78s_54s_131_5_0_U15/buff1_reg.
DSP Report: register mul_78s_54s_131_5_0_U15/buff1_reg is absorbed into DSP mul_78s_54s_131_5_0_U15/buff1_reg.
DSP Report: register mul_78s_54s_131_5_0_U15/buff1_reg is absorbed into DSP mul_78s_54s_131_5_0_U15/buff1_reg.
DSP Report: register mul_78s_54s_131_5_0_U15/buff0_reg is absorbed into DSP mul_78s_54s_131_5_0_U15/buff1_reg.
DSP Report: operator mul_78s_54s_131_5_0_U15/tmp_product is absorbed into DSP mul_78s_54s_131_5_0_U15/buff1_reg.
DSP Report: operator mul_78s_54s_131_5_0_U15/tmp_product is absorbed into DSP mul_78s_54s_131_5_0_U15/buff1_reg.
DSP Report: Generating DSP mac_muladd_16s_15ns_19s_31_4_0_U25/SABR_mac_muladd_16s_15ns_19s_31_4_0_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A2*(B:0x5c55)')')'.
DSP Report: register mac_muladd_16s_15ns_19s_31_4_0_U25/SABR_mac_muladd_16s_15ns_19s_31_4_0_DSP48_0_U/b_reg_reg is absorbed into DSP mac_muladd_16s_15ns_19s_31_4_0_U25/SABR_mac_muladd_16s_15ns_19s_31_4_0_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_15ns_19s_31_4_0_U25/SABR_mac_muladd_16s_15ns_19s_31_4_0_DSP48_0_U/a_reg_reg is absorbed into DSP mac_muladd_16s_15ns_19s_31_4_0_U25/SABR_mac_muladd_16s_15ns_19s_31_4_0_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_15ns_19s_31_4_0_U25/SABR_mac_muladd_16s_15ns_19s_31_4_0_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_15ns_19s_31_4_0_U25/SABR_mac_muladd_16s_15ns_19s_31_4_0_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_15ns_19s_31_4_0_U25/SABR_mac_muladd_16s_15ns_19s_31_4_0_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_16s_15ns_19s_31_4_0_U25/SABR_mac_muladd_16s_15ns_19s_31_4_0_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_15ns_19s_31_4_0_U25/SABR_mac_muladd_16s_15ns_19s_31_4_0_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15ns_19s_31_4_0_U25/SABR_mac_muladd_16s_15ns_19s_31_4_0_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_15ns_19s_31_4_0_U25/SABR_mac_muladd_16s_15ns_19s_31_4_0_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15ns_19s_31_4_0_U25/SABR_mac_muladd_16s_15ns_19s_31_4_0_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_13s_71s_71_5_0_U7/buff0_reg, operation Mode is: (A2*B'')'.
DSP Report: register r_exp_reg_3558_reg is absorbed into DSP mul_13s_71s_71_5_0_U7/buff0_reg.
DSP Report: register mul_13s_71s_71_5_0_U7/din0_reg_reg is absorbed into DSP mul_13s_71s_71_5_0_U7/buff0_reg.
DSP Report: register mul_13s_71s_71_5_0_U7/buff0_reg is absorbed into DSP mul_13s_71s_71_5_0_U7/buff0_reg.
DSP Report: register mul_13s_71s_71_5_0_U7/buff0_reg is absorbed into DSP mul_13s_71s_71_5_0_U7/buff0_reg.
DSP Report: operator mul_13s_71s_71_5_0_U7/tmp_product is absorbed into DSP mul_13s_71s_71_5_0_U7/buff0_reg.
DSP Report: operator mul_13s_71s_71_5_0_U7/tmp_product is absorbed into DSP mul_13s_71s_71_5_0_U7/buff0_reg.
DSP Report: Generating DSP mul_13s_71s_71_5_0_U7/buff1_reg, operation Mode is: (PCIN>>17)+(A2*B'')'.
DSP Report: register r_exp_reg_3558_reg is absorbed into DSP mul_13s_71s_71_5_0_U7/buff1_reg.
DSP Report: register mul_13s_71s_71_5_0_U7/buff1_reg is absorbed into DSP mul_13s_71s_71_5_0_U7/buff1_reg.
DSP Report: register mul_13s_71s_71_5_0_U7/din0_reg_reg is absorbed into DSP mul_13s_71s_71_5_0_U7/buff1_reg.
DSP Report: register mul_13s_71s_71_5_0_U7/buff1_reg is absorbed into DSP mul_13s_71s_71_5_0_U7/buff1_reg.
DSP Report: register mul_13s_71s_71_5_0_U7/buff0_reg is absorbed into DSP mul_13s_71s_71_5_0_U7/buff1_reg.
DSP Report: operator mul_13s_71s_71_5_0_U7/tmp_product is absorbed into DSP mul_13s_71s_71_5_0_U7/buff1_reg.
DSP Report: operator mul_13s_71s_71_5_0_U7/tmp_product is absorbed into DSP mul_13s_71s_71_5_0_U7/buff1_reg.
DSP Report: Generating DSP mul_13s_71s_71_5_0_U7/tmp_product, operation Mode is: (PCIN>>17)+(A''*B'')'.
DSP Report: register mul_13s_71s_71_5_0_U7/din0_reg_reg is absorbed into DSP mul_13s_71s_71_5_0_U7/tmp_product.
DSP Report: register mul_13s_71s_71_5_0_U7/tmp_product is absorbed into DSP mul_13s_71s_71_5_0_U7/tmp_product.
DSP Report: register mul_13s_71s_71_5_0_U7/buff0_reg is absorbed into DSP mul_13s_71s_71_5_0_U7/tmp_product.
DSP Report: register mul_13s_71s_71_5_0_U7/buff0_reg is absorbed into DSP mul_13s_71s_71_5_0_U7/tmp_product.
DSP Report: register mul_13s_71s_71_5_0_U7/buff1_reg is absorbed into DSP mul_13s_71s_71_5_0_U7/tmp_product.
DSP Report: operator mul_13s_71s_71_5_0_U7/tmp_product is absorbed into DSP mul_13s_71s_71_5_0_U7/tmp_product.
DSP Report: operator mul_13s_71s_71_5_0_U7/tmp_product is absorbed into DSP mul_13s_71s_71_5_0_U7/tmp_product.
DSP Report: Generating DSP mul_13s_71s_71_5_0_U7/buff2_reg, operation Mode is: (PCIN>>17)+(A''*BCIN)'.
DSP Report: register mul_13s_71s_71_5_0_U7/buff2_reg is absorbed into DSP mul_13s_71s_71_5_0_U7/buff2_reg.
DSP Report: register mul_13s_71s_71_5_0_U7/buff0_reg is absorbed into DSP mul_13s_71s_71_5_0_U7/buff2_reg.
DSP Report: register mul_13s_71s_71_5_0_U7/buff2_reg is absorbed into DSP mul_13s_71s_71_5_0_U7/buff2_reg.
DSP Report: register mul_13s_71s_71_5_0_U7/buff1_reg is absorbed into DSP mul_13s_71s_71_5_0_U7/buff2_reg.
DSP Report: operator mul_13s_71s_71_5_0_U7/tmp_product is absorbed into DSP mul_13s_71s_71_5_0_U7/buff2_reg.
DSP Report: operator mul_13s_71s_71_5_0_U7/tmp_product is absorbed into DSP mul_13s_71s_71_5_0_U7/buff2_reg.
DSP Report: Generating DSP mul_43ns_36ns_79_2_0_U9/tmp_product, operation Mode is: A2*B''.
DSP Report: register mul_43ns_36ns_79_2_0_U9/tmp_product is absorbed into DSP mul_43ns_36ns_79_2_0_U9/tmp_product.
DSP Report: register mul_43ns_36ns_79_2_0_U9/tmp_product is absorbed into DSP mul_43ns_36ns_79_2_0_U9/tmp_product.
DSP Report: register mul_43ns_36ns_79_2_0_U9/tmp_product is absorbed into DSP mul_43ns_36ns_79_2_0_U9/tmp_product.
DSP Report: operator mul_43ns_36ns_79_2_0_U9/tmp_product is absorbed into DSP mul_43ns_36ns_79_2_0_U9/tmp_product.
DSP Report: operator mul_43ns_36ns_79_2_0_U9/tmp_product is absorbed into DSP mul_43ns_36ns_79_2_0_U9/tmp_product.
DSP Report: Generating DSP mul_43ns_36ns_79_2_0_U9/buff0_reg, operation Mode is: (PCIN>>17)+A2*B''.
DSP Report: register mul_43ns_36ns_79_2_0_U9/buff0_reg is absorbed into DSP mul_43ns_36ns_79_2_0_U9/buff0_reg.
DSP Report: register mul_43ns_36ns_79_2_0_U9/buff0_reg is absorbed into DSP mul_43ns_36ns_79_2_0_U9/buff0_reg.
DSP Report: register exp_Z4_m_1_reg_3607_reg is absorbed into DSP mul_43ns_36ns_79_2_0_U9/buff0_reg.
DSP Report: register mul_43ns_36ns_79_2_0_U9/buff0_reg is absorbed into DSP mul_43ns_36ns_79_2_0_U9/buff0_reg.
DSP Report: operator mul_43ns_36ns_79_2_0_U9/tmp_product is absorbed into DSP mul_43ns_36ns_79_2_0_U9/buff0_reg.
DSP Report: operator mul_43ns_36ns_79_2_0_U9/tmp_product is absorbed into DSP mul_43ns_36ns_79_2_0_U9/buff0_reg.
DSP Report: Generating DSP mul_43ns_36ns_79_2_0_U9/tmp_product, operation Mode is: A2*B2.
DSP Report: register mul_43ns_36ns_79_2_0_U9/tmp_product is absorbed into DSP mul_43ns_36ns_79_2_0_U9/tmp_product.
DSP Report: register mul_43ns_36ns_79_2_0_U9/tmp_product is absorbed into DSP mul_43ns_36ns_79_2_0_U9/tmp_product.
DSP Report: operator mul_43ns_36ns_79_2_0_U9/tmp_product is absorbed into DSP mul_43ns_36ns_79_2_0_U9/tmp_product.
DSP Report: operator mul_43ns_36ns_79_2_0_U9/tmp_product is absorbed into DSP mul_43ns_36ns_79_2_0_U9/tmp_product.
DSP Report: Generating DSP mul_43ns_36ns_79_2_0_U9/buff0_reg, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register mul_43ns_36ns_79_2_0_U9/buff0_reg is absorbed into DSP mul_43ns_36ns_79_2_0_U9/buff0_reg.
DSP Report: register exp_Z4_m_1_reg_3607_reg is absorbed into DSP mul_43ns_36ns_79_2_0_U9/buff0_reg.
DSP Report: register mul_43ns_36ns_79_2_0_U9/buff0_reg is absorbed into DSP mul_43ns_36ns_79_2_0_U9/buff0_reg.
DSP Report: operator mul_43ns_36ns_79_2_0_U9/tmp_product is absorbed into DSP mul_43ns_36ns_79_2_0_U9/buff0_reg.
DSP Report: operator mul_43ns_36ns_79_2_0_U9/tmp_product is absorbed into DSP mul_43ns_36ns_79_2_0_U9/buff0_reg.
DSP Report: Generating DSP mul_43ns_36ns_79_2_0_U9/tmp_product, operation Mode is: A2*B2.
DSP Report: register mul_43ns_36ns_79_2_0_U9/tmp_product is absorbed into DSP mul_43ns_36ns_79_2_0_U9/tmp_product.
DSP Report: register mul_43ns_36ns_79_2_0_U9/tmp_product is absorbed into DSP mul_43ns_36ns_79_2_0_U9/tmp_product.
DSP Report: operator mul_43ns_36ns_79_2_0_U9/tmp_product is absorbed into DSP mul_43ns_36ns_79_2_0_U9/tmp_product.
DSP Report: operator mul_43ns_36ns_79_2_0_U9/tmp_product is absorbed into DSP mul_43ns_36ns_79_2_0_U9/tmp_product.
DSP Report: Generating DSP mul_43ns_36ns_79_2_0_U9/buff0_reg, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register mul_43ns_36ns_79_2_0_U9/buff0_reg is absorbed into DSP mul_43ns_36ns_79_2_0_U9/buff0_reg.
DSP Report: register exp_Z4_m_1_reg_3607_reg is absorbed into DSP mul_43ns_36ns_79_2_0_U9/buff0_reg.
DSP Report: register mul_43ns_36ns_79_2_0_U9/buff0_reg is absorbed into DSP mul_43ns_36ns_79_2_0_U9/buff0_reg.
DSP Report: operator mul_43ns_36ns_79_2_0_U9/tmp_product is absorbed into DSP mul_43ns_36ns_79_2_0_U9/buff0_reg.
DSP Report: operator mul_43ns_36ns_79_2_0_U9/tmp_product is absorbed into DSP mul_43ns_36ns_79_2_0_U9/buff0_reg.
DSP Report: Generating DSP mul_49ns_44ns_93_3_0_U10/tmp_product, operation Mode is: A''*B''.
DSP Report: register mul_49ns_44ns_93_3_0_U10/tmp_product is absorbed into DSP mul_49ns_44ns_93_3_0_U10/tmp_product.
DSP Report: register mul_49ns_44ns_93_3_0_U10/tmp_product is absorbed into DSP mul_49ns_44ns_93_3_0_U10/tmp_product.
DSP Report: register mul_49ns_44ns_93_3_0_U10/tmp_product is absorbed into DSP mul_49ns_44ns_93_3_0_U10/tmp_product.
DSP Report: register mul_49ns_44ns_93_3_0_U10/tmp_product is absorbed into DSP mul_49ns_44ns_93_3_0_U10/tmp_product.
DSP Report: operator mul_49ns_44ns_93_3_0_U10/tmp_product is absorbed into DSP mul_49ns_44ns_93_3_0_U10/tmp_product.
DSP Report: operator mul_49ns_44ns_93_3_0_U10/tmp_product is absorbed into DSP mul_49ns_44ns_93_3_0_U10/tmp_product.
DSP Report: Generating DSP mul_49ns_44ns_93_3_0_U10/tmp_product, operation Mode is: PCIN+A''*B''.
DSP Report: register mul_49ns_44ns_93_3_0_U10/tmp_product is absorbed into DSP mul_49ns_44ns_93_3_0_U10/tmp_product.
DSP Report: register mul_49ns_44ns_93_3_0_U10/tmp_product is absorbed into DSP mul_49ns_44ns_93_3_0_U10/tmp_product.
DSP Report: register mul_49ns_44ns_93_3_0_U10/tmp_product is absorbed into DSP mul_49ns_44ns_93_3_0_U10/tmp_product.
DSP Report: register mul_49ns_44ns_93_3_0_U10/tmp_product is absorbed into DSP mul_49ns_44ns_93_3_0_U10/tmp_product.
DSP Report: operator mul_49ns_44ns_93_3_0_U10/tmp_product is absorbed into DSP mul_49ns_44ns_93_3_0_U10/tmp_product.
DSP Report: operator mul_49ns_44ns_93_3_0_U10/tmp_product is absorbed into DSP mul_49ns_44ns_93_3_0_U10/tmp_product.
DSP Report: Generating DSP mul_49ns_44ns_93_3_0_U10/buff0_reg, operation Mode is: (PCIN>>17)+A''*B''.
DSP Report: register mul_49ns_44ns_93_3_0_U10/buff0_reg is absorbed into DSP mul_49ns_44ns_93_3_0_U10/buff0_reg.
DSP Report: register mul_49ns_44ns_93_3_0_U10/buff0_reg is absorbed into DSP mul_49ns_44ns_93_3_0_U10/buff0_reg.
DSP Report: register mul_49ns_44ns_93_3_0_U10/buff0_reg is absorbed into DSP mul_49ns_44ns_93_3_0_U10/buff0_reg.
DSP Report: register mul_49ns_44ns_93_3_0_U10/buff0_reg is absorbed into DSP mul_49ns_44ns_93_3_0_U10/buff0_reg.
DSP Report: register mul_49ns_44ns_93_3_0_U10/buff0_reg is absorbed into DSP mul_49ns_44ns_93_3_0_U10/buff0_reg.
DSP Report: operator mul_49ns_44ns_93_3_0_U10/tmp_product is absorbed into DSP mul_49ns_44ns_93_3_0_U10/buff0_reg.
DSP Report: operator mul_49ns_44ns_93_3_0_U10/tmp_product is absorbed into DSP mul_49ns_44ns_93_3_0_U10/buff0_reg.
DSP Report: Generating DSP mul_49ns_44ns_93_3_0_U10/tmp_product, operation Mode is: A''*B''.
DSP Report: register mul_49ns_44ns_93_3_0_U10/tmp_product is absorbed into DSP mul_49ns_44ns_93_3_0_U10/tmp_product.
DSP Report: register mul_49ns_44ns_93_3_0_U10/tmp_product is absorbed into DSP mul_49ns_44ns_93_3_0_U10/tmp_product.
DSP Report: register mul_49ns_44ns_93_3_0_U10/tmp_product is absorbed into DSP mul_49ns_44ns_93_3_0_U10/tmp_product.
DSP Report: register mul_49ns_44ns_93_3_0_U10/tmp_product is absorbed into DSP mul_49ns_44ns_93_3_0_U10/tmp_product.
DSP Report: operator mul_49ns_44ns_93_3_0_U10/tmp_product is absorbed into DSP mul_49ns_44ns_93_3_0_U10/tmp_product.
DSP Report: operator mul_49ns_44ns_93_3_0_U10/tmp_product is absorbed into DSP mul_49ns_44ns_93_3_0_U10/tmp_product.
DSP Report: Generating DSP mul_49ns_44ns_93_3_0_U10/tmp_product, operation Mode is: PCIN+A''*B''.
DSP Report: register mul_49ns_44ns_93_3_0_U10/tmp_product is absorbed into DSP mul_49ns_44ns_93_3_0_U10/tmp_product.
DSP Report: register mul_49ns_44ns_93_3_0_U10/tmp_product is absorbed into DSP mul_49ns_44ns_93_3_0_U10/tmp_product.
DSP Report: register mul_49ns_44ns_93_3_0_U10/tmp_product is absorbed into DSP mul_49ns_44ns_93_3_0_U10/tmp_product.
DSP Report: register mul_49ns_44ns_93_3_0_U10/tmp_product is absorbed into DSP mul_49ns_44ns_93_3_0_U10/tmp_product.
DSP Report: operator mul_49ns_44ns_93_3_0_U10/tmp_product is absorbed into DSP mul_49ns_44ns_93_3_0_U10/tmp_product.
DSP Report: operator mul_49ns_44ns_93_3_0_U10/tmp_product is absorbed into DSP mul_49ns_44ns_93_3_0_U10/tmp_product.
DSP Report: Generating DSP mul_49ns_44ns_93_3_0_U10/buff0_reg, operation Mode is: (PCIN+A''*B'')'.
DSP Report: register mul_49ns_44ns_93_3_0_U10/buff0_reg is absorbed into DSP mul_49ns_44ns_93_3_0_U10/buff0_reg.
DSP Report: register mul_49ns_44ns_93_3_0_U10/buff0_reg is absorbed into DSP mul_49ns_44ns_93_3_0_U10/buff0_reg.
DSP Report: register mul_49ns_44ns_93_3_0_U10/buff0_reg is absorbed into DSP mul_49ns_44ns_93_3_0_U10/buff0_reg.
DSP Report: register mul_49ns_44ns_93_3_0_U10/buff0_reg is absorbed into DSP mul_49ns_44ns_93_3_0_U10/buff0_reg.
DSP Report: register mul_49ns_44ns_93_3_0_U10/buff0_reg is absorbed into DSP mul_49ns_44ns_93_3_0_U10/buff0_reg.
DSP Report: operator mul_49ns_44ns_93_3_0_U10/tmp_product is absorbed into DSP mul_49ns_44ns_93_3_0_U10/buff0_reg.
DSP Report: operator mul_49ns_44ns_93_3_0_U10/tmp_product is absorbed into DSP mul_49ns_44ns_93_3_0_U10/buff0_reg.
DSP Report: Generating DSP mul_49ns_44ns_93_3_0_U10/tmp_product, operation Mode is: A''*B''.
DSP Report: register mul_49ns_44ns_93_3_0_U10/tmp_product is absorbed into DSP mul_49ns_44ns_93_3_0_U10/tmp_product.
DSP Report: register mul_49ns_44ns_93_3_0_U10/tmp_product is absorbed into DSP mul_49ns_44ns_93_3_0_U10/tmp_product.
DSP Report: register mul_49ns_44ns_93_3_0_U10/tmp_product is absorbed into DSP mul_49ns_44ns_93_3_0_U10/tmp_product.
DSP Report: register mul_49ns_44ns_93_3_0_U10/tmp_product is absorbed into DSP mul_49ns_44ns_93_3_0_U10/tmp_product.
DSP Report: operator mul_49ns_44ns_93_3_0_U10/tmp_product is absorbed into DSP mul_49ns_44ns_93_3_0_U10/tmp_product.
DSP Report: operator mul_49ns_44ns_93_3_0_U10/tmp_product is absorbed into DSP mul_49ns_44ns_93_3_0_U10/tmp_product.
DSP Report: Generating DSP mul_49ns_44ns_93_3_0_U10/tmp_product, operation Mode is: (PCIN>>17)+A''*B''.
DSP Report: register mul_49ns_44ns_93_3_0_U10/tmp_product is absorbed into DSP mul_49ns_44ns_93_3_0_U10/tmp_product.
DSP Report: register mul_49ns_44ns_93_3_0_U10/tmp_product is absorbed into DSP mul_49ns_44ns_93_3_0_U10/tmp_product.
DSP Report: register mul_49ns_44ns_93_3_0_U10/tmp_product is absorbed into DSP mul_49ns_44ns_93_3_0_U10/tmp_product.
DSP Report: register mul_49ns_44ns_93_3_0_U10/tmp_product is absorbed into DSP mul_49ns_44ns_93_3_0_U10/tmp_product.
DSP Report: operator mul_49ns_44ns_93_3_0_U10/tmp_product is absorbed into DSP mul_49ns_44ns_93_3_0_U10/tmp_product.
DSP Report: operator mul_49ns_44ns_93_3_0_U10/tmp_product is absorbed into DSP mul_49ns_44ns_93_3_0_U10/tmp_product.
DSP Report: Generating DSP mul_49ns_44ns_93_3_0_U10/buff0_reg, operation Mode is: (PCIN+A''*B'')'.
DSP Report: register mul_49ns_44ns_93_3_0_U10/buff0_reg is absorbed into DSP mul_49ns_44ns_93_3_0_U10/buff0_reg.
DSP Report: register mul_49ns_44ns_93_3_0_U10/buff0_reg is absorbed into DSP mul_49ns_44ns_93_3_0_U10/buff0_reg.
DSP Report: register mul_49ns_44ns_93_3_0_U10/buff0_reg is absorbed into DSP mul_49ns_44ns_93_3_0_U10/buff0_reg.
DSP Report: register mul_49ns_44ns_93_3_0_U10/buff0_reg is absorbed into DSP mul_49ns_44ns_93_3_0_U10/buff0_reg.
DSP Report: register mul_49ns_44ns_93_3_0_U10/buff0_reg is absorbed into DSP mul_49ns_44ns_93_3_0_U10/buff0_reg.
DSP Report: operator mul_49ns_44ns_93_3_0_U10/tmp_product is absorbed into DSP mul_49ns_44ns_93_3_0_U10/buff0_reg.
DSP Report: operator mul_49ns_44ns_93_3_0_U10/tmp_product is absorbed into DSP mul_49ns_44ns_93_3_0_U10/buff0_reg.
INFO: [Synth 8-3886] merging instance 'es_exp_reg_3358_reg[0]' (FDE) to 'zext_ln486_1_reg_3363_reg[0]'
INFO: [Synth 8-3886] merging instance 'es_exp_reg_3358_reg[1]' (FDE) to 'zext_ln486_1_reg_3363_reg[1]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array_U/\q0_reg[95] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\mul_12s_80ns_90_5_0_U6/din1_reg_reg[78] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mul_12s_80ns_90_5_0_U6/din1_reg_reg[79] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\exp_Z3_m_1_reg_3618_pp0_iter68_reg_reg[34] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\z3_reg_3068_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array_U/\q0_reg[80] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array_U/\q0_reg[85] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\logn_3_reg_3302_reg[85] )
INFO: [Synth 8-4471] merging register 'mul_71ns_4ns_75_5_0_U20/din1_reg_reg[3:0]' into 'a_reg_2984_pp0_iter5_reg_reg[3:0]' [c:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/4423/hdl/verilog/SABR_mul_71ns_4ns_75_5_0.v:56]
INFO: [Synth 8-4471] merging register 'mul_73ns_6ns_79_5_0_U13/din1_reg_reg[5:0]' into 'a_1_reg_3026_pp0_iter11_reg_reg[5:0]' [c:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/4423/hdl/verilog/SABR_mul_73ns_6ns_79_5_0.v:56]
INFO: [Synth 8-4471] merging register 'mul_73ns_6ns_79_5_0_U13/din0_reg_reg[72:0]' into 'z2_reg_3020_pp0_iter11_reg_reg[72:0]' [c:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/4423/hdl/verilog/SABR_mul_73ns_6ns_79_5_0.v:56]
INFO: [Synth 8-12192] Not enough pipeline registers after wide multiplier. Pipeline registers present is 1. Recommended levels of pipeline registers is 3. [c:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/4423/hdl/verilog/SABR_mul_54s_6ns_54_3_0.v:54]
WARNING: [Synth 8-6014] Unused sequential element mul_71ns_4ns_75_5_0_U20/buff0_reg was removed.  [c:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/4423/hdl/verilog/SABR_mul_71ns_4ns_75_5_0.v:67]
WARNING: [Synth 8-6014] Unused sequential element mul_73ns_6ns_79_5_0_U13/buff0_reg was removed.  [c:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/4423/hdl/verilog/SABR_mul_73ns_6ns_79_5_0.v:67]
WARNING: [Synth 8-6014] Unused sequential element mul_71ns_4ns_75_5_0_U20/buff0_reg was removed.  [c:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/4423/hdl/verilog/SABR_mul_71ns_4ns_75_5_0.v:67]
WARNING: [Synth 8-6014] Unused sequential element mul_71ns_4ns_75_5_0_U20/buff1_reg was removed.  [c:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/4423/hdl/verilog/SABR_mul_71ns_4ns_75_5_0.v:73]
WARNING: [Synth 8-6014] Unused sequential element mul_73ns_6ns_79_5_0_U13/buff0_reg was removed.  [c:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/4423/hdl/verilog/SABR_mul_73ns_6ns_79_5_0.v:67]
WARNING: [Synth 8-6014] Unused sequential element mul_73ns_6ns_79_5_0_U13/buff1_reg was removed.  [c:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/4423/hdl/verilog/SABR_mul_73ns_6ns_79_5_0.v:73]
DSP Report: Generating DSP mul_54s_6ns_54_3_0_U12/buff0_reg, operation Mode is: (A2*B'')'.
DSP Report: register mul_54s_6ns_54_3_0_U12/buff0_reg is absorbed into DSP mul_54s_6ns_54_3_0_U12/buff0_reg.
DSP Report: register mul_54s_6ns_54_3_0_U12/buff0_reg is absorbed into DSP mul_54s_6ns_54_3_0_U12/buff0_reg.
DSP Report: register mul_54s_6ns_54_3_0_U12/buff0_reg is absorbed into DSP mul_54s_6ns_54_3_0_U12/buff0_reg.
DSP Report: register mul_54s_6ns_54_3_0_U12/buff0_reg is absorbed into DSP mul_54s_6ns_54_3_0_U12/buff0_reg.
DSP Report: operator mul_54s_6ns_54_3_0_U12/tmp_product is absorbed into DSP mul_54s_6ns_54_3_0_U12/buff0_reg.
DSP Report: operator mul_54s_6ns_54_3_0_U12/tmp_product is absorbed into DSP mul_54s_6ns_54_3_0_U12/buff0_reg.
DSP Report: Generating DSP mul_54s_6ns_54_3_0_U12/tmp_product, operation Mode is: A2*B''.
DSP Report: register mul_54s_6ns_54_3_0_U12/tmp_product is absorbed into DSP mul_54s_6ns_54_3_0_U12/tmp_product.
DSP Report: register mul_54s_6ns_54_3_0_U12/tmp_product is absorbed into DSP mul_54s_6ns_54_3_0_U12/tmp_product.
DSP Report: register mul_54s_6ns_54_3_0_U12/tmp_product is absorbed into DSP mul_54s_6ns_54_3_0_U12/tmp_product.
DSP Report: operator mul_54s_6ns_54_3_0_U12/tmp_product is absorbed into DSP mul_54s_6ns_54_3_0_U12/tmp_product.
DSP Report: operator mul_54s_6ns_54_3_0_U12/tmp_product is absorbed into DSP mul_54s_6ns_54_3_0_U12/tmp_product.
DSP Report: Generating DSP mul_54s_6ns_54_3_0_U12/buff0_reg, operation Mode is: (PCIN>>17)+A2*B''.
DSP Report: register mul_54s_6ns_54_3_0_U12/buff0_reg is absorbed into DSP mul_54s_6ns_54_3_0_U12/buff0_reg.
DSP Report: register mul_54s_6ns_54_3_0_U12/buff0_reg is absorbed into DSP mul_54s_6ns_54_3_0_U12/buff0_reg.
DSP Report: register mul_54s_6ns_54_3_0_U12/buff0_reg is absorbed into DSP mul_54s_6ns_54_3_0_U12/buff0_reg.
DSP Report: register mul_54s_6ns_54_3_0_U12/buff0_reg is absorbed into DSP mul_54s_6ns_54_3_0_U12/buff0_reg.
DSP Report: operator mul_54s_6ns_54_3_0_U12/tmp_product is absorbed into DSP mul_54s_6ns_54_3_0_U12/buff0_reg.
DSP Report: operator mul_54s_6ns_54_3_0_U12/tmp_product is absorbed into DSP mul_54s_6ns_54_3_0_U12/buff0_reg.
DSP Report: Generating DSP mul_71ns_4ns_75_5_0_U20/buff0_reg, operation Mode is: (A2*B'')'.
DSP Report: register mul_71ns_4ns_75_5_0_U20/buff0_reg is absorbed into DSP mul_71ns_4ns_75_5_0_U20/buff0_reg.
DSP Report: register mul_71ns_4ns_75_5_0_U20/buff0_reg is absorbed into DSP mul_71ns_4ns_75_5_0_U20/buff0_reg.
DSP Report: register mul_71ns_4ns_75_5_0_U20/buff0_reg is absorbed into DSP mul_71ns_4ns_75_5_0_U20/buff0_reg.
DSP Report: register mul_71ns_4ns_75_5_0_U20/buff0_reg is absorbed into DSP mul_71ns_4ns_75_5_0_U20/buff0_reg.
DSP Report: operator mul_71ns_4ns_75_5_0_U20/tmp_product is absorbed into DSP mul_71ns_4ns_75_5_0_U20/buff0_reg.
DSP Report: operator mul_71ns_4ns_75_5_0_U20/tmp_product is absorbed into DSP mul_71ns_4ns_75_5_0_U20/buff0_reg.
DSP Report: Generating DSP mul_71ns_4ns_75_5_0_U20/buff1_reg, operation Mode is: (PCIN>>17)+(A''*B'')'.
DSP Report: register mul_71ns_4ns_75_5_0_U20/buff1_reg is absorbed into DSP mul_71ns_4ns_75_5_0_U20/buff1_reg.
DSP Report: register mul_71ns_4ns_75_5_0_U20/buff1_reg is absorbed into DSP mul_71ns_4ns_75_5_0_U20/buff1_reg.
DSP Report: register mul_71ns_4ns_75_5_0_U20/buff1_reg is absorbed into DSP mul_71ns_4ns_75_5_0_U20/buff1_reg.
DSP Report: register mul_71ns_4ns_75_5_0_U20/buff1_reg is absorbed into DSP mul_71ns_4ns_75_5_0_U20/buff1_reg.
DSP Report: register mul_71ns_4ns_75_5_0_U20/buff1_reg is absorbed into DSP mul_71ns_4ns_75_5_0_U20/buff1_reg.
DSP Report: register mul_71ns_4ns_75_5_0_U20/buff0_reg is absorbed into DSP mul_71ns_4ns_75_5_0_U20/buff1_reg.
DSP Report: operator mul_71ns_4ns_75_5_0_U20/tmp_product is absorbed into DSP mul_71ns_4ns_75_5_0_U20/buff1_reg.
DSP Report: operator mul_71ns_4ns_75_5_0_U20/tmp_product is absorbed into DSP mul_71ns_4ns_75_5_0_U20/buff1_reg.
DSP Report: Generating DSP mul_71ns_4ns_75_5_0_U20/buff2_reg, operation Mode is: (PCIN>>17)+(A''*B'')'.
DSP Report: register mul_71ns_4ns_75_5_0_U20/buff2_reg is absorbed into DSP mul_71ns_4ns_75_5_0_U20/buff2_reg.
DSP Report: register mul_71ns_4ns_75_5_0_U20/buff2_reg is absorbed into DSP mul_71ns_4ns_75_5_0_U20/buff2_reg.
DSP Report: register mul_71ns_4ns_75_5_0_U20/buff2_reg is absorbed into DSP mul_71ns_4ns_75_5_0_U20/buff2_reg.
DSP Report: register mul_71ns_4ns_75_5_0_U20/buff0_reg is absorbed into DSP mul_71ns_4ns_75_5_0_U20/buff2_reg.
DSP Report: register mul_71ns_4ns_75_5_0_U20/buff2_reg is absorbed into DSP mul_71ns_4ns_75_5_0_U20/buff2_reg.
DSP Report: register mul_71ns_4ns_75_5_0_U20/buff1_reg is absorbed into DSP mul_71ns_4ns_75_5_0_U20/buff2_reg.
DSP Report: operator mul_71ns_4ns_75_5_0_U20/tmp_product is absorbed into DSP mul_71ns_4ns_75_5_0_U20/buff2_reg.
DSP Report: operator mul_71ns_4ns_75_5_0_U20/tmp_product is absorbed into DSP mul_71ns_4ns_75_5_0_U20/buff2_reg.
DSP Report: Generating DSP mul_ln44_reg_3015_reg, operation Mode is: (PCIN>>17)+(A''*B'')'.
DSP Report: register mul_ln44_reg_3015_reg is absorbed into DSP mul_ln44_reg_3015_reg.
DSP Report: register mul_ln44_reg_3015_reg is absorbed into DSP mul_ln44_reg_3015_reg.
DSP Report: register mul_71ns_4ns_75_5_0_U20/buff0_reg is absorbed into DSP mul_ln44_reg_3015_reg.
DSP Report: register mul_71ns_4ns_75_5_0_U20/buff1_reg is absorbed into DSP mul_ln44_reg_3015_reg.
DSP Report: register mul_ln44_reg_3015_reg is absorbed into DSP mul_ln44_reg_3015_reg.
DSP Report: register mul_71ns_4ns_75_5_0_U20/buff2_reg is absorbed into DSP mul_ln44_reg_3015_reg.
DSP Report: operator mul_71ns_4ns_75_5_0_U20/tmp_product is absorbed into DSP mul_ln44_reg_3015_reg.
DSP Report: operator mul_71ns_4ns_75_5_0_U20/tmp_product is absorbed into DSP mul_ln44_reg_3015_reg.
DSP Report: Generating DSP mul_73ns_6ns_79_5_0_U13/buff0_reg, operation Mode is: (A''*B'')'.
DSP Report: register mul_73ns_6ns_79_5_0_U13/buff0_reg is absorbed into DSP mul_73ns_6ns_79_5_0_U13/buff0_reg.
DSP Report: register mul_73ns_6ns_79_5_0_U13/buff0_reg is absorbed into DSP mul_73ns_6ns_79_5_0_U13/buff0_reg.
DSP Report: register mul_73ns_6ns_79_5_0_U13/buff0_reg is absorbed into DSP mul_73ns_6ns_79_5_0_U13/buff0_reg.
DSP Report: register mul_73ns_6ns_79_5_0_U13/buff0_reg is absorbed into DSP mul_73ns_6ns_79_5_0_U13/buff0_reg.
DSP Report: register mul_73ns_6ns_79_5_0_U13/buff0_reg is absorbed into DSP mul_73ns_6ns_79_5_0_U13/buff0_reg.
DSP Report: operator mul_73ns_6ns_79_5_0_U13/tmp_product is absorbed into DSP mul_73ns_6ns_79_5_0_U13/buff0_reg.
DSP Report: operator mul_73ns_6ns_79_5_0_U13/tmp_product is absorbed into DSP mul_73ns_6ns_79_5_0_U13/buff0_reg.
DSP Report: Generating DSP mul_73ns_6ns_79_5_0_U13/buff1_reg, operation Mode is: (PCIN>>17)+(A''*B'')'.
DSP Report: register mul_73ns_6ns_79_5_0_U13/buff1_reg is absorbed into DSP mul_73ns_6ns_79_5_0_U13/buff1_reg.
DSP Report: register mul_73ns_6ns_79_5_0_U13/buff1_reg is absorbed into DSP mul_73ns_6ns_79_5_0_U13/buff1_reg.
DSP Report: register mul_73ns_6ns_79_5_0_U13/buff1_reg is absorbed into DSP mul_73ns_6ns_79_5_0_U13/buff1_reg.
DSP Report: register mul_73ns_6ns_79_5_0_U13/buff1_reg is absorbed into DSP mul_73ns_6ns_79_5_0_U13/buff1_reg.
DSP Report: register mul_73ns_6ns_79_5_0_U13/buff1_reg is absorbed into DSP mul_73ns_6ns_79_5_0_U13/buff1_reg.
DSP Report: register mul_73ns_6ns_79_5_0_U13/buff0_reg is absorbed into DSP mul_73ns_6ns_79_5_0_U13/buff1_reg.
DSP Report: operator mul_73ns_6ns_79_5_0_U13/tmp_product is absorbed into DSP mul_73ns_6ns_79_5_0_U13/buff1_reg.
DSP Report: operator mul_73ns_6ns_79_5_0_U13/tmp_product is absorbed into DSP mul_73ns_6ns_79_5_0_U13/buff1_reg.
DSP Report: Generating DSP mul_73ns_6ns_79_5_0_U13/buff2_reg, operation Mode is: (PCIN>>17)+(A''*B'')'.
DSP Report: register mul_73ns_6ns_79_5_0_U13/buff2_reg is absorbed into DSP mul_73ns_6ns_79_5_0_U13/buff2_reg.
DSP Report: register mul_73ns_6ns_79_5_0_U13/buff2_reg is absorbed into DSP mul_73ns_6ns_79_5_0_U13/buff2_reg.
DSP Report: register mul_73ns_6ns_79_5_0_U13/buff2_reg is absorbed into DSP mul_73ns_6ns_79_5_0_U13/buff2_reg.
DSP Report: register mul_73ns_6ns_79_5_0_U13/buff0_reg is absorbed into DSP mul_73ns_6ns_79_5_0_U13/buff2_reg.
DSP Report: register mul_73ns_6ns_79_5_0_U13/buff2_reg is absorbed into DSP mul_73ns_6ns_79_5_0_U13/buff2_reg.
DSP Report: register mul_73ns_6ns_79_5_0_U13/buff1_reg is absorbed into DSP mul_73ns_6ns_79_5_0_U13/buff2_reg.
DSP Report: operator mul_73ns_6ns_79_5_0_U13/tmp_product is absorbed into DSP mul_73ns_6ns_79_5_0_U13/buff2_reg.
DSP Report: operator mul_73ns_6ns_79_5_0_U13/tmp_product is absorbed into DSP mul_73ns_6ns_79_5_0_U13/buff2_reg.
DSP Report: Generating DSP mul_ln44_1_reg_3047_reg, operation Mode is: (PCIN>>17)+(A''*B'')'.
DSP Report: register mul_ln44_1_reg_3047_reg is absorbed into DSP mul_ln44_1_reg_3047_reg.
DSP Report: register mul_ln44_1_reg_3047_reg is absorbed into DSP mul_ln44_1_reg_3047_reg.
DSP Report: register mul_73ns_6ns_79_5_0_U13/buff0_reg is absorbed into DSP mul_ln44_1_reg_3047_reg.
DSP Report: register mul_73ns_6ns_79_5_0_U13/buff1_reg is absorbed into DSP mul_ln44_1_reg_3047_reg.
DSP Report: register mul_ln44_1_reg_3047_reg is absorbed into DSP mul_ln44_1_reg_3047_reg.
DSP Report: register mul_73ns_6ns_79_5_0_U13/buff2_reg is absorbed into DSP mul_ln44_1_reg_3047_reg.
DSP Report: operator mul_73ns_6ns_79_5_0_U13/tmp_product is absorbed into DSP mul_ln44_1_reg_3047_reg.
DSP Report: operator mul_73ns_6ns_79_5_0_U13/tmp_product is absorbed into DSP mul_ln44_1_reg_3047_reg.
INFO: [Synth 8-4471] merging register 'mul_92ns_6ns_97_5_0_U19/din0_reg_reg[91:0]' into 'z4_reg_3088_pp0_iter23_reg_reg[91:0]' [c:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/4423/hdl/verilog/SABR_mul_92ns_6ns_97_5_0.v:56]
INFO: [Synth 8-4471] merging register 'mul_87ns_6ns_92_5_0_U18/din0_reg_reg[86:0]' into 'tmp_10_reg_3120_pp0_iter29_reg_reg[86:0]' [c:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/4423/hdl/verilog/SABR_mul_87ns_6ns_92_5_0.v:56]
INFO: [Synth 8-4471] merging register 'mul_82ns_6ns_87_5_0_U16/din0_reg_reg[81:0]' into 'tmp_14_reg_3152_pp0_iter35_reg_reg[81:0]' [c:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/4423/hdl/verilog/SABR_mul_82ns_6ns_87_5_0.v:56]
INFO: [Synth 8-4471] merging register 'mul_77ns_6ns_82_5_0_U14/din0_reg_reg[76:0]' into 'tmp_17_reg_3184_pp0_iter41_reg_reg[76:0]' [c:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/4423/hdl/verilog/SABR_mul_77ns_6ns_82_5_0.v:56]
INFO: [Synth 8-12192] Not enough pipeline registers after wide multiplier. Pipeline registers present is 4. Recommended levels of pipeline registers is 5. [c:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/4423/hdl/verilog/SABR_mul_83ns_6ns_89_5_0.v:56]
INFO: [Synth 8-12192] Not enough pipeline registers after wide multiplier. Pipeline registers present is 4. Recommended levels of pipeline registers is 5. [c:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/4423/hdl/verilog/SABR_mul_92ns_6ns_97_5_0.v:56]
INFO: [Synth 8-12192] Not enough pipeline registers after wide multiplier. Pipeline registers present is 4. Recommended levels of pipeline registers is 5. [c:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/4423/hdl/verilog/SABR_mul_87ns_6ns_92_5_0.v:56]
INFO: [Synth 8-12192] Not enough pipeline registers after wide multiplier. Pipeline registers present is 4. Recommended levels of pipeline registers is 5. [c:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/4423/hdl/verilog/SABR_mul_82ns_6ns_87_5_0.v:56]
INFO: [Synth 8-12192] Not enough pipeline registers after wide multiplier. Pipeline registers present is 4. Recommended levels of pipeline registers is 5. [c:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/4423/hdl/verilog/SABR_mul_77ns_6ns_82_5_0.v:56]
WARNING: [Synth 8-6014] Unused sequential element mul_83ns_6ns_89_5_0_U17/buff0_reg was removed.  [c:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/4423/hdl/verilog/SABR_mul_83ns_6ns_89_5_0.v:67]
WARNING: [Synth 8-6014] Unused sequential element mul_83ns_6ns_89_5_0_U17/buff0_reg was removed.  [c:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/4423/hdl/verilog/SABR_mul_83ns_6ns_89_5_0.v:67]
WARNING: [Synth 8-6014] Unused sequential element mul_92ns_6ns_97_5_0_U19/buff0_reg was removed.  [c:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/4423/hdl/verilog/SABR_mul_92ns_6ns_97_5_0.v:67]
WARNING: [Synth 8-6014] Unused sequential element mul_92ns_6ns_97_5_0_U19/buff0_reg was removed.  [c:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/4423/hdl/verilog/SABR_mul_92ns_6ns_97_5_0.v:67]
WARNING: [Synth 8-6014] Unused sequential element mul_87ns_6ns_92_5_0_U18/buff0_reg was removed.  [c:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/4423/hdl/verilog/SABR_mul_87ns_6ns_92_5_0.v:67]
WARNING: [Synth 8-6014] Unused sequential element mul_87ns_6ns_92_5_0_U18/buff0_reg was removed.  [c:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/4423/hdl/verilog/SABR_mul_87ns_6ns_92_5_0.v:67]
WARNING: [Synth 8-6014] Unused sequential element mul_82ns_6ns_87_5_0_U16/buff0_reg was removed.  [c:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/4423/hdl/verilog/SABR_mul_82ns_6ns_87_5_0.v:67]
WARNING: [Synth 8-6014] Unused sequential element mul_82ns_6ns_87_5_0_U16/buff0_reg was removed.  [c:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/4423/hdl/verilog/SABR_mul_82ns_6ns_87_5_0.v:67]
WARNING: [Synth 8-6014] Unused sequential element mul_77ns_6ns_82_5_0_U14/buff0_reg was removed.  [c:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/4423/hdl/verilog/SABR_mul_77ns_6ns_82_5_0.v:67]
WARNING: [Synth 8-6014] Unused sequential element mul_77ns_6ns_82_5_0_U14/buff0_reg was removed.  [c:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/4423/hdl/verilog/SABR_mul_77ns_6ns_82_5_0.v:67]
WARNING: [Synth 8-6014] Unused sequential element mul_83ns_6ns_89_5_0_U17/buff0_reg was removed.  [c:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/4423/hdl/verilog/SABR_mul_83ns_6ns_89_5_0.v:67]
WARNING: [Synth 8-6014] Unused sequential element mul_83ns_6ns_89_5_0_U17/buff1_reg was removed.  [c:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/4423/hdl/verilog/SABR_mul_83ns_6ns_89_5_0.v:73]
WARNING: [Synth 8-6014] Unused sequential element mul_92ns_6ns_97_5_0_U19/buff0_reg was removed.  [c:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/4423/hdl/verilog/SABR_mul_92ns_6ns_97_5_0.v:67]
WARNING: [Synth 8-6014] Unused sequential element mul_92ns_6ns_97_5_0_U19/buff1_reg was removed.  [c:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/4423/hdl/verilog/SABR_mul_92ns_6ns_97_5_0.v:73]
WARNING: [Synth 8-6014] Unused sequential element mul_87ns_6ns_92_5_0_U18/buff0_reg was removed.  [c:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/4423/hdl/verilog/SABR_mul_87ns_6ns_92_5_0.v:67]
WARNING: [Synth 8-6014] Unused sequential element mul_87ns_6ns_92_5_0_U18/buff1_reg was removed.  [c:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/4423/hdl/verilog/SABR_mul_87ns_6ns_92_5_0.v:73]
WARNING: [Synth 8-6014] Unused sequential element mul_82ns_6ns_87_5_0_U16/buff0_reg was removed.  [c:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/4423/hdl/verilog/SABR_mul_82ns_6ns_87_5_0.v:67]
WARNING: [Synth 8-6014] Unused sequential element mul_82ns_6ns_87_5_0_U16/buff1_reg was removed.  [c:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/4423/hdl/verilog/SABR_mul_82ns_6ns_87_5_0.v:73]
WARNING: [Synth 8-6014] Unused sequential element mul_77ns_6ns_82_5_0_U14/buff0_reg was removed.  [c:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/4423/hdl/verilog/SABR_mul_77ns_6ns_82_5_0.v:67]
WARNING: [Synth 8-6014] Unused sequential element mul_77ns_6ns_82_5_0_U14/buff1_reg was removed.  [c:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/4423/hdl/verilog/SABR_mul_77ns_6ns_82_5_0.v:73]
DSP Report: Generating DSP mul_83ns_6ns_89_5_0_U17/buff0_reg, operation Mode is: (A''*B2)'.
DSP Report: register mul_83ns_6ns_89_5_0_U17/buff0_reg is absorbed into DSP mul_83ns_6ns_89_5_0_U17/buff0_reg.
DSP Report: register mul_83ns_6ns_89_5_0_U17/buff0_reg is absorbed into DSP mul_83ns_6ns_89_5_0_U17/buff0_reg.
DSP Report: register mul_83ns_6ns_89_5_0_U17/buff0_reg is absorbed into DSP mul_83ns_6ns_89_5_0_U17/buff0_reg.
DSP Report: register mul_83ns_6ns_89_5_0_U17/buff0_reg is absorbed into DSP mul_83ns_6ns_89_5_0_U17/buff0_reg.
DSP Report: operator mul_83ns_6ns_89_5_0_U17/tmp_product is absorbed into DSP mul_83ns_6ns_89_5_0_U17/buff0_reg.
DSP Report: operator mul_83ns_6ns_89_5_0_U17/tmp_product is absorbed into DSP mul_83ns_6ns_89_5_0_U17/buff0_reg.
DSP Report: Generating DSP mul_83ns_6ns_89_5_0_U17/buff1_reg, operation Mode is: (PCIN>>17)+(A''*B2)'.
DSP Report: register mul_83ns_6ns_89_5_0_U17/buff1_reg is absorbed into DSP mul_83ns_6ns_89_5_0_U17/buff1_reg.
DSP Report: register mul_83ns_6ns_89_5_0_U17/buff1_reg is absorbed into DSP mul_83ns_6ns_89_5_0_U17/buff1_reg.
DSP Report: register mul_83ns_6ns_89_5_0_U17/buff1_reg is absorbed into DSP mul_83ns_6ns_89_5_0_U17/buff1_reg.
DSP Report: register mul_83ns_6ns_89_5_0_U17/buff1_reg is absorbed into DSP mul_83ns_6ns_89_5_0_U17/buff1_reg.
DSP Report: register mul_83ns_6ns_89_5_0_U17/buff0_reg is absorbed into DSP mul_83ns_6ns_89_5_0_U17/buff1_reg.
DSP Report: operator mul_83ns_6ns_89_5_0_U17/tmp_product is absorbed into DSP mul_83ns_6ns_89_5_0_U17/buff1_reg.
DSP Report: operator mul_83ns_6ns_89_5_0_U17/tmp_product is absorbed into DSP mul_83ns_6ns_89_5_0_U17/buff1_reg.
DSP Report: Generating DSP mul_83ns_6ns_89_5_0_U17/tmp_product, operation Mode is: (PCIN>>17)+(A''*B'')'.
DSP Report: register mul_83ns_6ns_89_5_0_U17/tmp_product is absorbed into DSP mul_83ns_6ns_89_5_0_U17/tmp_product.
DSP Report: register mul_83ns_6ns_89_5_0_U17/tmp_product is absorbed into DSP mul_83ns_6ns_89_5_0_U17/tmp_product.
DSP Report: register mul_83ns_6ns_89_5_0_U17/tmp_product is absorbed into DSP mul_83ns_6ns_89_5_0_U17/tmp_product.
DSP Report: register mul_83ns_6ns_89_5_0_U17/buff0_reg is absorbed into DSP mul_83ns_6ns_89_5_0_U17/tmp_product.
DSP Report: register mul_83ns_6ns_89_5_0_U17/buff1_reg is absorbed into DSP mul_83ns_6ns_89_5_0_U17/tmp_product.
DSP Report: operator mul_83ns_6ns_89_5_0_U17/tmp_product is absorbed into DSP mul_83ns_6ns_89_5_0_U17/tmp_product.
DSP Report: operator mul_83ns_6ns_89_5_0_U17/tmp_product is absorbed into DSP mul_83ns_6ns_89_5_0_U17/tmp_product.
DSP Report: Generating DSP mul_83ns_6ns_89_5_0_U17/buff2_reg, operation Mode is: (PCIN>>17)+(A''*B'')'.
DSP Report: register mul_83ns_6ns_89_5_0_U17/buff2_reg is absorbed into DSP mul_83ns_6ns_89_5_0_U17/buff2_reg.
DSP Report: register mul_83ns_6ns_89_5_0_U17/buff2_reg is absorbed into DSP mul_83ns_6ns_89_5_0_U17/buff2_reg.
DSP Report: register mul_83ns_6ns_89_5_0_U17/buff2_reg is absorbed into DSP mul_83ns_6ns_89_5_0_U17/buff2_reg.
DSP Report: register mul_83ns_6ns_89_5_0_U17/buff0_reg is absorbed into DSP mul_83ns_6ns_89_5_0_U17/buff2_reg.
DSP Report: register mul_83ns_6ns_89_5_0_U17/buff2_reg is absorbed into DSP mul_83ns_6ns_89_5_0_U17/buff2_reg.
DSP Report: register mul_83ns_6ns_89_5_0_U17/buff1_reg is absorbed into DSP mul_83ns_6ns_89_5_0_U17/buff2_reg.
DSP Report: operator mul_83ns_6ns_89_5_0_U17/tmp_product is absorbed into DSP mul_83ns_6ns_89_5_0_U17/buff2_reg.
DSP Report: operator mul_83ns_6ns_89_5_0_U17/tmp_product is absorbed into DSP mul_83ns_6ns_89_5_0_U17/buff2_reg.
DSP Report: Generating DSP mul_ln44_2_reg_3083_reg, operation Mode is: (PCIN>>17)+(A''*B'')'.
DSP Report: register mul_ln44_2_reg_3083_reg is absorbed into DSP mul_ln44_2_reg_3083_reg.
DSP Report: register mul_ln44_2_reg_3083_reg is absorbed into DSP mul_ln44_2_reg_3083_reg.
DSP Report: register mul_83ns_6ns_89_5_0_U17/buff0_reg is absorbed into DSP mul_ln44_2_reg_3083_reg.
DSP Report: register mul_83ns_6ns_89_5_0_U17/buff1_reg is absorbed into DSP mul_ln44_2_reg_3083_reg.
DSP Report: register mul_ln44_2_reg_3083_reg is absorbed into DSP mul_ln44_2_reg_3083_reg.
DSP Report: register mul_83ns_6ns_89_5_0_U17/buff2_reg is absorbed into DSP mul_ln44_2_reg_3083_reg.
DSP Report: operator mul_83ns_6ns_89_5_0_U17/tmp_product is absorbed into DSP mul_ln44_2_reg_3083_reg.
DSP Report: operator mul_83ns_6ns_89_5_0_U17/tmp_product is absorbed into DSP mul_ln44_2_reg_3083_reg.
DSP Report: Generating DSP mul_92ns_6ns_97_5_0_U19/buff0_reg, operation Mode is: (A''*B'')'.
DSP Report: register mul_92ns_6ns_97_5_0_U19/buff0_reg is absorbed into DSP mul_92ns_6ns_97_5_0_U19/buff0_reg.
DSP Report: register mul_92ns_6ns_97_5_0_U19/buff0_reg is absorbed into DSP mul_92ns_6ns_97_5_0_U19/buff0_reg.
DSP Report: register mul_92ns_6ns_97_5_0_U19/buff0_reg is absorbed into DSP mul_92ns_6ns_97_5_0_U19/buff0_reg.
DSP Report: register mul_92ns_6ns_97_5_0_U19/buff0_reg is absorbed into DSP mul_92ns_6ns_97_5_0_U19/buff0_reg.
DSP Report: register mul_92ns_6ns_97_5_0_U19/buff0_reg is absorbed into DSP mul_92ns_6ns_97_5_0_U19/buff0_reg.
DSP Report: operator mul_92ns_6ns_97_5_0_U19/tmp_product is absorbed into DSP mul_92ns_6ns_97_5_0_U19/buff0_reg.
DSP Report: operator mul_92ns_6ns_97_5_0_U19/tmp_product is absorbed into DSP mul_92ns_6ns_97_5_0_U19/buff0_reg.
DSP Report: Generating DSP mul_92ns_6ns_97_5_0_U19/buff1_reg, operation Mode is: (PCIN>>17)+(A''*B'')'.
DSP Report: register mul_92ns_6ns_97_5_0_U19/buff1_reg is absorbed into DSP mul_92ns_6ns_97_5_0_U19/buff1_reg.
DSP Report: register mul_92ns_6ns_97_5_0_U19/buff1_reg is absorbed into DSP mul_92ns_6ns_97_5_0_U19/buff1_reg.
DSP Report: register mul_92ns_6ns_97_5_0_U19/buff1_reg is absorbed into DSP mul_92ns_6ns_97_5_0_U19/buff1_reg.
DSP Report: register mul_92ns_6ns_97_5_0_U19/buff1_reg is absorbed into DSP mul_92ns_6ns_97_5_0_U19/buff1_reg.
DSP Report: register mul_92ns_6ns_97_5_0_U19/buff1_reg is absorbed into DSP mul_92ns_6ns_97_5_0_U19/buff1_reg.
DSP Report: register mul_92ns_6ns_97_5_0_U19/buff0_reg is absorbed into DSP mul_92ns_6ns_97_5_0_U19/buff1_reg.
DSP Report: operator mul_92ns_6ns_97_5_0_U19/tmp_product is absorbed into DSP mul_92ns_6ns_97_5_0_U19/buff1_reg.
DSP Report: operator mul_92ns_6ns_97_5_0_U19/tmp_product is absorbed into DSP mul_92ns_6ns_97_5_0_U19/buff1_reg.
DSP Report: Generating DSP mul_92ns_6ns_97_5_0_U19/tmp_product, operation Mode is: (PCIN>>17)+(A''*B'')'.
DSP Report: register mul_92ns_6ns_97_5_0_U19/tmp_product is absorbed into DSP mul_92ns_6ns_97_5_0_U19/tmp_product.
DSP Report: register mul_92ns_6ns_97_5_0_U19/tmp_product is absorbed into DSP mul_92ns_6ns_97_5_0_U19/tmp_product.
DSP Report: register mul_92ns_6ns_97_5_0_U19/tmp_product is absorbed into DSP mul_92ns_6ns_97_5_0_U19/tmp_product.
DSP Report: register mul_92ns_6ns_97_5_0_U19/buff0_reg is absorbed into DSP mul_92ns_6ns_97_5_0_U19/tmp_product.
DSP Report: register mul_92ns_6ns_97_5_0_U19/buff1_reg is absorbed into DSP mul_92ns_6ns_97_5_0_U19/tmp_product.
DSP Report: operator mul_92ns_6ns_97_5_0_U19/tmp_product is absorbed into DSP mul_92ns_6ns_97_5_0_U19/tmp_product.
DSP Report: operator mul_92ns_6ns_97_5_0_U19/tmp_product is absorbed into DSP mul_92ns_6ns_97_5_0_U19/tmp_product.
DSP Report: Generating DSP mul_92ns_6ns_97_5_0_U19/buff2_reg, operation Mode is: (PCIN>>17)+(A''*B'')'.
DSP Report: register mul_92ns_6ns_97_5_0_U19/buff2_reg is absorbed into DSP mul_92ns_6ns_97_5_0_U19/buff2_reg.
DSP Report: register mul_92ns_6ns_97_5_0_U19/buff2_reg is absorbed into DSP mul_92ns_6ns_97_5_0_U19/buff2_reg.
DSP Report: register mul_92ns_6ns_97_5_0_U19/buff2_reg is absorbed into DSP mul_92ns_6ns_97_5_0_U19/buff2_reg.
DSP Report: register mul_92ns_6ns_97_5_0_U19/buff0_reg is absorbed into DSP mul_92ns_6ns_97_5_0_U19/buff2_reg.
DSP Report: register mul_92ns_6ns_97_5_0_U19/buff2_reg is absorbed into DSP mul_92ns_6ns_97_5_0_U19/buff2_reg.
DSP Report: register mul_92ns_6ns_97_5_0_U19/buff1_reg is absorbed into DSP mul_92ns_6ns_97_5_0_U19/buff2_reg.
DSP Report: operator mul_92ns_6ns_97_5_0_U19/tmp_product is absorbed into DSP mul_92ns_6ns_97_5_0_U19/buff2_reg.
DSP Report: operator mul_92ns_6ns_97_5_0_U19/tmp_product is absorbed into DSP mul_92ns_6ns_97_5_0_U19/buff2_reg.
DSP Report: Generating DSP mul_ln44_3_reg_3115_reg, operation Mode is: (PCIN>>17)+(A''*B'')'.
DSP Report: register mul_ln44_3_reg_3115_reg is absorbed into DSP mul_ln44_3_reg_3115_reg.
DSP Report: register mul_ln44_3_reg_3115_reg is absorbed into DSP mul_ln44_3_reg_3115_reg.
DSP Report: register mul_92ns_6ns_97_5_0_U19/buff0_reg is absorbed into DSP mul_ln44_3_reg_3115_reg.
DSP Report: register mul_92ns_6ns_97_5_0_U19/buff1_reg is absorbed into DSP mul_ln44_3_reg_3115_reg.
DSP Report: register mul_ln44_3_reg_3115_reg is absorbed into DSP mul_ln44_3_reg_3115_reg.
DSP Report: register mul_92ns_6ns_97_5_0_U19/buff2_reg is absorbed into DSP mul_ln44_3_reg_3115_reg.
DSP Report: operator mul_92ns_6ns_97_5_0_U19/tmp_product is absorbed into DSP mul_ln44_3_reg_3115_reg.
DSP Report: operator mul_92ns_6ns_97_5_0_U19/tmp_product is absorbed into DSP mul_ln44_3_reg_3115_reg.
DSP Report: Generating DSP mul_87ns_6ns_92_5_0_U18/buff0_reg, operation Mode is: (A''*B'')'.
DSP Report: register mul_87ns_6ns_92_5_0_U18/buff0_reg is absorbed into DSP mul_87ns_6ns_92_5_0_U18/buff0_reg.
DSP Report: register mul_87ns_6ns_92_5_0_U18/buff0_reg is absorbed into DSP mul_87ns_6ns_92_5_0_U18/buff0_reg.
DSP Report: register mul_87ns_6ns_92_5_0_U18/buff0_reg is absorbed into DSP mul_87ns_6ns_92_5_0_U18/buff0_reg.
DSP Report: register mul_87ns_6ns_92_5_0_U18/buff0_reg is absorbed into DSP mul_87ns_6ns_92_5_0_U18/buff0_reg.
DSP Report: register mul_87ns_6ns_92_5_0_U18/buff0_reg is absorbed into DSP mul_87ns_6ns_92_5_0_U18/buff0_reg.
DSP Report: operator mul_87ns_6ns_92_5_0_U18/tmp_product is absorbed into DSP mul_87ns_6ns_92_5_0_U18/buff0_reg.
DSP Report: operator mul_87ns_6ns_92_5_0_U18/tmp_product is absorbed into DSP mul_87ns_6ns_92_5_0_U18/buff0_reg.
DSP Report: Generating DSP mul_87ns_6ns_92_5_0_U18/buff1_reg, operation Mode is: (PCIN>>17)+(A''*B'')'.
DSP Report: register mul_87ns_6ns_92_5_0_U18/buff1_reg is absorbed into DSP mul_87ns_6ns_92_5_0_U18/buff1_reg.
DSP Report: register mul_87ns_6ns_92_5_0_U18/buff1_reg is absorbed into DSP mul_87ns_6ns_92_5_0_U18/buff1_reg.
DSP Report: register mul_87ns_6ns_92_5_0_U18/buff1_reg is absorbed into DSP mul_87ns_6ns_92_5_0_U18/buff1_reg.
DSP Report: register mul_87ns_6ns_92_5_0_U18/buff1_reg is absorbed into DSP mul_87ns_6ns_92_5_0_U18/buff1_reg.
DSP Report: register mul_87ns_6ns_92_5_0_U18/buff1_reg is absorbed into DSP mul_87ns_6ns_92_5_0_U18/buff1_reg.
DSP Report: register mul_87ns_6ns_92_5_0_U18/buff0_reg is absorbed into DSP mul_87ns_6ns_92_5_0_U18/buff1_reg.
DSP Report: operator mul_87ns_6ns_92_5_0_U18/tmp_product is absorbed into DSP mul_87ns_6ns_92_5_0_U18/buff1_reg.
DSP Report: operator mul_87ns_6ns_92_5_0_U18/tmp_product is absorbed into DSP mul_87ns_6ns_92_5_0_U18/buff1_reg.
DSP Report: Generating DSP mul_87ns_6ns_92_5_0_U18/tmp_product, operation Mode is: (PCIN>>17)+(A''*B'')'.
DSP Report: register mul_87ns_6ns_92_5_0_U18/tmp_product is absorbed into DSP mul_87ns_6ns_92_5_0_U18/tmp_product.
DSP Report: register mul_87ns_6ns_92_5_0_U18/tmp_product is absorbed into DSP mul_87ns_6ns_92_5_0_U18/tmp_product.
DSP Report: register mul_87ns_6ns_92_5_0_U18/tmp_product is absorbed into DSP mul_87ns_6ns_92_5_0_U18/tmp_product.
DSP Report: register mul_87ns_6ns_92_5_0_U18/buff0_reg is absorbed into DSP mul_87ns_6ns_92_5_0_U18/tmp_product.
DSP Report: register mul_87ns_6ns_92_5_0_U18/buff1_reg is absorbed into DSP mul_87ns_6ns_92_5_0_U18/tmp_product.
DSP Report: operator mul_87ns_6ns_92_5_0_U18/tmp_product is absorbed into DSP mul_87ns_6ns_92_5_0_U18/tmp_product.
DSP Report: operator mul_87ns_6ns_92_5_0_U18/tmp_product is absorbed into DSP mul_87ns_6ns_92_5_0_U18/tmp_product.
DSP Report: Generating DSP mul_87ns_6ns_92_5_0_U18/buff2_reg, operation Mode is: (PCIN>>17)+(A''*B'')'.
DSP Report: register mul_87ns_6ns_92_5_0_U18/buff2_reg is absorbed into DSP mul_87ns_6ns_92_5_0_U18/buff2_reg.
DSP Report: register mul_87ns_6ns_92_5_0_U18/buff2_reg is absorbed into DSP mul_87ns_6ns_92_5_0_U18/buff2_reg.
DSP Report: register mul_87ns_6ns_92_5_0_U18/buff2_reg is absorbed into DSP mul_87ns_6ns_92_5_0_U18/buff2_reg.
DSP Report: register mul_87ns_6ns_92_5_0_U18/buff0_reg is absorbed into DSP mul_87ns_6ns_92_5_0_U18/buff2_reg.
DSP Report: register mul_87ns_6ns_92_5_0_U18/buff2_reg is absorbed into DSP mul_87ns_6ns_92_5_0_U18/buff2_reg.
DSP Report: register mul_87ns_6ns_92_5_0_U18/buff1_reg is absorbed into DSP mul_87ns_6ns_92_5_0_U18/buff2_reg.
DSP Report: operator mul_87ns_6ns_92_5_0_U18/tmp_product is absorbed into DSP mul_87ns_6ns_92_5_0_U18/buff2_reg.
DSP Report: operator mul_87ns_6ns_92_5_0_U18/tmp_product is absorbed into DSP mul_87ns_6ns_92_5_0_U18/buff2_reg.
DSP Report: Generating DSP mul_ln44_4_reg_3147_reg, operation Mode is: (PCIN>>17)+(A''*B'')'.
DSP Report: register mul_ln44_4_reg_3147_reg is absorbed into DSP mul_ln44_4_reg_3147_reg.
DSP Report: register mul_ln44_4_reg_3147_reg is absorbed into DSP mul_ln44_4_reg_3147_reg.
DSP Report: register mul_87ns_6ns_92_5_0_U18/buff0_reg is absorbed into DSP mul_ln44_4_reg_3147_reg.
DSP Report: register mul_87ns_6ns_92_5_0_U18/buff1_reg is absorbed into DSP mul_ln44_4_reg_3147_reg.
DSP Report: register mul_ln44_4_reg_3147_reg is absorbed into DSP mul_ln44_4_reg_3147_reg.
DSP Report: register mul_87ns_6ns_92_5_0_U18/buff2_reg is absorbed into DSP mul_ln44_4_reg_3147_reg.
DSP Report: operator mul_87ns_6ns_92_5_0_U18/tmp_product is absorbed into DSP mul_ln44_4_reg_3147_reg.
DSP Report: operator mul_87ns_6ns_92_5_0_U18/tmp_product is absorbed into DSP mul_ln44_4_reg_3147_reg.
DSP Report: Generating DSP mul_82ns_6ns_87_5_0_U16/buff0_reg, operation Mode is: (A''*B'')'.
DSP Report: register mul_82ns_6ns_87_5_0_U16/buff0_reg is absorbed into DSP mul_82ns_6ns_87_5_0_U16/buff0_reg.
DSP Report: register mul_82ns_6ns_87_5_0_U16/buff0_reg is absorbed into DSP mul_82ns_6ns_87_5_0_U16/buff0_reg.
DSP Report: register mul_82ns_6ns_87_5_0_U16/buff0_reg is absorbed into DSP mul_82ns_6ns_87_5_0_U16/buff0_reg.
DSP Report: register mul_82ns_6ns_87_5_0_U16/buff0_reg is absorbed into DSP mul_82ns_6ns_87_5_0_U16/buff0_reg.
DSP Report: register mul_82ns_6ns_87_5_0_U16/buff0_reg is absorbed into DSP mul_82ns_6ns_87_5_0_U16/buff0_reg.
DSP Report: operator mul_82ns_6ns_87_5_0_U16/tmp_product is absorbed into DSP mul_82ns_6ns_87_5_0_U16/buff0_reg.
DSP Report: operator mul_82ns_6ns_87_5_0_U16/tmp_product is absorbed into DSP mul_82ns_6ns_87_5_0_U16/buff0_reg.
DSP Report: Generating DSP mul_82ns_6ns_87_5_0_U16/buff1_reg, operation Mode is: (PCIN>>17)+(A''*B'')'.
DSP Report: register mul_82ns_6ns_87_5_0_U16/buff1_reg is absorbed into DSP mul_82ns_6ns_87_5_0_U16/buff1_reg.
DSP Report: register mul_82ns_6ns_87_5_0_U16/buff1_reg is absorbed into DSP mul_82ns_6ns_87_5_0_U16/buff1_reg.
DSP Report: register mul_82ns_6ns_87_5_0_U16/buff1_reg is absorbed into DSP mul_82ns_6ns_87_5_0_U16/buff1_reg.
DSP Report: register mul_82ns_6ns_87_5_0_U16/buff1_reg is absorbed into DSP mul_82ns_6ns_87_5_0_U16/buff1_reg.
DSP Report: register mul_82ns_6ns_87_5_0_U16/buff1_reg is absorbed into DSP mul_82ns_6ns_87_5_0_U16/buff1_reg.
DSP Report: register mul_82ns_6ns_87_5_0_U16/buff0_reg is absorbed into DSP mul_82ns_6ns_87_5_0_U16/buff1_reg.
DSP Report: operator mul_82ns_6ns_87_5_0_U16/tmp_product is absorbed into DSP mul_82ns_6ns_87_5_0_U16/buff1_reg.
DSP Report: operator mul_82ns_6ns_87_5_0_U16/tmp_product is absorbed into DSP mul_82ns_6ns_87_5_0_U16/buff1_reg.
DSP Report: Generating DSP mul_82ns_6ns_87_5_0_U16/tmp_product, operation Mode is: (PCIN>>17)+(A''*B'')'.
DSP Report: register mul_82ns_6ns_87_5_0_U16/tmp_product is absorbed into DSP mul_82ns_6ns_87_5_0_U16/tmp_product.
DSP Report: register mul_82ns_6ns_87_5_0_U16/tmp_product is absorbed into DSP mul_82ns_6ns_87_5_0_U16/tmp_product.
DSP Report: register mul_82ns_6ns_87_5_0_U16/tmp_product is absorbed into DSP mul_82ns_6ns_87_5_0_U16/tmp_product.
DSP Report: register mul_82ns_6ns_87_5_0_U16/buff0_reg is absorbed into DSP mul_82ns_6ns_87_5_0_U16/tmp_product.
DSP Report: register mul_82ns_6ns_87_5_0_U16/buff1_reg is absorbed into DSP mul_82ns_6ns_87_5_0_U16/tmp_product.
DSP Report: operator mul_82ns_6ns_87_5_0_U16/tmp_product is absorbed into DSP mul_82ns_6ns_87_5_0_U16/tmp_product.
DSP Report: operator mul_82ns_6ns_87_5_0_U16/tmp_product is absorbed into DSP mul_82ns_6ns_87_5_0_U16/tmp_product.
DSP Report: Generating DSP mul_82ns_6ns_87_5_0_U16/buff2_reg, operation Mode is: (PCIN>>17)+(A''*B'')'.
DSP Report: register mul_82ns_6ns_87_5_0_U16/buff2_reg is absorbed into DSP mul_82ns_6ns_87_5_0_U16/buff2_reg.
DSP Report: register mul_82ns_6ns_87_5_0_U16/buff2_reg is absorbed into DSP mul_82ns_6ns_87_5_0_U16/buff2_reg.
DSP Report: register mul_82ns_6ns_87_5_0_U16/buff2_reg is absorbed into DSP mul_82ns_6ns_87_5_0_U16/buff2_reg.
DSP Report: register mul_82ns_6ns_87_5_0_U16/buff0_reg is absorbed into DSP mul_82ns_6ns_87_5_0_U16/buff2_reg.
DSP Report: register mul_82ns_6ns_87_5_0_U16/buff2_reg is absorbed into DSP mul_82ns_6ns_87_5_0_U16/buff2_reg.
DSP Report: register mul_82ns_6ns_87_5_0_U16/buff1_reg is absorbed into DSP mul_82ns_6ns_87_5_0_U16/buff2_reg.
DSP Report: operator mul_82ns_6ns_87_5_0_U16/tmp_product is absorbed into DSP mul_82ns_6ns_87_5_0_U16/buff2_reg.
DSP Report: operator mul_82ns_6ns_87_5_0_U16/tmp_product is absorbed into DSP mul_82ns_6ns_87_5_0_U16/buff2_reg.
DSP Report: Generating DSP mul_ln44_5_reg_3179_reg, operation Mode is: (PCIN>>17)+(A''*B'')'.
DSP Report: register mul_ln44_5_reg_3179_reg is absorbed into DSP mul_ln44_5_reg_3179_reg.
DSP Report: register mul_ln44_5_reg_3179_reg is absorbed into DSP mul_ln44_5_reg_3179_reg.
DSP Report: register mul_82ns_6ns_87_5_0_U16/buff0_reg is absorbed into DSP mul_ln44_5_reg_3179_reg.
DSP Report: register mul_82ns_6ns_87_5_0_U16/buff1_reg is absorbed into DSP mul_ln44_5_reg_3179_reg.
DSP Report: register mul_ln44_5_reg_3179_reg is absorbed into DSP mul_ln44_5_reg_3179_reg.
DSP Report: register mul_82ns_6ns_87_5_0_U16/buff2_reg is absorbed into DSP mul_ln44_5_reg_3179_reg.
DSP Report: operator mul_82ns_6ns_87_5_0_U16/tmp_product is absorbed into DSP mul_ln44_5_reg_3179_reg.
DSP Report: operator mul_82ns_6ns_87_5_0_U16/tmp_product is absorbed into DSP mul_ln44_5_reg_3179_reg.
DSP Report: Generating DSP mul_77ns_6ns_82_5_0_U14/buff0_reg, operation Mode is: (A''*B'')'.
DSP Report: register mul_77ns_6ns_82_5_0_U14/buff0_reg is absorbed into DSP mul_77ns_6ns_82_5_0_U14/buff0_reg.
DSP Report: register mul_77ns_6ns_82_5_0_U14/buff0_reg is absorbed into DSP mul_77ns_6ns_82_5_0_U14/buff0_reg.
DSP Report: register mul_77ns_6ns_82_5_0_U14/buff0_reg is absorbed into DSP mul_77ns_6ns_82_5_0_U14/buff0_reg.
DSP Report: register mul_77ns_6ns_82_5_0_U14/buff0_reg is absorbed into DSP mul_77ns_6ns_82_5_0_U14/buff0_reg.
DSP Report: register mul_77ns_6ns_82_5_0_U14/buff0_reg is absorbed into DSP mul_77ns_6ns_82_5_0_U14/buff0_reg.
DSP Report: operator mul_77ns_6ns_82_5_0_U14/tmp_product is absorbed into DSP mul_77ns_6ns_82_5_0_U14/buff0_reg.
DSP Report: operator mul_77ns_6ns_82_5_0_U14/tmp_product is absorbed into DSP mul_77ns_6ns_82_5_0_U14/buff0_reg.
DSP Report: Generating DSP mul_77ns_6ns_82_5_0_U14/buff1_reg, operation Mode is: (PCIN>>17)+(A''*B'')'.
DSP Report: register mul_77ns_6ns_82_5_0_U14/buff1_reg is absorbed into DSP mul_77ns_6ns_82_5_0_U14/buff1_reg.
DSP Report: register mul_77ns_6ns_82_5_0_U14/buff1_reg is absorbed into DSP mul_77ns_6ns_82_5_0_U14/buff1_reg.
DSP Report: register mul_77ns_6ns_82_5_0_U14/buff1_reg is absorbed into DSP mul_77ns_6ns_82_5_0_U14/buff1_reg.
DSP Report: register mul_77ns_6ns_82_5_0_U14/buff1_reg is absorbed into DSP mul_77ns_6ns_82_5_0_U14/buff1_reg.
DSP Report: register mul_77ns_6ns_82_5_0_U14/buff1_reg is absorbed into DSP mul_77ns_6ns_82_5_0_U14/buff1_reg.
DSP Report: register mul_77ns_6ns_82_5_0_U14/buff0_reg is absorbed into DSP mul_77ns_6ns_82_5_0_U14/buff1_reg.
DSP Report: operator mul_77ns_6ns_82_5_0_U14/tmp_product is absorbed into DSP mul_77ns_6ns_82_5_0_U14/buff1_reg.
DSP Report: operator mul_77ns_6ns_82_5_0_U14/tmp_product is absorbed into DSP mul_77ns_6ns_82_5_0_U14/buff1_reg.
DSP Report: Generating DSP mul_77ns_6ns_82_5_0_U14/tmp_product, operation Mode is: (PCIN>>17)+(A''*B'')'.
DSP Report: register mul_77ns_6ns_82_5_0_U14/tmp_product is absorbed into DSP mul_77ns_6ns_82_5_0_U14/tmp_product.
DSP Report: register mul_77ns_6ns_82_5_0_U14/tmp_product is absorbed into DSP mul_77ns_6ns_82_5_0_U14/tmp_product.
DSP Report: register mul_77ns_6ns_82_5_0_U14/tmp_product is absorbed into DSP mul_77ns_6ns_82_5_0_U14/tmp_product.
DSP Report: register mul_77ns_6ns_82_5_0_U14/buff0_reg is absorbed into DSP mul_77ns_6ns_82_5_0_U14/tmp_product.
DSP Report: register mul_77ns_6ns_82_5_0_U14/buff1_reg is absorbed into DSP mul_77ns_6ns_82_5_0_U14/tmp_product.
DSP Report: operator mul_77ns_6ns_82_5_0_U14/tmp_product is absorbed into DSP mul_77ns_6ns_82_5_0_U14/tmp_product.
DSP Report: operator mul_77ns_6ns_82_5_0_U14/tmp_product is absorbed into DSP mul_77ns_6ns_82_5_0_U14/tmp_product.
DSP Report: Generating DSP mul_77ns_6ns_82_5_0_U14/buff2_reg, operation Mode is: (PCIN>>17)+(A''*B'')'.
DSP Report: register mul_77ns_6ns_82_5_0_U14/buff2_reg is absorbed into DSP mul_77ns_6ns_82_5_0_U14/buff2_reg.
DSP Report: register mul_77ns_6ns_82_5_0_U14/buff2_reg is absorbed into DSP mul_77ns_6ns_82_5_0_U14/buff2_reg.
DSP Report: register mul_77ns_6ns_82_5_0_U14/buff2_reg is absorbed into DSP mul_77ns_6ns_82_5_0_U14/buff2_reg.
DSP Report: register mul_77ns_6ns_82_5_0_U14/buff0_reg is absorbed into DSP mul_77ns_6ns_82_5_0_U14/buff2_reg.
DSP Report: register mul_77ns_6ns_82_5_0_U14/buff2_reg is absorbed into DSP mul_77ns_6ns_82_5_0_U14/buff2_reg.
DSP Report: register mul_77ns_6ns_82_5_0_U14/buff1_reg is absorbed into DSP mul_77ns_6ns_82_5_0_U14/buff2_reg.
DSP Report: operator mul_77ns_6ns_82_5_0_U14/tmp_product is absorbed into DSP mul_77ns_6ns_82_5_0_U14/buff2_reg.
DSP Report: operator mul_77ns_6ns_82_5_0_U14/tmp_product is absorbed into DSP mul_77ns_6ns_82_5_0_U14/buff2_reg.
DSP Report: Generating DSP mul_ln44_6_reg_3247_reg, operation Mode is: (PCIN>>17)+(A''*B'')'.
DSP Report: register mul_ln44_6_reg_3247_reg is absorbed into DSP mul_ln44_6_reg_3247_reg.
DSP Report: register mul_ln44_6_reg_3247_reg is absorbed into DSP mul_ln44_6_reg_3247_reg.
DSP Report: register mul_77ns_6ns_82_5_0_U14/buff0_reg is absorbed into DSP mul_ln44_6_reg_3247_reg.
DSP Report: register mul_77ns_6ns_82_5_0_U14/buff1_reg is absorbed into DSP mul_ln44_6_reg_3247_reg.
DSP Report: register mul_ln44_6_reg_3247_reg is absorbed into DSP mul_ln44_6_reg_3247_reg.
DSP Report: register mul_77ns_6ns_82_5_0_U14/buff2_reg is absorbed into DSP mul_ln44_6_reg_3247_reg.
DSP Report: operator mul_77ns_6ns_82_5_0_U14/tmp_product is absorbed into DSP mul_ln44_6_reg_3247_reg.
DSP Report: operator mul_77ns_6ns_82_5_0_U14/tmp_product is absorbed into DSP mul_ln44_6_reg_3247_reg.
INFO: [Synth 8-3886] merging instance 'tmp_11_reg_3126_reg[80]' (FDE) to 'tmp_10_reg_3120_reg[80]'
INFO: [Synth 8-3886] merging instance 'tmp_11_reg_3126_pp0_iter29_reg_reg[80]' (FDE) to 'tmp_10_reg_3120_pp0_iter29_reg_reg[80]'
INFO: [Synth 8-3886] merging instance 'tmp_11_reg_3126_pp0_iter30_reg_reg[80]' (FDE) to 'tmp_10_reg_3120_pp0_iter30_reg_reg[80]'
INFO: [Synth 8-3886] merging instance 'tmp_11_reg_3126_pp0_iter31_reg_reg[80]' (FDE) to 'tmp_10_reg_3120_pp0_iter31_reg_reg[80]'
INFO: [Synth 8-3886] merging instance 'tmp_11_reg_3126_pp0_iter32_reg_reg[80]' (FDE) to 'tmp_10_reg_3120_pp0_iter32_reg_reg[80]'
INFO: [Synth 8-3886] merging instance 'tmp_11_reg_3126_pp0_iter33_reg_reg[80]' (FDE) to 'tmp_10_reg_3120_pp0_iter33_reg_reg[80]'
INFO: [Synth 8-3886] merging instance 'tmp_11_reg_3126_reg[79]' (FDE) to 'tmp_10_reg_3120_reg[79]'
INFO: [Synth 8-3886] merging instance 'tmp_11_reg_3126_pp0_iter29_reg_reg[79]' (FDE) to 'tmp_10_reg_3120_pp0_iter29_reg_reg[79]'
INFO: [Synth 8-3886] merging instance 'tmp_11_reg_3126_pp0_iter30_reg_reg[79]' (FDE) to 'tmp_10_reg_3120_pp0_iter30_reg_reg[79]'
INFO: [Synth 8-3886] merging instance 'tmp_11_reg_3126_pp0_iter31_reg_reg[79]' (FDE) to 'tmp_10_reg_3120_pp0_iter31_reg_reg[79]'
INFO: [Synth 8-3886] merging instance 'tmp_11_reg_3126_pp0_iter32_reg_reg[79]' (FDE) to 'tmp_10_reg_3120_pp0_iter32_reg_reg[79]'
INFO: [Synth 8-3886] merging instance 'tmp_11_reg_3126_pp0_iter33_reg_reg[79]' (FDE) to 'tmp_10_reg_3120_pp0_iter33_reg_reg[79]'
INFO: [Synth 8-3886] merging instance 'tmp_11_reg_3126_reg[78]' (FDE) to 'tmp_10_reg_3120_reg[78]'
INFO: [Synth 8-3886] merging instance 'tmp_11_reg_3126_pp0_iter29_reg_reg[78]' (FDE) to 'tmp_10_reg_3120_pp0_iter29_reg_reg[78]'
INFO: [Synth 8-3886] merging instance 'tmp_11_reg_3126_pp0_iter30_reg_reg[78]' (FDE) to 'tmp_10_reg_3120_pp0_iter30_reg_reg[78]'
INFO: [Synth 8-3886] merging instance 'tmp_11_reg_3126_pp0_iter31_reg_reg[78]' (FDE) to 'tmp_10_reg_3120_pp0_iter31_reg_reg[78]'
INFO: [Synth 8-3886] merging instance 'tmp_11_reg_3126_pp0_iter32_reg_reg[78]' (FDE) to 'tmp_10_reg_3120_pp0_iter32_reg_reg[78]'
INFO: [Synth 8-3886] merging instance 'tmp_11_reg_3126_pp0_iter33_reg_reg[78]' (FDE) to 'tmp_10_reg_3120_pp0_iter33_reg_reg[78]'
INFO: [Synth 8-3886] merging instance 'tmp_11_reg_3126_reg[77]' (FDE) to 'tmp_10_reg_3120_reg[77]'
INFO: [Synth 8-3886] merging instance 'tmp_11_reg_3126_pp0_iter29_reg_reg[77]' (FDE) to 'tmp_10_reg_3120_pp0_iter29_reg_reg[77]'
INFO: [Synth 8-3886] merging instance 'tmp_11_reg_3126_pp0_iter30_reg_reg[77]' (FDE) to 'tmp_10_reg_3120_pp0_iter30_reg_reg[77]'
INFO: [Synth 8-3886] merging instance 'tmp_11_reg_3126_pp0_iter31_reg_reg[77]' (FDE) to 'tmp_10_reg_3120_pp0_iter31_reg_reg[77]'
INFO: [Synth 8-3886] merging instance 'tmp_11_reg_3126_pp0_iter32_reg_reg[77]' (FDE) to 'tmp_10_reg_3120_pp0_iter32_reg_reg[77]'
INFO: [Synth 8-3886] merging instance 'tmp_11_reg_3126_pp0_iter33_reg_reg[77]' (FDE) to 'tmp_10_reg_3120_pp0_iter33_reg_reg[77]'
INFO: [Synth 8-3886] merging instance 'tmp_11_reg_3126_reg[76]' (FDE) to 'tmp_10_reg_3120_reg[76]'
INFO: [Synth 8-3886] merging instance 'tmp_11_reg_3126_pp0_iter29_reg_reg[76]' (FDE) to 'tmp_10_reg_3120_pp0_iter29_reg_reg[76]'
INFO: [Synth 8-3886] merging instance 'tmp_11_reg_3126_pp0_iter30_reg_reg[76]' (FDE) to 'tmp_10_reg_3120_pp0_iter30_reg_reg[76]'
INFO: [Synth 8-3886] merging instance 'tmp_11_reg_3126_pp0_iter31_reg_reg[76]' (FDE) to 'tmp_10_reg_3120_pp0_iter31_reg_reg[76]'
INFO: [Synth 8-3886] merging instance 'tmp_11_reg_3126_pp0_iter32_reg_reg[76]' (FDE) to 'tmp_10_reg_3120_pp0_iter32_reg_reg[76]'
INFO: [Synth 8-3886] merging instance 'tmp_11_reg_3126_pp0_iter33_reg_reg[76]' (FDE) to 'tmp_10_reg_3120_pp0_iter33_reg_reg[76]'
INFO: [Synth 8-3886] merging instance 'tmp_11_reg_3126_reg[75]' (FDE) to 'tmp_10_reg_3120_reg[75]'
INFO: [Synth 8-3886] merging instance 'tmp_11_reg_3126_pp0_iter29_reg_reg[75]' (FDE) to 'tmp_10_reg_3120_pp0_iter29_reg_reg[75]'
INFO: [Synth 8-3886] merging instance 'tmp_11_reg_3126_pp0_iter30_reg_reg[75]' (FDE) to 'tmp_10_reg_3120_pp0_iter30_reg_reg[75]'
INFO: [Synth 8-3886] merging instance 'tmp_11_reg_3126_pp0_iter31_reg_reg[75]' (FDE) to 'tmp_10_reg_3120_pp0_iter31_reg_reg[75]'
INFO: [Synth 8-3886] merging instance 'tmp_11_reg_3126_pp0_iter32_reg_reg[75]' (FDE) to 'tmp_10_reg_3120_pp0_iter32_reg_reg[75]'
INFO: [Synth 8-3886] merging instance 'tmp_11_reg_3126_pp0_iter33_reg_reg[75]' (FDE) to 'tmp_10_reg_3120_pp0_iter33_reg_reg[75]'
INFO: [Synth 8-3886] merging instance 'tmp_11_reg_3126_reg[74]' (FDE) to 'tmp_10_reg_3120_reg[74]'
INFO: [Synth 8-3886] merging instance 'tmp_11_reg_3126_pp0_iter29_reg_reg[74]' (FDE) to 'tmp_10_reg_3120_pp0_iter29_reg_reg[74]'
INFO: [Synth 8-3886] merging instance 'tmp_11_reg_3126_pp0_iter30_reg_reg[74]' (FDE) to 'tmp_10_reg_3120_pp0_iter30_reg_reg[74]'
INFO: [Synth 8-3886] merging instance 'tmp_11_reg_3126_pp0_iter31_reg_reg[74]' (FDE) to 'tmp_10_reg_3120_pp0_iter31_reg_reg[74]'
INFO: [Synth 8-3886] merging instance 'tmp_11_reg_3126_pp0_iter32_reg_reg[74]' (FDE) to 'tmp_10_reg_3120_pp0_iter32_reg_reg[74]'
INFO: [Synth 8-3886] merging instance 'tmp_11_reg_3126_pp0_iter33_reg_reg[74]' (FDE) to 'tmp_10_reg_3120_pp0_iter33_reg_reg[74]'
INFO: [Synth 8-3886] merging instance 'tmp_11_reg_3126_reg[73]' (FDE) to 'tmp_10_reg_3120_reg[73]'
INFO: [Synth 8-3886] merging instance 'tmp_11_reg_3126_pp0_iter29_reg_reg[73]' (FDE) to 'tmp_10_reg_3120_pp0_iter29_reg_reg[73]'
INFO: [Synth 8-3886] merging instance 'tmp_11_reg_3126_pp0_iter30_reg_reg[73]' (FDE) to 'tmp_10_reg_3120_pp0_iter30_reg_reg[73]'
INFO: [Synth 8-3886] merging instance 'tmp_11_reg_3126_pp0_iter31_reg_reg[73]' (FDE) to 'tmp_10_reg_3120_pp0_iter31_reg_reg[73]'
INFO: [Synth 8-3886] merging instance 'tmp_11_reg_3126_pp0_iter32_reg_reg[73]' (FDE) to 'tmp_10_reg_3120_pp0_iter32_reg_reg[73]'
INFO: [Synth 8-3886] merging instance 'tmp_11_reg_3126_pp0_iter33_reg_reg[73]' (FDE) to 'tmp_10_reg_3120_pp0_iter33_reg_reg[73]'
INFO: [Synth 8-3886] merging instance 'tmp_11_reg_3126_reg[72]' (FDE) to 'tmp_10_reg_3120_reg[72]'
INFO: [Synth 8-3886] merging instance 'tmp_11_reg_3126_pp0_iter29_reg_reg[72]' (FDE) to 'tmp_10_reg_3120_pp0_iter29_reg_reg[72]'
INFO: [Synth 8-3886] merging instance 'tmp_11_reg_3126_pp0_iter30_reg_reg[72]' (FDE) to 'tmp_10_reg_3120_pp0_iter30_reg_reg[72]'
INFO: [Synth 8-3886] merging instance 'tmp_11_reg_3126_pp0_iter31_reg_reg[72]' (FDE) to 'tmp_10_reg_3120_pp0_iter31_reg_reg[72]'
INFO: [Synth 8-3886] merging instance 'tmp_11_reg_3126_pp0_iter32_reg_reg[72]' (FDE) to 'tmp_10_reg_3120_pp0_iter32_reg_reg[72]'
INFO: [Synth 8-3886] merging instance 'tmp_11_reg_3126_pp0_iter33_reg_reg[72]' (FDE) to 'tmp_10_reg_3120_pp0_iter33_reg_reg[72]'
INFO: [Synth 8-3886] merging instance 'tmp_11_reg_3126_reg[71]' (FDE) to 'tmp_10_reg_3120_reg[71]'
INFO: [Synth 8-3886] merging instance 'tmp_11_reg_3126_pp0_iter29_reg_reg[71]' (FDE) to 'tmp_10_reg_3120_pp0_iter29_reg_reg[71]'
INFO: [Synth 8-3886] merging instance 'tmp_11_reg_3126_pp0_iter30_reg_reg[71]' (FDE) to 'tmp_10_reg_3120_pp0_iter30_reg_reg[71]'
INFO: [Synth 8-3886] merging instance 'tmp_11_reg_3126_pp0_iter31_reg_reg[71]' (FDE) to 'tmp_10_reg_3120_pp0_iter31_reg_reg[71]'
INFO: [Synth 8-3886] merging instance 'tmp_11_reg_3126_pp0_iter32_reg_reg[71]' (FDE) to 'tmp_10_reg_3120_pp0_iter32_reg_reg[71]'
INFO: [Synth 8-3886] merging instance 'tmp_11_reg_3126_pp0_iter33_reg_reg[71]' (FDE) to 'tmp_10_reg_3120_pp0_iter33_reg_reg[71]'
INFO: [Synth 8-3886] merging instance 'tmp_11_reg_3126_reg[70]' (FDE) to 'tmp_10_reg_3120_reg[70]'
INFO: [Synth 8-3886] merging instance 'tmp_11_reg_3126_pp0_iter29_reg_reg[70]' (FDE) to 'tmp_10_reg_3120_pp0_iter29_reg_reg[70]'
INFO: [Synth 8-3886] merging instance 'tmp_11_reg_3126_pp0_iter30_reg_reg[70]' (FDE) to 'tmp_10_reg_3120_pp0_iter30_reg_reg[70]'
INFO: [Synth 8-3886] merging instance 'tmp_11_reg_3126_pp0_iter31_reg_reg[70]' (FDE) to 'tmp_10_reg_3120_pp0_iter31_reg_reg[70]'
INFO: [Synth 8-3886] merging instance 'tmp_11_reg_3126_pp0_iter32_reg_reg[70]' (FDE) to 'tmp_10_reg_3120_pp0_iter32_reg_reg[70]'
INFO: [Synth 8-3886] merging instance 'tmp_11_reg_3126_pp0_iter33_reg_reg[70]' (FDE) to 'tmp_10_reg_3120_pp0_iter33_reg_reg[70]'
INFO: [Synth 8-3886] merging instance 'tmp_11_reg_3126_reg[69]' (FDE) to 'tmp_10_reg_3120_reg[69]'
INFO: [Synth 8-3886] merging instance 'tmp_11_reg_3126_pp0_iter29_reg_reg[69]' (FDE) to 'tmp_10_reg_3120_pp0_iter29_reg_reg[69]'
INFO: [Synth 8-3886] merging instance 'tmp_11_reg_3126_pp0_iter30_reg_reg[69]' (FDE) to 'tmp_10_reg_3120_pp0_iter30_reg_reg[69]'
INFO: [Synth 8-3886] merging instance 'tmp_11_reg_3126_pp0_iter31_reg_reg[69]' (FDE) to 'tmp_10_reg_3120_pp0_iter31_reg_reg[69]'
INFO: [Synth 8-3886] merging instance 'tmp_11_reg_3126_pp0_iter32_reg_reg[69]' (FDE) to 'tmp_10_reg_3120_pp0_iter32_reg_reg[69]'
INFO: [Synth 8-3886] merging instance 'tmp_11_reg_3126_pp0_iter33_reg_reg[69]' (FDE) to 'tmp_10_reg_3120_pp0_iter33_reg_reg[69]'
INFO: [Synth 8-3886] merging instance 'tmp_11_reg_3126_reg[68]' (FDE) to 'tmp_10_reg_3120_reg[68]'
INFO: [Synth 8-3886] merging instance 'tmp_11_reg_3126_pp0_iter29_reg_reg[68]' (FDE) to 'tmp_10_reg_3120_pp0_iter29_reg_reg[68]'
INFO: [Synth 8-3886] merging instance 'tmp_11_reg_3126_pp0_iter30_reg_reg[68]' (FDE) to 'tmp_10_reg_3120_pp0_iter30_reg_reg[68]'
INFO: [Synth 8-3886] merging instance 'tmp_11_reg_3126_pp0_iter31_reg_reg[68]' (FDE) to 'tmp_10_reg_3120_pp0_iter31_reg_reg[68]'
INFO: [Synth 8-3886] merging instance 'tmp_11_reg_3126_pp0_iter32_reg_reg[68]' (FDE) to 'tmp_10_reg_3120_pp0_iter32_reg_reg[68]'
INFO: [Synth 8-3886] merging instance 'tmp_11_reg_3126_pp0_iter33_reg_reg[68]' (FDE) to 'tmp_10_reg_3120_pp0_iter33_reg_reg[68]'
INFO: [Synth 8-3886] merging instance 'tmp_11_reg_3126_reg[67]' (FDE) to 'tmp_10_reg_3120_reg[67]'
INFO: [Synth 8-3886] merging instance 'tmp_11_reg_3126_pp0_iter29_reg_reg[67]' (FDE) to 'tmp_10_reg_3120_pp0_iter29_reg_reg[67]'
INFO: [Synth 8-3886] merging instance 'tmp_11_reg_3126_pp0_iter30_reg_reg[67]' (FDE) to 'tmp_10_reg_3120_pp0_iter30_reg_reg[67]'
INFO: [Synth 8-3886] merging instance 'tmp_11_reg_3126_pp0_iter31_reg_reg[67]' (FDE) to 'tmp_10_reg_3120_pp0_iter31_reg_reg[67]'
INFO: [Synth 8-3886] merging instance 'tmp_11_reg_3126_pp0_iter32_reg_reg[67]' (FDE) to 'tmp_10_reg_3120_pp0_iter32_reg_reg[67]'
INFO: [Synth 8-3886] merging instance 'tmp_11_reg_3126_pp0_iter33_reg_reg[67]' (FDE) to 'tmp_10_reg_3120_pp0_iter33_reg_reg[67]'
INFO: [Synth 8-3886] merging instance 'tmp_11_reg_3126_reg[66]' (FDE) to 'tmp_10_reg_3120_reg[66]'
INFO: [Synth 8-3886] merging instance 'tmp_11_reg_3126_pp0_iter29_reg_reg[66]' (FDE) to 'tmp_10_reg_3120_pp0_iter29_reg_reg[66]'
INFO: [Synth 8-3886] merging instance 'tmp_11_reg_3126_pp0_iter30_reg_reg[66]' (FDE) to 'tmp_10_reg_3120_pp0_iter30_reg_reg[66]'
INFO: [Synth 8-3886] merging instance 'tmp_11_reg_3126_pp0_iter31_reg_reg[66]' (FDE) to 'tmp_10_reg_3120_pp0_iter31_reg_reg[66]'
INFO: [Synth 8-3886] merging instance 'tmp_11_reg_3126_pp0_iter32_reg_reg[66]' (FDE) to 'tmp_10_reg_3120_pp0_iter32_reg_reg[66]'
INFO: [Synth 8-3886] merging instance 'tmp_11_reg_3126_pp0_iter33_reg_reg[66]' (FDE) to 'tmp_10_reg_3120_pp0_iter33_reg_reg[66]'
INFO: [Synth 8-3886] merging instance 'tmp_10_reg_3120_reg[15]' (FDE) to 'tmp_11_reg_3126_reg[15]'
INFO: [Synth 8-3886] merging instance 'tmp_10_reg_3120_pp0_iter29_reg_reg[15]' (FDE) to 'tmp_11_reg_3126_pp0_iter29_reg_reg[15]'
INFO: [Synth 8-3886] merging instance 'tmp_10_reg_3120_pp0_iter30_reg_reg[15]' (FDE) to 'tmp_11_reg_3126_pp0_iter30_reg_reg[15]'
INFO: [Synth 8-3886] merging instance 'tmp_10_reg_3120_pp0_iter31_reg_reg[15]' (FDE) to 'tmp_11_reg_3126_pp0_iter31_reg_reg[15]'
INFO: [Synth 8-3886] merging instance 'tmp_10_reg_3120_pp0_iter32_reg_reg[15]' (FDE) to 'tmp_11_reg_3126_pp0_iter32_reg_reg[15]'
INFO: [Synth 8-3886] merging instance 'tmp_10_reg_3120_pp0_iter33_reg_reg[15]' (FDE) to 'tmp_11_reg_3126_pp0_iter33_reg_reg[15]'
INFO: [Synth 8-3886] merging instance 'tmp_10_reg_3120_reg[14]' (FDE) to 'tmp_11_reg_3126_reg[14]'
INFO: [Synth 8-3886] merging instance 'tmp_10_reg_3120_pp0_iter29_reg_reg[14]' (FDE) to 'tmp_11_reg_3126_pp0_iter29_reg_reg[14]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln24_reg_5185_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln24_reg_5185_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln24_reg_5185_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln24_reg_5185_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln24_reg_5185_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln24_reg_5185_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln24_reg_5185_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln24_reg_5185_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln24_reg_5185_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln24_reg_5185_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln24_reg_5185_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln24_reg_5185_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln24_reg_5185_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln24_reg_5185_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln24_reg_5185_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln24_reg_5185_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln24_reg_5185_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln24_reg_5185_reg[25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln24_reg_5185_reg[26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln24_reg_5185_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln24_reg_5185_reg[28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln24_reg_5185_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln24_reg_5185_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln24_reg_5185_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln24_reg_5185_reg[32] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln24_reg_5185_reg[33] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln24_reg_5185_reg[34] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln24_reg_5185_reg[35] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln24_reg_5185_reg[36] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln24_reg_5185_reg[37] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln24_reg_5185_reg[38] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln24_reg_5185_reg[39] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln24_reg_5185_reg[40] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln24_reg_5185_reg[41] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln24_reg_5185_reg[42] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln24_reg_5185_reg[43] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln24_reg_5185_reg[44] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln24_reg_5185_reg[45] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln24_reg_5185_reg[46] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln24_reg_5185_reg[47] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln24_reg_5185_reg[48] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln24_reg_5185_reg[49] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln24_reg_5185_reg[50] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln24_reg_5185_reg[51] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln24_reg_5185_reg[52] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln24_reg_5185_reg[53] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln24_reg_5185_reg[54] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln24_reg_5185_reg[55] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln24_reg_5185_reg[56] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln24_reg_5185_reg[57] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln24_reg_5185_reg[58] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln24_reg_5185_reg[59] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln24_reg_5185_reg[60] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln24_reg_5185_reg[61] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln24_reg_5185_reg[62] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln24_reg_5185_reg[63] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln24_reg_5185_reg[64] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln24_reg_5185_reg[65] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln24_reg_5185_reg[66] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln24_reg_5185_reg[67] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln24_reg_5185_reg[68] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln24_reg_5185_reg[69] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln24_reg_5185_reg[70] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln24_reg_5185_reg[71] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln24_reg_5185_reg[72] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln24_reg_5185_reg[73] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln24_reg_5185_reg[74] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln24_reg_5185_reg[75] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln24_reg_5185_reg[76] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln24_reg_5185_reg[77] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln24_reg_5185_reg[78] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln24_reg_5185_reg[79] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln24_reg_5185_reg[80] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln24_reg_5185_reg[81] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln24_reg_5185_reg[82] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln24_reg_5185_reg[83] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln24_reg_5185_reg[84] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln24_reg_5185_reg[85] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln24_reg_5185_reg[86] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln24_reg_5185_reg[87] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln24_reg_5185_reg[88] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln24_reg_5185_reg[89] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln24_reg_5185_reg[90] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln24_reg_5185_reg[91] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln24_reg_5185_reg[92] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln24_reg_5185_reg[93] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln24_reg_5185_reg[94] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln24_reg_5185_reg[95] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln24_reg_5185_reg[96] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln24_reg_5185_reg[97] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln24_reg_5185_reg[98] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln24_reg_5185_reg[99] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3936] Found unconnected internal register 'ALIGN_Z_D/MUX_LOOP[2].DEL_Z_D/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '16' to '1' bits. [c:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d531/hdl/xbip_pipe_v3_0_vh_rfs.vhd:361]
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-3936] Found unconnected internal register 'g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.c_high_delay_balance/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2]' and it is trimmed from '24' to '23' bits. [c:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d531/hdl/xbip_pipe_v3_0_vh_rfs.vhd:366]
INFO: [Synth 8-3936] Found unconnected internal register 'NORMALIZE_RND1_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '2' to '1' bits. [c:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d531/hdl/xbip_pipe_v3_0_vh_rfs.vhd:361]
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (8)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (8)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (8)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (8)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (8)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (8)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (8)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (8)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (8)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (8)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (8)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (8)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (8)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (8)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (8)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (8)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (8)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (8)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (8)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (8)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (8)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (8)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (8)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (8)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (8)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (8)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (8)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (8)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (8)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (8)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (8)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (8)
INFO: [Synth 8-3936] Found unconnected internal register 'EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2]' and it is trimmed from '12' to '11' bits. [c:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d531/hdl/xbip_pipe_v3_0_vh_rfs.vhd:366]
INFO: [Synth 8-3936] Found unconnected internal register 'EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '12' to '11' bits. [c:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d531/hdl/xbip_pipe_v3_0_vh_rfs.vhd:361]
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (8)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (8)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (8)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (8)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (8)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (8)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (8)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (8)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (8)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (8)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (8)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (8)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (8)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (8)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (8)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (8)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (8)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (8)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (8)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (8)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (8)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (8)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (8)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (8)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (8)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (8)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (8)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (8)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (8)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (8)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (8)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (8)
INFO: [Synth 8-3936] Found unconnected internal register 'EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2]' and it is trimmed from '12' to '11' bits. [c:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d531/hdl/xbip_pipe_v3_0_vh_rfs.vhd:366]
INFO: [Synth 8-3936] Found unconnected internal register 'EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '12' to '11' bits. [c:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d531/hdl/xbip_pipe_v3_0_vh_rfs.vhd:361]
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3332] Sequential element (dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP[0].bppDSP[0].need_output_delay.output_delay/dN_hlutnm.srl_loop[0].i_fdre0) is unused and will be removed from module multadd__parameterized1.
INFO: [Synth 8-3332] Sequential element (dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP[0].bppDSP[0].need_output_delay.output_delay/dN_hlutnm.srl_loop[0].i_fdre1) is unused and will be removed from module multadd__parameterized1.
INFO: [Synth 8-3332] Sequential element (dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP[0].bppDSP[0].need_output_delay.output_delay/dN_hlutnm.srl_loop[1].i_fdre0) is unused and will be removed from module multadd__parameterized1.
INFO: [Synth 8-3332] Sequential element (dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP[0].bppDSP[0].need_output_delay.output_delay/dN_hlutnm.srl_loop[1].i_fdre1) is unused and will be removed from module multadd__parameterized1.
INFO: [Synth 8-3332] Sequential element (dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP[0].bppDSP[0].need_output_delay.output_delay/dN_hlutnm.srl_loop[2].i_fdre0) is unused and will be removed from module multadd__parameterized1.
INFO: [Synth 8-3332] Sequential element (dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP[0].bppDSP[0].need_output_delay.output_delay/dN_hlutnm.srl_loop[2].i_fdre1) is unused and will be removed from module multadd__parameterized1.
INFO: [Synth 8-3332] Sequential element (dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP[0].bppDSP[0].need_output_delay.output_delay/dN_hlutnm.srl_loop[3].i_fdre0) is unused and will be removed from module multadd__parameterized1.
INFO: [Synth 8-3332] Sequential element (dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP[0].bppDSP[0].need_output_delay.output_delay/dN_hlutnm.srl_loop[3].i_fdre1) is unused and will be removed from module multadd__parameterized1.
INFO: [Synth 8-3332] Sequential element (dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP[0].bppDSP[0].need_output_delay.output_delay/dN_hlutnm.srl_loop[4].i_fdre0) is unused and will be removed from module multadd__parameterized1.
INFO: [Synth 8-3332] Sequential element (dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP[0].bppDSP[0].need_output_delay.output_delay/dN_hlutnm.srl_loop[4].i_fdre1) is unused and will be removed from module multadd__parameterized1.
INFO: [Synth 8-3332] Sequential element (dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP[0].bppDSP[0].need_output_delay.output_delay/dN_hlutnm.srl_loop[5].i_fdre0) is unused and will be removed from module multadd__parameterized1.
INFO: [Synth 8-3332] Sequential element (dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP[0].bppDSP[0].need_output_delay.output_delay/dN_hlutnm.srl_loop[5].i_fdre1) is unused and will be removed from module multadd__parameterized1.
INFO: [Synth 8-3332] Sequential element (dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP[0].bppDSP[0].need_output_delay.output_delay/dN_hlutnm.srl_loop[6].i_fdre0) is unused and will be removed from module multadd__parameterized1.
INFO: [Synth 8-3332] Sequential element (dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP[0].bppDSP[0].need_output_delay.output_delay/dN_hlutnm.srl_loop[6].i_fdre1) is unused and will be removed from module multadd__parameterized1.
INFO: [Synth 8-3332] Sequential element (dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP[0].bppDSP[0].need_output_delay.output_delay/dN_hlutnm.srl_loop[7].i_fdre0) is unused and will be removed from module multadd__parameterized1.
INFO: [Synth 8-3332] Sequential element (dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP[0].bppDSP[0].need_output_delay.output_delay/dN_hlutnm.srl_loop[7].i_fdre1) is unused and will be removed from module multadd__parameterized1.
INFO: [Synth 8-3332] Sequential element (dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP[0].bppDSP[0].need_output_delay.output_delay/dN_hlutnm.runt_srl_loop.i_fdre) is unused and will be removed from module multadd__parameterized1.
INFO: [Synth 8-3332] Sequential element (dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP[1].bppDSP[0].need_output_delay.output_delay/dN_hlutnm.srl_loop[0].i_fdre0) is unused and will be removed from module multadd__parameterized1.
INFO: [Synth 8-3332] Sequential element (dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP[1].bppDSP[0].need_output_delay.output_delay/dN_hlutnm.srl_loop[0].i_fdre1) is unused and will be removed from module multadd__parameterized1.
INFO: [Synth 8-3332] Sequential element (dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP[1].bppDSP[0].need_output_delay.output_delay/dN_hlutnm.srl_loop[1].i_fdre0) is unused and will be removed from module multadd__parameterized1.
INFO: [Synth 8-3332] Sequential element (dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP[1].bppDSP[0].need_output_delay.output_delay/dN_hlutnm.srl_loop[1].i_fdre1) is unused and will be removed from module multadd__parameterized1.
INFO: [Synth 8-3332] Sequential element (dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP[1].bppDSP[0].need_output_delay.output_delay/dN_hlutnm.srl_loop[2].i_fdre0) is unused and will be removed from module multadd__parameterized1.
INFO: [Synth 8-3332] Sequential element (dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP[1].bppDSP[0].need_output_delay.output_delay/dN_hlutnm.srl_loop[2].i_fdre1) is unused and will be removed from module multadd__parameterized1.
INFO: [Synth 8-3332] Sequential element (dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP[1].bppDSP[0].need_output_delay.output_delay/dN_hlutnm.srl_loop[3].i_fdre0) is unused and will be removed from module multadd__parameterized1.
INFO: [Synth 8-3332] Sequential element (dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP[1].bppDSP[0].need_output_delay.output_delay/dN_hlutnm.srl_loop[3].i_fdre1) is unused and will be removed from module multadd__parameterized1.
INFO: [Synth 8-3332] Sequential element (dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP[1].bppDSP[0].need_output_delay.output_delay/dN_hlutnm.srl_loop[4].i_fdre0) is unused and will be removed from module multadd__parameterized1.
INFO: [Synth 8-3332] Sequential element (dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP[1].bppDSP[0].need_output_delay.output_delay/dN_hlutnm.srl_loop[4].i_fdre1) is unused and will be removed from module multadd__parameterized1.
INFO: [Synth 8-3332] Sequential element (dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP[1].bppDSP[0].need_output_delay.output_delay/dN_hlutnm.srl_loop[5].i_fdre0) is unused and will be removed from module multadd__parameterized1.
INFO: [Synth 8-3332] Sequential element (dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP[1].bppDSP[0].need_output_delay.output_delay/dN_hlutnm.srl_loop[5].i_fdre1) is unused and will be removed from module multadd__parameterized1.
INFO: [Synth 8-3332] Sequential element (dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP[1].bppDSP[0].need_output_delay.output_delay/dN_hlutnm.srl_loop[6].i_fdre0) is unused and will be removed from module multadd__parameterized1.
INFO: [Synth 8-3332] Sequential element (dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP[1].bppDSP[0].need_output_delay.output_delay/dN_hlutnm.srl_loop[6].i_fdre1) is unused and will be removed from module multadd__parameterized1.
INFO: [Synth 8-3332] Sequential element (dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP[1].bppDSP[0].need_output_delay.output_delay/dN_hlutnm.srl_loop[7].i_fdre0) is unused and will be removed from module multadd__parameterized1.
INFO: [Synth 8-3332] Sequential element (dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP[1].bppDSP[0].need_output_delay.output_delay/dN_hlutnm.srl_loop[7].i_fdre1) is unused and will be removed from module multadd__parameterized1.
INFO: [Synth 8-3332] Sequential element (dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP[1].bppDSP[0].need_output_delay.output_delay/dN_hlutnm.runt_srl_loop.i_fdre) is unused and will be removed from module multadd__parameterized1.
INFO: [Synth 8-3936] Found unconnected internal register 'RT[26].MA_DEL.MANT_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '3' to '2' bits. [c:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d531/hdl/xbip_pipe_v3_0_vh_rfs.vhd:361]
INFO: [Synth 8-3936] Found unconnected internal register 'RT[25].MA_DEL.MANT_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '5' to '4' bits. [c:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d531/hdl/xbip_pipe_v3_0_vh_rfs.vhd:361]
INFO: [Synth 8-3936] Found unconnected internal register 'RT[24].MA_DEL.MANT_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '7' to '6' bits. [c:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d531/hdl/xbip_pipe_v3_0_vh_rfs.vhd:361]
INFO: [Synth 8-3936] Found unconnected internal register 'RT[23].MA_DEL.MANT_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [c:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d531/hdl/xbip_pipe_v3_0_vh_rfs.vhd:361]
INFO: [Synth 8-3936] Found unconnected internal register 'RT[22].MA_DEL.MANT_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '11' to '10' bits. [c:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d531/hdl/xbip_pipe_v3_0_vh_rfs.vhd:361]
INFO: [Synth 8-3936] Found unconnected internal register 'RT[21].MA_DEL.MANT_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '13' to '12' bits. [c:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d531/hdl/xbip_pipe_v3_0_vh_rfs.vhd:361]
INFO: [Synth 8-3936] Found unconnected internal register 'RT[20].MA_DEL.MANT_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '15' to '14' bits. [c:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d531/hdl/xbip_pipe_v3_0_vh_rfs.vhd:361]
INFO: [Synth 8-3936] Found unconnected internal register 'RT[19].MA_DEL.MANT_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '17' to '16' bits. [c:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d531/hdl/xbip_pipe_v3_0_vh_rfs.vhd:361]
INFO: [Synth 8-3936] Found unconnected internal register 'RT[18].MA_DEL.MANT_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '19' to '18' bits. [c:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d531/hdl/xbip_pipe_v3_0_vh_rfs.vhd:361]
INFO: [Synth 8-3936] Found unconnected internal register 'RT[17].MA_DEL.MANT_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '21' to '20' bits. [c:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d531/hdl/xbip_pipe_v3_0_vh_rfs.vhd:361]
INFO: [Synth 8-3936] Found unconnected internal register 'RT[16].MA_DEL.MANT_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '23' to '22' bits. [c:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d531/hdl/xbip_pipe_v3_0_vh_rfs.vhd:361]
INFO: [Synth 8-3936] Found unconnected internal register 'RT[15].MA_DEL.MANT_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '25' to '24' bits. [c:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d531/hdl/xbip_pipe_v3_0_vh_rfs.vhd:361]
INFO: [Synth 8-3936] Found unconnected internal register 'RT[14].MA_DEL.MANT_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '27' to '26' bits. [c:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d531/hdl/xbip_pipe_v3_0_vh_rfs.vhd:361]
INFO: [Synth 8-3936] Found unconnected internal register 'RT[13].MA_DEL.MANT_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '29' to '28' bits. [c:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d531/hdl/xbip_pipe_v3_0_vh_rfs.vhd:361]
INFO: [Synth 8-3936] Found unconnected internal register 'RT[12].MA_DEL.MANT_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '31' to '30' bits. [c:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d531/hdl/xbip_pipe_v3_0_vh_rfs.vhd:361]
INFO: [Synth 8-3936] Found unconnected internal register 'RT[11].MA_DEL.MANT_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '33' to '32' bits. [c:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d531/hdl/xbip_pipe_v3_0_vh_rfs.vhd:361]
INFO: [Synth 8-3936] Found unconnected internal register 'RT[10].MA_DEL.MANT_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '35' to '34' bits. [c:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d531/hdl/xbip_pipe_v3_0_vh_rfs.vhd:361]
INFO: [Synth 8-3936] Found unconnected internal register 'RT[9].MA_DEL.MANT_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '37' to '36' bits. [c:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d531/hdl/xbip_pipe_v3_0_vh_rfs.vhd:361]
INFO: [Synth 8-3936] Found unconnected internal register 'RT[8].MA_DEL.MANT_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '39' to '38' bits. [c:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d531/hdl/xbip_pipe_v3_0_vh_rfs.vhd:361]
INFO: [Synth 8-3936] Found unconnected internal register 'RT[7].MA_DEL.MANT_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '41' to '40' bits. [c:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d531/hdl/xbip_pipe_v3_0_vh_rfs.vhd:361]
INFO: [Synth 8-3936] Found unconnected internal register 'RT[6].MA_DEL.MANT_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '43' to '42' bits. [c:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d531/hdl/xbip_pipe_v3_0_vh_rfs.vhd:361]
INFO: [Synth 8-3936] Found unconnected internal register 'RT[5].MA_DEL.MANT_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '45' to '44' bits. [c:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d531/hdl/xbip_pipe_v3_0_vh_rfs.vhd:361]
INFO: [Synth 8-3936] Found unconnected internal register 'RT[4].MA_DEL.MANT_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '47' to '46' bits. [c:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d531/hdl/xbip_pipe_v3_0_vh_rfs.vhd:361]
INFO: [Synth 8-3936] Found unconnected internal register 'RT[3].MA_DEL.MANT_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '49' to '48' bits. [c:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d531/hdl/xbip_pipe_v3_0_vh_rfs.vhd:361]
INFO: [Synth 8-3936] Found unconnected internal register 'RT[2].MA_DEL.MANT_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '51' to '50' bits. [c:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d531/hdl/xbip_pipe_v3_0_vh_rfs.vhd:361]
INFO: [Synth 8-3936] Found unconnected internal register 'RT[1].MA_DEL.MANT_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '53' to '52' bits. [c:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d531/hdl/xbip_pipe_v3_0_vh_rfs.vhd:361]
INFO: [Synth 8-3936] Found unconnected internal register 'RT[0].MA_DEL.MANT_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '55' to '54' bits. [c:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d531/hdl/xbip_pipe_v3_0_vh_rfs.vhd:361]
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3936] Found unconnected internal register 'RT[53].Q_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '55' to '53' bits. [c:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d531/hdl/xbip_pipe_v3_0_vh_rfs.vhd:361]
INFO: [Synth 8-3936] Found unconnected internal register 'RT[51].Q_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '55' to '51' bits. [c:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d531/hdl/xbip_pipe_v3_0_vh_rfs.vhd:361]
INFO: [Synth 8-3936] Found unconnected internal register 'RT[49].Q_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '55' to '49' bits. [c:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d531/hdl/xbip_pipe_v3_0_vh_rfs.vhd:361]
INFO: [Synth 8-3936] Found unconnected internal register 'RT[47].Q_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '55' to '47' bits. [c:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d531/hdl/xbip_pipe_v3_0_vh_rfs.vhd:361]
INFO: [Synth 8-3936] Found unconnected internal register 'RT[45].Q_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '55' to '45' bits. [c:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d531/hdl/xbip_pipe_v3_0_vh_rfs.vhd:361]
INFO: [Synth 8-3936] Found unconnected internal register 'RT[43].Q_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '55' to '43' bits. [c:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d531/hdl/xbip_pipe_v3_0_vh_rfs.vhd:361]
INFO: [Synth 8-3936] Found unconnected internal register 'RT[41].Q_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '55' to '41' bits. [c:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d531/hdl/xbip_pipe_v3_0_vh_rfs.vhd:361]
INFO: [Synth 8-3936] Found unconnected internal register 'RT[39].Q_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '55' to '39' bits. [c:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d531/hdl/xbip_pipe_v3_0_vh_rfs.vhd:361]
INFO: [Synth 8-3936] Found unconnected internal register 'RT[37].Q_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '55' to '37' bits. [c:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d531/hdl/xbip_pipe_v3_0_vh_rfs.vhd:361]
INFO: [Synth 8-3936] Found unconnected internal register 'RT[35].Q_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '55' to '35' bits. [c:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d531/hdl/xbip_pipe_v3_0_vh_rfs.vhd:361]
INFO: [Synth 8-3936] Found unconnected internal register 'RT[33].Q_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '55' to '33' bits. [c:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d531/hdl/xbip_pipe_v3_0_vh_rfs.vhd:361]
INFO: [Synth 8-3936] Found unconnected internal register 'RT[31].Q_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '55' to '31' bits. [c:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d531/hdl/xbip_pipe_v3_0_vh_rfs.vhd:361]
INFO: [Synth 8-3936] Found unconnected internal register 'RT[29].Q_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '55' to '29' bits. [c:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d531/hdl/xbip_pipe_v3_0_vh_rfs.vhd:361]
INFO: [Synth 8-3936] Found unconnected internal register 'RT[27].Q_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '55' to '27' bits. [c:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d531/hdl/xbip_pipe_v3_0_vh_rfs.vhd:361]
INFO: [Synth 8-3936] Found unconnected internal register 'RT[25].Q_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '55' to '25' bits. [c:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d531/hdl/xbip_pipe_v3_0_vh_rfs.vhd:361]
INFO: [Synth 8-3936] Found unconnected internal register 'RT[23].Q_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '55' to '23' bits. [c:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d531/hdl/xbip_pipe_v3_0_vh_rfs.vhd:361]
INFO: [Synth 8-3936] Found unconnected internal register 'RT[21].Q_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '55' to '21' bits. [c:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d531/hdl/xbip_pipe_v3_0_vh_rfs.vhd:361]
INFO: [Synth 8-3936] Found unconnected internal register 'RT[19].Q_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '55' to '19' bits. [c:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d531/hdl/xbip_pipe_v3_0_vh_rfs.vhd:361]
INFO: [Synth 8-3936] Found unconnected internal register 'RT[17].Q_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '55' to '17' bits. [c:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d531/hdl/xbip_pipe_v3_0_vh_rfs.vhd:361]
INFO: [Synth 8-3936] Found unconnected internal register 'RT[15].Q_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '55' to '15' bits. [c:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d531/hdl/xbip_pipe_v3_0_vh_rfs.vhd:361]
INFO: [Synth 8-3936] Found unconnected internal register 'RT[13].Q_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '55' to '13' bits. [c:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d531/hdl/xbip_pipe_v3_0_vh_rfs.vhd:361]
INFO: [Synth 8-3936] Found unconnected internal register 'RT[11].Q_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '55' to '11' bits. [c:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d531/hdl/xbip_pipe_v3_0_vh_rfs.vhd:361]
INFO: [Synth 8-3936] Found unconnected internal register 'RT[9].Q_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '55' to '9' bits. [c:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d531/hdl/xbip_pipe_v3_0_vh_rfs.vhd:361]
INFO: [Synth 8-3936] Found unconnected internal register 'RT[7].Q_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '55' to '7' bits. [c:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d531/hdl/xbip_pipe_v3_0_vh_rfs.vhd:361]
INFO: [Synth 8-3936] Found unconnected internal register 'RT[5].Q_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '55' to '5' bits. [c:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d531/hdl/xbip_pipe_v3_0_vh_rfs.vhd:361]
INFO: [Synth 8-3936] Found unconnected internal register 'RT[3].Q_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '55' to '3' bits. [c:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d531/hdl/xbip_pipe_v3_0_vh_rfs.vhd:361]
INFO: [Synth 8-3936] Found unconnected internal register 'RT[1].Q_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '55' to '1' bits. [c:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d531/hdl/xbip_pipe_v3_0_vh_rfs.vhd:361]
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (8)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (8)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (8)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (8)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (8)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (8)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (8)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (8)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (8)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (8)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (8)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (8)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (8)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (8)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (8)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (8)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (8)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (8)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (8)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (8)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (8)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (8)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (8)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (8)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (8)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (8)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (8)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (8)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (8)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (8)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (8)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (8)
INFO: [Synth 8-3936] Found unconnected internal register 'EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2]' and it is trimmed from '12' to '11' bits. [c:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d531/hdl/xbip_pipe_v3_0_vh_rfs.vhd:366]
INFO: [Synth 8-3936] Found unconnected internal register 'EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '12' to '11' bits. [c:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d531/hdl/xbip_pipe_v3_0_vh_rfs.vhd:361]
WARNING: [Synth 8-3332] Sequential element (FSM_onehot_wstate_reg[0]) is unused and will be removed from module SABR_control_s_axi.
WARNING: [Synth 8-3332] Sequential element (FSM_onehot_rstate_reg[0]) is unused and will be removed from module SABR_control_s_axi.
WARNING: [Synth 8-3917] design SABR__GCB2 has port m_axi_gmem_0_AWLEN[31] driven by constant 0
WARNING: [Synth 8-3917] design SABR__GCB2 has port m_axi_gmem_0_AWLEN[30] driven by constant 0
WARNING: [Synth 8-3917] design SABR__GCB2 has port m_axi_gmem_0_AWLEN[29] driven by constant 0
WARNING: [Synth 8-3917] design SABR__GCB2 has port m_axi_gmem_0_AWLEN[28] driven by constant 0
WARNING: [Synth 8-3917] design SABR__GCB2 has port m_axi_gmem_0_AWLEN[27] driven by constant 0
WARNING: [Synth 8-3917] design SABR__GCB2 has port m_axi_gmem_0_AWLEN[26] driven by constant 0
WARNING: [Synth 8-3917] design SABR__GCB2 has port m_axi_gmem_0_AWLEN[25] driven by constant 0
WARNING: [Synth 8-3917] design SABR__GCB2 has port m_axi_gmem_0_AWLEN[24] driven by constant 0
WARNING: [Synth 8-3917] design SABR__GCB2 has port m_axi_gmem_0_AWLEN[23] driven by constant 0
WARNING: [Synth 8-3917] design SABR__GCB2 has port m_axi_gmem_0_AWLEN[22] driven by constant 0
WARNING: [Synth 8-3917] design SABR__GCB2 has port m_axi_gmem_0_AWLEN[21] driven by constant 0
WARNING: [Synth 8-3917] design SABR__GCB2 has port m_axi_gmem_0_AWLEN[20] driven by constant 0
WARNING: [Synth 8-3917] design SABR__GCB2 has port m_axi_gmem_0_AWLEN[19] driven by constant 0
WARNING: [Synth 8-3917] design SABR__GCB2 has port m_axi_gmem_0_AWLEN[18] driven by constant 0
WARNING: [Synth 8-3917] design SABR__GCB2 has port m_axi_gmem_0_AWLEN[17] driven by constant 0
WARNING: [Synth 8-3917] design SABR__GCB2 has port m_axi_gmem_0_AWLEN[16] driven by constant 0
WARNING: [Synth 8-3917] design SABR__GCB2 has port m_axi_gmem_0_AWLEN[15] driven by constant 0
WARNING: [Synth 8-3917] design SABR__GCB2 has port m_axi_gmem_0_AWLEN[14] driven by constant 0
WARNING: [Synth 8-3917] design SABR__GCB2 has port m_axi_gmem_0_AWLEN[13] driven by constant 0
WARNING: [Synth 8-3917] design SABR__GCB2 has port m_axi_gmem_0_AWLEN[12] driven by constant 0
WARNING: [Synth 8-3917] design SABR__GCB2 has port m_axi_gmem_0_AWLEN[11] driven by constant 0
WARNING: [Synth 8-3917] design SABR__GCB2 has port m_axi_gmem_0_AWLEN[10] driven by constant 0
WARNING: [Synth 8-3917] design SABR__GCB2 has port m_axi_gmem_0_AWLEN[9] driven by constant 0
WARNING: [Synth 8-3917] design SABR__GCB2 has port m_axi_gmem_0_AWLEN[8] driven by constant 0
WARNING: [Synth 8-3917] design SABR__GCB2 has port m_axi_gmem_0_AWLEN[7] driven by constant 0
WARNING: [Synth 8-3917] design SABR__GCB2 has port m_axi_gmem_0_AWLEN[6] driven by constant 0
WARNING: [Synth 8-3917] design SABR__GCB2 has port m_axi_gmem_0_AWLEN[5] driven by constant 0
WARNING: [Synth 8-3917] design SABR__GCB2 has port m_axi_gmem_0_AWLEN[4] driven by constant 0
WARNING: [Synth 8-3917] design SABR__GCB2 has port m_axi_gmem_0_AWLEN[3] driven by constant 0
WARNING: [Synth 8-3917] design SABR__GCB2 has port m_axi_gmem_0_AWLEN[2] driven by constant 0
WARNING: [Synth 8-3917] design SABR__GCB2 has port m_axi_gmem_0_AWLEN[1] driven by constant 0
WARNING: [Synth 8-3917] design SABR__GCB2 has port m_axi_gmem_0_AWLEN[0] driven by constant 1
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:25:55 ; elapsed = 00:28:43 . Memory (MB): peak = 38855.777 ; gain = 38071.641
---------------------------------------------------------------------------------
WARNING: [Synth 8-3323] Resources of type DSP have been overutilized. Used = 169, Available = 20. Use report_utilization command for details.
 Sort Area is SABR_pow_generic_double_s__GB3 mul_73ns_6ns_79_5_0_U13/buff0_reg_9 : 0 0 : 1281 5450 : Used 1 time 100
 Sort Area is SABR_pow_generic_double_s__GB3 mul_73ns_6ns_79_5_0_U13/buff0_reg_9 : 0 1 : 1348 5450 : Used 1 time 100
 Sort Area is SABR_pow_generic_double_s__GB3 mul_73ns_6ns_79_5_0_U13/buff0_reg_9 : 0 2 : 1348 5450 : Used 1 time 100
 Sort Area is SABR_pow_generic_double_s__GB3 mul_73ns_6ns_79_5_0_U13/buff0_reg_9 : 0 3 : 1473 5450 : Used 1 time 100
 Sort Area is SABR_pow_generic_double_s__GB3 mul_71ns_4ns_75_5_0_U20/buff0_reg_5 : 0 0 : 925 4027 : Used 1 time 100
 Sort Area is SABR_pow_generic_double_s__GB3 mul_71ns_4ns_75_5_0_U20/buff0_reg_5 : 0 1 : 1010 4027 : Used 1 time 100
 Sort Area is SABR_pow_generic_double_s__GB3 mul_71ns_4ns_75_5_0_U20/buff0_reg_5 : 0 2 : 1010 4027 : Used 1 time 100
 Sort Area is SABR_pow_generic_double_s__GB3 mul_71ns_4ns_75_5_0_U20/buff0_reg_5 : 0 3 : 1082 4027 : Used 1 time 100
 Sort Area is SABR_pow_generic_double_s__GB0 mul_12s_80ns_90_5_0_U6/buff0_reg_0 : 0 0 : 2176 10900 : Used 1 time 0
 Sort Area is SABR_pow_generic_double_s__GB0 mul_12s_80ns_90_5_0_U6/buff0_reg_0 : 0 1 : 2243 10900 : Used 1 time 0
 Sort Area is SABR_pow_generic_double_s__GB0 mul_12s_80ns_90_5_0_U6/buff0_reg_0 : 0 2 : 2213 10900 : Used 1 time 0
 Sort Area is SABR_pow_generic_double_s__GB0 mul_12s_80ns_90_5_0_U6/buff0_reg_0 : 0 3 : 2237 10900 : Used 1 time 0
 Sort Area is SABR_pow_generic_double_s__GB0 mul_12s_80ns_90_5_0_U6/buff0_reg_0 : 0 4 : 2031 10900 : Used 1 time 0
 Sort Area is SABR_pow_generic_double_s__GB0 mul_78s_54s_131_5_0_U15/buff0_reg_a : 0 0 : 3340 9794 : Used 1 time 0
 Sort Area is SABR_pow_generic_double_s__GB0 mul_78s_54s_131_5_0_U15/buff0_reg_a : 0 1 : 3203 9794 : Used 1 time 0
 Sort Area is SABR_pow_generic_double_s__GB0 mul_78s_54s_131_5_0_U15/buff0_reg_a : 0 2 : 3251 9794 : Used 1 time 0
 Sort Area is SABR_pow_generic_double_s__GB0 mul_78s_54s_131_5_0_U15/buff0_reg_d : 0 0 : 3340 9794 : Used 1 time 0
 Sort Area is SABR_pow_generic_double_s__GB0 mul_78s_54s_131_5_0_U15/buff0_reg_d : 0 1 : 3203 9794 : Used 1 time 0
 Sort Area is SABR_pow_generic_double_s__GB0 mul_78s_54s_131_5_0_U15/buff0_reg_d : 0 2 : 3251 9794 : Used 1 time 0
 Sort Area is SABR_pow_generic_double_s__GB0 mul_13s_71s_71_5_0_U7/buff0_reg_15 : 0 0 : 2375 9759 : Used 1 time 0
 Sort Area is SABR_pow_generic_double_s__GB0 mul_13s_71s_71_5_0_U7/buff0_reg_15 : 0 1 : 2442 9759 : Used 1 time 0
 Sort Area is SABR_pow_generic_double_s__GB0 mul_13s_71s_71_5_0_U7/buff0_reg_15 : 0 2 : 2412 9759 : Used 1 time 0
 Sort Area is SABR_pow_generic_double_s__GB0 mul_13s_71s_71_5_0_U7/buff0_reg_15 : 0 3 : 2530 9759 : Used 1 time 0
 Sort Area is SABR_pow_generic_double_s__GB0 mul_78s_54s_131_5_0_U15/buff0_reg_6 : 0 0 : 3203 9676 : Used 1 time 0
 Sort Area is SABR_pow_generic_double_s__GB0 mul_78s_54s_131_5_0_U15/buff0_reg_6 : 0 1 : 3222 9676 : Used 1 time 0
 Sort Area is SABR_pow_generic_double_s__GB0 mul_78s_54s_131_5_0_U15/buff0_reg_6 : 0 2 : 3251 9676 : Used 1 time 0
 Sort Area is SABR_pow_generic_double_s__GB0 mul_49ns_44ns_93_3_0_U10/tmp_product_21 : 0 0 : 3173 9586 : Used 1 time 0
 Sort Area is SABR_pow_generic_double_s__GB0 mul_49ns_44ns_93_3_0_U10/tmp_product_21 : 0 1 : 3192 9586 : Used 1 time 0
 Sort Area is SABR_pow_generic_double_s__GB0 mul_49ns_44ns_93_3_0_U10/tmp_product_21 : 0 2 : 3221 9586 : Used 1 time 0
 Sort Area is SABR_pow_generic_double_s__GB2 mul_50ns_50ns_99_3_0_U11/tmp_product_0 : 0 0 : 3155 9532 : Used 1 time 0
 Sort Area is SABR_pow_generic_double_s__GB2 mul_50ns_50ns_99_3_0_U11/tmp_product_0 : 0 1 : 3174 9532 : Used 1 time 0
 Sort Area is SABR_pow_generic_double_s__GB2 mul_50ns_50ns_99_3_0_U11/tmp_product_0 : 0 2 : 3203 9532 : Used 1 time 0
 Sort Area is SABR_pow_generic_double_s__GB2 mul_50ns_50ns_99_3_0_U11/tmp_product_4 : 0 0 : 3069 9342 : Used 1 time 0
 Sort Area is SABR_pow_generic_double_s__GB2 mul_50ns_50ns_99_3_0_U11/tmp_product_4 : 0 1 : 3155 9342 : Used 1 time 0
 Sort Area is SABR_pow_generic_double_s__GB2 mul_50ns_50ns_99_3_0_U11/tmp_product_4 : 0 2 : 3118 9342 : Used 1 time 0
 Sort Area is SABR_pow_generic_double_s__GB2 mul_50ns_50ns_99_3_0_U11/tmp_product_8 : 0 0 : 3069 9210 : Used 1 time 0
 Sort Area is SABR_pow_generic_double_s__GB2 mul_50ns_50ns_99_3_0_U11/tmp_product_8 : 0 1 : 3070 9210 : Used 1 time 0
 Sort Area is SABR_pow_generic_double_s__GB2 mul_50ns_50ns_99_3_0_U11/tmp_product_8 : 0 2 : 3071 9210 : Used 1 time 0
 Sort Area is SABR_pow_generic_double_s__GB0 mul_78s_54s_131_5_0_U15/buff0_reg_e : 0 0 : 3340 8406 : Used 1 time 0
 Sort Area is SABR_pow_generic_double_s__GB0 mul_78s_54s_131_5_0_U15/buff0_reg_e : 0 1 : 3203 8406 : Used 1 time 0
 Sort Area is SABR_pow_generic_double_s__GB0 mul_78s_54s_131_5_0_U15/buff0_reg_e : 0 2 : 1863 8406 : Used 1 time 0
 Sort Area is SABR_pow_generic_double_s__GB0 mul_49ns_44ns_93_3_0_U10/tmp_product_25 : 0 0 : 2039 8087 : Used 1 time 0
 Sort Area is SABR_pow_generic_double_s__GB0 mul_49ns_44ns_93_3_0_U10/tmp_product_25 : 0 1 : 3173 8087 : Used 1 time 0
 Sort Area is SABR_pow_generic_double_s__GB0 mul_49ns_44ns_93_3_0_U10/tmp_product_25 : 0 2 : 2875 8087 : Used 1 time 0
 Sort Area is SABR_pow_generic_double_s__GB0 mul_78s_54s_131_5_0_U15/buff0_reg_10 : 0 0 : 3340 7109 : Used 1 time 0
 Sort Area is SABR_pow_generic_double_s__GB0 mul_78s_54s_131_5_0_U15/buff0_reg_10 : 0 1 : 1815 7109 : Used 1 time 0
 Sort Area is SABR_pow_generic_double_s__GB0 mul_78s_54s_131_5_0_U15/buff0_reg_10 : 0 2 : 1954 7109 : Used 1 time 0
 Sort Area is SABR_pow_generic_double_s__GB2 mul_40ns_40ns_79_2_0_U8/tmp_product_e : 0 0 : 3518 7103 : Used 1 time 0
 Sort Area is SABR_pow_generic_double_s__GB2 mul_40ns_40ns_79_2_0_U8/tmp_product_e : 0 1 : 3585 7103 : Used 1 time 0
 Sort Area is SABR_pow_generic_double_s__GB0 mul_49ns_44ns_93_3_0_U10/tmp_product_29 : 0 0 : 2039 6890 : Used 1 time 0
 Sort Area is SABR_pow_generic_double_s__GB0 mul_49ns_44ns_93_3_0_U10/tmp_product_29 : 0 1 : 2827 6890 : Used 1 time 0
 Sort Area is SABR_pow_generic_double_s__GB0 mul_49ns_44ns_93_3_0_U10/tmp_product_29 : 0 2 : 2024 6890 : Used 1 time 0
 Sort Area is SABR_pow_generic_double_s__GB4 mul_92ns_6ns_97_5_0_U19/buff0_reg_6 : 0 0 : 1281 6800 : Used 1 time 0
 Sort Area is SABR_pow_generic_double_s__GB4 mul_92ns_6ns_97_5_0_U19/buff0_reg_6 : 0 1 : 1348 6800 : Used 1 time 0
 Sort Area is SABR_pow_generic_double_s__GB4 mul_92ns_6ns_97_5_0_U19/buff0_reg_6 : 0 2 : 1300 6800 : Used 1 time 0
 Sort Area is SABR_pow_generic_double_s__GB4 mul_92ns_6ns_97_5_0_U19/buff0_reg_6 : 0 3 : 1348 6800 : Used 1 time 0
 Sort Area is SABR_pow_generic_double_s__GB4 mul_92ns_6ns_97_5_0_U19/buff0_reg_6 : 0 4 : 1523 6800 : Used 1 time 0
 Sort Area is SABR_pow_generic_double_s__GB2 mul_40ns_40ns_79_2_0_U8/tmp_product_b : 0 0 : 3137 6722 : Used 1 time 0
 Sort Area is SABR_pow_generic_double_s__GB2 mul_40ns_40ns_79_2_0_U8/tmp_product_b : 0 1 : 3585 6722 : Used 1 time 0
 Sort Area is SABR_pow_generic_double_s__GB4 mul_87ns_6ns_92_5_0_U18/buff0_reg_9 : 0 0 : 1281 6675 : Used 1 time 0
 Sort Area is SABR_pow_generic_double_s__GB4 mul_87ns_6ns_92_5_0_U18/buff0_reg_9 : 0 1 : 1348 6675 : Used 1 time 0
 Sort Area is SABR_pow_generic_double_s__GB4 mul_87ns_6ns_92_5_0_U18/buff0_reg_9 : 0 2 : 1300 6675 : Used 1 time 0
 Sort Area is SABR_pow_generic_double_s__GB4 mul_87ns_6ns_92_5_0_U18/buff0_reg_9 : 0 3 : 1348 6675 : Used 1 time 0
 Sort Area is SABR_pow_generic_double_s__GB4 mul_87ns_6ns_92_5_0_U18/buff0_reg_9 : 0 4 : 1398 6675 : Used 1 time 0
 Sort Area is SABR_pow_generic_double_s__GB4 mul_83ns_6ns_89_5_0_U17/buff0_reg_0 : 0 0 : 1274 6561 : Used 1 time 0
 Sort Area is SABR_pow_generic_double_s__GB4 mul_83ns_6ns_89_5_0_U17/buff0_reg_0 : 0 1 : 1341 6561 : Used 1 time 0
 Sort Area is SABR_pow_generic_double_s__GB4 mul_83ns_6ns_89_5_0_U17/buff0_reg_0 : 0 2 : 1300 6561 : Used 1 time 0
 Sort Area is SABR_pow_generic_double_s__GB4 mul_83ns_6ns_89_5_0_U17/buff0_reg_0 : 0 3 : 1348 6561 : Used 1 time 0
 Sort Area is SABR_pow_generic_double_s__GB4 mul_83ns_6ns_89_5_0_U17/buff0_reg_0 : 0 4 : 1298 6561 : Used 1 time 0
 Sort Area is SABR_pow_generic_double_s__GB4 mul_82ns_6ns_87_5_0_U16/buff0_reg_b : 0 0 : 1281 6550 : Used 1 time 0
 Sort Area is SABR_pow_generic_double_s__GB4 mul_82ns_6ns_87_5_0_U16/buff0_reg_b : 0 1 : 1348 6550 : Used 1 time 0
 Sort Area is SABR_pow_generic_double_s__GB4 mul_82ns_6ns_87_5_0_U16/buff0_reg_b : 0 2 : 1300 6550 : Used 1 time 0
 Sort Area is SABR_pow_generic_double_s__GB4 mul_82ns_6ns_87_5_0_U16/buff0_reg_b : 0 3 : 1348 6550 : Used 1 time 0
 Sort Area is SABR_pow_generic_double_s__GB4 mul_82ns_6ns_87_5_0_U16/buff0_reg_b : 0 4 : 1273 6550 : Used 1 time 0
 Sort Area is SABR_pow_generic_double_s__GB0 mul_43ns_36ns_79_2_0_U9/tmp_product_1a : 0 0 : 3137 6478 : Used 1 time 0
 Sort Area is SABR_pow_generic_double_s__GB0 mul_43ns_36ns_79_2_0_U9/tmp_product_1a : 0 1 : 3341 6478 : Used 1 time 0
 Sort Area is SABR_pow_generic_double_s__GB0 mul_43ns_36ns_79_2_0_U9/tmp_product_1d : 0 0 : 3137 6478 : Used 1 time 0
 Sort Area is SABR_pow_generic_double_s__GB0 mul_43ns_36ns_79_2_0_U9/tmp_product_1d : 0 1 : 3341 6478 : Used 1 time 0
 Sort Area is SABR_pow_generic_double_s__GB4 mul_77ns_6ns_82_5_0_U14/buff0_reg_d : 0 0 : 1281 6425 : Used 1 time 0
 Sort Area is SABR_pow_generic_double_s__GB4 mul_77ns_6ns_82_5_0_U14/buff0_reg_d : 0 1 : 1348 6425 : Used 1 time 0
 Sort Area is SABR_pow_generic_double_s__GB4 mul_77ns_6ns_82_5_0_U14/buff0_reg_d : 0 2 : 1300 6425 : Used 1 time 0
 Sort Area is SABR_pow_generic_double_s__GB4 mul_77ns_6ns_82_5_0_U14/buff0_reg_d : 0 3 : 1348 6425 : Used 1 time 0
 Sort Area is SABR_pow_generic_double_s__GB4 mul_77ns_6ns_82_5_0_U14/buff0_reg_d : 0 4 : 1148 6425 : Used 1 time 0
 Sort Area is SABR_pow_generic_double_s__GB0 mul_43ns_36ns_79_2_0_U9/tmp_product_1e : 0 0 : 1767 3673 : Used 1 time 0
 Sort Area is SABR_pow_generic_double_s__GB0 mul_43ns_36ns_79_2_0_U9/tmp_product_1e : 0 1 : 1906 3673 : Used 1 time 0
 Sort Area is SABR_pow_generic_double_s__GB0 mac_muladd_16s_15ns_19s_31_4_0_U25/SABR_mac_muladd_16s_15ns_19s_31_4_0_DSP48_0_U/p_reg_reg_13 : 0 0 : 3433 3433 : Used 1 time 0
 Sort Area is SABR_pow_generic_double_s__GB3 mul_54s_6ns_54_3_0_U12/tmp_product_0 : 0 0 : 907 1868 : Used 1 time 0
 Sort Area is SABR_pow_generic_double_s__GB3 mul_54s_6ns_54_3_0_U12/tmp_product_0 : 0 1 : 961 1868 : Used 1 time 0
 Sort Area is SABR_pow_generic_double_s__GB2 mul_40ns_40ns_79_2_0_U8/buff0_reg_10 : 0 0 : 1376 1376 : Used 1 time 0
 Sort Area is SABR_pow_generic_double_s__GB3 mul_54s_6ns_54_3_0_U12/buff0_reg_3 : 0 0 : 1017 1017 : Used 1 time 0
 DSP resource Status: mul_12s_80ns_90_5_0_U6/buff0_reg_0 0 10900 2176: Used 1 time : Rejected (9 > -59) uniquify 0 
 DSP resource Status: mul_12s_80ns_90_5_0_U6/buff0_reg_0 1 10900 2243: Used 1 time : Rejected (10 > -59) uniquify 0 
 DSP resource Status: mul_12s_80ns_90_5_0_U6/buff0_reg_0 2 10900 2213: Used 1 time : Rejected (11 > -59) uniquify 0 
 DSP resource Status: mul_12s_80ns_90_5_0_U6/buff0_reg_0 3 10900 2237: Used 1 time : Rejected (12 > -59) uniquify 0 
 DSP resource Status: mul_12s_80ns_90_5_0_U6/buff0_reg_0 4 10900 2031: Used 1 time : Rejected (13 > -59) uniquify 0 
 DSP resource Status: mul_78s_54s_131_5_0_U15/buff0_reg_10 0 7109 3340: Used 1 time : Rejected (45 > -59) uniquify 0 
 DSP resource Status: mul_78s_54s_131_5_0_U15/buff0_reg_10 1 7109 1815: Used 1 time : Rejected (46 > -59) uniquify 0 
 DSP resource Status: mul_78s_54s_131_5_0_U15/buff0_reg_10 2 7109 1954: Used 1 time : Rejected (47 > -59) uniquify 0 
 DSP resource Status: mul_78s_54s_131_5_0_U15/buff0_reg_e 0 8406 3340: Used 1 time : Rejected (39 > -59) uniquify 0 
 DSP resource Status: mul_78s_54s_131_5_0_U15/buff0_reg_e 1 8406 3203: Used 1 time : Rejected (40 > -59) uniquify 0 
 DSP resource Status: mul_78s_54s_131_5_0_U15/buff0_reg_e 2 8406 1863: Used 1 time : Rejected (41 > -59) uniquify 0 
 DSP resource Status: mul_78s_54s_131_5_0_U15/buff0_reg_d 0 9794 3340: Used 1 time : Rejected (17 > -59) uniquify 0 
 DSP resource Status: mul_78s_54s_131_5_0_U15/buff0_reg_d 1 9794 3203: Used 1 time : Rejected (18 > -59) uniquify 0 
 DSP resource Status: mul_78s_54s_131_5_0_U15/buff0_reg_d 2 9794 3251: Used 1 time : Rejected (19 > -59) uniquify 0 
 DSP resource Status: mul_78s_54s_131_5_0_U15/buff0_reg_a 0 9794 3340: Used 1 time : Rejected (14 > -59) uniquify 0 
 DSP resource Status: mul_78s_54s_131_5_0_U15/buff0_reg_a 1 9794 3203: Used 1 time : Rejected (15 > -59) uniquify 0 
 DSP resource Status: mul_78s_54s_131_5_0_U15/buff0_reg_a 2 9794 3251: Used 1 time : Rejected (16 > -59) uniquify 0 
 DSP resource Status: mul_78s_54s_131_5_0_U15/buff0_reg_6 0 9676 3203: Used 1 time : Rejected (24 > -59) uniquify 0 
 DSP resource Status: mul_78s_54s_131_5_0_U15/buff0_reg_6 1 9676 3222: Used 1 time : Rejected (25 > -59) uniquify 0 
 DSP resource Status: mul_78s_54s_131_5_0_U15/buff0_reg_6 2 9676 3251: Used 1 time : Rejected (26 > -59) uniquify 0 
 DSP resource Status: mac_muladd_16s_15ns_19s_31_4_0_U25/SABR_mac_muladd_16s_15ns_19s_31_4_0_DSP48_0_U/p_reg_reg_13 0 3433 3433: Used 1 time : Rejected (86 > -59) uniquify 0 
 DSP resource Status: mul_13s_71s_71_5_0_U7/buff0_reg_15 0 9759 2375: Used 1 time : Rejected (20 > -59) uniquify 0 
 DSP resource Status: mul_13s_71s_71_5_0_U7/buff0_reg_15 1 9759 2442: Used 1 time : Rejected (21 > -59) uniquify 0 
 DSP resource Status: mul_13s_71s_71_5_0_U7/buff0_reg_15 2 9759 2412: Used 1 time : Rejected (22 > -59) uniquify 0 
 DSP resource Status: mul_13s_71s_71_5_0_U7/buff0_reg_15 3 9759 2530: Used 1 time : Rejected (23 > -59) uniquify 0 
 DSP resource Status: mul_43ns_36ns_79_2_0_U9/tmp_product_1e 0 3673 1767: Used 1 time : Rejected (84 > -59) uniquify 0 
 DSP resource Status: mul_43ns_36ns_79_2_0_U9/tmp_product_1e 1 3673 1906: Used 1 time : Rejected (85 > -59) uniquify 0 
 DSP resource Status: mul_43ns_36ns_79_2_0_U9/tmp_product_1d 0 6478 3137: Used 1 time : Rejected (77 > -59) uniquify 0 
 DSP resource Status: mul_43ns_36ns_79_2_0_U9/tmp_product_1d 1 6478 3341: Used 1 time : Rejected (78 > -59) uniquify 0 
 DSP resource Status: mul_43ns_36ns_79_2_0_U9/tmp_product_1a 0 6478 3137: Used 1 time : Rejected (75 > -59) uniquify 0 
 DSP resource Status: mul_43ns_36ns_79_2_0_U9/tmp_product_1a 1 6478 3341: Used 1 time : Rejected (76 > -59) uniquify 0 
 DSP resource Status: mul_49ns_44ns_93_3_0_U10/tmp_product_29 0 6890 2039: Used 1 time : Rejected (50 > -59) uniquify 0 
 DSP resource Status: mul_49ns_44ns_93_3_0_U10/tmp_product_29 1 6890 2827: Used 1 time : Rejected (51 > -59) uniquify 0 
 DSP resource Status: mul_49ns_44ns_93_3_0_U10/tmp_product_29 2 6890 2024: Used 1 time : Rejected (52 > -59) uniquify 0 
 DSP resource Status: mul_49ns_44ns_93_3_0_U10/tmp_product_25 0 8087 2039: Used 1 time : Rejected (42 > -59) uniquify 0 
 DSP resource Status: mul_49ns_44ns_93_3_0_U10/tmp_product_25 1 8087 3173: Used 1 time : Rejected (43 > -59) uniquify 0 
 DSP resource Status: mul_49ns_44ns_93_3_0_U10/tmp_product_25 2 8087 2875: Used 1 time : Rejected (44 > -59) uniquify 0 
 DSP resource Status: mul_49ns_44ns_93_3_0_U10/tmp_product_21 0 9586 3173: Used 1 time : Rejected (27 > -59) uniquify 0 
 DSP resource Status: mul_49ns_44ns_93_3_0_U10/tmp_product_21 1 9586 3192: Used 1 time : Rejected (28 > -59) uniquify 0 
 DSP resource Status: mul_49ns_44ns_93_3_0_U10/tmp_product_21 2 9586 3221: Used 1 time : Rejected (29 > -59) uniquify 0 
WARNING: [Synth 8-3936] Found unconnected internal register 'Elog2_reg_3343_reg' and it is trimmed from '48' to '22' bits. [c:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/4423/hdl/verilog/SABR_pow_generic_double_s.v:1946]
WARNING: [Synth 8-3936] Found unconnected internal register 'mul_13s_71s_71_5_0_U7/buff2_reg' and it is trimmed from '48' to '20' bits. [c:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/4423/hdl/verilog/SABR_mul_13s_71s_71_5_0.v:76]
WARNING: [Synth 8-3936] Found unconnected internal register 'mul_13s_71s_71_5_0_U7/buff1_reg' and it is trimmed from '48' to '20' bits. [c:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/4423/hdl/verilog/SABR_mul_13s_71s_71_5_0.v:73]
WARNING: [Synth 8-3936] Found unconnected internal register 'mul_12s_80ns_90_5_0_U6/buff2_reg' and it is trimmed from '48' to '22' bits. [c:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/4423/hdl/verilog/SABR_mul_12s_80ns_90_5_0.v:76]
WARNING: [Synth 8-3936] Found unconnected internal register 'mul_78s_54s_131_5_0_U15/buff1_reg' and it is trimmed from '48' to '29' bits. [c:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/4423/hdl/verilog/SABR_mul_78s_54s_131_5_0.v:73]
WARNING: [Synth 8-3936] Found unconnected internal register 'mul_78s_54s_131_5_0_U15/buff0_reg' and it is trimmed from '48' to '29' bits. [c:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/4423/hdl/verilog/SABR_mul_78s_54s_131_5_0.v:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'mul_43ns_36ns_79_2_0_U9/buff0_reg' and it is trimmed from '48' to '45' bits. [c:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/4423/hdl/verilog/SABR_mul_43ns_36ns_79_2_0.v:60]
WARNING: [Synth 8-3936] Found unconnected internal register 'mul_43ns_36ns_79_2_0_U9/buff0_reg' and it is trimmed from '48' to '28' bits. [c:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/4423/hdl/verilog/SABR_mul_43ns_36ns_79_2_0.v:60]
WARNING: [Synth 8-3936] Found unconnected internal register 'mul_49ns_44ns_93_3_0_U10/buff0_reg' and it is trimmed from '48' to '25' bits. [c:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/4423/hdl/verilog/SABR_mul_49ns_44ns_93_3_0.v:63]
 DSP resource Status: mul_50ns_50ns_99_3_0_U11/tmp_product_8 0 9210 3069: Used 1 time : Rejected (36 > -59) uniquify 0 
 DSP resource Status: mul_50ns_50ns_99_3_0_U11/tmp_product_8 1 9210 3070: Used 1 time : Rejected (37 > -59) uniquify 0 
 DSP resource Status: mul_50ns_50ns_99_3_0_U11/tmp_product_8 2 9210 3071: Used 1 time : Rejected (38 > -59) uniquify 0 
 DSP resource Status: mul_50ns_50ns_99_3_0_U11/tmp_product_4 0 9342 3069: Used 1 time : Rejected (33 > -59) uniquify 0 
 DSP resource Status: mul_50ns_50ns_99_3_0_U11/tmp_product_4 1 9342 3155: Used 1 time : Rejected (34 > -59) uniquify 0 
 DSP resource Status: mul_50ns_50ns_99_3_0_U11/tmp_product_4 2 9342 3118: Used 1 time : Rejected (35 > -59) uniquify 0 
 DSP resource Status: mul_50ns_50ns_99_3_0_U11/tmp_product_0 0 9532 3155: Used 1 time : Rejected (30 > -59) uniquify 0 
 DSP resource Status: mul_50ns_50ns_99_3_0_U11/tmp_product_0 1 9532 3174: Used 1 time : Rejected (31 > -59) uniquify 0 
 DSP resource Status: mul_50ns_50ns_99_3_0_U11/tmp_product_0 2 9532 3203: Used 1 time : Rejected (32 > -59) uniquify 0 
 DSP resource Status: mul_40ns_40ns_79_2_0_U8/buff0_reg_10 0 1376 1376: Used 1 time : Rejected (89 > -59) uniquify 0 
 DSP resource Status: mul_40ns_40ns_79_2_0_U8/tmp_product_e 0 7103 3518: Used 1 time : Rejected (48 > -59) uniquify 0 
 DSP resource Status: mul_40ns_40ns_79_2_0_U8/tmp_product_e 1 7103 3585: Used 1 time : Rejected (49 > -59) uniquify 0 
 DSP resource Status: mul_40ns_40ns_79_2_0_U8/tmp_product_b 0 6722 3137: Used 1 time : Rejected (58 > -59) uniquify 0 
 DSP resource Status: mul_40ns_40ns_79_2_0_U8/tmp_product_b 1 6722 3585: Used 1 time : Rejected (59 > -59) uniquify 0 
WARNING: [Synth 8-3936] Found unconnected internal register 'mul_50ns_50ns_99_3_0_U11/buff0_reg' and it is trimmed from '48' to '31' bits. [c:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/4423/hdl/verilog/SABR_mul_50ns_50ns_99_3_0.v:63]
WARNING: [Synth 8-3936] Found unconnected internal register 'mul_40ns_40ns_79_2_0_U8/buff0_reg' and it is trimmed from '48' to '45' bits. [c:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/4423/hdl/verilog/SABR_mul_40ns_40ns_79_2_0.v:60]
WARNING: [Synth 8-3936] Found unconnected internal register 'mul_40ns_40ns_79_2_0_U8/buff0_reg' and it is trimmed from '48' to '28' bits. [c:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/4423/hdl/verilog/SABR_mul_40ns_40ns_79_2_0.v:60]
 DSP resource Status: mul_54s_6ns_54_3_0_U12/buff0_reg_3 0 1017 1017: Used 1 time : Rejected (90 > -59) uniquify 0 
 DSP resource Status: mul_54s_6ns_54_3_0_U12/tmp_product_0 0 1868 907: Used 1 time : Rejected (87 > -59) uniquify 0 
 DSP resource Status: mul_54s_6ns_54_3_0_U12/tmp_product_0 1 1868 961: Used 1 time : Rejected (88 > -59) uniquify 0 
 DSP resource Status: mul_71ns_4ns_75_5_0_U20/buff0_reg_5 0 4027 925: Used 1 time : Rejected (5 > -59) uniquify 0 
 DSP resource Status: mul_71ns_4ns_75_5_0_U20/buff0_reg_5 1 4027 1010: Used 1 time : Rejected (6 > -59) uniquify 0 
 DSP resource Status: mul_71ns_4ns_75_5_0_U20/buff0_reg_5 2 4027 1010: Used 1 time : Rejected (7 > -59) uniquify 0 
 DSP resource Status: mul_71ns_4ns_75_5_0_U20/buff0_reg_5 3 4027 1082: Used 1 time : Rejected (8 > -59) uniquify 0 
 DSP resource Status: mul_73ns_6ns_79_5_0_U13/buff0_reg_9 0 5450 1281: Used 1 time : Rejected (1 > -59) uniquify 0 
 DSP resource Status: mul_73ns_6ns_79_5_0_U13/buff0_reg_9 1 5450 1348: Used 1 time : Rejected (2 > -59) uniquify 0 
 DSP resource Status: mul_73ns_6ns_79_5_0_U13/buff0_reg_9 2 5450 1348: Used 1 time : Rejected (3 > -59) uniquify 0 
 DSP resource Status: mul_73ns_6ns_79_5_0_U13/buff0_reg_9 3 5450 1473: Used 1 time : Rejected (4 > -59) uniquify 0 
WARNING: [Synth 8-3936] Found unconnected internal register 'mul_54s_6ns_54_3_0_U12/buff0_reg' and it is trimmed from '48' to '20' bits. [c:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/4423/hdl/verilog/SABR_mul_54s_6ns_54_3_0.v:63]
WARNING: [Synth 8-3936] Found unconnected internal register 'mul_54s_6ns_54_3_0_U12/buff0_reg' and it is trimmed from '48' to '37' bits. [c:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/4423/hdl/verilog/SABR_mul_54s_6ns_54_3_0.v:63]
WARNING: [Synth 8-3936] Found unconnected internal register 'mul_ln44_reg_3015_reg' and it is trimmed from '48' to '24' bits. [c:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/4423/hdl/verilog/SABR_pow_generic_double_s.v:2384]
WARNING: [Synth 8-3936] Found unconnected internal register 'mul_ln44_1_reg_3047_reg' and it is trimmed from '48' to '28' bits. [c:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/4423/hdl/verilog/SABR_pow_generic_double_s.v:2378]
 DSP resource Status: mul_83ns_6ns_89_5_0_U17/buff0_reg_0 0 6561 1274: Used 1 time : Rejected (65 > -59) uniquify 0 
 DSP resource Status: mul_83ns_6ns_89_5_0_U17/buff0_reg_0 1 6561 1341: Used 1 time : Rejected (66 > -59) uniquify 0 
 DSP resource Status: mul_83ns_6ns_89_5_0_U17/buff0_reg_0 2 6561 1300: Used 1 time : Rejected (67 > -59) uniquify 0 
 DSP resource Status: mul_83ns_6ns_89_5_0_U17/buff0_reg_0 3 6561 1348: Used 1 time : Rejected (68 > -59) uniquify 0 
 DSP resource Status: mul_83ns_6ns_89_5_0_U17/buff0_reg_0 4 6561 1298: Used 1 time : Rejected (69 > -59) uniquify 0 
 DSP resource Status: mul_92ns_6ns_97_5_0_U19/buff0_reg_6 0 6800 1281: Used 1 time : Rejected (53 > -59) uniquify 0 
 DSP resource Status: mul_92ns_6ns_97_5_0_U19/buff0_reg_6 1 6800 1348: Used 1 time : Rejected (54 > -59) uniquify 0 
 DSP resource Status: mul_92ns_6ns_97_5_0_U19/buff0_reg_6 2 6800 1300: Used 1 time : Rejected (55 > -59) uniquify 0 
 DSP resource Status: mul_92ns_6ns_97_5_0_U19/buff0_reg_6 3 6800 1348: Used 1 time : Rejected (56 > -59) uniquify 0 
 DSP resource Status: mul_92ns_6ns_97_5_0_U19/buff0_reg_6 4 6800 1523: Used 1 time : Rejected (57 > -59) uniquify 0 
 DSP resource Status: mul_87ns_6ns_92_5_0_U18/buff0_reg_9 0 6675 1281: Used 1 time : Rejected (60 > -59) uniquify 0 
 DSP resource Status: mul_87ns_6ns_92_5_0_U18/buff0_reg_9 1 6675 1348: Used 1 time : Rejected (61 > -59) uniquify 0 
 DSP resource Status: mul_87ns_6ns_92_5_0_U18/buff0_reg_9 2 6675 1300: Used 1 time : Rejected (62 > -59) uniquify 0 
 DSP resource Status: mul_87ns_6ns_92_5_0_U18/buff0_reg_9 3 6675 1348: Used 1 time : Rejected (63 > -59) uniquify 0 
 DSP resource Status: mul_87ns_6ns_92_5_0_U18/buff0_reg_9 4 6675 1398: Used 1 time : Rejected (64 > -59) uniquify 0 
 DSP resource Status: mul_82ns_6ns_87_5_0_U16/buff0_reg_b 0 6550 1281: Used 1 time : Rejected (70 > -59) uniquify 0 
 DSP resource Status: mul_82ns_6ns_87_5_0_U16/buff0_reg_b 1 6550 1348: Used 1 time : Rejected (71 > -59) uniquify 0 
 DSP resource Status: mul_82ns_6ns_87_5_0_U16/buff0_reg_b 2 6550 1300: Used 1 time : Rejected (72 > -59) uniquify 0 
 DSP resource Status: mul_82ns_6ns_87_5_0_U16/buff0_reg_b 3 6550 1348: Used 1 time : Rejected (73 > -59) uniquify 0 
 DSP resource Status: mul_82ns_6ns_87_5_0_U16/buff0_reg_b 4 6550 1273: Used 1 time : Rejected (74 > -59) uniquify 0 
 DSP resource Status: mul_77ns_6ns_82_5_0_U14/buff0_reg_d 0 6425 1281: Used 1 time : Rejected (79 > -59) uniquify 0 
 DSP resource Status: mul_77ns_6ns_82_5_0_U14/buff0_reg_d 1 6425 1348: Used 1 time : Rejected (80 > -59) uniquify 0 
 DSP resource Status: mul_77ns_6ns_82_5_0_U14/buff0_reg_d 2 6425 1300: Used 1 time : Rejected (81 > -59) uniquify 0 
 DSP resource Status: mul_77ns_6ns_82_5_0_U14/buff0_reg_d 3 6425 1348: Used 1 time : Rejected (82 > -59) uniquify 0 
 DSP resource Status: mul_77ns_6ns_82_5_0_U14/buff0_reg_d 4 6425 1148: Used 1 time : Rejected (83 > -59) uniquify 0 
WARNING: [Synth 8-3936] Found unconnected internal register 'mul_ln44_2_reg_3083_reg' and it is trimmed from '48' to '21' bits. [c:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/4423/hdl/verilog/SABR_pow_generic_double_s.v:2379]
WARNING: [Synth 8-3936] Found unconnected internal register 'mul_83ns_6ns_89_5_0_U17/buff2_reg' and it is trimmed from '48' to '21' bits. [c:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/4423/hdl/verilog/SABR_mul_83ns_6ns_89_5_0.v:76]
WARNING: [Synth 8-3936] Found unconnected internal register 'mul_ln44_3_reg_3115_reg' and it is trimmed from '48' to '29' bits. [c:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/4423/hdl/verilog/SABR_pow_generic_double_s.v:2380]
WARNING: [Synth 8-3936] Found unconnected internal register 'mul_92ns_6ns_97_5_0_U19/buff2_reg' and it is trimmed from '48' to '29' bits. [c:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/4423/hdl/verilog/SABR_mul_92ns_6ns_97_5_0.v:76]
WARNING: [Synth 8-3936] Found unconnected internal register 'mul_ln44_4_reg_3147_reg' and it is trimmed from '48' to '24' bits. [c:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/4423/hdl/verilog/SABR_pow_generic_double_s.v:2381]
WARNING: [Synth 8-3936] Found unconnected internal register 'mul_87ns_6ns_92_5_0_U18/buff2_reg' and it is trimmed from '48' to '24' bits. [c:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/4423/hdl/verilog/SABR_mul_87ns_6ns_92_5_0.v:76]
WARNING: [Synth 8-3936] Found unconnected internal register 'mul_ln44_5_reg_3179_reg' and it is trimmed from '48' to '19' bits. [c:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/4423/hdl/verilog/SABR_pow_generic_double_s.v:2382]
WARNING: [Synth 8-3936] Found unconnected internal register 'mul_82ns_6ns_87_5_0_U16/buff2_reg' and it is trimmed from '48' to '19' bits. [c:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/4423/hdl/verilog/SABR_mul_82ns_6ns_87_5_0.v:76]
WARNING: [Synth 8-3936] Found unconnected internal register 'mul_ln44_6_reg_3247_reg' and it is trimmed from '48' to '14' bits. [c:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/4423/hdl/verilog/SABR_pow_generic_double_s.v:2383]
WARNING: [Synth 8-3936] Found unconnected internal register 'mul_77ns_6ns_82_5_0_U14/buff2_reg' and it is trimmed from '48' to '14' bits. [c:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/4423/hdl/verilog/SABR_mul_77ns_6ns_82_5_0.v:76]
WARNING: [Synth 8-5835] Resources of type BRAM have been overutilized. Used = 22, Available = 20. Will try to implement using LUT-RAM. 
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:26:10 ; elapsed = 00:28:59 . Memory (MB): peak = 38855.777 ; gain = 38071.641
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:26:35 ; elapsed = 00:29:24 . Memory (MB): peak = 38855.777 ; gain = 38071.641
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance inst/i_15/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/mem_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_15/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/mem_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_15/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/mem_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_15/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/mem_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:27:11 ; elapsed = 00:30:08 . Memory (MB): peak = 38855.777 ; gain = 38071.641
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/mem_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/mem_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/mem_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/mem_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:27:34 ; elapsed = 00:30:32 . Memory (MB): peak = 38855.777 ; gain = 38071.641
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:27:35 ; elapsed = 00:30:32 . Memory (MB): peak = 38855.777 ; gain = 38071.641
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:27:48 ; elapsed = 00:30:46 . Memory (MB): peak = 38855.777 ; gain = 38071.641
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:27:49 ; elapsed = 00:30:46 . Memory (MB): peak = 38855.777 ; gain = 38071.641
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:27:53 ; elapsed = 00:30:51 . Memory (MB): peak = 38855.777 ; gain = 38071.641
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:27:53 ; elapsed = 00:30:51 . Memory (MB): peak = 38855.777 ; gain = 38071.641
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+-------------------------------------+--------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                          | DSP Mapping        | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+-------------------------------------+--------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|dsp48e1_wrapper__parameterized0_1140 | Dynamic            | -      | -      | -      | -      | 48     | -    | -    | -    | -    | -     | 0    | 1    | 
|dsp48e1_wrapper_1141                 | A:B                | 29     | 18     | -      | -      | 16     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized1_1069 | C+A:B              | 0      | 2      | 47     | -      | 48     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized2_785  | A*B                | 17     | 17     | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized3_786  | (PCIN>>17+A*B)'    | 17     | 0      | -      | -      | 16     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|dsp48e1_wrapper__parameterized4_787  | PCIN+(A*B)'        | 17     | 17     | -      | -      | 17     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|dsp48e1_wrapper__parameterized5_788  | PCIN>>17+A'*B'     | 17     | 0      | -      | -      | 16     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized6_789  | PCIN+A'*B'         | 19     | 17     | -      | -      | 16     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized7_790  | (PCIN+A'*B')'      | 19     | 17     | -      | -      | 17     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|dsp48e1_wrapper__parameterized8_791  | PCIN>>17+(A*B')'   | 0      | 17     | -      | -      | 16     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|dsp48e1_wrapper__parameterized9_792  | PCIN+A''*B''       | 19     | 17     | -      | -      | 17     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized10_793 | PCIN>>17+A*B''     | 0      | 17     | -      | -      | 38     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized11_794 | (PCIN>>17+A*B'')'  | 0      | 2      | -      | -      | 21     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|dsp48e1_wrapper__parameterized1_779  | Dynamic            | -      | -      | -      | -      | 48     | -    | -    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized2_734  | A*B                | 17     | 17     | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized3_735  | (PCIN>>17+A*B)'    | 17     | 0      | -      | -      | 16     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|dsp48e1_wrapper__parameterized4_736  | PCIN+(A*B)'        | 17     | 17     | -      | -      | 17     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|dsp48e1_wrapper__parameterized5_737  | PCIN>>17+A'*B'     | 17     | 0      | -      | -      | 16     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized6_738  | PCIN+A'*B'         | 19     | 17     | -      | -      | 16     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized7_739  | (PCIN+A'*B')'      | 19     | 17     | -      | -      | 17     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|dsp48e1_wrapper__parameterized8_740  | PCIN>>17+(A*B')'   | 0      | 17     | -      | -      | 16     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|dsp48e1_wrapper__parameterized9_741  | PCIN+A''*B''       | 19     | 17     | -      | -      | 17     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized10_742 | PCIN>>17+A*B''     | 0      | 17     | -      | -      | 38     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized11_743 | (PCIN>>17+A*B'')'  | 0      | 2      | -      | -      | 21     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|dsp48e1_wrapper__parameterized1_728  | Dynamic            | -      | -      | -      | -      | 48     | -    | -    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized0_235  | Dynamic            | -      | -      | -      | -      | 48     | -    | -    | -    | -    | -     | 0    | 1    | 
|dsp48e1_wrapper_236                  | A:B                | 29     | 18     | -      | -      | 16     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized1_164  | C+A:B              | 0      | 2      | 47     | -      | 48     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized0      | Dynamic            | -      | -      | -      | -      | 48     | -    | -    | -    | -    | -     | 0    | 1    | 
|dsp48e1_wrapper                      | A:B                | 29     | 18     | -      | -      | 16     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized1_104  | C+A:B              | 0      | 2      | 47     | -      | 48     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|dsp                                  | (C+A*B)'           | 22     | 17     | 46     | -      | 17     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|dsp                                  | PCIN>>17+(A*B)'    | 0      | 8      | -      | -      | 43     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|dsp__parameterized0                  | C+A'*B'            | 17     | 17     | 46     | -      | 17     | 1    | 1    | 0    | -    | -     | 0    | 0    | 
|dsp__parameterized0                  | PCIN>>17+A*B'      | 0      | 12     | -      | -      | 0      | 0    | 1    | -    | -    | -     | 0    | 0    | 
|dsp__parameterized0                  | (PCIN+A'*B')'      | 25     | 17     | -      | -      | 17     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|dsp__parameterized0                  | PCIN>>17+(A*B')'   | 0      | 12     | -      | -      | 43     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|dsp__parameterized1                  | (C+A*B)'           | 17     | 17     | 0      | -      | 17     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|dsp__parameterized1                  | PCIN>>17+(A*B)'    | 0      | 17     | -      | -      | 0      | 0    | 0    | -    | -    | -     | 1    | 0    | 
|dsp__parameterized1                  | PCIN+A''*B''       | 17     | 14     | -      | -      | 17     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|dsp__parameterized1                  | PCIN+A'*B'         | 17     | 17     | -      | -      | 17     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|dsp__parameterized1                  | PCIN+(A'*B')'      | 17     | 17     | -      | -      | 0      | 1    | 1    | -    | -    | -     | 1    | 0    | 
|dsp__parameterized1                  | PCIN>>17+A''*B     | 17     | 0      | -      | -      | 0      | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dsp__parameterized1                  | (PCIN>>17+A'*B)'   | 14     | 0      | -      | -      | 0      | 1    | 0    | -    | -    | -     | 0    | 1    | 
|dsp__parameterized1                  | (PCIN+(A')'*B'')'  | 14     | 17     | -      | -      | 17     | 1    | 2    | -    | -    | 1     | 0    | 1    | 
|dsp__parameterized1                  | PCIN>>17+(A'*B'')' | 0      | 14     | -      | -      | 43     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|dsp48e1_wrapper__parameterized13_96  | C'+A':B'           | 29     | 18     | 38     | -      | 48     | 1    | 1    | 1    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized15_93  | Dynamic            | -      | -      | -      | -      | 48     | -    | -    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized15_94  | Dynamic            | -      | -      | -      | -      | 48     | -    | -    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized16_89  | Dynamic            | -      | -      | -      | -      | 48     | -    | -    | -    | -    | -     | 0    | 1    | 
|dsp48e1_wrapper__parameterized15_90  | Dynamic            | -      | -      | -      | -      | 48     | -    | -    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized16     | Dynamic            | -      | -      | -      | -      | 48     | -    | -    | -    | -    | -     | 0    | 1    | 
|dsp48e1_wrapper__parameterized15     | Dynamic            | -      | -      | -      | -      | 48     | -    | -    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized12     | C+A:B              | 0      | 6      | 0      | -      | 48     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized13     | C'+A':B'           | 0      | 11     | 48     | -      | 48     | 1    | 1    | 1    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized14     | (C+A:B)'           | 30     | 18     | 48     | -      | 48     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|dsp48e1_wrapper__parameterized1_82   | Dynamic            | -      | -      | -      | -      | 48     | -    | -    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized2_31   | A*B                | 17     | 17     | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized3_32   | (PCIN>>17+A*B)'    | 17     | 0      | -      | -      | 16     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|dsp48e1_wrapper__parameterized4_33   | PCIN+(A*B)'        | 17     | 17     | -      | -      | 17     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|dsp48e1_wrapper__parameterized5_34   | PCIN>>17+A'*B'     | 17     | 0      | -      | -      | 16     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized6_35   | PCIN+A'*B'         | 19     | 17     | -      | -      | 16     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized7_36   | (PCIN+A'*B')'      | 19     | 17     | -      | -      | 17     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|dsp48e1_wrapper__parameterized8_37   | PCIN>>17+(A*B')'   | 0      | 17     | -      | -      | 16     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|dsp48e1_wrapper__parameterized9_38   | PCIN+A''*B''       | 19     | 17     | -      | -      | 17     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized10_39  | PCIN>>17+A*B''     | 0      | 17     | -      | -      | 38     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized11_40  | (PCIN>>17+A*B'')'  | 0      | 2      | -      | -      | 21     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|dsp48e1_wrapper__parameterized1_25   | Dynamic            | -      | -      | -      | -      | 48     | -    | -    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized2      | A*B                | 17     | 17     | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized3      | (PCIN>>17+A*B)'    | 17     | 0      | -      | -      | 16     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|dsp48e1_wrapper__parameterized4      | PCIN+(A*B)'        | 17     | 17     | -      | -      | 17     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|dsp48e1_wrapper__parameterized5      | PCIN>>17+A'*B'     | 17     | 0      | -      | -      | 16     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized6      | PCIN+A'*B'         | 19     | 17     | -      | -      | 16     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized7      | (PCIN+A'*B')'      | 19     | 17     | -      | -      | 17     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|dsp48e1_wrapper__parameterized8      | PCIN>>17+(A*B')'   | 0      | 17     | -      | -      | 16     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|dsp48e1_wrapper__parameterized9      | PCIN+A''*B''       | 19     | 17     | -      | -      | 17     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized10     | PCIN>>17+A*B''     | 0      | 17     | -      | -      | 38     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized11     | (PCIN>>17+A*B'')'  | 0      | 2      | -      | -      | 21     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|dsp48e1_wrapper__parameterized1      | Dynamic            | -      | -      | -      | -      | 48     | -    | -    | -    | -    | -     | 0    | 0    | 
+-------------------------------------+--------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |CARRY4   |  7187|
|2     |DSP48E1  |    79|
|27    |LUT1     |   847|
|28    |LUT2     | 14605|
|29    |LUT3     | 16067|
|30    |LUT4     |  9918|
|31    |LUT5     |  9574|
|32    |LUT6     | 31681|
|33    |MUXCY    |  7172|
|34    |MUXF7    |   842|
|35    |MUXF8    |    31|
|36    |RAMB18E1 |     2|
|38    |RAMB36E1 |     9|
|41    |SRL16E   |  1596|
|42    |SRLC32E  |   982|
|43    |XORCY    |  6824|
|44    |FDE      |    17|
|45    |FDRE     | 55689|
|46    |FDSE     |    18|
+------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:27:54 ; elapsed = 00:30:52 . Memory (MB): peak = 38855.777 ; gain = 38071.641
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 293 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:04:17 ; elapsed = 00:07:33 . Memory (MB): peak = 38855.777 ; gain = 4904.918
Synthesis Optimization Complete : Time (s): cpu = 00:27:54 ; elapsed = 00:30:53 . Memory (MB): peak = 38855.777 ; gain = 38071.641
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 38855.777 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 22163 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.041 . Memory (MB): peak = 38855.777 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1957 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 1940 instances
  FDE => FDRE: 17 instances

Synth Design complete | Checksum: 48124d49
INFO: [Common 17-83] Releasing license: Synthesis
684 Infos, 199 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:28:20 ; elapsed = 00:31:20 . Memory (MB): peak = 38855.777 ; gain = 38218.996
Write ShapeDB Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.248 . Memory (MB): peak = 38855.777 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/bd_0_hls_inst_0.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 38855.777 ; gain = 0.000
write_verilog: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 38855.777 ; gain = 0.000
write_vhdl: Time (s): cpu = 00:00:24 ; elapsed = 00:00:24 . Memory (MB): peak = 38855.777 ; gain = 0.000
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP bd_0_hls_inst_0, cache-ID = 5913d74126c0e423
INFO: [Coretcl 2-1174] Renamed 1756 cell refs.
Write ShapeDB Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.240 . Memory (MB): peak = 38855.777 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/bd_0_hls_inst_0.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 38855.777 ; gain = 0.000
INFO: [Vivado 12-24828] Executing command : report_utilization -file bd_0_hls_inst_0_utilization_synth.rpt -pb bd_0_hls_inst_0_utilization_synth.pb
write_verilog: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 38855.777 ; gain = 0.000
write_vhdl: Time (s): cpu = 00:00:24 ; elapsed = 00:00:24 . Memory (MB): peak = 38855.777 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Thu Jan  9 23:22:25 2025...
