$date
	Mon Oct  3 12:24:18 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module SerialAdder_tb $end
$var wire 1 ! out_seq $end
$var reg 1 " clk $end
$var reg 1 # in_seq1 $end
$var reg 1 $ in_seq2 $end
$var reg 1 % rst $end
$scope module dut $end
$var wire 1 " clk $end
$var wire 1 # in_seq1 $end
$var wire 1 $ in_seq2 $end
$var wire 1 % rst $end
$var reg 1 & curr_carry $end
$var reg 1 ' next_carry $end
$var reg 1 ! out_seq $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x'
0&
1%
x$
x#
0"
x!
$end
#2
0!
0'
0$
0#
#5
1"
#7
0%
#10
0"
#12
1!
1#
#15
1"
#20
0"
#22
1$
0#
#25
1"
#30
0"
#32
0!
1'
1#
#35
1!
1&
1"
#40
0"
#42
0'
0$
0#
#45
0!
0&
1"
#50
0"
#52
1'
1$
1#
#55
1!
1&
1"
#60
0"
#65
1"
#70
0"
#72
0!
0#
#75
1"
#80
0"
#82
0$
1#
#85
1"
#90
0"
#92
1!
0'
0#
#95
0!
0&
1"
#100
0"
#105
1"
#110
0"
#112
