// Seed: 1475260087
module module_0 (
    input tri0 id_0,
    output supply1 id_1,
    output tri0 id_2,
    input tri id_3,
    input tri1 id_4,
    output tri0 id_5,
    input uwire id_6,
    input tri1 id_7,
    output supply0 id_8
);
  wire id_10;
  always id_1 = id_7 + 1'b0 / 1;
  wire id_11;
  wire id_12;
endmodule
module module_1 (
    input wand id_0,
    input tri id_1,
    input tri0 id_2,
    input supply1 id_3,
    output supply0 id_4,
    input tri id_5,
    input uwire id_6,
    input supply0 id_7,
    input tri1 id_8,
    input uwire id_9,
    input wire id_10,
    input wand id_11,
    output logic id_12
);
  final id_12 <= 1;
  assign id_4 = id_1;
  wire id_14;
  module_0 modCall_1 (
      id_8,
      id_4,
      id_4,
      id_9,
      id_5,
      id_4,
      id_6,
      id_5,
      id_4
  );
  assign modCall_1.type_4 = 0;
endmodule
