// Seed: 3720309179
module module_0 (
    input supply1 id_0,
    output tri0 id_1,
    input tri1 id_2,
    input tri id_3,
    output supply0 id_4,
    input wire id_5,
    input wire id_6,
    output tri0 id_7,
    output supply1 id_8,
    input tri id_9,
    input wire id_10,
    input tri id_11,
    input tri1 id_12,
    input wand id_13,
    input tri0 id_14,
    output supply1 id_15
);
  wire id_17;
  assign id_8 = id_2;
  wire id_18;
endmodule
module module_1 (
    input supply0 id_0
    , id_6,
    output wire id_1
    , id_7,
    input wire id_2,
    input uwire id_3,
    output wand id_4
);
  wire id_8;
  module_0(
      id_2, id_4, id_3, id_0, id_4, id_3, id_0, id_4, id_4, id_3, id_0, id_0, id_3, id_3, id_2, id_4
  );
endmodule
