{
  "nbformat": 4,
  "nbformat_minor": 0,
  "metadata": {
    "colab": {
      "provenance": []
    },
    "kernelspec": {
      "name": "python3",
      "display_name": "Python 3"
    },
    "language_info": {
      "name": "python"
    }
  },
  "cells": [
    {
      "cell_type": "code",
      "source": [
        "!pip install openai\n",
        "\n",
        "!apt-get update\n",
        "!apt-get install -y iverilog"
      ],
      "metadata": {
        "colab": {
          "base_uri": "https://localhost:8080/",
          "height": 0
        },
        "id": "lCXTakJi3l_h",
        "outputId": "05bb15bd-e220-474a-dfb9-ee5565d273a8"
      },
      "execution_count": 10,
      "outputs": [
        {
          "output_type": "stream",
          "name": "stdout",
          "text": [
            "Requirement already satisfied: openai in /usr/local/lib/python3.12/dist-packages (2.16.0)\n",
            "Requirement already satisfied: anyio<5,>=3.5.0 in /usr/local/lib/python3.12/dist-packages (from openai) (4.12.1)\n",
            "Requirement already satisfied: distro<2,>=1.7.0 in /usr/local/lib/python3.12/dist-packages (from openai) (1.9.0)\n",
            "Requirement already satisfied: httpx<1,>=0.23.0 in /usr/local/lib/python3.12/dist-packages (from openai) (0.28.1)\n",
            "Requirement already satisfied: jiter<1,>=0.10.0 in /usr/local/lib/python3.12/dist-packages (from openai) (0.13.0)\n",
            "Requirement already satisfied: pydantic<3,>=1.9.0 in /usr/local/lib/python3.12/dist-packages (from openai) (2.12.3)\n",
            "Requirement already satisfied: sniffio in /usr/local/lib/python3.12/dist-packages (from openai) (1.3.1)\n",
            "Requirement already satisfied: tqdm>4 in /usr/local/lib/python3.12/dist-packages (from openai) (4.67.2)\n",
            "Requirement already satisfied: typing-extensions<5,>=4.11 in /usr/local/lib/python3.12/dist-packages (from openai) (4.15.0)\n",
            "Requirement already satisfied: idna>=2.8 in /usr/local/lib/python3.12/dist-packages (from anyio<5,>=3.5.0->openai) (3.11)\n",
            "Requirement already satisfied: certifi in /usr/local/lib/python3.12/dist-packages (from httpx<1,>=0.23.0->openai) (2026.1.4)\n",
            "Requirement already satisfied: httpcore==1.* in /usr/local/lib/python3.12/dist-packages (from httpx<1,>=0.23.0->openai) (1.0.9)\n",
            "Requirement already satisfied: h11>=0.16 in /usr/local/lib/python3.12/dist-packages (from httpcore==1.*->httpx<1,>=0.23.0->openai) (0.16.0)\n",
            "Requirement already satisfied: annotated-types>=0.6.0 in /usr/local/lib/python3.12/dist-packages (from pydantic<3,>=1.9.0->openai) (0.7.0)\n",
            "Requirement already satisfied: pydantic-core==2.41.4 in /usr/local/lib/python3.12/dist-packages (from pydantic<3,>=1.9.0->openai) (2.41.4)\n",
            "Requirement already satisfied: typing-inspection>=0.4.2 in /usr/local/lib/python3.12/dist-packages (from pydantic<3,>=1.9.0->openai) (0.4.2)\n",
            "Get:1 http://security.ubuntu.com/ubuntu jammy-security InRelease [129 kB]\n",
            "Get:2 https://cloud.r-project.org/bin/linux/ubuntu jammy-cran40/ InRelease [3,632 B]\n",
            "Get:3 https://cli.github.com/packages stable InRelease [3,917 B]\n",
            "Get:4 https://r2u.stat.illinois.edu/ubuntu jammy InRelease [6,555 B]\n",
            "Hit:5 http://archive.ubuntu.com/ubuntu jammy InRelease\n",
            "Get:6 https://cloud.r-project.org/bin/linux/ubuntu jammy-cran40/ Packages [83.8 kB]\n",
            "Get:7 http://archive.ubuntu.com/ubuntu jammy-updates InRelease [128 kB]\n",
            "Get:8 https://cli.github.com/packages stable/main amd64 Packages [356 B]\n",
            "Get:9 http://security.ubuntu.com/ubuntu jammy-security/universe amd64 Packages [1,297 kB]\n",
            "Get:10 https://ppa.launchpadcontent.net/deadsnakes/ppa/ubuntu jammy InRelease [18.1 kB]\n",
            "Get:11 http://security.ubuntu.com/ubuntu jammy-security/multiverse amd64 Packages [62.6 kB]\n",
            "Get:12 http://security.ubuntu.com/ubuntu jammy-security/main amd64 Packages [3,677 kB]\n",
            "Get:13 https://r2u.stat.illinois.edu/ubuntu jammy/main all Packages [9,712 kB]\n",
            "Get:14 http://security.ubuntu.com/ubuntu jammy-security/restricted amd64 Packages [6,388 kB]\n",
            "Get:15 https://ppa.launchpadcontent.net/ubuntugis/ppa/ubuntu jammy InRelease [24.6 kB]\n",
            "Get:16 http://archive.ubuntu.com/ubuntu jammy-backports InRelease [127 kB]\n",
            "Get:17 https://r2u.stat.illinois.edu/ubuntu jammy/main amd64 Packages [2,892 kB]\n",
            "Get:18 https://ppa.launchpadcontent.net/deadsnakes/ppa/ubuntu jammy/main amd64 Packages [38.8 kB]\n",
            "Get:19 http://archive.ubuntu.com/ubuntu jammy-updates/main amd64 Packages [4,014 kB]\n",
            "Get:20 https://ppa.launchpadcontent.net/ubuntugis/ppa/ubuntu jammy/main amd64 Packages [75.3 kB]\n",
            "Get:21 http://archive.ubuntu.com/ubuntu jammy-updates/universe amd64 Packages [1,608 kB]\n",
            "Get:22 http://archive.ubuntu.com/ubuntu jammy-updates/restricted amd64 Packages [6,607 kB]\n",
            "Get:23 http://archive.ubuntu.com/ubuntu jammy-updates/multiverse amd64 Packages [70.9 kB]\n",
            "Fetched 37.0 MB in 3s (10.8 MB/s)\n",
            "Reading package lists... Done\n",
            "W: Skipping acquire of configured file 'main/source/Sources' as repository 'https://r2u.stat.illinois.edu/ubuntu jammy InRelease' does not seem to provide it (sources.list entry misspelt?)\n",
            "Reading package lists... Done\n",
            "Building dependency tree... Done\n",
            "Reading state information... Done\n",
            "Suggested packages:\n",
            "  gtkwave\n",
            "The following NEW packages will be installed:\n",
            "  iverilog\n",
            "0 upgraded, 1 newly installed, 0 to remove and 53 not upgraded.\n",
            "Need to get 2,130 kB of archives.\n",
            "After this operation, 6,749 kB of additional disk space will be used.\n",
            "Get:1 http://archive.ubuntu.com/ubuntu jammy/universe amd64 iverilog amd64 11.0-1.1 [2,130 kB]\n",
            "Fetched 2,130 kB in 1s (1,895 kB/s)\n",
            "Selecting previously unselected package iverilog.\n",
            "(Reading database ... 117540 files and directories currently installed.)\n",
            "Preparing to unpack .../iverilog_11.0-1.1_amd64.deb ...\n",
            "Unpacking iverilog (11.0-1.1) ...\n",
            "Setting up iverilog (11.0-1.1) ...\n",
            "Processing triggers for man-db (2.10.2-1) ...\n"
          ]
        }
      ]
    },
    {
      "cell_type": "code",
      "execution_count": 11,
      "metadata": {
        "colab": {
          "base_uri": "https://localhost:8080/",
          "height": 0
        },
        "id": "tDJDuex7xY1R",
        "outputId": "36caa402-cbb3-419e-b0af-dc79f52ec910"
      },
      "outputs": [
        {
          "output_type": "stream",
          "name": "stdout",
          "text": [
            "  % Total    % Received % Xferd  Average Speed   Time    Time     Time  Current\n",
            "                                 Dload  Upload   Total   Spent    Left  Speed\n",
            "\r  0     0    0     0    0     0      0      0 --:--:-- --:--:-- --:--:--     0\r  0     0    0     0    0     0      0      0 --:--:-- --:--:-- --:--:--     0\r100  2114  100  2114    0     0  12829      0 --:--:-- --:--:-- --:--:-- 12812\n"
          ]
        }
      ],
      "source": [
        "! mkdir -p sequence_detector\n",
        "! cd sequence_detector && curl -O https://raw.githubusercontent.com/FCHXWH823/LLM4ChipDesign/fe806e8f8b7cb8442ce161f452d070cfcf953656/VerilogGenBenchmark/TestBench/sequence_detector_tb.v"
      ]
    },
    {
      "cell_type": "code",
      "source": [
        "verilog_generation_prompt_1 = '''\n",
        "\n",
        "I'm trying to write a verilog model of sequence dectector. How can I achieve this goal? '''"
      ],
      "metadata": {
        "id": "-6Rx_6rlxoKJ"
      },
      "execution_count": 12,
      "outputs": []
    },
    {
      "cell_type": "code",
      "source": [
        "from openai import OpenAI\n",
        "import os\n",
        "client = OpenAI(\n",
        "    api_key = \"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\"\n",
        ")\n",
        "\n",
        "completion = client.chat.completions.create(\n",
        "  model = \"gpt-4o-mini\",\n",
        "  messages=[{\"role\":\"user\",\"content\":verilog_generation_prompt_1}],\n",
        "  max_tokens=1024, # limits the maximum number of tokens (words or pieces of words) that the model will generate in its response.\n",
        "  stream=False\n",
        ")\n",
        "\n",
        "print(completion.choices[0].message.content)"
      ],
      "metadata": {
        "colab": {
          "base_uri": "https://localhost:8080/",
          "height": 0
        },
        "id": "HxIrB_vV0Ak5",
        "outputId": "bc7e863b-5f13-42fa-8608-3dadaf5d69fb"
      },
      "execution_count": 13,
      "outputs": [
        {
          "output_type": "stream",
          "name": "stdout",
          "text": [
            "To write a Verilog model for a sequence detector, you first need to determine the specific sequence you want to detect. As an example, let's create a simple sequence detector that detects a sequence of \"1101\".\n",
            "\n",
            "### Steps to Create a Sequence Detector in Verilog\n",
            "\n",
            "1. **Define the Input and Output**: You will generally have a clock input, a reset input, and a data input. The output will indicate whether the sequence has been detected.\n",
            "\n",
            "2. **Create the State Machine**: A sequence detector is typically implemented as a finite state machine (FSM). Each state represents a part of the sequence that has been detected so far.\n",
            "\n",
            "3. **Write the Code**: Below is an example of a Verilog model for detecting the sequence \"1101\".\n",
            "\n",
            "### Example Verilog Code for Sequence Detector\n",
            "\n",
            "```verilog\n",
            "module sequence_detector (\n",
            "    input clk,          // Clock input\n",
            "    input reset,        // Reset input\n",
            "    input data_in,      // Data to be detected\n",
            "    output reg detected  // Output signal indicating the detection\n",
            ");\n",
            "\n",
            "    // State encoding\n",
            "    parameter IDLE       = 3'b000,   // No bits matched\n",
            "              S1         = 3'b001,   // '1' matched\n",
            "              S11        = 3'b010,   // '11' matched\n",
            "              S110       = 3'b011,   // '110' matched\n",
            "              S1101      = 3'b100;   // '1101' matched\n",
            "\n",
            "    reg [2:0] state, next_state;\n",
            "\n",
            "    // Sequential logic: State transition\n",
            "    always @(posedge clk or posedge reset) begin\n",
            "        if (reset)\n",
            "            state <= IDLE;\n",
            "        else\n",
            "            state <= next_state;\n",
            "    end\n",
            "\n",
            "    // Combinational logic: Next state logic\n",
            "    always @(*) begin\n",
            "        case (state)\n",
            "            IDLE: begin\n",
            "                if (data_in) next_state = S1;\n",
            "                else next_state = IDLE;\n",
            "            end\n",
            "            S1: begin\n",
            "                if (data_in) next_state = S11;\n",
            "                else next_state = IDLE;\n",
            "            end\n",
            "            S11: begin\n",
            "                if (data_in) next_state = S11; // stay in S11 on '1'\n",
            "                else next_state = S110;\n",
            "            end\n",
            "            S110: begin\n",
            "                if (data_in) next_state = S1101; // go to S1101 on '1'\n",
            "                else next_state = IDLE;\n",
            "            end\n",
            "            S1101: begin\n",
            "                next_state = IDLE; // Reset state after detection\n",
            "            end\n",
            "            default: next_state = IDLE;\n",
            "        endcase\n",
            "    end\n",
            "\n",
            "    // Output logic\n",
            "    always @(posedge clk or posedge reset) begin\n",
            "        if (reset)\n",
            "            detected <= 1'b0;\n",
            "        else\n",
            "            detected <= (state == S1101) ? 1'b1 : 1'b0;\n",
            "    end\n",
            "\n",
            "endmodule\n",
            "```\n",
            "\n",
            "### Explanation of the Code:\n",
            "\n",
            "1. **Module Declaration**: The module is named `sequence_detector`, with inputs for clock, reset, and data, as well as an output for the detected signal.\n",
            "\n",
            "2. **Parameters**: Five states are defined for the FSM using parameters. Each state corresponds to a level of progress in recognizing the sequence.\n",
            "\n",
            "3. **State Transition Logic**: This section defines how the FSM transitions from one state to another based on the input data and the current state.\n",
            "\n",
            "4. **Output Logic**: The `detected` output is set to 1 when the state machine reaches the final state (`S1101`), indicating the sequence has been detected.\n",
            "\n",
            "### Usage\n",
            "\n",
            "- **Reset**: Activate the reset signal to start the state machine in the `IDLE` state.\n",
            "- **Clock**: The clock signal drives the state transitions.\n",
            "- **Data Input**: Provide the data bits; the `detected` output will indicate when the sequence \"1101\" has been recognized.\n",
            "\n",
            "This basic framework can be adapted to detect other sequences or modified to include more complex behavior. Always remember to simulate your design to verify its functionality before synthesizing it into hardware.\n"
          ]
        }
      ]
    },
    {
      "cell_type": "code",
      "source": [
        "output_verilog_code_1 = '''module sequence_detector (\n",
        "    input clk,          // Clock input\n",
        "    input reset,        // Reset input\n",
        "    input data_in,      // Data to be detected\n",
        "    output reg detected  // Output signal indicating the detection\n",
        ");\n",
        "\n",
        "    // State encoding\n",
        "    parameter IDLE       = 3'b000,   // No bits matched\n",
        "              S1         = 3'b001,   // '1' matched\n",
        "              S11        = 3'b010,   // '11' matched\n",
        "              S110       = 3'b011,   // '110' matched\n",
        "              S1101      = 3'b100;   // '1101' matched\n",
        "\n",
        "    reg [2:0] state, next_state;\n",
        "\n",
        "    // Sequential logic: State transition\n",
        "    always @(posedge clk or posedge reset) begin\n",
        "        if (reset)\n",
        "            state <= IDLE;\n",
        "        else\n",
        "            state <= next_state;\n",
        "    end\n",
        "\n",
        "    // Combinational logic: Next state logic\n",
        "    always @(*) begin\n",
        "        case (state)\n",
        "            IDLE: begin\n",
        "                if (data_in) next_state = S1;\n",
        "                else next_state = IDLE;\n",
        "            end\n",
        "            S1: begin\n",
        "                if (data_in) next_state = S11;\n",
        "                else next_state = IDLE;\n",
        "            end\n",
        "            S11: begin\n",
        "                if (data_in) next_state = S11; // stay in S11 on '1'\n",
        "                else next_state = S110;\n",
        "            end\n",
        "            S110: begin\n",
        "                if (data_in) next_state = S1101; // go to S1101 on '1'\n",
        "                else next_state = IDLE;\n",
        "            end\n",
        "            S1101: begin\n",
        "                next_state = IDLE; // Reset state after detection\n",
        "            end\n",
        "            default: next_state = IDLE;\n",
        "        endcase\n",
        "    end\n",
        "\n",
        "    // Output logic\n",
        "    always @(posedge clk or posedge reset) begin\n",
        "        if (reset)\n",
        "            detected <= 1'b0;\n",
        "        else\n",
        "            detected <= (state == S1101) ? 1'b1 : 1'b0;\n",
        "    end\n",
        "\n",
        "endmodule'''\n",
        "with open(\"sequence_detector/sequence_detector.v\", \"w\") as f:\n",
        "    f.write(output_verilog_code)"
      ],
      "metadata": {
        "id": "sd2MnhGq1noG"
      },
      "execution_count": 16,
      "outputs": []
    },
    {
      "cell_type": "code",
      "source": [
        "!cd sequence_detector/ && \\\n",
        "iverilog -g2012 -o sequence_detector.vvp \\\n",
        "sequence_detector.v sequence_detector_tb.v && \\\n",
        "vvp sequence_detector.vvp"
      ],
      "metadata": {
        "colab": {
          "base_uri": "https://localhost:8080/",
          "height": 0
        },
        "id": "55KPKtt23FXN",
        "outputId": "de74c8ef-31b6-4f93-c89b-eff7824efdad"
      },
      "execution_count": 17,
      "outputs": [
        {
          "output_type": "stream",
          "name": "stdout",
          "text": [
            "sequence_detector_tb.v:10: error: port ``reset_n'' is not a port of dut.\n",
            "sequence_detector_tb.v:10: error: port ``data'' is not a port of dut.\n",
            "sequence_detector_tb.v:10: error: port ``sequence_found'' is not a port of dut.\n",
            "3 error(s) during elaboration.\n"
          ]
        }
      ]
    },
    {
      "cell_type": "code",
      "source": [
        "### Iteration 1\n",
        "#- Issue observed: Compilation failed during elaboration due to port mismatches.\n",
        "#- Error message indicated missing ports: reset_n, data, sequence_found.\n",
        "#- Root cause: The initial prompt did not specify the required module interface expected by the testbench.\n",
        "#- Action: Refine the prompt to explicitly match the testbench port names and reset polarity."
      ],
      "metadata": {
        "id": "YQYRq5ra4aEM"
      },
      "execution_count": null,
      "outputs": []
    },
    {
      "cell_type": "code",
      "source": [
        "verilog_generation_prompt_2 = '''\n",
        "\n",
        "I want to design a verilog model of sequence detector. It should meet the following requirements:\n",
        "  input: clk, reset_n, data\n",
        "  output: sequence_found '''"
      ],
      "metadata": {
        "id": "b3bXn-KN4tzX"
      },
      "execution_count": 89,
      "outputs": []
    },
    {
      "cell_type": "code",
      "source": [
        "from openai import OpenAI\n",
        "import os\n",
        "client = OpenAI(\n",
        "    api_key = \"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\"\n",
        ")\n",
        "\n",
        "completion = client.chat.completions.create(\n",
        "  model = \"gpt-4o-mini\",\n",
        "  messages=[{\"role\":\"user\",\"content\":verilog_generation_prompt_2}],\n",
        "  max_tokens=1024, # limits the maximum number of tokens (words or pieces of words) that the model will generate in its response.\n",
        "  stream=False\n",
        ")\n",
        "\n",
        "print(completion.choices[0].message.content)"
      ],
      "metadata": {
        "colab": {
          "base_uri": "https://localhost:8080/",
          "height": 0
        },
        "id": "tbFoOwoY5HR7",
        "outputId": "ebc085c6-700d-4550-9d5f-2bf5dd7b0fba"
      },
      "execution_count": 90,
      "outputs": [
        {
          "output_type": "stream",
          "name": "stdout",
          "text": [
            "Designing a sequence detector in Verilog involves capturing a specific sequence of bits from the `data` input. For the purposes of this example, let's design a simple sequence detector for the sequence `101`. The module will have three inputs: a clock signal (`clk`), an active-low reset signal (`reset_n`), and a serial data input (`data`). The output will be a signal (`sequence_found`) that indicates when the sequence has been detected.\n",
            "\n",
            "Here's how you can implement a basic sequence detector in Verilog:\n",
            "\n",
            "```verilog\n",
            "module sequence_detector (\n",
            "    input wire clk,\n",
            "    input wire reset_n,\n",
            "    input wire data,\n",
            "    output reg sequence_found\n",
            ");\n",
            "\n",
            "    // State encoding\n",
            "    typedef enum reg [1:0] {\n",
            "        IDLE = 2'b00,\n",
            "        SEQ_1 = 2'b01,\n",
            "        SEQ_10 = 2'b10,\n",
            "        SEQ_101 = 2'b11\n",
            "    } state_t;\n",
            "\n",
            "    state_t current_state, next_state;\n",
            "\n",
            "    // State transition logic\n",
            "    always @(posedge clk or negedge reset_n) begin\n",
            "        if (!reset_n) begin\n",
            "            current_state <= IDLE;\n",
            "            sequence_found <= 0;\n",
            "        end else begin\n",
            "            current_state <= next_state;\n",
            "        end\n",
            "    end\n",
            "\n",
            "    // Next state logic\n",
            "    always @(*) begin\n",
            "        case (current_state)\n",
            "            IDLE: begin\n",
            "                if (data) begin\n",
            "                    next_state = SEQ_1;\n",
            "                    sequence_found = 0;\n",
            "                end else begin\n",
            "                    next_state = IDLE;\n",
            "                    sequence_found = 0;\n",
            "                end\n",
            "            end\n",
            "            \n",
            "            SEQ_1: begin\n",
            "                if (!data) begin\n",
            "                    next_state = SEQ_10;\n",
            "                    sequence_found = 0;\n",
            "                end else begin\n",
            "                    next_state = SEQ_1; \n",
            "                    sequence_found = 0;\n",
            "                end\n",
            "            end\n",
            "            \n",
            "            SEQ_10: begin\n",
            "                if (data) begin\n",
            "                    next_state = SEQ_101;\n",
            "                    sequence_found = 0;\n",
            "                end else begin\n",
            "                    next_state = IDLE;\n",
            "                    sequence_found = 0;\n",
            "                end\n",
            "            end\n",
            "            \n",
            "            SEQ_101: begin\n",
            "                // Sequence found\n",
            "                sequence_found = 1; \n",
            "                // Go back to IDLE state after detecting the sequence\n",
            "                next_state = IDLE; \n",
            "            end\n",
            "            \n",
            "            default: begin\n",
            "                next_state = IDLE;\n",
            "                sequence_found = 0;\n",
            "            end\n",
            "        endcase\n",
            "    end\n",
            "\n",
            "endmodule\n",
            "```\n",
            "\n",
            "### Explanation\n",
            "\n",
            "1. **State Encoding**: We use an enumeration (`typedef enum reg [1:0]`) to define the different states: `IDLE`, `SEQ_1`, `SEQ_10`, and `SEQ_101`.\n",
            "\n",
            "2. **State Transition Logic**: In the first `always` block, the current state is updated on the positive edge of the clock. If the `reset_n` signal is low, the state resets to `IDLE`.\n",
            "\n",
            "3. **Next State Logic**: In the second `always` block, we define how the state transitions based on the input `data`:\n",
            "   - From `IDLE`, if `data` is `1`, we transition to `SEQ_1`. If `data` is `0`, we remain in `IDLE`.\n",
            "   - From `SEQ_1`, if `data` is `0`, we transition to `SEQ_10`. If `data` is `1`, we remain in `SEQ_1`.\n",
            "   - From `SEQ_10`, if `data` is `1`, we transition to `SEQ_101`. If `data` is `0`, we return to `IDLE`.\n",
            "   - From `SEQ_101`, we indicate that the sequence is found by setting `sequence_found` to `1` and automatically return to `IDLE` for a new detection.\n",
            "\n",
            "### Note\n",
            "Make sure to simulate this design in your Verilog simulation environment to verify that it behaves as expected, and feel free to modify the sequence you are detecting by adjusting the state transitions accordingly.\n"
          ]
        }
      ]
    },
    {
      "cell_type": "code",
      "source": [
        "output_verilog_code_2 = '''\n",
        "module sequence_detector (\n",
        "    input wire clk,\n",
        "    input wire reset_n,\n",
        "    input wire data,\n",
        "    output reg sequence_found\n",
        ");\n",
        "\n",
        "    // State encoding\n",
        "    typedef enum reg [1:0] {\n",
        "        IDLE = 2'b00,\n",
        "        SEQ_1 = 2'b01,\n",
        "        SEQ_10 = 2'b10,\n",
        "        SEQ_101 = 2'b11\n",
        "    } state_t;\n",
        "\n",
        "    state_t current_state, next_state;\n",
        "\n",
        "    // State transition logic\n",
        "    always @(posedge clk or negedge reset_n) begin\n",
        "        if (!reset_n) begin\n",
        "            current_state <= IDLE;\n",
        "            sequence_found <= 0;\n",
        "        end else begin\n",
        "            current_state <= next_state;\n",
        "        end\n",
        "    end\n",
        "\n",
        "    // Next state logic\n",
        "    always @(*) begin\n",
        "        case (current_state)\n",
        "            IDLE: begin\n",
        "                if (data) begin\n",
        "                    next_state = SEQ_1;\n",
        "                    sequence_found = 0;\n",
        "                end else begin\n",
        "                    next_state = IDLE;\n",
        "                    sequence_found = 0;\n",
        "                end\n",
        "            end\n",
        "\n",
        "            SEQ_1: begin\n",
        "                if (!data) begin\n",
        "                    next_state = SEQ_10;\n",
        "                    sequence_found = 0;\n",
        "                end else begin\n",
        "                    next_state = SEQ_1;\n",
        "                    sequence_found = 0;\n",
        "                end\n",
        "            end\n",
        "\n",
        "            SEQ_10: begin\n",
        "                if (data) begin\n",
        "                    next_state = SEQ_101;\n",
        "                    sequence_found = 0;\n",
        "                end else begin\n",
        "                    next_state = IDLE;\n",
        "                    sequence_found = 0;\n",
        "                end\n",
        "            end\n",
        "\n",
        "            SEQ_101: begin\n",
        "                // Sequence found\n",
        "                sequence_found = 1;\n",
        "                // Go back to IDLE state after detecting the sequence\n",
        "                next_state = IDLE;\n",
        "            end\n",
        "\n",
        "            default: begin\n",
        "                next_state = IDLE;\n",
        "                sequence_found = 0;\n",
        "            end\n",
        "        endcase\n",
        "    end\n",
        "\n",
        "endmodule'''\n",
        "with open(\"sequence_detector/sequence_detector.v\", \"w\") as f:\n",
        "    f.write(output_verilog_code_2)\n"
      ],
      "metadata": {
        "id": "MIFvpaIg5XFv"
      },
      "execution_count": 91,
      "outputs": []
    },
    {
      "cell_type": "code",
      "source": [
        "!cd sequence_detector/ && \\\n",
        "iverilog -g2012 -o sequence_detector.vvp \\\n",
        "sequence_detector.v sequence_detector_tb.v && \\\n",
        "vvp sequence_detector.vvp"
      ],
      "metadata": {
        "colab": {
          "base_uri": "https://localhost:8080/",
          "height": 0
        },
        "id": "zrkD0g825vto",
        "outputId": "6dc15f11-9d77-4c7f-bb32-171287423215"
      },
      "execution_count": 92,
      "outputs": [
        {
          "output_type": "stream",
          "name": "stdout",
          "text": [
            "sequence_detector_tb.v:10: warning: Port 3 (data) of sequence_detector expects 1 bits, got 3.\n",
            "sequence_detector_tb.v:10:        : Pruning 2 high bits of the expression.\n",
            "Error: Cycle 8, Expected: 1, Got: 0\n"
          ]
        }
      ]
    },
    {
      "cell_type": "code",
      "source": [
        "### Iteration 2\n",
        "#- Issue observed:\n",
        "  #- Width mismatch：testbench drives a multi-bit `data` signal while DUT expects 1-bit input.\n",
        "  #- Functional mismatch: at cycle 8, expected sequence_found = 1, but DUT output was 0.\n",
        "#- Analysis:\n",
        "  #- The prompt assumed a 1-bit serial input, but the testbench provides a wider data.\n",
        "  #- The detected sequence and/or detection timing does not match the testbench specification.\n",
        "#- Action:\n",
        "  #- Refine the prompt to explicitly specify the width and semantics of the `data` input.\n",
        "  #- Clarify the exact sequence to detect and when `sequence_found` should be asserted.\n"
      ],
      "metadata": {
        "id": "3BBKptpU6OxY"
      },
      "execution_count": null,
      "outputs": []
    },
    {
      "cell_type": "code",
      "source": [
        "verilog_generation_prompt_3 = '''\n",
        "\n",
        "I want to design a verilog model of sequence detector. It should meet the following requirements:\n",
        "\n",
        "Module name: sequence_detector\n",
        "\n",
        "\n",
        "Interface:\n",
        "\n",
        "Inputs: clk (pos-edge), reset_n (active-low, synchronous), and data (3-bit wide: [2:0] data).\n",
        "\n",
        "Output: sequence_found (1-bit, asserted high for one clock cycle only when the full sequence is matched)\n",
        "\n",
        "Requirements:\n",
        "\n",
        "Use a Finite State Machine (FSM) approach.\n",
        "\n",
        "Ensure the testbench feeds the data as 3-bit vectors per clock cycle to match the input width.\n",
        "\n",
        "Compatible with iverilog (SystemVerilog-2012)'''\n"
      ],
      "metadata": {
        "id": "R3_Su9l_6hyJ"
      },
      "execution_count": 97,
      "outputs": []
    },
    {
      "cell_type": "code",
      "source": [
        "from openai import OpenAI\n",
        "import os\n",
        "client = OpenAI(\n",
        "    api_key = \"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\"\n",
        ")\n",
        "\n",
        "completion = client.chat.completions.create(\n",
        "  model = \"gpt-4o-mini\",\n",
        "  messages=[{\"role\":\"user\",\"content\":verilog_generation_prompt_3}],\n",
        "  max_tokens=1024, # limits the maximum number of tokens (words or pieces of words) that the model will generate in its response.\n",
        "  stream=False\n",
        ")\n",
        "\n",
        "print(completion.choices[0].message.content)"
      ],
      "metadata": {
        "colab": {
          "base_uri": "https://localhost:8080/",
          "height": 0
        },
        "id": "mXRr7zdi7Hav",
        "outputId": "48dd688a-22bf-4a23-ac6e-e44ff9d37e42"
      },
      "execution_count": 98,
      "outputs": [
        {
          "output_type": "stream",
          "name": "stdout",
          "text": [
            "Designing a sequence detector using a Finite State Machine (FSM) in Verilog involves creating states that correspond to the sequence of inputs you want to detect. For simplicity, let's assume we want to detect the sequence \"101\" (binary) which is equivalent to the decimal value 5. \n",
            "\n",
            "Below is a Verilog model for the sequence detector that meets your specified requirements:\n",
            "\n",
            "### Sequence Detector Module (Verilog)\n",
            "\n",
            "```verilog\n",
            "module sequence_detector (\n",
            "    input wire clk,\n",
            "    input wire reset_n,\n",
            "    input wire [2:0] data,\n",
            "    output reg sequence_found\n",
            ");\n",
            "\n",
            "    // State encoding\n",
            "    typedef enum reg [2:0] {\n",
            "        S0 = 3'b000, // Initial state\n",
            "        S1 = 3'b001, // Seen '1'\n",
            "        S2 = 3'b010, // Seen '10'\n",
            "        S3 = 3'b011  // Seen '101'\n",
            "    } state_t;\n",
            "\n",
            "    state_t current_state, next_state;\n",
            "\n",
            "    // State transition logic\n",
            "    always @(*) begin\n",
            "        case (current_state)\n",
            "            S0: begin\n",
            "                if (data == 3'b001) // If data is '1'\n",
            "                    next_state = S1;\n",
            "                else\n",
            "                    next_state = S0;\n",
            "            end\n",
            "            S1: begin\n",
            "                if (data == 3'b010) // If data is '2'\n",
            "                    next_state = S2;\n",
            "                else\n",
            "                    next_state = S0; // Reset to initial if not the expected input\n",
            "            end\n",
            "            S2: begin\n",
            "                if (data == 3'b101) // If data is '5'\n",
            "                    next_state = S3;\n",
            "                else\n",
            "                    next_state = S0; // Reset to initial if not the expected input\n",
            "            end\n",
            "            S3: begin\n",
            "                next_state = S0; // After detecting '101', go back to initial state\n",
            "            end\n",
            "            default: next_state = S0; // Default state\n",
            "        endcase\n",
            "    end\n",
            "\n",
            "    // State register with reset\n",
            "    always @(posedge clk or negedge reset_n) begin\n",
            "        if (!reset_n)\n",
            "            current_state <= S0;\n",
            "        else\n",
            "            current_state <= next_state;\n",
            "    end\n",
            "\n",
            "    // Generate sequence_found signal\n",
            "    always @(posedge clk or negedge reset_n) begin\n",
            "        if (!reset_n) \n",
            "            sequence_found <= 1'b0;\n",
            "        else \n",
            "            sequence_found <= (current_state == S3) ? 1'b1 : 1'b0;\n",
            "    end\n",
            "\n",
            "endmodule\n",
            "```\n",
            "\n",
            "### Testbench for Sequence Detector\n",
            "\n",
            "Here’s how you can create a testbench for the `sequence_detector` module:\n",
            "\n",
            "```verilog\n",
            "module tb_sequence_detector;\n",
            "\n",
            "    reg clk;\n",
            "    reg reset_n;\n",
            "    reg [2:0] data;\n",
            "    wire sequence_found;\n",
            "\n",
            "    // Instantiate the sequence_detector\n",
            "    sequence_detector uut (\n",
            "        .clk(clk),\n",
            "        .reset_n(reset_n),\n",
            "        .data(data),\n",
            "        .sequence_found(sequence_found)\n",
            "    );\n",
            "\n",
            "    // Clock Generation\n",
            "    initial begin\n",
            "        clk = 0;\n",
            "        forever #5 clk = ~clk; // 10 time unit period\n",
            "    end\n",
            "\n",
            "    // Test sequence\n",
            "    initial begin\n",
            "        // Initialize inputs\n",
            "        reset_n = 0;\n",
            "        data = 3'b000;\n",
            "\n",
            "        // Wait for clock edge\n",
            "        #10;\n",
            "        reset_n = 1; // Release reset\n",
            "\n",
            "        // Send a sequence to detect '101'\n",
            "        data = 3'b001; // '1'\n",
            "        #10;\n",
            "        data = 3'b010; // '2' (10 in binary)\n",
            "        #10;\n",
            "        data = 3'b101; // '5' (101 in binary)\n",
            "        #10;\n",
            "\n",
            "        // Check if sequence_found is asserted\n",
            "        if (sequence_found) $display(\"Sequence '101' found!\");\n",
            "\n",
            "        // End simulation\n",
            "        #10 $finish;\n",
            "    end\n",
            "\n",
            "endmodule\n",
            "```\n",
            "\n",
            "### Explanation of the Code\n",
            "\n",
            "1. **FSM Definition**: The FSM consists of four states: \n",
            "   - Initial state `S0` waiting for '1'.\n",
            "   - State `S1` after receiving '1'.\n",
            "   - State `S2` after receiving '10'.\n",
            "   - State `S3` after receiving '101'.\n",
            "\n",
            "2. **State Transition Logic**: Uses a combinatorial logic block (`always @(*)`) to define transitions between states based on the `data` input.\n",
            "\n",
            "3. **State Register and Reset**: \n",
            "   - The `current_state` is updated on the rising edge of the clock or reset using an asynchronous active-low reset.\n",
            "\n",
            "4. **Output Generation**: The `sequence_found` output is set high for one clock cycle only when the detector reaches state `S3`.\n",
            "\n",
            "5. **Testbench**: The testbench initializes the signals, generates a clock, and feeds the `data` input with a sequence to test the `sequence_detector`.\n",
            "\n",
            "\n"
          ]
        }
      ]
    },
    {
      "cell_type": "code",
      "source": [
        "output_verilog_code_3 = '''\n",
        "module sequence_detector (\n",
        "    input wire clk,\n",
        "    input wire reset_n,\n",
        "    input wire [2:0] data,\n",
        "    output reg sequence_found\n",
        ");\n",
        "\n",
        "    // State encoding\n",
        "    typedef enum reg [2:0] {\n",
        "        S0 = 3'b000, // Initial state\n",
        "        S1 = 3'b001, // Seen '1'\n",
        "        S2 = 3'b010, // Seen '10'\n",
        "        S3 = 3'b011  // Seen '101'\n",
        "    } state_t;\n",
        "\n",
        "    state_t current_state, next_state;\n",
        "\n",
        "    // State transition logic\n",
        "    always @(*) begin\n",
        "        case (current_state)\n",
        "            S0: begin\n",
        "                if (data == 3'b001) // If data is '1'\n",
        "                    next_state = S1;\n",
        "                else\n",
        "                    next_state = S0;\n",
        "            end\n",
        "            S1: begin\n",
        "                if (data == 3'b010) // If data is '2'\n",
        "                    next_state = S2;\n",
        "                else\n",
        "                    next_state = S0; // Reset to initial if not the expected input\n",
        "            end\n",
        "            S2: begin\n",
        "                if (data == 3'b101) // If data is '5'\n",
        "                    next_state = S3;\n",
        "                else\n",
        "                    next_state = S0; // Reset to initial if not the expected input\n",
        "            end\n",
        "            S3: begin\n",
        "                next_state = S0; // After detecting '101', go back to initial state\n",
        "            end\n",
        "            default: next_state = S0; // Default state\n",
        "        endcase\n",
        "    end\n",
        "\n",
        "    // State register with reset\n",
        "    always @(posedge clk or negedge reset_n) begin\n",
        "        if (!reset_n)\n",
        "            current_state <= S0;\n",
        "        else\n",
        "            current_state <= next_state;\n",
        "    end\n",
        "\n",
        "    // Generate sequence_found signal\n",
        "    always @(posedge clk or negedge reset_n) begin\n",
        "        if (!reset_n)\n",
        "            sequence_found <= 1'b0;\n",
        "        else\n",
        "            sequence_found <= (current_state == S3) ? 1'b1 : 1'b0;\n",
        "    end\n",
        "\n",
        "endmodule\n",
        "\n",
        "'''\n",
        "\n",
        "with open(\"sequence_detector/sequence_detector.v\", \"w\") as f:\n",
        "    f.write(output_verilog_code_3)"
      ],
      "metadata": {
        "id": "tulCM8iz7T3Z"
      },
      "execution_count": 102,
      "outputs": []
    },
    {
      "cell_type": "code",
      "source": [
        "!cd sequence_detector/ && \\\n",
        "iverilog -g2012 -o sequence_detector.vvp \\\n",
        "sequence_detector.v sequence_detector_tb.v && \\\n",
        "vvp sequence_detector.vvp"
      ],
      "metadata": {
        "colab": {
          "base_uri": "https://localhost:8080/",
          "height": 0
        },
        "id": "MPm920rB7d1p",
        "outputId": "997dc5e1-08ff-4f14-b801-01bb0c18b9c3"
      },
      "execution_count": 103,
      "outputs": [
        {
          "output_type": "stream",
          "name": "stdout",
          "text": [
            "Error: Cycle 8, Expected: 1, Got: 0\n"
          ]
        }
      ]
    },
    {
      "cell_type": "code",
      "source": [
        "# Iteration 3\n",
        "# Solved problems: DUT mismatching\n",
        "# Timing mismatch: cycle 8 should be 1 but the output is 0\n"
      ],
      "metadata": {
        "id": "CsOh3URgfttp"
      },
      "execution_count": null,
      "outputs": []
    },
    {
      "cell_type": "code",
      "source": [
        "verilog_generation_prompt_4 = '''\n",
        "\n",
        "Please design a Verilog module for a sequence detector that meets the following specifications:\n",
        "\n",
        "Interface:\n",
        "\n",
        "Inputs: clk (pos-edge), reset_n (active-low, synchronous), and data (3-bit wide: [2:0] data).\n",
        "\n",
        "Output: sequence_found (1-bit, asserted high for one clock cycle only when the full sequence is matched).\n",
        "\n",
        "Functional Logic: The module must detect a specific sequence of eight 3-bit patterns in this exact order:\n",
        "\n",
        "3'b001\n",
        "\n",
        "3'b101\n",
        "\n",
        "3'b110\n",
        "\n",
        "3'b000\n",
        "\n",
        "3'b110\n",
        "\n",
        "3'b110\n",
        "\n",
        "3'b011\n",
        "\n",
        "3'b101\n",
        "\n",
        "Requirements:\n",
        "\n",
        "Use a Finite State Machine (FSM) approach.\n",
        "\n",
        "Ensure the testbench feeds the data as 3-bit vectors per clock cycle to match the input width.\n",
        "\n",
        "Compatible with iverilog (SystemVerilog-2012)\n",
        "\n",
        "'''"
      ],
      "metadata": {
        "id": "317fobYlgBwg"
      },
      "execution_count": 110,
      "outputs": []
    },
    {
      "cell_type": "code",
      "source": [
        "from openai import OpenAI\n",
        "import os\n",
        "client = OpenAI(\n",
        "    api_key = \"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\"\n",
        ")\n",
        "\n",
        "completion = client.chat.completions.create(\n",
        "  model = \"gpt-4o-mini\",\n",
        "  messages=[{\"role\":\"user\",\"content\":verilog_generation_prompt_4}],\n",
        "  max_tokens=1024, # limits the maximum number of tokens (words or pieces of words) that the model will generate in its response.\n",
        "  stream=False\n",
        ")\n",
        "\n",
        "print(completion.choices[0].message.content)"
      ],
      "metadata": {
        "colab": {
          "base_uri": "https://localhost:8080/",
          "height": 0
        },
        "id": "lWjxkHYGgvjg",
        "outputId": "6cf5842f-724b-4c99-96a7-05e7541c2338"
      },
      "execution_count": 111,
      "outputs": [
        {
          "output_type": "stream",
          "name": "stdout",
          "text": [
            "Certainly! Below is a Verilog module for a sequence detector that meets your specifications based on a Finite State Machine (FSM). The module detects the specified sequence of 3-bit patterns, and it asserts `sequence_found` for one clock cycle when the complete sequence is matched.\n",
            "\n",
            "### Verilog Code for the Sequence Detector\n",
            "\n",
            "```verilog\n",
            "module sequence_detector(\n",
            "    input wire clk,\n",
            "    input wire reset_n,\n",
            "    input wire [2:0] data,\n",
            "    output reg sequence_found\n",
            ");\n",
            "\n",
            "    // State Encoding\n",
            "    typedef enum reg [3:0] {\n",
            "        S0 = 4'b0000, // Initial state\n",
            "        S1 = 4'b0001, // 3'b001\n",
            "        S2 = 4'b0010, // 3'b101\n",
            "        S3 = 4'b0011, // 3'b110\n",
            "        S4 = 4'b0100, // 3'b000\n",
            "        S5 = 4'b0101, // 3'b110\n",
            "        S6 = 4'b0110, // 3'b110\n",
            "        S7 = 4'b0111, // 3'b011\n",
            "        S8 = 4'b1000  // 3'b101\n",
            "    } state_t;\n",
            "    \n",
            "    state_t current_state, next_state;\n",
            "\n",
            "    // State Transition Logic\n",
            "    always @(*) begin\n",
            "        next_state = current_state; // Default to stay in the same state\n",
            "        sequence_found = 1'b0; // Default output\n",
            "        case (current_state)\n",
            "            S0: if (data == 3'b001) next_state = S1;\n",
            "            S1: if (data == 3'b101) next_state = S2;\n",
            "            S2: if (data == 3'b110) next_state = S3;\n",
            "            S3: if (data == 3'b000) next_state = S4;\n",
            "            S4: if (data == 3'b110) next_state = S5;\n",
            "            S5: if (data == 3'b110) next_state = S6;\n",
            "            S6: if (data == 3'b011) next_state = S7;\n",
            "            S7: if (data == 3'b101) begin\n",
            "                    next_state = S8;\n",
            "                    sequence_found = 1'b1; // Found the complete sequence\n",
            "                end\n",
            "            default: next_state = S0; // Reset to initial state on invalid input\n",
            "        endcase\n",
            "    end\n",
            "\n",
            "    // State Update Logic\n",
            "    always @(posedge clk or negedge reset_n) begin\n",
            "        if (!reset_n)\n",
            "            current_state <= S0; // Reset state\n",
            "        else\n",
            "            current_state <= next_state; // Update state on positive clock edge\n",
            "    end\n",
            "\n",
            "endmodule\n",
            "```\n",
            "\n",
            "### Testbench for the Sequence Detector\n",
            "\n",
            "Below is a simple testbench that applies a sequence of 3-bit vectors to the `data` input. The testbench checks if the `sequence_found` signal is asserted as expected.\n",
            "\n",
            "```verilog\n",
            "module tb_sequence_detector;\n",
            "\n",
            "    reg clk;\n",
            "    reg reset_n;\n",
            "    reg [2:0] data;\n",
            "    wire sequence_found;\n",
            "\n",
            "    // Instantiate the sequence_detector module\n",
            "    sequence_detector uut (\n",
            "        .clk(clk),\n",
            "        .reset_n(reset_n),\n",
            "        .data(data),\n",
            "        .sequence_found(sequence_found)\n",
            "    );\n",
            "\n",
            "    initial begin\n",
            "        // Initialize values\n",
            "        clk = 0;\n",
            "        reset_n = 0;\n",
            "        data = 3'b000;\n",
            "\n",
            "        // Apply reset\n",
            "        #5 reset_n = 1;\n",
            "\n",
            "        // Test sequence\n",
            "        #10 data = 3'b001; // S0 to S1\n",
            "        #10 data = 3'b101; // S1 to S2\n",
            "        #10 data = 3'b110; // S2 to S3\n",
            "        #10 data = 3'b000; // S3 to S4\n",
            "        #10 data = 3'b110; // S4 to S5\n",
            "        #10 data = 3'b110; // S5 to S6\n",
            "        #10 data = 3'b011; // S6 to S7\n",
            "        #10 data = 3'b101; // S7 to S8 sequence found!\n",
            "\n",
            "        // Wait and observe\n",
            "        #20;\n",
            "\n",
            "        // Finish simulation\n",
            "        $finish;\n",
            "    end\n",
            "\n",
            "    // Clock generation\n",
            "    always #5 clk = ~clk; // 100 MHz clock\n",
            "\n",
            "endmodule\n",
            "```\n",
            "\n",
            "### Overview of the Code\n",
            "\n",
            "- **State Machine Definition**: The states are defined in an enumerated type (enum) for clarity. Each state corresponds to a stage in the sequence detection.\n",
            "- **State Transition Logic**: The combinatorial logic to determine the next state based on the current state and the input `data` is defined using a case statement.\n",
            "- **Synchronous Reset**: The FSM resets to the initial state when `reset_n` is low.\n",
            "\n"
          ]
        }
      ]
    },
    {
      "cell_type": "code",
      "source": [
        "output_verilog_code_4 = '''\n",
        "\n",
        "module sequence_detector(\n",
        "    input wire clk,\n",
        "    input wire reset_n,\n",
        "    input wire [2:0] data,\n",
        "    output reg sequence_found\n",
        ");\n",
        "\n",
        "    // State Encoding\n",
        "    typedef enum reg [3:0] {\n",
        "        S0 = 4'b0000, // Initial state\n",
        "        S1 = 4'b0001, // 3'b001\n",
        "        S2 = 4'b0010, // 3'b101\n",
        "        S3 = 4'b0011, // 3'b110\n",
        "        S4 = 4'b0100, // 3'b000\n",
        "        S5 = 4'b0101, // 3'b110\n",
        "        S6 = 4'b0110, // 3'b110\n",
        "        S7 = 4'b0111, // 3'b011\n",
        "        S8 = 4'b1000  // 3'b101\n",
        "    } state_t;\n",
        "\n",
        "    state_t current_state, next_state;\n",
        "\n",
        "    // State Transition Logic\n",
        "    always @(*) begin\n",
        "        next_state = current_state; // Default to stay in the same state\n",
        "        sequence_found = 1'b0; // Default output\n",
        "        case (current_state)\n",
        "            S0: if (data == 3'b001) next_state = S1;\n",
        "            S1: if (data == 3'b101) next_state = S2;\n",
        "            S2: if (data == 3'b110) next_state = S3;\n",
        "            S3: if (data == 3'b000) next_state = S4;\n",
        "            S4: if (data == 3'b110) next_state = S5;\n",
        "            S5: if (data == 3'b110) next_state = S6;\n",
        "            S6: if (data == 3'b011) next_state = S7;\n",
        "            S7: if (data == 3'b101) begin\n",
        "                    next_state = S8;\n",
        "                    sequence_found = 1'b1; // Found the complete sequence\n",
        "                end\n",
        "            default: next_state = S0; // Reset to initial state on invalid input\n",
        "        endcase\n",
        "    end\n",
        "\n",
        "    // State Update Logic\n",
        "    always @(posedge clk or negedge reset_n) begin\n",
        "        if (!reset_n)\n",
        "            current_state <= S0; // Reset state\n",
        "        else\n",
        "            current_state <= next_state; // Update state on positive clock edge\n",
        "    end\n",
        "\n",
        "endmodule\n",
        "'''\n",
        "\n",
        "with open(\"sequence_detector/sequence_detector.v\", \"w\") as f:\n",
        "    f.write(output_verilog_code_4)"
      ],
      "metadata": {
        "id": "lQf3dBUShDK9"
      },
      "execution_count": 112,
      "outputs": []
    },
    {
      "cell_type": "code",
      "source": [
        "!cd sequence_detector/ && \\\n",
        "iverilog -g2012 -o sequence_detector.vvp \\\n",
        "sequence_detector.v sequence_detector_tb.v && \\\n",
        "vvp sequence_detector.vvp"
      ],
      "metadata": {
        "colab": {
          "base_uri": "https://localhost:8080/",
          "height": 0
        },
        "id": "9xqSWXr8hSoG",
        "outputId": "ceb10f36-f53e-4243-e4e5-b23047440e50"
      },
      "execution_count": 113,
      "outputs": [
        {
          "output_type": "stream",
          "name": "stdout",
          "text": [
            "All test cases passed.\n"
          ]
        }
      ]
    }
  ]
}