/usr/bin/env time -v /mnt/c/Users/musta/Documents/vtr-verilog-to-routing/vtr_flow/scripts/blackbox_latches.pl --clk_list latch_^_re_^_up_counter^clk_^_0 --input counter.odin.blif --output 0_counter.odin.blif
using folowing clk domain: latch_^_re_^_up_counter^clk_^_0 
using input blif: counter.odin.blif
using output blif: 0_counter.odin.blif
Usage Statistic:
	<Clock UniqID>	#<Number of Latches impacted>
____
Vanilla Latches:
	latch_^_re_^_up_counter^clk_^_0	#4
____
Black Boxed Latches:
	-None-

	Command being timed: "/mnt/c/Users/musta/Documents/vtr-verilog-to-routing/vtr_flow/scripts/blackbox_latches.pl --clk_list latch_^_re_^_up_counter^clk_^_0 --input counter.odin.blif --output 0_counter.odin.blif"
	User time (seconds): 0.01
	System time (seconds): 0.01
	Percent of CPU this job got: 36%
	Elapsed (wall clock) time (h:mm:ss or m:ss): 0:00.08
	Average shared text size (kbytes): 0
	Average unshared data size (kbytes): 0
	Average stack size (kbytes): 0
	Average total size (kbytes): 0
	Maximum resident set size (kbytes): 3216
	Average resident set size (kbytes): 0
	Major (requiring I/O) page faults: 0
	Minor (reclaiming a frame) page faults: 841
	Voluntary context switches: 0
	Involuntary context switches: 0
	Swaps: 0
	File system inputs: 0
	File system outputs: 0
	Socket messages sent: 0
	Socket messages received: 0
	Signals delivered: 0
	Page size (bytes): 4096
	Exit status: 0
