\hypertarget{struct__hw__sim__scgc3_1_1__hw__sim__scgc3__bitfields}{}\section{\+\_\+hw\+\_\+sim\+\_\+scgc3\+:\+:\+\_\+hw\+\_\+sim\+\_\+scgc3\+\_\+bitfields Struct Reference}
\label{struct__hw__sim__scgc3_1_1__hw__sim__scgc3__bitfields}\index{\+\_\+hw\+\_\+sim\+\_\+scgc3\+::\+\_\+hw\+\_\+sim\+\_\+scgc3\+\_\+bitfields@{\+\_\+hw\+\_\+sim\+\_\+scgc3\+::\+\_\+hw\+\_\+sim\+\_\+scgc3\+\_\+bitfields}}
\subsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
uint32\+\_\+t \hyperlink{struct__hw__sim__scgc3_1_1__hw__sim__scgc3__bitfields_a77c37f1e90d82eb33dc7709a9fcf0a0c}{R\+N\+GA}\+: 1
\item 
uint32\+\_\+t \hyperlink{struct__hw__sim__scgc3_1_1__hw__sim__scgc3__bitfields_accabdf5691fb3af4ea12105ba30d275f}{R\+E\+S\+E\+R\+V\+E\+D0}\+: 11
\item 
uint32\+\_\+t \hyperlink{struct__hw__sim__scgc3_1_1__hw__sim__scgc3__bitfields_aa7529d4718e9bfe4efc8d9ebfdbd363d}{S\+P\+I2b}\+: 1
\item 
uint32\+\_\+t \hyperlink{struct__hw__sim__scgc3_1_1__hw__sim__scgc3__bitfields_a82c631330802e69a14f7a0b43a470252}{R\+E\+S\+E\+R\+V\+E\+D1}\+: 4
\item 
uint32\+\_\+t \hyperlink{struct__hw__sim__scgc3_1_1__hw__sim__scgc3__bitfields_a11925c8d2f766906cd379eee019dca70}{S\+D\+H\+Cb}\+: 1
\item 
uint32\+\_\+t \hyperlink{struct__hw__sim__scgc3_1_1__hw__sim__scgc3__bitfields_aed34c969dfdb25de3f9ca3700999868a}{R\+E\+S\+E\+R\+V\+E\+D2}\+: 6
\item 
uint32\+\_\+t \hyperlink{struct__hw__sim__scgc3_1_1__hw__sim__scgc3__bitfields_aa764c1ec02dc3bb89d8afff269392487}{F\+T\+M2b}\+: 1
\item 
uint32\+\_\+t \hyperlink{struct__hw__sim__scgc3_1_1__hw__sim__scgc3__bitfields_a54272b862cecc2f6198b8ba3a3e15282}{F\+T\+M3b}\+: 1
\item 
uint32\+\_\+t \hyperlink{struct__hw__sim__scgc3_1_1__hw__sim__scgc3__bitfields_ab5551b7b31f602920cb022a9c052be9b}{R\+E\+S\+E\+R\+V\+E\+D3}\+: 1
\item 
uint32\+\_\+t \hyperlink{struct__hw__sim__scgc3_1_1__hw__sim__scgc3__bitfields_ad11f44c86deacc7b01dd05d05867c52a}{A\+D\+C1b}\+: 1
\item 
uint32\+\_\+t \hyperlink{struct__hw__sim__scgc3_1_1__hw__sim__scgc3__bitfields_a9359f6aefd586a9e9d06eb19a2655d3b}{R\+E\+S\+E\+R\+V\+E\+D4}\+: 4
\end{DoxyCompactItemize}


\subsection{Member Data Documentation}
\index{\+\_\+hw\+\_\+sim\+\_\+scgc3\+::\+\_\+hw\+\_\+sim\+\_\+scgc3\+\_\+bitfields@{\+\_\+hw\+\_\+sim\+\_\+scgc3\+::\+\_\+hw\+\_\+sim\+\_\+scgc3\+\_\+bitfields}!A\+D\+C1b@{A\+D\+C1b}}
\index{A\+D\+C1b@{A\+D\+C1b}!\+\_\+hw\+\_\+sim\+\_\+scgc3\+::\+\_\+hw\+\_\+sim\+\_\+scgc3\+\_\+bitfields@{\+\_\+hw\+\_\+sim\+\_\+scgc3\+::\+\_\+hw\+\_\+sim\+\_\+scgc3\+\_\+bitfields}}
\subsubsection[{\texorpdfstring{A\+D\+C1b}{ADC1b}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t \+\_\+hw\+\_\+sim\+\_\+scgc3\+::\+\_\+hw\+\_\+sim\+\_\+scgc3\+\_\+bitfields\+::\+A\+D\+C1b}\hypertarget{struct__hw__sim__scgc3_1_1__hw__sim__scgc3__bitfields_ad11f44c86deacc7b01dd05d05867c52a}{}\label{struct__hw__sim__scgc3_1_1__hw__sim__scgc3__bitfields_ad11f44c86deacc7b01dd05d05867c52a}
\mbox{[}27\mbox{]} A\+D\+C1 Clock Gate Control \index{\+\_\+hw\+\_\+sim\+\_\+scgc3\+::\+\_\+hw\+\_\+sim\+\_\+scgc3\+\_\+bitfields@{\+\_\+hw\+\_\+sim\+\_\+scgc3\+::\+\_\+hw\+\_\+sim\+\_\+scgc3\+\_\+bitfields}!F\+T\+M2b@{F\+T\+M2b}}
\index{F\+T\+M2b@{F\+T\+M2b}!\+\_\+hw\+\_\+sim\+\_\+scgc3\+::\+\_\+hw\+\_\+sim\+\_\+scgc3\+\_\+bitfields@{\+\_\+hw\+\_\+sim\+\_\+scgc3\+::\+\_\+hw\+\_\+sim\+\_\+scgc3\+\_\+bitfields}}
\subsubsection[{\texorpdfstring{F\+T\+M2b}{FTM2b}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t \+\_\+hw\+\_\+sim\+\_\+scgc3\+::\+\_\+hw\+\_\+sim\+\_\+scgc3\+\_\+bitfields\+::\+F\+T\+M2b}\hypertarget{struct__hw__sim__scgc3_1_1__hw__sim__scgc3__bitfields_aa764c1ec02dc3bb89d8afff269392487}{}\label{struct__hw__sim__scgc3_1_1__hw__sim__scgc3__bitfields_aa764c1ec02dc3bb89d8afff269392487}
\mbox{[}24\mbox{]} F\+T\+M2 Clock Gate Control \index{\+\_\+hw\+\_\+sim\+\_\+scgc3\+::\+\_\+hw\+\_\+sim\+\_\+scgc3\+\_\+bitfields@{\+\_\+hw\+\_\+sim\+\_\+scgc3\+::\+\_\+hw\+\_\+sim\+\_\+scgc3\+\_\+bitfields}!F\+T\+M3b@{F\+T\+M3b}}
\index{F\+T\+M3b@{F\+T\+M3b}!\+\_\+hw\+\_\+sim\+\_\+scgc3\+::\+\_\+hw\+\_\+sim\+\_\+scgc3\+\_\+bitfields@{\+\_\+hw\+\_\+sim\+\_\+scgc3\+::\+\_\+hw\+\_\+sim\+\_\+scgc3\+\_\+bitfields}}
\subsubsection[{\texorpdfstring{F\+T\+M3b}{FTM3b}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t \+\_\+hw\+\_\+sim\+\_\+scgc3\+::\+\_\+hw\+\_\+sim\+\_\+scgc3\+\_\+bitfields\+::\+F\+T\+M3b}\hypertarget{struct__hw__sim__scgc3_1_1__hw__sim__scgc3__bitfields_a54272b862cecc2f6198b8ba3a3e15282}{}\label{struct__hw__sim__scgc3_1_1__hw__sim__scgc3__bitfields_a54272b862cecc2f6198b8ba3a3e15282}
\mbox{[}25\mbox{]} F\+T\+M3 Clock Gate Control \index{\+\_\+hw\+\_\+sim\+\_\+scgc3\+::\+\_\+hw\+\_\+sim\+\_\+scgc3\+\_\+bitfields@{\+\_\+hw\+\_\+sim\+\_\+scgc3\+::\+\_\+hw\+\_\+sim\+\_\+scgc3\+\_\+bitfields}!R\+E\+S\+E\+R\+V\+E\+D0@{R\+E\+S\+E\+R\+V\+E\+D0}}
\index{R\+E\+S\+E\+R\+V\+E\+D0@{R\+E\+S\+E\+R\+V\+E\+D0}!\+\_\+hw\+\_\+sim\+\_\+scgc3\+::\+\_\+hw\+\_\+sim\+\_\+scgc3\+\_\+bitfields@{\+\_\+hw\+\_\+sim\+\_\+scgc3\+::\+\_\+hw\+\_\+sim\+\_\+scgc3\+\_\+bitfields}}
\subsubsection[{\texorpdfstring{R\+E\+S\+E\+R\+V\+E\+D0}{RESERVED0}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t \+\_\+hw\+\_\+sim\+\_\+scgc3\+::\+\_\+hw\+\_\+sim\+\_\+scgc3\+\_\+bitfields\+::\+R\+E\+S\+E\+R\+V\+E\+D0}\hypertarget{struct__hw__sim__scgc3_1_1__hw__sim__scgc3__bitfields_accabdf5691fb3af4ea12105ba30d275f}{}\label{struct__hw__sim__scgc3_1_1__hw__sim__scgc3__bitfields_accabdf5691fb3af4ea12105ba30d275f}
\mbox{[}11\+:1\mbox{]} \index{\+\_\+hw\+\_\+sim\+\_\+scgc3\+::\+\_\+hw\+\_\+sim\+\_\+scgc3\+\_\+bitfields@{\+\_\+hw\+\_\+sim\+\_\+scgc3\+::\+\_\+hw\+\_\+sim\+\_\+scgc3\+\_\+bitfields}!R\+E\+S\+E\+R\+V\+E\+D1@{R\+E\+S\+E\+R\+V\+E\+D1}}
\index{R\+E\+S\+E\+R\+V\+E\+D1@{R\+E\+S\+E\+R\+V\+E\+D1}!\+\_\+hw\+\_\+sim\+\_\+scgc3\+::\+\_\+hw\+\_\+sim\+\_\+scgc3\+\_\+bitfields@{\+\_\+hw\+\_\+sim\+\_\+scgc3\+::\+\_\+hw\+\_\+sim\+\_\+scgc3\+\_\+bitfields}}
\subsubsection[{\texorpdfstring{R\+E\+S\+E\+R\+V\+E\+D1}{RESERVED1}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t \+\_\+hw\+\_\+sim\+\_\+scgc3\+::\+\_\+hw\+\_\+sim\+\_\+scgc3\+\_\+bitfields\+::\+R\+E\+S\+E\+R\+V\+E\+D1}\hypertarget{struct__hw__sim__scgc3_1_1__hw__sim__scgc3__bitfields_a82c631330802e69a14f7a0b43a470252}{}\label{struct__hw__sim__scgc3_1_1__hw__sim__scgc3__bitfields_a82c631330802e69a14f7a0b43a470252}
\mbox{[}16\+:13\mbox{]} \index{\+\_\+hw\+\_\+sim\+\_\+scgc3\+::\+\_\+hw\+\_\+sim\+\_\+scgc3\+\_\+bitfields@{\+\_\+hw\+\_\+sim\+\_\+scgc3\+::\+\_\+hw\+\_\+sim\+\_\+scgc3\+\_\+bitfields}!R\+E\+S\+E\+R\+V\+E\+D2@{R\+E\+S\+E\+R\+V\+E\+D2}}
\index{R\+E\+S\+E\+R\+V\+E\+D2@{R\+E\+S\+E\+R\+V\+E\+D2}!\+\_\+hw\+\_\+sim\+\_\+scgc3\+::\+\_\+hw\+\_\+sim\+\_\+scgc3\+\_\+bitfields@{\+\_\+hw\+\_\+sim\+\_\+scgc3\+::\+\_\+hw\+\_\+sim\+\_\+scgc3\+\_\+bitfields}}
\subsubsection[{\texorpdfstring{R\+E\+S\+E\+R\+V\+E\+D2}{RESERVED2}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t \+\_\+hw\+\_\+sim\+\_\+scgc3\+::\+\_\+hw\+\_\+sim\+\_\+scgc3\+\_\+bitfields\+::\+R\+E\+S\+E\+R\+V\+E\+D2}\hypertarget{struct__hw__sim__scgc3_1_1__hw__sim__scgc3__bitfields_aed34c969dfdb25de3f9ca3700999868a}{}\label{struct__hw__sim__scgc3_1_1__hw__sim__scgc3__bitfields_aed34c969dfdb25de3f9ca3700999868a}
\mbox{[}23\+:18\mbox{]} \index{\+\_\+hw\+\_\+sim\+\_\+scgc3\+::\+\_\+hw\+\_\+sim\+\_\+scgc3\+\_\+bitfields@{\+\_\+hw\+\_\+sim\+\_\+scgc3\+::\+\_\+hw\+\_\+sim\+\_\+scgc3\+\_\+bitfields}!R\+E\+S\+E\+R\+V\+E\+D3@{R\+E\+S\+E\+R\+V\+E\+D3}}
\index{R\+E\+S\+E\+R\+V\+E\+D3@{R\+E\+S\+E\+R\+V\+E\+D3}!\+\_\+hw\+\_\+sim\+\_\+scgc3\+::\+\_\+hw\+\_\+sim\+\_\+scgc3\+\_\+bitfields@{\+\_\+hw\+\_\+sim\+\_\+scgc3\+::\+\_\+hw\+\_\+sim\+\_\+scgc3\+\_\+bitfields}}
\subsubsection[{\texorpdfstring{R\+E\+S\+E\+R\+V\+E\+D3}{RESERVED3}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t \+\_\+hw\+\_\+sim\+\_\+scgc3\+::\+\_\+hw\+\_\+sim\+\_\+scgc3\+\_\+bitfields\+::\+R\+E\+S\+E\+R\+V\+E\+D3}\hypertarget{struct__hw__sim__scgc3_1_1__hw__sim__scgc3__bitfields_ab5551b7b31f602920cb022a9c052be9b}{}\label{struct__hw__sim__scgc3_1_1__hw__sim__scgc3__bitfields_ab5551b7b31f602920cb022a9c052be9b}
\mbox{[}26\mbox{]} \index{\+\_\+hw\+\_\+sim\+\_\+scgc3\+::\+\_\+hw\+\_\+sim\+\_\+scgc3\+\_\+bitfields@{\+\_\+hw\+\_\+sim\+\_\+scgc3\+::\+\_\+hw\+\_\+sim\+\_\+scgc3\+\_\+bitfields}!R\+E\+S\+E\+R\+V\+E\+D4@{R\+E\+S\+E\+R\+V\+E\+D4}}
\index{R\+E\+S\+E\+R\+V\+E\+D4@{R\+E\+S\+E\+R\+V\+E\+D4}!\+\_\+hw\+\_\+sim\+\_\+scgc3\+::\+\_\+hw\+\_\+sim\+\_\+scgc3\+\_\+bitfields@{\+\_\+hw\+\_\+sim\+\_\+scgc3\+::\+\_\+hw\+\_\+sim\+\_\+scgc3\+\_\+bitfields}}
\subsubsection[{\texorpdfstring{R\+E\+S\+E\+R\+V\+E\+D4}{RESERVED4}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t \+\_\+hw\+\_\+sim\+\_\+scgc3\+::\+\_\+hw\+\_\+sim\+\_\+scgc3\+\_\+bitfields\+::\+R\+E\+S\+E\+R\+V\+E\+D4}\hypertarget{struct__hw__sim__scgc3_1_1__hw__sim__scgc3__bitfields_a9359f6aefd586a9e9d06eb19a2655d3b}{}\label{struct__hw__sim__scgc3_1_1__hw__sim__scgc3__bitfields_a9359f6aefd586a9e9d06eb19a2655d3b}
\mbox{[}31\+:28\mbox{]} \index{\+\_\+hw\+\_\+sim\+\_\+scgc3\+::\+\_\+hw\+\_\+sim\+\_\+scgc3\+\_\+bitfields@{\+\_\+hw\+\_\+sim\+\_\+scgc3\+::\+\_\+hw\+\_\+sim\+\_\+scgc3\+\_\+bitfields}!R\+N\+GA@{R\+N\+GA}}
\index{R\+N\+GA@{R\+N\+GA}!\+\_\+hw\+\_\+sim\+\_\+scgc3\+::\+\_\+hw\+\_\+sim\+\_\+scgc3\+\_\+bitfields@{\+\_\+hw\+\_\+sim\+\_\+scgc3\+::\+\_\+hw\+\_\+sim\+\_\+scgc3\+\_\+bitfields}}
\subsubsection[{\texorpdfstring{R\+N\+GA}{RNGA}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t \+\_\+hw\+\_\+sim\+\_\+scgc3\+::\+\_\+hw\+\_\+sim\+\_\+scgc3\+\_\+bitfields\+::\+R\+N\+GA}\hypertarget{struct__hw__sim__scgc3_1_1__hw__sim__scgc3__bitfields_a77c37f1e90d82eb33dc7709a9fcf0a0c}{}\label{struct__hw__sim__scgc3_1_1__hw__sim__scgc3__bitfields_a77c37f1e90d82eb33dc7709a9fcf0a0c}
\mbox{[}0\mbox{]} R\+N\+GA Clock Gate Control \index{\+\_\+hw\+\_\+sim\+\_\+scgc3\+::\+\_\+hw\+\_\+sim\+\_\+scgc3\+\_\+bitfields@{\+\_\+hw\+\_\+sim\+\_\+scgc3\+::\+\_\+hw\+\_\+sim\+\_\+scgc3\+\_\+bitfields}!S\+D\+H\+Cb@{S\+D\+H\+Cb}}
\index{S\+D\+H\+Cb@{S\+D\+H\+Cb}!\+\_\+hw\+\_\+sim\+\_\+scgc3\+::\+\_\+hw\+\_\+sim\+\_\+scgc3\+\_\+bitfields@{\+\_\+hw\+\_\+sim\+\_\+scgc3\+::\+\_\+hw\+\_\+sim\+\_\+scgc3\+\_\+bitfields}}
\subsubsection[{\texorpdfstring{S\+D\+H\+Cb}{SDHCb}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t \+\_\+hw\+\_\+sim\+\_\+scgc3\+::\+\_\+hw\+\_\+sim\+\_\+scgc3\+\_\+bitfields\+::\+S\+D\+H\+Cb}\hypertarget{struct__hw__sim__scgc3_1_1__hw__sim__scgc3__bitfields_a11925c8d2f766906cd379eee019dca70}{}\label{struct__hw__sim__scgc3_1_1__hw__sim__scgc3__bitfields_a11925c8d2f766906cd379eee019dca70}
\mbox{[}17\mbox{]} S\+D\+HC Clock Gate Control \index{\+\_\+hw\+\_\+sim\+\_\+scgc3\+::\+\_\+hw\+\_\+sim\+\_\+scgc3\+\_\+bitfields@{\+\_\+hw\+\_\+sim\+\_\+scgc3\+::\+\_\+hw\+\_\+sim\+\_\+scgc3\+\_\+bitfields}!S\+P\+I2b@{S\+P\+I2b}}
\index{S\+P\+I2b@{S\+P\+I2b}!\+\_\+hw\+\_\+sim\+\_\+scgc3\+::\+\_\+hw\+\_\+sim\+\_\+scgc3\+\_\+bitfields@{\+\_\+hw\+\_\+sim\+\_\+scgc3\+::\+\_\+hw\+\_\+sim\+\_\+scgc3\+\_\+bitfields}}
\subsubsection[{\texorpdfstring{S\+P\+I2b}{SPI2b}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t \+\_\+hw\+\_\+sim\+\_\+scgc3\+::\+\_\+hw\+\_\+sim\+\_\+scgc3\+\_\+bitfields\+::\+S\+P\+I2b}\hypertarget{struct__hw__sim__scgc3_1_1__hw__sim__scgc3__bitfields_aa7529d4718e9bfe4efc8d9ebfdbd363d}{}\label{struct__hw__sim__scgc3_1_1__hw__sim__scgc3__bitfields_aa7529d4718e9bfe4efc8d9ebfdbd363d}
\mbox{[}12\mbox{]} S\+P\+I2 Clock Gate Control 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
/home/erik/proj/piranha/code/piranha-\/ptc/src/receiver/mbed/\+T\+A\+R\+G\+E\+T\+\_\+\+K64\+F/\+T\+A\+R\+G\+E\+T\+\_\+\+Freescale/\+T\+A\+R\+G\+E\+T\+\_\+\+K\+P\+S\+D\+K\+\_\+\+M\+C\+U\+S/\+T\+A\+R\+G\+E\+T\+\_\+\+M\+C\+U\+\_\+\+K64\+F/device/device/\+M\+K64\+F12/M\+K64\+F12\+\_\+sim.\+h\end{DoxyCompactItemize}
