Running: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/fuse -intstyle ise -incremental -o /media/sf_ASE/VHDL/Milo/CarrySaveAdder/carry_save_adder_testbench_isim_beh.exe -prj /media/sf_ASE/VHDL/Milo/CarrySaveAdder/carry_save_adder_testbench_beh.prj work.carry_save_adder_testbench 
ISim P.20131013 (signature 0xfbc00daa)
Number of CPUs detected in this system: 1
Turning on mult-threading, number of parallel sub-compilation jobs: 0 
Determining compilation order of HDL files
Parsing VHDL file "/media/sf_ASE/VHDL/Milo/CarrySaveAdder/../seven_operand_adder/half_adder.vhdl" into library work
Parsing VHDL file "/media/sf_ASE/VHDL/Milo/CarrySaveAdder/../seven_operand_adder/full_adder_half.vhdl" into library work
Parsing VHDL file "/media/sf_ASE/VHDL/Milo/CarrySaveAdder/carry_save_cell.vhd" into library work
Parsing VHDL file "/media/sf_ASE/VHDL/Milo/CarrySaveAdder/carry_save_adder.vhd" into library work
Parsing VHDL file "/media/sf_ASE/VHDL/Milo/CarrySaveAdder/carry_save_adder_testbench.vhd" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 95860 KB
Fuse CPU Usage: 1180 ms
Compiling package standard
Compiling package std_logic_1164
Compiling package numeric_std
Compiling architecture dataflow of entity half_adder [half_adder_default]
Compiling architecture register_transfer of entity full_adder_half [full_adder_half_default]
Compiling architecture structural of entity carry_save_cell [carry_save_cell_default]
Compiling architecture behavioral of entity carry_save_adder [carry_save_adder_default]
Compiling architecture behavior of entity carry_save_adder_testbench
Time Resolution for simulation is 1ps.
Compiled 12 VHDL Units
Built simulation executable /media/sf_ASE/VHDL/Milo/CarrySaveAdder/carry_save_adder_testbench_isim_beh.exe
Fuse Memory Usage: 110332 KB
Fuse CPU Usage: 1300 ms
GCC CPU Usage: 1660 ms
