--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 4
-n 3 -fastpaths -xml Data_path.twx Data_path.ncd -o Data_path.twr Data_path.pcf

Design file:              Data_path.ncd
Physical constraint file: Data_path.pcf
Device,package,speed:     xc3s500e,ft256,-4 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock Clock
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
Control<0>  |    0.373(R)|    1.367(R)|Clock_BUFGP       |   0.000|
Control<1>  |    4.615(R)|    0.871(R)|Clock_BUFGP       |   0.000|
Control<2>  |    4.669(R)|    0.400(R)|Clock_BUFGP       |   0.000|
Control<3>  |    4.298(R)|    0.632(R)|Clock_BUFGP       |   0.000|
Control<4>  |    7.947(R)|   -1.019(R)|Clock_BUFGP       |   0.000|
Control<5>  |    7.661(R)|   -1.060(R)|Clock_BUFGP       |   0.000|
Control<6>  |    6.399(R)|   -0.531(R)|Clock_BUFGP       |   0.000|
Control<7>  |   10.394(R)|   -2.292(R)|Clock_BUFGP       |   0.000|
Control<8>  |    8.602(R)|   -1.736(R)|Clock_BUFGP       |   0.000|
Control<9>  |    9.084(R)|   -1.437(R)|Clock_BUFGP       |   0.000|
Control<10> |   10.575(R)|   -2.958(R)|Clock_BUFGP       |   0.000|
Control<11> |    9.557(R)|   -2.631(R)|Clock_BUFGP       |   0.000|
Control<12> |    8.264(R)|   -1.807(R)|Clock_BUFGP       |   0.000|
Control<13> |    9.316(R)|   -2.543(R)|Clock_BUFGP       |   0.000|
Control<14> |   10.624(R)|   -2.653(R)|Clock_BUFGP       |   0.000|
Control<15> |    3.267(R)|    0.374(R)|Clock_BUFGP       |   0.000|
Control<16> |    3.449(R)|    0.262(R)|Clock_BUFGP       |   0.000|
Control<17> |    3.399(R)|    0.663(R)|Clock_BUFGP       |   0.000|
Control<18> |    4.917(R)|    0.314(R)|Clock_BUFGP       |   0.000|
Control<19> |    4.471(R)|    0.565(R)|Clock_BUFGP       |   0.000|
input<0>    |    1.969(R)|    0.629(R)|Clock_BUFGP       |   0.000|
input<1>    |    3.661(R)|   -0.406(R)|Clock_BUFGP       |   0.000|
input<2>    |    3.723(R)|   -0.079(R)|Clock_BUFGP       |   0.000|
input<3>    |    1.403(R)|    1.051(R)|Clock_BUFGP       |   0.000|
------------+------------+------------+------------------+--------+

Clock Clock to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
data        |   17.668(R)|Clock_BUFGP       |   0.000|
output<0>   |    7.165(R)|Clock_BUFGP       |   0.000|
output<1>   |    7.690(R)|Clock_BUFGP       |   0.000|
output<2>   |    7.164(R)|Clock_BUFGP       |   0.000|
output<3>   |    7.716(R)|Clock_BUFGP       |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock Clock
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
Clock          |   11.454|         |         |         |
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
Control<1>     |data           |    9.871|
Control<2>     |data           |    9.558|
Control<3>     |data           |   10.077|
Control<4>     |data           |   13.554|
Control<5>     |data           |   13.268|
Control<6>     |data           |   11.580|
Control<7>     |data           |   16.001|
Control<8>     |data           |   14.209|
Control<9>     |data           |   14.691|
Control<10>    |data           |   16.182|
Control<11>    |data           |   15.041|
Control<12>    |data           |   13.871|
Control<13>    |data           |   14.923|
Control<14>    |data           |   16.192|
---------------+---------------+---------+


Analysis completed Wed Dec 09 14:51:57 2015 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 179 MB



