\hypertarget{structdac__ctrl__t}{}\doxysection{dac\+\_\+ctrl\+\_\+t Struct Reference}
\label{structdac__ctrl__t}\index{dac\_ctrl\_t@{dac\_ctrl\_t}}
\doxysubsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
\mbox{\Hypertarget{structdac__ctrl__t_a39a3df7ac3f2064009dce01550748a0d}\label{structdac__ctrl__t_a39a3df7ac3f2064009dce01550748a0d}} 
\begin{tabbing}
xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=\kill
union \{\\
\>\_\_RW uint32\_t \mbox{\hyperlink{structdac__ctrl__t_a2579ff6be483af57b5eb04f627e707d6}{\_CTRL}}\\
\>\>{\em $<$ Union between \_CR and bit field; They\textquotesingle{}re overlapped }\\
\mbox{\Hypertarget{uniondac__ctrl__t_1_1_0d24_ab16d7044bceb1933c0606cafa05024c1}\label{uniondac__ctrl__t_1_1_0d24_ab16d7044bceb1933c0606cafa05024c1}} 
\>struct \{\\
\>\>\_\_RW uint32\_t \mbox{\hyperlink{structdac__ctrl__t_adc2e471b20fcf35f12a43eb41f4fca96}{\_INT\_DMA\_REQ}}:1\\
\>\>\>{\em DMA interrupt request. }\\
\>\>\_\_RW uint32\_t \mbox{\hyperlink{structdac__ctrl__t_af02f513848886ca76ce94a67b039b980}{\_DBLBUF\_ENA}}:1\\
\>\>\>{\em Double buffer. }\\
\>\>\_\_RW uint32\_t \mbox{\hyperlink{structdac__ctrl__t_a648211d2c62bfca72fd4a1a05c55e852}{\_CNT\_ENA}}:1\\
\>\>\>{\em Time-\/out counter operation. }\\
\>\>\_\_RW uint32\_t \mbox{\hyperlink{structdac__ctrl__t_a4b32ebfe69cab5ca53f12b60cdbb4121}{\_DMA\_ENA}}:1\\
\>\>\>{\em DMA acces. }\\
\>\>\_\_RW uint32\_t {\bfseries \_RESERVED\_0}:28\\
\>\} \\
\}; \\

\end{tabbing}\begin{DoxyCompactList}\small\item\em $<$ Struct for handling adc configuration \end{DoxyCompactList}\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}


Definition at line 30 of file DAC\+\_\+\+FW.\+h.



The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
inc/\mbox{\hyperlink{DAC__FW_8h}{DAC\+\_\+\+FW.\+h}}\end{DoxyCompactItemize}
