TimeQuest Timing Analyzer report for ARM
Thu Jun 09 15:14:14 2022
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow Model Fmax Summary
  7. Slow Model Setup Summary
  8. Slow Model Hold Summary
  9. Slow Model Recovery Summary
 10. Slow Model Removal Summary
 11. Slow Model Minimum Pulse Width Summary
 12. Slow Model Setup: 'ARM_cpu:CPU|clk'
 13. Slow Model Setup: 'ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm'
 14. Slow Model Setup: 'CLOCK_50'
 15. Slow Model Hold: 'ARM_cpu:CPU|clk'
 16. Slow Model Hold: 'CLOCK_50'
 17. Slow Model Hold: 'ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm'
 18. Slow Model Minimum Pulse Width: 'ARM_cpu:CPU|clk'
 19. Slow Model Minimum Pulse Width: 'CLOCK_50'
 20. Slow Model Minimum Pulse Width: 'ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0]'
 21. Slow Model Minimum Pulse Width: 'ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm'
 22. Setup Times
 23. Hold Times
 24. Clock to Output Times
 25. Minimum Clock to Output Times
 26. Propagation Delay
 27. Minimum Propagation Delay
 28. Output Enable Times
 29. Minimum Output Enable Times
 30. Output Disable Times
 31. Minimum Output Disable Times
 32. Fast Model Setup Summary
 33. Fast Model Hold Summary
 34. Fast Model Recovery Summary
 35. Fast Model Removal Summary
 36. Fast Model Minimum Pulse Width Summary
 37. Fast Model Setup: 'ARM_cpu:CPU|clk'
 38. Fast Model Setup: 'ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm'
 39. Fast Model Setup: 'CLOCK_50'
 40. Fast Model Hold: 'ARM_cpu:CPU|clk'
 41. Fast Model Hold: 'ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm'
 42. Fast Model Hold: 'CLOCK_50'
 43. Fast Model Minimum Pulse Width: 'ARM_cpu:CPU|clk'
 44. Fast Model Minimum Pulse Width: 'CLOCK_50'
 45. Fast Model Minimum Pulse Width: 'ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0]'
 46. Fast Model Minimum Pulse Width: 'ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm'
 47. Setup Times
 48. Hold Times
 49. Clock to Output Times
 50. Minimum Clock to Output Times
 51. Propagation Delay
 52. Minimum Propagation Delay
 53. Output Enable Times
 54. Minimum Output Enable Times
 55. Output Disable Times
 56. Minimum Output Disable Times
 57. Multicorner Timing Analysis Summary
 58. Setup Times
 59. Hold Times
 60. Clock to Output Times
 61. Minimum Clock to Output Times
 62. Progagation Delay
 63. Minimum Progagation Delay
 64. Setup Transfers
 65. Hold Transfers
 66. Report TCCS
 67. Report RSKM
 68. Unconstrained Paths
 69. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                      ;
+--------------------+-------------------------------------------------------------------+
; Quartus II Version ; Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition ;
; Revision Name      ; ARM                                                               ;
; Device Family      ; Cyclone II                                                        ;
; Device Name        ; EP2C35F672C6                                                      ;
; Timing Models      ; Final                                                             ;
; Delay Model        ; Combined                                                          ;
; Rise/Fall Delays   ; Unavailable                                                       ;
+--------------------+-------------------------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 8           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ; < 0.1%      ;
;     Processors 3-8         ;   0.0%      ;
+----------------------------+-------------+


+---------------------------------------------------+
; SDC File List                                     ;
+---------------+--------+--------------------------+
; SDC File Path ; Status ; Read at                  ;
+---------------+--------+--------------------------+
; ARM.sdc       ; OK     ; Thu Jun 09 15:14:11 2022 ;
+---------------+--------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                         ;
+------------------------------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+----------------------------------------------------------------------------+
; Clock Name                                                             ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                                                                    ;
+------------------------------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+----------------------------------------------------------------------------+
; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] } ;
; ARM_cpu:CPU|clk                                                        ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { ARM_cpu:CPU|clk }                                                        ;
; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm                              ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm }                              ;
; CLOCK_50                                                               ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { CLOCK_50 }                                                               ;
+------------------------------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+----------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------+
; Slow Model Fmax Summary                                                                            ;
+------------+-----------------+-------------------------------------------+-------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                                ; Note                    ;
+------------+-----------------+-------------------------------------------+-------------------------+
; 35.2 MHz   ; 35.2 MHz        ; ARM_cpu:CPU|clk                           ;                         ;
; 263.99 MHz ; 223.91 MHz      ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; limit due to hold check ;
+------------+-----------------+-------------------------------------------+-------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+---------------------------------------------------------------------+
; Slow Model Setup Summary                                            ;
+-------------------------------------------+---------+---------------+
; Clock                                     ; Slack   ; End Point TNS ;
+-------------------------------------------+---------+---------------+
; ARM_cpu:CPU|clk                           ; -14.530 ; -29376.244    ;
; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; -10.011 ; -283.661      ;
; CLOCK_50                                  ; 2.651   ; 0.000         ;
+-------------------------------------------+---------+---------------+


+--------------------------------------------------------------------+
; Slow Model Hold Summary                                            ;
+-------------------------------------------+--------+---------------+
; Clock                                     ; Slack  ; End Point TNS ;
+-------------------------------------------+--------+---------------+
; ARM_cpu:CPU|clk                           ; -2.795 ; -3.937        ;
; CLOCK_50                                  ; -2.381 ; -2.381        ;
; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; -2.233 ; -47.080       ;
+-------------------------------------------+--------+---------------+


-------------------------------
; Slow Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Slow Model Removal Summary ;
------------------------------
No paths to report.


+-------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width Summary                                                          ;
+------------------------------------------------------------------------+--------+---------------+
; Clock                                                                  ; Slack  ; End Point TNS ;
+------------------------------------------------------------------------+--------+---------------+
; ARM_cpu:CPU|clk                                                        ; -1.627 ; -3559.614     ;
; CLOCK_50                                                               ; -1.380 ; -2.380        ;
; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ; 0.500  ; 0.000         ;
; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm                              ; 0.500  ; 0.000         ;
+------------------------------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'ARM_cpu:CPU|clk'                                                                                                                                                                                 ;
+---------+----------------------------------------------------+-------------------------------------------------------------------------+-----------------+-----------------+--------------+------------+------------+
; Slack   ; From Node                                          ; To Node                                                                 ; Launch Clock    ; Latch Clock     ; Relationship ; Clock Skew ; Data Delay ;
+---------+----------------------------------------------------+-------------------------------------------------------------------------+-----------------+-----------------+--------------+------------+------------+
; -14.530 ; ARM_cpu:CPU|IF_Stage_Reg:if_stage_reg|Inst[3]      ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|val_rm[28]                        ; ARM_cpu:CPU|clk ; ARM_cpu:CPU|clk ; 1.000        ; 0.007      ; 15.573     ;
; -14.434 ; ARM_cpu:CPU|IF_Stage_Reg:if_stage_reg|Inst[14]     ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|val_rm[28]                        ; ARM_cpu:CPU|clk ; ARM_cpu:CPU|clk ; 1.000        ; 0.016      ; 15.486     ;
; -14.419 ; ARM_cpu:CPU|IF_Stage_Reg:if_stage_reg|Inst[3]      ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|val_rm[20]                        ; ARM_cpu:CPU|clk ; ARM_cpu:CPU|clk ; 1.000        ; -0.013     ; 15.442     ;
; -14.414 ; ARM_cpu:CPU|IF_Stage_Reg:if_stage_reg|Inst[3]      ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|val_rm[30]                        ; ARM_cpu:CPU|clk ; ARM_cpu:CPU|clk ; 1.000        ; 0.012      ; 15.462     ;
; -14.379 ; ARM_cpu:CPU|IF_Stage_Reg:if_stage_reg|Inst[3]      ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|val_rm[24]                        ; ARM_cpu:CPU|clk ; ARM_cpu:CPU|clk ; 1.000        ; 0.000      ; 15.415     ;
; -14.377 ; ARM_cpu:CPU|IF_Stage_Reg:if_stage_reg|Inst[14]     ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|val_rm[20]                        ; ARM_cpu:CPU|clk ; ARM_cpu:CPU|clk ; 1.000        ; -0.004     ; 15.409     ;
; -14.370 ; ARM_cpu:CPU|IF_Stage_Reg:if_stage_reg|Inst[3]      ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|val_rm[22]                        ; ARM_cpu:CPU|clk ; ARM_cpu:CPU|clk ; 1.000        ; 0.012      ; 15.418     ;
; -14.368 ; ARM_cpu:CPU|IF_Stage_Reg:if_stage_reg|Inst[2]      ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|val_rm[28]                        ; ARM_cpu:CPU|clk ; ARM_cpu:CPU|clk ; 1.000        ; -0.003     ; 15.401     ;
; -14.344 ; ARM_cpu:CPU|IF_Stage_Reg:if_stage_reg|Inst[14]     ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|val_rm[24]                        ; ARM_cpu:CPU|clk ; ARM_cpu:CPU|clk ; 1.000        ; 0.009      ; 15.389     ;
; -14.311 ; ARM_cpu:CPU|IF_Stage_Reg:if_stage_reg|Inst[2]      ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|val_rm[20]                        ; ARM_cpu:CPU|clk ; ARM_cpu:CPU|clk ; 1.000        ; -0.023     ; 15.324     ;
; -14.308 ; ARM_cpu:CPU|IF_Stage_Reg:if_stage_reg|Inst[15]     ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|val_rm[28]                        ; ARM_cpu:CPU|clk ; ARM_cpu:CPU|clk ; 1.000        ; 0.008      ; 15.352     ;
; -14.304 ; ARM_cpu:CPU|IF_Stage_Reg:if_stage_reg|Inst[14]     ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|val_rm[30]                        ; ARM_cpu:CPU|clk ; ARM_cpu:CPU|clk ; 1.000        ; 0.021      ; 15.361     ;
; -14.295 ; ARM_cpu:CPU|IF_Stage_Reg:if_stage_reg|Inst[3]      ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|val_rm[15]                        ; ARM_cpu:CPU|clk ; ARM_cpu:CPU|clk ; 1.000        ; 0.005      ; 15.336     ;
; -14.278 ; ARM_cpu:CPU|IF_Stage_Reg:if_stage_reg|Inst[2]      ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|val_rm[24]                        ; ARM_cpu:CPU|clk ; ARM_cpu:CPU|clk ; 1.000        ; -0.010     ; 15.304     ;
; -14.257 ; ARM_cpu:CPU|IF_Stage_Reg:if_stage_reg|Inst[3]      ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|val_rm[8]                         ; ARM_cpu:CPU|clk ; ARM_cpu:CPU|clk ; 1.000        ; 0.013      ; 15.306     ;
; -14.240 ; ARM_cpu:CPU|IF_Stage_Reg:if_stage_reg|Inst[3]      ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|val_rm[3]                         ; ARM_cpu:CPU|clk ; ARM_cpu:CPU|clk ; 1.000        ; 0.021      ; 15.297     ;
; -14.238 ; ARM_cpu:CPU|IF_Stage_Reg:if_stage_reg|Inst[2]      ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|val_rm[30]                        ; ARM_cpu:CPU|clk ; ARM_cpu:CPU|clk ; 1.000        ; 0.002      ; 15.276     ;
; -14.197 ; ARM_cpu:CPU|IF_Stage_Reg:if_stage_reg|Inst[15]     ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|val_rm[20]                        ; ARM_cpu:CPU|clk ; ARM_cpu:CPU|clk ; 1.000        ; -0.012     ; 15.221     ;
; -14.192 ; ARM_cpu:CPU|IF_Stage_Reg:if_stage_reg|Inst[15]     ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|val_rm[30]                        ; ARM_cpu:CPU|clk ; ARM_cpu:CPU|clk ; 1.000        ; 0.013      ; 15.241     ;
; -14.181 ; ARM_cpu:CPU|IF_Stage_Reg:if_stage_reg|Inst[3]      ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|val_rm[16]                        ; ARM_cpu:CPU|clk ; ARM_cpu:CPU|clk ; 1.000        ; 0.021      ; 15.238     ;
; -14.180 ; ARM_cpu:CPU|IF_Stage_Reg:if_stage_reg|Inst[3]      ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|val_rm[10]                        ; ARM_cpu:CPU|clk ; ARM_cpu:CPU|clk ; 1.000        ; 0.017      ; 15.233     ;
; -14.171 ; ARM_cpu:CPU|IF_Stage_Reg:if_stage_reg|Inst[3]      ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|val_rm[17]                        ; ARM_cpu:CPU|clk ; ARM_cpu:CPU|clk ; 1.000        ; 0.007      ; 15.214     ;
; -14.157 ; ARM_cpu:CPU|IF_Stage_Reg:if_stage_reg|Inst[15]     ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|val_rm[24]                        ; ARM_cpu:CPU|clk ; ARM_cpu:CPU|clk ; 1.000        ; 0.001      ; 15.194     ;
; -14.148 ; ARM_cpu:CPU|IF_Stage_Reg:if_stage_reg|Inst[3]      ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|val_rm[27]                        ; ARM_cpu:CPU|clk ; ARM_cpu:CPU|clk ; 1.000        ; 0.019      ; 15.203     ;
; -14.148 ; ARM_cpu:CPU|IF_Stage_Reg:if_stage_reg|Inst[15]     ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|val_rm[22]                        ; ARM_cpu:CPU|clk ; ARM_cpu:CPU|clk ; 1.000        ; 0.013      ; 15.197     ;
; -14.134 ; ARM_cpu:CPU|IF_Stage_Reg:if_stage_reg|Inst[12]     ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|val_rm[28]                        ; ARM_cpu:CPU|clk ; ARM_cpu:CPU|clk ; 1.000        ; 0.000      ; 15.170     ;
; -14.083 ; ARM_cpu:CPU|IF_Stage_Reg:if_stage_reg|Inst[3]      ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|val_rm[18]                        ; ARM_cpu:CPU|clk ; ARM_cpu:CPU|clk ; 1.000        ; 0.013      ; 15.132     ;
; -14.077 ; ARM_cpu:CPU|IF_Stage_Reg:if_stage_reg|Inst[12]     ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|val_rm[20]                        ; ARM_cpu:CPU|clk ; ARM_cpu:CPU|clk ; 1.000        ; -0.020     ; 15.093     ;
; -14.073 ; ARM_cpu:CPU|IF_Stage_Reg:if_stage_reg|Inst[15]     ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|val_rm[15]                        ; ARM_cpu:CPU|clk ; ARM_cpu:CPU|clk ; 1.000        ; 0.006      ; 15.115     ;
; -14.044 ; ARM_cpu:CPU|IF_Stage_Reg:if_stage_reg|Inst[12]     ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|val_rm[24]                        ; ARM_cpu:CPU|clk ; ARM_cpu:CPU|clk ; 1.000        ; -0.007     ; 15.073     ;
; -14.035 ; ARM_cpu:CPU|IF_Stage_Reg:if_stage_reg|Inst[15]     ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|val_rm[8]                         ; ARM_cpu:CPU|clk ; ARM_cpu:CPU|clk ; 1.000        ; 0.014      ; 15.085     ;
; -14.018 ; ARM_cpu:CPU|IF_Stage_Reg:if_stage_reg|Inst[15]     ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|val_rm[3]                         ; ARM_cpu:CPU|clk ; ARM_cpu:CPU|clk ; 1.000        ; 0.022      ; 15.076     ;
; -14.004 ; ARM_cpu:CPU|IF_Stage_Reg:if_stage_reg|Inst[12]     ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|val_rm[30]                        ; ARM_cpu:CPU|clk ; ARM_cpu:CPU|clk ; 1.000        ; 0.005      ; 15.045     ;
; -13.997 ; ARM_cpu:CPU|IF_Stage_Reg:if_stage_reg|Inst[3]      ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|val_rm[12]                        ; ARM_cpu:CPU|clk ; ARM_cpu:CPU|clk ; 1.000        ; 0.013      ; 15.046     ;
; -13.973 ; ARM_cpu:CPU|IF_Stage_Reg:if_stage_reg|Inst[14]     ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|val_rm[18]                        ; ARM_cpu:CPU|clk ; ARM_cpu:CPU|clk ; 1.000        ; 0.022      ; 15.031     ;
; -13.959 ; ARM_cpu:CPU|IF_Stage_Reg:if_stage_reg|Inst[15]     ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|val_rm[16]                        ; ARM_cpu:CPU|clk ; ARM_cpu:CPU|clk ; 1.000        ; 0.022      ; 15.017     ;
; -13.958 ; ARM_cpu:CPU|IF_Stage_Reg:if_stage_reg|Inst[15]     ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|val_rm[10]                        ; ARM_cpu:CPU|clk ; ARM_cpu:CPU|clk ; 1.000        ; 0.018      ; 15.012     ;
; -13.949 ; ARM_cpu:CPU|IF_Stage_Reg:if_stage_reg|Inst[15]     ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|val_rm[17]                        ; ARM_cpu:CPU|clk ; ARM_cpu:CPU|clk ; 1.000        ; 0.008      ; 14.993     ;
; -13.944 ; ARM_cpu:CPU|IF_Stage_Reg:if_stage_reg|Inst[3]      ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|val_rm[19]                        ; ARM_cpu:CPU|clk ; ARM_cpu:CPU|clk ; 1.000        ; -0.013     ; 14.967     ;
; -13.936 ; ARM_cpu:CPU|EXE_Stage_Reg:exe_stage_reg|alu_res[5] ; ARM_cpu:CPU|EXE_Stage_Reg:exe_stage_reg|alu_res[3]                      ; ARM_cpu:CPU|clk ; ARM_cpu:CPU|clk ; 1.000        ; -0.274     ; 14.698     ;
; -13.926 ; ARM_cpu:CPU|IF_Stage_Reg:if_stage_reg|Inst[15]     ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|val_rm[27]                        ; ARM_cpu:CPU|clk ; ARM_cpu:CPU|clk ; 1.000        ; 0.020      ; 14.982     ;
; -13.924 ; ARM_cpu:CPU|IF_Stage_Reg:if_stage_reg|Inst[14]     ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|val_rm[15]                        ; ARM_cpu:CPU|clk ; ARM_cpu:CPU|clk ; 1.000        ; 0.014      ; 14.974     ;
; -13.917 ; ARM_cpu:CPU|IF_Stage_Reg:if_stage_reg|Inst[3]      ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|val_rm[23]                        ; ARM_cpu:CPU|clk ; ARM_cpu:CPU|clk ; 1.000        ; -0.005     ; 14.948     ;
; -13.907 ; ARM_cpu:CPU|IF_Stage_Reg:if_stage_reg|Inst[2]      ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|val_rm[18]                        ; ARM_cpu:CPU|clk ; ARM_cpu:CPU|clk ; 1.000        ; 0.003      ; 14.946     ;
; -13.899 ; ARM_cpu:CPU|IF_Stage_Reg:if_stage_reg|Inst[3]      ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|val_rm[11]                        ; ARM_cpu:CPU|clk ; ARM_cpu:CPU|clk ; 1.000        ; 0.007      ; 14.942     ;
; -13.893 ; ARM_cpu:CPU|IF_Stage_Reg:if_stage_reg|Inst[3]      ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|val_rm[4]                         ; ARM_cpu:CPU|clk ; ARM_cpu:CPU|clk ; 1.000        ; 0.026      ; 14.955     ;
; -13.869 ; ARM_cpu:CPU|IF_Stage_Reg:if_stage_reg|Inst[14]     ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|val_rm[3]                         ; ARM_cpu:CPU|clk ; ARM_cpu:CPU|clk ; 1.000        ; 0.030      ; 14.935     ;
; -13.867 ; ARM_cpu:CPU|IF_Stage_Reg:if_stage_reg|Inst[3]      ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|val_rm[6]                         ; ARM_cpu:CPU|clk ; ARM_cpu:CPU|clk ; 1.000        ; 0.021      ; 14.924     ;
; -13.861 ; ARM_cpu:CPU|IF_Stage_Reg:if_stage_reg|Inst[15]     ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|val_rm[18]                        ; ARM_cpu:CPU|clk ; ARM_cpu:CPU|clk ; 1.000        ; 0.014      ; 14.911     ;
; -13.858 ; ARM_cpu:CPU|IF_Stage_Reg:if_stage_reg|Inst[2]      ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|val_rm[15]                        ; ARM_cpu:CPU|clk ; ARM_cpu:CPU|clk ; 1.000        ; -0.005     ; 14.889     ;
; -13.857 ; ARM_cpu:CPU|IF_Stage_Reg:if_stage_reg|Inst[3]      ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|val_rm[5]                         ; ARM_cpu:CPU|clk ; ARM_cpu:CPU|clk ; 1.000        ; 0.019      ; 14.912     ;
; -13.856 ; ARM_cpu:CPU|IF_Stage_Reg:if_stage_reg|Inst[0]      ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|val_rm[28]                        ; ARM_cpu:CPU|clk ; ARM_cpu:CPU|clk ; 1.000        ; 0.016      ; 14.908     ;
; -13.828 ; ARM_cpu:CPU|IF_Stage_Reg:if_stage_reg|Inst[3]      ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|val_rm[31]                        ; ARM_cpu:CPU|clk ; ARM_cpu:CPU|clk ; 1.000        ; 0.016      ; 14.880     ;
; -13.820 ; ARM_cpu:CPU|IF_Stage_Reg:if_stage_reg|Inst[3]      ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|val_rm[21]                        ; ARM_cpu:CPU|clk ; ARM_cpu:CPU|clk ; 1.000        ; 0.010      ; 14.866     ;
; -13.815 ; ARM_cpu:CPU|EXE_Stage_Reg:exe_stage_reg|alu_res[5] ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way1_tag[19][0] ; ARM_cpu:CPU|clk ; ARM_cpu:CPU|clk ; 1.000        ; 0.354      ; 15.205     ;
; -13.811 ; ARM_cpu:CPU|IF_Stage_Reg:if_stage_reg|Inst[3]      ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|val_rm[26]                        ; ARM_cpu:CPU|clk ; ARM_cpu:CPU|clk ; 1.000        ; 0.020      ; 14.867     ;
; -13.803 ; ARM_cpu:CPU|IF_Stage_Reg:if_stage_reg|Inst[2]      ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|val_rm[3]                         ; ARM_cpu:CPU|clk ; ARM_cpu:CPU|clk ; 1.000        ; 0.011      ; 14.850     ;
; -13.800 ; ARM_cpu:CPU|IF_Stage_Reg:if_stage_reg|Inst[14]     ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|val_rm[17]                        ; ARM_cpu:CPU|clk ; ARM_cpu:CPU|clk ; 1.000        ; 0.016      ; 14.852     ;
; -13.799 ; ARM_cpu:CPU|IF_Stage_Reg:if_stage_reg|Inst[0]      ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|val_rm[20]                        ; ARM_cpu:CPU|clk ; ARM_cpu:CPU|clk ; 1.000        ; -0.004     ; 14.831     ;
; -13.794 ; ARM_cpu:CPU|IF_Stage_Reg:if_stage_reg|Inst[3]      ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|val_rm[25]                        ; ARM_cpu:CPU|clk ; ARM_cpu:CPU|clk ; 1.000        ; 0.010      ; 14.840     ;
; -13.787 ; ARM_cpu:CPU|IF_Stage_Reg:if_stage_reg|Inst[14]     ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|val_rm[10]                        ; ARM_cpu:CPU|clk ; ARM_cpu:CPU|clk ; 1.000        ; 0.026      ; 14.849     ;
; -13.777 ; ARM_cpu:CPU|IF_Stage_Reg:if_stage_reg|Inst[14]     ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|val_rm[27]                        ; ARM_cpu:CPU|clk ; ARM_cpu:CPU|clk ; 1.000        ; 0.028      ; 14.841     ;
; -13.775 ; ARM_cpu:CPU|IF_Stage_Reg:if_stage_reg|Inst[14]     ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|val_rm[8]                         ; ARM_cpu:CPU|clk ; ARM_cpu:CPU|clk ; 1.000        ; 0.022      ; 14.833     ;
; -13.775 ; ARM_cpu:CPU|IF_Stage_Reg:if_stage_reg|Inst[15]     ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|val_rm[12]                        ; ARM_cpu:CPU|clk ; ARM_cpu:CPU|clk ; 1.000        ; 0.014      ; 14.825     ;
; -13.768 ; ARM_cpu:CPU|IF_Stage_Reg:if_stage_reg|Inst[3]      ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|val_rm[13]                        ; ARM_cpu:CPU|clk ; ARM_cpu:CPU|clk ; 1.000        ; 0.013      ; 14.817     ;
; -13.766 ; ARM_cpu:CPU|IF_Stage_Reg:if_stage_reg|Inst[0]      ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|val_rm[24]                        ; ARM_cpu:CPU|clk ; ARM_cpu:CPU|clk ; 1.000        ; 0.009      ; 14.811     ;
; -13.764 ; ARM_cpu:CPU|IF_Stage_Reg:if_stage_reg|Inst[3]      ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|val_rm[29]                        ; ARM_cpu:CPU|clk ; ARM_cpu:CPU|clk ; 1.000        ; -0.013     ; 14.787     ;
; -13.748 ; ARM_cpu:CPU|IF_Stage_Reg:if_stage_reg|Inst[14]     ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|val_rm[6]                         ; ARM_cpu:CPU|clk ; ARM_cpu:CPU|clk ; 1.000        ; 0.030      ; 14.814     ;
; -13.734 ; ARM_cpu:CPU|IF_Stage_Reg:if_stage_reg|Inst[2]      ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|val_rm[17]                        ; ARM_cpu:CPU|clk ; ARM_cpu:CPU|clk ; 1.000        ; -0.003     ; 14.767     ;
; -13.726 ; ARM_cpu:CPU|IF_Stage_Reg:if_stage_reg|Inst[0]      ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|val_rm[30]                        ; ARM_cpu:CPU|clk ; ARM_cpu:CPU|clk ; 1.000        ; 0.021      ; 14.783     ;
; -13.722 ; ARM_cpu:CPU|IF_Stage_Reg:if_stage_reg|Inst[15]     ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|val_rm[19]                        ; ARM_cpu:CPU|clk ; ARM_cpu:CPU|clk ; 1.000        ; -0.012     ; 14.746     ;
; -13.721 ; ARM_cpu:CPU|IF_Stage_Reg:if_stage_reg|Inst[3]      ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|val_rm[9]                         ; ARM_cpu:CPU|clk ; ARM_cpu:CPU|clk ; 1.000        ; 0.007      ; 14.764     ;
; -13.721 ; ARM_cpu:CPU|IF_Stage_Reg:if_stage_reg|Inst[2]      ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|val_rm[10]                        ; ARM_cpu:CPU|clk ; ARM_cpu:CPU|clk ; 1.000        ; 0.007      ; 14.764     ;
; -13.711 ; ARM_cpu:CPU|IF_Stage_Reg:if_stage_reg|Inst[2]      ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|val_rm[27]                        ; ARM_cpu:CPU|clk ; ARM_cpu:CPU|clk ; 1.000        ; 0.009      ; 14.756     ;
; -13.709 ; ARM_cpu:CPU|IF_Stage_Reg:if_stage_reg|Inst[2]      ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|val_rm[8]                         ; ARM_cpu:CPU|clk ; ARM_cpu:CPU|clk ; 1.000        ; 0.003      ; 14.748     ;
; -13.706 ; ARM_cpu:CPU|IF_Stage_Reg:if_stage_reg|Inst[14]     ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|val_rm[22]                        ; ARM_cpu:CPU|clk ; ARM_cpu:CPU|clk ; 1.000        ; 0.021      ; 14.763     ;
; -13.706 ; ARM_cpu:CPU|Status_Reg:st_reg|d_out[2]             ; ARM_cpu:CPU|IF_Stage_Reg:if_stage_reg|PC[3]                             ; ARM_cpu:CPU|clk ; ARM_cpu:CPU|clk ; 0.500        ; -0.045     ; 14.197     ;
; -13.706 ; ARM_cpu:CPU|Status_Reg:st_reg|d_out[2]             ; ARM_cpu:CPU|IF_Stage_Reg:if_stage_reg|PC[16]                            ; ARM_cpu:CPU|clk ; ARM_cpu:CPU|clk ; 0.500        ; -0.045     ; 14.197     ;
; -13.706 ; ARM_cpu:CPU|Status_Reg:st_reg|d_out[2]             ; ARM_cpu:CPU|IF_Stage_Reg:if_stage_reg|PC[17]                            ; ARM_cpu:CPU|clk ; ARM_cpu:CPU|clk ; 0.500        ; -0.045     ; 14.197     ;
; -13.705 ; ARM_cpu:CPU|EXE_Stage_Reg:exe_stage_reg|alu_res[5] ; ARM_cpu:CPU|EXE_Stage_Reg:exe_stage_reg|alu_res[5]                      ; ARM_cpu:CPU|clk ; ARM_cpu:CPU|clk ; 1.000        ; 0.000      ; 14.741     ;
; -13.705 ; ARM_cpu:CPU|IF_Stage_Reg:if_stage_reg|Inst[14]     ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|val_rm[26]                        ; ARM_cpu:CPU|clk ; ARM_cpu:CPU|clk ; 1.000        ; 0.029      ; 14.770     ;
; -13.705 ; ARM_cpu:CPU|Status_Reg:st_reg|d_out[2]             ; ARM_cpu:CPU|IF_Stage_Reg:if_stage_reg|PC[8]                             ; ARM_cpu:CPU|clk ; ARM_cpu:CPU|clk ; 0.500        ; -0.044     ; 14.197     ;
; -13.705 ; ARM_cpu:CPU|Status_Reg:st_reg|d_out[2]             ; ARM_cpu:CPU|IF_Stage_Reg:if_stage_reg|PC[9]                             ; ARM_cpu:CPU|clk ; ARM_cpu:CPU|clk ; 0.500        ; -0.044     ; 14.197     ;
; -13.705 ; ARM_cpu:CPU|Status_Reg:st_reg|d_out[2]             ; ARM_cpu:CPU|IF_Stage_Reg:if_stage_reg|PC[10]                            ; ARM_cpu:CPU|clk ; ARM_cpu:CPU|clk ; 0.500        ; -0.044     ; 14.197     ;
; -13.705 ; ARM_cpu:CPU|Status_Reg:st_reg|d_out[2]             ; ARM_cpu:CPU|IF_Stage_Reg:if_stage_reg|PC[11]                            ; ARM_cpu:CPU|clk ; ARM_cpu:CPU|clk ; 0.500        ; -0.044     ; 14.197     ;
; -13.699 ; ARM_cpu:CPU|IF_Stage_Reg:if_stage_reg|Inst[12]     ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|val_rm[22]                        ; ARM_cpu:CPU|clk ; ARM_cpu:CPU|clk ; 1.000        ; 0.005      ; 14.740     ;
; -13.698 ; ARM_cpu:CPU|EXE_Stage_Reg:exe_stage_reg|alu_res[6] ; ARM_cpu:CPU|EXE_Stage_Reg:exe_stage_reg|alu_res[3]                      ; ARM_cpu:CPU|clk ; ARM_cpu:CPU|clk ; 1.000        ; -0.270     ; 14.464     ;
; -13.695 ; ARM_cpu:CPU|IF_Stage_Reg:if_stage_reg|Inst[15]     ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|val_rm[23]                        ; ARM_cpu:CPU|clk ; ARM_cpu:CPU|clk ; 1.000        ; -0.004     ; 14.727     ;
; -13.692 ; ARM_cpu:CPU|Status_Reg:st_reg|d_out[1]             ; ARM_cpu:CPU|IF_Stage_Reg:if_stage_reg|PC[3]                             ; ARM_cpu:CPU|clk ; ARM_cpu:CPU|clk ; 0.500        ; -0.056     ; 14.172     ;
; -13.692 ; ARM_cpu:CPU|Status_Reg:st_reg|d_out[1]             ; ARM_cpu:CPU|IF_Stage_Reg:if_stage_reg|PC[16]                            ; ARM_cpu:CPU|clk ; ARM_cpu:CPU|clk ; 0.500        ; -0.056     ; 14.172     ;
; -13.692 ; ARM_cpu:CPU|Status_Reg:st_reg|d_out[1]             ; ARM_cpu:CPU|IF_Stage_Reg:if_stage_reg|PC[17]                            ; ARM_cpu:CPU|clk ; ARM_cpu:CPU|clk ; 0.500        ; -0.056     ; 14.172     ;
; -13.691 ; ARM_cpu:CPU|Status_Reg:st_reg|d_out[1]             ; ARM_cpu:CPU|IF_Stage_Reg:if_stage_reg|PC[8]                             ; ARM_cpu:CPU|clk ; ARM_cpu:CPU|clk ; 0.500        ; -0.055     ; 14.172     ;
; -13.691 ; ARM_cpu:CPU|Status_Reg:st_reg|d_out[1]             ; ARM_cpu:CPU|IF_Stage_Reg:if_stage_reg|PC[9]                             ; ARM_cpu:CPU|clk ; ARM_cpu:CPU|clk ; 0.500        ; -0.055     ; 14.172     ;
; -13.691 ; ARM_cpu:CPU|Status_Reg:st_reg|d_out[1]             ; ARM_cpu:CPU|IF_Stage_Reg:if_stage_reg|PC[10]                            ; ARM_cpu:CPU|clk ; ARM_cpu:CPU|clk ; 0.500        ; -0.055     ; 14.172     ;
; -13.691 ; ARM_cpu:CPU|Status_Reg:st_reg|d_out[1]             ; ARM_cpu:CPU|IF_Stage_Reg:if_stage_reg|PC[11]                            ; ARM_cpu:CPU|clk ; ARM_cpu:CPU|clk ; 0.500        ; -0.055     ; 14.172     ;
; -13.682 ; ARM_cpu:CPU|EXE_Stage_Reg:exe_stage_reg|alu_res[5] ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way1_tag[57][4] ; ARM_cpu:CPU|clk ; ARM_cpu:CPU|clk ; 1.000        ; -0.742     ; 13.976     ;
; -13.682 ; ARM_cpu:CPU|EXE_Stage_Reg:exe_stage_reg|alu_res[5] ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way1_tag[56][5] ; ARM_cpu:CPU|clk ; ARM_cpu:CPU|clk ; 1.000        ; -0.742     ; 13.976     ;
; -13.682 ; ARM_cpu:CPU|IF_Stage_Reg:if_stage_reg|Inst[2]      ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|val_rm[6]                         ; ARM_cpu:CPU|clk ; ARM_cpu:CPU|clk ; 1.000        ; 0.011      ; 14.729     ;
; -13.677 ; ARM_cpu:CPU|IF_Stage_Reg:if_stage_reg|Inst[15]     ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|val_rm[11]                        ; ARM_cpu:CPU|clk ; ARM_cpu:CPU|clk ; 1.000        ; 0.008      ; 14.721     ;
; -13.673 ; ARM_cpu:CPU|IF_Stage_Reg:if_stage_reg|Inst[12]     ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|val_rm[18]                        ; ARM_cpu:CPU|clk ; ARM_cpu:CPU|clk ; 1.000        ; 0.006      ; 14.715     ;
+---------+----------------------------------------------------+-------------------------------------------------------------------------+-----------------+-----------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm'                                                                                                                                                                                  ;
+---------+------------------------------------------------------------+------------------------------------------------------------------+-----------------+-------------------------------------------+--------------+------------+------------+
; Slack   ; From Node                                                  ; To Node                                                          ; Launch Clock    ; Latch Clock                               ; Relationship ; Clock Skew ; Data Delay ;
+---------+------------------------------------------------------------+------------------------------------------------------------------+-----------------+-------------------------------------------+--------------+------------+------------+
; -10.011 ; ARM_cpu:CPU|MEM_Stage_Reg:memory_stage_reg|dest_out[2]     ; ARM_cpu:CPU|EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[18] ; ARM_cpu:CPU|clk ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; 0.500        ; 1.478      ; 9.742      ;
; -9.927  ; ARM_cpu:CPU|EXE_Stage_Reg:exe_stage_reg|dest[0]            ; ARM_cpu:CPU|EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[18] ; ARM_cpu:CPU|clk ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; 0.500        ; 1.479      ; 9.659      ;
; -9.902  ; ARM_cpu:CPU|MEM_Stage_Reg:memory_stage_reg|dest_out[0]     ; ARM_cpu:CPU|EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[18] ; ARM_cpu:CPU|clk ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; 0.500        ; 1.479      ; 9.634      ;
; -9.895  ; ARM_cpu:CPU|MEM_Stage_Reg:memory_stage_reg|mem_r_en_out    ; ARM_cpu:CPU|EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[18] ; ARM_cpu:CPU|clk ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; 0.500        ; 1.493      ; 9.641      ;
; -9.819  ; ARM_cpu:CPU|MEM_Stage_Reg:memory_stage_reg|dest_out[3]     ; ARM_cpu:CPU|EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[18] ; ARM_cpu:CPU|clk ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; 0.500        ; 1.478      ; 9.550      ;
; -9.818  ; ARM_cpu:CPU|MEM_Stage_Reg:memory_stage_reg|mem_val_out[3]  ; ARM_cpu:CPU|EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[18] ; ARM_cpu:CPU|clk ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; 0.500        ; 1.481      ; 9.552      ;
; -9.775  ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|src2[1]              ; ARM_cpu:CPU|EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[18] ; ARM_cpu:CPU|clk ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; 0.500        ; 1.478      ; 9.506      ;
; -9.704  ; ARM_cpu:CPU|MEM_Stage_Reg:memory_stage_reg|wb_en_out       ; ARM_cpu:CPU|EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[18] ; ARM_cpu:CPU|clk ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; 0.500        ; 1.479      ; 9.436      ;
; -9.654  ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|src2[0]              ; ARM_cpu:CPU|EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[18] ; ARM_cpu:CPU|clk ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; 0.500        ; 1.474      ; 9.381      ;
; -9.548  ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|src2[2]              ; ARM_cpu:CPU|EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[18] ; ARM_cpu:CPU|clk ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; 0.500        ; 1.478      ; 9.279      ;
; -9.407  ; ARM_cpu:CPU|MEM_Stage_Reg:memory_stage_reg|mem_val_out[5]  ; ARM_cpu:CPU|EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[18] ; ARM_cpu:CPU|clk ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; 0.500        ; 1.472      ; 9.132      ;
; -9.405  ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|src2[3]              ; ARM_cpu:CPU|EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[18] ; ARM_cpu:CPU|clk ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; 0.500        ; 1.478      ; 9.136      ;
; -9.388  ; ARM_cpu:CPU|MEM_Stage_Reg:memory_stage_reg|dest_out[2]     ; ARM_cpu:CPU|EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[5]  ; ARM_cpu:CPU|clk ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; 0.500        ; 1.496      ; 10.424     ;
; -9.322  ; ARM_cpu:CPU|MEM_Stage_Reg:memory_stage_reg|dest_out[1]     ; ARM_cpu:CPU|EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[18] ; ARM_cpu:CPU|clk ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; 0.500        ; 1.478      ; 9.053      ;
; -9.320  ; ARM_cpu:CPU|EXE_Stage_Reg:exe_stage_reg|dest[0]            ; ARM_cpu:CPU|EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[29] ; ARM_cpu:CPU|clk ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; 0.500        ; 1.370      ; 10.357     ;
; -9.311  ; ARM_cpu:CPU|MEM_Stage_Reg:memory_stage_reg|dest_out[2]     ; ARM_cpu:CPU|EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[29] ; ARM_cpu:CPU|clk ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; 0.500        ; 1.369      ; 10.347     ;
; -9.295  ; ARM_cpu:CPU|MEM_Stage_Reg:memory_stage_reg|dest_out[0]     ; ARM_cpu:CPU|EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[29] ; ARM_cpu:CPU|clk ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; 0.500        ; 1.370      ; 10.332     ;
; -9.284  ; ARM_cpu:CPU|EXE_Stage_Reg:exe_stage_reg|dest[0]            ; ARM_cpu:CPU|EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[5]  ; ARM_cpu:CPU|clk ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; 0.500        ; 1.497      ; 10.321     ;
; -9.259  ; ARM_cpu:CPU|MEM_Stage_Reg:memory_stage_reg|dest_out[0]     ; ARM_cpu:CPU|EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[5]  ; ARM_cpu:CPU|clk ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; 0.500        ; 1.497      ; 10.296     ;
; -9.208  ; ARM_cpu:CPU|EXE_Stage_Reg:exe_stage_reg|dest[2]            ; ARM_cpu:CPU|EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[18] ; ARM_cpu:CPU|clk ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; 0.500        ; 1.478      ; 8.939      ;
; -9.196  ; ARM_cpu:CPU|MEM_Stage_Reg:memory_stage_reg|dest_out[3]     ; ARM_cpu:CPU|EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[5]  ; ARM_cpu:CPU|clk ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; 0.500        ; 1.496      ; 10.232     ;
; -9.168  ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|src2[1]              ; ARM_cpu:CPU|EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[29] ; ARM_cpu:CPU|clk ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; 0.500        ; 1.369      ; 10.204     ;
; -9.151  ; ARM_cpu:CPU|MEM_Stage_Reg:memory_stage_reg|mem_val_out[27] ; ARM_cpu:CPU|EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[18] ; ARM_cpu:CPU|clk ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; 0.500        ; 1.480      ; 8.884      ;
; -9.139  ; ARM_cpu:CPU|MEM_Stage_Reg:memory_stage_reg|dest_out[2]     ; ARM_cpu:CPU|EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[25] ; ARM_cpu:CPU|clk ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; 0.500        ; 1.365      ; 10.151     ;
; -9.132  ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|src2[1]              ; ARM_cpu:CPU|EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[5]  ; ARM_cpu:CPU|clk ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; 0.500        ; 1.496      ; 10.168     ;
; -9.120  ; ARM_cpu:CPU|EXE_Stage_Reg:exe_stage_reg|dest[0]            ; ARM_cpu:CPU|EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[17] ; ARM_cpu:CPU|clk ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; 0.500        ; 1.479      ; 10.110     ;
; -9.119  ; ARM_cpu:CPU|MEM_Stage_Reg:memory_stage_reg|dest_out[3]     ; ARM_cpu:CPU|EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[29] ; ARM_cpu:CPU|clk ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; 0.500        ; 1.369      ; 10.155     ;
; -9.111  ; ARM_cpu:CPU|MEM_Stage_Reg:memory_stage_reg|dest_out[2]     ; ARM_cpu:CPU|EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[17] ; ARM_cpu:CPU|clk ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; 0.500        ; 1.478      ; 10.100     ;
; -9.095  ; ARM_cpu:CPU|MEM_Stage_Reg:memory_stage_reg|dest_out[0]     ; ARM_cpu:CPU|EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[17] ; ARM_cpu:CPU|clk ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; 0.500        ; 1.479      ; 10.085     ;
; -9.090  ; ARM_cpu:CPU|EXE_Stage_Reg:exe_stage_reg|dest[0]            ; ARM_cpu:CPU|EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[13] ; ARM_cpu:CPU|clk ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; 0.500        ; 1.512      ; 10.137     ;
; -9.081  ; ARM_cpu:CPU|MEM_Stage_Reg:memory_stage_reg|wb_en_out       ; ARM_cpu:CPU|EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[5]  ; ARM_cpu:CPU|clk ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; 0.500        ; 1.497      ; 10.118     ;
; -9.081  ; ARM_cpu:CPU|MEM_Stage_Reg:memory_stage_reg|dest_out[2]     ; ARM_cpu:CPU|EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[13] ; ARM_cpu:CPU|clk ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; 0.500        ; 1.511      ; 10.127     ;
; -9.080  ; ARM_cpu:CPU|EXE_Stage_Reg:exe_stage_reg|wb_en              ; ARM_cpu:CPU|EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[18] ; ARM_cpu:CPU|clk ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; 0.500        ; 1.479      ; 8.812      ;
; -9.076  ; ARM_cpu:CPU|EXE_Stage_Reg:exe_stage_reg|dest[1]            ; ARM_cpu:CPU|EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[18] ; ARM_cpu:CPU|clk ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; 0.500        ; 1.478      ; 8.807      ;
; -9.076  ; ARM_cpu:CPU|MEM_Stage_Reg:memory_stage_reg|mem_val_out[8]  ; ARM_cpu:CPU|EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[18] ; ARM_cpu:CPU|clk ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; 0.500        ; 1.462      ; 8.791      ;
; -9.065  ; ARM_cpu:CPU|MEM_Stage_Reg:memory_stage_reg|dest_out[0]     ; ARM_cpu:CPU|EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[13] ; ARM_cpu:CPU|clk ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; 0.500        ; 1.512      ; 10.112     ;
; -9.062  ; ARM_cpu:CPU|EXE_Stage_Reg:exe_stage_reg|dest[0]            ; ARM_cpu:CPU|EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[25] ; ARM_cpu:CPU|clk ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; 0.500        ; 1.366      ; 10.075     ;
; -9.047  ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|src2[0]              ; ARM_cpu:CPU|EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[29] ; ARM_cpu:CPU|clk ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; 0.500        ; 1.365      ; 10.079     ;
; -9.041  ; ARM_cpu:CPU|EXE_Stage_Reg:exe_stage_reg|dest[0]            ; ARM_cpu:CPU|EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[23] ; ARM_cpu:CPU|clk ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; 0.500        ; 1.332      ; 10.015     ;
; -9.037  ; ARM_cpu:CPU|MEM_Stage_Reg:memory_stage_reg|dest_out[0]     ; ARM_cpu:CPU|EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[25] ; ARM_cpu:CPU|clk ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; 0.500        ; 1.366      ; 10.050     ;
; -9.029  ; ARM_cpu:CPU|MEM_Stage_Reg:memory_stage_reg|dest_out[2]     ; ARM_cpu:CPU|EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[4]  ; ARM_cpu:CPU|clk ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; 0.500        ; 1.345      ; 10.045     ;
; -9.016  ; ARM_cpu:CPU|MEM_Stage_Reg:memory_stage_reg|dest_out[0]     ; ARM_cpu:CPU|EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[23] ; ARM_cpu:CPU|clk ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; 0.500        ; 1.332      ; 9.990      ;
; -9.013  ; ARM_cpu:CPU|MEM_Stage_Reg:memory_stage_reg|mem_val_out[9]  ; ARM_cpu:CPU|EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[18] ; ARM_cpu:CPU|clk ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; 0.500        ; 1.466      ; 8.732      ;
; -9.011  ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|src2[0]              ; ARM_cpu:CPU|EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[5]  ; ARM_cpu:CPU|clk ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; 0.500        ; 1.492      ; 10.043     ;
; -9.005  ; ARM_cpu:CPU|MEM_Stage_Reg:memory_stage_reg|alu_res_out[5]  ; ARM_cpu:CPU|EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[18] ; ARM_cpu:CPU|clk ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; 0.500        ; 1.472      ; 8.730      ;
; -9.004  ; ARM_cpu:CPU|MEM_Stage_Reg:memory_stage_reg|dest_out[2]     ; ARM_cpu:CPU|EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[6]  ; ARM_cpu:CPU|clk ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; 0.500        ; 1.496      ; 10.012     ;
; -9.004  ; ARM_cpu:CPU|MEM_Stage_Reg:memory_stage_reg|wb_en_out       ; ARM_cpu:CPU|EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[29] ; ARM_cpu:CPU|clk ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; 0.500        ; 1.370      ; 10.041     ;
; -8.986  ; ARM_cpu:CPU|MEM_Stage_Reg:memory_stage_reg|dest_out[2]     ; ARM_cpu:CPU|EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[14] ; ARM_cpu:CPU|clk ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; 0.500        ; 1.339      ; 9.956      ;
; -8.982  ; ARM_cpu:CPU|MEM_Stage_Reg:memory_stage_reg|dest_out[2]     ; ARM_cpu:CPU|EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[15] ; ARM_cpu:CPU|clk ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; 0.500        ; 1.365      ; 10.019     ;
; -8.968  ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|src2[1]              ; ARM_cpu:CPU|EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[17] ; ARM_cpu:CPU|clk ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; 0.500        ; 1.478      ; 9.957      ;
; -8.967  ; ARM_cpu:CPU|MEM_Stage_Reg:memory_stage_reg|dest_out[2]     ; ARM_cpu:CPU|EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[20] ; ARM_cpu:CPU|clk ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; 0.500        ; 1.469      ; 9.978      ;
; -8.958  ; ARM_cpu:CPU|MEM_Stage_Reg:memory_stage_reg|mem_r_en_out    ; ARM_cpu:CPU|EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[25] ; ARM_cpu:CPU|clk ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; 0.500        ; 1.380      ; 9.985      ;
; -8.955  ; ARM_cpu:CPU|MEM_Stage_Reg:memory_stage_reg|mem_val_out[10] ; ARM_cpu:CPU|EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[18] ; ARM_cpu:CPU|clk ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; 0.500        ; 1.477      ; 8.685      ;
; -8.947  ; ARM_cpu:CPU|MEM_Stage_Reg:memory_stage_reg|dest_out[3]     ; ARM_cpu:CPU|EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[25] ; ARM_cpu:CPU|clk ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; 0.500        ; 1.365      ; 9.959      ;
; -8.942  ; ARM_cpu:CPU|MEM_Stage_Reg:memory_stage_reg|dest_out[2]     ; ARM_cpu:CPU|EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[23] ; ARM_cpu:CPU|clk ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; 0.500        ; 1.331      ; 9.915      ;
; -8.941  ; ARM_cpu:CPU|EXE_Stage_Reg:exe_stage_reg|dest[0]            ; ARM_cpu:CPU|EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[19] ; ARM_cpu:CPU|clk ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; 0.500        ; 1.337      ; 9.938      ;
; -8.938  ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|src2[1]              ; ARM_cpu:CPU|EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[13] ; ARM_cpu:CPU|clk ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; 0.500        ; 1.511      ; 9.984      ;
; -8.936  ; ARM_cpu:CPU|MEM_Stage_Reg:memory_stage_reg|mem_val_out[4]  ; ARM_cpu:CPU|EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[18] ; ARM_cpu:CPU|clk ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; 0.500        ; 1.453      ; 8.642      ;
; -8.930  ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|val_rm[1]            ; ARM_cpu:CPU|EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[18] ; ARM_cpu:CPU|clk ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; 0.500        ; 1.480      ; 8.663      ;
; -8.925  ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|src2[2]              ; ARM_cpu:CPU|EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[5]  ; ARM_cpu:CPU|clk ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; 0.500        ; 1.496      ; 9.961      ;
; -8.921  ; ARM_cpu:CPU|EXE_Stage_Reg:exe_stage_reg|dest[0]            ; ARM_cpu:CPU|EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[15] ; ARM_cpu:CPU|clk ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; 0.500        ; 1.366      ; 9.959      ;
; -8.919  ; ARM_cpu:CPU|MEM_Stage_Reg:memory_stage_reg|dest_out[3]     ; ARM_cpu:CPU|EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[17] ; ARM_cpu:CPU|clk ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; 0.500        ; 1.478      ; 9.908      ;
; -8.917  ; ARM_cpu:CPU|MEM_Stage_Reg:memory_stage_reg|mem_val_out[26] ; ARM_cpu:CPU|EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[18] ; ARM_cpu:CPU|clk ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; 0.500        ; 1.481      ; 8.651      ;
; -8.916  ; ARM_cpu:CPU|MEM_Stage_Reg:memory_stage_reg|dest_out[0]     ; ARM_cpu:CPU|EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[19] ; ARM_cpu:CPU|clk ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; 0.500        ; 1.337      ; 9.913      ;
; -8.910  ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|src2[1]              ; ARM_cpu:CPU|EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[25] ; ARM_cpu:CPU|clk ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; 0.500        ; 1.365      ; 9.922      ;
; -8.902  ; ARM_cpu:CPU|MEM_Stage_Reg:memory_stage_reg|mem_r_en_out    ; ARM_cpu:CPU|EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[5]  ; ARM_cpu:CPU|clk ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; 0.500        ; 1.511      ; 9.953      ;
; -8.896  ; ARM_cpu:CPU|MEM_Stage_Reg:memory_stage_reg|dest_out[2]     ; ARM_cpu:CPU|EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[2]  ; ARM_cpu:CPU|clk ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; 0.500        ; 1.488      ; 9.920      ;
; -8.896  ; ARM_cpu:CPU|MEM_Stage_Reg:memory_stage_reg|dest_out[0]     ; ARM_cpu:CPU|EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[15] ; ARM_cpu:CPU|clk ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; 0.500        ; 1.366      ; 9.934      ;
; -8.889  ; ARM_cpu:CPU|MEM_Stage_Reg:memory_stage_reg|mem_val_out[0]  ; ARM_cpu:CPU|EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[18] ; ARM_cpu:CPU|clk ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; 0.500        ; 1.472      ; 8.614      ;
; -8.889  ; ARM_cpu:CPU|MEM_Stage_Reg:memory_stage_reg|dest_out[3]     ; ARM_cpu:CPU|EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[13] ; ARM_cpu:CPU|clk ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; 0.500        ; 1.511      ; 9.935      ;
; -8.889  ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|src2[1]              ; ARM_cpu:CPU|EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[23] ; ARM_cpu:CPU|clk ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; 0.500        ; 1.331      ; 9.862      ;
; -8.873  ; ARM_cpu:CPU|MEM_Stage_Reg:memory_stage_reg|dest_out[2]     ; ARM_cpu:CPU|EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[26] ; ARM_cpu:CPU|clk ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; 0.500        ; 1.339      ; 9.847      ;
; -8.866  ; ARM_cpu:CPU|MEM_Stage_Reg:memory_stage_reg|dest_out[2]     ; ARM_cpu:CPU|EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[10] ; ARM_cpu:CPU|clk ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; 0.500        ; 1.375      ; 9.864      ;
; -8.859  ; ARM_cpu:CPU|MEM_Stage_Reg:memory_stage_reg|dest_out[0]     ; ARM_cpu:CPU|EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[4]  ; ARM_cpu:CPU|clk ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; 0.500        ; 1.346      ; 9.876      ;
; -8.858  ; ARM_cpu:CPU|EXE_Stage_Reg:exe_stage_reg|dest[0]            ; ARM_cpu:CPU|EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[4]  ; ARM_cpu:CPU|clk ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; 0.500        ; 1.346      ; 9.875      ;
; -8.848  ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|src2[2]              ; ARM_cpu:CPU|EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[29] ; ARM_cpu:CPU|clk ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; 0.500        ; 1.369      ; 9.884      ;
; -8.848  ; ARM_cpu:CPU|MEM_Stage_Reg:memory_stage_reg|mem_r_en_out    ; ARM_cpu:CPU|EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[13] ; ARM_cpu:CPU|clk ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; 0.500        ; 1.526      ; 9.909      ;
; -8.847  ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|src2[0]              ; ARM_cpu:CPU|EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[17] ; ARM_cpu:CPU|clk ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; 0.500        ; 1.474      ; 9.832      ;
; -8.842  ; ARM_cpu:CPU|EXE_Stage_Reg:exe_stage_reg|dest[0]            ; ARM_cpu:CPU|EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[12] ; ARM_cpu:CPU|clk ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; 0.500        ; 1.353      ; 9.856      ;
; -8.842  ; ARM_cpu:CPU|MEM_Stage_Reg:memory_stage_reg|dest_out[2]     ; ARM_cpu:CPU|EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[19] ; ARM_cpu:CPU|clk ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; 0.500        ; 1.336      ; 9.838      ;
; -8.840  ; ARM_cpu:CPU|EXE_Stage_Reg:exe_stage_reg|dest[0]            ; ARM_cpu:CPU|EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[30] ; ARM_cpu:CPU|clk ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; 0.500        ; 1.455      ; 9.842      ;
; -8.837  ; ARM_cpu:CPU|MEM_Stage_Reg:memory_stage_reg|dest_out[3]     ; ARM_cpu:CPU|EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[4]  ; ARM_cpu:CPU|clk ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; 0.500        ; 1.345      ; 9.853      ;
; -8.834  ; ARM_cpu:CPU|MEM_Stage_Reg:memory_stage_reg|dest_out[0]     ; ARM_cpu:CPU|EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[6]  ; ARM_cpu:CPU|clk ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; 0.500        ; 1.497      ; 9.843      ;
; -8.832  ; ARM_cpu:CPU|MEM_Stage_Reg:memory_stage_reg|wb_en_out       ; ARM_cpu:CPU|EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[25] ; ARM_cpu:CPU|clk ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; 0.500        ; 1.366      ; 9.845      ;
; -8.823  ; ARM_cpu:CPU|MEM_Stage_Reg:memory_stage_reg|dest_out[2]     ; ARM_cpu:CPU|EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[12] ; ARM_cpu:CPU|clk ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; 0.500        ; 1.352      ; 9.836      ;
; -8.821  ; ARM_cpu:CPU|MEM_Stage_Reg:memory_stage_reg|dest_out[2]     ; ARM_cpu:CPU|EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[30] ; ARM_cpu:CPU|clk ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; 0.500        ; 1.454      ; 9.822      ;
; -8.817  ; ARM_cpu:CPU|MEM_Stage_Reg:memory_stage_reg|mem_val_out[11] ; ARM_cpu:CPU|EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[18] ; ARM_cpu:CPU|clk ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; 0.500        ; 1.472      ; 8.542      ;
; -8.817  ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|src2[0]              ; ARM_cpu:CPU|EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[13] ; ARM_cpu:CPU|clk ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; 0.500        ; 1.507      ; 9.859      ;
; -8.817  ; ARM_cpu:CPU|MEM_Stage_Reg:memory_stage_reg|dest_out[0]     ; ARM_cpu:CPU|EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[12] ; ARM_cpu:CPU|clk ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; 0.500        ; 1.353      ; 9.831      ;
; -8.816  ; ARM_cpu:CPU|MEM_Stage_Reg:memory_stage_reg|dest_out[0]     ; ARM_cpu:CPU|EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[14] ; ARM_cpu:CPU|clk ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; 0.500        ; 1.340      ; 9.787      ;
; -8.815  ; ARM_cpu:CPU|MEM_Stage_Reg:memory_stage_reg|dest_out[0]     ; ARM_cpu:CPU|EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[30] ; ARM_cpu:CPU|clk ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; 0.500        ; 1.455      ; 9.817      ;
; -8.812  ; ARM_cpu:CPU|MEM_Stage_Reg:memory_stage_reg|dest_out[3]     ; ARM_cpu:CPU|EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[6]  ; ARM_cpu:CPU|clk ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; 0.500        ; 1.496      ; 9.820      ;
; -8.809  ; ARM_cpu:CPU|MEM_Stage_Reg:memory_stage_reg|dest_out[2]     ; ARM_cpu:CPU|EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[16] ; ARM_cpu:CPU|clk ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; 0.500        ; 1.508      ; 9.852      ;
; -8.808  ; ARM_cpu:CPU|MEM_Stage_Reg:memory_stage_reg|mem_val_out[1]  ; ARM_cpu:CPU|EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[18] ; ARM_cpu:CPU|clk ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; 0.500        ; 1.486      ; 8.547      ;
; -8.807  ; ARM_cpu:CPU|MEM_Stage_Reg:memory_stage_reg|dest_out[2]     ; ARM_cpu:CPU|EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[8]  ; ARM_cpu:CPU|clk ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; 0.500        ; 1.483      ; 9.823      ;
; -8.804  ; ARM_cpu:CPU|MEM_Stage_Reg:memory_stage_reg|wb_en_out       ; ARM_cpu:CPU|EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[17] ; ARM_cpu:CPU|clk ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; 0.500        ; 1.479      ; 9.794      ;
; -8.802  ; ARM_cpu:CPU|EXE_Stage_Reg:exe_stage_reg|dest[3]            ; ARM_cpu:CPU|EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[18] ; ARM_cpu:CPU|clk ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; 0.500        ; 1.478      ; 8.533      ;
; -8.797  ; ARM_cpu:CPU|MEM_Stage_Reg:memory_stage_reg|dest_out[0]     ; ARM_cpu:CPU|EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[20] ; ARM_cpu:CPU|clk ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; 0.500        ; 1.470      ; 9.809      ;
; -8.794  ; ARM_cpu:CPU|MEM_Stage_Reg:memory_stage_reg|dest_out[3]     ; ARM_cpu:CPU|EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[14] ; ARM_cpu:CPU|clk ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; 0.500        ; 1.339      ; 9.764      ;
; -8.790  ; ARM_cpu:CPU|MEM_Stage_Reg:memory_stage_reg|dest_out[3]     ; ARM_cpu:CPU|EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[15] ; ARM_cpu:CPU|clk ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; 0.500        ; 1.365      ; 9.827      ;
+---------+------------------------------------------------------------+------------------------------------------------------------------+-----------------+-------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'CLOCK_50'                                                                                       ;
+-------+-----------------+-----------------+-----------------+-------------+--------------+------------+------------+
; Slack ; From Node       ; To Node         ; Launch Clock    ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------+-----------------+-----------------+-------------+--------------+------------+------------+
; 2.651 ; ARM_cpu:CPU|clk ; ARM_cpu:CPU|clk ; ARM_cpu:CPU|clk ; CLOCK_50    ; 0.500        ; 2.522      ; 0.657      ;
; 3.151 ; ARM_cpu:CPU|clk ; ARM_cpu:CPU|clk ; ARM_cpu:CPU|clk ; CLOCK_50    ; 1.000        ; 2.522      ; 0.657      ;
+-------+-----------------+-----------------+-----------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'ARM_cpu:CPU|clk'                                                                                                                                                                                                                                                                                                                                        ;
+--------+-------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------+-----------------+--------------+------------+------------+
; Slack  ; From Node                                                               ; To Node                                                                                                                                            ; Launch Clock                                                           ; Latch Clock     ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------+-----------------+--------------+------------+------------+
; -2.795 ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0]  ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0]                                                                             ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ; ARM_cpu:CPU|clk ; 0.000        ; 2.936      ; 0.657      ;
; -2.295 ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0]  ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0]                                                                             ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ; ARM_cpu:CPU|clk ; -0.500       ; 2.936      ; 0.657      ;
; -0.283 ; ARM_cpu:CPU|EXE_Stage_Reg:exe_stage_reg|alu_res[7]                      ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|altsyncram:LRU_rtl_0|altsyncram_74i1:auto_generated|ram_block1a0~porta_address_reg4        ; ARM_cpu:CPU|clk                                                        ; ARM_cpu:CPU|clk ; 0.000        ; 1.409      ; 1.360      ;
; -0.244 ; ARM_cpu:CPU|EXE_Stage_Reg:exe_stage_reg|alu_res[17]                     ; ARM_cpu:CPU|MEM_Stage_Reg:memory_stage_reg|alu_res_out[17]                                                                                         ; ARM_cpu:CPU|clk                                                        ; ARM_cpu:CPU|clk ; 0.000        ; 1.366      ; 1.388      ;
; -0.214 ; ARM_cpu:CPU|EXE_Stage_Reg:exe_stage_reg|alu_res[3]                      ; ARM_cpu:CPU|MEM_Stage_Reg:memory_stage_reg|alu_res_out[3]                                                                                          ; ARM_cpu:CPU|clk                                                        ; ARM_cpu:CPU|clk ; 0.000        ; 1.635      ; 1.687      ;
; -0.150 ; ARM_cpu:CPU|EXE_Stage_Reg:exe_stage_reg|alu_res[8]                      ; ARM_cpu:CPU|MEM_Stage_Reg:memory_stage_reg|alu_res_out[8]                                                                                          ; ARM_cpu:CPU|clk                                                        ; ARM_cpu:CPU|clk ; 0.000        ; 1.062      ; 1.178      ;
; -0.102 ; ARM_cpu:CPU|EXE_Stage_Reg:exe_stage_reg|alu_res[3]                      ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|LRU_rtl_1_bypass[1]                                                                        ; ARM_cpu:CPU|clk                                                        ; ARM_cpu:CPU|clk ; 0.000        ; 1.620      ; 1.784      ;
; -0.078 ; ARM_cpu:CPU|EXE_Stage_Reg:exe_stage_reg|alu_res[4]                      ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|LRU_rtl_1_bypass[3]                                                                        ; ARM_cpu:CPU|clk                                                        ; ARM_cpu:CPU|clk ; 0.000        ; 1.616      ; 1.804      ;
; -0.042 ; ARM_cpu:CPU|EXE_Stage_Reg:exe_stage_reg|alu_res[8]                      ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|altsyncram:LRU_rtl_0|altsyncram_74i1:auto_generated|ram_block1a0~porta_address_reg5        ; ARM_cpu:CPU|clk                                                        ; ARM_cpu:CPU|clk ; 0.000        ; 1.120      ; 1.312      ;
; -0.029 ; ARM_cpu:CPU|EXE_Stage_Reg:exe_stage_reg|alu_res[4]                      ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|altsyncram:LRU_rtl_0|altsyncram_74i1:auto_generated|ram_block1a0~porta_address_reg1        ; ARM_cpu:CPU|clk                                                        ; ARM_cpu:CPU|clk ; 0.000        ; 1.685      ; 1.890      ;
; 0.002  ; ARM_cpu:CPU|EXE_Stage_Reg:exe_stage_reg|alu_res[8]                      ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|altsyncram:way0_data_rtl_0|altsyncram_ftk1:auto_generated|ram_block1a0~porta_address_reg5  ; ARM_cpu:CPU|clk                                                        ; ARM_cpu:CPU|clk ; 0.000        ; 1.100      ; 1.336      ;
; 0.026  ; ARM_cpu:CPU|EXE_Stage_Reg:exe_stage_reg|alu_res[8]                      ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|altsyncram:way1_data_rtl_0|altsyncram_ftk1:auto_generated|ram_block1a0~porta_address_reg5  ; ARM_cpu:CPU|clk                                                        ; ARM_cpu:CPU|clk ; 0.000        ; 1.091      ; 1.351      ;
; 0.033  ; ARM_cpu:CPU|EXE_Stage_Reg:exe_stage_reg|alu_res[7]                      ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|altsyncram:way1_data_rtl_0|altsyncram_ftk1:auto_generated|ram_block1a18~porta_address_reg4 ; ARM_cpu:CPU|clk                                                        ; ARM_cpu:CPU|clk ; 0.000        ; 1.403      ; 1.670      ;
; 0.072  ; ARM_cpu:CPU|EXE_Stage_Reg:exe_stage_reg|alu_res[6]                      ; ARM_cpu:CPU|MEM_Stage_Reg:memory_stage_reg|alu_res_out[6]                                                                                          ; ARM_cpu:CPU|clk                                                        ; ARM_cpu:CPU|clk ; 0.000        ; 1.337      ; 1.675      ;
; 0.198  ; ARM_cpu:CPU|EXE_Stage_Reg:exe_stage_reg|alu_res[7]                      ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|LRU_rtl_1_bypass[9]                                                                        ; ARM_cpu:CPU|clk                                                        ; ARM_cpu:CPU|clk ; 0.000        ; 1.342      ; 1.806      ;
; 0.221  ; ARM_cpu:CPU|EXE_Stage_Reg:exe_stage_reg|alu_res[3]                      ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|altsyncram:LRU_rtl_0|altsyncram_74i1:auto_generated|ram_block1a0~porta_address_reg0        ; ARM_cpu:CPU|clk                                                        ; ARM_cpu:CPU|clk ; 0.000        ; 1.684      ; 2.139      ;
; 0.228  ; ARM_cpu:CPU|EXE_Stage_Reg:exe_stage_reg|alu_res[5]                      ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|LRU_rtl_1_bypass[5]                                                                        ; ARM_cpu:CPU|clk                                                        ; ARM_cpu:CPU|clk ; 0.000        ; 1.343      ; 1.837      ;
; 0.232  ; ARM_cpu:CPU|EXE_Stage_Reg:exe_stage_reg|alu_res[8]                      ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|altsyncram:way0_data_rtl_0|altsyncram_ftk1:auto_generated|ram_block1a18~porta_address_reg5 ; ARM_cpu:CPU|clk                                                        ; ARM_cpu:CPU|clk ; 0.000        ; 1.108      ; 1.574      ;
; 0.238  ; ARM_cpu:CPU|EXE_Stage_Reg:exe_stage_reg|alu_res[6]                      ; ARM_cpu:CPU|EXE_Stage_Reg:exe_stage_reg|val_rm[6]                                                                                                  ; ARM_cpu:CPU|clk                                                        ; ARM_cpu:CPU|clk ; 0.000        ; 1.337      ; 1.841      ;
; 0.239  ; ARM_cpu:CPU|EXE_Stage_Reg:exe_stage_reg|alu_res[3]                      ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|altsyncram:way1_data_rtl_0|altsyncram_ftk1:auto_generated|ram_block1a18~porta_address_reg0 ; ARM_cpu:CPU|clk                                                        ; ARM_cpu:CPU|clk ; 0.000        ; 1.678      ; 2.151      ;
; 0.271  ; ARM_cpu:CPU|EXE_Stage_Reg:exe_stage_reg|alu_res[5]                      ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|altsyncram:way0_data_rtl_0|altsyncram_ftk1:auto_generated|ram_block1a18~porta_address_reg2 ; ARM_cpu:CPU|clk                                                        ; ARM_cpu:CPU|clk ; 0.000        ; 1.398      ; 1.903      ;
; 0.285  ; ARM_cpu:CPU|EXE_Stage_Reg:exe_stage_reg|alu_res[6]                      ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|altsyncram:way1_data_rtl_0|altsyncram_ftk1:auto_generated|ram_block1a18~porta_address_reg3 ; ARM_cpu:CPU|clk                                                        ; ARM_cpu:CPU|clk ; 0.000        ; 1.408      ; 1.927      ;
; 0.291  ; ARM_cpu:CPU|EXE_Stage_Reg:exe_stage_reg|alu_res[14]                     ; ARM_cpu:CPU|MEM_Stage_Reg:memory_stage_reg|alu_res_out[14]                                                                                         ; ARM_cpu:CPU|clk                                                        ; ARM_cpu:CPU|clk ; 0.000        ; 0.799      ; 1.356      ;
; 0.307  ; ARM_cpu:CPU|EXE_Stage_Reg:exe_stage_reg|alu_res[6]                      ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|altsyncram:way0_data_rtl_0|altsyncram_ftk1:auto_generated|ram_block1a18~porta_address_reg3 ; ARM_cpu:CPU|clk                                                        ; ARM_cpu:CPU|clk ; 0.000        ; 1.402      ; 1.943      ;
; 0.313  ; ARM_cpu:CPU|EXE_Stage_Reg:exe_stage_reg|alu_res[4]                      ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|altsyncram:way0_data_rtl_0|altsyncram_ftk1:auto_generated|ram_block1a0~porta_address_reg1  ; ARM_cpu:CPU|clk                                                        ; ARM_cpu:CPU|clk ; 0.000        ; 1.665      ; 2.212      ;
; 0.331  ; ARM_cpu:CPU|EXE_Stage_Reg:exe_stage_reg|alu_res[3]                      ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|altsyncram:way0_data_rtl_0|altsyncram_ftk1:auto_generated|ram_block1a0~porta_address_reg0  ; ARM_cpu:CPU|clk                                                        ; ARM_cpu:CPU|clk ; 0.000        ; 1.664      ; 2.229      ;
; 0.350  ; ARM_cpu:CPU|EXE_Stage_Reg:exe_stage_reg|alu_res[6]                      ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|altsyncram:way1_data_rtl_0|altsyncram_ftk1:auto_generated|ram_block1a0~porta_address_reg3  ; ARM_cpu:CPU|clk                                                        ; ARM_cpu:CPU|clk ; 0.000        ; 1.385      ; 1.969      ;
; 0.351  ; ARM_cpu:CPU|EXE_Stage_Reg:exe_stage_reg|alu_res[13]                     ; ARM_cpu:CPU|MEM_Stage_Reg:memory_stage_reg|alu_res_out[13]                                                                                         ; ARM_cpu:CPU|clk                                                        ; ARM_cpu:CPU|clk ; 0.000        ; 0.770      ; 1.387      ;
; 0.361  ; ARM_cpu:CPU|EXE_Stage_Reg:exe_stage_reg|alu_res[3]                      ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|altsyncram:way1_data_rtl_0|altsyncram_ftk1:auto_generated|ram_block1a0~porta_address_reg0  ; ARM_cpu:CPU|clk                                                        ; ARM_cpu:CPU|clk ; 0.000        ; 1.655      ; 2.250      ;
; 0.362  ; ARM_cpu:CPU|EXE_Stage_Reg:exe_stage_reg|alu_res[18]                     ; ARM_cpu:CPU|MEM_Stage_Reg:memory_stage_reg|alu_res_out[18]                                                                                         ; ARM_cpu:CPU|clk                                                        ; ARM_cpu:CPU|clk ; 0.000        ; 0.978      ; 1.606      ;
; 0.391  ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way1_tag[15][4] ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way1_tag[15][4]                                                                            ; ARM_cpu:CPU|clk                                                        ; ARM_cpu:CPU|clk ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way1_tag[13][4] ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way1_tag[13][4]                                                                            ; ARM_cpu:CPU|clk                                                        ; ARM_cpu:CPU|clk ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way1_tag[12][4] ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way1_tag[12][4]                                                                            ; ARM_cpu:CPU|clk                                                        ; ARM_cpu:CPU|clk ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way1_tag[14][4] ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way1_tag[14][4]                                                                            ; ARM_cpu:CPU|clk                                                        ; ARM_cpu:CPU|clk ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way1_tag[11][4] ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way1_tag[11][4]                                                                            ; ARM_cpu:CPU|clk                                                        ; ARM_cpu:CPU|clk ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way1_tag[10][4] ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way1_tag[10][4]                                                                            ; ARM_cpu:CPU|clk                                                        ; ARM_cpu:CPU|clk ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way1_tag[9][4]  ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way1_tag[9][4]                                                                             ; ARM_cpu:CPU|clk                                                        ; ARM_cpu:CPU|clk ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way1_tag[8][4]  ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way1_tag[8][4]                                                                             ; ARM_cpu:CPU|clk                                                        ; ARM_cpu:CPU|clk ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way1_tag[2][4]  ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way1_tag[2][4]                                                                             ; ARM_cpu:CPU|clk                                                        ; ARM_cpu:CPU|clk ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way1_tag[0][4]  ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way1_tag[0][4]                                                                             ; ARM_cpu:CPU|clk                                                        ; ARM_cpu:CPU|clk ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way1_tag[1][4]  ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way1_tag[1][4]                                                                             ; ARM_cpu:CPU|clk                                                        ; ARM_cpu:CPU|clk ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way1_tag[3][4]  ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way1_tag[3][4]                                                                             ; ARM_cpu:CPU|clk                                                        ; ARM_cpu:CPU|clk ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way1_tag[6][4]  ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way1_tag[6][4]                                                                             ; ARM_cpu:CPU|clk                                                        ; ARM_cpu:CPU|clk ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way1_tag[4][4]  ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way1_tag[4][4]                                                                             ; ARM_cpu:CPU|clk                                                        ; ARM_cpu:CPU|clk ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way1_tag[5][4]  ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way1_tag[5][4]                                                                             ; ARM_cpu:CPU|clk                                                        ; ARM_cpu:CPU|clk ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way1_tag[7][4]  ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way1_tag[7][4]                                                                             ; ARM_cpu:CPU|clk                                                        ; ARM_cpu:CPU|clk ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way1_tag[29][4] ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way1_tag[29][4]                                                                            ; ARM_cpu:CPU|clk                                                        ; ARM_cpu:CPU|clk ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way1_tag[25][4] ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way1_tag[25][4]                                                                            ; ARM_cpu:CPU|clk                                                        ; ARM_cpu:CPU|clk ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way1_tag[21][4] ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way1_tag[21][4]                                                                            ; ARM_cpu:CPU|clk                                                        ; ARM_cpu:CPU|clk ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way1_tag[17][4] ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way1_tag[17][4]                                                                            ; ARM_cpu:CPU|clk                                                        ; ARM_cpu:CPU|clk ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way1_tag[20][4] ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way1_tag[20][4]                                                                            ; ARM_cpu:CPU|clk                                                        ; ARM_cpu:CPU|clk ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way1_tag[28][4] ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way1_tag[28][4]                                                                            ; ARM_cpu:CPU|clk                                                        ; ARM_cpu:CPU|clk ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way1_tag[24][4] ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way1_tag[24][4]                                                                            ; ARM_cpu:CPU|clk                                                        ; ARM_cpu:CPU|clk ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way1_tag[16][4] ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way1_tag[16][4]                                                                            ; ARM_cpu:CPU|clk                                                        ; ARM_cpu:CPU|clk ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way1_tag[27][4] ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way1_tag[27][4]                                                                            ; ARM_cpu:CPU|clk                                                        ; ARM_cpu:CPU|clk ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way1_tag[23][4] ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way1_tag[23][4]                                                                            ; ARM_cpu:CPU|clk                                                        ; ARM_cpu:CPU|clk ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way1_tag[19][4] ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way1_tag[19][4]                                                                            ; ARM_cpu:CPU|clk                                                        ; ARM_cpu:CPU|clk ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way1_tag[31][4] ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way1_tag[31][4]                                                                            ; ARM_cpu:CPU|clk                                                        ; ARM_cpu:CPU|clk ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way1_tag[18][4] ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way1_tag[18][4]                                                                            ; ARM_cpu:CPU|clk                                                        ; ARM_cpu:CPU|clk ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way1_tag[26][4] ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way1_tag[26][4]                                                                            ; ARM_cpu:CPU|clk                                                        ; ARM_cpu:CPU|clk ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way1_tag[30][4] ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way1_tag[30][4]                                                                            ; ARM_cpu:CPU|clk                                                        ; ARM_cpu:CPU|clk ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way1_tag[22][4] ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way1_tag[22][4]                                                                            ; ARM_cpu:CPU|clk                                                        ; ARM_cpu:CPU|clk ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way1_tag[55][4] ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way1_tag[55][4]                                                                            ; ARM_cpu:CPU|clk                                                        ; ARM_cpu:CPU|clk ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way1_tag[59][4] ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way1_tag[59][4]                                                                            ; ARM_cpu:CPU|clk                                                        ; ARM_cpu:CPU|clk ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way1_tag[51][4] ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way1_tag[51][4]                                                                            ; ARM_cpu:CPU|clk                                                        ; ARM_cpu:CPU|clk ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way1_tag[63][4] ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way1_tag[63][4]                                                                            ; ARM_cpu:CPU|clk                                                        ; ARM_cpu:CPU|clk ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way1_tag[53][4] ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way1_tag[53][4]                                                                            ; ARM_cpu:CPU|clk                                                        ; ARM_cpu:CPU|clk ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way1_tag[57][4] ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way1_tag[57][4]                                                                            ; ARM_cpu:CPU|clk                                                        ; ARM_cpu:CPU|clk ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way1_tag[49][4] ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way1_tag[49][4]                                                                            ; ARM_cpu:CPU|clk                                                        ; ARM_cpu:CPU|clk ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way1_tag[61][4] ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way1_tag[61][4]                                                                            ; ARM_cpu:CPU|clk                                                        ; ARM_cpu:CPU|clk ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way1_tag[56][4] ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way1_tag[56][4]                                                                            ; ARM_cpu:CPU|clk                                                        ; ARM_cpu:CPU|clk ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way1_tag[60][4] ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way1_tag[60][4]                                                                            ; ARM_cpu:CPU|clk                                                        ; ARM_cpu:CPU|clk ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way1_tag[52][4] ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way1_tag[52][4]                                                                            ; ARM_cpu:CPU|clk                                                        ; ARM_cpu:CPU|clk ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way1_tag[48][4] ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way1_tag[48][4]                                                                            ; ARM_cpu:CPU|clk                                                        ; ARM_cpu:CPU|clk ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way1_tag[62][4] ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way1_tag[62][4]                                                                            ; ARM_cpu:CPU|clk                                                        ; ARM_cpu:CPU|clk ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way1_tag[58][4] ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way1_tag[58][4]                                                                            ; ARM_cpu:CPU|clk                                                        ; ARM_cpu:CPU|clk ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way1_tag[50][4] ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way1_tag[50][4]                                                                            ; ARM_cpu:CPU|clk                                                        ; ARM_cpu:CPU|clk ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way1_tag[54][4] ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way1_tag[54][4]                                                                            ; ARM_cpu:CPU|clk                                                        ; ARM_cpu:CPU|clk ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way1_tag[41][4] ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way1_tag[41][4]                                                                            ; ARM_cpu:CPU|clk                                                        ; ARM_cpu:CPU|clk ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way1_tag[42][4] ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way1_tag[42][4]                                                                            ; ARM_cpu:CPU|clk                                                        ; ARM_cpu:CPU|clk ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way1_tag[40][4] ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way1_tag[40][4]                                                                            ; ARM_cpu:CPU|clk                                                        ; ARM_cpu:CPU|clk ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way1_tag[43][4] ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way1_tag[43][4]                                                                            ; ARM_cpu:CPU|clk                                                        ; ARM_cpu:CPU|clk ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way1_tag[33][4] ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way1_tag[33][4]                                                                            ; ARM_cpu:CPU|clk                                                        ; ARM_cpu:CPU|clk ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way1_tag[35][4] ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way1_tag[35][4]                                                                            ; ARM_cpu:CPU|clk                                                        ; ARM_cpu:CPU|clk ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way1_tag[32][4] ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way1_tag[32][4]                                                                            ; ARM_cpu:CPU|clk                                                        ; ARM_cpu:CPU|clk ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way1_tag[34][4] ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way1_tag[34][4]                                                                            ; ARM_cpu:CPU|clk                                                        ; ARM_cpu:CPU|clk ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way1_tag[46][4] ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way1_tag[46][4]                                                                            ; ARM_cpu:CPU|clk                                                        ; ARM_cpu:CPU|clk ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way1_tag[45][4] ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way1_tag[45][4]                                                                            ; ARM_cpu:CPU|clk                                                        ; ARM_cpu:CPU|clk ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way1_tag[44][4] ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way1_tag[44][4]                                                                            ; ARM_cpu:CPU|clk                                                        ; ARM_cpu:CPU|clk ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way1_tag[47][4] ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way1_tag[47][4]                                                                            ; ARM_cpu:CPU|clk                                                        ; ARM_cpu:CPU|clk ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way1_tag[38][4] ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way1_tag[38][4]                                                                            ; ARM_cpu:CPU|clk                                                        ; ARM_cpu:CPU|clk ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way1_tag[39][4] ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way1_tag[39][4]                                                                            ; ARM_cpu:CPU|clk                                                        ; ARM_cpu:CPU|clk ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way1_tag[36][4] ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way1_tag[36][4]                                                                            ; ARM_cpu:CPU|clk                                                        ; ARM_cpu:CPU|clk ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way1_tag[37][4] ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way1_tag[37][4]                                                                            ; ARM_cpu:CPU|clk                                                        ; ARM_cpu:CPU|clk ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way1_tag[49][5] ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way1_tag[49][5]                                                                            ; ARM_cpu:CPU|clk                                                        ; ARM_cpu:CPU|clk ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way1_tag[57][5] ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way1_tag[57][5]                                                                            ; ARM_cpu:CPU|clk                                                        ; ARM_cpu:CPU|clk ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way1_tag[53][5] ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way1_tag[53][5]                                                                            ; ARM_cpu:CPU|clk                                                        ; ARM_cpu:CPU|clk ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way1_tag[61][5] ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way1_tag[61][5]                                                                            ; ARM_cpu:CPU|clk                                                        ; ARM_cpu:CPU|clk ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way1_tag[52][5] ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way1_tag[52][5]                                                                            ; ARM_cpu:CPU|clk                                                        ; ARM_cpu:CPU|clk ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way1_tag[48][5] ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way1_tag[48][5]                                                                            ; ARM_cpu:CPU|clk                                                        ; ARM_cpu:CPU|clk ; 0.000        ; 0.000      ; 0.657      ;
+--------+-------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------+-----------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'CLOCK_50'                                                                                         ;
+--------+-----------------+-----------------+-----------------+-------------+--------------+------------+------------+
; Slack  ; From Node       ; To Node         ; Launch Clock    ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------+-----------------+-----------------+-------------+--------------+------------+------------+
; -2.381 ; ARM_cpu:CPU|clk ; ARM_cpu:CPU|clk ; ARM_cpu:CPU|clk ; CLOCK_50    ; 0.000        ; 2.522      ; 0.657      ;
; -1.881 ; ARM_cpu:CPU|clk ; ARM_cpu:CPU|clk ; ARM_cpu:CPU|clk ; CLOCK_50    ; -0.500       ; 2.522      ; 0.657      ;
+--------+-----------------+-----------------+-----------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm'                                                                                                                                                                                                         ;
+--------+---------------------------------------------------------+------------------------------------------------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                               ; To Node                                                          ; Launch Clock                              ; Latch Clock                               ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------+------------------------------------------------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+
; -2.233 ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm               ; ARM_cpu:CPU|EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[17] ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; 0.000        ; 4.400      ; 2.417      ;
; -2.066 ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm               ; ARM_cpu:CPU|EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[18] ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; 0.000        ; 4.400      ; 2.584      ;
; -2.028 ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm               ; ARM_cpu:CPU|EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[16] ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; 0.000        ; 4.430      ; 2.652      ;
; -1.928 ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm               ; ARM_cpu:CPU|EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[30] ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; 0.000        ; 4.376      ; 2.698      ;
; -1.920 ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm               ; ARM_cpu:CPU|EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[9]  ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; 0.000        ; 4.434      ; 2.764      ;
; -1.894 ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm               ; ARM_cpu:CPU|EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[0]  ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; 0.000        ; 4.430      ; 2.786      ;
; -1.876 ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm               ; ARM_cpu:CPU|EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[12] ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; 0.000        ; 4.274      ; 2.648      ;
; -1.844 ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm               ; ARM_cpu:CPU|EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[22] ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; 0.000        ; 4.262      ; 2.668      ;
; -1.833 ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm               ; ARM_cpu:CPU|EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[20] ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; 0.000        ; 4.391      ; 2.808      ;
; -1.733 ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm               ; ARM_cpu:CPU|EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[17] ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; -0.500       ; 4.400      ; 2.417      ;
; -1.651 ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm               ; ARM_cpu:CPU|EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[31] ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; 0.000        ; 4.421      ; 3.020      ;
; -1.611 ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm               ; ARM_cpu:CPU|EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[2]  ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; 0.000        ; 4.410      ; 3.049      ;
; -1.566 ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm               ; ARM_cpu:CPU|EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[18] ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; -0.500       ; 4.400      ; 2.584      ;
; -1.553 ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm               ; ARM_cpu:CPU|EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[15] ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; 0.000        ; 4.287      ; 2.984      ;
; -1.543 ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm               ; ARM_cpu:CPU|EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[4]  ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; 0.000        ; 4.267      ; 2.974      ;
; -1.543 ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm               ; ARM_cpu:CPU|EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[13] ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; 0.000        ; 4.433      ; 3.140      ;
; -1.528 ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm               ; ARM_cpu:CPU|EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[16] ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; -0.500       ; 4.430      ; 2.652      ;
; -1.496 ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm               ; ARM_cpu:CPU|EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[25] ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; 0.000        ; 4.287      ; 3.041      ;
; -1.428 ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm               ; ARM_cpu:CPU|EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[30] ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; -0.500       ; 4.376      ; 2.698      ;
; -1.420 ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm               ; ARM_cpu:CPU|EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[9]  ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; -0.500       ; 4.434      ; 2.764      ;
; -1.416 ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm               ; ARM_cpu:CPU|EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[27] ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; 0.000        ; 4.269      ; 3.103      ;
; -1.416 ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm               ; ARM_cpu:CPU|EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[11] ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; 0.000        ; 4.268      ; 3.102      ;
; -1.394 ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm               ; ARM_cpu:CPU|EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[0]  ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; -0.500       ; 4.430      ; 2.786      ;
; -1.376 ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm               ; ARM_cpu:CPU|EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[12] ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; -0.500       ; 4.274      ; 2.648      ;
; -1.357 ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm               ; ARM_cpu:CPU|EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[5]  ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; 0.000        ; 4.418      ; 3.311      ;
; -1.344 ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm               ; ARM_cpu:CPU|EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[22] ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; -0.500       ; 4.262      ; 2.668      ;
; -1.339 ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm               ; ARM_cpu:CPU|EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[21] ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; 0.000        ; 4.259      ; 3.170      ;
; -1.333 ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm               ; ARM_cpu:CPU|EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[20] ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; -0.500       ; 4.391      ; 2.808      ;
; -1.322 ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm               ; ARM_cpu:CPU|EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[3]  ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; 0.000        ; 4.404      ; 3.332      ;
; -1.244 ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm               ; ARM_cpu:CPU|EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[8]  ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; 0.000        ; 4.405      ; 3.411      ;
; -1.227 ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm               ; ARM_cpu:CPU|EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[7]  ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; 0.000        ; 4.291      ; 3.314      ;
; -1.186 ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm               ; ARM_cpu:CPU|EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[1]  ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; 0.000        ; 4.294      ; 3.358      ;
; -1.183 ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm               ; ARM_cpu:CPU|EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[10] ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; 0.000        ; 4.297      ; 3.364      ;
; -1.155 ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm               ; ARM_cpu:CPU|EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[6]  ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; 0.000        ; 4.418      ; 3.513      ;
; -1.154 ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm               ; ARM_cpu:CPU|EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[23] ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; 0.000        ; 4.253      ; 3.349      ;
; -1.151 ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm               ; ARM_cpu:CPU|EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[31] ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; -0.500       ; 4.421      ; 3.020      ;
; -1.140 ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm               ; ARM_cpu:CPU|EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[19] ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; 0.000        ; 4.258      ; 3.368      ;
; -1.128 ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm               ; ARM_cpu:CPU|EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[24] ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; 0.000        ; 4.261      ; 3.383      ;
; -1.126 ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm               ; ARM_cpu:CPU|EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[26] ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; 0.000        ; 4.261      ; 3.385      ;
; -1.119 ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm               ; ARM_cpu:CPU|EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[14] ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; 0.000        ; 4.261      ; 3.392      ;
; -1.111 ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm               ; ARM_cpu:CPU|EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[2]  ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; -0.500       ; 4.410      ; 3.049      ;
; -1.053 ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm               ; ARM_cpu:CPU|EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[15] ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; -0.500       ; 4.287      ; 2.984      ;
; -1.043 ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm               ; ARM_cpu:CPU|EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[4]  ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; -0.500       ; 4.267      ; 2.974      ;
; -1.043 ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm               ; ARM_cpu:CPU|EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[13] ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; -0.500       ; 4.433      ; 3.140      ;
; -0.996 ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm               ; ARM_cpu:CPU|EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[25] ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; -0.500       ; 4.287      ; 3.041      ;
; -0.916 ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm               ; ARM_cpu:CPU|EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[27] ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; -0.500       ; 4.269      ; 3.103      ;
; -0.916 ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm               ; ARM_cpu:CPU|EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[11] ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; -0.500       ; 4.268      ; 3.102      ;
; -0.857 ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm               ; ARM_cpu:CPU|EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[5]  ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; -0.500       ; 4.418      ; 3.311      ;
; -0.839 ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm               ; ARM_cpu:CPU|EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[21] ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; -0.500       ; 4.259      ; 3.170      ;
; -0.822 ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm               ; ARM_cpu:CPU|EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[3]  ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; -0.500       ; 4.404      ; 3.332      ;
; -0.809 ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm               ; ARM_cpu:CPU|EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[28] ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; 0.000        ; 4.391      ; 3.832      ;
; -0.744 ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm               ; ARM_cpu:CPU|EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[8]  ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; -0.500       ; 4.405      ; 3.411      ;
; -0.740 ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm               ; ARM_cpu:CPU|EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[29] ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; 0.000        ; 4.291      ; 3.801      ;
; -0.727 ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm               ; ARM_cpu:CPU|EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[7]  ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; -0.500       ; 4.291      ; 3.314      ;
; -0.686 ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm               ; ARM_cpu:CPU|EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[1]  ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; -0.500       ; 4.294      ; 3.358      ;
; -0.683 ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm               ; ARM_cpu:CPU|EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[10] ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; -0.500       ; 4.297      ; 3.364      ;
; -0.655 ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm               ; ARM_cpu:CPU|EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[6]  ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; -0.500       ; 4.418      ; 3.513      ;
; -0.654 ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm               ; ARM_cpu:CPU|EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[23] ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; -0.500       ; 4.253      ; 3.349      ;
; -0.640 ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm               ; ARM_cpu:CPU|EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[19] ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; -0.500       ; 4.258      ; 3.368      ;
; -0.628 ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm               ; ARM_cpu:CPU|EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[24] ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; -0.500       ; 4.261      ; 3.383      ;
; -0.626 ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm               ; ARM_cpu:CPU|EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[26] ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; -0.500       ; 4.261      ; 3.385      ;
; -0.619 ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm               ; ARM_cpu:CPU|EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[14] ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; -0.500       ; 4.261      ; 3.392      ;
; -0.309 ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm               ; ARM_cpu:CPU|EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[28] ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; -0.500       ; 4.391      ; 3.832      ;
; -0.240 ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm               ; ARM_cpu:CPU|EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[29] ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; -0.500       ; 4.291      ; 3.801      ;
; 0.445  ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|mem_w_en          ; ARM_cpu:CPU|EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[19] ; ARM_cpu:CPU|clk                           ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; -0.500       ; 1.874      ; 1.819      ;
; 0.447  ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|mem_w_en          ; ARM_cpu:CPU|EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[7]  ; ARM_cpu:CPU|clk                           ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; -0.500       ; 1.907      ; 1.854      ;
; 0.529  ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|mem_r_en          ; ARM_cpu:CPU|EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[17] ; ARM_cpu:CPU|clk                           ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; -0.500       ; 2.016      ; 2.045      ;
; 0.530  ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|mem_r_en          ; ARM_cpu:CPU|EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[18] ; ARM_cpu:CPU|clk                           ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; -0.500       ; 2.016      ; 2.046      ;
; 0.586  ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|mem_w_en          ; ARM_cpu:CPU|EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[29] ; ARM_cpu:CPU|clk                           ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; -0.500       ; 1.907      ; 1.993      ;
; 0.610  ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|mem_r_en          ; ARM_cpu:CPU|EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[23] ; ARM_cpu:CPU|clk                           ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; -0.500       ; 1.869      ; 1.979      ;
; 0.620  ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|mem_w_en          ; ARM_cpu:CPU|EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[23] ; ARM_cpu:CPU|clk                           ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; -0.500       ; 1.869      ; 1.989      ;
; 0.637  ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|mem_w_en          ; ARM_cpu:CPU|EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[16] ; ARM_cpu:CPU|clk                           ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; -0.500       ; 2.046      ; 2.183      ;
; 0.656  ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|mem_w_en          ; ARM_cpu:CPU|EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[28] ; ARM_cpu:CPU|clk                           ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; -0.500       ; 2.007      ; 2.163      ;
; 0.663  ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|mem_w_en          ; ARM_cpu:CPU|EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[20] ; ARM_cpu:CPU|clk                           ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; -0.500       ; 2.007      ; 2.170      ;
; 0.685  ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|mem_w_en          ; ARM_cpu:CPU|EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[31] ; ARM_cpu:CPU|clk                           ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; -0.500       ; 2.037      ; 2.222      ;
; 0.745  ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|mem_w_en          ; ARM_cpu:CPU|EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[21] ; ARM_cpu:CPU|clk                           ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; -0.500       ; 1.875      ; 2.120      ;
; 0.847  ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|mem_r_en          ; ARM_cpu:CPU|EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[31] ; ARM_cpu:CPU|clk                           ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; -0.500       ; 2.037      ; 2.384      ;
; 0.855  ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|mem_r_en          ; ARM_cpu:CPU|EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[7]  ; ARM_cpu:CPU|clk                           ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; -0.500       ; 1.907      ; 2.262      ;
; 0.855  ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|mem_r_en          ; ARM_cpu:CPU|EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[29] ; ARM_cpu:CPU|clk                           ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; -0.500       ; 1.907      ; 2.262      ;
; 0.887  ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|mem_r_en          ; ARM_cpu:CPU|EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[28] ; ARM_cpu:CPU|clk                           ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; -0.500       ; 2.007      ; 2.394      ;
; 0.897  ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|mem_r_en          ; ARM_cpu:CPU|EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[20] ; ARM_cpu:CPU|clk                           ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; -0.500       ; 2.007      ; 2.404      ;
; 0.935  ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|mem_r_en          ; ARM_cpu:CPU|EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[16] ; ARM_cpu:CPU|clk                           ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; -0.500       ; 2.046      ; 2.481      ;
; 0.988  ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|mem_r_en          ; ARM_cpu:CPU|EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[22] ; ARM_cpu:CPU|clk                           ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; -0.500       ; 1.878      ; 2.366      ;
; 1.050  ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|mem_r_en          ; ARM_cpu:CPU|EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[19] ; ARM_cpu:CPU|clk                           ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; -0.500       ; 1.874      ; 2.424      ;
; 1.095  ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|mem_w_en          ; ARM_cpu:CPU|EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[30] ; ARM_cpu:CPU|clk                           ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; -0.500       ; 1.992      ; 2.587      ;
; 1.147  ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|mem_w_en          ; ARM_cpu:CPU|EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[22] ; ARM_cpu:CPU|clk                           ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; -0.500       ; 1.878      ; 2.525      ;
; 1.158  ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|mem_w_en          ; ARM_cpu:CPU|EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[17] ; ARM_cpu:CPU|clk                           ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; -0.500       ; 2.016      ; 2.674      ;
; 1.160  ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|mem_w_en          ; ARM_cpu:CPU|EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[18] ; ARM_cpu:CPU|clk                           ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; -0.500       ; 2.016      ; 2.676      ;
; 1.160  ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|shift_operand[9]  ; ARM_cpu:CPU|EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[30] ; ARM_cpu:CPU|clk                           ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; -0.500       ; 1.482      ; 2.142      ;
; 1.298  ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|shift_operand[9]  ; ARM_cpu:CPU|EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[20] ; ARM_cpu:CPU|clk                           ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; -0.500       ; 1.497      ; 2.295      ;
; 1.303  ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|shift_operand[9]  ; ARM_cpu:CPU|EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[28] ; ARM_cpu:CPU|clk                           ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; -0.500       ; 1.497      ; 2.300      ;
; 1.393  ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|mem_r_en          ; ARM_cpu:CPU|EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[30] ; ARM_cpu:CPU|clk                           ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; -0.500       ; 1.992      ; 2.885      ;
; 1.401  ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|shift_operand[7]  ; ARM_cpu:CPU|EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[9]  ; ARM_cpu:CPU|clk                           ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; -0.500       ; 1.542      ; 2.443      ;
; 1.409  ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|shift_operand[9]  ; ARM_cpu:CPU|EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[14] ; ARM_cpu:CPU|clk                           ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; -0.500       ; 1.367      ; 2.276      ;
; 1.411  ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|shift_operand[0]  ; ARM_cpu:CPU|EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[0]  ; ARM_cpu:CPU|clk                           ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; -0.500       ; 1.536      ; 2.447      ;
; 1.413  ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|mem_r_en          ; ARM_cpu:CPU|EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[21] ; ARM_cpu:CPU|clk                           ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; -0.500       ; 1.875      ; 2.788      ;
; 1.432  ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|shift_operand[8]  ; ARM_cpu:CPU|EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[8]  ; ARM_cpu:CPU|clk                           ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; -0.500       ; 1.492      ; 2.424      ;
; 1.472  ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|shift_operand[10] ; ARM_cpu:CPU|EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[10] ; ARM_cpu:CPU|clk                           ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; -0.500       ; 1.395      ; 2.367      ;
; 1.477  ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|shift_operand[9]  ; ARM_cpu:CPU|EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[12] ; ARM_cpu:CPU|clk                           ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; -0.500       ; 1.380      ; 2.357      ;
; 1.509  ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|shift_operand[10] ; ARM_cpu:CPU|EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[2]  ; ARM_cpu:CPU|clk                           ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; -0.500       ; 1.508      ; 2.517      ;
+--------+---------------------------------------------------------+------------------------------------------------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'ARM_cpu:CPU|clk'                                                                                                                                                                                            ;
+--------+--------------+----------------+------------------+-----------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock           ; Clock Edge ; Target                                                                                                                                            ;
+--------+--------------+----------------+------------------+-----------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; ARM_cpu:CPU|clk ; Rise       ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|altsyncram:LRU_rtl_0|altsyncram_74i1:auto_generated|ram_block1a0~porta_address_reg0       ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; ARM_cpu:CPU|clk ; Rise       ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|altsyncram:LRU_rtl_0|altsyncram_74i1:auto_generated|ram_block1a0~porta_address_reg0       ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; ARM_cpu:CPU|clk ; Rise       ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|altsyncram:LRU_rtl_0|altsyncram_74i1:auto_generated|ram_block1a0~porta_address_reg1       ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; ARM_cpu:CPU|clk ; Rise       ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|altsyncram:LRU_rtl_0|altsyncram_74i1:auto_generated|ram_block1a0~porta_address_reg1       ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; ARM_cpu:CPU|clk ; Rise       ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|altsyncram:LRU_rtl_0|altsyncram_74i1:auto_generated|ram_block1a0~porta_address_reg2       ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; ARM_cpu:CPU|clk ; Rise       ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|altsyncram:LRU_rtl_0|altsyncram_74i1:auto_generated|ram_block1a0~porta_address_reg2       ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; ARM_cpu:CPU|clk ; Rise       ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|altsyncram:LRU_rtl_0|altsyncram_74i1:auto_generated|ram_block1a0~porta_address_reg3       ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; ARM_cpu:CPU|clk ; Rise       ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|altsyncram:LRU_rtl_0|altsyncram_74i1:auto_generated|ram_block1a0~porta_address_reg3       ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; ARM_cpu:CPU|clk ; Rise       ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|altsyncram:LRU_rtl_0|altsyncram_74i1:auto_generated|ram_block1a0~porta_address_reg4       ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; ARM_cpu:CPU|clk ; Rise       ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|altsyncram:LRU_rtl_0|altsyncram_74i1:auto_generated|ram_block1a0~porta_address_reg4       ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; ARM_cpu:CPU|clk ; Rise       ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|altsyncram:LRU_rtl_0|altsyncram_74i1:auto_generated|ram_block1a0~porta_address_reg5       ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; ARM_cpu:CPU|clk ; Rise       ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|altsyncram:LRU_rtl_0|altsyncram_74i1:auto_generated|ram_block1a0~porta_address_reg5       ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; ARM_cpu:CPU|clk ; Rise       ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|altsyncram:LRU_rtl_0|altsyncram_74i1:auto_generated|ram_block1a0~porta_datain_reg0        ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; ARM_cpu:CPU|clk ; Rise       ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|altsyncram:LRU_rtl_0|altsyncram_74i1:auto_generated|ram_block1a0~porta_datain_reg0        ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; ARM_cpu:CPU|clk ; Rise       ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|altsyncram:LRU_rtl_0|altsyncram_74i1:auto_generated|ram_block1a0~porta_datain_reg1        ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; ARM_cpu:CPU|clk ; Rise       ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|altsyncram:LRU_rtl_0|altsyncram_74i1:auto_generated|ram_block1a0~porta_datain_reg1        ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; ARM_cpu:CPU|clk ; Rise       ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|altsyncram:LRU_rtl_0|altsyncram_74i1:auto_generated|ram_block1a0~porta_memory_reg0        ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; ARM_cpu:CPU|clk ; Rise       ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|altsyncram:LRU_rtl_0|altsyncram_74i1:auto_generated|ram_block1a0~porta_memory_reg0        ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; ARM_cpu:CPU|clk ; Rise       ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|altsyncram:LRU_rtl_0|altsyncram_74i1:auto_generated|ram_block1a0~porta_we_reg             ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; ARM_cpu:CPU|clk ; Rise       ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|altsyncram:LRU_rtl_0|altsyncram_74i1:auto_generated|ram_block1a0~porta_we_reg             ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; ARM_cpu:CPU|clk ; Rise       ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|altsyncram:LRU_rtl_0|altsyncram_74i1:auto_generated|ram_block1a0~portb_address_reg0       ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; ARM_cpu:CPU|clk ; Rise       ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|altsyncram:LRU_rtl_0|altsyncram_74i1:auto_generated|ram_block1a0~portb_address_reg0       ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; ARM_cpu:CPU|clk ; Rise       ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|altsyncram:LRU_rtl_0|altsyncram_74i1:auto_generated|ram_block1a0~portb_address_reg1       ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; ARM_cpu:CPU|clk ; Rise       ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|altsyncram:LRU_rtl_0|altsyncram_74i1:auto_generated|ram_block1a0~portb_address_reg1       ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; ARM_cpu:CPU|clk ; Rise       ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|altsyncram:LRU_rtl_0|altsyncram_74i1:auto_generated|ram_block1a0~portb_address_reg2       ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; ARM_cpu:CPU|clk ; Rise       ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|altsyncram:LRU_rtl_0|altsyncram_74i1:auto_generated|ram_block1a0~portb_address_reg2       ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; ARM_cpu:CPU|clk ; Rise       ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|altsyncram:LRU_rtl_0|altsyncram_74i1:auto_generated|ram_block1a0~portb_address_reg3       ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; ARM_cpu:CPU|clk ; Rise       ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|altsyncram:LRU_rtl_0|altsyncram_74i1:auto_generated|ram_block1a0~portb_address_reg3       ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; ARM_cpu:CPU|clk ; Rise       ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|altsyncram:LRU_rtl_0|altsyncram_74i1:auto_generated|ram_block1a0~portb_address_reg4       ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; ARM_cpu:CPU|clk ; Rise       ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|altsyncram:LRU_rtl_0|altsyncram_74i1:auto_generated|ram_block1a0~portb_address_reg4       ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; ARM_cpu:CPU|clk ; Rise       ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|altsyncram:LRU_rtl_0|altsyncram_74i1:auto_generated|ram_block1a0~portb_address_reg5       ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; ARM_cpu:CPU|clk ; Rise       ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|altsyncram:LRU_rtl_0|altsyncram_74i1:auto_generated|ram_block1a0~portb_address_reg5       ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; ARM_cpu:CPU|clk ; Rise       ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|altsyncram:LRU_rtl_1|altsyncram_74i1:auto_generated|ram_block1a0~porta_memory_reg0        ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; ARM_cpu:CPU|clk ; Rise       ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|altsyncram:LRU_rtl_1|altsyncram_74i1:auto_generated|ram_block1a0~porta_memory_reg0        ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; ARM_cpu:CPU|clk ; Rise       ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|altsyncram:way0_data_rtl_0|altsyncram_ftk1:auto_generated|ram_block1a0~porta_address_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; ARM_cpu:CPU|clk ; Rise       ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|altsyncram:way0_data_rtl_0|altsyncram_ftk1:auto_generated|ram_block1a0~porta_address_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; ARM_cpu:CPU|clk ; Rise       ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|altsyncram:way0_data_rtl_0|altsyncram_ftk1:auto_generated|ram_block1a0~porta_address_reg1 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; ARM_cpu:CPU|clk ; Rise       ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|altsyncram:way0_data_rtl_0|altsyncram_ftk1:auto_generated|ram_block1a0~porta_address_reg1 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; ARM_cpu:CPU|clk ; Rise       ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|altsyncram:way0_data_rtl_0|altsyncram_ftk1:auto_generated|ram_block1a0~porta_address_reg2 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; ARM_cpu:CPU|clk ; Rise       ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|altsyncram:way0_data_rtl_0|altsyncram_ftk1:auto_generated|ram_block1a0~porta_address_reg2 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; ARM_cpu:CPU|clk ; Rise       ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|altsyncram:way0_data_rtl_0|altsyncram_ftk1:auto_generated|ram_block1a0~porta_address_reg3 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; ARM_cpu:CPU|clk ; Rise       ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|altsyncram:way0_data_rtl_0|altsyncram_ftk1:auto_generated|ram_block1a0~porta_address_reg3 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; ARM_cpu:CPU|clk ; Rise       ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|altsyncram:way0_data_rtl_0|altsyncram_ftk1:auto_generated|ram_block1a0~porta_address_reg4 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; ARM_cpu:CPU|clk ; Rise       ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|altsyncram:way0_data_rtl_0|altsyncram_ftk1:auto_generated|ram_block1a0~porta_address_reg4 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; ARM_cpu:CPU|clk ; Rise       ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|altsyncram:way0_data_rtl_0|altsyncram_ftk1:auto_generated|ram_block1a0~porta_address_reg5 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; ARM_cpu:CPU|clk ; Rise       ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|altsyncram:way0_data_rtl_0|altsyncram_ftk1:auto_generated|ram_block1a0~porta_address_reg5 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; ARM_cpu:CPU|clk ; Rise       ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|altsyncram:way0_data_rtl_0|altsyncram_ftk1:auto_generated|ram_block1a0~porta_bytena_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; ARM_cpu:CPU|clk ; Rise       ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|altsyncram:way0_data_rtl_0|altsyncram_ftk1:auto_generated|ram_block1a0~porta_bytena_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; ARM_cpu:CPU|clk ; Rise       ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|altsyncram:way0_data_rtl_0|altsyncram_ftk1:auto_generated|ram_block1a0~porta_bytena_reg1  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; ARM_cpu:CPU|clk ; Rise       ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|altsyncram:way0_data_rtl_0|altsyncram_ftk1:auto_generated|ram_block1a0~porta_bytena_reg1  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; ARM_cpu:CPU|clk ; Rise       ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|altsyncram:way0_data_rtl_0|altsyncram_ftk1:auto_generated|ram_block1a0~porta_bytena_reg2  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; ARM_cpu:CPU|clk ; Rise       ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|altsyncram:way0_data_rtl_0|altsyncram_ftk1:auto_generated|ram_block1a0~porta_bytena_reg2  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; ARM_cpu:CPU|clk ; Rise       ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|altsyncram:way0_data_rtl_0|altsyncram_ftk1:auto_generated|ram_block1a0~porta_bytena_reg3  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; ARM_cpu:CPU|clk ; Rise       ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|altsyncram:way0_data_rtl_0|altsyncram_ftk1:auto_generated|ram_block1a0~porta_bytena_reg3  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; ARM_cpu:CPU|clk ; Rise       ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|altsyncram:way0_data_rtl_0|altsyncram_ftk1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; ARM_cpu:CPU|clk ; Rise       ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|altsyncram:way0_data_rtl_0|altsyncram_ftk1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; ARM_cpu:CPU|clk ; Rise       ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|altsyncram:way0_data_rtl_0|altsyncram_ftk1:auto_generated|ram_block1a0~porta_datain_reg1  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; ARM_cpu:CPU|clk ; Rise       ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|altsyncram:way0_data_rtl_0|altsyncram_ftk1:auto_generated|ram_block1a0~porta_datain_reg1  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; ARM_cpu:CPU|clk ; Rise       ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|altsyncram:way0_data_rtl_0|altsyncram_ftk1:auto_generated|ram_block1a0~porta_datain_reg10 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; ARM_cpu:CPU|clk ; Rise       ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|altsyncram:way0_data_rtl_0|altsyncram_ftk1:auto_generated|ram_block1a0~porta_datain_reg10 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; ARM_cpu:CPU|clk ; Rise       ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|altsyncram:way0_data_rtl_0|altsyncram_ftk1:auto_generated|ram_block1a0~porta_datain_reg11 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; ARM_cpu:CPU|clk ; Rise       ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|altsyncram:way0_data_rtl_0|altsyncram_ftk1:auto_generated|ram_block1a0~porta_datain_reg11 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; ARM_cpu:CPU|clk ; Rise       ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|altsyncram:way0_data_rtl_0|altsyncram_ftk1:auto_generated|ram_block1a0~porta_datain_reg12 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; ARM_cpu:CPU|clk ; Rise       ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|altsyncram:way0_data_rtl_0|altsyncram_ftk1:auto_generated|ram_block1a0~porta_datain_reg12 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; ARM_cpu:CPU|clk ; Rise       ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|altsyncram:way0_data_rtl_0|altsyncram_ftk1:auto_generated|ram_block1a0~porta_datain_reg13 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; ARM_cpu:CPU|clk ; Rise       ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|altsyncram:way0_data_rtl_0|altsyncram_ftk1:auto_generated|ram_block1a0~porta_datain_reg13 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; ARM_cpu:CPU|clk ; Rise       ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|altsyncram:way0_data_rtl_0|altsyncram_ftk1:auto_generated|ram_block1a0~porta_datain_reg14 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; ARM_cpu:CPU|clk ; Rise       ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|altsyncram:way0_data_rtl_0|altsyncram_ftk1:auto_generated|ram_block1a0~porta_datain_reg14 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; ARM_cpu:CPU|clk ; Rise       ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|altsyncram:way0_data_rtl_0|altsyncram_ftk1:auto_generated|ram_block1a0~porta_datain_reg15 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; ARM_cpu:CPU|clk ; Rise       ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|altsyncram:way0_data_rtl_0|altsyncram_ftk1:auto_generated|ram_block1a0~porta_datain_reg15 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; ARM_cpu:CPU|clk ; Rise       ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|altsyncram:way0_data_rtl_0|altsyncram_ftk1:auto_generated|ram_block1a0~porta_datain_reg16 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; ARM_cpu:CPU|clk ; Rise       ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|altsyncram:way0_data_rtl_0|altsyncram_ftk1:auto_generated|ram_block1a0~porta_datain_reg16 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; ARM_cpu:CPU|clk ; Rise       ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|altsyncram:way0_data_rtl_0|altsyncram_ftk1:auto_generated|ram_block1a0~porta_datain_reg17 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; ARM_cpu:CPU|clk ; Rise       ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|altsyncram:way0_data_rtl_0|altsyncram_ftk1:auto_generated|ram_block1a0~porta_datain_reg17 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; ARM_cpu:CPU|clk ; Rise       ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|altsyncram:way0_data_rtl_0|altsyncram_ftk1:auto_generated|ram_block1a0~porta_datain_reg18 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; ARM_cpu:CPU|clk ; Rise       ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|altsyncram:way0_data_rtl_0|altsyncram_ftk1:auto_generated|ram_block1a0~porta_datain_reg18 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; ARM_cpu:CPU|clk ; Rise       ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|altsyncram:way0_data_rtl_0|altsyncram_ftk1:auto_generated|ram_block1a0~porta_datain_reg19 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; ARM_cpu:CPU|clk ; Rise       ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|altsyncram:way0_data_rtl_0|altsyncram_ftk1:auto_generated|ram_block1a0~porta_datain_reg19 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; ARM_cpu:CPU|clk ; Rise       ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|altsyncram:way0_data_rtl_0|altsyncram_ftk1:auto_generated|ram_block1a0~porta_datain_reg2  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; ARM_cpu:CPU|clk ; Rise       ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|altsyncram:way0_data_rtl_0|altsyncram_ftk1:auto_generated|ram_block1a0~porta_datain_reg2  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; ARM_cpu:CPU|clk ; Rise       ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|altsyncram:way0_data_rtl_0|altsyncram_ftk1:auto_generated|ram_block1a0~porta_datain_reg20 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; ARM_cpu:CPU|clk ; Rise       ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|altsyncram:way0_data_rtl_0|altsyncram_ftk1:auto_generated|ram_block1a0~porta_datain_reg20 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; ARM_cpu:CPU|clk ; Rise       ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|altsyncram:way0_data_rtl_0|altsyncram_ftk1:auto_generated|ram_block1a0~porta_datain_reg21 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; ARM_cpu:CPU|clk ; Rise       ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|altsyncram:way0_data_rtl_0|altsyncram_ftk1:auto_generated|ram_block1a0~porta_datain_reg21 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; ARM_cpu:CPU|clk ; Rise       ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|altsyncram:way0_data_rtl_0|altsyncram_ftk1:auto_generated|ram_block1a0~porta_datain_reg22 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; ARM_cpu:CPU|clk ; Rise       ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|altsyncram:way0_data_rtl_0|altsyncram_ftk1:auto_generated|ram_block1a0~porta_datain_reg22 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; ARM_cpu:CPU|clk ; Rise       ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|altsyncram:way0_data_rtl_0|altsyncram_ftk1:auto_generated|ram_block1a0~porta_datain_reg23 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; ARM_cpu:CPU|clk ; Rise       ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|altsyncram:way0_data_rtl_0|altsyncram_ftk1:auto_generated|ram_block1a0~porta_datain_reg23 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; ARM_cpu:CPU|clk ; Rise       ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|altsyncram:way0_data_rtl_0|altsyncram_ftk1:auto_generated|ram_block1a0~porta_datain_reg24 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; ARM_cpu:CPU|clk ; Rise       ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|altsyncram:way0_data_rtl_0|altsyncram_ftk1:auto_generated|ram_block1a0~porta_datain_reg24 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; ARM_cpu:CPU|clk ; Rise       ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|altsyncram:way0_data_rtl_0|altsyncram_ftk1:auto_generated|ram_block1a0~porta_datain_reg25 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; ARM_cpu:CPU|clk ; Rise       ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|altsyncram:way0_data_rtl_0|altsyncram_ftk1:auto_generated|ram_block1a0~porta_datain_reg25 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; ARM_cpu:CPU|clk ; Rise       ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|altsyncram:way0_data_rtl_0|altsyncram_ftk1:auto_generated|ram_block1a0~porta_datain_reg26 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; ARM_cpu:CPU|clk ; Rise       ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|altsyncram:way0_data_rtl_0|altsyncram_ftk1:auto_generated|ram_block1a0~porta_datain_reg26 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; ARM_cpu:CPU|clk ; Rise       ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|altsyncram:way0_data_rtl_0|altsyncram_ftk1:auto_generated|ram_block1a0~porta_datain_reg27 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; ARM_cpu:CPU|clk ; Rise       ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|altsyncram:way0_data_rtl_0|altsyncram_ftk1:auto_generated|ram_block1a0~porta_datain_reg27 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; ARM_cpu:CPU|clk ; Rise       ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|altsyncram:way0_data_rtl_0|altsyncram_ftk1:auto_generated|ram_block1a0~porta_datain_reg28 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; ARM_cpu:CPU|clk ; Rise       ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|altsyncram:way0_data_rtl_0|altsyncram_ftk1:auto_generated|ram_block1a0~porta_datain_reg28 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; ARM_cpu:CPU|clk ; Rise       ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|altsyncram:way0_data_rtl_0|altsyncram_ftk1:auto_generated|ram_block1a0~porta_datain_reg29 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; ARM_cpu:CPU|clk ; Rise       ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|altsyncram:way0_data_rtl_0|altsyncram_ftk1:auto_generated|ram_block1a0~porta_datain_reg29 ;
+--------+--------------+----------------+------------------+-----------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'CLOCK_50'                                                           ;
+--------+--------------+----------------+------------------+----------+------------+------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target           ;
+--------+--------------+----------------+------------------+----------+------------+------------------+
; -1.380 ; 1.000        ; 2.380          ; Port Rate        ; CLOCK_50 ; Rise       ; CLOCK_50         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; ARM_cpu:CPU|clk  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; ARM_cpu:CPU|clk  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50|combout ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50|combout ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CPU|clk|clk      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CPU|clk|clk      ;
+--------+--------------+----------------+------------------+----------+------------+------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0]'                                                                                                    ;
+-------+--------------+----------------+------------------+------------------------------------------------------------------------+------------+------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                                  ; Clock Edge ; Target                                                     ;
+-------+--------------+----------------+------------------+------------------------------------------------------------------------+------------+------------------------------------------------------------+
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ; Rise       ; ARM_cpu:CPU|SRAM_Controller:sram_controller|high_data0[0]  ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ; Rise       ; ARM_cpu:CPU|SRAM_Controller:sram_controller|high_data0[0]  ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ; Rise       ; ARM_cpu:CPU|SRAM_Controller:sram_controller|high_data0[10] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ; Rise       ; ARM_cpu:CPU|SRAM_Controller:sram_controller|high_data0[10] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ; Rise       ; ARM_cpu:CPU|SRAM_Controller:sram_controller|high_data0[11] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ; Rise       ; ARM_cpu:CPU|SRAM_Controller:sram_controller|high_data0[11] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ; Rise       ; ARM_cpu:CPU|SRAM_Controller:sram_controller|high_data0[12] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ; Rise       ; ARM_cpu:CPU|SRAM_Controller:sram_controller|high_data0[12] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ; Rise       ; ARM_cpu:CPU|SRAM_Controller:sram_controller|high_data0[13] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ; Rise       ; ARM_cpu:CPU|SRAM_Controller:sram_controller|high_data0[13] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ; Rise       ; ARM_cpu:CPU|SRAM_Controller:sram_controller|high_data0[14] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ; Rise       ; ARM_cpu:CPU|SRAM_Controller:sram_controller|high_data0[14] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ; Rise       ; ARM_cpu:CPU|SRAM_Controller:sram_controller|high_data0[15] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ; Rise       ; ARM_cpu:CPU|SRAM_Controller:sram_controller|high_data0[15] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ; Rise       ; ARM_cpu:CPU|SRAM_Controller:sram_controller|high_data0[1]  ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ; Rise       ; ARM_cpu:CPU|SRAM_Controller:sram_controller|high_data0[1]  ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ; Rise       ; ARM_cpu:CPU|SRAM_Controller:sram_controller|high_data0[2]  ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ; Rise       ; ARM_cpu:CPU|SRAM_Controller:sram_controller|high_data0[2]  ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ; Rise       ; ARM_cpu:CPU|SRAM_Controller:sram_controller|high_data0[3]  ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ; Rise       ; ARM_cpu:CPU|SRAM_Controller:sram_controller|high_data0[3]  ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ; Rise       ; ARM_cpu:CPU|SRAM_Controller:sram_controller|high_data0[4]  ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ; Rise       ; ARM_cpu:CPU|SRAM_Controller:sram_controller|high_data0[4]  ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ; Rise       ; ARM_cpu:CPU|SRAM_Controller:sram_controller|high_data0[5]  ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ; Rise       ; ARM_cpu:CPU|SRAM_Controller:sram_controller|high_data0[5]  ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ; Rise       ; ARM_cpu:CPU|SRAM_Controller:sram_controller|high_data0[6]  ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ; Rise       ; ARM_cpu:CPU|SRAM_Controller:sram_controller|high_data0[6]  ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ; Rise       ; ARM_cpu:CPU|SRAM_Controller:sram_controller|high_data0[7]  ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ; Rise       ; ARM_cpu:CPU|SRAM_Controller:sram_controller|high_data0[7]  ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ; Rise       ; ARM_cpu:CPU|SRAM_Controller:sram_controller|high_data0[8]  ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ; Rise       ; ARM_cpu:CPU|SRAM_Controller:sram_controller|high_data0[8]  ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ; Rise       ; ARM_cpu:CPU|SRAM_Controller:sram_controller|high_data0[9]  ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ; Rise       ; ARM_cpu:CPU|SRAM_Controller:sram_controller|high_data0[9]  ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ; Rise       ; ARM_cpu:CPU|SRAM_Controller:sram_controller|high_data1[0]  ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ; Rise       ; ARM_cpu:CPU|SRAM_Controller:sram_controller|high_data1[0]  ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ; Rise       ; ARM_cpu:CPU|SRAM_Controller:sram_controller|high_data1[10] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ; Rise       ; ARM_cpu:CPU|SRAM_Controller:sram_controller|high_data1[10] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ; Rise       ; ARM_cpu:CPU|SRAM_Controller:sram_controller|high_data1[11] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ; Rise       ; ARM_cpu:CPU|SRAM_Controller:sram_controller|high_data1[11] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ; Rise       ; ARM_cpu:CPU|SRAM_Controller:sram_controller|high_data1[12] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ; Rise       ; ARM_cpu:CPU|SRAM_Controller:sram_controller|high_data1[12] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ; Rise       ; ARM_cpu:CPU|SRAM_Controller:sram_controller|high_data1[13] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ; Rise       ; ARM_cpu:CPU|SRAM_Controller:sram_controller|high_data1[13] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ; Rise       ; ARM_cpu:CPU|SRAM_Controller:sram_controller|high_data1[14] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ; Rise       ; ARM_cpu:CPU|SRAM_Controller:sram_controller|high_data1[14] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ; Rise       ; ARM_cpu:CPU|SRAM_Controller:sram_controller|high_data1[15] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ; Rise       ; ARM_cpu:CPU|SRAM_Controller:sram_controller|high_data1[15] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ; Rise       ; ARM_cpu:CPU|SRAM_Controller:sram_controller|high_data1[1]  ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ; Rise       ; ARM_cpu:CPU|SRAM_Controller:sram_controller|high_data1[1]  ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ; Rise       ; ARM_cpu:CPU|SRAM_Controller:sram_controller|high_data1[2]  ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ; Rise       ; ARM_cpu:CPU|SRAM_Controller:sram_controller|high_data1[2]  ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ; Rise       ; ARM_cpu:CPU|SRAM_Controller:sram_controller|high_data1[3]  ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ; Rise       ; ARM_cpu:CPU|SRAM_Controller:sram_controller|high_data1[3]  ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ; Rise       ; ARM_cpu:CPU|SRAM_Controller:sram_controller|high_data1[4]  ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ; Rise       ; ARM_cpu:CPU|SRAM_Controller:sram_controller|high_data1[4]  ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ; Rise       ; ARM_cpu:CPU|SRAM_Controller:sram_controller|high_data1[5]  ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ; Rise       ; ARM_cpu:CPU|SRAM_Controller:sram_controller|high_data1[5]  ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ; Rise       ; ARM_cpu:CPU|SRAM_Controller:sram_controller|high_data1[6]  ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ; Rise       ; ARM_cpu:CPU|SRAM_Controller:sram_controller|high_data1[6]  ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ; Rise       ; ARM_cpu:CPU|SRAM_Controller:sram_controller|high_data1[7]  ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ; Rise       ; ARM_cpu:CPU|SRAM_Controller:sram_controller|high_data1[7]  ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ; Rise       ; ARM_cpu:CPU|SRAM_Controller:sram_controller|high_data1[8]  ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ; Rise       ; ARM_cpu:CPU|SRAM_Controller:sram_controller|high_data1[8]  ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ; Rise       ; ARM_cpu:CPU|SRAM_Controller:sram_controller|high_data1[9]  ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ; Rise       ; ARM_cpu:CPU|SRAM_Controller:sram_controller|high_data1[9]  ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ; Rise       ; ARM_cpu:CPU|SRAM_Controller:sram_controller|low_data0[0]   ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ; Rise       ; ARM_cpu:CPU|SRAM_Controller:sram_controller|low_data0[0]   ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ; Rise       ; ARM_cpu:CPU|SRAM_Controller:sram_controller|low_data0[10]  ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ; Rise       ; ARM_cpu:CPU|SRAM_Controller:sram_controller|low_data0[10]  ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ; Rise       ; ARM_cpu:CPU|SRAM_Controller:sram_controller|low_data0[11]  ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ; Rise       ; ARM_cpu:CPU|SRAM_Controller:sram_controller|low_data0[11]  ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ; Rise       ; ARM_cpu:CPU|SRAM_Controller:sram_controller|low_data0[12]  ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ; Rise       ; ARM_cpu:CPU|SRAM_Controller:sram_controller|low_data0[12]  ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ; Rise       ; ARM_cpu:CPU|SRAM_Controller:sram_controller|low_data0[13]  ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ; Rise       ; ARM_cpu:CPU|SRAM_Controller:sram_controller|low_data0[13]  ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ; Rise       ; ARM_cpu:CPU|SRAM_Controller:sram_controller|low_data0[14]  ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ; Rise       ; ARM_cpu:CPU|SRAM_Controller:sram_controller|low_data0[14]  ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ; Rise       ; ARM_cpu:CPU|SRAM_Controller:sram_controller|low_data0[15]  ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ; Rise       ; ARM_cpu:CPU|SRAM_Controller:sram_controller|low_data0[15]  ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ; Rise       ; ARM_cpu:CPU|SRAM_Controller:sram_controller|low_data0[1]   ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ; Rise       ; ARM_cpu:CPU|SRAM_Controller:sram_controller|low_data0[1]   ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ; Rise       ; ARM_cpu:CPU|SRAM_Controller:sram_controller|low_data0[2]   ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ; Rise       ; ARM_cpu:CPU|SRAM_Controller:sram_controller|low_data0[2]   ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ; Rise       ; ARM_cpu:CPU|SRAM_Controller:sram_controller|low_data0[3]   ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ; Rise       ; ARM_cpu:CPU|SRAM_Controller:sram_controller|low_data0[3]   ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ; Rise       ; ARM_cpu:CPU|SRAM_Controller:sram_controller|low_data0[4]   ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ; Rise       ; ARM_cpu:CPU|SRAM_Controller:sram_controller|low_data0[4]   ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ; Rise       ; ARM_cpu:CPU|SRAM_Controller:sram_controller|low_data0[5]   ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ; Rise       ; ARM_cpu:CPU|SRAM_Controller:sram_controller|low_data0[5]   ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ; Rise       ; ARM_cpu:CPU|SRAM_Controller:sram_controller|low_data0[6]   ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ; Rise       ; ARM_cpu:CPU|SRAM_Controller:sram_controller|low_data0[6]   ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ; Rise       ; ARM_cpu:CPU|SRAM_Controller:sram_controller|low_data0[7]   ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ; Rise       ; ARM_cpu:CPU|SRAM_Controller:sram_controller|low_data0[7]   ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ; Rise       ; ARM_cpu:CPU|SRAM_Controller:sram_controller|low_data0[8]   ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ; Rise       ; ARM_cpu:CPU|SRAM_Controller:sram_controller|low_data0[8]   ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ; Rise       ; ARM_cpu:CPU|SRAM_Controller:sram_controller|low_data0[9]   ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ; Rise       ; ARM_cpu:CPU|SRAM_Controller:sram_controller|low_data0[9]   ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ; Rise       ; ARM_cpu:CPU|SRAM_Controller:sram_controller|low_data1[0]   ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ; Rise       ; ARM_cpu:CPU|SRAM_Controller:sram_controller|low_data1[0]   ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ; Rise       ; ARM_cpu:CPU|SRAM_Controller:sram_controller|low_data1[10]  ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ; Rise       ; ARM_cpu:CPU|SRAM_Controller:sram_controller|low_data1[10]  ;
+-------+--------------+----------------+------------------+------------------------------------------------------------------------+------------+------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm'                                                                                                          ;
+-------+--------------+----------------+------------------+-------------------------------------------+------------+------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                     ; Clock Edge ; Target                                                           ;
+-------+--------------+----------------+------------------+-------------------------------------------+------------+------------------------------------------------------------------+
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; Fall       ; ARM_cpu:CPU|EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[0]  ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; Fall       ; ARM_cpu:CPU|EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[0]  ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; Fall       ; ARM_cpu:CPU|EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[10] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; Fall       ; ARM_cpu:CPU|EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[10] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; Fall       ; ARM_cpu:CPU|EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[11] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; Fall       ; ARM_cpu:CPU|EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[11] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; Fall       ; ARM_cpu:CPU|EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[12] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; Fall       ; ARM_cpu:CPU|EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[12] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; Fall       ; ARM_cpu:CPU|EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[13] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; Fall       ; ARM_cpu:CPU|EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[13] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; Fall       ; ARM_cpu:CPU|EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[14] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; Fall       ; ARM_cpu:CPU|EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[14] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; Fall       ; ARM_cpu:CPU|EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[15] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; Fall       ; ARM_cpu:CPU|EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[15] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; Fall       ; ARM_cpu:CPU|EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[16] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; Fall       ; ARM_cpu:CPU|EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[16] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; Fall       ; ARM_cpu:CPU|EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[17] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; Fall       ; ARM_cpu:CPU|EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[17] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; Fall       ; ARM_cpu:CPU|EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[18] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; Fall       ; ARM_cpu:CPU|EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[18] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; Fall       ; ARM_cpu:CPU|EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[19] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; Fall       ; ARM_cpu:CPU|EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[19] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; Fall       ; ARM_cpu:CPU|EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[1]  ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; Fall       ; ARM_cpu:CPU|EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[1]  ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; Fall       ; ARM_cpu:CPU|EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[20] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; Fall       ; ARM_cpu:CPU|EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[20] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; Fall       ; ARM_cpu:CPU|EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[21] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; Fall       ; ARM_cpu:CPU|EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[21] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; Fall       ; ARM_cpu:CPU|EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[22] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; Fall       ; ARM_cpu:CPU|EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[22] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; Fall       ; ARM_cpu:CPU|EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[23] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; Fall       ; ARM_cpu:CPU|EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[23] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; Fall       ; ARM_cpu:CPU|EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[24] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; Fall       ; ARM_cpu:CPU|EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[24] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; Fall       ; ARM_cpu:CPU|EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[25] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; Fall       ; ARM_cpu:CPU|EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[25] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; Fall       ; ARM_cpu:CPU|EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[26] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; Fall       ; ARM_cpu:CPU|EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[26] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; Fall       ; ARM_cpu:CPU|EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[27] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; Fall       ; ARM_cpu:CPU|EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[27] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; Fall       ; ARM_cpu:CPU|EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[28] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; Fall       ; ARM_cpu:CPU|EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[28] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; Fall       ; ARM_cpu:CPU|EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[29] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; Fall       ; ARM_cpu:CPU|EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[29] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; Fall       ; ARM_cpu:CPU|EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[2]  ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; Fall       ; ARM_cpu:CPU|EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[2]  ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; Fall       ; ARM_cpu:CPU|EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[30] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; Fall       ; ARM_cpu:CPU|EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[30] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; Fall       ; ARM_cpu:CPU|EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[31] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; Fall       ; ARM_cpu:CPU|EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[31] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; Fall       ; ARM_cpu:CPU|EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[3]  ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; Fall       ; ARM_cpu:CPU|EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[3]  ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; Fall       ; ARM_cpu:CPU|EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[4]  ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; Fall       ; ARM_cpu:CPU|EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[4]  ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; Fall       ; ARM_cpu:CPU|EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[5]  ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; Fall       ; ARM_cpu:CPU|EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[5]  ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; Fall       ; ARM_cpu:CPU|EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[6]  ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; Fall       ; ARM_cpu:CPU|EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[6]  ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; Fall       ; ARM_cpu:CPU|EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[7]  ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; Fall       ; ARM_cpu:CPU|EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[7]  ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; Fall       ; ARM_cpu:CPU|EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[8]  ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; Fall       ; ARM_cpu:CPU|EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[8]  ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; Fall       ; ARM_cpu:CPU|EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[9]  ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; Fall       ; ARM_cpu:CPU|EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[9]  ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; Rise       ; CPU|exe_stage|val2_gen|val2[0]|datac                             ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; Rise       ; CPU|exe_stage|val2_gen|val2[0]|datac                             ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; Rise       ; CPU|exe_stage|val2_gen|val2[10]|datad                            ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; Rise       ; CPU|exe_stage|val2_gen|val2[10]|datad                            ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; Rise       ; CPU|exe_stage|val2_gen|val2[11]|datad                            ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; Rise       ; CPU|exe_stage|val2_gen|val2[11]|datad                            ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; Rise       ; CPU|exe_stage|val2_gen|val2[12]|datad                            ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; Rise       ; CPU|exe_stage|val2_gen|val2[12]|datad                            ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; Rise       ; CPU|exe_stage|val2_gen|val2[13]|datac                            ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; Rise       ; CPU|exe_stage|val2_gen|val2[13]|datac                            ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; Rise       ; CPU|exe_stage|val2_gen|val2[14]|datad                            ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; Rise       ; CPU|exe_stage|val2_gen|val2[14]|datad                            ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; Rise       ; CPU|exe_stage|val2_gen|val2[15]|datad                            ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; Rise       ; CPU|exe_stage|val2_gen|val2[15]|datad                            ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; Rise       ; CPU|exe_stage|val2_gen|val2[16]|datac                            ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; Rise       ; CPU|exe_stage|val2_gen|val2[16]|datac                            ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; Rise       ; CPU|exe_stage|val2_gen|val2[17]|datac                            ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; Rise       ; CPU|exe_stage|val2_gen|val2[17]|datac                            ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; Rise       ; CPU|exe_stage|val2_gen|val2[18]|datac                            ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; Rise       ; CPU|exe_stage|val2_gen|val2[18]|datac                            ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; Rise       ; CPU|exe_stage|val2_gen|val2[19]|datad                            ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; Rise       ; CPU|exe_stage|val2_gen|val2[19]|datad                            ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; Rise       ; CPU|exe_stage|val2_gen|val2[1]|datad                             ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; Rise       ; CPU|exe_stage|val2_gen|val2[1]|datad                             ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; Rise       ; CPU|exe_stage|val2_gen|val2[20]|datac                            ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; Rise       ; CPU|exe_stage|val2_gen|val2[20]|datac                            ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; Rise       ; CPU|exe_stage|val2_gen|val2[21]|datad                            ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; Rise       ; CPU|exe_stage|val2_gen|val2[21]|datad                            ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; Rise       ; CPU|exe_stage|val2_gen|val2[22]|datad                            ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; Rise       ; CPU|exe_stage|val2_gen|val2[22]|datad                            ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; Rise       ; CPU|exe_stage|val2_gen|val2[23]|datad                            ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; Rise       ; CPU|exe_stage|val2_gen|val2[23]|datad                            ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; Rise       ; CPU|exe_stage|val2_gen|val2[24]|datad                            ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; Rise       ; CPU|exe_stage|val2_gen|val2[24]|datad                            ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; Rise       ; CPU|exe_stage|val2_gen|val2[25]|datad                            ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; Rise       ; CPU|exe_stage|val2_gen|val2[25]|datad                            ;
+-------+--------------+----------------+------------------+-------------------------------------------+------------+------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                                                                                   ;
+--------------+------------------------------------------------------------------------+--------+--------+------------+------------------------------------------------------------------------+
; Data Port    ; Clock Port                                                             ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                        ;
+--------------+------------------------------------------------------------------------+--------+--------+------------+------------------------------------------------------------------------+
; SRAM_DQ[*]   ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ; 0.261  ; 0.261  ; Rise       ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ;
;  SRAM_DQ[0]  ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ; -0.090 ; -0.090 ; Rise       ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ;
;  SRAM_DQ[1]  ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ; 0.089  ; 0.089  ; Rise       ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ;
;  SRAM_DQ[2]  ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ; 0.100  ; 0.100  ; Rise       ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ;
;  SRAM_DQ[3]  ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ; 0.177  ; 0.177  ; Rise       ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ;
;  SRAM_DQ[4]  ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ; -0.159 ; -0.159 ; Rise       ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ;
;  SRAM_DQ[5]  ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ; -0.040 ; -0.040 ; Rise       ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ;
;  SRAM_DQ[6]  ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ; 0.051  ; 0.051  ; Rise       ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ;
;  SRAM_DQ[7]  ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ; 0.213  ; 0.213  ; Rise       ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ;
;  SRAM_DQ[8]  ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ; 0.104  ; 0.104  ; Rise       ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ;
;  SRAM_DQ[9]  ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ; -0.293 ; -0.293 ; Rise       ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ;
;  SRAM_DQ[10] ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ; -0.332 ; -0.332 ; Rise       ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ;
;  SRAM_DQ[11] ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ; 0.261  ; 0.261  ; Rise       ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ;
;  SRAM_DQ[12] ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ; -0.493 ; -0.493 ; Rise       ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ;
;  SRAM_DQ[13] ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ; -0.542 ; -0.542 ; Rise       ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ;
;  SRAM_DQ[14] ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ; 0.024  ; 0.024  ; Rise       ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ;
;  SRAM_DQ[15] ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ; -0.411 ; -0.411 ; Rise       ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ;
; SW[*]        ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm                              ; 9.381  ; 9.381  ; Fall       ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm                              ;
;  SW[1]       ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm                              ; 9.381  ; 9.381  ; Fall       ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm                              ;
; SW[*]        ; ARM_cpu:CPU|clk                                                        ; 9.781  ; 9.781  ; Rise       ; ARM_cpu:CPU|clk                                                        ;
;  SW[0]       ; ARM_cpu:CPU|clk                                                        ; 4.788  ; 4.788  ; Rise       ; ARM_cpu:CPU|clk                                                        ;
;  SW[1]       ; ARM_cpu:CPU|clk                                                        ; 9.781  ; 9.781  ; Rise       ; ARM_cpu:CPU|clk                                                        ;
; SW[*]        ; ARM_cpu:CPU|clk                                                        ; 10.270 ; 10.270 ; Fall       ; ARM_cpu:CPU|clk                                                        ;
;  SW[0]       ; ARM_cpu:CPU|clk                                                        ; 2.283  ; 2.283  ; Fall       ; ARM_cpu:CPU|clk                                                        ;
;  SW[1]       ; ARM_cpu:CPU|clk                                                        ; 10.270 ; 10.270 ; Fall       ; ARM_cpu:CPU|clk                                                        ;
+--------------+------------------------------------------------------------------------+--------+--------+------------+------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                                                                                    ;
+--------------+------------------------------------------------------------------------+--------+--------+------------+------------------------------------------------------------------------+
; Data Port    ; Clock Port                                                             ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                        ;
+--------------+------------------------------------------------------------------------+--------+--------+------------+------------------------------------------------------------------------+
; SRAM_DQ[*]   ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ; 1.710  ; 1.710  ; Rise       ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ;
;  SRAM_DQ[0]  ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ; 1.280  ; 1.280  ; Rise       ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ;
;  SRAM_DQ[1]  ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ; 1.537  ; 1.537  ; Rise       ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ;
;  SRAM_DQ[2]  ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ; 1.283  ; 1.283  ; Rise       ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ;
;  SRAM_DQ[3]  ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ; 1.463  ; 1.463  ; Rise       ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ;
;  SRAM_DQ[4]  ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ; 1.547  ; 1.547  ; Rise       ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ;
;  SRAM_DQ[5]  ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ; 1.321  ; 1.321  ; Rise       ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ;
;  SRAM_DQ[6]  ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ; 1.148  ; 1.148  ; Rise       ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ;
;  SRAM_DQ[7]  ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ; 1.511  ; 1.511  ; Rise       ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ;
;  SRAM_DQ[8]  ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ; 1.322  ; 1.322  ; Rise       ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ;
;  SRAM_DQ[9]  ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ; 1.430  ; 1.430  ; Rise       ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ;
;  SRAM_DQ[10] ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ; 1.569  ; 1.569  ; Rise       ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ;
;  SRAM_DQ[11] ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ; 1.149  ; 1.149  ; Rise       ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ;
;  SRAM_DQ[12] ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ; 1.692  ; 1.692  ; Rise       ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ;
;  SRAM_DQ[13] ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ; 1.653  ; 1.653  ; Rise       ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ;
;  SRAM_DQ[14] ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ; 1.626  ; 1.626  ; Rise       ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ;
;  SRAM_DQ[15] ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ; 1.710  ; 1.710  ; Rise       ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ;
; SW[*]        ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm                              ; -3.476 ; -3.476 ; Fall       ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm                              ;
;  SW[1]       ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm                              ; -3.476 ; -3.476 ; Fall       ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm                              ;
; SW[*]        ; ARM_cpu:CPU|clk                                                        ; -0.705 ; -0.705 ; Rise       ; ARM_cpu:CPU|clk                                                        ;
;  SW[0]       ; ARM_cpu:CPU|clk                                                        ; -0.927 ; -0.927 ; Rise       ; ARM_cpu:CPU|clk                                                        ;
;  SW[1]       ; ARM_cpu:CPU|clk                                                        ; -0.705 ; -0.705 ; Rise       ; ARM_cpu:CPU|clk                                                        ;
; SW[*]        ; ARM_cpu:CPU|clk                                                        ; -1.009 ; -1.009 ; Fall       ; ARM_cpu:CPU|clk                                                        ;
;  SW[0]       ; ARM_cpu:CPU|clk                                                        ; -1.009 ; -1.009 ; Fall       ; ARM_cpu:CPU|clk                                                        ;
;  SW[1]       ; ARM_cpu:CPU|clk                                                        ; -4.333 ; -4.333 ; Fall       ; ARM_cpu:CPU|clk                                                        ;
+--------------+------------------------------------------------------------------------+--------+--------+------------+------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                                                                           ;
+----------------+------------------------------------------------------------------------+--------+--------+------------+------------------------------------------------------------------------+
; Data Port      ; Clock Port                                                             ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                        ;
+----------------+------------------------------------------------------------------------+--------+--------+------------+------------------------------------------------------------------------+
; SRAM_ADDR[*]   ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ; 15.489 ; 15.489 ; Rise       ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ;
;  SRAM_ADDR[0]  ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ; 12.611 ; 12.611 ; Rise       ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ;
;  SRAM_ADDR[1]  ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ; 15.102 ; 15.102 ; Rise       ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ;
;  SRAM_ADDR[2]  ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ; 14.822 ; 14.822 ; Rise       ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ;
;  SRAM_ADDR[3]  ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ; 14.730 ; 14.730 ; Rise       ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ;
;  SRAM_ADDR[4]  ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ; 15.391 ; 15.391 ; Rise       ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ;
;  SRAM_ADDR[5]  ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ; 15.016 ; 15.016 ; Rise       ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ;
;  SRAM_ADDR[6]  ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ; 15.489 ; 15.489 ; Rise       ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ;
;  SRAM_ADDR[7]  ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ; 14.893 ; 14.893 ; Rise       ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ;
;  SRAM_ADDR[8]  ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ; 15.146 ; 15.146 ; Rise       ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ;
;  SRAM_ADDR[9]  ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ; 14.524 ; 14.524 ; Rise       ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ;
;  SRAM_ADDR[10] ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ; 14.671 ; 14.671 ; Rise       ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ;
;  SRAM_ADDR[11] ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ; 14.259 ; 14.259 ; Rise       ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ;
;  SRAM_ADDR[12] ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ; 14.716 ; 14.716 ; Rise       ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ;
;  SRAM_ADDR[13] ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ; 14.844 ; 14.844 ; Rise       ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ;
;  SRAM_ADDR[14] ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ; 14.565 ; 14.565 ; Rise       ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ;
;  SRAM_ADDR[15] ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ; 14.798 ; 14.798 ; Rise       ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ;
;  SRAM_ADDR[16] ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ; 14.104 ; 14.104 ; Rise       ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ;
;  SRAM_ADDR[17] ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ; 13.151 ; 13.151 ; Rise       ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ;
; SRAM_WE_N      ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ; 12.009 ; 12.009 ; Rise       ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ;
; SRAM_ADDR[*]   ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ; 15.489 ; 15.489 ; Fall       ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ;
;  SRAM_ADDR[0]  ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ; 12.611 ; 12.611 ; Fall       ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ;
;  SRAM_ADDR[1]  ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ; 15.102 ; 15.102 ; Fall       ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ;
;  SRAM_ADDR[2]  ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ; 14.822 ; 14.822 ; Fall       ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ;
;  SRAM_ADDR[3]  ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ; 14.730 ; 14.730 ; Fall       ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ;
;  SRAM_ADDR[4]  ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ; 15.391 ; 15.391 ; Fall       ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ;
;  SRAM_ADDR[5]  ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ; 15.016 ; 15.016 ; Fall       ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ;
;  SRAM_ADDR[6]  ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ; 15.489 ; 15.489 ; Fall       ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ;
;  SRAM_ADDR[7]  ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ; 14.893 ; 14.893 ; Fall       ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ;
;  SRAM_ADDR[8]  ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ; 15.146 ; 15.146 ; Fall       ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ;
;  SRAM_ADDR[9]  ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ; 14.524 ; 14.524 ; Fall       ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ;
;  SRAM_ADDR[10] ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ; 14.671 ; 14.671 ; Fall       ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ;
;  SRAM_ADDR[11] ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ; 14.259 ; 14.259 ; Fall       ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ;
;  SRAM_ADDR[12] ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ; 14.716 ; 14.716 ; Fall       ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ;
;  SRAM_ADDR[13] ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ; 14.844 ; 14.844 ; Fall       ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ;
;  SRAM_ADDR[14] ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ; 14.565 ; 14.565 ; Fall       ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ;
;  SRAM_ADDR[15] ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ; 14.798 ; 14.798 ; Fall       ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ;
;  SRAM_ADDR[16] ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ; 14.104 ; 14.104 ; Fall       ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ;
;  SRAM_ADDR[17] ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ; 13.151 ; 13.151 ; Fall       ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ;
; SRAM_WE_N      ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ; 12.009 ; 12.009 ; Fall       ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ;
; SRAM_ADDR[*]   ; ARM_cpu:CPU|clk                                                        ; 24.173 ; 24.173 ; Rise       ; ARM_cpu:CPU|clk                                                        ;
;  SRAM_ADDR[0]  ; ARM_cpu:CPU|clk                                                        ; 21.295 ; 21.295 ; Rise       ; ARM_cpu:CPU|clk                                                        ;
;  SRAM_ADDR[1]  ; ARM_cpu:CPU|clk                                                        ; 23.786 ; 23.786 ; Rise       ; ARM_cpu:CPU|clk                                                        ;
;  SRAM_ADDR[2]  ; ARM_cpu:CPU|clk                                                        ; 23.506 ; 23.506 ; Rise       ; ARM_cpu:CPU|clk                                                        ;
;  SRAM_ADDR[3]  ; ARM_cpu:CPU|clk                                                        ; 23.414 ; 23.414 ; Rise       ; ARM_cpu:CPU|clk                                                        ;
;  SRAM_ADDR[4]  ; ARM_cpu:CPU|clk                                                        ; 24.075 ; 24.075 ; Rise       ; ARM_cpu:CPU|clk                                                        ;
;  SRAM_ADDR[5]  ; ARM_cpu:CPU|clk                                                        ; 23.700 ; 23.700 ; Rise       ; ARM_cpu:CPU|clk                                                        ;
;  SRAM_ADDR[6]  ; ARM_cpu:CPU|clk                                                        ; 24.173 ; 24.173 ; Rise       ; ARM_cpu:CPU|clk                                                        ;
;  SRAM_ADDR[7]  ; ARM_cpu:CPU|clk                                                        ; 23.577 ; 23.577 ; Rise       ; ARM_cpu:CPU|clk                                                        ;
;  SRAM_ADDR[8]  ; ARM_cpu:CPU|clk                                                        ; 23.830 ; 23.830 ; Rise       ; ARM_cpu:CPU|clk                                                        ;
;  SRAM_ADDR[9]  ; ARM_cpu:CPU|clk                                                        ; 23.208 ; 23.208 ; Rise       ; ARM_cpu:CPU|clk                                                        ;
;  SRAM_ADDR[10] ; ARM_cpu:CPU|clk                                                        ; 23.355 ; 23.355 ; Rise       ; ARM_cpu:CPU|clk                                                        ;
;  SRAM_ADDR[11] ; ARM_cpu:CPU|clk                                                        ; 22.943 ; 22.943 ; Rise       ; ARM_cpu:CPU|clk                                                        ;
;  SRAM_ADDR[12] ; ARM_cpu:CPU|clk                                                        ; 23.400 ; 23.400 ; Rise       ; ARM_cpu:CPU|clk                                                        ;
;  SRAM_ADDR[13] ; ARM_cpu:CPU|clk                                                        ; 23.528 ; 23.528 ; Rise       ; ARM_cpu:CPU|clk                                                        ;
;  SRAM_ADDR[14] ; ARM_cpu:CPU|clk                                                        ; 23.249 ; 23.249 ; Rise       ; ARM_cpu:CPU|clk                                                        ;
;  SRAM_ADDR[15] ; ARM_cpu:CPU|clk                                                        ; 23.482 ; 23.482 ; Rise       ; ARM_cpu:CPU|clk                                                        ;
;  SRAM_ADDR[16] ; ARM_cpu:CPU|clk                                                        ; 22.788 ; 22.788 ; Rise       ; ARM_cpu:CPU|clk                                                        ;
;  SRAM_ADDR[17] ; ARM_cpu:CPU|clk                                                        ; 21.835 ; 21.835 ; Rise       ; ARM_cpu:CPU|clk                                                        ;
; SRAM_DQ[*]     ; ARM_cpu:CPU|clk                                                        ; 11.325 ; 11.325 ; Rise       ; ARM_cpu:CPU|clk                                                        ;
;  SRAM_DQ[0]    ; ARM_cpu:CPU|clk                                                        ; 10.407 ; 10.407 ; Rise       ; ARM_cpu:CPU|clk                                                        ;
;  SRAM_DQ[1]    ; ARM_cpu:CPU|clk                                                        ; 10.264 ; 10.264 ; Rise       ; ARM_cpu:CPU|clk                                                        ;
;  SRAM_DQ[2]    ; ARM_cpu:CPU|clk                                                        ; 11.325 ; 11.325 ; Rise       ; ARM_cpu:CPU|clk                                                        ;
;  SRAM_DQ[3]    ; ARM_cpu:CPU|clk                                                        ; 10.747 ; 10.747 ; Rise       ; ARM_cpu:CPU|clk                                                        ;
;  SRAM_DQ[4]    ; ARM_cpu:CPU|clk                                                        ; 10.170 ; 10.170 ; Rise       ; ARM_cpu:CPU|clk                                                        ;
;  SRAM_DQ[5]    ; ARM_cpu:CPU|clk                                                        ; 10.910 ; 10.910 ; Rise       ; ARM_cpu:CPU|clk                                                        ;
;  SRAM_DQ[6]    ; ARM_cpu:CPU|clk                                                        ; 10.002 ; 10.002 ; Rise       ; ARM_cpu:CPU|clk                                                        ;
;  SRAM_DQ[7]    ; ARM_cpu:CPU|clk                                                        ; 9.462  ; 9.462  ; Rise       ; ARM_cpu:CPU|clk                                                        ;
;  SRAM_DQ[8]    ; ARM_cpu:CPU|clk                                                        ; 10.443 ; 10.443 ; Rise       ; ARM_cpu:CPU|clk                                                        ;
;  SRAM_DQ[9]    ; ARM_cpu:CPU|clk                                                        ; 10.510 ; 10.510 ; Rise       ; ARM_cpu:CPU|clk                                                        ;
;  SRAM_DQ[10]   ; ARM_cpu:CPU|clk                                                        ; 9.994  ; 9.994  ; Rise       ; ARM_cpu:CPU|clk                                                        ;
;  SRAM_DQ[11]   ; ARM_cpu:CPU|clk                                                        ; 10.454 ; 10.454 ; Rise       ; ARM_cpu:CPU|clk                                                        ;
;  SRAM_DQ[12]   ; ARM_cpu:CPU|clk                                                        ; 11.032 ; 11.032 ; Rise       ; ARM_cpu:CPU|clk                                                        ;
;  SRAM_DQ[13]   ; ARM_cpu:CPU|clk                                                        ; 9.621  ; 9.621  ; Rise       ; ARM_cpu:CPU|clk                                                        ;
;  SRAM_DQ[14]   ; ARM_cpu:CPU|clk                                                        ; 9.681  ; 9.681  ; Rise       ; ARM_cpu:CPU|clk                                                        ;
;  SRAM_DQ[15]   ; ARM_cpu:CPU|clk                                                        ; 10.171 ; 10.171 ; Rise       ; ARM_cpu:CPU|clk                                                        ;
; SRAM_WE_N      ; ARM_cpu:CPU|clk                                                        ; 20.693 ; 20.693 ; Rise       ; ARM_cpu:CPU|clk                                                        ;
+----------------+------------------------------------------------------------------------+--------+--------+------------+------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                                                                   ;
+----------------+------------------------------------------------------------------------+--------+--------+------------+------------------------------------------------------------------------+
; Data Port      ; Clock Port                                                             ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                        ;
+----------------+------------------------------------------------------------------------+--------+--------+------------+------------------------------------------------------------------------+
; SRAM_ADDR[*]   ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ; 10.494 ; 10.494 ; Rise       ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ;
;  SRAM_ADDR[0]  ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ; 12.611 ; 12.611 ; Rise       ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ;
;  SRAM_ADDR[1]  ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ; 11.211 ; 11.211 ; Rise       ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ;
;  SRAM_ADDR[2]  ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ; 11.002 ; 11.002 ; Rise       ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ;
;  SRAM_ADDR[3]  ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ; 10.896 ; 10.896 ; Rise       ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ;
;  SRAM_ADDR[4]  ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ; 11.113 ; 11.113 ; Rise       ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ;
;  SRAM_ADDR[5]  ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ; 11.167 ; 11.167 ; Rise       ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ;
;  SRAM_ADDR[6]  ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ; 11.213 ; 11.213 ; Rise       ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ;
;  SRAM_ADDR[7]  ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ; 11.020 ; 11.020 ; Rise       ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ;
;  SRAM_ADDR[8]  ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ; 11.556 ; 11.556 ; Rise       ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ;
;  SRAM_ADDR[9]  ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ; 10.787 ; 10.787 ; Rise       ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ;
;  SRAM_ADDR[10] ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ; 10.779 ; 10.779 ; Rise       ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ;
;  SRAM_ADDR[11] ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ; 10.494 ; 10.494 ; Rise       ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ;
;  SRAM_ADDR[12] ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ; 10.891 ; 10.891 ; Rise       ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ;
;  SRAM_ADDR[13] ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ; 10.822 ; 10.822 ; Rise       ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ;
;  SRAM_ADDR[14] ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ; 10.749 ; 10.749 ; Rise       ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ;
;  SRAM_ADDR[15] ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ; 10.761 ; 10.761 ; Rise       ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ;
;  SRAM_ADDR[16] ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ; 10.692 ; 10.692 ; Rise       ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ;
;  SRAM_ADDR[17] ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ; 11.782 ; 11.782 ; Rise       ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ;
; SRAM_WE_N      ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ; 12.009 ; 12.009 ; Rise       ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ;
; SRAM_ADDR[*]   ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ; 10.494 ; 10.494 ; Fall       ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ;
;  SRAM_ADDR[0]  ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ; 12.611 ; 12.611 ; Fall       ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ;
;  SRAM_ADDR[1]  ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ; 11.211 ; 11.211 ; Fall       ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ;
;  SRAM_ADDR[2]  ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ; 11.002 ; 11.002 ; Fall       ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ;
;  SRAM_ADDR[3]  ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ; 10.896 ; 10.896 ; Fall       ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ;
;  SRAM_ADDR[4]  ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ; 11.113 ; 11.113 ; Fall       ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ;
;  SRAM_ADDR[5]  ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ; 11.167 ; 11.167 ; Fall       ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ;
;  SRAM_ADDR[6]  ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ; 11.213 ; 11.213 ; Fall       ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ;
;  SRAM_ADDR[7]  ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ; 11.020 ; 11.020 ; Fall       ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ;
;  SRAM_ADDR[8]  ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ; 11.556 ; 11.556 ; Fall       ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ;
;  SRAM_ADDR[9]  ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ; 10.787 ; 10.787 ; Fall       ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ;
;  SRAM_ADDR[10] ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ; 10.779 ; 10.779 ; Fall       ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ;
;  SRAM_ADDR[11] ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ; 10.494 ; 10.494 ; Fall       ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ;
;  SRAM_ADDR[12] ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ; 10.891 ; 10.891 ; Fall       ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ;
;  SRAM_ADDR[13] ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ; 10.822 ; 10.822 ; Fall       ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ;
;  SRAM_ADDR[14] ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ; 10.749 ; 10.749 ; Fall       ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ;
;  SRAM_ADDR[15] ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ; 10.761 ; 10.761 ; Fall       ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ;
;  SRAM_ADDR[16] ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ; 10.692 ; 10.692 ; Fall       ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ;
;  SRAM_ADDR[17] ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ; 11.782 ; 11.782 ; Fall       ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ;
; SRAM_WE_N      ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ; 12.009 ; 12.009 ; Fall       ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ;
; SRAM_ADDR[*]   ; ARM_cpu:CPU|clk                                                        ; 7.881  ; 7.881  ; Rise       ; ARM_cpu:CPU|clk                                                        ;
;  SRAM_ADDR[0]  ; ARM_cpu:CPU|clk                                                        ; 8.767  ; 8.767  ; Rise       ; ARM_cpu:CPU|clk                                                        ;
;  SRAM_ADDR[1]  ; ARM_cpu:CPU|clk                                                        ; 9.721  ; 9.721  ; Rise       ; ARM_cpu:CPU|clk                                                        ;
;  SRAM_ADDR[2]  ; ARM_cpu:CPU|clk                                                        ; 9.387  ; 9.387  ; Rise       ; ARM_cpu:CPU|clk                                                        ;
;  SRAM_ADDR[3]  ; ARM_cpu:CPU|clk                                                        ; 8.949  ; 8.949  ; Rise       ; ARM_cpu:CPU|clk                                                        ;
;  SRAM_ADDR[4]  ; ARM_cpu:CPU|clk                                                        ; 8.501  ; 8.501  ; Rise       ; ARM_cpu:CPU|clk                                                        ;
;  SRAM_ADDR[5]  ; ARM_cpu:CPU|clk                                                        ; 8.553  ; 8.553  ; Rise       ; ARM_cpu:CPU|clk                                                        ;
;  SRAM_ADDR[6]  ; ARM_cpu:CPU|clk                                                        ; 9.267  ; 9.267  ; Rise       ; ARM_cpu:CPU|clk                                                        ;
;  SRAM_ADDR[7]  ; ARM_cpu:CPU|clk                                                        ; 9.527  ; 9.527  ; Rise       ; ARM_cpu:CPU|clk                                                        ;
;  SRAM_ADDR[8]  ; ARM_cpu:CPU|clk                                                        ; 10.058 ; 10.058 ; Rise       ; ARM_cpu:CPU|clk                                                        ;
;  SRAM_ADDR[9]  ; ARM_cpu:CPU|clk                                                        ; 8.178  ; 8.178  ; Rise       ; ARM_cpu:CPU|clk                                                        ;
;  SRAM_ADDR[10] ; ARM_cpu:CPU|clk                                                        ; 9.292  ; 9.292  ; Rise       ; ARM_cpu:CPU|clk                                                        ;
;  SRAM_ADDR[11] ; ARM_cpu:CPU|clk                                                        ; 7.881  ; 7.881  ; Rise       ; ARM_cpu:CPU|clk                                                        ;
;  SRAM_ADDR[12] ; ARM_cpu:CPU|clk                                                        ; 8.284  ; 8.284  ; Rise       ; ARM_cpu:CPU|clk                                                        ;
;  SRAM_ADDR[13] ; ARM_cpu:CPU|clk                                                        ; 8.210  ; 8.210  ; Rise       ; ARM_cpu:CPU|clk                                                        ;
;  SRAM_ADDR[14] ; ARM_cpu:CPU|clk                                                        ; 8.136  ; 8.136  ; Rise       ; ARM_cpu:CPU|clk                                                        ;
;  SRAM_ADDR[15] ; ARM_cpu:CPU|clk                                                        ; 8.154  ; 8.154  ; Rise       ; ARM_cpu:CPU|clk                                                        ;
;  SRAM_ADDR[16] ; ARM_cpu:CPU|clk                                                        ; 8.080  ; 8.080  ; Rise       ; ARM_cpu:CPU|clk                                                        ;
;  SRAM_ADDR[17] ; ARM_cpu:CPU|clk                                                        ; 9.288  ; 9.288  ; Rise       ; ARM_cpu:CPU|clk                                                        ;
; SRAM_DQ[*]     ; ARM_cpu:CPU|clk                                                        ; 7.919  ; 7.919  ; Rise       ; ARM_cpu:CPU|clk                                                        ;
;  SRAM_DQ[0]    ; ARM_cpu:CPU|clk                                                        ; 9.604  ; 9.604  ; Rise       ; ARM_cpu:CPU|clk                                                        ;
;  SRAM_DQ[1]    ; ARM_cpu:CPU|clk                                                        ; 9.743  ; 9.743  ; Rise       ; ARM_cpu:CPU|clk                                                        ;
;  SRAM_DQ[2]    ; ARM_cpu:CPU|clk                                                        ; 10.231 ; 10.231 ; Rise       ; ARM_cpu:CPU|clk                                                        ;
;  SRAM_DQ[3]    ; ARM_cpu:CPU|clk                                                        ; 9.511  ; 9.511  ; Rise       ; ARM_cpu:CPU|clk                                                        ;
;  SRAM_DQ[4]    ; ARM_cpu:CPU|clk                                                        ; 8.948  ; 8.948  ; Rise       ; ARM_cpu:CPU|clk                                                        ;
;  SRAM_DQ[5]    ; ARM_cpu:CPU|clk                                                        ; 9.691  ; 9.691  ; Rise       ; ARM_cpu:CPU|clk                                                        ;
;  SRAM_DQ[6]    ; ARM_cpu:CPU|clk                                                        ; 9.500  ; 9.500  ; Rise       ; ARM_cpu:CPU|clk                                                        ;
;  SRAM_DQ[7]    ; ARM_cpu:CPU|clk                                                        ; 8.962  ; 8.962  ; Rise       ; ARM_cpu:CPU|clk                                                        ;
;  SRAM_DQ[8]    ; ARM_cpu:CPU|clk                                                        ; 9.412  ; 9.412  ; Rise       ; ARM_cpu:CPU|clk                                                        ;
;  SRAM_DQ[9]    ; ARM_cpu:CPU|clk                                                        ; 8.884  ; 8.884  ; Rise       ; ARM_cpu:CPU|clk                                                        ;
;  SRAM_DQ[10]   ; ARM_cpu:CPU|clk                                                        ; 8.461  ; 8.461  ; Rise       ; ARM_cpu:CPU|clk                                                        ;
;  SRAM_DQ[11]   ; ARM_cpu:CPU|clk                                                        ; 9.243  ; 9.243  ; Rise       ; ARM_cpu:CPU|clk                                                        ;
;  SRAM_DQ[12]   ; ARM_cpu:CPU|clk                                                        ; 9.032  ; 9.032  ; Rise       ; ARM_cpu:CPU|clk                                                        ;
;  SRAM_DQ[13]   ; ARM_cpu:CPU|clk                                                        ; 7.919  ; 7.919  ; Rise       ; ARM_cpu:CPU|clk                                                        ;
;  SRAM_DQ[14]   ; ARM_cpu:CPU|clk                                                        ; 8.847  ; 8.847  ; Rise       ; ARM_cpu:CPU|clk                                                        ;
;  SRAM_DQ[15]   ; ARM_cpu:CPU|clk                                                        ; 9.112  ; 9.112  ; Rise       ; ARM_cpu:CPU|clk                                                        ;
; SRAM_WE_N      ; ARM_cpu:CPU|clk                                                        ; 6.924  ; 6.924  ; Rise       ; ARM_cpu:CPU|clk                                                        ;
+----------------+------------------------------------------------------------------------+--------+--------+------------+------------------------------------------------------------------------+


+----------------------------------------------------+
; Propagation Delay                                  ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; SW[0]      ; LEDG[0]     ; 5.209 ;    ;    ; 5.209 ;
; SW[1]      ; LEDG[1]     ; 5.472 ;    ;    ; 5.472 ;
+------------+-------------+-------+----+----+-------+


+----------------------------------------------------+
; Minimum Propagation Delay                          ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; SW[0]      ; LEDG[0]     ; 5.209 ;    ;    ; 5.209 ;
; SW[1]      ; LEDG[1]     ; 5.472 ;    ;    ; 5.472 ;
+------------+-------------+-------+----+----+-------+


+-------------------------------------------------------------------------------+
; Output Enable Times                                                           ;
+--------------+-----------------+--------+------+------------+-----------------+
; Data Port    ; Clock Port      ; Rise   ; Fall ; Clock Edge ; Clock Reference ;
+--------------+-----------------+--------+------+------------+-----------------+
; SRAM_DQ[*]   ; ARM_cpu:CPU|clk ; 9.468  ;      ; Rise       ; ARM_cpu:CPU|clk ;
;  SRAM_DQ[0]  ; ARM_cpu:CPU|clk ; 10.220 ;      ; Rise       ; ARM_cpu:CPU|clk ;
;  SRAM_DQ[1]  ; ARM_cpu:CPU|clk ; 10.230 ;      ; Rise       ; ARM_cpu:CPU|clk ;
;  SRAM_DQ[2]  ; ARM_cpu:CPU|clk ; 10.204 ;      ; Rise       ; ARM_cpu:CPU|clk ;
;  SRAM_DQ[3]  ; ARM_cpu:CPU|clk ; 10.184 ;      ; Rise       ; ARM_cpu:CPU|clk ;
;  SRAM_DQ[4]  ; ARM_cpu:CPU|clk ; 10.171 ;      ; Rise       ; ARM_cpu:CPU|clk ;
;  SRAM_DQ[5]  ; ARM_cpu:CPU|clk ; 10.171 ;      ; Rise       ; ARM_cpu:CPU|clk ;
;  SRAM_DQ[6]  ; ARM_cpu:CPU|clk ; 10.171 ;      ; Rise       ; ARM_cpu:CPU|clk ;
;  SRAM_DQ[7]  ; ARM_cpu:CPU|clk ; 10.378 ;      ; Rise       ; ARM_cpu:CPU|clk ;
;  SRAM_DQ[8]  ; ARM_cpu:CPU|clk ; 10.428 ;      ; Rise       ; ARM_cpu:CPU|clk ;
;  SRAM_DQ[9]  ; ARM_cpu:CPU|clk ; 10.428 ;      ; Rise       ; ARM_cpu:CPU|clk ;
;  SRAM_DQ[10] ; ARM_cpu:CPU|clk ; 9.933  ;      ; Rise       ; ARM_cpu:CPU|clk ;
;  SRAM_DQ[11] ; ARM_cpu:CPU|clk ; 9.933  ;      ; Rise       ; ARM_cpu:CPU|clk ;
;  SRAM_DQ[12] ; ARM_cpu:CPU|clk ; 9.928  ;      ; Rise       ; ARM_cpu:CPU|clk ;
;  SRAM_DQ[13] ; ARM_cpu:CPU|clk ; 9.928  ;      ; Rise       ; ARM_cpu:CPU|clk ;
;  SRAM_DQ[14] ; ARM_cpu:CPU|clk ; 9.918  ;      ; Rise       ; ARM_cpu:CPU|clk ;
;  SRAM_DQ[15] ; ARM_cpu:CPU|clk ; 9.468  ;      ; Rise       ; ARM_cpu:CPU|clk ;
+--------------+-----------------+--------+------+------------+-----------------+


+------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                  ;
+--------------+-----------------+-------+------+------------+-----------------+
; Data Port    ; Clock Port      ; Rise  ; Fall ; Clock Edge ; Clock Reference ;
+--------------+-----------------+-------+------+------------+-----------------+
; SRAM_DQ[*]   ; ARM_cpu:CPU|clk ; 6.646 ;      ; Rise       ; ARM_cpu:CPU|clk ;
;  SRAM_DQ[0]  ; ARM_cpu:CPU|clk ; 7.398 ;      ; Rise       ; ARM_cpu:CPU|clk ;
;  SRAM_DQ[1]  ; ARM_cpu:CPU|clk ; 7.408 ;      ; Rise       ; ARM_cpu:CPU|clk ;
;  SRAM_DQ[2]  ; ARM_cpu:CPU|clk ; 7.382 ;      ; Rise       ; ARM_cpu:CPU|clk ;
;  SRAM_DQ[3]  ; ARM_cpu:CPU|clk ; 7.362 ;      ; Rise       ; ARM_cpu:CPU|clk ;
;  SRAM_DQ[4]  ; ARM_cpu:CPU|clk ; 7.349 ;      ; Rise       ; ARM_cpu:CPU|clk ;
;  SRAM_DQ[5]  ; ARM_cpu:CPU|clk ; 7.349 ;      ; Rise       ; ARM_cpu:CPU|clk ;
;  SRAM_DQ[6]  ; ARM_cpu:CPU|clk ; 7.349 ;      ; Rise       ; ARM_cpu:CPU|clk ;
;  SRAM_DQ[7]  ; ARM_cpu:CPU|clk ; 7.556 ;      ; Rise       ; ARM_cpu:CPU|clk ;
;  SRAM_DQ[8]  ; ARM_cpu:CPU|clk ; 7.606 ;      ; Rise       ; ARM_cpu:CPU|clk ;
;  SRAM_DQ[9]  ; ARM_cpu:CPU|clk ; 7.606 ;      ; Rise       ; ARM_cpu:CPU|clk ;
;  SRAM_DQ[10] ; ARM_cpu:CPU|clk ; 7.111 ;      ; Rise       ; ARM_cpu:CPU|clk ;
;  SRAM_DQ[11] ; ARM_cpu:CPU|clk ; 7.111 ;      ; Rise       ; ARM_cpu:CPU|clk ;
;  SRAM_DQ[12] ; ARM_cpu:CPU|clk ; 7.106 ;      ; Rise       ; ARM_cpu:CPU|clk ;
;  SRAM_DQ[13] ; ARM_cpu:CPU|clk ; 7.106 ;      ; Rise       ; ARM_cpu:CPU|clk ;
;  SRAM_DQ[14] ; ARM_cpu:CPU|clk ; 7.096 ;      ; Rise       ; ARM_cpu:CPU|clk ;
;  SRAM_DQ[15] ; ARM_cpu:CPU|clk ; 6.646 ;      ; Rise       ; ARM_cpu:CPU|clk ;
+--------------+-----------------+-------+------+------------+-----------------+


+---------------------------------------------------------------------------------------+
; Output Disable Times                                                                  ;
+--------------+-----------------+-----------+-----------+------------+-----------------+
; Data Port    ; Clock Port      ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference ;
+--------------+-----------------+-----------+-----------+------------+-----------------+
; SRAM_DQ[*]   ; ARM_cpu:CPU|clk ; 9.468     ;           ; Rise       ; ARM_cpu:CPU|clk ;
;  SRAM_DQ[0]  ; ARM_cpu:CPU|clk ; 10.220    ;           ; Rise       ; ARM_cpu:CPU|clk ;
;  SRAM_DQ[1]  ; ARM_cpu:CPU|clk ; 10.230    ;           ; Rise       ; ARM_cpu:CPU|clk ;
;  SRAM_DQ[2]  ; ARM_cpu:CPU|clk ; 10.204    ;           ; Rise       ; ARM_cpu:CPU|clk ;
;  SRAM_DQ[3]  ; ARM_cpu:CPU|clk ; 10.184    ;           ; Rise       ; ARM_cpu:CPU|clk ;
;  SRAM_DQ[4]  ; ARM_cpu:CPU|clk ; 10.171    ;           ; Rise       ; ARM_cpu:CPU|clk ;
;  SRAM_DQ[5]  ; ARM_cpu:CPU|clk ; 10.171    ;           ; Rise       ; ARM_cpu:CPU|clk ;
;  SRAM_DQ[6]  ; ARM_cpu:CPU|clk ; 10.171    ;           ; Rise       ; ARM_cpu:CPU|clk ;
;  SRAM_DQ[7]  ; ARM_cpu:CPU|clk ; 10.378    ;           ; Rise       ; ARM_cpu:CPU|clk ;
;  SRAM_DQ[8]  ; ARM_cpu:CPU|clk ; 10.428    ;           ; Rise       ; ARM_cpu:CPU|clk ;
;  SRAM_DQ[9]  ; ARM_cpu:CPU|clk ; 10.428    ;           ; Rise       ; ARM_cpu:CPU|clk ;
;  SRAM_DQ[10] ; ARM_cpu:CPU|clk ; 9.933     ;           ; Rise       ; ARM_cpu:CPU|clk ;
;  SRAM_DQ[11] ; ARM_cpu:CPU|clk ; 9.933     ;           ; Rise       ; ARM_cpu:CPU|clk ;
;  SRAM_DQ[12] ; ARM_cpu:CPU|clk ; 9.928     ;           ; Rise       ; ARM_cpu:CPU|clk ;
;  SRAM_DQ[13] ; ARM_cpu:CPU|clk ; 9.928     ;           ; Rise       ; ARM_cpu:CPU|clk ;
;  SRAM_DQ[14] ; ARM_cpu:CPU|clk ; 9.918     ;           ; Rise       ; ARM_cpu:CPU|clk ;
;  SRAM_DQ[15] ; ARM_cpu:CPU|clk ; 9.468     ;           ; Rise       ; ARM_cpu:CPU|clk ;
+--------------+-----------------+-----------+-----------+------------+-----------------+


+---------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                          ;
+--------------+-----------------+-----------+-----------+------------+-----------------+
; Data Port    ; Clock Port      ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference ;
+--------------+-----------------+-----------+-----------+------------+-----------------+
; SRAM_DQ[*]   ; ARM_cpu:CPU|clk ; 6.646     ;           ; Rise       ; ARM_cpu:CPU|clk ;
;  SRAM_DQ[0]  ; ARM_cpu:CPU|clk ; 7.398     ;           ; Rise       ; ARM_cpu:CPU|clk ;
;  SRAM_DQ[1]  ; ARM_cpu:CPU|clk ; 7.408     ;           ; Rise       ; ARM_cpu:CPU|clk ;
;  SRAM_DQ[2]  ; ARM_cpu:CPU|clk ; 7.382     ;           ; Rise       ; ARM_cpu:CPU|clk ;
;  SRAM_DQ[3]  ; ARM_cpu:CPU|clk ; 7.362     ;           ; Rise       ; ARM_cpu:CPU|clk ;
;  SRAM_DQ[4]  ; ARM_cpu:CPU|clk ; 7.349     ;           ; Rise       ; ARM_cpu:CPU|clk ;
;  SRAM_DQ[5]  ; ARM_cpu:CPU|clk ; 7.349     ;           ; Rise       ; ARM_cpu:CPU|clk ;
;  SRAM_DQ[6]  ; ARM_cpu:CPU|clk ; 7.349     ;           ; Rise       ; ARM_cpu:CPU|clk ;
;  SRAM_DQ[7]  ; ARM_cpu:CPU|clk ; 7.556     ;           ; Rise       ; ARM_cpu:CPU|clk ;
;  SRAM_DQ[8]  ; ARM_cpu:CPU|clk ; 7.606     ;           ; Rise       ; ARM_cpu:CPU|clk ;
;  SRAM_DQ[9]  ; ARM_cpu:CPU|clk ; 7.606     ;           ; Rise       ; ARM_cpu:CPU|clk ;
;  SRAM_DQ[10] ; ARM_cpu:CPU|clk ; 7.111     ;           ; Rise       ; ARM_cpu:CPU|clk ;
;  SRAM_DQ[11] ; ARM_cpu:CPU|clk ; 7.111     ;           ; Rise       ; ARM_cpu:CPU|clk ;
;  SRAM_DQ[12] ; ARM_cpu:CPU|clk ; 7.106     ;           ; Rise       ; ARM_cpu:CPU|clk ;
;  SRAM_DQ[13] ; ARM_cpu:CPU|clk ; 7.106     ;           ; Rise       ; ARM_cpu:CPU|clk ;
;  SRAM_DQ[14] ; ARM_cpu:CPU|clk ; 7.096     ;           ; Rise       ; ARM_cpu:CPU|clk ;
;  SRAM_DQ[15] ; ARM_cpu:CPU|clk ; 6.646     ;           ; Rise       ; ARM_cpu:CPU|clk ;
+--------------+-----------------+-----------+-----------+------------+-----------------+


+--------------------------------------------------------------------+
; Fast Model Setup Summary                                           ;
+-------------------------------------------+--------+---------------+
; Clock                                     ; Slack  ; End Point TNS ;
+-------------------------------------------+--------+---------------+
; ARM_cpu:CPU|clk                           ; -5.980 ; -11921.073    ;
; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; -4.231 ; -118.366      ;
; CLOCK_50                                  ; 1.679  ; 0.000         ;
+-------------------------------------------+--------+---------------+


+--------------------------------------------------------------------+
; Fast Model Hold Summary                                            ;
+-------------------------------------------+--------+---------------+
; Clock                                     ; Slack  ; End Point TNS ;
+-------------------------------------------+--------+---------------+
; ARM_cpu:CPU|clk                           ; -1.670 ; -8.178        ;
; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; -1.365 ; -32.762       ;
; CLOCK_50                                  ; -1.299 ; -1.299        ;
+-------------------------------------------+--------+---------------+


-------------------------------
; Fast Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Fast Model Removal Summary ;
------------------------------
No paths to report.


+-------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width Summary                                                          ;
+------------------------------------------------------------------------+--------+---------------+
; Clock                                                                  ; Slack  ; End Point TNS ;
+------------------------------------------------------------------------+--------+---------------+
; ARM_cpu:CPU|clk                                                        ; -1.627 ; -3559.614     ;
; CLOCK_50                                                               ; -1.380 ; -2.380        ;
; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ; 0.500  ; 0.000         ;
; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm                              ; 0.500  ; 0.000         ;
+------------------------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'ARM_cpu:CPU|clk'                                                                                                                                                            ;
+--------+------------------------------------------------+---------------------------------------------------------+-----------------+-----------------+--------------+------------+------------+
; Slack  ; From Node                                      ; To Node                                                 ; Launch Clock    ; Latch Clock     ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------+---------------------------------------------------------+-----------------+-----------------+--------------+------------+------------+
; -5.980 ; ARM_cpu:CPU|Status_Reg:st_reg|d_out[1]         ; ARM_cpu:CPU|IF_Stage_Reg:if_stage_reg|PC[3]             ; ARM_cpu:CPU|clk ; ARM_cpu:CPU|clk ; 0.500        ; -0.051     ; 6.461      ;
; -5.980 ; ARM_cpu:CPU|Status_Reg:st_reg|d_out[1]         ; ARM_cpu:CPU|IF_Stage_Reg:if_stage_reg|PC[16]            ; ARM_cpu:CPU|clk ; ARM_cpu:CPU|clk ; 0.500        ; -0.051     ; 6.461      ;
; -5.980 ; ARM_cpu:CPU|Status_Reg:st_reg|d_out[1]         ; ARM_cpu:CPU|IF_Stage_Reg:if_stage_reg|PC[17]            ; ARM_cpu:CPU|clk ; ARM_cpu:CPU|clk ; 0.500        ; -0.051     ; 6.461      ;
; -5.979 ; ARM_cpu:CPU|Status_Reg:st_reg|d_out[1]         ; ARM_cpu:CPU|IF_Stage_Reg:if_stage_reg|PC[8]             ; ARM_cpu:CPU|clk ; ARM_cpu:CPU|clk ; 0.500        ; -0.050     ; 6.461      ;
; -5.979 ; ARM_cpu:CPU|Status_Reg:st_reg|d_out[1]         ; ARM_cpu:CPU|IF_Stage_Reg:if_stage_reg|PC[9]             ; ARM_cpu:CPU|clk ; ARM_cpu:CPU|clk ; 0.500        ; -0.050     ; 6.461      ;
; -5.979 ; ARM_cpu:CPU|Status_Reg:st_reg|d_out[1]         ; ARM_cpu:CPU|IF_Stage_Reg:if_stage_reg|PC[10]            ; ARM_cpu:CPU|clk ; ARM_cpu:CPU|clk ; 0.500        ; -0.050     ; 6.461      ;
; -5.979 ; ARM_cpu:CPU|Status_Reg:st_reg|d_out[1]         ; ARM_cpu:CPU|IF_Stage_Reg:if_stage_reg|PC[11]            ; ARM_cpu:CPU|clk ; ARM_cpu:CPU|clk ; 0.500        ; -0.050     ; 6.461      ;
; -5.962 ; ARM_cpu:CPU|IF_Stage_Reg:if_stage_reg|Inst[3]  ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|val_rm[28]        ; ARM_cpu:CPU|clk ; ARM_cpu:CPU|clk ; 1.000        ; 0.006      ; 7.000      ;
; -5.960 ; ARM_cpu:CPU|Status_Reg:st_reg|d_out[2]         ; ARM_cpu:CPU|IF_Stage_Reg:if_stage_reg|PC[3]             ; ARM_cpu:CPU|clk ; ARM_cpu:CPU|clk ; 0.500        ; -0.042     ; 6.450      ;
; -5.960 ; ARM_cpu:CPU|Status_Reg:st_reg|d_out[2]         ; ARM_cpu:CPU|IF_Stage_Reg:if_stage_reg|PC[16]            ; ARM_cpu:CPU|clk ; ARM_cpu:CPU|clk ; 0.500        ; -0.042     ; 6.450      ;
; -5.960 ; ARM_cpu:CPU|Status_Reg:st_reg|d_out[2]         ; ARM_cpu:CPU|IF_Stage_Reg:if_stage_reg|PC[17]            ; ARM_cpu:CPU|clk ; ARM_cpu:CPU|clk ; 0.500        ; -0.042     ; 6.450      ;
; -5.959 ; ARM_cpu:CPU|Status_Reg:st_reg|d_out[2]         ; ARM_cpu:CPU|IF_Stage_Reg:if_stage_reg|PC[8]             ; ARM_cpu:CPU|clk ; ARM_cpu:CPU|clk ; 0.500        ; -0.041     ; 6.450      ;
; -5.959 ; ARM_cpu:CPU|Status_Reg:st_reg|d_out[2]         ; ARM_cpu:CPU|IF_Stage_Reg:if_stage_reg|PC[9]             ; ARM_cpu:CPU|clk ; ARM_cpu:CPU|clk ; 0.500        ; -0.041     ; 6.450      ;
; -5.959 ; ARM_cpu:CPU|Status_Reg:st_reg|d_out[2]         ; ARM_cpu:CPU|IF_Stage_Reg:if_stage_reg|PC[10]            ; ARM_cpu:CPU|clk ; ARM_cpu:CPU|clk ; 0.500        ; -0.041     ; 6.450      ;
; -5.959 ; ARM_cpu:CPU|Status_Reg:st_reg|d_out[2]         ; ARM_cpu:CPU|IF_Stage_Reg:if_stage_reg|PC[11]            ; ARM_cpu:CPU|clk ; ARM_cpu:CPU|clk ; 0.500        ; -0.041     ; 6.450      ;
; -5.937 ; ARM_cpu:CPU|IF_Stage_Reg:if_stage_reg|Inst[14] ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|val_rm[28]        ; ARM_cpu:CPU|clk ; ARM_cpu:CPU|clk ; 1.000        ; 0.015      ; 6.984      ;
; -5.930 ; ARM_cpu:CPU|IF_Stage_Reg:if_stage_reg|Inst[3]  ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|val_rm[20]        ; ARM_cpu:CPU|clk ; ARM_cpu:CPU|clk ; 1.000        ; -0.010     ; 6.952      ;
; -5.924 ; ARM_cpu:CPU|IF_Stage_Reg:if_stage_reg|Inst[3]  ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|val_rm[30]        ; ARM_cpu:CPU|clk ; ARM_cpu:CPU|clk ; 1.000        ; 0.011      ; 6.967      ;
; -5.923 ; ARM_cpu:CPU|Status_Reg:st_reg|d_out[0]         ; ARM_cpu:CPU|IF_Stage_Reg:if_stage_reg|PC[3]             ; ARM_cpu:CPU|clk ; ARM_cpu:CPU|clk ; 0.500        ; -0.051     ; 6.404      ;
; -5.923 ; ARM_cpu:CPU|Status_Reg:st_reg|d_out[0]         ; ARM_cpu:CPU|IF_Stage_Reg:if_stage_reg|PC[16]            ; ARM_cpu:CPU|clk ; ARM_cpu:CPU|clk ; 0.500        ; -0.051     ; 6.404      ;
; -5.923 ; ARM_cpu:CPU|Status_Reg:st_reg|d_out[0]         ; ARM_cpu:CPU|IF_Stage_Reg:if_stage_reg|PC[17]            ; ARM_cpu:CPU|clk ; ARM_cpu:CPU|clk ; 0.500        ; -0.051     ; 6.404      ;
; -5.922 ; ARM_cpu:CPU|Status_Reg:st_reg|d_out[0]         ; ARM_cpu:CPU|IF_Stage_Reg:if_stage_reg|PC[8]             ; ARM_cpu:CPU|clk ; ARM_cpu:CPU|clk ; 0.500        ; -0.050     ; 6.404      ;
; -5.922 ; ARM_cpu:CPU|Status_Reg:st_reg|d_out[0]         ; ARM_cpu:CPU|IF_Stage_Reg:if_stage_reg|PC[9]             ; ARM_cpu:CPU|clk ; ARM_cpu:CPU|clk ; 0.500        ; -0.050     ; 6.404      ;
; -5.922 ; ARM_cpu:CPU|Status_Reg:st_reg|d_out[0]         ; ARM_cpu:CPU|IF_Stage_Reg:if_stage_reg|PC[10]            ; ARM_cpu:CPU|clk ; ARM_cpu:CPU|clk ; 0.500        ; -0.050     ; 6.404      ;
; -5.922 ; ARM_cpu:CPU|Status_Reg:st_reg|d_out[0]         ; ARM_cpu:CPU|IF_Stage_Reg:if_stage_reg|PC[11]            ; ARM_cpu:CPU|clk ; ARM_cpu:CPU|clk ; 0.500        ; -0.050     ; 6.404      ;
; -5.920 ; ARM_cpu:CPU|Status_Reg:st_reg|d_out[1]         ; ARM_cpu:CPU|IF_Stage_Reg:if_stage_reg|PC[7]             ; ARM_cpu:CPU|clk ; ARM_cpu:CPU|clk ; 0.500        ; -0.054     ; 6.398      ;
; -5.920 ; ARM_cpu:CPU|Status_Reg:st_reg|d_out[1]         ; ARM_cpu:CPU|IF_Stage_Reg:if_stage_reg|PC[13]            ; ARM_cpu:CPU|clk ; ARM_cpu:CPU|clk ; 0.500        ; -0.054     ; 6.398      ;
; -5.920 ; ARM_cpu:CPU|Status_Reg:st_reg|d_out[1]         ; ARM_cpu:CPU|IF_Stage_Reg:if_stage_reg|PC[14]            ; ARM_cpu:CPU|clk ; ARM_cpu:CPU|clk ; 0.500        ; -0.054     ; 6.398      ;
; -5.920 ; ARM_cpu:CPU|Status_Reg:st_reg|d_out[1]         ; ARM_cpu:CPU|IF_Stage_Reg:if_stage_reg|PC[15]            ; ARM_cpu:CPU|clk ; ARM_cpu:CPU|clk ; 0.500        ; -0.054     ; 6.398      ;
; -5.917 ; ARM_cpu:CPU|IF_Stage_Reg:if_stage_reg|Inst[3]  ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|val_rm[24]        ; ARM_cpu:CPU|clk ; ARM_cpu:CPU|clk ; 1.000        ; 0.000      ; 6.949      ;
; -5.916 ; ARM_cpu:CPU|IF_Stage_Reg:if_stage_reg|Inst[14] ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|val_rm[20]        ; ARM_cpu:CPU|clk ; ARM_cpu:CPU|clk ; 1.000        ; -0.001     ; 6.947      ;
; -5.907 ; ARM_cpu:CPU|IF_Stage_Reg:if_stage_reg|Inst[14] ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|val_rm[24]        ; ARM_cpu:CPU|clk ; ARM_cpu:CPU|clk ; 1.000        ; 0.009      ; 6.948      ;
; -5.900 ; ARM_cpu:CPU|IF_Stage_Reg:if_stage_reg|Inst[2]  ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|val_rm[28]        ; ARM_cpu:CPU|clk ; ARM_cpu:CPU|clk ; 1.000        ; -0.003     ; 6.929      ;
; -5.900 ; ARM_cpu:CPU|Status_Reg:st_reg|d_out[2]         ; ARM_cpu:CPU|IF_Stage_Reg:if_stage_reg|PC[7]             ; ARM_cpu:CPU|clk ; ARM_cpu:CPU|clk ; 0.500        ; -0.045     ; 6.387      ;
; -5.900 ; ARM_cpu:CPU|Status_Reg:st_reg|d_out[2]         ; ARM_cpu:CPU|IF_Stage_Reg:if_stage_reg|PC[13]            ; ARM_cpu:CPU|clk ; ARM_cpu:CPU|clk ; 0.500        ; -0.045     ; 6.387      ;
; -5.900 ; ARM_cpu:CPU|Status_Reg:st_reg|d_out[2]         ; ARM_cpu:CPU|IF_Stage_Reg:if_stage_reg|PC[14]            ; ARM_cpu:CPU|clk ; ARM_cpu:CPU|clk ; 0.500        ; -0.045     ; 6.387      ;
; -5.900 ; ARM_cpu:CPU|Status_Reg:st_reg|d_out[2]         ; ARM_cpu:CPU|IF_Stage_Reg:if_stage_reg|PC[15]            ; ARM_cpu:CPU|clk ; ARM_cpu:CPU|clk ; 0.500        ; -0.045     ; 6.387      ;
; -5.899 ; ARM_cpu:CPU|IF_Stage_Reg:if_stage_reg|Inst[14] ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|val_rm[30]        ; ARM_cpu:CPU|clk ; ARM_cpu:CPU|clk ; 1.000        ; 0.020      ; 6.951      ;
; -5.879 ; ARM_cpu:CPU|IF_Stage_Reg:if_stage_reg|Inst[2]  ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|val_rm[20]        ; ARM_cpu:CPU|clk ; ARM_cpu:CPU|clk ; 1.000        ; -0.019     ; 6.892      ;
; -5.874 ; ARM_cpu:CPU|IF_Stage_Reg:if_stage_reg|Inst[15] ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|val_rm[28]        ; ARM_cpu:CPU|clk ; ARM_cpu:CPU|clk ; 1.000        ; 0.007      ; 6.913      ;
; -5.870 ; ARM_cpu:CPU|IF_Stage_Reg:if_stage_reg|Inst[2]  ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|val_rm[24]        ; ARM_cpu:CPU|clk ; ARM_cpu:CPU|clk ; 1.000        ; -0.009     ; 6.893      ;
; -5.870 ; ARM_cpu:CPU|Status_Reg:st_reg|d_out[1]         ; ARM_cpu:CPU|IF_Stage_Reg:if_stage_reg|PC[2]             ; ARM_cpu:CPU|clk ; ARM_cpu:CPU|clk ; 0.500        ; -0.057     ; 6.345      ;
; -5.868 ; ARM_cpu:CPU|IF_Stage_Reg:if_stage_reg|Inst[3]  ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|val_rm[22]        ; ARM_cpu:CPU|clk ; ARM_cpu:CPU|clk ; 1.000        ; 0.011      ; 6.911      ;
; -5.863 ; ARM_cpu:CPU|Status_Reg:st_reg|d_out[0]         ; ARM_cpu:CPU|IF_Stage_Reg:if_stage_reg|PC[7]             ; ARM_cpu:CPU|clk ; ARM_cpu:CPU|clk ; 0.500        ; -0.054     ; 6.341      ;
; -5.863 ; ARM_cpu:CPU|Status_Reg:st_reg|d_out[0]         ; ARM_cpu:CPU|IF_Stage_Reg:if_stage_reg|PC[13]            ; ARM_cpu:CPU|clk ; ARM_cpu:CPU|clk ; 0.500        ; -0.054     ; 6.341      ;
; -5.863 ; ARM_cpu:CPU|Status_Reg:st_reg|d_out[0]         ; ARM_cpu:CPU|IF_Stage_Reg:if_stage_reg|PC[14]            ; ARM_cpu:CPU|clk ; ARM_cpu:CPU|clk ; 0.500        ; -0.054     ; 6.341      ;
; -5.863 ; ARM_cpu:CPU|Status_Reg:st_reg|d_out[0]         ; ARM_cpu:CPU|IF_Stage_Reg:if_stage_reg|PC[15]            ; ARM_cpu:CPU|clk ; ARM_cpu:CPU|clk ; 0.500        ; -0.054     ; 6.341      ;
; -5.862 ; ARM_cpu:CPU|IF_Stage_Reg:if_stage_reg|Inst[2]  ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|val_rm[30]        ; ARM_cpu:CPU|clk ; ARM_cpu:CPU|clk ; 1.000        ; 0.002      ; 6.896      ;
; -5.858 ; ARM_cpu:CPU|Status_Reg:st_reg|d_out[1]         ; ARM_cpu:CPU|IF_Stage_Reg:if_stage_reg|PC[6]             ; ARM_cpu:CPU|clk ; ARM_cpu:CPU|clk ; 0.500        ; -0.029     ; 6.361      ;
; -5.858 ; ARM_cpu:CPU|Status_Reg:st_reg|d_out[1]         ; ARM_cpu:CPU|IF_Stage_Reg:if_stage_reg|Inst[2]           ; ARM_cpu:CPU|clk ; ARM_cpu:CPU|clk ; 0.500        ; -0.029     ; 6.361      ;
; -5.858 ; ARM_cpu:CPU|Status_Reg:st_reg|d_out[1]         ; ARM_cpu:CPU|IF_Stage_Reg:if_stage_reg|Inst[1]           ; ARM_cpu:CPU|clk ; ARM_cpu:CPU|clk ; 0.500        ; -0.029     ; 6.361      ;
; -5.858 ; ARM_cpu:CPU|Status_Reg:st_reg|d_out[1]         ; ARM_cpu:CPU|IF_Stage_Reg:if_stage_reg|Inst[8]           ; ARM_cpu:CPU|clk ; ARM_cpu:CPU|clk ; 0.500        ; -0.029     ; 6.361      ;
; -5.855 ; ARM_cpu:CPU|Status_Reg:st_reg|d_out[1]         ; ARM_cpu:CPU|IF_Stage_Reg:if_stage_reg|Inst[16]          ; ARM_cpu:CPU|clk ; ARM_cpu:CPU|clk ; 0.500        ; -0.027     ; 6.360      ;
; -5.855 ; ARM_cpu:CPU|Status_Reg:st_reg|d_out[1]         ; ARM_cpu:CPU|IF_Stage_Reg:if_stage_reg|Inst[18]          ; ARM_cpu:CPU|clk ; ARM_cpu:CPU|clk ; 0.500        ; -0.027     ; 6.360      ;
; -5.855 ; ARM_cpu:CPU|Status_Reg:st_reg|d_out[1]         ; ARM_cpu:CPU|IF_Stage_Reg:if_stage_reg|Inst[29]          ; ARM_cpu:CPU|clk ; ARM_cpu:CPU|clk ; 0.500        ; -0.027     ; 6.360      ;
; -5.855 ; ARM_cpu:CPU|Status_Reg:st_reg|d_out[1]         ; ARM_cpu:CPU|IF_Stage_Reg:if_stage_reg|Inst[30]          ; ARM_cpu:CPU|clk ; ARM_cpu:CPU|clk ; 0.500        ; -0.027     ; 6.360      ;
; -5.855 ; ARM_cpu:CPU|Status_Reg:st_reg|d_out[1]         ; ARM_cpu:CPU|IF_Stage_Reg:if_stage_reg|Inst[31]          ; ARM_cpu:CPU|clk ; ARM_cpu:CPU|clk ; 0.500        ; -0.027     ; 6.360      ;
; -5.850 ; ARM_cpu:CPU|Status_Reg:st_reg|d_out[2]         ; ARM_cpu:CPU|IF_Stage_Reg:if_stage_reg|PC[2]             ; ARM_cpu:CPU|clk ; ARM_cpu:CPU|clk ; 0.500        ; -0.048     ; 6.334      ;
; -5.846 ; ARM_cpu:CPU|Status_Reg:st_reg|d_out[1]         ; ARM_cpu:CPU|IF_Stage_Reg:if_stage_reg|Inst[13]          ; ARM_cpu:CPU|clk ; ARM_cpu:CPU|clk ; 0.500        ; -0.032     ; 6.346      ;
; -5.846 ; ARM_cpu:CPU|Status_Reg:st_reg|d_out[1]         ; ARM_cpu:CPU|IF_Stage_Reg:if_stage_reg|Inst[12]          ; ARM_cpu:CPU|clk ; ARM_cpu:CPU|clk ; 0.500        ; -0.032     ; 6.346      ;
; -5.842 ; ARM_cpu:CPU|IF_Stage_Reg:if_stage_reg|Inst[15] ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|val_rm[20]        ; ARM_cpu:CPU|clk ; ARM_cpu:CPU|clk ; 1.000        ; -0.009     ; 6.865      ;
; -5.840 ; ARM_cpu:CPU|IF_Stage_Reg:if_stage_reg|Inst[3]  ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|val_rm[15]        ; ARM_cpu:CPU|clk ; ARM_cpu:CPU|clk ; 1.000        ; 0.005      ; 6.877      ;
; -5.838 ; ARM_cpu:CPU|Status_Reg:st_reg|d_out[2]         ; ARM_cpu:CPU|IF_Stage_Reg:if_stage_reg|PC[6]             ; ARM_cpu:CPU|clk ; ARM_cpu:CPU|clk ; 0.500        ; -0.020     ; 6.350      ;
; -5.838 ; ARM_cpu:CPU|Status_Reg:st_reg|d_out[2]         ; ARM_cpu:CPU|IF_Stage_Reg:if_stage_reg|Inst[2]           ; ARM_cpu:CPU|clk ; ARM_cpu:CPU|clk ; 0.500        ; -0.020     ; 6.350      ;
; -5.838 ; ARM_cpu:CPU|Status_Reg:st_reg|d_out[2]         ; ARM_cpu:CPU|IF_Stage_Reg:if_stage_reg|Inst[1]           ; ARM_cpu:CPU|clk ; ARM_cpu:CPU|clk ; 0.500        ; -0.020     ; 6.350      ;
; -5.838 ; ARM_cpu:CPU|Status_Reg:st_reg|d_out[2]         ; ARM_cpu:CPU|IF_Stage_Reg:if_stage_reg|Inst[8]           ; ARM_cpu:CPU|clk ; ARM_cpu:CPU|clk ; 0.500        ; -0.020     ; 6.350      ;
; -5.836 ; ARM_cpu:CPU|IF_Stage_Reg:if_stage_reg|Inst[15] ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|val_rm[30]        ; ARM_cpu:CPU|clk ; ARM_cpu:CPU|clk ; 1.000        ; 0.012      ; 6.880      ;
; -5.835 ; ARM_cpu:CPU|Status_Reg:st_reg|d_out[2]         ; ARM_cpu:CPU|IF_Stage_Reg:if_stage_reg|Inst[16]          ; ARM_cpu:CPU|clk ; ARM_cpu:CPU|clk ; 0.500        ; -0.018     ; 6.349      ;
; -5.835 ; ARM_cpu:CPU|Status_Reg:st_reg|d_out[2]         ; ARM_cpu:CPU|IF_Stage_Reg:if_stage_reg|Inst[18]          ; ARM_cpu:CPU|clk ; ARM_cpu:CPU|clk ; 0.500        ; -0.018     ; 6.349      ;
; -5.835 ; ARM_cpu:CPU|Status_Reg:st_reg|d_out[2]         ; ARM_cpu:CPU|IF_Stage_Reg:if_stage_reg|Inst[29]          ; ARM_cpu:CPU|clk ; ARM_cpu:CPU|clk ; 0.500        ; -0.018     ; 6.349      ;
; -5.835 ; ARM_cpu:CPU|Status_Reg:st_reg|d_out[2]         ; ARM_cpu:CPU|IF_Stage_Reg:if_stage_reg|Inst[30]          ; ARM_cpu:CPU|clk ; ARM_cpu:CPU|clk ; 0.500        ; -0.018     ; 6.349      ;
; -5.835 ; ARM_cpu:CPU|Status_Reg:st_reg|d_out[2]         ; ARM_cpu:CPU|IF_Stage_Reg:if_stage_reg|Inst[31]          ; ARM_cpu:CPU|clk ; ARM_cpu:CPU|clk ; 0.500        ; -0.018     ; 6.349      ;
; -5.833 ; ARM_cpu:CPU|IF_Stage_Reg:if_stage_reg|Inst[3]  ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|val_rm[8]         ; ARM_cpu:CPU|clk ; ARM_cpu:CPU|clk ; 1.000        ; 0.014      ; 6.879      ;
; -5.829 ; ARM_cpu:CPU|IF_Stage_Reg:if_stage_reg|Inst[15] ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|val_rm[24]        ; ARM_cpu:CPU|clk ; ARM_cpu:CPU|clk ; 1.000        ; 0.001      ; 6.862      ;
; -5.829 ; ARM_cpu:CPU|Status_Reg:st_reg|d_out[1]         ; ARM_cpu:CPU|IF_Stage_Reg:if_stage_reg|Inst[7]           ; ARM_cpu:CPU|clk ; ARM_cpu:CPU|clk ; 0.500        ; -0.048     ; 6.313      ;
; -5.829 ; ARM_cpu:CPU|Status_Reg:st_reg|d_out[1]         ; ARM_cpu:CPU|IF_Stage_Reg:if_stage_reg|Inst[6]           ; ARM_cpu:CPU|clk ; ARM_cpu:CPU|clk ; 0.500        ; -0.048     ; 6.313      ;
; -5.829 ; ARM_cpu:CPU|Status_Reg:st_reg|d_out[1]         ; ARM_cpu:CPU|IF_Stage_Reg:if_stage_reg|Inst[20]          ; ARM_cpu:CPU|clk ; ARM_cpu:CPU|clk ; 0.500        ; -0.048     ; 6.313      ;
; -5.828 ; ARM_cpu:CPU|IF_Stage_Reg:if_stage_reg|Inst[3]  ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|val_rm[3]         ; ARM_cpu:CPU|clk ; ARM_cpu:CPU|clk ; 1.000        ; 0.019      ; 6.879      ;
; -5.828 ; ARM_cpu:CPU|Status_Reg:st_reg|d_out[1]         ; ARM_cpu:CPU|IF_Stage_Reg:if_stage_reg|Inst[21]          ; ARM_cpu:CPU|clk ; ARM_cpu:CPU|clk ; 0.500        ; -0.034     ; 6.326      ;
; -5.828 ; ARM_cpu:CPU|Status_Reg:st_reg|d_out[1]         ; ARM_cpu:CPU|IF_Stage_Reg:if_stage_reg|Inst[24]          ; ARM_cpu:CPU|clk ; ARM_cpu:CPU|clk ; 0.500        ; -0.034     ; 6.326      ;
; -5.826 ; ARM_cpu:CPU|Status_Reg:st_reg|d_out[2]         ; ARM_cpu:CPU|IF_Stage_Reg:if_stage_reg|Inst[13]          ; ARM_cpu:CPU|clk ; ARM_cpu:CPU|clk ; 0.500        ; -0.023     ; 6.335      ;
; -5.826 ; ARM_cpu:CPU|Status_Reg:st_reg|d_out[2]         ; ARM_cpu:CPU|IF_Stage_Reg:if_stage_reg|Inst[12]          ; ARM_cpu:CPU|clk ; ARM_cpu:CPU|clk ; 0.500        ; -0.023     ; 6.335      ;
; -5.825 ; ARM_cpu:CPU|Status_Reg:st_reg|d_out[1]         ; ARM_cpu:CPU|IF_Stage:if_stage|Register:PC_reg|d_out[3]  ; ARM_cpu:CPU|clk ; ARM_cpu:CPU|clk ; 0.500        ; -0.056     ; 6.301      ;
; -5.825 ; ARM_cpu:CPU|Status_Reg:st_reg|d_out[1]         ; ARM_cpu:CPU|IF_Stage:if_stage|Register:PC_reg|d_out[6]  ; ARM_cpu:CPU|clk ; ARM_cpu:CPU|clk ; 0.500        ; -0.056     ; 6.301      ;
; -5.825 ; ARM_cpu:CPU|Status_Reg:st_reg|d_out[1]         ; ARM_cpu:CPU|IF_Stage:if_stage|Register:PC_reg|d_out[4]  ; ARM_cpu:CPU|clk ; ARM_cpu:CPU|clk ; 0.500        ; -0.056     ; 6.301      ;
; -5.825 ; ARM_cpu:CPU|Status_Reg:st_reg|d_out[1]         ; ARM_cpu:CPU|IF_Stage:if_stage|Register:PC_reg|d_out[5]  ; ARM_cpu:CPU|clk ; ARM_cpu:CPU|clk ; 0.500        ; -0.056     ; 6.301      ;
; -5.825 ; ARM_cpu:CPU|Status_Reg:st_reg|d_out[1]         ; ARM_cpu:CPU|IF_Stage:if_stage|Register:PC_reg|d_out[8]  ; ARM_cpu:CPU|clk ; ARM_cpu:CPU|clk ; 0.500        ; -0.056     ; 6.301      ;
; -5.825 ; ARM_cpu:CPU|Status_Reg:st_reg|d_out[1]         ; ARM_cpu:CPU|IF_Stage:if_stage|Register:PC_reg|d_out[9]  ; ARM_cpu:CPU|clk ; ARM_cpu:CPU|clk ; 0.500        ; -0.056     ; 6.301      ;
; -5.825 ; ARM_cpu:CPU|Status_Reg:st_reg|d_out[1]         ; ARM_cpu:CPU|IF_Stage:if_stage|Register:PC_reg|d_out[10] ; ARM_cpu:CPU|clk ; ARM_cpu:CPU|clk ; 0.500        ; -0.056     ; 6.301      ;
; -5.825 ; ARM_cpu:CPU|Status_Reg:st_reg|d_out[1]         ; ARM_cpu:CPU|IF_Stage:if_stage|Register:PC_reg|d_out[11] ; ARM_cpu:CPU|clk ; ARM_cpu:CPU|clk ; 0.500        ; -0.056     ; 6.301      ;
; -5.825 ; ARM_cpu:CPU|Status_Reg:st_reg|d_out[1]         ; ARM_cpu:CPU|IF_Stage:if_stage|Register:PC_reg|d_out[12] ; ARM_cpu:CPU|clk ; ARM_cpu:CPU|clk ; 0.500        ; -0.056     ; 6.301      ;
; -5.825 ; ARM_cpu:CPU|Status_Reg:st_reg|d_out[1]         ; ARM_cpu:CPU|IF_Stage:if_stage|Register:PC_reg|d_out[13] ; ARM_cpu:CPU|clk ; ARM_cpu:CPU|clk ; 0.500        ; -0.056     ; 6.301      ;
; -5.825 ; ARM_cpu:CPU|Status_Reg:st_reg|d_out[1]         ; ARM_cpu:CPU|IF_Stage:if_stage|Register:PC_reg|d_out[14] ; ARM_cpu:CPU|clk ; ARM_cpu:CPU|clk ; 0.500        ; -0.056     ; 6.301      ;
; -5.825 ; ARM_cpu:CPU|Status_Reg:st_reg|d_out[1]         ; ARM_cpu:CPU|IF_Stage:if_stage|Register:PC_reg|d_out[15] ; ARM_cpu:CPU|clk ; ARM_cpu:CPU|clk ; 0.500        ; -0.056     ; 6.301      ;
; -5.825 ; ARM_cpu:CPU|Status_Reg:st_reg|d_out[1]         ; ARM_cpu:CPU|IF_Stage:if_stage|Register:PC_reg|d_out[16] ; ARM_cpu:CPU|clk ; ARM_cpu:CPU|clk ; 0.500        ; -0.056     ; 6.301      ;
; -5.825 ; ARM_cpu:CPU|Status_Reg:st_reg|d_out[1]         ; ARM_cpu:CPU|IF_Stage:if_stage|Register:PC_reg|d_out[17] ; ARM_cpu:CPU|clk ; ARM_cpu:CPU|clk ; 0.500        ; -0.056     ; 6.301      ;
; -5.825 ; ARM_cpu:CPU|Status_Reg:st_reg|d_out[1]         ; ARM_cpu:CPU|IF_Stage:if_stage|Register:PC_reg|d_out[2]  ; ARM_cpu:CPU|clk ; ARM_cpu:CPU|clk ; 0.500        ; -0.056     ; 6.301      ;
; -5.825 ; ARM_cpu:CPU|Status_Reg:st_reg|d_out[1]         ; ARM_cpu:CPU|IF_Stage:if_stage|Register:PC_reg|d_out[7]  ; ARM_cpu:CPU|clk ; ARM_cpu:CPU|clk ; 0.500        ; -0.056     ; 6.301      ;
; -5.825 ; ARM_cpu:CPU|Status_Reg:st_reg|d_out[1]         ; ARM_cpu:CPU|IF_Stage_Reg:if_stage_reg|Inst[19]          ; ARM_cpu:CPU|clk ; ARM_cpu:CPU|clk ; 0.500        ; -0.045     ; 6.312      ;
; -5.813 ; ARM_cpu:CPU|Status_Reg:st_reg|d_out[0]         ; ARM_cpu:CPU|IF_Stage_Reg:if_stage_reg|PC[2]             ; ARM_cpu:CPU|clk ; ARM_cpu:CPU|clk ; 0.500        ; -0.057     ; 6.288      ;
+--------+------------------------------------------------+---------------------------------------------------------+-----------------+-----------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm'                                                                                                                                                                                 ;
+--------+------------------------------------------------------------+------------------------------------------------------------------+-----------------+-------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                  ; To Node                                                          ; Launch Clock    ; Latch Clock                               ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------+------------------------------------------------------------------+-----------------+-------------------------------------------+--------------+------------+------------+
; -4.231 ; ARM_cpu:CPU|MEM_Stage_Reg:memory_stage_reg|dest_out[2]     ; ARM_cpu:CPU|EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[18] ; ARM_cpu:CPU|clk ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; 0.500        ; 0.578      ; 4.320      ;
; -4.220 ; ARM_cpu:CPU|MEM_Stage_Reg:memory_stage_reg|mem_r_en_out    ; ARM_cpu:CPU|EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[18] ; ARM_cpu:CPU|clk ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; 0.500        ; 0.592      ; 4.323      ;
; -4.209 ; ARM_cpu:CPU|EXE_Stage_Reg:exe_stage_reg|dest[0]            ; ARM_cpu:CPU|EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[18] ; ARM_cpu:CPU|clk ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; 0.500        ; 0.579      ; 4.299      ;
; -4.204 ; ARM_cpu:CPU|MEM_Stage_Reg:memory_stage_reg|dest_out[0]     ; ARM_cpu:CPU|EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[18] ; ARM_cpu:CPU|clk ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; 0.500        ; 0.579      ; 4.294      ;
; -4.162 ; ARM_cpu:CPU|MEM_Stage_Reg:memory_stage_reg|mem_val_out[3]  ; ARM_cpu:CPU|EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[18] ; ARM_cpu:CPU|clk ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; 0.500        ; 0.583      ; 4.256      ;
; -4.132 ; ARM_cpu:CPU|MEM_Stage_Reg:memory_stage_reg|dest_out[3]     ; ARM_cpu:CPU|EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[18] ; ARM_cpu:CPU|clk ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; 0.500        ; 0.578      ; 4.221      ;
; -4.128 ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|src2[1]              ; ARM_cpu:CPU|EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[18] ; ARM_cpu:CPU|clk ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; 0.500        ; 0.578      ; 4.217      ;
; -4.094 ; ARM_cpu:CPU|MEM_Stage_Reg:memory_stage_reg|wb_en_out       ; ARM_cpu:CPU|EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[18] ; ARM_cpu:CPU|clk ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; 0.500        ; 0.579      ; 4.184      ;
; -4.080 ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|src2[0]              ; ARM_cpu:CPU|EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[18] ; ARM_cpu:CPU|clk ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; 0.500        ; 0.576      ; 4.167      ;
; -4.013 ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|src2[2]              ; ARM_cpu:CPU|EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[18] ; ARM_cpu:CPU|clk ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; 0.500        ; 0.578      ; 4.102      ;
; -3.998 ; ARM_cpu:CPU|MEM_Stage_Reg:memory_stage_reg|mem_val_out[5]  ; ARM_cpu:CPU|EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[18] ; ARM_cpu:CPU|clk ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; 0.500        ; 0.575      ; 4.084      ;
; -3.980 ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|src2[3]              ; ARM_cpu:CPU|EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[18] ; ARM_cpu:CPU|clk ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; 0.500        ; 0.578      ; 4.069      ;
; -3.964 ; ARM_cpu:CPU|MEM_Stage_Reg:memory_stage_reg|dest_out[1]     ; ARM_cpu:CPU|EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[18] ; ARM_cpu:CPU|clk ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; 0.500        ; 0.578      ; 4.053      ;
; -3.923 ; ARM_cpu:CPU|MEM_Stage_Reg:memory_stage_reg|dest_out[2]     ; ARM_cpu:CPU|EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[5]  ; ARM_cpu:CPU|clk ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; 0.500        ; 0.594      ; 4.620      ;
; -3.916 ; ARM_cpu:CPU|MEM_Stage_Reg:memory_stage_reg|dest_out[2]     ; ARM_cpu:CPU|EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[29] ; ARM_cpu:CPU|clk ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; 0.500        ; 0.545      ; 4.615      ;
; -3.910 ; ARM_cpu:CPU|EXE_Stage_Reg:exe_stage_reg|dest[2]            ; ARM_cpu:CPU|EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[18] ; ARM_cpu:CPU|clk ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; 0.500        ; 0.578      ; 3.999      ;
; -3.901 ; ARM_cpu:CPU|EXE_Stage_Reg:exe_stage_reg|dest[0]            ; ARM_cpu:CPU|EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[29] ; ARM_cpu:CPU|clk ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; 0.500        ; 0.546      ; 4.601      ;
; -3.896 ; ARM_cpu:CPU|MEM_Stage_Reg:memory_stage_reg|dest_out[0]     ; ARM_cpu:CPU|EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[29] ; ARM_cpu:CPU|clk ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; 0.500        ; 0.546      ; 4.596      ;
; -3.854 ; ARM_cpu:CPU|EXE_Stage_Reg:exe_stage_reg|dest[0]            ; ARM_cpu:CPU|EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[5]  ; ARM_cpu:CPU|clk ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; 0.500        ; 0.595      ; 4.552      ;
; -3.852 ; ARM_cpu:CPU|MEM_Stage_Reg:memory_stage_reg|alu_res_out[5]  ; ARM_cpu:CPU|EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[18] ; ARM_cpu:CPU|clk ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; 0.500        ; 0.575      ; 3.938      ;
; -3.849 ; ARM_cpu:CPU|MEM_Stage_Reg:memory_stage_reg|dest_out[0]     ; ARM_cpu:CPU|EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[5]  ; ARM_cpu:CPU|clk ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; 0.500        ; 0.595      ; 4.547      ;
; -3.845 ; ARM_cpu:CPU|EXE_Stage_Reg:exe_stage_reg|wb_en              ; ARM_cpu:CPU|EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[18] ; ARM_cpu:CPU|clk ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; 0.500        ; 0.579      ; 3.935      ;
; -3.845 ; ARM_cpu:CPU|EXE_Stage_Reg:exe_stage_reg|dest[1]            ; ARM_cpu:CPU|EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[18] ; ARM_cpu:CPU|clk ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; 0.500        ; 0.578      ; 3.934      ;
; -3.842 ; ARM_cpu:CPU|MEM_Stage_Reg:memory_stage_reg|mem_val_out[27] ; ARM_cpu:CPU|EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[18] ; ARM_cpu:CPU|clk ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; 0.500        ; 0.583      ; 3.936      ;
; -3.830 ; ARM_cpu:CPU|MEM_Stage_Reg:memory_stage_reg|dest_out[2]     ; ARM_cpu:CPU|EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[13] ; ARM_cpu:CPU|clk ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; 0.500        ; 0.604      ; 4.532      ;
; -3.824 ; ARM_cpu:CPU|MEM_Stage_Reg:memory_stage_reg|dest_out[2]     ; ARM_cpu:CPU|EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[25] ; ARM_cpu:CPU|clk ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; 0.500        ; 0.544      ; 4.513      ;
; -3.824 ; ARM_cpu:CPU|MEM_Stage_Reg:memory_stage_reg|dest_out[3]     ; ARM_cpu:CPU|EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[5]  ; ARM_cpu:CPU|clk ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; 0.500        ; 0.594      ; 4.521      ;
; -3.823 ; ARM_cpu:CPU|MEM_Stage_Reg:memory_stage_reg|dest_out[2]     ; ARM_cpu:CPU|EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[17] ; ARM_cpu:CPU|clk ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; 0.500        ; 0.579      ; 4.497      ;
; -3.820 ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|src2[1]              ; ARM_cpu:CPU|EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[29] ; ARM_cpu:CPU|clk ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; 0.500        ; 0.545      ; 4.519      ;
; -3.817 ; ARM_cpu:CPU|MEM_Stage_Reg:memory_stage_reg|dest_out[3]     ; ARM_cpu:CPU|EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[29] ; ARM_cpu:CPU|clk ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; 0.500        ; 0.545      ; 4.516      ;
; -3.808 ; ARM_cpu:CPU|EXE_Stage_Reg:exe_stage_reg|dest[0]            ; ARM_cpu:CPU|EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[17] ; ARM_cpu:CPU|clk ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; 0.500        ; 0.580      ; 4.483      ;
; -3.807 ; ARM_cpu:CPU|EXE_Stage_Reg:exe_stage_reg|dest[0]            ; ARM_cpu:CPU|EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[13] ; ARM_cpu:CPU|clk ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; 0.500        ; 0.605      ; 4.510      ;
; -3.803 ; ARM_cpu:CPU|MEM_Stage_Reg:memory_stage_reg|dest_out[0]     ; ARM_cpu:CPU|EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[17] ; ARM_cpu:CPU|clk ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; 0.500        ; 0.580      ; 4.478      ;
; -3.802 ; ARM_cpu:CPU|MEM_Stage_Reg:memory_stage_reg|dest_out[0]     ; ARM_cpu:CPU|EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[13] ; ARM_cpu:CPU|clk ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; 0.500        ; 0.605      ; 4.505      ;
; -3.801 ; ARM_cpu:CPU|MEM_Stage_Reg:memory_stage_reg|mem_val_out[8]  ; ARM_cpu:CPU|EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[18] ; ARM_cpu:CPU|clk ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; 0.500        ; 0.566      ; 3.878      ;
; -3.799 ; ARM_cpu:CPU|MEM_Stage_Reg:memory_stage_reg|dest_out[2]     ; ARM_cpu:CPU|EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[15] ; ARM_cpu:CPU|clk ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; 0.500        ; 0.543      ; 4.499      ;
; -3.786 ; ARM_cpu:CPU|MEM_Stage_Reg:memory_stage_reg|wb_en_out       ; ARM_cpu:CPU|EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[5]  ; ARM_cpu:CPU|clk ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; 0.500        ; 0.595      ; 4.484      ;
; -3.785 ; ARM_cpu:CPU|MEM_Stage_Reg:memory_stage_reg|dest_out[2]     ; ARM_cpu:CPU|EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[4]  ; ARM_cpu:CPU|clk ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; 0.500        ; 0.529      ; 4.470      ;
; -3.783 ; ARM_cpu:CPU|MEM_Stage_Reg:memory_stage_reg|mem_val_out[4]  ; ARM_cpu:CPU|EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[18] ; ARM_cpu:CPU|clk ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; 0.500        ; 0.557      ; 3.851      ;
; -3.780 ; ARM_cpu:CPU|MEM_Stage_Reg:memory_stage_reg|dest_out[2]     ; ARM_cpu:CPU|EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[14] ; ARM_cpu:CPU|clk ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; 0.500        ; 0.514      ; 4.437      ;
; -3.779 ; ARM_cpu:CPU|MEM_Stage_Reg:memory_stage_reg|wb_en_out       ; ARM_cpu:CPU|EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[29] ; ARM_cpu:CPU|clk ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; 0.500        ; 0.546      ; 4.479      ;
; -3.773 ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|src2[1]              ; ARM_cpu:CPU|EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[5]  ; ARM_cpu:CPU|clk ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; 0.500        ; 0.594      ; 4.470      ;
; -3.772 ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|src2[0]              ; ARM_cpu:CPU|EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[29] ; ARM_cpu:CPU|clk ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; 0.500        ; 0.543      ; 4.469      ;
; -3.760 ; ARM_cpu:CPU|MEM_Stage_Reg:memory_stage_reg|dest_out[2]     ; ARM_cpu:CPU|EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[6]  ; ARM_cpu:CPU|clk ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; 0.500        ; 0.594      ; 4.448      ;
; -3.746 ; ARM_cpu:CPU|EXE_Stage_Reg:exe_stage_reg|dest[3]            ; ARM_cpu:CPU|EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[18] ; ARM_cpu:CPU|clk ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; 0.500        ; 0.578      ; 3.835      ;
; -3.745 ; ARM_cpu:CPU|MEM_Stage_Reg:memory_stage_reg|dest_out[2]     ; ARM_cpu:CPU|EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[20] ; ARM_cpu:CPU|clk ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; 0.500        ; 0.572      ; 4.422      ;
; -3.735 ; ARM_cpu:CPU|MEM_Stage_Reg:memory_stage_reg|mem_val_out[10] ; ARM_cpu:CPU|EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[18] ; ARM_cpu:CPU|clk ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; 0.500        ; 0.581      ; 3.827      ;
; -3.735 ; ARM_cpu:CPU|EXE_Stage_Reg:exe_stage_reg|dest[0]            ; ARM_cpu:CPU|EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[25] ; ARM_cpu:CPU|clk ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; 0.500        ; 0.545      ; 4.425      ;
; -3.732 ; ARM_cpu:CPU|MEM_Stage_Reg:memory_stage_reg|dest_out[0]     ; ARM_cpu:CPU|EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[25] ; ARM_cpu:CPU|clk ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; 0.500        ; 0.545      ; 4.422      ;
; -3.731 ; ARM_cpu:CPU|MEM_Stage_Reg:memory_stage_reg|dest_out[3]     ; ARM_cpu:CPU|EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[13] ; ARM_cpu:CPU|clk ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; 0.500        ; 0.604      ; 4.433      ;
; -3.730 ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|val_rm[1]            ; ARM_cpu:CPU|EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[18] ; ARM_cpu:CPU|clk ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; 0.500        ; 0.580      ; 3.821      ;
; -3.727 ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|src2[1]              ; ARM_cpu:CPU|EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[17] ; ARM_cpu:CPU|clk ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; 0.500        ; 0.579      ; 4.401      ;
; -3.727 ; ARM_cpu:CPU|MEM_Stage_Reg:memory_stage_reg|mem_val_out[9]  ; ARM_cpu:CPU|EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[18] ; ARM_cpu:CPU|clk ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; 0.500        ; 0.570      ; 3.808      ;
; -3.727 ; ARM_cpu:CPU|EXE_Stage_Reg:exe_stage_reg|dest[0]            ; ARM_cpu:CPU|EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[15] ; ARM_cpu:CPU|clk ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; 0.500        ; 0.544      ; 4.428      ;
; -3.726 ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|src2[1]              ; ARM_cpu:CPU|EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[13] ; ARM_cpu:CPU|clk ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; 0.500        ; 0.604      ; 4.428      ;
; -3.725 ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|src2[0]              ; ARM_cpu:CPU|EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[5]  ; ARM_cpu:CPU|clk ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; 0.500        ; 0.592      ; 4.420      ;
; -3.725 ; ARM_cpu:CPU|MEM_Stage_Reg:memory_stage_reg|dest_out[3]     ; ARM_cpu:CPU|EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[25] ; ARM_cpu:CPU|clk ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; 0.500        ; 0.544      ; 4.414      ;
; -3.724 ; ARM_cpu:CPU|MEM_Stage_Reg:memory_stage_reg|dest_out[3]     ; ARM_cpu:CPU|EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[17] ; ARM_cpu:CPU|clk ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; 0.500        ; 0.579      ; 4.398      ;
; -3.722 ; ARM_cpu:CPU|MEM_Stage_Reg:memory_stage_reg|mem_val_out[26] ; ARM_cpu:CPU|EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[18] ; ARM_cpu:CPU|clk ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; 0.500        ; 0.583      ; 3.816      ;
; -3.722 ; ARM_cpu:CPU|MEM_Stage_Reg:memory_stage_reg|dest_out[0]     ; ARM_cpu:CPU|EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[15] ; ARM_cpu:CPU|clk ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; 0.500        ; 0.544      ; 4.423      ;
; -3.721 ; ARM_cpu:CPU|EXE_Stage_Reg:exe_stage_reg|dest[0]            ; ARM_cpu:CPU|EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[23] ; ARM_cpu:CPU|clk ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; 0.500        ; 0.517      ; 4.386      ;
; -3.716 ; ARM_cpu:CPU|MEM_Stage_Reg:memory_stage_reg|mem_r_en_out    ; ARM_cpu:CPU|EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[13] ; ARM_cpu:CPU|clk ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; 0.500        ; 0.618      ; 4.432      ;
; -3.716 ; ARM_cpu:CPU|MEM_Stage_Reg:memory_stage_reg|dest_out[0]     ; ARM_cpu:CPU|EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[23] ; ARM_cpu:CPU|clk ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; 0.500        ; 0.517      ; 4.381      ;
; -3.715 ; ARM_cpu:CPU|MEM_Stage_Reg:memory_stage_reg|dest_out[2]     ; ARM_cpu:CPU|EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[2]  ; ARM_cpu:CPU|clk ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; 0.500        ; 0.586      ; 4.403      ;
; -3.710 ; ARM_cpu:CPU|MEM_Stage_Reg:memory_stage_reg|mem_r_en_out    ; ARM_cpu:CPU|EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[25] ; ARM_cpu:CPU|clk ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; 0.500        ; 0.558      ; 4.413      ;
; -3.709 ; ARM_cpu:CPU|MEM_Stage_Reg:memory_stage_reg|dest_out[2]     ; ARM_cpu:CPU|EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[26] ; ARM_cpu:CPU|clk ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; 0.500        ; 0.522      ; 4.374      ;
; -3.708 ; ARM_cpu:CPU|MEM_Stage_Reg:memory_stage_reg|dest_out[2]     ; ARM_cpu:CPU|EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[10] ; ARM_cpu:CPU|clk ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; 0.500        ; 0.544      ; 4.391      ;
; -3.705 ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|src2[2]              ; ARM_cpu:CPU|EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[5]  ; ARM_cpu:CPU|clk ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; 0.500        ; 0.594      ; 4.402      ;
; -3.703 ; ARM_cpu:CPU|MEM_Stage_Reg:memory_stage_reg|mem_val_out[0]  ; ARM_cpu:CPU|EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[18] ; ARM_cpu:CPU|clk ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; 0.500        ; 0.575      ; 3.789      ;
; -3.700 ; ARM_cpu:CPU|MEM_Stage_Reg:memory_stage_reg|dest_out[2]     ; ARM_cpu:CPU|EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[31] ; ARM_cpu:CPU|clk ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; 0.500        ; 0.597      ; 4.405      ;
; -3.700 ; ARM_cpu:CPU|MEM_Stage_Reg:memory_stage_reg|dest_out[3]     ; ARM_cpu:CPU|EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[15] ; ARM_cpu:CPU|clk ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; 0.500        ; 0.543      ; 4.400      ;
; -3.699 ; ARM_cpu:CPU|EXE_Stage_Reg:exe_stage_reg|dest[0]            ; ARM_cpu:CPU|EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[4]  ; ARM_cpu:CPU|clk ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; 0.500        ; 0.530      ; 4.385      ;
; -3.698 ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|src2[2]              ; ARM_cpu:CPU|EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[29] ; ARM_cpu:CPU|clk ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; 0.500        ; 0.545      ; 4.397      ;
; -3.696 ; ARM_cpu:CPU|MEM_Stage_Reg:memory_stage_reg|mem_r_en_out    ; ARM_cpu:CPU|EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[5]  ; ARM_cpu:CPU|clk ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; 0.500        ; 0.608      ; 4.407      ;
; -3.694 ; ARM_cpu:CPU|MEM_Stage_Reg:memory_stage_reg|dest_out[0]     ; ARM_cpu:CPU|EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[4]  ; ARM_cpu:CPU|clk ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; 0.500        ; 0.530      ; 4.380      ;
; -3.693 ; ARM_cpu:CPU|MEM_Stage_Reg:memory_stage_reg|wb_en_out       ; ARM_cpu:CPU|EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[13] ; ARM_cpu:CPU|clk ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; 0.500        ; 0.605      ; 4.396      ;
; -3.688 ; ARM_cpu:CPU|EXE_Stage_Reg:exe_stage_reg|dest[0]            ; ARM_cpu:CPU|EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[19] ; ARM_cpu:CPU|clk ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; 0.500        ; 0.520      ; 4.359      ;
; -3.688 ; ARM_cpu:CPU|MEM_Stage_Reg:memory_stage_reg|dest_out[0]     ; ARM_cpu:CPU|EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[14] ; ARM_cpu:CPU|clk ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; 0.500        ; 0.515      ; 4.346      ;
; -3.687 ; ARM_cpu:CPU|MEM_Stage_Reg:memory_stage_reg|wb_en_out       ; ARM_cpu:CPU|EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[25] ; ARM_cpu:CPU|clk ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; 0.500        ; 0.545      ; 4.377      ;
; -3.686 ; ARM_cpu:CPU|MEM_Stage_Reg:memory_stage_reg|wb_en_out       ; ARM_cpu:CPU|EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[17] ; ARM_cpu:CPU|clk ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; 0.500        ; 0.580      ; 4.361      ;
; -3.686 ; ARM_cpu:CPU|MEM_Stage_Reg:memory_stage_reg|dest_out[3]     ; ARM_cpu:CPU|EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[4]  ; ARM_cpu:CPU|clk ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; 0.500        ; 0.529      ; 4.371      ;
; -3.684 ; ARM_cpu:CPU|MEM_Stage_Reg:memory_stage_reg|dest_out[2]     ; ARM_cpu:CPU|EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[12] ; ARM_cpu:CPU|clk ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; 0.500        ; 0.533      ; 4.368      ;
; -3.683 ; ARM_cpu:CPU|MEM_Stage_Reg:memory_stage_reg|dest_out[0]     ; ARM_cpu:CPU|EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[19] ; ARM_cpu:CPU|clk ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; 0.500        ; 0.520      ; 4.354      ;
; -3.681 ; ARM_cpu:CPU|MEM_Stage_Reg:memory_stage_reg|dest_out[3]     ; ARM_cpu:CPU|EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[14] ; ARM_cpu:CPU|clk ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; 0.500        ; 0.514      ; 4.338      ;
; -3.679 ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|src2[0]              ; ARM_cpu:CPU|EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[17] ; ARM_cpu:CPU|clk ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; 0.500        ; 0.577      ; 4.351      ;
; -3.678 ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|src2[0]              ; ARM_cpu:CPU|EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[13] ; ARM_cpu:CPU|clk ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; 0.500        ; 0.602      ; 4.378      ;
; -3.677 ; ARM_cpu:CPU|EXE_Stage_Reg:exe_stage_reg|alu_res[0]         ; ARM_cpu:CPU|EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[18] ; ARM_cpu:CPU|clk ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; 0.500        ; 0.564      ; 3.752      ;
; -3.675 ; ARM_cpu:CPU|EXE_Stage_Reg:exe_stage_reg|dest[0]            ; ARM_cpu:CPU|EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[14] ; ARM_cpu:CPU|clk ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; 0.500        ; 0.515      ; 4.333      ;
; -3.672 ; ARM_cpu:CPU|MEM_Stage_Reg:memory_stage_reg|dest_out[2]     ; ARM_cpu:CPU|EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[8]  ; ARM_cpu:CPU|clk ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; 0.500        ; 0.583      ; 4.354      ;
; -3.672 ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|src2[3]              ; ARM_cpu:CPU|EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[5]  ; ARM_cpu:CPU|clk ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; 0.500        ; 0.594      ; 4.369      ;
; -3.669 ; ARM_cpu:CPU|EXE_Stage_Reg:exe_stage_reg|dest[0]            ; ARM_cpu:CPU|EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[12] ; ARM_cpu:CPU|clk ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; 0.500        ; 0.534      ; 4.354      ;
; -3.668 ; ARM_cpu:CPU|MEM_Stage_Reg:memory_stage_reg|dest_out[0]     ; ARM_cpu:CPU|EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[6]  ; ARM_cpu:CPU|clk ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; 0.500        ; 0.595      ; 4.357      ;
; -3.666 ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|src2[3]              ; ARM_cpu:CPU|EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[29] ; ARM_cpu:CPU|clk ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; 0.500        ; 0.545      ; 4.365      ;
; -3.666 ; ARM_cpu:CPU|MEM_Stage_Reg:memory_stage_reg|mem_val_out[11] ; ARM_cpu:CPU|EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[18] ; ARM_cpu:CPU|clk ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; 0.500        ; 0.575      ; 3.752      ;
; -3.665 ; ARM_cpu:CPU|MEM_Stage_Reg:memory_stage_reg|dest_out[2]     ; ARM_cpu:CPU|EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[30] ; ARM_cpu:CPU|clk ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; 0.500        ; 0.555      ; 4.326      ;
; -3.665 ; ARM_cpu:CPU|MEM_Stage_Reg:memory_stage_reg|dest_out[2]     ; ARM_cpu:CPU|EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[23] ; ARM_cpu:CPU|clk ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; 0.500        ; 0.516      ; 4.329      ;
; -3.664 ; ARM_cpu:CPU|MEM_Stage_Reg:memory_stage_reg|alu_res_out[3]  ; ARM_cpu:CPU|EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[18] ; ARM_cpu:CPU|clk ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; 0.500        ; 0.557      ; 3.732      ;
; -3.664 ; ARM_cpu:CPU|MEM_Stage_Reg:memory_stage_reg|dest_out[0]     ; ARM_cpu:CPU|EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[12] ; ARM_cpu:CPU|clk ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; 0.500        ; 0.534      ; 4.349      ;
; -3.663 ; ARM_cpu:CPU|MEM_Stage_Reg:memory_stage_reg|mem_val_out[1]  ; ARM_cpu:CPU|EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[18] ; ARM_cpu:CPU|clk ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; 0.500        ; 0.585      ; 3.759      ;
; -3.662 ; ARM_cpu:CPU|MEM_Stage_Reg:memory_stage_reg|wb_en_out       ; ARM_cpu:CPU|EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[15] ; ARM_cpu:CPU|clk ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; 0.500        ; 0.544      ; 4.363      ;
+--------+------------------------------------------------------------+------------------------------------------------------------------+-----------------+-------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'CLOCK_50'                                                                                       ;
+-------+-----------------+-----------------+-----------------+-------------+--------------+------------+------------+
; Slack ; From Node       ; To Node         ; Launch Clock    ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------+-----------------+-----------------+-------------+--------------+------------+------------+
; 1.679 ; ARM_cpu:CPU|clk ; ARM_cpu:CPU|clk ; ARM_cpu:CPU|clk ; CLOCK_50    ; 0.500        ; 1.373      ; 0.367      ;
; 2.179 ; ARM_cpu:CPU|clk ; ARM_cpu:CPU|clk ; ARM_cpu:CPU|clk ; CLOCK_50    ; 1.000        ; 1.373      ; 0.367      ;
+-------+-----------------+-----------------+-----------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'ARM_cpu:CPU|clk'                                                                                                                                                                                                                                                                                                                                        ;
+--------+-------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------+-----------------+--------------+------------+------------+
; Slack  ; From Node                                                               ; To Node                                                                                                                                            ; Launch Clock                                                           ; Latch Clock     ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------+-----------------+--------------+------------+------------+
; -1.670 ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0]  ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0]                                                                             ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ; ARM_cpu:CPU|clk ; 0.000        ; 1.744      ; 0.367      ;
; -1.170 ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0]  ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0]                                                                             ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ; ARM_cpu:CPU|clk ; -0.500       ; 1.744      ; 0.367      ;
; -0.434 ; ARM_cpu:CPU|EXE_Stage_Reg:exe_stage_reg|alu_res[7]                      ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|altsyncram:LRU_rtl_0|altsyncram_74i1:auto_generated|ram_block1a0~porta_address_reg4        ; ARM_cpu:CPU|clk                                                        ; ARM_cpu:CPU|clk ; 0.000        ; 0.980      ; 0.684      ;
; -0.389 ; ARM_cpu:CPU|EXE_Stage_Reg:exe_stage_reg|alu_res[17]                     ; ARM_cpu:CPU|MEM_Stage_Reg:memory_stage_reg|alu_res_out[17]                                                                                         ; ARM_cpu:CPU|clk                                                        ; ARM_cpu:CPU|clk ; 0.000        ; 0.929      ; 0.692      ;
; -0.377 ; ARM_cpu:CPU|EXE_Stage_Reg:exe_stage_reg|alu_res[3]                      ; ARM_cpu:CPU|MEM_Stage_Reg:memory_stage_reg|alu_res_out[3]                                                                                          ; ARM_cpu:CPU|clk                                                        ; ARM_cpu:CPU|clk ; 0.000        ; 1.062      ; 0.837      ;
; -0.338 ; ARM_cpu:CPU|EXE_Stage_Reg:exe_stage_reg|alu_res[8]                      ; ARM_cpu:CPU|MEM_Stage_Reg:memory_stage_reg|alu_res_out[8]                                                                                          ; ARM_cpu:CPU|clk                                                        ; ARM_cpu:CPU|clk ; 0.000        ; 0.783      ; 0.597      ;
; -0.330 ; ARM_cpu:CPU|EXE_Stage_Reg:exe_stage_reg|alu_res[8]                      ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|altsyncram:LRU_rtl_0|altsyncram_74i1:auto_generated|ram_block1a0~porta_address_reg5        ; ARM_cpu:CPU|clk                                                        ; ARM_cpu:CPU|clk ; 0.000        ; 0.845      ; 0.653      ;
; -0.319 ; ARM_cpu:CPU|EXE_Stage_Reg:exe_stage_reg|alu_res[4]                      ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|altsyncram:LRU_rtl_0|altsyncram_74i1:auto_generated|ram_block1a0~porta_address_reg1        ; ARM_cpu:CPU|clk                                                        ; ARM_cpu:CPU|clk ; 0.000        ; 1.114      ; 0.933      ;
; -0.304 ; ARM_cpu:CPU|EXE_Stage_Reg:exe_stage_reg|alu_res[3]                      ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|LRU_rtl_1_bypass[1]                                                                        ; ARM_cpu:CPU|clk                                                        ; ARM_cpu:CPU|clk ; 0.000        ; 1.047      ; 0.895      ;
; -0.303 ; ARM_cpu:CPU|EXE_Stage_Reg:exe_stage_reg|alu_res[8]                      ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|altsyncram:way0_data_rtl_0|altsyncram_ftk1:auto_generated|ram_block1a0~porta_address_reg5  ; ARM_cpu:CPU|clk                                                        ; ARM_cpu:CPU|clk ; 0.000        ; 0.827      ; 0.662      ;
; -0.286 ; ARM_cpu:CPU|EXE_Stage_Reg:exe_stage_reg|alu_res[7]                      ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|altsyncram:way1_data_rtl_0|altsyncram_ftk1:auto_generated|ram_block1a18~porta_address_reg4 ; ARM_cpu:CPU|clk                                                        ; ARM_cpu:CPU|clk ; 0.000        ; 0.975      ; 0.827      ;
; -0.283 ; ARM_cpu:CPU|EXE_Stage_Reg:exe_stage_reg|alu_res[8]                      ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|altsyncram:way1_data_rtl_0|altsyncram_ftk1:auto_generated|ram_block1a0~porta_address_reg5  ; ARM_cpu:CPU|clk                                                        ; ARM_cpu:CPU|clk ; 0.000        ; 0.818      ; 0.673      ;
; -0.282 ; ARM_cpu:CPU|EXE_Stage_Reg:exe_stage_reg|alu_res[4]                      ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|LRU_rtl_1_bypass[3]                                                                        ; ARM_cpu:CPU|clk                                                        ; ARM_cpu:CPU|clk ; 0.000        ; 1.041      ; 0.911      ;
; -0.231 ; ARM_cpu:CPU|EXE_Stage_Reg:exe_stage_reg|alu_res[6]                      ; ARM_cpu:CPU|MEM_Stage_Reg:memory_stage_reg|alu_res_out[6]                                                                                          ; ARM_cpu:CPU|clk                                                        ; ARM_cpu:CPU|clk ; 0.000        ; 0.905      ; 0.826      ;
; -0.222 ; ARM_cpu:CPU|EXE_Stage_Reg:exe_stage_reg|alu_res[3]                      ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|altsyncram:LRU_rtl_0|altsyncram_74i1:auto_generated|ram_block1a0~porta_address_reg0        ; ARM_cpu:CPU|clk                                                        ; ARM_cpu:CPU|clk ; 0.000        ; 1.115      ; 1.031      ;
; -0.208 ; ARM_cpu:CPU|EXE_Stage_Reg:exe_stage_reg|alu_res[3]                      ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|altsyncram:way1_data_rtl_0|altsyncram_ftk1:auto_generated|ram_block1a18~porta_address_reg0 ; ARM_cpu:CPU|clk                                                        ; ARM_cpu:CPU|clk ; 0.000        ; 1.110      ; 1.040      ;
; -0.201 ; ARM_cpu:CPU|EXE_Stage_Reg:exe_stage_reg|alu_res[8]                      ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|altsyncram:way0_data_rtl_0|altsyncram_ftk1:auto_generated|ram_block1a18~porta_address_reg5 ; ARM_cpu:CPU|clk                                                        ; ARM_cpu:CPU|clk ; 0.000        ; 0.834      ; 0.771      ;
; -0.183 ; ARM_cpu:CPU|EXE_Stage_Reg:exe_stage_reg|alu_res[6]                      ; ARM_cpu:CPU|EXE_Stage_Reg:exe_stage_reg|val_rm[6]                                                                                                  ; ARM_cpu:CPU|clk                                                        ; ARM_cpu:CPU|clk ; 0.000        ; 0.905      ; 0.874      ;
; -0.177 ; ARM_cpu:CPU|EXE_Stage_Reg:exe_stage_reg|alu_res[6]                      ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|altsyncram:way1_data_rtl_0|altsyncram_ftk1:auto_generated|ram_block1a18~porta_address_reg3 ; ARM_cpu:CPU|clk                                                        ; ARM_cpu:CPU|clk ; 0.000        ; 0.977      ; 0.938      ;
; -0.173 ; ARM_cpu:CPU|EXE_Stage_Reg:exe_stage_reg|alu_res[5]                      ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|altsyncram:way0_data_rtl_0|altsyncram_ftk1:auto_generated|ram_block1a18~porta_address_reg2 ; ARM_cpu:CPU|clk                                                        ; ARM_cpu:CPU|clk ; 0.000        ; 0.971      ; 0.936      ;
; -0.158 ; ARM_cpu:CPU|EXE_Stage_Reg:exe_stage_reg|alu_res[6]                      ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|altsyncram:way0_data_rtl_0|altsyncram_ftk1:auto_generated|ram_block1a18~porta_address_reg3 ; ARM_cpu:CPU|clk                                                        ; ARM_cpu:CPU|clk ; 0.000        ; 0.971      ; 0.951      ;
; -0.146 ; ARM_cpu:CPU|EXE_Stage_Reg:exe_stage_reg|alu_res[7]                      ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|LRU_rtl_1_bypass[9]                                                                        ; ARM_cpu:CPU|clk                                                        ; ARM_cpu:CPU|clk ; 0.000        ; 0.909      ; 0.915      ;
; -0.144 ; ARM_cpu:CPU|EXE_Stage_Reg:exe_stage_reg|alu_res[4]                      ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|altsyncram:way0_data_rtl_0|altsyncram_ftk1:auto_generated|ram_block1a0~porta_address_reg1  ; ARM_cpu:CPU|clk                                                        ; ARM_cpu:CPU|clk ; 0.000        ; 1.096      ; 1.090      ;
; -0.138 ; ARM_cpu:CPU|EXE_Stage_Reg:exe_stage_reg|alu_res[14]                     ; ARM_cpu:CPU|MEM_Stage_Reg:memory_stage_reg|alu_res_out[14]                                                                                         ; ARM_cpu:CPU|clk                                                        ; ARM_cpu:CPU|clk ; 0.000        ; 0.658      ; 0.672      ;
; -0.136 ; ARM_cpu:CPU|EXE_Stage_Reg:exe_stage_reg|alu_res[5]                      ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|LRU_rtl_1_bypass[5]                                                                        ; ARM_cpu:CPU|clk                                                        ; ARM_cpu:CPU|clk ; 0.000        ; 0.911      ; 0.927      ;
; -0.133 ; ARM_cpu:CPU|EXE_Stage_Reg:exe_stage_reg|alu_res[3]                      ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|altsyncram:way0_data_rtl_0|altsyncram_ftk1:auto_generated|ram_block1a0~porta_address_reg0  ; ARM_cpu:CPU|clk                                                        ; ARM_cpu:CPU|clk ; 0.000        ; 1.097      ; 1.102      ;
; -0.123 ; ARM_cpu:CPU|EXE_Stage_Reg:exe_stage_reg|alu_res[6]                      ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|altsyncram:way1_data_rtl_0|altsyncram_ftk1:auto_generated|ram_block1a0~porta_address_reg3  ; ARM_cpu:CPU|clk                                                        ; ARM_cpu:CPU|clk ; 0.000        ; 0.955      ; 0.970      ;
; -0.117 ; ARM_cpu:CPU|EXE_Stage_Reg:exe_stage_reg|alu_res[3]                      ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|altsyncram:way1_data_rtl_0|altsyncram_ftk1:auto_generated|ram_block1a0~porta_address_reg0  ; ARM_cpu:CPU|clk                                                        ; ARM_cpu:CPU|clk ; 0.000        ; 1.088      ; 1.109      ;
; -0.095 ; ARM_cpu:CPU|EXE_Stage_Reg:exe_stage_reg|alu_res[13]                     ; ARM_cpu:CPU|MEM_Stage_Reg:memory_stage_reg|alu_res_out[13]                                                                                         ; ARM_cpu:CPU|clk                                                        ; ARM_cpu:CPU|clk ; 0.000        ; 0.634      ; 0.691      ;
; -0.086 ; ARM_cpu:CPU|EXE_Stage_Reg:exe_stage_reg|alu_res[18]                     ; ARM_cpu:CPU|MEM_Stage_Reg:memory_stage_reg|alu_res_out[18]                                                                                         ; ARM_cpu:CPU|clk                                                        ; ARM_cpu:CPU|clk ; 0.000        ; 0.719      ; 0.785      ;
; -0.043 ; ARM_cpu:CPU|EXE_Stage_Reg:exe_stage_reg|alu_res[4]                      ; ARM_cpu:CPU|MEM_Stage_Reg:memory_stage_reg|alu_res_out[4]                                                                                          ; ARM_cpu:CPU|clk                                                        ; ARM_cpu:CPU|clk ; 0.000        ; 1.061      ; 1.170      ;
; -0.043 ; ARM_cpu:CPU|EXE_Stage_Reg:exe_stage_reg|alu_res[15]                     ; ARM_cpu:CPU|MEM_Stage_Reg:memory_stage_reg|alu_res_out[15]                                                                                         ; ARM_cpu:CPU|clk                                                        ; ARM_cpu:CPU|clk ; 0.000        ; 0.658      ; 0.767      ;
; -0.035 ; ARM_cpu:CPU|EXE_Stage_Reg:exe_stage_reg|alu_res[18]                     ; ARM_cpu:CPU|EXE_Stage_Reg:exe_stage_reg|val_rm[18]                                                                                                 ; ARM_cpu:CPU|clk                                                        ; ARM_cpu:CPU|clk ; 0.000        ; 0.719      ; 0.836      ;
; -0.031 ; ARM_cpu:CPU|EXE_Stage_Reg:exe_stage_reg|alu_res[6]                      ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|altsyncram:LRU_rtl_0|altsyncram_74i1:auto_generated|ram_block1a0~porta_address_reg3        ; ARM_cpu:CPU|clk                                                        ; ARM_cpu:CPU|clk ; 0.000        ; 0.982      ; 1.089      ;
; -0.028 ; ARM_cpu:CPU|EXE_Stage_Reg:exe_stage_reg|alu_res[5]                      ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|altsyncram:way1_data_rtl_0|altsyncram_ftk1:auto_generated|ram_block1a0~porta_address_reg2  ; ARM_cpu:CPU|clk                                                        ; ARM_cpu:CPU|clk ; 0.000        ; 0.955      ; 1.065      ;
; -0.009 ; ARM_cpu:CPU|EXE_Stage_Reg:exe_stage_reg|alu_res[5]                      ; ARM_cpu:CPU|EXE_Stage_Reg:exe_stage_reg|val_rm[5]                                                                                                  ; ARM_cpu:CPU|clk                                                        ; ARM_cpu:CPU|clk ; 0.000        ; 0.905      ; 1.048      ;
; -0.009 ; ARM_cpu:CPU|EXE_Stage_Reg:exe_stage_reg|alu_res[9]                      ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0]                                                                             ; ARM_cpu:CPU|clk                                                        ; ARM_cpu:CPU|clk ; 0.000        ; 0.918      ; 1.061      ;
; -0.003 ; ARM_cpu:CPU|EXE_Stage_Reg:exe_stage_reg|alu_res[12]                     ; ARM_cpu:CPU|MEM_Stage_Reg:memory_stage_reg|alu_res_out[12]                                                                                         ; ARM_cpu:CPU|clk                                                        ; ARM_cpu:CPU|clk ; 0.000        ; 0.634      ; 0.783      ;
; 0.002  ; ARM_cpu:CPU|EXE_Stage_Reg:exe_stage_reg|alu_res[11]                     ; ARM_cpu:CPU|MEM_Stage_Reg:memory_stage_reg|alu_res_out[11]                                                                                         ; ARM_cpu:CPU|clk                                                        ; ARM_cpu:CPU|clk ; 0.000        ; 0.636      ; 0.790      ;
; 0.011  ; ARM_cpu:CPU|EXE_Stage_Reg:exe_stage_reg|alu_res[7]                      ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|altsyncram:way0_data_rtl_0|altsyncram_ftk1:auto_generated|ram_block1a18~porta_address_reg4 ; ARM_cpu:CPU|clk                                                        ; ARM_cpu:CPU|clk ; 0.000        ; 0.969      ; 1.118      ;
; 0.022  ; ARM_cpu:CPU|EXE_Stage_Reg:exe_stage_reg|alu_res[7]                      ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|altsyncram:way0_data_rtl_0|altsyncram_ftk1:auto_generated|ram_block1a0~porta_address_reg4  ; ARM_cpu:CPU|clk                                                        ; ARM_cpu:CPU|clk ; 0.000        ; 0.962      ; 1.122      ;
; 0.029  ; ARM_cpu:CPU|EXE_Stage_Reg:exe_stage_reg|alu_res[4]                      ; ARM_cpu:CPU|EXE_Stage_Reg:exe_stage_reg|val_rm[4]                                                                                                  ; ARM_cpu:CPU|clk                                                        ; ARM_cpu:CPU|clk ; 0.000        ; 1.037      ; 1.218      ;
; 0.035  ; ARM_cpu:CPU|EXE_Stage_Reg:exe_stage_reg|alu_res[5]                      ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|altsyncram:way1_data_rtl_0|altsyncram_ftk1:auto_generated|ram_block1a18~porta_address_reg2 ; ARM_cpu:CPU|clk                                                        ; ARM_cpu:CPU|clk ; 0.000        ; 0.977      ; 1.150      ;
; 0.055  ; ARM_cpu:CPU|EXE_Stage_Reg:exe_stage_reg|alu_res[11]                     ; ARM_cpu:CPU|EXE_Stage_Reg:exe_stage_reg|val_rm[11]                                                                                                 ; ARM_cpu:CPU|clk                                                        ; ARM_cpu:CPU|clk ; 0.000        ; 0.636      ; 0.843      ;
; 0.061  ; ARM_cpu:CPU|EXE_Stage_Reg:exe_stage_reg|alu_res[6]                      ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|LRU_rtl_1_bypass[7]                                                                        ; ARM_cpu:CPU|clk                                                        ; ARM_cpu:CPU|clk ; 0.000        ; 0.911      ; 1.124      ;
; 0.070  ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0]  ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_data_rtl_0_bypass[140]                                                                ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ; ARM_cpu:CPU|clk ; 0.000        ; 1.745      ; 2.108      ;
; 0.071  ; ARM_cpu:CPU|EXE_Stage_Reg:exe_stage_reg|alu_res[5]                      ; ARM_cpu:CPU|MEM_Stage_Reg:memory_stage_reg|alu_res_out[5]                                                                                          ; ARM_cpu:CPU|clk                                                        ; ARM_cpu:CPU|clk ; 0.000        ; 0.911      ; 1.134      ;
; 0.072  ; ARM_cpu:CPU|EXE_Stage_Reg:exe_stage_reg|alu_res[3]                      ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|altsyncram:way0_data_rtl_0|altsyncram_ftk1:auto_generated|ram_block1a18~porta_address_reg0 ; ARM_cpu:CPU|clk                                                        ; ARM_cpu:CPU|clk ; 0.000        ; 1.104      ; 1.314      ;
; 0.072  ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0]  ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_data_rtl_0_bypass[0]                                                                  ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ; ARM_cpu:CPU|clk ; 0.000        ; 1.745      ; 2.110      ;
; 0.081  ; ARM_cpu:CPU|EXE_Stage_Reg:exe_stage_reg|alu_res[4]                      ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|altsyncram:way1_data_rtl_0|altsyncram_ftk1:auto_generated|ram_block1a0~porta_address_reg1  ; ARM_cpu:CPU|clk                                                        ; ARM_cpu:CPU|clk ; 0.000        ; 1.087      ; 1.306      ;
; 0.089  ; ARM_cpu:CPU|EXE_Stage_Reg:exe_stage_reg|alu_res[6]                      ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|altsyncram:way0_data_rtl_0|altsyncram_ftk1:auto_generated|ram_block1a0~porta_address_reg3  ; ARM_cpu:CPU|clk                                                        ; ARM_cpu:CPU|clk ; 0.000        ; 0.964      ; 1.191      ;
; 0.091  ; ARM_cpu:CPU|EXE_Stage_Reg:exe_stage_reg|alu_res[8]                      ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|altsyncram:way1_data_rtl_0|altsyncram_ftk1:auto_generated|ram_block1a18~porta_address_reg5 ; ARM_cpu:CPU|clk                                                        ; ARM_cpu:CPU|clk ; 0.000        ; 0.840      ; 1.069      ;
; 0.116  ; ARM_cpu:CPU|EXE_Stage_Reg:exe_stage_reg|alu_res[5]                      ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|altsyncram:LRU_rtl_0|altsyncram_74i1:auto_generated|ram_block1a0~porta_address_reg2        ; ARM_cpu:CPU|clk                                                        ; ARM_cpu:CPU|clk ; 0.000        ; 0.982      ; 1.236      ;
; 0.139  ; ARM_cpu:CPU|EXE_Stage_Reg:exe_stage_reg|alu_res[10]                     ; ARM_cpu:CPU|EXE_Stage_Reg:exe_stage_reg|val_rm[10]                                                                                                 ; ARM_cpu:CPU|clk                                                        ; ARM_cpu:CPU|clk ; 0.000        ; 0.720      ; 1.011      ;
; 0.139  ; ARM_cpu:CPU|EXE_Stage_Reg:exe_stage_reg|alu_res[8]                      ; ARM_cpu:CPU|EXE_Stage_Reg:exe_stage_reg|val_rm[8]                                                                                                  ; ARM_cpu:CPU|clk                                                        ; ARM_cpu:CPU|clk ; 0.000        ; 0.768      ; 1.059      ;
; 0.141  ; ARM_cpu:CPU|EXE_Stage_Reg:exe_stage_reg|alu_res[7]                      ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|altsyncram:way1_data_rtl_0|altsyncram_ftk1:auto_generated|ram_block1a0~porta_address_reg4  ; ARM_cpu:CPU|clk                                                        ; ARM_cpu:CPU|clk ; 0.000        ; 0.953      ; 1.232      ;
; 0.157  ; ARM_cpu:CPU|EXE_Stage_Reg:exe_stage_reg|alu_res[5]                      ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|altsyncram:way0_data_rtl_0|altsyncram_ftk1:auto_generated|ram_block1a0~porta_address_reg2  ; ARM_cpu:CPU|clk                                                        ; ARM_cpu:CPU|clk ; 0.000        ; 0.964      ; 1.259      ;
; 0.190  ; ARM_cpu:CPU|EXE_Stage_Reg:exe_stage_reg|alu_res[3]                      ; ARM_cpu:CPU|EXE_Stage_Reg:exe_stage_reg|val_rm[3]                                                                                                  ; ARM_cpu:CPU|clk                                                        ; ARM_cpu:CPU|clk ; 0.000        ; 1.038      ; 1.380      ;
; 0.211  ; ARM_cpu:CPU|EXE_Stage_Reg:exe_stage_reg|alu_res[7]                      ; ARM_cpu:CPU|MEM_Stage_Reg:memory_stage_reg|alu_res_out[7]                                                                                          ; ARM_cpu:CPU|clk                                                        ; ARM_cpu:CPU|clk ; 0.000        ; 0.905      ; 1.268      ;
; 0.211  ; ARM_cpu:CPU|EXE_Stage_Reg:exe_stage_reg|alu_res[8]                      ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|LRU_rtl_1_bypass[11]                                                                       ; ARM_cpu:CPU|clk                                                        ; ARM_cpu:CPU|clk ; 0.000        ; 0.774      ; 1.137      ;
; 0.215  ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way1_tag[15][4] ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way1_tag[15][4]                                                                            ; ARM_cpu:CPU|clk                                                        ; ARM_cpu:CPU|clk ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way1_tag[13][4] ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way1_tag[13][4]                                                                            ; ARM_cpu:CPU|clk                                                        ; ARM_cpu:CPU|clk ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way1_tag[12][4] ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way1_tag[12][4]                                                                            ; ARM_cpu:CPU|clk                                                        ; ARM_cpu:CPU|clk ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way1_tag[14][4] ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way1_tag[14][4]                                                                            ; ARM_cpu:CPU|clk                                                        ; ARM_cpu:CPU|clk ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way1_tag[11][4] ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way1_tag[11][4]                                                                            ; ARM_cpu:CPU|clk                                                        ; ARM_cpu:CPU|clk ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way1_tag[10][4] ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way1_tag[10][4]                                                                            ; ARM_cpu:CPU|clk                                                        ; ARM_cpu:CPU|clk ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way1_tag[9][4]  ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way1_tag[9][4]                                                                             ; ARM_cpu:CPU|clk                                                        ; ARM_cpu:CPU|clk ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way1_tag[8][4]  ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way1_tag[8][4]                                                                             ; ARM_cpu:CPU|clk                                                        ; ARM_cpu:CPU|clk ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way1_tag[2][4]  ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way1_tag[2][4]                                                                             ; ARM_cpu:CPU|clk                                                        ; ARM_cpu:CPU|clk ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way1_tag[0][4]  ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way1_tag[0][4]                                                                             ; ARM_cpu:CPU|clk                                                        ; ARM_cpu:CPU|clk ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way1_tag[1][4]  ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way1_tag[1][4]                                                                             ; ARM_cpu:CPU|clk                                                        ; ARM_cpu:CPU|clk ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way1_tag[3][4]  ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way1_tag[3][4]                                                                             ; ARM_cpu:CPU|clk                                                        ; ARM_cpu:CPU|clk ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way1_tag[6][4]  ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way1_tag[6][4]                                                                             ; ARM_cpu:CPU|clk                                                        ; ARM_cpu:CPU|clk ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way1_tag[4][4]  ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way1_tag[4][4]                                                                             ; ARM_cpu:CPU|clk                                                        ; ARM_cpu:CPU|clk ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way1_tag[5][4]  ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way1_tag[5][4]                                                                             ; ARM_cpu:CPU|clk                                                        ; ARM_cpu:CPU|clk ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way1_tag[7][4]  ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way1_tag[7][4]                                                                             ; ARM_cpu:CPU|clk                                                        ; ARM_cpu:CPU|clk ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way1_tag[29][4] ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way1_tag[29][4]                                                                            ; ARM_cpu:CPU|clk                                                        ; ARM_cpu:CPU|clk ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way1_tag[25][4] ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way1_tag[25][4]                                                                            ; ARM_cpu:CPU|clk                                                        ; ARM_cpu:CPU|clk ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way1_tag[21][4] ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way1_tag[21][4]                                                                            ; ARM_cpu:CPU|clk                                                        ; ARM_cpu:CPU|clk ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way1_tag[17][4] ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way1_tag[17][4]                                                                            ; ARM_cpu:CPU|clk                                                        ; ARM_cpu:CPU|clk ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way1_tag[20][4] ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way1_tag[20][4]                                                                            ; ARM_cpu:CPU|clk                                                        ; ARM_cpu:CPU|clk ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way1_tag[28][4] ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way1_tag[28][4]                                                                            ; ARM_cpu:CPU|clk                                                        ; ARM_cpu:CPU|clk ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way1_tag[24][4] ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way1_tag[24][4]                                                                            ; ARM_cpu:CPU|clk                                                        ; ARM_cpu:CPU|clk ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way1_tag[16][4] ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way1_tag[16][4]                                                                            ; ARM_cpu:CPU|clk                                                        ; ARM_cpu:CPU|clk ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way1_tag[27][4] ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way1_tag[27][4]                                                                            ; ARM_cpu:CPU|clk                                                        ; ARM_cpu:CPU|clk ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way1_tag[23][4] ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way1_tag[23][4]                                                                            ; ARM_cpu:CPU|clk                                                        ; ARM_cpu:CPU|clk ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way1_tag[19][4] ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way1_tag[19][4]                                                                            ; ARM_cpu:CPU|clk                                                        ; ARM_cpu:CPU|clk ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way1_tag[31][4] ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way1_tag[31][4]                                                                            ; ARM_cpu:CPU|clk                                                        ; ARM_cpu:CPU|clk ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way1_tag[18][4] ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way1_tag[18][4]                                                                            ; ARM_cpu:CPU|clk                                                        ; ARM_cpu:CPU|clk ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way1_tag[26][4] ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way1_tag[26][4]                                                                            ; ARM_cpu:CPU|clk                                                        ; ARM_cpu:CPU|clk ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way1_tag[30][4] ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way1_tag[30][4]                                                                            ; ARM_cpu:CPU|clk                                                        ; ARM_cpu:CPU|clk ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way1_tag[22][4] ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way1_tag[22][4]                                                                            ; ARM_cpu:CPU|clk                                                        ; ARM_cpu:CPU|clk ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way1_tag[55][4] ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way1_tag[55][4]                                                                            ; ARM_cpu:CPU|clk                                                        ; ARM_cpu:CPU|clk ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way1_tag[59][4] ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way1_tag[59][4]                                                                            ; ARM_cpu:CPU|clk                                                        ; ARM_cpu:CPU|clk ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way1_tag[51][4] ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way1_tag[51][4]                                                                            ; ARM_cpu:CPU|clk                                                        ; ARM_cpu:CPU|clk ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way1_tag[63][4] ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way1_tag[63][4]                                                                            ; ARM_cpu:CPU|clk                                                        ; ARM_cpu:CPU|clk ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way1_tag[53][4] ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way1_tag[53][4]                                                                            ; ARM_cpu:CPU|clk                                                        ; ARM_cpu:CPU|clk ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way1_tag[57][4] ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way1_tag[57][4]                                                                            ; ARM_cpu:CPU|clk                                                        ; ARM_cpu:CPU|clk ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way1_tag[49][4] ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way1_tag[49][4]                                                                            ; ARM_cpu:CPU|clk                                                        ; ARM_cpu:CPU|clk ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way1_tag[61][4] ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way1_tag[61][4]                                                                            ; ARM_cpu:CPU|clk                                                        ; ARM_cpu:CPU|clk ; 0.000        ; 0.000      ; 0.367      ;
+--------+-------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------+-----------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm'                                                                                                                                                                                                        ;
+--------+--------------------------------------------------------+------------------------------------------------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                              ; To Node                                                          ; Launch Clock                              ; Latch Clock                               ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------+------------------------------------------------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+
; -1.365 ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm              ; ARM_cpu:CPU|EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[17] ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; 0.000        ; 2.313      ; 1.089      ;
; -1.292 ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm              ; ARM_cpu:CPU|EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[18] ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; 0.000        ; 2.312      ; 1.161      ;
; -1.284 ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm              ; ARM_cpu:CPU|EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[16] ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; 0.000        ; 2.336      ; 1.193      ;
; -1.238 ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm              ; ARM_cpu:CPU|EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[0]  ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; 0.000        ; 2.336      ; 1.239      ;
; -1.235 ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm              ; ARM_cpu:CPU|EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[12] ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; 0.000        ; 2.267      ; 1.173      ;
; -1.229 ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm              ; ARM_cpu:CPU|EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[9]  ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; 0.000        ; 2.339      ; 1.251      ;
; -1.213 ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm              ; ARM_cpu:CPU|EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[30] ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; 0.000        ; 2.289      ; 1.217      ;
; -1.200 ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm              ; ARM_cpu:CPU|EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[22] ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; 0.000        ; 2.256      ; 1.197      ;
; -1.190 ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm              ; ARM_cpu:CPU|EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[20] ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; 0.000        ; 2.306      ; 1.257      ;
; -1.089 ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm              ; ARM_cpu:CPU|EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[31] ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; 0.000        ; 2.331      ; 1.383      ;
; -1.072 ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm              ; ARM_cpu:CPU|EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[2]  ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; 0.000        ; 2.320      ; 1.389      ;
; -1.066 ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm              ; ARM_cpu:CPU|EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[4]  ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; 0.000        ; 2.263      ; 1.338      ;
; -1.058 ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm              ; ARM_cpu:CPU|EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[15] ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; 0.000        ; 2.277      ; 1.360      ;
; -1.052 ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm              ; ARM_cpu:CPU|EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[25] ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; 0.000        ; 2.278      ; 1.367      ;
; -1.037 ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm              ; ARM_cpu:CPU|EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[13] ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; 0.000        ; 2.338      ; 1.442      ;
; -0.977 ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm              ; ARM_cpu:CPU|EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[21] ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; 0.000        ; 2.254      ; 1.418      ;
; -0.967 ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm              ; ARM_cpu:CPU|EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[27] ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; 0.000        ; 2.263      ; 1.437      ;
; -0.967 ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm              ; ARM_cpu:CPU|EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[11] ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; 0.000        ; 2.262      ; 1.436      ;
; -0.956 ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm              ; ARM_cpu:CPU|EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[5]  ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; 0.000        ; 2.328      ; 1.513      ;
; -0.951 ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm              ; ARM_cpu:CPU|EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[3]  ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; 0.000        ; 2.320      ; 1.510      ;
; -0.929 ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm              ; ARM_cpu:CPU|EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[7]  ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; 0.000        ; 2.279      ; 1.491      ;
; -0.929 ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm              ; ARM_cpu:CPU|EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[8]  ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; 0.000        ; 2.317      ; 1.529      ;
; -0.907 ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm              ; ARM_cpu:CPU|EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[1]  ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; 0.000        ; 2.282      ; 1.516      ;
; -0.891 ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm              ; ARM_cpu:CPU|EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[10] ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; 0.000        ; 2.278      ; 1.528      ;
; -0.878 ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm              ; ARM_cpu:CPU|EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[24] ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; 0.000        ; 2.256      ; 1.519      ;
; -0.875 ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm              ; ARM_cpu:CPU|EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[26] ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; 0.000        ; 2.256      ; 1.522      ;
; -0.874 ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm              ; ARM_cpu:CPU|EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[23] ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; 0.000        ; 2.250      ; 1.517      ;
; -0.866 ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm              ; ARM_cpu:CPU|EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[19] ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; 0.000        ; 2.253      ; 1.528      ;
; -0.865 ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm              ; ARM_cpu:CPU|EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[17] ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; -0.500       ; 2.313      ; 1.089      ;
; -0.851 ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm              ; ARM_cpu:CPU|EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[14] ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; 0.000        ; 2.248      ; 1.538      ;
; -0.839 ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm              ; ARM_cpu:CPU|EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[6]  ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; 0.000        ; 2.328      ; 1.630      ;
; -0.792 ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm              ; ARM_cpu:CPU|EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[18] ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; -0.500       ; 2.312      ; 1.161      ;
; -0.784 ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm              ; ARM_cpu:CPU|EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[16] ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; -0.500       ; 2.336      ; 1.193      ;
; -0.751 ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm              ; ARM_cpu:CPU|EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[28] ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; 0.000        ; 2.306      ; 1.696      ;
; -0.738 ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm              ; ARM_cpu:CPU|EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[0]  ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; -0.500       ; 2.336      ; 1.239      ;
; -0.735 ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm              ; ARM_cpu:CPU|EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[12] ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; -0.500       ; 2.267      ; 1.173      ;
; -0.734 ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm              ; ARM_cpu:CPU|EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[29] ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; 0.000        ; 2.279      ; 1.686      ;
; -0.729 ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm              ; ARM_cpu:CPU|EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[9]  ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; -0.500       ; 2.339      ; 1.251      ;
; -0.713 ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm              ; ARM_cpu:CPU|EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[30] ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; -0.500       ; 2.289      ; 1.217      ;
; -0.700 ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm              ; ARM_cpu:CPU|EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[22] ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; -0.500       ; 2.256      ; 1.197      ;
; -0.690 ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm              ; ARM_cpu:CPU|EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[20] ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; -0.500       ; 2.306      ; 1.257      ;
; -0.589 ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm              ; ARM_cpu:CPU|EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[31] ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; -0.500       ; 2.331      ; 1.383      ;
; -0.572 ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm              ; ARM_cpu:CPU|EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[2]  ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; -0.500       ; 2.320      ; 1.389      ;
; -0.566 ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm              ; ARM_cpu:CPU|EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[4]  ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; -0.500       ; 2.263      ; 1.338      ;
; -0.558 ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm              ; ARM_cpu:CPU|EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[15] ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; -0.500       ; 2.277      ; 1.360      ;
; -0.552 ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm              ; ARM_cpu:CPU|EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[25] ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; -0.500       ; 2.278      ; 1.367      ;
; -0.537 ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm              ; ARM_cpu:CPU|EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[13] ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; -0.500       ; 2.338      ; 1.442      ;
; -0.477 ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm              ; ARM_cpu:CPU|EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[21] ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; -0.500       ; 2.254      ; 1.418      ;
; -0.467 ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm              ; ARM_cpu:CPU|EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[27] ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; -0.500       ; 2.263      ; 1.437      ;
; -0.467 ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm              ; ARM_cpu:CPU|EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[11] ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; -0.500       ; 2.262      ; 1.436      ;
; -0.456 ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm              ; ARM_cpu:CPU|EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[5]  ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; -0.500       ; 2.328      ; 1.513      ;
; -0.451 ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm              ; ARM_cpu:CPU|EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[3]  ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; -0.500       ; 2.320      ; 1.510      ;
; -0.429 ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm              ; ARM_cpu:CPU|EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[7]  ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; -0.500       ; 2.279      ; 1.491      ;
; -0.429 ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm              ; ARM_cpu:CPU|EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[8]  ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; -0.500       ; 2.317      ; 1.529      ;
; -0.407 ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm              ; ARM_cpu:CPU|EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[1]  ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; -0.500       ; 2.282      ; 1.516      ;
; -0.391 ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm              ; ARM_cpu:CPU|EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[10] ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; -0.500       ; 2.278      ; 1.528      ;
; -0.378 ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm              ; ARM_cpu:CPU|EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[24] ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; -0.500       ; 2.256      ; 1.519      ;
; -0.375 ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm              ; ARM_cpu:CPU|EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[26] ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; -0.500       ; 2.256      ; 1.522      ;
; -0.374 ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm              ; ARM_cpu:CPU|EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[23] ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; -0.500       ; 2.250      ; 1.517      ;
; -0.366 ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm              ; ARM_cpu:CPU|EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[19] ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; -0.500       ; 2.253      ; 1.528      ;
; -0.351 ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm              ; ARM_cpu:CPU|EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[14] ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; -0.500       ; 2.248      ; 1.538      ;
; -0.339 ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm              ; ARM_cpu:CPU|EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[6]  ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; -0.500       ; 2.328      ; 1.630      ;
; -0.251 ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm              ; ARM_cpu:CPU|EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[28] ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; -0.500       ; 2.306      ; 1.696      ;
; -0.234 ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm              ; ARM_cpu:CPU|EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[29] ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; -0.500       ; 2.279      ; 1.686      ;
; 0.269  ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|mem_w_en         ; ARM_cpu:CPU|EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[19] ; ARM_cpu:CPU|clk                           ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; -0.500       ; 1.057      ; 0.826      ;
; 0.270  ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|mem_w_en         ; ARM_cpu:CPU|EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[7]  ; ARM_cpu:CPU|clk                           ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; -0.500       ; 1.083      ; 0.853      ;
; 0.335  ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|mem_r_en         ; ARM_cpu:CPU|EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[17] ; ARM_cpu:CPU|clk                           ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; -0.500       ; 1.117      ; 0.952      ;
; 0.336  ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|mem_r_en         ; ARM_cpu:CPU|EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[18] ; ARM_cpu:CPU|clk                           ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; -0.500       ; 1.116      ; 0.952      ;
; 0.339  ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|mem_w_en         ; ARM_cpu:CPU|EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[29] ; ARM_cpu:CPU|clk                           ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; -0.500       ; 1.083      ; 0.922      ;
; 0.345  ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|mem_r_en         ; ARM_cpu:CPU|EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[23] ; ARM_cpu:CPU|clk                           ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; -0.500       ; 1.054      ; 0.899      ;
; 0.359  ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|mem_w_en         ; ARM_cpu:CPU|EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[23] ; ARM_cpu:CPU|clk                           ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; -0.500       ; 1.054      ; 0.913      ;
; 0.370  ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|mem_w_en         ; ARM_cpu:CPU|EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[16] ; ARM_cpu:CPU|clk                           ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; -0.500       ; 1.140      ; 1.010      ;
; 0.382  ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|mem_w_en         ; ARM_cpu:CPU|EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[31] ; ARM_cpu:CPU|clk                           ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; -0.500       ; 1.135      ; 1.017      ;
; 0.394  ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|mem_w_en         ; ARM_cpu:CPU|EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[28] ; ARM_cpu:CPU|clk                           ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; -0.500       ; 1.110      ; 1.004      ;
; 0.401  ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|mem_w_en         ; ARM_cpu:CPU|EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[20] ; ARM_cpu:CPU|clk                           ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; -0.500       ; 1.110      ; 1.011      ;
; 0.410  ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|mem_w_en         ; ARM_cpu:CPU|EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[21] ; ARM_cpu:CPU|clk                           ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; -0.500       ; 1.058      ; 0.968      ;
; 0.452  ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|mem_r_en         ; ARM_cpu:CPU|EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[7]  ; ARM_cpu:CPU|clk                           ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; -0.500       ; 1.083      ; 1.035      ;
; 0.452  ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|mem_r_en         ; ARM_cpu:CPU|EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[29] ; ARM_cpu:CPU|clk                           ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; -0.500       ; 1.083      ; 1.035      ;
; 0.460  ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|mem_r_en         ; ARM_cpu:CPU|EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[31] ; ARM_cpu:CPU|clk                           ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; -0.500       ; 1.135      ; 1.095      ;
; 0.501  ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|mem_r_en         ; ARM_cpu:CPU|EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[16] ; ARM_cpu:CPU|clk                           ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; -0.500       ; 1.140      ; 1.141      ;
; 0.517  ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|mem_r_en         ; ARM_cpu:CPU|EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[28] ; ARM_cpu:CPU|clk                           ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; -0.500       ; 1.110      ; 1.127      ;
; 0.526  ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|mem_r_en         ; ARM_cpu:CPU|EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[20] ; ARM_cpu:CPU|clk                           ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; -0.500       ; 1.110      ; 1.136      ;
; 0.550  ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|mem_r_en         ; ARM_cpu:CPU|EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[19] ; ARM_cpu:CPU|clk                           ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; -0.500       ; 1.057      ; 1.107      ;
; 0.560  ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|mem_r_en         ; ARM_cpu:CPU|EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[22] ; ARM_cpu:CPU|clk                           ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; -0.500       ; 1.060      ; 1.120      ;
; 0.601  ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|mem_w_en         ; ARM_cpu:CPU|EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[22] ; ARM_cpu:CPU|clk                           ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; -0.500       ; 1.060      ; 1.161      ;
; 0.611  ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|mem_w_en         ; ARM_cpu:CPU|EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[30] ; ARM_cpu:CPU|clk                           ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; -0.500       ; 1.093      ; 1.204      ;
; 0.616  ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|mem_w_en         ; ARM_cpu:CPU|EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[17] ; ARM_cpu:CPU|clk                           ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; -0.500       ; 1.117      ; 1.233      ;
; 0.618  ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|mem_w_en         ; ARM_cpu:CPU|EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[18] ; ARM_cpu:CPU|clk                           ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; -0.500       ; 1.116      ; 1.234      ;
; 0.714  ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|mem_r_en         ; ARM_cpu:CPU|EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[21] ; ARM_cpu:CPU|clk                           ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; -0.500       ; 1.058      ; 1.272      ;
; 0.793  ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|mem_r_en         ; ARM_cpu:CPU|EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[30] ; ARM_cpu:CPU|clk                           ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; -0.500       ; 1.093      ; 1.386      ;
; 0.832  ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|shift_operand[4] ; ARM_cpu:CPU|EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[17] ; ARM_cpu:CPU|clk                           ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; -0.500       ; 1.026      ; 1.358      ;
; 0.878  ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|mem_w_en         ; ARM_cpu:CPU|EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[12] ; ARM_cpu:CPU|clk                           ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; -0.500       ; 1.071      ; 1.449      ;
; 0.884  ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|mem_w_en         ; ARM_cpu:CPU|EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[9]  ; ARM_cpu:CPU|clk                           ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; -0.500       ; 1.143      ; 1.527      ;
; 0.904  ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|shift_operand[9] ; ARM_cpu:CPU|EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[30] ; ARM_cpu:CPU|clk                           ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; -0.500       ; 0.581      ; 0.985      ;
; 0.905  ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|shift_operand[4] ; ARM_cpu:CPU|EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[18] ; ARM_cpu:CPU|clk                           ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; -0.500       ; 1.025      ; 1.430      ;
; 0.913  ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|shift_operand[4] ; ARM_cpu:CPU|EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[16] ; ARM_cpu:CPU|clk                           ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; -0.500       ; 1.049      ; 1.462      ;
; 0.924  ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|shift_operand[4] ; ARM_cpu:CPU|EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[4]  ; ARM_cpu:CPU|clk                           ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; -0.500       ; 0.976      ; 1.400      ;
; 0.959  ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|shift_operand[4] ; ARM_cpu:CPU|EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[0]  ; ARM_cpu:CPU|clk                           ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; -0.500       ; 1.049      ; 1.508      ;
; 0.983  ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|shift_operand[9] ; ARM_cpu:CPU|EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[20] ; ARM_cpu:CPU|clk                           ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; -0.500       ; 0.598      ; 1.081      ;
; 0.984  ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|shift_operand[4] ; ARM_cpu:CPU|EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[30] ; ARM_cpu:CPU|clk                           ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; -0.500       ; 1.002      ; 1.486      ;
+--------+--------------------------------------------------------+------------------------------------------------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'CLOCK_50'                                                                                         ;
+--------+-----------------+-----------------+-----------------+-------------+--------------+------------+------------+
; Slack  ; From Node       ; To Node         ; Launch Clock    ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------+-----------------+-----------------+-------------+--------------+------------+------------+
; -1.299 ; ARM_cpu:CPU|clk ; ARM_cpu:CPU|clk ; ARM_cpu:CPU|clk ; CLOCK_50    ; 0.000        ; 1.373      ; 0.367      ;
; -0.799 ; ARM_cpu:CPU|clk ; ARM_cpu:CPU|clk ; ARM_cpu:CPU|clk ; CLOCK_50    ; -0.500       ; 1.373      ; 0.367      ;
+--------+-----------------+-----------------+-----------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'ARM_cpu:CPU|clk'                                                                                                                                                                                            ;
+--------+--------------+----------------+------------------+-----------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock           ; Clock Edge ; Target                                                                                                                                            ;
+--------+--------------+----------------+------------------+-----------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; ARM_cpu:CPU|clk ; Rise       ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|altsyncram:LRU_rtl_0|altsyncram_74i1:auto_generated|ram_block1a0~porta_address_reg0       ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; ARM_cpu:CPU|clk ; Rise       ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|altsyncram:LRU_rtl_0|altsyncram_74i1:auto_generated|ram_block1a0~porta_address_reg0       ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; ARM_cpu:CPU|clk ; Rise       ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|altsyncram:LRU_rtl_0|altsyncram_74i1:auto_generated|ram_block1a0~porta_address_reg1       ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; ARM_cpu:CPU|clk ; Rise       ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|altsyncram:LRU_rtl_0|altsyncram_74i1:auto_generated|ram_block1a0~porta_address_reg1       ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; ARM_cpu:CPU|clk ; Rise       ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|altsyncram:LRU_rtl_0|altsyncram_74i1:auto_generated|ram_block1a0~porta_address_reg2       ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; ARM_cpu:CPU|clk ; Rise       ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|altsyncram:LRU_rtl_0|altsyncram_74i1:auto_generated|ram_block1a0~porta_address_reg2       ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; ARM_cpu:CPU|clk ; Rise       ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|altsyncram:LRU_rtl_0|altsyncram_74i1:auto_generated|ram_block1a0~porta_address_reg3       ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; ARM_cpu:CPU|clk ; Rise       ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|altsyncram:LRU_rtl_0|altsyncram_74i1:auto_generated|ram_block1a0~porta_address_reg3       ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; ARM_cpu:CPU|clk ; Rise       ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|altsyncram:LRU_rtl_0|altsyncram_74i1:auto_generated|ram_block1a0~porta_address_reg4       ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; ARM_cpu:CPU|clk ; Rise       ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|altsyncram:LRU_rtl_0|altsyncram_74i1:auto_generated|ram_block1a0~porta_address_reg4       ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; ARM_cpu:CPU|clk ; Rise       ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|altsyncram:LRU_rtl_0|altsyncram_74i1:auto_generated|ram_block1a0~porta_address_reg5       ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; ARM_cpu:CPU|clk ; Rise       ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|altsyncram:LRU_rtl_0|altsyncram_74i1:auto_generated|ram_block1a0~porta_address_reg5       ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; ARM_cpu:CPU|clk ; Rise       ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|altsyncram:LRU_rtl_0|altsyncram_74i1:auto_generated|ram_block1a0~porta_datain_reg0        ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; ARM_cpu:CPU|clk ; Rise       ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|altsyncram:LRU_rtl_0|altsyncram_74i1:auto_generated|ram_block1a0~porta_datain_reg0        ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; ARM_cpu:CPU|clk ; Rise       ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|altsyncram:LRU_rtl_0|altsyncram_74i1:auto_generated|ram_block1a0~porta_datain_reg1        ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; ARM_cpu:CPU|clk ; Rise       ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|altsyncram:LRU_rtl_0|altsyncram_74i1:auto_generated|ram_block1a0~porta_datain_reg1        ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; ARM_cpu:CPU|clk ; Rise       ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|altsyncram:LRU_rtl_0|altsyncram_74i1:auto_generated|ram_block1a0~porta_memory_reg0        ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; ARM_cpu:CPU|clk ; Rise       ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|altsyncram:LRU_rtl_0|altsyncram_74i1:auto_generated|ram_block1a0~porta_memory_reg0        ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; ARM_cpu:CPU|clk ; Rise       ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|altsyncram:LRU_rtl_0|altsyncram_74i1:auto_generated|ram_block1a0~porta_we_reg             ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; ARM_cpu:CPU|clk ; Rise       ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|altsyncram:LRU_rtl_0|altsyncram_74i1:auto_generated|ram_block1a0~porta_we_reg             ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; ARM_cpu:CPU|clk ; Rise       ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|altsyncram:LRU_rtl_0|altsyncram_74i1:auto_generated|ram_block1a0~portb_address_reg0       ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; ARM_cpu:CPU|clk ; Rise       ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|altsyncram:LRU_rtl_0|altsyncram_74i1:auto_generated|ram_block1a0~portb_address_reg0       ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; ARM_cpu:CPU|clk ; Rise       ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|altsyncram:LRU_rtl_0|altsyncram_74i1:auto_generated|ram_block1a0~portb_address_reg1       ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; ARM_cpu:CPU|clk ; Rise       ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|altsyncram:LRU_rtl_0|altsyncram_74i1:auto_generated|ram_block1a0~portb_address_reg1       ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; ARM_cpu:CPU|clk ; Rise       ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|altsyncram:LRU_rtl_0|altsyncram_74i1:auto_generated|ram_block1a0~portb_address_reg2       ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; ARM_cpu:CPU|clk ; Rise       ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|altsyncram:LRU_rtl_0|altsyncram_74i1:auto_generated|ram_block1a0~portb_address_reg2       ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; ARM_cpu:CPU|clk ; Rise       ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|altsyncram:LRU_rtl_0|altsyncram_74i1:auto_generated|ram_block1a0~portb_address_reg3       ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; ARM_cpu:CPU|clk ; Rise       ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|altsyncram:LRU_rtl_0|altsyncram_74i1:auto_generated|ram_block1a0~portb_address_reg3       ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; ARM_cpu:CPU|clk ; Rise       ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|altsyncram:LRU_rtl_0|altsyncram_74i1:auto_generated|ram_block1a0~portb_address_reg4       ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; ARM_cpu:CPU|clk ; Rise       ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|altsyncram:LRU_rtl_0|altsyncram_74i1:auto_generated|ram_block1a0~portb_address_reg4       ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; ARM_cpu:CPU|clk ; Rise       ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|altsyncram:LRU_rtl_0|altsyncram_74i1:auto_generated|ram_block1a0~portb_address_reg5       ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; ARM_cpu:CPU|clk ; Rise       ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|altsyncram:LRU_rtl_0|altsyncram_74i1:auto_generated|ram_block1a0~portb_address_reg5       ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; ARM_cpu:CPU|clk ; Rise       ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|altsyncram:LRU_rtl_1|altsyncram_74i1:auto_generated|ram_block1a0~porta_memory_reg0        ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; ARM_cpu:CPU|clk ; Rise       ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|altsyncram:LRU_rtl_1|altsyncram_74i1:auto_generated|ram_block1a0~porta_memory_reg0        ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; ARM_cpu:CPU|clk ; Rise       ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|altsyncram:way0_data_rtl_0|altsyncram_ftk1:auto_generated|ram_block1a0~porta_address_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; ARM_cpu:CPU|clk ; Rise       ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|altsyncram:way0_data_rtl_0|altsyncram_ftk1:auto_generated|ram_block1a0~porta_address_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; ARM_cpu:CPU|clk ; Rise       ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|altsyncram:way0_data_rtl_0|altsyncram_ftk1:auto_generated|ram_block1a0~porta_address_reg1 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; ARM_cpu:CPU|clk ; Rise       ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|altsyncram:way0_data_rtl_0|altsyncram_ftk1:auto_generated|ram_block1a0~porta_address_reg1 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; ARM_cpu:CPU|clk ; Rise       ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|altsyncram:way0_data_rtl_0|altsyncram_ftk1:auto_generated|ram_block1a0~porta_address_reg2 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; ARM_cpu:CPU|clk ; Rise       ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|altsyncram:way0_data_rtl_0|altsyncram_ftk1:auto_generated|ram_block1a0~porta_address_reg2 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; ARM_cpu:CPU|clk ; Rise       ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|altsyncram:way0_data_rtl_0|altsyncram_ftk1:auto_generated|ram_block1a0~porta_address_reg3 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; ARM_cpu:CPU|clk ; Rise       ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|altsyncram:way0_data_rtl_0|altsyncram_ftk1:auto_generated|ram_block1a0~porta_address_reg3 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; ARM_cpu:CPU|clk ; Rise       ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|altsyncram:way0_data_rtl_0|altsyncram_ftk1:auto_generated|ram_block1a0~porta_address_reg4 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; ARM_cpu:CPU|clk ; Rise       ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|altsyncram:way0_data_rtl_0|altsyncram_ftk1:auto_generated|ram_block1a0~porta_address_reg4 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; ARM_cpu:CPU|clk ; Rise       ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|altsyncram:way0_data_rtl_0|altsyncram_ftk1:auto_generated|ram_block1a0~porta_address_reg5 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; ARM_cpu:CPU|clk ; Rise       ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|altsyncram:way0_data_rtl_0|altsyncram_ftk1:auto_generated|ram_block1a0~porta_address_reg5 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; ARM_cpu:CPU|clk ; Rise       ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|altsyncram:way0_data_rtl_0|altsyncram_ftk1:auto_generated|ram_block1a0~porta_bytena_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; ARM_cpu:CPU|clk ; Rise       ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|altsyncram:way0_data_rtl_0|altsyncram_ftk1:auto_generated|ram_block1a0~porta_bytena_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; ARM_cpu:CPU|clk ; Rise       ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|altsyncram:way0_data_rtl_0|altsyncram_ftk1:auto_generated|ram_block1a0~porta_bytena_reg1  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; ARM_cpu:CPU|clk ; Rise       ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|altsyncram:way0_data_rtl_0|altsyncram_ftk1:auto_generated|ram_block1a0~porta_bytena_reg1  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; ARM_cpu:CPU|clk ; Rise       ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|altsyncram:way0_data_rtl_0|altsyncram_ftk1:auto_generated|ram_block1a0~porta_bytena_reg2  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; ARM_cpu:CPU|clk ; Rise       ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|altsyncram:way0_data_rtl_0|altsyncram_ftk1:auto_generated|ram_block1a0~porta_bytena_reg2  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; ARM_cpu:CPU|clk ; Rise       ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|altsyncram:way0_data_rtl_0|altsyncram_ftk1:auto_generated|ram_block1a0~porta_bytena_reg3  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; ARM_cpu:CPU|clk ; Rise       ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|altsyncram:way0_data_rtl_0|altsyncram_ftk1:auto_generated|ram_block1a0~porta_bytena_reg3  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; ARM_cpu:CPU|clk ; Rise       ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|altsyncram:way0_data_rtl_0|altsyncram_ftk1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; ARM_cpu:CPU|clk ; Rise       ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|altsyncram:way0_data_rtl_0|altsyncram_ftk1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; ARM_cpu:CPU|clk ; Rise       ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|altsyncram:way0_data_rtl_0|altsyncram_ftk1:auto_generated|ram_block1a0~porta_datain_reg1  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; ARM_cpu:CPU|clk ; Rise       ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|altsyncram:way0_data_rtl_0|altsyncram_ftk1:auto_generated|ram_block1a0~porta_datain_reg1  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; ARM_cpu:CPU|clk ; Rise       ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|altsyncram:way0_data_rtl_0|altsyncram_ftk1:auto_generated|ram_block1a0~porta_datain_reg10 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; ARM_cpu:CPU|clk ; Rise       ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|altsyncram:way0_data_rtl_0|altsyncram_ftk1:auto_generated|ram_block1a0~porta_datain_reg10 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; ARM_cpu:CPU|clk ; Rise       ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|altsyncram:way0_data_rtl_0|altsyncram_ftk1:auto_generated|ram_block1a0~porta_datain_reg11 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; ARM_cpu:CPU|clk ; Rise       ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|altsyncram:way0_data_rtl_0|altsyncram_ftk1:auto_generated|ram_block1a0~porta_datain_reg11 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; ARM_cpu:CPU|clk ; Rise       ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|altsyncram:way0_data_rtl_0|altsyncram_ftk1:auto_generated|ram_block1a0~porta_datain_reg12 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; ARM_cpu:CPU|clk ; Rise       ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|altsyncram:way0_data_rtl_0|altsyncram_ftk1:auto_generated|ram_block1a0~porta_datain_reg12 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; ARM_cpu:CPU|clk ; Rise       ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|altsyncram:way0_data_rtl_0|altsyncram_ftk1:auto_generated|ram_block1a0~porta_datain_reg13 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; ARM_cpu:CPU|clk ; Rise       ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|altsyncram:way0_data_rtl_0|altsyncram_ftk1:auto_generated|ram_block1a0~porta_datain_reg13 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; ARM_cpu:CPU|clk ; Rise       ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|altsyncram:way0_data_rtl_0|altsyncram_ftk1:auto_generated|ram_block1a0~porta_datain_reg14 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; ARM_cpu:CPU|clk ; Rise       ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|altsyncram:way0_data_rtl_0|altsyncram_ftk1:auto_generated|ram_block1a0~porta_datain_reg14 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; ARM_cpu:CPU|clk ; Rise       ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|altsyncram:way0_data_rtl_0|altsyncram_ftk1:auto_generated|ram_block1a0~porta_datain_reg15 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; ARM_cpu:CPU|clk ; Rise       ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|altsyncram:way0_data_rtl_0|altsyncram_ftk1:auto_generated|ram_block1a0~porta_datain_reg15 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; ARM_cpu:CPU|clk ; Rise       ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|altsyncram:way0_data_rtl_0|altsyncram_ftk1:auto_generated|ram_block1a0~porta_datain_reg16 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; ARM_cpu:CPU|clk ; Rise       ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|altsyncram:way0_data_rtl_0|altsyncram_ftk1:auto_generated|ram_block1a0~porta_datain_reg16 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; ARM_cpu:CPU|clk ; Rise       ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|altsyncram:way0_data_rtl_0|altsyncram_ftk1:auto_generated|ram_block1a0~porta_datain_reg17 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; ARM_cpu:CPU|clk ; Rise       ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|altsyncram:way0_data_rtl_0|altsyncram_ftk1:auto_generated|ram_block1a0~porta_datain_reg17 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; ARM_cpu:CPU|clk ; Rise       ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|altsyncram:way0_data_rtl_0|altsyncram_ftk1:auto_generated|ram_block1a0~porta_datain_reg18 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; ARM_cpu:CPU|clk ; Rise       ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|altsyncram:way0_data_rtl_0|altsyncram_ftk1:auto_generated|ram_block1a0~porta_datain_reg18 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; ARM_cpu:CPU|clk ; Rise       ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|altsyncram:way0_data_rtl_0|altsyncram_ftk1:auto_generated|ram_block1a0~porta_datain_reg19 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; ARM_cpu:CPU|clk ; Rise       ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|altsyncram:way0_data_rtl_0|altsyncram_ftk1:auto_generated|ram_block1a0~porta_datain_reg19 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; ARM_cpu:CPU|clk ; Rise       ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|altsyncram:way0_data_rtl_0|altsyncram_ftk1:auto_generated|ram_block1a0~porta_datain_reg2  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; ARM_cpu:CPU|clk ; Rise       ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|altsyncram:way0_data_rtl_0|altsyncram_ftk1:auto_generated|ram_block1a0~porta_datain_reg2  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; ARM_cpu:CPU|clk ; Rise       ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|altsyncram:way0_data_rtl_0|altsyncram_ftk1:auto_generated|ram_block1a0~porta_datain_reg20 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; ARM_cpu:CPU|clk ; Rise       ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|altsyncram:way0_data_rtl_0|altsyncram_ftk1:auto_generated|ram_block1a0~porta_datain_reg20 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; ARM_cpu:CPU|clk ; Rise       ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|altsyncram:way0_data_rtl_0|altsyncram_ftk1:auto_generated|ram_block1a0~porta_datain_reg21 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; ARM_cpu:CPU|clk ; Rise       ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|altsyncram:way0_data_rtl_0|altsyncram_ftk1:auto_generated|ram_block1a0~porta_datain_reg21 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; ARM_cpu:CPU|clk ; Rise       ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|altsyncram:way0_data_rtl_0|altsyncram_ftk1:auto_generated|ram_block1a0~porta_datain_reg22 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; ARM_cpu:CPU|clk ; Rise       ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|altsyncram:way0_data_rtl_0|altsyncram_ftk1:auto_generated|ram_block1a0~porta_datain_reg22 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; ARM_cpu:CPU|clk ; Rise       ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|altsyncram:way0_data_rtl_0|altsyncram_ftk1:auto_generated|ram_block1a0~porta_datain_reg23 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; ARM_cpu:CPU|clk ; Rise       ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|altsyncram:way0_data_rtl_0|altsyncram_ftk1:auto_generated|ram_block1a0~porta_datain_reg23 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; ARM_cpu:CPU|clk ; Rise       ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|altsyncram:way0_data_rtl_0|altsyncram_ftk1:auto_generated|ram_block1a0~porta_datain_reg24 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; ARM_cpu:CPU|clk ; Rise       ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|altsyncram:way0_data_rtl_0|altsyncram_ftk1:auto_generated|ram_block1a0~porta_datain_reg24 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; ARM_cpu:CPU|clk ; Rise       ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|altsyncram:way0_data_rtl_0|altsyncram_ftk1:auto_generated|ram_block1a0~porta_datain_reg25 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; ARM_cpu:CPU|clk ; Rise       ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|altsyncram:way0_data_rtl_0|altsyncram_ftk1:auto_generated|ram_block1a0~porta_datain_reg25 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; ARM_cpu:CPU|clk ; Rise       ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|altsyncram:way0_data_rtl_0|altsyncram_ftk1:auto_generated|ram_block1a0~porta_datain_reg26 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; ARM_cpu:CPU|clk ; Rise       ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|altsyncram:way0_data_rtl_0|altsyncram_ftk1:auto_generated|ram_block1a0~porta_datain_reg26 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; ARM_cpu:CPU|clk ; Rise       ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|altsyncram:way0_data_rtl_0|altsyncram_ftk1:auto_generated|ram_block1a0~porta_datain_reg27 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; ARM_cpu:CPU|clk ; Rise       ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|altsyncram:way0_data_rtl_0|altsyncram_ftk1:auto_generated|ram_block1a0~porta_datain_reg27 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; ARM_cpu:CPU|clk ; Rise       ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|altsyncram:way0_data_rtl_0|altsyncram_ftk1:auto_generated|ram_block1a0~porta_datain_reg28 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; ARM_cpu:CPU|clk ; Rise       ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|altsyncram:way0_data_rtl_0|altsyncram_ftk1:auto_generated|ram_block1a0~porta_datain_reg28 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; ARM_cpu:CPU|clk ; Rise       ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|altsyncram:way0_data_rtl_0|altsyncram_ftk1:auto_generated|ram_block1a0~porta_datain_reg29 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; ARM_cpu:CPU|clk ; Rise       ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|altsyncram:way0_data_rtl_0|altsyncram_ftk1:auto_generated|ram_block1a0~porta_datain_reg29 ;
+--------+--------------+----------------+------------------+-----------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'CLOCK_50'                                                           ;
+--------+--------------+----------------+------------------+----------+------------+------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target           ;
+--------+--------------+----------------+------------------+----------+------------+------------------+
; -1.380 ; 1.000        ; 2.380          ; Port Rate        ; CLOCK_50 ; Rise       ; CLOCK_50         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; ARM_cpu:CPU|clk  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; ARM_cpu:CPU|clk  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50|combout ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50|combout ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CPU|clk|clk      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CPU|clk|clk      ;
+--------+--------------+----------------+------------------+----------+------------+------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0]'                                                                                                    ;
+-------+--------------+----------------+------------------+------------------------------------------------------------------------+------------+------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                                  ; Clock Edge ; Target                                                     ;
+-------+--------------+----------------+------------------+------------------------------------------------------------------------+------------+------------------------------------------------------------+
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ; Rise       ; ARM_cpu:CPU|SRAM_Controller:sram_controller|high_data0[0]  ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ; Rise       ; ARM_cpu:CPU|SRAM_Controller:sram_controller|high_data0[0]  ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ; Rise       ; ARM_cpu:CPU|SRAM_Controller:sram_controller|high_data0[10] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ; Rise       ; ARM_cpu:CPU|SRAM_Controller:sram_controller|high_data0[10] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ; Rise       ; ARM_cpu:CPU|SRAM_Controller:sram_controller|high_data0[11] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ; Rise       ; ARM_cpu:CPU|SRAM_Controller:sram_controller|high_data0[11] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ; Rise       ; ARM_cpu:CPU|SRAM_Controller:sram_controller|high_data0[12] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ; Rise       ; ARM_cpu:CPU|SRAM_Controller:sram_controller|high_data0[12] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ; Rise       ; ARM_cpu:CPU|SRAM_Controller:sram_controller|high_data0[13] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ; Rise       ; ARM_cpu:CPU|SRAM_Controller:sram_controller|high_data0[13] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ; Rise       ; ARM_cpu:CPU|SRAM_Controller:sram_controller|high_data0[14] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ; Rise       ; ARM_cpu:CPU|SRAM_Controller:sram_controller|high_data0[14] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ; Rise       ; ARM_cpu:CPU|SRAM_Controller:sram_controller|high_data0[15] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ; Rise       ; ARM_cpu:CPU|SRAM_Controller:sram_controller|high_data0[15] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ; Rise       ; ARM_cpu:CPU|SRAM_Controller:sram_controller|high_data0[1]  ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ; Rise       ; ARM_cpu:CPU|SRAM_Controller:sram_controller|high_data0[1]  ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ; Rise       ; ARM_cpu:CPU|SRAM_Controller:sram_controller|high_data0[2]  ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ; Rise       ; ARM_cpu:CPU|SRAM_Controller:sram_controller|high_data0[2]  ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ; Rise       ; ARM_cpu:CPU|SRAM_Controller:sram_controller|high_data0[3]  ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ; Rise       ; ARM_cpu:CPU|SRAM_Controller:sram_controller|high_data0[3]  ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ; Rise       ; ARM_cpu:CPU|SRAM_Controller:sram_controller|high_data0[4]  ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ; Rise       ; ARM_cpu:CPU|SRAM_Controller:sram_controller|high_data0[4]  ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ; Rise       ; ARM_cpu:CPU|SRAM_Controller:sram_controller|high_data0[5]  ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ; Rise       ; ARM_cpu:CPU|SRAM_Controller:sram_controller|high_data0[5]  ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ; Rise       ; ARM_cpu:CPU|SRAM_Controller:sram_controller|high_data0[6]  ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ; Rise       ; ARM_cpu:CPU|SRAM_Controller:sram_controller|high_data0[6]  ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ; Rise       ; ARM_cpu:CPU|SRAM_Controller:sram_controller|high_data0[7]  ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ; Rise       ; ARM_cpu:CPU|SRAM_Controller:sram_controller|high_data0[7]  ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ; Rise       ; ARM_cpu:CPU|SRAM_Controller:sram_controller|high_data0[8]  ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ; Rise       ; ARM_cpu:CPU|SRAM_Controller:sram_controller|high_data0[8]  ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ; Rise       ; ARM_cpu:CPU|SRAM_Controller:sram_controller|high_data0[9]  ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ; Rise       ; ARM_cpu:CPU|SRAM_Controller:sram_controller|high_data0[9]  ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ; Rise       ; ARM_cpu:CPU|SRAM_Controller:sram_controller|high_data1[0]  ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ; Rise       ; ARM_cpu:CPU|SRAM_Controller:sram_controller|high_data1[0]  ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ; Rise       ; ARM_cpu:CPU|SRAM_Controller:sram_controller|high_data1[10] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ; Rise       ; ARM_cpu:CPU|SRAM_Controller:sram_controller|high_data1[10] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ; Rise       ; ARM_cpu:CPU|SRAM_Controller:sram_controller|high_data1[11] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ; Rise       ; ARM_cpu:CPU|SRAM_Controller:sram_controller|high_data1[11] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ; Rise       ; ARM_cpu:CPU|SRAM_Controller:sram_controller|high_data1[12] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ; Rise       ; ARM_cpu:CPU|SRAM_Controller:sram_controller|high_data1[12] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ; Rise       ; ARM_cpu:CPU|SRAM_Controller:sram_controller|high_data1[13] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ; Rise       ; ARM_cpu:CPU|SRAM_Controller:sram_controller|high_data1[13] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ; Rise       ; ARM_cpu:CPU|SRAM_Controller:sram_controller|high_data1[14] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ; Rise       ; ARM_cpu:CPU|SRAM_Controller:sram_controller|high_data1[14] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ; Rise       ; ARM_cpu:CPU|SRAM_Controller:sram_controller|high_data1[15] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ; Rise       ; ARM_cpu:CPU|SRAM_Controller:sram_controller|high_data1[15] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ; Rise       ; ARM_cpu:CPU|SRAM_Controller:sram_controller|high_data1[1]  ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ; Rise       ; ARM_cpu:CPU|SRAM_Controller:sram_controller|high_data1[1]  ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ; Rise       ; ARM_cpu:CPU|SRAM_Controller:sram_controller|high_data1[2]  ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ; Rise       ; ARM_cpu:CPU|SRAM_Controller:sram_controller|high_data1[2]  ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ; Rise       ; ARM_cpu:CPU|SRAM_Controller:sram_controller|high_data1[3]  ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ; Rise       ; ARM_cpu:CPU|SRAM_Controller:sram_controller|high_data1[3]  ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ; Rise       ; ARM_cpu:CPU|SRAM_Controller:sram_controller|high_data1[4]  ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ; Rise       ; ARM_cpu:CPU|SRAM_Controller:sram_controller|high_data1[4]  ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ; Rise       ; ARM_cpu:CPU|SRAM_Controller:sram_controller|high_data1[5]  ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ; Rise       ; ARM_cpu:CPU|SRAM_Controller:sram_controller|high_data1[5]  ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ; Rise       ; ARM_cpu:CPU|SRAM_Controller:sram_controller|high_data1[6]  ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ; Rise       ; ARM_cpu:CPU|SRAM_Controller:sram_controller|high_data1[6]  ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ; Rise       ; ARM_cpu:CPU|SRAM_Controller:sram_controller|high_data1[7]  ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ; Rise       ; ARM_cpu:CPU|SRAM_Controller:sram_controller|high_data1[7]  ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ; Rise       ; ARM_cpu:CPU|SRAM_Controller:sram_controller|high_data1[8]  ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ; Rise       ; ARM_cpu:CPU|SRAM_Controller:sram_controller|high_data1[8]  ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ; Rise       ; ARM_cpu:CPU|SRAM_Controller:sram_controller|high_data1[9]  ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ; Rise       ; ARM_cpu:CPU|SRAM_Controller:sram_controller|high_data1[9]  ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ; Rise       ; ARM_cpu:CPU|SRAM_Controller:sram_controller|low_data0[0]   ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ; Rise       ; ARM_cpu:CPU|SRAM_Controller:sram_controller|low_data0[0]   ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ; Rise       ; ARM_cpu:CPU|SRAM_Controller:sram_controller|low_data0[10]  ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ; Rise       ; ARM_cpu:CPU|SRAM_Controller:sram_controller|low_data0[10]  ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ; Rise       ; ARM_cpu:CPU|SRAM_Controller:sram_controller|low_data0[11]  ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ; Rise       ; ARM_cpu:CPU|SRAM_Controller:sram_controller|low_data0[11]  ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ; Rise       ; ARM_cpu:CPU|SRAM_Controller:sram_controller|low_data0[12]  ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ; Rise       ; ARM_cpu:CPU|SRAM_Controller:sram_controller|low_data0[12]  ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ; Rise       ; ARM_cpu:CPU|SRAM_Controller:sram_controller|low_data0[13]  ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ; Rise       ; ARM_cpu:CPU|SRAM_Controller:sram_controller|low_data0[13]  ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ; Rise       ; ARM_cpu:CPU|SRAM_Controller:sram_controller|low_data0[14]  ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ; Rise       ; ARM_cpu:CPU|SRAM_Controller:sram_controller|low_data0[14]  ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ; Rise       ; ARM_cpu:CPU|SRAM_Controller:sram_controller|low_data0[15]  ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ; Rise       ; ARM_cpu:CPU|SRAM_Controller:sram_controller|low_data0[15]  ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ; Rise       ; ARM_cpu:CPU|SRAM_Controller:sram_controller|low_data0[1]   ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ; Rise       ; ARM_cpu:CPU|SRAM_Controller:sram_controller|low_data0[1]   ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ; Rise       ; ARM_cpu:CPU|SRAM_Controller:sram_controller|low_data0[2]   ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ; Rise       ; ARM_cpu:CPU|SRAM_Controller:sram_controller|low_data0[2]   ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ; Rise       ; ARM_cpu:CPU|SRAM_Controller:sram_controller|low_data0[3]   ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ; Rise       ; ARM_cpu:CPU|SRAM_Controller:sram_controller|low_data0[3]   ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ; Rise       ; ARM_cpu:CPU|SRAM_Controller:sram_controller|low_data0[4]   ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ; Rise       ; ARM_cpu:CPU|SRAM_Controller:sram_controller|low_data0[4]   ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ; Rise       ; ARM_cpu:CPU|SRAM_Controller:sram_controller|low_data0[5]   ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ; Rise       ; ARM_cpu:CPU|SRAM_Controller:sram_controller|low_data0[5]   ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ; Rise       ; ARM_cpu:CPU|SRAM_Controller:sram_controller|low_data0[6]   ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ; Rise       ; ARM_cpu:CPU|SRAM_Controller:sram_controller|low_data0[6]   ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ; Rise       ; ARM_cpu:CPU|SRAM_Controller:sram_controller|low_data0[7]   ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ; Rise       ; ARM_cpu:CPU|SRAM_Controller:sram_controller|low_data0[7]   ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ; Rise       ; ARM_cpu:CPU|SRAM_Controller:sram_controller|low_data0[8]   ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ; Rise       ; ARM_cpu:CPU|SRAM_Controller:sram_controller|low_data0[8]   ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ; Rise       ; ARM_cpu:CPU|SRAM_Controller:sram_controller|low_data0[9]   ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ; Rise       ; ARM_cpu:CPU|SRAM_Controller:sram_controller|low_data0[9]   ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ; Rise       ; ARM_cpu:CPU|SRAM_Controller:sram_controller|low_data1[0]   ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ; Rise       ; ARM_cpu:CPU|SRAM_Controller:sram_controller|low_data1[0]   ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ; Rise       ; ARM_cpu:CPU|SRAM_Controller:sram_controller|low_data1[10]  ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ; Rise       ; ARM_cpu:CPU|SRAM_Controller:sram_controller|low_data1[10]  ;
+-------+--------------+----------------+------------------+------------------------------------------------------------------------+------------+------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm'                                                                                                          ;
+-------+--------------+----------------+------------------+-------------------------------------------+------------+------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                     ; Clock Edge ; Target                                                           ;
+-------+--------------+----------------+------------------+-------------------------------------------+------------+------------------------------------------------------------------+
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; Fall       ; ARM_cpu:CPU|EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[0]  ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; Fall       ; ARM_cpu:CPU|EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[0]  ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; Fall       ; ARM_cpu:CPU|EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[10] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; Fall       ; ARM_cpu:CPU|EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[10] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; Fall       ; ARM_cpu:CPU|EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[11] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; Fall       ; ARM_cpu:CPU|EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[11] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; Fall       ; ARM_cpu:CPU|EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[12] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; Fall       ; ARM_cpu:CPU|EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[12] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; Fall       ; ARM_cpu:CPU|EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[13] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; Fall       ; ARM_cpu:CPU|EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[13] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; Fall       ; ARM_cpu:CPU|EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[14] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; Fall       ; ARM_cpu:CPU|EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[14] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; Fall       ; ARM_cpu:CPU|EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[15] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; Fall       ; ARM_cpu:CPU|EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[15] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; Fall       ; ARM_cpu:CPU|EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[16] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; Fall       ; ARM_cpu:CPU|EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[16] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; Fall       ; ARM_cpu:CPU|EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[17] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; Fall       ; ARM_cpu:CPU|EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[17] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; Fall       ; ARM_cpu:CPU|EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[18] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; Fall       ; ARM_cpu:CPU|EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[18] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; Fall       ; ARM_cpu:CPU|EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[19] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; Fall       ; ARM_cpu:CPU|EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[19] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; Fall       ; ARM_cpu:CPU|EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[1]  ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; Fall       ; ARM_cpu:CPU|EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[1]  ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; Fall       ; ARM_cpu:CPU|EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[20] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; Fall       ; ARM_cpu:CPU|EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[20] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; Fall       ; ARM_cpu:CPU|EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[21] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; Fall       ; ARM_cpu:CPU|EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[21] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; Fall       ; ARM_cpu:CPU|EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[22] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; Fall       ; ARM_cpu:CPU|EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[22] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; Fall       ; ARM_cpu:CPU|EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[23] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; Fall       ; ARM_cpu:CPU|EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[23] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; Fall       ; ARM_cpu:CPU|EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[24] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; Fall       ; ARM_cpu:CPU|EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[24] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; Fall       ; ARM_cpu:CPU|EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[25] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; Fall       ; ARM_cpu:CPU|EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[25] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; Fall       ; ARM_cpu:CPU|EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[26] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; Fall       ; ARM_cpu:CPU|EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[26] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; Fall       ; ARM_cpu:CPU|EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[27] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; Fall       ; ARM_cpu:CPU|EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[27] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; Fall       ; ARM_cpu:CPU|EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[28] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; Fall       ; ARM_cpu:CPU|EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[28] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; Fall       ; ARM_cpu:CPU|EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[29] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; Fall       ; ARM_cpu:CPU|EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[29] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; Fall       ; ARM_cpu:CPU|EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[2]  ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; Fall       ; ARM_cpu:CPU|EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[2]  ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; Fall       ; ARM_cpu:CPU|EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[30] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; Fall       ; ARM_cpu:CPU|EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[30] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; Fall       ; ARM_cpu:CPU|EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[31] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; Fall       ; ARM_cpu:CPU|EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[31] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; Fall       ; ARM_cpu:CPU|EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[3]  ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; Fall       ; ARM_cpu:CPU|EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[3]  ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; Fall       ; ARM_cpu:CPU|EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[4]  ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; Fall       ; ARM_cpu:CPU|EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[4]  ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; Fall       ; ARM_cpu:CPU|EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[5]  ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; Fall       ; ARM_cpu:CPU|EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[5]  ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; Fall       ; ARM_cpu:CPU|EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[6]  ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; Fall       ; ARM_cpu:CPU|EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[6]  ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; Fall       ; ARM_cpu:CPU|EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[7]  ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; Fall       ; ARM_cpu:CPU|EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[7]  ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; Fall       ; ARM_cpu:CPU|EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[8]  ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; Fall       ; ARM_cpu:CPU|EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[8]  ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; Fall       ; ARM_cpu:CPU|EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[9]  ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; Fall       ; ARM_cpu:CPU|EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[9]  ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; Rise       ; CPU|exe_stage|val2_gen|val2[0]|datac                             ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; Rise       ; CPU|exe_stage|val2_gen|val2[0]|datac                             ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; Rise       ; CPU|exe_stage|val2_gen|val2[10]|datad                            ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; Rise       ; CPU|exe_stage|val2_gen|val2[10]|datad                            ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; Rise       ; CPU|exe_stage|val2_gen|val2[11]|datad                            ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; Rise       ; CPU|exe_stage|val2_gen|val2[11]|datad                            ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; Rise       ; CPU|exe_stage|val2_gen|val2[12]|datad                            ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; Rise       ; CPU|exe_stage|val2_gen|val2[12]|datad                            ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; Rise       ; CPU|exe_stage|val2_gen|val2[13]|datac                            ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; Rise       ; CPU|exe_stage|val2_gen|val2[13]|datac                            ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; Rise       ; CPU|exe_stage|val2_gen|val2[14]|datad                            ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; Rise       ; CPU|exe_stage|val2_gen|val2[14]|datad                            ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; Rise       ; CPU|exe_stage|val2_gen|val2[15]|datad                            ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; Rise       ; CPU|exe_stage|val2_gen|val2[15]|datad                            ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; Rise       ; CPU|exe_stage|val2_gen|val2[16]|datac                            ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; Rise       ; CPU|exe_stage|val2_gen|val2[16]|datac                            ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; Rise       ; CPU|exe_stage|val2_gen|val2[17]|datac                            ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; Rise       ; CPU|exe_stage|val2_gen|val2[17]|datac                            ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; Rise       ; CPU|exe_stage|val2_gen|val2[18]|datac                            ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; Rise       ; CPU|exe_stage|val2_gen|val2[18]|datac                            ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; Rise       ; CPU|exe_stage|val2_gen|val2[19]|datad                            ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; Rise       ; CPU|exe_stage|val2_gen|val2[19]|datad                            ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; Rise       ; CPU|exe_stage|val2_gen|val2[1]|datad                             ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; Rise       ; CPU|exe_stage|val2_gen|val2[1]|datad                             ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; Rise       ; CPU|exe_stage|val2_gen|val2[20]|datac                            ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; Rise       ; CPU|exe_stage|val2_gen|val2[20]|datac                            ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; Rise       ; CPU|exe_stage|val2_gen|val2[21]|datad                            ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; Rise       ; CPU|exe_stage|val2_gen|val2[21]|datad                            ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; Rise       ; CPU|exe_stage|val2_gen|val2[22]|datad                            ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; Rise       ; CPU|exe_stage|val2_gen|val2[22]|datad                            ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; Rise       ; CPU|exe_stage|val2_gen|val2[23]|datad                            ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; Rise       ; CPU|exe_stage|val2_gen|val2[23]|datad                            ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; Rise       ; CPU|exe_stage|val2_gen|val2[24]|datad                            ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; Rise       ; CPU|exe_stage|val2_gen|val2[24]|datad                            ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; Rise       ; CPU|exe_stage|val2_gen|val2[25]|datad                            ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; Rise       ; CPU|exe_stage|val2_gen|val2[25]|datad                            ;
+-------+--------------+----------------+------------------+-------------------------------------------+------------+------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                                                                                 ;
+--------------+------------------------------------------------------------------------+-------+-------+------------+------------------------------------------------------------------------+
; Data Port    ; Clock Port                                                             ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                        ;
+--------------+------------------------------------------------------------------------+-------+-------+------------+------------------------------------------------------------------------+
; SRAM_DQ[*]   ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ; 0.694 ; 0.694 ; Rise       ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ;
;  SRAM_DQ[0]  ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ; 0.547 ; 0.547 ; Rise       ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ;
;  SRAM_DQ[1]  ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ; 0.611 ; 0.611 ; Rise       ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ;
;  SRAM_DQ[2]  ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ; 0.623 ; 0.623 ; Rise       ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ;
;  SRAM_DQ[3]  ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ; 0.662 ; 0.662 ; Rise       ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ;
;  SRAM_DQ[4]  ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ; 0.496 ; 0.496 ; Rise       ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ;
;  SRAM_DQ[5]  ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ; 0.525 ; 0.525 ; Rise       ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ;
;  SRAM_DQ[6]  ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ; 0.567 ; 0.567 ; Rise       ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ;
;  SRAM_DQ[7]  ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ; 0.685 ; 0.685 ; Rise       ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ;
;  SRAM_DQ[8]  ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ; 0.614 ; 0.614 ; Rise       ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ;
;  SRAM_DQ[9]  ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ; 0.445 ; 0.445 ; Rise       ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ;
;  SRAM_DQ[10] ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ; 0.414 ; 0.414 ; Rise       ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ;
;  SRAM_DQ[11] ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ; 0.694 ; 0.694 ; Rise       ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ;
;  SRAM_DQ[12] ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ; 0.333 ; 0.333 ; Rise       ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ;
;  SRAM_DQ[13] ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ; 0.293 ; 0.293 ; Rise       ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ;
;  SRAM_DQ[14] ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ; 0.584 ; 0.584 ; Rise       ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ;
;  SRAM_DQ[15] ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ; 0.357 ; 0.357 ; Rise       ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ;
; SW[*]        ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm                              ; 3.973 ; 3.973 ; Fall       ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm                              ;
;  SW[1]       ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm                              ; 3.973 ; 3.973 ; Fall       ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm                              ;
; SW[*]        ; ARM_cpu:CPU|clk                                                        ; 4.387 ; 4.387 ; Rise       ; ARM_cpu:CPU|clk                                                        ;
;  SW[0]       ; ARM_cpu:CPU|clk                                                        ; 2.379 ; 2.379 ; Rise       ; ARM_cpu:CPU|clk                                                        ;
;  SW[1]       ; ARM_cpu:CPU|clk                                                        ; 4.387 ; 4.387 ; Rise       ; ARM_cpu:CPU|clk                                                        ;
; SW[*]        ; ARM_cpu:CPU|clk                                                        ; 4.291 ; 4.291 ; Fall       ; ARM_cpu:CPU|clk                                                        ;
;  SW[0]       ; ARM_cpu:CPU|clk                                                        ; 0.846 ; 0.846 ; Fall       ; ARM_cpu:CPU|clk                                                        ;
;  SW[1]       ; ARM_cpu:CPU|clk                                                        ; 4.291 ; 4.291 ; Fall       ; ARM_cpu:CPU|clk                                                        ;
+--------------+------------------------------------------------------------------------+-------+-------+------------+------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                                                                                    ;
+--------------+------------------------------------------------------------------------+--------+--------+------------+------------------------------------------------------------------------+
; Data Port    ; Clock Port                                                             ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                        ;
+--------------+------------------------------------------------------------------------+--------+--------+------------+------------------------------------------------------------------------+
; SRAM_DQ[*]   ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ; 0.209  ; 0.209  ; Rise       ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ;
;  SRAM_DQ[0]  ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ; -0.026 ; -0.026 ; Rise       ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ;
;  SRAM_DQ[1]  ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ; 0.100  ; 0.100  ; Rise       ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ;
;  SRAM_DQ[2]  ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ; -0.020 ; -0.020 ; Rise       ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ;
;  SRAM_DQ[3]  ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ; 0.072  ; 0.072  ; Rise       ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ;
;  SRAM_DQ[4]  ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ; 0.154  ; 0.154  ; Rise       ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ;
;  SRAM_DQ[5]  ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ; 0.032  ; 0.032  ; Rise       ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ;
;  SRAM_DQ[6]  ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ; -0.031 ; -0.031 ; Rise       ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ;
;  SRAM_DQ[7]  ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ; 0.100  ; 0.100  ; Rise       ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ;
;  SRAM_DQ[8]  ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ; 0.021  ; 0.021  ; Rise       ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ;
;  SRAM_DQ[9]  ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ; 0.049  ; 0.049  ; Rise       ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ;
;  SRAM_DQ[10] ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ; 0.123  ; 0.123  ; Rise       ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ;
;  SRAM_DQ[11] ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ; -0.068 ; -0.068 ; Rise       ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ;
;  SRAM_DQ[12] ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ; 0.188  ; 0.188  ; Rise       ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ;
;  SRAM_DQ[13] ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ; 0.209  ; 0.209  ; Rise       ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ;
;  SRAM_DQ[14] ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ; 0.177  ; 0.177  ; Rise       ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ;
;  SRAM_DQ[15] ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ; 0.201  ; 0.201  ; Rise       ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ;
; SW[*]        ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm                              ; -1.313 ; -1.313 ; Fall       ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm                              ;
;  SW[1]       ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm                              ; -1.313 ; -1.313 ; Fall       ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm                              ;
; SW[*]        ; ARM_cpu:CPU|clk                                                        ; -0.047 ; -0.047 ; Rise       ; ARM_cpu:CPU|clk                                                        ;
;  SW[0]       ; ARM_cpu:CPU|clk                                                        ; -0.244 ; -0.244 ; Rise       ; ARM_cpu:CPU|clk                                                        ;
;  SW[1]       ; ARM_cpu:CPU|clk                                                        ; -0.047 ; -0.047 ; Rise       ; ARM_cpu:CPU|clk                                                        ;
; SW[*]        ; ARM_cpu:CPU|clk                                                        ; -0.253 ; -0.253 ; Fall       ; ARM_cpu:CPU|clk                                                        ;
;  SW[0]       ; ARM_cpu:CPU|clk                                                        ; -0.253 ; -0.253 ; Fall       ; ARM_cpu:CPU|clk                                                        ;
;  SW[1]       ; ARM_cpu:CPU|clk                                                        ; -1.646 ; -1.646 ; Fall       ; ARM_cpu:CPU|clk                                                        ;
+--------------+------------------------------------------------------------------------+--------+--------+------------+------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                                                                           ;
+----------------+------------------------------------------------------------------------+--------+--------+------------+------------------------------------------------------------------------+
; Data Port      ; Clock Port                                                             ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                        ;
+----------------+------------------------------------------------------------------------+--------+--------+------------+------------------------------------------------------------------------+
; SRAM_ADDR[*]   ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ; 7.230  ; 7.230  ; Rise       ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ;
;  SRAM_ADDR[0]  ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ; 6.021  ; 6.021  ; Rise       ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ;
;  SRAM_ADDR[1]  ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ; 7.016  ; 7.016  ; Rise       ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ;
;  SRAM_ADDR[2]  ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ; 6.899  ; 6.899  ; Rise       ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ;
;  SRAM_ADDR[3]  ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ; 6.899  ; 6.899  ; Rise       ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ;
;  SRAM_ADDR[4]  ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ; 7.116  ; 7.116  ; Rise       ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ;
;  SRAM_ADDR[5]  ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ; 6.983  ; 6.983  ; Rise       ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ;
;  SRAM_ADDR[6]  ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ; 7.230  ; 7.230  ; Rise       ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ;
;  SRAM_ADDR[7]  ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ; 6.952  ; 6.952  ; Rise       ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ;
;  SRAM_ADDR[8]  ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ; 7.173  ; 7.173  ; Rise       ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ;
;  SRAM_ADDR[9]  ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ; 6.783  ; 6.783  ; Rise       ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ;
;  SRAM_ADDR[10] ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ; 6.867  ; 6.867  ; Rise       ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ;
;  SRAM_ADDR[11] ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ; 6.675  ; 6.675  ; Rise       ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ;
;  SRAM_ADDR[12] ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ; 6.831  ; 6.831  ; Rise       ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ;
;  SRAM_ADDR[13] ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ; 6.920  ; 6.920  ; Rise       ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ;
;  SRAM_ADDR[14] ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ; 6.749  ; 6.749  ; Rise       ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ;
;  SRAM_ADDR[15] ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ; 6.869  ; 6.869  ; Rise       ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ;
;  SRAM_ADDR[16] ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ; 6.582  ; 6.582  ; Rise       ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ;
;  SRAM_ADDR[17] ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ; 6.278  ; 6.278  ; Rise       ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ;
; SRAM_WE_N      ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ; 5.690  ; 5.690  ; Rise       ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ;
; SRAM_ADDR[*]   ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ; 7.230  ; 7.230  ; Fall       ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ;
;  SRAM_ADDR[0]  ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ; 6.021  ; 6.021  ; Fall       ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ;
;  SRAM_ADDR[1]  ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ; 7.016  ; 7.016  ; Fall       ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ;
;  SRAM_ADDR[2]  ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ; 6.899  ; 6.899  ; Fall       ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ;
;  SRAM_ADDR[3]  ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ; 6.899  ; 6.899  ; Fall       ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ;
;  SRAM_ADDR[4]  ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ; 7.116  ; 7.116  ; Fall       ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ;
;  SRAM_ADDR[5]  ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ; 6.983  ; 6.983  ; Fall       ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ;
;  SRAM_ADDR[6]  ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ; 7.230  ; 7.230  ; Fall       ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ;
;  SRAM_ADDR[7]  ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ; 6.952  ; 6.952  ; Fall       ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ;
;  SRAM_ADDR[8]  ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ; 7.173  ; 7.173  ; Fall       ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ;
;  SRAM_ADDR[9]  ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ; 6.783  ; 6.783  ; Fall       ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ;
;  SRAM_ADDR[10] ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ; 6.867  ; 6.867  ; Fall       ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ;
;  SRAM_ADDR[11] ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ; 6.675  ; 6.675  ; Fall       ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ;
;  SRAM_ADDR[12] ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ; 6.831  ; 6.831  ; Fall       ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ;
;  SRAM_ADDR[13] ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ; 6.920  ; 6.920  ; Fall       ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ;
;  SRAM_ADDR[14] ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ; 6.749  ; 6.749  ; Fall       ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ;
;  SRAM_ADDR[15] ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ; 6.869  ; 6.869  ; Fall       ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ;
;  SRAM_ADDR[16] ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ; 6.582  ; 6.582  ; Fall       ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ;
;  SRAM_ADDR[17] ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ; 6.278  ; 6.278  ; Fall       ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ;
; SRAM_WE_N      ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ; 5.690  ; 5.690  ; Fall       ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ;
; SRAM_ADDR[*]   ; ARM_cpu:CPU|clk                                                        ; 11.332 ; 11.332 ; Rise       ; ARM_cpu:CPU|clk                                                        ;
;  SRAM_ADDR[0]  ; ARM_cpu:CPU|clk                                                        ; 10.123 ; 10.123 ; Rise       ; ARM_cpu:CPU|clk                                                        ;
;  SRAM_ADDR[1]  ; ARM_cpu:CPU|clk                                                        ; 11.118 ; 11.118 ; Rise       ; ARM_cpu:CPU|clk                                                        ;
;  SRAM_ADDR[2]  ; ARM_cpu:CPU|clk                                                        ; 11.001 ; 11.001 ; Rise       ; ARM_cpu:CPU|clk                                                        ;
;  SRAM_ADDR[3]  ; ARM_cpu:CPU|clk                                                        ; 11.001 ; 11.001 ; Rise       ; ARM_cpu:CPU|clk                                                        ;
;  SRAM_ADDR[4]  ; ARM_cpu:CPU|clk                                                        ; 11.218 ; 11.218 ; Rise       ; ARM_cpu:CPU|clk                                                        ;
;  SRAM_ADDR[5]  ; ARM_cpu:CPU|clk                                                        ; 11.085 ; 11.085 ; Rise       ; ARM_cpu:CPU|clk                                                        ;
;  SRAM_ADDR[6]  ; ARM_cpu:CPU|clk                                                        ; 11.332 ; 11.332 ; Rise       ; ARM_cpu:CPU|clk                                                        ;
;  SRAM_ADDR[7]  ; ARM_cpu:CPU|clk                                                        ; 11.054 ; 11.054 ; Rise       ; ARM_cpu:CPU|clk                                                        ;
;  SRAM_ADDR[8]  ; ARM_cpu:CPU|clk                                                        ; 11.275 ; 11.275 ; Rise       ; ARM_cpu:CPU|clk                                                        ;
;  SRAM_ADDR[9]  ; ARM_cpu:CPU|clk                                                        ; 10.885 ; 10.885 ; Rise       ; ARM_cpu:CPU|clk                                                        ;
;  SRAM_ADDR[10] ; ARM_cpu:CPU|clk                                                        ; 10.969 ; 10.969 ; Rise       ; ARM_cpu:CPU|clk                                                        ;
;  SRAM_ADDR[11] ; ARM_cpu:CPU|clk                                                        ; 10.777 ; 10.777 ; Rise       ; ARM_cpu:CPU|clk                                                        ;
;  SRAM_ADDR[12] ; ARM_cpu:CPU|clk                                                        ; 10.933 ; 10.933 ; Rise       ; ARM_cpu:CPU|clk                                                        ;
;  SRAM_ADDR[13] ; ARM_cpu:CPU|clk                                                        ; 11.022 ; 11.022 ; Rise       ; ARM_cpu:CPU|clk                                                        ;
;  SRAM_ADDR[14] ; ARM_cpu:CPU|clk                                                        ; 10.851 ; 10.851 ; Rise       ; ARM_cpu:CPU|clk                                                        ;
;  SRAM_ADDR[15] ; ARM_cpu:CPU|clk                                                        ; 10.971 ; 10.971 ; Rise       ; ARM_cpu:CPU|clk                                                        ;
;  SRAM_ADDR[16] ; ARM_cpu:CPU|clk                                                        ; 10.684 ; 10.684 ; Rise       ; ARM_cpu:CPU|clk                                                        ;
;  SRAM_ADDR[17] ; ARM_cpu:CPU|clk                                                        ; 10.380 ; 10.380 ; Rise       ; ARM_cpu:CPU|clk                                                        ;
; SRAM_DQ[*]     ; ARM_cpu:CPU|clk                                                        ; 5.926  ; 5.926  ; Rise       ; ARM_cpu:CPU|clk                                                        ;
;  SRAM_DQ[0]    ; ARM_cpu:CPU|clk                                                        ; 5.468  ; 5.468  ; Rise       ; ARM_cpu:CPU|clk                                                        ;
;  SRAM_DQ[1]    ; ARM_cpu:CPU|clk                                                        ; 5.426  ; 5.426  ; Rise       ; ARM_cpu:CPU|clk                                                        ;
;  SRAM_DQ[2]    ; ARM_cpu:CPU|clk                                                        ; 5.926  ; 5.926  ; Rise       ; ARM_cpu:CPU|clk                                                        ;
;  SRAM_DQ[3]    ; ARM_cpu:CPU|clk                                                        ; 5.631  ; 5.631  ; Rise       ; ARM_cpu:CPU|clk                                                        ;
;  SRAM_DQ[4]    ; ARM_cpu:CPU|clk                                                        ; 5.351  ; 5.351  ; Rise       ; ARM_cpu:CPU|clk                                                        ;
;  SRAM_DQ[5]    ; ARM_cpu:CPU|clk                                                        ; 5.782  ; 5.782  ; Rise       ; ARM_cpu:CPU|clk                                                        ;
;  SRAM_DQ[6]    ; ARM_cpu:CPU|clk                                                        ; 5.283  ; 5.283  ; Rise       ; ARM_cpu:CPU|clk                                                        ;
;  SRAM_DQ[7]    ; ARM_cpu:CPU|clk                                                        ; 5.018  ; 5.018  ; Rise       ; ARM_cpu:CPU|clk                                                        ;
;  SRAM_DQ[8]    ; ARM_cpu:CPU|clk                                                        ; 5.513  ; 5.513  ; Rise       ; ARM_cpu:CPU|clk                                                        ;
;  SRAM_DQ[9]    ; ARM_cpu:CPU|clk                                                        ; 5.402  ; 5.402  ; Rise       ; ARM_cpu:CPU|clk                                                        ;
;  SRAM_DQ[10]   ; ARM_cpu:CPU|clk                                                        ; 5.278  ; 5.278  ; Rise       ; ARM_cpu:CPU|clk                                                        ;
;  SRAM_DQ[11]   ; ARM_cpu:CPU|clk                                                        ; 5.230  ; 5.230  ; Rise       ; ARM_cpu:CPU|clk                                                        ;
;  SRAM_DQ[12]   ; ARM_cpu:CPU|clk                                                        ; 5.768  ; 5.768  ; Rise       ; ARM_cpu:CPU|clk                                                        ;
;  SRAM_DQ[13]   ; ARM_cpu:CPU|clk                                                        ; 5.086  ; 5.086  ; Rise       ; ARM_cpu:CPU|clk                                                        ;
;  SRAM_DQ[14]   ; ARM_cpu:CPU|clk                                                        ; 5.180  ; 5.180  ; Rise       ; ARM_cpu:CPU|clk                                                        ;
;  SRAM_DQ[15]   ; ARM_cpu:CPU|clk                                                        ; 5.362  ; 5.362  ; Rise       ; ARM_cpu:CPU|clk                                                        ;
; SRAM_WE_N      ; ARM_cpu:CPU|clk                                                        ; 9.792  ; 9.792  ; Rise       ; ARM_cpu:CPU|clk                                                        ;
+----------------+------------------------------------------------------------------------+--------+--------+------------+------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                                                                 ;
+----------------+------------------------------------------------------------------------+-------+-------+------------+------------------------------------------------------------------------+
; Data Port      ; Clock Port                                                             ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                        ;
+----------------+------------------------------------------------------------------------+-------+-------+------------+------------------------------------------------------------------------+
; SRAM_ADDR[*]   ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ; 5.007 ; 5.007 ; Rise       ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ;
;  SRAM_ADDR[0]  ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ; 6.021 ; 6.021 ; Rise       ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ;
;  SRAM_ADDR[1]  ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ; 5.269 ; 5.269 ; Rise       ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ;
;  SRAM_ADDR[2]  ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ; 5.171 ; 5.171 ; Rise       ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ;
;  SRAM_ADDR[3]  ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ; 5.134 ; 5.134 ; Rise       ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ;
;  SRAM_ADDR[4]  ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ; 5.285 ; 5.285 ; Rise       ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ;
;  SRAM_ADDR[5]  ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ; 5.324 ; 5.324 ; Rise       ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ;
;  SRAM_ADDR[6]  ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ; 5.288 ; 5.288 ; Rise       ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ;
;  SRAM_ADDR[7]  ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ; 5.203 ; 5.203 ; Rise       ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ;
;  SRAM_ADDR[8]  ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ; 5.558 ; 5.558 ; Rise       ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ;
;  SRAM_ADDR[9]  ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ; 5.121 ; 5.121 ; Rise       ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ;
;  SRAM_ADDR[10] ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ; 5.069 ; 5.069 ; Rise       ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ;
;  SRAM_ADDR[11] ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ; 5.007 ; 5.007 ; Rise       ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ;
;  SRAM_ADDR[12] ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ; 5.181 ; 5.181 ; Rise       ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ;
;  SRAM_ADDR[13] ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ; 5.157 ; 5.157 ; Rise       ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ;
;  SRAM_ADDR[14] ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ; 5.086 ; 5.086 ; Rise       ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ;
;  SRAM_ADDR[15] ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ; 5.088 ; 5.088 ; Rise       ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ;
;  SRAM_ADDR[16] ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ; 5.096 ; 5.096 ; Rise       ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ;
;  SRAM_ADDR[17] ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ; 5.579 ; 5.579 ; Rise       ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ;
; SRAM_WE_N      ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ; 5.690 ; 5.690 ; Rise       ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ;
; SRAM_ADDR[*]   ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ; 5.007 ; 5.007 ; Fall       ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ;
;  SRAM_ADDR[0]  ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ; 6.021 ; 6.021 ; Fall       ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ;
;  SRAM_ADDR[1]  ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ; 5.269 ; 5.269 ; Fall       ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ;
;  SRAM_ADDR[2]  ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ; 5.171 ; 5.171 ; Fall       ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ;
;  SRAM_ADDR[3]  ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ; 5.134 ; 5.134 ; Fall       ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ;
;  SRAM_ADDR[4]  ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ; 5.285 ; 5.285 ; Fall       ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ;
;  SRAM_ADDR[5]  ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ; 5.324 ; 5.324 ; Fall       ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ;
;  SRAM_ADDR[6]  ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ; 5.288 ; 5.288 ; Fall       ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ;
;  SRAM_ADDR[7]  ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ; 5.203 ; 5.203 ; Fall       ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ;
;  SRAM_ADDR[8]  ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ; 5.558 ; 5.558 ; Fall       ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ;
;  SRAM_ADDR[9]  ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ; 5.121 ; 5.121 ; Fall       ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ;
;  SRAM_ADDR[10] ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ; 5.069 ; 5.069 ; Fall       ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ;
;  SRAM_ADDR[11] ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ; 5.007 ; 5.007 ; Fall       ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ;
;  SRAM_ADDR[12] ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ; 5.181 ; 5.181 ; Fall       ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ;
;  SRAM_ADDR[13] ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ; 5.157 ; 5.157 ; Fall       ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ;
;  SRAM_ADDR[14] ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ; 5.086 ; 5.086 ; Fall       ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ;
;  SRAM_ADDR[15] ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ; 5.088 ; 5.088 ; Fall       ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ;
;  SRAM_ADDR[16] ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ; 5.096 ; 5.096 ; Fall       ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ;
;  SRAM_ADDR[17] ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ; 5.579 ; 5.579 ; Fall       ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ;
; SRAM_WE_N      ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ; 5.690 ; 5.690 ; Fall       ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ;
; SRAM_ADDR[*]   ; ARM_cpu:CPU|clk                                                        ; 4.055 ; 4.055 ; Rise       ; ARM_cpu:CPU|clk                                                        ;
;  SRAM_ADDR[0]  ; ARM_cpu:CPU|clk                                                        ; 4.542 ; 4.542 ; Rise       ; ARM_cpu:CPU|clk                                                        ;
;  SRAM_ADDR[1]  ; ARM_cpu:CPU|clk                                                        ; 4.881 ; 4.881 ; Rise       ; ARM_cpu:CPU|clk                                                        ;
;  SRAM_ADDR[2]  ; ARM_cpu:CPU|clk                                                        ; 4.694 ; 4.694 ; Rise       ; ARM_cpu:CPU|clk                                                        ;
;  SRAM_ADDR[3]  ; ARM_cpu:CPU|clk                                                        ; 4.532 ; 4.532 ; Rise       ; ARM_cpu:CPU|clk                                                        ;
;  SRAM_ADDR[4]  ; ARM_cpu:CPU|clk                                                        ; 4.300 ; 4.300 ; Rise       ; ARM_cpu:CPU|clk                                                        ;
;  SRAM_ADDR[5]  ; ARM_cpu:CPU|clk                                                        ; 4.338 ; 4.338 ; Rise       ; ARM_cpu:CPU|clk                                                        ;
;  SRAM_ADDR[6]  ; ARM_cpu:CPU|clk                                                        ; 4.687 ; 4.687 ; Rise       ; ARM_cpu:CPU|clk                                                        ;
;  SRAM_ADDR[7]  ; ARM_cpu:CPU|clk                                                        ; 4.812 ; 4.812 ; Rise       ; ARM_cpu:CPU|clk                                                        ;
;  SRAM_ADDR[8]  ; ARM_cpu:CPU|clk                                                        ; 5.162 ; 5.162 ; Rise       ; ARM_cpu:CPU|clk                                                        ;
;  SRAM_ADDR[9]  ; ARM_cpu:CPU|clk                                                        ; 4.172 ; 4.172 ; Rise       ; ARM_cpu:CPU|clk                                                        ;
;  SRAM_ADDR[10] ; ARM_cpu:CPU|clk                                                        ; 4.683 ; 4.683 ; Rise       ; ARM_cpu:CPU|clk                                                        ;
;  SRAM_ADDR[11] ; ARM_cpu:CPU|clk                                                        ; 4.055 ; 4.055 ; Rise       ; ARM_cpu:CPU|clk                                                        ;
;  SRAM_ADDR[12] ; ARM_cpu:CPU|clk                                                        ; 4.199 ; 4.199 ; Rise       ; ARM_cpu:CPU|clk                                                        ;
;  SRAM_ADDR[13] ; ARM_cpu:CPU|clk                                                        ; 4.205 ; 4.205 ; Rise       ; ARM_cpu:CPU|clk                                                        ;
;  SRAM_ADDR[14] ; ARM_cpu:CPU|clk                                                        ; 4.134 ; 4.134 ; Rise       ; ARM_cpu:CPU|clk                                                        ;
;  SRAM_ADDR[15] ; ARM_cpu:CPU|clk                                                        ; 4.141 ; 4.141 ; Rise       ; ARM_cpu:CPU|clk                                                        ;
;  SRAM_ADDR[16] ; ARM_cpu:CPU|clk                                                        ; 4.112 ; 4.112 ; Rise       ; ARM_cpu:CPU|clk                                                        ;
;  SRAM_ADDR[17] ; ARM_cpu:CPU|clk                                                        ; 4.696 ; 4.696 ; Rise       ; ARM_cpu:CPU|clk                                                        ;
; SRAM_DQ[*]     ; ARM_cpu:CPU|clk                                                        ; 4.034 ; 4.034 ; Rise       ; ARM_cpu:CPU|clk                                                        ;
;  SRAM_DQ[0]    ; ARM_cpu:CPU|clk                                                        ; 4.808 ; 4.808 ; Rise       ; ARM_cpu:CPU|clk                                                        ;
;  SRAM_DQ[1]    ; ARM_cpu:CPU|clk                                                        ; 4.880 ; 4.880 ; Rise       ; ARM_cpu:CPU|clk                                                        ;
;  SRAM_DQ[2]    ; ARM_cpu:CPU|clk                                                        ; 5.381 ; 5.381 ; Rise       ; ARM_cpu:CPU|clk                                                        ;
;  SRAM_DQ[3]    ; ARM_cpu:CPU|clk                                                        ; 4.880 ; 4.880 ; Rise       ; ARM_cpu:CPU|clk                                                        ;
;  SRAM_DQ[4]    ; ARM_cpu:CPU|clk                                                        ; 4.755 ; 4.755 ; Rise       ; ARM_cpu:CPU|clk                                                        ;
;  SRAM_DQ[5]    ; ARM_cpu:CPU|clk                                                        ; 4.880 ; 4.880 ; Rise       ; ARM_cpu:CPU|clk                                                        ;
;  SRAM_DQ[6]    ; ARM_cpu:CPU|clk                                                        ; 4.752 ; 4.752 ; Rise       ; ARM_cpu:CPU|clk                                                        ;
;  SRAM_DQ[7]    ; ARM_cpu:CPU|clk                                                        ; 4.668 ; 4.668 ; Rise       ; ARM_cpu:CPU|clk                                                        ;
;  SRAM_DQ[8]    ; ARM_cpu:CPU|clk                                                        ; 5.026 ; 5.026 ; Rise       ; ARM_cpu:CPU|clk                                                        ;
;  SRAM_DQ[9]    ; ARM_cpu:CPU|clk                                                        ; 4.802 ; 4.802 ; Rise       ; ARM_cpu:CPU|clk                                                        ;
;  SRAM_DQ[10]   ; ARM_cpu:CPU|clk                                                        ; 4.581 ; 4.581 ; Rise       ; ARM_cpu:CPU|clk                                                        ;
;  SRAM_DQ[11]   ; ARM_cpu:CPU|clk                                                        ; 4.946 ; 4.946 ; Rise       ; ARM_cpu:CPU|clk                                                        ;
;  SRAM_DQ[12]   ; ARM_cpu:CPU|clk                                                        ; 4.559 ; 4.559 ; Rise       ; ARM_cpu:CPU|clk                                                        ;
;  SRAM_DQ[13]   ; ARM_cpu:CPU|clk                                                        ; 4.034 ; 4.034 ; Rise       ; ARM_cpu:CPU|clk                                                        ;
;  SRAM_DQ[14]   ; ARM_cpu:CPU|clk                                                        ; 4.617 ; 4.617 ; Rise       ; ARM_cpu:CPU|clk                                                        ;
;  SRAM_DQ[15]   ; ARM_cpu:CPU|clk                                                        ; 4.871 ; 4.871 ; Rise       ; ARM_cpu:CPU|clk                                                        ;
; SRAM_WE_N      ; ARM_cpu:CPU|clk                                                        ; 3.580 ; 3.580 ; Rise       ; ARM_cpu:CPU|clk                                                        ;
+----------------+------------------------------------------------------------------------+-------+-------+------------+------------------------------------------------------------------------+


+----------------------------------------------------+
; Propagation Delay                                  ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; SW[0]      ; LEDG[0]     ; 2.847 ;    ;    ; 2.847 ;
; SW[1]      ; LEDG[1]     ; 2.973 ;    ;    ; 2.973 ;
+------------+-------------+-------+----+----+-------+


+----------------------------------------------------+
; Minimum Propagation Delay                          ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; SW[0]      ; LEDG[0]     ; 2.847 ;    ;    ; 2.847 ;
; SW[1]      ; LEDG[1]     ; 2.973 ;    ;    ; 2.973 ;
+------------+-------------+-------+----+----+-------+


+------------------------------------------------------------------------------+
; Output Enable Times                                                          ;
+--------------+-----------------+-------+------+------------+-----------------+
; Data Port    ; Clock Port      ; Rise  ; Fall ; Clock Edge ; Clock Reference ;
+--------------+-----------------+-------+------+------------+-----------------+
; SRAM_DQ[*]   ; ARM_cpu:CPU|clk ; 5.072 ;      ; Rise       ; ARM_cpu:CPU|clk ;
;  SRAM_DQ[0]  ; ARM_cpu:CPU|clk ; 5.454 ;      ; Rise       ; ARM_cpu:CPU|clk ;
;  SRAM_DQ[1]  ; ARM_cpu:CPU|clk ; 5.464 ;      ; Rise       ; ARM_cpu:CPU|clk ;
;  SRAM_DQ[2]  ; ARM_cpu:CPU|clk ; 5.444 ;      ; Rise       ; ARM_cpu:CPU|clk ;
;  SRAM_DQ[3]  ; ARM_cpu:CPU|clk ; 5.424 ;      ; Rise       ; ARM_cpu:CPU|clk ;
;  SRAM_DQ[4]  ; ARM_cpu:CPU|clk ; 5.406 ;      ; Rise       ; ARM_cpu:CPU|clk ;
;  SRAM_DQ[5]  ; ARM_cpu:CPU|clk ; 5.406 ;      ; Rise       ; ARM_cpu:CPU|clk ;
;  SRAM_DQ[6]  ; ARM_cpu:CPU|clk ; 5.406 ;      ; Rise       ; ARM_cpu:CPU|clk ;
;  SRAM_DQ[7]  ; ARM_cpu:CPU|clk ; 5.488 ;      ; Rise       ; ARM_cpu:CPU|clk ;
;  SRAM_DQ[8]  ; ARM_cpu:CPU|clk ; 5.538 ;      ; Rise       ; ARM_cpu:CPU|clk ;
;  SRAM_DQ[9]  ; ARM_cpu:CPU|clk ; 5.538 ;      ; Rise       ; ARM_cpu:CPU|clk ;
;  SRAM_DQ[10] ; ARM_cpu:CPU|clk ; 5.285 ;      ; Rise       ; ARM_cpu:CPU|clk ;
;  SRAM_DQ[11] ; ARM_cpu:CPU|clk ; 5.285 ;      ; Rise       ; ARM_cpu:CPU|clk ;
;  SRAM_DQ[12] ; ARM_cpu:CPU|clk ; 5.277 ;      ; Rise       ; ARM_cpu:CPU|clk ;
;  SRAM_DQ[13] ; ARM_cpu:CPU|clk ; 5.277 ;      ; Rise       ; ARM_cpu:CPU|clk ;
;  SRAM_DQ[14] ; ARM_cpu:CPU|clk ; 5.267 ;      ; Rise       ; ARM_cpu:CPU|clk ;
;  SRAM_DQ[15] ; ARM_cpu:CPU|clk ; 5.072 ;      ; Rise       ; ARM_cpu:CPU|clk ;
+--------------+-----------------+-------+------+------------+-----------------+


+------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                  ;
+--------------+-----------------+-------+------+------------+-----------------+
; Data Port    ; Clock Port      ; Rise  ; Fall ; Clock Edge ; Clock Reference ;
+--------------+-----------------+-------+------+------------+-----------------+
; SRAM_DQ[*]   ; ARM_cpu:CPU|clk ; 3.460 ;      ; Rise       ; ARM_cpu:CPU|clk ;
;  SRAM_DQ[0]  ; ARM_cpu:CPU|clk ; 3.842 ;      ; Rise       ; ARM_cpu:CPU|clk ;
;  SRAM_DQ[1]  ; ARM_cpu:CPU|clk ; 3.852 ;      ; Rise       ; ARM_cpu:CPU|clk ;
;  SRAM_DQ[2]  ; ARM_cpu:CPU|clk ; 3.832 ;      ; Rise       ; ARM_cpu:CPU|clk ;
;  SRAM_DQ[3]  ; ARM_cpu:CPU|clk ; 3.812 ;      ; Rise       ; ARM_cpu:CPU|clk ;
;  SRAM_DQ[4]  ; ARM_cpu:CPU|clk ; 3.794 ;      ; Rise       ; ARM_cpu:CPU|clk ;
;  SRAM_DQ[5]  ; ARM_cpu:CPU|clk ; 3.794 ;      ; Rise       ; ARM_cpu:CPU|clk ;
;  SRAM_DQ[6]  ; ARM_cpu:CPU|clk ; 3.794 ;      ; Rise       ; ARM_cpu:CPU|clk ;
;  SRAM_DQ[7]  ; ARM_cpu:CPU|clk ; 3.876 ;      ; Rise       ; ARM_cpu:CPU|clk ;
;  SRAM_DQ[8]  ; ARM_cpu:CPU|clk ; 3.926 ;      ; Rise       ; ARM_cpu:CPU|clk ;
;  SRAM_DQ[9]  ; ARM_cpu:CPU|clk ; 3.926 ;      ; Rise       ; ARM_cpu:CPU|clk ;
;  SRAM_DQ[10] ; ARM_cpu:CPU|clk ; 3.673 ;      ; Rise       ; ARM_cpu:CPU|clk ;
;  SRAM_DQ[11] ; ARM_cpu:CPU|clk ; 3.673 ;      ; Rise       ; ARM_cpu:CPU|clk ;
;  SRAM_DQ[12] ; ARM_cpu:CPU|clk ; 3.665 ;      ; Rise       ; ARM_cpu:CPU|clk ;
;  SRAM_DQ[13] ; ARM_cpu:CPU|clk ; 3.665 ;      ; Rise       ; ARM_cpu:CPU|clk ;
;  SRAM_DQ[14] ; ARM_cpu:CPU|clk ; 3.655 ;      ; Rise       ; ARM_cpu:CPU|clk ;
;  SRAM_DQ[15] ; ARM_cpu:CPU|clk ; 3.460 ;      ; Rise       ; ARM_cpu:CPU|clk ;
+--------------+-----------------+-------+------+------------+-----------------+


+---------------------------------------------------------------------------------------+
; Output Disable Times                                                                  ;
+--------------+-----------------+-----------+-----------+------------+-----------------+
; Data Port    ; Clock Port      ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference ;
+--------------+-----------------+-----------+-----------+------------+-----------------+
; SRAM_DQ[*]   ; ARM_cpu:CPU|clk ; 5.072     ;           ; Rise       ; ARM_cpu:CPU|clk ;
;  SRAM_DQ[0]  ; ARM_cpu:CPU|clk ; 5.454     ;           ; Rise       ; ARM_cpu:CPU|clk ;
;  SRAM_DQ[1]  ; ARM_cpu:CPU|clk ; 5.464     ;           ; Rise       ; ARM_cpu:CPU|clk ;
;  SRAM_DQ[2]  ; ARM_cpu:CPU|clk ; 5.444     ;           ; Rise       ; ARM_cpu:CPU|clk ;
;  SRAM_DQ[3]  ; ARM_cpu:CPU|clk ; 5.424     ;           ; Rise       ; ARM_cpu:CPU|clk ;
;  SRAM_DQ[4]  ; ARM_cpu:CPU|clk ; 5.406     ;           ; Rise       ; ARM_cpu:CPU|clk ;
;  SRAM_DQ[5]  ; ARM_cpu:CPU|clk ; 5.406     ;           ; Rise       ; ARM_cpu:CPU|clk ;
;  SRAM_DQ[6]  ; ARM_cpu:CPU|clk ; 5.406     ;           ; Rise       ; ARM_cpu:CPU|clk ;
;  SRAM_DQ[7]  ; ARM_cpu:CPU|clk ; 5.488     ;           ; Rise       ; ARM_cpu:CPU|clk ;
;  SRAM_DQ[8]  ; ARM_cpu:CPU|clk ; 5.538     ;           ; Rise       ; ARM_cpu:CPU|clk ;
;  SRAM_DQ[9]  ; ARM_cpu:CPU|clk ; 5.538     ;           ; Rise       ; ARM_cpu:CPU|clk ;
;  SRAM_DQ[10] ; ARM_cpu:CPU|clk ; 5.285     ;           ; Rise       ; ARM_cpu:CPU|clk ;
;  SRAM_DQ[11] ; ARM_cpu:CPU|clk ; 5.285     ;           ; Rise       ; ARM_cpu:CPU|clk ;
;  SRAM_DQ[12] ; ARM_cpu:CPU|clk ; 5.277     ;           ; Rise       ; ARM_cpu:CPU|clk ;
;  SRAM_DQ[13] ; ARM_cpu:CPU|clk ; 5.277     ;           ; Rise       ; ARM_cpu:CPU|clk ;
;  SRAM_DQ[14] ; ARM_cpu:CPU|clk ; 5.267     ;           ; Rise       ; ARM_cpu:CPU|clk ;
;  SRAM_DQ[15] ; ARM_cpu:CPU|clk ; 5.072     ;           ; Rise       ; ARM_cpu:CPU|clk ;
+--------------+-----------------+-----------+-----------+------------+-----------------+


+---------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                          ;
+--------------+-----------------+-----------+-----------+------------+-----------------+
; Data Port    ; Clock Port      ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference ;
+--------------+-----------------+-----------+-----------+------------+-----------------+
; SRAM_DQ[*]   ; ARM_cpu:CPU|clk ; 3.460     ;           ; Rise       ; ARM_cpu:CPU|clk ;
;  SRAM_DQ[0]  ; ARM_cpu:CPU|clk ; 3.842     ;           ; Rise       ; ARM_cpu:CPU|clk ;
;  SRAM_DQ[1]  ; ARM_cpu:CPU|clk ; 3.852     ;           ; Rise       ; ARM_cpu:CPU|clk ;
;  SRAM_DQ[2]  ; ARM_cpu:CPU|clk ; 3.832     ;           ; Rise       ; ARM_cpu:CPU|clk ;
;  SRAM_DQ[3]  ; ARM_cpu:CPU|clk ; 3.812     ;           ; Rise       ; ARM_cpu:CPU|clk ;
;  SRAM_DQ[4]  ; ARM_cpu:CPU|clk ; 3.794     ;           ; Rise       ; ARM_cpu:CPU|clk ;
;  SRAM_DQ[5]  ; ARM_cpu:CPU|clk ; 3.794     ;           ; Rise       ; ARM_cpu:CPU|clk ;
;  SRAM_DQ[6]  ; ARM_cpu:CPU|clk ; 3.794     ;           ; Rise       ; ARM_cpu:CPU|clk ;
;  SRAM_DQ[7]  ; ARM_cpu:CPU|clk ; 3.876     ;           ; Rise       ; ARM_cpu:CPU|clk ;
;  SRAM_DQ[8]  ; ARM_cpu:CPU|clk ; 3.926     ;           ; Rise       ; ARM_cpu:CPU|clk ;
;  SRAM_DQ[9]  ; ARM_cpu:CPU|clk ; 3.926     ;           ; Rise       ; ARM_cpu:CPU|clk ;
;  SRAM_DQ[10] ; ARM_cpu:CPU|clk ; 3.673     ;           ; Rise       ; ARM_cpu:CPU|clk ;
;  SRAM_DQ[11] ; ARM_cpu:CPU|clk ; 3.673     ;           ; Rise       ; ARM_cpu:CPU|clk ;
;  SRAM_DQ[12] ; ARM_cpu:CPU|clk ; 3.665     ;           ; Rise       ; ARM_cpu:CPU|clk ;
;  SRAM_DQ[13] ; ARM_cpu:CPU|clk ; 3.665     ;           ; Rise       ; ARM_cpu:CPU|clk ;
;  SRAM_DQ[14] ; ARM_cpu:CPU|clk ; 3.655     ;           ; Rise       ; ARM_cpu:CPU|clk ;
;  SRAM_DQ[15] ; ARM_cpu:CPU|clk ; 3.460     ;           ; Rise       ; ARM_cpu:CPU|clk ;
+--------------+-----------------+-----------+-----------+------------+-----------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                                       ;
+-------------------------------------------------------------------------+------------+---------+----------+---------+---------------------+
; Clock                                                                   ; Setup      ; Hold    ; Recovery ; Removal ; Minimum Pulse Width ;
+-------------------------------------------------------------------------+------------+---------+----------+---------+---------------------+
; Worst-case Slack                                                        ; -14.530    ; -2.795  ; N/A      ; N/A     ; -1.627              ;
;  ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ; N/A        ; N/A     ; N/A      ; N/A     ; 0.500               ;
;  ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm                              ; -10.011    ; -2.233  ; N/A      ; N/A     ; 0.500               ;
;  ARM_cpu:CPU|clk                                                        ; -14.530    ; -2.795  ; N/A      ; N/A     ; -1.627              ;
;  CLOCK_50                                                               ; 1.679      ; -2.381  ; N/A      ; N/A     ; -1.380              ;
; Design-wide TNS                                                         ; -29659.905 ; -53.398 ; 0.0      ; 0.0     ; -3561.994           ;
;  ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ; N/A        ; N/A     ; N/A      ; N/A     ; 0.000               ;
;  ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm                              ; -283.661   ; -47.080 ; N/A      ; N/A     ; 0.000               ;
;  ARM_cpu:CPU|clk                                                        ; -29376.244 ; -8.178  ; N/A      ; N/A     ; -3559.614           ;
;  CLOCK_50                                                               ; 0.000      ; -2.381  ; N/A      ; N/A     ; -2.380              ;
+-------------------------------------------------------------------------+------------+---------+----------+---------+---------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                                                                                   ;
+--------------+------------------------------------------------------------------------+--------+--------+------------+------------------------------------------------------------------------+
; Data Port    ; Clock Port                                                             ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                        ;
+--------------+------------------------------------------------------------------------+--------+--------+------------+------------------------------------------------------------------------+
; SRAM_DQ[*]   ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ; 0.694  ; 0.694  ; Rise       ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ;
;  SRAM_DQ[0]  ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ; 0.547  ; 0.547  ; Rise       ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ;
;  SRAM_DQ[1]  ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ; 0.611  ; 0.611  ; Rise       ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ;
;  SRAM_DQ[2]  ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ; 0.623  ; 0.623  ; Rise       ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ;
;  SRAM_DQ[3]  ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ; 0.662  ; 0.662  ; Rise       ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ;
;  SRAM_DQ[4]  ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ; 0.496  ; 0.496  ; Rise       ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ;
;  SRAM_DQ[5]  ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ; 0.525  ; 0.525  ; Rise       ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ;
;  SRAM_DQ[6]  ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ; 0.567  ; 0.567  ; Rise       ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ;
;  SRAM_DQ[7]  ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ; 0.685  ; 0.685  ; Rise       ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ;
;  SRAM_DQ[8]  ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ; 0.614  ; 0.614  ; Rise       ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ;
;  SRAM_DQ[9]  ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ; 0.445  ; 0.445  ; Rise       ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ;
;  SRAM_DQ[10] ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ; 0.414  ; 0.414  ; Rise       ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ;
;  SRAM_DQ[11] ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ; 0.694  ; 0.694  ; Rise       ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ;
;  SRAM_DQ[12] ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ; 0.333  ; 0.333  ; Rise       ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ;
;  SRAM_DQ[13] ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ; 0.293  ; 0.293  ; Rise       ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ;
;  SRAM_DQ[14] ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ; 0.584  ; 0.584  ; Rise       ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ;
;  SRAM_DQ[15] ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ; 0.357  ; 0.357  ; Rise       ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ;
; SW[*]        ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm                              ; 9.381  ; 9.381  ; Fall       ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm                              ;
;  SW[1]       ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm                              ; 9.381  ; 9.381  ; Fall       ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm                              ;
; SW[*]        ; ARM_cpu:CPU|clk                                                        ; 9.781  ; 9.781  ; Rise       ; ARM_cpu:CPU|clk                                                        ;
;  SW[0]       ; ARM_cpu:CPU|clk                                                        ; 4.788  ; 4.788  ; Rise       ; ARM_cpu:CPU|clk                                                        ;
;  SW[1]       ; ARM_cpu:CPU|clk                                                        ; 9.781  ; 9.781  ; Rise       ; ARM_cpu:CPU|clk                                                        ;
; SW[*]        ; ARM_cpu:CPU|clk                                                        ; 10.270 ; 10.270 ; Fall       ; ARM_cpu:CPU|clk                                                        ;
;  SW[0]       ; ARM_cpu:CPU|clk                                                        ; 2.283  ; 2.283  ; Fall       ; ARM_cpu:CPU|clk                                                        ;
;  SW[1]       ; ARM_cpu:CPU|clk                                                        ; 10.270 ; 10.270 ; Fall       ; ARM_cpu:CPU|clk                                                        ;
+--------------+------------------------------------------------------------------------+--------+--------+------------+------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                                                                                    ;
+--------------+------------------------------------------------------------------------+--------+--------+------------+------------------------------------------------------------------------+
; Data Port    ; Clock Port                                                             ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                        ;
+--------------+------------------------------------------------------------------------+--------+--------+------------+------------------------------------------------------------------------+
; SRAM_DQ[*]   ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ; 1.710  ; 1.710  ; Rise       ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ;
;  SRAM_DQ[0]  ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ; 1.280  ; 1.280  ; Rise       ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ;
;  SRAM_DQ[1]  ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ; 1.537  ; 1.537  ; Rise       ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ;
;  SRAM_DQ[2]  ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ; 1.283  ; 1.283  ; Rise       ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ;
;  SRAM_DQ[3]  ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ; 1.463  ; 1.463  ; Rise       ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ;
;  SRAM_DQ[4]  ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ; 1.547  ; 1.547  ; Rise       ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ;
;  SRAM_DQ[5]  ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ; 1.321  ; 1.321  ; Rise       ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ;
;  SRAM_DQ[6]  ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ; 1.148  ; 1.148  ; Rise       ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ;
;  SRAM_DQ[7]  ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ; 1.511  ; 1.511  ; Rise       ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ;
;  SRAM_DQ[8]  ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ; 1.322  ; 1.322  ; Rise       ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ;
;  SRAM_DQ[9]  ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ; 1.430  ; 1.430  ; Rise       ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ;
;  SRAM_DQ[10] ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ; 1.569  ; 1.569  ; Rise       ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ;
;  SRAM_DQ[11] ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ; 1.149  ; 1.149  ; Rise       ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ;
;  SRAM_DQ[12] ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ; 1.692  ; 1.692  ; Rise       ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ;
;  SRAM_DQ[13] ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ; 1.653  ; 1.653  ; Rise       ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ;
;  SRAM_DQ[14] ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ; 1.626  ; 1.626  ; Rise       ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ;
;  SRAM_DQ[15] ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ; 1.710  ; 1.710  ; Rise       ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ;
; SW[*]        ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm                              ; -1.313 ; -1.313 ; Fall       ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm                              ;
;  SW[1]       ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm                              ; -1.313 ; -1.313 ; Fall       ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm                              ;
; SW[*]        ; ARM_cpu:CPU|clk                                                        ; -0.047 ; -0.047 ; Rise       ; ARM_cpu:CPU|clk                                                        ;
;  SW[0]       ; ARM_cpu:CPU|clk                                                        ; -0.244 ; -0.244 ; Rise       ; ARM_cpu:CPU|clk                                                        ;
;  SW[1]       ; ARM_cpu:CPU|clk                                                        ; -0.047 ; -0.047 ; Rise       ; ARM_cpu:CPU|clk                                                        ;
; SW[*]        ; ARM_cpu:CPU|clk                                                        ; -0.253 ; -0.253 ; Fall       ; ARM_cpu:CPU|clk                                                        ;
;  SW[0]       ; ARM_cpu:CPU|clk                                                        ; -0.253 ; -0.253 ; Fall       ; ARM_cpu:CPU|clk                                                        ;
;  SW[1]       ; ARM_cpu:CPU|clk                                                        ; -1.646 ; -1.646 ; Fall       ; ARM_cpu:CPU|clk                                                        ;
+--------------+------------------------------------------------------------------------+--------+--------+------------+------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                                                                           ;
+----------------+------------------------------------------------------------------------+--------+--------+------------+------------------------------------------------------------------------+
; Data Port      ; Clock Port                                                             ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                        ;
+----------------+------------------------------------------------------------------------+--------+--------+------------+------------------------------------------------------------------------+
; SRAM_ADDR[*]   ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ; 15.489 ; 15.489 ; Rise       ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ;
;  SRAM_ADDR[0]  ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ; 12.611 ; 12.611 ; Rise       ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ;
;  SRAM_ADDR[1]  ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ; 15.102 ; 15.102 ; Rise       ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ;
;  SRAM_ADDR[2]  ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ; 14.822 ; 14.822 ; Rise       ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ;
;  SRAM_ADDR[3]  ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ; 14.730 ; 14.730 ; Rise       ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ;
;  SRAM_ADDR[4]  ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ; 15.391 ; 15.391 ; Rise       ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ;
;  SRAM_ADDR[5]  ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ; 15.016 ; 15.016 ; Rise       ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ;
;  SRAM_ADDR[6]  ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ; 15.489 ; 15.489 ; Rise       ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ;
;  SRAM_ADDR[7]  ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ; 14.893 ; 14.893 ; Rise       ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ;
;  SRAM_ADDR[8]  ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ; 15.146 ; 15.146 ; Rise       ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ;
;  SRAM_ADDR[9]  ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ; 14.524 ; 14.524 ; Rise       ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ;
;  SRAM_ADDR[10] ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ; 14.671 ; 14.671 ; Rise       ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ;
;  SRAM_ADDR[11] ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ; 14.259 ; 14.259 ; Rise       ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ;
;  SRAM_ADDR[12] ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ; 14.716 ; 14.716 ; Rise       ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ;
;  SRAM_ADDR[13] ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ; 14.844 ; 14.844 ; Rise       ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ;
;  SRAM_ADDR[14] ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ; 14.565 ; 14.565 ; Rise       ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ;
;  SRAM_ADDR[15] ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ; 14.798 ; 14.798 ; Rise       ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ;
;  SRAM_ADDR[16] ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ; 14.104 ; 14.104 ; Rise       ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ;
;  SRAM_ADDR[17] ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ; 13.151 ; 13.151 ; Rise       ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ;
; SRAM_WE_N      ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ; 12.009 ; 12.009 ; Rise       ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ;
; SRAM_ADDR[*]   ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ; 15.489 ; 15.489 ; Fall       ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ;
;  SRAM_ADDR[0]  ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ; 12.611 ; 12.611 ; Fall       ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ;
;  SRAM_ADDR[1]  ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ; 15.102 ; 15.102 ; Fall       ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ;
;  SRAM_ADDR[2]  ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ; 14.822 ; 14.822 ; Fall       ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ;
;  SRAM_ADDR[3]  ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ; 14.730 ; 14.730 ; Fall       ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ;
;  SRAM_ADDR[4]  ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ; 15.391 ; 15.391 ; Fall       ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ;
;  SRAM_ADDR[5]  ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ; 15.016 ; 15.016 ; Fall       ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ;
;  SRAM_ADDR[6]  ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ; 15.489 ; 15.489 ; Fall       ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ;
;  SRAM_ADDR[7]  ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ; 14.893 ; 14.893 ; Fall       ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ;
;  SRAM_ADDR[8]  ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ; 15.146 ; 15.146 ; Fall       ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ;
;  SRAM_ADDR[9]  ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ; 14.524 ; 14.524 ; Fall       ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ;
;  SRAM_ADDR[10] ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ; 14.671 ; 14.671 ; Fall       ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ;
;  SRAM_ADDR[11] ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ; 14.259 ; 14.259 ; Fall       ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ;
;  SRAM_ADDR[12] ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ; 14.716 ; 14.716 ; Fall       ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ;
;  SRAM_ADDR[13] ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ; 14.844 ; 14.844 ; Fall       ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ;
;  SRAM_ADDR[14] ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ; 14.565 ; 14.565 ; Fall       ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ;
;  SRAM_ADDR[15] ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ; 14.798 ; 14.798 ; Fall       ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ;
;  SRAM_ADDR[16] ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ; 14.104 ; 14.104 ; Fall       ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ;
;  SRAM_ADDR[17] ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ; 13.151 ; 13.151 ; Fall       ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ;
; SRAM_WE_N      ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ; 12.009 ; 12.009 ; Fall       ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ;
; SRAM_ADDR[*]   ; ARM_cpu:CPU|clk                                                        ; 24.173 ; 24.173 ; Rise       ; ARM_cpu:CPU|clk                                                        ;
;  SRAM_ADDR[0]  ; ARM_cpu:CPU|clk                                                        ; 21.295 ; 21.295 ; Rise       ; ARM_cpu:CPU|clk                                                        ;
;  SRAM_ADDR[1]  ; ARM_cpu:CPU|clk                                                        ; 23.786 ; 23.786 ; Rise       ; ARM_cpu:CPU|clk                                                        ;
;  SRAM_ADDR[2]  ; ARM_cpu:CPU|clk                                                        ; 23.506 ; 23.506 ; Rise       ; ARM_cpu:CPU|clk                                                        ;
;  SRAM_ADDR[3]  ; ARM_cpu:CPU|clk                                                        ; 23.414 ; 23.414 ; Rise       ; ARM_cpu:CPU|clk                                                        ;
;  SRAM_ADDR[4]  ; ARM_cpu:CPU|clk                                                        ; 24.075 ; 24.075 ; Rise       ; ARM_cpu:CPU|clk                                                        ;
;  SRAM_ADDR[5]  ; ARM_cpu:CPU|clk                                                        ; 23.700 ; 23.700 ; Rise       ; ARM_cpu:CPU|clk                                                        ;
;  SRAM_ADDR[6]  ; ARM_cpu:CPU|clk                                                        ; 24.173 ; 24.173 ; Rise       ; ARM_cpu:CPU|clk                                                        ;
;  SRAM_ADDR[7]  ; ARM_cpu:CPU|clk                                                        ; 23.577 ; 23.577 ; Rise       ; ARM_cpu:CPU|clk                                                        ;
;  SRAM_ADDR[8]  ; ARM_cpu:CPU|clk                                                        ; 23.830 ; 23.830 ; Rise       ; ARM_cpu:CPU|clk                                                        ;
;  SRAM_ADDR[9]  ; ARM_cpu:CPU|clk                                                        ; 23.208 ; 23.208 ; Rise       ; ARM_cpu:CPU|clk                                                        ;
;  SRAM_ADDR[10] ; ARM_cpu:CPU|clk                                                        ; 23.355 ; 23.355 ; Rise       ; ARM_cpu:CPU|clk                                                        ;
;  SRAM_ADDR[11] ; ARM_cpu:CPU|clk                                                        ; 22.943 ; 22.943 ; Rise       ; ARM_cpu:CPU|clk                                                        ;
;  SRAM_ADDR[12] ; ARM_cpu:CPU|clk                                                        ; 23.400 ; 23.400 ; Rise       ; ARM_cpu:CPU|clk                                                        ;
;  SRAM_ADDR[13] ; ARM_cpu:CPU|clk                                                        ; 23.528 ; 23.528 ; Rise       ; ARM_cpu:CPU|clk                                                        ;
;  SRAM_ADDR[14] ; ARM_cpu:CPU|clk                                                        ; 23.249 ; 23.249 ; Rise       ; ARM_cpu:CPU|clk                                                        ;
;  SRAM_ADDR[15] ; ARM_cpu:CPU|clk                                                        ; 23.482 ; 23.482 ; Rise       ; ARM_cpu:CPU|clk                                                        ;
;  SRAM_ADDR[16] ; ARM_cpu:CPU|clk                                                        ; 22.788 ; 22.788 ; Rise       ; ARM_cpu:CPU|clk                                                        ;
;  SRAM_ADDR[17] ; ARM_cpu:CPU|clk                                                        ; 21.835 ; 21.835 ; Rise       ; ARM_cpu:CPU|clk                                                        ;
; SRAM_DQ[*]     ; ARM_cpu:CPU|clk                                                        ; 11.325 ; 11.325 ; Rise       ; ARM_cpu:CPU|clk                                                        ;
;  SRAM_DQ[0]    ; ARM_cpu:CPU|clk                                                        ; 10.407 ; 10.407 ; Rise       ; ARM_cpu:CPU|clk                                                        ;
;  SRAM_DQ[1]    ; ARM_cpu:CPU|clk                                                        ; 10.264 ; 10.264 ; Rise       ; ARM_cpu:CPU|clk                                                        ;
;  SRAM_DQ[2]    ; ARM_cpu:CPU|clk                                                        ; 11.325 ; 11.325 ; Rise       ; ARM_cpu:CPU|clk                                                        ;
;  SRAM_DQ[3]    ; ARM_cpu:CPU|clk                                                        ; 10.747 ; 10.747 ; Rise       ; ARM_cpu:CPU|clk                                                        ;
;  SRAM_DQ[4]    ; ARM_cpu:CPU|clk                                                        ; 10.170 ; 10.170 ; Rise       ; ARM_cpu:CPU|clk                                                        ;
;  SRAM_DQ[5]    ; ARM_cpu:CPU|clk                                                        ; 10.910 ; 10.910 ; Rise       ; ARM_cpu:CPU|clk                                                        ;
;  SRAM_DQ[6]    ; ARM_cpu:CPU|clk                                                        ; 10.002 ; 10.002 ; Rise       ; ARM_cpu:CPU|clk                                                        ;
;  SRAM_DQ[7]    ; ARM_cpu:CPU|clk                                                        ; 9.462  ; 9.462  ; Rise       ; ARM_cpu:CPU|clk                                                        ;
;  SRAM_DQ[8]    ; ARM_cpu:CPU|clk                                                        ; 10.443 ; 10.443 ; Rise       ; ARM_cpu:CPU|clk                                                        ;
;  SRAM_DQ[9]    ; ARM_cpu:CPU|clk                                                        ; 10.510 ; 10.510 ; Rise       ; ARM_cpu:CPU|clk                                                        ;
;  SRAM_DQ[10]   ; ARM_cpu:CPU|clk                                                        ; 9.994  ; 9.994  ; Rise       ; ARM_cpu:CPU|clk                                                        ;
;  SRAM_DQ[11]   ; ARM_cpu:CPU|clk                                                        ; 10.454 ; 10.454 ; Rise       ; ARM_cpu:CPU|clk                                                        ;
;  SRAM_DQ[12]   ; ARM_cpu:CPU|clk                                                        ; 11.032 ; 11.032 ; Rise       ; ARM_cpu:CPU|clk                                                        ;
;  SRAM_DQ[13]   ; ARM_cpu:CPU|clk                                                        ; 9.621  ; 9.621  ; Rise       ; ARM_cpu:CPU|clk                                                        ;
;  SRAM_DQ[14]   ; ARM_cpu:CPU|clk                                                        ; 9.681  ; 9.681  ; Rise       ; ARM_cpu:CPU|clk                                                        ;
;  SRAM_DQ[15]   ; ARM_cpu:CPU|clk                                                        ; 10.171 ; 10.171 ; Rise       ; ARM_cpu:CPU|clk                                                        ;
; SRAM_WE_N      ; ARM_cpu:CPU|clk                                                        ; 20.693 ; 20.693 ; Rise       ; ARM_cpu:CPU|clk                                                        ;
+----------------+------------------------------------------------------------------------+--------+--------+------------+------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                                                                 ;
+----------------+------------------------------------------------------------------------+-------+-------+------------+------------------------------------------------------------------------+
; Data Port      ; Clock Port                                                             ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                        ;
+----------------+------------------------------------------------------------------------+-------+-------+------------+------------------------------------------------------------------------+
; SRAM_ADDR[*]   ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ; 5.007 ; 5.007 ; Rise       ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ;
;  SRAM_ADDR[0]  ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ; 6.021 ; 6.021 ; Rise       ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ;
;  SRAM_ADDR[1]  ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ; 5.269 ; 5.269 ; Rise       ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ;
;  SRAM_ADDR[2]  ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ; 5.171 ; 5.171 ; Rise       ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ;
;  SRAM_ADDR[3]  ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ; 5.134 ; 5.134 ; Rise       ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ;
;  SRAM_ADDR[4]  ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ; 5.285 ; 5.285 ; Rise       ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ;
;  SRAM_ADDR[5]  ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ; 5.324 ; 5.324 ; Rise       ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ;
;  SRAM_ADDR[6]  ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ; 5.288 ; 5.288 ; Rise       ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ;
;  SRAM_ADDR[7]  ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ; 5.203 ; 5.203 ; Rise       ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ;
;  SRAM_ADDR[8]  ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ; 5.558 ; 5.558 ; Rise       ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ;
;  SRAM_ADDR[9]  ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ; 5.121 ; 5.121 ; Rise       ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ;
;  SRAM_ADDR[10] ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ; 5.069 ; 5.069 ; Rise       ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ;
;  SRAM_ADDR[11] ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ; 5.007 ; 5.007 ; Rise       ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ;
;  SRAM_ADDR[12] ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ; 5.181 ; 5.181 ; Rise       ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ;
;  SRAM_ADDR[13] ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ; 5.157 ; 5.157 ; Rise       ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ;
;  SRAM_ADDR[14] ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ; 5.086 ; 5.086 ; Rise       ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ;
;  SRAM_ADDR[15] ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ; 5.088 ; 5.088 ; Rise       ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ;
;  SRAM_ADDR[16] ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ; 5.096 ; 5.096 ; Rise       ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ;
;  SRAM_ADDR[17] ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ; 5.579 ; 5.579 ; Rise       ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ;
; SRAM_WE_N      ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ; 5.690 ; 5.690 ; Rise       ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ;
; SRAM_ADDR[*]   ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ; 5.007 ; 5.007 ; Fall       ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ;
;  SRAM_ADDR[0]  ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ; 6.021 ; 6.021 ; Fall       ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ;
;  SRAM_ADDR[1]  ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ; 5.269 ; 5.269 ; Fall       ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ;
;  SRAM_ADDR[2]  ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ; 5.171 ; 5.171 ; Fall       ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ;
;  SRAM_ADDR[3]  ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ; 5.134 ; 5.134 ; Fall       ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ;
;  SRAM_ADDR[4]  ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ; 5.285 ; 5.285 ; Fall       ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ;
;  SRAM_ADDR[5]  ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ; 5.324 ; 5.324 ; Fall       ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ;
;  SRAM_ADDR[6]  ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ; 5.288 ; 5.288 ; Fall       ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ;
;  SRAM_ADDR[7]  ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ; 5.203 ; 5.203 ; Fall       ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ;
;  SRAM_ADDR[8]  ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ; 5.558 ; 5.558 ; Fall       ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ;
;  SRAM_ADDR[9]  ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ; 5.121 ; 5.121 ; Fall       ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ;
;  SRAM_ADDR[10] ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ; 5.069 ; 5.069 ; Fall       ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ;
;  SRAM_ADDR[11] ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ; 5.007 ; 5.007 ; Fall       ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ;
;  SRAM_ADDR[12] ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ; 5.181 ; 5.181 ; Fall       ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ;
;  SRAM_ADDR[13] ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ; 5.157 ; 5.157 ; Fall       ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ;
;  SRAM_ADDR[14] ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ; 5.086 ; 5.086 ; Fall       ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ;
;  SRAM_ADDR[15] ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ; 5.088 ; 5.088 ; Fall       ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ;
;  SRAM_ADDR[16] ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ; 5.096 ; 5.096 ; Fall       ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ;
;  SRAM_ADDR[17] ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ; 5.579 ; 5.579 ; Fall       ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ;
; SRAM_WE_N      ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ; 5.690 ; 5.690 ; Fall       ; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ;
; SRAM_ADDR[*]   ; ARM_cpu:CPU|clk                                                        ; 4.055 ; 4.055 ; Rise       ; ARM_cpu:CPU|clk                                                        ;
;  SRAM_ADDR[0]  ; ARM_cpu:CPU|clk                                                        ; 4.542 ; 4.542 ; Rise       ; ARM_cpu:CPU|clk                                                        ;
;  SRAM_ADDR[1]  ; ARM_cpu:CPU|clk                                                        ; 4.881 ; 4.881 ; Rise       ; ARM_cpu:CPU|clk                                                        ;
;  SRAM_ADDR[2]  ; ARM_cpu:CPU|clk                                                        ; 4.694 ; 4.694 ; Rise       ; ARM_cpu:CPU|clk                                                        ;
;  SRAM_ADDR[3]  ; ARM_cpu:CPU|clk                                                        ; 4.532 ; 4.532 ; Rise       ; ARM_cpu:CPU|clk                                                        ;
;  SRAM_ADDR[4]  ; ARM_cpu:CPU|clk                                                        ; 4.300 ; 4.300 ; Rise       ; ARM_cpu:CPU|clk                                                        ;
;  SRAM_ADDR[5]  ; ARM_cpu:CPU|clk                                                        ; 4.338 ; 4.338 ; Rise       ; ARM_cpu:CPU|clk                                                        ;
;  SRAM_ADDR[6]  ; ARM_cpu:CPU|clk                                                        ; 4.687 ; 4.687 ; Rise       ; ARM_cpu:CPU|clk                                                        ;
;  SRAM_ADDR[7]  ; ARM_cpu:CPU|clk                                                        ; 4.812 ; 4.812 ; Rise       ; ARM_cpu:CPU|clk                                                        ;
;  SRAM_ADDR[8]  ; ARM_cpu:CPU|clk                                                        ; 5.162 ; 5.162 ; Rise       ; ARM_cpu:CPU|clk                                                        ;
;  SRAM_ADDR[9]  ; ARM_cpu:CPU|clk                                                        ; 4.172 ; 4.172 ; Rise       ; ARM_cpu:CPU|clk                                                        ;
;  SRAM_ADDR[10] ; ARM_cpu:CPU|clk                                                        ; 4.683 ; 4.683 ; Rise       ; ARM_cpu:CPU|clk                                                        ;
;  SRAM_ADDR[11] ; ARM_cpu:CPU|clk                                                        ; 4.055 ; 4.055 ; Rise       ; ARM_cpu:CPU|clk                                                        ;
;  SRAM_ADDR[12] ; ARM_cpu:CPU|clk                                                        ; 4.199 ; 4.199 ; Rise       ; ARM_cpu:CPU|clk                                                        ;
;  SRAM_ADDR[13] ; ARM_cpu:CPU|clk                                                        ; 4.205 ; 4.205 ; Rise       ; ARM_cpu:CPU|clk                                                        ;
;  SRAM_ADDR[14] ; ARM_cpu:CPU|clk                                                        ; 4.134 ; 4.134 ; Rise       ; ARM_cpu:CPU|clk                                                        ;
;  SRAM_ADDR[15] ; ARM_cpu:CPU|clk                                                        ; 4.141 ; 4.141 ; Rise       ; ARM_cpu:CPU|clk                                                        ;
;  SRAM_ADDR[16] ; ARM_cpu:CPU|clk                                                        ; 4.112 ; 4.112 ; Rise       ; ARM_cpu:CPU|clk                                                        ;
;  SRAM_ADDR[17] ; ARM_cpu:CPU|clk                                                        ; 4.696 ; 4.696 ; Rise       ; ARM_cpu:CPU|clk                                                        ;
; SRAM_DQ[*]     ; ARM_cpu:CPU|clk                                                        ; 4.034 ; 4.034 ; Rise       ; ARM_cpu:CPU|clk                                                        ;
;  SRAM_DQ[0]    ; ARM_cpu:CPU|clk                                                        ; 4.808 ; 4.808 ; Rise       ; ARM_cpu:CPU|clk                                                        ;
;  SRAM_DQ[1]    ; ARM_cpu:CPU|clk                                                        ; 4.880 ; 4.880 ; Rise       ; ARM_cpu:CPU|clk                                                        ;
;  SRAM_DQ[2]    ; ARM_cpu:CPU|clk                                                        ; 5.381 ; 5.381 ; Rise       ; ARM_cpu:CPU|clk                                                        ;
;  SRAM_DQ[3]    ; ARM_cpu:CPU|clk                                                        ; 4.880 ; 4.880 ; Rise       ; ARM_cpu:CPU|clk                                                        ;
;  SRAM_DQ[4]    ; ARM_cpu:CPU|clk                                                        ; 4.755 ; 4.755 ; Rise       ; ARM_cpu:CPU|clk                                                        ;
;  SRAM_DQ[5]    ; ARM_cpu:CPU|clk                                                        ; 4.880 ; 4.880 ; Rise       ; ARM_cpu:CPU|clk                                                        ;
;  SRAM_DQ[6]    ; ARM_cpu:CPU|clk                                                        ; 4.752 ; 4.752 ; Rise       ; ARM_cpu:CPU|clk                                                        ;
;  SRAM_DQ[7]    ; ARM_cpu:CPU|clk                                                        ; 4.668 ; 4.668 ; Rise       ; ARM_cpu:CPU|clk                                                        ;
;  SRAM_DQ[8]    ; ARM_cpu:CPU|clk                                                        ; 5.026 ; 5.026 ; Rise       ; ARM_cpu:CPU|clk                                                        ;
;  SRAM_DQ[9]    ; ARM_cpu:CPU|clk                                                        ; 4.802 ; 4.802 ; Rise       ; ARM_cpu:CPU|clk                                                        ;
;  SRAM_DQ[10]   ; ARM_cpu:CPU|clk                                                        ; 4.581 ; 4.581 ; Rise       ; ARM_cpu:CPU|clk                                                        ;
;  SRAM_DQ[11]   ; ARM_cpu:CPU|clk                                                        ; 4.946 ; 4.946 ; Rise       ; ARM_cpu:CPU|clk                                                        ;
;  SRAM_DQ[12]   ; ARM_cpu:CPU|clk                                                        ; 4.559 ; 4.559 ; Rise       ; ARM_cpu:CPU|clk                                                        ;
;  SRAM_DQ[13]   ; ARM_cpu:CPU|clk                                                        ; 4.034 ; 4.034 ; Rise       ; ARM_cpu:CPU|clk                                                        ;
;  SRAM_DQ[14]   ; ARM_cpu:CPU|clk                                                        ; 4.617 ; 4.617 ; Rise       ; ARM_cpu:CPU|clk                                                        ;
;  SRAM_DQ[15]   ; ARM_cpu:CPU|clk                                                        ; 4.871 ; 4.871 ; Rise       ; ARM_cpu:CPU|clk                                                        ;
; SRAM_WE_N      ; ARM_cpu:CPU|clk                                                        ; 3.580 ; 3.580 ; Rise       ; ARM_cpu:CPU|clk                                                        ;
+----------------+------------------------------------------------------------------------+-------+-------+------------+------------------------------------------------------------------------+


+----------------------------------------------------+
; Progagation Delay                                  ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; SW[0]      ; LEDG[0]     ; 5.209 ;    ;    ; 5.209 ;
; SW[1]      ; LEDG[1]     ; 5.472 ;    ;    ; 5.472 ;
+------------+-------------+-------+----+----+-------+


+----------------------------------------------------+
; Minimum Progagation Delay                          ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; SW[0]      ; LEDG[0]     ; 2.847 ;    ;    ; 2.847 ;
; SW[1]      ; LEDG[1]     ; 2.973 ;    ;    ; 2.973 ;
+------------+-------------+-------+----+----+-------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                                ;
+------------------------------------------------------------------------+-------------------------------------------+----------+----------+----------+----------+
; From Clock                                                             ; To Clock                                  ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------------------------------------------+-------------------------------------------+----------+----------+----------+----------+
; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ; ARM_cpu:CPU|clk                           ; 3043     ; 2691     ; 0        ; 0        ;
; ARM_cpu:CPU|clk                                                        ; ARM_cpu:CPU|clk                           ; 8156005  ; 7119     ; 299282   ; 0        ;
; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm                              ; ARM_cpu:CPU|clk                           ; 0        ; 8454     ; 0        ; 8986     ;
; ARM_cpu:CPU|clk                                                        ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; 0        ; 0        ; 59373    ; 0        ;
; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm                              ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; 0        ; 0        ; 95       ; 95       ;
; ARM_cpu:CPU|clk                                                        ; CLOCK_50                                  ; 1        ; 1        ; 0        ; 0        ;
+------------------------------------------------------------------------+-------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                                 ;
+------------------------------------------------------------------------+-------------------------------------------+----------+----------+----------+----------+
; From Clock                                                             ; To Clock                                  ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------------------------------------------+-------------------------------------------+----------+----------+----------+----------+
; ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ; ARM_cpu:CPU|clk                           ; 3043     ; 2691     ; 0        ; 0        ;
; ARM_cpu:CPU|clk                                                        ; ARM_cpu:CPU|clk                           ; 8156005  ; 7119     ; 299282   ; 0        ;
; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm                              ; ARM_cpu:CPU|clk                           ; 0        ; 8454     ; 0        ; 8986     ;
; ARM_cpu:CPU|clk                                                        ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; 0        ; 0        ; 59373    ; 0        ;
; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm                              ; ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ; 0        ; 0        ; 95       ; 95       ;
; ARM_cpu:CPU|clk                                                        ; CLOCK_50                                  ; 1        ; 1        ; 0        ; 0        ;
+------------------------------------------------------------------------+-------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+-------------------------------------------------+
; Unconstrained Paths                             ;
+---------------------------------+-------+-------+
; Property                        ; Setup ; Hold  ;
+---------------------------------+-------+-------+
; Illegal Clocks                  ; 0     ; 0     ;
; Unconstrained Clocks            ; 0     ; 0     ;
; Unconstrained Input Ports       ; 18    ; 18    ;
; Unconstrained Input Port Paths  ; 2683  ; 2683  ;
; Unconstrained Output Ports      ; 37    ; 37    ;
; Unconstrained Output Port Paths ; 27284 ; 27284 ;
+---------------------------------+-------+-------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Thu Jun 09 15:14:10 2022
Info: Command: quartus_sta ARM -c ARM
Info: qsta_default_script.tcl version: #1
Info (20030): Parallel compilation is enabled and will use 8 of the 8 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Warning (335093): TimeQuest Timing Analyzer is analyzing 96 combinational loops as latches.
Info (332104): Reading SDC File: 'ARM.sdc'
Warning (332174): Ignored filter at ARM.sdc(26): clk could not be matched with a port
Warning (332049): Ignored create_clock at ARM.sdc(26): Argument <targets> is an empty collection
    Info (332050): create_clock -name "clk" -period 50.000ns [get_ports {clk}] -waveform {0.000 25.000}
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name ARM_cpu:CPU|clk ARM_cpu:CPU|clk
    Info (332105): create_clock -period 1.000 -name CLOCK_50 CLOCK_50
    Info (332105): create_clock -period 1.000 -name ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm
    Info (332105): create_clock -period 1.000 -name ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0]
Warning (332125): Found combinational loop of 39 nodes
    Warning (332126): Node "CPU|id_stage|bubble|combout"
    Warning (332126): Node "CPU|id_stage|mux9b|y[7]~0|datad"
    Warning (332126): Node "CPU|id_stage|mux9b|y[7]~0|combout"
    Warning (332126): Node "CPU|id_stage|mux4b|y[0]~1|dataa"
    Warning (332126): Node "CPU|id_stage|mux4b|y[0]~1|combout"
    Warning (332126): Node "CPU|hazard_unit1|hazard~0|dataa"
    Warning (332126): Node "CPU|hazard_unit1|hazard~0|combout"
    Warning (332126): Node "CPU|hazard_unit1|hazard~2|datab"
    Warning (332126): Node "CPU|hazard_unit1|hazard~2|combout"
    Warning (332126): Node "CPU|hazard~7|datab"
    Warning (332126): Node "CPU|hazard~7|combout"
    Warning (332126): Node "CPU|id_stage|bubble|datac"
    Warning (332126): Node "CPU|hazard~3|dataa"
    Warning (332126): Node "CPU|hazard~3|combout"
    Warning (332126): Node "CPU|hazard~5|dataa"
    Warning (332126): Node "CPU|hazard~5|combout"
    Warning (332126): Node "CPU|hazard~6|datac"
    Warning (332126): Node "CPU|hazard~6|combout"
    Warning (332126): Node "CPU|hazard~7|datac"
    Warning (332126): Node "CPU|id_stage|mux4b|y[1]~0|dataa"
    Warning (332126): Node "CPU|id_stage|mux4b|y[1]~0|combout"
    Warning (332126): Node "CPU|hazard_unit1|hazard~0|datab"
    Warning (332126): Node "CPU|hazard~3|datad"
    Warning (332126): Node "CPU|id_stage|two_src|datab"
    Warning (332126): Node "CPU|id_stage|two_src|combout"
    Warning (332126): Node "CPU|hazard_unit1|hazard~2|datad"
    Warning (332126): Node "CPU|hazard~5|datab"
    Warning (332126): Node "CPU|id_stage|mux4b|y[3]~2|dataa"
    Warning (332126): Node "CPU|id_stage|mux4b|y[3]~2|combout"
    Warning (332126): Node "CPU|hazard_unit1|hazard~1|datac"
    Warning (332126): Node "CPU|hazard_unit1|hazard~1|combout"
    Warning (332126): Node "CPU|hazard_unit1|hazard~2|datac"
    Warning (332126): Node "CPU|hazard~4|dataa"
    Warning (332126): Node "CPU|hazard~4|combout"
    Warning (332126): Node "CPU|hazard~5|datac"
    Warning (332126): Node "CPU|id_stage|mux4b|y[2]~3|dataa"
    Warning (332126): Node "CPU|id_stage|mux4b|y[2]~3|combout"
    Warning (332126): Node "CPU|hazard_unit1|hazard~1|datab"
    Warning (332126): Node "CPU|hazard~4|datac"
Info (332097): The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network.
    Info (332098): Cell: CPU|cache_ctrl|cache_mem|Mux9~25  from: datad  to: combout
    Info (332098): Cell: CPU|cache_ctrl|cache_mem|Mux9~29  from: datad  to: combout
    Info (332098): Cell: CPU|cache_ctrl|cache_mem|Mux9~41  from: datad  to: combout
    Info (332098): Cell: CPU|cache_ctrl|cache_mem|hit~4  from: datad  to: combout
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -14.530
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):   -14.530    -29376.244 ARM_cpu:CPU|clk 
    Info (332119):   -10.011      -283.661 ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm 
    Info (332119):     2.651         0.000 CLOCK_50 
Info (332146): Worst-case hold slack is -2.795
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.795        -3.937 ARM_cpu:CPU|clk 
    Info (332119):    -2.381        -2.381 CLOCK_50 
    Info (332119):    -2.233       -47.080 ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -1.627
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.627     -3559.614 ARM_cpu:CPU|clk 
    Info (332119):    -1.380        -2.380 CLOCK_50 
    Info (332119):     0.500         0.000 ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] 
    Info (332119):     0.500         0.000 ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm 
Info (332001): The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Info (332097): The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network.
    Info (332098): Cell: CPU|cache_ctrl|cache_mem|Mux9~25  from: datad  to: combout
    Info (332098): Cell: CPU|cache_ctrl|cache_mem|Mux9~29  from: datad  to: combout
    Info (332098): Cell: CPU|cache_ctrl|cache_mem|Mux9~41  from: datad  to: combout
    Info (332098): Cell: CPU|cache_ctrl|cache_mem|hit~4  from: datad  to: combout
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -5.980
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -5.980    -11921.073 ARM_cpu:CPU|clk 
    Info (332119):    -4.231      -118.366 ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm 
    Info (332119):     1.679         0.000 CLOCK_50 
Info (332146): Worst-case hold slack is -1.670
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.670        -8.178 ARM_cpu:CPU|clk 
    Info (332119):    -1.365       -32.762 ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm 
    Info (332119):    -1.299        -1.299 CLOCK_50 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -1.627
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.627     -3559.614 ARM_cpu:CPU|clk 
    Info (332119):    -1.380        -2.380 CLOCK_50 
    Info (332119):     0.500         0.000 ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0] 
    Info (332119):     0.500         0.000 ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 45 warnings
    Info: Peak virtual memory: 4695 megabytes
    Info: Processing ended: Thu Jun 09 15:14:14 2022
    Info: Elapsed time: 00:00:04
    Info: Total CPU time (on all processors): 00:00:04


