<!-- HTML header for doxygen 1.8.9.1-->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.12"/>
<title>MSPM0G1X0X_G3X0X Driver Library: DL_DMA_INTERRUPT</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link id="favicon" rel="shortcut icon" type="image/x-icon" href="favicon.ico"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="tiapistylesheet.css" rel="stylesheet" type="text/css" />
</head>
<body>
<table width="100%">
<tr>
  <td bgcolor="black" width="1"><a href="https://www.ti.com"><img border="0" src="tilogo.gif" /></a></td>
  <td bgcolor="red"><img src="titagline.gif" /></td>
</tr>
</table>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td style="padding-left: 0.5em;">
   <div id="projectname">MSPM0G1X0X_G3X0X Driver Library
   &#160;<span id="projectnumber">2.05.01.00</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.12 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
</div><!-- top -->
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#define-members">Macros</a>  </div>
  <div class="headertitle">
<div class="title">DL_DMA_INTERRUPT<div class="ingroups"><a class="el" href="group___d_m_a.html">Direct Memory Access (DMA)</a></div></div>  </div>
</div><!--header-->
<div class="contents">
<div class="dynheader">
Collaboration diagram for DL_DMA_INTERRUPT:</div>
<div class="dyncontent">
<center><table><tr><td><img src="group___d_l___d_m_a___i_n_t_e_r_r_u_p_t.png" border="0" alt="" usemap="#group______d__l______d__m__a______i__n__t__e__r__r__u__p__t"/>
<map name="group______d__l______d__m__a______i__n__t__e__r__r__u__p__t" id="group______d__l______d__m__a______i__n__t__e__r__r__u__p__t">
<area shape="rect" id="node2" href="group___d_m_a.html" title="Direct Memory Access\l (DMA)" alt="" coords="5,5,173,47"/>
</map>
</td></tr></table></center>
</div>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:ga7e81b6dc74174d233feb796572f02902"><td class="memItemLeft" align="right" valign="top"><a id="ga7e81b6dc74174d233feb796572f02902"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_l___d_m_a___i_n_t_e_r_r_u_p_t.html#ga7e81b6dc74174d233feb796572f02902">DL_DMA_INTERRUPT_CHANNEL0</a>&#160;&#160;&#160;(DMA_CPU_INT_IMASK_DMACH0_SET)</td></tr>
<tr class="memdesc:ga7e81b6dc74174d233feb796572f02902"><td class="mdescLeft">&#160;</td><td class="mdescRight">DMA channel 0 interrupt. <br /></td></tr>
<tr class="separator:ga7e81b6dc74174d233feb796572f02902"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4a4f8b371e2912389d43098dd1313ca6"><td class="memItemLeft" align="right" valign="top"><a id="ga4a4f8b371e2912389d43098dd1313ca6"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_l___d_m_a___i_n_t_e_r_r_u_p_t.html#ga4a4f8b371e2912389d43098dd1313ca6">DL_DMA_INTERRUPT_CHANNEL1</a>&#160;&#160;&#160;(DMA_CPU_INT_IMASK_DMACH1_SET)</td></tr>
<tr class="memdesc:ga4a4f8b371e2912389d43098dd1313ca6"><td class="mdescLeft">&#160;</td><td class="mdescRight">DMA channel 1 interrupt. <br /></td></tr>
<tr class="separator:ga4a4f8b371e2912389d43098dd1313ca6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga512f958ca10dbec9d4ac388f0257b0aa"><td class="memItemLeft" align="right" valign="top"><a id="ga512f958ca10dbec9d4ac388f0257b0aa"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_l___d_m_a___i_n_t_e_r_r_u_p_t.html#ga512f958ca10dbec9d4ac388f0257b0aa">DL_DMA_INTERRUPT_CHANNEL2</a>&#160;&#160;&#160;(DMA_CPU_INT_IMASK_DMACH2_SET)</td></tr>
<tr class="memdesc:ga512f958ca10dbec9d4ac388f0257b0aa"><td class="mdescLeft">&#160;</td><td class="mdescRight">DMA channel 2 interrupt. <br /></td></tr>
<tr class="separator:ga512f958ca10dbec9d4ac388f0257b0aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga38a2ec421df7644939abaa945415ebee"><td class="memItemLeft" align="right" valign="top"><a id="ga38a2ec421df7644939abaa945415ebee"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_l___d_m_a___i_n_t_e_r_r_u_p_t.html#ga38a2ec421df7644939abaa945415ebee">DL_DMA_INTERRUPT_CHANNEL3</a>&#160;&#160;&#160;(DMA_CPU_INT_IMASK_DMACH3_SET)</td></tr>
<tr class="memdesc:ga38a2ec421df7644939abaa945415ebee"><td class="mdescLeft">&#160;</td><td class="mdescRight">DMA channel 3 interrupt. <br /></td></tr>
<tr class="separator:ga38a2ec421df7644939abaa945415ebee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga87b54cbadc3bc377b635e9fa191c3d9c"><td class="memItemLeft" align="right" valign="top"><a id="ga87b54cbadc3bc377b635e9fa191c3d9c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_l___d_m_a___i_n_t_e_r_r_u_p_t.html#ga87b54cbadc3bc377b635e9fa191c3d9c">DL_DMA_INTERRUPT_CHANNEL4</a>&#160;&#160;&#160;(DMA_CPU_INT_IMASK_DMACH4_SET)</td></tr>
<tr class="memdesc:ga87b54cbadc3bc377b635e9fa191c3d9c"><td class="mdescLeft">&#160;</td><td class="mdescRight">DMA channel 4 interrupt. <br /></td></tr>
<tr class="separator:ga87b54cbadc3bc377b635e9fa191c3d9c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9a529ae0c58adbfc9da12464540b595a"><td class="memItemLeft" align="right" valign="top"><a id="ga9a529ae0c58adbfc9da12464540b595a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_l___d_m_a___i_n_t_e_r_r_u_p_t.html#ga9a529ae0c58adbfc9da12464540b595a">DL_DMA_INTERRUPT_CHANNEL5</a>&#160;&#160;&#160;(DMA_CPU_INT_IMASK_DMACH5_SET)</td></tr>
<tr class="memdesc:ga9a529ae0c58adbfc9da12464540b595a"><td class="mdescLeft">&#160;</td><td class="mdescRight">DMA channel 5 interrupt. <br /></td></tr>
<tr class="separator:ga9a529ae0c58adbfc9da12464540b595a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga70deeb463137167bb11504be9ed65ed8"><td class="memItemLeft" align="right" valign="top"><a id="ga70deeb463137167bb11504be9ed65ed8"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_l___d_m_a___i_n_t_e_r_r_u_p_t.html#ga70deeb463137167bb11504be9ed65ed8">DL_DMA_INTERRUPT_CHANNEL6</a>&#160;&#160;&#160;(DMA_CPU_INT_IMASK_DMACH6_SET)</td></tr>
<tr class="memdesc:ga70deeb463137167bb11504be9ed65ed8"><td class="mdescLeft">&#160;</td><td class="mdescRight">DMA channel 6 interrupt. <br /></td></tr>
<tr class="separator:ga70deeb463137167bb11504be9ed65ed8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga477cfe2112ef152b1b589e1e0db276d8"><td class="memItemLeft" align="right" valign="top"><a id="ga477cfe2112ef152b1b589e1e0db276d8"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_l___d_m_a___i_n_t_e_r_r_u_p_t.html#ga477cfe2112ef152b1b589e1e0db276d8">DL_DMA_INTERRUPT_CHANNEL7</a>&#160;&#160;&#160;(DMA_CPU_INT_IMASK_DMACH7_SET)</td></tr>
<tr class="memdesc:ga477cfe2112ef152b1b589e1e0db276d8"><td class="mdescLeft">&#160;</td><td class="mdescRight">DMA channel 7 interrupt. <br /></td></tr>
<tr class="separator:ga477cfe2112ef152b1b589e1e0db276d8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga89a2c3cfcc79eafd6959f6de274d9c03"><td class="memItemLeft" align="right" valign="top"><a id="ga89a2c3cfcc79eafd6959f6de274d9c03"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_l___d_m_a___i_n_t_e_r_r_u_p_t.html#ga89a2c3cfcc79eafd6959f6de274d9c03">DL_DMA_INTERRUPT_CHANNEL8</a>&#160;&#160;&#160;(DMA_CPU_INT_IMASK_DMACH8_SET)</td></tr>
<tr class="memdesc:ga89a2c3cfcc79eafd6959f6de274d9c03"><td class="mdescLeft">&#160;</td><td class="mdescRight">DMA channel 8 interrupt. <br /></td></tr>
<tr class="separator:ga89a2c3cfcc79eafd6959f6de274d9c03"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad48619c6e8fd1da92028fd48da5130e3"><td class="memItemLeft" align="right" valign="top"><a id="gad48619c6e8fd1da92028fd48da5130e3"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_l___d_m_a___i_n_t_e_r_r_u_p_t.html#gad48619c6e8fd1da92028fd48da5130e3">DL_DMA_INTERRUPT_CHANNEL9</a>&#160;&#160;&#160;(DMA_CPU_INT_IMASK_DMACH9_SET)</td></tr>
<tr class="memdesc:gad48619c6e8fd1da92028fd48da5130e3"><td class="mdescLeft">&#160;</td><td class="mdescRight">DMA channel 9 interrupt. <br /></td></tr>
<tr class="separator:gad48619c6e8fd1da92028fd48da5130e3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4263a24ecb25ea8e8a010ce91decd3e5"><td class="memItemLeft" align="right" valign="top"><a id="ga4263a24ecb25ea8e8a010ce91decd3e5"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_l___d_m_a___i_n_t_e_r_r_u_p_t.html#ga4263a24ecb25ea8e8a010ce91decd3e5">DL_DMA_INTERRUPT_CHANNEL10</a>&#160;&#160;&#160;(DMA_CPU_INT_IMASK_DMACH10_SET)</td></tr>
<tr class="memdesc:ga4263a24ecb25ea8e8a010ce91decd3e5"><td class="mdescLeft">&#160;</td><td class="mdescRight">DMA channel 10 interrupt. <br /></td></tr>
<tr class="separator:ga4263a24ecb25ea8e8a010ce91decd3e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga962bb9d34453c558112a723650760899"><td class="memItemLeft" align="right" valign="top"><a id="ga962bb9d34453c558112a723650760899"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_l___d_m_a___i_n_t_e_r_r_u_p_t.html#ga962bb9d34453c558112a723650760899">DL_DMA_INTERRUPT_CHANNEL12</a>&#160;&#160;&#160;(DMA_CPU_INT_IMASK_DMACH12_SET)</td></tr>
<tr class="memdesc:ga962bb9d34453c558112a723650760899"><td class="mdescLeft">&#160;</td><td class="mdescRight">DMA channel 12 interrupt. <br /></td></tr>
<tr class="separator:ga962bb9d34453c558112a723650760899"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga23966789efe54dd7174d9e2c50744d41"><td class="memItemLeft" align="right" valign="top"><a id="ga23966789efe54dd7174d9e2c50744d41"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_l___d_m_a___i_n_t_e_r_r_u_p_t.html#ga23966789efe54dd7174d9e2c50744d41">DL_DMA_INTERRUPT_CHANNEL13</a>&#160;&#160;&#160;(DMA_CPU_INT_IMASK_DMACH13_SET)</td></tr>
<tr class="memdesc:ga23966789efe54dd7174d9e2c50744d41"><td class="mdescLeft">&#160;</td><td class="mdescRight">DMA channel 13 interrupt. <br /></td></tr>
<tr class="separator:ga23966789efe54dd7174d9e2c50744d41"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8d0404299241e610ac48843087c55997"><td class="memItemLeft" align="right" valign="top"><a id="ga8d0404299241e610ac48843087c55997"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_l___d_m_a___i_n_t_e_r_r_u_p_t.html#ga8d0404299241e610ac48843087c55997">DL_DMA_INTERRUPT_CHANNEL14</a>&#160;&#160;&#160;(DMA_CPU_INT_IMASK_DMACH14_SET)</td></tr>
<tr class="memdesc:ga8d0404299241e610ac48843087c55997"><td class="mdescLeft">&#160;</td><td class="mdescRight">DMA channel 14 interrupt. <br /></td></tr>
<tr class="separator:ga8d0404299241e610ac48843087c55997"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4457cd646455c7e0138405ef3046ca6c"><td class="memItemLeft" align="right" valign="top"><a id="ga4457cd646455c7e0138405ef3046ca6c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_l___d_m_a___i_n_t_e_r_r_u_p_t.html#ga4457cd646455c7e0138405ef3046ca6c">DL_DMA_INTERRUPT_CHANNEL15</a>&#160;&#160;&#160;(DMA_CPU_INT_IMASK_DMACH15_SET)</td></tr>
<tr class="memdesc:ga4457cd646455c7e0138405ef3046ca6c"><td class="mdescLeft">&#160;</td><td class="mdescRight">DMA channel 15 interrupt. <br /></td></tr>
<tr class="separator:ga4457cd646455c7e0138405ef3046ca6c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadf2079e77d478e76fd7e061fdbc905f8"><td class="memItemLeft" align="right" valign="top"><a id="gadf2079e77d478e76fd7e061fdbc905f8"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_l___d_m_a___i_n_t_e_r_r_u_p_t.html#gadf2079e77d478e76fd7e061fdbc905f8">DL_DMA_FULL_CH_INTERRUPT_EARLY_CHANNEL0</a>&#160;&#160;&#160;(DMA_CPU_INT_IMASK_PREIRQCH0_SET)</td></tr>
<tr class="memdesc:gadf2079e77d478e76fd7e061fdbc905f8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Available for FULL-channel configuration only. Early IRQ for DMA channel 0 interrupt. Size counter has reached early IRQ threshold. <br /></td></tr>
<tr class="separator:gadf2079e77d478e76fd7e061fdbc905f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7b4cbfb00c7f2c295f99b83a93a23970"><td class="memItemLeft" align="right" valign="top"><a id="ga7b4cbfb00c7f2c295f99b83a93a23970"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_l___d_m_a___i_n_t_e_r_r_u_p_t.html#ga7b4cbfb00c7f2c295f99b83a93a23970">DL_DMA_FULL_CH_INTERRUPT_EARLY_CHANNEL1</a>&#160;&#160;&#160;(DMA_CPU_INT_IMASK_PREIRQCH1_SET)</td></tr>
<tr class="memdesc:ga7b4cbfb00c7f2c295f99b83a93a23970"><td class="mdescLeft">&#160;</td><td class="mdescRight">Available for FULL-channel configuration only. Early IRQ for DMA channel 1 interrupt. Size counter has reached early IRQ threshold. <br /></td></tr>
<tr class="separator:ga7b4cbfb00c7f2c295f99b83a93a23970"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad6e6e24b795f25b859d95e593b753ad8"><td class="memItemLeft" align="right" valign="top"><a id="gad6e6e24b795f25b859d95e593b753ad8"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_l___d_m_a___i_n_t_e_r_r_u_p_t.html#gad6e6e24b795f25b859d95e593b753ad8">DL_DMA_FULL_CH_INTERRUPT_EARLY_CHANNEL2</a>&#160;&#160;&#160;(DMA_CPU_INT_IMASK_PREIRQCH2_SET)</td></tr>
<tr class="memdesc:gad6e6e24b795f25b859d95e593b753ad8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Available for FULL-channel configuration only. Early IRQ for DMA channel 2 interrupt. Size counter has reached early IRQ threshold. <br /></td></tr>
<tr class="separator:gad6e6e24b795f25b859d95e593b753ad8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga56942d52a45d492764a1068a9a9a1ad2"><td class="memItemLeft" align="right" valign="top"><a id="ga56942d52a45d492764a1068a9a9a1ad2"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_l___d_m_a___i_n_t_e_r_r_u_p_t.html#ga56942d52a45d492764a1068a9a9a1ad2">DL_DMA_FULL_CH_INTERRUPT_EARLY_CHANNEL3</a>&#160;&#160;&#160;(DMA_CPU_INT_IMASK_PREIRQCH3_SET)</td></tr>
<tr class="memdesc:ga56942d52a45d492764a1068a9a9a1ad2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Available for FULL-channel configuration only. Early IRQ for DMA channel 3 interrupt. Size counter has reached early IRQ threshold. <br /></td></tr>
<tr class="separator:ga56942d52a45d492764a1068a9a9a1ad2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8224eb3c385aacf0e61a2d214cae8818"><td class="memItemLeft" align="right" valign="top"><a id="ga8224eb3c385aacf0e61a2d214cae8818"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_l___d_m_a___i_n_t_e_r_r_u_p_t.html#ga8224eb3c385aacf0e61a2d214cae8818">DL_DMA_FULL_CH_INTERRUPT_EARLY_CHANNEL4</a>&#160;&#160;&#160;(DMA_CPU_INT_IMASK_PREIRQCH4_SET)</td></tr>
<tr class="memdesc:ga8224eb3c385aacf0e61a2d214cae8818"><td class="mdescLeft">&#160;</td><td class="mdescRight">Available for FULL-channel configuration only. Early IRQ for DMA channel 4 interrupt. Size counter has reached early IRQ threshold. <br /></td></tr>
<tr class="separator:ga8224eb3c385aacf0e61a2d214cae8818"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3f368d2f2f2dd80721d0a0432c08f6aa"><td class="memItemLeft" align="right" valign="top"><a id="ga3f368d2f2f2dd80721d0a0432c08f6aa"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_l___d_m_a___i_n_t_e_r_r_u_p_t.html#ga3f368d2f2f2dd80721d0a0432c08f6aa">DL_DMA_FULL_CH_INTERRUPT_EARLY_CHANNEL5</a>&#160;&#160;&#160;(DMA_CPU_INT_IMASK_PREIRQCH5_SET)</td></tr>
<tr class="memdesc:ga3f368d2f2f2dd80721d0a0432c08f6aa"><td class="mdescLeft">&#160;</td><td class="mdescRight">Available for FULL-channel configuration only. Early IRQ for DMA channel 5 interrupt. Size counter has reached early IRQ threshold. <br /></td></tr>
<tr class="separator:ga3f368d2f2f2dd80721d0a0432c08f6aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad5617a8d33a3e3c91e3bae8e8d385e68"><td class="memItemLeft" align="right" valign="top"><a id="gad5617a8d33a3e3c91e3bae8e8d385e68"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_l___d_m_a___i_n_t_e_r_r_u_p_t.html#gad5617a8d33a3e3c91e3bae8e8d385e68">DL_DMA_FULL_CH_INTERRUPT_EARLY_CHANNEL6</a>&#160;&#160;&#160;(DMA_CPU_INT_IMASK_PREIRQCH6_SET)</td></tr>
<tr class="memdesc:gad5617a8d33a3e3c91e3bae8e8d385e68"><td class="mdescLeft">&#160;</td><td class="mdescRight">Available for FULL-channel configuration only. Early IRQ for DMA channel 6 interrupt. Size counter has reached early IRQ threshold. <br /></td></tr>
<tr class="separator:gad5617a8d33a3e3c91e3bae8e8d385e68"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2c85d577dbf22790a2a02a0de0d22e63"><td class="memItemLeft" align="right" valign="top"><a id="ga2c85d577dbf22790a2a02a0de0d22e63"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_l___d_m_a___i_n_t_e_r_r_u_p_t.html#ga2c85d577dbf22790a2a02a0de0d22e63">DL_DMA_FULL_CH_INTERRUPT_EARLY_CHANNEL7</a>&#160;&#160;&#160;(DMA_CPU_INT_IMASK_PREIRQCH7_SET)</td></tr>
<tr class="memdesc:ga2c85d577dbf22790a2a02a0de0d22e63"><td class="mdescLeft">&#160;</td><td class="mdescRight">Available for FULL-channel configuration only. Early IRQ for DMA channel 7 interrupt. Size counter has reached early IRQ threshold. <br /></td></tr>
<tr class="separator:ga2c85d577dbf22790a2a02a0de0d22e63"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8a8ddec51f7bb0c975b1b480f471ec39"><td class="memItemLeft" align="right" valign="top"><a id="ga8a8ddec51f7bb0c975b1b480f471ec39"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_l___d_m_a___i_n_t_e_r_r_u_p_t.html#ga8a8ddec51f7bb0c975b1b480f471ec39">DL_DMA_INTERRUPT_ADDR_ERROR</a>&#160;&#160;&#160;(DMA_CPU_INT_IMASK_ADDRERR_SET)</td></tr>
<tr class="memdesc:ga8a8ddec51f7bb0c975b1b480f471ec39"><td class="mdescLeft">&#160;</td><td class="mdescRight">DMA address error, source address not reachable. <br /></td></tr>
<tr class="separator:ga8a8ddec51f7bb0c975b1b480f471ec39"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae1fde9dc3ec9b9dc35bb8a344ff8767f"><td class="memItemLeft" align="right" valign="top"><a id="gae1fde9dc3ec9b9dc35bb8a344ff8767f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_l___d_m_a___i_n_t_e_r_r_u_p_t.html#gae1fde9dc3ec9b9dc35bb8a344ff8767f">DL_DMA_INTERRUPT_DATA_ERROR</a>&#160;&#160;&#160;(DMA_CPU_INT_IMASK_DATAERR_SET)</td></tr>
<tr class="memdesc:gae1fde9dc3ec9b9dc35bb8a344ff8767f"><td class="mdescLeft">&#160;</td><td class="mdescRight">DMA data error, source data might be corrupted (PAR or ECC error) <br /></td></tr>
<tr class="separator:gae1fde9dc3ec9b9dc35bb8a344ff8767f"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
</div><!-- contents -->
<!-- HTML footer for doxygen 1.8.9.1-->
<!-- start footer part -->
<hr class="footer"/><small>
  <a href="https://www.ti.com/corp/docs/legal/copyright.shtml">© Copyright 1995-2025</a>, Texas Instruments Incorporated. All rights reserved. <br/>
  <a href="https://www.ti.com/corp/docs/legal/trademark/trademrk.htm">Trademarks</a> | <a href="https://www.ti.com/corp/docs/legal/privacy.shtml">Privacy policy</a> | <a href="https://www.ti.com/corp/docs/legal/termsofuse.shtml">Terms of use</a> | <a href="https://www.ti.com/lsds/ti/legal/termsofsale.page">Terms of sale</a>
</small>
</body>
</html>
