
---------- Begin Simulation Statistics ----------
final_tick                                50394897000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  85732                       # Simulator instruction rate (inst/s)
host_mem_usage                                 738308                       # Number of bytes of host memory used
host_op_rate                                    86088                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   738.50                       # Real time elapsed on the host
host_tick_rate                               68239826                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    63313049                       # Number of instructions simulated
sim_ops                                      63576035                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.050395                       # Number of seconds simulated
sim_ticks                                 50394897000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            84.983618                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits               12397666                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups            14588301                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect          2831923                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted         13673518                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits            987770                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups         994236                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses            6466                       # Number of indirect misses.
system.cpu0.branchPred.lookups               16802237                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted         4034                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                         65828                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          1530661                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                   8108928                       # Number of branches committed
system.cpu0.commit.bw_lim_events               257251                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls         197969                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       27695412                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts            52858185                       # Number of instructions committed
system.cpu0.commit.committedOps              52923989                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples     94677538                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.558992                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.038523                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0     64725210     68.36%     68.36% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1     15759782     16.65%     85.01% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2      8984550      9.49%     94.50% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3      3682404      3.89%     98.39% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4       597849      0.63%     99.02% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5       453840      0.48%     99.50% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6        87273      0.09%     99.59% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7       129379      0.14%     99.73% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8       257251      0.27%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total     94677538                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                   5636177                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls             1603970                       # Number of function calls committed.
system.cpu0.commit.int_insts                 50311278                       # Number of committed integer instructions.
system.cpu0.commit.loads                      5140767                       # Number of loads committed
system.cpu0.commit.membars                     131673                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass       131682      0.25%      0.25% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu        39934138     75.46%     75.70% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult           6136      0.01%     75.72% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv            8240      0.02%     75.73% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd       1572864      2.97%     78.70% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp       2359302      4.46%     83.16% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt        851984      1.61%     84.77% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult       786432      1.49%     86.26% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     86.26% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             2      0.00%     86.26% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            6      0.00%     86.26% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     86.26% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     86.26% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     86.26% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     86.26% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     86.26% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     86.26% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     86.26% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     86.26% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     86.26% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     86.26% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     86.26% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     86.26% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     86.26% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     86.26% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     86.26% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     86.26% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     86.26% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     86.26% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     86.26% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     86.26% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     86.26% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     86.26% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     86.26% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     86.26% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     86.26% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     86.26% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     86.26% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     86.26% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     86.26% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     86.26% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     86.26% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     86.26% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     86.26% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     86.26% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     86.26% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     86.26% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead        5141037      9.71%     95.97% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite       2066579      3.90%     99.88% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead        65558      0.12%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           29      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total         52923989                       # Class of committed instruction
system.cpu0.commit.refs                       7273203                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                   52858185                       # Number of Instructions Simulated
system.cpu0.committedOps                     52923989                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              1.883223                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        1.883223                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles             32522250                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred              1301755                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved            10788732                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts              87469008                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles                16327505                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                 47151146                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               1530991                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts              2649155                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              1213019                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                   16802237                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                 12035234                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                     81897886                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes                95302                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles          162                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                      99465431                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                 121                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles            6                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles                5664508                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.168793                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles          14014482                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches          13385436                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.999213                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples          98744911                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             1.007966                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            1.291958                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0                43342319     43.89%     43.89% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1                32265745     32.68%     76.57% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                12804423     12.97%     89.54% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                 4880656      4.94%     94.48% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                 2053155      2.08%     96.56% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 1595779      1.62%     98.17% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                 1799186      1.82%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                     903      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                    2745      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total            98744911                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                 12298344                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                 3834116                       # number of floating regfile writes
system.cpu0.idleCycles                         798829                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             1692355                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches                11695966                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.744472                       # Inst execution rate
system.cpu0.iew.exec_refs                    11249829                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                   2825213                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles               29443863                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts              8704044                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts             66515                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts           432775                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts             3501188                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts           80618913                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts              8424616                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          1453955                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts             74107540                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents                177579                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents                93357                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               1530991                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles               528284                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked         6184                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads          281609                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses         1974                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation          376                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads          103                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads      3563277                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores      1368752                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents           376                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect        72224                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       1620131                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                 56832483                       # num instructions consuming a value
system.cpu0.iew.wb_count                     73578434                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.820450                       # average fanout of values written-back
system.cpu0.iew.wb_producers                 46628211                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.739157                       # insts written-back per cycle
system.cpu0.iew.wb_sent                      73675754                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads                85120962                       # number of integer regfile reads
system.cpu0.int_regfile_writes               56364343                       # number of integer regfile writes
system.cpu0.ipc                              0.531005                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.531005                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass           131822      0.17%      0.17% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu             56853181     75.24%     75.42% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult                6169      0.01%     75.42% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                 8251      0.01%     75.43% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd            1851690      2.45%     77.89% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp            3373477      4.46%     82.35% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt            1015681      1.34%     83.69% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult            925247      1.22%     84.92% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     84.92% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  2      0.00%     84.92% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 6      0.00%     84.92% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     84.92% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     84.92% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     84.92% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     84.92% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     84.92% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     84.92% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     84.92% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     84.92% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     84.92% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     84.92% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     84.92% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     84.92% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     84.92% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     84.92% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     84.92% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     84.92% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     84.92% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     84.92% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     84.92% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     84.92% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.92% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     84.92% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     84.92% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     84.92% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     84.92% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     84.92% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     84.92% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     84.92% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     84.92% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     84.92% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     84.92% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     84.92% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     84.92% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     84.92% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     84.92% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     84.92% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead             8516060     11.27%     96.19% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite            2813790      3.72%     99.91% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead          66091      0.09%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            29      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total              75561496                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                7232477                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads           14464700                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses      7207504                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes           9020331                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                     477281                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.006316                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 437318     91.63%     91.63% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                  5580      1.17%     92.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                  10524      2.20%     95.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                   24      0.01%     95.01% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                  108      0.02%     95.03% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                  116      0.02%     95.05% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     95.05% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     95.05% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     95.05% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     95.05% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     95.05% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     95.05% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     95.05% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     95.05% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     95.05% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     95.05% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     95.05% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     95.05% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     95.05% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     95.05% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     95.05% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     95.05% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     95.05% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     95.05% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     95.05% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     95.05% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     95.05% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     95.05% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     95.05% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     95.05% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     95.05% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     95.05% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     95.05% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     95.05% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     95.05% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     95.05% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     95.05% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     95.05% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     95.05% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     95.05% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     95.05% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     95.05% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     95.05% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     95.05% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     95.05% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     95.05% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                 21813      4.57%     99.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                 1792      0.38%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                2      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses              68674478                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads         236247945                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses     66370930                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes         99293741                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                  80420608                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                 75561496                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded             198305                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       27694920                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued           367462                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved           336                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined      8447018                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples     98744911                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.765219                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       1.150012                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0           54956082     55.65%     55.65% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1           25407292     25.73%     81.38% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2           11736922     11.89%     93.27% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3            2874729      2.91%     96.18% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            1891974      1.92%     98.10% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5            1142034      1.16%     99.25% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6             450735      0.46%     99.71% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             207447      0.21%     99.92% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8              77696      0.08%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total       98744911                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.759078                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads           504623                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores          159364                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads             8704044                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores            3501188                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads               10843907                       # number of misc regfile reads
system.cpu0.misc_regfile_writes               5570590                       # number of misc regfile writes
system.cpu0.numCycles                        99543740                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     1246055                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles               31099107                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps             43419029                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents               1093272                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles                19155308                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents                107271                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                 6242                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups            111480774                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts              84596460                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands           68480232                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                 45301411                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents                128260                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               1530991                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles              1635597                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                25061198                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups         12608876                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups        98871898                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles         22497                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts               561                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                  2382369                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts           559                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                   175037959                       # The number of ROB reads
system.cpu0.rob.rob_writes                  165306460                       # The number of ROB writes
system.cpu0.timesIdled                          10635                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                  139                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            95.093430                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                1018366                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups             1070911                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect           181375                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted          1328286                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits             10799                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups          13996                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses            3197                       # Number of indirect misses.
system.cpu1.branchPred.lookups                1636123                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted         1809                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                         65651                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts           174111                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                    934482                       # Number of branches committed
system.cpu1.commit.bw_lim_events                23779                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls         197226                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts        1528193                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts             3820373                       # Number of instructions committed
system.cpu1.commit.committedOps               3886098                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples     23946813                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.162280                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     0.646921                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0     21915864     91.52%     91.52% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1      1070684      4.47%     95.99% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2       393944      1.65%     97.64% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3       383739      1.60%     99.24% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4       120710      0.50%     99.74% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5        28517      0.12%     99.86% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6         6380      0.03%     99.89% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7         3196      0.01%     99.90% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8        23779      0.10%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total     23946813                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                        24                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls               17164                       # Number of function calls committed.
system.cpu1.commit.int_insts                  3602051                       # Number of committed integer instructions.
system.cpu1.commit.loads                       989603                       # Number of loads committed
system.cpu1.commit.membars                     131333                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass       131333      3.38%      3.38% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu         2345360     60.35%     63.73% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult            638      0.02%     63.75% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              30      0.00%     63.75% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     63.75% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     63.75% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     63.75% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     63.75% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     63.75% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     63.75% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     63.75% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     63.75% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     63.75% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     63.75% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     63.75% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     63.75% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     63.75% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     63.75% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     63.75% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     63.75% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     63.75% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     63.75% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     63.75% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     63.75% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     63.75% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     63.75% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     63.75% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     63.75% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     63.75% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     63.75% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     63.75% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     63.75% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     63.75% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     63.75% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     63.75% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     63.75% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     63.75% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     63.75% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     63.75% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     63.75% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     63.75% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     63.75% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     63.75% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     63.75% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     63.75% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     63.75% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     63.75% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead        1055248     27.15%     90.90% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite        353465      9.10%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            6      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite           18      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total          3886098                       # Class of committed instruction
system.cpu1.commit.refs                       1408737                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                    3820373                       # Number of Instructions Simulated
system.cpu1.committedOps                      3886098                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              6.367156                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        6.367156                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles             19546573                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred                 7439                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved              940855                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts               6091293                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                 1033008                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                  3280352                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles                174303                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts                13933                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles               195765                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                    1636123                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                   794595                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                     23146170                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes                54664                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.IcacheWaitRetryStallCycles           38                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.Insts                       6382021                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   3                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                 363134                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.067261                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles            902223                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches           1029165                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.262366                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples          24230001                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.266121                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.670101                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0                19770327     81.59%     81.59% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                 3176766     13.11%     94.71% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                  838651      3.46%     98.17% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                  277504      1.15%     99.31% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                   91218      0.38%     99.69% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                   60154      0.25%     99.94% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                   13415      0.06%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                     327      0.00%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                    1639      0.01%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total            24230001                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                       18                       # number of floating regfile reads
system.cpu1.fp_regfile_writes                      12                       # number of floating regfile writes
system.cpu1.idleCycles                          94911                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts              181026                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                 1121595                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.199734                       # Inst execution rate
system.cpu1.iew.exec_refs                     1700012                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                    524825                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles               17889105                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts              1313240                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts             66043                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts           164552                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts              614043                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts            5413710                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts              1175187                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts           219107                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts              4858523                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                 45153                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents                70404                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles                174303                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles               229600                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked         3182                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads           39317                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses         1856                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation          314                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads           95                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads       323637                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores       194909                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents           314                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect        86363                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect         94663                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                  2203586                       # num instructions consuming a value
system.cpu1.iew.wb_count                      4751542                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.786390                       # average fanout of values written-back
system.cpu1.iew.wb_producers                  1732878                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.195336                       # insts written-back per cycle
system.cpu1.iew.wb_sent                       4757556                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads                 6100844                       # number of integer regfile reads
system.cpu1.int_regfile_writes                3055982                       # number of integer regfile writes
system.cpu1.ipc                              0.157056                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.157056                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass           131416      2.59%      2.59% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu              3165297     62.34%     64.93% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                 650      0.01%     64.94% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   30      0.00%     64.94% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     64.94% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     64.94% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     64.94% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     64.94% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     64.94% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     64.94% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     64.94% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     64.94% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     64.94% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     64.94% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     64.94% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     64.94% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     64.94% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     64.94% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     64.94% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     64.94% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     64.94% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     64.94% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     64.94% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     64.94% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     64.94% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     64.94% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     64.94% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     64.94% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     64.94% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     64.94% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     64.94% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     64.94% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     64.94% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     64.94% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     64.94% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     64.94% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     64.94% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     64.94% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     64.94% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     64.94% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     64.94% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     64.94% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     64.94% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     64.94% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     64.94% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     64.94% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     64.94% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead             1298152     25.57%     90.51% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite             482045      9.49%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead             22      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite            18      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total               5077630                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                     46                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                 86                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses           30                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                36                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                      34360                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.006767                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                  12185     35.46%     35.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     35.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     35.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     35.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     35.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     35.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     35.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     35.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     35.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     35.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     35.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     35.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     35.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     35.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     35.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     35.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     35.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     35.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     35.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     35.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     35.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     35.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     35.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     35.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     35.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     35.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     35.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     35.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     35.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     35.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     35.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     35.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     35.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     35.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     35.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     35.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     35.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     35.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     35.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     35.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     35.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     35.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     35.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     35.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     35.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     35.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                 21158     61.58%     97.04% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                 1011      2.94%     99.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                2      0.01%     99.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               4      0.01%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses               4980528                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads          34432665                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses      4751512                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes          6941432                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                   5216287                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                  5077630                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded             197423                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined        1527611                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued            13130                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved           197                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined       766986                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples     24230001                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.209560                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.610706                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0           20787440     85.79%     85.79% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1            2388278      9.86%     95.65% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2             668943      2.76%     98.41% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3             253130      1.04%     99.45% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4              97058      0.40%     99.85% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5              14143      0.06%     99.91% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6              15884      0.07%     99.98% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7               3175      0.01%     99.99% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8               1950      0.01%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total       24230001                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.208742                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads           561507                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores          178186                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads             1313240                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores             614043                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                     83                       # number of misc regfile reads
system.cpu1.numCycles                        24324912                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                    76458573                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles               18921937                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps              2475413                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents                514133                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                 1207936                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents                 50093                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                  265                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups              7467135                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts               5841549                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands            3650688                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                  3241411                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents                 55408                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles                174303                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles               675808                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                 1175275                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups               18                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups         7467117                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles          8606                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts               315                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                   969786                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts           312                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                    29336792                       # The number of ROB reads
system.cpu1.rob.rob_writes                   11112027                       # The number of ROB writes
system.cpu1.timesIdled                           2429                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct            96.073067                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                 857969                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups              893038                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect           154170                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted          1134550                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits             10421                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups          13407                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses            2986                       # Number of indirect misses.
system.cpu2.branchPred.lookups                1367924                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted         1790                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                         65662                       # Number of atomic instructions committed
system.cpu2.commit.branchMispredicts           146616                       # The number of times a branch was mispredicted
system.cpu2.commit.branches                    796858                       # Number of branches committed
system.cpu2.commit.bw_lim_events                20286                       # number cycles where commit BW limit reached
system.cpu2.commit.commitNonSpecStalls         197232                       # The number of times commit has been forced to stall to communicate backwards
system.cpu2.commit.commitSquashedInsts        1255854                       # The number of squashed insts skipped by commit
system.cpu2.commit.committedInsts             3405905                       # Number of instructions committed
system.cpu2.commit.committedOps               3471639                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples     23085462                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean     0.150382                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev     0.624037                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0     21276179     92.16%     92.16% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1       949111      4.11%     96.27% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2       353896      1.53%     97.81% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3       336178      1.46%     99.26% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4       114851      0.50%     99.76% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5        27782      0.12%     99.88% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6         4653      0.02%     99.90% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7         2526      0.01%     99.91% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8        20286      0.09%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total     23085462                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                        24                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls               16146                       # Number of function calls committed.
system.cpu2.commit.int_insts                  3225861                       # Number of committed integer instructions.
system.cpu2.commit.loads                       892236                       # Number of loads committed
system.cpu2.commit.membars                     131350                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass       131350      3.78%      3.78% # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu         2067581     59.56%     63.34% # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult            638      0.02%     63.36% # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv              30      0.00%     63.36% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0      0.00%     63.36% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0      0.00%     63.36% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0      0.00%     63.36% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0      0.00%     63.36% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0      0.00%     63.36% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0      0.00%     63.36% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0      0.00%     63.36% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0      0.00%     63.36% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0      0.00%     63.36% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0      0.00%     63.36% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0      0.00%     63.36% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0      0.00%     63.36% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0      0.00%     63.36% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0      0.00%     63.36% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0      0.00%     63.36% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0      0.00%     63.36% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0      0.00%     63.36% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0      0.00%     63.36% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0      0.00%     63.36% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0      0.00%     63.36% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0      0.00%     63.36% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0      0.00%     63.36% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0      0.00%     63.36% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0      0.00%     63.36% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0      0.00%     63.36% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0      0.00%     63.36% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0      0.00%     63.36% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     63.36% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0      0.00%     63.36% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0      0.00%     63.36% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0      0.00%     63.36% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0      0.00%     63.36% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     63.36% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     63.36% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0      0.00%     63.36% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0      0.00%     63.36% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0      0.00%     63.36% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0      0.00%     63.36% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0      0.00%     63.36% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0      0.00%     63.36% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0      0.00%     63.36% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0      0.00%     63.36% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0      0.00%     63.36% # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead         957892     27.59%     90.95% # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite        314124      9.05%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            6      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite           18      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::total          3471639                       # Class of committed instruction
system.cpu2.commit.refs                       1272040                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                    3405905                       # Number of Instructions Simulated
system.cpu2.committedOps                      3471639                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                              6.876405                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                        6.876405                       # CPI: Total CPI of All Threads
system.cpu2.decode.BlockedCycles             19427370                       # Number of cycles decode is blocked
system.cpu2.decode.BranchMispred                 7742                       # Number of times decode detected a branch misprediction
system.cpu2.decode.BranchResolved              795259                       # Number of times decode resolved a branch
system.cpu2.decode.DecodedInsts               5307380                       # Number of instructions handled by decode
system.cpu2.decode.IdleCycles                  848417                       # Number of cycles decode is idle
system.cpu2.decode.RunCycles                  2708399                       # Number of cycles decode is running
system.cpu2.decode.SquashCycles                146800                       # Number of cycles decode is squashing
system.cpu2.decode.SquashedInsts                13885                       # Number of squashed instructions handled by decode
system.cpu2.decode.UnblockCycles               189521                       # Number of cycles decode is unblocking
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.Branches                    1367924                       # Number of branches that fetch encountered
system.cpu2.fetch.CacheLines                   635831                       # Number of cache lines fetched
system.cpu2.fetch.Cycles                     22426877                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu2.fetch.IcacheSquashes                41646                       # Number of outstanding Icache misses that were squashed
system.cpu2.fetch.IcacheWaitRetryStallCycles           28                       # Number of stall cycles due to full MSHR
system.cpu2.fetch.Insts                       5544458                       # Number of instructions fetch has processed
system.cpu2.fetch.MiscStallCycles                   2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu2.fetch.SquashCycles                 308708                       # Number of cycles fetch has spent squashing
system.cpu2.fetch.branchRate                 0.058407                       # Number of branch fetches per cycle
system.cpu2.fetch.icacheStallCycles            739246                       # Number of cycles fetch is stalled on an Icache miss
system.cpu2.fetch.predictedBranches            868390                       # Number of branches that fetch has predicted taken
system.cpu2.fetch.rate                       0.236736                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples          23320507                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean             0.240582                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev            0.649650                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                19502158     83.63%     83.63% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                 2660347     11.41%     95.03% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                  771208      3.31%     98.34% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                  231151      0.99%     99.33% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                   83729      0.36%     99.69% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                   56044      0.24%     99.93% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                   13692      0.06%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                     435      0.00%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                    1743      0.01%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total            23320507                       # Number of instructions fetched each cycle (Total)
system.cpu2.fp_regfile_reads                       18                       # number of floating regfile reads
system.cpu2.fp_regfile_writes                      12                       # number of floating regfile writes
system.cpu2.idleCycles                          99875                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu2.iew.branchMispredicts              152240                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                  942394                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                    0.182253                       # Inst execution rate
system.cpu2.iew.exec_refs                     1516802                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                    468173                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles               17745231                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts              1156616                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts             66019                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts           136743                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts              541509                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts            4727066                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts              1048629                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts           179456                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts              4268438                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                 26546                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                50143                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                146800                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles               176456                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked         3016                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads           33531                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses         1622                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation          255                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads           84                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads       264380                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores       161705                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents           255                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect        70920                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect         81320                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                  2045263                       # num instructions consuming a value
system.cpu2.iew.wb_count                      4176616                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                    0.781891                       # average fanout of values written-back
system.cpu2.iew.wb_producers                  1599173                       # num instructions producing a value
system.cpu2.iew.wb_rate                      0.178333                       # insts written-back per cycle
system.cpu2.iew.wb_sent                       4180909                       # cumulative count of insts sent to commit
system.cpu2.int_regfile_reads                 5385374                       # number of integer regfile reads
system.cpu2.int_regfile_writes                2714818                       # number of integer regfile writes
system.cpu2.ipc                              0.145425                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                        0.145425                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass           131428      2.95%      2.95% # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu              2734537     61.48%     64.43% # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                 653      0.01%     64.45% # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                   30      0.00%     64.45% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0      0.00%     64.45% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0      0.00%     64.45% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0      0.00%     64.45% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0      0.00%     64.45% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0      0.00%     64.45% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0      0.00%     64.45% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0      0.00%     64.45% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0      0.00%     64.45% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0      0.00%     64.45% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0      0.00%     64.45% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0      0.00%     64.45% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0      0.00%     64.45% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0      0.00%     64.45% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0      0.00%     64.45% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0      0.00%     64.45% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0      0.00%     64.45% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0      0.00%     64.45% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0      0.00%     64.45% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0      0.00%     64.45% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0      0.00%     64.45% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0      0.00%     64.45% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0      0.00%     64.45% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0      0.00%     64.45% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0      0.00%     64.45% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0      0.00%     64.45% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0      0.00%     64.45% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0      0.00%     64.45% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     64.45% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0      0.00%     64.45% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0      0.00%     64.45% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0      0.00%     64.45% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0      0.00%     64.45% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     64.45% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     64.45% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0      0.00%     64.45% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0      0.00%     64.45% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0      0.00%     64.45% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0      0.00%     64.45% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0      0.00%     64.45% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0      0.00%     64.45% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0      0.00%     64.45% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0      0.00%     64.45% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0      0.00%     64.45% # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead             1160673     26.09%     90.54% # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite             420534      9.45%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead             21      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite            18      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::total               4447894                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                     45                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                 84                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses           30                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                36                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                      32173                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                  0.007233                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                  10924     33.95%     33.95% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0      0.00%     33.95% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0      0.00%     33.95% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0      0.00%     33.95% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0      0.00%     33.95% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0      0.00%     33.95% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0      0.00%     33.95% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0      0.00%     33.95% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0      0.00%     33.95% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0      0.00%     33.95% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0      0.00%     33.95% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0      0.00%     33.95% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0      0.00%     33.95% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0      0.00%     33.95% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0      0.00%     33.95% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0      0.00%     33.95% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0      0.00%     33.95% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0      0.00%     33.95% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0      0.00%     33.95% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0      0.00%     33.95% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0      0.00%     33.95% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0      0.00%     33.95% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0      0.00%     33.95% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0      0.00%     33.95% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0      0.00%     33.95% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0      0.00%     33.95% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0      0.00%     33.95% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0      0.00%     33.95% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0      0.00%     33.95% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0      0.00%     33.95% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0      0.00%     33.95% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0      0.00%     33.95% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0      0.00%     33.95% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0      0.00%     33.95% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0      0.00%     33.95% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0      0.00%     33.95% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0      0.00%     33.95% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0      0.00%     33.95% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0      0.00%     33.95% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0      0.00%     33.95% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0      0.00%     33.95% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0      0.00%     33.95% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0      0.00%     33.95% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0      0.00%     33.95% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0      0.00%     33.95% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0      0.00%     33.95% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                 20053     62.33%     96.28% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                 1190      3.70%     99.98% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                2      0.01%     99.99% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               4      0.01%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses               4348594                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads          32259948                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses      4176586                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes          5982590                       # Number of integer instruction queue writes
system.cpu2.iq.iqInstsAdded                   4529650                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu2.iq.iqInstsIssued                  4447894                       # Number of instructions issued
system.cpu2.iq.iqNonSpecInstsAdded             197416                       # Number of non-speculative instructions added to the IQ
system.cpu2.iq.iqSquashedInstsExamined        1255426                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu2.iq.iqSquashedInstsIssued            11564                       # Number of squashed instructions issued
system.cpu2.iq.iqSquashedNonSpecRemoved           184                       # Number of squashed non-spec instructions that were removed
system.cpu2.iq.iqSquashedOperandsExamined       636085                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu2.iq.issued_per_cycle::samples     23320507                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean        0.190729                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev       0.591013                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0           20346872     87.25%     87.25% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1            2026745      8.69%     95.94% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2             599807      2.57%     98.51% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3             223274      0.96%     99.47% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4              93046      0.40%     99.87% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5              11997      0.05%     99.92% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6              13871      0.06%     99.98% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7               2842      0.01%     99.99% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8               2053      0.01%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total       23320507                       # Number of insts issued each cycle
system.cpu2.iq.rate                          0.189916                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads           520104                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores          160812                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads             1156616                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores             541509                       # Number of stores inserted to the mem dependence unit.
system.cpu2.misc_regfile_reads                     78                       # number of misc regfile reads
system.cpu2.numCycles                        23420382                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.quiesceCycles                    77363381                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu2.rename.BlockCycles               18794677                       # Number of cycles rename is blocking
system.cpu2.rename.CommittedMaps              2237380                       # Number of HB maps that are committed
system.cpu2.rename.IQFullEvents                545255                       # Number of times rename has blocked due to IQ full
system.cpu2.rename.IdleCycles                  994927                       # Number of cycles rename is idle
system.cpu2.rename.LQFullEvents                 38506                       # Number of times rename has blocked due to LQ full
system.cpu2.rename.ROBFullEvents                  292                       # Number of times rename has blocked due to ROB full
system.cpu2.rename.RenameLookups              6532808                       # Number of register rename lookups that rename has made
system.cpu2.rename.RenamedInsts               5092473                       # Number of instructions processed by rename
system.cpu2.rename.RenamedOperands            3223237                       # Number of destination operands rename has renamed
system.cpu2.rename.RunCycles                  2684804                       # Number of cycles rename is running
system.cpu2.rename.SQFullEvents                 48108                       # Number of times rename has blocked due to SQ full
system.cpu2.rename.SquashCycles                146800                       # Number of cycles rename is squashing
system.cpu2.rename.UnblockCycles               691678                       # Number of cycles rename is unblocking
system.cpu2.rename.UndoneMaps                  985857                       # Number of HB maps that are undone due to squashing
system.cpu2.rename.fp_rename_lookups               18                       # Number of floating rename lookups
system.cpu2.rename.int_rename_lookups         6532790                       # Number of integer rename lookups
system.cpu2.rename.serializeStallCycles          7621                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts               277                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                   967571                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts           274                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                    27792266                       # The number of ROB reads
system.cpu2.rob.rob_writes                    9690281                       # The number of ROB writes
system.cpu2.timesIdled                           2543                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct            93.824448                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                 781993                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups              833464                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect           140133                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted          1042422                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits              9866                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups          12727                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses            2861                       # Number of indirect misses.
system.cpu3.branchPred.lookups                1251205                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted         1815                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                         65656                       # Number of atomic instructions committed
system.cpu3.commit.branchMispredicts           133204                       # The number of times a branch was mispredicted
system.cpu3.commit.branches                    744059                       # Number of branches committed
system.cpu3.commit.bw_lim_events                18469                       # number cycles where commit BW limit reached
system.cpu3.commit.commitNonSpecStalls         197219                       # The number of times commit has been forced to stall to communicate backwards
system.cpu3.commit.commitSquashedInsts        1112800                       # The number of squashed insts skipped by commit
system.cpu3.commit.committedInsts             3228586                       # Number of instructions committed
system.cpu3.commit.committedOps               3294309                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples     22719165                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean     0.145001                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev     0.612491                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0     21000192     92.43%     92.43% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1       903414      3.98%     96.41% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2       335601      1.48%     97.89% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3       316544      1.39%     99.28% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4       111144      0.49%     99.77% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5        27376      0.12%     99.89% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6         4122      0.02%     99.91% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7         2303      0.01%     99.92% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8        18469      0.08%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total     22719165                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                        24                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls               15641                       # Number of function calls committed.
system.cpu3.commit.int_insts                  3058849                       # Number of committed integer instructions.
system.cpu3.commit.loads                       852060                       # Number of loads committed
system.cpu3.commit.membars                     131336                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass       131336      3.99%      3.99% # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu         1951020     59.22%     63.21% # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult            638      0.02%     63.23% # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv              30      0.00%     63.23% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0      0.00%     63.23% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0      0.00%     63.23% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0      0.00%     63.23% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0      0.00%     63.23% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0      0.00%     63.23% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0      0.00%     63.23% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0      0.00%     63.23% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0      0.00%     63.23% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0      0.00%     63.23% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0      0.00%     63.23% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0      0.00%     63.23% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0      0.00%     63.23% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0      0.00%     63.23% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0      0.00%     63.23% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0      0.00%     63.23% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0      0.00%     63.23% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0      0.00%     63.23% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0      0.00%     63.23% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0      0.00%     63.23% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0      0.00%     63.23% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0      0.00%     63.23% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0      0.00%     63.23% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0      0.00%     63.23% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0      0.00%     63.23% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0      0.00%     63.23% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0      0.00%     63.23% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0      0.00%     63.23% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     63.23% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0      0.00%     63.23% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0      0.00%     63.23% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0      0.00%     63.23% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0      0.00%     63.23% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     63.23% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     63.23% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0      0.00%     63.23% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0      0.00%     63.23% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0      0.00%     63.23% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0      0.00%     63.23% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0      0.00%     63.23% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0      0.00%     63.23% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0      0.00%     63.23% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0      0.00%     63.23% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0      0.00%     63.23% # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead         917710     27.86%     91.09% # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite        293551      8.91%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            6      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite           18      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::total          3294309                       # Class of committed instruction
system.cpu3.commit.refs                       1211285                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                    3228586                       # Number of Instructions Simulated
system.cpu3.committedOps                      3294309                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                              7.133777                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                        7.133777                       # CPI: Total CPI of All Threads
system.cpu3.decode.BlockedCycles             19375088                       # Number of cycles decode is blocked
system.cpu3.decode.BranchMispred                 7107                       # Number of times decode detected a branch misprediction
system.cpu3.decode.BranchResolved              727291                       # Number of times decode resolved a branch
system.cpu3.decode.DecodedInsts               4939089                       # Number of instructions handled by decode
system.cpu3.decode.IdleCycles                  775869                       # Number of cycles decode is idle
system.cpu3.decode.RunCycles                  2459572                       # Number of cycles decode is running
system.cpu3.decode.SquashCycles                133381                       # Number of cycles decode is squashing
system.cpu3.decode.SquashedInsts                13312                       # Number of squashed instructions handled by decode
system.cpu3.decode.UnblockCycles               185307                       # Number of cycles decode is unblocking
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.Branches                    1251205                       # Number of branches that fetch encountered
system.cpu3.fetch.CacheLines                   580861                       # Number of cache lines fetched
system.cpu3.fetch.Cycles                     22110870                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu3.fetch.IcacheSquashes                36872                       # Number of outstanding Icache misses that were squashed
system.cpu3.fetch.IcacheWaitRetryStallCycles           18                       # Number of stall cycles due to full MSHR
system.cpu3.fetch.Insts                       5145705                       # Number of instructions fetch has processed
system.cpu3.fetch.MiscStallCycles                   2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu3.fetch.SquashCycles                 280620                       # Number of cycles fetch has spent squashing
system.cpu3.fetch.branchRate                 0.054325                       # Number of branch fetches per cycle
system.cpu3.fetch.icacheStallCycles            678017                       # Number of cycles fetch is stalled on an Icache miss
system.cpu3.fetch.predictedBranches            791859                       # Number of branches that fetch has predicted taken
system.cpu3.fetch.rate                       0.223415                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples          22929217                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean             0.227296                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev            0.636888                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                19407760     84.64%     84.64% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                 2431462     10.60%     95.25% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                  725435      3.16%     98.41% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                  215990      0.94%     99.35% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                   79945      0.35%     99.70% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                   53483      0.23%     99.93% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                   13260      0.06%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                     388      0.00%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                    1494      0.01%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total            22929217                       # Number of instructions fetched each cycle (Total)
system.cpu3.fp_regfile_reads                       18                       # number of floating regfile reads
system.cpu3.fp_regfile_writes                       9                       # number of floating regfile writes
system.cpu3.idleCycles                         102797                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu3.iew.branchMispredicts              138498                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                  873586                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                    0.174389                       # Inst execution rate
system.cpu3.iew.exec_refs                     1441938                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                    439237                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles               17677082                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts              1083942                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts             66015                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts           123681                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts              500259                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts            4406707                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts              1002701                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts           159636                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts              4016525                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                 26252                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                52086                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                133381                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles               177485                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked         2918                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads           32087                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses         1663                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation          291                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads          109                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads       231882                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores       141034                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents           291                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect        64734                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect         73764                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                  1953690                       # num instructions consuming a value
system.cpu3.iew.wb_count                      3927732                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                    0.786036                       # average fanout of values written-back
system.cpu3.iew.wb_producers                  1535671                       # num instructions producing a value
system.cpu3.iew.wb_rate                      0.170534                       # insts written-back per cycle
system.cpu3.iew.wb_sent                       3931039                       # cumulative count of insts sent to commit
system.cpu3.int_regfile_reads                 5062395                       # number of integer regfile reads
system.cpu3.int_regfile_writes                2562267                       # number of integer regfile writes
system.cpu3.ipc                              0.140178                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                        0.140178                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass           131415      3.15%      3.15% # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu              2546892     60.99%     64.13% # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                 642      0.02%     64.15% # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                   30      0.00%     64.15% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0      0.00%     64.15% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0      0.00%     64.15% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0      0.00%     64.15% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0      0.00%     64.15% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0      0.00%     64.15% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0      0.00%     64.15% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0      0.00%     64.15% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0      0.00%     64.15% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0      0.00%     64.15% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0      0.00%     64.15% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0      0.00%     64.15% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0      0.00%     64.15% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0      0.00%     64.15% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0      0.00%     64.15% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0      0.00%     64.15% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0      0.00%     64.15% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0      0.00%     64.15% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0      0.00%     64.15% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0      0.00%     64.15% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0      0.00%     64.15% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0      0.00%     64.15% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0      0.00%     64.15% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0      0.00%     64.15% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0      0.00%     64.15% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0      0.00%     64.15% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0      0.00%     64.15% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0      0.00%     64.15% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     64.15% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0      0.00%     64.15% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0      0.00%     64.15% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0      0.00%     64.15% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0      0.00%     64.15% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     64.15% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     64.15% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0      0.00%     64.15% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0      0.00%     64.15% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0      0.00%     64.15% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0      0.00%     64.15% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0      0.00%     64.15% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0      0.00%     64.15% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0      0.00%     64.15% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0      0.00%     64.15% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0      0.00%     64.15% # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead             1107418     26.52%     90.67% # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite             389729      9.33%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead             17      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite            18      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::total               4176161                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                     41                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                 76                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses           27                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                30                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                      31431                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                  0.007526                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                  10515     33.45%     33.45% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0      0.00%     33.45% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0      0.00%     33.45% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0      0.00%     33.45% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0      0.00%     33.45% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0      0.00%     33.45% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0      0.00%     33.45% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0      0.00%     33.45% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0      0.00%     33.45% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0      0.00%     33.45% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0      0.00%     33.45% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0      0.00%     33.45% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0      0.00%     33.45% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0      0.00%     33.45% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0      0.00%     33.45% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0      0.00%     33.45% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0      0.00%     33.45% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0      0.00%     33.45% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0      0.00%     33.45% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0      0.00%     33.45% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0      0.00%     33.45% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0      0.00%     33.45% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0      0.00%     33.45% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0      0.00%     33.45% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0      0.00%     33.45% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0      0.00%     33.45% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0      0.00%     33.45% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0      0.00%     33.45% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0      0.00%     33.45% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0      0.00%     33.45% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0      0.00%     33.45% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0      0.00%     33.45% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0      0.00%     33.45% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0      0.00%     33.45% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0      0.00%     33.45% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0      0.00%     33.45% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0      0.00%     33.45% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0      0.00%     33.45% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0      0.00%     33.45% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0      0.00%     33.45% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0      0.00%     33.45% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0      0.00%     33.45% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0      0.00%     33.45% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0      0.00%     33.45% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0      0.00%     33.45% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0      0.00%     33.45% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                 19963     63.51%     96.97% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                  947      3.01%     99.98% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                2      0.01%     99.99% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               4      0.01%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses               4076136                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads          31323924                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses      3927705                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes          5519213                       # Number of integer instruction queue writes
system.cpu3.iq.iqInstsAdded                   4209309                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu3.iq.iqInstsIssued                  4176161                       # Number of instructions issued
system.cpu3.iq.iqNonSpecInstsAdded             197398                       # Number of non-speculative instructions added to the IQ
system.cpu3.iq.iqSquashedInstsExamined        1112397                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu3.iq.iqSquashedInstsIssued            11030                       # Number of squashed instructions issued
system.cpu3.iq.iqSquashedNonSpecRemoved           179                       # Number of squashed non-spec instructions that were removed
system.cpu3.iq.iqSquashedOperandsExamined       544893                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu3.iq.issued_per_cycle::samples     22929217                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean        0.182133                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev       0.579990                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0           20143513     87.85%     87.85% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1            1898186      8.28%     96.13% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2             556467      2.43%     98.56% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3             211274      0.92%     99.48% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4              91224      0.40%     99.88% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5              11009      0.05%     99.92% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6              13349      0.06%     99.98% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7               2376      0.01%     99.99% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8               1819      0.01%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total       22929217                       # Number of insts issued each cycle
system.cpu3.iq.rate                          0.181320                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads           485474                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores          145887                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads             1083942                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores             500259                       # Number of stores inserted to the mem dependence unit.
system.cpu3.misc_regfile_reads                     79                       # number of misc regfile reads
system.cpu3.numCycles                        23032014                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.quiesceCycles                    77751293                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu3.rename.BlockCycles               18747583                       # Number of cycles rename is blocking
system.cpu3.rename.CommittedMaps              2133190                       # Number of HB maps that are committed
system.cpu3.rename.IQFullEvents                537307                       # Number of times rename has blocked due to IQ full
system.cpu3.rename.IdleCycles                  910009                       # Number of cycles rename is idle
system.cpu3.rename.LQFullEvents                 33007                       # Number of times rename has blocked due to LQ full
system.cpu3.rename.ROBFullEvents                  285                       # Number of times rename has blocked due to ROB full
system.cpu3.rename.RenameLookups              6071040                       # Number of register rename lookups that rename has made
system.cpu3.rename.RenamedInsts               4741898                       # Number of instructions processed by rename
system.cpu3.rename.RenamedOperands            3019836                       # Number of destination operands rename has renamed
system.cpu3.rename.RunCycles                  2445043                       # Number of cycles rename is running
system.cpu3.rename.SQFullEvents                 53116                       # Number of times rename has blocked due to SQ full
system.cpu3.rename.SquashCycles                133381                       # Number of cycles rename is squashing
system.cpu3.rename.UnblockCycles               685482                       # Number of cycles rename is unblocking
system.cpu3.rename.UndoneMaps                  886646                       # Number of HB maps that are undone due to squashing
system.cpu3.rename.fp_rename_lookups               18                       # Number of floating rename lookups
system.cpu3.rename.int_rename_lookups         6071022                       # Number of integer rename lookups
system.cpu3.rename.serializeStallCycles          7719                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts               300                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                   957222                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts           297                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                    27107324                       # The number of ROB reads
system.cpu3.rob.rob_writes                    9024483                       # The number of ROB writes
system.cpu3.timesIdled                           2403                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       579769                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       1132488                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests       105571                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops        25268                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       856680                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops       455212                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1700953                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops         480480                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  50394897000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             303763                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       398369                       # Transaction distribution
system.membus.trans_dist::CleanEvict           154175                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              395                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            200                       # Transaction distribution
system.membus.trans_dist::ReadExReq            275562                       # Transaction distribution
system.membus.trans_dist::ReadExResp           275540                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        303763                       # Transaction distribution
system.membus.trans_dist::InvalidateReq            24                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      1711791                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1711791                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     62571008                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                62571008                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              566                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            579944                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  579944    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              579944                       # Request fanout histogram
system.membus.respLayer1.occupancy         3055459750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              6.1                       # Layer utilization (%)
system.membus.reqLayer0.occupancy          2889893500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               5.7                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.numPwrStateTransitions                 93                       # Number of power state transitions
system.cpu2.pwrStateClkGateDist::samples           47                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::mean    815258106.382979                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::stdev   5454504334.111242                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1000-5e+10           47    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::min_value        47000                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::max_value  37410934500                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::total             47                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateResidencyTicks::ON    12077766000                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::CLK_GATED  38317131000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED  50394897000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst       631776                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total          631776                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst       631776                       # number of overall hits
system.cpu2.icache.overall_hits::total         631776                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst         4055                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total          4055                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst         4055                       # number of overall misses
system.cpu2.icache.overall_misses::total         4055                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.cpu2.inst    132137000                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total    132137000                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.cpu2.inst    132137000                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total    132137000                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst       635831                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total       635831                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst       635831                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total       635831                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.006377                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.006377                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.006377                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.006377                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.cpu2.inst 32586.189889                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 32586.189889                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.cpu2.inst 32586.189889                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 32586.189889                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs          426                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                3                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          142                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::.writebacks         3374                       # number of writebacks
system.cpu2.icache.writebacks::total             3374                       # number of writebacks
system.cpu2.icache.demand_mshr_hits::.cpu2.inst          649                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total          649                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.cpu2.inst          649                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total          649                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.cpu2.inst         3406                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total         3406                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.cpu2.inst         3406                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total         3406                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.cpu2.inst    108076000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total    108076000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.cpu2.inst    108076000                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total    108076000                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.cpu2.inst     0.005357                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.005357                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.cpu2.inst     0.005357                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.005357                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.cpu2.inst 31731.062830                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 31731.062830                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.cpu2.inst 31731.062830                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 31731.062830                       # average overall mshr miss latency
system.cpu2.icache.replacements                  3374                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst       631776                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total         631776                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst         4055                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total         4055                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.cpu2.inst    132137000                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total    132137000                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst       635831                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total       635831                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.006377                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.006377                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.cpu2.inst 32586.189889                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 32586.189889                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.cpu2.inst          649                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total          649                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.cpu2.inst         3406                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total         3406                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.cpu2.inst    108076000                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total    108076000                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.cpu2.inst     0.005357                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.005357                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.cpu2.inst 31731.062830                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 31731.062830                       # average ReadReq mshr miss latency
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED  50394897000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse           31.022439                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs             612538                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs             3374                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs           181.546532                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle        367613000                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst    31.022439                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst     0.969451                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.969451                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::0           14                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::1            9                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2            9                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses          1275068                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses         1275068                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED  50394897000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.demand_hits::.cpu2.data      1153321                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         1153321                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data      1153321                       # number of overall hits
system.cpu2.dcache.overall_hits::total        1153321                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data       160856                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        160856                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data       160856                       # number of overall misses
system.cpu2.dcache.overall_misses::total       160856                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.cpu2.data  14733150111                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total  14733150111                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.cpu2.data  14733150111                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total  14733150111                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data      1314177                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total      1314177                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data      1314177                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total      1314177                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.122401                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.122401                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.122401                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.122401                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.cpu2.data 91592.170084                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 91592.170084                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.cpu2.data 91592.170084                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 91592.170084                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs       182153                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets       113901                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs             2594                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets            587                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs    70.220894                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets   194.039182                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks       117485                       # number of writebacks
system.cpu2.dcache.writebacks::total           117485                       # number of writebacks
system.cpu2.dcache.demand_mshr_hits::.cpu2.data        83114                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total        83114                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::.cpu2.data        83114                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total        83114                       # number of overall MSHR hits
system.cpu2.dcache.demand_mshr_misses::.cpu2.data        77742                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        77742                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.cpu2.data        77742                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        77742                       # number of overall MSHR misses
system.cpu2.dcache.demand_mshr_miss_latency::.cpu2.data   6600237354                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   6600237354                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.cpu2.data   6600237354                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   6600237354                       # number of overall MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_rate::.cpu2.data     0.059156                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.059156                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.cpu2.data     0.059156                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.059156                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.cpu2.data 84899.248206                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 84899.248206                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.cpu2.data 84899.248206                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 84899.248206                       # average overall mshr miss latency
system.cpu2.dcache.replacements                117485                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data       891024                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total         891024                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data       109153                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       109153                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.cpu2.data   9954716500                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total   9954716500                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data      1000177                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      1000177                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.109134                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.109134                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.cpu2.data 91199.660110                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 91199.660110                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_hits::.cpu2.data        66220                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total        66220                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::.cpu2.data        42933                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        42933                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.cpu2.data   3275453000                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   3275453000                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.cpu2.data     0.042925                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.042925                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.cpu2.data 76292.199474                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 76292.199474                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_hits::.cpu2.data       262297                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        262297                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.cpu2.data        51703                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total        51703                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.cpu2.data   4778433611                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total   4778433611                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.cpu2.data       314000                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total       314000                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.cpu2.data     0.164659                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.164659                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.cpu2.data 92420.819121                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 92420.819121                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_hits::.cpu2.data        16894                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total        16894                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_misses::.cpu2.data        34809                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total        34809                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_miss_latency::.cpu2.data   3324784354                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total   3324784354                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.cpu2.data     0.110857                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.110857                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.cpu2.data 95515.078112                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 95515.078112                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_hits::.cpu2.data          129                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total          129                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_misses::.cpu2.data           59                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total           59                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_miss_latency::.cpu2.data      1248000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total      1248000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_accesses::.cpu2.data          188                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total          188                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_miss_rate::.cpu2.data     0.313830                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.313830                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::.cpu2.data 21152.542373                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 21152.542373                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_mshr_hits::.cpu2.data           39                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total           39                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_misses::.cpu2.data           20                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total           20                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::.cpu2.data        92500                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total        92500                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::.cpu2.data     0.106383                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.106383                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu2.data         4625                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total         4625                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_hits::.cpu2.data           68                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total           68                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_misses::.cpu2.data           58                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total           58                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_miss_latency::.cpu2.data       354000                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total       354000                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_accesses::.cpu2.data          126                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total          126                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_miss_rate::.cpu2.data     0.460317                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.460317                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_miss_latency::.cpu2.data  6103.448276                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total  6103.448276                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_mshr_misses::.cpu2.data           57                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total           57                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::.cpu2.data       306000                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total       306000                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::.cpu2.data     0.452381                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.452381                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu2.data  5368.421053                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total  5368.421053                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_miss_latency::.cpu2.data       122000                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total       122000                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::.cpu2.data       113000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total       113000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.SwapReq_hits::.cpu2.data         5368                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_hits::total           5368                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_misses::.cpu2.data        60294                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_misses::total        60294                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_miss_latency::.cpu2.data   3847003000                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_miss_latency::total   3847003000                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_accesses::.cpu2.data        65662                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_accesses::total        65662                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_miss_rate::.cpu2.data     0.918248                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_miss_rate::total     0.918248                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_miss_latency::.cpu2.data 63804.076691                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_avg_miss_latency::total 63804.076691                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_mshr_misses::.cpu2.data        60294                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_misses::total        60294                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_miss_latency::.cpu2.data   3786709000                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_latency::total   3786709000                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_rate::.cpu2.data     0.918248                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_mshr_miss_rate::total     0.918248                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::.cpu2.data 62804.076691                       # average SwapReq mshr miss latency
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::total 62804.076691                       # average SwapReq mshr miss latency
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED  50394897000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse           29.699786                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs            1296555                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs           137949                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs             9.398800                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle        367624500                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data    29.699786                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.928118                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.928118                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024           29                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0            5                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1           24                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.906250                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses          2898284                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses         2898284                       # Number of data accesses
system.cpu3.numPwrStateTransitions                 83                       # Number of power state transitions
system.cpu3.pwrStateClkGateDist::samples           42                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::mean    916761678.571429                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::stdev   5769335177.590474                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1000-5e+10           42    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::min_value        34000                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::max_value  37410338000                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::total             42                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateResidencyTicks::ON    11890906500                       # Cumulative time (in ticks) in various power states
system.cpu3.pwrStateResidencyTicks::CLK_GATED  38503990500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED  50394897000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst       577044                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total          577044                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst       577044                       # number of overall hits
system.cpu3.icache.overall_hits::total         577044                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst         3817                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total          3817                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst         3817                       # number of overall misses
system.cpu3.icache.overall_misses::total         3817                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.cpu3.inst    124831999                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total    124831999                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.cpu3.inst    124831999                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total    124831999                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst       580861                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total       580861                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst       580861                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total       580861                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.006571                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.006571                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.006571                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.006571                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.cpu3.inst 32704.217710                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 32704.217710                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.cpu3.inst 32704.217710                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 32704.217710                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs          182                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                3                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs    60.666667                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.writebacks::.writebacks         3215                       # number of writebacks
system.cpu3.icache.writebacks::total             3215                       # number of writebacks
system.cpu3.icache.demand_mshr_hits::.cpu3.inst          570                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total          570                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.cpu3.inst          570                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total          570                       # number of overall MSHR hits
system.cpu3.icache.demand_mshr_misses::.cpu3.inst         3247                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total         3247                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.cpu3.inst         3247                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total         3247                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.cpu3.inst    106358000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total    106358000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.cpu3.inst    106358000                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total    106358000                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.cpu3.inst     0.005590                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.005590                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.cpu3.inst     0.005590                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.005590                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.cpu3.inst 32755.774561                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 32755.774561                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.cpu3.inst 32755.774561                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 32755.774561                       # average overall mshr miss latency
system.cpu3.icache.replacements                  3215                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst       577044                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total         577044                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst         3817                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total         3817                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.cpu3.inst    124831999                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total    124831999                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst       580861                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total       580861                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.006571                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.006571                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.cpu3.inst 32704.217710                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 32704.217710                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_hits::.cpu3.inst          570                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total          570                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.cpu3.inst         3247                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total         3247                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.cpu3.inst    106358000                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total    106358000                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.cpu3.inst     0.005590                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.005590                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.cpu3.inst 32755.774561                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 32755.774561                       # average ReadReq mshr miss latency
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED  50394897000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse           31.760986                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs             565271                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs             3215                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs           175.823017                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle        374935000                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst    31.760986                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst     0.992531                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.992531                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::0           15                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::1           11                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2            6                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses          1164969                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses         1164969                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED  50394897000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.demand_hits::.cpu3.data      1093083                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         1093083                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu3.data      1093083                       # number of overall hits
system.cpu3.dcache.overall_hits::total        1093083                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data       155225                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total        155225                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data       155225                       # number of overall misses
system.cpu3.dcache.overall_misses::total       155225                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.cpu3.data  14362399618                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total  14362399618                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.cpu3.data  14362399618                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total  14362399618                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data      1248308                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total      1248308                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data      1248308                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total      1248308                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data     0.124348                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.124348                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data     0.124348                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.124348                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.cpu3.data 92526.330282                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 92526.330282                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.cpu3.data 92526.330282                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 92526.330282                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs       172740                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets       110461                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs             2505                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets            602                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs    68.958084                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets   183.490033                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks       116962                       # number of writebacks
system.cpu3.dcache.writebacks::total           116962                       # number of writebacks
system.cpu3.dcache.demand_mshr_hits::.cpu3.data        78300                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total        78300                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::.cpu3.data        78300                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total        78300                       # number of overall MSHR hits
system.cpu3.dcache.demand_mshr_misses::.cpu3.data        76925                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total        76925                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.cpu3.data        76925                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total        76925                       # number of overall MSHR misses
system.cpu3.dcache.demand_mshr_miss_latency::.cpu3.data   6518238407                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total   6518238407                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.cpu3.data   6518238407                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total   6518238407                       # number of overall MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_rate::.cpu3.data     0.061623                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.061623                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.cpu3.data     0.061623                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.061623                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.cpu3.data 84734.980916                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 84734.980916                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.cpu3.data 84734.980916                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 84734.980916                       # average overall mshr miss latency
system.cpu3.dcache.replacements                116962                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.cpu3.data       850740                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total         850740                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data       104147                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total       104147                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.cpu3.data   9619671500                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total   9619671500                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data       954887                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total       954887                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data     0.109067                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.109067                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.cpu3.data 92366.285155                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 92366.285155                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_hits::.cpu3.data        61964                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total        61964                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::.cpu3.data        42183                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total        42183                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::.cpu3.data   3204247500                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total   3204247500                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.cpu3.data     0.044176                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.044176                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.cpu3.data 75960.635801                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 75960.635801                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_hits::.cpu3.data       242343                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total        242343                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.cpu3.data        51078                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total        51078                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.cpu3.data   4742728118                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total   4742728118                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.cpu3.data       293421                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total       293421                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.cpu3.data     0.174078                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.174078                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.cpu3.data 92852.659031                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 92852.659031                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_hits::.cpu3.data        16336                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total        16336                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_misses::.cpu3.data        34742                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total        34742                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_miss_latency::.cpu3.data   3313990907                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total   3313990907                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.cpu3.data     0.118403                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.118403                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.cpu3.data 95388.604772                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 95388.604772                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_hits::.cpu3.data          130                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total          130                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_misses::.cpu3.data           63                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total           63                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_miss_latency::.cpu3.data      1060000                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total      1060000                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_accesses::.cpu3.data          193                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total          193                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_miss_rate::.cpu3.data     0.326425                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.326425                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::.cpu3.data 16825.396825                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 16825.396825                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_mshr_hits::.cpu3.data           37                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total           37                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_misses::.cpu3.data           26                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total           26                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::.cpu3.data       117500                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total       117500                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::.cpu3.data     0.134715                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.134715                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu3.data  4519.230769                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total  4519.230769                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_hits::.cpu3.data           71                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total           71                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_misses::.cpu3.data           67                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total           67                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_miss_latency::.cpu3.data       446500                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total       446500                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_accesses::.cpu3.data          138                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total          138                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_miss_rate::.cpu3.data     0.485507                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.485507                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_miss_latency::.cpu3.data  6664.179104                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total  6664.179104                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_mshr_misses::.cpu3.data           63                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total           63                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::.cpu3.data       389500                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total       389500                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::.cpu3.data     0.456522                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.456522                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu3.data  6182.539683                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total  6182.539683                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_miss_latency::.cpu3.data       112500                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total       112500                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::.cpu3.data       106500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total       106500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.SwapReq_hits::.cpu3.data         5341                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_hits::total           5341                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_misses::.cpu3.data        60315                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_misses::total        60315                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_miss_latency::.cpu3.data   3850175500                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_miss_latency::total   3850175500                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_accesses::.cpu3.data        65656                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_accesses::total        65656                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_miss_rate::.cpu3.data     0.918652                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_miss_rate::total     0.918652                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_miss_latency::.cpu3.data 63834.460748                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_avg_miss_latency::total 63834.460748                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_mshr_misses::.cpu3.data        60315                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_misses::total        60315                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_miss_latency::.cpu3.data   3789860500                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_latency::total   3789860500                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_rate::.cpu3.data     0.918652                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_mshr_miss_rate::total     0.918652                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::.cpu3.data 62834.460748                       # average SwapReq mshr miss latency
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::total 62834.460748                       # average SwapReq mshr miss latency
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED  50394897000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse           31.173310                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs            1235763                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs           137138                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs             9.011091                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle        374946500                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data    31.173310                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.974166                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.974166                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024           26                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1           23                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.812500                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses          2765754                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses         2765754                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 14                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples            7                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    89004428.571429                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   227372079.019982                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10            7    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        99000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value    604582500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total              7                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON    49771866000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED    623031000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED  50394897000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst     12021731                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        12021731                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst     12021731                       # number of overall hits
system.cpu0.icache.overall_hits::total       12021731                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst        13501                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total         13501                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst        13501                       # number of overall misses
system.cpu0.icache.overall_misses::total        13501                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst    729333496                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total    729333496                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst    729333496                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total    729333496                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst     12035232                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     12035232                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst     12035232                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     12035232                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.001122                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.001122                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.001122                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.001122                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 54020.701874                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 54020.701874                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 54020.701874                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 54020.701874                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         3130                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               62                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    50.483871                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks        11901                       # number of writebacks
system.cpu0.icache.writebacks::total            11901                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst         1566                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total         1566                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst         1566                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total         1566                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst        11935                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total        11935                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst        11935                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total        11935                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst    651322997                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total    651322997                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst    651322997                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total    651322997                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.000992                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000992                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.000992                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000992                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 54572.517553                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 54572.517553                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 54572.517553                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 54572.517553                       # average overall mshr miss latency
system.cpu0.icache.replacements                 11901                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst     12021731                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       12021731                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst        13501                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total        13501                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst    729333496                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total    729333496                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst     12035232                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     12035232                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.001122                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.001122                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 54020.701874                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 54020.701874                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst         1566                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total         1566                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst        11935                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total        11935                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst    651322997                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total    651322997                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.000992                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000992                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 54572.517553                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 54572.517553                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED  50394897000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.998779                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           12033560                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs            11901                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs          1011.138560                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.998779                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999962                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999962                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           30                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses         24082397                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses        24082397                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED  50394897000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data      8652031                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         8652031                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data      8652031                       # number of overall hits
system.cpu0.dcache.overall_hits::total        8652031                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data      1530339                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total       1530339                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data      1530339                       # number of overall misses
system.cpu0.dcache.overall_misses::total      1530339                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data  73289759107                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  73289759107                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data  73289759107                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  73289759107                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data     10182370                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     10182370                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data     10182370                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     10182370                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.150293                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.150293                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.150293                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.150293                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 47891.192152                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 47891.192152                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 47891.192152                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 47891.192152                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs       295755                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       116595                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs             5860                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets            621                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    50.470137                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets   187.753623                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks       432826                       # number of writebacks
system.cpu0.dcache.writebacks::total           432826                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data      1137517                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total      1137517                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data      1137517                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total      1137517                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data       392822                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total       392822                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data       392822                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total       392822                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data  20219232292                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total  20219232292                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data  20219232292                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total  20219232292                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.038579                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.038579                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.038579                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.038579                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 51471.741124                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 51471.741124                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 51471.741124                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 51471.741124                       # average overall mshr miss latency
system.cpu0.dcache.replacements                432826                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data      6675766                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        6675766                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data      1440316                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total      1440316                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data  65717782000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  65717782000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data      8116082                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      8116082                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.177464                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.177464                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 45627.335946                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 45627.335946                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      1096591                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      1096591                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data       343725                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total       343725                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data  15869280500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total  15869280500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.042351                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.042351                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 46168.537348                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 46168.537348                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data      1976265                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       1976265                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data        90023                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total        90023                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data   7571977107                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total   7571977107                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data      2066288                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      2066288                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.043567                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.043567                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 84111.583784                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 84111.583784                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data        40926                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total        40926                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data        49097                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total        49097                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data   4349951792                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total   4349951792                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.023761                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.023761                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 88599.136241                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 88599.136241                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data          292                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total          292                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data           65                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total           65                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data      1757000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total      1757000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data          357                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total          357                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.182073                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.182073                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 27030.769231                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 27030.769231                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data           41                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total           41                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           24                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           24                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data      1059000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      1059000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.067227                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.067227                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data        44125                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total        44125                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data          256                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total          256                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data           64                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total           64                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data       308500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total       308500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data          320                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total          320                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.200000                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.200000                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  4820.312500                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  4820.312500                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data           63                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total           63                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data       246500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total       246500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.196875                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.196875                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  3912.698413                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  3912.698413                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data         5500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total         5500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data         4500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total         4500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data         5670                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total           5670                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data        60158                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total        60158                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data   3864777000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total   3864777000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data        65828                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total        65828                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.913866                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.913866                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 64243.774727                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 64243.774727                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data        60158                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total        60158                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data   3804619000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total   3804619000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.913866                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.913866                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 63243.774727                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 63243.774727                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED  50394897000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.489396                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs            9110931                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs           452819                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            20.120470                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           256500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.489396                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.984044                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.984044                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           31                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           20                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1           11                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.968750                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         20950600                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        20950600                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED  50394897000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst                4945                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data              147962                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                2523                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data               22840                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.inst                2632                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.data               22095                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.inst                2470                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.data               21978                       # number of demand (read+write) hits
system.l2.demand_hits::total                   227445                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst               4945                       # number of overall hits
system.l2.overall_hits::.cpu0.data             147962                       # number of overall hits
system.l2.overall_hits::.cpu1.inst               2523                       # number of overall hits
system.l2.overall_hits::.cpu1.data              22840                       # number of overall hits
system.l2.overall_hits::.cpu2.inst               2632                       # number of overall hits
system.l2.overall_hits::.cpu2.data              22095                       # number of overall hits
system.l2.overall_hits::.cpu3.inst               2470                       # number of overall hits
system.l2.overall_hits::.cpu3.data              21978                       # number of overall hits
system.l2.overall_hits::total                  227445                       # number of overall hits
system.l2.demand_misses::.cpu0.inst              6989                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data            284621                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst               723                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data             97961                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.inst               774                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.data             95675                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.inst               777                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.data             94778                       # number of demand (read+write) misses
system.l2.demand_misses::total                 582298                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst             6989                       # number of overall misses
system.l2.overall_misses::.cpu0.data           284621                       # number of overall misses
system.l2.overall_misses::.cpu1.inst              723                       # number of overall misses
system.l2.overall_misses::.cpu1.data            97961                       # number of overall misses
system.l2.overall_misses::.cpu2.inst              774                       # number of overall misses
system.l2.overall_misses::.cpu2.data            95675                       # number of overall misses
system.l2.overall_misses::.cpu3.inst              777                       # number of overall misses
system.l2.overall_misses::.cpu3.data            94778                       # number of overall misses
system.l2.overall_misses::total                582298                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst    577437500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data  21662923000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst     67565000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data  10019371000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.inst     72207500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.data   9846396500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.inst     72681000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.data   9764562500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      52083144000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst    577437500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data  21662923000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst     67565000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data  10019371000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.inst     72207500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.data   9846396500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.inst     72681000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.data   9764562500                       # number of overall miss cycles
system.l2.overall_miss_latency::total     52083144000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst           11934                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data          432583                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst            3246                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data          120801                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.inst            3406                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.data          117770                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.inst            3247                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.data          116756                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               809743                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst          11934                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data         432583                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst           3246                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data         120801                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.inst           3406                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.data         117770                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.inst           3247                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.data         116756                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              809743                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.585638                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.657957                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.222736                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.810929                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.inst       0.227246                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.data       0.812389                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.inst       0.239298                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.data       0.811761                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.719115                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.585638                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.657957                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.222736                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.810929                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.inst      0.227246                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.data      0.812389                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.inst      0.239298                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.data      0.811761                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.719115                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 82620.904278                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 76111.471044                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 93450.899032                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 102279.182532                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.inst 93291.343669                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.data 102915.040502                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.inst 93540.540541                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.data 103025.623035                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 89444.140286                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 82620.904278                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 76111.471044                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 93450.899032                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 102279.182532                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.inst 93291.343669                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.data 102915.040502                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.inst 93540.540541                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.data 103025.623035                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 89444.140286                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              398370                       # number of writebacks
system.l2.writebacks::total                    398370                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst             35                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data            588                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst            190                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data            652                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.inst            180                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.data            639                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.inst            114                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.data            593                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                2991                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst            35                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data           588                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst           190                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data           652                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.inst           180                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.data           639                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.inst           114                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.data           593                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total               2991                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst         6954                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data       284033                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst          533                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data        97309                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.inst          594                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.data        95036                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.inst          663                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.data        94185                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            579307                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst         6954                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data       284033                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst          533                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data        97309                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.inst          594                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.data        95036                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.inst          663                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.data        94185                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           579307                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst    506087501                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data  18791815000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst     47691500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data   9010966500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.inst     51913500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.data   8860689500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.inst     58166000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.data   8789868000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  46117197501                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst    506087501                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data  18791815000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst     47691500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data   9010966500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.inst     51913500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.data   8860689500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.inst     58166000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.data   8789868000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  46117197501                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.582705                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.656598                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.164202                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.805531                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.inst     0.174398                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.data     0.806963                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.inst     0.204188                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.data     0.806682                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.715421                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.582705                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.656598                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.164202                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.805531                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.inst     0.174398                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.data     0.806963                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.inst     0.204188                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.data     0.806682                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.715421                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 72776.459735                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 66160.674992                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 89477.485929                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 92601.573339                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.inst 87396.464646                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.data 93235.084600                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.inst 87731.523379                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.data 93325.561395                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 79607.526754                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 72776.459735                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 66160.674992                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 89477.485929                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 92601.573339                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.inst 87396.464646                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.data 93235.084600                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.inst 87731.523379                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.data 93325.561395                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 79607.526754                       # average overall mshr miss latency
system.l2.replacements                        1030599                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       532479                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           532479                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       532479                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       532479                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks       207439                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total           207439                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks       207439                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total       207439                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_hits::.cpu0.data               6                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data              14                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu2.data              12                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu3.data              15                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   47                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data            20                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data             2                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu2.data             7                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu3.data             6                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 35                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data       268500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       268500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data           26                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data           16                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu2.data           19                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu3.data           21                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total               82                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.769231                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.125000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu2.data     0.368421                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu3.data     0.285714                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.426829                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data        13425                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  7671.428571                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu0.data           20                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data            2                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu2.data            7                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu3.data            6                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            35                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data       398000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data        41000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu2.data       137500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu3.data       120000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total       696500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.769231                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.125000                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu2.data     0.368421                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu3.data     0.285714                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.426829                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data        19900                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data        20500                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu2.data 19642.857143                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu3.data        20000                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total        19900                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data             3                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data             5                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu2.data             7                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu3.data            10                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                 25                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data            1                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data            5                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu2.data            3                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu3.data            4                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               13                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_accesses::.cpu0.data            4                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data           10                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu2.data           10                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu3.data           14                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total             38                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.250000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.500000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu2.data     0.300000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu3.data     0.285714                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.342105                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data            1                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data            5                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu2.data            3                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu3.data            4                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total           13                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data        20500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data       102500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu2.data        62000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu3.data        83500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total       268500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.250000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.500000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu2.data     0.300000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu3.data     0.285714                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.342105                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data        20500                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data        20500                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu2.data 20666.666667                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu3.data        20875                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20653.846154                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data            11408                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data             9213                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu2.data             9184                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu3.data             9054                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 38859                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data          77720                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data          66221                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu2.data          65851                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu3.data          65751                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              275543                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data   7780770500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data   6833165500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu2.data   6799084500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu3.data   6788219000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   28201239500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data        89128                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data        75434                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu2.data        75035                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu3.data        74805                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            314402                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.872004                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.877867                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu2.data     0.877604                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu3.data     0.878965                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.876403                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 100112.847401                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 103187.289531                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu2.data 103249.525444                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu3.data 103241.304315                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 102347.871294                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu0.data        77720                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data        66221                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu2.data        65851                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu3.data        65751                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         275543                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data   7003570500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data   6170955500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu2.data   6140574500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu3.data   6130709000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  25445809500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.872004                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.877867                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu2.data     0.877604                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu3.data     0.878965                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.876403                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 90112.847401                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 93187.289531                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu2.data 93249.525444                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu3.data 93241.304315                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 92347.871294                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst          4945                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst          2523                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu2.inst          2632                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu3.inst          2470                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              12570                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst         6989                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst          723                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu2.inst          774                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu3.inst          777                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             9263                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst    577437500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst     67565000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu2.inst     72207500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu3.inst     72681000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    789891000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst        11934                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst         3246                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu2.inst         3406                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu3.inst         3247                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total          21833                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.585638                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.222736                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu2.inst     0.227246                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu3.inst     0.239298                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.424266                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 82620.904278                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 93450.899032                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu2.inst 93291.343669                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu3.inst 93540.540541                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 85273.777394                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst           35                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst          190                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu2.inst          180                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu3.inst          114                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total           519                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst         6954                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst          533                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu2.inst          594                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu3.inst          663                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         8744                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst    506087501                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst     47691500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu2.inst     51913500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu3.inst     58166000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    663858501                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.582705                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.164202                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu2.inst     0.174398                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu3.inst     0.204188                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.400495                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 72776.459735                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 89477.485929                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu2.inst 87396.464646                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu3.inst 87731.523379                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 75921.603500                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data       136554                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data        13627                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu2.data        12911                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu3.data        12924                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            176016                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data       206901                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data        31740                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu2.data        29824                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu3.data        29027                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          297492                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data  13882152500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data   3186205500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu2.data   3047312000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu3.data   2976343500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  23092013500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data       343455                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data        45367                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu2.data        42735                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu3.data        41951                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        473508                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.602411                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.699627                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu2.data     0.697882                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu3.data     0.691926                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.628272                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 67095.627861                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 100384.546314                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu2.data 102176.502146                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu3.data 102537.068936                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 77622.300768                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data          588                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data          652                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu2.data          639                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu3.data          593                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total         2472                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data       206313                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data        31088                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu2.data        29185                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu3.data        28434                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       295020                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data  11788244500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data   2840011000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu2.data   2720115000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu3.data   2659159000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  20007529500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.600699                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.685256                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu2.data     0.682930                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu3.data     0.677791                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.623052                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 57137.671887                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 91353.930777                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu2.data 93202.501285                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu3.data 93520.398115                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 67817.536099                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data            3                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total                 3                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data           16                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data            3                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu2.data            2                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu3.data            3                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total              24                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.cpu0.data           19                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data            3                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu2.data            2                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu3.data            3                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total            27                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.842105                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu2.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu3.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.888889                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.cpu0.data           16                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data            3                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu2.data            2                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu3.data            3                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total           24                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data       313500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data        57000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu2.data        38500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu3.data        56500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total       465500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.842105                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu2.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu3.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.888889                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 19593.750000                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data        19000                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu2.data        19250                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu3.data 18833.333333                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19395.833333                       # average InvalidateReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  50394897000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.998064                       # Cycle average of tags in use
system.l2.tags.total_refs                     1546589                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   1030602                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.500666                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      27.080369                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        0.295797                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data       30.382996                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.042685                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        2.301720                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.inst        0.074958                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.data        1.925848                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.inst        0.050161                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.data        1.843528                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.423131                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.004622                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.474734                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000667                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.035964                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.inst       0.001171                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.data       0.030091                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.inst       0.000784                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.data       0.028805                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999970                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024            64                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           64                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  13429130                       # Number of tag accesses
system.l2.tags.data_accesses                 13429130                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  50394897000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst        444992                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data      18177920                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst         34112                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data       6227776                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.inst         38016                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.data       6082304                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.inst         42432                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.data       6027840                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           37075392                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst       444992                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst        34112                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu2.inst        38016                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu3.inst        42432                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        559552                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     25495616                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        25495616                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst           6953                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data         284030                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst            533                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data          97309                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.inst            594                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.data          95036                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.inst            663                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.data          94185                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              579303                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       398369                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             398369                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst          8830100                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        360709538                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           676894                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data        123579497                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.inst           754362                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.data        120692855                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.inst           841990                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.data        119612111                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             735697346                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst      8830100                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       676894                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu2.inst       754362                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu3.inst       841990                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         11103346                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      505916621                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            505916621                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      505916621                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst         8830100                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       360709538                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          676894                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data       123579497                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.inst          754362                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.data       120692855                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.inst          841990                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.data       119612111                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1241613967                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    397384.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples      6953.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples    197196.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples       533.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples     91565.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.inst::samples       594.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.data::samples     89624.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.inst::samples       663.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.data::samples     88800.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000605224250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        24002                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        24002                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             1146632                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             374355                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      579303                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     398369                       # Number of write requests accepted
system.mem_ctrls.readBursts                    579303                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   398369                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                 103375                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                   985                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             10671                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             11274                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             11946                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             45894                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             52346                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             33901                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             34752                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             35111                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             82603                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             82093                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            17321                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            11360                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            12178                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            11859                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            11399                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            11220                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              8900                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              8427                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              9097                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             10607                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             30966                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             35438                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             33148                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             33917                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             81006                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             84657                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            14095                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             9383                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             9335                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             9891                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             9217                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             9274                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.44                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.97                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  14182523500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 2379640000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             23106173500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     29799.72                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                48549.72                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   269508                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  318139                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 56.63                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                80.06                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                579303                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               398369                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  206253                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  120326                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   85374                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   42373                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                    9924                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                    3518                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                    2381                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                    1849                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                    1319                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                     948                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                    629                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                    400                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                    258                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                    186                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                    116                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                     72                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   5364                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   5781                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   8670                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  13495                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  20033                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  24748                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  26509                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  26810                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  27741                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  27834                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  27691                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  27959                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  26176                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  25612                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  25385                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  25033                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  24841                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  25162                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   1044                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    446                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    253                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    165                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    117                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                     79                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                     62                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                     63                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                     36                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                     29                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                     31                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                     30                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                     22                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                     16                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                     16                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                     16                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                     16                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                     14                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                     17                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                     15                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                     13                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                     12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                     12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       285629                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    195.669319                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   118.753987                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   260.351414                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       160252     56.10%     56.10% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        69184     24.22%     80.33% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        16531      5.79%     86.11% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         8902      3.12%     89.23% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         5214      1.83%     91.06% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         3134      1.10%     92.15% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         2086      0.73%     92.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         1599      0.56%     93.44% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        18727      6.56%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       285629                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        24002                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      19.826139                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     16.396478                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     56.167660                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-511         24000     99.99%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-1023            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8192-8703            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         24002                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        24002                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.555204                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.526135                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.012512                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            17884     74.51%     74.51% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              451      1.88%     76.39% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             4524     18.85%     95.24% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              877      3.65%     98.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              178      0.74%     99.63% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               56      0.23%     99.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               23      0.10%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                7      0.03%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         24002                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               30459392                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 6616000                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                25430912                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                37075392                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             25495616                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       604.41                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       504.63                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    735.70                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    505.92                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         8.66                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     4.72                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    3.94                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   50394807500                       # Total gap between requests
system.mem_ctrls.avgGap                      51545.72                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst       444992                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data     12620544                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst        34112                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data      5860160                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.inst        38016                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.data      5735936                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.inst        42432                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.data      5683200                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     25430912                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 8830100.396871531382                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 250432975.386376917362                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 676893.932336045895                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 116284789.707973808050                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.inst 754362.093447675812                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.data 113819778.220798820257                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.inst 841990.013393618050                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.data 112773323.060864672065                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 504632681.360575020313                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst         6953                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data       284030                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst          533                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data        97309                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.inst          594                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.data        95036                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.inst          663                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.data        94185                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       398369                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst    218574250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data   7950440750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst     25280500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data   5003694750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.inst     26869500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.data   4943151750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.inst     30245750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.data   4907916250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 1221205295750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     31435.96                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     27991.55                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     47430.58                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     51420.68                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.inst     45234.85                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.data     52013.47                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.inst     45619.53                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.data     52109.32                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   3065512.87                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    67.29                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           1072613640                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            570096285                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          1713835620                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         1184198760                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy       3977950080                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      20212644030                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       2330466720                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        31061805135                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        616.368065                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   5771006000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   1682720000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  42941171000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            966848820                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            513865770                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          1684290300                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          890010000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy       3977950080                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      14589701760                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       7065576000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        29688242730                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        589.112083                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  18203291750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   1682720000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  30508885250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                 83                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples           42                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    901719726.190476                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   5770999898.178181                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10           42    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        19000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value  37410953000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total             42                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON    12522668500                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED  37872228500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED  50394897000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst       790851                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total          790851                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst       790851                       # number of overall hits
system.cpu1.icache.overall_hits::total         790851                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst         3744                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          3744                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst         3744                       # number of overall misses
system.cpu1.icache.overall_misses::total         3744                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    117735999                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    117735999                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    117735999                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    117735999                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst       794595                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total       794595                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst       794595                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total       794595                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.004712                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.004712                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.004712                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.004712                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 31446.580929                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 31446.580929                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 31446.580929                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 31446.580929                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          281                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                2                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs   140.500000                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks         3214                       # number of writebacks
system.cpu1.icache.writebacks::total             3214                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst          498                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total          498                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst          498                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total          498                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst         3246                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total         3246                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst         3246                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total         3246                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    101566000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    101566000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    101566000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    101566000                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.004085                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.004085                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.004085                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.004085                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 31289.587184                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 31289.587184                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 31289.587184                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 31289.587184                       # average overall mshr miss latency
system.cpu1.icache.replacements                  3214                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst       790851                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total         790851                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst         3744                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         3744                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    117735999                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    117735999                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst       794595                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total       794595                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.004712                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.004712                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 31446.580929                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 31446.580929                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst          498                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total          498                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst         3246                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total         3246                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    101566000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    101566000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.004085                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.004085                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 31289.587184                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 31289.587184                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED  50394897000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           30.283969                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs             779678                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             3214                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           242.588052                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle        360248000                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    30.283969                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.946374                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.946374                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           20                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2           12                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses          1592436                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses         1592436                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED  50394897000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data      1295493                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         1295493                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data      1295493                       # number of overall hits
system.cpu1.dcache.overall_hits::total        1295493                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data       177167                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        177167                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data       177167                       # number of overall misses
system.cpu1.dcache.overall_misses::total       177167                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data  15675654524                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  15675654524                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data  15675654524                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  15675654524                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data      1472660                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      1472660                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data      1472660                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      1472660                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.120304                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.120304                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.120304                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.120304                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 88479.539214                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 88479.539214                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 88479.539214                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 88479.539214                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs       187757                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       141959                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs             2584                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets            762                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    72.661378                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets   186.297900                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks       120601                       # number of writebacks
system.cpu1.dcache.writebacks::total           120601                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data        96481                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        96481                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data        96481                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        96481                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data        80686                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        80686                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data        80686                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        80686                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data   6785232913                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   6785232913                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data   6785232913                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   6785232913                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.054789                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.054789                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.054789                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.054789                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 84094.302766                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 84094.302766                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 84094.302766                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 84094.302766                       # average overall mshr miss latency
system.cpu1.dcache.replacements                120601                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data       994879                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total         994879                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data       124457                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       124457                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data  10830615500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  10830615500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data      1119336                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      1119336                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.111188                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.111188                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 87022.951702                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 87022.951702                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data        78883                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        78883                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data        45574                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        45574                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data   3426646500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   3426646500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.040715                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.040715                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 75188.627287                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 75188.627287                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data       300614                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        300614                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data        52710                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total        52710                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data   4845039024                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total   4845039024                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data       353324                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       353324                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.149183                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.149183                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 91918.782470                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 91918.782470                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data        17598                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total        17598                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data        35112                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total        35112                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data   3358586413                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total   3358586413                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.099376                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.099376                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 95653.520534                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 95653.520534                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          140                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          140                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data           71                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total           71                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data      1215000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      1215000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          211                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          211                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.336493                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.336493                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 17112.676056                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 17112.676056                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data           38                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total           38                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data           33                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total           33                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data       162500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total       162500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.156398                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.156398                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data  4924.242424                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total  4924.242424                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data           75                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total           75                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data           71                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total           71                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data       430000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total       430000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          146                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          146                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.486301                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.486301                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  6056.338028                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  6056.338028                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data           65                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total           65                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data       372000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total       372000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.445205                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.445205                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  5723.076923                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  5723.076923                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data        80000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total        80000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data        73000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total        73000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data         5335                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total           5335                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data        60316                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total        60316                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data   3848784000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total   3848784000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data        65651                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total        65651                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.918737                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.918737                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 63810.332250                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 63810.332250                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data        60316                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total        60316                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data   3788468000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total   3788468000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.918737                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.918737                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 62810.332250                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 62810.332250                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED  50394897000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           29.690280                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs            1441754                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs           140929                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            10.230357                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle        360259500                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    29.690280                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.927821                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.927821                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           30                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0           30                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.937500                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses          3218295                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses         3218295                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  50394897000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            496261                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       930849                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean       277026                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          632229                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             439                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           225                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            664                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq           23                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp           23                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           394472                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          394472                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq         21833                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       474429                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq           27                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp           27                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side        35768                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side      1318498                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side         9706                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side       382520                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side        10186                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side       373388                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side         9709                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side       371067                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               2510842                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side      1525376                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side     55384320                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side       413440                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side     15448896                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side       433920                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side     15055552                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side       413568                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side     14956736                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              103631808                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         1112157                       # Total snoops (count)
system.tol2bus.snoopTraffic                  30680576                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          1922047                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.377211                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.609275                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                1288882     67.06%     67.06% # Request fanout histogram
system.tol2bus.snoop_fanout::1                 573873     29.86%     96.92% # Request fanout histogram
system.tol2bus.snoop_fanout::2                  33298      1.73%     98.65% # Request fanout histogram
system.tol2bus.snoop_fanout::3                  19427      1.01%     99.66% # Request fanout histogram
system.tol2bus.snoop_fanout::4                   6567      0.34%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              4                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            1922047                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         1659989983                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              3.3                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy         207536461                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             0.4                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy           5204252                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy         206288548                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             0.4                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy           4932845                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         679847016                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          17924443                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy         212023415                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.4                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy           4969743                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               125399205500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  68322                       # Simulator instruction rate (inst/s)
host_mem_usage                                 740356                       # Number of bytes of host memory used
host_op_rate                                    68432                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  2636.42                       # Real time elapsed on the host
host_tick_rate                               28449255                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   180125057                       # Number of instructions simulated
sim_ops                                     180414547                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.075004                       # Number of seconds simulated
sim_ticks                                 75004308500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            98.615405                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits                5038692                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups             5109437                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect           185508                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted          5265138                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits             29828                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups          37510                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses            7682                       # Number of indirect misses.
system.cpu0.branchPred.lookups                5395364                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted         5676                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                          5651                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts           178670                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                   4227989                       # Number of branches committed
system.cpu0.commit.bw_lim_events               385172                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls          22375                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts        3014414                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts            30026362                       # Number of instructions committed
system.cpu0.commit.committedOps              30031984                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples    139933519                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.214616                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.103079                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0    132550038     94.72%     94.72% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1      2760523      1.97%     96.70% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2       472095      0.34%     97.03% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3       188799      0.13%     97.17% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4       141606      0.10%     97.27% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5       130616      0.09%     97.36% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      1672696      1.20%     98.56% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      1631974      1.17%     99.72% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8       385172      0.28%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total    139933519                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                   8938195                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls               59461                       # Number of function calls committed.
system.cpu0.commit.int_insts                 25465090                       # Number of committed integer instructions.
system.cpu0.commit.loads                      8273522                       # Number of loads committed
system.cpu0.commit.membars                       9606                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass        10089      0.03%      0.03% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu        16421115     54.68%     54.71% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult           6570      0.02%     54.73% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv             792      0.00%     54.74% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd       3956523     13.17%     67.91% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp           466      0.00%     67.91% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt        443127      1.48%     69.39% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult       120566      0.40%     69.79% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     69.79% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv        147505      0.49%     70.28% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc       147411      0.49%     70.77% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     70.77% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     70.77% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     70.77% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     70.77% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     70.77% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     70.77% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     70.77% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     70.77% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     70.77% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     70.77% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     70.77% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     70.77% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     70.77% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     70.77% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     70.77% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     70.77% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     70.77% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     70.77% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     70.77% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     70.77% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     70.77% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     70.77% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     70.77% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     70.77% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     70.77% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     70.77% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     70.77% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     70.77% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     70.77% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     70.77% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     70.77% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     70.77% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     70.77% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     70.77% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     70.77% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     70.77% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead        4468434     14.88%     85.65% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite        186789      0.62%     86.27% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead      3810739     12.69%     98.96% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite       311858      1.04%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total         30031984                       # Class of committed instruction
system.cpu0.commit.refs                       8777820                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                   30026362                       # Number of Instructions Simulated
system.cpu0.committedOps                     30031984                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              4.934688                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        4.934688                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            129536997                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred                 6863                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved             4488613                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts              34470721                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles                 3289940                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                  4763891                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles                184431                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts                11606                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              2643210                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                    5395364                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                   638794                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                    137768043                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes                13314                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles           33                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                      38370233                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                   3                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.SquashCycles                 382538                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.036413                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles           2459121                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches           5068520                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.258960                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples         140418469                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.273317                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.708166                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0               114246515     81.36%     81.36% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1                20345401     14.49%     95.85% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                  821086      0.58%     96.44% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                 4457707      3.17%     99.61% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                  146132      0.10%     99.71% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                   19593      0.01%     99.73% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                  346495      0.25%     99.97% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                   27745      0.02%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                    7795      0.01%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total           140418469                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                  9243537                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                 8696901                       # number of floating regfile writes
system.cpu0.idleCycles                        7752267                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts              182838                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches                 4443602                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.364218                       # Inst execution rate
system.cpu0.iew.exec_refs                    32026866                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                    510921                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles               49542279                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts              9128417                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts             13586                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts            89244                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts              531831                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts           32989378                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts             31515945                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts           152431                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts             53966436                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents                537586                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents             44960914                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles                184431                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles             45994889                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked      2491510                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads           10023                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses           91                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation         3693                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads           17                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads       854895                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores        27533                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents          3693                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect        46380                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect        136458                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                 25899014                       # num instructions consuming a value
system.cpu0.iew.wb_count                     30822232                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.858037                       # average fanout of values written-back
system.cpu0.iew.wb_producers                 22222306                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.208018                       # insts written-back per cycle
system.cpu0.iew.wb_sent                      30850157                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads                57553806                       # number of integer regfile reads
system.cpu0.int_regfile_writes               17234841                       # number of integer regfile writes
system.cpu0.ipc                              0.202647                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.202647                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass            12445      0.02%      0.02% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu             17122500     31.64%     31.66% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult                6686      0.01%     31.67% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                  799      0.00%     31.68% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd            3971178      7.34%     39.01% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                476      0.00%     39.01% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt             490292      0.91%     39.92% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult            120715      0.22%     40.14% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     40.14% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv             147505      0.27%     40.42% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc            149726      0.28%     40.69% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     40.69% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     40.69% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     40.69% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     40.69% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     40.69% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     40.69% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     40.69% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     40.69% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     40.69% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     40.69% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     40.69% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     40.69% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     40.69% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     40.69% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     40.69% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     40.69% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     40.69% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     40.69% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     40.69% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     40.69% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     40.69% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     40.69% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     40.69% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     40.69% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     40.69% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     40.69% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     40.69% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     40.69% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     40.69% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     40.69% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     40.69% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     40.69% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     40.69% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     40.69% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     40.69% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     40.69% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead            18521701     34.22%     74.92% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite             192046      0.35%     75.27% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead       13067851     24.15%     99.42% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite        314946      0.58%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total              54118866                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses               20495015                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads           38774397                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses      9012442                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes          10644083                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                    6707188                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.123934                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 348947      5.20%      5.20% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%      5.20% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%      5.20% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    3      0.00%      5.20% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%      5.20% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                 1344      0.02%      5.22% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   1      0.00%      5.22% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%      5.22% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv               679388     10.13%     15.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                 176      0.00%     15.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     15.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     15.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     15.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     15.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     15.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     15.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     15.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     15.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     15.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     15.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     15.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     15.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     15.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     15.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     15.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     15.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     15.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     15.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     15.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     15.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     15.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     15.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     15.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     15.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     15.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     15.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     15.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     15.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     15.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     15.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     15.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     15.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     15.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     15.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     15.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     15.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead               4118797     61.41%     76.76% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                 7118      0.11%     76.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead          1551408     23.13%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               6      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses              40318594                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads         216708751                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses     21809790                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes         25306385                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                  32965294                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                 54118866                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded              24084                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined        2957397                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued           119758                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved          1709                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined      2951703                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples    140418469                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.385411                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       1.171256                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0          121392969     86.45%     86.45% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1            6347253      4.52%     90.97% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2            3062930      2.18%     93.15% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3            2350180      1.67%     94.83% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            4083788      2.91%     97.73% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5            1915978      1.36%     99.10% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6             578651      0.41%     99.51% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             285495      0.20%     99.71% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             401225      0.29%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total      140418469                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.365247                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads           147622                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores           91526                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads             9128417                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores             531831                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                9266607                       # number of misc regfile reads
system.cpu0.misc_regfile_writes               4815598                       # number of misc regfile writes
system.cpu0.numCycles                       148170736                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     1838016                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles               99756441                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps             25331636                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents               6760938                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles                 4339202                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents              26086752                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents               165969                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups             47560186                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts              33606430                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands           28412997                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                  5910094                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents                254557                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles                184431                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             29914757                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                 3081366                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups         10257538                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups        37302648                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles        313544                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              7453                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 16695487                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          7307                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                   172568056                       # The number of ROB reads
system.cpu0.rob.rob_writes                   66578005                       # The number of ROB writes
system.cpu0.timesIdled                          77921                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 2356                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            99.431130                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                4978986                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups             5007472                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect           177089                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted          5137574                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits             13116                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups          14862                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses            1746                       # Number of indirect misses.
system.cpu1.branchPred.lookups                5217504                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted         1321                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                          5406                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts           171965                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                   4032739                       # Number of branches committed
system.cpu1.commit.bw_lim_events               368965                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls          21652                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts        3114947                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            28927231                       # Number of instructions committed
system.cpu1.commit.committedOps              28934171                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    137968336                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.209716                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.095704                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    131012484     94.96%     94.96% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1      2539740      1.84%     96.80% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2       400439      0.29%     97.09% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3       151620      0.11%     97.20% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4       117710      0.09%     97.28% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       122613      0.09%     97.37% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6      1680287      1.22%     98.59% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7      1574478      1.14%     99.73% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8       368965      0.27%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    137968336                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                   8855820                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls               24978                       # Number of function calls committed.
system.cpu1.commit.int_insts                 24411644                       # Number of committed integer instructions.
system.cpu1.commit.loads                      8024073                       # Number of loads committed
system.cpu1.commit.membars                      11309                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass        11309      0.04%      0.04% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        15769905     54.50%     54.54% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult            268      0.00%     54.54% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv             320      0.00%     54.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd       3915871     13.53%     68.08% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     68.08% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt        442928      1.53%     69.61% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult       121374      0.42%     70.03% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     70.03% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv        147456      0.51%     70.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc       147520      0.51%     71.05% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     71.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     71.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     71.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     71.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     71.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     71.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     71.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     71.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     71.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     71.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     71.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     71.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     71.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     71.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     71.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     71.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     71.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     71.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     71.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     71.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     71.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     71.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     71.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     71.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     71.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     71.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     71.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     71.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     71.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     71.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     71.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     71.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     71.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     71.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     71.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     71.05% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead        4260600     14.73%     85.77% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite         35949      0.12%     85.90% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead      3768879     13.03%     98.92% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite       311792      1.08%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         28934171                       # Class of committed instruction
system.cpu1.commit.refs                       8377220                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   28927231                       # Number of Instructions Simulated
system.cpu1.committedOps                     28934171                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              4.826084                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        4.826084                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            129383919                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred                 5142                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved             4399792                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts              33482949                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                 1919993                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                  4357999                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles                177942                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts                13427                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              2621306                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                    5217504                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                   525747                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    137298449                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes                 6372                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.Insts                      37465014                       # Number of instructions fetch has processed
system.cpu1.fetch.SquashCycles                 366132                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.037373                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles            979644                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches           4992102                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.268364                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         138461159                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.270719                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.702735                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               112834942     81.49%     81.49% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                19963996     14.42%     95.91% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                  741259      0.54%     96.45% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 4418928      3.19%     99.64% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                  123673      0.09%     99.73% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                    8439      0.01%     99.73% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                  346477      0.25%     99.98% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                   22529      0.02%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                     916      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           138461159                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                  9167546                       # number of floating regfile reads
system.cpu1.fp_regfile_writes                 8622762                       # number of floating regfile writes
system.cpu1.idleCycles                        1144083                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts              175987                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                 4252400                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.380681                       # Inst execution rate
system.cpu1.iew.exec_refs                    31896346                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                    358134                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles               49948448                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts              8911189                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts             12013                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts            83162                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts              378891                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts           31991122                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             31538212                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts           145776                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts             53145105                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                538996                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents             44681439                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles                177942                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles             45722153                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked      2504529                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads            4373                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses           42                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation         4574                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads       887116                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores        25744                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents          4574                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect        38428                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect        137559                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 25304380                       # num instructions consuming a value
system.cpu1.iew.wb_count                     29727010                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.858189                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 21715943                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.212936                       # insts written-back per cycle
system.cpu1.iew.wb_sent                      29754697                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads                56443664                       # number of integer regfile reads
system.cpu1.int_regfile_writes               16536061                       # number of integer regfile writes
system.cpu1.ipc                              0.207207                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.207207                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass            13067      0.02%      0.02% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             16465722     30.90%     30.92% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                 270      0.00%     30.92% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                  320      0.00%     30.92% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd            3931861      7.38%     38.30% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     38.30% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt             494721      0.93%     39.23% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult            121664      0.23%     39.46% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     39.46% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv             147456      0.28%     39.73% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc            150251      0.28%     40.02% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     40.02% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     40.02% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     40.02% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     40.02% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     40.02% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     40.02% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     40.02% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     40.02% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     40.02% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     40.02% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     40.02% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     40.02% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     40.02% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     40.02% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     40.02% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     40.02% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     40.02% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     40.02% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     40.02% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     40.02% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     40.02% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     40.02% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     40.02% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     40.02% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     40.02% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     40.02% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     40.02% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     40.02% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     40.02% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     40.02% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     40.02% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     40.02% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     40.02% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     40.02% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     40.02% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     40.02% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            18461616     34.64%     74.66% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite              37971      0.07%     74.73% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead       13150628     24.68%     99.41% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite        315334      0.59%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              53290881                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses               20565658                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads           38892509                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses      8937723                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes          10663084                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                    6765022                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.126945                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 343861      5.08%      5.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%      5.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%      5.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    5      0.00%      5.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%      5.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                 1721      0.03%      5.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   2      0.00%      5.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%      5.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv               681559     10.07%     15.18% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                  95      0.00%     15.18% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     15.18% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     15.18% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     15.18% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     15.18% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     15.18% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     15.18% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     15.18% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     15.18% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     15.18% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     15.18% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     15.18% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     15.18% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     15.18% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     15.18% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     15.18% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     15.18% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     15.18% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     15.18% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     15.18% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     15.18% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     15.18% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     15.18% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     15.18% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     15.18% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     15.18% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     15.18% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     15.18% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     15.18% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     15.18% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     15.18% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     15.18% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     15.18% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     15.18% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     15.18% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     15.18% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     15.18% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead               4167377     61.60%     76.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                   41      0.00%     76.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead          1570359     23.21%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses              39477178                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         213038990                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses     20789287                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes         24389563                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                  31966931                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                 53290881                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded              24191                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined        3056951                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued           123556                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved          2539                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined      3097437                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    138461159                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.384880                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       1.174346                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          119959609     86.64%     86.64% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1            6003712      4.34%     90.97% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2            2947779      2.13%     93.10% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            2296851      1.66%     94.76% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            4078946      2.95%     97.71% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5            1927931      1.39%     99.10% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             571493      0.41%     99.51% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             282043      0.20%     99.72% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8             392795      0.28%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      138461159                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.381726                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads           146822                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores           91875                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads             8911189                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores             378891                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                9192529                       # number of misc regfile reads
system.cpu1.misc_regfile_writes               4775149                       # number of misc regfile writes
system.cpu1.numCycles                       139605242                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                    10270724                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles               99999324                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             24559471                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents               6764252                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                 2952754                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents              25955967                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents               159585                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups             46257059                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts              32612069                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           27743252                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                  5493030                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents                 73648                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles                177942                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             29607207                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                 3183781                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups         10233745                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups        36023314                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles        230902                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts              6346                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 16584372                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts          6327                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   169638167                       # The number of ROB reads
system.cpu1.rob.rob_writes                   64591340                       # The number of ROB writes
system.cpu1.timesIdled                          14980                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct            99.464374                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                4977802                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups             5004608                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect           176127                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted          5138810                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits             12953                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups          14679                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses            1726                       # Number of indirect misses.
system.cpu2.branchPred.lookups                5218391                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted         1230                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                          5304                       # Number of atomic instructions committed
system.cpu2.commit.branchMispredicts           171070                       # The number of times a branch was mispredicted
system.cpu2.commit.branches                   4037327                       # Number of branches committed
system.cpu2.commit.bw_lim_events               367646                       # number cycles where commit BW limit reached
system.cpu2.commit.commitNonSpecStalls          21347                       # The number of times commit has been forced to stall to communicate backwards
system.cpu2.commit.commitSquashedInsts        3113958                       # The number of squashed insts skipped by commit
system.cpu2.commit.committedInsts            28959397                       # Number of instructions committed
system.cpu2.commit.committedOps              28966243                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples    138050075                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean     0.209824                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev     1.096031                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0    131090953     94.96%     94.96% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1      2538672      1.84%     96.80% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2       398354      0.29%     97.09% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3       151032      0.11%     97.20% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4       119751      0.09%     97.28% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5       121794      0.09%     97.37% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6      1684486      1.22%     98.59% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7      1577387      1.14%     99.73% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8       367646      0.27%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total    138050075                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                   8865485                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls               24835                       # Number of function calls committed.
system.cpu2.commit.int_insts                 24439080                       # Number of committed integer instructions.
system.cpu2.commit.loads                      8033679                       # Number of loads committed
system.cpu2.commit.membars                      11208                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass        11208      0.04%      0.04% # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu        15788462     54.51%     54.55% # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult            252      0.00%     54.55% # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv             320      0.00%     54.55% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd       3921013     13.54%     68.08% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0      0.00%     68.08% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt        442800      1.53%     69.61% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult       120883      0.42%     70.03% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0      0.00%     70.03% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv        147456      0.51%     70.54% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc       147456      0.51%     71.05% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0      0.00%     71.05% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0      0.00%     71.05% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0      0.00%     71.05% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0      0.00%     71.05% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0      0.00%     71.05% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0      0.00%     71.05% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0      0.00%     71.05% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0      0.00%     71.05% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0      0.00%     71.05% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0      0.00%     71.05% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0      0.00%     71.05% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0      0.00%     71.05% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0      0.00%     71.05% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0      0.00%     71.05% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0      0.00%     71.05% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0      0.00%     71.05% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0      0.00%     71.05% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0      0.00%     71.05% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0      0.00%     71.05% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0      0.00%     71.05% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     71.05% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0      0.00%     71.05% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0      0.00%     71.05% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0      0.00%     71.05% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0      0.00%     71.05% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     71.05% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     71.05% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0      0.00%     71.05% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0      0.00%     71.05% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0      0.00%     71.05% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0      0.00%     71.05% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0      0.00%     71.05% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0      0.00%     71.05% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0      0.00%     71.05% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0      0.00%     71.05% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0      0.00%     71.05% # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead        4264834     14.72%     85.77% # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite         35682      0.12%     85.89% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead      3774149     13.03%     98.92% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite       311728      1.08%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::total         28966243                       # Class of committed instruction
system.cpu2.commit.refs                       8386393                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                   28959397                       # Number of Instructions Simulated
system.cpu2.committedOps                     28966243                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                              4.825322                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                        4.825322                       # CPI: Total CPI of All Threads
system.cpu2.decode.BlockedCycles            129471036                       # Number of cycles decode is blocked
system.cpu2.decode.BranchMispred                 5086                       # Number of times decode detected a branch misprediction
system.cpu2.decode.BranchResolved             4401205                       # Number of times decode resolved a branch
system.cpu2.decode.DecodedInsts              33501352                       # Number of instructions handled by decode
system.cpu2.decode.IdleCycles                 1917839                       # Number of cycles decode is idle
system.cpu2.decode.RunCycles                  4350811                       # Number of cycles decode is running
system.cpu2.decode.SquashCycles                176930                       # Number of cycles decode is squashing
system.cpu2.decode.SquashedInsts                12958                       # Number of squashed instructions handled by decode
system.cpu2.decode.UnblockCycles              2624917                       # Number of cycles decode is unblocking
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.Branches                    5218391                       # Number of branches that fetch encountered
system.cpu2.fetch.CacheLines                   525952                       # Number of cache lines fetched
system.cpu2.fetch.Cycles                    137375231                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu2.fetch.IcacheSquashes                 6257                       # Number of outstanding Icache misses that were squashed
system.cpu2.fetch.Insts                      37473553                       # Number of instructions fetch has processed
system.cpu2.fetch.SquashCycles                 363974                       # Number of cycles fetch has spent squashing
system.cpu2.fetch.branchRate                 0.037344                       # Number of branch fetches per cycle
system.cpu2.fetch.icacheStallCycles            984315                       # Number of cycles fetch is stalled on an Icache miss
system.cpu2.fetch.predictedBranches           4990755                       # Number of branches that fetch has predicted taken
system.cpu2.fetch.rate                       0.268169                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples         138541533                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean             0.270624                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev            0.702890                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0               112913313     81.50%     81.50% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                19966254     14.41%     95.91% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                  740766      0.53%     96.45% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                 4417840      3.19%     99.64% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                  122830      0.09%     99.73% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                    8841      0.01%     99.73% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                  346919      0.25%     99.98% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                   23801      0.02%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                     969      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total           138541533                       # Number of instructions fetched each cycle (Total)
system.cpu2.fp_regfile_reads                  9176121                       # number of floating regfile reads
system.cpu2.fp_regfile_writes                 8631957                       # number of floating regfile writes
system.cpu2.idleCycles                        1196893                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu2.iew.branchMispredicts              175274                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                 4255573                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                    0.381377                       # Inst execution rate
system.cpu2.iew.exec_refs                    32025336                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                    357716                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles               49755532                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts              8920213                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts             11834                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts            83740                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts              378670                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts           32023054                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts             31667620                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts           145347                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts             53293007                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                536658                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents             44938225                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                176930                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles             45976237                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked      2512474                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads            4339                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses           16                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation         4541                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads       886534                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores        25956                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents          4541                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect        38801                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect        136473                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                 25307211                       # num instructions consuming a value
system.cpu2.iew.wb_count                     29754668                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                    0.858993                       # average fanout of values written-back
system.cpu2.iew.wb_producers                 21738722                       # num instructions producing a value
system.cpu2.iew.wb_rate                      0.212931                       # insts written-back per cycle
system.cpu2.iew.wb_sent                      29782426                       # cumulative count of insts sent to commit
system.cpu2.int_regfile_reads                56595020                       # number of integer regfile reads
system.cpu2.int_regfile_writes               16551716                       # number of integer regfile writes
system.cpu2.ipc                              0.207240                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                        0.207240                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass            12898      0.02%      0.02% # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu             16480258     30.84%     30.86% # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                 256      0.00%     30.86% # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                  320      0.00%     30.86% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd            3936787      7.37%     38.23% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0      0.00%     38.23% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt             494238      0.92%     39.16% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult            121184      0.23%     39.38% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0      0.00%     39.38% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv             147456      0.28%     39.66% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc            150155      0.28%     39.94% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0      0.00%     39.94% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0      0.00%     39.94% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0      0.00%     39.94% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0      0.00%     39.94% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0      0.00%     39.94% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0      0.00%     39.94% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0      0.00%     39.94% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0      0.00%     39.94% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0      0.00%     39.94% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0      0.00%     39.94% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0      0.00%     39.94% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0      0.00%     39.94% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0      0.00%     39.94% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0      0.00%     39.94% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0      0.00%     39.94% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0      0.00%     39.94% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0      0.00%     39.94% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0      0.00%     39.94% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0      0.00%     39.94% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0      0.00%     39.94% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     39.94% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0      0.00%     39.94% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0      0.00%     39.94% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0      0.00%     39.94% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0      0.00%     39.94% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     39.94% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     39.94% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0      0.00%     39.94% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0      0.00%     39.94% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0      0.00%     39.94% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0      0.00%     39.94% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0      0.00%     39.94% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0      0.00%     39.94% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0      0.00%     39.94% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0      0.00%     39.94% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0      0.00%     39.94% # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead            18540487     34.70%     74.64% # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite              37777      0.07%     74.71% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead       13201315     24.70%     99.41% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite        315223      0.59%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::total              53438354                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses               20616235                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads           38997935                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses      8946838                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes          10674675                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                    6785505                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                  0.126978                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                 343193      5.06%      5.06% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0      0.00%      5.06% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0      0.00%      5.06% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    2      0.00%      5.06% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0      0.00%      5.06% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                 1303      0.02%      5.08% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   3      0.00%      5.08% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0      0.00%      5.08% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv               673177      9.92%     15.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                  90      0.00%     15.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0      0.00%     15.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0      0.00%     15.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0      0.00%     15.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0      0.00%     15.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0      0.00%     15.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0      0.00%     15.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0      0.00%     15.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0      0.00%     15.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0      0.00%     15.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0      0.00%     15.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0      0.00%     15.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0      0.00%     15.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0      0.00%     15.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0      0.00%     15.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0      0.00%     15.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0      0.00%     15.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0      0.00%     15.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0      0.00%     15.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0      0.00%     15.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0      0.00%     15.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0      0.00%     15.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0      0.00%     15.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0      0.00%     15.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0      0.00%     15.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0      0.00%     15.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0      0.00%     15.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0      0.00%     15.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0      0.00%     15.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0      0.00%     15.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0      0.00%     15.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0      0.00%     15.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0      0.00%     15.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0      0.00%     15.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0      0.00%     15.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0      0.00%     15.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0      0.00%     15.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead               4192355     61.78%     76.78% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                   80      0.00%     76.78% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead          1575295     23.22%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               7      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses              39594726                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads         213329652                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses     20807830                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes         24409731                       # Number of integer instruction queue writes
system.cpu2.iq.iqInstsAdded                  31999125                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu2.iq.iqInstsIssued                 53438354                       # Number of instructions issued
system.cpu2.iq.iqNonSpecInstsAdded              23929                       # Number of non-speculative instructions added to the IQ
system.cpu2.iq.iqSquashedInstsExamined        3056811                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu2.iq.iqSquashedInstsIssued           123841                       # Number of squashed instructions issued
system.cpu2.iq.iqSquashedNonSpecRemoved          2582                       # Number of squashed non-spec instructions that were removed
system.cpu2.iq.iqSquashedOperandsExamined      3105254                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu2.iq.issued_per_cycle::samples    138541533                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean        0.385721                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev       1.175660                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0          120002939     86.62%     86.62% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1            6004101      4.33%     90.95% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2            2954868      2.13%     93.09% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3            2296390      1.66%     94.74% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4            4095756      2.96%     97.70% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5            1942357      1.40%     99.10% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6             568863      0.41%     99.51% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7             282712      0.20%     99.72% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8             393547      0.28%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total      138541533                       # Number of insts issued each cycle
system.cpu2.iq.rate                          0.382417                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads           147046                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores           92425                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads             8920213                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores             378670                       # Number of stores inserted to the mem dependence unit.
system.cpu2.misc_regfile_reads                9200814                       # number of misc regfile reads
system.cpu2.misc_regfile_writes               4779608                       # number of misc regfile writes
system.cpu2.numCycles                       139738426                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.quiesceCycles                    10137646                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu2.rename.BlockCycles              100042533                       # Number of cycles rename is blocking
system.cpu2.rename.CommittedMaps             24587263                       # Number of HB maps that are committed
system.cpu2.rename.IQFullEvents               6764883                       # Number of times rename has blocked due to IQ full
system.cpu2.rename.IdleCycles                 2950660                       # Number of cycles rename is idle
system.cpu2.rename.LQFullEvents              25992443                       # Number of times rename has blocked due to LQ full
system.cpu2.rename.ROBFullEvents               157782                       # Number of times rename has blocked due to ROB full
system.cpu2.rename.RenameLookups             46298873                       # Number of register rename lookups that rename has made
system.cpu2.rename.RenamedInsts              32639998                       # Number of instructions processed by rename
system.cpu2.rename.RenamedOperands           27767606                       # Number of destination operands rename has renamed
system.cpu2.rename.RunCycles                  5490024                       # Number of cycles rename is running
system.cpu2.rename.SQFullEvents                 74314                       # Number of times rename has blocked due to SQ full
system.cpu2.rename.SquashCycles                176930                       # Number of cycles rename is squashing
system.cpu2.rename.UnblockCycles             29642610                       # Number of cycles rename is unblocking
system.cpu2.rename.UndoneMaps                 3180343                       # Number of HB maps that are undone due to squashing
system.cpu2.rename.fp_rename_lookups         10244966                       # Number of floating rename lookups
system.cpu2.rename.int_rename_lookups        36053907                       # Number of integer rename lookups
system.cpu2.rename.serializeStallCycles        238776                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts              6260                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                 16607579                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts          6244                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                   169752321                       # The number of ROB reads
system.cpu2.rob.rob_writes                   64652119                       # The number of ROB writes
system.cpu2.timesIdled                          14908                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct            99.409894                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                4969268                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups             4998766                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect           175468                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted          5125173                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits             12973                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups          14863                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses            1890                       # Number of indirect misses.
system.cpu3.branchPred.lookups                5204345                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted         1299                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                          5483                       # Number of atomic instructions committed
system.cpu3.commit.branchMispredicts           170266                       # The number of times a branch was mispredicted
system.cpu3.commit.branches                   4028884                       # Number of branches committed
system.cpu3.commit.bw_lim_events               368922                       # number cycles where commit BW limit reached
system.cpu3.commit.commitNonSpecStalls          22013                       # The number of times commit has been forced to stall to communicate backwards
system.cpu3.commit.commitSquashedInsts        3078189                       # The number of squashed insts skipped by commit
system.cpu3.commit.committedInsts            28899018                       # Number of instructions committed
system.cpu3.commit.committedOps              28906114                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples    137815355                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean     0.209745                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev     1.095719                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0    130864776     94.96%     94.96% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1      2537483      1.84%     96.80% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2       401431      0.29%     97.09% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3       151807      0.11%     97.20% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4       118176      0.09%     97.29% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5       123601      0.09%     97.37% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6      1675850      1.22%     98.59% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7      1573309      1.14%     99.73% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8       368922      0.27%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total    137815355                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                   8848203                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls               25030                       # Number of function calls committed.
system.cpu3.commit.int_insts                 24387000                       # Number of committed integer instructions.
system.cpu3.commit.loads                      8015939                       # Number of loads committed
system.cpu3.commit.membars                      11467                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass        11467      0.04%      0.04% # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu        15753397     54.50%     54.54% # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult            246      0.00%     54.54% # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv             320      0.00%     54.54% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd       3911825     13.53%     68.07% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0      0.00%     68.07% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt        443184      1.53%     69.61% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult       121593      0.42%     70.03% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0      0.00%     70.03% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv        147456      0.51%     70.54% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc       147648      0.51%     71.05% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0      0.00%     71.05% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0      0.00%     71.05% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0      0.00%     71.05% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0      0.00%     71.05% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0      0.00%     71.05% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0      0.00%     71.05% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0      0.00%     71.05% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0      0.00%     71.05% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0      0.00%     71.05% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0      0.00%     71.05% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0      0.00%     71.05% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0      0.00%     71.05% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0      0.00%     71.05% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0      0.00%     71.05% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0      0.00%     71.05% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0      0.00%     71.05% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0      0.00%     71.05% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0      0.00%     71.05% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0      0.00%     71.05% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0      0.00%     71.05% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     71.05% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0      0.00%     71.05% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0      0.00%     71.05% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0      0.00%     71.05% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0      0.00%     71.05% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     71.05% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     71.05% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0      0.00%     71.05% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0      0.00%     71.05% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0      0.00%     71.05% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0      0.00%     71.05% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0      0.00%     71.05% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0      0.00%     71.05% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0      0.00%     71.05% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0      0.00%     71.05% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0      0.00%     71.05% # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead        4256845     14.73%     85.77% # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite         35636      0.12%     85.90% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead      3764577     13.02%     98.92% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite       311920      1.08%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::total         28906114                       # Class of committed instruction
system.cpu3.commit.refs                       8368978                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                   28899018                       # Number of Instructions Simulated
system.cpu3.committedOps                     28906114                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                              4.825009                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                        4.825009                       # CPI: Total CPI of All Threads
system.cpu3.decode.BlockedCycles            129258681                       # Number of cycles decode is blocked
system.cpu3.decode.BranchMispred                 5245                       # Number of times decode detected a branch misprediction
system.cpu3.decode.BranchResolved             4391861                       # Number of times decode resolved a branch
system.cpu3.decode.DecodedInsts              33403754                       # Number of instructions handled by decode
system.cpu3.decode.IdleCycles                 1918044                       # Number of cycles decode is idle
system.cpu3.decode.RunCycles                  4335427                       # Number of cycles decode is running
system.cpu3.decode.SquashCycles                176040                       # Number of cycles decode is squashing
system.cpu3.decode.SquashedInsts                13827                       # Number of squashed instructions handled by decode
system.cpu3.decode.UnblockCycles              2614264                       # Number of cycles decode is unblocking
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.Branches                    5204345                       # Number of branches that fetch encountered
system.cpu3.fetch.CacheLines                   518600                       # Number of cache lines fetched
system.cpu3.fetch.Cycles                    137146356                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu3.fetch.IcacheSquashes                 6625                       # Number of outstanding Icache misses that were squashed
system.cpu3.fetch.Insts                      37370350                       # Number of instructions fetch has processed
system.cpu3.fetch.SquashCycles                 362484                       # Number of cycles fetch has spent squashing
system.cpu3.fetch.branchRate                 0.037324                       # Number of branch fetches per cycle
system.cpu3.fetch.icacheStallCycles            974858                       # Number of cycles fetch is stalled on an Icache miss
system.cpu3.fetch.predictedBranches           4982241                       # Number of branches that fetch has predicted taken
system.cpu3.fetch.rate                       0.268007                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples         138302456                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean             0.270352                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev            0.701642                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0               112725514     81.51%     81.51% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                19928669     14.41%     95.92% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                  738719      0.53%     96.45% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                 4412868      3.19%     99.64% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                  123921      0.09%     99.73% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                    9164      0.01%     99.74% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                  341994      0.25%     99.98% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                   20715      0.01%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                     892      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total           138302456                       # Number of instructions fetched each cycle (Total)
system.cpu3.fp_regfile_reads                  9158312                       # number of floating regfile reads
system.cpu3.fp_regfile_writes                 8612262                       # number of floating regfile writes
system.cpu3.idleCycles                        1135568                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu3.iew.branchMispredicts              174217                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                 4245391                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                    0.380684                       # Inst execution rate
system.cpu3.iew.exec_refs                    31866685                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                    357817                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles               49941112                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts              8894161                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts             12255                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts            79741                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts              377694                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts           31925987                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts             31508868                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts           144306                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts             53081782                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                540980                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents             44621444                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                176040                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles             45664826                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked      2503565                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads            4384                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses           42                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation         4243                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads       878222                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores        24655                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents          4243                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect        36680                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect        137537                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                 25287631                       # num instructions consuming a value
system.cpu3.iew.wb_count                     29681619                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                    0.857695                       # average fanout of values written-back
system.cpu3.iew.wb_producers                 21689064                       # num instructions producing a value
system.cpu3.iew.wb_rate                      0.212866                       # insts written-back per cycle
system.cpu3.iew.wb_sent                      29709104                       # cumulative count of insts sent to commit
system.cpu3.int_regfile_reads                56373162                       # number of integer regfile reads
system.cpu3.int_regfile_writes               16508273                       # number of integer regfile writes
system.cpu3.ipc                              0.207253                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                        0.207253                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass            13282      0.02%      0.02% # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu             16436530     30.88%     30.91% # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                 249      0.00%     30.91% # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                  320      0.00%     30.91% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd            3927027      7.38%     38.28% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0      0.00%     38.28% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt             493495      0.93%     39.21% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult            121847      0.23%     39.44% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0      0.00%     39.44% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv             147456      0.28%     39.72% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc            150301      0.28%     40.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0      0.00%     40.00% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0      0.00%     40.00% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0      0.00%     40.00% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0      0.00%     40.00% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0      0.00%     40.00% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0      0.00%     40.00% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0      0.00%     40.00% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0      0.00%     40.00% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0      0.00%     40.00% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0      0.00%     40.00% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0      0.00%     40.00% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0      0.00%     40.00% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0      0.00%     40.00% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0      0.00%     40.00% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0      0.00%     40.00% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0      0.00%     40.00% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0      0.00%     40.00% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0      0.00%     40.00% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0      0.00%     40.00% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0      0.00%     40.00% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     40.00% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0      0.00%     40.00% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0      0.00%     40.00% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0      0.00%     40.00% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0      0.00%     40.00% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     40.00% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     40.00% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0      0.00%     40.00% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0      0.00%     40.00% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0      0.00%     40.00% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0      0.00%     40.00% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0      0.00%     40.00% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0      0.00%     40.00% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0      0.00%     40.00% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0      0.00%     40.00% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0      0.00%     40.00% # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead            18436050     34.64%     74.64% # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite              37657      0.07%     74.71% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead       13146611     24.70%     99.41% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite        315263      0.59%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::total              53226088                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses               20553223                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads           38868909                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses      8927190                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes          10622691                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                    6757399                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                  0.126957                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                 343296      5.08%      5.08% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0      0.00%      5.08% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0      0.00%      5.08% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    1      0.00%      5.08% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0      0.00%      5.08% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                 1532      0.02%      5.10% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   4      0.00%      5.10% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0      0.00%      5.10% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv               678588     10.04%     15.15% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                  98      0.00%     15.15% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0      0.00%     15.15% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0      0.00%     15.15% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0      0.00%     15.15% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0      0.00%     15.15% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0      0.00%     15.15% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0      0.00%     15.15% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0      0.00%     15.15% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0      0.00%     15.15% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0      0.00%     15.15% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0      0.00%     15.15% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0      0.00%     15.15% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0      0.00%     15.15% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0      0.00%     15.15% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0      0.00%     15.15% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0      0.00%     15.15% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0      0.00%     15.15% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0      0.00%     15.15% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0      0.00%     15.15% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0      0.00%     15.15% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0      0.00%     15.15% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0      0.00%     15.15% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0      0.00%     15.15% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0      0.00%     15.15% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0      0.00%     15.15% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0      0.00%     15.15% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0      0.00%     15.15% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0      0.00%     15.15% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0      0.00%     15.15% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0      0.00%     15.15% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0      0.00%     15.15% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0      0.00%     15.15% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0      0.00%     15.15% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0      0.00%     15.15% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0      0.00%     15.15% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0      0.00%     15.15% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0      0.00%     15.15% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead               4162865     61.60%     76.75% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                   15      0.00%     76.75% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead          1570994     23.25%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               6      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses              39416982                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads         212764825                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses     20754429                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes         24327412                       # Number of integer instruction queue writes
system.cpu3.iq.iqInstsAdded                  31901476                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu3.iq.iqInstsIssued                 53226088                       # Number of instructions issued
system.cpu3.iq.iqNonSpecInstsAdded              24511                       # Number of non-speculative instructions added to the IQ
system.cpu3.iq.iqSquashedInstsExamined        3019873                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu3.iq.iqSquashedInstsIssued           121703                       # Number of squashed instructions issued
system.cpu3.iq.iqSquashedNonSpecRemoved          2498                       # Number of squashed non-spec instructions that were removed
system.cpu3.iq.iqSquashedOperandsExamined      3068019                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu3.iq.issued_per_cycle::samples    138302456                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean        0.384853                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev       1.174367                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0          119829729     86.64%     86.64% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1            5986917      4.33%     90.97% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2            2944807      2.13%     93.10% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3            2294693      1.66%     94.76% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4            4076210      2.95%     97.71% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5            1927021      1.39%     99.10% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6             569328      0.41%     99.51% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7             280443      0.20%     99.72% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8             393308      0.28%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total      138302456                       # Number of insts issued each cycle
system.cpu3.iq.rate                          0.381719                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads           146220                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores           91428                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads             8894161                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores             377694                       # Number of stores inserted to the mem dependence unit.
system.cpu3.misc_regfile_reads                9182204                       # number of misc regfile reads
system.cpu3.misc_regfile_writes               4771706                       # number of misc regfile writes
system.cpu3.numCycles                       139438024                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.quiesceCycles                    10438238                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu3.rename.BlockCycles               99901392                       # Number of cycles rename is blocking
system.cpu3.rename.CommittedMaps             24535396                       # Number of HB maps that are committed
system.cpu3.rename.IQFullEvents               6753199                       # Number of times rename has blocked due to IQ full
system.cpu3.rename.IdleCycles                 2949576                       # Number of cycles rename is idle
system.cpu3.rename.LQFullEvents              25949148                       # Number of times rename has blocked due to LQ full
system.cpu3.rename.ROBFullEvents               160165                       # Number of times rename has blocked due to ROB full
system.cpu3.rename.RenameLookups             46154488                       # Number of register rename lookups that rename has made
system.cpu3.rename.RenamedInsts              32540975                       # Number of instructions processed by rename
system.cpu3.rename.RenamedOperands           27683233                       # Number of destination operands rename has renamed
system.cpu3.rename.RunCycles                  5466926                       # Number of cycles rename is running
system.cpu3.rename.SQFullEvents                 71290                       # Number of times rename has blocked due to SQ full
system.cpu3.rename.SquashCycles                176040                       # Number of cycles rename is squashing
system.cpu3.rename.UnblockCycles             29596528                       # Number of cycles rename is unblocking
system.cpu3.rename.UndoneMaps                 3147837                       # Number of HB maps that are undone due to squashing
system.cpu3.rename.fp_rename_lookups         10200993                       # Number of floating rename lookups
system.cpu3.rename.int_rename_lookups        35953495                       # Number of integer rename lookups
system.cpu3.rename.serializeStallCycles        211994                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts              6546                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                 16558771                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts          6540                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                   169420336                       # The number of ROB reads
system.cpu3.rob.rob_writes                   64455951                       # The number of ROB writes
system.cpu3.timesIdled                          14893                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      8912778                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      15632231                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests      5031354                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops      2162451                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     11012927                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      7200960                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     23894278                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        9363411                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  75004308500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            8822624                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       200299                       # Transaction distribution
system.membus.trans_dist::CleanEvict          6519583                       # Transaction distribution
system.membus.trans_dist::UpgradeReq             7375                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq           4120                       # Transaction distribution
system.membus.trans_dist::ReadExReq             78228                       # Transaction distribution
system.membus.trans_dist::ReadExResp            77394                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       8822626                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     24532249                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               24532249                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    582420288                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               582420288                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                            11330                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           8912349                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 8912349    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             8912349                       # Request fanout histogram
system.membus.respLayer1.occupancy        45775499994                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             61.0                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         19245721543                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              25.7                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.numPwrStateTransitions               1800                       # Number of power state transitions
system.cpu2.pwrStateClkGateDist::samples          901                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::mean    5699830.743618                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::stdev   8801422.720910                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1000-5e+10          901    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::min_value        27500                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::max_value     69290500                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::total            901                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateResidencyTicks::ON    69868761000                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::CLK_GATED   5135547500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED  75004308500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst       509250                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total          509250                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst       509250                       # number of overall hits
system.cpu2.icache.overall_hits::total         509250                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst        16702                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total         16702                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst        16702                       # number of overall misses
system.cpu2.icache.overall_misses::total        16702                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.cpu2.inst   1019662500                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total   1019662500                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.cpu2.inst   1019662500                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total   1019662500                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst       525952                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total       525952                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst       525952                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total       525952                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.031756                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.031756                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.031756                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.031756                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.cpu2.inst 61050.323315                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 61050.323315                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.cpu2.inst 61050.323315                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 61050.323315                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs           42                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                2                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs           21                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::.writebacks        15799                       # number of writebacks
system.cpu2.icache.writebacks::total            15799                       # number of writebacks
system.cpu2.icache.demand_mshr_hits::.cpu2.inst          903                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total          903                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.cpu2.inst          903                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total          903                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.cpu2.inst        15799                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total        15799                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.cpu2.inst        15799                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total        15799                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.cpu2.inst    959331500                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total    959331500                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.cpu2.inst    959331500                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total    959331500                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.cpu2.inst     0.030039                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.030039                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.cpu2.inst     0.030039                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.030039                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.cpu2.inst 60721.026647                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 60721.026647                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.cpu2.inst 60721.026647                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 60721.026647                       # average overall mshr miss latency
system.cpu2.icache.replacements                 15799                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst       509250                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total         509250                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst        16702                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total        16702                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.cpu2.inst   1019662500                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total   1019662500                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst       525952                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total       525952                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.031756                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.031756                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.cpu2.inst 61050.323315                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 61050.323315                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.cpu2.inst          903                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total          903                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.cpu2.inst        15799                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total        15799                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.cpu2.inst    959331500                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total    959331500                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.cpu2.inst     0.030039                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.030039                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.cpu2.inst 60721.026647                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 60721.026647                       # average ReadReq mshr miss latency
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED  75004308500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs             547693                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs            15831                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs            34.596235                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst           32                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::1           24                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2            6                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses          1067703                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses         1067703                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED  75004308500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.demand_hits::.cpu2.data      2873282                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         2873282                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data      2873282                       # number of overall hits
system.cpu2.dcache.overall_hits::total        2873282                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data      5734743                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total       5734743                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data      5734743                       # number of overall misses
system.cpu2.dcache.overall_misses::total      5734743                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.cpu2.data 426278177726                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total 426278177726                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.cpu2.data 426278177726                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total 426278177726                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data      8608025                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total      8608025                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data      8608025                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total      8608025                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.666209                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.666209                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.666209                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.666209                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.cpu2.data 74332.568648                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 74332.568648                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.cpu2.data 74332.568648                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 74332.568648                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs    108244022                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets        17967                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs          2543887                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets            275                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs    42.550641                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets    65.334545                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks      2949036                       # number of writebacks
system.cpu2.dcache.writebacks::total          2949036                       # number of writebacks
system.cpu2.dcache.demand_mshr_hits::.cpu2.data      2780833                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total      2780833                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::.cpu2.data      2780833                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total      2780833                       # number of overall MSHR hits
system.cpu2.dcache.demand_mshr_misses::.cpu2.data      2953910                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total      2953910                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.cpu2.data      2953910                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total      2953910                       # number of overall MSHR misses
system.cpu2.dcache.demand_mshr_miss_latency::.cpu2.data 250985406501                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total 250985406501                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.cpu2.data 250985406501                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total 250985406501                       # number of overall MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_rate::.cpu2.data     0.343158                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.343158                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.cpu2.data     0.343158                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.343158                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.cpu2.data 84967.181296                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 84967.181296                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.cpu2.data 84967.181296                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 84967.181296                       # average overall mshr miss latency
system.cpu2.dcache.replacements               2949036                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data      2666956                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        2666956                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data      5596804                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total      5596804                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.cpu2.data 415690122000                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total 415690122000                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data      8263760                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      8263760                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.677271                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.677271                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.cpu2.data 74272.767458                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 74272.767458                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_hits::.cpu2.data      2665098                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total      2665098                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::.cpu2.data      2931706                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total      2931706                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.cpu2.data 249410980000                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total 249410980000                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.cpu2.data     0.354767                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.354767                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.cpu2.data 85073.667005                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 85073.667005                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_hits::.cpu2.data       206326                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        206326                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.cpu2.data       137939                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total       137939                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.cpu2.data  10588055726                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total  10588055726                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.cpu2.data       344265                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total       344265                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.cpu2.data     0.400677                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.400677                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.cpu2.data 76758.971183                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 76758.971183                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_hits::.cpu2.data       115735                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total       115735                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_misses::.cpu2.data        22204                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total        22204                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_miss_latency::.cpu2.data   1574426501                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total   1574426501                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.cpu2.data     0.064497                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.064497                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.cpu2.data 70907.336561                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 70907.336561                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_hits::.cpu2.data         2958                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total         2958                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_misses::.cpu2.data          916                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total          916                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_miss_latency::.cpu2.data     34660500                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total     34660500                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_accesses::.cpu2.data         3874                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total         3874                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_miss_rate::.cpu2.data     0.236448                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.236448                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::.cpu2.data 37838.973799                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 37838.973799                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_mshr_hits::.cpu2.data          491                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total          491                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_misses::.cpu2.data          425                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total          425                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::.cpu2.data      2433000                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total      2433000                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::.cpu2.data     0.109706                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.109706                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu2.data  5724.705882                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total  5724.705882                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_hits::.cpu2.data         1467                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total         1467                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_misses::.cpu2.data         1406                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total         1406                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_miss_latency::.cpu2.data     10129500                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total     10129500                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_accesses::.cpu2.data         2873                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total         2873                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_miss_rate::.cpu2.data     0.489384                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.489384                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_miss_latency::.cpu2.data  7204.480797                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total  7204.480797                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_mshr_misses::.cpu2.data         1357                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total         1357                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::.cpu2.data      8956500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total      8956500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::.cpu2.data     0.472329                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.472329                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu2.data  6600.221076                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total  6600.221076                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_miss_latency::.cpu2.data      2269000                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total      2269000                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::.cpu2.data      2085000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total      2085000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.SwapReq_hits::.cpu2.data         1098                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_hits::total           1098                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_misses::.cpu2.data         4206                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_misses::total         4206                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_miss_latency::.cpu2.data    127456000                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_miss_latency::total    127456000                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_accesses::.cpu2.data         5304                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_accesses::total         5304                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_miss_rate::.cpu2.data     0.792986                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_miss_rate::total     0.792986                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_miss_latency::.cpu2.data 30303.376129                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_avg_miss_latency::total 30303.376129                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_mshr_hits::.cpu2.data            1                       # number of SwapReq MSHR hits
system.cpu2.dcache.SwapReq_mshr_hits::total            1                       # number of SwapReq MSHR hits
system.cpu2.dcache.SwapReq_mshr_misses::.cpu2.data         4205                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_misses::total         4205                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_miss_latency::.cpu2.data    123250000                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_latency::total    123250000                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_rate::.cpu2.data     0.792798                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_mshr_miss_rate::total     0.792798                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::.cpu2.data 29310.344828                       # average SwapReq mshr miss latency
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::total 29310.344828                       # average SwapReq mshr miss latency
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED  75004308500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse           31.547521                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs            5840744                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs          2956767                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs             1.975382                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data    31.547521                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.985860                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.985860                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024           26                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1           26                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.812500                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses         20196890                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses        20196890                       # Number of data accesses
system.cpu3.numPwrStateTransitions               2036                       # Number of power state transitions
system.cpu3.pwrStateClkGateDist::samples         1019                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::mean    5187247.791953                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::stdev   8427509.293273                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1000-5e+10         1019    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::min_value         9000                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::max_value     69421500                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::total           1019                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateResidencyTicks::ON    69718503000                       # Cumulative time (in ticks) in various power states
system.cpu3.pwrStateResidencyTicks::CLK_GATED   5285805500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED  75004308500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst       501232                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total          501232                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst       501232                       # number of overall hits
system.cpu3.icache.overall_hits::total         501232                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst        17368                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total         17368                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst        17368                       # number of overall misses
system.cpu3.icache.overall_misses::total        17368                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.cpu3.inst   1007493500                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total   1007493500                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.cpu3.inst   1007493500                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total   1007493500                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst       518600                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total       518600                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst       518600                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total       518600                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.033490                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.033490                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.033490                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.033490                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.cpu3.inst 58008.607784                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 58008.607784                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.cpu3.inst 58008.607784                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 58008.607784                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs           75                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                5                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs           15                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.writebacks::.writebacks        16396                       # number of writebacks
system.cpu3.icache.writebacks::total            16396                       # number of writebacks
system.cpu3.icache.demand_mshr_hits::.cpu3.inst          972                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total          972                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.cpu3.inst          972                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total          972                       # number of overall MSHR hits
system.cpu3.icache.demand_mshr_misses::.cpu3.inst        16396                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total        16396                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.cpu3.inst        16396                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total        16396                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.cpu3.inst    943466000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total    943466000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.cpu3.inst    943466000                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total    943466000                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.cpu3.inst     0.031616                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.031616                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.cpu3.inst     0.031616                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.031616                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.cpu3.inst 57542.449378                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 57542.449378                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.cpu3.inst 57542.449378                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 57542.449378                       # average overall mshr miss latency
system.cpu3.icache.replacements                 16396                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst       501232                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total         501232                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst        17368                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total        17368                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.cpu3.inst   1007493500                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total   1007493500                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst       518600                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total       518600                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.033490                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.033490                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.cpu3.inst 58008.607784                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 58008.607784                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_hits::.cpu3.inst          972                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total          972                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.cpu3.inst        16396                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total        16396                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.cpu3.inst    943466000                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total    943466000                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.cpu3.inst     0.031616                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.031616                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.cpu3.inst 57542.449378                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 57542.449378                       # average ReadReq mshr miss latency
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED  75004308500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs             532648                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs            16428                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs            32.423180                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst           32                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::1           21                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2            7                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses          1053596                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses         1053596                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED  75004308500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.demand_hits::.cpu3.data      2862100                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         2862100                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu3.data      2862100                       # number of overall hits
system.cpu3.dcache.overall_hits::total        2862100                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data      5725971                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total       5725971                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data      5725971                       # number of overall misses
system.cpu3.dcache.overall_misses::total      5725971                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.cpu3.data 425953554250                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total 425953554250                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.cpu3.data 425953554250                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total 425953554250                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data      8588071                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total      8588071                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data      8588071                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total      8588071                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data     0.666735                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.666735                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data     0.666735                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.666735                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.cpu3.data 74389.750533                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 74389.750533                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.cpu3.data 74389.750533                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 74389.750533                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs    107864641                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets        16840                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs          2535570                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets            273                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs    42.540589                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets    61.684982                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks      2943340                       # number of writebacks
system.cpu3.dcache.writebacks::total          2943340                       # number of writebacks
system.cpu3.dcache.demand_mshr_hits::.cpu3.data      2777385                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total      2777385                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::.cpu3.data      2777385                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total      2777385                       # number of overall MSHR hits
system.cpu3.dcache.demand_mshr_misses::.cpu3.data      2948586                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total      2948586                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.cpu3.data      2948586                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total      2948586                       # number of overall MSHR misses
system.cpu3.dcache.demand_mshr_miss_latency::.cpu3.data 250257052026                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total 250257052026                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.cpu3.data 250257052026                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total 250257052026                       # number of overall MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_rate::.cpu3.data     0.343335                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.343335                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.cpu3.data     0.343335                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.343335                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.cpu3.data 84873.580769                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 84873.580769                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.cpu3.data 84873.580769                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 84873.580769                       # average overall mshr miss latency
system.cpu3.dcache.replacements               2943339                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.cpu3.data      2655889                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        2655889                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data      5587874                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total      5587874                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.cpu3.data 415422580500                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total 415422580500                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data      8243763                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      8243763                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data     0.677831                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.677831                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.cpu3.data 74343.584072                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 74343.584072                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_hits::.cpu3.data      2662408                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total      2662408                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::.cpu3.data      2925466                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total      2925466                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::.cpu3.data 248676498500                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total 248676498500                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.cpu3.data     0.354870                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.354870                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.cpu3.data 85004.063797                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 85004.063797                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_hits::.cpu3.data       206211                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total        206211                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.cpu3.data       138097                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total       138097                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.cpu3.data  10530973750                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total  10530973750                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.cpu3.data       344308                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total       344308                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.cpu3.data     0.401086                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.401086                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.cpu3.data 76257.802487                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 76257.802487                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_hits::.cpu3.data       114977                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total       114977                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_misses::.cpu3.data        23120                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total        23120                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_miss_latency::.cpu3.data   1580553526                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total   1580553526                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.cpu3.data     0.067149                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.067149                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.cpu3.data 68363.041782                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 68363.041782                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_hits::.cpu3.data         3182                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total         3182                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_misses::.cpu3.data         1002                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total         1002                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_miss_latency::.cpu3.data     27669000                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total     27669000                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_accesses::.cpu3.data         4184                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total         4184                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_miss_rate::.cpu3.data     0.239484                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.239484                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::.cpu3.data 27613.772455                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 27613.772455                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_mshr_hits::.cpu3.data          442                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total          442                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_misses::.cpu3.data          560                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total          560                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::.cpu3.data      3032000                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total      3032000                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::.cpu3.data     0.133843                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.133843                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu3.data  5414.285714                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total  5414.285714                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_hits::.cpu3.data         1458                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total         1458                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_misses::.cpu3.data         1424                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total         1424                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_miss_latency::.cpu3.data      9415500                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total      9415500                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_accesses::.cpu3.data         2882                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total         2882                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_miss_rate::.cpu3.data     0.494101                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.494101                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_miss_latency::.cpu3.data  6612.008427                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total  6612.008427                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_mshr_misses::.cpu3.data         1348                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total         1348                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::.cpu3.data      8299500                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total      8299500                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::.cpu3.data     0.467731                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.467731                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu3.data  6156.899110                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total  6156.899110                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_miss_latency::.cpu3.data      2807500                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total      2807500                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::.cpu3.data      2575500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total      2575500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.SwapReq_hits::.cpu3.data         1092                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_hits::total           1092                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_misses::.cpu3.data         4391                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_misses::total         4391                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_miss_latency::.cpu3.data    126350000                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_miss_latency::total    126350000                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_accesses::.cpu3.data         5483                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_accesses::total         5483                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_miss_rate::.cpu3.data     0.800839                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_miss_rate::total     0.800839                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_miss_latency::.cpu3.data 28774.766568                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_avg_miss_latency::total 28774.766568                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_mshr_hits::.cpu3.data            4                       # number of SwapReq MSHR hits
system.cpu3.dcache.SwapReq_mshr_hits::total            4                       # number of SwapReq MSHR hits
system.cpu3.dcache.SwapReq_mshr_misses::.cpu3.data         4387                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_misses::total         4387                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_miss_latency::.cpu3.data    121959000                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_latency::total    121959000                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_rate::.cpu3.data     0.800109                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_mshr_miss_rate::total     0.800109                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::.cpu3.data 27800.091178                       # average SwapReq mshr miss latency
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::total 27800.091178                       # average SwapReq mshr miss latency
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED  75004308500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse           31.588288                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs            5824334                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs          2951459                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs             1.973375                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data    31.588288                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.987134                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.987134                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024           26                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1           26                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.812500                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses         20152673                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses        20152673                       # Number of data accesses
system.cpu0.numPwrStateTransitions                604                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples          302                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    3043572.847682                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   4513753.090440                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10          302    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        15500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value     14385500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total            302                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON    74085149500                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED    919159000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED  75004308500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst       562298                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total          562298                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst       562298                       # number of overall hits
system.cpu0.icache.overall_hits::total         562298                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst        76496                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total         76496                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst        76496                       # number of overall misses
system.cpu0.icache.overall_misses::total        76496                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst   5585433999                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total   5585433999                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst   5585433999                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total   5585433999                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst       638794                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total       638794                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst       638794                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total       638794                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.119751                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.119751                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.119751                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.119751                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 73016.026969                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 73016.026969                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 73016.026969                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 73016.026969                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         2259                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               37                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    61.054054                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks        72674                       # number of writebacks
system.cpu0.icache.writebacks::total            72674                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst         3821                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total         3821                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst         3821                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total         3821                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst        72675                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total        72675                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst        72675                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total        72675                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst   5279905999                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total   5279905999                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst   5279905999                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total   5279905999                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.113769                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.113769                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.113769                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.113769                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 72650.925339                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 72650.925339                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 72650.925339                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 72650.925339                       # average overall mshr miss latency
system.cpu0.icache.replacements                 72674                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst       562298                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total         562298                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst        76496                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total        76496                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst   5585433999                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total   5585433999                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst       638794                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total       638794                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.119751                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.119751                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 73016.026969                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 73016.026969                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst         3821                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total         3821                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst        72675                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total        72675                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst   5279905999                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total   5279905999                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.113769                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.113769                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 72650.925339                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 72650.925339                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED  75004308500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999992                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs             635077                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs            72707                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             8.734744                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999992                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     1.000000                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     1.000000                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses          1350263                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses         1350263                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED  75004308500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data      3119983                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         3119983                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data      3119983                       # number of overall hits
system.cpu0.dcache.overall_hits::total        3119983                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data      5871906                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total       5871906                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data      5871906                       # number of overall misses
system.cpu0.dcache.overall_misses::total      5871906                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 435888453654                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 435888453654                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 435888453654                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 435888453654                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data      8991889                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      8991889                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data      8991889                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      8991889                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.653023                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.653023                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.653023                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.653023                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 74232.873219                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 74232.873219                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 74232.873219                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 74232.873219                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs    107773891                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets        13048                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs          2524186                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets            206                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    42.696493                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    63.339806                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks      2967863                       # number of writebacks
system.cpu0.dcache.writebacks::total          2967863                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data      2901461                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total      2901461                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data      2901461                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total      2901461                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data      2970445                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total      2970445                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data      2970445                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total      2970445                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 251997901268                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 251997901268                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 251997901268                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 251997901268                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.330347                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.330347                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.330347                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.330347                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 84835.067227                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 84835.067227                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 84835.067227                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 84835.067227                       # average overall mshr miss latency
system.cpu0.dcache.replacements               2967863                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data      2807380                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        2807380                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data      5690141                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total      5690141                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 422081995000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 422081995000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data      8497521                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      8497521                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.669624                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.669624                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 74177.774329                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 74177.774329                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      2758697                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      2758697                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data      2931444                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total      2931444                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 249210910000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 249210910000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.344976                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.344976                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 85013.020887                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 85013.020887                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data       312603                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        312603                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data       181765                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total       181765                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data  13806458654                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total  13806458654                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data       494368                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       494368                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.367671                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.367671                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 75957.740236                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 75957.740236                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data       142764                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total       142764                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data        39001                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total        39001                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data   2786991268                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total   2786991268                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.078891                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.078891                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 71459.482270                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 71459.482270                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         3877                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         3877                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         1025                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         1025                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data     34162500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     34162500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         4902                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         4902                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.209098                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.209098                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 33329.268293                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 33329.268293                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data          847                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total          847                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data          178                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total          178                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data      1185000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      1185000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.036312                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.036312                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data  6657.303371                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total  6657.303371                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         2924                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         2924                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data         1310                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total         1310                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data      7230000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total      7230000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         4234                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         4234                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.309400                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.309400                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  5519.083969                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  5519.083969                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data         1246                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total         1246                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data      5991000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total      5991000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.294284                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.294284                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  4808.186196                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  4808.186196                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data        70000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total        70000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data        63000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total        63000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data         2120                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total           2120                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data         3531                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total         3531                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data    131256000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total    131256000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data         5651                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total         5651                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.624845                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.624845                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 37172.472387                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 37172.472387                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data         3531                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total         3531                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data    127725000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total    127725000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.624845                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.624845                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 36172.472387                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 36172.472387                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED  75004308500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.937696                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs            6106161                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs          2971891                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs             2.054638                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.937696                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.998053                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.998053                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         20985212                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        20985212                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED  75004308500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst               10464                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data              619427                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                6538                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              615535                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.inst                6082                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.data              614884                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.inst                6833                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.data              617203                       # number of demand (read+write) hits
system.l2.demand_hits::total                  2496966                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst              10464                       # number of overall hits
system.l2.overall_hits::.cpu0.data             619427                       # number of overall hits
system.l2.overall_hits::.cpu1.inst               6538                       # number of overall hits
system.l2.overall_hits::.cpu1.data             615535                       # number of overall hits
system.l2.overall_hits::.cpu2.inst               6082                       # number of overall hits
system.l2.overall_hits::.cpu2.data             614884                       # number of overall hits
system.l2.overall_hits::.cpu3.inst               6833                       # number of overall hits
system.l2.overall_hits::.cpu3.data             617203                       # number of overall hits
system.l2.overall_hits::total                 2496966                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             62212                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           2345841                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              9615                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data           2330767                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.inst              9717                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.data           2335289                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.inst              9563                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.data           2326380                       # number of demand (read+write) misses
system.l2.demand_misses::total                9429384                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            62212                       # number of overall misses
system.l2.overall_misses::.cpu0.data          2345841                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             9615                       # number of overall misses
system.l2.overall_misses::.cpu1.data          2330767                       # number of overall misses
system.l2.overall_misses::.cpu2.inst             9717                       # number of overall misses
system.l2.overall_misses::.cpu2.data          2335289                       # number of overall misses
system.l2.overall_misses::.cpu3.inst             9563                       # number of overall misses
system.l2.overall_misses::.cpu3.data          2326380                       # number of overall misses
system.l2.overall_misses::total               9429384                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   5044268000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 238839174472                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    834843000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 237546124483                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.inst    861242500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.data 237912377479                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.inst    835141500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.data 237156560986                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     959029732420                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   5044268000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 238839174472                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    834843000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 237546124483                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.inst    861242500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.data 237912377479                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.inst    835141500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.data 237156560986                       # number of overall miss cycles
system.l2.overall_miss_latency::total    959029732420                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst           72676                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data         2965268                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           16153                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         2946302                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.inst           15799                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.data         2950173                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.inst           16396                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.data         2943583                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             11926350                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst          72676                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data        2965268                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          16153                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        2946302                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.inst          15799                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.data        2950173                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.inst          16396                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.data        2943583                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            11926350                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.856018                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.791106                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.595245                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.791082                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.inst       0.615039                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.data       0.791577                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.inst       0.583252                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.data       0.790323                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.790635                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.856018                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.791106                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.595245                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.791082                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.inst      0.615039                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.data      0.791577                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.inst      0.583252                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.data      0.790323                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.790635                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 81081.913457                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 101813.880170                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 86827.145086                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 101917.576696                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.inst 88632.551199                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.data 101877.059961                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.inst 87330.492523                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.data 101942.314233                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 101706.509399                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 81081.913457                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 101813.880170                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 86827.145086                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 101917.576696                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.inst 88632.551199                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.data 101877.059961                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.inst 87330.492523                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.data 101942.314233                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 101706.509399                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              200298                       # number of writebacks
system.l2.writebacks::total                    200298                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst            203                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data         124662                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst           2636                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data         133064                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.inst           2442                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.data         132174                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.inst           2776                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.data         131355                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total              529312                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst           203                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data        124662                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst          2636                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data        133064                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.inst          2442                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.data        132174                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.inst          2776                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.data        131355                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total             529312                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        62009                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      2221179                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         6979                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data      2197703                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.inst         7275                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.data      2203115                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.inst         6787                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.data      2195025                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           8900072                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        62009                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      2221179                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         6979                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data      2197703                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.inst         7275                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.data      2203115                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.inst         6787                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.data      2195025                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          8900072                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   4414069512                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 209272901987                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    571752003                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 207653042988                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.inst    607723501                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.data 208012981990                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.inst    567322000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.data 207396165990                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 838495959971                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   4414069512                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 209272901987                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    571752003                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 207653042988                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.inst    607723501                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.data 208012981990                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.inst    567322000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.data 207396165990                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 838495959971                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.853225                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.749065                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.432056                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.745919                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.inst     0.460472                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.data     0.746775                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.inst     0.413942                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.data     0.745698                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.746253                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.853225                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.749065                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.432056                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.745919                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.inst     0.460472                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.data     0.746775                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.inst     0.413942                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.data     0.745698                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.746253                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 71184.336338                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 94217.036082                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 81924.631466                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 94486.399203                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.inst 83535.876426                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.data 94417.668615                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.inst 83589.509356                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.data 94484.648690                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 94212.267044                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 71184.336338                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 94217.036082                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 81924.631466                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 94486.399203                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.inst 83535.876426                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.data 94417.668615                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.inst 83589.509356                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.data 94484.648690                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 94212.267044                       # average overall mshr miss latency
system.l2.replacements                       16078678                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       259445                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           259445                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       259445                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       259445                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks      7595374                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          7595374                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks      7595374                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      7595374                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_hits::.cpu0.data             332                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data             299                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu2.data             379                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu3.data             317                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                 1327                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data           204                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data            84                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu2.data           135                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu3.data           126                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                549                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data      4958000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data       761000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu2.data       689000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu3.data       763000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total      7171000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data          536                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data          383                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu2.data          514                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu3.data          443                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total             1876                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.380597                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.219321                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu2.data     0.262646                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu3.data     0.284424                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.292644                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data 24303.921569                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data  9059.523810                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu2.data  5103.703704                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu3.data  6055.555556                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total 13061.930783                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_hits::.cpu2.data            4                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::total               4                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_misses::.cpu0.data          204                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data           84                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu2.data          131                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu3.data          126                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total           545                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data      4023000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data      1678500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu2.data      2778500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu3.data      2513500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total     10993500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.380597                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.219321                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu2.data     0.254864                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu3.data     0.284424                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.290512                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 19720.588235                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 19982.142857                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu2.data 21209.923664                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu3.data 19948.412698                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20171.559633                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data             1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data           188                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu2.data           237                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu3.data           146                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                572                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data           71                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data          113                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu2.data          102                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu3.data          113                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total              399                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu0.data       948500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu1.data       532000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu2.data       571000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu3.data       709000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total      2760500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data           72                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data          301                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu2.data          339                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu3.data          259                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total            971                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.986111                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.375415                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu2.data     0.300885                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu3.data     0.436293                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.410917                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu0.data 13359.154930                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu1.data  4707.964602                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu2.data  5598.039216                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu3.data  6274.336283                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total  6918.546366                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_hits::.cpu0.data            4                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::.cpu1.data            3                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::.cpu2.data            2                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::.cpu3.data            2                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::total            11                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data           67                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data          110                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu2.data          100                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu3.data          111                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total          388                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data      1480500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data      2344000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu2.data      2075500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu3.data      2425000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total      8325000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.930556                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.365449                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu2.data     0.294985                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu3.data     0.428571                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.399588                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 22097.014925                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 21309.090909                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu2.data        20755                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu3.data 21846.846847                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 21456.185567                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data             8648                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data             7380                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu2.data             6942                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu3.data             7366                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 30336                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data          29667                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data          15969                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu2.data          15928                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu3.data          15881                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               77445                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data   2687267500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data   1576235000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu2.data   1530101000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu3.data   1526956000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    7320559500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data        38315                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data        23349                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu2.data        22870                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu3.data        23247                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            107781                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.774292                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.683927                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu2.data     0.696458                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu3.data     0.683142                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.718540                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 90581.032797                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 98705.930240                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu2.data 96063.598694                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu3.data 96149.864618                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 94525.915166                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu2.data            1                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total                1                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data        29667                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data        15969                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu2.data        15927                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu3.data        15881                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          77444                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data   2390597001                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data   1416545000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu2.data   1370799000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu3.data   1368146000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   6546087001                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.774292                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.683927                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu2.data     0.696415                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu3.data     0.683142                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.718531                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 80581.015977                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 88705.930240                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu2.data 86067.621021                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu3.data 86149.864618                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 84526.716092                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst         10464                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst          6538                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu2.inst          6082                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu3.inst          6833                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              29917                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        62212                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         9615                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu2.inst         9717                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu3.inst         9563                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            91107                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   5044268000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    834843000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu2.inst    861242500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu3.inst    835141500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   7575495000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst        72676                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        16153                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu2.inst        15799                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu3.inst        16396                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         121024                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.856018                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.595245                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu2.inst     0.615039                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu3.inst     0.583252                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.752801                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 81081.913457                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 86827.145086                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu2.inst 88632.551199                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu3.inst 87330.492523                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 83149.428694                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst          203                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst         2636                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu2.inst         2442                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu3.inst         2776                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total          8057                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        62009                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         6979                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu2.inst         7275                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu3.inst         6787                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        83050                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   4414069512                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    571752003                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu2.inst    607723501                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu3.inst    567322000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   6160867016                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.853225                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.432056                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu2.inst     0.460472                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu3.inst     0.413942                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.686228                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 71184.336338                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 81924.631466                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu2.inst 83535.876426                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu3.inst 83589.509356                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 74182.625117                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data       610779                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       608155                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu2.data       607942                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu3.data       609837                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           2436713                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data      2316174                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data      2314798                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu2.data      2319361                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu3.data      2310499                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         9260832                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 236151906972                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data 235969889483                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu2.data 236382276479                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu3.data 235629604986                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 944133677920                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data      2926953                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data      2922953                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu2.data      2927303                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu3.data      2920336                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      11697545                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.791326                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.791938                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu2.data     0.792320                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu3.data     0.791176                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.791690                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 101957.757479                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 101939.732747                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu2.data 101916.983376                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu3.data 101982.128097                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 101949.120546                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data       124662                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data       133064                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu2.data       132173                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu3.data       131355                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total       521254                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data      2191512                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data      2181734                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu2.data      2187188                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu3.data      2179144                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      8739578                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data 206882304986                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data 206236497988                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu2.data 206642182990                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu3.data 206028019990                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 825789005954                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.748735                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.746414                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu2.data     0.747168                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu3.data     0.746196                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.747129                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 94401.630010                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 94528.708811                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu2.data 94478.473268                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu3.data 94545.390295                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 94488.430214                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  75004308500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                           64                       # Cycle average of tags in use
system.l2.tags.total_refs                    19254221                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  16078742                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.197495                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      29.604355                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        1.554252                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data        8.590345                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.115017                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        7.978528                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.inst        0.131732                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.data        7.976272                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.inst        0.105921                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.data        7.943578                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.462568                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.024285                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.134224                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.001797                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.124665                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.inst       0.002058                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.data       0.124629                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.inst       0.001655                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.data       0.124118                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024            64                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           64                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 174350838                       # Number of tag accesses
system.l2.tags.data_accesses                174350838                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  75004308500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       3968576                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data     142154304                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        446656                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data     140652416                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.inst        465600                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.data     140998016                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.inst        434368                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.data     140481280                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          569601216                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      3968576                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       446656                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu2.inst       465600                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu3.inst       434368                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       5315200                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     12819136                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        12819136                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          62009                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        2221161                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           6979                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data        2197694                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.inst           7275                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.data        2203094                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.inst           6787                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.data        2195020                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             8900019                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       200299                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             200299                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst         52911307                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data       1895281842                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst          5955071                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data       1875257819                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.inst          6207643                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.data       1879865555                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.inst          5791241                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.data       1872976137                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            7594246616                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst     52911307                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst      5955071                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu2.inst      6207643                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu3.inst      5791241                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         70865262                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      170911995                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            170911995                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      170911995                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst        52911307                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data      1895281842                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst         5955071                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data      1875257819                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.inst         6207643                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.data      1879865555                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.inst         5791241                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.data      1872976137                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           7765158611                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    116485.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     62010.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   2196750.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      6979.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples   2175612.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.inst::samples      7275.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.data::samples   2180252.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.inst::samples      6787.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.data::samples   2173051.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000757994250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         7253                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         7253                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            13611075                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             110122                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     8900020                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     200299                       # Number of write requests accepted
system.mem_ctrls.readBursts                   8900020                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   200299                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  91304                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 83814                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             56019                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             77872                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             77726                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             65040                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            110510                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            103283                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6           2777841                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7           3791747                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8           1093969                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             56906                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           107851                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           123777                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           122778                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           124011                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            61998                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            57388                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1               235                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              8626                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              5148                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             19965                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             22140                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             20089                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             18936                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             14045                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                11                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10               36                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             3670                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             3586                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                6                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       7.38                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.82                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 301861532016                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                44043580000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            467024957016                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     34268.51                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                53018.51                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  7823076                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  104796                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 88.81                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                89.97                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               8900020                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               200299                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  111056                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  211612                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  495782                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  920755                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                 1285936                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                 1397832                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                 1190035                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  964316                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                  821332                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                  656862                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                 435678                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                 207259                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                  67415                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                  27565                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                  11019                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                   4246                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                     16                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    147                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    188                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   3635                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   4837                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   5773                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   6706                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   7277                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   7697                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   7959                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   8154                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   8211                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   8341                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   8232                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   8006                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   7809                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   7615                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   7550                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   7498                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    445                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    190                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                     95                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                     54                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                     30                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                     18                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       997343                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    572.735775                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   343.233897                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   427.100697                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       258149     25.88%     25.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       112285     11.26%     37.14% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        57713      5.79%     42.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        44295      4.44%     47.37% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        34989      3.51%     50.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        28859      2.89%     53.77% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        24098      2.42%     56.19% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        20706      2.08%     58.26% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       416249     41.74%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       997343                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         7253                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    1214.499380                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    281.931073                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1419.638239                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255          4206     57.99%     57.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511           25      0.34%     58.33% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-767           24      0.33%     58.67% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-1023            6      0.08%     58.75% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1279           12      0.17%     58.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1535           42      0.58%     59.49% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1791           59      0.81%     60.31% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-2047          143      1.97%     62.28% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2303          286      3.94%     66.22% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2304-2559          438      6.04%     72.26% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2560-2815          421      5.80%     78.06% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2816-3071          536      7.39%     85.45% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3327          424      5.85%     91.30% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3328-3583          306      4.22%     95.52% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3584-3839          189      2.61%     98.12% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3840-4095           94      1.30%     99.42% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4351           27      0.37%     99.79% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4352-4607           11      0.15%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4608-4863            1      0.01%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4864-5119            3      0.04%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          7253                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         7253                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.061354                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.057402                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.373874                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             7038     97.04%     97.04% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               42      0.58%     97.61% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              126      1.74%     99.35% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               38      0.52%     99.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                8      0.11%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                1      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          7253                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              563757824                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 5843456                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 7455552                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               569601280                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             12819136                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      7516.34                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        99.40                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   7594.25                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    170.91                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        59.50                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    58.72                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.78                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   75004374500                       # Total gap between requests
system.mem_ctrls.avgGap                       8241.95                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      3968640                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data    140592000                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       446656                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data    139239168                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.inst       465600                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.data    139536128                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.inst       434368                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.data    139075264                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      7455552                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 52912160.372760452330                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 1874452318.962449789047                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 5955071.234341157600                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 1856415595.112112760544                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.inst 6207643.391579298303                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.data 1860374834.333683490753                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.inst 5791240.645862363279                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.data 1854230333.981413841248                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 99401649.706563189626                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        62010                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      2221161                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         6979                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data      2197694                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.inst         7275                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.data      2203094                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.inst         6787                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.data      2195020                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       200299                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   1849684000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 116578719253                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    279491750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data 115911326752                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.inst    303142750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.data 116056363506                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.inst    282908000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.data 115763321005                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 1870609166250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     29828.80                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     52485.49                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     40047.54                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     52742.25                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.inst     41669.11                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.data     52678.81                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.inst     41683.81                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.data     52739.07                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   9339083.90                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    88.83                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           2503255440                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           1330515615                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         12485560920                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          111467880                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     5920827120.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      33757665180                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        374147040                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        56483439195                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        753.069261                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    643827250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   2504580000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  71855901250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           4617723600                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           2454401070                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         50408664180                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          496625580                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     5920827120.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      34044670440                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        132458400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        98075370390                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower       1307.596488                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE     41945250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   2504580000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  72457783250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions               1928                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples          965                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    5390849.222798                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   8601814.790747                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10          965    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value         8500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value     69480500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total            965                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON    69802139000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED   5202169500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED  75004308500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst       508681                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total          508681                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst       508681                       # number of overall hits
system.cpu1.icache.overall_hits::total         508681                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        17066                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         17066                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        17066                       # number of overall misses
system.cpu1.icache.overall_misses::total        17066                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    999210500                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    999210500                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    999210500                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    999210500                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst       525747                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total       525747                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst       525747                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total       525747                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.032460                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.032460                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.032460                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.032460                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 58549.777335                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 58549.777335                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 58549.777335                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 58549.777335                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          219                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                8                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    27.375000                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        16153                       # number of writebacks
system.cpu1.icache.writebacks::total            16153                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst          913                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total          913                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst          913                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total          913                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        16153                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        16153                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        16153                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        16153                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    939093000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    939093000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    939093000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    939093000                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.030724                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.030724                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.030724                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.030724                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 58137.373862                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 58137.373862                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 58137.373862                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 58137.373862                       # average overall mshr miss latency
system.cpu1.icache.replacements                 16153                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst       508681                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total         508681                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        17066                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        17066                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    999210500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    999210500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst       525747                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total       525747                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.032460                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.032460                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 58549.777335                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 58549.777335                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst          913                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total          913                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        16153                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        16153                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    939093000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    939093000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.030724                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.030724                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 58137.373862                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 58137.373862                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED  75004308500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs             539253                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            16185                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs            33.318072                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst           32                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           19                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2            4                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3            7                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses          1067647                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses         1067647                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED  75004308500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data      2863466                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         2863466                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data      2863466                       # number of overall hits
system.cpu1.dcache.overall_hits::total        2863466                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      5737538                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       5737538                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      5737538                       # number of overall misses
system.cpu1.dcache.overall_misses::total      5737538                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 427695459480                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 427695459480                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 427695459480                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 427695459480                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data      8601004                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      8601004                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data      8601004                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      8601004                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.667078                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.667078                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.667078                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.667078                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 74543.377226                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 74543.377226                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 74543.377226                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 74543.377226                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs    108035466                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets        17365                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs          2536599                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets            291                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    42.590676                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    59.673540                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      2945259                       # number of writebacks
system.cpu1.dcache.writebacks::total          2945259                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      2787408                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      2787408                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      2787408                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      2787408                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data      2950130                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      2950130                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data      2950130                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      2950130                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 250625277645                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 250625277645                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 250625277645                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 250625277645                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.342998                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.342998                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.342998                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.342998                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 84953.977501                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 84953.977501                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 84953.977501                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 84953.977501                       # average overall mshr miss latency
system.cpu1.dcache.replacements               2945259                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data      2657569                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        2657569                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      5598873                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      5598873                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 416569857500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 416569857500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data      8256442                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      8256442                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.678122                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.678122                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 74402.448046                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 74402.448046                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      2671421                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      2671421                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data      2927452                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total      2927452                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data 249000624500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total 249000624500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.354566                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.354566                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 85057.116052                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 85057.116052                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data       205897                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        205897                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data       138665                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       138665                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data  11125601980                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total  11125601980                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data       344562                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       344562                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.402438                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.402438                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 80233.670934                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 80233.670934                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data       115987                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       115987                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data        22678                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total        22678                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data   1624653145                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total   1624653145                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.065817                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.065817                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 71640.054017                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 71640.054017                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data         3045                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         3045                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          988                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          988                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data     31540500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total     31540500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data         4033                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         4033                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.244979                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.244979                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 31923.582996                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 31923.582996                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          500                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          500                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data          488                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total          488                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data      2751500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total      2751500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.121002                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.121002                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data  5638.319672                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total  5638.319672                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data         1432                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         1432                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data         1442                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total         1442                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data      9945000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total      9945000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data         2874                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         2874                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.501740                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.501740                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  6896.671290                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  6896.671290                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data         1387                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total         1387                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data      8780000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total      8780000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.482603                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.482603                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  6330.209084                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  6330.209084                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data      2748500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total      2748500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data      2526500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total      2526500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data         1100                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total           1100                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data         4306                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total         4306                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data    130561500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total    130561500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data         5406                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total         5406                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.796522                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.796522                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 30320.831398                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 30320.831398                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_hits::.cpu1.data            1                       # number of SwapReq MSHR hits
system.cpu1.dcache.SwapReq_mshr_hits::total            1                       # number of SwapReq MSHR hits
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data         4305                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total         4305                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data    126251500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total    126251500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.796337                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.796337                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 29326.713124                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 29326.713124                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED  75004308500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           31.590859                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs            5826796                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          2953227                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             1.973027                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    31.590859                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.987214                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.987214                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           24                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           24                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.750000                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         20179831                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        20179831                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  75004308500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          11838529                       # Transaction distribution
system.tol2bus.trans_dist::ReadRespWithInvalidate           15                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       459743                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     11667074                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        15878380                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq            8650                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq          4693                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp          13343                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq          645                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp          645                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           115063                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          115063                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        121024                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     11717522                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side       218025                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side      8909150                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        48459                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      8848581                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side        47397                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side      8859978                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side        49188                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side      8842533                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              35823311                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side      9302336                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side    379720320                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      2067584                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    377059904                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side      2022272                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side    377549376                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side      2098688                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side    376763008                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             1526583488                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        16117078                       # Total snoops (count)
system.tol2bus.snoopTraffic                  14604928                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         28046387                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.608718                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.728958                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               14566906     51.94%     51.94% # Request fanout histogram
system.tol2bus.snoop_fanout::1               10373312     36.99%     88.92% # Request fanout histogram
system.tol2bus.snoop_fanout::2                2651496      9.45%     98.38% # Request fanout histogram
system.tol2bus.snoop_fanout::3                 422645      1.51%     99.89% # Request fanout histogram
system.tol2bus.snoop_fanout::4                  32028      0.11%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              4                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           28046387                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        23873811692                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             31.8                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy        4514267888                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             6.0                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy          24964166                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy        4506037361                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             6.0                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy          26017226                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        4533370270                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             6.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         109181598                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        4509353519                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             6.0                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          25576900                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
