$date
	Sun Oct 23 05:42:20 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#311369
b10101 !
1"
#311370
b10101 &
b10101 %
1$
#311371
0"
#311374
b1000000 &
b1000000 %
#311378
b100000 &
b100000 %
#311382
b10000 &
b10000 %
#311386
b1000 &
b1000 %
#311390
b100 &
b100 %
#311394
b10 &
b10 %
#311398
b1 &
1#
b1 %
#311402
b0 &
b0 %
0#
0$
#1343534
b11101 &
b11101 %
1$
b11101 !
1"
#1343535
0"
#1343538
b1011000 &
b1011000 %
#1343542
b101100 &
b101100 %
#1343546
b10110 &
b10110 %
#1343550
b1011 &
b1011 %
#1343554
b100010 &
b100010 %
#1343558
b10001 &
b10001 %
#1343562
b110100 &
b110100 %
#1343566
b11010 &
b11010 %
#1343570
b1101 &
b1101 %
#1343574
b101000 &
b101000 %
#1343578
b10100 &
b10100 %
#1343582
b1010 &
b1010 %
#1343586
b101 &
b101 %
#1343590
b10000 &
b10000 %
#1343594
b1000 &
b1000 %
#1343598
b100 &
b100 %
#1343602
b10 &
b10 %
#1343606
b1 &
1#
b1 %
#1343610
b0 &
b0 %
0#
0$
#2351426
b110 &
b110 %
1$
b110 !
1"
#2351427
0"
#2351430
b11 &
b11 %
#2351434
b1010 &
b1010 %
#2351438
b101 &
b101 %
#2351442
b10000 &
b10000 %
#2351446
b1000 &
b1000 %
#2351450
b100 &
b100 %
#2351454
b10 &
b10 %
#2351458
b1 &
b1 %
1#
#2351462
b0 &
0#
b0 %
0$
#4500012
