// Seed: 2203071327
macromodule module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12
);
  inout wire id_12;
  output wire id_11;
  inout wire id_10;
  output wire id_9;
  output wire id_8;
  inout wire id_7;
  input wire id_6;
  inout wire id_5;
  input wire id_4;
  input wire id_3;
  inout wire id_2;
  input wire id_1;
  wire id_13;
  ;
endmodule
module module_1 (
    input tri0 id_0,
    output wire id_1,
    input supply0 id_2,
    input tri1 id_3,
    input tri0 id_4,
    input wor id_5,
    inout supply0 id_6,
    output wire id_7,
    input tri1 id_8,
    input wand id_9,
    input supply1 id_10,
    input tri1 id_11,
    output wor id_12,
    input supply1 id_13
    , id_38,
    output supply0 id_14,
    input tri0 id_15,
    output supply1 id_16,
    output wor id_17,
    output supply0 id_18,
    input supply1 id_19,
    input tri id_20,
    output supply1 id_21,
    output wor id_22,
    input tri id_23,
    output uwire id_24,
    output tri0 id_25,
    input wand id_26,
    output tri0 id_27,
    input wand id_28,
    input wire id_29,
    input wor id_30,
    output tri0 id_31,
    input supply1 id_32,
    output tri1 id_33,
    output uwire id_34,
    input tri id_35,
    input tri0 id_36
);
  assign id_31 = -1 - id_8;
  assign id_7  = id_28;
  genvar id_39;
  module_0 modCall_1 (
      id_38,
      id_39,
      id_39,
      id_39,
      id_39,
      id_39,
      id_38,
      id_39,
      id_39,
      id_39,
      id_39,
      id_39
  );
endmodule
