Analysis & Synthesis report for brick_breaker
Sat Dec 05 15:41:45 2020
Quartus Prime Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |brick_breaker|sync:u3|current_hs_state
 11. State Machine - |brick_breaker|sync:u3|current_vs_state
 12. State Machine - |brick_breaker|sync:u3|ball_movement:u0|current_ball_state
 13. State Machine - |brick_breaker|my_adc:u1|my_adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState
 14. State Machine - |brick_breaker|my_adc:u1|my_adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|ctrl_state
 15. Registers Protected by Synthesis
 16. User-Specified and Inferred Latches
 17. Registers Removed During Synthesis
 18. Removed Registers Triggering Further Register Optimizations
 19. General Register Statistics
 20. Inverted Register Statistics
 21. Multiplexer Restructuring Statistics (Restructuring Performed)
 22. Source assignments for my_adc:u1|my_adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_std_synchronizer:u_clk_dft_synchronizer
 23. Source assignments for my_adc:u1|my_adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_std_synchronizer:u_eoc_synchronizer
 24. Source assignments for my_adc:u1|my_adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram
 25. Source assignments for my_adc:u1|my_adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_sample_store:sample_store_internal|altera_modular_adc_sample_store_ram:u_ss_ram|altsyncram:altsyncram_component|altsyncram_v5s1:auto_generated
 26. Parameter Settings for User Entity Instance: my_adc:u1|my_adc_adc_mega_0:adc_mega_0
 27. Parameter Settings for User Entity Instance: my_adc:u1|my_adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL
 28. Parameter Settings for User Entity Instance: my_adc:u1|my_adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|altpll:adc_pll
 29. Parameter Settings for User Entity Instance: my_adc:u1|my_adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core
 30. Parameter Settings for User Entity Instance: my_adc:u1|my_adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal
 31. Parameter Settings for User Entity Instance: my_adc:u1|my_adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm
 32. Parameter Settings for User Entity Instance: my_adc:u1|my_adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_std_synchronizer:u_clk_dft_synchronizer
 33. Parameter Settings for User Entity Instance: my_adc:u1|my_adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_std_synchronizer:u_eoc_synchronizer
 34. Parameter Settings for User Entity Instance: my_adc:u1|my_adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component
 35. Parameter Settings for User Entity Instance: my_adc:u1|my_adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|fiftyfivenm_adcblock_top_wrapper:adc_inst
 36. Parameter Settings for User Entity Instance: my_adc:u1|my_adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|fiftyfivenm_adcblock_top_wrapper:adc_inst|chsel_code_converter_sw_to_hw:decoder
 37. Parameter Settings for User Entity Instance: my_adc:u1|my_adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|fiftyfivenm_adcblock_top_wrapper:adc_inst|fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance
 38. Parameter Settings for User Entity Instance: my_adc:u1|my_adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_sequencer:sequencer_internal
 39. Parameter Settings for User Entity Instance: my_adc:u1|my_adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_sequencer:sequencer_internal|altera_modular_adc_sequencer_ctrl:u_seq_ctrl
 40. Parameter Settings for User Entity Instance: my_adc:u1|my_adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_sample_store:sample_store_internal
 41. Parameter Settings for User Entity Instance: my_adc:u1|my_adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_sample_store:sample_store_internal|altera_modular_adc_sample_store_ram:u_ss_ram
 42. Parameter Settings for User Entity Instance: my_adc:u1|my_adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_sample_store:sample_store_internal|altera_modular_adc_sample_store_ram:u_ss_ram|altsyncram:altsyncram_component
 43. Parameter Settings for User Entity Instance: myPLL:u2|altpll:altpll_component
 44. Parameter Settings for User Entity Instance: adcPLL:u4|altpll:altpll_component
 45. Parameter Settings for Inferred Entity Instance: sync:u3|lpm_divide:Mod1
 46. Parameter Settings for Inferred Entity Instance: sync:u3|lpm_divide:Mod0
 47. altpll Parameter Settings by Entity Instance
 48. scfifo Parameter Settings by Entity Instance
 49. altsyncram Parameter Settings by Entity Instance
 50. Port Connectivity Checks: "adcPLL:u4"
 51. Port Connectivity Checks: "sync:u3|ball_movement:u0"
 52. Port Connectivity Checks: "sync:u3"
 53. Port Connectivity Checks: "my_adc:u1|my_adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_sample_store:sample_store_internal|altera_modular_adc_sample_store_ram:u_ss_ram"
 54. Port Connectivity Checks: "my_adc:u1|my_adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_sequencer:sequencer_internal"
 55. Port Connectivity Checks: "my_adc:u1|my_adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo"
 56. Port Connectivity Checks: "my_adc:u1|my_adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal"
 57. Port Connectivity Checks: "my_adc:u1|my_adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core"
 58. Port Connectivity Checks: "my_adc:u1|my_adc_adc_mega_0:adc_mega_0"
 59. Port Connectivity Checks: "my_adc:u1"
 60. Post-Synthesis Netlist Statistics for Top Partition
 61. Elapsed Time Per Partition
 62. Analysis & Synthesis Messages
 63. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Sat Dec 05 15:41:45 2020       ;
; Quartus Prime Version              ; 20.1.0 Build 711 06/05/2020 SJ Lite Edition ;
; Revision Name                      ; brick_breaker                               ;
; Top-level Entity Name              ; brick_breaker                               ;
; Family                             ; MAX 10                                      ;
; Total logic elements               ; 4,059                                       ;
;     Total combinational functions  ; 3,960                                       ;
;     Dedicated logic registers      ; 496                                         ;
; Total registers                    ; 496                                         ;
; Total pins                         ; 56                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 768                                         ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 2                                           ;
; UFM blocks                         ; 0                                           ;
; ADC blocks                         ; 1                                           ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; 10M50DAF484C7G     ;                    ;
; Top-level entity name                                            ; brick_breaker      ; brick_breaker      ;
; Family name                                                      ; MAX 10 FPGA        ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.1%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                              ;
+----------------------------------------------------------------------+-----------------+------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path                                     ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                                                                      ; Library ;
+----------------------------------------------------------------------+-----------------+------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+---------+
; ball_movement.vhd                                                    ; yes             ; User VHDL File               ; C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/ball_movement.vhd                                                    ;         ;
; sync.vhd                                                             ; yes             ; User VHDL File               ; C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd                                                             ;         ;
; sound_board.vhd                                                      ; yes             ; User VHDL File               ; C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sound_board.vhd                                                      ;         ;
; my_adc/synthesis/my_adc.vhd                                          ; yes             ; User VHDL File               ; C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/my_adc/synthesis/my_adc.vhd                                          ; my_adc  ;
; my_adc/synthesis/submodules/altera_up_avalon_adv_adc.v               ; yes             ; User Verilog HDL File        ; C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/my_adc/synthesis/submodules/altera_up_avalon_adv_adc.v               ; my_adc  ;
; my_adc/synthesis/submodules/altera_modular_adc_control.v             ; yes             ; User Verilog HDL File        ; C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/my_adc/synthesis/submodules/altera_modular_adc_control.v             ; my_adc  ;
; my_adc/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v   ; yes             ; User Verilog HDL File        ; C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/my_adc/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v   ; my_adc  ;
; my_adc/synthesis/submodules/altera_modular_adc_control_fsm.v         ; yes             ; User Verilog HDL File        ; C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/my_adc/synthesis/submodules/altera_modular_adc_control_fsm.v         ; my_adc  ;
; my_adc/synthesis/submodules/altera_modular_adc_sample_store.v        ; yes             ; User Verilog HDL File        ; C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/my_adc/synthesis/submodules/altera_modular_adc_sample_store.v        ; my_adc  ;
; my_adc/synthesis/submodules/altera_modular_adc_sample_store_ram.v    ; yes             ; User Verilog HDL File        ; C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/my_adc/synthesis/submodules/altera_modular_adc_sample_store_ram.v    ; my_adc  ;
; my_adc/synthesis/submodules/altera_modular_adc_sequencer.v           ; yes             ; User Verilog HDL File        ; C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/my_adc/synthesis/submodules/altera_modular_adc_sequencer.v           ; my_adc  ;
; my_adc/synthesis/submodules/altera_modular_adc_sequencer_csr.v       ; yes             ; User Verilog HDL File        ; C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/my_adc/synthesis/submodules/altera_modular_adc_sequencer_csr.v       ; my_adc  ;
; my_adc/synthesis/submodules/altera_modular_adc_sequencer_ctrl.v      ; yes             ; User Verilog HDL File        ; C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/my_adc/synthesis/submodules/altera_modular_adc_sequencer_ctrl.v      ; my_adc  ;
; my_adc/synthesis/submodules/chsel_code_converter_sw_to_hw.v          ; yes             ; User Verilog HDL File        ; C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/my_adc/synthesis/submodules/chsel_code_converter_sw_to_hw.v          ; my_adc  ;
; my_adc/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v       ; yes             ; User Verilog HDL File        ; C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/my_adc/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v       ; my_adc  ;
; my_adc/synthesis/submodules/fiftyfivenm_adcblock_primitive_wrapper.v ; yes             ; User Verilog HDL File        ; C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/my_adc/synthesis/submodules/fiftyfivenm_adcblock_primitive_wrapper.v ; my_adc  ;
; my_adc/synthesis/submodules/fiftyfivenm_adcblock_top_wrapper.v       ; yes             ; User Verilog HDL File        ; C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/my_adc/synthesis/submodules/fiftyfivenm_adcblock_top_wrapper.v       ; my_adc  ;
; my_adc/synthesis/submodules/my_adc_adc_mega_0.v                      ; yes             ; User Verilog HDL File        ; C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/my_adc/synthesis/submodules/my_adc_adc_mega_0.v                      ; my_adc  ;
; myPLL.vhd                                                            ; yes             ; User Wizard-Generated File   ; C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/myPLL.vhd                                                            ;         ;
; adcPLL.vhd                                                           ; yes             ; User Wizard-Generated File   ; C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/adcPLL.vhd                                                           ;         ;
; brick_breaker.vhd                                                    ; yes             ; Auto-Found VHDL File         ; C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/brick_breaker.vhd                                                    ;         ;
; altpll.tdf                                                           ; yes             ; Megafunction                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altpll.tdf                                                                 ;         ;
; aglobal201.inc                                                       ; yes             ; Megafunction                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/aglobal201.inc                                                             ;         ;
; stratix_pll.inc                                                      ; yes             ; Megafunction                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/stratix_pll.inc                                                            ;         ;
; stratixii_pll.inc                                                    ; yes             ; Megafunction                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/stratixii_pll.inc                                                          ;         ;
; cycloneii_pll.inc                                                    ; yes             ; Megafunction                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/cycloneii_pll.inc                                                          ;         ;
; db/max10_adc_pll_altpll.v                                            ; yes             ; Auto-Generated Megafunction  ; C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/db/max10_adc_pll_altpll.v                                            ;         ;
; altera_std_synchronizer.v                                            ; yes             ; Megafunction                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altera_std_synchronizer.v                                                  ;         ;
; scfifo.tdf                                                           ; yes             ; Megafunction                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf                                                                 ;         ;
; a_regfifo.inc                                                        ; yes             ; Megafunction                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/a_regfifo.inc                                                              ;         ;
; a_dpfifo.inc                                                         ; yes             ; Megafunction                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/a_dpfifo.inc                                                               ;         ;
; a_i2fifo.inc                                                         ; yes             ; Megafunction                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/a_i2fifo.inc                                                               ;         ;
; a_fffifo.inc                                                         ; yes             ; Megafunction                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/a_fffifo.inc                                                               ;         ;
; a_f2fifo.inc                                                         ; yes             ; Megafunction                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/a_f2fifo.inc                                                               ;         ;
; db/scfifo_ds61.tdf                                                   ; yes             ; Auto-Generated Megafunction  ; C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/db/scfifo_ds61.tdf                                                   ;         ;
; db/a_dpfifo_3o41.tdf                                                 ; yes             ; Auto-Generated Megafunction  ; C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/db/a_dpfifo_3o41.tdf                                                 ;         ;
; db/a_fefifo_c6e.tdf                                                  ; yes             ; Auto-Generated Megafunction  ; C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/db/a_fefifo_c6e.tdf                                                  ;         ;
; db/cntr_337.tdf                                                      ; yes             ; Auto-Generated Megafunction  ; C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/db/cntr_337.tdf                                                      ;         ;
; db/altsyncram_rqn1.tdf                                               ; yes             ; Auto-Generated Megafunction  ; C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/db/altsyncram_rqn1.tdf                                               ;         ;
; db/cntr_n2b.tdf                                                      ; yes             ; Auto-Generated Megafunction  ; C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/db/cntr_n2b.tdf                                                      ;         ;
; altsyncram.tdf                                                       ; yes             ; Megafunction                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf                                                             ;         ;
; stratix_ram_block.inc                                                ; yes             ; Megafunction                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/stratix_ram_block.inc                                                      ;         ;
; lpm_mux.inc                                                          ; yes             ; Megafunction                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mux.inc                                                                ;         ;
; lpm_decode.inc                                                       ; yes             ; Megafunction                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_decode.inc                                                             ;         ;
; a_rdenreg.inc                                                        ; yes             ; Megafunction                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/a_rdenreg.inc                                                              ;         ;
; altrom.inc                                                           ; yes             ; Megafunction                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altrom.inc                                                                 ;         ;
; altram.inc                                                           ; yes             ; Megafunction                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altram.inc                                                                 ;         ;
; altdpram.inc                                                         ; yes             ; Megafunction                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altdpram.inc                                                               ;         ;
; db/altsyncram_v5s1.tdf                                               ; yes             ; Auto-Generated Megafunction  ; C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/db/altsyncram_v5s1.tdf                                               ;         ;
; db/mypll_altpll.v                                                    ; yes             ; Auto-Generated Megafunction  ; C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/db/mypll_altpll.v                                                    ;         ;
; db/adcpll_altpll.v                                                   ; yes             ; Auto-Generated Megafunction  ; C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/db/adcpll_altpll.v                                                   ;         ;
; lpm_divide.tdf                                                       ; yes             ; Megafunction                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_divide.tdf                                                             ;         ;
; abs_divider.inc                                                      ; yes             ; Megafunction                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/abs_divider.inc                                                            ;         ;
; sign_div_unsign.inc                                                  ; yes             ; Megafunction                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sign_div_unsign.inc                                                        ;         ;
; db/lpm_divide_25o.tdf                                                ; yes             ; Auto-Generated Megafunction  ; C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/db/lpm_divide_25o.tdf                                                ;         ;
; db/abs_divider_4dg.tdf                                               ; yes             ; Auto-Generated Megafunction  ; C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/db/abs_divider_4dg.tdf                                               ;         ;
; db/alt_u_div_ske.tdf                                                 ; yes             ; Auto-Generated Megafunction  ; C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/db/alt_u_div_ske.tdf                                                 ;         ;
; db/add_sub_t3c.tdf                                                   ; yes             ; Auto-Generated Megafunction  ; C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/db/add_sub_t3c.tdf                                                   ;         ;
; db/add_sub_u3c.tdf                                                   ; yes             ; Auto-Generated Megafunction  ; C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/db/add_sub_u3c.tdf                                                   ;         ;
; db/lpm_abs_8b9.tdf                                                   ; yes             ; Auto-Generated Megafunction  ; C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/db/lpm_abs_8b9.tdf                                                   ;         ;
+----------------------------------------------------------------------+-----------------+------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+---------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                                 ;
+---------------------------------------------+-------------------------------------------------------------------------------+
; Resource                                    ; Usage                                                                         ;
+---------------------------------------------+-------------------------------------------------------------------------------+
; Estimated Total logic elements              ; 4,059                                                                         ;
;                                             ;                                                                               ;
; Total combinational functions               ; 3960                                                                          ;
; Logic element usage by number of LUT inputs ;                                                                               ;
;     -- 4 input functions                    ; 1239                                                                          ;
;     -- 3 input functions                    ; 1147                                                                          ;
;     -- <=2 input functions                  ; 1574                                                                          ;
;                                             ;                                                                               ;
; Logic elements by mode                      ;                                                                               ;
;     -- normal mode                          ; 2546                                                                          ;
;     -- arithmetic mode                      ; 1414                                                                          ;
;                                             ;                                                                               ;
; Total registers                             ; 496                                                                           ;
;     -- Dedicated logic registers            ; 496                                                                           ;
;     -- I/O registers                        ; 0                                                                             ;
;                                             ;                                                                               ;
; I/O pins                                    ; 56                                                                            ;
; Total memory bits                           ; 768                                                                           ;
;                                             ;                                                                               ;
; Embedded Multiplier 9-bit elements          ; 0                                                                             ;
;                                             ;                                                                               ;
; Total PLLs                                  ; 2                                                                             ;
;     -- PLLs                                 ; 2                                                                             ;
;                                             ;                                                                               ;
; Maximum fan-out node                        ; myPLL:u2|altpll:altpll_component|myPLL_altpll:auto_generated|wire_pll1_clk[0] ;
; Maximum fan-out                             ; 340                                                                           ;
; Total fan-out                               ; 13176                                                                         ;
; Average fan-out                             ; 2.87                                                                          ;
+---------------------------------------------+-------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------+--------------+
; Compilation Hierarchy Node                                                      ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; UFM Blocks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; ADC blocks ; Full Hierarchy Name                                                                                                                                                                                                                                                                                       ; Entity Name                            ; Library Name ;
+---------------------------------------------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------+--------------+
; |brick_breaker                                                                  ; 3960 (1)            ; 496 (0)                   ; 768         ; 0          ; 0            ; 0       ; 0         ; 56   ; 0            ; 0          ; |brick_breaker                                                                                                                                                                                                                                                                                            ; brick_breaker                          ; work         ;
;    |myPLL:u2|                                                                   ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |brick_breaker|myPLL:u2                                                                                                                                                                                                                                                                                   ; myPLL                                  ; work         ;
;       |altpll:altpll_component|                                                 ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |brick_breaker|myPLL:u2|altpll:altpll_component                                                                                                                                                                                                                                                           ; altpll                                 ; work         ;
;          |myPLL_altpll:auto_generated|                                          ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |brick_breaker|myPLL:u2|altpll:altpll_component|myPLL_altpll:auto_generated                                                                                                                                                                                                                               ; myPLL_altpll                           ; work         ;
;    |my_adc:u1|                                                                  ; 97 (0)              ; 121 (0)                   ; 768         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |brick_breaker|my_adc:u1                                                                                                                                                                                                                                                                                  ; my_adc                                 ; my_adc       ;
;       |my_adc_adc_mega_0:adc_mega_0|                                            ; 97 (1)              ; 121 (13)                  ; 768         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |brick_breaker|my_adc:u1|my_adc_adc_mega_0:adc_mega_0                                                                                                                                                                                                                                                     ; my_adc_adc_mega_0                      ; my_adc       ;
;          |altera_up_avalon_adv_adc:ADC_CTRL|                                    ; 96 (18)             ; 108 (21)                  ; 768         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |brick_breaker|my_adc:u1|my_adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL                                                                                                                                                                                                                   ; altera_up_avalon_adv_adc               ; my_adc       ;
;             |DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|                   ; 78 (0)              ; 87 (0)                    ; 768         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |brick_breaker|my_adc:u1|my_adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core                                                                                                                                                                   ; DE10_Lite_ADC_Core_modular_adc_0       ; my_adc       ;
;                |altera_modular_adc_control:control_internal|                    ; 51 (0)              ; 59 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |brick_breaker|my_adc:u1|my_adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal                                                                                                                       ; altera_modular_adc_control             ; my_adc       ;
;                   |altera_modular_adc_control_fsm:u_control_fsm|                ; 46 (46)             ; 59 (55)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |brick_breaker|my_adc:u1|my_adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm                                                                          ; altera_modular_adc_control_fsm         ; my_adc       ;
;                      |altera_std_synchronizer:u_clk_dft_synchronizer|           ; 0 (0)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |brick_breaker|my_adc:u1|my_adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_std_synchronizer:u_clk_dft_synchronizer                           ; altera_std_synchronizer                ; work         ;
;                      |altera_std_synchronizer:u_eoc_synchronizer|               ; 0 (0)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |brick_breaker|my_adc:u1|my_adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_std_synchronizer:u_eoc_synchronizer                               ; altera_std_synchronizer                ; work         ;
;                   |fiftyfivenm_adcblock_top_wrapper:adc_inst|                   ; 5 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |brick_breaker|my_adc:u1|my_adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|fiftyfivenm_adcblock_top_wrapper:adc_inst                                                                             ; fiftyfivenm_adcblock_top_wrapper       ; my_adc       ;
;                      |chsel_code_converter_sw_to_hw:decoder|                    ; 5 (5)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |brick_breaker|my_adc:u1|my_adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|fiftyfivenm_adcblock_top_wrapper:adc_inst|chsel_code_converter_sw_to_hw:decoder                                       ; chsel_code_converter_sw_to_hw          ; my_adc       ;
;                      |fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance| ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |brick_breaker|my_adc:u1|my_adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|fiftyfivenm_adcblock_top_wrapper:adc_inst|fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance                    ; fiftyfivenm_adcblock_primitive_wrapper ; my_adc       ;
;                |altera_modular_adc_sample_store:sample_store_internal|          ; 20 (20)             ; 21 (21)                   ; 768         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |brick_breaker|my_adc:u1|my_adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_sample_store:sample_store_internal                                                                                                             ; altera_modular_adc_sample_store        ; my_adc       ;
;                   |altera_modular_adc_sample_store_ram:u_ss_ram|                ; 0 (0)               ; 0 (0)                     ; 768         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |brick_breaker|my_adc:u1|my_adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_sample_store:sample_store_internal|altera_modular_adc_sample_store_ram:u_ss_ram                                                                ; altera_modular_adc_sample_store_ram    ; my_adc       ;
;                      |altsyncram:altsyncram_component|                          ; 0 (0)               ; 0 (0)                     ; 768         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |brick_breaker|my_adc:u1|my_adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_sample_store:sample_store_internal|altera_modular_adc_sample_store_ram:u_ss_ram|altsyncram:altsyncram_component                                ; altsyncram                             ; work         ;
;                         |altsyncram_v5s1:auto_generated|                        ; 0 (0)               ; 0 (0)                     ; 768         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |brick_breaker|my_adc:u1|my_adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_sample_store:sample_store_internal|altera_modular_adc_sample_store_ram:u_ss_ram|altsyncram:altsyncram_component|altsyncram_v5s1:auto_generated ; altsyncram_v5s1                        ; work         ;
;                |altera_modular_adc_sequencer:sequencer_internal|                ; 7 (0)               ; 7 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |brick_breaker|my_adc:u1|my_adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_sequencer:sequencer_internal                                                                                                                   ; altera_modular_adc_sequencer           ; my_adc       ;
;                   |altera_modular_adc_sequencer_ctrl:u_seq_ctrl|                ; 7 (7)               ; 7 (7)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |brick_breaker|my_adc:u1|my_adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_sequencer:sequencer_internal|altera_modular_adc_sequencer_ctrl:u_seq_ctrl                                                                      ; altera_modular_adc_sequencer_ctrl      ; my_adc       ;
;             |altpll:adc_pll|                                                    ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |brick_breaker|my_adc:u1|my_adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|altpll:adc_pll                                                                                                                                                                                                    ; altpll                                 ; work         ;
;                |MAX10_ADC_PLL_altpll:auto_generated|                            ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |brick_breaker|my_adc:u1|my_adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|altpll:adc_pll|MAX10_ADC_PLL_altpll:auto_generated                                                                                                                                                                ; MAX10_ADC_PLL_altpll                   ; work         ;
;    |sound_board:u0|                                                             ; 108 (108)           ; 36 (36)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |brick_breaker|sound_board:u0                                                                                                                                                                                                                                                                             ; sound_board                            ; work         ;
;    |sync:u3|                                                                    ; 3754 (643)          ; 339 (104)                 ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |brick_breaker|sync:u3                                                                                                                                                                                                                                                                                    ; sync                                   ; work         ;
;       |ball_movement:u0|                                                        ; 479 (479)           ; 235 (235)                 ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |brick_breaker|sync:u3|ball_movement:u0                                                                                                                                                                                                                                                                   ; ball_movement                          ; work         ;
;       |lpm_divide:Mod0|                                                         ; 1122 (0)            ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |brick_breaker|sync:u3|lpm_divide:Mod0                                                                                                                                                                                                                                                                    ; lpm_divide                             ; work         ;
;          |lpm_divide_25o:auto_generated|                                        ; 1122 (0)            ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |brick_breaker|sync:u3|lpm_divide:Mod0|lpm_divide_25o:auto_generated                                                                                                                                                                                                                                      ; lpm_divide_25o                         ; work         ;
;             |abs_divider_4dg:divider|                                           ; 1122 (58)           ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |brick_breaker|sync:u3|lpm_divide:Mod0|lpm_divide_25o:auto_generated|abs_divider_4dg:divider                                                                                                                                                                                                              ; abs_divider_4dg                        ; work         ;
;                |alt_u_div_ske:divider|                                          ; 1064 (1064)         ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |brick_breaker|sync:u3|lpm_divide:Mod0|lpm_divide_25o:auto_generated|abs_divider_4dg:divider|alt_u_div_ske:divider                                                                                                                                                                                        ; alt_u_div_ske                          ; work         ;
;       |lpm_divide:Mod1|                                                         ; 1510 (0)            ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |brick_breaker|sync:u3|lpm_divide:Mod1                                                                                                                                                                                                                                                                    ; lpm_divide                             ; work         ;
;          |lpm_divide_25o:auto_generated|                                        ; 1510 (0)            ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |brick_breaker|sync:u3|lpm_divide:Mod1|lpm_divide_25o:auto_generated                                                                                                                                                                                                                                      ; lpm_divide_25o                         ; work         ;
;             |abs_divider_4dg:divider|                                           ; 1510 (59)           ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |brick_breaker|sync:u3|lpm_divide:Mod1|lpm_divide_25o:auto_generated|abs_divider_4dg:divider                                                                                                                                                                                                              ; abs_divider_4dg                        ; work         ;
;                |alt_u_div_ske:divider|                                          ; 1387 (1387)         ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |brick_breaker|sync:u3|lpm_divide:Mod1|lpm_divide_25o:auto_generated|abs_divider_4dg:divider|alt_u_div_ske:divider                                                                                                                                                                                        ; alt_u_div_ske                          ; work         ;
;                |lpm_abs_8b9:my_abs_num|                                         ; 64 (64)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |brick_breaker|sync:u3|lpm_divide:Mod1|lpm_divide_25o:auto_generated|abs_divider_4dg:divider|lpm_abs_8b9:my_abs_num                                                                                                                                                                                       ; lpm_abs_8b9                            ; work         ;
+---------------------------------------------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                                                                                                          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; Name                                                                                                                                                                                                                                                                                                  ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF  ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; my_adc:u1|my_adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_sample_store:sample_store_internal|altera_modular_adc_sample_store_ram:u_ss_ram|altsyncram:altsyncram_component|altsyncram_v5s1:auto_generated|ALTSYNCRAM ; M9K  ; Simple Dual Port ; 64           ; 16           ; 64           ; 16           ; 1024 ; None ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                      ;
+--------+--------------+---------+--------------+--------------+--------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance          ; IP Include File ;
+--------+--------------+---------+--------------+--------------+--------------------------+-----------------+
; N/A    ; Qsys         ; 20.1    ; N/A          ; N/A          ; |brick_breaker|my_adc:u1 ; my_adc.qsys     ;
; Altera ; ALTPLL       ; 20.1    ; N/A          ; N/A          ; |brick_breaker|myPLL:u2  ; myPLL.vhd       ;
; Altera ; ALTPLL       ; 20.1    ; N/A          ; N/A          ; |brick_breaker|adcPLL:u4 ; adcPLL.vhd      ;
+--------+--------------+---------+--------------+--------------+--------------------------+-----------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |brick_breaker|sync:u3|current_hs_state                                                                                             ;
+--------------------------------+-------------------------+-------------------------------+-------------------------+--------------------------------+
; Name                           ; current_hs_state.P_DATA ; current_hs_state.H_BACK_PORCH ; current_hs_state.H_SYNC ; current_hs_state.H_FRONT_PORCH ;
+--------------------------------+-------------------------+-------------------------------+-------------------------+--------------------------------+
; current_hs_state.H_FRONT_PORCH ; 0                       ; 0                             ; 0                       ; 0                              ;
; current_hs_state.H_SYNC        ; 0                       ; 0                             ; 1                       ; 1                              ;
; current_hs_state.H_BACK_PORCH  ; 0                       ; 1                             ; 0                       ; 1                              ;
; current_hs_state.P_DATA        ; 1                       ; 0                             ; 0                       ; 1                              ;
+--------------------------------+-------------------------+-------------------------------+-------------------------+--------------------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |brick_breaker|sync:u3|current_vs_state                                                                                           ;
+--------------------------------+-----------------------+-------------------------------+-------------------------+--------------------------------+
; Name                           ; current_vs_state.DATA ; current_vs_state.V_BACK_PORCH ; current_vs_state.V_SYNC ; current_vs_state.V_FRONT_PORCH ;
+--------------------------------+-----------------------+-------------------------------+-------------------------+--------------------------------+
; current_vs_state.V_FRONT_PORCH ; 0                     ; 0                             ; 0                       ; 0                              ;
; current_vs_state.V_SYNC        ; 0                     ; 0                             ; 1                       ; 1                              ;
; current_vs_state.V_BACK_PORCH  ; 0                     ; 1                             ; 0                       ; 1                              ;
; current_vs_state.DATA          ; 1                     ; 0                             ; 0                       ; 1                              ;
+--------------------------------+-----------------------+-------------------------------+-------------------------+--------------------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |brick_breaker|sync:u3|ball_movement:u0|current_ball_state                                                                                                                                                                                                                                                                                              ;
+---------------------------------+---------------------------+---------------------------+---------------------------+---------------------------+--------------------------+------------------------+------------------------+------------------------+---------------------------------+----------------------------+------------------------+-------------------------+
; Name                            ; current_ball_state.PAD_L2 ; current_ball_state.PAD_L1 ; current_ball_state.PAD_R2 ; current_ball_state.PAD_R1 ; current_ball_state.PAD_C ; current_ball_state.TOP ; current_ball_state.LEF ; current_ball_state.RIG ; current_ball_state.NO_COLLISION ; current_ball_state.INITIAL ; current_ball_state.DIE ; current_ball_state.IDLE ;
+---------------------------------+---------------------------+---------------------------+---------------------------+---------------------------+--------------------------+------------------------+------------------------+------------------------+---------------------------------+----------------------------+------------------------+-------------------------+
; current_ball_state.IDLE         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                        ; 0                      ; 0                      ; 0                      ; 0                               ; 0                          ; 0                      ; 0                       ;
; current_ball_state.DIE          ; 0                         ; 0                         ; 0                         ; 0                         ; 0                        ; 0                      ; 0                      ; 0                      ; 0                               ; 0                          ; 1                      ; 1                       ;
; current_ball_state.INITIAL      ; 0                         ; 0                         ; 0                         ; 0                         ; 0                        ; 0                      ; 0                      ; 0                      ; 0                               ; 1                          ; 0                      ; 1                       ;
; current_ball_state.NO_COLLISION ; 0                         ; 0                         ; 0                         ; 0                         ; 0                        ; 0                      ; 0                      ; 0                      ; 1                               ; 0                          ; 0                      ; 1                       ;
; current_ball_state.RIG          ; 0                         ; 0                         ; 0                         ; 0                         ; 0                        ; 0                      ; 0                      ; 1                      ; 0                               ; 0                          ; 0                      ; 1                       ;
; current_ball_state.LEF          ; 0                         ; 0                         ; 0                         ; 0                         ; 0                        ; 0                      ; 1                      ; 0                      ; 0                               ; 0                          ; 0                      ; 1                       ;
; current_ball_state.TOP          ; 0                         ; 0                         ; 0                         ; 0                         ; 0                        ; 1                      ; 0                      ; 0                      ; 0                               ; 0                          ; 0                      ; 1                       ;
; current_ball_state.PAD_C        ; 0                         ; 0                         ; 0                         ; 0                         ; 1                        ; 0                      ; 0                      ; 0                      ; 0                               ; 0                          ; 0                      ; 1                       ;
; current_ball_state.PAD_R1       ; 0                         ; 0                         ; 0                         ; 1                         ; 0                        ; 0                      ; 0                      ; 0                      ; 0                               ; 0                          ; 0                      ; 1                       ;
; current_ball_state.PAD_R2       ; 0                         ; 0                         ; 1                         ; 0                         ; 0                        ; 0                      ; 0                      ; 0                      ; 0                               ; 0                          ; 0                      ; 1                       ;
; current_ball_state.PAD_L1       ; 0                         ; 1                         ; 0                         ; 0                         ; 0                        ; 0                      ; 0                      ; 0                      ; 0                               ; 0                          ; 0                      ; 1                       ;
; current_ball_state.PAD_L2       ; 1                         ; 0                         ; 0                         ; 0                         ; 0                        ; 0                      ; 0                      ; 0                      ; 0                               ; 0                          ; 0                      ; 1                       ;
+---------------------------------+---------------------------+---------------------------+---------------------------+---------------------------+--------------------------+------------------------+------------------------+------------------------+---------------------------------+----------------------------+------------------------+-------------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |brick_breaker|my_adc:u1|my_adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState                                                                                                 ;
+----------------------------------+-------------------------------+-------------------------------+----------------------------------+--------------------------------+---------------------+----------------------+
; Name                             ; currState.doneConversionState ; currState.readConversionState ; currState.pendingConversionState ; currState.turnOnSequencerState ; currState.idleState ; currState.resetState ;
+----------------------------------+-------------------------------+-------------------------------+----------------------------------+--------------------------------+---------------------+----------------------+
; currState.resetState             ; 0                             ; 0                             ; 0                                ; 0                              ; 0                   ; 0                    ;
; currState.idleState              ; 0                             ; 0                             ; 0                                ; 0                              ; 1                   ; 1                    ;
; currState.turnOnSequencerState   ; 0                             ; 0                             ; 0                                ; 1                              ; 0                   ; 1                    ;
; currState.pendingConversionState ; 0                             ; 0                             ; 1                                ; 0                              ; 0                   ; 1                    ;
; currState.readConversionState    ; 0                             ; 1                             ; 0                                ; 0                              ; 0                   ; 1                    ;
; currState.doneConversionState    ; 1                             ; 0                             ; 0                                ; 0                              ; 0                   ; 1                    ;
+----------------------------------+-------------------------------+-------------------------------+----------------------------------+--------------------------------+---------------------+----------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |brick_breaker|my_adc:u1|my_adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|ctrl_state                                                                                                                                                                                                                                                        ;
+---------------------------+------------------+---------------------+-------------------------+---------------------------+----------------------+-------------------------+-------------------------+-------------------------+--------------------+----------------------+-----------------+---------------------+---------------------+-------------------+-----------------+----------------------+---------------------+------------------------+------------------------+-------------------+-----------------+
; Name                      ; ctrl_state.SYNC1 ; ctrl_state.AVRG_CNT ; ctrl_state.PUTRESP_PEND ; ctrl_state.WAIT_PEND_DLY1 ; ctrl_state.WAIT_PEND ; ctrl_state.PUTRESP_DLY3 ; ctrl_state.PUTRESP_DLY2 ; ctrl_state.PUTRESP_DLY1 ; ctrl_state.PUTRESP ; ctrl_state.CONV_DLY1 ; ctrl_state.CONV ; ctrl_state.PRE_CONV ; ctrl_state.GETCMD_W ; ctrl_state.GETCMD ; ctrl_state.WAIT ; ctrl_state.PWRUP_SOC ; ctrl_state.PWRUP_CH ; ctrl_state.PWRDWN_DONE ; ctrl_state.PWRDWN_TSEN ; ctrl_state.PWRDWN ; ctrl_state.IDLE ;
+---------------------------+------------------+---------------------+-------------------------+---------------------------+----------------------+-------------------------+-------------------------+-------------------------+--------------------+----------------------+-----------------+---------------------+---------------------+-------------------+-----------------+----------------------+---------------------+------------------------+------------------------+-------------------+-----------------+
; ctrl_state.IDLE           ; 0                ; 0                   ; 0                       ; 0                         ; 0                    ; 0                       ; 0                       ; 0                       ; 0                  ; 0                    ; 0               ; 0                   ; 0                   ; 0                 ; 0               ; 0                    ; 0                   ; 0                      ; 0                      ; 0                 ; 0               ;
; ctrl_state.PWRDWN         ; 0                ; 0                   ; 0                       ; 0                         ; 0                    ; 0                       ; 0                       ; 0                       ; 0                  ; 0                    ; 0               ; 0                   ; 0                   ; 0                 ; 0               ; 0                    ; 0                   ; 0                      ; 0                      ; 1                 ; 1               ;
; ctrl_state.PWRDWN_TSEN    ; 0                ; 0                   ; 0                       ; 0                         ; 0                    ; 0                       ; 0                       ; 0                       ; 0                  ; 0                    ; 0               ; 0                   ; 0                   ; 0                 ; 0               ; 0                    ; 0                   ; 0                      ; 1                      ; 0                 ; 1               ;
; ctrl_state.PWRDWN_DONE    ; 0                ; 0                   ; 0                       ; 0                         ; 0                    ; 0                       ; 0                       ; 0                       ; 0                  ; 0                    ; 0               ; 0                   ; 0                   ; 0                 ; 0               ; 0                    ; 0                   ; 1                      ; 0                      ; 0                 ; 1               ;
; ctrl_state.PWRUP_CH       ; 0                ; 0                   ; 0                       ; 0                         ; 0                    ; 0                       ; 0                       ; 0                       ; 0                  ; 0                    ; 0               ; 0                   ; 0                   ; 0                 ; 0               ; 0                    ; 1                   ; 0                      ; 0                      ; 0                 ; 1               ;
; ctrl_state.PWRUP_SOC      ; 0                ; 0                   ; 0                       ; 0                         ; 0                    ; 0                       ; 0                       ; 0                       ; 0                  ; 0                    ; 0               ; 0                   ; 0                   ; 0                 ; 0               ; 1                    ; 0                   ; 0                      ; 0                      ; 0                 ; 1               ;
; ctrl_state.WAIT           ; 0                ; 0                   ; 0                       ; 0                         ; 0                    ; 0                       ; 0                       ; 0                       ; 0                  ; 0                    ; 0               ; 0                   ; 0                   ; 0                 ; 1               ; 0                    ; 0                   ; 0                      ; 0                      ; 0                 ; 1               ;
; ctrl_state.GETCMD         ; 0                ; 0                   ; 0                       ; 0                         ; 0                    ; 0                       ; 0                       ; 0                       ; 0                  ; 0                    ; 0               ; 0                   ; 0                   ; 1                 ; 0               ; 0                    ; 0                   ; 0                      ; 0                      ; 0                 ; 1               ;
; ctrl_state.GETCMD_W       ; 0                ; 0                   ; 0                       ; 0                         ; 0                    ; 0                       ; 0                       ; 0                       ; 0                  ; 0                    ; 0               ; 0                   ; 1                   ; 0                 ; 0               ; 0                    ; 0                   ; 0                      ; 0                      ; 0                 ; 1               ;
; ctrl_state.PRE_CONV       ; 0                ; 0                   ; 0                       ; 0                         ; 0                    ; 0                       ; 0                       ; 0                       ; 0                  ; 0                    ; 0               ; 1                   ; 0                   ; 0                 ; 0               ; 0                    ; 0                   ; 0                      ; 0                      ; 0                 ; 1               ;
; ctrl_state.CONV           ; 0                ; 0                   ; 0                       ; 0                         ; 0                    ; 0                       ; 0                       ; 0                       ; 0                  ; 0                    ; 1               ; 0                   ; 0                   ; 0                 ; 0               ; 0                    ; 0                   ; 0                      ; 0                      ; 0                 ; 1               ;
; ctrl_state.CONV_DLY1      ; 0                ; 0                   ; 0                       ; 0                         ; 0                    ; 0                       ; 0                       ; 0                       ; 0                  ; 1                    ; 0               ; 0                   ; 0                   ; 0                 ; 0               ; 0                    ; 0                   ; 0                      ; 0                      ; 0                 ; 1               ;
; ctrl_state.PUTRESP        ; 0                ; 0                   ; 0                       ; 0                         ; 0                    ; 0                       ; 0                       ; 0                       ; 1                  ; 0                    ; 0               ; 0                   ; 0                   ; 0                 ; 0               ; 0                    ; 0                   ; 0                      ; 0                      ; 0                 ; 1               ;
; ctrl_state.PUTRESP_DLY1   ; 0                ; 0                   ; 0                       ; 0                         ; 0                    ; 0                       ; 0                       ; 1                       ; 0                  ; 0                    ; 0               ; 0                   ; 0                   ; 0                 ; 0               ; 0                    ; 0                   ; 0                      ; 0                      ; 0                 ; 1               ;
; ctrl_state.PUTRESP_DLY2   ; 0                ; 0                   ; 0                       ; 0                         ; 0                    ; 0                       ; 1                       ; 0                       ; 0                  ; 0                    ; 0               ; 0                   ; 0                   ; 0                 ; 0               ; 0                    ; 0                   ; 0                      ; 0                      ; 0                 ; 1               ;
; ctrl_state.PUTRESP_DLY3   ; 0                ; 0                   ; 0                       ; 0                         ; 0                    ; 1                       ; 0                       ; 0                       ; 0                  ; 0                    ; 0               ; 0                   ; 0                   ; 0                 ; 0               ; 0                    ; 0                   ; 0                      ; 0                      ; 0                 ; 1               ;
; ctrl_state.WAIT_PEND      ; 0                ; 0                   ; 0                       ; 0                         ; 1                    ; 0                       ; 0                       ; 0                       ; 0                  ; 0                    ; 0               ; 0                   ; 0                   ; 0                 ; 0               ; 0                    ; 0                   ; 0                      ; 0                      ; 0                 ; 1               ;
; ctrl_state.WAIT_PEND_DLY1 ; 0                ; 0                   ; 0                       ; 1                         ; 0                    ; 0                       ; 0                       ; 0                       ; 0                  ; 0                    ; 0               ; 0                   ; 0                   ; 0                 ; 0               ; 0                    ; 0                   ; 0                      ; 0                      ; 0                 ; 1               ;
; ctrl_state.PUTRESP_PEND   ; 0                ; 0                   ; 1                       ; 0                         ; 0                    ; 0                       ; 0                       ; 0                       ; 0                  ; 0                    ; 0               ; 0                   ; 0                   ; 0                 ; 0               ; 0                    ; 0                   ; 0                      ; 0                      ; 0                 ; 1               ;
; ctrl_state.AVRG_CNT       ; 0                ; 1                   ; 0                       ; 0                         ; 0                    ; 0                       ; 0                       ; 0                       ; 0                  ; 0                    ; 0               ; 0                   ; 0                   ; 0                 ; 0               ; 0                    ; 0                   ; 0                      ; 0                      ; 0                 ; 1               ;
; ctrl_state.SYNC1          ; 1                ; 0                   ; 0                       ; 0                         ; 0                    ; 0                       ; 0                       ; 0                       ; 0                  ; 0                    ; 0               ; 0                   ; 0                   ; 0                 ; 0               ; 0                    ; 0                   ; 0                      ; 0                      ; 0                 ; 1               ;
+---------------------------+------------------+---------------------+-------------------------+---------------------------+----------------------+-------------------------+-------------------------+-------------------------+--------------------+----------------------+-----------------+---------------------+---------------------+-------------------+-----------------+----------------------+---------------------+------------------------+------------------------+-------------------+-----------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                                                                                                                                                                                                         ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                                                                                                                                                                                                                            ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; my_adc:u1|my_adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_std_synchronizer:u_eoc_synchronizer|dreg[0]     ; yes                                                              ; yes                                        ;
; my_adc:u1|my_adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_std_synchronizer:u_eoc_synchronizer|din_s1      ; yes                                                              ; yes                                        ;
; my_adc:u1|my_adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_std_synchronizer:u_clk_dft_synchronizer|dreg[0] ; yes                                                              ; yes                                        ;
; my_adc:u1|my_adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_std_synchronizer:u_clk_dft_synchronizer|din_s1  ; yes                                                              ; yes                                        ;
; Total number of protected registers is 4                                                                                                                                                                                                                                 ;                                                                  ;                                            ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                   ;
+-----------------------------------------------------+------------------------+------------------------+
; Latch Name                                          ; Latch Enable Signal    ; Free of Timing Hazards ;
+-----------------------------------------------------+------------------------+------------------------+
; sync:u3|pixel_data[8]                               ; sync:u3|pixel_data[11] ; yes                    ;
; sync:u3|pixel_data[9]                               ; sync:u3|pixel_data[11] ; yes                    ;
; sync:u3|pixel_data[10]                              ; sync:u3|pixel_data[11] ; yes                    ;
; sync:u3|pixel_data[11]                              ; sync:u3|pixel_data[11] ; yes                    ;
; sync:u3|pixel_data[4]                               ; sync:u3|pixel_data[11] ; yes                    ;
; sync:u3|pixel_data[5]                               ; sync:u3|pixel_data[11] ; yes                    ;
; sync:u3|pixel_data[6]                               ; sync:u3|pixel_data[11] ; yes                    ;
; sync:u3|pixel_data[7]                               ; sync:u3|pixel_data[11] ; yes                    ;
; sync:u3|pixel_data[0]                               ; sync:u3|pixel_data[11] ; yes                    ;
; sync:u3|pixel_data[1]                               ; sync:u3|pixel_data[11] ; yes                    ;
; sync:u3|pixel_data[2]                               ; sync:u3|pixel_data[11] ; yes                    ;
; sync:u3|pixel_data[3]                               ; sync:u3|pixel_data[11] ; yes                    ;
; sync:u3|pad_pos[9]                                  ; sync:u3|m              ; yes                    ;
; sync:u3|pad_pos[8]                                  ; sync:u3|m              ; yes                    ;
; sync:u3|pad_pos[7]                                  ; sync:u3|m              ; yes                    ;
; sync:u3|pad_pos[6]                                  ; sync:u3|m              ; yes                    ;
; sync:u3|pad_pos[5]                                  ; sync:u3|m              ; yes                    ;
; sync:u3|pad_pos[4]                                  ; sync:u3|m              ; yes                    ;
; sync:u3|pad_pos[3]                                  ; sync:u3|m              ; yes                    ;
; sync:u3|pad_pos[2]                                  ; sync:u3|m              ; yes                    ;
; sync:u3|pad_pos[1]                                  ; sync:u3|m              ; yes                    ;
; sync:u3|pad_pos[0]                                  ; sync:u3|m              ; yes                    ;
; Number of user-specified and inferred latches = 22  ;                        ;                        ;
+-----------------------------------------------------+------------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                                                                                                                                                                                                  ; Reason for Removal                                                                                                                                                                                                                                ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; my_adc:u1|my_adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_sample_store:sample_store_internal|e_eop                                                                                                                                                                                                                           ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                            ;
; my_adc:u1|my_adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_sample_store:sample_store_internal|csr_readdata[1..11]                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                            ;
; my_adc:u1|my_adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_sequencer:sequencer_internal|altera_modular_adc_sequencer_csr:u_seq_csr|mode[0..2]                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                            ;
; my_adc:u1|my_adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sequencer_on                                                                                                                                                                                                                                                                                                                          ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                            ;
; my_adc:u1|my_adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_sequencer:sequencer_internal|altera_modular_adc_sequencer_csr:u_seq_csr|sw_clr_run                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                            ;
; my_adc:u1|my_adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_sequencer:sequencer_internal|altera_modular_adc_sequencer_ctrl:u_seq_ctrl|cmd_channel[3]                                                                                                                                                                           ; Merged with my_adc:u1|my_adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_sequencer:sequencer_internal|altera_modular_adc_sequencer_ctrl:u_seq_ctrl|cmd_channel[4]  ;
; sync:u3|count2[31]                                                                                                                                                                                                                                                                                                                                                                                             ; Merged with sync:u3|count1[31]                                                                                                                                                                                                                    ;
; sync:u3|count2[30]                                                                                                                                                                                                                                                                                                                                                                                             ; Merged with sync:u3|count1[30]                                                                                                                                                                                                                    ;
; sync:u3|count2[29]                                                                                                                                                                                                                                                                                                                                                                                             ; Merged with sync:u3|count1[29]                                                                                                                                                                                                                    ;
; sync:u3|count2[28]                                                                                                                                                                                                                                                                                                                                                                                             ; Merged with sync:u3|count1[28]                                                                                                                                                                                                                    ;
; sync:u3|count2[27]                                                                                                                                                                                                                                                                                                                                                                                             ; Merged with sync:u3|count1[27]                                                                                                                                                                                                                    ;
; sync:u3|count2[26]                                                                                                                                                                                                                                                                                                                                                                                             ; Merged with sync:u3|count1[26]                                                                                                                                                                                                                    ;
; sync:u3|count2[25]                                                                                                                                                                                                                                                                                                                                                                                             ; Merged with sync:u3|count1[25]                                                                                                                                                                                                                    ;
; sync:u3|count2[24]                                                                                                                                                                                                                                                                                                                                                                                             ; Merged with sync:u3|count1[24]                                                                                                                                                                                                                    ;
; sync:u3|count2[23]                                                                                                                                                                                                                                                                                                                                                                                             ; Merged with sync:u3|count1[23]                                                                                                                                                                                                                    ;
; sync:u3|count2[22]                                                                                                                                                                                                                                                                                                                                                                                             ; Merged with sync:u3|count1[22]                                                                                                                                                                                                                    ;
; sync:u3|count2[21]                                                                                                                                                                                                                                                                                                                                                                                             ; Merged with sync:u3|count1[21]                                                                                                                                                                                                                    ;
; sync:u3|count2[20]                                                                                                                                                                                                                                                                                                                                                                                             ; Merged with sync:u3|count1[20]                                                                                                                                                                                                                    ;
; sync:u3|count2[19]                                                                                                                                                                                                                                                                                                                                                                                             ; Merged with sync:u3|count1[19]                                                                                                                                                                                                                    ;
; sync:u3|count2[18]                                                                                                                                                                                                                                                                                                                                                                                             ; Merged with sync:u3|count1[18]                                                                                                                                                                                                                    ;
; sync:u3|count2[17]                                                                                                                                                                                                                                                                                                                                                                                             ; Merged with sync:u3|count1[17]                                                                                                                                                                                                                    ;
; sync:u3|count2[16]                                                                                                                                                                                                                                                                                                                                                                                             ; Merged with sync:u3|count1[16]                                                                                                                                                                                                                    ;
; sync:u3|count2[15]                                                                                                                                                                                                                                                                                                                                                                                             ; Merged with sync:u3|count1[15]                                                                                                                                                                                                                    ;
; sync:u3|count2[14]                                                                                                                                                                                                                                                                                                                                                                                             ; Merged with sync:u3|count1[14]                                                                                                                                                                                                                    ;
; sync:u3|count2[13]                                                                                                                                                                                                                                                                                                                                                                                             ; Merged with sync:u3|count1[13]                                                                                                                                                                                                                    ;
; sync:u3|count2[12]                                                                                                                                                                                                                                                                                                                                                                                             ; Merged with sync:u3|count1[12]                                                                                                                                                                                                                    ;
; sync:u3|count2[11]                                                                                                                                                                                                                                                                                                                                                                                             ; Merged with sync:u3|count1[11]                                                                                                                                                                                                                    ;
; sync:u3|count2[10]                                                                                                                                                                                                                                                                                                                                                                                             ; Merged with sync:u3|count1[10]                                                                                                                                                                                                                    ;
; sync:u3|count2[9]                                                                                                                                                                                                                                                                                                                                                                                              ; Merged with sync:u3|count1[9]                                                                                                                                                                                                                     ;
; sync:u3|count2[8]                                                                                                                                                                                                                                                                                                                                                                                              ; Merged with sync:u3|count1[8]                                                                                                                                                                                                                     ;
; sync:u3|count2[7]                                                                                                                                                                                                                                                                                                                                                                                              ; Merged with sync:u3|count1[7]                                                                                                                                                                                                                     ;
; sync:u3|count2[6]                                                                                                                                                                                                                                                                                                                                                                                              ; Merged with sync:u3|count1[6]                                                                                                                                                                                                                     ;
; sync:u3|count2[5]                                                                                                                                                                                                                                                                                                                                                                                              ; Merged with sync:u3|count1[5]                                                                                                                                                                                                                     ;
; sync:u3|count2[4]                                                                                                                                                                                                                                                                                                                                                                                              ; Merged with sync:u3|count1[4]                                                                                                                                                                                                                     ;
; sync:u3|count2[3]                                                                                                                                                                                                                                                                                                                                                                                              ; Merged with sync:u3|count1[3]                                                                                                                                                                                                                     ;
; sync:u3|count2[2]                                                                                                                                                                                                                                                                                                                                                                                              ; Merged with sync:u3|count1[2]                                                                                                                                                                                                                     ;
; sync:u3|count2[1]                                                                                                                                                                                                                                                                                                                                                                                              ; Merged with sync:u3|count1[1]                                                                                                                                                                                                                     ;
; sync:u3|count2[0]                                                                                                                                                                                                                                                                                                                                                                                              ; Merged with sync:u3|count1[0]                                                                                                                                                                                                                     ;
; my_adc:u1|my_adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|chsel[4]                                                                                                                                                                                     ; Merged with my_adc:u1|my_adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|chsel[3]            ;
; my_adc:u1|my_adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_sequencer:sequencer_internal|altera_modular_adc_sequencer_csr:u_seq_csr|run                                                                                                                                                                                        ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                            ;
; my_adc:u1|my_adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_sequencer:sequencer_internal|altera_modular_adc_sequencer_ctrl:u_seq_ctrl|seq_state                                                                                                                                                                                ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                            ;
; my_adc:u1|my_adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|prev_cmd_is_ts                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                            ;
; my_adc:u1|my_adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|cntr_n2b:rd_ptr_count|counter_reg_bit[0..5]                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                            ;
; my_adc:u1|my_adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|cntr_n2b:wr_ptr|counter_reg_bit[0..5]                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                            ;
; my_adc:u1|my_adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|a_fefifo_c6e:fifo_state|cntr_337:count_usedw|counter_reg_bit[0..5] ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                            ;
; sound_board:u0|sound_effect_sig[2]                                                                                                                                                                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                            ;
; my_adc:u1|my_adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_sequencer:sequencer_internal|altera_modular_adc_sequencer_ctrl:u_seq_ctrl|cmd_channel[4]                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                            ;
; my_adc:u1|my_adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|avrg_sum[0..17]                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                            ;
; my_adc:u1|my_adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|frst_64_ptr_done                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                            ;
; my_adc:u1|my_adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|a_fefifo_c6e:fifo_state|b_full                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                            ;
; my_adc:u1|my_adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|tsen                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                            ;
; my_adc:u1|my_adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|a_fefifo_c6e:fifo_state|b_non_empty                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                            ;
; my_adc:u1|my_adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|avrg_cnt_done                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                       ;
; my_adc:u1|my_adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_sequencer:sequencer_internal|altera_modular_adc_sequencer_ctrl:u_seq_ctrl|cmd_valid                                                                                                                                                                                ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                            ;
; my_adc:u1|my_adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_sample_store:sample_store_internal|csr_readdata[0]                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                            ;
; my_adc:u1|my_adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|cmd_fetched                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                            ;
; my_adc:u1|my_adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|ctrl_state.WAIT                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                       ;
; my_adc:u1|my_adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|ctrl_state.GETCMD_W                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                       ;
; my_adc:u1|my_adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|ctrl_state.AVRG_CNT                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                       ;
; my_adc:u1|my_adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|ctrl_state.SYNC1                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                       ;
; my_adc:u1|my_adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState~2                                                                                                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                       ;
; my_adc:u1|my_adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState~3                                                                                                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                       ;
; my_adc:u1|my_adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState~4                                                                                                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                       ;
; my_adc:u1|my_adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|ctrl_state~4                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                       ;
; my_adc:u1|my_adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|ctrl_state~5                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                       ;
; my_adc:u1|my_adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|ctrl_state~6                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                       ;
; my_adc:u1|my_adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|ctrl_state~7                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                       ;
; my_adc:u1|my_adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|ctrl_state~8                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                       ;
; my_adc:u1|my_adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.turnOnSequencerState                                                                                                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                            ;
; my_adc:u1|my_adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|ctrl_state.PUTRESP                                                                                                                                                                           ; Merged with my_adc:u1|my_adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|conv_dly1_s_flp     ;
; my_adc:u1|my_adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|ctrl_state.WAIT_PEND                                                                                                                                                                         ; Merged with my_adc:u1|my_adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|ctrl_state.PRE_CONV ;
; my_adc:u1|my_adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|ctrl_state.PUTRESP_DLY1                                                                                                                                                                      ; Merged with my_adc:u1|my_adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|cmd_ready           ;
; my_adc:u1|my_adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|ctrl_state.PRE_CONV                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                            ;
; my_adc:u1|my_adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|ctrl_state.WAIT_PEND_DLY1                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                            ;
; my_adc:u1|my_adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|ctrl_state.PUTRESP_PEND                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                            ;
; my_adc:u1|my_adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|pend                                                                                                                                                                                         ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                            ;
; my_adc:u1|my_adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|cmd_ready                                                                                                                                                                                    ; Merged with my_adc:u1|my_adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|rsp_valid           ;
; Total Number of Removed Registers = 121                                                                                                                                                                                                                                                                                                                                                                        ;                                                                                                                                                                                                                                                   ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                                                                                                                                                              ; Reason for Removal        ; Registers Removed due to This Register                                                                                                                                                                                                                                                                                                                                                                       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; my_adc:u1|my_adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|prev_cmd_is_ts                                                                                                                                           ; Stuck at GND              ; my_adc:u1|my_adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|cntr_n2b:wr_ptr|counter_reg_bit[5],                              ;
;                                                                                                                                                                                                                                                                                                                                                                            ; due to stuck port data_in ; my_adc:u1|my_adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|cntr_n2b:wr_ptr|counter_reg_bit[4],                              ;
;                                                                                                                                                                                                                                                                                                                                                                            ;                           ; my_adc:u1|my_adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|cntr_n2b:wr_ptr|counter_reg_bit[3],                              ;
;                                                                                                                                                                                                                                                                                                                                                                            ;                           ; my_adc:u1|my_adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|cntr_n2b:wr_ptr|counter_reg_bit[2],                              ;
;                                                                                                                                                                                                                                                                                                                                                                            ;                           ; my_adc:u1|my_adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|cntr_n2b:wr_ptr|counter_reg_bit[1],                              ;
;                                                                                                                                                                                                                                                                                                                                                                            ;                           ; my_adc:u1|my_adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|cntr_n2b:wr_ptr|counter_reg_bit[0],                              ;
;                                                                                                                                                                                                                                                                                                                                                                            ;                           ; my_adc:u1|my_adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|a_fefifo_c6e:fifo_state|cntr_337:count_usedw|counter_reg_bit[5], ;
;                                                                                                                                                                                                                                                                                                                                                                            ;                           ; my_adc:u1|my_adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|a_fefifo_c6e:fifo_state|cntr_337:count_usedw|counter_reg_bit[4], ;
;                                                                                                                                                                                                                                                                                                                                                                            ;                           ; my_adc:u1|my_adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|a_fefifo_c6e:fifo_state|cntr_337:count_usedw|counter_reg_bit[3], ;
;                                                                                                                                                                                                                                                                                                                                                                            ;                           ; my_adc:u1|my_adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|a_fefifo_c6e:fifo_state|cntr_337:count_usedw|counter_reg_bit[2], ;
;                                                                                                                                                                                                                                                                                                                                                                            ;                           ; my_adc:u1|my_adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|a_fefifo_c6e:fifo_state|cntr_337:count_usedw|counter_reg_bit[1], ;
;                                                                                                                                                                                                                                                                                                                                                                            ;                           ; my_adc:u1|my_adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|a_fefifo_c6e:fifo_state|cntr_337:count_usedw|counter_reg_bit[0], ;
;                                                                                                                                                                                                                                                                                                                                                                            ;                           ; my_adc:u1|my_adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|avrg_sum[17],                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                            ;                           ; my_adc:u1|my_adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|avrg_sum[16],                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                            ;                           ; my_adc:u1|my_adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|avrg_sum[15],                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                            ;                           ; my_adc:u1|my_adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|avrg_sum[14],                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                            ;                           ; my_adc:u1|my_adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|avrg_sum[13],                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                            ;                           ; my_adc:u1|my_adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|avrg_sum[12],                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                            ;                           ; my_adc:u1|my_adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|avrg_sum[11],                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                            ;                           ; my_adc:u1|my_adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|avrg_sum[10],                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                            ;                           ; my_adc:u1|my_adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|avrg_sum[9],                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                            ;                           ; my_adc:u1|my_adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|avrg_sum[8],                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                            ;                           ; my_adc:u1|my_adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|avrg_sum[7],                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                            ;                           ; my_adc:u1|my_adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|avrg_sum[6],                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                            ;                           ; my_adc:u1|my_adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|avrg_sum[5],                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                            ;                           ; my_adc:u1|my_adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|avrg_sum[4],                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                            ;                           ; my_adc:u1|my_adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|avrg_sum[3],                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                            ;                           ; my_adc:u1|my_adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|avrg_sum[2],                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                            ;                           ; my_adc:u1|my_adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|avrg_sum[1],                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                            ;                           ; my_adc:u1|my_adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|avrg_sum[0],                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                            ;                           ; my_adc:u1|my_adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|tsen,                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                            ;                           ; my_adc:u1|my_adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|avrg_cnt_done                                                                                                                                                                              ;
; my_adc:u1|my_adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_sequencer:sequencer_internal|altera_modular_adc_sequencer_csr:u_seq_csr|mode[2]                                                                                                                                                ; Stuck at GND              ; my_adc:u1|my_adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_sequencer:sequencer_internal|altera_modular_adc_sequencer_csr:u_seq_csr|sw_clr_run,                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                            ; due to stuck port data_in ; my_adc:u1|my_adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_sequencer:sequencer_internal|altera_modular_adc_sequencer_ctrl:u_seq_ctrl|seq_state,                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                            ;                           ; my_adc:u1|my_adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_sequencer:sequencer_internal|altera_modular_adc_sequencer_ctrl:u_seq_ctrl|cmd_channel[4],                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                            ;                           ; my_adc:u1|my_adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_sequencer:sequencer_internal|altera_modular_adc_sequencer_ctrl:u_seq_ctrl|cmd_valid                                                                                                                                                                              ;
; my_adc:u1|my_adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_sample_store:sample_store_internal|e_eop                                                                                                                                                                                       ; Stuck at VCC              ; my_adc:u1|my_adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_sample_store:sample_store_internal|csr_readdata[0]                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                            ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                              ;
; my_adc:u1|my_adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|a_fefifo_c6e:fifo_state|b_full ; Stuck at GND              ; my_adc:u1|my_adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|a_fefifo_c6e:fifo_state|b_non_empty                              ;
;                                                                                                                                                                                                                                                                                                                                                                            ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                              ;
; my_adc:u1|my_adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|ctrl_state.WAIT_PEND_DLY1                                                                                                                                ; Stuck at GND              ; my_adc:u1|my_adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|pend                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                            ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                              ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 496   ;
; Number of registers using Synchronous Clear  ; 198   ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 280   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-----------------------------------------------------+
; Inverted Register Statistics                        ;
+-------------------------------------------+---------+
; Inverted Register                         ; Fan out ;
+-------------------------------------------+---------+
; sync:u3|ball_movement:u0|ball_x[31]       ; 8       ;
; sync:u3|ball_movement:u0|ball_x[0]        ; 4       ;
; sync:u3|ball_movement:u0|ball_y[31]       ; 6       ;
; sync:u3|ball_movement:u0|ball_y[0]        ; 4       ;
; sync:u3|ball_movement:u0|ball_x_holder[8] ; 3       ;
; sync:u3|ball_movement:u0|ball_x_holder[5] ; 3       ;
; sync:u3|ball_movement:u0|ball_x_holder[4] ; 3       ;
; sync:u3|ball_movement:u0|ball_x_holder[3] ; 3       ;
; sync:u3|ball_movement:u0|ball_x_holder[2] ; 3       ;
; sync:u3|ball_movement:u0|ball_y_holder[7] ; 4       ;
; sync:u3|ball_movement:u0|ball_y_holder[6] ; 4       ;
; sync:u3|ball_movement:u0|ball_y_holder[5] ; 4       ;
; sync:u3|ball_movement:u0|ball_y_holder[4] ; 4       ;
; sync:u3|ball_movement:u0|ball_y_holder[3] ; 4       ;
; sync:u3|ball_movement:u0|ball_y_holder[1] ; 3       ;
; sound_board:u0|ready                      ; 2       ;
; sync:u3|ball_movement:u0|y_move[0]        ; 3       ;
; Total number of inverted registers = 17   ;         ;
+-------------------------------------------+---------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                                                                                    ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                                                                          ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |brick_breaker|my_adc:u1|my_adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|channel[3]                                                                                                                                                  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |brick_breaker|my_adc:u1|my_adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|int_timer[5]       ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |brick_breaker|sync:u3|x_pos[3]                                                                                                                                                                                                                     ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |brick_breaker|my_adc:u1|my_adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|chsel[1]           ;
; 7:1                ; 3 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |brick_breaker|my_adc:u1|my_adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_sequencer:sequencer_internal|altera_modular_adc_sequencer_ctrl:u_seq_ctrl|cmd_channel[0] ;
; 5:1                ; 32 bits   ; 96 LEs        ; 32 LEs               ; 64 LEs                 ; Yes        ; |brick_breaker|sound_board:u0|sound_count[19]                                                                                                                                                                                                       ;
; 5:1                ; 32 bits   ; 96 LEs        ; 32 LEs               ; 64 LEs                 ; Yes        ; |brick_breaker|sync:u3|y_pos[16]                                                                                                                                                                                                                    ;
; 6:1                ; 3 bits    ; 12 LEs        ; 3 LEs                ; 9 LEs                  ; Yes        ; |brick_breaker|sync:u3|ball_movement:u0|ball_x_holder[1]                                                                                                                                                                                            ;
; 9:1                ; 31 bits   ; 186 LEs       ; 62 LEs               ; 124 LEs                ; Yes        ; |brick_breaker|sync:u3|ball_movement:u0|y_move[22]                                                                                                                                                                                                  ;
; 9:1                ; 30 bits   ; 180 LEs       ; 60 LEs               ; 120 LEs                ; Yes        ; |brick_breaker|sync:u3|ball_movement:u0|x_move[15]                                                                                                                                                                                                  ;
; 12:1               ; 25 bits   ; 200 LEs       ; 50 LEs               ; 150 LEs                ; Yes        ; |brick_breaker|sync:u3|ball_movement:u0|ball_x_holder[30]                                                                                                                                                                                           ;
; 12:1               ; 25 bits   ; 200 LEs       ; 50 LEs               ; 150 LEs                ; Yes        ; |brick_breaker|sync:u3|ball_movement:u0|ball_y_holder[10]                                                                                                                                                                                           ;
; 12:1               ; 5 bits    ; 40 LEs        ; 10 LEs               ; 30 LEs                 ; Yes        ; |brick_breaker|sync:u3|ball_movement:u0|ball_x_holder[2]                                                                                                                                                                                            ;
; 12:1               ; 5 bits    ; 40 LEs        ; 10 LEs               ; 30 LEs                 ; Yes        ; |brick_breaker|sync:u3|ball_movement:u0|ball_y_holder[7]                                                                                                                                                                                            ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |brick_breaker|my_adc:u1|my_adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_sequencer:sequencer_internal|altera_modular_adc_sequencer_ctrl:u_seq_ctrl|slot_sel_nxt   ;
; 5:1                ; 9 bits    ; 27 LEs        ; 18 LEs               ; 9 LEs                  ; No         ; |brick_breaker|sync:u3|ball_movement:u0|current_ball_state                                                                                                                                                                                          ;
; 11:1               ; 2 bits    ; 14 LEs        ; 10 LEs               ; 4 LEs                  ; No         ; |brick_breaker|sync:u3|collision[2]                                                                                                                                                                                                                 ;
; 12:1               ; 2 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |brick_breaker|sync:u3|collision[0]                                                                                                                                                                                                                 ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for my_adc:u1|my_adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_std_synchronizer:u_clk_dft_synchronizer ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                        ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                                   ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                   ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                   ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                   ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                                    ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                    ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                    ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                    ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for my_adc:u1|my_adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_std_synchronizer:u_eoc_synchronizer ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                    ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                               ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                               ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                               ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                               ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                                ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for my_adc:u1|my_adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                                                                                                                                           ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                                                                                                                                            ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for my_adc:u1|my_adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_sample_store:sample_store_internal|altera_modular_adc_sample_store_ram:u_ss_ram|altsyncram:altsyncram_component|altsyncram_v5s1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                                                                  ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                                                                   ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: my_adc:u1|my_adc_adc_mega_0:adc_mega_0 ;
+----------------+------------+-------------------------------------------------------+
; Parameter Name ; Value      ; Type                                                  ;
+----------------+------------+-------------------------------------------------------+
; tsclk          ; 5          ; Signed Integer                                        ;
; numch          ; 5          ; Signed Integer                                        ;
; board          ; DE10-Lite  ; String                                                ;
; board_rev      ; Autodetect ; String                                                ;
; max10pllmultby ; 1          ; Signed Integer                                        ;
; max10plldivby  ; 5          ; Signed Integer                                        ;
+----------------+------------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: my_adc:u1|my_adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL ;
+-----------------------+------------+----------------------------------------------------------------------------------+
; Parameter Name        ; Value      ; Type                                                                             ;
+-----------------------+------------+----------------------------------------------------------------------------------+
; T_SCLK                ; 5          ; Signed Integer                                                                   ;
; NUM_CH                ; 5          ; Signed Integer                                                                   ;
; BOARD                 ; DE10-Lite  ; String                                                                           ;
; BOARD_REV             ; Autodetect ; String                                                                           ;
; MAX10_PLL_MULTIPLY_BY ; 5          ; Signed Integer                                                                   ;
; MAX10_PLL_DIVIDE_BY   ; 10         ; Signed Integer                                                                   ;
+-----------------------+------------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: my_adc:u1|my_adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|altpll:adc_pll ;
+-------------------------------+---------------------------------+--------------------------------------------------------------------+
; Parameter Name                ; Value                           ; Type                                                               ;
+-------------------------------+---------------------------------+--------------------------------------------------------------------+
; OPERATION_MODE                ; NORMAL                          ; Untyped                                                            ;
; PLL_TYPE                      ; AUTO                            ; Untyped                                                            ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=MAX10_ADC_PLL ; Untyped                                                            ;
; QUALIFY_CONF_DONE             ; OFF                             ; Untyped                                                            ;
; COMPENSATE_CLOCK              ; CLK0                            ; Untyped                                                            ;
; SCAN_CHAIN                    ; LONG                            ; Untyped                                                            ;
; PRIMARY_CLOCK                 ; INCLK0                          ; Untyped                                                            ;
; INCLK0_INPUT_FREQUENCY        ; 10000                           ; Signed Integer                                                     ;
; INCLK1_INPUT_FREQUENCY        ; 0                               ; Untyped                                                            ;
; GATE_LOCK_SIGNAL              ; NO                              ; Untyped                                                            ;
; GATE_LOCK_COUNTER             ; 0                               ; Untyped                                                            ;
; LOCK_HIGH                     ; 1                               ; Untyped                                                            ;
; LOCK_LOW                      ; 1                               ; Untyped                                                            ;
; VALID_LOCK_MULTIPLIER         ; 1                               ; Untyped                                                            ;
; INVALID_LOCK_MULTIPLIER       ; 5                               ; Untyped                                                            ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                             ; Untyped                                                            ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                             ; Untyped                                                            ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                             ; Untyped                                                            ;
; SKIP_VCO                      ; OFF                             ; Untyped                                                            ;
; SWITCH_OVER_COUNTER           ; 0                               ; Untyped                                                            ;
; SWITCH_OVER_TYPE              ; AUTO                            ; Untyped                                                            ;
; FEEDBACK_SOURCE               ; EXTCLK0                         ; Untyped                                                            ;
; BANDWIDTH                     ; 0                               ; Untyped                                                            ;
; BANDWIDTH_TYPE                ; AUTO                            ; Untyped                                                            ;
; SPREAD_FREQUENCY              ; 0                               ; Untyped                                                            ;
; DOWN_SPREAD                   ; 0                               ; Untyped                                                            ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                             ; Untyped                                                            ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                             ; Untyped                                                            ;
; CLK9_MULTIPLY_BY              ; 0                               ; Untyped                                                            ;
; CLK8_MULTIPLY_BY              ; 0                               ; Untyped                                                            ;
; CLK7_MULTIPLY_BY              ; 0                               ; Untyped                                                            ;
; CLK6_MULTIPLY_BY              ; 0                               ; Untyped                                                            ;
; CLK5_MULTIPLY_BY              ; 1                               ; Untyped                                                            ;
; CLK4_MULTIPLY_BY              ; 1                               ; Untyped                                                            ;
; CLK3_MULTIPLY_BY              ; 1                               ; Untyped                                                            ;
; CLK2_MULTIPLY_BY              ; 1                               ; Untyped                                                            ;
; CLK1_MULTIPLY_BY              ; 1                               ; Untyped                                                            ;
; CLK0_MULTIPLY_BY              ; 5                               ; Signed Integer                                                     ;
; CLK9_DIVIDE_BY                ; 0                               ; Untyped                                                            ;
; CLK8_DIVIDE_BY                ; 0                               ; Untyped                                                            ;
; CLK7_DIVIDE_BY                ; 0                               ; Untyped                                                            ;
; CLK6_DIVIDE_BY                ; 0                               ; Untyped                                                            ;
; CLK5_DIVIDE_BY                ; 1                               ; Untyped                                                            ;
; CLK4_DIVIDE_BY                ; 1                               ; Untyped                                                            ;
; CLK3_DIVIDE_BY                ; 1                               ; Untyped                                                            ;
; CLK2_DIVIDE_BY                ; 1                               ; Untyped                                                            ;
; CLK1_DIVIDE_BY                ; 1                               ; Untyped                                                            ;
; CLK0_DIVIDE_BY                ; 10                              ; Signed Integer                                                     ;
; CLK9_PHASE_SHIFT              ; 0                               ; Untyped                                                            ;
; CLK8_PHASE_SHIFT              ; 0                               ; Untyped                                                            ;
; CLK7_PHASE_SHIFT              ; 0                               ; Untyped                                                            ;
; CLK6_PHASE_SHIFT              ; 0                               ; Untyped                                                            ;
; CLK5_PHASE_SHIFT              ; 0                               ; Untyped                                                            ;
; CLK4_PHASE_SHIFT              ; 0                               ; Untyped                                                            ;
; CLK3_PHASE_SHIFT              ; 0                               ; Untyped                                                            ;
; CLK2_PHASE_SHIFT              ; 0                               ; Untyped                                                            ;
; CLK1_PHASE_SHIFT              ; 0                               ; Untyped                                                            ;
; CLK0_PHASE_SHIFT              ; 0                               ; Untyped                                                            ;
; CLK5_TIME_DELAY               ; 0                               ; Untyped                                                            ;
; CLK4_TIME_DELAY               ; 0                               ; Untyped                                                            ;
; CLK3_TIME_DELAY               ; 0                               ; Untyped                                                            ;
; CLK2_TIME_DELAY               ; 0                               ; Untyped                                                            ;
; CLK1_TIME_DELAY               ; 0                               ; Untyped                                                            ;
; CLK0_TIME_DELAY               ; 0                               ; Untyped                                                            ;
; CLK9_DUTY_CYCLE               ; 50                              ; Untyped                                                            ;
; CLK8_DUTY_CYCLE               ; 50                              ; Untyped                                                            ;
; CLK7_DUTY_CYCLE               ; 50                              ; Untyped                                                            ;
; CLK6_DUTY_CYCLE               ; 50                              ; Untyped                                                            ;
; CLK5_DUTY_CYCLE               ; 50                              ; Untyped                                                            ;
; CLK4_DUTY_CYCLE               ; 50                              ; Untyped                                                            ;
; CLK3_DUTY_CYCLE               ; 50                              ; Untyped                                                            ;
; CLK2_DUTY_CYCLE               ; 50                              ; Untyped                                                            ;
; CLK1_DUTY_CYCLE               ; 50                              ; Untyped                                                            ;
; CLK0_DUTY_CYCLE               ; 50                              ; Signed Integer                                                     ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                             ; Untyped                                                            ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                             ; Untyped                                                            ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                             ; Untyped                                                            ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                             ; Untyped                                                            ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                             ; Untyped                                                            ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                             ; Untyped                                                            ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                             ; Untyped                                                            ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                             ; Untyped                                                            ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                             ; Untyped                                                            ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                             ; Untyped                                                            ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                             ; Untyped                                                            ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                             ; Untyped                                                            ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                             ; Untyped                                                            ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                             ; Untyped                                                            ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                             ; Untyped                                                            ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                             ; Untyped                                                            ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                             ; Untyped                                                            ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                             ; Untyped                                                            ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                             ; Untyped                                                            ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                             ; Untyped                                                            ;
; LOCK_WINDOW_UI                ;  0.05                           ; Untyped                                                            ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                          ; Untyped                                                            ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                          ; Untyped                                                            ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                          ; Untyped                                                            ;
; DPA_MULTIPLY_BY               ; 0                               ; Untyped                                                            ;
; DPA_DIVIDE_BY                 ; 1                               ; Untyped                                                            ;
; DPA_DIVIDER                   ; 0                               ; Untyped                                                            ;
; EXTCLK3_MULTIPLY_BY           ; 1                               ; Untyped                                                            ;
; EXTCLK2_MULTIPLY_BY           ; 1                               ; Untyped                                                            ;
; EXTCLK1_MULTIPLY_BY           ; 1                               ; Untyped                                                            ;
; EXTCLK0_MULTIPLY_BY           ; 1                               ; Untyped                                                            ;
; EXTCLK3_DIVIDE_BY             ; 1                               ; Untyped                                                            ;
; EXTCLK2_DIVIDE_BY             ; 1                               ; Untyped                                                            ;
; EXTCLK1_DIVIDE_BY             ; 1                               ; Untyped                                                            ;
; EXTCLK0_DIVIDE_BY             ; 1                               ; Untyped                                                            ;
; EXTCLK3_PHASE_SHIFT           ; 0                               ; Untyped                                                            ;
; EXTCLK2_PHASE_SHIFT           ; 0                               ; Untyped                                                            ;
; EXTCLK1_PHASE_SHIFT           ; 0                               ; Untyped                                                            ;
; EXTCLK0_PHASE_SHIFT           ; 0                               ; Untyped                                                            ;
; EXTCLK3_TIME_DELAY            ; 0                               ; Untyped                                                            ;
; EXTCLK2_TIME_DELAY            ; 0                               ; Untyped                                                            ;
; EXTCLK1_TIME_DELAY            ; 0                               ; Untyped                                                            ;
; EXTCLK0_TIME_DELAY            ; 0                               ; Untyped                                                            ;
; EXTCLK3_DUTY_CYCLE            ; 50                              ; Untyped                                                            ;
; EXTCLK2_DUTY_CYCLE            ; 50                              ; Untyped                                                            ;
; EXTCLK1_DUTY_CYCLE            ; 50                              ; Untyped                                                            ;
; EXTCLK0_DUTY_CYCLE            ; 50                              ; Untyped                                                            ;
; VCO_MULTIPLY_BY               ; 0                               ; Untyped                                                            ;
; VCO_DIVIDE_BY                 ; 0                               ; Untyped                                                            ;
; SCLKOUT0_PHASE_SHIFT          ; 0                               ; Untyped                                                            ;
; SCLKOUT1_PHASE_SHIFT          ; 0                               ; Untyped                                                            ;
; VCO_MIN                       ; 0                               ; Untyped                                                            ;
; VCO_MAX                       ; 0                               ; Untyped                                                            ;
; VCO_CENTER                    ; 0                               ; Untyped                                                            ;
; PFD_MIN                       ; 0                               ; Untyped                                                            ;
; PFD_MAX                       ; 0                               ; Untyped                                                            ;
; M_INITIAL                     ; 0                               ; Untyped                                                            ;
; M                             ; 0                               ; Untyped                                                            ;
; N                             ; 1                               ; Untyped                                                            ;
; M2                            ; 1                               ; Untyped                                                            ;
; N2                            ; 1                               ; Untyped                                                            ;
; SS                            ; 1                               ; Untyped                                                            ;
; C0_HIGH                       ; 0                               ; Untyped                                                            ;
; C1_HIGH                       ; 0                               ; Untyped                                                            ;
; C2_HIGH                       ; 0                               ; Untyped                                                            ;
; C3_HIGH                       ; 0                               ; Untyped                                                            ;
; C4_HIGH                       ; 0                               ; Untyped                                                            ;
; C5_HIGH                       ; 0                               ; Untyped                                                            ;
; C6_HIGH                       ; 0                               ; Untyped                                                            ;
; C7_HIGH                       ; 0                               ; Untyped                                                            ;
; C8_HIGH                       ; 0                               ; Untyped                                                            ;
; C9_HIGH                       ; 0                               ; Untyped                                                            ;
; C0_LOW                        ; 0                               ; Untyped                                                            ;
; C1_LOW                        ; 0                               ; Untyped                                                            ;
; C2_LOW                        ; 0                               ; Untyped                                                            ;
; C3_LOW                        ; 0                               ; Untyped                                                            ;
; C4_LOW                        ; 0                               ; Untyped                                                            ;
; C5_LOW                        ; 0                               ; Untyped                                                            ;
; C6_LOW                        ; 0                               ; Untyped                                                            ;
; C7_LOW                        ; 0                               ; Untyped                                                            ;
; C8_LOW                        ; 0                               ; Untyped                                                            ;
; C9_LOW                        ; 0                               ; Untyped                                                            ;
; C0_INITIAL                    ; 0                               ; Untyped                                                            ;
; C1_INITIAL                    ; 0                               ; Untyped                                                            ;
; C2_INITIAL                    ; 0                               ; Untyped                                                            ;
; C3_INITIAL                    ; 0                               ; Untyped                                                            ;
; C4_INITIAL                    ; 0                               ; Untyped                                                            ;
; C5_INITIAL                    ; 0                               ; Untyped                                                            ;
; C6_INITIAL                    ; 0                               ; Untyped                                                            ;
; C7_INITIAL                    ; 0                               ; Untyped                                                            ;
; C8_INITIAL                    ; 0                               ; Untyped                                                            ;
; C9_INITIAL                    ; 0                               ; Untyped                                                            ;
; C0_MODE                       ; BYPASS                          ; Untyped                                                            ;
; C1_MODE                       ; BYPASS                          ; Untyped                                                            ;
; C2_MODE                       ; BYPASS                          ; Untyped                                                            ;
; C3_MODE                       ; BYPASS                          ; Untyped                                                            ;
; C4_MODE                       ; BYPASS                          ; Untyped                                                            ;
; C5_MODE                       ; BYPASS                          ; Untyped                                                            ;
; C6_MODE                       ; BYPASS                          ; Untyped                                                            ;
; C7_MODE                       ; BYPASS                          ; Untyped                                                            ;
; C8_MODE                       ; BYPASS                          ; Untyped                                                            ;
; C9_MODE                       ; BYPASS                          ; Untyped                                                            ;
; C0_PH                         ; 0                               ; Untyped                                                            ;
; C1_PH                         ; 0                               ; Untyped                                                            ;
; C2_PH                         ; 0                               ; Untyped                                                            ;
; C3_PH                         ; 0                               ; Untyped                                                            ;
; C4_PH                         ; 0                               ; Untyped                                                            ;
; C5_PH                         ; 0                               ; Untyped                                                            ;
; C6_PH                         ; 0                               ; Untyped                                                            ;
; C7_PH                         ; 0                               ; Untyped                                                            ;
; C8_PH                         ; 0                               ; Untyped                                                            ;
; C9_PH                         ; 0                               ; Untyped                                                            ;
; L0_HIGH                       ; 1                               ; Untyped                                                            ;
; L1_HIGH                       ; 1                               ; Untyped                                                            ;
; G0_HIGH                       ; 1                               ; Untyped                                                            ;
; G1_HIGH                       ; 1                               ; Untyped                                                            ;
; G2_HIGH                       ; 1                               ; Untyped                                                            ;
; G3_HIGH                       ; 1                               ; Untyped                                                            ;
; E0_HIGH                       ; 1                               ; Untyped                                                            ;
; E1_HIGH                       ; 1                               ; Untyped                                                            ;
; E2_HIGH                       ; 1                               ; Untyped                                                            ;
; E3_HIGH                       ; 1                               ; Untyped                                                            ;
; L0_LOW                        ; 1                               ; Untyped                                                            ;
; L1_LOW                        ; 1                               ; Untyped                                                            ;
; G0_LOW                        ; 1                               ; Untyped                                                            ;
; G1_LOW                        ; 1                               ; Untyped                                                            ;
; G2_LOW                        ; 1                               ; Untyped                                                            ;
; G3_LOW                        ; 1                               ; Untyped                                                            ;
; E0_LOW                        ; 1                               ; Untyped                                                            ;
; E1_LOW                        ; 1                               ; Untyped                                                            ;
; E2_LOW                        ; 1                               ; Untyped                                                            ;
; E3_LOW                        ; 1                               ; Untyped                                                            ;
; L0_INITIAL                    ; 1                               ; Untyped                                                            ;
; L1_INITIAL                    ; 1                               ; Untyped                                                            ;
; G0_INITIAL                    ; 1                               ; Untyped                                                            ;
; G1_INITIAL                    ; 1                               ; Untyped                                                            ;
; G2_INITIAL                    ; 1                               ; Untyped                                                            ;
; G3_INITIAL                    ; 1                               ; Untyped                                                            ;
; E0_INITIAL                    ; 1                               ; Untyped                                                            ;
; E1_INITIAL                    ; 1                               ; Untyped                                                            ;
; E2_INITIAL                    ; 1                               ; Untyped                                                            ;
; E3_INITIAL                    ; 1                               ; Untyped                                                            ;
; L0_MODE                       ; BYPASS                          ; Untyped                                                            ;
; L1_MODE                       ; BYPASS                          ; Untyped                                                            ;
; G0_MODE                       ; BYPASS                          ; Untyped                                                            ;
; G1_MODE                       ; BYPASS                          ; Untyped                                                            ;
; G2_MODE                       ; BYPASS                          ; Untyped                                                            ;
; G3_MODE                       ; BYPASS                          ; Untyped                                                            ;
; E0_MODE                       ; BYPASS                          ; Untyped                                                            ;
; E1_MODE                       ; BYPASS                          ; Untyped                                                            ;
; E2_MODE                       ; BYPASS                          ; Untyped                                                            ;
; E3_MODE                       ; BYPASS                          ; Untyped                                                            ;
; L0_PH                         ; 0                               ; Untyped                                                            ;
; L1_PH                         ; 0                               ; Untyped                                                            ;
; G0_PH                         ; 0                               ; Untyped                                                            ;
; G1_PH                         ; 0                               ; Untyped                                                            ;
; G2_PH                         ; 0                               ; Untyped                                                            ;
; G3_PH                         ; 0                               ; Untyped                                                            ;
; E0_PH                         ; 0                               ; Untyped                                                            ;
; E1_PH                         ; 0                               ; Untyped                                                            ;
; E2_PH                         ; 0                               ; Untyped                                                            ;
; E3_PH                         ; 0                               ; Untyped                                                            ;
; M_PH                          ; 0                               ; Untyped                                                            ;
; C1_USE_CASC_IN                ; OFF                             ; Untyped                                                            ;
; C2_USE_CASC_IN                ; OFF                             ; Untyped                                                            ;
; C3_USE_CASC_IN                ; OFF                             ; Untyped                                                            ;
; C4_USE_CASC_IN                ; OFF                             ; Untyped                                                            ;
; C5_USE_CASC_IN                ; OFF                             ; Untyped                                                            ;
; C6_USE_CASC_IN                ; OFF                             ; Untyped                                                            ;
; C7_USE_CASC_IN                ; OFF                             ; Untyped                                                            ;
; C8_USE_CASC_IN                ; OFF                             ; Untyped                                                            ;
; C9_USE_CASC_IN                ; OFF                             ; Untyped                                                            ;
; CLK0_COUNTER                  ; G0                              ; Untyped                                                            ;
; CLK1_COUNTER                  ; G0                              ; Untyped                                                            ;
; CLK2_COUNTER                  ; G0                              ; Untyped                                                            ;
; CLK3_COUNTER                  ; G0                              ; Untyped                                                            ;
; CLK4_COUNTER                  ; G0                              ; Untyped                                                            ;
; CLK5_COUNTER                  ; G0                              ; Untyped                                                            ;
; CLK6_COUNTER                  ; E0                              ; Untyped                                                            ;
; CLK7_COUNTER                  ; E1                              ; Untyped                                                            ;
; CLK8_COUNTER                  ; E2                              ; Untyped                                                            ;
; CLK9_COUNTER                  ; E3                              ; Untyped                                                            ;
; L0_TIME_DELAY                 ; 0                               ; Untyped                                                            ;
; L1_TIME_DELAY                 ; 0                               ; Untyped                                                            ;
; G0_TIME_DELAY                 ; 0                               ; Untyped                                                            ;
; G1_TIME_DELAY                 ; 0                               ; Untyped                                                            ;
; G2_TIME_DELAY                 ; 0                               ; Untyped                                                            ;
; G3_TIME_DELAY                 ; 0                               ; Untyped                                                            ;
; E0_TIME_DELAY                 ; 0                               ; Untyped                                                            ;
; E1_TIME_DELAY                 ; 0                               ; Untyped                                                            ;
; E2_TIME_DELAY                 ; 0                               ; Untyped                                                            ;
; E3_TIME_DELAY                 ; 0                               ; Untyped                                                            ;
; M_TIME_DELAY                  ; 0                               ; Untyped                                                            ;
; N_TIME_DELAY                  ; 0                               ; Untyped                                                            ;
; EXTCLK3_COUNTER               ; E3                              ; Untyped                                                            ;
; EXTCLK2_COUNTER               ; E2                              ; Untyped                                                            ;
; EXTCLK1_COUNTER               ; E1                              ; Untyped                                                            ;
; EXTCLK0_COUNTER               ; E0                              ; Untyped                                                            ;
; ENABLE0_COUNTER               ; L0                              ; Untyped                                                            ;
; ENABLE1_COUNTER               ; L0                              ; Untyped                                                            ;
; CHARGE_PUMP_CURRENT           ; 2                               ; Untyped                                                            ;
; LOOP_FILTER_R                 ;  1.000000                       ; Untyped                                                            ;
; LOOP_FILTER_C                 ; 5                               ; Untyped                                                            ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                            ; Untyped                                                            ;
; LOOP_FILTER_R_BITS            ; 9999                            ; Untyped                                                            ;
; LOOP_FILTER_C_BITS            ; 9999                            ; Untyped                                                            ;
; VCO_POST_SCALE                ; 0                               ; Untyped                                                            ;
; CLK2_OUTPUT_FREQUENCY         ; 0                               ; Untyped                                                            ;
; CLK1_OUTPUT_FREQUENCY         ; 0                               ; Untyped                                                            ;
; CLK0_OUTPUT_FREQUENCY         ; 0                               ; Untyped                                                            ;
; INTENDED_DEVICE_FAMILY        ; MAX 10                          ; Untyped                                                            ;
; PORT_CLKENA0                  ; PORT_UNUSED                     ; Untyped                                                            ;
; PORT_CLKENA1                  ; PORT_UNUSED                     ; Untyped                                                            ;
; PORT_CLKENA2                  ; PORT_UNUSED                     ; Untyped                                                            ;
; PORT_CLKENA3                  ; PORT_UNUSED                     ; Untyped                                                            ;
; PORT_CLKENA4                  ; PORT_UNUSED                     ; Untyped                                                            ;
; PORT_CLKENA5                  ; PORT_UNUSED                     ; Untyped                                                            ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY               ; Untyped                                                            ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY               ; Untyped                                                            ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY               ; Untyped                                                            ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY               ; Untyped                                                            ;
; PORT_EXTCLK0                  ; PORT_UNUSED                     ; Untyped                                                            ;
; PORT_EXTCLK1                  ; PORT_UNUSED                     ; Untyped                                                            ;
; PORT_EXTCLK2                  ; PORT_UNUSED                     ; Untyped                                                            ;
; PORT_EXTCLK3                  ; PORT_UNUSED                     ; Untyped                                                            ;
; PORT_CLKBAD0                  ; PORT_UNUSED                     ; Untyped                                                            ;
; PORT_CLKBAD1                  ; PORT_UNUSED                     ; Untyped                                                            ;
; PORT_CLK0                     ; PORT_USED                       ; Untyped                                                            ;
; PORT_CLK1                     ; PORT_UNUSED                     ; Untyped                                                            ;
; PORT_CLK2                     ; PORT_UNUSED                     ; Untyped                                                            ;
; PORT_CLK3                     ; PORT_UNUSED                     ; Untyped                                                            ;
; PORT_CLK4                     ; PORT_UNUSED                     ; Untyped                                                            ;
; PORT_CLK5                     ; PORT_UNUSED                     ; Untyped                                                            ;
; PORT_CLK6                     ; PORT_UNUSED                     ; Untyped                                                            ;
; PORT_CLK7                     ; PORT_UNUSED                     ; Untyped                                                            ;
; PORT_CLK8                     ; PORT_UNUSED                     ; Untyped                                                            ;
; PORT_CLK9                     ; PORT_UNUSED                     ; Untyped                                                            ;
; PORT_SCANDATA                 ; PORT_UNUSED                     ; Untyped                                                            ;
; PORT_SCANDATAOUT              ; PORT_UNUSED                     ; Untyped                                                            ;
; PORT_SCANDONE                 ; PORT_UNUSED                     ; Untyped                                                            ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY               ; Untyped                                                            ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY               ; Untyped                                                            ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED                     ; Untyped                                                            ;
; PORT_CLKLOSS                  ; PORT_UNUSED                     ; Untyped                                                            ;
; PORT_INCLK1                   ; PORT_UNUSED                     ; Untyped                                                            ;
; PORT_INCLK0                   ; PORT_USED                       ; Untyped                                                            ;
; PORT_FBIN                     ; PORT_UNUSED                     ; Untyped                                                            ;
; PORT_PLLENA                   ; PORT_UNUSED                     ; Untyped                                                            ;
; PORT_CLKSWITCH                ; PORT_UNUSED                     ; Untyped                                                            ;
; PORT_ARESET                   ; PORT_UNUSED                     ; Untyped                                                            ;
; PORT_PFDENA                   ; PORT_UNUSED                     ; Untyped                                                            ;
; PORT_SCANCLK                  ; PORT_UNUSED                     ; Untyped                                                            ;
; PORT_SCANACLR                 ; PORT_UNUSED                     ; Untyped                                                            ;
; PORT_SCANREAD                 ; PORT_UNUSED                     ; Untyped                                                            ;
; PORT_SCANWRITE                ; PORT_UNUSED                     ; Untyped                                                            ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY               ; Untyped                                                            ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY               ; Untyped                                                            ;
; PORT_LOCKED                   ; PORT_USED                       ; Untyped                                                            ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED                     ; Untyped                                                            ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY               ; Untyped                                                            ;
; PORT_PHASEDONE                ; PORT_UNUSED                     ; Untyped                                                            ;
; PORT_PHASESTEP                ; PORT_UNUSED                     ; Untyped                                                            ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED                     ; Untyped                                                            ;
; PORT_SCANCLKENA               ; PORT_UNUSED                     ; Untyped                                                            ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED                     ; Untyped                                                            ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY               ; Untyped                                                            ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY               ; Untyped                                                            ;
; M_TEST_SOURCE                 ; 5                               ; Untyped                                                            ;
; C0_TEST_SOURCE                ; 5                               ; Untyped                                                            ;
; C1_TEST_SOURCE                ; 5                               ; Untyped                                                            ;
; C2_TEST_SOURCE                ; 5                               ; Untyped                                                            ;
; C3_TEST_SOURCE                ; 5                               ; Untyped                                                            ;
; C4_TEST_SOURCE                ; 5                               ; Untyped                                                            ;
; C5_TEST_SOURCE                ; 5                               ; Untyped                                                            ;
; C6_TEST_SOURCE                ; 5                               ; Untyped                                                            ;
; C7_TEST_SOURCE                ; 5                               ; Untyped                                                            ;
; C8_TEST_SOURCE                ; 5                               ; Untyped                                                            ;
; C9_TEST_SOURCE                ; 5                               ; Untyped                                                            ;
; CBXI_PARAMETER                ; MAX10_ADC_PLL_altpll            ; Untyped                                                            ;
; VCO_FREQUENCY_CONTROL         ; AUTO                            ; Untyped                                                            ;
; VCO_PHASE_SHIFT_STEP          ; 0                               ; Untyped                                                            ;
; WIDTH_CLOCK                   ; 5                               ; Signed Integer                                                     ;
; WIDTH_PHASECOUNTERSELECT      ; 4                               ; Untyped                                                            ;
; USING_FBMIMICBIDIR_PORT       ; OFF                             ; Untyped                                                            ;
; DEVICE_FAMILY                 ; MAX 10                          ; Untyped                                                            ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                          ; Untyped                                                            ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                             ; Untyped                                                            ;
; AUTO_CARRY_CHAINS             ; ON                              ; AUTO_CARRY                                                         ;
; IGNORE_CARRY_BUFFERS          ; OFF                             ; IGNORE_CARRY                                                       ;
; AUTO_CASCADE_CHAINS           ; ON                              ; AUTO_CASCADE                                                       ;
; IGNORE_CASCADE_BUFFERS        ; OFF                             ; IGNORE_CASCADE                                                     ;
+-------------------------------+---------------------------------+--------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: my_adc:u1|my_adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core ;
+-----------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                            ;
+-----------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; is_this_first_or_second_adc ; 1     ; Signed Integer                                                                                                                  ;
; num_ch                      ; 6     ; Signed Integer                                                                                                                  ;
+-----------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: my_adc:u1|my_adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal ;
+---------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                  ; Value ; Type                                                                                                                                                                    ;
+---------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; clkdiv                          ; 2     ; Signed Integer                                                                                                                                                          ;
; tsclkdiv                        ; 1     ; Signed Integer                                                                                                                                                          ;
; tsclksel                        ; 1     ; Signed Integer                                                                                                                                                          ;
; prescalar                       ; 0     ; Signed Integer                                                                                                                                                          ;
; refsel                          ; 0     ; Signed Integer                                                                                                                                                          ;
; device_partname_fivechar_prefix ; 10M50 ; String                                                                                                                                                                  ;
; is_this_first_or_second_adc     ; 1     ; Signed Integer                                                                                                                                                          ;
; analog_input_pin_mask           ; 63    ; Signed Integer                                                                                                                                                          ;
; hard_pwd                        ; 0     ; Signed Integer                                                                                                                                                          ;
; dual_adc_mode                   ; 0     ; Signed Integer                                                                                                                                                          ;
; enable_usr_sim                  ; 0     ; Signed Integer                                                                                                                                                          ;
; reference_voltage_sim           ; 49648 ; Signed Integer                                                                                                                                                          ;
; simfilename_ch0                 ;       ; String                                                                                                                                                                  ;
; simfilename_ch1                 ;       ; String                                                                                                                                                                  ;
; simfilename_ch2                 ;       ; String                                                                                                                                                                  ;
; simfilename_ch3                 ;       ; String                                                                                                                                                                  ;
; simfilename_ch4                 ;       ; String                                                                                                                                                                  ;
; simfilename_ch5                 ;       ; String                                                                                                                                                                  ;
; simfilename_ch6                 ;       ; String                                                                                                                                                                  ;
; simfilename_ch7                 ;       ; String                                                                                                                                                                  ;
; simfilename_ch8                 ;       ; String                                                                                                                                                                  ;
; simfilename_ch9                 ;       ; String                                                                                                                                                                  ;
; simfilename_ch10                ;       ; String                                                                                                                                                                  ;
; simfilename_ch11                ;       ; String                                                                                                                                                                  ;
; simfilename_ch12                ;       ; String                                                                                                                                                                  ;
; simfilename_ch13                ;       ; String                                                                                                                                                                  ;
; simfilename_ch14                ;       ; String                                                                                                                                                                  ;
; simfilename_ch15                ;       ; String                                                                                                                                                                  ;
; simfilename_ch16                ;       ; String                                                                                                                                                                  ;
+---------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: my_adc:u1|my_adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm ;
+-----------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                                                                                                                     ;
+-----------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; is_this_first_or_second_adc ; 1     ; Signed Integer                                                                                                                                                                                                           ;
; dual_adc_mode               ; 0     ; Signed Integer                                                                                                                                                                                                           ;
+-----------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: my_adc:u1|my_adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_std_synchronizer:u_clk_dft_synchronizer ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: my_adc:u1|my_adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_std_synchronizer:u_eoc_synchronizer ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: my_adc:u1|my_adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component ;
+-------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                                                                                                                                                                                                             ;
+-------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                                                                                                                                                                                                       ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                                                                                                                                                                                                     ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                                                                                                                                                                                                     ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                                                                                                                                                                                                   ;
; lpm_width               ; 12          ; Signed Integer                                                                                                                                                                                                                                                                                   ;
; LPM_NUMWORDS            ; 64          ; Signed Integer                                                                                                                                                                                                                                                                                   ;
; LPM_WIDTHU              ; 6           ; Signed Integer                                                                                                                                                                                                                                                                                   ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                                                                                                                                                                                                                                          ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                                                                                                                                                                                                                                                                          ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                                                                                                                                                                                                                                                                          ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                                                                                                                                                                                                          ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                                                                                                                                                                                                          ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                                                                                                                                                                                                          ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                                                                                                                                                                                                          ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                                                                                                                                                                                                                                          ;
; USE_EAB                 ; ON          ; Untyped                                                                                                                                                                                                                                                                                          ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                                                                                                                                                                                                          ;
; DEVICE_FAMILY           ; MAX 10      ; Untyped                                                                                                                                                                                                                                                                                          ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                                                                                                                                                                                                          ;
; CBXI_PARAMETER          ; scfifo_ds61 ; Untyped                                                                                                                                                                                                                                                                                          ;
+-------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: my_adc:u1|my_adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|fiftyfivenm_adcblock_top_wrapper:adc_inst ;
+---------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                  ; Value ; Type                                                                                                                                                                                                              ;
+---------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; clkdiv                          ; 2     ; Signed Integer                                                                                                                                                                                                    ;
; tsclkdiv                        ; 1     ; Signed Integer                                                                                                                                                                                                    ;
; tsclksel                        ; 1     ; Signed Integer                                                                                                                                                                                                    ;
; prescalar                       ; 0     ; Signed Integer                                                                                                                                                                                                    ;
; refsel                          ; 0     ; Signed Integer                                                                                                                                                                                                    ;
; device_partname_fivechar_prefix ; 10M50 ; String                                                                                                                                                                                                            ;
; is_this_first_or_second_adc     ; 1     ; Signed Integer                                                                                                                                                                                                    ;
; analog_input_pin_mask           ; 63    ; Signed Integer                                                                                                                                                                                                    ;
; hard_pwd                        ; 0     ; Signed Integer                                                                                                                                                                                                    ;
; enable_usr_sim                  ; 0     ; Signed Integer                                                                                                                                                                                                    ;
; reference_voltage_sim           ; 49648 ; Signed Integer                                                                                                                                                                                                    ;
; simfilename_ch0                 ;       ; String                                                                                                                                                                                                            ;
; simfilename_ch1                 ;       ; String                                                                                                                                                                                                            ;
; simfilename_ch2                 ;       ; String                                                                                                                                                                                                            ;
; simfilename_ch3                 ;       ; String                                                                                                                                                                                                            ;
; simfilename_ch4                 ;       ; String                                                                                                                                                                                                            ;
; simfilename_ch5                 ;       ; String                                                                                                                                                                                                            ;
; simfilename_ch6                 ;       ; String                                                                                                                                                                                                            ;
; simfilename_ch7                 ;       ; String                                                                                                                                                                                                            ;
; simfilename_ch8                 ;       ; String                                                                                                                                                                                                            ;
; simfilename_ch9                 ;       ; String                                                                                                                                                                                                            ;
; simfilename_ch10                ;       ; String                                                                                                                                                                                                            ;
; simfilename_ch11                ;       ; String                                                                                                                                                                                                            ;
; simfilename_ch12                ;       ; String                                                                                                                                                                                                            ;
; simfilename_ch13                ;       ; String                                                                                                                                                                                                            ;
; simfilename_ch14                ;       ; String                                                                                                                                                                                                            ;
; simfilename_ch15                ;       ; String                                                                                                                                                                                                            ;
; simfilename_ch16                ;       ; String                                                                                                                                                                                                            ;
+---------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: my_adc:u1|my_adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|fiftyfivenm_adcblock_top_wrapper:adc_inst|chsel_code_converter_sw_to_hw:decoder ;
+---------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                  ; Value ; Type                                                                                                                                                                                                                                                    ;
+---------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; device_partname_fivechar_prefix ; 10M50 ; String                                                                                                                                                                                                                                                  ;
; is_this_first_or_second_adc     ; 1     ; Signed Integer                                                                                                                                                                                                                                          ;
+---------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: my_adc:u1|my_adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|fiftyfivenm_adcblock_top_wrapper:adc_inst|fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance ;
+---------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                  ; Value ; Type                                                                                                                                                                                                                                                                       ;
+---------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; clkdiv                          ; 2     ; Signed Integer                                                                                                                                                                                                                                                             ;
; tsclkdiv                        ; 1     ; Signed Integer                                                                                                                                                                                                                                                             ;
; tsclksel                        ; 1     ; Signed Integer                                                                                                                                                                                                                                                             ;
; prescalar                       ; 0     ; Signed Integer                                                                                                                                                                                                                                                             ;
; refsel                          ; 0     ; Signed Integer                                                                                                                                                                                                                                                             ;
; device_partname_fivechar_prefix ; 10M50 ; String                                                                                                                                                                                                                                                                     ;
; is_this_first_or_second_adc     ; 1     ; Signed Integer                                                                                                                                                                                                                                                             ;
; analog_input_pin_mask           ; 63    ; Signed Integer                                                                                                                                                                                                                                                             ;
; hard_pwd                        ; 0     ; Signed Integer                                                                                                                                                                                                                                                             ;
; enable_usr_sim                  ; 0     ; Signed Integer                                                                                                                                                                                                                                                             ;
; reference_voltage_sim           ; 49648 ; Signed Integer                                                                                                                                                                                                                                                             ;
; simfilename_ch0                 ;       ; String                                                                                                                                                                                                                                                                     ;
; simfilename_ch1                 ;       ; String                                                                                                                                                                                                                                                                     ;
; simfilename_ch2                 ;       ; String                                                                                                                                                                                                                                                                     ;
; simfilename_ch3                 ;       ; String                                                                                                                                                                                                                                                                     ;
; simfilename_ch4                 ;       ; String                                                                                                                                                                                                                                                                     ;
; simfilename_ch5                 ;       ; String                                                                                                                                                                                                                                                                     ;
; simfilename_ch6                 ;       ; String                                                                                                                                                                                                                                                                     ;
; simfilename_ch7                 ;       ; String                                                                                                                                                                                                                                                                     ;
; simfilename_ch8                 ;       ; String                                                                                                                                                                                                                                                                     ;
; simfilename_ch9                 ;       ; String                                                                                                                                                                                                                                                                     ;
; simfilename_ch10                ;       ; String                                                                                                                                                                                                                                                                     ;
; simfilename_ch11                ;       ; String                                                                                                                                                                                                                                                                     ;
; simfilename_ch12                ;       ; String                                                                                                                                                                                                                                                                     ;
; simfilename_ch13                ;       ; String                                                                                                                                                                                                                                                                     ;
; simfilename_ch14                ;       ; String                                                                                                                                                                                                                                                                     ;
; simfilename_ch15                ;       ; String                                                                                                                                                                                                                                                                     ;
; simfilename_ch16                ;       ; String                                                                                                                                                                                                                                                                     ;
+---------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: my_adc:u1|my_adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_sequencer:sequencer_internal ;
+------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                                                                                                                                                       ;
+------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DUAL_ADC_MODE    ; 0     ; Signed Integer                                                                                                                                                                             ;
; CSD_LENGTH       ; 6     ; Signed Integer                                                                                                                                                                             ;
; CSD_SLOT_0       ; 00001 ; Unsigned Binary                                                                                                                                                                            ;
; CSD_SLOT_1       ; 00010 ; Unsigned Binary                                                                                                                                                                            ;
; CSD_SLOT_2       ; 00011 ; Unsigned Binary                                                                                                                                                                            ;
; CSD_SLOT_3       ; 00100 ; Unsigned Binary                                                                                                                                                                            ;
; CSD_SLOT_4       ; 00101 ; Unsigned Binary                                                                                                                                                                            ;
; CSD_SLOT_5       ; 00110 ; Unsigned Binary                                                                                                                                                                            ;
; CSD_SLOT_6       ; 00000 ; Unsigned Binary                                                                                                                                                                            ;
; CSD_SLOT_7       ; 00000 ; Unsigned Binary                                                                                                                                                                            ;
; CSD_SLOT_8       ; 00000 ; Unsigned Binary                                                                                                                                                                            ;
; CSD_SLOT_9       ; 00000 ; Unsigned Binary                                                                                                                                                                            ;
; CSD_SLOT_10      ; 00000 ; Unsigned Binary                                                                                                                                                                            ;
; CSD_SLOT_11      ; 00000 ; Unsigned Binary                                                                                                                                                                            ;
; CSD_SLOT_12      ; 00000 ; Unsigned Binary                                                                                                                                                                            ;
; CSD_SLOT_13      ; 00000 ; Unsigned Binary                                                                                                                                                                            ;
; CSD_SLOT_14      ; 00000 ; Unsigned Binary                                                                                                                                                                            ;
; CSD_SLOT_15      ; 00000 ; Unsigned Binary                                                                                                                                                                            ;
; CSD_SLOT_16      ; 00000 ; Unsigned Binary                                                                                                                                                                            ;
; CSD_SLOT_17      ; 00000 ; Unsigned Binary                                                                                                                                                                            ;
; CSD_SLOT_18      ; 00000 ; Unsigned Binary                                                                                                                                                                            ;
; CSD_SLOT_19      ; 00000 ; Unsigned Binary                                                                                                                                                                            ;
; CSD_SLOT_20      ; 00000 ; Unsigned Binary                                                                                                                                                                            ;
; CSD_SLOT_21      ; 00000 ; Unsigned Binary                                                                                                                                                                            ;
; CSD_SLOT_22      ; 00000 ; Unsigned Binary                                                                                                                                                                            ;
; CSD_SLOT_23      ; 00000 ; Unsigned Binary                                                                                                                                                                            ;
; CSD_SLOT_24      ; 00000 ; Unsigned Binary                                                                                                                                                                            ;
; CSD_SLOT_25      ; 00000 ; Unsigned Binary                                                                                                                                                                            ;
; CSD_SLOT_26      ; 00000 ; Unsigned Binary                                                                                                                                                                            ;
; CSD_SLOT_27      ; 00000 ; Unsigned Binary                                                                                                                                                                            ;
; CSD_SLOT_28      ; 00000 ; Unsigned Binary                                                                                                                                                                            ;
; CSD_SLOT_29      ; 00000 ; Unsigned Binary                                                                                                                                                                            ;
; CSD_SLOT_30      ; 00000 ; Unsigned Binary                                                                                                                                                                            ;
; CSD_SLOT_31      ; 00000 ; Unsigned Binary                                                                                                                                                                            ;
; CSD_SLOT_32      ; 00000 ; Unsigned Binary                                                                                                                                                                            ;
; CSD_SLOT_33      ; 00000 ; Unsigned Binary                                                                                                                                                                            ;
; CSD_SLOT_34      ; 00000 ; Unsigned Binary                                                                                                                                                                            ;
; CSD_SLOT_35      ; 00000 ; Unsigned Binary                                                                                                                                                                            ;
; CSD_SLOT_36      ; 00000 ; Unsigned Binary                                                                                                                                                                            ;
; CSD_SLOT_37      ; 00000 ; Unsigned Binary                                                                                                                                                                            ;
; CSD_SLOT_38      ; 00000 ; Unsigned Binary                                                                                                                                                                            ;
; CSD_SLOT_39      ; 00000 ; Unsigned Binary                                                                                                                                                                            ;
; CSD_SLOT_40      ; 00000 ; Unsigned Binary                                                                                                                                                                            ;
; CSD_SLOT_41      ; 00000 ; Unsigned Binary                                                                                                                                                                            ;
; CSD_SLOT_42      ; 00000 ; Unsigned Binary                                                                                                                                                                            ;
; CSD_SLOT_43      ; 00000 ; Unsigned Binary                                                                                                                                                                            ;
; CSD_SLOT_44      ; 00000 ; Unsigned Binary                                                                                                                                                                            ;
; CSD_SLOT_45      ; 00000 ; Unsigned Binary                                                                                                                                                                            ;
; CSD_SLOT_46      ; 00000 ; Unsigned Binary                                                                                                                                                                            ;
; CSD_SLOT_47      ; 00000 ; Unsigned Binary                                                                                                                                                                            ;
; CSD_SLOT_48      ; 00000 ; Unsigned Binary                                                                                                                                                                            ;
; CSD_SLOT_49      ; 00000 ; Unsigned Binary                                                                                                                                                                            ;
; CSD_SLOT_50      ; 00000 ; Unsigned Binary                                                                                                                                                                            ;
; CSD_SLOT_51      ; 00000 ; Unsigned Binary                                                                                                                                                                            ;
; CSD_SLOT_52      ; 00000 ; Unsigned Binary                                                                                                                                                                            ;
; CSD_SLOT_53      ; 00000 ; Unsigned Binary                                                                                                                                                                            ;
; CSD_SLOT_54      ; 00000 ; Unsigned Binary                                                                                                                                                                            ;
; CSD_SLOT_55      ; 00000 ; Unsigned Binary                                                                                                                                                                            ;
; CSD_SLOT_56      ; 00000 ; Unsigned Binary                                                                                                                                                                            ;
; CSD_SLOT_57      ; 00000 ; Unsigned Binary                                                                                                                                                                            ;
; CSD_SLOT_58      ; 00000 ; Unsigned Binary                                                                                                                                                                            ;
; CSD_SLOT_59      ; 00000 ; Unsigned Binary                                                                                                                                                                            ;
; CSD_SLOT_60      ; 00000 ; Unsigned Binary                                                                                                                                                                            ;
; CSD_SLOT_61      ; 00000 ; Unsigned Binary                                                                                                                                                                            ;
; CSD_SLOT_62      ; 00000 ; Unsigned Binary                                                                                                                                                                            ;
; CSD_SLOT_63      ; 00000 ; Unsigned Binary                                                                                                                                                                            ;
; CSD_SLOT_0_ADC2  ; 00000 ; Unsigned Binary                                                                                                                                                                            ;
; CSD_SLOT_1_ADC2  ; 00000 ; Unsigned Binary                                                                                                                                                                            ;
; CSD_SLOT_2_ADC2  ; 00000 ; Unsigned Binary                                                                                                                                                                            ;
; CSD_SLOT_3_ADC2  ; 00000 ; Unsigned Binary                                                                                                                                                                            ;
; CSD_SLOT_4_ADC2  ; 00000 ; Unsigned Binary                                                                                                                                                                            ;
; CSD_SLOT_5_ADC2  ; 00000 ; Unsigned Binary                                                                                                                                                                            ;
; CSD_SLOT_6_ADC2  ; 00000 ; Unsigned Binary                                                                                                                                                                            ;
; CSD_SLOT_7_ADC2  ; 00000 ; Unsigned Binary                                                                                                                                                                            ;
; CSD_SLOT_8_ADC2  ; 00000 ; Unsigned Binary                                                                                                                                                                            ;
; CSD_SLOT_9_ADC2  ; 00000 ; Unsigned Binary                                                                                                                                                                            ;
; CSD_SLOT_10_ADC2 ; 00000 ; Unsigned Binary                                                                                                                                                                            ;
; CSD_SLOT_11_ADC2 ; 00000 ; Unsigned Binary                                                                                                                                                                            ;
; CSD_SLOT_12_ADC2 ; 00000 ; Unsigned Binary                                                                                                                                                                            ;
; CSD_SLOT_13_ADC2 ; 00000 ; Unsigned Binary                                                                                                                                                                            ;
; CSD_SLOT_14_ADC2 ; 00000 ; Unsigned Binary                                                                                                                                                                            ;
; CSD_SLOT_15_ADC2 ; 00000 ; Unsigned Binary                                                                                                                                                                            ;
; CSD_SLOT_16_ADC2 ; 00000 ; Unsigned Binary                                                                                                                                                                            ;
; CSD_SLOT_17_ADC2 ; 00000 ; Unsigned Binary                                                                                                                                                                            ;
; CSD_SLOT_18_ADC2 ; 00000 ; Unsigned Binary                                                                                                                                                                            ;
; CSD_SLOT_19_ADC2 ; 00000 ; Unsigned Binary                                                                                                                                                                            ;
; CSD_SLOT_20_ADC2 ; 00000 ; Unsigned Binary                                                                                                                                                                            ;
; CSD_SLOT_21_ADC2 ; 00000 ; Unsigned Binary                                                                                                                                                                            ;
; CSD_SLOT_22_ADC2 ; 00000 ; Unsigned Binary                                                                                                                                                                            ;
; CSD_SLOT_23_ADC2 ; 00000 ; Unsigned Binary                                                                                                                                                                            ;
; CSD_SLOT_24_ADC2 ; 00000 ; Unsigned Binary                                                                                                                                                                            ;
; CSD_SLOT_25_ADC2 ; 00000 ; Unsigned Binary                                                                                                                                                                            ;
; CSD_SLOT_26_ADC2 ; 00000 ; Unsigned Binary                                                                                                                                                                            ;
; CSD_SLOT_27_ADC2 ; 00000 ; Unsigned Binary                                                                                                                                                                            ;
; CSD_SLOT_28_ADC2 ; 00000 ; Unsigned Binary                                                                                                                                                                            ;
; CSD_SLOT_29_ADC2 ; 00000 ; Unsigned Binary                                                                                                                                                                            ;
; CSD_SLOT_30_ADC2 ; 00000 ; Unsigned Binary                                                                                                                                                                            ;
; CSD_SLOT_31_ADC2 ; 00000 ; Unsigned Binary                                                                                                                                                                            ;
; CSD_SLOT_32_ADC2 ; 00000 ; Unsigned Binary                                                                                                                                                                            ;
; CSD_SLOT_33_ADC2 ; 00000 ; Unsigned Binary                                                                                                                                                                            ;
; CSD_SLOT_34_ADC2 ; 00000 ; Unsigned Binary                                                                                                                                                                            ;
; CSD_SLOT_35_ADC2 ; 00000 ; Unsigned Binary                                                                                                                                                                            ;
; CSD_SLOT_36_ADC2 ; 00000 ; Unsigned Binary                                                                                                                                                                            ;
; CSD_SLOT_37_ADC2 ; 00000 ; Unsigned Binary                                                                                                                                                                            ;
; CSD_SLOT_38_ADC2 ; 00000 ; Unsigned Binary                                                                                                                                                                            ;
; CSD_SLOT_39_ADC2 ; 00000 ; Unsigned Binary                                                                                                                                                                            ;
; CSD_SLOT_40_ADC2 ; 00000 ; Unsigned Binary                                                                                                                                                                            ;
; CSD_SLOT_41_ADC2 ; 00000 ; Unsigned Binary                                                                                                                                                                            ;
; CSD_SLOT_42_ADC2 ; 00000 ; Unsigned Binary                                                                                                                                                                            ;
; CSD_SLOT_43_ADC2 ; 00000 ; Unsigned Binary                                                                                                                                                                            ;
; CSD_SLOT_44_ADC2 ; 00000 ; Unsigned Binary                                                                                                                                                                            ;
; CSD_SLOT_45_ADC2 ; 00000 ; Unsigned Binary                                                                                                                                                                            ;
; CSD_SLOT_46_ADC2 ; 00000 ; Unsigned Binary                                                                                                                                                                            ;
; CSD_SLOT_47_ADC2 ; 00000 ; Unsigned Binary                                                                                                                                                                            ;
; CSD_SLOT_48_ADC2 ; 00000 ; Unsigned Binary                                                                                                                                                                            ;
; CSD_SLOT_49_ADC2 ; 00000 ; Unsigned Binary                                                                                                                                                                            ;
; CSD_SLOT_50_ADC2 ; 00000 ; Unsigned Binary                                                                                                                                                                            ;
; CSD_SLOT_51_ADC2 ; 00000 ; Unsigned Binary                                                                                                                                                                            ;
; CSD_SLOT_52_ADC2 ; 00000 ; Unsigned Binary                                                                                                                                                                            ;
; CSD_SLOT_53_ADC2 ; 00000 ; Unsigned Binary                                                                                                                                                                            ;
; CSD_SLOT_54_ADC2 ; 00000 ; Unsigned Binary                                                                                                                                                                            ;
; CSD_SLOT_55_ADC2 ; 00000 ; Unsigned Binary                                                                                                                                                                            ;
; CSD_SLOT_56_ADC2 ; 00000 ; Unsigned Binary                                                                                                                                                                            ;
; CSD_SLOT_57_ADC2 ; 00000 ; Unsigned Binary                                                                                                                                                                            ;
; CSD_SLOT_58_ADC2 ; 00000 ; Unsigned Binary                                                                                                                                                                            ;
; CSD_SLOT_59_ADC2 ; 00000 ; Unsigned Binary                                                                                                                                                                            ;
; CSD_SLOT_60_ADC2 ; 00000 ; Unsigned Binary                                                                                                                                                                            ;
; CSD_SLOT_61_ADC2 ; 00000 ; Unsigned Binary                                                                                                                                                                            ;
; CSD_SLOT_62_ADC2 ; 00000 ; Unsigned Binary                                                                                                                                                                            ;
; CSD_SLOT_63_ADC2 ; 00000 ; Unsigned Binary                                                                                                                                                                            ;
+------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: my_adc:u1|my_adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_sequencer:sequencer_internal|altera_modular_adc_sequencer_ctrl:u_seq_ctrl ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; CSD_LENGTH     ; 6     ; Signed Integer                                                                                                                                                                                                                            ;
; CSD_ASIZE      ; 3     ; Signed Integer                                                                                                                                                                                                                            ;
; CSD_SLOT_0     ; 00001 ; Unsigned Binary                                                                                                                                                                                                                           ;
; CSD_SLOT_1     ; 00010 ; Unsigned Binary                                                                                                                                                                                                                           ;
; CSD_SLOT_2     ; 00011 ; Unsigned Binary                                                                                                                                                                                                                           ;
; CSD_SLOT_3     ; 00100 ; Unsigned Binary                                                                                                                                                                                                                           ;
; CSD_SLOT_4     ; 00101 ; Unsigned Binary                                                                                                                                                                                                                           ;
; CSD_SLOT_5     ; 00110 ; Unsigned Binary                                                                                                                                                                                                                           ;
; CSD_SLOT_6     ; 00000 ; Unsigned Binary                                                                                                                                                                                                                           ;
; CSD_SLOT_7     ; 00000 ; Unsigned Binary                                                                                                                                                                                                                           ;
; CSD_SLOT_8     ; 00000 ; Unsigned Binary                                                                                                                                                                                                                           ;
; CSD_SLOT_9     ; 00000 ; Unsigned Binary                                                                                                                                                                                                                           ;
; CSD_SLOT_10    ; 00000 ; Unsigned Binary                                                                                                                                                                                                                           ;
; CSD_SLOT_11    ; 00000 ; Unsigned Binary                                                                                                                                                                                                                           ;
; CSD_SLOT_12    ; 00000 ; Unsigned Binary                                                                                                                                                                                                                           ;
; CSD_SLOT_13    ; 00000 ; Unsigned Binary                                                                                                                                                                                                                           ;
; CSD_SLOT_14    ; 00000 ; Unsigned Binary                                                                                                                                                                                                                           ;
; CSD_SLOT_15    ; 00000 ; Unsigned Binary                                                                                                                                                                                                                           ;
; CSD_SLOT_16    ; 00000 ; Unsigned Binary                                                                                                                                                                                                                           ;
; CSD_SLOT_17    ; 00000 ; Unsigned Binary                                                                                                                                                                                                                           ;
; CSD_SLOT_18    ; 00000 ; Unsigned Binary                                                                                                                                                                                                                           ;
; CSD_SLOT_19    ; 00000 ; Unsigned Binary                                                                                                                                                                                                                           ;
; CSD_SLOT_20    ; 00000 ; Unsigned Binary                                                                                                                                                                                                                           ;
; CSD_SLOT_21    ; 00000 ; Unsigned Binary                                                                                                                                                                                                                           ;
; CSD_SLOT_22    ; 00000 ; Unsigned Binary                                                                                                                                                                                                                           ;
; CSD_SLOT_23    ; 00000 ; Unsigned Binary                                                                                                                                                                                                                           ;
; CSD_SLOT_24    ; 00000 ; Unsigned Binary                                                                                                                                                                                                                           ;
; CSD_SLOT_25    ; 00000 ; Unsigned Binary                                                                                                                                                                                                                           ;
; CSD_SLOT_26    ; 00000 ; Unsigned Binary                                                                                                                                                                                                                           ;
; CSD_SLOT_27    ; 00000 ; Unsigned Binary                                                                                                                                                                                                                           ;
; CSD_SLOT_28    ; 00000 ; Unsigned Binary                                                                                                                                                                                                                           ;
; CSD_SLOT_29    ; 00000 ; Unsigned Binary                                                                                                                                                                                                                           ;
; CSD_SLOT_30    ; 00000 ; Unsigned Binary                                                                                                                                                                                                                           ;
; CSD_SLOT_31    ; 00000 ; Unsigned Binary                                                                                                                                                                                                                           ;
; CSD_SLOT_32    ; 00000 ; Unsigned Binary                                                                                                                                                                                                                           ;
; CSD_SLOT_33    ; 00000 ; Unsigned Binary                                                                                                                                                                                                                           ;
; CSD_SLOT_34    ; 00000 ; Unsigned Binary                                                                                                                                                                                                                           ;
; CSD_SLOT_35    ; 00000 ; Unsigned Binary                                                                                                                                                                                                                           ;
; CSD_SLOT_36    ; 00000 ; Unsigned Binary                                                                                                                                                                                                                           ;
; CSD_SLOT_37    ; 00000 ; Unsigned Binary                                                                                                                                                                                                                           ;
; CSD_SLOT_38    ; 00000 ; Unsigned Binary                                                                                                                                                                                                                           ;
; CSD_SLOT_39    ; 00000 ; Unsigned Binary                                                                                                                                                                                                                           ;
; CSD_SLOT_40    ; 00000 ; Unsigned Binary                                                                                                                                                                                                                           ;
; CSD_SLOT_41    ; 00000 ; Unsigned Binary                                                                                                                                                                                                                           ;
; CSD_SLOT_42    ; 00000 ; Unsigned Binary                                                                                                                                                                                                                           ;
; CSD_SLOT_43    ; 00000 ; Unsigned Binary                                                                                                                                                                                                                           ;
; CSD_SLOT_44    ; 00000 ; Unsigned Binary                                                                                                                                                                                                                           ;
; CSD_SLOT_45    ; 00000 ; Unsigned Binary                                                                                                                                                                                                                           ;
; CSD_SLOT_46    ; 00000 ; Unsigned Binary                                                                                                                                                                                                                           ;
; CSD_SLOT_47    ; 00000 ; Unsigned Binary                                                                                                                                                                                                                           ;
; CSD_SLOT_48    ; 00000 ; Unsigned Binary                                                                                                                                                                                                                           ;
; CSD_SLOT_49    ; 00000 ; Unsigned Binary                                                                                                                                                                                                                           ;
; CSD_SLOT_50    ; 00000 ; Unsigned Binary                                                                                                                                                                                                                           ;
; CSD_SLOT_51    ; 00000 ; Unsigned Binary                                                                                                                                                                                                                           ;
; CSD_SLOT_52    ; 00000 ; Unsigned Binary                                                                                                                                                                                                                           ;
; CSD_SLOT_53    ; 00000 ; Unsigned Binary                                                                                                                                                                                                                           ;
; CSD_SLOT_54    ; 00000 ; Unsigned Binary                                                                                                                                                                                                                           ;
; CSD_SLOT_55    ; 00000 ; Unsigned Binary                                                                                                                                                                                                                           ;
; CSD_SLOT_56    ; 00000 ; Unsigned Binary                                                                                                                                                                                                                           ;
; CSD_SLOT_57    ; 00000 ; Unsigned Binary                                                                                                                                                                                                                           ;
; CSD_SLOT_58    ; 00000 ; Unsigned Binary                                                                                                                                                                                                                           ;
; CSD_SLOT_59    ; 00000 ; Unsigned Binary                                                                                                                                                                                                                           ;
; CSD_SLOT_60    ; 00000 ; Unsigned Binary                                                                                                                                                                                                                           ;
; CSD_SLOT_61    ; 00000 ; Unsigned Binary                                                                                                                                                                                                                           ;
; CSD_SLOT_62    ; 00000 ; Unsigned Binary                                                                                                                                                                                                                           ;
; CSD_SLOT_63    ; 00000 ; Unsigned Binary                                                                                                                                                                                                                           ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: my_adc:u1|my_adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_sample_store:sample_store_internal ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DUAL_ADC_MODE  ; 0     ; Signed Integer                                                                                                                                                                                     ;
; RSP_DATA_WIDTH ; 12    ; Signed Integer                                                                                                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: my_adc:u1|my_adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_sample_store:sample_store_internal|altera_modular_adc_sample_store_ram:u_ss_ram ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH     ; 16    ; Signed Integer                                                                                                                                                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: my_adc:u1|my_adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_sample_store:sample_store_internal|altera_modular_adc_sample_store_ram:u_ss_ram|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                                                                                                                         ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                                                                                                                                      ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                                                                                                                                   ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                                                                                                                                 ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                                                                                                                                 ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                                                                                                                               ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                                                                                                                                      ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                                                                                                                                                      ;
; WIDTH_A                            ; 16                   ; Signed Integer                                                                                                                                                                                                                               ;
; WIDTHAD_A                          ; 6                    ; Signed Integer                                                                                                                                                                                                                               ;
; NUMWORDS_A                         ; 64                   ; Signed Integer                                                                                                                                                                                                                               ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                                                                      ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                                      ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                                      ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                                                                                                                                      ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                                                                                                                                      ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                                      ;
; WIDTH_B                            ; 16                   ; Signed Integer                                                                                                                                                                                                                               ;
; WIDTHAD_B                          ; 6                    ; Signed Integer                                                                                                                                                                                                                               ;
; NUMWORDS_B                         ; 64                   ; Signed Integer                                                                                                                                                                                                                               ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                                                                                                                                      ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                                                                                                                                      ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                                                                                                                                                                                                                                      ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                                                                                                                                                      ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                                                                      ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                                                                                                      ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                                                                                                                                      ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                                                                      ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                                      ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                                      ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                                                                      ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                                      ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                                                                                                                                                                               ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                                                                                                                                      ;
; RAM_BLOCK_TYPE                     ; M9K                  ; Untyped                                                                                                                                                                                                                                      ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                                                                                                                                      ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                                                                                                                                                                                                      ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                                                                                      ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                                                                                      ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                                                                                                                                      ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                                                                                                                                      ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                                                                                                                                                      ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                                                                                                                                                                                      ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                                                                                                                                                                                                                      ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                                                                                                                                      ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                                                                                                                                                                                                                      ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                                                                      ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                                                                      ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                                                                                                                                      ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                                                                                                                                      ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                                                                                                                                      ;
; DEVICE_FAMILY                      ; MAX 10               ; Untyped                                                                                                                                                                                                                                      ;
; CBXI_PARAMETER                     ; altsyncram_v5s1      ; Untyped                                                                                                                                                                                                                                      ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: myPLL:u2|altpll:altpll_component ;
+-------------------------------+-------------------------+---------------------+
; Parameter Name                ; Value                   ; Type                ;
+-------------------------------+-------------------------+---------------------+
; OPERATION_MODE                ; NORMAL                  ; Untyped             ;
; PLL_TYPE                      ; AUTO                    ; Untyped             ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=myPLL ; Untyped             ;
; QUALIFY_CONF_DONE             ; OFF                     ; Untyped             ;
; COMPENSATE_CLOCK              ; CLK0                    ; Untyped             ;
; SCAN_CHAIN                    ; LONG                    ; Untyped             ;
; PRIMARY_CLOCK                 ; INCLK0                  ; Untyped             ;
; INCLK0_INPUT_FREQUENCY        ; 20000                   ; Signed Integer      ;
; INCLK1_INPUT_FREQUENCY        ; 0                       ; Untyped             ;
; GATE_LOCK_SIGNAL              ; NO                      ; Untyped             ;
; GATE_LOCK_COUNTER             ; 0                       ; Untyped             ;
; LOCK_HIGH                     ; 1                       ; Untyped             ;
; LOCK_LOW                      ; 1                       ; Untyped             ;
; VALID_LOCK_MULTIPLIER         ; 1                       ; Untyped             ;
; INVALID_LOCK_MULTIPLIER       ; 5                       ; Untyped             ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                     ; Untyped             ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                     ; Untyped             ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                     ; Untyped             ;
; SKIP_VCO                      ; OFF                     ; Untyped             ;
; SWITCH_OVER_COUNTER           ; 0                       ; Untyped             ;
; SWITCH_OVER_TYPE              ; AUTO                    ; Untyped             ;
; FEEDBACK_SOURCE               ; EXTCLK0                 ; Untyped             ;
; BANDWIDTH                     ; 0                       ; Untyped             ;
; BANDWIDTH_TYPE                ; AUTO                    ; Untyped             ;
; SPREAD_FREQUENCY              ; 0                       ; Untyped             ;
; DOWN_SPREAD                   ; 0                       ; Untyped             ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                     ; Untyped             ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                     ; Untyped             ;
; CLK9_MULTIPLY_BY              ; 0                       ; Untyped             ;
; CLK8_MULTIPLY_BY              ; 0                       ; Untyped             ;
; CLK7_MULTIPLY_BY              ; 0                       ; Untyped             ;
; CLK6_MULTIPLY_BY              ; 0                       ; Untyped             ;
; CLK5_MULTIPLY_BY              ; 1                       ; Untyped             ;
; CLK4_MULTIPLY_BY              ; 1                       ; Untyped             ;
; CLK3_MULTIPLY_BY              ; 1                       ; Untyped             ;
; CLK2_MULTIPLY_BY              ; 1                       ; Untyped             ;
; CLK1_MULTIPLY_BY              ; 1                       ; Untyped             ;
; CLK0_MULTIPLY_BY              ; 12587483                ; Signed Integer      ;
; CLK9_DIVIDE_BY                ; 0                       ; Untyped             ;
; CLK8_DIVIDE_BY                ; 0                       ; Untyped             ;
; CLK7_DIVIDE_BY                ; 0                       ; Untyped             ;
; CLK6_DIVIDE_BY                ; 0                       ; Untyped             ;
; CLK5_DIVIDE_BY                ; 1                       ; Untyped             ;
; CLK4_DIVIDE_BY                ; 1                       ; Untyped             ;
; CLK3_DIVIDE_BY                ; 1                       ; Untyped             ;
; CLK2_DIVIDE_BY                ; 1                       ; Untyped             ;
; CLK1_DIVIDE_BY                ; 1                       ; Untyped             ;
; CLK0_DIVIDE_BY                ; 25000000                ; Signed Integer      ;
; CLK9_PHASE_SHIFT              ; 0                       ; Untyped             ;
; CLK8_PHASE_SHIFT              ; 0                       ; Untyped             ;
; CLK7_PHASE_SHIFT              ; 0                       ; Untyped             ;
; CLK6_PHASE_SHIFT              ; 0                       ; Untyped             ;
; CLK5_PHASE_SHIFT              ; 0                       ; Untyped             ;
; CLK4_PHASE_SHIFT              ; 0                       ; Untyped             ;
; CLK3_PHASE_SHIFT              ; 0                       ; Untyped             ;
; CLK2_PHASE_SHIFT              ; 0                       ; Untyped             ;
; CLK1_PHASE_SHIFT              ; 0                       ; Untyped             ;
; CLK0_PHASE_SHIFT              ; 0                       ; Untyped             ;
; CLK5_TIME_DELAY               ; 0                       ; Untyped             ;
; CLK4_TIME_DELAY               ; 0                       ; Untyped             ;
; CLK3_TIME_DELAY               ; 0                       ; Untyped             ;
; CLK2_TIME_DELAY               ; 0                       ; Untyped             ;
; CLK1_TIME_DELAY               ; 0                       ; Untyped             ;
; CLK0_TIME_DELAY               ; 0                       ; Untyped             ;
; CLK9_DUTY_CYCLE               ; 50                      ; Untyped             ;
; CLK8_DUTY_CYCLE               ; 50                      ; Untyped             ;
; CLK7_DUTY_CYCLE               ; 50                      ; Untyped             ;
; CLK6_DUTY_CYCLE               ; 50                      ; Untyped             ;
; CLK5_DUTY_CYCLE               ; 50                      ; Untyped             ;
; CLK4_DUTY_CYCLE               ; 50                      ; Untyped             ;
; CLK3_DUTY_CYCLE               ; 50                      ; Untyped             ;
; CLK2_DUTY_CYCLE               ; 50                      ; Untyped             ;
; CLK1_DUTY_CYCLE               ; 50                      ; Untyped             ;
; CLK0_DUTY_CYCLE               ; 50                      ; Signed Integer      ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                     ; Untyped             ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                     ; Untyped             ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                     ; Untyped             ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                     ; Untyped             ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                     ; Untyped             ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                     ; Untyped             ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                     ; Untyped             ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                     ; Untyped             ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                     ; Untyped             ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                     ; Untyped             ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                     ; Untyped             ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                     ; Untyped             ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                     ; Untyped             ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                     ; Untyped             ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                     ; Untyped             ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                     ; Untyped             ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                     ; Untyped             ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                     ; Untyped             ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                     ; Untyped             ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                     ; Untyped             ;
; LOCK_WINDOW_UI                ;  0.05                   ; Untyped             ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                  ; Untyped             ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                  ; Untyped             ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                  ; Untyped             ;
; DPA_MULTIPLY_BY               ; 0                       ; Untyped             ;
; DPA_DIVIDE_BY                 ; 1                       ; Untyped             ;
; DPA_DIVIDER                   ; 0                       ; Untyped             ;
; EXTCLK3_MULTIPLY_BY           ; 1                       ; Untyped             ;
; EXTCLK2_MULTIPLY_BY           ; 1                       ; Untyped             ;
; EXTCLK1_MULTIPLY_BY           ; 1                       ; Untyped             ;
; EXTCLK0_MULTIPLY_BY           ; 1                       ; Untyped             ;
; EXTCLK3_DIVIDE_BY             ; 1                       ; Untyped             ;
; EXTCLK2_DIVIDE_BY             ; 1                       ; Untyped             ;
; EXTCLK1_DIVIDE_BY             ; 1                       ; Untyped             ;
; EXTCLK0_DIVIDE_BY             ; 1                       ; Untyped             ;
; EXTCLK3_PHASE_SHIFT           ; 0                       ; Untyped             ;
; EXTCLK2_PHASE_SHIFT           ; 0                       ; Untyped             ;
; EXTCLK1_PHASE_SHIFT           ; 0                       ; Untyped             ;
; EXTCLK0_PHASE_SHIFT           ; 0                       ; Untyped             ;
; EXTCLK3_TIME_DELAY            ; 0                       ; Untyped             ;
; EXTCLK2_TIME_DELAY            ; 0                       ; Untyped             ;
; EXTCLK1_TIME_DELAY            ; 0                       ; Untyped             ;
; EXTCLK0_TIME_DELAY            ; 0                       ; Untyped             ;
; EXTCLK3_DUTY_CYCLE            ; 50                      ; Untyped             ;
; EXTCLK2_DUTY_CYCLE            ; 50                      ; Untyped             ;
; EXTCLK1_DUTY_CYCLE            ; 50                      ; Untyped             ;
; EXTCLK0_DUTY_CYCLE            ; 50                      ; Untyped             ;
; VCO_MULTIPLY_BY               ; 0                       ; Untyped             ;
; VCO_DIVIDE_BY                 ; 0                       ; Untyped             ;
; SCLKOUT0_PHASE_SHIFT          ; 0                       ; Untyped             ;
; SCLKOUT1_PHASE_SHIFT          ; 0                       ; Untyped             ;
; VCO_MIN                       ; 0                       ; Untyped             ;
; VCO_MAX                       ; 0                       ; Untyped             ;
; VCO_CENTER                    ; 0                       ; Untyped             ;
; PFD_MIN                       ; 0                       ; Untyped             ;
; PFD_MAX                       ; 0                       ; Untyped             ;
; M_INITIAL                     ; 0                       ; Untyped             ;
; M                             ; 0                       ; Untyped             ;
; N                             ; 1                       ; Untyped             ;
; M2                            ; 1                       ; Untyped             ;
; N2                            ; 1                       ; Untyped             ;
; SS                            ; 1                       ; Untyped             ;
; C0_HIGH                       ; 0                       ; Untyped             ;
; C1_HIGH                       ; 0                       ; Untyped             ;
; C2_HIGH                       ; 0                       ; Untyped             ;
; C3_HIGH                       ; 0                       ; Untyped             ;
; C4_HIGH                       ; 0                       ; Untyped             ;
; C5_HIGH                       ; 0                       ; Untyped             ;
; C6_HIGH                       ; 0                       ; Untyped             ;
; C7_HIGH                       ; 0                       ; Untyped             ;
; C8_HIGH                       ; 0                       ; Untyped             ;
; C9_HIGH                       ; 0                       ; Untyped             ;
; C0_LOW                        ; 0                       ; Untyped             ;
; C1_LOW                        ; 0                       ; Untyped             ;
; C2_LOW                        ; 0                       ; Untyped             ;
; C3_LOW                        ; 0                       ; Untyped             ;
; C4_LOW                        ; 0                       ; Untyped             ;
; C5_LOW                        ; 0                       ; Untyped             ;
; C6_LOW                        ; 0                       ; Untyped             ;
; C7_LOW                        ; 0                       ; Untyped             ;
; C8_LOW                        ; 0                       ; Untyped             ;
; C9_LOW                        ; 0                       ; Untyped             ;
; C0_INITIAL                    ; 0                       ; Untyped             ;
; C1_INITIAL                    ; 0                       ; Untyped             ;
; C2_INITIAL                    ; 0                       ; Untyped             ;
; C3_INITIAL                    ; 0                       ; Untyped             ;
; C4_INITIAL                    ; 0                       ; Untyped             ;
; C5_INITIAL                    ; 0                       ; Untyped             ;
; C6_INITIAL                    ; 0                       ; Untyped             ;
; C7_INITIAL                    ; 0                       ; Untyped             ;
; C8_INITIAL                    ; 0                       ; Untyped             ;
; C9_INITIAL                    ; 0                       ; Untyped             ;
; C0_MODE                       ; BYPASS                  ; Untyped             ;
; C1_MODE                       ; BYPASS                  ; Untyped             ;
; C2_MODE                       ; BYPASS                  ; Untyped             ;
; C3_MODE                       ; BYPASS                  ; Untyped             ;
; C4_MODE                       ; BYPASS                  ; Untyped             ;
; C5_MODE                       ; BYPASS                  ; Untyped             ;
; C6_MODE                       ; BYPASS                  ; Untyped             ;
; C7_MODE                       ; BYPASS                  ; Untyped             ;
; C8_MODE                       ; BYPASS                  ; Untyped             ;
; C9_MODE                       ; BYPASS                  ; Untyped             ;
; C0_PH                         ; 0                       ; Untyped             ;
; C1_PH                         ; 0                       ; Untyped             ;
; C2_PH                         ; 0                       ; Untyped             ;
; C3_PH                         ; 0                       ; Untyped             ;
; C4_PH                         ; 0                       ; Untyped             ;
; C5_PH                         ; 0                       ; Untyped             ;
; C6_PH                         ; 0                       ; Untyped             ;
; C7_PH                         ; 0                       ; Untyped             ;
; C8_PH                         ; 0                       ; Untyped             ;
; C9_PH                         ; 0                       ; Untyped             ;
; L0_HIGH                       ; 1                       ; Untyped             ;
; L1_HIGH                       ; 1                       ; Untyped             ;
; G0_HIGH                       ; 1                       ; Untyped             ;
; G1_HIGH                       ; 1                       ; Untyped             ;
; G2_HIGH                       ; 1                       ; Untyped             ;
; G3_HIGH                       ; 1                       ; Untyped             ;
; E0_HIGH                       ; 1                       ; Untyped             ;
; E1_HIGH                       ; 1                       ; Untyped             ;
; E2_HIGH                       ; 1                       ; Untyped             ;
; E3_HIGH                       ; 1                       ; Untyped             ;
; L0_LOW                        ; 1                       ; Untyped             ;
; L1_LOW                        ; 1                       ; Untyped             ;
; G0_LOW                        ; 1                       ; Untyped             ;
; G1_LOW                        ; 1                       ; Untyped             ;
; G2_LOW                        ; 1                       ; Untyped             ;
; G3_LOW                        ; 1                       ; Untyped             ;
; E0_LOW                        ; 1                       ; Untyped             ;
; E1_LOW                        ; 1                       ; Untyped             ;
; E2_LOW                        ; 1                       ; Untyped             ;
; E3_LOW                        ; 1                       ; Untyped             ;
; L0_INITIAL                    ; 1                       ; Untyped             ;
; L1_INITIAL                    ; 1                       ; Untyped             ;
; G0_INITIAL                    ; 1                       ; Untyped             ;
; G1_INITIAL                    ; 1                       ; Untyped             ;
; G2_INITIAL                    ; 1                       ; Untyped             ;
; G3_INITIAL                    ; 1                       ; Untyped             ;
; E0_INITIAL                    ; 1                       ; Untyped             ;
; E1_INITIAL                    ; 1                       ; Untyped             ;
; E2_INITIAL                    ; 1                       ; Untyped             ;
; E3_INITIAL                    ; 1                       ; Untyped             ;
; L0_MODE                       ; BYPASS                  ; Untyped             ;
; L1_MODE                       ; BYPASS                  ; Untyped             ;
; G0_MODE                       ; BYPASS                  ; Untyped             ;
; G1_MODE                       ; BYPASS                  ; Untyped             ;
; G2_MODE                       ; BYPASS                  ; Untyped             ;
; G3_MODE                       ; BYPASS                  ; Untyped             ;
; E0_MODE                       ; BYPASS                  ; Untyped             ;
; E1_MODE                       ; BYPASS                  ; Untyped             ;
; E2_MODE                       ; BYPASS                  ; Untyped             ;
; E3_MODE                       ; BYPASS                  ; Untyped             ;
; L0_PH                         ; 0                       ; Untyped             ;
; L1_PH                         ; 0                       ; Untyped             ;
; G0_PH                         ; 0                       ; Untyped             ;
; G1_PH                         ; 0                       ; Untyped             ;
; G2_PH                         ; 0                       ; Untyped             ;
; G3_PH                         ; 0                       ; Untyped             ;
; E0_PH                         ; 0                       ; Untyped             ;
; E1_PH                         ; 0                       ; Untyped             ;
; E2_PH                         ; 0                       ; Untyped             ;
; E3_PH                         ; 0                       ; Untyped             ;
; M_PH                          ; 0                       ; Untyped             ;
; C1_USE_CASC_IN                ; OFF                     ; Untyped             ;
; C2_USE_CASC_IN                ; OFF                     ; Untyped             ;
; C3_USE_CASC_IN                ; OFF                     ; Untyped             ;
; C4_USE_CASC_IN                ; OFF                     ; Untyped             ;
; C5_USE_CASC_IN                ; OFF                     ; Untyped             ;
; C6_USE_CASC_IN                ; OFF                     ; Untyped             ;
; C7_USE_CASC_IN                ; OFF                     ; Untyped             ;
; C8_USE_CASC_IN                ; OFF                     ; Untyped             ;
; C9_USE_CASC_IN                ; OFF                     ; Untyped             ;
; CLK0_COUNTER                  ; G0                      ; Untyped             ;
; CLK1_COUNTER                  ; G0                      ; Untyped             ;
; CLK2_COUNTER                  ; G0                      ; Untyped             ;
; CLK3_COUNTER                  ; G0                      ; Untyped             ;
; CLK4_COUNTER                  ; G0                      ; Untyped             ;
; CLK5_COUNTER                  ; G0                      ; Untyped             ;
; CLK6_COUNTER                  ; E0                      ; Untyped             ;
; CLK7_COUNTER                  ; E1                      ; Untyped             ;
; CLK8_COUNTER                  ; E2                      ; Untyped             ;
; CLK9_COUNTER                  ; E3                      ; Untyped             ;
; L0_TIME_DELAY                 ; 0                       ; Untyped             ;
; L1_TIME_DELAY                 ; 0                       ; Untyped             ;
; G0_TIME_DELAY                 ; 0                       ; Untyped             ;
; G1_TIME_DELAY                 ; 0                       ; Untyped             ;
; G2_TIME_DELAY                 ; 0                       ; Untyped             ;
; G3_TIME_DELAY                 ; 0                       ; Untyped             ;
; E0_TIME_DELAY                 ; 0                       ; Untyped             ;
; E1_TIME_DELAY                 ; 0                       ; Untyped             ;
; E2_TIME_DELAY                 ; 0                       ; Untyped             ;
; E3_TIME_DELAY                 ; 0                       ; Untyped             ;
; M_TIME_DELAY                  ; 0                       ; Untyped             ;
; N_TIME_DELAY                  ; 0                       ; Untyped             ;
; EXTCLK3_COUNTER               ; E3                      ; Untyped             ;
; EXTCLK2_COUNTER               ; E2                      ; Untyped             ;
; EXTCLK1_COUNTER               ; E1                      ; Untyped             ;
; EXTCLK0_COUNTER               ; E0                      ; Untyped             ;
; ENABLE0_COUNTER               ; L0                      ; Untyped             ;
; ENABLE1_COUNTER               ; L0                      ; Untyped             ;
; CHARGE_PUMP_CURRENT           ; 2                       ; Untyped             ;
; LOOP_FILTER_R                 ;  1.000000               ; Untyped             ;
; LOOP_FILTER_C                 ; 5                       ; Untyped             ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                    ; Untyped             ;
; LOOP_FILTER_R_BITS            ; 9999                    ; Untyped             ;
; LOOP_FILTER_C_BITS            ; 9999                    ; Untyped             ;
; VCO_POST_SCALE                ; 0                       ; Untyped             ;
; CLK2_OUTPUT_FREQUENCY         ; 0                       ; Untyped             ;
; CLK1_OUTPUT_FREQUENCY         ; 0                       ; Untyped             ;
; CLK0_OUTPUT_FREQUENCY         ; 0                       ; Untyped             ;
; INTENDED_DEVICE_FAMILY        ; MAX 10                  ; Untyped             ;
; PORT_CLKENA0                  ; PORT_UNUSED             ; Untyped             ;
; PORT_CLKENA1                  ; PORT_UNUSED             ; Untyped             ;
; PORT_CLKENA2                  ; PORT_UNUSED             ; Untyped             ;
; PORT_CLKENA3                  ; PORT_UNUSED             ; Untyped             ;
; PORT_CLKENA4                  ; PORT_UNUSED             ; Untyped             ;
; PORT_CLKENA5                  ; PORT_UNUSED             ; Untyped             ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY       ; Untyped             ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY       ; Untyped             ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY       ; Untyped             ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY       ; Untyped             ;
; PORT_EXTCLK0                  ; PORT_UNUSED             ; Untyped             ;
; PORT_EXTCLK1                  ; PORT_UNUSED             ; Untyped             ;
; PORT_EXTCLK2                  ; PORT_UNUSED             ; Untyped             ;
; PORT_EXTCLK3                  ; PORT_UNUSED             ; Untyped             ;
; PORT_CLKBAD0                  ; PORT_UNUSED             ; Untyped             ;
; PORT_CLKBAD1                  ; PORT_UNUSED             ; Untyped             ;
; PORT_CLK0                     ; PORT_USED               ; Untyped             ;
; PORT_CLK1                     ; PORT_UNUSED             ; Untyped             ;
; PORT_CLK2                     ; PORT_UNUSED             ; Untyped             ;
; PORT_CLK3                     ; PORT_UNUSED             ; Untyped             ;
; PORT_CLK4                     ; PORT_UNUSED             ; Untyped             ;
; PORT_CLK5                     ; PORT_UNUSED             ; Untyped             ;
; PORT_CLK6                     ; PORT_UNUSED             ; Untyped             ;
; PORT_CLK7                     ; PORT_UNUSED             ; Untyped             ;
; PORT_CLK8                     ; PORT_UNUSED             ; Untyped             ;
; PORT_CLK9                     ; PORT_UNUSED             ; Untyped             ;
; PORT_SCANDATA                 ; PORT_UNUSED             ; Untyped             ;
; PORT_SCANDATAOUT              ; PORT_UNUSED             ; Untyped             ;
; PORT_SCANDONE                 ; PORT_UNUSED             ; Untyped             ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY       ; Untyped             ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY       ; Untyped             ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED             ; Untyped             ;
; PORT_CLKLOSS                  ; PORT_UNUSED             ; Untyped             ;
; PORT_INCLK1                   ; PORT_UNUSED             ; Untyped             ;
; PORT_INCLK0                   ; PORT_USED               ; Untyped             ;
; PORT_FBIN                     ; PORT_UNUSED             ; Untyped             ;
; PORT_PLLENA                   ; PORT_UNUSED             ; Untyped             ;
; PORT_CLKSWITCH                ; PORT_UNUSED             ; Untyped             ;
; PORT_ARESET                   ; PORT_UNUSED             ; Untyped             ;
; PORT_PFDENA                   ; PORT_UNUSED             ; Untyped             ;
; PORT_SCANCLK                  ; PORT_UNUSED             ; Untyped             ;
; PORT_SCANACLR                 ; PORT_UNUSED             ; Untyped             ;
; PORT_SCANREAD                 ; PORT_UNUSED             ; Untyped             ;
; PORT_SCANWRITE                ; PORT_UNUSED             ; Untyped             ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY       ; Untyped             ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY       ; Untyped             ;
; PORT_LOCKED                   ; PORT_UNUSED             ; Untyped             ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED             ; Untyped             ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY       ; Untyped             ;
; PORT_PHASEDONE                ; PORT_UNUSED             ; Untyped             ;
; PORT_PHASESTEP                ; PORT_UNUSED             ; Untyped             ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED             ; Untyped             ;
; PORT_SCANCLKENA               ; PORT_UNUSED             ; Untyped             ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED             ; Untyped             ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY       ; Untyped             ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY       ; Untyped             ;
; M_TEST_SOURCE                 ; 5                       ; Untyped             ;
; C0_TEST_SOURCE                ; 5                       ; Untyped             ;
; C1_TEST_SOURCE                ; 5                       ; Untyped             ;
; C2_TEST_SOURCE                ; 5                       ; Untyped             ;
; C3_TEST_SOURCE                ; 5                       ; Untyped             ;
; C4_TEST_SOURCE                ; 5                       ; Untyped             ;
; C5_TEST_SOURCE                ; 5                       ; Untyped             ;
; C6_TEST_SOURCE                ; 5                       ; Untyped             ;
; C7_TEST_SOURCE                ; 5                       ; Untyped             ;
; C8_TEST_SOURCE                ; 5                       ; Untyped             ;
; C9_TEST_SOURCE                ; 5                       ; Untyped             ;
; CBXI_PARAMETER                ; myPLL_altpll            ; Untyped             ;
; VCO_FREQUENCY_CONTROL         ; AUTO                    ; Untyped             ;
; VCO_PHASE_SHIFT_STEP          ; 0                       ; Untyped             ;
; WIDTH_CLOCK                   ; 5                       ; Signed Integer      ;
; WIDTH_PHASECOUNTERSELECT      ; 4                       ; Untyped             ;
; USING_FBMIMICBIDIR_PORT       ; OFF                     ; Untyped             ;
; DEVICE_FAMILY                 ; MAX 10                  ; Untyped             ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                  ; Untyped             ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                     ; Untyped             ;
; AUTO_CARRY_CHAINS             ; ON                      ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS          ; OFF                     ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS           ; ON                      ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS        ; OFF                     ; IGNORE_CASCADE      ;
+-------------------------------+-------------------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: adcPLL:u4|altpll:altpll_component ;
+-------------------------------+--------------------------+---------------------+
; Parameter Name                ; Value                    ; Type                ;
+-------------------------------+--------------------------+---------------------+
; OPERATION_MODE                ; NORMAL                   ; Untyped             ;
; PLL_TYPE                      ; AUTO                     ; Untyped             ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=adcPLL ; Untyped             ;
; QUALIFY_CONF_DONE             ; OFF                      ; Untyped             ;
; COMPENSATE_CLOCK              ; CLK0                     ; Untyped             ;
; SCAN_CHAIN                    ; LONG                     ; Untyped             ;
; PRIMARY_CLOCK                 ; INCLK0                   ; Untyped             ;
; INCLK0_INPUT_FREQUENCY        ; 100000                   ; Signed Integer      ;
; INCLK1_INPUT_FREQUENCY        ; 0                        ; Untyped             ;
; GATE_LOCK_SIGNAL              ; NO                       ; Untyped             ;
; GATE_LOCK_COUNTER             ; 0                        ; Untyped             ;
; LOCK_HIGH                     ; 1                        ; Untyped             ;
; LOCK_LOW                      ; 1                        ; Untyped             ;
; VALID_LOCK_MULTIPLIER         ; 1                        ; Untyped             ;
; INVALID_LOCK_MULTIPLIER       ; 5                        ; Untyped             ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                      ; Untyped             ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                      ; Untyped             ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                      ; Untyped             ;
; SKIP_VCO                      ; OFF                      ; Untyped             ;
; SWITCH_OVER_COUNTER           ; 0                        ; Untyped             ;
; SWITCH_OVER_TYPE              ; AUTO                     ; Untyped             ;
; FEEDBACK_SOURCE               ; EXTCLK0                  ; Untyped             ;
; BANDWIDTH                     ; 0                        ; Untyped             ;
; BANDWIDTH_TYPE                ; AUTO                     ; Untyped             ;
; SPREAD_FREQUENCY              ; 0                        ; Untyped             ;
; DOWN_SPREAD                   ; 0                        ; Untyped             ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                      ; Untyped             ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                      ; Untyped             ;
; CLK9_MULTIPLY_BY              ; 0                        ; Untyped             ;
; CLK8_MULTIPLY_BY              ; 0                        ; Untyped             ;
; CLK7_MULTIPLY_BY              ; 0                        ; Untyped             ;
; CLK6_MULTIPLY_BY              ; 0                        ; Untyped             ;
; CLK5_MULTIPLY_BY              ; 1                        ; Untyped             ;
; CLK4_MULTIPLY_BY              ; 1                        ; Untyped             ;
; CLK3_MULTIPLY_BY              ; 1                        ; Untyped             ;
; CLK2_MULTIPLY_BY              ; 1                        ; Untyped             ;
; CLK1_MULTIPLY_BY              ; 1                        ; Untyped             ;
; CLK0_MULTIPLY_BY              ; 5                        ; Signed Integer      ;
; CLK9_DIVIDE_BY                ; 0                        ; Untyped             ;
; CLK8_DIVIDE_BY                ; 0                        ; Untyped             ;
; CLK7_DIVIDE_BY                ; 0                        ; Untyped             ;
; CLK6_DIVIDE_BY                ; 0                        ; Untyped             ;
; CLK5_DIVIDE_BY                ; 1                        ; Untyped             ;
; CLK4_DIVIDE_BY                ; 1                        ; Untyped             ;
; CLK3_DIVIDE_BY                ; 1                        ; Untyped             ;
; CLK2_DIVIDE_BY                ; 1                        ; Untyped             ;
; CLK1_DIVIDE_BY                ; 1                        ; Untyped             ;
; CLK0_DIVIDE_BY                ; 1                        ; Signed Integer      ;
; CLK9_PHASE_SHIFT              ; 0                        ; Untyped             ;
; CLK8_PHASE_SHIFT              ; 0                        ; Untyped             ;
; CLK7_PHASE_SHIFT              ; 0                        ; Untyped             ;
; CLK6_PHASE_SHIFT              ; 0                        ; Untyped             ;
; CLK5_PHASE_SHIFT              ; 0                        ; Untyped             ;
; CLK4_PHASE_SHIFT              ; 0                        ; Untyped             ;
; CLK3_PHASE_SHIFT              ; 0                        ; Untyped             ;
; CLK2_PHASE_SHIFT              ; 0                        ; Untyped             ;
; CLK1_PHASE_SHIFT              ; 0                        ; Untyped             ;
; CLK0_PHASE_SHIFT              ; 0                        ; Untyped             ;
; CLK5_TIME_DELAY               ; 0                        ; Untyped             ;
; CLK4_TIME_DELAY               ; 0                        ; Untyped             ;
; CLK3_TIME_DELAY               ; 0                        ; Untyped             ;
; CLK2_TIME_DELAY               ; 0                        ; Untyped             ;
; CLK1_TIME_DELAY               ; 0                        ; Untyped             ;
; CLK0_TIME_DELAY               ; 0                        ; Untyped             ;
; CLK9_DUTY_CYCLE               ; 50                       ; Untyped             ;
; CLK8_DUTY_CYCLE               ; 50                       ; Untyped             ;
; CLK7_DUTY_CYCLE               ; 50                       ; Untyped             ;
; CLK6_DUTY_CYCLE               ; 50                       ; Untyped             ;
; CLK5_DUTY_CYCLE               ; 50                       ; Untyped             ;
; CLK4_DUTY_CYCLE               ; 50                       ; Untyped             ;
; CLK3_DUTY_CYCLE               ; 50                       ; Untyped             ;
; CLK2_DUTY_CYCLE               ; 50                       ; Untyped             ;
; CLK1_DUTY_CYCLE               ; 50                       ; Untyped             ;
; CLK0_DUTY_CYCLE               ; 50                       ; Signed Integer      ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped             ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped             ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped             ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped             ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped             ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped             ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped             ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped             ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped             ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped             ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped             ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped             ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped             ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped             ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped             ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped             ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped             ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped             ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped             ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped             ;
; LOCK_WINDOW_UI                ;  0.05                    ; Untyped             ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                   ; Untyped             ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                   ; Untyped             ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                   ; Untyped             ;
; DPA_MULTIPLY_BY               ; 0                        ; Untyped             ;
; DPA_DIVIDE_BY                 ; 1                        ; Untyped             ;
; DPA_DIVIDER                   ; 0                        ; Untyped             ;
; EXTCLK3_MULTIPLY_BY           ; 1                        ; Untyped             ;
; EXTCLK2_MULTIPLY_BY           ; 1                        ; Untyped             ;
; EXTCLK1_MULTIPLY_BY           ; 1                        ; Untyped             ;
; EXTCLK0_MULTIPLY_BY           ; 1                        ; Untyped             ;
; EXTCLK3_DIVIDE_BY             ; 1                        ; Untyped             ;
; EXTCLK2_DIVIDE_BY             ; 1                        ; Untyped             ;
; EXTCLK1_DIVIDE_BY             ; 1                        ; Untyped             ;
; EXTCLK0_DIVIDE_BY             ; 1                        ; Untyped             ;
; EXTCLK3_PHASE_SHIFT           ; 0                        ; Untyped             ;
; EXTCLK2_PHASE_SHIFT           ; 0                        ; Untyped             ;
; EXTCLK1_PHASE_SHIFT           ; 0                        ; Untyped             ;
; EXTCLK0_PHASE_SHIFT           ; 0                        ; Untyped             ;
; EXTCLK3_TIME_DELAY            ; 0                        ; Untyped             ;
; EXTCLK2_TIME_DELAY            ; 0                        ; Untyped             ;
; EXTCLK1_TIME_DELAY            ; 0                        ; Untyped             ;
; EXTCLK0_TIME_DELAY            ; 0                        ; Untyped             ;
; EXTCLK3_DUTY_CYCLE            ; 50                       ; Untyped             ;
; EXTCLK2_DUTY_CYCLE            ; 50                       ; Untyped             ;
; EXTCLK1_DUTY_CYCLE            ; 50                       ; Untyped             ;
; EXTCLK0_DUTY_CYCLE            ; 50                       ; Untyped             ;
; VCO_MULTIPLY_BY               ; 0                        ; Untyped             ;
; VCO_DIVIDE_BY                 ; 0                        ; Untyped             ;
; SCLKOUT0_PHASE_SHIFT          ; 0                        ; Untyped             ;
; SCLKOUT1_PHASE_SHIFT          ; 0                        ; Untyped             ;
; VCO_MIN                       ; 0                        ; Untyped             ;
; VCO_MAX                       ; 0                        ; Untyped             ;
; VCO_CENTER                    ; 0                        ; Untyped             ;
; PFD_MIN                       ; 0                        ; Untyped             ;
; PFD_MAX                       ; 0                        ; Untyped             ;
; M_INITIAL                     ; 0                        ; Untyped             ;
; M                             ; 0                        ; Untyped             ;
; N                             ; 1                        ; Untyped             ;
; M2                            ; 1                        ; Untyped             ;
; N2                            ; 1                        ; Untyped             ;
; SS                            ; 1                        ; Untyped             ;
; C0_HIGH                       ; 0                        ; Untyped             ;
; C1_HIGH                       ; 0                        ; Untyped             ;
; C2_HIGH                       ; 0                        ; Untyped             ;
; C3_HIGH                       ; 0                        ; Untyped             ;
; C4_HIGH                       ; 0                        ; Untyped             ;
; C5_HIGH                       ; 0                        ; Untyped             ;
; C6_HIGH                       ; 0                        ; Untyped             ;
; C7_HIGH                       ; 0                        ; Untyped             ;
; C8_HIGH                       ; 0                        ; Untyped             ;
; C9_HIGH                       ; 0                        ; Untyped             ;
; C0_LOW                        ; 0                        ; Untyped             ;
; C1_LOW                        ; 0                        ; Untyped             ;
; C2_LOW                        ; 0                        ; Untyped             ;
; C3_LOW                        ; 0                        ; Untyped             ;
; C4_LOW                        ; 0                        ; Untyped             ;
; C5_LOW                        ; 0                        ; Untyped             ;
; C6_LOW                        ; 0                        ; Untyped             ;
; C7_LOW                        ; 0                        ; Untyped             ;
; C8_LOW                        ; 0                        ; Untyped             ;
; C9_LOW                        ; 0                        ; Untyped             ;
; C0_INITIAL                    ; 0                        ; Untyped             ;
; C1_INITIAL                    ; 0                        ; Untyped             ;
; C2_INITIAL                    ; 0                        ; Untyped             ;
; C3_INITIAL                    ; 0                        ; Untyped             ;
; C4_INITIAL                    ; 0                        ; Untyped             ;
; C5_INITIAL                    ; 0                        ; Untyped             ;
; C6_INITIAL                    ; 0                        ; Untyped             ;
; C7_INITIAL                    ; 0                        ; Untyped             ;
; C8_INITIAL                    ; 0                        ; Untyped             ;
; C9_INITIAL                    ; 0                        ; Untyped             ;
; C0_MODE                       ; BYPASS                   ; Untyped             ;
; C1_MODE                       ; BYPASS                   ; Untyped             ;
; C2_MODE                       ; BYPASS                   ; Untyped             ;
; C3_MODE                       ; BYPASS                   ; Untyped             ;
; C4_MODE                       ; BYPASS                   ; Untyped             ;
; C5_MODE                       ; BYPASS                   ; Untyped             ;
; C6_MODE                       ; BYPASS                   ; Untyped             ;
; C7_MODE                       ; BYPASS                   ; Untyped             ;
; C8_MODE                       ; BYPASS                   ; Untyped             ;
; C9_MODE                       ; BYPASS                   ; Untyped             ;
; C0_PH                         ; 0                        ; Untyped             ;
; C1_PH                         ; 0                        ; Untyped             ;
; C2_PH                         ; 0                        ; Untyped             ;
; C3_PH                         ; 0                        ; Untyped             ;
; C4_PH                         ; 0                        ; Untyped             ;
; C5_PH                         ; 0                        ; Untyped             ;
; C6_PH                         ; 0                        ; Untyped             ;
; C7_PH                         ; 0                        ; Untyped             ;
; C8_PH                         ; 0                        ; Untyped             ;
; C9_PH                         ; 0                        ; Untyped             ;
; L0_HIGH                       ; 1                        ; Untyped             ;
; L1_HIGH                       ; 1                        ; Untyped             ;
; G0_HIGH                       ; 1                        ; Untyped             ;
; G1_HIGH                       ; 1                        ; Untyped             ;
; G2_HIGH                       ; 1                        ; Untyped             ;
; G3_HIGH                       ; 1                        ; Untyped             ;
; E0_HIGH                       ; 1                        ; Untyped             ;
; E1_HIGH                       ; 1                        ; Untyped             ;
; E2_HIGH                       ; 1                        ; Untyped             ;
; E3_HIGH                       ; 1                        ; Untyped             ;
; L0_LOW                        ; 1                        ; Untyped             ;
; L1_LOW                        ; 1                        ; Untyped             ;
; G0_LOW                        ; 1                        ; Untyped             ;
; G1_LOW                        ; 1                        ; Untyped             ;
; G2_LOW                        ; 1                        ; Untyped             ;
; G3_LOW                        ; 1                        ; Untyped             ;
; E0_LOW                        ; 1                        ; Untyped             ;
; E1_LOW                        ; 1                        ; Untyped             ;
; E2_LOW                        ; 1                        ; Untyped             ;
; E3_LOW                        ; 1                        ; Untyped             ;
; L0_INITIAL                    ; 1                        ; Untyped             ;
; L1_INITIAL                    ; 1                        ; Untyped             ;
; G0_INITIAL                    ; 1                        ; Untyped             ;
; G1_INITIAL                    ; 1                        ; Untyped             ;
; G2_INITIAL                    ; 1                        ; Untyped             ;
; G3_INITIAL                    ; 1                        ; Untyped             ;
; E0_INITIAL                    ; 1                        ; Untyped             ;
; E1_INITIAL                    ; 1                        ; Untyped             ;
; E2_INITIAL                    ; 1                        ; Untyped             ;
; E3_INITIAL                    ; 1                        ; Untyped             ;
; L0_MODE                       ; BYPASS                   ; Untyped             ;
; L1_MODE                       ; BYPASS                   ; Untyped             ;
; G0_MODE                       ; BYPASS                   ; Untyped             ;
; G1_MODE                       ; BYPASS                   ; Untyped             ;
; G2_MODE                       ; BYPASS                   ; Untyped             ;
; G3_MODE                       ; BYPASS                   ; Untyped             ;
; E0_MODE                       ; BYPASS                   ; Untyped             ;
; E1_MODE                       ; BYPASS                   ; Untyped             ;
; E2_MODE                       ; BYPASS                   ; Untyped             ;
; E3_MODE                       ; BYPASS                   ; Untyped             ;
; L0_PH                         ; 0                        ; Untyped             ;
; L1_PH                         ; 0                        ; Untyped             ;
; G0_PH                         ; 0                        ; Untyped             ;
; G1_PH                         ; 0                        ; Untyped             ;
; G2_PH                         ; 0                        ; Untyped             ;
; G3_PH                         ; 0                        ; Untyped             ;
; E0_PH                         ; 0                        ; Untyped             ;
; E1_PH                         ; 0                        ; Untyped             ;
; E2_PH                         ; 0                        ; Untyped             ;
; E3_PH                         ; 0                        ; Untyped             ;
; M_PH                          ; 0                        ; Untyped             ;
; C1_USE_CASC_IN                ; OFF                      ; Untyped             ;
; C2_USE_CASC_IN                ; OFF                      ; Untyped             ;
; C3_USE_CASC_IN                ; OFF                      ; Untyped             ;
; C4_USE_CASC_IN                ; OFF                      ; Untyped             ;
; C5_USE_CASC_IN                ; OFF                      ; Untyped             ;
; C6_USE_CASC_IN                ; OFF                      ; Untyped             ;
; C7_USE_CASC_IN                ; OFF                      ; Untyped             ;
; C8_USE_CASC_IN                ; OFF                      ; Untyped             ;
; C9_USE_CASC_IN                ; OFF                      ; Untyped             ;
; CLK0_COUNTER                  ; G0                       ; Untyped             ;
; CLK1_COUNTER                  ; G0                       ; Untyped             ;
; CLK2_COUNTER                  ; G0                       ; Untyped             ;
; CLK3_COUNTER                  ; G0                       ; Untyped             ;
; CLK4_COUNTER                  ; G0                       ; Untyped             ;
; CLK5_COUNTER                  ; G0                       ; Untyped             ;
; CLK6_COUNTER                  ; E0                       ; Untyped             ;
; CLK7_COUNTER                  ; E1                       ; Untyped             ;
; CLK8_COUNTER                  ; E2                       ; Untyped             ;
; CLK9_COUNTER                  ; E3                       ; Untyped             ;
; L0_TIME_DELAY                 ; 0                        ; Untyped             ;
; L1_TIME_DELAY                 ; 0                        ; Untyped             ;
; G0_TIME_DELAY                 ; 0                        ; Untyped             ;
; G1_TIME_DELAY                 ; 0                        ; Untyped             ;
; G2_TIME_DELAY                 ; 0                        ; Untyped             ;
; G3_TIME_DELAY                 ; 0                        ; Untyped             ;
; E0_TIME_DELAY                 ; 0                        ; Untyped             ;
; E1_TIME_DELAY                 ; 0                        ; Untyped             ;
; E2_TIME_DELAY                 ; 0                        ; Untyped             ;
; E3_TIME_DELAY                 ; 0                        ; Untyped             ;
; M_TIME_DELAY                  ; 0                        ; Untyped             ;
; N_TIME_DELAY                  ; 0                        ; Untyped             ;
; EXTCLK3_COUNTER               ; E3                       ; Untyped             ;
; EXTCLK2_COUNTER               ; E2                       ; Untyped             ;
; EXTCLK1_COUNTER               ; E1                       ; Untyped             ;
; EXTCLK0_COUNTER               ; E0                       ; Untyped             ;
; ENABLE0_COUNTER               ; L0                       ; Untyped             ;
; ENABLE1_COUNTER               ; L0                       ; Untyped             ;
; CHARGE_PUMP_CURRENT           ; 2                        ; Untyped             ;
; LOOP_FILTER_R                 ;  1.000000                ; Untyped             ;
; LOOP_FILTER_C                 ; 5                        ; Untyped             ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                     ; Untyped             ;
; LOOP_FILTER_R_BITS            ; 9999                     ; Untyped             ;
; LOOP_FILTER_C_BITS            ; 9999                     ; Untyped             ;
; VCO_POST_SCALE                ; 0                        ; Untyped             ;
; CLK2_OUTPUT_FREQUENCY         ; 0                        ; Untyped             ;
; CLK1_OUTPUT_FREQUENCY         ; 0                        ; Untyped             ;
; CLK0_OUTPUT_FREQUENCY         ; 0                        ; Untyped             ;
; INTENDED_DEVICE_FAMILY        ; MAX 10                   ; Untyped             ;
; PORT_CLKENA0                  ; PORT_UNUSED              ; Untyped             ;
; PORT_CLKENA1                  ; PORT_UNUSED              ; Untyped             ;
; PORT_CLKENA2                  ; PORT_UNUSED              ; Untyped             ;
; PORT_CLKENA3                  ; PORT_UNUSED              ; Untyped             ;
; PORT_CLKENA4                  ; PORT_UNUSED              ; Untyped             ;
; PORT_CLKENA5                  ; PORT_UNUSED              ; Untyped             ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY        ; Untyped             ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY        ; Untyped             ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY        ; Untyped             ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY        ; Untyped             ;
; PORT_EXTCLK0                  ; PORT_UNUSED              ; Untyped             ;
; PORT_EXTCLK1                  ; PORT_UNUSED              ; Untyped             ;
; PORT_EXTCLK2                  ; PORT_UNUSED              ; Untyped             ;
; PORT_EXTCLK3                  ; PORT_UNUSED              ; Untyped             ;
; PORT_CLKBAD0                  ; PORT_UNUSED              ; Untyped             ;
; PORT_CLKBAD1                  ; PORT_UNUSED              ; Untyped             ;
; PORT_CLK0                     ; PORT_USED                ; Untyped             ;
; PORT_CLK1                     ; PORT_UNUSED              ; Untyped             ;
; PORT_CLK2                     ; PORT_UNUSED              ; Untyped             ;
; PORT_CLK3                     ; PORT_UNUSED              ; Untyped             ;
; PORT_CLK4                     ; PORT_UNUSED              ; Untyped             ;
; PORT_CLK5                     ; PORT_UNUSED              ; Untyped             ;
; PORT_CLK6                     ; PORT_UNUSED              ; Untyped             ;
; PORT_CLK7                     ; PORT_UNUSED              ; Untyped             ;
; PORT_CLK8                     ; PORT_UNUSED              ; Untyped             ;
; PORT_CLK9                     ; PORT_UNUSED              ; Untyped             ;
; PORT_SCANDATA                 ; PORT_UNUSED              ; Untyped             ;
; PORT_SCANDATAOUT              ; PORT_UNUSED              ; Untyped             ;
; PORT_SCANDONE                 ; PORT_UNUSED              ; Untyped             ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY        ; Untyped             ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY        ; Untyped             ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED              ; Untyped             ;
; PORT_CLKLOSS                  ; PORT_UNUSED              ; Untyped             ;
; PORT_INCLK1                   ; PORT_UNUSED              ; Untyped             ;
; PORT_INCLK0                   ; PORT_USED                ; Untyped             ;
; PORT_FBIN                     ; PORT_UNUSED              ; Untyped             ;
; PORT_PLLENA                   ; PORT_UNUSED              ; Untyped             ;
; PORT_CLKSWITCH                ; PORT_UNUSED              ; Untyped             ;
; PORT_ARESET                   ; PORT_UNUSED              ; Untyped             ;
; PORT_PFDENA                   ; PORT_UNUSED              ; Untyped             ;
; PORT_SCANCLK                  ; PORT_UNUSED              ; Untyped             ;
; PORT_SCANACLR                 ; PORT_UNUSED              ; Untyped             ;
; PORT_SCANREAD                 ; PORT_UNUSED              ; Untyped             ;
; PORT_SCANWRITE                ; PORT_UNUSED              ; Untyped             ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY        ; Untyped             ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY        ; Untyped             ;
; PORT_LOCKED                   ; PORT_UNUSED              ; Untyped             ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED              ; Untyped             ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY        ; Untyped             ;
; PORT_PHASEDONE                ; PORT_UNUSED              ; Untyped             ;
; PORT_PHASESTEP                ; PORT_UNUSED              ; Untyped             ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED              ; Untyped             ;
; PORT_SCANCLKENA               ; PORT_UNUSED              ; Untyped             ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED              ; Untyped             ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY        ; Untyped             ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY        ; Untyped             ;
; M_TEST_SOURCE                 ; 5                        ; Untyped             ;
; C0_TEST_SOURCE                ; 5                        ; Untyped             ;
; C1_TEST_SOURCE                ; 5                        ; Untyped             ;
; C2_TEST_SOURCE                ; 5                        ; Untyped             ;
; C3_TEST_SOURCE                ; 5                        ; Untyped             ;
; C4_TEST_SOURCE                ; 5                        ; Untyped             ;
; C5_TEST_SOURCE                ; 5                        ; Untyped             ;
; C6_TEST_SOURCE                ; 5                        ; Untyped             ;
; C7_TEST_SOURCE                ; 5                        ; Untyped             ;
; C8_TEST_SOURCE                ; 5                        ; Untyped             ;
; C9_TEST_SOURCE                ; 5                        ; Untyped             ;
; CBXI_PARAMETER                ; adcPLL_altpll            ; Untyped             ;
; VCO_FREQUENCY_CONTROL         ; AUTO                     ; Untyped             ;
; VCO_PHASE_SHIFT_STEP          ; 0                        ; Untyped             ;
; WIDTH_CLOCK                   ; 5                        ; Signed Integer      ;
; WIDTH_PHASECOUNTERSELECT      ; 4                        ; Untyped             ;
; USING_FBMIMICBIDIR_PORT       ; OFF                      ; Untyped             ;
; DEVICE_FAMILY                 ; MAX 10                   ; Untyped             ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                   ; Untyped             ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                      ; Untyped             ;
; AUTO_CARRY_CHAINS             ; ON                       ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS          ; OFF                      ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS           ; ON                       ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS        ; OFF                      ; IGNORE_CASCADE      ;
+-------------------------------+--------------------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sync:u3|lpm_divide:Mod1 ;
+------------------------+----------------+--------------------------------+
; Parameter Name         ; Value          ; Type                           ;
+------------------------+----------------+--------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                        ;
; LPM_WIDTHD             ; 32             ; Untyped                        ;
; LPM_NREPRESENTATION    ; SIGNED         ; Untyped                        ;
; LPM_DREPRESENTATION    ; SIGNED         ; Untyped                        ;
; LPM_PIPELINE           ; 0              ; Untyped                        ;
; LPM_REMAINDERPOSITIVE  ; FALSE          ; Untyped                        ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                        ;
; CBXI_PARAMETER         ; lpm_divide_25o ; Untyped                        ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                        ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                        ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                     ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                   ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                   ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                 ;
+------------------------+----------------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sync:u3|lpm_divide:Mod0 ;
+------------------------+----------------+--------------------------------+
; Parameter Name         ; Value          ; Type                           ;
+------------------------+----------------+--------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                        ;
; LPM_WIDTHD             ; 32             ; Untyped                        ;
; LPM_NREPRESENTATION    ; SIGNED         ; Untyped                        ;
; LPM_DREPRESENTATION    ; SIGNED         ; Untyped                        ;
; LPM_PIPELINE           ; 0              ; Untyped                        ;
; LPM_REMAINDERPOSITIVE  ; FALSE          ; Untyped                        ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                        ;
; CBXI_PARAMETER         ; lpm_divide_25o ; Untyped                        ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                        ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                        ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                     ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                   ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                   ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                 ;
+------------------------+----------------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                                                                            ;
+-------------------------------+-----------------------------------------------------------------------------------------+
; Name                          ; Value                                                                                   ;
+-------------------------------+-----------------------------------------------------------------------------------------+
; Number of entity instances    ; 3                                                                                       ;
; Entity Instance               ; my_adc:u1|my_adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|altpll:adc_pll ;
;     -- OPERATION_MODE         ; NORMAL                                                                                  ;
;     -- PLL_TYPE               ; AUTO                                                                                    ;
;     -- PRIMARY_CLOCK          ; INCLK0                                                                                  ;
;     -- INCLK0_INPUT_FREQUENCY ; 10000                                                                                   ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                                                                       ;
;     -- VCO_MULTIPLY_BY        ; 0                                                                                       ;
;     -- VCO_DIVIDE_BY          ; 0                                                                                       ;
; Entity Instance               ; myPLL:u2|altpll:altpll_component                                                        ;
;     -- OPERATION_MODE         ; NORMAL                                                                                  ;
;     -- PLL_TYPE               ; AUTO                                                                                    ;
;     -- PRIMARY_CLOCK          ; INCLK0                                                                                  ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                                                                   ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                                                                       ;
;     -- VCO_MULTIPLY_BY        ; 0                                                                                       ;
;     -- VCO_DIVIDE_BY          ; 0                                                                                       ;
; Entity Instance               ; adcPLL:u4|altpll:altpll_component                                                       ;
;     -- OPERATION_MODE         ; NORMAL                                                                                  ;
;     -- PLL_TYPE               ; AUTO                                                                                    ;
;     -- PRIMARY_CLOCK          ; INCLK0                                                                                  ;
;     -- INCLK0_INPUT_FREQUENCY ; 100000                                                                                  ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                                                                       ;
;     -- VCO_MULTIPLY_BY        ; 0                                                                                       ;
;     -- VCO_DIVIDE_BY          ; 0                                                                                       ;
+-------------------------------+-----------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; scfifo Parameter Settings by Entity Instance                                                                                                                                                                                                                                                                             ;
+----------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                       ; Value                                                                                                                                                                                                                                                                                       ;
+----------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances ; 1                                                                                                                                                                                                                                                                                           ;
; Entity Instance            ; my_adc:u1|my_adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component ;
;     -- FIFO Type           ; Single Clock                                                                                                                                                                                                                                                                                ;
;     -- lpm_width           ; 12                                                                                                                                                                                                                                                                                          ;
;     -- LPM_NUMWORDS        ; 64                                                                                                                                                                                                                                                                                          ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                                                                                                                                                                                                         ;
;     -- USE_EAB             ; ON                                                                                                                                                                                                                                                                                          ;
+----------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                                                                                                                                                                                        ;
+-------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                                                                                                                                                                                       ;
+-------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances                ; 1                                                                                                                                                                                                                                                           ;
; Entity Instance                           ; my_adc:u1|my_adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_sample_store:sample_store_internal|altera_modular_adc_sample_store_ram:u_ss_ram|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                                                                   ;
;     -- WIDTH_A                            ; 16                                                                                                                                                                                                                                                          ;
;     -- NUMWORDS_A                         ; 64                                                                                                                                                                                                                                                          ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                ;
;     -- WIDTH_B                            ; 16                                                                                                                                                                                                                                                          ;
;     -- NUMWORDS_B                         ; 64                                                                                                                                                                                                                                                          ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                                                      ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                ;
;     -- RAM_BLOCK_TYPE                     ; M9K                                                                                                                                                                                                                                                         ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                                                                                                                                                    ;
+-------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "adcPLL:u4"                                                                          ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; c0   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "sync:u3|ball_movement:u0"                                                                                       ;
+-------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                                                  ;
+-------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; brick_reset ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-----------------------------------------+
; Port Connectivity Checks: "sync:u3"     ;
+-------+-------+----------+--------------+
; Port  ; Type  ; Severity ; Details      ;
+-------+-------+----------+--------------+
; reset ; Input ; Info     ; Stuck at VCC ;
+-------+-------+----------+--------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "my_adc:u1|my_adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_sample_store:sample_store_internal|altera_modular_adc_sample_store_ram:u_ss_ram" ;
+--------------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type  ; Severity ; Details                                                                                                                                                                                                               ;
+--------------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; data[15..12] ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                          ;
+--------------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "my_adc:u1|my_adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_sequencer:sequencer_internal" ;
+---------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                                                                                                          ;
+---------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; cmd_ready_2   ; Input  ; Info     ; Stuck at GND                                                                                                                                                     ;
; cmd_valid_2   ; Output ; Info     ; Explicitly unconnected                                                                                                                                           ;
; cmd_channel_2 ; Output ; Info     ; Explicitly unconnected                                                                                                                                           ;
; cmd_sop_2     ; Output ; Info     ; Explicitly unconnected                                                                                                                                           ;
; cmd_eop_2     ; Output ; Info     ; Explicitly unconnected                                                                                                                                           ;
+---------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "my_adc:u1|my_adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo" ;
+-------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                                                                                                                                                                                                             ;
+-------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; empty ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                                                                              ;
; full  ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                                                                              ;
+-------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "my_adc:u1|my_adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal" ;
+------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                                         ;
+------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; sync_valid ; Output ; Info     ; Explicitly unconnected                                                                                                                                          ;
; sync_ready ; Input  ; Info     ; Stuck at GND                                                                                                                                                    ;
+------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "my_adc:u1|my_adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core" ;
+-----------------------------------+--------+----------+----------------------------------------------------------------------------------------------+
; Port                              ; Type   ; Severity ; Details                                                                                      ;
+-----------------------------------+--------+----------+----------------------------------------------------------------------------------------------+
; sample_store_csr_address[5..4]    ; Input  ; Info     ; Stuck at GND                                                                                 ;
; sample_store_csr_writedata[31..1] ; Input  ; Info     ; Stuck at GND                                                                                 ;
; sample_store_csr_writedata[0]     ; Input  ; Info     ; Stuck at VCC                                                                                 ;
; sample_store_csr_readdata[31..12] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.          ;
; sequencer_csr_address             ; Input  ; Info     ; Stuck at GND                                                                                 ;
; sequencer_csr_read                ; Input  ; Info     ; Stuck at GND                                                                                 ;
; sequencer_csr_writedata[31..1]    ; Input  ; Info     ; Stuck at GND                                                                                 ;
; sequencer_csr_writedata[0]        ; Input  ; Info     ; Stuck at VCC                                                                                 ;
; sequencer_csr_readdata            ; Output ; Info     ; Explicitly unconnected                                                                       ;
+-----------------------------------+--------+----------+----------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "my_adc:u1|my_adc_adc_mega_0:adc_mega_0"                                                 ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; ADC_SCLK ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ADC_CS_N ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ADC_DOUT ; Input  ; Info     ; Stuck at GND                                                                        ;
; ADC_DIN  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "my_adc:u1"                                                                                                ;
+-------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                                                  ;
+-------+--------+----------+----------------------------------------------------------------------------------------------------------+
; reset ; Input  ; Info     ; Stuck at GND                                                                                             ;
; ch0   ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; ch1   ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; ch2   ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; ch4   ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; ch5   ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; ch6   ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; ch7   ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+-------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 56                          ;
; cycloneiii_ff         ; 496                         ;
;     ENA               ; 152                         ;
;     ENA SCLR          ; 128                         ;
;     SCLR              ; 70                          ;
;     plain             ; 146                         ;
; cycloneiii_io_obuf    ; 1                           ;
; cycloneiii_lcell_comb ; 3962                        ;
;     arith             ; 1414                        ;
;         2 data inputs ; 431                         ;
;         3 data inputs ; 983                         ;
;     normal            ; 2548                        ;
;         0 data inputs ; 40                          ;
;         1 data inputs ; 35                          ;
;         2 data inputs ; 1070                        ;
;         3 data inputs ; 164                         ;
;         4 data inputs ; 1239                        ;
; cycloneiii_pll        ; 2                           ;
; cycloneiii_ram_block  ; 12                          ;
; fiftyfivenm_adcblock  ; 1                           ;
;                       ;                             ;
; Max LUT depth         ; 103.80                      ;
; Average LUT depth     ; 57.80                       ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:07     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition
    Info: Processing started: Sat Dec 05 15:41:22 2020
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off brick_breaker -c brick_breaker
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file ball_movement.vhd
    Info (12022): Found design unit 1: ball_movement-behavioral File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/ball_movement.vhd Line: 17
    Info (12023): Found entity 1: ball_movement File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/ball_movement.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file sync.vhd
    Info (12022): Found design unit 1: sync-behavioral File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 19
    Info (12023): Found entity 1: sync File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file sound_board.vhd
    Info (12022): Found design unit 1: sound_board-behavioral File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sound_board.vhd Line: 13
    Info (12023): Found entity 1: sound_board File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sound_board.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file my_adc/synthesis/my_adc.vhd
    Info (12022): Found design unit 1: my_adc-rtl File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/my_adc/synthesis/my_adc.vhd Line: 24
    Info (12023): Found entity 1: my_adc File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/my_adc/synthesis/my_adc.vhd Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file my_adc/synthesis/submodules/altera_up_avalon_adv_adc.v
    Info (12023): Found entity 1: altera_up_avalon_adv_adc File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/my_adc/synthesis/submodules/altera_up_avalon_adv_adc.v Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file my_adc/synthesis/submodules/altera_modular_adc_control.v
    Info (12023): Found entity 1: altera_modular_adc_control File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/my_adc/synthesis/submodules/altera_modular_adc_control.v Line: 31
Info (12021): Found 1 design units, including 1 entities, in source file my_adc/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v
    Info (12023): Found entity 1: altera_modular_adc_control_avrg_fifo File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/my_adc/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v Line: 66
Info (12021): Found 1 design units, including 1 entities, in source file my_adc/synthesis/submodules/altera_modular_adc_control_fsm.v
    Info (12023): Found entity 1: altera_modular_adc_control_fsm File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/my_adc/synthesis/submodules/altera_modular_adc_control_fsm.v Line: 31
Info (12021): Found 1 design units, including 1 entities, in source file my_adc/synthesis/submodules/altera_modular_adc_sample_store.v
    Info (12023): Found entity 1: altera_modular_adc_sample_store File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/my_adc/synthesis/submodules/altera_modular_adc_sample_store.v Line: 31
Info (12021): Found 1 design units, including 1 entities, in source file my_adc/synthesis/submodules/altera_modular_adc_sample_store_ram.v
    Info (12023): Found entity 1: altera_modular_adc_sample_store_ram File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/my_adc/synthesis/submodules/altera_modular_adc_sample_store_ram.v Line: 66
Info (12021): Found 1 design units, including 1 entities, in source file my_adc/synthesis/submodules/altera_modular_adc_sequencer.v
    Info (12023): Found entity 1: altera_modular_adc_sequencer File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/my_adc/synthesis/submodules/altera_modular_adc_sequencer.v Line: 31
Info (12021): Found 1 design units, including 1 entities, in source file my_adc/synthesis/submodules/altera_modular_adc_sequencer_csr.v
    Info (12023): Found entity 1: altera_modular_adc_sequencer_csr File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/my_adc/synthesis/submodules/altera_modular_adc_sequencer_csr.v Line: 31
Info (12021): Found 1 design units, including 1 entities, in source file my_adc/synthesis/submodules/altera_modular_adc_sequencer_ctrl.v
    Info (12023): Found entity 1: altera_modular_adc_sequencer_ctrl File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/my_adc/synthesis/submodules/altera_modular_adc_sequencer_ctrl.v Line: 31
Info (12021): Found 1 design units, including 1 entities, in source file my_adc/synthesis/submodules/chsel_code_converter_sw_to_hw.v
    Info (12023): Found entity 1: chsel_code_converter_sw_to_hw File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/my_adc/synthesis/submodules/chsel_code_converter_sw_to_hw.v Line: 45
Info (12021): Found 1 design units, including 1 entities, in source file my_adc/synthesis/submodules/de10_lite_adc_core_modular_adc_0.v
    Info (12023): Found entity 1: DE10_Lite_ADC_Core_modular_adc_0 File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/my_adc/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file my_adc/synthesis/submodules/fiftyfivenm_adcblock_primitive_wrapper.v
    Info (12023): Found entity 1: fiftyfivenm_adcblock_primitive_wrapper File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/my_adc/synthesis/submodules/fiftyfivenm_adcblock_primitive_wrapper.v Line: 50
Info (12021): Found 1 design units, including 1 entities, in source file my_adc/synthesis/submodules/fiftyfivenm_adcblock_top_wrapper.v
    Info (12023): Found entity 1: fiftyfivenm_adcblock_top_wrapper File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/my_adc/synthesis/submodules/fiftyfivenm_adcblock_top_wrapper.v Line: 44
Info (12021): Found 1 design units, including 1 entities, in source file my_adc/synthesis/submodules/my_adc_adc_mega_0.v
    Info (12023): Found entity 1: my_adc_adc_mega_0 File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/my_adc/synthesis/submodules/my_adc_adc_mega_0.v Line: 22
Info (12021): Found 2 design units, including 1 entities, in source file mypll.vhd
    Info (12022): Found design unit 1: mypll-SYN File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/myPLL.vhd Line: 52
    Info (12023): Found entity 1: myPLL File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/myPLL.vhd Line: 43
Info (12021): Found 2 design units, including 1 entities, in source file adcpll.vhd
    Info (12022): Found design unit 1: adcpll-SYN File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/adcPLL.vhd Line: 52
    Info (12023): Found entity 1: adcPLL File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/adcPLL.vhd Line: 43
Warning (12125): Using design file brick_breaker.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: brick_breaker-behavioral File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/brick_breaker.vhd Line: 23
    Info (12023): Found entity 1: brick_breaker File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/brick_breaker.vhd Line: 5
Info (12127): Elaborating entity "brick_breaker" for the top level hierarchy
Warning (10540): VHDL Signal Declaration warning at brick_breaker.vhd(26): used explicit default value for signal "rst" because signal was never assigned a value File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/brick_breaker.vhd Line: 26
Warning (10540): VHDL Signal Declaration warning at brick_breaker.vhd(30): used explicit default value for signal "vga_rst" because signal was never assigned a value File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/brick_breaker.vhd Line: 30
Warning (10036): Verilog HDL or VHDL warning at brick_breaker.vhd(33): object "adc_clk" assigned a value but never read File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/brick_breaker.vhd Line: 33
Warning (10873): Using initial value X (don't care) for net "ARDUINO_IO[15..8]" at brick_breaker.vhd(18) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/brick_breaker.vhd Line: 18
Warning (10873): Using initial value X (don't care) for net "ARDUINO_IO[6..0]" at brick_breaker.vhd(18) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/brick_breaker.vhd Line: 18
Info (12128): Elaborating entity "sound_board" for hierarchy "sound_board:u0" File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/brick_breaker.vhd Line: 82
Info (12128): Elaborating entity "my_adc" for hierarchy "my_adc:u1" File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/brick_breaker.vhd Line: 89
Info (12128): Elaborating entity "my_adc_adc_mega_0" for hierarchy "my_adc:u1|my_adc_adc_mega_0:adc_mega_0" File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/my_adc/synthesis/my_adc.vhd Line: 54
Info (12128): Elaborating entity "altera_up_avalon_adv_adc" for hierarchy "my_adc:u1|my_adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL" File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/my_adc/synthesis/submodules/my_adc_adc_mega_0.v Line: 58
Info (12128): Elaborating entity "altpll" for hierarchy "my_adc:u1|my_adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|altpll:adc_pll" File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/my_adc/synthesis/submodules/altera_up_avalon_adv_adc.v Line: 105
Info (12130): Elaborated megafunction instantiation "my_adc:u1|my_adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|altpll:adc_pll" File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/my_adc/synthesis/submodules/altera_up_avalon_adv_adc.v Line: 105
Info (12133): Instantiated megafunction "my_adc:u1|my_adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|altpll:adc_pll" with the following parameter: File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/my_adc/synthesis/submodules/altera_up_avalon_adv_adc.v Line: 105
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "10"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "5"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "10000"
    Info (12134): Parameter "intended_device_family" = "MAX 10"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=MAX10_ADC_PLL"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_USED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "self_reset_on_loss_lock" = "OFF"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/max10_adc_pll_altpll.v
    Info (12023): Found entity 1: MAX10_ADC_PLL_altpll File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/db/max10_adc_pll_altpll.v Line: 30
Info (12128): Elaborating entity "MAX10_ADC_PLL_altpll" for hierarchy "my_adc:u1|my_adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|altpll:adc_pll|MAX10_ADC_PLL_altpll:auto_generated" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altpll.tdf Line: 898
Info (12128): Elaborating entity "DE10_Lite_ADC_Core_modular_adc_0" for hierarchy "my_adc:u1|my_adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core" File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/my_adc/synthesis/submodules/altera_up_avalon_adv_adc.v Line: 179
Info (12128): Elaborating entity "altera_modular_adc_control" for hierarchy "my_adc:u1|my_adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal" File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/my_adc/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v Line: 118
Info (12128): Elaborating entity "altera_modular_adc_control_fsm" for hierarchy "my_adc:u1|my_adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm" File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/my_adc/synthesis/submodules/altera_modular_adc_control.v Line: 121
Warning (10036): Verilog HDL or VHDL warning at altera_modular_adc_control_fsm.v(83): object "sync_ctrl_state_nxt" assigned a value but never read File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/my_adc/synthesis/submodules/altera_modular_adc_control_fsm.v Line: 83
Info (12128): Elaborating entity "altera_std_synchronizer" for hierarchy "my_adc:u1|my_adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_std_synchronizer:u_clk_dft_synchronizer" File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/my_adc/synthesis/submodules/altera_modular_adc_control_fsm.v Line: 169
Info (12130): Elaborated megafunction instantiation "my_adc:u1|my_adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_std_synchronizer:u_clk_dft_synchronizer" File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/my_adc/synthesis/submodules/altera_modular_adc_control_fsm.v Line: 169
Info (12133): Instantiated megafunction "my_adc:u1|my_adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_std_synchronizer:u_clk_dft_synchronizer" with the following parameter: File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/my_adc/synthesis/submodules/altera_modular_adc_control_fsm.v Line: 169
    Info (12134): Parameter "depth" = "2"
Info (12128): Elaborating entity "altera_modular_adc_control_avrg_fifo" for hierarchy "my_adc:u1|my_adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo" File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/my_adc/synthesis/submodules/altera_modular_adc_control_fsm.v Line: 957
Info (12128): Elaborating entity "scfifo" for hierarchy "my_adc:u1|my_adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component" File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/my_adc/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v Line: 104
Info (12130): Elaborated megafunction instantiation "my_adc:u1|my_adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component" File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/my_adc/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v Line: 104
Info (12133): Instantiated megafunction "my_adc:u1|my_adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component" with the following parameter: File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/my_adc/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v Line: 104
    Info (12134): Parameter "add_ram_output_register" = "OFF"
    Info (12134): Parameter "intended_device_family" = "MAX 10"
    Info (12134): Parameter "lpm_hint" = "RAM_BLOCK_TYPE=M9K"
    Info (12134): Parameter "lpm_numwords" = "64"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "12"
    Info (12134): Parameter "lpm_widthu" = "6"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_ds61.tdf
    Info (12023): Found entity 1: scfifo_ds61 File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/db/scfifo_ds61.tdf Line: 25
Info (12128): Elaborating entity "scfifo_ds61" for hierarchy "my_adc:u1|my_adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf Line: 300
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_3o41.tdf
    Info (12023): Found entity 1: a_dpfifo_3o41 File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/db/a_dpfifo_3o41.tdf Line: 29
Info (12128): Elaborating entity "a_dpfifo_3o41" for hierarchy "my_adc:u1|my_adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo" File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/db/scfifo_ds61.tdf Line: 37
Info (12021): Found 1 design units, including 1 entities, in source file db/a_fefifo_c6e.tdf
    Info (12023): Found entity 1: a_fefifo_c6e File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/db/a_fefifo_c6e.tdf Line: 25
Info (12128): Elaborating entity "a_fefifo_c6e" for hierarchy "my_adc:u1|my_adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|a_fefifo_c6e:fifo_state" File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/db/a_dpfifo_3o41.tdf Line: 41
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_337.tdf
    Info (12023): Found entity 1: cntr_337 File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/db/cntr_337.tdf Line: 26
Info (12128): Elaborating entity "cntr_337" for hierarchy "my_adc:u1|my_adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|a_fefifo_c6e:fifo_state|cntr_337:count_usedw" File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/db/a_fefifo_c6e.tdf Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_rqn1.tdf
    Info (12023): Found entity 1: altsyncram_rqn1 File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/db/altsyncram_rqn1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_rqn1" for hierarchy "my_adc:u1|my_adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram" File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/db/a_dpfifo_3o41.tdf Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_n2b.tdf
    Info (12023): Found entity 1: cntr_n2b File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/db/cntr_n2b.tdf Line: 26
Info (12128): Elaborating entity "cntr_n2b" for hierarchy "my_adc:u1|my_adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|cntr_n2b:rd_ptr_count" File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/db/a_dpfifo_3o41.tdf Line: 43
Info (12128): Elaborating entity "fiftyfivenm_adcblock_top_wrapper" for hierarchy "my_adc:u1|my_adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|fiftyfivenm_adcblock_top_wrapper:adc_inst" File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/my_adc/synthesis/submodules/altera_modular_adc_control.v Line: 165
Info (12128): Elaborating entity "chsel_code_converter_sw_to_hw" for hierarchy "my_adc:u1|my_adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|fiftyfivenm_adcblock_top_wrapper:adc_inst|chsel_code_converter_sw_to_hw:decoder" File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/my_adc/synthesis/submodules/fiftyfivenm_adcblock_top_wrapper.v Line: 186
Info (12128): Elaborating entity "fiftyfivenm_adcblock_primitive_wrapper" for hierarchy "my_adc:u1|my_adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|fiftyfivenm_adcblock_top_wrapper:adc_inst|fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance" File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/my_adc/synthesis/submodules/fiftyfivenm_adcblock_top_wrapper.v Line: 204
Info (12128): Elaborating entity "altera_modular_adc_sequencer" for hierarchy "my_adc:u1|my_adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_sequencer:sequencer_internal" File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/my_adc/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v Line: 269
Info (12128): Elaborating entity "altera_modular_adc_sequencer_csr" for hierarchy "my_adc:u1|my_adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_sequencer:sequencer_internal|altera_modular_adc_sequencer_csr:u_seq_csr" File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/my_adc/synthesis/submodules/altera_modular_adc_sequencer.v Line: 227
Info (12128): Elaborating entity "altera_modular_adc_sequencer_ctrl" for hierarchy "my_adc:u1|my_adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_sequencer:sequencer_internal|altera_modular_adc_sequencer_ctrl:u_seq_ctrl" File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/my_adc/synthesis/submodules/altera_modular_adc_sequencer.v Line: 317
Info (12128): Elaborating entity "altera_modular_adc_sample_store" for hierarchy "my_adc:u1|my_adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_sample_store:sample_store_internal" File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/my_adc/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v Line: 288
Info (12128): Elaborating entity "altera_modular_adc_sample_store_ram" for hierarchy "my_adc:u1|my_adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_sample_store:sample_store_internal|altera_modular_adc_sample_store_ram:u_ss_ram" File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/my_adc/synthesis/submodules/altera_modular_adc_sample_store.v Line: 188
Info (12128): Elaborating entity "altsyncram" for hierarchy "my_adc:u1|my_adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_sample_store:sample_store_internal|altera_modular_adc_sample_store_ram:u_ss_ram|altsyncram:altsyncram_component" File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/my_adc/synthesis/submodules/altera_modular_adc_sample_store_ram.v Line: 120
Info (12130): Elaborated megafunction instantiation "my_adc:u1|my_adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_sample_store:sample_store_internal|altera_modular_adc_sample_store_ram:u_ss_ram|altsyncram:altsyncram_component" File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/my_adc/synthesis/submodules/altera_modular_adc_sample_store_ram.v Line: 120
Info (12133): Instantiated megafunction "my_adc:u1|my_adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_sample_store:sample_store_internal|altera_modular_adc_sample_store_ram:u_ss_ram|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/my_adc/synthesis/submodules/altera_modular_adc_sample_store_ram.v Line: 120
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "intended_device_family" = "MAX 10"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "64"
    Info (12134): Parameter "numwords_b" = "64"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "M9K"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "OLD_DATA"
    Info (12134): Parameter "widthad_a" = "6"
    Info (12134): Parameter "widthad_b" = "6"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "width_b" = "16"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_v5s1.tdf
    Info (12023): Found entity 1: altsyncram_v5s1 File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/db/altsyncram_v5s1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_v5s1" for hierarchy "my_adc:u1|my_adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_sample_store:sample_store_internal|altera_modular_adc_sample_store_ram:u_ss_ram|altsyncram:altsyncram_component|altsyncram_v5s1:auto_generated" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "myPLL" for hierarchy "myPLL:u2" File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/brick_breaker.vhd Line: 96
Info (12128): Elaborating entity "altpll" for hierarchy "myPLL:u2|altpll:altpll_component" File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/myPLL.vhd Line: 134
Info (12130): Elaborated megafunction instantiation "myPLL:u2|altpll:altpll_component" File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/myPLL.vhd Line: 134
Info (12133): Instantiated megafunction "myPLL:u2|altpll:altpll_component" with the following parameter: File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/myPLL.vhd Line: 134
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "25000000"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "12587483"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "MAX 10"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=myPLL"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_UNUSED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mypll_altpll.v
    Info (12023): Found entity 1: myPLL_altpll File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/db/mypll_altpll.v Line: 30
Info (12128): Elaborating entity "myPLL_altpll" for hierarchy "myPLL:u2|altpll:altpll_component|myPLL_altpll:auto_generated" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altpll.tdf Line: 898
Info (12128): Elaborating entity "sync" for hierarchy "sync:u3" File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/brick_breaker.vhd Line: 103
Warning (10540): VHDL Signal Declaration warning at sync.vhd(64): used explicit default value for signal "brick_left" because signal was never assigned a value File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 64
Warning (10540): VHDL Signal Declaration warning at sync.vhd(65): used explicit default value for signal "brick_right" because signal was never assigned a value File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 65
Warning (10492): VHDL Process Statement warning at sync.vhd(241): signal "layer" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 241
Warning (10631): VHDL Process Statement warning at sync.vhd(176): inferring latch(es) for signal or variable "pixel_data", which holds its previous value in one or more paths through the process File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 176
Warning (10631): VHDL Process Statement warning at sync.vhd(293): inferring latch(es) for signal or variable "pad_pos", which holds its previous value in one or more paths through the process File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 293
Warning (10492): VHDL Process Statement warning at sync.vhd(334): signal "brick_above" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 334
Warning (10492): VHDL Process Statement warning at sync.vhd(337): signal "cur_brick_above" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 337
Warning (10492): VHDL Process Statement warning at sync.vhd(338): signal "cur_brick_above" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 338
Warning (10492): VHDL Process Statement warning at sync.vhd(340): signal "brick_right" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 340
Warning (10492): VHDL Process Statement warning at sync.vhd(344): signal "brick_left" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 344
Warning (10492): VHDL Process Statement warning at sync.vhd(348): signal "brick_below" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 348
Warning (10631): VHDL Process Statement warning at sync.vhd(305): inferring latch(es) for signal or variable "brick", which holds its previous value in one or more paths through the process File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Warning (10492): VHDL Process Statement warning at sync.vhd(370): signal "brick_above_x" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 370
Warning (10492): VHDL Process Statement warning at sync.vhd(373): signal "brick_above_x" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 373
Warning (10631): VHDL Process Statement warning at sync.vhd(365): inferring latch(es) for signal or variable "layer_above", which holds its previous value in one or more paths through the process File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 365
Warning (10631): VHDL Process Statement warning at sync.vhd(365): inferring latch(es) for signal or variable "brick_above_x", which holds its previous value in one or more paths through the process File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 365
Warning (10631): VHDL Process Statement warning at sync.vhd(365): inferring latch(es) for signal or variable "cur_brick_above", which holds its previous value in one or more paths through the process File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 365
Warning (10631): VHDL Process Statement warning at sync.vhd(365): inferring latch(es) for signal or variable "brick_above", which holds its previous value in one or more paths through the process File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 365
Warning (10492): VHDL Process Statement warning at sync.vhd(395): signal "layer_below" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 395
Warning (10492): VHDL Process Statement warning at sync.vhd(397): signal "layer_below" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 397
Warning (10492): VHDL Process Statement warning at sync.vhd(397): signal "brick_below_x" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 397
Warning (10492): VHDL Process Statement warning at sync.vhd(400): signal "layer_below" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 400
Warning (10492): VHDL Process Statement warning at sync.vhd(400): signal "brick_below_x" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 400
Warning (10492): VHDL Process Statement warning at sync.vhd(403): signal "brick" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 403
Warning (10492): VHDL Process Statement warning at sync.vhd(403): signal "cur_brick_below" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 403
Warning (10631): VHDL Process Statement warning at sync.vhd(392): inferring latch(es) for signal or variable "layer_below", which holds its previous value in one or more paths through the process File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 392
Warning (10631): VHDL Process Statement warning at sync.vhd(392): inferring latch(es) for signal or variable "brick_below_x", which holds its previous value in one or more paths through the process File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 392
Warning (10631): VHDL Process Statement warning at sync.vhd(392): inferring latch(es) for signal or variable "cur_brick_below", which holds its previous value in one or more paths through the process File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 392
Warning (10631): VHDL Process Statement warning at sync.vhd(392): inferring latch(es) for signal or variable "brick_below", which holds its previous value in one or more paths through the process File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 392
Info (10041): Inferred latch for "brick_below" at sync.vhd(392) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 392
Info (10041): Inferred latch for "cur_brick_below[0]" at sync.vhd(392) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 392
Info (10041): Inferred latch for "cur_brick_below[1]" at sync.vhd(392) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 392
Info (10041): Inferred latch for "cur_brick_below[2]" at sync.vhd(392) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 392
Info (10041): Inferred latch for "cur_brick_below[3]" at sync.vhd(392) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 392
Info (10041): Inferred latch for "cur_brick_below[4]" at sync.vhd(392) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 392
Info (10041): Inferred latch for "cur_brick_below[5]" at sync.vhd(392) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 392
Info (10041): Inferred latch for "cur_brick_below[6]" at sync.vhd(392) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 392
Info (10041): Inferred latch for "cur_brick_below[7]" at sync.vhd(392) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 392
Info (10041): Inferred latch for "cur_brick_below[8]" at sync.vhd(392) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 392
Info (10041): Inferred latch for "cur_brick_below[9]" at sync.vhd(392) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 392
Info (10041): Inferred latch for "cur_brick_below[10]" at sync.vhd(392) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 392
Info (10041): Inferred latch for "brick_below_x[0]" at sync.vhd(392) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 392
Info (10041): Inferred latch for "brick_below_x[1]" at sync.vhd(392) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 392
Info (10041): Inferred latch for "brick_below_x[2]" at sync.vhd(392) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 392
Info (10041): Inferred latch for "brick_below_x[3]" at sync.vhd(392) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 392
Info (10041): Inferred latch for "brick_below_x[4]" at sync.vhd(392) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 392
Info (10041): Inferred latch for "brick_below_x[5]" at sync.vhd(392) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 392
Info (10041): Inferred latch for "brick_below_x[6]" at sync.vhd(392) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 392
Info (10041): Inferred latch for "brick_below_x[7]" at sync.vhd(392) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 392
Info (10041): Inferred latch for "brick_below_x[8]" at sync.vhd(392) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 392
Info (10041): Inferred latch for "brick_below_x[9]" at sync.vhd(392) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 392
Info (10041): Inferred latch for "brick_below_x[10]" at sync.vhd(392) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 392
Info (10041): Inferred latch for "brick_below_x[11]" at sync.vhd(392) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 392
Info (10041): Inferred latch for "brick_below_x[12]" at sync.vhd(392) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 392
Info (10041): Inferred latch for "brick_below_x[13]" at sync.vhd(392) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 392
Info (10041): Inferred latch for "brick_below_x[14]" at sync.vhd(392) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 392
Info (10041): Inferred latch for "brick_below_x[15]" at sync.vhd(392) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 392
Info (10041): Inferred latch for "brick_below_x[16]" at sync.vhd(392) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 392
Info (10041): Inferred latch for "brick_below_x[17]" at sync.vhd(392) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 392
Info (10041): Inferred latch for "brick_below_x[18]" at sync.vhd(392) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 392
Info (10041): Inferred latch for "brick_below_x[19]" at sync.vhd(392) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 392
Info (10041): Inferred latch for "brick_below_x[20]" at sync.vhd(392) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 392
Info (10041): Inferred latch for "brick_below_x[21]" at sync.vhd(392) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 392
Info (10041): Inferred latch for "brick_below_x[22]" at sync.vhd(392) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 392
Info (10041): Inferred latch for "brick_below_x[23]" at sync.vhd(392) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 392
Info (10041): Inferred latch for "brick_below_x[24]" at sync.vhd(392) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 392
Info (10041): Inferred latch for "brick_below_x[25]" at sync.vhd(392) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 392
Info (10041): Inferred latch for "brick_below_x[26]" at sync.vhd(392) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 392
Info (10041): Inferred latch for "brick_below_x[27]" at sync.vhd(392) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 392
Info (10041): Inferred latch for "brick_below_x[28]" at sync.vhd(392) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 392
Info (10041): Inferred latch for "brick_below_x[29]" at sync.vhd(392) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 392
Info (10041): Inferred latch for "brick_below_x[30]" at sync.vhd(392) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 392
Info (10041): Inferred latch for "brick_below_x[31]" at sync.vhd(392) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 392
Info (10041): Inferred latch for "layer_below[0]" at sync.vhd(392) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 392
Info (10041): Inferred latch for "layer_below[1]" at sync.vhd(392) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 392
Info (10041): Inferred latch for "layer_below[2]" at sync.vhd(392) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 392
Info (10041): Inferred latch for "layer_below[3]" at sync.vhd(392) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 392
Info (10041): Inferred latch for "layer_below[4]" at sync.vhd(392) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 392
Info (10041): Inferred latch for "layer_below[5]" at sync.vhd(392) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 392
Info (10041): Inferred latch for "layer_below[6]" at sync.vhd(392) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 392
Info (10041): Inferred latch for "layer_below[7]" at sync.vhd(392) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 392
Info (10041): Inferred latch for "layer_below[8]" at sync.vhd(392) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 392
Info (10041): Inferred latch for "layer_below[9]" at sync.vhd(392) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 392
Info (10041): Inferred latch for "layer_below[10]" at sync.vhd(392) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 392
Info (10041): Inferred latch for "layer_below[11]" at sync.vhd(392) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 392
Info (10041): Inferred latch for "layer_below[12]" at sync.vhd(392) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 392
Info (10041): Inferred latch for "layer_below[13]" at sync.vhd(392) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 392
Info (10041): Inferred latch for "layer_below[14]" at sync.vhd(392) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 392
Info (10041): Inferred latch for "layer_below[15]" at sync.vhd(392) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 392
Info (10041): Inferred latch for "layer_below[16]" at sync.vhd(392) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 392
Info (10041): Inferred latch for "layer_below[17]" at sync.vhd(392) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 392
Info (10041): Inferred latch for "layer_below[18]" at sync.vhd(392) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 392
Info (10041): Inferred latch for "layer_below[19]" at sync.vhd(392) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 392
Info (10041): Inferred latch for "layer_below[20]" at sync.vhd(392) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 392
Info (10041): Inferred latch for "layer_below[21]" at sync.vhd(392) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 392
Info (10041): Inferred latch for "layer_below[22]" at sync.vhd(392) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 392
Info (10041): Inferred latch for "layer_below[23]" at sync.vhd(392) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 392
Info (10041): Inferred latch for "layer_below[24]" at sync.vhd(392) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 392
Info (10041): Inferred latch for "layer_below[25]" at sync.vhd(392) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 392
Info (10041): Inferred latch for "layer_below[26]" at sync.vhd(392) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 392
Info (10041): Inferred latch for "layer_below[27]" at sync.vhd(392) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 392
Info (10041): Inferred latch for "layer_below[28]" at sync.vhd(392) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 392
Info (10041): Inferred latch for "layer_below[29]" at sync.vhd(392) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 392
Info (10041): Inferred latch for "layer_below[30]" at sync.vhd(392) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 392
Info (10041): Inferred latch for "layer_below[31]" at sync.vhd(392) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 392
Info (10041): Inferred latch for "brick_above" at sync.vhd(365) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 365
Info (10041): Inferred latch for "cur_brick_above[0]" at sync.vhd(365) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 365
Info (10041): Inferred latch for "cur_brick_above[1]" at sync.vhd(365) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 365
Info (10041): Inferred latch for "cur_brick_above[2]" at sync.vhd(365) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 365
Info (10041): Inferred latch for "cur_brick_above[3]" at sync.vhd(365) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 365
Info (10041): Inferred latch for "cur_brick_above[4]" at sync.vhd(365) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 365
Info (10041): Inferred latch for "cur_brick_above[5]" at sync.vhd(365) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 365
Info (10041): Inferred latch for "cur_brick_above[6]" at sync.vhd(365) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 365
Info (10041): Inferred latch for "cur_brick_above[7]" at sync.vhd(365) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 365
Info (10041): Inferred latch for "cur_brick_above[8]" at sync.vhd(365) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 365
Info (10041): Inferred latch for "cur_brick_above[9]" at sync.vhd(365) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 365
Info (10041): Inferred latch for "cur_brick_above[10]" at sync.vhd(365) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 365
Info (10041): Inferred latch for "cur_brick_above[11]" at sync.vhd(365) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 365
Info (10041): Inferred latch for "cur_brick_above[12]" at sync.vhd(365) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 365
Info (10041): Inferred latch for "cur_brick_above[13]" at sync.vhd(365) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 365
Info (10041): Inferred latch for "cur_brick_above[14]" at sync.vhd(365) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 365
Info (10041): Inferred latch for "cur_brick_above[15]" at sync.vhd(365) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 365
Info (10041): Inferred latch for "cur_brick_above[16]" at sync.vhd(365) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 365
Info (10041): Inferred latch for "cur_brick_above[17]" at sync.vhd(365) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 365
Info (10041): Inferred latch for "cur_brick_above[18]" at sync.vhd(365) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 365
Info (10041): Inferred latch for "cur_brick_above[19]" at sync.vhd(365) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 365
Info (10041): Inferred latch for "cur_brick_above[20]" at sync.vhd(365) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 365
Info (10041): Inferred latch for "cur_brick_above[21]" at sync.vhd(365) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 365
Info (10041): Inferred latch for "cur_brick_above[22]" at sync.vhd(365) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 365
Info (10041): Inferred latch for "cur_brick_above[23]" at sync.vhd(365) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 365
Info (10041): Inferred latch for "cur_brick_above[24]" at sync.vhd(365) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 365
Info (10041): Inferred latch for "cur_brick_above[25]" at sync.vhd(365) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 365
Info (10041): Inferred latch for "cur_brick_above[26]" at sync.vhd(365) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 365
Info (10041): Inferred latch for "cur_brick_above[27]" at sync.vhd(365) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 365
Info (10041): Inferred latch for "cur_brick_above[28]" at sync.vhd(365) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 365
Info (10041): Inferred latch for "cur_brick_above[29]" at sync.vhd(365) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 365
Info (10041): Inferred latch for "cur_brick_above[30]" at sync.vhd(365) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 365
Info (10041): Inferred latch for "cur_brick_above[31]" at sync.vhd(365) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 365
Info (10041): Inferred latch for "brick_above_x[0]" at sync.vhd(365) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 365
Info (10041): Inferred latch for "brick_above_x[1]" at sync.vhd(365) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 365
Info (10041): Inferred latch for "brick_above_x[2]" at sync.vhd(365) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 365
Info (10041): Inferred latch for "brick_above_x[3]" at sync.vhd(365) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 365
Info (10041): Inferred latch for "brick_above_x[4]" at sync.vhd(365) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 365
Info (10041): Inferred latch for "brick_above_x[5]" at sync.vhd(365) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 365
Info (10041): Inferred latch for "brick_above_x[6]" at sync.vhd(365) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 365
Info (10041): Inferred latch for "brick_above_x[7]" at sync.vhd(365) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 365
Info (10041): Inferred latch for "brick_above_x[8]" at sync.vhd(365) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 365
Info (10041): Inferred latch for "brick_above_x[9]" at sync.vhd(365) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 365
Info (10041): Inferred latch for "brick_above_x[10]" at sync.vhd(365) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 365
Info (10041): Inferred latch for "brick_above_x[11]" at sync.vhd(365) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 365
Info (10041): Inferred latch for "brick_above_x[12]" at sync.vhd(365) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 365
Info (10041): Inferred latch for "brick_above_x[13]" at sync.vhd(365) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 365
Info (10041): Inferred latch for "brick_above_x[14]" at sync.vhd(365) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 365
Info (10041): Inferred latch for "brick_above_x[15]" at sync.vhd(365) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 365
Info (10041): Inferred latch for "brick_above_x[16]" at sync.vhd(365) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 365
Info (10041): Inferred latch for "brick_above_x[17]" at sync.vhd(365) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 365
Info (10041): Inferred latch for "brick_above_x[18]" at sync.vhd(365) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 365
Info (10041): Inferred latch for "brick_above_x[19]" at sync.vhd(365) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 365
Info (10041): Inferred latch for "brick_above_x[20]" at sync.vhd(365) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 365
Info (10041): Inferred latch for "brick_above_x[21]" at sync.vhd(365) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 365
Info (10041): Inferred latch for "brick_above_x[22]" at sync.vhd(365) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 365
Info (10041): Inferred latch for "brick_above_x[23]" at sync.vhd(365) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 365
Info (10041): Inferred latch for "brick_above_x[24]" at sync.vhd(365) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 365
Info (10041): Inferred latch for "brick_above_x[25]" at sync.vhd(365) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 365
Info (10041): Inferred latch for "brick_above_x[26]" at sync.vhd(365) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 365
Info (10041): Inferred latch for "brick_above_x[27]" at sync.vhd(365) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 365
Info (10041): Inferred latch for "brick_above_x[28]" at sync.vhd(365) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 365
Info (10041): Inferred latch for "brick_above_x[29]" at sync.vhd(365) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 365
Info (10041): Inferred latch for "brick_above_x[30]" at sync.vhd(365) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 365
Info (10041): Inferred latch for "brick_above_x[31]" at sync.vhd(365) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 365
Info (10041): Inferred latch for "layer_above[0]" at sync.vhd(365) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 365
Info (10041): Inferred latch for "layer_above[1]" at sync.vhd(365) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 365
Info (10041): Inferred latch for "layer_above[2]" at sync.vhd(365) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 365
Info (10041): Inferred latch for "layer_above[3]" at sync.vhd(365) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 365
Info (10041): Inferred latch for "layer_above[4]" at sync.vhd(365) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 365
Info (10041): Inferred latch for "layer_above[5]" at sync.vhd(365) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 365
Info (10041): Inferred latch for "layer_above[6]" at sync.vhd(365) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 365
Info (10041): Inferred latch for "layer_above[7]" at sync.vhd(365) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 365
Info (10041): Inferred latch for "layer_above[8]" at sync.vhd(365) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 365
Info (10041): Inferred latch for "layer_above[9]" at sync.vhd(365) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 365
Info (10041): Inferred latch for "layer_above[10]" at sync.vhd(365) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 365
Info (10041): Inferred latch for "layer_above[11]" at sync.vhd(365) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 365
Info (10041): Inferred latch for "layer_above[12]" at sync.vhd(365) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 365
Info (10041): Inferred latch for "layer_above[13]" at sync.vhd(365) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 365
Info (10041): Inferred latch for "layer_above[14]" at sync.vhd(365) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 365
Info (10041): Inferred latch for "layer_above[15]" at sync.vhd(365) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 365
Info (10041): Inferred latch for "layer_above[16]" at sync.vhd(365) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 365
Info (10041): Inferred latch for "layer_above[17]" at sync.vhd(365) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 365
Info (10041): Inferred latch for "layer_above[18]" at sync.vhd(365) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 365
Info (10041): Inferred latch for "layer_above[19]" at sync.vhd(365) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 365
Info (10041): Inferred latch for "layer_above[20]" at sync.vhd(365) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 365
Info (10041): Inferred latch for "layer_above[21]" at sync.vhd(365) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 365
Info (10041): Inferred latch for "layer_above[22]" at sync.vhd(365) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 365
Info (10041): Inferred latch for "layer_above[23]" at sync.vhd(365) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 365
Info (10041): Inferred latch for "layer_above[24]" at sync.vhd(365) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 365
Info (10041): Inferred latch for "layer_above[25]" at sync.vhd(365) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 365
Info (10041): Inferred latch for "layer_above[26]" at sync.vhd(365) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 365
Info (10041): Inferred latch for "layer_above[27]" at sync.vhd(365) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 365
Info (10041): Inferred latch for "layer_above[28]" at sync.vhd(365) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 365
Info (10041): Inferred latch for "layer_above[29]" at sync.vhd(365) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 365
Info (10041): Inferred latch for "layer_above[30]" at sync.vhd(365) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 365
Info (10041): Inferred latch for "layer_above[31]" at sync.vhd(365) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 365
Info (10041): Inferred latch for "brick[1199]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[1198]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[1197]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[1196]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[1195]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[1194]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[1193]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[1192]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[1191]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[1190]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[1189]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[1188]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[1187]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[1186]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[1185]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[1184]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[1183]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[1182]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[1181]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[1180]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[1179]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[1178]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[1177]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[1176]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[1175]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[1174]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[1173]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[1172]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[1171]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[1170]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[1169]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[1168]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[1167]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[1166]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[1165]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[1164]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[1163]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[1162]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[1161]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[1160]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[1159]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[1158]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[1157]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[1156]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[1155]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[1154]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[1153]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[1152]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[1151]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[1150]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[1149]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[1148]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[1147]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[1146]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[1145]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[1144]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[1143]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[1142]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[1141]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[1140]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[1139]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[1138]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[1137]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[1136]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[1135]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[1134]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[1133]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[1132]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[1131]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[1130]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[1129]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[1128]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[1127]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[1126]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[1125]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[1124]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[1123]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[1122]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[1121]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[1120]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[1119]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[1118]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[1117]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[1116]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[1115]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[1114]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[1113]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[1112]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[1111]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[1110]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[1109]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[1108]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[1107]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[1106]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[1105]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[1104]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[1103]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[1102]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[1101]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[1100]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[1099]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[1098]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[1097]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[1096]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[1095]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[1094]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[1093]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[1092]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[1091]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[1090]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[1089]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[1088]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[1087]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[1086]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[1085]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[1084]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[1083]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[1082]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[1081]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[1080]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[1079]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[1078]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[1077]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[1076]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[1075]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[1074]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[1073]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[1072]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[1071]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[1070]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[1069]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[1068]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[1067]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[1066]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[1065]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[1064]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[1063]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[1062]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[1061]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[1060]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[1059]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[1058]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[1057]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[1056]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[1055]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[1054]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[1053]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[1052]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[1051]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[1050]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[1049]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[1048]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[1047]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[1046]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[1045]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[1044]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[1043]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[1042]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[1041]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[1040]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[1039]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[1038]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[1037]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[1036]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[1035]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[1034]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[1033]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[1032]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[1031]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[1030]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[1029]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[1028]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[1027]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[1026]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[1025]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[1024]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[1023]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[1022]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[1021]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[1020]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[1019]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[1018]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[1017]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[1016]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[1015]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[1014]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[1013]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[1012]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[1011]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[1010]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[1009]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[1008]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[1007]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[1006]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[1005]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[1004]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[1003]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[1002]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[1001]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[1000]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[999]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[998]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[997]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[996]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[995]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[994]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[993]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[992]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[991]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[990]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[989]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[988]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[987]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[986]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[985]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[984]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[983]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[982]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[981]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[980]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[979]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[978]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[977]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[976]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[975]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[974]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[973]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[972]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[971]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[970]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[969]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[968]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[967]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[966]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[965]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[964]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[963]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[962]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[961]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[960]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[959]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[958]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[957]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[956]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[955]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[954]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[953]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[952]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[951]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[950]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[949]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[948]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[947]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[946]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[945]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[944]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[943]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[942]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[941]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[940]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[939]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[938]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[937]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[936]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[935]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[934]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[933]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[932]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[931]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[930]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[929]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[928]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[927]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[926]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[925]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[924]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[923]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[922]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[921]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[920]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[919]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[918]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[917]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[916]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[915]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[914]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[913]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[912]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[911]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[910]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[909]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[908]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[907]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[906]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[905]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[904]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[903]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[902]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[901]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[900]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[899]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[898]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[897]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[896]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[895]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[894]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[893]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[892]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[891]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[890]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[889]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[888]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[887]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[886]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[885]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[884]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[883]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[882]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[881]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[880]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[879]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[878]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[877]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[876]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[875]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[874]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[873]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[872]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[871]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[870]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[869]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[868]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[867]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[866]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[865]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[864]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[863]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[862]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[861]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[860]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[859]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[858]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[857]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[856]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[855]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[854]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[853]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[852]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[851]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[850]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[849]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[848]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[847]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[846]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[845]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[844]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[843]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[842]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[841]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[840]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[839]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[838]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[837]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[836]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[835]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[834]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[833]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[832]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[831]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[830]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[829]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[828]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[827]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[826]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[825]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[824]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[823]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[822]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[821]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[820]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[819]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[818]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[817]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[816]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[815]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[814]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[813]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[812]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[811]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[810]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[809]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[808]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[807]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[806]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[805]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[804]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[803]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[802]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[801]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[800]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[799]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[798]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[797]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[796]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[795]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[794]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[793]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[792]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[791]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[790]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[789]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[788]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[787]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[786]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[785]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[784]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[783]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[782]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[781]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[780]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[779]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[778]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[777]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[776]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[775]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[774]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[773]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[772]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[771]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[770]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[769]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[768]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[767]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[766]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[765]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[764]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[763]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[762]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[761]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[760]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[759]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[758]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[757]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[756]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[755]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[754]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[753]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[752]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[751]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[750]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[749]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[748]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[747]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[746]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[745]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[744]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[743]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[742]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[741]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[740]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[739]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[738]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[737]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[736]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[735]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[734]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[733]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[732]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[731]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[730]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[729]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[728]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[727]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[726]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[725]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[724]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[723]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[722]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[721]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[720]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[719]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[718]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[717]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[716]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[715]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[714]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[713]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[712]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[711]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[710]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[709]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[708]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[707]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[706]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[705]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[704]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[703]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[702]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[701]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[700]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[699]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[698]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[697]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[696]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[695]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[694]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[693]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[692]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[691]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[690]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[689]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[688]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[687]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[686]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[685]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[684]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[683]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[682]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[681]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[680]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[679]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[678]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[677]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[676]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[675]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[674]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[673]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[672]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[671]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[670]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[669]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[668]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[667]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[666]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[665]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[664]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[663]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[662]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[661]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[660]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[659]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[658]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[657]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[656]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[655]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[654]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[653]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[652]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[651]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[650]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[649]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[648]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[647]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[646]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[645]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[644]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[643]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[642]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[641]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[640]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[639]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[638]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[637]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[636]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[635]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[634]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[633]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[632]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[631]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[630]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[629]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[628]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[627]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[626]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[625]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[624]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[623]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[622]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[621]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[620]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[619]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[618]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[617]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[616]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[615]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[614]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[613]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[612]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[611]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[610]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[609]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[608]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[607]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[606]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[605]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[604]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[603]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[602]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[601]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[600]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[599]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[598]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[597]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[596]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[595]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[594]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[593]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[592]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[591]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[590]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[589]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[588]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[587]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[586]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[585]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[584]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[583]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[582]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[581]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[580]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[579]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[578]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[577]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[576]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[575]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[574]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[573]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[572]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[571]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[570]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[569]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[568]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[567]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[566]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[565]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[564]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[563]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[562]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[561]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[560]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[559]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[558]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[557]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[556]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[555]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[554]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[553]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[552]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[551]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[550]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[549]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[548]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[547]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[546]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[545]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[544]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[543]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[542]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[541]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[540]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[539]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[538]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[537]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[536]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[535]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[534]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[533]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[532]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[531]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[530]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[529]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[528]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[527]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[526]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[525]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[524]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[523]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[522]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[521]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[520]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[519]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[518]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[517]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[516]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[515]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[514]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[513]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[512]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[511]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[510]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[509]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[508]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[507]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[506]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[505]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[504]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[503]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[502]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[501]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[500]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[499]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[498]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[497]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[496]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[495]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[494]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[493]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[492]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[491]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[490]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[489]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[488]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[487]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[486]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[485]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[484]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[483]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[482]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[481]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[480]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[479]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[478]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[477]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[476]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[475]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[474]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[473]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[472]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[471]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[470]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[469]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[468]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[467]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[466]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[465]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[464]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[463]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[462]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[461]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[460]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[459]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[458]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[457]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[456]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[455]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[454]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[453]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[452]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[451]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[450]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[449]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[448]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[447]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[446]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[445]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[444]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[443]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[442]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[441]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[440]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[439]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[438]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[437]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[436]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[435]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[434]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[433]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[432]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[431]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[430]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[429]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[428]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[427]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[426]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[425]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[424]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[423]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[422]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[421]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[420]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[419]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[418]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[417]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[416]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[415]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[414]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[413]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[412]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[411]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[410]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[409]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[408]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[407]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[406]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[405]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[404]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[403]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[402]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[401]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[400]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[399]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[398]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[397]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[396]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[395]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[394]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[393]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[392]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[391]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[390]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[389]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[388]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[387]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[386]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[385]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[384]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[383]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[382]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[381]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[380]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[379]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[378]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[377]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[376]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[375]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[374]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[373]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[372]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[371]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[370]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[369]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[368]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[367]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[366]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[365]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[364]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[363]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[362]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[361]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[360]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[359]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[358]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[357]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[356]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[355]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[354]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[353]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[352]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[351]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[350]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[349]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[348]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[347]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[346]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[345]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[344]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[343]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[342]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[341]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[340]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[339]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[338]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[337]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[336]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[335]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[334]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[333]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[332]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[331]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[330]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[329]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[328]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[327]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[326]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[325]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[324]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[323]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[322]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[321]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[320]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[319]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[318]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[317]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[316]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[315]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[314]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[313]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[312]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[311]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[310]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[309]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[308]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[307]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[306]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[305]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[304]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[303]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[302]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[301]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[300]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[299]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[298]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[297]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[296]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[295]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[294]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[293]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[292]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[291]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[290]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[289]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[288]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[287]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[286]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[285]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[284]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[283]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[282]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[281]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[280]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[279]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[278]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[277]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[276]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[275]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[274]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[273]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[272]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[271]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[270]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[269]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[268]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[267]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[266]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[265]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[264]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[263]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[262]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[261]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[260]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[259]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[258]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[257]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[256]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[255]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[254]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[253]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[252]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[251]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[250]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[249]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[248]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[247]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[246]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[245]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[244]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[243]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[242]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[241]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[240]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[239]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[238]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[237]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[236]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[235]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[234]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[233]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[232]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[231]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[230]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[229]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[228]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[227]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[226]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[225]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[224]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[223]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[222]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[221]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[220]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[219]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[218]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[217]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[216]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[215]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[214]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[213]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[212]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[211]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[210]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[209]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[208]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[207]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[206]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[205]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[204]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[203]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[202]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[201]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[200]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[199]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[198]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[197]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[196]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[195]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[194]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[193]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[192]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[191]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[190]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[189]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[188]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[187]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[186]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[185]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[184]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[183]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[182]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[181]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[180]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[179]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[178]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[177]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[176]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[175]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[174]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[173]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[172]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[171]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[170]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[169]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[168]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[167]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[166]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[165]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[164]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[163]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[162]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[161]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[160]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[159]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[158]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[157]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[156]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[155]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[154]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[153]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[152]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[151]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[150]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[149]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[148]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[147]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[146]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[145]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[144]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[143]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[142]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[141]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[140]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[139]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[138]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[137]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[136]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[135]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[134]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[133]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[132]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[131]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[130]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[129]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[128]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[127]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[126]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[125]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[124]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[123]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[122]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[121]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[120]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[119]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[118]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[117]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[116]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[115]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[114]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[113]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[112]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[111]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[110]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[109]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[108]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[107]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[106]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[105]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[104]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[103]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[102]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[101]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[100]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[99]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[98]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[97]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[96]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[95]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[94]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[93]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[92]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[91]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[90]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[89]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[88]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[87]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[86]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[85]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[84]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[83]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[82]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[81]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[80]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[79]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[78]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[77]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[76]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[75]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[74]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[73]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[72]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[71]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[70]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[69]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[68]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[67]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[66]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[65]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[64]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[63]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[62]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[61]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[60]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[59]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[58]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[57]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[56]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[55]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[54]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[53]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[52]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[51]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[50]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[49]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[48]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[47]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[46]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[45]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[44]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[43]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[42]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[41]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[40]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[39]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[38]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[37]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[36]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[35]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[34]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[33]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[32]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[31]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[30]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[29]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[28]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[27]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[26]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[25]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[24]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[23]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[22]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[21]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[20]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[19]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[18]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[17]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[16]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[15]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[14]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[13]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[12]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[11]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[10]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[9]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[8]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[7]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[6]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[5]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[4]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[3]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[2]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[1]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "brick[0]" at sync.vhd(305) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 305
Info (10041): Inferred latch for "pad_pos[0]" at sync.vhd(293) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 293
Info (10041): Inferred latch for "pad_pos[1]" at sync.vhd(293) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 293
Info (10041): Inferred latch for "pad_pos[2]" at sync.vhd(293) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 293
Info (10041): Inferred latch for "pad_pos[3]" at sync.vhd(293) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 293
Info (10041): Inferred latch for "pad_pos[4]" at sync.vhd(293) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 293
Info (10041): Inferred latch for "pad_pos[5]" at sync.vhd(293) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 293
Info (10041): Inferred latch for "pad_pos[6]" at sync.vhd(293) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 293
Info (10041): Inferred latch for "pad_pos[7]" at sync.vhd(293) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 293
Info (10041): Inferred latch for "pad_pos[8]" at sync.vhd(293) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 293
Info (10041): Inferred latch for "pad_pos[9]" at sync.vhd(293) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 293
Info (10041): Inferred latch for "pad_pos[10]" at sync.vhd(293) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 293
Info (10041): Inferred latch for "pad_pos[11]" at sync.vhd(293) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 293
Info (10041): Inferred latch for "pad_pos[12]" at sync.vhd(293) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 293
Info (10041): Inferred latch for "pad_pos[13]" at sync.vhd(293) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 293
Info (10041): Inferred latch for "pad_pos[14]" at sync.vhd(293) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 293
Info (10041): Inferred latch for "pad_pos[15]" at sync.vhd(293) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 293
Info (10041): Inferred latch for "pad_pos[16]" at sync.vhd(293) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 293
Info (10041): Inferred latch for "pad_pos[17]" at sync.vhd(293) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 293
Info (10041): Inferred latch for "pad_pos[18]" at sync.vhd(293) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 293
Info (10041): Inferred latch for "pad_pos[19]" at sync.vhd(293) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 293
Info (10041): Inferred latch for "pad_pos[20]" at sync.vhd(293) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 293
Info (10041): Inferred latch for "pad_pos[21]" at sync.vhd(293) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 293
Info (10041): Inferred latch for "pad_pos[22]" at sync.vhd(293) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 293
Info (10041): Inferred latch for "pad_pos[23]" at sync.vhd(293) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 293
Info (10041): Inferred latch for "pad_pos[24]" at sync.vhd(293) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 293
Info (10041): Inferred latch for "pad_pos[25]" at sync.vhd(293) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 293
Info (10041): Inferred latch for "pad_pos[26]" at sync.vhd(293) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 293
Info (10041): Inferred latch for "pad_pos[27]" at sync.vhd(293) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 293
Info (10041): Inferred latch for "pad_pos[28]" at sync.vhd(293) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 293
Info (10041): Inferred latch for "pad_pos[29]" at sync.vhd(293) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 293
Info (10041): Inferred latch for "pad_pos[30]" at sync.vhd(293) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 293
Info (10041): Inferred latch for "pad_pos[31]" at sync.vhd(293) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 293
Info (10041): Inferred latch for "pixel_data[0]" at sync.vhd(176) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 176
Info (10041): Inferred latch for "pixel_data[1]" at sync.vhd(176) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 176
Info (10041): Inferred latch for "pixel_data[2]" at sync.vhd(176) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 176
Info (10041): Inferred latch for "pixel_data[3]" at sync.vhd(176) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 176
Info (10041): Inferred latch for "pixel_data[4]" at sync.vhd(176) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 176
Info (10041): Inferred latch for "pixel_data[5]" at sync.vhd(176) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 176
Info (10041): Inferred latch for "pixel_data[6]" at sync.vhd(176) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 176
Info (10041): Inferred latch for "pixel_data[7]" at sync.vhd(176) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 176
Info (10041): Inferred latch for "pixel_data[8]" at sync.vhd(176) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 176
Info (10041): Inferred latch for "pixel_data[9]" at sync.vhd(176) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 176
Info (10041): Inferred latch for "pixel_data[10]" at sync.vhd(176) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 176
Info (10041): Inferred latch for "pixel_data[11]" at sync.vhd(176) File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 176
Info (12128): Elaborating entity "ball_movement" for hierarchy "sync:u3|ball_movement:u0" File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 96
Warning (10541): VHDL Signal Declaration warning at ball_movement.vhd(13): used implicit default value for signal "brick_reset" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/ball_movement.vhd Line: 13
Info (12128): Elaborating entity "adcPLL" for hierarchy "adcPLL:u4" File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/brick_breaker.vhd Line: 116
Info (12128): Elaborating entity "altpll" for hierarchy "adcPLL:u4|altpll:altpll_component" File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/adcPLL.vhd Line: 134
Info (12130): Elaborated megafunction instantiation "adcPLL:u4|altpll:altpll_component" File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/adcPLL.vhd Line: 134
Info (12133): Instantiated megafunction "adcPLL:u4|altpll:altpll_component" with the following parameter: File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/adcPLL.vhd Line: 134
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "1"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "5"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "100000"
    Info (12134): Parameter "intended_device_family" = "MAX 10"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=adcPLL"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_UNUSED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/adcpll_altpll.v
    Info (12023): Found entity 1: adcPLL_altpll File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/db/adcpll_altpll.v Line: 30
Info (12128): Elaborating entity "adcPLL_altpll" for hierarchy "adcPLL:u4|altpll:altpll_component|adcPLL_altpll:auto_generated" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altpll.tdf Line: 898
Warning (12030): Port "clk" on the entity instantiation of "adc_pll" is connected to a signal of width 1. The formal width of the signal in the module is 5.  The extra bits will be left dangling without any fan-out logic. File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/my_adc/synthesis/submodules/altera_up_avalon_adv_adc.v Line: 105
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "my_adc:u1|my_adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_sample_store:sample_store_internal|altera_modular_adc_sample_store_ram:u_ss_ram|altsyncram:altsyncram_component|altsyncram_v5s1:auto_generated|q_b[12]" File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/db/altsyncram_v5s1.tdf Line: 387
        Warning (14320): Synthesized away node "my_adc:u1|my_adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_sample_store:sample_store_internal|altera_modular_adc_sample_store_ram:u_ss_ram|altsyncram:altsyncram_component|altsyncram_v5s1:auto_generated|q_b[13]" File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/db/altsyncram_v5s1.tdf Line: 416
        Warning (14320): Synthesized away node "my_adc:u1|my_adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_sample_store:sample_store_internal|altera_modular_adc_sample_store_ram:u_ss_ram|altsyncram:altsyncram_component|altsyncram_v5s1:auto_generated|q_b[14]" File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/db/altsyncram_v5s1.tdf Line: 445
        Warning (14320): Synthesized away node "my_adc:u1|my_adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_sample_store:sample_store_internal|altera_modular_adc_sample_store_ram:u_ss_ram|altsyncram:altsyncram_component|altsyncram_v5s1:auto_generated|q_b[15]" File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/db/altsyncram_v5s1.tdf Line: 474
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following PLL node(s):
        Warning (14320): Synthesized away node "adcPLL:u4|altpll:altpll_component|adcPLL_altpll:auto_generated|wire_pll1_clk[0]" File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/db/adcpll_altpll.v Line: 78
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "my_adc:u1|my_adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|q_b[0]" File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/db/altsyncram_rqn1.tdf Line: 40
        Warning (14320): Synthesized away node "my_adc:u1|my_adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|q_b[1]" File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/db/altsyncram_rqn1.tdf Line: 70
        Warning (14320): Synthesized away node "my_adc:u1|my_adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|q_b[2]" File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/db/altsyncram_rqn1.tdf Line: 100
        Warning (14320): Synthesized away node "my_adc:u1|my_adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|q_b[3]" File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/db/altsyncram_rqn1.tdf Line: 130
        Warning (14320): Synthesized away node "my_adc:u1|my_adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|q_b[4]" File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/db/altsyncram_rqn1.tdf Line: 160
        Warning (14320): Synthesized away node "my_adc:u1|my_adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|q_b[5]" File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/db/altsyncram_rqn1.tdf Line: 190
        Warning (14320): Synthesized away node "my_adc:u1|my_adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|q_b[6]" File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/db/altsyncram_rqn1.tdf Line: 220
        Warning (14320): Synthesized away node "my_adc:u1|my_adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|q_b[7]" File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/db/altsyncram_rqn1.tdf Line: 250
        Warning (14320): Synthesized away node "my_adc:u1|my_adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|q_b[8]" File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/db/altsyncram_rqn1.tdf Line: 280
        Warning (14320): Synthesized away node "my_adc:u1|my_adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|q_b[9]" File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/db/altsyncram_rqn1.tdf Line: 310
        Warning (14320): Synthesized away node "my_adc:u1|my_adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|q_b[10]" File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/db/altsyncram_rqn1.tdf Line: 340
        Warning (14320): Synthesized away node "my_adc:u1|my_adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|q_b[11]" File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/db/altsyncram_rqn1.tdf Line: 370
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "my_adc:u1|my_adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|q_b[0]" File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/db/altsyncram_rqn1.tdf Line: 40
        Warning (14320): Synthesized away node "my_adc:u1|my_adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|q_b[1]" File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/db/altsyncram_rqn1.tdf Line: 70
        Warning (14320): Synthesized away node "my_adc:u1|my_adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|q_b[2]" File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/db/altsyncram_rqn1.tdf Line: 100
        Warning (14320): Synthesized away node "my_adc:u1|my_adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|q_b[3]" File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/db/altsyncram_rqn1.tdf Line: 130
        Warning (14320): Synthesized away node "my_adc:u1|my_adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|q_b[4]" File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/db/altsyncram_rqn1.tdf Line: 160
        Warning (14320): Synthesized away node "my_adc:u1|my_adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|q_b[5]" File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/db/altsyncram_rqn1.tdf Line: 190
        Warning (14320): Synthesized away node "my_adc:u1|my_adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|q_b[6]" File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/db/altsyncram_rqn1.tdf Line: 220
        Warning (14320): Synthesized away node "my_adc:u1|my_adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|q_b[7]" File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/db/altsyncram_rqn1.tdf Line: 250
        Warning (14320): Synthesized away node "my_adc:u1|my_adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|q_b[8]" File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/db/altsyncram_rqn1.tdf Line: 280
        Warning (14320): Synthesized away node "my_adc:u1|my_adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|q_b[9]" File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/db/altsyncram_rqn1.tdf Line: 310
        Warning (14320): Synthesized away node "my_adc:u1|my_adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|q_b[10]" File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/db/altsyncram_rqn1.tdf Line: 340
        Warning (14320): Synthesized away node "my_adc:u1|my_adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|q_b[11]" File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/db/altsyncram_rqn1.tdf Line: 370
Info (278001): Inferred 2 megafunctions from design logic
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "sync:u3|Mod1" File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 178
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "sync:u3|Mod0" File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 135
Info (12130): Elaborated megafunction instantiation "sync:u3|lpm_divide:Mod1" File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 178
Info (12133): Instantiated megafunction "sync:u3|lpm_divide:Mod1" with the following parameter: File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 178
    Info (12134): Parameter "LPM_WIDTHN" = "32"
    Info (12134): Parameter "LPM_WIDTHD" = "32"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_HINT" = "LPM_REMAINDERPOSITIVE=FALSE"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_25o.tdf
    Info (12023): Found entity 1: lpm_divide_25o File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/db/lpm_divide_25o.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/abs_divider_4dg.tdf
    Info (12023): Found entity 1: abs_divider_4dg File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/db/abs_divider_4dg.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_ske.tdf
    Info (12023): Found entity 1: alt_u_div_ske File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/db/alt_u_div_ske.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_t3c.tdf
    Info (12023): Found entity 1: add_sub_t3c File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/db/add_sub_t3c.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_u3c.tdf
    Info (12023): Found entity 1: add_sub_u3c File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/db/add_sub_u3c.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_abs_8b9.tdf
    Info (12023): Found entity 1: lpm_abs_8b9 File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/db/lpm_abs_8b9.tdf Line: 25
Info (12130): Elaborated megafunction instantiation "sync:u3|lpm_divide:Mod0" File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 135
Info (12133): Instantiated megafunction "sync:u3|lpm_divide:Mod0" with the following parameter: File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 135
    Info (12134): Parameter "LPM_WIDTHN" = "32"
    Info (12134): Parameter "LPM_WIDTHD" = "32"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_HINT" = "LPM_REMAINDERPOSITIVE=FALSE"
Warning (12241): 2 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (13014): Ignored 62 buffer(s)
    Info (13016): Ignored 62 CARRY_SUM buffer(s)
Warning (13039): The following bidirectional pins have no drivers
    Warning (13040): bidirectional pin "ARDUINO_RESET_N" has no driver File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/brick_breaker.vhd Line: 19
Info (13025): Duplicate LATCH primitives merged into single LATCH primitive
    Info (13026): Duplicate LATCH primitive "sync:u3|pixel_data[9]" merged with LATCH primitive "sync:u3|pixel_data[8]" File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 176
    Info (13026): Duplicate LATCH primitive "sync:u3|pixel_data[10]" merged with LATCH primitive "sync:u3|pixel_data[8]" File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 176
    Info (13026): Duplicate LATCH primitive "sync:u3|pixel_data[5]" merged with LATCH primitive "sync:u3|pixel_data[8]" File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 176
    Info (13026): Duplicate LATCH primitive "sync:u3|pixel_data[1]" merged with LATCH primitive "sync:u3|pixel_data[8]" File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 176
    Info (13026): Duplicate LATCH primitive "sync:u3|pixel_data[7]" merged with LATCH primitive "sync:u3|pixel_data[11]" File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 176
    Info (13026): Duplicate LATCH primitive "sync:u3|pixel_data[6]" merged with LATCH primitive "sync:u3|pixel_data[11]" File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 176
    Info (13026): Duplicate LATCH primitive "sync:u3|pixel_data[4]" merged with LATCH primitive "sync:u3|pixel_data[11]" File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 176
    Info (13026): Duplicate LATCH primitive "sync:u3|pixel_data[3]" merged with LATCH primitive "sync:u3|pixel_data[11]" File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 176
    Info (13026): Duplicate LATCH primitive "sync:u3|pixel_data[2]" merged with LATCH primitive "sync:u3|pixel_data[11]" File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 176
    Info (13026): Duplicate LATCH primitive "sync:u3|pixel_data[0]" merged with LATCH primitive "sync:u3|pixel_data[11]" File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 176
Warning (13012): Latch sync:u3|pixel_data[8] has unsafe behavior File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 176
    Warning (13013): Ports D and ENA on the latch are fed by the same signal sync:u3|y_pos[9] File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/sync.vhd Line: 109
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "ARDUINO_IO[0]" is stuck at GND File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/brick_breaker.vhd Line: 18
    Warning (13410): Pin "ARDUINO_IO[1]" is stuck at GND File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/brick_breaker.vhd Line: 18
    Warning (13410): Pin "ARDUINO_IO[2]" is stuck at GND File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/brick_breaker.vhd Line: 18
    Warning (13410): Pin "ARDUINO_IO[3]" is stuck at GND File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/brick_breaker.vhd Line: 18
    Warning (13410): Pin "ARDUINO_IO[4]" is stuck at GND File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/brick_breaker.vhd Line: 18
    Warning (13410): Pin "ARDUINO_IO[5]" is stuck at GND File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/brick_breaker.vhd Line: 18
    Warning (13410): Pin "ARDUINO_IO[6]" is stuck at GND File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/brick_breaker.vhd Line: 18
    Warning (13410): Pin "ARDUINO_IO[8]" is stuck at GND File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/brick_breaker.vhd Line: 18
    Warning (13410): Pin "ARDUINO_IO[9]" is stuck at GND File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/brick_breaker.vhd Line: 18
    Warning (13410): Pin "ARDUINO_IO[10]" is stuck at GND File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/brick_breaker.vhd Line: 18
    Warning (13410): Pin "ARDUINO_IO[11]" is stuck at GND File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/brick_breaker.vhd Line: 18
    Warning (13410): Pin "ARDUINO_IO[12]" is stuck at GND File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/brick_breaker.vhd Line: 18
    Warning (13410): Pin "ARDUINO_IO[13]" is stuck at GND File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/brick_breaker.vhd Line: 18
    Warning (13410): Pin "ARDUINO_IO[14]" is stuck at GND File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/brick_breaker.vhd Line: 18
    Warning (13410): Pin "ARDUINO_IO[15]" is stuck at GND File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/brick_breaker.vhd Line: 18
Warning (332009): The launch and latch times for the relationship between source clock: u2|altpll_component|auto_generated|pll1|clk[0] and destination clock: MAX10_CLK1_50 are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0.
Info (286030): Timing-Driven Synthesis is running
Warning (332009): The launch and latch times for the relationship between source clock: u2|altpll_component|auto_generated|pll1|clk[0] and destination clock: MAX10_CLK1_50 are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0.
Warning (332009): The launch and latch times for the relationship between source clock: u2|altpll_component|auto_generated|pll1|clk[0] and destination clock: MAX10_CLK1_50 are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0.
Info (17049): 13 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/brick_breaker.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 2 node(s), including 0 DDIO, 2 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 11 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "MAX10_CLK2_50" File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/brick_breaker.vhd Line: 9
    Warning (15610): No output dependent on input pin "SW[0]" File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/brick_breaker.vhd Line: 12
    Warning (15610): No output dependent on input pin "SW[1]" File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/brick_breaker.vhd Line: 12
    Warning (15610): No output dependent on input pin "SW[2]" File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/brick_breaker.vhd Line: 12
    Warning (15610): No output dependent on input pin "SW[3]" File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/brick_breaker.vhd Line: 12
    Warning (15610): No output dependent on input pin "SW[4]" File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/brick_breaker.vhd Line: 12
    Warning (15610): No output dependent on input pin "SW[5]" File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/brick_breaker.vhd Line: 12
    Warning (15610): No output dependent on input pin "SW[6]" File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/brick_breaker.vhd Line: 12
    Warning (15610): No output dependent on input pin "SW[7]" File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/brick_breaker.vhd Line: 12
    Warning (15610): No output dependent on input pin "SW[8]" File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/brick_breaker.vhd Line: 12
    Warning (15610): No output dependent on input pin "SW[9]" File: C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/brick_breaker.vhd Line: 12
Info (21057): Implemented 4140 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 15 input pins
    Info (21059): Implemented 40 output pins
    Info (21060): Implemented 1 bidirectional pins
    Info (21061): Implemented 4069 logic cells
    Info (21064): Implemented 12 RAM segments
    Info (21065): Implemented 2 PLLs
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 112 warnings
    Info: Peak virtual memory: 4870 megabytes
    Info: Processing ended: Sat Dec 05 15:41:45 2020
    Info: Elapsed time: 00:00:23
    Info: Total CPU time (on all processors): 00:00:37


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/Steve/Documents/cloned_git_repos/brick_breaker/vhdl/brick_breaker.map.smsg.


