<a name="readme-top"></a>


<!-- PROJECT SHIELDS -->
[![Contributors][contributors-shield]][contributors-url]
[![Forks][forks-shield]][forks-url]
[![Stargazers][stars-shield]][stars-url]
[![Issues][issues-shield]][issues-url]
[![MIT License][license-shield]][license-url]



<!-- PROJECT LOGO -->
<br />
<div align="center">

<h3 align="center">8-Bit Signed Multiplier using the Shift-and-Add Multiplication Algorithm</h3>

  <p align="center">    
    <a href="https://github.com/ahmed-alllam/8-Bit-Signed-Multiplier/issues">Report Bug</a>
    Â·
    <a href="https://github.com/ahmed-alllam/8-Bit-Signed-Multiplier/issues">Request Feature</a>
  </p>
</div>


<!-- ABOUT THE PROJECT -->


## About The Project

The Multiplier Project presents a sophisticated 8-bit signed multiplier designed for high performance on an Artix 7 FPGA housed within the Basys 3 board. It utilizes the shift-and-add algorithm to accurately compute the product of binary numbers. The project incorporates interactive hardware components, including toggle switches and a 7-segment display, to demonstrate the multiplier's functionality in real-time. The repository offers in-depth schematics, the complete Verilog codebase, Logisim circuit diagrams, and documentation detailing the implementation process.

You can delve deeper into the developmental journey and the technical aspects by exploring the Project Report, which is available [here](https://github.com/ahmed-alllam/8-Bit-Signed-Multiplier/blob/main/docs/report.pdf).

## Tech Stack

The project is built utilizing the following technologies and tools:

* [![Verilog](https://img.shields.io/badge/Verilog-00599C?style=for-the-badge&logo=verilog&logoColor=white)](https://www.verilog.com/)
* [![Vivado](https://img.shields.io/badge/Vivado-232F3E?style=for-the-badge&logo=xilinx&logoColor=white)](https://www.xilinx.com/products/design-tools/vivado.html)
* [![Logisim](https://img.shields.io/badge/Logisim-F7DF1E?style=for-the-badge&logo=digital-design&logoColor=black)](http://www.cburch.com/logisim/)
* [![FPGA](https://img.shields.io/badge/FPGA-2496ED?style=for-the-badge&logo=field-programmable-gate-array&logoColor=white)](https://en.wikipedia.org/wiki/Field-programmable_gate_array)
* [![Basys 3](https://img.shields.io/badge/Basys%203-4B0082?style=for-the-badge)](https://digilent.com/shop/basys-3-artix-7-fpga-trainer-board-recommended-for-introductory-users/)


<!-- CONTACT -->
## Created By

Ahmed Allam - [LinkedIn](https://linkedin.com/in/ahmed-e-allam) - ahmedeallam@aucegypt.edu

Kirollos Zikry - kirollos21@aucegypt.edu

Eslam Tawfik - eslamtawfik@aucegypt.edu

Hussein Elazhary - helazhary@aucegypt.edu


<!-- MARKDOWN LINKS & IMAGES -->
[contributors-shield]: https://img.shields.io/github/contributors/ahmed-alllam/8-Bit-Signed-Multiplier.svg?style=for-the-badge
[contributors-url]: https://github.com/ahmed-alllam/8-Bit-Signed-Multiplier/graphs/contributors
[forks-shield]: https://img.shields.io/github/forks/ahmed-alllam/8-Bit-Signed-Multiplier.svg?style=for-the-badge
[forks-url]: https://github.com/ahmed-alllam/8-Bit-Signed-Multiplier/network/members
[stars-shield]: https://img.shields.io/github/stars/ahmed-alllam/8-Bit-Signed-Multiplier.svg?style=for-the-badge
[stars-url]: https://github.com/ahmed-alllam/8-Bit-Signed-Multiplier/stargazers
[issues-shield]: https://img.shields.io/github/issues/ahmed-alllam/8-Bit-Signed-Multiplier.svg?style=for-the-badge
[issues-url]: https://github.com/ahmed-alllam/8-Bit-Signed-Multiplier/issues
[license-shield]: https://img.shields.io/github/license/ahmed-alllam/8-Bit-Signed-Multiplier.svg?style=for-the-badge
[license-url]: https://github.com/ahmed-alllam/8-Bit-Signed-Multiplier/blob/master/LICENSE
[linkedin-shield]: https://img.shields.io/badge/-LinkedIn-black.svg?style=for-the-badge&logo=linkedin&colorB=555
