{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Web Edition " "Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Thu Feb 27 08:45:25 2014 " "Info: Processing started: Thu Feb 27 08:45:25 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off sys -c sys " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off sys -c sys" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../src/altera/pll.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ../src/altera/pll.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pll-SYN " "Info: Found design unit 1: pll-SYN" {  } { { "../src/altera/pll.vhd" "" { Text "D:/projects/cpu/fpga/src/altera/pll.vhd" 54 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 0} { "Info" "ISGN_ENTITY_NAME" "1 pll " "Info: Found entity 1: pll" {  } { { "../src/altera/pll.vhd" "" { Text "D:/projects/cpu/fpga/src/altera/pll.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../src/altera/rom_4096x16.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ../src/altera/rom_4096x16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rom_4096x16-SYN " "Info: Found design unit 1: rom_4096x16-SYN" {  } { { "../src/altera/rom_4096x16.vhd" "" { Text "D:/projects/cpu/fpga/src/altera/rom_4096x16.vhd" 52 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 0} { "Info" "ISGN_ENTITY_NAME" "1 rom_4096x16 " "Info: Found entity 1: rom_4096x16" {  } { { "../src/altera/rom_4096x16.vhd" "" { Text "D:/projects/cpu/fpga/src/altera/rom_4096x16.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../src/cpu.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ../src/cpu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cpu-rtl " "Info: Found design unit 1: cpu-rtl" {  } { { "../src/cpu.vhd" "" { Text "D:/projects/cpu/fpga/src/cpu.vhd" 27 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 0} { "Info" "ISGN_ENTITY_NAME" "1 cpu " "Info: Found entity 1: cpu" {  } { { "../src/cpu.vhd" "" { Text "D:/projects/cpu/fpga/src/cpu.vhd" 10 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../src/led.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ../src/led.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 led-rtl " "Info: Found design unit 1: led-rtl" {  } { { "../src/led.vhd" "" { Text "D:/projects/cpu/fpga/src/led.vhd" 21 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 0} { "Info" "ISGN_ENTITY_NAME" "1 led " "Info: Found entity 1: led" {  } { { "../src/led.vhd" "" { Text "D:/projects/cpu/fpga/src/led.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../src/ram.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ../src/ram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ram-rtl " "Info: Found design unit 1: ram-rtl" {  } { { "../src/ram.vhd" "" { Text "D:/projects/cpu/fpga/src/ram.vhd" 20 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 0} { "Info" "ISGN_ENTITY_NAME" "1 ram " "Info: Found entity 1: ram" {  } { { "../src/ram.vhd" "" { Text "D:/projects/cpu/fpga/src/ram.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../src/vga.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ../src/vga.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vga-bhv " "Info: Found design unit 1: vga-bhv" {  } { { "../src/vga.vhd" "" { Text "D:/projects/cpu/fpga/src/vga.vhd" 22 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 0} { "Info" "ISGN_ENTITY_NAME" "1 vga " "Info: Found entity 1: vga" {  } { { "../src/vga.vhd" "" { Text "D:/projects/cpu/fpga/src/vga.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../src/sys.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ../src/sys.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sys-rtl " "Info: Found design unit 1: sys-rtl" {  } { { "../src/sys.vhd" "" { Text "D:/projects/cpu/fpga/src/sys.vhd" 19 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 0} { "Info" "ISGN_ENTITY_NAME" "1 sys " "Info: Found entity 1: sys" {  } { { "../src/sys.vhd" "" { Text "D:/projects/cpu/fpga/src/sys.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_TOP" "sys " "Info: Elaborating entity \"sys\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "iack sys.vhd(110) " "Warning (10036): Verilog HDL or VHDL warning at sys.vhd(110): object \"iack\" assigned a value but never read" {  } { { "../src/sys.vhd" "" { Text "D:/projects/cpu/fpga/src/sys.vhd" 110 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll pll:pll_1 " "Info: Elaborating entity \"pll\" for hierarchy \"pll:pll_1\"" {  } { { "../src/sys.vhd" "pll_1" { Text "D:/projects/cpu/fpga/src/sys.vhd" 132 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll pll:pll_1\|altpll:altpll_component " "Info: Elaborating entity \"altpll\" for hierarchy \"pll:pll_1\|altpll:altpll_component\"" {  } { { "../src/altera/pll.vhd" "altpll_component" { Text "D:/projects/cpu/fpga/src/altera/pll.vhd" 148 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_ELABORATION_HEADER" "pll:pll_1\|altpll:altpll_component " "Info: Elaborated megafunction instantiation \"pll:pll_1\|altpll:altpll_component\"" {  } { { "../src/altera/pll.vhd" "" { Text "D:/projects/cpu/fpga/src/altera/pll.vhd" 148 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pll:pll_1\|altpll:altpll_component " "Info: Instantiated megafunction \"pll:pll_1\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 16 " "Info: Parameter \"clk0_divide_by\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Info: Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 25 " "Info: Parameter \"clk0_multiply_by\" = \"25\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Info: Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 32 " "Info: Parameter \"clk1_divide_by\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Info: Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 25 " "Info: Parameter \"clk1_multiply_by\" = \"25\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 0 " "Info: Parameter \"clk1_phase_shift\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Info: Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "gate_lock_counter 3200 " "Info: Parameter \"gate_lock_counter\" = \"3200\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "gate_lock_signal YES " "Info: Parameter \"gate_lock_signal\" = \"YES\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 31250 " "Info: Parameter \"inclk0_input_frequency\" = \"31250\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Info: Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "invalid_lock_multiplier 5 " "Info: Parameter \"invalid_lock_multiplier\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=pll " "Info: Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=pll\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Info: Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Info: Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Info: Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Info: Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Info: Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Info: Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Info: Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Info: Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Info: Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Info: Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Info: Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Info: Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Info: Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Info: Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Info: Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Info: Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Info: Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Info: Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Info: Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Info: Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Info: Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Info: Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Info: Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Info: Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Info: Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Info: Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Info: Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Info: Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Info: Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Info: Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Info: Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Info: Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Info: Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Info: Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Info: Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Info: Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Info: Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Info: Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Info: Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Info: Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Info: Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Info: Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Info: Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "valid_lock_multiplier 1 " "Info: Parameter \"valid_lock_multiplier\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0}  } { { "../src/altera/pll.vhd" "" { Text "D:/projects/cpu/fpga/src/altera/pll.vhd" 148 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu cpu:cpu_1 " "Info: Elaborating entity \"cpu\" for hierarchy \"cpu:cpu_1\"" {  } { { "../src/sys.vhd" "cpu_1" { Text "D:/projects/cpu/fpga/src/sys.vhd" 141 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram ram:ram_1 " "Info: Elaborating entity \"ram\" for hierarchy \"ram:ram_1\"" {  } { { "../src/sys.vhd" "ram_1" { Text "D:/projects/cpu/fpga/src/sys.vhd" 157 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_en ram.vhd(31) " "Warning (10036): Verilog HDL or VHDL warning at ram.vhd(31): object \"s_en\" assigned a value but never read" {  } { { "../src/ram.vhd" "" { Text "D:/projects/cpu/fpga/src/ram.vhd" 31 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom_4096x16 ram:ram_1\|rom_4096x16:ram_l " "Info: Elaborating entity \"rom_4096x16\" for hierarchy \"ram:ram_1\|rom_4096x16:ram_l\"" {  } { { "../src/ram.vhd" "ram_l" { Text "D:/projects/cpu/fpga/src/ram.vhd" 37 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram ram:ram_1\|rom_4096x16:ram_l\|altsyncram:altsyncram_component " "Info: Elaborating entity \"altsyncram\" for hierarchy \"ram:ram_1\|rom_4096x16:ram_l\|altsyncram:altsyncram_component\"" {  } { { "../src/altera/rom_4096x16.vhd" "altsyncram_component" { Text "D:/projects/cpu/fpga/src/altera/rom_4096x16.vhd" 84 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_ELABORATION_HEADER" "ram:ram_1\|rom_4096x16:ram_l\|altsyncram:altsyncram_component " "Info: Elaborated megafunction instantiation \"ram:ram_1\|rom_4096x16:ram_l\|altsyncram:altsyncram_component\"" {  } { { "../src/altera/rom_4096x16.vhd" "" { Text "D:/projects/cpu/fpga/src/altera/rom_4096x16.vhd" 84 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ram:ram_1\|rom_4096x16:ram_l\|altsyncram:altsyncram_component " "Info: Instantiated megafunction \"ram:ram_1\|rom_4096x16:ram_l\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Info: Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Info: Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ram_init.mif " "Info: Parameter \"init_file\" = \"ram_init.mif\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Info: Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Info: Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Info: Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Info: Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Info: Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Info: Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Info: Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Info: Parameter \"widthad_a\" = \"12\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Info: Parameter \"width_a\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Info: Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0}  } { { "../src/altera/rom_4096x16.vhd" "" { Text "D:/projects/cpu/fpga/src/altera/rom_4096x16.vhd" 84 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_e581.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_e581.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_e581 " "Info: Found entity 1: altsyncram_e581" {  } { { "db/altsyncram_e581.tdf" "" { Text "D:/projects/cpu/fpga/quartus/db/altsyncram_e581.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_e581 ram:ram_1\|rom_4096x16:ram_l\|altsyncram:altsyncram_component\|altsyncram_e581:auto_generated " "Info: Elaborating entity \"altsyncram_e581\" for hierarchy \"ram:ram_1\|rom_4096x16:ram_l\|altsyncram:altsyncram_component\|altsyncram_e581:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/applications/altera/81/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "led led:led_1 " "Info: Elaborating entity \"led\" for hierarchy \"led:led_1\"" {  } { { "../src/sys.vhd" "led_1" { Text "D:/projects/cpu/fpga/src/sys.vhd" 170 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga vga:vga_1 " "Info: Elaborating entity \"vga\" for hierarchy \"vga:vga_1\"" {  } { { "../src/sys.vhd" "vga_1" { Text "D:/projects/cpu/fpga/src/sys.vhd" 184 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Critical Warning" "WFTM_FTM_POWER_UP_HIGH_IGNORED_GROUP" "" "Critical Warning: Ignored Power-Up Level option on the following registers" { { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "vga:vga_1\|s_hsync_cnt\[31\] Low " "Critical Warning: Register vga:vga_1\|s_hsync_cnt\[31\] will power up to Low" {  } { { "../src/vga.vhd" "" { Text "D:/projects/cpu/fpga/src/vga.vhd" 36 -1 0 } }  } 1 0 "Register %1!s! will power up to %2!s!" 0 0 "" 0 0} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "vga:vga_1\|s_hsync_cnt\[0\] Low " "Critical Warning: Register vga:vga_1\|s_hsync_cnt\[0\] will power up to Low" {  } { { "../src/vga.vhd" "" { Text "D:/projects/cpu/fpga/src/vga.vhd" 36 -1 0 } }  } 1 0 "Register %1!s! will power up to %2!s!" 0 0 "" 0 0} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "vga:vga_1\|s_vsync_cnt\[31\] Low " "Critical Warning: Register vga:vga_1\|s_vsync_cnt\[31\] will power up to Low" {  } { { "../src/vga.vhd" "" { Text "D:/projects/cpu/fpga/src/vga.vhd" 36 -1 0 } }  } 1 0 "Register %1!s! will power up to %2!s!" 0 0 "" 0 0} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "vga:vga_1\|s_vsync_cnt\[0\] Low " "Critical Warning: Register vga:vga_1\|s_vsync_cnt\[0\] will power up to Low" {  } { { "../src/vga.vhd" "" { Text "D:/projects/cpu/fpga/src/vga.vhd" 36 -1 0 } }  } 1 0 "Register %1!s! will power up to %2!s!" 0 0 "" 0 0}  } {  } 1 0 "Ignored Power-Up Level option on the following registers" 0 0 "" 0 0}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "4 4 " "Info: 4 registers lost all their fanouts during netlist optimizations. The first 4 are displayed below." { { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cpu:cpu_1\|state.irq_init " "Info: Register \"cpu:cpu_1\|state.irq_init\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cpu:cpu_1\|state.irq_pushpc " "Info: Register \"cpu:cpu_1\|state.irq_pushpc\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cpu:cpu_1\|state.irq_pushsr " "Info: Register \"cpu:cpu_1\|state.irq_pushsr\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cpu:cpu_1\|state.cpu_off " "Info: Register \"cpu:cpu_1\|state.cpu_off\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0}  } {  } 0 0 "%1!d! registers lost all their fanouts during netlist optimizations. The first %2!d! are displayed below." 0 0 "" 0 0}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2325 " "Info: Implemented 2325 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Info: Implemented 2 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 0} { "Info" "ICUT_CUT_TM_OPINS" "5 " "Info: Implemented 5 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 0} { "Info" "ICUT_CUT_TM_LCELLS" "2301 " "Info: Implemented 2301 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 0} { "Info" "ICUT_CUT_TM_RAMS" "16 " "Info: Implemented 16 RAM segments" {  } {  } 0 0 "Implemented %1!d! RAM segments" 0 0 "" 0 0} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Info: Implemented 1 ClockLock PLLs" {  } {  } 0 0 "Implemented %1!d! ClockLock PLLs" 0 0 "" 0 0}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 7 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "193 " "Info: Peak virtual memory: 193 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Thu Feb 27 08:46:17 2014 " "Info: Processing ended: Thu Feb 27 08:46:17 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:52 " "Info: Elapsed time: 00:00:52" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:44 " "Info: Total CPU time (on all processors): 00:00:44" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Web Edition " "Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Thu Feb 27 08:46:19 2014 " "Info: Processing started: Thu Feb 27 08:46:19 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off sys -c sys " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off sys -c sys" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "IMPP_MPP_USER_DEVICE" "sys EP2C20F484C8 " "Info: Selected device EP2C20F484C8 for design \"sys\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 0}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 0}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "pll:pll_1\|altpll:altpll_component\|pll Cyclone II PLL " "Info: Implemented PLL \"pll:pll_1\|altpll:altpll_component\|pll\" as Cyclone II PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll:pll_1\|altpll:altpll_component\|_clk0 25 16 0 0 " "Info: Implementing clock multiplication of 25, clock division of 16, and phase shift of 0 degrees (0 ps) for pll:pll_1\|altpll:altpll_component\|_clk0 port" {  } { { "altpll.tdf" "" { Text "c:/applications/altera/81/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0 0} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll:pll_1\|altpll:altpll_component\|_clk1 25 32 0 0 " "Info: Implementing clock multiplication of 25, clock division of 32, and phase shift of 0 degrees (0 ps) for pll:pll_1\|altpll:altpll_component\|_clk1 port" {  } { { "altpll.tdf" "" { Text "c:/applications/altera/81/quartus/libraries/megafunctions/altpll.tdf" 902 3 0 } }  } 0 0 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0 0}  } { { "altpll.tdf" "" { Text "c:/applications/altera/81/quartus/libraries/megafunctions/altpll.tdf" 524 3 0 } }  } 0 0 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "" 0 0}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 0}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Warning: Feature LogicLock is not available with your current license" {  } {  } 0 0 "Feature %1!s! is not available with your current license" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C15AF484C8 " "Info: Device EP2C15AF484C8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C15AF484I8 " "Info: Device EP2C15AF484I8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C20F484I8 " "Info: Device EP2C20F484I8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C20AF484I8 " "Info: Device EP2C20AF484I8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C35F484C8 " "Info: Device EP2C35F484C8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C35F484I8 " "Info: Device EP2C35F484I8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F484C8 " "Info: Device EP2C50F484C8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F484I8 " "Info: Device EP2C50F484I8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 0}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 0}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "2 " "Info: Fitter converted 2 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS91n/INIT_DONE~ V19 " "Info: Pin ~LVDS91n/INIT_DONE~ is reserved at location V19" {  } { { "c:/applications/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/applications/altera/81/quartus/bin/pin_planner.ppl" { ~LVDS91n/INIT_DONE~ } } } { "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~LVDS91n/INIT_DONE~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 0} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS91p/nCEO~ W20 " "Info: Pin ~LVDS91p/nCEO~ is reserved at location W20" {  } { { "c:/applications/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/applications/altera/81/quartus/bin/pin_planner.ppl" { ~LVDS91p/nCEO~ } } } { "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~LVDS91p/nCEO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 0}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Fitter is using the Classic Timing Analyzer" {  } {  } 0 0 "Fitter is using the %1!s! Timing Analyzer" 0 0 "" 0 0}
{ "Info" "ITAN_TDC_USER_OPTIMIZATION_GOALS" "" "Info: Detected fmax, tsu, tco, and/or tpd requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 0 "Detected fmax, tsu, tco, and/or tpd requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk (placed in PIN L22 (CLK4, LVDSCLK2p, Input)) " "Info: Automatically promoted node clk (placed in PIN L22 (CLK4, LVDSCLK2p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 0}  } { { "c:/applications/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/applications/altera/81/quartus/bin/pin_planner.ppl" { clk } } } { "c:/applications/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/applications/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } } { "../src/sys.vhd" "" { Text "D:/projects/cpu/fpga/src/sys.vhd" 8 -1 0 } } { "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pll:pll_1\|altpll:altpll_component\|_clk0 (placed in counter C0 of PLL_2) " "Info: Automatically promoted node pll:pll_1\|altpll:altpll_component\|_clk0 (placed in counter C0 of PLL_2)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G7 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G7" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 0}  } { { "altpll.tdf" "" { Text "c:/applications/altera/81/quartus/libraries/megafunctions/altpll.tdf" 524 3 0 } } { "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { pll:pll_1|altpll:altpll_component|_clk0 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pll:pll_1\|altpll:altpll_component\|_clk1 (placed in counter C1 of PLL_2) " "Info: Automatically promoted node pll:pll_1\|altpll:altpll_component\|_clk1 (placed in counter C1 of PLL_2)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G6 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G6" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 0}  } { { "altpll.tdf" "" { Text "c:/applications/altera/81/quartus/libraries/megafunctions/altpll.tdf" 524 3 0 } } { "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { pll:pll_1|altpll:altpll_component|_clk0 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 0}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 0}  } {  } 0 0 "Finished register packing" 0 0 "" 0 0}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Info: Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:07 " "Info: Fitter placement operations ending: elapsed time is 00:00:07" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "32.041 ns memory register " "Info: Estimated most critical path is memory to register delay of 32.041 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ram:ram_1\|rom_4096x16:ram_l\|altsyncram:altsyncram_component\|altsyncram_e581:auto_generated\|ram_block1a14~porta_address_reg11 1 MEM M4K_X41_Y13 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X41_Y13; Fanout = 1; MEM Node = 'ram:ram_1\|rom_4096x16:ram_l\|altsyncram:altsyncram_component\|altsyncram_e581:auto_generated\|ram_block1a14~porta_address_reg11'" {  } { { "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { ram:ram_1|rom_4096x16:ram_l|altsyncram:altsyncram_component|altsyncram_e581:auto_generated|ram_block1a14~porta_address_reg11 } "NODE_NAME" } } { "db/altsyncram_e581.tdf" "" { Text "D:/projects/cpu/fpga/quartus/db/altsyncram_e581.tdf" 314 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(3.761 ns) 3.761 ns ram:ram_1\|rom_4096x16:ram_l\|altsyncram:altsyncram_component\|altsyncram_e581:auto_generated\|q_a\[14\] 2 MEM M4K_X41_Y13 2 " "Info: 2: + IC(0.000 ns) + CELL(3.761 ns) = 3.761 ns; Loc. = M4K_X41_Y13; Fanout = 2; MEM Node = 'ram:ram_1\|rom_4096x16:ram_l\|altsyncram:altsyncram_component\|altsyncram_e581:auto_generated\|q_a\[14\]'" {  } { { "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.761 ns" { ram:ram_1|rom_4096x16:ram_l|altsyncram:altsyncram_component|altsyncram_e581:auto_generated|ram_block1a14~porta_address_reg11 ram:ram_1|rom_4096x16:ram_l|altsyncram:altsyncram_component|altsyncram_e581:auto_generated|q_a[14] } "NODE_NAME" } } { "db/altsyncram_e581.tdf" "" { Text "D:/projects/cpu/fpga/quartus/db/altsyncram_e581.tdf" 31 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.165 ns) + CELL(0.370 ns) 6.296 ns cpu:cpu_1\|code\[14\]~102 3 COMB LAB_X32_Y11 1 " "Info: 3: + IC(2.165 ns) + CELL(0.370 ns) = 6.296 ns; Loc. = LAB_X32_Y11; Fanout = 1; COMB Node = 'cpu:cpu_1\|code\[14\]~102'" {  } { { "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.535 ns" { ram:ram_1|rom_4096x16:ram_l|altsyncram:altsyncram_component|altsyncram_e581:auto_generated|q_a[14] cpu:cpu_1|code[14]~102 } "NODE_NAME" } } { "../src/cpu.vhd" "" { Text "D:/projects/cpu/fpga/src/cpu.vhd" 131 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.115 ns) + CELL(0.206 ns) 8.617 ns cpu:cpu_1\|code\[14\]~103 4 COMB LAB_X24_Y12 46 " "Info: 4: + IC(2.115 ns) + CELL(0.206 ns) = 8.617 ns; Loc. = LAB_X24_Y12; Fanout = 46; COMB Node = 'cpu:cpu_1\|code\[14\]~103'" {  } { { "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.321 ns" { cpu:cpu_1|code[14]~102 cpu:cpu_1|code[14]~103 } "NODE_NAME" } } { "../src/cpu.vhd" "" { Text "D:/projects/cpu/fpga/src/cpu.vhd" 131 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.291 ns) + CELL(0.202 ns) 10.110 ns cpu:cpu_1\|Equal4~64 5 COMB LAB_X27_Y12 5 " "Info: 5: + IC(1.291 ns) + CELL(0.202 ns) = 10.110 ns; Loc. = LAB_X27_Y12; Fanout = 5; COMB Node = 'cpu:cpu_1\|Equal4~64'" {  } { { "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.493 ns" { cpu:cpu_1|code[14]~103 cpu:cpu_1|Equal4~64 } "NODE_NAME" } } { "c:/applications/altera/81/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/applications/altera/81/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1805 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.891 ns) + CELL(0.624 ns) 11.625 ns cpu:cpu_1\|s_alu_op2\[0\]~5503 6 COMB LAB_X23_Y12 8 " "Info: 6: + IC(0.891 ns) + CELL(0.624 ns) = 11.625 ns; Loc. = LAB_X23_Y12; Fanout = 8; COMB Node = 'cpu:cpu_1\|s_alu_op2\[0\]~5503'" {  } { { "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.515 ns" { cpu:cpu_1|Equal4~64 cpu:cpu_1|s_alu_op2[0]~5503 } "NODE_NAME" } } { "../src/cpu.vhd" "" { Text "D:/projects/cpu/fpga/src/cpu.vhd" 160 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.874 ns) + CELL(0.651 ns) 13.150 ns cpu:cpu_1\|s_alu_op2\[4\]~5539 7 COMB LAB_X23_Y11 1 " "Info: 7: + IC(0.874 ns) + CELL(0.651 ns) = 13.150 ns; Loc. = LAB_X23_Y11; Fanout = 1; COMB Node = 'cpu:cpu_1\|s_alu_op2\[4\]~5539'" {  } { { "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.525 ns" { cpu:cpu_1|s_alu_op2[0]~5503 cpu:cpu_1|s_alu_op2[4]~5539 } "NODE_NAME" } } { "../src/cpu.vhd" "" { Text "D:/projects/cpu/fpga/src/cpu.vhd" 160 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.874 ns) + CELL(0.651 ns) 14.675 ns cpu:cpu_1\|s_alu_op2\[4\]~5541 8 COMB LAB_X23_Y10 8 " "Info: 8: + IC(0.874 ns) + CELL(0.651 ns) = 14.675 ns; Loc. = LAB_X23_Y10; Fanout = 8; COMB Node = 'cpu:cpu_1\|s_alu_op2\[4\]~5541'" {  } { { "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.525 ns" { cpu:cpu_1|s_alu_op2[4]~5539 cpu:cpu_1|s_alu_op2[4]~5541 } "NODE_NAME" } } { "../src/cpu.vhd" "" { Text "D:/projects/cpu/fpga/src/cpu.vhd" 160 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.661 ns) + CELL(0.651 ns) 16.987 ns cpu:cpu_1\|alu_op2\[4\]~4490 9 COMB LAB_X29_Y13 9 " "Info: 9: + IC(1.661 ns) + CELL(0.651 ns) = 16.987 ns; Loc. = LAB_X29_Y13; Fanout = 9; COMB Node = 'cpu:cpu_1\|alu_op2\[4\]~4490'" {  } { { "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.312 ns" { cpu:cpu_1|s_alu_op2[4]~5541 cpu:cpu_1|alu_op2[4]~4490 } "NODE_NAME" } } { "../src/cpu.vhd" "" { Text "D:/projects/cpu/fpga/src/cpu.vhd" 158 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.302 ns) + CELL(0.621 ns) 18.910 ns cpu:cpu_1\|Add40~220 10 COMB LAB_X29_Y11 2 " "Info: 10: + IC(1.302 ns) + CELL(0.621 ns) = 18.910 ns; Loc. = LAB_X29_Y11; Fanout = 2; COMB Node = 'cpu:cpu_1\|Add40~220'" {  } { { "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.923 ns" { cpu:cpu_1|alu_op2[4]~4490 cpu:cpu_1|Add40~220 } "NODE_NAME" } } { "c:/applications/altera/81/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/applications/altera/81/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 19.416 ns cpu:cpu_1\|Add40~221 11 COMB LAB_X29_Y11 5 " "Info: 11: + IC(0.000 ns) + CELL(0.506 ns) = 19.416 ns; Loc. = LAB_X29_Y11; Fanout = 5; COMB Node = 'cpu:cpu_1\|Add40~221'" {  } { { "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { cpu:cpu_1|Add40~220 cpu:cpu_1|Add40~221 } "NODE_NAME" } } { "c:/applications/altera/81/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/applications/altera/81/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.885 ns) + CELL(0.621 ns) 20.922 ns cpu:cpu_1\|Add32~1124 12 COMB LAB_X30_Y11 2 " "Info: 12: + IC(0.885 ns) + CELL(0.621 ns) = 20.922 ns; Loc. = LAB_X30_Y11; Fanout = 2; COMB Node = 'cpu:cpu_1\|Add32~1124'" {  } { { "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.506 ns" { cpu:cpu_1|Add40~221 cpu:cpu_1|Add32~1124 } "NODE_NAME" } } { "c:/applications/altera/81/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/applications/altera/81/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 926 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 21.008 ns cpu:cpu_1\|Add32~1126 13 COMB LAB_X30_Y11 2 " "Info: 13: + IC(0.000 ns) + CELL(0.086 ns) = 21.008 ns; Loc. = LAB_X30_Y11; Fanout = 2; COMB Node = 'cpu:cpu_1\|Add32~1126'" {  } { { "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { cpu:cpu_1|Add32~1124 cpu:cpu_1|Add32~1126 } "NODE_NAME" } } { "c:/applications/altera/81/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/applications/altera/81/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 926 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 21.094 ns cpu:cpu_1\|Add32~1128 14 COMB LAB_X30_Y11 2 " "Info: 14: + IC(0.000 ns) + CELL(0.086 ns) = 21.094 ns; Loc. = LAB_X30_Y11; Fanout = 2; COMB Node = 'cpu:cpu_1\|Add32~1128'" {  } { { "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { cpu:cpu_1|Add32~1126 cpu:cpu_1|Add32~1128 } "NODE_NAME" } } { "c:/applications/altera/81/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/applications/altera/81/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 926 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.107 ns) + CELL(0.086 ns) 21.287 ns cpu:cpu_1\|Add32~1130 15 COMB LAB_X30_Y10 2 " "Info: 15: + IC(0.107 ns) + CELL(0.086 ns) = 21.287 ns; Loc. = LAB_X30_Y10; Fanout = 2; COMB Node = 'cpu:cpu_1\|Add32~1130'" {  } { { "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.193 ns" { cpu:cpu_1|Add32~1128 cpu:cpu_1|Add32~1130 } "NODE_NAME" } } { "c:/applications/altera/81/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/applications/altera/81/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 926 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 21.373 ns cpu:cpu_1\|Add32~1132 16 COMB LAB_X30_Y10 2 " "Info: 16: + IC(0.000 ns) + CELL(0.086 ns) = 21.373 ns; Loc. = LAB_X30_Y10; Fanout = 2; COMB Node = 'cpu:cpu_1\|Add32~1132'" {  } { { "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { cpu:cpu_1|Add32~1130 cpu:cpu_1|Add32~1132 } "NODE_NAME" } } { "c:/applications/altera/81/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/applications/altera/81/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 926 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 21.459 ns cpu:cpu_1\|Add32~1134 17 COMB LAB_X30_Y10 2 " "Info: 17: + IC(0.000 ns) + CELL(0.086 ns) = 21.459 ns; Loc. = LAB_X30_Y10; Fanout = 2; COMB Node = 'cpu:cpu_1\|Add32~1134'" {  } { { "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { cpu:cpu_1|Add32~1132 cpu:cpu_1|Add32~1134 } "NODE_NAME" } } { "c:/applications/altera/81/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/applications/altera/81/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 926 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 21.545 ns cpu:cpu_1\|Add32~1139 18 COMB LAB_X30_Y10 2 " "Info: 18: + IC(0.000 ns) + CELL(0.086 ns) = 21.545 ns; Loc. = LAB_X30_Y10; Fanout = 2; COMB Node = 'cpu:cpu_1\|Add32~1139'" {  } { { "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { cpu:cpu_1|Add32~1134 cpu:cpu_1|Add32~1139 } "NODE_NAME" } } { "c:/applications/altera/81/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/applications/altera/81/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 926 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 21.631 ns cpu:cpu_1\|Add32~1142 19 COMB LAB_X30_Y10 2 " "Info: 19: + IC(0.000 ns) + CELL(0.086 ns) = 21.631 ns; Loc. = LAB_X30_Y10; Fanout = 2; COMB Node = 'cpu:cpu_1\|Add32~1142'" {  } { { "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { cpu:cpu_1|Add32~1139 cpu:cpu_1|Add32~1142 } "NODE_NAME" } } { "c:/applications/altera/81/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/applications/altera/81/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 926 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 21.717 ns cpu:cpu_1\|Add32~1144 20 COMB LAB_X30_Y10 2 " "Info: 20: + IC(0.000 ns) + CELL(0.086 ns) = 21.717 ns; Loc. = LAB_X30_Y10; Fanout = 2; COMB Node = 'cpu:cpu_1\|Add32~1144'" {  } { { "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { cpu:cpu_1|Add32~1142 cpu:cpu_1|Add32~1144 } "NODE_NAME" } } { "c:/applications/altera/81/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/applications/altera/81/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 926 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 21.803 ns cpu:cpu_1\|Add32~1146 21 COMB LAB_X30_Y10 2 " "Info: 21: + IC(0.000 ns) + CELL(0.086 ns) = 21.803 ns; Loc. = LAB_X30_Y10; Fanout = 2; COMB Node = 'cpu:cpu_1\|Add32~1146'" {  } { { "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { cpu:cpu_1|Add32~1144 cpu:cpu_1|Add32~1146 } "NODE_NAME" } } { "c:/applications/altera/81/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/applications/altera/81/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 926 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 22.309 ns cpu:cpu_1\|Add32~1147 22 COMB LAB_X30_Y10 3 " "Info: 22: + IC(0.000 ns) + CELL(0.506 ns) = 22.309 ns; Loc. = LAB_X30_Y10; Fanout = 3; COMB Node = 'cpu:cpu_1\|Add32~1147'" {  } { { "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { cpu:cpu_1|Add32~1146 cpu:cpu_1|Add32~1147 } "NODE_NAME" } } { "c:/applications/altera/81/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/applications/altera/81/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 926 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.284 ns) + CELL(0.624 ns) 24.217 ns cpu:cpu_1\|v_alu_out~3381 23 COMB LAB_X27_Y11 1 " "Info: 23: + IC(1.284 ns) + CELL(0.624 ns) = 24.217 ns; Loc. = LAB_X27_Y11; Fanout = 1; COMB Node = 'cpu:cpu_1\|v_alu_out~3381'" {  } { { "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.908 ns" { cpu:cpu_1|Add32~1147 cpu:cpu_1|v_alu_out~3381 } "NODE_NAME" } } { "../src/cpu.vhd" "" { Text "D:/projects/cpu/fpga/src/cpu.vhd" 655 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.329 ns) + CELL(0.206 ns) 25.752 ns cpu:cpu_1\|v_alu_out~3382 24 COMB LAB_X27_Y13 2 " "Info: 24: + IC(1.329 ns) + CELL(0.206 ns) = 25.752 ns; Loc. = LAB_X27_Y13; Fanout = 2; COMB Node = 'cpu:cpu_1\|v_alu_out~3382'" {  } { { "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.535 ns" { cpu:cpu_1|v_alu_out~3381 cpu:cpu_1|v_alu_out~3382 } "NODE_NAME" } } { "../src/cpu.vhd" "" { Text "D:/projects/cpu/fpga/src/cpu.vhd" 655 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.605 ns) + CELL(0.206 ns) 26.563 ns cpu:cpu_1\|v_alu_out~3383 25 COMB LAB_X27_Y13 2 " "Info: 25: + IC(0.605 ns) + CELL(0.206 ns) = 26.563 ns; Loc. = LAB_X27_Y13; Fanout = 2; COMB Node = 'cpu:cpu_1\|v_alu_out~3383'" {  } { { "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.811 ns" { cpu:cpu_1|v_alu_out~3382 cpu:cpu_1|v_alu_out~3383 } "NODE_NAME" } } { "../src/cpu.vhd" "" { Text "D:/projects/cpu/fpga/src/cpu.vhd" 655 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.712 ns) + CELL(0.206 ns) 28.481 ns cpu:cpu_1\|\\alu:v_alu_out\[15\]~625 26 COMB LAB_X30_Y11 3 " "Info: 26: + IC(1.712 ns) + CELL(0.206 ns) = 28.481 ns; Loc. = LAB_X30_Y11; Fanout = 3; COMB Node = 'cpu:cpu_1\|\\alu:v_alu_out\[15\]~625'" {  } { { "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.918 ns" { cpu:cpu_1|v_alu_out~3383 cpu:cpu_1|\alu:v_alu_out[15]~625 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.187 ns) + CELL(0.624 ns) 29.292 ns led:led_1\|s_led\[7\]~135 27 COMB LAB_X30_Y11 15 " "Info: 27: + IC(0.187 ns) + CELL(0.624 ns) = 29.292 ns; Loc. = LAB_X30_Y11; Fanout = 15; COMB Node = 'led:led_1\|s_led\[7\]~135'" {  } { { "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.811 ns" { cpu:cpu_1|\alu:v_alu_out[15]~625 led:led_1|s_led[7]~135 } "NODE_NAME" } } { "../src/led.vhd" "" { Text "D:/projects/cpu/fpga/src/led.vhd" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.289 ns) + CELL(0.460 ns) 32.041 ns cpu:cpu_1\|r\[8\]\[7\] 28 REG LAB_X24_Y18 6 " "Info: 28: + IC(2.289 ns) + CELL(0.460 ns) = 32.041 ns; Loc. = LAB_X24_Y18; Fanout = 6; REG Node = 'cpu:cpu_1\|r\[8\]\[7\]'" {  } { { "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.749 ns" { led:led_1|s_led[7]~135 cpu:cpu_1|r[8][7] } "NODE_NAME" } } { "../src/cpu.vhd" "" { Text "D:/projects/cpu/fpga/src/cpu.vhd" 434 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "12.470 ns ( 38.92 % ) " "Info: Total cell delay = 12.470 ns ( 38.92 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "19.571 ns ( 61.08 % ) " "Info: Total interconnect delay = 19.571 ns ( 61.08 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "32.041 ns" { ram:ram_1|rom_4096x16:ram_l|altsyncram:altsyncram_component|altsyncram_e581:auto_generated|ram_block1a14~porta_address_reg11 ram:ram_1|rom_4096x16:ram_l|altsyncram:altsyncram_component|altsyncram_e581:auto_generated|q_a[14] cpu:cpu_1|code[14]~102 cpu:cpu_1|code[14]~103 cpu:cpu_1|Equal4~64 cpu:cpu_1|s_alu_op2[0]~5503 cpu:cpu_1|s_alu_op2[4]~5539 cpu:cpu_1|s_alu_op2[4]~5541 cpu:cpu_1|alu_op2[4]~4490 cpu:cpu_1|Add40~220 cpu:cpu_1|Add40~221 cpu:cpu_1|Add32~1124 cpu:cpu_1|Add32~1126 cpu:cpu_1|Add32~1128 cpu:cpu_1|Add32~1130 cpu:cpu_1|Add32~1132 cpu:cpu_1|Add32~1134 cpu:cpu_1|Add32~1139 cpu:cpu_1|Add32~1142 cpu:cpu_1|Add32~1144 cpu:cpu_1|Add32~1146 cpu:cpu_1|Add32~1147 cpu:cpu_1|v_alu_out~3381 cpu:cpu_1|v_alu_out~3382 cpu:cpu_1|v_alu_out~3383 cpu:cpu_1|\alu:v_alu_out[15]~625 led:led_1|s_led[7]~135 cpu:cpu_1|r[8][7] } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "6 " "Info: Average interconnect usage is 6% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "13 X25_Y0 X37_Y13 " "Info: Peak interconnect usage is 13% of the available device resources in the region that extends from location X25_Y0 to location X37_Y13" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 0}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:04 " "Info: Fitter routing operations ending: elapsed time is 00:00:04" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 0} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 0}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 0}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 0}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "5 " "Warning: Found 5 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "vga_red 0 " "Info: Pin \"vga_red\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "vga_green 0 " "Info: Pin \"vga_green\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "vga_blue 0 " "Info: Pin \"vga_blue\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "vga_hsync 0 " "Info: Pin \"vga_hsync\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "vga_vsync 0 " "Info: Pin \"vga_vsync\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 0}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 2 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "203 " "Info: Peak virtual memory: 203 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Thu Feb 27 08:46:49 2014 " "Info: Processing ended: Thu Feb 27 08:46:49 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:30 " "Info: Elapsed time: 00:00:30" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:26 " "Info: Total CPU time (on all processors): 00:00:26" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II " "Info: Running Quartus II Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Web Edition " "Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Thu Feb 27 08:46:53 2014 " "Info: Processing started: Thu Feb 27 08:46:53 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off sys -c sys " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off sys -c sys" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Info: Writing out detailed assembly data for power analysis" {  } {  } 0 0 "Writing out detailed assembly data for power analysis" 0 0 "" 0 0}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II " "Info: Quartus II Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "179 " "Info: Peak virtual memory: 179 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Thu Feb 27 08:46:58 2014 " "Info: Processing ended: Thu Feb 27 08:46:58 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Info: Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Info: Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Web Edition " "Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Thu Feb 27 08:47:00 2014 " "Info: Processing started: Thu Feb 27 08:47:00 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off sys -c sys --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off sys -c sys --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Warning" "WTAN_USE_ENABLE_CLOCK_LATENCY_FOR_PLL" "" "Warning: Clock latency analysis for PLL offsets is supported for the current device family, but is not enabled" {  } {  } 0 0 "Clock latency analysis for PLL offsets is supported for the current device family, but is not enabled" 0 0 "" 0 0}
{ "Info" "ITAN_SLACK_ANALYSIS" "" "Info: Found timing assignments -- calculating delays" {  } {  } 0 0 "Found timing assignments -- calculating delays" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_SLACK_RESULT" "pll:pll_1\|altpll:altpll_component\|_clk0 register vga:vga_1\|s_hsync_cnt\[22\] register vga:vga_1\|s_blue 8.111 ns " "Info: Slack time is 8.111 ns for clock \"pll:pll_1\|altpll:altpll_component\|_clk0\" between source register \"vga:vga_1\|s_hsync_cnt\[22\]\" and destination register \"vga:vga_1\|s_blue\"" { { "Info" "ITDB_SIMPLE_FMAX_RESULT" "84.11 MHz 11.889 ns " "Info: Fmax is 84.11 MHz (period= 11.889 ns)" {  } {  } 0 0 "Fmax is %1!s! (period= %2!s!)" 0 0 "" 0 0} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "19.734 ns + Largest register register " "Info: + Largest register to register requirement is 19.734 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "20.000 ns + " "Info: + Setup relationship between source and destination is 20.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 17.387 ns " "Info: + Latch edge is 17.387 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination pll:pll_1\|altpll:altpll_component\|_clk0 20.000 ns -2.613 ns  50 " "Info: Clock period of Destination clock \"pll:pll_1\|altpll:altpll_component\|_clk0\" is 20.000 ns with  offset of -2.613 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_EDGE_RESULT" "- Launch -2.613 ns " "Info: - Launch edge is -2.613 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source pll:pll_1\|altpll:altpll_component\|_clk0 20.000 ns -2.613 ns  50 " "Info: Clock period of Source clock \"pll:pll_1\|altpll:altpll_component\|_clk0\" is 20.000 ns with  offset of -2.613 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 0}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.002 ns + Largest " "Info: + Largest clock skew is -0.002 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "pll:pll_1\|altpll:altpll_component\|_clk0 destination 2.738 ns + Shortest register " "Info: + Shortest clock path from clock \"pll:pll_1\|altpll:altpll_component\|_clk0\" to destination register is 2.738 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns pll:pll_1\|altpll:altpll_component\|_clk0 1 CLK PLL_2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_2; Fanout = 1; CLK Node = 'pll:pll_1\|altpll:altpll_component\|_clk0'" {  } { { "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { pll:pll_1|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/applications/altera/81/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.003 ns) + CELL(0.000 ns) 1.003 ns pll:pll_1\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G7 69 " "Info: 2: + IC(1.003 ns) + CELL(0.000 ns) = 1.003 ns; Loc. = CLKCTRL_G7; Fanout = 69; COMB Node = 'pll:pll_1\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.003 ns" { pll:pll_1|altpll:altpll_component|_clk0 pll:pll_1|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/applications/altera/81/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.069 ns) + CELL(0.666 ns) 2.738 ns vga:vga_1\|s_blue 3 REG LCFF_X31_Y21_N19 1 " "Info: 3: + IC(1.069 ns) + CELL(0.666 ns) = 2.738 ns; Loc. = LCFF_X31_Y21_N19; Fanout = 1; REG Node = 'vga:vga_1\|s_blue'" {  } { { "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.735 ns" { pll:pll_1|altpll:altpll_component|_clk0~clkctrl vga:vga_1|s_blue } "NODE_NAME" } } { "../src/vga.vhd" "" { Text "D:/projects/cpu/fpga/src/vga.vhd" 104 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.666 ns ( 24.32 % ) " "Info: Total cell delay = 0.666 ns ( 24.32 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.072 ns ( 75.68 % ) " "Info: Total interconnect delay = 2.072 ns ( 75.68 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.738 ns" { pll:pll_1|altpll:altpll_component|_clk0 pll:pll_1|altpll:altpll_component|_clk0~clkctrl vga:vga_1|s_blue } "NODE_NAME" } } { "c:/applications/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/applications/altera/81/quartus/bin/Technology_Viewer.qrui" "2.738 ns" { pll:pll_1|altpll:altpll_component|_clk0 {} pll:pll_1|altpll:altpll_component|_clk0~clkctrl {} vga:vga_1|s_blue {} } { 0.000ns 1.003ns 1.069ns } { 0.000ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "pll:pll_1\|altpll:altpll_component\|_clk0 source 2.740 ns - Longest register " "Info: - Longest clock path from clock \"pll:pll_1\|altpll:altpll_component\|_clk0\" to source register is 2.740 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns pll:pll_1\|altpll:altpll_component\|_clk0 1 CLK PLL_2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_2; Fanout = 1; CLK Node = 'pll:pll_1\|altpll:altpll_component\|_clk0'" {  } { { "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { pll:pll_1|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/applications/altera/81/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.003 ns) + CELL(0.000 ns) 1.003 ns pll:pll_1\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G7 69 " "Info: 2: + IC(1.003 ns) + CELL(0.000 ns) = 1.003 ns; Loc. = CLKCTRL_G7; Fanout = 69; COMB Node = 'pll:pll_1\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.003 ns" { pll:pll_1|altpll:altpll_component|_clk0 pll:pll_1|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/applications/altera/81/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.071 ns) + CELL(0.666 ns) 2.740 ns vga:vga_1\|s_hsync_cnt\[22\] 3 REG LCFF_X34_Y21_N13 3 " "Info: 3: + IC(1.071 ns) + CELL(0.666 ns) = 2.740 ns; Loc. = LCFF_X34_Y21_N13; Fanout = 3; REG Node = 'vga:vga_1\|s_hsync_cnt\[22\]'" {  } { { "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.737 ns" { pll:pll_1|altpll:altpll_component|_clk0~clkctrl vga:vga_1|s_hsync_cnt[22] } "NODE_NAME" } } { "../src/vga.vhd" "" { Text "D:/projects/cpu/fpga/src/vga.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.666 ns ( 24.31 % ) " "Info: Total cell delay = 0.666 ns ( 24.31 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.074 ns ( 75.69 % ) " "Info: Total interconnect delay = 2.074 ns ( 75.69 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.740 ns" { pll:pll_1|altpll:altpll_component|_clk0 pll:pll_1|altpll:altpll_component|_clk0~clkctrl vga:vga_1|s_hsync_cnt[22] } "NODE_NAME" } } { "c:/applications/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/applications/altera/81/quartus/bin/Technology_Viewer.qrui" "2.740 ns" { pll:pll_1|altpll:altpll_component|_clk0 {} pll:pll_1|altpll:altpll_component|_clk0~clkctrl {} vga:vga_1|s_hsync_cnt[22] {} } { 0.000ns 1.003ns 1.071ns } { 0.000ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.738 ns" { pll:pll_1|altpll:altpll_component|_clk0 pll:pll_1|altpll:altpll_component|_clk0~clkctrl vga:vga_1|s_blue } "NODE_NAME" } } { "c:/applications/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/applications/altera/81/quartus/bin/Technology_Viewer.qrui" "2.738 ns" { pll:pll_1|altpll:altpll_component|_clk0 {} pll:pll_1|altpll:altpll_component|_clk0~clkctrl {} vga:vga_1|s_blue {} } { 0.000ns 1.003ns 1.069ns } { 0.000ns 0.000ns 0.666ns } "" } } { "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.740 ns" { pll:pll_1|altpll:altpll_component|_clk0 pll:pll_1|altpll:altpll_component|_clk0~clkctrl vga:vga_1|s_hsync_cnt[22] } "NODE_NAME" } } { "c:/applications/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/applications/altera/81/quartus/bin/Technology_Viewer.qrui" "2.740 ns" { pll:pll_1|altpll:altpll_component|_clk0 {} pll:pll_1|altpll:altpll_component|_clk0~clkctrl {} vga:vga_1|s_hsync_cnt[22] {} } { 0.000ns 1.003ns 1.071ns } { 0.000ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns - " "Info: - Micro clock to output delay of source is 0.304 ns" {  } { { "../src/vga.vhd" "" { Text "D:/projects/cpu/fpga/src/vga.vhd" 36 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns - " "Info: - Micro setup delay of destination is -0.040 ns" {  } { { "../src/vga.vhd" "" { Text "D:/projects/cpu/fpga/src/vga.vhd" 104 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.738 ns" { pll:pll_1|altpll:altpll_component|_clk0 pll:pll_1|altpll:altpll_component|_clk0~clkctrl vga:vga_1|s_blue } "NODE_NAME" } } { "c:/applications/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/applications/altera/81/quartus/bin/Technology_Viewer.qrui" "2.738 ns" { pll:pll_1|altpll:altpll_component|_clk0 {} pll:pll_1|altpll:altpll_component|_clk0~clkctrl {} vga:vga_1|s_blue {} } { 0.000ns 1.003ns 1.069ns } { 0.000ns 0.000ns 0.666ns } "" } } { "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.740 ns" { pll:pll_1|altpll:altpll_component|_clk0 pll:pll_1|altpll:altpll_component|_clk0~clkctrl vga:vga_1|s_hsync_cnt[22] } "NODE_NAME" } } { "c:/applications/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/applications/altera/81/quartus/bin/Technology_Viewer.qrui" "2.740 ns" { pll:pll_1|altpll:altpll_component|_clk0 {} pll:pll_1|altpll:altpll_component|_clk0~clkctrl {} vga:vga_1|s_hsync_cnt[22] {} } { 0.000ns 1.003ns 1.071ns } { 0.000ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "11.623 ns - Longest register register " "Info: - Longest register to register delay is 11.623 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns vga:vga_1\|s_hsync_cnt\[22\] 1 REG LCFF_X34_Y21_N13 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X34_Y21_N13; Fanout = 3; REG Node = 'vga:vga_1\|s_hsync_cnt\[22\]'" {  } { { "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { vga:vga_1|s_hsync_cnt[22] } "NODE_NAME" } } { "../src/vga.vhd" "" { Text "D:/projects/cpu/fpga/src/vga.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.073 ns) + CELL(0.529 ns) 1.602 ns vga:vga_1\|Equal0~206 2 COMB LCCOMB_X35_Y21_N10 1 " "Info: 2: + IC(1.073 ns) + CELL(0.529 ns) = 1.602 ns; Loc. = LCCOMB_X35_Y21_N10; Fanout = 1; COMB Node = 'vga:vga_1\|Equal0~206'" {  } { { "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.602 ns" { vga:vga_1|s_hsync_cnt[22] vga:vga_1|Equal0~206 } "NODE_NAME" } } { "../src/vga.vhd" "" { Text "D:/projects/cpu/fpga/src/vga.vhd" 49 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.052 ns) + CELL(0.614 ns) 3.268 ns vga:vga_1\|Equal0~209 3 COMB LCCOMB_X33_Y21_N6 9 " "Info: 3: + IC(1.052 ns) + CELL(0.614 ns) = 3.268 ns; Loc. = LCCOMB_X33_Y21_N6; Fanout = 9; COMB Node = 'vga:vga_1\|Equal0~209'" {  } { { "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.666 ns" { vga:vga_1|Equal0~206 vga:vga_1|Equal0~209 } "NODE_NAME" } } { "../src/vga.vhd" "" { Text "D:/projects/cpu/fpga/src/vga.vhd" 49 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.157 ns) + CELL(0.616 ns) 5.041 ns vga:vga_1\|LessThan3~527 4 COMB LCCOMB_X33_Y23_N30 2 " "Info: 4: + IC(1.157 ns) + CELL(0.616 ns) = 5.041 ns; Loc. = LCCOMB_X33_Y23_N30; Fanout = 2; COMB Node = 'vga:vga_1\|LessThan3~527'" {  } { { "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.773 ns" { vga:vga_1|Equal0~209 vga:vga_1|LessThan3~527 } "NODE_NAME" } } { "../src/vga.vhd" "" { Text "D:/projects/cpu/fpga/src/vga.vhd" 119 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.138 ns) + CELL(0.651 ns) 6.830 ns vga:vga_1\|LessThan3~528 5 COMB LCCOMB_X32_Y21_N30 3 " "Info: 5: + IC(1.138 ns) + CELL(0.651 ns) = 6.830 ns; Loc. = LCCOMB_X32_Y21_N30; Fanout = 3; COMB Node = 'vga:vga_1\|LessThan3~528'" {  } { { "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.789 ns" { vga:vga_1|LessThan3~527 vga:vga_1|LessThan3~528 } "NODE_NAME" } } { "../src/vga.vhd" "" { Text "D:/projects/cpu/fpga/src/vga.vhd" 119 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.103 ns) + CELL(0.647 ns) 8.580 ns vga:vga_1\|s_green~667 6 COMB LCCOMB_X31_Y21_N2 1 " "Info: 6: + IC(1.103 ns) + CELL(0.647 ns) = 8.580 ns; Loc. = LCCOMB_X31_Y21_N2; Fanout = 1; COMB Node = 'vga:vga_1\|s_green~667'" {  } { { "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.750 ns" { vga:vga_1|LessThan3~528 vga:vga_1|s_green~667 } "NODE_NAME" } } { "../src/vga.vhd" "" { Text "D:/projects/cpu/fpga/src/vga.vhd" 104 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.358 ns) + CELL(0.616 ns) 9.554 ns vga:vga_1\|s_green~675 7 COMB LCCOMB_X31_Y21_N6 2 " "Info: 7: + IC(0.358 ns) + CELL(0.616 ns) = 9.554 ns; Loc. = LCCOMB_X31_Y21_N6; Fanout = 2; COMB Node = 'vga:vga_1\|s_green~675'" {  } { { "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.974 ns" { vga:vga_1|s_green~667 vga:vga_1|s_green~675 } "NODE_NAME" } } { "../src/vga.vhd" "" { Text "D:/projects/cpu/fpga/src/vga.vhd" 104 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.395 ns) + CELL(0.606 ns) 10.555 ns vga:vga_1\|s_blue~274 8 COMB LCCOMB_X31_Y21_N30 1 " "Info: 8: + IC(0.395 ns) + CELL(0.606 ns) = 10.555 ns; Loc. = LCCOMB_X31_Y21_N30; Fanout = 1; COMB Node = 'vga:vga_1\|s_blue~274'" {  } { { "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.001 ns" { vga:vga_1|s_green~675 vga:vga_1|s_blue~274 } "NODE_NAME" } } { "../src/vga.vhd" "" { Text "D:/projects/cpu/fpga/src/vga.vhd" 104 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.371 ns) + CELL(0.589 ns) 11.515 ns vga:vga_1\|s_blue~275 9 COMB LCCOMB_X31_Y21_N18 1 " "Info: 9: + IC(0.371 ns) + CELL(0.589 ns) = 11.515 ns; Loc. = LCCOMB_X31_Y21_N18; Fanout = 1; COMB Node = 'vga:vga_1\|s_blue~275'" {  } { { "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.960 ns" { vga:vga_1|s_blue~274 vga:vga_1|s_blue~275 } "NODE_NAME" } } { "../src/vga.vhd" "" { Text "D:/projects/cpu/fpga/src/vga.vhd" 104 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 11.623 ns vga:vga_1\|s_blue 10 REG LCFF_X31_Y21_N19 1 " "Info: 10: + IC(0.000 ns) + CELL(0.108 ns) = 11.623 ns; Loc. = LCFF_X31_Y21_N19; Fanout = 1; REG Node = 'vga:vga_1\|s_blue'" {  } { { "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { vga:vga_1|s_blue~275 vga:vga_1|s_blue } "NODE_NAME" } } { "../src/vga.vhd" "" { Text "D:/projects/cpu/fpga/src/vga.vhd" 104 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.976 ns ( 42.81 % ) " "Info: Total cell delay = 4.976 ns ( 42.81 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.647 ns ( 57.19 % ) " "Info: Total interconnect delay = 6.647 ns ( 57.19 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "11.623 ns" { vga:vga_1|s_hsync_cnt[22] vga:vga_1|Equal0~206 vga:vga_1|Equal0~209 vga:vga_1|LessThan3~527 vga:vga_1|LessThan3~528 vga:vga_1|s_green~667 vga:vga_1|s_green~675 vga:vga_1|s_blue~274 vga:vga_1|s_blue~275 vga:vga_1|s_blue } "NODE_NAME" } } { "c:/applications/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/applications/altera/81/quartus/bin/Technology_Viewer.qrui" "11.623 ns" { vga:vga_1|s_hsync_cnt[22] {} vga:vga_1|Equal0~206 {} vga:vga_1|Equal0~209 {} vga:vga_1|LessThan3~527 {} vga:vga_1|LessThan3~528 {} vga:vga_1|s_green~667 {} vga:vga_1|s_green~675 {} vga:vga_1|s_blue~274 {} vga:vga_1|s_blue~275 {} vga:vga_1|s_blue {} } { 0.000ns 1.073ns 1.052ns 1.157ns 1.138ns 1.103ns 0.358ns 0.395ns 0.371ns 0.000ns } { 0.000ns 0.529ns 0.614ns 0.616ns 0.651ns 0.647ns 0.616ns 0.606ns 0.589ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.738 ns" { pll:pll_1|altpll:altpll_component|_clk0 pll:pll_1|altpll:altpll_component|_clk0~clkctrl vga:vga_1|s_blue } "NODE_NAME" } } { "c:/applications/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/applications/altera/81/quartus/bin/Technology_Viewer.qrui" "2.738 ns" { pll:pll_1|altpll:altpll_component|_clk0 {} pll:pll_1|altpll:altpll_component|_clk0~clkctrl {} vga:vga_1|s_blue {} } { 0.000ns 1.003ns 1.069ns } { 0.000ns 0.000ns 0.666ns } "" } } { "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.740 ns" { pll:pll_1|altpll:altpll_component|_clk0 pll:pll_1|altpll:altpll_component|_clk0~clkctrl vga:vga_1|s_hsync_cnt[22] } "NODE_NAME" } } { "c:/applications/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/applications/altera/81/quartus/bin/Technology_Viewer.qrui" "2.740 ns" { pll:pll_1|altpll:altpll_component|_clk0 {} pll:pll_1|altpll:altpll_component|_clk0~clkctrl {} vga:vga_1|s_hsync_cnt[22] {} } { 0.000ns 1.003ns 1.071ns } { 0.000ns 0.000ns 0.666ns } "" } } { "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "11.623 ns" { vga:vga_1|s_hsync_cnt[22] vga:vga_1|Equal0~206 vga:vga_1|Equal0~209 vga:vga_1|LessThan3~527 vga:vga_1|LessThan3~528 vga:vga_1|s_green~667 vga:vga_1|s_green~675 vga:vga_1|s_blue~274 vga:vga_1|s_blue~275 vga:vga_1|s_blue } "NODE_NAME" } } { "c:/applications/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/applications/altera/81/quartus/bin/Technology_Viewer.qrui" "11.623 ns" { vga:vga_1|s_hsync_cnt[22] {} vga:vga_1|Equal0~206 {} vga:vga_1|Equal0~209 {} vga:vga_1|LessThan3~527 {} vga:vga_1|LessThan3~528 {} vga:vga_1|s_green~667 {} vga:vga_1|s_green~675 {} vga:vga_1|s_blue~274 {} vga:vga_1|s_blue~275 {} vga:vga_1|s_blue {} } { 0.000ns 1.073ns 1.052ns 1.157ns 1.138ns 1.103ns 0.358ns 0.395ns 0.371ns 0.000ns } { 0.000ns 0.529ns 0.614ns 0.616ns 0.651ns 0.647ns 0.616ns 0.606ns 0.589ns 0.108ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_SLACK_RESULT" "pll:pll_1\|altpll:altpll_component\|_clk1 memory ram:ram_1\|rom_4096x16:ram_l\|altsyncram:altsyncram_component\|altsyncram_e581:auto_generated\|ram_block1a13~porta_address_reg11 register cpu:cpu_1\|r\[8\]\[7\] 7.745 ns " "Info: Slack time is 7.745 ns for clock \"pll:pll_1\|altpll:altpll_component\|_clk1\" between source memory \"ram:ram_1\|rom_4096x16:ram_l\|altsyncram:altsyncram_component\|altsyncram_e581:auto_generated\|ram_block1a13~porta_address_reg11\" and destination register \"cpu:cpu_1\|r\[8\]\[7\]\"" { { "Info" "ITDB_SIMPLE_FMAX_RESULT" "31.0 MHz 32.255 ns " "Info: Fmax is 31.0 MHz (period= 32.255 ns)" {  } {  } 0 0 "Fmax is %1!s! (period= %2!s!)" 0 0 "" 0 0} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "39.673 ns + Largest memory register " "Info: + Largest memory to register requirement is 39.673 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "40.000 ns + " "Info: + Setup relationship between source and destination is 40.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 37.387 ns " "Info: + Latch edge is 37.387 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination pll:pll_1\|altpll:altpll_component\|_clk1 40.000 ns -2.613 ns  50 " "Info: Clock period of Destination clock \"pll:pll_1\|altpll:altpll_component\|_clk1\" is 40.000 ns with  offset of -2.613 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_EDGE_RESULT" "- Launch -2.613 ns " "Info: - Launch edge is -2.613 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source pll:pll_1\|altpll:altpll_component\|_clk1 40.000 ns -2.613 ns  50 " "Info: Clock period of Source clock \"pll:pll_1\|altpll:altpll_component\|_clk1\" is 40.000 ns with  offset of -2.613 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 0}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.107 ns + Largest " "Info: + Largest clock skew is -0.107 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "pll:pll_1\|altpll:altpll_component\|_clk1 destination 2.726 ns + Shortest register " "Info: + Shortest clock path from clock \"pll:pll_1\|altpll:altpll_component\|_clk1\" to destination register is 2.726 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns pll:pll_1\|altpll:altpll_component\|_clk1 1 CLK PLL_2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_2; Fanout = 1; CLK Node = 'pll:pll_1\|altpll:altpll_component\|_clk1'" {  } { { "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { pll:pll_1|altpll:altpll_component|_clk1 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/applications/altera/81/quartus/libraries/megafunctions/altpll.tdf" 902 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.003 ns) + CELL(0.000 ns) 1.003 ns pll:pll_1\|altpll:altpll_component\|_clk1~clkctrl 2 COMB CLKCTRL_G6 524 " "Info: 2: + IC(1.003 ns) + CELL(0.000 ns) = 1.003 ns; Loc. = CLKCTRL_G6; Fanout = 524; COMB Node = 'pll:pll_1\|altpll:altpll_component\|_clk1~clkctrl'" {  } { { "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.003 ns" { pll:pll_1|altpll:altpll_component|_clk1 pll:pll_1|altpll:altpll_component|_clk1~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/applications/altera/81/quartus/libraries/megafunctions/altpll.tdf" 902 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.057 ns) + CELL(0.666 ns) 2.726 ns cpu:cpu_1\|r\[8\]\[7\] 3 REG LCFF_X24_Y18_N31 6 " "Info: 3: + IC(1.057 ns) + CELL(0.666 ns) = 2.726 ns; Loc. = LCFF_X24_Y18_N31; Fanout = 6; REG Node = 'cpu:cpu_1\|r\[8\]\[7\]'" {  } { { "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.723 ns" { pll:pll_1|altpll:altpll_component|_clk1~clkctrl cpu:cpu_1|r[8][7] } "NODE_NAME" } } { "../src/cpu.vhd" "" { Text "D:/projects/cpu/fpga/src/cpu.vhd" 434 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.666 ns ( 24.43 % ) " "Info: Total cell delay = 0.666 ns ( 24.43 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.060 ns ( 75.57 % ) " "Info: Total interconnect delay = 2.060 ns ( 75.57 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.726 ns" { pll:pll_1|altpll:altpll_component|_clk1 pll:pll_1|altpll:altpll_component|_clk1~clkctrl cpu:cpu_1|r[8][7] } "NODE_NAME" } } { "c:/applications/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/applications/altera/81/quartus/bin/Technology_Viewer.qrui" "2.726 ns" { pll:pll_1|altpll:altpll_component|_clk1 {} pll:pll_1|altpll:altpll_component|_clk1~clkctrl {} cpu:cpu_1|r[8][7] {} } { 0.000ns 1.003ns 1.057ns } { 0.000ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "pll:pll_1\|altpll:altpll_component\|_clk1 source 2.833 ns - Longest memory " "Info: - Longest clock path from clock \"pll:pll_1\|altpll:altpll_component\|_clk1\" to source memory is 2.833 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns pll:pll_1\|altpll:altpll_component\|_clk1 1 CLK PLL_2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_2; Fanout = 1; CLK Node = 'pll:pll_1\|altpll:altpll_component\|_clk1'" {  } { { "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { pll:pll_1|altpll:altpll_component|_clk1 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/applications/altera/81/quartus/libraries/megafunctions/altpll.tdf" 902 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.003 ns) + CELL(0.000 ns) 1.003 ns pll:pll_1\|altpll:altpll_component\|_clk1~clkctrl 2 COMB CLKCTRL_G6 524 " "Info: 2: + IC(1.003 ns) + CELL(0.000 ns) = 1.003 ns; Loc. = CLKCTRL_G6; Fanout = 524; COMB Node = 'pll:pll_1\|altpll:altpll_component\|_clk1~clkctrl'" {  } { { "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.003 ns" { pll:pll_1|altpll:altpll_component|_clk1 pll:pll_1|altpll:altpll_component|_clk1~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/applications/altera/81/quartus/libraries/megafunctions/altpll.tdf" 902 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.995 ns) + CELL(0.835 ns) 2.833 ns ram:ram_1\|rom_4096x16:ram_l\|altsyncram:altsyncram_component\|altsyncram_e581:auto_generated\|ram_block1a13~porta_address_reg11 3 MEM M4K_X41_Y10 1 " "Info: 3: + IC(0.995 ns) + CELL(0.835 ns) = 2.833 ns; Loc. = M4K_X41_Y10; Fanout = 1; MEM Node = 'ram:ram_1\|rom_4096x16:ram_l\|altsyncram:altsyncram_component\|altsyncram_e581:auto_generated\|ram_block1a13~porta_address_reg11'" {  } { { "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.830 ns" { pll:pll_1|altpll:altpll_component|_clk1~clkctrl ram:ram_1|rom_4096x16:ram_l|altsyncram:altsyncram_component|altsyncram_e581:auto_generated|ram_block1a13~porta_address_reg11 } "NODE_NAME" } } { "db/altsyncram_e581.tdf" "" { Text "D:/projects/cpu/fpga/quartus/db/altsyncram_e581.tdf" 294 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.835 ns ( 29.47 % ) " "Info: Total cell delay = 0.835 ns ( 29.47 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.998 ns ( 70.53 % ) " "Info: Total interconnect delay = 1.998 ns ( 70.53 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.833 ns" { pll:pll_1|altpll:altpll_component|_clk1 pll:pll_1|altpll:altpll_component|_clk1~clkctrl ram:ram_1|rom_4096x16:ram_l|altsyncram:altsyncram_component|altsyncram_e581:auto_generated|ram_block1a13~porta_address_reg11 } "NODE_NAME" } } { "c:/applications/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/applications/altera/81/quartus/bin/Technology_Viewer.qrui" "2.833 ns" { pll:pll_1|altpll:altpll_component|_clk1 {} pll:pll_1|altpll:altpll_component|_clk1~clkctrl {} ram:ram_1|rom_4096x16:ram_l|altsyncram:altsyncram_component|altsyncram_e581:auto_generated|ram_block1a13~porta_address_reg11 {} } { 0.000ns 1.003ns 0.995ns } { 0.000ns 0.000ns 0.835ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.726 ns" { pll:pll_1|altpll:altpll_component|_clk1 pll:pll_1|altpll:altpll_component|_clk1~clkctrl cpu:cpu_1|r[8][7] } "NODE_NAME" } } { "c:/applications/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/applications/altera/81/quartus/bin/Technology_Viewer.qrui" "2.726 ns" { pll:pll_1|altpll:altpll_component|_clk1 {} pll:pll_1|altpll:altpll_component|_clk1~clkctrl {} cpu:cpu_1|r[8][7] {} } { 0.000ns 1.003ns 1.057ns } { 0.000ns 0.000ns 0.666ns } "" } } { "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.833 ns" { pll:pll_1|altpll:altpll_component|_clk1 pll:pll_1|altpll:altpll_component|_clk1~clkctrl ram:ram_1|rom_4096x16:ram_l|altsyncram:altsyncram_component|altsyncram_e581:auto_generated|ram_block1a13~porta_address_reg11 } "NODE_NAME" } } { "c:/applications/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/applications/altera/81/quartus/bin/Technology_Viewer.qrui" "2.833 ns" { pll:pll_1|altpll:altpll_component|_clk1 {} pll:pll_1|altpll:altpll_component|_clk1~clkctrl {} ram:ram_1|rom_4096x16:ram_l|altsyncram:altsyncram_component|altsyncram_e581:auto_generated|ram_block1a13~porta_address_reg11 {} } { 0.000ns 1.003ns 0.995ns } { 0.000ns 0.000ns 0.835ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.260 ns - " "Info: - Micro clock to output delay of source is 0.260 ns" {  } { { "db/altsyncram_e581.tdf" "" { Text "D:/projects/cpu/fpga/quartus/db/altsyncram_e581.tdf" 294 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns - " "Info: - Micro setup delay of destination is -0.040 ns" {  } { { "../src/cpu.vhd" "" { Text "D:/projects/cpu/fpga/src/cpu.vhd" 434 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.726 ns" { pll:pll_1|altpll:altpll_component|_clk1 pll:pll_1|altpll:altpll_component|_clk1~clkctrl cpu:cpu_1|r[8][7] } "NODE_NAME" } } { "c:/applications/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/applications/altera/81/quartus/bin/Technology_Viewer.qrui" "2.726 ns" { pll:pll_1|altpll:altpll_component|_clk1 {} pll:pll_1|altpll:altpll_component|_clk1~clkctrl {} cpu:cpu_1|r[8][7] {} } { 0.000ns 1.003ns 1.057ns } { 0.000ns 0.000ns 0.666ns } "" } } { "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.833 ns" { pll:pll_1|altpll:altpll_component|_clk1 pll:pll_1|altpll:altpll_component|_clk1~clkctrl ram:ram_1|rom_4096x16:ram_l|altsyncram:altsyncram_component|altsyncram_e581:auto_generated|ram_block1a13~porta_address_reg11 } "NODE_NAME" } } { "c:/applications/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/applications/altera/81/quartus/bin/Technology_Viewer.qrui" "2.833 ns" { pll:pll_1|altpll:altpll_component|_clk1 {} pll:pll_1|altpll:altpll_component|_clk1~clkctrl {} ram:ram_1|rom_4096x16:ram_l|altsyncram:altsyncram_component|altsyncram_e581:auto_generated|ram_block1a13~porta_address_reg11 {} } { 0.000ns 1.003ns 0.995ns } { 0.000ns 0.000ns 0.835ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "31.928 ns - Longest memory register " "Info: - Longest memory to register delay is 31.928 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ram:ram_1\|rom_4096x16:ram_l\|altsyncram:altsyncram_component\|altsyncram_e581:auto_generated\|ram_block1a13~porta_address_reg11 1 MEM M4K_X41_Y10 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X41_Y10; Fanout = 1; MEM Node = 'ram:ram_1\|rom_4096x16:ram_l\|altsyncram:altsyncram_component\|altsyncram_e581:auto_generated\|ram_block1a13~porta_address_reg11'" {  } { { "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { ram:ram_1|rom_4096x16:ram_l|altsyncram:altsyncram_component|altsyncram_e581:auto_generated|ram_block1a13~porta_address_reg11 } "NODE_NAME" } } { "db/altsyncram_e581.tdf" "" { Text "D:/projects/cpu/fpga/quartus/db/altsyncram_e581.tdf" 294 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(3.761 ns) 3.761 ns ram:ram_1\|rom_4096x16:ram_l\|altsyncram:altsyncram_component\|altsyncram_e581:auto_generated\|q_a\[13\] 2 MEM M4K_X41_Y10 1 " "Info: 2: + IC(0.000 ns) + CELL(3.761 ns) = 3.761 ns; Loc. = M4K_X41_Y10; Fanout = 1; MEM Node = 'ram:ram_1\|rom_4096x16:ram_l\|altsyncram:altsyncram_component\|altsyncram_e581:auto_generated\|q_a\[13\]'" {  } { { "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.761 ns" { ram:ram_1|rom_4096x16:ram_l|altsyncram:altsyncram_component|altsyncram_e581:auto_generated|ram_block1a13~porta_address_reg11 ram:ram_1|rom_4096x16:ram_l|altsyncram:altsyncram_component|altsyncram_e581:auto_generated|q_a[13] } "NODE_NAME" } } { "db/altsyncram_e581.tdf" "" { Text "D:/projects/cpu/fpga/quartus/db/altsyncram_e581.tdf" 31 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.911 ns) + CELL(0.650 ns) 7.322 ns cpu:cpu_1\|sr\[13\]~1117 3 COMB LCCOMB_X24_Y11_N26 11 " "Info: 3: + IC(2.911 ns) + CELL(0.650 ns) = 7.322 ns; Loc. = LCCOMB_X24_Y11_N26; Fanout = 11; COMB Node = 'cpu:cpu_1\|sr\[13\]~1117'" {  } { { "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.561 ns" { ram:ram_1|rom_4096x16:ram_l|altsyncram:altsyncram_component|altsyncram_e581:auto_generated|q_a[13] cpu:cpu_1|sr[13]~1117 } "NODE_NAME" } } { "../src/cpu.vhd" "" { Text "D:/projects/cpu/fpga/src/cpu.vhd" 103 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.377 ns) + CELL(0.206 ns) 7.905 ns cpu:cpu_1\|code\[13\]~104 4 COMB LCCOMB_X24_Y11_N24 91 " "Info: 4: + IC(0.377 ns) + CELL(0.206 ns) = 7.905 ns; Loc. = LCCOMB_X24_Y11_N24; Fanout = 91; COMB Node = 'cpu:cpu_1\|code\[13\]~104'" {  } { { "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.583 ns" { cpu:cpu_1|sr[13]~1117 cpu:cpu_1|code[13]~104 } "NODE_NAME" } } { "../src/cpu.vhd" "" { Text "D:/projects/cpu/fpga/src/cpu.vhd" 131 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.015 ns) + CELL(0.206 ns) 10.126 ns cpu:cpu_1\|\\alu:v_alu_out\[15\]~619 5 COMB LCCOMB_X27_Y12_N18 48 " "Info: 5: + IC(2.015 ns) + CELL(0.206 ns) = 10.126 ns; Loc. = LCCOMB_X27_Y12_N18; Fanout = 48; COMB Node = 'cpu:cpu_1\|\\alu:v_alu_out\[15\]~619'" {  } { { "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.221 ns" { cpu:cpu_1|code[13]~104 cpu:cpu_1|\alu:v_alu_out[15]~619 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.878 ns) + CELL(0.650 ns) 12.654 ns cpu:cpu_1\|s_alu_op1\[2\]~2608 6 COMB LCCOMB_X19_Y11_N2 1 " "Info: 6: + IC(1.878 ns) + CELL(0.650 ns) = 12.654 ns; Loc. = LCCOMB_X19_Y11_N2; Fanout = 1; COMB Node = 'cpu:cpu_1\|s_alu_op1\[2\]~2608'" {  } { { "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.528 ns" { cpu:cpu_1|\alu:v_alu_out[15]~619 cpu:cpu_1|s_alu_op1[2]~2608 } "NODE_NAME" } } { "../src/cpu.vhd" "" { Text "D:/projects/cpu/fpga/src/cpu.vhd" 159 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.860 ns) + CELL(0.624 ns) 15.138 ns cpu:cpu_1\|s_alu_op1\[2\]~2609 7 COMB LCCOMB_X22_Y15_N18 4 " "Info: 7: + IC(1.860 ns) + CELL(0.624 ns) = 15.138 ns; Loc. = LCCOMB_X22_Y15_N18; Fanout = 4; COMB Node = 'cpu:cpu_1\|s_alu_op1\[2\]~2609'" {  } { { "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.484 ns" { cpu:cpu_1|s_alu_op1[2]~2608 cpu:cpu_1|s_alu_op1[2]~2609 } "NODE_NAME" } } { "../src/cpu.vhd" "" { Text "D:/projects/cpu/fpga/src/cpu.vhd" 159 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.379 ns) + CELL(0.206 ns) 15.723 ns cpu:cpu_1\|alu_op1\[2\]~3944 8 COMB LCCOMB_X22_Y15_N12 9 " "Info: 8: + IC(0.379 ns) + CELL(0.206 ns) = 15.723 ns; Loc. = LCCOMB_X22_Y15_N12; Fanout = 9; COMB Node = 'cpu:cpu_1\|alu_op1\[2\]~3944'" {  } { { "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.585 ns" { cpu:cpu_1|s_alu_op1[2]~2609 cpu:cpu_1|alu_op1[2]~3944 } "NODE_NAME" } } { "../src/cpu.vhd" "" { Text "D:/projects/cpu/fpga/src/cpu.vhd" 157 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.855 ns) + CELL(0.596 ns) 19.174 ns cpu:cpu_1\|Add40~216 9 COMB LCCOMB_X29_Y11_N20 2 " "Info: 9: + IC(2.855 ns) + CELL(0.596 ns) = 19.174 ns; Loc. = LCCOMB_X29_Y11_N20; Fanout = 2; COMB Node = 'cpu:cpu_1\|Add40~216'" {  } { { "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.451 ns" { cpu:cpu_1|alu_op1[2]~3944 cpu:cpu_1|Add40~216 } "NODE_NAME" } } { "c:/applications/altera/81/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/applications/altera/81/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 19.260 ns cpu:cpu_1\|Add40~218 10 COMB LCCOMB_X29_Y11_N22 2 " "Info: 10: + IC(0.000 ns) + CELL(0.086 ns) = 19.260 ns; Loc. = LCCOMB_X29_Y11_N22; Fanout = 2; COMB Node = 'cpu:cpu_1\|Add40~218'" {  } { { "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { cpu:cpu_1|Add40~216 cpu:cpu_1|Add40~218 } "NODE_NAME" } } { "c:/applications/altera/81/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/applications/altera/81/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 19.346 ns cpu:cpu_1\|Add40~220 11 COMB LCCOMB_X29_Y11_N24 2 " "Info: 11: + IC(0.000 ns) + CELL(0.086 ns) = 19.346 ns; Loc. = LCCOMB_X29_Y11_N24; Fanout = 2; COMB Node = 'cpu:cpu_1\|Add40~220'" {  } { { "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { cpu:cpu_1|Add40~218 cpu:cpu_1|Add40~220 } "NODE_NAME" } } { "c:/applications/altera/81/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/applications/altera/81/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 19.432 ns cpu:cpu_1\|Add40~222 12 COMB LCCOMB_X29_Y11_N26 2 " "Info: 12: + IC(0.000 ns) + CELL(0.086 ns) = 19.432 ns; Loc. = LCCOMB_X29_Y11_N26; Fanout = 2; COMB Node = 'cpu:cpu_1\|Add40~222'" {  } { { "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { cpu:cpu_1|Add40~220 cpu:cpu_1|Add40~222 } "NODE_NAME" } } { "c:/applications/altera/81/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/applications/altera/81/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 19.518 ns cpu:cpu_1\|Add40~224 13 COMB LCCOMB_X29_Y11_N28 2 " "Info: 13: + IC(0.000 ns) + CELL(0.086 ns) = 19.518 ns; Loc. = LCCOMB_X29_Y11_N28; Fanout = 2; COMB Node = 'cpu:cpu_1\|Add40~224'" {  } { { "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { cpu:cpu_1|Add40~222 cpu:cpu_1|Add40~224 } "NODE_NAME" } } { "c:/applications/altera/81/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/applications/altera/81/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.175 ns) 19.693 ns cpu:cpu_1\|Add40~226 14 COMB LCCOMB_X29_Y11_N30 2 " "Info: 14: + IC(0.000 ns) + CELL(0.175 ns) = 19.693 ns; Loc. = LCCOMB_X29_Y11_N30; Fanout = 2; COMB Node = 'cpu:cpu_1\|Add40~226'" {  } { { "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.175 ns" { cpu:cpu_1|Add40~224 cpu:cpu_1|Add40~226 } "NODE_NAME" } } { "c:/applications/altera/81/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/applications/altera/81/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 19.779 ns cpu:cpu_1\|Add40~228 15 COMB LCCOMB_X29_Y10_N0 2 " "Info: 15: + IC(0.000 ns) + CELL(0.086 ns) = 19.779 ns; Loc. = LCCOMB_X29_Y10_N0; Fanout = 2; COMB Node = 'cpu:cpu_1\|Add40~228'" {  } { { "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { cpu:cpu_1|Add40~226 cpu:cpu_1|Add40~228 } "NODE_NAME" } } { "c:/applications/altera/81/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/applications/altera/81/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 19.865 ns cpu:cpu_1\|Add40~230 16 COMB LCCOMB_X29_Y10_N2 2 " "Info: 16: + IC(0.000 ns) + CELL(0.086 ns) = 19.865 ns; Loc. = LCCOMB_X29_Y10_N2; Fanout = 2; COMB Node = 'cpu:cpu_1\|Add40~230'" {  } { { "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { cpu:cpu_1|Add40~228 cpu:cpu_1|Add40~230 } "NODE_NAME" } } { "c:/applications/altera/81/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/applications/altera/81/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 19.951 ns cpu:cpu_1\|Add40~232 17 COMB LCCOMB_X29_Y10_N4 2 " "Info: 17: + IC(0.000 ns) + CELL(0.086 ns) = 19.951 ns; Loc. = LCCOMB_X29_Y10_N4; Fanout = 2; COMB Node = 'cpu:cpu_1\|Add40~232'" {  } { { "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { cpu:cpu_1|Add40~230 cpu:cpu_1|Add40~232 } "NODE_NAME" } } { "c:/applications/altera/81/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/applications/altera/81/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 20.037 ns cpu:cpu_1\|Add40~234 18 COMB LCCOMB_X29_Y10_N6 2 " "Info: 18: + IC(0.000 ns) + CELL(0.086 ns) = 20.037 ns; Loc. = LCCOMB_X29_Y10_N6; Fanout = 2; COMB Node = 'cpu:cpu_1\|Add40~234'" {  } { { "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { cpu:cpu_1|Add40~232 cpu:cpu_1|Add40~234 } "NODE_NAME" } } { "c:/applications/altera/81/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/applications/altera/81/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 20.123 ns cpu:cpu_1\|Add40~236 19 COMB LCCOMB_X29_Y10_N8 2 " "Info: 19: + IC(0.000 ns) + CELL(0.086 ns) = 20.123 ns; Loc. = LCCOMB_X29_Y10_N8; Fanout = 2; COMB Node = 'cpu:cpu_1\|Add40~236'" {  } { { "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { cpu:cpu_1|Add40~234 cpu:cpu_1|Add40~236 } "NODE_NAME" } } { "c:/applications/altera/81/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/applications/altera/81/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 20.629 ns cpu:cpu_1\|Add40~237 20 COMB LCCOMB_X29_Y10_N10 5 " "Info: 20: + IC(0.000 ns) + CELL(0.506 ns) = 20.629 ns; Loc. = LCCOMB_X29_Y10_N10; Fanout = 5; COMB Node = 'cpu:cpu_1\|Add40~237'" {  } { { "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { cpu:cpu_1|Add40~236 cpu:cpu_1|Add40~237 } "NODE_NAME" } } { "c:/applications/altera/81/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/applications/altera/81/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.023 ns) + CELL(0.596 ns) 22.248 ns cpu:cpu_1\|Add32~1144 21 COMB LCCOMB_X30_Y10_N10 2 " "Info: 21: + IC(1.023 ns) + CELL(0.596 ns) = 22.248 ns; Loc. = LCCOMB_X30_Y10_N10; Fanout = 2; COMB Node = 'cpu:cpu_1\|Add32~1144'" {  } { { "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.619 ns" { cpu:cpu_1|Add40~237 cpu:cpu_1|Add32~1144 } "NODE_NAME" } } { "c:/applications/altera/81/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/applications/altera/81/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 926 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 22.334 ns cpu:cpu_1\|Add32~1146 22 COMB LCCOMB_X30_Y10_N12 2 " "Info: 22: + IC(0.000 ns) + CELL(0.086 ns) = 22.334 ns; Loc. = LCCOMB_X30_Y10_N12; Fanout = 2; COMB Node = 'cpu:cpu_1\|Add32~1146'" {  } { { "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { cpu:cpu_1|Add32~1144 cpu:cpu_1|Add32~1146 } "NODE_NAME" } } { "c:/applications/altera/81/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/applications/altera/81/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 926 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 22.840 ns cpu:cpu_1\|Add32~1147 23 COMB LCCOMB_X30_Y10_N14 3 " "Info: 23: + IC(0.000 ns) + CELL(0.506 ns) = 22.840 ns; Loc. = LCCOMB_X30_Y10_N14; Fanout = 3; COMB Node = 'cpu:cpu_1\|Add32~1147'" {  } { { "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { cpu:cpu_1|Add32~1146 cpu:cpu_1|Add32~1147 } "NODE_NAME" } } { "c:/applications/altera/81/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/applications/altera/81/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 926 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.586 ns) + CELL(0.206 ns) 24.632 ns cpu:cpu_1\|v_alu_out~3381 24 COMB LCCOMB_X27_Y11_N0 1 " "Info: 24: + IC(1.586 ns) + CELL(0.206 ns) = 24.632 ns; Loc. = LCCOMB_X27_Y11_N0; Fanout = 1; COMB Node = 'cpu:cpu_1\|v_alu_out~3381'" {  } { { "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.792 ns" { cpu:cpu_1|Add32~1147 cpu:cpu_1|v_alu_out~3381 } "NODE_NAME" } } { "../src/cpu.vhd" "" { Text "D:/projects/cpu/fpga/src/cpu.vhd" 655 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.088 ns) + CELL(0.206 ns) 25.926 ns cpu:cpu_1\|v_alu_out~3382 25 COMB LCCOMB_X27_Y13_N0 2 " "Info: 25: + IC(1.088 ns) + CELL(0.206 ns) = 25.926 ns; Loc. = LCCOMB_X27_Y13_N0; Fanout = 2; COMB Node = 'cpu:cpu_1\|v_alu_out~3382'" {  } { { "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.294 ns" { cpu:cpu_1|v_alu_out~3381 cpu:cpu_1|v_alu_out~3382 } "NODE_NAME" } } { "../src/cpu.vhd" "" { Text "D:/projects/cpu/fpga/src/cpu.vhd" 655 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.390 ns) + CELL(0.206 ns) 26.522 ns cpu:cpu_1\|v_alu_out~3383 26 COMB LCCOMB_X27_Y13_N26 2 " "Info: 26: + IC(0.390 ns) + CELL(0.206 ns) = 26.522 ns; Loc. = LCCOMB_X27_Y13_N26; Fanout = 2; COMB Node = 'cpu:cpu_1\|v_alu_out~3383'" {  } { { "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.596 ns" { cpu:cpu_1|v_alu_out~3382 cpu:cpu_1|v_alu_out~3383 } "NODE_NAME" } } { "../src/cpu.vhd" "" { Text "D:/projects/cpu/fpga/src/cpu.vhd" 655 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.466 ns) + CELL(0.366 ns) 28.354 ns cpu:cpu_1\|\\alu:v_alu_out\[15\]~625 27 COMB LCCOMB_X30_Y11_N12 3 " "Info: 27: + IC(1.466 ns) + CELL(0.366 ns) = 28.354 ns; Loc. = LCCOMB_X30_Y11_N12; Fanout = 3; COMB Node = 'cpu:cpu_1\|\\alu:v_alu_out\[15\]~625'" {  } { { "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.832 ns" { cpu:cpu_1|v_alu_out~3383 cpu:cpu_1|\alu:v_alu_out[15]~625 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.376 ns) + CELL(0.206 ns) 28.936 ns led:led_1\|s_led\[7\]~135 28 COMB LCCOMB_X30_Y11_N8 15 " "Info: 28: + IC(0.376 ns) + CELL(0.206 ns) = 28.936 ns; Loc. = LCCOMB_X30_Y11_N8; Fanout = 15; COMB Node = 'led:led_1\|s_led\[7\]~135'" {  } { { "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.582 ns" { cpu:cpu_1|\alu:v_alu_out[15]~625 led:led_1|s_led[7]~135 } "NODE_NAME" } } { "../src/led.vhd" "" { Text "D:/projects/cpu/fpga/src/led.vhd" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.532 ns) + CELL(0.460 ns) 31.928 ns cpu:cpu_1\|r\[8\]\[7\] 29 REG LCFF_X24_Y18_N31 6 " "Info: 29: + IC(2.532 ns) + CELL(0.460 ns) = 31.928 ns; Loc. = LCFF_X24_Y18_N31; Fanout = 6; REG Node = 'cpu:cpu_1\|r\[8\]\[7\]'" {  } { { "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.992 ns" { led:led_1|s_led[7]~135 cpu:cpu_1|r[8][7] } "NODE_NAME" } } { "../src/cpu.vhd" "" { Text "D:/projects/cpu/fpga/src/cpu.vhd" 434 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "11.192 ns ( 35.05 % ) " "Info: Total cell delay = 11.192 ns ( 35.05 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "20.736 ns ( 64.95 % ) " "Info: Total interconnect delay = 20.736 ns ( 64.95 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "31.928 ns" { ram:ram_1|rom_4096x16:ram_l|altsyncram:altsyncram_component|altsyncram_e581:auto_generated|ram_block1a13~porta_address_reg11 ram:ram_1|rom_4096x16:ram_l|altsyncram:altsyncram_component|altsyncram_e581:auto_generated|q_a[13] cpu:cpu_1|sr[13]~1117 cpu:cpu_1|code[13]~104 cpu:cpu_1|\alu:v_alu_out[15]~619 cpu:cpu_1|s_alu_op1[2]~2608 cpu:cpu_1|s_alu_op1[2]~2609 cpu:cpu_1|alu_op1[2]~3944 cpu:cpu_1|Add40~216 cpu:cpu_1|Add40~218 cpu:cpu_1|Add40~220 cpu:cpu_1|Add40~222 cpu:cpu_1|Add40~224 cpu:cpu_1|Add40~226 cpu:cpu_1|Add40~228 cpu:cpu_1|Add40~230 cpu:cpu_1|Add40~232 cpu:cpu_1|Add40~234 cpu:cpu_1|Add40~236 cpu:cpu_1|Add40~237 cpu:cpu_1|Add32~1144 cpu:cpu_1|Add32~1146 cpu:cpu_1|Add32~1147 cpu:cpu_1|v_alu_out~3381 cpu:cpu_1|v_alu_out~3382 cpu:cpu_1|v_alu_out~3383 cpu:cpu_1|\alu:v_alu_out[15]~625 led:led_1|s_led[7]~135 cpu:cpu_1|r[8][7] } "NODE_NAME" } } { "c:/applications/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/applications/altera/81/quartus/bin/Technology_Viewer.qrui" "31.928 ns" { ram:ram_1|rom_4096x16:ram_l|altsyncram:altsyncram_component|altsyncram_e581:auto_generated|ram_block1a13~porta_address_reg11 {} ram:ram_1|rom_4096x16:ram_l|altsyncram:altsyncram_component|altsyncram_e581:auto_generated|q_a[13] {} cpu:cpu_1|sr[13]~1117 {} cpu:cpu_1|code[13]~104 {} cpu:cpu_1|\alu:v_alu_out[15]~619 {} cpu:cpu_1|s_alu_op1[2]~2608 {} cpu:cpu_1|s_alu_op1[2]~2609 {} cpu:cpu_1|alu_op1[2]~3944 {} cpu:cpu_1|Add40~216 {} cpu:cpu_1|Add40~218 {} cpu:cpu_1|Add40~220 {} cpu:cpu_1|Add40~222 {} cpu:cpu_1|Add40~224 {} cpu:cpu_1|Add40~226 {} cpu:cpu_1|Add40~228 {} cpu:cpu_1|Add40~230 {} cpu:cpu_1|Add40~232 {} cpu:cpu_1|Add40~234 {} cpu:cpu_1|Add40~236 {} cpu:cpu_1|Add40~237 {} cpu:cpu_1|Add32~1144 {} cpu:cpu_1|Add32~1146 {} cpu:cpu_1|Add32~1147 {} cpu:cpu_1|v_alu_out~3381 {} cpu:cpu_1|v_alu_out~3382 {} cpu:cpu_1|v_alu_out~3383 {} cpu:cpu_1|\alu:v_alu_out[15]~625 {} led:led_1|s_led[7]~135 {} cpu:cpu_1|r[8][7] {} } { 0.000ns 0.000ns 2.911ns 0.377ns 2.015ns 1.878ns 1.860ns 0.379ns 2.855ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.023ns 0.000ns 0.000ns 1.586ns 1.088ns 0.390ns 1.466ns 0.376ns 2.532ns } { 0.000ns 3.761ns 0.650ns 0.206ns 0.206ns 0.650ns 0.624ns 0.206ns 0.596ns 0.086ns 0.086ns 0.086ns 0.086ns 0.175ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.506ns 0.596ns 0.086ns 0.506ns 0.206ns 0.206ns 0.206ns 0.366ns 0.206ns 0.460ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.726 ns" { pll:pll_1|altpll:altpll_component|_clk1 pll:pll_1|altpll:altpll_component|_clk1~clkctrl cpu:cpu_1|r[8][7] } "NODE_NAME" } } { "c:/applications/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/applications/altera/81/quartus/bin/Technology_Viewer.qrui" "2.726 ns" { pll:pll_1|altpll:altpll_component|_clk1 {} pll:pll_1|altpll:altpll_component|_clk1~clkctrl {} cpu:cpu_1|r[8][7] {} } { 0.000ns 1.003ns 1.057ns } { 0.000ns 0.000ns 0.666ns } "" } } { "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.833 ns" { pll:pll_1|altpll:altpll_component|_clk1 pll:pll_1|altpll:altpll_component|_clk1~clkctrl ram:ram_1|rom_4096x16:ram_l|altsyncram:altsyncram_component|altsyncram_e581:auto_generated|ram_block1a13~porta_address_reg11 } "NODE_NAME" } } { "c:/applications/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/applications/altera/81/quartus/bin/Technology_Viewer.qrui" "2.833 ns" { pll:pll_1|altpll:altpll_component|_clk1 {} pll:pll_1|altpll:altpll_component|_clk1~clkctrl {} ram:ram_1|rom_4096x16:ram_l|altsyncram:altsyncram_component|altsyncram_e581:auto_generated|ram_block1a13~porta_address_reg11 {} } { 0.000ns 1.003ns 0.995ns } { 0.000ns 0.000ns 0.835ns } "" } } { "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "31.928 ns" { ram:ram_1|rom_4096x16:ram_l|altsyncram:altsyncram_component|altsyncram_e581:auto_generated|ram_block1a13~porta_address_reg11 ram:ram_1|rom_4096x16:ram_l|altsyncram:altsyncram_component|altsyncram_e581:auto_generated|q_a[13] cpu:cpu_1|sr[13]~1117 cpu:cpu_1|code[13]~104 cpu:cpu_1|\alu:v_alu_out[15]~619 cpu:cpu_1|s_alu_op1[2]~2608 cpu:cpu_1|s_alu_op1[2]~2609 cpu:cpu_1|alu_op1[2]~3944 cpu:cpu_1|Add40~216 cpu:cpu_1|Add40~218 cpu:cpu_1|Add40~220 cpu:cpu_1|Add40~222 cpu:cpu_1|Add40~224 cpu:cpu_1|Add40~226 cpu:cpu_1|Add40~228 cpu:cpu_1|Add40~230 cpu:cpu_1|Add40~232 cpu:cpu_1|Add40~234 cpu:cpu_1|Add40~236 cpu:cpu_1|Add40~237 cpu:cpu_1|Add32~1144 cpu:cpu_1|Add32~1146 cpu:cpu_1|Add32~1147 cpu:cpu_1|v_alu_out~3381 cpu:cpu_1|v_alu_out~3382 cpu:cpu_1|v_alu_out~3383 cpu:cpu_1|\alu:v_alu_out[15]~625 led:led_1|s_led[7]~135 cpu:cpu_1|r[8][7] } "NODE_NAME" } } { "c:/applications/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/applications/altera/81/quartus/bin/Technology_Viewer.qrui" "31.928 ns" { ram:ram_1|rom_4096x16:ram_l|altsyncram:altsyncram_component|altsyncram_e581:auto_generated|ram_block1a13~porta_address_reg11 {} ram:ram_1|rom_4096x16:ram_l|altsyncram:altsyncram_component|altsyncram_e581:auto_generated|q_a[13] {} cpu:cpu_1|sr[13]~1117 {} cpu:cpu_1|code[13]~104 {} cpu:cpu_1|\alu:v_alu_out[15]~619 {} cpu:cpu_1|s_alu_op1[2]~2608 {} cpu:cpu_1|s_alu_op1[2]~2609 {} cpu:cpu_1|alu_op1[2]~3944 {} cpu:cpu_1|Add40~216 {} cpu:cpu_1|Add40~218 {} cpu:cpu_1|Add40~220 {} cpu:cpu_1|Add40~222 {} cpu:cpu_1|Add40~224 {} cpu:cpu_1|Add40~226 {} cpu:cpu_1|Add40~228 {} cpu:cpu_1|Add40~230 {} cpu:cpu_1|Add40~232 {} cpu:cpu_1|Add40~234 {} cpu:cpu_1|Add40~236 {} cpu:cpu_1|Add40~237 {} cpu:cpu_1|Add32~1144 {} cpu:cpu_1|Add32~1146 {} cpu:cpu_1|Add32~1147 {} cpu:cpu_1|v_alu_out~3381 {} cpu:cpu_1|v_alu_out~3382 {} cpu:cpu_1|v_alu_out~3383 {} cpu:cpu_1|\alu:v_alu_out[15]~625 {} led:led_1|s_led[7]~135 {} cpu:cpu_1|r[8][7] {} } { 0.000ns 0.000ns 2.911ns 0.377ns 2.015ns 1.878ns 1.860ns 0.379ns 2.855ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.023ns 0.000ns 0.000ns 1.586ns 1.088ns 0.390ns 1.466ns 0.376ns 2.532ns } { 0.000ns 3.761ns 0.650ns 0.206ns 0.206ns 0.650ns 0.624ns 0.206ns 0.596ns 0.086ns 0.086ns 0.086ns 0.086ns 0.175ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.506ns 0.596ns 0.086ns 0.506ns 0.206ns 0.206ns 0.206ns 0.366ns 0.206ns 0.460ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_SLACK_RESULT" "clk register rst1 register rst2 30.249 ns " "Info: Slack time is 30.249 ns for clock \"clk\" between source register \"rst1\" and destination register \"rst2\"" { { "Info" "ITDB_SIMPLE_FMAX_RESULT_RESTRICTED" "340.02 MHz " "Info: Fmax is restricted to 340.02 MHz due to tcl and tch limits" {  } {  } 0 0 "Fmax is restricted to %1!s! due to tcl and tch limits" 0 0 "" 0 0} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "30.986 ns + Largest register register " "Info: + Largest register to register requirement is 30.986 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "31.250 ns + " "Info: + Setup relationship between source and destination is 31.250 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 31.250 ns " "Info: + Latch edge is 31.250 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination clk 31.250 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"clk\" is 31.250 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source clk 31.250 ns 0.000 ns  50 " "Info: Clock period of Source clock \"clk\" is 31.250 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 0}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Largest " "Info: + Largest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 3.074 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 3.074 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk 1 CLK PIN_L22 3 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_L22; Fanout = 3; CLK Node = 'clk'" {  } { { "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "../src/sys.vhd" "" { Text "D:/projects/cpu/fpga/src/sys.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.257 ns) + CELL(0.000 ns) 1.357 ns clk~clkctrl 2 COMB CLKCTRL_G4 2 " "Info: 2: + IC(0.257 ns) + CELL(0.000 ns) = 1.357 ns; Loc. = CLKCTRL_G4; Fanout = 2; COMB Node = 'clk~clkctrl'" {  } { { "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.257 ns" { clk clk~clkctrl } "NODE_NAME" } } { "../src/sys.vhd" "" { Text "D:/projects/cpu/fpga/src/sys.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.051 ns) + CELL(0.666 ns) 3.074 ns rst2 3 REG LCFF_X15_Y20_N17 0 " "Info: 3: + IC(1.051 ns) + CELL(0.666 ns) = 3.074 ns; Loc. = LCFF_X15_Y20_N17; Fanout = 0; REG Node = 'rst2'" {  } { { "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.717 ns" { clk~clkctrl rst2 } "NODE_NAME" } } { "../src/sys.vhd" "" { Text "D:/projects/cpu/fpga/src/sys.vhd" 94 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.766 ns ( 57.45 % ) " "Info: Total cell delay = 1.766 ns ( 57.45 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.308 ns ( 42.55 % ) " "Info: Total interconnect delay = 1.308 ns ( 42.55 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.074 ns" { clk clk~clkctrl rst2 } "NODE_NAME" } } { "c:/applications/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/applications/altera/81/quartus/bin/Technology_Viewer.qrui" "3.074 ns" { clk {} clk~combout {} clk~clkctrl {} rst2 {} } { 0.000ns 0.000ns 0.257ns 1.051ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 3.074 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 3.074 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk 1 CLK PIN_L22 3 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_L22; Fanout = 3; CLK Node = 'clk'" {  } { { "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "../src/sys.vhd" "" { Text "D:/projects/cpu/fpga/src/sys.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.257 ns) + CELL(0.000 ns) 1.357 ns clk~clkctrl 2 COMB CLKCTRL_G4 2 " "Info: 2: + IC(0.257 ns) + CELL(0.000 ns) = 1.357 ns; Loc. = CLKCTRL_G4; Fanout = 2; COMB Node = 'clk~clkctrl'" {  } { { "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.257 ns" { clk clk~clkctrl } "NODE_NAME" } } { "../src/sys.vhd" "" { Text "D:/projects/cpu/fpga/src/sys.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.051 ns) + CELL(0.666 ns) 3.074 ns rst1 3 REG LCFF_X15_Y20_N27 1 " "Info: 3: + IC(1.051 ns) + CELL(0.666 ns) = 3.074 ns; Loc. = LCFF_X15_Y20_N27; Fanout = 1; REG Node = 'rst1'" {  } { { "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.717 ns" { clk~clkctrl rst1 } "NODE_NAME" } } { "../src/sys.vhd" "" { Text "D:/projects/cpu/fpga/src/sys.vhd" 93 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.766 ns ( 57.45 % ) " "Info: Total cell delay = 1.766 ns ( 57.45 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.308 ns ( 42.55 % ) " "Info: Total interconnect delay = 1.308 ns ( 42.55 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.074 ns" { clk clk~clkctrl rst1 } "NODE_NAME" } } { "c:/applications/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/applications/altera/81/quartus/bin/Technology_Viewer.qrui" "3.074 ns" { clk {} clk~combout {} clk~clkctrl {} rst1 {} } { 0.000ns 0.000ns 0.257ns 1.051ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.074 ns" { clk clk~clkctrl rst2 } "NODE_NAME" } } { "c:/applications/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/applications/altera/81/quartus/bin/Technology_Viewer.qrui" "3.074 ns" { clk {} clk~combout {} clk~clkctrl {} rst2 {} } { 0.000ns 0.000ns 0.257ns 1.051ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } } { "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.074 ns" { clk clk~clkctrl rst1 } "NODE_NAME" } } { "c:/applications/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/applications/altera/81/quartus/bin/Technology_Viewer.qrui" "3.074 ns" { clk {} clk~combout {} clk~clkctrl {} rst1 {} } { 0.000ns 0.000ns 0.257ns 1.051ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns - " "Info: - Micro clock to output delay of source is 0.304 ns" {  } { { "../src/sys.vhd" "" { Text "D:/projects/cpu/fpga/src/sys.vhd" 93 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns - " "Info: - Micro setup delay of destination is -0.040 ns" {  } { { "../src/sys.vhd" "" { Text "D:/projects/cpu/fpga/src/sys.vhd" 94 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.074 ns" { clk clk~clkctrl rst2 } "NODE_NAME" } } { "c:/applications/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/applications/altera/81/quartus/bin/Technology_Viewer.qrui" "3.074 ns" { clk {} clk~combout {} clk~clkctrl {} rst2 {} } { 0.000ns 0.000ns 0.257ns 1.051ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } } { "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.074 ns" { clk clk~clkctrl rst1 } "NODE_NAME" } } { "c:/applications/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/applications/altera/81/quartus/bin/Technology_Viewer.qrui" "3.074 ns" { clk {} clk~combout {} clk~clkctrl {} rst1 {} } { 0.000ns 0.000ns 0.257ns 1.051ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.737 ns - Longest register register " "Info: - Longest register to register delay is 0.737 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns rst1 1 REG LCFF_X15_Y20_N27 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X15_Y20_N27; Fanout = 1; REG Node = 'rst1'" {  } { { "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { rst1 } "NODE_NAME" } } { "../src/sys.vhd" "" { Text "D:/projects/cpu/fpga/src/sys.vhd" 93 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.423 ns) + CELL(0.206 ns) 0.629 ns rst2~feeder 2 COMB LCCOMB_X15_Y20_N16 1 " "Info: 2: + IC(0.423 ns) + CELL(0.206 ns) = 0.629 ns; Loc. = LCCOMB_X15_Y20_N16; Fanout = 1; COMB Node = 'rst2~feeder'" {  } { { "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.629 ns" { rst1 rst2~feeder } "NODE_NAME" } } { "../src/sys.vhd" "" { Text "D:/projects/cpu/fpga/src/sys.vhd" 94 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 0.737 ns rst2 3 REG LCFF_X15_Y20_N17 0 " "Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 0.737 ns; Loc. = LCFF_X15_Y20_N17; Fanout = 0; REG Node = 'rst2'" {  } { { "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { rst2~feeder rst2 } "NODE_NAME" } } { "../src/sys.vhd" "" { Text "D:/projects/cpu/fpga/src/sys.vhd" 94 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.314 ns ( 42.61 % ) " "Info: Total cell delay = 0.314 ns ( 42.61 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.423 ns ( 57.39 % ) " "Info: Total interconnect delay = 0.423 ns ( 57.39 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.737 ns" { rst1 rst2~feeder rst2 } "NODE_NAME" } } { "c:/applications/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/applications/altera/81/quartus/bin/Technology_Viewer.qrui" "0.737 ns" { rst1 {} rst2~feeder {} rst2 {} } { 0.000ns 0.423ns 0.000ns } { 0.000ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.074 ns" { clk clk~clkctrl rst2 } "NODE_NAME" } } { "c:/applications/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/applications/altera/81/quartus/bin/Technology_Viewer.qrui" "3.074 ns" { clk {} clk~combout {} clk~clkctrl {} rst2 {} } { 0.000ns 0.000ns 0.257ns 1.051ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } } { "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.074 ns" { clk clk~clkctrl rst1 } "NODE_NAME" } } { "c:/applications/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/applications/altera/81/quartus/bin/Technology_Viewer.qrui" "3.074 ns" { clk {} clk~combout {} clk~clkctrl {} rst1 {} } { 0.000ns 0.000ns 0.257ns 1.051ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } } { "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.737 ns" { rst1 rst2~feeder rst2 } "NODE_NAME" } } { "c:/applications/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/applications/altera/81/quartus/bin/Technology_Viewer.qrui" "0.737 ns" { rst1 {} rst2~feeder {} rst2 {} } { 0.000ns 0.423ns 0.000ns } { 0.000ns 0.206ns 0.108ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "pll:pll_1\|altpll:altpll_component\|_clk0 register vga:vga_1\|s_hsync register vga:vga_1\|s_hsync 499 ps " "Info: Minimum slack time is 499 ps for clock \"pll:pll_1\|altpll:altpll_component\|_clk0\" between source register \"vga:vga_1\|s_hsync\" and destination register \"vga:vga_1\|s_hsync\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.501 ns + Shortest register register " "Info: + Shortest register to register delay is 0.501 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns vga:vga_1\|s_hsync 1 REG LCFF_X33_Y22_N25 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X33_Y22_N25; Fanout = 3; REG Node = 'vga:vga_1\|s_hsync'" {  } { { "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { vga:vga_1|s_hsync } "NODE_NAME" } } { "../src/vga.vhd" "" { Text "D:/projects/cpu/fpga/src/vga.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.393 ns) 0.393 ns vga:vga_1\|s_hsync~11 2 COMB LCCOMB_X33_Y22_N24 1 " "Info: 2: + IC(0.000 ns) + CELL(0.393 ns) = 0.393 ns; Loc. = LCCOMB_X33_Y22_N24; Fanout = 1; COMB Node = 'vga:vga_1\|s_hsync~11'" {  } { { "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.393 ns" { vga:vga_1|s_hsync vga:vga_1|s_hsync~11 } "NODE_NAME" } } { "../src/vga.vhd" "" { Text "D:/projects/cpu/fpga/src/vga.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 0.501 ns vga:vga_1\|s_hsync 3 REG LCFF_X33_Y22_N25 3 " "Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 0.501 ns; Loc. = LCFF_X33_Y22_N25; Fanout = 3; REG Node = 'vga:vga_1\|s_hsync'" {  } { { "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { vga:vga_1|s_hsync~11 vga:vga_1|s_hsync } "NODE_NAME" } } { "../src/vga.vhd" "" { Text "D:/projects/cpu/fpga/src/vga.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.501 ns ( 100.00 % ) " "Info: Total cell delay = 0.501 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.501 ns" { vga:vga_1|s_hsync vga:vga_1|s_hsync~11 vga:vga_1|s_hsync } "NODE_NAME" } } { "c:/applications/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/applications/altera/81/quartus/bin/Technology_Viewer.qrui" "0.501 ns" { vga:vga_1|s_hsync {} vga:vga_1|s_hsync~11 {} vga:vga_1|s_hsync {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.393ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "0.002 ns - Smallest register register " "Info: - Smallest register to register requirement is 0.002 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch -2.613 ns " "Info: + Latch edge is -2.613 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination pll:pll_1\|altpll:altpll_component\|_clk0 20.000 ns -2.613 ns  50 " "Info: Clock period of Destination clock \"pll:pll_1\|altpll:altpll_component\|_clk0\" is 20.000 ns with  offset of -2.613 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_EDGE_RESULT" "- Launch -2.613 ns " "Info: - Launch edge is -2.613 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source pll:pll_1\|altpll:altpll_component\|_clk0 20.000 ns -2.613 ns  50 " "Info: Clock period of Source clock \"pll:pll_1\|altpll:altpll_component\|_clk0\" is 20.000 ns with  offset of -2.613 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 0}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Smallest " "Info: + Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "pll:pll_1\|altpll:altpll_component\|_clk0 destination 2.745 ns + Longest register " "Info: + Longest clock path from clock \"pll:pll_1\|altpll:altpll_component\|_clk0\" to destination register is 2.745 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns pll:pll_1\|altpll:altpll_component\|_clk0 1 CLK PLL_2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_2; Fanout = 1; CLK Node = 'pll:pll_1\|altpll:altpll_component\|_clk0'" {  } { { "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { pll:pll_1|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/applications/altera/81/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.003 ns) + CELL(0.000 ns) 1.003 ns pll:pll_1\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G7 69 " "Info: 2: + IC(1.003 ns) + CELL(0.000 ns) = 1.003 ns; Loc. = CLKCTRL_G7; Fanout = 69; COMB Node = 'pll:pll_1\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.003 ns" { pll:pll_1|altpll:altpll_component|_clk0 pll:pll_1|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/applications/altera/81/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.076 ns) + CELL(0.666 ns) 2.745 ns vga:vga_1\|s_hsync 3 REG LCFF_X33_Y22_N25 3 " "Info: 3: + IC(1.076 ns) + CELL(0.666 ns) = 2.745 ns; Loc. = LCFF_X33_Y22_N25; Fanout = 3; REG Node = 'vga:vga_1\|s_hsync'" {  } { { "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.742 ns" { pll:pll_1|altpll:altpll_component|_clk0~clkctrl vga:vga_1|s_hsync } "NODE_NAME" } } { "../src/vga.vhd" "" { Text "D:/projects/cpu/fpga/src/vga.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.666 ns ( 24.26 % ) " "Info: Total cell delay = 0.666 ns ( 24.26 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.079 ns ( 75.74 % ) " "Info: Total interconnect delay = 2.079 ns ( 75.74 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.745 ns" { pll:pll_1|altpll:altpll_component|_clk0 pll:pll_1|altpll:altpll_component|_clk0~clkctrl vga:vga_1|s_hsync } "NODE_NAME" } } { "c:/applications/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/applications/altera/81/quartus/bin/Technology_Viewer.qrui" "2.745 ns" { pll:pll_1|altpll:altpll_component|_clk0 {} pll:pll_1|altpll:altpll_component|_clk0~clkctrl {} vga:vga_1|s_hsync {} } { 0.000ns 1.003ns 1.076ns } { 0.000ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "pll:pll_1\|altpll:altpll_component\|_clk0 source 2.745 ns - Shortest register " "Info: - Shortest clock path from clock \"pll:pll_1\|altpll:altpll_component\|_clk0\" to source register is 2.745 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns pll:pll_1\|altpll:altpll_component\|_clk0 1 CLK PLL_2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_2; Fanout = 1; CLK Node = 'pll:pll_1\|altpll:altpll_component\|_clk0'" {  } { { "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { pll:pll_1|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/applications/altera/81/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.003 ns) + CELL(0.000 ns) 1.003 ns pll:pll_1\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G7 69 " "Info: 2: + IC(1.003 ns) + CELL(0.000 ns) = 1.003 ns; Loc. = CLKCTRL_G7; Fanout = 69; COMB Node = 'pll:pll_1\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.003 ns" { pll:pll_1|altpll:altpll_component|_clk0 pll:pll_1|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/applications/altera/81/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.076 ns) + CELL(0.666 ns) 2.745 ns vga:vga_1\|s_hsync 3 REG LCFF_X33_Y22_N25 3 " "Info: 3: + IC(1.076 ns) + CELL(0.666 ns) = 2.745 ns; Loc. = LCFF_X33_Y22_N25; Fanout = 3; REG Node = 'vga:vga_1\|s_hsync'" {  } { { "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.742 ns" { pll:pll_1|altpll:altpll_component|_clk0~clkctrl vga:vga_1|s_hsync } "NODE_NAME" } } { "../src/vga.vhd" "" { Text "D:/projects/cpu/fpga/src/vga.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.666 ns ( 24.26 % ) " "Info: Total cell delay = 0.666 ns ( 24.26 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.079 ns ( 75.74 % ) " "Info: Total interconnect delay = 2.079 ns ( 75.74 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.745 ns" { pll:pll_1|altpll:altpll_component|_clk0 pll:pll_1|altpll:altpll_component|_clk0~clkctrl vga:vga_1|s_hsync } "NODE_NAME" } } { "c:/applications/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/applications/altera/81/quartus/bin/Technology_Viewer.qrui" "2.745 ns" { pll:pll_1|altpll:altpll_component|_clk0 {} pll:pll_1|altpll:altpll_component|_clk0~clkctrl {} vga:vga_1|s_hsync {} } { 0.000ns 1.003ns 1.076ns } { 0.000ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.745 ns" { pll:pll_1|altpll:altpll_component|_clk0 pll:pll_1|altpll:altpll_component|_clk0~clkctrl vga:vga_1|s_hsync } "NODE_NAME" } } { "c:/applications/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/applications/altera/81/quartus/bin/Technology_Viewer.qrui" "2.745 ns" { pll:pll_1|altpll:altpll_component|_clk0 {} pll:pll_1|altpll:altpll_component|_clk0~clkctrl {} vga:vga_1|s_hsync {} } { 0.000ns 1.003ns 1.076ns } { 0.000ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns - " "Info: - Micro clock to output delay of source is 0.304 ns" {  } { { "../src/vga.vhd" "" { Text "D:/projects/cpu/fpga/src/vga.vhd" 36 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "../src/vga.vhd" "" { Text "D:/projects/cpu/fpga/src/vga.vhd" 36 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.745 ns" { pll:pll_1|altpll:altpll_component|_clk0 pll:pll_1|altpll:altpll_component|_clk0~clkctrl vga:vga_1|s_hsync } "NODE_NAME" } } { "c:/applications/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/applications/altera/81/quartus/bin/Technology_Viewer.qrui" "2.745 ns" { pll:pll_1|altpll:altpll_component|_clk0 {} pll:pll_1|altpll:altpll_component|_clk0~clkctrl {} vga:vga_1|s_hsync {} } { 0.000ns 1.003ns 1.076ns } { 0.000ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 0}  } { { "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.501 ns" { vga:vga_1|s_hsync vga:vga_1|s_hsync~11 vga:vga_1|s_hsync } "NODE_NAME" } } { "c:/applications/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/applications/altera/81/quartus/bin/Technology_Viewer.qrui" "0.501 ns" { vga:vga_1|s_hsync {} vga:vga_1|s_hsync~11 {} vga:vga_1|s_hsync {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.393ns 0.108ns } "" } } { "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.745 ns" { pll:pll_1|altpll:altpll_component|_clk0 pll:pll_1|altpll:altpll_component|_clk0~clkctrl vga:vga_1|s_hsync } "NODE_NAME" } } { "c:/applications/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/applications/altera/81/quartus/bin/Technology_Viewer.qrui" "2.745 ns" { pll:pll_1|altpll:altpll_component|_clk0 {} pll:pll_1|altpll:altpll_component|_clk0~clkctrl {} vga:vga_1|s_hsync {} } { 0.000ns 1.003ns 1.076ns } { 0.000ns 0.000ns 0.666ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "pll:pll_1\|altpll:altpll_component\|_clk1 register cpu:cpu_1\|r_code\[13\] register cpu:cpu_1\|r_code\[13\] 499 ps " "Info: Minimum slack time is 499 ps for clock \"pll:pll_1\|altpll:altpll_component\|_clk1\" between source register \"cpu:cpu_1\|r_code\[13\]\" and destination register \"cpu:cpu_1\|r_code\[13\]\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.501 ns + Shortest register register " "Info: + Shortest register to register delay is 0.501 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns cpu:cpu_1\|r_code\[13\] 1 REG LCFF_X24_Y11_N25 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X24_Y11_N25; Fanout = 1; REG Node = 'cpu:cpu_1\|r_code\[13\]'" {  } { { "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { cpu:cpu_1|r_code[13] } "NODE_NAME" } } { "../src/cpu.vhd" "" { Text "D:/projects/cpu/fpga/src/cpu.vhd" 132 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.393 ns) 0.393 ns cpu:cpu_1\|code\[13\]~104 2 COMB LCCOMB_X24_Y11_N24 91 " "Info: 2: + IC(0.000 ns) + CELL(0.393 ns) = 0.393 ns; Loc. = LCCOMB_X24_Y11_N24; Fanout = 91; COMB Node = 'cpu:cpu_1\|code\[13\]~104'" {  } { { "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.393 ns" { cpu:cpu_1|r_code[13] cpu:cpu_1|code[13]~104 } "NODE_NAME" } } { "../src/cpu.vhd" "" { Text "D:/projects/cpu/fpga/src/cpu.vhd" 131 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 0.501 ns cpu:cpu_1\|r_code\[13\] 3 REG LCFF_X24_Y11_N25 1 " "Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 0.501 ns; Loc. = LCFF_X24_Y11_N25; Fanout = 1; REG Node = 'cpu:cpu_1\|r_code\[13\]'" {  } { { "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { cpu:cpu_1|code[13]~104 cpu:cpu_1|r_code[13] } "NODE_NAME" } } { "../src/cpu.vhd" "" { Text "D:/projects/cpu/fpga/src/cpu.vhd" 132 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.501 ns ( 100.00 % ) " "Info: Total cell delay = 0.501 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.501 ns" { cpu:cpu_1|r_code[13] cpu:cpu_1|code[13]~104 cpu:cpu_1|r_code[13] } "NODE_NAME" } } { "c:/applications/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/applications/altera/81/quartus/bin/Technology_Viewer.qrui" "0.501 ns" { cpu:cpu_1|r_code[13] {} cpu:cpu_1|code[13]~104 {} cpu:cpu_1|r_code[13] {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.393ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "0.002 ns - Smallest register register " "Info: - Smallest register to register requirement is 0.002 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch -2.613 ns " "Info: + Latch edge is -2.613 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination pll:pll_1\|altpll:altpll_component\|_clk1 40.000 ns -2.613 ns  50 " "Info: Clock period of Destination clock \"pll:pll_1\|altpll:altpll_component\|_clk1\" is 40.000 ns with  offset of -2.613 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_EDGE_RESULT" "- Launch -2.613 ns " "Info: - Launch edge is -2.613 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source pll:pll_1\|altpll:altpll_component\|_clk1 40.000 ns -2.613 ns  50 " "Info: Clock period of Source clock \"pll:pll_1\|altpll:altpll_component\|_clk1\" is 40.000 ns with  offset of -2.613 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 0}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Smallest " "Info: + Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "pll:pll_1\|altpll:altpll_component\|_clk1 destination 2.734 ns + Longest register " "Info: + Longest clock path from clock \"pll:pll_1\|altpll:altpll_component\|_clk1\" to destination register is 2.734 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns pll:pll_1\|altpll:altpll_component\|_clk1 1 CLK PLL_2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_2; Fanout = 1; CLK Node = 'pll:pll_1\|altpll:altpll_component\|_clk1'" {  } { { "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { pll:pll_1|altpll:altpll_component|_clk1 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/applications/altera/81/quartus/libraries/megafunctions/altpll.tdf" 902 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.003 ns) + CELL(0.000 ns) 1.003 ns pll:pll_1\|altpll:altpll_component\|_clk1~clkctrl 2 COMB CLKCTRL_G6 524 " "Info: 2: + IC(1.003 ns) + CELL(0.000 ns) = 1.003 ns; Loc. = CLKCTRL_G6; Fanout = 524; COMB Node = 'pll:pll_1\|altpll:altpll_component\|_clk1~clkctrl'" {  } { { "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.003 ns" { pll:pll_1|altpll:altpll_component|_clk1 pll:pll_1|altpll:altpll_component|_clk1~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/applications/altera/81/quartus/libraries/megafunctions/altpll.tdf" 902 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.065 ns) + CELL(0.666 ns) 2.734 ns cpu:cpu_1\|r_code\[13\] 3 REG LCFF_X24_Y11_N25 1 " "Info: 3: + IC(1.065 ns) + CELL(0.666 ns) = 2.734 ns; Loc. = LCFF_X24_Y11_N25; Fanout = 1; REG Node = 'cpu:cpu_1\|r_code\[13\]'" {  } { { "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.731 ns" { pll:pll_1|altpll:altpll_component|_clk1~clkctrl cpu:cpu_1|r_code[13] } "NODE_NAME" } } { "../src/cpu.vhd" "" { Text "D:/projects/cpu/fpga/src/cpu.vhd" 132 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.666 ns ( 24.36 % ) " "Info: Total cell delay = 0.666 ns ( 24.36 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.068 ns ( 75.64 % ) " "Info: Total interconnect delay = 2.068 ns ( 75.64 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.734 ns" { pll:pll_1|altpll:altpll_component|_clk1 pll:pll_1|altpll:altpll_component|_clk1~clkctrl cpu:cpu_1|r_code[13] } "NODE_NAME" } } { "c:/applications/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/applications/altera/81/quartus/bin/Technology_Viewer.qrui" "2.734 ns" { pll:pll_1|altpll:altpll_component|_clk1 {} pll:pll_1|altpll:altpll_component|_clk1~clkctrl {} cpu:cpu_1|r_code[13] {} } { 0.000ns 1.003ns 1.065ns } { 0.000ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "pll:pll_1\|altpll:altpll_component\|_clk1 source 2.734 ns - Shortest register " "Info: - Shortest clock path from clock \"pll:pll_1\|altpll:altpll_component\|_clk1\" to source register is 2.734 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns pll:pll_1\|altpll:altpll_component\|_clk1 1 CLK PLL_2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_2; Fanout = 1; CLK Node = 'pll:pll_1\|altpll:altpll_component\|_clk1'" {  } { { "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { pll:pll_1|altpll:altpll_component|_clk1 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/applications/altera/81/quartus/libraries/megafunctions/altpll.tdf" 902 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.003 ns) + CELL(0.000 ns) 1.003 ns pll:pll_1\|altpll:altpll_component\|_clk1~clkctrl 2 COMB CLKCTRL_G6 524 " "Info: 2: + IC(1.003 ns) + CELL(0.000 ns) = 1.003 ns; Loc. = CLKCTRL_G6; Fanout = 524; COMB Node = 'pll:pll_1\|altpll:altpll_component\|_clk1~clkctrl'" {  } { { "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.003 ns" { pll:pll_1|altpll:altpll_component|_clk1 pll:pll_1|altpll:altpll_component|_clk1~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/applications/altera/81/quartus/libraries/megafunctions/altpll.tdf" 902 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.065 ns) + CELL(0.666 ns) 2.734 ns cpu:cpu_1\|r_code\[13\] 3 REG LCFF_X24_Y11_N25 1 " "Info: 3: + IC(1.065 ns) + CELL(0.666 ns) = 2.734 ns; Loc. = LCFF_X24_Y11_N25; Fanout = 1; REG Node = 'cpu:cpu_1\|r_code\[13\]'" {  } { { "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.731 ns" { pll:pll_1|altpll:altpll_component|_clk1~clkctrl cpu:cpu_1|r_code[13] } "NODE_NAME" } } { "../src/cpu.vhd" "" { Text "D:/projects/cpu/fpga/src/cpu.vhd" 132 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.666 ns ( 24.36 % ) " "Info: Total cell delay = 0.666 ns ( 24.36 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.068 ns ( 75.64 % ) " "Info: Total interconnect delay = 2.068 ns ( 75.64 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.734 ns" { pll:pll_1|altpll:altpll_component|_clk1 pll:pll_1|altpll:altpll_component|_clk1~clkctrl cpu:cpu_1|r_code[13] } "NODE_NAME" } } { "c:/applications/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/applications/altera/81/quartus/bin/Technology_Viewer.qrui" "2.734 ns" { pll:pll_1|altpll:altpll_component|_clk1 {} pll:pll_1|altpll:altpll_component|_clk1~clkctrl {} cpu:cpu_1|r_code[13] {} } { 0.000ns 1.003ns 1.065ns } { 0.000ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.734 ns" { pll:pll_1|altpll:altpll_component|_clk1 pll:pll_1|altpll:altpll_component|_clk1~clkctrl cpu:cpu_1|r_code[13] } "NODE_NAME" } } { "c:/applications/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/applications/altera/81/quartus/bin/Technology_Viewer.qrui" "2.734 ns" { pll:pll_1|altpll:altpll_component|_clk1 {} pll:pll_1|altpll:altpll_component|_clk1~clkctrl {} cpu:cpu_1|r_code[13] {} } { 0.000ns 1.003ns 1.065ns } { 0.000ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns - " "Info: - Micro clock to output delay of source is 0.304 ns" {  } { { "../src/cpu.vhd" "" { Text "D:/projects/cpu/fpga/src/cpu.vhd" 132 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "../src/cpu.vhd" "" { Text "D:/projects/cpu/fpga/src/cpu.vhd" 132 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.734 ns" { pll:pll_1|altpll:altpll_component|_clk1 pll:pll_1|altpll:altpll_component|_clk1~clkctrl cpu:cpu_1|r_code[13] } "NODE_NAME" } } { "c:/applications/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/applications/altera/81/quartus/bin/Technology_Viewer.qrui" "2.734 ns" { pll:pll_1|altpll:altpll_component|_clk1 {} pll:pll_1|altpll:altpll_component|_clk1~clkctrl {} cpu:cpu_1|r_code[13] {} } { 0.000ns 1.003ns 1.065ns } { 0.000ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 0}  } { { "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.501 ns" { cpu:cpu_1|r_code[13] cpu:cpu_1|code[13]~104 cpu:cpu_1|r_code[13] } "NODE_NAME" } } { "c:/applications/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/applications/altera/81/quartus/bin/Technology_Viewer.qrui" "0.501 ns" { cpu:cpu_1|r_code[13] {} cpu:cpu_1|code[13]~104 {} cpu:cpu_1|r_code[13] {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.393ns 0.108ns } "" } } { "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.734 ns" { pll:pll_1|altpll:altpll_component|_clk1 pll:pll_1|altpll:altpll_component|_clk1~clkctrl cpu:cpu_1|r_code[13] } "NODE_NAME" } } { "c:/applications/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/applications/altera/81/quartus/bin/Technology_Viewer.qrui" "2.734 ns" { pll:pll_1|altpll:altpll_component|_clk1 {} pll:pll_1|altpll:altpll_component|_clk1~clkctrl {} cpu:cpu_1|r_code[13] {} } { 0.000ns 1.003ns 1.065ns } { 0.000ns 0.000ns 0.666ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "clk register rst1 register rst2 735 ps " "Info: Minimum slack time is 735 ps for clock \"clk\" between source register \"rst1\" and destination register \"rst2\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.737 ns + Shortest register register " "Info: + Shortest register to register delay is 0.737 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns rst1 1 REG LCFF_X15_Y20_N27 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X15_Y20_N27; Fanout = 1; REG Node = 'rst1'" {  } { { "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { rst1 } "NODE_NAME" } } { "../src/sys.vhd" "" { Text "D:/projects/cpu/fpga/src/sys.vhd" 93 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.423 ns) + CELL(0.206 ns) 0.629 ns rst2~feeder 2 COMB LCCOMB_X15_Y20_N16 1 " "Info: 2: + IC(0.423 ns) + CELL(0.206 ns) = 0.629 ns; Loc. = LCCOMB_X15_Y20_N16; Fanout = 1; COMB Node = 'rst2~feeder'" {  } { { "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.629 ns" { rst1 rst2~feeder } "NODE_NAME" } } { "../src/sys.vhd" "" { Text "D:/projects/cpu/fpga/src/sys.vhd" 94 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 0.737 ns rst2 3 REG LCFF_X15_Y20_N17 0 " "Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 0.737 ns; Loc. = LCFF_X15_Y20_N17; Fanout = 0; REG Node = 'rst2'" {  } { { "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { rst2~feeder rst2 } "NODE_NAME" } } { "../src/sys.vhd" "" { Text "D:/projects/cpu/fpga/src/sys.vhd" 94 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.314 ns ( 42.61 % ) " "Info: Total cell delay = 0.314 ns ( 42.61 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.423 ns ( 57.39 % ) " "Info: Total interconnect delay = 0.423 ns ( 57.39 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.737 ns" { rst1 rst2~feeder rst2 } "NODE_NAME" } } { "c:/applications/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/applications/altera/81/quartus/bin/Technology_Viewer.qrui" "0.737 ns" { rst1 {} rst2~feeder {} rst2 {} } { 0.000ns 0.423ns 0.000ns } { 0.000ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "0.002 ns - Smallest register register " "Info: - Smallest register to register requirement is 0.002 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 0.000 ns " "Info: + Latch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination clk 31.250 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"clk\" is 31.250 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source clk 31.250 ns 0.000 ns  50 " "Info: Clock period of Source clock \"clk\" is 31.250 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 0}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Smallest " "Info: + Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 3.074 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 3.074 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk 1 CLK PIN_L22 3 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_L22; Fanout = 3; CLK Node = 'clk'" {  } { { "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "../src/sys.vhd" "" { Text "D:/projects/cpu/fpga/src/sys.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.257 ns) + CELL(0.000 ns) 1.357 ns clk~clkctrl 2 COMB CLKCTRL_G4 2 " "Info: 2: + IC(0.257 ns) + CELL(0.000 ns) = 1.357 ns; Loc. = CLKCTRL_G4; Fanout = 2; COMB Node = 'clk~clkctrl'" {  } { { "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.257 ns" { clk clk~clkctrl } "NODE_NAME" } } { "../src/sys.vhd" "" { Text "D:/projects/cpu/fpga/src/sys.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.051 ns) + CELL(0.666 ns) 3.074 ns rst2 3 REG LCFF_X15_Y20_N17 0 " "Info: 3: + IC(1.051 ns) + CELL(0.666 ns) = 3.074 ns; Loc. = LCFF_X15_Y20_N17; Fanout = 0; REG Node = 'rst2'" {  } { { "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.717 ns" { clk~clkctrl rst2 } "NODE_NAME" } } { "../src/sys.vhd" "" { Text "D:/projects/cpu/fpga/src/sys.vhd" 94 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.766 ns ( 57.45 % ) " "Info: Total cell delay = 1.766 ns ( 57.45 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.308 ns ( 42.55 % ) " "Info: Total interconnect delay = 1.308 ns ( 42.55 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.074 ns" { clk clk~clkctrl rst2 } "NODE_NAME" } } { "c:/applications/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/applications/altera/81/quartus/bin/Technology_Viewer.qrui" "3.074 ns" { clk {} clk~combout {} clk~clkctrl {} rst2 {} } { 0.000ns 0.000ns 0.257ns 1.051ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 3.074 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to source register is 3.074 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk 1 CLK PIN_L22 3 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_L22; Fanout = 3; CLK Node = 'clk'" {  } { { "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "../src/sys.vhd" "" { Text "D:/projects/cpu/fpga/src/sys.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.257 ns) + CELL(0.000 ns) 1.357 ns clk~clkctrl 2 COMB CLKCTRL_G4 2 " "Info: 2: + IC(0.257 ns) + CELL(0.000 ns) = 1.357 ns; Loc. = CLKCTRL_G4; Fanout = 2; COMB Node = 'clk~clkctrl'" {  } { { "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.257 ns" { clk clk~clkctrl } "NODE_NAME" } } { "../src/sys.vhd" "" { Text "D:/projects/cpu/fpga/src/sys.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.051 ns) + CELL(0.666 ns) 3.074 ns rst1 3 REG LCFF_X15_Y20_N27 1 " "Info: 3: + IC(1.051 ns) + CELL(0.666 ns) = 3.074 ns; Loc. = LCFF_X15_Y20_N27; Fanout = 1; REG Node = 'rst1'" {  } { { "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.717 ns" { clk~clkctrl rst1 } "NODE_NAME" } } { "../src/sys.vhd" "" { Text "D:/projects/cpu/fpga/src/sys.vhd" 93 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.766 ns ( 57.45 % ) " "Info: Total cell delay = 1.766 ns ( 57.45 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.308 ns ( 42.55 % ) " "Info: Total interconnect delay = 1.308 ns ( 42.55 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.074 ns" { clk clk~clkctrl rst1 } "NODE_NAME" } } { "c:/applications/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/applications/altera/81/quartus/bin/Technology_Viewer.qrui" "3.074 ns" { clk {} clk~combout {} clk~clkctrl {} rst1 {} } { 0.000ns 0.000ns 0.257ns 1.051ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.074 ns" { clk clk~clkctrl rst2 } "NODE_NAME" } } { "c:/applications/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/applications/altera/81/quartus/bin/Technology_Viewer.qrui" "3.074 ns" { clk {} clk~combout {} clk~clkctrl {} rst2 {} } { 0.000ns 0.000ns 0.257ns 1.051ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } } { "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.074 ns" { clk clk~clkctrl rst1 } "NODE_NAME" } } { "c:/applications/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/applications/altera/81/quartus/bin/Technology_Viewer.qrui" "3.074 ns" { clk {} clk~combout {} clk~clkctrl {} rst1 {} } { 0.000ns 0.000ns 0.257ns 1.051ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns - " "Info: - Micro clock to output delay of source is 0.304 ns" {  } { { "../src/sys.vhd" "" { Text "D:/projects/cpu/fpga/src/sys.vhd" 93 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "../src/sys.vhd" "" { Text "D:/projects/cpu/fpga/src/sys.vhd" 94 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.074 ns" { clk clk~clkctrl rst2 } "NODE_NAME" } } { "c:/applications/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/applications/altera/81/quartus/bin/Technology_Viewer.qrui" "3.074 ns" { clk {} clk~combout {} clk~clkctrl {} rst2 {} } { 0.000ns 0.000ns 0.257ns 1.051ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } } { "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.074 ns" { clk clk~clkctrl rst1 } "NODE_NAME" } } { "c:/applications/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/applications/altera/81/quartus/bin/Technology_Viewer.qrui" "3.074 ns" { clk {} clk~combout {} clk~clkctrl {} rst1 {} } { 0.000ns 0.000ns 0.257ns 1.051ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 0}  } { { "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.737 ns" { rst1 rst2~feeder rst2 } "NODE_NAME" } } { "c:/applications/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/applications/altera/81/quartus/bin/Technology_Viewer.qrui" "0.737 ns" { rst1 {} rst2~feeder {} rst2 {} } { 0.000ns 0.423ns 0.000ns } { 0.000ns 0.206ns 0.108ns } "" } } { "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.074 ns" { clk clk~clkctrl rst2 } "NODE_NAME" } } { "c:/applications/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/applications/altera/81/quartus/bin/Technology_Viewer.qrui" "3.074 ns" { clk {} clk~combout {} clk~clkctrl {} rst2 {} } { 0.000ns 0.000ns 0.257ns 1.051ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } } { "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.074 ns" { clk clk~clkctrl rst1 } "NODE_NAME" } } { "c:/applications/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/applications/altera/81/quartus/bin/Technology_Viewer.qrui" "3.074 ns" { clk {} clk~combout {} clk~clkctrl {} rst1 {} } { 0.000ns 0.000ns 0.257ns 1.051ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 0}
{ "Info" "ITDB_TSU_RESULT" "rst1 rst clk 0.527 ns register " "Info: tsu for register \"rst1\" (data pin = \"rst\", clock pin = \"clk\") is 0.527 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.641 ns + Longest pin register " "Info: + Longest pin to register delay is 3.641 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns rst 1 PIN PIN_L1 1 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_L1; Fanout = 1; PIN Node = 'rst'" {  } { { "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { rst } "NODE_NAME" } } { "../src/sys.vhd" "" { Text "D:/projects/cpu/fpga/src/sys.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.063 ns) + CELL(0.370 ns) 3.533 ns rst1~2 2 COMB LCCOMB_X15_Y20_N26 1 " "Info: 2: + IC(2.063 ns) + CELL(0.370 ns) = 3.533 ns; Loc. = LCCOMB_X15_Y20_N26; Fanout = 1; COMB Node = 'rst1~2'" {  } { { "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.433 ns" { rst rst1~2 } "NODE_NAME" } } { "../src/sys.vhd" "" { Text "D:/projects/cpu/fpga/src/sys.vhd" 93 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 3.641 ns rst1 3 REG LCFF_X15_Y20_N27 1 " "Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 3.641 ns; Loc. = LCFF_X15_Y20_N27; Fanout = 1; REG Node = 'rst1'" {  } { { "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { rst1~2 rst1 } "NODE_NAME" } } { "../src/sys.vhd" "" { Text "D:/projects/cpu/fpga/src/sys.vhd" 93 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.578 ns ( 43.34 % ) " "Info: Total cell delay = 1.578 ns ( 43.34 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.063 ns ( 56.66 % ) " "Info: Total interconnect delay = 2.063 ns ( 56.66 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.641 ns" { rst rst1~2 rst1 } "NODE_NAME" } } { "c:/applications/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/applications/altera/81/quartus/bin/Technology_Viewer.qrui" "3.641 ns" { rst {} rst~combout {} rst1~2 {} rst1 {} } { 0.000ns 0.000ns 2.063ns 0.000ns } { 0.000ns 1.100ns 0.370ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "../src/sys.vhd" "" { Text "D:/projects/cpu/fpga/src/sys.vhd" 93 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 3.074 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 3.074 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk 1 CLK PIN_L22 3 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_L22; Fanout = 3; CLK Node = 'clk'" {  } { { "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "../src/sys.vhd" "" { Text "D:/projects/cpu/fpga/src/sys.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.257 ns) + CELL(0.000 ns) 1.357 ns clk~clkctrl 2 COMB CLKCTRL_G4 2 " "Info: 2: + IC(0.257 ns) + CELL(0.000 ns) = 1.357 ns; Loc. = CLKCTRL_G4; Fanout = 2; COMB Node = 'clk~clkctrl'" {  } { { "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.257 ns" { clk clk~clkctrl } "NODE_NAME" } } { "../src/sys.vhd" "" { Text "D:/projects/cpu/fpga/src/sys.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.051 ns) + CELL(0.666 ns) 3.074 ns rst1 3 REG LCFF_X15_Y20_N27 1 " "Info: 3: + IC(1.051 ns) + CELL(0.666 ns) = 3.074 ns; Loc. = LCFF_X15_Y20_N27; Fanout = 1; REG Node = 'rst1'" {  } { { "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.717 ns" { clk~clkctrl rst1 } "NODE_NAME" } } { "../src/sys.vhd" "" { Text "D:/projects/cpu/fpga/src/sys.vhd" 93 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.766 ns ( 57.45 % ) " "Info: Total cell delay = 1.766 ns ( 57.45 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.308 ns ( 42.55 % ) " "Info: Total interconnect delay = 1.308 ns ( 42.55 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.074 ns" { clk clk~clkctrl rst1 } "NODE_NAME" } } { "c:/applications/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/applications/altera/81/quartus/bin/Technology_Viewer.qrui" "3.074 ns" { clk {} clk~combout {} clk~clkctrl {} rst1 {} } { 0.000ns 0.000ns 0.257ns 1.051ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.641 ns" { rst rst1~2 rst1 } "NODE_NAME" } } { "c:/applications/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/applications/altera/81/quartus/bin/Technology_Viewer.qrui" "3.641 ns" { rst {} rst~combout {} rst1~2 {} rst1 {} } { 0.000ns 0.000ns 2.063ns 0.000ns } { 0.000ns 1.100ns 0.370ns 0.108ns } "" } } { "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.074 ns" { clk clk~clkctrl rst1 } "NODE_NAME" } } { "c:/applications/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/applications/altera/81/quartus/bin/Technology_Viewer.qrui" "3.074 ns" { clk {} clk~combout {} clk~clkctrl {} rst1 {} } { 0.000ns 0.000ns 0.257ns 1.051ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk vga_green vga:vga_1\|s_green 8.206 ns register " "Info: tco from clock \"clk\" to destination pin \"vga_green\" through register \"vga:vga_1\|s_green\" is 8.206 ns" { { "Info" "ITDB_FULL_PLL_OFFSET" "clk pll:pll_1\|altpll:altpll_component\|_clk0 -2.613 ns + " "Info: + Offset between input clock \"clk\" and output clock \"pll:pll_1\|altpll:altpll_component\|_clk0\" is -2.613 ns" {  } { { "../src/sys.vhd" "" { Text "D:/projects/cpu/fpga/src/sys.vhd" 8 -1 0 } } { "altpll.tdf" "" { Text "c:/applications/altera/81/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!c! Offset between input clock \"%1!s!\" and output clock \"%2!s!\" is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "pll:pll_1\|altpll:altpll_component\|_clk0 source 2.738 ns + Longest register " "Info: + Longest clock path from clock \"pll:pll_1\|altpll:altpll_component\|_clk0\" to source register is 2.738 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns pll:pll_1\|altpll:altpll_component\|_clk0 1 CLK PLL_2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_2; Fanout = 1; CLK Node = 'pll:pll_1\|altpll:altpll_component\|_clk0'" {  } { { "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { pll:pll_1|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/applications/altera/81/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.003 ns) + CELL(0.000 ns) 1.003 ns pll:pll_1\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G7 69 " "Info: 2: + IC(1.003 ns) + CELL(0.000 ns) = 1.003 ns; Loc. = CLKCTRL_G7; Fanout = 69; COMB Node = 'pll:pll_1\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.003 ns" { pll:pll_1|altpll:altpll_component|_clk0 pll:pll_1|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/applications/altera/81/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.069 ns) + CELL(0.666 ns) 2.738 ns vga:vga_1\|s_green 3 REG LCFF_X31_Y21_N1 1 " "Info: 3: + IC(1.069 ns) + CELL(0.666 ns) = 2.738 ns; Loc. = LCFF_X31_Y21_N1; Fanout = 1; REG Node = 'vga:vga_1\|s_green'" {  } { { "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.735 ns" { pll:pll_1|altpll:altpll_component|_clk0~clkctrl vga:vga_1|s_green } "NODE_NAME" } } { "../src/vga.vhd" "" { Text "D:/projects/cpu/fpga/src/vga.vhd" 104 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.666 ns ( 24.32 % ) " "Info: Total cell delay = 0.666 ns ( 24.32 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.072 ns ( 75.68 % ) " "Info: Total interconnect delay = 2.072 ns ( 75.68 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.738 ns" { pll:pll_1|altpll:altpll_component|_clk0 pll:pll_1|altpll:altpll_component|_clk0~clkctrl vga:vga_1|s_green } "NODE_NAME" } } { "c:/applications/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/applications/altera/81/quartus/bin/Technology_Viewer.qrui" "2.738 ns" { pll:pll_1|altpll:altpll_component|_clk0 {} pll:pll_1|altpll:altpll_component|_clk0~clkctrl {} vga:vga_1|s_green {} } { 0.000ns 1.003ns 1.069ns } { 0.000ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "../src/vga.vhd" "" { Text "D:/projects/cpu/fpga/src/vga.vhd" 104 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.777 ns + Longest register pin " "Info: + Longest register to pin delay is 7.777 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns vga:vga_1\|s_green 1 REG LCFF_X31_Y21_N1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X31_Y21_N1; Fanout = 1; REG Node = 'vga:vga_1\|s_green'" {  } { { "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { vga:vga_1|s_green } "NODE_NAME" } } { "../src/vga.vhd" "" { Text "D:/projects/cpu/fpga/src/vga.vhd" 104 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(4.771 ns) + CELL(3.006 ns) 7.777 ns vga_green 2 PIN PIN_R7 0 " "Info: 2: + IC(4.771 ns) + CELL(3.006 ns) = 7.777 ns; Loc. = PIN_R7; Fanout = 0; PIN Node = 'vga_green'" {  } { { "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.777 ns" { vga:vga_1|s_green vga_green } "NODE_NAME" } } { "../src/sys.vhd" "" { Text "D:/projects/cpu/fpga/src/sys.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.006 ns ( 38.65 % ) " "Info: Total cell delay = 3.006 ns ( 38.65 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.771 ns ( 61.35 % ) " "Info: Total interconnect delay = 4.771 ns ( 61.35 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.777 ns" { vga:vga_1|s_green vga_green } "NODE_NAME" } } { "c:/applications/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/applications/altera/81/quartus/bin/Technology_Viewer.qrui" "7.777 ns" { vga:vga_1|s_green {} vga_green {} } { 0.000ns 4.771ns } { 0.000ns 3.006ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.738 ns" { pll:pll_1|altpll:altpll_component|_clk0 pll:pll_1|altpll:altpll_component|_clk0~clkctrl vga:vga_1|s_green } "NODE_NAME" } } { "c:/applications/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/applications/altera/81/quartus/bin/Technology_Viewer.qrui" "2.738 ns" { pll:pll_1|altpll:altpll_component|_clk0 {} pll:pll_1|altpll:altpll_component|_clk0~clkctrl {} vga:vga_1|s_green {} } { 0.000ns 1.003ns 1.069ns } { 0.000ns 0.000ns 0.666ns } "" } } { "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.777 ns" { vga:vga_1|s_green vga_green } "NODE_NAME" } } { "c:/applications/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/applications/altera/81/quartus/bin/Technology_Viewer.qrui" "7.777 ns" { vga:vga_1|s_green {} vga_green {} } { 0.000ns 4.771ns } { 0.000ns 3.006ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_TH_RESULT" "rst1 rst clk -0.261 ns register " "Info: th for register \"rst1\" (data pin = \"rst\", clock pin = \"clk\") is -0.261 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 3.074 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 3.074 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk 1 CLK PIN_L22 3 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_L22; Fanout = 3; CLK Node = 'clk'" {  } { { "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "../src/sys.vhd" "" { Text "D:/projects/cpu/fpga/src/sys.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.257 ns) + CELL(0.000 ns) 1.357 ns clk~clkctrl 2 COMB CLKCTRL_G4 2 " "Info: 2: + IC(0.257 ns) + CELL(0.000 ns) = 1.357 ns; Loc. = CLKCTRL_G4; Fanout = 2; COMB Node = 'clk~clkctrl'" {  } { { "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.257 ns" { clk clk~clkctrl } "NODE_NAME" } } { "../src/sys.vhd" "" { Text "D:/projects/cpu/fpga/src/sys.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.051 ns) + CELL(0.666 ns) 3.074 ns rst1 3 REG LCFF_X15_Y20_N27 1 " "Info: 3: + IC(1.051 ns) + CELL(0.666 ns) = 3.074 ns; Loc. = LCFF_X15_Y20_N27; Fanout = 1; REG Node = 'rst1'" {  } { { "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.717 ns" { clk~clkctrl rst1 } "NODE_NAME" } } { "../src/sys.vhd" "" { Text "D:/projects/cpu/fpga/src/sys.vhd" 93 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.766 ns ( 57.45 % ) " "Info: Total cell delay = 1.766 ns ( 57.45 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.308 ns ( 42.55 % ) " "Info: Total interconnect delay = 1.308 ns ( 42.55 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.074 ns" { clk clk~clkctrl rst1 } "NODE_NAME" } } { "c:/applications/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/applications/altera/81/quartus/bin/Technology_Viewer.qrui" "3.074 ns" { clk {} clk~combout {} clk~clkctrl {} rst1 {} } { 0.000ns 0.000ns 0.257ns 1.051ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "../src/sys.vhd" "" { Text "D:/projects/cpu/fpga/src/sys.vhd" 93 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.641 ns - Shortest pin register " "Info: - Shortest pin to register delay is 3.641 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns rst 1 PIN PIN_L1 1 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_L1; Fanout = 1; PIN Node = 'rst'" {  } { { "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { rst } "NODE_NAME" } } { "../src/sys.vhd" "" { Text "D:/projects/cpu/fpga/src/sys.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.063 ns) + CELL(0.370 ns) 3.533 ns rst1~2 2 COMB LCCOMB_X15_Y20_N26 1 " "Info: 2: + IC(2.063 ns) + CELL(0.370 ns) = 3.533 ns; Loc. = LCCOMB_X15_Y20_N26; Fanout = 1; COMB Node = 'rst1~2'" {  } { { "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.433 ns" { rst rst1~2 } "NODE_NAME" } } { "../src/sys.vhd" "" { Text "D:/projects/cpu/fpga/src/sys.vhd" 93 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 3.641 ns rst1 3 REG LCFF_X15_Y20_N27 1 " "Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 3.641 ns; Loc. = LCFF_X15_Y20_N27; Fanout = 1; REG Node = 'rst1'" {  } { { "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { rst1~2 rst1 } "NODE_NAME" } } { "../src/sys.vhd" "" { Text "D:/projects/cpu/fpga/src/sys.vhd" 93 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.578 ns ( 43.34 % ) " "Info: Total cell delay = 1.578 ns ( 43.34 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.063 ns ( 56.66 % ) " "Info: Total interconnect delay = 2.063 ns ( 56.66 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.641 ns" { rst rst1~2 rst1 } "NODE_NAME" } } { "c:/applications/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/applications/altera/81/quartus/bin/Technology_Viewer.qrui" "3.641 ns" { rst {} rst~combout {} rst1~2 {} rst1 {} } { 0.000ns 0.000ns 2.063ns 0.000ns } { 0.000ns 1.100ns 0.370ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.074 ns" { clk clk~clkctrl rst1 } "NODE_NAME" } } { "c:/applications/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/applications/altera/81/quartus/bin/Technology_Viewer.qrui" "3.074 ns" { clk {} clk~combout {} clk~clkctrl {} rst1 {} } { 0.000ns 0.000ns 0.257ns 1.051ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } } { "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.641 ns" { rst rst1~2 rst1 } "NODE_NAME" } } { "c:/applications/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/applications/altera/81/quartus/bin/Technology_Viewer.qrui" "3.641 ns" { rst {} rst~combout {} rst1~2 {} rst1 {} } { 0.000ns 0.000ns 2.063ns 0.000ns } { 0.000ns 1.100ns 0.370ns 0.108ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "ITAN_REQUIREMENTS_MET_SLOW" "" "Info: All timing requirements were met for slow timing model timing analysis. See Report window for more details." {  } {  } 0 0 "All timing requirements were met for slow timing model timing analysis. See Report window for more details." 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "144 " "Info: Peak virtual memory: 144 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Thu Feb 27 08:47:06 2014 " "Info: Processing ended: Thu Feb 27 08:47:06 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Info: Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Info: Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 10 s " "Info: Quartus II Full Compilation was successful. 0 errors, 10 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
