Running: fuse.exe -relaunch -intstyle "ise" -incremental -lib "unisims_ver" -lib "unimacro_ver" -lib "xilinxcorelib_ver" -lib "secureip" -o "C:/Users/Student/Desktop/152alab10am/lab0/clk1hz_TB_isim_beh.exe" -prj "C:/Users/Student/Desktop/152alab10am/lab0/clk1hz_TB_beh.prj" "work.clk1hz_TB" "work.glbl" 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 6
Turning on mult-threading, number of parallel sub-compilation jobs: 12 
Determining compilation order of HDL files
Analyzing Verilog file "C:/Users/Student/Desktop/152alab10am/lab0/../src0/combinational_gates/combinational_gates_muxed.v" into library work
Analyzing Verilog file "C:/Users/Student/Desktop/152alab10am/lab0/../src0/combinational_gates/combinational_gates_muxed_TB.v" into library work
Analyzing Verilog file "C:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Compiling module clk1hz
Compiling module clk1hz_TB
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 3 Verilog Units
Built simulation executable C:/Users/Student/Desktop/152alab10am/lab0/clk1hz_TB_isim_beh.exe
Fuse Memory Usage: 27928 KB
Fuse CPU Usage: 296 ms
