VC = verilog
SOURCE = practice.v prac_test.v
FLAGS = 

Lab:
	${VC} ${FLAGS} ${SOURCE} 

clean:
	rm -f lab2_out.txt verilog.log

compile:
	${VC} -c ${SOURCE}
