ISim log file
Running: /home/student/Desktop/labs/lab01/task04_test_isim_beh.exe -intstyle ise -gui -tclbatch isim.cmd -wdb /home/student/Desktop/labs/lab01/task04_test_isim_beh.wdb 
INFO: There is another simulation running in the same directory. Using database file name isim1.wdb.
ISim P.20131013 (signature 0xfbc00daa)
WARNING: A WEBPACK license was found.
WARNING: Please use Xilinx License Configuration Manager to check out a full ISim license.
WARNING: ISim will run in Lite mode. Please refer to the ISim documentation for more information on the differences between the Lite and the Full version.
This is a Lite version of ISim.
WARNING: File "/home/student/Desktop/labs/lab01/task04.v" Line 4.  For instance uut/sram/, width 7 of formal port address is not equal to width 4 of actual signal address.
Time resolution is 1 ps
# onerror resume
# wave add /
# run 1000 ns
Simulator is doing circuit initialization process.
Finished circuit initialization process.
INFO: There is another simulation running in the same directory. Using database file name isim1.wdb.
ISim P.20131013 (signature 0xfbc00daa)
WARNING: A WEBPACK license was found.
WARNING: Please use Xilinx License Configuration Manager to check out a full ISim license.
WARNING: ISim will run in Lite mode. Please refer to the ISim documentation for more information on the differences between the Lite and the Full version.
This is a Lite version of ISim.
WARNING: File "/home/student/Desktop/labs/lab01/task04.v" Line 4.  For instance uut/sram/, width 7 of formal port address is not equal to width 4 of actual signal address.
# run 1000 ns
Simulator is doing circuit initialization process.
Finished circuit initialization process.
# exit 0
