Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto f5045efc50244b459ac5a99cb1bfde7e --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot Fetch_Inst_Code_tb_behav xil_defaultlib.Fetch_Inst_Code_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 15 for port 'count' [D:/VivadoProject/project_10/project_10.srcs/sources_1/new/Fetch_Inst_Code.v:49]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="art...
Compiling module xil_defaultlib.InstROM
Compiling module xil_defaultlib.PC_M
Compiling module xil_defaultlib.Seg_Display
Compiling module xil_defaultlib.Fetch_Inst_Code
Compiling module xil_defaultlib.Fetch_Inst_Code_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Fetch_Inst_Code_tb_behav
