// Seed: 3873199957
module module_0;
  wire id_1;
endmodule
module module_1 (
    input tri0 id_0,
    input wire id_1,
    input tri0 id_2,
    output tri0 id_3,
    output tri id_4,
    output supply0 id_5,
    output wor id_6
);
  assign id_4 = -1;
  assign id_5 = 1;
  module_0 modCall_1 ();
endmodule
module module_0 (
    input tri1 id_0,
    input uwire id_1,
    output tri0 id_2,
    input tri id_3,
    output uwire id_4,
    input tri id_5,
    output wand id_6,
    output supply1 id_7,
    input tri1 id_8,
    output tri id_9,
    input wire id_10,
    input supply1 id_11,
    input wor id_12,
    input supply0 id_13,
    input wire id_14,
    output logic id_15,
    input wor id_16,
    input supply1 id_17,
    input tri1 id_18,
    output wor id_19,
    input wire id_20,
    output logic id_21,
    output tri id_22,
    output logic module_2,
    output wand id_24,
    input wire id_25,
    input supply1 id_26,
    input tri1 id_27,
    input tri0 id_28,
    input supply0 id_29
);
  tri [1 : 1] id_31 = (-1) - -1;
  assign id_22 = -1 !== id_8(1, 1'b0, 1) == id_25;
  parameter id_32 = 1;
  module_0 modCall_1 ();
  assign id_19 = 1;
  supply0 id_33 = 1;
  id_34 :
  assert property (@(posedge id_34) -1 + id_5)
  else $unsigned(61);
  ;
  always @(posedge 1'b0 or posedge id_29 ==? 1'h0) begin : LABEL_0
    if (id_32[-1'b0 :-1]) begin : LABEL_1
      $unsigned(72);
      ;
    end
    if (id_32) id_21 <= -1;
    id_15 <= 1 == id_8;
    id_23 <= id_14;
  end
  nand primCall (
      id_15,
      id_16,
      id_17,
      id_18,
      id_20,
      id_25,
      id_26,
      id_27,
      id_28,
      id_29,
      id_3,
      id_31,
      id_32,
      id_5,
      id_8
  );
endmodule
