# Benchmark "control_merge" written by ABC on Sun Jul 13 14:39:52 2025
.model control_merge
.inputs clk rst ins[0] ins[1] ins[2] ins[3] ins[4] ins[5] ins[6] ins[7] \
 ins[8] ins[9] ins[10] ins[11] ins[12] ins[13] ins[14] ins[15] ins[16] \
 ins[17] ins[18] ins[19] ins[20] ins[21] ins[22] ins[23] ins[24] ins[25] \
 ins[26] ins[27] ins[28] ins[29] ins[30] ins[31] ins[32] ins[33] ins[34] \
 ins[35] ins[36] ins[37] ins[38] ins[39] ins[40] ins[41] ins[42] ins[43] \
 ins_valid[0] ins_valid[1] outs_ready index_ready
.outputs ins_ready[0] ins_ready[1] outs[0] outs[1] outs[2] outs[3] outs[4] \
 outs[5] outs[6] outs[7] outs[8] outs[9] outs[10] outs[11] outs[12] \
 outs[13] outs[14] outs[15] outs[16] outs[17] outs[18] outs[19] outs[20] \
 outs[21] outs_valid index[0] index[1] index_valid

.latch       n158 control.fork_dataless.regBlock[0].regblock.transmitValue  1
.latch       n163 control.fork_dataless.regBlock[1].regblock.transmitValue  1
.latch       n168 control.tehb.dataReg[0]  0
.latch       n173 control.tehb.dataReg[1]  0
.latch       n178 control.tehb.control.fullReg  0

.names ins_valid[0] control.tehb.control.fullReg ins_ready[0]
10 1
.names ins_valid[0] ins_valid[1] new_n95
01 1
.names control.tehb.control.fullReg new_n95 ins_ready[1]
01 1
.names control.tehb.dataReg[1] control.tehb.control.fullReg index[1]
11 1
.names control.tehb.dataReg[0] control.tehb.control.fullReg new_n98
11 1
.names ins_ready[1] new_n98 index[0]
00 0
.names ins[0] index[0] new_n100
10 1
.names ins[22] index[0] new_n101
11 1
.names new_n100 new_n101 new_n102
00 1
.names index[1] new_n102 outs[0]
00 1
.names ins[1] index[0] new_n104
10 1
.names ins[23] index[0] new_n105
11 1
.names new_n104 new_n105 new_n106
00 1
.names index[1] new_n106 outs[1]
00 1
.names ins[2] index[0] new_n108
10 1
.names ins[24] index[0] new_n109
11 1
.names new_n108 new_n109 new_n110
00 1
.names index[1] new_n110 outs[2]
00 1
.names ins[3] index[0] new_n112
10 1
.names ins[25] index[0] new_n113
11 1
.names new_n112 new_n113 new_n114
00 1
.names index[1] new_n114 outs[3]
00 1
.names ins[4] index[0] new_n116
10 1
.names ins[26] index[0] new_n117
11 1
.names new_n116 new_n117 new_n118
00 1
.names index[1] new_n118 outs[4]
00 1
.names ins[5] index[0] new_n120
10 1
.names ins[27] index[0] new_n121
11 1
.names new_n120 new_n121 new_n122
00 1
.names index[1] new_n122 outs[5]
00 1
.names ins[6] index[0] new_n124
10 1
.names ins[28] index[0] new_n125
11 1
.names new_n124 new_n125 new_n126
00 1
.names index[1] new_n126 outs[6]
00 1
.names ins[7] index[0] new_n128
10 1
.names ins[29] index[0] new_n129
11 1
.names new_n128 new_n129 new_n130
00 1
.names index[1] new_n130 outs[7]
00 1
.names ins[30] index[0] new_n132
11 1
.names ins[8] index[0] new_n133
10 1
.names new_n132 new_n133 new_n134
00 1
.names index[1] new_n134 outs[8]
00 1
.names ins[31] index[0] new_n136
11 1
.names ins[9] index[0] new_n137
10 1
.names new_n136 new_n137 new_n138
00 1
.names index[1] new_n138 outs[9]
00 1
.names ins[32] index[0] new_n140
11 1
.names ins[10] index[0] new_n141
10 1
.names new_n140 new_n141 new_n142
00 1
.names index[1] new_n142 outs[10]
00 1
.names ins[33] index[0] new_n144
11 1
.names ins[11] index[0] new_n145
10 1
.names new_n144 new_n145 new_n146
00 1
.names index[1] new_n146 outs[11]
00 1
.names ins[34] index[0] new_n148
11 1
.names ins[12] index[0] new_n149
10 1
.names new_n148 new_n149 new_n150
00 1
.names index[1] new_n150 outs[12]
00 1
.names ins[35] index[0] new_n152
11 1
.names ins[13] index[0] new_n153
10 1
.names new_n152 new_n153 new_n154
00 1
.names index[1] new_n154 outs[13]
00 1
.names ins[36] index[0] new_n156
11 1
.names ins[14] index[0] new_n157
10 1
.names new_n156 new_n157 new_n158_1
00 1
.names index[1] new_n158_1 outs[14]
00 1
.names ins[37] index[0] new_n160
11 1
.names ins[15] index[0] new_n161
10 1
.names new_n160 new_n161 new_n162
00 1
.names index[1] new_n162 outs[15]
00 1
.names ins[38] index[0] new_n164
11 1
.names ins[16] index[0] new_n165
10 1
.names new_n164 new_n165 new_n166
00 1
.names index[1] new_n166 outs[16]
00 1
.names ins[39] index[0] new_n168_1
11 1
.names ins[17] index[0] new_n169
10 1
.names new_n168_1 new_n169 new_n170
00 1
.names index[1] new_n170 outs[17]
00 1
.names ins[40] index[0] new_n172
11 1
.names ins[18] index[0] new_n173_1
10 1
.names new_n172 new_n173_1 new_n174
00 1
.names index[1] new_n174 outs[18]
00 1
.names ins[41] index[0] new_n176
11 1
.names ins[19] index[0] new_n177
10 1
.names new_n176 new_n177 new_n178_1
00 1
.names index[1] new_n178_1 outs[19]
00 1
.names ins[20] index[0] new_n180
10 1
.names ins[42] index[0] new_n181
11 1
.names new_n180 new_n181 new_n182
00 1
.names index[1] new_n182 outs[20]
00 1
.names ins[21] index[0] new_n184
10 1
.names ins[43] index[0] new_n185
11 1
.names new_n184 new_n185 new_n186
00 1
.names index[1] new_n186 outs[21]
00 1
.names ins_valid[0] new_n95 new_n188
00 1
.names control.tehb.control.fullReg new_n188 new_n189
01 1
.names control.fork_dataless.regBlock[0].regblock.transmitValue new_n189 \
 outs_valid
10 1
.names control.fork_dataless.regBlock[1].regblock.transmitValue new_n189 \
 index_valid
10 1
.names outs_ready control.fork_dataless.regBlock[0].regblock.transmitValue \
 new_n192
01 1
.names index_ready control.fork_dataless.regBlock[1].regblock.transmitValue \
 new_n193
01 1
.names new_n192 new_n193 new_n194
00 1
.names rst new_n194 new_n195
00 1
.names new_n189 new_n195 n178
01 1
.names new_n192 n178 n158
01 0
.names new_n193 n178 n163
01 0
.names control.tehb.control.fullReg new_n188 new_n199
00 1
.names new_n194 new_n199 new_n200
01 1
.names control.tehb.dataReg[0] new_n200 new_n201
10 1
.names new_n95 new_n200 new_n202
11 1
.names new_n201 new_n202 new_n203
00 1
.names rst new_n203 n168
00 1
.names rst control.tehb.dataReg[1] new_n205
01 1
.names new_n200 new_n205 n173
01 1
.end
