STATE_DATA_ERROR	,	V_309
MMC_GO_INACTIVE_STATE	,	V_54
"mshc"	,	L_35
ios	,	V_230
inode	,	V_23
SDIO_CCCR_ABORT	,	V_56
SDMMC_SET_RD_THLD	,	F_51
irq_flags	,	V_408
"dw-mci"	,	L_74
dev	,	V_92
"card is present\n"	,	L_28
time_before	,	F_56
SDMMC_INT_RESP_ERR	,	V_294
dw_mci_ctrl_reset	,	F_40
DMA_FROM_DEVICE	,	V_102
current_speed	,	V_206
ARRAY_SIZE	,	F_131
unlikely	,	F_102
"DATA %u / %u * %u flg %x err %d\n"	,	L_2
"%u deep fifo\n"	,	L_77
for_each_sg	,	F_43
dw_mci_handle_cd	,	F_122
DW_MCI_QUIRK_IDMAC_DTO	,	V_340
"failed to enable biu clock\n"	,	L_63
max_blk_count	,	V_374
EIO	,	V_295
SG_MITER_FROM_SG	,	V_195
dw_mci_push_data64	,	F_110
stop	,	V_11
MINTSTS	,	V_331
of_node	,	V_351
HCON	,	V_379
dw_mci_pull_data16	,	F_106
MMC_CMD_AC	,	V_87
SDMMC_INT_VOLT_SWITCH	,	V_342
mmc_signal_sdio_irq	,	F_125
uhs	,	V_254
"CMD%u(0x%x) flg %x rsp %x %x %x %x err %d\n"	,	L_1
SDMMC_CMD_DAT_EXP	,	V_75
test_bit	,	F_68
dma_set_mask	,	F_145
sg_miter	,	V_196
mmc_regulator_get_supply	,	F_135
wmb	,	F_23
of_property_read_u32	,	F_154
S_IRUSR	,	V_39
SDMMC_CMD_RESP_LONG	,	V_72
min_uv	,	V_257
SDMMC_GET_FCNT	,	F_117
aligned_buf	,	V_319
clear_bit	,	F_84
"Bus speed (slot %d) = %dHz (slot req %dHz, actual %dHZ div = %d)\n"	,	L_19
pr_info	,	F_172
dw_mci_pull_data32	,	F_109
i	,	V_116
irq	,	V_337
CMDARG	,	V_93
cmd_flags	,	V_91
p	,	V_134
"Synopsys Designware Multimedia Card Interface Driver\n"	,	L_84
"req"	,	L_10
s	,	V_2
dw_mci_get_dma_dir	,	F_27
dw_mci_start_request	,	F_63
v	,	V_3
is_first_req	,	V_159
RINTSTS	,	V_199
jiffies	,	V_201
"DW MMC controller at irq %d, "	,	L_75
"%s: Timeout waiting for dma_req to "	,	L_45
tuning_blk_pattern_4bit	,	V_283
"INTMASK:\t0x%08x\n"	,	L_7
dw_mci_regs_fops	,	V_40
"DMA initialization not found.\n"	,	L_42
dw_mci_req_fops	,	V_42
dw_mci_cleanup_slot	,	F_142
no_dma	,	V_382
SDMMC_CMD_RESP_EXP	,	V_70
DATA_OFFSET	,	V_406
mci_writel	,	F_18
"ciu clock not available\n"	,	L_65
dev_dbg	,	F_78
opcode	,	V_16
SDMMC_CMD	,	V_28
debugfs_create_x32	,	F_12
"start command: ARGR=0x%08x CMDR=0x%08x\n"	,	L_15
mci_writeq	,	F_111
DW_MCI_DATA_ERROR_FLAGS	,	V_297
"%s: could not alloc DMA memory\n"	,	L_38
int_mask	,	V_276
CONFIG_MMC_DW_IDMAC	,	F_48
CDETECT	,	V_273
tx_wmark	,	V_168
SDMMC_INT_CD	,	V_345
vqmmc	,	V_247
dw_mci_prep_stop_abort	,	F_20
DW_MMC_240A	,	V_177
ret	,	V_232
"%s: fifo/dma reset bits didn't "	,	L_47
dir_status	,	V_190
dw_mci_tasklet_func	,	F_93
mmc_add_host	,	F_139
MMC_PM_KEEP_POWER	,	V_413
part_buf32	,	V_321
"num-slots"	,	L_50
"completed_events"	,	L_13
dw_mci_idmac_start_dma	,	F_39
__dw_mci_start_request	,	F_61
STATE_DATA_BUSY	,	V_310
SDMMC_CLKENA	,	V_31
MMC_TIMING_MMC_HS200	,	V_179
force_clkinit	,	V_203
DW_MCI_QUIRK_BROKEN_CARD_DETECTION	,	V_272
dw_mci_get_ro	,	F_79
dw_mci_command_complete	,	F_89
"Platform data must supply num_slots.\n"	,	L_60
"failed to initialize debugfs for slot\n"	,	L_14
IDMAC_DES0_DIC	,	V_125
SDMMC_STATUS_BUSY	,	V_253
mci_writew	,	F_103
sg_mapping_iter	,	V_324
sg_dma_address	,	F_36
MMC_SEND_STATUS	,	V_58
INTMASK	,	V_186
STATE_WAITING_CMD11_DONE	,	V_205
private	,	V_6
"failed to enable vqmmc regulator\n"	,	L_23
SDMMC_CTRL_ALL_RESET_FLAGS	,	V_404
bytes_xfered	,	V_20
dev_vdbg	,	F_22
dw_mci_translate_sglist	,	F_34
idmac_desc_64addr	,	V_118
dw_mci_pull_data64	,	F_112
tasklet_init	,	F_165
idmac_desc	,	V_131
dw_mci_idmac_init	,	F_41
timeout	,	V_200
MMC_WRITE_BLOCK	,	V_84
ENOMEDIUM	,	V_228
caps2	,	V_370
SDMMC_CMD_STOP	,	V_57
max_uv	,	V_258
EVENT_DATA_ERROR	,	V_308
signal_voltage	,	V_259
root	,	V_36
enb	,	V_275
"supports-highspeed"	,	L_58
SDMMC_INT_RCRC	,	V_292
SDMMC_CTRL_DMA_RESET	,	V_112
SDMMC_CTYPE_4BIT	,	V_235
BYTCNT	,	V_219
sdio_id0	,	V_357
set_ios	,	V_241
mmc_of_parse	,	F_138
mmc_data	,	V_12
blocks	,	V_21
length	,	V_121
spin_unlock	,	F_95
spin_unlock_bh	,	F_4
max_segs	,	V_372
DMA_BIT_MASK	,	F_146
err_dmaunmap	,	V_409
part_buf16	,	V_318
SDMMC_CTRL_INT_ENABLE	,	V_411
MMC_STOP_TRANSMISSION	,	V_52
__clk_old	,	V_208
SDMMC_UHS_18V	,	V_256
CDTHRCTL	,	V_182
MMC_GO_IDLE_STATE	,	V_53
"remove slot %d\n"	,	L_83
tuning_data	,	V_278
DW_MCI_FREQ_MIN	,	V_360
dw_mci_init_slot	,	F_132
dw_mci_submit_data	,	F_53
ENOMEM	,	V_356
"Unable to set bus rate to %uHz\n"	,	L_67
"slot %d init failed\n"	,	L_78
mem_addr	,	V_122
ciu_out	,	V_390
gpio_ro	,	V_262
read_only	,	V_261
lock	,	V_15
id	,	V_67
CMD	,	V_94
v18	,	V_255
to_platform_device	,	F_137
init	,	V_384
dw_mci_init_debugfs	,	F_9
dw_mci_set_part_bytes	,	F_96
"Voltage change didn't complete\n"	,	L_21
MMC_POWER_OFF	,	V_250
regulator_disable	,	F_74
dw_mci_parse_dt	,	F_151
fifo_width	,	V_162
IDINTEN64	,	V_145
IRQ_HANDLED	,	V_347
SDMMC_CMD_START	,	V_95
"state"	,	L_11
SDMMC_IDMAC_INT_NI	,	V_146
SDMMC_INT_SDIO	,	F_60
mmc_ios	,	V_229
"CTRL:\t0x%08x\n"	,	L_6
SDMMC_INT_CMD_DONE	,	V_344
cmd	,	V_10
pending_events	,	V_45
fifo_depth	,	V_171
SDMMC_CMD_RESP_CRC	,	V_74
status	,	V_251
"card-detect-delay"	,	L_56
ring_size	,	V_135
dma_64bit_address	,	V_117
SDMMC_IDMAC_INT_RI	,	V_147
MMC_DATA_READ	,	V_175
list_add_tail	,	F_66
"Undefined command(%d) for tuning\n"	,	L_30
verid	,	V_176
file	,	V_24
dw_mci_request_end	,	F_88
EVENT_XFER_COMPLETE	,	V_100
IS_ERR_VALUE	,	F_81
blk_settings	,	V_371
dw_mci_ctrl_rd_thld	,	F_50
u16	,	T_2
err	,	V_41
cnt	,	V_313
max_seg_size	,	V_376
EVENT_CMD_COMPLETE	,	V_304
use_dma	,	V_160
dw_mci_of_get_slot_quirks	,	F_130
disable	,	V_181
dw_mci_state	,	V_302
SDMMC_INT_DRTO	,	V_298
complete	,	V_346
ocr_avail	,	V_365
blksz_depth	,	V_164
DW_MCI_ERROR_FLAGS	,	V_410
PWREN	,	V_249
SDMMC_IDMAC_INT_TI	,	V_148
dw_mci_pull_data	,	F_114
IDMAC_INT_CLR	,	V_144
SDMMC_IDMAC_SWRESET	,	V_108
detect_delay_ms	,	V_336
STATUS	,	V_252
of_quirks	,	V_392
u32	,	V_43
host	,	V_14
SD_IO_RW_EXTENDED	,	V_88
DW_MCI_SLOT_QUIRK_NO_WRITE_PROTECT	,	V_264
mmc_command	,	V_9
init_slots	,	V_398
tasklet_schedule	,	F_33
vqmmc_enabled	,	V_248
dw_mci_regs_open	,	F_8
completed_events	,	V_46
IDINTEN	,	V_152
dw_mci_remove	,	F_168
SDMMC_SET_FIFOTH	,	F_49
pm_flags	,	V_412
SDMMC_CLKEN_LOW_PWR	,	V_66
cleanup	,	V_99
stop_cmdr	,	V_96
MMC_TIMING_MMC_DDR52	,	V_240
DW_MMC_CARD_PRESENT	,	V_227
present	,	V_267
DBADDRU	,	V_150
mmc_request_done	,	F_69
init_cnt	,	V_315
SDMMC_STATUS_DMA_REQ	,	V_389
consumed	,	V_330
num_slots	,	V_333
devm_kzalloc	,	F_152
SDMMC_INT_RTO	,	V_290
np	,	V_350
DBADDRL	,	V_149
dw_mci_interrupt	,	F_124
"IDMAC supports 64-bit address mode.\n"	,	L_36
"CMD:\t0x%08x\n"	,	L_5
tx_wmark_invers	,	V_169
MMC_RSP_SPI_R5	,	V_89
slot	,	V_5
debugfs_create_u32	,	F_11
MMC_DATA_STREAM	,	V_76
SDMMC_CMD_PRV_DAT_WAIT	,	V_59
quirk	,	V_353
piter	,	V_328
SDMMC_INT_DCRC	,	V_299
SDMMC_CMD_UPD_CLK	,	V_68
mci_send_cmd	,	F_19
SDMMC_CMD_VOLT_SWITCH	,	V_62
dw_mci_reset	,	F_92
cur_slot	,	V_216
STATE_SENDING_CMD	,	V_63
dto	,	V_323
MMC_SEND_TUNING_BLOCK_HS200	,	V_280
"fifo-depth"	,	L_53
dw_mci_data_complete	,	F_91
tuning_blk_pattern_8bit	,	V_282
set_bit	,	F_26
"pending_events"	,	L_12
DW_MCI_QUIRK_RETRY_DELAY	,	V_296
"clock-frequency"	,	L_57
mmc_request	,	V_7
dev_warn	,	F_65
sg_dma_len	,	F_35
mmc_priv	,	F_15
DW_MCI_FREQ_MAX	,	V_362
SDMMC_RINTSTS	,	V_27
dev_id	,	V_338
"assuming 1 slot is available\n"	,	L_52
MMC_WRITE_MULTIPLE_BLOCK	,	V_85
u64	,	T_1
dw_mci_resume	,	F_170
SDMMC_CMD_DAT_WR	,	V_79
MMC_POWER_UP	,	V_243
"%d bit host data width, "	,	L_76
"biu"	,	L_61
mmc_gpio_get_ro	,	F_80
spin_lock_bh	,	F_2
SG_MITER_TO_SG	,	V_194
IS_ERR	,	F_71
dw_mci_pull_part_bytes	,	F_99
devm_request_irq	,	F_166
err_clk_ciu	,	V_402
spin_lock_init	,	F_161
DIV_ROUND_UP	,	F_58
SDMMC_CLKEN_ENABLE	,	V_211
shift	,	V_325
"implementation specific clock setup failed\n"	,	L_70
ENOSYS	,	V_279
"CLKENA:\t0x%08x\n"	,	L_8
SDMMC_CMD_STRM_MODE	,	V_77
supply	,	V_244
CONFIG_DEBUG_FS	,	V_377
dw_mci_switch_voltage	,	F_76
len	,	V_316
brd	,	V_269
dw_mci_request	,	F_67
fifoth_val	,	V_165
dmam_alloc_coherent	,	F_148
state	,	V_44
ctrl_id	,	V_354
dma_map_sg	,	F_44
defined	,	F_140
blksz	,	V_22
SDMMC_CMD_INIT	,	V_222
remain	,	V_326
SDMMC_INTMASK	,	V_30
smp_wmb	,	F_119
"IDMAC supports 32-bit address mode.\n"	,	L_37
tasklet	,	V_115
CTYPE	,	V_213
MMC_RSP_PRESENT	,	V_69
node	,	V_37
dw_mci_cmd_interrupt	,	F_121
dw_mci_pre_dma_transfer	,	F_42
dw_mci_slot	,	V_4
MMC_VDD_33_34	,	V_367
prev_blksz	,	V_184
WRTPRT	,	V_266
blk_pattern	,	V_281
GFP_KERNEL	,	V_380
items	,	V_320
device	,	V_349
EINPROGRESS	,	V_51
"biu clock not available\n"	,	L_62
pdata	,	V_270
ctrl	,	V_386
SD_IO_RW_DIRECT	,	V_55
__be32	,	T_5
DW_MCI_QUIRK_NO_WRITE_PROTECT	,	V_265
freq	,	V_355
des6	,	V_137
DW_MCI_SEND_STATUS	,	V_192
des7	,	V_139
des4	,	V_127
stop_abort	,	V_81
des5	,	V_128
device_node	,	V_348
des2	,	V_132
dw_mci_probe	,	F_156
i_private	,	V_25
dw_mci_idmac_complete_dma	,	F_32
des3	,	V_141
seq_printf	,	F_3
"fifo-depth property not found, using "	,	L_54
min	,	F_98
sg	,	V_104
send_stop_abort	,	F_24
cmdr	,	V_50
DW_MMC_CARD_NEED_INIT	,	V_221
arg	,	V_17
dw_mci_enable_sdio_irq	,	F_86
DATA_240A_OFFSET	,	V_407
addr_config	,	V_378
"ciu"	,	L_64
dw_mci_card_busy	,	F_75
MMC_CAP_MMC_HIGHSPEED	,	V_395
be32_to_cpup	,	F_129
scatterlist	,	V_155
dw_mci_tuning_data	,	V_277
u8	,	T_4
seq_file	,	V_1
SG_MITER_ATOMIC	,	V_193
"Internal DMAC interrupt fix enabled.\n"	,	L_82
dw_mci_pull_final_bytes	,	F_100
regs	,	V_231
mmc_detect_change	,	F_123
SDMMC_CTYPE_8BIT	,	V_237
"clear but ciu was reset, doing clock update\n"	,	L_48
des0	,	V_123
sdmmc_cmd_bits	,	V_204
des1	,	V_140
buf	,	V_312
CTRL	,	V_110
IDSTS64	,	V_143
"RINTSTS:\t0x%08x\n"	,	L_4
SDMMC_CTRL	,	V_29
clk_en_a	,	V_61
ERR_PTR	,	F_153
"card is not present\n"	,	L_29
mdelay	,	F_90
"Regulator set error %d: %d - %d\n"	,	L_24
CLKDIV	,	V_210
INIT_LIST_HEAD	,	F_162
MMC_VDD_32_33	,	V_366
dw_mci_start_command	,	F_21
"read-write"	,	L_27
SDMMC_IDMAC_FB	,	V_114
sg_dma	,	V_138
"STATUS:\t0x%08x\n"	,	L_3
priv	,	V_301
data_status	,	V_217
dw_mci_of_find_slot_node	,	F_126
DW_MCI_DMA_THRESHOLD	,	V_156
drv_data	,	V_49
"Platform data must supply bus speed\n"	,	L_68
fifo_size	,	V_397
"implementation specific init failed\n"	,	L_69
unlock	,	V_305
DBADDR	,	V_153
IDMAC_64ADDR_SET_BUFFER1_SIZE	,	F_37
WARN	,	F_163
"%d slots initialized\n"	,	L_79
clk_get_rate	,	F_160
part_buf_count	,	V_198
ETIMEDOUT	,	V_291
ops	,	V_334
"Slot quirk %s is deprecated\n"	,	L_33
regulator_set_voltage	,	F_77
IDMAC_DES0_CH	,	V_126
MMC_SEND_TUNING_BLOCK	,	V_284
dw_mci	,	V_34
vmmc	,	V_245
"regs"	,	L_9
idx	,	V_170
prev_state	,	V_303
desc	,	V_119
next	,	V_154
dw_mci_push_part_bytes	,	F_97
dw_mci_board	,	V_268
mmc	,	V_33
"%s: Unable to initialize "	,	L_40
RESP0	,	V_286
mmc_alloc_host	,	F_133
RESP1	,	V_287
thld_size	,	V_174
RESP2	,	V_288
dw_mci_req_open	,	F_5
RESP3	,	V_289
card_event	,	V_335
pending	,	V_339
SDMMC_CTRL_FIFO_RESET	,	V_388
err_clk_biu	,	V_401
SDMMC_INT_TXDR	,	V_188
dev_err	,	F_13
caps	,	V_368
CLKENA	,	V_65
bus_hz	,	V_207
setup_clock	,	V_403
"Timeout resetting block (ctrl reset %#x)\n"	,	L_44
of_property_read_u32_array	,	F_134
TMOUT	,	V_218
"Using internal DMA controller.\n"	,	L_39
power_mode	,	V_242
SDMMC_INT_EBE	,	V_300
max_blk_size	,	V_373
devm_clk_get	,	F_157
DW_MCI_CMD_ERROR_FLAGS	,	V_343
mmc_host	,	V_32
sg_miter_next	,	F_116
start	,	V_189
dentry	,	V_35
mmc_remove_host	,	F_143
dw_mci_idmac_ops	,	V_383
clk_disable_unprepare	,	F_167
"attempted to initialize %d slots, "	,	L_80
"sd sg_cpu: %#lx sg_dma: %#lx sg_len: %d\n"	,	L_17
"Defaulting to 32-bit access.\n"	,	L_72
host_cookie	,	V_103
part_buf	,	V_314
EILSEQ	,	V_293
dw_mci_get_cd	,	F_82
clock_frequency	,	V_391
dw_mci_regs_show	,	F_7
sg_miter_start	,	F_54
queue_node	,	V_225
"value of FIFOTH register as default\n"	,	L_55
regulator_enable	,	F_73
SDMMC_CTRL_RESET	,	V_387
IDMAC_DES0_ER	,	V_142
quirks	,	V_263
dw_mci_write_data_pio	,	F_120
SDMMC_IDMAC_ENABLE	,	V_113
max_req_size	,	V_375
of_find_property	,	F_155
VERID	,	V_405
SD_SWITCH_VOLTAGE	,	V_60
dw_mci_init	,	F_171
MMC_TIMING_UHS_SDR104	,	V_180
dev_info	,	F_59
dw_mci_disable_low_power	,	F_85
SDMMC_INT_RXDR	,	V_187
BLKSIZ	,	V_220
MMC_SIGNAL_VOLTAGE_330	,	V_260
IDMAC_DES0_FD	,	V_129
MMC_RSP_R1B	,	V_86
"Version ID is %04x\n"	,	L_73
dw_mci_dma_cleanup	,	F_28
DMA_TO_DEVICE	,	V_101
cmdflags	,	V_215
MMC_READ_MULTIPLE_BLOCK	,	V_83
single_open	,	F_6
STATE_SENDING_CMD11	,	V_64
bus_width	,	V_233
"reg"	,	L_32
CLKSRC	,	V_209
"platform data not available\n"	,	L_59
sg_cpu	,	V_120
dw_mci_exit	,	F_173
PLDMND	,	V_133
data_shift	,	V_163
cmd_status	,	V_202
"data error, status 0x%08x\n"	,	L_31
sdio_id	,	V_212
dw_mci_req_show	,	F_1
dw_mci_idmac_reset	,	F_30
dw_mci_execute_tuning	,	F_87
IDSTS	,	V_151
f_min	,	V_359
__func__	,	V_381
dma_unmap_sg	,	F_29
PAGE_SIZE	,	V_136
reset	,	V_385
"clear during reset\n"	,	L_46
ENODEV	,	V_183
"Using PIO mode.\n"	,	L_43
MMC_RSP_CRC	,	V_73
flags	,	V_18
CONFIG_HAVE_EFFICIENT_UNALIGNED_ACCESS	,	F_105
of_get_property	,	F_128
debugfs_create_file	,	F_10
err_host_allocated	,	V_364
bmod	,	V_106
dw_mci_queue_request	,	F_64
parse_dt	,	V_393
mmc_regulator_set_ocr	,	F_72
"num-slots property not found, "	,	L_51
for_each_child_of_node	,	F_127
mmc_free_host	,	F_141
execute_tuning	,	V_285
dw_mci_prepare_command	,	F_14
clk_prepare_enable	,	F_158
part_buf_start	,	V_197
"queue request: state=%d\n"	,	L_20
ciu_clk	,	V_400
debugfs_root	,	V_38
dma_set_coherent_mask	,	F_147
EPROBE_DEFER	,	V_363
mszs	,	V_161
dw_mci_set_ios	,	F_70
fcnt	,	V_327
mrq	,	V_8
gpio_cd	,	V_271
EINVAL	,	V_157
dw_mci_drv_data	,	V_48
MMC_READ_SINGLE_BLOCK	,	V_82
dw_mci_pre_req	,	F_45
vdd	,	V_246
EVENT_DATA_COMPLETE	,	V_311
width	,	V_396
SDMMC_GET_VERID	,	F_164
__init	,	T_6
__exit	,	T_7
SDMMC_CTRL_DMA_ENABLE	,	V_185
queue	,	V_226
BMOD	,	V_107
"DMA Controller.\n"	,	L_41
data	,	V_13
rx_wmark	,	V_167
clken_low_pwr	,	V_274
dw_mci_adjust_fifoth	,	F_47
push_data	,	V_332
IS_ENABLED	,	F_150
dw_mci_push_data32	,	F_108
MMC_CAP_SD_HIGHSPEED	,	V_394
dma_ops	,	V_98
mmc_gpio_get_cd	,	F_83
biu_clk	,	V_399
"DMA complete\n"	,	L_16
dw_mci_suspend	,	F_169
dw_mci_ops	,	V_358
IDMAC_SET_BUFFER1_SIZE	,	F_38
offset	,	V_158
dw_mci_idmac_stop_dma	,	F_31
SDMMC_INT_DATA_OVER	,	V_341
timing	,	V_178
sg_miter_stop	,	F_118
DW_MCI_RECV_STATUS	,	V_191
dw_mci_init_dma	,	F_144
IDMAC_DES0_OWN	,	V_124
done	,	V_172
prepare_command	,	V_80
ctype	,	V_214
DATA	,	F_104
"failed to enable ciu clock\n"	,	L_66
STATE_SENDING_DATA	,	V_307
class_dev	,	V_47
clk_set_rate	,	F_159
sg_len	,	V_105
pm_caps	,	V_369
f_max	,	V_361
of_alias_get_id	,	F_136
MMC_DATA_WRITE	,	V_78
"could not allocate memory for pdata\n"	,	L_49
IDMAC_DES0_LD	,	V_130
SDMMC_CTYPE_1BIT	,	V_238
mci_readw	,	F_107
"read-only"	,	L_26
msecs_to_jiffies	,	F_55
dw_mci_setup_bus	,	F_57
mci_readl	,	F_17
dw_mci_stop_dma	,	F_25
using_dma	,	V_97
pull_data	,	V_322
dw_mci_submit_data_dma	,	F_52
mci_readq	,	F_113
SDMMC_CTRL_USE_IDMAC	,	V_111
FIFOTH	,	V_173
dw_mci_read_data_pio	,	F_115
"HCON reports a reserved host data width!\n"	,	L_71
MMC_BUS_WIDTH_4	,	V_234
UHS_REG	,	V_239
spin_lock	,	F_94
SDMMC_STATUS	,	V_26
msize	,	V_166
dw_mci_push_data16	,	F_101
addr	,	V_329
MMC_BUS_WIDTH_8	,	V_236
STATE_SENDING_STOP	,	V_306
"but failed on all\n"	,	L_81
MMC_RSP_R5	,	V_90
"failed to enable vmmc regulator\n"	,	L_22
temp	,	V_109
resp	,	V_19
MMC_RSP_136	,	V_71
irqreturn_t	,	T_3
WARN_ON	,	F_16
data_offset	,	V_317
"clock-freq-min-max"	,	L_34
test_and_clear_bit	,	F_62
of_slot_quirks	,	V_352
sbc	,	V_223
STATE_IDLE	,	V_224
"Timeout sending command (cmd %#x arg %#x status %#x)\n"	,	L_18
dw_mci_post_req	,	F_46
"card is %s\n"	,	L_25
cpu_relax	,	F_149
