// Seed: 359548818
module module_0 (
    input id_0,
    output id_1,
    input id_2,
    input logic id_3
);
  always begin
    id_1 <= 1 | 1;
    id_1 <= -1'h0;
    id_1 = 1;
  end
  logic id_4;
endmodule
