$comment
	File created using the following command:
		vcd file xor_vhdl.msim.vcd -direction
$end
$date
	Mon Jun 11 22:42:44 2018
$end
$version
	ModelSim Version 10.1d
$end
$timescale
	1ps
$end
$scope module xor_vhdl_vlg_vec_tst $end
$var reg 1 ! x1 $end
$var reg 1 " x2 $end
$var wire 1 # f $end
$var wire 1 $ sampler $end
$scope module i1 $end
$var wire 1 % gnd $end
$var wire 1 & vcc $end
$var wire 1 ' unknown $end
$var tri1 1 ( devclrn $end
$var tri1 1 ) devpor $end
$var tri1 1 * devoe $end
$var wire 1 + x1~combout $end
$var wire 1 , x2~combout $end
$var wire 1 - f~0_combout $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
0"
x#
x$
0%
1&
x'
1(
1)
1*
0+
0,
x-
$end
#5401
0-
#8741
0#
#50000
1"
0$
#50844
1,
#55855
1-
#59195
1#
#100000
1!
0"
1$
#100844
0,
#100874
1+
#150000
1"
0$
#150844
1,
#155855
0-
#159195
0#
#200000
