@W: FX474 |User-specified initial value defined for some sequential elements which can prevent optimum synthesis results from being achieved. 
@W: BN709 :"j:\source_bac\gowin_board\gw2a_lv18pg484\test_prj\gw2a18_test\src\top.v":50:20:50:25|Converting bidirection inout port tx_sda to output port. Because it's a pure output port
@W: BN709 :"j:\source_bac\gowin_board\gw2a_lv18pg484\test_prj\gw2a18_test\src\top.v":50:20:50:25|Converting bidirection inout port tx_sda to output port. Because it's a pure output port
@W: MT531 :"j:\source_bac\gowin_board\gw2a_lv18pg484\test_prj\gw2a18_test\src\uart\uart_data_gen.v":45:4:45:9|Found signal identified as System clock which controls 258 sequential elements including II_0.uart_data_gen.work_en.  Using this clock, which has no specified timing constraint, can prevent conversion of gated or generated clocks and can adversely impact design performance. 
@W: MT529 :"j:\source_bac\gowin_board\gw2a_lv18pg484\test_prj\gw2a18_test\src\btn_deb.v":35:4:35:9|Found inferred clock hdmi_out_top|clk_in_inferred_clock which controls 131 sequential elements including hdmi_out_top.btn_ctl.genblk1\.genblk1\.II_0.time_cnt[17]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"j:\source_bac\gowin_board\gw2a_lv18pg484\test_prj\gw2a18_test\src\outputserdes.v":43:11:43:16|Found inferred clock TMDS_pll|clkout_inferred_clock which controls 4 sequential elements including hdmi_out_top.rgb2dvi.clockserializer.OSER10. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"j:\source_bac\gowin_board\gw2a_lv18pg484\test_prj\gw2a18_test\src\btn_deb.v":35:4:35:9|Found inferred clock hdmi_out_top|clk_in1_inferred_clock which controls 130 sequential elements including hdmi_out_top.btn_ctl1.genblk1\.genblk1\.II_0.time_cnt[17]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"j:\source_bac\gowin_board\gw2a_lv18pg484\test_prj\gw2a18_test\src\btn_deb.v":35:4:35:9|Found inferred clock top|clk_50 which controls 53 sequential elements including key_ctl.genblk1\.genblk1\.U_btn_deb.time_cnt[17]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
