INFO: [VRFC 10-163] Analyzing VHDL file "D:/Privat/EDS/Projects/Labor/Labor2/Labor2.srcs/sources_1/new/7_seg.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'outsevenseg'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Privat/EDS/Projects/Labor/Labor2/Labor2.srcs/sources_1/new/Uhr.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Uhr'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Privat/EDS/Projects/Labor/Labor2/Labor2.srcs/sources_1/new/a_zaehler_eigen.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'zaehler_eigen'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Privat/EDS/Projects/Labor/Labor2/Labor2.srcs/sources_1/new/clock_divider_eigen.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'clock_divider_eigen'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Privat/EDS/Projects/Labor/Labor2/Labor2.srcs/sources_1/new/clockcounters.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'clockcounters'
