-- -------------------------------------------------------------
-- 
-- File Name: hdl_prj/hdlsrc/HDLRx/full_rx_ip_src_Reshape_to_original_size_block.vhd
-- Created: 2024-10-04 15:18:53
-- 
-- Generated by MATLAB 24.1, HDL Coder 24.1, and Simulink 24.1
-- 
-- -------------------------------------------------------------


-- -------------------------------------------------------------
-- 
-- Module: full_rx_ip_src_Reshape_to_original_size_block
-- Source Path: HDLRx/full_rx/rx_demodulator_full/channel_estimation_and_equalization/Channel Equalization/equalizer/Real 
-- Divide HDL Optimized1/Reshape to original siz
-- Hierarchy Level: 6
-- Model version: 1.101
-- 
-- -------------------------------------------------------------
LIBRARY IEEE;
USE IEEE.std_logic_1164.ALL;
USE IEEE.numeric_std.ALL;

ENTITY full_rx_ip_src_Reshape_to_original_size_block IS
  PORT( y                                 :   IN    std_logic_vector(11 DOWNTO 0);  -- sfix12_En10
        u                                 :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
        z                                 :   OUT   std_logic_vector(11 DOWNTO 0)  -- sfix12_En10
        );
END full_rx_ip_src_Reshape_to_original_size_block;


ARCHITECTURE rtl OF full_rx_ip_src_Reshape_to_original_size_block IS

  -- Signals
  SIGNAL y_signed                         : signed(11 DOWNTO 0);  -- sfix12_En10
  SIGNAL u_signed                         : signed(15 DOWNTO 0);  -- sfix16_En14
  SIGNAL z_tmp                            : signed(11 DOWNTO 0);  -- sfix12_En10

BEGIN
  y_signed <= signed(y);

  u_signed <= signed(u);

  z_tmp <= y_signed;

  z <= std_logic_vector(z_tmp);

END rtl;

