Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.1 (win64) Build 2188600 Wed Apr  4 18:40:38 MDT 2018
| Date         : Wed Jan 19 14:24:29 2022
| Host         : DESKTOP-026M7H9 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file FPGA_TOP_timing_summary_routed.rpt -pb FPGA_TOP_timing_summary_routed.pb -rpx FPGA_TOP_timing_summary_routed.rpx -warn_on_violation
| Design       : FPGA_TOP
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.21 2018-02-08
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There is 1 register/latch pin with no clock driven by root clock pin: r_spi_clk_reg[0]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There is 1 pin that is not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 7 input ports with no input delay specified. (HIGH)

 There is 1 input port with no input delay but user has a false path constraint. (MEDIUM)


6. checking no_output_delay
---------------------------
 There are 21 ports with no output delay specified. (HIGH)

 There is 1 port with no output delay but user has a false path constraint (MEDIUM)

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.345        0.000                      0                 4350        0.045        0.000                      0                 4350        4.500        0.000                       0                  2167  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                  Waveform(ns)         Period(ns)      Frequency(MHz)
-----                  ------------         ----------      --------------
clkgen/inst/ICLK12MHZ  {0.000 41.666}       83.333          12.000          
  OCLK100MHZ_CLKGEN    {0.000 5.000}        10.000          100.000         
  clkfbout_CLKGEN      {0.000 41.666}       83.333          12.000          
sys_clk_pin            {0.000 41.660}       83.330          12.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                      WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                      -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clkgen/inst/ICLK12MHZ                                                                                                                                                   16.667        0.000                       0                     1  
  OCLK100MHZ_CLKGEN          1.345        0.000                      0                 4284        0.045        0.000                      0                 4284        4.500        0.000                       0                  2128  
  clkfbout_CLKGEN                                                                                                                                                       16.667        0.000                       0                     3  
sys_clk_pin                 78.816        0.000                      0                   66        0.265        0.000                      0                   66       41.160        0.000                       0                    35  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clkgen/inst/ICLK12MHZ
  To Clock:  clkgen/inst/ICLK12MHZ

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       16.667ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkgen/inst/ICLK12MHZ
Waveform(ns):       { 0.000 41.667 }
Period(ns):         83.333
Sources:            { clkgen/inst/ICLK12MHZ }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         83.333      82.084     MMCME2_ADV_X1Y0  clkgen/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       83.333      16.667     MMCME2_ADV_X1Y0  clkgen/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            10.000        41.667      31.667     MMCME2_ADV_X1Y0  clkgen/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            10.000        41.667      31.667     MMCME2_ADV_X1Y0  clkgen/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            10.000        41.667      31.667     MMCME2_ADV_X1Y0  clkgen/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            10.000        41.667      31.667     MMCME2_ADV_X1Y0  clkgen/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  OCLK100MHZ_CLKGEN
  To Clock:  OCLK100MHZ_CLKGEN

Setup :            0  Failing Endpoints,  Worst Slack        1.345ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.045ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.345ns  (required time - arrival time)
  Source:                 mosi_buffer_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by OCLK100MHZ_CLKGEN  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem_reg[115][4]/D
                            (rising edge-triggered cell FDRE clocked by OCLK100MHZ_CLKGEN  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             OCLK100MHZ_CLKGEN
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (OCLK100MHZ_CLKGEN rise@10.000ns - OCLK100MHZ_CLKGEN rise@0.000ns)
  Data Path Delay:        8.340ns  (logic 0.518ns (6.211%)  route 7.822ns (93.789%))
  Logic Levels:           0  
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.432ns = ( 11.432 - 10.000 ) 
    Source Clock Delay      (SCD):    1.555ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock OCLK100MHZ_CLKGEN rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  ICLK_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.575     1.575    clkgen/inst/ICLK12MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    clkgen/inst/OCLK100MHZ_CLKGEN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clkgen/inst/clkout1_buf/O
                         net (fo=2126, routed)        1.555     1.555    clk100
    SLICE_X56Y62         FDRE                                         r  mosi_buffer_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y62         FDRE (Prop_fdre_C_Q)         0.518     2.073 r  mosi_buffer_reg[3]/Q
                         net (fo=261, routed)         7.822     9.895    mosi_buffer[3]
    SLICE_X54Y81         FDRE                                         r  mem_reg[115][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock OCLK100MHZ_CLKGEN rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    10.000 r  ICLK_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.457    11.457    clkgen/inst/ICLK12MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129     8.328 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     9.909    clkgen/inst/OCLK100MHZ_CLKGEN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.000 r  clkgen/inst/clkout1_buf/O
                         net (fo=2126, routed)        1.432    11.432    clk100
    SLICE_X54Y81         FDRE                                         r  mem_reg[115][4]/C
                         clock pessimism              0.078    11.510    
                         clock uncertainty           -0.243    11.267    
    SLICE_X54Y81         FDRE (Setup_fdre_C_D)       -0.028    11.239    mem_reg[115][4]
  -------------------------------------------------------------------
                         required time                         11.239    
                         arrival time                          -9.895    
  -------------------------------------------------------------------
                         slack                                  1.345    

Slack (MET) :             1.524ns  (required time - arrival time)
  Source:                 mosi_buffer_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by OCLK100MHZ_CLKGEN  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem_reg[12][4]/D
                            (rising edge-triggered cell FDRE clocked by OCLK100MHZ_CLKGEN  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             OCLK100MHZ_CLKGEN
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (OCLK100MHZ_CLKGEN rise@10.000ns - OCLK100MHZ_CLKGEN rise@0.000ns)
  Data Path Delay:        8.179ns  (logic 0.518ns (6.333%)  route 7.661ns (93.667%))
  Logic Levels:           0  
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.438ns = ( 11.438 - 10.000 ) 
    Source Clock Delay      (SCD):    1.555ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock OCLK100MHZ_CLKGEN rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  ICLK_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.575     1.575    clkgen/inst/ICLK12MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    clkgen/inst/OCLK100MHZ_CLKGEN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clkgen/inst/clkout1_buf/O
                         net (fo=2126, routed)        1.555     1.555    clk100
    SLICE_X56Y62         FDRE                                         r  mosi_buffer_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y62         FDRE (Prop_fdre_C_Q)         0.518     2.073 r  mosi_buffer_reg[3]/Q
                         net (fo=261, routed)         7.661     9.734    mosi_buffer[3]
    SLICE_X54Y87         FDRE                                         r  mem_reg[12][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock OCLK100MHZ_CLKGEN rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    10.000 r  ICLK_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.457    11.457    clkgen/inst/ICLK12MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129     8.328 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     9.909    clkgen/inst/OCLK100MHZ_CLKGEN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.000 r  clkgen/inst/clkout1_buf/O
                         net (fo=2126, routed)        1.438    11.438    clk100
    SLICE_X54Y87         FDRE                                         r  mem_reg[12][4]/C
                         clock pessimism              0.078    11.516    
                         clock uncertainty           -0.243    11.273    
    SLICE_X54Y87         FDRE (Setup_fdre_C_D)       -0.016    11.257    mem_reg[12][4]
  -------------------------------------------------------------------
                         required time                         11.257    
                         arrival time                          -9.734    
  -------------------------------------------------------------------
                         slack                                  1.524    

Slack (MET) :             1.544ns  (required time - arrival time)
  Source:                 mosi_buffer_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by OCLK100MHZ_CLKGEN  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem_reg[3][4]/D
                            (rising edge-triggered cell FDRE clocked by OCLK100MHZ_CLKGEN  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             OCLK100MHZ_CLKGEN
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (OCLK100MHZ_CLKGEN rise@10.000ns - OCLK100MHZ_CLKGEN rise@0.000ns)
  Data Path Delay:        8.161ns  (logic 0.518ns (6.348%)  route 7.643ns (93.652%))
  Logic Levels:           0  
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.440ns = ( 11.440 - 10.000 ) 
    Source Clock Delay      (SCD):    1.555ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock OCLK100MHZ_CLKGEN rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  ICLK_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.575     1.575    clkgen/inst/ICLK12MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    clkgen/inst/OCLK100MHZ_CLKGEN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clkgen/inst/clkout1_buf/O
                         net (fo=2126, routed)        1.555     1.555    clk100
    SLICE_X56Y62         FDRE                                         r  mosi_buffer_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y62         FDRE (Prop_fdre_C_Q)         0.518     2.073 r  mosi_buffer_reg[3]/Q
                         net (fo=261, routed)         7.643     9.716    mosi_buffer[3]
    SLICE_X56Y88         FDRE                                         r  mem_reg[3][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock OCLK100MHZ_CLKGEN rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    10.000 r  ICLK_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.457    11.457    clkgen/inst/ICLK12MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129     8.328 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     9.909    clkgen/inst/OCLK100MHZ_CLKGEN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.000 r  clkgen/inst/clkout1_buf/O
                         net (fo=2126, routed)        1.440    11.440    clk100
    SLICE_X56Y88         FDRE                                         r  mem_reg[3][4]/C
                         clock pessimism              0.078    11.518    
                         clock uncertainty           -0.243    11.275    
    SLICE_X56Y88         FDRE (Setup_fdre_C_D)       -0.016    11.259    mem_reg[3][4]
  -------------------------------------------------------------------
                         required time                         11.259    
                         arrival time                          -9.716    
  -------------------------------------------------------------------
                         slack                                  1.544    

Slack (MET) :             1.589ns  (required time - arrival time)
  Source:                 mosi_buffer_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by OCLK100MHZ_CLKGEN  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem_reg[13][4]/D
                            (rising edge-triggered cell FDRE clocked by OCLK100MHZ_CLKGEN  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             OCLK100MHZ_CLKGEN
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (OCLK100MHZ_CLKGEN rise@10.000ns - OCLK100MHZ_CLKGEN rise@0.000ns)
  Data Path Delay:        8.047ns  (logic 0.518ns (6.437%)  route 7.529ns (93.563%))
  Logic Levels:           0  
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.436ns = ( 11.436 - 10.000 ) 
    Source Clock Delay      (SCD):    1.555ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock OCLK100MHZ_CLKGEN rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  ICLK_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.575     1.575    clkgen/inst/ICLK12MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    clkgen/inst/OCLK100MHZ_CLKGEN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clkgen/inst/clkout1_buf/O
                         net (fo=2126, routed)        1.555     1.555    clk100
    SLICE_X56Y62         FDRE                                         r  mosi_buffer_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y62         FDRE (Prop_fdre_C_Q)         0.518     2.073 r  mosi_buffer_reg[3]/Q
                         net (fo=261, routed)         7.529     9.602    mosi_buffer[3]
    SLICE_X55Y84         FDRE                                         r  mem_reg[13][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock OCLK100MHZ_CLKGEN rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    10.000 r  ICLK_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.457    11.457    clkgen/inst/ICLK12MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129     8.328 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     9.909    clkgen/inst/OCLK100MHZ_CLKGEN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.000 r  clkgen/inst/clkout1_buf/O
                         net (fo=2126, routed)        1.436    11.436    clk100
    SLICE_X55Y84         FDRE                                         r  mem_reg[13][4]/C
                         clock pessimism              0.078    11.514    
                         clock uncertainty           -0.243    11.271    
    SLICE_X55Y84         FDRE (Setup_fdre_C_D)       -0.081    11.190    mem_reg[13][4]
  -------------------------------------------------------------------
                         required time                         11.190    
                         arrival time                          -9.602    
  -------------------------------------------------------------------
                         slack                                  1.589    

Slack (MET) :             1.622ns  (required time - arrival time)
  Source:                 mosi_buffer_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by OCLK100MHZ_CLKGEN  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem_reg[9][4]/D
                            (rising edge-triggered cell FDRE clocked by OCLK100MHZ_CLKGEN  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             OCLK100MHZ_CLKGEN
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (OCLK100MHZ_CLKGEN rise@10.000ns - OCLK100MHZ_CLKGEN rise@0.000ns)
  Data Path Delay:        8.038ns  (logic 0.518ns (6.444%)  route 7.520ns (93.556%))
  Logic Levels:           0  
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.438ns = ( 11.438 - 10.000 ) 
    Source Clock Delay      (SCD):    1.555ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock OCLK100MHZ_CLKGEN rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  ICLK_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.575     1.575    clkgen/inst/ICLK12MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    clkgen/inst/OCLK100MHZ_CLKGEN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clkgen/inst/clkout1_buf/O
                         net (fo=2126, routed)        1.555     1.555    clk100
    SLICE_X56Y62         FDRE                                         r  mosi_buffer_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y62         FDRE (Prop_fdre_C_Q)         0.518     2.073 r  mosi_buffer_reg[3]/Q
                         net (fo=261, routed)         7.520     9.593    mosi_buffer[3]
    SLICE_X55Y87         FDRE                                         r  mem_reg[9][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock OCLK100MHZ_CLKGEN rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    10.000 r  ICLK_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.457    11.457    clkgen/inst/ICLK12MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129     8.328 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     9.909    clkgen/inst/OCLK100MHZ_CLKGEN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.000 r  clkgen/inst/clkout1_buf/O
                         net (fo=2126, routed)        1.438    11.438    clk100
    SLICE_X55Y87         FDRE                                         r  mem_reg[9][4]/C
                         clock pessimism              0.078    11.516    
                         clock uncertainty           -0.243    11.273    
    SLICE_X55Y87         FDRE (Setup_fdre_C_D)       -0.058    11.215    mem_reg[9][4]
  -------------------------------------------------------------------
                         required time                         11.215    
                         arrival time                          -9.593    
  -------------------------------------------------------------------
                         slack                                  1.622    

Slack (MET) :             1.657ns  (required time - arrival time)
  Source:                 mosi_buffer_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by OCLK100MHZ_CLKGEN  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem_reg[8][4]/D
                            (rising edge-triggered cell FDRE clocked by OCLK100MHZ_CLKGEN  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             OCLK100MHZ_CLKGEN
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (OCLK100MHZ_CLKGEN rise@10.000ns - OCLK100MHZ_CLKGEN rise@0.000ns)
  Data Path Delay:        7.981ns  (logic 0.518ns (6.490%)  route 7.463ns (93.510%))
  Logic Levels:           0  
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.439ns = ( 11.439 - 10.000 ) 
    Source Clock Delay      (SCD):    1.555ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock OCLK100MHZ_CLKGEN rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  ICLK_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.575     1.575    clkgen/inst/ICLK12MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    clkgen/inst/OCLK100MHZ_CLKGEN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clkgen/inst/clkout1_buf/O
                         net (fo=2126, routed)        1.555     1.555    clk100
    SLICE_X56Y62         FDRE                                         r  mosi_buffer_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y62         FDRE (Prop_fdre_C_Q)         0.518     2.073 r  mosi_buffer_reg[3]/Q
                         net (fo=261, routed)         7.463     9.536    mosi_buffer[3]
    SLICE_X55Y88         FDRE                                         r  mem_reg[8][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock OCLK100MHZ_CLKGEN rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    10.000 r  ICLK_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.457    11.457    clkgen/inst/ICLK12MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129     8.328 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     9.909    clkgen/inst/OCLK100MHZ_CLKGEN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.000 r  clkgen/inst/clkout1_buf/O
                         net (fo=2126, routed)        1.439    11.439    clk100
    SLICE_X55Y88         FDRE                                         r  mem_reg[8][4]/C
                         clock pessimism              0.078    11.517    
                         clock uncertainty           -0.243    11.274    
    SLICE_X55Y88         FDRE (Setup_fdre_C_D)       -0.081    11.193    mem_reg[8][4]
  -------------------------------------------------------------------
                         required time                         11.193    
                         arrival time                          -9.536    
  -------------------------------------------------------------------
                         slack                                  1.657    

Slack (MET) :             1.759ns  (required time - arrival time)
  Source:                 mosi_buffer_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by OCLK100MHZ_CLKGEN  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem_reg[11][4]/D
                            (rising edge-triggered cell FDRE clocked by OCLK100MHZ_CLKGEN  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             OCLK100MHZ_CLKGEN
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (OCLK100MHZ_CLKGEN rise@10.000ns - OCLK100MHZ_CLKGEN rise@0.000ns)
  Data Path Delay:        7.934ns  (logic 0.518ns (6.529%)  route 7.416ns (93.471%))
  Logic Levels:           0  
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.440ns = ( 11.440 - 10.000 ) 
    Source Clock Delay      (SCD):    1.555ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock OCLK100MHZ_CLKGEN rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  ICLK_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.575     1.575    clkgen/inst/ICLK12MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    clkgen/inst/OCLK100MHZ_CLKGEN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clkgen/inst/clkout1_buf/O
                         net (fo=2126, routed)        1.555     1.555    clk100
    SLICE_X56Y62         FDRE                                         r  mosi_buffer_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y62         FDRE (Prop_fdre_C_Q)         0.518     2.073 r  mosi_buffer_reg[3]/Q
                         net (fo=261, routed)         7.416     9.489    mosi_buffer[3]
    SLICE_X54Y90         FDRE                                         r  mem_reg[11][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock OCLK100MHZ_CLKGEN rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    10.000 r  ICLK_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.457    11.457    clkgen/inst/ICLK12MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129     8.328 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     9.909    clkgen/inst/OCLK100MHZ_CLKGEN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.000 r  clkgen/inst/clkout1_buf/O
                         net (fo=2126, routed)        1.440    11.440    clk100
    SLICE_X54Y90         FDRE                                         r  mem_reg[11][4]/C
                         clock pessimism              0.078    11.518    
                         clock uncertainty           -0.243    11.275    
    SLICE_X54Y90         FDRE (Setup_fdre_C_D)       -0.028    11.247    mem_reg[11][4]
  -------------------------------------------------------------------
                         required time                         11.247    
                         arrival time                          -9.489    
  -------------------------------------------------------------------
                         slack                                  1.759    

Slack (MET) :             1.775ns  (required time - arrival time)
  Source:                 mosi_buffer_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by OCLK100MHZ_CLKGEN  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem_reg[15][4]/D
                            (rising edge-triggered cell FDRE clocked by OCLK100MHZ_CLKGEN  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             OCLK100MHZ_CLKGEN
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (OCLK100MHZ_CLKGEN rise@10.000ns - OCLK100MHZ_CLKGEN rise@0.000ns)
  Data Path Delay:        7.897ns  (logic 0.518ns (6.559%)  route 7.379ns (93.441%))
  Logic Levels:           0  
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.437ns = ( 11.437 - 10.000 ) 
    Source Clock Delay      (SCD):    1.555ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock OCLK100MHZ_CLKGEN rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  ICLK_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.575     1.575    clkgen/inst/ICLK12MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    clkgen/inst/OCLK100MHZ_CLKGEN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clkgen/inst/clkout1_buf/O
                         net (fo=2126, routed)        1.555     1.555    clk100
    SLICE_X56Y62         FDRE                                         r  mosi_buffer_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y62         FDRE (Prop_fdre_C_Q)         0.518     2.073 r  mosi_buffer_reg[3]/Q
                         net (fo=261, routed)         7.379     9.452    mosi_buffer[3]
    SLICE_X54Y85         FDRE                                         r  mem_reg[15][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock OCLK100MHZ_CLKGEN rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    10.000 r  ICLK_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.457    11.457    clkgen/inst/ICLK12MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129     8.328 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     9.909    clkgen/inst/OCLK100MHZ_CLKGEN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.000 r  clkgen/inst/clkout1_buf/O
                         net (fo=2126, routed)        1.437    11.437    clk100
    SLICE_X54Y85         FDRE                                         r  mem_reg[15][4]/C
                         clock pessimism              0.078    11.515    
                         clock uncertainty           -0.243    11.272    
    SLICE_X54Y85         FDRE (Setup_fdre_C_D)       -0.045    11.227    mem_reg[15][4]
  -------------------------------------------------------------------
                         required time                         11.227    
                         arrival time                          -9.452    
  -------------------------------------------------------------------
                         slack                                  1.775    

Slack (MET) :             1.795ns  (required time - arrival time)
  Source:                 mosi_buffer_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by OCLK100MHZ_CLKGEN  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem_reg[1][4]/D
                            (rising edge-triggered cell FDRE clocked by OCLK100MHZ_CLKGEN  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             OCLK100MHZ_CLKGEN
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (OCLK100MHZ_CLKGEN rise@10.000ns - OCLK100MHZ_CLKGEN rise@0.000ns)
  Data Path Delay:        7.879ns  (logic 0.518ns (6.575%)  route 7.361ns (93.425%))
  Logic Levels:           0  
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.438ns = ( 11.438 - 10.000 ) 
    Source Clock Delay      (SCD):    1.555ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock OCLK100MHZ_CLKGEN rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  ICLK_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.575     1.575    clkgen/inst/ICLK12MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    clkgen/inst/OCLK100MHZ_CLKGEN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clkgen/inst/clkout1_buf/O
                         net (fo=2126, routed)        1.555     1.555    clk100
    SLICE_X56Y62         FDRE                                         r  mosi_buffer_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y62         FDRE (Prop_fdre_C_Q)         0.518     2.073 r  mosi_buffer_reg[3]/Q
                         net (fo=261, routed)         7.361     9.434    mosi_buffer[3]
    SLICE_X56Y85         FDRE                                         r  mem_reg[1][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock OCLK100MHZ_CLKGEN rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    10.000 r  ICLK_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.457    11.457    clkgen/inst/ICLK12MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129     8.328 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     9.909    clkgen/inst/OCLK100MHZ_CLKGEN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.000 r  clkgen/inst/clkout1_buf/O
                         net (fo=2126, routed)        1.438    11.438    clk100
    SLICE_X56Y85         FDRE                                         r  mem_reg[1][4]/C
                         clock pessimism              0.078    11.516    
                         clock uncertainty           -0.243    11.273    
    SLICE_X56Y85         FDRE (Setup_fdre_C_D)       -0.045    11.228    mem_reg[1][4]
  -------------------------------------------------------------------
                         required time                         11.228    
                         arrival time                          -9.434    
  -------------------------------------------------------------------
                         slack                                  1.795    

Slack (MET) :             1.799ns  (required time - arrival time)
  Source:                 mosi_buffer_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by OCLK100MHZ_CLKGEN  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem_reg[5][4]/D
                            (rising edge-triggered cell FDRE clocked by OCLK100MHZ_CLKGEN  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             OCLK100MHZ_CLKGEN
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (OCLK100MHZ_CLKGEN rise@10.000ns - OCLK100MHZ_CLKGEN rise@0.000ns)
  Data Path Delay:        7.895ns  (logic 0.518ns (6.561%)  route 7.377ns (93.439%))
  Logic Levels:           0  
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.441ns = ( 11.441 - 10.000 ) 
    Source Clock Delay      (SCD):    1.555ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock OCLK100MHZ_CLKGEN rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  ICLK_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.575     1.575    clkgen/inst/ICLK12MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    clkgen/inst/OCLK100MHZ_CLKGEN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clkgen/inst/clkout1_buf/O
                         net (fo=2126, routed)        1.555     1.555    clk100
    SLICE_X56Y62         FDRE                                         r  mosi_buffer_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y62         FDRE (Prop_fdre_C_Q)         0.518     2.073 r  mosi_buffer_reg[3]/Q
                         net (fo=261, routed)         7.377     9.450    mosi_buffer[3]
    SLICE_X56Y90         FDRE                                         r  mem_reg[5][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock OCLK100MHZ_CLKGEN rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    10.000 r  ICLK_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.457    11.457    clkgen/inst/ICLK12MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129     8.328 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     9.909    clkgen/inst/OCLK100MHZ_CLKGEN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.000 r  clkgen/inst/clkout1_buf/O
                         net (fo=2126, routed)        1.441    11.441    clk100
    SLICE_X56Y90         FDRE                                         r  mem_reg[5][4]/C
                         clock pessimism              0.078    11.519    
                         clock uncertainty           -0.243    11.276    
    SLICE_X56Y90         FDRE (Setup_fdre_C_D)       -0.028    11.248    mem_reg[5][4]
  -------------------------------------------------------------------
                         required time                         11.248    
                         arrival time                          -9.450    
  -------------------------------------------------------------------
                         slack                                  1.799    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 r_spi_mosi_reg[1]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by OCLK100MHZ_CLKGEN  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem_reg[247][0]/D
                            (rising edge-triggered cell FDRE clocked by OCLK100MHZ_CLKGEN  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             OCLK100MHZ_CLKGEN
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (OCLK100MHZ_CLKGEN rise@0.000ns - OCLK100MHZ_CLKGEN rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.141ns (37.558%)  route 0.234ns (62.442%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.822ns
    Source Clock Delay      (SCD):    0.557ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock OCLK100MHZ_CLKGEN rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  ICLK_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.549     0.549    clkgen/inst/ICLK12MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    clkgen/inst/OCLK100MHZ_CLKGEN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clkgen/inst/clkout1_buf/O
                         net (fo=2126, routed)        0.557     0.557    clk100
    SLICE_X36Y64         FDRE                                         r  r_spi_mosi_reg[1]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y64         FDRE (Prop_fdre_C_Q)         0.141     0.698 r  r_spi_mosi_reg[1]_rep__0/Q
                         net (fo=87, routed)          0.234     0.932    r_spi_mosi_reg[1]_rep__0_n_0
    SLICE_X35Y65         FDRE                                         r  mem_reg[247][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock OCLK100MHZ_CLKGEN rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  ICLK_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.817     0.817    clkgen/inst/ICLK12MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    clkgen/inst/OCLK100MHZ_CLKGEN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clkgen/inst/clkout1_buf/O
                         net (fo=2126, routed)        0.822     0.822    clk100
    SLICE_X35Y65         FDRE                                         r  mem_reg[247][0]/C
                         clock pessimism             -0.005     0.817    
    SLICE_X35Y65         FDRE (Hold_fdre_C_D)         0.070     0.887    mem_reg[247][0]
  -------------------------------------------------------------------
                         required time                         -0.887    
                         arrival time                           0.932    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 tx_byte_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by OCLK100MHZ_CLKGEN  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx_byte_cnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by OCLK100MHZ_CLKGEN  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             OCLK100MHZ_CLKGEN
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (OCLK100MHZ_CLKGEN rise@0.000ns - OCLK100MHZ_CLKGEN rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.189ns (58.578%)  route 0.134ns (41.422%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock OCLK100MHZ_CLKGEN rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  ICLK_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.549     0.549    clkgen/inst/ICLK12MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    clkgen/inst/OCLK100MHZ_CLKGEN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clkgen/inst/clkout1_buf/O
                         net (fo=2126, routed)        0.564     0.564    clk100
    SLICE_X57Y61         FDRE                                         r  tx_byte_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y61         FDRE (Prop_fdre_C_Q)         0.141     0.705 r  tx_byte_cnt_reg[0]/Q
                         net (fo=15, routed)          0.134     0.838    tx_byte_cnt_reg__0[0]
    SLICE_X56Y61         LUT4 (Prop_lut4_I0_O)        0.048     0.886 r  tx_byte_cnt[3]_i_1/O
                         net (fo=1, routed)           0.000     0.886    p_0_in__0[3]
    SLICE_X56Y61         FDRE                                         r  tx_byte_cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock OCLK100MHZ_CLKGEN rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  ICLK_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.817     0.817    clkgen/inst/ICLK12MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    clkgen/inst/OCLK100MHZ_CLKGEN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clkgen/inst/clkout1_buf/O
                         net (fo=2126, routed)        0.832     0.832    clk100
    SLICE_X56Y61         FDRE                                         r  tx_byte_cnt_reg[3]/C
                         clock pessimism             -0.256     0.577    
    SLICE_X56Y61         FDRE (Hold_fdre_C_D)         0.133     0.710    tx_byte_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.710    
                         arrival time                           0.886    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 r_spi_mosi_reg[1]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by OCLK100MHZ_CLKGEN  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem_reg[250][0]/D
                            (rising edge-triggered cell FDRE clocked by OCLK100MHZ_CLKGEN  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             OCLK100MHZ_CLKGEN
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (OCLK100MHZ_CLKGEN rise@0.000ns - OCLK100MHZ_CLKGEN rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.141ns (50.884%)  route 0.136ns (49.116%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.823ns
    Source Clock Delay      (SCD):    0.557ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock OCLK100MHZ_CLKGEN rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  ICLK_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.549     0.549    clkgen/inst/ICLK12MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    clkgen/inst/OCLK100MHZ_CLKGEN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clkgen/inst/clkout1_buf/O
                         net (fo=2126, routed)        0.557     0.557    clk100
    SLICE_X36Y64         FDRE                                         r  r_spi_mosi_reg[1]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y64         FDRE (Prop_fdre_C_Q)         0.141     0.698 r  r_spi_mosi_reg[1]_rep__0/Q
                         net (fo=87, routed)          0.136     0.834    r_spi_mosi_reg[1]_rep__0_n_0
    SLICE_X37Y65         FDRE                                         r  mem_reg[250][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock OCLK100MHZ_CLKGEN rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  ICLK_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.817     0.817    clkgen/inst/ICLK12MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    clkgen/inst/OCLK100MHZ_CLKGEN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clkgen/inst/clkout1_buf/O
                         net (fo=2126, routed)        0.823     0.823    clk100
    SLICE_X37Y65         FDRE                                         r  mem_reg[250][0]/C
                         clock pessimism             -0.253     0.571    
    SLICE_X37Y65         FDRE (Hold_fdre_C_D)         0.070     0.641    mem_reg[250][0]
  -------------------------------------------------------------------
                         required time                         -0.641    
                         arrival time                           0.834    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 r_spi_mosi_reg[1]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by OCLK100MHZ_CLKGEN  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem_reg[225][0]/D
                            (rising edge-triggered cell FDRE clocked by OCLK100MHZ_CLKGEN  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             OCLK100MHZ_CLKGEN
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (OCLK100MHZ_CLKGEN rise@0.000ns - OCLK100MHZ_CLKGEN rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.141ns (47.350%)  route 0.157ns (52.650%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.824ns
    Source Clock Delay      (SCD):    0.557ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock OCLK100MHZ_CLKGEN rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  ICLK_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.549     0.549    clkgen/inst/ICLK12MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    clkgen/inst/OCLK100MHZ_CLKGEN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clkgen/inst/clkout1_buf/O
                         net (fo=2126, routed)        0.557     0.557    clk100
    SLICE_X36Y64         FDRE                                         r  r_spi_mosi_reg[1]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y64         FDRE (Prop_fdre_C_Q)         0.141     0.698 r  r_spi_mosi_reg[1]_rep__0/Q
                         net (fo=87, routed)          0.157     0.854    r_spi_mosi_reg[1]_rep__0_n_0
    SLICE_X39Y64         FDRE                                         r  mem_reg[225][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock OCLK100MHZ_CLKGEN rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  ICLK_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.817     0.817    clkgen/inst/ICLK12MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    clkgen/inst/OCLK100MHZ_CLKGEN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clkgen/inst/clkout1_buf/O
                         net (fo=2126, routed)        0.824     0.824    clk100
    SLICE_X39Y64         FDRE                                         r  mem_reg[225][0]/C
                         clock pessimism             -0.253     0.572    
    SLICE_X39Y64         FDRE (Hold_fdre_C_D)         0.070     0.642    mem_reg[225][0]
  -------------------------------------------------------------------
                         required time                         -0.642    
                         arrival time                           0.854    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 r_spi_mosi_reg[1]_rep/C
                            (rising edge-triggered cell FDRE clocked by OCLK100MHZ_CLKGEN  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem_reg[144][0]/D
                            (rising edge-triggered cell FDRE clocked by OCLK100MHZ_CLKGEN  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             OCLK100MHZ_CLKGEN
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (OCLK100MHZ_CLKGEN rise@0.000ns - OCLK100MHZ_CLKGEN rise@0.000ns)
  Data Path Delay:        0.546ns  (logic 0.141ns (25.827%)  route 0.405ns (74.173%))
  Logic Levels:           0  
  Clock Path Skew:        0.256ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.817ns
    Source Clock Delay      (SCD):    0.557ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock OCLK100MHZ_CLKGEN rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  ICLK_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.549     0.549    clkgen/inst/ICLK12MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    clkgen/inst/OCLK100MHZ_CLKGEN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clkgen/inst/clkout1_buf/O
                         net (fo=2126, routed)        0.557     0.557    clk100
    SLICE_X36Y64         FDRE                                         r  r_spi_mosi_reg[1]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y64         FDRE (Prop_fdre_C_Q)         0.141     0.698 r  r_spi_mosi_reg[1]_rep/Q
                         net (fo=87, routed)          0.405     1.103    r_spi_mosi_reg[1]_rep_n_0
    SLICE_X34Y70         FDRE                                         r  mem_reg[144][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock OCLK100MHZ_CLKGEN rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  ICLK_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.817     0.817    clkgen/inst/ICLK12MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    clkgen/inst/OCLK100MHZ_CLKGEN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clkgen/inst/clkout1_buf/O
                         net (fo=2126, routed)        0.817     0.817    clk100
    SLICE_X34Y70         FDRE                                         r  mem_reg[144][0]/C
                         clock pessimism             -0.005     0.813    
    SLICE_X34Y70         FDRE (Hold_fdre_C_D)         0.059     0.872    mem_reg[144][0]
  -------------------------------------------------------------------
                         required time                         -0.871    
                         arrival time                           1.103    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 tx_byte_cnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by OCLK100MHZ_CLKGEN  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx_byte_cnt_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by OCLK100MHZ_CLKGEN  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             OCLK100MHZ_CLKGEN
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (OCLK100MHZ_CLKGEN rise@0.000ns - OCLK100MHZ_CLKGEN rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.186ns (56.112%)  route 0.145ns (43.888%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock OCLK100MHZ_CLKGEN rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  ICLK_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.549     0.549    clkgen/inst/ICLK12MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    clkgen/inst/OCLK100MHZ_CLKGEN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clkgen/inst/clkout1_buf/O
                         net (fo=2126, routed)        0.562     0.562    clk100
    SLICE_X55Y61         FDRE                                         r  tx_byte_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y61         FDRE (Prop_fdre_C_Q)         0.141     0.703 r  tx_byte_cnt_reg[5]/Q
                         net (fo=5, routed)           0.145     0.848    tx_byte_cnt_reg__0[5]
    SLICE_X55Y61         LUT6 (Prop_lut6_I5_O)        0.045     0.893 r  tx_byte_cnt[5]_i_1/O
                         net (fo=1, routed)           0.000     0.893    p_0_in__0[5]
    SLICE_X55Y61         FDRE                                         r  tx_byte_cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock OCLK100MHZ_CLKGEN rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  ICLK_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.817     0.817    clkgen/inst/ICLK12MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    clkgen/inst/OCLK100MHZ_CLKGEN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clkgen/inst/clkout1_buf/O
                         net (fo=2126, routed)        0.832     0.832    clk100
    SLICE_X55Y61         FDRE                                         r  tx_byte_cnt_reg[5]/C
                         clock pessimism             -0.271     0.562    
    SLICE_X55Y61         FDRE (Hold_fdre_C_D)         0.092     0.654    tx_byte_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.654    
                         arrival time                           0.893    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.257ns  (arrival time - required time)
  Source:                 tx_byte_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by OCLK100MHZ_CLKGEN  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx_byte_cnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by OCLK100MHZ_CLKGEN  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             OCLK100MHZ_CLKGEN
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (OCLK100MHZ_CLKGEN rise@0.000ns - OCLK100MHZ_CLKGEN rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.183ns (50.533%)  route 0.179ns (49.467%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock OCLK100MHZ_CLKGEN rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  ICLK_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.549     0.549    clkgen/inst/ICLK12MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    clkgen/inst/OCLK100MHZ_CLKGEN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clkgen/inst/clkout1_buf/O
                         net (fo=2126, routed)        0.562     0.562    clk100
    SLICE_X55Y61         FDRE                                         r  tx_byte_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y61         FDRE (Prop_fdre_C_Q)         0.141     0.703 r  tx_byte_cnt_reg[4]/Q
                         net (fo=6, routed)           0.179     0.882    tx_byte_cnt_reg__0[4]
    SLICE_X55Y61         LUT5 (Prop_lut5_I4_O)        0.042     0.924 r  tx_byte_cnt[4]_i_1/O
                         net (fo=1, routed)           0.000     0.924    p_0_in__0[4]
    SLICE_X55Y61         FDRE                                         r  tx_byte_cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock OCLK100MHZ_CLKGEN rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  ICLK_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.817     0.817    clkgen/inst/ICLK12MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    clkgen/inst/OCLK100MHZ_CLKGEN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clkgen/inst/clkout1_buf/O
                         net (fo=2126, routed)        0.832     0.832    clk100
    SLICE_X55Y61         FDRE                                         r  tx_byte_cnt_reg[4]/C
                         clock pessimism             -0.271     0.562    
    SLICE_X55Y61         FDRE (Hold_fdre_C_D)         0.105     0.667    tx_byte_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.667    
                         arrival time                           0.924    
  -------------------------------------------------------------------
                         slack                                  0.257    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 tx_bit_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by OCLK100MHZ_CLKGEN  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx_bit_cnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by OCLK100MHZ_CLKGEN  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             OCLK100MHZ_CLKGEN
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (OCLK100MHZ_CLKGEN rise@0.000ns - OCLK100MHZ_CLKGEN rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.186ns (47.321%)  route 0.207ns (52.679%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock OCLK100MHZ_CLKGEN rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  ICLK_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.549     0.549    clkgen/inst/ICLK12MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    clkgen/inst/OCLK100MHZ_CLKGEN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clkgen/inst/clkout1_buf/O
                         net (fo=2126, routed)        0.562     0.562    clk100
    SLICE_X57Y63         FDRE                                         r  tx_bit_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y63         FDRE (Prop_fdre_C_Q)         0.141     0.703 r  tx_bit_cnt_reg[2]/Q
                         net (fo=12, routed)          0.207     0.910    tx_bit_cnt[2]
    SLICE_X56Y63         LUT6 (Prop_lut6_I4_O)        0.045     0.955 r  tx_bit_cnt[4]_i_1/O
                         net (fo=1, routed)           0.000     0.955    tx_bit_cnt[4]_i_1_n_0
    SLICE_X56Y63         FDRE                                         r  tx_bit_cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock OCLK100MHZ_CLKGEN rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  ICLK_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.817     0.817    clkgen/inst/ICLK12MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    clkgen/inst/OCLK100MHZ_CLKGEN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clkgen/inst/clkout1_buf/O
                         net (fo=2126, routed)        0.829     0.829    clk100
    SLICE_X56Y63         FDRE                                         r  tx_bit_cnt_reg[4]/C
                         clock pessimism             -0.255     0.575    
    SLICE_X56Y63         FDRE (Hold_fdre_C_D)         0.121     0.696    tx_bit_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.696    
                         arrival time                           0.955    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 r_spi_mosi_reg[1]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by OCLK100MHZ_CLKGEN  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem_reg[246][0]/D
                            (rising edge-triggered cell FDRE clocked by OCLK100MHZ_CLKGEN  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             OCLK100MHZ_CLKGEN
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (OCLK100MHZ_CLKGEN rise@0.000ns - OCLK100MHZ_CLKGEN rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.141ns (41.081%)  route 0.202ns (58.919%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.823ns
    Source Clock Delay      (SCD):    0.557ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock OCLK100MHZ_CLKGEN rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  ICLK_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.549     0.549    clkgen/inst/ICLK12MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    clkgen/inst/OCLK100MHZ_CLKGEN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clkgen/inst/clkout1_buf/O
                         net (fo=2126, routed)        0.557     0.557    clk100
    SLICE_X36Y64         FDRE                                         r  r_spi_mosi_reg[1]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y64         FDRE (Prop_fdre_C_Q)         0.141     0.698 r  r_spi_mosi_reg[1]_rep__0/Q
                         net (fo=87, routed)          0.202     0.900    r_spi_mosi_reg[1]_rep__0_n_0
    SLICE_X36Y65         FDRE                                         r  mem_reg[246][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock OCLK100MHZ_CLKGEN rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  ICLK_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.817     0.817    clkgen/inst/ICLK12MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    clkgen/inst/OCLK100MHZ_CLKGEN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clkgen/inst/clkout1_buf/O
                         net (fo=2126, routed)        0.823     0.823    clk100
    SLICE_X36Y65         FDRE                                         r  mem_reg[246][0]/C
                         clock pessimism             -0.253     0.571    
    SLICE_X36Y65         FDRE (Hold_fdre_C_D)         0.070     0.641    mem_reg[246][0]
  -------------------------------------------------------------------
                         required time                         -0.641    
                         arrival time                           0.900    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 r_spi_xcs_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by OCLK100MHZ_CLKGEN  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r_spi_xcs_reg[1]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by OCLK100MHZ_CLKGEN  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             OCLK100MHZ_CLKGEN
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (OCLK100MHZ_CLKGEN rise@0.000ns - OCLK100MHZ_CLKGEN rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.141ns (42.829%)  route 0.188ns (57.171%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock OCLK100MHZ_CLKGEN rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  ICLK_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.549     0.549    clkgen/inst/ICLK12MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    clkgen/inst/OCLK100MHZ_CLKGEN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clkgen/inst/clkout1_buf/O
                         net (fo=2126, routed)        0.560     0.560    clk100
    SLICE_X28Y37         FDRE                                         r  r_spi_xcs_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y37         FDRE (Prop_fdre_C_Q)         0.141     0.701 r  r_spi_xcs_reg[0]/Q
                         net (fo=2, routed)           0.188     0.889    r_spi_xcs[0]
    SLICE_X28Y37         FDRE                                         r  r_spi_xcs_reg[1]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock OCLK100MHZ_CLKGEN rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  ICLK_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.817     0.817    clkgen/inst/ICLK12MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    clkgen/inst/OCLK100MHZ_CLKGEN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clkgen/inst/clkout1_buf/O
                         net (fo=2126, routed)        0.829     0.829    clk100
    SLICE_X28Y37         FDRE                                         r  r_spi_xcs_reg[1]_lopt_replica/C
                         clock pessimism             -0.269     0.560    
    SLICE_X28Y37         FDRE (Hold_fdre_C_D)         0.066     0.626    r_spi_xcs_reg[1]_lopt_replica
  -------------------------------------------------------------------
                         required time                         -0.626    
                         arrival time                           0.889    
  -------------------------------------------------------------------
                         slack                                  0.263    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         OCLK100MHZ_CLKGEN
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clkgen/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0    clkgen/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clkgen/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X40Y77     mem_reg[108][4]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X40Y77     mem_reg[108][5]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X40Y77     mem_reg[108][6]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X40Y77     mem_reg[108][7]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X46Y75     mem_reg[109][0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X36Y75     mem_reg[109][1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X43Y77     mem_reg[109][2]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X46Y75     mem_reg[109][3]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  clkgen/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X46Y75     mem_reg[109][0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X36Y75     mem_reg[109][1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X46Y75     mem_reg[109][3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X36Y75     mem_reg[109][4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X46Y75     mem_reg[109][6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X39Y75     mem_reg[110][0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X54Y65     mem_reg[130][5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X61Y65     mem_reg[130][6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X61Y65     mem_reg[130][7]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X58Y65     mem_reg[131][0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X40Y77     mem_reg[108][4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X40Y77     mem_reg[108][5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X40Y77     mem_reg[108][6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X40Y77     mem_reg[108][7]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X46Y75     mem_reg[109][0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X43Y77     mem_reg[109][2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X46Y75     mem_reg[109][3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X36Y77     mem_reg[109][5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X46Y75     mem_reg[109][6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X43Y77     mem_reg[109][7]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_CLKGEN
  To Clock:  clkfbout_CLKGEN

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       16.667ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_CLKGEN
Waveform(ns):       { 0.000 41.667 }
Period(ns):         83.333
Sources:            { clkgen/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         83.333      81.178     BUFGCTRL_X0Y2    clkgen/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         83.333      82.084     MMCME2_ADV_X1Y0  clkgen/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         83.333      82.084     MMCME2_ADV_X1Y0  clkgen/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       83.333      16.667     MMCME2_ADV_X1Y0  clkgen/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       83.333      130.027    MMCME2_ADV_X1Y0  clkgen/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack       78.816ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.265ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       41.160ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             78.816ns  (required time - arrival time)
  Source:                 rst_btn/clk_cnt_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            rst_btn/clk_cnt_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.926ns  (logic 0.766ns (19.509%)  route 3.160ns (80.491%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.043ns = ( 88.373 - 83.330 ) 
    Source Clock Delay      (SCD):    5.351ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  ICLK (IN)
                         net (fo=0)                   0.000     0.000    ICLK
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  ICLK_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    ICLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.544 r  ICLK_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.807     5.351    rst_btn/ICLK
    SLICE_X2Y109         FDRE                                         r  rst_btn/clk_cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y109         FDRE (Prop_fdre_C_Q)         0.518     5.869 f  rst_btn/clk_cnt_reg[11]/Q
                         net (fo=2, routed)           1.074     6.943    rst_btn/clk_cnt_reg[11]
    SLICE_X3Y109         LUT6 (Prop_lut6_I1_O)        0.124     7.067 r  rst_btn/clk_cnt[0]_i_5/O
                         net (fo=1, routed)           0.877     7.943    rst_btn/clk_cnt[0]_i_5_n_0
    SLICE_X3Y109         LUT6 (Prop_lut6_I2_O)        0.124     8.067 r  rst_btn/clk_cnt[0]_i_1/O
                         net (fo=34, routed)          1.210     9.277    rst_btn/clear
    SLICE_X2Y113         FDRE                                         r  rst_btn/clk_cnt_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  ICLK (IN)
                         net (fo=0)                   0.000    83.330    ICLK
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  ICLK_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    ICLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    86.695 r  ICLK_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.678    88.373    rst_btn/ICLK
    SLICE_X2Y113         FDRE                                         r  rst_btn/clk_cnt_reg[24]/C
                         clock pessimism              0.280    88.653    
                         clock uncertainty           -0.035    88.618    
    SLICE_X2Y113         FDRE (Setup_fdre_C_R)       -0.524    88.094    rst_btn/clk_cnt_reg[24]
  -------------------------------------------------------------------
                         required time                         88.094    
                         arrival time                          -9.277    
  -------------------------------------------------------------------
                         slack                                 78.816    

Slack (MET) :             78.816ns  (required time - arrival time)
  Source:                 rst_btn/clk_cnt_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            rst_btn/clk_cnt_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.926ns  (logic 0.766ns (19.509%)  route 3.160ns (80.491%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.043ns = ( 88.373 - 83.330 ) 
    Source Clock Delay      (SCD):    5.351ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  ICLK (IN)
                         net (fo=0)                   0.000     0.000    ICLK
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  ICLK_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    ICLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.544 r  ICLK_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.807     5.351    rst_btn/ICLK
    SLICE_X2Y109         FDRE                                         r  rst_btn/clk_cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y109         FDRE (Prop_fdre_C_Q)         0.518     5.869 f  rst_btn/clk_cnt_reg[11]/Q
                         net (fo=2, routed)           1.074     6.943    rst_btn/clk_cnt_reg[11]
    SLICE_X3Y109         LUT6 (Prop_lut6_I1_O)        0.124     7.067 r  rst_btn/clk_cnt[0]_i_5/O
                         net (fo=1, routed)           0.877     7.943    rst_btn/clk_cnt[0]_i_5_n_0
    SLICE_X3Y109         LUT6 (Prop_lut6_I2_O)        0.124     8.067 r  rst_btn/clk_cnt[0]_i_1/O
                         net (fo=34, routed)          1.210     9.277    rst_btn/clear
    SLICE_X2Y113         FDRE                                         r  rst_btn/clk_cnt_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  ICLK (IN)
                         net (fo=0)                   0.000    83.330    ICLK
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  ICLK_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    ICLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    86.695 r  ICLK_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.678    88.373    rst_btn/ICLK
    SLICE_X2Y113         FDRE                                         r  rst_btn/clk_cnt_reg[25]/C
                         clock pessimism              0.280    88.653    
                         clock uncertainty           -0.035    88.618    
    SLICE_X2Y113         FDRE (Setup_fdre_C_R)       -0.524    88.094    rst_btn/clk_cnt_reg[25]
  -------------------------------------------------------------------
                         required time                         88.094    
                         arrival time                          -9.277    
  -------------------------------------------------------------------
                         slack                                 78.816    

Slack (MET) :             78.816ns  (required time - arrival time)
  Source:                 rst_btn/clk_cnt_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            rst_btn/clk_cnt_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.926ns  (logic 0.766ns (19.509%)  route 3.160ns (80.491%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.043ns = ( 88.373 - 83.330 ) 
    Source Clock Delay      (SCD):    5.351ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  ICLK (IN)
                         net (fo=0)                   0.000     0.000    ICLK
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  ICLK_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    ICLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.544 r  ICLK_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.807     5.351    rst_btn/ICLK
    SLICE_X2Y109         FDRE                                         r  rst_btn/clk_cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y109         FDRE (Prop_fdre_C_Q)         0.518     5.869 f  rst_btn/clk_cnt_reg[11]/Q
                         net (fo=2, routed)           1.074     6.943    rst_btn/clk_cnt_reg[11]
    SLICE_X3Y109         LUT6 (Prop_lut6_I1_O)        0.124     7.067 r  rst_btn/clk_cnt[0]_i_5/O
                         net (fo=1, routed)           0.877     7.943    rst_btn/clk_cnt[0]_i_5_n_0
    SLICE_X3Y109         LUT6 (Prop_lut6_I2_O)        0.124     8.067 r  rst_btn/clk_cnt[0]_i_1/O
                         net (fo=34, routed)          1.210     9.277    rst_btn/clear
    SLICE_X2Y113         FDRE                                         r  rst_btn/clk_cnt_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  ICLK (IN)
                         net (fo=0)                   0.000    83.330    ICLK
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  ICLK_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    ICLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    86.695 r  ICLK_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.678    88.373    rst_btn/ICLK
    SLICE_X2Y113         FDRE                                         r  rst_btn/clk_cnt_reg[26]/C
                         clock pessimism              0.280    88.653    
                         clock uncertainty           -0.035    88.618    
    SLICE_X2Y113         FDRE (Setup_fdre_C_R)       -0.524    88.094    rst_btn/clk_cnt_reg[26]
  -------------------------------------------------------------------
                         required time                         88.094    
                         arrival time                          -9.277    
  -------------------------------------------------------------------
                         slack                                 78.816    

Slack (MET) :             78.816ns  (required time - arrival time)
  Source:                 rst_btn/clk_cnt_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            rst_btn/clk_cnt_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.926ns  (logic 0.766ns (19.509%)  route 3.160ns (80.491%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.043ns = ( 88.373 - 83.330 ) 
    Source Clock Delay      (SCD):    5.351ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  ICLK (IN)
                         net (fo=0)                   0.000     0.000    ICLK
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  ICLK_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    ICLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.544 r  ICLK_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.807     5.351    rst_btn/ICLK
    SLICE_X2Y109         FDRE                                         r  rst_btn/clk_cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y109         FDRE (Prop_fdre_C_Q)         0.518     5.869 f  rst_btn/clk_cnt_reg[11]/Q
                         net (fo=2, routed)           1.074     6.943    rst_btn/clk_cnt_reg[11]
    SLICE_X3Y109         LUT6 (Prop_lut6_I1_O)        0.124     7.067 r  rst_btn/clk_cnt[0]_i_5/O
                         net (fo=1, routed)           0.877     7.943    rst_btn/clk_cnt[0]_i_5_n_0
    SLICE_X3Y109         LUT6 (Prop_lut6_I2_O)        0.124     8.067 r  rst_btn/clk_cnt[0]_i_1/O
                         net (fo=34, routed)          1.210     9.277    rst_btn/clear
    SLICE_X2Y113         FDRE                                         r  rst_btn/clk_cnt_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  ICLK (IN)
                         net (fo=0)                   0.000    83.330    ICLK
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  ICLK_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    ICLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    86.695 r  ICLK_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.678    88.373    rst_btn/ICLK
    SLICE_X2Y113         FDRE                                         r  rst_btn/clk_cnt_reg[27]/C
                         clock pessimism              0.280    88.653    
                         clock uncertainty           -0.035    88.618    
    SLICE_X2Y113         FDRE (Setup_fdre_C_R)       -0.524    88.094    rst_btn/clk_cnt_reg[27]
  -------------------------------------------------------------------
                         required time                         88.094    
                         arrival time                          -9.277    
  -------------------------------------------------------------------
                         slack                                 78.816    

Slack (MET) :             78.974ns  (required time - arrival time)
  Source:                 rst_btn/clk_cnt_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            rst_btn/clk_cnt_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.769ns  (logic 0.766ns (20.324%)  route 3.003ns (79.676%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.043ns = ( 88.373 - 83.330 ) 
    Source Clock Delay      (SCD):    5.351ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  ICLK (IN)
                         net (fo=0)                   0.000     0.000    ICLK
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  ICLK_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    ICLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.544 r  ICLK_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.807     5.351    rst_btn/ICLK
    SLICE_X2Y109         FDRE                                         r  rst_btn/clk_cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y109         FDRE (Prop_fdre_C_Q)         0.518     5.869 f  rst_btn/clk_cnt_reg[11]/Q
                         net (fo=2, routed)           1.074     6.943    rst_btn/clk_cnt_reg[11]
    SLICE_X3Y109         LUT6 (Prop_lut6_I1_O)        0.124     7.067 r  rst_btn/clk_cnt[0]_i_5/O
                         net (fo=1, routed)           0.877     7.943    rst_btn/clk_cnt[0]_i_5_n_0
    SLICE_X3Y109         LUT6 (Prop_lut6_I2_O)        0.124     8.067 r  rst_btn/clk_cnt[0]_i_1/O
                         net (fo=34, routed)          1.052     9.120    rst_btn/clear
    SLICE_X2Y114         FDRE                                         r  rst_btn/clk_cnt_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  ICLK (IN)
                         net (fo=0)                   0.000    83.330    ICLK
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  ICLK_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    ICLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    86.695 r  ICLK_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.678    88.373    rst_btn/ICLK
    SLICE_X2Y114         FDRE                                         r  rst_btn/clk_cnt_reg[28]/C
                         clock pessimism              0.280    88.653    
                         clock uncertainty           -0.035    88.618    
    SLICE_X2Y114         FDRE (Setup_fdre_C_R)       -0.524    88.094    rst_btn/clk_cnt_reg[28]
  -------------------------------------------------------------------
                         required time                         88.094    
                         arrival time                          -9.120    
  -------------------------------------------------------------------
                         slack                                 78.974    

Slack (MET) :             78.974ns  (required time - arrival time)
  Source:                 rst_btn/clk_cnt_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            rst_btn/clk_cnt_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.769ns  (logic 0.766ns (20.324%)  route 3.003ns (79.676%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.043ns = ( 88.373 - 83.330 ) 
    Source Clock Delay      (SCD):    5.351ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  ICLK (IN)
                         net (fo=0)                   0.000     0.000    ICLK
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  ICLK_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    ICLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.544 r  ICLK_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.807     5.351    rst_btn/ICLK
    SLICE_X2Y109         FDRE                                         r  rst_btn/clk_cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y109         FDRE (Prop_fdre_C_Q)         0.518     5.869 f  rst_btn/clk_cnt_reg[11]/Q
                         net (fo=2, routed)           1.074     6.943    rst_btn/clk_cnt_reg[11]
    SLICE_X3Y109         LUT6 (Prop_lut6_I1_O)        0.124     7.067 r  rst_btn/clk_cnt[0]_i_5/O
                         net (fo=1, routed)           0.877     7.943    rst_btn/clk_cnt[0]_i_5_n_0
    SLICE_X3Y109         LUT6 (Prop_lut6_I2_O)        0.124     8.067 r  rst_btn/clk_cnt[0]_i_1/O
                         net (fo=34, routed)          1.052     9.120    rst_btn/clear
    SLICE_X2Y114         FDRE                                         r  rst_btn/clk_cnt_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  ICLK (IN)
                         net (fo=0)                   0.000    83.330    ICLK
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  ICLK_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    ICLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    86.695 r  ICLK_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.678    88.373    rst_btn/ICLK
    SLICE_X2Y114         FDRE                                         r  rst_btn/clk_cnt_reg[29]/C
                         clock pessimism              0.280    88.653    
                         clock uncertainty           -0.035    88.618    
    SLICE_X2Y114         FDRE (Setup_fdre_C_R)       -0.524    88.094    rst_btn/clk_cnt_reg[29]
  -------------------------------------------------------------------
                         required time                         88.094    
                         arrival time                          -9.120    
  -------------------------------------------------------------------
                         slack                                 78.974    

Slack (MET) :             78.974ns  (required time - arrival time)
  Source:                 rst_btn/clk_cnt_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            rst_btn/clk_cnt_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.769ns  (logic 0.766ns (20.324%)  route 3.003ns (79.676%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.043ns = ( 88.373 - 83.330 ) 
    Source Clock Delay      (SCD):    5.351ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  ICLK (IN)
                         net (fo=0)                   0.000     0.000    ICLK
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  ICLK_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    ICLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.544 r  ICLK_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.807     5.351    rst_btn/ICLK
    SLICE_X2Y109         FDRE                                         r  rst_btn/clk_cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y109         FDRE (Prop_fdre_C_Q)         0.518     5.869 f  rst_btn/clk_cnt_reg[11]/Q
                         net (fo=2, routed)           1.074     6.943    rst_btn/clk_cnt_reg[11]
    SLICE_X3Y109         LUT6 (Prop_lut6_I1_O)        0.124     7.067 r  rst_btn/clk_cnt[0]_i_5/O
                         net (fo=1, routed)           0.877     7.943    rst_btn/clk_cnt[0]_i_5_n_0
    SLICE_X3Y109         LUT6 (Prop_lut6_I2_O)        0.124     8.067 r  rst_btn/clk_cnt[0]_i_1/O
                         net (fo=34, routed)          1.052     9.120    rst_btn/clear
    SLICE_X2Y114         FDRE                                         r  rst_btn/clk_cnt_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  ICLK (IN)
                         net (fo=0)                   0.000    83.330    ICLK
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  ICLK_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    ICLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    86.695 r  ICLK_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.678    88.373    rst_btn/ICLK
    SLICE_X2Y114         FDRE                                         r  rst_btn/clk_cnt_reg[30]/C
                         clock pessimism              0.280    88.653    
                         clock uncertainty           -0.035    88.618    
    SLICE_X2Y114         FDRE (Setup_fdre_C_R)       -0.524    88.094    rst_btn/clk_cnt_reg[30]
  -------------------------------------------------------------------
                         required time                         88.094    
                         arrival time                          -9.120    
  -------------------------------------------------------------------
                         slack                                 78.974    

Slack (MET) :             78.974ns  (required time - arrival time)
  Source:                 rst_btn/clk_cnt_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            rst_btn/clk_cnt_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.769ns  (logic 0.766ns (20.324%)  route 3.003ns (79.676%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.043ns = ( 88.373 - 83.330 ) 
    Source Clock Delay      (SCD):    5.351ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  ICLK (IN)
                         net (fo=0)                   0.000     0.000    ICLK
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  ICLK_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    ICLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.544 r  ICLK_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.807     5.351    rst_btn/ICLK
    SLICE_X2Y109         FDRE                                         r  rst_btn/clk_cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y109         FDRE (Prop_fdre_C_Q)         0.518     5.869 f  rst_btn/clk_cnt_reg[11]/Q
                         net (fo=2, routed)           1.074     6.943    rst_btn/clk_cnt_reg[11]
    SLICE_X3Y109         LUT6 (Prop_lut6_I1_O)        0.124     7.067 r  rst_btn/clk_cnt[0]_i_5/O
                         net (fo=1, routed)           0.877     7.943    rst_btn/clk_cnt[0]_i_5_n_0
    SLICE_X3Y109         LUT6 (Prop_lut6_I2_O)        0.124     8.067 r  rst_btn/clk_cnt[0]_i_1/O
                         net (fo=34, routed)          1.052     9.120    rst_btn/clear
    SLICE_X2Y114         FDRE                                         r  rst_btn/clk_cnt_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  ICLK (IN)
                         net (fo=0)                   0.000    83.330    ICLK
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  ICLK_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    ICLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    86.695 r  ICLK_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.678    88.373    rst_btn/ICLK
    SLICE_X2Y114         FDRE                                         r  rst_btn/clk_cnt_reg[31]/C
                         clock pessimism              0.280    88.653    
                         clock uncertainty           -0.035    88.618    
    SLICE_X2Y114         FDRE (Setup_fdre_C_R)       -0.524    88.094    rst_btn/clk_cnt_reg[31]
  -------------------------------------------------------------------
                         required time                         88.094    
                         arrival time                          -9.120    
  -------------------------------------------------------------------
                         slack                                 78.974    

Slack (MET) :             79.108ns  (required time - arrival time)
  Source:                 rst_btn/clk_cnt_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            rst_btn/clk_cnt_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.636ns  (logic 0.766ns (21.068%)  route 2.870ns (78.932%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.044ns = ( 88.374 - 83.330 ) 
    Source Clock Delay      (SCD):    5.351ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  ICLK (IN)
                         net (fo=0)                   0.000     0.000    ICLK
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  ICLK_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    ICLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.544 r  ICLK_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.807     5.351    rst_btn/ICLK
    SLICE_X2Y109         FDRE                                         r  rst_btn/clk_cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y109         FDRE (Prop_fdre_C_Q)         0.518     5.869 f  rst_btn/clk_cnt_reg[11]/Q
                         net (fo=2, routed)           1.074     6.943    rst_btn/clk_cnt_reg[11]
    SLICE_X3Y109         LUT6 (Prop_lut6_I1_O)        0.124     7.067 r  rst_btn/clk_cnt[0]_i_5/O
                         net (fo=1, routed)           0.877     7.943    rst_btn/clk_cnt[0]_i_5_n_0
    SLICE_X3Y109         LUT6 (Prop_lut6_I2_O)        0.124     8.067 r  rst_btn/clk_cnt[0]_i_1/O
                         net (fo=34, routed)          0.919     8.987    rst_btn/clear
    SLICE_X2Y112         FDRE                                         r  rst_btn/clk_cnt_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  ICLK (IN)
                         net (fo=0)                   0.000    83.330    ICLK
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  ICLK_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    ICLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    86.695 r  ICLK_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.679    88.374    rst_btn/ICLK
    SLICE_X2Y112         FDRE                                         r  rst_btn/clk_cnt_reg[20]/C
                         clock pessimism              0.280    88.654    
                         clock uncertainty           -0.035    88.619    
    SLICE_X2Y112         FDRE (Setup_fdre_C_R)       -0.524    88.095    rst_btn/clk_cnt_reg[20]
  -------------------------------------------------------------------
                         required time                         88.095    
                         arrival time                          -8.987    
  -------------------------------------------------------------------
                         slack                                 79.108    

Slack (MET) :             79.108ns  (required time - arrival time)
  Source:                 rst_btn/clk_cnt_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            rst_btn/clk_cnt_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.636ns  (logic 0.766ns (21.068%)  route 2.870ns (78.932%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.044ns = ( 88.374 - 83.330 ) 
    Source Clock Delay      (SCD):    5.351ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  ICLK (IN)
                         net (fo=0)                   0.000     0.000    ICLK
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  ICLK_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    ICLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.544 r  ICLK_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.807     5.351    rst_btn/ICLK
    SLICE_X2Y109         FDRE                                         r  rst_btn/clk_cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y109         FDRE (Prop_fdre_C_Q)         0.518     5.869 f  rst_btn/clk_cnt_reg[11]/Q
                         net (fo=2, routed)           1.074     6.943    rst_btn/clk_cnt_reg[11]
    SLICE_X3Y109         LUT6 (Prop_lut6_I1_O)        0.124     7.067 r  rst_btn/clk_cnt[0]_i_5/O
                         net (fo=1, routed)           0.877     7.943    rst_btn/clk_cnt[0]_i_5_n_0
    SLICE_X3Y109         LUT6 (Prop_lut6_I2_O)        0.124     8.067 r  rst_btn/clk_cnt[0]_i_1/O
                         net (fo=34, routed)          0.919     8.987    rst_btn/clear
    SLICE_X2Y112         FDRE                                         r  rst_btn/clk_cnt_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  ICLK (IN)
                         net (fo=0)                   0.000    83.330    ICLK
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  ICLK_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    ICLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    86.695 r  ICLK_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.679    88.374    rst_btn/ICLK
    SLICE_X2Y112         FDRE                                         r  rst_btn/clk_cnt_reg[21]/C
                         clock pessimism              0.280    88.654    
                         clock uncertainty           -0.035    88.619    
    SLICE_X2Y112         FDRE (Setup_fdre_C_R)       -0.524    88.095    rst_btn/clk_cnt_reg[21]
  -------------------------------------------------------------------
                         required time                         88.095    
                         arrival time                          -8.987    
  -------------------------------------------------------------------
                         slack                                 79.108    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 rst_btn/clk_cnt_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            rst_btn/clk_cnt_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.095ns
    Source Clock Delay      (SCD):    1.575ns
    Clock Pessimism Removal (CPR):    0.519ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  ICLK (IN)
                         net (fo=0)                   0.000     0.000    ICLK
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  ICLK_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    ICLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.904 r  ICLK_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.671     1.575    rst_btn/ICLK
    SLICE_X2Y114         FDRE                                         r  rst_btn/clk_cnt_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y114         FDRE (Prop_fdre_C_Q)         0.164     1.739 r  rst_btn/clk_cnt_reg[30]/Q
                         net (fo=2, routed)           0.125     1.865    rst_btn/clk_cnt_reg[30]
    SLICE_X2Y114         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.975 r  rst_btn/clk_cnt_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.975    rst_btn/clk_cnt_reg[28]_i_1_n_5
    SLICE_X2Y114         FDRE                                         r  rst_btn/clk_cnt_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  ICLK (IN)
                         net (fo=0)                   0.000     0.000    ICLK
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  ICLK_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    ICLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.149 r  ICLK_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.945     2.095    rst_btn/ICLK
    SLICE_X2Y114         FDRE                                         r  rst_btn/clk_cnt_reg[30]/C
                         clock pessimism             -0.519     1.575    
    SLICE_X2Y114         FDRE (Hold_fdre_C_D)         0.134     1.709    rst_btn/clk_cnt_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.709    
                         arrival time                           1.975    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 rst_btn/clk_cnt_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            rst_btn/clk_cnt_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.099ns
    Source Clock Delay      (SCD):    1.578ns
    Clock Pessimism Removal (CPR):    0.520ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  ICLK (IN)
                         net (fo=0)                   0.000     0.000    ICLK
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  ICLK_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    ICLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.904 r  ICLK_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.674     1.578    rst_btn/ICLK
    SLICE_X2Y109         FDRE                                         r  rst_btn/clk_cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y109         FDRE (Prop_fdre_C_Q)         0.164     1.742 r  rst_btn/clk_cnt_reg[10]/Q
                         net (fo=2, routed)           0.125     1.868    rst_btn/clk_cnt_reg[10]
    SLICE_X2Y109         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.978 r  rst_btn/clk_cnt_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.978    rst_btn/clk_cnt_reg[8]_i_1_n_5
    SLICE_X2Y109         FDRE                                         r  rst_btn/clk_cnt_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  ICLK (IN)
                         net (fo=0)                   0.000     0.000    ICLK
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  ICLK_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    ICLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.149 r  ICLK_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.949     2.099    rst_btn/ICLK
    SLICE_X2Y109         FDRE                                         r  rst_btn/clk_cnt_reg[10]/C
                         clock pessimism             -0.520     1.578    
    SLICE_X2Y109         FDRE (Hold_fdre_C_D)         0.134     1.712    rst_btn/clk_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.712    
                         arrival time                           1.978    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 rst_btn/clk_cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            rst_btn/clk_cnt_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.099ns
    Source Clock Delay      (SCD):    1.578ns
    Clock Pessimism Removal (CPR):    0.520ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  ICLK (IN)
                         net (fo=0)                   0.000     0.000    ICLK
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  ICLK_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    ICLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.904 r  ICLK_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.674     1.578    rst_btn/ICLK
    SLICE_X2Y108         FDRE                                         r  rst_btn/clk_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y108         FDRE (Prop_fdre_C_Q)         0.164     1.742 r  rst_btn/clk_cnt_reg[6]/Q
                         net (fo=2, routed)           0.125     1.868    rst_btn/clk_cnt_reg[6]
    SLICE_X2Y108         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.978 r  rst_btn/clk_cnt_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.978    rst_btn/clk_cnt_reg[4]_i_1_n_5
    SLICE_X2Y108         FDRE                                         r  rst_btn/clk_cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  ICLK (IN)
                         net (fo=0)                   0.000     0.000    ICLK
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  ICLK_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    ICLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.149 r  ICLK_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.949     2.099    rst_btn/ICLK
    SLICE_X2Y108         FDRE                                         r  rst_btn/clk_cnt_reg[6]/C
                         clock pessimism             -0.520     1.578    
    SLICE_X2Y108         FDRE (Hold_fdre_C_D)         0.134     1.712    rst_btn/clk_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.712    
                         arrival time                           1.978    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 rst_btn/clk_cnt_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            rst_btn/clk_cnt_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.098ns
    Source Clock Delay      (SCD):    1.577ns
    Clock Pessimism Removal (CPR):    0.520ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  ICLK (IN)
                         net (fo=0)                   0.000     0.000    ICLK
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  ICLK_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    ICLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.904 r  ICLK_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.673     1.577    rst_btn/ICLK
    SLICE_X2Y111         FDRE                                         r  rst_btn/clk_cnt_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y111         FDRE (Prop_fdre_C_Q)         0.164     1.741 r  rst_btn/clk_cnt_reg[18]/Q
                         net (fo=2, routed)           0.125     1.867    rst_btn/clk_cnt_reg[18]
    SLICE_X2Y111         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.977 r  rst_btn/clk_cnt_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.977    rst_btn/clk_cnt_reg[16]_i_1_n_5
    SLICE_X2Y111         FDRE                                         r  rst_btn/clk_cnt_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  ICLK (IN)
                         net (fo=0)                   0.000     0.000    ICLK
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  ICLK_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    ICLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.149 r  ICLK_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.948     2.098    rst_btn/ICLK
    SLICE_X2Y111         FDRE                                         r  rst_btn/clk_cnt_reg[18]/C
                         clock pessimism             -0.520     1.577    
    SLICE_X2Y111         FDRE (Hold_fdre_C_D)         0.134     1.711    rst_btn/clk_cnt_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.711    
                         arrival time                           1.977    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 rst_btn/clk_cnt_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            rst_btn/clk_cnt_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.274ns (68.524%)  route 0.126ns (31.476%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.096ns
    Source Clock Delay      (SCD):    1.576ns
    Clock Pessimism Removal (CPR):    0.519ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  ICLK (IN)
                         net (fo=0)                   0.000     0.000    ICLK
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  ICLK_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    ICLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.904 r  ICLK_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.672     1.576    rst_btn/ICLK
    SLICE_X2Y112         FDRE                                         r  rst_btn/clk_cnt_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y112         FDRE (Prop_fdre_C_Q)         0.164     1.740 r  rst_btn/clk_cnt_reg[22]/Q
                         net (fo=2, routed)           0.126     1.866    rst_btn/clk_cnt_reg[22]
    SLICE_X2Y112         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.976 r  rst_btn/clk_cnt_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.976    rst_btn/clk_cnt_reg[20]_i_1_n_5
    SLICE_X2Y112         FDRE                                         r  rst_btn/clk_cnt_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  ICLK (IN)
                         net (fo=0)                   0.000     0.000    ICLK
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  ICLK_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    ICLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.149 r  ICLK_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.946     2.096    rst_btn/ICLK
    SLICE_X2Y112         FDRE                                         r  rst_btn/clk_cnt_reg[22]/C
                         clock pessimism             -0.519     1.576    
    SLICE_X2Y112         FDRE (Hold_fdre_C_D)         0.134     1.710    rst_btn/clk_cnt_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.710    
                         arrival time                           1.976    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 rst_btn/clk_cnt_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            rst_btn/clk_cnt_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.095ns
    Source Clock Delay      (SCD):    1.575ns
    Clock Pessimism Removal (CPR):    0.519ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  ICLK (IN)
                         net (fo=0)                   0.000     0.000    ICLK
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  ICLK_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    ICLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.904 r  ICLK_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.671     1.575    rst_btn/ICLK
    SLICE_X2Y113         FDRE                                         r  rst_btn/clk_cnt_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y113         FDRE (Prop_fdre_C_Q)         0.164     1.739 r  rst_btn/clk_cnt_reg[26]/Q
                         net (fo=2, routed)           0.127     1.866    rst_btn/clk_cnt_reg[26]
    SLICE_X2Y113         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.976 r  rst_btn/clk_cnt_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.976    rst_btn/clk_cnt_reg[24]_i_1_n_5
    SLICE_X2Y113         FDRE                                         r  rst_btn/clk_cnt_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  ICLK (IN)
                         net (fo=0)                   0.000     0.000    ICLK
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  ICLK_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    ICLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.149 r  ICLK_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.945     2.095    rst_btn/ICLK
    SLICE_X2Y113         FDRE                                         r  rst_btn/clk_cnt_reg[26]/C
                         clock pessimism             -0.519     1.575    
    SLICE_X2Y113         FDRE (Hold_fdre_C_D)         0.134     1.709    rst_btn/clk_cnt_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.709    
                         arrival time                           1.976    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 rst_btn/clk_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            rst_btn/clk_cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.099ns
    Source Clock Delay      (SCD):    1.578ns
    Clock Pessimism Removal (CPR):    0.520ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  ICLK (IN)
                         net (fo=0)                   0.000     0.000    ICLK
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  ICLK_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    ICLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.904 r  ICLK_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.674     1.578    rst_btn/ICLK
    SLICE_X2Y107         FDRE                                         r  rst_btn/clk_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y107         FDRE (Prop_fdre_C_Q)         0.164     1.742 r  rst_btn/clk_cnt_reg[2]/Q
                         net (fo=2, routed)           0.127     1.869    rst_btn/clk_cnt_reg[2]
    SLICE_X2Y107         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.979 r  rst_btn/clk_cnt_reg[0]_i_2/O[2]
                         net (fo=1, routed)           0.000     1.979    rst_btn/clk_cnt_reg[0]_i_2_n_5
    SLICE_X2Y107         FDRE                                         r  rst_btn/clk_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  ICLK (IN)
                         net (fo=0)                   0.000     0.000    ICLK
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  ICLK_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    ICLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.149 r  ICLK_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.949     2.099    rst_btn/ICLK
    SLICE_X2Y107         FDRE                                         r  rst_btn/clk_cnt_reg[2]/C
                         clock pessimism             -0.520     1.578    
    SLICE_X2Y107         FDRE (Hold_fdre_C_D)         0.134     1.712    rst_btn/clk_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.712    
                         arrival time                           1.979    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 rst_btn/clk_cnt_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            rst_btn/clk_cnt_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.098ns
    Source Clock Delay      (SCD):    1.577ns
    Clock Pessimism Removal (CPR):    0.520ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  ICLK (IN)
                         net (fo=0)                   0.000     0.000    ICLK
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  ICLK_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    ICLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.904 r  ICLK_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.673     1.577    rst_btn/ICLK
    SLICE_X2Y110         FDRE                                         r  rst_btn/clk_cnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y110         FDRE (Prop_fdre_C_Q)         0.164     1.741 r  rst_btn/clk_cnt_reg[14]/Q
                         net (fo=2, routed)           0.127     1.868    rst_btn/clk_cnt_reg[14]
    SLICE_X2Y110         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.978 r  rst_btn/clk_cnt_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.978    rst_btn/clk_cnt_reg[12]_i_1_n_5
    SLICE_X2Y110         FDRE                                         r  rst_btn/clk_cnt_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  ICLK (IN)
                         net (fo=0)                   0.000     0.000    ICLK
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  ICLK_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    ICLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.149 r  ICLK_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.948     2.098    rst_btn/ICLK
    SLICE_X2Y110         FDRE                                         r  rst_btn/clk_cnt_reg[14]/C
                         clock pessimism             -0.520     1.577    
    SLICE_X2Y110         FDRE (Hold_fdre_C_D)         0.134     1.711    rst_btn/clk_cnt_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.711    
                         arrival time                           1.978    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 rst_btn/buffer_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            rst_btn/buffer_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.186ns (50.911%)  route 0.179ns (49.089%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.098ns
    Source Clock Delay      (SCD):    1.577ns
    Clock Pessimism Removal (CPR):    0.520ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  ICLK (IN)
                         net (fo=0)                   0.000     0.000    ICLK
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  ICLK_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    ICLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.904 r  ICLK_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.673     1.577    rst_btn/ICLK
    SLICE_X3Y111         FDRE                                         r  rst_btn/buffer_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y111         FDRE (Prop_fdre_C_Q)         0.141     1.718 r  rst_btn/buffer_reg[0]/Q
                         net (fo=3, routed)           0.179     1.897    rst_btn/buffer[0]
    SLICE_X3Y111         LUT4 (Prop_lut4_I3_O)        0.045     1.942 r  rst_btn/buffer[0]_i_1/O
                         net (fo=1, routed)           0.000     1.942    rst_btn/buffer[0]_i_1_n_0
    SLICE_X3Y111         FDRE                                         r  rst_btn/buffer_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  ICLK (IN)
                         net (fo=0)                   0.000     0.000    ICLK
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  ICLK_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    ICLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.149 r  ICLK_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.948     2.098    rst_btn/ICLK
    SLICE_X3Y111         FDRE                                         r  rst_btn/buffer_reg[0]/C
                         clock pessimism             -0.520     1.577    
    SLICE_X3Y111         FDRE (Hold_fdre_C_D)         0.091     1.668    rst_btn/buffer_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.668    
                         arrival time                           1.942    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 rst_btn/buffer_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            rst_btn/buffer_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.186ns (50.634%)  route 0.181ns (49.366%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.098ns
    Source Clock Delay      (SCD):    1.577ns
    Clock Pessimism Removal (CPR):    0.520ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  ICLK (IN)
                         net (fo=0)                   0.000     0.000    ICLK
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  ICLK_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    ICLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.904 r  ICLK_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.673     1.577    rst_btn/ICLK
    SLICE_X3Y111         FDRE                                         r  rst_btn/buffer_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y111         FDRE (Prop_fdre_C_Q)         0.141     1.718 r  rst_btn/buffer_reg[0]/Q
                         net (fo=3, routed)           0.181     1.899    rst_btn/buffer[0]
    SLICE_X3Y111         LUT3 (Prop_lut3_I0_O)        0.045     1.944 r  rst_btn/buffer[1]_i_1/O
                         net (fo=1, routed)           0.000     1.944    rst_btn/buffer[1]_i_1_n_0
    SLICE_X3Y111         FDRE                                         r  rst_btn/buffer_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  ICLK (IN)
                         net (fo=0)                   0.000     0.000    ICLK
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  ICLK_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    ICLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.149 r  ICLK_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.948     2.098    rst_btn/ICLK
    SLICE_X3Y111         FDRE                                         r  rst_btn/buffer_reg[1]/C
                         clock pessimism             -0.520     1.577    
    SLICE_X3Y111         FDRE (Hold_fdre_C_D)         0.092     1.669    rst_btn/buffer_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.669    
                         arrival time                           1.944    
  -------------------------------------------------------------------
                         slack                                  0.275    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 41.660 }
Period(ns):         83.330
Sources:            { ICLK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         83.330      81.175     BUFGCTRL_X0Y1  ICLK_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         83.330      82.330     SLICE_X3Y111   rst_btn/buffer_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.330      82.330     SLICE_X3Y111   rst_btn/buffer_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.330      82.330     SLICE_X2Y107   rst_btn/clk_cnt_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.330      82.330     SLICE_X2Y109   rst_btn/clk_cnt_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.330      82.330     SLICE_X2Y109   rst_btn/clk_cnt_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.330      82.330     SLICE_X2Y110   rst_btn/clk_cnt_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.330      82.330     SLICE_X2Y110   rst_btn/clk_cnt_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.330      82.330     SLICE_X2Y110   rst_btn/clk_cnt_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.330      82.330     SLICE_X2Y110   rst_btn/clk_cnt_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X2Y109   rst_btn/clk_cnt_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X2Y109   rst_btn/clk_cnt_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X2Y110   rst_btn/clk_cnt_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X2Y110   rst_btn/clk_cnt_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X2Y110   rst_btn/clk_cnt_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X2Y110   rst_btn/clk_cnt_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X2Y109   rst_btn/clk_cnt_reg[8]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X2Y109   rst_btn/clk_cnt_reg[9]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X3Y111   rst_btn/buffer_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X3Y111   rst_btn/buffer_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X3Y111   rst_btn/buffer_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X3Y111   rst_btn/buffer_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X2Y107   rst_btn/clk_cnt_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X2Y111   rst_btn/clk_cnt_reg[16]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X2Y111   rst_btn/clk_cnt_reg[17]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X2Y111   rst_btn/clk_cnt_reg[18]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X2Y111   rst_btn/clk_cnt_reg[19]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X2Y107   rst_btn/clk_cnt_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X2Y112   rst_btn/clk_cnt_reg[20]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X2Y112   rst_btn/clk_cnt_reg[21]/C



