// tests that brain aerv works without deadlock, instability, or interference
// while both spikes and memory packets are being delivered randomly
import "aer/aerv/bs_aerv.act";
import "aer/lib/test.act";
import "aer/lib/compat_bs.act";
import "aer/mem/memory.act";

pint M_1of4     = 3;
pint M_1of2     = 2*M_1of4;
pint Mp4        = 64; // 4**M_1of4
pint M_SPK_1of4 = M_1of4+1;
pint M_SPK_1of2 = 2*M_SPK_1of4;
pint M_MEM_1of4 = M_1of4+4;
pint M_MEM_1of2 = 2*M_MEM_1of4;
pint N_SYN      = Mp4;
pint N_MEM      = N_SYN/4;
pint D          = 4;

aer::globals g;
globals g_bs;
compat_bs::globals g_compat(g, g_bs);

aer::test::SOURCE_BRAIN_AERV<M_SPK_1of4, M_SPK_1of4-M_1of4, 0, 2> spk_src(g,);
aer::test::SOURCE_BRAIN_AERV<M_MEM_1of4, M_MEM_1of4-M_1of4, 2, 1> mem_src(g,);
aer::eMx1of4_to_eMx1of2<M_SPK_1of4, M_SPK_1of2> spk_src_4to2(g, spk_src.d,);
aer::eMx1of4_to_eMx1of2<M_MEM_1of4, M_MEM_1of2> mem_src_4to2(g, mem_src.d,);
aer::test::SYNAPSE spk_snk[N_SYN];

mem::config_sram sram[N_MEM];
aer::aMx1of4<M_MEM_1of4-M_1of4> aerv__y_mem[N_MEM];
(; n : N_MEM :
    sram[n].g = g_bs;
    sram[n]._aerv_data = aerv__y_mem[n];
)

aer::a1of2 aerv_y_syn[N_SYN];
(; n : N_SYN :
    spk_snk[n].g = g;
    spk_snk[n].spk = aerv_y_syn[n];
)

BS_AERV<M_1of2, M_1of4, Mp4, M_SPK_1of2, M_SPK_1of4, M_MEM_1of2, M_MEM_1of4, N_SYN, N_MEM> aerv(
    g_bs, spk_src_4to2.y, mem_src_4to2.y, aerv_y_syn, aerv__y_mem);
