$date
	Thu Mar 22 17:14:34 2012
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module Exemplo0044 $end
$var wire 1 ! clock $end
$upscope $end
$scope module Exemplo0044 $end
$var wire 1 " p1 $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1"
0!
$end
#4
0"
#8
1"
#12
0"
1!
#16
1"
#24
0!
#28
0"
#32
1"
#36
0"
1!
#40
1"
#48
0!
#52
0"
#56
1"
#60
0"
1!
#64
1"
#72
0!
#76
0"
#80
1"
#84
0"
1!
#88
1"
#96
0!
#100
0"
#104
1"
#108
0"
1!
#112
1"
#120
0!
