Info (10281): Verilog HDL Declaration information at sd_cmd_master.v(80): object "busy_check" differs only in case from object "BUSY_CHECK" in the same scope File: C:/Users/aekanman/Downloads/HW_prefab._mar14_02/HW_prefab/ip/sd_cont/sd_cmd_master.v Line: 80
Info (10281): Verilog HDL Declaration information at HW_QSYS_mm_interconnect_1_router_002.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: C:/Users/aekanman/Downloads/HW_prefab._mar14_02/HW_prefab/HW_QSYS/synthesis/submodules/HW_QSYS_mm_interconnect_1_router_002.sv Line: 48
Info (10281): Verilog HDL Declaration information at HW_QSYS_mm_interconnect_1_router_002.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: C:/Users/aekanman/Downloads/HW_prefab._mar14_02/HW_prefab/HW_QSYS/synthesis/submodules/HW_QSYS_mm_interconnect_1_router_002.sv Line: 49
Info (10281): Verilog HDL Declaration information at HW_QSYS_mm_interconnect_1_router.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: C:/Users/aekanman/Downloads/HW_prefab._mar14_02/HW_prefab/HW_QSYS/synthesis/submodules/HW_QSYS_mm_interconnect_1_router.sv Line: 48
Info (10281): Verilog HDL Declaration information at HW_QSYS_mm_interconnect_1_router.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: C:/Users/aekanman/Downloads/HW_prefab._mar14_02/HW_prefab/HW_QSYS/synthesis/submodules/HW_QSYS_mm_interconnect_1_router.sv Line: 49
Info (10281): Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object "BYTE_TO_WORD_SHIFT" differs only in case from object "byte_to_word_shift" in the same scope File: C:/Users/aekanman/Downloads/HW_prefab._mar14_02/HW_prefab/HW_QSYS/synthesis/submodules/altera_merlin_burst_adapter_new.sv Line: 139
Info (10281): Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object "addr_incr" differs only in case from object "ADDR_INCR" in the same scope File: C:/Users/aekanman/Downloads/HW_prefab._mar14_02/HW_prefab/HW_QSYS/synthesis/submodules/altera_wrap_burst_converter.sv Line: 279
Info (10281): Verilog HDL Declaration information at HW_QSYS_mm_interconnect_0_router_037.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: C:/Users/aekanman/Downloads/HW_prefab._mar14_02/HW_prefab/HW_QSYS/synthesis/submodules/HW_QSYS_mm_interconnect_0_router_037.sv Line: 48
Info (10281): Verilog HDL Declaration information at HW_QSYS_mm_interconnect_0_router_037.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: C:/Users/aekanman/Downloads/HW_prefab._mar14_02/HW_prefab/HW_QSYS/synthesis/submodules/HW_QSYS_mm_interconnect_0_router_037.sv Line: 49
Info (10281): Verilog HDL Declaration information at HW_QSYS_mm_interconnect_0_router_034.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: C:/Users/aekanman/Downloads/HW_prefab._mar14_02/HW_prefab/HW_QSYS/synthesis/submodules/HW_QSYS_mm_interconnect_0_router_034.sv Line: 48
Info (10281): Verilog HDL Declaration information at HW_QSYS_mm_interconnect_0_router_034.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: C:/Users/aekanman/Downloads/HW_prefab._mar14_02/HW_prefab/HW_QSYS/synthesis/submodules/HW_QSYS_mm_interconnect_0_router_034.sv Line: 49
Info (10281): Verilog HDL Declaration information at HW_QSYS_mm_interconnect_0_router_031.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: C:/Users/aekanman/Downloads/HW_prefab._mar14_02/HW_prefab/HW_QSYS/synthesis/submodules/HW_QSYS_mm_interconnect_0_router_031.sv Line: 48
Info (10281): Verilog HDL Declaration information at HW_QSYS_mm_interconnect_0_router_031.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: C:/Users/aekanman/Downloads/HW_prefab._mar14_02/HW_prefab/HW_QSYS/synthesis/submodules/HW_QSYS_mm_interconnect_0_router_031.sv Line: 49
Info (10281): Verilog HDL Declaration information at HW_QSYS_mm_interconnect_0_router_030.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: C:/Users/aekanman/Downloads/HW_prefab._mar14_02/HW_prefab/HW_QSYS/synthesis/submodules/HW_QSYS_mm_interconnect_0_router_030.sv Line: 48
Info (10281): Verilog HDL Declaration information at HW_QSYS_mm_interconnect_0_router_030.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: C:/Users/aekanman/Downloads/HW_prefab._mar14_02/HW_prefab/HW_QSYS/synthesis/submodules/HW_QSYS_mm_interconnect_0_router_030.sv Line: 49
Info (10281): Verilog HDL Declaration information at HW_QSYS_mm_interconnect_0_router_029.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: C:/Users/aekanman/Downloads/HW_prefab._mar14_02/HW_prefab/HW_QSYS/synthesis/submodules/HW_QSYS_mm_interconnect_0_router_029.sv Line: 48
Info (10281): Verilog HDL Declaration information at HW_QSYS_mm_interconnect_0_router_029.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: C:/Users/aekanman/Downloads/HW_prefab._mar14_02/HW_prefab/HW_QSYS/synthesis/submodules/HW_QSYS_mm_interconnect_0_router_029.sv Line: 49
Info (10281): Verilog HDL Declaration information at HW_QSYS_mm_interconnect_0_router_018.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: C:/Users/aekanman/Downloads/HW_prefab._mar14_02/HW_prefab/HW_QSYS/synthesis/submodules/HW_QSYS_mm_interconnect_0_router_018.sv Line: 48
Info (10281): Verilog HDL Declaration information at HW_QSYS_mm_interconnect_0_router_018.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: C:/Users/aekanman/Downloads/HW_prefab._mar14_02/HW_prefab/HW_QSYS/synthesis/submodules/HW_QSYS_mm_interconnect_0_router_018.sv Line: 49
Info (10281): Verilog HDL Declaration information at HW_QSYS_mm_interconnect_0_router_017.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: C:/Users/aekanman/Downloads/HW_prefab._mar14_02/HW_prefab/HW_QSYS/synthesis/submodules/HW_QSYS_mm_interconnect_0_router_017.sv Line: 48
Info (10281): Verilog HDL Declaration information at HW_QSYS_mm_interconnect_0_router_017.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: C:/Users/aekanman/Downloads/HW_prefab._mar14_02/HW_prefab/HW_QSYS/synthesis/submodules/HW_QSYS_mm_interconnect_0_router_017.sv Line: 49
Info (10281): Verilog HDL Declaration information at HW_QSYS_mm_interconnect_0_router_013.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: C:/Users/aekanman/Downloads/HW_prefab._mar14_02/HW_prefab/HW_QSYS/synthesis/submodules/HW_QSYS_mm_interconnect_0_router_013.sv Line: 48
Info (10281): Verilog HDL Declaration information at HW_QSYS_mm_interconnect_0_router_013.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: C:/Users/aekanman/Downloads/HW_prefab._mar14_02/HW_prefab/HW_QSYS/synthesis/submodules/HW_QSYS_mm_interconnect_0_router_013.sv Line: 49
Info (10281): Verilog HDL Declaration information at HW_QSYS_mm_interconnect_0_router_008.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: C:/Users/aekanman/Downloads/HW_prefab._mar14_02/HW_prefab/HW_QSYS/synthesis/submodules/HW_QSYS_mm_interconnect_0_router_008.sv Line: 48
Info (10281): Verilog HDL Declaration information at HW_QSYS_mm_interconnect_0_router_008.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: C:/Users/aekanman/Downloads/HW_prefab._mar14_02/HW_prefab/HW_QSYS/synthesis/submodules/HW_QSYS_mm_interconnect_0_router_008.sv Line: 49
Info (10281): Verilog HDL Declaration information at HW_QSYS_mm_interconnect_0_router_007.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: C:/Users/aekanman/Downloads/HW_prefab._mar14_02/HW_prefab/HW_QSYS/synthesis/submodules/HW_QSYS_mm_interconnect_0_router_007.sv Line: 48
Info (10281): Verilog HDL Declaration information at HW_QSYS_mm_interconnect_0_router_007.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: C:/Users/aekanman/Downloads/HW_prefab._mar14_02/HW_prefab/HW_QSYS/synthesis/submodules/HW_QSYS_mm_interconnect_0_router_007.sv Line: 49
Info (10281): Verilog HDL Declaration information at HW_QSYS_mm_interconnect_0_router_006.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: C:/Users/aekanman/Downloads/HW_prefab._mar14_02/HW_prefab/HW_QSYS/synthesis/submodules/HW_QSYS_mm_interconnect_0_router_006.sv Line: 48
Info (10281): Verilog HDL Declaration information at HW_QSYS_mm_interconnect_0_router_006.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: C:/Users/aekanman/Downloads/HW_prefab._mar14_02/HW_prefab/HW_QSYS/synthesis/submodules/HW_QSYS_mm_interconnect_0_router_006.sv Line: 49
Info (10281): Verilog HDL Declaration information at HW_QSYS_mm_interconnect_0_router_005.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: C:/Users/aekanman/Downloads/HW_prefab._mar14_02/HW_prefab/HW_QSYS/synthesis/submodules/HW_QSYS_mm_interconnect_0_router_005.sv Line: 48
Info (10281): Verilog HDL Declaration information at HW_QSYS_mm_interconnect_0_router_005.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: C:/Users/aekanman/Downloads/HW_prefab._mar14_02/HW_prefab/HW_QSYS/synthesis/submodules/HW_QSYS_mm_interconnect_0_router_005.sv Line: 49
Info (10281): Verilog HDL Declaration information at HW_QSYS_mm_interconnect_0_router_004.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: C:/Users/aekanman/Downloads/HW_prefab._mar14_02/HW_prefab/HW_QSYS/synthesis/submodules/HW_QSYS_mm_interconnect_0_router_004.sv Line: 48
Info (10281): Verilog HDL Declaration information at HW_QSYS_mm_interconnect_0_router_004.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: C:/Users/aekanman/Downloads/HW_prefab._mar14_02/HW_prefab/HW_QSYS/synthesis/submodules/HW_QSYS_mm_interconnect_0_router_004.sv Line: 49
Info (10281): Verilog HDL Declaration information at HW_QSYS_mm_interconnect_0_router_003.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: C:/Users/aekanman/Downloads/HW_prefab._mar14_02/HW_prefab/HW_QSYS/synthesis/submodules/HW_QSYS_mm_interconnect_0_router_003.sv Line: 48
Info (10281): Verilog HDL Declaration information at HW_QSYS_mm_interconnect_0_router_003.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: C:/Users/aekanman/Downloads/HW_prefab._mar14_02/HW_prefab/HW_QSYS/synthesis/submodules/HW_QSYS_mm_interconnect_0_router_003.sv Line: 49
Info (10281): Verilog HDL Declaration information at HW_QSYS_mm_interconnect_0_router_002.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: C:/Users/aekanman/Downloads/HW_prefab._mar14_02/HW_prefab/HW_QSYS/synthesis/submodules/HW_QSYS_mm_interconnect_0_router_002.sv Line: 48
Info (10281): Verilog HDL Declaration information at HW_QSYS_mm_interconnect_0_router_002.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: C:/Users/aekanman/Downloads/HW_prefab._mar14_02/HW_prefab/HW_QSYS/synthesis/submodules/HW_QSYS_mm_interconnect_0_router_002.sv Line: 49
Info (10281): Verilog HDL Declaration information at HW_QSYS_mm_interconnect_0_router_001.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: C:/Users/aekanman/Downloads/HW_prefab._mar14_02/HW_prefab/HW_QSYS/synthesis/submodules/HW_QSYS_mm_interconnect_0_router_001.sv Line: 48
Info (10281): Verilog HDL Declaration information at HW_QSYS_mm_interconnect_0_router_001.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: C:/Users/aekanman/Downloads/HW_prefab._mar14_02/HW_prefab/HW_QSYS/synthesis/submodules/HW_QSYS_mm_interconnect_0_router_001.sv Line: 49
Info (10281): Verilog HDL Declaration information at HW_QSYS_mm_interconnect_0_router.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: C:/Users/aekanman/Downloads/HW_prefab._mar14_02/HW_prefab/HW_QSYS/synthesis/submodules/HW_QSYS_mm_interconnect_0_router.sv Line: 48
Info (10281): Verilog HDL Declaration information at HW_QSYS_mm_interconnect_0_router.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: C:/Users/aekanman/Downloads/HW_prefab._mar14_02/HW_prefab/HW_QSYS/synthesis/submodules/HW_QSYS_mm_interconnect_0_router.sv Line: 49
Info (10281): Verilog HDL Declaration information at HW_QSYS_lpddr2_s0_mm_interconnect_0_router.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: C:/Users/aekanman/Downloads/HW_prefab._mar14_02/HW_prefab/HW_QSYS/synthesis/submodules/HW_QSYS_lpddr2_s0_mm_interconnect_0_router.sv Line: 48
Info (10281): Verilog HDL Declaration information at HW_QSYS_lpddr2_s0_mm_interconnect_0_router.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: C:/Users/aekanman/Downloads/HW_prefab._mar14_02/HW_prefab/HW_QSYS/synthesis/submodules/HW_QSYS_lpddr2_s0_mm_interconnect_0_router.sv Line: 49
Info (10281): Verilog HDL Declaration information at HW_QSYS_lpddr2_s0_mm_interconnect_0_router_001.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: C:/Users/aekanman/Downloads/HW_prefab._mar14_02/HW_prefab/HW_QSYS/synthesis/submodules/HW_QSYS_lpddr2_s0_mm_interconnect_0_router_001.sv Line: 48
Info (10281): Verilog HDL Declaration information at HW_QSYS_lpddr2_s0_mm_interconnect_0_router_001.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: C:/Users/aekanman/Downloads/HW_prefab._mar14_02/HW_prefab/HW_QSYS/synthesis/submodules/HW_QSYS_lpddr2_s0_mm_interconnect_0_router_001.sv Line: 49
Info (10281): Verilog HDL Declaration information at HW_QSYS_lpddr2_s0_mm_interconnect_0_router_002.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: C:/Users/aekanman/Downloads/HW_prefab._mar14_02/HW_prefab/HW_QSYS/synthesis/submodules/HW_QSYS_lpddr2_s0_mm_interconnect_0_router_002.sv Line: 48
Info (10281): Verilog HDL Declaration information at HW_QSYS_lpddr2_s0_mm_interconnect_0_router_002.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: C:/Users/aekanman/Downloads/HW_prefab._mar14_02/HW_prefab/HW_QSYS/synthesis/submodules/HW_QSYS_lpddr2_s0_mm_interconnect_0_router_002.sv Line: 49
Info (10281): Verilog HDL Declaration information at HW_QSYS_lpddr2_s0_mm_interconnect_0_router_003.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: C:/Users/aekanman/Downloads/HW_prefab._mar14_02/HW_prefab/HW_QSYS/synthesis/submodules/HW_QSYS_lpddr2_s0_mm_interconnect_0_router_003.sv Line: 48
Info (10281): Verilog HDL Declaration information at HW_QSYS_lpddr2_s0_mm_interconnect_0_router_003.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: C:/Users/aekanman/Downloads/HW_prefab._mar14_02/HW_prefab/HW_QSYS/synthesis/submodules/HW_QSYS_lpddr2_s0_mm_interconnect_0_router_003.sv Line: 49
Info (10281): Verilog HDL Declaration information at HW_QSYS_lpddr2_s0_mm_interconnect_0_router_005.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: C:/Users/aekanman/Downloads/HW_prefab._mar14_02/HW_prefab/HW_QSYS/synthesis/submodules/HW_QSYS_lpddr2_s0_mm_interconnect_0_router_005.sv Line: 48
Info (10281): Verilog HDL Declaration information at HW_QSYS_lpddr2_s0_mm_interconnect_0_router_005.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: C:/Users/aekanman/Downloads/HW_prefab._mar14_02/HW_prefab/HW_QSYS/synthesis/submodules/HW_QSYS_lpddr2_s0_mm_interconnect_0_router_005.sv Line: 49
Info (10281): Verilog HDL Declaration information at HW_QSYS_lpddr2_s0_mm_interconnect_0_router_006.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: C:/Users/aekanman/Downloads/HW_prefab._mar14_02/HW_prefab/HW_QSYS/synthesis/submodules/HW_QSYS_lpddr2_s0_mm_interconnect_0_router_006.sv Line: 48
Info (10281): Verilog HDL Declaration information at HW_QSYS_lpddr2_s0_mm_interconnect_0_router_006.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: C:/Users/aekanman/Downloads/HW_prefab._mar14_02/HW_prefab/HW_QSYS/synthesis/submodules/HW_QSYS_lpddr2_s0_mm_interconnect_0_router_006.sv Line: 49
Info (10281): Verilog HDL Declaration information at HW_QSYS_lpddr2_s0_mm_interconnect_1_router.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: C:/Users/aekanman/Downloads/HW_prefab._mar14_02/HW_prefab/HW_QSYS/synthesis/submodules/HW_QSYS_lpddr2_s0_mm_interconnect_1_router.sv Line: 48
Info (10281): Verilog HDL Declaration information at HW_QSYS_lpddr2_s0_mm_interconnect_1_router.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: C:/Users/aekanman/Downloads/HW_prefab._mar14_02/HW_prefab/HW_QSYS/synthesis/submodules/HW_QSYS_lpddr2_s0_mm_interconnect_1_router.sv Line: 49
Info (10281): Verilog HDL Declaration information at HW_QSYS_lpddr2_s0_mm_interconnect_1_router_001.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: C:/Users/aekanman/Downloads/HW_prefab._mar14_02/HW_prefab/HW_QSYS/synthesis/submodules/HW_QSYS_lpddr2_s0_mm_interconnect_1_router_001.sv Line: 48
Info (10281): Verilog HDL Declaration information at HW_QSYS_lpddr2_s0_mm_interconnect_1_router_001.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: C:/Users/aekanman/Downloads/HW_prefab._mar14_02/HW_prefab/HW_QSYS/synthesis/submodules/HW_QSYS_lpddr2_s0_mm_interconnect_1_router_001.sv Line: 49
