// Seed: 2023819636
module module_0 (
    output wire id_0,
    input tri1 id_1,
    output supply1 id_2 id_21,
    input wor id_3,
    input wor id_4#(
        .id_22(1),
        .id_23(id_4 | 1'b0)
    ),
    input supply1 id_5,
    input tri0 id_6,
    output uwire id_7,
    output supply1 id_8,
    output wor id_9,
    output tri id_10,
    input tri0 id_11,
    output uwire id_12,
    output wor id_13,
    input uwire id_14,
    output wire id_15#(
        .id_24(1),
        .id_25(1'b0)
    ),
    output tri id_16,
    output wor id_17,
    output tri id_18,
    output supply1 id_19
);
  wire id_26;
  assign id_0.id_11 = id_21;
  wire id_27;
endmodule
module module_1 (
    output wor id_0,
    input uwire id_1,
    input wor id_2,
    input logic id_3,
    output uwire id_4,
    output uwire id_5,
    output uwire id_6,
    output uwire id_7,
    input supply0 id_8,
    output tri id_9,
    input tri id_10,
    output supply1 id_11,
    input wire id_12,
    output logic id_13,
    input wire id_14,
    input tri id_15
);
  wand id_17;
  module_0(
      id_6,
      id_8,
      id_6,
      id_12,
      id_1,
      id_14,
      id_8,
      id_11,
      id_6,
      id_7,
      id_9,
      id_14,
      id_4,
      id_0,
      id_1,
      id_0,
      id_7,
      id_7,
      id_5,
      id_4
  );
  assign id_4  = 1;
  assign id_17 = 1;
  id_18(
      id_9, 1
  );
  assign id_13 = id_3;
  always #1 disable id_19;
  always @(negedge 1) id_19 <= id_3;
  wire id_20, id_21, id_22, id_23, id_24, id_25, id_26;
  assign id_6 = 1;
  wire id_27;
  wire id_28;
  assign id_28 = id_22#(((1)));
endmodule
