library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity mul is
    Port (
        a, b : in  unsigned(3 downto 0); -- 4-bit input numbers
        result : out unsigned(7 downto 0) -- 8-bit output for the product
    );
end mul;

architecture Behavioral of mul is
begin
    result <= a * b; -- Using the '*' operator for multiplication
end Behavioral;