###############################################################
#  Generated by:      Cadence First Encounter 08.10-p004_1
#  OS:                Linux x86_64(Host ID localhost.localdomain)
#  Generated on:      Fri Oct 25 17:38:42 2024
#  Command:           timeDesign -postRoute -pathReports -drvReports -slackR...
###############################################################
Path 1: MET Setup Check with Pin U12_ALU/\ALU_OUT_reg[2] /CK 
Endpoint:   U12_ALU/\ALU_OUT_reg[2] /RN (^) checked with  leading edge of 'ALU_
CLK'
Beginpoint: scan_rst                    (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.234
- Setup                         0.374
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.661
- Arrival Time                  4.064
= Slack Time                   15.597
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance            |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                               |            |           |       |       |  Time   |   Time   | 
     |-------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                               | scan_rst ^ |           | 0.000 |       |   0.000 |   15.597 | 
     | GEN_RST1_MUX/FE_PHC2_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.298 | 0.937 |   0.937 |   16.534 | 
     | GEN_RST1_MUX/FE_PHC5_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.299 | 0.988 |   1.925 |   17.521 | 
     | GEN_RST1_MUX/U1               | B ^ -> Y ^ | MX2X6M    | 1.094 | 0.779 |   2.703 |   18.300 | 
     | FE_OFC0_O_RST2                | A ^ -> Y v | CLKINVX1M | 0.589 | 0.594 |   3.298 |   18.894 | 
     | FE_OFC2_O_RST2                | A v -> Y ^ | INVX6M    | 1.078 | 0.744 |   4.042 |   19.639 | 
     | U12_ALU/\ALU_OUT_reg[2]       | RN ^       | SDFFRQX2M | 1.078 | 0.022 |   4.064 |   19.661 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |          Instance           |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                             |             |            |       |       |  Time   |   Time   | 
     |-----------------------------+-------------+------------+-------+-------+---------+----------| 
     | U13_CLK_GATE/U0_TLATNCAX12M | ECK ^       |            | 0.099 |       |   0.000 |  -15.597 | 
     | U13_CLK_GATE                | GATED_CLK ^ | CLK_GATE   |       |       |   0.000 |  -15.596 | 
     | ALU_CLK__L1_I0              | A ^ -> Y v  | CLKINVX6M  | 0.055 | 0.063 |   0.063 |  -15.533 | 
     | ALU_CLK__L2_I0              | A v -> Y v  | BUFX14M    | 0.054 | 0.120 |   0.184 |  -15.413 | 
     | ALU_CLK__L3_I0              | A v -> Y ^  | CLKINVX32M | 0.049 | 0.049 |   0.233 |  -15.363 | 
     | U12_ALU/\ALU_OUT_reg[2]     | CK ^        | SDFFRQX2M  | 0.049 | 0.001 |   0.234 |  -15.362 | 
     +---------------------------------------------------------------------------------------------+ 
Path 2: MET Setup Check with Pin U12_ALU/\ALU_OUT_reg[3] /CK 
Endpoint:   U12_ALU/\ALU_OUT_reg[3] /RN (^) checked with  leading edge of 'ALU_
CLK'
Beginpoint: scan_rst                    (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.234
- Setup                         0.374
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.661
- Arrival Time                  4.064
= Slack Time                   15.597
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance            |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                               |            |           |       |       |  Time   |   Time   | 
     |-------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                               | scan_rst ^ |           | 0.000 |       |   0.000 |   15.597 | 
     | GEN_RST1_MUX/FE_PHC2_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.298 | 0.937 |   0.937 |   16.534 | 
     | GEN_RST1_MUX/FE_PHC5_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.299 | 0.988 |   1.925 |   17.521 | 
     | GEN_RST1_MUX/U1               | B ^ -> Y ^ | MX2X6M    | 1.094 | 0.779 |   2.703 |   18.300 | 
     | FE_OFC0_O_RST2                | A ^ -> Y v | CLKINVX1M | 0.589 | 0.594 |   3.298 |   18.894 | 
     | FE_OFC2_O_RST2                | A v -> Y ^ | INVX6M    | 1.078 | 0.744 |   4.042 |   19.639 | 
     | U12_ALU/\ALU_OUT_reg[3]       | RN ^       | SDFFRQX2M | 1.078 | 0.022 |   4.064 |   19.661 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |          Instance           |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                             |             |            |       |       |  Time   |   Time   | 
     |-----------------------------+-------------+------------+-------+-------+---------+----------| 
     | U13_CLK_GATE/U0_TLATNCAX12M | ECK ^       |            | 0.099 |       |   0.000 |  -15.597 | 
     | U13_CLK_GATE                | GATED_CLK ^ | CLK_GATE   |       |       |   0.000 |  -15.596 | 
     | ALU_CLK__L1_I0              | A ^ -> Y v  | CLKINVX6M  | 0.055 | 0.063 |   0.063 |  -15.533 | 
     | ALU_CLK__L2_I0              | A v -> Y v  | BUFX14M    | 0.054 | 0.120 |   0.184 |  -15.413 | 
     | ALU_CLK__L3_I0              | A v -> Y ^  | CLKINVX32M | 0.049 | 0.049 |   0.233 |  -15.363 | 
     | U12_ALU/\ALU_OUT_reg[3]     | CK ^        | SDFFRQX2M  | 0.049 | 0.001 |   0.234 |  -15.362 | 
     +---------------------------------------------------------------------------------------------+ 
Path 3: MET Setup Check with Pin U12_ALU/\ALU_OUT_reg[4] /CK 
Endpoint:   U12_ALU/\ALU_OUT_reg[4] /RN (^) checked with  leading edge of 'ALU_
CLK'
Beginpoint: scan_rst                    (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.234
- Setup                         0.374
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.661
- Arrival Time                  4.064
= Slack Time                   15.597
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance            |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                               |            |           |       |       |  Time   |   Time   | 
     |-------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                               | scan_rst ^ |           | 0.000 |       |   0.000 |   15.597 | 
     | GEN_RST1_MUX/FE_PHC2_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.298 | 0.937 |   0.937 |   16.534 | 
     | GEN_RST1_MUX/FE_PHC5_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.299 | 0.988 |   1.925 |   17.522 | 
     | GEN_RST1_MUX/U1               | B ^ -> Y ^ | MX2X6M    | 1.094 | 0.779 |   2.703 |   18.300 | 
     | FE_OFC0_O_RST2                | A ^ -> Y v | CLKINVX1M | 0.589 | 0.594 |   3.298 |   18.895 | 
     | FE_OFC2_O_RST2                | A v -> Y ^ | INVX6M    | 1.078 | 0.744 |   4.042 |   19.639 | 
     | U12_ALU/\ALU_OUT_reg[4]       | RN ^       | SDFFRQX2M | 1.078 | 0.022 |   4.064 |   19.661 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |          Instance           |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                             |             |            |       |       |  Time   |   Time   | 
     |-----------------------------+-------------+------------+-------+-------+---------+----------| 
     | U13_CLK_GATE/U0_TLATNCAX12M | ECK ^       |            | 0.099 |       |   0.000 |  -15.597 | 
     | U13_CLK_GATE                | GATED_CLK ^ | CLK_GATE   |       |       |   0.000 |  -15.597 | 
     | ALU_CLK__L1_I0              | A ^ -> Y v  | CLKINVX6M  | 0.055 | 0.063 |   0.063 |  -15.534 | 
     | ALU_CLK__L2_I0              | A v -> Y v  | BUFX14M    | 0.054 | 0.120 |   0.184 |  -15.413 | 
     | ALU_CLK__L3_I0              | A v -> Y ^  | CLKINVX32M | 0.049 | 0.049 |   0.233 |  -15.364 | 
     | U12_ALU/\ALU_OUT_reg[4]     | CK ^        | SDFFRQX2M  | 0.049 | 0.001 |   0.234 |  -15.363 | 
     +---------------------------------------------------------------------------------------------+ 
Path 4: MET Setup Check with Pin U12_ALU/\ALU_OUT_reg[5] /CK 
Endpoint:   U12_ALU/\ALU_OUT_reg[5] /RN (^) checked with  leading edge of 'ALU_
CLK'
Beginpoint: scan_rst                    (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.234
- Setup                         0.374
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.661
- Arrival Time                  4.063
= Slack Time                   15.597
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance            |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                               |            |           |       |       |  Time   |   Time   | 
     |-------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                               | scan_rst ^ |           | 0.000 |       |   0.000 |   15.597 | 
     | GEN_RST1_MUX/FE_PHC2_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.298 | 0.937 |   0.937 |   16.535 | 
     | GEN_RST1_MUX/FE_PHC5_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.299 | 0.988 |   1.925 |   17.522 | 
     | GEN_RST1_MUX/U1               | B ^ -> Y ^ | MX2X6M    | 1.094 | 0.779 |   2.703 |   18.301 | 
     | FE_OFC0_O_RST2                | A ^ -> Y v | CLKINVX1M | 0.589 | 0.594 |   3.298 |   18.895 | 
     | FE_OFC2_O_RST2                | A v -> Y ^ | INVX6M    | 1.078 | 0.744 |   4.042 |   19.639 | 
     | U12_ALU/\ALU_OUT_reg[5]       | RN ^       | SDFFRQX2M | 1.078 | 0.021 |   4.063 |   19.661 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |          Instance           |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                             |             |            |       |       |  Time   |   Time   | 
     |-----------------------------+-------------+------------+-------+-------+---------+----------| 
     | U13_CLK_GATE/U0_TLATNCAX12M | ECK ^       |            | 0.099 |       |   0.000 |  -15.597 | 
     | U13_CLK_GATE                | GATED_CLK ^ | CLK_GATE   |       |       |   0.000 |  -15.597 | 
     | ALU_CLK__L1_I0              | A ^ -> Y v  | CLKINVX6M  | 0.055 | 0.063 |   0.063 |  -15.534 | 
     | ALU_CLK__L2_I0              | A v -> Y v  | BUFX14M    | 0.054 | 0.120 |   0.184 |  -15.414 | 
     | ALU_CLK__L3_I0              | A v -> Y ^  | CLKINVX32M | 0.049 | 0.049 |   0.233 |  -15.364 | 
     | U12_ALU/\ALU_OUT_reg[5]     | CK ^        | SDFFRQX2M  | 0.049 | 0.001 |   0.234 |  -15.363 | 
     +---------------------------------------------------------------------------------------------+ 
Path 5: MET Setup Check with Pin U12_ALU/\ALU_OUT_reg[6] /CK 
Endpoint:   U12_ALU/\ALU_OUT_reg[6] /RN (^) checked with  leading edge of 'ALU_
CLK'
Beginpoint: scan_rst                    (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.234
- Setup                         0.374
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.661
- Arrival Time                  4.063
= Slack Time                   15.598
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance            |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                               |            |           |       |       |  Time   |   Time   | 
     |-------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                               | scan_rst ^ |           | 0.000 |       |   0.000 |   15.598 | 
     | GEN_RST1_MUX/FE_PHC2_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.298 | 0.937 |   0.937 |   16.535 | 
     | GEN_RST1_MUX/FE_PHC5_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.299 | 0.988 |   1.925 |   17.523 | 
     | GEN_RST1_MUX/U1               | B ^ -> Y ^ | MX2X6M    | 1.094 | 0.779 |   2.703 |   18.301 | 
     | FE_OFC0_O_RST2                | A ^ -> Y v | CLKINVX1M | 0.589 | 0.594 |   3.298 |   18.896 | 
     | FE_OFC2_O_RST2                | A v -> Y ^ | INVX6M    | 1.078 | 0.744 |   4.042 |   19.640 | 
     | U12_ALU/\ALU_OUT_reg[6]       | RN ^       | SDFFRQX2M | 1.078 | 0.021 |   4.063 |   19.661 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |          Instance           |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                             |             |            |       |       |  Time   |   Time   | 
     |-----------------------------+-------------+------------+-------+-------+---------+----------| 
     | U13_CLK_GATE/U0_TLATNCAX12M | ECK ^       |            | 0.099 |       |   0.000 |  -15.598 | 
     | U13_CLK_GATE                | GATED_CLK ^ | CLK_GATE   |       |       |   0.000 |  -15.598 | 
     | ALU_CLK__L1_I0              | A ^ -> Y v  | CLKINVX6M  | 0.055 | 0.063 |   0.063 |  -15.535 | 
     | ALU_CLK__L2_I0              | A v -> Y v  | BUFX14M    | 0.054 | 0.120 |   0.184 |  -15.414 | 
     | ALU_CLK__L3_I0              | A v -> Y ^  | CLKINVX32M | 0.049 | 0.049 |   0.233 |  -15.365 | 
     | U12_ALU/\ALU_OUT_reg[6]     | CK ^        | SDFFRQX2M  | 0.049 | 0.001 |   0.234 |  -15.364 | 
     +---------------------------------------------------------------------------------------------+ 
Path 6: MET Setup Check with Pin U12_ALU/\ALU_OUT_reg[7] /CK 
Endpoint:   U12_ALU/\ALU_OUT_reg[7] /RN (^) checked with  leading edge of 'ALU_
CLK'
Beginpoint: scan_rst                    (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.234
- Setup                         0.374
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.661
- Arrival Time                  4.062
= Slack Time                   15.598
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance            |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                               |            |           |       |       |  Time   |   Time   | 
     |-------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                               | scan_rst ^ |           | 0.000 |       |   0.000 |   15.598 | 
     | GEN_RST1_MUX/FE_PHC2_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.298 | 0.937 |   0.937 |   16.535 | 
     | GEN_RST1_MUX/FE_PHC5_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.299 | 0.988 |   1.925 |   17.523 | 
     | GEN_RST1_MUX/U1               | B ^ -> Y ^ | MX2X6M    | 1.094 | 0.779 |   2.703 |   18.302 | 
     | FE_OFC0_O_RST2                | A ^ -> Y v | CLKINVX1M | 0.589 | 0.594 |   3.298 |   18.896 | 
     | FE_OFC2_O_RST2                | A v -> Y ^ | INVX6M    | 1.078 | 0.744 |   4.042 |   19.640 | 
     | U12_ALU/\ALU_OUT_reg[7]       | RN ^       | SDFFRQX2M | 1.078 | 0.021 |   4.062 |   19.661 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |          Instance           |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                             |             |            |       |       |  Time   |   Time   | 
     |-----------------------------+-------------+------------+-------+-------+---------+----------| 
     | U13_CLK_GATE/U0_TLATNCAX12M | ECK ^       |            | 0.099 |       |   0.000 |  -15.598 | 
     | U13_CLK_GATE                | GATED_CLK ^ | CLK_GATE   |       |       |   0.000 |  -15.598 | 
     | ALU_CLK__L1_I0              | A ^ -> Y v  | CLKINVX6M  | 0.055 | 0.063 |   0.063 |  -15.535 | 
     | ALU_CLK__L2_I0              | A v -> Y v  | BUFX14M    | 0.054 | 0.120 |   0.184 |  -15.414 | 
     | ALU_CLK__L3_I0              | A v -> Y ^  | CLKINVX32M | 0.049 | 0.049 |   0.233 |  -15.365 | 
     | U12_ALU/\ALU_OUT_reg[7]     | CK ^        | SDFFRQX2M  | 0.049 | 0.001 |   0.234 |  -15.364 | 
     +---------------------------------------------------------------------------------------------+ 
Path 7: MET Setup Check with Pin U12_ALU/\ALU_OUT_reg[8] /CK 
Endpoint:   U12_ALU/\ALU_OUT_reg[8] /RN (^) checked with  leading edge of 'ALU_
CLK'
Beginpoint: scan_rst                    (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.235
- Setup                         0.374
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.661
- Arrival Time                  4.062
= Slack Time                   15.599
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance            |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                               |            |           |       |       |  Time   |   Time   | 
     |-------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                               | scan_rst ^ |           | 0.000 |       |   0.000 |   15.599 | 
     | GEN_RST1_MUX/FE_PHC2_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.298 | 0.937 |   0.937 |   16.536 | 
     | GEN_RST1_MUX/FE_PHC5_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.299 | 0.988 |   1.925 |   17.524 | 
     | GEN_RST1_MUX/U1               | B ^ -> Y ^ | MX2X6M    | 1.094 | 0.779 |   2.703 |   18.302 | 
     | FE_OFC0_O_RST2                | A ^ -> Y v | CLKINVX1M | 0.589 | 0.594 |   3.298 |   18.897 | 
     | FE_OFC2_O_RST2                | A v -> Y ^ | INVX6M    | 1.078 | 0.744 |   4.042 |   19.641 | 
     | U12_ALU/\ALU_OUT_reg[8]       | RN ^       | SDFFRQX2M | 1.078 | 0.020 |   4.062 |   19.661 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |          Instance           |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                             |             |            |       |       |  Time   |   Time   | 
     |-----------------------------+-------------+------------+-------+-------+---------+----------| 
     | U13_CLK_GATE/U0_TLATNCAX12M | ECK ^       |            | 0.099 |       |   0.000 |  -15.599 | 
     | U13_CLK_GATE                | GATED_CLK ^ | CLK_GATE   |       |       |   0.000 |  -15.599 | 
     | ALU_CLK__L1_I0              | A ^ -> Y v  | CLKINVX6M  | 0.055 | 0.063 |   0.063 |  -15.536 | 
     | ALU_CLK__L2_I0              | A v -> Y v  | BUFX14M    | 0.054 | 0.120 |   0.184 |  -15.415 | 
     | ALU_CLK__L3_I0              | A v -> Y ^  | CLKINVX32M | 0.049 | 0.049 |   0.233 |  -15.366 | 
     | U12_ALU/\ALU_OUT_reg[8]     | CK ^        | SDFFRQX2M  | 0.049 | 0.002 |   0.235 |  -15.364 | 
     +---------------------------------------------------------------------------------------------+ 
Path 8: MET Setup Check with Pin U12_ALU/\ALU_OUT_reg[9] /CK 
Endpoint:   U12_ALU/\ALU_OUT_reg[9] /RN (^) checked with  leading edge of 'ALU_
CLK'
Beginpoint: scan_rst                    (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.235
- Setup                         0.374
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.661
- Arrival Time                  4.062
= Slack Time                   15.599
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance            |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                               |            |           |       |       |  Time   |   Time   | 
     |-------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                               | scan_rst ^ |           | 0.000 |       |   0.000 |   15.599 | 
     | GEN_RST1_MUX/FE_PHC2_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.298 | 0.937 |   0.937 |   16.536 | 
     | GEN_RST1_MUX/FE_PHC5_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.299 | 0.988 |   1.925 |   17.524 | 
     | GEN_RST1_MUX/U1               | B ^ -> Y ^ | MX2X6M    | 1.094 | 0.779 |   2.703 |   18.302 | 
     | FE_OFC0_O_RST2                | A ^ -> Y v | CLKINVX1M | 0.589 | 0.594 |   3.298 |   18.897 | 
     | FE_OFC2_O_RST2                | A v -> Y ^ | INVX6M    | 1.078 | 0.744 |   4.042 |   19.641 | 
     | U12_ALU/\ALU_OUT_reg[9]       | RN ^       | SDFFRQX2M | 1.078 | 0.020 |   4.062 |   19.661 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |          Instance           |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                             |             |            |       |       |  Time   |   Time   | 
     |-----------------------------+-------------+------------+-------+-------+---------+----------| 
     | U13_CLK_GATE/U0_TLATNCAX12M | ECK ^       |            | 0.099 |       |   0.000 |  -15.599 | 
     | U13_CLK_GATE                | GATED_CLK ^ | CLK_GATE   |       |       |   0.000 |  -15.599 | 
     | ALU_CLK__L1_I0              | A ^ -> Y v  | CLKINVX6M  | 0.055 | 0.063 |   0.063 |  -15.536 | 
     | ALU_CLK__L2_I0              | A v -> Y v  | BUFX14M    | 0.054 | 0.120 |   0.184 |  -15.415 | 
     | ALU_CLK__L3_I0              | A v -> Y ^  | CLKINVX32M | 0.049 | 0.049 |   0.233 |  -15.366 | 
     | U12_ALU/\ALU_OUT_reg[9]     | CK ^        | SDFFRQX2M  | 0.049 | 0.002 |   0.235 |  -15.364 | 
     +---------------------------------------------------------------------------------------------+ 
Path 9: MET Setup Check with Pin U12_ALU/\ALU_OUT_reg[12] /CK 
Endpoint:   U12_ALU/\ALU_OUT_reg[12] /RN (^) checked with  leading edge of 'ALU_
CLK'
Beginpoint: scan_rst                     (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.235
- Setup                         0.374
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.661
- Arrival Time                  4.062
= Slack Time                   15.599
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance            |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                               |            |           |       |       |  Time   |   Time   | 
     |-------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                               | scan_rst ^ |           | 0.000 |       |   0.000 |   15.599 | 
     | GEN_RST1_MUX/FE_PHC2_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.298 | 0.937 |   0.937 |   16.536 | 
     | GEN_RST1_MUX/FE_PHC5_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.299 | 0.988 |   1.925 |   17.524 | 
     | GEN_RST1_MUX/U1               | B ^ -> Y ^ | MX2X6M    | 1.094 | 0.779 |   2.703 |   18.302 | 
     | FE_OFC0_O_RST2                | A ^ -> Y v | CLKINVX1M | 0.589 | 0.594 |   3.298 |   18.897 | 
     | FE_OFC2_O_RST2                | A v -> Y ^ | INVX6M    | 1.078 | 0.744 |   4.042 |   19.641 | 
     | U12_ALU/\ALU_OUT_reg[12]      | RN ^       | SDFFRQX2M | 1.078 | 0.020 |   4.062 |   19.661 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |          Instance           |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                             |             |            |       |       |  Time   |   Time   | 
     |-----------------------------+-------------+------------+-------+-------+---------+----------| 
     | U13_CLK_GATE/U0_TLATNCAX12M | ECK ^       |            | 0.099 |       |   0.000 |  -15.599 | 
     | U13_CLK_GATE                | GATED_CLK ^ | CLK_GATE   |       |       |   0.000 |  -15.599 | 
     | ALU_CLK__L1_I0              | A ^ -> Y v  | CLKINVX6M  | 0.055 | 0.063 |   0.063 |  -15.536 | 
     | ALU_CLK__L2_I0              | A v -> Y v  | BUFX14M    | 0.054 | 0.120 |   0.184 |  -15.415 | 
     | ALU_CLK__L3_I0              | A v -> Y ^  | CLKINVX32M | 0.049 | 0.049 |   0.233 |  -15.366 | 
     | U12_ALU/\ALU_OUT_reg[12]    | CK ^        | SDFFRQX2M  | 0.049 | 0.002 |   0.235 |  -15.364 | 
     +---------------------------------------------------------------------------------------------+ 
Path 10: MET Setup Check with Pin U12_ALU/\ALU_OUT_reg[10] /CK 
Endpoint:   U12_ALU/\ALU_OUT_reg[10] /RN (^) checked with  leading edge of 'ALU_
CLK'
Beginpoint: scan_rst                     (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.235
- Setup                         0.374
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.661
- Arrival Time                  4.061
= Slack Time                   15.600
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance            |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                               |            |           |       |       |  Time   |   Time   | 
     |-------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                               | scan_rst ^ |           | 0.000 |       |   0.000 |   15.600 | 
     | GEN_RST1_MUX/FE_PHC2_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.298 | 0.937 |   0.937 |   16.538 | 
     | GEN_RST1_MUX/FE_PHC5_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.299 | 0.988 |   1.925 |   17.525 | 
     | GEN_RST1_MUX/U1               | B ^ -> Y ^ | MX2X6M    | 1.094 | 0.779 |   2.703 |   18.304 | 
     | FE_OFC0_O_RST2                | A ^ -> Y v | CLKINVX1M | 0.589 | 0.594 |   3.298 |   18.898 | 
     | FE_OFC2_O_RST2                | A v -> Y ^ | INVX6M    | 1.078 | 0.744 |   4.042 |   19.642 | 
     | U12_ALU/\ALU_OUT_reg[10]      | RN ^       | SDFFRQX2M | 1.078 | 0.019 |   4.061 |   19.661 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |          Instance           |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                             |             |            |       |       |  Time   |   Time   | 
     |-----------------------------+-------------+------------+-------+-------+---------+----------| 
     | U13_CLK_GATE/U0_TLATNCAX12M | ECK ^       |            | 0.099 |       |   0.000 |  -15.600 | 
     | U13_CLK_GATE                | GATED_CLK ^ | CLK_GATE   |       |       |   0.000 |  -15.600 | 
     | ALU_CLK__L1_I0              | A ^ -> Y v  | CLKINVX6M  | 0.055 | 0.063 |   0.063 |  -15.537 | 
     | ALU_CLK__L2_I0              | A v -> Y v  | BUFX14M    | 0.054 | 0.120 |   0.184 |  -15.417 | 
     | ALU_CLK__L3_I0              | A v -> Y ^  | CLKINVX32M | 0.049 | 0.049 |   0.233 |  -15.367 | 
     | U12_ALU/\ALU_OUT_reg[10]    | CK ^        | SDFFRQX2M  | 0.049 | 0.002 |   0.235 |  -15.366 | 
     +---------------------------------------------------------------------------------------------+ 
Path 11: MET Setup Check with Pin U12_ALU/\ALU_OUT_reg[13] /CK 
Endpoint:   U12_ALU/\ALU_OUT_reg[13] /RN (^) checked with  leading edge of 'ALU_
CLK'
Beginpoint: scan_rst                     (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.235
- Setup                         0.374
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.661
- Arrival Time                  4.060
= Slack Time                   15.601
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance            |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                               |            |           |       |       |  Time   |   Time   | 
     |-------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                               | scan_rst ^ |           | 0.000 |       |   0.000 |   15.601 | 
     | GEN_RST1_MUX/FE_PHC2_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.298 | 0.937 |   0.937 |   16.538 | 
     | GEN_RST1_MUX/FE_PHC5_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.299 | 0.988 |   1.925 |   17.526 | 
     | GEN_RST1_MUX/U1               | B ^ -> Y ^ | MX2X6M    | 1.094 | 0.779 |   2.703 |   18.304 | 
     | FE_OFC0_O_RST2                | A ^ -> Y v | CLKINVX1M | 0.589 | 0.594 |   3.298 |   18.899 | 
     | FE_OFC2_O_RST2                | A v -> Y ^ | INVX6M    | 1.078 | 0.744 |   4.042 |   19.643 | 
     | U12_ALU/\ALU_OUT_reg[13]      | RN ^       | SDFFRQX2M | 1.078 | 0.018 |   4.060 |   19.661 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |          Instance           |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                             |             |            |       |       |  Time   |   Time   | 
     |-----------------------------+-------------+------------+-------+-------+---------+----------| 
     | U13_CLK_GATE/U0_TLATNCAX12M | ECK ^       |            | 0.099 |       |   0.000 |  -15.601 | 
     | U13_CLK_GATE                | GATED_CLK ^ | CLK_GATE   |       |       |   0.000 |  -15.601 | 
     | ALU_CLK__L1_I0              | A ^ -> Y v  | CLKINVX6M  | 0.055 | 0.063 |   0.063 |  -15.538 | 
     | ALU_CLK__L2_I0              | A v -> Y v  | BUFX14M    | 0.054 | 0.120 |   0.184 |  -15.417 | 
     | ALU_CLK__L3_I0              | A v -> Y ^  | CLKINVX32M | 0.049 | 0.049 |   0.233 |  -15.368 | 
     | U12_ALU/\ALU_OUT_reg[13]    | CK ^        | SDFFRQX2M  | 0.049 | 0.002 |   0.235 |  -15.366 | 
     +---------------------------------------------------------------------------------------------+ 
Path 12: MET Setup Check with Pin U12_ALU/\ALU_OUT_reg[11] /CK 
Endpoint:   U12_ALU/\ALU_OUT_reg[11] /RN (^) checked with  leading edge of 'ALU_
CLK'
Beginpoint: scan_rst                     (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.235
- Setup                         0.374
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.662
- Arrival Time                  4.061
= Slack Time                   15.601
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance            |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                               |            |           |       |       |  Time   |   Time   | 
     |-------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                               | scan_rst ^ |           | 0.000 |       |   0.000 |   15.601 | 
     | GEN_RST1_MUX/FE_PHC2_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.298 | 0.937 |   0.937 |   16.538 | 
     | GEN_RST1_MUX/FE_PHC5_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.299 | 0.988 |   1.925 |   17.526 | 
     | GEN_RST1_MUX/U1               | B ^ -> Y ^ | MX2X6M    | 1.094 | 0.779 |   2.703 |   18.304 | 
     | FE_OFC0_O_RST2                | A ^ -> Y v | CLKINVX1M | 0.589 | 0.594 |   3.298 |   18.899 | 
     | FE_OFC2_O_RST2                | A v -> Y ^ | INVX6M    | 1.078 | 0.744 |   4.042 |   19.643 | 
     | U12_ALU/\ALU_OUT_reg[11]      | RN ^       | SDFFRQX2M | 1.078 | 0.019 |   4.061 |   19.662 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |          Instance           |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                             |             |            |       |       |  Time   |   Time   | 
     |-----------------------------+-------------+------------+-------+-------+---------+----------| 
     | U13_CLK_GATE/U0_TLATNCAX12M | ECK ^       |            | 0.099 |       |   0.000 |  -15.601 | 
     | U13_CLK_GATE                | GATED_CLK ^ | CLK_GATE   |       |       |   0.000 |  -15.601 | 
     | ALU_CLK__L1_I0              | A ^ -> Y v  | CLKINVX6M  | 0.055 | 0.063 |   0.063 |  -15.538 | 
     | ALU_CLK__L2_I0              | A v -> Y v  | BUFX14M    | 0.054 | 0.120 |   0.184 |  -15.417 | 
     | ALU_CLK__L3_I0              | A v -> Y ^  | CLKINVX32M | 0.049 | 0.049 |   0.233 |  -15.368 | 
     | U12_ALU/\ALU_OUT_reg[11]    | CK ^        | SDFFRQX2M  | 0.049 | 0.002 |   0.235 |  -15.366 | 
     +---------------------------------------------------------------------------------------------+ 
Path 13: MET Setup Check with Pin U12_ALU/\ALU_OUT_reg[14] /CK 
Endpoint:   U12_ALU/\ALU_OUT_reg[14] /RN (^) checked with  leading edge of 'ALU_
CLK'
Beginpoint: scan_rst                     (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.235
- Setup                         0.374
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.662
- Arrival Time                  4.059
= Slack Time                   15.603
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance            |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                               |            |           |       |       |  Time   |   Time   | 
     |-------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                               | scan_rst ^ |           | 0.000 |       |   0.000 |   15.603 | 
     | GEN_RST1_MUX/FE_PHC2_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.298 | 0.937 |   0.937 |   16.540 | 
     | GEN_RST1_MUX/FE_PHC5_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.299 | 0.988 |   1.925 |   17.528 | 
     | GEN_RST1_MUX/U1               | B ^ -> Y ^ | MX2X6M    | 1.094 | 0.779 |   2.703 |   18.306 | 
     | FE_OFC0_O_RST2                | A ^ -> Y v | CLKINVX1M | 0.589 | 0.594 |   3.298 |   18.901 | 
     | FE_OFC2_O_RST2                | A v -> Y ^ | INVX6M    | 1.078 | 0.744 |   4.042 |   19.645 | 
     | U12_ALU/\ALU_OUT_reg[14]      | RN ^       | SDFFRQX2M | 1.078 | 0.017 |   4.059 |   19.662 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |          Instance           |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                             |             |            |       |       |  Time   |   Time   | 
     |-----------------------------+-------------+------------+-------+-------+---------+----------| 
     | U13_CLK_GATE/U0_TLATNCAX12M | ECK ^       |            | 0.099 |       |   0.000 |  -15.603 | 
     | U13_CLK_GATE                | GATED_CLK ^ | CLK_GATE   |       |       |   0.000 |  -15.603 | 
     | ALU_CLK__L1_I0              | A ^ -> Y v  | CLKINVX6M  | 0.055 | 0.063 |   0.063 |  -15.540 | 
     | ALU_CLK__L2_I0              | A v -> Y v  | BUFX14M    | 0.054 | 0.120 |   0.184 |  -15.419 | 
     | ALU_CLK__L3_I0              | A v -> Y ^  | CLKINVX32M | 0.049 | 0.049 |   0.233 |  -15.370 | 
     | U12_ALU/\ALU_OUT_reg[14]    | CK ^        | SDFFRQX2M  | 0.049 | 0.002 |   0.235 |  -15.368 | 
     +---------------------------------------------------------------------------------------------+ 
Path 14: MET Setup Check with Pin U12_ALU/\ALU_OUT_reg[15] /CK 
Endpoint:   U12_ALU/\ALU_OUT_reg[15] /RN (^) checked with  leading edge of 'ALU_
CLK'
Beginpoint: scan_rst                     (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.235
- Setup                         0.374
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.662
- Arrival Time                  4.058
= Slack Time                   15.603
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance            |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                               |            |           |       |       |  Time   |   Time   | 
     |-------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                               | scan_rst ^ |           | 0.000 |       |   0.000 |   15.603 | 
     | GEN_RST1_MUX/FE_PHC2_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.298 | 0.937 |   0.937 |   16.541 | 
     | GEN_RST1_MUX/FE_PHC5_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.299 | 0.988 |   1.925 |   17.528 | 
     | GEN_RST1_MUX/U1               | B ^ -> Y ^ | MX2X6M    | 1.094 | 0.779 |   2.703 |   18.307 | 
     | FE_OFC0_O_RST2                | A ^ -> Y v | CLKINVX1M | 0.589 | 0.594 |   3.298 |   18.901 | 
     | FE_OFC2_O_RST2                | A v -> Y ^ | INVX6M    | 1.078 | 0.744 |   4.042 |   19.645 | 
     | U12_ALU/\ALU_OUT_reg[15]      | RN ^       | SDFFRQX2M | 1.078 | 0.016 |   4.058 |   19.662 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |          Instance           |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                             |             |            |       |       |  Time   |   Time   | 
     |-----------------------------+-------------+------------+-------+-------+---------+----------| 
     | U13_CLK_GATE/U0_TLATNCAX12M | ECK ^       |            | 0.099 |       |   0.000 |  -15.603 | 
     | U13_CLK_GATE                | GATED_CLK ^ | CLK_GATE   |       |       |   0.000 |  -15.603 | 
     | ALU_CLK__L1_I0              | A ^ -> Y v  | CLKINVX6M  | 0.055 | 0.063 |   0.063 |  -15.540 | 
     | ALU_CLK__L2_I0              | A v -> Y v  | BUFX14M    | 0.054 | 0.120 |   0.184 |  -15.420 | 
     | ALU_CLK__L3_I0              | A v -> Y ^  | CLKINVX32M | 0.049 | 0.049 |   0.233 |  -15.370 | 
     | U12_ALU/\ALU_OUT_reg[15]    | CK ^        | SDFFRQX2M  | 0.049 | 0.002 |   0.235 |  -15.368 | 
     +---------------------------------------------------------------------------------------------+ 
Path 15: MET Setup Check with Pin U12_ALU/\ALU_OUT_reg[1] /CK 
Endpoint:   U12_ALU/\ALU_OUT_reg[1] /RN (^) checked with  leading edge of 'ALU_
CLK'
Beginpoint: scan_rst                    (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.234
- Setup                         0.372
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.662
- Arrival Time                  4.054
= Slack Time                   15.608
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance            |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                               |            |           |       |       |  Time   |   Time   | 
     |-------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                               | scan_rst ^ |           | 0.000 |       |   0.000 |   15.608 | 
     | GEN_RST1_MUX/FE_PHC2_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.298 | 0.937 |   0.937 |   16.545 | 
     | GEN_RST1_MUX/FE_PHC5_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.299 | 0.988 |   1.925 |   17.533 | 
     | GEN_RST1_MUX/U1               | B ^ -> Y ^ | MX2X6M    | 1.094 | 0.779 |   2.703 |   18.311 | 
     | FE_OFC0_O_RST2                | A ^ -> Y v | CLKINVX1M | 0.589 | 0.594 |   3.298 |   18.905 | 
     | FE_OFC3_O_RST2                | A v -> Y ^ | CLKINVX8M | 1.059 | 0.733 |   4.030 |   19.638 | 
     | U12_ALU/\ALU_OUT_reg[1]       | RN ^       | SDFFRQX2M | 1.059 | 0.024 |   4.054 |   19.662 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |          Instance           |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                             |             |            |       |       |  Time   |   Time   | 
     |-----------------------------+-------------+------------+-------+-------+---------+----------| 
     | U13_CLK_GATE/U0_TLATNCAX12M | ECK ^       |            | 0.099 |       |   0.000 |  -15.608 | 
     | U13_CLK_GATE                | GATED_CLK ^ | CLK_GATE   |       |       |   0.000 |  -15.607 | 
     | ALU_CLK__L1_I0              | A ^ -> Y v  | CLKINVX6M  | 0.055 | 0.063 |   0.063 |  -15.544 | 
     | ALU_CLK__L2_I0              | A v -> Y v  | BUFX14M    | 0.054 | 0.120 |   0.184 |  -15.424 | 
     | ALU_CLK__L3_I0              | A v -> Y ^  | CLKINVX32M | 0.049 | 0.049 |   0.233 |  -15.374 | 
     | U12_ALU/\ALU_OUT_reg[1]     | CK ^        | SDFFRQX2M  | 0.049 | 0.001 |   0.234 |  -15.373 | 
     +---------------------------------------------------------------------------------------------+ 
Path 16: MET Setup Check with Pin U12_ALU/\ALU_OUT_reg[0] /CK 
Endpoint:   U12_ALU/\ALU_OUT_reg[0] /RN (^) checked with  leading edge of 'ALU_
CLK'
Beginpoint: scan_rst                    (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.234
- Setup                         0.372
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.662
- Arrival Time                  4.054
= Slack Time                   15.608
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance            |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                               |            |           |       |       |  Time   |   Time   | 
     |-------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                               | scan_rst ^ |           | 0.000 |       |   0.000 |   15.608 | 
     | GEN_RST1_MUX/FE_PHC2_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.298 | 0.937 |   0.937 |   16.545 | 
     | GEN_RST1_MUX/FE_PHC5_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.299 | 0.988 |   1.925 |   17.533 | 
     | GEN_RST1_MUX/U1               | B ^ -> Y ^ | MX2X6M    | 1.094 | 0.779 |   2.703 |   18.311 | 
     | FE_OFC0_O_RST2                | A ^ -> Y v | CLKINVX1M | 0.589 | 0.594 |   3.298 |   18.905 | 
     | FE_OFC3_O_RST2                | A v -> Y ^ | CLKINVX8M | 1.059 | 0.733 |   4.030 |   19.638 | 
     | U12_ALU/\ALU_OUT_reg[0]       | RN ^       | SDFFRQX2M | 1.059 | 0.024 |   4.054 |   19.662 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |          Instance           |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                             |             |            |       |       |  Time   |   Time   | 
     |-----------------------------+-------------+------------+-------+-------+---------+----------| 
     | U13_CLK_GATE/U0_TLATNCAX12M | ECK ^       |            | 0.099 |       |   0.000 |  -15.608 | 
     | U13_CLK_GATE                | GATED_CLK ^ | CLK_GATE   |       |       |   0.000 |  -15.607 | 
     | ALU_CLK__L1_I0              | A ^ -> Y v  | CLKINVX6M  | 0.055 | 0.063 |   0.063 |  -15.544 | 
     | ALU_CLK__L2_I0              | A v -> Y v  | BUFX14M    | 0.054 | 0.120 |   0.184 |  -15.424 | 
     | ALU_CLK__L3_I0              | A v -> Y ^  | CLKINVX32M | 0.049 | 0.049 |   0.233 |  -15.375 | 
     | U12_ALU/\ALU_OUT_reg[0]     | CK ^        | SDFFRQX2M  | 0.049 | 0.001 |   0.234 |  -15.373 | 
     +---------------------------------------------------------------------------------------------+ 
Path 17: MET Setup Check with Pin U12_ALU/OUT_VALID_reg/CK 
Endpoint:   U12_ALU/OUT_VALID_reg/RN (^) checked with  leading edge of 'ALU_CLK'
Beginpoint: scan_rst                 (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.235
- Setup                         0.372
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.663
- Arrival Time                  4.052
= Slack Time                   15.611
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance            |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                               |            |           |       |       |  Time   |   Time   | 
     |-------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                               | scan_rst ^ |           | 0.000 |       |   0.000 |   15.611 | 
     | GEN_RST1_MUX/FE_PHC2_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.298 | 0.937 |   0.937 |   16.548 | 
     | GEN_RST1_MUX/FE_PHC5_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.299 | 0.988 |   1.925 |   17.536 | 
     | GEN_RST1_MUX/U1               | B ^ -> Y ^ | MX2X6M    | 1.094 | 0.779 |   2.703 |   18.314 | 
     | FE_OFC0_O_RST2                | A ^ -> Y v | CLKINVX1M | 0.589 | 0.594 |   3.298 |   18.908 | 
     | FE_OFC3_O_RST2                | A v -> Y ^ | CLKINVX8M | 1.059 | 0.733 |   4.030 |   19.641 | 
     | U12_ALU/OUT_VALID_reg         | RN ^       | SDFFRQX2M | 1.059 | 0.022 |   4.052 |   19.663 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |          Instance           |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                             |             |            |       |       |  Time   |   Time   | 
     |-----------------------------+-------------+------------+-------+-------+---------+----------| 
     | U13_CLK_GATE/U0_TLATNCAX12M | ECK ^       |            | 0.099 |       |   0.000 |  -15.611 | 
     | U13_CLK_GATE                | GATED_CLK ^ | CLK_GATE   |       |       |   0.000 |  -15.610 | 
     | ALU_CLK__L1_I0              | A ^ -> Y v  | CLKINVX6M  | 0.055 | 0.063 |   0.063 |  -15.547 | 
     | ALU_CLK__L2_I0              | A v -> Y v  | BUFX14M    | 0.054 | 0.120 |   0.184 |  -15.427 | 
     | ALU_CLK__L3_I0              | A v -> Y ^  | CLKINVX32M | 0.049 | 0.049 |   0.233 |  -15.377 | 
     | U12_ALU/OUT_VALID_reg       | CK ^        | SDFFRQX2M  | 0.049 | 0.002 |   0.235 |  -15.375 | 
     +---------------------------------------------------------------------------------------------+ 
Path 18: MET Setup Check with Pin U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/
\edge_count_reg[3] /CK 
Endpoint:   U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/\edge_count_reg[3] /SI 
(v) checked with  leading edge of 'DFTCLK'
Beginpoint: SI[1]                                                             
(v) triggered by  leading edge of 'DFTCLK'
Path Groups:  {inclkSrc2reg}
Analysis View: setup3_analysis_view
Other End Arrival Time          1.610
- Setup                         0.564
+ Phase Shift                  20.000
- Uncertainty                   0.025
= Required Time                21.021
- Arrival Time                  4.095
= Slack Time                   16.926
     Clock Rise Edge                      0.000
     + Input Delay                        4.000
     + Drive Adjustment                   0.090
     = Beginpoint Arrival Time            4.090
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |   Arc   |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |         |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+---------+----------+-------+-------+---------+----------| 
     |                                                    | SI[1] v |          | 0.152 |       |   4.090 |   21.016 | 
     | U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/\edge_c | SI v    | SDFFRX1M | 0.152 | 0.005 |   4.095 |   21.021 | 
     | ount_reg[3]                                        |         |          |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |            |            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                                    | scan_clk ^ |            | 0.000 |       |   0.000 |  -16.926 | 
     | scan_clk__L1_I0                                    | A ^ -> Y v | CLKINVX40M | 0.036 | 0.031 |   0.031 |  -16.896 | 
     | scan_clk__L2_I0                                    | A v -> Y ^ | CLKINVX32M | 0.052 | 0.051 |   0.081 |  -16.845 | 
     | scan_clk__L3_I0                                    | A ^ -> Y v | CLKINVX40M | 0.041 | 0.050 |   0.132 |  -16.795 | 
     | scan_clk__L4_I1                                    | A v -> Y v | CLKBUFX12M | 0.048 | 0.111 |   0.243 |  -16.683 | 
     | scan_clk__L5_I1                                    | A v -> Y v | CLKBUFX20M | 0.049 | 0.116 |   0.359 |  -16.567 | 
     | scan_clk__L6_I1                                    | A v -> Y v | CLKBUFX20M | 0.043 | 0.113 |   0.473 |  -16.454 | 
     | scan_clk__L7_I1                                    | A v -> Y v | CLKBUFX20M | 0.044 | 0.112 |   0.584 |  -16.342 | 
     | scan_clk__L8_I1                                    | A v -> Y v | CLKBUFX20M | 0.048 | 0.115 |   0.700 |  -16.227 | 
     | scan_clk__L9_I1                                    | A v -> Y v | CLKBUFX20M | 0.047 | 0.116 |   0.816 |  -16.110 | 
     | scan_clk__L10_I1                                   | A v -> Y v | CLKBUFX20M | 0.051 | 0.119 |   0.935 |  -15.992 | 
     | scan_clk__L11_I1                                   | A v -> Y v | CLKBUFX20M | 0.069 | 0.135 |   1.070 |  -15.856 | 
     | scan_clk__L12_I1                                   | A v -> Y ^ | CLKINVX32M | 0.050 | 0.054 |   1.124 |  -15.803 | 
     | scan_clk__L13_I0                                   | A ^ -> Y v | CLKINVX40M | 0.034 | 0.045 |   1.169 |  -15.757 | 
     | scan_clk__L14_I0                                   | A v -> Y ^ | CLKINVX32M | 0.023 | 0.030 |   1.199 |  -15.728 | 
     | DIV_RX_MUX/U1                                      | B ^ -> Y ^ | MX2X6M     | 0.105 | 0.177 |   1.375 |  -15.551 | 
     | O_CLK4__L1_I0                                      | A ^ -> Y ^ | BUFX20M    | 0.082 | 0.118 |   1.493 |  -15.434 | 
     | O_CLK4__L2_I0                                      | A ^ -> Y v | CLKINVX40M | 0.055 | 0.068 |   1.561 |  -15.365 | 
     | O_CLK4__L3_I0                                      | A v -> Y ^ | CLKINVX32M | 0.044 | 0.048 |   1.609 |  -15.317 | 
     | U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/\edge_c | CK ^       | SDFFRX1M   | 0.044 | 0.001 |   1.610 |  -15.317 | 
     | ount_reg[3]                                        |            |            |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 19: MET Setup Check with Pin U11_REG_FILE/\REG_FILE_reg[8][4] /CK 
Endpoint:   U11_REG_FILE/\REG_FILE_reg[8][4] /SI (v) checked with  leading edge 
of 'DFTCLK'
Beginpoint: SI[0]                                (v) triggered by  leading edge 
of 'DFTCLK'
Path Groups:  {inclkSrc2reg}
Analysis View: setup3_analysis_view
Other End Arrival Time          1.586
- Setup                         0.508
+ Phase Shift                  20.000
- Uncertainty                   0.025
= Required Time                21.053
- Arrival Time                  4.045
= Slack Time                   17.008
     Clock Rise Edge                      0.000
     + Input Delay                        4.000
     + Drive Adjustment                   0.044
     = Beginpoint Arrival Time            4.044
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |             Instance             |   Arc   |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |         |           |       |       |  Time   |   Time   | 
     |----------------------------------+---------+-----------+-------+-------+---------+----------| 
     |                                  | SI[0] v |           | 0.086 |       |   4.044 |   21.052 | 
     | U11_REG_FILE/\REG_FILE_reg[8][4] | SI v    | SDFFRQX2M | 0.086 | 0.001 |   4.045 |   21.053 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance             |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |            |            |       |       |  Time   |   Time   | 
     |----------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                  | scan_clk ^ |            | 0.000 |       |   0.000 |  -17.008 | 
     | scan_clk__L1_I0                  | A ^ -> Y v | CLKINVX40M | 0.036 | 0.031 |   0.031 |  -16.977 | 
     | scan_clk__L2_I0                  | A v -> Y ^ | CLKINVX32M | 0.052 | 0.051 |   0.081 |  -16.927 | 
     | scan_clk__L3_I0                  | A ^ -> Y v | CLKINVX40M | 0.041 | 0.050 |   0.131 |  -16.876 | 
     | scan_clk__L4_I0                  | A v -> Y ^ | CLKINVX40M | 0.024 | 0.033 |   0.165 |  -16.843 | 
     | scan_clk__L5_I0                  | A ^ -> Y ^ | CLKBUFX32M | 0.045 | 0.094 |   0.259 |  -16.749 | 
     | scan_clk__L6_I0                  | A ^ -> Y ^ | CLKBUFX40M | 0.045 | 0.101 |   0.360 |  -16.648 | 
     | scan_clk__L7_I0                  | A ^ -> Y ^ | CLKBUFX24M | 0.045 | 0.103 |   0.463 |  -16.545 | 
     | scan_clk__L8_I0                  | A ^ -> Y ^ | CLKBUFX24M | 0.046 | 0.102 |   0.566 |  -16.442 | 
     | scan_clk__L9_I0                  | A ^ -> Y ^ | CLKBUFX24M | 0.049 | 0.105 |   0.671 |  -16.337 | 
     | scan_clk__L10_I0                 | A ^ -> Y ^ | CLKBUFX24M | 0.047 | 0.105 |   0.776 |  -16.232 | 
     | scan_clk__L11_I0                 | A ^ -> Y ^ | CLKBUFX24M | 0.053 | 0.109 |   0.885 |  -16.123 | 
     | scan_clk__L12_I0                 | A ^ -> Y ^ | BUFX24M    | 0.035 | 0.076 |   0.961 |  -16.047 | 
     | REF_CLK_MUX/U1                   | B ^ -> Y ^ | MX2X6M     | 0.147 | 0.209 |   1.170 |  -15.838 | 
     | O_CLK1__L1_I0                    | A ^ -> Y ^ | BUFX14M    | 0.099 | 0.141 |   1.311 |  -15.696 | 
     | O_CLK1__L2_I0                    | A ^ -> Y v | CLKINVX40M | 0.067 | 0.073 |   1.385 |  -15.623 | 
     | O_CLK1__L3_I0                    | A v -> Y ^ | CLKINVX40M | 0.065 | 0.068 |   1.453 |  -15.555 | 
     | O_CLK1__L4_I1                    | A ^ -> Y v | CLKINVX40M | 0.064 | 0.059 |   1.511 |  -15.496 | 
     | O_CLK1__L5_I3                    | A v -> Y ^ | CLKINVX40M | 0.066 | 0.068 |   1.579 |  -15.429 | 
     | U11_REG_FILE/\REG_FILE_reg[8][4] | CK ^       | SDFFRQX2M  | 0.066 | 0.007 |   1.586 |  -15.422 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 20: MET Setup Check with Pin U0_RST_SYNC1/\RST_REG_reg[0] /CK 
Endpoint:   U0_RST_SYNC1/\RST_REG_reg[0] /SI (v) checked with  leading edge of 
'DFTCLK'
Beginpoint: SI[3]                            (v) triggered by  leading edge of 
'DFTCLK'
Path Groups:  {inclkSrc2reg}
Analysis View: setup3_analysis_view
Other End Arrival Time          1.585
- Setup                         0.504
+ Phase Shift                  20.000
- Uncertainty                   0.025
= Required Time                21.055
- Arrival Time                  4.025
= Slack Time                   17.030
     Clock Rise Edge                      0.000
     + Input Delay                        4.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            4.025
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |           Instance           |   Arc   |   Cell    |  Slew | Delay | Arrival | Required | 
     |                              |         |           |       |       |  Time   |   Time   | 
     |------------------------------+---------+-----------+-------+-------+---------+----------| 
     |                              | SI[3] v |           | 0.063 |       |   4.025 |   21.055 | 
     | U0_RST_SYNC1/\RST_REG_reg[0] | SI v    | SDFFRQX2M | 0.063 | 0.000 |   4.025 |   21.055 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |            |       |       |  Time   |   Time   | 
     |------------------------------+------------+------------+-------+-------+---------+----------| 
     |                              | scan_clk ^ |            | 0.000 |       |   0.000 |  -17.030 | 
     | scan_clk__L1_I0              | A ^ -> Y v | CLKINVX40M | 0.036 | 0.031 |   0.031 |  -16.999 | 
     | scan_clk__L2_I0              | A v -> Y ^ | CLKINVX32M | 0.052 | 0.051 |   0.081 |  -16.949 | 
     | scan_clk__L3_I0              | A ^ -> Y v | CLKINVX40M | 0.041 | 0.050 |   0.131 |  -16.898 | 
     | scan_clk__L4_I0              | A v -> Y ^ | CLKINVX40M | 0.024 | 0.033 |   0.165 |  -16.865 | 
     | scan_clk__L5_I0              | A ^ -> Y ^ | CLKBUFX32M | 0.045 | 0.094 |   0.259 |  -16.771 | 
     | scan_clk__L6_I0              | A ^ -> Y ^ | CLKBUFX40M | 0.045 | 0.101 |   0.360 |  -16.670 | 
     | scan_clk__L7_I0              | A ^ -> Y ^ | CLKBUFX24M | 0.045 | 0.103 |   0.463 |  -16.567 | 
     | scan_clk__L8_I0              | A ^ -> Y ^ | CLKBUFX24M | 0.046 | 0.102 |   0.566 |  -16.464 | 
     | scan_clk__L9_I0              | A ^ -> Y ^ | CLKBUFX24M | 0.049 | 0.105 |   0.671 |  -16.359 | 
     | scan_clk__L10_I0             | A ^ -> Y ^ | CLKBUFX24M | 0.047 | 0.105 |   0.776 |  -16.254 | 
     | scan_clk__L11_I0             | A ^ -> Y ^ | CLKBUFX24M | 0.053 | 0.109 |   0.885 |  -16.145 | 
     | scan_clk__L12_I0             | A ^ -> Y ^ | BUFX24M    | 0.035 | 0.076 |   0.961 |  -16.069 | 
     | REF_CLK_MUX/U1               | B ^ -> Y ^ | MX2X6M     | 0.147 | 0.209 |   1.170 |  -15.860 | 
     | O_CLK1__L1_I0                | A ^ -> Y ^ | BUFX14M    | 0.099 | 0.141 |   1.311 |  -15.719 | 
     | O_CLK1__L2_I0                | A ^ -> Y v | CLKINVX40M | 0.067 | 0.073 |   1.385 |  -15.645 | 
     | O_CLK1__L3_I1                | A v -> Y ^ | CLKINVX40M | 0.067 | 0.065 |   1.450 |  -15.580 | 
     | O_CLK1__L4_I2                | A ^ -> Y v | CLKINVX40M | 0.065 | 0.064 |   1.514 |  -15.516 | 
     | O_CLK1__L5_I4                | A v -> Y ^ | CLKINVX40M | 0.063 | 0.067 |   1.581 |  -15.449 | 
     | U0_RST_SYNC1/\RST_REG_reg[0] | CK ^       | SDFFRQX2M  | 0.063 | 0.004 |   1.585 |  -15.445 | 
     +---------------------------------------------------------------------------------------------+ 
Path 21: MET Setup Check with Pin U3_FIFO/U1/\SYNC_reg_reg[3][1] /CK 
Endpoint:   U3_FIFO/U1/\SYNC_reg_reg[3][1] /SI (v) checked with  leading edge 
of 'DFTCLK'
Beginpoint: SI[2]                              (v) triggered by  leading edge 
of 'DFTCLK'
Path Groups:  {inclkSrc2reg}
Analysis View: setup3_analysis_view
Other End Arrival Time          1.625
- Setup                         0.514
+ Phase Shift                  20.000
- Uncertainty                   0.025
= Required Time                21.086
- Arrival Time                  4.053
= Slack Time                   17.033
     Clock Rise Edge                      0.000
     + Input Delay                        4.000
     + Drive Adjustment                   0.052
     = Beginpoint Arrival Time            4.052
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |            Instance            |   Arc   |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                |         |           |       |       |  Time   |   Time   | 
     |--------------------------------+---------+-----------+-------+-------+---------+----------| 
     |                                | SI[2] v |           | 0.097 |       |   4.052 |   21.085 | 
     | U3_FIFO/U1/\SYNC_reg_reg[3][1] | SI v    | SDFFRQX2M | 0.097 | 0.001 |   4.053 |   21.086 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance            |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                |            |            |       |       |  Time   |   Time   | 
     |--------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                | scan_clk ^ |            | 0.000 |       |   0.000 |  -17.033 | 
     | scan_clk__L1_I0                | A ^ -> Y v | CLKINVX40M | 0.036 | 0.031 |   0.031 |  -17.002 | 
     | scan_clk__L2_I0                | A v -> Y ^ | CLKINVX32M | 0.052 | 0.051 |   0.081 |  -16.952 | 
     | scan_clk__L3_I0                | A ^ -> Y v | CLKINVX40M | 0.041 | 0.050 |   0.132 |  -16.902 | 
     | scan_clk__L4_I1                | A v -> Y v | CLKBUFX12M | 0.048 | 0.111 |   0.243 |  -16.790 | 
     | scan_clk__L5_I1                | A v -> Y v | CLKBUFX20M | 0.049 | 0.116 |   0.359 |  -16.674 | 
     | scan_clk__L6_I1                | A v -> Y v | CLKBUFX20M | 0.043 | 0.113 |   0.473 |  -16.560 | 
     | scan_clk__L7_I1                | A v -> Y v | CLKBUFX20M | 0.044 | 0.112 |   0.584 |  -16.449 | 
     | scan_clk__L8_I1                | A v -> Y v | CLKBUFX20M | 0.048 | 0.115 |   0.700 |  -16.333 | 
     | scan_clk__L9_I1                | A v -> Y v | CLKBUFX20M | 0.047 | 0.116 |   0.816 |  -16.217 | 
     | scan_clk__L10_I1               | A v -> Y v | CLKBUFX20M | 0.051 | 0.119 |   0.935 |  -16.098 | 
     | scan_clk__L11_I1               | A v -> Y v | CLKBUFX20M | 0.069 | 0.135 |   1.070 |  -15.963 | 
     | scan_clk__L12_I1               | A v -> Y ^ | CLKINVX32M | 0.050 | 0.054 |   1.124 |  -15.910 | 
     | scan_clk__L13_I0               | A ^ -> Y v | CLKINVX40M | 0.034 | 0.045 |   1.169 |  -15.864 | 
     | scan_clk__L14_I0               | A v -> Y ^ | CLKINVX32M | 0.023 | 0.030 |   1.199 |  -15.835 | 
     | DIV_TX_MUX/U1                  | B ^ -> Y ^ | MX2X6M     | 0.089 | 0.166 |   1.365 |  -15.669 | 
     | O_CLK3__L1_I0                  | A ^ -> Y ^ | BUFX16M    | 0.093 | 0.124 |   1.489 |  -15.544 | 
     | O_CLK3__L2_I0                  | A ^ -> Y v | CLKINVX40M | 0.081 | 0.080 |   1.569 |  -15.464 | 
     | O_CLK3__L3_I0                  | A v -> Y ^ | CLKINVX24M | 0.046 | 0.055 |   1.624 |  -15.409 | 
     | U3_FIFO/U1/\SYNC_reg_reg[3][1] | CK ^       | SDFFRQX2M  | 0.046 | 0.001 |   1.625 |  -15.408 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 22: MET Setup Check with Pin U11_REG_FILE/\REG_FILE_reg[8][3] /CK 
Endpoint:   U11_REG_FILE/\REG_FILE_reg[8][3] /RN (^) checked with  leading edge 
of 'DFTCLK'
Beginpoint: scan_rst                             (^) triggered by  leading edge 
of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.589
- Setup                         0.380
+ Phase Shift                  20.000
- Uncertainty                   0.025
= Required Time                21.184
- Arrival Time                  4.114
= Slack Time                   17.070
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------+ 
     |             Instance             |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |            |           |       |       |  Time   |   Time   | 
     |----------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                  | scan_rst ^ |           | 0.000 |       |   0.000 |   17.070 | 
     | GEN_RST1_MUX/FE_PHC2_scan_rst    | A ^ -> Y ^ | DLY4X1M   | 0.298 | 0.937 |   0.937 |   18.008 | 
     | GEN_RST1_MUX/FE_PHC5_scan_rst    | A ^ -> Y ^ | DLY4X1M   | 0.299 | 0.988 |   1.925 |   18.995 | 
     | GEN_RST1_MUX/U1                  | B ^ -> Y ^ | MX2X6M    | 1.094 | 0.779 |   2.703 |   19.774 | 
     | FE_OFC0_O_RST2                   | A ^ -> Y v | CLKINVX1M | 0.589 | 0.594 |   3.298 |   20.368 | 
     | U11_REG_FILE/FE_OFC1_O_RST2      | A v -> Y ^ | CLKINVX8M | 0.999 | 0.673 |   3.971 |   21.041 | 
     | U11_REG_FILE/\REG_FILE_reg[8][3] | RN ^       | SDFFRQX1M | 1.114 | 0.143 |   4.114 |   21.184 | 
     +------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance             |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |            |            |       |       |  Time   |   Time   | 
     |----------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                  | scan_clk ^ |            | 0.000 |       |   0.000 |  -17.070 | 
     | scan_clk__L1_I0                  | A ^ -> Y v | CLKINVX40M | 0.036 | 0.031 |   0.031 |  -17.040 | 
     | scan_clk__L2_I0                  | A v -> Y ^ | CLKINVX32M | 0.052 | 0.051 |   0.081 |  -16.989 | 
     | scan_clk__L3_I0                  | A ^ -> Y v | CLKINVX40M | 0.041 | 0.050 |   0.131 |  -16.939 | 
     | scan_clk__L4_I0                  | A v -> Y ^ | CLKINVX40M | 0.024 | 0.033 |   0.165 |  -16.906 | 
     | scan_clk__L5_I0                  | A ^ -> Y ^ | CLKBUFX32M | 0.045 | 0.094 |   0.259 |  -16.811 | 
     | scan_clk__L6_I0                  | A ^ -> Y ^ | CLKBUFX40M | 0.045 | 0.101 |   0.360 |  -16.710 | 
     | scan_clk__L7_I0                  | A ^ -> Y ^ | CLKBUFX24M | 0.045 | 0.103 |   0.463 |  -16.607 | 
     | scan_clk__L8_I0                  | A ^ -> Y ^ | CLKBUFX24M | 0.046 | 0.102 |   0.566 |  -16.505 | 
     | scan_clk__L9_I0                  | A ^ -> Y ^ | CLKBUFX24M | 0.049 | 0.105 |   0.671 |  -16.399 | 
     | scan_clk__L10_I0                 | A ^ -> Y ^ | CLKBUFX24M | 0.047 | 0.105 |   0.776 |  -16.294 | 
     | scan_clk__L11_I0                 | A ^ -> Y ^ | CLKBUFX24M | 0.053 | 0.109 |   0.885 |  -16.186 | 
     | scan_clk__L12_I0                 | A ^ -> Y ^ | BUFX24M    | 0.035 | 0.076 |   0.961 |  -16.109 | 
     | REF_CLK_MUX/U1                   | B ^ -> Y ^ | MX2X6M     | 0.147 | 0.209 |   1.170 |  -15.900 | 
     | O_CLK1__L1_I0                    | A ^ -> Y ^ | BUFX14M    | 0.099 | 0.141 |   1.311 |  -15.759 | 
     | O_CLK1__L2_I0                    | A ^ -> Y v | CLKINVX40M | 0.067 | 0.073 |   1.385 |  -15.685 | 
     | O_CLK1__L3_I0                    | A v -> Y ^ | CLKINVX40M | 0.065 | 0.068 |   1.453 |  -15.618 | 
     | O_CLK1__L4_I1                    | A ^ -> Y v | CLKINVX40M | 0.064 | 0.059 |   1.511 |  -15.559 | 
     | O_CLK1__L5_I3                    | A v -> Y ^ | CLKINVX40M | 0.066 | 0.068 |   1.579 |  -15.491 | 
     | U11_REG_FILE/\REG_FILE_reg[8][3] | CK ^       | SDFFRQX1M  | 0.067 | 0.010 |   1.589 |  -15.481 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 23: MET Setup Check with Pin U11_REG_FILE/\REG_FILE_reg[6][5] /CK 
Endpoint:   U11_REG_FILE/\REG_FILE_reg[6][5] /RN (^) checked with  leading edge 
of 'DFTCLK'
Beginpoint: scan_rst                             (^) triggered by  leading edge 
of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.586
- Setup                         0.373
+ Phase Shift                  20.000
- Uncertainty                   0.025
= Required Time                21.188
- Arrival Time                  4.115
= Slack Time                   17.073
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------+ 
     |             Instance             |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |            |           |       |       |  Time   |   Time   | 
     |----------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                  | scan_rst ^ |           | 0.000 |       |   0.000 |   17.073 | 
     | GEN_RST1_MUX/FE_PHC2_scan_rst    | A ^ -> Y ^ | DLY4X1M   | 0.298 | 0.937 |   0.937 |   18.010 | 
     | GEN_RST1_MUX/FE_PHC5_scan_rst    | A ^ -> Y ^ | DLY4X1M   | 0.299 | 0.988 |   1.925 |   18.997 | 
     | GEN_RST1_MUX/U1                  | B ^ -> Y ^ | MX2X6M    | 1.094 | 0.779 |   2.703 |   19.776 | 
     | FE_OFC0_O_RST2                   | A ^ -> Y v | CLKINVX1M | 0.589 | 0.594 |   3.298 |   20.370 | 
     | U11_REG_FILE/FE_OFC1_O_RST2      | A v -> Y ^ | CLKINVX8M | 0.999 | 0.673 |   3.971 |   21.043 | 
     | U11_REG_FILE/\REG_FILE_reg[6][5] | RN ^       | SDFFRQX2M | 1.115 | 0.144 |   4.115 |   21.188 | 
     +------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance             |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |            |            |       |       |  Time   |   Time   | 
     |----------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                  | scan_clk ^ |            | 0.000 |       |   0.000 |  -17.073 | 
     | scan_clk__L1_I0                  | A ^ -> Y v | CLKINVX40M | 0.036 | 0.031 |   0.031 |  -17.042 | 
     | scan_clk__L2_I0                  | A v -> Y ^ | CLKINVX32M | 0.052 | 0.051 |   0.081 |  -16.991 | 
     | scan_clk__L3_I0                  | A ^ -> Y v | CLKINVX40M | 0.041 | 0.050 |   0.131 |  -16.941 | 
     | scan_clk__L4_I0                  | A v -> Y ^ | CLKINVX40M | 0.024 | 0.033 |   0.165 |  -16.908 | 
     | scan_clk__L5_I0                  | A ^ -> Y ^ | CLKBUFX32M | 0.045 | 0.094 |   0.259 |  -16.814 | 
     | scan_clk__L6_I0                  | A ^ -> Y ^ | CLKBUFX40M | 0.045 | 0.101 |   0.360 |  -16.713 | 
     | scan_clk__L7_I0                  | A ^ -> Y ^ | CLKBUFX24M | 0.045 | 0.103 |   0.463 |  -16.609 | 
     | scan_clk__L8_I0                  | A ^ -> Y ^ | CLKBUFX24M | 0.046 | 0.102 |   0.566 |  -16.507 | 
     | scan_clk__L9_I0                  | A ^ -> Y ^ | CLKBUFX24M | 0.049 | 0.105 |   0.671 |  -16.402 | 
     | scan_clk__L10_I0                 | A ^ -> Y ^ | CLKBUFX24M | 0.047 | 0.105 |   0.776 |  -16.297 | 
     | scan_clk__L11_I0                 | A ^ -> Y ^ | CLKBUFX24M | 0.053 | 0.109 |   0.885 |  -16.188 | 
     | scan_clk__L12_I0                 | A ^ -> Y ^ | BUFX24M    | 0.035 | 0.076 |   0.961 |  -16.111 | 
     | REF_CLK_MUX/U1                   | B ^ -> Y ^ | MX2X6M     | 0.147 | 0.209 |   1.170 |  -15.903 | 
     | O_CLK1__L1_I0                    | A ^ -> Y ^ | BUFX14M    | 0.099 | 0.141 |   1.311 |  -15.761 | 
     | O_CLK1__L2_I0                    | A ^ -> Y v | CLKINVX40M | 0.067 | 0.073 |   1.385 |  -15.688 | 
     | O_CLK1__L3_I0                    | A v -> Y ^ | CLKINVX40M | 0.065 | 0.068 |   1.453 |  -15.620 | 
     | O_CLK1__L4_I1                    | A ^ -> Y v | CLKINVX40M | 0.064 | 0.059 |   1.511 |  -15.561 | 
     | O_CLK1__L5_I2                    | A v -> Y ^ | CLKINVX40M | 0.063 | 0.065 |   1.577 |  -15.496 | 
     | U11_REG_FILE/\REG_FILE_reg[6][5] | CK ^       | SDFFRQX2M  | 0.063 | 0.009 |   1.586 |  -15.487 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 24: MET Setup Check with Pin U11_REG_FILE/\REG_FILE_reg[5][6] /CK 
Endpoint:   U11_REG_FILE/\REG_FILE_reg[5][6] /RN (^) checked with  leading edge 
of 'DFTCLK'
Beginpoint: scan_rst                             (^) triggered by  leading edge 
of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.585
- Setup                         0.373
+ Phase Shift                  20.000
- Uncertainty                   0.025
= Required Time                21.187
- Arrival Time                  4.114
= Slack Time                   17.073
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------+ 
     |             Instance             |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |            |           |       |       |  Time   |   Time   | 
     |----------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                  | scan_rst ^ |           | 0.000 |       |   0.000 |   17.073 | 
     | GEN_RST1_MUX/FE_PHC2_scan_rst    | A ^ -> Y ^ | DLY4X1M   | 0.298 | 0.937 |   0.937 |   18.010 | 
     | GEN_RST1_MUX/FE_PHC5_scan_rst    | A ^ -> Y ^ | DLY4X1M   | 0.299 | 0.988 |   1.925 |   18.997 | 
     | GEN_RST1_MUX/U1                  | B ^ -> Y ^ | MX2X6M    | 1.094 | 0.779 |   2.703 |   19.776 | 
     | FE_OFC0_O_RST2                   | A ^ -> Y v | CLKINVX1M | 0.589 | 0.594 |   3.298 |   20.370 | 
     | U11_REG_FILE/FE_OFC1_O_RST2      | A v -> Y ^ | CLKINVX8M | 0.999 | 0.673 |   3.971 |   21.043 | 
     | U11_REG_FILE/\REG_FILE_reg[5][6] | RN ^       | SDFFRQX2M | 1.114 | 0.144 |   4.114 |   21.187 | 
     +------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance             |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |            |            |       |       |  Time   |   Time   | 
     |----------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                  | scan_clk ^ |            | 0.000 |       |   0.000 |  -17.073 | 
     | scan_clk__L1_I0                  | A ^ -> Y v | CLKINVX40M | 0.036 | 0.031 |   0.031 |  -17.042 | 
     | scan_clk__L2_I0                  | A v -> Y ^ | CLKINVX32M | 0.052 | 0.051 |   0.081 |  -16.991 | 
     | scan_clk__L3_I0                  | A ^ -> Y v | CLKINVX40M | 0.041 | 0.050 |   0.131 |  -16.941 | 
     | scan_clk__L4_I0                  | A v -> Y ^ | CLKINVX40M | 0.024 | 0.033 |   0.165 |  -16.908 | 
     | scan_clk__L5_I0                  | A ^ -> Y ^ | CLKBUFX32M | 0.045 | 0.094 |   0.259 |  -16.814 | 
     | scan_clk__L6_I0                  | A ^ -> Y ^ | CLKBUFX40M | 0.045 | 0.101 |   0.360 |  -16.713 | 
     | scan_clk__L7_I0                  | A ^ -> Y ^ | CLKBUFX24M | 0.045 | 0.103 |   0.463 |  -16.609 | 
     | scan_clk__L8_I0                  | A ^ -> Y ^ | CLKBUFX24M | 0.046 | 0.102 |   0.566 |  -16.507 | 
     | scan_clk__L9_I0                  | A ^ -> Y ^ | CLKBUFX24M | 0.049 | 0.105 |   0.671 |  -16.402 | 
     | scan_clk__L10_I0                 | A ^ -> Y ^ | CLKBUFX24M | 0.047 | 0.105 |   0.776 |  -16.297 | 
     | scan_clk__L11_I0                 | A ^ -> Y ^ | CLKBUFX24M | 0.053 | 0.109 |   0.885 |  -16.188 | 
     | scan_clk__L12_I0                 | A ^ -> Y ^ | BUFX24M    | 0.035 | 0.076 |   0.961 |  -16.111 | 
     | REF_CLK_MUX/U1                   | B ^ -> Y ^ | MX2X6M     | 0.147 | 0.209 |   1.170 |  -15.903 | 
     | O_CLK1__L1_I0                    | A ^ -> Y ^ | BUFX14M    | 0.099 | 0.141 |   1.311 |  -15.761 | 
     | O_CLK1__L2_I0                    | A ^ -> Y v | CLKINVX40M | 0.067 | 0.073 |   1.385 |  -15.688 | 
     | O_CLK1__L3_I0                    | A v -> Y ^ | CLKINVX40M | 0.065 | 0.068 |   1.453 |  -15.620 | 
     | O_CLK1__L4_I1                    | A ^ -> Y v | CLKINVX40M | 0.064 | 0.059 |   1.511 |  -15.561 | 
     | O_CLK1__L5_I2                    | A v -> Y ^ | CLKINVX40M | 0.063 | 0.065 |   1.577 |  -15.496 | 
     | U11_REG_FILE/\REG_FILE_reg[5][6] | CK ^       | SDFFRQX2M  | 0.063 | 0.009 |   1.585 |  -15.487 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 25: MET Setup Check with Pin U11_REG_FILE/\REG_FILE_reg[6][6] /CK 
Endpoint:   U11_REG_FILE/\REG_FILE_reg[6][6] /RN (^) checked with  leading edge 
of 'DFTCLK'
Beginpoint: scan_rst                             (^) triggered by  leading edge 
of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.586
- Setup                         0.373
+ Phase Shift                  20.000
- Uncertainty                   0.025
= Required Time                21.188
- Arrival Time                  4.115
= Slack Time                   17.073
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------+ 
     |             Instance             |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |            |           |       |       |  Time   |   Time   | 
     |----------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                  | scan_rst ^ |           | 0.000 |       |   0.000 |   17.073 | 
     | GEN_RST1_MUX/FE_PHC2_scan_rst    | A ^ -> Y ^ | DLY4X1M   | 0.298 | 0.937 |   0.937 |   18.010 | 
     | GEN_RST1_MUX/FE_PHC5_scan_rst    | A ^ -> Y ^ | DLY4X1M   | 0.299 | 0.988 |   1.925 |   18.998 | 
     | GEN_RST1_MUX/U1                  | B ^ -> Y ^ | MX2X6M    | 1.094 | 0.779 |   2.703 |   19.776 | 
     | FE_OFC0_O_RST2                   | A ^ -> Y v | CLKINVX1M | 0.589 | 0.594 |   3.298 |   20.370 | 
     | U11_REG_FILE/FE_OFC1_O_RST2      | A v -> Y ^ | CLKINVX8M | 0.999 | 0.673 |   3.971 |   21.044 | 
     | U11_REG_FILE/\REG_FILE_reg[6][6] | RN ^       | SDFFRQX2M | 1.115 | 0.144 |   4.115 |   21.188 | 
     +------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance             |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |            |            |       |       |  Time   |   Time   | 
     |----------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                  | scan_clk ^ |            | 0.000 |       |   0.000 |  -17.073 | 
     | scan_clk__L1_I0                  | A ^ -> Y v | CLKINVX40M | 0.036 | 0.031 |   0.031 |  -17.042 | 
     | scan_clk__L2_I0                  | A v -> Y ^ | CLKINVX32M | 0.052 | 0.051 |   0.081 |  -16.991 | 
     | scan_clk__L3_I0                  | A ^ -> Y v | CLKINVX40M | 0.041 | 0.050 |   0.131 |  -16.941 | 
     | scan_clk__L4_I0                  | A v -> Y ^ | CLKINVX40M | 0.024 | 0.033 |   0.165 |  -16.908 | 
     | scan_clk__L5_I0                  | A ^ -> Y ^ | CLKBUFX32M | 0.045 | 0.094 |   0.259 |  -16.814 | 
     | scan_clk__L6_I0                  | A ^ -> Y ^ | CLKBUFX40M | 0.045 | 0.101 |   0.360 |  -16.713 | 
     | scan_clk__L7_I0                  | A ^ -> Y ^ | CLKBUFX24M | 0.045 | 0.103 |   0.463 |  -16.609 | 
     | scan_clk__L8_I0                  | A ^ -> Y ^ | CLKBUFX24M | 0.046 | 0.102 |   0.566 |  -16.507 | 
     | scan_clk__L9_I0                  | A ^ -> Y ^ | CLKBUFX24M | 0.049 | 0.105 |   0.671 |  -16.402 | 
     | scan_clk__L10_I0                 | A ^ -> Y ^ | CLKBUFX24M | 0.047 | 0.105 |   0.776 |  -16.297 | 
     | scan_clk__L11_I0                 | A ^ -> Y ^ | CLKBUFX24M | 0.053 | 0.109 |   0.885 |  -16.188 | 
     | scan_clk__L12_I0                 | A ^ -> Y ^ | BUFX24M    | 0.035 | 0.076 |   0.961 |  -16.112 | 
     | REF_CLK_MUX/U1                   | B ^ -> Y ^ | MX2X6M     | 0.147 | 0.209 |   1.170 |  -15.903 | 
     | O_CLK1__L1_I0                    | A ^ -> Y ^ | BUFX14M    | 0.099 | 0.141 |   1.311 |  -15.761 | 
     | O_CLK1__L2_I0                    | A ^ -> Y v | CLKINVX40M | 0.067 | 0.073 |   1.385 |  -15.688 | 
     | O_CLK1__L3_I0                    | A v -> Y ^ | CLKINVX40M | 0.065 | 0.068 |   1.453 |  -15.620 | 
     | O_CLK1__L4_I1                    | A ^ -> Y v | CLKINVX40M | 0.064 | 0.059 |   1.511 |  -15.561 | 
     | O_CLK1__L5_I2                    | A v -> Y ^ | CLKINVX40M | 0.063 | 0.065 |   1.577 |  -15.496 | 
     | U11_REG_FILE/\REG_FILE_reg[6][6] | CK ^       | SDFFRQX2M  | 0.063 | 0.009 |   1.586 |  -15.487 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 26: MET Setup Check with Pin U11_REG_FILE/\REG_FILE_reg[7][4] /CK 
Endpoint:   U11_REG_FILE/\REG_FILE_reg[7][4] /RN (^) checked with  leading edge 
of 'DFTCLK'
Beginpoint: scan_rst                             (^) triggered by  leading edge 
of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.586
- Setup                         0.373
+ Phase Shift                  20.000
- Uncertainty                   0.025
= Required Time                21.188
- Arrival Time                  4.115
= Slack Time                   17.073
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------+ 
     |             Instance             |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |            |           |       |       |  Time   |   Time   | 
     |----------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                  | scan_rst ^ |           | 0.000 |       |   0.000 |   17.073 | 
     | GEN_RST1_MUX/FE_PHC2_scan_rst    | A ^ -> Y ^ | DLY4X1M   | 0.298 | 0.937 |   0.937 |   18.010 | 
     | GEN_RST1_MUX/FE_PHC5_scan_rst    | A ^ -> Y ^ | DLY4X1M   | 0.299 | 0.988 |   1.925 |   18.998 | 
     | GEN_RST1_MUX/U1                  | B ^ -> Y ^ | MX2X6M    | 1.094 | 0.779 |   2.703 |   19.776 | 
     | FE_OFC0_O_RST2                   | A ^ -> Y v | CLKINVX1M | 0.589 | 0.594 |   3.298 |   20.370 | 
     | U11_REG_FILE/FE_OFC1_O_RST2      | A v -> Y ^ | CLKINVX8M | 0.999 | 0.673 |   3.971 |   21.044 | 
     | U11_REG_FILE/\REG_FILE_reg[7][4] | RN ^       | SDFFRQX2M | 1.115 | 0.144 |   4.115 |   21.188 | 
     +------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance             |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |            |            |       |       |  Time   |   Time   | 
     |----------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                  | scan_clk ^ |            | 0.000 |       |   0.000 |  -17.073 | 
     | scan_clk__L1_I0                  | A ^ -> Y v | CLKINVX40M | 0.036 | 0.031 |   0.031 |  -17.042 | 
     | scan_clk__L2_I0                  | A v -> Y ^ | CLKINVX32M | 0.052 | 0.051 |   0.081 |  -16.991 | 
     | scan_clk__L3_I0                  | A ^ -> Y v | CLKINVX40M | 0.041 | 0.050 |   0.131 |  -16.941 | 
     | scan_clk__L4_I0                  | A v -> Y ^ | CLKINVX40M | 0.024 | 0.033 |   0.165 |  -16.908 | 
     | scan_clk__L5_I0                  | A ^ -> Y ^ | CLKBUFX32M | 0.045 | 0.094 |   0.259 |  -16.814 | 
     | scan_clk__L6_I0                  | A ^ -> Y ^ | CLKBUFX40M | 0.045 | 0.101 |   0.360 |  -16.713 | 
     | scan_clk__L7_I0                  | A ^ -> Y ^ | CLKBUFX24M | 0.045 | 0.103 |   0.463 |  -16.609 | 
     | scan_clk__L8_I0                  | A ^ -> Y ^ | CLKBUFX24M | 0.046 | 0.102 |   0.566 |  -16.507 | 
     | scan_clk__L9_I0                  | A ^ -> Y ^ | CLKBUFX24M | 0.049 | 0.105 |   0.671 |  -16.402 | 
     | scan_clk__L10_I0                 | A ^ -> Y ^ | CLKBUFX24M | 0.047 | 0.105 |   0.776 |  -16.297 | 
     | scan_clk__L11_I0                 | A ^ -> Y ^ | CLKBUFX24M | 0.053 | 0.109 |   0.885 |  -16.188 | 
     | scan_clk__L12_I0                 | A ^ -> Y ^ | BUFX24M    | 0.035 | 0.076 |   0.961 |  -16.112 | 
     | REF_CLK_MUX/U1                   | B ^ -> Y ^ | MX2X6M     | 0.147 | 0.209 |   1.170 |  -15.903 | 
     | O_CLK1__L1_I0                    | A ^ -> Y ^ | BUFX14M    | 0.099 | 0.141 |   1.311 |  -15.761 | 
     | O_CLK1__L2_I0                    | A ^ -> Y v | CLKINVX40M | 0.067 | 0.073 |   1.385 |  -15.688 | 
     | O_CLK1__L3_I0                    | A v -> Y ^ | CLKINVX40M | 0.065 | 0.068 |   1.453 |  -15.620 | 
     | O_CLK1__L4_I1                    | A ^ -> Y v | CLKINVX40M | 0.064 | 0.059 |   1.511 |  -15.561 | 
     | O_CLK1__L5_I2                    | A v -> Y ^ | CLKINVX40M | 0.063 | 0.065 |   1.577 |  -15.496 | 
     | U11_REG_FILE/\REG_FILE_reg[7][4] | CK ^       | SDFFRQX2M  | 0.063 | 0.009 |   1.586 |  -15.487 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 27: MET Setup Check with Pin U11_REG_FILE/\REG_FILE_reg[7][5] /CK 
Endpoint:   U11_REG_FILE/\REG_FILE_reg[7][5] /RN (^) checked with  leading edge 
of 'DFTCLK'
Beginpoint: scan_rst                             (^) triggered by  leading edge 
of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.586
- Setup                         0.373
+ Phase Shift                  20.000
- Uncertainty                   0.025
= Required Time                21.188
- Arrival Time                  4.115
= Slack Time                   17.073
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------+ 
     |             Instance             |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |            |           |       |       |  Time   |   Time   | 
     |----------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                  | scan_rst ^ |           | 0.000 |       |   0.000 |   17.073 | 
     | GEN_RST1_MUX/FE_PHC2_scan_rst    | A ^ -> Y ^ | DLY4X1M   | 0.298 | 0.937 |   0.937 |   18.010 | 
     | GEN_RST1_MUX/FE_PHC5_scan_rst    | A ^ -> Y ^ | DLY4X1M   | 0.299 | 0.988 |   1.925 |   18.998 | 
     | GEN_RST1_MUX/U1                  | B ^ -> Y ^ | MX2X6M    | 1.094 | 0.779 |   2.703 |   19.776 | 
     | FE_OFC0_O_RST2                   | A ^ -> Y v | CLKINVX1M | 0.589 | 0.594 |   3.298 |   20.370 | 
     | U11_REG_FILE/FE_OFC1_O_RST2      | A v -> Y ^ | CLKINVX8M | 0.999 | 0.673 |   3.971 |   21.044 | 
     | U11_REG_FILE/\REG_FILE_reg[7][5] | RN ^       | SDFFRQX2M | 1.115 | 0.144 |   4.115 |   21.188 | 
     +------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance             |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |            |            |       |       |  Time   |   Time   | 
     |----------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                  | scan_clk ^ |            | 0.000 |       |   0.000 |  -17.073 | 
     | scan_clk__L1_I0                  | A ^ -> Y v | CLKINVX40M | 0.036 | 0.031 |   0.031 |  -17.042 | 
     | scan_clk__L2_I0                  | A v -> Y ^ | CLKINVX32M | 0.052 | 0.051 |   0.081 |  -16.991 | 
     | scan_clk__L3_I0                  | A ^ -> Y v | CLKINVX40M | 0.041 | 0.050 |   0.131 |  -16.941 | 
     | scan_clk__L4_I0                  | A v -> Y ^ | CLKINVX40M | 0.024 | 0.033 |   0.165 |  -16.908 | 
     | scan_clk__L5_I0                  | A ^ -> Y ^ | CLKBUFX32M | 0.045 | 0.094 |   0.259 |  -16.814 | 
     | scan_clk__L6_I0                  | A ^ -> Y ^ | CLKBUFX40M | 0.045 | 0.101 |   0.360 |  -16.713 | 
     | scan_clk__L7_I0                  | A ^ -> Y ^ | CLKBUFX24M | 0.045 | 0.103 |   0.463 |  -16.609 | 
     | scan_clk__L8_I0                  | A ^ -> Y ^ | CLKBUFX24M | 0.046 | 0.102 |   0.566 |  -16.507 | 
     | scan_clk__L9_I0                  | A ^ -> Y ^ | CLKBUFX24M | 0.049 | 0.105 |   0.671 |  -16.402 | 
     | scan_clk__L10_I0                 | A ^ -> Y ^ | CLKBUFX24M | 0.047 | 0.105 |   0.776 |  -16.297 | 
     | scan_clk__L11_I0                 | A ^ -> Y ^ | CLKBUFX24M | 0.053 | 0.109 |   0.885 |  -16.188 | 
     | scan_clk__L12_I0                 | A ^ -> Y ^ | BUFX24M    | 0.035 | 0.076 |   0.961 |  -16.112 | 
     | REF_CLK_MUX/U1                   | B ^ -> Y ^ | MX2X6M     | 0.147 | 0.209 |   1.170 |  -15.903 | 
     | O_CLK1__L1_I0                    | A ^ -> Y ^ | BUFX14M    | 0.099 | 0.141 |   1.311 |  -15.761 | 
     | O_CLK1__L2_I0                    | A ^ -> Y v | CLKINVX40M | 0.067 | 0.073 |   1.385 |  -15.688 | 
     | O_CLK1__L3_I0                    | A v -> Y ^ | CLKINVX40M | 0.065 | 0.068 |   1.453 |  -15.620 | 
     | O_CLK1__L4_I1                    | A ^ -> Y v | CLKINVX40M | 0.064 | 0.059 |   1.511 |  -15.561 | 
     | O_CLK1__L5_I2                    | A v -> Y ^ | CLKINVX40M | 0.063 | 0.065 |   1.577 |  -15.496 | 
     | U11_REG_FILE/\REG_FILE_reg[7][5] | CK ^       | SDFFRQX2M  | 0.063 | 0.009 |   1.586 |  -15.487 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 28: MET Setup Check with Pin U11_REG_FILE/\REG_FILE_reg[6][7] /CK 
Endpoint:   U11_REG_FILE/\REG_FILE_reg[6][7] /RN (^) checked with  leading edge 
of 'DFTCLK'
Beginpoint: scan_rst                             (^) triggered by  leading edge 
of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.585
- Setup                         0.373
+ Phase Shift                  20.000
- Uncertainty                   0.025
= Required Time                21.187
- Arrival Time                  4.114
= Slack Time                   17.073
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------+ 
     |             Instance             |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |            |           |       |       |  Time   |   Time   | 
     |----------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                  | scan_rst ^ |           | 0.000 |       |   0.000 |   17.073 | 
     | GEN_RST1_MUX/FE_PHC2_scan_rst    | A ^ -> Y ^ | DLY4X1M   | 0.298 | 0.937 |   0.937 |   18.010 | 
     | GEN_RST1_MUX/FE_PHC5_scan_rst    | A ^ -> Y ^ | DLY4X1M   | 0.299 | 0.988 |   1.925 |   18.998 | 
     | GEN_RST1_MUX/U1                  | B ^ -> Y ^ | MX2X6M    | 1.094 | 0.779 |   2.703 |   19.776 | 
     | FE_OFC0_O_RST2                   | A ^ -> Y v | CLKINVX1M | 0.589 | 0.594 |   3.298 |   20.370 | 
     | U11_REG_FILE/FE_OFC1_O_RST2      | A v -> Y ^ | CLKINVX8M | 0.999 | 0.673 |   3.971 |   21.044 | 
     | U11_REG_FILE/\REG_FILE_reg[6][7] | RN ^       | SDFFRQX2M | 1.114 | 0.143 |   4.114 |   21.187 | 
     +------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance             |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |            |            |       |       |  Time   |   Time   | 
     |----------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                  | scan_clk ^ |            | 0.000 |       |   0.000 |  -17.073 | 
     | scan_clk__L1_I0                  | A ^ -> Y v | CLKINVX40M | 0.036 | 0.031 |   0.031 |  -17.042 | 
     | scan_clk__L2_I0                  | A v -> Y ^ | CLKINVX32M | 0.052 | 0.051 |   0.081 |  -16.992 | 
     | scan_clk__L3_I0                  | A ^ -> Y v | CLKINVX40M | 0.041 | 0.050 |   0.131 |  -16.941 | 
     | scan_clk__L4_I0                  | A v -> Y ^ | CLKINVX40M | 0.024 | 0.033 |   0.165 |  -16.908 | 
     | scan_clk__L5_I0                  | A ^ -> Y ^ | CLKBUFX32M | 0.045 | 0.094 |   0.259 |  -16.814 | 
     | scan_clk__L6_I0                  | A ^ -> Y ^ | CLKBUFX40M | 0.045 | 0.101 |   0.360 |  -16.713 | 
     | scan_clk__L7_I0                  | A ^ -> Y ^ | CLKBUFX24M | 0.045 | 0.103 |   0.463 |  -16.610 | 
     | scan_clk__L8_I0                  | A ^ -> Y ^ | CLKBUFX24M | 0.046 | 0.102 |   0.566 |  -16.507 | 
     | scan_clk__L9_I0                  | A ^ -> Y ^ | CLKBUFX24M | 0.049 | 0.105 |   0.671 |  -16.402 | 
     | scan_clk__L10_I0                 | A ^ -> Y ^ | CLKBUFX24M | 0.047 | 0.105 |   0.776 |  -16.297 | 
     | scan_clk__L11_I0                 | A ^ -> Y ^ | CLKBUFX24M | 0.053 | 0.109 |   0.885 |  -16.188 | 
     | scan_clk__L12_I0                 | A ^ -> Y ^ | BUFX24M    | 0.035 | 0.076 |   0.961 |  -16.112 | 
     | REF_CLK_MUX/U1                   | B ^ -> Y ^ | MX2X6M     | 0.147 | 0.209 |   1.170 |  -15.903 | 
     | O_CLK1__L1_I0                    | A ^ -> Y ^ | BUFX14M    | 0.099 | 0.141 |   1.311 |  -15.761 | 
     | O_CLK1__L2_I0                    | A ^ -> Y v | CLKINVX40M | 0.067 | 0.073 |   1.385 |  -15.688 | 
     | O_CLK1__L3_I0                    | A v -> Y ^ | CLKINVX40M | 0.065 | 0.068 |   1.453 |  -15.620 | 
     | O_CLK1__L4_I1                    | A ^ -> Y v | CLKINVX40M | 0.064 | 0.059 |   1.511 |  -15.561 | 
     | O_CLK1__L5_I2                    | A v -> Y ^ | CLKINVX40M | 0.063 | 0.065 |   1.577 |  -15.496 | 
     | U11_REG_FILE/\REG_FILE_reg[6][7] | CK ^       | SDFFRQX2M  | 0.063 | 0.009 |   1.585 |  -15.487 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 29: MET Setup Check with Pin U11_REG_FILE/\REG_FILE_reg[5][7] /CK 
Endpoint:   U11_REG_FILE/\REG_FILE_reg[5][7] /RN (^) checked with  leading edge 
of 'DFTCLK'
Beginpoint: scan_rst                             (^) triggered by  leading edge 
of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.585
- Setup                         0.373
+ Phase Shift                  20.000
- Uncertainty                   0.025
= Required Time                21.187
- Arrival Time                  4.114
= Slack Time                   17.073
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------+ 
     |             Instance             |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |            |           |       |       |  Time   |   Time   | 
     |----------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                  | scan_rst ^ |           | 0.000 |       |   0.000 |   17.073 | 
     | GEN_RST1_MUX/FE_PHC2_scan_rst    | A ^ -> Y ^ | DLY4X1M   | 0.298 | 0.937 |   0.937 |   18.010 | 
     | GEN_RST1_MUX/FE_PHC5_scan_rst    | A ^ -> Y ^ | DLY4X1M   | 0.299 | 0.988 |   1.925 |   18.998 | 
     | GEN_RST1_MUX/U1                  | B ^ -> Y ^ | MX2X6M    | 1.094 | 0.779 |   2.703 |   19.776 | 
     | FE_OFC0_O_RST2                   | A ^ -> Y v | CLKINVX1M | 0.589 | 0.594 |   3.298 |   20.371 | 
     | U11_REG_FILE/FE_OFC1_O_RST2      | A v -> Y ^ | CLKINVX8M | 0.999 | 0.673 |   3.971 |   21.044 | 
     | U11_REG_FILE/\REG_FILE_reg[5][7] | RN ^       | SDFFRQX2M | 1.114 | 0.143 |   4.114 |   21.187 | 
     +------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance             |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |            |            |       |       |  Time   |   Time   | 
     |----------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                  | scan_clk ^ |            | 0.000 |       |   0.000 |  -17.073 | 
     | scan_clk__L1_I0                  | A ^ -> Y v | CLKINVX40M | 0.036 | 0.031 |   0.031 |  -17.042 | 
     | scan_clk__L2_I0                  | A v -> Y ^ | CLKINVX32M | 0.052 | 0.051 |   0.081 |  -16.992 | 
     | scan_clk__L3_I0                  | A ^ -> Y v | CLKINVX40M | 0.041 | 0.050 |   0.131 |  -16.941 | 
     | scan_clk__L4_I0                  | A v -> Y ^ | CLKINVX40M | 0.024 | 0.033 |   0.165 |  -16.908 | 
     | scan_clk__L5_I0                  | A ^ -> Y ^ | CLKBUFX32M | 0.045 | 0.094 |   0.259 |  -16.814 | 
     | scan_clk__L6_I0                  | A ^ -> Y ^ | CLKBUFX40M | 0.045 | 0.101 |   0.360 |  -16.713 | 
     | scan_clk__L7_I0                  | A ^ -> Y ^ | CLKBUFX24M | 0.045 | 0.103 |   0.463 |  -16.610 | 
     | scan_clk__L8_I0                  | A ^ -> Y ^ | CLKBUFX24M | 0.046 | 0.102 |   0.566 |  -16.507 | 
     | scan_clk__L9_I0                  | A ^ -> Y ^ | CLKBUFX24M | 0.049 | 0.105 |   0.671 |  -16.402 | 
     | scan_clk__L10_I0                 | A ^ -> Y ^ | CLKBUFX24M | 0.047 | 0.105 |   0.776 |  -16.297 | 
     | scan_clk__L11_I0                 | A ^ -> Y ^ | CLKBUFX24M | 0.053 | 0.109 |   0.885 |  -16.188 | 
     | scan_clk__L12_I0                 | A ^ -> Y ^ | BUFX24M    | 0.035 | 0.076 |   0.961 |  -16.112 | 
     | REF_CLK_MUX/U1                   | B ^ -> Y ^ | MX2X6M     | 0.147 | 0.209 |   1.170 |  -15.903 | 
     | O_CLK1__L1_I0                    | A ^ -> Y ^ | BUFX14M    | 0.099 | 0.141 |   1.311 |  -15.762 | 
     | O_CLK1__L2_I0                    | A ^ -> Y v | CLKINVX40M | 0.067 | 0.073 |   1.385 |  -15.688 | 
     | O_CLK1__L3_I0                    | A v -> Y ^ | CLKINVX40M | 0.065 | 0.068 |   1.453 |  -15.620 | 
     | O_CLK1__L4_I1                    | A ^ -> Y v | CLKINVX40M | 0.064 | 0.059 |   1.511 |  -15.562 | 
     | O_CLK1__L5_I2                    | A v -> Y ^ | CLKINVX40M | 0.063 | 0.065 |   1.577 |  -15.496 | 
     | U11_REG_FILE/\REG_FILE_reg[5][7] | CK ^       | SDFFRQX2M  | 0.063 | 0.009 |   1.585 |  -15.488 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 30: MET Setup Check with Pin U11_REG_FILE/\REG_FILE_reg[7][3] /CK 
Endpoint:   U11_REG_FILE/\REG_FILE_reg[7][3] /RN (^) checked with  leading edge 
of 'DFTCLK'
Beginpoint: scan_rst                             (^) triggered by  leading edge 
of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.586
- Setup                         0.373
+ Phase Shift                  20.000
- Uncertainty                   0.025
= Required Time                21.188
- Arrival Time                  4.115
= Slack Time                   17.073
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------+ 
     |             Instance             |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |            |           |       |       |  Time   |   Time   | 
     |----------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                  | scan_rst ^ |           | 0.000 |       |   0.000 |   17.073 | 
     | GEN_RST1_MUX/FE_PHC2_scan_rst    | A ^ -> Y ^ | DLY4X1M   | 0.298 | 0.937 |   0.937 |   18.010 | 
     | GEN_RST1_MUX/FE_PHC5_scan_rst    | A ^ -> Y ^ | DLY4X1M   | 0.299 | 0.988 |   1.925 |   18.998 | 
     | GEN_RST1_MUX/U1                  | B ^ -> Y ^ | MX2X6M    | 1.094 | 0.779 |   2.703 |   19.776 | 
     | FE_OFC0_O_RST2                   | A ^ -> Y v | CLKINVX1M | 0.589 | 0.594 |   3.298 |   20.371 | 
     | U11_REG_FILE/FE_OFC1_O_RST2      | A v -> Y ^ | CLKINVX8M | 0.999 | 0.673 |   3.971 |   21.044 | 
     | U11_REG_FILE/\REG_FILE_reg[7][3] | RN ^       | SDFFRQX2M | 1.114 | 0.144 |   4.115 |   21.188 | 
     +------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance             |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |            |            |       |       |  Time   |   Time   | 
     |----------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                  | scan_clk ^ |            | 0.000 |       |   0.000 |  -17.073 | 
     | scan_clk__L1_I0                  | A ^ -> Y v | CLKINVX40M | 0.036 | 0.031 |   0.031 |  -17.042 | 
     | scan_clk__L2_I0                  | A v -> Y ^ | CLKINVX32M | 0.052 | 0.051 |   0.081 |  -16.992 | 
     | scan_clk__L3_I0                  | A ^ -> Y v | CLKINVX40M | 0.041 | 0.050 |   0.131 |  -16.942 | 
     | scan_clk__L4_I0                  | A v -> Y ^ | CLKINVX40M | 0.024 | 0.033 |   0.165 |  -16.908 | 
     | scan_clk__L5_I0                  | A ^ -> Y ^ | CLKBUFX32M | 0.045 | 0.094 |   0.259 |  -16.814 | 
     | scan_clk__L6_I0                  | A ^ -> Y ^ | CLKBUFX40M | 0.045 | 0.101 |   0.360 |  -16.713 | 
     | scan_clk__L7_I0                  | A ^ -> Y ^ | CLKBUFX24M | 0.045 | 0.103 |   0.463 |  -16.610 | 
     | scan_clk__L8_I0                  | A ^ -> Y ^ | CLKBUFX24M | 0.046 | 0.102 |   0.566 |  -16.507 | 
     | scan_clk__L9_I0                  | A ^ -> Y ^ | CLKBUFX24M | 0.049 | 0.105 |   0.671 |  -16.402 | 
     | scan_clk__L10_I0                 | A ^ -> Y ^ | CLKBUFX24M | 0.047 | 0.105 |   0.776 |  -16.297 | 
     | scan_clk__L11_I0                 | A ^ -> Y ^ | CLKBUFX24M | 0.053 | 0.109 |   0.885 |  -16.188 | 
     | scan_clk__L12_I0                 | A ^ -> Y ^ | BUFX24M    | 0.035 | 0.076 |   0.961 |  -16.112 | 
     | REF_CLK_MUX/U1                   | B ^ -> Y ^ | MX2X6M     | 0.147 | 0.209 |   1.170 |  -15.903 | 
     | O_CLK1__L1_I0                    | A ^ -> Y ^ | BUFX14M    | 0.099 | 0.141 |   1.311 |  -15.762 | 
     | O_CLK1__L2_I0                    | A ^ -> Y v | CLKINVX40M | 0.067 | 0.073 |   1.385 |  -15.688 | 
     | O_CLK1__L3_I0                    | A v -> Y ^ | CLKINVX40M | 0.065 | 0.068 |   1.453 |  -15.620 | 
     | O_CLK1__L4_I1                    | A ^ -> Y v | CLKINVX40M | 0.064 | 0.059 |   1.511 |  -15.562 | 
     | O_CLK1__L5_I2                    | A v -> Y ^ | CLKINVX40M | 0.063 | 0.065 |   1.577 |  -15.496 | 
     | U11_REG_FILE/\REG_FILE_reg[7][3] | CK ^       | SDFFRQX2M  | 0.063 | 0.009 |   1.586 |  -15.487 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 31: MET Setup Check with Pin U11_REG_FILE/\REG_FILE_reg[7][6] /CK 
Endpoint:   U11_REG_FILE/\REG_FILE_reg[7][6] /RN (^) checked with  leading edge 
of 'DFTCLK'
Beginpoint: scan_rst                             (^) triggered by  leading edge 
of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.586
- Setup                         0.373
+ Phase Shift                  20.000
- Uncertainty                   0.025
= Required Time                21.188
- Arrival Time                  4.114
= Slack Time                   17.073
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------+ 
     |             Instance             |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |            |           |       |       |  Time   |   Time   | 
     |----------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                  | scan_rst ^ |           | 0.000 |       |   0.000 |   17.073 | 
     | GEN_RST1_MUX/FE_PHC2_scan_rst    | A ^ -> Y ^ | DLY4X1M   | 0.298 | 0.937 |   0.937 |   18.010 | 
     | GEN_RST1_MUX/FE_PHC5_scan_rst    | A ^ -> Y ^ | DLY4X1M   | 0.299 | 0.988 |   1.925 |   18.998 | 
     | GEN_RST1_MUX/U1                  | B ^ -> Y ^ | MX2X6M    | 1.094 | 0.779 |   2.703 |   19.777 | 
     | FE_OFC0_O_RST2                   | A ^ -> Y v | CLKINVX1M | 0.589 | 0.594 |   3.298 |   20.371 | 
     | U11_REG_FILE/FE_OFC1_O_RST2      | A v -> Y ^ | CLKINVX8M | 0.999 | 0.673 |   3.971 |   21.044 | 
     | U11_REG_FILE/\REG_FILE_reg[7][6] | RN ^       | SDFFRQX2M | 1.114 | 0.144 |   4.114 |   21.188 | 
     +------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance             |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |            |            |       |       |  Time   |   Time   | 
     |----------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                  | scan_clk ^ |            | 0.000 |       |   0.000 |  -17.073 | 
     | scan_clk__L1_I0                  | A ^ -> Y v | CLKINVX40M | 0.036 | 0.031 |   0.031 |  -17.043 | 
     | scan_clk__L2_I0                  | A v -> Y ^ | CLKINVX32M | 0.052 | 0.051 |   0.081 |  -16.992 | 
     | scan_clk__L3_I0                  | A ^ -> Y v | CLKINVX40M | 0.041 | 0.050 |   0.131 |  -16.942 | 
     | scan_clk__L4_I0                  | A v -> Y ^ | CLKINVX40M | 0.024 | 0.033 |   0.165 |  -16.908 | 
     | scan_clk__L5_I0                  | A ^ -> Y ^ | CLKBUFX32M | 0.045 | 0.094 |   0.259 |  -16.814 | 
     | scan_clk__L6_I0                  | A ^ -> Y ^ | CLKBUFX40M | 0.045 | 0.101 |   0.360 |  -16.713 | 
     | scan_clk__L7_I0                  | A ^ -> Y ^ | CLKBUFX24M | 0.045 | 0.103 |   0.463 |  -16.610 | 
     | scan_clk__L8_I0                  | A ^ -> Y ^ | CLKBUFX24M | 0.046 | 0.102 |   0.566 |  -16.507 | 
     | scan_clk__L9_I0                  | A ^ -> Y ^ | CLKBUFX24M | 0.049 | 0.105 |   0.671 |  -16.402 | 
     | scan_clk__L10_I0                 | A ^ -> Y ^ | CLKBUFX24M | 0.047 | 0.105 |   0.776 |  -16.297 | 
     | scan_clk__L11_I0                 | A ^ -> Y ^ | CLKBUFX24M | 0.053 | 0.109 |   0.885 |  -16.188 | 
     | scan_clk__L12_I0                 | A ^ -> Y ^ | BUFX24M    | 0.035 | 0.076 |   0.961 |  -16.112 | 
     | REF_CLK_MUX/U1                   | B ^ -> Y ^ | MX2X6M     | 0.147 | 0.209 |   1.170 |  -15.903 | 
     | O_CLK1__L1_I0                    | A ^ -> Y ^ | BUFX14M    | 0.099 | 0.141 |   1.311 |  -15.762 | 
     | O_CLK1__L2_I0                    | A ^ -> Y v | CLKINVX40M | 0.067 | 0.073 |   1.385 |  -15.688 | 
     | O_CLK1__L3_I0                    | A v -> Y ^ | CLKINVX40M | 0.065 | 0.068 |   1.453 |  -15.620 | 
     | O_CLK1__L4_I1                    | A ^ -> Y v | CLKINVX40M | 0.064 | 0.059 |   1.511 |  -15.562 | 
     | O_CLK1__L5_I2                    | A v -> Y ^ | CLKINVX40M | 0.063 | 0.065 |   1.577 |  -15.496 | 
     | U11_REG_FILE/\REG_FILE_reg[7][6] | CK ^       | SDFFRQX2M  | 0.063 | 0.009 |   1.586 |  -15.487 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 32: MET Setup Check with Pin U11_REG_FILE/\REG_FILE_reg[7][2] /CK 
Endpoint:   U11_REG_FILE/\REG_FILE_reg[7][2] /RN (^) checked with  leading edge 
of 'DFTCLK'
Beginpoint: scan_rst                             (^) triggered by  leading edge 
of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.586
- Setup                         0.373
+ Phase Shift                  20.000
- Uncertainty                   0.025
= Required Time                21.188
- Arrival Time                  4.114
= Slack Time                   17.074
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------+ 
     |             Instance             |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |            |           |       |       |  Time   |   Time   | 
     |----------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                  | scan_rst ^ |           | 0.000 |       |   0.000 |   17.074 | 
     | GEN_RST1_MUX/FE_PHC2_scan_rst    | A ^ -> Y ^ | DLY4X1M   | 0.298 | 0.937 |   0.937 |   18.011 | 
     | GEN_RST1_MUX/FE_PHC5_scan_rst    | A ^ -> Y ^ | DLY4X1M   | 0.299 | 0.988 |   1.925 |   18.998 | 
     | GEN_RST1_MUX/U1                  | B ^ -> Y ^ | MX2X6M    | 1.094 | 0.779 |   2.703 |   19.777 | 
     | FE_OFC0_O_RST2                   | A ^ -> Y v | CLKINVX1M | 0.589 | 0.594 |   3.298 |   20.371 | 
     | U11_REG_FILE/FE_OFC1_O_RST2      | A v -> Y ^ | CLKINVX8M | 0.999 | 0.673 |   3.971 |   21.044 | 
     | U11_REG_FILE/\REG_FILE_reg[7][2] | RN ^       | SDFFRQX2M | 1.114 | 0.143 |   4.114 |   21.188 | 
     +------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance             |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |            |            |       |       |  Time   |   Time   | 
     |----------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                  | scan_clk ^ |            | 0.000 |       |   0.000 |  -17.074 | 
     | scan_clk__L1_I0                  | A ^ -> Y v | CLKINVX40M | 0.036 | 0.031 |   0.031 |  -17.043 | 
     | scan_clk__L2_I0                  | A v -> Y ^ | CLKINVX32M | 0.052 | 0.051 |   0.081 |  -16.992 | 
     | scan_clk__L3_I0                  | A ^ -> Y v | CLKINVX40M | 0.041 | 0.050 |   0.131 |  -16.942 | 
     | scan_clk__L4_I0                  | A v -> Y ^ | CLKINVX40M | 0.024 | 0.033 |   0.165 |  -16.909 | 
     | scan_clk__L5_I0                  | A ^ -> Y ^ | CLKBUFX32M | 0.045 | 0.094 |   0.259 |  -16.815 | 
     | scan_clk__L6_I0                  | A ^ -> Y ^ | CLKBUFX40M | 0.045 | 0.101 |   0.360 |  -16.714 | 
     | scan_clk__L7_I0                  | A ^ -> Y ^ | CLKBUFX24M | 0.045 | 0.103 |   0.463 |  -16.610 | 
     | scan_clk__L8_I0                  | A ^ -> Y ^ | CLKBUFX24M | 0.046 | 0.102 |   0.566 |  -16.508 | 
     | scan_clk__L9_I0                  | A ^ -> Y ^ | CLKBUFX24M | 0.049 | 0.105 |   0.671 |  -16.403 | 
     | scan_clk__L10_I0                 | A ^ -> Y ^ | CLKBUFX24M | 0.047 | 0.105 |   0.776 |  -16.298 | 
     | scan_clk__L11_I0                 | A ^ -> Y ^ | CLKBUFX24M | 0.053 | 0.109 |   0.885 |  -16.189 | 
     | scan_clk__L12_I0                 | A ^ -> Y ^ | BUFX24M    | 0.035 | 0.076 |   0.961 |  -16.112 | 
     | REF_CLK_MUX/U1                   | B ^ -> Y ^ | MX2X6M     | 0.147 | 0.209 |   1.170 |  -15.904 | 
     | O_CLK1__L1_I0                    | A ^ -> Y ^ | BUFX14M    | 0.099 | 0.141 |   1.311 |  -15.762 | 
     | O_CLK1__L2_I0                    | A ^ -> Y v | CLKINVX40M | 0.067 | 0.073 |   1.385 |  -15.689 | 
     | O_CLK1__L3_I0                    | A v -> Y ^ | CLKINVX40M | 0.065 | 0.068 |   1.453 |  -15.621 | 
     | O_CLK1__L4_I1                    | A ^ -> Y v | CLKINVX40M | 0.064 | 0.059 |   1.511 |  -15.562 | 
     | O_CLK1__L5_I2                    | A v -> Y ^ | CLKINVX40M | 0.063 | 0.065 |   1.577 |  -15.497 | 
     | U11_REG_FILE/\REG_FILE_reg[7][2] | CK ^       | SDFFRQX2M  | 0.063 | 0.009 |   1.586 |  -15.488 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 33: MET Setup Check with Pin U11_REG_FILE/\REG_FILE_reg[7][7] /CK 
Endpoint:   U11_REG_FILE/\REG_FILE_reg[7][7] /RN (^) checked with  leading edge 
of 'DFTCLK'
Beginpoint: scan_rst                             (^) triggered by  leading edge 
of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.586
- Setup                         0.373
+ Phase Shift                  20.000
- Uncertainty                   0.025
= Required Time                21.188
- Arrival Time                  4.114
= Slack Time                   17.074
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------+ 
     |             Instance             |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |            |           |       |       |  Time   |   Time   | 
     |----------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                  | scan_rst ^ |           | 0.000 |       |   0.000 |   17.074 | 
     | GEN_RST1_MUX/FE_PHC2_scan_rst    | A ^ -> Y ^ | DLY4X1M   | 0.298 | 0.937 |   0.937 |   18.011 | 
     | GEN_RST1_MUX/FE_PHC5_scan_rst    | A ^ -> Y ^ | DLY4X1M   | 0.299 | 0.988 |   1.925 |   18.999 | 
     | GEN_RST1_MUX/U1                  | B ^ -> Y ^ | MX2X6M    | 1.094 | 0.779 |   2.703 |   19.777 | 
     | FE_OFC0_O_RST2                   | A ^ -> Y v | CLKINVX1M | 0.589 | 0.594 |   3.298 |   20.372 | 
     | U11_REG_FILE/FE_OFC1_O_RST2      | A v -> Y ^ | CLKINVX8M | 0.999 | 0.673 |   3.971 |   21.045 | 
     | U11_REG_FILE/\REG_FILE_reg[7][7] | RN ^       | SDFFRQX2M | 1.114 | 0.143 |   4.114 |   21.188 | 
     +------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance             |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |            |            |       |       |  Time   |   Time   | 
     |----------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                  | scan_clk ^ |            | 0.000 |       |   0.000 |  -17.074 | 
     | scan_clk__L1_I0                  | A ^ -> Y v | CLKINVX40M | 0.036 | 0.031 |   0.031 |  -17.043 | 
     | scan_clk__L2_I0                  | A v -> Y ^ | CLKINVX32M | 0.052 | 0.051 |   0.081 |  -16.993 | 
     | scan_clk__L3_I0                  | A ^ -> Y v | CLKINVX40M | 0.041 | 0.050 |   0.131 |  -16.942 | 
     | scan_clk__L4_I0                  | A v -> Y ^ | CLKINVX40M | 0.024 | 0.033 |   0.165 |  -16.909 | 
     | scan_clk__L5_I0                  | A ^ -> Y ^ | CLKBUFX32M | 0.045 | 0.094 |   0.259 |  -16.815 | 
     | scan_clk__L6_I0                  | A ^ -> Y ^ | CLKBUFX40M | 0.045 | 0.101 |   0.360 |  -16.714 | 
     | scan_clk__L7_I0                  | A ^ -> Y ^ | CLKBUFX24M | 0.045 | 0.103 |   0.463 |  -16.611 | 
     | scan_clk__L8_I0                  | A ^ -> Y ^ | CLKBUFX24M | 0.046 | 0.102 |   0.566 |  -16.508 | 
     | scan_clk__L9_I0                  | A ^ -> Y ^ | CLKBUFX24M | 0.049 | 0.105 |   0.671 |  -16.403 | 
     | scan_clk__L10_I0                 | A ^ -> Y ^ | CLKBUFX24M | 0.047 | 0.105 |   0.776 |  -16.298 | 
     | scan_clk__L11_I0                 | A ^ -> Y ^ | CLKBUFX24M | 0.053 | 0.109 |   0.885 |  -16.189 | 
     | scan_clk__L12_I0                 | A ^ -> Y ^ | BUFX24M    | 0.035 | 0.076 |   0.961 |  -16.113 | 
     | REF_CLK_MUX/U1                   | B ^ -> Y ^ | MX2X6M     | 0.147 | 0.209 |   1.170 |  -15.904 | 
     | O_CLK1__L1_I0                    | A ^ -> Y ^ | BUFX14M    | 0.099 | 0.141 |   1.311 |  -15.762 | 
     | O_CLK1__L2_I0                    | A ^ -> Y v | CLKINVX40M | 0.067 | 0.073 |   1.385 |  -15.689 | 
     | O_CLK1__L3_I0                    | A v -> Y ^ | CLKINVX40M | 0.065 | 0.068 |   1.453 |  -15.621 | 
     | O_CLK1__L4_I1                    | A ^ -> Y v | CLKINVX40M | 0.064 | 0.059 |   1.511 |  -15.562 | 
     | O_CLK1__L5_I2                    | A v -> Y ^ | CLKINVX40M | 0.063 | 0.065 |   1.577 |  -15.497 | 
     | U11_REG_FILE/\REG_FILE_reg[7][7] | CK ^       | SDFFRQX2M  | 0.063 | 0.009 |   1.586 |  -15.488 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 34: MET Setup Check with Pin U11_REG_FILE/\REG_FILE_reg[7][1] /CK 
Endpoint:   U11_REG_FILE/\REG_FILE_reg[7][1] /RN (^) checked with  leading edge 
of 'DFTCLK'
Beginpoint: scan_rst                             (^) triggered by  leading edge 
of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.586
- Setup                         0.373
+ Phase Shift                  20.000
- Uncertainty                   0.025
= Required Time                21.188
- Arrival Time                  4.113
= Slack Time                   17.074
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------+ 
     |             Instance             |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |            |           |       |       |  Time   |   Time   | 
     |----------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                  | scan_rst ^ |           | 0.000 |       |   0.000 |   17.074 | 
     | GEN_RST1_MUX/FE_PHC2_scan_rst    | A ^ -> Y ^ | DLY4X1M   | 0.298 | 0.937 |   0.937 |   18.011 | 
     | GEN_RST1_MUX/FE_PHC5_scan_rst    | A ^ -> Y ^ | DLY4X1M   | 0.299 | 0.988 |   1.925 |   18.999 | 
     | GEN_RST1_MUX/U1                  | B ^ -> Y ^ | MX2X6M    | 1.094 | 0.779 |   2.703 |   19.778 | 
     | FE_OFC0_O_RST2                   | A ^ -> Y v | CLKINVX1M | 0.589 | 0.594 |   3.298 |   20.372 | 
     | U11_REG_FILE/FE_OFC1_O_RST2      | A v -> Y ^ | CLKINVX8M | 0.999 | 0.673 |   3.971 |   21.045 | 
     | U11_REG_FILE/\REG_FILE_reg[7][1] | RN ^       | SDFFRQX2M | 1.114 | 0.142 |   4.113 |   21.188 | 
     +------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance             |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |            |            |       |       |  Time   |   Time   | 
     |----------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                  | scan_clk ^ |            | 0.000 |       |   0.000 |  -17.074 | 
     | scan_clk__L1_I0                  | A ^ -> Y v | CLKINVX40M | 0.036 | 0.031 |   0.031 |  -17.044 | 
     | scan_clk__L2_I0                  | A v -> Y ^ | CLKINVX32M | 0.052 | 0.051 |   0.081 |  -16.993 | 
     | scan_clk__L3_I0                  | A ^ -> Y v | CLKINVX40M | 0.041 | 0.050 |   0.131 |  -16.943 | 
     | scan_clk__L4_I0                  | A v -> Y ^ | CLKINVX40M | 0.024 | 0.033 |   0.165 |  -16.910 | 
     | scan_clk__L5_I0                  | A ^ -> Y ^ | CLKBUFX32M | 0.045 | 0.094 |   0.259 |  -16.815 | 
     | scan_clk__L6_I0                  | A ^ -> Y ^ | CLKBUFX40M | 0.045 | 0.101 |   0.360 |  -16.714 | 
     | scan_clk__L7_I0                  | A ^ -> Y ^ | CLKBUFX24M | 0.045 | 0.103 |   0.463 |  -16.611 | 
     | scan_clk__L8_I0                  | A ^ -> Y ^ | CLKBUFX24M | 0.046 | 0.102 |   0.566 |  -16.509 | 
     | scan_clk__L9_I0                  | A ^ -> Y ^ | CLKBUFX24M | 0.049 | 0.105 |   0.671 |  -16.403 | 
     | scan_clk__L10_I0                 | A ^ -> Y ^ | CLKBUFX24M | 0.047 | 0.105 |   0.776 |  -16.298 | 
     | scan_clk__L11_I0                 | A ^ -> Y ^ | CLKBUFX24M | 0.053 | 0.109 |   0.885 |  -16.190 | 
     | scan_clk__L12_I0                 | A ^ -> Y ^ | BUFX24M    | 0.035 | 0.076 |   0.961 |  -16.113 | 
     | REF_CLK_MUX/U1                   | B ^ -> Y ^ | MX2X6M     | 0.147 | 0.209 |   1.170 |  -15.904 | 
     | O_CLK1__L1_I0                    | A ^ -> Y ^ | BUFX14M    | 0.099 | 0.141 |   1.311 |  -15.763 | 
     | O_CLK1__L2_I0                    | A ^ -> Y v | CLKINVX40M | 0.067 | 0.073 |   1.385 |  -15.689 | 
     | O_CLK1__L3_I0                    | A v -> Y ^ | CLKINVX40M | 0.065 | 0.068 |   1.453 |  -15.622 | 
     | O_CLK1__L4_I1                    | A ^ -> Y v | CLKINVX40M | 0.064 | 0.059 |   1.511 |  -15.563 | 
     | O_CLK1__L5_I2                    | A v -> Y ^ | CLKINVX40M | 0.063 | 0.065 |   1.577 |  -15.497 | 
     | U11_REG_FILE/\REG_FILE_reg[7][1] | CK ^       | SDFFRQX2M  | 0.063 | 0.009 |   1.586 |  -15.488 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 35: MET Setup Check with Pin U11_REG_FILE/\REG_FILE_reg[10][2] /CK 
Endpoint:   U11_REG_FILE/\REG_FILE_reg[10][2] /RN (^) checked with  leading 
edge of 'DFTCLK'
Beginpoint: scan_rst                              (^) triggered by  leading 
edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.589
- Setup                         0.372
+ Phase Shift                  20.000
- Uncertainty                   0.025
= Required Time                21.191
- Arrival Time                  4.114
= Slack Time                   17.077
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance              |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |            |           |       |       |  Time   |   Time   | 
     |-----------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                   | scan_rst ^ |           | 0.000 |       |   0.000 |   17.077 | 
     | GEN_RST1_MUX/FE_PHC2_scan_rst     | A ^ -> Y ^ | DLY4X1M   | 0.298 | 0.937 |   0.937 |   18.014 | 
     | GEN_RST1_MUX/FE_PHC5_scan_rst     | A ^ -> Y ^ | DLY4X1M   | 0.299 | 0.988 |   1.925 |   19.002 | 
     | GEN_RST1_MUX/U1                   | B ^ -> Y ^ | MX2X6M    | 1.094 | 0.779 |   2.703 |   19.780 | 
     | FE_OFC0_O_RST2                    | A ^ -> Y v | CLKINVX1M | 0.589 | 0.594 |   3.298 |   20.375 | 
     | U11_REG_FILE/FE_OFC1_O_RST2       | A v -> Y ^ | CLKINVX8M | 0.999 | 0.673 |   3.971 |   21.048 | 
     | U11_REG_FILE/\REG_FILE_reg[10][2] | RN ^       | SDFFRQX2M | 1.114 | 0.143 |   4.114 |   21.191 | 
     +-------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |             Instance              |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |            |            |       |       |  Time   |   Time   | 
     |-----------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                   | scan_clk ^ |            | 0.000 |       |   0.000 |  -17.077 | 
     | scan_clk__L1_I0                   | A ^ -> Y v | CLKINVX40M | 0.036 | 0.031 |   0.031 |  -17.046 | 
     | scan_clk__L2_I0                   | A v -> Y ^ | CLKINVX32M | 0.052 | 0.051 |   0.081 |  -16.996 | 
     | scan_clk__L3_I0                   | A ^ -> Y v | CLKINVX40M | 0.041 | 0.050 |   0.131 |  -16.946 | 
     | scan_clk__L4_I0                   | A v -> Y ^ | CLKINVX40M | 0.024 | 0.033 |   0.165 |  -16.912 | 
     | scan_clk__L5_I0                   | A ^ -> Y ^ | CLKBUFX32M | 0.045 | 0.094 |   0.259 |  -16.818 | 
     | scan_clk__L6_I0                   | A ^ -> Y ^ | CLKBUFX40M | 0.045 | 0.101 |   0.360 |  -16.717 | 
     | scan_clk__L7_I0                   | A ^ -> Y ^ | CLKBUFX24M | 0.045 | 0.103 |   0.463 |  -16.614 | 
     | scan_clk__L8_I0                   | A ^ -> Y ^ | CLKBUFX24M | 0.046 | 0.102 |   0.566 |  -16.511 | 
     | scan_clk__L9_I0                   | A ^ -> Y ^ | CLKBUFX24M | 0.049 | 0.105 |   0.671 |  -16.406 | 
     | scan_clk__L10_I0                  | A ^ -> Y ^ | CLKBUFX24M | 0.047 | 0.105 |   0.776 |  -16.301 | 
     | scan_clk__L11_I0                  | A ^ -> Y ^ | CLKBUFX24M | 0.053 | 0.109 |   0.885 |  -16.192 | 
     | scan_clk__L12_I0                  | A ^ -> Y ^ | BUFX24M    | 0.035 | 0.076 |   0.961 |  -16.116 | 
     | REF_CLK_MUX/U1                    | B ^ -> Y ^ | MX2X6M     | 0.147 | 0.209 |   1.170 |  -15.907 | 
     | O_CLK1__L1_I0                     | A ^ -> Y ^ | BUFX14M    | 0.099 | 0.141 |   1.311 |  -15.766 | 
     | O_CLK1__L2_I0                     | A ^ -> Y v | CLKINVX40M | 0.067 | 0.073 |   1.385 |  -15.692 | 
     | O_CLK1__L3_I0                     | A v -> Y ^ | CLKINVX40M | 0.065 | 0.068 |   1.453 |  -15.624 | 
     | O_CLK1__L4_I1                     | A ^ -> Y v | CLKINVX40M | 0.064 | 0.059 |   1.511 |  -15.566 | 
     | O_CLK1__L5_I3                     | A v -> Y ^ | CLKINVX40M | 0.066 | 0.068 |   1.579 |  -15.498 | 
     | U11_REG_FILE/\REG_FILE_reg[10][2] | CK ^       | SDFFRQX2M  | 0.067 | 0.010 |   1.589 |  -15.488 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 36: MET Setup Check with Pin U11_REG_FILE/\REG_FILE_reg[10][1] /CK 
Endpoint:   U11_REG_FILE/\REG_FILE_reg[10][1] /RN (^) checked with  leading 
edge of 'DFTCLK'
Beginpoint: scan_rst                              (^) triggered by  leading 
edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.589
- Setup                         0.372
+ Phase Shift                  20.000
- Uncertainty                   0.025
= Required Time                21.191
- Arrival Time                  4.114
= Slack Time                   17.077
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance              |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |            |           |       |       |  Time   |   Time   | 
     |-----------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                   | scan_rst ^ |           | 0.000 |       |   0.000 |   17.077 | 
     | GEN_RST1_MUX/FE_PHC2_scan_rst     | A ^ -> Y ^ | DLY4X1M   | 0.298 | 0.937 |   0.937 |   18.014 | 
     | GEN_RST1_MUX/FE_PHC5_scan_rst     | A ^ -> Y ^ | DLY4X1M   | 0.299 | 0.988 |   1.925 |   19.002 | 
     | GEN_RST1_MUX/U1                   | B ^ -> Y ^ | MX2X6M    | 1.094 | 0.779 |   2.703 |   19.780 | 
     | FE_OFC0_O_RST2                    | A ^ -> Y v | CLKINVX1M | 0.589 | 0.594 |   3.298 |   20.375 | 
     | U11_REG_FILE/FE_OFC1_O_RST2       | A v -> Y ^ | CLKINVX8M | 0.999 | 0.673 |   3.971 |   21.048 | 
     | U11_REG_FILE/\REG_FILE_reg[10][1] | RN ^       | SDFFRQX2M | 1.114 | 0.143 |   4.114 |   21.191 | 
     +-------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |             Instance              |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |            |            |       |       |  Time   |   Time   | 
     |-----------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                   | scan_clk ^ |            | 0.000 |       |   0.000 |  -17.077 | 
     | scan_clk__L1_I0                   | A ^ -> Y v | CLKINVX40M | 0.036 | 0.031 |   0.031 |  -17.046 | 
     | scan_clk__L2_I0                   | A v -> Y ^ | CLKINVX32M | 0.052 | 0.051 |   0.081 |  -16.996 | 
     | scan_clk__L3_I0                   | A ^ -> Y v | CLKINVX40M | 0.041 | 0.050 |   0.131 |  -16.946 | 
     | scan_clk__L4_I0                   | A v -> Y ^ | CLKINVX40M | 0.024 | 0.033 |   0.165 |  -16.912 | 
     | scan_clk__L5_I0                   | A ^ -> Y ^ | CLKBUFX32M | 0.045 | 0.094 |   0.259 |  -16.818 | 
     | scan_clk__L6_I0                   | A ^ -> Y ^ | CLKBUFX40M | 0.045 | 0.101 |   0.360 |  -16.717 | 
     | scan_clk__L7_I0                   | A ^ -> Y ^ | CLKBUFX24M | 0.045 | 0.103 |   0.463 |  -16.614 | 
     | scan_clk__L8_I0                   | A ^ -> Y ^ | CLKBUFX24M | 0.046 | 0.102 |   0.566 |  -16.511 | 
     | scan_clk__L9_I0                   | A ^ -> Y ^ | CLKBUFX24M | 0.049 | 0.105 |   0.671 |  -16.406 | 
     | scan_clk__L10_I0                  | A ^ -> Y ^ | CLKBUFX24M | 0.047 | 0.105 |   0.776 |  -16.301 | 
     | scan_clk__L11_I0                  | A ^ -> Y ^ | CLKBUFX24M | 0.053 | 0.109 |   0.885 |  -16.192 | 
     | scan_clk__L12_I0                  | A ^ -> Y ^ | BUFX24M    | 0.035 | 0.076 |   0.961 |  -16.116 | 
     | REF_CLK_MUX/U1                    | B ^ -> Y ^ | MX2X6M     | 0.147 | 0.209 |   1.170 |  -15.907 | 
     | O_CLK1__L1_I0                     | A ^ -> Y ^ | BUFX14M    | 0.099 | 0.141 |   1.311 |  -15.766 | 
     | O_CLK1__L2_I0                     | A ^ -> Y v | CLKINVX40M | 0.067 | 0.073 |   1.385 |  -15.692 | 
     | O_CLK1__L3_I0                     | A v -> Y ^ | CLKINVX40M | 0.065 | 0.068 |   1.453 |  -15.624 | 
     | O_CLK1__L4_I1                     | A ^ -> Y v | CLKINVX40M | 0.064 | 0.059 |   1.511 |  -15.566 | 
     | O_CLK1__L5_I3                     | A v -> Y ^ | CLKINVX40M | 0.066 | 0.068 |   1.579 |  -15.498 | 
     | U11_REG_FILE/\REG_FILE_reg[10][1] | CK ^       | SDFFRQX2M  | 0.067 | 0.010 |   1.589 |  -15.488 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 37: MET Setup Check with Pin U11_REG_FILE/\REG_FILE_reg[8][2] /CK 
Endpoint:   U11_REG_FILE/\REG_FILE_reg[8][2] /RN (^) checked with  leading edge 
of 'DFTCLK'
Beginpoint: scan_rst                             (^) triggered by  leading edge 
of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.589
- Setup                         0.372
+ Phase Shift                  20.000
- Uncertainty                   0.025
= Required Time                21.191
- Arrival Time                  4.114
= Slack Time                   17.077
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------+ 
     |             Instance             |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |            |           |       |       |  Time   |   Time   | 
     |----------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                  | scan_rst ^ |           | 0.000 |       |   0.000 |   17.077 | 
     | GEN_RST1_MUX/FE_PHC2_scan_rst    | A ^ -> Y ^ | DLY4X1M   | 0.298 | 0.937 |   0.937 |   18.015 | 
     | GEN_RST1_MUX/FE_PHC5_scan_rst    | A ^ -> Y ^ | DLY4X1M   | 0.299 | 0.988 |   1.925 |   19.002 | 
     | GEN_RST1_MUX/U1                  | B ^ -> Y ^ | MX2X6M    | 1.094 | 0.779 |   2.703 |   19.781 | 
     | FE_OFC0_O_RST2                   | A ^ -> Y v | CLKINVX1M | 0.589 | 0.594 |   3.298 |   20.375 | 
     | U11_REG_FILE/FE_OFC1_O_RST2      | A v -> Y ^ | CLKINVX8M | 0.999 | 0.673 |   3.971 |   21.048 | 
     | U11_REG_FILE/\REG_FILE_reg[8][2] | RN ^       | SDFFRQX2M | 1.114 | 0.143 |   4.114 |   21.191 | 
     +------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance             |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |            |            |       |       |  Time   |   Time   | 
     |----------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                  | scan_clk ^ |            | 0.000 |       |   0.000 |  -17.077 | 
     | scan_clk__L1_I0                  | A ^ -> Y v | CLKINVX40M | 0.036 | 0.031 |   0.031 |  -17.047 | 
     | scan_clk__L2_I0                  | A v -> Y ^ | CLKINVX32M | 0.052 | 0.051 |   0.081 |  -16.996 | 
     | scan_clk__L3_I0                  | A ^ -> Y v | CLKINVX40M | 0.041 | 0.050 |   0.131 |  -16.946 | 
     | scan_clk__L4_I0                  | A v -> Y ^ | CLKINVX40M | 0.024 | 0.033 |   0.165 |  -16.913 | 
     | scan_clk__L5_I0                  | A ^ -> Y ^ | CLKBUFX32M | 0.045 | 0.094 |   0.259 |  -16.818 | 
     | scan_clk__L6_I0                  | A ^ -> Y ^ | CLKBUFX40M | 0.045 | 0.101 |   0.360 |  -16.717 | 
     | scan_clk__L7_I0                  | A ^ -> Y ^ | CLKBUFX24M | 0.045 | 0.103 |   0.463 |  -16.614 | 
     | scan_clk__L8_I0                  | A ^ -> Y ^ | CLKBUFX24M | 0.046 | 0.102 |   0.566 |  -16.512 | 
     | scan_clk__L9_I0                  | A ^ -> Y ^ | CLKBUFX24M | 0.049 | 0.105 |   0.671 |  -16.406 | 
     | scan_clk__L10_I0                 | A ^ -> Y ^ | CLKBUFX24M | 0.047 | 0.105 |   0.776 |  -16.301 | 
     | scan_clk__L11_I0                 | A ^ -> Y ^ | CLKBUFX24M | 0.053 | 0.109 |   0.885 |  -16.193 | 
     | scan_clk__L12_I0                 | A ^ -> Y ^ | BUFX24M    | 0.035 | 0.076 |   0.961 |  -16.116 | 
     | REF_CLK_MUX/U1                   | B ^ -> Y ^ | MX2X6M     | 0.147 | 0.209 |   1.170 |  -15.907 | 
     | O_CLK1__L1_I0                    | A ^ -> Y ^ | BUFX14M    | 0.099 | 0.141 |   1.311 |  -15.766 | 
     | O_CLK1__L2_I0                    | A ^ -> Y v | CLKINVX40M | 0.067 | 0.073 |   1.385 |  -15.692 | 
     | O_CLK1__L3_I0                    | A v -> Y ^ | CLKINVX40M | 0.065 | 0.068 |   1.453 |  -15.625 | 
     | O_CLK1__L4_I1                    | A ^ -> Y v | CLKINVX40M | 0.064 | 0.059 |   1.511 |  -15.566 | 
     | O_CLK1__L5_I3                    | A v -> Y ^ | CLKINVX40M | 0.066 | 0.068 |   1.579 |  -15.498 | 
     | U11_REG_FILE/\REG_FILE_reg[8][2] | CK ^       | SDFFRQX2M  | 0.067 | 0.010 |   1.589 |  -15.489 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 38: MET Setup Check with Pin U11_REG_FILE/\REG_FILE_reg[8][1] /CK 
Endpoint:   U11_REG_FILE/\REG_FILE_reg[8][1] /RN (^) checked with  leading edge 
of 'DFTCLK'
Beginpoint: scan_rst                             (^) triggered by  leading edge 
of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.589
- Setup                         0.372
+ Phase Shift                  20.000
- Uncertainty                   0.025
= Required Time                21.191
- Arrival Time                  4.114
= Slack Time                   17.078
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------+ 
     |             Instance             |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |            |           |       |       |  Time   |   Time   | 
     |----------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                  | scan_rst ^ |           | 0.000 |       |   0.000 |   17.078 | 
     | GEN_RST1_MUX/FE_PHC2_scan_rst    | A ^ -> Y ^ | DLY4X1M   | 0.298 | 0.937 |   0.937 |   18.015 | 
     | GEN_RST1_MUX/FE_PHC5_scan_rst    | A ^ -> Y ^ | DLY4X1M   | 0.299 | 0.988 |   1.925 |   19.002 | 
     | GEN_RST1_MUX/U1                  | B ^ -> Y ^ | MX2X6M    | 1.094 | 0.779 |   2.703 |   19.781 | 
     | FE_OFC0_O_RST2                   | A ^ -> Y v | CLKINVX1M | 0.589 | 0.594 |   3.298 |   20.375 | 
     | U11_REG_FILE/FE_OFC1_O_RST2      | A v -> Y ^ | CLKINVX8M | 0.999 | 0.673 |   3.971 |   21.048 | 
     | U11_REG_FILE/\REG_FILE_reg[8][1] | RN ^       | SDFFRQX2M | 1.114 | 0.143 |   4.114 |   21.191 | 
     +------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance             |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |            |            |       |       |  Time   |   Time   | 
     |----------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                  | scan_clk ^ |            | 0.000 |       |   0.000 |  -17.078 | 
     | scan_clk__L1_I0                  | A ^ -> Y v | CLKINVX40M | 0.036 | 0.031 |   0.031 |  -17.047 | 
     | scan_clk__L2_I0                  | A v -> Y ^ | CLKINVX32M | 0.052 | 0.051 |   0.081 |  -16.996 | 
     | scan_clk__L3_I0                  | A ^ -> Y v | CLKINVX40M | 0.041 | 0.050 |   0.131 |  -16.946 | 
     | scan_clk__L4_I0                  | A v -> Y ^ | CLKINVX40M | 0.024 | 0.033 |   0.165 |  -16.913 | 
     | scan_clk__L5_I0                  | A ^ -> Y ^ | CLKBUFX32M | 0.045 | 0.094 |   0.259 |  -16.819 | 
     | scan_clk__L6_I0                  | A ^ -> Y ^ | CLKBUFX40M | 0.045 | 0.101 |   0.360 |  -16.718 | 
     | scan_clk__L7_I0                  | A ^ -> Y ^ | CLKBUFX24M | 0.045 | 0.103 |   0.463 |  -16.614 | 
     | scan_clk__L8_I0                  | A ^ -> Y ^ | CLKBUFX24M | 0.046 | 0.102 |   0.566 |  -16.512 | 
     | scan_clk__L9_I0                  | A ^ -> Y ^ | CLKBUFX24M | 0.049 | 0.105 |   0.671 |  -16.407 | 
     | scan_clk__L10_I0                 | A ^ -> Y ^ | CLKBUFX24M | 0.047 | 0.105 |   0.776 |  -16.302 | 
     | scan_clk__L11_I0                 | A ^ -> Y ^ | CLKBUFX24M | 0.053 | 0.109 |   0.885 |  -16.193 | 
     | scan_clk__L12_I0                 | A ^ -> Y ^ | BUFX24M    | 0.035 | 0.076 |   0.961 |  -16.116 | 
     | REF_CLK_MUX/U1                   | B ^ -> Y ^ | MX2X6M     | 0.147 | 0.209 |   1.170 |  -15.908 | 
     | O_CLK1__L1_I0                    | A ^ -> Y ^ | BUFX14M    | 0.099 | 0.141 |   1.311 |  -15.766 | 
     | O_CLK1__L2_I0                    | A ^ -> Y v | CLKINVX40M | 0.067 | 0.073 |   1.385 |  -15.693 | 
     | O_CLK1__L3_I0                    | A v -> Y ^ | CLKINVX40M | 0.065 | 0.068 |   1.453 |  -15.625 | 
     | O_CLK1__L4_I1                    | A ^ -> Y v | CLKINVX40M | 0.064 | 0.059 |   1.511 |  -15.566 | 
     | O_CLK1__L5_I3                    | A v -> Y ^ | CLKINVX40M | 0.066 | 0.068 |   1.579 |  -15.499 | 
     | U11_REG_FILE/\REG_FILE_reg[8][1] | CK ^       | SDFFRQX2M  | 0.067 | 0.010 |   1.589 |  -15.489 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 39: MET Setup Check with Pin U11_REG_FILE/\REG_FILE_reg[8][0] /CK 
Endpoint:   U11_REG_FILE/\REG_FILE_reg[8][0] /RN (^) checked with  leading edge 
of 'DFTCLK'
Beginpoint: scan_rst                             (^) triggered by  leading edge 
of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.589
- Setup                         0.372
+ Phase Shift                  20.000
- Uncertainty                   0.025
= Required Time                21.191
- Arrival Time                  4.113
= Slack Time                   17.078
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------+ 
     |             Instance             |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |            |           |       |       |  Time   |   Time   | 
     |----------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                  | scan_rst ^ |           | 0.000 |       |   0.000 |   17.078 | 
     | GEN_RST1_MUX/FE_PHC2_scan_rst    | A ^ -> Y ^ | DLY4X1M   | 0.298 | 0.937 |   0.937 |   18.016 | 
     | GEN_RST1_MUX/FE_PHC5_scan_rst    | A ^ -> Y ^ | DLY4X1M   | 0.299 | 0.988 |   1.925 |   19.003 | 
     | GEN_RST1_MUX/U1                  | B ^ -> Y ^ | MX2X6M    | 1.094 | 0.779 |   2.703 |   19.782 | 
     | FE_OFC0_O_RST2                   | A ^ -> Y v | CLKINVX1M | 0.589 | 0.594 |   3.298 |   20.376 | 
     | U11_REG_FILE/FE_OFC1_O_RST2      | A v -> Y ^ | CLKINVX8M | 0.999 | 0.673 |   3.971 |   21.049 | 
     | U11_REG_FILE/\REG_FILE_reg[8][0] | RN ^       | SDFFRQX2M | 1.114 | 0.142 |   4.113 |   21.191 | 
     +------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance             |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |            |            |       |       |  Time   |   Time   | 
     |----------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                  | scan_clk ^ |            | 0.000 |       |   0.000 |  -17.078 | 
     | scan_clk__L1_I0                  | A ^ -> Y v | CLKINVX40M | 0.036 | 0.031 |   0.031 |  -17.048 | 
     | scan_clk__L2_I0                  | A v -> Y ^ | CLKINVX32M | 0.052 | 0.051 |   0.081 |  -16.997 | 
     | scan_clk__L3_I0                  | A ^ -> Y v | CLKINVX40M | 0.041 | 0.050 |   0.131 |  -16.947 | 
     | scan_clk__L4_I0                  | A v -> Y ^ | CLKINVX40M | 0.024 | 0.033 |   0.165 |  -16.914 | 
     | scan_clk__L5_I0                  | A ^ -> Y ^ | CLKBUFX32M | 0.045 | 0.094 |   0.259 |  -16.819 | 
     | scan_clk__L6_I0                  | A ^ -> Y ^ | CLKBUFX40M | 0.045 | 0.101 |   0.360 |  -16.718 | 
     | scan_clk__L7_I0                  | A ^ -> Y ^ | CLKBUFX24M | 0.045 | 0.103 |   0.463 |  -16.615 | 
     | scan_clk__L8_I0                  | A ^ -> Y ^ | CLKBUFX24M | 0.046 | 0.102 |   0.566 |  -16.513 | 
     | scan_clk__L9_I0                  | A ^ -> Y ^ | CLKBUFX24M | 0.049 | 0.105 |   0.671 |  -16.407 | 
     | scan_clk__L10_I0                 | A ^ -> Y ^ | CLKBUFX24M | 0.047 | 0.105 |   0.776 |  -16.302 | 
     | scan_clk__L11_I0                 | A ^ -> Y ^ | CLKBUFX24M | 0.053 | 0.109 |   0.885 |  -16.194 | 
     | scan_clk__L12_I0                 | A ^ -> Y ^ | BUFX24M    | 0.035 | 0.076 |   0.961 |  -16.117 | 
     | REF_CLK_MUX/U1                   | B ^ -> Y ^ | MX2X6M     | 0.147 | 0.209 |   1.170 |  -15.908 | 
     | O_CLK1__L1_I0                    | A ^ -> Y ^ | BUFX14M    | 0.099 | 0.141 |   1.311 |  -15.767 | 
     | O_CLK1__L2_I0                    | A ^ -> Y v | CLKINVX40M | 0.067 | 0.073 |   1.385 |  -15.694 | 
     | O_CLK1__L3_I0                    | A v -> Y ^ | CLKINVX40M | 0.065 | 0.068 |   1.453 |  -15.626 | 
     | O_CLK1__L4_I1                    | A ^ -> Y v | CLKINVX40M | 0.064 | 0.059 |   1.511 |  -15.567 | 
     | O_CLK1__L5_I3                    | A v -> Y ^ | CLKINVX40M | 0.066 | 0.068 |   1.579 |  -15.499 | 
     | U11_REG_FILE/\REG_FILE_reg[8][0] | CK ^       | SDFFRQX2M  | 0.067 | 0.010 |   1.589 |  -15.490 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 40: MET Setup Check with Pin U11_REG_FILE/\REG_FILE_reg[7][0] /CK 
Endpoint:   U11_REG_FILE/\REG_FILE_reg[7][0] /RN (^) checked with  leading edge 
of 'DFTCLK'
Beginpoint: scan_rst                             (^) triggered by  leading edge 
of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.589
- Setup                         0.372
+ Phase Shift                  20.000
- Uncertainty                   0.025
= Required Time                21.191
- Arrival Time                  4.111
= Slack Time                   17.080
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------+ 
     |             Instance             |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |            |           |       |       |  Time   |   Time   | 
     |----------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                  | scan_rst ^ |           | 0.000 |       |   0.000 |   17.080 | 
     | GEN_RST1_MUX/FE_PHC2_scan_rst    | A ^ -> Y ^ | DLY4X1M   | 0.298 | 0.937 |   0.937 |   18.017 | 
     | GEN_RST1_MUX/FE_PHC5_scan_rst    | A ^ -> Y ^ | DLY4X1M   | 0.299 | 0.988 |   1.925 |   19.005 | 
     | GEN_RST1_MUX/U1                  | B ^ -> Y ^ | MX2X6M    | 1.094 | 0.779 |   2.703 |   19.783 | 
     | FE_OFC0_O_RST2                   | A ^ -> Y v | CLKINVX1M | 0.589 | 0.594 |   3.298 |   20.377 | 
     | U11_REG_FILE/FE_OFC1_O_RST2      | A v -> Y ^ | CLKINVX8M | 0.999 | 0.673 |   3.971 |   21.051 | 
     | U11_REG_FILE/\REG_FILE_reg[7][0] | RN ^       | SDFFRQX2M | 1.114 | 0.141 |   4.111 |   21.191 | 
     +------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance             |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |            |            |       |       |  Time   |   Time   | 
     |----------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                  | scan_clk ^ |            | 0.000 |       |   0.000 |  -17.080 | 
     | scan_clk__L1_I0                  | A ^ -> Y v | CLKINVX40M | 0.036 | 0.031 |   0.031 |  -17.049 | 
     | scan_clk__L2_I0                  | A v -> Y ^ | CLKINVX32M | 0.052 | 0.051 |   0.081 |  -16.999 | 
     | scan_clk__L3_I0                  | A ^ -> Y v | CLKINVX40M | 0.041 | 0.050 |   0.131 |  -16.948 | 
     | scan_clk__L4_I0                  | A v -> Y ^ | CLKINVX40M | 0.024 | 0.033 |   0.165 |  -16.915 | 
     | scan_clk__L5_I0                  | A ^ -> Y ^ | CLKBUFX32M | 0.045 | 0.094 |   0.259 |  -16.821 | 
     | scan_clk__L6_I0                  | A ^ -> Y ^ | CLKBUFX40M | 0.045 | 0.101 |   0.360 |  -16.720 | 
     | scan_clk__L7_I0                  | A ^ -> Y ^ | CLKBUFX24M | 0.045 | 0.103 |   0.463 |  -16.617 | 
     | scan_clk__L8_I0                  | A ^ -> Y ^ | CLKBUFX24M | 0.046 | 0.102 |   0.566 |  -16.514 | 
     | scan_clk__L9_I0                  | A ^ -> Y ^ | CLKBUFX24M | 0.049 | 0.105 |   0.671 |  -16.409 | 
     | scan_clk__L10_I0                 | A ^ -> Y ^ | CLKBUFX24M | 0.047 | 0.105 |   0.776 |  -16.304 | 
     | scan_clk__L11_I0                 | A ^ -> Y ^ | CLKBUFX24M | 0.053 | 0.109 |   0.885 |  -16.195 | 
     | scan_clk__L12_I0                 | A ^ -> Y ^ | BUFX24M    | 0.035 | 0.076 |   0.961 |  -16.119 | 
     | REF_CLK_MUX/U1                   | B ^ -> Y ^ | MX2X6M     | 0.147 | 0.209 |   1.170 |  -15.910 | 
     | O_CLK1__L1_I0                    | A ^ -> Y ^ | BUFX14M    | 0.099 | 0.141 |   1.311 |  -15.768 | 
     | O_CLK1__L2_I0                    | A ^ -> Y v | CLKINVX40M | 0.067 | 0.073 |   1.385 |  -15.695 | 
     | O_CLK1__L3_I0                    | A v -> Y ^ | CLKINVX40M | 0.065 | 0.068 |   1.453 |  -15.627 | 
     | O_CLK1__L4_I1                    | A ^ -> Y v | CLKINVX40M | 0.064 | 0.059 |   1.511 |  -15.568 | 
     | O_CLK1__L5_I3                    | A v -> Y ^ | CLKINVX40M | 0.066 | 0.068 |   1.579 |  -15.501 | 
     | U11_REG_FILE/\REG_FILE_reg[7][0] | CK ^       | SDFFRQX2M  | 0.067 | 0.010 |   1.589 |  -15.491 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 41: MET Setup Check with Pin U11_REG_FILE/\REG_FILE_reg[6][0] /CK 
Endpoint:   U11_REG_FILE/\REG_FILE_reg[6][0] /RN (^) checked with  leading edge 
of 'DFTCLK'
Beginpoint: scan_rst                             (^) triggered by  leading edge 
of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.585
- Setup                         0.373
+ Phase Shift                  20.000
- Uncertainty                   0.025
= Required Time                21.187
- Arrival Time                  4.106
= Slack Time                   17.080
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------+ 
     |             Instance             |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |            |           |       |       |  Time   |   Time   | 
     |----------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                  | scan_rst ^ |           | 0.000 |       |   0.000 |   17.080 | 
     | GEN_RST1_MUX/FE_PHC2_scan_rst    | A ^ -> Y ^ | DLY4X1M   | 0.298 | 0.937 |   0.937 |   18.017 | 
     | GEN_RST1_MUX/FE_PHC5_scan_rst    | A ^ -> Y ^ | DLY4X1M   | 0.299 | 0.988 |   1.925 |   19.005 | 
     | GEN_RST1_MUX/U1                  | B ^ -> Y ^ | MX2X6M    | 1.094 | 0.779 |   2.703 |   19.784 | 
     | FE_OFC0_O_RST2                   | A ^ -> Y v | CLKINVX1M | 0.589 | 0.594 |   3.298 |   20.378 | 
     | U11_REG_FILE/FE_OFC1_O_RST2      | A v -> Y ^ | CLKINVX8M | 0.999 | 0.673 |   3.971 |   21.051 | 
     | U11_REG_FILE/\REG_FILE_reg[6][0] | RN ^       | SDFFRQX2M | 1.113 | 0.135 |   4.106 |   21.187 | 
     +------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance             |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |            |            |       |       |  Time   |   Time   | 
     |----------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                  | scan_clk ^ |            | 0.000 |       |   0.000 |  -17.080 | 
     | scan_clk__L1_I0                  | A ^ -> Y v | CLKINVX40M | 0.036 | 0.031 |   0.031 |  -17.050 | 
     | scan_clk__L2_I0                  | A v -> Y ^ | CLKINVX32M | 0.052 | 0.051 |   0.081 |  -16.999 | 
     | scan_clk__L3_I0                  | A ^ -> Y v | CLKINVX40M | 0.041 | 0.050 |   0.131 |  -16.949 | 
     | scan_clk__L4_I0                  | A v -> Y ^ | CLKINVX40M | 0.024 | 0.033 |   0.165 |  -16.916 | 
     | scan_clk__L5_I0                  | A ^ -> Y ^ | CLKBUFX32M | 0.045 | 0.094 |   0.259 |  -16.821 | 
     | scan_clk__L6_I0                  | A ^ -> Y ^ | CLKBUFX40M | 0.045 | 0.101 |   0.360 |  -16.720 | 
     | scan_clk__L7_I0                  | A ^ -> Y ^ | CLKBUFX24M | 0.045 | 0.103 |   0.463 |  -16.617 | 
     | scan_clk__L8_I0                  | A ^ -> Y ^ | CLKBUFX24M | 0.046 | 0.102 |   0.566 |  -16.515 | 
     | scan_clk__L9_I0                  | A ^ -> Y ^ | CLKBUFX24M | 0.049 | 0.105 |   0.671 |  -16.409 | 
     | scan_clk__L10_I0                 | A ^ -> Y ^ | CLKBUFX24M | 0.047 | 0.105 |   0.776 |  -16.304 | 
     | scan_clk__L11_I0                 | A ^ -> Y ^ | CLKBUFX24M | 0.053 | 0.109 |   0.885 |  -16.196 | 
     | scan_clk__L12_I0                 | A ^ -> Y ^ | BUFX24M    | 0.035 | 0.076 |   0.961 |  -16.119 | 
     | REF_CLK_MUX/U1                   | B ^ -> Y ^ | MX2X6M     | 0.147 | 0.209 |   1.170 |  -15.910 | 
     | O_CLK1__L1_I0                    | A ^ -> Y ^ | BUFX14M    | 0.099 | 0.141 |   1.311 |  -15.769 | 
     | O_CLK1__L2_I0                    | A ^ -> Y v | CLKINVX40M | 0.067 | 0.073 |   1.385 |  -15.695 | 
     | O_CLK1__L3_I0                    | A v -> Y ^ | CLKINVX40M | 0.065 | 0.068 |   1.453 |  -15.628 | 
     | O_CLK1__L4_I1                    | A ^ -> Y v | CLKINVX40M | 0.064 | 0.059 |   1.511 |  -15.569 | 
     | O_CLK1__L5_I2                    | A v -> Y ^ | CLKINVX40M | 0.063 | 0.065 |   1.577 |  -15.503 | 
     | U11_REG_FILE/\REG_FILE_reg[6][0] | CK ^       | SDFFRQX2M  | 0.063 | 0.008 |   1.585 |  -15.495 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 42: MET Setup Check with Pin U11_REG_FILE/\REG_FILE_reg[11][1] /CK 
Endpoint:   U11_REG_FILE/\REG_FILE_reg[11][1] /RN (^) checked with  leading 
edge of 'DFTCLK'
Beginpoint: scan_rst                              (^) triggered by  leading 
edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.587
- Setup                         0.373
+ Phase Shift                  20.000
- Uncertainty                   0.025
= Required Time                21.190
- Arrival Time                  4.108
= Slack Time                   17.082
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance              |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |            |           |       |       |  Time   |   Time   | 
     |-----------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                   | scan_rst ^ |           | 0.000 |       |   0.000 |   17.082 | 
     | GEN_RST1_MUX/FE_PHC2_scan_rst     | A ^ -> Y ^ | DLY4X1M   | 0.298 | 0.937 |   0.937 |   18.019 | 
     | GEN_RST1_MUX/FE_PHC5_scan_rst     | A ^ -> Y ^ | DLY4X1M   | 0.299 | 0.988 |   1.925 |   19.007 | 
     | GEN_RST1_MUX/U1                   | B ^ -> Y ^ | MX2X6M    | 1.094 | 0.779 |   2.703 |   19.785 | 
     | FE_OFC0_O_RST2                    | A ^ -> Y v | CLKINVX1M | 0.589 | 0.594 |   3.298 |   20.379 | 
     | U11_REG_FILE/FE_OFC1_O_RST2       | A v -> Y ^ | CLKINVX8M | 0.999 | 0.673 |   3.971 |   21.053 | 
     | U11_REG_FILE/\REG_FILE_reg[11][1] | RN ^       | SDFFRQX2M | 1.114 | 0.137 |   4.108 |   21.190 | 
     +-------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |             Instance              |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |            |            |       |       |  Time   |   Time   | 
     |-----------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                   | scan_clk ^ |            | 0.000 |       |   0.000 |  -17.082 | 
     | scan_clk__L1_I0                   | A ^ -> Y v | CLKINVX40M | 0.036 | 0.031 |   0.031 |  -17.051 | 
     | scan_clk__L2_I0                   | A v -> Y ^ | CLKINVX32M | 0.052 | 0.051 |   0.081 |  -17.001 | 
     | scan_clk__L3_I0                   | A ^ -> Y v | CLKINVX40M | 0.041 | 0.050 |   0.131 |  -16.950 | 
     | scan_clk__L4_I0                   | A v -> Y ^ | CLKINVX40M | 0.024 | 0.033 |   0.165 |  -16.917 | 
     | scan_clk__L5_I0                   | A ^ -> Y ^ | CLKBUFX32M | 0.045 | 0.094 |   0.259 |  -16.823 | 
     | scan_clk__L6_I0                   | A ^ -> Y ^ | CLKBUFX40M | 0.045 | 0.101 |   0.360 |  -16.722 | 
     | scan_clk__L7_I0                   | A ^ -> Y ^ | CLKBUFX24M | 0.045 | 0.103 |   0.463 |  -16.619 | 
     | scan_clk__L8_I0                   | A ^ -> Y ^ | CLKBUFX24M | 0.046 | 0.102 |   0.566 |  -16.516 | 
     | scan_clk__L9_I0                   | A ^ -> Y ^ | CLKBUFX24M | 0.049 | 0.105 |   0.671 |  -16.411 | 
     | scan_clk__L10_I0                  | A ^ -> Y ^ | CLKBUFX24M | 0.047 | 0.105 |   0.776 |  -16.306 | 
     | scan_clk__L11_I0                  | A ^ -> Y ^ | CLKBUFX24M | 0.053 | 0.109 |   0.885 |  -16.197 | 
     | scan_clk__L12_I0                  | A ^ -> Y ^ | BUFX24M    | 0.035 | 0.076 |   0.961 |  -16.121 | 
     | REF_CLK_MUX/U1                    | B ^ -> Y ^ | MX2X6M     | 0.147 | 0.209 |   1.170 |  -15.912 | 
     | O_CLK1__L1_I0                     | A ^ -> Y ^ | BUFX14M    | 0.099 | 0.141 |   1.311 |  -15.770 | 
     | O_CLK1__L2_I0                     | A ^ -> Y v | CLKINVX40M | 0.067 | 0.073 |   1.385 |  -15.697 | 
     | O_CLK1__L3_I0                     | A v -> Y ^ | CLKINVX40M | 0.065 | 0.068 |   1.453 |  -15.629 | 
     | O_CLK1__L4_I1                     | A ^ -> Y v | CLKINVX40M | 0.064 | 0.059 |   1.511 |  -15.570 | 
     | O_CLK1__L5_I3                     | A v -> Y ^ | CLKINVX40M | 0.066 | 0.068 |   1.579 |  -15.503 | 
     | U11_REG_FILE/\REG_FILE_reg[11][1] | CK ^       | SDFFRQX2M  | 0.066 | 0.008 |   1.587 |  -15.494 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 43: MET Setup Check with Pin U11_REG_FILE/\REG_FILE_reg[6][1] /CK 
Endpoint:   U11_REG_FILE/\REG_FILE_reg[6][1] /RN (^) checked with  leading edge 
of 'DFTCLK'
Beginpoint: scan_rst                             (^) triggered by  leading edge 
of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.589
- Setup                         0.372
+ Phase Shift                  20.000
- Uncertainty                   0.025
= Required Time                21.191
- Arrival Time                  4.109
= Slack Time                   17.083
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------+ 
     |             Instance             |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |            |           |       |       |  Time   |   Time   | 
     |----------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                  | scan_rst ^ |           | 0.000 |       |   0.000 |   17.083 | 
     | GEN_RST1_MUX/FE_PHC2_scan_rst    | A ^ -> Y ^ | DLY4X1M   | 0.298 | 0.937 |   0.937 |   18.020 | 
     | GEN_RST1_MUX/FE_PHC5_scan_rst    | A ^ -> Y ^ | DLY4X1M   | 0.299 | 0.988 |   1.925 |   19.007 | 
     | GEN_RST1_MUX/U1                  | B ^ -> Y ^ | MX2X6M    | 1.094 | 0.779 |   2.703 |   19.786 | 
     | FE_OFC0_O_RST2                   | A ^ -> Y v | CLKINVX1M | 0.589 | 0.594 |   3.298 |   20.380 | 
     | U11_REG_FILE/FE_OFC1_O_RST2      | A v -> Y ^ | CLKINVX8M | 0.999 | 0.673 |   3.971 |   21.053 | 
     | U11_REG_FILE/\REG_FILE_reg[6][1] | RN ^       | SDFFRQX2M | 1.114 | 0.138 |   4.109 |   21.191 | 
     +------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance             |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |            |            |       |       |  Time   |   Time   | 
     |----------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                  | scan_clk ^ |            | 0.000 |       |   0.000 |  -17.083 | 
     | scan_clk__L1_I0                  | A ^ -> Y v | CLKINVX40M | 0.036 | 0.031 |   0.031 |  -17.052 | 
     | scan_clk__L2_I0                  | A v -> Y ^ | CLKINVX32M | 0.052 | 0.051 |   0.081 |  -17.001 | 
     | scan_clk__L3_I0                  | A ^ -> Y v | CLKINVX40M | 0.041 | 0.050 |   0.131 |  -16.951 | 
     | scan_clk__L4_I0                  | A v -> Y ^ | CLKINVX40M | 0.024 | 0.033 |   0.165 |  -16.918 | 
     | scan_clk__L5_I0                  | A ^ -> Y ^ | CLKBUFX32M | 0.045 | 0.094 |   0.259 |  -16.823 | 
     | scan_clk__L6_I0                  | A ^ -> Y ^ | CLKBUFX40M | 0.045 | 0.101 |   0.360 |  -16.723 | 
     | scan_clk__L7_I0                  | A ^ -> Y ^ | CLKBUFX24M | 0.045 | 0.103 |   0.463 |  -16.619 | 
     | scan_clk__L8_I0                  | A ^ -> Y ^ | CLKBUFX24M | 0.046 | 0.102 |   0.566 |  -16.517 | 
     | scan_clk__L9_I0                  | A ^ -> Y ^ | CLKBUFX24M | 0.049 | 0.105 |   0.671 |  -16.412 | 
     | scan_clk__L10_I0                 | A ^ -> Y ^ | CLKBUFX24M | 0.047 | 0.105 |   0.776 |  -16.306 | 
     | scan_clk__L11_I0                 | A ^ -> Y ^ | CLKBUFX24M | 0.053 | 0.109 |   0.885 |  -16.198 | 
     | scan_clk__L12_I0                 | A ^ -> Y ^ | BUFX24M    | 0.035 | 0.076 |   0.961 |  -16.121 | 
     | REF_CLK_MUX/U1                   | B ^ -> Y ^ | MX2X6M     | 0.147 | 0.209 |   1.170 |  -15.912 | 
     | O_CLK1__L1_I0                    | A ^ -> Y ^ | BUFX14M    | 0.099 | 0.141 |   1.311 |  -15.771 | 
     | O_CLK1__L2_I0                    | A ^ -> Y v | CLKINVX40M | 0.067 | 0.073 |   1.385 |  -15.698 | 
     | O_CLK1__L3_I0                    | A v -> Y ^ | CLKINVX40M | 0.065 | 0.068 |   1.453 |  -15.630 | 
     | O_CLK1__L4_I1                    | A ^ -> Y v | CLKINVX40M | 0.064 | 0.059 |   1.511 |  -15.571 | 
     | O_CLK1__L5_I3                    | A v -> Y ^ | CLKINVX40M | 0.066 | 0.068 |   1.579 |  -15.503 | 
     | U11_REG_FILE/\REG_FILE_reg[6][1] | CK ^       | SDFFRQX2M  | 0.067 | 0.010 |   1.589 |  -15.494 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 44: MET Setup Check with Pin U11_REG_FILE/\REG_FILE_reg[11][0] /CK 
Endpoint:   U11_REG_FILE/\REG_FILE_reg[11][0] /RN (^) checked with  leading 
edge of 'DFTCLK'
Beginpoint: scan_rst                              (^) triggered by  leading 
edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.588
- Setup                         0.372
+ Phase Shift                  20.000
- Uncertainty                   0.025
= Required Time                21.191
- Arrival Time                  4.108
= Slack Time                   17.083
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance              |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |            |           |       |       |  Time   |   Time   | 
     |-----------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                   | scan_rst ^ |           | 0.000 |       |   0.000 |   17.083 | 
     | GEN_RST1_MUX/FE_PHC2_scan_rst     | A ^ -> Y ^ | DLY4X1M   | 0.298 | 0.937 |   0.937 |   18.020 | 
     | GEN_RST1_MUX/FE_PHC5_scan_rst     | A ^ -> Y ^ | DLY4X1M   | 0.299 | 0.988 |   1.925 |   19.007 | 
     | GEN_RST1_MUX/U1                   | B ^ -> Y ^ | MX2X6M    | 1.094 | 0.779 |   2.703 |   19.786 | 
     | FE_OFC0_O_RST2                    | A ^ -> Y v | CLKINVX1M | 0.589 | 0.594 |   3.298 |   20.380 | 
     | U11_REG_FILE/FE_OFC1_O_RST2       | A v -> Y ^ | CLKINVX8M | 0.999 | 0.673 |   3.971 |   21.053 | 
     | U11_REG_FILE/\REG_FILE_reg[11][0] | RN ^       | SDFFRQX2M | 1.114 | 0.137 |   4.108 |   21.191 | 
     +-------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |             Instance              |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |            |            |       |       |  Time   |   Time   | 
     |-----------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                   | scan_clk ^ |            | 0.000 |       |   0.000 |  -17.083 | 
     | scan_clk__L1_I0                   | A ^ -> Y v | CLKINVX40M | 0.036 | 0.031 |   0.031 |  -17.052 | 
     | scan_clk__L2_I0                   | A v -> Y ^ | CLKINVX32M | 0.052 | 0.051 |   0.081 |  -17.001 | 
     | scan_clk__L3_I0                   | A ^ -> Y v | CLKINVX40M | 0.041 | 0.050 |   0.131 |  -16.951 | 
     | scan_clk__L4_I0                   | A v -> Y ^ | CLKINVX40M | 0.024 | 0.033 |   0.165 |  -16.918 | 
     | scan_clk__L5_I0                   | A ^ -> Y ^ | CLKBUFX32M | 0.045 | 0.094 |   0.259 |  -16.823 | 
     | scan_clk__L6_I0                   | A ^ -> Y ^ | CLKBUFX40M | 0.045 | 0.101 |   0.360 |  -16.723 | 
     | scan_clk__L7_I0                   | A ^ -> Y ^ | CLKBUFX24M | 0.045 | 0.103 |   0.463 |  -16.619 | 
     | scan_clk__L8_I0                   | A ^ -> Y ^ | CLKBUFX24M | 0.046 | 0.102 |   0.566 |  -16.517 | 
     | scan_clk__L9_I0                   | A ^ -> Y ^ | CLKBUFX24M | 0.049 | 0.105 |   0.671 |  -16.412 | 
     | scan_clk__L10_I0                  | A ^ -> Y ^ | CLKBUFX24M | 0.047 | 0.105 |   0.776 |  -16.306 | 
     | scan_clk__L11_I0                  | A ^ -> Y ^ | CLKBUFX24M | 0.053 | 0.109 |   0.885 |  -16.198 | 
     | scan_clk__L12_I0                  | A ^ -> Y ^ | BUFX24M    | 0.035 | 0.076 |   0.961 |  -16.121 | 
     | REF_CLK_MUX/U1                    | B ^ -> Y ^ | MX2X6M     | 0.147 | 0.209 |   1.170 |  -15.912 | 
     | O_CLK1__L1_I0                     | A ^ -> Y ^ | BUFX14M    | 0.099 | 0.141 |   1.311 |  -15.771 | 
     | O_CLK1__L2_I0                     | A ^ -> Y v | CLKINVX40M | 0.067 | 0.073 |   1.385 |  -15.698 | 
     | O_CLK1__L3_I0                     | A v -> Y ^ | CLKINVX40M | 0.065 | 0.068 |   1.453 |  -15.630 | 
     | O_CLK1__L4_I1                     | A ^ -> Y v | CLKINVX40M | 0.064 | 0.059 |   1.511 |  -15.571 | 
     | O_CLK1__L5_I3                     | A v -> Y ^ | CLKINVX40M | 0.066 | 0.068 |   1.579 |  -15.503 | 
     | U11_REG_FILE/\REG_FILE_reg[11][0] | CK ^       | SDFFRQX2M  | 0.067 | 0.009 |   1.588 |  -15.494 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 45: MET Setup Check with Pin U11_REG_FILE/\REG_FILE_reg[10][3] /CK 
Endpoint:   U11_REG_FILE/\REG_FILE_reg[10][3] /RN (^) checked with  leading 
edge of 'DFTCLK'
Beginpoint: scan_rst                              (^) triggered by  leading 
edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.588
- Setup                         0.372
+ Phase Shift                  20.000
- Uncertainty                   0.025
= Required Time                21.191
- Arrival Time                  4.108
= Slack Time                   17.083
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance              |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |            |           |       |       |  Time   |   Time   | 
     |-----------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                   | scan_rst ^ |           | 0.000 |       |   0.000 |   17.083 | 
     | GEN_RST1_MUX/FE_PHC2_scan_rst     | A ^ -> Y ^ | DLY4X1M   | 0.298 | 0.937 |   0.937 |   18.020 | 
     | GEN_RST1_MUX/FE_PHC5_scan_rst     | A ^ -> Y ^ | DLY4X1M   | 0.299 | 0.988 |   1.925 |   19.008 | 
     | GEN_RST1_MUX/U1                   | B ^ -> Y ^ | MX2X6M    | 1.094 | 0.779 |   2.703 |   19.786 | 
     | FE_OFC0_O_RST2                    | A ^ -> Y v | CLKINVX1M | 0.589 | 0.594 |   3.298 |   20.381 | 
     | U11_REG_FILE/FE_OFC1_O_RST2       | A v -> Y ^ | CLKINVX8M | 0.999 | 0.673 |   3.971 |   21.054 | 
     | U11_REG_FILE/\REG_FILE_reg[10][3] | RN ^       | SDFFRQX2M | 1.114 | 0.137 |   4.108 |   21.191 | 
     +-------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |             Instance              |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |            |            |       |       |  Time   |   Time   | 
     |-----------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                   | scan_clk ^ |            | 0.000 |       |   0.000 |  -17.083 | 
     | scan_clk__L1_I0                   | A ^ -> Y v | CLKINVX40M | 0.036 | 0.031 |   0.031 |  -17.052 | 
     | scan_clk__L2_I0                   | A v -> Y ^ | CLKINVX32M | 0.052 | 0.051 |   0.081 |  -17.002 | 
     | scan_clk__L3_I0                   | A ^ -> Y v | CLKINVX40M | 0.041 | 0.050 |   0.131 |  -16.951 | 
     | scan_clk__L4_I0                   | A v -> Y ^ | CLKINVX40M | 0.024 | 0.033 |   0.165 |  -16.918 | 
     | scan_clk__L5_I0                   | A ^ -> Y ^ | CLKBUFX32M | 0.045 | 0.094 |   0.259 |  -16.824 | 
     | scan_clk__L6_I0                   | A ^ -> Y ^ | CLKBUFX40M | 0.045 | 0.101 |   0.360 |  -16.723 | 
     | scan_clk__L7_I0                   | A ^ -> Y ^ | CLKBUFX24M | 0.045 | 0.103 |   0.463 |  -16.620 | 
     | scan_clk__L8_I0                   | A ^ -> Y ^ | CLKBUFX24M | 0.046 | 0.102 |   0.566 |  -16.517 | 
     | scan_clk__L9_I0                   | A ^ -> Y ^ | CLKBUFX24M | 0.049 | 0.105 |   0.671 |  -16.412 | 
     | scan_clk__L10_I0                  | A ^ -> Y ^ | CLKBUFX24M | 0.047 | 0.105 |   0.776 |  -16.307 | 
     | scan_clk__L11_I0                  | A ^ -> Y ^ | CLKBUFX24M | 0.053 | 0.109 |   0.885 |  -16.198 | 
     | scan_clk__L12_I0                  | A ^ -> Y ^ | BUFX24M    | 0.035 | 0.076 |   0.961 |  -16.122 | 
     | REF_CLK_MUX/U1                    | B ^ -> Y ^ | MX2X6M     | 0.147 | 0.209 |   1.170 |  -15.913 | 
     | O_CLK1__L1_I0                     | A ^ -> Y ^ | BUFX14M    | 0.099 | 0.141 |   1.311 |  -15.772 | 
     | O_CLK1__L2_I0                     | A ^ -> Y v | CLKINVX40M | 0.067 | 0.073 |   1.385 |  -15.698 | 
     | O_CLK1__L3_I0                     | A v -> Y ^ | CLKINVX40M | 0.065 | 0.068 |   1.453 |  -15.630 | 
     | O_CLK1__L4_I1                     | A ^ -> Y v | CLKINVX40M | 0.064 | 0.059 |   1.511 |  -15.572 | 
     | O_CLK1__L5_I3                     | A v -> Y ^ | CLKINVX40M | 0.066 | 0.068 |   1.579 |  -15.504 | 
     | U11_REG_FILE/\REG_FILE_reg[10][3] | CK ^       | SDFFRQX2M  | 0.067 | 0.009 |   1.588 |  -15.495 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 46: MET Setup Check with Pin U11_REG_FILE/\REG_FILE_reg[4][2] /CK 
Endpoint:   U11_REG_FILE/\REG_FILE_reg[4][2] /RN (^) checked with  leading edge 
of 'DFTCLK'
Beginpoint: scan_rst                             (^) triggered by  leading edge 
of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.584
- Setup                         0.373
+ Phase Shift                  20.000
- Uncertainty                   0.025
= Required Time                21.186
- Arrival Time                  4.103
= Slack Time                   17.083
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------+ 
     |             Instance             |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |            |           |       |       |  Time   |   Time   | 
     |----------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                  | scan_rst ^ |           | 0.000 |       |   0.000 |   17.083 | 
     | GEN_RST1_MUX/FE_PHC2_scan_rst    | A ^ -> Y ^ | DLY4X1M   | 0.298 | 0.937 |   0.937 |   18.020 | 
     | GEN_RST1_MUX/FE_PHC5_scan_rst    | A ^ -> Y ^ | DLY4X1M   | 0.299 | 0.988 |   1.925 |   19.008 | 
     | GEN_RST1_MUX/U1                  | B ^ -> Y ^ | MX2X6M    | 1.094 | 0.779 |   2.703 |   19.787 | 
     | FE_OFC0_O_RST2                   | A ^ -> Y v | CLKINVX1M | 0.589 | 0.594 |   3.298 |   20.381 | 
     | U11_REG_FILE/FE_OFC1_O_RST2      | A v -> Y ^ | CLKINVX8M | 0.999 | 0.673 |   3.971 |   21.054 | 
     | U11_REG_FILE/\REG_FILE_reg[4][2] | RN ^       | SDFFRQX2M | 1.113 | 0.132 |   4.103 |   21.186 | 
     +------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance             |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |            |            |       |       |  Time   |   Time   | 
     |----------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                  | scan_clk ^ |            | 0.000 |       |   0.000 |  -17.083 | 
     | scan_clk__L1_I0                  | A ^ -> Y v | CLKINVX40M | 0.036 | 0.031 |   0.031 |  -17.053 | 
     | scan_clk__L2_I0                  | A v -> Y ^ | CLKINVX32M | 0.052 | 0.051 |   0.081 |  -17.002 | 
     | scan_clk__L3_I0                  | A ^ -> Y v | CLKINVX40M | 0.041 | 0.050 |   0.131 |  -16.952 | 
     | scan_clk__L4_I0                  | A v -> Y ^ | CLKINVX40M | 0.024 | 0.033 |   0.165 |  -16.918 | 
     | scan_clk__L5_I0                  | A ^ -> Y ^ | CLKBUFX32M | 0.045 | 0.094 |   0.259 |  -16.824 | 
     | scan_clk__L6_I0                  | A ^ -> Y ^ | CLKBUFX40M | 0.045 | 0.101 |   0.360 |  -16.723 | 
     | scan_clk__L7_I0                  | A ^ -> Y ^ | CLKBUFX24M | 0.045 | 0.103 |   0.463 |  -16.620 | 
     | scan_clk__L8_I0                  | A ^ -> Y ^ | CLKBUFX24M | 0.046 | 0.102 |   0.566 |  -16.517 | 
     | scan_clk__L9_I0                  | A ^ -> Y ^ | CLKBUFX24M | 0.049 | 0.105 |   0.671 |  -16.412 | 
     | scan_clk__L10_I0                 | A ^ -> Y ^ | CLKBUFX24M | 0.047 | 0.105 |   0.776 |  -16.307 | 
     | scan_clk__L11_I0                 | A ^ -> Y ^ | CLKBUFX24M | 0.053 | 0.109 |   0.885 |  -16.198 | 
     | scan_clk__L12_I0                 | A ^ -> Y ^ | BUFX24M    | 0.035 | 0.076 |   0.961 |  -16.122 | 
     | REF_CLK_MUX/U1                   | B ^ -> Y ^ | MX2X6M     | 0.147 | 0.209 |   1.170 |  -15.913 | 
     | O_CLK1__L1_I0                    | A ^ -> Y ^ | BUFX14M    | 0.099 | 0.141 |   1.311 |  -15.772 | 
     | O_CLK1__L2_I0                    | A ^ -> Y v | CLKINVX40M | 0.067 | 0.073 |   1.385 |  -15.698 | 
     | O_CLK1__L3_I0                    | A v -> Y ^ | CLKINVX40M | 0.065 | 0.068 |   1.453 |  -15.630 | 
     | O_CLK1__L4_I1                    | A ^ -> Y v | CLKINVX40M | 0.064 | 0.059 |   1.511 |  -15.572 | 
     | O_CLK1__L5_I2                    | A v -> Y ^ | CLKINVX40M | 0.063 | 0.065 |   1.577 |  -15.506 | 
     | U11_REG_FILE/\REG_FILE_reg[4][2] | CK ^       | SDFFRQX2M  | 0.063 | 0.008 |   1.584 |  -15.499 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 47: MET Setup Check with Pin U11_REG_FILE/\REG_FILE_reg[11][3] /CK 
Endpoint:   U11_REG_FILE/\REG_FILE_reg[11][3] /RN (^) checked with  leading 
edge of 'DFTCLK'
Beginpoint: scan_rst                              (^) triggered by  leading 
edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.588
- Setup                         0.372
+ Phase Shift                  20.000
- Uncertainty                   0.025
= Required Time                21.191
- Arrival Time                  4.108
= Slack Time                   17.083
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance              |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |            |           |       |       |  Time   |   Time   | 
     |-----------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                   | scan_rst ^ |           | 0.000 |       |   0.000 |   17.083 | 
     | GEN_RST1_MUX/FE_PHC2_scan_rst     | A ^ -> Y ^ | DLY4X1M   | 0.298 | 0.937 |   0.937 |   18.021 | 
     | GEN_RST1_MUX/FE_PHC5_scan_rst     | A ^ -> Y ^ | DLY4X1M   | 0.299 | 0.988 |   1.925 |   19.008 | 
     | GEN_RST1_MUX/U1                   | B ^ -> Y ^ | MX2X6M    | 1.094 | 0.779 |   2.703 |   19.787 | 
     | FE_OFC0_O_RST2                    | A ^ -> Y v | CLKINVX1M | 0.589 | 0.594 |   3.298 |   20.381 | 
     | U11_REG_FILE/FE_OFC1_O_RST2       | A v -> Y ^ | CLKINVX8M | 0.999 | 0.673 |   3.971 |   21.054 | 
     | U11_REG_FILE/\REG_FILE_reg[11][3] | RN ^       | SDFFRQX2M | 1.114 | 0.137 |   4.108 |   21.191 | 
     +-------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |             Instance              |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |            |            |       |       |  Time   |   Time   | 
     |-----------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                   | scan_clk ^ |            | 0.000 |       |   0.000 |  -17.083 | 
     | scan_clk__L1_I0                   | A ^ -> Y v | CLKINVX40M | 0.036 | 0.031 |   0.031 |  -17.053 | 
     | scan_clk__L2_I0                   | A v -> Y ^ | CLKINVX32M | 0.052 | 0.051 |   0.081 |  -17.002 | 
     | scan_clk__L3_I0                   | A ^ -> Y v | CLKINVX40M | 0.041 | 0.050 |   0.131 |  -16.952 | 
     | scan_clk__L4_I0                   | A v -> Y ^ | CLKINVX40M | 0.024 | 0.033 |   0.165 |  -16.919 | 
     | scan_clk__L5_I0                   | A ^ -> Y ^ | CLKBUFX32M | 0.045 | 0.094 |   0.259 |  -16.824 | 
     | scan_clk__L6_I0                   | A ^ -> Y ^ | CLKBUFX40M | 0.045 | 0.101 |   0.360 |  -16.723 | 
     | scan_clk__L7_I0                   | A ^ -> Y ^ | CLKBUFX24M | 0.045 | 0.103 |   0.463 |  -16.620 | 
     | scan_clk__L8_I0                   | A ^ -> Y ^ | CLKBUFX24M | 0.046 | 0.102 |   0.566 |  -16.518 | 
     | scan_clk__L9_I0                   | A ^ -> Y ^ | CLKBUFX24M | 0.049 | 0.105 |   0.671 |  -16.412 | 
     | scan_clk__L10_I0                  | A ^ -> Y ^ | CLKBUFX24M | 0.047 | 0.105 |   0.776 |  -16.307 | 
     | scan_clk__L11_I0                  | A ^ -> Y ^ | CLKBUFX24M | 0.053 | 0.109 |   0.885 |  -16.199 | 
     | scan_clk__L12_I0                  | A ^ -> Y ^ | BUFX24M    | 0.035 | 0.076 |   0.961 |  -16.122 | 
     | REF_CLK_MUX/U1                    | B ^ -> Y ^ | MX2X6M     | 0.147 | 0.209 |   1.170 |  -15.913 | 
     | O_CLK1__L1_I0                     | A ^ -> Y ^ | BUFX14M    | 0.099 | 0.141 |   1.311 |  -15.772 | 
     | O_CLK1__L2_I0                     | A ^ -> Y v | CLKINVX40M | 0.067 | 0.073 |   1.385 |  -15.698 | 
     | O_CLK1__L3_I0                     | A v -> Y ^ | CLKINVX40M | 0.065 | 0.068 |   1.453 |  -15.631 | 
     | O_CLK1__L4_I1                     | A ^ -> Y v | CLKINVX40M | 0.064 | 0.059 |   1.511 |  -15.572 | 
     | O_CLK1__L5_I3                     | A v -> Y ^ | CLKINVX40M | 0.066 | 0.068 |   1.579 |  -15.504 | 
     | U11_REG_FILE/\REG_FILE_reg[11][3] | CK ^       | SDFFRQX2M  | 0.067 | 0.009 |   1.588 |  -15.495 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 48: MET Setup Check with Pin U11_REG_FILE/\REG_FILE_reg[11][2] /CK 
Endpoint:   U11_REG_FILE/\REG_FILE_reg[11][2] /RN (^) checked with  leading 
edge of 'DFTCLK'
Beginpoint: scan_rst                              (^) triggered by  leading 
edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.589
- Setup                         0.372
+ Phase Shift                  20.000
- Uncertainty                   0.025
= Required Time                21.191
- Arrival Time                  4.107
= Slack Time                   17.084
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance              |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |            |           |       |       |  Time   |   Time   | 
     |-----------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                   | scan_rst ^ |           | 0.000 |       |   0.000 |   17.084 | 
     | GEN_RST1_MUX/FE_PHC2_scan_rst     | A ^ -> Y ^ | DLY4X1M   | 0.298 | 0.937 |   0.937 |   18.021 | 
     | GEN_RST1_MUX/FE_PHC5_scan_rst     | A ^ -> Y ^ | DLY4X1M   | 0.299 | 0.988 |   1.925 |   19.009 | 
     | GEN_RST1_MUX/U1                   | B ^ -> Y ^ | MX2X6M    | 1.094 | 0.779 |   2.703 |   19.787 | 
     | FE_OFC0_O_RST2                    | A ^ -> Y v | CLKINVX1M | 0.589 | 0.594 |   3.298 |   20.381 | 
     | U11_REG_FILE/FE_OFC1_O_RST2       | A v -> Y ^ | CLKINVX8M | 0.999 | 0.673 |   3.971 |   21.055 | 
     | U11_REG_FILE/\REG_FILE_reg[11][2] | RN ^       | SDFFRQX2M | 1.114 | 0.136 |   4.107 |   21.191 | 
     +-------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |             Instance              |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |            |            |       |       |  Time   |   Time   | 
     |-----------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                   | scan_clk ^ |            | 0.000 |       |   0.000 |  -17.084 | 
     | scan_clk__L1_I0                   | A ^ -> Y v | CLKINVX40M | 0.036 | 0.031 |   0.031 |  -17.053 | 
     | scan_clk__L2_I0                   | A v -> Y ^ | CLKINVX32M | 0.052 | 0.051 |   0.081 |  -17.002 | 
     | scan_clk__L3_I0                   | A ^ -> Y v | CLKINVX40M | 0.041 | 0.050 |   0.131 |  -16.952 | 
     | scan_clk__L4_I0                   | A v -> Y ^ | CLKINVX40M | 0.024 | 0.033 |   0.165 |  -16.919 | 
     | scan_clk__L5_I0                   | A ^ -> Y ^ | CLKBUFX32M | 0.045 | 0.094 |   0.259 |  -16.825 | 
     | scan_clk__L6_I0                   | A ^ -> Y ^ | CLKBUFX40M | 0.045 | 0.101 |   0.360 |  -16.724 | 
     | scan_clk__L7_I0                   | A ^ -> Y ^ | CLKBUFX24M | 0.045 | 0.103 |   0.463 |  -16.620 | 
     | scan_clk__L8_I0                   | A ^ -> Y ^ | CLKBUFX24M | 0.046 | 0.102 |   0.566 |  -16.518 | 
     | scan_clk__L9_I0                   | A ^ -> Y ^ | CLKBUFX24M | 0.049 | 0.105 |   0.671 |  -16.413 | 
     | scan_clk__L10_I0                  | A ^ -> Y ^ | CLKBUFX24M | 0.047 | 0.105 |   0.776 |  -16.308 | 
     | scan_clk__L11_I0                  | A ^ -> Y ^ | CLKBUFX24M | 0.053 | 0.109 |   0.885 |  -16.199 | 
     | scan_clk__L12_I0                  | A ^ -> Y ^ | BUFX24M    | 0.035 | 0.076 |   0.961 |  -16.123 | 
     | REF_CLK_MUX/U1                    | B ^ -> Y ^ | MX2X6M     | 0.147 | 0.209 |   1.170 |  -15.914 | 
     | O_CLK1__L1_I0                     | A ^ -> Y ^ | BUFX14M    | 0.099 | 0.141 |   1.311 |  -15.772 | 
     | O_CLK1__L2_I0                     | A ^ -> Y v | CLKINVX40M | 0.067 | 0.073 |   1.385 |  -15.699 | 
     | O_CLK1__L3_I0                     | A v -> Y ^ | CLKINVX40M | 0.065 | 0.068 |   1.453 |  -15.631 | 
     | O_CLK1__L4_I1                     | A ^ -> Y v | CLKINVX40M | 0.064 | 0.059 |   1.511 |  -15.572 | 
     | O_CLK1__L5_I3                     | A v -> Y ^ | CLKINVX40M | 0.066 | 0.068 |   1.579 |  -15.505 | 
     | U11_REG_FILE/\REG_FILE_reg[11][2] | CK ^       | SDFFRQX2M  | 0.067 | 0.009 |   1.589 |  -15.495 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 49: MET Setup Check with Pin U3_FIFO/U0/\FIFO_Memory_reg[1][3] /CK 
Endpoint:   U3_FIFO/U0/\FIFO_Memory_reg[1][3] /RN (^) checked with  leading 
edge of 'DFTCLK'
Beginpoint: scan_rst                              (^) triggered by  leading 
edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.581
- Setup                         0.371
+ Phase Shift                  20.000
- Uncertainty                   0.025
= Required Time                21.185
- Arrival Time                  4.101
= Slack Time                   17.084
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance              |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |            |           |       |       |  Time   |   Time   | 
     |-----------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                   | scan_rst ^ |           | 0.000 |       |   0.000 |   17.084 | 
     | GEN_RST1_MUX/FE_PHC2_scan_rst     | A ^ -> Y ^ | DLY4X1M   | 0.298 | 0.937 |   0.937 |   18.022 | 
     | GEN_RST1_MUX/FE_PHC5_scan_rst     | A ^ -> Y ^ | DLY4X1M   | 0.299 | 0.988 |   1.925 |   19.009 | 
     | GEN_RST1_MUX/U1                   | B ^ -> Y ^ | MX2X6M    | 1.094 | 0.779 |   2.703 |   19.788 | 
     | FE_OFC0_O_RST2                    | A ^ -> Y v | CLKINVX1M | 0.589 | 0.594 |   3.298 |   20.382 | 
     | FE_OFC2_O_RST2                    | A v -> Y ^ | INVX6M    | 1.078 | 0.744 |   4.042 |   21.126 | 
     | U3_FIFO/U0/\FIFO_Memory_reg[1][3] | RN ^       | SDFFRQX2M | 1.078 | 0.059 |   4.101 |   21.185 | 
     +-------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |             Instance              |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |            |            |       |       |  Time   |   Time   | 
     |-----------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                   | scan_clk ^ |            | 0.000 |       |   0.000 |  -17.084 | 
     | scan_clk__L1_I0                   | A ^ -> Y v | CLKINVX40M | 0.036 | 0.031 |   0.031 |  -17.054 | 
     | scan_clk__L2_I0                   | A v -> Y ^ | CLKINVX32M | 0.052 | 0.051 |   0.081 |  -17.003 | 
     | scan_clk__L3_I0                   | A ^ -> Y v | CLKINVX40M | 0.041 | 0.050 |   0.131 |  -16.953 | 
     | scan_clk__L4_I0                   | A v -> Y ^ | CLKINVX40M | 0.024 | 0.033 |   0.165 |  -16.920 | 
     | scan_clk__L5_I0                   | A ^ -> Y ^ | CLKBUFX32M | 0.045 | 0.094 |   0.259 |  -16.825 | 
     | scan_clk__L6_I0                   | A ^ -> Y ^ | CLKBUFX40M | 0.045 | 0.101 |   0.360 |  -16.724 | 
     | scan_clk__L7_I0                   | A ^ -> Y ^ | CLKBUFX24M | 0.045 | 0.103 |   0.463 |  -16.621 | 
     | scan_clk__L8_I0                   | A ^ -> Y ^ | CLKBUFX24M | 0.046 | 0.102 |   0.566 |  -16.519 | 
     | scan_clk__L9_I0                   | A ^ -> Y ^ | CLKBUFX24M | 0.049 | 0.105 |   0.671 |  -16.413 | 
     | scan_clk__L10_I0                  | A ^ -> Y ^ | CLKBUFX24M | 0.047 | 0.105 |   0.776 |  -16.308 | 
     | scan_clk__L11_I0                  | A ^ -> Y ^ | CLKBUFX24M | 0.053 | 0.109 |   0.885 |  -16.200 | 
     | scan_clk__L12_I0                  | A ^ -> Y ^ | BUFX24M    | 0.035 | 0.076 |   0.961 |  -16.123 | 
     | REF_CLK_MUX/U1                    | B ^ -> Y ^ | MX2X6M     | 0.147 | 0.209 |   1.170 |  -15.914 | 
     | O_CLK1__L1_I0                     | A ^ -> Y ^ | BUFX14M    | 0.099 | 0.141 |   1.311 |  -15.773 | 
     | O_CLK1__L2_I0                     | A ^ -> Y v | CLKINVX40M | 0.067 | 0.073 |   1.385 |  -15.700 | 
     | O_CLK1__L3_I1                     | A v -> Y ^ | CLKINVX40M | 0.067 | 0.065 |   1.450 |  -15.634 | 
     | O_CLK1__L4_I2                     | A ^ -> Y v | CLKINVX40M | 0.065 | 0.064 |   1.514 |  -15.570 | 
     | O_CLK1__L5_I5                     | A v -> Y ^ | CLKINVX40M | 0.062 | 0.063 |   1.577 |  -15.507 | 
     | U3_FIFO/U0/\FIFO_Memory_reg[1][3] | CK ^       | SDFFRQX2M  | 0.062 | 0.004 |   1.581 |  -15.503 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 50: MET Setup Check with Pin U11_REG_FILE/\REG_FILE_reg[6][2] /CK 
Endpoint:   U11_REG_FILE/\REG_FILE_reg[6][2] /RN (^) checked with  leading edge 
of 'DFTCLK'
Beginpoint: scan_rst                             (^) triggered by  leading edge 
of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.584
- Setup                         0.373
+ Phase Shift                  20.000
- Uncertainty                   0.025
= Required Time                21.186
- Arrival Time                  4.098
= Slack Time                   17.088
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------+ 
     |             Instance             |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |            |           |       |       |  Time   |   Time   | 
     |----------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                  | scan_rst ^ |           | 0.000 |       |   0.000 |   17.088 | 
     | GEN_RST1_MUX/FE_PHC2_scan_rst    | A ^ -> Y ^ | DLY4X1M   | 0.298 | 0.937 |   0.937 |   18.025 | 
     | GEN_RST1_MUX/FE_PHC5_scan_rst    | A ^ -> Y ^ | DLY4X1M   | 0.299 | 0.988 |   1.925 |   19.013 | 
     | GEN_RST1_MUX/U1                  | B ^ -> Y ^ | MX2X6M    | 1.094 | 0.779 |   2.703 |   19.791 | 
     | FE_OFC0_O_RST2                   | A ^ -> Y v | CLKINVX1M | 0.589 | 0.594 |   3.298 |   20.386 | 
     | U11_REG_FILE/FE_OFC1_O_RST2      | A v -> Y ^ | CLKINVX8M | 0.999 | 0.673 |   3.971 |   21.059 | 
     | U11_REG_FILE/\REG_FILE_reg[6][2] | RN ^       | SDFFRQX2M | 1.112 | 0.127 |   4.098 |   21.186 | 
     +------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance             |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |            |            |       |       |  Time   |   Time   | 
     |----------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                  | scan_clk ^ |            | 0.000 |       |   0.000 |  -17.088 | 
     | scan_clk__L1_I0                  | A ^ -> Y v | CLKINVX40M | 0.036 | 0.031 |   0.031 |  -17.057 | 
     | scan_clk__L2_I0                  | A v -> Y ^ | CLKINVX32M | 0.052 | 0.051 |   0.081 |  -17.007 | 
     | scan_clk__L3_I0                  | A ^ -> Y v | CLKINVX40M | 0.041 | 0.050 |   0.131 |  -16.957 | 
     | scan_clk__L4_I0                  | A v -> Y ^ | CLKINVX40M | 0.024 | 0.033 |   0.165 |  -16.923 | 
     | scan_clk__L5_I0                  | A ^ -> Y ^ | CLKBUFX32M | 0.045 | 0.094 |   0.259 |  -16.829 | 
     | scan_clk__L6_I0                  | A ^ -> Y ^ | CLKBUFX40M | 0.045 | 0.101 |   0.360 |  -16.728 | 
     | scan_clk__L7_I0                  | A ^ -> Y ^ | CLKBUFX24M | 0.045 | 0.103 |   0.463 |  -16.625 | 
     | scan_clk__L8_I0                  | A ^ -> Y ^ | CLKBUFX24M | 0.046 | 0.102 |   0.566 |  -16.522 | 
     | scan_clk__L9_I0                  | A ^ -> Y ^ | CLKBUFX24M | 0.049 | 0.105 |   0.671 |  -16.417 | 
     | scan_clk__L10_I0                 | A ^ -> Y ^ | CLKBUFX24M | 0.047 | 0.105 |   0.776 |  -16.312 | 
     | scan_clk__L11_I0                 | A ^ -> Y ^ | CLKBUFX24M | 0.053 | 0.109 |   0.885 |  -16.203 | 
     | scan_clk__L12_I0                 | A ^ -> Y ^ | BUFX24M    | 0.035 | 0.076 |   0.961 |  -16.127 | 
     | REF_CLK_MUX/U1                   | B ^ -> Y ^ | MX2X6M     | 0.147 | 0.209 |   1.170 |  -15.918 | 
     | O_CLK1__L1_I0                    | A ^ -> Y ^ | BUFX14M    | 0.099 | 0.141 |   1.311 |  -15.777 | 
     | O_CLK1__L2_I0                    | A ^ -> Y v | CLKINVX40M | 0.067 | 0.073 |   1.385 |  -15.703 | 
     | O_CLK1__L3_I0                    | A v -> Y ^ | CLKINVX40M | 0.065 | 0.068 |   1.453 |  -15.635 | 
     | O_CLK1__L4_I1                    | A ^ -> Y v | CLKINVX40M | 0.064 | 0.059 |   1.511 |  -15.577 | 
     | O_CLK1__L5_I2                    | A v -> Y ^ | CLKINVX40M | 0.063 | 0.065 |   1.577 |  -15.511 | 
     | U11_REG_FILE/\REG_FILE_reg[6][2] | CK ^       | SDFFRQX2M  | 0.063 | 0.007 |   1.584 |  -15.504 | 
     +-------------------------------------------------------------------------------------------------+ 

