// Seed: 3580171757
module module_0 (
    id_1,
    id_2
);
  output wire id_2;
  inout wire id_1;
  wire  id_3;
  logic id_4;
  assign id_4 = id_4 & id_1 || 1;
  wire id_5;
  ;
endmodule
module module_1 (
    output uwire id_0,
    output tri id_1,
    input tri0 id_2,
    output tri1 id_3,
    output uwire id_4,
    input wand id_5,
    output wire id_6,
    input supply0 id_7,
    input tri0 id_8,
    input tri id_9
    , id_20,
    input wand id_10,
    output wire id_11,
    input uwire id_12,
    output supply1 id_13,
    output tri id_14,
    output supply1 id_15,
    input supply1 id_16,
    output supply0 id_17,
    output wand id_18
);
  assign id_14 = 1;
  xor primCall (id_15, id_2, id_9, id_10, id_5, id_16, id_20, id_8, id_12, id_21, id_7);
  logic id_21;
  ;
  assign id_14 = 1;
  module_0 modCall_1 (
      id_21,
      id_20
  );
endmodule
