$date
	Thu Sep 09 12:14:53 2021
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module fullAdder_tb $end
$var wire 4 ! sum [3:0] $end
$var wire 1 " cout $end
$var reg 4 # a [3:0] $end
$var reg 4 $ b [3:0] $end
$var reg 1 % cin $end
$scope module uut $end
$var wire 4 & a [3:0] $end
$var wire 4 ' b [3:0] $end
$var wire 1 % cin $end
$var wire 4 ( sum [3:0] $end
$var wire 1 " cout $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b1000 (
b100 '
b11 &
1%
b100 $
b11 #
0"
b1000 !
$end
#10
b101 $
b101 '
b10 #
b10 &
#20
1"
b11 !
b11 (
b1001 $
b1001 '
b1001 #
b1001 &
#30
b1010 !
b1010 (
b1111 $
b1111 '
b1010 #
b1010 &
#35
b1001 !
b1001 (
0%
#45
0"
b111 !
b111 (
b100 $
b100 '
b11 #
b11 &
#55
b101 $
b101 '
b10 #
b10 &
#65
1"
b10 !
b10 (
b1001 $
b1001 '
b1001 #
b1001 &
#75
b1001 !
b1001 (
b1111 $
b1111 '
b1010 #
b1010 &
