Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -o C:/Users/Ivan/Documents/FPGA/LFSR_3/tbb_isim_beh.exe -prj C:/Users/Ivan/Documents/FPGA/LFSR_3/tbb_beh.prj work.tbb 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Parsing VHDL file "C:/Users/Ivan/Documents/FPGA/LFSR_3/frqDiv2.vhd" into library work
Parsing VHDL file "C:/Users/Ivan/Documents/FPGA/LFSR_3/eLCeLL.vhd" into library work
Parsing VHDL file "C:/Users/Ivan/Documents/FPGA/LFSR_3/SGM.vhd" into library work
Parsing VHDL file "C:/Users/Ivan/Documents/FPGA/LFSR_3/LFSR.vhd" into library work
Parsing VHDL file "C:/Users/Ivan/Documents/FPGA/LFSR_3/frqDivN.vhd" into library work
Parsing VHDL file "C:/Users/Ivan/Documents/FPGA/LFSR_3/LFSR_top.vhd" into library work
Parsing VHDL file "C:/Users/Ivan/Documents/FPGA/LFSR_3/tbb.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling package std_logic_arith
Compiling package vcomponents
Compiling architecture structural of entity frqDiv2 [frqdiv2_default]
Compiling architecture structural of entity frqDivN [frqdivn_default]
Compiling architecture structural of entity eLCeLL [elcell_default]
Compiling architecture structural of entity LFSR [lfsr_default]
Compiling architecture structural of entity SGM [sgm_default]
Compiling architecture bufg_v of entity BUFG [bufg_default]
Compiling architecture behavioral of entity LFSR_top [lfsr_top_default]
Compiling architecture behavior of entity tbb
Time Resolution for simulation is 1ps.
Waiting for 4 sub-compilation(s) to finish...
Compiled 19 VHDL Units
Built simulation executable C:/Users/Ivan/Documents/FPGA/LFSR_3/tbb_isim_beh.exe
Fuse Memory Usage: 48984 KB
Fuse CPU Usage: 780 ms
