#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Thu Jan 21 19:04:19 2021
# Process ID: 10108
# Current directory: C:/Users/wells/FPGA_DIVCLK
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent6476 C:\Users\wells\FPGA_DIVCLK\1_AND_GATE.xpr
# Log file: C:/Users/wells/FPGA_DIVCLK/vivado.log
# Journal file: C:/Users/wells/FPGA_DIVCLK\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/wells/FPGA_DIVCLK/1_AND_GATE.xpr
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 3
wait_on_run synth_1
reset_run synth_1
launch_runs synth_1 -jobs 3
wait_on_run synth_1
reset_run synth_1
launch_runs synth_1 -jobs 3
wait_on_run synth_1
launch_runs impl_1 -jobs 3
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 3
wait_on_run impl_1
open_hw_manager
connect_hw_server -allow_non_jtag
open_hw_target
set_property PROGRAM.FILE {C:/Users/wells/FPGA_DIVCLK/1_AND_GATE.runs/impl_1/AND_GATE.bit} [get_hw_devices xc7z020_1]
current_hw_device [get_hw_devices xc7z020_1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7z020_1] 0]
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {C:/Users/wells/FPGA_DIVCLK/1_AND_GATE.runs/impl_1/AND_GATE.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
reset_run synth_1
launch_runs synth_1 -jobs 3
wait_on_run synth_1
reset_run synth_1
launch_runs synth_1 -jobs 3
wait_on_run synth_1
open_run synth_1 -name synth_1
place_ports button_add T18
place_ports button_sub R16
place_ports q T22
startgroup
set_property package_pin "" [get_ports [list  button_sub]]
place_ports rst R16
endgroup
startgroup
set_property package_pin "" [get_ports [list  rst]]
place_ports button_sub R16
endgroup
place_ports rst P16
save_constraints
launch_runs impl_1 -jobs 3
wait_on_run impl_1
set_property IOSTANDARD LVCMOS33 [get_ports [list button_add]]
set_property IOSTANDARD LVCMOS33 [get_ports [list button_sub]]
save_constraints
reset_run synth_1
launch_runs synth_1 -jobs 3
wait_on_run synth_1
close_design
reset_run synth_1
launch_runs synth_1 -jobs 3
wait_on_run synth_1
reset_run synth_1
launch_runs synth_1 -jobs 3
wait_on_run synth_1
reset_run synth_1
launch_runs synth_1 -jobs 3
wait_on_run synth_1
reset_run synth_1
launch_runs synth_1 -jobs 3
wait_on_run synth_1
reset_run synth_1
launch_runs synth_1 -jobs 3
wait_on_run synth_1
reset_run synth_1
launch_runs synth_1 -jobs 3
wait_on_run synth_1
reset_run synth_1
launch_runs synth_1 -jobs 3
wait_on_run synth_1
reset_run synth_1
launch_runs synth_1 -jobs 3
wait_on_run synth_1
launch_runs impl_1 -jobs 3
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 3
wait_on_run impl_1
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {C:/Users/wells/FPGA_DIVCLK/1_AND_GATE.runs/impl_1/AND_GATE.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
reset_run synth_1
launch_runs synth_1 -jobs 3
wait_on_run synth_1
launch_runs impl_1 -jobs 3
wait_on_run impl_1
reset_run impl_1
launch_runs impl_1 -jobs 3
wait_on_run impl_1
set_msg_config -suppress -id {DRC MDRV-1} -string {{ERROR: [DRC MDRV-1] Multiple Driver Nets: Net th[10] has multiple drivers: th_reg[10]/Q, and th_reg[10]__0/Q.} } 
reset_run synth_1
launch_runs synth_1 -jobs 3
wait_on_run synth_1
launch_runs impl_1 -jobs 3
wait_on_run impl_1
reset_run synth_1
launch_runs synth_1 -jobs 3
wait_on_run synth_1
reset_run synth_1
launch_runs synth_1 -jobs 3
wait_on_run synth_1
