
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.009176                       # Number of seconds simulated
sim_ticks                                  9176013500                       # Number of ticks simulated
final_tick                                 9176013500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 190730                       # Simulator instruction rate (inst/s)
host_op_rate                                   259901                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              326713628                       # Simulator tick rate (ticks/s)
host_mem_usage                                 647028                       # Number of bytes of host memory used
host_seconds                                    28.09                       # Real time elapsed on the host
sim_insts                                     5356810                       # Number of instructions simulated
sim_ops                                       7299519                       # Number of ops (including micro ops) simulated
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.clk_domain.clock                           500                       # Clock period in ticks
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED   9176013500                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst           27392                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data           43136                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total               70528                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst        27392                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total          27392                       # Number of instructions bytes read from this memory
system.mem_ctrl.num_reads::.cpu.inst              428                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data              674                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                 1102                       # Number of read requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst            2985174                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data            4700952                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total                7686126                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst       2985174                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total           2985174                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst           2985174                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data           4700952                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total               7686126                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.avgPriority_.cpu.inst::samples       428.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.avgPriority_.cpu.data::samples       674.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrl.priorityMaxLatency       0.000001099750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrl.numReadWriteTurnArounds             0                       # Number of turnarounds from READ to WRITE
system.mem_ctrl.numWriteReadTurnArounds             0                       # Number of turnarounds from WRITE to READ
system.mem_ctrl.numStayReadState                 2219                       # Number of times bus staying in READ state
system.mem_ctrl.numStayWriteState                   0                       # Number of times bus staying in WRITE state
system.mem_ctrl.readReqs                         1102                       # Number of read requests accepted
system.mem_ctrl.writeReqs                           0                       # Number of write requests accepted
system.mem_ctrl.readBursts                       1102                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrl.writeBursts                         0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrl.bytesReadDRAM                   70528                       # Total number of bytes read from DRAM
system.mem_ctrl.bytesReadWrQ                        0                       # Total number of bytes read from write queue
system.mem_ctrl.bytesWritten                        0                       # Total number of bytes written to DRAM
system.mem_ctrl.bytesReadSys                    70528                       # Total read bytes from the system interface side
system.mem_ctrl.bytesWrittenSys                     0                       # Total written bytes from the system interface side
system.mem_ctrl.servicedByWrQ                       0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrl.mergedWrBursts                      0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write
system.mem_ctrl.perBankRdBursts::0                148                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::1                 66                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::2                 74                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::3                150                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::4                 75                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::5                 34                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::6                 45                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::7                 32                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::8                  3                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::9                131                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::10                58                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::11                 2                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::12                34                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::13                54                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::14               142                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::15                54                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::0                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::1                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::2                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::3                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::4                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::5                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::6                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::7                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::8                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::9                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::10                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::11                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::12                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::13                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::14                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::15                 0                       # Per bank write bursts
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry
system.mem_ctrl.totGap                     9175871500                       # Total gap between requests
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::6                   1102                       # Read request sizes (log2)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::6                     0                       # Write request sizes (log2)
system.mem_ctrl.rdQLenPdf::0                      849                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::1                      199                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::2                       42                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::3                       10                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::4                        2                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::5                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::6                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::7                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::0                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::1                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::2                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::3                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::4                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::5                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::6                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::7                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::8                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::9                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::10                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::11                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::12                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::13                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::14                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::15                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::16                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::17                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::18                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::19                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::20                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::21                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::22                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::23                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::24                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::25                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::26                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::27                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::28                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::29                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::30                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::31                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::32                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::33                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::34                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see
system.mem_ctrl.bytesPerActivate::samples          193                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::mean     356.145078                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::gmean    237.103999                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::stdev    299.668810                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::0-127            47     24.35%     24.35% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::128-255           44     22.80%     47.15% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::256-383           22     11.40%     58.55% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::384-511           15      7.77%     66.32% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::512-639           37     19.17%     85.49% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::640-767            7      3.63%     89.12% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::896-1023            2      1.04%     90.16% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::1024-1151           19      9.84%    100.00% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::total           193                       # Bytes accessed per row activation
system.mem_ctrl.masterReadBytes::.cpu.inst        27392                       # Per-master bytes read from memory
system.mem_ctrl.masterReadBytes::.cpu.data        43136                       # Per-master bytes read from memory
system.mem_ctrl.masterReadRate::.cpu.inst 2985174.335238281637                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterReadRate::.cpu.data 4700952.107361219823                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterReadAccesses::.cpu.inst          428                       # Per-master read serviced memory accesses
system.mem_ctrl.masterReadAccesses::.cpu.data          674                       # Per-master read serviced memory accesses
system.mem_ctrl.masterReadTotalLat::.cpu.inst     15808750                       # Per-master read total memory access latency
system.mem_ctrl.masterReadTotalLat::.cpu.data     20810500                       # Per-master read total memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu.inst     36936.33                       # Per-master read average memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu.data     30876.11                       # Per-master read average memory access latency
system.mem_ctrl.totQLat                      15956750                       # Total ticks spent queuing
system.mem_ctrl.totMemAccLat                 36619250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrl.totBusLat                     5510000                       # Total ticks spent in databus transfers
system.mem_ctrl.avgQLat                      14479.81                       # Average queueing delay per DRAM burst
system.mem_ctrl.avgBusLat                     5000.00                       # Average bus latency per DRAM burst
system.mem_ctrl.avgMemAccLat                 33229.81                       # Average memory access latency per DRAM burst
system.mem_ctrl.avgRdBW                          7.69                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrl.avgWrBW                          0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrl.avgRdBWSys                       7.69                       # Average system read bandwidth in MiByte/s
system.mem_ctrl.avgWrBWSys                       0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrl.peakBW                       12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrl.busUtil                          0.06                       # Data bus utilization in percentage
system.mem_ctrl.busUtilRead                      0.06                       # Data bus utilization in percentage for reads
system.mem_ctrl.busUtilWrite                     0.00                       # Data bus utilization in percentage for writes
system.mem_ctrl.avgRdQLen                        1.00                       # Average read queue length when enqueuing
system.mem_ctrl.avgWrQLen                        0.00                       # Average write queue length when enqueuing
system.mem_ctrl.readRowHits                       901                       # Number of row buffer hits during reads
system.mem_ctrl.writeRowHits                        0                       # Number of row buffer hits during writes
system.mem_ctrl.readRowHitRate                  81.76                       # Row buffer hit rate for reads
system.mem_ctrl.writeRowHitRate                   nan                       # Row buffer hit rate for writes
system.mem_ctrl.avgGap                     8326562.16                       # Average gap between requests
system.mem_ctrl.pageHitRate                     81.76                       # Row buffer hit rate, read and write combined
system.mem_ctrl_0.actEnergy                    885360                       # Energy for activate commands per rank (pJ)
system.mem_ctrl_0.preEnergy                    451605                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl_0.readEnergy                  4455360                       # Energy for read commands per rank (pJ)
system.mem_ctrl_0.writeEnergy                       0                       # Energy for write commands per rank (pJ)
system.mem_ctrl_0.refreshEnergy          18439200.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl_0.actBackEnergy              11096760                       # Energy for active background per rank (pJ)
system.mem_ctrl_0.preBackEnergy                618720                       # Energy for precharge background per rank (pJ)
system.mem_ctrl_0.actPowerDownEnergy         88166460                       # Energy for active power-down per rank (pJ)
system.mem_ctrl_0.prePowerDownEnergy          7984800                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl_0.selfRefreshEnergy        2145726780                       # Energy for self refresh per rank (pJ)
system.mem_ctrl_0.totalEnergy              2277825045                       # Total energy per rank (pJ)
system.mem_ctrl_0.averagePower             248.236889                       # Core power per rank (mW)
system.mem_ctrl_0.totalIdleTime            9149967000                       # Total Idle time Per DRAM Rank
system.mem_ctrl_0.memoryStateTime::IDLE        726500                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::REF        7800000                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::SREF    8935926000                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::PRE_PDN     20791250                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::ACT       17421250                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::ACT_PDN    193348500                       # Time in different power states
system.mem_ctrl_1.actEnergy                    549780                       # Energy for activate commands per rank (pJ)
system.mem_ctrl_1.preEnergy                    280830                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl_1.readEnergy                  3412920                       # Energy for read commands per rank (pJ)
system.mem_ctrl_1.writeEnergy                       0                       # Energy for write commands per rank (pJ)
system.mem_ctrl_1.refreshEnergy          5531760.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl_1.actBackEnergy               6456390                       # Energy for active background per rank (pJ)
system.mem_ctrl_1.preBackEnergy                488160                       # Energy for precharge background per rank (pJ)
system.mem_ctrl_1.actPowerDownEnergy         23324970                       # Energy for active power-down per rank (pJ)
system.mem_ctrl_1.prePowerDownEnergy          3399840                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl_1.selfRefreshEnergy        2184691140                       # Energy for self refresh per rank (pJ)
system.mem_ctrl_1.totalEnergy              2228135790                       # Total energy per rank (pJ)
system.mem_ctrl_1.averagePower             242.821765                       # Core power per rank (mW)
system.mem_ctrl_1.totalIdleTime            9160602750                       # Total Idle time Per DRAM Rank
system.mem_ctrl_1.memoryStateTime::IDLE       1007000                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::REF        2340000                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::SREF    9100578750                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::PRE_PDN      8853750                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::ACT       12063750                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::ACT_PDN     51170250                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED   9176013500                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                  267136                       # Number of BP lookups
system.cpu.branchPred.condPredicted            267136                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect              3744                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups               266459                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                     315                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                117                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups          266459                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits             263282                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses             3177                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted          759                       # Number of mispredicted indirect branches.
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED   9176013500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                     1415262                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                      137120                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                            64                       # TLB misses on read requests
system.cpu.dtb.wrMisses                            24                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED   9176013500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED   9176013500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                      655414                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           139                       # TLB misses on write requests
system.cpu.workload.numSyscalls                     9                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON      9176013500                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                         18352028                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles              44501                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                        5486394                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                      267136                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches             263597                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                      18254837                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                    7666                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                   80                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles          1153                       # Number of stall cycles due to pending traps
system.cpu.fetch.PendingQuiesceStallCycles           21                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.IcacheWaitRetryStallCycles           47                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                    655311                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                   405                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples           18304472                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              0.408256                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             0.784429                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                 14252162     77.86%     77.86% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                   631701      3.45%     81.31% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                  3420609     18.69%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                2                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total             18304472                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.014556                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        0.298953                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                   800305                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles              13818956                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                   2680109                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles               1001269                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                   3833                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts                7353789                       # Number of instructions handled by decode
system.cpu.decode.SquashedInsts                  2022                       # Number of squashed instructions handled by decode
system.cpu.rename.SquashCycles                   3833                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                  1302817                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                13059068                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           2863                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                   3053483                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles                882408                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts                7337718                       # Number of instructions processed by rename
system.cpu.rename.SquashedInsts                   935                       # Number of squashed instructions processed by rename
system.cpu.rename.ROBFullEvents                  1070                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                    237                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                   6166                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                  12847                       # Number of times rename has blocked due to SQ full
system.cpu.rename.FullRegisterEvents           362472                       # Number of times there has been no free registers
system.cpu.rename.RenamedOperands            11416463                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups              15853768                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups         11202459                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups            632572                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps              11361886                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                    54577                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                 18                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts             17                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                   1378096                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads              1415202                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              137723                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads            367040                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores              113                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                    7334729                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                 697                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                   7325269                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued               344                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined           35906                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined        34838                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved             63                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples      18304472                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         0.400190                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        0.629594                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0            12410159     67.80%     67.80% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1             4463357     24.38%     92.18% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2             1430956      7.82%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            2                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        18304472                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                130368     40.00%     40.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     40.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     40.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     40.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     40.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     40.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     40.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     40.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                    247      0.08%     40.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     40.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                     52      0.02%     40.10% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     40.10% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                     15      0.00%     40.10% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                   116      0.04%     40.14% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     40.14% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     40.14% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                  124      0.04%     40.17% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     40.17% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     40.17% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 1      0.00%     40.18% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     40.18% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     40.18% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     40.18% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     40.18% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     40.18% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     40.18% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     40.18% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     40.18% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     40.18% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     40.18% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     40.18% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     40.18% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     40.18% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     40.18% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     40.18% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     40.18% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                 194776     59.77%     99.94% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                   182      0.06%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass               927      0.01%      0.01% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               4763799     65.03%     65.05% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                    4      0.00%     65.05% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                    15      0.00%     65.05% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd              756459     10.33%     75.37% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     75.37% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     75.37% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     75.37% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     75.37% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     75.37% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     75.37% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     75.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                  375      0.01%     75.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     75.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                   68      0.00%     75.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     75.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                  108      0.00%     75.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                 215      0.00%     75.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     75.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     75.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                186      0.00%     75.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     75.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     75.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd          125205      1.71%     77.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     77.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     77.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt          125000      1.71%     78.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     78.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     78.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     78.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     78.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     78.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     78.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     78.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     78.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     78.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     78.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     78.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     78.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     78.80% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              1035257     14.13%     92.93% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              134116      1.83%     94.76% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead          380391      5.19%     99.96% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite           3144      0.04%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                7325269                       # Type of FU issued
system.cpu.iq.rate                           0.399153                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                      325881                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.044487                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads           30366966                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes           5979049                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses      5928445                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads             2914269                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes            1392299                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses      1389865                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses                6127635                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                 1522588                       # Number of floating point alu accesses
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iew.lsq.thread0.forwLoads           520409                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads         8084                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses          110                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation           17                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores         1027                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked          1172                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                   3833                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                    2224                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                  2913                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts             7335426                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts               767                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts               1415202                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts               137723                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                657                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                     15                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                  2843                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents             17                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect           2801                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect         1106                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts                 3907                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts               7320137                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts               1415256                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts              5132                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                      1552376                       # number of memory reference insts executed
system.cpu.iew.exec_branches                   262032                       # Number of branches executed
system.cpu.iew.exec_stores                     137120                       # Number of stores executed
system.cpu.iew.exec_rate                     0.398873                       # Inst execution rate
system.cpu.iew.wb_sent                        7318530                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                       7318310                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                   5252001                       # num instructions producing a value
system.cpu.iew.wb_consumers                   8120565                       # num instructions consuming a value
system.cpu.iew.wb_rate                       0.398774                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.646753                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts           34698                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls             634                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts              3820                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples     18300075                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.398879                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     0.777459                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0     14337283     78.35%     78.35% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       626065      3.42%     81.77% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2      3336727     18.23%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            2                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total     18300075                       # Number of insts commited each cycle
system.cpu.commit.committedInsts              5356810                       # Number of instructions committed
system.cpu.commit.committedOps                7299519                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                        1543814                       # Number of memory references committed
system.cpu.commit.loads                       1407118                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                     261710                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                    1389843                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                   6291351                       # Number of committed integer instructions.
system.cpu.commit.function_calls                  125                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass          725      0.01%      0.01% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          4747982     65.05%     65.06% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult               4      0.00%     65.06% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv               14      0.00%     65.06% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd         755826     10.35%     75.41% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     75.41% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     75.41% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     75.41% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     75.41% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     75.41% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     75.41% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     75.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd             374      0.01%     75.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     75.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu              68      0.00%     75.42% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     75.42% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt             108      0.00%     75.42% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc            214      0.00%     75.42% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     75.42% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     75.42% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift           186      0.00%     75.42% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     75.42% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     75.42% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd       125204      1.72%     77.14% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     77.14% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     77.14% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt       125000      1.71%     78.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     78.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     78.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     78.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     78.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     78.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     78.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     78.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     78.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     78.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     78.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     78.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     78.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     78.85% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead         1027896     14.08%     92.93% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         133567      1.83%     94.76% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead       379222      5.20%     99.96% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite         3129      0.04%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           7299519                       # Class of committed instruction
system.cpu.commit.bw_lim_events               3336727                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                     22297565                       # The number of ROB reads
system.cpu.rob.rob_writes                    14672834                       # The number of ROB writes
system.cpu.timesIdled                             273                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                           47556                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                     5356810                       # Number of Instructions Simulated
system.cpu.committedOps                       7299519                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               3.425925                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         3.425925                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.291892                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.291892                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                 11168119                       # number of integer regfile reads
system.cpu.int_regfile_writes                 5531777                       # number of integer regfile writes
system.cpu.fp_regfile_reads                    632113                       # number of floating regfile reads
system.cpu.fp_regfile_writes                  1261678                       # number of floating regfile writes
system.cpu.cc_regfile_reads                   1930267                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  4588459                       # number of cc regfile writes
system.cpu.misc_regfile_reads                 2077637                       # number of misc regfile reads
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   9176013500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse            31.990312                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             1029523                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              8557                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            120.313544                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            281500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data    31.990312                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999697                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999697                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           30                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           8251189                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          8251189                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   9176013500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::.cpu.data       884564                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          884564                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::.cpu.data       136399                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         136399                       # number of WriteReq hits
system.cpu.dcache.SoftPFReq_hits::.cpu.data            3                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total             3                       # number of SoftPFReq hits
system.cpu.dcache.demand_hits::.cpu.data      1020963                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1020963                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      1020966                       # number of overall hits
system.cpu.dcache.overall_hits::total         1020966                       # number of overall hits
system.cpu.dcache.ReadReq_misses::.cpu.data         8757                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          8757                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::.cpu.data          297                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          297                       # number of WriteReq misses
system.cpu.dcache.SoftPFReq_misses::.cpu.data          309                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total          309                       # number of SoftPFReq misses
system.cpu.dcache.demand_misses::.cpu.data         9054                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           9054                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         9363                       # number of overall misses
system.cpu.dcache.overall_misses::total          9363                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    244921500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    244921500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     36358500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     36358500                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::.cpu.data    281280000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    281280000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    281280000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    281280000                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       893321                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       893321                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.cpu.data       136696                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       136696                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::.cpu.data          312                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total          312                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::.cpu.data      1030017                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1030017                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      1030329                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1030329                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.009803                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.009803                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.002173                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.002173                       # miss rate for WriteReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.990385                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.990385                       # miss rate for SoftPFReq accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.008790                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.008790                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.009087                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.009087                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 27968.653649                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 27968.653649                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 122419.191919                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 122419.191919                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 31066.931743                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 31066.931743                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 30041.653316                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 30041.653316                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs         7000                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               156                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    44.871795                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         8127                       # number of writebacks
system.cpu.dcache.writebacks::total              8127                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          652                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          652                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data            2                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            2                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::.cpu.data          654                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          654                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          654                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          654                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         8105                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         8105                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          295                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          295                       # number of WriteReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data          157                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total          157                       # number of SoftPFReq MSHR misses
system.cpu.dcache.demand_mshr_misses::.cpu.data         8400                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         8400                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         8557                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         8557                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    121560000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    121560000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     33257500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     33257500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data     17845500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total     17845500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    154817500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    154817500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    172663000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    172663000                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.009073                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.009073                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002158                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002158                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.503205                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.503205                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.008155                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.008155                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.008305                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.008305                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 14998.149291                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 14998.149291                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 112737.288136                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 112737.288136                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 113665.605096                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 113665.605096                       # average SoftPFReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 18430.654762                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 18430.654762                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 20177.982938                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 20177.982938                       # average overall mshr miss latency
system.cpu.dcache.replacements                   8525                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   9176013500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse            31.992189                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              655184                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               749                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            874.744993                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            123000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst    31.992189                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.999756                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999756                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           5243237                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          5243237                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   9176013500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::.cpu.inst       654435                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          654435                       # number of ReadReq hits
system.cpu.icache.demand_hits::.cpu.inst       654435                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           654435                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       654435                       # number of overall hits
system.cpu.icache.overall_hits::total          654435                       # number of overall hits
system.cpu.icache.ReadReq_misses::.cpu.inst          876                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           876                       # number of ReadReq misses
system.cpu.icache.demand_misses::.cpu.inst          876                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            876                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          876                       # number of overall misses
system.cpu.icache.overall_misses::total           876                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     79920499                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     79920499                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::.cpu.inst     79920499                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     79920499                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     79920499                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     79920499                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       655311                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       655311                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::.cpu.inst       655311                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       655311                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       655311                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       655311                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.001337                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.001337                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.001337                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.001337                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.001337                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.001337                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 91233.446347                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 91233.446347                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 91233.446347                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 91233.446347                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 91233.446347                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 91233.446347                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          310                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 9                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    34.444444                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          126                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          126                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::.cpu.inst          126                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          126                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          126                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          126                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          750                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          750                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::.cpu.inst          750                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          750                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          750                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          750                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     58366499                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     58366499                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     58366499                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     58366499                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     58366499                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     58366499                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.001144                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.001144                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.001144                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.001144                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.001144                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.001144                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 77821.998667                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 77821.998667                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 77821.998667                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 77821.998667                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 77821.998667                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 77821.998667                       # average overall mshr miss latency
system.cpu.icache.replacements                    717                       # number of replacements
system.l2bus.snoop_filter.tot_requests          18549                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.hit_single_requests         9242                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.tot_snoops                0                       # Total number of snoops made to the snoop filter.
system.l2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.pwrStateResidencyTicks::UNDEFINED   9176013500                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp                9011                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty          8127                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict              1115                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq                295                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp               295                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq           9012                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side         2216                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side        25639                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                   27855                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side        47936                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side      1067776                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                  1115712                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                                 0                       # Total snoops (count)
system.l2bus.snoopTraffic                           0                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples               9307                       # Request fanout histogram
system.l2bus.snoop_fanout::mean                     0                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev                    0                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                     9307    100.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::1                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::total                 9307                       # Request fanout histogram
system.l2bus.reqLayer0.occupancy             25528500                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                0.3                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy             1875494                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.l2bus.respLayer1.occupancy            21393498                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               0.2                       # Layer utilization (%)
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED   9176013500                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse             1038.065272                       # Cycle average of tags in use
system.l2cache.tags.total_refs                  17433                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                 1102                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                15.819419                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle               102000                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.cpu.inst   385.720179                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data   652.345093                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.cpu.inst     0.094170                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.159264                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total       0.253434                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1024         1102                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0           57                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3         1045                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1024     0.269043                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses               140574                       # Number of tag accesses
system.l2cache.tags.data_accesses              140574                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED   9176013500                       # Cumulative time (in ticks) in various power states
system.l2cache.WritebackDirty_hits::.writebacks         8127                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total         8127                       # number of WritebackDirty hits
system.l2cache.ReadExReq_hits::.cpu.data           25                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total               25                       # number of ReadExReq hits
system.l2cache.ReadSharedReq_hits::.cpu.inst          321                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data         7858                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total         8179                       # number of ReadSharedReq hits
system.l2cache.demand_hits::.cpu.inst             321                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data            7883                       # number of demand (read+write) hits
system.l2cache.demand_hits::total                8204                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst            321                       # number of overall hits
system.l2cache.overall_hits::.cpu.data           7883                       # number of overall hits
system.l2cache.overall_hits::total               8204                       # number of overall hits
system.l2cache.ReadExReq_misses::.cpu.data          270                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total            270                       # number of ReadExReq misses
system.l2cache.ReadSharedReq_misses::.cpu.inst          429                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data          404                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total          833                       # number of ReadSharedReq misses
system.l2cache.demand_misses::.cpu.inst           429                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data           674                       # number of demand (read+write) misses
system.l2cache.demand_misses::total              1103                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst          429                       # number of overall misses
system.l2cache.overall_misses::.cpu.data          674                       # number of overall misses
system.l2cache.overall_misses::total             1103                       # number of overall misses
system.l2cache.ReadExReq_miss_latency::.cpu.data     32560500                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total     32560500                       # number of ReadExReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst     53991500                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data     48383500                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total    102375000                       # number of ReadSharedReq miss cycles
system.l2cache.demand_miss_latency::.cpu.inst     53991500                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data     80944000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total    134935500                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst     53991500                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data     80944000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total    134935500                       # number of overall miss cycles
system.l2cache.WritebackDirty_accesses::.writebacks         8127                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total         8127                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.ReadExReq_accesses::.cpu.data          295                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total          295                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.inst          750                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data         8262                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total         9012                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.demand_accesses::.cpu.inst          750                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data         8557                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total            9307                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst          750                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data         8557                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total           9307                       # number of overall (read+write) accesses
system.l2cache.ReadExReq_miss_rate::.cpu.data     0.915254                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.915254                       # miss rate for ReadExReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.572000                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.048899                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.092432                       # miss rate for ReadSharedReq accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.572000                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.078766                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.118513                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.572000                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.078766                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.118513                       # miss rate for overall accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data 120594.444444                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 120594.444444                       # average ReadExReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 125854.312354                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 119761.138614                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 122899.159664                       # average ReadSharedReq miss latency
system.l2cache.demand_avg_miss_latency::.cpu.inst 125854.312354                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 120094.955490                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 122334.995467                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 125854.312354                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 120094.955490                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 122334.995467                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.ReadExReq_mshr_misses::.cpu.data          270                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total          270                       # number of ReadExReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst          429                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data          404                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total          833                       # number of ReadSharedReq MSHR misses
system.l2cache.demand_mshr_misses::.cpu.inst          429                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data          674                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total         1103                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst          429                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data          674                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total         1103                       # number of overall MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data     27160500                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total     27160500                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst     45431500                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data     40303500                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total     85735000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.inst     45431500                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data     67464000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total    112895500                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst     45431500                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data     67464000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total    112895500                       # number of overall MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.915254                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.915254                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.572000                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.048899                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.092432                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.572000                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.078766                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.118513                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.572000                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.078766                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.118513                       # mshr miss rate for overall accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 100594.444444                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 100594.444444                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 105900.932401                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 99761.138614                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 102923.169268                       # average ReadSharedReq mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 105900.932401                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 100094.955490                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 102353.127833                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 105900.932401                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 100094.955490                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 102353.127833                       # average overall mshr miss latency
system.l2cache.replacements                         0                       # number of replacements
system.l3bus.snoop_filter.tot_requests           1102                       # Total number of requests made to the snoop filter.
system.l3bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l3bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l3bus.snoop_filter.tot_snoops                0                       # Total number of snoops made to the snoop filter.
system.l3bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l3bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l3bus.pwrStateResidencyTicks::UNDEFINED   9176013500                       # Cumulative time (in ticks) in various power states
system.l3bus.trans_dist::ReadResp                 832                       # Transaction distribution
system.l3bus.trans_dist::ReadExReq                270                       # Transaction distribution
system.l3bus.trans_dist::ReadExResp               270                       # Transaction distribution
system.l3bus.trans_dist::ReadSharedReq            832                       # Transaction distribution
system.l3bus.pkt_count_system.l2cache.mem_side::system.l3cache.cpu_side         2204                       # Packet count per connected master and slave (bytes)
system.l3bus.pkt_size_system.l2cache.mem_side::system.l3cache.cpu_side        70528                       # Cumulative packet size per connected master and slave (bytes)
system.l3bus.snoops                                 0                       # Total snoops (count)
system.l3bus.snoopTraffic                           0                       # Total snoop traffic (bytes)
system.l3bus.snoop_fanout::samples               1102                       # Request fanout histogram
system.l3bus.snoop_fanout::mean                     0                       # Request fanout histogram
system.l3bus.snoop_fanout::stdev                    0                       # Request fanout histogram
system.l3bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l3bus.snoop_fanout::0                     1102    100.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::1                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l3bus.snoop_fanout::max_value                0                       # Request fanout histogram
system.l3bus.snoop_fanout::total                 1102                       # Request fanout histogram
system.l3bus.reqLayer0.occupancy               551000                       # Layer occupancy (ticks)
system.l3bus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.l3bus.respLayer0.occupancy             2755000                       # Layer occupancy (ticks)
system.l3bus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.l3cache.tags.pwrStateResidencyTicks::UNDEFINED   9176013500                       # Cumulative time (in ticks) in various power states
system.l3cache.tags.tagsinuse             1038.068395                       # Cycle average of tags in use
system.l3cache.tags.total_refs                   1102                       # Total number of references to valid blocks.
system.l3cache.tags.sampled_refs                 1102                       # Sample count of references to valid blocks.
system.l3cache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.l3cache.tags.warmup_cycle                76000                       # Cycle when the warmup percentage was hit.
system.l3cache.tags.occ_blocks::.cpu.inst   385.721391                       # Average occupied blocks per requestor
system.l3cache.tags.occ_blocks::.cpu.data   652.347003                       # Average occupied blocks per requestor
system.l3cache.tags.occ_percent::.cpu.inst     0.023543                       # Average percentage of cache occupancy
system.l3cache.tags.occ_percent::.cpu.data     0.039816                       # Average percentage of cache occupancy
system.l3cache.tags.occ_percent::total       0.063359                       # Average percentage of cache occupancy
system.l3cache.tags.occ_task_id_blocks::1024         1102                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::0           57                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::3         1045                       # Occupied blocks per task id
system.l3cache.tags.occ_task_id_percent::1024     0.067261                       # Percentage of cache occupancy per task id
system.l3cache.tags.tag_accesses                18734                       # Number of tag accesses
system.l3cache.tags.data_accesses               18734                       # Number of data accesses
system.l3cache.pwrStateResidencyTicks::UNDEFINED   9176013500                       # Cumulative time (in ticks) in various power states
system.l3cache.ReadExReq_misses::.cpu.data          270                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::total            270                       # number of ReadExReq misses
system.l3cache.ReadSharedReq_misses::.cpu.inst          428                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu.data          404                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::total          832                       # number of ReadSharedReq misses
system.l3cache.demand_misses::.cpu.inst           428                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu.data           674                       # number of demand (read+write) misses
system.l3cache.demand_misses::total              1102                       # number of demand (read+write) misses
system.l3cache.overall_misses::.cpu.inst          428                       # number of overall misses
system.l3cache.overall_misses::.cpu.data          674                       # number of overall misses
system.l3cache.overall_misses::total             1102                       # number of overall misses
system.l3cache.ReadExReq_miss_latency::.cpu.data     24730500                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::total     24730500                       # number of ReadExReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.cpu.inst     41579500                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.cpu.data     36667500                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::total     78247000                       # number of ReadSharedReq miss cycles
system.l3cache.demand_miss_latency::.cpu.inst     41579500                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.cpu.data     61398000                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::total    102977500                       # number of demand (read+write) miss cycles
system.l3cache.overall_miss_latency::.cpu.inst     41579500                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.cpu.data     61398000                       # number of overall miss cycles
system.l3cache.overall_miss_latency::total    102977500                       # number of overall miss cycles
system.l3cache.ReadExReq_accesses::.cpu.data          270                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::total          270                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu.inst          428                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu.data          404                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::total          832                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.demand_accesses::.cpu.inst          428                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu.data          674                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::total            1102                       # number of demand (read+write) accesses
system.l3cache.overall_accesses::.cpu.inst          428                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu.data          674                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::total           1102                       # number of overall (read+write) accesses
system.l3cache.ReadExReq_miss_rate::.cpu.data            1                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::total            1                       # miss rate for ReadExReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::total            1                       # miss rate for ReadSharedReq accesses
system.l3cache.demand_miss_rate::.cpu.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.l3cache.overall_miss_rate::.cpu.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.l3cache.ReadExReq_avg_miss_latency::.cpu.data 91594.444444                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::total 91594.444444                       # average ReadExReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.cpu.inst 97148.364486                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.cpu.data 90761.138614                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::total 94046.875000                       # average ReadSharedReq miss latency
system.l3cache.demand_avg_miss_latency::.cpu.inst 97148.364486                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.cpu.data 91094.955490                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::total 93446.007260                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.cpu.inst 97148.364486                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.cpu.data 91094.955490                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::total 93446.007260                       # average overall miss latency
system.l3cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l3cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l3cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l3cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l3cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l3cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3cache.ReadExReq_mshr_misses::.cpu.data          270                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::total          270                       # number of ReadExReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.cpu.inst          428                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.cpu.data          404                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::total          832                       # number of ReadSharedReq MSHR misses
system.l3cache.demand_mshr_misses::.cpu.inst          428                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.cpu.data          674                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::total         1102                       # number of demand (read+write) MSHR misses
system.l3cache.overall_mshr_misses::.cpu.inst          428                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.cpu.data          674                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::total         1102                       # number of overall MSHR misses
system.l3cache.ReadExReq_mshr_miss_latency::.cpu.data     17980500                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::total     17980500                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.cpu.inst     30879500                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.cpu.data     26567500                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::total     57447000                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.cpu.inst     30879500                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.cpu.data     44548000                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::total     75427500                       # number of demand (read+write) MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.cpu.inst     30879500                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.cpu.data     44548000                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::total     75427500                       # number of overall MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.cpu.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.demand_mshr_miss_rate::.cpu.inst            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.l3cache.overall_mshr_miss_rate::.cpu.inst            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.l3cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 66594.444444                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::total 66594.444444                       # average ReadExReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 72148.364486                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 65761.138614                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::total 69046.875000                       # average ReadSharedReq mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.cpu.inst 72148.364486                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.cpu.data 66094.955490                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::total 68446.007260                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.cpu.inst 72148.364486                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.cpu.data 66094.955490                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::total 68446.007260                       # average overall mshr miss latency
system.l3cache.replacements                         0                       # number of replacements
system.membus.snoop_filter.tot_requests          1102                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED   9176013500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                832                       # Transaction distribution
system.membus.trans_dist::ReadExReq               270                       # Transaction distribution
system.membus.trans_dist::ReadExResp              270                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           832                       # Transaction distribution
system.membus.pkt_count_system.l3cache.mem_side::system.mem_ctrl.port         2204                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l3cache.mem_side::total         2204                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   2204                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l3cache.mem_side::system.mem_ctrl.port        70528                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l3cache.mem_side::total        70528                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                   70528                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              1102                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    1102    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                1102                       # Request fanout histogram
system.membus.reqLayer0.occupancy              551000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer0.occupancy            2993250                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
