Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Wed Dec  6 14:39:25 2023
| Host         : DESKTOP-KTBA880 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file system_timing_summary_routed.rpt -pb system_timing_summary_routed.pb -rpx system_timing_summary_routed.rpx -warn_on_violation
| Design       : system
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     92          
TIMING-18  Warning           Missing input or output delay   22          
TIMING-20  Warning           Non-clocked latch               14          
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (210)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (182)
5. checking no_input_delay (2)
6. checking no_output_delay (26)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (210)
--------------------------
 There are 2 register/latch pins with no clock driven by root clock pin: fdivTarget/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[0].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[10].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[11].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[12].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[13].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[14].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[15].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[16].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[17].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[1].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[2].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[3].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[4].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[5].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[6].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[7].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[8].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[9].fDiv/clkDiv_reg/Q (HIGH)

 There are 52 register/latch pins with no clock driven by root clock pin: uart/baudrate_gen/baud_reg/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: vga_unit/h_count_reg_reg[8]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: vga_unit/h_count_reg_reg[9]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: vga_unit/r_25MHz_reg[0]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: vga_unit/r_25MHz_reg[1]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: vga_unit/v_count_reg_reg[5]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: vga_unit/v_count_reg_reg[6]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: vga_unit/v_count_reg_reg[7]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: vga_unit/v_count_reg_reg[8]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: vga_unit/v_count_reg_reg[9]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (182)
--------------------------------------------------
 There are 182 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (26)
--------------------------------
 There are 26 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.325        0.000                      0                  221        0.164        0.000                      0                  221        4.500        0.000                       0                   156  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         2.325        0.000                      0                  221        0.164        0.000                      0                  221        4.500        0.000                       0                   156  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        2.325ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.164ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.325ns  (required time - arrival time)
  Source:                 graph_unit/y_ball_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rcounter_unit/r_digr1_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.137ns  (logic 2.422ns (33.936%)  route 4.715ns (66.064%))
  Logic Levels:           8  (CARRY4=2 LUT2=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns = ( 14.791 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.633     5.154    graph_unit/CLK
    SLICE_X7Y9           FDCE                                         r  graph_unit/y_ball_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y9           FDCE (Prop_fdce_C_Q)         0.419     5.573 r  graph_unit/y_ball_reg_reg[0]/Q
                         net (fo=27, routed)          1.066     6.640    graph_unit/y_ball_reg_reg[9]_1[0]
    SLICE_X4Y5           LUT2 (Prop_lut2_I0_O)        0.299     6.939 r  graph_unit/x_delta_next3_carry_i_13/O
                         net (fo=1, routed)           0.279     7.218    graph_unit/x_delta_next3_carry_i_13_n_0
    SLICE_X4Y5           LUT6 (Prop_lut6_I3_O)        0.124     7.342 f  graph_unit/x_delta_next3_carry_i_10/O
                         net (fo=6, routed)           0.333     7.675    graph_unit/x_delta_next3_carry_i_10_n_0
    SLICE_X3Y5           LUT6 (Prop_lut6_I5_O)        0.124     7.799 r  graph_unit/i__carry_i_1__1/O
                         net (fo=1, routed)           0.401     8.200    graph_unit/i__carry_i_1__1_n_0
    SLICE_X2Y5           CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     8.596 r  graph_unit/x_delta_next2_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     8.596    graph_unit/x_delta_next2_inferred__0/i__carry_n_0
    SLICE_X2Y6           CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     8.850 f  graph_unit/x_delta_next2_inferred__0/i__carry__0/CO[0]
                         net (fo=1, routed)           0.697     9.547    graph_unit/x_delta_next2
    SLICE_X8Y7           LUT5 (Prop_lut5_I2_O)        0.367     9.914 f  graph_unit/x_delta_reg[8]_i_5/O
                         net (fo=2, routed)           0.553    10.467    graph_unit/x_delta_reg[8]_i_5_n_0
    SLICE_X9Y6           LUT4 (Prop_lut4_I3_O)        0.118    10.585 r  graph_unit/FSM_onehot_state_reg[2]_i_2/O
                         net (fo=13, routed)          0.845    11.430    rcounter_unit/r_digr1_reg[0]_0
    SLICE_X12Y3          LUT5 (Prop_lut5_I0_O)        0.321    11.751 r  rcounter_unit/r_digr1[3]_i_1/O
                         net (fo=4, routed)           0.540    12.291    rcounter_unit/r_digr1[3]_i_1_n_0
    SLICE_X12Y3          FDCE                                         r  rcounter_unit/r_digr1_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.450    14.791    rcounter_unit/CLK
    SLICE_X12Y3          FDCE                                         r  rcounter_unit/r_digr1_reg[0]/C
                         clock pessimism              0.260    15.051    
                         clock uncertainty           -0.035    15.016    
    SLICE_X12Y3          FDCE (Setup_fdce_C_CE)      -0.400    14.616    rcounter_unit/r_digr1_reg[0]
  -------------------------------------------------------------------
                         required time                         14.616    
                         arrival time                         -12.291    
  -------------------------------------------------------------------
                         slack                                  2.325    

Slack (MET) :             2.325ns  (required time - arrival time)
  Source:                 graph_unit/y_ball_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rcounter_unit/r_digr1_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.137ns  (logic 2.422ns (33.936%)  route 4.715ns (66.064%))
  Logic Levels:           8  (CARRY4=2 LUT2=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns = ( 14.791 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.633     5.154    graph_unit/CLK
    SLICE_X7Y9           FDCE                                         r  graph_unit/y_ball_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y9           FDCE (Prop_fdce_C_Q)         0.419     5.573 r  graph_unit/y_ball_reg_reg[0]/Q
                         net (fo=27, routed)          1.066     6.640    graph_unit/y_ball_reg_reg[9]_1[0]
    SLICE_X4Y5           LUT2 (Prop_lut2_I0_O)        0.299     6.939 r  graph_unit/x_delta_next3_carry_i_13/O
                         net (fo=1, routed)           0.279     7.218    graph_unit/x_delta_next3_carry_i_13_n_0
    SLICE_X4Y5           LUT6 (Prop_lut6_I3_O)        0.124     7.342 f  graph_unit/x_delta_next3_carry_i_10/O
                         net (fo=6, routed)           0.333     7.675    graph_unit/x_delta_next3_carry_i_10_n_0
    SLICE_X3Y5           LUT6 (Prop_lut6_I5_O)        0.124     7.799 r  graph_unit/i__carry_i_1__1/O
                         net (fo=1, routed)           0.401     8.200    graph_unit/i__carry_i_1__1_n_0
    SLICE_X2Y5           CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     8.596 r  graph_unit/x_delta_next2_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     8.596    graph_unit/x_delta_next2_inferred__0/i__carry_n_0
    SLICE_X2Y6           CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     8.850 f  graph_unit/x_delta_next2_inferred__0/i__carry__0/CO[0]
                         net (fo=1, routed)           0.697     9.547    graph_unit/x_delta_next2
    SLICE_X8Y7           LUT5 (Prop_lut5_I2_O)        0.367     9.914 f  graph_unit/x_delta_reg[8]_i_5/O
                         net (fo=2, routed)           0.553    10.467    graph_unit/x_delta_reg[8]_i_5_n_0
    SLICE_X9Y6           LUT4 (Prop_lut4_I3_O)        0.118    10.585 r  graph_unit/FSM_onehot_state_reg[2]_i_2/O
                         net (fo=13, routed)          0.845    11.430    rcounter_unit/r_digr1_reg[0]_0
    SLICE_X12Y3          LUT5 (Prop_lut5_I0_O)        0.321    11.751 r  rcounter_unit/r_digr1[3]_i_1/O
                         net (fo=4, routed)           0.540    12.291    rcounter_unit/r_digr1[3]_i_1_n_0
    SLICE_X12Y3          FDCE                                         r  rcounter_unit/r_digr1_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.450    14.791    rcounter_unit/CLK
    SLICE_X12Y3          FDCE                                         r  rcounter_unit/r_digr1_reg[1]/C
                         clock pessimism              0.260    15.051    
                         clock uncertainty           -0.035    15.016    
    SLICE_X12Y3          FDCE (Setup_fdce_C_CE)      -0.400    14.616    rcounter_unit/r_digr1_reg[1]
  -------------------------------------------------------------------
                         required time                         14.616    
                         arrival time                         -12.291    
  -------------------------------------------------------------------
                         slack                                  2.325    

Slack (MET) :             2.325ns  (required time - arrival time)
  Source:                 graph_unit/y_ball_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rcounter_unit/r_digr1_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.137ns  (logic 2.422ns (33.936%)  route 4.715ns (66.064%))
  Logic Levels:           8  (CARRY4=2 LUT2=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns = ( 14.791 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.633     5.154    graph_unit/CLK
    SLICE_X7Y9           FDCE                                         r  graph_unit/y_ball_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y9           FDCE (Prop_fdce_C_Q)         0.419     5.573 r  graph_unit/y_ball_reg_reg[0]/Q
                         net (fo=27, routed)          1.066     6.640    graph_unit/y_ball_reg_reg[9]_1[0]
    SLICE_X4Y5           LUT2 (Prop_lut2_I0_O)        0.299     6.939 r  graph_unit/x_delta_next3_carry_i_13/O
                         net (fo=1, routed)           0.279     7.218    graph_unit/x_delta_next3_carry_i_13_n_0
    SLICE_X4Y5           LUT6 (Prop_lut6_I3_O)        0.124     7.342 f  graph_unit/x_delta_next3_carry_i_10/O
                         net (fo=6, routed)           0.333     7.675    graph_unit/x_delta_next3_carry_i_10_n_0
    SLICE_X3Y5           LUT6 (Prop_lut6_I5_O)        0.124     7.799 r  graph_unit/i__carry_i_1__1/O
                         net (fo=1, routed)           0.401     8.200    graph_unit/i__carry_i_1__1_n_0
    SLICE_X2Y5           CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     8.596 r  graph_unit/x_delta_next2_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     8.596    graph_unit/x_delta_next2_inferred__0/i__carry_n_0
    SLICE_X2Y6           CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     8.850 f  graph_unit/x_delta_next2_inferred__0/i__carry__0/CO[0]
                         net (fo=1, routed)           0.697     9.547    graph_unit/x_delta_next2
    SLICE_X8Y7           LUT5 (Prop_lut5_I2_O)        0.367     9.914 f  graph_unit/x_delta_reg[8]_i_5/O
                         net (fo=2, routed)           0.553    10.467    graph_unit/x_delta_reg[8]_i_5_n_0
    SLICE_X9Y6           LUT4 (Prop_lut4_I3_O)        0.118    10.585 r  graph_unit/FSM_onehot_state_reg[2]_i_2/O
                         net (fo=13, routed)          0.845    11.430    rcounter_unit/r_digr1_reg[0]_0
    SLICE_X12Y3          LUT5 (Prop_lut5_I0_O)        0.321    11.751 r  rcounter_unit/r_digr1[3]_i_1/O
                         net (fo=4, routed)           0.540    12.291    rcounter_unit/r_digr1[3]_i_1_n_0
    SLICE_X12Y3          FDCE                                         r  rcounter_unit/r_digr1_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.450    14.791    rcounter_unit/CLK
    SLICE_X12Y3          FDCE                                         r  rcounter_unit/r_digr1_reg[2]/C
                         clock pessimism              0.260    15.051    
                         clock uncertainty           -0.035    15.016    
    SLICE_X12Y3          FDCE (Setup_fdce_C_CE)      -0.400    14.616    rcounter_unit/r_digr1_reg[2]
  -------------------------------------------------------------------
                         required time                         14.616    
                         arrival time                         -12.291    
  -------------------------------------------------------------------
                         slack                                  2.325    

Slack (MET) :             2.325ns  (required time - arrival time)
  Source:                 graph_unit/y_ball_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rcounter_unit/r_digr1_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.137ns  (logic 2.422ns (33.936%)  route 4.715ns (66.064%))
  Logic Levels:           8  (CARRY4=2 LUT2=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns = ( 14.791 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.633     5.154    graph_unit/CLK
    SLICE_X7Y9           FDCE                                         r  graph_unit/y_ball_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y9           FDCE (Prop_fdce_C_Q)         0.419     5.573 r  graph_unit/y_ball_reg_reg[0]/Q
                         net (fo=27, routed)          1.066     6.640    graph_unit/y_ball_reg_reg[9]_1[0]
    SLICE_X4Y5           LUT2 (Prop_lut2_I0_O)        0.299     6.939 r  graph_unit/x_delta_next3_carry_i_13/O
                         net (fo=1, routed)           0.279     7.218    graph_unit/x_delta_next3_carry_i_13_n_0
    SLICE_X4Y5           LUT6 (Prop_lut6_I3_O)        0.124     7.342 f  graph_unit/x_delta_next3_carry_i_10/O
                         net (fo=6, routed)           0.333     7.675    graph_unit/x_delta_next3_carry_i_10_n_0
    SLICE_X3Y5           LUT6 (Prop_lut6_I5_O)        0.124     7.799 r  graph_unit/i__carry_i_1__1/O
                         net (fo=1, routed)           0.401     8.200    graph_unit/i__carry_i_1__1_n_0
    SLICE_X2Y5           CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     8.596 r  graph_unit/x_delta_next2_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     8.596    graph_unit/x_delta_next2_inferred__0/i__carry_n_0
    SLICE_X2Y6           CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     8.850 f  graph_unit/x_delta_next2_inferred__0/i__carry__0/CO[0]
                         net (fo=1, routed)           0.697     9.547    graph_unit/x_delta_next2
    SLICE_X8Y7           LUT5 (Prop_lut5_I2_O)        0.367     9.914 f  graph_unit/x_delta_reg[8]_i_5/O
                         net (fo=2, routed)           0.553    10.467    graph_unit/x_delta_reg[8]_i_5_n_0
    SLICE_X9Y6           LUT4 (Prop_lut4_I3_O)        0.118    10.585 r  graph_unit/FSM_onehot_state_reg[2]_i_2/O
                         net (fo=13, routed)          0.845    11.430    rcounter_unit/r_digr1_reg[0]_0
    SLICE_X12Y3          LUT5 (Prop_lut5_I0_O)        0.321    11.751 r  rcounter_unit/r_digr1[3]_i_1/O
                         net (fo=4, routed)           0.540    12.291    rcounter_unit/r_digr1[3]_i_1_n_0
    SLICE_X12Y3          FDCE                                         r  rcounter_unit/r_digr1_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.450    14.791    rcounter_unit/CLK
    SLICE_X12Y3          FDCE                                         r  rcounter_unit/r_digr1_reg[3]/C
                         clock pessimism              0.260    15.051    
                         clock uncertainty           -0.035    15.016    
    SLICE_X12Y3          FDCE (Setup_fdce_C_CE)      -0.400    14.616    rcounter_unit/r_digr1_reg[3]
  -------------------------------------------------------------------
                         required time                         14.616    
                         arrival time                         -12.291    
  -------------------------------------------------------------------
                         slack                                  2.325    

Slack (MET) :             2.534ns  (required time - arrival time)
  Source:                 graph_unit/y_ball_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rcounter_unit/r_digr0_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.123ns  (logic 2.427ns (34.073%)  route 4.696ns (65.927%))
  Logic Levels:           8  (CARRY4=2 LUT2=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns = ( 14.791 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.633     5.154    graph_unit/CLK
    SLICE_X7Y9           FDCE                                         r  graph_unit/y_ball_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y9           FDCE (Prop_fdce_C_Q)         0.419     5.573 r  graph_unit/y_ball_reg_reg[0]/Q
                         net (fo=27, routed)          1.066     6.640    graph_unit/y_ball_reg_reg[9]_1[0]
    SLICE_X4Y5           LUT2 (Prop_lut2_I0_O)        0.299     6.939 r  graph_unit/x_delta_next3_carry_i_13/O
                         net (fo=1, routed)           0.279     7.218    graph_unit/x_delta_next3_carry_i_13_n_0
    SLICE_X4Y5           LUT6 (Prop_lut6_I3_O)        0.124     7.342 f  graph_unit/x_delta_next3_carry_i_10/O
                         net (fo=6, routed)           0.333     7.675    graph_unit/x_delta_next3_carry_i_10_n_0
    SLICE_X3Y5           LUT6 (Prop_lut6_I5_O)        0.124     7.799 r  graph_unit/i__carry_i_1__1/O
                         net (fo=1, routed)           0.401     8.200    graph_unit/i__carry_i_1__1_n_0
    SLICE_X2Y5           CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     8.596 r  graph_unit/x_delta_next2_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     8.596    graph_unit/x_delta_next2_inferred__0/i__carry_n_0
    SLICE_X2Y6           CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     8.850 f  graph_unit/x_delta_next2_inferred__0/i__carry__0/CO[0]
                         net (fo=1, routed)           0.697     9.547    graph_unit/x_delta_next2
    SLICE_X8Y7           LUT5 (Prop_lut5_I2_O)        0.367     9.914 f  graph_unit/x_delta_reg[8]_i_5/O
                         net (fo=2, routed)           0.553    10.467    graph_unit/x_delta_reg[8]_i_5_n_0
    SLICE_X9Y6           LUT4 (Prop_lut4_I3_O)        0.118    10.585 r  graph_unit/FSM_onehot_state_reg[2]_i_2/O
                         net (fo=13, routed)          0.845    11.430    rcounter_unit/r_digr1_reg[0]_0
    SLICE_X12Y3          LUT5 (Prop_lut5_I4_O)        0.326    11.756 r  rcounter_unit/r_digr0[3]_i_1/O
                         net (fo=4, routed)           0.521    12.277    rcounter_unit/r_digr0[3]_i_1_n_0
    SLICE_X13Y3          FDCE                                         r  rcounter_unit/r_digr0_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.450    14.791    rcounter_unit/CLK
    SLICE_X13Y3          FDCE                                         r  rcounter_unit/r_digr0_reg[0]/C
                         clock pessimism              0.260    15.051    
                         clock uncertainty           -0.035    15.016    
    SLICE_X13Y3          FDCE (Setup_fdce_C_CE)      -0.205    14.811    rcounter_unit/r_digr0_reg[0]
  -------------------------------------------------------------------
                         required time                         14.811    
                         arrival time                         -12.277    
  -------------------------------------------------------------------
                         slack                                  2.534    

Slack (MET) :             2.534ns  (required time - arrival time)
  Source:                 graph_unit/y_ball_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rcounter_unit/r_digr0_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.123ns  (logic 2.427ns (34.073%)  route 4.696ns (65.927%))
  Logic Levels:           8  (CARRY4=2 LUT2=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns = ( 14.791 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.633     5.154    graph_unit/CLK
    SLICE_X7Y9           FDCE                                         r  graph_unit/y_ball_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y9           FDCE (Prop_fdce_C_Q)         0.419     5.573 r  graph_unit/y_ball_reg_reg[0]/Q
                         net (fo=27, routed)          1.066     6.640    graph_unit/y_ball_reg_reg[9]_1[0]
    SLICE_X4Y5           LUT2 (Prop_lut2_I0_O)        0.299     6.939 r  graph_unit/x_delta_next3_carry_i_13/O
                         net (fo=1, routed)           0.279     7.218    graph_unit/x_delta_next3_carry_i_13_n_0
    SLICE_X4Y5           LUT6 (Prop_lut6_I3_O)        0.124     7.342 f  graph_unit/x_delta_next3_carry_i_10/O
                         net (fo=6, routed)           0.333     7.675    graph_unit/x_delta_next3_carry_i_10_n_0
    SLICE_X3Y5           LUT6 (Prop_lut6_I5_O)        0.124     7.799 r  graph_unit/i__carry_i_1__1/O
                         net (fo=1, routed)           0.401     8.200    graph_unit/i__carry_i_1__1_n_0
    SLICE_X2Y5           CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     8.596 r  graph_unit/x_delta_next2_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     8.596    graph_unit/x_delta_next2_inferred__0/i__carry_n_0
    SLICE_X2Y6           CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     8.850 f  graph_unit/x_delta_next2_inferred__0/i__carry__0/CO[0]
                         net (fo=1, routed)           0.697     9.547    graph_unit/x_delta_next2
    SLICE_X8Y7           LUT5 (Prop_lut5_I2_O)        0.367     9.914 f  graph_unit/x_delta_reg[8]_i_5/O
                         net (fo=2, routed)           0.553    10.467    graph_unit/x_delta_reg[8]_i_5_n_0
    SLICE_X9Y6           LUT4 (Prop_lut4_I3_O)        0.118    10.585 r  graph_unit/FSM_onehot_state_reg[2]_i_2/O
                         net (fo=13, routed)          0.845    11.430    rcounter_unit/r_digr1_reg[0]_0
    SLICE_X12Y3          LUT5 (Prop_lut5_I4_O)        0.326    11.756 r  rcounter_unit/r_digr0[3]_i_1/O
                         net (fo=4, routed)           0.521    12.277    rcounter_unit/r_digr0[3]_i_1_n_0
    SLICE_X13Y3          FDCE                                         r  rcounter_unit/r_digr0_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.450    14.791    rcounter_unit/CLK
    SLICE_X13Y3          FDCE                                         r  rcounter_unit/r_digr0_reg[1]/C
                         clock pessimism              0.260    15.051    
                         clock uncertainty           -0.035    15.016    
    SLICE_X13Y3          FDCE (Setup_fdce_C_CE)      -0.205    14.811    rcounter_unit/r_digr0_reg[1]
  -------------------------------------------------------------------
                         required time                         14.811    
                         arrival time                         -12.277    
  -------------------------------------------------------------------
                         slack                                  2.534    

Slack (MET) :             2.534ns  (required time - arrival time)
  Source:                 graph_unit/y_ball_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rcounter_unit/r_digr0_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.123ns  (logic 2.427ns (34.073%)  route 4.696ns (65.927%))
  Logic Levels:           8  (CARRY4=2 LUT2=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns = ( 14.791 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.633     5.154    graph_unit/CLK
    SLICE_X7Y9           FDCE                                         r  graph_unit/y_ball_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y9           FDCE (Prop_fdce_C_Q)         0.419     5.573 r  graph_unit/y_ball_reg_reg[0]/Q
                         net (fo=27, routed)          1.066     6.640    graph_unit/y_ball_reg_reg[9]_1[0]
    SLICE_X4Y5           LUT2 (Prop_lut2_I0_O)        0.299     6.939 r  graph_unit/x_delta_next3_carry_i_13/O
                         net (fo=1, routed)           0.279     7.218    graph_unit/x_delta_next3_carry_i_13_n_0
    SLICE_X4Y5           LUT6 (Prop_lut6_I3_O)        0.124     7.342 f  graph_unit/x_delta_next3_carry_i_10/O
                         net (fo=6, routed)           0.333     7.675    graph_unit/x_delta_next3_carry_i_10_n_0
    SLICE_X3Y5           LUT6 (Prop_lut6_I5_O)        0.124     7.799 r  graph_unit/i__carry_i_1__1/O
                         net (fo=1, routed)           0.401     8.200    graph_unit/i__carry_i_1__1_n_0
    SLICE_X2Y5           CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     8.596 r  graph_unit/x_delta_next2_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     8.596    graph_unit/x_delta_next2_inferred__0/i__carry_n_0
    SLICE_X2Y6           CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     8.850 f  graph_unit/x_delta_next2_inferred__0/i__carry__0/CO[0]
                         net (fo=1, routed)           0.697     9.547    graph_unit/x_delta_next2
    SLICE_X8Y7           LUT5 (Prop_lut5_I2_O)        0.367     9.914 f  graph_unit/x_delta_reg[8]_i_5/O
                         net (fo=2, routed)           0.553    10.467    graph_unit/x_delta_reg[8]_i_5_n_0
    SLICE_X9Y6           LUT4 (Prop_lut4_I3_O)        0.118    10.585 r  graph_unit/FSM_onehot_state_reg[2]_i_2/O
                         net (fo=13, routed)          0.845    11.430    rcounter_unit/r_digr1_reg[0]_0
    SLICE_X12Y3          LUT5 (Prop_lut5_I4_O)        0.326    11.756 r  rcounter_unit/r_digr0[3]_i_1/O
                         net (fo=4, routed)           0.521    12.277    rcounter_unit/r_digr0[3]_i_1_n_0
    SLICE_X13Y3          FDCE                                         r  rcounter_unit/r_digr0_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.450    14.791    rcounter_unit/CLK
    SLICE_X13Y3          FDCE                                         r  rcounter_unit/r_digr0_reg[2]/C
                         clock pessimism              0.260    15.051    
                         clock uncertainty           -0.035    15.016    
    SLICE_X13Y3          FDCE (Setup_fdce_C_CE)      -0.205    14.811    rcounter_unit/r_digr0_reg[2]
  -------------------------------------------------------------------
                         required time                         14.811    
                         arrival time                         -12.277    
  -------------------------------------------------------------------
                         slack                                  2.534    

Slack (MET) :             2.534ns  (required time - arrival time)
  Source:                 graph_unit/y_ball_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rcounter_unit/r_digr0_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.123ns  (logic 2.427ns (34.073%)  route 4.696ns (65.927%))
  Logic Levels:           8  (CARRY4=2 LUT2=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns = ( 14.791 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.633     5.154    graph_unit/CLK
    SLICE_X7Y9           FDCE                                         r  graph_unit/y_ball_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y9           FDCE (Prop_fdce_C_Q)         0.419     5.573 r  graph_unit/y_ball_reg_reg[0]/Q
                         net (fo=27, routed)          1.066     6.640    graph_unit/y_ball_reg_reg[9]_1[0]
    SLICE_X4Y5           LUT2 (Prop_lut2_I0_O)        0.299     6.939 r  graph_unit/x_delta_next3_carry_i_13/O
                         net (fo=1, routed)           0.279     7.218    graph_unit/x_delta_next3_carry_i_13_n_0
    SLICE_X4Y5           LUT6 (Prop_lut6_I3_O)        0.124     7.342 f  graph_unit/x_delta_next3_carry_i_10/O
                         net (fo=6, routed)           0.333     7.675    graph_unit/x_delta_next3_carry_i_10_n_0
    SLICE_X3Y5           LUT6 (Prop_lut6_I5_O)        0.124     7.799 r  graph_unit/i__carry_i_1__1/O
                         net (fo=1, routed)           0.401     8.200    graph_unit/i__carry_i_1__1_n_0
    SLICE_X2Y5           CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     8.596 r  graph_unit/x_delta_next2_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     8.596    graph_unit/x_delta_next2_inferred__0/i__carry_n_0
    SLICE_X2Y6           CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     8.850 f  graph_unit/x_delta_next2_inferred__0/i__carry__0/CO[0]
                         net (fo=1, routed)           0.697     9.547    graph_unit/x_delta_next2
    SLICE_X8Y7           LUT5 (Prop_lut5_I2_O)        0.367     9.914 f  graph_unit/x_delta_reg[8]_i_5/O
                         net (fo=2, routed)           0.553    10.467    graph_unit/x_delta_reg[8]_i_5_n_0
    SLICE_X9Y6           LUT4 (Prop_lut4_I3_O)        0.118    10.585 r  graph_unit/FSM_onehot_state_reg[2]_i_2/O
                         net (fo=13, routed)          0.845    11.430    rcounter_unit/r_digr1_reg[0]_0
    SLICE_X12Y3          LUT5 (Prop_lut5_I4_O)        0.326    11.756 r  rcounter_unit/r_digr0[3]_i_1/O
                         net (fo=4, routed)           0.521    12.277    rcounter_unit/r_digr0[3]_i_1_n_0
    SLICE_X13Y3          FDCE                                         r  rcounter_unit/r_digr0_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.450    14.791    rcounter_unit/CLK
    SLICE_X13Y3          FDCE                                         r  rcounter_unit/r_digr0_reg[3]/C
                         clock pessimism              0.260    15.051    
                         clock uncertainty           -0.035    15.016    
    SLICE_X13Y3          FDCE (Setup_fdce_C_CE)      -0.205    14.811    rcounter_unit/r_digr0_reg[3]
  -------------------------------------------------------------------
                         required time                         14.811    
                         arrival time                         -12.277    
  -------------------------------------------------------------------
                         slack                                  2.534    

Slack (MET) :             2.754ns  (required time - arrival time)
  Source:                 graph_unit/y_ball_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.102ns  (logic 2.243ns (31.582%)  route 4.859ns (68.418%))
  Logic Levels:           8  (CARRY4=2 LUT2=1 LUT6=5)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.633     5.154    graph_unit/CLK
    SLICE_X7Y9           FDCE                                         r  graph_unit/y_ball_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y9           FDCE (Prop_fdce_C_Q)         0.419     5.573 r  graph_unit/y_ball_reg_reg[0]/Q
                         net (fo=27, routed)          1.066     6.640    graph_unit/y_ball_reg_reg[9]_1[0]
    SLICE_X4Y5           LUT2 (Prop_lut2_I0_O)        0.299     6.939 r  graph_unit/x_delta_next3_carry_i_13/O
                         net (fo=1, routed)           0.279     7.218    graph_unit/x_delta_next3_carry_i_13_n_0
    SLICE_X4Y5           LUT6 (Prop_lut6_I3_O)        0.124     7.342 f  graph_unit/x_delta_next3_carry_i_10/O
                         net (fo=6, routed)           0.722     8.064    graph_unit/x_delta_next3_carry_i_10_n_0
    SLICE_X7Y8           LUT6 (Prop_lut6_I5_O)        0.124     8.188 r  graph_unit/sq_ball_on0_carry_i_1/O
                         net (fo=1, routed)           0.336     8.524    graph_unit/sq_ball_on0_carry_i_1_n_0
    SLICE_X5Y8           CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     8.909 r  graph_unit/sq_ball_on0_carry/CO[3]
                         net (fo=1, routed)           0.000     8.909    graph_unit/sq_ball_on0_carry_n_0
    SLICE_X5Y9           CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     9.180 r  graph_unit/sq_ball_on0_carry__0/CO[0]
                         net (fo=1, routed)           0.766     9.946    graph_unit/sq_ball_on0
    SLICE_X9Y10          LUT6 (Prop_lut6_I4_O)        0.373    10.319 f  graph_unit/rgb_reg[7]_i_2/O
                         net (fo=3, routed)           0.318    10.637    vga_unit/rgb_reg_reg[7]
    SLICE_X8Y11          LUT6 (Prop_lut6_I5_O)        0.124    10.761 f  vga_unit/rgb_reg[11]_i_4/O
                         net (fo=2, routed)           0.646    11.407    vga_unit/h_count_reg_reg[6]_0
    SLICE_X7Y12          LUT6 (Prop_lut6_I5_O)        0.124    11.531 r  vga_unit/rgb_reg[11]_i_1/O
                         net (fo=4, routed)           0.725    12.256    vga_unit_n_14
    SLICE_X1Y16          FDCE                                         r  rgb_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.512    14.853    clk_IBUF_BUFG
    SLICE_X1Y16          FDCE                                         r  rgb_reg_reg[11]/C
                         clock pessimism              0.260    15.113    
                         clock uncertainty           -0.035    15.078    
    SLICE_X1Y16          FDCE (Setup_fdce_C_D)       -0.067    15.011    rgb_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         15.011    
                         arrival time                         -12.256    
  -------------------------------------------------------------------
                         slack                                  2.754    

Slack (MET) :             2.760ns  (required time - arrival time)
  Source:                 graph_unit/y_ball_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[11]_lopt_replica_2/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.102ns  (logic 2.243ns (31.582%)  route 4.859ns (68.418%))
  Logic Levels:           8  (CARRY4=2 LUT2=1 LUT6=5)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.633     5.154    graph_unit/CLK
    SLICE_X7Y9           FDCE                                         r  graph_unit/y_ball_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y9           FDCE (Prop_fdce_C_Q)         0.419     5.573 r  graph_unit/y_ball_reg_reg[0]/Q
                         net (fo=27, routed)          1.066     6.640    graph_unit/y_ball_reg_reg[9]_1[0]
    SLICE_X4Y5           LUT2 (Prop_lut2_I0_O)        0.299     6.939 r  graph_unit/x_delta_next3_carry_i_13/O
                         net (fo=1, routed)           0.279     7.218    graph_unit/x_delta_next3_carry_i_13_n_0
    SLICE_X4Y5           LUT6 (Prop_lut6_I3_O)        0.124     7.342 f  graph_unit/x_delta_next3_carry_i_10/O
                         net (fo=6, routed)           0.722     8.064    graph_unit/x_delta_next3_carry_i_10_n_0
    SLICE_X7Y8           LUT6 (Prop_lut6_I5_O)        0.124     8.188 r  graph_unit/sq_ball_on0_carry_i_1/O
                         net (fo=1, routed)           0.336     8.524    graph_unit/sq_ball_on0_carry_i_1_n_0
    SLICE_X5Y8           CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     8.909 r  graph_unit/sq_ball_on0_carry/CO[3]
                         net (fo=1, routed)           0.000     8.909    graph_unit/sq_ball_on0_carry_n_0
    SLICE_X5Y9           CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     9.180 r  graph_unit/sq_ball_on0_carry__0/CO[0]
                         net (fo=1, routed)           0.766     9.946    graph_unit/sq_ball_on0
    SLICE_X9Y10          LUT6 (Prop_lut6_I4_O)        0.373    10.319 f  graph_unit/rgb_reg[7]_i_2/O
                         net (fo=3, routed)           0.318    10.637    vga_unit/rgb_reg_reg[7]
    SLICE_X8Y11          LUT6 (Prop_lut6_I5_O)        0.124    10.761 f  vga_unit/rgb_reg[11]_i_4/O
                         net (fo=2, routed)           0.646    11.407    vga_unit/h_count_reg_reg[6]_0
    SLICE_X7Y12          LUT6 (Prop_lut6_I5_O)        0.124    11.531 r  vga_unit/rgb_reg[11]_i_1/O
                         net (fo=4, routed)           0.725    12.256    vga_unit_n_14
    SLICE_X1Y16          FDCE                                         r  rgb_reg_reg[11]_lopt_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.512    14.853    clk_IBUF_BUFG
    SLICE_X1Y16          FDCE                                         r  rgb_reg_reg[11]_lopt_replica_2/C
                         clock pessimism              0.260    15.113    
                         clock uncertainty           -0.035    15.078    
    SLICE_X1Y16          FDCE (Setup_fdce_C_D)       -0.061    15.017    rgb_reg_reg[11]_lopt_replica_2
  -------------------------------------------------------------------
                         required time                         15.017    
                         arrival time                         -12.256    
  -------------------------------------------------------------------
                         slack                                  2.760    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 lcounter_unit/r_digl1_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            num3_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.141ns (51.075%)  route 0.135ns (48.925%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.566     1.449    lcounter_unit/CLK
    SLICE_X9Y3           FDCE                                         r  lcounter_unit/r_digl1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y3           FDCE (Prop_fdce_C_Q)         0.141     1.590 r  lcounter_unit/r_digl1_reg[0]/Q
                         net (fo=7, routed)           0.135     1.725    digl1[0]
    SLICE_X11Y2          FDRE                                         r  num3_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.837     1.964    clk_IBUF_BUFG
    SLICE_X11Y2          FDRE                                         r  num3_reg[0]/C
                         clock pessimism             -0.478     1.486    
    SLICE_X11Y2          FDRE (Hold_fdre_C_D)         0.075     1.561    num3_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.561    
                         arrival time                           1.725    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 rcounter_unit/r_digr0_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            num0_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.141ns (53.167%)  route 0.124ns (46.833%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.566     1.449    rcounter_unit/CLK
    SLICE_X13Y3          FDCE                                         r  rcounter_unit/r_digr0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y3          FDCE (Prop_fdce_C_Q)         0.141     1.590 r  rcounter_unit/r_digr0_reg[1]/Q
                         net (fo=6, routed)           0.124     1.714    digr0[1]
    SLICE_X13Y4          FDRE                                         r  num0_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.836     1.963    clk_IBUF_BUFG
    SLICE_X13Y4          FDRE                                         r  num0_reg[1]/C
                         clock pessimism             -0.498     1.465    
    SLICE_X13Y4          FDRE (Hold_fdre_C_D)         0.070     1.535    num0_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.535    
                         arrival time                           1.714    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 lcounter_unit/r_digl1_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            num3_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.141ns (46.523%)  route 0.162ns (53.477%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.566     1.449    lcounter_unit/CLK
    SLICE_X9Y3           FDCE                                         r  lcounter_unit/r_digl1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y3           FDCE (Prop_fdce_C_Q)         0.141     1.590 r  lcounter_unit/r_digl1_reg[1]/Q
                         net (fo=6, routed)           0.162     1.752    digl1[1]
    SLICE_X10Y3          FDRE                                         r  num3_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.836     1.963    clk_IBUF_BUFG
    SLICE_X10Y3          FDRE                                         r  num3_reg[1]/C
                         clock pessimism             -0.478     1.485    
    SLICE_X10Y3          FDRE (Hold_fdre_C_D)         0.063     1.548    num3_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.548    
                         arrival time                           1.752    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 rcounter_unit/r_digr1_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            num1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.164ns (53.176%)  route 0.144ns (46.824%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.566     1.449    rcounter_unit/CLK
    SLICE_X12Y3          FDCE                                         r  rcounter_unit/r_digr1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y3          FDCE (Prop_fdce_C_Q)         0.164     1.613 r  rcounter_unit/r_digr1_reg[2]/Q
                         net (fo=6, routed)           0.144     1.758    digr1[2]
    SLICE_X13Y2          FDRE                                         r  num1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.837     1.964    clk_IBUF_BUFG
    SLICE_X13Y2          FDRE                                         r  num1_reg[2]/C
                         clock pessimism             -0.498     1.466    
    SLICE_X13Y2          FDRE (Hold_fdre_C_D)         0.066     1.532    num1_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.532    
                         arrival time                           1.758    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 rcounter_unit/r_digr0_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            num0_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.141ns (44.264%)  route 0.178ns (55.736%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.566     1.449    rcounter_unit/CLK
    SLICE_X13Y3          FDCE                                         r  rcounter_unit/r_digr0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y3          FDCE (Prop_fdce_C_Q)         0.141     1.590 r  rcounter_unit/r_digr0_reg[2]/Q
                         net (fo=6, routed)           0.178     1.768    digr0[2]
    SLICE_X13Y2          FDRE                                         r  num0_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.837     1.964    clk_IBUF_BUFG
    SLICE_X13Y2          FDRE                                         r  num0_reg[2]/C
                         clock pessimism             -0.498     1.466    
    SLICE_X13Y2          FDRE (Hold_fdre_C_D)         0.070     1.536    num0_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.536    
                         arrival time                           1.768    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 lcounter_unit/r_digl1_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            num3_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.128ns (43.485%)  route 0.166ns (56.515%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.566     1.449    lcounter_unit/CLK
    SLICE_X9Y3           FDCE                                         r  lcounter_unit/r_digl1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y3           FDCE (Prop_fdce_C_Q)         0.128     1.577 r  lcounter_unit/r_digl1_reg[2]/Q
                         net (fo=6, routed)           0.166     1.743    digl1[2]
    SLICE_X10Y3          FDRE                                         r  num3_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.836     1.963    clk_IBUF_BUFG
    SLICE_X10Y3          FDRE                                         r  num3_reg[2]/C
                         clock pessimism             -0.478     1.485    
    SLICE_X10Y3          FDRE (Hold_fdre_C_D)         0.009     1.494    num3_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.494    
                         arrival time                           1.743    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 rcounter_unit/r_digr1_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            num1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.164ns (48.556%)  route 0.174ns (51.444%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.566     1.449    rcounter_unit/CLK
    SLICE_X12Y3          FDCE                                         r  rcounter_unit/r_digr1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y3          FDCE (Prop_fdce_C_Q)         0.164     1.613 r  rcounter_unit/r_digr1_reg[1]/Q
                         net (fo=6, routed)           0.174     1.787    digr1[1]
    SLICE_X13Y4          FDRE                                         r  num1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.836     1.963    clk_IBUF_BUFG
    SLICE_X13Y4          FDRE                                         r  num1_reg[1]/C
                         clock pessimism             -0.498     1.465    
    SLICE_X13Y4          FDRE (Hold_fdre_C_D)         0.066     1.531    num1_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.531    
                         arrival time                           1.787    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 rcounter_unit/r_digr1_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            num1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.164ns (44.814%)  route 0.202ns (55.185%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.566     1.449    rcounter_unit/CLK
    SLICE_X12Y3          FDCE                                         r  rcounter_unit/r_digr1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y3          FDCE (Prop_fdce_C_Q)         0.164     1.613 r  rcounter_unit/r_digr1_reg[0]/Q
                         net (fo=7, routed)           0.202     1.815    digr1[0]
    SLICE_X11Y2          FDRE                                         r  num1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.837     1.964    clk_IBUF_BUFG
    SLICE_X11Y2          FDRE                                         r  num1_reg[0]/C
                         clock pessimism             -0.478     1.486    
    SLICE_X11Y2          FDRE (Hold_fdre_C_D)         0.070     1.556    num1_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.556    
                         arrival time                           1.815    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 genblk1[0].fDiv/clkDiv_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            genblk1[0].fDiv/clkDiv_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.567     1.450    genblk1[0].fDiv/CLK
    SLICE_X9Y2           FDRE                                         r  genblk1[0].fDiv/clkDiv_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y2           FDRE (Prop_fdre_C_Q)         0.141     1.591 f  genblk1[0].fDiv/clkDiv_reg/Q
                         net (fo=2, routed)           0.168     1.759    genblk1[0].fDiv/clkDiv_reg_0
    SLICE_X9Y2           LUT1 (Prop_lut1_I0_O)        0.045     1.804 r  genblk1[0].fDiv/clkDiv_i_1/O
                         net (fo=1, routed)           0.000     1.804    genblk1[0].fDiv/clkDiv_i_1_n_0
    SLICE_X9Y2           FDRE                                         r  genblk1[0].fDiv/clkDiv_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.837     1.964    genblk1[0].fDiv/CLK
    SLICE_X9Y2           FDRE                                         r  genblk1[0].fDiv/clkDiv_reg/C
                         clock pessimism             -0.514     1.450    
    SLICE_X9Y2           FDRE (Hold_fdre_C_D)         0.091     1.541    genblk1[0].fDiv/clkDiv_reg
  -------------------------------------------------------------------
                         required time                         -1.541    
                         arrival time                           1.804    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 graph_unit/x_ball_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            graph_unit/x_ball_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.592     1.475    graph_unit/CLK
    SLICE_X7Y9           FDCE                                         r  graph_unit/x_ball_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y9           FDCE (Prop_fdce_C_Q)         0.141     1.616 r  graph_unit/x_ball_reg_reg[0]/Q
                         net (fo=14, routed)          0.168     1.784    graph_unit/x_ball_reg_reg[9]_0[0]
    SLICE_X7Y9           LUT3 (Prop_lut3_I0_O)        0.045     1.829 r  graph_unit/x_ball_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     1.829    graph_unit/x_ball_reg[0]_i_1_n_0
    SLICE_X7Y9           FDCE                                         r  graph_unit/x_ball_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.863     1.990    graph_unit/CLK
    SLICE_X7Y9           FDCE                                         r  graph_unit/x_ball_reg_reg[0]/C
                         clock pessimism             -0.515     1.475    
    SLICE_X7Y9           FDCE (Hold_fdce_C_D)         0.091     1.566    graph_unit/x_ball_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.566    
                         arrival time                           1.829    
  -------------------------------------------------------------------
                         slack                                  0.263    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y0    text_unit/ascii_unit/addr_reg_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDPE/C              n/a            1.000         10.000      9.000      SLICE_X8Y4     FSM_onehot_state_reg_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X8Y4     FSM_onehot_state_reg_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X8Y4     FSM_onehot_state_reg_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X11Y2    num0_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X13Y4    num0_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X13Y2    num0_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X11Y2    num0_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X11Y2    num1_reg[0]/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         5.000       4.500      SLICE_X8Y4     FSM_onehot_state_reg_reg[0]/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         5.000       4.500      SLICE_X8Y4     FSM_onehot_state_reg_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X8Y4     FSM_onehot_state_reg_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X8Y4     FSM_onehot_state_reg_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X8Y4     FSM_onehot_state_reg_reg[2]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X8Y4     FSM_onehot_state_reg_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X11Y2    num0_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X11Y2    num0_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X13Y4    num0_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X13Y4    num0_reg[1]/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         5.000       4.500      SLICE_X8Y4     FSM_onehot_state_reg_reg[0]/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         5.000       4.500      SLICE_X8Y4     FSM_onehot_state_reg_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X8Y4     FSM_onehot_state_reg_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X8Y4     FSM_onehot_state_reg_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X8Y4     FSM_onehot_state_reg_reg[2]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X8Y4     FSM_onehot_state_reg_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X11Y2    num0_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X11Y2    num0_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X13Y4    num0_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X13Y4    num0_reg[1]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           150 Endpoints
Min Delay           150 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 q7seg/ps_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.463ns  (logic 4.500ns (43.012%)  route 5.963ns (56.988%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y4          FDRE                         0.000     0.000 r  q7seg/ps_reg[0]/C
    SLICE_X12Y4          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  q7seg/ps_reg[0]/Q
                         net (fo=10, routed)          1.212     1.730    q7seg/ps[0]
    SLICE_X11Y2          LUT6 (Prop_lut6_I4_O)        0.124     1.854 r  q7seg/seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           1.322     3.176    q7seg/sel0[3]
    SLICE_X13Y6          LUT4 (Prop_lut4_I0_O)        0.152     3.328 r  q7seg/seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           3.429     6.757    seg_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.706    10.463 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000    10.463    seg[5]
    V5                                                                r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 q7seg/ps_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.433ns  (logic 4.277ns (40.991%)  route 6.156ns (59.009%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y4          FDRE                         0.000     0.000 r  q7seg/ps_reg[0]/C
    SLICE_X12Y4          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  q7seg/ps_reg[0]/Q
                         net (fo=10, routed)          1.212     1.730    q7seg/ps[0]
    SLICE_X11Y2          LUT6 (Prop_lut6_I4_O)        0.124     1.854 r  q7seg/seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           1.322     3.176    q7seg/sel0[3]
    SLICE_X13Y6          LUT4 (Prop_lut4_I0_O)        0.124     3.300 r  q7seg/seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.623     6.922    seg_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.511    10.433 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.433    seg[0]
    W7                                                                r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 q7seg/ps_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.352ns  (logic 4.538ns (43.832%)  route 5.815ns (56.168%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y4          FDRE                         0.000     0.000 r  q7seg/ps_reg[0]/C
    SLICE_X12Y4          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  q7seg/ps_reg[0]/Q
                         net (fo=10, routed)          1.212     1.730    q7seg/ps[0]
    SLICE_X11Y2          LUT6 (Prop_lut6_I4_O)        0.124     1.854 r  q7seg/seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           1.321     3.175    q7seg/sel0[3]
    SLICE_X13Y6          LUT4 (Prop_lut4_I0_O)        0.152     3.327 r  q7seg/seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.282     6.609    seg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.744    10.352 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    10.352    seg[3]
    V8                                                                r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 q7seg/ps_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.284ns  (logic 4.295ns (41.764%)  route 5.989ns (58.236%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y4          FDRE                         0.000     0.000 r  q7seg/ps_reg[0]/C
    SLICE_X12Y4          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  q7seg/ps_reg[0]/Q
                         net (fo=10, routed)          1.212     1.730    q7seg/ps[0]
    SLICE_X11Y2          LUT6 (Prop_lut6_I4_O)        0.124     1.854 r  q7seg/seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           1.321     3.175    q7seg/sel0[3]
    SLICE_X13Y6          LUT4 (Prop_lut4_I0_O)        0.124     3.299 r  q7seg/seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.457     6.755    seg_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         3.529    10.284 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    10.284    seg[1]
    W6                                                                r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart/transmitter/bit_out_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            RsTx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.167ns  (logic 3.974ns (39.086%)  route 6.193ns (60.914%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y2           FDRE                         0.000     0.000 r  uart/transmitter/bit_out_reg/C
    SLICE_X1Y2           FDRE (Prop_fdre_C_Q)         0.456     0.456 r  uart/transmitter/bit_out_reg/Q
                         net (fo=1, routed)           6.193     6.649    RsTx_OBUF
    A18                  OBUF (Prop_obuf_I_O)         3.518    10.167 r  RsTx_OBUF_inst/O
                         net (fo=0)                   0.000    10.167    RsTx
    A18                                                               r  RsTx (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 q7seg/ps_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.912ns  (logic 4.432ns (44.716%)  route 5.480ns (55.284%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y4          FDRE                         0.000     0.000 r  q7seg/ps_reg[1]/C
    SLICE_X12Y4          FDRE (Prop_fdre_C_Q)         0.478     0.478 r  q7seg/ps_reg[1]/Q
                         net (fo=9, routed)           1.052     1.530    q7seg/ps[1]
    SLICE_X11Y2          LUT6 (Prop_lut6_I3_O)        0.295     1.825 f  q7seg/seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.974     2.798    q7seg/sel0[0]
    SLICE_X13Y6          LUT4 (Prop_lut4_I1_O)        0.124     2.922 r  q7seg/seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.454     6.377    seg_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         3.535     9.912 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000     9.912    seg[2]
    U8                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 q7seg/ps_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.901ns  (logic 4.660ns (47.072%)  route 5.240ns (52.928%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y4          FDRE                         0.000     0.000 r  q7seg/ps_reg[1]/C
    SLICE_X12Y4          FDRE (Prop_fdre_C_Q)         0.478     0.478 r  q7seg/ps_reg[1]/Q
                         net (fo=9, routed)           1.052     1.530    q7seg/ps[1]
    SLICE_X11Y2          LUT6 (Prop_lut6_I3_O)        0.295     1.825 r  q7seg/seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.974     2.798    q7seg/sel0[0]
    SLICE_X13Y6          LUT4 (Prop_lut4_I1_O)        0.153     2.951 r  q7seg/seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           3.215     6.166    seg_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.734     9.901 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000     9.901    seg[6]
    U7                                                                r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 q7seg/ps_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.755ns  (logic 4.286ns (43.934%)  route 5.469ns (56.066%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y4          FDRE                         0.000     0.000 r  q7seg/ps_reg[0]/C
    SLICE_X12Y4          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  q7seg/ps_reg[0]/Q
                         net (fo=10, routed)          1.212     1.730    q7seg/ps[0]
    SLICE_X11Y2          LUT6 (Prop_lut6_I4_O)        0.124     1.854 f  q7seg/seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           1.123     2.977    q7seg/sel0[3]
    SLICE_X13Y6          LUT4 (Prop_lut4_I0_O)        0.124     3.101 r  q7seg/seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           3.135     6.235    seg_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.520     9.755 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000     9.755    seg[4]
    U5                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 q7seg/ps_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            an[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.248ns  (logic 4.526ns (48.942%)  route 4.722ns (51.058%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y4          FDRE                         0.000     0.000 r  q7seg/ps_reg[1]/C
    SLICE_X12Y4          FDRE (Prop_fdre_C_Q)         0.478     0.478 f  q7seg/ps_reg[1]/Q
                         net (fo=9, routed)           1.537     2.015    q7seg/ps[1]
    SLICE_X32Y12         LUT2 (Prop_lut2_I1_O)        0.323     2.338 r  q7seg/an_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.185     5.523    an_OBUF[2]
    V4                   OBUF (Prop_obuf_I_O)         3.725     9.248 r  an_OBUF[2]_inst/O
                         net (fo=0)                   0.000     9.248    an[2]
    V4                                                                r  an[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 q7seg/ps_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            an[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.163ns  (logic 4.512ns (49.240%)  route 4.651ns (50.760%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y4          FDRE                         0.000     0.000 r  q7seg/ps_reg[1]/C
    SLICE_X12Y4          FDRE (Prop_fdre_C_Q)         0.478     0.478 r  q7seg/ps_reg[1]/Q
                         net (fo=9, routed)           1.530     2.008    q7seg/ps[1]
    SLICE_X32Y12         LUT2 (Prop_lut2_I0_O)        0.323     2.331 r  q7seg/an_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.122     5.452    an_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         3.711     9.163 r  an_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.163    an[0]
    U2                                                                r  an[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uart/data_in_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart/transmitter/temp_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.263ns  (logic 0.164ns (62.300%)  route 0.099ns (37.700%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y2           FDRE                         0.000     0.000 r  uart/data_in_reg[2]/C
    SLICE_X2Y2           FDRE (Prop_fdre_C_Q)         0.164     0.164 r  uart/data_in_reg[2]/Q
                         net (fo=1, routed)           0.099     0.263    uart/transmitter/Q[2]
    SLICE_X1Y1           FDRE                                         r  uart/transmitter/temp_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart/data_in_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart/transmitter/temp_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.263ns  (logic 0.164ns (62.300%)  route 0.099ns (37.700%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y2           FDRE                         0.000     0.000 r  uart/data_in_reg[4]/C
    SLICE_X2Y2           FDRE (Prop_fdre_C_Q)         0.164     0.164 r  uart/data_in_reg[4]/Q
                         net (fo=1, routed)           0.099     0.263    uart/transmitter/Q[4]
    SLICE_X1Y1           FDRE                                         r  uart/transmitter/temp_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart/receiver/data_out_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart/data_in_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.267ns  (logic 0.141ns (52.747%)  route 0.126ns (47.253%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y1           FDRE                         0.000     0.000 r  uart/receiver/data_out_reg[0]/C
    SLICE_X3Y1           FDRE (Prop_fdre_C_Q)         0.141     0.141 r  uart/receiver/data_out_reg[0]/Q
                         net (fo=2, routed)           0.126     0.267    uart/data_out[0]
    SLICE_X3Y3           FDRE                                         r  uart/data_in_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart/data_in_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart/transmitter/temp_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.269ns  (logic 0.164ns (60.944%)  route 0.105ns (39.056%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y2           FDRE                         0.000     0.000 r  uart/data_in_reg[1]/C
    SLICE_X2Y2           FDRE (Prop_fdre_C_Q)         0.164     0.164 r  uart/data_in_reg[1]/Q
                         net (fo=1, routed)           0.105     0.269    uart/transmitter/Q[1]
    SLICE_X0Y1           FDRE                                         r  uart/transmitter/temp_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart/receiver/data_out_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart/data_in_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.276ns  (logic 0.164ns (59.419%)  route 0.112ns (40.581%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y1           FDRE                         0.000     0.000 r  uart/receiver/data_out_reg[5]/C
    SLICE_X2Y1           FDRE (Prop_fdre_C_Q)         0.164     0.164 r  uart/receiver/data_out_reg[5]/Q
                         net (fo=2, routed)           0.112     0.276    uart/data_out[5]
    SLICE_X2Y2           FDRE                                         r  uart/data_in_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart/receiver/received_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart/last_rec_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.282ns  (logic 0.141ns (49.994%)  route 0.141ns (50.006%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y3           FDRE                         0.000     0.000 r  uart/receiver/received_reg/C
    SLICE_X4Y3           FDRE (Prop_fdre_C_Q)         0.141     0.141 r  uart/receiver/received_reg/Q
                         net (fo=4, routed)           0.141     0.282    uart/received
    SLICE_X2Y3           FDRE                                         r  uart/last_rec_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart/data_in_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart/transmitter/temp_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.294ns  (logic 0.141ns (47.936%)  route 0.153ns (52.064%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y3           FDRE                         0.000     0.000 r  uart/data_in_reg[0]/C
    SLICE_X3Y3           FDRE (Prop_fdre_C_Q)         0.141     0.141 r  uart/data_in_reg[0]/Q
                         net (fo=1, routed)           0.153     0.294    uart/transmitter/Q[0]
    SLICE_X1Y3           FDRE                                         r  uart/transmitter/temp_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart/receiver/last_bit_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart/receiver/receiving_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.302ns  (logic 0.227ns (75.116%)  route 0.075ns (24.884%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y3           FDRE                         0.000     0.000 r  uart/receiver/last_bit_reg/C
    SLICE_X4Y3           FDRE (Prop_fdre_C_Q)         0.128     0.128 r  uart/receiver/last_bit_reg/Q
                         net (fo=2, routed)           0.075     0.203    uart/receiver/last_bit
    SLICE_X4Y3           LUT6 (Prop_lut6_I1_O)        0.099     0.302 r  uart/receiver/receiving_i_1/O
                         net (fo=1, routed)           0.000     0.302    uart/receiver/receiving_i_1_n_0
    SLICE_X4Y3           FDRE                                         r  uart/receiver/receiving_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart/receiver/last_bit_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart/receiver/received_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.303ns  (logic 0.227ns (74.868%)  route 0.076ns (25.132%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y3           FDRE                         0.000     0.000 r  uart/receiver/last_bit_reg/C
    SLICE_X4Y3           FDRE (Prop_fdre_C_Q)         0.128     0.128 f  uart/receiver/last_bit_reg/Q
                         net (fo=2, routed)           0.076     0.204    uart/receiver/last_bit
    SLICE_X4Y3           LUT5 (Prop_lut5_I2_O)        0.099     0.303 r  uart/receiver/received_i_1/O
                         net (fo=1, routed)           0.000     0.303    uart/receiver/received_i_1_n_0
    SLICE_X4Y3           FDRE                                         r  uart/receiver/received_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart/data_in_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart/transmitter/temp_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.305ns  (logic 0.148ns (48.473%)  route 0.157ns (51.527%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y2           FDRE                         0.000     0.000 r  uart/data_in_reg[5]/C
    SLICE_X2Y2           FDRE (Prop_fdre_C_Q)         0.148     0.148 r  uart/data_in_reg[5]/Q
                         net (fo=1, routed)           0.157     0.305    uart/transmitter/Q[5]
    SLICE_X0Y1           FDRE                                         r  uart/transmitter/temp_reg[5]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            65 Endpoints
Min Delay            65 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 num0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.045ns  (logic 4.438ns (44.186%)  route 5.606ns (55.814%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.570     5.091    clk_IBUF_BUFG
    SLICE_X11Y2          FDRE                                         r  num0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y2          FDRE (Prop_fdre_C_Q)         0.456     5.547 r  num0_reg[3]/Q
                         net (fo=1, routed)           0.855     6.403    q7seg/seg_OBUF[1]_inst_i_1_0[3]
    SLICE_X11Y2          LUT6 (Prop_lut6_I1_O)        0.124     6.527 r  q7seg/seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           1.322     7.848    q7seg/sel0[3]
    SLICE_X13Y6          LUT4 (Prop_lut4_I0_O)        0.152     8.000 r  q7seg/seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           3.429    11.430    seg_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.706    15.136 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000    15.136    seg[5]
    V5                                                                r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 num0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.015ns  (logic 4.215ns (42.085%)  route 5.800ns (57.915%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.570     5.091    clk_IBUF_BUFG
    SLICE_X11Y2          FDRE                                         r  num0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y2          FDRE (Prop_fdre_C_Q)         0.456     5.547 r  num0_reg[3]/Q
                         net (fo=1, routed)           0.855     6.403    q7seg/seg_OBUF[1]_inst_i_1_0[3]
    SLICE_X11Y2          LUT6 (Prop_lut6_I1_O)        0.124     6.527 r  q7seg/seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           1.322     7.848    q7seg/sel0[3]
    SLICE_X13Y6          LUT4 (Prop_lut4_I0_O)        0.124     7.972 r  q7seg/seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.623    11.595    seg_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.511    15.106 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    15.106    seg[0]
    W7                                                                r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 num0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.934ns  (logic 4.476ns (45.054%)  route 5.458ns (54.946%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.570     5.091    clk_IBUF_BUFG
    SLICE_X11Y2          FDRE                                         r  num0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y2          FDRE (Prop_fdre_C_Q)         0.456     5.547 r  num0_reg[3]/Q
                         net (fo=1, routed)           0.855     6.403    q7seg/seg_OBUF[1]_inst_i_1_0[3]
    SLICE_X11Y2          LUT6 (Prop_lut6_I1_O)        0.124     6.527 r  q7seg/seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           1.321     7.847    q7seg/sel0[3]
    SLICE_X13Y6          LUT4 (Prop_lut4_I0_O)        0.152     7.999 r  q7seg/seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.282    11.282    seg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.744    15.025 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    15.025    seg[3]
    V8                                                                r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 num0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.866ns  (logic 4.233ns (42.907%)  route 5.633ns (57.093%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.570     5.091    clk_IBUF_BUFG
    SLICE_X11Y2          FDRE                                         r  num0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y2          FDRE (Prop_fdre_C_Q)         0.456     5.547 r  num0_reg[3]/Q
                         net (fo=1, routed)           0.855     6.403    q7seg/seg_OBUF[1]_inst_i_1_0[3]
    SLICE_X11Y2          LUT6 (Prop_lut6_I1_O)        0.124     6.527 r  q7seg/seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           1.321     7.847    q7seg/sel0[3]
    SLICE_X13Y6          LUT4 (Prop_lut4_I0_O)        0.124     7.971 r  q7seg/seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.457    11.428    seg_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         3.529    14.957 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    14.957    seg[1]
    W6                                                                r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 num0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.519ns  (logic 4.239ns (44.535%)  route 5.279ns (55.465%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.569     5.090    clk_IBUF_BUFG
    SLICE_X13Y4          FDRE                                         r  num0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y4          FDRE (Prop_fdre_C_Q)         0.456     5.546 r  num0_reg[1]/Q
                         net (fo=1, routed)           0.806     6.352    q7seg/seg_OBUF[1]_inst_i_1_0[1]
    SLICE_X13Y4          LUT6 (Prop_lut6_I1_O)        0.124     6.476 r  q7seg/seg_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           1.019     7.495    q7seg/sel0[1]
    SLICE_X13Y6          LUT4 (Prop_lut4_I2_O)        0.124     7.619 r  q7seg/seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.454    11.074    seg_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         3.535    14.609 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000    14.609    seg[2]
    U8                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 num0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.508ns  (logic 4.468ns (46.995%)  route 5.040ns (53.005%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.569     5.090    clk_IBUF_BUFG
    SLICE_X13Y4          FDRE                                         r  num0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y4          FDRE (Prop_fdre_C_Q)         0.456     5.546 r  num0_reg[1]/Q
                         net (fo=1, routed)           0.806     6.352    q7seg/seg_OBUF[1]_inst_i_1_0[1]
    SLICE_X13Y4          LUT6 (Prop_lut6_I1_O)        0.124     6.476 r  q7seg/seg_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           1.019     7.495    q7seg/sel0[1]
    SLICE_X13Y6          LUT4 (Prop_lut4_I3_O)        0.154     7.649 r  q7seg/seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           3.215    10.864    seg_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.734    14.599 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    14.599    seg[6]
    U7                                                                r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 num0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.337ns  (logic 4.224ns (45.238%)  route 5.113ns (54.762%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.570     5.091    clk_IBUF_BUFG
    SLICE_X11Y2          FDRE                                         r  num0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y2          FDRE (Prop_fdre_C_Q)         0.456     5.547 f  num0_reg[3]/Q
                         net (fo=1, routed)           0.855     6.403    q7seg/seg_OBUF[1]_inst_i_1_0[3]
    SLICE_X11Y2          LUT6 (Prop_lut6_I1_O)        0.124     6.527 f  q7seg/seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           1.123     7.650    q7seg/sel0[3]
    SLICE_X13Y6          LUT4 (Prop_lut4_I0_O)        0.124     7.774 r  q7seg/seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           3.135    10.908    seg_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.520    14.428 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    14.428    seg[4]
    U5                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[7]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.676ns  (logic 3.986ns (59.714%)  route 2.690ns (40.286%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.627     5.148    clk_IBUF_BUFG
    SLICE_X0Y18          FDCE                                         r  rgb_reg_reg[7]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y18          FDCE (Prop_fdce_C_Q)         0.456     5.604 r  rgb_reg_reg[7]_lopt_replica/Q
                         net (fo=1, routed)           2.690     8.294    rgb_reg_reg[7]_lopt_replica_1
    D17                  OBUF (Prop_obuf_I_O)         3.530    11.824 r  rgb_OBUF[4]_inst/O
                         net (fo=0)                   0.000    11.824    rgb[4]
    D17                                                               r  rgb[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.653ns  (logic 4.043ns (60.762%)  route 2.611ns (39.238%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.631     5.152    clk_IBUF_BUFG
    SLICE_X6Y12          FDCE                                         r  rgb_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y12          FDCE (Prop_fdce_C_Q)         0.518     5.670 r  rgb_reg_reg[0]/Q
                         net (fo=1, routed)           2.611     8.281    rgb_OBUF[0]
    J18                  OBUF (Prop_obuf_I_O)         3.525    11.806 r  rgb_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.806    rgb[0]
    J18                                                               r  rgb[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_unit/h_sync_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hsync
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.577ns  (logic 4.015ns (61.043%)  route 2.562ns (38.957%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.565     5.086    vga_unit/v_sync_reg_reg_0
    SLICE_X10Y12         FDCE                                         r  vga_unit/h_sync_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y12         FDCE (Prop_fdce_C_Q)         0.518     5.604 r  vga_unit/h_sync_reg_reg/Q
                         net (fo=1, routed)           2.562     8.166    hsync_OBUF
    P19                  OBUF (Prop_obuf_I_O)         3.497    11.663 r  hsync_OBUF_inst/O
                         net (fo=0)                   0.000    11.663    hsync
    P19                                                               r  hsync (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vga_unit/h_count_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_unit/h_count_next_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.297ns  (logic 0.186ns (62.548%)  route 0.111ns (37.452%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.564     1.447    vga_unit/v_sync_reg_reg_0
    SLICE_X11Y11         FDCE                                         r  vga_unit/h_count_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y11         FDCE (Prop_fdce_C_Q)         0.141     1.588 r  vga_unit/h_count_reg_reg[3]/Q
                         net (fo=10, routed)          0.111     1.700    vga_unit/h_count_reg_reg[9]_0[3]
    SLICE_X10Y11         LUT4 (Prop_lut4_I0_O)        0.045     1.745 r  vga_unit/h_count_next[3]_i_1/O
                         net (fo=1, routed)           0.000     1.745    vga_unit/h_count_next_0[3]
    SLICE_X10Y11         FDCE                                         r  vga_unit/h_count_next_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_unit/h_count_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_unit/h_count_next_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.300ns  (logic 0.189ns (62.922%)  route 0.111ns (37.078%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.564     1.447    vga_unit/v_sync_reg_reg_0
    SLICE_X11Y11         FDCE                                         r  vga_unit/h_count_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y11         FDCE (Prop_fdce_C_Q)         0.141     1.588 r  vga_unit/h_count_reg_reg[3]/Q
                         net (fo=10, routed)          0.111     1.700    vga_unit/h_count_reg_reg[9]_0[3]
    SLICE_X10Y11         LUT5 (Prop_lut5_I1_O)        0.048     1.748 r  vga_unit/h_count_next[4]_i_1/O
                         net (fo=1, routed)           0.000     1.748    vga_unit/h_count_next_0[4]
    SLICE_X10Y11         FDCE                                         r  vga_unit/h_count_next_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_unit/v_count_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_unit/v_count_next_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.346ns  (logic 0.186ns (53.785%)  route 0.160ns (46.215%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.591     1.474    vga_unit/v_sync_reg_reg_0
    SLICE_X4Y11          FDCE                                         r  vga_unit/v_count_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y11          FDCE (Prop_fdce_C_Q)         0.141     1.615 r  vga_unit/v_count_reg_reg[2]/Q
                         net (fo=23, routed)          0.160     1.775    vga_unit/Q[2]
    SLICE_X4Y12          LUT6 (Prop_lut6_I5_O)        0.045     1.820 r  vga_unit/v_count_next[5]_i_1/O
                         net (fo=1, routed)           0.000     1.820    vga_unit/v_count_next[5]_i_1_n_0
    SLICE_X4Y12          FDCE                                         r  vga_unit/v_count_next_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_unit/v_count_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_unit/v_count_next_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.386ns  (logic 0.186ns (48.213%)  route 0.200ns (51.787%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.592     1.475    vga_unit/v_sync_reg_reg_0
    SLICE_X3Y12          FDCE                                         r  vga_unit/v_count_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y12          FDCE (Prop_fdce_C_Q)         0.141     1.616 r  vga_unit/v_count_reg_reg[3]/Q
                         net (fo=23, routed)          0.200     1.816    vga_unit/Q[3]
    SLICE_X4Y12          LUT6 (Prop_lut6_I1_O)        0.045     1.861 r  vga_unit/v_count_next[3]_i_1/O
                         net (fo=1, routed)           0.000     1.861    vga_unit/v_count_next[3]_i_1_n_0
    SLICE_X4Y12          FDCE                                         r  vga_unit/v_count_next_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_unit/v_count_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_unit/v_count_next_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.392ns  (logic 0.186ns (47.496%)  route 0.206ns (52.504%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.591     1.474    vga_unit/v_sync_reg_reg_0
    SLICE_X4Y11          FDCE                                         r  vga_unit/v_count_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y11          FDCE (Prop_fdce_C_Q)         0.141     1.615 r  vga_unit/v_count_reg_reg[1]/Q
                         net (fo=27, routed)          0.206     1.821    vga_unit/Q[1]
    SLICE_X5Y12          LUT6 (Prop_lut6_I5_O)        0.045     1.866 r  vga_unit/v_count_next[9]_i_2/O
                         net (fo=1, routed)           0.000     1.866    vga_unit/v_count_next[9]_i_2_n_0
    SLICE_X5Y12          FDCE                                         r  vga_unit/v_count_next_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_unit/v_count_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_unit/v_count_next_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.421ns  (logic 0.209ns (49.655%)  route 0.212ns (50.345%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.564     1.447    vga_unit/v_sync_reg_reg_0
    SLICE_X10Y10         FDCE                                         r  vga_unit/v_count_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y10         FDCE (Prop_fdce_C_Q)         0.164     1.611 r  vga_unit/v_count_reg_reg[6]/Q
                         net (fo=20, routed)          0.212     1.823    vga_unit/Q[6]
    SLICE_X8Y10          LUT6 (Prop_lut6_I0_O)        0.045     1.868 r  vga_unit/v_count_next[6]_i_1/O
                         net (fo=1, routed)           0.000     1.868    vga_unit/v_count_next[6]_i_1_n_0
    SLICE_X8Y10          FDCE                                         r  vga_unit/v_count_next_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_unit/h_count_reg_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_unit/h_count_next_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.423ns  (logic 0.209ns (49.387%)  route 0.214ns (50.613%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.564     1.447    vga_unit/v_sync_reg_reg_0
    SLICE_X10Y10         FDCE                                         r  vga_unit/h_count_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y10         FDCE (Prop_fdce_C_Q)         0.164     1.611 r  vga_unit/h_count_reg_reg[9]/Q
                         net (fo=14, routed)          0.214     1.825    vga_unit/h_count_reg_reg[9]_0[9]
    SLICE_X9Y10          LUT6 (Prop_lut6_I4_O)        0.045     1.870 r  vga_unit/h_count_next[9]_i_1/O
                         net (fo=1, routed)           0.000     1.870    vga_unit/h_count_next_0[9]
    SLICE_X9Y10          FDCE                                         r  vga_unit/h_count_next_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_unit/v_count_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_unit/v_count_next_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.400ns  (logic 0.186ns (46.453%)  route 0.214ns (53.547%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.590     1.473    vga_unit/v_sync_reg_reg_0
    SLICE_X7Y12          FDCE                                         r  vga_unit/v_count_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y12          FDCE (Prop_fdce_C_Q)         0.141     1.614 r  vga_unit/v_count_reg_reg[7]/Q
                         net (fo=20, routed)          0.214     1.829    vga_unit/Q[7]
    SLICE_X5Y12          LUT4 (Prop_lut4_I0_O)        0.045     1.874 r  vga_unit/v_count_next[7]_i_1/O
                         net (fo=1, routed)           0.000     1.874    vga_unit/v_count_next[7]_i_1_n_0
    SLICE_X5Y12          FDCE                                         r  vga_unit/v_count_next_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_unit/v_count_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_unit/v_count_next_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.401ns  (logic 0.187ns (46.587%)  route 0.214ns (53.413%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.590     1.473    vga_unit/v_sync_reg_reg_0
    SLICE_X7Y12          FDCE                                         r  vga_unit/v_count_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y12          FDCE (Prop_fdce_C_Q)         0.141     1.614 r  vga_unit/v_count_reg_reg[7]/Q
                         net (fo=20, routed)          0.214     1.829    vga_unit/Q[7]
    SLICE_X5Y12          LUT5 (Prop_lut5_I1_O)        0.046     1.875 r  vga_unit/v_count_next[8]_i_1/O
                         net (fo=1, routed)           0.000     1.875    vga_unit/v_count_next[8]_i_1_n_0
    SLICE_X5Y12          FDCE                                         r  vga_unit/v_count_next_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lcounter_unit/r_digl0_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            text_unit/char_addr_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.443ns  (logic 0.209ns (47.144%)  route 0.234ns (52.856%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.566     1.449    lcounter_unit/CLK
    SLICE_X8Y5           FDCE                                         r  lcounter_unit/r_digl0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y5           FDCE (Prop_fdce_C_Q)         0.164     1.613 r  lcounter_unit/r_digl0_reg[1]/Q
                         net (fo=7, routed)           0.118     1.731    vga_unit/addr_reg_reg[1]
    SLICE_X9Y5           LUT6 (Prop_lut6_I4_O)        0.045     1.776 r  vga_unit/char_addr_reg[1]_i_1/O
                         net (fo=1, routed)           0.116     1.892    text_unit/addr_reg_reg_2[1]
    SLICE_X9Y5           LDCE                                         r  text_unit/char_addr_reg[1]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay           170 Endpoints
Min Delay           170 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 text_unit/bit_addr_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            rgb_reg_reg[7]_lopt_replica/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.659ns  (logic 0.997ns (21.398%)  route 3.662ns (78.602%))
  Logic Levels:           4  (LDCE=1 LUT5=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y3           LDCE                         0.000     0.000 r  text_unit/bit_addr_reg[1]/G
    SLICE_X8Y3           LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  text_unit/bit_addr_reg[1]/Q
                         net (fo=2, routed)           0.948     1.573    text_unit/ascii_unit/Q[1]
    SLICE_X8Y0           LUT6 (Prop_lut6_I2_O)        0.124     1.697 f  text_unit/ascii_unit/rgb_reg[0]_i_2/O
                         net (fo=3, routed)           1.078     2.774    vga_unit/rgb_reg_reg[7]_2
    SLICE_X7Y12          LUT6 (Prop_lut6_I4_O)        0.124     2.898 f  vga_unit/rgb_reg[7]_i_4/O
                         net (fo=2, routed)           0.653     3.552    vga_unit/rgb_reg[7]_i_4_n_0
    SLICE_X8Y12          LUT5 (Prop_lut5_I4_O)        0.124     3.676 r  vga_unit/rgb_reg[7]_i_1/O
                         net (fo=4, routed)           0.984     4.659    vga_unit_n_15
    SLICE_X0Y18          FDCE                                         r  rgb_reg_reg[7]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.509     4.850    clk_IBUF_BUFG
    SLICE_X0Y18          FDCE                                         r  rgb_reg_reg[7]_lopt_replica/C

Slack:                    inf
  Source:                 text_unit/bit_addr_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            rgb_reg_reg[3]_lopt_replica_2/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.636ns  (logic 0.997ns (21.507%)  route 3.639ns (78.493%))
  Logic Levels:           4  (LDCE=1 LUT2=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y3           LDCE                         0.000     0.000 r  text_unit/bit_addr_reg[1]/G
    SLICE_X8Y3           LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  text_unit/bit_addr_reg[1]/Q
                         net (fo=2, routed)           0.948     1.573    text_unit/ascii_unit/Q[1]
    SLICE_X8Y0           LUT6 (Prop_lut6_I2_O)        0.124     1.697 f  text_unit/ascii_unit/rgb_reg[0]_i_2/O
                         net (fo=3, routed)           1.078     2.774    vga_unit/rgb_reg_reg[7]_2
    SLICE_X7Y12          LUT6 (Prop_lut6_I4_O)        0.124     2.898 f  vga_unit/rgb_reg[7]_i_4/O
                         net (fo=2, routed)           0.657     3.556    vga_unit/rgb_reg[7]_i_4_n_0
    SLICE_X8Y12          LUT2 (Prop_lut2_I1_O)        0.124     3.680 r  vga_unit/rgb_reg[3]_i_1/O
                         net (fo=3, routed)           0.956     4.636    vga_unit_n_16
    SLICE_X0Y16          FDCE                                         r  rgb_reg_reg[3]_lopt_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.512     4.853    clk_IBUF_BUFG
    SLICE_X0Y16          FDCE                                         r  rgb_reg_reg[3]_lopt_replica_2/C

Slack:                    inf
  Source:                 text_unit/bit_addr_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            rgb_reg_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.519ns  (logic 0.997ns (22.065%)  route 3.522ns (77.935%))
  Logic Levels:           4  (LDCE=1 LUT4=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y3           LDCE                         0.000     0.000 r  text_unit/bit_addr_reg[1]/G
    SLICE_X8Y3           LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  text_unit/bit_addr_reg[1]/Q
                         net (fo=2, routed)           0.948     1.573    text_unit/ascii_unit/Q[1]
    SLICE_X8Y0           LUT6 (Prop_lut6_I2_O)        0.124     1.697 r  text_unit/ascii_unit/rgb_reg[0]_i_2/O
                         net (fo=3, routed)           1.505     3.202    text_unit/ascii_unit/addr_reg_reg_1
    SLICE_X6Y12          LUT4 (Prop_lut4_I3_O)        0.124     3.326 r  text_unit/ascii_unit/rgb_reg[11]_i_3/O
                         net (fo=1, routed)           0.343     3.669    vga_unit/rgb_reg_reg[11]
    SLICE_X7Y12          LUT6 (Prop_lut6_I4_O)        0.124     3.793 r  vga_unit/rgb_reg[11]_i_1/O
                         net (fo=4, routed)           0.725     4.519    vga_unit_n_14
    SLICE_X1Y16          FDCE                                         r  rgb_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.512     4.853    clk_IBUF_BUFG
    SLICE_X1Y16          FDCE                                         r  rgb_reg_reg[11]/C

Slack:                    inf
  Source:                 text_unit/bit_addr_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            rgb_reg_reg[11]_lopt_replica_2/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.519ns  (logic 0.997ns (22.065%)  route 3.522ns (77.935%))
  Logic Levels:           4  (LDCE=1 LUT4=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y3           LDCE                         0.000     0.000 r  text_unit/bit_addr_reg[1]/G
    SLICE_X8Y3           LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  text_unit/bit_addr_reg[1]/Q
                         net (fo=2, routed)           0.948     1.573    text_unit/ascii_unit/Q[1]
    SLICE_X8Y0           LUT6 (Prop_lut6_I2_O)        0.124     1.697 r  text_unit/ascii_unit/rgb_reg[0]_i_2/O
                         net (fo=3, routed)           1.505     3.202    text_unit/ascii_unit/addr_reg_reg_1
    SLICE_X6Y12          LUT4 (Prop_lut4_I3_O)        0.124     3.326 r  text_unit/ascii_unit/rgb_reg[11]_i_3/O
                         net (fo=1, routed)           0.343     3.669    vga_unit/rgb_reg_reg[11]
    SLICE_X7Y12          LUT6 (Prop_lut6_I4_O)        0.124     3.793 r  vga_unit/rgb_reg[11]_i_1/O
                         net (fo=4, routed)           0.725     4.519    vga_unit_n_14
    SLICE_X1Y16          FDCE                                         r  rgb_reg_reg[11]_lopt_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.512     4.853    clk_IBUF_BUFG
    SLICE_X1Y16          FDCE                                         r  rgb_reg_reg[11]_lopt_replica_2/C

Slack:                    inf
  Source:                 text_unit/bit_addr_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            rgb_reg_reg[7]_lopt_replica_3/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.482ns  (logic 0.997ns (22.245%)  route 3.485ns (77.755%))
  Logic Levels:           4  (LDCE=1 LUT5=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y3           LDCE                         0.000     0.000 r  text_unit/bit_addr_reg[1]/G
    SLICE_X8Y3           LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  text_unit/bit_addr_reg[1]/Q
                         net (fo=2, routed)           0.948     1.573    text_unit/ascii_unit/Q[1]
    SLICE_X8Y0           LUT6 (Prop_lut6_I2_O)        0.124     1.697 f  text_unit/ascii_unit/rgb_reg[0]_i_2/O
                         net (fo=3, routed)           1.078     2.774    vga_unit/rgb_reg_reg[7]_2
    SLICE_X7Y12          LUT6 (Prop_lut6_I4_O)        0.124     2.898 f  vga_unit/rgb_reg[7]_i_4/O
                         net (fo=2, routed)           0.653     3.552    vga_unit/rgb_reg[7]_i_4_n_0
    SLICE_X8Y12          LUT5 (Prop_lut5_I4_O)        0.124     3.676 r  vga_unit/rgb_reg[7]_i_1/O
                         net (fo=4, routed)           0.806     4.482    vga_unit_n_15
    SLICE_X0Y18          FDCE                                         r  rgb_reg_reg[7]_lopt_replica_3/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.509     4.850    clk_IBUF_BUFG
    SLICE_X0Y18          FDCE                                         r  rgb_reg_reg[7]_lopt_replica_3/C

Slack:                    inf
  Source:                 text_unit/bit_addr_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            rgb_reg_reg[7]_lopt_replica_2/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.479ns  (logic 0.997ns (22.260%)  route 3.482ns (77.740%))
  Logic Levels:           4  (LDCE=1 LUT5=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y3           LDCE                         0.000     0.000 r  text_unit/bit_addr_reg[1]/G
    SLICE_X8Y3           LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  text_unit/bit_addr_reg[1]/Q
                         net (fo=2, routed)           0.948     1.573    text_unit/ascii_unit/Q[1]
    SLICE_X8Y0           LUT6 (Prop_lut6_I2_O)        0.124     1.697 f  text_unit/ascii_unit/rgb_reg[0]_i_2/O
                         net (fo=3, routed)           1.078     2.774    vga_unit/rgb_reg_reg[7]_2
    SLICE_X7Y12          LUT6 (Prop_lut6_I4_O)        0.124     2.898 f  vga_unit/rgb_reg[7]_i_4/O
                         net (fo=2, routed)           0.653     3.552    vga_unit/rgb_reg[7]_i_4_n_0
    SLICE_X8Y12          LUT5 (Prop_lut5_I4_O)        0.124     3.676 r  vga_unit/rgb_reg[7]_i_1/O
                         net (fo=4, routed)           0.803     4.479    vga_unit_n_15
    SLICE_X0Y18          FDCE                                         r  rgb_reg_reg[7]_lopt_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.509     4.850    clk_IBUF_BUFG
    SLICE_X0Y18          FDCE                                         r  rgb_reg_reg[7]_lopt_replica_2/C

Slack:                    inf
  Source:                 text_unit/bit_addr_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            rgb_reg_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.476ns  (logic 0.997ns (22.275%)  route 3.479ns (77.725%))
  Logic Levels:           4  (LDCE=1 LUT5=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y3           LDCE                         0.000     0.000 r  text_unit/bit_addr_reg[1]/G
    SLICE_X8Y3           LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  text_unit/bit_addr_reg[1]/Q
                         net (fo=2, routed)           0.948     1.573    text_unit/ascii_unit/Q[1]
    SLICE_X8Y0           LUT6 (Prop_lut6_I2_O)        0.124     1.697 f  text_unit/ascii_unit/rgb_reg[0]_i_2/O
                         net (fo=3, routed)           1.078     2.774    vga_unit/rgb_reg_reg[7]_2
    SLICE_X7Y12          LUT6 (Prop_lut6_I4_O)        0.124     2.898 f  vga_unit/rgb_reg[7]_i_4/O
                         net (fo=2, routed)           0.653     3.552    vga_unit/rgb_reg[7]_i_4_n_0
    SLICE_X8Y12          LUT5 (Prop_lut5_I4_O)        0.124     3.676 r  vga_unit/rgb_reg[7]_i_1/O
                         net (fo=4, routed)           0.800     4.476    vga_unit_n_15
    SLICE_X0Y18          FDCE                                         r  rgb_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.509     4.850    clk_IBUF_BUFG
    SLICE_X0Y18          FDCE                                         r  rgb_reg_reg[7]/C

Slack:                    inf
  Source:                 text_unit/bit_addr_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            rgb_reg_reg[11]_lopt_replica/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.461ns  (logic 0.997ns (22.348%)  route 3.464ns (77.652%))
  Logic Levels:           4  (LDCE=1 LUT4=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y3           LDCE                         0.000     0.000 r  text_unit/bit_addr_reg[1]/G
    SLICE_X8Y3           LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  text_unit/bit_addr_reg[1]/Q
                         net (fo=2, routed)           0.948     1.573    text_unit/ascii_unit/Q[1]
    SLICE_X8Y0           LUT6 (Prop_lut6_I2_O)        0.124     1.697 r  text_unit/ascii_unit/rgb_reg[0]_i_2/O
                         net (fo=3, routed)           1.505     3.202    text_unit/ascii_unit/addr_reg_reg_1
    SLICE_X6Y12          LUT4 (Prop_lut4_I3_O)        0.124     3.326 r  text_unit/ascii_unit/rgb_reg[11]_i_3/O
                         net (fo=1, routed)           0.343     3.669    vga_unit/rgb_reg_reg[11]
    SLICE_X7Y12          LUT6 (Prop_lut6_I4_O)        0.124     3.793 r  vga_unit/rgb_reg[11]_i_1/O
                         net (fo=4, routed)           0.668     4.461    vga_unit_n_14
    SLICE_X1Y16          FDCE                                         r  rgb_reg_reg[11]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.512     4.853    clk_IBUF_BUFG
    SLICE_X1Y16          FDCE                                         r  rgb_reg_reg[11]_lopt_replica/C

Slack:                    inf
  Source:                 text_unit/bit_addr_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            rgb_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.460ns  (logic 0.997ns (22.353%)  route 3.463ns (77.647%))
  Logic Levels:           4  (LDCE=1 LUT2=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y3           LDCE                         0.000     0.000 r  text_unit/bit_addr_reg[1]/G
    SLICE_X8Y3           LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  text_unit/bit_addr_reg[1]/Q
                         net (fo=2, routed)           0.948     1.573    text_unit/ascii_unit/Q[1]
    SLICE_X8Y0           LUT6 (Prop_lut6_I2_O)        0.124     1.697 f  text_unit/ascii_unit/rgb_reg[0]_i_2/O
                         net (fo=3, routed)           1.078     2.774    vga_unit/rgb_reg_reg[7]_2
    SLICE_X7Y12          LUT6 (Prop_lut6_I4_O)        0.124     2.898 f  vga_unit/rgb_reg[7]_i_4/O
                         net (fo=2, routed)           0.657     3.556    vga_unit/rgb_reg[7]_i_4_n_0
    SLICE_X8Y12          LUT2 (Prop_lut2_I1_O)        0.124     3.680 r  vga_unit/rgb_reg[3]_i_1/O
                         net (fo=3, routed)           0.781     4.460    vga_unit_n_16
    SLICE_X0Y16          FDCE                                         r  rgb_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.512     4.853    clk_IBUF_BUFG
    SLICE_X0Y16          FDCE                                         r  rgb_reg_reg[3]/C

Slack:                    inf
  Source:                 text_unit/bit_addr_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            rgb_reg_reg[3]_lopt_replica/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.444ns  (logic 0.997ns (22.437%)  route 3.447ns (77.563%))
  Logic Levels:           4  (LDCE=1 LUT2=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y3           LDCE                         0.000     0.000 r  text_unit/bit_addr_reg[1]/G
    SLICE_X8Y3           LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  text_unit/bit_addr_reg[1]/Q
                         net (fo=2, routed)           0.948     1.573    text_unit/ascii_unit/Q[1]
    SLICE_X8Y0           LUT6 (Prop_lut6_I2_O)        0.124     1.697 f  text_unit/ascii_unit/rgb_reg[0]_i_2/O
                         net (fo=3, routed)           1.078     2.774    vga_unit/rgb_reg_reg[7]_2
    SLICE_X7Y12          LUT6 (Prop_lut6_I4_O)        0.124     2.898 f  vga_unit/rgb_reg[7]_i_4/O
                         net (fo=2, routed)           0.657     3.556    vga_unit/rgb_reg[7]_i_4_n_0
    SLICE_X8Y12          LUT2 (Prop_lut2_I1_O)        0.124     3.680 r  vga_unit/rgb_reg[3]_i_1/O
                         net (fo=3, routed)           0.764     4.444    vga_unit_n_16
    SLICE_X0Y16          FDCE                                         r  rgb_reg_reg[3]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.512     4.853    clk_IBUF_BUFG
    SLICE_X0Y16          FDCE                                         r  rgb_reg_reg[3]_lopt_replica/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vga_unit/v_count_next_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga_unit/v_count_reg_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.243ns  (logic 0.141ns (58.024%)  route 0.102ns (41.976%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y12          FDCE                         0.000     0.000 r  vga_unit/v_count_next_reg[7]/C
    SLICE_X5Y12          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  vga_unit/v_count_next_reg[7]/Q
                         net (fo=1, routed)           0.102     0.243    vga_unit/v_count_next[7]
    SLICE_X7Y12          FDCE                                         r  vga_unit/v_count_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.860     1.987    vga_unit/v_sync_reg_reg_0
    SLICE_X7Y12          FDCE                                         r  vga_unit/v_count_reg_reg[7]/C

Slack:                    inf
  Source:                 vga_unit/h_count_next_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga_unit/h_count_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.522%)  route 0.113ns (44.478%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y12          FDCE                         0.000     0.000 r  vga_unit/h_count_next_reg[0]/C
    SLICE_X9Y12          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  vga_unit/h_count_next_reg[0]/Q
                         net (fo=1, routed)           0.113     0.254    vga_unit/h_count_next[0]
    SLICE_X10Y12         FDCE                                         r  vga_unit/h_count_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.832     1.959    vga_unit/v_sync_reg_reg_0
    SLICE_X10Y12         FDCE                                         r  vga_unit/h_count_reg_reg[0]/C

Slack:                    inf
  Source:                 vga_unit/h_count_next_reg[8]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga_unit/h_count_reg_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.522%)  route 0.113ns (44.478%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y10          FDCE                         0.000     0.000 r  vga_unit/h_count_next_reg[8]/C
    SLICE_X9Y10          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  vga_unit/h_count_next_reg[8]/Q
                         net (fo=1, routed)           0.113     0.254    vga_unit/h_count_next[8]
    SLICE_X10Y10         FDCE                                         r  vga_unit/h_count_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.834     1.961    vga_unit/v_sync_reg_reg_0
    SLICE_X10Y10         FDCE                                         r  vga_unit/h_count_reg_reg[8]/C

Slack:                    inf
  Source:                 vga_unit/v_count_next_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga_unit/v_count_reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.399%)  route 0.118ns (45.601%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y12          FDCE                         0.000     0.000 r  vga_unit/v_count_next_reg[5]/C
    SLICE_X4Y12          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  vga_unit/v_count_next_reg[5]/Q
                         net (fo=1, routed)           0.118     0.259    vga_unit/v_count_next[5]
    SLICE_X3Y12          FDCE                                         r  vga_unit/v_count_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.862     1.989    vga_unit/v_sync_reg_reg_0
    SLICE_X3Y12          FDCE                                         r  vga_unit/v_count_reg_reg[5]/C

Slack:                    inf
  Source:                 vga_unit/v_count_next_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga_unit/v_count_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.284ns  (logic 0.128ns (45.118%)  route 0.156ns (54.882%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y12          FDCE                         0.000     0.000 r  vga_unit/v_count_next_reg[2]/C
    SLICE_X4Y12          FDCE (Prop_fdce_C_Q)         0.128     0.128 r  vga_unit/v_count_next_reg[2]/Q
                         net (fo=1, routed)           0.156     0.284    vga_unit/v_count_next[2]
    SLICE_X4Y11          FDCE                                         r  vga_unit/v_count_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.862     1.989    vga_unit/v_sync_reg_reg_0
    SLICE_X4Y11          FDCE                                         r  vga_unit/v_count_reg_reg[2]/C

Slack:                    inf
  Source:                 vga_unit/v_count_next_reg[9]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga_unit/v_count_reg_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.284ns  (logic 0.141ns (49.624%)  route 0.143ns (50.376%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y12          FDCE                         0.000     0.000 r  vga_unit/v_count_next_reg[9]/C
    SLICE_X5Y12          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  vga_unit/v_count_next_reg[9]/Q
                         net (fo=1, routed)           0.143     0.284    vga_unit/v_count_next[9]
    SLICE_X5Y11          FDCE                                         r  vga_unit/v_count_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.862     1.989    vga_unit/v_sync_reg_reg_0
    SLICE_X5Y11          FDCE                                         r  vga_unit/v_count_reg_reg[9]/C

Slack:                    inf
  Source:                 vga_unit/v_count_next_reg[8]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga_unit/v_count_reg_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.286ns  (logic 0.128ns (44.791%)  route 0.158ns (55.209%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y12          FDCE                         0.000     0.000 r  vga_unit/v_count_next_reg[8]/C
    SLICE_X5Y12          FDCE (Prop_fdce_C_Q)         0.128     0.128 r  vga_unit/v_count_next_reg[8]/Q
                         net (fo=1, routed)           0.158     0.286    vga_unit/v_count_next[8]
    SLICE_X7Y12          FDCE                                         r  vga_unit/v_count_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.860     1.987    vga_unit/v_sync_reg_reg_0
    SLICE_X7Y12          FDCE                                         r  vga_unit/v_count_reg_reg[8]/C

Slack:                    inf
  Source:                 vga_unit/v_count_next_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga_unit/v_count_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.288ns  (logic 0.128ns (44.501%)  route 0.160ns (55.499%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y12          FDCE                         0.000     0.000 r  vga_unit/v_count_next_reg[4]/C
    SLICE_X5Y12          FDCE (Prop_fdce_C_Q)         0.128     0.128 r  vga_unit/v_count_next_reg[4]/Q
                         net (fo=1, routed)           0.160     0.288    vga_unit/v_count_next[4]
    SLICE_X7Y12          FDCE                                         r  vga_unit/v_count_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.860     1.987    vga_unit/v_sync_reg_reg_0
    SLICE_X7Y12          FDCE                                         r  vga_unit/v_count_reg_reg[4]/C

Slack:                    inf
  Source:                 vga_unit/h_count_next_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga_unit/h_count_reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.309ns  (logic 0.141ns (45.588%)  route 0.168ns (54.412%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y12          FDCE                         0.000     0.000 r  vga_unit/h_count_next_reg[5]/C
    SLICE_X9Y12          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  vga_unit/h_count_next_reg[5]/Q
                         net (fo=1, routed)           0.168     0.309    vga_unit/h_count_next[5]
    SLICE_X10Y12         FDCE                                         r  vga_unit/h_count_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.832     1.959    vga_unit/v_sync_reg_reg_0
    SLICE_X10Y12         FDCE                                         r  vga_unit/h_count_reg_reg[5]/C

Slack:                    inf
  Source:                 vga_unit/h_count_next_reg[9]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga_unit/h_count_reg_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.309ns  (logic 0.141ns (45.588%)  route 0.168ns (54.412%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y10          FDCE                         0.000     0.000 r  vga_unit/h_count_next_reg[9]/C
    SLICE_X9Y10          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  vga_unit/h_count_next_reg[9]/Q
                         net (fo=1, routed)           0.168     0.309    vga_unit/h_count_next[9]
    SLICE_X10Y10         FDCE                                         r  vga_unit/h_count_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.834     1.961    vga_unit/v_sync_reg_reg_0
    SLICE_X10Y10         FDCE                                         r  vga_unit/h_count_reg_reg[9]/C





