// Seed: 1484270631
module module_0;
  tri0 id_1;
  wire id_2;
  assign id_1 = 1 | 1;
endmodule
module module_1 (
    input tri0 id_0,
    input tri  id_1
);
  module_0();
endmodule
module module_2 (
    input supply0 id_0,
    input uwire id_1,
    input tri1 id_2,
    input supply0 id_3,
    input wor id_4,
    input tri0 id_5,
    output tri0 id_6,
    input supply0 id_7,
    input tri1 id_8,
    input supply0 id_9,
    input wor id_10,
    input wor id_11,
    input supply0 id_12,
    input wor id_13
);
  tri0 id_15;
  module_0();
  assign id_15 = 1 !== (id_3);
  assign id_6  = 1'd0;
  uwire id_16;
  assign id_16 = 1;
endmodule
