<?xml version="1.0" encoding="UTF-8"?>
<spirit:component xmlns:xilinx="http://www.xilinx.com" xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance">
  <spirit:vendor>xilinx.com</spirit:vendor>
  <spirit:library>user</spirit:library>
  <spirit:name>TFTLCD_NEW</spirit:name>
  <spirit:version>1.0</spirit:version>
  <spirit:busInterfaces>
    <spirit:busInterface>
      <spirit:name>S00_AXI</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm_rtl" spirit:version="1.0"/>
      <spirit:slave>
        <spirit:memoryMapRef spirit:memoryMapRef="S00_AXI"/>
      </spirit:slave>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awaddr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWPROT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awprot</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WSTRB</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wstrb</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BRESP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_bresp</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_bvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_bready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_araddr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARPROT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_arprot</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_arvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_arready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RRESP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rresp</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>WIZ_DATA_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.S00_AXI.WIZ_DATA_WIDTH" spirit:choiceRef="choice_list_6fc15197">32</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>WIZ_NUM_REG</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.S00_AXI.WIZ_NUM_REG" spirit:minimum="4" spirit:maximum="512" spirit:rangeType="long">7</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>SUPPORTS_NARROW_BURST</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.S00_AXI.SUPPORTS_NARROW_BURST" spirit:choiceRef="choice_pairs_ce1226b1">0</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>S00_AXI_RST</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_aresetn</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>POLARITY</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXI_RST.POLARITY" spirit:choiceRef="choice_list_9d8b0d81">ACTIVE_LOW</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>S00_AXI_CLK</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_aclk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_BUSIF</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXI_CLK.ASSOCIATED_BUSIF">S00_AXI</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXI_CLK.ASSOCIATED_RESET">s00_axi_aresetn</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>TFTLCD_CLK</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>TFTLCD_CLK</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
    </spirit:busInterface>
  </spirit:busInterfaces>
  <spirit:memoryMaps>
    <spirit:memoryMap>
      <spirit:name>S00_AXI</spirit:name>
      <spirit:addressBlock>
        <spirit:name>S00_AXI_reg</spirit:name>
        <spirit:baseAddress spirit:format="long" spirit:resolve="user">0</spirit:baseAddress>
        <spirit:range spirit:format="long">4096</spirit:range>
        <spirit:width spirit:format="long">32</spirit:width>
        <spirit:usage>register</spirit:usage>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>OFFSET_BASE_PARAM</spirit:name>
            <spirit:value spirit:id="ADDRBLOCKPARAM_VALUE.S00_AXI.S00_AXI_REG.OFFSET_BASE_PARAM">C_S00_AXI_BASEADDR</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>OFFSET_HIGH_PARAM</spirit:name>
            <spirit:value spirit:id="ADDRBLOCKPARAM_VALUE.S00_AXI.S00_AXI_REG.OFFSET_HIGH_PARAM">C_S00_AXI_HIGHADDR</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:addressBlock>
    </spirit:memoryMap>
  </spirit:memoryMaps>
  <spirit:model>
    <spirit:views>
      <spirit:view>
        <spirit:name>xilinx_verilogsynthesis</spirit:name>
        <spirit:displayName>Verilog Synthesis</spirit:displayName>
        <spirit:envIdentifier>verilogSource:vivado.xilinx.com:synthesis</spirit:envIdentifier>
        <spirit:language>verilog</spirit:language>
        <spirit:modelName>TFTLCD_NEW_v1_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_verilogsynthesis_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>ee796aa4</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_verilogbehavioralsimulation</spirit:name>
        <spirit:displayName>Verilog Simulation</spirit:displayName>
        <spirit:envIdentifier>verilogSource:vivado.xilinx.com:simulation</spirit:envIdentifier>
        <spirit:language>verilog</spirit:language>
        <spirit:modelName>TFTLCD_NEW_v1_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_verilogbehavioralsimulation_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>ee796aa4</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_softwaredriver</spirit:name>
        <spirit:displayName>Software Driver</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:sw.driver</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_softwaredriver_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>8a0c8073</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_xpgui</spirit:name>
        <spirit:displayName>UI Layout</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:xgui.ui</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_xpgui_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>fd592ead</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>bd_tcl</spirit:name>
        <spirit:displayName>Block Diagram</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:block.diagram</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>bd_tcl_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>45a2f450</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
    </spirit:views>
    <spirit:ports>
      <spirit:port>
        <spirit:name>TFTLCD_CLK</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>TFTLCD_nRESET</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>TFTLCD_TCLK</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>TFTLCD_Hsync</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>TFTLCD_Vsync</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>TFTLCD_DE_out</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>TFTLCD_R</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">7</spirit:left>
            <spirit:right spirit:format="long">3</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>TFTLCD_G</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">7</spirit:left>
            <spirit:right spirit:format="long">2</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>TFTLCD_B</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">7</spirit:left>
            <spirit:right spirit:format="long">3</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>TFTLCD_Tpower</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awaddr</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_ADDR_WIDTH&apos;)) - 1)">4</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awprot</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wdata</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wstrb</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="((spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH&apos;)) / 8) - 1)">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_bresp</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_bvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_bready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_araddr</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_ADDR_WIDTH&apos;)) - 1)">4</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_arprot</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_arvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_arready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rdata</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rresp</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_aclk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_aresetn</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
    </spirit:ports>
    <spirit:modelParameters>
      <spirit:modelParameter xsi:type="spirit:nameValueTypeType" spirit:dataType="integer">
        <spirit:name>C_S00_AXI_DATA_WIDTH</spirit:name>
        <spirit:displayName>C S00 AXI DATA WIDTH</spirit:displayName>
        <spirit:description>Width of S_AXI data bus</spirit:description>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH" spirit:order="3" spirit:rangeType="long">32</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_S00_AXI_ADDR_WIDTH</spirit:name>
        <spirit:displayName>C S00 AXI ADDR WIDTH</spirit:displayName>
        <spirit:description>Width of S_AXI address bus</spirit:description>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_S00_AXI_ADDR_WIDTH" spirit:order="4" spirit:rangeType="long">5</spirit:value>
      </spirit:modelParameter>
    </spirit:modelParameters>
  </spirit:model>
  <spirit:choices>
    <spirit:choice>
      <spirit:name>choice_list_6fc15197</spirit:name>
      <spirit:enumeration>32</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_list_9d8b0d81</spirit:name>
      <spirit:enumeration>ACTIVE_HIGH</spirit:enumeration>
      <spirit:enumeration>ACTIVE_LOW</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_pairs_ce1226b1</spirit:name>
      <spirit:enumeration spirit:text="true">1</spirit:enumeration>
      <spirit:enumeration spirit:text="false">0</spirit:enumeration>
    </spirit:choice>
  </spirit:choices>
  <spirit:fileSets>
    <spirit:fileSet>
      <spirit:name>xilinx_verilogsynthesis_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>hdl/TFTLCD_NEW_v1_0_S00_AXI.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>clock_divider.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>grid_block.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>horizontal.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>tftlcdctrl.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>vertical.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/TFTLCD_NEW_v1_0.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_dc028012</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_verilogbehavioralsimulation_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>hdl/TFTLCD_NEW_v1_0_S00_AXI.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>clock_divider.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>grid_block.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>horizontal.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>tftlcdctrl.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>vertical.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/TFTLCD_NEW_v1_0.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_softwaredriver_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>drivers/TFTLCD_NEW_v1_0/data/TFTLCD_NEW.mdd</spirit:name>
        <spirit:userFileType>mdd</spirit:userFileType>
        <spirit:userFileType>driver_mdd</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/TFTLCD_NEW_v1_0/data/TFTLCD_NEW.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
        <spirit:userFileType>driver_tcl</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/TFTLCD_NEW_v1_0/src/Makefile</spirit:name>
        <spirit:userFileType>driver_src</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/TFTLCD_NEW_v1_0/src/TFTLCD_NEW.h</spirit:name>
        <spirit:fileType>cSource</spirit:fileType>
        <spirit:userFileType>driver_src</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/TFTLCD_NEW_v1_0/src/TFTLCD_NEW.c</spirit:name>
        <spirit:fileType>cSource</spirit:fileType>
        <spirit:userFileType>driver_src</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/TFTLCD_NEW_v1_0/src/TFTLCD_NEW_selftest.c</spirit:name>
        <spirit:fileType>cSource</spirit:fileType>
        <spirit:userFileType>driver_src</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_xpgui_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>xgui/TFTLCD_NEW_v1_0.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_dda4df14</spirit:userFileType>
        <spirit:userFileType>XGUI_VERSION_2</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>bd_tcl_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>bd/bd.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
  </spirit:fileSets>
  <spirit:description>My new AXI IP</spirit:description>
  <spirit:parameters>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_DATA_WIDTH</spirit:name>
      <spirit:displayName>C S00 AXI DATA WIDTH</spirit:displayName>
      <spirit:description>Width of S_AXI data bus</spirit:description>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_DATA_WIDTH" spirit:choiceRef="choice_list_6fc15197" spirit:order="3">32</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_DATA_WIDTH">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_ADDR_WIDTH</spirit:name>
      <spirit:displayName>C S00 AXI ADDR WIDTH</spirit:displayName>
      <spirit:description>Width of S_AXI address bus</spirit:description>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_ADDR_WIDTH" spirit:order="4" spirit:rangeType="long">5</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_ADDR_WIDTH">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_BASEADDR</spirit:name>
      <spirit:displayName>C S00 AXI BASEADDR</spirit:displayName>
      <spirit:value spirit:format="bitString" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_BASEADDR" spirit:order="5" spirit:bitStringLength="32">0xFFFFFFFF</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_BASEADDR">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_HIGHADDR</spirit:name>
      <spirit:displayName>C S00 AXI HIGHADDR</spirit:displayName>
      <spirit:value spirit:format="bitString" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_HIGHADDR" spirit:order="6" spirit:bitStringLength="32">0x00000000</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_HIGHADDR">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>Component_Name</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.Component_Name" spirit:order="1">TFTLCD_NEW_v1_0</spirit:value>
    </spirit:parameter>
  </spirit:parameters>
  <spirit:vendorExtensions>
    <xilinx:coreExtensions>
      <xilinx:supportedFamilies>
        <xilinx:family xilinx:lifeCycle="Pre-Production">zynq</xilinx:family>
      </xilinx:supportedFamilies>
      <xilinx:taxonomies>
        <xilinx:taxonomy>AXI_Peripheral</xilinx:taxonomy>
      </xilinx:taxonomies>
      <xilinx:displayName>TFTLCD_NEW_v1.0</xilinx:displayName>
      <xilinx:coreRevision>19</xilinx:coreRevision>
      <xilinx:coreCreationDateTime>2021-06-03T06:59:42Z</xilinx:coreCreationDateTime>
      <xilinx:tags>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@43a03400_ARCHIVE_LOCATION">c:/work/2016113304/ip_repo/TFTLCD_NEW_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6e0291d3_ARCHIVE_LOCATION">c:/work/2016113304/ip_repo/TFTLCD_NEW_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@140b235a_ARCHIVE_LOCATION">c:/work/2016113304/ip_repo/TFTLCD_NEW_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@52af9ee3_ARCHIVE_LOCATION">c:/work/2016113304/ip_repo/TFTLCD_NEW_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6112114b_ARCHIVE_LOCATION">c:/work/2016113304/ip_repo/TFTLCD_NEW_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@312b428d_ARCHIVE_LOCATION">c:/work/2016113304/ip_repo/TFTLCD_NEW_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7b71b5f4_ARCHIVE_LOCATION">c:/work/2016113304/ip_repo/TFTLCD_NEW_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@74df9390_ARCHIVE_LOCATION">c:/work/2016113304/ip_repo/TFTLCD_NEW_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@bb92c33_ARCHIVE_LOCATION">c:/work/2016113304/ip_repo/TFTLCD_NEW_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@93a7aa2_ARCHIVE_LOCATION">c:/work/2016113304/ip_repo/TFTLCD_NEW_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@539d1bef_ARCHIVE_LOCATION">c:/work/2016113304/ip_repo/TFTLCD_NEW_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@33919328_ARCHIVE_LOCATION">c:/work/2016113304/ip_repo/TFTLCD_NEW_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@27fcaf7a_ARCHIVE_LOCATION">c:/work/2016113304/ip_repo/TFTLCD_NEW_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2feada87_ARCHIVE_LOCATION">c:/work/2016113304/ip_repo/TFTLCD_NEW_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@e7c9e77_ARCHIVE_LOCATION">c:/work/2016113304/ip_repo/TFTLCD_NEW_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3a2a0c47_ARCHIVE_LOCATION">c:/work/2016113304/ip_repo/TFTLCD_NEW_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@75896b3e_ARCHIVE_LOCATION">c:/work/2016113304/ip_repo/TFTLCD_NEW_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@189a3235_ARCHIVE_LOCATION">c:/work/2016113304/ip_repo/TFTLCD_NEW_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@15a6c3f3_ARCHIVE_LOCATION">c:/work/2016113304/ip_repo/TFTLCD_NEW_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4c19f156_ARCHIVE_LOCATION">c:/work/2016113304/ip_repo/TFTLCD_NEW_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@47c396ad_ARCHIVE_LOCATION">c:/work/2016113304/ip_repo/TFTLCD_NEW_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@323b9c21_ARCHIVE_LOCATION">c:/work/2016113304/ip_repo/TFTLCD_NEW_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1754f69c_ARCHIVE_LOCATION">c:/work/2016113304/ip_repo/TFTLCD_NEW_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@220b5b3_ARCHIVE_LOCATION">c:/work/2016113304/ip_repo/TFTLCD_NEW_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3493bc33_ARCHIVE_LOCATION">c:/work/2016113304/ip_repo/TFTLCD_NEW_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@50ba41c8_ARCHIVE_LOCATION">c:/work/2016113304/ip_repo/TFTLCD_NEW_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@14fab152_ARCHIVE_LOCATION">c:/work/2016113304/ip_repo/TFTLCD_NEW_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@505e3d57_ARCHIVE_LOCATION">c:/work/2016113304/ip_repo/TFTLCD_NEW_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@53e817f2_ARCHIVE_LOCATION">c:/work/2016113304/ip_repo/TFTLCD_NEW_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3ca6f0ef_ARCHIVE_LOCATION">c:/work/2016113304/ip_repo/TFTLCD_NEW_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1ca15643_ARCHIVE_LOCATION">c:/work/2016113304/ip_repo/TFTLCD_NEW_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6d7b1208_ARCHIVE_LOCATION">c:/work/2016113304/ip_repo/TFTLCD_NEW_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@720365b6_ARCHIVE_LOCATION">c:/work/2016113304/ip_repo/TFTLCD_NEW_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@19194b80_ARCHIVE_LOCATION">c:/work/2016113304/ip_repo/TFTLCD_NEW_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@18d202c_ARCHIVE_LOCATION">c:/work/2016113304/ip_repo/TFTLCD_NEW_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@e20d50f_ARCHIVE_LOCATION">c:/work/2016113304/ip_repo/TFTLCD_NEW_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@364eb9c0_ARCHIVE_LOCATION">c:/work/2016113304/ip_repo/TFTLCD_NEW_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6a31db7_ARCHIVE_LOCATION">c:/work/2016113304/ip_repo/TFTLCD_NEW_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3a5ba4a_ARCHIVE_LOCATION">c:/work/2016113304/ip_repo/TFTLCD_NEW_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6e806d46_ARCHIVE_LOCATION">c:/work/2016113304/ip_repo/TFTLCD_NEW_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@789be0ee_ARCHIVE_LOCATION">c:/work/2016113304/ip_repo/TFTLCD_NEW_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4e17108e_ARCHIVE_LOCATION">c:/work/2016113304/ip_repo/TFTLCD_NEW_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6ca2e3aa_ARCHIVE_LOCATION">c:/work/2016113304/ip_repo/TFTLCD_NEW_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@35b624b6_ARCHIVE_LOCATION">c:/work/2016113304/ip_repo/TFTLCD_NEW_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@ba5d148_ARCHIVE_LOCATION">c:/work/2016113304/ip_repo/TFTLCD_NEW_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@437b64b9_ARCHIVE_LOCATION">c:/work/2016113304/ip_repo/TFTLCD_NEW_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7e2adab6_ARCHIVE_LOCATION">c:/work/2016113304/ip_repo/TFTLCD_NEW_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@12856581_ARCHIVE_LOCATION">c:/work/2016113304/ip_repo/TFTLCD_NEW_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7d54d3f4_ARCHIVE_LOCATION">c:/work/2016113304/ip_repo/TFTLCD_NEW_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4c585737_ARCHIVE_LOCATION">c:/work/2016113304/ip_repo/TFTLCD_NEW_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@461dc963_ARCHIVE_LOCATION">c:/work/2016113304/ip_repo/TFTLCD_NEW_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@14b8f6f3_ARCHIVE_LOCATION">c:/work/2016113304/ip_repo/TFTLCD_NEW_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@719aa5e3_ARCHIVE_LOCATION">c:/work/2016113304/ip_repo/TFTLCD_NEW_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3ec504a2_ARCHIVE_LOCATION">c:/work/2016113304/ip_repo/TFTLCD_NEW_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@11c19b30_ARCHIVE_LOCATION">c:/work/2016113304/ip_repo/TFTLCD_NEW_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@18bb5213_ARCHIVE_LOCATION">c:/work/2016113304/ip_repo/TFTLCD_NEW_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@35a73a7a_ARCHIVE_LOCATION">c:/work/2016113304/ip_repo/TFTLCD_NEW_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@695083c9_ARCHIVE_LOCATION">c:/work/2016113304/ip_repo/TFTLCD_NEW_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@28b545ef_ARCHIVE_LOCATION">c:/work/2016113304/ip_repo/TFTLCD_NEW_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@454c5095_ARCHIVE_LOCATION">c:/work/2016113304/ip_repo/TFTLCD_NEW_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5823aceb_ARCHIVE_LOCATION">c:/work/2016113304/ip_repo/TFTLCD_NEW_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@100bf0f6_ARCHIVE_LOCATION">c:/work/2016113304/ip_repo/TFTLCD_NEW_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@93ba7fd_ARCHIVE_LOCATION">c:/work/2016113304/ip_repo/TFTLCD_NEW_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@79a24325_ARCHIVE_LOCATION">c:/work/2016113304/ip_repo/TFTLCD_NEW_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5bbac59c_ARCHIVE_LOCATION">c:/work/2016113304/ip_repo/TFTLCD_NEW_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7d1a0952_ARCHIVE_LOCATION">c:/work/2016113304/ip_repo/TFTLCD_NEW_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@11dba3f7_ARCHIVE_LOCATION">c:/work/2016113304/ip_repo/TFTLCD_NEW_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@56b22407_ARCHIVE_LOCATION">c:/work/2016113304/ip_repo/TFTLCD_NEW_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7f9ad540_ARCHIVE_LOCATION">c:/work/2016113304/ip_repo/TFTLCD_NEW_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@41863aea_ARCHIVE_LOCATION">c:/work/2016113304/ip_repo/TFTLCD_NEW_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3b5fffbb_ARCHIVE_LOCATION">c:/work/2016113304/ip_repo/TFTLCD_NEW_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@214ed5d2_ARCHIVE_LOCATION">c:/work/2016113304/ip_repo/TFTLCD_NEW_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2aeac48e_ARCHIVE_LOCATION">c:/work/2016113304/ip_repo/TFTLCD_NEW_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@761d459e_ARCHIVE_LOCATION">c:/work/2016113304/ip_repo/TFTLCD_NEW_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4185ba79_ARCHIVE_LOCATION">c:/work/2016113304/ip_repo/TFTLCD_NEW_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@771a3a31_ARCHIVE_LOCATION">c:/work/2016113304/ip_repo/TFTLCD_NEW_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@a0ac75f_ARCHIVE_LOCATION">c:/work/2016113304/ip_repo/TFTLCD_NEW_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@51f4c057_ARCHIVE_LOCATION">c:/work/2016113304/ip_repo/TFTLCD_NEW_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@106569c1_ARCHIVE_LOCATION">c:/work/2016113304/ip_repo/TFTLCD_NEW_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@54595a65_ARCHIVE_LOCATION">c:/work/2016113304/ip_repo/TFTLCD_NEW_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@e7bbe2b_ARCHIVE_LOCATION">c:/work/2016113304/ip_repo/TFTLCD_NEW_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@471bc905_ARCHIVE_LOCATION">c:/work/2016113304/ip_repo/TFTLCD_NEW_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6a7abbba_ARCHIVE_LOCATION">c:/work/2016113304/ip_repo/TFTLCD_NEW_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3ce9dce4_ARCHIVE_LOCATION">c:/work/2016113304/ip_repo/TFTLCD_NEW_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7f59dd17_ARCHIVE_LOCATION">c:/work/2016113304/ip_repo/TFTLCD_NEW_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6319d608_ARCHIVE_LOCATION">c:/work/2016113304/ip_repo/TFTLCD_NEW_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@579d2585_ARCHIVE_LOCATION">c:/work/2016113304/ip_repo/TFTLCD_NEW_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3b37fffa_ARCHIVE_LOCATION">c:/work/2016113304/ip_repo/TFTLCD_NEW_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@36c7a63f_ARCHIVE_LOCATION">c:/work/2016113304/ip_repo/TFTLCD_NEW_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@63cd72b6_ARCHIVE_LOCATION">c:/work/2016113304/ip_repo/TFTLCD_NEW_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6e995dcd_ARCHIVE_LOCATION">c:/work/2016113304/ip_repo/TFTLCD_NEW_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@51bbc2f3_ARCHIVE_LOCATION">c:/work/2016113304/ip_repo/TFTLCD_NEW_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7d54e114_ARCHIVE_LOCATION">c:/work/2016113304/ip_repo/TFTLCD_NEW_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@893709f_ARCHIVE_LOCATION">c:/work/2016113304/ip_repo/TFTLCD_NEW_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@75dad04f_ARCHIVE_LOCATION">c:/work/2016113304/ip_repo/TFTLCD_NEW_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@49a5f32a_ARCHIVE_LOCATION">c:/work/2016113304/ip_repo/TFTLCD_NEW_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3edefe2d_ARCHIVE_LOCATION">c:/work/2016113304/ip_repo/TFTLCD_NEW_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@192a311c_ARCHIVE_LOCATION">c:/work/2016113304/ip_repo/TFTLCD_NEW_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4be33fc5_ARCHIVE_LOCATION">c:/work/2016113304/ip_repo/TFTLCD_NEW_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3fa4fb94_ARCHIVE_LOCATION">c:/work/2016113304/ip_repo/TFTLCD_NEW_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3b1a57ad_ARCHIVE_LOCATION">c:/work/2016113304/ip_repo/TFTLCD_NEW_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@525ce1b_ARCHIVE_LOCATION">c:/work/2016113304/ip_repo/TFTLCD_NEW_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6c7ee48f_ARCHIVE_LOCATION">c:/work/2016113304/ip_repo/TFTLCD_NEW_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@59ab9def_ARCHIVE_LOCATION">c:/work/2016113304/ip_repo/TFTLCD_NEW_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@40eb5cf6_ARCHIVE_LOCATION">c:/work/2016113304/ip_repo/TFTLCD_NEW_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3d83a7c5_ARCHIVE_LOCATION">c:/work/2016113304/ip_repo/TFTLCD_NEW_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@62a5de97_ARCHIVE_LOCATION">c:/work/2016113304/ip_repo/TFTLCD_NEW_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1ba95aff_ARCHIVE_LOCATION">c:/work/2016113304/ip_repo/TFTLCD_NEW_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@59cee33b_ARCHIVE_LOCATION">c:/work/2016113304/ip_repo/TFTLCD_NEW_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3bc24b75_ARCHIVE_LOCATION">c:/work/2016113304/ip_repo/TFTLCD_NEW_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@56f02649_ARCHIVE_LOCATION">c:/work/2016113304/ip_repo/TFTLCD_NEW_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@909d08f_ARCHIVE_LOCATION">c:/work/2016113304/ip_repo/TFTLCD_NEW_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@56aa28dd_ARCHIVE_LOCATION">c:/work/2016113304/ip_repo/TFTLCD_NEW_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1c24c140_ARCHIVE_LOCATION">c:/work/2016113304/ip_repo/TFTLCD_NEW_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@75ec8ce6_ARCHIVE_LOCATION">c:/work/2016113304/ip_repo/TFTLCD_NEW_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@614e7df3_ARCHIVE_LOCATION">c:/work/2016113304/ip_repo/TFTLCD_NEW_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@9a049e0_ARCHIVE_LOCATION">c:/work/2016113304/ip_repo/TFTLCD_NEW_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@44125d0e_ARCHIVE_LOCATION">c:/work/2016113304/ip_repo/TFTLCD_NEW_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6b901f88_ARCHIVE_LOCATION">c:/work/2016113304/ip_repo/TFTLCD_NEW_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@590d70f0_ARCHIVE_LOCATION">c:/work/2016113304/ip_repo/TFTLCD_NEW_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5d33db42_ARCHIVE_LOCATION">c:/work/2016113304/ip_repo/TFTLCD_NEW_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7b734c1e_ARCHIVE_LOCATION">c:/work/2016113304/ip_repo/TFTLCD_NEW_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4709f1b9_ARCHIVE_LOCATION">c:/work/2016113304/ip_repo/TFTLCD_NEW_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4facdaf6_ARCHIVE_LOCATION">c:/work/2016113304/ip_repo/TFTLCD_NEW_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@c6a1d82_ARCHIVE_LOCATION">c:/work/2016113304/ip_repo/TFTLCD_NEW_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@10b92794_ARCHIVE_LOCATION">c:/work/2016113304/ip_repo/TFTLCD_NEW_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@38b0994d_ARCHIVE_LOCATION">c:/work/2016113304/ip_repo/TFTLCD_NEW_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@78d76b41_ARCHIVE_LOCATION">c:/work/2016113304/ip_repo/TFTLCD_NEW_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@42604f3d_ARCHIVE_LOCATION">c:/work/2016113304/ip_repo/TFTLCD_NEW_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@645a2d59_ARCHIVE_LOCATION">c:/work/2016113304/ip_repo/TFTLCD_NEW_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1d9c10bb_ARCHIVE_LOCATION">c:/work/2016113304/ip_repo/TFTLCD_NEW_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@400544e_ARCHIVE_LOCATION">c:/work/2016113304/ip_repo/TFTLCD_NEW_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@318292bd_ARCHIVE_LOCATION">c:/work/2016113304/ip_repo/TFTLCD_NEW_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@586a8f8c_ARCHIVE_LOCATION">c:/work/2016113304/ip_repo/TFTLCD_NEW_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6a04c0f0_ARCHIVE_LOCATION">c:/work/2016113304/ip_repo/TFTLCD_NEW_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7b338db5_ARCHIVE_LOCATION">c:/work/2016113304/ip_repo/TFTLCD_NEW_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4145dab2_ARCHIVE_LOCATION">c:/work/2016113304/ip_repo/TFTLCD_NEW_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@74dd5d3_ARCHIVE_LOCATION">c:/work/2016113304/ip_repo/TFTLCD_NEW_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@aa92a4a_ARCHIVE_LOCATION">c:/work/2016113304/ip_repo/TFTLCD_NEW_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4977956a_ARCHIVE_LOCATION">c:/work/2016113304/ip_repo/TFTLCD_NEW_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5403ca89_ARCHIVE_LOCATION">c:/work/2016113304/ip_repo/TFTLCD_NEW_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3cbb3759_ARCHIVE_LOCATION">c:/work/2016113304/ip_repo/TFTLCD_NEW_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6be462a1_ARCHIVE_LOCATION">c:/work/2016113304/ip_repo/TFTLCD_NEW_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@618d4caa_ARCHIVE_LOCATION">c:/work/2016113304/ip_repo/TFTLCD_NEW_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@b1ca094_ARCHIVE_LOCATION">c:/work/2016113304/ip_repo/TFTLCD_NEW_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@78c891d0_ARCHIVE_LOCATION">c:/work/2016113304/ip_repo/TFTLCD_NEW_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2116823_ARCHIVE_LOCATION">c:/work/2016113304/ip_repo/TFTLCD_NEW_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@35b988d6_ARCHIVE_LOCATION">c:/work/2016113304/ip_repo/TFTLCD_NEW_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@50afa068_ARCHIVE_LOCATION">c:/work/2016113304/ip_repo/TFTLCD_NEW_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3a5da9a3_ARCHIVE_LOCATION">c:/work/2016113304/ip_repo/TFTLCD_NEW_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6304570_ARCHIVE_LOCATION">c:/work/2016113304/ip_repo/TFTLCD_NEW_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@324fbe2b_ARCHIVE_LOCATION">c:/work/2016113304/ip_repo/TFTLCD_NEW_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@956e95c_ARCHIVE_LOCATION">c:/work/2016113304/ip_repo/TFTLCD_NEW_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5c8c33f4_ARCHIVE_LOCATION">c:/work/2016113304/ip_repo/TFTLCD_NEW_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2eac05df_ARCHIVE_LOCATION">c:/work/2016113304/ip_repo/TFTLCD_NEW_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2adf4eb4_ARCHIVE_LOCATION">c:/work/2016113304/ip_repo/TFTLCD_NEW_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@78dca824_ARCHIVE_LOCATION">c:/work/2016113304/ip_repo/TFTLCD_NEW_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6ef45a6a_ARCHIVE_LOCATION">c:/work/2016113304/ip_repo/TFTLCD_NEW_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6296c07b_ARCHIVE_LOCATION">c:/work/2016113304/ip_repo/TFTLCD_NEW_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@309f35b9_ARCHIVE_LOCATION">c:/work/2016113304/ip_repo/TFTLCD_NEW_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@18aab7c9_ARCHIVE_LOCATION">c:/work/2016113304/ip_repo/TFTLCD_NEW_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@8296830_ARCHIVE_LOCATION">c:/work/2016113304/ip_repo/TFTLCD_NEW_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@679dcabd_ARCHIVE_LOCATION">c:/work/2016113304/ip_repo/TFTLCD_NEW_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@62337b72_ARCHIVE_LOCATION">c:/work/2016113304/ip_repo/TFTLCD_NEW_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1873506a_ARCHIVE_LOCATION">c:/work/2016113304/ip_repo/TFTLCD_NEW_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5fda9a7c_ARCHIVE_LOCATION">c:/work/2016113304/ip_repo/TFTLCD_NEW_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@761edcb6_ARCHIVE_LOCATION">c:/work/2016113304/ip_repo/TFTLCD_NEW_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7345c7e5_ARCHIVE_LOCATION">c:/work/2016113304/ip_repo/TFTLCD_NEW_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@28bc148_ARCHIVE_LOCATION">c:/work/2016113304/ip_repo/TFTLCD_NEW_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6662d616_ARCHIVE_LOCATION">c:/work/2016113304/ip_repo/TFTLCD_NEW_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@12c068f3_ARCHIVE_LOCATION">c:/work/2016113304/ip_repo/TFTLCD_NEW_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1145199e_ARCHIVE_LOCATION">c:/work/2016113304/ip_repo/TFTLCD_NEW_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5529a2df_ARCHIVE_LOCATION">c:/work/2016113304/ip_repo/TFTLCD_NEW_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@40899270_ARCHIVE_LOCATION">c:/work/2016113304/ip_repo/TFTLCD_NEW_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@158e23c8_ARCHIVE_LOCATION">c:/work/2016113304/ip_repo/TFTLCD_NEW_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6f9bb5f7_ARCHIVE_LOCATION">c:/work/2016113304/ip_repo/TFTLCD_NEW_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@61461949_ARCHIVE_LOCATION">c:/work/2016113304/ip_repo/TFTLCD_NEW_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4d60240a_ARCHIVE_LOCATION">c:/work/2016113304/ip_repo/TFTLCD_NEW_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5c7bc2d7_ARCHIVE_LOCATION">c:/work/2016113304/ip_repo/TFTLCD_NEW_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@66949afc_ARCHIVE_LOCATION">c:/work/2016113304/ip_repo/TFTLCD_NEW_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3715c9da_ARCHIVE_LOCATION">c:/work/2016113304/ip_repo/TFTLCD_NEW_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@47ff36a1_ARCHIVE_LOCATION">c:/work/2016113304/ip_repo/TFTLCD_NEW_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7265f9f1_ARCHIVE_LOCATION">c:/work/2016113304/ip_repo/TFTLCD_NEW_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@680b653_ARCHIVE_LOCATION">c:/work/2016113304/ip_repo/TFTLCD_NEW_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5fb0d3d_ARCHIVE_LOCATION">c:/work/2016113304/ip_repo/TFTLCD_NEW_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3aca401b_ARCHIVE_LOCATION">c:/work/2016113304/ip_repo/TFTLCD_NEW_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4e4105ad_ARCHIVE_LOCATION">c:/work/2016113304/ip_repo/TFTLCD_NEW_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@70772ee8_ARCHIVE_LOCATION">c:/work/2016113304/ip_repo/TFTLCD_NEW_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@30d336f9_ARCHIVE_LOCATION">c:/work/2016113304/ip_repo/TFTLCD_NEW_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@21e28e5_ARCHIVE_LOCATION">c:/work/2016113304/ip_repo/TFTLCD_NEW_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3ef96b49_ARCHIVE_LOCATION">c:/work/2016113304/ip_repo/TFTLCD_NEW_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@9aa7311_ARCHIVE_LOCATION">c:/work/2016113304/ip_repo/TFTLCD_NEW_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@147f403e_ARCHIVE_LOCATION">c:/work/2016113304/ip_repo/TFTLCD_NEW_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3abc7063_ARCHIVE_LOCATION">c:/work/2016113304/ip_repo/TFTLCD_NEW_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@59b5ec88_ARCHIVE_LOCATION">c:/work/2016113304/ip_repo/TFTLCD_NEW_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@30ec1867_ARCHIVE_LOCATION">c:/work/2016113304/ip_repo/TFTLCD_NEW_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@107281f0_ARCHIVE_LOCATION">c:/work/2016113304/ip_repo/TFTLCD_NEW_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@47deaff7_ARCHIVE_LOCATION">c:/work/2016113304/ip_repo/TFTLCD_NEW_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4988e8e7_ARCHIVE_LOCATION">c:/work/2016113304/ip_repo/TFTLCD_NEW_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4de4de80_ARCHIVE_LOCATION">c:/work/2016113304/ip_repo/TFTLCD_NEW_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3164b2cb_ARCHIVE_LOCATION">c:/work/2016113304/ip_repo/TFTLCD_NEW_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@f551a04_ARCHIVE_LOCATION">c:/work/2016113304/ip_repo/TFTLCD_NEW_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@69d3511c_ARCHIVE_LOCATION">c:/work/2016113304/ip_repo/TFTLCD_NEW_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5d8453eb_ARCHIVE_LOCATION">c:/work/2016113304/ip_repo/TFTLCD_NEW_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1d1136e8_ARCHIVE_LOCATION">c:/work/2016113304/ip_repo/TFTLCD_NEW_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@393a73ff_ARCHIVE_LOCATION">c:/work/2016113304/ip_repo/TFTLCD_NEW_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@45cb6f1d_ARCHIVE_LOCATION">c:/work/2016113304/ip_repo/TFTLCD_NEW_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@415bb573_ARCHIVE_LOCATION">c:/work/2016113304/ip_repo/TFTLCD_NEW_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@20d5a304_ARCHIVE_LOCATION">c:/work/2016113304/ip_repo/TFTLCD_NEW_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@520be07_ARCHIVE_LOCATION">c:/work/2016113304/ip_repo/TFTLCD_NEW_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6dfa6e94_ARCHIVE_LOCATION">c:/work/2016113304/ip_repo/TFTLCD_NEW_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@570e8359_ARCHIVE_LOCATION">c:/work/2016113304/ip_repo/TFTLCD_NEW_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@45c37976_ARCHIVE_LOCATION">c:/work/2016113304/ip_repo/TFTLCD_NEW_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@ee11f3f_ARCHIVE_LOCATION">d:/hyun/soc_proj/tetris/ip_repo/TFTLCD_NEW_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@60144f51_ARCHIVE_LOCATION">d:/hyun/soc_proj/tetris/ip_repo/TFTLCD_NEW_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6aa91412_ARCHIVE_LOCATION">d:/hyun/soc_proj/tetris/ip_repo/TFTLCD_NEW_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7faa6b48_ARCHIVE_LOCATION">d:/hyun/soc_proj/tetris/ip_repo/TFTLCD_NEW_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2c0af81d_ARCHIVE_LOCATION">d:/hyun/soc_proj/tetris/ip_repo/TFTLCD_NEW_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@31879561_ARCHIVE_LOCATION">d:/hyun/soc_proj/tetris/ip_repo/TFTLCD_NEW_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@564225c2_ARCHIVE_LOCATION">d:/hyun/soc_proj/tetris/ip_repo/TFTLCD_NEW_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3fbc8b26_ARCHIVE_LOCATION">d:/hyun/soc_proj/tetris/ip_repo/TFTLCD_NEW_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@ecb16d6_ARCHIVE_LOCATION">d:/hyun/soc_proj/tetris/ip_repo/TFTLCD_NEW_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1ae27b2_ARCHIVE_LOCATION">d:/hyun/soc_proj/tetris/ip_repo/TFTLCD_NEW_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4e62d17d_ARCHIVE_LOCATION">d:/hyun/soc_proj/tetris/ip_repo/TFTLCD_NEW_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@d32c2b0_ARCHIVE_LOCATION">d:/hyun/soc_proj/tetris/ip_repo/TFTLCD_NEW_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1e1645ca_ARCHIVE_LOCATION">d:/hyun/soc_proj/tetris/ip_repo/TFTLCD_NEW_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@77d35e3_ARCHIVE_LOCATION">d:/hyun/soc_proj/tetris/ip_repo/TFTLCD_NEW_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@325e8f65_ARCHIVE_LOCATION">d:/hyun/soc_proj/tetris/ip_repo/TFTLCD_NEW_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@23d5181_ARCHIVE_LOCATION">d:/hyun/soc_proj/tetris/ip_repo/TFTLCD_NEW_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6baccb11_ARCHIVE_LOCATION">d:/hyun/soc_proj/tetris/ip_repo/TFTLCD_NEW_1.0</xilinx:tag>
      </xilinx:tags>
    </xilinx:coreExtensions>
    <xilinx:packagingInfo>
      <xilinx:xilinxVersion>2019.1</xilinx:xilinxVersion>
      <xilinx:checksum xilinx:scope="busInterfaces" xilinx:value="b3f4a73c"/>
      <xilinx:checksum xilinx:scope="memoryMaps" xilinx:value="ed1368d5"/>
      <xilinx:checksum xilinx:scope="fileGroups" xilinx:value="30317a05"/>
      <xilinx:checksum xilinx:scope="ports" xilinx:value="b8b129f1"/>
      <xilinx:checksum xilinx:scope="hdlParameters" xilinx:value="2e811c89"/>
      <xilinx:checksum xilinx:scope="parameters" xilinx:value="1d5659c5"/>
    </xilinx:packagingInfo>
  </spirit:vendorExtensions>
</spirit:component>
