
---------- Begin Simulation Statistics ----------
host_inst_rate                                 629096                       # Simulator instruction rate (inst/s)
host_mem_usage                                 389944                       # Number of bytes of host memory used
host_seconds                                    31.79                       # Real time elapsed on the host
host_tick_rate                              580008385                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    20000010                       # Number of instructions simulated
sim_seconds                                  0.018441                       # Number of seconds simulated
sim_ticks                                 18440655500                       # Number of ticks simulated
system.cpu.dcache.ReadReq_accesses            4257511                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_avg_miss_latency 44760.509112                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency 41492.470639                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_hits                4230130                       # number of ReadReq hits
system.cpu.dcache.ReadReq_miss_latency     1225587500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_rate          0.006431                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_misses                27381                       # number of ReadReq misses
system.cpu.dcache.ReadReq_mshr_hits             13502                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_miss_latency    575874000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate     0.003260                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_misses           13879                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_accesses           2851610                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_avg_miss_latency 80364.803912                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency 88443.874667                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_hits               2799817                       # number of WriteReq hits
system.cpu.dcache.WriteReq_miss_latency    4162334289                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_rate         0.018163                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_misses               51793                       # number of WriteReq misses
system.cpu.dcache.WriteReq_mshr_hits            25527                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_miss_latency   2323066812                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate     0.009211                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_misses          26266                       # number of WriteReq MSHR misses
system.cpu.dcache.avg_blocked_cycles::no_mshrs 21405.797435                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets 57436.264430                       # average number of cycles each access was blocked
system.cpu.dcache.avg_refs                 242.170552                       # Average number of references to valid blocks.
system.cpu.dcache.blocked::no_mshrs              4211                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets            9477                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_mshrs     90139813                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets    544323478                       # number of cycles access was blocked
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.demand_accesses             7109121                       # number of demand (read+write) accesses
system.cpu.dcache.demand_avg_miss_latency 68051.655708                       # average overall miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency 72211.752696                       # average overall mshr miss latency
system.cpu.dcache.demand_hits                 7029947                       # number of demand (read+write) hits
system.cpu.dcache.demand_miss_latency      5387921789                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_rate           0.011137                       # miss rate for demand accesses
system.cpu.dcache.demand_misses                 79174                       # number of demand (read+write) misses
system.cpu.dcache.demand_mshr_hits              39029                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_miss_latency   2898940812                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate      0.005647                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_misses            40145                       # number of demand (read+write) MSHR misses
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.mshr_cap_events                   0                       # number of times MSHR cap was activated
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.occ_%::0                   0.965757                       # Average percentage of cache occupancy
system.cpu.dcache.occ_blocks::0            988.934720                       # Average occupied blocks per context
system.cpu.dcache.overall_accesses            7109121                       # number of overall (read+write) accesses
system.cpu.dcache.overall_avg_miss_latency 68051.655708                       # average overall miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency 72211.752696                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_hits                7029947                       # number of overall hits
system.cpu.dcache.overall_miss_latency     5387921789                       # number of overall miss cycles
system.cpu.dcache.overall_miss_rate          0.011137                       # miss rate for overall accesses
system.cpu.dcache.overall_misses                79174                       # number of overall misses
system.cpu.dcache.overall_mshr_hits             39029                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_miss_latency   2898940812                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_rate     0.005647                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_misses           40145                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu.dcache.prefetch_accuracy          no_value                       # ratio of good prefetches to total prefetches
system.cpu.dcache.prefetch_hits                     0                       # number of prefetched blocks that were accessed
system.cpu.dcache.replacements                  28099                       # number of replacements
system.cpu.dcache.sampled_refs                  29123                       # Sample count of references to valid blocks.
system.cpu.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu.dcache.tagsinuse                988.934720                       # Cycle average of tags in use
system.cpu.dcache.total_refs                  7052733                       # Total number of references to valid blocks.
system.cpu.dcache.warmup_cycle           505752230000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.writebacks                    25298                       # number of writebacks
system.cpu.dtb.data_accesses                        0                       # DTB accesses
system.cpu.dtb.data_acv                             0                       # DTB access violations
system.cpu.dtb.data_hits                            0                       # DTB hits
system.cpu.dtb.data_misses                          0                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.icache.ReadReq_accesses           11274737                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_avg_miss_latency 14166.954197                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency 11375.170110                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_hits               11198803                       # number of ReadReq hits
system.cpu.icache.ReadReq_miss_latency     1075753500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_rate          0.006735                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_misses                75934                       # number of ReadReq misses
system.cpu.icache.ReadReq_mshr_hits              3185                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_miss_latency    827509500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate     0.006452                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_misses           72747                       # number of ReadReq MSHR misses
system.cpu.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets        65000                       # average number of cycles each access was blocked
system.cpu.icache.avg_refs                 153.937552                       # Average number of references to valid blocks.
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               3                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets       195000                       # number of cycles access was blocked
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.demand_accesses            11274737                       # number of demand (read+write) accesses
system.cpu.icache.demand_avg_miss_latency 14166.954197                       # average overall miss latency
system.cpu.icache.demand_avg_mshr_miss_latency 11375.170110                       # average overall mshr miss latency
system.cpu.icache.demand_hits                11198803                       # number of demand (read+write) hits
system.cpu.icache.demand_miss_latency      1075753500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_rate           0.006735                       # miss rate for demand accesses
system.cpu.icache.demand_misses                 75934                       # number of demand (read+write) misses
system.cpu.icache.demand_mshr_hits               3185                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_miss_latency    827509500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate      0.006452                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_misses            72747                       # number of demand (read+write) MSHR misses
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.mshr_cap_events                   0                       # number of times MSHR cap was activated
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.icache.occ_%::0                   0.809757                       # Average percentage of cache occupancy
system.cpu.icache.occ_blocks::0            414.595367                       # Average occupied blocks per context
system.cpu.icache.overall_accesses           11274737                       # number of overall (read+write) accesses
system.cpu.icache.overall_avg_miss_latency 14166.954197                       # average overall miss latency
system.cpu.icache.overall_avg_mshr_miss_latency 11375.170110                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu.icache.overall_hits               11198803                       # number of overall hits
system.cpu.icache.overall_miss_latency     1075753500                       # number of overall miss cycles
system.cpu.icache.overall_miss_rate          0.006735                       # miss rate for overall accesses
system.cpu.icache.overall_misses                75934                       # number of overall misses
system.cpu.icache.overall_mshr_hits              3185                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_miss_latency    827509500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_rate     0.006452                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_misses           72747                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu.icache.prefetch_accuracy          no_value                       # ratio of good prefetches to total prefetches
system.cpu.icache.prefetch_hits                     0                       # number of prefetched blocks that were accessed
system.cpu.icache.replacements                  72308                       # number of replacements
system.cpu.icache.sampled_refs                  72749                       # Sample count of references to valid blocks.
system.cpu.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu.icache.tagsinuse                414.595367                       # Cycle average of tags in use
system.cpu.icache.total_refs                 11198803                       # Total number of references to valid blocks.
system.cpu.icache.warmup_cycle                      0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.writebacks                        0                       # number of writebacks
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                       2                       # ITB accesses
system.cpu.itb.fetch_acv                            0                       # ITB acv
system.cpu.itb.fetch_hits                           2                       # ITB hits
system.cpu.itb.fetch_misses                         0                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                2                       # number of cpu cycles simulated
system.cpu.num_insts                                2                       # Number of instructions executed
system.cpu.num_refs                                 0                       # Number of memory references
system.cpu.workload.PROG:num_syscalls               0                       # Number of system calls
system.l2.HardPFReq_avg_mshr_miss_latency 54890.805900                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_mshr_miss_latency       593589175                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate                inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_misses                 10814                       # number of HardPFReq MSHR misses
system.l2.ReadExReq_accesses                    15244                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_avg_miss_latency     112749.874351                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_mshr_miss_latency 97424.306291                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_hits                          807                       # number of ReadExReq hits
system.l2.ReadExReq_miss_latency           1627769936                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_rate                0.947061                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_misses                      14437                       # number of ReadExReq misses
system.l2.ReadExReq_mshr_hits                       3                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_miss_latency      1406222437                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate           0.946864                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_misses                 14434                       # number of ReadExReq MSHR misses
system.l2.ReadReq_accesses                      86628                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_avg_miss_latency       72625.301932                       # average ReadReq miss latency
system.l2.ReadReq_avg_mshr_miss_latency  57070.371489                       # average ReadReq mshr miss latency
system.l2.ReadReq_hits                          80004                       # number of ReadReq hits
system.l2.ReadReq_miss_latency              481070000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_rate                  0.076465                       # miss rate for ReadReq accesses
system.l2.ReadReq_misses                         6624                       # number of ReadReq misses
system.l2.ReadReq_mshr_miss_latency         377920000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate             0.076442                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_misses                    6622                       # number of ReadReq MSHR misses
system.l2.UpgradeReq_accesses                   11022                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_avg_miss_latency    56742.114680                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency 40803.538378                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_miss_latency           625411588                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_rate                      1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_misses                     11022                       # number of UpgradeReq misses
system.l2.UpgradeReq_mshr_miss_latency      449736600                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate                 1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_misses                11022                       # number of UpgradeReq MSHR misses
system.l2.Writeback_accesses                    25298                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_hits                        25298                       # number of Writeback hits
system.l2.avg_blocked_cycles::no_mshrs       no_value                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.l2.avg_refs                           5.389441                       # Average number of references to valid blocks.
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.demand_accesses                      101872                       # number of demand (read+write) accesses
system.l2.demand_avg_miss_latency        100130.095247                       # average overall miss latency
system.l2.demand_avg_mshr_miss_latency   84733.208444                       # average overall mshr miss latency
system.l2.demand_hits                           80811                       # number of demand (read+write) hits
system.l2.demand_miss_latency              2108839936                       # number of demand (read+write) miss cycles
system.l2.demand_miss_rate                   0.206740                       # miss rate for demand accesses
system.l2.demand_misses                         21061                       # number of demand (read+write) misses
system.l2.demand_mshr_hits                          3                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_miss_latency         1784142437                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_rate              0.206691                       # mshr miss rate for demand accesses
system.l2.demand_mshr_misses                    21056                       # number of demand (read+write) MSHR misses
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.mshr_cap_events                           0                       # number of times MSHR cap was activated
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.l2.occ_%::0                           0.209576                       # Average percentage of cache occupancy
system.l2.occ_%::1                           0.104166                       # Average percentage of cache occupancy
system.l2.occ_blocks::0                   3433.699591                       # Average occupied blocks per context
system.l2.occ_blocks::1                   1706.663342                       # Average occupied blocks per context
system.l2.overall_accesses                     101872                       # number of overall (read+write) accesses
system.l2.overall_avg_miss_latency       100130.095247                       # average overall miss latency
system.l2.overall_avg_mshr_miss_latency  74607.204644                       # average overall mshr miss latency
system.l2.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.l2.overall_hits                          80811                       # number of overall hits
system.l2.overall_miss_latency             2108839936                       # number of overall miss cycles
system.l2.overall_miss_rate                  0.206740                       # miss rate for overall accesses
system.l2.overall_misses                        21061                       # number of overall misses
system.l2.overall_mshr_hits                         3                       # number of overall MSHR hits
system.l2.overall_mshr_miss_latency        2377731612                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_rate             0.312844                       # mshr miss rate for overall accesses
system.l2.overall_mshr_misses                   31870                       # number of overall MSHR misses
system.l2.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.l2.prefetch_accuracy                  0.909377                       # ratio of good prefetches to total prefetches
system.l2.prefetch_hits                          9834                       # number of prefetched blocks that were accessed
system.l2.prefetcher.num_hwpf_already_in_prefetcher         7642                       # number of hwpf that were already in the prefetch queue
system.l2.prefetcher.num_hwpf_evicted               0                       # number of hwpf removed due to no buffer left
system.l2.prefetcher.num_hwpf_identified        18513                       # number of hwpf identified
system.l2.prefetcher.num_hwpf_issued            10814                       # number of hwpf issued
system.l2.prefetcher.num_hwpf_removed_MSHR_hit           57                       # number of hwpf removed because MSHR allocated
system.l2.prefetcher.num_hwpf_span_page             0                       # number of hwpf spanning a virtual page
system.l2.prefetcher.num_hwpf_squashed_from_miss            0                       # number of hwpf that got squashed due to a miss aborting calculation time
system.l2.replacements                           9315                       # number of replacements
system.l2.sampled_refs                          17217                       # Sample count of references to valid blocks.
system.l2.soft_prefetch_mshr_full                   0                       # number of mshr full events for SW prefetching instrutions
system.l2.tagsinuse                       5140.362933                       # Cycle average of tags in use
system.l2.total_refs                            92790                       # Total number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.writebacks                             8741                       # number of writebacks
system.switch_cpus.dtb.data_accesses          3533281                       # DTB accesses
system.switch_cpus.dtb.data_acv                     0                       # DTB access violations
system.switch_cpus.dtb.data_hits              3533187                       # DTB hits
system.switch_cpus.dtb.data_misses                 94                       # DTB misses
system.switch_cpus.dtb.fetch_accesses               0                       # ITB accesses
system.switch_cpus.dtb.fetch_acv                    0                       # ITB acv
system.switch_cpus.dtb.fetch_hits                   0                       # ITB hits
system.switch_cpus.dtb.fetch_misses                 0                       # ITB misses
system.switch_cpus.dtb.read_accesses          2118869                       # DTB read accesses
system.switch_cpus.dtb.read_acv                     0                       # DTB read access violations
system.switch_cpus.dtb.read_hits              2118830                       # DTB read hits
system.switch_cpus.dtb.read_misses                 39                       # DTB read misses
system.switch_cpus.dtb.write_accesses         1414412                       # DTB write accesses
system.switch_cpus.dtb.write_acv                    0                       # DTB write access violations
system.switch_cpus.dtb.write_hits             1414357                       # DTB write hits
system.switch_cpus.dtb.write_misses                55                       # DTB write misses
system.switch_cpus.idle_fraction                    1                       # Percentage of idle cycles
system.switch_cpus.itb.data_accesses                0                       # DTB accesses
system.switch_cpus.itb.data_acv                     0                       # DTB access violations
system.switch_cpus.itb.data_hits                    0                       # DTB hits
system.switch_cpus.itb.data_misses                  0                       # DTB misses
system.switch_cpus.itb.fetch_accesses        10000112                       # ITB accesses
system.switch_cpus.itb.fetch_acv                    0                       # ITB acv
system.switch_cpus.itb.fetch_hits            10000095                       # ITB hits
system.switch_cpus.itb.fetch_misses                17                       # ITB misses
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.read_acv                     0                       # DTB read access violations
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.write_acv                    0                       # DTB write access violations
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.not_idle_fraction                0                       # Percentage of non-idle cycles
system.switch_cpus.numCycles                 30147145                       # number of cpu cycles simulated
system.switch_cpus.num_insts                 10000001                       # Number of instructions executed
system.switch_cpus.num_refs                   3723635                       # Number of memory references
system.switch_cpus_1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus_1.BPredUnit.BTBHits         265508                       # Number of BTB hits
system.switch_cpus_1.BPredUnit.BTBLookups       431706                       # Number of BTB lookups
system.switch_cpus_1.BPredUnit.RASInCorrect            7                       # Number of incorrect RAS predictions.
system.switch_cpus_1.BPredUnit.condIncorrect        40268                       # Number of conditional branches incorrect
system.switch_cpus_1.BPredUnit.condPredicted       494344                       # Number of conditional branches predicted
system.switch_cpus_1.BPredUnit.lookups         511691                       # Number of BP lookups
system.switch_cpus_1.BPredUnit.usedRAS           5834                       # Number of times the RAS was used to get a target.
system.switch_cpus_1.commit.COM:branches       363562                       # Number of branches committed
system.switch_cpus_1.commit.COM:bw_lim_events       373300                       # number cycles where commit BW limit reached
system.switch_cpus_1.commit.COM:bw_limited            0                       # number of insts not committed due to BW limits
system.switch_cpus_1.commit.COM:committed_per_cycle::samples      6307007                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::mean     1.611784                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::stdev     2.379440                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::0      3357763     53.24%     53.24% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::1       903790     14.33%     67.57% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::2       415692      6.59%     74.16% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::3       402503      6.38%     80.54% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::4       403616      6.40%     86.94% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::5       191846      3.04%     89.98% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::6       146724      2.33%     92.31% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::7       111773      1.77%     94.08% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::8       373300      5.92%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::total      6307007                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:count        10165532                       # Number of instructions committed
system.switch_cpus_1.commit.COM:loads         2313029                       # Number of loads committed
system.switch_cpus_1.commit.COM:membars             0                       # Number of memory barriers committed
system.switch_cpus_1.commit.COM:refs          3782914                       # Number of memory references committed
system.switch_cpus_1.commit.COM:swp_count            0                       # Number of s/w prefetches committed
system.switch_cpus_1.commit.branchMispredicts        40239                       # The number of times a branch was mispredicted
system.switch_cpus_1.commit.commitCommittedInsts     10165532                       # The number of committed instructions
system.switch_cpus_1.commit.commitSquashedInsts      1327463                       # The number of squashed insts skipped by commit
system.switch_cpus_1.committedInsts          10000007                       # Number of Instructions Simulated
system.switch_cpus_1.committedInsts_total     10000007                       # Number of Instructions Simulated
system.switch_cpus_1.cpi                     0.673416                       # CPI: Cycles Per Instruction
system.switch_cpus_1.cpi_total               0.673416                       # CPI: Total CPI of All Threads
system.switch_cpus_1.decode.DECODE:BlockedCycles       984058                       # Number of cycles decode is blocked
system.switch_cpus_1.decode.DECODE:BranchMispred           42                       # Number of times decode detected a branch misprediction
system.switch_cpus_1.decode.DECODE:BranchResolved        11463                       # Number of times decode resolved a branch
system.switch_cpus_1.decode.DECODE:DecodedInsts     13448388                       # Number of instructions handled by decode
system.switch_cpus_1.decode.DECODE:IdleCycles      3385695                       # Number of cycles decode is idle
system.switch_cpus_1.decode.DECODE:RunCycles      1925108                       # Number of cycles decode is running
system.switch_cpus_1.decode.DECODE:SquashCycles       252968                       # Number of cycles decode is squashing
system.switch_cpus_1.decode.DECODE:SquashedInsts           83                       # Number of squashed instructions handled by decode
system.switch_cpus_1.decode.DECODE:UnblockCycles        12145                       # Number of cycles decode is unblocking
system.switch_cpus_1.dtb.data_accesses        4078778                       # DTB accesses
system.switch_cpus_1.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus_1.dtb.data_hits            4077106                       # DTB hits
system.switch_cpus_1.dtb.data_misses             1672                       # DTB misses
system.switch_cpus_1.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus_1.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus_1.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus_1.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus_1.dtb.read_accesses        2489910                       # DTB read accesses
system.switch_cpus_1.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus_1.dtb.read_hits            2489624                       # DTB read hits
system.switch_cpus_1.dtb.read_misses              286                       # DTB read misses
system.switch_cpus_1.dtb.write_accesses       1588868                       # DTB write accesses
system.switch_cpus_1.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus_1.dtb.write_hits           1587482                       # DTB write hits
system.switch_cpus_1.dtb.write_misses            1386                       # DTB write misses
system.switch_cpus_1.fetch.Branches            511691                       # Number of branches that fetch encountered
system.switch_cpus_1.fetch.CacheLines         1274640                       # Number of cache lines fetched
system.switch_cpus_1.fetch.Cycles             3237256                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus_1.fetch.IcacheSquashes        60002                       # Number of outstanding Icache misses that were squashed
system.switch_cpus_1.fetch.Insts             13621703                       # Number of instructions fetch has processed
system.switch_cpus_1.fetch.SquashCycles        166718                       # Number of cycles fetch has spent squashing
system.switch_cpus_1.fetch.branchRate        0.075984                       # Number of branch fetches per cycle
system.switch_cpus_1.fetch.icacheStallCycles      1274640                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus_1.fetch.predictedBranches       271342                       # Number of branches that fetch has predicted taken
system.switch_cpus_1.fetch.rate              2.022775                       # Number of inst fetches per cycle
system.switch_cpus_1.fetch.rateDist::samples      6559975                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::mean     2.076487                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::stdev     3.357149                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::0        4597378     70.08%     70.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::1          38871      0.59%     70.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::2          76417      1.16%     71.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::3          66540      1.01%     72.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::4         173075      2.64%     75.49% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::5          60805      0.93%     76.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::6          50696      0.77%     77.19% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::7          39667      0.60%     77.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::8        1456526     22.20%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::total      6559975                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.idleCycles                174190                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus_1.iew.EXEC:branches         379825                       # Number of branches executed
system.switch_cpus_1.iew.EXEC:nop              178891                       # number of nop insts executed
system.switch_cpus_1.iew.EXEC:rate           1.618661                       # Inst execution rate
system.switch_cpus_1.iew.EXEC:refs            4301396                       # number of memory reference insts executed
system.switch_cpus_1.iew.EXEC:stores          1639429                       # Number of stores executed
system.switch_cpus_1.iew.EXEC:swp                   0                       # number of swp insts executed
system.switch_cpus_1.iew.WB:consumers         7573862                       # num instructions consuming a value
system.switch_cpus_1.iew.WB:count            10566929                       # cumulative count of insts written-back
system.switch_cpus_1.iew.WB:fanout           0.753315                       # average fanout of values written-back
system.switch_cpus_1.iew.WB:penalized               0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus_1.iew.WB:penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus_1.iew.WB:producers         5705507                       # num instructions producing a value
system.switch_cpus_1.iew.WB:rate             1.569152                       # insts written-back per cycle
system.switch_cpus_1.iew.WB:sent             10572262                       # cumulative count of insts sent to commit
system.switch_cpus_1.iew.branchMispredicts        42252                       # Number of branch mispredicts detected at execute
system.switch_cpus_1.iew.iewBlockCycles         65070                       # Number of cycles IEW is blocking
system.switch_cpus_1.iew.iewDispLoadInsts      2737107                       # Number of dispatched load instructions
system.switch_cpus_1.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus_1.iew.iewDispSquashedInsts       457982                       # Number of squashed instructions skipped by dispatch
system.switch_cpus_1.iew.iewDispStoreInsts      1833622                       # Number of dispatched store instructions
system.switch_cpus_1.iew.iewDispatchedInsts     11495219                       # Number of instructions dispatched to IQ
system.switch_cpus_1.iew.iewExecLoadInsts      2661967                       # Number of load instructions executed
system.switch_cpus_1.iew.iewExecSquashedInsts       126703                       # Number of squashed instructions skipped in execute
system.switch_cpus_1.iew.iewExecutedInsts     10900332                       # Number of executed instructions
system.switch_cpus_1.iew.iewIQFullEvents         1548                       # Number of times the IQ has become full, causing a stall
system.switch_cpus_1.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus_1.iew.iewLSQFullEvents          203                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus_1.iew.iewSquashCycles       252968                       # Number of cycles IEW is squashing
system.switch_cpus_1.iew.iewUnblockCycles         4617                       # Number of cycles IEW is unblocking
system.switch_cpus_1.iew.lsq.thread.0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus_1.iew.lsq.thread.0.cacheBlocked       321250                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus_1.iew.lsq.thread.0.forwLoads        36781                       # Number of loads that had data forwarded from stores
system.switch_cpus_1.iew.lsq.thread.0.ignoredResponses            7                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus_1.iew.lsq.thread.0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread.0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread.0.memOrderViolation         3177                       # Number of memory ordering violations
system.switch_cpus_1.iew.lsq.thread.0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus_1.iew.lsq.thread.0.squashedLoads       424054                       # Number of loads squashed
system.switch_cpus_1.iew.lsq.thread.0.squashedStores       363726                       # Number of stores squashed
system.switch_cpus_1.iew.memOrderViolationEvents         3177                       # Number of memory order violations
system.switch_cpus_1.iew.predictedNotTakenIncorrect         3470                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus_1.iew.predictedTakenIncorrect        38782                       # Number of branches that were predicted taken incorrectly
system.switch_cpus_1.ipc                     1.484966                       # IPC: Instructions Per Cycle
system.switch_cpus_1.ipc_total               1.484966                       # IPC: Total IPC of All Threads
system.switch_cpus_1.iq.ISSUE:FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntAlu      4083401     37.03%     37.03% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntMult       388657      3.52%     40.56% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntDiv            0      0.00%     40.56% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatAdd      1331315     12.07%     52.63% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatCmp            0      0.00%     52.63% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatCvt        18073      0.16%     52.79% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatMult       851273      7.72%     60.51% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatDiv         6162      0.06%     60.57% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatSqrt            0      0.00%     60.57% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::MemRead      2691124     24.40%     84.97% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::MemWrite      1657031     15.03%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::total     11027036                       # Type of FU issued
system.switch_cpus_1.iq.ISSUE:fu_busy_cnt       388702                       # FU busy when requested
system.switch_cpus_1.iq.ISSUE:fu_busy_rate     0.035250                       # FU busy rate (busy events/executed inst)
system.switch_cpus_1.iq.ISSUE:fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntAlu        51549     13.26%     13.26% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntMult        52743     13.57%     26.83% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntDiv            0      0.00%     26.83% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatAdd        16473      4.24%     31.07% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatCmp            0      0.00%     31.07% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatCvt            0      0.00%     31.07% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatMult        96876     24.92%     55.99% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatDiv            0      0.00%     55.99% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatSqrt            0      0.00%     55.99% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::MemRead       120272     30.94%     86.93% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::MemWrite        50789     13.07%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::samples      6559975                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::mean     1.680957                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::stdev     2.010689                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::0      2906600     44.31%     44.31% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::1      1002601     15.28%     59.59% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::2       671073     10.23%     69.82% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::3       588631      8.97%     78.79% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::4       630785      9.62%     88.41% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::5       357511      5.45%     93.86% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::6       256007      3.90%     97.76% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::7       104477      1.59%     99.36% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::8        42290      0.64%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::total      6559975                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:rate           1.637476                       # Inst issue rate
system.switch_cpus_1.iq.iqInstsAdded         11316328                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus_1.iq.iqInstsIssued        11027036                       # Number of instructions issued
system.switch_cpus_1.iq.iqSquashedInstsExamined      1316140                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus_1.iq.iqSquashedInstsIssued        37402                       # Number of squashed instructions issued
system.switch_cpus_1.iq.iqSquashedOperandsExamined       883248                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus_1.itb.data_accesses              0                       # DTB accesses
system.switch_cpus_1.itb.data_acv                   0                       # DTB access violations
system.switch_cpus_1.itb.data_hits                  0                       # DTB hits
system.switch_cpus_1.itb.data_misses                0                       # DTB misses
system.switch_cpus_1.itb.fetch_accesses       1274662                       # ITB accesses
system.switch_cpus_1.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus_1.itb.fetch_hits           1274640                       # ITB hits
system.switch_cpus_1.itb.fetch_misses              22                       # ITB misses
system.switch_cpus_1.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus_1.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus_1.itb.read_hits                  0                       # DTB read hits
system.switch_cpus_1.itb.read_misses                0                       # DTB read misses
system.switch_cpus_1.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus_1.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus_1.itb.write_hits                 0                       # DTB write hits
system.switch_cpus_1.itb.write_misses               0                       # DTB write misses
system.switch_cpus_1.memDep0.conflictingLoads       610591                       # Number of conflicting loads.
system.switch_cpus_1.memDep0.conflictingStores       449115                       # Number of conflicting stores.
system.switch_cpus_1.memDep0.insertedLoads      2737107                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus_1.memDep0.insertedStores      1833622                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus_1.numCycles                6734165                       # number of cpu cycles simulated
system.switch_cpus_1.rename.RENAME:BlockCycles       490148                       # Number of cycles rename is blocking
system.switch_cpus_1.rename.RENAME:CommittedMaps      8012480                       # Number of HB maps that are committed
system.switch_cpus_1.rename.RENAME:IQFullEvents        58241                       # Number of times rename has blocked due to IQ full
system.switch_cpus_1.rename.RENAME:IdleCycles      3509802                       # Number of cycles rename is idle
system.switch_cpus_1.rename.RENAME:LSQFullEvents       436868                       # Number of times rename has blocked due to LSQ full
system.switch_cpus_1.rename.RENAME:ROBFullEvents          226                       # Number of times rename has blocked due to ROB full
system.switch_cpus_1.rename.RENAME:RenameLookups     19677515                       # Number of register rename lookups that rename has made
system.switch_cpus_1.rename.RENAME:RenamedInsts     13002029                       # Number of instructions processed by rename
system.switch_cpus_1.rename.RENAME:RenamedOperands      9874288                       # Number of destination operands rename has renamed
system.switch_cpus_1.rename.RENAME:RunCycles      1809477                       # Number of cycles rename is running
system.switch_cpus_1.rename.RENAME:SquashCycles       252968                       # Number of cycles rename is squashing
system.switch_cpus_1.rename.RENAME:UnblockCycles       497579                       # Number of cycles rename is unblocking
system.switch_cpus_1.rename.RENAME:UndoneMaps      1861751                       # Number of HB maps that are undone due to squashing
system.switch_cpus_1.rename.RENAME:serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus_1.rename.RENAME:serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus_1.rename.RENAME:skidInsts       960676                       # count of insts added to the skid buffer
system.switch_cpus_1.rename.RENAME:tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus_1.timesIdled                 28348                       # Number of times that the entire CPU went into an idle state and unscheduled itself

---------- End Simulation Statistics   ----------
