Analysis & Synthesis report for Camera
Wed Dec 11 17:37:22 2019
Quartus II Version 10.0 Build 218 06/27/2010 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. Analysis & Synthesis IP Cores Summary
 11. State Machine - |Camera|I2C_CCD_Config:u8|mSetup_ST
 12. User-Specified and Inferred Latches
 13. Registers Removed During Synthesis
 14. Removed Registers Triggering Further Register Optimizations
 15. General Register Statistics
 16. Inverted Register Statistics
 17. Multiplexer Restructuring Statistics (Restructuring Performed)
 18. Source assignments for RAW2RGB:u4|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_rmu:auto_generated|altsyncram_0ka1:altsyncram2
 19. Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_neh1:auto_generated
 20. Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_neh1:auto_generated|a_graycounter_t57:rdptr_g1p
 21. Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_neh1:auto_generated|a_graycounter_ojc:wrptr_g1p
 22. Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_neh1:auto_generated|altsyncram_rj31:fifo_ram
 23. Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_neh1:auto_generated|dffpipe_gd9:rs_brp
 24. Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_neh1:auto_generated|dffpipe_gd9:rs_bwp
 25. Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_neh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp
 26. Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_neh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13
 27. Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_neh1:auto_generated|dffpipe_9d9:wraclr
 28. Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_neh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp
 29. Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_neh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe18
 30. Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_neh1:auto_generated
 31. Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_neh1:auto_generated|a_graycounter_t57:rdptr_g1p
 32. Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_neh1:auto_generated|a_graycounter_ojc:wrptr_g1p
 33. Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_neh1:auto_generated|altsyncram_rj31:fifo_ram
 34. Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_neh1:auto_generated|dffpipe_gd9:rs_brp
 35. Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_neh1:auto_generated|dffpipe_gd9:rs_bwp
 36. Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_neh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp
 37. Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_neh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13
 38. Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_neh1:auto_generated|dffpipe_9d9:wraclr
 39. Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_neh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp
 40. Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_neh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe18
 41. Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ffh1:auto_generated
 42. Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ffh1:auto_generated|a_graycounter_s57:rdptr_g1p
 43. Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ffh1:auto_generated|a_graycounter_pjc:wrptr_g1p
 44. Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ffh1:auto_generated|altsyncram_sj31:fifo_ram
 45. Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ffh1:auto_generated|alt_synch_pipe_kkd:rs_dgwp
 46. Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ffh1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12
 47. Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ffh1:auto_generated|dffpipe_9d9:wraclr
 48. Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ffh1:auto_generated|dffpipe_gd9:ws_brp
 49. Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ffh1:auto_generated|dffpipe_gd9:ws_bwp
 50. Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ffh1:auto_generated|alt_synch_pipe_lkd:ws_dgrp
 51. Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ffh1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15
 52. Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ffh1:auto_generated
 53. Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ffh1:auto_generated|a_graycounter_s57:rdptr_g1p
 54. Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ffh1:auto_generated|a_graycounter_pjc:wrptr_g1p
 55. Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ffh1:auto_generated|altsyncram_sj31:fifo_ram
 56. Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ffh1:auto_generated|alt_synch_pipe_kkd:rs_dgwp
 57. Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ffh1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12
 58. Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ffh1:auto_generated|dffpipe_9d9:wraclr
 59. Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ffh1:auto_generated|dffpipe_gd9:ws_brp
 60. Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ffh1:auto_generated|dffpipe_gd9:ws_bwp
 61. Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ffh1:auto_generated|alt_synch_pipe_lkd:ws_dgrp
 62. Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ffh1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15
 63. Parameter Settings for User Entity Instance: CCD_Capture:u3
 64. Parameter Settings for User Entity Instance: RAW2RGB:u4|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component
 65. Parameter Settings for User Entity Instance: sdram_pll:u6|altpll:altpll_component
 66. Parameter Settings for User Entity Instance: Sdram_Control:u7
 67. Parameter Settings for User Entity Instance: Sdram_Control:u7|control_interface:u_control_interface
 68. Parameter Settings for User Entity Instance: Sdram_Control:u7|command:u_command
 69. Parameter Settings for User Entity Instance: Sdram_Control:u7|sdr_data_path:u_sdr_data_path
 70. Parameter Settings for User Entity Instance: Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component
 71. Parameter Settings for User Entity Instance: Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component
 72. Parameter Settings for User Entity Instance: Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component
 73. Parameter Settings for User Entity Instance: Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component
 74. Parameter Settings for User Entity Instance: I2C_CCD_Config:u8
 75. Parameter Settings for User Entity Instance: ltp_controller:u1
 76. Parameter Settings for Inferred Entity Instance: ltp_controller:u1|lpm_mult:Mult0
 77. Parameter Settings for Inferred Entity Instance: ltp_controller:u1|lpm_mult:Mult1
 78. altshift_taps Parameter Settings by Entity Instance
 79. altpll Parameter Settings by Entity Instance
 80. lpm_mult Parameter Settings by Entity Instance
 81. Port Connectivity Checks: "ltp_controller:u1"
 82. Port Connectivity Checks: "Sdram_Control:u7|sdr_data_path:u_sdr_data_path"
 83. Port Connectivity Checks: "Sdram_Control:u7|control_interface:u_control_interface"
 84. Port Connectivity Checks: "Sdram_Control:u7"
 85. Port Connectivity Checks: "RAW2RGB:u4|Line_Buffer:L1"
 86. Port Connectivity Checks: "RAW2RGB:u4"
 87. Analysis & Synthesis Messages
 88. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+------------------------------------+------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Wed Dec 11 17:37:21 2019    ;
; Quartus II Version                 ; 10.0 Build 218 06/27/2010 SJ Web Edition ;
; Revision Name                      ; Camera                                   ;
; Top-level Entity Name              ; Camera                                   ;
; Family                             ; Cyclone IV E                             ;
; Total logic elements               ; 10,481                                   ;
;     Total combinational functions  ; 10,093                                   ;
;     Dedicated logic registers      ; 1,093                                    ;
; Total registers                    ; 1093                                     ;
; Total pins                         ; 476                                      ;
; Total virtual pins                 ; 0                                        ;
; Total memory bits                  ; 47,824                                   ;
; Embedded Multiplier 9-bit elements ; 4                                        ;
; Total PLLs                         ; 1                                        ;
+------------------------------------+------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE115F29C7      ;                    ;
; Top-level entity name                                                      ; Camera             ; Camera             ;
; Family name                                                                ; Cyclone IV E       ; Stratix II         ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                      ;
+-----------------------------------+-----------------+------------------------------+------------------------------------------------------------------------+
; File Name with User-Entered Path  ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                           ;
+-----------------------------------+-----------------+------------------------------+------------------------------------------------------------------------+
; Sdram_Control/Sdram_WR_FIFO.v     ; yes             ; User Wizard-Generated File   ; C:/Users/NIUECE5F/Desktop/Camera/Sdram_Control/Sdram_WR_FIFO.v         ;
; Sdram_Control/Sdram_RD_FIFO.v     ; yes             ; User Wizard-Generated File   ; C:/Users/NIUECE5F/Desktop/Camera/Sdram_Control/Sdram_RD_FIFO.v         ;
; Sdram_Control/Sdram_Params.h      ; yes             ; User Unspecified File        ; C:/Users/NIUECE5F/Desktop/Camera/Sdram_Control/Sdram_Params.h          ;
; Sdram_Control/Sdram_Control.v     ; yes             ; User Verilog HDL File        ; C:/Users/NIUECE5F/Desktop/Camera/Sdram_Control/Sdram_Control.v         ;
; Sdram_Control/sdr_data_path.v     ; yes             ; User Verilog HDL File        ; C:/Users/NIUECE5F/Desktop/Camera/Sdram_Control/sdr_data_path.v         ;
; Sdram_Control/control_interface.v ; yes             ; User Verilog HDL File        ; C:/Users/NIUECE5F/Desktop/Camera/Sdram_Control/control_interface.v     ;
; Sdram_Control/command.v           ; yes             ; User Verilog HDL File        ; C:/Users/NIUECE5F/Desktop/Camera/Sdram_Control/command.v               ;
; V/SEG7_LUT_8.v                    ; yes             ; User Verilog HDL File        ; C:/Users/NIUECE5F/Desktop/Camera/V/SEG7_LUT_8.v                        ;
; V/SEG7_LUT.v                      ; yes             ; User Verilog HDL File        ; C:/Users/NIUECE5F/Desktop/Camera/V/SEG7_LUT.v                          ;
; V/sdram_pll.v                     ; yes             ; User Wizard-Generated File   ; C:/Users/NIUECE5F/Desktop/Camera/V/sdram_pll.v                         ;
; V/Reset_Delay.v                   ; yes             ; User Verilog HDL File        ; C:/Users/NIUECE5F/Desktop/Camera/V/Reset_Delay.v                       ;
; V/RAW2RGB.v                       ; yes             ; User Verilog HDL File        ; C:/Users/NIUECE5F/Desktop/Camera/V/RAW2RGB.v                           ;
; V/ltp_controller.v                ; yes             ; User Verilog HDL File        ; C:/Users/NIUECE5F/Desktop/Camera/V/ltp_controller.v                    ;
; V/Line_Buffer.v                   ; yes             ; User Wizard-Generated File   ; C:/Users/NIUECE5F/Desktop/Camera/V/Line_Buffer.v                       ;
; V/I2C_Controller.v                ; yes             ; User Verilog HDL File        ; C:/Users/NIUECE5F/Desktop/Camera/V/I2C_Controller.v                    ;
; V/I2C_CCD_Config.v                ; yes             ; User Verilog HDL File        ; C:/Users/NIUECE5F/Desktop/Camera/V/I2C_CCD_Config.v                    ;
; V/CCD_Capture.v                   ; yes             ; User Verilog HDL File        ; C:/Users/NIUECE5F/Desktop/Camera/V/CCD_Capture.v                       ;
; camera.v                          ; yes             ; Auto-Found Verilog HDL File  ; C:/Users/NIUECE5F/Desktop/Camera/camera.v                              ;
; altshift_taps.tdf                 ; yes             ; Megafunction                 ; c:/altera/10.0/quartus/libraries/megafunctions/altshift_taps.tdf       ;
; db/shift_taps_rmu.tdf             ; yes             ; Auto-Generated Megafunction  ; C:/Users/NIUECE5F/Desktop/Camera/db/shift_taps_rmu.tdf                 ;
; db/altsyncram_0ka1.tdf            ; yes             ; Auto-Generated Megafunction  ; C:/Users/NIUECE5F/Desktop/Camera/db/altsyncram_0ka1.tdf                ;
; db/cntr_auf.tdf                   ; yes             ; Auto-Generated Megafunction  ; C:/Users/NIUECE5F/Desktop/Camera/db/cntr_auf.tdf                       ;
; db/cmpr_7ic.tdf                   ; yes             ; Auto-Generated Megafunction  ; C:/Users/NIUECE5F/Desktop/Camera/db/cmpr_7ic.tdf                       ;
; altpll.tdf                        ; yes             ; Megafunction                 ; c:/altera/10.0/quartus/libraries/megafunctions/altpll.tdf              ;
; db/altpll_qsr2.tdf                ; yes             ; Auto-Generated Megafunction  ; C:/Users/NIUECE5F/Desktop/Camera/db/altpll_qsr2.tdf                    ;
; dcfifo_mixed_widths.tdf           ; yes             ; Megafunction                 ; c:/altera/10.0/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf ;
; db/dcfifo_neh1.tdf                ; yes             ; Auto-Generated Megafunction  ; C:/Users/NIUECE5F/Desktop/Camera/db/dcfifo_neh1.tdf                    ;
; db/a_gray2bin_ugb.tdf             ; yes             ; Auto-Generated Megafunction  ; C:/Users/NIUECE5F/Desktop/Camera/db/a_gray2bin_ugb.tdf                 ;
; db/a_graycounter_t57.tdf          ; yes             ; Auto-Generated Megafunction  ; C:/Users/NIUECE5F/Desktop/Camera/db/a_graycounter_t57.tdf              ;
; db/a_graycounter_ojc.tdf          ; yes             ; Auto-Generated Megafunction  ; C:/Users/NIUECE5F/Desktop/Camera/db/a_graycounter_ojc.tdf              ;
; db/altsyncram_rj31.tdf            ; yes             ; Auto-Generated Megafunction  ; C:/Users/NIUECE5F/Desktop/Camera/db/altsyncram_rj31.tdf                ;
; db/dffpipe_gd9.tdf                ; yes             ; Auto-Generated Megafunction  ; C:/Users/NIUECE5F/Desktop/Camera/db/dffpipe_gd9.tdf                    ;
; db/alt_synch_pipe_ikd.tdf         ; yes             ; Auto-Generated Megafunction  ; C:/Users/NIUECE5F/Desktop/Camera/db/alt_synch_pipe_ikd.tdf             ;
; db/dffpipe_hd9.tdf                ; yes             ; Auto-Generated Megafunction  ; C:/Users/NIUECE5F/Desktop/Camera/db/dffpipe_hd9.tdf                    ;
; db/dffpipe_9d9.tdf                ; yes             ; Auto-Generated Megafunction  ; C:/Users/NIUECE5F/Desktop/Camera/db/dffpipe_9d9.tdf                    ;
; db/alt_synch_pipe_jkd.tdf         ; yes             ; Auto-Generated Megafunction  ; C:/Users/NIUECE5F/Desktop/Camera/db/alt_synch_pipe_jkd.tdf             ;
; db/dffpipe_id9.tdf                ; yes             ; Auto-Generated Megafunction  ; C:/Users/NIUECE5F/Desktop/Camera/db/dffpipe_id9.tdf                    ;
; db/cmpr_f66.tdf                   ; yes             ; Auto-Generated Megafunction  ; C:/Users/NIUECE5F/Desktop/Camera/db/cmpr_f66.tdf                       ;
; db/cntr_54e.tdf                   ; yes             ; Auto-Generated Megafunction  ; C:/Users/NIUECE5F/Desktop/Camera/db/cntr_54e.tdf                       ;
; db/dcfifo_ffh1.tdf                ; yes             ; Auto-Generated Megafunction  ; C:/Users/NIUECE5F/Desktop/Camera/db/dcfifo_ffh1.tdf                    ;
; db/a_graycounter_s57.tdf          ; yes             ; Auto-Generated Megafunction  ; C:/Users/NIUECE5F/Desktop/Camera/db/a_graycounter_s57.tdf              ;
; db/a_graycounter_pjc.tdf          ; yes             ; Auto-Generated Megafunction  ; C:/Users/NIUECE5F/Desktop/Camera/db/a_graycounter_pjc.tdf              ;
; db/altsyncram_sj31.tdf            ; yes             ; Auto-Generated Megafunction  ; C:/Users/NIUECE5F/Desktop/Camera/db/altsyncram_sj31.tdf                ;
; db/alt_synch_pipe_kkd.tdf         ; yes             ; Auto-Generated Megafunction  ; C:/Users/NIUECE5F/Desktop/Camera/db/alt_synch_pipe_kkd.tdf             ;
; db/dffpipe_jd9.tdf                ; yes             ; Auto-Generated Megafunction  ; C:/Users/NIUECE5F/Desktop/Camera/db/dffpipe_jd9.tdf                    ;
; db/alt_synch_pipe_lkd.tdf         ; yes             ; Auto-Generated Megafunction  ; C:/Users/NIUECE5F/Desktop/Camera/db/alt_synch_pipe_lkd.tdf             ;
; db/dffpipe_kd9.tdf                ; yes             ; Auto-Generated Megafunction  ; C:/Users/NIUECE5F/Desktop/Camera/db/dffpipe_kd9.tdf                    ;
; lpm_mult.tdf                      ; yes             ; Megafunction                 ; c:/altera/10.0/quartus/libraries/megafunctions/lpm_mult.tdf            ;
; db/mult_t5t.tdf                   ; yes             ; Auto-Generated Megafunction  ; C:/Users/NIUECE5F/Desktop/Camera/db/mult_t5t.tdf                       ;
; db/mult_p5t.tdf                   ; yes             ; Auto-Generated Megafunction  ; C:/Users/NIUECE5F/Desktop/Camera/db/mult_p5t.tdf                       ;
+-----------------------------------+-----------------+------------------------------+------------------------------------------------------------------------+


+--------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                              ;
+---------------------------------------------+----------------------------+
; Resource                                    ; Usage                      ;
+---------------------------------------------+----------------------------+
; Estimated Total logic elements              ; 10,481                     ;
;                                             ;                            ;
; Total combinational functions               ; 10093                      ;
; Logic element usage by number of LUT inputs ;                            ;
;     -- 4 input functions                    ; 7651                       ;
;     -- 3 input functions                    ; 1763                       ;
;     -- <=2 input functions                  ; 679                        ;
;                                             ;                            ;
; Logic elements by mode                      ;                            ;
;     -- normal mode                          ; 9669                       ;
;     -- arithmetic mode                      ; 424                        ;
;                                             ;                            ;
; Total registers                             ; 1093                       ;
;     -- Dedicated logic registers            ; 1093                       ;
;     -- I/O registers                        ; 0                          ;
;                                             ;                            ;
; I/O pins                                    ; 476                        ;
; Total memory bits                           ; 47824                      ;
; Embedded Multiplier 9-bit elements          ; 4                          ;
; Total PLLs                                  ; 1                          ;
;     -- PLLs                                 ; 1                          ;
;                                             ;                            ;
; Maximum fan-out node                        ; ltp_controller:u1|y_cnt[4] ;
; Maximum fan-out                             ; 2525                       ;
; Total fan-out                               ; 43340                      ;
; Average fan-out                             ; 3.51                       ;
+---------------------------------------------+----------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                       ;
+--------------------------------------------------------------+-------------------+--------------+-------------+------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                   ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Blocks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                ; Library Name ;
+--------------------------------------------------------------+-------------------+--------------+-------------+------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |Camera                                                      ; 10093 (1)         ; 1093 (14)    ; 47824       ; 0          ; 4            ; 0       ; 2         ; 476  ; 0            ; |Camera                                                                                                                                                                            ;              ;
;    |CCD_Capture:u3|                                          ; 88 (88)           ; 80 (80)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |Camera|CCD_Capture:u3                                                                                                                                                             ;              ;
;    |I2C_CCD_Config:u8|                                       ; 257 (195)         ; 134 (96)     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |Camera|I2C_CCD_Config:u8                                                                                                                                                          ;              ;
;       |I2C_Controller:u0|                                    ; 62 (62)           ; 38 (38)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |Camera|I2C_CCD_Config:u8|I2C_Controller:u0                                                                                                                                        ;              ;
;    |RAW2RGB:u4|                                              ; 138 (123)         ; 67 (57)      ; 19152       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |Camera|RAW2RGB:u4                                                                                                                                                                 ;              ;
;       |Line_Buffer:L1|                                       ; 15 (0)            ; 10 (0)       ; 19152       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |Camera|RAW2RGB:u4|Line_Buffer:L1                                                                                                                                                  ;              ;
;          |altshift_taps:ALTSHIFT_TAPS_component|             ; 15 (0)            ; 10 (0)       ; 19152       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |Camera|RAW2RGB:u4|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component                                                                                                            ;              ;
;             |shift_taps_rmu:auto_generated|                  ; 15 (0)            ; 10 (0)       ; 19152       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |Camera|RAW2RGB:u4|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_rmu:auto_generated                                                                              ;              ;
;                |altsyncram_0ka1:altsyncram2|                 ; 0 (0)             ; 0 (0)        ; 19152       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |Camera|RAW2RGB:u4|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_rmu:auto_generated|altsyncram_0ka1:altsyncram2                                                  ;              ;
;                |cntr_auf:cntr1|                              ; 15 (12)           ; 10 (10)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |Camera|RAW2RGB:u4|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_rmu:auto_generated|cntr_auf:cntr1                                                               ;              ;
;                   |cmpr_7ic:cmpr4|                           ; 3 (3)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |Camera|RAW2RGB:u4|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_rmu:auto_generated|cntr_auf:cntr1|cmpr_7ic:cmpr4                                                ;              ;
;    |Reset_Delay:u2|                                          ; 56 (56)           ; 37 (37)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |Camera|Reset_Delay:u2                                                                                                                                                             ;              ;
;    |SEG7_LUT_8:u5|                                           ; 56 (0)            ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |Camera|SEG7_LUT_8:u5                                                                                                                                                              ;              ;
;       |SEG7_LUT:u0|                                          ; 7 (7)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |Camera|SEG7_LUT_8:u5|SEG7_LUT:u0                                                                                                                                                  ;              ;
;       |SEG7_LUT:u1|                                          ; 7 (7)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |Camera|SEG7_LUT_8:u5|SEG7_LUT:u1                                                                                                                                                  ;              ;
;       |SEG7_LUT:u2|                                          ; 7 (7)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |Camera|SEG7_LUT_8:u5|SEG7_LUT:u2                                                                                                                                                  ;              ;
;       |SEG7_LUT:u3|                                          ; 7 (7)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |Camera|SEG7_LUT_8:u5|SEG7_LUT:u3                                                                                                                                                  ;              ;
;       |SEG7_LUT:u4|                                          ; 7 (7)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |Camera|SEG7_LUT_8:u5|SEG7_LUT:u4                                                                                                                                                  ;              ;
;       |SEG7_LUT:u5|                                          ; 7 (7)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |Camera|SEG7_LUT_8:u5|SEG7_LUT:u5                                                                                                                                                  ;              ;
;       |SEG7_LUT:u6|                                          ; 7 (7)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |Camera|SEG7_LUT_8:u5|SEG7_LUT:u6                                                                                                                                                  ;              ;
;       |SEG7_LUT:u7|                                          ; 7 (7)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |Camera|SEG7_LUT_8:u5|SEG7_LUT:u7                                                                                                                                                  ;              ;
;    |Sdram_Control:u7|                                        ; 757 (275)         ; 696 (157)    ; 28672       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |Camera|Sdram_Control:u7                                                                                                                                                           ;              ;
;       |Sdram_RD_FIFO:u_read1_fifo|                           ; 90 (0)            ; 108 (0)      ; 6656        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |Camera|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo                                                                                                                                ;              ;
;          |dcfifo_mixed_widths:dcfifo_mixed_widths_component| ; 90 (0)            ; 108 (0)      ; 6656        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |Camera|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component                                                                              ;              ;
;             |dcfifo_ffh1:auto_generated|                     ; 90 (18)           ; 108 (27)     ; 6656        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |Camera|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ffh1:auto_generated                                                   ;              ;
;                |a_gray2bin_ugb:wrptr_g_gray2bin|             ; 9 (9)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |Camera|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ffh1:auto_generated|a_gray2bin_ugb:wrptr_g_gray2bin                   ;              ;
;                |a_gray2bin_ugb:ws_dgrp_gray2bin|             ; 10 (10)           ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |Camera|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ffh1:auto_generated|a_gray2bin_ugb:ws_dgrp_gray2bin                   ;              ;
;                |a_graycounter_pjc:wrptr_g1p|                 ; 18 (18)           ; 13 (13)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |Camera|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ffh1:auto_generated|a_graycounter_pjc:wrptr_g1p                       ;              ;
;                |a_graycounter_s57:rdptr_g1p|                 ; 21 (21)           ; 13 (13)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |Camera|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ffh1:auto_generated|a_graycounter_s57:rdptr_g1p                       ;              ;
;                |alt_synch_pipe_kkd:rs_dgwp|                  ; 0 (0)             ; 18 (0)       ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |Camera|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ffh1:auto_generated|alt_synch_pipe_kkd:rs_dgwp                        ;              ;
;                   |dffpipe_jd9:dffpipe12|                    ; 0 (0)             ; 18 (18)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |Camera|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ffh1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12  ;              ;
;                |alt_synch_pipe_lkd:ws_dgrp|                  ; 0 (0)             ; 18 (0)       ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |Camera|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ffh1:auto_generated|alt_synch_pipe_lkd:ws_dgrp                        ;              ;
;                   |dffpipe_kd9:dffpipe15|                    ; 0 (0)             ; 18 (18)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |Camera|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ffh1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15  ;              ;
;                |altsyncram_sj31:fifo_ram|                    ; 0 (0)             ; 0 (0)        ; 6656        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |Camera|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ffh1:auto_generated|altsyncram_sj31:fifo_ram                          ;              ;
;                |cmpr_f66:rdempty_eq_comp|                    ; 6 (6)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |Camera|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ffh1:auto_generated|cmpr_f66:rdempty_eq_comp                          ;              ;
;                |cmpr_f66:wrfull_eq_comp|                     ; 5 (5)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |Camera|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ffh1:auto_generated|cmpr_f66:wrfull_eq_comp                           ;              ;
;                |cntr_54e:cntr_b|                             ; 3 (3)             ; 1 (1)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |Camera|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ffh1:auto_generated|cntr_54e:cntr_b                                   ;              ;
;                |dffpipe_9d9:wraclr|                          ; 0 (0)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |Camera|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ffh1:auto_generated|dffpipe_9d9:wraclr                                ;              ;
;                |dffpipe_gd9:ws_brp|                          ; 0 (0)             ; 8 (8)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |Camera|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ffh1:auto_generated|dffpipe_gd9:ws_brp                                ;              ;
;                |dffpipe_gd9:ws_bwp|                          ; 0 (0)             ; 8 (8)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |Camera|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ffh1:auto_generated|dffpipe_gd9:ws_bwp                                ;              ;
;       |Sdram_RD_FIFO:u_read2_fifo|                           ; 89 (0)            ; 108 (0)      ; 5632        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |Camera|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo                                                                                                                                ;              ;
;          |dcfifo_mixed_widths:dcfifo_mixed_widths_component| ; 89 (0)            ; 108 (0)      ; 5632        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |Camera|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component                                                                              ;              ;
;             |dcfifo_ffh1:auto_generated|                     ; 89 (17)           ; 108 (27)     ; 5632        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |Camera|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ffh1:auto_generated                                                   ;              ;
;                |a_gray2bin_ugb:wrptr_g_gray2bin|             ; 9 (9)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |Camera|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ffh1:auto_generated|a_gray2bin_ugb:wrptr_g_gray2bin                   ;              ;
;                |a_gray2bin_ugb:ws_dgrp_gray2bin|             ; 10 (10)           ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |Camera|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ffh1:auto_generated|a_gray2bin_ugb:ws_dgrp_gray2bin                   ;              ;
;                |a_graycounter_pjc:wrptr_g1p|                 ; 19 (19)           ; 13 (13)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |Camera|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ffh1:auto_generated|a_graycounter_pjc:wrptr_g1p                       ;              ;
;                |a_graycounter_s57:rdptr_g1p|                 ; 20 (20)           ; 13 (13)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |Camera|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ffh1:auto_generated|a_graycounter_s57:rdptr_g1p                       ;              ;
;                |alt_synch_pipe_kkd:rs_dgwp|                  ; 0 (0)             ; 18 (0)       ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |Camera|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ffh1:auto_generated|alt_synch_pipe_kkd:rs_dgwp                        ;              ;
;                   |dffpipe_jd9:dffpipe12|                    ; 0 (0)             ; 18 (18)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |Camera|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ffh1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12  ;              ;
;                |alt_synch_pipe_lkd:ws_dgrp|                  ; 0 (0)             ; 18 (0)       ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |Camera|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ffh1:auto_generated|alt_synch_pipe_lkd:ws_dgrp                        ;              ;
;                   |dffpipe_kd9:dffpipe15|                    ; 0 (0)             ; 18 (18)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |Camera|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ffh1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15  ;              ;
;                |altsyncram_sj31:fifo_ram|                    ; 0 (0)             ; 0 (0)        ; 5632        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |Camera|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ffh1:auto_generated|altsyncram_sj31:fifo_ram                          ;              ;
;                |cmpr_f66:rdempty_eq_comp|                    ; 6 (6)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |Camera|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ffh1:auto_generated|cmpr_f66:rdempty_eq_comp                          ;              ;
;                |cmpr_f66:wrfull_eq_comp|                     ; 5 (5)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |Camera|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ffh1:auto_generated|cmpr_f66:wrfull_eq_comp                           ;              ;
;                |cntr_54e:cntr_b|                             ; 3 (3)             ; 1 (1)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |Camera|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ffh1:auto_generated|cntr_54e:cntr_b                                   ;              ;
;                |dffpipe_9d9:wraclr|                          ; 0 (0)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |Camera|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ffh1:auto_generated|dffpipe_9d9:wraclr                                ;              ;
;                |dffpipe_gd9:ws_brp|                          ; 0 (0)             ; 8 (8)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |Camera|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ffh1:auto_generated|dffpipe_gd9:ws_brp                                ;              ;
;                |dffpipe_gd9:ws_bwp|                          ; 0 (0)             ; 8 (8)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |Camera|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ffh1:auto_generated|dffpipe_gd9:ws_bwp                                ;              ;
;       |Sdram_WR_FIFO:u_write1_fifo|                          ; 86 (0)            ; 109 (0)      ; 8192        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |Camera|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo                                                                                                                               ;              ;
;          |dcfifo_mixed_widths:dcfifo_mixed_widths_component| ; 86 (0)            ; 109 (0)      ; 8192        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |Camera|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component                                                                             ;              ;
;             |dcfifo_neh1:auto_generated|                     ; 86 (16)           ; 109 (28)     ; 8192        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |Camera|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_neh1:auto_generated                                                  ;              ;
;                |a_gray2bin_ugb:rdptr_g_gray2bin|             ; 10 (10)           ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |Camera|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_neh1:auto_generated|a_gray2bin_ugb:rdptr_g_gray2bin                  ;              ;
;                |a_gray2bin_ugb:rs_dgwp_gray2bin|             ; 10 (10)           ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |Camera|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_neh1:auto_generated|a_gray2bin_ugb:rs_dgwp_gray2bin                  ;              ;
;                |a_graycounter_ojc:wrptr_g1p|                 ; 16 (16)           ; 13 (13)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |Camera|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_neh1:auto_generated|a_graycounter_ojc:wrptr_g1p                      ;              ;
;                |a_graycounter_t57:rdptr_g1p|                 ; 20 (20)           ; 13 (13)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |Camera|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_neh1:auto_generated|a_graycounter_t57:rdptr_g1p                      ;              ;
;                |alt_synch_pipe_ikd:rs_dgwp|                  ; 0 (0)             ; 18 (0)       ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |Camera|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_neh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp                       ;              ;
;                   |dffpipe_hd9:dffpipe13|                    ; 0 (0)             ; 18 (18)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |Camera|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_neh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13 ;              ;
;                |alt_synch_pipe_jkd:ws_dgrp|                  ; 0 (0)             ; 18 (0)       ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |Camera|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_neh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp                       ;              ;
;                   |dffpipe_id9:dffpipe18|                    ; 0 (0)             ; 18 (18)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |Camera|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_neh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe18 ;              ;
;                |altsyncram_rj31:fifo_ram|                    ; 0 (0)             ; 0 (0)        ; 8192        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |Camera|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_neh1:auto_generated|altsyncram_rj31:fifo_ram                         ;              ;
;                |cmpr_f66:rdempty_eq_comp|                    ; 6 (6)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |Camera|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_neh1:auto_generated|cmpr_f66:rdempty_eq_comp                         ;              ;
;                |cmpr_f66:wrfull_eq_comp|                     ; 6 (6)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |Camera|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_neh1:auto_generated|cmpr_f66:wrfull_eq_comp                          ;              ;
;                |cntr_54e:cntr_b|                             ; 2 (2)             ; 1 (1)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |Camera|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_neh1:auto_generated|cntr_54e:cntr_b                                  ;              ;
;                |dffpipe_9d9:wraclr|                          ; 0 (0)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |Camera|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_neh1:auto_generated|dffpipe_9d9:wraclr                               ;              ;
;                |dffpipe_gd9:rs_brp|                          ; 0 (0)             ; 8 (8)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |Camera|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_neh1:auto_generated|dffpipe_gd9:rs_brp                               ;              ;
;                |dffpipe_gd9:rs_bwp|                          ; 0 (0)             ; 8 (8)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |Camera|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_neh1:auto_generated|dffpipe_gd9:rs_bwp                               ;              ;
;       |Sdram_WR_FIFO:u_write2_fifo|                          ; 86 (0)            ; 109 (0)      ; 8192        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |Camera|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo                                                                                                                               ;              ;
;          |dcfifo_mixed_widths:dcfifo_mixed_widths_component| ; 86 (0)            ; 109 (0)      ; 8192        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |Camera|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component                                                                             ;              ;
;             |dcfifo_neh1:auto_generated|                     ; 86 (16)           ; 109 (28)     ; 8192        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |Camera|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_neh1:auto_generated                                                  ;              ;
;                |a_gray2bin_ugb:rdptr_g_gray2bin|             ; 10 (10)           ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |Camera|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_neh1:auto_generated|a_gray2bin_ugb:rdptr_g_gray2bin                  ;              ;
;                |a_gray2bin_ugb:rs_dgwp_gray2bin|             ; 10 (10)           ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |Camera|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_neh1:auto_generated|a_gray2bin_ugb:rs_dgwp_gray2bin                  ;              ;
;                |a_graycounter_ojc:wrptr_g1p|                 ; 16 (16)           ; 13 (13)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |Camera|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_neh1:auto_generated|a_graycounter_ojc:wrptr_g1p                      ;              ;
;                |a_graycounter_t57:rdptr_g1p|                 ; 20 (20)           ; 13 (13)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |Camera|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_neh1:auto_generated|a_graycounter_t57:rdptr_g1p                      ;              ;
;                |alt_synch_pipe_ikd:rs_dgwp|                  ; 0 (0)             ; 18 (0)       ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |Camera|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_neh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp                       ;              ;
;                   |dffpipe_hd9:dffpipe13|                    ; 0 (0)             ; 18 (18)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |Camera|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_neh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13 ;              ;
;                |alt_synch_pipe_jkd:ws_dgrp|                  ; 0 (0)             ; 18 (0)       ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |Camera|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_neh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp                       ;              ;
;                   |dffpipe_id9:dffpipe18|                    ; 0 (0)             ; 18 (18)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |Camera|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_neh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe18 ;              ;
;                |altsyncram_rj31:fifo_ram|                    ; 0 (0)             ; 0 (0)        ; 8192        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |Camera|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_neh1:auto_generated|altsyncram_rj31:fifo_ram                         ;              ;
;                |cmpr_f66:rdempty_eq_comp|                    ; 6 (6)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |Camera|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_neh1:auto_generated|cmpr_f66:rdempty_eq_comp                         ;              ;
;                |cmpr_f66:wrfull_eq_comp|                     ; 6 (6)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |Camera|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_neh1:auto_generated|cmpr_f66:wrfull_eq_comp                          ;              ;
;                |cntr_54e:cntr_b|                             ; 2 (2)             ; 1 (1)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |Camera|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_neh1:auto_generated|cntr_54e:cntr_b                                  ;              ;
;                |dffpipe_9d9:wraclr|                          ; 0 (0)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |Camera|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_neh1:auto_generated|dffpipe_9d9:wraclr                               ;              ;
;                |dffpipe_gd9:rs_brp|                          ; 0 (0)             ; 8 (8)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |Camera|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_neh1:auto_generated|dffpipe_gd9:rs_brp                               ;              ;
;                |dffpipe_gd9:rs_bwp|                          ; 0 (0)             ; 8 (8)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |Camera|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_neh1:auto_generated|dffpipe_gd9:rs_bwp                               ;              ;
;       |command:u_command|                                    ; 65 (65)           ; 49 (49)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |Camera|Sdram_Control:u7|command:u_command                                                                                                                                         ;              ;
;       |control_interface:u_control_interface|                ; 66 (66)           ; 56 (56)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |Camera|Sdram_Control:u7|control_interface:u_control_interface                                                                                                                     ;              ;
;    |ltp_controller:u1|                                       ; 8740 (8740)       ; 65 (65)      ; 0           ; 0          ; 4            ; 0       ; 2         ; 0    ; 0            ; |Camera|ltp_controller:u1                                                                                                                                                          ;              ;
;       |lpm_mult:Mult0|                                       ; 0 (0)             ; 0 (0)        ; 0           ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; |Camera|ltp_controller:u1|lpm_mult:Mult0                                                                                                                                           ;              ;
;          |mult_t5t:auto_generated|                           ; 0 (0)             ; 0 (0)        ; 0           ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; |Camera|ltp_controller:u1|lpm_mult:Mult0|mult_t5t:auto_generated                                                                                                                   ;              ;
;       |lpm_mult:Mult1|                                       ; 0 (0)             ; 0 (0)        ; 0           ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; |Camera|ltp_controller:u1|lpm_mult:Mult1                                                                                                                                           ;              ;
;          |mult_p5t:auto_generated|                           ; 0 (0)             ; 0 (0)        ; 0           ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; |Camera|ltp_controller:u1|lpm_mult:Mult1|mult_p5t:auto_generated                                                                                                                   ;              ;
;    |sdram_pll:u6|                                            ; 0 (0)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |Camera|sdram_pll:u6                                                                                                                                                               ;              ;
;       |altpll:altpll_component|                              ; 0 (0)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |Camera|sdram_pll:u6|altpll:altpll_component                                                                                                                                       ;              ;
;          |altpll_qsr2:auto_generated|                        ; 0 (0)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |Camera|sdram_pll:u6|altpll:altpll_component|altpll_qsr2:auto_generated                                                                                                            ;              ;
+--------------------------------------------------------------+-------------------+--------------+-------------+------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                   ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+
; Name                                                                                                                                                          ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF  ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+
; RAW2RGB:u4|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_rmu:auto_generated|altsyncram_0ka1:altsyncram2|ALTSYNCRAM                          ; AUTO ; Simple Dual Port ; 798          ; 24           ; 798          ; 24           ; 19152 ; None ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ffh1:auto_generated|altsyncram_sj31:fifo_ram|ALTSYNCRAM  ; AUTO ; Simple Dual Port ; 256          ; 32           ; 512          ; 16           ; 8192  ; None ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ffh1:auto_generated|altsyncram_sj31:fifo_ram|ALTSYNCRAM  ; AUTO ; Simple Dual Port ; 256          ; 32           ; 512          ; 16           ; 8192  ; None ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_neh1:auto_generated|altsyncram_rj31:fifo_ram|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 512          ; 16           ; 256          ; 32           ; 8192  ; None ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_neh1:auto_generated|altsyncram_rj31:fifo_ram|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 512          ; 16           ; 256          ; 32           ; 8192  ; None ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+


+-----------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary        ;
+---------------------------------------+-------------+
; Statistic                             ; Number Used ;
+---------------------------------------+-------------+
; Simple Multipliers (9-bit)            ; 0           ;
; Simple Multipliers (18-bit)           ; 2           ;
; Embedded Multiplier Blocks            ; --          ;
; Embedded Multiplier 9-bit elements    ; 4           ;
; Signed Embedded Multipliers           ; 2           ;
; Unsigned Embedded Multipliers         ; 0           ;
; Mixed Sign Embedded Multipliers       ; 0           ;
; Variable Sign Embedded Multipliers    ; 0           ;
; Dedicated Input Shift Register Chains ; 0           ;
+---------------------------------------+-------------+
Note: number of Embedded Multiplier Blocks used is only available after a successful fit.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                               ;
+--------+----------------------------+---------+--------------+--------------+------------------------------------------------------+----------------------------------------------------------------+
; Vendor ; IP Core Name               ; Version ; Release Date ; License Type ; Entity Instance                                      ; IP Include File                                                ;
+--------+----------------------------+---------+--------------+--------------+------------------------------------------------------+----------------------------------------------------------------+
; Altera ; Shift register (RAM-based) ; N/A     ; N/A          ; N/A          ; |Camera|RAW2RGB:u4|Line_Buffer:L1                    ; C:/Users/NIUECE5F/Desktop/Camera/V/Line_Buffer.v               ;
; Altera ; FIFO                       ; N/A     ; N/A          ; N/A          ; |Camera|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo  ; C:/Users/NIUECE5F/Desktop/Camera/Sdram_Control/Sdram_RD_FIFO.v ;
; Altera ; FIFO                       ; N/A     ; N/A          ; N/A          ; |Camera|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo  ; C:/Users/NIUECE5F/Desktop/Camera/Sdram_Control/Sdram_RD_FIFO.v ;
; Altera ; FIFO                       ; N/A     ; N/A          ; N/A          ; |Camera|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo ; C:/Users/NIUECE5F/Desktop/Camera/Sdram_Control/Sdram_WR_FIFO.v ;
; Altera ; FIFO                       ; N/A     ; N/A          ; N/A          ; |Camera|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo ; C:/Users/NIUECE5F/Desktop/Camera/Sdram_Control/Sdram_WR_FIFO.v ;
; Altera ; ALTPLL                     ; 11.0    ; N/A          ; N/A          ; |Camera|sdram_pll:u6                                 ; C:/Users/NIUECE5F/Desktop/Camera/V/sdram_pll.v                 ;
+--------+----------------------------+---------+--------------+--------------+------------------------------------------------------+----------------------------------------------------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------+
; State Machine - |Camera|I2C_CCD_Config:u8|mSetup_ST               ;
+----------------+----------------+----------------+----------------+
; Name           ; mSetup_ST.0000 ; mSetup_ST.0010 ; mSetup_ST.0001 ;
+----------------+----------------+----------------+----------------+
; mSetup_ST.0000 ; 0              ; 0              ; 0              ;
; mSetup_ST.0001 ; 1              ; 0              ; 1              ;
; mSetup_ST.0010 ; 1              ; 1              ; 0              ;
+----------------+----------------+----------------+----------------+


+------------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                        ;
+------------------------------------------------------+----------------------------+------------------------+
; Latch Name                                           ; Latch Enable Signal        ; Free of Timing Hazards ;
+------------------------------------------------------+----------------------------+------------------------+
; ltp_controller:u1|mariob[75]                         ; ltp_controller:u1|WideNor0 ; yes                    ;
; ltp_controller:u1|mariob[195]                        ; ltp_controller:u1|WideNor0 ; yes                    ;
; ltp_controller:u1|mariob[67]                         ; ltp_controller:u1|WideNor0 ; yes                    ;
; ltp_controller:u1|mariob[203]                        ; ltp_controller:u1|WideNor0 ; yes                    ;
; ltp_controller:u1|mariob[79]                         ; ltp_controller:u1|WideNor0 ; yes                    ;
; ltp_controller:u1|mariob[199]                        ; ltp_controller:u1|WideNor0 ; yes                    ;
; ltp_controller:u1|mariob[71]                         ; ltp_controller:u1|WideNor0 ; yes                    ;
; ltp_controller:u1|mariob[207]                        ; ltp_controller:u1|WideNor0 ; yes                    ;
; ltp_controller:u1|mariob[135]                        ; ltp_controller:u1|WideNor0 ; yes                    ;
; ltp_controller:u1|mariob[139]                        ; ltp_controller:u1|WideNor0 ; yes                    ;
; ltp_controller:u1|mariob[131]                        ; ltp_controller:u1|WideNor0 ; yes                    ;
; ltp_controller:u1|mariob[143]                        ; ltp_controller:u1|WideNor0 ; yes                    ;
; ltp_controller:u1|mariob[167]                        ; ltp_controller:u1|WideNor0 ; yes                    ;
; ltp_controller:u1|mariob[171]                        ; ltp_controller:u1|WideNor0 ; yes                    ;
; ltp_controller:u1|mariob[163]                        ; ltp_controller:u1|WideNor0 ; yes                    ;
; ltp_controller:u1|mariob[175]                        ; ltp_controller:u1|WideNor0 ; yes                    ;
; ltp_controller:u1|mariob[107]                        ; ltp_controller:u1|WideNor0 ; yes                    ;
; ltp_controller:u1|mariob[103]                        ; ltp_controller:u1|WideNor0 ; yes                    ;
; ltp_controller:u1|mariob[99]                         ; ltp_controller:u1|WideNor0 ; yes                    ;
; ltp_controller:u1|mariob[111]                        ; ltp_controller:u1|WideNor0 ; yes                    ;
; ltp_controller:u1|mariob[39]                         ; ltp_controller:u1|WideNor0 ; yes                    ;
; ltp_controller:u1|mariob[43]                         ; ltp_controller:u1|WideNor0 ; yes                    ;
; ltp_controller:u1|mariob[35]                         ; ltp_controller:u1|WideNor0 ; yes                    ;
; ltp_controller:u1|mariob[47]                         ; ltp_controller:u1|WideNor0 ; yes                    ;
; ltp_controller:u1|mariob[235]                        ; ltp_controller:u1|WideNor0 ; yes                    ;
; ltp_controller:u1|mariob[231]                        ; ltp_controller:u1|WideNor0 ; yes                    ;
; ltp_controller:u1|mariob[227]                        ; ltp_controller:u1|WideNor0 ; yes                    ;
; ltp_controller:u1|mariob[239]                        ; ltp_controller:u1|WideNor0 ; yes                    ;
; ltp_controller:u1|mariob[63]                         ; ltp_controller:u1|WideNor0 ; yes                    ;
; ltp_controller:u1|mariob[187]                        ; ltp_controller:u1|WideNor0 ; yes                    ;
; ltp_controller:u1|mariob[59]                         ; ltp_controller:u1|WideNor0 ; yes                    ;
; ltp_controller:u1|mariob[191]                        ; ltp_controller:u1|WideNor0 ; yes                    ;
; ltp_controller:u1|mariob[87]                         ; ltp_controller:u1|WideNor0 ; yes                    ;
; ltp_controller:u1|mariob[151]                        ; ltp_controller:u1|WideNor0 ; yes                    ;
; ltp_controller:u1|mariob[23]                         ; ltp_controller:u1|WideNor0 ; yes                    ;
; ltp_controller:u1|mariob[215]                        ; ltp_controller:u1|WideNor0 ; yes                    ;
; ltp_controller:u1|mariob[115]                        ; ltp_controller:u1|WideNor0 ; yes                    ;
; ltp_controller:u1|mariob[83]                         ; ltp_controller:u1|WideNor0 ; yes                    ;
; ltp_controller:u1|mariob[147]                        ; ltp_controller:u1|WideNor0 ; yes                    ;
; ltp_controller:u1|mariob[19]                         ; ltp_controller:u1|WideNor0 ; yes                    ;
; ltp_controller:u1|mariob[211]                        ; ltp_controller:u1|WideNor0 ; yes                    ;
; ltp_controller:u1|mariob[119]                        ; ltp_controller:u1|WideNor0 ; yes                    ;
; ltp_controller:u1|mariob[55]                         ; ltp_controller:u1|WideNor0 ; yes                    ;
; ltp_controller:u1|mariob[179]                        ; ltp_controller:u1|WideNor0 ; yes                    ;
; ltp_controller:u1|mariob[51]                         ; ltp_controller:u1|WideNor0 ; yes                    ;
; ltp_controller:u1|mariob[183]                        ; ltp_controller:u1|WideNor0 ; yes                    ;
; ltp_controller:u1|mariob[95]                         ; ltp_controller:u1|WideNor0 ; yes                    ;
; ltp_controller:u1|mariob[159]                        ; ltp_controller:u1|WideNor0 ; yes                    ;
; ltp_controller:u1|mariob[31]                         ; ltp_controller:u1|WideNor0 ; yes                    ;
; ltp_controller:u1|mariob[223]                        ; ltp_controller:u1|WideNor0 ; yes                    ;
; ltp_controller:u1|mariob[123]                        ; ltp_controller:u1|WideNor0 ; yes                    ;
; ltp_controller:u1|mariob[91]                         ; ltp_controller:u1|WideNor0 ; yes                    ;
; ltp_controller:u1|mariob[155]                        ; ltp_controller:u1|WideNor0 ; yes                    ;
; ltp_controller:u1|mariob[27]                         ; ltp_controller:u1|WideNor0 ; yes                    ;
; ltp_controller:u1|mariob[219]                        ; ltp_controller:u1|WideNor0 ; yes                    ;
; ltp_controller:u1|mariob[127]                        ; ltp_controller:u1|WideNor0 ; yes                    ;
; ltp_controller:u1|mariob[102]                        ; ltp_controller:u1|WideNor0 ; yes                    ;
; ltp_controller:u1|mariob[166]                        ; ltp_controller:u1|WideNor0 ; yes                    ;
; ltp_controller:u1|mariob[38]                         ; ltp_controller:u1|WideNor0 ; yes                    ;
; ltp_controller:u1|mariob[230]                        ; ltp_controller:u1|WideNor0 ; yes                    ;
; ltp_controller:u1|mariob[106]                        ; ltp_controller:u1|WideNor0 ; yes                    ;
; ltp_controller:u1|mariob[170]                        ; ltp_controller:u1|WideNor0 ; yes                    ;
; ltp_controller:u1|mariob[42]                         ; ltp_controller:u1|WideNor0 ; yes                    ;
; ltp_controller:u1|mariob[234]                        ; ltp_controller:u1|WideNor0 ; yes                    ;
; ltp_controller:u1|mariob[66]                         ; ltp_controller:u1|WideNor0 ; yes                    ;
; ltp_controller:u1|mariob[194]                        ; ltp_controller:u1|WideNor0 ; yes                    ;
; ltp_controller:u1|mariob[130]                        ; ltp_controller:u1|WideNor0 ; yes                    ;
; ltp_controller:u1|mariob[98]                         ; ltp_controller:u1|WideNor0 ; yes                    ;
; ltp_controller:u1|mariob[162]                        ; ltp_controller:u1|WideNor0 ; yes                    ;
; ltp_controller:u1|mariob[34]                         ; ltp_controller:u1|WideNor0 ; yes                    ;
; ltp_controller:u1|mariob[226]                        ; ltp_controller:u1|WideNor0 ; yes                    ;
; ltp_controller:u1|mariob[74]                         ; ltp_controller:u1|WideNor0 ; yes                    ;
; ltp_controller:u1|mariob[138]                        ; ltp_controller:u1|WideNor0 ; yes                    ;
; ltp_controller:u1|mariob[10]                         ; ltp_controller:u1|WideNor0 ; yes                    ;
; ltp_controller:u1|mariob[202]                        ; ltp_controller:u1|WideNor0 ; yes                    ;
; ltp_controller:u1|mariob[90]                         ; ltp_controller:u1|WideNor0 ; yes                    ;
; ltp_controller:u1|mariob[154]                        ; ltp_controller:u1|WideNor0 ; yes                    ;
; ltp_controller:u1|mariob[26]                         ; ltp_controller:u1|WideNor0 ; yes                    ;
; ltp_controller:u1|mariob[218]                        ; ltp_controller:u1|WideNor0 ; yes                    ;
; ltp_controller:u1|mariob[186]                        ; ltp_controller:u1|WideNor0 ; yes                    ;
; ltp_controller:u1|mariob[58]                         ; ltp_controller:u1|WideNor0 ; yes                    ;
; ltp_controller:u1|mariob[122]                        ; ltp_controller:u1|WideNor0 ; yes                    ;
; ltp_controller:u1|mariob[134]                        ; ltp_controller:u1|WideNor0 ; yes                    ;
; ltp_controller:u1|mariob[70]                         ; ltp_controller:u1|WideNor0 ; yes                    ;
; ltp_controller:u1|mariob[6]                          ; ltp_controller:u1|WideNor0 ; yes                    ;
; ltp_controller:u1|mariob[198]                        ; ltp_controller:u1|WideNor0 ; yes                    ;
; ltp_controller:u1|mariob[150]                        ; ltp_controller:u1|WideNor0 ; yes                    ;
; ltp_controller:u1|mariob[86]                         ; ltp_controller:u1|WideNor0 ; yes                    ;
; ltp_controller:u1|mariob[22]                         ; ltp_controller:u1|WideNor0 ; yes                    ;
; ltp_controller:u1|mariob[214]                        ; ltp_controller:u1|WideNor0 ; yes                    ;
; ltp_controller:u1|mariob[182]                        ; ltp_controller:u1|WideNor0 ; yes                    ;
; ltp_controller:u1|mariob[54]                         ; ltp_controller:u1|WideNor0 ; yes                    ;
; ltp_controller:u1|mariob[118]                        ; ltp_controller:u1|WideNor0 ; yes                    ;
; ltp_controller:u1|mariob[110]                        ; ltp_controller:u1|WideNor0 ; yes                    ;
; ltp_controller:u1|mariob[174]                        ; ltp_controller:u1|WideNor0 ; yes                    ;
; ltp_controller:u1|mariob[46]                         ; ltp_controller:u1|WideNor0 ; yes                    ;
; ltp_controller:u1|mariob[238]                        ; ltp_controller:u1|WideNor0 ; yes                    ;
; ltp_controller:u1|mariob[142]                        ; ltp_controller:u1|WideNor0 ; yes                    ;
; ltp_controller:u1|mariob[78]                         ; ltp_controller:u1|WideNor0 ; yes                    ;
; ltp_controller:u1|mariob[14]                         ; ltp_controller:u1|WideNor0 ; yes                    ;
; Number of user-specified and inferred latches = 706  ;                            ;                        ;
+------------------------------------------------------+----------------------------+------------------------+
Table restricted to first 100 entries. Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                    ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------+
; Register name                                                                                                                                           ; Reason for Removal                                                          ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------+
; Sdram_Control:u7|mDATAOUT[0..1,15..17,31]                                                                                                               ; Lost fanout                                                                 ;
; I2C_CCD_Config:u8|mI2C_DATA[31]                                                                                                                         ; Stuck at VCC due to stuck port data_in                                      ;
; I2C_CCD_Config:u8|mI2C_DATA[30]                                                                                                                         ; Stuck at GND due to stuck port data_in                                      ;
; I2C_CCD_Config:u8|mI2C_DATA[27..29]                                                                                                                     ; Stuck at VCC due to stuck port data_in                                      ;
; I2C_CCD_Config:u8|mI2C_DATA[26]                                                                                                                         ; Stuck at GND due to stuck port data_in                                      ;
; I2C_CCD_Config:u8|mI2C_DATA[25]                                                                                                                         ; Stuck at VCC due to stuck port data_in                                      ;
; I2C_CCD_Config:u8|mI2C_DATA[24]                                                                                                                         ; Stuck at GND due to stuck port data_in                                      ;
; I2C_CCD_Config:u8|I2C_Controller:u0|SD[31]                                                                                                              ; Stuck at VCC due to stuck port data_in                                      ;
; I2C_CCD_Config:u8|I2C_Controller:u0|SD[30]                                                                                                              ; Stuck at GND due to stuck port data_in                                      ;
; I2C_CCD_Config:u8|I2C_Controller:u0|SD[27..29]                                                                                                          ; Stuck at VCC due to stuck port data_in                                      ;
; I2C_CCD_Config:u8|I2C_Controller:u0|SD[26]                                                                                                              ; Stuck at GND due to stuck port data_in                                      ;
; I2C_CCD_Config:u8|I2C_Controller:u0|SD[25]                                                                                                              ; Stuck at VCC due to stuck port data_in                                      ;
; I2C_CCD_Config:u8|I2C_Controller:u0|SD[24]                                                                                                              ; Stuck at GND due to stuck port data_in                                      ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ffh1:auto_generated|dffpipe_gd9:ws_bwp|dffe12a[8]  ; Lost fanout                                                                 ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ffh1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[8]  ; Lost fanout                                                                 ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ffh1:auto_generated|dffpipe_gd9:ws_bwp|dffe12a[8]  ; Lost fanout                                                                 ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ffh1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[8]  ; Lost fanout                                                                 ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_neh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[8] ; Lost fanout                                                                 ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_neh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[8] ; Lost fanout                                                                 ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_neh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[8] ; Lost fanout                                                                 ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_neh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[8] ; Lost fanout                                                                 ;
; Sdram_Control:u7|rWR1_ADDR[0..5]                                                                                                                        ; Merged with Sdram_Control:u7|rWR1_ADDR[6]                                   ;
; Sdram_Control:u7|rWR2_ADDR[0..5]                                                                                                                        ; Merged with Sdram_Control:u7|rWR2_ADDR[6]                                   ;
; Sdram_Control:u7|rRD1_ADDR[0..5]                                                                                                                        ; Merged with Sdram_Control:u7|rRD1_ADDR[6]                                   ;
; Sdram_Control:u7|rRD2_ADDR[0..5]                                                                                                                        ; Merged with Sdram_Control:u7|rRD2_ADDR[6]                                   ;
; Sdram_Control:u7|mLENGTH[0..5]                                                                                                                          ; Merged with Sdram_Control:u7|mLENGTH[6]                                     ;
; Sdram_Control:u7|mADDR[0..5]                                                                                                                            ; Merged with Sdram_Control:u7|mADDR[6]                                       ;
; Sdram_Control:u7|control_interface:u_control_interface|SADDR[0..5]                                                                                      ; Merged with Sdram_Control:u7|control_interface:u_control_interface|SADDR[6] ;
; Sdram_Control:u7|rWR1_ADDR[6]                                                                                                                           ; Stuck at GND due to stuck port data_in                                      ;
; Sdram_Control:u7|rWR2_ADDR[6]                                                                                                                           ; Stuck at GND due to stuck port data_in                                      ;
; Sdram_Control:u7|rRD1_ADDR[6]                                                                                                                           ; Stuck at GND due to stuck port data_in                                      ;
; Sdram_Control:u7|rRD2_ADDR[6]                                                                                                                           ; Stuck at GND due to stuck port data_in                                      ;
; Sdram_Control:u7|mLENGTH[6]                                                                                                                             ; Stuck at GND due to stuck port data_in                                      ;
; Sdram_Control:u7|mADDR[6]                                                                                                                               ; Stuck at GND due to stuck port data_in                                      ;
; Sdram_Control:u7|control_interface:u_control_interface|SADDR[6]                                                                                         ; Stuck at GND due to stuck port data_in                                      ;
; I2C_CCD_Config:u8|mSetup_ST~9                                                                                                                           ; Lost fanout                                                                 ;
; I2C_CCD_Config:u8|mSetup_ST~10                                                                                                                          ; Lost fanout                                                                 ;
; Total Number of Removed Registers = 81                                                                                                                  ;                                                                             ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                   ;
+---------------------------------+---------------------------+-----------------------------------------------------------------+
; Register name                   ; Reason for Removal        ; Registers Removed due to This Register                          ;
+---------------------------------+---------------------------+-----------------------------------------------------------------+
; Sdram_Control:u7|rWR1_ADDR[6]   ; Stuck at GND              ; Sdram_Control:u7|mADDR[6],                                      ;
;                                 ; due to stuck port data_in ; Sdram_Control:u7|control_interface:u_control_interface|SADDR[6] ;
; I2C_CCD_Config:u8|mI2C_DATA[31] ; Stuck at VCC              ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[31]                      ;
;                                 ; due to stuck port data_in ;                                                                 ;
; I2C_CCD_Config:u8|mI2C_DATA[30] ; Stuck at GND              ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[30]                      ;
;                                 ; due to stuck port data_in ;                                                                 ;
; I2C_CCD_Config:u8|mI2C_DATA[29] ; Stuck at VCC              ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[29]                      ;
;                                 ; due to stuck port data_in ;                                                                 ;
; I2C_CCD_Config:u8|mI2C_DATA[28] ; Stuck at VCC              ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[28]                      ;
;                                 ; due to stuck port data_in ;                                                                 ;
; I2C_CCD_Config:u8|mI2C_DATA[27] ; Stuck at VCC              ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[27]                      ;
;                                 ; due to stuck port data_in ;                                                                 ;
; I2C_CCD_Config:u8|mI2C_DATA[26] ; Stuck at GND              ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[26]                      ;
;                                 ; due to stuck port data_in ;                                                                 ;
; I2C_CCD_Config:u8|mI2C_DATA[25] ; Stuck at VCC              ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[25]                      ;
;                                 ; due to stuck port data_in ;                                                                 ;
; I2C_CCD_Config:u8|mI2C_DATA[24] ; Stuck at GND              ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[24]                      ;
;                                 ; due to stuck port data_in ;                                                                 ;
+---------------------------------+---------------------------+-----------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 1093  ;
; Number of registers using Synchronous Clear  ; 115   ;
; Number of registers using Synchronous Load   ; 39    ;
; Number of registers using Asynchronous Clear ; 935   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 431   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                  ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                   ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[5]                                                                                                                   ; 14      ;
; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[3]                                                                                                                   ; 23      ;
; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[4]                                                                                                                   ; 13      ;
; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[2]                                                                                                                   ; 17      ;
; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[1]                                                                                                                   ; 18      ;
; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[0]                                                                                                                   ; 19      ;
; I2C_CCD_Config:u8|I2C_Controller:u0|SCLK                                                                                                                            ; 2       ;
; ltp_controller:u1|mvd                                                                                                                                               ; 1       ;
; I2C_CCD_Config:u8|I2C_Controller:u0|END                                                                                                                             ; 5       ;
; I2C_CCD_Config:u8|I2C_Controller:u0|SDO                                                                                                                             ; 6       ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ffh1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a0     ; 8       ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ffh1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a0     ; 9       ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_neh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a0    ; 7       ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_neh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a0    ; 7       ;
; Sdram_Control:u7|rRD2_ADDR[20]                                                                                                                                      ; 3       ;
; Sdram_Control:u7|rWR2_ADDR[20]                                                                                                                                      ; 3       ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ffh1:auto_generated|a_graycounter_pjc:wrptr_g1p|parity9        ; 6       ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ffh1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a0  ; 1       ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ffh1:auto_generated|a_graycounter_pjc:wrptr_g1p|parity9        ; 7       ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ffh1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a0  ; 1       ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_neh1:auto_generated|a_graycounter_t57:rdptr_g1p|parity6       ; 4       ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_neh1:auto_generated|a_graycounter_t57:rdptr_g1p|parity6       ; 4       ;
; I2C_CCD_Config:u8|senosr_exposure[10]                                                                                                                               ; 3       ;
; I2C_CCD_Config:u8|senosr_exposure[8]                                                                                                                                ; 3       ;
; I2C_CCD_Config:u8|senosr_exposure[7]                                                                                                                                ; 3       ;
; I2C_CCD_Config:u8|senosr_exposure[6]                                                                                                                                ; 3       ;
; I2C_CCD_Config:u8|senosr_exposure[0]                                                                                                                                ; 1       ;
; I2C_CCD_Config:u8|senosr_exposure[5]                                                                                                                                ; 3       ;
; I2C_CCD_Config:u8|senosr_exposure[2]                                                                                                                                ; 3       ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_neh1:auto_generated|a_graycounter_ojc:wrptr_g1p|sub_parity9a0 ; 1       ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_neh1:auto_generated|a_graycounter_ojc:wrptr_g1p|sub_parity9a0 ; 1       ;
; Total number of inverted registers = 31                                                                                                                             ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                        ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                              ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------+
; 4:1                ; 20 bits   ; 40 LEs        ; 40 LEs               ; 0 LEs                  ; Yes        ; |Camera|RAW2RGB:u4|rRed[8]                                              ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |Camera|CCD_Capture:u3|Y_Cont[2]                                        ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |Camera|Sdram_Control:u7|command:u_command|BA[0]                        ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |Camera|Sdram_Control:u7|control_interface:u_control_interface|timer[4] ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |Camera|Sdram_Control:u7|command:u_command|command_delay[0]             ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |Camera|I2C_CCD_Config:u8|senosr_exposure[13]                           ;
; 4:1                ; 12 bits   ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; Yes        ; |Camera|ltp_controller:u1|oLCD_B[3]                                     ;
; 4:1                ; 10 bits   ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; Yes        ; |Camera|Sdram_Control:u7|command:u_command|SA[8]                        ;
; 4:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |Camera|CCD_Capture:u3|X_Cont[3]                                        ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |Camera|Sdram_Control:u7|command:u_command|rp_shift[1]                  ;
; 5:1                ; 16 bits   ; 48 LEs        ; 32 LEs               ; 16 LEs                 ; Yes        ; |Camera|Sdram_Control:u7|mADDR[9]                                       ;
; 64:1               ; 14 bits   ; 588 LEs       ; 238 LEs              ; 350 LEs                ; Yes        ; |Camera|I2C_CCD_Config:u8|mI2C_DATA[0]                                  ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |Camera|Sdram_Control:u7|CMD[0]                                         ;
; 7:1                ; 3 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |Camera|Sdram_Control:u7|mWR                                            ;
; 7:1                ; 3 bits    ; 12 LEs        ; 9 LEs                ; 3 LEs                  ; Yes        ; |Camera|Sdram_Control:u7|RD_MASK[0]                                     ;
; 7:1                ; 10 bits   ; 40 LEs        ; 20 LEs               ; 20 LEs                 ; Yes        ; |Camera|Sdram_Control:u7|ST[9]                                          ;
; 63:1               ; 2 bits    ; 84 LEs        ; 76 LEs               ; 8 LEs                  ; Yes        ; |Camera|ltp_controller:u1|oLCD_B[4]                                     ;
; 63:1               ; 3 bits    ; 126 LEs       ; 120 LEs              ; 6 LEs                  ; Yes        ; |Camera|ltp_controller:u1|oLCD_B[5]                                     ;
; 63:1               ; 6 bits    ; 252 LEs       ; 252 LEs              ; 0 LEs                  ; Yes        ; |Camera|ltp_controller:u1|oLCD_B[6]                                     ;
; 4:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |Camera|I2C_CCD_Config:u8|senosr_exposure[8]                            ;
; 4:1                ; 24 bits   ; 48 LEs        ; 24 LEs               ; 24 LEs                 ; No         ; |Camera|RAW2RGB:u4|Add0                                                 ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for RAW2RGB:u4|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_rmu:auto_generated|altsyncram_0ka1:altsyncram2 ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                 ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                  ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_neh1:auto_generated ;
+---------------------------------------+-------+-----------------+--------------------------------------------------------------------------------+
; Assignment                            ; Value ; From            ; To                                                                             ;
+---------------------------------------+-------+-----------------+--------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -               ; -                                                                              ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -               ; -                                                                              ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -               ; -                                                                              ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 2     ; -               ; -                                                                              ;
; CUT                                   ; ON    ; rdptr_g         ; ws_dgrp|dffpipe18|dffe19a                                                      ;
; CUT                                   ; ON    ; delayed_wrptr_g ; rs_dgwp|dffpipe13|dffe14a                                                      ;
+---------------------------------------+-------+-----------------+--------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_neh1:auto_generated|a_graycounter_t57:rdptr_g1p ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                           ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter5a0                                                                                                                                   ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity6                                                                                                                                      ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_neh1:auto_generated|a_graycounter_ojc:wrptr_g1p ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                           ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; sub_parity9a0                                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; parity8                                                                                                                                      ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_neh1:auto_generated|altsyncram_rj31:fifo_ram ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                          ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                           ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_neh1:auto_generated|dffpipe_gd9:rs_brp ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                 ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                  ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_neh1:auto_generated|dffpipe_gd9:rs_bwp ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                 ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                  ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_neh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                            ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                                             ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                                             ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_neh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13 ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                               ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_neh1:auto_generated|dffpipe_9d9:wraclr ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                 ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                  ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_neh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                            ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                                             ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                                             ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_neh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe18 ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                               ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_neh1:auto_generated ;
+---------------------------------------+-------+-----------------+--------------------------------------------------------------------------------+
; Assignment                            ; Value ; From            ; To                                                                             ;
+---------------------------------------+-------+-----------------+--------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -               ; -                                                                              ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -               ; -                                                                              ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -               ; -                                                                              ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 2     ; -               ; -                                                                              ;
; CUT                                   ; ON    ; rdptr_g         ; ws_dgrp|dffpipe18|dffe19a                                                      ;
; CUT                                   ; ON    ; delayed_wrptr_g ; rs_dgwp|dffpipe13|dffe14a                                                      ;
+---------------------------------------+-------+-----------------+--------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_neh1:auto_generated|a_graycounter_t57:rdptr_g1p ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                           ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter5a0                                                                                                                                   ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity6                                                                                                                                      ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_neh1:auto_generated|a_graycounter_ojc:wrptr_g1p ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                           ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; sub_parity9a0                                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; parity8                                                                                                                                      ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_neh1:auto_generated|altsyncram_rj31:fifo_ram ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                          ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                           ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_neh1:auto_generated|dffpipe_gd9:rs_brp ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                 ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                  ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_neh1:auto_generated|dffpipe_gd9:rs_bwp ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                 ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                  ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_neh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                            ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                                             ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                                             ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_neh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13 ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                               ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_neh1:auto_generated|dffpipe_9d9:wraclr ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                 ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                  ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_neh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                            ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                                             ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                                             ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_neh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe18 ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                               ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ffh1:auto_generated ;
+---------------------------------------+-------+-----------------+-------------------------------------------------------------------------------+
; Assignment                            ; Value ; From            ; To                                                                            ;
+---------------------------------------+-------+-----------------+-------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -               ; -                                                                             ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -               ; -                                                                             ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -               ; -                                                                             ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 2     ; -               ; -                                                                             ;
; CUT                                   ; ON    ; rdptr_g         ; ws_dgrp|dffpipe15|dffe16a                                                     ;
; CUT                                   ; ON    ; delayed_wrptr_g ; rs_dgwp|dffpipe12|dffe13a                                                     ;
+---------------------------------------+-------+-----------------+-------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ffh1:auto_generated|a_graycounter_s57:rdptr_g1p ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                          ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; sub_parity6a0                                                                                                                               ;
; POWER_UP_LEVEL ; LOW   ; -    ; parity5                                                                                                                                     ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ffh1:auto_generated|a_graycounter_pjc:wrptr_g1p ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                          ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter8a0                                                                                                                                  ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity9                                                                                                                                     ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ffh1:auto_generated|altsyncram_sj31:fifo_ram ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                         ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                          ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ffh1:auto_generated|alt_synch_pipe_kkd:rs_dgwp ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                           ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                                            ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                                            ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ffh1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12 ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                              ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                               ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ffh1:auto_generated|dffpipe_9d9:wraclr ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                 ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ffh1:auto_generated|dffpipe_gd9:ws_brp ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                 ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ffh1:auto_generated|dffpipe_gd9:ws_bwp ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                 ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ffh1:auto_generated|alt_synch_pipe_lkd:ws_dgrp ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                           ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                                            ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                                            ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ffh1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15 ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                              ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                               ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ffh1:auto_generated ;
+---------------------------------------+-------+-----------------+-------------------------------------------------------------------------------+
; Assignment                            ; Value ; From            ; To                                                                            ;
+---------------------------------------+-------+-----------------+-------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -               ; -                                                                             ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -               ; -                                                                             ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -               ; -                                                                             ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 2     ; -               ; -                                                                             ;
; CUT                                   ; ON    ; rdptr_g         ; ws_dgrp|dffpipe15|dffe16a                                                     ;
; CUT                                   ; ON    ; delayed_wrptr_g ; rs_dgwp|dffpipe12|dffe13a                                                     ;
+---------------------------------------+-------+-----------------+-------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ffh1:auto_generated|a_graycounter_s57:rdptr_g1p ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                          ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; sub_parity6a0                                                                                                                               ;
; POWER_UP_LEVEL ; LOW   ; -    ; parity5                                                                                                                                     ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ffh1:auto_generated|a_graycounter_pjc:wrptr_g1p ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                          ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter8a0                                                                                                                                  ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity9                                                                                                                                     ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ffh1:auto_generated|altsyncram_sj31:fifo_ram ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                         ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                          ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ffh1:auto_generated|alt_synch_pipe_kkd:rs_dgwp ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                           ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                                            ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                                            ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ffh1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12 ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                              ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                               ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ffh1:auto_generated|dffpipe_9d9:wraclr ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                 ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ffh1:auto_generated|dffpipe_gd9:ws_brp ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                 ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ffh1:auto_generated|dffpipe_gd9:ws_bwp ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                 ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ffh1:auto_generated|alt_synch_pipe_lkd:ws_dgrp ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                           ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                                            ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                                            ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ffh1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15 ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                              ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                               ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CCD_Capture:u3 ;
+----------------+-------+------------------------------------+
; Parameter Name ; Value ; Type                               ;
+----------------+-------+------------------------------------+
; COLUMN_WIDTH   ; 800   ; Signed Integer                     ;
+----------------+-------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RAW2RGB:u4|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component ;
+----------------+----------------+----------------------------------------------------------------------------+
; Parameter Name ; Value          ; Type                                                                       ;
+----------------+----------------+----------------------------------------------------------------------------+
; WIDTH_BYTEENA  ; 1              ; Untyped                                                                    ;
; NUMBER_OF_TAPS ; 2              ; Signed Integer                                                             ;
; TAP_DISTANCE   ; 800            ; Signed Integer                                                             ;
; WIDTH          ; 12             ; Signed Integer                                                             ;
; POWER_UP_STATE ; CLEARED        ; Untyped                                                                    ;
; CBXI_PARAMETER ; shift_taps_rmu ; Untyped                                                                    ;
+----------------+----------------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sdram_pll:u6|altpll:altpll_component ;
+-------------------------------+-------------------+-------------------------------+
; Parameter Name                ; Value             ; Type                          ;
+-------------------------------+-------------------+-------------------------------+
; OPERATION_MODE                ; NORMAL            ; Untyped                       ;
; PLL_TYPE                      ; AUTO              ; Untyped                       ;
; QUALIFY_CONF_DONE             ; OFF               ; Untyped                       ;
; COMPENSATE_CLOCK              ; CLK0              ; Untyped                       ;
; SCAN_CHAIN                    ; LONG              ; Untyped                       ;
; PRIMARY_CLOCK                 ; INCLK0            ; Untyped                       ;
; INCLK0_INPUT_FREQUENCY        ; 20000             ; Signed Integer                ;
; INCLK1_INPUT_FREQUENCY        ; 0                 ; Untyped                       ;
; GATE_LOCK_SIGNAL              ; NO                ; Untyped                       ;
; GATE_LOCK_COUNTER             ; 0                 ; Untyped                       ;
; LOCK_HIGH                     ; 1                 ; Untyped                       ;
; LOCK_LOW                      ; 1                 ; Untyped                       ;
; VALID_LOCK_MULTIPLIER         ; 1                 ; Untyped                       ;
; INVALID_LOCK_MULTIPLIER       ; 5                 ; Untyped                       ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF               ; Untyped                       ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF               ; Untyped                       ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF               ; Untyped                       ;
; SKIP_VCO                      ; OFF               ; Untyped                       ;
; SWITCH_OVER_COUNTER           ; 0                 ; Untyped                       ;
; SWITCH_OVER_TYPE              ; AUTO              ; Untyped                       ;
; FEEDBACK_SOURCE               ; EXTCLK0           ; Untyped                       ;
; BANDWIDTH                     ; 0                 ; Untyped                       ;
; BANDWIDTH_TYPE                ; AUTO              ; Untyped                       ;
; SPREAD_FREQUENCY              ; 0                 ; Untyped                       ;
; DOWN_SPREAD                   ; 0                 ; Untyped                       ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF               ; Untyped                       ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF               ; Untyped                       ;
; CLK9_MULTIPLY_BY              ; 0                 ; Untyped                       ;
; CLK8_MULTIPLY_BY              ; 0                 ; Untyped                       ;
; CLK7_MULTIPLY_BY              ; 0                 ; Untyped                       ;
; CLK6_MULTIPLY_BY              ; 0                 ; Untyped                       ;
; CLK5_MULTIPLY_BY              ; 1                 ; Untyped                       ;
; CLK4_MULTIPLY_BY              ; 1                 ; Untyped                       ;
; CLK3_MULTIPLY_BY              ; 3333              ; Signed Integer                ;
; CLK2_MULTIPLY_BY              ; 1                 ; Signed Integer                ;
; CLK1_MULTIPLY_BY              ; 2                 ; Signed Integer                ;
; CLK0_MULTIPLY_BY              ; 2                 ; Signed Integer                ;
; CLK9_DIVIDE_BY                ; 0                 ; Untyped                       ;
; CLK8_DIVIDE_BY                ; 0                 ; Untyped                       ;
; CLK7_DIVIDE_BY                ; 0                 ; Untyped                       ;
; CLK6_DIVIDE_BY                ; 0                 ; Untyped                       ;
; CLK5_DIVIDE_BY                ; 1                 ; Untyped                       ;
; CLK4_DIVIDE_BY                ; 1                 ; Untyped                       ;
; CLK3_DIVIDE_BY                ; 5000              ; Signed Integer                ;
; CLK2_DIVIDE_BY                ; 2                 ; Signed Integer                ;
; CLK1_DIVIDE_BY                ; 1                 ; Signed Integer                ;
; CLK0_DIVIDE_BY                ; 1                 ; Signed Integer                ;
; CLK9_PHASE_SHIFT              ; 0                 ; Untyped                       ;
; CLK8_PHASE_SHIFT              ; 0                 ; Untyped                       ;
; CLK7_PHASE_SHIFT              ; 0                 ; Untyped                       ;
; CLK6_PHASE_SHIFT              ; 0                 ; Untyped                       ;
; CLK5_PHASE_SHIFT              ; 0                 ; Untyped                       ;
; CLK4_PHASE_SHIFT              ; 0                 ; Untyped                       ;
; CLK3_PHASE_SHIFT              ; 0                 ; Untyped                       ;
; CLK2_PHASE_SHIFT              ; 0                 ; Untyped                       ;
; CLK1_PHASE_SHIFT              ; -2917             ; Untyped                       ;
; CLK0_PHASE_SHIFT              ; 0                 ; Untyped                       ;
; CLK5_TIME_DELAY               ; 0                 ; Untyped                       ;
; CLK4_TIME_DELAY               ; 0                 ; Untyped                       ;
; CLK3_TIME_DELAY               ; 0                 ; Untyped                       ;
; CLK2_TIME_DELAY               ; 0                 ; Untyped                       ;
; CLK1_TIME_DELAY               ; 0                 ; Untyped                       ;
; CLK0_TIME_DELAY               ; 0                 ; Untyped                       ;
; CLK9_DUTY_CYCLE               ; 50                ; Untyped                       ;
; CLK8_DUTY_CYCLE               ; 50                ; Untyped                       ;
; CLK7_DUTY_CYCLE               ; 50                ; Untyped                       ;
; CLK6_DUTY_CYCLE               ; 50                ; Untyped                       ;
; CLK5_DUTY_CYCLE               ; 50                ; Untyped                       ;
; CLK4_DUTY_CYCLE               ; 50                ; Untyped                       ;
; CLK3_DUTY_CYCLE               ; 50                ; Signed Integer                ;
; CLK2_DUTY_CYCLE               ; 50                ; Signed Integer                ;
; CLK1_DUTY_CYCLE               ; 50                ; Signed Integer                ;
; CLK0_DUTY_CYCLE               ; 50                ; Signed Integer                ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                       ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                       ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                       ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                       ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                       ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                       ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                       ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                       ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                       ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                       ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                       ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                       ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                       ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                       ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                       ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                       ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                       ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                       ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                       ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                       ;
; LOCK_WINDOW_UI                ;  0.05             ; Untyped                       ;
; LOCK_WINDOW_UI_BITS           ; UNUSED            ; Untyped                       ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED            ; Untyped                       ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED            ; Untyped                       ;
; DPA_MULTIPLY_BY               ; 0                 ; Untyped                       ;
; DPA_DIVIDE_BY                 ; 1                 ; Untyped                       ;
; DPA_DIVIDER                   ; 0                 ; Untyped                       ;
; EXTCLK3_MULTIPLY_BY           ; 1                 ; Untyped                       ;
; EXTCLK2_MULTIPLY_BY           ; 1                 ; Untyped                       ;
; EXTCLK1_MULTIPLY_BY           ; 1                 ; Untyped                       ;
; EXTCLK0_MULTIPLY_BY           ; 1                 ; Untyped                       ;
; EXTCLK3_DIVIDE_BY             ; 1                 ; Untyped                       ;
; EXTCLK2_DIVIDE_BY             ; 1                 ; Untyped                       ;
; EXTCLK1_DIVIDE_BY             ; 1                 ; Untyped                       ;
; EXTCLK0_DIVIDE_BY             ; 1                 ; Untyped                       ;
; EXTCLK3_PHASE_SHIFT           ; 0                 ; Untyped                       ;
; EXTCLK2_PHASE_SHIFT           ; 0                 ; Untyped                       ;
; EXTCLK1_PHASE_SHIFT           ; 0                 ; Untyped                       ;
; EXTCLK0_PHASE_SHIFT           ; 0                 ; Untyped                       ;
; EXTCLK3_TIME_DELAY            ; 0                 ; Untyped                       ;
; EXTCLK2_TIME_DELAY            ; 0                 ; Untyped                       ;
; EXTCLK1_TIME_DELAY            ; 0                 ; Untyped                       ;
; EXTCLK0_TIME_DELAY            ; 0                 ; Untyped                       ;
; EXTCLK3_DUTY_CYCLE            ; 50                ; Untyped                       ;
; EXTCLK2_DUTY_CYCLE            ; 50                ; Untyped                       ;
; EXTCLK1_DUTY_CYCLE            ; 50                ; Untyped                       ;
; EXTCLK0_DUTY_CYCLE            ; 50                ; Untyped                       ;
; VCO_MULTIPLY_BY               ; 0                 ; Untyped                       ;
; VCO_DIVIDE_BY                 ; 0                 ; Untyped                       ;
; SCLKOUT0_PHASE_SHIFT          ; 0                 ; Untyped                       ;
; SCLKOUT1_PHASE_SHIFT          ; 0                 ; Untyped                       ;
; VCO_MIN                       ; 0                 ; Untyped                       ;
; VCO_MAX                       ; 0                 ; Untyped                       ;
; VCO_CENTER                    ; 0                 ; Untyped                       ;
; PFD_MIN                       ; 0                 ; Untyped                       ;
; PFD_MAX                       ; 0                 ; Untyped                       ;
; M_INITIAL                     ; 0                 ; Untyped                       ;
; M                             ; 0                 ; Untyped                       ;
; N                             ; 1                 ; Untyped                       ;
; M2                            ; 1                 ; Untyped                       ;
; N2                            ; 1                 ; Untyped                       ;
; SS                            ; 1                 ; Untyped                       ;
; C0_HIGH                       ; 0                 ; Untyped                       ;
; C1_HIGH                       ; 0                 ; Untyped                       ;
; C2_HIGH                       ; 0                 ; Untyped                       ;
; C3_HIGH                       ; 0                 ; Untyped                       ;
; C4_HIGH                       ; 0                 ; Untyped                       ;
; C5_HIGH                       ; 0                 ; Untyped                       ;
; C6_HIGH                       ; 0                 ; Untyped                       ;
; C7_HIGH                       ; 0                 ; Untyped                       ;
; C8_HIGH                       ; 0                 ; Untyped                       ;
; C9_HIGH                       ; 0                 ; Untyped                       ;
; C0_LOW                        ; 0                 ; Untyped                       ;
; C1_LOW                        ; 0                 ; Untyped                       ;
; C2_LOW                        ; 0                 ; Untyped                       ;
; C3_LOW                        ; 0                 ; Untyped                       ;
; C4_LOW                        ; 0                 ; Untyped                       ;
; C5_LOW                        ; 0                 ; Untyped                       ;
; C6_LOW                        ; 0                 ; Untyped                       ;
; C7_LOW                        ; 0                 ; Untyped                       ;
; C8_LOW                        ; 0                 ; Untyped                       ;
; C9_LOW                        ; 0                 ; Untyped                       ;
; C0_INITIAL                    ; 0                 ; Untyped                       ;
; C1_INITIAL                    ; 0                 ; Untyped                       ;
; C2_INITIAL                    ; 0                 ; Untyped                       ;
; C3_INITIAL                    ; 0                 ; Untyped                       ;
; C4_INITIAL                    ; 0                 ; Untyped                       ;
; C5_INITIAL                    ; 0                 ; Untyped                       ;
; C6_INITIAL                    ; 0                 ; Untyped                       ;
; C7_INITIAL                    ; 0                 ; Untyped                       ;
; C8_INITIAL                    ; 0                 ; Untyped                       ;
; C9_INITIAL                    ; 0                 ; Untyped                       ;
; C0_MODE                       ; BYPASS            ; Untyped                       ;
; C1_MODE                       ; BYPASS            ; Untyped                       ;
; C2_MODE                       ; BYPASS            ; Untyped                       ;
; C3_MODE                       ; BYPASS            ; Untyped                       ;
; C4_MODE                       ; BYPASS            ; Untyped                       ;
; C5_MODE                       ; BYPASS            ; Untyped                       ;
; C6_MODE                       ; BYPASS            ; Untyped                       ;
; C7_MODE                       ; BYPASS            ; Untyped                       ;
; C8_MODE                       ; BYPASS            ; Untyped                       ;
; C9_MODE                       ; BYPASS            ; Untyped                       ;
; C0_PH                         ; 0                 ; Untyped                       ;
; C1_PH                         ; 0                 ; Untyped                       ;
; C2_PH                         ; 0                 ; Untyped                       ;
; C3_PH                         ; 0                 ; Untyped                       ;
; C4_PH                         ; 0                 ; Untyped                       ;
; C5_PH                         ; 0                 ; Untyped                       ;
; C6_PH                         ; 0                 ; Untyped                       ;
; C7_PH                         ; 0                 ; Untyped                       ;
; C8_PH                         ; 0                 ; Untyped                       ;
; C9_PH                         ; 0                 ; Untyped                       ;
; L0_HIGH                       ; 1                 ; Untyped                       ;
; L1_HIGH                       ; 1                 ; Untyped                       ;
; G0_HIGH                       ; 1                 ; Untyped                       ;
; G1_HIGH                       ; 1                 ; Untyped                       ;
; G2_HIGH                       ; 1                 ; Untyped                       ;
; G3_HIGH                       ; 1                 ; Untyped                       ;
; E0_HIGH                       ; 1                 ; Untyped                       ;
; E1_HIGH                       ; 1                 ; Untyped                       ;
; E2_HIGH                       ; 1                 ; Untyped                       ;
; E3_HIGH                       ; 1                 ; Untyped                       ;
; L0_LOW                        ; 1                 ; Untyped                       ;
; L1_LOW                        ; 1                 ; Untyped                       ;
; G0_LOW                        ; 1                 ; Untyped                       ;
; G1_LOW                        ; 1                 ; Untyped                       ;
; G2_LOW                        ; 1                 ; Untyped                       ;
; G3_LOW                        ; 1                 ; Untyped                       ;
; E0_LOW                        ; 1                 ; Untyped                       ;
; E1_LOW                        ; 1                 ; Untyped                       ;
; E2_LOW                        ; 1                 ; Untyped                       ;
; E3_LOW                        ; 1                 ; Untyped                       ;
; L0_INITIAL                    ; 1                 ; Untyped                       ;
; L1_INITIAL                    ; 1                 ; Untyped                       ;
; G0_INITIAL                    ; 1                 ; Untyped                       ;
; G1_INITIAL                    ; 1                 ; Untyped                       ;
; G2_INITIAL                    ; 1                 ; Untyped                       ;
; G3_INITIAL                    ; 1                 ; Untyped                       ;
; E0_INITIAL                    ; 1                 ; Untyped                       ;
; E1_INITIAL                    ; 1                 ; Untyped                       ;
; E2_INITIAL                    ; 1                 ; Untyped                       ;
; E3_INITIAL                    ; 1                 ; Untyped                       ;
; L0_MODE                       ; BYPASS            ; Untyped                       ;
; L1_MODE                       ; BYPASS            ; Untyped                       ;
; G0_MODE                       ; BYPASS            ; Untyped                       ;
; G1_MODE                       ; BYPASS            ; Untyped                       ;
; G2_MODE                       ; BYPASS            ; Untyped                       ;
; G3_MODE                       ; BYPASS            ; Untyped                       ;
; E0_MODE                       ; BYPASS            ; Untyped                       ;
; E1_MODE                       ; BYPASS            ; Untyped                       ;
; E2_MODE                       ; BYPASS            ; Untyped                       ;
; E3_MODE                       ; BYPASS            ; Untyped                       ;
; L0_PH                         ; 0                 ; Untyped                       ;
; L1_PH                         ; 0                 ; Untyped                       ;
; G0_PH                         ; 0                 ; Untyped                       ;
; G1_PH                         ; 0                 ; Untyped                       ;
; G2_PH                         ; 0                 ; Untyped                       ;
; G3_PH                         ; 0                 ; Untyped                       ;
; E0_PH                         ; 0                 ; Untyped                       ;
; E1_PH                         ; 0                 ; Untyped                       ;
; E2_PH                         ; 0                 ; Untyped                       ;
; E3_PH                         ; 0                 ; Untyped                       ;
; M_PH                          ; 0                 ; Untyped                       ;
; C1_USE_CASC_IN                ; OFF               ; Untyped                       ;
; C2_USE_CASC_IN                ; OFF               ; Untyped                       ;
; C3_USE_CASC_IN                ; OFF               ; Untyped                       ;
; C4_USE_CASC_IN                ; OFF               ; Untyped                       ;
; C5_USE_CASC_IN                ; OFF               ; Untyped                       ;
; C6_USE_CASC_IN                ; OFF               ; Untyped                       ;
; C7_USE_CASC_IN                ; OFF               ; Untyped                       ;
; C8_USE_CASC_IN                ; OFF               ; Untyped                       ;
; C9_USE_CASC_IN                ; OFF               ; Untyped                       ;
; CLK0_COUNTER                  ; G0                ; Untyped                       ;
; CLK1_COUNTER                  ; G0                ; Untyped                       ;
; CLK2_COUNTER                  ; G0                ; Untyped                       ;
; CLK3_COUNTER                  ; G0                ; Untyped                       ;
; CLK4_COUNTER                  ; G0                ; Untyped                       ;
; CLK5_COUNTER                  ; G0                ; Untyped                       ;
; CLK6_COUNTER                  ; E0                ; Untyped                       ;
; CLK7_COUNTER                  ; E1                ; Untyped                       ;
; CLK8_COUNTER                  ; E2                ; Untyped                       ;
; CLK9_COUNTER                  ; E3                ; Untyped                       ;
; L0_TIME_DELAY                 ; 0                 ; Untyped                       ;
; L1_TIME_DELAY                 ; 0                 ; Untyped                       ;
; G0_TIME_DELAY                 ; 0                 ; Untyped                       ;
; G1_TIME_DELAY                 ; 0                 ; Untyped                       ;
; G2_TIME_DELAY                 ; 0                 ; Untyped                       ;
; G3_TIME_DELAY                 ; 0                 ; Untyped                       ;
; E0_TIME_DELAY                 ; 0                 ; Untyped                       ;
; E1_TIME_DELAY                 ; 0                 ; Untyped                       ;
; E2_TIME_DELAY                 ; 0                 ; Untyped                       ;
; E3_TIME_DELAY                 ; 0                 ; Untyped                       ;
; M_TIME_DELAY                  ; 0                 ; Untyped                       ;
; N_TIME_DELAY                  ; 0                 ; Untyped                       ;
; EXTCLK3_COUNTER               ; E3                ; Untyped                       ;
; EXTCLK2_COUNTER               ; E2                ; Untyped                       ;
; EXTCLK1_COUNTER               ; E1                ; Untyped                       ;
; EXTCLK0_COUNTER               ; E0                ; Untyped                       ;
; ENABLE0_COUNTER               ; L0                ; Untyped                       ;
; ENABLE1_COUNTER               ; L0                ; Untyped                       ;
; CHARGE_PUMP_CURRENT           ; 2                 ; Untyped                       ;
; LOOP_FILTER_R                 ;  1.000000         ; Untyped                       ;
; LOOP_FILTER_C                 ; 5                 ; Untyped                       ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999              ; Untyped                       ;
; LOOP_FILTER_R_BITS            ; 9999              ; Untyped                       ;
; LOOP_FILTER_C_BITS            ; 9999              ; Untyped                       ;
; VCO_POST_SCALE                ; 0                 ; Untyped                       ;
; CLK2_OUTPUT_FREQUENCY         ; 0                 ; Untyped                       ;
; CLK1_OUTPUT_FREQUENCY         ; 0                 ; Untyped                       ;
; CLK0_OUTPUT_FREQUENCY         ; 0                 ; Untyped                       ;
; INTENDED_DEVICE_FAMILY        ; Cyclone IV E      ; Untyped                       ;
; PORT_CLKENA0                  ; PORT_UNUSED       ; Untyped                       ;
; PORT_CLKENA1                  ; PORT_UNUSED       ; Untyped                       ;
; PORT_CLKENA2                  ; PORT_UNUSED       ; Untyped                       ;
; PORT_CLKENA3                  ; PORT_UNUSED       ; Untyped                       ;
; PORT_CLKENA4                  ; PORT_UNUSED       ; Untyped                       ;
; PORT_CLKENA5                  ; PORT_UNUSED       ; Untyped                       ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY ; Untyped                       ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY ; Untyped                       ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY ; Untyped                       ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY ; Untyped                       ;
; PORT_EXTCLK0                  ; PORT_UNUSED       ; Untyped                       ;
; PORT_EXTCLK1                  ; PORT_UNUSED       ; Untyped                       ;
; PORT_EXTCLK2                  ; PORT_UNUSED       ; Untyped                       ;
; PORT_EXTCLK3                  ; PORT_UNUSED       ; Untyped                       ;
; PORT_CLKBAD0                  ; PORT_UNUSED       ; Untyped                       ;
; PORT_CLKBAD1                  ; PORT_UNUSED       ; Untyped                       ;
; PORT_CLK0                     ; PORT_USED         ; Untyped                       ;
; PORT_CLK1                     ; PORT_USED         ; Untyped                       ;
; PORT_CLK2                     ; PORT_USED         ; Untyped                       ;
; PORT_CLK3                     ; PORT_USED         ; Untyped                       ;
; PORT_CLK4                     ; PORT_UNUSED       ; Untyped                       ;
; PORT_CLK5                     ; PORT_UNUSED       ; Untyped                       ;
; PORT_CLK6                     ; PORT_UNUSED       ; Untyped                       ;
; PORT_CLK7                     ; PORT_UNUSED       ; Untyped                       ;
; PORT_CLK8                     ; PORT_UNUSED       ; Untyped                       ;
; PORT_CLK9                     ; PORT_UNUSED       ; Untyped                       ;
; PORT_SCANDATA                 ; PORT_UNUSED       ; Untyped                       ;
; PORT_SCANDATAOUT              ; PORT_UNUSED       ; Untyped                       ;
; PORT_SCANDONE                 ; PORT_UNUSED       ; Untyped                       ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY ; Untyped                       ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY ; Untyped                       ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED       ; Untyped                       ;
; PORT_CLKLOSS                  ; PORT_UNUSED       ; Untyped                       ;
; PORT_INCLK1                   ; PORT_UNUSED       ; Untyped                       ;
; PORT_INCLK0                   ; PORT_USED         ; Untyped                       ;
; PORT_FBIN                     ; PORT_UNUSED       ; Untyped                       ;
; PORT_PLLENA                   ; PORT_UNUSED       ; Untyped                       ;
; PORT_CLKSWITCH                ; PORT_UNUSED       ; Untyped                       ;
; PORT_ARESET                   ; PORT_UNUSED       ; Untyped                       ;
; PORT_PFDENA                   ; PORT_UNUSED       ; Untyped                       ;
; PORT_SCANCLK                  ; PORT_UNUSED       ; Untyped                       ;
; PORT_SCANACLR                 ; PORT_UNUSED       ; Untyped                       ;
; PORT_SCANREAD                 ; PORT_UNUSED       ; Untyped                       ;
; PORT_SCANWRITE                ; PORT_UNUSED       ; Untyped                       ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY ; Untyped                       ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY ; Untyped                       ;
; PORT_LOCKED                   ; PORT_UNUSED       ; Untyped                       ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED       ; Untyped                       ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY ; Untyped                       ;
; PORT_PHASEDONE                ; PORT_UNUSED       ; Untyped                       ;
; PORT_PHASESTEP                ; PORT_UNUSED       ; Untyped                       ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED       ; Untyped                       ;
; PORT_SCANCLKENA               ; PORT_UNUSED       ; Untyped                       ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED       ; Untyped                       ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY ; Untyped                       ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY ; Untyped                       ;
; M_TEST_SOURCE                 ; 5                 ; Untyped                       ;
; C0_TEST_SOURCE                ; 5                 ; Untyped                       ;
; C1_TEST_SOURCE                ; 5                 ; Untyped                       ;
; C2_TEST_SOURCE                ; 5                 ; Untyped                       ;
; C3_TEST_SOURCE                ; 5                 ; Untyped                       ;
; C4_TEST_SOURCE                ; 5                 ; Untyped                       ;
; C5_TEST_SOURCE                ; 5                 ; Untyped                       ;
; C6_TEST_SOURCE                ; 5                 ; Untyped                       ;
; C7_TEST_SOURCE                ; 5                 ; Untyped                       ;
; C8_TEST_SOURCE                ; 5                 ; Untyped                       ;
; C9_TEST_SOURCE                ; 5                 ; Untyped                       ;
; CBXI_PARAMETER                ; altpll_qsr2       ; Untyped                       ;
; VCO_FREQUENCY_CONTROL         ; AUTO              ; Untyped                       ;
; VCO_PHASE_SHIFT_STEP          ; 0                 ; Untyped                       ;
; WIDTH_CLOCK                   ; 5                 ; Signed Integer                ;
; WIDTH_PHASECOUNTERSELECT      ; 4                 ; Untyped                       ;
; USING_FBMIMICBIDIR_PORT       ; OFF               ; Untyped                       ;
; DEVICE_FAMILY                 ; Cyclone IV E      ; Untyped                       ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED            ; Untyped                       ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF               ; Untyped                       ;
; AUTO_CARRY_CHAINS             ; ON                ; AUTO_CARRY                    ;
; IGNORE_CARRY_BUFFERS          ; OFF               ; IGNORE_CARRY                  ;
; AUTO_CASCADE_CHAINS           ; ON                ; AUTO_CASCADE                  ;
; IGNORE_CASCADE_BUFFERS        ; OFF               ; IGNORE_CASCADE                ;
+-------------------------------+-------------------+-------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Sdram_Control:u7 ;
+----------------+-------+--------------------------------------+
; Parameter Name ; Value ; Type                                 ;
+----------------+-------+--------------------------------------+
; INIT_PER       ; 24000 ; Signed Integer                       ;
; REF_PER        ; 1024  ; Signed Integer                       ;
; SC_CL          ; 3     ; Signed Integer                       ;
; SC_RCD         ; 3     ; Signed Integer                       ;
; SC_RRD         ; 7     ; Signed Integer                       ;
; SC_PM          ; 1     ; Signed Integer                       ;
; SC_BL          ; 1     ; Signed Integer                       ;
; SDR_BL         ; 111   ; Unsigned Binary                      ;
; SDR_BT         ; 0     ; Unsigned Binary                      ;
; SDR_CL         ; 011   ; Unsigned Binary                      ;
+----------------+-------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Sdram_Control:u7|control_interface:u_control_interface ;
+----------------+-------+----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                       ;
+----------------+-------+----------------------------------------------------------------------------+
; INIT_PER       ; 24000 ; Signed Integer                                                             ;
; REF_PER        ; 1024  ; Signed Integer                                                             ;
; SC_CL          ; 3     ; Signed Integer                                                             ;
; SC_RCD         ; 3     ; Signed Integer                                                             ;
; SC_RRD         ; 7     ; Signed Integer                                                             ;
; SC_PM          ; 1     ; Signed Integer                                                             ;
; SC_BL          ; 1     ; Signed Integer                                                             ;
; SDR_BL         ; 111   ; Unsigned Binary                                                            ;
; SDR_BT         ; 0     ; Unsigned Binary                                                            ;
; SDR_CL         ; 011   ; Unsigned Binary                                                            ;
+----------------+-------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Sdram_Control:u7|command:u_command ;
+----------------+-------+--------------------------------------------------------+
; Parameter Name ; Value ; Type                                                   ;
+----------------+-------+--------------------------------------------------------+
; INIT_PER       ; 24000 ; Signed Integer                                         ;
; REF_PER        ; 1024  ; Signed Integer                                         ;
; SC_CL          ; 3     ; Signed Integer                                         ;
; SC_RCD         ; 3     ; Signed Integer                                         ;
; SC_RRD         ; 7     ; Signed Integer                                         ;
; SC_PM          ; 1     ; Signed Integer                                         ;
; SC_BL          ; 1     ; Signed Integer                                         ;
; SDR_BL         ; 111   ; Unsigned Binary                                        ;
; SDR_BT         ; 0     ; Unsigned Binary                                        ;
; SDR_CL         ; 011   ; Unsigned Binary                                        ;
+----------------+-------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Sdram_Control:u7|sdr_data_path:u_sdr_data_path ;
+----------------+-------+--------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                               ;
+----------------+-------+--------------------------------------------------------------------+
; INIT_PER       ; 24000 ; Signed Integer                                                     ;
; REF_PER        ; 1024  ; Signed Integer                                                     ;
; SC_CL          ; 3     ; Signed Integer                                                     ;
; SC_RCD         ; 3     ; Signed Integer                                                     ;
; SC_RRD         ; 7     ; Signed Integer                                                     ;
; SC_PM          ; 1     ; Signed Integer                                                     ;
; SC_BL          ; 1     ; Signed Integer                                                     ;
; SDR_BL         ; 111   ; Unsigned Binary                                                    ;
; SDR_BT         ; 0     ; Unsigned Binary                                                    ;
; SDR_CL         ; 011   ; Unsigned Binary                                                    ;
+----------------+-------+--------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component ;
+--------------------------+-------------+----------------------------------------------------------------------------------------------------+
; Parameter Name           ; Value       ; Type                                                                                               ;
+--------------------------+-------------+----------------------------------------------------------------------------------------------------+
; ACF_DISABLE_MLAB_RAM_USE ; FALSE       ; Untyped                                                                                            ;
; ADD_RAM_OUTPUT_REGISTER  ; OFF         ; Untyped                                                                                            ;
; ADD_USEDW_MSB_BIT        ; OFF         ; Untyped                                                                                            ;
; CLOCKS_ARE_SYNCHRONIZED  ; FALSE       ; Untyped                                                                                            ;
; DELAY_RDUSEDW            ; 1           ; Untyped                                                                                            ;
; DELAY_WRUSEDW            ; 1           ; Untyped                                                                                            ;
; LPM_NUMWORDS             ; 512         ; Signed Integer                                                                                     ;
; LPM_SHOWAHEAD            ; OFF         ; Untyped                                                                                            ;
; LPM_WIDTH                ; 16          ; Signed Integer                                                                                     ;
; LPM_WIDTH_R              ; 32          ; Signed Integer                                                                                     ;
; LPM_WIDTHU               ; 9           ; Signed Integer                                                                                     ;
; LPM_WIDTHU_R             ; 8           ; Signed Integer                                                                                     ;
; MAXIMIZE_SPEED           ; 5           ; Untyped                                                                                            ;
; OVERFLOW_CHECKING        ; ON          ; Untyped                                                                                            ;
; RAM_BLOCK_TYPE           ; AUTO        ; Untyped                                                                                            ;
; RDSYNC_DELAYPIPE         ; 4           ; Signed Integer                                                                                     ;
; UNDERFLOW_CHECKING       ; ON          ; Untyped                                                                                            ;
; USE_EAB                  ; ON          ; Untyped                                                                                            ;
; WRITE_ACLR_SYNCH         ; ON          ; Untyped                                                                                            ;
; WRSYNC_DELAYPIPE         ; 4           ; Signed Integer                                                                                     ;
; CBXI_PARAMETER           ; dcfifo_neh1 ; Untyped                                                                                            ;
+--------------------------+-------------+----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component ;
+--------------------------+-------------+----------------------------------------------------------------------------------------------------+
; Parameter Name           ; Value       ; Type                                                                                               ;
+--------------------------+-------------+----------------------------------------------------------------------------------------------------+
; ACF_DISABLE_MLAB_RAM_USE ; FALSE       ; Untyped                                                                                            ;
; ADD_RAM_OUTPUT_REGISTER  ; OFF         ; Untyped                                                                                            ;
; ADD_USEDW_MSB_BIT        ; OFF         ; Untyped                                                                                            ;
; CLOCKS_ARE_SYNCHRONIZED  ; FALSE       ; Untyped                                                                                            ;
; DELAY_RDUSEDW            ; 1           ; Untyped                                                                                            ;
; DELAY_WRUSEDW            ; 1           ; Untyped                                                                                            ;
; LPM_NUMWORDS             ; 512         ; Signed Integer                                                                                     ;
; LPM_SHOWAHEAD            ; OFF         ; Untyped                                                                                            ;
; LPM_WIDTH                ; 16          ; Signed Integer                                                                                     ;
; LPM_WIDTH_R              ; 32          ; Signed Integer                                                                                     ;
; LPM_WIDTHU               ; 9           ; Signed Integer                                                                                     ;
; LPM_WIDTHU_R             ; 8           ; Signed Integer                                                                                     ;
; MAXIMIZE_SPEED           ; 5           ; Untyped                                                                                            ;
; OVERFLOW_CHECKING        ; ON          ; Untyped                                                                                            ;
; RAM_BLOCK_TYPE           ; AUTO        ; Untyped                                                                                            ;
; RDSYNC_DELAYPIPE         ; 4           ; Signed Integer                                                                                     ;
; UNDERFLOW_CHECKING       ; ON          ; Untyped                                                                                            ;
; USE_EAB                  ; ON          ; Untyped                                                                                            ;
; WRITE_ACLR_SYNCH         ; ON          ; Untyped                                                                                            ;
; WRSYNC_DELAYPIPE         ; 4           ; Signed Integer                                                                                     ;
; CBXI_PARAMETER           ; dcfifo_neh1 ; Untyped                                                                                            ;
+--------------------------+-------------+----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component ;
+--------------------------+-------------+---------------------------------------------------------------------------------------------------+
; Parameter Name           ; Value       ; Type                                                                                              ;
+--------------------------+-------------+---------------------------------------------------------------------------------------------------+
; ACF_DISABLE_MLAB_RAM_USE ; FALSE       ; Untyped                                                                                           ;
; ADD_RAM_OUTPUT_REGISTER  ; OFF         ; Untyped                                                                                           ;
; ADD_USEDW_MSB_BIT        ; OFF         ; Untyped                                                                                           ;
; CLOCKS_ARE_SYNCHRONIZED  ; FALSE       ; Untyped                                                                                           ;
; DELAY_RDUSEDW            ; 1           ; Untyped                                                                                           ;
; DELAY_WRUSEDW            ; 1           ; Untyped                                                                                           ;
; LPM_NUMWORDS             ; 256         ; Signed Integer                                                                                    ;
; LPM_SHOWAHEAD            ; OFF         ; Untyped                                                                                           ;
; LPM_WIDTH                ; 32          ; Signed Integer                                                                                    ;
; LPM_WIDTH_R              ; 16          ; Signed Integer                                                                                    ;
; LPM_WIDTHU               ; 8           ; Signed Integer                                                                                    ;
; LPM_WIDTHU_R             ; 9           ; Signed Integer                                                                                    ;
; MAXIMIZE_SPEED           ; 5           ; Untyped                                                                                           ;
; OVERFLOW_CHECKING        ; ON          ; Untyped                                                                                           ;
; RAM_BLOCK_TYPE           ; AUTO        ; Untyped                                                                                           ;
; RDSYNC_DELAYPIPE         ; 4           ; Signed Integer                                                                                    ;
; UNDERFLOW_CHECKING       ; ON          ; Untyped                                                                                           ;
; USE_EAB                  ; ON          ; Untyped                                                                                           ;
; WRITE_ACLR_SYNCH         ; ON          ; Untyped                                                                                           ;
; WRSYNC_DELAYPIPE         ; 4           ; Signed Integer                                                                                    ;
; CBXI_PARAMETER           ; dcfifo_ffh1 ; Untyped                                                                                           ;
+--------------------------+-------------+---------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component ;
+--------------------------+-------------+---------------------------------------------------------------------------------------------------+
; Parameter Name           ; Value       ; Type                                                                                              ;
+--------------------------+-------------+---------------------------------------------------------------------------------------------------+
; ACF_DISABLE_MLAB_RAM_USE ; FALSE       ; Untyped                                                                                           ;
; ADD_RAM_OUTPUT_REGISTER  ; OFF         ; Untyped                                                                                           ;
; ADD_USEDW_MSB_BIT        ; OFF         ; Untyped                                                                                           ;
; CLOCKS_ARE_SYNCHRONIZED  ; FALSE       ; Untyped                                                                                           ;
; DELAY_RDUSEDW            ; 1           ; Untyped                                                                                           ;
; DELAY_WRUSEDW            ; 1           ; Untyped                                                                                           ;
; LPM_NUMWORDS             ; 256         ; Signed Integer                                                                                    ;
; LPM_SHOWAHEAD            ; OFF         ; Untyped                                                                                           ;
; LPM_WIDTH                ; 32          ; Signed Integer                                                                                    ;
; LPM_WIDTH_R              ; 16          ; Signed Integer                                                                                    ;
; LPM_WIDTHU               ; 8           ; Signed Integer                                                                                    ;
; LPM_WIDTHU_R             ; 9           ; Signed Integer                                                                                    ;
; MAXIMIZE_SPEED           ; 5           ; Untyped                                                                                           ;
; OVERFLOW_CHECKING        ; ON          ; Untyped                                                                                           ;
; RAM_BLOCK_TYPE           ; AUTO        ; Untyped                                                                                           ;
; RDSYNC_DELAYPIPE         ; 4           ; Signed Integer                                                                                    ;
; UNDERFLOW_CHECKING       ; ON          ; Untyped                                                                                           ;
; USE_EAB                  ; ON          ; Untyped                                                                                           ;
; WRITE_ACLR_SYNCH         ; ON          ; Untyped                                                                                           ;
; WRSYNC_DELAYPIPE         ; 4           ; Signed Integer                                                                                    ;
; CBXI_PARAMETER           ; dcfifo_ffh1 ; Untyped                                                                                           ;
+--------------------------+-------------+---------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: I2C_CCD_Config:u8 ;
+-----------------------+------------------+---------------------+
; Parameter Name        ; Value            ; Type                ;
+-----------------------+------------------+---------------------+
; default_exposure      ; 0000010111100101 ; Unsigned Binary     ;
; exposure_change_value ; 0000000001100100 ; Unsigned Binary     ;
; CLK_Freq              ; 50000000         ; Signed Integer      ;
; I2C_Freq              ; 20000            ; Signed Integer      ;
; LUT_SIZE              ; 25               ; Signed Integer      ;
+-----------------------+------------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ltp_controller:u1 ;
+----------------------+-------+---------------------------------+
; Parameter Name       ; Value ; Type                            ;
+----------------------+-------+---------------------------------+
; H_LINE               ; 1056  ; Signed Integer                  ;
; V_LINE               ; 525   ; Signed Integer                  ;
; Hsync_Blank          ; 46    ; Signed Integer                  ;
; Hsync_Front_Porch    ; 210   ; Signed Integer                  ;
; Vertical_Back_Porch  ; 23    ; Signed Integer                  ;
; Vertical_Front_Porch ; 22    ; Signed Integer                  ;
; move_size_x          ; 239   ; Signed Integer                  ;
; move_size_y          ; 500   ; Signed Integer                  ;
+----------------------+-------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: ltp_controller:u1|lpm_mult:Mult0   ;
+------------------------------------------------+--------------+---------------------+
; Parameter Name                                 ; Value        ; Type                ;
+------------------------------------------------+--------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 12           ; Untyped             ;
; LPM_WIDTHB                                     ; 12           ; Untyped             ;
; LPM_WIDTHP                                     ; 24           ; Untyped             ;
; LPM_WIDTHR                                     ; 24           ; Untyped             ;
; LPM_WIDTHS                                     ; 1            ; Untyped             ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped             ;
; LPM_PIPELINE                                   ; 0            ; Untyped             ;
; LATENCY                                        ; 0            ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped             ;
; USE_EAB                                        ; OFF          ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 6            ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped             ;
; CBXI_PARAMETER                                 ; mult_t5t     ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped             ;
+------------------------------------------------+--------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: ltp_controller:u1|lpm_mult:Mult1   ;
+------------------------------------------------+--------------+---------------------+
; Parameter Name                                 ; Value        ; Type                ;
+------------------------------------------------+--------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 11           ; Untyped             ;
; LPM_WIDTHB                                     ; 11           ; Untyped             ;
; LPM_WIDTHP                                     ; 22           ; Untyped             ;
; LPM_WIDTHR                                     ; 22           ; Untyped             ;
; LPM_WIDTHS                                     ; 1            ; Untyped             ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped             ;
; LPM_PIPELINE                                   ; 0            ; Untyped             ;
; LATENCY                                        ; 0            ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped             ;
; USE_EAB                                        ; OFF          ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 6            ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped             ;
; CBXI_PARAMETER                                 ; mult_p5t     ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped             ;
+------------------------------------------------+--------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; altshift_taps Parameter Settings by Entity Instance                                          ;
+----------------------------+-----------------------------------------------------------------+
; Name                       ; Value                                                           ;
+----------------------------+-----------------------------------------------------------------+
; Number of entity instances ; 1                                                               ;
; Entity Instance            ; RAW2RGB:u4|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component ;
;     -- NUMBER_OF_TAPS      ; 2                                                               ;
;     -- TAP_DISTANCE        ; 800                                                             ;
;     -- WIDTH               ; 12                                                              ;
+----------------------------+-----------------------------------------------------------------+


+----------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                         ;
+-------------------------------+--------------------------------------+
; Name                          ; Value                                ;
+-------------------------------+--------------------------------------+
; Number of entity instances    ; 1                                    ;
; Entity Instance               ; sdram_pll:u6|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                               ;
;     -- PLL_TYPE               ; AUTO                                 ;
;     -- PRIMARY_CLOCK          ; INCLK0                               ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                    ;
;     -- VCO_MULTIPLY_BY        ; 0                                    ;
;     -- VCO_DIVIDE_BY          ; 0                                    ;
+-------------------------------+--------------------------------------+


+--------------------------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance                           ;
+---------------------------------------+----------------------------------+
; Name                                  ; Value                            ;
+---------------------------------------+----------------------------------+
; Number of entity instances            ; 2                                ;
; Entity Instance                       ; ltp_controller:u1|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 12                               ;
;     -- LPM_WIDTHB                     ; 12                               ;
;     -- LPM_WIDTHP                     ; 24                               ;
;     -- LPM_REPRESENTATION             ; SIGNED                           ;
;     -- INPUT_A_IS_CONSTANT            ; NO                               ;
;     -- INPUT_B_IS_CONSTANT            ; NO                               ;
;     -- USE_EAB                        ; OFF                              ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                             ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                               ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                               ;
; Entity Instance                       ; ltp_controller:u1|lpm_mult:Mult1 ;
;     -- LPM_WIDTHA                     ; 11                               ;
;     -- LPM_WIDTHB                     ; 11                               ;
;     -- LPM_WIDTHP                     ; 22                               ;
;     -- LPM_REPRESENTATION             ; SIGNED                           ;
;     -- INPUT_A_IS_CONSTANT            ; NO                               ;
;     -- INPUT_B_IS_CONSTANT            ; NO                               ;
;     -- USE_EAB                        ; OFF                              ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                             ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                               ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                               ;
+---------------------------------------+----------------------------------+


+---------------------------------------------------+
; Port Connectivity Checks: "ltp_controller:u1"     ;
+------+--------+----------+------------------------+
; Port ; Type   ; Severity ; Details                ;
+------+--------+----------+------------------------+
; oDEN ; Output ; Info     ; Explicitly unconnected ;
+------+--------+----------+------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Sdram_Control:u7|sdr_data_path:u_sdr_data_path"                                                                                            ;
+------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                                    ;
+------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------+
; DM   ; Input  ; Warning  ; Input port expression (2 bits) is smaller than the input port (4 bits) it drives.  Extra input bit(s) "DM[3..2]" will be connected to GND. ;
; DM   ; Input  ; Info     ; Stuck at GND                                                                                                                               ;
; DQM  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                        ;
+------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Sdram_Control:u7|control_interface:u_control_interface"                                                                                         ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                      ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; CMD      ; Input ; Warning  ; Input port expression (2 bits) is smaller than the input port (3 bits) it drives.  Extra input bit(s) "CMD[2..2]" will be connected to GND.  ;
; INIT_ACK ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Sdram_Control:u7"                                                                                                                                                                                  ;
+----------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                 ; Type   ; Severity ; Details                                                                                                                                                                            ;
+----------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WR1_DATA[15]         ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; WR1_ADDR             ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (23 bits) it drives.  The 9 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; WR1_ADDR[22..0]      ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; WR1_MAX_ADDR         ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (23 bits) it drives.  The 9 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; WR1_MAX_ADDR[15..13] ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; WR1_MAX_ADDR[11..9]  ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; WR1_MAX_ADDR[22..18] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; WR1_MAX_ADDR[8..0]   ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; WR1_MAX_ADDR[17]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; WR1_MAX_ADDR[16]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; WR1_MAX_ADDR[12]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; WR1_LENGTH[6..0]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; WR1_LENGTH[7]        ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; WR2_DATA[15]         ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; WR2_ADDR[22..21]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; WR2_ADDR[19..0]      ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; WR2_ADDR[20]         ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; WR2_MAX_ADDR         ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (23 bits) it drives.  The 9 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; WR2_MAX_ADDR[15..13] ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; WR2_MAX_ADDR[11..9]  ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; WR2_MAX_ADDR[22..21] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; WR2_MAX_ADDR[19..18] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; WR2_MAX_ADDR[8..0]   ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; WR2_MAX_ADDR[20]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; WR2_MAX_ADDR[17]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; WR2_MAX_ADDR[16]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; WR2_MAX_ADDR[12]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; WR2_LENGTH[6..0]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; WR2_LENGTH[7]        ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; RD1_ADDR             ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (23 bits) it drives.  The 9 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; RD1_ADDR[22..0]      ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD1_MAX_ADDR         ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (23 bits) it drives.  The 9 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; RD1_MAX_ADDR[15..13] ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; RD1_MAX_ADDR[11..9]  ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; RD1_MAX_ADDR[22..18] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD1_MAX_ADDR[8..0]   ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD1_MAX_ADDR[17]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; RD1_MAX_ADDR[16]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD1_MAX_ADDR[12]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD1_LENGTH[6..0]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD1_LENGTH[7]        ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; RD2_ADDR[22..21]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD2_ADDR[19..0]      ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD2_ADDR[20]         ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; RD2_MAX_ADDR         ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (23 bits) it drives.  The 9 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; RD2_MAX_ADDR[15..13] ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; RD2_MAX_ADDR[11..9]  ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; RD2_MAX_ADDR[22..21] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD2_MAX_ADDR[19..18] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD2_MAX_ADDR[8..0]   ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD2_MAX_ADDR[20]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; RD2_MAX_ADDR[17]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; RD2_MAX_ADDR[16]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD2_MAX_ADDR[12]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD2_LENGTH[6..0]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD2_LENGTH[7]        ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; SA                   ; Output ; Warning  ; Output or bidir port (12 bits) is smaller than the port expression (13 bits) it drives.  The 1 most-significant bit(s) in the port expression will be connected to GND.            ;
; CS_N                 ; Output ; Warning  ; Output or bidir port (2 bits) is wider than the port expression (1 bits) it drives; bit(s) "CS_N[1..1]" have no fanouts                                                            ;
+----------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------+
; Port Connectivity Checks: "RAW2RGB:u4|Line_Buffer:L1" ;
+----------+--------+----------+------------------------+
; Port     ; Type   ; Severity ; Details                ;
+----------+--------+----------+------------------------+
; shiftout ; Output ; Info     ; Explicitly unconnected ;
+----------+--------+----------+------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "RAW2RGB:u4"                                                                                 ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                             ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; oRed[1..0]   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; oGreen[1..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; oBlue[1..0]  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II Analysis & Synthesis
    Info: Version 10.0 Build 218 06/27/2010 SJ Web Edition
    Info: Processing started: Wed Dec 11 17:35:37 2019
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Camera -c Camera
Info: Found 1 design units, including 1 entities, in source file sdram_control/sdram_wr_fifo.v
    Info: Found entity 1: Sdram_WR_FIFO
Info: Found 1 design units, including 1 entities, in source file sdram_control/sdram_rd_fifo.v
    Info: Found entity 1: Sdram_RD_FIFO
Info: Found 1 design units, including 1 entities, in source file sdram_control/sdram_control.v
    Info: Found entity 1: Sdram_Control
Warning (10229): Verilog HDL Expression warning at sdr_data_path.v(68): truncated literal to match 1 bits
Info: Found 1 design units, including 1 entities, in source file sdram_control/sdr_data_path.v
    Info: Found entity 1: sdr_data_path
Info: Found 1 design units, including 1 entities, in source file sdram_control/control_interface.v
    Info: Found entity 1: control_interface
Info: Found 1 design units, including 1 entities, in source file sdram_control/command.v
    Info: Found entity 1: command
Info: Found 1 design units, including 1 entities, in source file v/seg7_lut_8.v
    Info: Found entity 1: SEG7_LUT_8
Info: Found 1 design units, including 1 entities, in source file v/seg7_lut.v
    Info: Found entity 1: SEG7_LUT
Info: Found 1 design units, including 1 entities, in source file v/sdram_pll.v
    Info: Found entity 1: sdram_pll
Info: Found 1 design units, including 1 entities, in source file v/reset_delay.v
    Info: Found entity 1: Reset_Delay
Info: Found 1 design units, including 1 entities, in source file v/raw2rgb.v
    Info: Found entity 1: RAW2RGB
Warning (10238): Verilog Module Declaration warning at ltp_controller.v(58): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module "ltp_controller"
Info: Found 1 design units, including 1 entities, in source file v/ltp_controller.v
    Info: Found entity 1: ltp_controller
Info: Found 1 design units, including 1 entities, in source file v/line_buffer.v
    Info: Found entity 1: Line_Buffer
Info: Found 1 design units, including 1 entities, in source file v/i2c_controller.v
    Info: Found entity 1: I2C_Controller
Info: Found 1 design units, including 1 entities, in source file v/i2c_ccd_config.v
    Info: Found entity 1: I2C_CCD_Config
Info: Found 1 design units, including 1 entities, in source file v/ccd_capture.v
    Info: Found entity 1: CCD_Capture
Warning (10236): Verilog HDL Implicit Net warning at ltp_controller.v(122): created implicit net for "road1"
Warning (10236): Verilog HDL Implicit Net warning at ltp_controller.v(123): created implicit net for "road2"
Warning (10236): Verilog HDL Implicit Net warning at ltp_controller.v(148): created implicit net for "draw_circle"
Warning: Using design file camera.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: Camera
Warning (10236): Verilog HDL Implicit Net warning at camera.v(542): created implicit net for "SHLR"
Warning (10236): Verilog HDL Implicit Net warning at camera.v(543): created implicit net for "UPDN"
Info: Elaborating entity "Camera" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at camera.v(542): object "SHLR" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at camera.v(543): object "UPDN" assigned a value but never read
Warning (10230): Verilog HDL assignment warning at camera.v(554): truncated value with size 16 to match size of target (9)
Warning (10034): Output port "VGA_B" at camera.v(333) has no driver
Warning (10034): Output port "VGA_G" at camera.v(336) has no driver
Warning (10034): Output port "VGA_R" at camera.v(338) has no driver
Warning (10034): Output port "ENET0_TX_DATA" at camera.v(372) has no driver
Warning (10034): Output port "ENET1_TX_DATA" at camera.v(391) has no driver
Warning (10034): Output port "OTG_ADDR" at camera.v(403) has no driver
Warning (10034): Output port "OTG_DACK_N" at camera.v(405) has no driver
Warning (10034): Output port "SRAM_ADDR" at camera.v(431) has no driver
Warning (10034): Output port "FL_ADDR" at camera.v(440) has no driver
Warning (10034): Output port "SMA_CLKOUT" at camera.v(281) has no driver
Warning (10034): Output port "LCD_BLON" at camera.v(307) has no driver
Warning (10034): Output port "LCD_EN" at camera.v(309) has no driver
Warning (10034): Output port "LCD_ON" at camera.v(310) has no driver
Warning (10034): Output port "LCD_RS" at camera.v(311) has no driver
Warning (10034): Output port "LCD_RW" at camera.v(312) has no driver
Warning (10034): Output port "UART_CTS" at camera.v(315) has no driver
Warning (10034): Output port "SD_CLK" at camera.v(327) has no driver
Warning (10034): Output port "VGA_BLANK_N" at camera.v(334) has no driver
Warning (10034): Output port "VGA_CLK" at camera.v(335) has no driver
Warning (10034): Output port "VGA_HS" at camera.v(337) has no driver
Warning (10034): Output port "VGA_SYNC_N" at camera.v(339) has no driver
Warning (10034): Output port "VGA_VS" at camera.v(340) has no driver
Warning (10034): Output port "AUD_DACDAT" at camera.v(346) has no driver
Warning (10034): Output port "AUD_XCK" at camera.v(348) has no driver
Warning (10034): Output port "EEP_I2C_SCLK" at camera.v(351) has no driver
Warning (10034): Output port "I2C_SCLK" at camera.v(355) has no driver
Warning (10034): Output port "ENET0_GTX_CLK" at camera.v(359) has no driver
Warning (10034): Output port "ENET0_MDC" at camera.v(362) has no driver
Warning (10034): Output port "ENET0_RST_N" at camera.v(364) has no driver
Warning (10034): Output port "ENET0_TX_EN" at camera.v(373) has no driver
Warning (10034): Output port "ENET0_TX_ER" at camera.v(374) has no driver
Warning (10034): Output port "ENET1_GTX_CLK" at camera.v(378) has no driver
Warning (10034): Output port "ENET1_MDC" at camera.v(381) has no driver
Warning (10034): Output port "ENET1_RST_N" at camera.v(383) has no driver
Warning (10034): Output port "ENET1_TX_EN" at camera.v(392) has no driver
Warning (10034): Output port "ENET1_TX_ER" at camera.v(393) has no driver
Warning (10034): Output port "TD_RESET_N" at camera.v(399) has no driver
Warning (10034): Output port "OTG_CS_N" at camera.v(404) has no driver
Warning (10034): Output port "OTG_RD_N" at camera.v(411) has no driver
Warning (10034): Output port "OTG_RST_N" at camera.v(412) has no driver
Warning (10034): Output port "OTG_WE_N" at camera.v(413) has no driver
Warning (10034): Output port "SRAM_CE_N" at camera.v(432) has no driver
Warning (10034): Output port "SRAM_LB_N" at camera.v(434) has no driver
Warning (10034): Output port "SRAM_OE_N" at camera.v(435) has no driver
Warning (10034): Output port "SRAM_UB_N" at camera.v(436) has no driver
Warning (10034): Output port "SRAM_WE_N" at camera.v(437) has no driver
Warning (10034): Output port "FL_CE_N" at camera.v(441) has no driver
Warning (10034): Output port "FL_OE_N" at camera.v(443) has no driver
Warning (10034): Output port "FL_RST_N" at camera.v(444) has no driver
Warning (10034): Output port "FL_WE_N" at camera.v(446) has no driver
Warning (10034): Output port "FL_WP_N" at camera.v(447) has no driver
Warning (10034): Output port "TOUCH_I2C_SCL" at camera.v(455) has no driver
Warning (10034): Output port "LCD_DITH" at camera.v(461) has no driver
Warning (10034): Output port "LCD_UPDN" at camera.v(464) has no driver
Warning (10034): Output port "LCD_DE" at camera.v(466) has no driver
Warning (10034): Output port "LCD_SHLR" at camera.v(467) has no driver
Warning (10034): Output port "LSENSOR_ADDR_SEL" at camera.v(482) has no driver
Warning (10034): Output port "LSENSOR_SCL" at camera.v(483) has no driver
Warning (10034): Output port "GSENSOR_CS_n" at camera.v(487) has no driver
Warning (10034): Output port "GSENSOR_ALT_ADDR" at camera.v(490) has no driver
Warning (10034): Output port "GSENSOR_SCL_SCLK" at camera.v(492) has no driver
Info: Elaborating entity "Reset_Delay" for hierarchy "Reset_Delay:u2"
Info: Elaborating entity "CCD_Capture" for hierarchy "CCD_Capture:u3"
Warning (10036): Verilog HDL or VHDL warning at CCD_Capture.v(161): object "ifval_fedge" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at CCD_Capture.v(162): object "y_cnt_d" assigned a value but never read
Warning (10230): Verilog HDL assignment warning at CCD_Capture.v(122): truncated value with size 32 to match size of target (16)
Warning (10230): Verilog HDL assignment warning at CCD_Capture.v(126): truncated value with size 32 to match size of target (16)
Warning (10230): Verilog HDL assignment warning at CCD_Capture.v(182): truncated value with size 32 to match size of target (1)
Info: Elaborating entity "RAW2RGB" for hierarchy "RAW2RGB:u4"
Info: Elaborating entity "Line_Buffer" for hierarchy "RAW2RGB:u4|Line_Buffer:L1"
Info: Elaborating entity "altshift_taps" for hierarchy "RAW2RGB:u4|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component"
Info: Elaborated megafunction instantiation "RAW2RGB:u4|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component"
Info: Instantiated megafunction "RAW2RGB:u4|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component" with the following parameter:
    Info: Parameter "lpm_hint" = "RAM_BLOCK_TYPE=M4K"
    Info: Parameter "lpm_type" = "altshift_taps"
    Info: Parameter "number_of_taps" = "2"
    Info: Parameter "power_up_state" = "CLEARED"
    Info: Parameter "tap_distance" = "800"
    Info: Parameter "width" = "12"
Warning: Assertion warning: Device family Cyclone IV E does not have M4K blocks -- using available memory blocks
Info: Found 1 design units, including 1 entities, in source file db/shift_taps_rmu.tdf
    Info: Found entity 1: shift_taps_rmu
Info: Elaborating entity "shift_taps_rmu" for hierarchy "RAW2RGB:u4|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_rmu:auto_generated"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_0ka1.tdf
    Info: Found entity 1: altsyncram_0ka1
Info: Elaborating entity "altsyncram_0ka1" for hierarchy "RAW2RGB:u4|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_rmu:auto_generated|altsyncram_0ka1:altsyncram2"
Info: Found 1 design units, including 1 entities, in source file db/cntr_auf.tdf
    Info: Found entity 1: cntr_auf
Info: Elaborating entity "cntr_auf" for hierarchy "RAW2RGB:u4|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_rmu:auto_generated|cntr_auf:cntr1"
Info: Found 1 design units, including 1 entities, in source file db/cmpr_7ic.tdf
    Info: Found entity 1: cmpr_7ic
Info: Elaborating entity "cmpr_7ic" for hierarchy "RAW2RGB:u4|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_rmu:auto_generated|cntr_auf:cntr1|cmpr_7ic:cmpr4"
Info: Elaborating entity "SEG7_LUT_8" for hierarchy "SEG7_LUT_8:u5"
Info: Elaborating entity "SEG7_LUT" for hierarchy "SEG7_LUT_8:u5|SEG7_LUT:u0"
Info: Elaborating entity "sdram_pll" for hierarchy "sdram_pll:u6"
Info: Elaborating entity "altpll" for hierarchy "sdram_pll:u6|altpll:altpll_component"
Info: Elaborated megafunction instantiation "sdram_pll:u6|altpll:altpll_component"
Info: Instantiated megafunction "sdram_pll:u6|altpll:altpll_component" with the following parameter:
    Info: Parameter "bandwidth_type" = "AUTO"
    Info: Parameter "clk0_divide_by" = "1"
    Info: Parameter "clk0_duty_cycle" = "50"
    Info: Parameter "clk0_multiply_by" = "2"
    Info: Parameter "clk0_phase_shift" = "0"
    Info: Parameter "clk1_divide_by" = "1"
    Info: Parameter "clk1_duty_cycle" = "50"
    Info: Parameter "clk1_multiply_by" = "2"
    Info: Parameter "clk1_phase_shift" = "-2917"
    Info: Parameter "clk2_divide_by" = "2"
    Info: Parameter "clk2_duty_cycle" = "50"
    Info: Parameter "clk2_multiply_by" = "1"
    Info: Parameter "clk2_phase_shift" = "0"
    Info: Parameter "clk3_divide_by" = "5000"
    Info: Parameter "clk3_duty_cycle" = "50"
    Info: Parameter "clk3_multiply_by" = "3333"
    Info: Parameter "clk3_phase_shift" = "0"
    Info: Parameter "compensate_clock" = "CLK0"
    Info: Parameter "inclk0_input_frequency" = "20000"
    Info: Parameter "intended_device_family" = "Cyclone IV E"
    Info: Parameter "lpm_type" = "altpll"
    Info: Parameter "operation_mode" = "NORMAL"
    Info: Parameter "pll_type" = "AUTO"
    Info: Parameter "port_activeclock" = "PORT_UNUSED"
    Info: Parameter "port_areset" = "PORT_UNUSED"
    Info: Parameter "port_clkbad0" = "PORT_UNUSED"
    Info: Parameter "port_clkbad1" = "PORT_UNUSED"
    Info: Parameter "port_clkloss" = "PORT_UNUSED"
    Info: Parameter "port_clkswitch" = "PORT_UNUSED"
    Info: Parameter "port_configupdate" = "PORT_UNUSED"
    Info: Parameter "port_fbin" = "PORT_UNUSED"
    Info: Parameter "port_inclk0" = "PORT_USED"
    Info: Parameter "port_inclk1" = "PORT_UNUSED"
    Info: Parameter "port_locked" = "PORT_UNUSED"
    Info: Parameter "port_pfdena" = "PORT_UNUSED"
    Info: Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info: Parameter "port_phasedone" = "PORT_UNUSED"
    Info: Parameter "port_phasestep" = "PORT_UNUSED"
    Info: Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info: Parameter "port_pllena" = "PORT_UNUSED"
    Info: Parameter "port_scanaclr" = "PORT_UNUSED"
    Info: Parameter "port_scanclk" = "PORT_UNUSED"
    Info: Parameter "port_scanclkena" = "PORT_UNUSED"
    Info: Parameter "port_scandata" = "PORT_UNUSED"
    Info: Parameter "port_scandataout" = "PORT_UNUSED"
    Info: Parameter "port_scandone" = "PORT_UNUSED"
    Info: Parameter "port_scanread" = "PORT_UNUSED"
    Info: Parameter "port_scanwrite" = "PORT_UNUSED"
    Info: Parameter "port_clk0" = "PORT_USED"
    Info: Parameter "port_clk1" = "PORT_USED"
    Info: Parameter "port_clk2" = "PORT_USED"
    Info: Parameter "port_clk3" = "PORT_USED"
    Info: Parameter "port_clk4" = "PORT_UNUSED"
    Info: Parameter "port_clk5" = "PORT_UNUSED"
    Info: Parameter "port_clkena0" = "PORT_UNUSED"
    Info: Parameter "port_clkena1" = "PORT_UNUSED"
    Info: Parameter "port_clkena2" = "PORT_UNUSED"
    Info: Parameter "port_clkena3" = "PORT_UNUSED"
    Info: Parameter "port_clkena4" = "PORT_UNUSED"
    Info: Parameter "port_clkena5" = "PORT_UNUSED"
    Info: Parameter "port_extclk0" = "PORT_UNUSED"
    Info: Parameter "port_extclk1" = "PORT_UNUSED"
    Info: Parameter "port_extclk2" = "PORT_UNUSED"
    Info: Parameter "port_extclk3" = "PORT_UNUSED"
    Info: Parameter "width_clock" = "5"
Info: Found 1 design units, including 1 entities, in source file db/altpll_qsr2.tdf
    Info: Found entity 1: altpll_qsr2
Info: Elaborating entity "altpll_qsr2" for hierarchy "sdram_pll:u6|altpll:altpll_component|altpll_qsr2:auto_generated"
Info: Elaborating entity "Sdram_Control" for hierarchy "Sdram_Control:u7"
Warning (10230): Verilog HDL assignment warning at Sdram_Control.v(385): truncated value with size 32 to match size of target (10)
Warning (10240): Verilog HDL Always Construct warning at Sdram_Control.v(423): inferring latch(es) for variable "rWR1_MAX_ADDR", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at Sdram_Control.v(423): inferring latch(es) for variable "rWR2_MAX_ADDR", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at Sdram_Control.v(423): inferring latch(es) for variable "rRD1_MAX_ADDR", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at Sdram_Control.v(423): inferring latch(es) for variable "rRD2_MAX_ADDR", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at Sdram_Control.v(423): inferring latch(es) for variable "rWR1_LENGTH", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at Sdram_Control.v(423): inferring latch(es) for variable "rWR2_LENGTH", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at Sdram_Control.v(423): inferring latch(es) for variable "rRD1_LENGTH", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at Sdram_Control.v(423): inferring latch(es) for variable "rRD2_LENGTH", which holds its previous value in one or more paths through the always construct
Info (10041): Inferred latch for "rRD2_LENGTH[0]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rRD2_LENGTH[1]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rRD2_LENGTH[2]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rRD2_LENGTH[3]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rRD2_LENGTH[4]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rRD2_LENGTH[5]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rRD2_LENGTH[6]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rRD2_LENGTH[7]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rRD1_LENGTH[0]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rRD1_LENGTH[1]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rRD1_LENGTH[2]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rRD1_LENGTH[3]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rRD1_LENGTH[4]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rRD1_LENGTH[5]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rRD1_LENGTH[6]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rRD1_LENGTH[7]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rWR2_LENGTH[0]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rWR2_LENGTH[1]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rWR2_LENGTH[2]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rWR2_LENGTH[3]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rWR2_LENGTH[4]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rWR2_LENGTH[5]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rWR2_LENGTH[6]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rWR2_LENGTH[7]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rWR1_LENGTH[0]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rWR1_LENGTH[1]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rWR1_LENGTH[2]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rWR1_LENGTH[3]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rWR1_LENGTH[4]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rWR1_LENGTH[5]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rWR1_LENGTH[6]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rWR1_LENGTH[7]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rRD2_MAX_ADDR[0]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rRD2_MAX_ADDR[1]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rRD2_MAX_ADDR[2]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rRD2_MAX_ADDR[3]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rRD2_MAX_ADDR[4]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rRD2_MAX_ADDR[5]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rRD2_MAX_ADDR[6]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rRD2_MAX_ADDR[7]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rRD2_MAX_ADDR[8]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rRD2_MAX_ADDR[9]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rRD2_MAX_ADDR[10]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rRD2_MAX_ADDR[11]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rRD2_MAX_ADDR[12]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rRD2_MAX_ADDR[13]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rRD2_MAX_ADDR[14]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rRD2_MAX_ADDR[15]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rRD2_MAX_ADDR[16]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rRD2_MAX_ADDR[17]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rRD2_MAX_ADDR[18]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rRD2_MAX_ADDR[19]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rRD2_MAX_ADDR[20]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rRD2_MAX_ADDR[21]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rRD2_MAX_ADDR[22]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rRD1_MAX_ADDR[0]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rRD1_MAX_ADDR[1]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rRD1_MAX_ADDR[2]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rRD1_MAX_ADDR[3]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rRD1_MAX_ADDR[4]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rRD1_MAX_ADDR[5]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rRD1_MAX_ADDR[6]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rRD1_MAX_ADDR[7]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rRD1_MAX_ADDR[8]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rRD1_MAX_ADDR[9]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rRD1_MAX_ADDR[10]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rRD1_MAX_ADDR[11]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rRD1_MAX_ADDR[12]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rRD1_MAX_ADDR[13]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rRD1_MAX_ADDR[14]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rRD1_MAX_ADDR[15]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rRD1_MAX_ADDR[16]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rRD1_MAX_ADDR[17]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rRD1_MAX_ADDR[18]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rRD1_MAX_ADDR[19]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rRD1_MAX_ADDR[20]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rRD1_MAX_ADDR[21]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rRD1_MAX_ADDR[22]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rWR2_MAX_ADDR[0]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rWR2_MAX_ADDR[1]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rWR2_MAX_ADDR[2]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rWR2_MAX_ADDR[3]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rWR2_MAX_ADDR[4]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rWR2_MAX_ADDR[5]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rWR2_MAX_ADDR[6]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rWR2_MAX_ADDR[7]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rWR2_MAX_ADDR[8]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rWR2_MAX_ADDR[9]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rWR2_MAX_ADDR[10]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rWR2_MAX_ADDR[11]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rWR2_MAX_ADDR[12]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rWR2_MAX_ADDR[13]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rWR2_MAX_ADDR[14]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rWR2_MAX_ADDR[15]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rWR2_MAX_ADDR[16]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rWR2_MAX_ADDR[17]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rWR2_MAX_ADDR[18]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rWR2_MAX_ADDR[19]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rWR2_MAX_ADDR[20]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rWR2_MAX_ADDR[21]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rWR2_MAX_ADDR[22]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rWR1_MAX_ADDR[0]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rWR1_MAX_ADDR[1]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rWR1_MAX_ADDR[2]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rWR1_MAX_ADDR[3]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rWR1_MAX_ADDR[4]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rWR1_MAX_ADDR[5]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rWR1_MAX_ADDR[6]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rWR1_MAX_ADDR[7]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rWR1_MAX_ADDR[8]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rWR1_MAX_ADDR[9]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rWR1_MAX_ADDR[10]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rWR1_MAX_ADDR[11]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rWR1_MAX_ADDR[12]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rWR1_MAX_ADDR[13]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rWR1_MAX_ADDR[14]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rWR1_MAX_ADDR[15]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rWR1_MAX_ADDR[16]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rWR1_MAX_ADDR[17]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rWR1_MAX_ADDR[18]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rWR1_MAX_ADDR[19]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rWR1_MAX_ADDR[20]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rWR1_MAX_ADDR[21]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rWR1_MAX_ADDR[22]" at Sdram_Control.v(423)
Info: Elaborating entity "control_interface" for hierarchy "Sdram_Control:u7|control_interface:u_control_interface"
Warning (10230): Verilog HDL assignment warning at control_interface.v(162): truncated value with size 32 to match size of target (16)
Warning (10230): Verilog HDL assignment warning at control_interface.v(167): truncated value with size 32 to match size of target (16)
Warning (10230): Verilog HDL assignment warning at control_interface.v(192): truncated value with size 32 to match size of target (16)
Info: Elaborating entity "command" for hierarchy "Sdram_Control:u7|command:u_command"
Warning (10240): Verilog HDL Always Construct warning at command.v(275): inferring latch(es) for variable "oe_shift", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at command.v(275): inferring latch(es) for variable "oe1", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at command.v(275): inferring latch(es) for variable "oe2", which holds its previous value in one or more paths through the always construct
Info: Elaborating entity "sdr_data_path" for hierarchy "Sdram_Control:u7|sdr_data_path:u_sdr_data_path"
Warning (10230): Verilog HDL assignment warning at sdr_data_path.v(68): truncated value with size 32 to match size of target (4)
Info: Elaborating entity "Sdram_WR_FIFO" for hierarchy "Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo"
Info: Elaborating entity "dcfifo_mixed_widths" for hierarchy "Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component"
Info: Elaborated megafunction instantiation "Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component"
Info: Instantiated megafunction "Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component" with the following parameter:
    Info: Parameter "intended_device_family" = "Cyclone IV E"
    Info: Parameter "lpm_numwords" = "512"
    Info: Parameter "lpm_showahead" = "OFF"
    Info: Parameter "lpm_type" = "dcfifo"
    Info: Parameter "lpm_width" = "16"
    Info: Parameter "lpm_widthu" = "9"
    Info: Parameter "lpm_widthu_r" = "8"
    Info: Parameter "lpm_width_r" = "32"
    Info: Parameter "overflow_checking" = "ON"
    Info: Parameter "rdsync_delaypipe" = "4"
    Info: Parameter "underflow_checking" = "ON"
    Info: Parameter "use_eab" = "ON"
    Info: Parameter "write_aclr_synch" = "ON"
    Info: Parameter "wrsync_delaypipe" = "4"
Info: Found 1 design units, including 1 entities, in source file db/dcfifo_neh1.tdf
    Info: Found entity 1: dcfifo_neh1
Info: Elaborating entity "dcfifo_neh1" for hierarchy "Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_neh1:auto_generated"
Info: Found 1 design units, including 1 entities, in source file db/a_gray2bin_ugb.tdf
    Info: Found entity 1: a_gray2bin_ugb
Info: Elaborating entity "a_gray2bin_ugb" for hierarchy "Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_neh1:auto_generated|a_gray2bin_ugb:rdptr_g_gray2bin"
Info: Found 1 design units, including 1 entities, in source file db/a_graycounter_t57.tdf
    Info: Found entity 1: a_graycounter_t57
Info: Elaborating entity "a_graycounter_t57" for hierarchy "Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_neh1:auto_generated|a_graycounter_t57:rdptr_g1p"
Info: Found 1 design units, including 1 entities, in source file db/a_graycounter_ojc.tdf
    Info: Found entity 1: a_graycounter_ojc
Info: Elaborating entity "a_graycounter_ojc" for hierarchy "Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_neh1:auto_generated|a_graycounter_ojc:wrptr_g1p"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_rj31.tdf
    Info: Found entity 1: altsyncram_rj31
Info: Elaborating entity "altsyncram_rj31" for hierarchy "Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_neh1:auto_generated|altsyncram_rj31:fifo_ram"
Info: Found 1 design units, including 1 entities, in source file db/dffpipe_gd9.tdf
    Info: Found entity 1: dffpipe_gd9
Info: Elaborating entity "dffpipe_gd9" for hierarchy "Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_neh1:auto_generated|dffpipe_gd9:rs_brp"
Info: Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_ikd.tdf
    Info: Found entity 1: alt_synch_pipe_ikd
Info: Elaborating entity "alt_synch_pipe_ikd" for hierarchy "Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_neh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp"
Info: Found 1 design units, including 1 entities, in source file db/dffpipe_hd9.tdf
    Info: Found entity 1: dffpipe_hd9
Info: Elaborating entity "dffpipe_hd9" for hierarchy "Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_neh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13"
Info: Found 1 design units, including 1 entities, in source file db/dffpipe_9d9.tdf
    Info: Found entity 1: dffpipe_9d9
Info: Elaborating entity "dffpipe_9d9" for hierarchy "Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_neh1:auto_generated|dffpipe_9d9:wraclr"
Info: Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_jkd.tdf
    Info: Found entity 1: alt_synch_pipe_jkd
Info: Elaborating entity "alt_synch_pipe_jkd" for hierarchy "Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_neh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp"
Info: Found 1 design units, including 1 entities, in source file db/dffpipe_id9.tdf
    Info: Found entity 1: dffpipe_id9
Info: Elaborating entity "dffpipe_id9" for hierarchy "Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_neh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe18"
Info: Found 1 design units, including 1 entities, in source file db/cmpr_f66.tdf
    Info: Found entity 1: cmpr_f66
Info: Elaborating entity "cmpr_f66" for hierarchy "Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_neh1:auto_generated|cmpr_f66:rdempty_eq_comp"
Info: Found 1 design units, including 1 entities, in source file db/cntr_54e.tdf
    Info: Found entity 1: cntr_54e
Info: Elaborating entity "cntr_54e" for hierarchy "Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_neh1:auto_generated|cntr_54e:cntr_b"
Info: Elaborating entity "Sdram_RD_FIFO" for hierarchy "Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo"
Info: Elaborating entity "dcfifo_mixed_widths" for hierarchy "Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component"
Info: Elaborated megafunction instantiation "Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component"
Info: Instantiated megafunction "Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component" with the following parameter:
    Info: Parameter "intended_device_family" = "Cyclone IV E"
    Info: Parameter "lpm_numwords" = "256"
    Info: Parameter "lpm_showahead" = "OFF"
    Info: Parameter "lpm_type" = "dcfifo"
    Info: Parameter "lpm_width" = "32"
    Info: Parameter "lpm_widthu" = "8"
    Info: Parameter "lpm_widthu_r" = "9"
    Info: Parameter "lpm_width_r" = "16"
    Info: Parameter "overflow_checking" = "ON"
    Info: Parameter "rdsync_delaypipe" = "4"
    Info: Parameter "underflow_checking" = "ON"
    Info: Parameter "use_eab" = "ON"
    Info: Parameter "write_aclr_synch" = "ON"
    Info: Parameter "wrsync_delaypipe" = "4"
Info: Found 1 design units, including 1 entities, in source file db/dcfifo_ffh1.tdf
    Info: Found entity 1: dcfifo_ffh1
Info: Elaborating entity "dcfifo_ffh1" for hierarchy "Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ffh1:auto_generated"
Info: Found 1 design units, including 1 entities, in source file db/a_graycounter_s57.tdf
    Info: Found entity 1: a_graycounter_s57
Info: Elaborating entity "a_graycounter_s57" for hierarchy "Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ffh1:auto_generated|a_graycounter_s57:rdptr_g1p"
Info: Found 1 design units, including 1 entities, in source file db/a_graycounter_pjc.tdf
    Info: Found entity 1: a_graycounter_pjc
Info: Elaborating entity "a_graycounter_pjc" for hierarchy "Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ffh1:auto_generated|a_graycounter_pjc:wrptr_g1p"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_sj31.tdf
    Info: Found entity 1: altsyncram_sj31
Info: Elaborating entity "altsyncram_sj31" for hierarchy "Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ffh1:auto_generated|altsyncram_sj31:fifo_ram"
Info: Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_kkd.tdf
    Info: Found entity 1: alt_synch_pipe_kkd
Info: Elaborating entity "alt_synch_pipe_kkd" for hierarchy "Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ffh1:auto_generated|alt_synch_pipe_kkd:rs_dgwp"
Info: Found 1 design units, including 1 entities, in source file db/dffpipe_jd9.tdf
    Info: Found entity 1: dffpipe_jd9
Info: Elaborating entity "dffpipe_jd9" for hierarchy "Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ffh1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12"
Info: Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_lkd.tdf
    Info: Found entity 1: alt_synch_pipe_lkd
Info: Elaborating entity "alt_synch_pipe_lkd" for hierarchy "Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ffh1:auto_generated|alt_synch_pipe_lkd:ws_dgrp"
Info: Found 1 design units, including 1 entities, in source file db/dffpipe_kd9.tdf
    Info: Found entity 1: dffpipe_kd9
Info: Elaborating entity "dffpipe_kd9" for hierarchy "Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ffh1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15"
Info: Elaborating entity "I2C_CCD_Config" for hierarchy "I2C_CCD_Config:u8"
Warning (10230): Verilog HDL assignment warning at I2C_CCD_Config.v(123): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at I2C_CCD_Config.v(124): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at I2C_CCD_Config.v(146): truncated value with size 32 to match size of target (25)
Warning (10230): Verilog HDL assignment warning at I2C_CCD_Config.v(151): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at I2C_CCD_Config.v(176): truncated value with size 32 to match size of target (16)
Warning (10230): Verilog HDL assignment warning at I2C_CCD_Config.v(226): truncated value with size 32 to match size of target (6)
Info: Elaborating entity "I2C_Controller" for hierarchy "I2C_CCD_Config:u8|I2C_Controller:u0"
Warning (10230): Verilog HDL assignment warning at I2C_Controller.v(70): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at I2C_Controller.v(69): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at I2C_Controller.v(82): truncated value with size 32 to match size of target (7)
Info: Elaborating entity "ltp_controller" for hierarchy "ltp_controller:u1"
Warning (10036): Verilog HDL or VHDL warning at ltp_controller.v(122): object "road1" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at ltp_controller.v(123): object "road2" assigned a value but never read
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(187): truncated value with size 32 to match size of target (8)
Warning (10240): Verilog HDL Always Construct warning at ltp_controller.v(171): inferring latch(es) for variable "move_x", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at ltp_controller.v(171): inferring latch(es) for variable "move_y", which holds its previous value in one or more paths through the always construct
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(249): truncated value with size 32 to match size of target (16)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(250): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(251): truncated value with size 11 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(264): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(265): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(266): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(267): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(268): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(269): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(270): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(271): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(272): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(273): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(274): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(275): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(276): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(277): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(278): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(279): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(280): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(281): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(282): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(283): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(284): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(285): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(286): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(287): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(288): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(289): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(290): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(291): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(292): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(293): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(294): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(295): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(296): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(297): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(298): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(299): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(300): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(301): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(302): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(303): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(304): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(305): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(306): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(307): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(308): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(309): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(310): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(311): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(312): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(313): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(314): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(315): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(316): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(317): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(318): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(319): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(320): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(321): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(322): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(323): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(324): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(325): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(326): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(327): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(328): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(329): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(330): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(331): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(332): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(333): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(334): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(335): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(336): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(337): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(338): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(339): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(340): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(341): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(342): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(343): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(344): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(345): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(346): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(347): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(348): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(349): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(350): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(351): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(352): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(353): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(354): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(355): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(356): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(357): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(358): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(359): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(360): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(361): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(362): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(363): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(364): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(365): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(366): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(367): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(368): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(369): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(370): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(371): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(372): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(373): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(374): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(375): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(376): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(377): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(378): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(379): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(380): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(381): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(382): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(383): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(384): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(385): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(386): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(387): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(388): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(389): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(390): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(391): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(392): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(393): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(394): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(395): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(396): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(397): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(398): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(399): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(400): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(401): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(402): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(403): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(404): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(405): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(406): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(407): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(408): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(409): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(410): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(411): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(412): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(413): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(414): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(415): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(416): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(417): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(418): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(419): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(420): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(421): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(422): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(423): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(424): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(425): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(426): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(427): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(428): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(429): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(430): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(431): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(432): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(433): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(434): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(435): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(436): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(437): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(438): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(439): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(440): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(441): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(442): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(443): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(444): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(445): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(446): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(447): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(448): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(449): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(450): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(451): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(452): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(453): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(454): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(455): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(456): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(457): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(458): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(459): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(460): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(461): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(462): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(463): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(464): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(465): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(466): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(467): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(468): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(469): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(470): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(471): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(472): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(473): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(474): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(475): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(476): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(477): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(478): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(479): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(480): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(481): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(482): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(483): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(484): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(485): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(486): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(487): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(488): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(489): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(490): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(491): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(492): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(493): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(494): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(495): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(496): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(497): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(498): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(499): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(500): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(501): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(502): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(503): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(504): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(505): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(506): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(507): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(508): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(509): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(510): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(511): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(512): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(513): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(514): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(515): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(516): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(517): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(518): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(519): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(520): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(521): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(522): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(523): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(524): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(525): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(526): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(527): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(528): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(529): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(530): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(531): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(532): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(533): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(534): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(535): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(536): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(537): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(538): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(539): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(540): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(541): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(542): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(543): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(544): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(545): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(546): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(547): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(548): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(549): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(550): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(551): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(552): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(553): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(554): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(555): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(556): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(557): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(558): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(559): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(560): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(561): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(562): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(563): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(564): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(565): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(566): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(567): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(568): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(569): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(570): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(571): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(572): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(573): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(574): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(575): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(576): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(577): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(578): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(579): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(580): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(581): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(582): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(583): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(584): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(585): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(586): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(587): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(588): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(589): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(590): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(591): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(592): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(593): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(594): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(595): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(596): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(597): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(598): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(599): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(600): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(601): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(602): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(603): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(604): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(605): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(606): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(607): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(608): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(609): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(610): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(611): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(612): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(613): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(614): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(615): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(616): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(617): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(618): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(619): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(620): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(621): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(622): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(623): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(624): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(625): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(626): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(627): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(628): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(629): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(630): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(631): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(632): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(633): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(634): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(635): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(636): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(637): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(638): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(639): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(640): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(641): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(642): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(643): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(644): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(645): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(646): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(647): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(648): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(649): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(650): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(651): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(652): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(653): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(654): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(655): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(656): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(657): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(658): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(659): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(660): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(661): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(662): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(663): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(664): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(665): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(666): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(667): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(668): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(669): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(670): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(671): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(672): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(673): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(674): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(675): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(676): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(677): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(678): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(679): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(680): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(681): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(682): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(683): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(684): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(685): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(686): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(687): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(688): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(689): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(690): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(691): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(692): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(693): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(694): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(695): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(696): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(697): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(698): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(699): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(700): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(701): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(702): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(703): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(704): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(705): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(706): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(707): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(708): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(709): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(710): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(711): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(712): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(713): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(714): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(715): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(716): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(717): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(718): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(719): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(720): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(721): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(722): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(723): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(724): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(725): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(726): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(727): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(728): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(729): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(730): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(731): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(732): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(733): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(734): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(735): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(736): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(737): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(738): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(739): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(740): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(741): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(742): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(743): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(744): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(745): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(746): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(747): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(748): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(749): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(750): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(751): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(752): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(753): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(754): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(755): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(756): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(757): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(758): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(759): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(760): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(761): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(762): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(763): truncated value with size 956 to match size of target (240)
Warning (10270): Verilog HDL Case Statement warning at ltp_controller.v(262): incomplete case statement has no default case item
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(767): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(768): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(769): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(770): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(771): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(772): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(773): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(774): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(775): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(776): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(777): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(778): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(779): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(780): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(781): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(782): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(783): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(784): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(785): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(786): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(787): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(788): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(789): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(790): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(791): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(792): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(793): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(794): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(795): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(796): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(797): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(798): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(799): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(800): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(801): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(802): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(803): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(804): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(805): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(806): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(807): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(808): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(809): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(810): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(811): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(812): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(813): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(814): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(815): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(816): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(817): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(818): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(819): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(820): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(821): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(822): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(823): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(824): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(825): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(826): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(827): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(828): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(829): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(830): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(831): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(832): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(833): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(834): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(835): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(836): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(837): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(838): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(839): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(840): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(841): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(842): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(843): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(844): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(845): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(846): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(847): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(848): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(849): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(850): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(851): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(852): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(853): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(854): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(855): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(856): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(857): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(858): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(859): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(860): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(861): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(862): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(863): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(864): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(865): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(866): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(867): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(868): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(869): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(870): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(871): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(872): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(873): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(874): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(875): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(876): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(877): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(878): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(879): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(880): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(881): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(882): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(883): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(884): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(885): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(886): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(887): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(888): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(889): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(890): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(891): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(892): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(893): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(894): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(895): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(896): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(897): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(898): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(899): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(900): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(901): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(902): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(903): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(904): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(905): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(906): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(907): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(908): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(909): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(910): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(911): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(912): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(913): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(914): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(915): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(916): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(917): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(918): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(919): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(920): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(921): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(922): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(923): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(924): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(925): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(926): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(927): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(928): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(929): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(930): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(931): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(932): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(933): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(934): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(935): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(936): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(937): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(938): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(939): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(940): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(941): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(942): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(943): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(944): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(945): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(946): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(947): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(948): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(949): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(950): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(951): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(952): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(953): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(954): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(955): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(956): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(957): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(958): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(959): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(960): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(961): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(962): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(963): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(964): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(965): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(966): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(967): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(968): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(969): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(970): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(971): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(972): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(973): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(974): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(975): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(976): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(977): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(978): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(979): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(980): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(981): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(982): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(983): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(984): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(985): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(986): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(987): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(988): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(989): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(990): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(991): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(992): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(993): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(994): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(995): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(996): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(997): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(998): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(999): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1000): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1001): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1002): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1003): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1004): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1005): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1006): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1007): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1008): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1009): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1010): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1011): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1012): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1013): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1014): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1015): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1016): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1017): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1018): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1019): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1020): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1021): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1022): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1023): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1024): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1025): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1026): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1027): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1028): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1029): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1030): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1031): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1032): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1033): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1034): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1035): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1036): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1037): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1038): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1039): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1040): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1041): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1042): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1043): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1044): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1045): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1046): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1047): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1048): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1049): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1050): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1051): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1052): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1053): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1054): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1055): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1056): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1057): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1058): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1059): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1060): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1061): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1062): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1063): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1064): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1065): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1066): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1067): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1068): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1069): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1070): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1071): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1072): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1073): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1074): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1075): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1076): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1077): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1078): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1079): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1080): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1081): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1082): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1083): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1084): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1085): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1086): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1087): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1088): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1089): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1090): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1091): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1092): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1093): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1094): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1095): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1096): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1097): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1098): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1099): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1100): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1101): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1102): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1103): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1104): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1105): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1106): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1107): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1108): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1109): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1110): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1111): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1112): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1113): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1114): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1115): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1116): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1117): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1118): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1119): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1120): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1121): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1122): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1123): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1124): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1125): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1126): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1127): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1128): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1129): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1130): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1131): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1132): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1133): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1134): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1135): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1136): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1137): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1138): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1139): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1140): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1141): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1142): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1143): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1144): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1145): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1146): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1147): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1148): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1149): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1150): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1151): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1152): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1153): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1154): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1155): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1156): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1157): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1158): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1159): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1160): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1161): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1162): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1163): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1164): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1165): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1166): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1167): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1168): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1169): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1170): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1171): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1172): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1173): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1174): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1175): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1176): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1177): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1178): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1179): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1180): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1181): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1182): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1183): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1184): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1185): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1186): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1187): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1188): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1189): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1190): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1191): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1192): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1193): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1194): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1195): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1196): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1197): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1198): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1199): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1200): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1201): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1202): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1203): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1204): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1205): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1206): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1207): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1208): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1209): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1210): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1211): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1212): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1213): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1214): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1215): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1216): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1217): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1218): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1219): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1220): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1221): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1222): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1223): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1224): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1225): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1226): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1227): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1228): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1229): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1230): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1231): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1232): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1233): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1234): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1235): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1236): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1237): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1238): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1239): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1240): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1241): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1242): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1243): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1244): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1245): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1246): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1247): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1248): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1249): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1250): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1251): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1252): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1253): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1254): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1255): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1256): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1257): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1258): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1259): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1260): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1261): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1262): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1263): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1264): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1265): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1266): truncated value with size 956 to match size of target (240)
Warning (10270): Verilog HDL Case Statement warning at ltp_controller.v(766): incomplete case statement has no default case item
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1271): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1272): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1273): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1274): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1275): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1276): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1277): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1278): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1279): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1280): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1281): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1282): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1283): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1284): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1285): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1286): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1287): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1288): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1289): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1290): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1291): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1292): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1293): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1294): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1295): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1296): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1297): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1298): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1299): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1300): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1301): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1302): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1303): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1304): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1305): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1306): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1307): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1308): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1309): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1310): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1311): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1312): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1313): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1314): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1315): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1316): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1317): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1318): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1319): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1320): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1321): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1322): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1323): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1324): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1325): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1326): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1327): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1328): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1329): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1330): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1331): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1332): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1333): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1334): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1335): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1336): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1337): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1338): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1339): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1340): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1341): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1342): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1343): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1344): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1345): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1346): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1347): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1348): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1349): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1350): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1351): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1352): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1353): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1354): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1355): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1356): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1357): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1358): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1359): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1360): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1361): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1362): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1363): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1364): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1365): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1366): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1367): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1368): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1369): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1370): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1371): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1372): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1373): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1374): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1375): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1376): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1377): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1378): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1379): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1380): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1381): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1382): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1383): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1384): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1385): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1386): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1387): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1388): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1389): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1390): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1391): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1392): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1393): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1394): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1395): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1396): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1397): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1398): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1399): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1400): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1401): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1402): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1403): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1404): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1405): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1406): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1407): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1408): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1409): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1410): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1411): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1412): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1413): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1414): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1415): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1416): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1417): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1418): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1419): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1420): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1421): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1422): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1423): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1424): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1425): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1426): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1427): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1428): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1429): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1430): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1431): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1432): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1433): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1434): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1435): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1436): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1437): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1438): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1439): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1440): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1441): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1442): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1443): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1444): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1445): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1446): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1447): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1448): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1449): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1450): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1451): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1452): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1453): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1454): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1455): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1456): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1457): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1458): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1459): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1460): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1461): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1462): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1463): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1464): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1465): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1466): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1467): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1468): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1469): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1470): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1471): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1472): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1473): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1474): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1475): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1476): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1477): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1478): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1479): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1480): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1481): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1482): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1483): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1484): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1485): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1486): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1487): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1488): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1489): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1490): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1491): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1492): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1493): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1494): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1495): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1496): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1497): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1498): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1499): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1500): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1501): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1502): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1503): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1504): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1505): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1506): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1507): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1508): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1509): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1510): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1511): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1512): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1513): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1514): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1515): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1516): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1517): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1518): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1519): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1520): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1521): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1522): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1523): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1524): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1525): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1526): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1527): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1528): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1529): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1530): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1531): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1532): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1533): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1534): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1535): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1536): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1537): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1538): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1539): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1540): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1541): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1542): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1543): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1544): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1545): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1546): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1547): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1548): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1549): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1550): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1551): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1552): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1553): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1554): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1555): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1556): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1557): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1558): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1559): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1560): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1561): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1562): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1563): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1564): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1565): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1566): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1567): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1568): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1569): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1570): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1571): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1572): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1573): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1574): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1575): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1576): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1577): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1578): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1579): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1580): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1581): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1582): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1583): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1584): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1585): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1586): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1587): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1588): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1589): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1590): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1591): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1592): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1593): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1594): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1595): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1596): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1597): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1598): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1599): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1600): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1601): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1602): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1603): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1604): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1605): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1606): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1607): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1608): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1609): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1610): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1611): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1612): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1613): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1614): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1615): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1616): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1617): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1618): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1619): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1620): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1621): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1622): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1623): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1624): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1625): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1626): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1627): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1628): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1629): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1630): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1631): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1632): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1633): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1634): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1635): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1636): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1637): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1638): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1639): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1640): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1641): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1642): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1643): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1644): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1645): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1646): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1647): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1648): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1649): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1650): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1651): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1652): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1653): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1654): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1655): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1656): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1657): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1658): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1659): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1660): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1661): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1662): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1663): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1664): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1665): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1666): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1667): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1668): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1669): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1670): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1671): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1672): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1673): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1674): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1675): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1676): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1677): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1678): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1679): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1680): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1681): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1682): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1683): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1684): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1685): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1686): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1687): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1688): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1689): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1690): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1691): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1692): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1693): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1694): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1695): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1696): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1697): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1698): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1699): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1700): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1701): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1702): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1703): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1704): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1705): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1706): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1707): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1708): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1709): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1710): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1711): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1712): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1713): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1714): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1715): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1716): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1717): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1718): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1719): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1720): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1721): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1722): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1723): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1724): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1725): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1726): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1727): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1728): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1729): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1730): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1731): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1732): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1733): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1734): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1735): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1736): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1737): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1738): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1739): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1740): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1741): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1742): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1743): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1744): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1745): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1746): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1747): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1748): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1749): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1750): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1751): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1752): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1753): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1754): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1755): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1756): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1757): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1758): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1759): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1760): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1761): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1762): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1763): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1764): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1765): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1766): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1767): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1768): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1769): truncated value with size 956 to match size of target (240)
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(1770): truncated value with size 956 to match size of target (240)
Warning (10270): Verilog HDL Case Statement warning at ltp_controller.v(1270): incomplete case statement has no default case item
Warning (10240): Verilog HDL Always Construct warning at ltp_controller.v(260): inferring latch(es) for variable "marior", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at ltp_controller.v(260): inferring latch(es) for variable "mariog", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at ltp_controller.v(260): inferring latch(es) for variable "mariob", which holds its previous value in one or more paths through the always construct
Info (10041): Inferred latch for "mariob[0]" at ltp_controller.v(260)
Info (10041): Inferred latch for "mariob[1]" at ltp_controller.v(260)
Info (10041): Inferred latch for "mariob[2]" at ltp_controller.v(260)
Info (10041): Inferred latch for "mariob[3]" at ltp_controller.v(260)
Info (10041): Inferred latch for "mariob[4]" at ltp_controller.v(260)
Info (10041): Inferred latch for "mariob[5]" at ltp_controller.v(260)
Info (10041): Inferred latch for "mariob[6]" at ltp_controller.v(260)
Info (10041): Inferred latch for "mariob[7]" at ltp_controller.v(260)
Info (10041): Inferred latch for "mariob[8]" at ltp_controller.v(260)
Info (10041): Inferred latch for "mariob[9]" at ltp_controller.v(260)
Info (10041): Inferred latch for "mariob[10]" at ltp_controller.v(260)
Info (10041): Inferred latch for "mariob[11]" at ltp_controller.v(260)
Info (10041): Inferred latch for "mariob[12]" at ltp_controller.v(260)
Info (10041): Inferred latch for "mariob[13]" at ltp_controller.v(260)
Info (10041): Inferred latch for "mariob[14]" at ltp_controller.v(260)
Info (10041): Inferred latch for "mariob[15]" at ltp_controller.v(260)
Info (10041): Inferred latch for "mariob[16]" at ltp_controller.v(260)
Info (10041): Inferred latch for "mariob[17]" at ltp_controller.v(260)
Info (10041): Inferred latch for "mariob[18]" at ltp_controller.v(260)
Info (10041): Inferred latch for "mariob[19]" at ltp_controller.v(260)
Info (10041): Inferred latch for "mariob[20]" at ltp_controller.v(260)
Info (10041): Inferred latch for "mariob[21]" at ltp_controller.v(260)
Info (10041): Inferred latch for "mariob[22]" at ltp_controller.v(260)
Info (10041): Inferred latch for "mariob[23]" at ltp_controller.v(260)
Info (10041): Inferred latch for "mariob[24]" at ltp_controller.v(260)
Info (10041): Inferred latch for "mariob[25]" at ltp_controller.v(260)
Info (10041): Inferred latch for "mariob[26]" at ltp_controller.v(260)
Info (10041): Inferred latch for "mariob[27]" at ltp_controller.v(260)
Info (10041): Inferred latch for "mariob[28]" at ltp_controller.v(260)
Info (10041): Inferred latch for "mariob[29]" at ltp_controller.v(260)
Info (10041): Inferred latch for "mariob[30]" at ltp_controller.v(260)
Info (10041): Inferred latch for "mariob[31]" at ltp_controller.v(260)
Info (10041): Inferred latch for "mariob[32]" at ltp_controller.v(260)
Info (10041): Inferred latch for "mariob[33]" at ltp_controller.v(260)
Info (10041): Inferred latch for "mariob[34]" at ltp_controller.v(260)
Info (10041): Inferred latch for "mariob[35]" at ltp_controller.v(260)
Info (10041): Inferred latch for "mariob[36]" at ltp_controller.v(260)
Info (10041): Inferred latch for "mariob[37]" at ltp_controller.v(260)
Info (10041): Inferred latch for "mariob[38]" at ltp_controller.v(260)
Info (10041): Inferred latch for "mariob[39]" at ltp_controller.v(260)
Info (10041): Inferred latch for "mariob[40]" at ltp_controller.v(260)
Info (10041): Inferred latch for "mariob[41]" at ltp_controller.v(260)
Info (10041): Inferred latch for "mariob[42]" at ltp_controller.v(260)
Info (10041): Inferred latch for "mariob[43]" at ltp_controller.v(260)
Info (10041): Inferred latch for "mariob[44]" at ltp_controller.v(260)
Info (10041): Inferred latch for "mariob[45]" at ltp_controller.v(260)
Info (10041): Inferred latch for "mariob[46]" at ltp_controller.v(260)
Info (10041): Inferred latch for "mariob[47]" at ltp_controller.v(260)
Info (10041): Inferred latch for "mariob[48]" at ltp_controller.v(260)
Info (10041): Inferred latch for "mariob[49]" at ltp_controller.v(260)
Info (10041): Inferred latch for "mariob[50]" at ltp_controller.v(260)
Info (10041): Inferred latch for "mariob[51]" at ltp_controller.v(260)
Info (10041): Inferred latch for "mariob[52]" at ltp_controller.v(260)
Info (10041): Inferred latch for "mariob[53]" at ltp_controller.v(260)
Info (10041): Inferred latch for "mariob[54]" at ltp_controller.v(260)
Info (10041): Inferred latch for "mariob[55]" at ltp_controller.v(260)
Info (10041): Inferred latch for "mariob[56]" at ltp_controller.v(260)
Info (10041): Inferred latch for "mariob[57]" at ltp_controller.v(260)
Info (10041): Inferred latch for "mariob[58]" at ltp_controller.v(260)
Info (10041): Inferred latch for "mariob[59]" at ltp_controller.v(260)
Info (10041): Inferred latch for "mariob[60]" at ltp_controller.v(260)
Info (10041): Inferred latch for "mariob[61]" at ltp_controller.v(260)
Info (10041): Inferred latch for "mariob[62]" at ltp_controller.v(260)
Info (10041): Inferred latch for "mariob[63]" at ltp_controller.v(260)
Info (10041): Inferred latch for "mariob[64]" at ltp_controller.v(260)
Info (10041): Inferred latch for "mariob[65]" at ltp_controller.v(260)
Info (10041): Inferred latch for "mariob[66]" at ltp_controller.v(260)
Info (10041): Inferred latch for "mariob[67]" at ltp_controller.v(260)
Info (10041): Inferred latch for "mariob[68]" at ltp_controller.v(260)
Info (10041): Inferred latch for "mariob[69]" at ltp_controller.v(260)
Info (10041): Inferred latch for "mariob[70]" at ltp_controller.v(260)
Info (10041): Inferred latch for "mariob[71]" at ltp_controller.v(260)
Info (10041): Inferred latch for "mariob[72]" at ltp_controller.v(260)
Info (10041): Inferred latch for "mariob[73]" at ltp_controller.v(260)
Info (10041): Inferred latch for "mariob[74]" at ltp_controller.v(260)
Info (10041): Inferred latch for "mariob[75]" at ltp_controller.v(260)
Info (10041): Inferred latch for "mariob[76]" at ltp_controller.v(260)
Info (10041): Inferred latch for "mariob[77]" at ltp_controller.v(260)
Info (10041): Inferred latch for "mariob[78]" at ltp_controller.v(260)
Info (10041): Inferred latch for "mariob[79]" at ltp_controller.v(260)
Info (10041): Inferred latch for "mariob[80]" at ltp_controller.v(260)
Info (10041): Inferred latch for "mariob[81]" at ltp_controller.v(260)
Info (10041): Inferred latch for "mariob[82]" at ltp_controller.v(260)
Info (10041): Inferred latch for "mariob[83]" at ltp_controller.v(260)
Info (10041): Inferred latch for "mariob[84]" at ltp_controller.v(260)
Info (10041): Inferred latch for "mariob[85]" at ltp_controller.v(260)
Info (10041): Inferred latch for "mariob[86]" at ltp_controller.v(260)
Info (10041): Inferred latch for "mariob[87]" at ltp_controller.v(260)
Info (10041): Inferred latch for "mariob[88]" at ltp_controller.v(260)
Info (10041): Inferred latch for "mariob[89]" at ltp_controller.v(260)
Info (10041): Inferred latch for "mariob[90]" at ltp_controller.v(260)
Info (10041): Inferred latch for "mariob[91]" at ltp_controller.v(260)
Info (10041): Inferred latch for "mariob[92]" at ltp_controller.v(260)
Info (10041): Inferred latch for "mariob[93]" at ltp_controller.v(260)
Info (10041): Inferred latch for "mariob[94]" at ltp_controller.v(260)
Info (10041): Inferred latch for "mariob[95]" at ltp_controller.v(260)
Info (10041): Inferred latch for "mariob[96]" at ltp_controller.v(260)
Info (10041): Inferred latch for "mariob[97]" at ltp_controller.v(260)
Info (10041): Inferred latch for "mariob[98]" at ltp_controller.v(260)
Info (10041): Inferred latch for "mariob[99]" at ltp_controller.v(260)
Info (10041): Inferred latch for "mariob[100]" at ltp_controller.v(260)
Info (10041): Inferred latch for "mariob[101]" at ltp_controller.v(260)
Info (10041): Inferred latch for "mariob[102]" at ltp_controller.v(260)
Info (10041): Inferred latch for "mariob[103]" at ltp_controller.v(260)
Info (10041): Inferred latch for "mariob[104]" at ltp_controller.v(260)
Info (10041): Inferred latch for "mariob[105]" at ltp_controller.v(260)
Info (10041): Inferred latch for "mariob[106]" at ltp_controller.v(260)
Info (10041): Inferred latch for "mariob[107]" at ltp_controller.v(260)
Info (10041): Inferred latch for "mariob[108]" at ltp_controller.v(260)
Info (10041): Inferred latch for "mariob[109]" at ltp_controller.v(260)
Info (10041): Inferred latch for "mariob[110]" at ltp_controller.v(260)
Info (10041): Inferred latch for "mariob[111]" at ltp_controller.v(260)
Info (10041): Inferred latch for "mariob[112]" at ltp_controller.v(260)
Info (10041): Inferred latch for "mariob[113]" at ltp_controller.v(260)
Info (10041): Inferred latch for "mariob[114]" at ltp_controller.v(260)
Info (10041): Inferred latch for "mariob[115]" at ltp_controller.v(260)
Info (10041): Inferred latch for "mariob[116]" at ltp_controller.v(260)
Info (10041): Inferred latch for "mariob[117]" at ltp_controller.v(260)
Info (10041): Inferred latch for "mariob[118]" at ltp_controller.v(260)
Info (10041): Inferred latch for "mariob[119]" at ltp_controller.v(260)
Info (10041): Inferred latch for "mariob[120]" at ltp_controller.v(260)
Info (10041): Inferred latch for "mariob[121]" at ltp_controller.v(260)
Info (10041): Inferred latch for "mariob[122]" at ltp_controller.v(260)
Info (10041): Inferred latch for "mariob[123]" at ltp_controller.v(260)
Info (10041): Inferred latch for "mariob[124]" at ltp_controller.v(260)
Info (10041): Inferred latch for "mariob[125]" at ltp_controller.v(260)
Info (10041): Inferred latch for "mariob[126]" at ltp_controller.v(260)
Info (10041): Inferred latch for "mariob[127]" at ltp_controller.v(260)
Info (10041): Inferred latch for "mariob[128]" at ltp_controller.v(260)
Info (10041): Inferred latch for "mariob[129]" at ltp_controller.v(260)
Info (10041): Inferred latch for "mariob[130]" at ltp_controller.v(260)
Info (10041): Inferred latch for "mariob[131]" at ltp_controller.v(260)
Info (10041): Inferred latch for "mariob[132]" at ltp_controller.v(260)
Info (10041): Inferred latch for "mariob[133]" at ltp_controller.v(260)
Info (10041): Inferred latch for "mariob[134]" at ltp_controller.v(260)
Info (10041): Inferred latch for "mariob[135]" at ltp_controller.v(260)
Info (10041): Inferred latch for "mariob[136]" at ltp_controller.v(260)
Info (10041): Inferred latch for "mariob[137]" at ltp_controller.v(260)
Info (10041): Inferred latch for "mariob[138]" at ltp_controller.v(260)
Info (10041): Inferred latch for "mariob[139]" at ltp_controller.v(260)
Info (10041): Inferred latch for "mariob[140]" at ltp_controller.v(260)
Info (10041): Inferred latch for "mariob[141]" at ltp_controller.v(260)
Info (10041): Inferred latch for "mariob[142]" at ltp_controller.v(260)
Info (10041): Inferred latch for "mariob[143]" at ltp_controller.v(260)
Info (10041): Inferred latch for "mariob[144]" at ltp_controller.v(260)
Info (10041): Inferred latch for "mariob[145]" at ltp_controller.v(260)
Info (10041): Inferred latch for "mariob[146]" at ltp_controller.v(260)
Info (10041): Inferred latch for "mariob[147]" at ltp_controller.v(260)
Info (10041): Inferred latch for "mariob[148]" at ltp_controller.v(260)
Info (10041): Inferred latch for "mariob[149]" at ltp_controller.v(260)
Info (10041): Inferred latch for "mariob[150]" at ltp_controller.v(260)
Info (10041): Inferred latch for "mariob[151]" at ltp_controller.v(260)
Info (10041): Inferred latch for "mariob[152]" at ltp_controller.v(260)
Info (10041): Inferred latch for "mariob[153]" at ltp_controller.v(260)
Info (10041): Inferred latch for "mariob[154]" at ltp_controller.v(260)
Info (10041): Inferred latch for "mariob[155]" at ltp_controller.v(260)
Info (10041): Inferred latch for "mariob[156]" at ltp_controller.v(260)
Info (10041): Inferred latch for "mariob[157]" at ltp_controller.v(260)
Info (10041): Inferred latch for "mariob[158]" at ltp_controller.v(260)
Info (10041): Inferred latch for "mariob[159]" at ltp_controller.v(260)
Info (10041): Inferred latch for "mariob[160]" at ltp_controller.v(260)
Info (10041): Inferred latch for "mariob[161]" at ltp_controller.v(260)
Info (10041): Inferred latch for "mariob[162]" at ltp_controller.v(260)
Info (10041): Inferred latch for "mariob[163]" at ltp_controller.v(260)
Info (10041): Inferred latch for "mariob[164]" at ltp_controller.v(260)
Info (10041): Inferred latch for "mariob[165]" at ltp_controller.v(260)
Info (10041): Inferred latch for "mariob[166]" at ltp_controller.v(260)
Info (10041): Inferred latch for "mariob[167]" at ltp_controller.v(260)
Info (10041): Inferred latch for "mariob[168]" at ltp_controller.v(260)
Info (10041): Inferred latch for "mariob[169]" at ltp_controller.v(260)
Info (10041): Inferred latch for "mariob[170]" at ltp_controller.v(260)
Info (10041): Inferred latch for "mariob[171]" at ltp_controller.v(260)
Info (10041): Inferred latch for "mariob[172]" at ltp_controller.v(260)
Info (10041): Inferred latch for "mariob[173]" at ltp_controller.v(260)
Info (10041): Inferred latch for "mariob[174]" at ltp_controller.v(260)
Info (10041): Inferred latch for "mariob[175]" at ltp_controller.v(260)
Info (10041): Inferred latch for "mariob[176]" at ltp_controller.v(260)
Info (10041): Inferred latch for "mariob[177]" at ltp_controller.v(260)
Info (10041): Inferred latch for "mariob[178]" at ltp_controller.v(260)
Info (10041): Inferred latch for "mariob[179]" at ltp_controller.v(260)
Info (10041): Inferred latch for "mariob[180]" at ltp_controller.v(260)
Info (10041): Inferred latch for "mariob[181]" at ltp_controller.v(260)
Info (10041): Inferred latch for "mariob[182]" at ltp_controller.v(260)
Info (10041): Inferred latch for "mariob[183]" at ltp_controller.v(260)
Info (10041): Inferred latch for "mariob[184]" at ltp_controller.v(260)
Info (10041): Inferred latch for "mariob[185]" at ltp_controller.v(260)
Info (10041): Inferred latch for "mariob[186]" at ltp_controller.v(260)
Info (10041): Inferred latch for "mariob[187]" at ltp_controller.v(260)
Info (10041): Inferred latch for "mariob[188]" at ltp_controller.v(260)
Info (10041): Inferred latch for "mariob[189]" at ltp_controller.v(260)
Info (10041): Inferred latch for "mariob[190]" at ltp_controller.v(260)
Info (10041): Inferred latch for "mariob[191]" at ltp_controller.v(260)
Info (10041): Inferred latch for "mariob[192]" at ltp_controller.v(260)
Info (10041): Inferred latch for "mariob[193]" at ltp_controller.v(260)
Info (10041): Inferred latch for "mariob[194]" at ltp_controller.v(260)
Info (10041): Inferred latch for "mariob[195]" at ltp_controller.v(260)
Info (10041): Inferred latch for "mariob[196]" at ltp_controller.v(260)
Info (10041): Inferred latch for "mariob[197]" at ltp_controller.v(260)
Info (10041): Inferred latch for "mariob[198]" at ltp_controller.v(260)
Info (10041): Inferred latch for "mariob[199]" at ltp_controller.v(260)
Info (10041): Inferred latch for "mariob[200]" at ltp_controller.v(260)
Info (10041): Inferred latch for "mariob[201]" at ltp_controller.v(260)
Info (10041): Inferred latch for "mariob[202]" at ltp_controller.v(260)
Info (10041): Inferred latch for "mariob[203]" at ltp_controller.v(260)
Info (10041): Inferred latch for "mariob[204]" at ltp_controller.v(260)
Info (10041): Inferred latch for "mariob[205]" at ltp_controller.v(260)
Info (10041): Inferred latch for "mariob[206]" at ltp_controller.v(260)
Info (10041): Inferred latch for "mariob[207]" at ltp_controller.v(260)
Info (10041): Inferred latch for "mariob[208]" at ltp_controller.v(260)
Info (10041): Inferred latch for "mariob[209]" at ltp_controller.v(260)
Info (10041): Inferred latch for "mariob[210]" at ltp_controller.v(260)
Info (10041): Inferred latch for "mariob[211]" at ltp_controller.v(260)
Info (10041): Inferred latch for "mariob[212]" at ltp_controller.v(260)
Info (10041): Inferred latch for "mariob[213]" at ltp_controller.v(260)
Info (10041): Inferred latch for "mariob[214]" at ltp_controller.v(260)
Info (10041): Inferred latch for "mariob[215]" at ltp_controller.v(260)
Info (10041): Inferred latch for "mariob[216]" at ltp_controller.v(260)
Info (10041): Inferred latch for "mariob[217]" at ltp_controller.v(260)
Info (10041): Inferred latch for "mariob[218]" at ltp_controller.v(260)
Info (10041): Inferred latch for "mariob[219]" at ltp_controller.v(260)
Info (10041): Inferred latch for "mariob[220]" at ltp_controller.v(260)
Info (10041): Inferred latch for "mariob[221]" at ltp_controller.v(260)
Info (10041): Inferred latch for "mariob[222]" at ltp_controller.v(260)
Info (10041): Inferred latch for "mariob[223]" at ltp_controller.v(260)
Info (10041): Inferred latch for "mariob[224]" at ltp_controller.v(260)
Info (10041): Inferred latch for "mariob[225]" at ltp_controller.v(260)
Info (10041): Inferred latch for "mariob[226]" at ltp_controller.v(260)
Info (10041): Inferred latch for "mariob[227]" at ltp_controller.v(260)
Info (10041): Inferred latch for "mariob[228]" at ltp_controller.v(260)
Info (10041): Inferred latch for "mariob[229]" at ltp_controller.v(260)
Info (10041): Inferred latch for "mariob[230]" at ltp_controller.v(260)
Info (10041): Inferred latch for "mariob[231]" at ltp_controller.v(260)
Info (10041): Inferred latch for "mariob[232]" at ltp_controller.v(260)
Info (10041): Inferred latch for "mariob[233]" at ltp_controller.v(260)
Info (10041): Inferred latch for "mariob[234]" at ltp_controller.v(260)
Info (10041): Inferred latch for "mariob[235]" at ltp_controller.v(260)
Info (10041): Inferred latch for "mariob[236]" at ltp_controller.v(260)
Info (10041): Inferred latch for "mariob[237]" at ltp_controller.v(260)
Info (10041): Inferred latch for "mariob[238]" at ltp_controller.v(260)
Info (10041): Inferred latch for "mariob[239]" at ltp_controller.v(260)
Info (10041): Inferred latch for "mariog[0]" at ltp_controller.v(260)
Info (10041): Inferred latch for "mariog[1]" at ltp_controller.v(260)
Info (10041): Inferred latch for "mariog[2]" at ltp_controller.v(260)
Info (10041): Inferred latch for "mariog[3]" at ltp_controller.v(260)
Info (10041): Inferred latch for "mariog[4]" at ltp_controller.v(260)
Info (10041): Inferred latch for "mariog[5]" at ltp_controller.v(260)
Info (10041): Inferred latch for "mariog[6]" at ltp_controller.v(260)
Info (10041): Inferred latch for "mariog[7]" at ltp_controller.v(260)
Info (10041): Inferred latch for "mariog[8]" at ltp_controller.v(260)
Info (10041): Inferred latch for "mariog[9]" at ltp_controller.v(260)
Info (10041): Inferred latch for "mariog[10]" at ltp_controller.v(260)
Info (10041): Inferred latch for "mariog[11]" at ltp_controller.v(260)
Info (10041): Inferred latch for "mariog[12]" at ltp_controller.v(260)
Info (10041): Inferred latch for "mariog[13]" at ltp_controller.v(260)
Info (10041): Inferred latch for "mariog[14]" at ltp_controller.v(260)
Info (10041): Inferred latch for "mariog[15]" at ltp_controller.v(260)
Info (10041): Inferred latch for "mariog[16]" at ltp_controller.v(260)
Info (10041): Inferred latch for "mariog[17]" at ltp_controller.v(260)
Info (10041): Inferred latch for "mariog[18]" at ltp_controller.v(260)
Info (10041): Inferred latch for "mariog[19]" at ltp_controller.v(260)
Info (10041): Inferred latch for "mariog[20]" at ltp_controller.v(260)
Info (10041): Inferred latch for "mariog[21]" at ltp_controller.v(260)
Info (10041): Inferred latch for "mariog[22]" at ltp_controller.v(260)
Info (10041): Inferred latch for "mariog[23]" at ltp_controller.v(260)
Info (10041): Inferred latch for "mariog[24]" at ltp_controller.v(260)
Info (10041): Inferred latch for "mariog[25]" at ltp_controller.v(260)
Info (10041): Inferred latch for "mariog[26]" at ltp_controller.v(260)
Info (10041): Inferred latch for "mariog[27]" at ltp_controller.v(260)
Info (10041): Inferred latch for "mariog[28]" at ltp_controller.v(260)
Info (10041): Inferred latch for "mariog[29]" at ltp_controller.v(260)
Info (10041): Inferred latch for "mariog[30]" at ltp_controller.v(260)
Info (10041): Inferred latch for "mariog[31]" at ltp_controller.v(260)
Info (10041): Inferred latch for "mariog[32]" at ltp_controller.v(260)
Info (10041): Inferred latch for "mariog[33]" at ltp_controller.v(260)
Info (10041): Inferred latch for "mariog[34]" at ltp_controller.v(260)
Info (10041): Inferred latch for "mariog[35]" at ltp_controller.v(260)
Info (10041): Inferred latch for "mariog[36]" at ltp_controller.v(260)
Info (10041): Inferred latch for "mariog[37]" at ltp_controller.v(260)
Info (10041): Inferred latch for "mariog[38]" at ltp_controller.v(260)
Info (10041): Inferred latch for "mariog[39]" at ltp_controller.v(260)
Info (10041): Inferred latch for "mariog[40]" at ltp_controller.v(260)
Info (10041): Inferred latch for "mariog[41]" at ltp_controller.v(260)
Info (10041): Inferred latch for "mariog[42]" at ltp_controller.v(260)
Info (10041): Inferred latch for "mariog[43]" at ltp_controller.v(260)
Info (10041): Inferred latch for "mariog[44]" at ltp_controller.v(260)
Info (10041): Inferred latch for "mariog[45]" at ltp_controller.v(260)
Info (10041): Inferred latch for "mariog[46]" at ltp_controller.v(260)
Info (10041): Inferred latch for "mariog[47]" at ltp_controller.v(260)
Info (10041): Inferred latch for "mariog[48]" at ltp_controller.v(260)
Info (10041): Inferred latch for "mariog[49]" at ltp_controller.v(260)
Info (10041): Inferred latch for "mariog[50]" at ltp_controller.v(260)
Info (10041): Inferred latch for "mariog[51]" at ltp_controller.v(260)
Info (10041): Inferred latch for "mariog[52]" at ltp_controller.v(260)
Info (10041): Inferred latch for "mariog[53]" at ltp_controller.v(260)
Info (10041): Inferred latch for "mariog[54]" at ltp_controller.v(260)
Info (10041): Inferred latch for "mariog[55]" at ltp_controller.v(260)
Info (10041): Inferred latch for "mariog[56]" at ltp_controller.v(260)
Info (10041): Inferred latch for "mariog[57]" at ltp_controller.v(260)
Info (10041): Inferred latch for "mariog[58]" at ltp_controller.v(260)
Info (10041): Inferred latch for "mariog[59]" at ltp_controller.v(260)
Info (10041): Inferred latch for "mariog[60]" at ltp_controller.v(260)
Info (10041): Inferred latch for "mariog[61]" at ltp_controller.v(260)
Info (10041): Inferred latch for "mariog[62]" at ltp_controller.v(260)
Info (10041): Inferred latch for "mariog[63]" at ltp_controller.v(260)
Info (10041): Inferred latch for "mariog[64]" at ltp_controller.v(260)
Info (10041): Inferred latch for "mariog[65]" at ltp_controller.v(260)
Info (10041): Inferred latch for "mariog[66]" at ltp_controller.v(260)
Info (10041): Inferred latch for "mariog[67]" at ltp_controller.v(260)
Info (10041): Inferred latch for "mariog[68]" at ltp_controller.v(260)
Info (10041): Inferred latch for "mariog[69]" at ltp_controller.v(260)
Info (10041): Inferred latch for "mariog[70]" at ltp_controller.v(260)
Info (10041): Inferred latch for "mariog[71]" at ltp_controller.v(260)
Info (10041): Inferred latch for "mariog[72]" at ltp_controller.v(260)
Info (10041): Inferred latch for "mariog[73]" at ltp_controller.v(260)
Info (10041): Inferred latch for "mariog[74]" at ltp_controller.v(260)
Info (10041): Inferred latch for "mariog[75]" at ltp_controller.v(260)
Info (10041): Inferred latch for "mariog[76]" at ltp_controller.v(260)
Info (10041): Inferred latch for "mariog[77]" at ltp_controller.v(260)
Info (10041): Inferred latch for "mariog[78]" at ltp_controller.v(260)
Info (10041): Inferred latch for "mariog[79]" at ltp_controller.v(260)
Info (10041): Inferred latch for "mariog[80]" at ltp_controller.v(260)
Info (10041): Inferred latch for "mariog[81]" at ltp_controller.v(260)
Info (10041): Inferred latch for "mariog[82]" at ltp_controller.v(260)
Info (10041): Inferred latch for "mariog[83]" at ltp_controller.v(260)
Info (10041): Inferred latch for "mariog[84]" at ltp_controller.v(260)
Info (10041): Inferred latch for "mariog[85]" at ltp_controller.v(260)
Info (10041): Inferred latch for "mariog[86]" at ltp_controller.v(260)
Info (10041): Inferred latch for "mariog[87]" at ltp_controller.v(260)
Info (10041): Inferred latch for "mariog[88]" at ltp_controller.v(260)
Info (10041): Inferred latch for "mariog[89]" at ltp_controller.v(260)
Info (10041): Inferred latch for "mariog[90]" at ltp_controller.v(260)
Info (10041): Inferred latch for "mariog[91]" at ltp_controller.v(260)
Info (10041): Inferred latch for "mariog[92]" at ltp_controller.v(260)
Info (10041): Inferred latch for "mariog[93]" at ltp_controller.v(260)
Info (10041): Inferred latch for "mariog[94]" at ltp_controller.v(260)
Info (10041): Inferred latch for "mariog[95]" at ltp_controller.v(260)
Info (10041): Inferred latch for "mariog[96]" at ltp_controller.v(260)
Info (10041): Inferred latch for "mariog[97]" at ltp_controller.v(260)
Info (10041): Inferred latch for "mariog[98]" at ltp_controller.v(260)
Info (10041): Inferred latch for "mariog[99]" at ltp_controller.v(260)
Info (10041): Inferred latch for "mariog[100]" at ltp_controller.v(260)
Info (10041): Inferred latch for "mariog[101]" at ltp_controller.v(260)
Info (10041): Inferred latch for "mariog[102]" at ltp_controller.v(260)
Info (10041): Inferred latch for "mariog[103]" at ltp_controller.v(260)
Info (10041): Inferred latch for "mariog[104]" at ltp_controller.v(260)
Info (10041): Inferred latch for "mariog[105]" at ltp_controller.v(260)
Info (10041): Inferred latch for "mariog[106]" at ltp_controller.v(260)
Info (10041): Inferred latch for "mariog[107]" at ltp_controller.v(260)
Info (10041): Inferred latch for "mariog[108]" at ltp_controller.v(260)
Info (10041): Inferred latch for "mariog[109]" at ltp_controller.v(260)
Info (10041): Inferred latch for "mariog[110]" at ltp_controller.v(260)
Info (10041): Inferred latch for "mariog[111]" at ltp_controller.v(260)
Info (10041): Inferred latch for "mariog[112]" at ltp_controller.v(260)
Info (10041): Inferred latch for "mariog[113]" at ltp_controller.v(260)
Info (10041): Inferred latch for "mariog[114]" at ltp_controller.v(260)
Info (10041): Inferred latch for "mariog[115]" at ltp_controller.v(260)
Info (10041): Inferred latch for "mariog[116]" at ltp_controller.v(260)
Info (10041): Inferred latch for "mariog[117]" at ltp_controller.v(260)
Info (10041): Inferred latch for "mariog[118]" at ltp_controller.v(260)
Info (10041): Inferred latch for "mariog[119]" at ltp_controller.v(260)
Info (10041): Inferred latch for "mariog[120]" at ltp_controller.v(260)
Info (10041): Inferred latch for "mariog[121]" at ltp_controller.v(260)
Info (10041): Inferred latch for "mariog[122]" at ltp_controller.v(260)
Info (10041): Inferred latch for "mariog[123]" at ltp_controller.v(260)
Info (10041): Inferred latch for "mariog[124]" at ltp_controller.v(260)
Info (10041): Inferred latch for "mariog[125]" at ltp_controller.v(260)
Info (10041): Inferred latch for "mariog[126]" at ltp_controller.v(260)
Info (10041): Inferred latch for "mariog[127]" at ltp_controller.v(260)
Info (10041): Inferred latch for "mariog[128]" at ltp_controller.v(260)
Info (10041): Inferred latch for "mariog[129]" at ltp_controller.v(260)
Info (10041): Inferred latch for "mariog[130]" at ltp_controller.v(260)
Info (10041): Inferred latch for "mariog[131]" at ltp_controller.v(260)
Info (10041): Inferred latch for "mariog[132]" at ltp_controller.v(260)
Info (10041): Inferred latch for "mariog[133]" at ltp_controller.v(260)
Info (10041): Inferred latch for "mariog[134]" at ltp_controller.v(260)
Info (10041): Inferred latch for "mariog[135]" at ltp_controller.v(260)
Info (10041): Inferred latch for "mariog[136]" at ltp_controller.v(260)
Info (10041): Inferred latch for "mariog[137]" at ltp_controller.v(260)
Info (10041): Inferred latch for "mariog[138]" at ltp_controller.v(260)
Info (10041): Inferred latch for "mariog[139]" at ltp_controller.v(260)
Info (10041): Inferred latch for "mariog[140]" at ltp_controller.v(260)
Info (10041): Inferred latch for "mariog[141]" at ltp_controller.v(260)
Info (10041): Inferred latch for "mariog[142]" at ltp_controller.v(260)
Info (10041): Inferred latch for "mariog[143]" at ltp_controller.v(260)
Info (10041): Inferred latch for "mariog[144]" at ltp_controller.v(260)
Info (10041): Inferred latch for "mariog[145]" at ltp_controller.v(260)
Info (10041): Inferred latch for "mariog[146]" at ltp_controller.v(260)
Info (10041): Inferred latch for "mariog[147]" at ltp_controller.v(260)
Info (10041): Inferred latch for "mariog[148]" at ltp_controller.v(260)
Info (10041): Inferred latch for "mariog[149]" at ltp_controller.v(260)
Info (10041): Inferred latch for "mariog[150]" at ltp_controller.v(260)
Info (10041): Inferred latch for "mariog[151]" at ltp_controller.v(260)
Info (10041): Inferred latch for "mariog[152]" at ltp_controller.v(260)
Info (10041): Inferred latch for "mariog[153]" at ltp_controller.v(260)
Info (10041): Inferred latch for "mariog[154]" at ltp_controller.v(260)
Info (10041): Inferred latch for "mariog[155]" at ltp_controller.v(260)
Info (10041): Inferred latch for "mariog[156]" at ltp_controller.v(260)
Info (10041): Inferred latch for "mariog[157]" at ltp_controller.v(260)
Info (10041): Inferred latch for "mariog[158]" at ltp_controller.v(260)
Info (10041): Inferred latch for "mariog[159]" at ltp_controller.v(260)
Info (10041): Inferred latch for "mariog[160]" at ltp_controller.v(260)
Info (10041): Inferred latch for "mariog[161]" at ltp_controller.v(260)
Info (10041): Inferred latch for "mariog[162]" at ltp_controller.v(260)
Info (10041): Inferred latch for "mariog[163]" at ltp_controller.v(260)
Info (10041): Inferred latch for "mariog[164]" at ltp_controller.v(260)
Info (10041): Inferred latch for "mariog[165]" at ltp_controller.v(260)
Info (10041): Inferred latch for "mariog[166]" at ltp_controller.v(260)
Info (10041): Inferred latch for "mariog[167]" at ltp_controller.v(260)
Info (10041): Inferred latch for "mariog[168]" at ltp_controller.v(260)
Info (10041): Inferred latch for "mariog[169]" at ltp_controller.v(260)
Info (10041): Inferred latch for "mariog[170]" at ltp_controller.v(260)
Info (10041): Inferred latch for "mariog[171]" at ltp_controller.v(260)
Info (10041): Inferred latch for "mariog[172]" at ltp_controller.v(260)
Info (10041): Inferred latch for "mariog[173]" at ltp_controller.v(260)
Info (10041): Inferred latch for "mariog[174]" at ltp_controller.v(260)
Info (10041): Inferred latch for "mariog[175]" at ltp_controller.v(260)
Info (10041): Inferred latch for "mariog[176]" at ltp_controller.v(260)
Info (10041): Inferred latch for "mariog[177]" at ltp_controller.v(260)
Info (10041): Inferred latch for "mariog[178]" at ltp_controller.v(260)
Info (10041): Inferred latch for "mariog[179]" at ltp_controller.v(260)
Info (10041): Inferred latch for "mariog[180]" at ltp_controller.v(260)
Info (10041): Inferred latch for "mariog[181]" at ltp_controller.v(260)
Info (10041): Inferred latch for "mariog[182]" at ltp_controller.v(260)
Info (10041): Inferred latch for "mariog[183]" at ltp_controller.v(260)
Info (10041): Inferred latch for "mariog[184]" at ltp_controller.v(260)
Info (10041): Inferred latch for "mariog[185]" at ltp_controller.v(260)
Info (10041): Inferred latch for "mariog[186]" at ltp_controller.v(260)
Info (10041): Inferred latch for "mariog[187]" at ltp_controller.v(260)
Info (10041): Inferred latch for "mariog[188]" at ltp_controller.v(260)
Info (10041): Inferred latch for "mariog[189]" at ltp_controller.v(260)
Info (10041): Inferred latch for "mariog[190]" at ltp_controller.v(260)
Info (10041): Inferred latch for "mariog[191]" at ltp_controller.v(260)
Info (10041): Inferred latch for "mariog[192]" at ltp_controller.v(260)
Info (10041): Inferred latch for "mariog[193]" at ltp_controller.v(260)
Info (10041): Inferred latch for "mariog[194]" at ltp_controller.v(260)
Info (10041): Inferred latch for "mariog[195]" at ltp_controller.v(260)
Info (10041): Inferred latch for "mariog[196]" at ltp_controller.v(260)
Info (10041): Inferred latch for "mariog[197]" at ltp_controller.v(260)
Info (10041): Inferred latch for "mariog[198]" at ltp_controller.v(260)
Info (10041): Inferred latch for "mariog[199]" at ltp_controller.v(260)
Info (10041): Inferred latch for "mariog[200]" at ltp_controller.v(260)
Info (10041): Inferred latch for "mariog[201]" at ltp_controller.v(260)
Info (10041): Inferred latch for "mariog[202]" at ltp_controller.v(260)
Info (10041): Inferred latch for "mariog[203]" at ltp_controller.v(260)
Info (10041): Inferred latch for "mariog[204]" at ltp_controller.v(260)
Info (10041): Inferred latch for "mariog[205]" at ltp_controller.v(260)
Info (10041): Inferred latch for "mariog[206]" at ltp_controller.v(260)
Info (10041): Inferred latch for "mariog[207]" at ltp_controller.v(260)
Info (10041): Inferred latch for "mariog[208]" at ltp_controller.v(260)
Info (10041): Inferred latch for "mariog[209]" at ltp_controller.v(260)
Info (10041): Inferred latch for "mariog[210]" at ltp_controller.v(260)
Info (10041): Inferred latch for "mariog[211]" at ltp_controller.v(260)
Info (10041): Inferred latch for "mariog[212]" at ltp_controller.v(260)
Info (10041): Inferred latch for "mariog[213]" at ltp_controller.v(260)
Info (10041): Inferred latch for "mariog[214]" at ltp_controller.v(260)
Info (10041): Inferred latch for "mariog[215]" at ltp_controller.v(260)
Info (10041): Inferred latch for "mariog[216]" at ltp_controller.v(260)
Info (10041): Inferred latch for "mariog[217]" at ltp_controller.v(260)
Info (10041): Inferred latch for "mariog[218]" at ltp_controller.v(260)
Info (10041): Inferred latch for "mariog[219]" at ltp_controller.v(260)
Info (10041): Inferred latch for "mariog[220]" at ltp_controller.v(260)
Info (10041): Inferred latch for "mariog[221]" at ltp_controller.v(260)
Info (10041): Inferred latch for "mariog[222]" at ltp_controller.v(260)
Info (10041): Inferred latch for "mariog[223]" at ltp_controller.v(260)
Info (10041): Inferred latch for "mariog[224]" at ltp_controller.v(260)
Info (10041): Inferred latch for "mariog[225]" at ltp_controller.v(260)
Info (10041): Inferred latch for "mariog[226]" at ltp_controller.v(260)
Info (10041): Inferred latch for "mariog[227]" at ltp_controller.v(260)
Info (10041): Inferred latch for "mariog[228]" at ltp_controller.v(260)
Info (10041): Inferred latch for "mariog[229]" at ltp_controller.v(260)
Info (10041): Inferred latch for "mariog[230]" at ltp_controller.v(260)
Info (10041): Inferred latch for "mariog[231]" at ltp_controller.v(260)
Info (10041): Inferred latch for "mariog[232]" at ltp_controller.v(260)
Info (10041): Inferred latch for "mariog[233]" at ltp_controller.v(260)
Info (10041): Inferred latch for "mariog[234]" at ltp_controller.v(260)
Info (10041): Inferred latch for "mariog[235]" at ltp_controller.v(260)
Info (10041): Inferred latch for "mariog[236]" at ltp_controller.v(260)
Info (10041): Inferred latch for "mariog[237]" at ltp_controller.v(260)
Info (10041): Inferred latch for "mariog[238]" at ltp_controller.v(260)
Info (10041): Inferred latch for "mariog[239]" at ltp_controller.v(260)
Info (10041): Inferred latch for "marior[0]" at ltp_controller.v(260)
Info (10041): Inferred latch for "marior[1]" at ltp_controller.v(260)
Info (10041): Inferred latch for "marior[2]" at ltp_controller.v(260)
Info (10041): Inferred latch for "marior[3]" at ltp_controller.v(260)
Info (10041): Inferred latch for "marior[4]" at ltp_controller.v(260)
Info (10041): Inferred latch for "marior[5]" at ltp_controller.v(260)
Info (10041): Inferred latch for "marior[6]" at ltp_controller.v(260)
Info (10041): Inferred latch for "marior[7]" at ltp_controller.v(260)
Info (10041): Inferred latch for "marior[8]" at ltp_controller.v(260)
Info (10041): Inferred latch for "marior[9]" at ltp_controller.v(260)
Info (10041): Inferred latch for "marior[10]" at ltp_controller.v(260)
Info (10041): Inferred latch for "marior[11]" at ltp_controller.v(260)
Info (10041): Inferred latch for "marior[12]" at ltp_controller.v(260)
Info (10041): Inferred latch for "marior[13]" at ltp_controller.v(260)
Info (10041): Inferred latch for "marior[14]" at ltp_controller.v(260)
Info (10041): Inferred latch for "marior[15]" at ltp_controller.v(260)
Info (10041): Inferred latch for "marior[16]" at ltp_controller.v(260)
Info (10041): Inferred latch for "marior[17]" at ltp_controller.v(260)
Info (10041): Inferred latch for "marior[18]" at ltp_controller.v(260)
Info (10041): Inferred latch for "marior[19]" at ltp_controller.v(260)
Info (10041): Inferred latch for "marior[20]" at ltp_controller.v(260)
Info (10041): Inferred latch for "marior[21]" at ltp_controller.v(260)
Info (10041): Inferred latch for "marior[22]" at ltp_controller.v(260)
Info (10041): Inferred latch for "marior[23]" at ltp_controller.v(260)
Info (10041): Inferred latch for "marior[24]" at ltp_controller.v(260)
Info (10041): Inferred latch for "marior[25]" at ltp_controller.v(260)
Info (10041): Inferred latch for "marior[26]" at ltp_controller.v(260)
Info (10041): Inferred latch for "marior[27]" at ltp_controller.v(260)
Info (10041): Inferred latch for "marior[28]" at ltp_controller.v(260)
Info (10041): Inferred latch for "marior[29]" at ltp_controller.v(260)
Info (10041): Inferred latch for "marior[30]" at ltp_controller.v(260)
Info (10041): Inferred latch for "marior[31]" at ltp_controller.v(260)
Info (10041): Inferred latch for "marior[32]" at ltp_controller.v(260)
Info (10041): Inferred latch for "marior[33]" at ltp_controller.v(260)
Info (10041): Inferred latch for "marior[34]" at ltp_controller.v(260)
Info (10041): Inferred latch for "marior[35]" at ltp_controller.v(260)
Info (10041): Inferred latch for "marior[36]" at ltp_controller.v(260)
Info (10041): Inferred latch for "marior[37]" at ltp_controller.v(260)
Info (10041): Inferred latch for "marior[38]" at ltp_controller.v(260)
Info (10041): Inferred latch for "marior[39]" at ltp_controller.v(260)
Info (10041): Inferred latch for "marior[40]" at ltp_controller.v(260)
Info (10041): Inferred latch for "marior[41]" at ltp_controller.v(260)
Info (10041): Inferred latch for "marior[42]" at ltp_controller.v(260)
Info (10041): Inferred latch for "marior[43]" at ltp_controller.v(260)
Info (10041): Inferred latch for "marior[44]" at ltp_controller.v(260)
Info (10041): Inferred latch for "marior[45]" at ltp_controller.v(260)
Info (10041): Inferred latch for "marior[46]" at ltp_controller.v(260)
Info (10041): Inferred latch for "marior[47]" at ltp_controller.v(260)
Info (10041): Inferred latch for "marior[48]" at ltp_controller.v(260)
Info (10041): Inferred latch for "marior[49]" at ltp_controller.v(260)
Info (10041): Inferred latch for "marior[50]" at ltp_controller.v(260)
Info (10041): Inferred latch for "marior[51]" at ltp_controller.v(260)
Info (10041): Inferred latch for "marior[52]" at ltp_controller.v(260)
Info (10041): Inferred latch for "marior[53]" at ltp_controller.v(260)
Info (10041): Inferred latch for "marior[54]" at ltp_controller.v(260)
Info (10041): Inferred latch for "marior[55]" at ltp_controller.v(260)
Info (10041): Inferred latch for "marior[56]" at ltp_controller.v(260)
Info (10041): Inferred latch for "marior[57]" at ltp_controller.v(260)
Info (10041): Inferred latch for "marior[58]" at ltp_controller.v(260)
Info (10041): Inferred latch for "marior[59]" at ltp_controller.v(260)
Info (10041): Inferred latch for "marior[60]" at ltp_controller.v(260)
Info (10041): Inferred latch for "marior[61]" at ltp_controller.v(260)
Info (10041): Inferred latch for "marior[62]" at ltp_controller.v(260)
Info (10041): Inferred latch for "marior[63]" at ltp_controller.v(260)
Info (10041): Inferred latch for "marior[64]" at ltp_controller.v(260)
Info (10041): Inferred latch for "marior[65]" at ltp_controller.v(260)
Info (10041): Inferred latch for "marior[66]" at ltp_controller.v(260)
Info (10041): Inferred latch for "marior[67]" at ltp_controller.v(260)
Info (10041): Inferred latch for "marior[68]" at ltp_controller.v(260)
Info (10041): Inferred latch for "marior[69]" at ltp_controller.v(260)
Info (10041): Inferred latch for "marior[70]" at ltp_controller.v(260)
Info (10041): Inferred latch for "marior[71]" at ltp_controller.v(260)
Info (10041): Inferred latch for "marior[72]" at ltp_controller.v(260)
Info (10041): Inferred latch for "marior[73]" at ltp_controller.v(260)
Info (10041): Inferred latch for "marior[74]" at ltp_controller.v(260)
Info (10041): Inferred latch for "marior[75]" at ltp_controller.v(260)
Info (10041): Inferred latch for "marior[76]" at ltp_controller.v(260)
Info (10041): Inferred latch for "marior[77]" at ltp_controller.v(260)
Info (10041): Inferred latch for "marior[78]" at ltp_controller.v(260)
Info (10041): Inferred latch for "marior[79]" at ltp_controller.v(260)
Info (10041): Inferred latch for "marior[80]" at ltp_controller.v(260)
Info (10041): Inferred latch for "marior[81]" at ltp_controller.v(260)
Info (10041): Inferred latch for "marior[82]" at ltp_controller.v(260)
Info (10041): Inferred latch for "marior[83]" at ltp_controller.v(260)
Info (10041): Inferred latch for "marior[84]" at ltp_controller.v(260)
Info (10041): Inferred latch for "marior[85]" at ltp_controller.v(260)
Info (10041): Inferred latch for "marior[86]" at ltp_controller.v(260)
Info (10041): Inferred latch for "marior[87]" at ltp_controller.v(260)
Info (10041): Inferred latch for "marior[88]" at ltp_controller.v(260)
Info (10041): Inferred latch for "marior[89]" at ltp_controller.v(260)
Info (10041): Inferred latch for "marior[90]" at ltp_controller.v(260)
Info (10041): Inferred latch for "marior[91]" at ltp_controller.v(260)
Info (10041): Inferred latch for "marior[92]" at ltp_controller.v(260)
Info (10041): Inferred latch for "marior[93]" at ltp_controller.v(260)
Info (10041): Inferred latch for "marior[94]" at ltp_controller.v(260)
Info (10041): Inferred latch for "marior[95]" at ltp_controller.v(260)
Info (10041): Inferred latch for "marior[96]" at ltp_controller.v(260)
Info (10041): Inferred latch for "marior[97]" at ltp_controller.v(260)
Info (10041): Inferred latch for "marior[98]" at ltp_controller.v(260)
Info (10041): Inferred latch for "marior[99]" at ltp_controller.v(260)
Info (10041): Inferred latch for "marior[100]" at ltp_controller.v(260)
Info (10041): Inferred latch for "marior[101]" at ltp_controller.v(260)
Info (10041): Inferred latch for "marior[102]" at ltp_controller.v(260)
Info (10041): Inferred latch for "marior[103]" at ltp_controller.v(260)
Info (10041): Inferred latch for "marior[104]" at ltp_controller.v(260)
Info (10041): Inferred latch for "marior[105]" at ltp_controller.v(260)
Info (10041): Inferred latch for "marior[106]" at ltp_controller.v(260)
Info (10041): Inferred latch for "marior[107]" at ltp_controller.v(260)
Info (10041): Inferred latch for "marior[108]" at ltp_controller.v(260)
Info (10041): Inferred latch for "marior[109]" at ltp_controller.v(260)
Info (10041): Inferred latch for "marior[110]" at ltp_controller.v(260)
Info (10041): Inferred latch for "marior[111]" at ltp_controller.v(260)
Info (10041): Inferred latch for "marior[112]" at ltp_controller.v(260)
Info (10041): Inferred latch for "marior[113]" at ltp_controller.v(260)
Info (10041): Inferred latch for "marior[114]" at ltp_controller.v(260)
Info (10041): Inferred latch for "marior[115]" at ltp_controller.v(260)
Info (10041): Inferred latch for "marior[116]" at ltp_controller.v(260)
Info (10041): Inferred latch for "marior[117]" at ltp_controller.v(260)
Info (10041): Inferred latch for "marior[118]" at ltp_controller.v(260)
Info (10041): Inferred latch for "marior[119]" at ltp_controller.v(260)
Info (10041): Inferred latch for "marior[120]" at ltp_controller.v(260)
Info (10041): Inferred latch for "marior[121]" at ltp_controller.v(260)
Info (10041): Inferred latch for "marior[122]" at ltp_controller.v(260)
Info (10041): Inferred latch for "marior[123]" at ltp_controller.v(260)
Info (10041): Inferred latch for "marior[124]" at ltp_controller.v(260)
Info (10041): Inferred latch for "marior[125]" at ltp_controller.v(260)
Info (10041): Inferred latch for "marior[126]" at ltp_controller.v(260)
Info (10041): Inferred latch for "marior[127]" at ltp_controller.v(260)
Info (10041): Inferred latch for "marior[128]" at ltp_controller.v(260)
Info (10041): Inferred latch for "marior[129]" at ltp_controller.v(260)
Info (10041): Inferred latch for "marior[130]" at ltp_controller.v(260)
Info (10041): Inferred latch for "marior[131]" at ltp_controller.v(260)
Info (10041): Inferred latch for "marior[132]" at ltp_controller.v(260)
Info (10041): Inferred latch for "marior[133]" at ltp_controller.v(260)
Info (10041): Inferred latch for "marior[134]" at ltp_controller.v(260)
Info (10041): Inferred latch for "marior[135]" at ltp_controller.v(260)
Info (10041): Inferred latch for "marior[136]" at ltp_controller.v(260)
Info (10041): Inferred latch for "marior[137]" at ltp_controller.v(260)
Info (10041): Inferred latch for "marior[138]" at ltp_controller.v(260)
Info (10041): Inferred latch for "marior[139]" at ltp_controller.v(260)
Info (10041): Inferred latch for "marior[140]" at ltp_controller.v(260)
Info (10041): Inferred latch for "marior[141]" at ltp_controller.v(260)
Info (10041): Inferred latch for "marior[142]" at ltp_controller.v(260)
Info (10041): Inferred latch for "marior[143]" at ltp_controller.v(260)
Info (10041): Inferred latch for "marior[144]" at ltp_controller.v(260)
Info (10041): Inferred latch for "marior[145]" at ltp_controller.v(260)
Info (10041): Inferred latch for "marior[146]" at ltp_controller.v(260)
Info (10041): Inferred latch for "marior[147]" at ltp_controller.v(260)
Info (10041): Inferred latch for "marior[148]" at ltp_controller.v(260)
Info (10041): Inferred latch for "marior[149]" at ltp_controller.v(260)
Info (10041): Inferred latch for "marior[150]" at ltp_controller.v(260)
Info (10041): Inferred latch for "marior[151]" at ltp_controller.v(260)
Info (10041): Inferred latch for "marior[152]" at ltp_controller.v(260)
Info (10041): Inferred latch for "marior[153]" at ltp_controller.v(260)
Info (10041): Inferred latch for "marior[154]" at ltp_controller.v(260)
Info (10041): Inferred latch for "marior[155]" at ltp_controller.v(260)
Info (10041): Inferred latch for "marior[156]" at ltp_controller.v(260)
Info (10041): Inferred latch for "marior[157]" at ltp_controller.v(260)
Info (10041): Inferred latch for "marior[158]" at ltp_controller.v(260)
Info (10041): Inferred latch for "marior[159]" at ltp_controller.v(260)
Info (10041): Inferred latch for "marior[160]" at ltp_controller.v(260)
Info (10041): Inferred latch for "marior[161]" at ltp_controller.v(260)
Info (10041): Inferred latch for "marior[162]" at ltp_controller.v(260)
Info (10041): Inferred latch for "marior[163]" at ltp_controller.v(260)
Info (10041): Inferred latch for "marior[164]" at ltp_controller.v(260)
Info (10041): Inferred latch for "marior[165]" at ltp_controller.v(260)
Info (10041): Inferred latch for "marior[166]" at ltp_controller.v(260)
Info (10041): Inferred latch for "marior[167]" at ltp_controller.v(260)
Info (10041): Inferred latch for "marior[168]" at ltp_controller.v(260)
Info (10041): Inferred latch for "marior[169]" at ltp_controller.v(260)
Info (10041): Inferred latch for "marior[170]" at ltp_controller.v(260)
Info (10041): Inferred latch for "marior[171]" at ltp_controller.v(260)
Info (10041): Inferred latch for "marior[172]" at ltp_controller.v(260)
Info (10041): Inferred latch for "marior[173]" at ltp_controller.v(260)
Info (10041): Inferred latch for "marior[174]" at ltp_controller.v(260)
Info (10041): Inferred latch for "marior[175]" at ltp_controller.v(260)
Info (10041): Inferred latch for "marior[176]" at ltp_controller.v(260)
Info (10041): Inferred latch for "marior[177]" at ltp_controller.v(260)
Info (10041): Inferred latch for "marior[178]" at ltp_controller.v(260)
Info (10041): Inferred latch for "marior[179]" at ltp_controller.v(260)
Info (10041): Inferred latch for "marior[180]" at ltp_controller.v(260)
Info (10041): Inferred latch for "marior[181]" at ltp_controller.v(260)
Info (10041): Inferred latch for "marior[182]" at ltp_controller.v(260)
Info (10041): Inferred latch for "marior[183]" at ltp_controller.v(260)
Info (10041): Inferred latch for "marior[184]" at ltp_controller.v(260)
Info (10041): Inferred latch for "marior[185]" at ltp_controller.v(260)
Info (10041): Inferred latch for "marior[186]" at ltp_controller.v(260)
Info (10041): Inferred latch for "marior[187]" at ltp_controller.v(260)
Info (10041): Inferred latch for "marior[188]" at ltp_controller.v(260)
Info (10041): Inferred latch for "marior[189]" at ltp_controller.v(260)
Info (10041): Inferred latch for "marior[190]" at ltp_controller.v(260)
Info (10041): Inferred latch for "marior[191]" at ltp_controller.v(260)
Info (10041): Inferred latch for "marior[192]" at ltp_controller.v(260)
Info (10041): Inferred latch for "marior[193]" at ltp_controller.v(260)
Info (10041): Inferred latch for "marior[194]" at ltp_controller.v(260)
Info (10041): Inferred latch for "marior[195]" at ltp_controller.v(260)
Info (10041): Inferred latch for "marior[196]" at ltp_controller.v(260)
Info (10041): Inferred latch for "marior[197]" at ltp_controller.v(260)
Info (10041): Inferred latch for "marior[198]" at ltp_controller.v(260)
Info (10041): Inferred latch for "marior[199]" at ltp_controller.v(260)
Info (10041): Inferred latch for "marior[200]" at ltp_controller.v(260)
Info (10041): Inferred latch for "marior[201]" at ltp_controller.v(260)
Info (10041): Inferred latch for "marior[202]" at ltp_controller.v(260)
Info (10041): Inferred latch for "marior[203]" at ltp_controller.v(260)
Info (10041): Inferred latch for "marior[204]" at ltp_controller.v(260)
Info (10041): Inferred latch for "marior[205]" at ltp_controller.v(260)
Info (10041): Inferred latch for "marior[206]" at ltp_controller.v(260)
Info (10041): Inferred latch for "marior[207]" at ltp_controller.v(260)
Info (10041): Inferred latch for "marior[208]" at ltp_controller.v(260)
Info (10041): Inferred latch for "marior[209]" at ltp_controller.v(260)
Info (10041): Inferred latch for "marior[210]" at ltp_controller.v(260)
Info (10041): Inferred latch for "marior[211]" at ltp_controller.v(260)
Info (10041): Inferred latch for "marior[212]" at ltp_controller.v(260)
Info (10041): Inferred latch for "marior[213]" at ltp_controller.v(260)
Info (10041): Inferred latch for "marior[214]" at ltp_controller.v(260)
Info (10041): Inferred latch for "marior[215]" at ltp_controller.v(260)
Info (10041): Inferred latch for "marior[216]" at ltp_controller.v(260)
Info (10041): Inferred latch for "marior[217]" at ltp_controller.v(260)
Info (10041): Inferred latch for "marior[218]" at ltp_controller.v(260)
Info (10041): Inferred latch for "marior[219]" at ltp_controller.v(260)
Info (10041): Inferred latch for "marior[220]" at ltp_controller.v(260)
Info (10041): Inferred latch for "marior[221]" at ltp_controller.v(260)
Info (10041): Inferred latch for "marior[222]" at ltp_controller.v(260)
Info (10041): Inferred latch for "marior[223]" at ltp_controller.v(260)
Info (10041): Inferred latch for "marior[224]" at ltp_controller.v(260)
Info (10041): Inferred latch for "marior[225]" at ltp_controller.v(260)
Info (10041): Inferred latch for "marior[226]" at ltp_controller.v(260)
Info (10041): Inferred latch for "marior[227]" at ltp_controller.v(260)
Info (10041): Inferred latch for "marior[228]" at ltp_controller.v(260)
Info (10041): Inferred latch for "marior[229]" at ltp_controller.v(260)
Info (10041): Inferred latch for "marior[230]" at ltp_controller.v(260)
Info (10041): Inferred latch for "marior[231]" at ltp_controller.v(260)
Info (10041): Inferred latch for "marior[232]" at ltp_controller.v(260)
Info (10041): Inferred latch for "marior[233]" at ltp_controller.v(260)
Info (10041): Inferred latch for "marior[234]" at ltp_controller.v(260)
Info (10041): Inferred latch for "marior[235]" at ltp_controller.v(260)
Info (10041): Inferred latch for "marior[236]" at ltp_controller.v(260)
Info (10041): Inferred latch for "marior[237]" at ltp_controller.v(260)
Info (10041): Inferred latch for "marior[238]" at ltp_controller.v(260)
Info (10041): Inferred latch for "marior[239]" at ltp_controller.v(260)
Info (10041): Inferred latch for "move_y[0]" at ltp_controller.v(171)
Info (10041): Inferred latch for "move_y[1]" at ltp_controller.v(171)
Info (10041): Inferred latch for "move_y[2]" at ltp_controller.v(171)
Info (10041): Inferred latch for "move_y[3]" at ltp_controller.v(171)
Info (10041): Inferred latch for "move_y[4]" at ltp_controller.v(171)
Info (10041): Inferred latch for "move_y[5]" at ltp_controller.v(171)
Info (10041): Inferred latch for "move_y[6]" at ltp_controller.v(171)
Info (10041): Inferred latch for "move_y[7]" at ltp_controller.v(171)
Info (10041): Inferred latch for "move_y[8]" at ltp_controller.v(171)
Info (10041): Inferred latch for "move_y[9]" at ltp_controller.v(171)
Info (10041): Inferred latch for "move_x[0]" at ltp_controller.v(171)
Info (10041): Inferred latch for "move_x[1]" at ltp_controller.v(171)
Info (10041): Inferred latch for "move_x[2]" at ltp_controller.v(171)
Info (10041): Inferred latch for "move_x[3]" at ltp_controller.v(171)
Info (10041): Inferred latch for "move_x[4]" at ltp_controller.v(171)
Info (10041): Inferred latch for "move_x[5]" at ltp_controller.v(171)
Info (10041): Inferred latch for "move_x[6]" at ltp_controller.v(171)
Info (10041): Inferred latch for "move_x[7]" at ltp_controller.v(171)
Info (10041): Inferred latch for "move_x[8]" at ltp_controller.v(171)
Info (10041): Inferred latch for "move_x[9]" at ltp_controller.v(171)
Warning: Synthesized away the following node(s):
    Warning: Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ffh1:auto_generated|altsyncram_sj31:fifo_ram|q_b[0]"
        Warning (14320): Synthesized away node "Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ffh1:auto_generated|altsyncram_sj31:fifo_ram|q_b[1]"
        Warning (14320): Synthesized away node "Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ffh1:auto_generated|altsyncram_sj31:fifo_ram|q_b[10]"
        Warning (14320): Synthesized away node "Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ffh1:auto_generated|altsyncram_sj31:fifo_ram|q_b[11]"
        Warning (14320): Synthesized away node "Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ffh1:auto_generated|altsyncram_sj31:fifo_ram|q_b[15]"
        Warning (14320): Synthesized away node "Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ffh1:auto_generated|altsyncram_sj31:fifo_ram|q_b[0]"
        Warning (14320): Synthesized away node "Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ffh1:auto_generated|altsyncram_sj31:fifo_ram|q_b[1]"
        Warning (14320): Synthesized away node "Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ffh1:auto_generated|altsyncram_sj31:fifo_ram|q_b[15]"
Info: Inferred 2 megafunctions from design logic
    Info: Inferred multiplier megafunction ("lpm_mult") from the following logic: "ltp_controller:u1|Mult0"
    Info: Inferred multiplier megafunction ("lpm_mult") from the following logic: "ltp_controller:u1|Mult1"
Info: Elaborated megafunction instantiation "ltp_controller:u1|lpm_mult:Mult0"
Info: Instantiated megafunction "ltp_controller:u1|lpm_mult:Mult0" with the following parameter:
    Info: Parameter "LPM_WIDTHA" = "12"
    Info: Parameter "LPM_WIDTHB" = "12"
    Info: Parameter "LPM_WIDTHP" = "24"
    Info: Parameter "LPM_WIDTHR" = "24"
    Info: Parameter "LPM_WIDTHS" = "1"
    Info: Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info: Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info: Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info: Parameter "MAXIMIZE_SPEED" = "6"
Info: Found 1 design units, including 1 entities, in source file db/mult_t5t.tdf
    Info: Found entity 1: mult_t5t
Info: Elaborated megafunction instantiation "ltp_controller:u1|lpm_mult:Mult1"
Info: Instantiated megafunction "ltp_controller:u1|lpm_mult:Mult1" with the following parameter:
    Info: Parameter "LPM_WIDTHA" = "11"
    Info: Parameter "LPM_WIDTHB" = "11"
    Info: Parameter "LPM_WIDTHP" = "22"
    Info: Parameter "LPM_WIDTHR" = "22"
    Info: Parameter "LPM_WIDTHS" = "1"
    Info: Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info: Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info: Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info: Parameter "MAXIMIZE_SPEED" = "6"
Info: Found 1 design units, including 1 entities, in source file db/mult_p5t.tdf
    Info: Found entity 1: mult_p5t
Warning: 3 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning: The following bidir pins have no drivers
    Warning: Bidir "EX_IO[0]" has no driver
    Warning: Bidir "EX_IO[1]" has no driver
    Warning: Bidir "EX_IO[2]" has no driver
    Warning: Bidir "EX_IO[3]" has no driver
    Warning: Bidir "EX_IO[4]" has no driver
    Warning: Bidir "EX_IO[5]" has no driver
    Warning: Bidir "EX_IO[6]" has no driver
    Warning: Bidir "LCD_DATA[0]" has no driver
    Warning: Bidir "LCD_DATA[1]" has no driver
    Warning: Bidir "LCD_DATA[2]" has no driver
    Warning: Bidir "LCD_DATA[3]" has no driver
    Warning: Bidir "LCD_DATA[4]" has no driver
    Warning: Bidir "LCD_DATA[5]" has no driver
    Warning: Bidir "LCD_DATA[6]" has no driver
    Warning: Bidir "LCD_DATA[7]" has no driver
    Warning: Bidir "PS2_CLK" has no driver
    Warning: Bidir "PS2_CLK2" has no driver
    Warning: Bidir "PS2_DAT" has no driver
    Warning: Bidir "PS2_DAT2" has no driver
    Warning: Bidir "SD_CMD" has no driver
    Warning: Bidir "SD_DAT[0]" has no driver
    Warning: Bidir "SD_DAT[1]" has no driver
    Warning: Bidir "SD_DAT[2]" has no driver
    Warning: Bidir "SD_DAT[3]" has no driver
    Warning: Bidir "AUD_ADCLRCK" has no driver
    Warning: Bidir "AUD_BCLK" has no driver
    Warning: Bidir "AUD_DACLRCK" has no driver
    Warning: Bidir "EEP_I2C_SDAT" has no driver
    Warning: Bidir "I2C_SDAT" has no driver
    Warning: Bidir "ENET0_MDIO" has no driver
    Warning: Bidir "ENET1_MDIO" has no driver
    Warning: Bidir "OTG_DATA[0]" has no driver
    Warning: Bidir "OTG_DATA[1]" has no driver
    Warning: Bidir "OTG_DATA[2]" has no driver
    Warning: Bidir "OTG_DATA[3]" has no driver
    Warning: Bidir "OTG_DATA[4]" has no driver
    Warning: Bidir "OTG_DATA[5]" has no driver
    Warning: Bidir "OTG_DATA[6]" has no driver
    Warning: Bidir "OTG_DATA[7]" has no driver
    Warning: Bidir "OTG_DATA[8]" has no driver
    Warning: Bidir "OTG_DATA[9]" has no driver
    Warning: Bidir "OTG_DATA[10]" has no driver
    Warning: Bidir "OTG_DATA[11]" has no driver
    Warning: Bidir "OTG_DATA[12]" has no driver
    Warning: Bidir "OTG_DATA[13]" has no driver
    Warning: Bidir "OTG_DATA[14]" has no driver
    Warning: Bidir "OTG_DATA[15]" has no driver
    Warning: Bidir "OTG_FSPEED" has no driver
    Warning: Bidir "OTG_LSPEED" has no driver
    Warning: Bidir "SRAM_DQ[0]" has no driver
    Warning: Bidir "SRAM_DQ[1]" has no driver
    Warning: Bidir "SRAM_DQ[2]" has no driver
    Warning: Bidir "SRAM_DQ[3]" has no driver
    Warning: Bidir "SRAM_DQ[4]" has no driver
    Warning: Bidir "SRAM_DQ[5]" has no driver
    Warning: Bidir "SRAM_DQ[6]" has no driver
    Warning: Bidir "SRAM_DQ[7]" has no driver
    Warning: Bidir "SRAM_DQ[8]" has no driver
    Warning: Bidir "SRAM_DQ[9]" has no driver
    Warning: Bidir "SRAM_DQ[10]" has no driver
    Warning: Bidir "SRAM_DQ[11]" has no driver
    Warning: Bidir "SRAM_DQ[12]" has no driver
    Warning: Bidir "SRAM_DQ[13]" has no driver
    Warning: Bidir "SRAM_DQ[14]" has no driver
    Warning: Bidir "SRAM_DQ[15]" has no driver
    Warning: Bidir "FL_DQ[0]" has no driver
    Warning: Bidir "FL_DQ[1]" has no driver
    Warning: Bidir "FL_DQ[2]" has no driver
    Warning: Bidir "FL_DQ[3]" has no driver
    Warning: Bidir "FL_DQ[4]" has no driver
    Warning: Bidir "FL_DQ[5]" has no driver
    Warning: Bidir "FL_DQ[6]" has no driver
    Warning: Bidir "FL_DQ[7]" has no driver
    Warning: Bidir "TOUCH_I2C_SDA" has no driver
    Warning: Bidir "LSENSOR_SDA" has no driver
    Warning: Bidir "GSENSOR_SDA_SDI_SDIO" has no driver
Info: Duplicate LATCH primitives merged into single LATCH primitive
    Info: Duplicate LATCH primitive "ltp_controller:u1|mariog[75]" merged with LATCH primitive "ltp_controller:u1|mariob[75]"
    Info: Duplicate LATCH primitive "ltp_controller:u1|mariog[135]" merged with LATCH primitive "ltp_controller:u1|mariob[135]"
    Info: Duplicate LATCH primitive "ltp_controller:u1|mariog[139]" merged with LATCH primitive "ltp_controller:u1|mariob[139]"
    Info: Duplicate LATCH primitive "ltp_controller:u1|mariog[131]" merged with LATCH primitive "ltp_controller:u1|mariob[131]"
    Info: Duplicate LATCH primitive "ltp_controller:u1|mariog[103]" merged with LATCH primitive "ltp_controller:u1|mariob[103]"
    Info: Duplicate LATCH primitive "ltp_controller:u1|mariog[111]" merged with LATCH primitive "ltp_controller:u1|mariob[111]"
    Info: Duplicate LATCH primitive "ltp_controller:u1|mariog[39]" merged with LATCH primitive "ltp_controller:u1|mariob[39]"
    Info: Duplicate LATCH primitive "ltp_controller:u1|mariog[43]" merged with LATCH primitive "ltp_controller:u1|mariob[43]"
    Info: Duplicate LATCH primitive "ltp_controller:u1|mariog[115]" merged with LATCH primitive "ltp_controller:u1|mariob[115]"
    Info: Duplicate LATCH primitive "ltp_controller:u1|mariog[55]" merged with LATCH primitive "ltp_controller:u1|mariob[55]"
    Info: Duplicate LATCH primitive "ltp_controller:u1|mariog[51]" merged with LATCH primitive "ltp_controller:u1|mariob[51]"
    Info: Duplicate LATCH primitive "ltp_controller:u1|mariog[95]" merged with LATCH primitive "ltp_controller:u1|mariob[95]"
    Info: Duplicate LATCH primitive "ltp_controller:u1|mariog[38]" merged with LATCH primitive "ltp_controller:u1|mariob[38]"
    Info: Duplicate LATCH primitive "ltp_controller:u1|mariog[42]" merged with LATCH primitive "ltp_controller:u1|mariob[42]"
    Info: Duplicate LATCH primitive "ltp_controller:u1|marior[10]" merged with LATCH primitive "ltp_controller:u1|mariob[10]"
    Info: Duplicate LATCH primitive "ltp_controller:u1|mariog[10]" merged with LATCH primitive "ltp_controller:u1|mariob[10]"
    Info: Duplicate LATCH primitive "ltp_controller:u1|marior[6]" merged with LATCH primitive "ltp_controller:u1|mariob[6]"
    Info: Duplicate LATCH primitive "ltp_controller:u1|mariog[6]" merged with LATCH primitive "ltp_controller:u1|mariob[6]"
    Info: Duplicate LATCH primitive "ltp_controller:u1|marior[14]" merged with LATCH primitive "ltp_controller:u1|mariob[14]"
    Info: Duplicate LATCH primitive "ltp_controller:u1|marior[1]" merged with LATCH primitive "ltp_controller:u1|mariob[1]"
    Info: Duplicate LATCH primitive "ltp_controller:u1|mariog[1]" merged with LATCH primitive "ltp_controller:u1|mariob[1]"
    Info: Duplicate LATCH primitive "ltp_controller:u1|marior[9]" merged with LATCH primitive "ltp_controller:u1|mariob[9]"
    Info: Duplicate LATCH primitive "ltp_controller:u1|mariog[9]" merged with LATCH primitive "ltp_controller:u1|mariob[9]"
    Info: Duplicate LATCH primitive "ltp_controller:u1|marior[5]" merged with LATCH primitive "ltp_controller:u1|mariob[5]"
    Info: Duplicate LATCH primitive "ltp_controller:u1|mariog[5]" merged with LATCH primitive "ltp_controller:u1|mariob[5]"
    Info: Duplicate LATCH primitive "ltp_controller:u1|marior[13]" merged with LATCH primitive "ltp_controller:u1|mariob[13]"
    Info: Duplicate LATCH primitive "ltp_controller:u1|marior[0]" merged with LATCH primitive "ltp_controller:u1|mariob[0]"
    Info: Duplicate LATCH primitive "ltp_controller:u1|mariog[0]" merged with LATCH primitive "ltp_controller:u1|mariob[0]"
    Info: Duplicate LATCH primitive "ltp_controller:u1|marior[4]" merged with LATCH primitive "ltp_controller:u1|mariob[4]"
    Info: Duplicate LATCH primitive "ltp_controller:u1|mariog[4]" merged with LATCH primitive "ltp_controller:u1|mariob[4]"
    Info: Duplicate LATCH primitive "ltp_controller:u1|marior[71]" merged with LATCH primitive "ltp_controller:u1|marior[67]"
    Info: Duplicate LATCH primitive "ltp_controller:u1|marior[83]" merged with LATCH primitive "ltp_controller:u1|marior[79]"
    Info: Duplicate LATCH primitive "ltp_controller:u1|marior[131]" merged with LATCH primitive "ltp_controller:u1|marior[135]"
    Info: Duplicate LATCH primitive "ltp_controller:u1|marior[147]" merged with LATCH primitive "ltp_controller:u1|marior[139]"
    Info: Duplicate LATCH primitive "ltp_controller:u1|marior[143]" merged with LATCH primitive "ltp_controller:u1|marior[139]"
    Info: Duplicate LATCH primitive "ltp_controller:u1|marior[111]" merged with LATCH primitive "ltp_controller:u1|marior[107]"
    Info: Duplicate LATCH primitive "ltp_controller:u1|marior[103]" merged with LATCH primitive "ltp_controller:u1|marior[107]"
    Info: Duplicate LATCH primitive "ltp_controller:u1|marior[95]" merged with LATCH primitive "ltp_controller:u1|marior[99]"
    Info: Duplicate LATCH primitive "ltp_controller:u1|marior[91]" merged with LATCH primitive "ltp_controller:u1|marior[99]"
    Info: Duplicate LATCH primitive "ltp_controller:u1|marior[127]" merged with LATCH primitive "ltp_controller:u1|marior[123]"
    Info: Duplicate LATCH primitive "ltp_controller:u1|marior[115]" merged with LATCH primitive "ltp_controller:u1|marior[119]"
Warning: Latch ltp_controller:u1|mariob[75] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ltp_controller:u1|y_cnt[9]
Warning: Latch ltp_controller:u1|mariob[195] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ltp_controller:u1|y_cnt[9]
Warning: Latch ltp_controller:u1|mariob[67] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ltp_controller:u1|y_cnt[9]
Warning: Latch ltp_controller:u1|mariob[203] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ltp_controller:u1|y_cnt[9]
Warning: Latch ltp_controller:u1|mariob[79] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ltp_controller:u1|y_cnt[9]
Warning: Latch ltp_controller:u1|mariob[199] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ltp_controller:u1|y_cnt[9]
Warning: Latch ltp_controller:u1|mariob[71] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ltp_controller:u1|y_cnt[9]
Warning: Latch ltp_controller:u1|mariob[207] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ltp_controller:u1|y_cnt[9]
Warning: Latch ltp_controller:u1|mariob[135] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ltp_controller:u1|y_cnt[9]
Warning: Latch ltp_controller:u1|mariob[139] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ltp_controller:u1|y_cnt[9]
Warning: Latch ltp_controller:u1|mariob[131] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ltp_controller:u1|y_cnt[9]
Warning: Latch ltp_controller:u1|mariob[143] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ltp_controller:u1|y_cnt[9]
Warning: Latch ltp_controller:u1|mariob[167] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ltp_controller:u1|y_cnt[9]
Warning: Latch ltp_controller:u1|mariob[171] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ltp_controller:u1|y_cnt[9]
Warning: Latch ltp_controller:u1|mariob[163] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ltp_controller:u1|y_cnt[9]
Warning: Latch ltp_controller:u1|mariob[175] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ltp_controller:u1|y_cnt[9]
Warning: Latch ltp_controller:u1|mariob[107] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ltp_controller:u1|y_cnt[9]
Warning: Latch ltp_controller:u1|mariob[103] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ltp_controller:u1|y_cnt[9]
Warning: Latch ltp_controller:u1|mariob[99] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ltp_controller:u1|y_cnt[9]
Warning: Latch ltp_controller:u1|mariob[111] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ltp_controller:u1|y_cnt[9]
Warning: Latch ltp_controller:u1|mariob[39] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ltp_controller:u1|y_cnt[9]
Warning: Latch ltp_controller:u1|mariob[43] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ltp_controller:u1|y_cnt[9]
Warning: Latch ltp_controller:u1|mariob[35] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ltp_controller:u1|y_cnt[9]
Warning: Latch ltp_controller:u1|mariob[47] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ltp_controller:u1|y_cnt[9]
Warning: Latch ltp_controller:u1|mariob[235] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ltp_controller:u1|y_cnt[9]
Warning: Latch ltp_controller:u1|mariob[231] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ltp_controller:u1|y_cnt[9]
Warning: Latch ltp_controller:u1|mariob[227] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ltp_controller:u1|y_cnt[9]
Warning: Latch ltp_controller:u1|mariob[239] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ltp_controller:u1|y_cnt[9]
Warning: Latch ltp_controller:u1|mariob[63] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ltp_controller:u1|y_cnt[9]
Warning: Latch ltp_controller:u1|mariob[187] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ltp_controller:u1|y_cnt[9]
Warning: Latch ltp_controller:u1|mariob[59] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ltp_controller:u1|y_cnt[9]
Warning: Latch ltp_controller:u1|mariob[191] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ltp_controller:u1|y_cnt[9]
Warning: Latch ltp_controller:u1|mariob[87] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ltp_controller:u1|y_cnt[9]
Warning: Latch ltp_controller:u1|mariob[151] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ltp_controller:u1|y_cnt[9]
Warning: Latch ltp_controller:u1|mariob[23] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ltp_controller:u1|y_cnt[9]
Warning: Latch ltp_controller:u1|mariob[215] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ltp_controller:u1|y_cnt[9]
Warning: Latch ltp_controller:u1|mariob[115] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ltp_controller:u1|y_cnt[9]
Warning: Latch ltp_controller:u1|mariob[83] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ltp_controller:u1|y_cnt[9]
Warning: Latch ltp_controller:u1|mariob[147] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ltp_controller:u1|y_cnt[9]
Warning: Latch ltp_controller:u1|mariob[19] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ltp_controller:u1|y_cnt[9]
Warning: Latch ltp_controller:u1|mariob[211] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ltp_controller:u1|y_cnt[9]
Warning: Latch ltp_controller:u1|mariob[119] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ltp_controller:u1|y_cnt[9]
Warning: Latch ltp_controller:u1|mariob[55] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ltp_controller:u1|y_cnt[9]
Warning: Latch ltp_controller:u1|mariob[179] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ltp_controller:u1|y_cnt[9]
Warning: Latch ltp_controller:u1|mariob[51] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ltp_controller:u1|y_cnt[9]
Warning: Latch ltp_controller:u1|mariob[183] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ltp_controller:u1|y_cnt[9]
Warning: Latch ltp_controller:u1|mariob[95] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ltp_controller:u1|y_cnt[9]
Warning: Latch ltp_controller:u1|mariob[159] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ltp_controller:u1|y_cnt[9]
Warning: Latch ltp_controller:u1|mariob[31] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ltp_controller:u1|y_cnt[9]
Warning: Latch ltp_controller:u1|mariob[223] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ltp_controller:u1|y_cnt[9]
Warning: Latch ltp_controller:u1|mariob[123] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ltp_controller:u1|y_cnt[9]
Warning: Latch ltp_controller:u1|mariob[91] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ltp_controller:u1|y_cnt[9]
Warning: Latch ltp_controller:u1|mariob[155] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ltp_controller:u1|y_cnt[9]
Warning: Latch ltp_controller:u1|mariob[27] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ltp_controller:u1|y_cnt[9]
Warning: Latch ltp_controller:u1|mariob[219] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ltp_controller:u1|y_cnt[9]
Warning: Latch ltp_controller:u1|mariob[127] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ltp_controller:u1|y_cnt[9]
Warning: Latch ltp_controller:u1|mariob[102] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ltp_controller:u1|y_cnt[9]
Warning: Latch ltp_controller:u1|mariob[166] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ltp_controller:u1|y_cnt[9]
Warning: Latch ltp_controller:u1|mariob[38] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ltp_controller:u1|y_cnt[9]
Warning: Latch ltp_controller:u1|mariob[230] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ltp_controller:u1|y_cnt[9]
Warning: Latch ltp_controller:u1|mariob[106] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ltp_controller:u1|y_cnt[9]
Warning: Latch ltp_controller:u1|mariob[170] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ltp_controller:u1|y_cnt[9]
Warning: Latch ltp_controller:u1|mariob[42] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ltp_controller:u1|y_cnt[9]
Warning: Latch ltp_controller:u1|mariob[234] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ltp_controller:u1|y_cnt[9]
Warning: Latch ltp_controller:u1|mariob[66] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ltp_controller:u1|y_cnt[9]
Warning: Latch ltp_controller:u1|mariob[194] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ltp_controller:u1|y_cnt[9]
Warning: Latch ltp_controller:u1|mariob[130] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ltp_controller:u1|y_cnt[9]
Warning: Latch ltp_controller:u1|mariob[98] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ltp_controller:u1|y_cnt[9]
Warning: Latch ltp_controller:u1|mariob[162] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ltp_controller:u1|y_cnt[9]
Warning: Latch ltp_controller:u1|mariob[34] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ltp_controller:u1|y_cnt[9]
Warning: Latch ltp_controller:u1|mariob[226] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ltp_controller:u1|y_cnt[9]
Warning: Latch ltp_controller:u1|mariob[74] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ltp_controller:u1|y_cnt[9]
Warning: Latch ltp_controller:u1|mariob[138] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ltp_controller:u1|y_cnt[9]
Warning: Latch ltp_controller:u1|mariob[10] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ltp_controller:u1|y_cnt[9]
Warning: Latch ltp_controller:u1|mariob[202] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ltp_controller:u1|y_cnt[9]
Warning: Latch ltp_controller:u1|mariob[90] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ltp_controller:u1|y_cnt[9]
Warning: Latch ltp_controller:u1|mariob[154] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ltp_controller:u1|y_cnt[9]
Warning: Latch ltp_controller:u1|mariob[26] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ltp_controller:u1|y_cnt[9]
Warning: Latch ltp_controller:u1|mariob[218] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ltp_controller:u1|y_cnt[9]
Warning: Latch ltp_controller:u1|mariob[186] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ltp_controller:u1|y_cnt[9]
Warning: Latch ltp_controller:u1|mariob[58] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ltp_controller:u1|y_cnt[9]
Warning: Latch ltp_controller:u1|mariob[122] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ltp_controller:u1|y_cnt[9]
Warning: Latch ltp_controller:u1|mariob[134] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ltp_controller:u1|y_cnt[9]
Warning: Latch ltp_controller:u1|mariob[70] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ltp_controller:u1|y_cnt[9]
Warning: Latch ltp_controller:u1|mariob[6] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ltp_controller:u1|y_cnt[9]
Warning: Latch ltp_controller:u1|mariob[198] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ltp_controller:u1|y_cnt[9]
Warning: Latch ltp_controller:u1|mariob[150] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ltp_controller:u1|y_cnt[9]
Warning: Latch ltp_controller:u1|mariob[86] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ltp_controller:u1|y_cnt[9]
Warning: Latch ltp_controller:u1|mariob[22] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ltp_controller:u1|y_cnt[9]
Warning: Latch ltp_controller:u1|mariob[214] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ltp_controller:u1|y_cnt[9]
Warning: Latch ltp_controller:u1|mariob[182] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ltp_controller:u1|y_cnt[9]
Warning: Latch ltp_controller:u1|mariob[54] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ltp_controller:u1|y_cnt[9]
Warning: Latch ltp_controller:u1|mariob[118] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ltp_controller:u1|y_cnt[9]
Warning: Latch ltp_controller:u1|mariob[110] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ltp_controller:u1|y_cnt[9]
Warning: Latch ltp_controller:u1|mariob[174] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ltp_controller:u1|y_cnt[9]
Warning: Latch ltp_controller:u1|mariob[46] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ltp_controller:u1|y_cnt[9]
Warning: Latch ltp_controller:u1|mariob[238] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ltp_controller:u1|y_cnt[9]
Warning: Latch ltp_controller:u1|mariob[142] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ltp_controller:u1|y_cnt[9]
Warning: Latch ltp_controller:u1|mariob[78] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ltp_controller:u1|y_cnt[9]
Warning: Latch ltp_controller:u1|mariob[14] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ltp_controller:u1|y_cnt[9]
Warning: Latch ltp_controller:u1|mariob[206] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ltp_controller:u1|y_cnt[9]
Warning: Latch ltp_controller:u1|mariob[94] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ltp_controller:u1|y_cnt[9]
Warning: Latch ltp_controller:u1|mariob[158] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ltp_controller:u1|y_cnt[9]
Warning: Latch ltp_controller:u1|mariob[30] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ltp_controller:u1|y_cnt[9]
Warning: Latch ltp_controller:u1|mariob[222] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ltp_controller:u1|y_cnt[9]
Warning: Latch ltp_controller:u1|mariob[190] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ltp_controller:u1|y_cnt[9]
Warning: Latch ltp_controller:u1|mariob[62] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ltp_controller:u1|y_cnt[9]
Warning: Latch ltp_controller:u1|mariob[126] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ltp_controller:u1|y_cnt[9]
Warning: Latch ltp_controller:u1|mariob[178] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ltp_controller:u1|y_cnt[9]
Warning: Latch ltp_controller:u1|mariob[146] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ltp_controller:u1|y_cnt[9]
Warning: Latch ltp_controller:u1|mariob[82] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ltp_controller:u1|y_cnt[9]
Warning: Latch ltp_controller:u1|mariob[18] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ltp_controller:u1|y_cnt[9]
Warning: Latch ltp_controller:u1|mariob[210] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ltp_controller:u1|y_cnt[9]
Warning: Latch ltp_controller:u1|mariob[50] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ltp_controller:u1|y_cnt[9]
Warning: Latch ltp_controller:u1|mariob[114] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ltp_controller:u1|y_cnt[9]
Warning: Latch ltp_controller:u1|mariob[161] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ltp_controller:u1|y_cnt[9]
Warning: Latch ltp_controller:u1|mariob[97] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ltp_controller:u1|y_cnt[9]
Warning: Latch ltp_controller:u1|mariob[33] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ltp_controller:u1|y_cnt[9]
Warning: Latch ltp_controller:u1|mariob[225] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ltp_controller:u1|y_cnt[9]
Warning: Latch ltp_controller:u1|mariob[65] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ltp_controller:u1|y_cnt[9]
Warning: Latch ltp_controller:u1|mariob[129] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ltp_controller:u1|y_cnt[9]
Warning: Latch ltp_controller:u1|mariob[1] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ltp_controller:u1|y_cnt[9]
Warning: Latch ltp_controller:u1|mariob[193] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ltp_controller:u1|y_cnt[9]
Warning: Latch ltp_controller:u1|mariob[169] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ltp_controller:u1|y_cnt[9]
Warning: Latch ltp_controller:u1|mariob[105] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ltp_controller:u1|y_cnt[9]
Warning: Latch ltp_controller:u1|mariob[41] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ltp_controller:u1|y_cnt[9]
Warning: Latch ltp_controller:u1|mariob[233] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ltp_controller:u1|y_cnt[9]
Warning: Latch ltp_controller:u1|mariob[81] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ltp_controller:u1|y_cnt[9]
Warning: Latch ltp_controller:u1|mariob[145] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ltp_controller:u1|y_cnt[9]
Warning: Latch ltp_controller:u1|mariob[17] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ltp_controller:u1|y_cnt[9]
Warning: Latch ltp_controller:u1|mariob[209] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ltp_controller:u1|y_cnt[9]
Warning: Latch ltp_controller:u1|mariob[177] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ltp_controller:u1|y_cnt[9]
Warning: Latch ltp_controller:u1|mariob[49] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ltp_controller:u1|y_cnt[9]
Warning: Latch ltp_controller:u1|mariob[113] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ltp_controller:u1|y_cnt[9]
Warning: Latch ltp_controller:u1|mariob[73] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ltp_controller:u1|y_cnt[9]
Warning: Latch ltp_controller:u1|mariob[137] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ltp_controller:u1|y_cnt[9]
Warning: Latch ltp_controller:u1|mariob[9] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ltp_controller:u1|y_cnt[9]
Warning: Latch ltp_controller:u1|mariob[201] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ltp_controller:u1|y_cnt[9]
Warning: Latch ltp_controller:u1|mariob[185] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ltp_controller:u1|y_cnt[9]
Warning: Latch ltp_controller:u1|mariob[153] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ltp_controller:u1|y_cnt[9]
Warning: Latch ltp_controller:u1|mariob[89] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ltp_controller:u1|y_cnt[9]
Warning: Latch ltp_controller:u1|mariob[25] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ltp_controller:u1|y_cnt[9]
Warning: Latch ltp_controller:u1|mariob[217] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ltp_controller:u1|y_cnt[9]
Warning: Latch ltp_controller:u1|mariob[57] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ltp_controller:u1|y_cnt[9]
Warning: Latch ltp_controller:u1|mariob[121] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ltp_controller:u1|y_cnt[9]
Warning: Latch ltp_controller:u1|mariob[165] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ltp_controller:u1|y_cnt[9]
Warning: Latch ltp_controller:u1|mariob[101] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ltp_controller:u1|y_cnt[9]
Warning: Latch ltp_controller:u1|mariob[37] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ltp_controller:u1|y_cnt[9]
Warning: Latch ltp_controller:u1|mariob[229] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ltp_controller:u1|y_cnt[9]
Warning: Latch ltp_controller:u1|mariob[69] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ltp_controller:u1|y_cnt[9]
Warning: Latch ltp_controller:u1|mariob[133] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ltp_controller:u1|y_cnt[9]
Warning: Latch ltp_controller:u1|mariob[5] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ltp_controller:u1|y_cnt[9]
Warning: Latch ltp_controller:u1|mariob[197] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ltp_controller:u1|y_cnt[9]
Warning: Latch ltp_controller:u1|mariob[85] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ltp_controller:u1|y_cnt[9]
Warning: Latch ltp_controller:u1|mariob[149] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ltp_controller:u1|y_cnt[9]
Warning: Latch ltp_controller:u1|mariob[21] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ltp_controller:u1|y_cnt[9]
Warning: Latch ltp_controller:u1|mariob[213] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ltp_controller:u1|y_cnt[9]
Warning: Latch ltp_controller:u1|mariob[181] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ltp_controller:u1|y_cnt[9]
Warning: Latch ltp_controller:u1|mariob[53] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ltp_controller:u1|y_cnt[9]
Warning: Latch ltp_controller:u1|mariob[117] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ltp_controller:u1|y_cnt[9]
Warning: Latch ltp_controller:u1|mariob[173] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ltp_controller:u1|y_cnt[9]
Warning: Latch ltp_controller:u1|mariob[109] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ltp_controller:u1|y_cnt[9]
Warning: Latch ltp_controller:u1|mariob[45] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ltp_controller:u1|y_cnt[9]
Warning: Latch ltp_controller:u1|mariob[237] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ltp_controller:u1|y_cnt[9]
Warning: Latch ltp_controller:u1|mariob[77] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ltp_controller:u1|y_cnt[9]
Warning: Latch ltp_controller:u1|mariob[141] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ltp_controller:u1|y_cnt[9]
Warning: Latch ltp_controller:u1|mariob[13] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ltp_controller:u1|y_cnt[9]
Warning: Latch ltp_controller:u1|mariob[205] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ltp_controller:u1|y_cnt[9]
Warning: Latch ltp_controller:u1|mariob[189] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ltp_controller:u1|y_cnt[9]
Warning: Latch ltp_controller:u1|mariob[157] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ltp_controller:u1|y_cnt[9]
Warning: Latch ltp_controller:u1|mariob[93] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ltp_controller:u1|y_cnt[9]
Warning: Latch ltp_controller:u1|mariob[29] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ltp_controller:u1|y_cnt[9]
Warning: Latch ltp_controller:u1|mariob[221] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ltp_controller:u1|y_cnt[9]
Warning: Latch ltp_controller:u1|mariob[61] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ltp_controller:u1|y_cnt[9]
Warning: Latch ltp_controller:u1|mariob[125] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ltp_controller:u1|y_cnt[9]
Warning: Latch ltp_controller:u1|mariob[160] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ltp_controller:u1|y_cnt[9]
Warning: Latch ltp_controller:u1|mariob[96] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ltp_controller:u1|y_cnt[9]
Warning: Latch ltp_controller:u1|mariob[32] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ltp_controller:u1|y_cnt[9]
Warning: Latch ltp_controller:u1|mariob[224] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ltp_controller:u1|y_cnt[9]
Warning: Latch ltp_controller:u1|mariob[64] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ltp_controller:u1|y_cnt[9]
Warning: Latch ltp_controller:u1|mariob[128] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ltp_controller:u1|y_cnt[9]
Warning: Latch ltp_controller:u1|mariob[0] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ltp_controller:u1|y_cnt[9]
Warning: Latch ltp_controller:u1|mariob[192] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ltp_controller:u1|y_cnt[9]
Warning: Latch ltp_controller:u1|mariob[164] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ltp_controller:u1|y_cnt[9]
Warning: Latch ltp_controller:u1|mariob[100] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ltp_controller:u1|y_cnt[9]
Warning: Latch ltp_controller:u1|mariob[36] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ltp_controller:u1|y_cnt[9]
Warning: Latch ltp_controller:u1|mariob[228] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ltp_controller:u1|y_cnt[9]
Warning: Latch ltp_controller:u1|mariob[168] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ltp_controller:u1|y_cnt[9]
Warning: Latch ltp_controller:u1|mariob[104] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ltp_controller:u1|y_cnt[9]
Warning: Latch ltp_controller:u1|mariob[40] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ltp_controller:u1|y_cnt[9]
Warning: Latch ltp_controller:u1|mariob[232] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ltp_controller:u1|y_cnt[9]
Warning: Latch ltp_controller:u1|mariob[80] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ltp_controller:u1|y_cnt[9]
Warning: Latch ltp_controller:u1|mariob[144] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ltp_controller:u1|y_cnt[9]
Warning: Latch ltp_controller:u1|mariob[16] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ltp_controller:u1|y_cnt[9]
Warning: Latch ltp_controller:u1|mariob[208] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ltp_controller:u1|y_cnt[9]
Warning: Latch ltp_controller:u1|mariob[176] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ltp_controller:u1|y_cnt[9]
Warning: Latch ltp_controller:u1|mariob[48] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ltp_controller:u1|y_cnt[9]
Warning: Latch ltp_controller:u1|mariob[112] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ltp_controller:u1|y_cnt[9]
Warning: Latch ltp_controller:u1|mariob[72] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ltp_controller:u1|y_cnt[9]
Warning: Latch ltp_controller:u1|mariob[136] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ltp_controller:u1|y_cnt[9]
Warning: Latch ltp_controller:u1|mariob[8] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ltp_controller:u1|y_cnt[9]
Warning: Latch ltp_controller:u1|mariob[200] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ltp_controller:u1|y_cnt[9]
Warning: Latch ltp_controller:u1|mariob[184] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ltp_controller:u1|y_cnt[9]
Warning: Latch ltp_controller:u1|mariob[152] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ltp_controller:u1|y_cnt[9]
Warning: Latch ltp_controller:u1|mariob[88] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ltp_controller:u1|y_cnt[9]
Warning: Latch ltp_controller:u1|mariob[24] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ltp_controller:u1|y_cnt[9]
Warning: Latch ltp_controller:u1|mariob[216] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ltp_controller:u1|y_cnt[9]
Warning: Latch ltp_controller:u1|mariob[56] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ltp_controller:u1|y_cnt[9]
Warning: Latch ltp_controller:u1|mariob[120] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ltp_controller:u1|y_cnt[9]
Warning: Latch ltp_controller:u1|mariob[68] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ltp_controller:u1|y_cnt[9]
Warning: Latch ltp_controller:u1|mariob[132] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ltp_controller:u1|y_cnt[9]
Warning: Latch ltp_controller:u1|mariob[4] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ltp_controller:u1|y_cnt[9]
Warning: Latch ltp_controller:u1|mariob[196] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ltp_controller:u1|y_cnt[9]
Warning: Latch ltp_controller:u1|mariob[84] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ltp_controller:u1|y_cnt[9]
Warning: Latch ltp_controller:u1|mariob[148] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ltp_controller:u1|y_cnt[9]
Warning: Latch ltp_controller:u1|mariob[20] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ltp_controller:u1|y_cnt[9]
Warning: Latch ltp_controller:u1|mariob[212] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ltp_controller:u1|y_cnt[9]
Warning: Latch ltp_controller:u1|mariob[180] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ltp_controller:u1|y_cnt[9]
Warning: Latch ltp_controller:u1|mariob[52] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ltp_controller:u1|y_cnt[9]
Warning: Latch ltp_controller:u1|mariob[116] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ltp_controller:u1|y_cnt[9]
Warning: Latch ltp_controller:u1|mariob[172] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ltp_controller:u1|y_cnt[9]
Warning: Latch ltp_controller:u1|mariob[108] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ltp_controller:u1|y_cnt[9]
Warning: Latch ltp_controller:u1|mariob[44] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ltp_controller:u1|y_cnt[9]
Warning: Latch ltp_controller:u1|mariob[236] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ltp_controller:u1|y_cnt[9]
Warning: Latch ltp_controller:u1|mariob[76] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ltp_controller:u1|y_cnt[9]
Warning: Latch ltp_controller:u1|mariob[140] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ltp_controller:u1|y_cnt[9]
Warning: Latch ltp_controller:u1|mariob[12] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ltp_controller:u1|y_cnt[9]
Warning: Latch ltp_controller:u1|mariob[204] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ltp_controller:u1|y_cnt[9]
Warning: Latch ltp_controller:u1|mariob[188] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ltp_controller:u1|y_cnt[9]
Warning: Latch ltp_controller:u1|mariob[156] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ltp_controller:u1|y_cnt[9]
Warning: Latch ltp_controller:u1|mariob[92] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ltp_controller:u1|y_cnt[9]
Warning: Latch ltp_controller:u1|mariob[28] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ltp_controller:u1|y_cnt[9]
Warning: Latch ltp_controller:u1|mariob[220] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ltp_controller:u1|y_cnt[9]
Warning: Latch ltp_controller:u1|mariob[60] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ltp_controller:u1|y_cnt[9]
Warning: Latch ltp_controller:u1|mariob[124] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ltp_controller:u1|y_cnt[9]
Warning: Latch ltp_controller:u1|mariog[87] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ltp_controller:u1|y_cnt[9]
Warning: Latch ltp_controller:u1|mariog[91] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ltp_controller:u1|y_cnt[9]
Warning: Latch ltp_controller:u1|mariog[83] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ltp_controller:u1|y_cnt[9]
Warning: Latch ltp_controller:u1|mariog[107] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ltp_controller:u1|y_cnt[9]
Warning: Latch ltp_controller:u1|mariog[99] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ltp_controller:u1|y_cnt[9]
Warning: Latch ltp_controller:u1|mariog[71] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ltp_controller:u1|y_cnt[9]
Warning: Latch ltp_controller:u1|mariog[67] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ltp_controller:u1|y_cnt[9]
Warning: Latch ltp_controller:u1|mariog[79] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ltp_controller:u1|y_cnt[9]
Warning: Latch ltp_controller:u1|mariog[119] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ltp_controller:u1|y_cnt[9]
Warning: Latch ltp_controller:u1|mariog[123] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ltp_controller:u1|y_cnt[9]
Warning: Latch ltp_controller:u1|mariog[127] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ltp_controller:u1|y_cnt[9]
Warning: Latch ltp_controller:u1|mariog[151] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ltp_controller:u1|y_cnt[9]
Warning: Latch ltp_controller:u1|mariog[155] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ltp_controller:u1|y_cnt[9]
Warning: Latch ltp_controller:u1|mariog[147] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ltp_controller:u1|y_cnt[9]
Warning: Latch ltp_controller:u1|mariog[159] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ltp_controller:u1|y_cnt[9]
Warning: Latch ltp_controller:u1|mariog[171] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ltp_controller:u1|y_cnt[9]
Warning: Latch ltp_controller:u1|mariog[167] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ltp_controller:u1|y_cnt[9]
Warning: Latch ltp_controller:u1|mariog[163] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ltp_controller:u1|y_cnt[9]
Warning: Latch ltp_controller:u1|mariog[175] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ltp_controller:u1|y_cnt[9]
Warning: Latch ltp_controller:u1|mariog[143] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ltp_controller:u1|y_cnt[9]
Warning: Latch ltp_controller:u1|mariog[183] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ltp_controller:u1|y_cnt[9]
Warning: Latch ltp_controller:u1|mariog[187] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ltp_controller:u1|y_cnt[9]
Warning: Latch ltp_controller:u1|mariog[179] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ltp_controller:u1|y_cnt[9]
Warning: Latch ltp_controller:u1|mariog[191] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ltp_controller:u1|y_cnt[9]
Warning: Latch ltp_controller:u1|mariog[23] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ltp_controller:u1|y_cnt[9]
Warning: Latch ltp_controller:u1|mariog[27] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ltp_controller:u1|y_cnt[9]
Warning: Latch ltp_controller:u1|mariog[19] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ltp_controller:u1|y_cnt[9]
Warning: Latch ltp_controller:u1|mariog[31] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ltp_controller:u1|y_cnt[9]
Warning: Latch ltp_controller:u1|mariog[35] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ltp_controller:u1|y_cnt[9]
Warning: Latch ltp_controller:u1|mariog[47] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ltp_controller:u1|y_cnt[9]
Warning: Latch ltp_controller:u1|mariog[15] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ltp_controller:u1|y_cnt[9]
Warning: Latch ltp_controller:u1|mariog[59] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ltp_controller:u1|y_cnt[9]
Warning: Latch ltp_controller:u1|mariog[63] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ltp_controller:u1|y_cnt[9]
Warning: Latch ltp_controller:u1|mariog[203] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ltp_controller:u1|y_cnt[9]
Warning: Latch ltp_controller:u1|mariog[199] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ltp_controller:u1|y_cnt[9]
Warning: Latch ltp_controller:u1|mariog[195] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ltp_controller:u1|y_cnt[9]
Warning: Latch ltp_controller:u1|mariog[207] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ltp_controller:u1|y_cnt[9]
Warning: Latch ltp_controller:u1|mariog[215] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ltp_controller:u1|y_cnt[9]
Warning: Latch ltp_controller:u1|mariog[219] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ltp_controller:u1|y_cnt[9]
Warning: Latch ltp_controller:u1|mariog[211] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ltp_controller:u1|y_cnt[9]
Warning: Latch ltp_controller:u1|mariog[223] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ltp_controller:u1|y_cnt[9]
Warning: Latch ltp_controller:u1|mariog[235] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ltp_controller:u1|y_cnt[9]
Warning: Latch ltp_controller:u1|mariog[231] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ltp_controller:u1|y_cnt[9]
Warning: Latch ltp_controller:u1|mariog[227] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ltp_controller:u1|y_cnt[9]
Warning: Latch ltp_controller:u1|mariog[239] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ltp_controller:u1|y_cnt[9]
Warning: Latch ltp_controller:u1|mariog[170] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ltp_controller:u1|y_cnt[9]
Warning: Latch ltp_controller:u1|mariog[106] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ltp_controller:u1|y_cnt[9]
Warning: Latch ltp_controller:u1|mariog[234] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ltp_controller:u1|y_cnt[9]
Warning: Latch ltp_controller:u1|mariog[66] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ltp_controller:u1|y_cnt[9]
Warning: Latch ltp_controller:u1|mariog[194] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ltp_controller:u1|y_cnt[9]
Warning: Latch ltp_controller:u1|mariog[130] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ltp_controller:u1|y_cnt[9]
Warning: Latch ltp_controller:u1|mariog[98] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ltp_controller:u1|y_cnt[9]
Warning: Latch ltp_controller:u1|mariog[162] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ltp_controller:u1|y_cnt[9]
Warning: Latch ltp_controller:u1|mariog[34] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ltp_controller:u1|y_cnt[9]
Warning: Latch ltp_controller:u1|mariog[226] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ltp_controller:u1|y_cnt[9]
Warning: Latch ltp_controller:u1|mariog[74] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ltp_controller:u1|y_cnt[9]
Warning: Latch ltp_controller:u1|mariog[138] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ltp_controller:u1|y_cnt[9]
Warning: Latch ltp_controller:u1|mariog[202] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ltp_controller:u1|y_cnt[9]
Warning: Latch ltp_controller:u1|mariog[154] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ltp_controller:u1|y_cnt[9]
Warning: Latch ltp_controller:u1|mariog[90] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ltp_controller:u1|y_cnt[9]
Warning: Latch ltp_controller:u1|mariog[26] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ltp_controller:u1|y_cnt[9]
Warning: Latch ltp_controller:u1|mariog[218] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ltp_controller:u1|y_cnt[9]
Warning: Latch ltp_controller:u1|mariog[186] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ltp_controller:u1|y_cnt[9]
Warning: Latch ltp_controller:u1|mariog[58] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ltp_controller:u1|y_cnt[9]
Warning: Latch ltp_controller:u1|mariog[122] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ltp_controller:u1|y_cnt[9]
Warning: Latch ltp_controller:u1|mariog[166] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ltp_controller:u1|y_cnt[9]
Warning: Latch ltp_controller:u1|mariog[102] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ltp_controller:u1|y_cnt[9]
Warning: Latch ltp_controller:u1|mariog[230] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ltp_controller:u1|y_cnt[9]
Warning: Latch ltp_controller:u1|mariog[70] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ltp_controller:u1|y_cnt[9]
Warning: Latch ltp_controller:u1|mariog[134] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ltp_controller:u1|y_cnt[9]
Warning: Latch ltp_controller:u1|mariog[198] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ltp_controller:u1|y_cnt[9]
Warning: Latch ltp_controller:u1|mariog[182] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ltp_controller:u1|y_cnt[9]
Warning: Latch ltp_controller:u1|mariog[86] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ltp_controller:u1|y_cnt[9]
Warning: Latch ltp_controller:u1|mariog[150] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ltp_controller:u1|y_cnt[9]
Warning: Latch ltp_controller:u1|mariog[22] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ltp_controller:u1|y_cnt[9]
Warning: Latch ltp_controller:u1|mariog[214] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ltp_controller:u1|y_cnt[9]
Warning: Latch ltp_controller:u1|mariog[54] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ltp_controller:u1|y_cnt[9]
Warning: Latch ltp_controller:u1|mariog[118] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ltp_controller:u1|y_cnt[9]
Warning: Latch ltp_controller:u1|mariog[174] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ltp_controller:u1|y_cnt[9]
Warning: Latch ltp_controller:u1|mariog[110] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ltp_controller:u1|y_cnt[9]
Warning: Latch ltp_controller:u1|mariog[46] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ltp_controller:u1|y_cnt[9]
Warning: Latch ltp_controller:u1|mariog[238] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ltp_controller:u1|y_cnt[9]
Warning: Latch ltp_controller:u1|mariog[78] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ltp_controller:u1|y_cnt[9]
Warning: Latch ltp_controller:u1|mariog[142] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ltp_controller:u1|y_cnt[9]
Warning: Latch ltp_controller:u1|mariog[14] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ltp_controller:u1|y_cnt[9]
Warning: Latch ltp_controller:u1|mariog[206] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ltp_controller:u1|y_cnt[9]
Warning: Latch ltp_controller:u1|mariog[158] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ltp_controller:u1|y_cnt[9]
Warning: Latch ltp_controller:u1|mariog[94] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ltp_controller:u1|y_cnt[9]
Warning: Latch ltp_controller:u1|mariog[30] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ltp_controller:u1|y_cnt[9]
Warning: Latch ltp_controller:u1|mariog[222] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ltp_controller:u1|y_cnt[9]
Warning: Latch ltp_controller:u1|mariog[190] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ltp_controller:u1|y_cnt[9]
Warning: Latch ltp_controller:u1|mariog[62] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ltp_controller:u1|y_cnt[9]
Warning: Latch ltp_controller:u1|mariog[126] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ltp_controller:u1|y_cnt[9]
Warning: Latch ltp_controller:u1|mariog[178] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ltp_controller:u1|y_cnt[9]
Warning: Latch ltp_controller:u1|mariog[82] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ltp_controller:u1|y_cnt[9]
Warning: Latch ltp_controller:u1|mariog[146] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ltp_controller:u1|y_cnt[9]
Warning: Latch ltp_controller:u1|mariog[18] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ltp_controller:u1|y_cnt[9]
Warning: Latch ltp_controller:u1|mariog[210] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ltp_controller:u1|y_cnt[9]
Warning: Latch ltp_controller:u1|mariog[50] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ltp_controller:u1|y_cnt[9]
Warning: Latch ltp_controller:u1|mariog[114] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ltp_controller:u1|y_cnt[9]
Warning: Latch ltp_controller:u1|mariog[97] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ltp_controller:u1|y_cnt[9]
Warning: Latch ltp_controller:u1|mariog[161] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ltp_controller:u1|y_cnt[9]
Warning: Latch ltp_controller:u1|mariog[33] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ltp_controller:u1|y_cnt[9]
Warning: Latch ltp_controller:u1|mariog[225] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ltp_controller:u1|y_cnt[9]
Warning: Latch ltp_controller:u1|mariog[129] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ltp_controller:u1|y_cnt[9]
Warning: Latch ltp_controller:u1|mariog[65] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ltp_controller:u1|y_cnt[9]
Warning: Latch ltp_controller:u1|mariog[193] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ltp_controller:u1|y_cnt[9]
Warning: Latch ltp_controller:u1|mariog[101] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ltp_controller:u1|y_cnt[9]
Warning: Latch ltp_controller:u1|mariog[165] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ltp_controller:u1|y_cnt[9]
Warning: Latch ltp_controller:u1|mariog[37] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ltp_controller:u1|y_cnt[9]
Warning: Latch ltp_controller:u1|mariog[229] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ltp_controller:u1|y_cnt[9]
Warning: Latch ltp_controller:u1|mariog[105] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ltp_controller:u1|y_cnt[9]
Warning: Latch ltp_controller:u1|mariog[169] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ltp_controller:u1|y_cnt[9]
Warning: Latch ltp_controller:u1|mariog[41] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ltp_controller:u1|y_cnt[9]
Warning: Latch ltp_controller:u1|mariog[233] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ltp_controller:u1|y_cnt[9]
Warning: Latch ltp_controller:u1|mariog[145] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ltp_controller:u1|y_cnt[9]
Warning: Latch ltp_controller:u1|mariog[81] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ltp_controller:u1|y_cnt[9]
Warning: Latch ltp_controller:u1|mariog[17] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ltp_controller:u1|y_cnt[9]
Warning: Latch ltp_controller:u1|mariog[209] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ltp_controller:u1|y_cnt[9]
Warning: Latch ltp_controller:u1|mariog[177] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ltp_controller:u1|y_cnt[9]
Warning: Latch ltp_controller:u1|mariog[49] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ltp_controller:u1|y_cnt[9]
Warning: Latch ltp_controller:u1|mariog[113] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ltp_controller:u1|y_cnt[9]
Warning: Latch ltp_controller:u1|mariog[137] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ltp_controller:u1|y_cnt[9]
Warning: Latch ltp_controller:u1|mariog[73] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ltp_controller:u1|y_cnt[9]
Warning: Latch ltp_controller:u1|mariog[201] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ltp_controller:u1|y_cnt[9]
Warning: Latch ltp_controller:u1|mariog[185] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ltp_controller:u1|y_cnt[9]
Warning: Latch ltp_controller:u1|mariog[89] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ltp_controller:u1|y_cnt[9]
Warning: Latch ltp_controller:u1|mariog[153] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ltp_controller:u1|y_cnt[9]
Warning: Latch ltp_controller:u1|mariog[25] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ltp_controller:u1|y_cnt[9]
Warning: Latch ltp_controller:u1|mariog[217] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ltp_controller:u1|y_cnt[9]
Warning: Latch ltp_controller:u1|mariog[57] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ltp_controller:u1|y_cnt[9]
Warning: Latch ltp_controller:u1|mariog[121] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ltp_controller:u1|y_cnt[9]
Warning: Latch ltp_controller:u1|mariog[133] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ltp_controller:u1|y_cnt[9]
Warning: Latch ltp_controller:u1|mariog[69] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ltp_controller:u1|y_cnt[9]
Warning: Latch ltp_controller:u1|mariog[197] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ltp_controller:u1|y_cnt[9]
Warning: Latch ltp_controller:u1|mariog[149] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ltp_controller:u1|y_cnt[9]
Warning: Latch ltp_controller:u1|mariog[85] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ltp_controller:u1|y_cnt[9]
Warning: Latch ltp_controller:u1|mariog[21] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ltp_controller:u1|y_cnt[9]
Warning: Latch ltp_controller:u1|mariog[213] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ltp_controller:u1|y_cnt[9]
Warning: Latch ltp_controller:u1|mariog[181] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ltp_controller:u1|y_cnt[9]
Warning: Latch ltp_controller:u1|mariog[53] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ltp_controller:u1|y_cnt[9]
Warning: Latch ltp_controller:u1|mariog[117] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ltp_controller:u1|y_cnt[9]
Warning: Latch ltp_controller:u1|mariog[109] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ltp_controller:u1|y_cnt[9]
Warning: Latch ltp_controller:u1|mariog[173] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ltp_controller:u1|y_cnt[9]
Warning: Latch ltp_controller:u1|mariog[45] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ltp_controller:u1|y_cnt[9]
Warning: Latch ltp_controller:u1|mariog[237] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ltp_controller:u1|y_cnt[9]
Warning: Latch ltp_controller:u1|mariog[141] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ltp_controller:u1|y_cnt[9]
Warning: Latch ltp_controller:u1|mariog[77] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ltp_controller:u1|y_cnt[9]
Warning: Latch ltp_controller:u1|mariog[13] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ltp_controller:u1|y_cnt[9]
Warning: Latch ltp_controller:u1|mariog[205] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ltp_controller:u1|y_cnt[9]
Warning: Latch ltp_controller:u1|mariog[189] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ltp_controller:u1|y_cnt[9]
Warning: Latch ltp_controller:u1|mariog[93] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ltp_controller:u1|y_cnt[9]
Warning: Latch ltp_controller:u1|mariog[157] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ltp_controller:u1|y_cnt[9]
Warning: Latch ltp_controller:u1|mariog[29] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ltp_controller:u1|y_cnt[9]
Warning: Latch ltp_controller:u1|mariog[221] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ltp_controller:u1|y_cnt[9]
Warning: Latch ltp_controller:u1|mariog[61] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ltp_controller:u1|y_cnt[9]
Warning: Latch ltp_controller:u1|mariog[125] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ltp_controller:u1|y_cnt[9]
Warning: Latch ltp_controller:u1|mariog[96] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ltp_controller:u1|y_cnt[9]
Warning: Latch ltp_controller:u1|mariog[160] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ltp_controller:u1|y_cnt[9]
Warning: Latch ltp_controller:u1|mariog[32] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ltp_controller:u1|y_cnt[9]
Warning: Latch ltp_controller:u1|mariog[224] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ltp_controller:u1|y_cnt[9]
Warning: Latch ltp_controller:u1|mariog[128] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ltp_controller:u1|y_cnt[9]
Warning: Latch ltp_controller:u1|mariog[64] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ltp_controller:u1|y_cnt[9]
Warning: Latch ltp_controller:u1|mariog[192] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ltp_controller:u1|y_cnt[9]
Warning: Latch ltp_controller:u1|mariog[104] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ltp_controller:u1|y_cnt[9]
Warning: Latch ltp_controller:u1|mariog[168] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ltp_controller:u1|y_cnt[9]
Warning: Latch ltp_controller:u1|mariog[40] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ltp_controller:u1|y_cnt[9]
Warning: Latch ltp_controller:u1|mariog[232] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ltp_controller:u1|y_cnt[9]
Warning: Latch ltp_controller:u1|mariog[144] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ltp_controller:u1|y_cnt[9]
Warning: Latch ltp_controller:u1|mariog[80] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ltp_controller:u1|y_cnt[9]
Warning: Latch ltp_controller:u1|mariog[16] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ltp_controller:u1|y_cnt[9]
Warning: Latch ltp_controller:u1|mariog[208] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ltp_controller:u1|y_cnt[9]
Warning: Latch ltp_controller:u1|mariog[176] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ltp_controller:u1|y_cnt[9]
Warning: Latch ltp_controller:u1|mariog[48] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ltp_controller:u1|y_cnt[9]
Warning: Latch ltp_controller:u1|mariog[112] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ltp_controller:u1|y_cnt[9]
Warning: Latch ltp_controller:u1|mariog[136] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ltp_controller:u1|y_cnt[9]
Warning: Latch ltp_controller:u1|mariog[72] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ltp_controller:u1|y_cnt[9]
Warning: Latch ltp_controller:u1|mariog[8] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ltp_controller:u1|y_cnt[9]
Warning: Latch ltp_controller:u1|mariog[200] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ltp_controller:u1|y_cnt[9]
Warning: Latch ltp_controller:u1|mariog[184] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ltp_controller:u1|y_cnt[9]
Warning: Latch ltp_controller:u1|mariog[88] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ltp_controller:u1|y_cnt[9]
Warning: Latch ltp_controller:u1|mariog[152] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ltp_controller:u1|y_cnt[9]
Warning: Latch ltp_controller:u1|mariog[24] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ltp_controller:u1|y_cnt[9]
Warning: Latch ltp_controller:u1|mariog[216] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ltp_controller:u1|y_cnt[9]
Warning: Latch ltp_controller:u1|mariog[56] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ltp_controller:u1|y_cnt[9]
Warning: Latch ltp_controller:u1|mariog[120] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ltp_controller:u1|y_cnt[9]
Warning: Latch ltp_controller:u1|mariog[100] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ltp_controller:u1|y_cnt[9]
Warning: Latch ltp_controller:u1|mariog[164] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ltp_controller:u1|y_cnt[9]
Warning: Latch ltp_controller:u1|mariog[36] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ltp_controller:u1|y_cnt[9]
Warning: Latch ltp_controller:u1|mariog[228] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ltp_controller:u1|y_cnt[9]
Warning: Latch ltp_controller:u1|mariog[132] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ltp_controller:u1|y_cnt[9]
Warning: Latch ltp_controller:u1|mariog[68] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ltp_controller:u1|y_cnt[9]
Warning: Latch ltp_controller:u1|mariog[196] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ltp_controller:u1|y_cnt[9]
Warning: Latch ltp_controller:u1|mariog[148] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ltp_controller:u1|y_cnt[9]
Warning: Latch ltp_controller:u1|mariog[84] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ltp_controller:u1|y_cnt[9]
Warning: Latch ltp_controller:u1|mariog[20] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ltp_controller:u1|y_cnt[9]
Warning: Latch ltp_controller:u1|mariog[212] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ltp_controller:u1|y_cnt[9]
Warning: Latch ltp_controller:u1|mariog[180] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ltp_controller:u1|y_cnt[9]
Warning: Latch ltp_controller:u1|mariog[52] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ltp_controller:u1|y_cnt[9]
Warning: Latch ltp_controller:u1|mariog[116] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ltp_controller:u1|y_cnt[9]
Warning: Latch ltp_controller:u1|mariog[108] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ltp_controller:u1|y_cnt[9]
Warning: Latch ltp_controller:u1|mariog[172] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ltp_controller:u1|y_cnt[9]
Warning: Latch ltp_controller:u1|mariog[44] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ltp_controller:u1|y_cnt[9]
Warning: Latch ltp_controller:u1|mariog[236] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ltp_controller:u1|y_cnt[9]
Warning: Latch ltp_controller:u1|mariog[140] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ltp_controller:u1|y_cnt[9]
Warning: Latch ltp_controller:u1|mariog[76] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ltp_controller:u1|y_cnt[9]
Warning: Latch ltp_controller:u1|mariog[12] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ltp_controller:u1|y_cnt[9]
Warning: Latch ltp_controller:u1|mariog[204] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ltp_controller:u1|y_cnt[9]
Warning: Latch ltp_controller:u1|mariog[188] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ltp_controller:u1|y_cnt[9]
Warning: Latch ltp_controller:u1|mariog[92] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ltp_controller:u1|y_cnt[9]
Warning: Latch ltp_controller:u1|mariog[156] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ltp_controller:u1|y_cnt[9]
Warning: Latch ltp_controller:u1|mariog[28] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ltp_controller:u1|y_cnt[9]
Warning: Latch ltp_controller:u1|mariog[220] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ltp_controller:u1|y_cnt[9]
Warning: Latch ltp_controller:u1|mariog[60] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ltp_controller:u1|y_cnt[9]
Warning: Latch ltp_controller:u1|mariog[124] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ltp_controller:u1|y_cnt[9]
Warning: Latch ltp_controller:u1|marior[75] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ltp_controller:u1|y_cnt[9]
Warning: Latch ltp_controller:u1|marior[195] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ltp_controller:u1|y_cnt[9]
Warning: Latch ltp_controller:u1|marior[67] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ltp_controller:u1|y_cnt[9]
Warning: Latch ltp_controller:u1|marior[203] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ltp_controller:u1|y_cnt[9]
Warning: Latch ltp_controller:u1|marior[79] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ltp_controller:u1|y_cnt[9]
Warning: Latch ltp_controller:u1|marior[199] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ltp_controller:u1|y_cnt[9]
Warning: Latch ltp_controller:u1|marior[207] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ltp_controller:u1|y_cnt[9]
Warning: Latch ltp_controller:u1|marior[135] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ltp_controller:u1|y_cnt[9]
Warning: Latch ltp_controller:u1|marior[139] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ltp_controller:u1|y_cnt[9]
Warning: Latch ltp_controller:u1|marior[107] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ltp_controller:u1|y_cnt[9]
Warning: Latch ltp_controller:u1|marior[99] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ltp_controller:u1|y_cnt[9]
Warning: Latch ltp_controller:u1|marior[171] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ltp_controller:u1|y_cnt[9]
Warning: Latch ltp_controller:u1|marior[167] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ltp_controller:u1|y_cnt[9]
Warning: Latch ltp_controller:u1|marior[163] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ltp_controller:u1|y_cnt[9]
Warning: Latch ltp_controller:u1|marior[175] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ltp_controller:u1|y_cnt[9]
Warning: Latch ltp_controller:u1|marior[43] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ltp_controller:u1|y_cnt[9]
Warning: Latch ltp_controller:u1|marior[39] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ltp_controller:u1|y_cnt[9]
Warning: Latch ltp_controller:u1|marior[35] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ltp_controller:u1|y_cnt[9]
Warning: Latch ltp_controller:u1|marior[47] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ltp_controller:u1|y_cnt[9]
Warning: Latch ltp_controller:u1|marior[235] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ltp_controller:u1|y_cnt[9]
Warning: Latch ltp_controller:u1|marior[231] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ltp_controller:u1|y_cnt[9]
Warning: Latch ltp_controller:u1|marior[227] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ltp_controller:u1|y_cnt[9]
Warning: Latch ltp_controller:u1|marior[239] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ltp_controller:u1|y_cnt[9]
Warning: Latch ltp_controller:u1|marior[155] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ltp_controller:u1|y_cnt[9]
Warning: Latch ltp_controller:u1|marior[27] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ltp_controller:u1|y_cnt[9]
Warning: Latch ltp_controller:u1|marior[219] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ltp_controller:u1|y_cnt[9]
Warning: Latch ltp_controller:u1|marior[187] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ltp_controller:u1|y_cnt[9]
Warning: Latch ltp_controller:u1|marior[59] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ltp_controller:u1|y_cnt[9]
Warning: Latch ltp_controller:u1|marior[123] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ltp_controller:u1|y_cnt[9]
Warning: Latch ltp_controller:u1|marior[151] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ltp_controller:u1|y_cnt[9]
Warning: Latch ltp_controller:u1|marior[87] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ltp_controller:u1|y_cnt[9]
Warning: Latch ltp_controller:u1|marior[23] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ltp_controller:u1|y_cnt[9]
Warning: Latch ltp_controller:u1|marior[215] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ltp_controller:u1|y_cnt[9]
Warning: Latch ltp_controller:u1|marior[183] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ltp_controller:u1|y_cnt[9]
Warning: Latch ltp_controller:u1|marior[55] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ltp_controller:u1|y_cnt[9]
Warning: Latch ltp_controller:u1|marior[119] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ltp_controller:u1|y_cnt[9]
Warning: Latch ltp_controller:u1|marior[19] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ltp_controller:u1|y_cnt[9]
Warning: Latch ltp_controller:u1|marior[211] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ltp_controller:u1|y_cnt[9]
Warning: Latch ltp_controller:u1|marior[179] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ltp_controller:u1|y_cnt[9]
Warning: Latch ltp_controller:u1|marior[51] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ltp_controller:u1|y_cnt[9]
Warning: Latch ltp_controller:u1|marior[191] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ltp_controller:u1|y_cnt[9]
Warning: Latch ltp_controller:u1|marior[159] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ltp_controller:u1|y_cnt[9]
Warning: Latch ltp_controller:u1|marior[31] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ltp_controller:u1|y_cnt[9]
Warning: Latch ltp_controller:u1|marior[223] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ltp_controller:u1|y_cnt[9]
Warning: Latch ltp_controller:u1|marior[63] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ltp_controller:u1|y_cnt[9]
Warning: Latch ltp_controller:u1|marior[102] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ltp_controller:u1|y_cnt[9]
Warning: Latch ltp_controller:u1|marior[166] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ltp_controller:u1|y_cnt[9]
Warning: Latch ltp_controller:u1|marior[38] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ltp_controller:u1|y_cnt[9]
Warning: Latch ltp_controller:u1|marior[230] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ltp_controller:u1|y_cnt[9]
Warning: Latch ltp_controller:u1|marior[106] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ltp_controller:u1|y_cnt[9]
Warning: Latch ltp_controller:u1|marior[170] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ltp_controller:u1|y_cnt[9]
Warning: Latch ltp_controller:u1|marior[42] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ltp_controller:u1|y_cnt[9]
Warning: Latch ltp_controller:u1|marior[234] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ltp_controller:u1|y_cnt[9]
Warning: Latch ltp_controller:u1|marior[66] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ltp_controller:u1|y_cnt[9]
Warning: Latch ltp_controller:u1|marior[194] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ltp_controller:u1|y_cnt[9]
Warning: Latch ltp_controller:u1|marior[130] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ltp_controller:u1|y_cnt[9]
Warning: Latch ltp_controller:u1|marior[162] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ltp_controller:u1|y_cnt[9]
Warning: Latch ltp_controller:u1|marior[98] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ltp_controller:u1|y_cnt[9]
Warning: Latch ltp_controller:u1|marior[34] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ltp_controller:u1|y_cnt[9]
Warning: Latch ltp_controller:u1|marior[226] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ltp_controller:u1|y_cnt[9]
Warning: Latch ltp_controller:u1|marior[138] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ltp_controller:u1|y_cnt[9]
Warning: Latch ltp_controller:u1|marior[74] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ltp_controller:u1|y_cnt[9]
Warning: Latch ltp_controller:u1|marior[202] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ltp_controller:u1|y_cnt[9]
Warning: Latch ltp_controller:u1|marior[90] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ltp_controller:u1|y_cnt[9]
Warning: Latch ltp_controller:u1|marior[154] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ltp_controller:u1|y_cnt[9]
Warning: Latch ltp_controller:u1|marior[26] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ltp_controller:u1|y_cnt[9]
Warning: Latch ltp_controller:u1|marior[218] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ltp_controller:u1|y_cnt[9]
Warning: Latch ltp_controller:u1|marior[186] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ltp_controller:u1|y_cnt[9]
Warning: Latch ltp_controller:u1|marior[58] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ltp_controller:u1|y_cnt[9]
Warning: Latch ltp_controller:u1|marior[122] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ltp_controller:u1|y_cnt[9]
Warning: Latch ltp_controller:u1|marior[134] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ltp_controller:u1|y_cnt[9]
Warning: Latch ltp_controller:u1|marior[70] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ltp_controller:u1|y_cnt[9]
Warning: Latch ltp_controller:u1|marior[198] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ltp_controller:u1|y_cnt[9]
Warning: Latch ltp_controller:u1|marior[182] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ltp_controller:u1|y_cnt[9]
Warning: Latch ltp_controller:u1|marior[150] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ltp_controller:u1|y_cnt[9]
Warning: Latch ltp_controller:u1|marior[86] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ltp_controller:u1|y_cnt[9]
Warning: Latch ltp_controller:u1|marior[22] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ltp_controller:u1|y_cnt[9]
Warning: Latch ltp_controller:u1|marior[214] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ltp_controller:u1|y_cnt[9]
Warning: Latch ltp_controller:u1|marior[54] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ltp_controller:u1|y_cnt[9]
Warning: Latch ltp_controller:u1|marior[118] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ltp_controller:u1|y_cnt[9]
Warning: Latch ltp_controller:u1|marior[110] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ltp_controller:u1|y_cnt[9]
Warning: Latch ltp_controller:u1|marior[174] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ltp_controller:u1|y_cnt[9]
Warning: Latch ltp_controller:u1|marior[46] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ltp_controller:u1|y_cnt[9]
Warning: Latch ltp_controller:u1|marior[238] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ltp_controller:u1|y_cnt[9]
Warning: Latch ltp_controller:u1|marior[142] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ltp_controller:u1|y_cnt[9]
Warning: Latch ltp_controller:u1|marior[78] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ltp_controller:u1|y_cnt[9]
Warning: Latch ltp_controller:u1|marior[206] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ltp_controller:u1|y_cnt[9]
Warning: Latch ltp_controller:u1|marior[94] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ltp_controller:u1|y_cnt[9]
Warning: Latch ltp_controller:u1|marior[158] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ltp_controller:u1|y_cnt[9]
Warning: Latch ltp_controller:u1|marior[30] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ltp_controller:u1|y_cnt[9]
Warning: Latch ltp_controller:u1|marior[222] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ltp_controller:u1|y_cnt[9]
Warning: Latch ltp_controller:u1|marior[190] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ltp_controller:u1|y_cnt[9]
Warning: Latch ltp_controller:u1|marior[62] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ltp_controller:u1|y_cnt[9]
Warning: Latch ltp_controller:u1|marior[126] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ltp_controller:u1|y_cnt[9]
Warning: Latch ltp_controller:u1|marior[178] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ltp_controller:u1|y_cnt[9]
Warning: Latch ltp_controller:u1|marior[146] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ltp_controller:u1|y_cnt[9]
Warning: Latch ltp_controller:u1|marior[82] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ltp_controller:u1|y_cnt[9]
Warning: Latch ltp_controller:u1|marior[18] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ltp_controller:u1|y_cnt[9]
Warning: Latch ltp_controller:u1|marior[210] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ltp_controller:u1|y_cnt[9]
Warning: Latch ltp_controller:u1|marior[50] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ltp_controller:u1|y_cnt[9]
Warning: Latch ltp_controller:u1|marior[114] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ltp_controller:u1|y_cnt[9]
Warning: Latch ltp_controller:u1|marior[161] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ltp_controller:u1|y_cnt[9]
Warning: Latch ltp_controller:u1|marior[97] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ltp_controller:u1|y_cnt[9]
Warning: Latch ltp_controller:u1|marior[33] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ltp_controller:u1|y_cnt[9]
Warning: Latch ltp_controller:u1|marior[225] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ltp_controller:u1|y_cnt[9]
Warning: Latch ltp_controller:u1|marior[65] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ltp_controller:u1|y_cnt[9]
Warning: Latch ltp_controller:u1|marior[129] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ltp_controller:u1|y_cnt[9]
Warning: Latch ltp_controller:u1|marior[193] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ltp_controller:u1|y_cnt[9]
Warning: Latch ltp_controller:u1|marior[169] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ltp_controller:u1|y_cnt[9]
Warning: Latch ltp_controller:u1|marior[105] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ltp_controller:u1|y_cnt[9]
Warning: Latch ltp_controller:u1|marior[41] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ltp_controller:u1|y_cnt[9]
Warning: Latch ltp_controller:u1|marior[233] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ltp_controller:u1|y_cnt[9]
Warning: Latch ltp_controller:u1|marior[81] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ltp_controller:u1|y_cnt[9]
Warning: Latch ltp_controller:u1|marior[145] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ltp_controller:u1|y_cnt[9]
Warning: Latch ltp_controller:u1|marior[17] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ltp_controller:u1|y_cnt[9]
Warning: Latch ltp_controller:u1|marior[209] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ltp_controller:u1|y_cnt[9]
Warning: Latch ltp_controller:u1|marior[177] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ltp_controller:u1|y_cnt[9]
Warning: Latch ltp_controller:u1|marior[49] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ltp_controller:u1|y_cnt[9]
Warning: Latch ltp_controller:u1|marior[113] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ltp_controller:u1|y_cnt[9]
Warning: Latch ltp_controller:u1|marior[73] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ltp_controller:u1|y_cnt[9]
Warning: Latch ltp_controller:u1|marior[137] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ltp_controller:u1|y_cnt[9]
Warning: Latch ltp_controller:u1|marior[201] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ltp_controller:u1|y_cnt[9]
Warning: Latch ltp_controller:u1|marior[185] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ltp_controller:u1|y_cnt[9]
Warning: Latch ltp_controller:u1|marior[153] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ltp_controller:u1|y_cnt[9]
Warning: Latch ltp_controller:u1|marior[89] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ltp_controller:u1|y_cnt[9]
Warning: Latch ltp_controller:u1|marior[25] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ltp_controller:u1|y_cnt[9]
Warning: Latch ltp_controller:u1|marior[217] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ltp_controller:u1|y_cnt[9]
Warning: Latch ltp_controller:u1|marior[57] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ltp_controller:u1|y_cnt[9]
Warning: Latch ltp_controller:u1|marior[121] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ltp_controller:u1|y_cnt[9]
Warning: Latch ltp_controller:u1|marior[165] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ltp_controller:u1|y_cnt[9]
Warning: Latch ltp_controller:u1|marior[101] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ltp_controller:u1|y_cnt[9]
Warning: Latch ltp_controller:u1|marior[37] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ltp_controller:u1|y_cnt[9]
Warning: Latch ltp_controller:u1|marior[229] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ltp_controller:u1|y_cnt[9]
Warning: Latch ltp_controller:u1|marior[69] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ltp_controller:u1|y_cnt[9]
Warning: Latch ltp_controller:u1|marior[133] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ltp_controller:u1|y_cnt[9]
Warning: Latch ltp_controller:u1|marior[197] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ltp_controller:u1|y_cnt[9]
Warning: Latch ltp_controller:u1|marior[85] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ltp_controller:u1|y_cnt[9]
Warning: Latch ltp_controller:u1|marior[149] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ltp_controller:u1|y_cnt[9]
Warning: Latch ltp_controller:u1|marior[21] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ltp_controller:u1|y_cnt[9]
Warning: Latch ltp_controller:u1|marior[213] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ltp_controller:u1|y_cnt[9]
Warning: Latch ltp_controller:u1|marior[181] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ltp_controller:u1|y_cnt[9]
Warning: Latch ltp_controller:u1|marior[53] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ltp_controller:u1|y_cnt[9]
Warning: Latch ltp_controller:u1|marior[117] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ltp_controller:u1|y_cnt[9]
Warning: Latch ltp_controller:u1|marior[173] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ltp_controller:u1|y_cnt[9]
Warning: Latch ltp_controller:u1|marior[109] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ltp_controller:u1|y_cnt[9]
Warning: Latch ltp_controller:u1|marior[45] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ltp_controller:u1|y_cnt[9]
Warning: Latch ltp_controller:u1|marior[237] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ltp_controller:u1|y_cnt[9]
Warning: Latch ltp_controller:u1|marior[77] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ltp_controller:u1|y_cnt[9]
Warning: Latch ltp_controller:u1|marior[141] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ltp_controller:u1|y_cnt[9]
Warning: Latch ltp_controller:u1|marior[205] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ltp_controller:u1|y_cnt[9]
Warning: Latch ltp_controller:u1|marior[189] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ltp_controller:u1|y_cnt[9]
Warning: Latch ltp_controller:u1|marior[157] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ltp_controller:u1|y_cnt[9]
Warning: Latch ltp_controller:u1|marior[93] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ltp_controller:u1|y_cnt[9]
Warning: Latch ltp_controller:u1|marior[29] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ltp_controller:u1|y_cnt[9]
Warning: Latch ltp_controller:u1|marior[221] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ltp_controller:u1|y_cnt[9]
Warning: Latch ltp_controller:u1|marior[61] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ltp_controller:u1|y_cnt[9]
Warning: Latch ltp_controller:u1|marior[125] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ltp_controller:u1|y_cnt[9]
Warning: Latch ltp_controller:u1|marior[160] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ltp_controller:u1|y_cnt[9]
Warning: Latch ltp_controller:u1|marior[96] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ltp_controller:u1|y_cnt[9]
Warning: Latch ltp_controller:u1|marior[32] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ltp_controller:u1|y_cnt[9]
Warning: Latch ltp_controller:u1|marior[224] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ltp_controller:u1|y_cnt[9]
Warning: Latch ltp_controller:u1|marior[64] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ltp_controller:u1|y_cnt[9]
Warning: Latch ltp_controller:u1|marior[128] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ltp_controller:u1|y_cnt[9]
Warning: Latch ltp_controller:u1|marior[192] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ltp_controller:u1|y_cnt[9]
Warning: Latch ltp_controller:u1|marior[164] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ltp_controller:u1|y_cnt[9]
Warning: Latch ltp_controller:u1|marior[100] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ltp_controller:u1|y_cnt[9]
Warning: Latch ltp_controller:u1|marior[36] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ltp_controller:u1|y_cnt[9]
Warning: Latch ltp_controller:u1|marior[228] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ltp_controller:u1|y_cnt[9]
Warning: Latch ltp_controller:u1|marior[168] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ltp_controller:u1|y_cnt[9]
Warning: Latch ltp_controller:u1|marior[104] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ltp_controller:u1|y_cnt[9]
Warning: Latch ltp_controller:u1|marior[40] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ltp_controller:u1|y_cnt[9]
Warning: Latch ltp_controller:u1|marior[232] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ltp_controller:u1|y_cnt[9]
Warning: Latch ltp_controller:u1|marior[80] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ltp_controller:u1|y_cnt[9]
Warning: Latch ltp_controller:u1|marior[144] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ltp_controller:u1|y_cnt[9]
Warning: Latch ltp_controller:u1|marior[16] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ltp_controller:u1|y_cnt[9]
Warning: Latch ltp_controller:u1|marior[208] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ltp_controller:u1|y_cnt[9]
Warning: Latch ltp_controller:u1|marior[176] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ltp_controller:u1|y_cnt[9]
Warning: Latch ltp_controller:u1|marior[48] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ltp_controller:u1|y_cnt[9]
Warning: Latch ltp_controller:u1|marior[112] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ltp_controller:u1|y_cnt[9]
Warning: Latch ltp_controller:u1|marior[72] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ltp_controller:u1|y_cnt[9]
Warning: Latch ltp_controller:u1|marior[136] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ltp_controller:u1|y_cnt[9]
Warning: Latch ltp_controller:u1|marior[8] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ltp_controller:u1|y_cnt[9]
Warning: Latch ltp_controller:u1|marior[200] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ltp_controller:u1|y_cnt[9]
Warning: Latch ltp_controller:u1|marior[184] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ltp_controller:u1|y_cnt[9]
Warning: Latch ltp_controller:u1|marior[152] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ltp_controller:u1|y_cnt[9]
Warning: Latch ltp_controller:u1|marior[88] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ltp_controller:u1|y_cnt[9]
Warning: Latch ltp_controller:u1|marior[24] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ltp_controller:u1|y_cnt[9]
Warning: Latch ltp_controller:u1|marior[216] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ltp_controller:u1|y_cnt[9]
Warning: Latch ltp_controller:u1|marior[56] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ltp_controller:u1|y_cnt[9]
Warning: Latch ltp_controller:u1|marior[120] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ltp_controller:u1|y_cnt[9]
Warning: Latch ltp_controller:u1|marior[68] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ltp_controller:u1|y_cnt[9]
Warning: Latch ltp_controller:u1|marior[132] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ltp_controller:u1|y_cnt[9]
Warning: Latch ltp_controller:u1|marior[196] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ltp_controller:u1|y_cnt[9]
Warning: Latch ltp_controller:u1|marior[84] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ltp_controller:u1|y_cnt[9]
Warning: Latch ltp_controller:u1|marior[148] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ltp_controller:u1|y_cnt[9]
Warning: Latch ltp_controller:u1|marior[20] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ltp_controller:u1|y_cnt[9]
Warning: Latch ltp_controller:u1|marior[212] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ltp_controller:u1|y_cnt[9]
Warning: Latch ltp_controller:u1|marior[180] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ltp_controller:u1|y_cnt[9]
Warning: Latch ltp_controller:u1|marior[52] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ltp_controller:u1|y_cnt[9]
Warning: Latch ltp_controller:u1|marior[116] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ltp_controller:u1|y_cnt[9]
Warning: Latch ltp_controller:u1|marior[172] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ltp_controller:u1|y_cnt[9]
Warning: Latch ltp_controller:u1|marior[108] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ltp_controller:u1|y_cnt[9]
Warning: Latch ltp_controller:u1|marior[44] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ltp_controller:u1|y_cnt[9]
Warning: Latch ltp_controller:u1|marior[236] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ltp_controller:u1|y_cnt[9]
Warning: Latch ltp_controller:u1|marior[76] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ltp_controller:u1|y_cnt[9]
Warning: Latch ltp_controller:u1|marior[140] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ltp_controller:u1|y_cnt[9]
Warning: Latch ltp_controller:u1|marior[12] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ltp_controller:u1|y_cnt[9]
Warning: Latch ltp_controller:u1|marior[204] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ltp_controller:u1|y_cnt[9]
Warning: Latch ltp_controller:u1|marior[188] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ltp_controller:u1|y_cnt[9]
Warning: Latch ltp_controller:u1|marior[156] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ltp_controller:u1|y_cnt[9]
Warning: Latch ltp_controller:u1|marior[92] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ltp_controller:u1|y_cnt[9]
Warning: Latch ltp_controller:u1|marior[28] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ltp_controller:u1|y_cnt[9]
Warning: Latch ltp_controller:u1|marior[220] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ltp_controller:u1|y_cnt[9]
Warning: Latch ltp_controller:u1|marior[60] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ltp_controller:u1|y_cnt[9]
Warning: Latch ltp_controller:u1|marior[124] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ltp_controller:u1|y_cnt[9]
Info: Registers with preset signals will power-up high
Info: DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning: Output pins are stuck at VCC or GND
    Warning (13410): Pin "SMA_CLKOUT" is stuck at GND
    Warning (13410): Pin "LCD_BLON" is stuck at GND
    Warning (13410): Pin "LCD_EN" is stuck at GND
    Warning (13410): Pin "LCD_ON" is stuck at GND
    Warning (13410): Pin "LCD_RS" is stuck at GND
    Warning (13410): Pin "LCD_RW" is stuck at GND
    Warning (13410): Pin "UART_CTS" is stuck at GND
    Warning (13410): Pin "SD_CLK" is stuck at GND
    Warning (13410): Pin "VGA_B[0]" is stuck at GND
    Warning (13410): Pin "VGA_B[1]" is stuck at GND
    Warning (13410): Pin "VGA_B[2]" is stuck at GND
    Warning (13410): Pin "VGA_B[3]" is stuck at GND
    Warning (13410): Pin "VGA_B[4]" is stuck at GND
    Warning (13410): Pin "VGA_B[5]" is stuck at GND
    Warning (13410): Pin "VGA_B[6]" is stuck at GND
    Warning (13410): Pin "VGA_B[7]" is stuck at GND
    Warning (13410): Pin "VGA_BLANK_N" is stuck at GND
    Warning (13410): Pin "VGA_CLK" is stuck at GND
    Warning (13410): Pin "VGA_G[0]" is stuck at GND
    Warning (13410): Pin "VGA_G[1]" is stuck at GND
    Warning (13410): Pin "VGA_G[2]" is stuck at GND
    Warning (13410): Pin "VGA_G[3]" is stuck at GND
    Warning (13410): Pin "VGA_G[4]" is stuck at GND
    Warning (13410): Pin "VGA_G[5]" is stuck at GND
    Warning (13410): Pin "VGA_G[6]" is stuck at GND
    Warning (13410): Pin "VGA_G[7]" is stuck at GND
    Warning (13410): Pin "VGA_HS" is stuck at GND
    Warning (13410): Pin "VGA_R[0]" is stuck at GND
    Warning (13410): Pin "VGA_R[1]" is stuck at GND
    Warning (13410): Pin "VGA_R[2]" is stuck at GND
    Warning (13410): Pin "VGA_R[3]" is stuck at GND
    Warning (13410): Pin "VGA_R[4]" is stuck at GND
    Warning (13410): Pin "VGA_R[5]" is stuck at GND
    Warning (13410): Pin "VGA_R[6]" is stuck at GND
    Warning (13410): Pin "VGA_R[7]" is stuck at GND
    Warning (13410): Pin "VGA_SYNC_N" is stuck at GND
    Warning (13410): Pin "VGA_VS" is stuck at GND
    Warning (13410): Pin "AUD_DACDAT" is stuck at GND
    Warning (13410): Pin "AUD_XCK" is stuck at GND
    Warning (13410): Pin "EEP_I2C_SCLK" is stuck at GND
    Warning (13410): Pin "I2C_SCLK" is stuck at GND
    Warning (13410): Pin "ENET0_GTX_CLK" is stuck at GND
    Warning (13410): Pin "ENET0_MDC" is stuck at GND
    Warning (13410): Pin "ENET0_RST_N" is stuck at GND
    Warning (13410): Pin "ENET0_TX_DATA[0]" is stuck at GND
    Warning (13410): Pin "ENET0_TX_DATA[1]" is stuck at GND
    Warning (13410): Pin "ENET0_TX_DATA[2]" is stuck at GND
    Warning (13410): Pin "ENET0_TX_DATA[3]" is stuck at GND
    Warning (13410): Pin "ENET0_TX_EN" is stuck at GND
    Warning (13410): Pin "ENET0_TX_ER" is stuck at GND
    Warning (13410): Pin "ENET1_GTX_CLK" is stuck at GND
    Warning (13410): Pin "ENET1_MDC" is stuck at GND
    Warning (13410): Pin "ENET1_RST_N" is stuck at GND
    Warning (13410): Pin "ENET1_TX_DATA[0]" is stuck at GND
    Warning (13410): Pin "ENET1_TX_DATA[1]" is stuck at GND
    Warning (13410): Pin "ENET1_TX_DATA[2]" is stuck at GND
    Warning (13410): Pin "ENET1_TX_DATA[3]" is stuck at GND
    Warning (13410): Pin "ENET1_TX_EN" is stuck at GND
    Warning (13410): Pin "ENET1_TX_ER" is stuck at GND
    Warning (13410): Pin "TD_RESET_N" is stuck at GND
    Warning (13410): Pin "OTG_ADDR[0]" is stuck at GND
    Warning (13410): Pin "OTG_ADDR[1]" is stuck at GND
    Warning (13410): Pin "OTG_CS_N" is stuck at GND
    Warning (13410): Pin "OTG_DACK_N[0]" is stuck at GND
    Warning (13410): Pin "OTG_DACK_N[1]" is stuck at GND
    Warning (13410): Pin "OTG_RD_N" is stuck at GND
    Warning (13410): Pin "OTG_RST_N" is stuck at GND
    Warning (13410): Pin "OTG_WE_N" is stuck at GND
    Warning (13410): Pin "DRAM_ADDR[12]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[0]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[1]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[2]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[3]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[4]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[5]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[6]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[7]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[8]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[9]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[10]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[11]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[12]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[13]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[14]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[15]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[16]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[17]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[18]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[19]" is stuck at GND
    Warning (13410): Pin "SRAM_CE_N" is stuck at GND
    Warning (13410): Pin "SRAM_LB_N" is stuck at GND
    Warning (13410): Pin "SRAM_OE_N" is stuck at GND
    Warning (13410): Pin "SRAM_UB_N" is stuck at GND
    Warning (13410): Pin "SRAM_WE_N" is stuck at GND
    Warning (13410): Pin "FL_ADDR[0]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[1]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[2]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[3]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[4]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[5]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[6]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[7]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[8]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[9]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[10]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[11]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[12]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[13]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[14]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[15]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[16]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[17]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[18]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[19]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[20]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[21]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[22]" is stuck at GND
    Warning (13410): Pin "FL_CE_N" is stuck at GND
    Warning (13410): Pin "FL_OE_N" is stuck at GND
    Warning (13410): Pin "FL_RST_N" is stuck at GND
    Warning (13410): Pin "FL_WE_N" is stuck at GND
    Warning (13410): Pin "FL_WP_N" is stuck at GND
    Warning (13410): Pin "TOUCH_I2C_SCL" is stuck at GND
    Warning (13410): Pin "LCD_DITH" is stuck at GND
    Warning (13410): Pin "LCD_MODE" is stuck at GND
    Warning (13410): Pin "LCD_POWER_CTL" is stuck at VCC
    Warning (13410): Pin "LCD_UPDN" is stuck at GND
    Warning (13410): Pin "LCD_RSTB" is stuck at VCC
    Warning (13410): Pin "LCD_DE" is stuck at GND
    Warning (13410): Pin "LCD_SHLR" is stuck at GND
    Warning (13410): Pin "LCD_DIM" is stuck at VCC
    Warning (13410): Pin "CAMERA_TRIGGER" is stuck at VCC
    Warning (13410): Pin "LSENSOR_ADDR_SEL" is stuck at GND
    Warning (13410): Pin "LSENSOR_SCL" is stuck at GND
    Warning (13410): Pin "GSENSOR_CS_n" is stuck at GND
    Warning (13410): Pin "GSENSOR_ALT_ADDR" is stuck at GND
    Warning (13410): Pin "GSENSOR_SCL_SCLK" is stuck at GND
Info: Timing-Driven Synthesis is running
Info: 16 registers lost all their fanouts during netlist optimizations. The first 16 are displayed below.
    Info: Register "Sdram_Control:u7|mDATAOUT[0]" lost all its fanouts during netlist optimizations.
    Info: Register "Sdram_Control:u7|mDATAOUT[16]" lost all its fanouts during netlist optimizations.
    Info: Register "Sdram_Control:u7|mDATAOUT[1]" lost all its fanouts during netlist optimizations.
    Info: Register "Sdram_Control:u7|mDATAOUT[17]" lost all its fanouts during netlist optimizations.
    Info: Register "Sdram_Control:u7|mDATAOUT[15]" lost all its fanouts during netlist optimizations.
    Info: Register "Sdram_Control:u7|mDATAOUT[31]" lost all its fanouts during netlist optimizations.
    Info: Register "Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ffh1:auto_generated|dffpipe_gd9:ws_bwp|dffe12a[8]" lost all its fanouts during netlist optimizations.
    Info: Register "Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ffh1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[8]" lost all its fanouts during netlist optimizations.
    Info: Register "Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ffh1:auto_generated|dffpipe_gd9:ws_bwp|dffe12a[8]" lost all its fanouts during netlist optimizations.
    Info: Register "Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ffh1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[8]" lost all its fanouts during netlist optimizations.
    Info: Register "Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_neh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[8]" lost all its fanouts during netlist optimizations.
    Info: Register "Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_neh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[8]" lost all its fanouts during netlist optimizations.
    Info: Register "Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_neh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[8]" lost all its fanouts during netlist optimizations.
    Info: Register "Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_neh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[8]" lost all its fanouts during netlist optimizations.
    Info: Register "I2C_CCD_Config:u8|mSetup_ST~9" lost all its fanouts during netlist optimizations.
    Info: Register "I2C_CCD_Config:u8|mSetup_ST~10" lost all its fanouts during netlist optimizations.
Info: Generated suppressed messages file C:/Users/NIUECE5F/Desktop/Camera/Camera.map.smsg
Info: Generating hard_block partition "hard_block:auto_generated_inst"
    Info: Adding node "sdram_pll:u6|altpll:altpll_component|altpll_qsr2:auto_generated|pll1"
Warning: Design contains 53 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "CLOCK_50"
    Warning (15610): No output dependent on input pin "CLOCK3_50"
    Warning (15610): No output dependent on input pin "SMA_CLKIN"
    Warning (15610): No output dependent on input pin "UART_RTS"
    Warning (15610): No output dependent on input pin "SD_WP_N"
    Warning (15610): No output dependent on input pin "AUD_ADCDAT"
    Warning (15610): No output dependent on input pin "ENET0_INT_N"
    Warning (15610): No output dependent on input pin "ENET0_LINK100"
    Warning (15610): No output dependent on input pin "ENET0_RX_CLK"
    Warning (15610): No output dependent on input pin "ENET0_RX_COL"
    Warning (15610): No output dependent on input pin "ENET0_RX_CRS"
    Warning (15610): No output dependent on input pin "ENET0_RX_DATA[0]"
    Warning (15610): No output dependent on input pin "ENET0_RX_DATA[1]"
    Warning (15610): No output dependent on input pin "ENET0_RX_DATA[2]"
    Warning (15610): No output dependent on input pin "ENET0_RX_DATA[3]"
    Warning (15610): No output dependent on input pin "ENET0_RX_DV"
    Warning (15610): No output dependent on input pin "ENET0_RX_ER"
    Warning (15610): No output dependent on input pin "ENET0_TX_CLK"
    Warning (15610): No output dependent on input pin "ENETCLK_25"
    Warning (15610): No output dependent on input pin "ENET1_INT_N"
    Warning (15610): No output dependent on input pin "ENET1_LINK100"
    Warning (15610): No output dependent on input pin "ENET1_RX_CLK"
    Warning (15610): No output dependent on input pin "ENET1_RX_COL"
    Warning (15610): No output dependent on input pin "ENET1_RX_CRS"
    Warning (15610): No output dependent on input pin "ENET1_RX_DATA[0]"
    Warning (15610): No output dependent on input pin "ENET1_RX_DATA[1]"
    Warning (15610): No output dependent on input pin "ENET1_RX_DATA[2]"
    Warning (15610): No output dependent on input pin "ENET1_RX_DATA[3]"
    Warning (15610): No output dependent on input pin "ENET1_RX_DV"
    Warning (15610): No output dependent on input pin "ENET1_RX_ER"
    Warning (15610): No output dependent on input pin "ENET1_TX_CLK"
    Warning (15610): No output dependent on input pin "TD_CLK27"
    Warning (15610): No output dependent on input pin "TD_DATA[0]"
    Warning (15610): No output dependent on input pin "TD_DATA[1]"
    Warning (15610): No output dependent on input pin "TD_DATA[2]"
    Warning (15610): No output dependent on input pin "TD_DATA[3]"
    Warning (15610): No output dependent on input pin "TD_DATA[4]"
    Warning (15610): No output dependent on input pin "TD_DATA[5]"
    Warning (15610): No output dependent on input pin "TD_DATA[6]"
    Warning (15610): No output dependent on input pin "TD_DATA[7]"
    Warning (15610): No output dependent on input pin "TD_HS"
    Warning (15610): No output dependent on input pin "TD_VS"
    Warning (15610): No output dependent on input pin "OTG_DREQ[0]"
    Warning (15610): No output dependent on input pin "OTG_DREQ[1]"
    Warning (15610): No output dependent on input pin "OTG_INT[0]"
    Warning (15610): No output dependent on input pin "OTG_INT[1]"
    Warning (15610): No output dependent on input pin "IRDA_RXD"
    Warning (15610): No output dependent on input pin "FL_RY"
    Warning (15610): No output dependent on input pin "TOUCH_INT_n"
    Warning (15610): No output dependent on input pin "CAMERA_STROBE"
    Warning (15610): No output dependent on input pin "LSENSOR_INT"
    Warning (15610): No output dependent on input pin "GSENSOR_INT1"
    Warning (15610): No output dependent on input pin "GSENSOR_INT2"
Info: Implemented 11060 device resources after synthesis - the final resource count might be different
    Info: Implemented 92 input pins
    Info: Implemented 275 output pins
    Info: Implemented 109 bidirectional pins
    Info: Implemented 10499 logic cells
    Info: Implemented 80 RAM segments
    Info: Implemented 1 PLLs
    Info: Implemented 4 DSP elements
Info: Quartus II Analysis & Synthesis was successful. 0 errors, 3227 warnings
    Info: Peak virtual memory: 383 megabytes
    Info: Processing ended: Wed Dec 11 17:37:22 2019
    Info: Elapsed time: 00:01:45
    Info: Total CPU time (on all processors): 00:01:52


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/NIUECE5F/Desktop/Camera/Camera.map.smsg.


