verilog work "basichomework3.v"
