 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 10000
        -sort_by slack
Design : alu
Version: U-2022.12-SP7
Date   : Sun Nov 17 18:53:33 2024
****************************************

Operating Conditions: tt_1p2v_25c   Library: scx3_cmos8rf_lpvt_tt_1p2v_25c
Wire Load Model Mode: top

  Startpoint: inputB[8] (input port clocked by clk)
  Endpoint: totalSumOut_reg_34_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  inputB[8] (in)                           0.04       0.09 r
  U1465/Y (INVX2TS)                        0.10       0.19 f
  U414/Y (INVX4TS)                         0.08       0.27 r
  U1557/Y (XNOR2X4TS)                      0.23       0.49 r
  U1145/Y (NAND2X4TS)                      0.17       0.67 f
  U1241/Y (CLKINVX12TS)                    0.08       0.75 r
  U402/Y (INVX8TS)                         0.05       0.80 f
  U1135/Y (OAI22X4TS)                      0.15       0.94 r
  U1493/Y (XOR2X4TS)                       0.27       1.21 r
  U1517/Y (XOR2X4TS)                       0.20       1.42 r
  U1516/Y (XOR2X4TS)                       0.27       1.69 r
  U1272/Y (XOR2X4TS)                       0.22       1.91 r
  U985/Y (OAI2BB1X4TS)                     0.28       2.19 r
  U984/Y (XOR2X4TS)                        0.15       2.34 r
  U1373/Y (XOR2X4TS)                       0.21       2.55 r
  U577/Y (NOR2X4TS)                        0.13       2.68 f
  U575/Y (NOR2X2TS)                        0.18       2.86 r
  U969/Y (AOI21X4TS)                       0.14       3.00 f
  U968/Y (OAI21X4TS)                       0.14       3.14 r
  U618/Y (AOI21X4TS)                       0.15       3.29 f
  U1722/Y (OAI21X1TS)                      0.16       3.45 r
  U517/Y (XNOR2X1TS)                       0.21       3.67 r
  U1724/Y (NOR2X2TS)                       0.15       3.82 f
  totalSumOut_reg_34_/D (DFFHQX4TS)        0.00       3.82 f
  data arrival time                                   3.82

  clock clk (rise edge)                    2.00       2.00
  clock network delay (ideal)              0.00       2.00
  totalSumOut_reg_34_/CK (DFFHQX4TS)       0.00       2.00 r
  library setup time                      -0.24       1.76
  data required time                                  1.76
  -----------------------------------------------------------
  data required time                                  1.76
  data arrival time                                  -3.82
  -----------------------------------------------------------
  slack (VIOLATED)                                   -2.06


  Startpoint: inputB[8] (input port clocked by clk)
  Endpoint: totalSumOut_reg_36_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  inputB[8] (in)                           0.04       0.09 r
  U1465/Y (INVX2TS)                        0.10       0.19 f
  U414/Y (INVX4TS)                         0.08       0.27 r
  U1557/Y (XNOR2X4TS)                      0.23       0.49 r
  U1145/Y (NAND2X4TS)                      0.17       0.67 f
  U1241/Y (CLKINVX12TS)                    0.08       0.75 r
  U402/Y (INVX8TS)                         0.05       0.80 f
  U1135/Y (OAI22X4TS)                      0.15       0.94 r
  U1493/Y (XOR2X4TS)                       0.27       1.21 r
  U1517/Y (XOR2X4TS)                       0.20       1.42 r
  U1516/Y (XOR2X4TS)                       0.27       1.69 r
  U1272/Y (XOR2X4TS)                       0.22       1.91 r
  U985/Y (OAI2BB1X4TS)                     0.28       2.19 r
  U984/Y (XOR2X4TS)                        0.15       2.34 r
  U1373/Y (XOR2X4TS)                       0.21       2.55 r
  U577/Y (NOR2X4TS)                        0.13       2.68 f
  U575/Y (NOR2X2TS)                        0.18       2.86 r
  U969/Y (AOI21X4TS)                       0.14       3.00 f
  U968/Y (OAI21X4TS)                       0.14       3.14 r
  U1066/Y (AOI21X4TS)                      0.15       3.29 f
  U1727/Y (OAI21X1TS)                      0.16       3.45 r
  U555/Y (XNOR2X1TS)                       0.21       3.67 r
  U1730/Y (NOR2X2TS)                       0.15       3.82 f
  totalSumOut_reg_36_/D (DFFHQX4TS)        0.00       3.82 f
  data arrival time                                   3.82

  clock clk (rise edge)                    2.00       2.00
  clock network delay (ideal)              0.00       2.00
  totalSumOut_reg_36_/CK (DFFHQX4TS)       0.00       2.00 r
  library setup time                      -0.24       1.76
  data required time                                  1.76
  -----------------------------------------------------------
  data required time                                  1.76
  data arrival time                                  -3.82
  -----------------------------------------------------------
  slack (VIOLATED)                                   -2.06


  Startpoint: inputB[8] (input port clocked by clk)
  Endpoint: totalSumOut_reg_38_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  inputB[8] (in)                           0.04       0.09 r
  U1465/Y (INVX2TS)                        0.10       0.19 f
  U414/Y (INVX4TS)                         0.08       0.27 r
  U1557/Y (XNOR2X4TS)                      0.23       0.49 r
  U1145/Y (NAND2X4TS)                      0.17       0.67 f
  U1241/Y (CLKINVX12TS)                    0.08       0.75 r
  U402/Y (INVX8TS)                         0.05       0.80 f
  U1135/Y (OAI22X4TS)                      0.15       0.94 r
  U1493/Y (XOR2X4TS)                       0.27       1.21 r
  U1517/Y (XOR2X4TS)                       0.20       1.42 r
  U1516/Y (XOR2X4TS)                       0.27       1.69 r
  U1272/Y (XOR2X4TS)                       0.22       1.91 r
  U985/Y (OAI2BB1X4TS)                     0.28       2.19 r
  U984/Y (XOR2X4TS)                        0.15       2.34 r
  U1373/Y (XOR2X4TS)                       0.21       2.55 r
  U577/Y (NOR2X4TS)                        0.13       2.68 f
  U575/Y (NOR2X2TS)                        0.18       2.86 r
  U969/Y (AOI21X4TS)                       0.14       3.00 f
  U968/Y (OAI21X4TS)                       0.14       3.14 r
  U618/Y (AOI21X4TS)                       0.15       3.29 f
  U1739/Y (OAI21X1TS)                      0.16       3.45 r
  U530/Y (XNOR2X1TS)                       0.21       3.67 r
  U1744/Y (NOR2X2TS)                       0.15       3.82 f
  totalSumOut_reg_38_/D (DFFHQX8TS)        0.00       3.82 f
  data arrival time                                   3.82

  clock clk (rise edge)                    2.00       2.00
  clock network delay (ideal)              0.00       2.00
  totalSumOut_reg_38_/CK (DFFHQX8TS)       0.00       2.00 r
  library setup time                      -0.24       1.76
  data required time                                  1.76
  -----------------------------------------------------------
  data required time                                  1.76
  data arrival time                                  -3.82
  -----------------------------------------------------------
  slack (VIOLATED)                                   -2.06


  Startpoint: inputB[8] (input port clocked by clk)
  Endpoint: totalSumOut_reg_37_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  inputB[8] (in)                           0.04       0.09 r
  U1465/Y (INVX2TS)                        0.10       0.19 f
  U414/Y (INVX4TS)                         0.08       0.27 r
  U1557/Y (XNOR2X4TS)                      0.23       0.49 r
  U1145/Y (NAND2X4TS)                      0.17       0.67 f
  U1241/Y (CLKINVX12TS)                    0.08       0.75 r
  U402/Y (INVX8TS)                         0.05       0.80 f
  U1135/Y (OAI22X4TS)                      0.15       0.94 r
  U1493/Y (XOR2X4TS)                       0.27       1.21 r
  U1517/Y (XOR2X4TS)                       0.20       1.42 r
  U1516/Y (XOR2X4TS)                       0.27       1.69 r
  U1272/Y (XOR2X4TS)                       0.22       1.91 r
  U985/Y (OAI2BB1X4TS)                     0.28       2.19 r
  U984/Y (XOR2X4TS)                        0.15       2.34 r
  U1373/Y (XOR2X4TS)                       0.21       2.55 r
  U577/Y (NOR2X4TS)                        0.13       2.68 f
  U575/Y (NOR2X2TS)                        0.18       2.86 r
  U969/Y (AOI21X4TS)                       0.14       3.00 f
  U968/Y (OAI21X4TS)                       0.14       3.14 r
  U1066/Y (AOI21X4TS)                      0.15       3.29 f
  U1733/Y (OAI21X1TS)                      0.16       3.45 r
  U518/Y (XNOR2X1TS)                       0.21       3.67 r
  U1738/Y (NOR2X2TS)                       0.15       3.82 f
  totalSumOut_reg_37_/D (DFFHQX8TS)        0.00       3.82 f
  data arrival time                                   3.82

  clock clk (rise edge)                    2.00       2.00
  clock network delay (ideal)              0.00       2.00
  totalSumOut_reg_37_/CK (DFFHQX8TS)       0.00       2.00 r
  library setup time                      -0.24       1.76
  data required time                                  1.76
  -----------------------------------------------------------
  data required time                                  1.76
  data arrival time                                  -3.82
  -----------------------------------------------------------
  slack (VIOLATED)                                   -2.06


  Startpoint: inputB[8] (input port clocked by clk)
  Endpoint: totalSumOut_reg_33_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  inputB[8] (in)                           0.04       0.09 r
  U1465/Y (INVX2TS)                        0.10       0.19 f
  U414/Y (INVX4TS)                         0.08       0.27 r
  U1557/Y (XNOR2X4TS)                      0.23       0.49 r
  U1145/Y (NAND2X4TS)                      0.17       0.67 f
  U1241/Y (CLKINVX12TS)                    0.08       0.75 r
  U402/Y (INVX8TS)                         0.05       0.80 f
  U1135/Y (OAI22X4TS)                      0.15       0.94 r
  U1493/Y (XOR2X4TS)                       0.27       1.21 r
  U1517/Y (XOR2X4TS)                       0.20       1.42 r
  U1516/Y (XOR2X4TS)                       0.27       1.69 r
  U1272/Y (XOR2X4TS)                       0.22       1.91 r
  U985/Y (OAI2BB1X4TS)                     0.28       2.19 r
  U984/Y (XOR2X4TS)                        0.15       2.34 r
  U1373/Y (XOR2X4TS)                       0.21       2.55 r
  U577/Y (NOR2X4TS)                        0.13       2.68 f
  U575/Y (NOR2X2TS)                        0.18       2.86 r
  U969/Y (AOI21X4TS)                       0.14       3.00 f
  U968/Y (OAI21X4TS)                       0.14       3.14 r
  U1066/Y (AOI21X4TS)                      0.15       3.29 f
  U1440/Y (OAI21X1TS)                      0.16       3.45 r
  U587/Y (XNOR2X1TS)                       0.21       3.67 r
  U1429/Y (NOR2X2TS)                       0.15       3.82 f
  totalSumOut_reg_33_/D (DFFHQX8TS)        0.00       3.82 f
  data arrival time                                   3.82

  clock clk (rise edge)                    2.00       2.00
  clock network delay (ideal)              0.00       2.00
  totalSumOut_reg_33_/CK (DFFHQX8TS)       0.00       2.00 r
  library setup time                      -0.24       1.76
  data required time                                  1.76
  -----------------------------------------------------------
  data required time                                  1.76
  data arrival time                                  -3.82
  -----------------------------------------------------------
  slack (VIOLATED)                                   -2.06


  Startpoint: inputB[8] (input port clocked by clk)
  Endpoint: totalSumOut_reg_31_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  inputB[8] (in)                           0.04       0.09 r
  U1465/Y (INVX2TS)                        0.10       0.19 f
  U414/Y (INVX4TS)                         0.08       0.27 r
  U1557/Y (XNOR2X4TS)                      0.23       0.49 r
  U1145/Y (NAND2X4TS)                      0.17       0.67 f
  U1241/Y (CLKINVX12TS)                    0.08       0.75 r
  U402/Y (INVX8TS)                         0.05       0.80 f
  U1135/Y (OAI22X4TS)                      0.15       0.94 r
  U1493/Y (XOR2X4TS)                       0.27       1.21 r
  U1517/Y (XOR2X4TS)                       0.20       1.42 r
  U1516/Y (XOR2X4TS)                       0.27       1.69 r
  U1272/Y (XOR2X4TS)                       0.22       1.91 r
  U985/Y (OAI2BB1X4TS)                     0.28       2.19 r
  U984/Y (XOR2X4TS)                        0.15       2.34 r
  U1373/Y (XOR2X4TS)                       0.21       2.55 r
  U577/Y (NOR2X4TS)                        0.13       2.68 f
  U575/Y (NOR2X2TS)                        0.18       2.86 r
  U969/Y (AOI21X4TS)                       0.14       3.00 f
  U968/Y (OAI21X4TS)                       0.14       3.14 r
  U752/Y (CLKINVX3TS)                      0.19       3.33 f
  U1567/Y (OAI21X2TS)                      0.22       3.54 r
  U1568/Y (XOR2X4TS)                       0.18       3.72 r
  U1229/Y (NOR2X2TS)                       0.10       3.82 f
  totalSumOut_reg_31_/D (DFFHQX8TS)        0.00       3.82 f
  data arrival time                                   3.82

  clock clk (rise edge)                    2.00       2.00
  clock network delay (ideal)              0.00       2.00
  totalSumOut_reg_31_/CK (DFFHQX8TS)       0.00       2.00 r
  library setup time                      -0.23       1.77
  data required time                                  1.77
  -----------------------------------------------------------
  data required time                                  1.77
  data arrival time                                  -3.82
  -----------------------------------------------------------
  slack (VIOLATED)                                   -2.05


  Startpoint: inputB[8] (input port clocked by clk)
  Endpoint: totalSumOut_reg_27_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  inputB[8] (in)                           0.04       0.09 r
  U1465/Y (INVX2TS)                        0.10       0.19 f
  U414/Y (INVX4TS)                         0.08       0.27 r
  U1557/Y (XNOR2X4TS)                      0.23       0.49 r
  U1145/Y (NAND2X4TS)                      0.17       0.67 f
  U1241/Y (CLKINVX12TS)                    0.08       0.75 r
  U402/Y (INVX8TS)                         0.05       0.80 f
  U1135/Y (OAI22X4TS)                      0.15       0.94 r
  U1493/Y (XOR2X4TS)                       0.27       1.21 r
  U1517/Y (XOR2X4TS)                       0.20       1.42 r
  U1516/Y (XOR2X4TS)                       0.27       1.69 r
  U1272/Y (XOR2X4TS)                       0.22       1.91 r
  U985/Y (OAI2BB1X4TS)                     0.28       2.19 r
  U984/Y (XOR2X4TS)                        0.15       2.34 r
  U1373/Y (XOR2X4TS)                       0.21       2.55 r
  U577/Y (NOR2X4TS)                        0.13       2.68 f
  U575/Y (NOR2X2TS)                        0.18       2.86 r
  U969/Y (AOI21X4TS)                       0.14       3.00 f
  U968/Y (OAI21X4TS)                       0.14       3.14 r
  U752/Y (CLKINVX3TS)                      0.19       3.33 f
  U1288/Y (OAI21X2TS)                      0.22       3.54 r
  U1300/Y (XOR2X4TS)                       0.18       3.72 r
  U1336/Y (NOR2X2TS)                       0.10       3.82 f
  totalSumOut_reg_27_/D (DFFHQX8TS)        0.00       3.82 f
  data arrival time                                   3.82

  clock clk (rise edge)                    2.00       2.00
  clock network delay (ideal)              0.00       2.00
  totalSumOut_reg_27_/CK (DFFHQX8TS)       0.00       2.00 r
  library setup time                      -0.23       1.77
  data required time                                  1.77
  -----------------------------------------------------------
  data required time                                  1.77
  data arrival time                                  -3.82
  -----------------------------------------------------------
  slack (VIOLATED)                                   -2.05


  Startpoint: inputB[8] (input port clocked by clk)
  Endpoint: totalSumOut_reg_24_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  inputB[8] (in)                           0.04       0.09 r
  U1465/Y (INVX2TS)                        0.10       0.19 f
  U414/Y (INVX4TS)                         0.08       0.27 r
  U1557/Y (XNOR2X4TS)                      0.23       0.49 r
  U1145/Y (NAND2X4TS)                      0.17       0.67 f
  U1241/Y (CLKINVX12TS)                    0.08       0.75 r
  U402/Y (INVX8TS)                         0.05       0.80 f
  U1135/Y (OAI22X4TS)                      0.15       0.94 r
  U1493/Y (XOR2X4TS)                       0.27       1.21 r
  U1517/Y (XOR2X4TS)                       0.20       1.42 r
  U1516/Y (XOR2X4TS)                       0.27       1.69 r
  U1272/Y (XOR2X4TS)                       0.22       1.91 r
  U985/Y (OAI2BB1X4TS)                     0.28       2.19 r
  U984/Y (XOR2X4TS)                        0.15       2.34 r
  U1373/Y (XOR2X4TS)                       0.21       2.55 r
  U577/Y (NOR2X4TS)                        0.13       2.68 f
  U575/Y (NOR2X2TS)                        0.18       2.86 r
  U969/Y (AOI21X4TS)                       0.14       3.00 f
  U968/Y (OAI21X4TS)                       0.14       3.14 r
  U752/Y (CLKINVX3TS)                      0.19       3.33 f
  U1442/Y (OAI21X2TS)                      0.22       3.54 r
  U1441/Y (XOR2X4TS)                       0.18       3.72 r
  U1617/Y (NOR2X2TS)                       0.10       3.82 f
  totalSumOut_reg_24_/D (DFFHQX8TS)        0.00       3.82 f
  data arrival time                                   3.82

  clock clk (rise edge)                    2.00       2.00
  clock network delay (ideal)              0.00       2.00
  totalSumOut_reg_24_/CK (DFFHQX8TS)       0.00       2.00 r
  library setup time                      -0.23       1.77
  data required time                                  1.77
  -----------------------------------------------------------
  data required time                                  1.77
  data arrival time                                  -3.82
  -----------------------------------------------------------
  slack (VIOLATED)                                   -2.05


  Startpoint: inputB[8] (input port clocked by clk)
  Endpoint: totalSumOut_reg_18_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  inputB[8] (in)                           0.04       0.09 r
  U1465/Y (INVX2TS)                        0.10       0.19 f
  U414/Y (INVX4TS)                         0.08       0.27 r
  U1557/Y (XNOR2X4TS)                      0.23       0.49 r
  U1145/Y (NAND2X4TS)                      0.17       0.67 f
  U1241/Y (CLKINVX12TS)                    0.08       0.75 r
  U370/Y (INVX6TS)                         0.10       0.85 f
  U178/Y (OAI22X1TS)                       0.33       1.18 r
  U1189/Y (OAI21X1TS)                      0.29       1.47 f
  U396/Y (OAI2BB1X4TS)                     0.15       1.62 r
  U395/Y (XOR2X4TS)                        0.22       1.83 r
  U1274/Y (XOR2X4TS)                       0.20       2.04 r
  U1141/Y (XOR2X4TS)                       0.26       2.30 r
  U1140/Y (XOR2X4TS)                       0.23       2.53 r
  U1372/Y (NOR2X8TS)                       0.15       2.67 f
  U67/Y (BUFX3TS)                          0.17       2.84 f
  U559/Y (NOR2X1TS)                        0.17       3.01 r
  U1806/Y (INVX1TS)                        0.12       3.13 f
  U1807/Y (NOR2X1TS)                       0.13       3.25 r
  U718/Y (AOI21X1TS)                       0.16       3.41 f
  U905/Y (XOR2X2TS)                        0.20       3.62 f
  U1608/Y (NOR2BX4TS)                      0.18       3.79 f
  totalSumOut_reg_18_/D (DFFHQX8TS)        0.00       3.79 f
  data arrival time                                   3.79

  clock clk (rise edge)                    2.00       2.00
  clock network delay (ideal)              0.00       2.00
  totalSumOut_reg_18_/CK (DFFHQX8TS)       0.00       2.00 r
  library setup time                      -0.23       1.77
  data required time                                  1.77
  -----------------------------------------------------------
  data required time                                  1.77
  data arrival time                                  -3.79
  -----------------------------------------------------------
  slack (VIOLATED)                                   -2.03


  Startpoint: inputB[11] (input port clocked by clk)
  Endpoint: totalSumOut_reg_23_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  inputB[11] (in)                          0.05       0.10 r
  U789/Y (BUFX6TS)                         0.17       0.27 r
  U1584/Y (XOR2X4TS)                       0.26       0.53 f
  U519/Y (INVX8TS)                         0.18       0.71 r
  U549/Y (NAND3X2TS)                       0.17       0.88 f
  U726/Y (NAND2X4TS)                       0.12       1.01 r
  U404/Y (XNOR2X4TS)                       0.14       1.15 r
  U403/Y (XOR2X4TS)                        0.20       1.35 r
  U1215/Y (XOR2X4TS)                       0.19       1.54 r
  U1035/Y (XOR2X4TS)                       0.20       1.74 r
  U1001/Y (XOR2X4TS)                       0.21       1.94 r
  U1523/Y (XOR2X4TS)                       0.19       2.14 r
  U1521/Y (XOR2X4TS)                       0.19       2.33 r
  U1520/Y (XOR2X4TS)                       0.22       2.54 f
  U569/Y (NOR2X6TS)                        0.17       2.72 r
  U575/Y (NOR2X2TS)                        0.12       2.84 f
  U969/Y (AOI21X4TS)                       0.17       3.01 r
  U968/Y (OAI21X4TS)                       0.15       3.16 f
  U752/Y (CLKINVX3TS)                      0.13       3.30 r
  U772/Y (INVX2TS)                         0.10       3.40 f
  U565/Y (AOI21X4TS)                       0.15       3.54 r
  U1296/Y (XOR2X4TS)                       0.15       3.69 r
  U1295/Y (NOR2X2TS)                       0.10       3.79 f
  totalSumOut_reg_23_/D (DFFHQX8TS)        0.00       3.79 f
  data arrival time                                   3.79

  clock clk (rise edge)                    2.00       2.00
  clock network delay (ideal)              0.00       2.00
  totalSumOut_reg_23_/CK (DFFHQX8TS)       0.00       2.00 r
  library setup time                      -0.23       1.77
  data required time                                  1.77
  -----------------------------------------------------------
  data required time                                  1.77
  data arrival time                                  -3.79
  -----------------------------------------------------------
  slack (VIOLATED)                                   -2.03


  Startpoint: inputB[11] (input port clocked by clk)
  Endpoint: totalSumOut_reg_26_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  inputB[11] (in)                          0.05       0.10 r
  U789/Y (BUFX6TS)                         0.17       0.27 r
  U1584/Y (XOR2X4TS)                       0.28       0.55 r
  U519/Y (INVX8TS)                         0.20       0.75 f
  U994/Y (CLKINVX12TS)                     0.09       0.85 r
  U232/Y (INVX6TS)                         0.07       0.92 f
  U1309/Y (OAI22X2TS)                      0.23       1.15 r
  U800/Y (XNOR2X2TS)                       0.32       1.48 r
  U1110/Y (XNOR2X4TS)                      0.25       1.73 r
  U1596/Y (XOR2X4TS)                       0.21       1.94 r
  U1556/Y (XOR2X4TS)                       0.27       2.21 r
  U1201/Y (XOR2X4TS)                       0.29       2.50 r
  U847/Y (NOR2X4TS)                        0.16       2.66 f
  U1016/Y (NOR2X8TS)                       0.15       2.81 r
  U745/Y (INVX6TS)                         0.09       2.90 f
  U607/Y (BUFX8TS)                         0.14       3.04 f
  U1378/Y (NOR2X2TS)                       0.11       3.15 r
  U1745/Y (NAND2X1TS)                      0.15       3.29 f
  U1746/Y (OAI21X2TS)                      0.21       3.51 r
  U1339/Y (XNOR2X4TS)                      0.18       3.68 r
  U1338/Y (NOR2X2TS)                       0.10       3.79 f
  totalSumOut_reg_26_/D (DFFHQX8TS)        0.00       3.79 f
  data arrival time                                   3.79

  clock clk (rise edge)                    2.00       2.00
  clock network delay (ideal)              0.00       2.00
  totalSumOut_reg_26_/CK (DFFHQX8TS)       0.00       2.00 r
  library setup time                      -0.23       1.77
  data required time                                  1.77
  -----------------------------------------------------------
  data required time                                  1.77
  data arrival time                                  -3.79
  -----------------------------------------------------------
  slack (VIOLATED)                                   -2.02


  Startpoint: inputB[11] (input port clocked by clk)
  Endpoint: totalSumOut_reg_28_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  inputB[11] (in)                          0.05       0.10 r
  U789/Y (BUFX6TS)                         0.17       0.27 r
  U1584/Y (XOR2X4TS)                       0.28       0.55 r
  U519/Y (INVX8TS)                         0.20       0.75 f
  U994/Y (CLKINVX12TS)                     0.09       0.85 r
  U232/Y (INVX6TS)                         0.07       0.92 f
  U1309/Y (OAI22X2TS)                      0.23       1.15 r
  U800/Y (XNOR2X2TS)                       0.32       1.48 r
  U1110/Y (XNOR2X4TS)                      0.25       1.73 r
  U1596/Y (XOR2X4TS)                       0.21       1.94 r
  U1556/Y (XOR2X4TS)                       0.27       2.21 r
  U1201/Y (XOR2X4TS)                       0.29       2.50 r
  U847/Y (NOR2X4TS)                        0.16       2.66 f
  U1016/Y (NOR2X8TS)                       0.15       2.81 r
  U745/Y (INVX6TS)                         0.09       2.90 f
  U607/Y (BUFX8TS)                         0.14       3.04 f
  U843/Y (NOR2X2TS)                        0.11       3.15 r
  U1750/Y (NAND2X1TS)                      0.15       3.29 f
  U1755/Y (OAI21X2TS)                      0.21       3.50 r
  U1532/Y (XOR2X4TS)                       0.18       3.68 r
  U1335/Y (NOR2X2TS)                       0.11       3.79 f
  totalSumOut_reg_28_/D (DFFHQX8TS)        0.00       3.79 f
  data arrival time                                   3.79

  clock clk (rise edge)                    2.00       2.00
  clock network delay (ideal)              0.00       2.00
  totalSumOut_reg_28_/CK (DFFHQX8TS)       0.00       2.00 r
  library setup time                      -0.23       1.77
  data required time                                  1.77
  -----------------------------------------------------------
  data required time                                  1.77
  data arrival time                                  -3.79
  -----------------------------------------------------------
  slack (VIOLATED)                                   -2.02


  Startpoint: inputB[5] (input port clocked by clk)
  Endpoint: totalSumOut_reg_29_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  inputB[5] (in)                           0.03       0.08 r
  U438/Y (BUFX4TS)                         0.16       0.24 r
  U466/Y (XOR2X2TS)                        0.18       0.43 r
  U467/Y (INVX4TS)                         0.14       0.57 f
  U405/Y (BUFX8TS)                         0.17       0.74 f
  U489/Y (BUFX8TS)                         0.18       0.92 f
  U631/Y (NOR2BX4TS)                       0.14       1.06 r
  U1221/Y (XOR2X2TS)                       0.20       1.26 r
  U1220/Y (XOR2X4TS)                       0.23       1.49 r
  U589/CO (ADDFHX4TS)                      0.53       2.02 r
  U108/Y (INVX2TS)                         0.09       2.11 f
  U482/Y (NAND2X6TS)                       0.11       2.22 r
  U94/Y (NAND2X2TS)                        0.13       2.34 f
  U1029/Y (OAI21X4TS)                      0.17       2.52 r
  U1006/Y (AOI21X4TS)                      0.12       2.64 f
  U1293/Y (OAI21X4TS)                      0.16       2.80 r
  U694/Y (AOI21X4TS)                       0.14       2.93 f
  U591/Y (OAI21X2TS)                       0.22       3.15 r
  U627/Y (INVX2TS)                         0.17       3.32 f
  U1402/Y (OAI21X2TS)                      0.18       3.50 r
  U693/Y (XOR2X4TS)                        0.18       3.68 r
  U1249/Y (NOR2X2TS)                       0.11       3.78 f
  totalSumOut_reg_29_/D (DFFHQX8TS)        0.00       3.78 f
  data arrival time                                   3.78

  clock clk (rise edge)                    2.00       2.00
  clock network delay (ideal)              0.00       2.00
  totalSumOut_reg_29_/CK (DFFHQX8TS)       0.00       2.00 r
  library setup time                      -0.23       1.77
  data required time                                  1.77
  -----------------------------------------------------------
  data required time                                  1.77
  data arrival time                                  -3.78
  -----------------------------------------------------------
  slack (VIOLATED)                                   -2.02


  Startpoint: inputB[5] (input port clocked by clk)
  Endpoint: totalSumOut_reg_25_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  inputB[5] (in)                           0.03       0.08 r
  U438/Y (BUFX4TS)                         0.16       0.24 r
  U466/Y (XOR2X2TS)                        0.18       0.43 r
  U467/Y (INVX4TS)                         0.14       0.57 f
  U405/Y (BUFX8TS)                         0.17       0.74 f
  U489/Y (BUFX8TS)                         0.18       0.92 f
  U631/Y (NOR2BX4TS)                       0.14       1.06 r
  U1221/Y (XOR2X2TS)                       0.20       1.26 r
  U1220/Y (XOR2X4TS)                       0.23       1.49 r
  U589/CO (ADDFHX4TS)                      0.53       2.02 r
  U108/Y (INVX2TS)                         0.09       2.11 f
  U482/Y (NAND2X6TS)                       0.11       2.22 r
  U94/Y (NAND2X2TS)                        0.13       2.34 f
  U1029/Y (OAI21X4TS)                      0.17       2.52 r
  U1006/Y (AOI21X4TS)                      0.12       2.64 f
  U1293/Y (OAI21X4TS)                      0.16       2.80 r
  U694/Y (AOI21X4TS)                       0.14       2.93 f
  U591/Y (OAI21X2TS)                       0.22       3.15 r
  U626/Y (INVX2TS)                         0.17       3.32 f
  U1616/Y (OAI21X2TS)                      0.18       3.50 r
  U1691/Y (XOR2X4TS)                       0.18       3.68 r
  U1611/Y (NOR2X2TS)                       0.11       3.78 f
  totalSumOut_reg_25_/D (DFFHQX8TS)        0.00       3.78 f
  data arrival time                                   3.78

  clock clk (rise edge)                    2.00       2.00
  clock network delay (ideal)              0.00       2.00
  totalSumOut_reg_25_/CK (DFFHQX8TS)       0.00       2.00 r
  library setup time                      -0.23       1.77
  data required time                                  1.77
  -----------------------------------------------------------
  data required time                                  1.77
  data arrival time                                  -3.78
  -----------------------------------------------------------
  slack (VIOLATED)                                   -2.02


  Startpoint: inputB[5] (input port clocked by clk)
  Endpoint: totalSumOut_reg_21_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  inputB[5] (in)                           0.03       0.08 r
  U438/Y (BUFX4TS)                         0.16       0.24 r
  U466/Y (XOR2X2TS)                        0.18       0.43 r
  U467/Y (INVX4TS)                         0.14       0.57 f
  U405/Y (BUFX8TS)                         0.17       0.74 f
  U489/Y (BUFX8TS)                         0.18       0.92 f
  U631/Y (NOR2BX4TS)                       0.14       1.06 r
  U1221/Y (XOR2X2TS)                       0.20       1.26 r
  U1220/Y (XOR2X4TS)                       0.23       1.49 r
  U589/CO (ADDFHX4TS)                      0.53       2.02 r
  U108/Y (INVX2TS)                         0.09       2.11 f
  U482/Y (NAND2X6TS)                       0.11       2.22 r
  U94/Y (NAND2X2TS)                        0.13       2.34 f
  U1029/Y (OAI21X4TS)                      0.17       2.52 r
  U1006/Y (AOI21X4TS)                      0.12       2.64 f
  U1293/Y (OAI21X4TS)                      0.16       2.80 r
  U694/Y (AOI21X4TS)                       0.14       2.93 f
  U591/Y (OAI21X2TS)                       0.22       3.15 r
  U627/Y (INVX2TS)                         0.17       3.32 f
  U1624/Y (OAI21X2TS)                      0.18       3.50 r
  U343/Y (XOR2X4TS)                        0.18       3.68 r
  U1612/Y (NOR2X2TS)                       0.11       3.78 f
  totalSumOut_reg_21_/D (DFFHQX8TS)        0.00       3.78 f
  data arrival time                                   3.78

  clock clk (rise edge)                    2.00       2.00
  clock network delay (ideal)              0.00       2.00
  totalSumOut_reg_21_/CK (DFFHQX8TS)       0.00       2.00 r
  library setup time                      -0.23       1.77
  data required time                                  1.77
  -----------------------------------------------------------
  data required time                                  1.77
  data arrival time                                  -3.78
  -----------------------------------------------------------
  slack (VIOLATED)                                   -2.02


  Startpoint: inputB[5] (input port clocked by clk)
  Endpoint: totalSumOut_reg_20_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  inputB[5] (in)                           0.03       0.08 r
  U438/Y (BUFX4TS)                         0.16       0.24 r
  U466/Y (XOR2X2TS)                        0.18       0.43 r
  U467/Y (INVX4TS)                         0.14       0.57 f
  U405/Y (BUFX8TS)                         0.17       0.74 f
  U489/Y (BUFX8TS)                         0.18       0.92 f
  U631/Y (NOR2BX4TS)                       0.14       1.06 r
  U1221/Y (XOR2X2TS)                       0.20       1.26 r
  U1220/Y (XOR2X4TS)                       0.23       1.49 r
  U589/CO (ADDFHX4TS)                      0.53       2.02 r
  U108/Y (INVX2TS)                         0.09       2.11 f
  U482/Y (NAND2X6TS)                       0.11       2.22 r
  U94/Y (NAND2X2TS)                        0.13       2.34 f
  U1029/Y (OAI21X4TS)                      0.17       2.52 r
  U1006/Y (AOI21X4TS)                      0.12       2.64 f
  U1293/Y (OAI21X4TS)                      0.16       2.80 r
  U694/Y (AOI21X4TS)                       0.14       2.93 f
  U591/Y (OAI21X2TS)                       0.22       3.15 r
  U627/Y (INVX2TS)                         0.17       3.32 f
  U1471/Y (OAI21X2TS)                      0.18       3.50 r
  U1341/Y (XOR2X4TS)                       0.18       3.68 r
  U1340/Y (NOR2X2TS)                       0.10       3.78 f
  totalSumOut_reg_20_/D (DFFHQX8TS)        0.00       3.78 f
  data arrival time                                   3.78

  clock clk (rise edge)                    2.00       2.00
  clock network delay (ideal)              0.00       2.00
  totalSumOut_reg_20_/CK (DFFHQX8TS)       0.00       2.00 r
  library setup time                      -0.23       1.77
  data required time                                  1.77
  -----------------------------------------------------------
  data required time                                  1.77
  data arrival time                                  -3.78
  -----------------------------------------------------------
  slack (VIOLATED)                                   -2.01


  Startpoint: inputB[5] (input port clocked by clk)
  Endpoint: totalSumOut_reg_30_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  inputB[5] (in)                           0.03       0.08 r
  U438/Y (BUFX4TS)                         0.16       0.24 r
  U466/Y (XOR2X2TS)                        0.18       0.43 r
  U467/Y (INVX4TS)                         0.14       0.57 f
  U405/Y (BUFX8TS)                         0.17       0.74 f
  U489/Y (BUFX8TS)                         0.18       0.92 f
  U631/Y (NOR2BX4TS)                       0.14       1.06 r
  U1221/Y (XOR2X2TS)                       0.20       1.26 r
  U1220/Y (XOR2X4TS)                       0.23       1.49 r
  U589/CO (ADDFHX4TS)                      0.53       2.02 r
  U108/Y (INVX2TS)                         0.09       2.11 f
  U482/Y (NAND2X6TS)                       0.11       2.22 r
  U94/Y (NAND2X2TS)                        0.13       2.34 f
  U1029/Y (OAI21X4TS)                      0.17       2.52 r
  U1006/Y (AOI21X4TS)                      0.12       2.64 f
  U1293/Y (OAI21X4TS)                      0.16       2.80 r
  U694/Y (AOI21X4TS)                       0.14       2.93 f
  U591/Y (OAI21X2TS)                       0.22       3.15 r
  U626/Y (INVX2TS)                         0.17       3.32 f
  U1544/Y (OAI21X2TS)                      0.18       3.50 r
  U1052/Y (XOR2X4TS)                       0.18       3.68 r
  U1051/Y (NOR2X2TS)                       0.10       3.78 f
  totalSumOut_reg_30_/D (DFFHQX8TS)        0.00       3.78 f
  data arrival time                                   3.78

  clock clk (rise edge)                    2.00       2.00
  clock network delay (ideal)              0.00       2.00
  totalSumOut_reg_30_/CK (DFFHQX8TS)       0.00       2.00 r
  library setup time                      -0.23       1.77
  data required time                                  1.77
  -----------------------------------------------------------
  data required time                                  1.77
  data arrival time                                  -3.78
  -----------------------------------------------------------
  slack (VIOLATED)                                   -2.01


  Startpoint: inputB[5] (input port clocked by clk)
  Endpoint: totalSumOut_reg_22_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  inputB[5] (in)                           0.03       0.08 r
  U438/Y (BUFX4TS)                         0.16       0.24 r
  U466/Y (XOR2X2TS)                        0.18       0.43 r
  U467/Y (INVX4TS)                         0.14       0.57 f
  U405/Y (BUFX8TS)                         0.17       0.74 f
  U489/Y (BUFX8TS)                         0.18       0.92 f
  U631/Y (NOR2BX4TS)                       0.14       1.06 r
  U1221/Y (XOR2X2TS)                       0.20       1.26 r
  U1220/Y (XOR2X4TS)                       0.23       1.49 r
  U589/CO (ADDFHX4TS)                      0.53       2.02 r
  U108/Y (INVX2TS)                         0.09       2.11 f
  U482/Y (NAND2X6TS)                       0.11       2.22 r
  U94/Y (NAND2X2TS)                        0.13       2.34 f
  U1029/Y (OAI21X4TS)                      0.17       2.52 r
  U1006/Y (AOI21X4TS)                      0.12       2.64 f
  U1293/Y (OAI21X4TS)                      0.16       2.80 r
  U694/Y (AOI21X4TS)                       0.14       2.93 f
  U591/Y (OAI21X2TS)                       0.22       3.15 r
  U625/Y (INVX2TS)                         0.16       3.31 f
  U1281/Y (OAI21X2TS)                      0.18       3.49 r
  U1676/Y (XOR2X4TS)                       0.19       3.67 f
  U904/Y (NOR2BX2TS)                       0.13       3.80 r
  totalSumOut_reg_22_/D (DFFHQX4TS)        0.00       3.80 r
  data arrival time                                   3.80

  clock clk (rise edge)                    2.00       2.00
  clock network delay (ideal)              0.00       2.00
  totalSumOut_reg_22_/CK (DFFHQX4TS)       0.00       2.00 r
  library setup time                      -0.21       1.79
  data required time                                  1.79
  -----------------------------------------------------------
  data required time                                  1.79
  data arrival time                                  -3.80
  -----------------------------------------------------------
  slack (VIOLATED)                                   -2.01


  Startpoint: inputB[11] (input port clocked by clk)
  Endpoint: totalSumOut_reg_32_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  inputB[11] (in)                          0.05       0.10 r
  U789/Y (BUFX6TS)                         0.17       0.27 r
  U1584/Y (XOR2X4TS)                       0.26       0.53 f
  U519/Y (INVX8TS)                         0.18       0.71 r
  U549/Y (NAND3X2TS)                       0.17       0.88 f
  U726/Y (NAND2X4TS)                       0.12       1.01 r
  U404/Y (XNOR2X4TS)                       0.14       1.15 r
  U403/Y (XOR2X4TS)                        0.20       1.35 r
  U1215/Y (XOR2X4TS)                       0.19       1.54 r
  U1035/Y (XOR2X4TS)                       0.20       1.74 r
  U1001/Y (XOR2X4TS)                       0.21       1.94 r
  U1523/Y (XOR2X4TS)                       0.19       2.14 r
  U1521/Y (XOR2X4TS)                       0.19       2.33 r
  U1520/Y (XOR2X4TS)                       0.22       2.54 f
  U569/Y (NOR2X6TS)                        0.17       2.72 r
  U575/Y (NOR2X2TS)                        0.12       2.84 f
  U969/Y (AOI21X4TS)                       0.17       3.01 r
  U968/Y (OAI21X4TS)                       0.15       3.16 f
  U1066/Y (AOI21X4TS)                      0.18       3.34 r
  U1253/Y (XNOR2X1TS)                      0.26       3.60 r
  U842/Y (NOR2BX1TS)                       0.16       3.75 f
  totalSumOut_reg_32_/D (DFFHQX8TS)        0.00       3.75 f
  data arrival time                                   3.75

  clock clk (rise edge)                    2.00       2.00
  clock network delay (ideal)              0.00       2.00
  totalSumOut_reg_32_/CK (DFFHQX8TS)       0.00       2.00 r
  library setup time                      -0.25       1.75
  data required time                                  1.75
  -----------------------------------------------------------
  data required time                                  1.75
  data arrival time                                  -3.75
  -----------------------------------------------------------
  slack (VIOLATED)                                   -2.01


  Startpoint: inputB[8] (input port clocked by clk)
  Endpoint: totalSumOut_reg_35_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  inputB[8] (in)                           0.04       0.09 r
  U1465/Y (INVX2TS)                        0.10       0.19 f
  U414/Y (INVX4TS)                         0.08       0.27 r
  U1557/Y (XNOR2X4TS)                      0.23       0.49 r
  U1145/Y (NAND2X4TS)                      0.17       0.67 f
  U1241/Y (CLKINVX12TS)                    0.08       0.75 r
  U402/Y (INVX8TS)                         0.05       0.80 f
  U1135/Y (OAI22X4TS)                      0.15       0.94 r
  U1493/Y (XOR2X4TS)                       0.27       1.21 r
  U1517/Y (XOR2X4TS)                       0.20       1.42 r
  U1516/Y (XOR2X4TS)                       0.27       1.69 r
  U1272/Y (XOR2X4TS)                       0.22       1.91 r
  U985/Y (OAI2BB1X4TS)                     0.28       2.19 r
  U984/Y (XOR2X4TS)                        0.15       2.34 r
  U1373/Y (XOR2X4TS)                       0.21       2.55 r
  U577/Y (NOR2X4TS)                        0.13       2.68 f
  U575/Y (NOR2X2TS)                        0.18       2.86 r
  U969/Y (AOI21X4TS)                       0.14       3.00 f
  U968/Y (OAI21X4TS)                       0.14       3.14 r
  U618/Y (AOI21X4TS)                       0.15       3.29 f
  U1718/Y (OAI21X2TS)                      0.20       3.49 r
  U342/Y (XNOR2X4TS)                       0.18       3.67 r
  U1391/Y (NOR2X2TS)                       0.10       3.77 f
  totalSumOut_reg_35_/D (DFFHQX8TS)        0.00       3.77 f
  data arrival time                                   3.77

  clock clk (rise edge)                    2.00       2.00
  clock network delay (ideal)              0.00       2.00
  totalSumOut_reg_35_/CK (DFFHQX8TS)       0.00       2.00 r
  library setup time                      -0.23       1.77
  data required time                                  1.77
  -----------------------------------------------------------
  data required time                                  1.77
  data arrival time                                  -3.77
  -----------------------------------------------------------
  slack (VIOLATED)                                   -2.00


  Startpoint: inputB[5] (input port clocked by clk)
  Endpoint: totalSumOut_reg_13_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  inputB[5] (in)                           0.03       0.08 r
  U438/Y (BUFX4TS)                         0.16       0.24 r
  U466/Y (XOR2X2TS)                        0.18       0.43 r
  U467/Y (INVX4TS)                         0.14       0.57 f
  U405/Y (BUFX8TS)                         0.17       0.74 f
  U489/Y (BUFX8TS)                         0.18       0.92 f
  U631/Y (NOR2BX4TS)                       0.14       1.06 r
  U1221/Y (XOR2X2TS)                       0.20       1.26 r
  U1220/Y (XOR2X4TS)                       0.23       1.49 r
  U589/CO (ADDFHX4TS)                      0.53       2.02 r
  U108/Y (INVX2TS)                         0.09       2.11 f
  U482/Y (NAND2X6TS)                       0.11       2.22 r
  U94/Y (NAND2X2TS)                        0.13       2.34 f
  U1029/Y (OAI21X4TS)                      0.17       2.52 r
  U1006/Y (AOI21X4TS)                      0.12       2.64 f
  U650/Y (CLKINVX1TS)                      0.12       2.76 r
  U62/Y (INVX3TS)                          0.09       2.85 f
  U644/Y (OAI21X2TS)                       0.14       2.98 r
  U1370/Y (INVX2TS)                        0.11       3.09 f
  U1790/Y (OAI21X1TS)                      0.19       3.28 r
  U647/Y (XNOR2X2TS)                       0.24       3.52 f
  U646/Y (NOR2BX4TS)                       0.17       3.69 f
  totalSumOut_reg_13_/D (DFFQX1TS)         0.00       3.69 f
  data arrival time                                   3.69

  clock clk (rise edge)                    2.00       2.00
  clock network delay (ideal)              0.00       2.00
  totalSumOut_reg_13_/CK (DFFQX1TS)        0.00       2.00 r
  library setup time                      -0.31       1.69
  data required time                                  1.69
  -----------------------------------------------------------
  data required time                                  1.69
  data arrival time                                  -3.69
  -----------------------------------------------------------
  slack (VIOLATED)                                   -2.00


  Startpoint: inputB[5] (input port clocked by clk)
  Endpoint: totalSumOut_reg_17_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  inputB[5] (in)                           0.03       0.08 r
  U438/Y (BUFX4TS)                         0.16       0.24 r
  U466/Y (XOR2X2TS)                        0.18       0.43 r
  U467/Y (INVX4TS)                         0.14       0.57 f
  U405/Y (BUFX8TS)                         0.17       0.74 f
  U642/Y (CLKINVX12TS)                     0.07       0.82 r
  U606/Y (INVX8TS)                         0.07       0.88 f
  U1018/Y (OAI22X4TS)                      0.21       1.09 r
  U1053/Y (XOR2X4TS)                       0.20       1.29 r
  U1232/Y (XOR2X4TS)                       0.20       1.49 r
  U1553/Y (XOR2X4TS)                       0.20       1.69 r
  U122/Y (XOR2X2TS)                        0.23       1.92 r
  U1325/Y (XOR2X4TS)                       0.22       2.14 r
  U995/Y (XOR2X4TS)                        0.21       2.35 f
  U434/Y (INVX6TS)                         0.10       2.44 r
  U578/Y (NAND2X8TS)                       0.07       2.52 f
  U1479/Y (AOI21X4TS)                      0.18       2.70 r
  U524/Y (OAI21XLTS)                       0.15       2.85 f
  U1409/Y (AOI21X1TS)                      0.18       3.03 r
  U1439/Y (INVX2TS)                        0.14       3.17 f
  U1804/Y (AOI21X1TS)                      0.17       3.34 r
  U1328/Y (XNOR2X1TS)                      0.25       3.59 f
  U1394/Y (NOR2X1TS)                       0.14       3.73 r
  totalSumOut_reg_17_/D (DFFQX1TS)         0.00       3.73 r
  data arrival time                                   3.73

  clock clk (rise edge)                    2.00       2.00
  clock network delay (ideal)              0.00       2.00
  totalSumOut_reg_17_/CK (DFFQX1TS)        0.00       2.00 r
  library setup time                      -0.27       1.73
  data required time                                  1.73
  -----------------------------------------------------------
  data required time                                  1.73
  data arrival time                                  -3.73
  -----------------------------------------------------------
  slack (VIOLATED)                                   -1.99


  Startpoint: inputB[8] (input port clocked by clk)
  Endpoint: totalSumOut_reg_15_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  inputB[8] (in)                           0.04       0.09 r
  U1465/Y (INVX2TS)                        0.10       0.19 f
  U414/Y (INVX4TS)                         0.08       0.27 r
  U1557/Y (XNOR2X4TS)                      0.23       0.49 r
  U1145/Y (NAND2X4TS)                      0.17       0.67 f
  U1241/Y (CLKINVX12TS)                    0.08       0.75 r
  U370/Y (INVX6TS)                         0.10       0.85 f
  U1564/Y (OAI21X1TS)                      0.35       1.19 r
  U1062/Y (OAI2BB1X4TS)                    0.36       1.55 r
  U1204/Y (OAI21X2TS)                      0.11       1.66 f
  U375/Y (OAI2BB1X4TS)                     0.11       1.77 r
  U369/Y (CLKINVX6TS)                      0.10       1.87 f
  U996/Y (XOR2X4TS)                        0.20       2.07 r
  U995/Y (XOR2X4TS)                        0.27       2.35 r
  U1539/Y (NAND2X2TS)                      0.15       2.50 f
  U638/Y (INVX4TS)                         0.10       2.60 r
  U1479/Y (AOI21X4TS)                      0.07       2.67 f
  U524/Y (OAI21XLTS)                       0.26       2.93 r
  U1409/Y (AOI21X1TS)                      0.16       3.10 f
  U1439/Y (INVX2TS)                        0.13       3.23 r
  U47/Y (XNOR2X1TS)                        0.24       3.47 f
  U336/Y (NOR2BX4TS)                       0.19       3.66 f
  totalSumOut_reg_15_/D (DFFQX1TS)         0.00       3.66 f
  data arrival time                                   3.66

  clock clk (rise edge)                    2.00       2.00
  clock network delay (ideal)              0.00       2.00
  totalSumOut_reg_15_/CK (DFFQX1TS)        0.00       2.00 r
  library setup time                      -0.31       1.69
  data required time                                  1.69
  -----------------------------------------------------------
  data required time                                  1.69
  data arrival time                                  -3.66
  -----------------------------------------------------------
  slack (VIOLATED)                                   -1.97


  Startpoint: inputB[11] (input port clocked by clk)
  Endpoint: totalSumOut_reg_19_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  inputB[11] (in)                          0.05       0.10 r
  U789/Y (BUFX6TS)                         0.17       0.27 r
  U1584/Y (XOR2X4TS)                       0.26       0.53 f
  U519/Y (INVX8TS)                         0.18       0.71 r
  U549/Y (NAND3X2TS)                       0.17       0.88 f
  U726/Y (NAND2X4TS)                       0.12       1.01 r
  U404/Y (XNOR2X4TS)                       0.14       1.15 r
  U403/Y (XOR2X4TS)                        0.20       1.35 r
  U1215/Y (XOR2X4TS)                       0.19       1.54 r
  U1035/Y (XOR2X4TS)                       0.20       1.74 r
  U1001/Y (XOR2X4TS)                       0.21       1.94 r
  U1523/Y (XOR2X4TS)                       0.19       2.14 r
  U1521/Y (XOR2X4TS)                       0.19       2.33 r
  U1520/Y (XOR2X4TS)                       0.22       2.54 f
  U569/Y (NOR2X6TS)                        0.17       2.72 r
  U575/Y (NOR2X2TS)                        0.12       2.84 f
  U969/Y (AOI21X4TS)                       0.17       3.01 r
  U591/Y (OAI21X2TS)                       0.15       3.16 f
  U625/Y (INVX2TS)                         0.14       3.30 r
  U691/Y (XOR2X1TS)                        0.24       3.54 f
  U681/Y (NOR2BX4TS)                       0.19       3.73 f
  totalSumOut_reg_19_/D (DFFHQX8TS)        0.00       3.73 f
  data arrival time                                   3.73

  clock clk (rise edge)                    2.00       2.00
  clock network delay (ideal)              0.00       2.00
  totalSumOut_reg_19_/CK (DFFHQX8TS)       0.00       2.00 r
  library setup time                      -0.23       1.77
  data required time                                  1.77
  -----------------------------------------------------------
  data required time                                  1.77
  data arrival time                                  -3.73
  -----------------------------------------------------------
  slack (VIOLATED)                                   -1.96


  Startpoint: inputB[5] (input port clocked by clk)
  Endpoint: totalSumOut_reg_16_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  inputB[5] (in)                           0.03       0.08 r
  U438/Y (BUFX4TS)                         0.16       0.24 r
  U466/Y (XOR2X2TS)                        0.18       0.43 r
  U467/Y (INVX4TS)                         0.14       0.57 f
  U405/Y (BUFX8TS)                         0.17       0.74 f
  U642/Y (CLKINVX12TS)                     0.07       0.82 r
  U606/Y (INVX8TS)                         0.07       0.88 f
  U1018/Y (OAI22X4TS)                      0.21       1.09 r
  U1053/Y (XOR2X4TS)                       0.20       1.29 r
  U1232/Y (XOR2X4TS)                       0.20       1.49 r
  U1553/Y (XOR2X4TS)                       0.20       1.69 r
  U122/Y (XOR2X2TS)                        0.23       1.92 r
  U1325/Y (XOR2X4TS)                       0.22       2.14 r
  U995/Y (XOR2X4TS)                        0.21       2.35 f
  U434/Y (INVX6TS)                         0.10       2.44 r
  U578/Y (NAND2X8TS)                       0.07       2.52 f
  U1479/Y (AOI21X4TS)                      0.18       2.70 r
  U524/Y (OAI21XLTS)                       0.15       2.85 f
  U1409/Y (AOI21X1TS)                      0.18       3.03 r
  U1439/Y (INVX2TS)                        0.14       3.17 f
  U1327/Y (AOI21X2TS)                      0.19       3.36 r
  U444/Y (XOR2X4TS)                        0.18       3.54 f
  U1615/Y (NOR2BX4TS)                      0.16       3.70 f
  totalSumOut_reg_16_/D (DFFHQX8TS)        0.00       3.70 f
  data arrival time                                   3.70

  clock clk (rise edge)                    2.00       2.00
  clock network delay (ideal)              0.00       2.00
  totalSumOut_reg_16_/CK (DFFHQX8TS)       0.00       2.00 r
  library setup time                      -0.23       1.77
  data required time                                  1.77
  -----------------------------------------------------------
  data required time                                  1.77
  data arrival time                                  -3.70
  -----------------------------------------------------------
  slack (VIOLATED)                                   -1.93


  Startpoint: inputB[5] (input port clocked by clk)
  Endpoint: totalSumOut_reg_14_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  inputB[5] (in)                           0.03       0.08 r
  U438/Y (BUFX4TS)                         0.16       0.24 r
  U466/Y (XOR2X2TS)                        0.18       0.43 r
  U467/Y (INVX4TS)                         0.14       0.57 f
  U405/Y (BUFX8TS)                         0.17       0.74 f
  U489/Y (BUFX8TS)                         0.18       0.92 f
  U631/Y (NOR2BX4TS)                       0.14       1.06 r
  U1221/Y (XOR2X2TS)                       0.20       1.26 r
  U1220/Y (XOR2X4TS)                       0.23       1.49 r
  U589/CO (ADDFHX4TS)                      0.53       2.02 r
  U108/Y (INVX2TS)                         0.09       2.11 f
  U482/Y (NAND2X6TS)                       0.11       2.22 r
  U94/Y (NAND2X2TS)                        0.13       2.34 f
  U1029/Y (OAI21X4TS)                      0.17       2.52 r
  U1006/Y (AOI21X4TS)                      0.12       2.64 f
  U650/Y (CLKINVX1TS)                      0.12       2.76 r
  U62/Y (INVX3TS)                          0.09       2.85 f
  U644/Y (OAI21X2TS)                       0.14       2.98 r
  U1370/Y (INVX2TS)                        0.11       3.09 f
  U645/Y (OAI21X2TS)                       0.18       3.27 r
  U334/Y (XNOR2X4TS)                       0.19       3.46 f
  U335/Y (NOR2BX4TS)                       0.16       3.62 f
  totalSumOut_reg_14_/D (DFFQX1TS)         0.00       3.62 f
  data arrival time                                   3.62

  clock clk (rise edge)                    2.00       2.00
  clock network delay (ideal)              0.00       2.00
  totalSumOut_reg_14_/CK (DFFQX1TS)        0.00       2.00 r
  library setup time                      -0.31       1.69
  data required time                                  1.69
  -----------------------------------------------------------
  data required time                                  1.69
  data arrival time                                  -3.62
  -----------------------------------------------------------
  slack (VIOLATED)                                   -1.93


  Startpoint: inputB[5] (input port clocked by clk)
  Endpoint: totalSumOut_reg_12_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  inputB[5] (in)                           0.03       0.08 r
  U438/Y (BUFX4TS)                         0.16       0.24 r
  U466/Y (XOR2X2TS)                        0.18       0.43 r
  U467/Y (INVX4TS)                         0.14       0.57 f
  U405/Y (BUFX8TS)                         0.17       0.74 f
  U642/Y (CLKINVX12TS)                     0.07       0.82 r
  U606/Y (INVX8TS)                         0.07       0.88 f
  U1121/Y (OAI22X4TS)                      0.20       1.08 r
  U1120/Y (XOR2X4TS)                       0.26       1.34 r
  U1092/Y (XOR2X4TS)                       0.21       1.56 r
  U1515/Y (XOR2X4TS)                       0.27       1.83 r
  U1508/Y (XOR2X4TS)                       0.20       2.03 r
  U659/Y (XOR2X4TS)                        0.27       2.30 f
  U1289/Y (NAND2X1TS)                      0.13       2.42 r
  U1576/Y (INVX2TS)                        0.11       2.53 f
  U671/Y (CLKBUFX2TS)                      0.20       2.73 f
  U1435/Y (AOI21X1TS)                      0.18       2.91 r
  U644/Y (OAI21X2TS)                       0.13       3.05 f
  U1370/Y (INVX2TS)                        0.10       3.15 r
  U48/Y (XOR2X1TS)                         0.23       3.38 f
  U1787/Y (NOR2BX2TS)                      0.20       3.58 f
  totalSumOut_reg_12_/D (DFFQX1TS)         0.00       3.58 f
  data arrival time                                   3.58

  clock clk (rise edge)                    2.00       2.00
  clock network delay (ideal)              0.00       2.00
  totalSumOut_reg_12_/CK (DFFQX1TS)        0.00       2.00 r
  library setup time                      -0.31       1.69
  data required time                                  1.69
  -----------------------------------------------------------
  data required time                                  1.69
  data arrival time                                  -3.58
  -----------------------------------------------------------
  slack (VIOLATED)                                   -1.89


  Startpoint: inputX[0] (input port clocked by clk)
  Endpoint: totalSumOut_reg_11_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  inputX[0] (in)                           0.04       0.09 r
  U837/Y (INVX2TS)                         0.10       0.19 f
  U899/Y (INVX4TS)                         0.09       0.29 r
  U1458/Y (BUFX6TS)                        0.16       0.45 r
  U324/Y (INVX12TS)                        0.07       0.52 f
  U322/Y (INVX12TS)                        0.05       0.58 r
  U192/Y (XNOR2X1TS)                       0.33       0.90 r
  U1157/Y (OAI22X4TS)                      0.24       1.14 f
  U1156/Y (XOR2X4TS)                       0.22       1.36 r
  U512/S (ADDFHX4TS)                       0.49       1.85 f
  U511/Y (XNOR2X4TS)                       0.24       2.09 r
  U482/Y (NAND2X6TS)                       0.14       2.23 f
  U1023/Y (AOI21X4TS)                      0.18       2.41 r
  U1029/Y (OAI21X4TS)                      0.11       2.52 f
  U1006/Y (AOI21X4TS)                      0.17       2.68 r
  U650/Y (CLKINVX1TS)                      0.15       2.83 f
  U62/Y (INVX3TS)                          0.11       2.94 r
  U915/Y (INVX2TS)                         0.07       3.01 f
  U635/Y (AO21X4TS)                        0.25       3.26 f
  U634/Y (XOR2X4TS)                        0.14       3.40 f
  U351/Y (NOR2BX4TS)                       0.16       3.56 f
  totalSumOut_reg_11_/D (DFFQX1TS)         0.00       3.56 f
  data arrival time                                   3.56

  clock clk (rise edge)                    2.00       2.00
  clock network delay (ideal)              0.00       2.00
  totalSumOut_reg_11_/CK (DFFQX1TS)        0.00       2.00 r
  library setup time                      -0.31       1.69
  data required time                                  1.69
  -----------------------------------------------------------
  data required time                                  1.69
  data arrival time                                  -3.56
  -----------------------------------------------------------
  slack (VIOLATED)                                   -1.87


  Startpoint: inputB[2] (input port clocked by clk)
  Endpoint: totalSumOut_reg_9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  inputB[2] (in)                           0.15       0.20 r
  U423/Y (XOR2X2TS)                        0.33       0.53 r
  U1455/Y (NAND2X2TS)                      0.24       0.76 f
  U1319/Y (CLKINVX6TS)                     0.14       0.90 r
  U588/Y (INVX4TS)                         0.09       0.99 f
  U720/Y (OAI22X2TS)                       0.17       1.15 r
  U722/Y (XNOR2X2TS)                       0.32       1.47 r
  U1247/Y (XOR2X4TS)                       0.25       1.72 r
  U866/Y (INVX3TS)                         0.13       1.85 f
  U931/Y (NAND2X4TS)                       0.09       1.93 r
  U1512/Y (AOI21X4TS)                      0.10       2.04 f
  U422/Y (OAI21X4TS)                       0.18       2.22 r
  U1329/Y (AOI21X1TS)                      0.16       2.38 f
  U786/Y (OA21XLTS)                        0.47       2.85 f
  U1782/Y (OAI21X1TS)                      0.20       3.05 r
  U1785/Y (XNOR2X1TS)                      0.25       3.29 f
  U910/Y (NOR2BX2TS)                       0.21       3.50 f
  totalSumOut_reg_9_/D (DFFQX1TS)          0.00       3.50 f
  data arrival time                                   3.50

  clock clk (rise edge)                    2.00       2.00
  clock network delay (ideal)              0.00       2.00
  totalSumOut_reg_9_/CK (DFFQX1TS)         0.00       2.00 r
  library setup time                      -0.31       1.69
  data required time                                  1.69
  -----------------------------------------------------------
  data required time                                  1.69
  data arrival time                                  -3.50
  -----------------------------------------------------------
  slack (VIOLATED)                                   -1.81


  Startpoint: inputX[0] (input port clocked by clk)
  Endpoint: totalSumOut_reg_10_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  inputX[0] (in)                           0.04       0.09 r
  U837/Y (INVX2TS)                         0.10       0.19 f
  U899/Y (INVX4TS)                         0.09       0.29 r
  U1458/Y (BUFX6TS)                        0.16       0.45 r
  U324/Y (INVX12TS)                        0.07       0.52 f
  U322/Y (INVX12TS)                        0.05       0.58 r
  U192/Y (XNOR2X1TS)                       0.33       0.90 r
  U1157/Y (OAI22X4TS)                      0.24       1.14 f
  U1156/Y (XOR2X4TS)                       0.22       1.36 r
  U512/S (ADDFHX4TS)                       0.49       1.85 f
  U511/Y (XNOR2X4TS)                       0.24       2.09 r
  U482/Y (NAND2X6TS)                       0.14       2.23 f
  U1023/Y (AOI21X4TS)                      0.18       2.41 r
  U1029/Y (OAI21X4TS)                      0.11       2.52 f
  U1006/Y (AOI21X4TS)                      0.17       2.68 r
  U650/Y (CLKINVX1TS)                      0.15       2.83 f
  U62/Y (INVX3TS)                          0.11       2.94 r
  U915/Y (INVX2TS)                         0.07       3.01 f
  U1802/Y (XNOR2X1TS)                      0.21       3.22 f
  U908/Y (NOR2BX2TS)                       0.21       3.42 f
  totalSumOut_reg_10_/D (DFFQX1TS)         0.00       3.42 f
  data arrival time                                   3.42

  clock clk (rise edge)                    2.00       2.00
  clock network delay (ideal)              0.00       2.00
  totalSumOut_reg_10_/CK (DFFQX1TS)        0.00       2.00 r
  library setup time                      -0.31       1.69
  data required time                                  1.69
  -----------------------------------------------------------
  data required time                                  1.69
  data arrival time                                  -3.42
  -----------------------------------------------------------
  slack (VIOLATED)                                   -1.73


  Startpoint: inputB[2] (input port clocked by clk)
  Endpoint: totalSumOut_reg_8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  inputB[2] (in)                           0.15       0.20 r
  U423/Y (XOR2X2TS)                        0.33       0.53 r
  U1455/Y (NAND2X2TS)                      0.24       0.76 f
  U1319/Y (CLKINVX6TS)                     0.14       0.90 r
  U588/Y (INVX4TS)                         0.09       0.99 f
  U720/Y (OAI22X2TS)                       0.17       1.15 r
  U722/Y (XNOR2X2TS)                       0.32       1.47 r
  U1247/Y (XOR2X4TS)                       0.25       1.72 r
  U866/Y (INVX3TS)                         0.13       1.85 f
  U931/Y (NAND2X4TS)                       0.09       1.93 r
  U1512/Y (AOI21X4TS)                      0.10       2.04 f
  U422/Y (OAI21X4TS)                       0.18       2.22 r
  U1329/Y (AOI21X1TS)                      0.16       2.38 f
  U786/Y (OA21XLTS)                        0.47       2.85 f
  U1781/Y (XOR2X1TS)                       0.26       3.11 f
  U917/Y (NOR2BX2TS)                       0.20       3.31 f
  totalSumOut_reg_8_/D (DFFQX1TS)          0.00       3.31 f
  data arrival time                                   3.31

  clock clk (rise edge)                    2.00       2.00
  clock network delay (ideal)              0.00       2.00
  totalSumOut_reg_8_/CK (DFFQX1TS)         0.00       2.00 r
  library setup time                      -0.31       1.69
  data required time                                  1.69
  -----------------------------------------------------------
  data required time                                  1.69
  data arrival time                                  -3.31
  -----------------------------------------------------------
  slack (VIOLATED)                                   -1.62


  Startpoint: inputB[2] (input port clocked by clk)
  Endpoint: totalSumOut_reg_7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  inputB[2] (in)                           0.15       0.20 r
  U423/Y (XOR2X2TS)                        0.33       0.53 r
  U1455/Y (NAND2X2TS)                      0.24       0.76 f
  U1319/Y (CLKINVX6TS)                     0.14       0.90 r
  U588/Y (INVX4TS)                         0.09       0.99 f
  U720/Y (OAI22X2TS)                       0.17       1.15 r
  U722/Y (XNOR2X2TS)                       0.32       1.47 r
  U1247/Y (XOR2X4TS)                       0.25       1.72 f
  U866/Y (INVX3TS)                         0.10       1.82 r
  U931/Y (NAND2X4TS)                       0.08       1.90 f
  U1512/Y (AOI21X4TS)                      0.16       2.07 r
  U422/Y (OAI21X4TS)                       0.15       2.22 f
  U1329/Y (AOI21X1TS)                      0.20       2.42 r
  U792/Y (INVX1TS)                         0.13       2.55 f
  U1776/Y (AOI21X1TS)                      0.17       2.72 r
  U1777/Y (XOR2X1TS)                       0.26       2.98 f
  totalSumOut_reg_7_/D0 (MDFFHQX4TS)       0.00       2.98 f
  data arrival time                                   2.98

  clock clk (rise edge)                    2.00       2.00
  clock network delay (ideal)              0.00       2.00
  totalSumOut_reg_7_/CK (MDFFHQX4TS)       0.00       2.00 r
  library setup time                      -0.35       1.65
  data required time                                  1.65
  -----------------------------------------------------------
  data required time                                  1.65
  data arrival time                                  -2.98
  -----------------------------------------------------------
  slack (VIOLATED)                                   -1.33


  Startpoint: inputB[2] (input port clocked by clk)
  Endpoint: totalSumOut_reg_6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  inputB[2] (in)                           0.15       0.20 r
  U423/Y (XOR2X2TS)                        0.33       0.53 r
  U1455/Y (NAND2X2TS)                      0.24       0.76 f
  U1319/Y (CLKINVX6TS)                     0.14       0.90 r
  U588/Y (INVX4TS)                         0.09       0.99 f
  U720/Y (OAI22X2TS)                       0.17       1.15 r
  U722/Y (XNOR2X2TS)                       0.32       1.47 r
  U1247/Y (XOR2X4TS)                       0.25       1.72 f
  U866/Y (INVX3TS)                         0.10       1.82 r
  U931/Y (NAND2X4TS)                       0.08       1.90 f
  U1512/Y (AOI21X4TS)                      0.16       2.07 r
  U422/Y (OAI21X4TS)                       0.15       2.22 f
  U1329/Y (AOI21X1TS)                      0.20       2.42 r
  U792/Y (INVX1TS)                         0.13       2.55 f
  U1800/Y (XNOR2X1TS)                      0.22       2.76 f
  U846/Y (NOR2BX2TS)                       0.21       2.97 f
  totalSumOut_reg_6_/D (DFFQX1TS)          0.00       2.97 f
  data arrival time                                   2.97

  clock clk (rise edge)                    2.00       2.00
  clock network delay (ideal)              0.00       2.00
  totalSumOut_reg_6_/CK (DFFQX1TS)         0.00       2.00 r
  library setup time                      -0.31       1.69
  data required time                                  1.69
  -----------------------------------------------------------
  data required time                                  1.69
  data arrival time                                  -2.97
  -----------------------------------------------------------
  slack (VIOLATED)                                   -1.28


  Startpoint: inputB[5] (input port clocked by clk)
  Endpoint: totalSumOut_reg_5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  inputB[5] (in)                           0.02       0.07 f
  U438/Y (BUFX4TS)                         0.16       0.24 f
  U658/Y (INVX4TS)                         0.11       0.34 r
  U406/Y (INVX4TS)                         0.08       0.42 f
  U689/Y (XOR2X4TS)                        0.14       0.56 r
  U546/Y (NAND2X6TS)                       0.15       0.70 f
  U300/Y (INVX4TS)                         0.10       0.80 r
  U1365/Y (INVX2TS)                        0.10       0.91 f
  U676/Y (OAI22X2TS)                       0.16       1.07 r
  U368/Y (XOR2X1TS)                        0.25       1.32 r
  U137/Y (XOR2X1TS)                        0.35       1.68 r
  U118/Y (XOR2X2TS)                        0.27       1.95 r
  U560/Y (NAND2BX4TS)                      0.25       2.20 r
  U1797/Y (NAND2X1TS)                      0.10       2.31 f
  U1798/Y (XNOR2X1TS)                      0.22       2.52 f
  U851/Y (NOR2BX2TS)                       0.21       2.73 f
  totalSumOut_reg_5_/D (DFFQX1TS)          0.00       2.73 f
  data arrival time                                   2.73

  clock clk (rise edge)                    2.00       2.00
  clock network delay (ideal)              0.00       2.00
  totalSumOut_reg_5_/CK (DFFQX1TS)         0.00       2.00 r
  library setup time                      -0.31       1.69
  data required time                                  1.69
  -----------------------------------------------------------
  data required time                                  1.69
  data arrival time                                  -2.73
  -----------------------------------------------------------
  slack (VIOLATED)                                   -1.04


  Startpoint: inputB[2] (input port clocked by clk)
  Endpoint: totalSumOut_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  inputB[2] (in)                           0.15       0.20 r
  U423/Y (XOR2X2TS)                        0.33       0.53 r
  U1455/Y (NAND2X2TS)                      0.24       0.76 f
  U1319/Y (CLKINVX6TS)                     0.14       0.90 r
  U588/Y (INVX4TS)                         0.09       0.99 f
  U1663/Y (OAI22X1TS)                      0.22       1.21 r
  U1283/S (ADDFHX2TS)                      0.62       1.83 f
  U113/Y (NOR2X2TS)                        0.20       2.03 r
  U863/Y (INVX2TS)                         0.12       2.15 f
  U927/Y (NAND2X1TS)                       0.09       2.24 r
  U1794/Y (XOR2X1TS)                       0.23       2.47 f
  U856/Y (NOR2BX2TS)                       0.20       2.67 f
  totalSumOut_reg_4_/D (DFFQX1TS)          0.00       2.67 f
  data arrival time                                   2.67

  clock clk (rise edge)                    2.00       2.00
  clock network delay (ideal)              0.00       2.00
  totalSumOut_reg_4_/CK (DFFQX1TS)         0.00       2.00 r
  library setup time                      -0.31       1.69
  data required time                                  1.69
  -----------------------------------------------------------
  data required time                                  1.69
  data arrival time                                  -2.67
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.98


  Startpoint: inputB[2] (input port clocked by clk)
  Endpoint: totalSumOut_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  inputB[2] (in)                           0.15       0.20 r
  U423/Y (XOR2X2TS)                        0.33       0.53 r
  U1455/Y (NAND2X2TS)                      0.24       0.76 f
  U1319/Y (CLKINVX6TS)                     0.14       0.90 r
  U588/Y (INVX4TS)                         0.09       0.99 f
  U720/Y (OAI22X2TS)                       0.17       1.15 r
  U722/Y (XNOR2X2TS)                       0.32       1.47 r
  U1247/Y (XOR2X4TS)                       0.25       1.72 r
  U866/Y (INVX3TS)                         0.13       1.85 f
  U931/Y (NAND2X4TS)                       0.09       1.93 r
  U1795/Y (NAND2X1TS)                      0.11       2.04 f
  U1796/Y (XNOR2X1TS)                      0.22       2.26 f
  U855/Y (NOR2BX2TS)                       0.21       2.47 f
  totalSumOut_reg_3_/D (DFFQX1TS)          0.00       2.47 f
  data arrival time                                   2.47

  clock clk (rise edge)                    2.00       2.00
  clock network delay (ideal)              0.00       2.00
  totalSumOut_reg_3_/CK (DFFQX1TS)         0.00       2.00 r
  library setup time                      -0.31       1.69
  data required time                                  1.69
  -----------------------------------------------------------
  data required time                                  1.69
  data arrival time                                  -2.47
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.78


  Startpoint: inputB[2] (input port clocked by clk)
  Endpoint: totalSumOut_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  inputB[2] (in)                           0.15       0.20 r
  U333/Y (XNOR2X4TS)                       0.29       0.49 f
  U346/Y (CLKINVX3TS)                      0.13       0.62 r
  U621/Y (BUFX6TS)                         0.16       0.78 r
  U622/Y (INVX4TS)                         0.07       0.85 f
  U1477/Y (NOR2BX2TS)                      0.17       1.02 r
  U1131/Y (XOR2X4TS)                       0.18       1.20 r
  U566/Y (XNOR2X2TS)                       0.24       1.44 f
  U1130/Y (NOR2X2TS)                       0.16       1.60 r
  U1403/Y (CLKINVX1TS)                     0.11       1.71 f
  U1778/Y (NAND2XLTS)                      0.14       1.85 r
  U1779/Y (XOR2X1TS)                       0.24       2.09 f
  U862/Y (NOR2BX2TS)                       0.20       2.30 f
  totalSumOut_reg_2_/D (DFFQX1TS)          0.00       2.30 f
  data arrival time                                   2.30

  clock clk (rise edge)                    2.00       2.00
  clock network delay (ideal)              0.00       2.00
  totalSumOut_reg_2_/CK (DFFQX1TS)         0.00       2.00 r
  library setup time                      -0.31       1.69
  data required time                                  1.69
  -----------------------------------------------------------
  data required time                                  1.69
  data arrival time                                  -2.30
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.61


  Startpoint: inputB[1] (input port clocked by clk)
  Endpoint: totalSumOut_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  inputB[1] (in)                           0.07       0.12 r
  U432/Y (INVX2TS)                         0.13       0.25 f
  U1424/Y (INVX2TS)                        0.13       0.38 r
  U1650/Y (XNOR2X1TS)                      0.27       0.65 f
  U1209/Y (OAI22X2TS)                      0.23       0.88 r
  U1548/S (ADDHX1TS)                       0.24       1.12 f
  U146/Y (OR2X2TS)                         0.33       1.45 f
  U1772/Y (NAND2X1TS)                      0.11       1.56 r
  U1773/Y (XNOR2X1TS)                      0.24       1.80 f
  totalSumOut_reg_1_/D0 (MDFFHQX4TS)       0.00       1.80 f
  data arrival time                                   1.80

  clock clk (rise edge)                    2.00       2.00
  clock network delay (ideal)              0.00       2.00
  totalSumOut_reg_1_/CK (MDFFHQX4TS)       0.00       2.00 r
  library setup time                      -0.35       1.65
  data required time                                  1.65
  -----------------------------------------------------------
  data required time                                  1.65
  data arrival time                                  -1.80
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.15


  Startpoint: inputX[0] (input port clocked by clk)
  Endpoint: totalSumOut_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  inputX[0] (in)                           0.03       0.08 f
  U837/Y (INVX2TS)                         0.11       0.19 r
  U899/Y (INVX4TS)                         0.09       0.28 f
  U889/Y (INVX4TS)                         0.08       0.35 r
  U302/Y (INVX2TS)                         0.12       0.47 f
  U182/Y (NOR2BX1TS)                       0.31       0.78 f
  U1774/Y (OR2X2TS)                        0.29       1.06 f
  U1775/Y (AND2X2TS)                       0.21       1.28 f
  totalSumOut_reg_0_/D (DFFTRX1TS)         0.00       1.28 f
  data arrival time                                   1.28

  clock clk (rise edge)                    2.00       2.00
  clock network delay (ideal)              0.00       2.00
  totalSumOut_reg_0_/CK (DFFTRX1TS)        0.00       2.00 r
  library setup time                      -0.37       1.63
  data required time                                  1.63
  -----------------------------------------------------------
  data required time                                  1.63
  data arrival time                                  -1.28
  -----------------------------------------------------------
  slack (MET)                                         0.36


  Startpoint: rstn (input port clocked by clk)
  Endpoint: totalSumOut_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  rstn (in)                                0.06       0.11 r
  U1461/Y (INVX2TS)                        0.11       0.22 f
  U783/Y (CLKBUFX2TS)                      0.26       0.48 f
  U42/Y (CLKBUFX2TS)                       0.35       0.83 f
  totalSumOut_reg_1_/S0 (MDFFHQX4TS)       0.00       0.83 f
  data arrival time                                   0.83

  clock clk (rise edge)                    2.00       2.00
  clock network delay (ideal)              0.00       2.00
  totalSumOut_reg_1_/CK (MDFFHQX4TS)       0.00       2.00 r
  library setup time                      -0.35       1.65
  data required time                                  1.65
  -----------------------------------------------------------
  data required time                                  1.65
  data arrival time                                  -0.83
  -----------------------------------------------------------
  slack (MET)                                         0.81


  Startpoint: rstn (input port clocked by clk)
  Endpoint: totalSumOut_reg_7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  rstn (in)                                0.06       0.11 r
  U1461/Y (INVX2TS)                        0.11       0.22 f
  U783/Y (CLKBUFX2TS)                      0.26       0.48 f
  U43/Y (CLKBUFX2TS)                       0.35       0.83 f
  totalSumOut_reg_7_/S0 (MDFFHQX4TS)       0.00       0.83 f
  data arrival time                                   0.83

  clock clk (rise edge)                    2.00       2.00
  clock network delay (ideal)              0.00       2.00
  totalSumOut_reg_7_/CK (MDFFHQX4TS)       0.00       2.00 r
  library setup time                      -0.35       1.65
  data required time                                  1.65
  -----------------------------------------------------------
  data required time                                  1.65
  data arrival time                                  -0.83
  -----------------------------------------------------------
  slack (MET)                                         0.81


  Startpoint: totalSumOut_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: totalSumOut[0]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  totalSumOut_reg_0_/CK (DFFTRX1TS)        0.00       0.00 r
  totalSumOut_reg_0_/Q (DFFTRX1TS)         0.76       0.76 f
  totalSumOut[0] (out)                     0.00       0.76 f
  data arrival time                                   0.76

  clock clk (rise edge)                    2.00       2.00
  clock network delay (ideal)              0.00       2.00
  output external delay                   -0.05       1.95
  data required time                                  1.95
  -----------------------------------------------------------
  data required time                                  1.95
  data arrival time                                  -0.76
  -----------------------------------------------------------
  slack (MET)                                         1.19


  Startpoint: totalSumOut_reg_17_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: totalSumOut[17]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  totalSumOut_reg_17_/CK (DFFQX1TS)        0.00       0.00 r
  totalSumOut_reg_17_/Q (DFFQX1TS)         0.72       0.72 f
  totalSumOut[17] (out)                    0.00       0.72 f
  data arrival time                                   0.72

  clock clk (rise edge)                    2.00       2.00
  clock network delay (ideal)              0.00       2.00
  output external delay                   -0.05       1.95
  data required time                                  1.95
  -----------------------------------------------------------
  data required time                                  1.95
  data arrival time                                  -0.72
  -----------------------------------------------------------
  slack (MET)                                         1.23


  Startpoint: totalSumOut_reg_15_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: totalSumOut[15]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  totalSumOut_reg_15_/CK (DFFQX1TS)        0.00       0.00 r
  totalSumOut_reg_15_/Q (DFFQX1TS)         0.72       0.72 f
  totalSumOut[15] (out)                    0.00       0.72 f
  data arrival time                                   0.72

  clock clk (rise edge)                    2.00       2.00
  clock network delay (ideal)              0.00       2.00
  output external delay                   -0.05       1.95
  data required time                                  1.95
  -----------------------------------------------------------
  data required time                                  1.95
  data arrival time                                  -0.72
  -----------------------------------------------------------
  slack (MET)                                         1.23


  Startpoint: totalSumOut_reg_14_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: totalSumOut[14]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  totalSumOut_reg_14_/CK (DFFQX1TS)        0.00       0.00 r
  totalSumOut_reg_14_/Q (DFFQX1TS)         0.72       0.72 f
  totalSumOut[14] (out)                    0.00       0.72 f
  data arrival time                                   0.72

  clock clk (rise edge)                    2.00       2.00
  clock network delay (ideal)              0.00       2.00
  output external delay                   -0.05       1.95
  data required time                                  1.95
  -----------------------------------------------------------
  data required time                                  1.95
  data arrival time                                  -0.72
  -----------------------------------------------------------
  slack (MET)                                         1.23


  Startpoint: totalSumOut_reg_13_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: totalSumOut[13]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  totalSumOut_reg_13_/CK (DFFQX1TS)        0.00       0.00 r
  totalSumOut_reg_13_/Q (DFFQX1TS)         0.72       0.72 f
  totalSumOut[13] (out)                    0.00       0.72 f
  data arrival time                                   0.72

  clock clk (rise edge)                    2.00       2.00
  clock network delay (ideal)              0.00       2.00
  output external delay                   -0.05       1.95
  data required time                                  1.95
  -----------------------------------------------------------
  data required time                                  1.95
  data arrival time                                  -0.72
  -----------------------------------------------------------
  slack (MET)                                         1.23


  Startpoint: totalSumOut_reg_12_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: totalSumOut[12]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  totalSumOut_reg_12_/CK (DFFQX1TS)        0.00       0.00 r
  totalSumOut_reg_12_/Q (DFFQX1TS)         0.72       0.72 f
  totalSumOut[12] (out)                    0.00       0.72 f
  data arrival time                                   0.72

  clock clk (rise edge)                    2.00       2.00
  clock network delay (ideal)              0.00       2.00
  output external delay                   -0.05       1.95
  data required time                                  1.95
  -----------------------------------------------------------
  data required time                                  1.95
  data arrival time                                  -0.72
  -----------------------------------------------------------
  slack (MET)                                         1.23


  Startpoint: totalSumOut_reg_11_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: totalSumOut[11]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  totalSumOut_reg_11_/CK (DFFQX1TS)        0.00       0.00 r
  totalSumOut_reg_11_/Q (DFFQX1TS)         0.72       0.72 f
  totalSumOut[11] (out)                    0.00       0.72 f
  data arrival time                                   0.72

  clock clk (rise edge)                    2.00       2.00
  clock network delay (ideal)              0.00       2.00
  output external delay                   -0.05       1.95
  data required time                                  1.95
  -----------------------------------------------------------
  data required time                                  1.95
  data arrival time                                  -0.72
  -----------------------------------------------------------
  slack (MET)                                         1.23


  Startpoint: totalSumOut_reg_10_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: totalSumOut[10]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  totalSumOut_reg_10_/CK (DFFQX1TS)        0.00       0.00 r
  totalSumOut_reg_10_/Q (DFFQX1TS)         0.72       0.72 f
  totalSumOut[10] (out)                    0.00       0.72 f
  data arrival time                                   0.72

  clock clk (rise edge)                    2.00       2.00
  clock network delay (ideal)              0.00       2.00
  output external delay                   -0.05       1.95
  data required time                                  1.95
  -----------------------------------------------------------
  data required time                                  1.95
  data arrival time                                  -0.72
  -----------------------------------------------------------
  slack (MET)                                         1.23


  Startpoint: totalSumOut_reg_9_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: totalSumOut[9]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  totalSumOut_reg_9_/CK (DFFQX1TS)         0.00       0.00 r
  totalSumOut_reg_9_/Q (DFFQX1TS)          0.72       0.72 f
  totalSumOut[9] (out)                     0.00       0.72 f
  data arrival time                                   0.72

  clock clk (rise edge)                    2.00       2.00
  clock network delay (ideal)              0.00       2.00
  output external delay                   -0.05       1.95
  data required time                                  1.95
  -----------------------------------------------------------
  data required time                                  1.95
  data arrival time                                  -0.72
  -----------------------------------------------------------
  slack (MET)                                         1.23


  Startpoint: totalSumOut_reg_8_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: totalSumOut[8]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  totalSumOut_reg_8_/CK (DFFQX1TS)         0.00       0.00 r
  totalSumOut_reg_8_/Q (DFFQX1TS)          0.72       0.72 f
  totalSumOut[8] (out)                     0.00       0.72 f
  data arrival time                                   0.72

  clock clk (rise edge)                    2.00       2.00
  clock network delay (ideal)              0.00       2.00
  output external delay                   -0.05       1.95
  data required time                                  1.95
  -----------------------------------------------------------
  data required time                                  1.95
  data arrival time                                  -0.72
  -----------------------------------------------------------
  slack (MET)                                         1.23


  Startpoint: totalSumOut_reg_6_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: totalSumOut[6]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  totalSumOut_reg_6_/CK (DFFQX1TS)         0.00       0.00 r
  totalSumOut_reg_6_/Q (DFFQX1TS)          0.72       0.72 f
  totalSumOut[6] (out)                     0.00       0.72 f
  data arrival time                                   0.72

  clock clk (rise edge)                    2.00       2.00
  clock network delay (ideal)              0.00       2.00
  output external delay                   -0.05       1.95
  data required time                                  1.95
  -----------------------------------------------------------
  data required time                                  1.95
  data arrival time                                  -0.72
  -----------------------------------------------------------
  slack (MET)                                         1.23


  Startpoint: totalSumOut_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: totalSumOut[5]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  totalSumOut_reg_5_/CK (DFFQX1TS)         0.00       0.00 r
  totalSumOut_reg_5_/Q (DFFQX1TS)          0.72       0.72 f
  totalSumOut[5] (out)                     0.00       0.72 f
  data arrival time                                   0.72

  clock clk (rise edge)                    2.00       2.00
  clock network delay (ideal)              0.00       2.00
  output external delay                   -0.05       1.95
  data required time                                  1.95
  -----------------------------------------------------------
  data required time                                  1.95
  data arrival time                                  -0.72
  -----------------------------------------------------------
  slack (MET)                                         1.23


  Startpoint: totalSumOut_reg_4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: totalSumOut[4]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  totalSumOut_reg_4_/CK (DFFQX1TS)         0.00       0.00 r
  totalSumOut_reg_4_/Q (DFFQX1TS)          0.72       0.72 f
  totalSumOut[4] (out)                     0.00       0.72 f
  data arrival time                                   0.72

  clock clk (rise edge)                    2.00       2.00
  clock network delay (ideal)              0.00       2.00
  output external delay                   -0.05       1.95
  data required time                                  1.95
  -----------------------------------------------------------
  data required time                                  1.95
  data arrival time                                  -0.72
  -----------------------------------------------------------
  slack (MET)                                         1.23


  Startpoint: totalSumOut_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: totalSumOut[3]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  totalSumOut_reg_3_/CK (DFFQX1TS)         0.00       0.00 r
  totalSumOut_reg_3_/Q (DFFQX1TS)          0.72       0.72 f
  totalSumOut[3] (out)                     0.00       0.72 f
  data arrival time                                   0.72

  clock clk (rise edge)                    2.00       2.00
  clock network delay (ideal)              0.00       2.00
  output external delay                   -0.05       1.95
  data required time                                  1.95
  -----------------------------------------------------------
  data required time                                  1.95
  data arrival time                                  -0.72
  -----------------------------------------------------------
  slack (MET)                                         1.23


  Startpoint: totalSumOut_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: totalSumOut[2]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  totalSumOut_reg_2_/CK (DFFQX1TS)         0.00       0.00 r
  totalSumOut_reg_2_/Q (DFFQX1TS)          0.72       0.72 f
  totalSumOut[2] (out)                     0.00       0.72 f
  data arrival time                                   0.72

  clock clk (rise edge)                    2.00       2.00
  clock network delay (ideal)              0.00       2.00
  output external delay                   -0.05       1.95
  data required time                                  1.95
  -----------------------------------------------------------
  data required time                                  1.95
  data arrival time                                  -0.72
  -----------------------------------------------------------
  slack (MET)                                         1.23


  Startpoint: rstn (input port clocked by clk)
  Endpoint: totalSumOut_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  rstn (in)                                0.06       0.11 r
  totalSumOut_reg_0_/RN (DFFTRX1TS)        0.00       0.11 r
  data arrival time                                   0.11

  clock clk (rise edge)                    2.00       2.00
  clock network delay (ideal)              0.00       2.00
  totalSumOut_reg_0_/CK (DFFTRX1TS)        0.00       2.00 r
  library setup time                      -0.45       1.55
  data required time                                  1.55
  -----------------------------------------------------------
  data required time                                  1.55
  data arrival time                                  -0.11
  -----------------------------------------------------------
  slack (MET)                                         1.44


  Startpoint: totalSumOut_reg_38_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: totalSumOut[38]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  totalSumOut_reg_38_/CK (DFFHQX8TS)       0.00       0.00 r
  totalSumOut_reg_38_/Q (DFFHQX8TS)        0.32       0.32 f
  totalSumOut[38] (out)                    0.00       0.32 f
  data arrival time                                   0.32

  clock clk (rise edge)                    2.00       2.00
  clock network delay (ideal)              0.00       2.00
  output external delay                   -0.05       1.95
  data required time                                  1.95
  -----------------------------------------------------------
  data required time                                  1.95
  data arrival time                                  -0.32
  -----------------------------------------------------------
  slack (MET)                                         1.63


  Startpoint: totalSumOut_reg_37_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: totalSumOut[37]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  totalSumOut_reg_37_/CK (DFFHQX8TS)       0.00       0.00 r
  totalSumOut_reg_37_/Q (DFFHQX8TS)        0.32       0.32 f
  totalSumOut[37] (out)                    0.00       0.32 f
  data arrival time                                   0.32

  clock clk (rise edge)                    2.00       2.00
  clock network delay (ideal)              0.00       2.00
  output external delay                   -0.05       1.95
  data required time                                  1.95
  -----------------------------------------------------------
  data required time                                  1.95
  data arrival time                                  -0.32
  -----------------------------------------------------------
  slack (MET)                                         1.63


  Startpoint: totalSumOut_reg_35_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: totalSumOut[35]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  totalSumOut_reg_35_/CK (DFFHQX8TS)       0.00       0.00 r
  totalSumOut_reg_35_/Q (DFFHQX8TS)        0.32       0.32 f
  totalSumOut[35] (out)                    0.00       0.32 f
  data arrival time                                   0.32

  clock clk (rise edge)                    2.00       2.00
  clock network delay (ideal)              0.00       2.00
  output external delay                   -0.05       1.95
  data required time                                  1.95
  -----------------------------------------------------------
  data required time                                  1.95
  data arrival time                                  -0.32
  -----------------------------------------------------------
  slack (MET)                                         1.63


  Startpoint: totalSumOut_reg_33_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: totalSumOut[33]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  totalSumOut_reg_33_/CK (DFFHQX8TS)       0.00       0.00 r
  totalSumOut_reg_33_/Q (DFFHQX8TS)        0.32       0.32 f
  totalSumOut[33] (out)                    0.00       0.32 f
  data arrival time                                   0.32

  clock clk (rise edge)                    2.00       2.00
  clock network delay (ideal)              0.00       2.00
  output external delay                   -0.05       1.95
  data required time                                  1.95
  -----------------------------------------------------------
  data required time                                  1.95
  data arrival time                                  -0.32
  -----------------------------------------------------------
  slack (MET)                                         1.63


  Startpoint: totalSumOut_reg_32_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: totalSumOut[32]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  totalSumOut_reg_32_/CK (DFFHQX8TS)       0.00       0.00 r
  totalSumOut_reg_32_/Q (DFFHQX8TS)        0.32       0.32 f
  totalSumOut[32] (out)                    0.00       0.32 f
  data arrival time                                   0.32

  clock clk (rise edge)                    2.00       2.00
  clock network delay (ideal)              0.00       2.00
  output external delay                   -0.05       1.95
  data required time                                  1.95
  -----------------------------------------------------------
  data required time                                  1.95
  data arrival time                                  -0.32
  -----------------------------------------------------------
  slack (MET)                                         1.63


  Startpoint: totalSumOut_reg_31_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: totalSumOut[31]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  totalSumOut_reg_31_/CK (DFFHQX8TS)       0.00       0.00 r
  totalSumOut_reg_31_/Q (DFFHQX8TS)        0.32       0.32 f
  totalSumOut[31] (out)                    0.00       0.32 f
  data arrival time                                   0.32

  clock clk (rise edge)                    2.00       2.00
  clock network delay (ideal)              0.00       2.00
  output external delay                   -0.05       1.95
  data required time                                  1.95
  -----------------------------------------------------------
  data required time                                  1.95
  data arrival time                                  -0.32
  -----------------------------------------------------------
  slack (MET)                                         1.63


  Startpoint: totalSumOut_reg_30_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: totalSumOut[30]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  totalSumOut_reg_30_/CK (DFFHQX8TS)       0.00       0.00 r
  totalSumOut_reg_30_/Q (DFFHQX8TS)        0.32       0.32 f
  totalSumOut[30] (out)                    0.00       0.32 f
  data arrival time                                   0.32

  clock clk (rise edge)                    2.00       2.00
  clock network delay (ideal)              0.00       2.00
  output external delay                   -0.05       1.95
  data required time                                  1.95
  -----------------------------------------------------------
  data required time                                  1.95
  data arrival time                                  -0.32
  -----------------------------------------------------------
  slack (MET)                                         1.63


  Startpoint: totalSumOut_reg_29_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: totalSumOut[29]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  totalSumOut_reg_29_/CK (DFFHQX8TS)       0.00       0.00 r
  totalSumOut_reg_29_/Q (DFFHQX8TS)        0.32       0.32 f
  totalSumOut[29] (out)                    0.00       0.32 f
  data arrival time                                   0.32

  clock clk (rise edge)                    2.00       2.00
  clock network delay (ideal)              0.00       2.00
  output external delay                   -0.05       1.95
  data required time                                  1.95
  -----------------------------------------------------------
  data required time                                  1.95
  data arrival time                                  -0.32
  -----------------------------------------------------------
  slack (MET)                                         1.63


  Startpoint: totalSumOut_reg_28_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: totalSumOut[28]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  totalSumOut_reg_28_/CK (DFFHQX8TS)       0.00       0.00 r
  totalSumOut_reg_28_/Q (DFFHQX8TS)        0.32       0.32 f
  totalSumOut[28] (out)                    0.00       0.32 f
  data arrival time                                   0.32

  clock clk (rise edge)                    2.00       2.00
  clock network delay (ideal)              0.00       2.00
  output external delay                   -0.05       1.95
  data required time                                  1.95
  -----------------------------------------------------------
  data required time                                  1.95
  data arrival time                                  -0.32
  -----------------------------------------------------------
  slack (MET)                                         1.63


  Startpoint: totalSumOut_reg_27_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: totalSumOut[27]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  totalSumOut_reg_27_/CK (DFFHQX8TS)       0.00       0.00 r
  totalSumOut_reg_27_/Q (DFFHQX8TS)        0.32       0.32 f
  totalSumOut[27] (out)                    0.00       0.32 f
  data arrival time                                   0.32

  clock clk (rise edge)                    2.00       2.00
  clock network delay (ideal)              0.00       2.00
  output external delay                   -0.05       1.95
  data required time                                  1.95
  -----------------------------------------------------------
  data required time                                  1.95
  data arrival time                                  -0.32
  -----------------------------------------------------------
  slack (MET)                                         1.63


  Startpoint: totalSumOut_reg_26_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: totalSumOut[26]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  totalSumOut_reg_26_/CK (DFFHQX8TS)       0.00       0.00 r
  totalSumOut_reg_26_/Q (DFFHQX8TS)        0.32       0.32 f
  totalSumOut[26] (out)                    0.00       0.32 f
  data arrival time                                   0.32

  clock clk (rise edge)                    2.00       2.00
  clock network delay (ideal)              0.00       2.00
  output external delay                   -0.05       1.95
  data required time                                  1.95
  -----------------------------------------------------------
  data required time                                  1.95
  data arrival time                                  -0.32
  -----------------------------------------------------------
  slack (MET)                                         1.63


  Startpoint: totalSumOut_reg_25_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: totalSumOut[25]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  totalSumOut_reg_25_/CK (DFFHQX8TS)       0.00       0.00 r
  totalSumOut_reg_25_/Q (DFFHQX8TS)        0.32       0.32 f
  totalSumOut[25] (out)                    0.00       0.32 f
  data arrival time                                   0.32

  clock clk (rise edge)                    2.00       2.00
  clock network delay (ideal)              0.00       2.00
  output external delay                   -0.05       1.95
  data required time                                  1.95
  -----------------------------------------------------------
  data required time                                  1.95
  data arrival time                                  -0.32
  -----------------------------------------------------------
  slack (MET)                                         1.63


  Startpoint: totalSumOut_reg_24_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: totalSumOut[24]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  totalSumOut_reg_24_/CK (DFFHQX8TS)       0.00       0.00 r
  totalSumOut_reg_24_/Q (DFFHQX8TS)        0.32       0.32 f
  totalSumOut[24] (out)                    0.00       0.32 f
  data arrival time                                   0.32

  clock clk (rise edge)                    2.00       2.00
  clock network delay (ideal)              0.00       2.00
  output external delay                   -0.05       1.95
  data required time                                  1.95
  -----------------------------------------------------------
  data required time                                  1.95
  data arrival time                                  -0.32
  -----------------------------------------------------------
  slack (MET)                                         1.63


  Startpoint: totalSumOut_reg_23_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: totalSumOut[23]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  totalSumOut_reg_23_/CK (DFFHQX8TS)       0.00       0.00 r
  totalSumOut_reg_23_/Q (DFFHQX8TS)        0.32       0.32 f
  totalSumOut[23] (out)                    0.00       0.32 f
  data arrival time                                   0.32

  clock clk (rise edge)                    2.00       2.00
  clock network delay (ideal)              0.00       2.00
  output external delay                   -0.05       1.95
  data required time                                  1.95
  -----------------------------------------------------------
  data required time                                  1.95
  data arrival time                                  -0.32
  -----------------------------------------------------------
  slack (MET)                                         1.63


  Startpoint: totalSumOut_reg_21_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: totalSumOut[21]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  totalSumOut_reg_21_/CK (DFFHQX8TS)       0.00       0.00 r
  totalSumOut_reg_21_/Q (DFFHQX8TS)        0.32       0.32 f
  totalSumOut[21] (out)                    0.00       0.32 f
  data arrival time                                   0.32

  clock clk (rise edge)                    2.00       2.00
  clock network delay (ideal)              0.00       2.00
  output external delay                   -0.05       1.95
  data required time                                  1.95
  -----------------------------------------------------------
  data required time                                  1.95
  data arrival time                                  -0.32
  -----------------------------------------------------------
  slack (MET)                                         1.63


  Startpoint: totalSumOut_reg_20_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: totalSumOut[20]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  totalSumOut_reg_20_/CK (DFFHQX8TS)       0.00       0.00 r
  totalSumOut_reg_20_/Q (DFFHQX8TS)        0.32       0.32 f
  totalSumOut[20] (out)                    0.00       0.32 f
  data arrival time                                   0.32

  clock clk (rise edge)                    2.00       2.00
  clock network delay (ideal)              0.00       2.00
  output external delay                   -0.05       1.95
  data required time                                  1.95
  -----------------------------------------------------------
  data required time                                  1.95
  data arrival time                                  -0.32
  -----------------------------------------------------------
  slack (MET)                                         1.63


  Startpoint: totalSumOut_reg_19_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: totalSumOut[19]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  totalSumOut_reg_19_/CK (DFFHQX8TS)       0.00       0.00 r
  totalSumOut_reg_19_/Q (DFFHQX8TS)        0.32       0.32 f
  totalSumOut[19] (out)                    0.00       0.32 f
  data arrival time                                   0.32

  clock clk (rise edge)                    2.00       2.00
  clock network delay (ideal)              0.00       2.00
  output external delay                   -0.05       1.95
  data required time                                  1.95
  -----------------------------------------------------------
  data required time                                  1.95
  data arrival time                                  -0.32
  -----------------------------------------------------------
  slack (MET)                                         1.63


  Startpoint: totalSumOut_reg_18_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: totalSumOut[18]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  totalSumOut_reg_18_/CK (DFFHQX8TS)       0.00       0.00 r
  totalSumOut_reg_18_/Q (DFFHQX8TS)        0.32       0.32 f
  totalSumOut[18] (out)                    0.00       0.32 f
  data arrival time                                   0.32

  clock clk (rise edge)                    2.00       2.00
  clock network delay (ideal)              0.00       2.00
  output external delay                   -0.05       1.95
  data required time                                  1.95
  -----------------------------------------------------------
  data required time                                  1.95
  data arrival time                                  -0.32
  -----------------------------------------------------------
  slack (MET)                                         1.63


  Startpoint: totalSumOut_reg_16_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: totalSumOut[16]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  totalSumOut_reg_16_/CK (DFFHQX8TS)       0.00       0.00 r
  totalSumOut_reg_16_/Q (DFFHQX8TS)        0.32       0.32 f
  totalSumOut[16] (out)                    0.00       0.32 f
  data arrival time                                   0.32

  clock clk (rise edge)                    2.00       2.00
  clock network delay (ideal)              0.00       2.00
  output external delay                   -0.05       1.95
  data required time                                  1.95
  -----------------------------------------------------------
  data required time                                  1.95
  data arrival time                                  -0.32
  -----------------------------------------------------------
  slack (MET)                                         1.63


  Startpoint: totalSumOut_reg_7_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: totalSumOut[7]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  totalSumOut_reg_7_/CK (MDFFHQX4TS)       0.00       0.00 r
  totalSumOut_reg_7_/Q (MDFFHQX4TS)        0.30       0.30 f
  totalSumOut[7] (out)                     0.00       0.30 f
  data arrival time                                   0.30

  clock clk (rise edge)                    2.00       2.00
  clock network delay (ideal)              0.00       2.00
  output external delay                   -0.05       1.95
  data required time                                  1.95
  -----------------------------------------------------------
  data required time                                  1.95
  data arrival time                                  -0.30
  -----------------------------------------------------------
  slack (MET)                                         1.65


  Startpoint: totalSumOut_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: totalSumOut[1]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  totalSumOut_reg_1_/CK (MDFFHQX4TS)       0.00       0.00 r
  totalSumOut_reg_1_/Q (MDFFHQX4TS)        0.30       0.30 f
  totalSumOut[1] (out)                     0.00       0.30 f
  data arrival time                                   0.30

  clock clk (rise edge)                    2.00       2.00
  clock network delay (ideal)              0.00       2.00
  output external delay                   -0.05       1.95
  data required time                                  1.95
  -----------------------------------------------------------
  data required time                                  1.95
  data arrival time                                  -0.30
  -----------------------------------------------------------
  slack (MET)                                         1.65


  Startpoint: totalSumOut_reg_36_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: totalSumOut[36]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  totalSumOut_reg_36_/CK (DFFHQX4TS)       0.00       0.00 r
  totalSumOut_reg_36_/Q (DFFHQX4TS)        0.28       0.28 f
  totalSumOut[36] (out)                    0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    2.00       2.00
  clock network delay (ideal)              0.00       2.00
  output external delay                   -0.05       1.95
  data required time                                  1.95
  -----------------------------------------------------------
  data required time                                  1.95
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         1.67


  Startpoint: totalSumOut_reg_34_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: totalSumOut[34]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  totalSumOut_reg_34_/CK (DFFHQX4TS)       0.00       0.00 r
  totalSumOut_reg_34_/Q (DFFHQX4TS)        0.28       0.28 f
  totalSumOut[34] (out)                    0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    2.00       2.00
  clock network delay (ideal)              0.00       2.00
  output external delay                   -0.05       1.95
  data required time                                  1.95
  -----------------------------------------------------------
  data required time                                  1.95
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         1.67


  Startpoint: totalSumOut_reg_22_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: totalSumOut[22]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  totalSumOut_reg_22_/CK (DFFHQX4TS)       0.00       0.00 r
  totalSumOut_reg_22_/Q (DFFHQX4TS)        0.28       0.28 f
  totalSumOut[22] (out)                    0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    2.00       2.00
  clock network delay (ideal)              0.00       2.00
  output external delay                   -0.05       1.95
  data required time                                  1.95
  -----------------------------------------------------------
  data required time                                  1.95
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         1.67


1
