Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: E:/Vivado/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 60aa1f8b0b9245e3b26f8b21f0174871 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sim_Mini_CPU_behav xil_defaultlib.sim_Mini_CPU xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port R_S1 [C:/Users/Administor/Desktop/Logical/Design_work/Design_work.srcs/sources_1/new/Mini_CPU.v:84]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port R_S1 [C:/Users/Administor/Desktop/Logical/Design_work/Design_work.srcs/sources_1/new/Mini_CPU.v:92]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port R_S1 [C:/Users/Administor/Desktop/Logical/Design_work/Design_work.srcs/sources_1/new/Mini_CPU.v:100]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port R_S1 [C:/Users/Administor/Desktop/Logical/Design_work/Design_work.srcs/sources_1/new/Mini_CPU.v:77]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [C:/Users/Administor/Desktop/Logical/Design_work/Design_work.srcs/sources_1/new/_74LS283_Adder.v:38]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib._74LS194_Register
Compiling module xil_defaultlib._74LS283_Adder
Compiling module xil_defaultlib._74LS153_MUX
Compiling module xil_defaultlib._74LS139_Dec
Compiling module xil_defaultlib.Mini_CPU
Compiling module xil_defaultlib.sim_Mini_CPU
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot sim_Mini_CPU_behav
