#-----------------------------------------------------------
# Vivado v2017.2 (64-bit)
# SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
# IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
# Start of session at: Fri Apr 20 12:01:27 2018
# Process ID: 7828
# Current directory: C:/Users/matsg17/Desktop/fpga_accelerometer
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent8960 C:\Users\matsg17\Desktop\fpga_accelerometer\fpga_accelerometer.xpr
# Log file: C:/Users/matsg17/Desktop/fpga_accelerometer/vivado.log
# Journal file: C:/Users/matsg17/Desktop/fpga_accelerometer\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/matsg17/Desktop/fpga_accelerometer/fpga_accelerometer.xpr
update_compile_order -fileset sources_1
update_files -from_files C:/Users/matsg17/Desktop/Nexys4DDR_Master.xdc -to_files C:/Users/matsg17/Nexys4DDR_Master.xdc -filesets [get_filesets *]
update_compile_order -fileset sources_1
set_property source_mgmt_mode DisplayOnly [current_project]
launch_simulation
source tb_data_transition.tcl
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
open_hw
connect_hw_server
open_hw_target
set_property PROGRAM.FILE {C:/Users/matsg17/Desktop/fpga_accelerometer/fpga_accelerometer.runs/impl_1/data_transition.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/matsg17/Desktop/fpga_accelerometer/fpga_accelerometer.runs/impl_1/data_transition.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/matsg17/Desktop/fpga_accelerometer/fpga_accelerometer.runs/impl_1/data_transition.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/matsg17/Desktop/fpga_accelerometer/fpga_accelerometer.runs/impl_1/data_transition.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/matsg17/Desktop/fpga_accelerometer/fpga_accelerometer.runs/impl_1/data_transition.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
create_project display C:/Users/matsg17/Desktop/display -part xc7a100tcsg324-1
close_project
create_project decoder C:/Users/matsg17/Desktop/decoder -part xc7a100tcsg324-1
config_webtalk -user on
set_property target_language VHDL [current_project]
close_project
create_project decoder C:/Users/matsg17/Desktop/project/decoder -part xc7a100tcsg324-1
set_property target_language VHDL [current_project]
add_files -fileset constrs_1 -norecurse C:/Users/matsg17/Desktop/Nexys4DDR_Master.xdc
file mkdir C:/Users/matsg17/Desktop/project/decoder/decoder.srcs/sources_1/new
close [ open C:/Users/matsg17/Desktop/project/decoder/decoder.srcs/sources_1/new/decoder.vhd w ]
add_files C:/Users/matsg17/Desktop/project/decoder/decoder.srcs/sources_1/new/decoder.vhd
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
file mkdir C:/Users/matsg17/Desktop/project/decoder/decoder.srcs/sim_1/new
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open C:/Users/matsg17/Desktop/project/decoder/decoder.srcs/sim_1/new/tb_decoder.vhd w ]
add_files -fileset sim_1 C:/Users/matsg17/Desktop/project/decoder/decoder.srcs/sim_1/new/tb_decoder.vhd
update_compile_order -fileset sim_1
current_project fpga_accelerometer
current_project decoder
update_compile_order -fileset sim_1
create_project binary_to_bcd C:/Users/matsg17/Desktop/binary_to_bcd/binary_to_bcd -part xc7k70tfbv676-1
set_property target_language VHDL [current_project]
add_files -norecurse {C:/Users/matsg17/Desktop/binary_to_bcd/binary_to_bcd.srcs/sources_1/new/signed_to_binary.vhd C:/Users/matsg17/Desktop/binary_to_bcd/binary_to_bcd.srcs/sources_1/new/components.vhd}
update_compile_order -fileset sources_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
add_files -fileset sim_1 -norecurse C:/Users/matsg17/Desktop/binary_to_bcd/binary_to_bcd.srcs/sim_1/new/signed_to_binary_tb.vhd
update_compile_order -fileset sim_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top signed_to_binary_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sim_1
launch_simulation
source signed_to_binary_tb.tcl
close_sim
launch_simulation
source signed_to_binary_tb.tcl
close_sim
launch_simulation
source signed_to_binary_tb.tcl
relaunch_sim
relaunch_sim
current_project fpga_accelerometer
current_sim simulation_1
current_project decoder
close_project
current_project fpga_accelerometer
close_sim
close_project
close_sim
