0.7
2020.2
May  7 2023
15:24:31
E:/RISCV_project/RV32i_CPU/RV32i_project/RV32i.sim/sim_1/behav/xsim/glbl.v,1716802458,verilog,,,,glbl,,,,,,,,
E:/RISCV_project/RV32i_CPU/RV32i_source_code/ALU.v,1716802458,verilog,,E:/RISCV_project/RV32i_CPU/RV32i_source_code/Get_rw_regs.v,,ALU,,,,,,,,
E:/RISCV_project/RV32i_CPU/RV32i_source_code/Control_Stall.v,1716821778,verilog,,E:/RISCV_project/RV32i_CPU/RV32i_source_code/REG_EXE_MEM.v,,Control_Stall,,,,,,,,
E:/RISCV_project/RV32i_CPU/RV32i_source_code/Controler.v,1716810834,verilog,,E:/RISCV_project/RV32i_CPU/RV32i_source_code/Regs.v,,Controler,,,,,,,,
E:/RISCV_project/RV32i_CPU/RV32i_source_code/Data_Stall.v,1716802458,verilog,,E:/RISCV_project/RV32i_CPU/RV32i_source_code/REG_MEM_WB.v,,Data_Stall,,,,,,,,
E:/RISCV_project/RV32i_CPU/RV32i_source_code/Get_rw_regs.v,1716802458,verilog,,E:/RISCV_project/RV32i_CPU/RV32i_source_code/Mux2to1b32.v,,Get_rw_regs,,,,,,,,
E:/RISCV_project/RV32i_CPU/RV32i_source_code/ID_Zero_Generator.v,1716802458,verilog,,E:/RISCV_project/RV32i_CPU/RV32i_source_code/Mux4to1b32.v,,ID_Zero_Generator,,,,,,,,
E:/RISCV_project/RV32i_CPU/RV32i_source_code/LUI_or_AUIPC.v,1716802458,verilog,,E:/RISCV_project/RV32i_CPU/RV32i_source_code/REG_ID_EXE.v,,LUI_or_AUIPC,,,,,,,,
E:/RISCV_project/RV32i_CPU/RV32i_source_code/Mux2to1b32.v,1716802458,verilog,,E:/RISCV_project/RV32i_CPU/RV32i_source_code/Controler.v,,Mux2to1b32,,,,,,,,
E:/RISCV_project/RV32i_CPU/RV32i_source_code/Mux4to1b32.v,1716802458,verilog,,E:/RISCV_project/RV32i_CPU/RV32i_source_code/RV32iPCPU.v,,Mux4to1b32,,,,,,,,
E:/RISCV_project/RV32i_CPU/RV32i_source_code/REG32.v,1716802458,verilog,,E:/RISCV_project/RV32i_CPU/RV32i_source_code/LUI_or_AUIPC.v,,REG32,,,,,,,,
E:/RISCV_project/RV32i_CPU/RV32i_source_code/REG_EXE_MEM.v,1716821778,verilog,,E:/RISCV_project/RV32i_CPU/RV32i_source_code/Data_Stall.v,,REG_EXE_MEM,,,,,,,,
E:/RISCV_project/RV32i_CPU/RV32i_source_code/REG_ID_EXE.v,1716810834,verilog,,E:/RISCV_project/RV32i_CPU/RV32i_source_code/ID_Zero_Generator.v,,REG_ID_EXE,,,,,,,,
E:/RISCV_project/RV32i_CPU/RV32i_source_code/REG_IF_ID.v,1716802458,verilog,,E:/RISCV_project/RV32i_CPU/RV32i_source_code/add_32.v,,REG_IF_ID,,,,,,,,
E:/RISCV_project/RV32i_CPU/RV32i_source_code/REG_MEM_WB.v,1716814162,verilog,,E:/RISCV_project/RV32i_CPU/RV32i_source_code/ALU.v,,REG_MEM_WB,,,,,,,,
E:/RISCV_project/RV32i_CPU/RV32i_source_code/RV32iPCPU.v,1716814032,verilog,,E:/RISCV_project/RV32i_CPU/RV32i_source_code/SignExt.v,,RV32iPCPU,,,,,,,,
E:/RISCV_project/RV32i_CPU/RV32i_source_code/Regs.v,1716810182,verilog,,E:/RISCV_project/RV32i_CPU/RV32i_source_code/REG32.v,,Regs,,,,,,,,
E:/RISCV_project/RV32i_CPU/RV32i_source_code/SignExt.v,1716802458,verilog,,E:/RISCV_project/RV32i_CPU/RV32i_source_code/REG_IF_ID.v,,SignExt,,,,,,,,
E:/RISCV_project/RV32i_CPU/RV32i_source_code/Top.v,1716803116,verilog,,,,Top,,,,,,,,
E:/RISCV_project/RV32i_CPU/RV32i_source_code/add_32.v,1716802458,verilog,,E:/RISCV_project/RV32i_CPU/RV32i_source_code/Top.v,,add_32,,,,,,,,
