### RV32I CPU 设计和验证
RTL designs located at `core/vsrc`

#### simulation
install necessary files before simulation:
** install verilator ** check verilator manual.
other librarys:

```
sudo apt install libreadline-dev
```
then, goto core/
```
make sim
```
to run example program.