$date
	Fri Sep 10 03:17:32 2021
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module sugerido1_tb $end
$var wire 1 ! ovrflw $end
$var wire 6 " data_out [5:0] $end
$var reg 1 # clk $end
$var reg 3 $ data1 [2:0] $end
$var reg 3 % data2 [2:0] $end
$var reg 1 & rst $end
$var reg 2 ' sel [1:0] $end
$scope module uut $end
$var wire 1 # clk $end
$var wire 3 ( i_data1 [2:0] $end
$var wire 3 ) i_data2 [2:0] $end
$var wire 1 & i_rst_n $end
$var wire 2 * i_sel [1:0] $end
$var wire 7 + sum [6:0] $end
$var wire 4 , data12 [3:0] $end
$var reg 4 - mux1 [3:0] $end
$var reg 6 . o_data [5:0] $end
$var reg 1 ! o_overflow $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 .
b0 -
b0 ,
b0 +
b0 *
b0 )
b0 (
b0 '
0&
b0 %
b0 $
0#
b0 "
0!
$end
#1000
b10 +
b10 -
1&
b1 '
b1 *
b1 %
b1 )
b10 ,
b1 $
b1 (
1#
#2000
0#
#3000
b100 +
b10 "
b10 .
1#
#4000
0#
#5000
b110 +
b100 "
b100 .
1#
#6000
0#
#7000
b1000 +
b110 "
b110 .
1#
#8000
0#
#9000
b1010 +
b1000 "
b1000 .
1#
#10000
0#
#11000
b1100 +
b1010 "
b1010 .
1#
#12000
0#
#13000
b1110 +
b1100 "
b1100 .
1#
#14000
0#
#15000
b10000 +
b1110 "
b1110 .
1#
#16000
0#
#17000
b10010 +
b10000 "
b10000 .
1#
#18000
0#
#19000
b10100 +
b10010 "
b10010 .
1#
#20000
0#
#21000
b10110 +
b10100 "
b10100 .
1#
#22000
0#
#23000
b11000 +
b10110 "
b10110 .
1#
#24000
0#
#25000
b11010 +
b11000 "
b11000 .
1#
#26000
0#
#27000
b11100 +
b11010 "
b11010 .
1#
#28000
0#
#29000
b11110 +
b11100 "
b11100 .
1#
#30000
0#
#31000
b100000 +
b11110 "
b11110 .
1#
#32000
0#
#33000
b100010 +
b100000 "
b100000 .
1#
#34000
0#
#35000
b100100 +
b100010 "
b100010 .
1#
#36000
0#
#37000
b100110 +
b100100 "
b100100 .
1#
#38000
0#
#39000
b101000 +
b100110 "
b100110 .
1#
#40000
0#
#41000
b101010 +
b101000 "
b101000 .
1#
#42000
0#
#43000
b101100 +
b101010 "
b101010 .
1#
#44000
0#
#45000
b101110 +
b101100 "
b101100 .
1#
#46000
0#
#47000
b110000 +
b101110 "
b101110 .
1#
#48000
0#
#49000
b110010 +
b110000 "
b110000 .
1#
#50000
0#
#51000
b110100 +
b110010 "
b110010 .
1#
#52000
0#
#53000
b110110 +
b110100 "
b110100 .
1#
#54000
0#
#55000
b111000 +
b110110 "
b110110 .
1#
#56000
0#
#57000
b111010 +
b111000 "
b111000 .
1#
#58000
0#
#59000
b111100 +
b111010 "
b111010 .
1#
#60000
0#
#61000
b111110 +
b111100 "
b111100 .
1#
#62000
0#
#63000
b1000000 +
b111110 "
b111110 .
1#
#64000
0#
#65000
1!
b10 +
b0 "
b0 .
1#
#66000
0#
#67000
0!
b100 +
b10 "
b10 .
1#
#68000
0#
#69000
b110 +
b100 "
b100 .
1#
#70000
0#
#71000
b1000 +
b110 "
b110 .
1#
#72000
0#
#73000
b1010 +
b1000 "
b1000 .
1#
#74000
0#
#75000
b1100 +
b1010 "
b1010 .
1#
#76000
0#
#77000
b1110 +
b1100 "
b1100 .
1#
#78000
0#
#79000
b10000 +
b1110 "
b1110 .
1#
#80000
0#
#81000
b10010 +
b10000 "
b10000 .
1#
#82000
0#
#83000
b10100 +
b10010 "
b10010 .
1#
#84000
0#
#85000
b10110 +
b10100 "
b10100 .
1#
#86000
0#
#87000
b11000 +
b10110 "
b10110 .
1#
#88000
0#
#89000
b11010 +
b11000 "
b11000 .
1#
#90000
0#
#91000
b11100 +
b11010 "
b11010 .
1#
#92000
0#
#93000
b11110 +
b11100 "
b11100 .
1#
#94000
0#
#95000
b100000 +
b11110 "
b11110 .
1#
#96000
0#
#97000
b100010 +
b100000 "
b100000 .
1#
#98000
0#
#99000
b100100 +
b100010 "
b100010 .
1#
#100000
0#
#101000
b100110 +
b100100 "
b100100 .
1#
