Time resolution is 1 ps
Note: First byte of RAM: 00402083
Time: 0 ps  Iteration: 0  Process: /testbench/UUT/mem_inst/sim_init_block/line__76  File: C:/Users/ceran/Documents/RTLBoriSoC/RTLBoriSoC.srcs/sources_1/new/mem.vhd
Note: Initializing memory and SoC
Time: 0 ps  Iteration: 0  Process: /testbench/line__86  File: C:/Users/ceran/Documents/RTLBoriSoC/RTLBoriSoC.sim/sim_1/testbench.vhd
Note: Memory and SoC initialized, SoC started
Time: 20 ns  Iteration: 0  Process: /testbench/line__86  File: C:/Users/ceran/Documents/RTLBoriSoC/RTLBoriSoC.sim/sim_1/testbench.vhd
Note: Written to register: 00402083
Time: 30 ns  Iteration: 1  Process: /testbench/UUT/cpu_inst/instr_reg_inst/rising_proc/line__28  File: C:/Users/ceran/Documents/RTLBoriSoC/RTLBoriSoC.srcs/sources_1/new/reg.vhd
Note: Written to register: 84010000208001
Time: 40 ns  Iteration: 1  Process: /testbench/UUT/cpu_inst/decoded_reg_inst/rising_proc/line__28  File: C:/Users/ceran/Documents/RTLBoriSoC/RTLBoriSoC.srcs/sources_1/new/reg.vhd
Note: Written to register: 00000033
Time: 50 ns  Iteration: 1  Process: /testbench/UUT/cpu_inst/regs_inst/\gen_regs(1)\/reg_inst/rising_proc/line__28  File: C:/Users/ceran/Documents/RTLBoriSoC/RTLBoriSoC.srcs/sources_1/new/reg.vhd
Note: Written to register: 00000004
Time: 50 ns  Iteration: 1  Process: /testbench/UUT/cpu_inst/PC_inst/rising_proc/line__28  File: C:/Users/ceran/Documents/RTLBoriSoC/RTLBoriSoC.srcs/sources_1/new/reg.vhd
Note: Written to register: 00402083
Time: 60 ns  Iteration: 1  Process: /testbench/UUT/cpu_inst/regs_inst/\gen_regs(1)\/reg_inst/rising_proc/line__28  File: C:/Users/ceran/Documents/RTLBoriSoC/RTLBoriSoC.srcs/sources_1/new/reg.vhd
Note: Written to register: 00402083
Time: 60 ns  Iteration: 1  Process: /testbench/UUT/cpu_inst/instr_reg_inst/rising_proc/line__28  File: C:/Users/ceran/Documents/RTLBoriSoC/RTLBoriSoC.srcs/sources_1/new/reg.vhd
Note: Written to register: 00402083
Time: 70 ns  Iteration: 1  Process: /testbench/UUT/cpu_inst/regs_inst/\gen_regs(1)\/reg_inst/rising_proc/line__28  File: C:/Users/ceran/Documents/RTLBoriSoC/RTLBoriSoC.srcs/sources_1/new/reg.vhd
Note: Written to register: 84010000208001
Time: 70 ns  Iteration: 1  Process: /testbench/UUT/cpu_inst/decoded_reg_inst/rising_proc/line__28  File: C:/Users/ceran/Documents/RTLBoriSoC/RTLBoriSoC.srcs/sources_1/new/reg.vhd
Note: Instruction fetched: 00000000010000000010000010000011
Time: 80 ns  Iteration: 3  Process: /testbench/line__86  File: C:/Users/ceran/Documents/RTLBoriSoC/RTLBoriSoC.sim/sim_1/testbench.vhd
Note: Trace done
Time: 80 ns  Iteration: 3  Process: /testbench/line__86  File: C:/Users/ceran/Documents/RTLBoriSoC/RTLBoriSoC.sim/sim_1/testbench.vhd
Note: Written to register: 00402083
Time: 80 ns  Iteration: 4  Process: /testbench/UUT/cpu_inst/regs_inst/\gen_regs(1)\/reg_inst/rising_proc/line__28  File: C:/Users/ceran/Documents/RTLBoriSoC/RTLBoriSoC.srcs/sources_1/new/reg.vhd
Note: Written to register: 00000008
Time: 80 ns  Iteration: 4  Process: /testbench/UUT/cpu_inst/PC_inst/rising_proc/line__28  File: C:/Users/ceran/Documents/RTLBoriSoC/RTLBoriSoC.srcs/sources_1/new/reg.vhd
Note: Written to register: 00402083
Time: 90 ns  Iteration: 1  Process: /testbench/UUT/cpu_inst/regs_inst/\gen_regs(1)\/reg_inst/rising_proc/line__28  File: C:/Users/ceran/Documents/RTLBoriSoC/RTLBoriSoC.srcs/sources_1/new/reg.vhd
Note: Written to register: 00000033
Time: 90 ns  Iteration: 1  Process: /testbench/UUT/cpu_inst/instr_reg_inst/rising_proc/line__28  File: C:/Users/ceran/Documents/RTLBoriSoC/RTLBoriSoC.srcs/sources_1/new/reg.vhd
Note: Written to register: 00402083
Time: 100 ns  Iteration: 1  Process: /testbench/UUT/cpu_inst/regs_inst/\gen_regs(1)\/reg_inst/rising_proc/line__28  File: C:/Users/ceran/Documents/RTLBoriSoC/RTLBoriSoC.srcs/sources_1/new/reg.vhd
Note: Written to register: 00000000000000
Time: 100 ns  Iteration: 1  Process: /testbench/UUT/cpu_inst/decoded_reg_inst/rising_proc/line__28  File: C:/Users/ceran/Documents/RTLBoriSoC/RTLBoriSoC.srcs/sources_1/new/reg.vhd
Note: Instruction fetched: 00000000000000000000000000110011
Time: 110 ns  Iteration: 3  Process: /testbench/line__86  File: C:/Users/ceran/Documents/RTLBoriSoC/RTLBoriSoC.sim/sim_1/testbench.vhd
Note: Trace done
Time: 110 ns  Iteration: 3  Process: /testbench/line__86  File: C:/Users/ceran/Documents/RTLBoriSoC/RTLBoriSoC.sim/sim_1/testbench.vhd
Note: Written to register: 0000000C
Time: 110 ns  Iteration: 4  Process: /testbench/UUT/cpu_inst/PC_inst/rising_proc/line__28  File: C:/Users/ceran/Documents/RTLBoriSoC/RTLBoriSoC.srcs/sources_1/new/reg.vhd
Note: Written to register: 00000000
Time: 120 ns  Iteration: 1  Process: /testbench/UUT/cpu_inst/instr_reg_inst/rising_proc/line__28  File: C:/Users/ceran/Documents/RTLBoriSoC/RTLBoriSoC.srcs/sources_1/new/reg.vhd
Note: Written to register: 00000000000000
Time: 130 ns  Iteration: 1  Process: /testbench/UUT/cpu_inst/decoded_reg_inst/rising_proc/line__28  File: C:/Users/ceran/Documents/RTLBoriSoC/RTLBoriSoC.srcs/sources_1/new/reg.vhd
Note: Instruction fetched: 00000000000000000000000000000000
Time: 140 ns  Iteration: 3  Process: /testbench/line__86  File: C:/Users/ceran/Documents/RTLBoriSoC/RTLBoriSoC.sim/sim_1/testbench.vhd
Note: Unknown instruction fetched, exiting testbench: 00000000000000000000000000000000
Time: 140 ns  Iteration: 3  Process: /testbench/line__86  File: C:/Users/ceran/Documents/RTLBoriSoC/RTLBoriSoC.sim/sim_1/testbench.vhd
Note: Testbench completed.
Time: 150 ns  Iteration: 0  Process: /testbench/line__86  File: C:/Users/ceran/Documents/RTLBoriSoC/RTLBoriSoC.sim/sim_1/testbench.vhd
