$date
	Fri Sep 25 10:05:29 2015
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tex $end
$scope module my_mux_if $end
$var wire 1 ! a $end
$var wire 1 " b $end
$var wire 1 # sel $end
$var reg 1 $ y $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0$
0#
0"
0!
$end
#10
1$
1!
#20
0$
0!
#30
1"
#40
1$
1!
#50
1#
#60
0!
#70
0$
0"
#80
1!
#90
1$
1"
#100
0!
#110
