# Miscellaneous files from learning VHDL
## mb_helper3
A really simple custom AXI4 peripheral which was created using Vivado 2020.1 wizard. I did not even include an S00 axi interface, I simply enabled interrupts and it autogenerated 5 memory-mapped registers. However, it's important to note that this IP does not conform to AXI4-Lite interface.
