<stg><name>fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1</name>


<trans_list>

<trans id="95" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="4" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %i_1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:1 %zext_ln30_2_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %zext_ln30_2

]]></Node>
<StgValue><ssdm name="zext_ln30_2_read"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:2 %conv17_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %conv17

]]></Node>
<StgValue><ssdm name="conv17_read"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="63" op_0_bw="32">
<![CDATA[
newFuncRoot:3 %zext_ln30_2_cast = zext i32 %zext_ln30_2_read

]]></Node>
<StgValue><ssdm name="zext_ln30_2_cast"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="64" op_0_bw="32">
<![CDATA[
newFuncRoot:4 %conv17_cast = zext i32 %conv17_read

]]></Node>
<StgValue><ssdm name="conv17_cast"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
newFuncRoot:5 %store_ln0 = store i4 1, i4 %i_1

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:6 %br_ln0 = br void %for.inc25

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
for.inc25:0 %i = load i4 %i_1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc25:1 %icmp_ln23 = icmp_ult  i4 %i, i4 9

]]></Node>
<StgValue><ssdm name="icmp_ln23"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc25:2 %br_ln23 = br i1 %icmp_ln23, void %VITIS_LOOP_34_3.exitStub, void %for.inc25.split

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="1" op_0_bw="4">
<![CDATA[
for.inc25.split:0 %trunc_ln23 = trunc i4 %i

]]></Node>
<StgValue><ssdm name="trunc_ln23"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="1" op_0_bw="1" op_1_bw="4" op_2_bw="32">
<![CDATA[
for.inc25.split:4 %tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i4.i32, i4 %i, i32 2

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="64" op_0_bw="1">
<![CDATA[
for.inc25.split:5 %zext_ln22 = zext i1 %tmp

]]></Node>
<StgValue><ssdm name="zext_ln22"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc25.split:6 %empty = sub i4 9, i4 %i

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="3" op_0_bw="4">
<![CDATA[
for.inc25.split:7 %trunc_ln26 = trunc i4 %empty

]]></Node>
<StgValue><ssdm name="trunc_ln26"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="3" op_0_bw="3" op_1_bw="4" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc25.split:8 %lshr_ln2 = partselect i3 @_ssdm_op_PartSelect.i3.i4.i32.i32, i4 %empty, i32 1, i32 3

]]></Node>
<StgValue><ssdm name="lshr_ln2"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="64" op_0_bw="3">
<![CDATA[
for.inc25.split:9 %zext_ln30_4 = zext i3 %lshr_ln2

]]></Node>
<StgValue><ssdm name="zext_ln30_4"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc25.split:10 %arg1_r_addr = getelementptr i32 %arg1_r, i64 0, i64 %zext_ln30_4

]]></Node>
<StgValue><ssdm name="arg1_r_addr"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="32" op_0_bw="3">
<![CDATA[
for.inc25.split:11 %arg1_r_load = load i3 %arg1_r_addr

]]></Node>
<StgValue><ssdm name="arg1_r_load"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="2" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc25.split:14 %arr_1_addr = getelementptr i64 %arr_1, i64 0, i64 %zext_ln22

]]></Node>
<StgValue><ssdm name="arr_1_addr"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="64" op_0_bw="2">
<![CDATA[
for.inc25.split:15 %arr_1_load = load i2 %arr_1_addr

]]></Node>
<StgValue><ssdm name="arr_1_load"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.inc25.split:18 %add_ln30_1 = add i3 %trunc_ln26, i3 7

]]></Node>
<StgValue><ssdm name="add_ln30_1"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="2" op_0_bw="2" op_1_bw="3" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc25.split:19 %lshr_ln3 = partselect i2 @_ssdm_op_PartSelect.i2.i3.i32.i32, i3 %add_ln30_1, i32 1, i32 2

]]></Node>
<StgValue><ssdm name="lshr_ln3"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="64" op_0_bw="2">
<![CDATA[
for.inc25.split:20 %zext_ln30_6 = zext i2 %lshr_ln3

]]></Node>
<StgValue><ssdm name="zext_ln30_6"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc25.split:21 %arg1_r_1_addr = getelementptr i32 %arg1_r_1, i64 0, i64 %zext_ln30_6

]]></Node>
<StgValue><ssdm name="arg1_r_1_addr"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="2" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc25.split:22 %arr_2_addr = getelementptr i64 %arr_2, i64 0, i64 %zext_ln22

]]></Node>
<StgValue><ssdm name="arr_2_addr"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc25.split:23 %add_ln30_2 = add i4 %empty, i4 14

]]></Node>
<StgValue><ssdm name="add_ln30_2"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="3" op_0_bw="3" op_1_bw="4" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc25.split:24 %lshr_ln30_1 = partselect i3 @_ssdm_op_PartSelect.i3.i4.i32.i32, i4 %add_ln30_2, i32 1, i32 3

]]></Node>
<StgValue><ssdm name="lshr_ln30_1"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="64" op_0_bw="3">
<![CDATA[
for.inc25.split:25 %zext_ln30_7 = zext i3 %lshr_ln30_1

]]></Node>
<StgValue><ssdm name="zext_ln30_7"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc25.split:26 %arg1_r_addr_1 = getelementptr i32 %arg1_r, i64 0, i64 %zext_ln30_7

]]></Node>
<StgValue><ssdm name="arg1_r_addr_1"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="2" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc25.split:27 %arr_3_addr = getelementptr i64 %arr_3, i64 0, i64 %zext_ln22

]]></Node>
<StgValue><ssdm name="arr_3_addr"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc25.split:28 %add_ln29 = add i4 %i, i4 3

]]></Node>
<StgValue><ssdm name="add_ln29"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="2" op_0_bw="2" op_1_bw="4" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc25.split:29 %lshr_ln22_1 = partselect i2 @_ssdm_op_PartSelect.i2.i4.i32.i32, i4 %add_ln29, i32 2, i32 3

]]></Node>
<StgValue><ssdm name="lshr_ln22_1"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="64" op_0_bw="2">
<![CDATA[
for.inc25.split:30 %zext_ln30_8 = zext i2 %lshr_ln22_1

]]></Node>
<StgValue><ssdm name="zext_ln30_8"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc25.split:31 %add_ln30_3 = add i4 %empty, i4 13

]]></Node>
<StgValue><ssdm name="add_ln30_3"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="3" op_0_bw="3" op_1_bw="4" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc25.split:32 %lshr_ln30_2 = partselect i3 @_ssdm_op_PartSelect.i3.i4.i32.i32, i4 %add_ln30_3, i32 1, i32 3

]]></Node>
<StgValue><ssdm name="lshr_ln30_2"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="64" op_0_bw="3">
<![CDATA[
for.inc25.split:33 %zext_ln30_9 = zext i3 %lshr_ln30_2

]]></Node>
<StgValue><ssdm name="zext_ln30_9"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc25.split:34 %arg1_r_1_addr_1 = getelementptr i32 %arg1_r_1, i64 0, i64 %zext_ln30_9

]]></Node>
<StgValue><ssdm name="arg1_r_1_addr_1"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="32" op_0_bw="3">
<![CDATA[
for.inc25.split:35 %arg1_r_1_load = load i3 %arg1_r_1_addr

]]></Node>
<StgValue><ssdm name="arg1_r_1_load"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="3">
<![CDATA[
for.inc25.split:36 %arg1_r_load_1 = load i3 %arg1_r_addr_1

]]></Node>
<StgValue><ssdm name="arg1_r_load_1"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="3">
<![CDATA[
for.inc25.split:39 %arg1_r_1_load_1 = load i3 %arg1_r_1_addr_1

]]></Node>
<StgValue><ssdm name="arg1_r_1_load_1"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="2" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc25.split:40 %arr_addr = getelementptr i64 %arr, i64 0, i64 %zext_ln30_8

]]></Node>
<StgValue><ssdm name="arr_addr"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="64" op_0_bw="2">
<![CDATA[
for.inc25.split:41 %arr_2_load = load i2 %arr_2_addr

]]></Node>
<StgValue><ssdm name="arr_2_load"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="64" op_0_bw="2">
<![CDATA[
for.inc25.split:47 %arr_3_load = load i2 %arr_3_addr

]]></Node>
<StgValue><ssdm name="arr_3_load"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="64" op_0_bw="2">
<![CDATA[
for.inc25.split:50 %arr_load = load i2 %arr_addr

]]></Node>
<StgValue><ssdm name="arr_load"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc25.split:60 %add_ln23 = add i4 %i, i4 4

]]></Node>
<StgValue><ssdm name="add_ln23"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc25.split:61 %store_ln23 = store i4 %add_ln23, i4 %i_1

]]></Node>
<StgValue><ssdm name="store_ln23"/></StgValue>
</operation>

<operation id="86" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="0">
<![CDATA[
VITIS_LOOP_34_3.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="52" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc25.split:1 %specpipeline_ln25 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_3

]]></Node>
<StgValue><ssdm name="specpipeline_ln25"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc25.split:2 %speclooptripcount_ln22 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 2, i64 2, i64 2

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln22"/></StgValue>
</operation>

<operation id="54" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc25.split:3 %specloopname_ln23 = specloopname void @_ssdm_op_SpecLoopName, void @empty_10

]]></Node>
<StgValue><ssdm name="specloopname_ln23"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="32" op_0_bw="3">
<![CDATA[
for.inc25.split:11 %arg1_r_load = load i3 %arg1_r_addr

]]></Node>
<StgValue><ssdm name="arg1_r_load"/></StgValue>
</operation>

<operation id="56" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="64" op_0_bw="32">
<![CDATA[
for.inc25.split:12 %zext_ln30 = zext i32 %arg1_r_load

]]></Node>
<StgValue><ssdm name="zext_ln30"/></StgValue>
</operation>

<operation id="57" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc25.split:13 %mul_ln30 = mul i64 %zext_ln30, i64 %conv17_cast

]]></Node>
<StgValue><ssdm name="mul_ln30"/></StgValue>
</operation>

<operation id="58" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="64" op_0_bw="2">
<![CDATA[
for.inc25.split:15 %arr_1_load = load i2 %arr_1_addr

]]></Node>
<StgValue><ssdm name="arr_1_load"/></StgValue>
</operation>

<operation id="59" st_id="2" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="1">
<![CDATA[
for.inc25.split:16 %tmp_1 = mux i64 @_ssdm_op_Mux.ap_auto.2i64.i1, i64 0, i64 %arr_1_load, i1 %trunc_ln23

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="60" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc25.split:17 %add_ln30 = add i64 %tmp_1, i64 %mul_ln30

]]></Node>
<StgValue><ssdm name="add_ln30"/></StgValue>
</operation>

<operation id="61" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="32" op_0_bw="3">
<![CDATA[
for.inc25.split:35 %arg1_r_1_load = load i3 %arg1_r_1_addr

]]></Node>
<StgValue><ssdm name="arg1_r_1_load"/></StgValue>
</operation>

<operation id="62" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="3">
<![CDATA[
for.inc25.split:36 %arg1_r_load_1 = load i3 %arg1_r_addr_1

]]></Node>
<StgValue><ssdm name="arg1_r_load_1"/></StgValue>
</operation>

<operation id="63" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="64" op_0_bw="32">
<![CDATA[
for.inc25.split:37 %zext_ln30_1 = zext i32 %arg1_r_load_1

]]></Node>
<StgValue><ssdm name="zext_ln30_1"/></StgValue>
</operation>

<operation id="64" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc25.split:38 %mul_ln30_1 = mul i64 %zext_ln30_1, i64 %conv17_cast

]]></Node>
<StgValue><ssdm name="mul_ln30_1"/></StgValue>
</operation>

<operation id="65" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="3">
<![CDATA[
for.inc25.split:39 %arg1_r_1_load_1 = load i3 %arg1_r_1_addr_1

]]></Node>
<StgValue><ssdm name="arg1_r_1_load_1"/></StgValue>
</operation>

<operation id="66" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="64" op_0_bw="2">
<![CDATA[
for.inc25.split:41 %arr_2_load = load i2 %arr_2_addr

]]></Node>
<StgValue><ssdm name="arr_2_load"/></StgValue>
</operation>

<operation id="67" st_id="2" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="1">
<![CDATA[
for.inc25.split:42 %tmp_5 = mux i64 @_ssdm_op_Mux.ap_auto.2i64.i1, i64 0, i64 %arr_2_load, i1 %trunc_ln23

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="68" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="63" op_0_bw="32">
<![CDATA[
for.inc25.split:43 %zext_ln30_3 = zext i32 %arg1_r_1_load

]]></Node>
<StgValue><ssdm name="zext_ln30_3"/></StgValue>
</operation>

<operation id="69" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
for.inc25.split:44 %mul_ln30_2 = mul i63 %zext_ln30_2_cast, i63 %zext_ln30_3

]]></Node>
<StgValue><ssdm name="mul_ln30_2"/></StgValue>
</operation>

<operation id="70" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="64" op_0_bw="64" op_1_bw="63" op_2_bw="1">
<![CDATA[
for.inc25.split:45 %shl_ln = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i63.i1, i63 %mul_ln30_2, i1 0

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="71" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc25.split:46 %add_ln30_4 = add i64 %tmp_5, i64 %shl_ln

]]></Node>
<StgValue><ssdm name="add_ln30_4"/></StgValue>
</operation>

<operation id="72" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="64" op_0_bw="2">
<![CDATA[
for.inc25.split:47 %arr_3_load = load i2 %arr_3_addr

]]></Node>
<StgValue><ssdm name="arr_3_load"/></StgValue>
</operation>

<operation id="73" st_id="2" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="1">
<![CDATA[
for.inc25.split:48 %tmp_6 = mux i64 @_ssdm_op_Mux.ap_auto.2i64.i1, i64 0, i64 %arr_3_load, i1 %trunc_ln23

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="74" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc25.split:49 %add_ln30_5 = add i64 %tmp_6, i64 %mul_ln30_1

]]></Node>
<StgValue><ssdm name="add_ln30_5"/></StgValue>
</operation>

<operation id="75" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="64" op_0_bw="2">
<![CDATA[
for.inc25.split:50 %arr_load = load i2 %arr_addr

]]></Node>
<StgValue><ssdm name="arr_load"/></StgValue>
</operation>

<operation id="76" st_id="2" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="1">
<![CDATA[
for.inc25.split:51 %tmp_7 = mux i64 @_ssdm_op_Mux.ap_auto.2i64.i1, i64 0, i64 %arr_load, i1 %trunc_ln23

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="77" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="63" op_0_bw="32">
<![CDATA[
for.inc25.split:52 %zext_ln30_5 = zext i32 %arg1_r_1_load_1

]]></Node>
<StgValue><ssdm name="zext_ln30_5"/></StgValue>
</operation>

<operation id="78" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
for.inc25.split:53 %mul_ln30_3 = mul i63 %zext_ln30_2_cast, i63 %zext_ln30_5

]]></Node>
<StgValue><ssdm name="mul_ln30_3"/></StgValue>
</operation>

<operation id="79" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="64" op_0_bw="64" op_1_bw="63" op_2_bw="1">
<![CDATA[
for.inc25.split:54 %shl_ln30_1 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i63.i1, i63 %mul_ln30_3, i1 0

]]></Node>
<StgValue><ssdm name="shl_ln30_1"/></StgValue>
</operation>

<operation id="80" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc25.split:55 %add_ln30_6 = add i64 %tmp_7, i64 %shl_ln30_1

]]></Node>
<StgValue><ssdm name="add_ln30_6"/></StgValue>
</operation>

<operation id="81" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="0" op_0_bw="64" op_1_bw="2" op_2_bw="0">
<![CDATA[
for.inc25.split:56 %store_ln30 = store i64 %add_ln30, i2 %arr_1_addr

]]></Node>
<StgValue><ssdm name="store_ln30"/></StgValue>
</operation>

<operation id="82" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="0" op_0_bw="64" op_1_bw="2" op_2_bw="0">
<![CDATA[
for.inc25.split:57 %store_ln30 = store i64 %add_ln30_4, i2 %arr_2_addr

]]></Node>
<StgValue><ssdm name="store_ln30"/></StgValue>
</operation>

<operation id="83" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="0" op_0_bw="64" op_1_bw="2" op_2_bw="0">
<![CDATA[
for.inc25.split:58 %store_ln30 = store i64 %add_ln30_5, i2 %arr_3_addr

]]></Node>
<StgValue><ssdm name="store_ln30"/></StgValue>
</operation>

<operation id="84" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="0" op_0_bw="64" op_1_bw="2" op_2_bw="0">
<![CDATA[
for.inc25.split:59 %store_ln30 = store i64 %add_ln30_6, i2 %arr_addr

]]></Node>
<StgValue><ssdm name="store_ln30"/></StgValue>
</operation>

<operation id="85" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="0" op_0_bw="0">
<![CDATA[
for.inc25.split:62 %br_ln23 = br void %for.inc25

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="96" name="arr_3" dir="2" iftype="1">
<core>RAM</core><StgValue><ssdm name="arr_3"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</port>
<port id="97" name="arr_2" dir="2" iftype="1">
<core>RAM</core><StgValue><ssdm name="arr_2"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</port>
<port id="98" name="arr_1" dir="2" iftype="1">
<core>RAM</core><StgValue><ssdm name="arr_1"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</port>
<port id="99" name="arr" dir="2" iftype="1">
<core>RAM</core><StgValue><ssdm name="arr"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</port>
<port id="100" name="arg1_r" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="arg1_r"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</port>
<port id="101" name="conv17" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="conv17"/></StgValue>
</port>
<port id="102" name="arg1_r_1" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="arg1_r_1"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</port>
<port id="103" name="zext_ln30_2" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="zext_ln30_2"/></StgValue>
</port>
</ports>


<dataflows>
<dataflow id="105" from="StgValue_104" to="i_1" fromId="104" toId="5">
</dataflow>
<dataflow id="107" from="_ssdm_op_Read.ap_auto.i32" to="zext_ln30_2_read" fromId="106" toId="6">
</dataflow>
<dataflow id="108" from="zext_ln30_2" to="zext_ln30_2_read" fromId="103" toId="6">
</dataflow>
<dataflow id="109" from="_ssdm_op_Read.ap_auto.i32" to="conv17_read" fromId="106" toId="7">
</dataflow>
<dataflow id="110" from="conv17" to="conv17_read" fromId="101" toId="7">
</dataflow>
<dataflow id="111" from="zext_ln30_2_read" to="zext_ln30_2_cast" fromId="6" toId="8">
</dataflow>
<dataflow id="112" from="conv17_read" to="conv17_cast" fromId="7" toId="9">
</dataflow>
<dataflow id="114" from="StgValue_113" to="store_ln0" fromId="113" toId="10">
</dataflow>
<dataflow id="115" from="i_1" to="store_ln0" fromId="5" toId="10">
</dataflow>
<dataflow id="116" from="i_1" to="i" fromId="5" toId="12">
</dataflow>
<dataflow id="117" from="i" to="icmp_ln23" fromId="12" toId="13">
</dataflow>
<dataflow id="119" from="StgValue_118" to="icmp_ln23" fromId="118" toId="13">
</dataflow>
<dataflow id="120" from="icmp_ln23" to="br_ln23" fromId="13" toId="14">
</dataflow>
<dataflow id="121" from="i" to="trunc_ln23" fromId="12" toId="15">
</dataflow>
<dataflow id="123" from="_ssdm_op_BitSelect.i1.i4.i32" to="tmp" fromId="122" toId="16">
</dataflow>
<dataflow id="124" from="i" to="tmp" fromId="12" toId="16">
</dataflow>
<dataflow id="126" from="StgValue_125" to="tmp" fromId="125" toId="16">
</dataflow>
<dataflow id="127" from="tmp" to="zext_ln22" fromId="16" toId="17">
</dataflow>
<dataflow id="128" from="StgValue_118" to="empty" fromId="118" toId="18">
</dataflow>
<dataflow id="129" from="i" to="empty" fromId="12" toId="18">
</dataflow>
<dataflow id="130" from="empty" to="trunc_ln26" fromId="18" toId="19">
</dataflow>
<dataflow id="132" from="_ssdm_op_PartSelect.i3.i4.i32.i32" to="lshr_ln2" fromId="131" toId="20">
</dataflow>
<dataflow id="133" from="empty" to="lshr_ln2" fromId="18" toId="20">
</dataflow>
<dataflow id="134" from="StgValue_104" to="lshr_ln2" fromId="104" toId="20">
</dataflow>
<dataflow id="136" from="StgValue_135" to="lshr_ln2" fromId="135" toId="20">
</dataflow>
<dataflow id="137" from="lshr_ln2" to="zext_ln30_4" fromId="20" toId="21">
</dataflow>
<dataflow id="138" from="arg1_r" to="arg1_r_addr" fromId="100" toId="22">
</dataflow>
<dataflow id="140" from="StgValue_139" to="arg1_r_addr" fromId="139" toId="22">
</dataflow>
<dataflow id="141" from="zext_ln30_4" to="arg1_r_addr" fromId="21" toId="22">
</dataflow>
<dataflow id="142" from="arg1_r_addr" to="arg1_r_load" fromId="22" toId="23">
</dataflow>
<dataflow id="143" from="arr_1" to="arr_1_addr" fromId="98" toId="24">
</dataflow>
<dataflow id="144" from="StgValue_139" to="arr_1_addr" fromId="139" toId="24">
</dataflow>
<dataflow id="145" from="zext_ln22" to="arr_1_addr" fromId="17" toId="24">
</dataflow>
<dataflow id="146" from="arr_1_addr" to="arr_1_load" fromId="24" toId="25">
</dataflow>
<dataflow id="147" from="trunc_ln26" to="add_ln30_1" fromId="19" toId="26">
</dataflow>
<dataflow id="149" from="StgValue_148" to="add_ln30_1" fromId="148" toId="26">
</dataflow>
<dataflow id="151" from="_ssdm_op_PartSelect.i2.i3.i32.i32" to="lshr_ln3" fromId="150" toId="27">
</dataflow>
<dataflow id="152" from="add_ln30_1" to="lshr_ln3" fromId="26" toId="27">
</dataflow>
<dataflow id="153" from="StgValue_104" to="lshr_ln3" fromId="104" toId="27">
</dataflow>
<dataflow id="154" from="StgValue_125" to="lshr_ln3" fromId="125" toId="27">
</dataflow>
<dataflow id="155" from="lshr_ln3" to="zext_ln30_6" fromId="27" toId="28">
</dataflow>
<dataflow id="156" from="arg1_r_1" to="arg1_r_1_addr" fromId="102" toId="29">
</dataflow>
<dataflow id="157" from="StgValue_139" to="arg1_r_1_addr" fromId="139" toId="29">
</dataflow>
<dataflow id="158" from="zext_ln30_6" to="arg1_r_1_addr" fromId="28" toId="29">
</dataflow>
<dataflow id="159" from="arr_2" to="arr_2_addr" fromId="97" toId="30">
</dataflow>
<dataflow id="160" from="StgValue_139" to="arr_2_addr" fromId="139" toId="30">
</dataflow>
<dataflow id="161" from="zext_ln22" to="arr_2_addr" fromId="17" toId="30">
</dataflow>
<dataflow id="162" from="empty" to="add_ln30_2" fromId="18" toId="31">
</dataflow>
<dataflow id="164" from="StgValue_163" to="add_ln30_2" fromId="163" toId="31">
</dataflow>
<dataflow id="165" from="_ssdm_op_PartSelect.i3.i4.i32.i32" to="lshr_ln30_1" fromId="131" toId="32">
</dataflow>
<dataflow id="166" from="add_ln30_2" to="lshr_ln30_1" fromId="31" toId="32">
</dataflow>
<dataflow id="167" from="StgValue_104" to="lshr_ln30_1" fromId="104" toId="32">
</dataflow>
<dataflow id="168" from="StgValue_135" to="lshr_ln30_1" fromId="135" toId="32">
</dataflow>
<dataflow id="169" from="lshr_ln30_1" to="zext_ln30_7" fromId="32" toId="33">
</dataflow>
<dataflow id="170" from="arg1_r" to="arg1_r_addr_1" fromId="100" toId="34">
</dataflow>
<dataflow id="171" from="StgValue_139" to="arg1_r_addr_1" fromId="139" toId="34">
</dataflow>
<dataflow id="172" from="zext_ln30_7" to="arg1_r_addr_1" fromId="33" toId="34">
</dataflow>
<dataflow id="173" from="arr_3" to="arr_3_addr" fromId="96" toId="35">
</dataflow>
<dataflow id="174" from="StgValue_139" to="arr_3_addr" fromId="139" toId="35">
</dataflow>
<dataflow id="175" from="zext_ln22" to="arr_3_addr" fromId="17" toId="35">
</dataflow>
<dataflow id="176" from="i" to="add_ln29" fromId="12" toId="36">
</dataflow>
<dataflow id="178" from="StgValue_177" to="add_ln29" fromId="177" toId="36">
</dataflow>
<dataflow id="180" from="_ssdm_op_PartSelect.i2.i4.i32.i32" to="lshr_ln22_1" fromId="179" toId="37">
</dataflow>
<dataflow id="181" from="add_ln29" to="lshr_ln22_1" fromId="36" toId="37">
</dataflow>
<dataflow id="182" from="StgValue_125" to="lshr_ln22_1" fromId="125" toId="37">
</dataflow>
<dataflow id="183" from="StgValue_135" to="lshr_ln22_1" fromId="135" toId="37">
</dataflow>
<dataflow id="184" from="lshr_ln22_1" to="zext_ln30_8" fromId="37" toId="38">
</dataflow>
<dataflow id="185" from="empty" to="add_ln30_3" fromId="18" toId="39">
</dataflow>
<dataflow id="187" from="StgValue_186" to="add_ln30_3" fromId="186" toId="39">
</dataflow>
<dataflow id="188" from="_ssdm_op_PartSelect.i3.i4.i32.i32" to="lshr_ln30_2" fromId="131" toId="40">
</dataflow>
<dataflow id="189" from="add_ln30_3" to="lshr_ln30_2" fromId="39" toId="40">
</dataflow>
<dataflow id="190" from="StgValue_104" to="lshr_ln30_2" fromId="104" toId="40">
</dataflow>
<dataflow id="191" from="StgValue_135" to="lshr_ln30_2" fromId="135" toId="40">
</dataflow>
<dataflow id="192" from="lshr_ln30_2" to="zext_ln30_9" fromId="40" toId="41">
</dataflow>
<dataflow id="193" from="arg1_r_1" to="arg1_r_1_addr_1" fromId="102" toId="42">
</dataflow>
<dataflow id="194" from="StgValue_139" to="arg1_r_1_addr_1" fromId="139" toId="42">
</dataflow>
<dataflow id="195" from="zext_ln30_9" to="arg1_r_1_addr_1" fromId="41" toId="42">
</dataflow>
<dataflow id="196" from="arg1_r_1_addr" to="arg1_r_1_load" fromId="29" toId="43">
</dataflow>
<dataflow id="197" from="arg1_r_addr_1" to="arg1_r_load_1" fromId="34" toId="44">
</dataflow>
<dataflow id="198" from="arg1_r_1_addr_1" to="arg1_r_1_load_1" fromId="42" toId="45">
</dataflow>
<dataflow id="199" from="arr" to="arr_addr" fromId="99" toId="46">
</dataflow>
<dataflow id="200" from="StgValue_139" to="arr_addr" fromId="139" toId="46">
</dataflow>
<dataflow id="201" from="zext_ln30_8" to="arr_addr" fromId="38" toId="46">
</dataflow>
<dataflow id="202" from="arr_2_addr" to="arr_2_load" fromId="30" toId="47">
</dataflow>
<dataflow id="203" from="arr_3_addr" to="arr_3_load" fromId="35" toId="48">
</dataflow>
<dataflow id="204" from="arr_addr" to="arr_load" fromId="46" toId="49">
</dataflow>
<dataflow id="205" from="i" to="add_ln23" fromId="12" toId="50">
</dataflow>
<dataflow id="207" from="StgValue_206" to="add_ln23" fromId="206" toId="50">
</dataflow>
<dataflow id="208" from="add_ln23" to="store_ln23" fromId="50" toId="51">
</dataflow>
<dataflow id="209" from="i_1" to="store_ln23" fromId="5" toId="51">
</dataflow>
<dataflow id="211" from="_ssdm_op_SpecPipeline" to="specpipeline_ln25" fromId="210" toId="52">
</dataflow>
<dataflow id="212" from="StgValue_104" to="specpipeline_ln25" fromId="104" toId="52">
</dataflow>
<dataflow id="214" from="StgValue_213" to="specpipeline_ln25" fromId="213" toId="52">
</dataflow>
<dataflow id="215" from="StgValue_213" to="specpipeline_ln25" fromId="213" toId="52">
</dataflow>
<dataflow id="216" from="StgValue_213" to="specpipeline_ln25" fromId="213" toId="52">
</dataflow>
<dataflow id="218" from="empty_3" to="specpipeline_ln25" fromId="217" toId="52">
</dataflow>
<dataflow id="220" from="_ssdm_op_SpecLoopTripCount" to="speclooptripcount_ln22" fromId="219" toId="53">
</dataflow>
<dataflow id="222" from="StgValue_221" to="speclooptripcount_ln22" fromId="221" toId="53">
</dataflow>
<dataflow id="223" from="StgValue_221" to="speclooptripcount_ln22" fromId="221" toId="53">
</dataflow>
<dataflow id="224" from="StgValue_221" to="speclooptripcount_ln22" fromId="221" toId="53">
</dataflow>
<dataflow id="226" from="_ssdm_op_SpecLoopName" to="specloopname_ln23" fromId="225" toId="54">
</dataflow>
<dataflow id="228" from="empty_10" to="specloopname_ln23" fromId="227" toId="54">
</dataflow>
<dataflow id="229" from="arg1_r_addr" to="arg1_r_load" fromId="22" toId="55">
</dataflow>
<dataflow id="230" from="arg1_r_load" to="zext_ln30" fromId="55" toId="56">
</dataflow>
<dataflow id="231" from="zext_ln30" to="mul_ln30" fromId="56" toId="57">
</dataflow>
<dataflow id="232" from="conv17_cast" to="mul_ln30" fromId="9" toId="57">
</dataflow>
<dataflow id="233" from="arr_1_addr" to="arr_1_load" fromId="24" toId="58">
</dataflow>
<dataflow id="235" from="_ssdm_op_Mux.ap_auto.2i64.i1" to="tmp_1" fromId="234" toId="59">
</dataflow>
<dataflow id="237" from="StgValue_236" to="tmp_1" fromId="236" toId="59">
</dataflow>
<dataflow id="238" from="arr_1_load" to="tmp_1" fromId="58" toId="59">
</dataflow>
<dataflow id="239" from="trunc_ln23" to="tmp_1" fromId="15" toId="59">
</dataflow>
<dataflow id="240" from="tmp_1" to="add_ln30" fromId="59" toId="60">
</dataflow>
<dataflow id="241" from="mul_ln30" to="add_ln30" fromId="57" toId="60">
</dataflow>
<dataflow id="242" from="arg1_r_1_addr" to="arg1_r_1_load" fromId="29" toId="61">
</dataflow>
<dataflow id="243" from="arg1_r_addr_1" to="arg1_r_load_1" fromId="34" toId="62">
</dataflow>
<dataflow id="244" from="arg1_r_load_1" to="zext_ln30_1" fromId="62" toId="63">
</dataflow>
<dataflow id="245" from="zext_ln30_1" to="mul_ln30_1" fromId="63" toId="64">
</dataflow>
<dataflow id="246" from="conv17_cast" to="mul_ln30_1" fromId="9" toId="64">
</dataflow>
<dataflow id="247" from="arg1_r_1_addr_1" to="arg1_r_1_load_1" fromId="42" toId="65">
</dataflow>
<dataflow id="248" from="arr_2_addr" to="arr_2_load" fromId="30" toId="66">
</dataflow>
<dataflow id="249" from="_ssdm_op_Mux.ap_auto.2i64.i1" to="tmp_5" fromId="234" toId="67">
</dataflow>
<dataflow id="250" from="StgValue_236" to="tmp_5" fromId="236" toId="67">
</dataflow>
<dataflow id="251" from="arr_2_load" to="tmp_5" fromId="66" toId="67">
</dataflow>
<dataflow id="252" from="trunc_ln23" to="tmp_5" fromId="15" toId="67">
</dataflow>
<dataflow id="253" from="arg1_r_1_load" to="zext_ln30_3" fromId="61" toId="68">
</dataflow>
<dataflow id="254" from="zext_ln30_2_cast" to="mul_ln30_2" fromId="8" toId="69">
</dataflow>
<dataflow id="255" from="zext_ln30_3" to="mul_ln30_2" fromId="68" toId="69">
</dataflow>
<dataflow id="257" from="_ssdm_op_BitConcatenate.i64.i63.i1" to="shl_ln" fromId="256" toId="70">
</dataflow>
<dataflow id="258" from="mul_ln30_2" to="shl_ln" fromId="69" toId="70">
</dataflow>
<dataflow id="260" from="StgValue_259" to="shl_ln" fromId="259" toId="70">
</dataflow>
<dataflow id="261" from="tmp_5" to="add_ln30_4" fromId="67" toId="71">
</dataflow>
<dataflow id="262" from="shl_ln" to="add_ln30_4" fromId="70" toId="71">
</dataflow>
<dataflow id="263" from="arr_3_addr" to="arr_3_load" fromId="35" toId="72">
</dataflow>
<dataflow id="264" from="_ssdm_op_Mux.ap_auto.2i64.i1" to="tmp_6" fromId="234" toId="73">
</dataflow>
<dataflow id="265" from="StgValue_236" to="tmp_6" fromId="236" toId="73">
</dataflow>
<dataflow id="266" from="arr_3_load" to="tmp_6" fromId="72" toId="73">
</dataflow>
<dataflow id="267" from="trunc_ln23" to="tmp_6" fromId="15" toId="73">
</dataflow>
<dataflow id="268" from="tmp_6" to="add_ln30_5" fromId="73" toId="74">
</dataflow>
<dataflow id="269" from="mul_ln30_1" to="add_ln30_5" fromId="64" toId="74">
</dataflow>
<dataflow id="270" from="arr_addr" to="arr_load" fromId="46" toId="75">
</dataflow>
<dataflow id="271" from="_ssdm_op_Mux.ap_auto.2i64.i1" to="tmp_7" fromId="234" toId="76">
</dataflow>
<dataflow id="272" from="StgValue_236" to="tmp_7" fromId="236" toId="76">
</dataflow>
<dataflow id="273" from="arr_load" to="tmp_7" fromId="75" toId="76">
</dataflow>
<dataflow id="274" from="trunc_ln23" to="tmp_7" fromId="15" toId="76">
</dataflow>
<dataflow id="275" from="arg1_r_1_load_1" to="zext_ln30_5" fromId="65" toId="77">
</dataflow>
<dataflow id="276" from="zext_ln30_2_cast" to="mul_ln30_3" fromId="8" toId="78">
</dataflow>
<dataflow id="277" from="zext_ln30_5" to="mul_ln30_3" fromId="77" toId="78">
</dataflow>
<dataflow id="278" from="_ssdm_op_BitConcatenate.i64.i63.i1" to="shl_ln30_1" fromId="256" toId="79">
</dataflow>
<dataflow id="279" from="mul_ln30_3" to="shl_ln30_1" fromId="78" toId="79">
</dataflow>
<dataflow id="280" from="StgValue_259" to="shl_ln30_1" fromId="259" toId="79">
</dataflow>
<dataflow id="281" from="tmp_7" to="add_ln30_6" fromId="76" toId="80">
</dataflow>
<dataflow id="282" from="shl_ln30_1" to="add_ln30_6" fromId="79" toId="80">
</dataflow>
<dataflow id="283" from="add_ln30" to="store_ln30" fromId="60" toId="81">
</dataflow>
<dataflow id="284" from="arr_1_addr" to="store_ln30" fromId="24" toId="81">
</dataflow>
<dataflow id="285" from="add_ln30_4" to="store_ln30" fromId="71" toId="82">
</dataflow>
<dataflow id="286" from="arr_2_addr" to="store_ln30" fromId="30" toId="82">
</dataflow>
<dataflow id="287" from="add_ln30_5" to="store_ln30" fromId="74" toId="83">
</dataflow>
<dataflow id="288" from="arr_3_addr" to="store_ln30" fromId="35" toId="83">
</dataflow>
<dataflow id="289" from="add_ln30_6" to="store_ln30" fromId="80" toId="84">
</dataflow>
<dataflow id="290" from="arr_addr" to="store_ln30" fromId="46" toId="84">
</dataflow>
<dataflow id="291" from="icmp_ln23" to="StgValue_2" fromId="13" toId="2">
</dataflow>
</dataflows>


</stg>
