

Implementation tool: Xilinx Vivado v.2018.3
Project:             hls_wrapped_mmult_prj
Solution:            solution3_2
Device target:       xc7z020clg484-1
Report date:         Wed Apr 17 16:36:03 -0400 2024

#=== Post-Implementation Resource usage ===
SLICE:         2483
LUT:           6976
FF:            5915
DSP:              0
BRAM:            96
SRL:           2203
#=== Final timing ===
CP required:    10.000
CP achieved post-synthesis:    6.938
CP achieved post-implementation:    9.794
Timing met
