
*** Running vivado
    with args -log design_1_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source design_1_wrapper.tcl -notrace


****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:54:30 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source design_1_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/iyasnyy/Desktop/Practica_final'.
WARNING: [IP_Flow 19-3656] If you move the project, the path for repository '/home/iyasnyy/Desktop/Practica_final' may become invalid. A better location for the repository would be in a path adjacent to the project. (Current project location is '/home/iyasnyy/Desktop/Practica_final/Aplicacion_Final/Aplicacion_Final.runs/impl_1'.)
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2017.4/data/ip'.
Command: link_design -top design_1_wrapper -part xc7z020clg484-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint '/home/iyasnyy/Desktop/Practica_final/Aplicacion_Final/Aplicacion_Final.srcs/sources_1/bd/design_1/ip/design_1_axi_encoder_0_0/design_1_axi_encoder_0_0.dcp' for cell 'design_1_i/axi_encoder_0'
INFO: [Project 1-454] Reading design checkpoint '/home/iyasnyy/Desktop/Practica_final/Aplicacion_Final/Aplicacion_Final.srcs/sources_1/bd/design_1/ip/design_1_axi_pwm_generator_0_0/design_1_axi_pwm_generator_0_0.dcp' for cell 'design_1_i/axi_pwm_generator_0'
INFO: [Project 1-454] Reading design checkpoint '/home/iyasnyy/Desktop/Practica_final/Aplicacion_Final/Aplicacion_Final.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.dcp' for cell 'design_1_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint '/home/iyasnyy/Desktop/Practica_final/Aplicacion_Final/Aplicacion_Final.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0.dcp' for cell 'design_1_i/rst_ps7_0_100M'
INFO: [Project 1-454] Reading design checkpoint '/home/iyasnyy/Desktop/Practica_final/Aplicacion_Final/Aplicacion_Final.srcs/sources_1/bd/design_1/ip/design_1_xlconcat_0_0/design_1_xlconcat_0_0.dcp' for cell 'design_1_i/xlconcat_0'
INFO: [Project 1-454] Reading design checkpoint '/home/iyasnyy/Desktop/Practica_final/Aplicacion_Final/Aplicacion_Final.srcs/sources_1/bd/design_1/ip/design_1_xbar_0/design_1_xbar_0.dcp' for cell 'design_1_i/ps7_0_axi_periph/xbar'
INFO: [Project 1-454] Reading design checkpoint '/home/iyasnyy/Desktop/Practica_final/Aplicacion_Final/Aplicacion_Final.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0.dcp' for cell 'design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc'
INFO: [Netlist 29-17] Analyzing 53 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.4
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/iyasnyy/Desktop/Practica_final/Aplicacion_Final/Aplicacion_Final.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
Finished Parsing XDC File [/home/iyasnyy/Desktop/Practica_final/Aplicacion_Final/Aplicacion_Final.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
Parsing XDC File [/home/iyasnyy/Desktop/Practica_final/Aplicacion_Final/Aplicacion_Final.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0_board.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [/home/iyasnyy/Desktop/Practica_final/Aplicacion_Final/Aplicacion_Final.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0_board.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
Parsing XDC File [/home/iyasnyy/Desktop/Practica_final/Aplicacion_Final/Aplicacion_Final.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [/home/iyasnyy/Desktop/Practica_final/Aplicacion_Final/Aplicacion_Final.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
Parsing XDC File [/home/iyasnyy/Desktop/Practica_final/Aplicacion_Final/Aplicacion_Final.srcs/constrs_1/new/pinout.xdc]
Finished Parsing XDC File [/home/iyasnyy/Desktop/Practica_final/Aplicacion_Final/Aplicacion_Final.srcs/constrs_1/new/pinout.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

17 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:26 . Memory (MB): peak = 1793.879 ; gain = 371.410 ; free physical = 9032 ; free virtual = 28993
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1873.898 ; gain = 80.020 ; free physical = 9019 ; free virtual = 28979
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 239f33f78

Time (s): cpu = 00:00:00.28 ; elapsed = 00:00:00.14 . Memory (MB): peak = 2325.391 ; gain = 0.000 ; free physical = 8523 ; free virtual = 28486
INFO: [Opt 31-389] Phase Retarget created 6 cells and removed 35 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 239f33f78

Time (s): cpu = 00:00:00.32 ; elapsed = 00:00:00.18 . Memory (MB): peak = 2325.391 ; gain = 0.000 ; free physical = 8523 ; free virtual = 28485
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 1b3b71223

Time (s): cpu = 00:00:00.59 ; elapsed = 00:00:00.45 . Memory (MB): peak = 2325.391 ; gain = 0.000 ; free physical = 8521 ; free virtual = 28484
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 316 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 1b3b71223

Time (s): cpu = 00:00:00.64 ; elapsed = 00:00:00.50 . Memory (MB): peak = 2325.391 ; gain = 0.000 ; free physical = 8521 ; free virtual = 28483
INFO: [Opt 31-389] Phase BUFG optimization created 0 cells and removed 0 cells

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 1b3b71223

Time (s): cpu = 00:00:00.73 ; elapsed = 00:00:00.59 . Memory (MB): peak = 2325.391 ; gain = 0.000 ; free physical = 8521 ; free virtual = 28483
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2325.391 ; gain = 0.000 ; free physical = 8521 ; free virtual = 28483
Ending Logic Optimization Task | Checksum: 229e74992

Time (s): cpu = 00:00:00.89 ; elapsed = 00:00:00.75 . Memory (MB): peak = 2325.391 ; gain = 0.000 ; free physical = 8521 ; free virtual = 28483

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 15bea23bf

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2325.391 ; gain = 0.000 ; free physical = 8521 ; free virtual = 28483
INFO: [Common 17-83] Releasing license: Implementation
32 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:23 . Memory (MB): peak = 2325.391 ; gain = 531.512 ; free physical = 8521 ; free virtual = 28483
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2349.402 ; gain = 0.000 ; free physical = 8517 ; free virtual = 28481
INFO: [Common 17-1381] The checkpoint '/home/iyasnyy/Desktop/Practica_final/Aplicacion_Final/Aplicacion_Final.runs/impl_1/design_1_wrapper_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file design_1_wrapper_drc_opted.rpt -pb design_1_wrapper_drc_opted.pb -rpx design_1_wrapper_drc_opted.rpx
Command: report_drc -file design_1_wrapper_drc_opted.rpt -pb design_1_wrapper_drc_opted.pb -rpx design_1_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/iyasnyy/Desktop/Practica_final/Aplicacion_Final/Aplicacion_Final.runs/impl_1/design_1_wrapper_drc_opted.rpt.
report_drc completed successfully
INFO: [Chipscope 16-241] No debug cores found in the current design.
Before running the implement_debug_core command, either use the Set Up Debug wizard (GUI mode)
or use the create_debug_core and connect_debug_core Tcl commands to insert debug cores into the design.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2389.422 ; gain = 0.000 ; free physical = 8500 ; free virtual = 28463
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 1278e8d95

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2389.422 ; gain = 0.000 ; free physical = 8500 ; free virtual = 28463
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2389.422 ; gain = 0.000 ; free physical = 8498 ; free virtual = 28461

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 15f536aee

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2389.422 ; gain = 0.000 ; free physical = 8512 ; free virtual = 28476

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 185d6512b

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2396.449 ; gain = 7.027 ; free physical = 8506 ; free virtual = 28470

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 185d6512b

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2396.449 ; gain = 7.027 ; free physical = 8506 ; free virtual = 28470
Phase 1 Placer Initialization | Checksum: 185d6512b

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2396.449 ; gain = 7.027 ; free physical = 8506 ; free virtual = 28470

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 1468b19ce

Time (s): cpu = 00:01:30 ; elapsed = 00:00:28 . Memory (MB): peak = 2452.477 ; gain = 63.055 ; free physical = 8420 ; free virtual = 28384

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1468b19ce

Time (s): cpu = 00:01:30 ; elapsed = 00:00:28 . Memory (MB): peak = 2452.477 ; gain = 63.055 ; free physical = 8421 ; free virtual = 28385

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 165b6caf1

Time (s): cpu = 00:01:31 ; elapsed = 00:00:28 . Memory (MB): peak = 2452.477 ; gain = 63.055 ; free physical = 8423 ; free virtual = 28388

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: f32ca13a

Time (s): cpu = 00:01:32 ; elapsed = 00:00:29 . Memory (MB): peak = 2452.477 ; gain = 63.055 ; free physical = 8422 ; free virtual = 28387

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: f32ca13a

Time (s): cpu = 00:01:32 ; elapsed = 00:00:29 . Memory (MB): peak = 2452.477 ; gain = 63.055 ; free physical = 8422 ; free virtual = 28387

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 233e06787

Time (s): cpu = 00:01:33 ; elapsed = 00:00:29 . Memory (MB): peak = 2452.477 ; gain = 63.055 ; free physical = 8450 ; free virtual = 28418

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 20eaa4da8

Time (s): cpu = 00:01:33 ; elapsed = 00:00:29 . Memory (MB): peak = 2452.477 ; gain = 63.055 ; free physical = 8450 ; free virtual = 28418

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 20eaa4da8

Time (s): cpu = 00:01:33 ; elapsed = 00:00:30 . Memory (MB): peak = 2452.477 ; gain = 63.055 ; free physical = 8450 ; free virtual = 28418
Phase 3 Detail Placement | Checksum: 20eaa4da8

Time (s): cpu = 00:01:33 ; elapsed = 00:00:30 . Memory (MB): peak = 2452.477 ; gain = 63.055 ; free physical = 8450 ; free virtual = 28418

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 160fb6304

Phase 4.1.1.1 BUFG Insertion
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Place 46-31] BUFG insertion identified 0 candidate nets, 0 success, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason.
Phase 4.1.1.1 BUFG Insertion | Checksum: 160fb6304

Time (s): cpu = 00:01:35 ; elapsed = 00:00:30 . Memory (MB): peak = 2452.477 ; gain = 63.055 ; free physical = 8443 ; free virtual = 28409
INFO: [Place 30-746] Post Placement Timing Summary WNS=3.546. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 1a482e03a

Time (s): cpu = 00:01:35 ; elapsed = 00:00:30 . Memory (MB): peak = 2452.477 ; gain = 63.055 ; free physical = 8443 ; free virtual = 28408
Phase 4.1 Post Commit Optimization | Checksum: 1a482e03a

Time (s): cpu = 00:01:35 ; elapsed = 00:00:30 . Memory (MB): peak = 2452.477 ; gain = 63.055 ; free physical = 8443 ; free virtual = 28408

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1a482e03a

Time (s): cpu = 00:01:35 ; elapsed = 00:00:30 . Memory (MB): peak = 2452.477 ; gain = 63.055 ; free physical = 8442 ; free virtual = 28408

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 1a482e03a

Time (s): cpu = 00:01:35 ; elapsed = 00:00:30 . Memory (MB): peak = 2452.477 ; gain = 63.055 ; free physical = 8438 ; free virtual = 28404

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 236d8b1d0

Time (s): cpu = 00:01:35 ; elapsed = 00:00:30 . Memory (MB): peak = 2452.477 ; gain = 63.055 ; free physical = 8442 ; free virtual = 28408
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 236d8b1d0

Time (s): cpu = 00:01:35 ; elapsed = 00:00:30 . Memory (MB): peak = 2452.477 ; gain = 63.055 ; free physical = 8442 ; free virtual = 28407
Ending Placer Task | Checksum: 14219e0de

Time (s): cpu = 00:01:35 ; elapsed = 00:00:30 . Memory (MB): peak = 2452.477 ; gain = 63.055 ; free physical = 8456 ; free virtual = 28421
INFO: [Common 17-83] Releasing license: Implementation
54 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:01:37 ; elapsed = 00:00:32 . Memory (MB): peak = 2452.477 ; gain = 63.055 ; free physical = 8457 ; free virtual = 28422
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.43 ; elapsed = 00:00:00.24 . Memory (MB): peak = 2452.477 ; gain = 0.000 ; free physical = 8453 ; free virtual = 28423
INFO: [Common 17-1381] The checkpoint '/home/iyasnyy/Desktop/Practica_final/Aplicacion_Final/Aplicacion_Final.runs/impl_1/design_1_wrapper_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file design_1_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2452.477 ; gain = 0.000 ; free physical = 8446 ; free virtual = 28413
INFO: [runtcl-4] Executing : report_utilization -file design_1_wrapper_utilization_placed.rpt -pb design_1_wrapper_utilization_placed.pb
report_utilization: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2452.477 ; gain = 0.000 ; free physical = 8455 ; free virtual = 28422
INFO: [runtcl-4] Executing : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2452.477 ; gain = 0.000 ; free physical = 8456 ; free virtual = 28423
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: 8dedbc07 ConstDB: 0 ShapeSum: b42c24d7 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 72cfccd4

Time (s): cpu = 00:00:18 ; elapsed = 00:00:15 . Memory (MB): peak = 2526.121 ; gain = 73.645 ; free physical = 8303 ; free virtual = 28270
Post Restoration Checksum: NetGraph: 1ebcfef4 NumContArr: 5412cde0 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 72cfccd4

Time (s): cpu = 00:00:18 ; elapsed = 00:00:15 . Memory (MB): peak = 2526.121 ; gain = 73.645 ; free physical = 8294 ; free virtual = 28261

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 72cfccd4

Time (s): cpu = 00:00:18 ; elapsed = 00:00:15 . Memory (MB): peak = 2526.121 ; gain = 73.645 ; free physical = 8257 ; free virtual = 28224

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 72cfccd4

Time (s): cpu = 00:00:18 ; elapsed = 00:00:15 . Memory (MB): peak = 2526.121 ; gain = 73.645 ; free physical = 8256 ; free virtual = 28224
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 1fd5511d2

Time (s): cpu = 00:00:20 ; elapsed = 00:00:15 . Memory (MB): peak = 2539.164 ; gain = 86.688 ; free physical = 8248 ; free virtual = 28215
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.592  | TNS=0.000  | WHS=-0.180 | THS=-23.778|

Phase 2 Router Initialization | Checksum: 1eabe91e8

Time (s): cpu = 00:00:20 ; elapsed = 00:00:16 . Memory (MB): peak = 2539.164 ; gain = 86.688 ; free physical = 8247 ; free virtual = 28215

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 20b0693ec

Time (s): cpu = 00:00:22 ; elapsed = 00:00:16 . Memory (MB): peak = 2539.164 ; gain = 86.688 ; free physical = 8246 ; free virtual = 28213

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 147
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.324  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1acdcb4ad

Time (s): cpu = 00:00:33 ; elapsed = 00:00:18 . Memory (MB): peak = 2539.164 ; gain = 86.688 ; free physical = 8258 ; free virtual = 28225

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.324  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 10390a4da

Time (s): cpu = 00:00:33 ; elapsed = 00:00:18 . Memory (MB): peak = 2539.164 ; gain = 86.688 ; free physical = 8262 ; free virtual = 28229
Phase 4 Rip-up And Reroute | Checksum: 10390a4da

Time (s): cpu = 00:00:33 ; elapsed = 00:00:18 . Memory (MB): peak = 2539.164 ; gain = 86.688 ; free physical = 8262 ; free virtual = 28229

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 10390a4da

Time (s): cpu = 00:00:33 ; elapsed = 00:00:18 . Memory (MB): peak = 2539.164 ; gain = 86.688 ; free physical = 8262 ; free virtual = 28229

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 10390a4da

Time (s): cpu = 00:00:33 ; elapsed = 00:00:18 . Memory (MB): peak = 2539.164 ; gain = 86.688 ; free physical = 8260 ; free virtual = 28228
Phase 5 Delay and Skew Optimization | Checksum: 10390a4da

Time (s): cpu = 00:00:33 ; elapsed = 00:00:18 . Memory (MB): peak = 2539.164 ; gain = 86.688 ; free physical = 8262 ; free virtual = 28229

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 11614fa05

Time (s): cpu = 00:00:34 ; elapsed = 00:00:18 . Memory (MB): peak = 2539.164 ; gain = 86.688 ; free physical = 8262 ; free virtual = 28229
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.412  | TNS=0.000  | WHS=0.035  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1bae5059c

Time (s): cpu = 00:00:34 ; elapsed = 00:00:18 . Memory (MB): peak = 2539.164 ; gain = 86.688 ; free physical = 8262 ; free virtual = 28229
Phase 6 Post Hold Fix | Checksum: 1bae5059c

Time (s): cpu = 00:00:34 ; elapsed = 00:00:18 . Memory (MB): peak = 2539.164 ; gain = 86.688 ; free physical = 8262 ; free virtual = 28229

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.225432 %
  Global Horizontal Routing Utilization  = 0.333249 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: e2c3f0aa

Time (s): cpu = 00:00:34 ; elapsed = 00:00:18 . Memory (MB): peak = 2539.164 ; gain = 86.688 ; free physical = 8262 ; free virtual = 28229

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: e2c3f0aa

Time (s): cpu = 00:00:34 ; elapsed = 00:00:18 . Memory (MB): peak = 2539.164 ; gain = 86.688 ; free physical = 8261 ; free virtual = 28228

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: d5b60a73

Time (s): cpu = 00:00:34 ; elapsed = 00:00:18 . Memory (MB): peak = 2539.164 ; gain = 86.688 ; free physical = 8261 ; free virtual = 28229

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=3.412  | TNS=0.000  | WHS=0.035  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: d5b60a73

Time (s): cpu = 00:00:34 ; elapsed = 00:00:18 . Memory (MB): peak = 2539.164 ; gain = 86.688 ; free physical = 8261 ; free virtual = 28229
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:34 ; elapsed = 00:00:18 . Memory (MB): peak = 2539.164 ; gain = 86.688 ; free physical = 8297 ; free virtual = 28264

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
71 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:37 ; elapsed = 00:00:20 . Memory (MB): peak = 2539.164 ; gain = 86.688 ; free physical = 8297 ; free virtual = 28265
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.29 ; elapsed = 00:00:00.10 . Memory (MB): peak = 2539.164 ; gain = 0.000 ; free physical = 8286 ; free virtual = 28258
INFO: [Common 17-1381] The checkpoint '/home/iyasnyy/Desktop/Practica_final/Aplicacion_Final/Aplicacion_Final.runs/impl_1/design_1_wrapper_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file design_1_wrapper_drc_routed.rpt -pb design_1_wrapper_drc_routed.pb -rpx design_1_wrapper_drc_routed.rpx
Command: report_drc -file design_1_wrapper_drc_routed.rpt -pb design_1_wrapper_drc_routed.pb -rpx design_1_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/iyasnyy/Desktop/Practica_final/Aplicacion_Final/Aplicacion_Final.runs/impl_1/design_1_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/iyasnyy/Desktop/Practica_final/Aplicacion_Final/Aplicacion_Final.runs/impl_1/design_1_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
Command: report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
83 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file design_1_wrapper_route_status.rpt -pb design_1_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file design_1_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-545] No incremental reuse to report, no incremental placement and routing data was found.
INFO: [runtcl-4] Executing : report_clock_utilization -file design_1_wrapper_clock_utilization_routed.rpt
INFO: [Common 17-206] Exiting Vivado at Mon Jun 21 18:00:55 2021...

*** Running vivado
    with args -log design_1_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source design_1_wrapper.tcl -notrace


****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:54:30 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source design_1_wrapper.tcl -notrace
Command: open_checkpoint design_1_wrapper_routed.dcp

Starting open_checkpoint Task

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.06 . Memory (MB): peak = 1364.961 ; gain = 0.000 ; free physical = 11131 ; free virtual = 31096
INFO: [Netlist 29-17] Analyzing 41 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.4
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/iyasnyy/Desktop/Practica_final/Aplicacion_Final/Aplicacion_Final.runs/impl_1/.Xil/Vivado-735146-PC12-L6/dcp1/design_1_wrapper_board.xdc]
Finished Parsing XDC File [/home/iyasnyy/Desktop/Practica_final/Aplicacion_Final/Aplicacion_Final.runs/impl_1/.Xil/Vivado-735146-PC12-L6/dcp1/design_1_wrapper_board.xdc]
Parsing XDC File [/home/iyasnyy/Desktop/Practica_final/Aplicacion_Final/Aplicacion_Final.runs/impl_1/.Xil/Vivado-735146-PC12-L6/dcp1/design_1_wrapper_early.xdc]
Finished Parsing XDC File [/home/iyasnyy/Desktop/Practica_final/Aplicacion_Final/Aplicacion_Final.runs/impl_1/.Xil/Vivado-735146-PC12-L6/dcp1/design_1_wrapper_early.xdc]
Parsing XDC File [/home/iyasnyy/Desktop/Practica_final/Aplicacion_Final/Aplicacion_Final.runs/impl_1/.Xil/Vivado-735146-PC12-L6/dcp1/design_1_wrapper.xdc]
Finished Parsing XDC File [/home/iyasnyy/Desktop/Practica_final/Aplicacion_Final/Aplicacion_Final.runs/impl_1/.Xil/Vivado-735146-PC12-L6/dcp1/design_1_wrapper.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00.19 ; elapsed = 00:00:00.19 . Memory (MB): peak = 1687.801 ; gain = 1.000 ; free physical = 10802 ; free virtual = 30772
Restored from archive | CPU: 0.190000 secs | Memory: 1.963249 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.19 ; elapsed = 00:00:00.19 . Memory (MB): peak = 1687.801 ; gain = 1.000 ; free physical = 10802 ; free virtual = 30772
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Project 1-604] Checkpoint was created with Vivado v2017.4 (64-bit) build 2086221
open_checkpoint: Time (s): cpu = 00:00:13 ; elapsed = 00:00:23 . Memory (MB): peak = 1687.801 ; gain = 322.840 ; free physical = 10807 ; free virtual = 30772
Command: write_bitstream -force design_1_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2017.4/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Project 1-821] Please set project.enableDesignId to be 'true'.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./design_1_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-118] WebTalk data collection is enabled (User setting is ON. Install Setting is ON.).
INFO: [Common 17-83] Releasing license: Implementation
19 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:14 ; elapsed = 00:00:28 . Memory (MB): peak = 2157.109 ; gain = 469.309 ; free physical = 10709 ; free virtual = 30678
INFO: [Common 17-206] Exiting Vivado at Mon Jun 21 18:04:42 2021...
