

================================================================
== Vivado HLS Report for 'conv1x1DSP2'
================================================================
* Date:           Tue May 10 21:16:36 2022

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        ultra_core
* Solution:       ultracore_125
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 4.00 ns | 3.478 ns |   0.50 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +--------------------------+---------------+---------+---------+-----------+-----------+-----+-----+----------+
        |                          |               |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline |
        |         Instance         |     Module    |   min   |   max   |    min    |    max    | min | max |   Type   |
        +--------------------------+---------------+---------+---------+-----------+-----------+-----+-----+----------+
        |grp_simd_mac_DSP2_fu_274  |simd_mac_DSP2  |        3|        3| 12.000 ns | 12.000 ns |    1|    1| function |
        +--------------------------+---------------+---------+---------+-----------+-----------+-----+-----+----------+

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |        ?|        ?|         9|          1|          1|     ?|    yes   |
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|    607|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      3|     585|    349|    -|
|Memory           |        2|      -|      46|      7|    -|
|Multiplexer      |        -|      -|       -|    150|    -|
|Register         |        0|      -|     687|    128|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        2|      3|    1318|   1241|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      432|    360|  141120|  70560|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |    ~0   |   ~0  |   ~0   |      1|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +---------------------------+----------------------+---------+-------+-----+-----+-----+
    |          Instance         |        Module        | BRAM_18K| DSP48E|  FF | LUT | URAM|
    +---------------------------+----------------------+---------+-------+-----+-----+-----+
    |grp_simd_mac_DSP2_fu_274   |simd_mac_DSP2         |        0|      1|  420|  300|    0|
    |ultra_net_mul_14ndVL_U735  |ultra_net_mul_14ndVL  |        0|      2|  165|   49|    0|
    +---------------------------+----------------------+---------+-------+-----+-----+-----+
    |Total                      |                      |        0|      3|  585|  349|    0|
    +---------------------------+----------------------+---------+-------+-----+-----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    +-----------------------+----------------------+---------+----+----+-----+------+-----+------+-------------+
    |         Memory        |        Module        | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-----------------------+----------------------+---------+----+----+-----+------+-----+------+-------------+
    |conv_8_bias_new_V_0_U  |conv1x1DSP2_conv_dRK  |        0|  26|   4|    0|    18|   13|     1|          234|
    |conv_8_bias_new_V_1_U  |conv1x1DSP2_conv_dSL  |        0|  20|   3|    0|    18|   10|     1|          180|
    |conv_8_w_new_V_0_U     |conv1x1DSP2_conv_dTL  |        1|   0|   0|    0|   288|   32|     1|         9216|
    |conv_8_w_new_V_1_U     |conv1x1DSP2_conv_dUL  |        1|   0|   0|    0|   288|   32|     1|         9216|
    +-----------------------+----------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total                  |                      |        2|  46|   7|    0|   612|   87|     4|        18846|
    +-----------------------+----------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name           | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |add_ln213_1_fu_322_p2              |     +    |      0|  0|  52|          45|           1|
    |add_ln213_fu_302_p2                |     +    |      0|  0|  39|          32|          32|
    |add_ln214_fu_334_p2                |     +    |      0|  0|  21|          14|           1|
    |add_ln215_1_fu_734_p2              |     +    |      0|  0|  39|          32|          32|
    |add_ln215_5_fu_460_p2              |     +    |      0|  0|  17|          10|           1|
    |add_ln215_fu_728_p2                |     +    |      0|  0|  39|          32|          32|
    |add_ln224_fu_506_p2                |     +    |      0|  0|  17|          10|          10|
    |add_ln700_fu_691_p2                |     +    |      0|  0|  39|          32|          32|
    |outPartialArr_0_V_2_fu_685_p2      |     +    |      0|  0|  39|          32|          32|
    |peIdx_fu_421_p2                    |     +    |      0|  0|  15|           1|           5|
    |simdIdx_fu_454_p2                  |     +    |      0|  0|  15|           5|           1|
    |and_ln214_1_fu_385_p2              |    and   |      0|  0|   2|           1|           1|
    |and_ln214_fu_373_p2                |    and   |      0|  0|   2|           1|           1|
    |and_ln215_fu_415_p2                |    and   |      0|  0|   2|           1|           1|
    |ap_block_state12_pp0_stage0_iter8  |    and   |      0|  0|   2|           1|           1|
    |ap_block_state7_pp0_stage0_iter3   |    and   |      0|  0|   2|           1|           1|
    |icmp_ln213_fu_317_p2               |   icmp   |      0|  0|  24|          45|          45|
    |icmp_ln214_fu_328_p2               |   icmp   |      0|  0|  13|          14|          13|
    |icmp_ln215_fu_379_p2               |   icmp   |      0|  0|  13|          10|           9|
    |icmp_ln216_fu_367_p2               |   icmp   |      0|  0|  11|           5|           6|
    |icmp_ln235_fu_664_p2               |   icmp   |      0|  0|  11|           5|           1|
    |icmp_ln244_fu_697_p2               |   icmp   |      0|  0|  11|           5|           4|
    |ap_block_pp0_stage0_01001          |    or    |      0|  0|   2|           1|           1|
    |ap_block_state1                    |    or    |      0|  0|   2|           1|           1|
    |or_ln215_1_fu_410_p2               |    or    |      0|  0|   2|           1|           1|
    |or_ln215_2_fu_427_p2               |    or    |      0|  0|   2|           1|           1|
    |or_ln215_3_fu_433_p2               |    or    |      0|  0|   2|           1|           1|
    |or_ln215_fu_391_p2                 |    or    |      0|  0|   2|           1|           1|
    |outPartialArr_1_V_fu_713_p3        |  select  |      0|  0|  32|           1|          32|
    |select_ln214_fu_340_p3             |  select  |      0|  0|  14|           1|           1|
    |select_ln215_1_fu_474_p3           |  select  |      0|  0|   9|           1|           1|
    |select_ln215_2_fu_518_p3           |  select  |      0|  0|  13|           1|           8|
    |select_ln215_3_fu_524_p3           |  select  |      0|  0|   9|           1|           9|
    |select_ln215_4_fu_438_p3           |  select  |      0|  0|   5|           1|           1|
    |select_ln215_5_fu_487_p3           |  select  |      0|  0|   9|           1|           9|
    |select_ln215_6_fu_530_p3           |  select  |      0|  0|  13|           1|          13|
    |select_ln215_7_fu_537_p3           |  select  |      0|  0|   9|           1|          10|
    |select_ln215_8_fu_446_p3           |  select  |      0|  0|   5|           1|           5|
    |select_ln215_9_fu_466_p3           |  select  |      0|  0|   9|           1|           1|
    |select_ln215_fu_396_p3             |  select  |      0|  0|   5|           1|           1|
    |select_ln235_fu_708_p3             |  select  |      0|  0|  32|           1|          32|
    |ap_enable_pp0                      |    xor   |      0|  0|   2|           1|           2|
    |xor_ln214_fu_362_p2                |    xor   |      0|  0|   2|           1|           2|
    |xor_ln215_fu_404_p2                |    xor   |      0|  0|   2|           1|           2|
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |Total                              |          |      0|  0| 607|         356|         397|
    +-----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------+----+-----------+-----+-----------+
    |                  Name                  | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                               |  33|          6|    1|          6|
    |ap_done                                 |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter3                 |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter8                 |   9|          2|    1|          2|
    |ap_sig_allocacmp_outPartialArr_1_V_2_1  |   9|          2|   32|         64|
    |ap_sig_allocacmp_outPartialArr_V_0_3_1  |   9|          2|   32|         64|
    |in_V_V_blk_n                            |   9|          2|    1|          2|
    |indvar_flatten37_reg_230                |   9|          2|   14|         28|
    |indvar_flatten83_reg_219                |   9|          2|   45|         90|
    |indvar_flatten_reg_241                  |   9|          2|   10|         20|
    |out_V_V_blk_n                           |   9|          2|    1|          2|
    |peIdx_0_i_reg_252                       |   9|          2|    5|         10|
    |reps_blk_n                              |   9|          2|    1|          2|
    |simdIdx_0_i_reg_263                     |   9|          2|    5|         10|
    +----------------------------------------+----+-----------+-----+-----------+
    |Total                                   | 150|         32|  150|        304|
    +----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------+----+----+-----+-----------+
    |               Name              | FF | LUT| Bits| Const Bits|
    +---------------------------------+----+----+-----+-----------+
    |add_ln213_reg_761                |  31|   0|   32|          1|
    |add_ln700_reg_976                |  32|   0|   32|          0|
    |and_ln215_reg_820                |   1|   0|    1|          0|
    |and_ln215_reg_820_pp0_iter2_reg  |   1|   0|    1|          0|
    |ap_CS_fsm                        |   5|   0|    5|          0|
    |ap_done_reg                      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8          |   1|   0|    1|          0|
    |bound46_reg_771                  |  45|   0|   45|          0|
    |conv_8_bias_new_V_0_1_reg_855    |  13|   0|   13|          0|
    |conv_8_bias_new_V_1_1_reg_860    |  10|   0|   10|          0|
    |icmp_ln213_reg_776               |   1|   0|    1|          0|
    |icmp_ln214_reg_785               |   1|   0|    1|          0|
    |icmp_ln235_reg_955               |   1|   0|    1|          0|
    |icmp_ln244_reg_981               |   1|   0|    1|          0|
    |indvar_flatten37_reg_230         |  14|   0|   14|          0|
    |indvar_flatten83_reg_219         |  45|   0|   45|          0|
    |indvar_flatten_reg_241           |  10|   0|   10|          0|
    |or_ln215_reg_813                 |   1|   0|    1|          0|
    |or_ln215_reg_813_pp0_iter2_reg   |   1|   0|    1|          0|
    |outPartialArr_0_V_2_reg_971      |  32|   0|   32|          0|
    |outPartialArr_0_V_reg_961        |  32|   0|   32|          0|
    |outPartialArr_1_V_2_fu_116       |  32|   0|   32|          0|
    |outPartialArr_V_0_3_s_fu_120     |  32|   0|   32|          0|
    |peIdx_0_i_reg_252                |   5|   0|    5|          0|
    |peIdx_reg_827                    |   5|   0|    5|          0|
    |select_ln215_4_reg_833           |   5|   0|    5|          0|
    |select_ln215_6_reg_885           |  13|   0|   13|          0|
    |select_ln215_7_reg_890           |  10|   0|   10|          0|
    |sext_ln68_reg_966                |  32|   0|   32|          0|
    |shl_ln_reg_798                   |   5|   0|    9|          4|
    |simdIdx_0_i_reg_263              |   5|   0|    5|          0|
    |icmp_ln213_reg_776               |  64|  32|    1|          0|
    |select_ln215_4_reg_833           |  64|  32|    5|          0|
    |select_ln215_6_reg_885           |  64|  32|   13|          0|
    |select_ln215_7_reg_890           |  64|  32|   10|          0|
    +---------------------------------+----+----+-----+-----------+
    |Total                            | 687| 128|  465|          5|
    +---------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+-----+------------+--------------+--------------+
|    RTL Ports   | Dir | Bits|  Protocol  | Source Object|    C Type    |
+----------------+-----+-----+------------+--------------+--------------+
|ap_clk          |  in |    1| ap_ctrl_hs |  conv1x1DSP2 | return value |
|ap_rst          |  in |    1| ap_ctrl_hs |  conv1x1DSP2 | return value |
|ap_start        |  in |    1| ap_ctrl_hs |  conv1x1DSP2 | return value |
|ap_done         | out |    1| ap_ctrl_hs |  conv1x1DSP2 | return value |
|ap_continue     |  in |    1| ap_ctrl_hs |  conv1x1DSP2 | return value |
|ap_idle         | out |    1| ap_ctrl_hs |  conv1x1DSP2 | return value |
|ap_ready        | out |    1| ap_ctrl_hs |  conv1x1DSP2 | return value |
|in_V_V_dout     |  in |   16|   ap_fifo  |    in_V_V    |    pointer   |
|in_V_V_empty_n  |  in |    1|   ap_fifo  |    in_V_V    |    pointer   |
|in_V_V_read     | out |    1|   ap_fifo  |    in_V_V    |    pointer   |
|out_V_V_din     | out |   64|   ap_fifo  |    out_V_V   |    pointer   |
|out_V_V_full_n  |  in |    1|   ap_fifo  |    out_V_V   |    pointer   |
|out_V_V_write   | out |    1|   ap_fifo  |    out_V_V   |    pointer   |
|reps_dout       |  in |   32|   ap_fifo  |     reps     |    pointer   |
|reps_empty_n    |  in |    1|   ap_fifo  |     reps     |    pointer   |
|reps_read       | out |    1|   ap_fifo  |     reps     |    pointer   |
+----------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 9


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 13
* Pipeline : 1
  Pipeline-0 : II = 1, D = 9, States = { 4 5 6 7 8 9 10 11 12 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 13 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 4 
13 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.95>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%outPartialArr_1_V_2 = alloca i32"   --->   Operation 14 'alloca' 'outPartialArr_1_V_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%outPartialArr_V_0_3_s = alloca i32"   --->   Operation 15 'alloca' 'outPartialArr_V_0_3_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (1.75ns)   --->   "%reps_read = call i32 @_ssdm_op_Read.ap_fifo.i32P(i32* %reps)" [./src/conv1x1DSP2.hpp:198]   --->   Operation 16 'read' 'reps_read' <Predicate = true> <Delay = 1.75> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 17 [1/1] (0.00ns) (grouped into LUT with out node add_ln213)   --->   "%shl_ln213 = shl i32 %reps_read, 3" [./src/conv1x1DSP2.hpp:213->./src/conv1x1DSP2.hpp:263]   --->   Operation 17 'shl' 'shl_ln213' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns) (grouped into LUT with out node add_ln213)   --->   "%shl_ln213_1 = shl i32 %reps_read, 1" [./src/conv1x1DSP2.hpp:213->./src/conv1x1DSP2.hpp:263]   --->   Operation 18 'shl' 'shl_ln213_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (1.20ns) (out node of the LUT)   --->   "%add_ln213 = add i32 %shl_ln213, %shl_ln213_1" [./src/conv1x1DSP2.hpp:213->./src/conv1x1DSP2.hpp:263]   --->   Operation 19 'add' 'add_ln213' <Predicate = true> <Delay = 1.20> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 2.96>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%cast44 = zext i32 %add_ln213 to i45" [./src/conv1x1DSP2.hpp:213->./src/conv1x1DSP2.hpp:263]   --->   Operation 20 'zext' 'cast44' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [2/2] (2.96ns)   --->   "%bound46 = mul i45 5760, %cast44" [./src/conv1x1DSP2.hpp:213->./src/conv1x1DSP2.hpp:263]   --->   Operation 21 'mul' 'bound46' <Predicate = true> <Delay = 2.96> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 2.96> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 2.96>
ST_3 : Operation 22 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %in_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 22 'specinterface' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 23 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i64* %out_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 23 'specinterface' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %reps, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 24 'specinterface' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 25 [1/2] (2.96ns)   --->   "%bound46 = mul i45 5760, %cast44" [./src/conv1x1DSP2.hpp:213->./src/conv1x1DSP2.hpp:263]   --->   Operation 25 'mul' 'bound46' <Predicate = true> <Delay = 2.96> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 2.96> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 26 [1/1] (0.75ns)   --->   "br label %.preheader188.i" [./src/conv1x1DSP2.hpp:213->./src/conv1x1DSP2.hpp:263]   --->   Operation 26 'br' <Predicate = true> <Delay = 0.75>

State 4 <SV = 3> <Delay = 1.63>
ST_4 : Operation 27 [1/1] (0.00ns)   --->   "%indvar_flatten83 = phi i45 [ 0, %entry ], [ %add_ln213_1, %hls_label_63_end ]" [./src/conv1x1DSP2.hpp:213->./src/conv1x1DSP2.hpp:263]   --->   Operation 27 'phi' 'indvar_flatten83' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 28 [1/1] (0.00ns)   --->   "%indvar_flatten37 = phi i14 [ 0, %entry ], [ %select_ln214, %hls_label_63_end ]" [./src/conv1x1DSP2.hpp:214->./src/conv1x1DSP2.hpp:263]   --->   Operation 28 'phi' 'indvar_flatten37' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 29 [1/1] (1.30ns)   --->   "%icmp_ln213 = icmp eq i45 %indvar_flatten83, %bound46" [./src/conv1x1DSP2.hpp:213->./src/conv1x1DSP2.hpp:263]   --->   Operation 29 'icmp' 'icmp_ln213' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 30 [1/1] (1.25ns)   --->   "%add_ln213_1 = add i45 %indvar_flatten83, 1" [./src/conv1x1DSP2.hpp:213->./src/conv1x1DSP2.hpp:263]   --->   Operation 30 'add' 'add_ln213_1' <Predicate = true> <Delay = 1.25> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 31 [1/1] (0.86ns)   --->   "%icmp_ln214 = icmp eq i14 %indvar_flatten37, 5760" [./src/conv1x1DSP2.hpp:214->./src/conv1x1DSP2.hpp:263]   --->   Operation 31 'icmp' 'icmp_ln214' <Predicate = (!icmp_ln213)> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 32 [1/1] (0.98ns)   --->   "%add_ln214 = add i14 %indvar_flatten37, 1" [./src/conv1x1DSP2.hpp:214->./src/conv1x1DSP2.hpp:263]   --->   Operation 32 'add' 'add_ln214' <Predicate = (!icmp_ln213)> <Delay = 0.98> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 33 [1/1] (0.54ns)   --->   "%select_ln214 = select i1 %icmp_ln214, i14 1, i14 %add_ln214" [./src/conv1x1DSP2.hpp:214->./src/conv1x1DSP2.hpp:263]   --->   Operation 33 'select' 'select_ln214' <Predicate = (!icmp_ln213)> <Delay = 0.54> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 5 <SV = 4> <Delay = 3.35>
ST_5 : Operation 34 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i10 [ 0, %entry ], [ %select_ln215_9, %hls_label_63_end ]" [./src/conv1x1DSP2.hpp:215->./src/conv1x1DSP2.hpp:263]   --->   Operation 34 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 35 [1/1] (0.00ns)   --->   "%peIdx_0_i = phi i5 [ 0, %entry ], [ %select_ln215_8, %hls_label_63_end ]" [./src/conv1x1DSP2.hpp:215->./src/conv1x1DSP2.hpp:263]   --->   Operation 35 'phi' 'peIdx_0_i' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 36 [1/1] (0.00ns)   --->   "%simdIdx_0_i = phi i5 [ 0, %entry ], [ %simdIdx, %hls_label_63_end ]"   --->   Operation 36 'phi' 'simdIdx_0_i' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 37 [1/1] (0.00ns)   --->   "%shl_ln = call i9 @_ssdm_op_BitConcatenate.i9.i5.i4(i5 %peIdx_0_i, i4 0)" [./src/conv1x1DSP2.hpp:224->./src/conv1x1DSP2.hpp:263]   --->   Operation 37 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 38 [1/1] (0.00ns)   --->   "%zext_ln247 = zext i5 %peIdx_0_i to i64" [./src/conv1x1DSP2.hpp:247->./src/conv1x1DSP2.hpp:263]   --->   Operation 38 'zext' 'zext_ln247' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 39 [1/1] (0.00ns)   --->   "%conv_8_bias_new_V_0_s = getelementptr [18 x i13]* @conv_8_bias_new_V_0, i64 0, i64 %zext_ln247" [./src/conv1x1DSP2.hpp:247->./src/conv1x1DSP2.hpp:263]   --->   Operation 39 'getelementptr' 'conv_8_bias_new_V_0_s' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 40 [2/2] (1.35ns)   --->   "%conv_8_bias_new_V_0_1 = load i13* %conv_8_bias_new_V_0_s, align 2" [./src/conv1x1DSP2.hpp:247->./src/conv1x1DSP2.hpp:263]   --->   Operation 40 'load' 'conv_8_bias_new_V_0_1' <Predicate = true> <Delay = 1.35> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 288> <ROM>
ST_5 : Operation 41 [1/1] (0.00ns)   --->   "%conv_8_bias_new_V_1_s = getelementptr [18 x i10]* @conv_8_bias_new_V_1, i64 0, i64 %zext_ln247" [./src/conv1x1DSP2.hpp:247->./src/conv1x1DSP2.hpp:263]   --->   Operation 41 'getelementptr' 'conv_8_bias_new_V_1_s' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 42 [2/2] (1.35ns)   --->   "%conv_8_bias_new_V_1_1 = load i10* %conv_8_bias_new_V_1_s, align 2" [./src/conv1x1DSP2.hpp:247->./src/conv1x1DSP2.hpp:263]   --->   Operation 42 'load' 'conv_8_bias_new_V_1_1' <Predicate = true> <Delay = 1.35> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 288> <ROM>
ST_5 : Operation 43 [1/1] (0.33ns)   --->   "%xor_ln214 = xor i1 %icmp_ln214, true" [./src/conv1x1DSP2.hpp:214->./src/conv1x1DSP2.hpp:263]   --->   Operation 43 'xor' 'xor_ln214' <Predicate = (!icmp_ln213)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 44 [1/1] (0.87ns)   --->   "%icmp_ln216 = icmp eq i5 %simdIdx_0_i, -16" [./src/conv1x1DSP2.hpp:216->./src/conv1x1DSP2.hpp:263]   --->   Operation 44 'icmp' 'icmp_ln216' <Predicate = (!icmp_ln213)> <Delay = 0.87> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 45 [1/1] (0.00ns) (grouped into LUT with out node and_ln215)   --->   "%and_ln214 = and i1 %icmp_ln216, %xor_ln214" [./src/conv1x1DSP2.hpp:214->./src/conv1x1DSP2.hpp:263]   --->   Operation 45 'and' 'and_ln214' <Predicate = (!icmp_ln213)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 46 [1/1] (0.85ns)   --->   "%icmp_ln215 = icmp eq i10 %indvar_flatten, 288" [./src/conv1x1DSP2.hpp:215->./src/conv1x1DSP2.hpp:263]   --->   Operation 46 'icmp' 'icmp_ln215' <Predicate = (!icmp_ln213)> <Delay = 0.85> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 47 [1/1] (0.33ns)   --->   "%and_ln214_1 = and i1 %icmp_ln215, %xor_ln214" [./src/conv1x1DSP2.hpp:214->./src/conv1x1DSP2.hpp:263]   --->   Operation 47 'and' 'and_ln214_1' <Predicate = (!icmp_ln213)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 48 [1/1] (0.33ns)   --->   "%or_ln215 = or i1 %and_ln214_1, %icmp_ln214" [./src/conv1x1DSP2.hpp:215->./src/conv1x1DSP2.hpp:263]   --->   Operation 48 'or' 'or_ln215' <Predicate = (!icmp_ln213)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 49 [1/1] (0.48ns)   --->   "%select_ln215 = select i1 %or_ln215, i5 0, i5 %peIdx_0_i" [./src/conv1x1DSP2.hpp:215->./src/conv1x1DSP2.hpp:263]   --->   Operation 49 'select' 'select_ln215' <Predicate = (!icmp_ln213)> <Delay = 0.48> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 50 [1/1] (0.00ns) (grouped into LUT with out node and_ln215)   --->   "%xor_ln215 = xor i1 %icmp_ln215, true" [./src/conv1x1DSP2.hpp:215->./src/conv1x1DSP2.hpp:263]   --->   Operation 50 'xor' 'xor_ln215' <Predicate = (!icmp_ln213)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 51 [1/1] (0.00ns) (grouped into LUT with out node and_ln215)   --->   "%or_ln215_1 = or i1 %icmp_ln214, %xor_ln215" [./src/conv1x1DSP2.hpp:215->./src/conv1x1DSP2.hpp:263]   --->   Operation 51 'or' 'or_ln215_1' <Predicate = (!icmp_ln213)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 52 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln215 = and i1 %and_ln214, %or_ln215_1" [./src/conv1x1DSP2.hpp:215->./src/conv1x1DSP2.hpp:263]   --->   Operation 52 'and' 'and_ln215' <Predicate = (!icmp_ln213)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 53 [1/1] (0.87ns)   --->   "%peIdx = add i5 1, %select_ln215" [./src/conv1x1DSP2.hpp:215->./src/conv1x1DSP2.hpp:263]   --->   Operation 53 'add' 'peIdx' <Predicate = (!icmp_ln213)> <Delay = 0.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 54 [1/1] (0.00ns) (grouped into LUT with out node select_ln215_4)   --->   "%or_ln215_2 = or i1 %and_ln215, %and_ln214_1" [./src/conv1x1DSP2.hpp:215->./src/conv1x1DSP2.hpp:263]   --->   Operation 54 'or' 'or_ln215_2' <Predicate = (!icmp_ln213)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 55 [1/1] (0.00ns) (grouped into LUT with out node select_ln215_4)   --->   "%or_ln215_3 = or i1 %or_ln215_2, %icmp_ln214" [./src/conv1x1DSP2.hpp:215->./src/conv1x1DSP2.hpp:263]   --->   Operation 55 'or' 'or_ln215_3' <Predicate = (!icmp_ln213)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 56 [1/1] (0.48ns) (out node of the LUT)   --->   "%select_ln215_4 = select i1 %or_ln215_3, i5 0, i5 %simdIdx_0_i" [./src/conv1x1DSP2.hpp:215->./src/conv1x1DSP2.hpp:263]   --->   Operation 56 'select' 'select_ln215_4' <Predicate = (!icmp_ln213)> <Delay = 0.48> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 57 [1/1] (0.48ns)   --->   "%select_ln215_8 = select i1 %and_ln215, i5 %peIdx, i5 %select_ln215" [./src/conv1x1DSP2.hpp:215->./src/conv1x1DSP2.hpp:263]   --->   Operation 57 'select' 'select_ln215_8' <Predicate = (!icmp_ln213)> <Delay = 0.48> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 58 [1/1] (0.87ns)   --->   "%simdIdx = add i5 %select_ln215_4, 1" [./src/conv1x1DSP2.hpp:216->./src/conv1x1DSP2.hpp:263]   --->   Operation 58 'add' 'simdIdx' <Predicate = (!icmp_ln213)> <Delay = 0.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 59 [1/1] (0.93ns)   --->   "%add_ln215_5 = add i10 %indvar_flatten, 1" [./src/conv1x1DSP2.hpp:215->./src/conv1x1DSP2.hpp:263]   --->   Operation 59 'add' 'add_ln215_5' <Predicate = (!icmp_ln213)> <Delay = 0.93> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 60 [1/1] (0.47ns)   --->   "%select_ln215_9 = select i1 %or_ln215, i10 1, i10 %add_ln215_5" [./src/conv1x1DSP2.hpp:215->./src/conv1x1DSP2.hpp:263]   --->   Operation 60 'select' 'select_ln215_9' <Predicate = (!icmp_ln213)> <Delay = 0.47> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 6 <SV = 5> <Delay = 2.27>
ST_6 : Operation 61 [1/2] (1.35ns)   --->   "%conv_8_bias_new_V_0_1 = load i13* %conv_8_bias_new_V_0_s, align 2" [./src/conv1x1DSP2.hpp:247->./src/conv1x1DSP2.hpp:263]   --->   Operation 61 'load' 'conv_8_bias_new_V_0_1' <Predicate = true> <Delay = 1.35> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 288> <ROM>
ST_6 : Operation 62 [1/2] (1.35ns)   --->   "%conv_8_bias_new_V_1_1 = load i10* %conv_8_bias_new_V_1_s, align 2" [./src/conv1x1DSP2.hpp:247->./src/conv1x1DSP2.hpp:263]   --->   Operation 62 'load' 'conv_8_bias_new_V_1_1' <Predicate = true> <Delay = 1.35> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 288> <ROM>
ST_6 : Operation 63 [1/1] (0.00ns)   --->   "br i1 %icmp_ln213, label %.exit, label %hls_label_63_begin" [./src/conv1x1DSP2.hpp:213->./src/conv1x1DSP2.hpp:263]   --->   Operation 63 'br' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 64 [1/1] (0.00ns) (grouped into LUT with out node add_ln224)   --->   "%select_ln215_1 = select i1 %or_ln215, i9 0, i9 %shl_ln" [./src/conv1x1DSP2.hpp:215->./src/conv1x1DSP2.hpp:263]   --->   Operation 64 'select' 'select_ln215_1' <Predicate = (!icmp_ln213 & !and_ln215)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 65 [1/1] (0.00ns) (grouped into LUT with out node add_ln224)   --->   "%shl_ln224_mid1 = call i9 @_ssdm_op_BitConcatenate.i9.i5.i4(i5 %peIdx, i4 0)" [./src/conv1x1DSP2.hpp:224->./src/conv1x1DSP2.hpp:263]   --->   Operation 65 'bitconcatenate' 'shl_ln224_mid1' <Predicate = (!icmp_ln213 & and_ln215)> <Delay = 0.00>
ST_6 : Operation 66 [1/1] (0.00ns) (grouped into LUT with out node add_ln224)   --->   "%select_ln215_5 = select i1 %and_ln215, i9 %shl_ln224_mid1, i9 %select_ln215_1" [./src/conv1x1DSP2.hpp:215->./src/conv1x1DSP2.hpp:263]   --->   Operation 66 'select' 'select_ln215_5' <Predicate = (!icmp_ln213)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 67 [1/1] (0.00ns) (grouped into LUT with out node add_ln224)   --->   "%zext_ln215 = zext i9 %select_ln215_5 to i10" [./src/conv1x1DSP2.hpp:215->./src/conv1x1DSP2.hpp:263]   --->   Operation 67 'zext' 'zext_ln215' <Predicate = (!icmp_ln213)> <Delay = 0.00>
ST_6 : Operation 68 [1/1] (0.00ns)   --->   "%zext_ln247_1 = zext i5 %peIdx to i64" [./src/conv1x1DSP2.hpp:247->./src/conv1x1DSP2.hpp:263]   --->   Operation 68 'zext' 'zext_ln247_1' <Predicate = (!icmp_ln213)> <Delay = 0.00>
ST_6 : Operation 69 [1/1] (0.00ns)   --->   "%conv_8_bias_new_V_0_2 = getelementptr [18 x i13]* @conv_8_bias_new_V_0, i64 0, i64 %zext_ln247_1" [./src/conv1x1DSP2.hpp:247->./src/conv1x1DSP2.hpp:263]   --->   Operation 69 'getelementptr' 'conv_8_bias_new_V_0_2' <Predicate = (!icmp_ln213 & and_ln215)> <Delay = 0.00>
ST_6 : Operation 70 [2/2] (1.35ns)   --->   "%conv_8_bias_new_V_0_3 = load i13* %conv_8_bias_new_V_0_2, align 2" [./src/conv1x1DSP2.hpp:247->./src/conv1x1DSP2.hpp:263]   --->   Operation 70 'load' 'conv_8_bias_new_V_0_3' <Predicate = (!icmp_ln213 & and_ln215)> <Delay = 1.35> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 288> <ROM>
ST_6 : Operation 71 [1/1] (0.00ns)   --->   "%conv_8_bias_new_V_1_2 = getelementptr [18 x i10]* @conv_8_bias_new_V_1, i64 0, i64 %zext_ln247_1" [./src/conv1x1DSP2.hpp:247->./src/conv1x1DSP2.hpp:263]   --->   Operation 71 'getelementptr' 'conv_8_bias_new_V_1_2' <Predicate = (!icmp_ln213 & and_ln215)> <Delay = 0.00>
ST_6 : Operation 72 [2/2] (1.35ns)   --->   "%conv_8_bias_new_V_1_3 = load i10* %conv_8_bias_new_V_1_2, align 2" [./src/conv1x1DSP2.hpp:247->./src/conv1x1DSP2.hpp:263]   --->   Operation 72 'load' 'conv_8_bias_new_V_1_3' <Predicate = (!icmp_ln213 & and_ln215)> <Delay = 1.35> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 288> <ROM>
ST_6 : Operation 73 [1/1] (0.00ns) (grouped into LUT with out node add_ln224)   --->   "%zext_ln216 = zext i5 %select_ln215_4 to i10" [./src/conv1x1DSP2.hpp:216->./src/conv1x1DSP2.hpp:263]   --->   Operation 73 'zext' 'zext_ln216' <Predicate = (!icmp_ln213)> <Delay = 0.00>
ST_6 : Operation 74 [1/1] (0.92ns) (out node of the LUT)   --->   "%add_ln224 = add i10 %zext_ln216, %zext_ln215" [./src/conv1x1DSP2.hpp:224->./src/conv1x1DSP2.hpp:263]   --->   Operation 74 'add' 'add_ln224' <Predicate = (!icmp_ln213)> <Delay = 0.92> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 75 [1/1] (0.00ns)   --->   "%zext_ln224 = zext i10 %add_ln224 to i64" [./src/conv1x1DSP2.hpp:224->./src/conv1x1DSP2.hpp:263]   --->   Operation 75 'zext' 'zext_ln224' <Predicate = (!icmp_ln213)> <Delay = 0.00>
ST_6 : Operation 76 [1/1] (0.00ns)   --->   "%conv_8_w_new_V_0_add = getelementptr [288 x i32]* @conv_8_w_new_V_0, i64 0, i64 %zext_ln224" [./src/conv1x1DSP2.hpp:224->./src/conv1x1DSP2.hpp:263]   --->   Operation 76 'getelementptr' 'conv_8_w_new_V_0_add' <Predicate = (!icmp_ln213)> <Delay = 0.00>
ST_6 : Operation 77 [2/2] (1.35ns)   --->   "%conv_8_w_new_V_0_loa = load i32* %conv_8_w_new_V_0_add, align 4" [./src/conv1x1DSP2.hpp:224->./src/conv1x1DSP2.hpp:263]   --->   Operation 77 'load' 'conv_8_w_new_V_0_loa' <Predicate = (!icmp_ln213)> <Delay = 1.35> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 288> <ROM>
ST_6 : Operation 78 [1/1] (0.00ns)   --->   "%conv_8_w_new_V_1_add = getelementptr [288 x i32]* @conv_8_w_new_V_1, i64 0, i64 %zext_ln224" [./src/conv1x1DSP2.hpp:224->./src/conv1x1DSP2.hpp:263]   --->   Operation 78 'getelementptr' 'conv_8_w_new_V_1_add' <Predicate = (!icmp_ln213)> <Delay = 0.00>
ST_6 : Operation 79 [2/2] (1.35ns)   --->   "%conv_8_w_new_V_1_loa = load i32* %conv_8_w_new_V_1_add, align 4" [./src/conv1x1DSP2.hpp:224->./src/conv1x1DSP2.hpp:263]   --->   Operation 79 'load' 'conv_8_w_new_V_1_loa' <Predicate = (!icmp_ln213)> <Delay = 1.35> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 288> <ROM>

State 7 <SV = 6> <Delay = 2.83>
ST_7 : Operation 80 [1/1] (0.00ns) (grouped into LUT with out node select_ln215_6)   --->   "%select_ln215_2 = select i1 %or_ln215, i13 221, i13 %conv_8_bias_new_V_0_1" [./src/conv1x1DSP2.hpp:215->./src/conv1x1DSP2.hpp:263]   --->   Operation 80 'select' 'select_ln215_2' <Predicate = (!icmp_ln213 & !and_ln215)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 81 [1/1] (0.00ns) (grouped into LUT with out node select_ln215_7)   --->   "%select_ln215_3 = select i1 %or_ln215, i10 -154, i10 %conv_8_bias_new_V_1_1" [./src/conv1x1DSP2.hpp:215->./src/conv1x1DSP2.hpp:263]   --->   Operation 81 'select' 'select_ln215_3' <Predicate = (!icmp_ln213 & !and_ln215)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 82 [1/2] (1.35ns)   --->   "%conv_8_bias_new_V_0_3 = load i13* %conv_8_bias_new_V_0_2, align 2" [./src/conv1x1DSP2.hpp:247->./src/conv1x1DSP2.hpp:263]   --->   Operation 82 'load' 'conv_8_bias_new_V_0_3' <Predicate = (!icmp_ln213 & and_ln215)> <Delay = 1.35> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 288> <ROM>
ST_7 : Operation 83 [1/1] (0.48ns) (out node of the LUT)   --->   "%select_ln215_6 = select i1 %and_ln215, i13 %conv_8_bias_new_V_0_3, i13 %select_ln215_2" [./src/conv1x1DSP2.hpp:215->./src/conv1x1DSP2.hpp:263]   --->   Operation 83 'select' 'select_ln215_6' <Predicate = (!icmp_ln213)> <Delay = 0.48> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 84 [1/2] (1.35ns)   --->   "%conv_8_bias_new_V_1_3 = load i10* %conv_8_bias_new_V_1_2, align 2" [./src/conv1x1DSP2.hpp:247->./src/conv1x1DSP2.hpp:263]   --->   Operation 84 'load' 'conv_8_bias_new_V_1_3' <Predicate = (!icmp_ln213 & and_ln215)> <Delay = 1.35> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 288> <ROM>
ST_7 : Operation 85 [1/1] (0.47ns) (out node of the LUT)   --->   "%select_ln215_7 = select i1 %and_ln215, i10 %conv_8_bias_new_V_1_3, i10 %select_ln215_3" [./src/conv1x1DSP2.hpp:215->./src/conv1x1DSP2.hpp:263]   --->   Operation 85 'select' 'select_ln215_7' <Predicate = (!icmp_ln213)> <Delay = 0.47> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 86 [1/1] (1.75ns)   --->   "%tmp_V_5 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)" [./src/conv1x1DSP2.hpp:218->./src/conv1x1DSP2.hpp:263]   --->   Operation 86 'read' 'tmp_V_5' <Predicate = (!icmp_ln213)> <Delay = 1.75> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_7 : Operation 87 [1/1] (0.00ns)   --->   "%ivec_0_V = trunc i16 %tmp_V_5 to i4" [./src/conv1x1DSP2.hpp:220->./src/conv1x1DSP2.hpp:263]   --->   Operation 87 'trunc' 'ivec_0_V' <Predicate = (!icmp_ln213)> <Delay = 0.00>
ST_7 : Operation 88 [1/1] (0.00ns)   --->   "%ivec_1_V = call i4 @_ssdm_op_PartSelect.i4.i16.i32.i32(i16 %tmp_V_5, i32 4, i32 7)" [./src/conv1x1DSP2.hpp:220->./src/conv1x1DSP2.hpp:263]   --->   Operation 88 'partselect' 'ivec_1_V' <Predicate = (!icmp_ln213)> <Delay = 0.00>
ST_7 : Operation 89 [1/1] (0.00ns)   --->   "%ivec_2_V = call i4 @_ssdm_op_PartSelect.i4.i16.i32.i32(i16 %tmp_V_5, i32 8, i32 11)" [./src/conv1x1DSP2.hpp:220->./src/conv1x1DSP2.hpp:263]   --->   Operation 89 'partselect' 'ivec_2_V' <Predicate = (!icmp_ln213)> <Delay = 0.00>
ST_7 : Operation 90 [1/1] (0.00ns)   --->   "%ivec_3_V = call i4 @_ssdm_op_PartSelect.i4.i16.i32.i32(i16 %tmp_V_5, i32 12, i32 15)" [./src/conv1x1DSP2.hpp:220->./src/conv1x1DSP2.hpp:263]   --->   Operation 90 'partselect' 'ivec_3_V' <Predicate = (!icmp_ln213)> <Delay = 0.00>
ST_7 : Operation 91 [1/2] (1.35ns)   --->   "%conv_8_w_new_V_0_loa = load i32* %conv_8_w_new_V_0_add, align 4" [./src/conv1x1DSP2.hpp:224->./src/conv1x1DSP2.hpp:263]   --->   Operation 91 'load' 'conv_8_w_new_V_0_loa' <Predicate = (!icmp_ln213)> <Delay = 1.35> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 288> <ROM>
ST_7 : Operation 92 [1/1] (0.00ns)   --->   "%wvec_0_0_V = trunc i32 %conv_8_w_new_V_0_loa to i8" [./src/conv1x1DSP2.hpp:224->./src/conv1x1DSP2.hpp:263]   --->   Operation 92 'trunc' 'wvec_0_0_V' <Predicate = (!icmp_ln213)> <Delay = 0.00>
ST_7 : Operation 93 [1/1] (0.00ns)   --->   "%wvec_0_1_V = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %conv_8_w_new_V_0_loa, i32 8, i32 15)" [./src/conv1x1DSP2.hpp:224->./src/conv1x1DSP2.hpp:263]   --->   Operation 93 'partselect' 'wvec_0_1_V' <Predicate = (!icmp_ln213)> <Delay = 0.00>
ST_7 : Operation 94 [1/1] (0.00ns)   --->   "%wvec_0_2_V = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %conv_8_w_new_V_0_loa, i32 16, i32 23)" [./src/conv1x1DSP2.hpp:224->./src/conv1x1DSP2.hpp:263]   --->   Operation 94 'partselect' 'wvec_0_2_V' <Predicate = (!icmp_ln213)> <Delay = 0.00>
ST_7 : Operation 95 [1/1] (0.00ns)   --->   "%wvec_0_3_V = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %conv_8_w_new_V_0_loa, i32 24, i32 31)" [./src/conv1x1DSP2.hpp:224->./src/conv1x1DSP2.hpp:263]   --->   Operation 95 'partselect' 'wvec_0_3_V' <Predicate = (!icmp_ln213)> <Delay = 0.00>
ST_7 : Operation 96 [1/2] (1.35ns)   --->   "%conv_8_w_new_V_1_loa = load i32* %conv_8_w_new_V_1_add, align 4" [./src/conv1x1DSP2.hpp:224->./src/conv1x1DSP2.hpp:263]   --->   Operation 96 'load' 'conv_8_w_new_V_1_loa' <Predicate = (!icmp_ln213)> <Delay = 1.35> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 288> <ROM>
ST_7 : Operation 97 [1/1] (0.00ns)   --->   "%wvec_1_0_V = trunc i32 %conv_8_w_new_V_1_loa to i8" [./src/conv1x1DSP2.hpp:224->./src/conv1x1DSP2.hpp:263]   --->   Operation 97 'trunc' 'wvec_1_0_V' <Predicate = (!icmp_ln213)> <Delay = 0.00>
ST_7 : Operation 98 [1/1] (0.00ns)   --->   "%wvec_1_1_V = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %conv_8_w_new_V_1_loa, i32 8, i32 15)" [./src/conv1x1DSP2.hpp:224->./src/conv1x1DSP2.hpp:263]   --->   Operation 98 'partselect' 'wvec_1_1_V' <Predicate = (!icmp_ln213)> <Delay = 0.00>
ST_7 : Operation 99 [1/1] (0.00ns)   --->   "%wvec_1_2_V = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %conv_8_w_new_V_1_loa, i32 16, i32 23)" [./src/conv1x1DSP2.hpp:224->./src/conv1x1DSP2.hpp:263]   --->   Operation 99 'partselect' 'wvec_1_2_V' <Predicate = (!icmp_ln213)> <Delay = 0.00>
ST_7 : Operation 100 [1/1] (0.00ns)   --->   "%wvec_1_3_V = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %conv_8_w_new_V_1_loa, i32 24, i32 31)" [./src/conv1x1DSP2.hpp:224->./src/conv1x1DSP2.hpp:263]   --->   Operation 100 'partselect' 'wvec_1_3_V' <Predicate = (!icmp_ln213)> <Delay = 0.00>
ST_7 : Operation 101 [5/5] (1.08ns)   --->   "%call_ret = call fastcc { i14, i14 } @simd_mac_DSP2(i4 %ivec_0_V, i4 %ivec_1_V, i4 %ivec_2_V, i4 %ivec_3_V, i8 %wvec_0_0_V, i8 %wvec_0_1_V, i8 %wvec_0_2_V, i8 %wvec_0_3_V, i8 %wvec_1_0_V, i8 %wvec_1_1_V, i8 %wvec_1_2_V, i8 %wvec_1_3_V)" [./src/conv1x1DSP2.hpp:233->./src/conv1x1DSP2.hpp:263]   --->   Operation 101 'call' 'call_ret' <Predicate = (!icmp_ln213)> <Delay = 1.08> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 7> <Delay = 3.31>
ST_8 : Operation 102 [4/5] (3.31ns)   --->   "%call_ret = call fastcc { i14, i14 } @simd_mac_DSP2(i4 %ivec_0_V, i4 %ivec_1_V, i4 %ivec_2_V, i4 %ivec_3_V, i8 %wvec_0_0_V, i8 %wvec_0_1_V, i8 %wvec_0_2_V, i8 %wvec_0_3_V, i8 %wvec_1_0_V, i8 %wvec_1_1_V, i8 %wvec_1_2_V, i8 %wvec_1_3_V)" [./src/conv1x1DSP2.hpp:233->./src/conv1x1DSP2.hpp:263]   --->   Operation 102 'call' 'call_ret' <Predicate = (!icmp_ln213)> <Delay = 3.31> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 8> <Delay = 3.31>
ST_9 : Operation 103 [3/5] (3.31ns)   --->   "%call_ret = call fastcc { i14, i14 } @simd_mac_DSP2(i4 %ivec_0_V, i4 %ivec_1_V, i4 %ivec_2_V, i4 %ivec_3_V, i8 %wvec_0_0_V, i8 %wvec_0_1_V, i8 %wvec_0_2_V, i8 %wvec_0_3_V, i8 %wvec_1_0_V, i8 %wvec_1_1_V, i8 %wvec_1_2_V, i8 %wvec_1_3_V)" [./src/conv1x1DSP2.hpp:233->./src/conv1x1DSP2.hpp:263]   --->   Operation 103 'call' 'call_ret' <Predicate = (!icmp_ln213)> <Delay = 3.31> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 9> <Delay = 3.31>
ST_10 : Operation 104 [2/5] (3.31ns)   --->   "%call_ret = call fastcc { i14, i14 } @simd_mac_DSP2(i4 %ivec_0_V, i4 %ivec_1_V, i4 %ivec_2_V, i4 %ivec_3_V, i8 %wvec_0_0_V, i8 %wvec_0_1_V, i8 %wvec_0_2_V, i8 %wvec_0_3_V, i8 %wvec_1_0_V, i8 %wvec_1_1_V, i8 %wvec_1_2_V, i8 %wvec_1_3_V)" [./src/conv1x1DSP2.hpp:233->./src/conv1x1DSP2.hpp:263]   --->   Operation 104 'call' 'call_ret' <Predicate = (!icmp_ln213)> <Delay = 3.31> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 11 <SV = 10> <Delay = 3.11>
ST_11 : Operation 105 [1/1] (0.00ns)   --->   "%outPartialArr_1_V_2_1 = load i32* %outPartialArr_1_V_2" [./src/conv1x1DSP2.hpp:240->./src/conv1x1DSP2.hpp:263]   --->   Operation 105 'load' 'outPartialArr_1_V_2_1' <Predicate = (!icmp_ln213)> <Delay = 0.00>
ST_11 : Operation 106 [1/1] (0.00ns)   --->   "%outPartialArr_V_0_3_1 = load i32* %outPartialArr_V_0_3_s" [./src/conv1x1DSP2.hpp:239->./src/conv1x1DSP2.hpp:263]   --->   Operation 106 'load' 'outPartialArr_V_0_3_1' <Predicate = (!icmp_ln213)> <Delay = 0.00>
ST_11 : Operation 107 [1/1] (0.87ns)   --->   "%icmp_ln235 = icmp eq i5 %select_ln215_4, 0" [./src/conv1x1DSP2.hpp:235->./src/conv1x1DSP2.hpp:263]   --->   Operation 107 'icmp' 'icmp_ln235' <Predicate = (!icmp_ln213)> <Delay = 0.87> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 108 [1/5] (1.91ns)   --->   "%call_ret = call fastcc { i14, i14 } @simd_mac_DSP2(i4 %ivec_0_V, i4 %ivec_1_V, i4 %ivec_2_V, i4 %ivec_3_V, i8 %wvec_0_0_V, i8 %wvec_0_1_V, i8 %wvec_0_2_V, i8 %wvec_0_3_V, i8 %wvec_1_0_V, i8 %wvec_1_1_V, i8 %wvec_1_2_V, i8 %wvec_1_3_V)" [./src/conv1x1DSP2.hpp:233->./src/conv1x1DSP2.hpp:263]   --->   Operation 108 'call' 'call_ret' <Predicate = (!icmp_ln213)> <Delay = 1.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_11 : Operation 109 [1/1] (0.00ns)   --->   "%outPartial0_V_0_i = extractvalue { i14, i14 } %call_ret, 0" [./src/conv1x1DSP2.hpp:233->./src/conv1x1DSP2.hpp:263]   --->   Operation 109 'extractvalue' 'outPartial0_V_0_i' <Predicate = (!icmp_ln213)> <Delay = 0.00>
ST_11 : Operation 110 [1/1] (0.00ns)   --->   "%outPartial1_V_0_i = extractvalue { i14, i14 } %call_ret, 1" [./src/conv1x1DSP2.hpp:233->./src/conv1x1DSP2.hpp:263]   --->   Operation 110 'extractvalue' 'outPartial1_V_0_i' <Predicate = (!icmp_ln213)> <Delay = 0.00>
ST_11 : Operation 111 [1/1] (0.00ns)   --->   "%outPartialArr_0_V = sext i14 %outPartial0_V_0_i to i32" [./src/conv1x1DSP2.hpp:236->./src/conv1x1DSP2.hpp:263]   --->   Operation 111 'sext' 'outPartialArr_0_V' <Predicate = (!icmp_ln213)> <Delay = 0.00>
ST_11 : Operation 112 [1/1] (0.00ns)   --->   "%sext_ln68 = sext i14 %outPartial1_V_0_i to i32" [./src/conv1x1DSP2.hpp:237->./src/conv1x1DSP2.hpp:263]   --->   Operation 112 'sext' 'sext_ln68' <Predicate = (!icmp_ln213)> <Delay = 0.00>
ST_11 : Operation 113 [1/1] (1.20ns)   --->   "%outPartialArr_0_V_2 = add nsw i32 %outPartialArr_0_V, %outPartialArr_V_0_3_1" [./src/conv1x1DSP2.hpp:239->./src/conv1x1DSP2.hpp:263]   --->   Operation 113 'add' 'outPartialArr_0_V_2' <Predicate = (!icmp_ln213)> <Delay = 1.20> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 114 [1/1] (1.20ns)   --->   "%add_ln700 = add nsw i32 %sext_ln68, %outPartialArr_1_V_2_1" [./src/conv1x1DSP2.hpp:240->./src/conv1x1DSP2.hpp:263]   --->   Operation 114 'add' 'add_ln700' <Predicate = (!icmp_ln213)> <Delay = 1.20> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 115 [1/1] (0.87ns)   --->   "%icmp_ln244 = icmp eq i5 %select_ln215_4, 15" [./src/conv1x1DSP2.hpp:244->./src/conv1x1DSP2.hpp:263]   --->   Operation 115 'icmp' 'icmp_ln244' <Predicate = (!icmp_ln213)> <Delay = 0.87> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 116 [1/1] (0.00ns)   --->   "br i1 %icmp_ln244, label %.preheader.0.i, label %hls_label_63_end" [./src/conv1x1DSP2.hpp:244->./src/conv1x1DSP2.hpp:263]   --->   Operation 116 'br' <Predicate = (!icmp_ln213)> <Delay = 0.00>

State 12 <SV = 11> <Delay = 3.47>
ST_12 : Operation 117 [1/1] (0.00ns)   --->   "%sext_ln215 = sext i13 %select_ln215_6 to i32" [./src/conv1x1DSP2.hpp:215->./src/conv1x1DSP2.hpp:263]   --->   Operation 117 'sext' 'sext_ln215' <Predicate = (!icmp_ln213)> <Delay = 0.00>
ST_12 : Operation 118 [1/1] (0.00ns)   --->   "%sext_ln215_80 = sext i10 %select_ln215_7 to i32" [./src/conv1x1DSP2.hpp:215->./src/conv1x1DSP2.hpp:263]   --->   Operation 118 'sext' 'sext_ln215_80' <Predicate = (!icmp_ln213)> <Delay = 0.00>
ST_12 : Operation 119 [1/1] (0.00ns)   --->   "%tmp_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str49976)" [./src/conv1x1DSP2.hpp:216->./src/conv1x1DSP2.hpp:263]   --->   Operation 119 'specregionbegin' 'tmp_i' <Predicate = (!icmp_ln213)> <Delay = 0.00>
ST_12 : Operation 120 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str49942) nounwind" [./src/conv1x1DSP2.hpp:217->./src/conv1x1DSP2.hpp:263]   --->   Operation 120 'specpipeline' <Predicate = (!icmp_ln213)> <Delay = 0.00>
ST_12 : Operation 121 [1/1] (0.52ns)   --->   "%select_ln235 = select i1 %icmp_ln235, i32 %outPartialArr_0_V, i32 %outPartialArr_0_V_2" [./src/conv1x1DSP2.hpp:235->./src/conv1x1DSP2.hpp:263]   --->   Operation 121 'select' 'select_ln235' <Predicate = (!icmp_ln213)> <Delay = 0.52> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 122 [1/1] (0.52ns)   --->   "%outPartialArr_1_V = select i1 %icmp_ln235, i32 %sext_ln68, i32 %add_ln700" [./src/conv1x1DSP2.hpp:235->./src/conv1x1DSP2.hpp:263]   --->   Operation 122 'select' 'outPartialArr_1_V' <Predicate = (!icmp_ln213)> <Delay = 0.52> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 123 [1/1] (0.00ns)   --->   "store i32 %select_ln235, i32* %outPartialArr_V_0_3_s" [./src/conv1x1DSP2.hpp:244->./src/conv1x1DSP2.hpp:263]   --->   Operation 123 'store' <Predicate = (!icmp_ln213)> <Delay = 0.00>
ST_12 : Operation 124 [1/1] (0.00ns)   --->   "store i32 %outPartialArr_1_V, i32* %outPartialArr_1_V_2" [./src/conv1x1DSP2.hpp:244->./src/conv1x1DSP2.hpp:263]   --->   Operation 124 'store' <Predicate = (!icmp_ln213)> <Delay = 0.00>
ST_12 : Operation 125 [1/1] (1.20ns)   --->   "%add_ln215 = add i32 %select_ln235, %sext_ln215" [./src/conv1x1DSP2.hpp:247->./src/conv1x1DSP2.hpp:263]   --->   Operation 125 'add' 'add_ln215' <Predicate = (icmp_ln244)> <Delay = 1.20> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 126 [1/1] (1.20ns)   --->   "%add_ln215_1 = add i32 %outPartialArr_1_V, %sext_ln215_80" [./src/conv1x1DSP2.hpp:247->./src/conv1x1DSP2.hpp:263]   --->   Operation 126 'add' 'add_ln215_1' <Predicate = (icmp_ln244)> <Delay = 1.20> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 127 [1/1] (0.00ns)   --->   "%tmp_V = call i64 @_ssdm_op_BitConcatenate.i64.i32.i32(i32 %add_ln215_1, i32 %add_ln215)" [./src/conv1x1DSP2.hpp:247->./src/conv1x1DSP2.hpp:263]   --->   Operation 127 'bitconcatenate' 'tmp_V' <Predicate = (icmp_ln244)> <Delay = 0.00>
ST_12 : Operation 128 [1/1] (1.75ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i64P(i64* %out_V_V, i64 %tmp_V)" [./src/conv1x1DSP2.hpp:249->./src/conv1x1DSP2.hpp:263]   --->   Operation 128 'write' <Predicate = (icmp_ln244)> <Delay = 1.75> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_12 : Operation 129 [1/1] (0.00ns)   --->   "br label %hls_label_63_end" [./src/conv1x1DSP2.hpp:250->./src/conv1x1DSP2.hpp:263]   --->   Operation 129 'br' <Predicate = (icmp_ln244)> <Delay = 0.00>
ST_12 : Operation 130 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str49976, i32 %tmp_i)" [./src/conv1x1DSP2.hpp:251->./src/conv1x1DSP2.hpp:263]   --->   Operation 130 'specregionend' 'empty' <Predicate = (!icmp_ln213)> <Delay = 0.00>
ST_12 : Operation 131 [1/1] (0.00ns)   --->   "br label %.preheader188.i" [./src/conv1x1DSP2.hpp:216->./src/conv1x1DSP2.hpp:263]   --->   Operation 131 'br' <Predicate = (!icmp_ln213)> <Delay = 0.00>

State 13 <SV = 6> <Delay = 0.00>
ST_13 : Operation 132 [1/1] (0.00ns)   --->   "ret void" [./src/conv1x1DSP2.hpp:263]   --->   Operation 132 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ in_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ out_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ reps]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ conv_8_bias_new_V_0]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ conv_8_bias_new_V_1]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ conv_8_w_new_V_0]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_8_w_new_V_1]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
outPartialArr_1_V_2   (alloca         ) [ 00111111111110]
outPartialArr_V_0_3_s (alloca         ) [ 00111111111110]
reps_read             (read           ) [ 00000000000000]
shl_ln213             (shl            ) [ 00000000000000]
shl_ln213_1           (shl            ) [ 00000000000000]
add_ln213             (add            ) [ 00100000000000]
cast44                (zext           ) [ 00010000000000]
specinterface_ln0     (specinterface  ) [ 00000000000000]
specinterface_ln0     (specinterface  ) [ 00000000000000]
specinterface_ln0     (specinterface  ) [ 00000000000000]
bound46               (mul            ) [ 00001111111110]
br_ln213              (br             ) [ 00011111111110]
indvar_flatten83      (phi            ) [ 00001000000000]
indvar_flatten37      (phi            ) [ 00001000000000]
icmp_ln213            (icmp           ) [ 00001111111110]
add_ln213_1           (add            ) [ 00011111111110]
icmp_ln214            (icmp           ) [ 00001100000000]
add_ln214             (add            ) [ 00000000000000]
select_ln214          (select         ) [ 00011111111110]
indvar_flatten        (phi            ) [ 00001100000000]
peIdx_0_i             (phi            ) [ 00001100000000]
simdIdx_0_i           (phi            ) [ 00001100000000]
shl_ln                (bitconcatenate ) [ 00001010000000]
zext_ln247            (zext           ) [ 00000000000000]
conv_8_bias_new_V_0_s (getelementptr  ) [ 00001010000000]
conv_8_bias_new_V_1_s (getelementptr  ) [ 00001010000000]
xor_ln214             (xor            ) [ 00000000000000]
icmp_ln216            (icmp           ) [ 00000000000000]
and_ln214             (and            ) [ 00000000000000]
icmp_ln215            (icmp           ) [ 00000000000000]
and_ln214_1           (and            ) [ 00000000000000]
or_ln215              (or             ) [ 00001011000000]
select_ln215          (select         ) [ 00000000000000]
xor_ln215             (xor            ) [ 00000000000000]
or_ln215_1            (or             ) [ 00000000000000]
and_ln215             (and            ) [ 00001011000000]
peIdx                 (add            ) [ 00001010000000]
or_ln215_2            (or             ) [ 00000000000000]
or_ln215_3            (or             ) [ 00000000000000]
select_ln215_4        (select         ) [ 00001011111100]
select_ln215_8        (select         ) [ 00011111111110]
simdIdx               (add            ) [ 00011111111110]
add_ln215_5           (add            ) [ 00000000000000]
select_ln215_9        (select         ) [ 00011111111110]
conv_8_bias_new_V_0_1 (load           ) [ 00001001000000]
conv_8_bias_new_V_1_1 (load           ) [ 00001001000000]
br_ln213              (br             ) [ 00000000000000]
select_ln215_1        (select         ) [ 00000000000000]
shl_ln224_mid1        (bitconcatenate ) [ 00000000000000]
select_ln215_5        (select         ) [ 00000000000000]
zext_ln215            (zext           ) [ 00000000000000]
zext_ln247_1          (zext           ) [ 00000000000000]
conv_8_bias_new_V_0_2 (getelementptr  ) [ 00001001000000]
conv_8_bias_new_V_1_2 (getelementptr  ) [ 00001001000000]
zext_ln216            (zext           ) [ 00000000000000]
add_ln224             (add            ) [ 00000000000000]
zext_ln224            (zext           ) [ 00000000000000]
conv_8_w_new_V_0_add  (getelementptr  ) [ 00001001000000]
conv_8_w_new_V_1_add  (getelementptr  ) [ 00001001000000]
select_ln215_2        (select         ) [ 00000000000000]
select_ln215_3        (select         ) [ 00000000000000]
conv_8_bias_new_V_0_3 (load           ) [ 00000000000000]
select_ln215_6        (select         ) [ 00001000111110]
conv_8_bias_new_V_1_3 (load           ) [ 00000000000000]
select_ln215_7        (select         ) [ 00001000111110]
tmp_V_5               (read           ) [ 00000000000000]
ivec_0_V              (trunc          ) [ 00001000111100]
ivec_1_V              (partselect     ) [ 00001000111100]
ivec_2_V              (partselect     ) [ 00001000111100]
ivec_3_V              (partselect     ) [ 00001000111100]
conv_8_w_new_V_0_loa  (load           ) [ 00000000000000]
wvec_0_0_V            (trunc          ) [ 00001000111100]
wvec_0_1_V            (partselect     ) [ 00001000111100]
wvec_0_2_V            (partselect     ) [ 00001000111100]
wvec_0_3_V            (partselect     ) [ 00001000111100]
conv_8_w_new_V_1_loa  (load           ) [ 00000000000000]
wvec_1_0_V            (trunc          ) [ 00001000111100]
wvec_1_1_V            (partselect     ) [ 00001000111100]
wvec_1_2_V            (partselect     ) [ 00001000111100]
wvec_1_3_V            (partselect     ) [ 00001000111100]
outPartialArr_1_V_2_1 (load           ) [ 00000000000000]
outPartialArr_V_0_3_1 (load           ) [ 00000000000000]
icmp_ln235            (icmp           ) [ 00001000000010]
call_ret              (call           ) [ 00000000000000]
outPartial0_V_0_i     (extractvalue   ) [ 00000000000000]
outPartial1_V_0_i     (extractvalue   ) [ 00000000000000]
outPartialArr_0_V     (sext           ) [ 00001000000010]
sext_ln68             (sext           ) [ 00001000000010]
outPartialArr_0_V_2   (add            ) [ 00001000000010]
add_ln700             (add            ) [ 00001000000010]
icmp_ln244            (icmp           ) [ 00001000000010]
br_ln244              (br             ) [ 00000000000000]
sext_ln215            (sext           ) [ 00000000000000]
sext_ln215_80         (sext           ) [ 00000000000000]
tmp_i                 (specregionbegin) [ 00000000000000]
specpipeline_ln217    (specpipeline   ) [ 00000000000000]
select_ln235          (select         ) [ 00000000000000]
outPartialArr_1_V     (select         ) [ 00000000000000]
store_ln244           (store          ) [ 00000000000000]
store_ln244           (store          ) [ 00000000000000]
add_ln215             (add            ) [ 00000000000000]
add_ln215_1           (add            ) [ 00000000000000]
tmp_V                 (bitconcatenate ) [ 00000000000000]
write_ln249           (write          ) [ 00000000000000]
br_ln250              (br             ) [ 00000000000000]
empty                 (specregionend  ) [ 00000000000000]
br_ln216              (br             ) [ 00011111111110]
ret_ln263             (ret            ) [ 00000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="in_V_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_V_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="out_V_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_V_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="reps">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="reps"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="conv_8_bias_new_V_0">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_8_bias_new_V_0"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="conv_8_bias_new_V_1">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_8_bias_new_V_1"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="conv_8_w_new_V_0">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_8_w_new_V_0"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="conv_8_w_new_V_1">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_8_w_new_V_1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.i32P"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ScalarProp_str"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i9.i5.i4"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i16P"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i4.i16.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="simd_mac_DSP2"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str49976"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str49942"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i64P"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="116" class="1004" name="outPartialArr_1_V_2_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="1" slack="0"/>
<pin id="118" dir="1" index="1" bw="32" slack="10"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="outPartialArr_1_V_2/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="outPartialArr_V_0_3_s_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="1" slack="0"/>
<pin id="122" dir="1" index="1" bw="32" slack="10"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="outPartialArr_V_0_3_s/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="reps_read_read_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="32" slack="0"/>
<pin id="126" dir="0" index="1" bw="32" slack="0"/>
<pin id="127" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="reps_read/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="tmp_V_5_read_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="16" slack="0"/>
<pin id="132" dir="0" index="1" bw="16" slack="0"/>
<pin id="133" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_V_5/7 "/>
</bind>
</comp>

<comp id="136" class="1004" name="write_ln249_write_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="0" slack="0"/>
<pin id="138" dir="0" index="1" bw="64" slack="0"/>
<pin id="139" dir="0" index="2" bw="64" slack="0"/>
<pin id="140" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln249/12 "/>
</bind>
</comp>

<comp id="143" class="1004" name="conv_8_bias_new_V_0_s_gep_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="13" slack="0"/>
<pin id="145" dir="0" index="1" bw="1" slack="0"/>
<pin id="146" dir="0" index="2" bw="5" slack="0"/>
<pin id="147" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_8_bias_new_V_0_s/5 "/>
</bind>
</comp>

<comp id="150" class="1004" name="grp_access_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="5" slack="0"/>
<pin id="152" dir="0" index="1" bw="13" slack="2147483647"/>
<pin id="153" dir="0" index="2" bw="0" slack="0"/>
<pin id="176" dir="0" index="4" bw="5" slack="2147483647"/>
<pin id="177" dir="0" index="5" bw="13" slack="2147483647"/>
<pin id="178" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="154" dir="1" index="3" bw="13" slack="1"/>
<pin id="179" dir="1" index="7" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="conv_8_bias_new_V_0_1/5 conv_8_bias_new_V_0_3/6 "/>
</bind>
</comp>

<comp id="156" class="1004" name="conv_8_bias_new_V_1_s_gep_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="10" slack="0"/>
<pin id="158" dir="0" index="1" bw="1" slack="0"/>
<pin id="159" dir="0" index="2" bw="5" slack="0"/>
<pin id="160" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_8_bias_new_V_1_s/5 "/>
</bind>
</comp>

<comp id="163" class="1004" name="grp_access_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="5" slack="0"/>
<pin id="165" dir="0" index="1" bw="10" slack="2147483647"/>
<pin id="166" dir="0" index="2" bw="0" slack="0"/>
<pin id="188" dir="0" index="4" bw="5" slack="2147483647"/>
<pin id="189" dir="0" index="5" bw="10" slack="2147483647"/>
<pin id="190" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="167" dir="1" index="3" bw="10" slack="1"/>
<pin id="191" dir="1" index="7" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="conv_8_bias_new_V_1_1/5 conv_8_bias_new_V_1_3/6 "/>
</bind>
</comp>

<comp id="169" class="1004" name="conv_8_bias_new_V_0_2_gep_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="13" slack="0"/>
<pin id="171" dir="0" index="1" bw="1" slack="0"/>
<pin id="172" dir="0" index="2" bw="5" slack="0"/>
<pin id="173" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_8_bias_new_V_0_2/6 "/>
</bind>
</comp>

<comp id="181" class="1004" name="conv_8_bias_new_V_1_2_gep_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="10" slack="0"/>
<pin id="183" dir="0" index="1" bw="1" slack="0"/>
<pin id="184" dir="0" index="2" bw="5" slack="0"/>
<pin id="185" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_8_bias_new_V_1_2/6 "/>
</bind>
</comp>

<comp id="193" class="1004" name="conv_8_w_new_V_0_add_gep_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="32" slack="0"/>
<pin id="195" dir="0" index="1" bw="1" slack="0"/>
<pin id="196" dir="0" index="2" bw="10" slack="0"/>
<pin id="197" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_8_w_new_V_0_add/6 "/>
</bind>
</comp>

<comp id="200" class="1004" name="grp_access_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="9" slack="0"/>
<pin id="202" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="203" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="204" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="conv_8_w_new_V_0_loa/6 "/>
</bind>
</comp>

<comp id="206" class="1004" name="conv_8_w_new_V_1_add_gep_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="32" slack="0"/>
<pin id="208" dir="0" index="1" bw="1" slack="0"/>
<pin id="209" dir="0" index="2" bw="10" slack="0"/>
<pin id="210" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_8_w_new_V_1_add/6 "/>
</bind>
</comp>

<comp id="213" class="1004" name="grp_access_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="9" slack="0"/>
<pin id="215" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="216" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="217" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="conv_8_w_new_V_1_loa/6 "/>
</bind>
</comp>

<comp id="219" class="1005" name="indvar_flatten83_reg_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="45" slack="1"/>
<pin id="221" dir="1" index="1" bw="45" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten83 (phireg) "/>
</bind>
</comp>

<comp id="223" class="1004" name="indvar_flatten83_phi_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="1" slack="1"/>
<pin id="225" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="226" dir="0" index="2" bw="45" slack="0"/>
<pin id="227" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="228" dir="1" index="4" bw="45" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten83/4 "/>
</bind>
</comp>

<comp id="230" class="1005" name="indvar_flatten37_reg_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="14" slack="1"/>
<pin id="232" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten37 (phireg) "/>
</bind>
</comp>

<comp id="234" class="1004" name="indvar_flatten37_phi_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="1" slack="1"/>
<pin id="236" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="237" dir="0" index="2" bw="14" slack="0"/>
<pin id="238" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="239" dir="1" index="4" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten37/4 "/>
</bind>
</comp>

<comp id="241" class="1005" name="indvar_flatten_reg_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="10" slack="2"/>
<pin id="243" dir="1" index="1" bw="10" slack="2"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="245" class="1004" name="indvar_flatten_phi_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="1" slack="2"/>
<pin id="247" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="248" dir="0" index="2" bw="10" slack="0"/>
<pin id="249" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="250" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/5 "/>
</bind>
</comp>

<comp id="252" class="1005" name="peIdx_0_i_reg_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="5" slack="2"/>
<pin id="254" dir="1" index="1" bw="5" slack="2"/>
</pin_list>
<bind>
<opset="peIdx_0_i (phireg) "/>
</bind>
</comp>

<comp id="256" class="1004" name="peIdx_0_i_phi_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="1" slack="2"/>
<pin id="258" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="259" dir="0" index="2" bw="5" slack="0"/>
<pin id="260" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="261" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="peIdx_0_i/5 "/>
</bind>
</comp>

<comp id="263" class="1005" name="simdIdx_0_i_reg_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="5" slack="2"/>
<pin id="265" dir="1" index="1" bw="5" slack="2"/>
</pin_list>
<bind>
<opset="simdIdx_0_i (phireg) "/>
</bind>
</comp>

<comp id="267" class="1004" name="simdIdx_0_i_phi_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="1" slack="2"/>
<pin id="269" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="270" dir="0" index="2" bw="5" slack="0"/>
<pin id="271" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="272" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="simdIdx_0_i/5 "/>
</bind>
</comp>

<comp id="274" class="1004" name="grp_simd_mac_DSP2_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="28" slack="0"/>
<pin id="276" dir="0" index="1" bw="4" slack="0"/>
<pin id="277" dir="0" index="2" bw="4" slack="0"/>
<pin id="278" dir="0" index="3" bw="4" slack="0"/>
<pin id="279" dir="0" index="4" bw="4" slack="0"/>
<pin id="280" dir="0" index="5" bw="8" slack="0"/>
<pin id="281" dir="0" index="6" bw="8" slack="0"/>
<pin id="282" dir="0" index="7" bw="8" slack="0"/>
<pin id="283" dir="0" index="8" bw="8" slack="0"/>
<pin id="284" dir="0" index="9" bw="8" slack="0"/>
<pin id="285" dir="0" index="10" bw="8" slack="0"/>
<pin id="286" dir="0" index="11" bw="8" slack="0"/>
<pin id="287" dir="0" index="12" bw="8" slack="0"/>
<pin id="288" dir="1" index="13" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ret/7 "/>
</bind>
</comp>

<comp id="290" class="1004" name="shl_ln213_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="32" slack="0"/>
<pin id="292" dir="0" index="1" bw="3" slack="0"/>
<pin id="293" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln213/1 "/>
</bind>
</comp>

<comp id="296" class="1004" name="shl_ln213_1_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="32" slack="0"/>
<pin id="298" dir="0" index="1" bw="1" slack="0"/>
<pin id="299" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln213_1/1 "/>
</bind>
</comp>

<comp id="302" class="1004" name="add_ln213_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="32" slack="0"/>
<pin id="304" dir="0" index="1" bw="32" slack="0"/>
<pin id="305" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln213/1 "/>
</bind>
</comp>

<comp id="308" class="1004" name="cast44_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="32" slack="1"/>
<pin id="310" dir="1" index="1" bw="45" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="cast44/2 "/>
</bind>
</comp>

<comp id="311" class="1004" name="grp_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="14" slack="0"/>
<pin id="313" dir="0" index="1" bw="32" slack="0"/>
<pin id="314" dir="1" index="2" bw="45" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="bound46/2 "/>
</bind>
</comp>

<comp id="317" class="1004" name="icmp_ln213_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="45" slack="0"/>
<pin id="319" dir="0" index="1" bw="45" slack="1"/>
<pin id="320" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln213/4 "/>
</bind>
</comp>

<comp id="322" class="1004" name="add_ln213_1_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="45" slack="0"/>
<pin id="324" dir="0" index="1" bw="1" slack="0"/>
<pin id="325" dir="1" index="2" bw="45" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln213_1/4 "/>
</bind>
</comp>

<comp id="328" class="1004" name="icmp_ln214_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="14" slack="0"/>
<pin id="330" dir="0" index="1" bw="14" slack="0"/>
<pin id="331" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln214/4 "/>
</bind>
</comp>

<comp id="334" class="1004" name="add_ln214_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="14" slack="0"/>
<pin id="336" dir="0" index="1" bw="1" slack="0"/>
<pin id="337" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln214/4 "/>
</bind>
</comp>

<comp id="340" class="1004" name="select_ln214_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="1" slack="0"/>
<pin id="342" dir="0" index="1" bw="14" slack="0"/>
<pin id="343" dir="0" index="2" bw="14" slack="0"/>
<pin id="344" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln214/4 "/>
</bind>
</comp>

<comp id="348" class="1004" name="shl_ln_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="9" slack="0"/>
<pin id="350" dir="0" index="1" bw="5" slack="0"/>
<pin id="351" dir="0" index="2" bw="1" slack="0"/>
<pin id="352" dir="1" index="3" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/5 "/>
</bind>
</comp>

<comp id="356" class="1004" name="zext_ln247_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="5" slack="0"/>
<pin id="358" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln247/5 "/>
</bind>
</comp>

<comp id="362" class="1004" name="xor_ln214_fu_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="1" slack="1"/>
<pin id="364" dir="0" index="1" bw="1" slack="0"/>
<pin id="365" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln214/5 "/>
</bind>
</comp>

<comp id="367" class="1004" name="icmp_ln216_fu_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="5" slack="0"/>
<pin id="369" dir="0" index="1" bw="5" slack="0"/>
<pin id="370" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln216/5 "/>
</bind>
</comp>

<comp id="373" class="1004" name="and_ln214_fu_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="1" slack="0"/>
<pin id="375" dir="0" index="1" bw="1" slack="0"/>
<pin id="376" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln214/5 "/>
</bind>
</comp>

<comp id="379" class="1004" name="icmp_ln215_fu_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="10" slack="0"/>
<pin id="381" dir="0" index="1" bw="10" slack="0"/>
<pin id="382" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln215/5 "/>
</bind>
</comp>

<comp id="385" class="1004" name="and_ln214_1_fu_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="1" slack="0"/>
<pin id="387" dir="0" index="1" bw="1" slack="0"/>
<pin id="388" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln214_1/5 "/>
</bind>
</comp>

<comp id="391" class="1004" name="or_ln215_fu_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="1" slack="0"/>
<pin id="393" dir="0" index="1" bw="1" slack="1"/>
<pin id="394" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln215/5 "/>
</bind>
</comp>

<comp id="396" class="1004" name="select_ln215_fu_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="1" slack="0"/>
<pin id="398" dir="0" index="1" bw="5" slack="0"/>
<pin id="399" dir="0" index="2" bw="5" slack="0"/>
<pin id="400" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln215/5 "/>
</bind>
</comp>

<comp id="404" class="1004" name="xor_ln215_fu_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="1" slack="0"/>
<pin id="406" dir="0" index="1" bw="1" slack="0"/>
<pin id="407" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln215/5 "/>
</bind>
</comp>

<comp id="410" class="1004" name="or_ln215_1_fu_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="1" slack="1"/>
<pin id="412" dir="0" index="1" bw="1" slack="0"/>
<pin id="413" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln215_1/5 "/>
</bind>
</comp>

<comp id="415" class="1004" name="and_ln215_fu_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="1" slack="0"/>
<pin id="417" dir="0" index="1" bw="1" slack="0"/>
<pin id="418" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln215/5 "/>
</bind>
</comp>

<comp id="421" class="1004" name="peIdx_fu_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="1" slack="0"/>
<pin id="423" dir="0" index="1" bw="5" slack="0"/>
<pin id="424" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="peIdx/5 "/>
</bind>
</comp>

<comp id="427" class="1004" name="or_ln215_2_fu_427">
<pin_list>
<pin id="428" dir="0" index="0" bw="1" slack="0"/>
<pin id="429" dir="0" index="1" bw="1" slack="0"/>
<pin id="430" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln215_2/5 "/>
</bind>
</comp>

<comp id="433" class="1004" name="or_ln215_3_fu_433">
<pin_list>
<pin id="434" dir="0" index="0" bw="1" slack="0"/>
<pin id="435" dir="0" index="1" bw="1" slack="1"/>
<pin id="436" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln215_3/5 "/>
</bind>
</comp>

<comp id="438" class="1004" name="select_ln215_4_fu_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="1" slack="0"/>
<pin id="440" dir="0" index="1" bw="5" slack="0"/>
<pin id="441" dir="0" index="2" bw="5" slack="0"/>
<pin id="442" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln215_4/5 "/>
</bind>
</comp>

<comp id="446" class="1004" name="select_ln215_8_fu_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="1" slack="0"/>
<pin id="448" dir="0" index="1" bw="5" slack="0"/>
<pin id="449" dir="0" index="2" bw="5" slack="0"/>
<pin id="450" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln215_8/5 "/>
</bind>
</comp>

<comp id="454" class="1004" name="simdIdx_fu_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="5" slack="0"/>
<pin id="456" dir="0" index="1" bw="1" slack="0"/>
<pin id="457" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="simdIdx/5 "/>
</bind>
</comp>

<comp id="460" class="1004" name="add_ln215_5_fu_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="10" slack="0"/>
<pin id="462" dir="0" index="1" bw="1" slack="0"/>
<pin id="463" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln215_5/5 "/>
</bind>
</comp>

<comp id="466" class="1004" name="select_ln215_9_fu_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="1" slack="0"/>
<pin id="468" dir="0" index="1" bw="10" slack="0"/>
<pin id="469" dir="0" index="2" bw="10" slack="0"/>
<pin id="470" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln215_9/5 "/>
</bind>
</comp>

<comp id="474" class="1004" name="select_ln215_1_fu_474">
<pin_list>
<pin id="475" dir="0" index="0" bw="1" slack="1"/>
<pin id="476" dir="0" index="1" bw="9" slack="0"/>
<pin id="477" dir="0" index="2" bw="9" slack="1"/>
<pin id="478" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln215_1/6 "/>
</bind>
</comp>

<comp id="480" class="1004" name="shl_ln224_mid1_fu_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="9" slack="0"/>
<pin id="482" dir="0" index="1" bw="5" slack="1"/>
<pin id="483" dir="0" index="2" bw="1" slack="0"/>
<pin id="484" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln224_mid1/6 "/>
</bind>
</comp>

<comp id="487" class="1004" name="select_ln215_5_fu_487">
<pin_list>
<pin id="488" dir="0" index="0" bw="1" slack="1"/>
<pin id="489" dir="0" index="1" bw="9" slack="0"/>
<pin id="490" dir="0" index="2" bw="9" slack="0"/>
<pin id="491" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln215_5/6 "/>
</bind>
</comp>

<comp id="494" class="1004" name="zext_ln215_fu_494">
<pin_list>
<pin id="495" dir="0" index="0" bw="9" slack="0"/>
<pin id="496" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln215/6 "/>
</bind>
</comp>

<comp id="498" class="1004" name="zext_ln247_1_fu_498">
<pin_list>
<pin id="499" dir="0" index="0" bw="5" slack="1"/>
<pin id="500" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln247_1/6 "/>
</bind>
</comp>

<comp id="503" class="1004" name="zext_ln216_fu_503">
<pin_list>
<pin id="504" dir="0" index="0" bw="5" slack="1"/>
<pin id="505" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln216/6 "/>
</bind>
</comp>

<comp id="506" class="1004" name="add_ln224_fu_506">
<pin_list>
<pin id="507" dir="0" index="0" bw="5" slack="0"/>
<pin id="508" dir="0" index="1" bw="9" slack="0"/>
<pin id="509" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln224/6 "/>
</bind>
</comp>

<comp id="512" class="1004" name="zext_ln224_fu_512">
<pin_list>
<pin id="513" dir="0" index="0" bw="10" slack="0"/>
<pin id="514" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln224/6 "/>
</bind>
</comp>

<comp id="518" class="1004" name="select_ln215_2_fu_518">
<pin_list>
<pin id="519" dir="0" index="0" bw="1" slack="2"/>
<pin id="520" dir="0" index="1" bw="13" slack="0"/>
<pin id="521" dir="0" index="2" bw="13" slack="1"/>
<pin id="522" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln215_2/7 "/>
</bind>
</comp>

<comp id="524" class="1004" name="select_ln215_3_fu_524">
<pin_list>
<pin id="525" dir="0" index="0" bw="1" slack="2"/>
<pin id="526" dir="0" index="1" bw="10" slack="0"/>
<pin id="527" dir="0" index="2" bw="10" slack="1"/>
<pin id="528" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln215_3/7 "/>
</bind>
</comp>

<comp id="530" class="1004" name="select_ln215_6_fu_530">
<pin_list>
<pin id="531" dir="0" index="0" bw="1" slack="2"/>
<pin id="532" dir="0" index="1" bw="13" slack="0"/>
<pin id="533" dir="0" index="2" bw="13" slack="0"/>
<pin id="534" dir="1" index="3" bw="13" slack="5"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln215_6/7 "/>
</bind>
</comp>

<comp id="537" class="1004" name="select_ln215_7_fu_537">
<pin_list>
<pin id="538" dir="0" index="0" bw="1" slack="2"/>
<pin id="539" dir="0" index="1" bw="10" slack="0"/>
<pin id="540" dir="0" index="2" bw="10" slack="0"/>
<pin id="541" dir="1" index="3" bw="10" slack="5"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln215_7/7 "/>
</bind>
</comp>

<comp id="544" class="1004" name="ivec_0_V_fu_544">
<pin_list>
<pin id="545" dir="0" index="0" bw="16" slack="0"/>
<pin id="546" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="ivec_0_V/7 "/>
</bind>
</comp>

<comp id="549" class="1004" name="ivec_1_V_fu_549">
<pin_list>
<pin id="550" dir="0" index="0" bw="4" slack="0"/>
<pin id="551" dir="0" index="1" bw="16" slack="0"/>
<pin id="552" dir="0" index="2" bw="4" slack="0"/>
<pin id="553" dir="0" index="3" bw="4" slack="0"/>
<pin id="554" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="ivec_1_V/7 "/>
</bind>
</comp>

<comp id="560" class="1004" name="ivec_2_V_fu_560">
<pin_list>
<pin id="561" dir="0" index="0" bw="4" slack="0"/>
<pin id="562" dir="0" index="1" bw="16" slack="0"/>
<pin id="563" dir="0" index="2" bw="5" slack="0"/>
<pin id="564" dir="0" index="3" bw="5" slack="0"/>
<pin id="565" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="ivec_2_V/7 "/>
</bind>
</comp>

<comp id="571" class="1004" name="ivec_3_V_fu_571">
<pin_list>
<pin id="572" dir="0" index="0" bw="4" slack="0"/>
<pin id="573" dir="0" index="1" bw="16" slack="0"/>
<pin id="574" dir="0" index="2" bw="5" slack="0"/>
<pin id="575" dir="0" index="3" bw="5" slack="0"/>
<pin id="576" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="ivec_3_V/7 "/>
</bind>
</comp>

<comp id="582" class="1004" name="wvec_0_0_V_fu_582">
<pin_list>
<pin id="583" dir="0" index="0" bw="32" slack="0"/>
<pin id="584" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="wvec_0_0_V/7 "/>
</bind>
</comp>

<comp id="587" class="1004" name="wvec_0_1_V_fu_587">
<pin_list>
<pin id="588" dir="0" index="0" bw="8" slack="0"/>
<pin id="589" dir="0" index="1" bw="32" slack="0"/>
<pin id="590" dir="0" index="2" bw="5" slack="0"/>
<pin id="591" dir="0" index="3" bw="5" slack="0"/>
<pin id="592" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="wvec_0_1_V/7 "/>
</bind>
</comp>

<comp id="598" class="1004" name="wvec_0_2_V_fu_598">
<pin_list>
<pin id="599" dir="0" index="0" bw="8" slack="0"/>
<pin id="600" dir="0" index="1" bw="32" slack="0"/>
<pin id="601" dir="0" index="2" bw="6" slack="0"/>
<pin id="602" dir="0" index="3" bw="6" slack="0"/>
<pin id="603" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="wvec_0_2_V/7 "/>
</bind>
</comp>

<comp id="609" class="1004" name="wvec_0_3_V_fu_609">
<pin_list>
<pin id="610" dir="0" index="0" bw="8" slack="0"/>
<pin id="611" dir="0" index="1" bw="32" slack="0"/>
<pin id="612" dir="0" index="2" bw="6" slack="0"/>
<pin id="613" dir="0" index="3" bw="6" slack="0"/>
<pin id="614" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="wvec_0_3_V/7 "/>
</bind>
</comp>

<comp id="620" class="1004" name="wvec_1_0_V_fu_620">
<pin_list>
<pin id="621" dir="0" index="0" bw="32" slack="0"/>
<pin id="622" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="wvec_1_0_V/7 "/>
</bind>
</comp>

<comp id="625" class="1004" name="wvec_1_1_V_fu_625">
<pin_list>
<pin id="626" dir="0" index="0" bw="8" slack="0"/>
<pin id="627" dir="0" index="1" bw="32" slack="0"/>
<pin id="628" dir="0" index="2" bw="5" slack="0"/>
<pin id="629" dir="0" index="3" bw="5" slack="0"/>
<pin id="630" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="wvec_1_1_V/7 "/>
</bind>
</comp>

<comp id="636" class="1004" name="wvec_1_2_V_fu_636">
<pin_list>
<pin id="637" dir="0" index="0" bw="8" slack="0"/>
<pin id="638" dir="0" index="1" bw="32" slack="0"/>
<pin id="639" dir="0" index="2" bw="6" slack="0"/>
<pin id="640" dir="0" index="3" bw="6" slack="0"/>
<pin id="641" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="wvec_1_2_V/7 "/>
</bind>
</comp>

<comp id="647" class="1004" name="wvec_1_3_V_fu_647">
<pin_list>
<pin id="648" dir="0" index="0" bw="8" slack="0"/>
<pin id="649" dir="0" index="1" bw="32" slack="0"/>
<pin id="650" dir="0" index="2" bw="6" slack="0"/>
<pin id="651" dir="0" index="3" bw="6" slack="0"/>
<pin id="652" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="wvec_1_3_V/7 "/>
</bind>
</comp>

<comp id="658" class="1004" name="outPartialArr_1_V_2_1_load_fu_658">
<pin_list>
<pin id="659" dir="0" index="0" bw="32" slack="10"/>
<pin id="660" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="outPartialArr_1_V_2_1/11 "/>
</bind>
</comp>

<comp id="661" class="1004" name="outPartialArr_V_0_3_1_load_fu_661">
<pin_list>
<pin id="662" dir="0" index="0" bw="32" slack="10"/>
<pin id="663" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="outPartialArr_V_0_3_1/11 "/>
</bind>
</comp>

<comp id="664" class="1004" name="icmp_ln235_fu_664">
<pin_list>
<pin id="665" dir="0" index="0" bw="5" slack="6"/>
<pin id="666" dir="0" index="1" bw="5" slack="0"/>
<pin id="667" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln235/11 "/>
</bind>
</comp>

<comp id="669" class="1004" name="outPartial0_V_0_i_fu_669">
<pin_list>
<pin id="670" dir="0" index="0" bw="28" slack="0"/>
<pin id="671" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="outPartial0_V_0_i/11 "/>
</bind>
</comp>

<comp id="673" class="1004" name="outPartial1_V_0_i_fu_673">
<pin_list>
<pin id="674" dir="0" index="0" bw="28" slack="0"/>
<pin id="675" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="outPartial1_V_0_i/11 "/>
</bind>
</comp>

<comp id="677" class="1004" name="outPartialArr_0_V_fu_677">
<pin_list>
<pin id="678" dir="0" index="0" bw="14" slack="0"/>
<pin id="679" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="outPartialArr_0_V/11 "/>
</bind>
</comp>

<comp id="681" class="1004" name="sext_ln68_fu_681">
<pin_list>
<pin id="682" dir="0" index="0" bw="14" slack="0"/>
<pin id="683" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln68/11 "/>
</bind>
</comp>

<comp id="685" class="1004" name="outPartialArr_0_V_2_fu_685">
<pin_list>
<pin id="686" dir="0" index="0" bw="14" slack="0"/>
<pin id="687" dir="0" index="1" bw="32" slack="0"/>
<pin id="688" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="outPartialArr_0_V_2/11 "/>
</bind>
</comp>

<comp id="691" class="1004" name="add_ln700_fu_691">
<pin_list>
<pin id="692" dir="0" index="0" bw="14" slack="0"/>
<pin id="693" dir="0" index="1" bw="32" slack="0"/>
<pin id="694" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln700/11 "/>
</bind>
</comp>

<comp id="697" class="1004" name="icmp_ln244_fu_697">
<pin_list>
<pin id="698" dir="0" index="0" bw="5" slack="6"/>
<pin id="699" dir="0" index="1" bw="5" slack="0"/>
<pin id="700" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln244/11 "/>
</bind>
</comp>

<comp id="702" class="1004" name="sext_ln215_fu_702">
<pin_list>
<pin id="703" dir="0" index="0" bw="13" slack="5"/>
<pin id="704" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln215/12 "/>
</bind>
</comp>

<comp id="705" class="1004" name="sext_ln215_80_fu_705">
<pin_list>
<pin id="706" dir="0" index="0" bw="10" slack="5"/>
<pin id="707" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln215_80/12 "/>
</bind>
</comp>

<comp id="708" class="1004" name="select_ln235_fu_708">
<pin_list>
<pin id="709" dir="0" index="0" bw="1" slack="1"/>
<pin id="710" dir="0" index="1" bw="32" slack="1"/>
<pin id="711" dir="0" index="2" bw="32" slack="1"/>
<pin id="712" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln235/12 "/>
</bind>
</comp>

<comp id="713" class="1004" name="outPartialArr_1_V_fu_713">
<pin_list>
<pin id="714" dir="0" index="0" bw="1" slack="1"/>
<pin id="715" dir="0" index="1" bw="32" slack="1"/>
<pin id="716" dir="0" index="2" bw="32" slack="1"/>
<pin id="717" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="outPartialArr_1_V/12 "/>
</bind>
</comp>

<comp id="718" class="1004" name="store_ln244_store_fu_718">
<pin_list>
<pin id="719" dir="0" index="0" bw="32" slack="0"/>
<pin id="720" dir="0" index="1" bw="32" slack="11"/>
<pin id="721" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln244/12 "/>
</bind>
</comp>

<comp id="723" class="1004" name="store_ln244_store_fu_723">
<pin_list>
<pin id="724" dir="0" index="0" bw="32" slack="0"/>
<pin id="725" dir="0" index="1" bw="32" slack="11"/>
<pin id="726" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln244/12 "/>
</bind>
</comp>

<comp id="728" class="1004" name="add_ln215_fu_728">
<pin_list>
<pin id="729" dir="0" index="0" bw="32" slack="0"/>
<pin id="730" dir="0" index="1" bw="13" slack="0"/>
<pin id="731" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln215/12 "/>
</bind>
</comp>

<comp id="734" class="1004" name="add_ln215_1_fu_734">
<pin_list>
<pin id="735" dir="0" index="0" bw="32" slack="0"/>
<pin id="736" dir="0" index="1" bw="10" slack="0"/>
<pin id="737" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln215_1/12 "/>
</bind>
</comp>

<comp id="740" class="1004" name="tmp_V_fu_740">
<pin_list>
<pin id="741" dir="0" index="0" bw="64" slack="0"/>
<pin id="742" dir="0" index="1" bw="32" slack="0"/>
<pin id="743" dir="0" index="2" bw="32" slack="0"/>
<pin id="744" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_V/12 "/>
</bind>
</comp>

<comp id="749" class="1005" name="outPartialArr_1_V_2_reg_749">
<pin_list>
<pin id="750" dir="0" index="0" bw="32" slack="10"/>
<pin id="751" dir="1" index="1" bw="32" slack="10"/>
</pin_list>
<bind>
<opset="outPartialArr_1_V_2 "/>
</bind>
</comp>

<comp id="755" class="1005" name="outPartialArr_V_0_3_s_reg_755">
<pin_list>
<pin id="756" dir="0" index="0" bw="32" slack="10"/>
<pin id="757" dir="1" index="1" bw="32" slack="10"/>
</pin_list>
<bind>
<opset="outPartialArr_V_0_3_s "/>
</bind>
</comp>

<comp id="761" class="1005" name="add_ln213_reg_761">
<pin_list>
<pin id="762" dir="0" index="0" bw="32" slack="1"/>
<pin id="763" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln213 "/>
</bind>
</comp>

<comp id="766" class="1005" name="cast44_reg_766">
<pin_list>
<pin id="767" dir="0" index="0" bw="45" slack="1"/>
<pin id="768" dir="1" index="1" bw="45" slack="1"/>
</pin_list>
<bind>
<opset="cast44 "/>
</bind>
</comp>

<comp id="771" class="1005" name="bound46_reg_771">
<pin_list>
<pin id="772" dir="0" index="0" bw="45" slack="1"/>
<pin id="773" dir="1" index="1" bw="45" slack="1"/>
</pin_list>
<bind>
<opset="bound46 "/>
</bind>
</comp>

<comp id="776" class="1005" name="icmp_ln213_reg_776">
<pin_list>
<pin id="777" dir="0" index="0" bw="1" slack="1"/>
<pin id="778" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln213 "/>
</bind>
</comp>

<comp id="780" class="1005" name="add_ln213_1_reg_780">
<pin_list>
<pin id="781" dir="0" index="0" bw="45" slack="0"/>
<pin id="782" dir="1" index="1" bw="45" slack="0"/>
</pin_list>
<bind>
<opset="add_ln213_1 "/>
</bind>
</comp>

<comp id="785" class="1005" name="icmp_ln214_reg_785">
<pin_list>
<pin id="786" dir="0" index="0" bw="1" slack="1"/>
<pin id="787" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln214 "/>
</bind>
</comp>

<comp id="793" class="1005" name="select_ln214_reg_793">
<pin_list>
<pin id="794" dir="0" index="0" bw="14" slack="0"/>
<pin id="795" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opset="select_ln214 "/>
</bind>
</comp>

<comp id="798" class="1005" name="shl_ln_reg_798">
<pin_list>
<pin id="799" dir="0" index="0" bw="9" slack="1"/>
<pin id="800" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="shl_ln "/>
</bind>
</comp>

<comp id="803" class="1005" name="conv_8_bias_new_V_0_s_reg_803">
<pin_list>
<pin id="804" dir="0" index="0" bw="5" slack="1"/>
<pin id="805" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="conv_8_bias_new_V_0_s "/>
</bind>
</comp>

<comp id="808" class="1005" name="conv_8_bias_new_V_1_s_reg_808">
<pin_list>
<pin id="809" dir="0" index="0" bw="5" slack="1"/>
<pin id="810" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="conv_8_bias_new_V_1_s "/>
</bind>
</comp>

<comp id="813" class="1005" name="or_ln215_reg_813">
<pin_list>
<pin id="814" dir="0" index="0" bw="1" slack="1"/>
<pin id="815" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="or_ln215 "/>
</bind>
</comp>

<comp id="820" class="1005" name="and_ln215_reg_820">
<pin_list>
<pin id="821" dir="0" index="0" bw="1" slack="1"/>
<pin id="822" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="and_ln215 "/>
</bind>
</comp>

<comp id="827" class="1005" name="peIdx_reg_827">
<pin_list>
<pin id="828" dir="0" index="0" bw="5" slack="1"/>
<pin id="829" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="peIdx "/>
</bind>
</comp>

<comp id="833" class="1005" name="select_ln215_4_reg_833">
<pin_list>
<pin id="834" dir="0" index="0" bw="5" slack="1"/>
<pin id="835" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="select_ln215_4 "/>
</bind>
</comp>

<comp id="840" class="1005" name="select_ln215_8_reg_840">
<pin_list>
<pin id="841" dir="0" index="0" bw="5" slack="0"/>
<pin id="842" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="select_ln215_8 "/>
</bind>
</comp>

<comp id="845" class="1005" name="simdIdx_reg_845">
<pin_list>
<pin id="846" dir="0" index="0" bw="5" slack="0"/>
<pin id="847" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="simdIdx "/>
</bind>
</comp>

<comp id="850" class="1005" name="select_ln215_9_reg_850">
<pin_list>
<pin id="851" dir="0" index="0" bw="10" slack="0"/>
<pin id="852" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="select_ln215_9 "/>
</bind>
</comp>

<comp id="855" class="1005" name="conv_8_bias_new_V_0_1_reg_855">
<pin_list>
<pin id="856" dir="0" index="0" bw="13" slack="1"/>
<pin id="857" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="conv_8_bias_new_V_0_1 "/>
</bind>
</comp>

<comp id="860" class="1005" name="conv_8_bias_new_V_1_1_reg_860">
<pin_list>
<pin id="861" dir="0" index="0" bw="10" slack="1"/>
<pin id="862" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="conv_8_bias_new_V_1_1 "/>
</bind>
</comp>

<comp id="865" class="1005" name="conv_8_bias_new_V_0_2_reg_865">
<pin_list>
<pin id="866" dir="0" index="0" bw="5" slack="1"/>
<pin id="867" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="conv_8_bias_new_V_0_2 "/>
</bind>
</comp>

<comp id="870" class="1005" name="conv_8_bias_new_V_1_2_reg_870">
<pin_list>
<pin id="871" dir="0" index="0" bw="5" slack="1"/>
<pin id="872" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="conv_8_bias_new_V_1_2 "/>
</bind>
</comp>

<comp id="875" class="1005" name="conv_8_w_new_V_0_add_reg_875">
<pin_list>
<pin id="876" dir="0" index="0" bw="9" slack="1"/>
<pin id="877" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="conv_8_w_new_V_0_add "/>
</bind>
</comp>

<comp id="880" class="1005" name="conv_8_w_new_V_1_add_reg_880">
<pin_list>
<pin id="881" dir="0" index="0" bw="9" slack="1"/>
<pin id="882" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="conv_8_w_new_V_1_add "/>
</bind>
</comp>

<comp id="885" class="1005" name="select_ln215_6_reg_885">
<pin_list>
<pin id="886" dir="0" index="0" bw="13" slack="5"/>
<pin id="887" dir="1" index="1" bw="13" slack="5"/>
</pin_list>
<bind>
<opset="select_ln215_6 "/>
</bind>
</comp>

<comp id="890" class="1005" name="select_ln215_7_reg_890">
<pin_list>
<pin id="891" dir="0" index="0" bw="10" slack="5"/>
<pin id="892" dir="1" index="1" bw="10" slack="5"/>
</pin_list>
<bind>
<opset="select_ln215_7 "/>
</bind>
</comp>

<comp id="895" class="1005" name="ivec_0_V_reg_895">
<pin_list>
<pin id="896" dir="0" index="0" bw="4" slack="1"/>
<pin id="897" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="ivec_0_V "/>
</bind>
</comp>

<comp id="900" class="1005" name="ivec_1_V_reg_900">
<pin_list>
<pin id="901" dir="0" index="0" bw="4" slack="1"/>
<pin id="902" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="ivec_1_V "/>
</bind>
</comp>

<comp id="905" class="1005" name="ivec_2_V_reg_905">
<pin_list>
<pin id="906" dir="0" index="0" bw="4" slack="1"/>
<pin id="907" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="ivec_2_V "/>
</bind>
</comp>

<comp id="910" class="1005" name="ivec_3_V_reg_910">
<pin_list>
<pin id="911" dir="0" index="0" bw="4" slack="1"/>
<pin id="912" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="ivec_3_V "/>
</bind>
</comp>

<comp id="915" class="1005" name="wvec_0_0_V_reg_915">
<pin_list>
<pin id="916" dir="0" index="0" bw="8" slack="1"/>
<pin id="917" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="wvec_0_0_V "/>
</bind>
</comp>

<comp id="920" class="1005" name="wvec_0_1_V_reg_920">
<pin_list>
<pin id="921" dir="0" index="0" bw="8" slack="1"/>
<pin id="922" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="wvec_0_1_V "/>
</bind>
</comp>

<comp id="925" class="1005" name="wvec_0_2_V_reg_925">
<pin_list>
<pin id="926" dir="0" index="0" bw="8" slack="1"/>
<pin id="927" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="wvec_0_2_V "/>
</bind>
</comp>

<comp id="930" class="1005" name="wvec_0_3_V_reg_930">
<pin_list>
<pin id="931" dir="0" index="0" bw="8" slack="1"/>
<pin id="932" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="wvec_0_3_V "/>
</bind>
</comp>

<comp id="935" class="1005" name="wvec_1_0_V_reg_935">
<pin_list>
<pin id="936" dir="0" index="0" bw="8" slack="1"/>
<pin id="937" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="wvec_1_0_V "/>
</bind>
</comp>

<comp id="940" class="1005" name="wvec_1_1_V_reg_940">
<pin_list>
<pin id="941" dir="0" index="0" bw="8" slack="1"/>
<pin id="942" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="wvec_1_1_V "/>
</bind>
</comp>

<comp id="945" class="1005" name="wvec_1_2_V_reg_945">
<pin_list>
<pin id="946" dir="0" index="0" bw="8" slack="1"/>
<pin id="947" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="wvec_1_2_V "/>
</bind>
</comp>

<comp id="950" class="1005" name="wvec_1_3_V_reg_950">
<pin_list>
<pin id="951" dir="0" index="0" bw="8" slack="1"/>
<pin id="952" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="wvec_1_3_V "/>
</bind>
</comp>

<comp id="955" class="1005" name="icmp_ln235_reg_955">
<pin_list>
<pin id="956" dir="0" index="0" bw="1" slack="1"/>
<pin id="957" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln235 "/>
</bind>
</comp>

<comp id="961" class="1005" name="outPartialArr_0_V_reg_961">
<pin_list>
<pin id="962" dir="0" index="0" bw="32" slack="1"/>
<pin id="963" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="outPartialArr_0_V "/>
</bind>
</comp>

<comp id="966" class="1005" name="sext_ln68_reg_966">
<pin_list>
<pin id="967" dir="0" index="0" bw="32" slack="1"/>
<pin id="968" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln68 "/>
</bind>
</comp>

<comp id="971" class="1005" name="outPartialArr_0_V_2_reg_971">
<pin_list>
<pin id="972" dir="0" index="0" bw="32" slack="1"/>
<pin id="973" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="outPartialArr_0_V_2 "/>
</bind>
</comp>

<comp id="976" class="1005" name="add_ln700_reg_976">
<pin_list>
<pin id="977" dir="0" index="0" bw="32" slack="1"/>
<pin id="978" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln700 "/>
</bind>
</comp>

<comp id="981" class="1005" name="icmp_ln244_reg_981">
<pin_list>
<pin id="982" dir="0" index="0" bw="1" slack="1"/>
<pin id="983" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln244 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="119"><net_src comp="14" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="123"><net_src comp="14" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="128"><net_src comp="16" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="129"><net_src comp="4" pin="0"/><net_sink comp="124" pin=1"/></net>

<net id="134"><net_src comp="72" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="135"><net_src comp="0" pin="0"/><net_sink comp="130" pin=1"/></net>

<net id="141"><net_src comp="112" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="142"><net_src comp="2" pin="0"/><net_sink comp="136" pin=1"/></net>

<net id="148"><net_src comp="6" pin="0"/><net_sink comp="143" pin=0"/></net>

<net id="149"><net_src comp="54" pin="0"/><net_sink comp="143" pin=1"/></net>

<net id="155"><net_src comp="143" pin="3"/><net_sink comp="150" pin=0"/></net>

<net id="161"><net_src comp="8" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="162"><net_src comp="54" pin="0"/><net_sink comp="156" pin=1"/></net>

<net id="168"><net_src comp="156" pin="3"/><net_sink comp="163" pin=0"/></net>

<net id="174"><net_src comp="6" pin="0"/><net_sink comp="169" pin=0"/></net>

<net id="175"><net_src comp="54" pin="0"/><net_sink comp="169" pin=1"/></net>

<net id="180"><net_src comp="169" pin="3"/><net_sink comp="150" pin=2"/></net>

<net id="186"><net_src comp="8" pin="0"/><net_sink comp="181" pin=0"/></net>

<net id="187"><net_src comp="54" pin="0"/><net_sink comp="181" pin=1"/></net>

<net id="192"><net_src comp="181" pin="3"/><net_sink comp="163" pin=2"/></net>

<net id="198"><net_src comp="10" pin="0"/><net_sink comp="193" pin=0"/></net>

<net id="199"><net_src comp="54" pin="0"/><net_sink comp="193" pin=1"/></net>

<net id="205"><net_src comp="193" pin="3"/><net_sink comp="200" pin=0"/></net>

<net id="211"><net_src comp="12" pin="0"/><net_sink comp="206" pin=0"/></net>

<net id="212"><net_src comp="54" pin="0"/><net_sink comp="206" pin=1"/></net>

<net id="218"><net_src comp="206" pin="3"/><net_sink comp="213" pin=0"/></net>

<net id="222"><net_src comp="36" pin="0"/><net_sink comp="219" pin=0"/></net>

<net id="229"><net_src comp="219" pin="1"/><net_sink comp="223" pin=0"/></net>

<net id="233"><net_src comp="38" pin="0"/><net_sink comp="230" pin=0"/></net>

<net id="240"><net_src comp="230" pin="1"/><net_sink comp="234" pin=0"/></net>

<net id="244"><net_src comp="46" pin="0"/><net_sink comp="241" pin=0"/></net>

<net id="251"><net_src comp="241" pin="1"/><net_sink comp="245" pin=0"/></net>

<net id="255"><net_src comp="48" pin="0"/><net_sink comp="252" pin=0"/></net>

<net id="262"><net_src comp="252" pin="1"/><net_sink comp="256" pin=0"/></net>

<net id="266"><net_src comp="48" pin="0"/><net_sink comp="263" pin=0"/></net>

<net id="273"><net_src comp="263" pin="1"/><net_sink comp="267" pin=0"/></net>

<net id="289"><net_src comp="96" pin="0"/><net_sink comp="274" pin=0"/></net>

<net id="294"><net_src comp="124" pin="2"/><net_sink comp="290" pin=0"/></net>

<net id="295"><net_src comp="18" pin="0"/><net_sink comp="290" pin=1"/></net>

<net id="300"><net_src comp="124" pin="2"/><net_sink comp="296" pin=0"/></net>

<net id="301"><net_src comp="14" pin="0"/><net_sink comp="296" pin=1"/></net>

<net id="306"><net_src comp="290" pin="2"/><net_sink comp="302" pin=0"/></net>

<net id="307"><net_src comp="296" pin="2"/><net_sink comp="302" pin=1"/></net>

<net id="315"><net_src comp="20" pin="0"/><net_sink comp="311" pin=0"/></net>

<net id="316"><net_src comp="308" pin="1"/><net_sink comp="311" pin=1"/></net>

<net id="321"><net_src comp="223" pin="4"/><net_sink comp="317" pin=0"/></net>

<net id="326"><net_src comp="223" pin="4"/><net_sink comp="322" pin=0"/></net>

<net id="327"><net_src comp="40" pin="0"/><net_sink comp="322" pin=1"/></net>

<net id="332"><net_src comp="234" pin="4"/><net_sink comp="328" pin=0"/></net>

<net id="333"><net_src comp="42" pin="0"/><net_sink comp="328" pin=1"/></net>

<net id="338"><net_src comp="234" pin="4"/><net_sink comp="334" pin=0"/></net>

<net id="339"><net_src comp="44" pin="0"/><net_sink comp="334" pin=1"/></net>

<net id="345"><net_src comp="328" pin="2"/><net_sink comp="340" pin=0"/></net>

<net id="346"><net_src comp="44" pin="0"/><net_sink comp="340" pin=1"/></net>

<net id="347"><net_src comp="334" pin="2"/><net_sink comp="340" pin=2"/></net>

<net id="353"><net_src comp="50" pin="0"/><net_sink comp="348" pin=0"/></net>

<net id="354"><net_src comp="256" pin="4"/><net_sink comp="348" pin=1"/></net>

<net id="355"><net_src comp="52" pin="0"/><net_sink comp="348" pin=2"/></net>

<net id="359"><net_src comp="256" pin="4"/><net_sink comp="356" pin=0"/></net>

<net id="360"><net_src comp="356" pin="1"/><net_sink comp="143" pin=2"/></net>

<net id="361"><net_src comp="356" pin="1"/><net_sink comp="156" pin=2"/></net>

<net id="366"><net_src comp="56" pin="0"/><net_sink comp="362" pin=1"/></net>

<net id="371"><net_src comp="267" pin="4"/><net_sink comp="367" pin=0"/></net>

<net id="372"><net_src comp="58" pin="0"/><net_sink comp="367" pin=1"/></net>

<net id="377"><net_src comp="367" pin="2"/><net_sink comp="373" pin=0"/></net>

<net id="378"><net_src comp="362" pin="2"/><net_sink comp="373" pin=1"/></net>

<net id="383"><net_src comp="245" pin="4"/><net_sink comp="379" pin=0"/></net>

<net id="384"><net_src comp="60" pin="0"/><net_sink comp="379" pin=1"/></net>

<net id="389"><net_src comp="379" pin="2"/><net_sink comp="385" pin=0"/></net>

<net id="390"><net_src comp="362" pin="2"/><net_sink comp="385" pin=1"/></net>

<net id="395"><net_src comp="385" pin="2"/><net_sink comp="391" pin=0"/></net>

<net id="401"><net_src comp="391" pin="2"/><net_sink comp="396" pin=0"/></net>

<net id="402"><net_src comp="48" pin="0"/><net_sink comp="396" pin=1"/></net>

<net id="403"><net_src comp="256" pin="4"/><net_sink comp="396" pin=2"/></net>

<net id="408"><net_src comp="379" pin="2"/><net_sink comp="404" pin=0"/></net>

<net id="409"><net_src comp="56" pin="0"/><net_sink comp="404" pin=1"/></net>

<net id="414"><net_src comp="404" pin="2"/><net_sink comp="410" pin=1"/></net>

<net id="419"><net_src comp="373" pin="2"/><net_sink comp="415" pin=0"/></net>

<net id="420"><net_src comp="410" pin="2"/><net_sink comp="415" pin=1"/></net>

<net id="425"><net_src comp="62" pin="0"/><net_sink comp="421" pin=0"/></net>

<net id="426"><net_src comp="396" pin="3"/><net_sink comp="421" pin=1"/></net>

<net id="431"><net_src comp="415" pin="2"/><net_sink comp="427" pin=0"/></net>

<net id="432"><net_src comp="385" pin="2"/><net_sink comp="427" pin=1"/></net>

<net id="437"><net_src comp="427" pin="2"/><net_sink comp="433" pin=0"/></net>

<net id="443"><net_src comp="433" pin="2"/><net_sink comp="438" pin=0"/></net>

<net id="444"><net_src comp="48" pin="0"/><net_sink comp="438" pin=1"/></net>

<net id="445"><net_src comp="267" pin="4"/><net_sink comp="438" pin=2"/></net>

<net id="451"><net_src comp="415" pin="2"/><net_sink comp="446" pin=0"/></net>

<net id="452"><net_src comp="421" pin="2"/><net_sink comp="446" pin=1"/></net>

<net id="453"><net_src comp="396" pin="3"/><net_sink comp="446" pin=2"/></net>

<net id="458"><net_src comp="438" pin="3"/><net_sink comp="454" pin=0"/></net>

<net id="459"><net_src comp="62" pin="0"/><net_sink comp="454" pin=1"/></net>

<net id="464"><net_src comp="245" pin="4"/><net_sink comp="460" pin=0"/></net>

<net id="465"><net_src comp="64" pin="0"/><net_sink comp="460" pin=1"/></net>

<net id="471"><net_src comp="391" pin="2"/><net_sink comp="466" pin=0"/></net>

<net id="472"><net_src comp="64" pin="0"/><net_sink comp="466" pin=1"/></net>

<net id="473"><net_src comp="460" pin="2"/><net_sink comp="466" pin=2"/></net>

<net id="479"><net_src comp="66" pin="0"/><net_sink comp="474" pin=1"/></net>

<net id="485"><net_src comp="50" pin="0"/><net_sink comp="480" pin=0"/></net>

<net id="486"><net_src comp="52" pin="0"/><net_sink comp="480" pin=2"/></net>

<net id="492"><net_src comp="480" pin="3"/><net_sink comp="487" pin=1"/></net>

<net id="493"><net_src comp="474" pin="3"/><net_sink comp="487" pin=2"/></net>

<net id="497"><net_src comp="487" pin="3"/><net_sink comp="494" pin=0"/></net>

<net id="501"><net_src comp="498" pin="1"/><net_sink comp="169" pin=2"/></net>

<net id="502"><net_src comp="498" pin="1"/><net_sink comp="181" pin=2"/></net>

<net id="510"><net_src comp="503" pin="1"/><net_sink comp="506" pin=0"/></net>

<net id="511"><net_src comp="494" pin="1"/><net_sink comp="506" pin=1"/></net>

<net id="515"><net_src comp="506" pin="2"/><net_sink comp="512" pin=0"/></net>

<net id="516"><net_src comp="512" pin="1"/><net_sink comp="193" pin=2"/></net>

<net id="517"><net_src comp="512" pin="1"/><net_sink comp="206" pin=2"/></net>

<net id="523"><net_src comp="68" pin="0"/><net_sink comp="518" pin=1"/></net>

<net id="529"><net_src comp="70" pin="0"/><net_sink comp="524" pin=1"/></net>

<net id="535"><net_src comp="150" pin="7"/><net_sink comp="530" pin=1"/></net>

<net id="536"><net_src comp="518" pin="3"/><net_sink comp="530" pin=2"/></net>

<net id="542"><net_src comp="163" pin="7"/><net_sink comp="537" pin=1"/></net>

<net id="543"><net_src comp="524" pin="3"/><net_sink comp="537" pin=2"/></net>

<net id="547"><net_src comp="130" pin="2"/><net_sink comp="544" pin=0"/></net>

<net id="548"><net_src comp="544" pin="1"/><net_sink comp="274" pin=1"/></net>

<net id="555"><net_src comp="74" pin="0"/><net_sink comp="549" pin=0"/></net>

<net id="556"><net_src comp="130" pin="2"/><net_sink comp="549" pin=1"/></net>

<net id="557"><net_src comp="76" pin="0"/><net_sink comp="549" pin=2"/></net>

<net id="558"><net_src comp="78" pin="0"/><net_sink comp="549" pin=3"/></net>

<net id="559"><net_src comp="549" pin="4"/><net_sink comp="274" pin=2"/></net>

<net id="566"><net_src comp="74" pin="0"/><net_sink comp="560" pin=0"/></net>

<net id="567"><net_src comp="130" pin="2"/><net_sink comp="560" pin=1"/></net>

<net id="568"><net_src comp="80" pin="0"/><net_sink comp="560" pin=2"/></net>

<net id="569"><net_src comp="82" pin="0"/><net_sink comp="560" pin=3"/></net>

<net id="570"><net_src comp="560" pin="4"/><net_sink comp="274" pin=3"/></net>

<net id="577"><net_src comp="74" pin="0"/><net_sink comp="571" pin=0"/></net>

<net id="578"><net_src comp="130" pin="2"/><net_sink comp="571" pin=1"/></net>

<net id="579"><net_src comp="84" pin="0"/><net_sink comp="571" pin=2"/></net>

<net id="580"><net_src comp="86" pin="0"/><net_sink comp="571" pin=3"/></net>

<net id="581"><net_src comp="571" pin="4"/><net_sink comp="274" pin=4"/></net>

<net id="585"><net_src comp="200" pin="3"/><net_sink comp="582" pin=0"/></net>

<net id="586"><net_src comp="582" pin="1"/><net_sink comp="274" pin=5"/></net>

<net id="593"><net_src comp="88" pin="0"/><net_sink comp="587" pin=0"/></net>

<net id="594"><net_src comp="200" pin="3"/><net_sink comp="587" pin=1"/></net>

<net id="595"><net_src comp="80" pin="0"/><net_sink comp="587" pin=2"/></net>

<net id="596"><net_src comp="86" pin="0"/><net_sink comp="587" pin=3"/></net>

<net id="597"><net_src comp="587" pin="4"/><net_sink comp="274" pin=6"/></net>

<net id="604"><net_src comp="88" pin="0"/><net_sink comp="598" pin=0"/></net>

<net id="605"><net_src comp="200" pin="3"/><net_sink comp="598" pin=1"/></net>

<net id="606"><net_src comp="32" pin="0"/><net_sink comp="598" pin=2"/></net>

<net id="607"><net_src comp="90" pin="0"/><net_sink comp="598" pin=3"/></net>

<net id="608"><net_src comp="598" pin="4"/><net_sink comp="274" pin=7"/></net>

<net id="615"><net_src comp="88" pin="0"/><net_sink comp="609" pin=0"/></net>

<net id="616"><net_src comp="200" pin="3"/><net_sink comp="609" pin=1"/></net>

<net id="617"><net_src comp="92" pin="0"/><net_sink comp="609" pin=2"/></net>

<net id="618"><net_src comp="94" pin="0"/><net_sink comp="609" pin=3"/></net>

<net id="619"><net_src comp="609" pin="4"/><net_sink comp="274" pin=8"/></net>

<net id="623"><net_src comp="213" pin="3"/><net_sink comp="620" pin=0"/></net>

<net id="624"><net_src comp="620" pin="1"/><net_sink comp="274" pin=9"/></net>

<net id="631"><net_src comp="88" pin="0"/><net_sink comp="625" pin=0"/></net>

<net id="632"><net_src comp="213" pin="3"/><net_sink comp="625" pin=1"/></net>

<net id="633"><net_src comp="80" pin="0"/><net_sink comp="625" pin=2"/></net>

<net id="634"><net_src comp="86" pin="0"/><net_sink comp="625" pin=3"/></net>

<net id="635"><net_src comp="625" pin="4"/><net_sink comp="274" pin=10"/></net>

<net id="642"><net_src comp="88" pin="0"/><net_sink comp="636" pin=0"/></net>

<net id="643"><net_src comp="213" pin="3"/><net_sink comp="636" pin=1"/></net>

<net id="644"><net_src comp="32" pin="0"/><net_sink comp="636" pin=2"/></net>

<net id="645"><net_src comp="90" pin="0"/><net_sink comp="636" pin=3"/></net>

<net id="646"><net_src comp="636" pin="4"/><net_sink comp="274" pin=11"/></net>

<net id="653"><net_src comp="88" pin="0"/><net_sink comp="647" pin=0"/></net>

<net id="654"><net_src comp="213" pin="3"/><net_sink comp="647" pin=1"/></net>

<net id="655"><net_src comp="92" pin="0"/><net_sink comp="647" pin=2"/></net>

<net id="656"><net_src comp="94" pin="0"/><net_sink comp="647" pin=3"/></net>

<net id="657"><net_src comp="647" pin="4"/><net_sink comp="274" pin=12"/></net>

<net id="668"><net_src comp="48" pin="0"/><net_sink comp="664" pin=1"/></net>

<net id="672"><net_src comp="274" pin="13"/><net_sink comp="669" pin=0"/></net>

<net id="676"><net_src comp="274" pin="13"/><net_sink comp="673" pin=0"/></net>

<net id="680"><net_src comp="669" pin="1"/><net_sink comp="677" pin=0"/></net>

<net id="684"><net_src comp="673" pin="1"/><net_sink comp="681" pin=0"/></net>

<net id="689"><net_src comp="677" pin="1"/><net_sink comp="685" pin=0"/></net>

<net id="690"><net_src comp="661" pin="1"/><net_sink comp="685" pin=1"/></net>

<net id="695"><net_src comp="681" pin="1"/><net_sink comp="691" pin=0"/></net>

<net id="696"><net_src comp="658" pin="1"/><net_sink comp="691" pin=1"/></net>

<net id="701"><net_src comp="98" pin="0"/><net_sink comp="697" pin=1"/></net>

<net id="722"><net_src comp="708" pin="3"/><net_sink comp="718" pin=0"/></net>

<net id="727"><net_src comp="713" pin="3"/><net_sink comp="723" pin=0"/></net>

<net id="732"><net_src comp="708" pin="3"/><net_sink comp="728" pin=0"/></net>

<net id="733"><net_src comp="702" pin="1"/><net_sink comp="728" pin=1"/></net>

<net id="738"><net_src comp="713" pin="3"/><net_sink comp="734" pin=0"/></net>

<net id="739"><net_src comp="705" pin="1"/><net_sink comp="734" pin=1"/></net>

<net id="745"><net_src comp="110" pin="0"/><net_sink comp="740" pin=0"/></net>

<net id="746"><net_src comp="734" pin="2"/><net_sink comp="740" pin=1"/></net>

<net id="747"><net_src comp="728" pin="2"/><net_sink comp="740" pin=2"/></net>

<net id="748"><net_src comp="740" pin="3"/><net_sink comp="136" pin=2"/></net>

<net id="752"><net_src comp="116" pin="1"/><net_sink comp="749" pin=0"/></net>

<net id="753"><net_src comp="749" pin="1"/><net_sink comp="658" pin=0"/></net>

<net id="754"><net_src comp="749" pin="1"/><net_sink comp="723" pin=1"/></net>

<net id="758"><net_src comp="120" pin="1"/><net_sink comp="755" pin=0"/></net>

<net id="759"><net_src comp="755" pin="1"/><net_sink comp="661" pin=0"/></net>

<net id="760"><net_src comp="755" pin="1"/><net_sink comp="718" pin=1"/></net>

<net id="764"><net_src comp="302" pin="2"/><net_sink comp="761" pin=0"/></net>

<net id="765"><net_src comp="761" pin="1"/><net_sink comp="308" pin=0"/></net>

<net id="769"><net_src comp="308" pin="1"/><net_sink comp="766" pin=0"/></net>

<net id="770"><net_src comp="766" pin="1"/><net_sink comp="311" pin=1"/></net>

<net id="774"><net_src comp="311" pin="2"/><net_sink comp="771" pin=0"/></net>

<net id="775"><net_src comp="771" pin="1"/><net_sink comp="317" pin=1"/></net>

<net id="779"><net_src comp="317" pin="2"/><net_sink comp="776" pin=0"/></net>

<net id="783"><net_src comp="322" pin="2"/><net_sink comp="780" pin=0"/></net>

<net id="784"><net_src comp="780" pin="1"/><net_sink comp="223" pin=2"/></net>

<net id="788"><net_src comp="328" pin="2"/><net_sink comp="785" pin=0"/></net>

<net id="789"><net_src comp="785" pin="1"/><net_sink comp="362" pin=0"/></net>

<net id="790"><net_src comp="785" pin="1"/><net_sink comp="391" pin=1"/></net>

<net id="791"><net_src comp="785" pin="1"/><net_sink comp="410" pin=0"/></net>

<net id="792"><net_src comp="785" pin="1"/><net_sink comp="433" pin=1"/></net>

<net id="796"><net_src comp="340" pin="3"/><net_sink comp="793" pin=0"/></net>

<net id="797"><net_src comp="793" pin="1"/><net_sink comp="234" pin=2"/></net>

<net id="801"><net_src comp="348" pin="3"/><net_sink comp="798" pin=0"/></net>

<net id="802"><net_src comp="798" pin="1"/><net_sink comp="474" pin=2"/></net>

<net id="806"><net_src comp="143" pin="3"/><net_sink comp="803" pin=0"/></net>

<net id="807"><net_src comp="803" pin="1"/><net_sink comp="150" pin=0"/></net>

<net id="811"><net_src comp="156" pin="3"/><net_sink comp="808" pin=0"/></net>

<net id="812"><net_src comp="808" pin="1"/><net_sink comp="163" pin=0"/></net>

<net id="816"><net_src comp="391" pin="2"/><net_sink comp="813" pin=0"/></net>

<net id="817"><net_src comp="813" pin="1"/><net_sink comp="474" pin=0"/></net>

<net id="818"><net_src comp="813" pin="1"/><net_sink comp="518" pin=0"/></net>

<net id="819"><net_src comp="813" pin="1"/><net_sink comp="524" pin=0"/></net>

<net id="823"><net_src comp="415" pin="2"/><net_sink comp="820" pin=0"/></net>

<net id="824"><net_src comp="820" pin="1"/><net_sink comp="487" pin=0"/></net>

<net id="825"><net_src comp="820" pin="1"/><net_sink comp="530" pin=0"/></net>

<net id="826"><net_src comp="820" pin="1"/><net_sink comp="537" pin=0"/></net>

<net id="830"><net_src comp="421" pin="2"/><net_sink comp="827" pin=0"/></net>

<net id="831"><net_src comp="827" pin="1"/><net_sink comp="480" pin=1"/></net>

<net id="832"><net_src comp="827" pin="1"/><net_sink comp="498" pin=0"/></net>

<net id="836"><net_src comp="438" pin="3"/><net_sink comp="833" pin=0"/></net>

<net id="837"><net_src comp="833" pin="1"/><net_sink comp="503" pin=0"/></net>

<net id="838"><net_src comp="833" pin="1"/><net_sink comp="664" pin=0"/></net>

<net id="839"><net_src comp="833" pin="1"/><net_sink comp="697" pin=0"/></net>

<net id="843"><net_src comp="446" pin="3"/><net_sink comp="840" pin=0"/></net>

<net id="844"><net_src comp="840" pin="1"/><net_sink comp="256" pin=2"/></net>

<net id="848"><net_src comp="454" pin="2"/><net_sink comp="845" pin=0"/></net>

<net id="849"><net_src comp="845" pin="1"/><net_sink comp="267" pin=2"/></net>

<net id="853"><net_src comp="466" pin="3"/><net_sink comp="850" pin=0"/></net>

<net id="854"><net_src comp="850" pin="1"/><net_sink comp="245" pin=2"/></net>

<net id="858"><net_src comp="150" pin="3"/><net_sink comp="855" pin=0"/></net>

<net id="859"><net_src comp="855" pin="1"/><net_sink comp="518" pin=2"/></net>

<net id="863"><net_src comp="163" pin="3"/><net_sink comp="860" pin=0"/></net>

<net id="864"><net_src comp="860" pin="1"/><net_sink comp="524" pin=2"/></net>

<net id="868"><net_src comp="169" pin="3"/><net_sink comp="865" pin=0"/></net>

<net id="869"><net_src comp="865" pin="1"/><net_sink comp="150" pin=2"/></net>

<net id="873"><net_src comp="181" pin="3"/><net_sink comp="870" pin=0"/></net>

<net id="874"><net_src comp="870" pin="1"/><net_sink comp="163" pin=2"/></net>

<net id="878"><net_src comp="193" pin="3"/><net_sink comp="875" pin=0"/></net>

<net id="879"><net_src comp="875" pin="1"/><net_sink comp="200" pin=0"/></net>

<net id="883"><net_src comp="206" pin="3"/><net_sink comp="880" pin=0"/></net>

<net id="884"><net_src comp="880" pin="1"/><net_sink comp="213" pin=0"/></net>

<net id="888"><net_src comp="530" pin="3"/><net_sink comp="885" pin=0"/></net>

<net id="889"><net_src comp="885" pin="1"/><net_sink comp="702" pin=0"/></net>

<net id="893"><net_src comp="537" pin="3"/><net_sink comp="890" pin=0"/></net>

<net id="894"><net_src comp="890" pin="1"/><net_sink comp="705" pin=0"/></net>

<net id="898"><net_src comp="544" pin="1"/><net_sink comp="895" pin=0"/></net>

<net id="899"><net_src comp="895" pin="1"/><net_sink comp="274" pin=1"/></net>

<net id="903"><net_src comp="549" pin="4"/><net_sink comp="900" pin=0"/></net>

<net id="904"><net_src comp="900" pin="1"/><net_sink comp="274" pin=2"/></net>

<net id="908"><net_src comp="560" pin="4"/><net_sink comp="905" pin=0"/></net>

<net id="909"><net_src comp="905" pin="1"/><net_sink comp="274" pin=3"/></net>

<net id="913"><net_src comp="571" pin="4"/><net_sink comp="910" pin=0"/></net>

<net id="914"><net_src comp="910" pin="1"/><net_sink comp="274" pin=4"/></net>

<net id="918"><net_src comp="582" pin="1"/><net_sink comp="915" pin=0"/></net>

<net id="919"><net_src comp="915" pin="1"/><net_sink comp="274" pin=5"/></net>

<net id="923"><net_src comp="587" pin="4"/><net_sink comp="920" pin=0"/></net>

<net id="924"><net_src comp="920" pin="1"/><net_sink comp="274" pin=6"/></net>

<net id="928"><net_src comp="598" pin="4"/><net_sink comp="925" pin=0"/></net>

<net id="929"><net_src comp="925" pin="1"/><net_sink comp="274" pin=7"/></net>

<net id="933"><net_src comp="609" pin="4"/><net_sink comp="930" pin=0"/></net>

<net id="934"><net_src comp="930" pin="1"/><net_sink comp="274" pin=8"/></net>

<net id="938"><net_src comp="620" pin="1"/><net_sink comp="935" pin=0"/></net>

<net id="939"><net_src comp="935" pin="1"/><net_sink comp="274" pin=9"/></net>

<net id="943"><net_src comp="625" pin="4"/><net_sink comp="940" pin=0"/></net>

<net id="944"><net_src comp="940" pin="1"/><net_sink comp="274" pin=10"/></net>

<net id="948"><net_src comp="636" pin="4"/><net_sink comp="945" pin=0"/></net>

<net id="949"><net_src comp="945" pin="1"/><net_sink comp="274" pin=11"/></net>

<net id="953"><net_src comp="647" pin="4"/><net_sink comp="950" pin=0"/></net>

<net id="954"><net_src comp="950" pin="1"/><net_sink comp="274" pin=12"/></net>

<net id="958"><net_src comp="664" pin="2"/><net_sink comp="955" pin=0"/></net>

<net id="959"><net_src comp="955" pin="1"/><net_sink comp="708" pin=0"/></net>

<net id="960"><net_src comp="955" pin="1"/><net_sink comp="713" pin=0"/></net>

<net id="964"><net_src comp="677" pin="1"/><net_sink comp="961" pin=0"/></net>

<net id="965"><net_src comp="961" pin="1"/><net_sink comp="708" pin=1"/></net>

<net id="969"><net_src comp="681" pin="1"/><net_sink comp="966" pin=0"/></net>

<net id="970"><net_src comp="966" pin="1"/><net_sink comp="713" pin=1"/></net>

<net id="974"><net_src comp="685" pin="2"/><net_sink comp="971" pin=0"/></net>

<net id="975"><net_src comp="971" pin="1"/><net_sink comp="708" pin=2"/></net>

<net id="979"><net_src comp="691" pin="2"/><net_sink comp="976" pin=0"/></net>

<net id="980"><net_src comp="976" pin="1"/><net_sink comp="713" pin=2"/></net>

<net id="984"><net_src comp="697" pin="2"/><net_sink comp="981" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: out_V_V | {12 }
	Port: conv_8_bias_new_V_0 | {}
	Port: conv_8_bias_new_V_1 | {}
	Port: conv_8_w_new_V_0 | {}
	Port: conv_8_w_new_V_1 | {}
 - Input state : 
	Port: conv1x1DSP2 : in_V_V | {7 }
	Port: conv1x1DSP2 : out_V_V | {}
	Port: conv1x1DSP2 : reps | {1 }
	Port: conv1x1DSP2 : conv_8_bias_new_V_0 | {5 6 7 }
	Port: conv1x1DSP2 : conv_8_bias_new_V_1 | {5 6 7 }
	Port: conv1x1DSP2 : conv_8_w_new_V_0 | {6 7 }
	Port: conv1x1DSP2 : conv_8_w_new_V_1 | {6 7 }
  - Chain level:
	State 1
	State 2
		bound46 : 1
	State 3
	State 4
		icmp_ln213 : 1
		add_ln213_1 : 1
		icmp_ln214 : 1
		add_ln214 : 1
		select_ln214 : 2
	State 5
		shl_ln : 1
		zext_ln247 : 1
		conv_8_bias_new_V_0_s : 2
		conv_8_bias_new_V_0_1 : 3
		conv_8_bias_new_V_1_s : 2
		conv_8_bias_new_V_1_1 : 3
		icmp_ln216 : 1
		and_ln214 : 2
		icmp_ln215 : 1
		and_ln214_1 : 2
		or_ln215 : 2
		select_ln215 : 2
		xor_ln215 : 2
		or_ln215_1 : 2
		and_ln215 : 2
		peIdx : 3
		or_ln215_2 : 2
		or_ln215_3 : 2
		select_ln215_4 : 2
		select_ln215_8 : 4
		simdIdx : 3
		add_ln215_5 : 1
		select_ln215_9 : 2
	State 6
		select_ln215_5 : 1
		zext_ln215 : 2
		conv_8_bias_new_V_0_2 : 1
		conv_8_bias_new_V_0_3 : 2
		conv_8_bias_new_V_1_2 : 1
		conv_8_bias_new_V_1_3 : 2
		add_ln224 : 3
		zext_ln224 : 4
		conv_8_w_new_V_0_add : 5
		conv_8_w_new_V_0_loa : 6
		conv_8_w_new_V_1_add : 5
		conv_8_w_new_V_1_loa : 6
	State 7
		select_ln215_6 : 1
		select_ln215_7 : 1
		wvec_0_0_V : 1
		wvec_0_1_V : 1
		wvec_0_2_V : 1
		wvec_0_3_V : 1
		wvec_1_0_V : 1
		wvec_1_1_V : 1
		wvec_1_2_V : 1
		wvec_1_3_V : 1
		call_ret : 2
	State 8
	State 9
	State 10
	State 11
		outPartial0_V_0_i : 1
		outPartial1_V_0_i : 1
		outPartialArr_0_V : 2
		sext_ln68 : 2
		outPartialArr_0_V_2 : 3
		add_ln700 : 3
		br_ln244 : 1
	State 12
		store_ln244 : 1
		store_ln244 : 1
		add_ln215 : 1
		add_ln215_1 : 1
		tmp_V : 2
		write_ln249 : 3
		empty : 1
	State 13


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------|---------|---------|---------|---------|
| Operation|       Functional Unit      |  DSP48E |  Delay  |    FF   |   LUT   |
|----------|----------------------------|---------|---------|---------|---------|
|   call   |  grp_simd_mac_DSP2_fu_274  |    1    |  0.755  |   283   |   288   |
|----------|----------------------------|---------|---------|---------|---------|
|          |      add_ln213_fu_302      |    0    |    0    |    0    |    39   |
|          |     add_ln213_1_fu_322     |    0    |    0    |    0    |    52   |
|          |      add_ln214_fu_334      |    0    |    0    |    0    |    21   |
|          |        peIdx_fu_421        |    0    |    0    |    0    |    15   |
|          |       simdIdx_fu_454       |    0    |    0    |    0    |    15   |
|    add   |     add_ln215_5_fu_460     |    0    |    0    |    0    |    17   |
|          |      add_ln224_fu_506      |    0    |    0    |    0    |    16   |
|          | outPartialArr_0_V_2_fu_685 |    0    |    0    |    0    |    39   |
|          |      add_ln700_fu_691      |    0    |    0    |    0    |    39   |
|          |      add_ln215_fu_728      |    0    |    0    |    0    |    39   |
|          |     add_ln215_1_fu_734     |    0    |    0    |    0    |    39   |
|----------|----------------------------|---------|---------|---------|---------|
|    mul   |         grp_fu_311         |    2    |    0    |   165   |    49   |
|----------|----------------------------|---------|---------|---------|---------|
|          |     select_ln214_fu_340    |    0    |    0    |    0    |    14   |
|          |     select_ln215_fu_396    |    0    |    0    |    0    |    5    |
|          |    select_ln215_4_fu_438   |    0    |    0    |    0    |    5    |
|          |    select_ln215_8_fu_446   |    0    |    0    |    0    |    5    |
|          |    select_ln215_9_fu_466   |    0    |    0    |    0    |    9    |
|          |    select_ln215_1_fu_474   |    0    |    0    |    0    |    9    |
|  select  |    select_ln215_5_fu_487   |    0    |    0    |    0    |    9    |
|          |    select_ln215_2_fu_518   |    0    |    0    |    0    |    13   |
|          |    select_ln215_3_fu_524   |    0    |    0    |    0    |    9    |
|          |    select_ln215_6_fu_530   |    0    |    0    |    0    |    13   |
|          |    select_ln215_7_fu_537   |    0    |    0    |    0    |    9    |
|          |     select_ln235_fu_708    |    0    |    0    |    0    |    32   |
|          |  outPartialArr_1_V_fu_713  |    0    |    0    |    0    |    32   |
|----------|----------------------------|---------|---------|---------|---------|
|          |      icmp_ln213_fu_317     |    0    |    0    |    0    |    24   |
|          |      icmp_ln214_fu_328     |    0    |    0    |    0    |    13   |
|   icmp   |      icmp_ln216_fu_367     |    0    |    0    |    0    |    11   |
|          |      icmp_ln215_fu_379     |    0    |    0    |    0    |    13   |
|          |      icmp_ln235_fu_664     |    0    |    0    |    0    |    11   |
|          |      icmp_ln244_fu_697     |    0    |    0    |    0    |    11   |
|----------|----------------------------|---------|---------|---------|---------|
|          |       or_ln215_fu_391      |    0    |    0    |    0    |    2    |
|    or    |      or_ln215_1_fu_410     |    0    |    0    |    0    |    2    |
|          |      or_ln215_2_fu_427     |    0    |    0    |    0    |    2    |
|          |      or_ln215_3_fu_433     |    0    |    0    |    0    |    2    |
|----------|----------------------------|---------|---------|---------|---------|
|          |      and_ln214_fu_373      |    0    |    0    |    0    |    2    |
|    and   |     and_ln214_1_fu_385     |    0    |    0    |    0    |    2    |
|          |      and_ln215_fu_415      |    0    |    0    |    0    |    2    |
|----------|----------------------------|---------|---------|---------|---------|
|    xor   |      xor_ln214_fu_362      |    0    |    0    |    0    |    2    |
|          |      xor_ln215_fu_404      |    0    |    0    |    0    |    2    |
|----------|----------------------------|---------|---------|---------|---------|
|   read   |    reps_read_read_fu_124   |    0    |    0    |    0    |    0    |
|          |     tmp_V_5_read_fu_130    |    0    |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|---------|
|   write  |  write_ln249_write_fu_136  |    0    |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|---------|
|    shl   |      shl_ln213_fu_290      |    0    |    0    |    0    |    0    |
|          |     shl_ln213_1_fu_296     |    0    |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|---------|
|          |        cast44_fu_308       |    0    |    0    |    0    |    0    |
|          |      zext_ln247_fu_356     |    0    |    0    |    0    |    0    |
|   zext   |      zext_ln215_fu_494     |    0    |    0    |    0    |    0    |
|          |     zext_ln247_1_fu_498    |    0    |    0    |    0    |    0    |
|          |      zext_ln216_fu_503     |    0    |    0    |    0    |    0    |
|          |      zext_ln224_fu_512     |    0    |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|---------|
|          |        shl_ln_fu_348       |    0    |    0    |    0    |    0    |
|bitconcatenate|    shl_ln224_mid1_fu_480   |    0    |    0    |    0    |    0    |
|          |        tmp_V_fu_740        |    0    |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|---------|
|          |       ivec_0_V_fu_544      |    0    |    0    |    0    |    0    |
|   trunc  |      wvec_0_0_V_fu_582     |    0    |    0    |    0    |    0    |
|          |      wvec_1_0_V_fu_620     |    0    |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|---------|
|          |       ivec_1_V_fu_549      |    0    |    0    |    0    |    0    |
|          |       ivec_2_V_fu_560      |    0    |    0    |    0    |    0    |
|          |       ivec_3_V_fu_571      |    0    |    0    |    0    |    0    |
|          |      wvec_0_1_V_fu_587     |    0    |    0    |    0    |    0    |
|partselect|      wvec_0_2_V_fu_598     |    0    |    0    |    0    |    0    |
|          |      wvec_0_3_V_fu_609     |    0    |    0    |    0    |    0    |
|          |      wvec_1_1_V_fu_625     |    0    |    0    |    0    |    0    |
|          |      wvec_1_2_V_fu_636     |    0    |    0    |    0    |    0    |
|          |      wvec_1_3_V_fu_647     |    0    |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|---------|
|extractvalue|  outPartial0_V_0_i_fu_669  |    0    |    0    |    0    |    0    |
|          |  outPartial1_V_0_i_fu_673  |    0    |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|---------|
|          |  outPartialArr_0_V_fu_677  |    0    |    0    |    0    |    0    |
|   sext   |      sext_ln68_fu_681      |    0    |    0    |    0    |    0    |
|          |      sext_ln215_fu_702     |    0    |    0    |    0    |    0    |
|          |    sext_ln215_80_fu_705    |    0    |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|---------|
|   Total  |                            |    3    |  0.755  |   448   |   933   |
|----------|----------------------------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------------+--------+
|                             |   FF   |
+-----------------------------+--------+
|     add_ln213_1_reg_780     |   45   |
|      add_ln213_reg_761      |   32   |
|      add_ln700_reg_976      |   32   |
|      and_ln215_reg_820      |    1   |
|       bound46_reg_771       |   45   |
|        cast44_reg_766       |   45   |
|conv_8_bias_new_V_0_1_reg_855|   13   |
|conv_8_bias_new_V_0_2_reg_865|    5   |
|conv_8_bias_new_V_0_s_reg_803|    5   |
|conv_8_bias_new_V_1_1_reg_860|   10   |
|conv_8_bias_new_V_1_2_reg_870|    5   |
|conv_8_bias_new_V_1_s_reg_808|    5   |
| conv_8_w_new_V_0_add_reg_875|    9   |
| conv_8_w_new_V_1_add_reg_880|    9   |
|      icmp_ln213_reg_776     |    1   |
|      icmp_ln214_reg_785     |    1   |
|      icmp_ln235_reg_955     |    1   |
|      icmp_ln244_reg_981     |    1   |
|   indvar_flatten37_reg_230  |   14   |
|   indvar_flatten83_reg_219  |   45   |
|    indvar_flatten_reg_241   |   10   |
|       ivec_0_V_reg_895      |    4   |
|       ivec_1_V_reg_900      |    4   |
|       ivec_2_V_reg_905      |    4   |
|       ivec_3_V_reg_910      |    4   |
|       or_ln215_reg_813      |    1   |
| outPartialArr_0_V_2_reg_971 |   32   |
|  outPartialArr_0_V_reg_961  |   32   |
| outPartialArr_1_V_2_reg_749 |   32   |
|outPartialArr_V_0_3_s_reg_755|   32   |
|      peIdx_0_i_reg_252      |    5   |
|        peIdx_reg_827        |    5   |
|     select_ln214_reg_793    |   14   |
|    select_ln215_4_reg_833   |    5   |
|    select_ln215_6_reg_885   |   13   |
|    select_ln215_7_reg_890   |   10   |
|    select_ln215_8_reg_840   |    5   |
|    select_ln215_9_reg_850   |   10   |
|      sext_ln68_reg_966      |   32   |
|        shl_ln_reg_798       |    9   |
|     simdIdx_0_i_reg_263     |    5   |
|       simdIdx_reg_845       |    5   |
|      wvec_0_0_V_reg_915     |    8   |
|      wvec_0_1_V_reg_920     |    8   |
|      wvec_0_2_V_reg_925     |    8   |
|      wvec_0_3_V_reg_930     |    8   |
|      wvec_1_0_V_reg_935     |    8   |
|      wvec_1_1_V_reg_940     |    8   |
|      wvec_1_2_V_reg_945     |    8   |
|      wvec_1_3_V_reg_950     |    8   |
+-----------------------------+--------+
|            Total            |   661  |
+-----------------------------+--------+

* Multiplexer (MUX) list: 
|--------------------------|------|------|------|--------||---------||---------|
|           Comp           |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|--------------------------|------|------|------|--------||---------||---------|
|     grp_access_fu_150    |  p0  |   2  |   5  |   10   ||    9    |
|     grp_access_fu_150    |  p2  |   2  |   0  |    0   ||    9    |
|     grp_access_fu_163    |  p0  |   2  |   5  |   10   ||    9    |
|     grp_access_fu_163    |  p2  |   2  |   0  |    0   ||    9    |
|     grp_access_fu_200    |  p0  |   2  |   9  |   18   ||    9    |
|     grp_access_fu_213    |  p0  |   2  |   9  |   18   ||    9    |
| grp_simd_mac_DSP2_fu_274 |  p1  |   2  |   4  |    8   ||    9    |
| grp_simd_mac_DSP2_fu_274 |  p2  |   2  |   4  |    8   ||    9    |
| grp_simd_mac_DSP2_fu_274 |  p3  |   2  |   4  |    8   ||    9    |
| grp_simd_mac_DSP2_fu_274 |  p4  |   2  |   4  |    8   ||    9    |
| grp_simd_mac_DSP2_fu_274 |  p5  |   2  |   8  |   16   ||    9    |
| grp_simd_mac_DSP2_fu_274 |  p6  |   2  |   8  |   16   ||    9    |
| grp_simd_mac_DSP2_fu_274 |  p7  |   2  |   8  |   16   ||    9    |
| grp_simd_mac_DSP2_fu_274 |  p8  |   2  |   8  |   16   ||    9    |
| grp_simd_mac_DSP2_fu_274 |  p9  |   2  |   8  |   16   ||    9    |
| grp_simd_mac_DSP2_fu_274 |  p10 |   2  |   8  |   16   ||    9    |
| grp_simd_mac_DSP2_fu_274 |  p11 |   2  |   8  |   16   ||    9    |
| grp_simd_mac_DSP2_fu_274 |  p12 |   2  |   8  |   16   ||    9    |
|        grp_fu_311        |  p1  |   2  |  32  |   64   ||    9    |
|--------------------------|------|------|------|--------||---------||---------|
|           Total          |      |      |      |   280  ||  14.345 ||   171   |
|--------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    3   |    0   |   448  |   933  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   14   |    -   |   171  |
|  Register |    -   |    -   |   661  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    3   |   15   |  1109  |  1104  |
+-----------+--------+--------+--------+--------+
