Return-Path: <martin.blumenstingl@googlemail.com>
MIME-Version: 1.0
References: <1531134767-29927-1-git-send-email-jian.hu@amlogic.com>
 <1531134767-29927-2-git-send-email-jian.hu@amlogic.com> <1531214976.2708.52.camel@baylibre.com>
 <f6f387ff-271b-9b4b-5b6e-072b4e56d840@amlogic.com>
In-Reply-To: <f6f387ff-271b-9b4b-5b6e-072b4e56d840@amlogic.com>
From: Martin Blumenstingl <martin.blumenstingl@googlemail.com>
Date: Sat, 14 Jul 2018 16:30:40 +0200
Message-ID: <CAFBinCDW_Z-Ku+x8YsaM0CuTP6KD4PQ2uf94m3DZn5kCmvK9GA@mail.gmail.com>
Subject: Re: [PATCH 1/3] dt-bindings: clk: g12a: New binding for Meson-G12A SoC
To: jian.hu@amlogic.com
Cc: jbrunet@baylibre.com, Neil Armstrong <narmstrong@baylibre.com>,
	qianggui.song@amlogic.com, devicetree@vger.kernel.org, sboyd@kernel.org,
	khilman@baylibre.com, mturquette@baylibre.com, yixun.lan@amlogic.com,
	linux-kernel@vger.kernel.org, bo.yang@amlogic.com, qiufang.dai@amlogic.com,
	linux-arm-kernel@lists.infradead.org, carlo@caione.org,
	linux-amlogic@lists.infradead.org, sunny.luo@amlogic.com,
	linux-clk@vger.kernel.org, xingyu.chen@amlogic.com
Content-Type: text/plain; charset="UTF-8"
List-ID: <linux-clk.vger.kernel.org>

On Wed, Jul 11, 2018 at 3:06 PM Jian Hu <jian.hu@amlogic.com> wrote:
>
>
>
> On 2018/7/10 17:29, Jerome Brunet wrote:
> > On Mon, 2018-07-09 at 19:12 +0800, Jian Hu wrote:
> >> Add new binding for Meson-G12A SoC Everything-Else part
> >
> > nitpick: I would prefer if the words 'clock' and 'controller' was somew=
here in
> > the description.
> >
> > Maybe "add new clock controller compatible for the EE domain of the g12=
a SoC" ?
>
> Patch 1 and 2 have squashed, the commit message focuse which one=EF=BC=9F
I would use the information from both commit messages (for example you
could use the what Jerome already suggested and extend it with "and
add a header file which contains preprocessor macros to identify the
clocks provided by this clock controller")


Regards
Martin
