// ==============================================================
// Generated by Vitis HLS v2024.1.2
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module Infeasi_Res_S2_projNeg_221_Pipeline_projNeg (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        primalInfeasRay_SVfifo_lb_i_dout,
        primalInfeasRay_SVfifo_lb_i_num_data_valid,
        primalInfeasRay_SVfifo_lb_i_fifo_cap,
        primalInfeasRay_SVfifo_lb_i_empty_n,
        primalInfeasRay_SVfifo_lb_i_read,
        primalInfeasBound_fifo_lb_i_din,
        primalInfeasBound_fifo_lb_i_num_data_valid,
        primalInfeasBound_fifo_lb_i_fifo_cap,
        primalInfeasBound_fifo_lb_i_full_n,
        primalInfeasBound_fifo_lb_i_write,
        p_read
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [511:0] primalInfeasRay_SVfifo_lb_i_dout;
input  [2:0] primalInfeasRay_SVfifo_lb_i_num_data_valid;
input  [2:0] primalInfeasRay_SVfifo_lb_i_fifo_cap;
input   primalInfeasRay_SVfifo_lb_i_empty_n;
output   primalInfeasRay_SVfifo_lb_i_read;
output  [511:0] primalInfeasBound_fifo_lb_i_din;
input  [2:0] primalInfeasBound_fifo_lb_i_num_data_valid;
input  [2:0] primalInfeasBound_fifo_lb_i_fifo_cap;
input   primalInfeasBound_fifo_lb_i_full_n;
output   primalInfeasBound_fifo_lb_i_write;
input  [31:0] p_read;

reg ap_idle;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_idle_pp0;
reg    ap_block_state2_pp0_stage0_iter1;
reg    ap_block_state4_pp0_stage0_iter3;
reg    ap_block_pp0_stage0_subdone;
wire   [0:0] icmp_ln369_fu_211_p2;
reg    ap_condition_exit_pp0_iter0_stage0;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
reg    primalInfeasRay_SVfifo_lb_i_blk_n;
wire    ap_block_pp0_stage0;
reg    primalInfeasBound_fifo_lb_i_blk_n;
reg    ap_block_pp0_stage0_11001;
wire   [63:0] trunc_ln371_fu_237_p1;
reg   [63:0] trunc_ln371_reg_824;
reg   [63:0] trunc_ln371_reg_824_pp0_iter2_reg;
reg   [63:0] trunc_ln371_4_reg_830;
reg   [63:0] trunc_ln371_4_reg_830_pp0_iter2_reg;
reg   [63:0] trunc_ln371_5_reg_836;
reg   [63:0] trunc_ln371_5_reg_836_pp0_iter2_reg;
reg   [63:0] trunc_ln371_6_reg_842;
reg   [63:0] trunc_ln371_6_reg_842_pp0_iter2_reg;
reg   [63:0] trunc_ln371_7_reg_848;
reg   [63:0] trunc_ln371_7_reg_848_pp0_iter2_reg;
reg   [63:0] trunc_ln371_8_reg_854;
reg   [63:0] trunc_ln371_8_reg_854_pp0_iter2_reg;
reg   [63:0] trunc_ln371_9_reg_860;
reg   [63:0] trunc_ln371_9_reg_860_pp0_iter2_reg;
reg   [63:0] trunc_ln371_s_reg_866;
reg   [63:0] trunc_ln371_s_reg_866_pp0_iter2_reg;
wire   [0:0] icmp_ln377_fu_325_p2;
reg   [0:0] icmp_ln377_reg_872;
reg   [0:0] icmp_ln377_reg_872_pp0_iter2_reg;
wire   [0:0] icmp_ln377_16_fu_331_p2;
reg   [0:0] icmp_ln377_16_reg_877;
reg   [0:0] icmp_ln377_16_reg_877_pp0_iter2_reg;
wire   [0:0] icmp_ln377_17_fu_357_p2;
reg   [0:0] icmp_ln377_17_reg_882;
reg   [0:0] icmp_ln377_17_reg_882_pp0_iter2_reg;
wire   [0:0] icmp_ln377_18_fu_363_p2;
reg   [0:0] icmp_ln377_18_reg_887;
reg   [0:0] icmp_ln377_18_reg_887_pp0_iter2_reg;
wire   [0:0] icmp_ln377_19_fu_389_p2;
reg   [0:0] icmp_ln377_19_reg_892;
reg   [0:0] icmp_ln377_19_reg_892_pp0_iter2_reg;
wire   [0:0] icmp_ln377_20_fu_395_p2;
reg   [0:0] icmp_ln377_20_reg_897;
reg   [0:0] icmp_ln377_20_reg_897_pp0_iter2_reg;
wire   [0:0] icmp_ln377_21_fu_421_p2;
reg   [0:0] icmp_ln377_21_reg_902;
reg   [0:0] icmp_ln377_21_reg_902_pp0_iter2_reg;
wire   [0:0] icmp_ln377_22_fu_427_p2;
reg   [0:0] icmp_ln377_22_reg_907;
reg   [0:0] icmp_ln377_22_reg_907_pp0_iter2_reg;
wire   [0:0] icmp_ln377_23_fu_453_p2;
reg   [0:0] icmp_ln377_23_reg_912;
reg   [0:0] icmp_ln377_23_reg_912_pp0_iter2_reg;
wire   [0:0] icmp_ln377_24_fu_459_p2;
reg   [0:0] icmp_ln377_24_reg_917;
reg   [0:0] icmp_ln377_24_reg_917_pp0_iter2_reg;
wire   [0:0] icmp_ln377_25_fu_485_p2;
reg   [0:0] icmp_ln377_25_reg_922;
reg   [0:0] icmp_ln377_25_reg_922_pp0_iter2_reg;
wire   [0:0] icmp_ln377_26_fu_491_p2;
reg   [0:0] icmp_ln377_26_reg_927;
reg   [0:0] icmp_ln377_26_reg_927_pp0_iter2_reg;
wire   [0:0] icmp_ln377_27_fu_517_p2;
reg   [0:0] icmp_ln377_27_reg_932;
reg   [0:0] icmp_ln377_27_reg_932_pp0_iter2_reg;
wire   [0:0] icmp_ln377_28_fu_523_p2;
reg   [0:0] icmp_ln377_28_reg_937;
reg   [0:0] icmp_ln377_28_reg_937_pp0_iter2_reg;
wire   [0:0] icmp_ln377_29_fu_549_p2;
reg   [0:0] icmp_ln377_29_reg_942;
reg   [0:0] icmp_ln377_29_reg_942_pp0_iter2_reg;
wire   [0:0] icmp_ln377_30_fu_555_p2;
reg   [0:0] icmp_ln377_30_reg_947;
reg   [0:0] icmp_ln377_30_reg_947_pp0_iter2_reg;
wire   [0:0] tmp_s_fu_147_p2;
reg   [0:0] tmp_s_reg_952;
wire   [0:0] tmp_30_fu_152_p2;
reg   [0:0] tmp_30_reg_957;
wire   [0:0] tmp_32_fu_157_p2;
reg   [0:0] tmp_32_reg_962;
wire   [0:0] tmp_34_fu_162_p2;
reg   [0:0] tmp_34_reg_967;
wire   [0:0] tmp_36_fu_167_p2;
reg   [0:0] tmp_36_reg_972;
wire   [0:0] tmp_38_fu_172_p2;
reg   [0:0] tmp_38_reg_977;
wire   [0:0] tmp_40_fu_177_p2;
reg   [0:0] tmp_40_reg_982;
wire   [0:0] tmp_42_fu_182_p2;
reg   [0:0] tmp_42_reg_987;
reg   [30:0] i_fu_124;
wire   [30:0] add_ln369_fu_217_p2;
wire    ap_loop_init;
reg   [30:0] ap_sig_allocacmp_i_load;
reg    primalInfeasRay_SVfifo_lb_i_read_local;
wire   [511:0] or_ln380_i_fu_785_p9;
reg    ap_block_pp0_stage0_01001;
reg    primalInfeasBound_fifo_lb_i_write_local;
wire   [63:0] tmp_s_fu_147_p0;
wire   [63:0] tmp_30_fu_152_p0;
wire   [63:0] tmp_32_fu_157_p0;
wire   [63:0] tmp_34_fu_162_p0;
wire   [63:0] tmp_36_fu_167_p0;
wire   [63:0] tmp_38_fu_172_p0;
wire   [63:0] tmp_40_fu_177_p0;
wire   [63:0] tmp_42_fu_182_p0;
wire   [31:0] zext_ln365_fu_207_p1;
wire   [10:0] tmp_fu_311_p4;
wire   [51:0] trunc_ln377_fu_321_p1;
wire   [10:0] tmp_29_fu_337_p4;
wire   [51:0] trunc_ln377_8_fu_347_p4;
wire   [10:0] tmp_31_fu_369_p4;
wire   [51:0] trunc_ln377_9_fu_379_p4;
wire   [10:0] tmp_33_fu_401_p4;
wire   [51:0] trunc_ln377_s_fu_411_p4;
wire   [10:0] tmp_35_fu_433_p4;
wire   [51:0] trunc_ln377_1_fu_443_p4;
wire   [10:0] tmp_37_fu_465_p4;
wire   [51:0] trunc_ln377_2_fu_475_p4;
wire   [10:0] tmp_39_fu_497_p4;
wire   [51:0] trunc_ln377_3_fu_507_p4;
wire   [10:0] tmp_41_fu_529_p4;
wire   [51:0] trunc_ln377_4_fu_539_p4;
wire   [0:0] or_ln377_fu_657_p2;
wire   [0:0] or_ln377_8_fu_666_p2;
wire   [0:0] or_ln377_9_fu_675_p2;
wire   [0:0] or_ln377_10_fu_684_p2;
wire   [0:0] or_ln377_11_fu_693_p2;
wire   [0:0] or_ln377_12_fu_702_p2;
wire   [0:0] or_ln377_13_fu_711_p2;
wire   [0:0] or_ln377_14_fu_720_p2;
wire   [0:0] and_ln377_fu_661_p2;
wire   [0:0] and_ln377_8_fu_670_p2;
wire   [0:0] and_ln377_9_fu_679_p2;
wire   [0:0] and_ln377_10_fu_688_p2;
wire   [0:0] and_ln377_11_fu_697_p2;
wire   [0:0] and_ln377_12_fu_706_p2;
wire   [0:0] and_ln377_13_fu_715_p2;
wire   [0:0] and_ln377_14_fu_724_p2;
wire   [63:0] select_ln380_7_fu_778_p3;
wire   [63:0] select_ln380_6_fu_771_p3;
wire   [63:0] select_ln380_5_fu_764_p3;
wire   [63:0] select_ln380_4_fu_757_p3;
wire   [63:0] select_ln380_3_fu_750_p3;
wire   [63:0] select_ln380_2_fu_743_p3;
wire   [63:0] select_ln380_1_fu_736_p3;
wire   [63:0] select_ln380_fu_729_p3;
reg    ap_block_pp0_stage0_00001;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg    ap_loop_exit_ready_pp0_iter1_reg;
reg    ap_loop_exit_ready_pp0_iter2_reg;
reg   [0:0] ap_NS_fsm;
wire    ap_enable_pp0;
wire    ap_start_int;
wire    ap_ready_sig;
wire    ap_done_sig;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 i_fu_124 = 31'd0;
#0 ap_done_reg = 1'b0;
end

Infeasi_Res_S2_dcmp_64ns_64ns_1_1_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 1 ))
dcmp_64ns_64ns_1_1_no_dsp_1_U463(
    .din0(tmp_s_fu_147_p0),
    .din1(64'd0),
    .opcode(5'd2),
    .dout(tmp_s_fu_147_p2)
);

Infeasi_Res_S2_dcmp_64ns_64ns_1_1_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 1 ))
dcmp_64ns_64ns_1_1_no_dsp_1_U464(
    .din0(tmp_30_fu_152_p0),
    .din1(64'd0),
    .opcode(5'd2),
    .dout(tmp_30_fu_152_p2)
);

Infeasi_Res_S2_dcmp_64ns_64ns_1_1_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 1 ))
dcmp_64ns_64ns_1_1_no_dsp_1_U465(
    .din0(tmp_32_fu_157_p0),
    .din1(64'd0),
    .opcode(5'd2),
    .dout(tmp_32_fu_157_p2)
);

Infeasi_Res_S2_dcmp_64ns_64ns_1_1_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 1 ))
dcmp_64ns_64ns_1_1_no_dsp_1_U466(
    .din0(tmp_34_fu_162_p0),
    .din1(64'd0),
    .opcode(5'd2),
    .dout(tmp_34_fu_162_p2)
);

Infeasi_Res_S2_dcmp_64ns_64ns_1_1_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 1 ))
dcmp_64ns_64ns_1_1_no_dsp_1_U467(
    .din0(tmp_36_fu_167_p0),
    .din1(64'd0),
    .opcode(5'd2),
    .dout(tmp_36_fu_167_p2)
);

Infeasi_Res_S2_dcmp_64ns_64ns_1_1_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 1 ))
dcmp_64ns_64ns_1_1_no_dsp_1_U468(
    .din0(tmp_38_fu_172_p0),
    .din1(64'd0),
    .opcode(5'd2),
    .dout(tmp_38_fu_172_p2)
);

Infeasi_Res_S2_dcmp_64ns_64ns_1_1_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 1 ))
dcmp_64ns_64ns_1_1_no_dsp_1_U469(
    .din0(tmp_40_fu_177_p0),
    .din1(64'd0),
    .opcode(5'd2),
    .dout(tmp_40_fu_177_p2)
);

Infeasi_Res_S2_dcmp_64ns_64ns_1_1_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 1 ))
dcmp_64ns_64ns_1_1_no_dsp_1_U470(
    .din0(tmp_42_fu_182_p0),
    .din1(64'd0),
    .opcode(5'd2),
    .dout(tmp_42_fu_182_p2)
);

Infeasi_Res_S2_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready_sig),
    .ap_done(ap_done_sig),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage0),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((ap_loop_exit_ready_pp0_iter2_reg == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter0_stage0)) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if (((icmp_ln369_fu_211_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
            i_fu_124 <= add_ln369_fu_217_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            i_fu_124 <= 31'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
        ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready_pp0_iter1_reg;
        icmp_ln377_16_reg_877 <= icmp_ln377_16_fu_331_p2;
        icmp_ln377_17_reg_882 <= icmp_ln377_17_fu_357_p2;
        icmp_ln377_18_reg_887 <= icmp_ln377_18_fu_363_p2;
        icmp_ln377_19_reg_892 <= icmp_ln377_19_fu_389_p2;
        icmp_ln377_20_reg_897 <= icmp_ln377_20_fu_395_p2;
        icmp_ln377_21_reg_902 <= icmp_ln377_21_fu_421_p2;
        icmp_ln377_22_reg_907 <= icmp_ln377_22_fu_427_p2;
        icmp_ln377_23_reg_912 <= icmp_ln377_23_fu_453_p2;
        icmp_ln377_24_reg_917 <= icmp_ln377_24_fu_459_p2;
        icmp_ln377_25_reg_922 <= icmp_ln377_25_fu_485_p2;
        icmp_ln377_26_reg_927 <= icmp_ln377_26_fu_491_p2;
        icmp_ln377_27_reg_932 <= icmp_ln377_27_fu_517_p2;
        icmp_ln377_28_reg_937 <= icmp_ln377_28_fu_523_p2;
        icmp_ln377_29_reg_942 <= icmp_ln377_29_fu_549_p2;
        icmp_ln377_30_reg_947 <= icmp_ln377_30_fu_555_p2;
        icmp_ln377_reg_872 <= icmp_ln377_fu_325_p2;
        trunc_ln371_4_reg_830 <= {{primalInfeasRay_SVfifo_lb_i_dout[127:64]}};
        trunc_ln371_5_reg_836 <= {{primalInfeasRay_SVfifo_lb_i_dout[191:128]}};
        trunc_ln371_6_reg_842 <= {{primalInfeasRay_SVfifo_lb_i_dout[255:192]}};
        trunc_ln371_7_reg_848 <= {{primalInfeasRay_SVfifo_lb_i_dout[319:256]}};
        trunc_ln371_8_reg_854 <= {{primalInfeasRay_SVfifo_lb_i_dout[383:320]}};
        trunc_ln371_9_reg_860 <= {{primalInfeasRay_SVfifo_lb_i_dout[447:384]}};
        trunc_ln371_reg_824 <= trunc_ln371_fu_237_p1;
        trunc_ln371_s_reg_866 <= {{primalInfeasRay_SVfifo_lb_i_dout[511:448]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        icmp_ln377_16_reg_877_pp0_iter2_reg <= icmp_ln377_16_reg_877;
        icmp_ln377_17_reg_882_pp0_iter2_reg <= icmp_ln377_17_reg_882;
        icmp_ln377_18_reg_887_pp0_iter2_reg <= icmp_ln377_18_reg_887;
        icmp_ln377_19_reg_892_pp0_iter2_reg <= icmp_ln377_19_reg_892;
        icmp_ln377_20_reg_897_pp0_iter2_reg <= icmp_ln377_20_reg_897;
        icmp_ln377_21_reg_902_pp0_iter2_reg <= icmp_ln377_21_reg_902;
        icmp_ln377_22_reg_907_pp0_iter2_reg <= icmp_ln377_22_reg_907;
        icmp_ln377_23_reg_912_pp0_iter2_reg <= icmp_ln377_23_reg_912;
        icmp_ln377_24_reg_917_pp0_iter2_reg <= icmp_ln377_24_reg_917;
        icmp_ln377_25_reg_922_pp0_iter2_reg <= icmp_ln377_25_reg_922;
        icmp_ln377_26_reg_927_pp0_iter2_reg <= icmp_ln377_26_reg_927;
        icmp_ln377_27_reg_932_pp0_iter2_reg <= icmp_ln377_27_reg_932;
        icmp_ln377_28_reg_937_pp0_iter2_reg <= icmp_ln377_28_reg_937;
        icmp_ln377_29_reg_942_pp0_iter2_reg <= icmp_ln377_29_reg_942;
        icmp_ln377_30_reg_947_pp0_iter2_reg <= icmp_ln377_30_reg_947;
        icmp_ln377_reg_872_pp0_iter2_reg <= icmp_ln377_reg_872;
        tmp_30_reg_957 <= tmp_30_fu_152_p2;
        tmp_32_reg_962 <= tmp_32_fu_157_p2;
        tmp_34_reg_967 <= tmp_34_fu_162_p2;
        tmp_36_reg_972 <= tmp_36_fu_167_p2;
        tmp_38_reg_977 <= tmp_38_fu_172_p2;
        tmp_40_reg_982 <= tmp_40_fu_177_p2;
        tmp_42_reg_987 <= tmp_42_fu_182_p2;
        tmp_s_reg_952 <= tmp_s_fu_147_p2;
        trunc_ln371_4_reg_830_pp0_iter2_reg <= trunc_ln371_4_reg_830;
        trunc_ln371_5_reg_836_pp0_iter2_reg <= trunc_ln371_5_reg_836;
        trunc_ln371_6_reg_842_pp0_iter2_reg <= trunc_ln371_6_reg_842;
        trunc_ln371_7_reg_848_pp0_iter2_reg <= trunc_ln371_7_reg_848;
        trunc_ln371_8_reg_854_pp0_iter2_reg <= trunc_ln371_8_reg_854;
        trunc_ln371_9_reg_860_pp0_iter2_reg <= trunc_ln371_9_reg_860;
        trunc_ln371_reg_824_pp0_iter2_reg <= trunc_ln371_reg_824;
        trunc_ln371_s_reg_866_pp0_iter2_reg <= trunc_ln371_s_reg_866;
    end
end

always @ (*) begin
    if (((icmp_ln369_fu_211_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready_pp0_iter2_reg == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_start_int == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_i_load = 31'd0;
    end else begin
        ap_sig_allocacmp_i_load = i_fu_124;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        primalInfeasBound_fifo_lb_i_blk_n = primalInfeasBound_fifo_lb_i_full_n;
    end else begin
        primalInfeasBound_fifo_lb_i_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        primalInfeasBound_fifo_lb_i_write_local = 1'b1;
    end else begin
        primalInfeasBound_fifo_lb_i_write_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        primalInfeasRay_SVfifo_lb_i_blk_n = primalInfeasRay_SVfifo_lb_i_empty_n;
    end else begin
        primalInfeasRay_SVfifo_lb_i_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        primalInfeasRay_SVfifo_lb_i_read_local = 1'b1;
    end else begin
        primalInfeasRay_SVfifo_lb_i_read_local = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln369_fu_217_p2 = (ap_sig_allocacmp_i_load + 31'd1);

assign and_ln377_10_fu_688_p2 = (tmp_34_reg_967 & or_ln377_10_fu_684_p2);

assign and_ln377_11_fu_697_p2 = (tmp_36_reg_972 & or_ln377_11_fu_693_p2);

assign and_ln377_12_fu_706_p2 = (tmp_38_reg_977 & or_ln377_12_fu_702_p2);

assign and_ln377_13_fu_715_p2 = (tmp_40_reg_982 & or_ln377_13_fu_711_p2);

assign and_ln377_14_fu_724_p2 = (tmp_42_reg_987 & or_ln377_14_fu_720_p2);

assign and_ln377_8_fu_670_p2 = (tmp_30_reg_957 & or_ln377_8_fu_666_p2);

assign and_ln377_9_fu_679_p2 = (tmp_32_reg_962 & or_ln377_9_fu_675_p2);

assign and_ln377_fu_661_p2 = (tmp_s_reg_952 & or_ln377_fu_657_p2);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_00001 = (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_block_state4_pp0_stage0_iter3)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_block_state2_pp0_stage0_iter1)));
end

always @ (*) begin
    ap_block_pp0_stage0_01001 = (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_block_state4_pp0_stage0_iter3)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_block_state2_pp0_stage0_iter1)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_block_state4_pp0_stage0_iter3)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_block_state2_pp0_stage0_iter1)));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_block_state4_pp0_stage0_iter3)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_block_state2_pp0_stage0_iter1)));
end

always @ (*) begin
    ap_block_state2_pp0_stage0_iter1 = (primalInfeasRay_SVfifo_lb_i_empty_n == 1'b0);
end

always @ (*) begin
    ap_block_state4_pp0_stage0_iter3 = (primalInfeasBound_fifo_lb_i_full_n == 1'b0);
end

assign ap_done = ap_done_sig;

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start_int;

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage0;

assign ap_ready = ap_ready_sig;

assign icmp_ln369_fu_211_p2 = (($signed(zext_ln365_fu_207_p1) < $signed(p_read)) ? 1'b1 : 1'b0);

assign icmp_ln377_16_fu_331_p2 = ((trunc_ln377_fu_321_p1 == 52'd0) ? 1'b1 : 1'b0);

assign icmp_ln377_17_fu_357_p2 = ((tmp_29_fu_337_p4 != 11'd2047) ? 1'b1 : 1'b0);

assign icmp_ln377_18_fu_363_p2 = ((trunc_ln377_8_fu_347_p4 == 52'd0) ? 1'b1 : 1'b0);

assign icmp_ln377_19_fu_389_p2 = ((tmp_31_fu_369_p4 != 11'd2047) ? 1'b1 : 1'b0);

assign icmp_ln377_20_fu_395_p2 = ((trunc_ln377_9_fu_379_p4 == 52'd0) ? 1'b1 : 1'b0);

assign icmp_ln377_21_fu_421_p2 = ((tmp_33_fu_401_p4 != 11'd2047) ? 1'b1 : 1'b0);

assign icmp_ln377_22_fu_427_p2 = ((trunc_ln377_s_fu_411_p4 == 52'd0) ? 1'b1 : 1'b0);

assign icmp_ln377_23_fu_453_p2 = ((tmp_35_fu_433_p4 != 11'd2047) ? 1'b1 : 1'b0);

assign icmp_ln377_24_fu_459_p2 = ((trunc_ln377_1_fu_443_p4 == 52'd0) ? 1'b1 : 1'b0);

assign icmp_ln377_25_fu_485_p2 = ((tmp_37_fu_465_p4 != 11'd2047) ? 1'b1 : 1'b0);

assign icmp_ln377_26_fu_491_p2 = ((trunc_ln377_2_fu_475_p4 == 52'd0) ? 1'b1 : 1'b0);

assign icmp_ln377_27_fu_517_p2 = ((tmp_39_fu_497_p4 != 11'd2047) ? 1'b1 : 1'b0);

assign icmp_ln377_28_fu_523_p2 = ((trunc_ln377_3_fu_507_p4 == 52'd0) ? 1'b1 : 1'b0);

assign icmp_ln377_29_fu_549_p2 = ((tmp_41_fu_529_p4 != 11'd2047) ? 1'b1 : 1'b0);

assign icmp_ln377_30_fu_555_p2 = ((trunc_ln377_4_fu_539_p4 == 52'd0) ? 1'b1 : 1'b0);

assign icmp_ln377_fu_325_p2 = ((tmp_fu_311_p4 != 11'd2047) ? 1'b1 : 1'b0);

assign or_ln377_10_fu_684_p2 = (icmp_ln377_22_reg_907_pp0_iter2_reg | icmp_ln377_21_reg_902_pp0_iter2_reg);

assign or_ln377_11_fu_693_p2 = (icmp_ln377_24_reg_917_pp0_iter2_reg | icmp_ln377_23_reg_912_pp0_iter2_reg);

assign or_ln377_12_fu_702_p2 = (icmp_ln377_26_reg_927_pp0_iter2_reg | icmp_ln377_25_reg_922_pp0_iter2_reg);

assign or_ln377_13_fu_711_p2 = (icmp_ln377_28_reg_937_pp0_iter2_reg | icmp_ln377_27_reg_932_pp0_iter2_reg);

assign or_ln377_14_fu_720_p2 = (icmp_ln377_30_reg_947_pp0_iter2_reg | icmp_ln377_29_reg_942_pp0_iter2_reg);

assign or_ln377_8_fu_666_p2 = (icmp_ln377_18_reg_887_pp0_iter2_reg | icmp_ln377_17_reg_882_pp0_iter2_reg);

assign or_ln377_9_fu_675_p2 = (icmp_ln377_20_reg_897_pp0_iter2_reg | icmp_ln377_19_reg_892_pp0_iter2_reg);

assign or_ln377_fu_657_p2 = (icmp_ln377_reg_872_pp0_iter2_reg | icmp_ln377_16_reg_877_pp0_iter2_reg);

assign or_ln380_i_fu_785_p9 = {{{{{{{{select_ln380_7_fu_778_p3}, {select_ln380_6_fu_771_p3}}, {select_ln380_5_fu_764_p3}}, {select_ln380_4_fu_757_p3}}, {select_ln380_3_fu_750_p3}}, {select_ln380_2_fu_743_p3}}, {select_ln380_1_fu_736_p3}}, {select_ln380_fu_729_p3}};

assign primalInfeasBound_fifo_lb_i_din = or_ln380_i_fu_785_p9;

assign primalInfeasBound_fifo_lb_i_write = primalInfeasBound_fifo_lb_i_write_local;

assign primalInfeasRay_SVfifo_lb_i_read = primalInfeasRay_SVfifo_lb_i_read_local;

assign select_ln380_1_fu_736_p3 = ((and_ln377_8_fu_670_p2[0:0] == 1'b1) ? 64'd0 : trunc_ln371_4_reg_830_pp0_iter2_reg);

assign select_ln380_2_fu_743_p3 = ((and_ln377_9_fu_679_p2[0:0] == 1'b1) ? 64'd0 : trunc_ln371_5_reg_836_pp0_iter2_reg);

assign select_ln380_3_fu_750_p3 = ((and_ln377_10_fu_688_p2[0:0] == 1'b1) ? 64'd0 : trunc_ln371_6_reg_842_pp0_iter2_reg);

assign select_ln380_4_fu_757_p3 = ((and_ln377_11_fu_697_p2[0:0] == 1'b1) ? 64'd0 : trunc_ln371_7_reg_848_pp0_iter2_reg);

assign select_ln380_5_fu_764_p3 = ((and_ln377_12_fu_706_p2[0:0] == 1'b1) ? 64'd0 : trunc_ln371_8_reg_854_pp0_iter2_reg);

assign select_ln380_6_fu_771_p3 = ((and_ln377_13_fu_715_p2[0:0] == 1'b1) ? 64'd0 : trunc_ln371_9_reg_860_pp0_iter2_reg);

assign select_ln380_7_fu_778_p3 = ((and_ln377_14_fu_724_p2[0:0] == 1'b1) ? 64'd0 : trunc_ln371_s_reg_866_pp0_iter2_reg);

assign select_ln380_fu_729_p3 = ((and_ln377_fu_661_p2[0:0] == 1'b1) ? 64'd0 : trunc_ln371_reg_824_pp0_iter2_reg);

assign tmp_29_fu_337_p4 = {{primalInfeasRay_SVfifo_lb_i_dout[126:116]}};

assign tmp_30_fu_152_p0 = trunc_ln371_4_reg_830;

assign tmp_31_fu_369_p4 = {{primalInfeasRay_SVfifo_lb_i_dout[190:180]}};

assign tmp_32_fu_157_p0 = trunc_ln371_5_reg_836;

assign tmp_33_fu_401_p4 = {{primalInfeasRay_SVfifo_lb_i_dout[254:244]}};

assign tmp_34_fu_162_p0 = trunc_ln371_6_reg_842;

assign tmp_35_fu_433_p4 = {{primalInfeasRay_SVfifo_lb_i_dout[318:308]}};

assign tmp_36_fu_167_p0 = trunc_ln371_7_reg_848;

assign tmp_37_fu_465_p4 = {{primalInfeasRay_SVfifo_lb_i_dout[382:372]}};

assign tmp_38_fu_172_p0 = trunc_ln371_8_reg_854;

assign tmp_39_fu_497_p4 = {{primalInfeasRay_SVfifo_lb_i_dout[446:436]}};

assign tmp_40_fu_177_p0 = trunc_ln371_9_reg_860;

assign tmp_41_fu_529_p4 = {{primalInfeasRay_SVfifo_lb_i_dout[510:500]}};

assign tmp_42_fu_182_p0 = trunc_ln371_s_reg_866;

assign tmp_fu_311_p4 = {{primalInfeasRay_SVfifo_lb_i_dout[62:52]}};

assign tmp_s_fu_147_p0 = trunc_ln371_reg_824;

assign trunc_ln371_fu_237_p1 = primalInfeasRay_SVfifo_lb_i_dout[63:0];

assign trunc_ln377_1_fu_443_p4 = {{primalInfeasRay_SVfifo_lb_i_dout[307:256]}};

assign trunc_ln377_2_fu_475_p4 = {{primalInfeasRay_SVfifo_lb_i_dout[371:320]}};

assign trunc_ln377_3_fu_507_p4 = {{primalInfeasRay_SVfifo_lb_i_dout[435:384]}};

assign trunc_ln377_4_fu_539_p4 = {{primalInfeasRay_SVfifo_lb_i_dout[499:448]}};

assign trunc_ln377_8_fu_347_p4 = {{primalInfeasRay_SVfifo_lb_i_dout[115:64]}};

assign trunc_ln377_9_fu_379_p4 = {{primalInfeasRay_SVfifo_lb_i_dout[179:128]}};

assign trunc_ln377_fu_321_p1 = primalInfeasRay_SVfifo_lb_i_dout[51:0];

assign trunc_ln377_s_fu_411_p4 = {{primalInfeasRay_SVfifo_lb_i_dout[243:192]}};

assign zext_ln365_fu_207_p1 = ap_sig_allocacmp_i_load;

endmodule //Infeasi_Res_S2_projNeg_221_Pipeline_projNeg
