NDS Database:  version P.68d

NDS_INFO | xc9500xl | 9572XL100 | XC9572XL-10-TQ100

DEVICE | 9572XL | 9572XL100 | 

NETWORK | RAMCtrl | 0 | 0 | 16391

INPUT_INSTANCE | 0 | 0 | NULL | clk_IBUF | RAMCtrl_COPY_0_COPY_0 | 16 | 1 | 2
INPUT_NODE_TYPE | 0 | 5 | II_IN
NODE | clk | 4796 | PI | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | NULL | 0 | 100 | NOTYPE
OUTPUT_NODE_TYPE | 3 | 5 | II_FCLK
NODE | clk_IBUF/FCLK | 4656 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | clk_IBUF | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 7 | 5 | II_FCLKINV
NODE | clk_IBUF/FCLK- | 4657 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | clk_IBUF | 7 | 5 | II_FCLKINV

INPUT_INSTANCE | 0 | 0 | NULL | A_2_IBUF | RAMCtrl_COPY_0_COPY_0 | 16 | 1 | 1
INPUT_NODE_TYPE | 0 | 5 | II_IN
NODE | A<2> | 4807 | PI | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | NULL | 0 | 100 | NOTYPE
OUTPUT_NODE_TYPE | 0 | 5 | II_IMUX
NODE | A_2_IBUF | 4711 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | A_2_IBUF | 0 | 5 | II_IMUX

INPUT_INSTANCE | 0 | 0 | NULL | A_5_IBUF | RAMCtrl_COPY_0_COPY_0 | 16 | 1 | 1
INPUT_NODE_TYPE | 0 | 5 | II_IN
NODE | A<5> | 4803 | PI | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | NULL | 0 | 100 | NOTYPE
OUTPUT_NODE_TYPE | 0 | 5 | II_IMUX
NODE | A_5_IBUF | 4707 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | A_5_IBUF | 0 | 5 | II_IMUX

INPUT_INSTANCE | 0 | 0 | NULL | A_4_IBUF | RAMCtrl_COPY_0_COPY_0 | 16 | 1 | 1
INPUT_NODE_TYPE | 0 | 5 | II_IN
NODE | A<4> | 4801 | PI | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | NULL | 0 | 100 | NOTYPE
OUTPUT_NODE_TYPE | 0 | 5 | II_IMUX
NODE | A_4_IBUF | 4705 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | A_4_IBUF | 0 | 5 | II_IMUX

INPUT_INSTANCE | 0 | 0 | NULL | A_3_IBUF | RAMCtrl_COPY_0_COPY_0 | 16 | 1 | 1
INPUT_NODE_TYPE | 0 | 5 | II_IN
NODE | A<3> | 4821 | PI | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | NULL | 0 | 100 | NOTYPE
OUTPUT_NODE_TYPE | 0 | 5 | II_IMUX
NODE | A_3_IBUF | 4725 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | A_3_IBUF | 0 | 5 | II_IMUX

INPUT_INSTANCE | 0 | 0 | NULL | A_6_IBUF | RAMCtrl_COPY_0_COPY_0 | 16 | 1 | 1
INPUT_NODE_TYPE | 0 | 5 | II_IN
NODE | A<6> | 4802 | PI | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | NULL | 0 | 100 | NOTYPE
OUTPUT_NODE_TYPE | 0 | 5 | II_IMUX
NODE | A_6_IBUF | 4706 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | A_6_IBUF | 0 | 5 | II_IMUX

INPUT_INSTANCE | 0 | 0 | NULL | A_1_IBUF | RAMCtrl_COPY_0_COPY_0 | 16 | 1 | 1
INPUT_NODE_TYPE | 0 | 5 | II_IN
NODE | A<1> | 4800 | PI | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | NULL | 0 | 100 | NOTYPE
OUTPUT_NODE_TYPE | 0 | 5 | II_IMUX
NODE | A_1_IBUF | 4704 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | A_1_IBUF | 0 | 5 | II_IMUX

MACROCELL_INSTANCE | PrldLow+PinTrst+OptxMapped | Mtridata_Dout<0> | RAMCtrl_COPY_0_COPY_0 | 2155889664 | 9 | 3
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | $OpTx$FX_DC$22.UIM | 4787 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | $OpTx$FX_DC$22.Q | $OpTx$FX_DC$22 | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Mtridata_Dout<0>.UIM | 4659 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | Mtridata_Dout<0>.Q | Mtridata_Dout<0> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | $OpTx$FX_DC$7.UIM | 4785 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | $OpTx$FX_DC$7.Q | $OpTx$FX_DC$7 | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | A_5_IBUF | 4707 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | A_5_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | A_2_IBUF | 4711 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | A_2_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | A_4_IBUF | 4705 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | A_4_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | EXP6_.EXP | 5125 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | EXP6_.EXP | EXP6_ | 4 | 0 | MC_EXPORT
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Mtrien_Dout | 4676 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | Mtrien_Dout.Q | Mtrien_Dout | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk_IBUF/FCLK | 4656 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | clk_IBUF | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 0 | 0 | MC_Q
NODE | Mtridata_Dout<0> | 4658 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | Mtridata_Dout<0>.Q | Mtridata_Dout<0> | 0 | 0 | MC_Q
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | Mtridata_Dout<0>.UIM | 4659 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | Mtridata_Dout<0>.Q | Mtridata_Dout<0> | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 2 | 0 | MC_OE
NODE | Mtridata_Dout<0>$OE | 4660 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | Mtridata_Dout<0>.BUFOE.OUT | Mtridata_Dout<0> | 2 | 0 | MC_OE

SIGNAL_INSTANCE | Mtridata_Dout<0>.SI | Mtridata_Dout<0> | 0 | 8 | 3
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | $OpTx$FX_DC$22.UIM | 4787 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | $OpTx$FX_DC$22.Q | $OpTx$FX_DC$22 | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Mtridata_Dout<0>.UIM | 4659 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | Mtridata_Dout<0>.Q | Mtridata_Dout<0> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | $OpTx$FX_DC$7.UIM | 4785 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | $OpTx$FX_DC$7.Q | $OpTx$FX_DC$7 | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | A_5_IBUF | 4707 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | A_5_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | A_2_IBUF | 4711 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | A_2_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | A_4_IBUF | 4705 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | A_4_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | EXP6_.EXP | 5125 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | EXP6_.EXP | EXP6_ | 4 | 0 | MC_EXPORT
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Mtrien_Dout | 4676 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | Mtrien_Dout.Q | Mtrien_Dout | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | Mtridata_Dout<0>.D1 | 4833 | ? | 0 | 4096 | Mtridata_Dout<0> | NULL | NULL | Mtridata_Dout<0>.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | Mtridata_Dout<0>.D2 | 4834 | ? | 0 | 4096 | Mtridata_Dout<0> | NULL | NULL | Mtridata_Dout<0>.SI | 2 | 9 | MC_SI_D2
SPPTERM | 1 | IV_TRUE | $OpTx$FX_DC$22.UIM
SPPTERM | 1 | IV_TRUE | EXP6_.EXP
SPPTERM | 2 | IV_TRUE | Mtridata_Dout<0>.UIM | IV_TRUE | $OpTx$FX_DC$7.UIM
SPPTERM | 3 | IV_TRUE | A_4_IBUF | IV_TRUE | A_5_IBUF | IV_FALSE | $OpTx$FX_DC$7.UIM
SPPTERM | 3 | IV_TRUE | A_5_IBUF | IV_FALSE | A_2_IBUF | IV_FALSE | $OpTx$FX_DC$7.UIM
OUTPUT_NODE_TYPE | 4 | 9 | MC_SI_TRST
SIGNAL | NODE | Mtridata_Dout<0>.TRST | 4836 | ? | 0 | 4096 | Mtridata_Dout<0> | NULL | NULL | Mtridata_Dout<0>.SI | 4 | 9 | MC_SI_TRST
SPPTERM | 1 | IV_FALSE | Mtrien_Dout

SRFF_INSTANCE | Mtridata_Dout<0>.REG | Mtridata_Dout<0> | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | Mtridata_Dout<0>.D | 4832 | ? | 0 | 0 | Mtridata_Dout<0> | NULL | NULL | Mtridata_Dout<0>.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
NODE | clk_IBUF/FCLK | 4656 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | clk_IBUF | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | Mtridata_Dout<0>.Q | 4837 | ? | 0 | 0 | Mtridata_Dout<0> | NULL | NULL | Mtridata_Dout<0>.REG | 0 | 8 | SRFF_Q

BUF_INSTANCE | Mtridata_Dout<0>.BUFOE | Mtridata_Dout<0> | 0 | 1 | 1
INPUT_NODE_TYPE | 0 | 10 | CTOR_UNKNOWN
SIGNAL | NODE | Mtridata_Dout<0>.TRST | 4836 | ? | 0 | 4096 | Mtridata_Dout<0> | NULL | NULL | Mtridata_Dout<0>.SI | 4 | 9 | MC_SI_TRST
SPPTERM | 1 | IV_FALSE | Mtrien_Dout
OUTPUT_NODE_TYPE | 0 | 10 | BUF_OUT
NODE | Mtridata_Dout<0>.BUFOE.OUT | 4835 | ? | 0 | 0 | Mtridata_Dout<0> | NULL | NULL | Mtridata_Dout<0>.BUFOE | 0 | 10 | BUF_OUT

MACROCELL_INSTANCE | PrldLow+PinTrst+OptxMapped | Mtridata_Dout<1> | RAMCtrl_COPY_0_COPY_0 | 2155889664 | 11 | 3
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | $OpTx$FX_DC$41.UIM | 4788 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | $OpTx$FX_DC$41.Q | $OpTx$FX_DC$41 | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | $OpTx$FX_DC$22.UIM | 4787 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | $OpTx$FX_DC$22.Q | $OpTx$FX_DC$22 | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Mtridata_Dout<1>.UIM | 4662 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | Mtridata_Dout<1>.Q | Mtridata_Dout<1> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | $OpTx$FX_DC$18.UIM | 4786 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | $OpTx$FX_DC$18.Q | $OpTx$FX_DC$18 | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | AUTO_CONFIG_DONE<1> | 4674 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | AUTO_CONFIG_DONE<1>.Q | AUTO_CONFIG_DONE<1> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | A_4_IBUF | 4705 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | A_4_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | A_3_IBUF | 4725 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | A_3_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | EXP7_.EXP | 5128 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | EXP7_.EXP | EXP7_ | 4 | 0 | MC_EXPORT
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | $OpTx$FX_DC$34.EXP | 5129 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | $OpTx$FX_DC$34.EXP | $OpTx$FX_DC$34 | 4 | 0 | MC_EXPORT
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Mtrien_Dout | 4676 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | Mtrien_Dout.Q | Mtrien_Dout | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk_IBUF/FCLK | 4656 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | clk_IBUF | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 0 | 0 | MC_Q
NODE | Mtridata_Dout<1> | 4661 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | Mtridata_Dout<1>.Q | Mtridata_Dout<1> | 0 | 0 | MC_Q
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | Mtridata_Dout<1>.UIM | 4662 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | Mtridata_Dout<1>.Q | Mtridata_Dout<1> | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 2 | 0 | MC_OE
NODE | Mtridata_Dout<1>$OE | 4663 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | Mtridata_Dout<1>.BUFOE.OUT | Mtridata_Dout<1> | 2 | 0 | MC_OE

SIGNAL_INSTANCE | Mtridata_Dout<1>.SI | Mtridata_Dout<1> | 0 | 10 | 3
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | $OpTx$FX_DC$41.UIM | 4788 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | $OpTx$FX_DC$41.Q | $OpTx$FX_DC$41 | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | $OpTx$FX_DC$22.UIM | 4787 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | $OpTx$FX_DC$22.Q | $OpTx$FX_DC$22 | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Mtridata_Dout<1>.UIM | 4662 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | Mtridata_Dout<1>.Q | Mtridata_Dout<1> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | $OpTx$FX_DC$18.UIM | 4786 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | $OpTx$FX_DC$18.Q | $OpTx$FX_DC$18 | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | AUTO_CONFIG_DONE<1> | 4674 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | AUTO_CONFIG_DONE<1>.Q | AUTO_CONFIG_DONE<1> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | A_4_IBUF | 4705 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | A_4_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | A_3_IBUF | 4725 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | A_3_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | EXP7_.EXP | 5128 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | EXP7_.EXP | EXP7_ | 4 | 0 | MC_EXPORT
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | $OpTx$FX_DC$34.EXP | 5129 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | $OpTx$FX_DC$34.EXP | $OpTx$FX_DC$34 | 4 | 0 | MC_EXPORT
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Mtrien_Dout | 4676 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | Mtrien_Dout.Q | Mtrien_Dout | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | Mtridata_Dout<1>.D1 | 4839 | ? | 0 | 4096 | Mtridata_Dout<1> | NULL | NULL | Mtridata_Dout<1>.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | Mtridata_Dout<1>.D2 | 4840 | ? | 0 | 4096 | Mtridata_Dout<1> | NULL | NULL | Mtridata_Dout<1>.SI | 2 | 9 | MC_SI_D2
SPPTERM | 1 | IV_TRUE | $OpTx$FX_DC$22.UIM
SPPTERM | 1 | IV_TRUE | $OpTx$FX_DC$41.UIM
SPPTERM | 1 | IV_TRUE | EXP7_.EXP
SPPTERM | 1 | IV_TRUE | $OpTx$FX_DC$34.EXP
SPPTERM | 2 | IV_TRUE | Mtridata_Dout<1>.UIM | IV_TRUE | $OpTx$FX_DC$18.UIM
SPPTERM | 3 | IV_FALSE | AUTO_CONFIG_DONE<1> | IV_FALSE | A_4_IBUF | IV_TRUE | A_3_IBUF
OUTPUT_NODE_TYPE | 4 | 9 | MC_SI_TRST
SIGNAL | NODE | Mtridata_Dout<1>.TRST | 4842 | ? | 0 | 4096 | Mtridata_Dout<1> | NULL | NULL | Mtridata_Dout<1>.SI | 4 | 9 | MC_SI_TRST
SPPTERM | 1 | IV_FALSE | Mtrien_Dout

SRFF_INSTANCE | Mtridata_Dout<1>.REG | Mtridata_Dout<1> | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | Mtridata_Dout<1>.D | 4838 | ? | 0 | 0 | Mtridata_Dout<1> | NULL | NULL | Mtridata_Dout<1>.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
NODE | clk_IBUF/FCLK | 4656 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | clk_IBUF | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | Mtridata_Dout<1>.Q | 4843 | ? | 0 | 0 | Mtridata_Dout<1> | NULL | NULL | Mtridata_Dout<1>.REG | 0 | 8 | SRFF_Q

BUF_INSTANCE | Mtridata_Dout<1>.BUFOE | Mtridata_Dout<1> | 0 | 1 | 1
INPUT_NODE_TYPE | 0 | 10 | CTOR_UNKNOWN
SIGNAL | NODE | Mtridata_Dout<1>.TRST | 4842 | ? | 0 | 4096 | Mtridata_Dout<1> | NULL | NULL | Mtridata_Dout<1>.SI | 4 | 9 | MC_SI_TRST
SPPTERM | 1 | IV_FALSE | Mtrien_Dout
OUTPUT_NODE_TYPE | 0 | 10 | BUF_OUT
NODE | Mtridata_Dout<1>.BUFOE.OUT | 4841 | ? | 0 | 0 | Mtridata_Dout<1> | NULL | NULL | Mtridata_Dout<1>.BUFOE | 0 | 10 | BUF_OUT

MACROCELL_INSTANCE | PrldLow+PinTrst+OptxMapped | Mtridata_Dout<2> | RAMCtrl_COPY_0_COPY_0 | 2155889664 | 11 | 3
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | $OpTx$FX_DC$22.UIM | 4787 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | $OpTx$FX_DC$22.Q | $OpTx$FX_DC$22 | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Mtridata_Dout<2>.UIM | 4665 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | Mtridata_Dout<2>.Q | Mtridata_Dout<2> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | $OpTx$FX_DC$7.UIM | 4785 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | $OpTx$FX_DC$7.Q | $OpTx$FX_DC$7 | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | A_4_IBUF | 4705 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | A_4_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | A_2_IBUF | 4711 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | A_2_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | AUTO_CONFIG_DONE<1> | 4674 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | AUTO_CONFIG_DONE<1>.Q | AUTO_CONFIG_DONE<1> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | A_3_IBUF | 4725 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | A_3_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | BYTE_1_OBUF.EXP | 5122 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | BYTE_1_OBUF.EXP | BYTE_1_OBUF | 4 | 0 | MC_EXPORT
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | BYTE_3_OBUF.EXP | 5123 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | BYTE_3_OBUF.EXP | BYTE_3_OBUF | 4 | 0 | MC_EXPORT
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Mtrien_Dout | 4676 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | Mtrien_Dout.Q | Mtrien_Dout | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk_IBUF/FCLK | 4656 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | clk_IBUF | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 0 | 0 | MC_Q
NODE | Mtridata_Dout<2> | 4664 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | Mtridata_Dout<2>.Q | Mtridata_Dout<2> | 0 | 0 | MC_Q
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | Mtridata_Dout<2>.UIM | 4665 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | Mtridata_Dout<2>.Q | Mtridata_Dout<2> | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 2 | 0 | MC_OE
NODE | Mtridata_Dout<2>$OE | 4666 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | Mtridata_Dout<2>.BUFOE.OUT | Mtridata_Dout<2> | 2 | 0 | MC_OE

SIGNAL_INSTANCE | Mtridata_Dout<2>.SI | Mtridata_Dout<2> | 0 | 10 | 3
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | $OpTx$FX_DC$22.UIM | 4787 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | $OpTx$FX_DC$22.Q | $OpTx$FX_DC$22 | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Mtridata_Dout<2>.UIM | 4665 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | Mtridata_Dout<2>.Q | Mtridata_Dout<2> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | $OpTx$FX_DC$7.UIM | 4785 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | $OpTx$FX_DC$7.Q | $OpTx$FX_DC$7 | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | A_4_IBUF | 4705 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | A_4_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | A_2_IBUF | 4711 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | A_2_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | AUTO_CONFIG_DONE<1> | 4674 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | AUTO_CONFIG_DONE<1>.Q | AUTO_CONFIG_DONE<1> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | A_3_IBUF | 4725 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | A_3_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | BYTE_1_OBUF.EXP | 5122 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | BYTE_1_OBUF.EXP | BYTE_1_OBUF | 4 | 0 | MC_EXPORT
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | BYTE_3_OBUF.EXP | 5123 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | BYTE_3_OBUF.EXP | BYTE_3_OBUF | 4 | 0 | MC_EXPORT
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Mtrien_Dout | 4676 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | Mtrien_Dout.Q | Mtrien_Dout | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | Mtridata_Dout<2>.D1 | 4845 | ? | 0 | 4096 | Mtridata_Dout<2> | NULL | NULL | Mtridata_Dout<2>.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | Mtridata_Dout<2>.D2 | 4846 | ? | 0 | 4096 | Mtridata_Dout<2> | NULL | NULL | Mtridata_Dout<2>.SI | 2 | 9 | MC_SI_D2
SPPTERM | 1 | IV_TRUE | $OpTx$FX_DC$22.UIM
SPPTERM | 1 | IV_TRUE | BYTE_1_OBUF.EXP
SPPTERM | 1 | IV_TRUE | BYTE_3_OBUF.EXP
SPPTERM | 2 | IV_TRUE | Mtridata_Dout<2>.UIM | IV_TRUE | $OpTx$FX_DC$7.UIM
SPPTERM | 3 | IV_FALSE | AUTO_CONFIG_DONE<1> | IV_FALSE | A_4_IBUF | IV_TRUE | A_3_IBUF
SPPTERM | 3 | IV_TRUE | A_4_IBUF | IV_FALSE | A_2_IBUF | IV_FALSE | $OpTx$FX_DC$7.UIM
OUTPUT_NODE_TYPE | 4 | 9 | MC_SI_TRST
SIGNAL | NODE | Mtridata_Dout<2>.TRST | 4848 | ? | 0 | 4096 | Mtridata_Dout<2> | NULL | NULL | Mtridata_Dout<2>.SI | 4 | 9 | MC_SI_TRST
SPPTERM | 1 | IV_FALSE | Mtrien_Dout

SRFF_INSTANCE | Mtridata_Dout<2>.REG | Mtridata_Dout<2> | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | Mtridata_Dout<2>.D | 4844 | ? | 0 | 0 | Mtridata_Dout<2> | NULL | NULL | Mtridata_Dout<2>.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
NODE | clk_IBUF/FCLK | 4656 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | clk_IBUF | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | Mtridata_Dout<2>.Q | 4849 | ? | 0 | 0 | Mtridata_Dout<2> | NULL | NULL | Mtridata_Dout<2>.REG | 0 | 8 | SRFF_Q

BUF_INSTANCE | Mtridata_Dout<2>.BUFOE | Mtridata_Dout<2> | 0 | 1 | 1
INPUT_NODE_TYPE | 0 | 10 | CTOR_UNKNOWN
SIGNAL | NODE | Mtridata_Dout<2>.TRST | 4848 | ? | 0 | 4096 | Mtridata_Dout<2> | NULL | NULL | Mtridata_Dout<2>.SI | 4 | 9 | MC_SI_TRST
SPPTERM | 1 | IV_FALSE | Mtrien_Dout
OUTPUT_NODE_TYPE | 0 | 10 | BUF_OUT
NODE | Mtridata_Dout<2>.BUFOE.OUT | 4847 | ? | 0 | 0 | Mtridata_Dout<2> | NULL | NULL | Mtridata_Dout<2>.BUFOE | 0 | 10 | BUF_OUT

INPUT_INSTANCE | 0 | 0 | NULL | A_0_IBUF | RAMCtrl_COPY_0_COPY_0 | 16 | 1 | 1
INPUT_NODE_TYPE | 0 | 5 | II_IN
NODE | A<0> | 4806 | PI | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | NULL | 0 | 100 | NOTYPE
OUTPUT_NODE_TYPE | 0 | 5 | II_IMUX
NODE | A_0_IBUF | 4710 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | A_0_IBUF | 0 | 5 | II_IMUX

MACROCELL_INSTANCE | Inv+PrldLow+PinTrst+OptxMapped | Mtridata_Dout<3> | RAMCtrl_COPY_0_COPY_0 | 2155889920 | 14 | 3
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Mtridata_Dout<3>.UIM | 4668 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | Mtridata_Dout<3>.Q | Mtridata_Dout<3> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | AUTO_CONFIG_DONE<0> | 4673 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | AUTO_CONFIG_DONE<0>.Q | AUTO_CONFIG_DONE<0> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | AUTO_CONFIG_DONE<1> | 4674 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | AUTO_CONFIG_DONE<1>.Q | AUTO_CONFIG_DONE<1> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | $OpTx$FX_DC$41.UIM | 4788 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | $OpTx$FX_DC$41.Q | $OpTx$FX_DC$41 | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | A_4_IBUF | 4705 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | A_4_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | A_0_IBUF | 4710 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | A_0_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | A_3_IBUF | 4725 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | A_3_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | A_2_IBUF | 4711 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | A_2_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | A_1_IBUF | 4704 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | A_1_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | A_5_IBUF | 4707 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | A_5_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | BYTE_2_OBUF.EXP | 5120 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | BYTE_2_OBUF.EXP | BYTE_2_OBUF | 4 | 0 | MC_EXPORT
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Mtrien_Dout | 4676 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | Mtrien_Dout.Q | Mtrien_Dout | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk_IBUF/FCLK | 4656 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | clk_IBUF | 3 | 5 | II_FCLK
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | BYTE_0_OBUF.EXP | 5121 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | BYTE_0_OBUF.EXP | BYTE_0_OBUF | 4 | 0 | MC_EXPORT
OUTPUT_NODE_TYPE | 0 | 0 | MC_Q
NODE | Mtridata_Dout<3> | 4667 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | Mtridata_Dout<3>.Q | Mtridata_Dout<3> | 0 | 0 | MC_Q
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | Mtridata_Dout<3>.UIM | 4668 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | Mtridata_Dout<3>.Q | Mtridata_Dout<3> | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 2 | 0 | MC_OE
NODE | Mtridata_Dout<3>$OE | 4669 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | Mtridata_Dout<3>.BUFOE.OUT | Mtridata_Dout<3> | 2 | 0 | MC_OE

SIGNAL_INSTANCE | Mtridata_Dout<3>.SI | Mtridata_Dout<3> | 0 | 13 | 3
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Mtridata_Dout<3>.UIM | 4668 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | Mtridata_Dout<3>.Q | Mtridata_Dout<3> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | AUTO_CONFIG_DONE<0> | 4673 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | AUTO_CONFIG_DONE<0>.Q | AUTO_CONFIG_DONE<0> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | AUTO_CONFIG_DONE<1> | 4674 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | AUTO_CONFIG_DONE<1>.Q | AUTO_CONFIG_DONE<1> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | $OpTx$FX_DC$41.UIM | 4788 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | $OpTx$FX_DC$41.Q | $OpTx$FX_DC$41 | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | A_4_IBUF | 4705 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | A_4_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | A_0_IBUF | 4710 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | A_0_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | A_3_IBUF | 4725 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | A_3_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | A_2_IBUF | 4711 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | A_2_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | A_1_IBUF | 4704 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | A_1_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | A_5_IBUF | 4707 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | A_5_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | BYTE_2_OBUF.EXP | 5120 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | BYTE_2_OBUF.EXP | BYTE_2_OBUF | 4 | 0 | MC_EXPORT
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Mtrien_Dout | 4676 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | Mtrien_Dout.Q | Mtrien_Dout | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | BYTE_0_OBUF.EXP | 5121 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | BYTE_0_OBUF.EXP | BYTE_0_OBUF | 4 | 0 | MC_EXPORT
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | Mtridata_Dout<3>.D1 | 4851 | ? | 0 | 4096 | Mtridata_Dout<3> | NULL | NULL | Mtridata_Dout<3>.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | Mtridata_Dout<3>.D2 | 4852 | ? | 0 | 4096 | Mtridata_Dout<3> | NULL | NULL | Mtridata_Dout<3>.SI | 2 | 9 | MC_SI_D2
SPPTERM | 1 | IV_TRUE | BYTE_2_OBUF.EXP
SPPTERM | 1 | IV_TRUE | BYTE_0_OBUF.EXP
SPPTERM | 4 | IV_FALSE | Mtridata_Dout<3>.UIM | IV_TRUE | AUTO_CONFIG_DONE<0> | IV_TRUE | AUTO_CONFIG_DONE<1> | IV_FALSE | $OpTx$FX_DC$41.UIM
SPPTERM | 6 | IV_FALSE | AUTO_CONFIG_DONE<0> | IV_TRUE | AUTO_CONFIG_DONE<1> | IV_TRUE | A_4_IBUF | IV_FALSE | A_0_IBUF | IV_FALSE | A_3_IBUF | IV_FALSE | $OpTx$FX_DC$41.UIM
SPPTERM | 6 | IV_FALSE | AUTO_CONFIG_DONE<0> | IV_TRUE | AUTO_CONFIG_DONE<1> | IV_FALSE | A_0_IBUF | IV_FALSE | A_2_IBUF | IV_FALSE | A_3_IBUF | IV_FALSE | $OpTx$FX_DC$41.UIM
SPPTERM | 7 | IV_FALSE | AUTO_CONFIG_DONE<1> | IV_TRUE | A_1_IBUF | IV_FALSE | A_5_IBUF | IV_FALSE | A_0_IBUF | IV_FALSE | A_2_IBUF | IV_FALSE | A_3_IBUF | IV_FALSE | $OpTx$FX_DC$41.UIM
OUTPUT_NODE_TYPE | 4 | 9 | MC_SI_TRST
SIGNAL | NODE | Mtridata_Dout<3>.TRST | 4854 | ? | 0 | 4096 | Mtridata_Dout<3> | NULL | NULL | Mtridata_Dout<3>.SI | 4 | 9 | MC_SI_TRST
SPPTERM | 1 | IV_FALSE | Mtrien_Dout

SRFF_INSTANCE | Mtridata_Dout<3>.REG | Mtridata_Dout<3> | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | Mtridata_Dout<3>.D | 4850 | ? | 0 | 0 | Mtridata_Dout<3> | NULL | NULL | Mtridata_Dout<3>.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
NODE | clk_IBUF/FCLK | 4656 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | clk_IBUF | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | Mtridata_Dout<3>.Q | 4855 | ? | 0 | 0 | Mtridata_Dout<3> | NULL | NULL | Mtridata_Dout<3>.REG | 0 | 8 | SRFF_Q

BUF_INSTANCE | Mtridata_Dout<3>.BUFOE | Mtridata_Dout<3> | 0 | 1 | 1
INPUT_NODE_TYPE | 0 | 10 | CTOR_UNKNOWN
SIGNAL | NODE | Mtridata_Dout<3>.TRST | 4854 | ? | 0 | 4096 | Mtridata_Dout<3> | NULL | NULL | Mtridata_Dout<3>.SI | 4 | 9 | MC_SI_TRST
SPPTERM | 1 | IV_FALSE | Mtrien_Dout
OUTPUT_NODE_TYPE | 0 | 10 | BUF_OUT
NODE | Mtridata_Dout<3>.BUFOE.OUT | 4853 | ? | 0 | 0 | Mtridata_Dout<3> | NULL | NULL | Mtridata_Dout<3>.BUFOE | 0 | 10 | BUF_OUT

INPUT_INSTANCE | 0 | 0 | NULL | nAS_IBUF | RAMCtrl_COPY_0_COPY_0 | 16 | 1 | 1
INPUT_NODE_TYPE | 0 | 5 | II_IN
NODE | nAS | 4799 | PI | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | NULL | 0 | 100 | NOTYPE
OUTPUT_NODE_TYPE | 0 | 5 | II_IMUX
NODE | nAS_IBUF | 4700 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | nAS_IBUF | 0 | 5 | II_IMUX

MACROCELL_INSTANCE | PinTrst+OptxMapped | DSACK_INT<1> | RAMCtrl_COPY_0_COPY_0 | 2155888640 | 5 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DSACK_16BIT | 4689 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | DSACK_16BIT.Q | DSACK_16BIT | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | nAS_IBUF | 4700 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | nAS_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | $OpTx$FX_DC$34.UIM | 4789 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | $OpTx$FX_DC$34.Q | $OpTx$FX_DC$34 | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | AUTO_CONFIG/AUTO_CONFIG_D2.UIM | 4793 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | AUTO_CONFIG/AUTO_CONFIG_D2.Q | AUTO_CONFIG/AUTO_CONFIG_D2 | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | MY_CYCLE_or0000 | 4755 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | nRAM_SEL_OBUF.Q | nRAM_SEL_OBUF | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 0 | 0 | MC_Q
NODE | DSACK_INT<1> | 4670 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | DSACK_INT<1>.Q | DSACK_INT<1> | 0 | 0 | MC_Q
OUTPUT_NODE_TYPE | 2 | 0 | MC_OE
NODE | DSACK_INT<1>$OE | 4671 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | DSACK_INT<1>.BUFOE.OUT | DSACK_INT<1> | 2 | 0 | MC_OE

SIGNAL_INSTANCE | DSACK_INT<1>.SI | DSACK_INT<1> | 0 | 5 | 3
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DSACK_16BIT | 4689 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | DSACK_16BIT.Q | DSACK_16BIT | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | nAS_IBUF | 4700 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | nAS_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | $OpTx$FX_DC$34.UIM | 4789 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | $OpTx$FX_DC$34.Q | $OpTx$FX_DC$34 | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | AUTO_CONFIG/AUTO_CONFIG_D2.UIM | 4793 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | AUTO_CONFIG/AUTO_CONFIG_D2.Q | AUTO_CONFIG/AUTO_CONFIG_D2 | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | MY_CYCLE_or0000 | 4755 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | nRAM_SEL_OBUF.Q | nRAM_SEL_OBUF | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | DSACK_INT<1>.D1 | 4857 | ? | 0 | 4096 | DSACK_INT<1> | NULL | NULL | DSACK_INT<1>.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | DSACK_INT<1>.D2 | 4858 | ? | 0 | 4096 | DSACK_INT<1> | NULL | NULL | DSACK_INT<1>.SI | 2 | 9 | MC_SI_D2
SPPTERM | 2 | IV_TRUE | DSACK_16BIT | IV_TRUE | nAS_IBUF
SPPTERM | 3 | IV_TRUE | DSACK_16BIT | IV_FALSE | $OpTx$FX_DC$34.UIM | IV_FALSE | AUTO_CONFIG/AUTO_CONFIG_D2.UIM
OUTPUT_NODE_TYPE | 4 | 9 | MC_SI_TRST
SIGNAL | NODE | DSACK_INT<1>.TRST | 4860 | ? | 0 | 4096 | DSACK_INT<1> | NULL | NULL | DSACK_INT<1>.SI | 4 | 9 | MC_SI_TRST
SPPTERM | 1 | IV_FALSE | MY_CYCLE_or0000

SRFF_INSTANCE | DSACK_INT<1>.REG | DSACK_INT<1> | 0 | 1 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | DSACK_INT<1>.D | 4856 | ? | 0 | 0 | DSACK_INT<1> | NULL | NULL | DSACK_INT<1>.XOR | 0 | 7 | ALU_F
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | DSACK_INT<1>.Q | 4861 | ? | 0 | 0 | DSACK_INT<1> | NULL | NULL | DSACK_INT<1>.REG | 0 | 8 | SRFF_Q

BUF_INSTANCE | DSACK_INT<1>.BUFOE | DSACK_INT<1> | 0 | 1 | 1
INPUT_NODE_TYPE | 0 | 10 | CTOR_UNKNOWN
SIGNAL | NODE | DSACK_INT<1>.TRST | 4860 | ? | 0 | 4096 | DSACK_INT<1> | NULL | NULL | DSACK_INT<1>.SI | 4 | 9 | MC_SI_TRST
SPPTERM | 1 | IV_FALSE | MY_CYCLE_or0000
OUTPUT_NODE_TYPE | 0 | 10 | BUF_OUT
NODE | DSACK_INT<1>.BUFOE.OUT | 4859 | ? | 0 | 0 | DSACK_INT<1> | NULL | NULL | DSACK_INT<1>.BUFOE | 0 | 10 | BUF_OUT

INPUT_INSTANCE | 0 | 0 | NULL | reset_IBUF | RAMCtrl_COPY_0_COPY_0 | 16 | 1 | 1
INPUT_NODE_TYPE | 0 | 5 | II_IN
NODE | reset | 4797 | PI | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | NULL | 0 | 100 | NOTYPE
OUTPUT_NODE_TYPE | 9 | 5 | II_FSRINV
NODE | FSR-IO_0 | 4672 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | reset_IBUF | 9 | 5 | II_FSRINV

INPUT_INSTANCE | 0 | 0 | NULL | RW_IBUF | RAMCtrl_COPY_0_COPY_0 | 16 | 1 | 1
INPUT_NODE_TYPE | 0 | 5 | II_IN
NODE | RW | 4798 | PI | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | NULL | 0 | 100 | NOTYPE
OUTPUT_NODE_TYPE | 0 | 5 | II_IMUX
NODE | RW_IBUF | 4675 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | RW_IBUF | 0 | 5 | II_IMUX

INPUT_INSTANCE | 0 | 0 | NULL | nDS_IBUF | RAMCtrl_COPY_0_COPY_0 | 16 | 1 | 1
INPUT_NODE_TYPE | 0 | 5 | II_IN
NODE | nDS | 4820 | PI | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | NULL | 0 | 100 | NOTYPE
OUTPUT_NODE_TYPE | 0 | 5 | II_IMUX
NODE | nDS_IBUF | 4724 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | nDS_IBUF | 0 | 5 | II_IMUX

MACROCELL_INSTANCE | Inv+PrldLow+OptxMapped | AUTO_CONFIG_DONE<0> | RAMCtrl_COPY_0_COPY_0 | 2155873536 | 8 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | AUTO_CONFIG_DONE<0> | 4673 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | AUTO_CONFIG_DONE<0>.Q | AUTO_CONFIG_DONE<0> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | $OpTx$FX_DC$18.UIM | 4786 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | $OpTx$FX_DC$18.Q | $OpTx$FX_DC$18 | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | RW_IBUF | 4675 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | RW_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | nAS_IBUF | 4700 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | nAS_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | nDS_IBUF | 4724 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | nDS_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | AUTO_CONFIG/AUTO_CONFIG_D2.UIM | 4793 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | AUTO_CONFIG/AUTO_CONFIG_D2.Q | AUTO_CONFIG/AUTO_CONFIG_D2 | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk_IBUF/FCLK | 4656 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | clk_IBUF | 3 | 5 | II_FCLK
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | FSR-IO_0 | 4672 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | reset_IBUF | 9 | 5 | II_FSRINV
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | AUTO_CONFIG_DONE<0> | 4673 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | AUTO_CONFIG_DONE<0>.Q | AUTO_CONFIG_DONE<0> | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | AUTO_CONFIG_DONE<0>.SI | AUTO_CONFIG_DONE<0> | 0 | 6 | 3
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | AUTO_CONFIG_DONE<0> | 4673 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | AUTO_CONFIG_DONE<0>.Q | AUTO_CONFIG_DONE<0> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | $OpTx$FX_DC$18.UIM | 4786 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | $OpTx$FX_DC$18.Q | $OpTx$FX_DC$18 | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | RW_IBUF | 4675 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | RW_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | nAS_IBUF | 4700 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | nAS_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | nDS_IBUF | 4724 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | nDS_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | AUTO_CONFIG/AUTO_CONFIG_D2.UIM | 4793 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | AUTO_CONFIG/AUTO_CONFIG_D2.Q | AUTO_CONFIG/AUTO_CONFIG_D2 | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | AUTO_CONFIG_DONE<0>.D1 | 4863 | ? | 0 | 4096 | AUTO_CONFIG_DONE<0> | NULL | NULL | AUTO_CONFIG_DONE<0>.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | AUTO_CONFIG_DONE<0>.D2 | 4864 | ? | 0 | 4096 | AUTO_CONFIG_DONE<0> | NULL | NULL | AUTO_CONFIG_DONE<0>.SI | 2 | 9 | MC_SI_D2
SPPTERM | 2 | IV_FALSE | AUTO_CONFIG_DONE<0> | IV_FALSE | $OpTx$FX_DC$18.UIM
OUTPUT_NODE_TYPE | 10 | 9 | MC_SI_CE
SIGNAL | NODE | AUTO_CONFIG_DONE<0>.CE | 4865 | ? | 0 | 4096 | AUTO_CONFIG_DONE<0> | NULL | NULL | AUTO_CONFIG_DONE<0>.SI | 10 | 9 | MC_SI_CE
SPPTERM | 5 | IV_FALSE | AUTO_CONFIG_DONE<0> | IV_FALSE | RW_IBUF | IV_FALSE | nAS_IBUF | IV_FALSE | nDS_IBUF | IV_TRUE | AUTO_CONFIG/AUTO_CONFIG_D2.UIM

SRFF_INSTANCE | AUTO_CONFIG_DONE<0>.REG | AUTO_CONFIG_DONE<0> | 0 | 4 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | AUTO_CONFIG_DONE<0>.D | 4862 | ? | 0 | 0 | AUTO_CONFIG_DONE<0> | NULL | NULL | AUTO_CONFIG_DONE<0>.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
NODE | clk_IBUF/FCLK | 4656 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | clk_IBUF | 3 | 5 | II_FCLK
INPUT_NODE_TYPE | 3 | 8 | SRFF_R
NODE | FSR-IO_0 | 4672 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | reset_IBUF | 9 | 5 | II_FSRINV
INPUT_NODE_TYPE | 4 | 8 | SRFF_CE
SIGNAL | NODE | AUTO_CONFIG_DONE<0>.CE | 4865 | ? | 0 | 4096 | AUTO_CONFIG_DONE<0> | NULL | NULL | AUTO_CONFIG_DONE<0>.SI | 10 | 9 | MC_SI_CE
SPPTERM | 5 | IV_FALSE | AUTO_CONFIG_DONE<0> | IV_FALSE | RW_IBUF | IV_FALSE | nAS_IBUF | IV_FALSE | nDS_IBUF | IV_TRUE | AUTO_CONFIG/AUTO_CONFIG_D2.UIM
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | AUTO_CONFIG_DONE<0>.Q | 4866 | ? | 0 | 0 | AUTO_CONFIG_DONE<0> | NULL | NULL | AUTO_CONFIG_DONE<0>.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | Inv+PrldLow+OptxMapped | AUTO_CONFIG_DONE<1> | RAMCtrl_COPY_0_COPY_0 | 2155873536 | 9 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | AUTO_CONFIG_DONE<1> | 4674 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | AUTO_CONFIG_DONE<1>.Q | AUTO_CONFIG_DONE<1> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | $OpTx$FX_DC$18.UIM | 4786 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | $OpTx$FX_DC$18.Q | $OpTx$FX_DC$18 | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | AUTO_CONFIG_DONE<0> | 4673 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | AUTO_CONFIG_DONE<0>.Q | AUTO_CONFIG_DONE<0> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | RW_IBUF | 4675 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | RW_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | nAS_IBUF | 4700 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | nAS_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | nDS_IBUF | 4724 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | nDS_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | AUTO_CONFIG/AUTO_CONFIG_D2.UIM | 4793 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | AUTO_CONFIG/AUTO_CONFIG_D2.Q | AUTO_CONFIG/AUTO_CONFIG_D2 | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk_IBUF/FCLK | 4656 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | clk_IBUF | 3 | 5 | II_FCLK
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | FSR-IO_0 | 4672 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | reset_IBUF | 9 | 5 | II_FSRINV
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | AUTO_CONFIG_DONE<1> | 4674 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | AUTO_CONFIG_DONE<1>.Q | AUTO_CONFIG_DONE<1> | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | AUTO_CONFIG_DONE<1>.SI | AUTO_CONFIG_DONE<1> | 0 | 7 | 3
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | AUTO_CONFIG_DONE<1> | 4674 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | AUTO_CONFIG_DONE<1>.Q | AUTO_CONFIG_DONE<1> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | $OpTx$FX_DC$18.UIM | 4786 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | $OpTx$FX_DC$18.Q | $OpTx$FX_DC$18 | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | AUTO_CONFIG_DONE<0> | 4673 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | AUTO_CONFIG_DONE<0>.Q | AUTO_CONFIG_DONE<0> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | RW_IBUF | 4675 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | RW_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | nAS_IBUF | 4700 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | nAS_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | nDS_IBUF | 4724 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | nDS_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | AUTO_CONFIG/AUTO_CONFIG_D2.UIM | 4793 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | AUTO_CONFIG/AUTO_CONFIG_D2.Q | AUTO_CONFIG/AUTO_CONFIG_D2 | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | AUTO_CONFIG_DONE<1>.D1 | 4868 | ? | 0 | 4096 | AUTO_CONFIG_DONE<1> | NULL | NULL | AUTO_CONFIG_DONE<1>.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | AUTO_CONFIG_DONE<1>.D2 | 4869 | ? | 0 | 4096 | AUTO_CONFIG_DONE<1> | NULL | NULL | AUTO_CONFIG_DONE<1>.SI | 2 | 9 | MC_SI_D2
SPPTERM | 2 | IV_FALSE | AUTO_CONFIG_DONE<1> | IV_FALSE | $OpTx$FX_DC$18.UIM
OUTPUT_NODE_TYPE | 10 | 9 | MC_SI_CE
SIGNAL | NODE | AUTO_CONFIG_DONE<1>.CE | 4870 | ? | 0 | 4096 | AUTO_CONFIG_DONE<1> | NULL | NULL | AUTO_CONFIG_DONE<1>.SI | 10 | 9 | MC_SI_CE
SPPTERM | 6 | IV_TRUE | AUTO_CONFIG_DONE<0> | IV_FALSE | AUTO_CONFIG_DONE<1> | IV_FALSE | RW_IBUF | IV_FALSE | nAS_IBUF | IV_FALSE | nDS_IBUF | IV_TRUE | AUTO_CONFIG/AUTO_CONFIG_D2.UIM

SRFF_INSTANCE | AUTO_CONFIG_DONE<1>.REG | AUTO_CONFIG_DONE<1> | 0 | 4 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | AUTO_CONFIG_DONE<1>.D | 4867 | ? | 0 | 0 | AUTO_CONFIG_DONE<1> | NULL | NULL | AUTO_CONFIG_DONE<1>.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
NODE | clk_IBUF/FCLK | 4656 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | clk_IBUF | 3 | 5 | II_FCLK
INPUT_NODE_TYPE | 3 | 8 | SRFF_R
NODE | FSR-IO_0 | 4672 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | reset_IBUF | 9 | 5 | II_FSRINV
INPUT_NODE_TYPE | 4 | 8 | SRFF_CE
SIGNAL | NODE | AUTO_CONFIG_DONE<1>.CE | 4870 | ? | 0 | 4096 | AUTO_CONFIG_DONE<1> | NULL | NULL | AUTO_CONFIG_DONE<1>.SI | 10 | 9 | MC_SI_CE
SPPTERM | 6 | IV_TRUE | AUTO_CONFIG_DONE<0> | IV_FALSE | AUTO_CONFIG_DONE<1> | IV_FALSE | RW_IBUF | IV_FALSE | nAS_IBUF | IV_FALSE | nDS_IBUF | IV_TRUE | AUTO_CONFIG/AUTO_CONFIG_D2.UIM
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | AUTO_CONFIG_DONE<1>.Q | 4871 | ? | 0 | 0 | AUTO_CONFIG_DONE<1> | NULL | NULL | AUTO_CONFIG_DONE<1>.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | Inv+PrldLow+OptxMapped | Mtrien_Dout | RAMCtrl_COPY_0_COPY_0 | 2155873536 | 5 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | RW_IBUF | 4675 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | RW_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | nAS_IBUF | 4700 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | nAS_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | AUTO_CONFIG/AUTO_CONFIG_D2.UIM | 4793 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | AUTO_CONFIG/AUTO_CONFIG_D2.Q | AUTO_CONFIG/AUTO_CONFIG_D2 | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk_IBUF/FCLK | 4656 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | clk_IBUF | 3 | 5 | II_FCLK
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | FSR-IO_0 | 4672 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | reset_IBUF | 9 | 5 | II_FSRINV
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | Mtrien_Dout | 4676 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | Mtrien_Dout.Q | Mtrien_Dout | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | Mtrien_Dout.SI | Mtrien_Dout | 0 | 3 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | RW_IBUF | 4675 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | RW_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | nAS_IBUF | 4700 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | nAS_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | AUTO_CONFIG/AUTO_CONFIG_D2.UIM | 4793 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | AUTO_CONFIG/AUTO_CONFIG_D2.Q | AUTO_CONFIG/AUTO_CONFIG_D2 | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | Mtrien_Dout.D1 | 4873 | ? | 0 | 4096 | Mtrien_Dout | NULL | NULL | Mtrien_Dout.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | Mtrien_Dout.D2 | 4874 | ? | 0 | 4096 | Mtrien_Dout | NULL | NULL | Mtrien_Dout.SI | 2 | 9 | MC_SI_D2
SPPTERM | 3 | IV_TRUE | RW_IBUF | IV_FALSE | nAS_IBUF | IV_TRUE | AUTO_CONFIG/AUTO_CONFIG_D2.UIM

SRFF_INSTANCE | Mtrien_Dout.REG | Mtrien_Dout | 0 | 3 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | Mtrien_Dout.D | 4872 | ? | 0 | 0 | Mtrien_Dout | NULL | NULL | Mtrien_Dout.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
NODE | clk_IBUF/FCLK | 4656 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | clk_IBUF | 3 | 5 | II_FCLK
INPUT_NODE_TYPE | 2 | 8 | SRFF_S
NODE | FSR-IO_0 | 4672 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | reset_IBUF | 9 | 5 | II_FSRINV
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | Mtrien_Dout.Q | 4875 | ? | 0 | 0 | Mtrien_Dout | NULL | NULL | Mtrien_Dout.REG | 0 | 8 | SRFF_Q

INPUT_INSTANCE | 0 | 0 | NULL | N44 | RAMCtrl_COPY_0_COPY_0 | 16 | 1 | 1
INPUT_NODE_TYPE | 0 | 5 | II_IN
NODE | D<3> | 4761 | PIPO | 0 | 64 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | D<3> | 0 | 6 | OI_OUT
OUTPUT_NODE_TYPE | 0 | 5 | II_IMUX
NODE | N44 | 4684 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | N44 | 0 | 5 | II_IMUX

MACROCELL_INSTANCE | Inv+PrldLow+OptxMapped | SHUT_UP<0> | RAMCtrl_COPY_0_COPY_0 | 2155873536 | 11 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | SHUT_UP<0> | 4677 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | SHUT_UP<0>.Q | SHUT_UP<0> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | $OpTx$FX_DC$18.UIM | 4786 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | $OpTx$FX_DC$18.Q | $OpTx$FX_DC$18 | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N44 | 4684 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | N44 | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | A_2_IBUF | 4711 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | A_2_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | AUTO_CONFIG_DONE<0> | 4673 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | AUTO_CONFIG_DONE<0>.Q | AUTO_CONFIG_DONE<0> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | RW_IBUF | 4675 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | RW_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | nAS_IBUF | 4700 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | nAS_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | nDS_IBUF | 4724 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | nDS_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | AUTO_CONFIG/AUTO_CONFIG_D2.UIM | 4793 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | AUTO_CONFIG/AUTO_CONFIG_D2.Q | AUTO_CONFIG/AUTO_CONFIG_D2 | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk_IBUF/FCLK | 4656 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | clk_IBUF | 3 | 5 | II_FCLK
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | FSR-IO_0 | 4672 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | reset_IBUF | 9 | 5 | II_FSRINV
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | SHUT_UP<0> | 4677 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | SHUT_UP<0>.Q | SHUT_UP<0> | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | SHUT_UP<0>.SI | SHUT_UP<0> | 0 | 9 | 3
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | SHUT_UP<0> | 4677 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | SHUT_UP<0>.Q | SHUT_UP<0> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | $OpTx$FX_DC$18.UIM | 4786 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | $OpTx$FX_DC$18.Q | $OpTx$FX_DC$18 | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N44 | 4684 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | N44 | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | A_2_IBUF | 4711 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | A_2_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | AUTO_CONFIG_DONE<0> | 4673 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | AUTO_CONFIG_DONE<0>.Q | AUTO_CONFIG_DONE<0> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | RW_IBUF | 4675 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | RW_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | nAS_IBUF | 4700 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | nAS_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | nDS_IBUF | 4724 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | nDS_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | AUTO_CONFIG/AUTO_CONFIG_D2.UIM | 4793 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | AUTO_CONFIG/AUTO_CONFIG_D2.Q | AUTO_CONFIG/AUTO_CONFIG_D2 | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | SHUT_UP<0>.D1 | 4877 | ? | 0 | 4096 | SHUT_UP<0> | NULL | NULL | SHUT_UP<0>.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | SHUT_UP<0>.D2 | 4878 | ? | 0 | 4096 | SHUT_UP<0> | NULL | NULL | SHUT_UP<0>.SI | 2 | 9 | MC_SI_D2
SPPTERM | 2 | IV_FALSE | SHUT_UP<0> | IV_FALSE | $OpTx$FX_DC$18.UIM
SPPTERM | 3 | IV_FALSE | N44 | IV_FALSE | A_2_IBUF | IV_TRUE | $OpTx$FX_DC$18.UIM
OUTPUT_NODE_TYPE | 10 | 9 | MC_SI_CE
SIGNAL | NODE | SHUT_UP<0>.CE | 4879 | ? | 0 | 4096 | SHUT_UP<0> | NULL | NULL | SHUT_UP<0>.SI | 10 | 9 | MC_SI_CE
SPPTERM | 5 | IV_FALSE | AUTO_CONFIG_DONE<0> | IV_FALSE | RW_IBUF | IV_FALSE | nAS_IBUF | IV_FALSE | nDS_IBUF | IV_TRUE | AUTO_CONFIG/AUTO_CONFIG_D2.UIM

SRFF_INSTANCE | SHUT_UP<0>.REG | SHUT_UP<0> | 0 | 4 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | SHUT_UP<0>.D | 4876 | ? | 0 | 0 | SHUT_UP<0> | NULL | NULL | SHUT_UP<0>.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
NODE | clk_IBUF/FCLK | 4656 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | clk_IBUF | 3 | 5 | II_FCLK
INPUT_NODE_TYPE | 2 | 8 | SRFF_S
NODE | FSR-IO_0 | 4672 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | reset_IBUF | 9 | 5 | II_FSRINV
INPUT_NODE_TYPE | 4 | 8 | SRFF_CE
SIGNAL | NODE | SHUT_UP<0>.CE | 4879 | ? | 0 | 4096 | SHUT_UP<0> | NULL | NULL | SHUT_UP<0>.SI | 10 | 9 | MC_SI_CE
SPPTERM | 5 | IV_FALSE | AUTO_CONFIG_DONE<0> | IV_FALSE | RW_IBUF | IV_FALSE | nAS_IBUF | IV_FALSE | nDS_IBUF | IV_TRUE | AUTO_CONFIG/AUTO_CONFIG_D2.UIM
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | SHUT_UP<0>.Q | 4880 | ? | 0 | 0 | SHUT_UP<0> | NULL | NULL | SHUT_UP<0>.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | Inv+PrldHigh+OptxMapped+Ce | IDE_DSACK_DELAY | RAMCtrl_COPY_0_COPY_0 | 2424308480 | 6 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | IDE_DSACK_DELAY | 4678 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | IDE_DSACK_DELAY.Q | IDE_DSACK_DELAY | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | nAS_IBUF | 4700 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | nAS_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | AUTO_CONFIG/AUTO_CONFIG_D2.UIM | 4793 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | AUTO_CONFIG/AUTO_CONFIG_D2.Q | AUTO_CONFIG/AUTO_CONFIG_D2 | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | $OpTx$FX_DC$24.UIM | 4794 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | $OpTx$FX_DC$24.Q | $OpTx$FX_DC$24 | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk_IBUF/FCLK- | 4657 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | clk_IBUF | 7 | 5 | II_FCLKINV
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | FSR-IO_0 | 4672 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | reset_IBUF | 9 | 5 | II_FSRINV
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | IDE_DSACK_DELAY | 4678 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | IDE_DSACK_DELAY.Q | IDE_DSACK_DELAY | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | IDE_DSACK_DELAY.SI | IDE_DSACK_DELAY | 0 | 4 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | IDE_DSACK_DELAY | 4678 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | IDE_DSACK_DELAY.Q | IDE_DSACK_DELAY | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | nAS_IBUF | 4700 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | nAS_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | AUTO_CONFIG/AUTO_CONFIG_D2.UIM | 4793 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | AUTO_CONFIG/AUTO_CONFIG_D2.Q | AUTO_CONFIG/AUTO_CONFIG_D2 | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | $OpTx$FX_DC$24.UIM | 4794 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | $OpTx$FX_DC$24.Q | $OpTx$FX_DC$24 | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | IDE_DSACK_DELAY.D1 | 4882 | ? | 0 | 4096 | IDE_DSACK_DELAY | NULL | NULL | IDE_DSACK_DELAY.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | IDE_DSACK_DELAY.D2 | 4883 | ? | 0 | 4096 | IDE_DSACK_DELAY | NULL | NULL | IDE_DSACK_DELAY.SI | 2 | 9 | MC_SI_D2
SPPTERM | 3 | IV_FALSE | IDE_DSACK_DELAY | IV_FALSE | nAS_IBUF | IV_TRUE | AUTO_CONFIG/AUTO_CONFIG_D2.UIM
SPPTERM | 3 | IV_FALSE | nAS_IBUF | IV_FALSE | AUTO_CONFIG/AUTO_CONFIG_D2.UIM | IV_TRUE | $OpTx$FX_DC$24.UIM

SRFF_INSTANCE | IDE_DSACK_DELAY.REG | IDE_DSACK_DELAY | 0 | 3 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | IDE_DSACK_DELAY.D | 4881 | ? | 0 | 0 | IDE_DSACK_DELAY | NULL | NULL | IDE_DSACK_DELAY.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
NODE | clk_IBUF/FCLK- | 4657 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | clk_IBUF | 7 | 5 | II_FCLKINV
INPUT_NODE_TYPE | 2 | 8 | SRFF_S
NODE | FSR-IO_0 | 4672 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | reset_IBUF | 9 | 5 | II_FSRINV
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | IDE_DSACK_DELAY.Q | 4884 | ? | 0 | 0 | IDE_DSACK_DELAY | NULL | NULL | IDE_DSACK_DELAY.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | PrldLow+OptxMapped | SHUT_UP<1> | RAMCtrl_COPY_0_COPY_0 | 2155873280 | 11 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | SHUT_UP<1> | 4679 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | SHUT_UP<1>.Q | SHUT_UP<1> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | $OpTx$FX_DC$18.UIM | 4786 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | $OpTx$FX_DC$18.Q | $OpTx$FX_DC$18 | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | A_2_IBUF | 4711 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | A_2_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | AUTO_CONFIG_DONE<0> | 4673 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | AUTO_CONFIG_DONE<0>.Q | AUTO_CONFIG_DONE<0> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | AUTO_CONFIG_DONE<1> | 4674 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | AUTO_CONFIG_DONE<1>.Q | AUTO_CONFIG_DONE<1> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | RW_IBUF | 4675 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | RW_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | nAS_IBUF | 4700 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | nAS_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | nDS_IBUF | 4724 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | nDS_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | AUTO_CONFIG/AUTO_CONFIG_D2.UIM | 4793 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | AUTO_CONFIG/AUTO_CONFIG_D2.Q | AUTO_CONFIG/AUTO_CONFIG_D2 | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk_IBUF/FCLK | 4656 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | clk_IBUF | 3 | 5 | II_FCLK
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | FSR-IO_0 | 4672 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | reset_IBUF | 9 | 5 | II_FSRINV
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | SHUT_UP<1> | 4679 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | SHUT_UP<1>.Q | SHUT_UP<1> | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | SHUT_UP<1>.SI | SHUT_UP<1> | 0 | 9 | 3
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | SHUT_UP<1> | 4679 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | SHUT_UP<1>.Q | SHUT_UP<1> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | $OpTx$FX_DC$18.UIM | 4786 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | $OpTx$FX_DC$18.Q | $OpTx$FX_DC$18 | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | A_2_IBUF | 4711 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | A_2_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | AUTO_CONFIG_DONE<0> | 4673 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | AUTO_CONFIG_DONE<0>.Q | AUTO_CONFIG_DONE<0> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | AUTO_CONFIG_DONE<1> | 4674 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | AUTO_CONFIG_DONE<1>.Q | AUTO_CONFIG_DONE<1> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | RW_IBUF | 4675 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | RW_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | nAS_IBUF | 4700 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | nAS_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | nDS_IBUF | 4724 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | nDS_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | AUTO_CONFIG/AUTO_CONFIG_D2.UIM | 4793 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | AUTO_CONFIG/AUTO_CONFIG_D2.Q | AUTO_CONFIG/AUTO_CONFIG_D2 | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | SHUT_UP<1>.D1 | 4886 | ? | 0 | 4096 | SHUT_UP<1> | NULL | NULL | SHUT_UP<1>.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | SHUT_UP<1>.D2 | 4887 | ? | 0 | 4096 | SHUT_UP<1> | NULL | NULL | SHUT_UP<1>.SI | 2 | 9 | MC_SI_D2
SPPTERM | 2 | IV_TRUE | SHUT_UP<1> | IV_FALSE | $OpTx$FX_DC$18.UIM
SPPTERM | 2 | IV_TRUE | A_2_IBUF | IV_TRUE | $OpTx$FX_DC$18.UIM
OUTPUT_NODE_TYPE | 10 | 9 | MC_SI_CE
SIGNAL | NODE | SHUT_UP<1>.CE | 4888 | ? | 0 | 4096 | SHUT_UP<1> | NULL | NULL | SHUT_UP<1>.SI | 10 | 9 | MC_SI_CE
SPPTERM | 6 | IV_TRUE | AUTO_CONFIG_DONE<0> | IV_FALSE | AUTO_CONFIG_DONE<1> | IV_FALSE | RW_IBUF | IV_FALSE | nAS_IBUF | IV_FALSE | nDS_IBUF | IV_TRUE | AUTO_CONFIG/AUTO_CONFIG_D2.UIM

SRFF_INSTANCE | SHUT_UP<1>.REG | SHUT_UP<1> | 0 | 4 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | SHUT_UP<1>.D | 4885 | ? | 0 | 0 | SHUT_UP<1> | NULL | NULL | SHUT_UP<1>.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
NODE | clk_IBUF/FCLK | 4656 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | clk_IBUF | 3 | 5 | II_FCLK
INPUT_NODE_TYPE | 2 | 8 | SRFF_S
NODE | FSR-IO_0 | 4672 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | reset_IBUF | 9 | 5 | II_FSRINV
INPUT_NODE_TYPE | 4 | 8 | SRFF_CE
SIGNAL | NODE | SHUT_UP<1>.CE | 4888 | ? | 0 | 4096 | SHUT_UP<1> | NULL | NULL | SHUT_UP<1>.SI | 10 | 9 | MC_SI_CE
SPPTERM | 6 | IV_TRUE | AUTO_CONFIG_DONE<0> | IV_FALSE | AUTO_CONFIG_DONE<1> | IV_FALSE | RW_IBUF | IV_FALSE | nAS_IBUF | IV_FALSE | nDS_IBUF | IV_TRUE | AUTO_CONFIG/AUTO_CONFIG_D2.UIM
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | SHUT_UP<1>.Q | 4889 | ? | 0 | 0 | SHUT_UP<1> | NULL | NULL | SHUT_UP<1>.REG | 0 | 8 | SRFF_Q

INPUT_INSTANCE | 0 | 0 | NULL | N46 | RAMCtrl_COPY_0_COPY_0 | 16 | 1 | 1
INPUT_NODE_TYPE | 0 | 5 | II_IN
NODE | D<1> | 4759 | PIPO | 0 | 64 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | D<1> | 0 | 6 | OI_OUT
OUTPUT_NODE_TYPE | 0 | 5 | II_IMUX
NODE | N46 | 4680 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | N46 | 0 | 5 | II_IMUX

MACROCELL_INSTANCE | PrldLow+OptxMapped | BASEADR<0> | RAMCtrl_COPY_0_COPY_0 | 2155873280 | 10 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N46 | 4680 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | N46 | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | AUTO_CONFIG_DONE<0> | 4673 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | AUTO_CONFIG_DONE<0>.Q | AUTO_CONFIG_DONE<0> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | RW_IBUF | 4675 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | RW_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | nAS_IBUF | 4700 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | nAS_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | A_2_IBUF | 4711 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | A_2_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | nDS_IBUF | 4724 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | nDS_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | $OpTx$FX_DC$18.UIM | 4786 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | $OpTx$FX_DC$18.Q | $OpTx$FX_DC$18 | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | AUTO_CONFIG/AUTO_CONFIG_D2.UIM | 4793 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | AUTO_CONFIG/AUTO_CONFIG_D2.Q | AUTO_CONFIG/AUTO_CONFIG_D2 | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk_IBUF/FCLK | 4656 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | clk_IBUF | 3 | 5 | II_FCLK
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | FSR-IO_0 | 4672 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | reset_IBUF | 9 | 5 | II_FSRINV
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | BASEADR<0> | 4681 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | BASEADR<0>.Q | BASEADR<0> | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | BASEADR<0>.SI | BASEADR<0> | 0 | 8 | 3
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N46 | 4680 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | N46 | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | AUTO_CONFIG_DONE<0> | 4673 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | AUTO_CONFIG_DONE<0>.Q | AUTO_CONFIG_DONE<0> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | RW_IBUF | 4675 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | RW_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | nAS_IBUF | 4700 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | nAS_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | A_2_IBUF | 4711 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | A_2_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | nDS_IBUF | 4724 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | nDS_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | $OpTx$FX_DC$18.UIM | 4786 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | $OpTx$FX_DC$18.Q | $OpTx$FX_DC$18 | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | AUTO_CONFIG/AUTO_CONFIG_D2.UIM | 4793 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | AUTO_CONFIG/AUTO_CONFIG_D2.Q | AUTO_CONFIG/AUTO_CONFIG_D2 | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | BASEADR<0>.D1 | 4891 | ? | 0 | 4096 | BASEADR<0> | NULL | NULL | BASEADR<0>.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | BASEADR<0>.D2 | 4892 | ? | 0 | 4096 | BASEADR<0> | NULL | NULL | BASEADR<0>.SI | 2 | 9 | MC_SI_D2
SPPTERM | 1 | IV_TRUE | N46
OUTPUT_NODE_TYPE | 10 | 9 | MC_SI_CE
SIGNAL | NODE | BASEADR<0>.CE | 4893 | ? | 0 | 4096 | BASEADR<0> | NULL | NULL | BASEADR<0>.SI | 10 | 9 | MC_SI_CE
SPPTERM | 7 | IV_FALSE | AUTO_CONFIG_DONE<0> | IV_FALSE | RW_IBUF | IV_FALSE | nAS_IBUF | IV_FALSE | A_2_IBUF | IV_FALSE | nDS_IBUF | IV_TRUE | $OpTx$FX_DC$18.UIM | IV_TRUE | AUTO_CONFIG/AUTO_CONFIG_D2.UIM

SRFF_INSTANCE | BASEADR<0>.REG | BASEADR<0> | 0 | 4 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | BASEADR<0>.D | 4890 | ? | 0 | 0 | BASEADR<0> | NULL | NULL | BASEADR<0>.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
NODE | clk_IBUF/FCLK | 4656 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | clk_IBUF | 3 | 5 | II_FCLK
INPUT_NODE_TYPE | 2 | 8 | SRFF_S
NODE | FSR-IO_0 | 4672 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | reset_IBUF | 9 | 5 | II_FSRINV
INPUT_NODE_TYPE | 4 | 8 | SRFF_CE
SIGNAL | NODE | BASEADR<0>.CE | 4893 | ? | 0 | 4096 | BASEADR<0> | NULL | NULL | BASEADR<0>.SI | 10 | 9 | MC_SI_CE
SPPTERM | 7 | IV_FALSE | AUTO_CONFIG_DONE<0> | IV_FALSE | RW_IBUF | IV_FALSE | nAS_IBUF | IV_FALSE | A_2_IBUF | IV_FALSE | nDS_IBUF | IV_TRUE | $OpTx$FX_DC$18.UIM | IV_TRUE | AUTO_CONFIG/AUTO_CONFIG_D2.UIM
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | BASEADR<0>.Q | 4894 | ? | 0 | 0 | BASEADR<0> | NULL | NULL | BASEADR<0>.REG | 0 | 8 | SRFF_Q

INPUT_INSTANCE | 0 | 0 | NULL | N45 | RAMCtrl_COPY_0_COPY_0 | 16 | 1 | 1
INPUT_NODE_TYPE | 0 | 5 | II_IN
NODE | D<2> | 4760 | PIPO | 0 | 64 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | D<2> | 0 | 6 | OI_OUT
OUTPUT_NODE_TYPE | 0 | 5 | II_IMUX
NODE | N45 | 4682 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | N45 | 0 | 5 | II_IMUX

MACROCELL_INSTANCE | PrldLow+OptxMapped | BASEADR<1> | RAMCtrl_COPY_0_COPY_0 | 2155873280 | 10 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N45 | 4682 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | N45 | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | AUTO_CONFIG_DONE<0> | 4673 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | AUTO_CONFIG_DONE<0>.Q | AUTO_CONFIG_DONE<0> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | RW_IBUF | 4675 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | RW_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | nAS_IBUF | 4700 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | nAS_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | A_2_IBUF | 4711 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | A_2_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | nDS_IBUF | 4724 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | nDS_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | $OpTx$FX_DC$18.UIM | 4786 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | $OpTx$FX_DC$18.Q | $OpTx$FX_DC$18 | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | AUTO_CONFIG/AUTO_CONFIG_D2.UIM | 4793 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | AUTO_CONFIG/AUTO_CONFIG_D2.Q | AUTO_CONFIG/AUTO_CONFIG_D2 | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk_IBUF/FCLK | 4656 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | clk_IBUF | 3 | 5 | II_FCLK
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | FSR-IO_0 | 4672 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | reset_IBUF | 9 | 5 | II_FSRINV
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | BASEADR<1> | 4683 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | BASEADR<1>.Q | BASEADR<1> | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | BASEADR<1>.SI | BASEADR<1> | 0 | 8 | 3
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N45 | 4682 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | N45 | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | AUTO_CONFIG_DONE<0> | 4673 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | AUTO_CONFIG_DONE<0>.Q | AUTO_CONFIG_DONE<0> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | RW_IBUF | 4675 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | RW_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | nAS_IBUF | 4700 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | nAS_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | A_2_IBUF | 4711 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | A_2_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | nDS_IBUF | 4724 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | nDS_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | $OpTx$FX_DC$18.UIM | 4786 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | $OpTx$FX_DC$18.Q | $OpTx$FX_DC$18 | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | AUTO_CONFIG/AUTO_CONFIG_D2.UIM | 4793 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | AUTO_CONFIG/AUTO_CONFIG_D2.Q | AUTO_CONFIG/AUTO_CONFIG_D2 | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | BASEADR<1>.D1 | 4896 | ? | 0 | 4096 | BASEADR<1> | NULL | NULL | BASEADR<1>.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | BASEADR<1>.D2 | 4897 | ? | 0 | 4096 | BASEADR<1> | NULL | NULL | BASEADR<1>.SI | 2 | 9 | MC_SI_D2
SPPTERM | 1 | IV_TRUE | N45
OUTPUT_NODE_TYPE | 10 | 9 | MC_SI_CE
SIGNAL | NODE | BASEADR<1>.CE | 4898 | ? | 0 | 4096 | BASEADR<1> | NULL | NULL | BASEADR<1>.SI | 10 | 9 | MC_SI_CE
SPPTERM | 7 | IV_FALSE | AUTO_CONFIG_DONE<0> | IV_FALSE | RW_IBUF | IV_FALSE | nAS_IBUF | IV_FALSE | A_2_IBUF | IV_FALSE | nDS_IBUF | IV_TRUE | $OpTx$FX_DC$18.UIM | IV_TRUE | AUTO_CONFIG/AUTO_CONFIG_D2.UIM

SRFF_INSTANCE | BASEADR<1>.REG | BASEADR<1> | 0 | 4 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | BASEADR<1>.D | 4895 | ? | 0 | 0 | BASEADR<1> | NULL | NULL | BASEADR<1>.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
NODE | clk_IBUF/FCLK | 4656 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | clk_IBUF | 3 | 5 | II_FCLK
INPUT_NODE_TYPE | 3 | 8 | SRFF_R
NODE | FSR-IO_0 | 4672 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | reset_IBUF | 9 | 5 | II_FSRINV
INPUT_NODE_TYPE | 4 | 8 | SRFF_CE
SIGNAL | NODE | BASEADR<1>.CE | 4898 | ? | 0 | 4096 | BASEADR<1> | NULL | NULL | BASEADR<1>.SI | 10 | 9 | MC_SI_CE
SPPTERM | 7 | IV_FALSE | AUTO_CONFIG_DONE<0> | IV_FALSE | RW_IBUF | IV_FALSE | nAS_IBUF | IV_FALSE | A_2_IBUF | IV_FALSE | nDS_IBUF | IV_TRUE | $OpTx$FX_DC$18.UIM | IV_TRUE | AUTO_CONFIG/AUTO_CONFIG_D2.UIM
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | BASEADR<1>.Q | 4899 | ? | 0 | 0 | BASEADR<1> | NULL | NULL | BASEADR<1>.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | PrldLow+OptxMapped | BASEADR<2> | RAMCtrl_COPY_0_COPY_0 | 2155873280 | 10 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N44 | 4684 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | N44 | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | AUTO_CONFIG_DONE<0> | 4673 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | AUTO_CONFIG_DONE<0>.Q | AUTO_CONFIG_DONE<0> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | RW_IBUF | 4675 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | RW_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | nAS_IBUF | 4700 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | nAS_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | A_2_IBUF | 4711 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | A_2_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | nDS_IBUF | 4724 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | nDS_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | $OpTx$FX_DC$18.UIM | 4786 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | $OpTx$FX_DC$18.Q | $OpTx$FX_DC$18 | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | AUTO_CONFIG/AUTO_CONFIG_D2.UIM | 4793 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | AUTO_CONFIG/AUTO_CONFIG_D2.Q | AUTO_CONFIG/AUTO_CONFIG_D2 | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk_IBUF/FCLK | 4656 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | clk_IBUF | 3 | 5 | II_FCLK
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | FSR-IO_0 | 4672 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | reset_IBUF | 9 | 5 | II_FSRINV
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | BASEADR<2> | 4685 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | BASEADR<2>.Q | BASEADR<2> | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | BASEADR<2>.SI | BASEADR<2> | 0 | 8 | 3
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N44 | 4684 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | N44 | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | AUTO_CONFIG_DONE<0> | 4673 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | AUTO_CONFIG_DONE<0>.Q | AUTO_CONFIG_DONE<0> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | RW_IBUF | 4675 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | RW_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | nAS_IBUF | 4700 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | nAS_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | A_2_IBUF | 4711 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | A_2_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | nDS_IBUF | 4724 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | nDS_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | $OpTx$FX_DC$18.UIM | 4786 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | $OpTx$FX_DC$18.Q | $OpTx$FX_DC$18 | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | AUTO_CONFIG/AUTO_CONFIG_D2.UIM | 4793 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | AUTO_CONFIG/AUTO_CONFIG_D2.Q | AUTO_CONFIG/AUTO_CONFIG_D2 | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | BASEADR<2>.D1 | 4901 | ? | 0 | 4096 | BASEADR<2> | NULL | NULL | BASEADR<2>.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | BASEADR<2>.D2 | 4902 | ? | 0 | 4096 | BASEADR<2> | NULL | NULL | BASEADR<2>.SI | 2 | 9 | MC_SI_D2
SPPTERM | 1 | IV_TRUE | N44
OUTPUT_NODE_TYPE | 10 | 9 | MC_SI_CE
SIGNAL | NODE | BASEADR<2>.CE | 4903 | ? | 0 | 4096 | BASEADR<2> | NULL | NULL | BASEADR<2>.SI | 10 | 9 | MC_SI_CE
SPPTERM | 7 | IV_FALSE | AUTO_CONFIG_DONE<0> | IV_FALSE | RW_IBUF | IV_FALSE | nAS_IBUF | IV_FALSE | A_2_IBUF | IV_FALSE | nDS_IBUF | IV_TRUE | $OpTx$FX_DC$18.UIM | IV_TRUE | AUTO_CONFIG/AUTO_CONFIG_D2.UIM

SRFF_INSTANCE | BASEADR<2>.REG | BASEADR<2> | 0 | 4 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | BASEADR<2>.D | 4900 | ? | 0 | 0 | BASEADR<2> | NULL | NULL | BASEADR<2>.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
NODE | clk_IBUF/FCLK | 4656 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | clk_IBUF | 3 | 5 | II_FCLK
INPUT_NODE_TYPE | 3 | 8 | SRFF_R
NODE | FSR-IO_0 | 4672 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | reset_IBUF | 9 | 5 | II_FSRINV
INPUT_NODE_TYPE | 4 | 8 | SRFF_CE
SIGNAL | NODE | BASEADR<2>.CE | 4903 | ? | 0 | 4096 | BASEADR<2> | NULL | NULL | BASEADR<2>.SI | 10 | 9 | MC_SI_CE
SPPTERM | 7 | IV_FALSE | AUTO_CONFIG_DONE<0> | IV_FALSE | RW_IBUF | IV_FALSE | nAS_IBUF | IV_FALSE | A_2_IBUF | IV_FALSE | nDS_IBUF | IV_TRUE | $OpTx$FX_DC$18.UIM | IV_TRUE | AUTO_CONFIG/AUTO_CONFIG_D2.UIM
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | BASEADR<2>.Q | 4904 | ? | 0 | 0 | BASEADR<2> | NULL | NULL | BASEADR<2>.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | PrldLow+OptxMapped | BASEADR_4MB<0> | RAMCtrl_COPY_0_COPY_0 | 2155873280 | 11 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N46 | 4680 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | N46 | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N44 | 4684 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | N44 | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | AUTO_CONFIG_DONE<0> | 4673 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | AUTO_CONFIG_DONE<0>.Q | AUTO_CONFIG_DONE<0> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | RW_IBUF | 4675 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | RW_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | nAS_IBUF | 4700 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | nAS_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | A_2_IBUF | 4711 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | A_2_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | nDS_IBUF | 4724 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | nDS_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | $OpTx$FX_DC$18.UIM | 4786 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | $OpTx$FX_DC$18.Q | $OpTx$FX_DC$18 | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | AUTO_CONFIG/AUTO_CONFIG_D2.UIM | 4793 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | AUTO_CONFIG/AUTO_CONFIG_D2.Q | AUTO_CONFIG/AUTO_CONFIG_D2 | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk_IBUF/FCLK | 4656 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | clk_IBUF | 3 | 5 | II_FCLK
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | FSR-IO_0 | 4672 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | reset_IBUF | 9 | 5 | II_FSRINV
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | BASEADR_4MB<0> | 4686 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | BASEADR_4MB<0>.Q | BASEADR_4MB<0> | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | BASEADR_4MB<0>.SI | BASEADR_4MB<0> | 0 | 9 | 3
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N46 | 4680 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | N46 | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N44 | 4684 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | N44 | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | AUTO_CONFIG_DONE<0> | 4673 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | AUTO_CONFIG_DONE<0>.Q | AUTO_CONFIG_DONE<0> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | RW_IBUF | 4675 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | RW_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | nAS_IBUF | 4700 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | nAS_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | A_2_IBUF | 4711 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | A_2_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | nDS_IBUF | 4724 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | nDS_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | $OpTx$FX_DC$18.UIM | 4786 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | $OpTx$FX_DC$18.Q | $OpTx$FX_DC$18 | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | AUTO_CONFIG/AUTO_CONFIG_D2.UIM | 4793 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | AUTO_CONFIG/AUTO_CONFIG_D2.Q | AUTO_CONFIG/AUTO_CONFIG_D2 | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | BASEADR_4MB<0>.D1 | 4906 | ? | 0 | 4096 | BASEADR_4MB<0> | NULL | NULL | BASEADR_4MB<0>.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | BASEADR_4MB<0>.D2 | 4907 | ? | 0 | 4096 | BASEADR_4MB<0> | NULL | NULL | BASEADR_4MB<0>.SI | 2 | 9 | MC_SI_D2
SPPTERM | 2 | IV_FALSE | N46 | IV_FALSE | N44
OUTPUT_NODE_TYPE | 10 | 9 | MC_SI_CE
SIGNAL | NODE | BASEADR_4MB<0>.CE | 4908 | ? | 0 | 4096 | BASEADR_4MB<0> | NULL | NULL | BASEADR_4MB<0>.SI | 10 | 9 | MC_SI_CE
SPPTERM | 7 | IV_FALSE | AUTO_CONFIG_DONE<0> | IV_FALSE | RW_IBUF | IV_FALSE | nAS_IBUF | IV_FALSE | A_2_IBUF | IV_FALSE | nDS_IBUF | IV_TRUE | $OpTx$FX_DC$18.UIM | IV_TRUE | AUTO_CONFIG/AUTO_CONFIG_D2.UIM

SRFF_INSTANCE | BASEADR_4MB<0>.REG | BASEADR_4MB<0> | 0 | 4 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | BASEADR_4MB<0>.D | 4905 | ? | 0 | 0 | BASEADR_4MB<0> | NULL | NULL | BASEADR_4MB<0>.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
NODE | clk_IBUF/FCLK | 4656 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | clk_IBUF | 3 | 5 | II_FCLK
INPUT_NODE_TYPE | 3 | 8 | SRFF_R
NODE | FSR-IO_0 | 4672 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | reset_IBUF | 9 | 5 | II_FSRINV
INPUT_NODE_TYPE | 4 | 8 | SRFF_CE
SIGNAL | NODE | BASEADR_4MB<0>.CE | 4908 | ? | 0 | 4096 | BASEADR_4MB<0> | NULL | NULL | BASEADR_4MB<0>.SI | 10 | 9 | MC_SI_CE
SPPTERM | 7 | IV_FALSE | AUTO_CONFIG_DONE<0> | IV_FALSE | RW_IBUF | IV_FALSE | nAS_IBUF | IV_FALSE | A_2_IBUF | IV_FALSE | nDS_IBUF | IV_TRUE | $OpTx$FX_DC$18.UIM | IV_TRUE | AUTO_CONFIG/AUTO_CONFIG_D2.UIM
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | BASEADR_4MB<0>.Q | 4909 | ? | 0 | 0 | BASEADR_4MB<0> | NULL | NULL | BASEADR_4MB<0>.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | PrldLow+OptxMapped | BASEADR_4MB<1> | RAMCtrl_COPY_0_COPY_0 | 2155873280 | 14 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N46 | 4680 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | N46 | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N45 | 4682 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | N45 | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N44 | 4684 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | N44 | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | AUTO_CONFIG_DONE<0> | 4673 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | AUTO_CONFIG_DONE<0>.Q | AUTO_CONFIG_DONE<0> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | RW_IBUF | 4675 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | RW_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | nAS_IBUF | 4700 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | nAS_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | A_2_IBUF | 4711 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | A_2_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | nDS_IBUF | 4724 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | nDS_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | $OpTx$FX_DC$18.UIM | 4786 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | $OpTx$FX_DC$18.Q | $OpTx$FX_DC$18 | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | AUTO_CONFIG/AUTO_CONFIG_D2.UIM | 4793 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | AUTO_CONFIG/AUTO_CONFIG_D2.Q | AUTO_CONFIG/AUTO_CONFIG_D2 | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk_IBUF/FCLK | 4656 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | clk_IBUF | 3 | 5 | II_FCLK
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | FSR-IO_0 | 4672 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | reset_IBUF | 9 | 5 | II_FSRINV
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | IDE_BASEADR<1> | 4692 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | IDE_BASEADR<1>.Q | IDE_BASEADR<1> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | A_17_IBUF | 4713 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | A_17_IBUF | 0 | 5 | II_IMUX
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | BASEADR_4MB<1> | 4687 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | BASEADR_4MB<1>.Q | BASEADR_4MB<1> | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 4 | 0 | MC_EXPORT
NODE | BASEADR_4MB<1>.EXP | 5140 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | BASEADR_4MB<1>.EXP | BASEADR_4MB<1> | 4 | 0 | MC_EXPORT

SIGNAL_INSTANCE | BASEADR_4MB<1>.SI | BASEADR_4MB<1> | 0 | 12 | 4
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N46 | 4680 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | N46 | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N45 | 4682 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | N45 | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N44 | 4684 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | N44 | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | AUTO_CONFIG_DONE<0> | 4673 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | AUTO_CONFIG_DONE<0>.Q | AUTO_CONFIG_DONE<0> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | RW_IBUF | 4675 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | RW_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | nAS_IBUF | 4700 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | nAS_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | A_2_IBUF | 4711 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | A_2_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | nDS_IBUF | 4724 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | nDS_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | $OpTx$FX_DC$18.UIM | 4786 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | $OpTx$FX_DC$18.Q | $OpTx$FX_DC$18 | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | AUTO_CONFIG/AUTO_CONFIG_D2.UIM | 4793 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | AUTO_CONFIG/AUTO_CONFIG_D2.Q | AUTO_CONFIG/AUTO_CONFIG_D2 | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | IDE_BASEADR<1> | 4692 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | IDE_BASEADR<1>.Q | IDE_BASEADR<1> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | A_17_IBUF | 4713 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | A_17_IBUF | 0 | 5 | II_IMUX
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | BASEADR_4MB<1>.D1 | 4911 | ? | 0 | 4096 | BASEADR_4MB<1> | NULL | NULL | BASEADR_4MB<1>.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | BASEADR_4MB<1>.D2 | 4912 | ? | 0 | 4096 | BASEADR_4MB<1> | NULL | NULL | BASEADR_4MB<1>.SI | 2 | 9 | MC_SI_D2
SPPTERM | 3 | IV_TRUE | N46 | IV_FALSE | N45 | IV_FALSE | N44
SPPTERM | 3 | IV_FALSE | N46 | IV_TRUE | N45 | IV_FALSE | N44
OUTPUT_NODE_TYPE | 7 | 9 | MC_SI_EXPORT
SIGNAL | NODE | BASEADR_4MB<1>.EXP | 5135 | ? | 0 | 0 | BASEADR_4MB<1> | NULL | NULL | BASEADR_4MB<1>.SI | 7 | 9 | MC_SI_EXPORT
SPPTERM | 2 | IV_TRUE | IDE_BASEADR<1> | IV_FALSE | A_17_IBUF
SPPTERM | 2 | IV_FALSE | IDE_BASEADR<1> | IV_TRUE | A_17_IBUF
OUTPUT_NODE_TYPE | 10 | 9 | MC_SI_CE
SIGNAL | NODE | BASEADR_4MB<1>.CE | 4913 | ? | 0 | 4096 | BASEADR_4MB<1> | NULL | NULL | BASEADR_4MB<1>.SI | 10 | 9 | MC_SI_CE
SPPTERM | 7 | IV_FALSE | AUTO_CONFIG_DONE<0> | IV_FALSE | RW_IBUF | IV_FALSE | nAS_IBUF | IV_FALSE | A_2_IBUF | IV_FALSE | nDS_IBUF | IV_TRUE | $OpTx$FX_DC$18.UIM | IV_TRUE | AUTO_CONFIG/AUTO_CONFIG_D2.UIM

SRFF_INSTANCE | BASEADR_4MB<1>.REG | BASEADR_4MB<1> | 0 | 4 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | BASEADR_4MB<1>.D | 4910 | ? | 0 | 0 | BASEADR_4MB<1> | NULL | NULL | BASEADR_4MB<1>.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
NODE | clk_IBUF/FCLK | 4656 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | clk_IBUF | 3 | 5 | II_FCLK
INPUT_NODE_TYPE | 2 | 8 | SRFF_S
NODE | FSR-IO_0 | 4672 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | reset_IBUF | 9 | 5 | II_FSRINV
INPUT_NODE_TYPE | 4 | 8 | SRFF_CE
SIGNAL | NODE | BASEADR_4MB<1>.CE | 4913 | ? | 0 | 4096 | BASEADR_4MB<1> | NULL | NULL | BASEADR_4MB<1>.SI | 10 | 9 | MC_SI_CE
SPPTERM | 7 | IV_FALSE | AUTO_CONFIG_DONE<0> | IV_FALSE | RW_IBUF | IV_FALSE | nAS_IBUF | IV_FALSE | A_2_IBUF | IV_FALSE | nDS_IBUF | IV_TRUE | $OpTx$FX_DC$18.UIM | IV_TRUE | AUTO_CONFIG/AUTO_CONFIG_D2.UIM
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | BASEADR_4MB<1>.Q | 4914 | ? | 0 | 0 | BASEADR_4MB<1> | NULL | NULL | BASEADR_4MB<1>.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | PrldLow+OptxMapped | BASEADR_4MB<2> | RAMCtrl_COPY_0_COPY_0 | 2155873280 | 12 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N46 | 4680 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | N46 | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N45 | 4682 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | N45 | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N44 | 4684 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | N44 | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | AUTO_CONFIG_DONE<0> | 4673 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | AUTO_CONFIG_DONE<0>.Q | AUTO_CONFIG_DONE<0> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | RW_IBUF | 4675 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | RW_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | nAS_IBUF | 4700 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | nAS_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | A_2_IBUF | 4711 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | A_2_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | nDS_IBUF | 4724 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | nDS_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | $OpTx$FX_DC$18.UIM | 4786 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | $OpTx$FX_DC$18.Q | $OpTx$FX_DC$18 | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | AUTO_CONFIG/AUTO_CONFIG_D2.UIM | 4793 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | AUTO_CONFIG/AUTO_CONFIG_D2.Q | AUTO_CONFIG/AUTO_CONFIG_D2 | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk_IBUF/FCLK | 4656 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | clk_IBUF | 3 | 5 | II_FCLK
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | FSR-IO_0 | 4672 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | reset_IBUF | 9 | 5 | II_FSRINV
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | BASEADR_4MB<2> | 4688 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | BASEADR_4MB<2>.Q | BASEADR_4MB<2> | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | BASEADR_4MB<2>.SI | BASEADR_4MB<2> | 0 | 10 | 3
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N46 | 4680 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | N46 | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N45 | 4682 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | N45 | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N44 | 4684 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | N44 | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | AUTO_CONFIG_DONE<0> | 4673 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | AUTO_CONFIG_DONE<0>.Q | AUTO_CONFIG_DONE<0> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | RW_IBUF | 4675 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | RW_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | nAS_IBUF | 4700 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | nAS_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | A_2_IBUF | 4711 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | A_2_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | nDS_IBUF | 4724 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | nDS_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | $OpTx$FX_DC$18.UIM | 4786 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | $OpTx$FX_DC$18.Q | $OpTx$FX_DC$18 | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | AUTO_CONFIG/AUTO_CONFIG_D2.UIM | 4793 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | AUTO_CONFIG/AUTO_CONFIG_D2.Q | AUTO_CONFIG/AUTO_CONFIG_D2 | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | BASEADR_4MB<2>.D1 | 4916 | ? | 0 | 4096 | BASEADR_4MB<2> | NULL | NULL | BASEADR_4MB<2>.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | BASEADR_4MB<2>.D2 | 4917 | ? | 0 | 4096 | BASEADR_4MB<2> | NULL | NULL | BASEADR_4MB<2>.SI | 2 | 9 | MC_SI_D2
SPPTERM | 3 | IV_TRUE | N46 | IV_TRUE | N45 | IV_FALSE | N44
OUTPUT_NODE_TYPE | 10 | 9 | MC_SI_CE
SIGNAL | NODE | BASEADR_4MB<2>.CE | 4918 | ? | 0 | 4096 | BASEADR_4MB<2> | NULL | NULL | BASEADR_4MB<2>.SI | 10 | 9 | MC_SI_CE
SPPTERM | 7 | IV_FALSE | AUTO_CONFIG_DONE<0> | IV_FALSE | RW_IBUF | IV_FALSE | nAS_IBUF | IV_FALSE | A_2_IBUF | IV_FALSE | nDS_IBUF | IV_TRUE | $OpTx$FX_DC$18.UIM | IV_TRUE | AUTO_CONFIG/AUTO_CONFIG_D2.UIM

SRFF_INSTANCE | BASEADR_4MB<2>.REG | BASEADR_4MB<2> | 0 | 4 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | BASEADR_4MB<2>.D | 4915 | ? | 0 | 0 | BASEADR_4MB<2> | NULL | NULL | BASEADR_4MB<2>.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
NODE | clk_IBUF/FCLK | 4656 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | clk_IBUF | 3 | 5 | II_FCLK
INPUT_NODE_TYPE | 3 | 8 | SRFF_R
NODE | FSR-IO_0 | 4672 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | reset_IBUF | 9 | 5 | II_FSRINV
INPUT_NODE_TYPE | 4 | 8 | SRFF_CE
SIGNAL | NODE | BASEADR_4MB<2>.CE | 4918 | ? | 0 | 4096 | BASEADR_4MB<2> | NULL | NULL | BASEADR_4MB<2>.SI | 10 | 9 | MC_SI_CE
SPPTERM | 7 | IV_FALSE | AUTO_CONFIG_DONE<0> | IV_FALSE | RW_IBUF | IV_FALSE | nAS_IBUF | IV_FALSE | A_2_IBUF | IV_FALSE | nDS_IBUF | IV_TRUE | $OpTx$FX_DC$18.UIM | IV_TRUE | AUTO_CONFIG/AUTO_CONFIG_D2.UIM
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | BASEADR_4MB<2>.Q | 4919 | ? | 0 | 0 | BASEADR_4MB<2> | NULL | NULL | BASEADR_4MB<2>.REG | 0 | 8 | SRFF_Q

INPUT_INSTANCE | 0 | 0 | NULL | IDE_WAIT_IBUF | RAMCtrl_COPY_0_COPY_0 | 16 | 1 | 1
INPUT_NODE_TYPE | 0 | 5 | II_IN
NODE | IDE_WAIT | 4822 | PI | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | NULL | 0 | 100 | NOTYPE
OUTPUT_NODE_TYPE | 0 | 5 | II_IMUX
NODE | IDE_WAIT_IBUF | 4726 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | IDE_WAIT_IBUF | 0 | 5 | II_IMUX

MACROCELL_INSTANCE | PrldHigh+OptxMapped+Ce | DSACK_16BIT | RAMCtrl_COPY_0_COPY_0 | 2424308224 | 10 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | nAS_IBUF | 4700 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | nAS_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | AUTO_CONFIG/AUTO_CONFIG_D2.UIM | 4793 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | AUTO_CONFIG/AUTO_CONFIG_D2.Q | AUTO_CONFIG/AUTO_CONFIG_D2 | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | $OpTx$FX_DC$24.UIM | 4794 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | $OpTx$FX_DC$24.Q | $OpTx$FX_DC$24 | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | RW_IBUF | 4675 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | RW_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DSACK_16BIT | 4689 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | DSACK_16BIT.Q | DSACK_16BIT | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | IDE_ENABLE | 4703 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | IDE_ENABLE.Q | IDE_ENABLE | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | IDE_DSACK_DELAY | 4678 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | IDE_DSACK_DELAY.Q | IDE_DSACK_DELAY | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | IDE_WAIT_IBUF | 4726 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | IDE_WAIT_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk_IBUF/FCLK- | 4657 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | clk_IBUF | 7 | 5 | II_FCLKINV
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | FSR-IO_0 | 4672 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | reset_IBUF | 9 | 5 | II_FSRINV
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | DSACK_16BIT | 4689 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | DSACK_16BIT.Q | DSACK_16BIT | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | DSACK_16BIT.SI | DSACK_16BIT | 0 | 8 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | nAS_IBUF | 4700 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | nAS_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | AUTO_CONFIG/AUTO_CONFIG_D2.UIM | 4793 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | AUTO_CONFIG/AUTO_CONFIG_D2.Q | AUTO_CONFIG/AUTO_CONFIG_D2 | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | $OpTx$FX_DC$24.UIM | 4794 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | $OpTx$FX_DC$24.Q | $OpTx$FX_DC$24 | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | RW_IBUF | 4675 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | RW_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DSACK_16BIT | 4689 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | DSACK_16BIT.Q | DSACK_16BIT | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | IDE_ENABLE | 4703 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | IDE_ENABLE.Q | IDE_ENABLE | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | IDE_DSACK_DELAY | 4678 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | IDE_DSACK_DELAY.Q | IDE_DSACK_DELAY | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | IDE_WAIT_IBUF | 4726 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | IDE_WAIT_IBUF | 0 | 5 | II_IMUX
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | DSACK_16BIT.D1 | 4921 | ? | 0 | 4096 | DSACK_16BIT | NULL | NULL | DSACK_16BIT.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | DSACK_16BIT.D2 | 4922 | ? | 0 | 4096 | DSACK_16BIT | NULL | NULL | DSACK_16BIT.SI | 2 | 9 | MC_SI_D2
SPPTERM | 1 | IV_TRUE | nAS_IBUF
SPPTERM | 2 | IV_FALSE | AUTO_CONFIG/AUTO_CONFIG_D2.UIM | IV_FALSE | $OpTx$FX_DC$24.UIM
SPPTERM | 4 | IV_TRUE | RW_IBUF | IV_TRUE | IDE_DSACK_DELAY | IV_FALSE | IDE_ENABLE | IV_FALSE | AUTO_CONFIG/AUTO_CONFIG_D2.UIM
SPPTERM | 4 | IV_FALSE | RW_IBUF | IV_TRUE | DSACK_16BIT | IV_FALSE | IDE_ENABLE | IV_FALSE | AUTO_CONFIG/AUTO_CONFIG_D2.UIM
SPPTERM | 4 | IV_TRUE | DSACK_16BIT | IV_TRUE | IDE_ENABLE | IV_FALSE | IDE_WAIT_IBUF | IV_FALSE | AUTO_CONFIG/AUTO_CONFIG_D2.UIM

SRFF_INSTANCE | DSACK_16BIT.REG | DSACK_16BIT | 0 | 3 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | DSACK_16BIT.D | 4920 | ? | 0 | 0 | DSACK_16BIT | NULL | NULL | DSACK_16BIT.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
NODE | clk_IBUF/FCLK- | 4657 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | clk_IBUF | 7 | 5 | II_FCLKINV
INPUT_NODE_TYPE | 2 | 8 | SRFF_S
NODE | FSR-IO_0 | 4672 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | reset_IBUF | 9 | 5 | II_FSRINV
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | DSACK_16BIT.Q | 4923 | ? | 0 | 0 | DSACK_16BIT | NULL | NULL | DSACK_16BIT.REG | 0 | 8 | SRFF_Q

INPUT_INSTANCE | 0 | 0 | NULL | N47 | RAMCtrl_COPY_0_COPY_0 | 16 | 1 | 1
INPUT_NODE_TYPE | 0 | 5 | II_IN
NODE | D<0> | 4758 | PIPO | 0 | 64 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | D<0> | 0 | 6 | OI_OUT
OUTPUT_NODE_TYPE | 0 | 5 | II_IMUX
NODE | N47 | 4690 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | N47 | 0 | 5 | II_IMUX

MACROCELL_INSTANCE | PrldLow+OptxMapped | IDE_BASEADR<0> | RAMCtrl_COPY_0_COPY_0 | 2155873280 | 16 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N47 | 4690 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | N47 | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | AUTO_CONFIG_DONE<0> | 4673 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | AUTO_CONFIG_DONE<0>.Q | AUTO_CONFIG_DONE<0> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | AUTO_CONFIG_DONE<1> | 4674 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | AUTO_CONFIG_DONE<1>.Q | AUTO_CONFIG_DONE<1> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | RW_IBUF | 4675 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | RW_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | nAS_IBUF | 4700 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | nAS_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | A_1_IBUF | 4704 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | A_1_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | A_4_IBUF | 4705 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | A_4_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | A_6_IBUF | 4706 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | A_6_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | A_5_IBUF | 4707 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | A_5_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | A_0_IBUF | 4710 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | A_0_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | A_2_IBUF | 4711 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | A_2_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | nDS_IBUF | 4724 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | nDS_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | A_3_IBUF | 4725 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | A_3_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | AUTO_CONFIG/AUTO_CONFIG_D2.UIM | 4793 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | AUTO_CONFIG/AUTO_CONFIG_D2.Q | AUTO_CONFIG/AUTO_CONFIG_D2 | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk_IBUF/FCLK | 4656 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | clk_IBUF | 3 | 5 | II_FCLK
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | FSR-IO_0 | 4672 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | reset_IBUF | 9 | 5 | II_FSRINV
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | IDE_BASEADR<0> | 4691 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | IDE_BASEADR<0>.Q | IDE_BASEADR<0> | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | IDE_BASEADR<0>.SI | IDE_BASEADR<0> | 0 | 14 | 3
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N47 | 4690 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | N47 | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | AUTO_CONFIG_DONE<0> | 4673 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | AUTO_CONFIG_DONE<0>.Q | AUTO_CONFIG_DONE<0> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | AUTO_CONFIG_DONE<1> | 4674 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | AUTO_CONFIG_DONE<1>.Q | AUTO_CONFIG_DONE<1> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | RW_IBUF | 4675 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | RW_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | nAS_IBUF | 4700 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | nAS_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | A_1_IBUF | 4704 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | A_1_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | A_4_IBUF | 4705 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | A_4_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | A_6_IBUF | 4706 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | A_6_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | A_5_IBUF | 4707 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | A_5_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | A_0_IBUF | 4710 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | A_0_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | A_2_IBUF | 4711 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | A_2_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | nDS_IBUF | 4724 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | nDS_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | A_3_IBUF | 4725 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | A_3_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | AUTO_CONFIG/AUTO_CONFIG_D2.UIM | 4793 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | AUTO_CONFIG/AUTO_CONFIG_D2.Q | AUTO_CONFIG/AUTO_CONFIG_D2 | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | IDE_BASEADR<0>.D1 | 4925 | ? | 0 | 4096 | IDE_BASEADR<0> | NULL | NULL | IDE_BASEADR<0>.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | IDE_BASEADR<0>.D2 | 4926 | ? | 0 | 4096 | IDE_BASEADR<0> | NULL | NULL | IDE_BASEADR<0>.SI | 2 | 9 | MC_SI_D2
SPPTERM | 1 | IV_TRUE | N47
OUTPUT_NODE_TYPE | 10 | 9 | MC_SI_CE
SIGNAL | NODE | IDE_BASEADR<0>.CE | 4927 | ? | 0 | 4096 | IDE_BASEADR<0> | NULL | NULL | IDE_BASEADR<0>.SI | 10 | 9 | MC_SI_CE
SPPTERM | 13 | IV_TRUE | AUTO_CONFIG_DONE<0> | IV_FALSE | AUTO_CONFIG_DONE<1> | IV_FALSE | RW_IBUF | IV_FALSE | nAS_IBUF | IV_TRUE | A_1_IBUF | IV_FALSE | A_4_IBUF | IV_TRUE | A_6_IBUF | IV_FALSE | A_5_IBUF | IV_FALSE | A_0_IBUF | IV_FALSE | A_2_IBUF | IV_FALSE | nDS_IBUF | IV_TRUE | A_3_IBUF | IV_TRUE | AUTO_CONFIG/AUTO_CONFIG_D2.UIM

SRFF_INSTANCE | IDE_BASEADR<0>.REG | IDE_BASEADR<0> | 0 | 4 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | IDE_BASEADR<0>.D | 4924 | ? | 0 | 0 | IDE_BASEADR<0> | NULL | NULL | IDE_BASEADR<0>.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
NODE | clk_IBUF/FCLK | 4656 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | clk_IBUF | 3 | 5 | II_FCLK
INPUT_NODE_TYPE | 2 | 8 | SRFF_S
NODE | FSR-IO_0 | 4672 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | reset_IBUF | 9 | 5 | II_FSRINV
INPUT_NODE_TYPE | 4 | 8 | SRFF_CE
SIGNAL | NODE | IDE_BASEADR<0>.CE | 4927 | ? | 0 | 4096 | IDE_BASEADR<0> | NULL | NULL | IDE_BASEADR<0>.SI | 10 | 9 | MC_SI_CE
SPPTERM | 13 | IV_TRUE | AUTO_CONFIG_DONE<0> | IV_FALSE | AUTO_CONFIG_DONE<1> | IV_FALSE | RW_IBUF | IV_FALSE | nAS_IBUF | IV_TRUE | A_1_IBUF | IV_FALSE | A_4_IBUF | IV_TRUE | A_6_IBUF | IV_FALSE | A_5_IBUF | IV_FALSE | A_0_IBUF | IV_FALSE | A_2_IBUF | IV_FALSE | nDS_IBUF | IV_TRUE | A_3_IBUF | IV_TRUE | AUTO_CONFIG/AUTO_CONFIG_D2.UIM
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | IDE_BASEADR<0>.Q | 4928 | ? | 0 | 0 | IDE_BASEADR<0> | NULL | NULL | IDE_BASEADR<0>.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | PrldLow+OptxMapped | IDE_BASEADR<1> | RAMCtrl_COPY_0_COPY_0 | 2155873280 | 16 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N46 | 4680 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | N46 | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | AUTO_CONFIG_DONE<0> | 4673 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | AUTO_CONFIG_DONE<0>.Q | AUTO_CONFIG_DONE<0> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | AUTO_CONFIG_DONE<1> | 4674 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | AUTO_CONFIG_DONE<1>.Q | AUTO_CONFIG_DONE<1> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | RW_IBUF | 4675 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | RW_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | nAS_IBUF | 4700 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | nAS_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | A_1_IBUF | 4704 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | A_1_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | A_4_IBUF | 4705 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | A_4_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | A_6_IBUF | 4706 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | A_6_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | A_5_IBUF | 4707 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | A_5_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | A_0_IBUF | 4710 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | A_0_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | A_2_IBUF | 4711 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | A_2_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | nDS_IBUF | 4724 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | nDS_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | A_3_IBUF | 4725 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | A_3_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | AUTO_CONFIG/AUTO_CONFIG_D2.UIM | 4793 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | AUTO_CONFIG/AUTO_CONFIG_D2.Q | AUTO_CONFIG/AUTO_CONFIG_D2 | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk_IBUF/FCLK | 4656 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | clk_IBUF | 3 | 5 | II_FCLK
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | FSR-IO_0 | 4672 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | reset_IBUF | 9 | 5 | II_FSRINV
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | IDE_BASEADR<1> | 4692 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | IDE_BASEADR<1>.Q | IDE_BASEADR<1> | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | IDE_BASEADR<1>.SI | IDE_BASEADR<1> | 0 | 14 | 3
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N46 | 4680 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | N46 | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | AUTO_CONFIG_DONE<0> | 4673 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | AUTO_CONFIG_DONE<0>.Q | AUTO_CONFIG_DONE<0> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | AUTO_CONFIG_DONE<1> | 4674 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | AUTO_CONFIG_DONE<1>.Q | AUTO_CONFIG_DONE<1> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | RW_IBUF | 4675 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | RW_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | nAS_IBUF | 4700 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | nAS_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | A_1_IBUF | 4704 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | A_1_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | A_4_IBUF | 4705 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | A_4_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | A_6_IBUF | 4706 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | A_6_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | A_5_IBUF | 4707 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | A_5_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | A_0_IBUF | 4710 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | A_0_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | A_2_IBUF | 4711 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | A_2_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | nDS_IBUF | 4724 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | nDS_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | A_3_IBUF | 4725 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | A_3_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | AUTO_CONFIG/AUTO_CONFIG_D2.UIM | 4793 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | AUTO_CONFIG/AUTO_CONFIG_D2.Q | AUTO_CONFIG/AUTO_CONFIG_D2 | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | IDE_BASEADR<1>.D1 | 4930 | ? | 0 | 4096 | IDE_BASEADR<1> | NULL | NULL | IDE_BASEADR<1>.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | IDE_BASEADR<1>.D2 | 4931 | ? | 0 | 4096 | IDE_BASEADR<1> | NULL | NULL | IDE_BASEADR<1>.SI | 2 | 9 | MC_SI_D2
SPPTERM | 1 | IV_TRUE | N46
OUTPUT_NODE_TYPE | 10 | 9 | MC_SI_CE
SIGNAL | NODE | IDE_BASEADR<1>.CE | 4932 | ? | 0 | 4096 | IDE_BASEADR<1> | NULL | NULL | IDE_BASEADR<1>.SI | 10 | 9 | MC_SI_CE
SPPTERM | 13 | IV_TRUE | AUTO_CONFIG_DONE<0> | IV_FALSE | AUTO_CONFIG_DONE<1> | IV_FALSE | RW_IBUF | IV_FALSE | nAS_IBUF | IV_TRUE | A_1_IBUF | IV_FALSE | A_4_IBUF | IV_TRUE | A_6_IBUF | IV_FALSE | A_5_IBUF | IV_FALSE | A_0_IBUF | IV_FALSE | A_2_IBUF | IV_FALSE | nDS_IBUF | IV_TRUE | A_3_IBUF | IV_TRUE | AUTO_CONFIG/AUTO_CONFIG_D2.UIM

SRFF_INSTANCE | IDE_BASEADR<1>.REG | IDE_BASEADR<1> | 0 | 4 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | IDE_BASEADR<1>.D | 4929 | ? | 0 | 0 | IDE_BASEADR<1> | NULL | NULL | IDE_BASEADR<1>.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
NODE | clk_IBUF/FCLK | 4656 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | clk_IBUF | 3 | 5 | II_FCLK
INPUT_NODE_TYPE | 3 | 8 | SRFF_R
NODE | FSR-IO_0 | 4672 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | reset_IBUF | 9 | 5 | II_FSRINV
INPUT_NODE_TYPE | 4 | 8 | SRFF_CE
SIGNAL | NODE | IDE_BASEADR<1>.CE | 4932 | ? | 0 | 4096 | IDE_BASEADR<1> | NULL | NULL | IDE_BASEADR<1>.SI | 10 | 9 | MC_SI_CE
SPPTERM | 13 | IV_TRUE | AUTO_CONFIG_DONE<0> | IV_FALSE | AUTO_CONFIG_DONE<1> | IV_FALSE | RW_IBUF | IV_FALSE | nAS_IBUF | IV_TRUE | A_1_IBUF | IV_FALSE | A_4_IBUF | IV_TRUE | A_6_IBUF | IV_FALSE | A_5_IBUF | IV_FALSE | A_0_IBUF | IV_FALSE | A_2_IBUF | IV_FALSE | nDS_IBUF | IV_TRUE | A_3_IBUF | IV_TRUE | AUTO_CONFIG/AUTO_CONFIG_D2.UIM
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | IDE_BASEADR<1>.Q | 4933 | ? | 0 | 0 | IDE_BASEADR<1> | NULL | NULL | IDE_BASEADR<1>.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | PrldLow+OptxMapped | IDE_BASEADR<2> | RAMCtrl_COPY_0_COPY_0 | 2155873280 | 16 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N45 | 4682 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | N45 | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | AUTO_CONFIG_DONE<0> | 4673 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | AUTO_CONFIG_DONE<0>.Q | AUTO_CONFIG_DONE<0> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | AUTO_CONFIG_DONE<1> | 4674 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | AUTO_CONFIG_DONE<1>.Q | AUTO_CONFIG_DONE<1> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | RW_IBUF | 4675 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | RW_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | nAS_IBUF | 4700 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | nAS_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | A_1_IBUF | 4704 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | A_1_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | A_4_IBUF | 4705 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | A_4_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | A_6_IBUF | 4706 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | A_6_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | A_5_IBUF | 4707 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | A_5_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | A_0_IBUF | 4710 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | A_0_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | A_2_IBUF | 4711 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | A_2_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | nDS_IBUF | 4724 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | nDS_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | A_3_IBUF | 4725 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | A_3_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | AUTO_CONFIG/AUTO_CONFIG_D2.UIM | 4793 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | AUTO_CONFIG/AUTO_CONFIG_D2.Q | AUTO_CONFIG/AUTO_CONFIG_D2 | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk_IBUF/FCLK | 4656 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | clk_IBUF | 3 | 5 | II_FCLK
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | FSR-IO_0 | 4672 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | reset_IBUF | 9 | 5 | II_FSRINV
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | IDE_BASEADR<2> | 4693 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | IDE_BASEADR<2>.Q | IDE_BASEADR<2> | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | IDE_BASEADR<2>.SI | IDE_BASEADR<2> | 0 | 14 | 3
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N45 | 4682 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | N45 | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | AUTO_CONFIG_DONE<0> | 4673 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | AUTO_CONFIG_DONE<0>.Q | AUTO_CONFIG_DONE<0> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | AUTO_CONFIG_DONE<1> | 4674 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | AUTO_CONFIG_DONE<1>.Q | AUTO_CONFIG_DONE<1> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | RW_IBUF | 4675 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | RW_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | nAS_IBUF | 4700 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | nAS_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | A_1_IBUF | 4704 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | A_1_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | A_4_IBUF | 4705 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | A_4_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | A_6_IBUF | 4706 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | A_6_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | A_5_IBUF | 4707 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | A_5_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | A_0_IBUF | 4710 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | A_0_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | A_2_IBUF | 4711 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | A_2_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | nDS_IBUF | 4724 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | nDS_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | A_3_IBUF | 4725 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | A_3_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | AUTO_CONFIG/AUTO_CONFIG_D2.UIM | 4793 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | AUTO_CONFIG/AUTO_CONFIG_D2.Q | AUTO_CONFIG/AUTO_CONFIG_D2 | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | IDE_BASEADR<2>.D1 | 4935 | ? | 0 | 4096 | IDE_BASEADR<2> | NULL | NULL | IDE_BASEADR<2>.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | IDE_BASEADR<2>.D2 | 4936 | ? | 0 | 4096 | IDE_BASEADR<2> | NULL | NULL | IDE_BASEADR<2>.SI | 2 | 9 | MC_SI_D2
SPPTERM | 1 | IV_TRUE | N45
OUTPUT_NODE_TYPE | 10 | 9 | MC_SI_CE
SIGNAL | NODE | IDE_BASEADR<2>.CE | 4937 | ? | 0 | 4096 | IDE_BASEADR<2> | NULL | NULL | IDE_BASEADR<2>.SI | 10 | 9 | MC_SI_CE
SPPTERM | 13 | IV_TRUE | AUTO_CONFIG_DONE<0> | IV_FALSE | AUTO_CONFIG_DONE<1> | IV_FALSE | RW_IBUF | IV_FALSE | nAS_IBUF | IV_TRUE | A_1_IBUF | IV_FALSE | A_4_IBUF | IV_TRUE | A_6_IBUF | IV_FALSE | A_5_IBUF | IV_FALSE | A_0_IBUF | IV_FALSE | A_2_IBUF | IV_FALSE | nDS_IBUF | IV_TRUE | A_3_IBUF | IV_TRUE | AUTO_CONFIG/AUTO_CONFIG_D2.UIM

SRFF_INSTANCE | IDE_BASEADR<2>.REG | IDE_BASEADR<2> | 0 | 4 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | IDE_BASEADR<2>.D | 4934 | ? | 0 | 0 | IDE_BASEADR<2> | NULL | NULL | IDE_BASEADR<2>.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
NODE | clk_IBUF/FCLK | 4656 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | clk_IBUF | 3 | 5 | II_FCLK
INPUT_NODE_TYPE | 3 | 8 | SRFF_R
NODE | FSR-IO_0 | 4672 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | reset_IBUF | 9 | 5 | II_FSRINV
INPUT_NODE_TYPE | 4 | 8 | SRFF_CE
SIGNAL | NODE | IDE_BASEADR<2>.CE | 4937 | ? | 0 | 4096 | IDE_BASEADR<2> | NULL | NULL | IDE_BASEADR<2>.SI | 10 | 9 | MC_SI_CE
SPPTERM | 13 | IV_TRUE | AUTO_CONFIG_DONE<0> | IV_FALSE | AUTO_CONFIG_DONE<1> | IV_FALSE | RW_IBUF | IV_FALSE | nAS_IBUF | IV_TRUE | A_1_IBUF | IV_FALSE | A_4_IBUF | IV_TRUE | A_6_IBUF | IV_FALSE | A_5_IBUF | IV_FALSE | A_0_IBUF | IV_FALSE | A_2_IBUF | IV_FALSE | nDS_IBUF | IV_TRUE | A_3_IBUF | IV_TRUE | AUTO_CONFIG/AUTO_CONFIG_D2.UIM
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | IDE_BASEADR<2>.Q | 4938 | ? | 0 | 0 | IDE_BASEADR<2> | NULL | NULL | IDE_BASEADR<2>.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | PrldLow+OptxMapped | IDE_BASEADR<3> | RAMCtrl_COPY_0_COPY_0 | 2155873280 | 16 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N44 | 4684 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | N44 | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | AUTO_CONFIG_DONE<0> | 4673 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | AUTO_CONFIG_DONE<0>.Q | AUTO_CONFIG_DONE<0> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | AUTO_CONFIG_DONE<1> | 4674 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | AUTO_CONFIG_DONE<1>.Q | AUTO_CONFIG_DONE<1> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | RW_IBUF | 4675 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | RW_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | nAS_IBUF | 4700 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | nAS_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | A_1_IBUF | 4704 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | A_1_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | A_4_IBUF | 4705 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | A_4_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | A_6_IBUF | 4706 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | A_6_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | A_5_IBUF | 4707 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | A_5_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | A_0_IBUF | 4710 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | A_0_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | A_2_IBUF | 4711 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | A_2_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | nDS_IBUF | 4724 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | nDS_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | A_3_IBUF | 4725 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | A_3_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | AUTO_CONFIG/AUTO_CONFIG_D2.UIM | 4793 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | AUTO_CONFIG/AUTO_CONFIG_D2.Q | AUTO_CONFIG/AUTO_CONFIG_D2 | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk_IBUF/FCLK | 4656 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | clk_IBUF | 3 | 5 | II_FCLK
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | FSR-IO_0 | 4672 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | reset_IBUF | 9 | 5 | II_FSRINV
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | IDE_BASEADR<3> | 4694 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | IDE_BASEADR<3>.Q | IDE_BASEADR<3> | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | IDE_BASEADR<3>.SI | IDE_BASEADR<3> | 0 | 14 | 3
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N44 | 4684 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | N44 | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | AUTO_CONFIG_DONE<0> | 4673 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | AUTO_CONFIG_DONE<0>.Q | AUTO_CONFIG_DONE<0> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | AUTO_CONFIG_DONE<1> | 4674 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | AUTO_CONFIG_DONE<1>.Q | AUTO_CONFIG_DONE<1> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | RW_IBUF | 4675 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | RW_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | nAS_IBUF | 4700 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | nAS_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | A_1_IBUF | 4704 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | A_1_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | A_4_IBUF | 4705 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | A_4_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | A_6_IBUF | 4706 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | A_6_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | A_5_IBUF | 4707 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | A_5_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | A_0_IBUF | 4710 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | A_0_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | A_2_IBUF | 4711 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | A_2_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | nDS_IBUF | 4724 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | nDS_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | A_3_IBUF | 4725 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | A_3_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | AUTO_CONFIG/AUTO_CONFIG_D2.UIM | 4793 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | AUTO_CONFIG/AUTO_CONFIG_D2.Q | AUTO_CONFIG/AUTO_CONFIG_D2 | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | IDE_BASEADR<3>.D1 | 4940 | ? | 0 | 4096 | IDE_BASEADR<3> | NULL | NULL | IDE_BASEADR<3>.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | IDE_BASEADR<3>.D2 | 4941 | ? | 0 | 4096 | IDE_BASEADR<3> | NULL | NULL | IDE_BASEADR<3>.SI | 2 | 9 | MC_SI_D2
SPPTERM | 1 | IV_TRUE | N44
OUTPUT_NODE_TYPE | 10 | 9 | MC_SI_CE
SIGNAL | NODE | IDE_BASEADR<3>.CE | 4942 | ? | 0 | 4096 | IDE_BASEADR<3> | NULL | NULL | IDE_BASEADR<3>.SI | 10 | 9 | MC_SI_CE
SPPTERM | 13 | IV_TRUE | AUTO_CONFIG_DONE<0> | IV_FALSE | AUTO_CONFIG_DONE<1> | IV_FALSE | RW_IBUF | IV_FALSE | nAS_IBUF | IV_TRUE | A_1_IBUF | IV_FALSE | A_4_IBUF | IV_TRUE | A_6_IBUF | IV_FALSE | A_5_IBUF | IV_FALSE | A_0_IBUF | IV_FALSE | A_2_IBUF | IV_FALSE | nDS_IBUF | IV_TRUE | A_3_IBUF | IV_TRUE | AUTO_CONFIG/AUTO_CONFIG_D2.UIM

SRFF_INSTANCE | IDE_BASEADR<3>.REG | IDE_BASEADR<3> | 0 | 4 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | IDE_BASEADR<3>.D | 4939 | ? | 0 | 0 | IDE_BASEADR<3> | NULL | NULL | IDE_BASEADR<3>.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
NODE | clk_IBUF/FCLK | 4656 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | clk_IBUF | 3 | 5 | II_FCLK
INPUT_NODE_TYPE | 2 | 8 | SRFF_S
NODE | FSR-IO_0 | 4672 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | reset_IBUF | 9 | 5 | II_FSRINV
INPUT_NODE_TYPE | 4 | 8 | SRFF_CE
SIGNAL | NODE | IDE_BASEADR<3>.CE | 4942 | ? | 0 | 4096 | IDE_BASEADR<3> | NULL | NULL | IDE_BASEADR<3>.SI | 10 | 9 | MC_SI_CE
SPPTERM | 13 | IV_TRUE | AUTO_CONFIG_DONE<0> | IV_FALSE | AUTO_CONFIG_DONE<1> | IV_FALSE | RW_IBUF | IV_FALSE | nAS_IBUF | IV_TRUE | A_1_IBUF | IV_FALSE | A_4_IBUF | IV_TRUE | A_6_IBUF | IV_FALSE | A_5_IBUF | IV_FALSE | A_0_IBUF | IV_FALSE | A_2_IBUF | IV_FALSE | nDS_IBUF | IV_TRUE | A_3_IBUF | IV_TRUE | AUTO_CONFIG/AUTO_CONFIG_D2.UIM
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | IDE_BASEADR<3>.Q | 4943 | ? | 0 | 0 | IDE_BASEADR<3> | NULL | NULL | IDE_BASEADR<3>.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | PrldLow+OptxMapped | IDE_BASEADR<4> | RAMCtrl_COPY_0_COPY_0 | 2155873280 | 16 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N47 | 4690 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | N47 | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | AUTO_CONFIG_DONE<0> | 4673 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | AUTO_CONFIG_DONE<0>.Q | AUTO_CONFIG_DONE<0> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | AUTO_CONFIG_DONE<1> | 4674 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | AUTO_CONFIG_DONE<1>.Q | AUTO_CONFIG_DONE<1> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | RW_IBUF | 4675 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | RW_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | nAS_IBUF | 4700 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | nAS_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | A_1_IBUF | 4704 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | A_1_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | A_4_IBUF | 4705 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | A_4_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | A_6_IBUF | 4706 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | A_6_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | A_5_IBUF | 4707 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | A_5_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | A_0_IBUF | 4710 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | A_0_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | A_2_IBUF | 4711 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | A_2_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | nDS_IBUF | 4724 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | nDS_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | A_3_IBUF | 4725 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | A_3_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | AUTO_CONFIG/AUTO_CONFIG_D2.UIM | 4793 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | AUTO_CONFIG/AUTO_CONFIG_D2.Q | AUTO_CONFIG/AUTO_CONFIG_D2 | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk_IBUF/FCLK | 4656 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | clk_IBUF | 3 | 5 | II_FCLK
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | FSR-IO_0 | 4672 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | reset_IBUF | 9 | 5 | II_FSRINV
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | IDE_BASEADR<4> | 4695 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | IDE_BASEADR<4>.Q | IDE_BASEADR<4> | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | IDE_BASEADR<4>.SI | IDE_BASEADR<4> | 0 | 14 | 3
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N47 | 4690 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | N47 | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | AUTO_CONFIG_DONE<0> | 4673 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | AUTO_CONFIG_DONE<0>.Q | AUTO_CONFIG_DONE<0> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | AUTO_CONFIG_DONE<1> | 4674 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | AUTO_CONFIG_DONE<1>.Q | AUTO_CONFIG_DONE<1> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | RW_IBUF | 4675 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | RW_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | nAS_IBUF | 4700 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | nAS_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | A_1_IBUF | 4704 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | A_1_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | A_4_IBUF | 4705 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | A_4_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | A_6_IBUF | 4706 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | A_6_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | A_5_IBUF | 4707 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | A_5_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | A_0_IBUF | 4710 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | A_0_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | A_2_IBUF | 4711 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | A_2_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | nDS_IBUF | 4724 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | nDS_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | A_3_IBUF | 4725 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | A_3_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | AUTO_CONFIG/AUTO_CONFIG_D2.UIM | 4793 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | AUTO_CONFIG/AUTO_CONFIG_D2.Q | AUTO_CONFIG/AUTO_CONFIG_D2 | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | IDE_BASEADR<4>.D1 | 4945 | ? | 0 | 4096 | IDE_BASEADR<4> | NULL | NULL | IDE_BASEADR<4>.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | IDE_BASEADR<4>.D2 | 4946 | ? | 0 | 4096 | IDE_BASEADR<4> | NULL | NULL | IDE_BASEADR<4>.SI | 2 | 9 | MC_SI_D2
SPPTERM | 1 | IV_TRUE | N47
OUTPUT_NODE_TYPE | 10 | 9 | MC_SI_CE
SIGNAL | NODE | IDE_BASEADR<4>.CE | 4947 | ? | 0 | 4096 | IDE_BASEADR<4> | NULL | NULL | IDE_BASEADR<4>.SI | 10 | 9 | MC_SI_CE
SPPTERM | 13 | IV_TRUE | AUTO_CONFIG_DONE<0> | IV_FALSE | AUTO_CONFIG_DONE<1> | IV_FALSE | RW_IBUF | IV_FALSE | nAS_IBUF | IV_FALSE | A_1_IBUF | IV_FALSE | A_4_IBUF | IV_TRUE | A_6_IBUF | IV_FALSE | A_5_IBUF | IV_FALSE | A_0_IBUF | IV_FALSE | A_2_IBUF | IV_FALSE | nDS_IBUF | IV_TRUE | A_3_IBUF | IV_TRUE | AUTO_CONFIG/AUTO_CONFIG_D2.UIM

SRFF_INSTANCE | IDE_BASEADR<4>.REG | IDE_BASEADR<4> | 0 | 4 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | IDE_BASEADR<4>.D | 4944 | ? | 0 | 0 | IDE_BASEADR<4> | NULL | NULL | IDE_BASEADR<4>.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
NODE | clk_IBUF/FCLK | 4656 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | clk_IBUF | 3 | 5 | II_FCLK
INPUT_NODE_TYPE | 3 | 8 | SRFF_R
NODE | FSR-IO_0 | 4672 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | reset_IBUF | 9 | 5 | II_FSRINV
INPUT_NODE_TYPE | 4 | 8 | SRFF_CE
SIGNAL | NODE | IDE_BASEADR<4>.CE | 4947 | ? | 0 | 4096 | IDE_BASEADR<4> | NULL | NULL | IDE_BASEADR<4>.SI | 10 | 9 | MC_SI_CE
SPPTERM | 13 | IV_TRUE | AUTO_CONFIG_DONE<0> | IV_FALSE | AUTO_CONFIG_DONE<1> | IV_FALSE | RW_IBUF | IV_FALSE | nAS_IBUF | IV_FALSE | A_1_IBUF | IV_FALSE | A_4_IBUF | IV_TRUE | A_6_IBUF | IV_FALSE | A_5_IBUF | IV_FALSE | A_0_IBUF | IV_FALSE | A_2_IBUF | IV_FALSE | nDS_IBUF | IV_TRUE | A_3_IBUF | IV_TRUE | AUTO_CONFIG/AUTO_CONFIG_D2.UIM
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | IDE_BASEADR<4>.Q | 4948 | ? | 0 | 0 | IDE_BASEADR<4> | NULL | NULL | IDE_BASEADR<4>.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | PrldLow+OptxMapped | IDE_BASEADR<5> | RAMCtrl_COPY_0_COPY_0 | 2155873280 | 16 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N46 | 4680 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | N46 | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | AUTO_CONFIG_DONE<0> | 4673 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | AUTO_CONFIG_DONE<0>.Q | AUTO_CONFIG_DONE<0> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | AUTO_CONFIG_DONE<1> | 4674 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | AUTO_CONFIG_DONE<1>.Q | AUTO_CONFIG_DONE<1> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | RW_IBUF | 4675 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | RW_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | nAS_IBUF | 4700 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | nAS_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | A_1_IBUF | 4704 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | A_1_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | A_4_IBUF | 4705 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | A_4_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | A_6_IBUF | 4706 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | A_6_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | A_5_IBUF | 4707 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | A_5_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | A_0_IBUF | 4710 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | A_0_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | A_2_IBUF | 4711 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | A_2_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | nDS_IBUF | 4724 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | nDS_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | A_3_IBUF | 4725 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | A_3_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | AUTO_CONFIG/AUTO_CONFIG_D2.UIM | 4793 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | AUTO_CONFIG/AUTO_CONFIG_D2.Q | AUTO_CONFIG/AUTO_CONFIG_D2 | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk_IBUF/FCLK | 4656 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | clk_IBUF | 3 | 5 | II_FCLK
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | FSR-IO_0 | 4672 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | reset_IBUF | 9 | 5 | II_FSRINV
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | IDE_BASEADR<5> | 4696 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | IDE_BASEADR<5>.Q | IDE_BASEADR<5> | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | IDE_BASEADR<5>.SI | IDE_BASEADR<5> | 0 | 14 | 3
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N46 | 4680 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | N46 | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | AUTO_CONFIG_DONE<0> | 4673 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | AUTO_CONFIG_DONE<0>.Q | AUTO_CONFIG_DONE<0> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | AUTO_CONFIG_DONE<1> | 4674 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | AUTO_CONFIG_DONE<1>.Q | AUTO_CONFIG_DONE<1> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | RW_IBUF | 4675 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | RW_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | nAS_IBUF | 4700 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | nAS_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | A_1_IBUF | 4704 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | A_1_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | A_4_IBUF | 4705 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | A_4_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | A_6_IBUF | 4706 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | A_6_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | A_5_IBUF | 4707 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | A_5_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | A_0_IBUF | 4710 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | A_0_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | A_2_IBUF | 4711 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | A_2_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | nDS_IBUF | 4724 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | nDS_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | A_3_IBUF | 4725 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | A_3_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | AUTO_CONFIG/AUTO_CONFIG_D2.UIM | 4793 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | AUTO_CONFIG/AUTO_CONFIG_D2.Q | AUTO_CONFIG/AUTO_CONFIG_D2 | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | IDE_BASEADR<5>.D1 | 4950 | ? | 0 | 4096 | IDE_BASEADR<5> | NULL | NULL | IDE_BASEADR<5>.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | IDE_BASEADR<5>.D2 | 4951 | ? | 0 | 4096 | IDE_BASEADR<5> | NULL | NULL | IDE_BASEADR<5>.SI | 2 | 9 | MC_SI_D2
SPPTERM | 1 | IV_TRUE | N46
OUTPUT_NODE_TYPE | 10 | 9 | MC_SI_CE
SIGNAL | NODE | IDE_BASEADR<5>.CE | 4952 | ? | 0 | 4096 | IDE_BASEADR<5> | NULL | NULL | IDE_BASEADR<5>.SI | 10 | 9 | MC_SI_CE
SPPTERM | 13 | IV_TRUE | AUTO_CONFIG_DONE<0> | IV_FALSE | AUTO_CONFIG_DONE<1> | IV_FALSE | RW_IBUF | IV_FALSE | nAS_IBUF | IV_FALSE | A_1_IBUF | IV_FALSE | A_4_IBUF | IV_TRUE | A_6_IBUF | IV_FALSE | A_5_IBUF | IV_FALSE | A_0_IBUF | IV_FALSE | A_2_IBUF | IV_FALSE | nDS_IBUF | IV_TRUE | A_3_IBUF | IV_TRUE | AUTO_CONFIG/AUTO_CONFIG_D2.UIM

SRFF_INSTANCE | IDE_BASEADR<5>.REG | IDE_BASEADR<5> | 0 | 4 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | IDE_BASEADR<5>.D | 4949 | ? | 0 | 0 | IDE_BASEADR<5> | NULL | NULL | IDE_BASEADR<5>.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
NODE | clk_IBUF/FCLK | 4656 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | clk_IBUF | 3 | 5 | II_FCLK
INPUT_NODE_TYPE | 2 | 8 | SRFF_S
NODE | FSR-IO_0 | 4672 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | reset_IBUF | 9 | 5 | II_FSRINV
INPUT_NODE_TYPE | 4 | 8 | SRFF_CE
SIGNAL | NODE | IDE_BASEADR<5>.CE | 4952 | ? | 0 | 4096 | IDE_BASEADR<5> | NULL | NULL | IDE_BASEADR<5>.SI | 10 | 9 | MC_SI_CE
SPPTERM | 13 | IV_TRUE | AUTO_CONFIG_DONE<0> | IV_FALSE | AUTO_CONFIG_DONE<1> | IV_FALSE | RW_IBUF | IV_FALSE | nAS_IBUF | IV_FALSE | A_1_IBUF | IV_FALSE | A_4_IBUF | IV_TRUE | A_6_IBUF | IV_FALSE | A_5_IBUF | IV_FALSE | A_0_IBUF | IV_FALSE | A_2_IBUF | IV_FALSE | nDS_IBUF | IV_TRUE | A_3_IBUF | IV_TRUE | AUTO_CONFIG/AUTO_CONFIG_D2.UIM
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | IDE_BASEADR<5>.Q | 4953 | ? | 0 | 0 | IDE_BASEADR<5> | NULL | NULL | IDE_BASEADR<5>.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | PrldLow+OptxMapped | IDE_BASEADR<6> | RAMCtrl_COPY_0_COPY_0 | 2155873280 | 16 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N45 | 4682 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | N45 | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | AUTO_CONFIG_DONE<0> | 4673 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | AUTO_CONFIG_DONE<0>.Q | AUTO_CONFIG_DONE<0> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | AUTO_CONFIG_DONE<1> | 4674 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | AUTO_CONFIG_DONE<1>.Q | AUTO_CONFIG_DONE<1> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | RW_IBUF | 4675 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | RW_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | nAS_IBUF | 4700 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | nAS_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | A_1_IBUF | 4704 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | A_1_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | A_4_IBUF | 4705 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | A_4_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | A_6_IBUF | 4706 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | A_6_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | A_5_IBUF | 4707 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | A_5_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | A_0_IBUF | 4710 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | A_0_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | A_2_IBUF | 4711 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | A_2_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | nDS_IBUF | 4724 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | nDS_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | A_3_IBUF | 4725 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | A_3_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | AUTO_CONFIG/AUTO_CONFIG_D2.UIM | 4793 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | AUTO_CONFIG/AUTO_CONFIG_D2.Q | AUTO_CONFIG/AUTO_CONFIG_D2 | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk_IBUF/FCLK | 4656 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | clk_IBUF | 3 | 5 | II_FCLK
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | FSR-IO_0 | 4672 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | reset_IBUF | 9 | 5 | II_FSRINV
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | IDE_BASEADR<6> | 4697 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | IDE_BASEADR<6>.Q | IDE_BASEADR<6> | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | IDE_BASEADR<6>.SI | IDE_BASEADR<6> | 0 | 14 | 3
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N45 | 4682 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | N45 | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | AUTO_CONFIG_DONE<0> | 4673 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | AUTO_CONFIG_DONE<0>.Q | AUTO_CONFIG_DONE<0> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | AUTO_CONFIG_DONE<1> | 4674 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | AUTO_CONFIG_DONE<1>.Q | AUTO_CONFIG_DONE<1> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | RW_IBUF | 4675 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | RW_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | nAS_IBUF | 4700 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | nAS_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | A_1_IBUF | 4704 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | A_1_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | A_4_IBUF | 4705 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | A_4_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | A_6_IBUF | 4706 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | A_6_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | A_5_IBUF | 4707 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | A_5_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | A_0_IBUF | 4710 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | A_0_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | A_2_IBUF | 4711 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | A_2_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | nDS_IBUF | 4724 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | nDS_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | A_3_IBUF | 4725 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | A_3_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | AUTO_CONFIG/AUTO_CONFIG_D2.UIM | 4793 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | AUTO_CONFIG/AUTO_CONFIG_D2.Q | AUTO_CONFIG/AUTO_CONFIG_D2 | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | IDE_BASEADR<6>.D1 | 4955 | ? | 0 | 4096 | IDE_BASEADR<6> | NULL | NULL | IDE_BASEADR<6>.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | IDE_BASEADR<6>.D2 | 4956 | ? | 0 | 4096 | IDE_BASEADR<6> | NULL | NULL | IDE_BASEADR<6>.SI | 2 | 9 | MC_SI_D2
SPPTERM | 1 | IV_TRUE | N45
OUTPUT_NODE_TYPE | 10 | 9 | MC_SI_CE
SIGNAL | NODE | IDE_BASEADR<6>.CE | 4957 | ? | 0 | 4096 | IDE_BASEADR<6> | NULL | NULL | IDE_BASEADR<6>.SI | 10 | 9 | MC_SI_CE
SPPTERM | 13 | IV_TRUE | AUTO_CONFIG_DONE<0> | IV_FALSE | AUTO_CONFIG_DONE<1> | IV_FALSE | RW_IBUF | IV_FALSE | nAS_IBUF | IV_FALSE | A_1_IBUF | IV_FALSE | A_4_IBUF | IV_TRUE | A_6_IBUF | IV_FALSE | A_5_IBUF | IV_FALSE | A_0_IBUF | IV_FALSE | A_2_IBUF | IV_FALSE | nDS_IBUF | IV_TRUE | A_3_IBUF | IV_TRUE | AUTO_CONFIG/AUTO_CONFIG_D2.UIM

SRFF_INSTANCE | IDE_BASEADR<6>.REG | IDE_BASEADR<6> | 0 | 4 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | IDE_BASEADR<6>.D | 4954 | ? | 0 | 0 | IDE_BASEADR<6> | NULL | NULL | IDE_BASEADR<6>.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
NODE | clk_IBUF/FCLK | 4656 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | clk_IBUF | 3 | 5 | II_FCLK
INPUT_NODE_TYPE | 2 | 8 | SRFF_S
NODE | FSR-IO_0 | 4672 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | reset_IBUF | 9 | 5 | II_FSRINV
INPUT_NODE_TYPE | 4 | 8 | SRFF_CE
SIGNAL | NODE | IDE_BASEADR<6>.CE | 4957 | ? | 0 | 4096 | IDE_BASEADR<6> | NULL | NULL | IDE_BASEADR<6>.SI | 10 | 9 | MC_SI_CE
SPPTERM | 13 | IV_TRUE | AUTO_CONFIG_DONE<0> | IV_FALSE | AUTO_CONFIG_DONE<1> | IV_FALSE | RW_IBUF | IV_FALSE | nAS_IBUF | IV_FALSE | A_1_IBUF | IV_FALSE | A_4_IBUF | IV_TRUE | A_6_IBUF | IV_FALSE | A_5_IBUF | IV_FALSE | A_0_IBUF | IV_FALSE | A_2_IBUF | IV_FALSE | nDS_IBUF | IV_TRUE | A_3_IBUF | IV_TRUE | AUTO_CONFIG/AUTO_CONFIG_D2.UIM
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | IDE_BASEADR<6>.Q | 4958 | ? | 0 | 0 | IDE_BASEADR<6> | NULL | NULL | IDE_BASEADR<6>.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | PrldLow+OptxMapped | IDE_BASEADR<7> | RAMCtrl_COPY_0_COPY_0 | 2155873280 | 16 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N44 | 4684 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | N44 | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | AUTO_CONFIG_DONE<0> | 4673 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | AUTO_CONFIG_DONE<0>.Q | AUTO_CONFIG_DONE<0> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | AUTO_CONFIG_DONE<1> | 4674 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | AUTO_CONFIG_DONE<1>.Q | AUTO_CONFIG_DONE<1> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | RW_IBUF | 4675 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | RW_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | nAS_IBUF | 4700 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | nAS_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | A_1_IBUF | 4704 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | A_1_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | A_4_IBUF | 4705 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | A_4_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | A_6_IBUF | 4706 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | A_6_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | A_5_IBUF | 4707 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | A_5_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | A_0_IBUF | 4710 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | A_0_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | A_2_IBUF | 4711 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | A_2_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | nDS_IBUF | 4724 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | nDS_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | A_3_IBUF | 4725 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | A_3_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | AUTO_CONFIG/AUTO_CONFIG_D2.UIM | 4793 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | AUTO_CONFIG/AUTO_CONFIG_D2.Q | AUTO_CONFIG/AUTO_CONFIG_D2 | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk_IBUF/FCLK | 4656 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | clk_IBUF | 3 | 5 | II_FCLK
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | FSR-IO_0 | 4672 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | reset_IBUF | 9 | 5 | II_FSRINV
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | IDE_BASEADR<7> | 4698 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | IDE_BASEADR<7>.Q | IDE_BASEADR<7> | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | IDE_BASEADR<7>.SI | IDE_BASEADR<7> | 0 | 14 | 3
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N44 | 4684 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | N44 | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | AUTO_CONFIG_DONE<0> | 4673 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | AUTO_CONFIG_DONE<0>.Q | AUTO_CONFIG_DONE<0> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | AUTO_CONFIG_DONE<1> | 4674 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | AUTO_CONFIG_DONE<1>.Q | AUTO_CONFIG_DONE<1> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | RW_IBUF | 4675 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | RW_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | nAS_IBUF | 4700 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | nAS_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | A_1_IBUF | 4704 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | A_1_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | A_4_IBUF | 4705 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | A_4_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | A_6_IBUF | 4706 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | A_6_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | A_5_IBUF | 4707 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | A_5_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | A_0_IBUF | 4710 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | A_0_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | A_2_IBUF | 4711 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | A_2_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | nDS_IBUF | 4724 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | nDS_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | A_3_IBUF | 4725 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | A_3_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | AUTO_CONFIG/AUTO_CONFIG_D2.UIM | 4793 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | AUTO_CONFIG/AUTO_CONFIG_D2.Q | AUTO_CONFIG/AUTO_CONFIG_D2 | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | IDE_BASEADR<7>.D1 | 4960 | ? | 0 | 4096 | IDE_BASEADR<7> | NULL | NULL | IDE_BASEADR<7>.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | IDE_BASEADR<7>.D2 | 4961 | ? | 0 | 4096 | IDE_BASEADR<7> | NULL | NULL | IDE_BASEADR<7>.SI | 2 | 9 | MC_SI_D2
SPPTERM | 1 | IV_TRUE | N44
OUTPUT_NODE_TYPE | 10 | 9 | MC_SI_CE
SIGNAL | NODE | IDE_BASEADR<7>.CE | 4962 | ? | 0 | 4096 | IDE_BASEADR<7> | NULL | NULL | IDE_BASEADR<7>.SI | 10 | 9 | MC_SI_CE
SPPTERM | 13 | IV_TRUE | AUTO_CONFIG_DONE<0> | IV_FALSE | AUTO_CONFIG_DONE<1> | IV_FALSE | RW_IBUF | IV_FALSE | nAS_IBUF | IV_FALSE | A_1_IBUF | IV_FALSE | A_4_IBUF | IV_TRUE | A_6_IBUF | IV_FALSE | A_5_IBUF | IV_FALSE | A_0_IBUF | IV_FALSE | A_2_IBUF | IV_FALSE | nDS_IBUF | IV_TRUE | A_3_IBUF | IV_TRUE | AUTO_CONFIG/AUTO_CONFIG_D2.UIM

SRFF_INSTANCE | IDE_BASEADR<7>.REG | IDE_BASEADR<7> | 0 | 4 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | IDE_BASEADR<7>.D | 4959 | ? | 0 | 0 | IDE_BASEADR<7> | NULL | NULL | IDE_BASEADR<7>.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
NODE | clk_IBUF/FCLK | 4656 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | clk_IBUF | 3 | 5 | II_FCLK
INPUT_NODE_TYPE | 2 | 8 | SRFF_S
NODE | FSR-IO_0 | 4672 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | reset_IBUF | 9 | 5 | II_FSRINV
INPUT_NODE_TYPE | 4 | 8 | SRFF_CE
SIGNAL | NODE | IDE_BASEADR<7>.CE | 4962 | ? | 0 | 4096 | IDE_BASEADR<7> | NULL | NULL | IDE_BASEADR<7>.SI | 10 | 9 | MC_SI_CE
SPPTERM | 13 | IV_TRUE | AUTO_CONFIG_DONE<0> | IV_FALSE | AUTO_CONFIG_DONE<1> | IV_FALSE | RW_IBUF | IV_FALSE | nAS_IBUF | IV_FALSE | A_1_IBUF | IV_FALSE | A_4_IBUF | IV_TRUE | A_6_IBUF | IV_FALSE | A_5_IBUF | IV_FALSE | A_0_IBUF | IV_FALSE | A_2_IBUF | IV_FALSE | nDS_IBUF | IV_TRUE | A_3_IBUF | IV_TRUE | AUTO_CONFIG/AUTO_CONFIG_D2.UIM
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | IDE_BASEADR<7>.Q | 4963 | ? | 0 | 0 | IDE_BASEADR<7> | NULL | NULL | IDE_BASEADR<7>.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | Inv+PrldHigh+OptxMapped+Ce | ROM_OUT_ENABLE_S | RAMCtrl_COPY_0_COPY_0 | 2424308480 | 9 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | ROM_OUT_ENABLE_S | 4699 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | ROM_OUT_ENABLE_S.Q | ROM_OUT_ENABLE_S | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | nAS_IBUF | 4700 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | nAS_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | AUTO_CONFIG/AUTO_CONFIG_D2.UIM | 4793 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | AUTO_CONFIG/AUTO_CONFIG_D2.Q | AUTO_CONFIG/AUTO_CONFIG_D2 | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | IDE_ENABLE | 4703 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | IDE_ENABLE.Q | IDE_ENABLE | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | $OpTx$FX_DC$24.UIM | 4794 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | $OpTx$FX_DC$24.Q | $OpTx$FX_DC$24 | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | RW_IBUF | 4675 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | RW_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | IDE_DSACK_DELAY | 4678 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | IDE_DSACK_DELAY.Q | IDE_DSACK_DELAY | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk_IBUF/FCLK- | 4657 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | clk_IBUF | 7 | 5 | II_FCLKINV
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | FSR-IO_0 | 4672 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | reset_IBUF | 9 | 5 | II_FSRINV
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | ROM_OUT_ENABLE_S | 4699 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | ROM_OUT_ENABLE_S.Q | ROM_OUT_ENABLE_S | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | ROM_OUT_ENABLE_S.SI | ROM_OUT_ENABLE_S | 0 | 7 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | ROM_OUT_ENABLE_S | 4699 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | ROM_OUT_ENABLE_S.Q | ROM_OUT_ENABLE_S | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | nAS_IBUF | 4700 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | nAS_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | AUTO_CONFIG/AUTO_CONFIG_D2.UIM | 4793 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | AUTO_CONFIG/AUTO_CONFIG_D2.Q | AUTO_CONFIG/AUTO_CONFIG_D2 | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | IDE_ENABLE | 4703 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | IDE_ENABLE.Q | IDE_ENABLE | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | $OpTx$FX_DC$24.UIM | 4794 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | $OpTx$FX_DC$24.Q | $OpTx$FX_DC$24 | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | RW_IBUF | 4675 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | RW_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | IDE_DSACK_DELAY | 4678 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | IDE_DSACK_DELAY.Q | IDE_DSACK_DELAY | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | ROM_OUT_ENABLE_S.D1 | 4965 | ? | 0 | 4096 | ROM_OUT_ENABLE_S | NULL | NULL | ROM_OUT_ENABLE_S.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | ROM_OUT_ENABLE_S.D2 | 4966 | ? | 0 | 4096 | ROM_OUT_ENABLE_S | NULL | NULL | ROM_OUT_ENABLE_S.SI | 2 | 9 | MC_SI_D2
SPPTERM | 3 | IV_FALSE | ROM_OUT_ENABLE_S | IV_FALSE | nAS_IBUF | IV_TRUE | AUTO_CONFIG/AUTO_CONFIG_D2.UIM
SPPTERM | 4 | IV_FALSE | RW_IBUF | IV_FALSE | ROM_OUT_ENABLE_S | IV_FALSE | nAS_IBUF | IV_TRUE | $OpTx$FX_DC$24.UIM
SPPTERM | 4 | IV_FALSE | ROM_OUT_ENABLE_S | IV_FALSE | nAS_IBUF | IV_TRUE | IDE_ENABLE | IV_TRUE | $OpTx$FX_DC$24.UIM
SPPTERM | 6 | IV_TRUE | RW_IBUF | IV_FALSE | IDE_DSACK_DELAY | IV_FALSE | nAS_IBUF | IV_FALSE | IDE_ENABLE | IV_FALSE | AUTO_CONFIG/AUTO_CONFIG_D2.UIM | IV_TRUE | $OpTx$FX_DC$24.UIM

SRFF_INSTANCE | ROM_OUT_ENABLE_S.REG | ROM_OUT_ENABLE_S | 0 | 3 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | ROM_OUT_ENABLE_S.D | 4964 | ? | 0 | 0 | ROM_OUT_ENABLE_S | NULL | NULL | ROM_OUT_ENABLE_S.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
NODE | clk_IBUF/FCLK- | 4657 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | clk_IBUF | 7 | 5 | II_FCLKINV
INPUT_NODE_TYPE | 2 | 8 | SRFF_S
NODE | FSR-IO_0 | 4672 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | reset_IBUF | 9 | 5 | II_FSRINV
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | ROM_OUT_ENABLE_S.Q | 4967 | ? | 0 | 0 | ROM_OUT_ENABLE_S | NULL | NULL | ROM_OUT_ENABLE_S.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | Inv+PinTrst+OptxMapped | DSACK_INT<0> | RAMCtrl_COPY_0_COPY_0 | 2155888896 | 5 | 3
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | nAS_IBUF | 4700 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | nAS_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | $OpTx$FX_DC$34.UIM | 4789 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | $OpTx$FX_DC$34.Q | $OpTx$FX_DC$34 | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | MY_CYCLE_or0000 | 4755 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | nRAM_SEL_OBUF.Q | nRAM_SEL_OBUF | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | RW_IBUF | 4675 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | RW_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | A_1_IBUF | 4704 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | A_1_IBUF | 0 | 5 | II_IMUX
OUTPUT_NODE_TYPE | 0 | 0 | MC_Q
NODE | DSACK_INT<0> | 4701 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | DSACK_INT<0>.Q | DSACK_INT<0> | 0 | 0 | MC_Q
OUTPUT_NODE_TYPE | 4 | 0 | MC_EXPORT
NODE | DSACK_INT<0>.EXP | 5119 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | DSACK_INT<0>.EXP | DSACK_INT<0> | 4 | 0 | MC_EXPORT
OUTPUT_NODE_TYPE | 2 | 0 | MC_OE
NODE | DSACK_INT<0>$OE | 4702 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | DSACK_INT<0>.BUFOE.OUT | DSACK_INT<0> | 2 | 0 | MC_OE

SIGNAL_INSTANCE | DSACK_INT<0>.SI | DSACK_INT<0> | 0 | 5 | 4
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | nAS_IBUF | 4700 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | nAS_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | $OpTx$FX_DC$34.UIM | 4789 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | $OpTx$FX_DC$34.Q | $OpTx$FX_DC$34 | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | MY_CYCLE_or0000 | 4755 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | nRAM_SEL_OBUF.Q | nRAM_SEL_OBUF | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | RW_IBUF | 4675 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | RW_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | A_1_IBUF | 4704 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | A_1_IBUF | 0 | 5 | II_IMUX
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | DSACK_INT<0>.D1 | 4969 | ? | 0 | 4096 | DSACK_INT<0> | NULL | NULL | DSACK_INT<0>.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | DSACK_INT<0>.D2 | 4970 | ? | 0 | 4096 | DSACK_INT<0> | NULL | NULL | DSACK_INT<0>.SI | 2 | 9 | MC_SI_D2
SPPTERM | 2 | IV_FALSE | nAS_IBUF | IV_TRUE | $OpTx$FX_DC$34.UIM
OUTPUT_NODE_TYPE | 4 | 9 | MC_SI_TRST
SIGNAL | NODE | DSACK_INT<0>.TRST | 4972 | ? | 0 | 4096 | DSACK_INT<0> | NULL | NULL | DSACK_INT<0>.SI | 4 | 9 | MC_SI_TRST
SPPTERM | 1 | IV_FALSE | MY_CYCLE_or0000
OUTPUT_NODE_TYPE | 7 | 9 | MC_SI_EXPORT
SIGNAL | NODE | DSACK_INT<0>.EXP | 5106 | ? | 0 | 0 | DSACK_INT<0> | NULL | NULL | DSACK_INT<0>.SI | 7 | 9 | MC_SI_EXPORT
SPPTERM | 2 | IV_FALSE | RW_IBUF | IV_TRUE | A_1_IBUF

SRFF_INSTANCE | DSACK_INT<0>.REG | DSACK_INT<0> | 0 | 1 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | DSACK_INT<0>.D | 4968 | ? | 0 | 0 | DSACK_INT<0> | NULL | NULL | DSACK_INT<0>.XOR | 0 | 7 | ALU_F
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | DSACK_INT<0>.Q | 4973 | ? | 0 | 0 | DSACK_INT<0> | NULL | NULL | DSACK_INT<0>.REG | 0 | 8 | SRFF_Q

BUF_INSTANCE | DSACK_INT<0>.BUFOE | DSACK_INT<0> | 0 | 1 | 1
INPUT_NODE_TYPE | 0 | 10 | CTOR_UNKNOWN
SIGNAL | NODE | DSACK_INT<0>.TRST | 4972 | ? | 0 | 4096 | DSACK_INT<0> | NULL | NULL | DSACK_INT<0>.SI | 4 | 9 | MC_SI_TRST
SPPTERM | 1 | IV_FALSE | MY_CYCLE_or0000
OUTPUT_NODE_TYPE | 0 | 10 | BUF_OUT
NODE | DSACK_INT<0>.BUFOE.OUT | 4971 | ? | 0 | 0 | DSACK_INT<0> | NULL | NULL | DSACK_INT<0>.BUFOE | 0 | 10 | BUF_OUT

MACROCELL_INSTANCE | PrldLow+Tff+OptxMapped+Ce | IDE_ENABLE | RAMCtrl_COPY_0_COPY_0 | 2424312832 | 20 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | RW_IBUF | 4675 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | RW_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | nAS_IBUF | 4700 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | nAS_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | IDE_ENABLE | 4703 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | IDE_ENABLE.Q | IDE_ENABLE | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | $OpTx$FX_DC$24.UIM | 4794 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | $OpTx$FX_DC$24.Q | $OpTx$FX_DC$24 | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk_IBUF/FCLK- | 4657 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | clk_IBUF | 7 | 5 | II_FCLKINV
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | FSR-IO_0 | 4672 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | reset_IBUF | 9 | 5 | II_FSRINV
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | SHUT_UP<0> | 4677 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | SHUT_UP<0>.Q | SHUT_UP<0> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | BASEADR<1> | 4683 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | BASEADR<1>.Q | BASEADR<1> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | BASEADR<2> | 4685 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | BASEADR<2>.Q | BASEADR<2> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | A_23_IBUF | 4715 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | A_23_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | A_22_IBUF | 4716 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | A_22_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | A_31_IBUF | 4718 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | A_31_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | A_30_IBUF | 4719 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | A_30_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | A_29_IBUF | 4720 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | A_29_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | A_27_IBUF | 4721 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | A_27_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | A_25_IBUF | 4722 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | A_25_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | A_24_IBUF | 4723 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | A_24_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | A_28_IBUF | 4727 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | A_28_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | A_26_IBUF | 4728 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | A_26_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | $OpTx$FX_DC$8.UIM | 4790 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | $OpTx$FX_DC$8.Q | $OpTx$FX_DC$8 | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | IDE_ENABLE | 4703 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | IDE_ENABLE.Q | IDE_ENABLE | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 4 | 0 | MC_EXPORT
NODE | IDE_ENABLE.EXP | 5139 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | IDE_ENABLE.EXP | IDE_ENABLE | 4 | 0 | MC_EXPORT

SIGNAL_INSTANCE | IDE_ENABLE.SI | IDE_ENABLE | 0 | 18 | 3
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | RW_IBUF | 4675 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | RW_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | nAS_IBUF | 4700 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | nAS_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | IDE_ENABLE | 4703 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | IDE_ENABLE.Q | IDE_ENABLE | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | $OpTx$FX_DC$24.UIM | 4794 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | $OpTx$FX_DC$24.Q | $OpTx$FX_DC$24 | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | SHUT_UP<0> | 4677 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | SHUT_UP<0>.Q | SHUT_UP<0> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | BASEADR<1> | 4683 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | BASEADR<1>.Q | BASEADR<1> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | BASEADR<2> | 4685 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | BASEADR<2>.Q | BASEADR<2> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | A_23_IBUF | 4715 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | A_23_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | A_22_IBUF | 4716 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | A_22_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | A_31_IBUF | 4718 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | A_31_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | A_30_IBUF | 4719 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | A_30_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | A_29_IBUF | 4720 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | A_29_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | A_27_IBUF | 4721 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | A_27_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | A_25_IBUF | 4722 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | A_25_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | A_24_IBUF | 4723 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | A_24_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | A_28_IBUF | 4727 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | A_28_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | A_26_IBUF | 4728 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | A_26_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | $OpTx$FX_DC$8.UIM | 4790 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | $OpTx$FX_DC$8.Q | $OpTx$FX_DC$8 | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | IDE_ENABLE.D1 | 4975 | ? | 0 | 4096 | IDE_ENABLE | NULL | NULL | IDE_ENABLE.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | IDE_ENABLE.D2 | 4976 | ? | 0 | 6144 | IDE_ENABLE | NULL | NULL | IDE_ENABLE.SI | 2 | 9 | MC_SI_D2
SPPTERM | 4 | IV_FALSE | RW_IBUF | IV_FALSE | nAS_IBUF | IV_FALSE | IDE_ENABLE | IV_TRUE | $OpTx$FX_DC$24.UIM
OUTPUT_NODE_TYPE | 7 | 9 | MC_SI_EXPORT
SIGNAL | NODE | IDE_ENABLE.EXP | 5134 | ? | 0 | 0 | IDE_ENABLE | NULL | NULL | IDE_ENABLE.SI | 7 | 9 | MC_SI_EXPORT
SPPTERM | 14 | IV_FALSE | SHUT_UP<0> | IV_FALSE | BASEADR<1> | IV_FALSE | BASEADR<2> | IV_FALSE | A_23_IBUF | IV_FALSE | A_22_IBUF | IV_FALSE | A_31_IBUF | IV_FALSE | A_30_IBUF | IV_FALSE | A_29_IBUF | IV_FALSE | A_27_IBUF | IV_FALSE | A_25_IBUF | IV_FALSE | A_24_IBUF | IV_FALSE | A_28_IBUF | IV_FALSE | A_26_IBUF | IV_FALSE | $OpTx$FX_DC$8.UIM

SRFF_INSTANCE | IDE_ENABLE.REG | IDE_ENABLE | 0 | 3 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | IDE_ENABLE.D | 4974 | ? | 0 | 0 | IDE_ENABLE | NULL | NULL | IDE_ENABLE.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
NODE | clk_IBUF/FCLK- | 4657 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | clk_IBUF | 7 | 5 | II_FCLKINV
INPUT_NODE_TYPE | 3 | 8 | SRFF_R
NODE | FSR-IO_0 | 4672 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | reset_IBUF | 9 | 5 | II_FSRINV
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | IDE_ENABLE.Q | 4977 | ? | 0 | 0 | IDE_ENABLE | NULL | NULL | IDE_ENABLE.REG | 0 | 8 | SRFF_Q

INPUT_INSTANCE | 0 | 0 | NULL | SIZ_1_IBUF | RAMCtrl_COPY_0_COPY_0 | 16 | 1 | 1
INPUT_NODE_TYPE | 0 | 5 | II_IN
NODE | SIZ<1> | 4804 | PI | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | NULL | 0 | 100 | NOTYPE
OUTPUT_NODE_TYPE | 0 | 5 | II_IMUX
NODE | SIZ_1_IBUF | 4708 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | SIZ_1_IBUF | 0 | 5 | II_IMUX

INPUT_INSTANCE | 0 | 0 | NULL | SIZ_0_IBUF | RAMCtrl_COPY_0_COPY_0 | 16 | 1 | 1
INPUT_NODE_TYPE | 0 | 5 | II_IN
NODE | SIZ<0> | 4805 | PI | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | NULL | 0 | 100 | NOTYPE
OUTPUT_NODE_TYPE | 0 | 5 | II_IMUX
NODE | SIZ_0_IBUF | 4709 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | SIZ_0_IBUF | 0 | 5 | II_IMUX

INPUT_INSTANCE | 0 | 0 | NULL | A_18_IBUF | RAMCtrl_COPY_0_COPY_0 | 16 | 1 | 1
INPUT_NODE_TYPE | 0 | 5 | II_IN
NODE | A<18> | 4808 | PI | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | NULL | 0 | 100 | NOTYPE
OUTPUT_NODE_TYPE | 0 | 5 | II_IMUX
NODE | A_18_IBUF | 4712 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | A_18_IBUF | 0 | 5 | II_IMUX

INPUT_INSTANCE | 0 | 0 | NULL | A_17_IBUF | RAMCtrl_COPY_0_COPY_0 | 16 | 1 | 1
INPUT_NODE_TYPE | 0 | 5 | II_IN
NODE | A<17> | 4809 | PI | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | NULL | 0 | 100 | NOTYPE
OUTPUT_NODE_TYPE | 0 | 5 | II_IMUX
NODE | A_17_IBUF | 4713 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | A_17_IBUF | 0 | 5 | II_IMUX

INPUT_INSTANCE | 0 | 0 | NULL | A_16_IBUF | RAMCtrl_COPY_0_COPY_0 | 16 | 1 | 1
INPUT_NODE_TYPE | 0 | 5 | II_IN
NODE | A<16> | 4810 | PI | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | NULL | 0 | 100 | NOTYPE
OUTPUT_NODE_TYPE | 0 | 5 | II_IMUX
NODE | A_16_IBUF | 4714 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | A_16_IBUF | 0 | 5 | II_IMUX

INPUT_INSTANCE | 0 | 0 | NULL | A_23_IBUF | RAMCtrl_COPY_0_COPY_0 | 16 | 1 | 1
INPUT_NODE_TYPE | 0 | 5 | II_IN
NODE | A<23> | 4811 | PI | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | NULL | 0 | 100 | NOTYPE
OUTPUT_NODE_TYPE | 0 | 5 | II_IMUX
NODE | A_23_IBUF | 4715 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | A_23_IBUF | 0 | 5 | II_IMUX

INPUT_INSTANCE | 0 | 0 | NULL | A_22_IBUF | RAMCtrl_COPY_0_COPY_0 | 16 | 1 | 1
INPUT_NODE_TYPE | 0 | 5 | II_IN
NODE | A<22> | 4812 | PI | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | NULL | 0 | 100 | NOTYPE
OUTPUT_NODE_TYPE | 0 | 5 | II_IMUX
NODE | A_22_IBUF | 4716 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | A_22_IBUF | 0 | 5 | II_IMUX

INPUT_INSTANCE | 0 | 0 | NULL | A_19_IBUF | RAMCtrl_COPY_0_COPY_0 | 16 | 1 | 1
INPUT_NODE_TYPE | 0 | 5 | II_IN
NODE | A<19> | 4813 | PI | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | NULL | 0 | 100 | NOTYPE
OUTPUT_NODE_TYPE | 0 | 5 | II_IMUX
NODE | A_19_IBUF | 4717 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | A_19_IBUF | 0 | 5 | II_IMUX

INPUT_INSTANCE | 0 | 0 | NULL | A_31_IBUF | RAMCtrl_COPY_0_COPY_0 | 16 | 1 | 1
INPUT_NODE_TYPE | 0 | 5 | II_IN
NODE | A<31> | 4814 | PI | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | NULL | 0 | 100 | NOTYPE
OUTPUT_NODE_TYPE | 0 | 5 | II_IMUX
NODE | A_31_IBUF | 4718 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | A_31_IBUF | 0 | 5 | II_IMUX

INPUT_INSTANCE | 0 | 0 | NULL | A_30_IBUF | RAMCtrl_COPY_0_COPY_0 | 16 | 1 | 1
INPUT_NODE_TYPE | 0 | 5 | II_IN
NODE | A<30> | 4815 | PI | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | NULL | 0 | 100 | NOTYPE
OUTPUT_NODE_TYPE | 0 | 5 | II_IMUX
NODE | A_30_IBUF | 4719 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | A_30_IBUF | 0 | 5 | II_IMUX

INPUT_INSTANCE | 0 | 0 | NULL | A_29_IBUF | RAMCtrl_COPY_0_COPY_0 | 16 | 1 | 1
INPUT_NODE_TYPE | 0 | 5 | II_IN
NODE | A<29> | 4816 | PI | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | NULL | 0 | 100 | NOTYPE
OUTPUT_NODE_TYPE | 0 | 5 | II_IMUX
NODE | A_29_IBUF | 4720 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | A_29_IBUF | 0 | 5 | II_IMUX

INPUT_INSTANCE | 0 | 0 | NULL | A_27_IBUF | RAMCtrl_COPY_0_COPY_0 | 16 | 1 | 1
INPUT_NODE_TYPE | 0 | 5 | II_IN
NODE | A<27> | 4817 | PI | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | NULL | 0 | 100 | NOTYPE
OUTPUT_NODE_TYPE | 0 | 5 | II_IMUX
NODE | A_27_IBUF | 4721 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | A_27_IBUF | 0 | 5 | II_IMUX

INPUT_INSTANCE | 0 | 0 | NULL | A_25_IBUF | RAMCtrl_COPY_0_COPY_0 | 16 | 1 | 1
INPUT_NODE_TYPE | 0 | 5 | II_IN
NODE | A<25> | 4818 | PI | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | NULL | 0 | 100 | NOTYPE
OUTPUT_NODE_TYPE | 0 | 5 | II_IMUX
NODE | A_25_IBUF | 4722 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | A_25_IBUF | 0 | 5 | II_IMUX

INPUT_INSTANCE | 0 | 0 | NULL | A_24_IBUF | RAMCtrl_COPY_0_COPY_0 | 16 | 1 | 1
INPUT_NODE_TYPE | 0 | 5 | II_IN
NODE | A<24> | 4819 | PI | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | NULL | 0 | 100 | NOTYPE
OUTPUT_NODE_TYPE | 0 | 5 | II_IMUX
NODE | A_24_IBUF | 4723 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | A_24_IBUF | 0 | 5 | II_IMUX

INPUT_INSTANCE | 0 | 0 | NULL | A_28_IBUF | RAMCtrl_COPY_0_COPY_0 | 16 | 1 | 1
INPUT_NODE_TYPE | 0 | 5 | II_IN
NODE | A<28> | 4823 | PI | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | NULL | 0 | 100 | NOTYPE
OUTPUT_NODE_TYPE | 0 | 5 | II_IMUX
NODE | A_28_IBUF | 4727 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | A_28_IBUF | 0 | 5 | II_IMUX

INPUT_INSTANCE | 0 | 0 | NULL | A_26_IBUF | RAMCtrl_COPY_0_COPY_0 | 16 | 1 | 1
INPUT_NODE_TYPE | 0 | 5 | II_IN
NODE | A<26> | 4824 | PI | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | NULL | 0 | 100 | NOTYPE
OUTPUT_NODE_TYPE | 0 | 5 | II_IMUX
NODE | A_26_IBUF | 4728 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | A_26_IBUF | 0 | 5 | II_IMUX

INPUT_INSTANCE | 0 | 0 | NULL | A_20_IBUF | RAMCtrl_COPY_0_COPY_0 | 16 | 1 | 1
INPUT_NODE_TYPE | 0 | 5 | II_IN
NODE | A<20> | 4825 | PI | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | NULL | 0 | 100 | NOTYPE
OUTPUT_NODE_TYPE | 0 | 5 | II_IMUX
NODE | A_20_IBUF | 4729 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | A_20_IBUF | 0 | 5 | II_IMUX

INPUT_INSTANCE | 0 | 0 | NULL | A_21_IBUF | RAMCtrl_COPY_0_COPY_0 | 16 | 1 | 1
INPUT_NODE_TYPE | 0 | 5 | II_IN
NODE | A<21> | 4826 | PI | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | NULL | 0 | 100 | NOTYPE
OUTPUT_NODE_TYPE | 0 | 5 | II_IMUX
NODE | A_21_IBUF | 4730 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | A_21_IBUF | 0 | 5 | II_IMUX

MACROCELL_INSTANCE | OptxMapped | IO4_OBUF | RAMCtrl_COPY_0_COPY_0 | 2155872256 | 17 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | A_2_IBUF | 4711 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | A_2_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | $OpTx$FX_DC$24.UIM | 4794 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | $OpTx$FX_DC$24.Q | $OpTx$FX_DC$24 | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | IDE_ENABLE | 4703 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | IDE_ENABLE.Q | IDE_ENABLE | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | ROM_OUT_ENABLE_S | 4699 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | ROM_OUT_ENABLE_S.Q | ROM_OUT_ENABLE_S | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | SHUT_UP<0> | 4677 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | SHUT_UP<0>.Q | SHUT_UP<0> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | BASEADR_4MB<1> | 4687 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | BASEADR_4MB<1>.Q | BASEADR_4MB<1> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | A_22_IBUF | 4716 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | A_22_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | A_31_IBUF | 4718 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | A_31_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | A_30_IBUF | 4719 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | A_30_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | A_29_IBUF | 4720 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | A_29_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | A_27_IBUF | 4721 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | A_27_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | A_25_IBUF | 4722 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | A_25_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | A_24_IBUF | 4723 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | A_24_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | A_28_IBUF | 4727 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | A_28_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | A_26_IBUF | 4728 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | A_26_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | $OpTx$FX_DC$9.UIM | 4791 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | $OpTx$FX_DC$9.Q | $OpTx$FX_DC$9 | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | $OpTx$FX_DC$27.UIM | 4792 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | $OpTx$FX_DC$27.Q | $OpTx$FX_DC$27 | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 0 | 0 | MC_Q
NODE | IO4_OBUF | 4731 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | IO4_OBUF.Q | IO4_OBUF | 0 | 0 | MC_Q
OUTPUT_NODE_TYPE | 4 | 0 | MC_EXPORT
NODE | IO4_OBUF.EXP | 5131 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | IO4_OBUF.EXP | IO4_OBUF | 4 | 0 | MC_EXPORT

SIGNAL_INSTANCE | IO4_OBUF.SI | IO4_OBUF | 0 | 17 | 3
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | A_2_IBUF | 4711 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | A_2_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | $OpTx$FX_DC$24.UIM | 4794 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | $OpTx$FX_DC$24.Q | $OpTx$FX_DC$24 | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | IDE_ENABLE | 4703 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | IDE_ENABLE.Q | IDE_ENABLE | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | ROM_OUT_ENABLE_S | 4699 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | ROM_OUT_ENABLE_S.Q | ROM_OUT_ENABLE_S | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | SHUT_UP<0> | 4677 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | SHUT_UP<0>.Q | SHUT_UP<0> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | BASEADR_4MB<1> | 4687 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | BASEADR_4MB<1>.Q | BASEADR_4MB<1> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | A_22_IBUF | 4716 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | A_22_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | A_31_IBUF | 4718 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | A_31_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | A_30_IBUF | 4719 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | A_30_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | A_29_IBUF | 4720 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | A_29_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | A_27_IBUF | 4721 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | A_27_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | A_25_IBUF | 4722 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | A_25_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | A_24_IBUF | 4723 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | A_24_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | A_28_IBUF | 4727 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | A_28_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | A_26_IBUF | 4728 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | A_26_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | $OpTx$FX_DC$9.UIM | 4791 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | $OpTx$FX_DC$9.Q | $OpTx$FX_DC$9 | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | $OpTx$FX_DC$27.UIM | 4792 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | $OpTx$FX_DC$27.Q | $OpTx$FX_DC$27 | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | IO4_OBUF.D1 | 4979 | ? | 0 | 4096 | IO4_OBUF | NULL | NULL | IO4_OBUF.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | IO4_OBUF.D2 | 4980 | ? | 0 | 4096 | IO4_OBUF | NULL | NULL | IO4_OBUF.SI | 2 | 9 | MC_SI_D2
SPPTERM | 2 | IV_TRUE | IDE_ENABLE | IV_TRUE | A_2_IBUF
SPPTERM | 2 | IV_TRUE | A_2_IBUF | IV_FALSE | $OpTx$FX_DC$24.UIM
SPPTERM | 3 | IV_TRUE | ROM_OUT_ENABLE_S | IV_FALSE | IDE_ENABLE | IV_TRUE | $OpTx$FX_DC$24.UIM
OUTPUT_NODE_TYPE | 7 | 9 | MC_SI_EXPORT
SIGNAL | NODE | IO4_OBUF.EXP | 5118 | ? | 0 | 0 | IO4_OBUF | NULL | NULL | IO4_OBUF.SI | 7 | 9 | MC_SI_EXPORT
SPPTERM | 13 | IV_FALSE | SHUT_UP<0> | IV_FALSE | BASEADR_4MB<1> | IV_FALSE | A_22_IBUF | IV_FALSE | A_31_IBUF | IV_FALSE | A_30_IBUF | IV_FALSE | A_29_IBUF | IV_FALSE | A_27_IBUF | IV_FALSE | A_25_IBUF | IV_FALSE | A_24_IBUF | IV_FALSE | A_28_IBUF | IV_FALSE | A_26_IBUF | IV_FALSE | $OpTx$FX_DC$9.UIM | IV_FALSE | $OpTx$FX_DC$27.UIM

SRFF_INSTANCE | IO4_OBUF.REG | IO4_OBUF | 0 | 1 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | IO4_OBUF.D | 4978 | ? | 0 | 0 | IO4_OBUF | NULL | NULL | IO4_OBUF.XOR | 0 | 7 | ALU_F
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | IO4_OBUF.Q | 4981 | ? | 0 | 0 | IO4_OBUF | NULL | NULL | IO4_OBUF.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | Inv+OptxMapped | IO5_OBUF | RAMCtrl_COPY_0_COPY_0 | 2155872512 | 7 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | IDE_BASEADR<0> | 4691 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | IDE_BASEADR<0>.Q | IDE_BASEADR<0> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | A_16_IBUF | 4714 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | A_16_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | IDE_BASEADR<3> | 4694 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | IDE_BASEADR<3>.Q | IDE_BASEADR<3> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | A_19_IBUF | 4717 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | A_19_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | IDE_BASEADR<7> | 4698 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | IDE_BASEADR<7>.Q | IDE_BASEADR<7> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | A_23_IBUF | 4715 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | A_23_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | nCS1_OBUF.EXP | 5138 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | nCS1_OBUF.EXP | nCS1_OBUF | 4 | 0 | MC_EXPORT
OUTPUT_NODE_TYPE | 0 | 0 | MC_Q
NODE | IO5_OBUF | 4732 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | IO5_OBUF.Q | IO5_OBUF | 0 | 0 | MC_Q
OUTPUT_NODE_TYPE | 4 | 0 | MC_EXPORT
NODE | IO5_OBUF.EXP | 5137 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | IO5_OBUF.EXP | IO5_OBUF | 4 | 0 | MC_EXPORT

SIGNAL_INSTANCE | IO5_OBUF.SI | IO5_OBUF | 0 | 7 | 3
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | IDE_BASEADR<0> | 4691 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | IDE_BASEADR<0>.Q | IDE_BASEADR<0> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | A_16_IBUF | 4714 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | A_16_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | IDE_BASEADR<3> | 4694 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | IDE_BASEADR<3>.Q | IDE_BASEADR<3> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | A_19_IBUF | 4717 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | A_19_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | IDE_BASEADR<7> | 4698 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | IDE_BASEADR<7>.Q | IDE_BASEADR<7> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | A_23_IBUF | 4715 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | A_23_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | nCS1_OBUF.EXP | 5138 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | nCS1_OBUF.EXP | nCS1_OBUF | 4 | 0 | MC_EXPORT
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | IO5_OBUF.D1 | 4983 | ? | 0 | 4096 | IO5_OBUF | NULL | NULL | IO5_OBUF.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | IO5_OBUF.D2 | 4984 | ? | 0 | 4096 | IO5_OBUF | NULL | NULL | IO5_OBUF.SI | 2 | 9 | MC_SI_D2
SPPTERM | 1 | IV_TRUE | nCS1_OBUF.EXP
OUTPUT_NODE_TYPE | 7 | 9 | MC_SI_EXPORT
SIGNAL | NODE | IO5_OBUF.EXP | 5132 | ? | 0 | 0 | IO5_OBUF | NULL | NULL | IO5_OBUF.SI | 7 | 9 | MC_SI_EXPORT
SPPTERM | 2 | IV_TRUE | IDE_BASEADR<0> | IV_FALSE | A_16_IBUF
SPPTERM | 2 | IV_FALSE | IDE_BASEADR<0> | IV_TRUE | A_16_IBUF
SPPTERM | 2 | IV_FALSE | IDE_BASEADR<3> | IV_TRUE | A_19_IBUF
SPPTERM | 2 | IV_TRUE | IDE_BASEADR<7> | IV_FALSE | A_23_IBUF
SPPTERM | 2 | IV_FALSE | IDE_BASEADR<7> | IV_TRUE | A_23_IBUF

SRFF_INSTANCE | IO5_OBUF.REG | IO5_OBUF | 0 | 1 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | IO5_OBUF.D | 4982 | ? | 0 | 0 | IO5_OBUF | NULL | NULL | IO5_OBUF.XOR | 0 | 7 | ALU_F
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | IO5_OBUF.Q | 4985 | ? | 0 | 0 | IO5_OBUF | NULL | NULL | IO5_OBUF.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | OptxMapped | BYTE_0_OBUF | RAMCtrl_COPY_0_COPY_0 | 2155872256 | 13 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | RW_IBUF | 4675 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | RW_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | A_1_IBUF | 4704 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | A_1_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | SIZ_1_IBUF | 4708 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | SIZ_1_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | SIZ_0_IBUF | 4709 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | SIZ_0_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | A_0_IBUF | 4710 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | A_0_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | AUTO_CONFIG_DONE<0> | 4673 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | AUTO_CONFIG_DONE<0>.Q | AUTO_CONFIG_DONE<0> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | AUTO_CONFIG_DONE<1> | 4674 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | AUTO_CONFIG_DONE<1>.Q | AUTO_CONFIG_DONE<1> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | A_4_IBUF | 4705 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | A_4_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | A_6_IBUF | 4706 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | A_6_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | A_5_IBUF | 4707 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | A_5_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | A_2_IBUF | 4711 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | A_2_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | A_3_IBUF | 4725 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | A_3_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | $OpTx$FX_DC$41.UIM | 4788 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | $OpTx$FX_DC$41.Q | $OpTx$FX_DC$41 | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 0 | 0 | MC_Q
NODE | BYTE_0_OBUF | 4733 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | BYTE_0_OBUF.Q | BYTE_0_OBUF | 0 | 0 | MC_Q
OUTPUT_NODE_TYPE | 4 | 0 | MC_EXPORT
NODE | BYTE_0_OBUF.EXP | 5121 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | BYTE_0_OBUF.EXP | BYTE_0_OBUF | 4 | 0 | MC_EXPORT

SIGNAL_INSTANCE | BYTE_0_OBUF.SI | BYTE_0_OBUF | 0 | 13 | 3
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | RW_IBUF | 4675 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | RW_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | A_1_IBUF | 4704 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | A_1_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | SIZ_1_IBUF | 4708 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | SIZ_1_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | SIZ_0_IBUF | 4709 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | SIZ_0_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | A_0_IBUF | 4710 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | A_0_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | AUTO_CONFIG_DONE<0> | 4673 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | AUTO_CONFIG_DONE<0>.Q | AUTO_CONFIG_DONE<0> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | AUTO_CONFIG_DONE<1> | 4674 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | AUTO_CONFIG_DONE<1>.Q | AUTO_CONFIG_DONE<1> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | A_4_IBUF | 4705 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | A_4_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | A_6_IBUF | 4706 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | A_6_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | A_5_IBUF | 4707 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | A_5_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | A_2_IBUF | 4711 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | A_2_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | A_3_IBUF | 4725 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | A_3_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | $OpTx$FX_DC$41.UIM | 4788 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | $OpTx$FX_DC$41.Q | $OpTx$FX_DC$41 | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | BYTE_0_OBUF.D1 | 4987 | ? | 0 | 4096 | BYTE_0_OBUF | NULL | NULL | BYTE_0_OBUF.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | BYTE_0_OBUF.D2 | 4988 | ? | 0 | 4096 | BYTE_0_OBUF | NULL | NULL | BYTE_0_OBUF.SI | 2 | 9 | MC_SI_D2
SPPTERM | 4 | IV_FALSE | RW_IBUF | IV_FALSE | A_1_IBUF | IV_TRUE | SIZ_1_IBUF | IV_FALSE | SIZ_0_IBUF
SPPTERM | 4 | IV_FALSE | RW_IBUF | IV_FALSE | A_1_IBUF | IV_FALSE | SIZ_1_IBUF | IV_TRUE | SIZ_0_IBUF
SPPTERM | 4 | IV_FALSE | RW_IBUF | IV_FALSE | A_1_IBUF | IV_TRUE | SIZ_0_IBUF | IV_FALSE | A_0_IBUF
SPPTERM | 4 | IV_FALSE | RW_IBUF | IV_FALSE | SIZ_1_IBUF | IV_TRUE | SIZ_0_IBUF | IV_FALSE | A_0_IBUF
OUTPUT_NODE_TYPE | 7 | 9 | MC_SI_EXPORT
SIGNAL | NODE | BYTE_0_OBUF.EXP | 5108 | ? | 0 | 0 | BYTE_0_OBUF | NULL | NULL | BYTE_0_OBUF.SI | 7 | 9 | MC_SI_EXPORT
SPPTERM | 10 | IV_TRUE | AUTO_CONFIG_DONE<0> | IV_FALSE | AUTO_CONFIG_DONE<1> | IV_FALSE | A_1_IBUF | IV_FALSE | A_4_IBUF | IV_FALSE | A_6_IBUF | IV_TRUE | A_5_IBUF | IV_FALSE | A_0_IBUF | IV_TRUE | A_2_IBUF | IV_FALSE | A_3_IBUF | IV_FALSE | $OpTx$FX_DC$41.UIM

SRFF_INSTANCE | BYTE_0_OBUF.REG | BYTE_0_OBUF | 0 | 1 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | BYTE_0_OBUF.D | 4986 | ? | 0 | 0 | BYTE_0_OBUF | NULL | NULL | BYTE_0_OBUF.XOR | 0 | 7 | ALU_F
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | BYTE_0_OBUF.Q | 4989 | ? | 0 | 0 | BYTE_0_OBUF | NULL | NULL | BYTE_0_OBUF.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | OptxMapped | BYTE_1_OBUF | RAMCtrl_COPY_0_COPY_0 | 2155872256 | 10 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | RW_IBUF | 4675 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | RW_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | A_1_IBUF | 4704 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | A_1_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | A_0_IBUF | 4710 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | A_0_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | SIZ_1_IBUF | 4708 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | SIZ_1_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | SIZ_0_IBUF | 4709 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | SIZ_0_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | AUTO_CONFIG_DONE<0> | 4673 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | AUTO_CONFIG_DONE<0>.Q | AUTO_CONFIG_DONE<0> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | A_5_IBUF | 4707 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | A_5_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | $OpTx$FX_DC$18.UIM | 4786 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | $OpTx$FX_DC$18.Q | $OpTx$FX_DC$18 | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | AUTO_CONFIG_DONE<1> | 4674 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | AUTO_CONFIG_DONE<1>.Q | AUTO_CONFIG_DONE<1> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | A_2_IBUF | 4711 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | A_2_IBUF | 0 | 5 | II_IMUX
OUTPUT_NODE_TYPE | 0 | 0 | MC_Q
NODE | BYTE_1_OBUF | 4734 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | BYTE_1_OBUF.Q | BYTE_1_OBUF | 0 | 0 | MC_Q
OUTPUT_NODE_TYPE | 4 | 0 | MC_EXPORT
NODE | BYTE_1_OBUF.EXP | 5122 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | BYTE_1_OBUF.EXP | BYTE_1_OBUF | 4 | 0 | MC_EXPORT

SIGNAL_INSTANCE | BYTE_1_OBUF.SI | BYTE_1_OBUF | 0 | 10 | 3
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | RW_IBUF | 4675 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | RW_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | A_1_IBUF | 4704 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | A_1_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | A_0_IBUF | 4710 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | A_0_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | SIZ_1_IBUF | 4708 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | SIZ_1_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | SIZ_0_IBUF | 4709 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | SIZ_0_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | AUTO_CONFIG_DONE<0> | 4673 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | AUTO_CONFIG_DONE<0>.Q | AUTO_CONFIG_DONE<0> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | A_5_IBUF | 4707 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | A_5_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | $OpTx$FX_DC$18.UIM | 4786 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | $OpTx$FX_DC$18.Q | $OpTx$FX_DC$18 | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | AUTO_CONFIG_DONE<1> | 4674 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | AUTO_CONFIG_DONE<1>.Q | AUTO_CONFIG_DONE<1> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | A_2_IBUF | 4711 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | A_2_IBUF | 0 | 5 | II_IMUX
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | BYTE_1_OBUF.D1 | 4991 | ? | 0 | 4096 | BYTE_1_OBUF | NULL | NULL | BYTE_1_OBUF.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | BYTE_1_OBUF.D2 | 4992 | ? | 0 | 4096 | BYTE_1_OBUF | NULL | NULL | BYTE_1_OBUF.SI | 2 | 9 | MC_SI_D2
SPPTERM | 3 | IV_FALSE | RW_IBUF | IV_TRUE | A_1_IBUF | IV_TRUE | A_0_IBUF
SPPTERM | 4 | IV_FALSE | RW_IBUF | IV_FALSE | A_1_IBUF | IV_FALSE | SIZ_1_IBUF | IV_TRUE | SIZ_0_IBUF
SPPTERM | 5 | IV_FALSE | RW_IBUF | IV_FALSE | A_1_IBUF | IV_TRUE | SIZ_1_IBUF | IV_FALSE | SIZ_0_IBUF | IV_FALSE | A_0_IBUF
OUTPUT_NODE_TYPE | 7 | 9 | MC_SI_EXPORT
SIGNAL | NODE | BYTE_1_OBUF.EXP | 5109 | ? | 0 | 0 | BYTE_1_OBUF | NULL | NULL | BYTE_1_OBUF.SI | 7 | 9 | MC_SI_EXPORT
SPPTERM | 3 | IV_FALSE | AUTO_CONFIG_DONE<0> | IV_TRUE | A_5_IBUF | IV_FALSE | $OpTx$FX_DC$18.UIM
SPPTERM | 4 | IV_FALSE | AUTO_CONFIG_DONE<1> | IV_TRUE | A_5_IBUF | IV_FALSE | A_2_IBUF | IV_FALSE | $OpTx$FX_DC$18.UIM

SRFF_INSTANCE | BYTE_1_OBUF.REG | BYTE_1_OBUF | 0 | 1 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | BYTE_1_OBUF.D | 4990 | ? | 0 | 0 | BYTE_1_OBUF | NULL | NULL | BYTE_1_OBUF.XOR | 0 | 7 | ALU_F
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | BYTE_1_OBUF.Q | 4993 | ? | 0 | 0 | BYTE_1_OBUF | NULL | NULL | BYTE_1_OBUF.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | OptxMapped | BYTE_2_OBUF | RAMCtrl_COPY_0_COPY_0 | 2155872256 | 14 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | RW_IBUF | 4675 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | RW_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | SIZ_1_IBUF | 4708 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | SIZ_1_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | SIZ_0_IBUF | 4709 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | SIZ_0_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | A_0_IBUF | 4710 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | A_0_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | AUTO_CONFIG_DONE<0> | 4673 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | AUTO_CONFIG_DONE<0>.Q | AUTO_CONFIG_DONE<0> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | AUTO_CONFIG_DONE<1> | 4674 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | AUTO_CONFIG_DONE<1>.Q | AUTO_CONFIG_DONE<1> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | A_1_IBUF | 4704 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | A_1_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | A_4_IBUF | 4705 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | A_4_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | A_6_IBUF | 4706 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | A_6_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | A_2_IBUF | 4711 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | A_2_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | $OpTx$FX_DC$41.UIM | 4788 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | $OpTx$FX_DC$41.Q | $OpTx$FX_DC$41 | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | A_3_IBUF | 4725 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | A_3_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | A_5_IBUF | 4707 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | A_5_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DSACK_INT<0>.EXP | 5119 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | DSACK_INT<0>.EXP | DSACK_INT<0> | 4 | 0 | MC_EXPORT
OUTPUT_NODE_TYPE | 0 | 0 | MC_Q
NODE | BYTE_2_OBUF | 4735 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | BYTE_2_OBUF.Q | BYTE_2_OBUF | 0 | 0 | MC_Q
OUTPUT_NODE_TYPE | 4 | 0 | MC_EXPORT
NODE | BYTE_2_OBUF.EXP | 5120 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | BYTE_2_OBUF.EXP | BYTE_2_OBUF | 4 | 0 | MC_EXPORT

SIGNAL_INSTANCE | BYTE_2_OBUF.SI | BYTE_2_OBUF | 0 | 14 | 3
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | RW_IBUF | 4675 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | RW_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | SIZ_1_IBUF | 4708 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | SIZ_1_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | SIZ_0_IBUF | 4709 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | SIZ_0_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | A_0_IBUF | 4710 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | A_0_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | AUTO_CONFIG_DONE<0> | 4673 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | AUTO_CONFIG_DONE<0>.Q | AUTO_CONFIG_DONE<0> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | AUTO_CONFIG_DONE<1> | 4674 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | AUTO_CONFIG_DONE<1>.Q | AUTO_CONFIG_DONE<1> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | A_1_IBUF | 4704 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | A_1_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | A_4_IBUF | 4705 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | A_4_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | A_6_IBUF | 4706 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | A_6_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | A_2_IBUF | 4711 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | A_2_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | $OpTx$FX_DC$41.UIM | 4788 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | $OpTx$FX_DC$41.Q | $OpTx$FX_DC$41 | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | A_3_IBUF | 4725 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | A_3_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | A_5_IBUF | 4707 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | A_5_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DSACK_INT<0>.EXP | 5119 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | DSACK_INT<0>.EXP | DSACK_INT<0> | 4 | 0 | MC_EXPORT
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | BYTE_2_OBUF.D1 | 4995 | ? | 0 | 4096 | BYTE_2_OBUF | NULL | NULL | BYTE_2_OBUF.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | BYTE_2_OBUF.D2 | 4996 | ? | 0 | 4096 | BYTE_2_OBUF | NULL | NULL | BYTE_2_OBUF.SI | 2 | 9 | MC_SI_D2
SPPTERM | 1 | IV_TRUE | DSACK_INT<0>.EXP
SPPTERM | 4 | IV_FALSE | RW_IBUF | IV_FALSE | SIZ_1_IBUF | IV_TRUE | SIZ_0_IBUF | IV_FALSE | A_0_IBUF
OUTPUT_NODE_TYPE | 7 | 9 | MC_SI_EXPORT
SIGNAL | NODE | BYTE_2_OBUF.EXP | 5107 | ? | 0 | 0 | BYTE_2_OBUF | NULL | NULL | BYTE_2_OBUF.SI | 7 | 9 | MC_SI_EXPORT
SPPTERM | 8 | IV_TRUE | AUTO_CONFIG_DONE<0> | IV_FALSE | AUTO_CONFIG_DONE<1> | IV_TRUE | A_1_IBUF | IV_TRUE | A_4_IBUF | IV_FALSE | A_6_IBUF | IV_FALSE | A_0_IBUF | IV_TRUE | A_2_IBUF | IV_FALSE | $OpTx$FX_DC$41.UIM
SPPTERM | 8 | IV_FALSE | AUTO_CONFIG_DONE<1> | IV_TRUE | A_1_IBUF | IV_TRUE | A_4_IBUF | IV_FALSE | A_6_IBUF | IV_FALSE | A_0_IBUF | IV_TRUE | A_2_IBUF | IV_FALSE | A_3_IBUF | IV_FALSE | $OpTx$FX_DC$41.UIM
SPPTERM | 8 | IV_FALSE | AUTO_CONFIG_DONE<1> | IV_FALSE | A_4_IBUF | IV_TRUE | A_6_IBUF | IV_FALSE | A_5_IBUF | IV_FALSE | A_0_IBUF | IV_FALSE | A_2_IBUF | IV_FALSE | A_3_IBUF | IV_FALSE | $OpTx$FX_DC$41.UIM
SPPTERM | 9 | IV_TRUE | AUTO_CONFIG_DONE<0> | IV_FALSE | AUTO_CONFIG_DONE<1> | IV_FALSE | A_1_IBUF | IV_TRUE | A_4_IBUF | IV_FALSE | A_5_IBUF | IV_FALSE | A_0_IBUF | IV_FALSE | A_2_IBUF | IV_TRUE | A_3_IBUF | IV_FALSE | $OpTx$FX_DC$41.UIM

SRFF_INSTANCE | BYTE_2_OBUF.REG | BYTE_2_OBUF | 0 | 1 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | BYTE_2_OBUF.D | 4994 | ? | 0 | 0 | BYTE_2_OBUF | NULL | NULL | BYTE_2_OBUF.XOR | 0 | 7 | ALU_F
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | BYTE_2_OBUF.Q | 4997 | ? | 0 | 0 | BYTE_2_OBUF | NULL | NULL | BYTE_2_OBUF.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | OptxMapped | BYTE_3_OBUF | RAMCtrl_COPY_0_COPY_0 | 2155872256 | 10 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | AUTO_CONFIG_DONE<0> | 4673 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | AUTO_CONFIG_DONE<0>.Q | AUTO_CONFIG_DONE<0> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | A_1_IBUF | 4704 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | A_1_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | A_2_IBUF | 4711 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | A_2_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | $OpTx$FX_DC$18.UIM | 4786 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | $OpTx$FX_DC$18.Q | $OpTx$FX_DC$18 | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | A_4_IBUF | 4705 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | A_4_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | A_6_IBUF | 4706 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | A_6_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | AUTO_CONFIG_DONE<1> | 4674 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | AUTO_CONFIG_DONE<1>.Q | AUTO_CONFIG_DONE<1> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | A_3_IBUF | 4725 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | A_3_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | A_5_IBUF | 4707 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | A_5_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | $OpTx$FX_DC$22.EXP | 5124 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | $OpTx$FX_DC$22.EXP | $OpTx$FX_DC$22 | 4 | 0 | MC_EXPORT
OUTPUT_NODE_TYPE | 0 | 0 | MC_Q
NODE | BYTE_3_OBUF | 4736 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | BYTE_3_OBUF.Q | BYTE_3_OBUF | 0 | 0 | MC_Q
OUTPUT_NODE_TYPE | 4 | 0 | MC_EXPORT
NODE | BYTE_3_OBUF.EXP | 5123 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | BYTE_3_OBUF.EXP | BYTE_3_OBUF | 4 | 0 | MC_EXPORT

SIGNAL_INSTANCE | BYTE_3_OBUF.SI | BYTE_3_OBUF | 0 | 10 | 3
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | AUTO_CONFIG_DONE<0> | 4673 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | AUTO_CONFIG_DONE<0>.Q | AUTO_CONFIG_DONE<0> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | A_1_IBUF | 4704 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | A_1_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | A_2_IBUF | 4711 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | A_2_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | $OpTx$FX_DC$18.UIM | 4786 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | $OpTx$FX_DC$18.Q | $OpTx$FX_DC$18 | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | A_4_IBUF | 4705 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | A_4_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | A_6_IBUF | 4706 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | A_6_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | AUTO_CONFIG_DONE<1> | 4674 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | AUTO_CONFIG_DONE<1>.Q | AUTO_CONFIG_DONE<1> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | A_3_IBUF | 4725 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | A_3_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | A_5_IBUF | 4707 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | A_5_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | $OpTx$FX_DC$22.EXP | 5124 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | $OpTx$FX_DC$22.EXP | $OpTx$FX_DC$22 | 4 | 0 | MC_EXPORT
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | BYTE_3_OBUF.D1 | 4999 | ? | 0 | 4096 | BYTE_3_OBUF | NULL | NULL | BYTE_3_OBUF.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | BYTE_3_OBUF.D2 | 5000 | ? | 0 | 4096 | BYTE_3_OBUF | NULL | NULL | BYTE_3_OBUF.SI | 2 | 9 | MC_SI_D2
SPPTERM | 1 | IV_TRUE | $OpTx$FX_DC$22.EXP
OUTPUT_NODE_TYPE | 7 | 9 | MC_SI_EXPORT
SIGNAL | NODE | BYTE_3_OBUF.EXP | 5110 | ? | 0 | 0 | BYTE_3_OBUF | NULL | NULL | BYTE_3_OBUF.SI | 7 | 9 | MC_SI_EXPORT
SPPTERM | 4 | IV_FALSE | AUTO_CONFIG_DONE<0> | IV_FALSE | A_1_IBUF | IV_TRUE | A_2_IBUF | IV_FALSE | $OpTx$FX_DC$18.UIM
SPPTERM | 4 | IV_FALSE | AUTO_CONFIG_DONE<0> | IV_FALSE | A_4_IBUF | IV_FALSE | A_6_IBUF | IV_FALSE | $OpTx$FX_DC$18.UIM
SPPTERM | 4 | IV_FALSE | AUTO_CONFIG_DONE<1> | IV_TRUE | A_1_IBUF | IV_TRUE | A_3_IBUF | IV_FALSE | $OpTx$FX_DC$18.UIM
SPPTERM | 4 | IV_FALSE | AUTO_CONFIG_DONE<1> | IV_TRUE | A_4_IBUF | IV_TRUE | A_5_IBUF | IV_FALSE | $OpTx$FX_DC$18.UIM
SPPTERM | 5 | IV_FALSE | AUTO_CONFIG_DONE<1> | IV_FALSE | A_1_IBUF | IV_FALSE | A_6_IBUF | IV_FALSE | A_3_IBUF | IV_FALSE | $OpTx$FX_DC$18.UIM

SRFF_INSTANCE | BYTE_3_OBUF.REG | BYTE_3_OBUF | 0 | 1 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | BYTE_3_OBUF.D | 4998 | ? | 0 | 0 | BYTE_3_OBUF | NULL | NULL | BYTE_3_OBUF.XOR | 0 | 7 | ALU_F
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | BYTE_3_OBUF.Q | 5001 | ? | 0 | 0 | BYTE_3_OBUF | NULL | NULL | BYTE_3_OBUF.REG | 0 | 8 | SRFF_Q

INPUT_INSTANCE | 0 | 0 | NULL | IDE_A_0_OBUF | RAMCtrl_COPY_0_COPY_0 | 16 | 1 | 1
INPUT_NODE_TYPE | 0 | 5 | II_IN
NODE | A<9> | 4827 | PI | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | NULL | 0 | 100 | NOTYPE
OUTPUT_NODE_TYPE | 0 | 5 | II_IMUX
NODE | IDE_A_0_OBUF | 4737 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | IDE_A_0_OBUF | 0 | 5 | II_IMUX

MACROCELL_INSTANCE | OptxMapped | IDE_A_0_OBUF$BUF0 | RAMCtrl_COPY_0_COPY_0 | 2155872256 | 1 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | IDE_A_0_OBUF | 4737 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | IDE_A_0_OBUF | 0 | 5 | II_IMUX
OUTPUT_NODE_TYPE | 0 | 0 | MC_Q
NODE | IDE_A_0_OBUF$BUF0 | 4738 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | IDE_A_0_OBUF$BUF0.Q | IDE_A_0_OBUF$BUF0 | 0 | 0 | MC_Q

SIGNAL_INSTANCE | IDE_A_0_OBUF$BUF0.SI | IDE_A_0_OBUF$BUF0 | 0 | 1 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | IDE_A_0_OBUF | 4737 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | IDE_A_0_OBUF | 0 | 5 | II_IMUX
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | IDE_A_0_OBUF$BUF0.D1 | 5003 | ? | 0 | 4096 | IDE_A_0_OBUF$BUF0 | NULL | NULL | IDE_A_0_OBUF$BUF0.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | IDE_A_0_OBUF$BUF0.D2 | 5004 | ? | 0 | 4096 | IDE_A_0_OBUF$BUF0 | NULL | NULL | IDE_A_0_OBUF$BUF0.SI | 2 | 9 | MC_SI_D2
SPPTERM | 1 | IV_TRUE | IDE_A_0_OBUF

SRFF_INSTANCE | IDE_A_0_OBUF$BUF0.REG | IDE_A_0_OBUF$BUF0 | 0 | 1 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | IDE_A_0_OBUF$BUF0.D | 5002 | ? | 0 | 0 | IDE_A_0_OBUF$BUF0 | NULL | NULL | IDE_A_0_OBUF$BUF0.XOR | 0 | 7 | ALU_F
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | IDE_A_0_OBUF$BUF0.Q | 5005 | ? | 0 | 0 | IDE_A_0_OBUF$BUF0 | NULL | NULL | IDE_A_0_OBUF$BUF0.REG | 0 | 8 | SRFF_Q

INPUT_INSTANCE | 0 | 0 | NULL | IDE_A_1_OBUF | RAMCtrl_COPY_0_COPY_0 | 16 | 1 | 1
INPUT_NODE_TYPE | 0 | 5 | II_IN
NODE | A<10> | 4828 | PI | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | NULL | 0 | 100 | NOTYPE
OUTPUT_NODE_TYPE | 0 | 5 | II_IMUX
NODE | IDE_A_1_OBUF | 4739 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | IDE_A_1_OBUF | 0 | 5 | II_IMUX

MACROCELL_INSTANCE | OptxMapped | IDE_A_1_OBUF$BUF0 | RAMCtrl_COPY_0_COPY_0 | 2155872256 | 1 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | IDE_A_1_OBUF | 4739 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | IDE_A_1_OBUF | 0 | 5 | II_IMUX
OUTPUT_NODE_TYPE | 0 | 0 | MC_Q
NODE | IDE_A_1_OBUF$BUF0 | 4740 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | IDE_A_1_OBUF$BUF0.Q | IDE_A_1_OBUF$BUF0 | 0 | 0 | MC_Q

SIGNAL_INSTANCE | IDE_A_1_OBUF$BUF0.SI | IDE_A_1_OBUF$BUF0 | 0 | 1 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | IDE_A_1_OBUF | 4739 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | IDE_A_1_OBUF | 0 | 5 | II_IMUX
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | IDE_A_1_OBUF$BUF0.D1 | 5007 | ? | 0 | 4096 | IDE_A_1_OBUF$BUF0 | NULL | NULL | IDE_A_1_OBUF$BUF0.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | IDE_A_1_OBUF$BUF0.D2 | 5008 | ? | 0 | 4096 | IDE_A_1_OBUF$BUF0 | NULL | NULL | IDE_A_1_OBUF$BUF0.SI | 2 | 9 | MC_SI_D2
SPPTERM | 1 | IV_TRUE | IDE_A_1_OBUF

SRFF_INSTANCE | IDE_A_1_OBUF$BUF0.REG | IDE_A_1_OBUF$BUF0 | 0 | 1 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | IDE_A_1_OBUF$BUF0.D | 5006 | ? | 0 | 0 | IDE_A_1_OBUF$BUF0 | NULL | NULL | IDE_A_1_OBUF$BUF0.XOR | 0 | 7 | ALU_F
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | IDE_A_1_OBUF$BUF0.Q | 5009 | ? | 0 | 0 | IDE_A_1_OBUF$BUF0 | NULL | NULL | IDE_A_1_OBUF$BUF0.REG | 0 | 8 | SRFF_Q

INPUT_INSTANCE | 0 | 0 | NULL | IDE_A_2_OBUF | RAMCtrl_COPY_0_COPY_0 | 16 | 1 | 1
INPUT_NODE_TYPE | 0 | 5 | II_IN
NODE | A<11> | 4829 | PI | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | NULL | 0 | 100 | NOTYPE
OUTPUT_NODE_TYPE | 0 | 5 | II_IMUX
NODE | IDE_A_2_OBUF | 4741 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | IDE_A_2_OBUF | 0 | 5 | II_IMUX

MACROCELL_INSTANCE | OptxMapped | IDE_A_2_OBUF$BUF0 | RAMCtrl_COPY_0_COPY_0 | 2155872256 | 1 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | IDE_A_2_OBUF | 4741 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | IDE_A_2_OBUF | 0 | 5 | II_IMUX
OUTPUT_NODE_TYPE | 0 | 0 | MC_Q
NODE | IDE_A_2_OBUF$BUF0 | 4742 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | IDE_A_2_OBUF$BUF0.Q | IDE_A_2_OBUF$BUF0 | 0 | 0 | MC_Q

SIGNAL_INSTANCE | IDE_A_2_OBUF$BUF0.SI | IDE_A_2_OBUF$BUF0 | 0 | 1 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | IDE_A_2_OBUF | 4741 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | IDE_A_2_OBUF | 0 | 5 | II_IMUX
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | IDE_A_2_OBUF$BUF0.D1 | 5011 | ? | 0 | 4096 | IDE_A_2_OBUF$BUF0 | NULL | NULL | IDE_A_2_OBUF$BUF0.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | IDE_A_2_OBUF$BUF0.D2 | 5012 | ? | 0 | 4096 | IDE_A_2_OBUF$BUF0 | NULL | NULL | IDE_A_2_OBUF$BUF0.SI | 2 | 9 | MC_SI_D2
SPPTERM | 1 | IV_TRUE | IDE_A_2_OBUF

SRFF_INSTANCE | IDE_A_2_OBUF$BUF0.REG | IDE_A_2_OBUF$BUF0 | 0 | 1 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | IDE_A_2_OBUF$BUF0.D | 5010 | ? | 0 | 0 | IDE_A_2_OBUF$BUF0 | NULL | NULL | IDE_A_2_OBUF$BUF0.XOR | 0 | 7 | ALU_F
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | IDE_A_2_OBUF$BUF0.Q | 5013 | ? | 0 | 0 | IDE_A_2_OBUF$BUF0 | NULL | NULL | IDE_A_2_OBUF$BUF0.REG | 0 | 8 | SRFF_Q

INPUT_INSTANCE | 0 | 0 | NULL | A_12_IBUF | RAMCtrl_COPY_0_COPY_0 | 16 | 1 | 1
INPUT_NODE_TYPE | 0 | 5 | II_IN
NODE | A<12> | 4830 | PI | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | NULL | 0 | 100 | NOTYPE
OUTPUT_NODE_TYPE | 0 | 5 | II_IMUX
NODE | A_12_IBUF | 4743 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | A_12_IBUF | 0 | 5 | II_IMUX

MACROCELL_INSTANCE | OptxMapped | IDE_CS_0_OBUF | RAMCtrl_COPY_0_COPY_0 | 2155872256 | 1 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | A_12_IBUF | 4743 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | A_12_IBUF | 0 | 5 | II_IMUX
OUTPUT_NODE_TYPE | 0 | 0 | MC_Q
NODE | IDE_CS_0_OBUF | 4744 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | IDE_CS_0_OBUF.Q | IDE_CS_0_OBUF | 0 | 0 | MC_Q

SIGNAL_INSTANCE | IDE_CS_0_OBUF.SI | IDE_CS_0_OBUF | 0 | 1 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | A_12_IBUF | 4743 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | A_12_IBUF | 0 | 5 | II_IMUX
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | IDE_CS_0_OBUF.D1 | 5015 | ? | 0 | 4096 | IDE_CS_0_OBUF | NULL | NULL | IDE_CS_0_OBUF.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | IDE_CS_0_OBUF.D2 | 5016 | ? | 0 | 4096 | IDE_CS_0_OBUF | NULL | NULL | IDE_CS_0_OBUF.SI | 2 | 9 | MC_SI_D2
SPPTERM | 1 | IV_FALSE | A_12_IBUF

SRFF_INSTANCE | IDE_CS_0_OBUF.REG | IDE_CS_0_OBUF | 0 | 1 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | IDE_CS_0_OBUF.D | 5014 | ? | 0 | 0 | IDE_CS_0_OBUF | NULL | NULL | IDE_CS_0_OBUF.XOR | 0 | 7 | ALU_F
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | IDE_CS_0_OBUF.Q | 5017 | ? | 0 | 0 | IDE_CS_0_OBUF | NULL | NULL | IDE_CS_0_OBUF.REG | 0 | 8 | SRFF_Q

INPUT_INSTANCE | 0 | 0 | NULL | A_13_IBUF | RAMCtrl_COPY_0_COPY_0 | 16 | 1 | 1
INPUT_NODE_TYPE | 0 | 5 | II_IN
NODE | A<13> | 4831 | PI | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | NULL | 0 | 100 | NOTYPE
OUTPUT_NODE_TYPE | 0 | 5 | II_IMUX
NODE | A_13_IBUF | 4745 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | A_13_IBUF | 0 | 5 | II_IMUX

MACROCELL_INSTANCE | OptxMapped | IDE_CS_1_OBUF | RAMCtrl_COPY_0_COPY_0 | 2155872256 | 1 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | A_13_IBUF | 4745 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | A_13_IBUF | 0 | 5 | II_IMUX
OUTPUT_NODE_TYPE | 0 | 0 | MC_Q
NODE | IDE_CS_1_OBUF | 4746 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | IDE_CS_1_OBUF.Q | IDE_CS_1_OBUF | 0 | 0 | MC_Q

SIGNAL_INSTANCE | IDE_CS_1_OBUF.SI | IDE_CS_1_OBUF | 0 | 1 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | A_13_IBUF | 4745 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | A_13_IBUF | 0 | 5 | II_IMUX
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | IDE_CS_1_OBUF.D1 | 5019 | ? | 0 | 4096 | IDE_CS_1_OBUF | NULL | NULL | IDE_CS_1_OBUF.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | IDE_CS_1_OBUF.D2 | 5020 | ? | 0 | 4096 | IDE_CS_1_OBUF | NULL | NULL | IDE_CS_1_OBUF.SI | 2 | 9 | MC_SI_D2
SPPTERM | 1 | IV_FALSE | A_13_IBUF

SRFF_INSTANCE | IDE_CS_1_OBUF.REG | IDE_CS_1_OBUF | 0 | 1 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | IDE_CS_1_OBUF.D | 5018 | ? | 0 | 0 | IDE_CS_1_OBUF | NULL | NULL | IDE_CS_1_OBUF.XOR | 0 | 7 | ALU_F
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | IDE_CS_1_OBUF.Q | 5021 | ? | 0 | 0 | IDE_CS_1_OBUF | NULL | NULL | IDE_CS_1_OBUF.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | Inv+OptxMapped | IDE_R_OBUF | RAMCtrl_COPY_0_COPY_0 | 2155872512 | 4 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | RW_IBUF | 4675 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | RW_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | nAS_IBUF | 4700 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | nAS_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | IDE_ENABLE | 4703 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | IDE_ENABLE.Q | IDE_ENABLE | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | $OpTx$FX_DC$24.UIM | 4794 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | $OpTx$FX_DC$24.Q | $OpTx$FX_DC$24 | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 0 | 0 | MC_Q
NODE | IDE_R_OBUF | 4747 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | IDE_R_OBUF.Q | IDE_R_OBUF | 0 | 0 | MC_Q

SIGNAL_INSTANCE | IDE_R_OBUF.SI | IDE_R_OBUF | 0 | 4 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | RW_IBUF | 4675 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | RW_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | nAS_IBUF | 4700 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | nAS_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | IDE_ENABLE | 4703 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | IDE_ENABLE.Q | IDE_ENABLE | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | $OpTx$FX_DC$24.UIM | 4794 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | $OpTx$FX_DC$24.Q | $OpTx$FX_DC$24 | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | IDE_R_OBUF.D1 | 5023 | ? | 0 | 4096 | IDE_R_OBUF | NULL | NULL | IDE_R_OBUF.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | IDE_R_OBUF.D2 | 5024 | ? | 0 | 4096 | IDE_R_OBUF | NULL | NULL | IDE_R_OBUF.SI | 2 | 9 | MC_SI_D2
SPPTERM | 4 | IV_TRUE | RW_IBUF | IV_FALSE | nAS_IBUF | IV_TRUE | IDE_ENABLE | IV_TRUE | $OpTx$FX_DC$24.UIM

SRFF_INSTANCE | IDE_R_OBUF.REG | IDE_R_OBUF | 0 | 1 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | IDE_R_OBUF.D | 5022 | ? | 0 | 0 | IDE_R_OBUF | NULL | NULL | IDE_R_OBUF.XOR | 0 | 7 | ALU_F
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | IDE_R_OBUF.Q | 5025 | ? | 0 | 0 | IDE_R_OBUF | NULL | NULL | IDE_R_OBUF.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | Inv+OptxMapped | IDE_W_OBUF | RAMCtrl_COPY_0_COPY_0 | 2155872512 | 3 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | RW_IBUF | 4675 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | RW_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | nAS_IBUF | 4700 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | nAS_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | $OpTx$FX_DC$24.UIM | 4794 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | $OpTx$FX_DC$24.Q | $OpTx$FX_DC$24 | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 0 | 0 | MC_Q
NODE | IDE_W_OBUF | 4748 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | IDE_W_OBUF.Q | IDE_W_OBUF | 0 | 0 | MC_Q

SIGNAL_INSTANCE | IDE_W_OBUF.SI | IDE_W_OBUF | 0 | 3 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | RW_IBUF | 4675 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | RW_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | nAS_IBUF | 4700 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | nAS_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | $OpTx$FX_DC$24.UIM | 4794 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | $OpTx$FX_DC$24.Q | $OpTx$FX_DC$24 | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | IDE_W_OBUF.D1 | 5027 | ? | 0 | 4096 | IDE_W_OBUF | NULL | NULL | IDE_W_OBUF.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | IDE_W_OBUF.D2 | 5028 | ? | 0 | 4096 | IDE_W_OBUF | NULL | NULL | IDE_W_OBUF.SI | 2 | 9 | MC_SI_D2
SPPTERM | 3 | IV_FALSE | RW_IBUF | IV_FALSE | nAS_IBUF | IV_TRUE | $OpTx$FX_DC$24.UIM

SRFF_INSTANCE | IDE_W_OBUF.REG | IDE_W_OBUF | 0 | 1 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | IDE_W_OBUF.D | 5026 | ? | 0 | 0 | IDE_W_OBUF | NULL | NULL | IDE_W_OBUF.XOR | 0 | 7 | ALU_F
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | IDE_W_OBUF.Q | 5029 | ? | 0 | 0 | IDE_W_OBUF | NULL | NULL | IDE_W_OBUF.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | Inv+OptxMapped | INT2_OBUF | RAMCtrl_COPY_0_COPY_0 | 2155872512 | 2 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | IDE_ENABLE | 4703 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | IDE_ENABLE.Q | IDE_ENABLE | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | $OpTx$FX_DC$24.UIM | 4794 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | $OpTx$FX_DC$24.Q | $OpTx$FX_DC$24 | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 0 | 0 | MC_Q
NODE | INT2_OBUF$Q | 4749 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | INT2_OBUF.Q | INT2_OBUF | 0 | 0 | MC_Q

SIGNAL_INSTANCE | INT2_OBUF.SI | INT2_OBUF | 0 | 2 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | IDE_ENABLE | 4703 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | IDE_ENABLE.Q | IDE_ENABLE | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | $OpTx$FX_DC$24.UIM | 4794 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | $OpTx$FX_DC$24.Q | $OpTx$FX_DC$24 | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | INT2_OBUF.D1 | 5031 | ? | 0 | 4096 | INT2_OBUF | NULL | NULL | INT2_OBUF.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | INT2_OBUF.D2 | 5032 | ? | 0 | 4096 | INT2_OBUF | NULL | NULL | INT2_OBUF.SI | 2 | 9 | MC_SI_D2
SPPTERM | 2 | IV_FALSE | IDE_ENABLE | IV_TRUE | $OpTx$FX_DC$24.UIM

SRFF_INSTANCE | INT2_OBUF.REG | INT2_OBUF | 0 | 1 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | INT2_OBUF.D | 5030 | ? | 0 | 0 | INT2_OBUF | NULL | NULL | INT2_OBUF.XOR | 0 | 7 | ALU_F
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | INT2_OBUF.Q | 5033 | ? | 0 | 0 | INT2_OBUF | NULL | NULL | INT2_OBUF.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | Inv+OptxMapped | INT2_OBUF$BUF0 | RAMCtrl_COPY_0_COPY_0 | 2155872512 | 2 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | IDE_ENABLE | 4703 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | IDE_ENABLE.Q | IDE_ENABLE | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | $OpTx$FX_DC$24.UIM | 4794 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | $OpTx$FX_DC$24.Q | $OpTx$FX_DC$24 | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 0 | 0 | MC_Q
NODE | INT2_OBUF$BUF0 | 4750 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | INT2_OBUF$BUF0.Q | INT2_OBUF$BUF0 | 0 | 0 | MC_Q

SIGNAL_INSTANCE | INT2_OBUF$BUF0.SI | INT2_OBUF$BUF0 | 0 | 2 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | IDE_ENABLE | 4703 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | IDE_ENABLE.Q | IDE_ENABLE | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | $OpTx$FX_DC$24.UIM | 4794 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | $OpTx$FX_DC$24.Q | $OpTx$FX_DC$24 | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | INT2_OBUF$BUF0.D1 | 5035 | ? | 0 | 4096 | INT2_OBUF$BUF0 | NULL | NULL | INT2_OBUF$BUF0.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | INT2_OBUF$BUF0.D2 | 5036 | ? | 0 | 4096 | INT2_OBUF$BUF0 | NULL | NULL | INT2_OBUF$BUF0.SI | 2 | 9 | MC_SI_D2
SPPTERM | 2 | IV_FALSE | IDE_ENABLE | IV_TRUE | $OpTx$FX_DC$24.UIM

SRFF_INSTANCE | INT2_OBUF$BUF0.REG | INT2_OBUF$BUF0 | 0 | 1 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | INT2_OBUF$BUF0.D | 5034 | ? | 0 | 0 | INT2_OBUF$BUF0 | NULL | NULL | INT2_OBUF$BUF0.XOR | 0 | 7 | ALU_F
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | INT2_OBUF$BUF0.Q | 5037 | ? | 0 | 0 | INT2_OBUF$BUF0 | NULL | NULL | INT2_OBUF$BUF0.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | Inv+OptxMapped | nCS1_OBUF | RAMCtrl_COPY_0_COPY_0 | 2155872512 | 18 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | SHUT_UP<0> | 4677 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | SHUT_UP<0>.Q | SHUT_UP<0> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | BASEADR<1> | 4683 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | BASEADR<1>.Q | BASEADR<1> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | BASEADR<2> | 4685 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | BASEADR<2>.Q | BASEADR<2> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | A_23_IBUF | 4715 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | A_23_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | A_22_IBUF | 4716 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | A_22_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | A_31_IBUF | 4718 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | A_31_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | A_30_IBUF | 4719 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | A_30_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | A_29_IBUF | 4720 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | A_29_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | A_27_IBUF | 4721 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | A_27_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | A_25_IBUF | 4722 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | A_25_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | A_24_IBUF | 4723 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | A_24_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | A_28_IBUF | 4727 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | A_28_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | A_26_IBUF | 4728 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | A_26_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | $OpTx$FX_DC$8.UIM | 4790 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | $OpTx$FX_DC$8.Q | $OpTx$FX_DC$8 | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | IDE_ENABLE | 4703 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | IDE_ENABLE.Q | IDE_ENABLE | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | A_3_IBUF | 4725 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | A_3_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | $OpTx$FX_DC$24.UIM | 4794 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | $OpTx$FX_DC$24.Q | $OpTx$FX_DC$24 | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | IDE_ENABLE.EXP | 5139 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | IDE_ENABLE.EXP | IDE_ENABLE | 4 | 0 | MC_EXPORT
OUTPUT_NODE_TYPE | 0 | 0 | MC_Q
NODE | nCS1_OBUF | 4751 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | nCS1_OBUF.Q | nCS1_OBUF | 0 | 0 | MC_Q
OUTPUT_NODE_TYPE | 4 | 0 | MC_EXPORT
NODE | nCS1_OBUF.EXP | 5138 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | nCS1_OBUF.EXP | nCS1_OBUF | 4 | 0 | MC_EXPORT

SIGNAL_INSTANCE | nCS1_OBUF.SI | nCS1_OBUF | 0 | 18 | 3
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | SHUT_UP<0> | 4677 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | SHUT_UP<0>.Q | SHUT_UP<0> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | BASEADR<1> | 4683 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | BASEADR<1>.Q | BASEADR<1> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | BASEADR<2> | 4685 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | BASEADR<2>.Q | BASEADR<2> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | A_23_IBUF | 4715 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | A_23_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | A_22_IBUF | 4716 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | A_22_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | A_31_IBUF | 4718 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | A_31_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | A_30_IBUF | 4719 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | A_30_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | A_29_IBUF | 4720 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | A_29_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | A_27_IBUF | 4721 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | A_27_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | A_25_IBUF | 4722 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | A_25_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | A_24_IBUF | 4723 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | A_24_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | A_28_IBUF | 4727 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | A_28_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | A_26_IBUF | 4728 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | A_26_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | $OpTx$FX_DC$8.UIM | 4790 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | $OpTx$FX_DC$8.Q | $OpTx$FX_DC$8 | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | IDE_ENABLE | 4703 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | IDE_ENABLE.Q | IDE_ENABLE | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | A_3_IBUF | 4725 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | A_3_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | $OpTx$FX_DC$24.UIM | 4794 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | $OpTx$FX_DC$24.Q | $OpTx$FX_DC$24 | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | IDE_ENABLE.EXP | 5139 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | IDE_ENABLE.EXP | IDE_ENABLE | 4 | 0 | MC_EXPORT
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | nCS1_OBUF.D1 | 5039 | ? | 0 | 4096 | nCS1_OBUF | NULL | NULL | nCS1_OBUF.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | nCS1_OBUF.D2 | 5040 | ? | 0 | 4096 | nCS1_OBUF | NULL | NULL | nCS1_OBUF.SI | 2 | 9 | MC_SI_D2
SPPTERM | 1 | IV_TRUE | IDE_ENABLE.EXP
SPPTERM | 14 | IV_FALSE | SHUT_UP<0> | IV_TRUE | BASEADR<1> | IV_TRUE | BASEADR<2> | IV_TRUE | A_23_IBUF | IV_TRUE | A_22_IBUF | IV_FALSE | A_31_IBUF | IV_FALSE | A_30_IBUF | IV_FALSE | A_29_IBUF | IV_FALSE | A_27_IBUF | IV_FALSE | A_25_IBUF | IV_FALSE | A_24_IBUF | IV_FALSE | A_28_IBUF | IV_FALSE | A_26_IBUF | IV_FALSE | $OpTx$FX_DC$8.UIM
SPPTERM | 14 | IV_FALSE | SHUT_UP<0> | IV_TRUE | BASEADR<1> | IV_FALSE | BASEADR<2> | IV_FALSE | A_23_IBUF | IV_TRUE | A_22_IBUF | IV_FALSE | A_31_IBUF | IV_FALSE | A_30_IBUF | IV_FALSE | A_29_IBUF | IV_FALSE | A_27_IBUF | IV_FALSE | A_25_IBUF | IV_FALSE | A_24_IBUF | IV_FALSE | A_28_IBUF | IV_FALSE | A_26_IBUF | IV_FALSE | $OpTx$FX_DC$8.UIM
SPPTERM | 14 | IV_FALSE | SHUT_UP<0> | IV_FALSE | BASEADR<1> | IV_TRUE | BASEADR<2> | IV_TRUE | A_23_IBUF | IV_FALSE | A_22_IBUF | IV_FALSE | A_31_IBUF | IV_FALSE | A_30_IBUF | IV_FALSE | A_29_IBUF | IV_FALSE | A_27_IBUF | IV_FALSE | A_25_IBUF | IV_FALSE | A_24_IBUF | IV_FALSE | A_28_IBUF | IV_FALSE | A_26_IBUF | IV_FALSE | $OpTx$FX_DC$8.UIM
OUTPUT_NODE_TYPE | 7 | 9 | MC_SI_EXPORT
SIGNAL | NODE | nCS1_OBUF.EXP | 5133 | ? | 0 | 0 | nCS1_OBUF | NULL | NULL | nCS1_OBUF.SI | 7 | 9 | MC_SI_EXPORT
SPPTERM | 2 | IV_TRUE | IDE_ENABLE | IV_FALSE | A_3_IBUF
SPPTERM | 2 | IV_FALSE | A_3_IBUF | IV_FALSE | $OpTx$FX_DC$24.UIM

SRFF_INSTANCE | nCS1_OBUF.REG | nCS1_OBUF | 0 | 1 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | nCS1_OBUF.D | 5038 | ? | 0 | 0 | nCS1_OBUF | NULL | NULL | nCS1_OBUF.XOR | 0 | 7 | ALU_F
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | nCS1_OBUF.Q | 5041 | ? | 0 | 0 | nCS1_OBUF | NULL | NULL | nCS1_OBUF.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | Inv+OptxMapped | nCS2_OBUF | RAMCtrl_COPY_0_COPY_0 | 2155872512 | 18 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | SHUT_UP<0> | 4677 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | SHUT_UP<0>.Q | SHUT_UP<0> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | BASEADR_4MB<1> | 4687 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | BASEADR_4MB<1>.Q | BASEADR_4MB<1> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | A_22_IBUF | 4716 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | A_22_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | A_31_IBUF | 4718 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | A_31_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | A_30_IBUF | 4719 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | A_30_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | A_29_IBUF | 4720 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | A_29_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | A_27_IBUF | 4721 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | A_27_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | A_25_IBUF | 4722 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | A_25_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | A_24_IBUF | 4723 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | A_24_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | A_28_IBUF | 4727 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | A_28_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | A_26_IBUF | 4728 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | A_26_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | $OpTx$FX_DC$9.UIM | 4791 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | $OpTx$FX_DC$9.Q | $OpTx$FX_DC$9 | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | $OpTx$FX_DC$27.UIM | 4792 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | $OpTx$FX_DC$27.Q | $OpTx$FX_DC$27 | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | BASEADR<1> | 4683 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | BASEADR<1>.Q | BASEADR<1> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | BASEADR<2> | 4685 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | BASEADR<2>.Q | BASEADR<2> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | A_23_IBUF | 4715 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | A_23_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | $OpTx$FX_DC$8.UIM | 4790 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | $OpTx$FX_DC$8.Q | $OpTx$FX_DC$8 | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | IO4_OBUF.EXP | 5131 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | IO4_OBUF.EXP | IO4_OBUF | 4 | 0 | MC_EXPORT
OUTPUT_NODE_TYPE | 0 | 0 | MC_Q
NODE | nCS2_OBUF | 4752 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | nCS2_OBUF.Q | nCS2_OBUF | 0 | 0 | MC_Q
OUTPUT_NODE_TYPE | 4 | 0 | MC_EXPORT
NODE | nCS2_OBUF.EXP | 5130 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | nCS2_OBUF.EXP | nCS2_OBUF | 4 | 0 | MC_EXPORT

SIGNAL_INSTANCE | nCS2_OBUF.SI | nCS2_OBUF | 0 | 18 | 3
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | SHUT_UP<0> | 4677 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | SHUT_UP<0>.Q | SHUT_UP<0> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | BASEADR_4MB<1> | 4687 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | BASEADR_4MB<1>.Q | BASEADR_4MB<1> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | A_22_IBUF | 4716 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | A_22_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | A_31_IBUF | 4718 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | A_31_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | A_30_IBUF | 4719 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | A_30_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | A_29_IBUF | 4720 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | A_29_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | A_27_IBUF | 4721 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | A_27_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | A_25_IBUF | 4722 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | A_25_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | A_24_IBUF | 4723 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | A_24_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | A_28_IBUF | 4727 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | A_28_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | A_26_IBUF | 4728 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | A_26_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | $OpTx$FX_DC$9.UIM | 4791 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | $OpTx$FX_DC$9.Q | $OpTx$FX_DC$9 | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | $OpTx$FX_DC$27.UIM | 4792 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | $OpTx$FX_DC$27.Q | $OpTx$FX_DC$27 | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | BASEADR<1> | 4683 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | BASEADR<1>.Q | BASEADR<1> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | BASEADR<2> | 4685 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | BASEADR<2>.Q | BASEADR<2> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | A_23_IBUF | 4715 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | A_23_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | $OpTx$FX_DC$8.UIM | 4790 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | $OpTx$FX_DC$8.Q | $OpTx$FX_DC$8 | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | IO4_OBUF.EXP | 5131 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | IO4_OBUF.EXP | IO4_OBUF | 4 | 0 | MC_EXPORT
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | nCS2_OBUF.D1 | 5043 | ? | 0 | 4096 | nCS2_OBUF | NULL | NULL | nCS2_OBUF.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | nCS2_OBUF.D2 | 5044 | ? | 0 | 4096 | nCS2_OBUF | NULL | NULL | nCS2_OBUF.SI | 2 | 9 | MC_SI_D2
SPPTERM | 1 | IV_TRUE | IO4_OBUF.EXP
SPPTERM | 13 | IV_FALSE | SHUT_UP<0> | IV_TRUE | BASEADR_4MB<1> | IV_TRUE | A_22_IBUF | IV_FALSE | A_31_IBUF | IV_FALSE | A_30_IBUF | IV_FALSE | A_29_IBUF | IV_FALSE | A_27_IBUF | IV_FALSE | A_25_IBUF | IV_FALSE | A_24_IBUF | IV_FALSE | A_28_IBUF | IV_FALSE | A_26_IBUF | IV_FALSE | $OpTx$FX_DC$9.UIM | IV_FALSE | $OpTx$FX_DC$27.UIM
OUTPUT_NODE_TYPE | 7 | 9 | MC_SI_EXPORT
SIGNAL | NODE | nCS2_OBUF.EXP | 5117 | ? | 0 | 0 | nCS2_OBUF | NULL | NULL | nCS2_OBUF.SI | 7 | 9 | MC_SI_EXPORT
SPPTERM | 14 | IV_FALSE | SHUT_UP<0> | IV_TRUE | BASEADR<1> | IV_TRUE | BASEADR<2> | IV_TRUE | A_23_IBUF | IV_TRUE | A_22_IBUF | IV_FALSE | A_31_IBUF | IV_FALSE | A_30_IBUF | IV_FALSE | A_29_IBUF | IV_FALSE | A_27_IBUF | IV_FALSE | A_25_IBUF | IV_FALSE | A_24_IBUF | IV_FALSE | A_28_IBUF | IV_FALSE | A_26_IBUF | IV_FALSE | $OpTx$FX_DC$8.UIM
SPPTERM | 14 | IV_FALSE | SHUT_UP<0> | IV_TRUE | BASEADR<1> | IV_FALSE | BASEADR<2> | IV_FALSE | A_23_IBUF | IV_TRUE | A_22_IBUF | IV_FALSE | A_31_IBUF | IV_FALSE | A_30_IBUF | IV_FALSE | A_29_IBUF | IV_FALSE | A_27_IBUF | IV_FALSE | A_25_IBUF | IV_FALSE | A_24_IBUF | IV_FALSE | A_28_IBUF | IV_FALSE | A_26_IBUF | IV_FALSE | $OpTx$FX_DC$8.UIM
SPPTERM | 14 | IV_FALSE | SHUT_UP<0> | IV_FALSE | BASEADR<1> | IV_TRUE | BASEADR<2> | IV_TRUE | A_23_IBUF | IV_FALSE | A_22_IBUF | IV_FALSE | A_31_IBUF | IV_FALSE | A_30_IBUF | IV_FALSE | A_29_IBUF | IV_FALSE | A_27_IBUF | IV_FALSE | A_25_IBUF | IV_FALSE | A_24_IBUF | IV_FALSE | A_28_IBUF | IV_FALSE | A_26_IBUF | IV_FALSE | $OpTx$FX_DC$8.UIM
SPPTERM | 14 | IV_FALSE | SHUT_UP<0> | IV_FALSE | BASEADR<1> | IV_FALSE | BASEADR<2> | IV_FALSE | A_23_IBUF | IV_FALSE | A_22_IBUF | IV_FALSE | A_31_IBUF | IV_FALSE | A_30_IBUF | IV_FALSE | A_29_IBUF | IV_FALSE | A_27_IBUF | IV_FALSE | A_25_IBUF | IV_FALSE | A_24_IBUF | IV_FALSE | A_28_IBUF | IV_FALSE | A_26_IBUF | IV_FALSE | $OpTx$FX_DC$8.UIM

SRFF_INSTANCE | nCS2_OBUF.REG | nCS2_OBUF | 0 | 1 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | nCS2_OBUF.D | 5042 | ? | 0 | 0 | nCS2_OBUF | NULL | NULL | nCS2_OBUF.XOR | 0 | 7 | ALU_F
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | nCS2_OBUF.Q | 5045 | ? | 0 | 0 | nCS2_OBUF | NULL | NULL | nCS2_OBUF.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | Inv+OptxMapped | nOE_OBUF | RAMCtrl_COPY_0_COPY_0 | 2155872512 | 3 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | RW_IBUF | 4675 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | RW_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | nDS_IBUF | 4724 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | nDS_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | $OpTx$FX_DC$34.UIM | 4789 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | $OpTx$FX_DC$34.Q | $OpTx$FX_DC$34 | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 0 | 0 | MC_Q
NODE | nOE_OBUF | 4753 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | nOE_OBUF.Q | nOE_OBUF | 0 | 0 | MC_Q

SIGNAL_INSTANCE | nOE_OBUF.SI | nOE_OBUF | 0 | 3 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | RW_IBUF | 4675 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | RW_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | nDS_IBUF | 4724 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | nDS_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | $OpTx$FX_DC$34.UIM | 4789 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | $OpTx$FX_DC$34.Q | $OpTx$FX_DC$34 | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | nOE_OBUF.D1 | 5047 | ? | 0 | 4096 | nOE_OBUF | NULL | NULL | nOE_OBUF.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | nOE_OBUF.D2 | 5048 | ? | 0 | 4096 | nOE_OBUF | NULL | NULL | nOE_OBUF.SI | 2 | 9 | MC_SI_D2
SPPTERM | 3 | IV_TRUE | RW_IBUF | IV_FALSE | nDS_IBUF | IV_TRUE | $OpTx$FX_DC$34.UIM

SRFF_INSTANCE | nOE_OBUF.REG | nOE_OBUF | 0 | 1 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | nOE_OBUF.D | 5046 | ? | 0 | 0 | nOE_OBUF | NULL | NULL | nOE_OBUF.XOR | 0 | 7 | ALU_F
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | nOE_OBUF.Q | 5049 | ? | 0 | 0 | nOE_OBUF | NULL | NULL | nOE_OBUF.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | OptxMapped | nRAM_SEL_OBUF | RAMCtrl_COPY_0_COPY_0 | 2155872256 | 3 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | $OpTx$FX_DC$34.UIM | 4789 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | $OpTx$FX_DC$34.Q | $OpTx$FX_DC$34 | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | AUTO_CONFIG/AUTO_CONFIG_D2.UIM | 4793 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | AUTO_CONFIG/AUTO_CONFIG_D2.Q | AUTO_CONFIG/AUTO_CONFIG_D2 | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | $OpTx$FX_DC$24.UIM | 4794 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | $OpTx$FX_DC$24.Q | $OpTx$FX_DC$24 | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 0 | 0 | MC_Q
NODE | nRAM_SEL_OBUF | 4754 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | nRAM_SEL_OBUF.Q | nRAM_SEL_OBUF | 0 | 0 | MC_Q
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | MY_CYCLE_or0000 | 4755 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | nRAM_SEL_OBUF.Q | nRAM_SEL_OBUF | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | nRAM_SEL_OBUF.SI | nRAM_SEL_OBUF | 0 | 3 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | $OpTx$FX_DC$34.UIM | 4789 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | $OpTx$FX_DC$34.Q | $OpTx$FX_DC$34 | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | AUTO_CONFIG/AUTO_CONFIG_D2.UIM | 4793 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | AUTO_CONFIG/AUTO_CONFIG_D2.Q | AUTO_CONFIG/AUTO_CONFIG_D2 | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | $OpTx$FX_DC$24.UIM | 4794 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | $OpTx$FX_DC$24.Q | $OpTx$FX_DC$24 | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | nRAM_SEL_OBUF.D1 | 5051 | ? | 0 | 4096 | nRAM_SEL_OBUF | NULL | NULL | nRAM_SEL_OBUF.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | nRAM_SEL_OBUF.D2 | 5052 | ? | 0 | 4096 | nRAM_SEL_OBUF | NULL | NULL | nRAM_SEL_OBUF.SI | 2 | 9 | MC_SI_D2
SPPTERM | 3 | IV_FALSE | $OpTx$FX_DC$34.UIM | IV_FALSE | AUTO_CONFIG/AUTO_CONFIG_D2.UIM | IV_FALSE | $OpTx$FX_DC$24.UIM

SRFF_INSTANCE | nRAM_SEL_OBUF.REG | nRAM_SEL_OBUF | 0 | 1 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | nRAM_SEL_OBUF.D | 5050 | ? | 0 | 0 | nRAM_SEL_OBUF | NULL | NULL | nRAM_SEL_OBUF.XOR | 0 | 7 | ALU_F
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | nRAM_SEL_OBUF.Q | 5053 | ? | 0 | 0 | nRAM_SEL_OBUF | NULL | NULL | nRAM_SEL_OBUF.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | Inv+OptxMapped | nWE_OBUF | RAMCtrl_COPY_0_COPY_0 | 2155872512 | 12 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | RW_IBUF | 4675 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | RW_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | nDS_IBUF | 4724 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | nDS_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | $OpTx$FX_DC$34.UIM | 4789 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | $OpTx$FX_DC$34.Q | $OpTx$FX_DC$34 | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | AUTO_CONFIG_DONE<0> | 4673 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | AUTO_CONFIG_DONE<0>.Q | AUTO_CONFIG_DONE<0> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | A_1_IBUF | 4704 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | A_1_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | A_6_IBUF | 4706 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | A_6_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | A_5_IBUF | 4707 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | A_5_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | $OpTx$FX_DC$18.UIM | 4786 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | $OpTx$FX_DC$18.Q | $OpTx$FX_DC$18 | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | A_4_IBUF | 4705 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | A_4_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | A_2_IBUF | 4711 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | A_2_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | AUTO_CONFIG_DONE<1> | 4674 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | AUTO_CONFIG_DONE<1>.Q | AUTO_CONFIG_DONE<1> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | A_3_IBUF | 4725 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | A_3_IBUF | 0 | 5 | II_IMUX
OUTPUT_NODE_TYPE | 0 | 0 | MC_Q
NODE | nWE_OBUF | 4756 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | nWE_OBUF.Q | nWE_OBUF | 0 | 0 | MC_Q
OUTPUT_NODE_TYPE | 4 | 0 | MC_EXPORT
NODE | nWE_OBUF.EXP | 5126 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | nWE_OBUF.EXP | nWE_OBUF | 4 | 0 | MC_EXPORT

SIGNAL_INSTANCE | nWE_OBUF.SI | nWE_OBUF | 0 | 12 | 3
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | RW_IBUF | 4675 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | RW_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | nDS_IBUF | 4724 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | nDS_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | $OpTx$FX_DC$34.UIM | 4789 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | $OpTx$FX_DC$34.Q | $OpTx$FX_DC$34 | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | AUTO_CONFIG_DONE<0> | 4673 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | AUTO_CONFIG_DONE<0>.Q | AUTO_CONFIG_DONE<0> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | A_1_IBUF | 4704 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | A_1_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | A_6_IBUF | 4706 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | A_6_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | A_5_IBUF | 4707 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | A_5_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | $OpTx$FX_DC$18.UIM | 4786 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | $OpTx$FX_DC$18.Q | $OpTx$FX_DC$18 | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | A_4_IBUF | 4705 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | A_4_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | A_2_IBUF | 4711 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | A_2_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | AUTO_CONFIG_DONE<1> | 4674 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | AUTO_CONFIG_DONE<1>.Q | AUTO_CONFIG_DONE<1> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | A_3_IBUF | 4725 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | A_3_IBUF | 0 | 5 | II_IMUX
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | nWE_OBUF.D1 | 5055 | ? | 0 | 4096 | nWE_OBUF | NULL | NULL | nWE_OBUF.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | nWE_OBUF.D2 | 5056 | ? | 0 | 4096 | nWE_OBUF | NULL | NULL | nWE_OBUF.SI | 2 | 9 | MC_SI_D2
SPPTERM | 3 | IV_FALSE | RW_IBUF | IV_FALSE | nDS_IBUF | IV_TRUE | $OpTx$FX_DC$34.UIM
OUTPUT_NODE_TYPE | 7 | 9 | MC_SI_EXPORT
SIGNAL | NODE | nWE_OBUF.EXP | 5113 | ? | 0 | 0 | nWE_OBUF | NULL | NULL | nWE_OBUF.SI | 7 | 9 | MC_SI_EXPORT
SPPTERM | 5 | IV_FALSE | AUTO_CONFIG_DONE<0> | IV_TRUE | A_1_IBUF | IV_FALSE | A_6_IBUF | IV_FALSE | A_5_IBUF | IV_FALSE | $OpTx$FX_DC$18.UIM
SPPTERM | 5 | IV_FALSE | AUTO_CONFIG_DONE<0> | IV_FALSE | A_1_IBUF | IV_FALSE | A_4_IBUF | IV_TRUE | A_2_IBUF | IV_FALSE | $OpTx$FX_DC$18.UIM
SPPTERM | 6 | IV_TRUE | AUTO_CONFIG_DONE<0> | IV_FALSE | AUTO_CONFIG_DONE<1> | IV_FALSE | A_6_IBUF | IV_FALSE | A_5_IBUF | IV_FALSE | A_3_IBUF | IV_FALSE | $OpTx$FX_DC$18.UIM

SRFF_INSTANCE | nWE_OBUF.REG | nWE_OBUF | 0 | 1 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | nWE_OBUF.D | 5054 | ? | 0 | 0 | nWE_OBUF | NULL | NULL | nWE_OBUF.XOR | 0 | 7 | ALU_F
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | nWE_OBUF.Q | 5057 | ? | 0 | 0 | nWE_OBUF | NULL | NULL | nWE_OBUF.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | FbkInv+Merge+OptxMapped | STERM_OBUF | RAMCtrl_COPY_0_COPY_0 | 2155907072 | 0 | 1
OUTPUT_NODE_TYPE | 0 | 0 | MC_Q
NODE | STERM_OBUF$Q | 4757 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | STERM_OBUF.Q | STERM_OBUF | 0 | 0 | MC_Q

SIGNAL_INSTANCE | STERM_OBUF.SI | STERM_OBUF | 0 | 0 | 2
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | STERM_OBUF.D1 | 5059 | ? | 0 | 4096 | STERM_OBUF | NULL | NULL | STERM_OBUF.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | STERM_OBUF.D2 | 5060 | ? | 0 | 4096 | STERM_OBUF | NULL | NULL | STERM_OBUF.SI | 2 | 9 | MC_SI_D2
SPPTERM | 0 | IV_DC

SRFF_INSTANCE | STERM_OBUF.REG | STERM_OBUF | 0 | 1 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | STERM_OBUF.D | 5058 | ? | 0 | 0 | STERM_OBUF | NULL | NULL | STERM_OBUF.XOR | 0 | 7 | ALU_F
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | STERM_OBUF.Q | 5061 | ? | 0 | 0 | STERM_OBUF | NULL | NULL | STERM_OBUF.REG | 0 | 8 | SRFF_Q

OUTPUT_INSTANCE | 0 | D<0> | RAMCtrl_COPY_0_COPY_0 | 7 | 2 | 1
INPUT_NODE_TYPE | 0 | 6 | OI_IN
NODE | Mtridata_Dout<0> | 4658 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | Mtridata_Dout<0>.Q | Mtridata_Dout<0> | 0 | 0 | MC_Q
INPUT_NODE_TYPE | 2 | 6 | OI_OE
NODE | Mtridata_Dout<0>$OE | 4660 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | Mtridata_Dout<0>.BUFOE.OUT | Mtridata_Dout<0> | 2 | 0 | MC_OE
OUTPUT_NODE_TYPE | 0 | 6 | OI_OUT
NODE | D<0> | 4758 | PIPO | 0 | 64 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | D<0> | 0 | 6 | OI_OUT

OUTPUT_INSTANCE | 0 | D<1> | RAMCtrl_COPY_0_COPY_0 | 7 | 2 | 1
INPUT_NODE_TYPE | 0 | 6 | OI_IN
NODE | Mtridata_Dout<1> | 4661 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | Mtridata_Dout<1>.Q | Mtridata_Dout<1> | 0 | 0 | MC_Q
INPUT_NODE_TYPE | 2 | 6 | OI_OE
NODE | Mtridata_Dout<1>$OE | 4663 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | Mtridata_Dout<1>.BUFOE.OUT | Mtridata_Dout<1> | 2 | 0 | MC_OE
OUTPUT_NODE_TYPE | 0 | 6 | OI_OUT
NODE | D<1> | 4759 | PIPO | 0 | 64 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | D<1> | 0 | 6 | OI_OUT

OUTPUT_INSTANCE | 0 | D<2> | RAMCtrl_COPY_0_COPY_0 | 7 | 2 | 1
INPUT_NODE_TYPE | 0 | 6 | OI_IN
NODE | Mtridata_Dout<2> | 4664 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | Mtridata_Dout<2>.Q | Mtridata_Dout<2> | 0 | 0 | MC_Q
INPUT_NODE_TYPE | 2 | 6 | OI_OE
NODE | Mtridata_Dout<2>$OE | 4666 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | Mtridata_Dout<2>.BUFOE.OUT | Mtridata_Dout<2> | 2 | 0 | MC_OE
OUTPUT_NODE_TYPE | 0 | 6 | OI_OUT
NODE | D<2> | 4760 | PIPO | 0 | 64 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | D<2> | 0 | 6 | OI_OUT

OUTPUT_INSTANCE | 0 | D<3> | RAMCtrl_COPY_0_COPY_0 | 7 | 2 | 1
INPUT_NODE_TYPE | 0 | 6 | OI_IN
NODE | Mtridata_Dout<3> | 4667 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | Mtridata_Dout<3>.Q | Mtridata_Dout<3> | 0 | 0 | MC_Q
INPUT_NODE_TYPE | 2 | 6 | OI_OE
NODE | Mtridata_Dout<3>$OE | 4669 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | Mtridata_Dout<3>.BUFOE.OUT | Mtridata_Dout<3> | 2 | 0 | MC_OE
OUTPUT_NODE_TYPE | 0 | 6 | OI_OUT
NODE | D<3> | 4761 | PIPO | 0 | 64 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | D<3> | 0 | 6 | OI_OUT

OUTPUT_INSTANCE | 0 | DSACK<1> | RAMCtrl_COPY_0_COPY_0 | 7 | 2 | 1
INPUT_NODE_TYPE | 0 | 6 | OI_IN
NODE | DSACK_INT<1> | 4670 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | DSACK_INT<1>.Q | DSACK_INT<1> | 0 | 0 | MC_Q
INPUT_NODE_TYPE | 2 | 6 | OI_OE
NODE | DSACK_INT<1>$OE | 4671 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | DSACK_INT<1>.BUFOE.OUT | DSACK_INT<1> | 2 | 0 | MC_OE
OUTPUT_NODE_TYPE | 0 | 6 | OI_OUT
NODE | DSACK<1> | 4762 | PO | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | DSACK<1> | 0 | 6 | OI_OUT

OUTPUT_INSTANCE | 0 | DSACK<0> | RAMCtrl_COPY_0_COPY_0 | 7 | 2 | 1
INPUT_NODE_TYPE | 0 | 6 | OI_IN
NODE | DSACK_INT<0> | 4701 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | DSACK_INT<0>.Q | DSACK_INT<0> | 0 | 0 | MC_Q
INPUT_NODE_TYPE | 2 | 6 | OI_OE
NODE | DSACK_INT<0>$OE | 4702 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | DSACK_INT<0>.BUFOE.OUT | DSACK_INT<0> | 2 | 0 | MC_OE
OUTPUT_NODE_TYPE | 0 | 6 | OI_OUT
NODE | DSACK<0> | 4763 | PO | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | DSACK<0> | 0 | 6 | OI_OUT

OUTPUT_INSTANCE | 0 | IO4 | RAMCtrl_COPY_0_COPY_0 | 7 | 1 | 1
INPUT_NODE_TYPE | 0 | 6 | OI_IN
NODE | IO4_OBUF | 4731 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | IO4_OBUF.Q | IO4_OBUF | 0 | 0 | MC_Q
OUTPUT_NODE_TYPE | 0 | 6 | OI_OUT
NODE | IO4 | 4764 | PO | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | IO4 | 0 | 6 | OI_OUT

OUTPUT_INSTANCE | 0 | IO5 | RAMCtrl_COPY_0_COPY_0 | 7 | 1 | 1
INPUT_NODE_TYPE | 0 | 6 | OI_IN
NODE | IO5_OBUF | 4732 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | IO5_OBUF.Q | IO5_OBUF | 0 | 0 | MC_Q
OUTPUT_NODE_TYPE | 0 | 6 | OI_OUT
NODE | IO5 | 4765 | PO | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | IO5 | 0 | 6 | OI_OUT

OUTPUT_INSTANCE | 0 | BYTE<0> | RAMCtrl_COPY_0_COPY_0 | 7 | 1 | 1
INPUT_NODE_TYPE | 0 | 6 | OI_IN
NODE | BYTE_0_OBUF | 4733 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | BYTE_0_OBUF.Q | BYTE_0_OBUF | 0 | 0 | MC_Q
OUTPUT_NODE_TYPE | 0 | 6 | OI_OUT
NODE | BYTE<0> | 4766 | PO | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | BYTE<0> | 0 | 6 | OI_OUT

OUTPUT_INSTANCE | 0 | BYTE<1> | RAMCtrl_COPY_0_COPY_0 | 7 | 1 | 1
INPUT_NODE_TYPE | 0 | 6 | OI_IN
NODE | BYTE_1_OBUF | 4734 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | BYTE_1_OBUF.Q | BYTE_1_OBUF | 0 | 0 | MC_Q
OUTPUT_NODE_TYPE | 0 | 6 | OI_OUT
NODE | BYTE<1> | 4767 | PO | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | BYTE<1> | 0 | 6 | OI_OUT

OUTPUT_INSTANCE | 0 | BYTE<2> | RAMCtrl_COPY_0_COPY_0 | 7 | 1 | 1
INPUT_NODE_TYPE | 0 | 6 | OI_IN
NODE | BYTE_2_OBUF | 4735 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | BYTE_2_OBUF.Q | BYTE_2_OBUF | 0 | 0 | MC_Q
OUTPUT_NODE_TYPE | 0 | 6 | OI_OUT
NODE | BYTE<2> | 4768 | PO | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | BYTE<2> | 0 | 6 | OI_OUT

OUTPUT_INSTANCE | 0 | BYTE<3> | RAMCtrl_COPY_0_COPY_0 | 7 | 1 | 1
INPUT_NODE_TYPE | 0 | 6 | OI_IN
NODE | BYTE_3_OBUF | 4736 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | BYTE_3_OBUF.Q | BYTE_3_OBUF | 0 | 0 | MC_Q
OUTPUT_NODE_TYPE | 0 | 6 | OI_OUT
NODE | BYTE<3> | 4769 | PO | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | BYTE<3> | 0 | 6 | OI_OUT

OUTPUT_INSTANCE | 0 | IDE_A<0> | RAMCtrl_COPY_0_COPY_0 | 7 | 1 | 1
INPUT_NODE_TYPE | 0 | 6 | OI_IN
NODE | IDE_A_0_OBUF$BUF0 | 4738 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | IDE_A_0_OBUF$BUF0.Q | IDE_A_0_OBUF$BUF0 | 0 | 0 | MC_Q
OUTPUT_NODE_TYPE | 0 | 6 | OI_OUT
NODE | IDE_A<0> | 4770 | PO | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | IDE_A<0> | 0 | 6 | OI_OUT

OUTPUT_INSTANCE | 0 | IDE_A<1> | RAMCtrl_COPY_0_COPY_0 | 7 | 1 | 1
INPUT_NODE_TYPE | 0 | 6 | OI_IN
NODE | IDE_A_1_OBUF$BUF0 | 4740 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | IDE_A_1_OBUF$BUF0.Q | IDE_A_1_OBUF$BUF0 | 0 | 0 | MC_Q
OUTPUT_NODE_TYPE | 0 | 6 | OI_OUT
NODE | IDE_A<1> | 4771 | PO | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | IDE_A<1> | 0 | 6 | OI_OUT

OUTPUT_INSTANCE | 0 | IDE_A<2> | RAMCtrl_COPY_0_COPY_0 | 7 | 1 | 1
INPUT_NODE_TYPE | 0 | 6 | OI_IN
NODE | IDE_A_2_OBUF$BUF0 | 4742 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | IDE_A_2_OBUF$BUF0.Q | IDE_A_2_OBUF$BUF0 | 0 | 0 | MC_Q
OUTPUT_NODE_TYPE | 0 | 6 | OI_OUT
NODE | IDE_A<2> | 4772 | PO | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | IDE_A<2> | 0 | 6 | OI_OUT

OUTPUT_INSTANCE | 0 | IDE_CS<0> | RAMCtrl_COPY_0_COPY_0 | 7 | 1 | 1
INPUT_NODE_TYPE | 0 | 6 | OI_IN
NODE | IDE_CS_0_OBUF | 4744 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | IDE_CS_0_OBUF.Q | IDE_CS_0_OBUF | 0 | 0 | MC_Q
OUTPUT_NODE_TYPE | 0 | 6 | OI_OUT
NODE | IDE_CS<0> | 4773 | PO | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | IDE_CS<0> | 0 | 6 | OI_OUT

OUTPUT_INSTANCE | 0 | IDE_CS<1> | RAMCtrl_COPY_0_COPY_0 | 7 | 1 | 1
INPUT_NODE_TYPE | 0 | 6 | OI_IN
NODE | IDE_CS_1_OBUF | 4746 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | IDE_CS_1_OBUF.Q | IDE_CS_1_OBUF | 0 | 0 | MC_Q
OUTPUT_NODE_TYPE | 0 | 6 | OI_OUT
NODE | IDE_CS<1> | 4774 | PO | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | IDE_CS<1> | 0 | 6 | OI_OUT

OUTPUT_INSTANCE | 0 | IDE_R | RAMCtrl_COPY_0_COPY_0 | 7 | 1 | 1
INPUT_NODE_TYPE | 0 | 6 | OI_IN
NODE | IDE_R_OBUF | 4747 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | IDE_R_OBUF.Q | IDE_R_OBUF | 0 | 0 | MC_Q
OUTPUT_NODE_TYPE | 0 | 6 | OI_OUT
NODE | IDE_R | 4775 | PO | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | IDE_R | 0 | 6 | OI_OUT

OUTPUT_INSTANCE | 0 | IDE_W | RAMCtrl_COPY_0_COPY_0 | 7 | 1 | 1
INPUT_NODE_TYPE | 0 | 6 | OI_IN
NODE | IDE_W_OBUF | 4748 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | IDE_W_OBUF.Q | IDE_W_OBUF | 0 | 0 | MC_Q
OUTPUT_NODE_TYPE | 0 | 6 | OI_OUT
NODE | IDE_W | 4776 | PO | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | IDE_W | 0 | 6 | OI_OUT

OUTPUT_INSTANCE | 0 | ROM_ENABLE | RAMCtrl_COPY_0_COPY_0 | 7 | 1 | 1
INPUT_NODE_TYPE | 0 | 6 | OI_IN
NODE | INT2_OBUF$Q | 4749 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | INT2_OBUF.Q | INT2_OBUF | 0 | 0 | MC_Q
OUTPUT_NODE_TYPE | 0 | 6 | OI_OUT
NODE | ROM_ENABLE | 4777 | PO | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | ROM_ENABLE | 0 | 6 | OI_OUT

OUTPUT_INSTANCE | 0 | INT2 | RAMCtrl_COPY_0_COPY_0 | 7 | 1 | 1
INPUT_NODE_TYPE | 0 | 6 | OI_IN
NODE | INT2_OBUF$BUF0 | 4750 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | INT2_OBUF$BUF0.Q | INT2_OBUF$BUF0 | 0 | 0 | MC_Q
OUTPUT_NODE_TYPE | 0 | 6 | OI_OUT
NODE | INT2 | 4778 | PO | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | INT2 | 0 | 6 | OI_OUT

OUTPUT_INSTANCE | 0 | nCS1 | RAMCtrl_COPY_0_COPY_0 | 7 | 1 | 1
INPUT_NODE_TYPE | 0 | 6 | OI_IN
NODE | nCS1_OBUF | 4751 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | nCS1_OBUF.Q | nCS1_OBUF | 0 | 0 | MC_Q
OUTPUT_NODE_TYPE | 0 | 6 | OI_OUT
NODE | nCS1 | 4779 | PO | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | nCS1 | 0 | 6 | OI_OUT

OUTPUT_INSTANCE | 0 | nCS2 | RAMCtrl_COPY_0_COPY_0 | 7 | 1 | 1
INPUT_NODE_TYPE | 0 | 6 | OI_IN
NODE | nCS2_OBUF | 4752 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | nCS2_OBUF.Q | nCS2_OBUF | 0 | 0 | MC_Q
OUTPUT_NODE_TYPE | 0 | 6 | OI_OUT
NODE | nCS2 | 4780 | PO | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | nCS2 | 0 | 6 | OI_OUT

OUTPUT_INSTANCE | 0 | nOE | RAMCtrl_COPY_0_COPY_0 | 7 | 1 | 1
INPUT_NODE_TYPE | 0 | 6 | OI_IN
NODE | nOE_OBUF | 4753 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | nOE_OBUF.Q | nOE_OBUF | 0 | 0 | MC_Q
OUTPUT_NODE_TYPE | 0 | 6 | OI_OUT
NODE | nOE | 4781 | PO | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | nOE | 0 | 6 | OI_OUT

OUTPUT_INSTANCE | 0 | nRAM_SEL | RAMCtrl_COPY_0_COPY_0 | 7 | 1 | 1
INPUT_NODE_TYPE | 0 | 6 | OI_IN
NODE | nRAM_SEL_OBUF | 4754 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | nRAM_SEL_OBUF.Q | nRAM_SEL_OBUF | 0 | 0 | MC_Q
OUTPUT_NODE_TYPE | 0 | 6 | OI_OUT
NODE | nRAM_SEL | 4782 | PO | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | nRAM_SEL | 0 | 6 | OI_OUT

OUTPUT_INSTANCE | 0 | nWE | RAMCtrl_COPY_0_COPY_0 | 7 | 1 | 1
INPUT_NODE_TYPE | 0 | 6 | OI_IN
NODE | nWE_OBUF | 4756 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | nWE_OBUF.Q | nWE_OBUF | 0 | 0 | MC_Q
OUTPUT_NODE_TYPE | 0 | 6 | OI_OUT
NODE | nWE | 4783 | PO | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | nWE | 0 | 6 | OI_OUT

OUTPUT_INSTANCE | 0 | STERM | RAMCtrl_COPY_0_COPY_0 | 7 | 1 | 1
INPUT_NODE_TYPE | 0 | 6 | OI_IN
NODE | STERM_OBUF$Q | 4757 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | STERM_OBUF.Q | STERM_OBUF | 0 | 0 | MC_Q
OUTPUT_NODE_TYPE | 0 | 6 | OI_OUT
NODE | STERM | 4784 | PO | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | STERM | 0 | 6 | OI_OUT

MACROCELL_INSTANCE | SoftPfbk | $OpTx$FX_DC$7 | RAMCtrl_COPY_0_COPY_0 | 2181038080 | 3 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | $OpTx$FX_DC$18.UIM | 4786 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | $OpTx$FX_DC$18.Q | $OpTx$FX_DC$18 | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | AUTO_CONFIG_DONE<0> | 4673 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | AUTO_CONFIG_DONE<0>.Q | AUTO_CONFIG_DONE<0> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | AUTO_CONFIG_DONE<1> | 4674 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | AUTO_CONFIG_DONE<1>.Q | AUTO_CONFIG_DONE<1> | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | $OpTx$FX_DC$7.UIM | 4785 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | $OpTx$FX_DC$7.Q | $OpTx$FX_DC$7 | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | $OpTx$FX_DC$7.SI | $OpTx$FX_DC$7 | 0 | 3 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | $OpTx$FX_DC$18.UIM | 4786 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | $OpTx$FX_DC$18.Q | $OpTx$FX_DC$18 | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | AUTO_CONFIG_DONE<0> | 4673 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | AUTO_CONFIG_DONE<0>.Q | AUTO_CONFIG_DONE<0> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | AUTO_CONFIG_DONE<1> | 4674 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | AUTO_CONFIG_DONE<1>.Q | AUTO_CONFIG_DONE<1> | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | $OpTx$FX_DC$7.D1 | 5063 | ? | 0 | 4096 | $OpTx$FX_DC$7 | NULL | NULL | $OpTx$FX_DC$7.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | $OpTx$FX_DC$7.D2 | 5064 | ? | 0 | 4096 | $OpTx$FX_DC$7 | NULL | NULL | $OpTx$FX_DC$7.SI | 2 | 9 | MC_SI_D2
SPPTERM | 1 | IV_TRUE | $OpTx$FX_DC$18.UIM
SPPTERM | 2 | IV_TRUE | AUTO_CONFIG_DONE<0> | IV_TRUE | AUTO_CONFIG_DONE<1>

SRFF_INSTANCE | $OpTx$FX_DC$7.REG | $OpTx$FX_DC$7 | 0 | 1 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | $OpTx$FX_DC$7.D | 5062 | ? | 0 | 0 | $OpTx$FX_DC$7 | NULL | NULL | $OpTx$FX_DC$7.XOR | 0 | 7 | ALU_F
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | $OpTx$FX_DC$7.Q | 5065 | ? | 0 | 0 | $OpTx$FX_DC$7 | NULL | NULL | $OpTx$FX_DC$7.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | SoftPfbk | $OpTx$FX_DC$18 | RAMCtrl_COPY_0_COPY_0 | 2181038080 | 6 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | A_1_IBUF | 4704 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | A_1_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | A_4_IBUF | 4705 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | A_4_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | A_6_IBUF | 4706 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | A_6_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | A_5_IBUF | 4707 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | A_5_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | A_0_IBUF | 4710 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | A_0_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | A_3_IBUF | 4725 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | A_3_IBUF | 0 | 5 | II_IMUX
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | $OpTx$FX_DC$18.UIM | 4786 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | $OpTx$FX_DC$18.Q | $OpTx$FX_DC$18 | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | $OpTx$FX_DC$18.SI | $OpTx$FX_DC$18 | 0 | 6 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | A_1_IBUF | 4704 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | A_1_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | A_4_IBUF | 4705 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | A_4_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | A_6_IBUF | 4706 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | A_6_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | A_5_IBUF | 4707 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | A_5_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | A_0_IBUF | 4710 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | A_0_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | A_3_IBUF | 4725 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | A_3_IBUF | 0 | 5 | II_IMUX
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | $OpTx$FX_DC$18.D1 | 5067 | ? | 0 | 4096 | $OpTx$FX_DC$18 | NULL | NULL | $OpTx$FX_DC$18.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | $OpTx$FX_DC$18.D2 | 5068 | ? | 0 | 4096 | $OpTx$FX_DC$18 | NULL | NULL | $OpTx$FX_DC$18.SI | 2 | 9 | MC_SI_D2
SPPTERM | 6 | IV_FALSE | A_1_IBUF | IV_FALSE | A_4_IBUF | IV_TRUE | A_6_IBUF | IV_FALSE | A_5_IBUF | IV_FALSE | A_0_IBUF | IV_TRUE | A_3_IBUF

SRFF_INSTANCE | $OpTx$FX_DC$18.REG | $OpTx$FX_DC$18 | 0 | 1 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | $OpTx$FX_DC$18.D | 5066 | ? | 0 | 0 | $OpTx$FX_DC$18 | NULL | NULL | $OpTx$FX_DC$18.XOR | 0 | 7 | ALU_F
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | $OpTx$FX_DC$18.Q | 5069 | ? | 0 | 0 | $OpTx$FX_DC$18 | NULL | NULL | $OpTx$FX_DC$18.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | SoftPfbk | $OpTx$FX_DC$22 | RAMCtrl_COPY_0_COPY_0 | 2181038080 | 8 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | AUTO_CONFIG_DONE<0> | 4673 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | AUTO_CONFIG_DONE<0>.Q | AUTO_CONFIG_DONE<0> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | A_3_IBUF | 4725 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | A_3_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | A_0_IBUF | 4710 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | A_0_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | $OpTx$FX_DC$7.UIM | 4785 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | $OpTx$FX_DC$7.Q | $OpTx$FX_DC$7 | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | A_6_IBUF | 4706 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | A_6_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | A_2_IBUF | 4711 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | A_2_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | RW_IBUF | 4675 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | RW_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | A_1_IBUF | 4704 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | A_1_IBUF | 0 | 5 | II_IMUX
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | $OpTx$FX_DC$22.UIM | 4787 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | $OpTx$FX_DC$22.Q | $OpTx$FX_DC$22 | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 4 | 0 | MC_EXPORT
NODE | $OpTx$FX_DC$22.EXP | 5124 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | $OpTx$FX_DC$22.EXP | $OpTx$FX_DC$22 | 4 | 0 | MC_EXPORT

SIGNAL_INSTANCE | $OpTx$FX_DC$22.SI | $OpTx$FX_DC$22 | 0 | 8 | 3
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | AUTO_CONFIG_DONE<0> | 4673 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | AUTO_CONFIG_DONE<0>.Q | AUTO_CONFIG_DONE<0> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | A_3_IBUF | 4725 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | A_3_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | A_0_IBUF | 4710 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | A_0_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | $OpTx$FX_DC$7.UIM | 4785 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | $OpTx$FX_DC$7.Q | $OpTx$FX_DC$7 | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | A_6_IBUF | 4706 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | A_6_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | A_2_IBUF | 4711 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | A_2_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | RW_IBUF | 4675 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | RW_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | A_1_IBUF | 4704 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | A_1_IBUF | 0 | 5 | II_IMUX
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | $OpTx$FX_DC$22.D1 | 5071 | ? | 0 | 4096 | $OpTx$FX_DC$22 | NULL | NULL | $OpTx$FX_DC$22.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | $OpTx$FX_DC$22.D2 | 5072 | ? | 0 | 4096 | $OpTx$FX_DC$22 | NULL | NULL | $OpTx$FX_DC$22.SI | 2 | 9 | MC_SI_D2
SPPTERM | 2 | IV_FALSE | AUTO_CONFIG_DONE<0> | IV_TRUE | A_3_IBUF
SPPTERM | 2 | IV_TRUE | A_0_IBUF | IV_FALSE | $OpTx$FX_DC$7.UIM
SPPTERM | 3 | IV_TRUE | A_6_IBUF | IV_TRUE | A_2_IBUF | IV_FALSE | $OpTx$FX_DC$7.UIM
OUTPUT_NODE_TYPE | 7 | 9 | MC_SI_EXPORT
SIGNAL | NODE | $OpTx$FX_DC$22.EXP | 5111 | ? | 0 | 0 | $OpTx$FX_DC$22 | NULL | NULL | $OpTx$FX_DC$22.SI | 7 | 9 | MC_SI_EXPORT
SPPTERM | 2 | IV_FALSE | RW_IBUF | IV_TRUE | A_1_IBUF
SPPTERM | 2 | IV_FALSE | RW_IBUF | IV_TRUE | A_0_IBUF

SRFF_INSTANCE | $OpTx$FX_DC$22.REG | $OpTx$FX_DC$22 | 0 | 1 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | $OpTx$FX_DC$22.D | 5070 | ? | 0 | 0 | $OpTx$FX_DC$22 | NULL | NULL | $OpTx$FX_DC$22.XOR | 0 | 7 | ALU_F
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | $OpTx$FX_DC$22.Q | 5073 | ? | 0 | 0 | $OpTx$FX_DC$22 | NULL | NULL | $OpTx$FX_DC$22.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | SoftPfbk | $OpTx$FX_DC$41 | RAMCtrl_COPY_0_COPY_0 | 2181038080 | 10 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | AUTO_CONFIG_DONE<0> | 4673 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | AUTO_CONFIG_DONE<0>.Q | AUTO_CONFIG_DONE<0> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | A_5_IBUF | 4707 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | A_5_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | AUTO_CONFIG_DONE<1> | 4674 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | AUTO_CONFIG_DONE<1>.Q | AUTO_CONFIG_DONE<1> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | A_1_IBUF | 4704 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | A_1_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | A_6_IBUF | 4706 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | A_6_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | A_4_IBUF | 4705 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | A_4_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | $OpTx$FX_DC$7.UIM | 4785 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | $OpTx$FX_DC$7.Q | $OpTx$FX_DC$7 | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | A_2_IBUF | 4711 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | A_2_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | A_3_IBUF | 4725 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | A_3_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | $OpTx$FX_DC$18.UIM | 4786 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | $OpTx$FX_DC$18.Q | $OpTx$FX_DC$18 | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | $OpTx$FX_DC$41.UIM | 4788 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | $OpTx$FX_DC$41.Q | $OpTx$FX_DC$41 | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 4 | 0 | MC_EXPORT
NODE | $OpTx$FX_DC$41.EXP | 5127 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | $OpTx$FX_DC$41.EXP | $OpTx$FX_DC$41 | 4 | 0 | MC_EXPORT

SIGNAL_INSTANCE | $OpTx$FX_DC$41.SI | $OpTx$FX_DC$41 | 0 | 10 | 3
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | AUTO_CONFIG_DONE<0> | 4673 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | AUTO_CONFIG_DONE<0>.Q | AUTO_CONFIG_DONE<0> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | A_5_IBUF | 4707 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | A_5_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | AUTO_CONFIG_DONE<1> | 4674 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | AUTO_CONFIG_DONE<1>.Q | AUTO_CONFIG_DONE<1> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | A_1_IBUF | 4704 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | A_1_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | A_6_IBUF | 4706 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | A_6_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | A_4_IBUF | 4705 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | A_4_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | $OpTx$FX_DC$7.UIM | 4785 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | $OpTx$FX_DC$7.Q | $OpTx$FX_DC$7 | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | A_2_IBUF | 4711 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | A_2_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | A_3_IBUF | 4725 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | A_3_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | $OpTx$FX_DC$18.UIM | 4786 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | $OpTx$FX_DC$18.Q | $OpTx$FX_DC$18 | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | $OpTx$FX_DC$41.D1 | 5075 | ? | 0 | 4096 | $OpTx$FX_DC$41 | NULL | NULL | $OpTx$FX_DC$41.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | $OpTx$FX_DC$41.D2 | 5076 | ? | 0 | 4096 | $OpTx$FX_DC$41 | NULL | NULL | $OpTx$FX_DC$41.SI | 2 | 9 | MC_SI_D2
SPPTERM | 2 | IV_FALSE | AUTO_CONFIG_DONE<0> | IV_TRUE | A_5_IBUF
SPPTERM | 3 | IV_FALSE | AUTO_CONFIG_DONE<0> | IV_FALSE | A_1_IBUF | IV_FALSE | A_6_IBUF
SPPTERM | 3 | IV_FALSE | AUTO_CONFIG_DONE<1> | IV_TRUE | A_1_IBUF | IV_TRUE | A_5_IBUF
SPPTERM | 3 | IV_TRUE | A_4_IBUF | IV_TRUE | A_6_IBUF | IV_FALSE | $OpTx$FX_DC$7.UIM
OUTPUT_NODE_TYPE | 7 | 9 | MC_SI_EXPORT
SIGNAL | NODE | $OpTx$FX_DC$41.EXP | 5114 | ? | 0 | 0 | $OpTx$FX_DC$41 | NULL | NULL | $OpTx$FX_DC$41.SI | 7 | 9 | MC_SI_EXPORT
SPPTERM | 6 | IV_TRUE | AUTO_CONFIG_DONE<0> | IV_FALSE | AUTO_CONFIG_DONE<1> | IV_TRUE | A_4_IBUF | IV_FALSE | A_2_IBUF | IV_FALSE | A_3_IBUF | IV_FALSE | $OpTx$FX_DC$18.UIM

SRFF_INSTANCE | $OpTx$FX_DC$41.REG | $OpTx$FX_DC$41 | 0 | 1 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | $OpTx$FX_DC$41.D | 5074 | ? | 0 | 0 | $OpTx$FX_DC$41 | NULL | NULL | $OpTx$FX_DC$41.XOR | 0 | 7 | ALU_F
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | $OpTx$FX_DC$41.Q | 5077 | ? | 0 | 0 | $OpTx$FX_DC$41 | NULL | NULL | $OpTx$FX_DC$41.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | SoftPfbk | $OpTx$FX_DC$34 | RAMCtrl_COPY_0_COPY_0 | 2181038080 | 23 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | SHUT_UP<0> | 4677 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | SHUT_UP<0>.Q | SHUT_UP<0> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | BASEADR_4MB<1> | 4687 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | BASEADR_4MB<1>.Q | BASEADR_4MB<1> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | A_22_IBUF | 4716 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | A_22_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | A_31_IBUF | 4718 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | A_31_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | A_30_IBUF | 4719 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | A_30_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | A_29_IBUF | 4720 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | A_29_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | A_27_IBUF | 4721 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | A_27_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | A_25_IBUF | 4722 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | A_25_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | A_24_IBUF | 4723 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | A_24_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | A_28_IBUF | 4727 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | A_28_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | A_26_IBUF | 4728 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | A_26_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | $OpTx$FX_DC$9.UIM | 4791 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | $OpTx$FX_DC$9.Q | $OpTx$FX_DC$9 | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | $OpTx$FX_DC$27.UIM | 4792 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | $OpTx$FX_DC$27.Q | $OpTx$FX_DC$27 | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | AUTO_CONFIG_DONE<0> | 4673 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | AUTO_CONFIG_DONE<0>.Q | AUTO_CONFIG_DONE<0> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | A_4_IBUF | 4705 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | A_4_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | A_6_IBUF | 4706 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | A_6_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | A_2_IBUF | 4711 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | A_2_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | $OpTx$FX_DC$18.UIM | 4786 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | $OpTx$FX_DC$18.Q | $OpTx$FX_DC$18 | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | AUTO_CONFIG_DONE<1> | 4674 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | AUTO_CONFIG_DONE<1>.Q | AUTO_CONFIG_DONE<1> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | A_1_IBUF | 4704 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | A_1_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | A_3_IBUF | 4725 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | A_3_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | A_5_IBUF | 4707 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | A_5_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | nCS2_OBUF.EXP | 5130 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | nCS2_OBUF.EXP | nCS2_OBUF | 4 | 0 | MC_EXPORT
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | $OpTx$FX_DC$34.UIM | 4789 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | $OpTx$FX_DC$34.Q | $OpTx$FX_DC$34 | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 4 | 0 | MC_EXPORT
NODE | $OpTx$FX_DC$34.EXP | 5129 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | $OpTx$FX_DC$34.EXP | $OpTx$FX_DC$34 | 4 | 0 | MC_EXPORT

SIGNAL_INSTANCE | $OpTx$FX_DC$34.SI | $OpTx$FX_DC$34 | 0 | 23 | 3
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | SHUT_UP<0> | 4677 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | SHUT_UP<0>.Q | SHUT_UP<0> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | BASEADR_4MB<1> | 4687 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | BASEADR_4MB<1>.Q | BASEADR_4MB<1> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | A_22_IBUF | 4716 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | A_22_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | A_31_IBUF | 4718 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | A_31_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | A_30_IBUF | 4719 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | A_30_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | A_29_IBUF | 4720 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | A_29_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | A_27_IBUF | 4721 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | A_27_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | A_25_IBUF | 4722 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | A_25_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | A_24_IBUF | 4723 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | A_24_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | A_28_IBUF | 4727 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | A_28_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | A_26_IBUF | 4728 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | A_26_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | $OpTx$FX_DC$9.UIM | 4791 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | $OpTx$FX_DC$9.Q | $OpTx$FX_DC$9 | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | $OpTx$FX_DC$27.UIM | 4792 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | $OpTx$FX_DC$27.Q | $OpTx$FX_DC$27 | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | AUTO_CONFIG_DONE<0> | 4673 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | AUTO_CONFIG_DONE<0>.Q | AUTO_CONFIG_DONE<0> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | A_4_IBUF | 4705 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | A_4_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | A_6_IBUF | 4706 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | A_6_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | A_2_IBUF | 4711 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | A_2_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | $OpTx$FX_DC$18.UIM | 4786 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | $OpTx$FX_DC$18.Q | $OpTx$FX_DC$18 | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | AUTO_CONFIG_DONE<1> | 4674 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | AUTO_CONFIG_DONE<1>.Q | AUTO_CONFIG_DONE<1> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | A_1_IBUF | 4704 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | A_1_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | A_3_IBUF | 4725 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | A_3_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | A_5_IBUF | 4707 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | A_5_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | nCS2_OBUF.EXP | 5130 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | nCS2_OBUF.EXP | nCS2_OBUF | 4 | 0 | MC_EXPORT
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | $OpTx$FX_DC$34.D1 | 5079 | ? | 0 | 4096 | $OpTx$FX_DC$34 | NULL | NULL | $OpTx$FX_DC$34.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | $OpTx$FX_DC$34.D2 | 5080 | ? | 0 | 4096 | $OpTx$FX_DC$34 | NULL | NULL | $OpTx$FX_DC$34.SI | 2 | 9 | MC_SI_D2
SPPTERM | 1 | IV_TRUE | nCS2_OBUF.EXP
SPPTERM | 13 | IV_FALSE | SHUT_UP<0> | IV_TRUE | BASEADR_4MB<1> | IV_TRUE | A_22_IBUF | IV_FALSE | A_31_IBUF | IV_FALSE | A_30_IBUF | IV_FALSE | A_29_IBUF | IV_FALSE | A_27_IBUF | IV_FALSE | A_25_IBUF | IV_FALSE | A_24_IBUF | IV_FALSE | A_28_IBUF | IV_FALSE | A_26_IBUF | IV_FALSE | $OpTx$FX_DC$9.UIM | IV_FALSE | $OpTx$FX_DC$27.UIM
SPPTERM | 13 | IV_FALSE | SHUT_UP<0> | IV_FALSE | BASEADR_4MB<1> | IV_FALSE | A_22_IBUF | IV_FALSE | A_31_IBUF | IV_FALSE | A_30_IBUF | IV_FALSE | A_29_IBUF | IV_FALSE | A_27_IBUF | IV_FALSE | A_25_IBUF | IV_FALSE | A_24_IBUF | IV_FALSE | A_28_IBUF | IV_FALSE | A_26_IBUF | IV_FALSE | $OpTx$FX_DC$9.UIM | IV_FALSE | $OpTx$FX_DC$27.UIM
OUTPUT_NODE_TYPE | 7 | 9 | MC_SI_EXPORT
SIGNAL | NODE | $OpTx$FX_DC$34.EXP | 5116 | ? | 0 | 0 | $OpTx$FX_DC$34 | NULL | NULL | $OpTx$FX_DC$34.SI | 7 | 9 | MC_SI_EXPORT
SPPTERM | 5 | IV_FALSE | AUTO_CONFIG_DONE<0> | IV_FALSE | A_4_IBUF | IV_FALSE | A_6_IBUF | IV_FALSE | A_2_IBUF | IV_FALSE | $OpTx$FX_DC$18.UIM
SPPTERM | 6 | IV_FALSE | AUTO_CONFIG_DONE<1> | IV_TRUE | A_1_IBUF | IV_TRUE | A_4_IBUF | IV_TRUE | A_2_IBUF | IV_FALSE | A_3_IBUF | IV_FALSE | $OpTx$FX_DC$18.UIM
SPPTERM | 6 | IV_FALSE | AUTO_CONFIG_DONE<1> | IV_FALSE | A_1_IBUF | IV_FALSE | A_4_IBUF | IV_FALSE | A_5_IBUF | IV_TRUE | A_2_IBUF | IV_FALSE | $OpTx$FX_DC$18.UIM

SRFF_INSTANCE | $OpTx$FX_DC$34.REG | $OpTx$FX_DC$34 | 0 | 1 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | $OpTx$FX_DC$34.D | 5078 | ? | 0 | 0 | $OpTx$FX_DC$34 | NULL | NULL | $OpTx$FX_DC$34.XOR | 0 | 7 | ALU_F
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | $OpTx$FX_DC$34.Q | 5081 | ? | 0 | 0 | $OpTx$FX_DC$34 | NULL | NULL | $OpTx$FX_DC$34.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | SoftPfbk | $OpTx$FX_DC$8 | RAMCtrl_COPY_0_COPY_0 | 2181038080 | 2 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | A_21_IBUF | 4730 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | A_21_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | BASEADR<0> | 4681 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | BASEADR<0>.Q | BASEADR<0> | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | $OpTx$FX_DC$8.UIM | 4790 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | $OpTx$FX_DC$8.Q | $OpTx$FX_DC$8 | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | $OpTx$FX_DC$8.SI | $OpTx$FX_DC$8 | 0 | 2 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | A_21_IBUF | 4730 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | A_21_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | BASEADR<0> | 4681 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | BASEADR<0>.Q | BASEADR<0> | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | $OpTx$FX_DC$8.D1 | 5083 | ? | 0 | 4096 | $OpTx$FX_DC$8 | NULL | NULL | $OpTx$FX_DC$8.SI | 1 | 9 | MC_SI_D1
SPPTERM | 1 | IV_TRUE | A_21_IBUF
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | $OpTx$FX_DC$8.D2 | 5084 | ? | 0 | 4096 | $OpTx$FX_DC$8 | NULL | NULL | $OpTx$FX_DC$8.SI | 2 | 9 | MC_SI_D2
SPPTERM | 1 | IV_TRUE | BASEADR<0>

SRFF_INSTANCE | $OpTx$FX_DC$8.REG | $OpTx$FX_DC$8 | 0 | 1 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | $OpTx$FX_DC$8.D | 5082 | ? | 0 | 0 | $OpTx$FX_DC$8 | NULL | NULL | $OpTx$FX_DC$8.XOR | 0 | 7 | ALU_F
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | $OpTx$FX_DC$8.Q | 5085 | ? | 0 | 0 | $OpTx$FX_DC$8 | NULL | NULL | $OpTx$FX_DC$8.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | SoftPfbk | $OpTx$FX_DC$9 | RAMCtrl_COPY_0_COPY_0 | 2181038080 | 2 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | A_21_IBUF | 4730 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | A_21_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | BASEADR_4MB<0> | 4686 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | BASEADR_4MB<0>.Q | BASEADR_4MB<0> | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | $OpTx$FX_DC$9.UIM | 4791 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | $OpTx$FX_DC$9.Q | $OpTx$FX_DC$9 | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | $OpTx$FX_DC$9.SI | $OpTx$FX_DC$9 | 0 | 2 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | A_21_IBUF | 4730 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | A_21_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | BASEADR_4MB<0> | 4686 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | BASEADR_4MB<0>.Q | BASEADR_4MB<0> | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | $OpTx$FX_DC$9.D1 | 5087 | ? | 0 | 4096 | $OpTx$FX_DC$9 | NULL | NULL | $OpTx$FX_DC$9.SI | 1 | 9 | MC_SI_D1
SPPTERM | 1 | IV_TRUE | A_21_IBUF
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | $OpTx$FX_DC$9.D2 | 5088 | ? | 0 | 4096 | $OpTx$FX_DC$9 | NULL | NULL | $OpTx$FX_DC$9.SI | 2 | 9 | MC_SI_D2
SPPTERM | 1 | IV_TRUE | BASEADR_4MB<0>

SRFF_INSTANCE | $OpTx$FX_DC$9.REG | $OpTx$FX_DC$9 | 0 | 1 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | $OpTx$FX_DC$9.D | 5086 | ? | 0 | 0 | $OpTx$FX_DC$9 | NULL | NULL | $OpTx$FX_DC$9.XOR | 0 | 7 | ALU_F
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | $OpTx$FX_DC$9.Q | 5089 | ? | 0 | 0 | $OpTx$FX_DC$9 | NULL | NULL | $OpTx$FX_DC$9.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | SoftPfbk | $OpTx$FX_DC$27 | RAMCtrl_COPY_0_COPY_0 | 2181038080 | 2 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | A_23_IBUF | 4715 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | A_23_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | BASEADR_4MB<2> | 4688 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | BASEADR_4MB<2>.Q | BASEADR_4MB<2> | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | $OpTx$FX_DC$27.UIM | 4792 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | $OpTx$FX_DC$27.Q | $OpTx$FX_DC$27 | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | $OpTx$FX_DC$27.SI | $OpTx$FX_DC$27 | 0 | 2 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | A_23_IBUF | 4715 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | A_23_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | BASEADR_4MB<2> | 4688 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | BASEADR_4MB<2>.Q | BASEADR_4MB<2> | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | $OpTx$FX_DC$27.D1 | 5091 | ? | 0 | 4096 | $OpTx$FX_DC$27 | NULL | NULL | $OpTx$FX_DC$27.SI | 1 | 9 | MC_SI_D1
SPPTERM | 1 | IV_TRUE | A_23_IBUF
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | $OpTx$FX_DC$27.D2 | 5092 | ? | 0 | 4096 | $OpTx$FX_DC$27 | NULL | NULL | $OpTx$FX_DC$27.SI | 2 | 9 | MC_SI_D2
SPPTERM | 1 | IV_TRUE | BASEADR_4MB<2>

SRFF_INSTANCE | $OpTx$FX_DC$27.REG | $OpTx$FX_DC$27 | 0 | 1 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | $OpTx$FX_DC$27.D | 5090 | ? | 0 | 0 | $OpTx$FX_DC$27 | NULL | NULL | $OpTx$FX_DC$27.XOR | 0 | 7 | ALU_F
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | $OpTx$FX_DC$27.Q | 5093 | ? | 0 | 0 | $OpTx$FX_DC$27 | NULL | NULL | $OpTx$FX_DC$27.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | SoftPfbk | AUTO_CONFIG/AUTO_CONFIG_D2 | RAMCtrl_COPY_0_COPY_0 | 2181038080 | 18 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | AUTO_CONFIG_DONE<0> | 4673 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | AUTO_CONFIG_DONE<0>.Q | AUTO_CONFIG_DONE<0> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | A_18_IBUF | 4712 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | A_18_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | A_17_IBUF | 4713 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | A_17_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | A_16_IBUF | 4714 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | A_16_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | A_23_IBUF | 4715 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | A_23_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | A_22_IBUF | 4716 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | A_22_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | A_19_IBUF | 4717 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | A_19_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | A_31_IBUF | 4718 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | A_31_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | A_30_IBUF | 4719 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | A_30_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | A_29_IBUF | 4720 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | A_29_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | A_27_IBUF | 4721 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | A_27_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | A_25_IBUF | 4722 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | A_25_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | A_24_IBUF | 4723 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | A_24_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | A_28_IBUF | 4727 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | A_28_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | A_26_IBUF | 4728 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | A_26_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | A_20_IBUF | 4729 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | A_20_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | A_21_IBUF | 4730 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | A_21_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | AUTO_CONFIG_DONE<1> | 4674 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | AUTO_CONFIG_DONE<1>.Q | AUTO_CONFIG_DONE<1> | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | AUTO_CONFIG/AUTO_CONFIG_D2.UIM | 4793 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | AUTO_CONFIG/AUTO_CONFIG_D2.Q | AUTO_CONFIG/AUTO_CONFIG_D2 | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | AUTO_CONFIG/AUTO_CONFIG_D2.SI | AUTO_CONFIG/AUTO_CONFIG_D2 | 0 | 18 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | AUTO_CONFIG_DONE<0> | 4673 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | AUTO_CONFIG_DONE<0>.Q | AUTO_CONFIG_DONE<0> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | A_18_IBUF | 4712 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | A_18_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | A_17_IBUF | 4713 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | A_17_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | A_16_IBUF | 4714 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | A_16_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | A_23_IBUF | 4715 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | A_23_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | A_22_IBUF | 4716 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | A_22_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | A_19_IBUF | 4717 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | A_19_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | A_31_IBUF | 4718 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | A_31_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | A_30_IBUF | 4719 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | A_30_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | A_29_IBUF | 4720 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | A_29_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | A_27_IBUF | 4721 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | A_27_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | A_25_IBUF | 4722 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | A_25_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | A_24_IBUF | 4723 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | A_24_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | A_28_IBUF | 4727 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | A_28_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | A_26_IBUF | 4728 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | A_26_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | A_20_IBUF | 4729 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | A_20_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | A_21_IBUF | 4730 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | A_21_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | AUTO_CONFIG_DONE<1> | 4674 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | AUTO_CONFIG_DONE<1>.Q | AUTO_CONFIG_DONE<1> | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | AUTO_CONFIG/AUTO_CONFIG_D2.D1 | 5095 | ? | 0 | 4096 | AUTO_CONFIG/AUTO_CONFIG_D2 | NULL | NULL | AUTO_CONFIG/AUTO_CONFIG_D2.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | AUTO_CONFIG/AUTO_CONFIG_D2.D2 | 5096 | ? | 0 | 4096 | AUTO_CONFIG/AUTO_CONFIG_D2 | NULL | NULL | AUTO_CONFIG/AUTO_CONFIG_D2.SI | 2 | 9 | MC_SI_D2
SPPTERM | 17 | IV_FALSE | AUTO_CONFIG_DONE<0> | IV_FALSE | A_18_IBUF | IV_FALSE | A_17_IBUF | IV_FALSE | A_16_IBUF | IV_TRUE | A_23_IBUF | IV_TRUE | A_22_IBUF | IV_TRUE | A_19_IBUF | IV_FALSE | A_31_IBUF | IV_FALSE | A_30_IBUF | IV_FALSE | A_29_IBUF | IV_FALSE | A_27_IBUF | IV_FALSE | A_25_IBUF | IV_FALSE | A_24_IBUF | IV_FALSE | A_28_IBUF | IV_FALSE | A_26_IBUF | IV_FALSE | A_20_IBUF | IV_TRUE | A_21_IBUF
SPPTERM | 17 | IV_FALSE | AUTO_CONFIG_DONE<1> | IV_FALSE | A_18_IBUF | IV_FALSE | A_17_IBUF | IV_FALSE | A_16_IBUF | IV_TRUE | A_23_IBUF | IV_TRUE | A_22_IBUF | IV_TRUE | A_19_IBUF | IV_FALSE | A_31_IBUF | IV_FALSE | A_30_IBUF | IV_FALSE | A_29_IBUF | IV_FALSE | A_27_IBUF | IV_FALSE | A_25_IBUF | IV_FALSE | A_24_IBUF | IV_FALSE | A_28_IBUF | IV_FALSE | A_26_IBUF | IV_FALSE | A_20_IBUF | IV_TRUE | A_21_IBUF

SRFF_INSTANCE | AUTO_CONFIG/AUTO_CONFIG_D2.REG | AUTO_CONFIG/AUTO_CONFIG_D2 | 0 | 1 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | AUTO_CONFIG/AUTO_CONFIG_D2.D | 5094 | ? | 0 | 0 | AUTO_CONFIG/AUTO_CONFIG_D2 | NULL | NULL | AUTO_CONFIG/AUTO_CONFIG_D2.XOR | 0 | 7 | ALU_F
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | AUTO_CONFIG/AUTO_CONFIG_D2.Q | 5097 | ? | 0 | 0 | AUTO_CONFIG/AUTO_CONFIG_D2 | NULL | NULL | AUTO_CONFIG/AUTO_CONFIG_D2.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | SoftPfbk | $OpTx$FX_DC$24 | RAMCtrl_COPY_0_COPY_0 | 2181038080 | 9 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | A_31_IBUF | 4718 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | A_31_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | A_30_IBUF | 4719 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | A_30_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | A_29_IBUF | 4720 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | A_29_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | A_27_IBUF | 4721 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | A_27_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | A_25_IBUF | 4722 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | A_25_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | A_24_IBUF | 4723 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | A_24_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | A_28_IBUF | 4727 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | A_28_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | A_26_IBUF | 4728 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | A_26_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | $OpTx$INV$5.UIM | 4795 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | $OpTx$INV$5.Q | $OpTx$INV$5 | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | $OpTx$FX_DC$24.UIM | 4794 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | $OpTx$FX_DC$24.Q | $OpTx$FX_DC$24 | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | $OpTx$FX_DC$24.SI | $OpTx$FX_DC$24 | 0 | 9 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | A_31_IBUF | 4718 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | A_31_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | A_30_IBUF | 4719 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | A_30_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | A_29_IBUF | 4720 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | A_29_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | A_27_IBUF | 4721 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | A_27_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | A_25_IBUF | 4722 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | A_25_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | A_24_IBUF | 4723 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | A_24_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | A_28_IBUF | 4727 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | A_28_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | A_26_IBUF | 4728 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | A_26_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | $OpTx$INV$5.UIM | 4795 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | $OpTx$INV$5.Q | $OpTx$INV$5 | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | $OpTx$FX_DC$24.D1 | 5099 | ? | 0 | 4096 | $OpTx$FX_DC$24 | NULL | NULL | $OpTx$FX_DC$24.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | $OpTx$FX_DC$24.D2 | 5100 | ? | 0 | 4096 | $OpTx$FX_DC$24 | NULL | NULL | $OpTx$FX_DC$24.SI | 2 | 9 | MC_SI_D2
SPPTERM | 9 | IV_FALSE | A_31_IBUF | IV_FALSE | A_30_IBUF | IV_FALSE | A_29_IBUF | IV_FALSE | A_27_IBUF | IV_FALSE | A_25_IBUF | IV_FALSE | A_24_IBUF | IV_FALSE | A_28_IBUF | IV_FALSE | A_26_IBUF | IV_FALSE | $OpTx$INV$5.UIM

SRFF_INSTANCE | $OpTx$FX_DC$24.REG | $OpTx$FX_DC$24 | 0 | 1 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | $OpTx$FX_DC$24.D | 5098 | ? | 0 | 0 | $OpTx$FX_DC$24 | NULL | NULL | $OpTx$FX_DC$24.XOR | 0 | 7 | ALU_F
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | $OpTx$FX_DC$24.Q | 5101 | ? | 0 | 0 | $OpTx$FX_DC$24 | NULL | NULL | $OpTx$FX_DC$24.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | SoftPfbk | $OpTx$INV$5 | RAMCtrl_COPY_0_COPY_0 | 2181038080 | 7 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | SHUT_UP<1> | 4679 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | SHUT_UP<1>.Q | SHUT_UP<1> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | IDE_BASEADR<4> | 4695 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | IDE_BASEADR<4>.Q | IDE_BASEADR<4> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | A_20_IBUF | 4729 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | A_20_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | IDE_BASEADR<6> | 4697 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | IDE_BASEADR<6>.Q | IDE_BASEADR<6> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | A_22_IBUF | 4716 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | A_22_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | IO5_OBUF.EXP | 5137 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | IO5_OBUF.EXP | IO5_OBUF | 4 | 0 | MC_EXPORT
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | EXP8_.EXP | 5141 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | EXP8_.EXP | EXP8_ | 4 | 0 | MC_EXPORT
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | $OpTx$INV$5.UIM | 4795 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | $OpTx$INV$5.Q | $OpTx$INV$5 | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | $OpTx$INV$5.SI | $OpTx$INV$5 | 0 | 7 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | SHUT_UP<1> | 4679 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | SHUT_UP<1>.Q | SHUT_UP<1> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | IDE_BASEADR<4> | 4695 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | IDE_BASEADR<4>.Q | IDE_BASEADR<4> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | A_20_IBUF | 4729 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | A_20_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | IDE_BASEADR<6> | 4697 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | IDE_BASEADR<6>.Q | IDE_BASEADR<6> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | A_22_IBUF | 4716 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | A_22_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | IO5_OBUF.EXP | 5137 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | IO5_OBUF.EXP | IO5_OBUF | 4 | 0 | MC_EXPORT
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | EXP8_.EXP | 5141 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | EXP8_.EXP | EXP8_ | 4 | 0 | MC_EXPORT
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | $OpTx$INV$5.D1 | 5103 | ? | 0 | 4096 | $OpTx$INV$5 | NULL | NULL | $OpTx$INV$5.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | $OpTx$INV$5.D2 | 5104 | ? | 0 | 4096 | $OpTx$INV$5 | NULL | NULL | $OpTx$INV$5.SI | 2 | 9 | MC_SI_D2
SPPTERM | 1 | IV_TRUE | SHUT_UP<1>
SPPTERM | 1 | IV_TRUE | IO5_OBUF.EXP
SPPTERM | 1 | IV_TRUE | EXP8_.EXP
SPPTERM | 2 | IV_TRUE | IDE_BASEADR<4> | IV_FALSE | A_20_IBUF
SPPTERM | 2 | IV_FALSE | IDE_BASEADR<4> | IV_TRUE | A_20_IBUF
SPPTERM | 2 | IV_TRUE | IDE_BASEADR<6> | IV_FALSE | A_22_IBUF
SPPTERM | 2 | IV_FALSE | IDE_BASEADR<6> | IV_TRUE | A_22_IBUF

SRFF_INSTANCE | $OpTx$INV$5.REG | $OpTx$INV$5 | 0 | 1 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | $OpTx$INV$5.D | 5102 | ? | 0 | 0 | $OpTx$INV$5 | NULL | NULL | $OpTx$INV$5.XOR | 0 | 7 | ALU_F
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | $OpTx$INV$5.Q | 5105 | ? | 0 | 0 | $OpTx$INV$5 | NULL | NULL | $OpTx$INV$5.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | NULL | EXP6_ | RAMCtrl_COPY_0_COPY_0 | 2147483648 | 10 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | AUTO_CONFIG_DONE<0> | 4673 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | AUTO_CONFIG_DONE<0>.Q | AUTO_CONFIG_DONE<0> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | A_4_IBUF | 4705 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | A_4_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | A_2_IBUF | 4711 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | A_2_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | $OpTx$FX_DC$18.UIM | 4786 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | $OpTx$FX_DC$18.Q | $OpTx$FX_DC$18 | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | AUTO_CONFIG_DONE<1> | 4674 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | AUTO_CONFIG_DONE<1>.Q | AUTO_CONFIG_DONE<1> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | A_5_IBUF | 4707 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | A_5_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | A_3_IBUF | 4725 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | A_3_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | A_6_IBUF | 4706 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | A_6_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | A_1_IBUF | 4704 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | A_1_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | nWE_OBUF.EXP | 5126 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | nWE_OBUF.EXP | nWE_OBUF | 4 | 0 | MC_EXPORT
OUTPUT_NODE_TYPE | 4 | 0 | MC_EXPORT
NODE | EXP6_.EXP | 5125 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | EXP6_.EXP | EXP6_ | 4 | 0 | MC_EXPORT

SIGNAL_INSTANCE | EXP6_.SI | EXP6_ | 0 | 10 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | AUTO_CONFIG_DONE<0> | 4673 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | AUTO_CONFIG_DONE<0>.Q | AUTO_CONFIG_DONE<0> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | A_4_IBUF | 4705 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | A_4_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | A_2_IBUF | 4711 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | A_2_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | $OpTx$FX_DC$18.UIM | 4786 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | $OpTx$FX_DC$18.Q | $OpTx$FX_DC$18 | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | AUTO_CONFIG_DONE<1> | 4674 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | AUTO_CONFIG_DONE<1>.Q | AUTO_CONFIG_DONE<1> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | A_5_IBUF | 4707 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | A_5_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | A_3_IBUF | 4725 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | A_3_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | A_6_IBUF | 4706 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | A_6_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | A_1_IBUF | 4704 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | A_1_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | nWE_OBUF.EXP | 5126 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | nWE_OBUF.EXP | nWE_OBUF | 4 | 0 | MC_EXPORT
OUTPUT_NODE_TYPE | 7 | 9 | MC_SI_EXPORT
SIGNAL | NODE | EXP6_.EXP | 5112 | ? | 0 | 0 | EXP6_ | NULL | NULL | EXP6_.SI | 7 | 9 | MC_SI_EXPORT
SPPTERM | 1 | IV_TRUE | nWE_OBUF.EXP
SPPTERM | 4 | IV_FALSE | AUTO_CONFIG_DONE<0> | IV_TRUE | A_4_IBUF | IV_FALSE | A_2_IBUF | IV_FALSE | $OpTx$FX_DC$18.UIM
SPPTERM | 4 | IV_FALSE | AUTO_CONFIG_DONE<1> | IV_FALSE | A_4_IBUF | IV_FALSE | A_5_IBUF | IV_TRUE | A_3_IBUF
SPPTERM | 4 | IV_FALSE | AUTO_CONFIG_DONE<1> | IV_TRUE | A_6_IBUF | IV_TRUE | A_3_IBUF | IV_FALSE | $OpTx$FX_DC$18.UIM
SPPTERM | 5 | IV_FALSE | AUTO_CONFIG_DONE<1> | IV_FALSE | A_1_IBUF | IV_TRUE | A_2_IBUF | IV_TRUE | A_3_IBUF | IV_FALSE | $OpTx$FX_DC$18.UIM
SPPTERM | 5 | IV_FALSE | AUTO_CONFIG_DONE<1> | IV_TRUE | A_4_IBUF | IV_FALSE | A_2_IBUF | IV_FALSE | A_3_IBUF | IV_FALSE | $OpTx$FX_DC$18.UIM

MACROCELL_INSTANCE | NULL | EXP7_ | RAMCtrl_COPY_0_COPY_0 | 2147483648 | 10 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Mtridata_Dout<1>.UIM | 4662 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | Mtridata_Dout<1>.Q | Mtridata_Dout<1> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | AUTO_CONFIG_DONE<0> | 4673 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | AUTO_CONFIG_DONE<0>.Q | AUTO_CONFIG_DONE<0> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | AUTO_CONFIG_DONE<1> | 4674 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | AUTO_CONFIG_DONE<1>.Q | AUTO_CONFIG_DONE<1> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | A_4_IBUF | 4705 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | A_4_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | A_2_IBUF | 4711 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | A_2_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | $OpTx$FX_DC$18.UIM | 4786 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | $OpTx$FX_DC$18.Q | $OpTx$FX_DC$18 | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | A_5_IBUF | 4707 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | A_5_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | A_1_IBUF | 4704 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | A_1_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | A_3_IBUF | 4725 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | A_3_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | $OpTx$FX_DC$41.EXP | 5127 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | $OpTx$FX_DC$41.EXP | $OpTx$FX_DC$41 | 4 | 0 | MC_EXPORT
OUTPUT_NODE_TYPE | 4 | 0 | MC_EXPORT
NODE | EXP7_.EXP | 5128 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | EXP7_.EXP | EXP7_ | 4 | 0 | MC_EXPORT

SIGNAL_INSTANCE | EXP7_.SI | EXP7_ | 0 | 10 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Mtridata_Dout<1>.UIM | 4662 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | Mtridata_Dout<1>.Q | Mtridata_Dout<1> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | AUTO_CONFIG_DONE<0> | 4673 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | AUTO_CONFIG_DONE<0>.Q | AUTO_CONFIG_DONE<0> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | AUTO_CONFIG_DONE<1> | 4674 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | AUTO_CONFIG_DONE<1>.Q | AUTO_CONFIG_DONE<1> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | A_4_IBUF | 4705 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | A_4_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | A_2_IBUF | 4711 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | A_2_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | $OpTx$FX_DC$18.UIM | 4786 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | $OpTx$FX_DC$18.Q | $OpTx$FX_DC$18 | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | A_5_IBUF | 4707 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | A_5_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | A_1_IBUF | 4704 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | A_1_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | A_3_IBUF | 4725 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | A_3_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | $OpTx$FX_DC$41.EXP | 5127 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | $OpTx$FX_DC$41.EXP | $OpTx$FX_DC$41 | 4 | 0 | MC_EXPORT
OUTPUT_NODE_TYPE | 7 | 9 | MC_SI_EXPORT
SIGNAL | NODE | EXP7_.EXP | 5115 | ? | 0 | 0 | EXP7_ | NULL | NULL | EXP7_.SI | 7 | 9 | MC_SI_EXPORT
SPPTERM | 1 | IV_TRUE | $OpTx$FX_DC$41.EXP
SPPTERM | 3 | IV_TRUE | Mtridata_Dout<1>.UIM | IV_TRUE | AUTO_CONFIG_DONE<0> | IV_TRUE | AUTO_CONFIG_DONE<1>
SPPTERM | 4 | IV_FALSE | AUTO_CONFIG_DONE<0> | IV_TRUE | A_4_IBUF | IV_TRUE | A_2_IBUF | IV_FALSE | $OpTx$FX_DC$18.UIM
SPPTERM | 4 | IV_FALSE | AUTO_CONFIG_DONE<1> | IV_TRUE | A_4_IBUF | IV_TRUE | A_5_IBUF | IV_FALSE | $OpTx$FX_DC$18.UIM
SPPTERM | 4 | IV_FALSE | AUTO_CONFIG_DONE<1> | IV_TRUE | A_5_IBUF | IV_FALSE | A_2_IBUF | IV_FALSE | $OpTx$FX_DC$18.UIM
SPPTERM | 5 | IV_FALSE | AUTO_CONFIG_DONE<1> | IV_TRUE | A_1_IBUF | IV_FALSE | A_2_IBUF | IV_TRUE | A_3_IBUF | IV_FALSE | $OpTx$FX_DC$18.UIM

MACROCELL_INSTANCE | NULL | EXP8_ | RAMCtrl_COPY_0_COPY_0 | 2147483648 | 7 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | IDE_BASEADR<2> | 4693 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | IDE_BASEADR<2>.Q | IDE_BASEADR<2> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | A_18_IBUF | 4712 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | A_18_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | IDE_BASEADR<3> | 4694 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | IDE_BASEADR<3>.Q | IDE_BASEADR<3> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | A_19_IBUF | 4717 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | A_19_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | IDE_BASEADR<5> | 4696 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | IDE_BASEADR<5>.Q | IDE_BASEADR<5> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | A_21_IBUF | 4730 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | A_21_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | BASEADR_4MB<1>.EXP | 5140 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | BASEADR_4MB<1>.EXP | BASEADR_4MB<1> | 4 | 0 | MC_EXPORT
OUTPUT_NODE_TYPE | 4 | 0 | MC_EXPORT
NODE | EXP8_.EXP | 5141 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | EXP8_.EXP | EXP8_ | 4 | 0 | MC_EXPORT

SIGNAL_INSTANCE | EXP8_.SI | EXP8_ | 0 | 7 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | IDE_BASEADR<2> | 4693 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | IDE_BASEADR<2>.Q | IDE_BASEADR<2> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | A_18_IBUF | 4712 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | A_18_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | IDE_BASEADR<3> | 4694 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | IDE_BASEADR<3>.Q | IDE_BASEADR<3> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | A_19_IBUF | 4717 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | A_19_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | IDE_BASEADR<5> | 4696 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | IDE_BASEADR<5>.Q | IDE_BASEADR<5> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | A_21_IBUF | 4730 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | NULL | A_21_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | BASEADR_4MB<1>.EXP | 5140 | ? | 0 | 0 | RAMCtrl_COPY_0_COPY_0 | NULL | BASEADR_4MB<1>.EXP | BASEADR_4MB<1> | 4 | 0 | MC_EXPORT
OUTPUT_NODE_TYPE | 7 | 9 | MC_SI_EXPORT
SIGNAL | NODE | EXP8_.EXP | 5136 | ? | 0 | 0 | EXP8_ | NULL | NULL | EXP8_.SI | 7 | 9 | MC_SI_EXPORT
SPPTERM | 1 | IV_TRUE | BASEADR_4MB<1>.EXP
SPPTERM | 2 | IV_TRUE | IDE_BASEADR<2> | IV_FALSE | A_18_IBUF
SPPTERM | 2 | IV_FALSE | IDE_BASEADR<2> | IV_TRUE | A_18_IBUF
SPPTERM | 2 | IV_TRUE | IDE_BASEADR<3> | IV_FALSE | A_19_IBUF
SPPTERM | 2 | IV_TRUE | IDE_BASEADR<5> | IV_FALSE | A_21_IBUF
SPPTERM | 2 | IV_FALSE | IDE_BASEADR<5> | IV_TRUE | A_21_IBUF

FB_INSTANCE | FOOBAR1_ | RAMCtrl_COPY_0_COPY_0 | 0 | 0 | 0
FBPIN | 1 | nOE_OBUF | 1 | NULL | 0 | nOE | 1 | 16 | 49152
FBPIN | 2 | DSACK_INT<0> | 1 | NULL | 0 | DSACK<0> | 1 | 13 | 49152
FBPIN | 3 | BYTE_2_OBUF | 1 | NULL | 0 | BYTE<2> | 1 | 18 | 49152
FBPIN | 4 | Mtridata_Dout<3> | 1 | N44 | 1 | D<3> | 1 | 20 | 49152
FBPIN | 5 | BYTE_0_OBUF | 1 | NULL | 0 | BYTE<0> | 1 | 14 | 49152
FBPIN | 6 | BYTE_1_OBUF | 1 | NULL | 0 | BYTE<1> | 1 | 15 | 49152
FBPIN | 7 | Mtridata_Dout<2> | 1 | N45 | 1 | D<2> | 1 | 25 | 49152
FBPIN | 8 | BYTE_3_OBUF | 1 | NULL | 0 | BYTE<3> | 1 | 17 | 49152
FBPIN | 9 | $OpTx$FX_DC$22 | 1 | clk_IBUF | 0 | NULL | 0 | 22 | 57344
FBPIN | 10 | Mtridata_Dout<0> | 1 | N47 | 1 | D<0> | 1 | 28 | 49152
FBPIN | 11 | EXP6_ | 1 | NULL | 0 | NULL | 0 | 23 | 57344
FBPIN | 12 | nWE_OBUF | 1 | NULL | 0 | nWE | 1 | 33 | 49152
FBPIN | 13 | $OpTx$FX_DC$41 | 1 | NULL | 0 | NULL | 0 | 36 | 49152
FBPIN | 14 | EXP7_ | 1 | NULL | 0 | NULL | 0 | 27 | 57344
FBPIN | 15 | Mtridata_Dout<1> | 1 | N46 | 1 | D<1> | 1 | 29 | 49152
FBPIN | 16 | $OpTx$FX_DC$34 | 1 | IDE_WAIT_IBUF | 1 | NULL | 0 | 39 | 49152
FBPIN | 17 | nCS2_OBUF | 1 | NULL | 0 | nCS2 | 1 | 30 | 49152
FBPIN | 18 | IO4_OBUF | 1 | NULL | 0 | IO4 | 1 | 40 | 49152

FB_INSTANCE | FOOBAR2_ | RAMCtrl_COPY_0_COPY_0 | 0 | 0 | 0
FBPIN | 1 | IDE_DSACK_DELAY | 1 | A_31_IBUF | 1 | NULL | 0 | 87 | 49152
FBPIN | 2 | IDE_A_2_OBUF$BUF0 | 1 | NULL | 0 | IDE_A<2> | 1 | 94 | 49152
FBPIN | 3 | IDE_CS_0_OBUF | 1 | NULL | 0 | IDE_CS<0> | 1 | 91 | 49152
FBPIN | 4 | IDE_A_0_OBUF$BUF0 | 1 | NULL | 0 | IDE_A<0> | 1 | 93 | 49152
FBPIN | 5 | IDE_A_1_OBUF$BUF0 | 1 | NULL | 0 | IDE_A<1> | 1 | 95 | 49152
FBPIN | 6 | IDE_R_OBUF | 1 | NULL | 0 | IDE_R | 1 | 96 | 49152
FBPIN | 7 | IDE_BASEADR<5> | 1 | A_25_IBUF | 1 | NULL | 0 | 3 | 53248
FBPIN | 8 | IDE_W_OBUF | 1 | NULL | 0 | IDE_W | 1 | 97 | 49152
FBPIN | 9 | IDE_BASEADR<4> | 1 | reset_IBUF | 0 | NULL | 0 | 99 | 51200
FBPIN | 10 | IDE_BASEADR<2> | 1 | nAS_IBUF | 1 | NULL | 0 | 1 | 49152
FBPIN | 11 | IDE_BASEADR<1> | 1 | SIZ_1_IBUF | 1 | NULL | 0 | 4 | 53248
FBPIN | 12 | IDE_BASEADR<0> | 1 | SIZ_0_IBUF | 1 | NULL | 0 | 6 | 49152
FBPIN | 13 | INT2_OBUF | 1 | NULL | 0 | ROM_ENABLE | 1 | 8 | 49152
FBPIN | 14 | ROM_OUT_ENABLE_S | 1 | nDS_IBUF | 1 | NULL | 0 | 9 | 49152
FBPIN | 15 | nRAM_SEL_OBUF | 1 | NULL | 0 | nRAM_SEL | 1 | 11 | 49152
FBPIN | 16 | DSACK_16BIT | 1 | RW_IBUF | 1 | NULL | 0 | 10 | 49152
FBPIN | 17 | DSACK_INT<1> | 1 | NULL | 0 | DSACK<1> | 1 | 12 | 49152
FBPIN | 18 | IDE_CS_1_OBUF | 1 | NULL | 0 | IDE_CS<1> | 1 | 92 | 49152

FB_INSTANCE | FOOBAR3_ | RAMCtrl_COPY_0_COPY_0 | 0 | 0 | 0
FBPIN | 1 | IO5_OBUF | 1 | NULL | 0 | IO5 | 1 | 41 | 49152
FBPIN | 2 | nCS1_OBUF | 1 | NULL | 0 | nCS1 | 1 | 32 | 49152
FBPIN | 3 | IDE_ENABLE | 1 | NULL | 0 | NULL | 0 | 49 | 49152
FBPIN | 4 | $OpTx$FX_DC$24 | 1 | A_2_IBUF | 1 | NULL | 0 | 50 | 49152
FBPIN | 5 | BASEADR_4MB<2> | 1 | NULL | 0 | NULL | 0 | 35 | 49152
FBPIN | 6 | BASEADR_4MB<0> | 1 | A_0_IBUF | 1 | NULL | 0 | 53 | 49152
FBPIN | 7 | BASEADR<2> | 1 | A_5_IBUF | 1 | NULL | 0 | 54 | 49152
FBPIN | 8 | BASEADR<1> | 1 | NULL | 0 | NULL | 0 | 37 | 49152
FBPIN | 9 | INT2_OBUF$BUF0 | 1 | NULL | 0 | INT2 | 1 | 42 | 49152
FBPIN | 10 | BASEADR<0> | 1 | A_6_IBUF | 1 | NULL | 0 | 60 | 49152
FBPIN | 11 | AUTO_CONFIG_DONE<1> | 1 | A_1_IBUF | 1 | NULL | 0 | 52 | 49152
FBPIN | 12 | AUTO_CONFIG_DONE<0> | 1 | IDE_A_2_OBUF | 1 | NULL | 0 | 61 | 49152
FBPIN | 13 | AUTO_CONFIG/AUTO_CONFIG_D2 | 1 | IDE_A_1_OBUF | 1 | NULL | 0 | 63 | 49152
FBPIN | 14 | SHUT_UP<1> | 1 | A_4_IBUF | 1 | NULL | 0 | 55 | 49152
FBPIN | 15 | SHUT_UP<0> | 1 | A_3_IBUF | 1 | NULL | 0 | 56 | 49152
FBPIN | 16 | BASEADR_4MB<1> | 1 | IDE_A_0_OBUF | 1 | NULL | 0 | 64 | 49152
FBPIN | 17 | EXP8_ | 1 | NULL | 0 | NULL | 0 | 58 | 49152
FBPIN | 18 | $OpTx$INV$5 | 1 | A_19_IBUF | 1 | NULL | 0 | 59 | 49152

FB_INSTANCE | FOOBAR4_ | RAMCtrl_COPY_0_COPY_0 | 0 | 0 | 0
FBPIN | 2 | NULL | 0 | A_12_IBUF | 1 | NULL | 0 | 67 | 49152
FBPIN | 3 | NULL | 0 | A_17_IBUF | 1 | NULL | 0 | 71 | 49152
FBPIN | 4 | NULL | 0 | A_20_IBUF | 1 | NULL | 0 | 72 | 49152
FBPIN | 5 | NULL | 0 | A_16_IBUF | 1 | NULL | 0 | 68 | 49152
FBPIN | 6 | NULL | 0 | A_23_IBUF | 1 | NULL | 0 | 76 | 49152
FBPIN | 7 | NULL | 0 | A_22_IBUF | 1 | NULL | 0 | 77 | 49152
FBPIN | 9 | Mtrien_Dout | 1 | A_13_IBUF | 1 | NULL | 0 | 66 | 49152
FBPIN | 10 | $OpTx$FX_DC$18 | 1 | A_24_IBUF | 1 | NULL | 0 | 81 | 49152
FBPIN | 11 | IDE_BASEADR<7> | 1 | A_18_IBUF | 1 | NULL | 0 | 74 | 49152
FBPIN | 12 | IDE_BASEADR<6> | 1 | A_29_IBUF | 1 | NULL | 0 | 82 | 49152
FBPIN | 13 | IDE_BASEADR<3> | 1 | A_27_IBUF | 1 | NULL | 0 | 85 | 49152
FBPIN | 14 | $OpTx$FX_DC$9 | 1 | A_21_IBUF | 1 | NULL | 0 | 78 | 49152
FBPIN | 15 | $OpTx$FX_DC$8 | 1 | A_30_IBUF | 1 | NULL | 0 | 89 | 49152
FBPIN | 16 | $OpTx$FX_DC$7 | 1 | A_28_IBUF | 1 | NULL | 0 | 86 | 49152
FBPIN | 17 | STERM_OBUF | 1 | NULL | 0 | STERM | 1 | 90 | 49152
FBPIN | 18 | $OpTx$FX_DC$27 | 1 | A_26_IBUF | 1 | NULL | 0 | 79 | 49152

FB_INSTANCE | INPUTPINS_FOOBAR5_ | RAMCtrl_COPY_0_COPY_0 | 0 | 0 | 0

BUSINFO | A<31:0> | 32 | 0 | 0 | A<0> | 31 | A<10> | 21 | A<11> | 20 | A<12> | 19 | A<13> | 18 | A<14> | 17 | A<15> | 16 | A<16> | 15 | A<17> | 14 | A<18> | 13 | A<19> | 12 | A<1> | 30 | A<20> | 11 | A<21> | 10 | A<22> | 9 | A<23> | 8 | A<24> | 7 | A<25> | 6 | A<26> | 5 | A<27> | 4 | A<28> | 3 | A<29> | 2 | A<2> | 29 | A<30> | 1 | A<31> | 0 | A<3> | 28 | A<4> | 27 | A<5> | 26 | A<6> | 25 | A<8> | 23 | A<9> | 22
BUSINFO | BYTE<3:0> | 4 | 0 | 1 | BYTE<0> | 3 | BYTE<1> | 2 | BYTE<2> | 1 | BYTE<3> | 0
BUSINFO | D<3:0> | 4 | 0 | 2 | D<0> | 3 | D<1> | 2 | D<2> | 1 | D<3> | 0
BUSINFO | DSACK<1:0> | 2 | 0 | 1 | DSACK<0> | 1 | DSACK<1> | 0
BUSINFO | IDE_A<2:0> | 3 | 0 | 1 | IDE_A<0> | 2 | IDE_A<1> | 1 | IDE_A<2> | 0
BUSINFO | IDE_CS<1:0> | 2 | 0 | 1 | IDE_CS<0> | 1 | IDE_CS<1> | 0
BUSINFO | SIZ<1:0> | 2 | 0 | 0 | SIZ<0> | 1 | SIZ<1> | 0

FB_ORDER_OF_INPUTS | FOOBAR1_ | 0 | A<25> | 3 | 1 | A<5> | 54 | 2 | SIZ<1> | 4 | 3 | A<0> | 53 | 4 | SIZ<0> | 6
FB_ORDER_OF_INPUTS | FOOBAR1_ | 5 | A<31> | 87 | 6 | Mtridata_Dout<2>.UIM | NULL | 7 | BASEADR<1> | NULL | 8 | $OpTx$FX_DC$22.UIM | NULL | 9 | Mtridata_Dout<0>.UIM | NULL
FB_ORDER_OF_INPUTS | FOOBAR1_ | 10 | AUTO_CONFIG_DONE<1> | NULL | 11 | AUTO_CONFIG_DONE<0> | NULL | 12 | $OpTx$FX_DC$41.UIM | NULL | 13 | ROM_OUT_ENABLE_S | NULL | 14 | Mtridata_Dout<1>.UIM | NULL
FB_ORDER_OF_INPUTS | FOOBAR1_ | 15 | $OpTx$FX_DC$34.UIM | NULL | 16 | nAS | 1 | 17 | $OpTx$FX_DC$27.UIM | NULL | 20 | A<23> | 76 | 21 | A<29> | 82
FB_ORDER_OF_INPUTS | FOOBAR1_ | 22 | nDS | 9 | 25 | Mtridata_Dout<3>.UIM | NULL | 26 | $OpTx$FX_DC$7.UIM | NULL | 27 | $OpTx$FX_DC$8.UIM | NULL | 28 | A<4> | 55
FB_ORDER_OF_INPUTS | FOOBAR1_ | 29 | $OpTx$FX_DC$9.UIM | NULL | 30 | A<3> | 56 | 31 | A<27> | 85 | 32 | A<22> | 77 | 33 | Mtrien_Dout | NULL
FB_ORDER_OF_INPUTS | FOOBAR1_ | 35 | MY_CYCLE_or0000 | NULL | 36 | BASEADR_4MB<1> | NULL | 37 | RW | 10 | 38 | A<6> | 60 | 39 | $OpTx$FX_DC$24.UIM | NULL
FB_ORDER_OF_INPUTS | FOOBAR1_ | 40 | A<2> | 50 | 41 | A<26> | 79 | 42 | A<30> | 89 | 45 | IDE_ENABLE | NULL | 46 | A<24> | 81
FB_ORDER_OF_INPUTS | FOOBAR1_ | 47 | A<1> | 52 | 49 | A<28> | 86 | 50 | $OpTx$FX_DC$18.UIM | NULL | 51 | SHUT_UP<0> | NULL | 53 | BASEADR<2> | NULL

FB_IMUX_INDEX | FOOBAR1_ | 90 | 127 | 92 | 129 | 94 | 77 | 6 | 43 | 8 | 9 | 46 | 47 | 12 | 31 | 14 | 15 | 88 | 71 | -1 | -1 | 93 | 83 | 98 | -1 | -1 | 3 | 69 | 68 | 125 | 67 | 123 | 81 | 91 | 62 | -1 | 32 | 51 | 100 | 117 | 39 | 133 | 87 | 75 | -1 | -1 | 38 | 85 | 131 | -1 | 79 | 63 | 50 | -1 | 42


FB_ORDER_OF_INPUTS | FOOBAR2_ | 0 | IDE_DSACK_DELAY | NULL | 1 | A<5> | 54 | 2 | D<0> | 28 | 3 | $OpTx$FX_DC$24.UIM | NULL | 5 | A<10> | 63
FB_ORDER_OF_INPUTS | FOOBAR2_ | 7 | A<11> | 61 | 8 | nDS | 9 | 9 | A<6> | 60 | 10 | AUTO_CONFIG_DONE<1> | NULL | 11 | AUTO_CONFIG_DONE<0> | NULL
FB_ORDER_OF_INPUTS | FOOBAR2_ | 14 | MY_CYCLE_or0000 | NULL | 15 | DSACK_16BIT | NULL | 16 | nAS | 1 | 17 | A<13> | 66 | 21 | RW | 10
FB_ORDER_OF_INPUTS | FOOBAR2_ | 24 | A<3> | 56 | 28 | A<4> | 55 | 29 | ROM_OUT_ENABLE_S | NULL | 35 | A<12> | 67 | 38 | IDE_WAIT | 39
FB_ORDER_OF_INPUTS | FOOBAR2_ | 39 | A<9> | 64 | 40 | A<2> | 50 | 41 | D<2> | 25 | 42 | AUTO_CONFIG/AUTO_CONFIG_D2.UIM | NULL | 45 | IDE_ENABLE | NULL
FB_ORDER_OF_INPUTS | FOOBAR2_ | 47 | A<1> | 52 | 50 | A<0> | 53 | 52 | $OpTx$FX_DC$34.UIM | NULL | 53 | D<1> | 29

FB_IMUX_INDEX | FOOBAR2_ | 18 | 127 | 128 | 39 | -1 | 113 | -1 | 115 | 98 | 117 | 46 | 47 | -1 | -1 | 32 | 33 | 88 | 107 | -1 | -1 | -1 | 100 | -1 | -1 | 123 | -1 | -1 | -1 | 125 | 31 | -1 | -1 | -1 | -1 | -1 | 105 | -1 | -1 | 143 | 111 | 133 | 124 | 48 | -1 | -1 | 38 | -1 | 131 | -1 | -1 | 129 | -1 | 15 | 130


FB_ORDER_OF_INPUTS | FOOBAR3_ | 0 | A<25> | 3 | 2 | IDE_ENABLE | NULL | 3 | A<30> | 89 | 4 | D<1> | 29 | 5 | A<18> | 74
FB_ORDER_OF_INPUTS | FOOBAR3_ | 6 | IDE_BASEADR<5> | NULL | 7 | A<28> | 86 | 8 | IDE_BASEADR<4> | NULL | 9 | IDE_BASEADR<2> | NULL | 10 | IDE_BASEADR<1> | NULL
FB_ORDER_OF_INPUTS | FOOBAR3_ | 11 | IDE_BASEADR<0> | NULL | 12 | AUTO_CONFIG/AUTO_CONFIG_D2.UIM | NULL | 13 | SHUT_UP<1> | NULL | 14 | SHUT_UP<0> | NULL | 15 | A<26> | 79
FB_ORDER_OF_INPUTS | FOOBAR3_ | 16 | D<2> | 25 | 17 | $OpTx$INV$5.UIM | NULL | 20 | A<23> | 76 | 21 | RW | 10 | 22 | nDS | 9
FB_ORDER_OF_INPUTS | FOOBAR3_ | 24 | A<3> | 56 | 25 | D<3> | 20 | 26 | A<27> | 85 | 27 | $OpTx$FX_DC$8.UIM | NULL | 30 | A<21> | 78
FB_ORDER_OF_INPUTS | FOOBAR3_ | 31 | BASEADR<1> | NULL | 32 | A<22> | 77 | 34 | A<19> | 59 | 35 | A<29> | 82 | 36 | A<16> | 68
FB_ORDER_OF_INPUTS | FOOBAR3_ | 37 | A<31> | 87 | 38 | $OpTx$FX_DC$18.UIM | NULL | 39 | $OpTx$FX_DC$24.UIM | NULL | 40 | A<2> | 50 | 42 | IDE_BASEADR<7> | NULL
FB_ORDER_OF_INPUTS | FOOBAR3_ | 43 | A<20> | 72 | 44 | IDE_BASEADR<6> | NULL | 46 | A<24> | 81 | 48 | nAS | 1 | 49 | AUTO_CONFIG_DONE<1> | NULL
FB_ORDER_OF_INPUTS | FOOBAR3_ | 50 | AUTO_CONFIG_DONE<0> | NULL | 51 | IDE_BASEADR<3> | NULL | 52 | A<17> | 71 | 53 | BASEADR<2> | NULL

FB_IMUX_INDEX | FOOBAR3_ | 90 | -1 | 38 | 75 | 130 | 95 | 24 | 79 | 26 | 27 | 28 | 29 | 48 | 49 | 50 | 87 | 124 | 53 | -1 | -1 | 93 | 100 | 98 | -1 | 123 | 118 | 81 | 68 | -1 | -1 | 89 | 43 | 91 | -1 | 119 | 83 | 103 | 77 | 63 | 39 | 133 | -1 | 64 | 97 | 65 | -1 | 85 | -1 | 88 | 46 | 47 | 66 | 99 | 42


FB_ORDER_OF_INPUTS | FOOBAR4_ | 3 | A<23> | 76 | 4 | BASEADR_4MB<2> | NULL | 5 | BASEADR_4MB<0> | NULL | 7 | A<2> | 50 | 9 | BASEADR<0> | NULL
FB_ORDER_OF_INPUTS | FOOBAR4_ | 10 | RW | 10 | 12 | AUTO_CONFIG/AUTO_CONFIG_D2.UIM | NULL | 15 | A<3> | 56 | 16 | D<2> | 25 | 17 | A<21> | 78
FB_ORDER_OF_INPUTS | FOOBAR4_ | 22 | nDS | 9 | 25 | D<3> | 20 | 28 | A<4> | 55 | 32 | A<6> | 60 | 33 | A<0> | 53
FB_ORDER_OF_INPUTS | FOOBAR4_ | 38 | $OpTx$FX_DC$18.UIM | NULL | 41 | A<5> | 54 | 47 | A<1> | 52 | 48 | nAS | 1 | 49 | AUTO_CONFIG_DONE<1> | NULL
FB_ORDER_OF_INPUTS | FOOBAR4_ | 50 | AUTO_CONFIG_DONE<0> | NULL

FB_IMUX_INDEX | FOOBAR4_ | -1 | -1 | -1 | 93 | 40 | 41 | -1 | 133 | -1 | 45 | 100 | -1 | 48 | -1 | -1 | 123 | 124 | 89 | -1 | -1 | -1 | -1 | 98 | -1 | -1 | 118 | -1 | -1 | 125 | -1 | -1 | -1 | 117 | 129 | -1 | -1 | -1 | -1 | 63 | -1 | -1 | 127 | -1 | -1 | -1 | -1 | -1 | 131 | 88 | 46 | 47 | -1 | -1 | -1


GLOBAL_FCLK | clk | 0 | 0

GLOBAL_FSR | reset | 0 | 0
