<?xml version="1.0" encoding="UTF-8" ?>
<!-- *************************************************************************************
FILE DESCRIPTION
Max Top 5 critical clocks will be reported. For rest user needs to refer to Detailed report
*******************************************************************************************-->
<report_table display_priority="2" name="Timing Summary">
<report_link name="Detailed report">
<data>/home/user/SDR-HLS/1.RTLImplementation/3.build/build/project/synlog/onebitsdr_project_fpga_mapper.srr</data>
<title>START OF TIMING REPORT</title>
</report_link>
<row>
<data tcl_name="clock_name">Clock Name</data>
<data tcl_name="req_freq">Req Freq</data>
<data tcl_name="est_freq">Est Freq</data>
<data tcl_name="slack">Slack</data>
</row>
<row>
<data>CIC_12s_72s_4096s_2s_16s_1|data_clk_derived_clock</data>
<data>200.0 MHz</data>
<data>137.5 MHz</data>
<data>-4.549</data>
</row>
<row>
<data>PLL|CLKOP_inferred_clock</data>
<data>200.0 MHz</data>
<data>158.8 MHz</data>
<data>-1.296</data>
</row>
<row>
<data>System</data>
<data>200.0 MHz</data>
<data>202.4 MHz</data>
<data>0.059</data>
</row>
</report_table>
