#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1110-g18392a46)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000002a724d265e0 .scope module, "clk_divider_tb" "clk_divider_tb" 2 1;
 .timescale 0 0;
v000002a724d26900_0 .var "clk", 0 0;
v000002a724d269a0_0 .net "clk_div", 0 0, v000002a724cf30e0_0;  1 drivers
v000002a724cdba30_0 .var "reset", 0 0;
S_000002a724d26770 .scope module, "clk_divider_inst" "clk_divider" 2 6, 3 1 0, S_000002a724d265e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 1 "clk_div";
v000002a724cf36b0_0 .net "clk", 0 0, v000002a724d26900_0;  1 drivers
v000002a724cf30e0_0 .var "clk_div", 0 0;
v000002a724cd9e80_0 .var "counter", 3 0;
v000002a724cd9f20_0 .net "reset", 0 0, v000002a724cdba30_0;  1 drivers
E_000002a724cdbf30 .event posedge, v000002a724cd9f20_0, v000002a724cf36b0_0;
    .scope S_000002a724d26770;
T_0 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000002a724cd9e80_0, 0, 4;
    %end;
    .thread T_0;
    .scope S_000002a724d26770;
T_1 ;
    %wait E_000002a724cdbf30;
    %load/vec4 v000002a724cd9f20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000002a724cd9e80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002a724cf30e0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v000002a724cd9e80_0;
    %addi 1, 0, 4;
    %assign/vec4 v000002a724cd9e80_0, 0;
    %load/vec4 v000002a724cd9e80_0;
    %pad/u 32;
    %cmpi/e 10, 0, 32;
    %jmp/0xz  T_1.2, 4;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000002a724cd9e80_0, 0;
    %load/vec4 v000002a724cf30e0_0;
    %inv;
    %assign/vec4 v000002a724cf30e0_0, 0;
T_1.2 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_000002a724d265e0;
T_2 ;
    %vpi_call 2 13 "$dumpfile", "clk_divider_tb.vcd" {0 0 0};
    %vpi_call 2 14 "$dumpvars", 32'sb00000000000000000000000000000000, S_000002a724d265e0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002a724d26900_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002a724cdba30_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002a724cdba30_0, 0, 1;
    %delay 10000, 0;
    %vpi_call 2 18 "$finish" {0 0 0};
    %end;
    .thread T_2;
    .scope S_000002a724d265e0;
T_3 ;
    %delay 5, 0;
    %load/vec4 v000002a724d26900_0;
    %inv;
    %store/vec4 v000002a724d26900_0, 0, 1;
    %jmp T_3;
    .thread T_3;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "clk_divider_tb.v";
    "clk_divider.v";
