{
    "large/arm_core/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "large/arm_core/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "arm_core.blif",
        "max_rss(MiB)": 77.8,
        "exec_time(ms)": 2656.8,
        "techmap_time(ms)": 2638.5,
        "Latch Drivers": 1,
        "Pi": 132,
        "Po": 179,
        "logic element": 25912,
        "latch": 4692,
        "Adder": 390,
        "Memory": 1192,
        "generic logic size": 4,
        "Longest Path": 5491,
        "Average Path": 5,
        "Estimated LUTs": 26612,
        "Total Node": 32187
    },
    "large/bgm/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "large/bgm/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "bgm.blif",
        "max_rss(MiB)": 416.3,
        "exec_time(ms)": 12293.3,
        "techmap_time(ms)": 12274.9,
        "Latch Drivers": 1,
        "Pi": 256,
        "Po": 32,
        "logic element": 81481,
        "latch": 5140,
        "Adder": 2511,
        "Multiplier": 11,
        "generic logic size": 4,
        "Longest Path": 2149,
        "Average Path": 5,
        "Estimated LUTs": 93220,
        "Total Node": 89144
    },
    "large/boundtop/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "large/boundtop/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "boundtop.blif",
        "max_rss(MiB)": 25.1,
        "exec_time(ms)": 435.4,
        "techmap_time(ms)": 417.1,
        "Latch Drivers": 1,
        "Pi": 273,
        "Po": 193,
        "logic element": 4141,
        "latch": 889,
        "Adder": 136,
        "Memory": 32,
        "generic logic size": 4,
        "Longest Path": 421,
        "Average Path": 4,
        "Estimated LUTs": 4435,
        "Total Node": 5199
    },
    "large/des_area/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "large/des_area/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "des_area.blif",
        "max_rss(MiB)": 16.5,
        "exec_time(ms)": 222.3,
        "techmap_time(ms)": 203.8,
        "Latch Drivers": 1,
        "Pi": 125,
        "Po": 64,
        "logic element": 5567,
        "latch": 64,
        "generic logic size": 4,
        "Longest Path": 423,
        "Average Path": 6,
        "Estimated LUTs": 6633,
        "Total Node": 5632
    },
    "large/des_perf/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "large/des_perf/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "des_perf.blif",
        "max_rss(MiB)": 107.8,
        "exec_time(ms)": 1787.3,
        "techmap_time(ms)": 1769.2,
        "Latch Drivers": 1,
        "Pi": 121,
        "Po": 64,
        "logic element": 64960,
        "latch": 1984,
        "generic logic size": 4,
        "Longest Path": 196,
        "Average Path": 6,
        "Estimated LUTs": 81984,
        "Total Node": 66945
    },
    "large/iir/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "large/iir/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "iir.blif",
        "max_rss(MiB)": 8.6,
        "exec_time(ms)": 39.1,
        "techmap_time(ms)": 20.7,
        "Latch Drivers": 1,
        "Pi": 2,
        "Po": 10,
        "logic element": 26,
        "latch": 9,
        "Adder": 8,
        "generic logic size": 4,
        "Longest Path": 18,
        "Average Path": 3,
        "Estimated LUTs": 28,
        "Total Node": 44
    },
    "large/LargeRam/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "large/LargeRam/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "LargeRam.blif",
        "max_rss(MiB)": 6326,
        "exec_time(ms)": 44628.8,
        "techmap_time(ms)": 44610.7,
        "Latch Drivers": 1,
        "Pi": 36,
        "Po": 2,
        "logic element": 2883573,
        "latch": 2,
        "Memory": 524288,
        "generic logic size": 4,
        "Longest Path": 59,
        "Average Path": 4,
        "Estimated LUTs": 2883573,
        "Total Node": 3407864
    },
    "large/LU32PEEng/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "large/LU32PEEng/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "LU32PEEng.blif",
        "max_rss(MiB)": 883.1,
        "exec_time(ms)": 44018.6,
        "techmap_time(ms)": 43999.9,
        "Latch Drivers": 1,
        "Pi": 113,
        "Po": 102,
        "logic element": 182766,
        "latch": 25893,
        "Adder": 13855,
        "Multiplier": 32,
        "Memory": 5251,
        "generic logic size": 4,
        "Longest Path": 5215,
        "Average Path": 4,
        "Estimated LUTs": 193532,
        "Total Node": 227798
    },
    "large/LU64PEEng/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "large/LU64PEEng/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "LU64PEEng.blif",
        "max_rss(MiB)": 1741,
        "exec_time(ms)": 89712.2,
        "techmap_time(ms)": 89693.9,
        "Latch Drivers": 1,
        "Pi": 113,
        "Po": 102,
        "logic element": 355588,
        "latch": 49581,
        "Adder": 25948,
        "Multiplier": 64,
        "Memory": 10372,
        "generic logic size": 4,
        "Longest Path": 5260,
        "Average Path": 4,
        "Estimated LUTs": 376435,
        "Total Node": 441554
    },
    "large/mac1/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "large/mac1/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "mac1.blif",
        "max_rss(MiB)": 24.8,
        "exec_time(ms)": 574.2,
        "techmap_time(ms)": 555.7,
        "Latch Drivers": 1,
        "Pi": 139,
        "Po": 71,
        "logic element": 9610,
        "latch": 262,
        "Adder": 146,
        "generic logic size": 4,
        "Longest Path": 744,
        "Average Path": 4,
        "Estimated LUTs": 9670,
        "Total Node": 10019
    },
    "large/mac2/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "large/mac2/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "mac2.blif",
        "max_rss(MiB)": 65.3,
        "exec_time(ms)": 1936.6,
        "techmap_time(ms)": 1918.1,
        "Latch Drivers": 1,
        "Pi": 273,
        "Po": 141,
        "logic element": 34627,
        "latch": 524,
        "Adder": 286,
        "generic logic size": 4,
        "Longest Path": 1478,
        "Average Path": 4,
        "Estimated LUTs": 34751,
        "Total Node": 35438
    },
    "large/mkDelayWorker32B/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "large/mkDelayWorker32B/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "mkDelayWorker32B.blif",
        "max_rss(MiB)": 71.4,
        "exec_time(ms)": 2039.6,
        "techmap_time(ms)": 2021.3,
        "Latch Drivers": 1,
        "Pi": 510,
        "Po": 553,
        "logic element": 13897,
        "latch": 3645,
        "Adder": 768,
        "Memory": 1336,
        "generic logic size": 4,
        "Longest Path": 314,
        "Average Path": 4,
        "Estimated LUTs": 14663,
        "Total Node": 19647
    },
    "large/mkSMAdapter4B/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "large/mkSMAdapter4B/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "mkSMAdapter4B.blif",
        "max_rss(MiB)": 24.1,
        "exec_time(ms)": 516.2,
        "techmap_time(ms)": 498,
        "Latch Drivers": 1,
        "Pi": 192,
        "Po": 205,
        "logic element": 5749,
        "latch": 1054,
        "Adder": 344,
        "Memory": 153,
        "generic logic size": 4,
        "Longest Path": 388,
        "Average Path": 4,
        "Estimated LUTs": 5880,
        "Total Node": 7301
    },
    "large/or1200/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "large/or1200/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "or1200.blif",
        "max_rss(MiB)": 29.1,
        "exec_time(ms)": 638.8,
        "techmap_time(ms)": 620.4,
        "Latch Drivers": 1,
        "Pi": 384,
        "Po": 394,
        "logic element": 7114,
        "latch": 756,
        "Adder": 562,
        "Multiplier": 1,
        "Memory": 64,
        "generic logic size": 4,
        "Longest Path": 1780,
        "Average Path": 5,
        "Estimated LUTs": 7476,
        "Total Node": 8498
    },
    "large/paj_boundtop_hierarchy_no_mem/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "large/paj_boundtop_hierarchy_no_mem/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "paj_boundtop_hierarchy_no_mem.blif",
        "max_rss(MiB)": 25.2,
        "exec_time(ms)": 429.5,
        "techmap_time(ms)": 411.2,
        "Latch Drivers": 1,
        "Pi": 263,
        "Po": 193,
        "logic element": 4434,
        "latch": 837,
        "Adder": 125,
        "generic logic size": 4,
        "Longest Path": 434,
        "Average Path": 4,
        "Estimated LUTs": 4728,
        "Total Node": 5397
    },
    "large/paj_framebuftop_hierarchy_no_mem/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "large/paj_framebuftop_hierarchy_no_mem/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "paj_framebuftop_hierarchy_no_mem.blif",
        "max_rss(MiB)": 11.2,
        "exec_time(ms)": 101.9,
        "techmap_time(ms)": 83.5,
        "Latch Drivers": 1,
        "Pi": 67,
        "Po": 35,
        "logic element": 1513,
        "latch": 548,
        "Adder": 142,
        "generic logic size": 4,
        "Longest Path": 83,
        "Average Path": 4,
        "Estimated LUTs": 1557,
        "Total Node": 2204
    },
    "large/paj_raygentop_hierarchy_no_mem/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "large/paj_raygentop_hierarchy_no_mem/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "paj_raygentop_hierarchy_no_mem.blif",
        "max_rss(MiB)": 20.9,
        "exec_time(ms)": 406.2,
        "techmap_time(ms)": 387.8,
        "Latch Drivers": 1,
        "Pi": 235,
        "Po": 305,
        "logic element": 2938,
        "latch": 1024,
        "Adder": 413,
        "Multiplier": 15,
        "generic logic size": 4,
        "Longest Path": 108,
        "Average Path": 4,
        "Estimated LUTs": 2995,
        "Total Node": 4391
    },
    "large/paj_top_hierarchy_no_mem/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "large/paj_top_hierarchy_no_mem/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "paj_top_hierarchy_no_mem.blif",
        "max_rss(MiB)": 97.4,
        "exec_time(ms)": 2492.1,
        "techmap_time(ms)": 2473.9,
        "Latch Drivers": 1,
        "Pi": 204,
        "Po": 130,
        "logic element": 37117,
        "latch": 11350,
        "Adder": 5405,
        "Multiplier": 30,
        "generic logic size": 4,
        "Longest Path": 2392,
        "Average Path": 4,
        "Estimated LUTs": 40248,
        "Total Node": 53903
    },
    "large/raygentop/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "large/raygentop/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "raygentop.blif",
        "max_rss(MiB)": 20.7,
        "exec_time(ms)": 397.7,
        "techmap_time(ms)": 379.2,
        "Latch Drivers": 1,
        "Pi": 235,
        "Po": 305,
        "logic element": 2716,
        "latch": 1053,
        "Adder": 413,
        "Multiplier": 15,
        "Memory": 21,
        "generic logic size": 4,
        "Longest Path": 111,
        "Average Path": 4,
        "Estimated LUTs": 2775,
        "Total Node": 4219
    },
    "large/spree/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "large/spree/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "spree.blif",
        "max_rss(MiB)": 18.3,
        "exec_time(ms)": 332.7,
        "techmap_time(ms)": 314.7,
        "Latch Drivers": 1,
        "Pi": 44,
        "Po": 32,
        "logic element": 2656,
        "latch": 352,
        "Adder": 62,
        "Multiplier": 1,
        "Memory": 128,
        "generic logic size": 4,
        "Longest Path": 825,
        "Average Path": 4,
        "Estimated LUTs": 2920,
        "Total Node": 3200
    },
    "large/sv_chip0_hierarchy_no_mem/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "large/sv_chip0_hierarchy_no_mem/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "sv_chip0_hierarchy_no_mem.blif",
        "max_rss(MiB)": 60,
        "exec_time(ms)": 894.4,
        "techmap_time(ms)": 875.8,
        "Latch Drivers": 1,
        "Pi": 168,
        "Po": 198,
        "logic element": 8392,
        "latch": 11621,
        "Adder": 2815,
        "generic logic size": 4,
        "Longest Path": 168,
        "Average Path": 4,
        "Estimated LUTs": 8536,
        "Total Node": 22829
    },
    "large/sv_chip1_hierarchy_no_mem/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "large/sv_chip1_hierarchy_no_mem/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "sv_chip1_hierarchy_no_mem.blif",
        "max_rss(MiB)": 86.8,
        "exec_time(ms)": 1483.2,
        "techmap_time(ms)": 1464.8,
        "Latch Drivers": 1,
        "Pi": 67,
        "Po": 145,
        "logic element": 10352,
        "latch": 11448,
        "Adder": 2356,
        "Multiplier": 152,
        "generic logic size": 4,
        "Longest Path": 197,
        "Average Path": 4,
        "Estimated LUTs": 10355,
        "Total Node": 24309
    },
    "large/sv_chip2_hierarchy_no_mem/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "large/sv_chip2_hierarchy_no_mem/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "sv_chip2_hierarchy_no_mem.blif",
        "max_rss(MiB)": 107.7,
        "exec_time(ms)": 1761.1,
        "techmap_time(ms)": 1742.6,
        "Latch Drivers": 1,
        "Pi": 148,
        "Po": 182,
        "logic element": 10228,
        "latch": 16281,
        "Adder": 12873,
        "Multiplier": 468,
        "generic logic size": 4,
        "Longest Path": 138,
        "Average Path": 4,
        "Estimated LUTs": 10242,
        "Total Node": 39851
    },
    "large/sv_chip3_hierarchy_no_mem/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "large/sv_chip3_hierarchy_no_mem/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "sv_chip3_hierarchy_no_mem.blif",
        "max_rss(MiB)": 9.9,
        "exec_time(ms)": 96.5,
        "techmap_time(ms)": 77.9,
        "Latch Drivers": 2,
        "Pi": 9,
        "Po": 30,
        "logic element": 1140,
        "latch": 99,
        "Adder": 28,
        "generic logic size": 4,
        "Longest Path": 74,
        "Average Path": 4,
        "Estimated LUTs": 1453,
        "Total Node": 1269
    },
    "DEFAULT": {
        "test_name": "n/a",
        "architecture": "n/a",
        "input_blif": "n/a",
        "exit": 0,
        "leaks": 0,
        "errors": [],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": -1,
        "exec_time(ms)": -1,
        "techmap_time(ms)": -1,
        "Latch Drivers": 0,
        "Pi": 0,
        "Po": 0,
        "logic element": 0,
        "latch": 0,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": -1,
        "Longest Path": 0,
        "Average Path": 0,
        "Estimated LUTs": 0,
        "Total Node": 0
    }
}
