/* SoC level DTS fixup file */

#define DT_NUM_IRQ_PRIO_BITS	DT_ARM_V7M_NVIC_E000E100_ARM_NUM_IRQ_PRIORITY_BITS
#define DT_ETH_BASE_ADDR	DT_TI_STELLARIS_ETHERNET_40048000_BASE_ADDRESS
#define DT_ETH_DRV_NAME		DT_TI_STELLARIS_ETHERNET_40048000_LABEL
#define DT_ETH_IRQ		DT_TI_STELLARIS_ETHERNET_40048000_IRQ_0
#define DT_ETH_IRQ_PRIO		DT_TI_STELLARIS_ETHERNET_40048000_IRQ_0_PRIORITY
#define DT_ETH_MAC_ADDR_0	DT_TI_STELLARIS_ETHERNET_40048000_LOCAL_MAC_ADDRESS_0
#define DT_ETH_MAC_ADDR_1	DT_TI_STELLARIS_ETHERNET_40048000_LOCAL_MAC_ADDRESS_1
#define DT_ETH_MAC_ADDR_2	DT_TI_STELLARIS_ETHERNET_40048000_LOCAL_MAC_ADDRESS_2
#define DT_ETH_MAC_ADDR_3	DT_TI_STELLARIS_ETHERNET_40048000_LOCAL_MAC_ADDRESS_3
#define DT_ETH_MAC_ADDR_4	DT_TI_STELLARIS_ETHERNET_40048000_LOCAL_MAC_ADDRESS_4
#define DT_ETH_MAC_ADDR_5	DT_TI_STELLARIS_ETHERNET_40048000_LOCAL_MAC_ADDRESS_5

#define DT_CLOCK_CONTROL_BASE_ADDR    DT_TI_STELLARIS_CCM_400FE000_BASE_ADDRESS
#define DT_CLOCK_CONTROL_LABEL        DT_TI_STELLARIS_CCM_400FE000_LABEL

#define DT_SSP_IRQ_FLAGS              0

#define DT_SSP0_BASE_ADDRESS          DT_ARM_PL022_40008000_BASE_ADDRESS
#define DT_SSP0_IRQ                   DT_ARM_PL022_40008000_IRQ_0
#define DT_SSP0_IRQ_PRI               DT_ARM_PL022_40008000_IRQ_0_PRIORITY
#define DT_SSP0_NAME                  DT_ARM_PL022_40008000_LABEL
#define DT_SSP0_CLOCK_BUS             DT_ARM_PL022_40008000_CLOCK_BUS
#define DT_SSP0_CLOCK_ENABLE          DT_ARM_PL022_40008000_CLOCK_ENABLE
/* End of SoC Level DTS fixup file */
