#-----------------------------------------------------------
# Vivado v2021.2 (64-bit)
# SW Build 3367213 on Tue Oct 19 02:48:09 MDT 2021
# IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
# Start of session at: Wed Jun  8 19:47:41 2022
# Process ID: 10488
# Current directory: C:/Users/matth/Desktop/image_display
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent13792 C:\Users\matth\Desktop\image_display\image_display.xpr
# Log file: C:/Users/matth/Desktop/image_display/vivado.log
# Journal file: C:/Users/matth/Desktop/image_display\vivado.jou
# Running On: DESKTOP-OFMIKN9, OS: Windows, CPU Frequency: 3294 MHz, CPU Physical cores: 16, Host memory: 33739 MB
#-----------------------------------------------------------
start_gui
open_project C:/Users/matth/Desktop/image_display/image_display.xpr
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26c:part0:1.2 available at D:/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26c/1.2/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26c:part0:1.3 available at D:/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26c/1.3/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26i:part0:1.2 available at D:/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26i/1.2/board.xml as part xck26-sfvc784-2lvi-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26i:part0:1.3 available at D:/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26i/1.3/board.xml as part xck26-sfvc784-2lvi-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.6 available at D:/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kc705/1.6/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at D:/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at D:/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.4 available at D:/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.4/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.5 available at D:/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.5/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at D:/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu1500/1.2/board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kv260_som:part0:1.2 available at D:/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kv260_som/1.2/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:sp701:part0:1.0 available at D:/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/sp701/1.0/board.xml as part xc7s100fgga676-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:sp701:part0:1.1 available at D:/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/sp701/1.1/board.xml as part xc7s100fgga676-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc707:part0:1.4 available at D:/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc707/1.4/board.xml as part xc7vx485tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc709:part0:1.8 available at D:/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc709/1.8/board.xml as part xc7vx690tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at D:/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_es:part0:1.3 available at D:/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/es/1.3/board.xml as part xcvc1902-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at D:/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at D:/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at D:/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at D:/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.0/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at D:/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.3/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at D:/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.4/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128:part0:1.0 available at D:/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu128/production/1.0/board.xml as part xcvu37p-fsvh2892-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at D:/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at D:/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu1525/1.3/board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_mpsoc:part0:1.0 available at D:/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_mpsoc/1.0/board.xml as part xczu19eg-ffvd1760-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_rfsoc:part0:1.0 available at D:/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_rfsoc/1.0/board.xml as part xczu21dr-ffvd1156-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at D:/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_es:part0:1.3 available at D:/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/es/1.3/board.xml as part xcvm1802-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at D:/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc702:part0:1.4 available at D:/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc702/1.4/board.xml as part xc7z020clg484-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.4 available at D:/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc706/1.4/board.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.3 available at D:/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.3/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.4 available at D:/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.4/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu104:part0:1.1 available at D:/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu104/1.1/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.4 available at D:/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.4/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.5 available at D:/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.5/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.6 available at D:/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.6/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.2 available at D:/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.2/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.3 available at D:/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.3/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.4 available at D:/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.4/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1275:part0:1.0 available at D:/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1275/1.0/board.xml as part xczu29dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1285:part0:1.0 available at D:/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1285/1.0/board.xml as part xczu39dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208:part0:2.0 available at D:/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/production/2.0/board.xml as part xczu48dr-fsvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208_es:part0:1.0 available at D:/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/es/1.0/board.xml as part xczu48dr-fsvg1517-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208_es:part0:1.1 available at D:/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/es/1.1/board.xml as part xczu48dr-fsvg1517-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208_es:part0:1.2 available at D:/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/es/1.2/board.xml as part xczu48dr-fsvg1517-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at D:/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld_es:part0:1.0 available at D:/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/es/1.0/board.xml as part xczu58dr-fsvg1517-2-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216:part0:2.0 available at D:/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/production/2.0/board.xml as part xczu49dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216_es:part0:1.0 available at D:/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/es/1.0/board.xml as part xczu49dr-ffvf1760-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216_es:part0:1.1 available at D:/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/es/1.1/board.xml as part xczu49dr-ffvf1760-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216_es:part0:1.2 available at D:/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/es/1.2/board.xml as part xczu49dr-ffvf1760-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at D:/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld_es:part0:1.0 available at D:/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/es/1.0/board.xml as part xczu59dr-ffvf1760-2-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:1.0 available at D:/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/1.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'C:/Users/matth/Desktop/image_display/image_display.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Vivado/2021.2/data/ip'.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'testtop'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/matth/Desktop/image_display/image_display.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Vivado/2021.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'testtop' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/matth/Desktop/image_display/image_display.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testtop_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/matth/Desktop/image_display/image_display.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testtop_behav xil_defaultlib.testtop xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testtop_behav xil_defaultlib.testtop xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/matth/Desktop/image_display/image_display.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testtop_behav -key {Behavioral:sim_1:Functional:testtop} -tclbatch {testtop.tcl} -view {C:/Users/matth/Desktop/image_display/testtop_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config C:/Users/matth/Desktop/image_display/testtop_behav.wcfg
source testtop.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testtop_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1562.855 ; gain = 0.000
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/matth/Desktop/image_display/image_display.runs/synth_1

launch_runs synth_1 -jobs 8
[Wed Jun  8 19:49:42 2022] Launched synth_1...
Run output will be captured here: C:/Users/matth/Desktop/image_display/image_display.runs/synth_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/matth/Desktop/image_display/image_display.runs/synth_1

launch_runs synth_1 -jobs 8
[Wed Jun  8 19:50:51 2022] Launched synth_1...
Run output will be captured here: C:/Users/matth/Desktop/image_display/image_display.runs/synth_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/matth/Desktop/image_display/image_display.runs/synth_1

launch_runs synth_1 -jobs 8
[Wed Jun  8 19:52:40 2022] Launched synth_1...
Run output will be captured here: C:/Users/matth/Desktop/image_display/image_display.runs/synth_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/matth/Desktop/image_display/image_display.runs/synth_1

launch_runs synth_1 -jobs 8
[Wed Jun  8 19:53:29 2022] Launched synth_1...
Run output will be captured here: C:/Users/matth/Desktop/image_display/image_display.runs/synth_1/runme.log
launch_runs impl_1 -jobs 8
[Wed Jun  8 19:54:08 2022] Launched impl_1...
Run output will be captured here: C:/Users/matth/Desktop/image_display/image_display.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Wed Jun  8 19:55:14 2022] Launched impl_1...
Run output will be captured here: C:/Users/matth/Desktop/image_display/image_display.runs/impl_1/runme.log
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/matth/Desktop/image_display/image_display.srcs/utils_1/imports/synth_1/top.dcp with file C:/Users/matth/Desktop/image_display/image_display.runs/synth_1/top.dcp
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/matth/Desktop/image_display/image_display.runs/synth_1

launch_runs synth_1 -jobs 8
[Wed Jun  8 19:56:29 2022] Launched synth_1...
Run output will be captured here: C:/Users/matth/Desktop/image_display/image_display.runs/synth_1/runme.log
launch_runs impl_1 -jobs 8
[Wed Jun  8 19:57:08 2022] Launched impl_1...
Run output will be captured here: C:/Users/matth/Desktop/image_display/image_display.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Wed Jun  8 19:57:57 2022] Launched impl_1...
Run output will be captured here: C:/Users/matth/Desktop/image_display/image_display.runs/impl_1/runme.log
open_run impl_1
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1562.855 ; gain = 0.000
INFO: [Project 1-479] Netlist was created with Vivado 2021.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.028 . Memory (MB): peak = 2131.270 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.028 . Memory (MB): peak = 2131.270 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2131.270 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 2256.000 ; gain = 693.145
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2021.2
  **** Build date : Oct 19 2021 at 03:13:30
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2021.2.0
  ****** Build date   : Sep 28 2021-06:44:20
    **** Build number : 2021.2.1632779060
      ** Copyright 2017-2022 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:02 ; elapsed = 00:01:12 . Memory (MB): peak = 2288.820 ; gain = 22.680
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183ACAF93A
open_hw_target: Time (s): cpu = 00:00:04 ; elapsed = 00:00:39 . Memory (MB): peak = 4023.160 ; gain = 1734.340
set_property PROGRAM.FILE {C:/Users/matth/Desktop/image_display/image_display.runs/impl_1/top.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
refresh_hw_device: Time (s): cpu = 00:00:01 ; elapsed = 00:00:31 . Memory (MB): peak = 4066.383 ; gain = 23.492
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/matth/Desktop/image_display/image_display.runs/impl_1/top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_devices: Time (s): cpu = 00:00:02 ; elapsed = 00:00:30 . Memory (MB): peak = 4076.211 ; gain = 9.828
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw_manager
close_design
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'testtop'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/matth/Desktop/image_display/image_display.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Vivado/2021.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'testtop' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/matth/Desktop/image_display/image_display.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testtop_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/matth/Desktop/image_display/image_display.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/matth/Desktop/image_display/image_display.srcs/sources_1/new/h_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module h_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/matth/Desktop/image_display/image_display.srcs/sources_1/new/v_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module v_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/matth/Desktop/image_display/image_display.srcs/sources_1/new/oper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module edge_trigger_JKFF
INFO: [VRFC 10-311] analyzing module edge_trigger_D_FF
INFO: [VRFC 10-311] analyzing module lt10
INFO: [VRFC 10-311] analyzing module gt10
INFO: [VRFC 10-311] analyzing module inc_1bit
INFO: [VRFC 10-311] analyzing module inc
INFO: [VRFC 10-311] analyzing module mux2to1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/matth/Desktop/image_display/image_display.srcs/sources_1/new/clock_divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock_divider
WARNING: [VRFC 10-3676] redeclaration of ansi port 'CLK' is not allowed [C:/Users/matth/Desktop/image_display/image_display.srcs/sources_1/new/clock_divider.v:8]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/matth/Desktop/image_display/image_display.srcs/sim_1/new/testtop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testtop
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/matth/Desktop/image_display/image_display.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testtop_behav xil_defaultlib.testtop xil_defaultlib.glbl -log elaborate.log"
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testtop_behav xil_defaultlib.testtop xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'reset_n' [C:/Users/matth/Desktop/image_display/image_display.srcs/sources_1/new/clock_divider.v:15]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'reset_n' [C:/Users/matth/Desktop/image_display/image_display.srcs/sources_1/new/clock_divider.v:16]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/matth/Desktop/image_display/image_display.srcs/sources_1/new/top.v" Line 1. Module top doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/matth/Desktop/image_display/image_display.srcs/sources_1/new/h_counter.v" Line 1. Module h_counter doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/matth/Desktop/image_display/image_display.srcs/sources_1/new/v_counter.v" Line 1. Module v_counter doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/matth/Desktop/image_display/image_display.srcs/sources_1/new/top.v" Line 1. Module top doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/matth/Desktop/image_display/image_display.srcs/sources_1/new/h_counter.v" Line 1. Module h_counter doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/matth/Desktop/image_display/image_display.srcs/sources_1/new/v_counter.v" Line 1. Module v_counter doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.edge_trigger_JKFF
Compiling module xil_defaultlib.edge_trigger_D_FF
Compiling module xil_defaultlib.clock_divider
Compiling module xil_defaultlib.h_counter
Compiling module xil_defaultlib.v_counter
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.testtop
Compiling module xil_defaultlib.glbl
Built simulation snapshot testtop_behav
INFO: [Common 17-344] 'run_program' was cancelled
INFO: [Vivado 12-5357] 'elaborate' step aborted
INFO: [Common 17-344] 'launch_simulation' was cancelled
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'testtop'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/matth/Desktop/image_display/image_display.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Vivado/2021.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'testtop' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/matth/Desktop/image_display/image_display.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testtop_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/matth/Desktop/image_display/image_display.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/matth/Desktop/image_display/image_display.srcs/sources_1/new/h_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module h_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/matth/Desktop/image_display/image_display.srcs/sources_1/new/v_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module v_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/matth/Desktop/image_display/image_display.srcs/sources_1/new/oper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module edge_trigger_JKFF
INFO: [VRFC 10-311] analyzing module edge_trigger_D_FF
INFO: [VRFC 10-311] analyzing module lt10
INFO: [VRFC 10-311] analyzing module gt10
INFO: [VRFC 10-311] analyzing module inc_1bit
INFO: [VRFC 10-311] analyzing module inc
INFO: [VRFC 10-311] analyzing module mux2to1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/matth/Desktop/image_display/image_display.srcs/sources_1/new/clock_divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock_divider
WARNING: [VRFC 10-3676] redeclaration of ansi port 'CLK' is not allowed [C:/Users/matth/Desktop/image_display/image_display.srcs/sources_1/new/clock_divider.v:8]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/matth/Desktop/image_display/image_display.srcs/sim_1/new/testtop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testtop
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/matth/Desktop/image_display/image_display.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testtop_behav xil_defaultlib.testtop xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testtop_behav xil_defaultlib.testtop xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'reset_n' [C:/Users/matth/Desktop/image_display/image_display.srcs/sources_1/new/clock_divider.v:15]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'reset_n' [C:/Users/matth/Desktop/image_display/image_display.srcs/sources_1/new/clock_divider.v:16]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/matth/Desktop/image_display/image_display.srcs/sources_1/new/top.v" Line 1. Module top doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/matth/Desktop/image_display/image_display.srcs/sources_1/new/h_counter.v" Line 1. Module h_counter doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/matth/Desktop/image_display/image_display.srcs/sources_1/new/v_counter.v" Line 1. Module v_counter doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/matth/Desktop/image_display/image_display.srcs/sources_1/new/top.v" Line 1. Module top doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/matth/Desktop/image_display/image_display.srcs/sources_1/new/h_counter.v" Line 1. Module h_counter doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/matth/Desktop/image_display/image_display.srcs/sources_1/new/v_counter.v" Line 1. Module v_counter doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.edge_trigger_JKFF
Compiling module xil_defaultlib.edge_trigger_D_FF
Compiling module xil_defaultlib.clock_divider
Compiling module xil_defaultlib.h_counter
Compiling module xil_defaultlib.v_counter
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.testtop
Compiling module xil_defaultlib.glbl
Built simulation snapshot testtop_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/matth/Desktop/image_display/image_display.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testtop_behav -key {Behavioral:sim_1:Functional:testtop} -tclbatch {testtop.tcl} -view {C:/Users/matth/Desktop/image_display/testtop_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config C:/Users/matth/Desktop/image_display/testtop_behav.wcfg
source testtop.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testtop_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 4078.230 ; gain = 0.000
save_wave_config {C:/Users/matth/Desktop/image_display/testtop_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'testtop'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/matth/Desktop/image_display/image_display.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Vivado/2021.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'testtop' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/matth/Desktop/image_display/image_display.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testtop_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/matth/Desktop/image_display/image_display.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/matth/Desktop/image_display/image_display.srcs/sources_1/new/h_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module h_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/matth/Desktop/image_display/image_display.srcs/sources_1/new/v_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module v_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/matth/Desktop/image_display/image_display.srcs/sources_1/new/oper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module edge_trigger_JKFF
INFO: [VRFC 10-311] analyzing module edge_trigger_D_FF
INFO: [VRFC 10-311] analyzing module lt10
INFO: [VRFC 10-311] analyzing module gt10
INFO: [VRFC 10-311] analyzing module inc_1bit
INFO: [VRFC 10-311] analyzing module inc
INFO: [VRFC 10-311] analyzing module mux2to1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/matth/Desktop/image_display/image_display.srcs/sources_1/new/clock_divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock_divider
WARNING: [VRFC 10-3676] redeclaration of ansi port 'CLK' is not allowed [C:/Users/matth/Desktop/image_display/image_display.srcs/sources_1/new/clock_divider.v:8]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/matth/Desktop/image_display/image_display.srcs/sim_1/new/testtop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testtop
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/matth/Desktop/image_display/image_display.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testtop_behav xil_defaultlib.testtop xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testtop_behav xil_defaultlib.testtop xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'reset_n' [C:/Users/matth/Desktop/image_display/image_display.srcs/sources_1/new/clock_divider.v:15]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'reset_n' [C:/Users/matth/Desktop/image_display/image_display.srcs/sources_1/new/clock_divider.v:16]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/matth/Desktop/image_display/image_display.srcs/sources_1/new/top.v" Line 1. Module top doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/matth/Desktop/image_display/image_display.srcs/sources_1/new/h_counter.v" Line 1. Module h_counter doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/matth/Desktop/image_display/image_display.srcs/sources_1/new/v_counter.v" Line 1. Module v_counter doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/matth/Desktop/image_display/image_display.srcs/sources_1/new/top.v" Line 1. Module top doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/matth/Desktop/image_display/image_display.srcs/sources_1/new/h_counter.v" Line 1. Module h_counter doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/matth/Desktop/image_display/image_display.srcs/sources_1/new/v_counter.v" Line 1. Module v_counter doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.edge_trigger_JKFF
Compiling module xil_defaultlib.edge_trigger_D_FF
Compiling module xil_defaultlib.clock_divider
Compiling module xil_defaultlib.h_counter
Compiling module xil_defaultlib.v_counter
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.testtop
Compiling module xil_defaultlib.glbl
Built simulation snapshot testtop_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/matth/Desktop/image_display/image_display.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testtop_behav -key {Behavioral:sim_1:Functional:testtop} -tclbatch {testtop.tcl} -view {C:/Users/matth/Desktop/image_display/testtop_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config C:/Users/matth/Desktop/image_display/testtop_behav.wcfg
source testtop.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testtop_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 4078.230 ; gain = 0.000
save_wave_config {C:/Users/matth/Desktop/image_display/testtop_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'testtop'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/matth/Desktop/image_display/image_display.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Vivado/2021.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'testtop' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/matth/Desktop/image_display/image_display.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testtop_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/matth/Desktop/image_display/image_display.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testtop_behav xil_defaultlib.testtop xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testtop_behav xil_defaultlib.testtop xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'reset_n' [C:/Users/matth/Desktop/image_display/image_display.srcs/sources_1/new/clock_divider.v:15]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'reset_n' [C:/Users/matth/Desktop/image_display/image_display.srcs/sources_1/new/clock_divider.v:16]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/matth/Desktop/image_display/image_display.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testtop_behav -key {Behavioral:sim_1:Functional:testtop} -tclbatch {testtop.tcl} -view {C:/Users/matth/Desktop/image_display/testtop_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config C:/Users/matth/Desktop/image_display/testtop_behav.wcfg
source testtop.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testtop_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
run all
run: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 4078.230 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'testtop'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/matth/Desktop/image_display/image_display.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Vivado/2021.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'testtop' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/matth/Desktop/image_display/image_display.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testtop_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/matth/Desktop/image_display/image_display.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/matth/Desktop/image_display/image_display.srcs/sources_1/new/h_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module h_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/matth/Desktop/image_display/image_display.srcs/sources_1/new/v_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module v_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/matth/Desktop/image_display/image_display.srcs/sources_1/new/oper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module edge_trigger_JKFF
INFO: [VRFC 10-311] analyzing module edge_trigger_D_FF
INFO: [VRFC 10-311] analyzing module edge_trigger_T_FF
INFO: [VRFC 10-311] analyzing module lt10
INFO: [VRFC 10-311] analyzing module gt10
INFO: [VRFC 10-311] analyzing module inc_1bit
INFO: [VRFC 10-311] analyzing module inc
INFO: [VRFC 10-311] analyzing module mux2to1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/matth/Desktop/image_display/image_display.srcs/sources_1/new/clock_divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock_divider
WARNING: [VRFC 10-3676] redeclaration of ansi port 'CLK' is not allowed [C:/Users/matth/Desktop/image_display/image_display.srcs/sources_1/new/clock_divider.v:8]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/matth/Desktop/image_display/image_display.srcs/sim_1/new/testtop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testtop
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/matth/Desktop/image_display/image_display.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testtop_behav xil_defaultlib.testtop xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testtop_behav xil_defaultlib.testtop xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'reset_n' [C:/Users/matth/Desktop/image_display/image_display.srcs/sources_1/new/clock_divider.v:15]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'reset_n' [C:/Users/matth/Desktop/image_display/image_display.srcs/sources_1/new/clock_divider.v:16]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/matth/Desktop/image_display/image_display.srcs/sources_1/new/top.v" Line 1. Module top doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/matth/Desktop/image_display/image_display.srcs/sources_1/new/h_counter.v" Line 1. Module h_counter doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/matth/Desktop/image_display/image_display.srcs/sources_1/new/v_counter.v" Line 1. Module v_counter doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/matth/Desktop/image_display/image_display.srcs/sources_1/new/top.v" Line 1. Module top doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/matth/Desktop/image_display/image_display.srcs/sources_1/new/h_counter.v" Line 1. Module h_counter doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/matth/Desktop/image_display/image_display.srcs/sources_1/new/v_counter.v" Line 1. Module v_counter doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.edge_trigger_JKFF
Compiling module xil_defaultlib.edge_trigger_T_FF
Compiling module xil_defaultlib.clock_divider
Compiling module xil_defaultlib.h_counter
Compiling module xil_defaultlib.v_counter
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.testtop
Compiling module xil_defaultlib.glbl
Built simulation snapshot testtop_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/matth/Desktop/image_display/image_display.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testtop_behav -key {Behavioral:sim_1:Functional:testtop} -tclbatch {testtop.tcl} -view {C:/Users/matth/Desktop/image_display/testtop_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config C:/Users/matth/Desktop/image_display/testtop_behav.wcfg
source testtop.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testtop_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 4078.230 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'testtop'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/matth/Desktop/image_display/image_display.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Vivado/2021.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'testtop' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/matth/Desktop/image_display/image_display.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testtop_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/matth/Desktop/image_display/image_display.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/matth/Desktop/image_display/image_display.srcs/sources_1/new/h_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module h_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/matth/Desktop/image_display/image_display.srcs/sources_1/new/v_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module v_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/matth/Desktop/image_display/image_display.srcs/sources_1/new/oper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module edge_trigger_JKFF
INFO: [VRFC 10-311] analyzing module edge_trigger_D_FF
INFO: [VRFC 10-311] analyzing module edge_trigger_T_FF
INFO: [VRFC 10-311] analyzing module lt10
INFO: [VRFC 10-311] analyzing module gt10
INFO: [VRFC 10-311] analyzing module inc_1bit
INFO: [VRFC 10-311] analyzing module inc
INFO: [VRFC 10-311] analyzing module mux2to1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/matth/Desktop/image_display/image_display.srcs/sources_1/new/clock_divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock_divider
WARNING: [VRFC 10-3676] redeclaration of ansi port 'CLK' is not allowed [C:/Users/matth/Desktop/image_display/image_display.srcs/sources_1/new/clock_divider.v:8]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/matth/Desktop/image_display/image_display.srcs/sim_1/new/testtop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testtop
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/matth/Desktop/image_display/image_display.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testtop_behav xil_defaultlib.testtop xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testtop_behav xil_defaultlib.testtop xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'reset_n' [C:/Users/matth/Desktop/image_display/image_display.srcs/sources_1/new/clock_divider.v:15]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'reset_n' [C:/Users/matth/Desktop/image_display/image_display.srcs/sources_1/new/clock_divider.v:16]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/matth/Desktop/image_display/image_display.srcs/sources_1/new/top.v" Line 1. Module top doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/matth/Desktop/image_display/image_display.srcs/sources_1/new/h_counter.v" Line 1. Module h_counter doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/matth/Desktop/image_display/image_display.srcs/sources_1/new/v_counter.v" Line 1. Module v_counter doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/matth/Desktop/image_display/image_display.srcs/sources_1/new/top.v" Line 1. Module top doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/matth/Desktop/image_display/image_display.srcs/sources_1/new/h_counter.v" Line 1. Module h_counter doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/matth/Desktop/image_display/image_display.srcs/sources_1/new/v_counter.v" Line 1. Module v_counter doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.edge_trigger_JKFF
Compiling module xil_defaultlib.edge_trigger_T_FF
Compiling module xil_defaultlib.clock_divider
Compiling module xil_defaultlib.h_counter
Compiling module xil_defaultlib.v_counter
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.testtop
Compiling module xil_defaultlib.glbl
Built simulation snapshot testtop_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/matth/Desktop/image_display/image_display.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testtop_behav -key {Behavioral:sim_1:Functional:testtop} -tclbatch {testtop.tcl} -view {C:/Users/matth/Desktop/image_display/testtop_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config C:/Users/matth/Desktop/image_display/testtop_behav.wcfg
source testtop.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testtop_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 4078.230 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'testtop'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/matth/Desktop/image_display/image_display.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Vivado/2021.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'testtop' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/matth/Desktop/image_display/image_display.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testtop_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/matth/Desktop/image_display/image_display.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/matth/Desktop/image_display/image_display.srcs/sources_1/new/h_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module h_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/matth/Desktop/image_display/image_display.srcs/sources_1/new/v_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module v_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/matth/Desktop/image_display/image_display.srcs/sources_1/new/oper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module edge_trigger_JKFF
INFO: [VRFC 10-311] analyzing module edge_trigger_D_FF
INFO: [VRFC 10-311] analyzing module edge_trigger_T_FF
INFO: [VRFC 10-311] analyzing module lt10
INFO: [VRFC 10-311] analyzing module gt10
INFO: [VRFC 10-311] analyzing module inc_1bit
INFO: [VRFC 10-311] analyzing module inc
INFO: [VRFC 10-311] analyzing module mux2to1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/matth/Desktop/image_display/image_display.srcs/sources_1/new/clock_divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock_divider
WARNING: [VRFC 10-3676] redeclaration of ansi port 'CLK' is not allowed [C:/Users/matth/Desktop/image_display/image_display.srcs/sources_1/new/clock_divider.v:8]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/matth/Desktop/image_display/image_display.srcs/sim_1/new/testtop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testtop
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/matth/Desktop/image_display/image_display.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testtop_behav xil_defaultlib.testtop xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testtop_behav xil_defaultlib.testtop xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'reset_n' [C:/Users/matth/Desktop/image_display/image_display.srcs/sources_1/new/clock_divider.v:15]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'reset_n' [C:/Users/matth/Desktop/image_display/image_display.srcs/sources_1/new/clock_divider.v:16]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/matth/Desktop/image_display/image_display.srcs/sources_1/new/top.v" Line 1. Module top doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/matth/Desktop/image_display/image_display.srcs/sources_1/new/h_counter.v" Line 1. Module h_counter doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/matth/Desktop/image_display/image_display.srcs/sources_1/new/v_counter.v" Line 1. Module v_counter doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/matth/Desktop/image_display/image_display.srcs/sources_1/new/top.v" Line 1. Module top doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/matth/Desktop/image_display/image_display.srcs/sources_1/new/h_counter.v" Line 1. Module h_counter doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/matth/Desktop/image_display/image_display.srcs/sources_1/new/v_counter.v" Line 1. Module v_counter doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.edge_trigger_JKFF
Compiling module xil_defaultlib.edge_trigger_T_FF
Compiling module xil_defaultlib.clock_divider
Compiling module xil_defaultlib.h_counter
Compiling module xil_defaultlib.v_counter
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.testtop
Compiling module xil_defaultlib.glbl
Built simulation snapshot testtop_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/matth/Desktop/image_display/image_display.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testtop_behav -key {Behavioral:sim_1:Functional:testtop} -tclbatch {testtop.tcl} -view {C:/Users/matth/Desktop/image_display/testtop_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config C:/Users/matth/Desktop/image_display/testtop_behav.wcfg
source testtop.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testtop_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 4078.230 ; gain = 0.000
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/matth/Desktop/image_display/image_display.srcs/utils_1/imports/synth_1/top.dcp with file C:/Users/matth/Desktop/image_display/image_display.runs/synth_1/top.dcp
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/matth/Desktop/image_display/image_display.runs/synth_1

launch_runs synth_1 -jobs 8
[Wed Jun  8 20:28:01 2022] Launched synth_1...
Run output will be captured here: C:/Users/matth/Desktop/image_display/image_display.runs/synth_1/runme.log
launch_runs impl_1 -jobs 8
[Wed Jun  8 20:28:37 2022] Launched impl_1...
Run output will be captured here: C:/Users/matth/Desktop/image_display/image_display.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Wed Jun  8 20:29:32 2022] Launched impl_1...
Run output will be captured here: C:/Users/matth/Desktop/image_display/image_display.runs/impl_1/runme.log
open_run impl_1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 4078.230 ; gain = 0.000
INFO: [Project 1-479] Netlist was created with Vivado 2021.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.027 . Memory (MB): peak = 4078.488 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.028 . Memory (MB): peak = 4078.488 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4078.488 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2021.2
  **** Build date : Oct 19 2021 at 03:13:30
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2021.2.0
  ****** Build date   : Sep 28 2021-06:44:20
    **** Build number : 2021.2.1632779060
      ** Copyright 2017-2022 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:02 ; elapsed = 00:00:38 . Memory (MB): peak = 4146.531 ; gain = 41.215
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183ACAF93A
open_hw_target: Time (s): cpu = 00:00:01 ; elapsed = 00:00:35 . Memory (MB): peak = 4146.531 ; gain = 0.000
set_property PROGRAM.FILE {C:/Users/matth/Desktop/image_display/image_display.runs/impl_1/top.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
refresh_hw_device: Time (s): cpu = 00:00:00 ; elapsed = 00:00:35 . Memory (MB): peak = 4146.531 ; gain = 0.000
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/matth/Desktop/image_display/image_display.runs/impl_1/top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_devices: Time (s): cpu = 00:00:01 ; elapsed = 00:00:26 . Memory (MB): peak = 4146.531 ; gain = 0.000
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/matth/Desktop/image_display/image_display.srcs/utils_1/imports/synth_1/top.dcp with file C:/Users/matth/Desktop/image_display/image_display.runs/synth_1/top.dcp
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/matth/Desktop/image_display/image_display.runs/synth_1

launch_runs impl_1 -jobs 8
[Wed Jun  8 20:36:51 2022] Launched synth_1...
Run output will be captured here: C:/Users/matth/Desktop/image_display/image_display.runs/synth_1/runme.log
[Wed Jun  8 20:36:51 2022] Launched impl_1...
Run output will be captured here: C:/Users/matth/Desktop/image_display/image_display.runs/impl_1/runme.log
close_hw_manager
close_design
open_run impl_1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4146.781 ; gain = 0.000
INFO: [Project 1-479] Netlist was created with Vivado 2021.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.028 . Memory (MB): peak = 4146.781 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.028 . Memory (MB): peak = 4146.781 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4146.781 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

launch_runs impl_1 -to_step write_bitstream -jobs 8
[Wed Jun  8 20:38:17 2022] Launched impl_1...
Run output will be captured here: C:/Users/matth/Desktop/image_display/image_display.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2021.2.0
  ****** Build date   : Sep 28 2021-06:44:20
    **** Build number : 2021.2.1632779060
      ** Copyright 2017-2022 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:02 ; elapsed = 00:00:48 . Memory (MB): peak = 4168.055 ; gain = 13.449
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183ACAF93A
open_hw_target: Time (s): cpu = 00:00:01 ; elapsed = 00:00:35 . Memory (MB): peak = 4168.055 ; gain = 0.000
set_property PROGRAM.FILE {C:/Users/matth/Desktop/image_display/image_display.runs/impl_1/top.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
refresh_hw_device: Time (s): cpu = 00:00:01 ; elapsed = 00:00:35 . Memory (MB): peak = 4168.055 ; gain = 0.000
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/matth/Desktop/image_display/image_display.runs/impl_1/top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_devices: Time (s): cpu = 00:00:02 ; elapsed = 00:00:29 . Memory (MB): peak = 4168.055 ; gain = 0.000
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw_manager
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/matth/Desktop/image_display/image_display.srcs/utils_1/imports/synth_1/top.dcp with file C:/Users/matth/Desktop/image_display/image_display.runs/synth_1/top.dcp
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/matth/Desktop/image_display/image_display.runs/synth_1

launch_runs impl_1 -jobs 8
[Wed Jun  8 21:12:47 2022] Launched synth_1...
Run output will be captured here: C:/Users/matth/Desktop/image_display/image_display.runs/synth_1/runme.log
[Wed Jun  8 21:12:47 2022] Launched impl_1...
Run output will be captured here: C:/Users/matth/Desktop/image_display/image_display.runs/impl_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/matth/Desktop/image_display/image_display.runs/synth_1

launch_runs impl_1 -jobs 8
[Wed Jun  8 21:13:34 2022] Launched synth_1...
Run output will be captured here: C:/Users/matth/Desktop/image_display/image_display.runs/synth_1/runme.log
[Wed Jun  8 21:13:34 2022] Launched impl_1...
Run output will be captured here: C:/Users/matth/Desktop/image_display/image_display.runs/impl_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/matth/Desktop/image_display/image_display.runs/synth_1

launch_runs impl_1 -jobs 8
[Wed Jun  8 21:14:14 2022] Launched synth_1...
Run output will be captured here: C:/Users/matth/Desktop/image_display/image_display.runs/synth_1/runme.log
[Wed Jun  8 21:14:14 2022] Launched impl_1...
Run output will be captured here: C:/Users/matth/Desktop/image_display/image_display.runs/impl_1/runme.log
refresh_design
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4195.383 ; gain = 0.000
INFO: [Project 1-479] Netlist was created with Vivado 2021.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.030 . Memory (MB): peak = 4195.383 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.030 . Memory (MB): peak = 4195.383 ; gain = 0.000
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Wed Jun  8 21:15:54 2022] Launched impl_1...
Run output will be captured here: C:/Users/matth/Desktop/image_display/image_display.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2021.2
  **** Build date : Oct 19 2021 at 03:13:30
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2021.2.0
  ****** Build date   : Sep 28 2021-06:44:20
    **** Build number : 2021.2.1632779060
      ** Copyright 2017-2022 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:01 ; elapsed = 00:00:38 . Memory (MB): peak = 4195.383 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183ACAF93A
open_hw_target: Time (s): cpu = 00:00:01 ; elapsed = 00:00:35 . Memory (MB): peak = 4195.383 ; gain = 0.000
set_property PROGRAM.FILE {C:/Users/matth/Desktop/image_display/image_display.runs/impl_1/top.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
refresh_hw_device: Time (s): cpu = 00:00:01 ; elapsed = 00:00:35 . Memory (MB): peak = 4195.383 ; gain = 0.000
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/matth/Desktop/image_display/image_display.runs/impl_1/top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_devices: Time (s): cpu = 00:00:01 ; elapsed = 00:00:28 . Memory (MB): peak = 4195.383 ; gain = 0.000
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw_manager
close_design
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'testtop'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/matth/Desktop/image_display/image_display.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Vivado/2021.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'testtop' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/matth/Desktop/image_display/image_display.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testtop_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/matth/Desktop/image_display/image_display.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/matth/Desktop/image_display/image_display.srcs/sources_1/new/h_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module h_counter
INFO: [VRFC 10-2458] undeclared symbol reset_n, assumed default net type wire [C:/Users/matth/Desktop/image_display/image_display.srcs/sources_1/new/h_counter.v:9]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/matth/Desktop/image_display/image_display.srcs/sources_1/new/v_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module v_counter
INFO: [VRFC 10-2458] undeclared symbol reset_n, assumed default net type wire [C:/Users/matth/Desktop/image_display/image_display.srcs/sources_1/new/v_counter.v:9]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/matth/Desktop/image_display/image_display.srcs/sources_1/new/oper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module JKFF
INFO: [VRFC 10-311] analyzing module edge_trigger_D_FF
INFO: [VRFC 10-311] analyzing module edge_trigger_T_FF
INFO: [VRFC 10-311] analyzing module lt10
INFO: [VRFC 10-311] analyzing module gt10
INFO: [VRFC 10-311] analyzing module inc_1bit
INFO: [VRFC 10-311] analyzing module inc
INFO: [VRFC 10-311] analyzing module mux2to1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/matth/Desktop/image_display/image_display.srcs/sources_1/new/clock_divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock_divider
WARNING: [VRFC 10-3676] redeclaration of ansi port 'CLK' is not allowed [C:/Users/matth/Desktop/image_display/image_display.srcs/sources_1/new/clock_divider.v:8]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/matth/Desktop/image_display/image_display.srcs/sim_1/new/testtop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testtop
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/matth/Desktop/image_display/image_display.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testtop_behav xil_defaultlib.testtop xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testtop_behav xil_defaultlib.testtop xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'reset_n' [C:/Users/matth/Desktop/image_display/image_display.srcs/sources_1/new/clock_divider.v:15]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'reset_n' [C:/Users/matth/Desktop/image_display/image_display.srcs/sources_1/new/clock_divider.v:16]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/matth/Desktop/image_display/image_display.srcs/sources_1/new/top.v" Line 1. Module top doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/matth/Desktop/image_display/image_display.srcs/sources_1/new/h_counter.v" Line 1. Module h_counter doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/matth/Desktop/image_display/image_display.srcs/sources_1/new/v_counter.v" Line 1. Module v_counter doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/matth/Desktop/image_display/image_display.srcs/sources_1/new/top.v" Line 1. Module top doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/matth/Desktop/image_display/image_display.srcs/sources_1/new/h_counter.v" Line 1. Module h_counter doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/matth/Desktop/image_display/image_display.srcs/sources_1/new/v_counter.v" Line 1. Module v_counter doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.JKFF
Compiling module xil_defaultlib.edge_trigger_T_FF
Compiling module xil_defaultlib.clock_divider
Compiling module xil_defaultlib.h_counter
Compiling module xil_defaultlib.v_counter
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.testtop
Compiling module xil_defaultlib.glbl
Built simulation snapshot testtop_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/matth/Desktop/image_display/image_display.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testtop_behav -key {Behavioral:sim_1:Functional:testtop} -tclbatch {testtop.tcl} -view {C:/Users/matth/Desktop/image_display/testtop_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config C:/Users/matth/Desktop/image_display/testtop_behav.wcfg
source testtop.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testtop_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 4195.738 ; gain = 0.000
run all
run: Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 4195.738 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'testtop'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/matth/Desktop/image_display/image_display.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Vivado/2021.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'testtop' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/matth/Desktop/image_display/image_display.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testtop_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/matth/Desktop/image_display/image_display.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/matth/Desktop/image_display/image_display.srcs/sources_1/new/h_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module h_counter
INFO: [VRFC 10-2458] undeclared symbol reset_n, assumed default net type wire [C:/Users/matth/Desktop/image_display/image_display.srcs/sources_1/new/h_counter.v:9]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/matth/Desktop/image_display/image_display.srcs/sources_1/new/v_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module v_counter
INFO: [VRFC 10-2458] undeclared symbol reset_n, assumed default net type wire [C:/Users/matth/Desktop/image_display/image_display.srcs/sources_1/new/v_counter.v:9]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/matth/Desktop/image_display/image_display.srcs/sources_1/new/oper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module JKFF
INFO: [VRFC 10-311] analyzing module edge_trigger_D_FF
INFO: [VRFC 10-311] analyzing module edge_trigger_T_FF
INFO: [VRFC 10-311] analyzing module lt10
INFO: [VRFC 10-311] analyzing module gt10
INFO: [VRFC 10-311] analyzing module inc_1bit
INFO: [VRFC 10-311] analyzing module inc
INFO: [VRFC 10-311] analyzing module mux2to1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/matth/Desktop/image_display/image_display.srcs/sources_1/new/clock_divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock_divider
WARNING: [VRFC 10-3676] redeclaration of ansi port 'CLK' is not allowed [C:/Users/matth/Desktop/image_display/image_display.srcs/sources_1/new/clock_divider.v:8]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/matth/Desktop/image_display/image_display.srcs/sim_1/new/testtop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testtop
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/matth/Desktop/image_display/image_display.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testtop_behav xil_defaultlib.testtop xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testtop_behav xil_defaultlib.testtop xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'reset_n' [C:/Users/matth/Desktop/image_display/image_display.srcs/sources_1/new/clock_divider.v:15]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'reset_n' [C:/Users/matth/Desktop/image_display/image_display.srcs/sources_1/new/clock_divider.v:16]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/matth/Desktop/image_display/image_display.srcs/sources_1/new/top.v" Line 1. Module top doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/matth/Desktop/image_display/image_display.srcs/sources_1/new/h_counter.v" Line 1. Module h_counter doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/matth/Desktop/image_display/image_display.srcs/sources_1/new/v_counter.v" Line 1. Module v_counter doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/matth/Desktop/image_display/image_display.srcs/sources_1/new/top.v" Line 1. Module top doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/matth/Desktop/image_display/image_display.srcs/sources_1/new/h_counter.v" Line 1. Module h_counter doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/matth/Desktop/image_display/image_display.srcs/sources_1/new/v_counter.v" Line 1. Module v_counter doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.JKFF
Compiling module xil_defaultlib.edge_trigger_T_FF
Compiling module xil_defaultlib.clock_divider
Compiling module xil_defaultlib.h_counter
Compiling module xil_defaultlib.v_counter
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.testtop
Compiling module xil_defaultlib.glbl
Built simulation snapshot testtop_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/matth/Desktop/image_display/image_display.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testtop_behav -key {Behavioral:sim_1:Functional:testtop} -tclbatch {testtop.tcl} -view {C:/Users/matth/Desktop/image_display/testtop_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config C:/Users/matth/Desktop/image_display/testtop_behav.wcfg
source testtop.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testtop_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 4304.582 ; gain = 0.000
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/matth/Desktop/image_display/image_display.srcs/utils_1/imports/synth_1/top.dcp with file C:/Users/matth/Desktop/image_display/image_display.runs/synth_1/top.dcp
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/matth/Desktop/image_display/image_display.runs/synth_1

launch_runs impl_1 -jobs 8
[Wed Jun  8 21:28:11 2022] Launched synth_1...
Run output will be captured here: C:/Users/matth/Desktop/image_display/image_display.runs/synth_1/runme.log
[Wed Jun  8 21:28:11 2022] Launched impl_1...
Run output will be captured here: C:/Users/matth/Desktop/image_display/image_display.runs/impl_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/matth/Desktop/image_display/image_display.runs/synth_1

launch_runs synth_1 -jobs 8
[Wed Jun  8 21:28:27 2022] Launched synth_1...
Run output will be captured here: C:/Users/matth/Desktop/image_display/image_display.runs/synth_1/runme.log
launch_runs impl_1 -jobs 8
[Wed Jun  8 21:29:11 2022] Launched impl_1...
Run output will be captured here: C:/Users/matth/Desktop/image_display/image_display.runs/impl_1/runme.log
open_run impl_1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 4306.961 ; gain = 0.000
INFO: [Project 1-479] Netlist was created with Vivado 2021.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.031 . Memory (MB): peak = 4401.188 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.031 . Memory (MB): peak = 4401.188 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4401.188 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

launch_runs impl_1 -to_step write_bitstream -jobs 8
[Wed Jun  8 21:30:05 2022] Launched impl_1...
Run output will be captured here: C:/Users/matth/Desktop/image_display/image_display.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2021.2.0
  ****** Build date   : Sep 28 2021-06:44:20
    **** Build number : 2021.2.1632779060
      ** Copyright 2017-2022 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:02 ; elapsed = 00:01:02 . Memory (MB): peak = 4428.836 ; gain = 6.414
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183ACAF93A
open_hw_target: Time (s): cpu = 00:00:02 ; elapsed = 00:00:35 . Memory (MB): peak = 4428.836 ; gain = 0.000
set_property PROGRAM.FILE {C:/Users/matth/Desktop/image_display/image_display.runs/impl_1/top.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
refresh_hw_device: Time (s): cpu = 00:00:00 ; elapsed = 00:00:35 . Memory (MB): peak = 4428.836 ; gain = 0.000
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/matth/Desktop/image_display/image_display.runs/impl_1/top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_devices: Time (s): cpu = 00:00:03 ; elapsed = 00:00:30 . Memory (MB): peak = 4431.512 ; gain = 2.676
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
refresh_hw_device: Time (s): cpu = 00:00:00 ; elapsed = 00:00:35 . Memory (MB): peak = 4431.512 ; gain = 0.000
close_hw_manager
close_design
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'testtop'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/matth/Desktop/image_display/image_display.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Vivado/2021.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'testtop' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/matth/Desktop/image_display/image_display.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testtop_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/matth/Desktop/image_display/image_display.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/matth/Desktop/image_display/image_display.srcs/sources_1/new/h_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module h_counter
INFO: [VRFC 10-2458] undeclared symbol reset_n, assumed default net type wire [C:/Users/matth/Desktop/image_display/image_display.srcs/sources_1/new/h_counter.v:9]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/matth/Desktop/image_display/image_display.srcs/sources_1/new/v_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module v_counter
INFO: [VRFC 10-2458] undeclared symbol reset_n, assumed default net type wire [C:/Users/matth/Desktop/image_display/image_display.srcs/sources_1/new/v_counter.v:9]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/matth/Desktop/image_display/image_display.srcs/sources_1/new/oper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module JKFF
INFO: [VRFC 10-311] analyzing module edge_trigger_D_FF
INFO: [VRFC 10-311] analyzing module edge_trigger_T_FF
INFO: [VRFC 10-311] analyzing module lt10
INFO: [VRFC 10-311] analyzing module gt10
INFO: [VRFC 10-311] analyzing module inc_1bit
INFO: [VRFC 10-311] analyzing module inc
INFO: [VRFC 10-311] analyzing module mux2to1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/matth/Desktop/image_display/image_display.srcs/sources_1/new/clock_divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock_divider
WARNING: [VRFC 10-3676] redeclaration of ansi port 'CLK' is not allowed [C:/Users/matth/Desktop/image_display/image_display.srcs/sources_1/new/clock_divider.v:8]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/matth/Desktop/image_display/image_display.srcs/sim_1/new/testtop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testtop
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/matth/Desktop/image_display/image_display.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testtop_behav xil_defaultlib.testtop xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testtop_behav xil_defaultlib.testtop xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'reset_n' [C:/Users/matth/Desktop/image_display/image_display.srcs/sources_1/new/clock_divider.v:15]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'reset_n' [C:/Users/matth/Desktop/image_display/image_display.srcs/sources_1/new/clock_divider.v:16]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/matth/Desktop/image_display/image_display.srcs/sources_1/new/top.v" Line 1. Module top doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/matth/Desktop/image_display/image_display.srcs/sources_1/new/h_counter.v" Line 1. Module h_counter doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/matth/Desktop/image_display/image_display.srcs/sources_1/new/v_counter.v" Line 1. Module v_counter doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/matth/Desktop/image_display/image_display.srcs/sources_1/new/top.v" Line 1. Module top doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/matth/Desktop/image_display/image_display.srcs/sources_1/new/h_counter.v" Line 1. Module h_counter doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/matth/Desktop/image_display/image_display.srcs/sources_1/new/v_counter.v" Line 1. Module v_counter doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.JKFF
Compiling module xil_defaultlib.edge_trigger_T_FF
Compiling module xil_defaultlib.clock_divider
Compiling module xil_defaultlib.h_counter
Compiling module xil_defaultlib.v_counter
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.testtop
Compiling module xil_defaultlib.glbl
Built simulation snapshot testtop_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/matth/Desktop/image_display/image_display.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testtop_behav -key {Behavioral:sim_1:Functional:testtop} -tclbatch {testtop.tcl} -view {C:/Users/matth/Desktop/image_display/testtop_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config C:/Users/matth/Desktop/image_display/testtop_behav.wcfg
source testtop.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testtop_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 4431.738 ; gain = 0.000
run all
run: Time (s): cpu = 00:00:20 ; elapsed = 00:00:15 . Memory (MB): peak = 4431.738 ; gain = 0.000
reset_run impl_1
launch_runs impl_1 -jobs 8
[Wed Jun  8 21:39:50 2022] Launched impl_1...
Run output will be captured here: C:/Users/matth/Desktop/image_display/image_display.runs/impl_1/runme.log
reset_run impl_1
WARNING: [Vivado 12-1017] Problems encountered:
1. PID not specified

save_wave_config {C:/Users/matth/Desktop/image_display/testtop_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'testtop'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/matth/Desktop/image_display/image_display.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Vivado/2021.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'testtop' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/matth/Desktop/image_display/image_display.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testtop_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/matth/Desktop/image_display/image_display.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/matth/Desktop/image_display/image_display.srcs/sources_1/new/h_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module h_counter
INFO: [VRFC 10-2458] undeclared symbol reset_n, assumed default net type wire [C:/Users/matth/Desktop/image_display/image_display.srcs/sources_1/new/h_counter.v:9]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/matth/Desktop/image_display/image_display.srcs/sources_1/new/v_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module v_counter
INFO: [VRFC 10-2458] undeclared symbol reset_n, assumed default net type wire [C:/Users/matth/Desktop/image_display/image_display.srcs/sources_1/new/v_counter.v:9]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/matth/Desktop/image_display/image_display.srcs/sources_1/new/oper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module JKFF
INFO: [VRFC 10-311] analyzing module edge_trigger_D_FF
INFO: [VRFC 10-311] analyzing module edge_trigger_T_FF
INFO: [VRFC 10-311] analyzing module lt10
INFO: [VRFC 10-311] analyzing module gt10
INFO: [VRFC 10-311] analyzing module inc_1bit
INFO: [VRFC 10-311] analyzing module inc
INFO: [VRFC 10-311] analyzing module mux2to1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/matth/Desktop/image_display/image_display.srcs/sources_1/new/clock_divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock_divider
WARNING: [VRFC 10-3676] redeclaration of ansi port 'CLK' is not allowed [C:/Users/matth/Desktop/image_display/image_display.srcs/sources_1/new/clock_divider.v:8]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/matth/Desktop/image_display/image_display.srcs/sim_1/new/testtop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testtop
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/matth/Desktop/image_display/image_display.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testtop_behav xil_defaultlib.testtop xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testtop_behav xil_defaultlib.testtop xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'reset_n' [C:/Users/matth/Desktop/image_display/image_display.srcs/sources_1/new/clock_divider.v:15]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'reset_n' [C:/Users/matth/Desktop/image_display/image_display.srcs/sources_1/new/clock_divider.v:16]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/matth/Desktop/image_display/image_display.srcs/sources_1/new/top.v" Line 1. Module top doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/matth/Desktop/image_display/image_display.srcs/sources_1/new/h_counter.v" Line 1. Module h_counter doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/matth/Desktop/image_display/image_display.srcs/sources_1/new/v_counter.v" Line 1. Module v_counter doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/matth/Desktop/image_display/image_display.srcs/sources_1/new/top.v" Line 1. Module top doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/matth/Desktop/image_display/image_display.srcs/sources_1/new/h_counter.v" Line 1. Module h_counter doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/matth/Desktop/image_display/image_display.srcs/sources_1/new/v_counter.v" Line 1. Module v_counter doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.JKFF
Compiling module xil_defaultlib.edge_trigger_T_FF
Compiling module xil_defaultlib.clock_divider
Compiling module xil_defaultlib.h_counter
Compiling module xil_defaultlib.v_counter
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.testtop
Compiling module xil_defaultlib.glbl
Built simulation snapshot testtop_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/matth/Desktop/image_display/image_display.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testtop_behav -key {Behavioral:sim_1:Functional:testtop} -tclbatch {testtop.tcl} -view {C:/Users/matth/Desktop/image_display/testtop_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config C:/Users/matth/Desktop/image_display/testtop_behav.wcfg
source testtop.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testtop_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 4431.738 ; gain = 0.000
run all
run: Time (s): cpu = 00:00:13 ; elapsed = 00:00:09 . Memory (MB): peak = 4431.738 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'testtop'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/matth/Desktop/image_display/image_display.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Vivado/2021.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'testtop' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/matth/Desktop/image_display/image_display.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testtop_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/matth/Desktop/image_display/image_display.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/matth/Desktop/image_display/image_display.srcs/sources_1/new/h_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module h_counter
INFO: [VRFC 10-2458] undeclared symbol reset_n, assumed default net type wire [C:/Users/matth/Desktop/image_display/image_display.srcs/sources_1/new/h_counter.v:9]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/matth/Desktop/image_display/image_display.srcs/sources_1/new/v_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module v_counter
INFO: [VRFC 10-2458] undeclared symbol reset_n, assumed default net type wire [C:/Users/matth/Desktop/image_display/image_display.srcs/sources_1/new/v_counter.v:9]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/matth/Desktop/image_display/image_display.srcs/sources_1/new/oper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module JKFF
INFO: [VRFC 10-311] analyzing module edge_trigger_D_FF
INFO: [VRFC 10-311] analyzing module edge_trigger_T_FF
INFO: [VRFC 10-311] analyzing module lt10
INFO: [VRFC 10-311] analyzing module gt10
INFO: [VRFC 10-311] analyzing module inc_1bit
INFO: [VRFC 10-311] analyzing module inc
INFO: [VRFC 10-311] analyzing module mux2to1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/matth/Desktop/image_display/image_display.srcs/sources_1/new/clock_divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock_divider
WARNING: [VRFC 10-3676] redeclaration of ansi port 'CLK' is not allowed [C:/Users/matth/Desktop/image_display/image_display.srcs/sources_1/new/clock_divider.v:8]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/matth/Desktop/image_display/image_display.srcs/sim_1/new/testtop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testtop
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/matth/Desktop/image_display/image_display.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testtop_behav xil_defaultlib.testtop xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testtop_behav xil_defaultlib.testtop xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'reset_n' [C:/Users/matth/Desktop/image_display/image_display.srcs/sources_1/new/clock_divider.v:15]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'reset_n' [C:/Users/matth/Desktop/image_display/image_display.srcs/sources_1/new/clock_divider.v:16]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/matth/Desktop/image_display/image_display.srcs/sources_1/new/top.v" Line 1. Module top doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/matth/Desktop/image_display/image_display.srcs/sources_1/new/h_counter.v" Line 1. Module h_counter doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/matth/Desktop/image_display/image_display.srcs/sources_1/new/v_counter.v" Line 1. Module v_counter doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/matth/Desktop/image_display/image_display.srcs/sources_1/new/top.v" Line 1. Module top doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/matth/Desktop/image_display/image_display.srcs/sources_1/new/h_counter.v" Line 1. Module h_counter doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/matth/Desktop/image_display/image_display.srcs/sources_1/new/v_counter.v" Line 1. Module v_counter doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.JKFF
Compiling module xil_defaultlib.edge_trigger_T_FF
Compiling module xil_defaultlib.clock_divider
Compiling module xil_defaultlib.h_counter
Compiling module xil_defaultlib.v_counter
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.testtop
Compiling module xil_defaultlib.glbl
Built simulation snapshot testtop_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/matth/Desktop/image_display/image_display.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testtop_behav -key {Behavioral:sim_1:Functional:testtop} -tclbatch {testtop.tcl} -view {C:/Users/matth/Desktop/image_display/testtop_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config C:/Users/matth/Desktop/image_display/testtop_behav.wcfg
source testtop.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testtop_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 4431.738 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'testtop'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/matth/Desktop/image_display/image_display.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Vivado/2021.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'testtop' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/matth/Desktop/image_display/image_display.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testtop_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/matth/Desktop/image_display/image_display.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/matth/Desktop/image_display/image_display.srcs/sources_1/new/h_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module h_counter
INFO: [VRFC 10-2458] undeclared symbol reset_n, assumed default net type wire [C:/Users/matth/Desktop/image_display/image_display.srcs/sources_1/new/h_counter.v:9]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/matth/Desktop/image_display/image_display.srcs/sources_1/new/v_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module v_counter
INFO: [VRFC 10-2458] undeclared symbol reset_n, assumed default net type wire [C:/Users/matth/Desktop/image_display/image_display.srcs/sources_1/new/v_counter.v:9]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/matth/Desktop/image_display/image_display.srcs/sources_1/new/oper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module JKFF
INFO: [VRFC 10-311] analyzing module edge_trigger_D_FF
INFO: [VRFC 10-311] analyzing module edge_trigger_T_FF
INFO: [VRFC 10-311] analyzing module lt10
INFO: [VRFC 10-311] analyzing module gt10
INFO: [VRFC 10-311] analyzing module inc_1bit
INFO: [VRFC 10-311] analyzing module inc
INFO: [VRFC 10-311] analyzing module mux2to1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/matth/Desktop/image_display/image_display.srcs/sources_1/new/clock_divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock_divider
WARNING: [VRFC 10-3676] redeclaration of ansi port 'CLK' is not allowed [C:/Users/matth/Desktop/image_display/image_display.srcs/sources_1/new/clock_divider.v:8]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/matth/Desktop/image_display/image_display.srcs/sim_1/new/testtop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testtop
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/matth/Desktop/image_display/image_display.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testtop_behav xil_defaultlib.testtop xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testtop_behav xil_defaultlib.testtop xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'reset_n' [C:/Users/matth/Desktop/image_display/image_display.srcs/sources_1/new/clock_divider.v:15]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'reset_n' [C:/Users/matth/Desktop/image_display/image_display.srcs/sources_1/new/clock_divider.v:16]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/matth/Desktop/image_display/image_display.srcs/sources_1/new/top.v" Line 1. Module top doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/matth/Desktop/image_display/image_display.srcs/sources_1/new/h_counter.v" Line 1. Module h_counter doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/matth/Desktop/image_display/image_display.srcs/sources_1/new/v_counter.v" Line 1. Module v_counter doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/matth/Desktop/image_display/image_display.srcs/sources_1/new/top.v" Line 1. Module top doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/matth/Desktop/image_display/image_display.srcs/sources_1/new/h_counter.v" Line 1. Module h_counter doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/matth/Desktop/image_display/image_display.srcs/sources_1/new/v_counter.v" Line 1. Module v_counter doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.JKFF
Compiling module xil_defaultlib.edge_trigger_T_FF
Compiling module xil_defaultlib.clock_divider
Compiling module xil_defaultlib.h_counter
Compiling module xil_defaultlib.v_counter
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.testtop
Compiling module xil_defaultlib.glbl
Built simulation snapshot testtop_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/matth/Desktop/image_display/image_display.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testtop_behav -key {Behavioral:sim_1:Functional:testtop} -tclbatch {testtop.tcl} -view {C:/Users/matth/Desktop/image_display/testtop_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config C:/Users/matth/Desktop/image_display/testtop_behav.wcfg
source testtop.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testtop_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 4431.738 ; gain = 0.000
run all
run: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 4431.738 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'testtop'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/matth/Desktop/image_display/image_display.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Vivado/2021.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'testtop' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/matth/Desktop/image_display/image_display.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testtop_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/matth/Desktop/image_display/image_display.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/matth/Desktop/image_display/image_display.srcs/sources_1/new/h_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module h_counter
ERROR: [VRFC 10-1280] procedural assignment to a non-register H_Count_Value is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/matth/Desktop/image_display/image_display.srcs/sources_1/new/h_counter.v:29]
ERROR: [VRFC 10-1280] procedural assignment to a non-register en_V is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/matth/Desktop/image_display/image_display.srcs/sources_1/new/h_counter.v:30]
ERROR: [VRFC 10-1280] procedural assignment to a non-register H_Count_Value is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/matth/Desktop/image_display/image_display.srcs/sources_1/new/h_counter.v:33]
ERROR: [VRFC 10-1280] procedural assignment to a non-register en_V is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/matth/Desktop/image_display/image_display.srcs/sources_1/new/h_counter.v:34]
ERROR: [VRFC 10-2865] module 'h_counter' ignored due to previous errors [C:/Users/matth/Desktop/image_display/image_display.srcs/sources_1/new/h_counter.v:1]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/matth/Desktop/image_display/image_display.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/matth/Desktop/image_display/image_display.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'testtop'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/matth/Desktop/image_display/image_display.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Vivado/2021.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'testtop' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/matth/Desktop/image_display/image_display.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testtop_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/matth/Desktop/image_display/image_display.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/matth/Desktop/image_display/image_display.srcs/sources_1/new/h_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module h_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/matth/Desktop/image_display/image_display.srcs/sources_1/new/v_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module v_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/matth/Desktop/image_display/image_display.srcs/sources_1/new/oper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module JKFF
INFO: [VRFC 10-311] analyzing module edge_trigger_D_FF
INFO: [VRFC 10-311] analyzing module edge_trigger_T_FF
INFO: [VRFC 10-311] analyzing module lt10
INFO: [VRFC 10-311] analyzing module gt10
INFO: [VRFC 10-311] analyzing module inc_1bit
INFO: [VRFC 10-311] analyzing module inc
INFO: [VRFC 10-311] analyzing module mux2to1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/matth/Desktop/image_display/image_display.srcs/sources_1/new/clock_divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock_divider
WARNING: [VRFC 10-3676] redeclaration of ansi port 'CLK' is not allowed [C:/Users/matth/Desktop/image_display/image_display.srcs/sources_1/new/clock_divider.v:8]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/matth/Desktop/image_display/image_display.srcs/sim_1/new/testtop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testtop
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/matth/Desktop/image_display/image_display.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testtop_behav xil_defaultlib.testtop xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testtop_behav xil_defaultlib.testtop xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'reset_n' [C:/Users/matth/Desktop/image_display/image_display.srcs/sources_1/new/clock_divider.v:15]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'reset_n' [C:/Users/matth/Desktop/image_display/image_display.srcs/sources_1/new/clock_divider.v:16]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/matth/Desktop/image_display/image_display.srcs/sources_1/new/top.v" Line 1. Module top doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/matth/Desktop/image_display/image_display.srcs/sources_1/new/h_counter.v" Line 1. Module h_counter doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/matth/Desktop/image_display/image_display.srcs/sources_1/new/v_counter.v" Line 1. Module v_counter doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/matth/Desktop/image_display/image_display.srcs/sources_1/new/top.v" Line 1. Module top doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/matth/Desktop/image_display/image_display.srcs/sources_1/new/h_counter.v" Line 1. Module h_counter doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/matth/Desktop/image_display/image_display.srcs/sources_1/new/v_counter.v" Line 1. Module v_counter doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.JKFF
Compiling module xil_defaultlib.edge_trigger_T_FF
Compiling module xil_defaultlib.clock_divider
Compiling module xil_defaultlib.h_counter
Compiling module xil_defaultlib.v_counter
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.testtop
Compiling module xil_defaultlib.glbl
Built simulation snapshot testtop_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/matth/Desktop/image_display/image_display.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testtop_behav -key {Behavioral:sim_1:Functional:testtop} -tclbatch {testtop.tcl} -view {C:/Users/matth/Desktop/image_display/testtop_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config C:/Users/matth/Desktop/image_display/testtop_behav.wcfg
WARNING: Simulation object /testtop/UUT/hh/reset_n was not found in the design.
source testtop.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testtop_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 4431.738 ; gain = 0.000
run all
run: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 4431.738 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'testtop'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/matth/Desktop/image_display/image_display.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Vivado/2021.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'testtop' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/matth/Desktop/image_display/image_display.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testtop_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/matth/Desktop/image_display/image_display.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/matth/Desktop/image_display/image_display.srcs/sources_1/new/h_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module h_counter
INFO: [VRFC 10-2458] undeclared symbol reset_n, assumed default net type wire [C:/Users/matth/Desktop/image_display/image_display.srcs/sources_1/new/h_counter.v:9]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/matth/Desktop/image_display/image_display.srcs/sources_1/new/v_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module v_counter
INFO: [VRFC 10-2458] undeclared symbol reset_n, assumed default net type wire [C:/Users/matth/Desktop/image_display/image_display.srcs/sources_1/new/v_counter.v:9]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/matth/Desktop/image_display/image_display.srcs/sources_1/new/oper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module JKFF
INFO: [VRFC 10-311] analyzing module edge_trigger_D_FF
INFO: [VRFC 10-311] analyzing module edge_trigger_T_FF
INFO: [VRFC 10-311] analyzing module lt10
INFO: [VRFC 10-311] analyzing module gt10
INFO: [VRFC 10-311] analyzing module inc_1bit
INFO: [VRFC 10-311] analyzing module inc
INFO: [VRFC 10-311] analyzing module mux2to1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/matth/Desktop/image_display/image_display.srcs/sources_1/new/clock_divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock_divider
WARNING: [VRFC 10-3676] redeclaration of ansi port 'CLK' is not allowed [C:/Users/matth/Desktop/image_display/image_display.srcs/sources_1/new/clock_divider.v:8]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/matth/Desktop/image_display/image_display.srcs/sim_1/new/testtop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testtop
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/matth/Desktop/image_display/image_display.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testtop_behav xil_defaultlib.testtop xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testtop_behav xil_defaultlib.testtop xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'reset_n' [C:/Users/matth/Desktop/image_display/image_display.srcs/sources_1/new/clock_divider.v:15]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'reset_n' [C:/Users/matth/Desktop/image_display/image_display.srcs/sources_1/new/clock_divider.v:16]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/matth/Desktop/image_display/image_display.srcs/sources_1/new/top.v" Line 1. Module top doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/matth/Desktop/image_display/image_display.srcs/sources_1/new/h_counter.v" Line 1. Module h_counter doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/matth/Desktop/image_display/image_display.srcs/sources_1/new/v_counter.v" Line 1. Module v_counter doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/matth/Desktop/image_display/image_display.srcs/sources_1/new/top.v" Line 1. Module top doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/matth/Desktop/image_display/image_display.srcs/sources_1/new/h_counter.v" Line 1. Module h_counter doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/matth/Desktop/image_display/image_display.srcs/sources_1/new/v_counter.v" Line 1. Module v_counter doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.JKFF
Compiling module xil_defaultlib.edge_trigger_T_FF
Compiling module xil_defaultlib.clock_divider
Compiling module xil_defaultlib.h_counter
Compiling module xil_defaultlib.v_counter
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.testtop
Compiling module xil_defaultlib.glbl
Built simulation snapshot testtop_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/matth/Desktop/image_display/image_display.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testtop_behav -key {Behavioral:sim_1:Functional:testtop} -tclbatch {testtop.tcl} -view {C:/Users/matth/Desktop/image_display/testtop_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config C:/Users/matth/Desktop/image_display/testtop_behav.wcfg
source testtop.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testtop_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 4431.738 ; gain = 0.000
run all
save_wave_config {C:/Users/matth/Desktop/image_display/testtop_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'testtop'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/matth/Desktop/image_display/image_display.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Vivado/2021.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'testtop' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/matth/Desktop/image_display/image_display.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testtop_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/matth/Desktop/image_display/image_display.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/matth/Desktop/image_display/image_display.srcs/sources_1/new/h_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module h_counter
INFO: [VRFC 10-2458] undeclared symbol reset_n, assumed default net type wire [C:/Users/matth/Desktop/image_display/image_display.srcs/sources_1/new/h_counter.v:9]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/matth/Desktop/image_display/image_display.srcs/sources_1/new/v_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module v_counter
INFO: [VRFC 10-2458] undeclared symbol reset_n, assumed default net type wire [C:/Users/matth/Desktop/image_display/image_display.srcs/sources_1/new/v_counter.v:9]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/matth/Desktop/image_display/image_display.srcs/sources_1/new/oper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module JKFF
INFO: [VRFC 10-311] analyzing module edge_trigger_D_FF
INFO: [VRFC 10-311] analyzing module edge_trigger_T_FF
INFO: [VRFC 10-311] analyzing module lt10
INFO: [VRFC 10-311] analyzing module gt10
INFO: [VRFC 10-311] analyzing module inc_1bit
INFO: [VRFC 10-311] analyzing module inc
INFO: [VRFC 10-311] analyzing module mux2to1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/matth/Desktop/image_display/image_display.srcs/sources_1/new/clock_divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock_divider
WARNING: [VRFC 10-3676] redeclaration of ansi port 'CLK' is not allowed [C:/Users/matth/Desktop/image_display/image_display.srcs/sources_1/new/clock_divider.v:8]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/matth/Desktop/image_display/image_display.srcs/sim_1/new/testtop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testtop
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/matth/Desktop/image_display/image_display.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testtop_behav xil_defaultlib.testtop xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testtop_behav xil_defaultlib.testtop xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'reset_n' [C:/Users/matth/Desktop/image_display/image_display.srcs/sources_1/new/clock_divider.v:15]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'reset_n' [C:/Users/matth/Desktop/image_display/image_display.srcs/sources_1/new/clock_divider.v:16]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/matth/Desktop/image_display/image_display.srcs/sources_1/new/top.v" Line 1. Module top doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/matth/Desktop/image_display/image_display.srcs/sources_1/new/h_counter.v" Line 1. Module h_counter doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/matth/Desktop/image_display/image_display.srcs/sources_1/new/v_counter.v" Line 1. Module v_counter doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/matth/Desktop/image_display/image_display.srcs/sources_1/new/top.v" Line 1. Module top doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/matth/Desktop/image_display/image_display.srcs/sources_1/new/h_counter.v" Line 1. Module h_counter doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/matth/Desktop/image_display/image_display.srcs/sources_1/new/v_counter.v" Line 1. Module v_counter doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.JKFF
Compiling module xil_defaultlib.edge_trigger_T_FF
Compiling module xil_defaultlib.clock_divider
Compiling module xil_defaultlib.h_counter
Compiling module xil_defaultlib.v_counter
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.testtop
Compiling module xil_defaultlib.glbl
Built simulation snapshot testtop_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/matth/Desktop/image_display/image_display.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testtop_behav -key {Behavioral:sim_1:Functional:testtop} -tclbatch {testtop.tcl} -view {C:/Users/matth/Desktop/image_display/testtop_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config C:/Users/matth/Desktop/image_display/testtop_behav.wcfg
source testtop.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testtop_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 4431.738 ; gain = 0.000
run all
save_wave_config {C:/Users/matth/Desktop/image_display/testtop_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'testtop'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/matth/Desktop/image_display/image_display.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Vivado/2021.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'testtop' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/matth/Desktop/image_display/image_display.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testtop_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/matth/Desktop/image_display/image_display.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/matth/Desktop/image_display/image_display.srcs/sources_1/new/h_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module h_counter
INFO: [VRFC 10-2458] undeclared symbol reset_n, assumed default net type wire [C:/Users/matth/Desktop/image_display/image_display.srcs/sources_1/new/h_counter.v:9]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/matth/Desktop/image_display/image_display.srcs/sources_1/new/v_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module v_counter
INFO: [VRFC 10-2458] undeclared symbol reset_n, assumed default net type wire [C:/Users/matth/Desktop/image_display/image_display.srcs/sources_1/new/v_counter.v:9]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/matth/Desktop/image_display/image_display.srcs/sources_1/new/oper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module JKFF
INFO: [VRFC 10-311] analyzing module edge_trigger_D_FF
INFO: [VRFC 10-311] analyzing module edge_trigger_T_FF
INFO: [VRFC 10-311] analyzing module lt10
INFO: [VRFC 10-311] analyzing module gt10
INFO: [VRFC 10-311] analyzing module inc_1bit
INFO: [VRFC 10-311] analyzing module inc
INFO: [VRFC 10-311] analyzing module mux2to1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/matth/Desktop/image_display/image_display.srcs/sources_1/new/clock_divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock_divider
WARNING: [VRFC 10-3676] redeclaration of ansi port 'CLK' is not allowed [C:/Users/matth/Desktop/image_display/image_display.srcs/sources_1/new/clock_divider.v:8]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/matth/Desktop/image_display/image_display.srcs/sim_1/new/testtop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testtop
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/matth/Desktop/image_display/image_display.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testtop_behav xil_defaultlib.testtop xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testtop_behav xil_defaultlib.testtop xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'reset_n' [C:/Users/matth/Desktop/image_display/image_display.srcs/sources_1/new/clock_divider.v:15]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'reset_n' [C:/Users/matth/Desktop/image_display/image_display.srcs/sources_1/new/clock_divider.v:16]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/matth/Desktop/image_display/image_display.srcs/sources_1/new/top.v" Line 1. Module top doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/matth/Desktop/image_display/image_display.srcs/sources_1/new/h_counter.v" Line 1. Module h_counter doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/matth/Desktop/image_display/image_display.srcs/sources_1/new/v_counter.v" Line 1. Module v_counter doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/matth/Desktop/image_display/image_display.srcs/sources_1/new/top.v" Line 1. Module top doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/matth/Desktop/image_display/image_display.srcs/sources_1/new/h_counter.v" Line 1. Module h_counter doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/matth/Desktop/image_display/image_display.srcs/sources_1/new/v_counter.v" Line 1. Module v_counter doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.JKFF
Compiling module xil_defaultlib.edge_trigger_T_FF
Compiling module xil_defaultlib.clock_divider
Compiling module xil_defaultlib.edge_trigger_D_FF
Compiling module xil_defaultlib.h_counter
Compiling module xil_defaultlib.v_counter
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.testtop
Compiling module xil_defaultlib.glbl
Built simulation snapshot testtop_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/matth/Desktop/image_display/image_display.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testtop_behav -key {Behavioral:sim_1:Functional:testtop} -tclbatch {testtop.tcl} -view {C:/Users/matth/Desktop/image_display/testtop_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config C:/Users/matth/Desktop/image_display/testtop_behav.wcfg
source testtop.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testtop_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 4431.738 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'testtop'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/matth/Desktop/image_display/image_display.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Vivado/2021.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'testtop' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/matth/Desktop/image_display/image_display.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testtop_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/matth/Desktop/image_display/image_display.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/matth/Desktop/image_display/image_display.srcs/sources_1/new/h_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module h_counter
INFO: [VRFC 10-2458] undeclared symbol reset_n, assumed default net type wire [C:/Users/matth/Desktop/image_display/image_display.srcs/sources_1/new/h_counter.v:9]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/matth/Desktop/image_display/image_display.srcs/sources_1/new/v_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module v_counter
INFO: [VRFC 10-2458] undeclared symbol reset_n, assumed default net type wire [C:/Users/matth/Desktop/image_display/image_display.srcs/sources_1/new/v_counter.v:9]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/matth/Desktop/image_display/image_display.srcs/sources_1/new/oper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module JKFF
INFO: [VRFC 10-311] analyzing module edge_trigger_D_FF
INFO: [VRFC 10-311] analyzing module edge_trigger_T_FF
INFO: [VRFC 10-311] analyzing module lt10
INFO: [VRFC 10-311] analyzing module gt10
INFO: [VRFC 10-311] analyzing module inc_1bit
INFO: [VRFC 10-311] analyzing module inc
INFO: [VRFC 10-311] analyzing module mux2to1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/matth/Desktop/image_display/image_display.srcs/sources_1/new/clock_divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock_divider
WARNING: [VRFC 10-3676] redeclaration of ansi port 'CLK' is not allowed [C:/Users/matth/Desktop/image_display/image_display.srcs/sources_1/new/clock_divider.v:8]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/matth/Desktop/image_display/image_display.srcs/sim_1/new/testtop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testtop
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/matth/Desktop/image_display/image_display.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testtop_behav xil_defaultlib.testtop xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testtop_behav xil_defaultlib.testtop xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'reset_n' [C:/Users/matth/Desktop/image_display/image_display.srcs/sources_1/new/clock_divider.v:15]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'reset_n' [C:/Users/matth/Desktop/image_display/image_display.srcs/sources_1/new/clock_divider.v:16]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/matth/Desktop/image_display/image_display.srcs/sources_1/new/top.v" Line 1. Module top doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/matth/Desktop/image_display/image_display.srcs/sources_1/new/h_counter.v" Line 1. Module h_counter doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/matth/Desktop/image_display/image_display.srcs/sources_1/new/v_counter.v" Line 1. Module v_counter doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/matth/Desktop/image_display/image_display.srcs/sources_1/new/top.v" Line 1. Module top doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/matth/Desktop/image_display/image_display.srcs/sources_1/new/h_counter.v" Line 1. Module h_counter doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/matth/Desktop/image_display/image_display.srcs/sources_1/new/v_counter.v" Line 1. Module v_counter doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.JKFF
Compiling module xil_defaultlib.edge_trigger_T_FF
Compiling module xil_defaultlib.clock_divider
Compiling module xil_defaultlib.h_counter
Compiling module xil_defaultlib.v_counter
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.testtop
Compiling module xil_defaultlib.glbl
Built simulation snapshot testtop_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/matth/Desktop/image_display/image_display.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testtop_behav -key {Behavioral:sim_1:Functional:testtop} -tclbatch {testtop.tcl} -view {C:/Users/matth/Desktop/image_display/testtop_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config C:/Users/matth/Desktop/image_display/testtop_behav.wcfg
source testtop.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testtop_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 4431.738 ; gain = 0.000
run all
save_wave_config {C:/Users/matth/Desktop/image_display/testtop_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'testtop'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/matth/Desktop/image_display/image_display.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Vivado/2021.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'testtop' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/matth/Desktop/image_display/image_display.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testtop_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/matth/Desktop/image_display/image_display.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/matth/Desktop/image_display/image_display.srcs/sources_1/new/h_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module h_counter
INFO: [VRFC 10-2458] undeclared symbol reset_n, assumed default net type wire [C:/Users/matth/Desktop/image_display/image_display.srcs/sources_1/new/h_counter.v:9]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/matth/Desktop/image_display/image_display.srcs/sources_1/new/v_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module v_counter
INFO: [VRFC 10-2458] undeclared symbol reset_n, assumed default net type wire [C:/Users/matth/Desktop/image_display/image_display.srcs/sources_1/new/v_counter.v:9]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/matth/Desktop/image_display/image_display.srcs/sources_1/new/oper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module JKFF
INFO: [VRFC 10-311] analyzing module edge_trigger_D_FF
INFO: [VRFC 10-311] analyzing module edge_trigger_T_FF
INFO: [VRFC 10-311] analyzing module lt10
INFO: [VRFC 10-311] analyzing module gt10
INFO: [VRFC 10-311] analyzing module inc_1bit
INFO: [VRFC 10-311] analyzing module inc
INFO: [VRFC 10-311] analyzing module mux2to1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/matth/Desktop/image_display/image_display.srcs/sources_1/new/clock_divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock_divider
WARNING: [VRFC 10-3676] redeclaration of ansi port 'CLK' is not allowed [C:/Users/matth/Desktop/image_display/image_display.srcs/sources_1/new/clock_divider.v:8]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/matth/Desktop/image_display/image_display.srcs/sim_1/new/testtop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testtop
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/matth/Desktop/image_display/image_display.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testtop_behav xil_defaultlib.testtop xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testtop_behav xil_defaultlib.testtop xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'reset_n' [C:/Users/matth/Desktop/image_display/image_display.srcs/sources_1/new/clock_divider.v:15]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'reset_n' [C:/Users/matth/Desktop/image_display/image_display.srcs/sources_1/new/clock_divider.v:16]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/matth/Desktop/image_display/image_display.srcs/sources_1/new/top.v" Line 1. Module top doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/matth/Desktop/image_display/image_display.srcs/sources_1/new/h_counter.v" Line 1. Module h_counter doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/matth/Desktop/image_display/image_display.srcs/sources_1/new/v_counter.v" Line 1. Module v_counter doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/matth/Desktop/image_display/image_display.srcs/sources_1/new/top.v" Line 1. Module top doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/matth/Desktop/image_display/image_display.srcs/sources_1/new/h_counter.v" Line 1. Module h_counter doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/matth/Desktop/image_display/image_display.srcs/sources_1/new/v_counter.v" Line 1. Module v_counter doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.JKFF
Compiling module xil_defaultlib.edge_trigger_T_FF
Compiling module xil_defaultlib.clock_divider
Compiling module xil_defaultlib.h_counter
Compiling module xil_defaultlib.v_counter
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.testtop
Compiling module xil_defaultlib.glbl
Built simulation snapshot testtop_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/matth/Desktop/image_display/image_display.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testtop_behav -key {Behavioral:sim_1:Functional:testtop} -tclbatch {testtop.tcl} -view {C:/Users/matth/Desktop/image_display/testtop_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config C:/Users/matth/Desktop/image_display/testtop_behav.wcfg
source testtop.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testtop_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 4431.738 ; gain = 0.000
run all
run: Time (s): cpu = 00:00:23 ; elapsed = 00:00:15 . Memory (MB): peak = 4431.738 ; gain = 0.000
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/matth/Desktop/image_display/image_display.srcs/utils_1/imports/synth_1/top.dcp with file C:/Users/matth/Desktop/image_display/image_display.runs/synth_1/top.dcp
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/matth/Desktop/image_display/image_display.runs/synth_1

launch_runs synth_1 -jobs 8
[Wed Jun  8 22:30:41 2022] Launched synth_1...
Run output will be captured here: C:/Users/matth/Desktop/image_display/image_display.runs/synth_1/runme.log
launch_runs impl_1 -jobs 8
[Wed Jun  8 22:31:19 2022] Launched impl_1...
Run output will be captured here: C:/Users/matth/Desktop/image_display/image_display.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Wed Jun  8 22:32:13 2022] Launched impl_1...
Run output will be captured here: C:/Users/matth/Desktop/image_display/image_display.runs/impl_1/runme.log
open_run impl_1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4431.738 ; gain = 0.000
INFO: [Project 1-479] Netlist was created with Vivado 2021.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.027 . Memory (MB): peak = 4431.738 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.027 . Memory (MB): peak = 4431.738 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4431.738 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2021.2
  **** Build date : Oct 19 2021 at 03:13:30
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2021.2.0
  ****** Build date   : Sep 28 2021-06:44:20
    **** Build number : 2021.2.1632779060
      ** Copyright 2017-2022 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:03 ; elapsed = 00:00:38 . Memory (MB): peak = 4450.559 ; gain = 10.543
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183ACAF93A
open_hw_target: Time (s): cpu = 00:00:02 ; elapsed = 00:00:34 . Memory (MB): peak = 4450.559 ; gain = 0.000
set_property PROGRAM.FILE {C:/Users/matth/Desktop/image_display/image_display.runs/impl_1/top.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
refresh_hw_device: Time (s): cpu = 00:00:02 ; elapsed = 00:00:35 . Memory (MB): peak = 4454.418 ; gain = 3.859
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/matth/Desktop/image_display/image_display.runs/impl_1/top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_devices: Time (s): cpu = 00:00:02 ; elapsed = 00:00:24 . Memory (MB): peak = 4454.418 ; gain = 0.000
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
refresh_hw_device: Time (s): cpu = 00:00:01 ; elapsed = 00:00:35 . Memory (MB): peak = 4454.512 ; gain = 0.094
undo
INFO: [Common 17-17] undo 'set_property PROGRAM.FILE {C:/Users/matth/Desktop/image_display/image_display.runs/impl_1/top.bit} [get_hw_devices xc7a35t_0]'
undo
INFO: [Common 17-17] undo 'set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]'
undo
INFO: [Common 17-17] undo 'set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]'
undo
INFO: [Common 17-17] undo 'set_property PROGRAM.FILE {C:/Users/matth/Desktop/image_display/image_display.runs/impl_1/top.bit} [get_hw_devices xc7a35t_0]'
save_wave_config {C:/Users/matth/Desktop/image_display/testtop_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'testtop'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/matth/Desktop/image_display/image_display.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Vivado/2021.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'testtop' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/matth/Desktop/image_display/image_display.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testtop_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/matth/Desktop/image_display/image_display.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/matth/Desktop/image_display/image_display.srcs/sources_1/new/h_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module h_counter
INFO: [VRFC 10-2458] undeclared symbol reset_n, assumed default net type wire [C:/Users/matth/Desktop/image_display/image_display.srcs/sources_1/new/h_counter.v:9]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/matth/Desktop/image_display/image_display.srcs/sources_1/new/v_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module v_counter
INFO: [VRFC 10-2458] undeclared symbol reset_n, assumed default net type wire [C:/Users/matth/Desktop/image_display/image_display.srcs/sources_1/new/v_counter.v:10]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/matth/Desktop/image_display/image_display.srcs/sources_1/new/oper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module JKFF
INFO: [VRFC 10-311] analyzing module edge_trigger_D_FF
INFO: [VRFC 10-311] analyzing module edge_trigger_T_FF
INFO: [VRFC 10-311] analyzing module lt10
INFO: [VRFC 10-311] analyzing module gt10
INFO: [VRFC 10-311] analyzing module inc_1bit
INFO: [VRFC 10-311] analyzing module inc
INFO: [VRFC 10-311] analyzing module mux2to1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/matth/Desktop/image_display/image_display.srcs/sources_1/new/clock_divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock_divider
WARNING: [VRFC 10-3676] redeclaration of ansi port 'CLK' is not allowed [C:/Users/matth/Desktop/image_display/image_display.srcs/sources_1/new/clock_divider.v:8]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/matth/Desktop/image_display/image_display.srcs/sim_1/new/testtop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testtop
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/matth/Desktop/image_display/image_display.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testtop_behav xil_defaultlib.testtop xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testtop_behav xil_defaultlib.testtop xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'reset_n' [C:/Users/matth/Desktop/image_display/image_display.srcs/sources_1/new/clock_divider.v:15]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'reset_n' [C:/Users/matth/Desktop/image_display/image_display.srcs/sources_1/new/clock_divider.v:16]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'reset_n' [C:/Users/matth/Desktop/image_display/image_display.srcs/sources_1/new/h_counter.v:11]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'reset_n' [C:/Users/matth/Desktop/image_display/image_display.srcs/sources_1/new/v_counter.v:12]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/matth/Desktop/image_display/image_display.srcs/sources_1/new/top.v" Line 1. Module top doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/matth/Desktop/image_display/image_display.srcs/sources_1/new/h_counter.v" Line 1. Module h_counter doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/matth/Desktop/image_display/image_display.srcs/sources_1/new/v_counter.v" Line 1. Module v_counter doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/matth/Desktop/image_display/image_display.srcs/sources_1/new/top.v" Line 1. Module top doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/matth/Desktop/image_display/image_display.srcs/sources_1/new/h_counter.v" Line 1. Module h_counter doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/matth/Desktop/image_display/image_display.srcs/sources_1/new/v_counter.v" Line 1. Module v_counter doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.JKFF
Compiling module xil_defaultlib.edge_trigger_T_FF
Compiling module xil_defaultlib.clock_divider
Compiling module xil_defaultlib.edge_trigger_D_FF
Compiling module xil_defaultlib.h_counter
Compiling module xil_defaultlib.v_counter
Compiling module xil_defaultlib.lt10
Compiling module xil_defaultlib.mux2to1
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.testtop
Compiling module xil_defaultlib.glbl
Built simulation snapshot testtop_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/matth/Desktop/image_display/image_display.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testtop_behav -key {Behavioral:sim_1:Functional:testtop} -tclbatch {testtop.tcl} -view {C:/Users/matth/Desktop/image_display/testtop_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config C:/Users/matth/Desktop/image_display/testtop_behav.wcfg
source testtop.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testtop_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 4467.242 ; gain = 12.730
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'testtop'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/matth/Desktop/image_display/image_display.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Vivado/2021.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'testtop' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/matth/Desktop/image_display/image_display.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testtop_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/matth/Desktop/image_display/image_display.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/matth/Desktop/image_display/image_display.srcs/sources_1/new/h_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module h_counter
INFO: [VRFC 10-2458] undeclared symbol reset_n, assumed default net type wire [C:/Users/matth/Desktop/image_display/image_display.srcs/sources_1/new/h_counter.v:9]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/matth/Desktop/image_display/image_display.srcs/sources_1/new/v_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module v_counter
INFO: [VRFC 10-2458] undeclared symbol reset_n, assumed default net type wire [C:/Users/matth/Desktop/image_display/image_display.srcs/sources_1/new/v_counter.v:10]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/matth/Desktop/image_display/image_display.srcs/sources_1/new/oper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module JKFF
INFO: [VRFC 10-311] analyzing module edge_trigger_D_FF
INFO: [VRFC 10-311] analyzing module edge_trigger_T_FF
INFO: [VRFC 10-311] analyzing module lt10
INFO: [VRFC 10-311] analyzing module gt10
INFO: [VRFC 10-311] analyzing module inc_1bit
INFO: [VRFC 10-311] analyzing module inc
INFO: [VRFC 10-311] analyzing module mux2to1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/matth/Desktop/image_display/image_display.srcs/sources_1/new/clock_divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock_divider
WARNING: [VRFC 10-3676] redeclaration of ansi port 'CLK' is not allowed [C:/Users/matth/Desktop/image_display/image_display.srcs/sources_1/new/clock_divider.v:8]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/matth/Desktop/image_display/image_display.srcs/sim_1/new/testtop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testtop
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/matth/Desktop/image_display/image_display.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testtop_behav xil_defaultlib.testtop xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testtop_behav xil_defaultlib.testtop xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'reset_n' [C:/Users/matth/Desktop/image_display/image_display.srcs/sources_1/new/clock_divider.v:15]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'reset_n' [C:/Users/matth/Desktop/image_display/image_display.srcs/sources_1/new/clock_divider.v:16]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/matth/Desktop/image_display/image_display.srcs/sources_1/new/top.v" Line 1. Module top doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/matth/Desktop/image_display/image_display.srcs/sources_1/new/h_counter.v" Line 1. Module h_counter doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/matth/Desktop/image_display/image_display.srcs/sources_1/new/v_counter.v" Line 1. Module v_counter doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/matth/Desktop/image_display/image_display.srcs/sources_1/new/top.v" Line 1. Module top doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/matth/Desktop/image_display/image_display.srcs/sources_1/new/h_counter.v" Line 1. Module h_counter doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/matth/Desktop/image_display/image_display.srcs/sources_1/new/v_counter.v" Line 1. Module v_counter doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.JKFF
Compiling module xil_defaultlib.edge_trigger_T_FF
Compiling module xil_defaultlib.clock_divider
Compiling module xil_defaultlib.edge_trigger_D_FF
Compiling module xil_defaultlib.h_counter
Compiling module xil_defaultlib.v_counter
Compiling module xil_defaultlib.lt10
Compiling module xil_defaultlib.mux2to1
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.testtop
Compiling module xil_defaultlib.glbl
Built simulation snapshot testtop_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/matth/Desktop/image_display/image_display.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testtop_behav -key {Behavioral:sim_1:Functional:testtop} -tclbatch {testtop.tcl} -view {C:/Users/matth/Desktop/image_display/testtop_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config C:/Users/matth/Desktop/image_display/testtop_behav.wcfg
source testtop.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testtop_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 4467.242 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'testtop'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/matth/Desktop/image_display/image_display.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Vivado/2021.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'testtop' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/matth/Desktop/image_display/image_display.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testtop_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/matth/Desktop/image_display/image_display.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/matth/Desktop/image_display/image_display.srcs/sources_1/new/h_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module h_counter
INFO: [VRFC 10-2458] undeclared symbol reset_n, assumed default net type wire [C:/Users/matth/Desktop/image_display/image_display.srcs/sources_1/new/h_counter.v:9]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/matth/Desktop/image_display/image_display.srcs/sources_1/new/v_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module v_counter
INFO: [VRFC 10-2458] undeclared symbol reset_n, assumed default net type wire [C:/Users/matth/Desktop/image_display/image_display.srcs/sources_1/new/v_counter.v:10]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/matth/Desktop/image_display/image_display.srcs/sources_1/new/oper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module JKFF
INFO: [VRFC 10-311] analyzing module edge_trigger_D_FF
INFO: [VRFC 10-311] analyzing module edge_trigger_T_FF
INFO: [VRFC 10-311] analyzing module lt10
INFO: [VRFC 10-311] analyzing module gt10
INFO: [VRFC 10-311] analyzing module inc_1bit
INFO: [VRFC 10-311] analyzing module inc
INFO: [VRFC 10-311] analyzing module mux2to1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/matth/Desktop/image_display/image_display.srcs/sources_1/new/clock_divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock_divider
WARNING: [VRFC 10-3676] redeclaration of ansi port 'CLK' is not allowed [C:/Users/matth/Desktop/image_display/image_display.srcs/sources_1/new/clock_divider.v:8]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/matth/Desktop/image_display/image_display.srcs/sim_1/new/testtop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testtop
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/matth/Desktop/image_display/image_display.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testtop_behav xil_defaultlib.testtop xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testtop_behav xil_defaultlib.testtop xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'reset_n' [C:/Users/matth/Desktop/image_display/image_display.srcs/sources_1/new/clock_divider.v:15]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'reset_n' [C:/Users/matth/Desktop/image_display/image_display.srcs/sources_1/new/clock_divider.v:16]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'reset_n' [C:/Users/matth/Desktop/image_display/image_display.srcs/sources_1/new/h_counter.v:11]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'reset_n' [C:/Users/matth/Desktop/image_display/image_display.srcs/sources_1/new/v_counter.v:12]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/matth/Desktop/image_display/image_display.srcs/sources_1/new/top.v" Line 1. Module top doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/matth/Desktop/image_display/image_display.srcs/sources_1/new/h_counter.v" Line 1. Module h_counter doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/matth/Desktop/image_display/image_display.srcs/sources_1/new/v_counter.v" Line 1. Module v_counter doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/matth/Desktop/image_display/image_display.srcs/sources_1/new/top.v" Line 1. Module top doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/matth/Desktop/image_display/image_display.srcs/sources_1/new/h_counter.v" Line 1. Module h_counter doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/matth/Desktop/image_display/image_display.srcs/sources_1/new/v_counter.v" Line 1. Module v_counter doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.JKFF
Compiling module xil_defaultlib.edge_trigger_T_FF
Compiling module xil_defaultlib.clock_divider
Compiling module xil_defaultlib.edge_trigger_D_FF
Compiling module xil_defaultlib.h_counter
Compiling module xil_defaultlib.v_counter
Compiling module xil_defaultlib.lt10
Compiling module xil_defaultlib.mux2to1
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.testtop
Compiling module xil_defaultlib.glbl
Built simulation snapshot testtop_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/matth/Desktop/image_display/image_display.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testtop_behav -key {Behavioral:sim_1:Functional:testtop} -tclbatch {testtop.tcl} -view {C:/Users/matth/Desktop/image_display/testtop_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config C:/Users/matth/Desktop/image_display/testtop_behav.wcfg
source testtop.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testtop_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 4467.242 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'testtop'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/matth/Desktop/image_display/image_display.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Vivado/2021.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'testtop' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/matth/Desktop/image_display/image_display.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testtop_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/matth/Desktop/image_display/image_display.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/matth/Desktop/image_display/image_display.srcs/sources_1/new/h_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module h_counter
INFO: [VRFC 10-2458] undeclared symbol reset_n, assumed default net type wire [C:/Users/matth/Desktop/image_display/image_display.srcs/sources_1/new/h_counter.v:9]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/matth/Desktop/image_display/image_display.srcs/sources_1/new/v_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module v_counter
INFO: [VRFC 10-2458] undeclared symbol reset_n, assumed default net type wire [C:/Users/matth/Desktop/image_display/image_display.srcs/sources_1/new/v_counter.v:10]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/matth/Desktop/image_display/image_display.srcs/sources_1/new/oper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module JKFF
INFO: [VRFC 10-311] analyzing module edge_trigger_D_FF
INFO: [VRFC 10-311] analyzing module edge_trigger_T_FF
INFO: [VRFC 10-311] analyzing module lt10
INFO: [VRFC 10-311] analyzing module gt10
INFO: [VRFC 10-311] analyzing module inc_1bit
INFO: [VRFC 10-311] analyzing module inc
INFO: [VRFC 10-311] analyzing module mux2to1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/matth/Desktop/image_display/image_display.srcs/sources_1/new/clock_divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock_divider
WARNING: [VRFC 10-3676] redeclaration of ansi port 'CLK' is not allowed [C:/Users/matth/Desktop/image_display/image_display.srcs/sources_1/new/clock_divider.v:8]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/matth/Desktop/image_display/image_display.srcs/sim_1/new/testtop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testtop
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/matth/Desktop/image_display/image_display.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testtop_behav xil_defaultlib.testtop xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testtop_behav xil_defaultlib.testtop xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'reset_n' [C:/Users/matth/Desktop/image_display/image_display.srcs/sources_1/new/clock_divider.v:15]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'reset_n' [C:/Users/matth/Desktop/image_display/image_display.srcs/sources_1/new/clock_divider.v:16]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/matth/Desktop/image_display/image_display.srcs/sources_1/new/top.v" Line 1. Module top doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/matth/Desktop/image_display/image_display.srcs/sources_1/new/h_counter.v" Line 1. Module h_counter doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/matth/Desktop/image_display/image_display.srcs/sources_1/new/v_counter.v" Line 1. Module v_counter doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/matth/Desktop/image_display/image_display.srcs/sources_1/new/top.v" Line 1. Module top doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/matth/Desktop/image_display/image_display.srcs/sources_1/new/h_counter.v" Line 1. Module h_counter doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/matth/Desktop/image_display/image_display.srcs/sources_1/new/v_counter.v" Line 1. Module v_counter doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.JKFF
Compiling module xil_defaultlib.edge_trigger_T_FF
Compiling module xil_defaultlib.clock_divider
Compiling module xil_defaultlib.h_counter
Compiling module xil_defaultlib.v_counter
Compiling module xil_defaultlib.lt10
Compiling module xil_defaultlib.mux2to1
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.testtop
Compiling module xil_defaultlib.glbl
Built simulation snapshot testtop_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/matth/Desktop/image_display/image_display.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testtop_behav -key {Behavioral:sim_1:Functional:testtop} -tclbatch {testtop.tcl} -view {C:/Users/matth/Desktop/image_display/testtop_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config C:/Users/matth/Desktop/image_display/testtop_behav.wcfg
source testtop.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testtop_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 4467.867 ; gain = 0.625
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'testtop'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/matth/Desktop/image_display/image_display.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Vivado/2021.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'testtop' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/matth/Desktop/image_display/image_display.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testtop_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/matth/Desktop/image_display/image_display.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/matth/Desktop/image_display/image_display.srcs/sources_1/new/h_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module h_counter
INFO: [VRFC 10-2458] undeclared symbol reset_n, assumed default net type wire [C:/Users/matth/Desktop/image_display/image_display.srcs/sources_1/new/h_counter.v:9]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/matth/Desktop/image_display/image_display.srcs/sources_1/new/v_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module v_counter
INFO: [VRFC 10-2458] undeclared symbol reset_n, assumed default net type wire [C:/Users/matth/Desktop/image_display/image_display.srcs/sources_1/new/v_counter.v:10]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/matth/Desktop/image_display/image_display.srcs/sources_1/new/oper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module JKFF
INFO: [VRFC 10-311] analyzing module edge_trigger_D_FF
INFO: [VRFC 10-311] analyzing module edge_trigger_T_FF
INFO: [VRFC 10-311] analyzing module lt10
INFO: [VRFC 10-311] analyzing module gt10
INFO: [VRFC 10-311] analyzing module inc_1bit
INFO: [VRFC 10-311] analyzing module inc
INFO: [VRFC 10-311] analyzing module mux2to1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/matth/Desktop/image_display/image_display.srcs/sources_1/new/clock_divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock_divider
WARNING: [VRFC 10-3676] redeclaration of ansi port 'CLK' is not allowed [C:/Users/matth/Desktop/image_display/image_display.srcs/sources_1/new/clock_divider.v:8]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/matth/Desktop/image_display/image_display.srcs/sim_1/new/testtop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testtop
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/matth/Desktop/image_display/image_display.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testtop_behav xil_defaultlib.testtop xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testtop_behav xil_defaultlib.testtop xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'reset_n' [C:/Users/matth/Desktop/image_display/image_display.srcs/sources_1/new/clock_divider.v:15]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'reset_n' [C:/Users/matth/Desktop/image_display/image_display.srcs/sources_1/new/clock_divider.v:16]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/matth/Desktop/image_display/image_display.srcs/sources_1/new/top.v" Line 1. Module top doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/matth/Desktop/image_display/image_display.srcs/sources_1/new/h_counter.v" Line 1. Module h_counter doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/matth/Desktop/image_display/image_display.srcs/sources_1/new/v_counter.v" Line 1. Module v_counter doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/matth/Desktop/image_display/image_display.srcs/sources_1/new/top.v" Line 1. Module top doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/matth/Desktop/image_display/image_display.srcs/sources_1/new/h_counter.v" Line 1. Module h_counter doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/matth/Desktop/image_display/image_display.srcs/sources_1/new/v_counter.v" Line 1. Module v_counter doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.JKFF
Compiling module xil_defaultlib.edge_trigger_T_FF
Compiling module xil_defaultlib.clock_divider
Compiling module xil_defaultlib.h_counter
Compiling module xil_defaultlib.v_counter
Compiling module xil_defaultlib.lt10
Compiling module xil_defaultlib.mux2to1
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.testtop
Compiling module xil_defaultlib.glbl
Built simulation snapshot testtop_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/matth/Desktop/image_display/image_display.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testtop_behav -key {Behavioral:sim_1:Functional:testtop} -tclbatch {testtop.tcl} -view {C:/Users/matth/Desktop/image_display/testtop_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config C:/Users/matth/Desktop/image_display/testtop_behav.wcfg
source testtop.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testtop_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 4467.867 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'testtop'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/matth/Desktop/image_display/image_display.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Vivado/2021.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'testtop' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/matth/Desktop/image_display/image_display.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testtop_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/matth/Desktop/image_display/image_display.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/matth/Desktop/image_display/image_display.srcs/sources_1/new/h_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module h_counter
INFO: [VRFC 10-2458] undeclared symbol reset_n, assumed default net type wire [C:/Users/matth/Desktop/image_display/image_display.srcs/sources_1/new/h_counter.v:9]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/matth/Desktop/image_display/image_display.srcs/sources_1/new/v_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module v_counter
INFO: [VRFC 10-2458] undeclared symbol reset_n, assumed default net type wire [C:/Users/matth/Desktop/image_display/image_display.srcs/sources_1/new/v_counter.v:10]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/matth/Desktop/image_display/image_display.srcs/sources_1/new/oper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module JKFF
INFO: [VRFC 10-311] analyzing module edge_trigger_D_FF
INFO: [VRFC 10-311] analyzing module edge_trigger_T_FF
INFO: [VRFC 10-311] analyzing module lt10
INFO: [VRFC 10-311] analyzing module gt10
INFO: [VRFC 10-311] analyzing module inc_1bit
INFO: [VRFC 10-311] analyzing module inc
INFO: [VRFC 10-311] analyzing module mux2to1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/matth/Desktop/image_display/image_display.srcs/sources_1/new/clock_divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock_divider
WARNING: [VRFC 10-3676] redeclaration of ansi port 'CLK' is not allowed [C:/Users/matth/Desktop/image_display/image_display.srcs/sources_1/new/clock_divider.v:8]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/matth/Desktop/image_display/image_display.srcs/sim_1/new/testtop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testtop
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/matth/Desktop/image_display/image_display.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testtop_behav xil_defaultlib.testtop xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testtop_behav xil_defaultlib.testtop xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'reset_n' [C:/Users/matth/Desktop/image_display/image_display.srcs/sources_1/new/clock_divider.v:15]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'reset_n' [C:/Users/matth/Desktop/image_display/image_display.srcs/sources_1/new/clock_divider.v:16]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/matth/Desktop/image_display/image_display.srcs/sources_1/new/top.v" Line 1. Module top doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/matth/Desktop/image_display/image_display.srcs/sources_1/new/h_counter.v" Line 1. Module h_counter doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/matth/Desktop/image_display/image_display.srcs/sources_1/new/v_counter.v" Line 1. Module v_counter doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/matth/Desktop/image_display/image_display.srcs/sources_1/new/top.v" Line 1. Module top doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/matth/Desktop/image_display/image_display.srcs/sources_1/new/h_counter.v" Line 1. Module h_counter doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/matth/Desktop/image_display/image_display.srcs/sources_1/new/v_counter.v" Line 1. Module v_counter doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.JKFF
Compiling module xil_defaultlib.edge_trigger_T_FF
Compiling module xil_defaultlib.clock_divider
Compiling module xil_defaultlib.h_counter
Compiling module xil_defaultlib.v_counter
Compiling module xil_defaultlib.lt10
Compiling module xil_defaultlib.mux2to1
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.testtop
Compiling module xil_defaultlib.glbl
Built simulation snapshot testtop_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/matth/Desktop/image_display/image_display.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testtop_behav -key {Behavioral:sim_1:Functional:testtop} -tclbatch {testtop.tcl} -view {C:/Users/matth/Desktop/image_display/testtop_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config C:/Users/matth/Desktop/image_display/testtop_behav.wcfg
source testtop.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testtop_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 5489.086 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'testtop'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/matth/Desktop/image_display/image_display.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Vivado/2021.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'testtop' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/matth/Desktop/image_display/image_display.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testtop_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/matth/Desktop/image_display/image_display.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/matth/Desktop/image_display/image_display.srcs/sources_1/new/h_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module h_counter
INFO: [VRFC 10-2458] undeclared symbol reset_n, assumed default net type wire [C:/Users/matth/Desktop/image_display/image_display.srcs/sources_1/new/h_counter.v:9]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/matth/Desktop/image_display/image_display.srcs/sources_1/new/v_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module v_counter
INFO: [VRFC 10-2458] undeclared symbol reset_n, assumed default net type wire [C:/Users/matth/Desktop/image_display/image_display.srcs/sources_1/new/v_counter.v:10]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/matth/Desktop/image_display/image_display.srcs/sources_1/new/oper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module JKFF
INFO: [VRFC 10-311] analyzing module edge_trigger_D_FF
INFO: [VRFC 10-311] analyzing module edge_trigger_T_FF
INFO: [VRFC 10-311] analyzing module lt10
INFO: [VRFC 10-311] analyzing module gt10
INFO: [VRFC 10-311] analyzing module inc_1bit
INFO: [VRFC 10-311] analyzing module inc
INFO: [VRFC 10-311] analyzing module mux2to1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/matth/Desktop/image_display/image_display.srcs/sources_1/new/clock_divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock_divider
WARNING: [VRFC 10-3676] redeclaration of ansi port 'CLK' is not allowed [C:/Users/matth/Desktop/image_display/image_display.srcs/sources_1/new/clock_divider.v:8]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/matth/Desktop/image_display/image_display.srcs/sim_1/new/testtop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testtop
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/matth/Desktop/image_display/image_display.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testtop_behav xil_defaultlib.testtop xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testtop_behav xil_defaultlib.testtop xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'reset_n' [C:/Users/matth/Desktop/image_display/image_display.srcs/sources_1/new/clock_divider.v:15]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'reset_n' [C:/Users/matth/Desktop/image_display/image_display.srcs/sources_1/new/clock_divider.v:16]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'reset_n' [C:/Users/matth/Desktop/image_display/image_display.srcs/sources_1/new/h_counter.v:12]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'reset_n' [C:/Users/matth/Desktop/image_display/image_display.srcs/sources_1/new/v_counter.v:13]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/matth/Desktop/image_display/image_display.srcs/sources_1/new/top.v" Line 1. Module top doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/matth/Desktop/image_display/image_display.srcs/sources_1/new/h_counter.v" Line 1. Module h_counter doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/matth/Desktop/image_display/image_display.srcs/sources_1/new/v_counter.v" Line 1. Module v_counter doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/matth/Desktop/image_display/image_display.srcs/sources_1/new/top.v" Line 1. Module top doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/matth/Desktop/image_display/image_display.srcs/sources_1/new/h_counter.v" Line 1. Module h_counter doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/matth/Desktop/image_display/image_display.srcs/sources_1/new/v_counter.v" Line 1. Module v_counter doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.JKFF
Compiling module xil_defaultlib.edge_trigger_T_FF
Compiling module xil_defaultlib.clock_divider
Compiling module xil_defaultlib.edge_trigger_D_FF
Compiling module xil_defaultlib.h_counter
Compiling module xil_defaultlib.v_counter
Compiling module xil_defaultlib.lt10
Compiling module xil_defaultlib.mux2to1
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.testtop
Compiling module xil_defaultlib.glbl
Built simulation snapshot testtop_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/matth/Desktop/image_display/image_display.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testtop_behav -key {Behavioral:sim_1:Functional:testtop} -tclbatch {testtop.tcl} -view {C:/Users/matth/Desktop/image_display/testtop_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config C:/Users/matth/Desktop/image_display/testtop_behav.wcfg
source testtop.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testtop_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 5489.086 ; gain = 0.000
run all
run: Time (s): cpu = 00:00:16 ; elapsed = 00:00:08 . Memory (MB): peak = 5489.086 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'testtop'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/matth/Desktop/image_display/image_display.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Vivado/2021.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'testtop' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/matth/Desktop/image_display/image_display.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testtop_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/matth/Desktop/image_display/image_display.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/matth/Desktop/image_display/image_display.srcs/sources_1/new/h_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module h_counter
INFO: [VRFC 10-2458] undeclared symbol reset_n, assumed default net type wire [C:/Users/matth/Desktop/image_display/image_display.srcs/sources_1/new/h_counter.v:9]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/matth/Desktop/image_display/image_display.srcs/sources_1/new/v_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module v_counter
INFO: [VRFC 10-2458] undeclared symbol reset_n, assumed default net type wire [C:/Users/matth/Desktop/image_display/image_display.srcs/sources_1/new/v_counter.v:10]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/matth/Desktop/image_display/image_display.srcs/sources_1/new/oper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module JKFF
INFO: [VRFC 10-311] analyzing module edge_trigger_D_FF
INFO: [VRFC 10-311] analyzing module edge_trigger_T_FF
INFO: [VRFC 10-311] analyzing module lt10
INFO: [VRFC 10-311] analyzing module gt10
INFO: [VRFC 10-311] analyzing module inc_1bit
INFO: [VRFC 10-311] analyzing module inc
INFO: [VRFC 10-311] analyzing module mux2to1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/matth/Desktop/image_display/image_display.srcs/sources_1/new/clock_divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock_divider
WARNING: [VRFC 10-3676] redeclaration of ansi port 'CLK' is not allowed [C:/Users/matth/Desktop/image_display/image_display.srcs/sources_1/new/clock_divider.v:8]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/matth/Desktop/image_display/image_display.srcs/sim_1/new/testtop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testtop
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/matth/Desktop/image_display/image_display.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testtop_behav xil_defaultlib.testtop xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testtop_behav xil_defaultlib.testtop xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'reset_n' [C:/Users/matth/Desktop/image_display/image_display.srcs/sources_1/new/clock_divider.v:15]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'reset_n' [C:/Users/matth/Desktop/image_display/image_display.srcs/sources_1/new/clock_divider.v:16]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'reset_n' [C:/Users/matth/Desktop/image_display/image_display.srcs/sources_1/new/h_counter.v:12]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'reset_n' [C:/Users/matth/Desktop/image_display/image_display.srcs/sources_1/new/v_counter.v:13]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/matth/Desktop/image_display/image_display.srcs/sources_1/new/top.v" Line 1. Module top doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/matth/Desktop/image_display/image_display.srcs/sources_1/new/h_counter.v" Line 1. Module h_counter doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/matth/Desktop/image_display/image_display.srcs/sources_1/new/v_counter.v" Line 1. Module v_counter doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/matth/Desktop/image_display/image_display.srcs/sources_1/new/top.v" Line 1. Module top doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/matth/Desktop/image_display/image_display.srcs/sources_1/new/h_counter.v" Line 1. Module h_counter doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/matth/Desktop/image_display/image_display.srcs/sources_1/new/v_counter.v" Line 1. Module v_counter doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.JKFF
Compiling module xil_defaultlib.edge_trigger_T_FF
Compiling module xil_defaultlib.clock_divider
Compiling module xil_defaultlib.edge_trigger_D_FF
Compiling module xil_defaultlib.h_counter
Compiling module xil_defaultlib.v_counter
Compiling module xil_defaultlib.lt10
Compiling module xil_defaultlib.mux2to1
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.testtop
Compiling module xil_defaultlib.glbl
Built simulation snapshot testtop_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/matth/Desktop/image_display/image_display.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testtop_behav -key {Behavioral:sim_1:Functional:testtop} -tclbatch {testtop.tcl} -view {C:/Users/matth/Desktop/image_display/testtop_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config C:/Users/matth/Desktop/image_display/testtop_behav.wcfg
source testtop.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testtop_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 5489.086 ; gain = 0.000
run all
run: Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 5489.086 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'testtop'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/matth/Desktop/image_display/image_display.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Vivado/2021.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'testtop' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/matth/Desktop/image_display/image_display.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testtop_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/matth/Desktop/image_display/image_display.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/matth/Desktop/image_display/image_display.srcs/sources_1/new/h_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module h_counter
INFO: [VRFC 10-2458] undeclared symbol reset_n, assumed default net type wire [C:/Users/matth/Desktop/image_display/image_display.srcs/sources_1/new/h_counter.v:9]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/matth/Desktop/image_display/image_display.srcs/sources_1/new/v_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module v_counter
INFO: [VRFC 10-2458] undeclared symbol reset_n, assumed default net type wire [C:/Users/matth/Desktop/image_display/image_display.srcs/sources_1/new/v_counter.v:10]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/matth/Desktop/image_display/image_display.srcs/sources_1/new/oper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module JKFF
INFO: [VRFC 10-311] analyzing module edge_trigger_D_FF
INFO: [VRFC 10-311] analyzing module edge_trigger_T_FF
INFO: [VRFC 10-311] analyzing module lt10
INFO: [VRFC 10-311] analyzing module gt10
INFO: [VRFC 10-311] analyzing module inc_1bit
INFO: [VRFC 10-311] analyzing module inc
INFO: [VRFC 10-311] analyzing module mux2to1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/matth/Desktop/image_display/image_display.srcs/sources_1/new/clock_divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock_divider
WARNING: [VRFC 10-3676] redeclaration of ansi port 'CLK' is not allowed [C:/Users/matth/Desktop/image_display/image_display.srcs/sources_1/new/clock_divider.v:8]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/matth/Desktop/image_display/image_display.srcs/sim_1/new/testtop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testtop
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/matth/Desktop/image_display/image_display.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testtop_behav xil_defaultlib.testtop xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testtop_behav xil_defaultlib.testtop xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'reset_n' [C:/Users/matth/Desktop/image_display/image_display.srcs/sources_1/new/clock_divider.v:15]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'reset_n' [C:/Users/matth/Desktop/image_display/image_display.srcs/sources_1/new/clock_divider.v:16]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'reset_n' [C:/Users/matth/Desktop/image_display/image_display.srcs/sources_1/new/h_counter.v:12]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'reset_n' [C:/Users/matth/Desktop/image_display/image_display.srcs/sources_1/new/v_counter.v:13]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/matth/Desktop/image_display/image_display.srcs/sources_1/new/top.v" Line 1. Module top doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/matth/Desktop/image_display/image_display.srcs/sources_1/new/h_counter.v" Line 1. Module h_counter doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/matth/Desktop/image_display/image_display.srcs/sources_1/new/v_counter.v" Line 1. Module v_counter doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/matth/Desktop/image_display/image_display.srcs/sources_1/new/top.v" Line 1. Module top doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/matth/Desktop/image_display/image_display.srcs/sources_1/new/h_counter.v" Line 1. Module h_counter doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/matth/Desktop/image_display/image_display.srcs/sources_1/new/v_counter.v" Line 1. Module v_counter doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.JKFF
Compiling module xil_defaultlib.edge_trigger_T_FF
Compiling module xil_defaultlib.clock_divider
Compiling module xil_defaultlib.edge_trigger_D_FF
Compiling module xil_defaultlib.h_counter
Compiling module xil_defaultlib.v_counter
Compiling module xil_defaultlib.lt10
Compiling module xil_defaultlib.mux2to1
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.testtop
Compiling module xil_defaultlib.glbl
Built simulation snapshot testtop_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/matth/Desktop/image_display/image_display.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testtop_behav -key {Behavioral:sim_1:Functional:testtop} -tclbatch {testtop.tcl} -view {C:/Users/matth/Desktop/image_display/testtop_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config C:/Users/matth/Desktop/image_display/testtop_behav.wcfg
source testtop.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testtop_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 5489.086 ; gain = 0.000
run all
run: Time (s): cpu = 00:00:24 ; elapsed = 00:00:14 . Memory (MB): peak = 5489.086 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'testtop'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/matth/Desktop/image_display/image_display.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Vivado/2021.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'testtop' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/matth/Desktop/image_display/image_display.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testtop_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/matth/Desktop/image_display/image_display.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/matth/Desktop/image_display/image_display.srcs/sources_1/new/h_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module h_counter
INFO: [VRFC 10-2458] undeclared symbol reset_n, assumed default net type wire [C:/Users/matth/Desktop/image_display/image_display.srcs/sources_1/new/h_counter.v:9]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/matth/Desktop/image_display/image_display.srcs/sources_1/new/v_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module v_counter
INFO: [VRFC 10-2458] undeclared symbol reset_n, assumed default net type wire [C:/Users/matth/Desktop/image_display/image_display.srcs/sources_1/new/v_counter.v:10]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/matth/Desktop/image_display/image_display.srcs/sources_1/new/oper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module JKFF
INFO: [VRFC 10-311] analyzing module edge_trigger_D_FF
INFO: [VRFC 10-311] analyzing module edge_trigger_T_FF
INFO: [VRFC 10-311] analyzing module lt10
INFO: [VRFC 10-311] analyzing module gt10
INFO: [VRFC 10-311] analyzing module inc_1bit
INFO: [VRFC 10-311] analyzing module inc
INFO: [VRFC 10-311] analyzing module mux2to1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/matth/Desktop/image_display/image_display.srcs/sources_1/new/clock_divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock_divider
WARNING: [VRFC 10-3676] redeclaration of ansi port 'CLK' is not allowed [C:/Users/matth/Desktop/image_display/image_display.srcs/sources_1/new/clock_divider.v:8]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/matth/Desktop/image_display/image_display.srcs/sim_1/new/testtop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testtop
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/matth/Desktop/image_display/image_display.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testtop_behav xil_defaultlib.testtop xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testtop_behav xil_defaultlib.testtop xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'reset_n' [C:/Users/matth/Desktop/image_display/image_display.srcs/sources_1/new/clock_divider.v:15]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'reset_n' [C:/Users/matth/Desktop/image_display/image_display.srcs/sources_1/new/clock_divider.v:16]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'reset_n' [C:/Users/matth/Desktop/image_display/image_display.srcs/sources_1/new/h_counter.v:12]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'reset_n' [C:/Users/matth/Desktop/image_display/image_display.srcs/sources_1/new/v_counter.v:13]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/matth/Desktop/image_display/image_display.srcs/sources_1/new/top.v" Line 1. Module top doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/matth/Desktop/image_display/image_display.srcs/sources_1/new/h_counter.v" Line 1. Module h_counter doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/matth/Desktop/image_display/image_display.srcs/sources_1/new/v_counter.v" Line 1. Module v_counter doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/matth/Desktop/image_display/image_display.srcs/sources_1/new/top.v" Line 1. Module top doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/matth/Desktop/image_display/image_display.srcs/sources_1/new/h_counter.v" Line 1. Module h_counter doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/matth/Desktop/image_display/image_display.srcs/sources_1/new/v_counter.v" Line 1. Module v_counter doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.JKFF
Compiling module xil_defaultlib.edge_trigger_T_FF
Compiling module xil_defaultlib.clock_divider
Compiling module xil_defaultlib.edge_trigger_D_FF
Compiling module xil_defaultlib.h_counter
Compiling module xil_defaultlib.v_counter
Compiling module xil_defaultlib.lt10
Compiling module xil_defaultlib.mux2to1
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.testtop
Compiling module xil_defaultlib.glbl
Built simulation snapshot testtop_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/matth/Desktop/image_display/image_display.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testtop_behav -key {Behavioral:sim_1:Functional:testtop} -tclbatch {testtop.tcl} -view {C:/Users/matth/Desktop/image_display/testtop_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config C:/Users/matth/Desktop/image_display/testtop_behav.wcfg
source testtop.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testtop_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 5489.086 ; gain = 0.000
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210183ACAF93A
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Wed Jun  8 23:06:47 2022...
