{
   ExpandedHierarchyInLayout: "",
   guistr: "# # String gsaved with Nlview 6.6.11  2017-06-12 bk=1.3860 VDI=40 GEI=35 GUI=JA:1.6
#  -string -flagsOSRD
preplace port DDR -pg 1 -y 0 -defaultsOSRD
preplace port resetn -pg 1 -y 410 -defaultsOSRD
preplace port UART_out -pg 1 -y 910 -defaultsOSRD
preplace port FIXED_IO -pg 1 -y 430 -defaultsOSRD
preplace port clk -pg 1 -y 260 -defaultsOSRD
preplace portBus OUT_Port -pg 1 -y 890 -defaultsOSRD
preplace inst memory_wrapper_0 -pg 1 -lvl 5 -y 610 -defaultsOSRD
preplace inst Address_Decoder_0 -pg 1 -lvl 4 -y 610 -defaultsOSRD
preplace inst blk_mem_gen_0 -pg 1 -lvl 6 -y 730 -defaultsOSRD
preplace inst Out_bank_0 -pg 1 -lvl 6 -y 1090 -defaultsOSRD
preplace inst picorv32_0 -pg 1 -lvl 3 -y 220 -defaultsOSRD
preplace inst Inverter_0 -pg 1 -lvl 1 -y 350 -defaultsOSRD
preplace inst processing_system7_0 -pg 1 -lvl 2 -y 120 -defaultsOSRD
preplace netloc processing_system7_0_DDR 1 2 5 690J 0 NJ 0 NJ 0 NJ 0 NJ
preplace netloc memory_wrapper_0_dina 1 5 1 2290
preplace netloc memory_wrapper_0_addra 1 5 1 2310
preplace netloc Out_bank_0_UART_out 1 6 1 2710J
preplace netloc Address_Decoder_0_bankSwitch 1 4 2 1690 510 2240
preplace netloc Inverter_0_out 1 1 5 N 350 700J -20 1170 430 N 430 2300
preplace netloc memory_wrapper_0_mem_ready_memory 1 3 3 1190 770 NJ 770 2190
preplace netloc memory_wrapper_0_mem_rdata_memory 1 3 3 1140 790 NJ 790 2200
preplace netloc Address_Decoder_0_mem_wdata_memory 1 4 1 1720
preplace netloc Address_Decoder_0_mem_valid_io 1 4 2 1660 730 2230
preplace netloc memory_wrapper_0_wea 1 5 1 2250
preplace netloc Address_Decoder_0_mem_ready 1 2 3 730 -40 NJ -40 1670
preplace netloc Address_Decoder_0_mem_valid_memory 1 4 1 1710
preplace netloc resetn_1 1 0 1 -80
preplace netloc clk_1 1 0 6 -80 250 250 250 710 -10 1160 440 1700 710 2310
preplace netloc picorv32_0_mem_wstrb 1 3 1 1110
preplace netloc processing_system7_0_FIXED_IO 1 2 5 670J -70 NJ -70 NJ -70 NJ -70 2680J
preplace netloc memory_wrapper_0_ena 1 5 1 2270
preplace netloc picorv32_0_mem_addr 1 3 1 1130
preplace netloc blk_mem_gen_0_douta 1 4 2 1730 750 N
preplace netloc Out_bank_0_out_registers 1 6 1 2700J
preplace netloc picorv32_0_mem_wdata 1 3 1 1120
preplace netloc processing_system7_0_FCLK_CLK0 1 2 4 680J -30 NJ -30 NJ -30 2280
preplace netloc Address_Decoder_0_mem_rdata 1 2 3 720 -50 NJ -50 1680
preplace netloc Out_bank_0_mem_ready 1 3 4 1200 780 NJ 780 2260 620 2680
preplace netloc Address_Decoder_0_mem_wstrb_io 1 4 2 N 720 2220
preplace netloc picorv32_0_mem_instr 1 3 1 1140
preplace netloc picorv32_0_mem_valid 1 3 1 1150
preplace netloc Address_Decoder_0_mem_addr_memory 1 4 1 1690
preplace netloc Address_Decoder_0_mem_wstrb_memory 1 4 1 1680
preplace netloc Out_bank_0_mem_rdata 1 3 4 1180 450 NJ 450 N 450 2690
preplace netloc Address_Decoder_0_mem_wdata_io 1 4 2 1670 740 2210
levelinfo -pg 1 -100 150 460 920 1430 1960 2500 2740 -top -340 -bot 1200
",
}
{
   da_ps7_cnt: "1",
}
