// Seed: 1171893057
module module_0 (
    id_1,
    id_2
);
  inout wire id_2;
  input wire id_1;
  logic [1 : -1 'b0 |  -1] id_3;
  ;
endmodule
module module_1 #(
    parameter id_3 = 32'd88
) (
    input  tri   id_0,
    input  tri0  id_1,
    output tri   id_2,
    input  tri0  _id_3,
    input  wand  id_4,
    output wire  id_5,
    input  tri0  id_6
    , id_14,
    input  uwire id_7,
    input  tri0  id_8
    , id_15,
    output wire  id_9,
    input  uwire id_10,
    input  tri0  id_11,
    input  tri1  id_12
);
  logic [id_3 : -1] id_16;
  module_0 modCall_1 (
      id_14,
      id_16
  );
endmodule
