[board]
type=System
children=apicbridge bridge cache_hierarchy clk_domain dvfs_handler iobus memory pc processor workload
auto_unlink_shared_backstore=false
cache_line_size=64
eventq_index=0
exit_on_work_items=true
init_param=0
m5ops_base=4294901760
mem_mode=atomic
mem_ranges=0:2147483648 3221225472:3222274048
memories=board.memory.mem_ctrl0.dram board.memory.mem_ctrl1.dram
mmap_using_noreserve=false
multi_thread=false
num_work_ids=16
readfile=m5out/readfile
redirect_paths=
shadow_rom_ranges=
shared_backstore=
symbolfile=
thermal_components=
thermal_model=Null
work_begin_ckpt_count=0
work_begin_cpu_id_exit=-1
work_begin_exit_count=0
work_cpus_ckpt_count=0
work_end_ckpt_count=0
work_end_exit_count=0
work_item_id=-1
workload=board.workload
system_port=board.cache_hierarchy.membus.cpu_side_ports[1]

[board.apicbridge]
type=Bridge
children=power_state
clk_domain=board.clk_domain
cxl_delay=30000
delay=50000
eventq_index=0
power_model=
power_state=board.apicbridge.power_state
ranges=11529215046068469760:11529215046068535295
req_size=26
resp_size=26
cpu_side_port=board.iobus.mem_side_ports[0]
mem_side_port=board.cache_hierarchy.membus.cpu_side_ports[0]

[board.apicbridge.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.bridge]
type=Bridge
children=power_state
clk_domain=board.clk_domain
cxl_delay=25000
delay=50000
eventq_index=0
power_model=
power_state=board.bridge.power_state
ranges=3221225472:4294901760 4294967296:12884901888 9223372036854775808:11529215046068469759 13835058055282163712:18446744073709551615
req_size=26
resp_size=26
cpu_side_port=board.cache_hierarchy.membus.mem_side_ports[0]
mem_side_port=board.iobus.cpu_side_ports[0]

[board.bridge.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.cache_hierarchy]
type=SubSystem
children=dptw_caches00 dptw_caches01 dptw_caches02 dptw_caches03 dptw_caches04 dptw_caches05 dptw_caches06 dptw_caches07 dptw_caches08 dptw_caches09 dptw_caches10 dptw_caches11 dptw_caches12 dptw_caches13 dptw_caches14 dptw_caches15 iocache iptw_caches00 iptw_caches01 iptw_caches02 iptw_caches03 iptw_caches04 iptw_caches05 iptw_caches06 iptw_caches07 iptw_caches08 iptw_caches09 iptw_caches10 iptw_caches11 iptw_caches12 iptw_caches13 iptw_caches14 iptw_caches15 l1dcaches00 l1dcaches01 l1dcaches02 l1dcaches03 l1dcaches04 l1dcaches05 l1dcaches06 l1dcaches07 l1dcaches08 l1dcaches09 l1dcaches10 l1dcaches11 l1dcaches12 l1dcaches13 l1dcaches14 l1dcaches15 l1icaches00 l1icaches01 l1icaches02 l1icaches03 l1icaches04 l1icaches05 l1icaches06 l1icaches07 l1icaches08 l1icaches09 l1icaches10 l1icaches11 l1icaches12 l1icaches13 l1icaches14 l1icaches15 l2buses00 l2buses01 l2buses02 l2buses03 l2buses04 l2buses05 l2buses06 l2buses07 l2buses08 l2buses09 l2buses10 l2buses11 l2buses12 l2buses13 l2buses14 l2buses15 l2caches00 l2caches01 l2caches02 l2caches03 l2caches04 l2caches05 l2caches06 l2caches07 l2caches08 l2caches09 l2caches10 l2caches11 l2caches12 l2caches13 l2caches14 l2caches15 l3bus l3cache membus
eventq_index=0
thermal_domain=Null

[board.cache_hierarchy.dptw_caches00]
type=Cache
children=power_state replacement_policy tags
addr_ranges=0:18446744073709551615
assoc=4
clk_domain=board.clk_domain
clusivity=mostly_incl
compressor=Null
data_latency=1
demand_mshr_reserve=1
eventq_index=0
is_read_only=false
max_miss_count=0
move_contractions=true
mshrs=20
power_model=
power_state=board.cache_hierarchy.dptw_caches00.power_state
prefetcher=Null
replace_expansions=true
replacement_policy=board.cache_hierarchy.dptw_caches00.replacement_policy
response_latency=1
sequential_access=false
size=8192
system=board
tag_latency=1
tags=board.cache_hierarchy.dptw_caches00.tags
tgts_per_mshr=12
warmup_percentage=0
write_allocator=Null
write_buffers=8
writeback_clean=false
cpu_side=board.processor.start00.core.mmu.dtb.walker.port
mem_side=board.cache_hierarchy.l2buses00.cpu_side_ports[3]

[board.cache_hierarchy.dptw_caches00.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.cache_hierarchy.dptw_caches00.replacement_policy]
type=LRURP
eventq_index=0

[board.cache_hierarchy.dptw_caches00.tags]
type=BaseSetAssoc
children=indexing_policy power_state
assoc=4
block_size=64
clk_domain=board.clk_domain
entry_size=64
eventq_index=0
indexing_policy=board.cache_hierarchy.dptw_caches00.tags.indexing_policy
power_model=
power_state=board.cache_hierarchy.dptw_caches00.tags.power_state
replacement_policy=board.cache_hierarchy.dptw_caches00.replacement_policy
sequential_access=false
size=8192
system=board
tag_latency=1
warmup_percentage=0

[board.cache_hierarchy.dptw_caches00.tags.indexing_policy]
type=SetAssociative
assoc=4
entry_size=64
eventq_index=0
size=8192

[board.cache_hierarchy.dptw_caches00.tags.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.cache_hierarchy.dptw_caches01]
type=Cache
children=power_state replacement_policy tags
addr_ranges=0:18446744073709551615
assoc=4
clk_domain=board.clk_domain
clusivity=mostly_incl
compressor=Null
data_latency=1
demand_mshr_reserve=1
eventq_index=0
is_read_only=false
max_miss_count=0
move_contractions=true
mshrs=20
power_model=
power_state=board.cache_hierarchy.dptw_caches01.power_state
prefetcher=Null
replace_expansions=true
replacement_policy=board.cache_hierarchy.dptw_caches01.replacement_policy
response_latency=1
sequential_access=false
size=8192
system=board
tag_latency=1
tags=board.cache_hierarchy.dptw_caches01.tags
tgts_per_mshr=12
warmup_percentage=0
write_allocator=Null
write_buffers=8
writeback_clean=false
cpu_side=board.processor.start01.core.mmu.dtb.walker.port
mem_side=board.cache_hierarchy.l2buses01.cpu_side_ports[3]

[board.cache_hierarchy.dptw_caches01.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.cache_hierarchy.dptw_caches01.replacement_policy]
type=LRURP
eventq_index=0

[board.cache_hierarchy.dptw_caches01.tags]
type=BaseSetAssoc
children=indexing_policy power_state
assoc=4
block_size=64
clk_domain=board.clk_domain
entry_size=64
eventq_index=0
indexing_policy=board.cache_hierarchy.dptw_caches01.tags.indexing_policy
power_model=
power_state=board.cache_hierarchy.dptw_caches01.tags.power_state
replacement_policy=board.cache_hierarchy.dptw_caches01.replacement_policy
sequential_access=false
size=8192
system=board
tag_latency=1
warmup_percentage=0

[board.cache_hierarchy.dptw_caches01.tags.indexing_policy]
type=SetAssociative
assoc=4
entry_size=64
eventq_index=0
size=8192

[board.cache_hierarchy.dptw_caches01.tags.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.cache_hierarchy.dptw_caches02]
type=Cache
children=power_state replacement_policy tags
addr_ranges=0:18446744073709551615
assoc=4
clk_domain=board.clk_domain
clusivity=mostly_incl
compressor=Null
data_latency=1
demand_mshr_reserve=1
eventq_index=0
is_read_only=false
max_miss_count=0
move_contractions=true
mshrs=20
power_model=
power_state=board.cache_hierarchy.dptw_caches02.power_state
prefetcher=Null
replace_expansions=true
replacement_policy=board.cache_hierarchy.dptw_caches02.replacement_policy
response_latency=1
sequential_access=false
size=8192
system=board
tag_latency=1
tags=board.cache_hierarchy.dptw_caches02.tags
tgts_per_mshr=12
warmup_percentage=0
write_allocator=Null
write_buffers=8
writeback_clean=false
cpu_side=board.processor.start02.core.mmu.dtb.walker.port
mem_side=board.cache_hierarchy.l2buses02.cpu_side_ports[3]

[board.cache_hierarchy.dptw_caches02.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.cache_hierarchy.dptw_caches02.replacement_policy]
type=LRURP
eventq_index=0

[board.cache_hierarchy.dptw_caches02.tags]
type=BaseSetAssoc
children=indexing_policy power_state
assoc=4
block_size=64
clk_domain=board.clk_domain
entry_size=64
eventq_index=0
indexing_policy=board.cache_hierarchy.dptw_caches02.tags.indexing_policy
power_model=
power_state=board.cache_hierarchy.dptw_caches02.tags.power_state
replacement_policy=board.cache_hierarchy.dptw_caches02.replacement_policy
sequential_access=false
size=8192
system=board
tag_latency=1
warmup_percentage=0

[board.cache_hierarchy.dptw_caches02.tags.indexing_policy]
type=SetAssociative
assoc=4
entry_size=64
eventq_index=0
size=8192

[board.cache_hierarchy.dptw_caches02.tags.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.cache_hierarchy.dptw_caches03]
type=Cache
children=power_state replacement_policy tags
addr_ranges=0:18446744073709551615
assoc=4
clk_domain=board.clk_domain
clusivity=mostly_incl
compressor=Null
data_latency=1
demand_mshr_reserve=1
eventq_index=0
is_read_only=false
max_miss_count=0
move_contractions=true
mshrs=20
power_model=
power_state=board.cache_hierarchy.dptw_caches03.power_state
prefetcher=Null
replace_expansions=true
replacement_policy=board.cache_hierarchy.dptw_caches03.replacement_policy
response_latency=1
sequential_access=false
size=8192
system=board
tag_latency=1
tags=board.cache_hierarchy.dptw_caches03.tags
tgts_per_mshr=12
warmup_percentage=0
write_allocator=Null
write_buffers=8
writeback_clean=false
cpu_side=board.processor.start03.core.mmu.dtb.walker.port
mem_side=board.cache_hierarchy.l2buses03.cpu_side_ports[3]

[board.cache_hierarchy.dptw_caches03.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.cache_hierarchy.dptw_caches03.replacement_policy]
type=LRURP
eventq_index=0

[board.cache_hierarchy.dptw_caches03.tags]
type=BaseSetAssoc
children=indexing_policy power_state
assoc=4
block_size=64
clk_domain=board.clk_domain
entry_size=64
eventq_index=0
indexing_policy=board.cache_hierarchy.dptw_caches03.tags.indexing_policy
power_model=
power_state=board.cache_hierarchy.dptw_caches03.tags.power_state
replacement_policy=board.cache_hierarchy.dptw_caches03.replacement_policy
sequential_access=false
size=8192
system=board
tag_latency=1
warmup_percentage=0

[board.cache_hierarchy.dptw_caches03.tags.indexing_policy]
type=SetAssociative
assoc=4
entry_size=64
eventq_index=0
size=8192

[board.cache_hierarchy.dptw_caches03.tags.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.cache_hierarchy.dptw_caches04]
type=Cache
children=power_state replacement_policy tags
addr_ranges=0:18446744073709551615
assoc=4
clk_domain=board.clk_domain
clusivity=mostly_incl
compressor=Null
data_latency=1
demand_mshr_reserve=1
eventq_index=0
is_read_only=false
max_miss_count=0
move_contractions=true
mshrs=20
power_model=
power_state=board.cache_hierarchy.dptw_caches04.power_state
prefetcher=Null
replace_expansions=true
replacement_policy=board.cache_hierarchy.dptw_caches04.replacement_policy
response_latency=1
sequential_access=false
size=8192
system=board
tag_latency=1
tags=board.cache_hierarchy.dptw_caches04.tags
tgts_per_mshr=12
warmup_percentage=0
write_allocator=Null
write_buffers=8
writeback_clean=false
cpu_side=board.processor.start04.core.mmu.dtb.walker.port
mem_side=board.cache_hierarchy.l2buses04.cpu_side_ports[3]

[board.cache_hierarchy.dptw_caches04.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.cache_hierarchy.dptw_caches04.replacement_policy]
type=LRURP
eventq_index=0

[board.cache_hierarchy.dptw_caches04.tags]
type=BaseSetAssoc
children=indexing_policy power_state
assoc=4
block_size=64
clk_domain=board.clk_domain
entry_size=64
eventq_index=0
indexing_policy=board.cache_hierarchy.dptw_caches04.tags.indexing_policy
power_model=
power_state=board.cache_hierarchy.dptw_caches04.tags.power_state
replacement_policy=board.cache_hierarchy.dptw_caches04.replacement_policy
sequential_access=false
size=8192
system=board
tag_latency=1
warmup_percentage=0

[board.cache_hierarchy.dptw_caches04.tags.indexing_policy]
type=SetAssociative
assoc=4
entry_size=64
eventq_index=0
size=8192

[board.cache_hierarchy.dptw_caches04.tags.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.cache_hierarchy.dptw_caches05]
type=Cache
children=power_state replacement_policy tags
addr_ranges=0:18446744073709551615
assoc=4
clk_domain=board.clk_domain
clusivity=mostly_incl
compressor=Null
data_latency=1
demand_mshr_reserve=1
eventq_index=0
is_read_only=false
max_miss_count=0
move_contractions=true
mshrs=20
power_model=
power_state=board.cache_hierarchy.dptw_caches05.power_state
prefetcher=Null
replace_expansions=true
replacement_policy=board.cache_hierarchy.dptw_caches05.replacement_policy
response_latency=1
sequential_access=false
size=8192
system=board
tag_latency=1
tags=board.cache_hierarchy.dptw_caches05.tags
tgts_per_mshr=12
warmup_percentage=0
write_allocator=Null
write_buffers=8
writeback_clean=false
cpu_side=board.processor.start05.core.mmu.dtb.walker.port
mem_side=board.cache_hierarchy.l2buses05.cpu_side_ports[3]

[board.cache_hierarchy.dptw_caches05.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.cache_hierarchy.dptw_caches05.replacement_policy]
type=LRURP
eventq_index=0

[board.cache_hierarchy.dptw_caches05.tags]
type=BaseSetAssoc
children=indexing_policy power_state
assoc=4
block_size=64
clk_domain=board.clk_domain
entry_size=64
eventq_index=0
indexing_policy=board.cache_hierarchy.dptw_caches05.tags.indexing_policy
power_model=
power_state=board.cache_hierarchy.dptw_caches05.tags.power_state
replacement_policy=board.cache_hierarchy.dptw_caches05.replacement_policy
sequential_access=false
size=8192
system=board
tag_latency=1
warmup_percentage=0

[board.cache_hierarchy.dptw_caches05.tags.indexing_policy]
type=SetAssociative
assoc=4
entry_size=64
eventq_index=0
size=8192

[board.cache_hierarchy.dptw_caches05.tags.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.cache_hierarchy.dptw_caches06]
type=Cache
children=power_state replacement_policy tags
addr_ranges=0:18446744073709551615
assoc=4
clk_domain=board.clk_domain
clusivity=mostly_incl
compressor=Null
data_latency=1
demand_mshr_reserve=1
eventq_index=0
is_read_only=false
max_miss_count=0
move_contractions=true
mshrs=20
power_model=
power_state=board.cache_hierarchy.dptw_caches06.power_state
prefetcher=Null
replace_expansions=true
replacement_policy=board.cache_hierarchy.dptw_caches06.replacement_policy
response_latency=1
sequential_access=false
size=8192
system=board
tag_latency=1
tags=board.cache_hierarchy.dptw_caches06.tags
tgts_per_mshr=12
warmup_percentage=0
write_allocator=Null
write_buffers=8
writeback_clean=false
cpu_side=board.processor.start06.core.mmu.dtb.walker.port
mem_side=board.cache_hierarchy.l2buses06.cpu_side_ports[3]

[board.cache_hierarchy.dptw_caches06.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.cache_hierarchy.dptw_caches06.replacement_policy]
type=LRURP
eventq_index=0

[board.cache_hierarchy.dptw_caches06.tags]
type=BaseSetAssoc
children=indexing_policy power_state
assoc=4
block_size=64
clk_domain=board.clk_domain
entry_size=64
eventq_index=0
indexing_policy=board.cache_hierarchy.dptw_caches06.tags.indexing_policy
power_model=
power_state=board.cache_hierarchy.dptw_caches06.tags.power_state
replacement_policy=board.cache_hierarchy.dptw_caches06.replacement_policy
sequential_access=false
size=8192
system=board
tag_latency=1
warmup_percentage=0

[board.cache_hierarchy.dptw_caches06.tags.indexing_policy]
type=SetAssociative
assoc=4
entry_size=64
eventq_index=0
size=8192

[board.cache_hierarchy.dptw_caches06.tags.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.cache_hierarchy.dptw_caches07]
type=Cache
children=power_state replacement_policy tags
addr_ranges=0:18446744073709551615
assoc=4
clk_domain=board.clk_domain
clusivity=mostly_incl
compressor=Null
data_latency=1
demand_mshr_reserve=1
eventq_index=0
is_read_only=false
max_miss_count=0
move_contractions=true
mshrs=20
power_model=
power_state=board.cache_hierarchy.dptw_caches07.power_state
prefetcher=Null
replace_expansions=true
replacement_policy=board.cache_hierarchy.dptw_caches07.replacement_policy
response_latency=1
sequential_access=false
size=8192
system=board
tag_latency=1
tags=board.cache_hierarchy.dptw_caches07.tags
tgts_per_mshr=12
warmup_percentage=0
write_allocator=Null
write_buffers=8
writeback_clean=false
cpu_side=board.processor.start07.core.mmu.dtb.walker.port
mem_side=board.cache_hierarchy.l2buses07.cpu_side_ports[3]

[board.cache_hierarchy.dptw_caches07.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.cache_hierarchy.dptw_caches07.replacement_policy]
type=LRURP
eventq_index=0

[board.cache_hierarchy.dptw_caches07.tags]
type=BaseSetAssoc
children=indexing_policy power_state
assoc=4
block_size=64
clk_domain=board.clk_domain
entry_size=64
eventq_index=0
indexing_policy=board.cache_hierarchy.dptw_caches07.tags.indexing_policy
power_model=
power_state=board.cache_hierarchy.dptw_caches07.tags.power_state
replacement_policy=board.cache_hierarchy.dptw_caches07.replacement_policy
sequential_access=false
size=8192
system=board
tag_latency=1
warmup_percentage=0

[board.cache_hierarchy.dptw_caches07.tags.indexing_policy]
type=SetAssociative
assoc=4
entry_size=64
eventq_index=0
size=8192

[board.cache_hierarchy.dptw_caches07.tags.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.cache_hierarchy.dptw_caches08]
type=Cache
children=power_state replacement_policy tags
addr_ranges=0:18446744073709551615
assoc=4
clk_domain=board.clk_domain
clusivity=mostly_incl
compressor=Null
data_latency=1
demand_mshr_reserve=1
eventq_index=0
is_read_only=false
max_miss_count=0
move_contractions=true
mshrs=20
power_model=
power_state=board.cache_hierarchy.dptw_caches08.power_state
prefetcher=Null
replace_expansions=true
replacement_policy=board.cache_hierarchy.dptw_caches08.replacement_policy
response_latency=1
sequential_access=false
size=8192
system=board
tag_latency=1
tags=board.cache_hierarchy.dptw_caches08.tags
tgts_per_mshr=12
warmup_percentage=0
write_allocator=Null
write_buffers=8
writeback_clean=false
cpu_side=board.processor.start08.core.mmu.dtb.walker.port
mem_side=board.cache_hierarchy.l2buses08.cpu_side_ports[3]

[board.cache_hierarchy.dptw_caches08.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.cache_hierarchy.dptw_caches08.replacement_policy]
type=LRURP
eventq_index=0

[board.cache_hierarchy.dptw_caches08.tags]
type=BaseSetAssoc
children=indexing_policy power_state
assoc=4
block_size=64
clk_domain=board.clk_domain
entry_size=64
eventq_index=0
indexing_policy=board.cache_hierarchy.dptw_caches08.tags.indexing_policy
power_model=
power_state=board.cache_hierarchy.dptw_caches08.tags.power_state
replacement_policy=board.cache_hierarchy.dptw_caches08.replacement_policy
sequential_access=false
size=8192
system=board
tag_latency=1
warmup_percentage=0

[board.cache_hierarchy.dptw_caches08.tags.indexing_policy]
type=SetAssociative
assoc=4
entry_size=64
eventq_index=0
size=8192

[board.cache_hierarchy.dptw_caches08.tags.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.cache_hierarchy.dptw_caches09]
type=Cache
children=power_state replacement_policy tags
addr_ranges=0:18446744073709551615
assoc=4
clk_domain=board.clk_domain
clusivity=mostly_incl
compressor=Null
data_latency=1
demand_mshr_reserve=1
eventq_index=0
is_read_only=false
max_miss_count=0
move_contractions=true
mshrs=20
power_model=
power_state=board.cache_hierarchy.dptw_caches09.power_state
prefetcher=Null
replace_expansions=true
replacement_policy=board.cache_hierarchy.dptw_caches09.replacement_policy
response_latency=1
sequential_access=false
size=8192
system=board
tag_latency=1
tags=board.cache_hierarchy.dptw_caches09.tags
tgts_per_mshr=12
warmup_percentage=0
write_allocator=Null
write_buffers=8
writeback_clean=false
cpu_side=board.processor.start09.core.mmu.dtb.walker.port
mem_side=board.cache_hierarchy.l2buses09.cpu_side_ports[3]

[board.cache_hierarchy.dptw_caches09.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.cache_hierarchy.dptw_caches09.replacement_policy]
type=LRURP
eventq_index=0

[board.cache_hierarchy.dptw_caches09.tags]
type=BaseSetAssoc
children=indexing_policy power_state
assoc=4
block_size=64
clk_domain=board.clk_domain
entry_size=64
eventq_index=0
indexing_policy=board.cache_hierarchy.dptw_caches09.tags.indexing_policy
power_model=
power_state=board.cache_hierarchy.dptw_caches09.tags.power_state
replacement_policy=board.cache_hierarchy.dptw_caches09.replacement_policy
sequential_access=false
size=8192
system=board
tag_latency=1
warmup_percentage=0

[board.cache_hierarchy.dptw_caches09.tags.indexing_policy]
type=SetAssociative
assoc=4
entry_size=64
eventq_index=0
size=8192

[board.cache_hierarchy.dptw_caches09.tags.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.cache_hierarchy.dptw_caches10]
type=Cache
children=power_state replacement_policy tags
addr_ranges=0:18446744073709551615
assoc=4
clk_domain=board.clk_domain
clusivity=mostly_incl
compressor=Null
data_latency=1
demand_mshr_reserve=1
eventq_index=0
is_read_only=false
max_miss_count=0
move_contractions=true
mshrs=20
power_model=
power_state=board.cache_hierarchy.dptw_caches10.power_state
prefetcher=Null
replace_expansions=true
replacement_policy=board.cache_hierarchy.dptw_caches10.replacement_policy
response_latency=1
sequential_access=false
size=8192
system=board
tag_latency=1
tags=board.cache_hierarchy.dptw_caches10.tags
tgts_per_mshr=12
warmup_percentage=0
write_allocator=Null
write_buffers=8
writeback_clean=false
cpu_side=board.processor.start10.core.mmu.dtb.walker.port
mem_side=board.cache_hierarchy.l2buses10.cpu_side_ports[3]

[board.cache_hierarchy.dptw_caches10.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.cache_hierarchy.dptw_caches10.replacement_policy]
type=LRURP
eventq_index=0

[board.cache_hierarchy.dptw_caches10.tags]
type=BaseSetAssoc
children=indexing_policy power_state
assoc=4
block_size=64
clk_domain=board.clk_domain
entry_size=64
eventq_index=0
indexing_policy=board.cache_hierarchy.dptw_caches10.tags.indexing_policy
power_model=
power_state=board.cache_hierarchy.dptw_caches10.tags.power_state
replacement_policy=board.cache_hierarchy.dptw_caches10.replacement_policy
sequential_access=false
size=8192
system=board
tag_latency=1
warmup_percentage=0

[board.cache_hierarchy.dptw_caches10.tags.indexing_policy]
type=SetAssociative
assoc=4
entry_size=64
eventq_index=0
size=8192

[board.cache_hierarchy.dptw_caches10.tags.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.cache_hierarchy.dptw_caches11]
type=Cache
children=power_state replacement_policy tags
addr_ranges=0:18446744073709551615
assoc=4
clk_domain=board.clk_domain
clusivity=mostly_incl
compressor=Null
data_latency=1
demand_mshr_reserve=1
eventq_index=0
is_read_only=false
max_miss_count=0
move_contractions=true
mshrs=20
power_model=
power_state=board.cache_hierarchy.dptw_caches11.power_state
prefetcher=Null
replace_expansions=true
replacement_policy=board.cache_hierarchy.dptw_caches11.replacement_policy
response_latency=1
sequential_access=false
size=8192
system=board
tag_latency=1
tags=board.cache_hierarchy.dptw_caches11.tags
tgts_per_mshr=12
warmup_percentage=0
write_allocator=Null
write_buffers=8
writeback_clean=false
cpu_side=board.processor.start11.core.mmu.dtb.walker.port
mem_side=board.cache_hierarchy.l2buses11.cpu_side_ports[3]

[board.cache_hierarchy.dptw_caches11.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.cache_hierarchy.dptw_caches11.replacement_policy]
type=LRURP
eventq_index=0

[board.cache_hierarchy.dptw_caches11.tags]
type=BaseSetAssoc
children=indexing_policy power_state
assoc=4
block_size=64
clk_domain=board.clk_domain
entry_size=64
eventq_index=0
indexing_policy=board.cache_hierarchy.dptw_caches11.tags.indexing_policy
power_model=
power_state=board.cache_hierarchy.dptw_caches11.tags.power_state
replacement_policy=board.cache_hierarchy.dptw_caches11.replacement_policy
sequential_access=false
size=8192
system=board
tag_latency=1
warmup_percentage=0

[board.cache_hierarchy.dptw_caches11.tags.indexing_policy]
type=SetAssociative
assoc=4
entry_size=64
eventq_index=0
size=8192

[board.cache_hierarchy.dptw_caches11.tags.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.cache_hierarchy.dptw_caches12]
type=Cache
children=power_state replacement_policy tags
addr_ranges=0:18446744073709551615
assoc=4
clk_domain=board.clk_domain
clusivity=mostly_incl
compressor=Null
data_latency=1
demand_mshr_reserve=1
eventq_index=0
is_read_only=false
max_miss_count=0
move_contractions=true
mshrs=20
power_model=
power_state=board.cache_hierarchy.dptw_caches12.power_state
prefetcher=Null
replace_expansions=true
replacement_policy=board.cache_hierarchy.dptw_caches12.replacement_policy
response_latency=1
sequential_access=false
size=8192
system=board
tag_latency=1
tags=board.cache_hierarchy.dptw_caches12.tags
tgts_per_mshr=12
warmup_percentage=0
write_allocator=Null
write_buffers=8
writeback_clean=false
cpu_side=board.processor.start12.core.mmu.dtb.walker.port
mem_side=board.cache_hierarchy.l2buses12.cpu_side_ports[3]

[board.cache_hierarchy.dptw_caches12.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.cache_hierarchy.dptw_caches12.replacement_policy]
type=LRURP
eventq_index=0

[board.cache_hierarchy.dptw_caches12.tags]
type=BaseSetAssoc
children=indexing_policy power_state
assoc=4
block_size=64
clk_domain=board.clk_domain
entry_size=64
eventq_index=0
indexing_policy=board.cache_hierarchy.dptw_caches12.tags.indexing_policy
power_model=
power_state=board.cache_hierarchy.dptw_caches12.tags.power_state
replacement_policy=board.cache_hierarchy.dptw_caches12.replacement_policy
sequential_access=false
size=8192
system=board
tag_latency=1
warmup_percentage=0

[board.cache_hierarchy.dptw_caches12.tags.indexing_policy]
type=SetAssociative
assoc=4
entry_size=64
eventq_index=0
size=8192

[board.cache_hierarchy.dptw_caches12.tags.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.cache_hierarchy.dptw_caches13]
type=Cache
children=power_state replacement_policy tags
addr_ranges=0:18446744073709551615
assoc=4
clk_domain=board.clk_domain
clusivity=mostly_incl
compressor=Null
data_latency=1
demand_mshr_reserve=1
eventq_index=0
is_read_only=false
max_miss_count=0
move_contractions=true
mshrs=20
power_model=
power_state=board.cache_hierarchy.dptw_caches13.power_state
prefetcher=Null
replace_expansions=true
replacement_policy=board.cache_hierarchy.dptw_caches13.replacement_policy
response_latency=1
sequential_access=false
size=8192
system=board
tag_latency=1
tags=board.cache_hierarchy.dptw_caches13.tags
tgts_per_mshr=12
warmup_percentage=0
write_allocator=Null
write_buffers=8
writeback_clean=false
cpu_side=board.processor.start13.core.mmu.dtb.walker.port
mem_side=board.cache_hierarchy.l2buses13.cpu_side_ports[3]

[board.cache_hierarchy.dptw_caches13.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.cache_hierarchy.dptw_caches13.replacement_policy]
type=LRURP
eventq_index=0

[board.cache_hierarchy.dptw_caches13.tags]
type=BaseSetAssoc
children=indexing_policy power_state
assoc=4
block_size=64
clk_domain=board.clk_domain
entry_size=64
eventq_index=0
indexing_policy=board.cache_hierarchy.dptw_caches13.tags.indexing_policy
power_model=
power_state=board.cache_hierarchy.dptw_caches13.tags.power_state
replacement_policy=board.cache_hierarchy.dptw_caches13.replacement_policy
sequential_access=false
size=8192
system=board
tag_latency=1
warmup_percentage=0

[board.cache_hierarchy.dptw_caches13.tags.indexing_policy]
type=SetAssociative
assoc=4
entry_size=64
eventq_index=0
size=8192

[board.cache_hierarchy.dptw_caches13.tags.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.cache_hierarchy.dptw_caches14]
type=Cache
children=power_state replacement_policy tags
addr_ranges=0:18446744073709551615
assoc=4
clk_domain=board.clk_domain
clusivity=mostly_incl
compressor=Null
data_latency=1
demand_mshr_reserve=1
eventq_index=0
is_read_only=false
max_miss_count=0
move_contractions=true
mshrs=20
power_model=
power_state=board.cache_hierarchy.dptw_caches14.power_state
prefetcher=Null
replace_expansions=true
replacement_policy=board.cache_hierarchy.dptw_caches14.replacement_policy
response_latency=1
sequential_access=false
size=8192
system=board
tag_latency=1
tags=board.cache_hierarchy.dptw_caches14.tags
tgts_per_mshr=12
warmup_percentage=0
write_allocator=Null
write_buffers=8
writeback_clean=false
cpu_side=board.processor.start14.core.mmu.dtb.walker.port
mem_side=board.cache_hierarchy.l2buses14.cpu_side_ports[3]

[board.cache_hierarchy.dptw_caches14.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.cache_hierarchy.dptw_caches14.replacement_policy]
type=LRURP
eventq_index=0

[board.cache_hierarchy.dptw_caches14.tags]
type=BaseSetAssoc
children=indexing_policy power_state
assoc=4
block_size=64
clk_domain=board.clk_domain
entry_size=64
eventq_index=0
indexing_policy=board.cache_hierarchy.dptw_caches14.tags.indexing_policy
power_model=
power_state=board.cache_hierarchy.dptw_caches14.tags.power_state
replacement_policy=board.cache_hierarchy.dptw_caches14.replacement_policy
sequential_access=false
size=8192
system=board
tag_latency=1
warmup_percentage=0

[board.cache_hierarchy.dptw_caches14.tags.indexing_policy]
type=SetAssociative
assoc=4
entry_size=64
eventq_index=0
size=8192

[board.cache_hierarchy.dptw_caches14.tags.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.cache_hierarchy.dptw_caches15]
type=Cache
children=power_state replacement_policy tags
addr_ranges=0:18446744073709551615
assoc=4
clk_domain=board.clk_domain
clusivity=mostly_incl
compressor=Null
data_latency=1
demand_mshr_reserve=1
eventq_index=0
is_read_only=false
max_miss_count=0
move_contractions=true
mshrs=20
power_model=
power_state=board.cache_hierarchy.dptw_caches15.power_state
prefetcher=Null
replace_expansions=true
replacement_policy=board.cache_hierarchy.dptw_caches15.replacement_policy
response_latency=1
sequential_access=false
size=8192
system=board
tag_latency=1
tags=board.cache_hierarchy.dptw_caches15.tags
tgts_per_mshr=12
warmup_percentage=0
write_allocator=Null
write_buffers=8
writeback_clean=false
cpu_side=board.processor.start15.core.mmu.dtb.walker.port
mem_side=board.cache_hierarchy.l2buses15.cpu_side_ports[3]

[board.cache_hierarchy.dptw_caches15.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.cache_hierarchy.dptw_caches15.replacement_policy]
type=LRURP
eventq_index=0

[board.cache_hierarchy.dptw_caches15.tags]
type=BaseSetAssoc
children=indexing_policy power_state
assoc=4
block_size=64
clk_domain=board.clk_domain
entry_size=64
eventq_index=0
indexing_policy=board.cache_hierarchy.dptw_caches15.tags.indexing_policy
power_model=
power_state=board.cache_hierarchy.dptw_caches15.tags.power_state
replacement_policy=board.cache_hierarchy.dptw_caches15.replacement_policy
sequential_access=false
size=8192
system=board
tag_latency=1
warmup_percentage=0

[board.cache_hierarchy.dptw_caches15.tags.indexing_policy]
type=SetAssociative
assoc=4
entry_size=64
eventq_index=0
size=8192

[board.cache_hierarchy.dptw_caches15.tags.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.cache_hierarchy.iocache]
type=Cache
children=power_state replacement_policy tags
addr_ranges=0:2147483648 3221225472:3222274048
assoc=8
clk_domain=board.clk_domain
clusivity=mostly_incl
compressor=Null
data_latency=50
demand_mshr_reserve=1
eventq_index=0
is_read_only=false
max_miss_count=0
move_contractions=true
mshrs=32
power_model=
power_state=board.cache_hierarchy.iocache.power_state
prefetcher=Null
replace_expansions=true
replacement_policy=board.cache_hierarchy.iocache.replacement_policy
response_latency=50
sequential_access=false
size=262144
system=board
tag_latency=50
tags=board.cache_hierarchy.iocache.tags
tgts_per_mshr=12
warmup_percentage=0
write_allocator=Null
write_buffers=32
writeback_clean=false
cpu_side=board.iobus.mem_side_ports[17]
mem_side=board.cache_hierarchy.membus.cpu_side_ports[2]

[board.cache_hierarchy.iocache.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.cache_hierarchy.iocache.replacement_policy]
type=LRURP
eventq_index=0

[board.cache_hierarchy.iocache.tags]
type=BaseSetAssoc
children=indexing_policy power_state
assoc=8
block_size=64
clk_domain=board.clk_domain
entry_size=64
eventq_index=0
indexing_policy=board.cache_hierarchy.iocache.tags.indexing_policy
power_model=
power_state=board.cache_hierarchy.iocache.tags.power_state
replacement_policy=board.cache_hierarchy.iocache.replacement_policy
sequential_access=false
size=262144
system=board
tag_latency=50
warmup_percentage=0

[board.cache_hierarchy.iocache.tags.indexing_policy]
type=SetAssociative
assoc=8
entry_size=64
eventq_index=0
size=262144

[board.cache_hierarchy.iocache.tags.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.cache_hierarchy.iptw_caches00]
type=Cache
children=power_state replacement_policy tags
addr_ranges=0:18446744073709551615
assoc=4
clk_domain=board.clk_domain
clusivity=mostly_incl
compressor=Null
data_latency=1
demand_mshr_reserve=1
eventq_index=0
is_read_only=false
max_miss_count=0
move_contractions=true
mshrs=20
power_model=
power_state=board.cache_hierarchy.iptw_caches00.power_state
prefetcher=Null
replace_expansions=true
replacement_policy=board.cache_hierarchy.iptw_caches00.replacement_policy
response_latency=1
sequential_access=false
size=8192
system=board
tag_latency=1
tags=board.cache_hierarchy.iptw_caches00.tags
tgts_per_mshr=12
warmup_percentage=0
write_allocator=Null
write_buffers=8
writeback_clean=false
cpu_side=board.processor.start00.core.mmu.itb.walker.port
mem_side=board.cache_hierarchy.l2buses00.cpu_side_ports[2]

[board.cache_hierarchy.iptw_caches00.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.cache_hierarchy.iptw_caches00.replacement_policy]
type=LRURP
eventq_index=0

[board.cache_hierarchy.iptw_caches00.tags]
type=BaseSetAssoc
children=indexing_policy power_state
assoc=4
block_size=64
clk_domain=board.clk_domain
entry_size=64
eventq_index=0
indexing_policy=board.cache_hierarchy.iptw_caches00.tags.indexing_policy
power_model=
power_state=board.cache_hierarchy.iptw_caches00.tags.power_state
replacement_policy=board.cache_hierarchy.iptw_caches00.replacement_policy
sequential_access=false
size=8192
system=board
tag_latency=1
warmup_percentage=0

[board.cache_hierarchy.iptw_caches00.tags.indexing_policy]
type=SetAssociative
assoc=4
entry_size=64
eventq_index=0
size=8192

[board.cache_hierarchy.iptw_caches00.tags.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.cache_hierarchy.iptw_caches01]
type=Cache
children=power_state replacement_policy tags
addr_ranges=0:18446744073709551615
assoc=4
clk_domain=board.clk_domain
clusivity=mostly_incl
compressor=Null
data_latency=1
demand_mshr_reserve=1
eventq_index=0
is_read_only=false
max_miss_count=0
move_contractions=true
mshrs=20
power_model=
power_state=board.cache_hierarchy.iptw_caches01.power_state
prefetcher=Null
replace_expansions=true
replacement_policy=board.cache_hierarchy.iptw_caches01.replacement_policy
response_latency=1
sequential_access=false
size=8192
system=board
tag_latency=1
tags=board.cache_hierarchy.iptw_caches01.tags
tgts_per_mshr=12
warmup_percentage=0
write_allocator=Null
write_buffers=8
writeback_clean=false
cpu_side=board.processor.start01.core.mmu.itb.walker.port
mem_side=board.cache_hierarchy.l2buses01.cpu_side_ports[2]

[board.cache_hierarchy.iptw_caches01.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.cache_hierarchy.iptw_caches01.replacement_policy]
type=LRURP
eventq_index=0

[board.cache_hierarchy.iptw_caches01.tags]
type=BaseSetAssoc
children=indexing_policy power_state
assoc=4
block_size=64
clk_domain=board.clk_domain
entry_size=64
eventq_index=0
indexing_policy=board.cache_hierarchy.iptw_caches01.tags.indexing_policy
power_model=
power_state=board.cache_hierarchy.iptw_caches01.tags.power_state
replacement_policy=board.cache_hierarchy.iptw_caches01.replacement_policy
sequential_access=false
size=8192
system=board
tag_latency=1
warmup_percentage=0

[board.cache_hierarchy.iptw_caches01.tags.indexing_policy]
type=SetAssociative
assoc=4
entry_size=64
eventq_index=0
size=8192

[board.cache_hierarchy.iptw_caches01.tags.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.cache_hierarchy.iptw_caches02]
type=Cache
children=power_state replacement_policy tags
addr_ranges=0:18446744073709551615
assoc=4
clk_domain=board.clk_domain
clusivity=mostly_incl
compressor=Null
data_latency=1
demand_mshr_reserve=1
eventq_index=0
is_read_only=false
max_miss_count=0
move_contractions=true
mshrs=20
power_model=
power_state=board.cache_hierarchy.iptw_caches02.power_state
prefetcher=Null
replace_expansions=true
replacement_policy=board.cache_hierarchy.iptw_caches02.replacement_policy
response_latency=1
sequential_access=false
size=8192
system=board
tag_latency=1
tags=board.cache_hierarchy.iptw_caches02.tags
tgts_per_mshr=12
warmup_percentage=0
write_allocator=Null
write_buffers=8
writeback_clean=false
cpu_side=board.processor.start02.core.mmu.itb.walker.port
mem_side=board.cache_hierarchy.l2buses02.cpu_side_ports[2]

[board.cache_hierarchy.iptw_caches02.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.cache_hierarchy.iptw_caches02.replacement_policy]
type=LRURP
eventq_index=0

[board.cache_hierarchy.iptw_caches02.tags]
type=BaseSetAssoc
children=indexing_policy power_state
assoc=4
block_size=64
clk_domain=board.clk_domain
entry_size=64
eventq_index=0
indexing_policy=board.cache_hierarchy.iptw_caches02.tags.indexing_policy
power_model=
power_state=board.cache_hierarchy.iptw_caches02.tags.power_state
replacement_policy=board.cache_hierarchy.iptw_caches02.replacement_policy
sequential_access=false
size=8192
system=board
tag_latency=1
warmup_percentage=0

[board.cache_hierarchy.iptw_caches02.tags.indexing_policy]
type=SetAssociative
assoc=4
entry_size=64
eventq_index=0
size=8192

[board.cache_hierarchy.iptw_caches02.tags.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.cache_hierarchy.iptw_caches03]
type=Cache
children=power_state replacement_policy tags
addr_ranges=0:18446744073709551615
assoc=4
clk_domain=board.clk_domain
clusivity=mostly_incl
compressor=Null
data_latency=1
demand_mshr_reserve=1
eventq_index=0
is_read_only=false
max_miss_count=0
move_contractions=true
mshrs=20
power_model=
power_state=board.cache_hierarchy.iptw_caches03.power_state
prefetcher=Null
replace_expansions=true
replacement_policy=board.cache_hierarchy.iptw_caches03.replacement_policy
response_latency=1
sequential_access=false
size=8192
system=board
tag_latency=1
tags=board.cache_hierarchy.iptw_caches03.tags
tgts_per_mshr=12
warmup_percentage=0
write_allocator=Null
write_buffers=8
writeback_clean=false
cpu_side=board.processor.start03.core.mmu.itb.walker.port
mem_side=board.cache_hierarchy.l2buses03.cpu_side_ports[2]

[board.cache_hierarchy.iptw_caches03.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.cache_hierarchy.iptw_caches03.replacement_policy]
type=LRURP
eventq_index=0

[board.cache_hierarchy.iptw_caches03.tags]
type=BaseSetAssoc
children=indexing_policy power_state
assoc=4
block_size=64
clk_domain=board.clk_domain
entry_size=64
eventq_index=0
indexing_policy=board.cache_hierarchy.iptw_caches03.tags.indexing_policy
power_model=
power_state=board.cache_hierarchy.iptw_caches03.tags.power_state
replacement_policy=board.cache_hierarchy.iptw_caches03.replacement_policy
sequential_access=false
size=8192
system=board
tag_latency=1
warmup_percentage=0

[board.cache_hierarchy.iptw_caches03.tags.indexing_policy]
type=SetAssociative
assoc=4
entry_size=64
eventq_index=0
size=8192

[board.cache_hierarchy.iptw_caches03.tags.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.cache_hierarchy.iptw_caches04]
type=Cache
children=power_state replacement_policy tags
addr_ranges=0:18446744073709551615
assoc=4
clk_domain=board.clk_domain
clusivity=mostly_incl
compressor=Null
data_latency=1
demand_mshr_reserve=1
eventq_index=0
is_read_only=false
max_miss_count=0
move_contractions=true
mshrs=20
power_model=
power_state=board.cache_hierarchy.iptw_caches04.power_state
prefetcher=Null
replace_expansions=true
replacement_policy=board.cache_hierarchy.iptw_caches04.replacement_policy
response_latency=1
sequential_access=false
size=8192
system=board
tag_latency=1
tags=board.cache_hierarchy.iptw_caches04.tags
tgts_per_mshr=12
warmup_percentage=0
write_allocator=Null
write_buffers=8
writeback_clean=false
cpu_side=board.processor.start04.core.mmu.itb.walker.port
mem_side=board.cache_hierarchy.l2buses04.cpu_side_ports[2]

[board.cache_hierarchy.iptw_caches04.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.cache_hierarchy.iptw_caches04.replacement_policy]
type=LRURP
eventq_index=0

[board.cache_hierarchy.iptw_caches04.tags]
type=BaseSetAssoc
children=indexing_policy power_state
assoc=4
block_size=64
clk_domain=board.clk_domain
entry_size=64
eventq_index=0
indexing_policy=board.cache_hierarchy.iptw_caches04.tags.indexing_policy
power_model=
power_state=board.cache_hierarchy.iptw_caches04.tags.power_state
replacement_policy=board.cache_hierarchy.iptw_caches04.replacement_policy
sequential_access=false
size=8192
system=board
tag_latency=1
warmup_percentage=0

[board.cache_hierarchy.iptw_caches04.tags.indexing_policy]
type=SetAssociative
assoc=4
entry_size=64
eventq_index=0
size=8192

[board.cache_hierarchy.iptw_caches04.tags.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.cache_hierarchy.iptw_caches05]
type=Cache
children=power_state replacement_policy tags
addr_ranges=0:18446744073709551615
assoc=4
clk_domain=board.clk_domain
clusivity=mostly_incl
compressor=Null
data_latency=1
demand_mshr_reserve=1
eventq_index=0
is_read_only=false
max_miss_count=0
move_contractions=true
mshrs=20
power_model=
power_state=board.cache_hierarchy.iptw_caches05.power_state
prefetcher=Null
replace_expansions=true
replacement_policy=board.cache_hierarchy.iptw_caches05.replacement_policy
response_latency=1
sequential_access=false
size=8192
system=board
tag_latency=1
tags=board.cache_hierarchy.iptw_caches05.tags
tgts_per_mshr=12
warmup_percentage=0
write_allocator=Null
write_buffers=8
writeback_clean=false
cpu_side=board.processor.start05.core.mmu.itb.walker.port
mem_side=board.cache_hierarchy.l2buses05.cpu_side_ports[2]

[board.cache_hierarchy.iptw_caches05.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.cache_hierarchy.iptw_caches05.replacement_policy]
type=LRURP
eventq_index=0

[board.cache_hierarchy.iptw_caches05.tags]
type=BaseSetAssoc
children=indexing_policy power_state
assoc=4
block_size=64
clk_domain=board.clk_domain
entry_size=64
eventq_index=0
indexing_policy=board.cache_hierarchy.iptw_caches05.tags.indexing_policy
power_model=
power_state=board.cache_hierarchy.iptw_caches05.tags.power_state
replacement_policy=board.cache_hierarchy.iptw_caches05.replacement_policy
sequential_access=false
size=8192
system=board
tag_latency=1
warmup_percentage=0

[board.cache_hierarchy.iptw_caches05.tags.indexing_policy]
type=SetAssociative
assoc=4
entry_size=64
eventq_index=0
size=8192

[board.cache_hierarchy.iptw_caches05.tags.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.cache_hierarchy.iptw_caches06]
type=Cache
children=power_state replacement_policy tags
addr_ranges=0:18446744073709551615
assoc=4
clk_domain=board.clk_domain
clusivity=mostly_incl
compressor=Null
data_latency=1
demand_mshr_reserve=1
eventq_index=0
is_read_only=false
max_miss_count=0
move_contractions=true
mshrs=20
power_model=
power_state=board.cache_hierarchy.iptw_caches06.power_state
prefetcher=Null
replace_expansions=true
replacement_policy=board.cache_hierarchy.iptw_caches06.replacement_policy
response_latency=1
sequential_access=false
size=8192
system=board
tag_latency=1
tags=board.cache_hierarchy.iptw_caches06.tags
tgts_per_mshr=12
warmup_percentage=0
write_allocator=Null
write_buffers=8
writeback_clean=false
cpu_side=board.processor.start06.core.mmu.itb.walker.port
mem_side=board.cache_hierarchy.l2buses06.cpu_side_ports[2]

[board.cache_hierarchy.iptw_caches06.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.cache_hierarchy.iptw_caches06.replacement_policy]
type=LRURP
eventq_index=0

[board.cache_hierarchy.iptw_caches06.tags]
type=BaseSetAssoc
children=indexing_policy power_state
assoc=4
block_size=64
clk_domain=board.clk_domain
entry_size=64
eventq_index=0
indexing_policy=board.cache_hierarchy.iptw_caches06.tags.indexing_policy
power_model=
power_state=board.cache_hierarchy.iptw_caches06.tags.power_state
replacement_policy=board.cache_hierarchy.iptw_caches06.replacement_policy
sequential_access=false
size=8192
system=board
tag_latency=1
warmup_percentage=0

[board.cache_hierarchy.iptw_caches06.tags.indexing_policy]
type=SetAssociative
assoc=4
entry_size=64
eventq_index=0
size=8192

[board.cache_hierarchy.iptw_caches06.tags.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.cache_hierarchy.iptw_caches07]
type=Cache
children=power_state replacement_policy tags
addr_ranges=0:18446744073709551615
assoc=4
clk_domain=board.clk_domain
clusivity=mostly_incl
compressor=Null
data_latency=1
demand_mshr_reserve=1
eventq_index=0
is_read_only=false
max_miss_count=0
move_contractions=true
mshrs=20
power_model=
power_state=board.cache_hierarchy.iptw_caches07.power_state
prefetcher=Null
replace_expansions=true
replacement_policy=board.cache_hierarchy.iptw_caches07.replacement_policy
response_latency=1
sequential_access=false
size=8192
system=board
tag_latency=1
tags=board.cache_hierarchy.iptw_caches07.tags
tgts_per_mshr=12
warmup_percentage=0
write_allocator=Null
write_buffers=8
writeback_clean=false
cpu_side=board.processor.start07.core.mmu.itb.walker.port
mem_side=board.cache_hierarchy.l2buses07.cpu_side_ports[2]

[board.cache_hierarchy.iptw_caches07.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.cache_hierarchy.iptw_caches07.replacement_policy]
type=LRURP
eventq_index=0

[board.cache_hierarchy.iptw_caches07.tags]
type=BaseSetAssoc
children=indexing_policy power_state
assoc=4
block_size=64
clk_domain=board.clk_domain
entry_size=64
eventq_index=0
indexing_policy=board.cache_hierarchy.iptw_caches07.tags.indexing_policy
power_model=
power_state=board.cache_hierarchy.iptw_caches07.tags.power_state
replacement_policy=board.cache_hierarchy.iptw_caches07.replacement_policy
sequential_access=false
size=8192
system=board
tag_latency=1
warmup_percentage=0

[board.cache_hierarchy.iptw_caches07.tags.indexing_policy]
type=SetAssociative
assoc=4
entry_size=64
eventq_index=0
size=8192

[board.cache_hierarchy.iptw_caches07.tags.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.cache_hierarchy.iptw_caches08]
type=Cache
children=power_state replacement_policy tags
addr_ranges=0:18446744073709551615
assoc=4
clk_domain=board.clk_domain
clusivity=mostly_incl
compressor=Null
data_latency=1
demand_mshr_reserve=1
eventq_index=0
is_read_only=false
max_miss_count=0
move_contractions=true
mshrs=20
power_model=
power_state=board.cache_hierarchy.iptw_caches08.power_state
prefetcher=Null
replace_expansions=true
replacement_policy=board.cache_hierarchy.iptw_caches08.replacement_policy
response_latency=1
sequential_access=false
size=8192
system=board
tag_latency=1
tags=board.cache_hierarchy.iptw_caches08.tags
tgts_per_mshr=12
warmup_percentage=0
write_allocator=Null
write_buffers=8
writeback_clean=false
cpu_side=board.processor.start08.core.mmu.itb.walker.port
mem_side=board.cache_hierarchy.l2buses08.cpu_side_ports[2]

[board.cache_hierarchy.iptw_caches08.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.cache_hierarchy.iptw_caches08.replacement_policy]
type=LRURP
eventq_index=0

[board.cache_hierarchy.iptw_caches08.tags]
type=BaseSetAssoc
children=indexing_policy power_state
assoc=4
block_size=64
clk_domain=board.clk_domain
entry_size=64
eventq_index=0
indexing_policy=board.cache_hierarchy.iptw_caches08.tags.indexing_policy
power_model=
power_state=board.cache_hierarchy.iptw_caches08.tags.power_state
replacement_policy=board.cache_hierarchy.iptw_caches08.replacement_policy
sequential_access=false
size=8192
system=board
tag_latency=1
warmup_percentage=0

[board.cache_hierarchy.iptw_caches08.tags.indexing_policy]
type=SetAssociative
assoc=4
entry_size=64
eventq_index=0
size=8192

[board.cache_hierarchy.iptw_caches08.tags.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.cache_hierarchy.iptw_caches09]
type=Cache
children=power_state replacement_policy tags
addr_ranges=0:18446744073709551615
assoc=4
clk_domain=board.clk_domain
clusivity=mostly_incl
compressor=Null
data_latency=1
demand_mshr_reserve=1
eventq_index=0
is_read_only=false
max_miss_count=0
move_contractions=true
mshrs=20
power_model=
power_state=board.cache_hierarchy.iptw_caches09.power_state
prefetcher=Null
replace_expansions=true
replacement_policy=board.cache_hierarchy.iptw_caches09.replacement_policy
response_latency=1
sequential_access=false
size=8192
system=board
tag_latency=1
tags=board.cache_hierarchy.iptw_caches09.tags
tgts_per_mshr=12
warmup_percentage=0
write_allocator=Null
write_buffers=8
writeback_clean=false
cpu_side=board.processor.start09.core.mmu.itb.walker.port
mem_side=board.cache_hierarchy.l2buses09.cpu_side_ports[2]

[board.cache_hierarchy.iptw_caches09.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.cache_hierarchy.iptw_caches09.replacement_policy]
type=LRURP
eventq_index=0

[board.cache_hierarchy.iptw_caches09.tags]
type=BaseSetAssoc
children=indexing_policy power_state
assoc=4
block_size=64
clk_domain=board.clk_domain
entry_size=64
eventq_index=0
indexing_policy=board.cache_hierarchy.iptw_caches09.tags.indexing_policy
power_model=
power_state=board.cache_hierarchy.iptw_caches09.tags.power_state
replacement_policy=board.cache_hierarchy.iptw_caches09.replacement_policy
sequential_access=false
size=8192
system=board
tag_latency=1
warmup_percentage=0

[board.cache_hierarchy.iptw_caches09.tags.indexing_policy]
type=SetAssociative
assoc=4
entry_size=64
eventq_index=0
size=8192

[board.cache_hierarchy.iptw_caches09.tags.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.cache_hierarchy.iptw_caches10]
type=Cache
children=power_state replacement_policy tags
addr_ranges=0:18446744073709551615
assoc=4
clk_domain=board.clk_domain
clusivity=mostly_incl
compressor=Null
data_latency=1
demand_mshr_reserve=1
eventq_index=0
is_read_only=false
max_miss_count=0
move_contractions=true
mshrs=20
power_model=
power_state=board.cache_hierarchy.iptw_caches10.power_state
prefetcher=Null
replace_expansions=true
replacement_policy=board.cache_hierarchy.iptw_caches10.replacement_policy
response_latency=1
sequential_access=false
size=8192
system=board
tag_latency=1
tags=board.cache_hierarchy.iptw_caches10.tags
tgts_per_mshr=12
warmup_percentage=0
write_allocator=Null
write_buffers=8
writeback_clean=false
cpu_side=board.processor.start10.core.mmu.itb.walker.port
mem_side=board.cache_hierarchy.l2buses10.cpu_side_ports[2]

[board.cache_hierarchy.iptw_caches10.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.cache_hierarchy.iptw_caches10.replacement_policy]
type=LRURP
eventq_index=0

[board.cache_hierarchy.iptw_caches10.tags]
type=BaseSetAssoc
children=indexing_policy power_state
assoc=4
block_size=64
clk_domain=board.clk_domain
entry_size=64
eventq_index=0
indexing_policy=board.cache_hierarchy.iptw_caches10.tags.indexing_policy
power_model=
power_state=board.cache_hierarchy.iptw_caches10.tags.power_state
replacement_policy=board.cache_hierarchy.iptw_caches10.replacement_policy
sequential_access=false
size=8192
system=board
tag_latency=1
warmup_percentage=0

[board.cache_hierarchy.iptw_caches10.tags.indexing_policy]
type=SetAssociative
assoc=4
entry_size=64
eventq_index=0
size=8192

[board.cache_hierarchy.iptw_caches10.tags.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.cache_hierarchy.iptw_caches11]
type=Cache
children=power_state replacement_policy tags
addr_ranges=0:18446744073709551615
assoc=4
clk_domain=board.clk_domain
clusivity=mostly_incl
compressor=Null
data_latency=1
demand_mshr_reserve=1
eventq_index=0
is_read_only=false
max_miss_count=0
move_contractions=true
mshrs=20
power_model=
power_state=board.cache_hierarchy.iptw_caches11.power_state
prefetcher=Null
replace_expansions=true
replacement_policy=board.cache_hierarchy.iptw_caches11.replacement_policy
response_latency=1
sequential_access=false
size=8192
system=board
tag_latency=1
tags=board.cache_hierarchy.iptw_caches11.tags
tgts_per_mshr=12
warmup_percentage=0
write_allocator=Null
write_buffers=8
writeback_clean=false
cpu_side=board.processor.start11.core.mmu.itb.walker.port
mem_side=board.cache_hierarchy.l2buses11.cpu_side_ports[2]

[board.cache_hierarchy.iptw_caches11.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.cache_hierarchy.iptw_caches11.replacement_policy]
type=LRURP
eventq_index=0

[board.cache_hierarchy.iptw_caches11.tags]
type=BaseSetAssoc
children=indexing_policy power_state
assoc=4
block_size=64
clk_domain=board.clk_domain
entry_size=64
eventq_index=0
indexing_policy=board.cache_hierarchy.iptw_caches11.tags.indexing_policy
power_model=
power_state=board.cache_hierarchy.iptw_caches11.tags.power_state
replacement_policy=board.cache_hierarchy.iptw_caches11.replacement_policy
sequential_access=false
size=8192
system=board
tag_latency=1
warmup_percentage=0

[board.cache_hierarchy.iptw_caches11.tags.indexing_policy]
type=SetAssociative
assoc=4
entry_size=64
eventq_index=0
size=8192

[board.cache_hierarchy.iptw_caches11.tags.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.cache_hierarchy.iptw_caches12]
type=Cache
children=power_state replacement_policy tags
addr_ranges=0:18446744073709551615
assoc=4
clk_domain=board.clk_domain
clusivity=mostly_incl
compressor=Null
data_latency=1
demand_mshr_reserve=1
eventq_index=0
is_read_only=false
max_miss_count=0
move_contractions=true
mshrs=20
power_model=
power_state=board.cache_hierarchy.iptw_caches12.power_state
prefetcher=Null
replace_expansions=true
replacement_policy=board.cache_hierarchy.iptw_caches12.replacement_policy
response_latency=1
sequential_access=false
size=8192
system=board
tag_latency=1
tags=board.cache_hierarchy.iptw_caches12.tags
tgts_per_mshr=12
warmup_percentage=0
write_allocator=Null
write_buffers=8
writeback_clean=false
cpu_side=board.processor.start12.core.mmu.itb.walker.port
mem_side=board.cache_hierarchy.l2buses12.cpu_side_ports[2]

[board.cache_hierarchy.iptw_caches12.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.cache_hierarchy.iptw_caches12.replacement_policy]
type=LRURP
eventq_index=0

[board.cache_hierarchy.iptw_caches12.tags]
type=BaseSetAssoc
children=indexing_policy power_state
assoc=4
block_size=64
clk_domain=board.clk_domain
entry_size=64
eventq_index=0
indexing_policy=board.cache_hierarchy.iptw_caches12.tags.indexing_policy
power_model=
power_state=board.cache_hierarchy.iptw_caches12.tags.power_state
replacement_policy=board.cache_hierarchy.iptw_caches12.replacement_policy
sequential_access=false
size=8192
system=board
tag_latency=1
warmup_percentage=0

[board.cache_hierarchy.iptw_caches12.tags.indexing_policy]
type=SetAssociative
assoc=4
entry_size=64
eventq_index=0
size=8192

[board.cache_hierarchy.iptw_caches12.tags.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.cache_hierarchy.iptw_caches13]
type=Cache
children=power_state replacement_policy tags
addr_ranges=0:18446744073709551615
assoc=4
clk_domain=board.clk_domain
clusivity=mostly_incl
compressor=Null
data_latency=1
demand_mshr_reserve=1
eventq_index=0
is_read_only=false
max_miss_count=0
move_contractions=true
mshrs=20
power_model=
power_state=board.cache_hierarchy.iptw_caches13.power_state
prefetcher=Null
replace_expansions=true
replacement_policy=board.cache_hierarchy.iptw_caches13.replacement_policy
response_latency=1
sequential_access=false
size=8192
system=board
tag_latency=1
tags=board.cache_hierarchy.iptw_caches13.tags
tgts_per_mshr=12
warmup_percentage=0
write_allocator=Null
write_buffers=8
writeback_clean=false
cpu_side=board.processor.start13.core.mmu.itb.walker.port
mem_side=board.cache_hierarchy.l2buses13.cpu_side_ports[2]

[board.cache_hierarchy.iptw_caches13.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.cache_hierarchy.iptw_caches13.replacement_policy]
type=LRURP
eventq_index=0

[board.cache_hierarchy.iptw_caches13.tags]
type=BaseSetAssoc
children=indexing_policy power_state
assoc=4
block_size=64
clk_domain=board.clk_domain
entry_size=64
eventq_index=0
indexing_policy=board.cache_hierarchy.iptw_caches13.tags.indexing_policy
power_model=
power_state=board.cache_hierarchy.iptw_caches13.tags.power_state
replacement_policy=board.cache_hierarchy.iptw_caches13.replacement_policy
sequential_access=false
size=8192
system=board
tag_latency=1
warmup_percentage=0

[board.cache_hierarchy.iptw_caches13.tags.indexing_policy]
type=SetAssociative
assoc=4
entry_size=64
eventq_index=0
size=8192

[board.cache_hierarchy.iptw_caches13.tags.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.cache_hierarchy.iptw_caches14]
type=Cache
children=power_state replacement_policy tags
addr_ranges=0:18446744073709551615
assoc=4
clk_domain=board.clk_domain
clusivity=mostly_incl
compressor=Null
data_latency=1
demand_mshr_reserve=1
eventq_index=0
is_read_only=false
max_miss_count=0
move_contractions=true
mshrs=20
power_model=
power_state=board.cache_hierarchy.iptw_caches14.power_state
prefetcher=Null
replace_expansions=true
replacement_policy=board.cache_hierarchy.iptw_caches14.replacement_policy
response_latency=1
sequential_access=false
size=8192
system=board
tag_latency=1
tags=board.cache_hierarchy.iptw_caches14.tags
tgts_per_mshr=12
warmup_percentage=0
write_allocator=Null
write_buffers=8
writeback_clean=false
cpu_side=board.processor.start14.core.mmu.itb.walker.port
mem_side=board.cache_hierarchy.l2buses14.cpu_side_ports[2]

[board.cache_hierarchy.iptw_caches14.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.cache_hierarchy.iptw_caches14.replacement_policy]
type=LRURP
eventq_index=0

[board.cache_hierarchy.iptw_caches14.tags]
type=BaseSetAssoc
children=indexing_policy power_state
assoc=4
block_size=64
clk_domain=board.clk_domain
entry_size=64
eventq_index=0
indexing_policy=board.cache_hierarchy.iptw_caches14.tags.indexing_policy
power_model=
power_state=board.cache_hierarchy.iptw_caches14.tags.power_state
replacement_policy=board.cache_hierarchy.iptw_caches14.replacement_policy
sequential_access=false
size=8192
system=board
tag_latency=1
warmup_percentage=0

[board.cache_hierarchy.iptw_caches14.tags.indexing_policy]
type=SetAssociative
assoc=4
entry_size=64
eventq_index=0
size=8192

[board.cache_hierarchy.iptw_caches14.tags.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.cache_hierarchy.iptw_caches15]
type=Cache
children=power_state replacement_policy tags
addr_ranges=0:18446744073709551615
assoc=4
clk_domain=board.clk_domain
clusivity=mostly_incl
compressor=Null
data_latency=1
demand_mshr_reserve=1
eventq_index=0
is_read_only=false
max_miss_count=0
move_contractions=true
mshrs=20
power_model=
power_state=board.cache_hierarchy.iptw_caches15.power_state
prefetcher=Null
replace_expansions=true
replacement_policy=board.cache_hierarchy.iptw_caches15.replacement_policy
response_latency=1
sequential_access=false
size=8192
system=board
tag_latency=1
tags=board.cache_hierarchy.iptw_caches15.tags
tgts_per_mshr=12
warmup_percentage=0
write_allocator=Null
write_buffers=8
writeback_clean=false
cpu_side=board.processor.start15.core.mmu.itb.walker.port
mem_side=board.cache_hierarchy.l2buses15.cpu_side_ports[2]

[board.cache_hierarchy.iptw_caches15.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.cache_hierarchy.iptw_caches15.replacement_policy]
type=LRURP
eventq_index=0

[board.cache_hierarchy.iptw_caches15.tags]
type=BaseSetAssoc
children=indexing_policy power_state
assoc=4
block_size=64
clk_domain=board.clk_domain
entry_size=64
eventq_index=0
indexing_policy=board.cache_hierarchy.iptw_caches15.tags.indexing_policy
power_model=
power_state=board.cache_hierarchy.iptw_caches15.tags.power_state
replacement_policy=board.cache_hierarchy.iptw_caches15.replacement_policy
sequential_access=false
size=8192
system=board
tag_latency=1
warmup_percentage=0

[board.cache_hierarchy.iptw_caches15.tags.indexing_policy]
type=SetAssociative
assoc=4
entry_size=64
eventq_index=0
size=8192

[board.cache_hierarchy.iptw_caches15.tags.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.cache_hierarchy.l1dcaches00]
type=Cache
children=power_state prefetcher replacement_policy tags
addr_ranges=0:18446744073709551615
assoc=8
clk_domain=board.clk_domain
clusivity=mostly_incl
compressor=Null
data_latency=2
demand_mshr_reserve=1
eventq_index=0
is_read_only=false
max_miss_count=0
move_contractions=true
mshrs=20
power_model=
power_state=board.cache_hierarchy.l1dcaches00.power_state
prefetcher=board.cache_hierarchy.l1dcaches00.prefetcher
replace_expansions=true
replacement_policy=board.cache_hierarchy.l1dcaches00.replacement_policy
response_latency=1
sequential_access=false
size=65536
system=board
tag_latency=2
tags=board.cache_hierarchy.l1dcaches00.tags
tgts_per_mshr=20
warmup_percentage=0
write_allocator=Null
write_buffers=12
writeback_clean=false
cpu_side=board.processor.start00.core.dcache_port
mem_side=board.cache_hierarchy.l2buses00.cpu_side_ports[1]

[board.cache_hierarchy.l1dcaches00.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.cache_hierarchy.l1dcaches00.prefetcher]
type=IndirectMemoryPrefetcher
children=ipd_table_indexing_policy ipd_table_replacement_policy power_state pt_table_indexing_policy pt_table_replacement_policy
addr_array_len=4
block_size=64
cache_snoop=false
clk_domain=board.clk_domain
eventq_index=0
ipd_table_assoc=4
ipd_table_entries=4
ipd_table_indexing_policy=board.cache_hierarchy.l1dcaches00.prefetcher.ipd_table_indexing_policy
ipd_table_replacement_policy=board.cache_hierarchy.l1dcaches00.prefetcher.ipd_table_replacement_policy
latency=1
max_prefetch_distance=16
max_prefetch_requests_with_pending_translation=32
num_indirect_counter_bits=3
on_data=true
on_inst=true
on_miss=false
on_read=true
on_write=true
page_bytes=4096
power_model=
power_state=board.cache_hierarchy.l1dcaches00.prefetcher.power_state
prefetch_on_access=false
prefetch_on_pf_hit=false
prefetch_threshold=2
pt_table_assoc=16
pt_table_entries=32
pt_table_indexing_policy=board.cache_hierarchy.l1dcaches00.prefetcher.pt_table_indexing_policy
pt_table_replacement_policy=board.cache_hierarchy.l1dcaches00.prefetcher.pt_table_replacement_policy
queue_filter=true
queue_size=64
queue_squash=true
shift_values=2 3 4 -3
stream_counter_threshold=4
streaming_distance=4
sys=board
tag_prefetch=true
throttle_control_percentage=0
use_virtual_addresses=false

[board.cache_hierarchy.l1dcaches00.prefetcher.ipd_table_indexing_policy]
type=SetAssociative
assoc=4
entry_size=1
eventq_index=0
size=4

[board.cache_hierarchy.l1dcaches00.prefetcher.ipd_table_replacement_policy]
type=LRURP
eventq_index=0

[board.cache_hierarchy.l1dcaches00.prefetcher.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.cache_hierarchy.l1dcaches00.prefetcher.pt_table_indexing_policy]
type=SetAssociative
assoc=16
entry_size=1
eventq_index=0
size=32

[board.cache_hierarchy.l1dcaches00.prefetcher.pt_table_replacement_policy]
type=LRURP
eventq_index=0

[board.cache_hierarchy.l1dcaches00.replacement_policy]
type=LRURP
eventq_index=0

[board.cache_hierarchy.l1dcaches00.tags]
type=BaseSetAssoc
children=indexing_policy power_state
assoc=8
block_size=64
clk_domain=board.clk_domain
entry_size=64
eventq_index=0
indexing_policy=board.cache_hierarchy.l1dcaches00.tags.indexing_policy
power_model=
power_state=board.cache_hierarchy.l1dcaches00.tags.power_state
replacement_policy=board.cache_hierarchy.l1dcaches00.replacement_policy
sequential_access=false
size=65536
system=board
tag_latency=2
warmup_percentage=0

[board.cache_hierarchy.l1dcaches00.tags.indexing_policy]
type=SetAssociative
assoc=8
entry_size=64
eventq_index=0
size=65536

[board.cache_hierarchy.l1dcaches00.tags.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.cache_hierarchy.l1dcaches01]
type=Cache
children=power_state prefetcher replacement_policy tags
addr_ranges=0:18446744073709551615
assoc=8
clk_domain=board.clk_domain
clusivity=mostly_incl
compressor=Null
data_latency=2
demand_mshr_reserve=1
eventq_index=0
is_read_only=false
max_miss_count=0
move_contractions=true
mshrs=20
power_model=
power_state=board.cache_hierarchy.l1dcaches01.power_state
prefetcher=board.cache_hierarchy.l1dcaches01.prefetcher
replace_expansions=true
replacement_policy=board.cache_hierarchy.l1dcaches01.replacement_policy
response_latency=1
sequential_access=false
size=65536
system=board
tag_latency=2
tags=board.cache_hierarchy.l1dcaches01.tags
tgts_per_mshr=20
warmup_percentage=0
write_allocator=Null
write_buffers=12
writeback_clean=false
cpu_side=board.processor.start01.core.dcache_port
mem_side=board.cache_hierarchy.l2buses01.cpu_side_ports[1]

[board.cache_hierarchy.l1dcaches01.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.cache_hierarchy.l1dcaches01.prefetcher]
type=IndirectMemoryPrefetcher
children=ipd_table_indexing_policy ipd_table_replacement_policy power_state pt_table_indexing_policy pt_table_replacement_policy
addr_array_len=4
block_size=64
cache_snoop=false
clk_domain=board.clk_domain
eventq_index=0
ipd_table_assoc=4
ipd_table_entries=4
ipd_table_indexing_policy=board.cache_hierarchy.l1dcaches01.prefetcher.ipd_table_indexing_policy
ipd_table_replacement_policy=board.cache_hierarchy.l1dcaches01.prefetcher.ipd_table_replacement_policy
latency=1
max_prefetch_distance=16
max_prefetch_requests_with_pending_translation=32
num_indirect_counter_bits=3
on_data=true
on_inst=true
on_miss=false
on_read=true
on_write=true
page_bytes=4096
power_model=
power_state=board.cache_hierarchy.l1dcaches01.prefetcher.power_state
prefetch_on_access=false
prefetch_on_pf_hit=false
prefetch_threshold=2
pt_table_assoc=16
pt_table_entries=32
pt_table_indexing_policy=board.cache_hierarchy.l1dcaches01.prefetcher.pt_table_indexing_policy
pt_table_replacement_policy=board.cache_hierarchy.l1dcaches01.prefetcher.pt_table_replacement_policy
queue_filter=true
queue_size=64
queue_squash=true
shift_values=2 3 4 -3
stream_counter_threshold=4
streaming_distance=4
sys=board
tag_prefetch=true
throttle_control_percentage=0
use_virtual_addresses=false

[board.cache_hierarchy.l1dcaches01.prefetcher.ipd_table_indexing_policy]
type=SetAssociative
assoc=4
entry_size=1
eventq_index=0
size=4

[board.cache_hierarchy.l1dcaches01.prefetcher.ipd_table_replacement_policy]
type=LRURP
eventq_index=0

[board.cache_hierarchy.l1dcaches01.prefetcher.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.cache_hierarchy.l1dcaches01.prefetcher.pt_table_indexing_policy]
type=SetAssociative
assoc=16
entry_size=1
eventq_index=0
size=32

[board.cache_hierarchy.l1dcaches01.prefetcher.pt_table_replacement_policy]
type=LRURP
eventq_index=0

[board.cache_hierarchy.l1dcaches01.replacement_policy]
type=LRURP
eventq_index=0

[board.cache_hierarchy.l1dcaches01.tags]
type=BaseSetAssoc
children=indexing_policy power_state
assoc=8
block_size=64
clk_domain=board.clk_domain
entry_size=64
eventq_index=0
indexing_policy=board.cache_hierarchy.l1dcaches01.tags.indexing_policy
power_model=
power_state=board.cache_hierarchy.l1dcaches01.tags.power_state
replacement_policy=board.cache_hierarchy.l1dcaches01.replacement_policy
sequential_access=false
size=65536
system=board
tag_latency=2
warmup_percentage=0

[board.cache_hierarchy.l1dcaches01.tags.indexing_policy]
type=SetAssociative
assoc=8
entry_size=64
eventq_index=0
size=65536

[board.cache_hierarchy.l1dcaches01.tags.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.cache_hierarchy.l1dcaches02]
type=Cache
children=power_state prefetcher replacement_policy tags
addr_ranges=0:18446744073709551615
assoc=8
clk_domain=board.clk_domain
clusivity=mostly_incl
compressor=Null
data_latency=2
demand_mshr_reserve=1
eventq_index=0
is_read_only=false
max_miss_count=0
move_contractions=true
mshrs=20
power_model=
power_state=board.cache_hierarchy.l1dcaches02.power_state
prefetcher=board.cache_hierarchy.l1dcaches02.prefetcher
replace_expansions=true
replacement_policy=board.cache_hierarchy.l1dcaches02.replacement_policy
response_latency=1
sequential_access=false
size=65536
system=board
tag_latency=2
tags=board.cache_hierarchy.l1dcaches02.tags
tgts_per_mshr=20
warmup_percentage=0
write_allocator=Null
write_buffers=12
writeback_clean=false
cpu_side=board.processor.start02.core.dcache_port
mem_side=board.cache_hierarchy.l2buses02.cpu_side_ports[1]

[board.cache_hierarchy.l1dcaches02.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.cache_hierarchy.l1dcaches02.prefetcher]
type=IndirectMemoryPrefetcher
children=ipd_table_indexing_policy ipd_table_replacement_policy power_state pt_table_indexing_policy pt_table_replacement_policy
addr_array_len=4
block_size=64
cache_snoop=false
clk_domain=board.clk_domain
eventq_index=0
ipd_table_assoc=4
ipd_table_entries=4
ipd_table_indexing_policy=board.cache_hierarchy.l1dcaches02.prefetcher.ipd_table_indexing_policy
ipd_table_replacement_policy=board.cache_hierarchy.l1dcaches02.prefetcher.ipd_table_replacement_policy
latency=1
max_prefetch_distance=16
max_prefetch_requests_with_pending_translation=32
num_indirect_counter_bits=3
on_data=true
on_inst=true
on_miss=false
on_read=true
on_write=true
page_bytes=4096
power_model=
power_state=board.cache_hierarchy.l1dcaches02.prefetcher.power_state
prefetch_on_access=false
prefetch_on_pf_hit=false
prefetch_threshold=2
pt_table_assoc=16
pt_table_entries=32
pt_table_indexing_policy=board.cache_hierarchy.l1dcaches02.prefetcher.pt_table_indexing_policy
pt_table_replacement_policy=board.cache_hierarchy.l1dcaches02.prefetcher.pt_table_replacement_policy
queue_filter=true
queue_size=64
queue_squash=true
shift_values=2 3 4 -3
stream_counter_threshold=4
streaming_distance=4
sys=board
tag_prefetch=true
throttle_control_percentage=0
use_virtual_addresses=false

[board.cache_hierarchy.l1dcaches02.prefetcher.ipd_table_indexing_policy]
type=SetAssociative
assoc=4
entry_size=1
eventq_index=0
size=4

[board.cache_hierarchy.l1dcaches02.prefetcher.ipd_table_replacement_policy]
type=LRURP
eventq_index=0

[board.cache_hierarchy.l1dcaches02.prefetcher.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.cache_hierarchy.l1dcaches02.prefetcher.pt_table_indexing_policy]
type=SetAssociative
assoc=16
entry_size=1
eventq_index=0
size=32

[board.cache_hierarchy.l1dcaches02.prefetcher.pt_table_replacement_policy]
type=LRURP
eventq_index=0

[board.cache_hierarchy.l1dcaches02.replacement_policy]
type=LRURP
eventq_index=0

[board.cache_hierarchy.l1dcaches02.tags]
type=BaseSetAssoc
children=indexing_policy power_state
assoc=8
block_size=64
clk_domain=board.clk_domain
entry_size=64
eventq_index=0
indexing_policy=board.cache_hierarchy.l1dcaches02.tags.indexing_policy
power_model=
power_state=board.cache_hierarchy.l1dcaches02.tags.power_state
replacement_policy=board.cache_hierarchy.l1dcaches02.replacement_policy
sequential_access=false
size=65536
system=board
tag_latency=2
warmup_percentage=0

[board.cache_hierarchy.l1dcaches02.tags.indexing_policy]
type=SetAssociative
assoc=8
entry_size=64
eventq_index=0
size=65536

[board.cache_hierarchy.l1dcaches02.tags.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.cache_hierarchy.l1dcaches03]
type=Cache
children=power_state prefetcher replacement_policy tags
addr_ranges=0:18446744073709551615
assoc=8
clk_domain=board.clk_domain
clusivity=mostly_incl
compressor=Null
data_latency=2
demand_mshr_reserve=1
eventq_index=0
is_read_only=false
max_miss_count=0
move_contractions=true
mshrs=20
power_model=
power_state=board.cache_hierarchy.l1dcaches03.power_state
prefetcher=board.cache_hierarchy.l1dcaches03.prefetcher
replace_expansions=true
replacement_policy=board.cache_hierarchy.l1dcaches03.replacement_policy
response_latency=1
sequential_access=false
size=65536
system=board
tag_latency=2
tags=board.cache_hierarchy.l1dcaches03.tags
tgts_per_mshr=20
warmup_percentage=0
write_allocator=Null
write_buffers=12
writeback_clean=false
cpu_side=board.processor.start03.core.dcache_port
mem_side=board.cache_hierarchy.l2buses03.cpu_side_ports[1]

[board.cache_hierarchy.l1dcaches03.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.cache_hierarchy.l1dcaches03.prefetcher]
type=IndirectMemoryPrefetcher
children=ipd_table_indexing_policy ipd_table_replacement_policy power_state pt_table_indexing_policy pt_table_replacement_policy
addr_array_len=4
block_size=64
cache_snoop=false
clk_domain=board.clk_domain
eventq_index=0
ipd_table_assoc=4
ipd_table_entries=4
ipd_table_indexing_policy=board.cache_hierarchy.l1dcaches03.prefetcher.ipd_table_indexing_policy
ipd_table_replacement_policy=board.cache_hierarchy.l1dcaches03.prefetcher.ipd_table_replacement_policy
latency=1
max_prefetch_distance=16
max_prefetch_requests_with_pending_translation=32
num_indirect_counter_bits=3
on_data=true
on_inst=true
on_miss=false
on_read=true
on_write=true
page_bytes=4096
power_model=
power_state=board.cache_hierarchy.l1dcaches03.prefetcher.power_state
prefetch_on_access=false
prefetch_on_pf_hit=false
prefetch_threshold=2
pt_table_assoc=16
pt_table_entries=32
pt_table_indexing_policy=board.cache_hierarchy.l1dcaches03.prefetcher.pt_table_indexing_policy
pt_table_replacement_policy=board.cache_hierarchy.l1dcaches03.prefetcher.pt_table_replacement_policy
queue_filter=true
queue_size=64
queue_squash=true
shift_values=2 3 4 -3
stream_counter_threshold=4
streaming_distance=4
sys=board
tag_prefetch=true
throttle_control_percentage=0
use_virtual_addresses=false

[board.cache_hierarchy.l1dcaches03.prefetcher.ipd_table_indexing_policy]
type=SetAssociative
assoc=4
entry_size=1
eventq_index=0
size=4

[board.cache_hierarchy.l1dcaches03.prefetcher.ipd_table_replacement_policy]
type=LRURP
eventq_index=0

[board.cache_hierarchy.l1dcaches03.prefetcher.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.cache_hierarchy.l1dcaches03.prefetcher.pt_table_indexing_policy]
type=SetAssociative
assoc=16
entry_size=1
eventq_index=0
size=32

[board.cache_hierarchy.l1dcaches03.prefetcher.pt_table_replacement_policy]
type=LRURP
eventq_index=0

[board.cache_hierarchy.l1dcaches03.replacement_policy]
type=LRURP
eventq_index=0

[board.cache_hierarchy.l1dcaches03.tags]
type=BaseSetAssoc
children=indexing_policy power_state
assoc=8
block_size=64
clk_domain=board.clk_domain
entry_size=64
eventq_index=0
indexing_policy=board.cache_hierarchy.l1dcaches03.tags.indexing_policy
power_model=
power_state=board.cache_hierarchy.l1dcaches03.tags.power_state
replacement_policy=board.cache_hierarchy.l1dcaches03.replacement_policy
sequential_access=false
size=65536
system=board
tag_latency=2
warmup_percentage=0

[board.cache_hierarchy.l1dcaches03.tags.indexing_policy]
type=SetAssociative
assoc=8
entry_size=64
eventq_index=0
size=65536

[board.cache_hierarchy.l1dcaches03.tags.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.cache_hierarchy.l1dcaches04]
type=Cache
children=power_state prefetcher replacement_policy tags
addr_ranges=0:18446744073709551615
assoc=8
clk_domain=board.clk_domain
clusivity=mostly_incl
compressor=Null
data_latency=2
demand_mshr_reserve=1
eventq_index=0
is_read_only=false
max_miss_count=0
move_contractions=true
mshrs=20
power_model=
power_state=board.cache_hierarchy.l1dcaches04.power_state
prefetcher=board.cache_hierarchy.l1dcaches04.prefetcher
replace_expansions=true
replacement_policy=board.cache_hierarchy.l1dcaches04.replacement_policy
response_latency=1
sequential_access=false
size=65536
system=board
tag_latency=2
tags=board.cache_hierarchy.l1dcaches04.tags
tgts_per_mshr=20
warmup_percentage=0
write_allocator=Null
write_buffers=12
writeback_clean=false
cpu_side=board.processor.start04.core.dcache_port
mem_side=board.cache_hierarchy.l2buses04.cpu_side_ports[1]

[board.cache_hierarchy.l1dcaches04.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.cache_hierarchy.l1dcaches04.prefetcher]
type=IndirectMemoryPrefetcher
children=ipd_table_indexing_policy ipd_table_replacement_policy power_state pt_table_indexing_policy pt_table_replacement_policy
addr_array_len=4
block_size=64
cache_snoop=false
clk_domain=board.clk_domain
eventq_index=0
ipd_table_assoc=4
ipd_table_entries=4
ipd_table_indexing_policy=board.cache_hierarchy.l1dcaches04.prefetcher.ipd_table_indexing_policy
ipd_table_replacement_policy=board.cache_hierarchy.l1dcaches04.prefetcher.ipd_table_replacement_policy
latency=1
max_prefetch_distance=16
max_prefetch_requests_with_pending_translation=32
num_indirect_counter_bits=3
on_data=true
on_inst=true
on_miss=false
on_read=true
on_write=true
page_bytes=4096
power_model=
power_state=board.cache_hierarchy.l1dcaches04.prefetcher.power_state
prefetch_on_access=false
prefetch_on_pf_hit=false
prefetch_threshold=2
pt_table_assoc=16
pt_table_entries=32
pt_table_indexing_policy=board.cache_hierarchy.l1dcaches04.prefetcher.pt_table_indexing_policy
pt_table_replacement_policy=board.cache_hierarchy.l1dcaches04.prefetcher.pt_table_replacement_policy
queue_filter=true
queue_size=64
queue_squash=true
shift_values=2 3 4 -3
stream_counter_threshold=4
streaming_distance=4
sys=board
tag_prefetch=true
throttle_control_percentage=0
use_virtual_addresses=false

[board.cache_hierarchy.l1dcaches04.prefetcher.ipd_table_indexing_policy]
type=SetAssociative
assoc=4
entry_size=1
eventq_index=0
size=4

[board.cache_hierarchy.l1dcaches04.prefetcher.ipd_table_replacement_policy]
type=LRURP
eventq_index=0

[board.cache_hierarchy.l1dcaches04.prefetcher.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.cache_hierarchy.l1dcaches04.prefetcher.pt_table_indexing_policy]
type=SetAssociative
assoc=16
entry_size=1
eventq_index=0
size=32

[board.cache_hierarchy.l1dcaches04.prefetcher.pt_table_replacement_policy]
type=LRURP
eventq_index=0

[board.cache_hierarchy.l1dcaches04.replacement_policy]
type=LRURP
eventq_index=0

[board.cache_hierarchy.l1dcaches04.tags]
type=BaseSetAssoc
children=indexing_policy power_state
assoc=8
block_size=64
clk_domain=board.clk_domain
entry_size=64
eventq_index=0
indexing_policy=board.cache_hierarchy.l1dcaches04.tags.indexing_policy
power_model=
power_state=board.cache_hierarchy.l1dcaches04.tags.power_state
replacement_policy=board.cache_hierarchy.l1dcaches04.replacement_policy
sequential_access=false
size=65536
system=board
tag_latency=2
warmup_percentage=0

[board.cache_hierarchy.l1dcaches04.tags.indexing_policy]
type=SetAssociative
assoc=8
entry_size=64
eventq_index=0
size=65536

[board.cache_hierarchy.l1dcaches04.tags.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.cache_hierarchy.l1dcaches05]
type=Cache
children=power_state prefetcher replacement_policy tags
addr_ranges=0:18446744073709551615
assoc=8
clk_domain=board.clk_domain
clusivity=mostly_incl
compressor=Null
data_latency=2
demand_mshr_reserve=1
eventq_index=0
is_read_only=false
max_miss_count=0
move_contractions=true
mshrs=20
power_model=
power_state=board.cache_hierarchy.l1dcaches05.power_state
prefetcher=board.cache_hierarchy.l1dcaches05.prefetcher
replace_expansions=true
replacement_policy=board.cache_hierarchy.l1dcaches05.replacement_policy
response_latency=1
sequential_access=false
size=65536
system=board
tag_latency=2
tags=board.cache_hierarchy.l1dcaches05.tags
tgts_per_mshr=20
warmup_percentage=0
write_allocator=Null
write_buffers=12
writeback_clean=false
cpu_side=board.processor.start05.core.dcache_port
mem_side=board.cache_hierarchy.l2buses05.cpu_side_ports[1]

[board.cache_hierarchy.l1dcaches05.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.cache_hierarchy.l1dcaches05.prefetcher]
type=IndirectMemoryPrefetcher
children=ipd_table_indexing_policy ipd_table_replacement_policy power_state pt_table_indexing_policy pt_table_replacement_policy
addr_array_len=4
block_size=64
cache_snoop=false
clk_domain=board.clk_domain
eventq_index=0
ipd_table_assoc=4
ipd_table_entries=4
ipd_table_indexing_policy=board.cache_hierarchy.l1dcaches05.prefetcher.ipd_table_indexing_policy
ipd_table_replacement_policy=board.cache_hierarchy.l1dcaches05.prefetcher.ipd_table_replacement_policy
latency=1
max_prefetch_distance=16
max_prefetch_requests_with_pending_translation=32
num_indirect_counter_bits=3
on_data=true
on_inst=true
on_miss=false
on_read=true
on_write=true
page_bytes=4096
power_model=
power_state=board.cache_hierarchy.l1dcaches05.prefetcher.power_state
prefetch_on_access=false
prefetch_on_pf_hit=false
prefetch_threshold=2
pt_table_assoc=16
pt_table_entries=32
pt_table_indexing_policy=board.cache_hierarchy.l1dcaches05.prefetcher.pt_table_indexing_policy
pt_table_replacement_policy=board.cache_hierarchy.l1dcaches05.prefetcher.pt_table_replacement_policy
queue_filter=true
queue_size=64
queue_squash=true
shift_values=2 3 4 -3
stream_counter_threshold=4
streaming_distance=4
sys=board
tag_prefetch=true
throttle_control_percentage=0
use_virtual_addresses=false

[board.cache_hierarchy.l1dcaches05.prefetcher.ipd_table_indexing_policy]
type=SetAssociative
assoc=4
entry_size=1
eventq_index=0
size=4

[board.cache_hierarchy.l1dcaches05.prefetcher.ipd_table_replacement_policy]
type=LRURP
eventq_index=0

[board.cache_hierarchy.l1dcaches05.prefetcher.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.cache_hierarchy.l1dcaches05.prefetcher.pt_table_indexing_policy]
type=SetAssociative
assoc=16
entry_size=1
eventq_index=0
size=32

[board.cache_hierarchy.l1dcaches05.prefetcher.pt_table_replacement_policy]
type=LRURP
eventq_index=0

[board.cache_hierarchy.l1dcaches05.replacement_policy]
type=LRURP
eventq_index=0

[board.cache_hierarchy.l1dcaches05.tags]
type=BaseSetAssoc
children=indexing_policy power_state
assoc=8
block_size=64
clk_domain=board.clk_domain
entry_size=64
eventq_index=0
indexing_policy=board.cache_hierarchy.l1dcaches05.tags.indexing_policy
power_model=
power_state=board.cache_hierarchy.l1dcaches05.tags.power_state
replacement_policy=board.cache_hierarchy.l1dcaches05.replacement_policy
sequential_access=false
size=65536
system=board
tag_latency=2
warmup_percentage=0

[board.cache_hierarchy.l1dcaches05.tags.indexing_policy]
type=SetAssociative
assoc=8
entry_size=64
eventq_index=0
size=65536

[board.cache_hierarchy.l1dcaches05.tags.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.cache_hierarchy.l1dcaches06]
type=Cache
children=power_state prefetcher replacement_policy tags
addr_ranges=0:18446744073709551615
assoc=8
clk_domain=board.clk_domain
clusivity=mostly_incl
compressor=Null
data_latency=2
demand_mshr_reserve=1
eventq_index=0
is_read_only=false
max_miss_count=0
move_contractions=true
mshrs=20
power_model=
power_state=board.cache_hierarchy.l1dcaches06.power_state
prefetcher=board.cache_hierarchy.l1dcaches06.prefetcher
replace_expansions=true
replacement_policy=board.cache_hierarchy.l1dcaches06.replacement_policy
response_latency=1
sequential_access=false
size=65536
system=board
tag_latency=2
tags=board.cache_hierarchy.l1dcaches06.tags
tgts_per_mshr=20
warmup_percentage=0
write_allocator=Null
write_buffers=12
writeback_clean=false
cpu_side=board.processor.start06.core.dcache_port
mem_side=board.cache_hierarchy.l2buses06.cpu_side_ports[1]

[board.cache_hierarchy.l1dcaches06.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.cache_hierarchy.l1dcaches06.prefetcher]
type=IndirectMemoryPrefetcher
children=ipd_table_indexing_policy ipd_table_replacement_policy power_state pt_table_indexing_policy pt_table_replacement_policy
addr_array_len=4
block_size=64
cache_snoop=false
clk_domain=board.clk_domain
eventq_index=0
ipd_table_assoc=4
ipd_table_entries=4
ipd_table_indexing_policy=board.cache_hierarchy.l1dcaches06.prefetcher.ipd_table_indexing_policy
ipd_table_replacement_policy=board.cache_hierarchy.l1dcaches06.prefetcher.ipd_table_replacement_policy
latency=1
max_prefetch_distance=16
max_prefetch_requests_with_pending_translation=32
num_indirect_counter_bits=3
on_data=true
on_inst=true
on_miss=false
on_read=true
on_write=true
page_bytes=4096
power_model=
power_state=board.cache_hierarchy.l1dcaches06.prefetcher.power_state
prefetch_on_access=false
prefetch_on_pf_hit=false
prefetch_threshold=2
pt_table_assoc=16
pt_table_entries=32
pt_table_indexing_policy=board.cache_hierarchy.l1dcaches06.prefetcher.pt_table_indexing_policy
pt_table_replacement_policy=board.cache_hierarchy.l1dcaches06.prefetcher.pt_table_replacement_policy
queue_filter=true
queue_size=64
queue_squash=true
shift_values=2 3 4 -3
stream_counter_threshold=4
streaming_distance=4
sys=board
tag_prefetch=true
throttle_control_percentage=0
use_virtual_addresses=false

[board.cache_hierarchy.l1dcaches06.prefetcher.ipd_table_indexing_policy]
type=SetAssociative
assoc=4
entry_size=1
eventq_index=0
size=4

[board.cache_hierarchy.l1dcaches06.prefetcher.ipd_table_replacement_policy]
type=LRURP
eventq_index=0

[board.cache_hierarchy.l1dcaches06.prefetcher.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.cache_hierarchy.l1dcaches06.prefetcher.pt_table_indexing_policy]
type=SetAssociative
assoc=16
entry_size=1
eventq_index=0
size=32

[board.cache_hierarchy.l1dcaches06.prefetcher.pt_table_replacement_policy]
type=LRURP
eventq_index=0

[board.cache_hierarchy.l1dcaches06.replacement_policy]
type=LRURP
eventq_index=0

[board.cache_hierarchy.l1dcaches06.tags]
type=BaseSetAssoc
children=indexing_policy power_state
assoc=8
block_size=64
clk_domain=board.clk_domain
entry_size=64
eventq_index=0
indexing_policy=board.cache_hierarchy.l1dcaches06.tags.indexing_policy
power_model=
power_state=board.cache_hierarchy.l1dcaches06.tags.power_state
replacement_policy=board.cache_hierarchy.l1dcaches06.replacement_policy
sequential_access=false
size=65536
system=board
tag_latency=2
warmup_percentage=0

[board.cache_hierarchy.l1dcaches06.tags.indexing_policy]
type=SetAssociative
assoc=8
entry_size=64
eventq_index=0
size=65536

[board.cache_hierarchy.l1dcaches06.tags.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.cache_hierarchy.l1dcaches07]
type=Cache
children=power_state prefetcher replacement_policy tags
addr_ranges=0:18446744073709551615
assoc=8
clk_domain=board.clk_domain
clusivity=mostly_incl
compressor=Null
data_latency=2
demand_mshr_reserve=1
eventq_index=0
is_read_only=false
max_miss_count=0
move_contractions=true
mshrs=20
power_model=
power_state=board.cache_hierarchy.l1dcaches07.power_state
prefetcher=board.cache_hierarchy.l1dcaches07.prefetcher
replace_expansions=true
replacement_policy=board.cache_hierarchy.l1dcaches07.replacement_policy
response_latency=1
sequential_access=false
size=65536
system=board
tag_latency=2
tags=board.cache_hierarchy.l1dcaches07.tags
tgts_per_mshr=20
warmup_percentage=0
write_allocator=Null
write_buffers=12
writeback_clean=false
cpu_side=board.processor.start07.core.dcache_port
mem_side=board.cache_hierarchy.l2buses07.cpu_side_ports[1]

[board.cache_hierarchy.l1dcaches07.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.cache_hierarchy.l1dcaches07.prefetcher]
type=IndirectMemoryPrefetcher
children=ipd_table_indexing_policy ipd_table_replacement_policy power_state pt_table_indexing_policy pt_table_replacement_policy
addr_array_len=4
block_size=64
cache_snoop=false
clk_domain=board.clk_domain
eventq_index=0
ipd_table_assoc=4
ipd_table_entries=4
ipd_table_indexing_policy=board.cache_hierarchy.l1dcaches07.prefetcher.ipd_table_indexing_policy
ipd_table_replacement_policy=board.cache_hierarchy.l1dcaches07.prefetcher.ipd_table_replacement_policy
latency=1
max_prefetch_distance=16
max_prefetch_requests_with_pending_translation=32
num_indirect_counter_bits=3
on_data=true
on_inst=true
on_miss=false
on_read=true
on_write=true
page_bytes=4096
power_model=
power_state=board.cache_hierarchy.l1dcaches07.prefetcher.power_state
prefetch_on_access=false
prefetch_on_pf_hit=false
prefetch_threshold=2
pt_table_assoc=16
pt_table_entries=32
pt_table_indexing_policy=board.cache_hierarchy.l1dcaches07.prefetcher.pt_table_indexing_policy
pt_table_replacement_policy=board.cache_hierarchy.l1dcaches07.prefetcher.pt_table_replacement_policy
queue_filter=true
queue_size=64
queue_squash=true
shift_values=2 3 4 -3
stream_counter_threshold=4
streaming_distance=4
sys=board
tag_prefetch=true
throttle_control_percentage=0
use_virtual_addresses=false

[board.cache_hierarchy.l1dcaches07.prefetcher.ipd_table_indexing_policy]
type=SetAssociative
assoc=4
entry_size=1
eventq_index=0
size=4

[board.cache_hierarchy.l1dcaches07.prefetcher.ipd_table_replacement_policy]
type=LRURP
eventq_index=0

[board.cache_hierarchy.l1dcaches07.prefetcher.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.cache_hierarchy.l1dcaches07.prefetcher.pt_table_indexing_policy]
type=SetAssociative
assoc=16
entry_size=1
eventq_index=0
size=32

[board.cache_hierarchy.l1dcaches07.prefetcher.pt_table_replacement_policy]
type=LRURP
eventq_index=0

[board.cache_hierarchy.l1dcaches07.replacement_policy]
type=LRURP
eventq_index=0

[board.cache_hierarchy.l1dcaches07.tags]
type=BaseSetAssoc
children=indexing_policy power_state
assoc=8
block_size=64
clk_domain=board.clk_domain
entry_size=64
eventq_index=0
indexing_policy=board.cache_hierarchy.l1dcaches07.tags.indexing_policy
power_model=
power_state=board.cache_hierarchy.l1dcaches07.tags.power_state
replacement_policy=board.cache_hierarchy.l1dcaches07.replacement_policy
sequential_access=false
size=65536
system=board
tag_latency=2
warmup_percentage=0

[board.cache_hierarchy.l1dcaches07.tags.indexing_policy]
type=SetAssociative
assoc=8
entry_size=64
eventq_index=0
size=65536

[board.cache_hierarchy.l1dcaches07.tags.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.cache_hierarchy.l1dcaches08]
type=Cache
children=power_state prefetcher replacement_policy tags
addr_ranges=0:18446744073709551615
assoc=8
clk_domain=board.clk_domain
clusivity=mostly_incl
compressor=Null
data_latency=2
demand_mshr_reserve=1
eventq_index=0
is_read_only=false
max_miss_count=0
move_contractions=true
mshrs=20
power_model=
power_state=board.cache_hierarchy.l1dcaches08.power_state
prefetcher=board.cache_hierarchy.l1dcaches08.prefetcher
replace_expansions=true
replacement_policy=board.cache_hierarchy.l1dcaches08.replacement_policy
response_latency=1
sequential_access=false
size=65536
system=board
tag_latency=2
tags=board.cache_hierarchy.l1dcaches08.tags
tgts_per_mshr=20
warmup_percentage=0
write_allocator=Null
write_buffers=12
writeback_clean=false
cpu_side=board.processor.start08.core.dcache_port
mem_side=board.cache_hierarchy.l2buses08.cpu_side_ports[1]

[board.cache_hierarchy.l1dcaches08.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.cache_hierarchy.l1dcaches08.prefetcher]
type=IndirectMemoryPrefetcher
children=ipd_table_indexing_policy ipd_table_replacement_policy power_state pt_table_indexing_policy pt_table_replacement_policy
addr_array_len=4
block_size=64
cache_snoop=false
clk_domain=board.clk_domain
eventq_index=0
ipd_table_assoc=4
ipd_table_entries=4
ipd_table_indexing_policy=board.cache_hierarchy.l1dcaches08.prefetcher.ipd_table_indexing_policy
ipd_table_replacement_policy=board.cache_hierarchy.l1dcaches08.prefetcher.ipd_table_replacement_policy
latency=1
max_prefetch_distance=16
max_prefetch_requests_with_pending_translation=32
num_indirect_counter_bits=3
on_data=true
on_inst=true
on_miss=false
on_read=true
on_write=true
page_bytes=4096
power_model=
power_state=board.cache_hierarchy.l1dcaches08.prefetcher.power_state
prefetch_on_access=false
prefetch_on_pf_hit=false
prefetch_threshold=2
pt_table_assoc=16
pt_table_entries=32
pt_table_indexing_policy=board.cache_hierarchy.l1dcaches08.prefetcher.pt_table_indexing_policy
pt_table_replacement_policy=board.cache_hierarchy.l1dcaches08.prefetcher.pt_table_replacement_policy
queue_filter=true
queue_size=64
queue_squash=true
shift_values=2 3 4 -3
stream_counter_threshold=4
streaming_distance=4
sys=board
tag_prefetch=true
throttle_control_percentage=0
use_virtual_addresses=false

[board.cache_hierarchy.l1dcaches08.prefetcher.ipd_table_indexing_policy]
type=SetAssociative
assoc=4
entry_size=1
eventq_index=0
size=4

[board.cache_hierarchy.l1dcaches08.prefetcher.ipd_table_replacement_policy]
type=LRURP
eventq_index=0

[board.cache_hierarchy.l1dcaches08.prefetcher.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.cache_hierarchy.l1dcaches08.prefetcher.pt_table_indexing_policy]
type=SetAssociative
assoc=16
entry_size=1
eventq_index=0
size=32

[board.cache_hierarchy.l1dcaches08.prefetcher.pt_table_replacement_policy]
type=LRURP
eventq_index=0

[board.cache_hierarchy.l1dcaches08.replacement_policy]
type=LRURP
eventq_index=0

[board.cache_hierarchy.l1dcaches08.tags]
type=BaseSetAssoc
children=indexing_policy power_state
assoc=8
block_size=64
clk_domain=board.clk_domain
entry_size=64
eventq_index=0
indexing_policy=board.cache_hierarchy.l1dcaches08.tags.indexing_policy
power_model=
power_state=board.cache_hierarchy.l1dcaches08.tags.power_state
replacement_policy=board.cache_hierarchy.l1dcaches08.replacement_policy
sequential_access=false
size=65536
system=board
tag_latency=2
warmup_percentage=0

[board.cache_hierarchy.l1dcaches08.tags.indexing_policy]
type=SetAssociative
assoc=8
entry_size=64
eventq_index=0
size=65536

[board.cache_hierarchy.l1dcaches08.tags.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.cache_hierarchy.l1dcaches09]
type=Cache
children=power_state prefetcher replacement_policy tags
addr_ranges=0:18446744073709551615
assoc=8
clk_domain=board.clk_domain
clusivity=mostly_incl
compressor=Null
data_latency=2
demand_mshr_reserve=1
eventq_index=0
is_read_only=false
max_miss_count=0
move_contractions=true
mshrs=20
power_model=
power_state=board.cache_hierarchy.l1dcaches09.power_state
prefetcher=board.cache_hierarchy.l1dcaches09.prefetcher
replace_expansions=true
replacement_policy=board.cache_hierarchy.l1dcaches09.replacement_policy
response_latency=1
sequential_access=false
size=65536
system=board
tag_latency=2
tags=board.cache_hierarchy.l1dcaches09.tags
tgts_per_mshr=20
warmup_percentage=0
write_allocator=Null
write_buffers=12
writeback_clean=false
cpu_side=board.processor.start09.core.dcache_port
mem_side=board.cache_hierarchy.l2buses09.cpu_side_ports[1]

[board.cache_hierarchy.l1dcaches09.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.cache_hierarchy.l1dcaches09.prefetcher]
type=IndirectMemoryPrefetcher
children=ipd_table_indexing_policy ipd_table_replacement_policy power_state pt_table_indexing_policy pt_table_replacement_policy
addr_array_len=4
block_size=64
cache_snoop=false
clk_domain=board.clk_domain
eventq_index=0
ipd_table_assoc=4
ipd_table_entries=4
ipd_table_indexing_policy=board.cache_hierarchy.l1dcaches09.prefetcher.ipd_table_indexing_policy
ipd_table_replacement_policy=board.cache_hierarchy.l1dcaches09.prefetcher.ipd_table_replacement_policy
latency=1
max_prefetch_distance=16
max_prefetch_requests_with_pending_translation=32
num_indirect_counter_bits=3
on_data=true
on_inst=true
on_miss=false
on_read=true
on_write=true
page_bytes=4096
power_model=
power_state=board.cache_hierarchy.l1dcaches09.prefetcher.power_state
prefetch_on_access=false
prefetch_on_pf_hit=false
prefetch_threshold=2
pt_table_assoc=16
pt_table_entries=32
pt_table_indexing_policy=board.cache_hierarchy.l1dcaches09.prefetcher.pt_table_indexing_policy
pt_table_replacement_policy=board.cache_hierarchy.l1dcaches09.prefetcher.pt_table_replacement_policy
queue_filter=true
queue_size=64
queue_squash=true
shift_values=2 3 4 -3
stream_counter_threshold=4
streaming_distance=4
sys=board
tag_prefetch=true
throttle_control_percentage=0
use_virtual_addresses=false

[board.cache_hierarchy.l1dcaches09.prefetcher.ipd_table_indexing_policy]
type=SetAssociative
assoc=4
entry_size=1
eventq_index=0
size=4

[board.cache_hierarchy.l1dcaches09.prefetcher.ipd_table_replacement_policy]
type=LRURP
eventq_index=0

[board.cache_hierarchy.l1dcaches09.prefetcher.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.cache_hierarchy.l1dcaches09.prefetcher.pt_table_indexing_policy]
type=SetAssociative
assoc=16
entry_size=1
eventq_index=0
size=32

[board.cache_hierarchy.l1dcaches09.prefetcher.pt_table_replacement_policy]
type=LRURP
eventq_index=0

[board.cache_hierarchy.l1dcaches09.replacement_policy]
type=LRURP
eventq_index=0

[board.cache_hierarchy.l1dcaches09.tags]
type=BaseSetAssoc
children=indexing_policy power_state
assoc=8
block_size=64
clk_domain=board.clk_domain
entry_size=64
eventq_index=0
indexing_policy=board.cache_hierarchy.l1dcaches09.tags.indexing_policy
power_model=
power_state=board.cache_hierarchy.l1dcaches09.tags.power_state
replacement_policy=board.cache_hierarchy.l1dcaches09.replacement_policy
sequential_access=false
size=65536
system=board
tag_latency=2
warmup_percentage=0

[board.cache_hierarchy.l1dcaches09.tags.indexing_policy]
type=SetAssociative
assoc=8
entry_size=64
eventq_index=0
size=65536

[board.cache_hierarchy.l1dcaches09.tags.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.cache_hierarchy.l1dcaches10]
type=Cache
children=power_state prefetcher replacement_policy tags
addr_ranges=0:18446744073709551615
assoc=8
clk_domain=board.clk_domain
clusivity=mostly_incl
compressor=Null
data_latency=2
demand_mshr_reserve=1
eventq_index=0
is_read_only=false
max_miss_count=0
move_contractions=true
mshrs=20
power_model=
power_state=board.cache_hierarchy.l1dcaches10.power_state
prefetcher=board.cache_hierarchy.l1dcaches10.prefetcher
replace_expansions=true
replacement_policy=board.cache_hierarchy.l1dcaches10.replacement_policy
response_latency=1
sequential_access=false
size=65536
system=board
tag_latency=2
tags=board.cache_hierarchy.l1dcaches10.tags
tgts_per_mshr=20
warmup_percentage=0
write_allocator=Null
write_buffers=12
writeback_clean=false
cpu_side=board.processor.start10.core.dcache_port
mem_side=board.cache_hierarchy.l2buses10.cpu_side_ports[1]

[board.cache_hierarchy.l1dcaches10.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.cache_hierarchy.l1dcaches10.prefetcher]
type=IndirectMemoryPrefetcher
children=ipd_table_indexing_policy ipd_table_replacement_policy power_state pt_table_indexing_policy pt_table_replacement_policy
addr_array_len=4
block_size=64
cache_snoop=false
clk_domain=board.clk_domain
eventq_index=0
ipd_table_assoc=4
ipd_table_entries=4
ipd_table_indexing_policy=board.cache_hierarchy.l1dcaches10.prefetcher.ipd_table_indexing_policy
ipd_table_replacement_policy=board.cache_hierarchy.l1dcaches10.prefetcher.ipd_table_replacement_policy
latency=1
max_prefetch_distance=16
max_prefetch_requests_with_pending_translation=32
num_indirect_counter_bits=3
on_data=true
on_inst=true
on_miss=false
on_read=true
on_write=true
page_bytes=4096
power_model=
power_state=board.cache_hierarchy.l1dcaches10.prefetcher.power_state
prefetch_on_access=false
prefetch_on_pf_hit=false
prefetch_threshold=2
pt_table_assoc=16
pt_table_entries=32
pt_table_indexing_policy=board.cache_hierarchy.l1dcaches10.prefetcher.pt_table_indexing_policy
pt_table_replacement_policy=board.cache_hierarchy.l1dcaches10.prefetcher.pt_table_replacement_policy
queue_filter=true
queue_size=64
queue_squash=true
shift_values=2 3 4 -3
stream_counter_threshold=4
streaming_distance=4
sys=board
tag_prefetch=true
throttle_control_percentage=0
use_virtual_addresses=false

[board.cache_hierarchy.l1dcaches10.prefetcher.ipd_table_indexing_policy]
type=SetAssociative
assoc=4
entry_size=1
eventq_index=0
size=4

[board.cache_hierarchy.l1dcaches10.prefetcher.ipd_table_replacement_policy]
type=LRURP
eventq_index=0

[board.cache_hierarchy.l1dcaches10.prefetcher.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.cache_hierarchy.l1dcaches10.prefetcher.pt_table_indexing_policy]
type=SetAssociative
assoc=16
entry_size=1
eventq_index=0
size=32

[board.cache_hierarchy.l1dcaches10.prefetcher.pt_table_replacement_policy]
type=LRURP
eventq_index=0

[board.cache_hierarchy.l1dcaches10.replacement_policy]
type=LRURP
eventq_index=0

[board.cache_hierarchy.l1dcaches10.tags]
type=BaseSetAssoc
children=indexing_policy power_state
assoc=8
block_size=64
clk_domain=board.clk_domain
entry_size=64
eventq_index=0
indexing_policy=board.cache_hierarchy.l1dcaches10.tags.indexing_policy
power_model=
power_state=board.cache_hierarchy.l1dcaches10.tags.power_state
replacement_policy=board.cache_hierarchy.l1dcaches10.replacement_policy
sequential_access=false
size=65536
system=board
tag_latency=2
warmup_percentage=0

[board.cache_hierarchy.l1dcaches10.tags.indexing_policy]
type=SetAssociative
assoc=8
entry_size=64
eventq_index=0
size=65536

[board.cache_hierarchy.l1dcaches10.tags.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.cache_hierarchy.l1dcaches11]
type=Cache
children=power_state prefetcher replacement_policy tags
addr_ranges=0:18446744073709551615
assoc=8
clk_domain=board.clk_domain
clusivity=mostly_incl
compressor=Null
data_latency=2
demand_mshr_reserve=1
eventq_index=0
is_read_only=false
max_miss_count=0
move_contractions=true
mshrs=20
power_model=
power_state=board.cache_hierarchy.l1dcaches11.power_state
prefetcher=board.cache_hierarchy.l1dcaches11.prefetcher
replace_expansions=true
replacement_policy=board.cache_hierarchy.l1dcaches11.replacement_policy
response_latency=1
sequential_access=false
size=65536
system=board
tag_latency=2
tags=board.cache_hierarchy.l1dcaches11.tags
tgts_per_mshr=20
warmup_percentage=0
write_allocator=Null
write_buffers=12
writeback_clean=false
cpu_side=board.processor.start11.core.dcache_port
mem_side=board.cache_hierarchy.l2buses11.cpu_side_ports[1]

[board.cache_hierarchy.l1dcaches11.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.cache_hierarchy.l1dcaches11.prefetcher]
type=IndirectMemoryPrefetcher
children=ipd_table_indexing_policy ipd_table_replacement_policy power_state pt_table_indexing_policy pt_table_replacement_policy
addr_array_len=4
block_size=64
cache_snoop=false
clk_domain=board.clk_domain
eventq_index=0
ipd_table_assoc=4
ipd_table_entries=4
ipd_table_indexing_policy=board.cache_hierarchy.l1dcaches11.prefetcher.ipd_table_indexing_policy
ipd_table_replacement_policy=board.cache_hierarchy.l1dcaches11.prefetcher.ipd_table_replacement_policy
latency=1
max_prefetch_distance=16
max_prefetch_requests_with_pending_translation=32
num_indirect_counter_bits=3
on_data=true
on_inst=true
on_miss=false
on_read=true
on_write=true
page_bytes=4096
power_model=
power_state=board.cache_hierarchy.l1dcaches11.prefetcher.power_state
prefetch_on_access=false
prefetch_on_pf_hit=false
prefetch_threshold=2
pt_table_assoc=16
pt_table_entries=32
pt_table_indexing_policy=board.cache_hierarchy.l1dcaches11.prefetcher.pt_table_indexing_policy
pt_table_replacement_policy=board.cache_hierarchy.l1dcaches11.prefetcher.pt_table_replacement_policy
queue_filter=true
queue_size=64
queue_squash=true
shift_values=2 3 4 -3
stream_counter_threshold=4
streaming_distance=4
sys=board
tag_prefetch=true
throttle_control_percentage=0
use_virtual_addresses=false

[board.cache_hierarchy.l1dcaches11.prefetcher.ipd_table_indexing_policy]
type=SetAssociative
assoc=4
entry_size=1
eventq_index=0
size=4

[board.cache_hierarchy.l1dcaches11.prefetcher.ipd_table_replacement_policy]
type=LRURP
eventq_index=0

[board.cache_hierarchy.l1dcaches11.prefetcher.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.cache_hierarchy.l1dcaches11.prefetcher.pt_table_indexing_policy]
type=SetAssociative
assoc=16
entry_size=1
eventq_index=0
size=32

[board.cache_hierarchy.l1dcaches11.prefetcher.pt_table_replacement_policy]
type=LRURP
eventq_index=0

[board.cache_hierarchy.l1dcaches11.replacement_policy]
type=LRURP
eventq_index=0

[board.cache_hierarchy.l1dcaches11.tags]
type=BaseSetAssoc
children=indexing_policy power_state
assoc=8
block_size=64
clk_domain=board.clk_domain
entry_size=64
eventq_index=0
indexing_policy=board.cache_hierarchy.l1dcaches11.tags.indexing_policy
power_model=
power_state=board.cache_hierarchy.l1dcaches11.tags.power_state
replacement_policy=board.cache_hierarchy.l1dcaches11.replacement_policy
sequential_access=false
size=65536
system=board
tag_latency=2
warmup_percentage=0

[board.cache_hierarchy.l1dcaches11.tags.indexing_policy]
type=SetAssociative
assoc=8
entry_size=64
eventq_index=0
size=65536

[board.cache_hierarchy.l1dcaches11.tags.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.cache_hierarchy.l1dcaches12]
type=Cache
children=power_state prefetcher replacement_policy tags
addr_ranges=0:18446744073709551615
assoc=8
clk_domain=board.clk_domain
clusivity=mostly_incl
compressor=Null
data_latency=2
demand_mshr_reserve=1
eventq_index=0
is_read_only=false
max_miss_count=0
move_contractions=true
mshrs=20
power_model=
power_state=board.cache_hierarchy.l1dcaches12.power_state
prefetcher=board.cache_hierarchy.l1dcaches12.prefetcher
replace_expansions=true
replacement_policy=board.cache_hierarchy.l1dcaches12.replacement_policy
response_latency=1
sequential_access=false
size=65536
system=board
tag_latency=2
tags=board.cache_hierarchy.l1dcaches12.tags
tgts_per_mshr=20
warmup_percentage=0
write_allocator=Null
write_buffers=12
writeback_clean=false
cpu_side=board.processor.start12.core.dcache_port
mem_side=board.cache_hierarchy.l2buses12.cpu_side_ports[1]

[board.cache_hierarchy.l1dcaches12.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.cache_hierarchy.l1dcaches12.prefetcher]
type=IndirectMemoryPrefetcher
children=ipd_table_indexing_policy ipd_table_replacement_policy power_state pt_table_indexing_policy pt_table_replacement_policy
addr_array_len=4
block_size=64
cache_snoop=false
clk_domain=board.clk_domain
eventq_index=0
ipd_table_assoc=4
ipd_table_entries=4
ipd_table_indexing_policy=board.cache_hierarchy.l1dcaches12.prefetcher.ipd_table_indexing_policy
ipd_table_replacement_policy=board.cache_hierarchy.l1dcaches12.prefetcher.ipd_table_replacement_policy
latency=1
max_prefetch_distance=16
max_prefetch_requests_with_pending_translation=32
num_indirect_counter_bits=3
on_data=true
on_inst=true
on_miss=false
on_read=true
on_write=true
page_bytes=4096
power_model=
power_state=board.cache_hierarchy.l1dcaches12.prefetcher.power_state
prefetch_on_access=false
prefetch_on_pf_hit=false
prefetch_threshold=2
pt_table_assoc=16
pt_table_entries=32
pt_table_indexing_policy=board.cache_hierarchy.l1dcaches12.prefetcher.pt_table_indexing_policy
pt_table_replacement_policy=board.cache_hierarchy.l1dcaches12.prefetcher.pt_table_replacement_policy
queue_filter=true
queue_size=64
queue_squash=true
shift_values=2 3 4 -3
stream_counter_threshold=4
streaming_distance=4
sys=board
tag_prefetch=true
throttle_control_percentage=0
use_virtual_addresses=false

[board.cache_hierarchy.l1dcaches12.prefetcher.ipd_table_indexing_policy]
type=SetAssociative
assoc=4
entry_size=1
eventq_index=0
size=4

[board.cache_hierarchy.l1dcaches12.prefetcher.ipd_table_replacement_policy]
type=LRURP
eventq_index=0

[board.cache_hierarchy.l1dcaches12.prefetcher.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.cache_hierarchy.l1dcaches12.prefetcher.pt_table_indexing_policy]
type=SetAssociative
assoc=16
entry_size=1
eventq_index=0
size=32

[board.cache_hierarchy.l1dcaches12.prefetcher.pt_table_replacement_policy]
type=LRURP
eventq_index=0

[board.cache_hierarchy.l1dcaches12.replacement_policy]
type=LRURP
eventq_index=0

[board.cache_hierarchy.l1dcaches12.tags]
type=BaseSetAssoc
children=indexing_policy power_state
assoc=8
block_size=64
clk_domain=board.clk_domain
entry_size=64
eventq_index=0
indexing_policy=board.cache_hierarchy.l1dcaches12.tags.indexing_policy
power_model=
power_state=board.cache_hierarchy.l1dcaches12.tags.power_state
replacement_policy=board.cache_hierarchy.l1dcaches12.replacement_policy
sequential_access=false
size=65536
system=board
tag_latency=2
warmup_percentage=0

[board.cache_hierarchy.l1dcaches12.tags.indexing_policy]
type=SetAssociative
assoc=8
entry_size=64
eventq_index=0
size=65536

[board.cache_hierarchy.l1dcaches12.tags.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.cache_hierarchy.l1dcaches13]
type=Cache
children=power_state prefetcher replacement_policy tags
addr_ranges=0:18446744073709551615
assoc=8
clk_domain=board.clk_domain
clusivity=mostly_incl
compressor=Null
data_latency=2
demand_mshr_reserve=1
eventq_index=0
is_read_only=false
max_miss_count=0
move_contractions=true
mshrs=20
power_model=
power_state=board.cache_hierarchy.l1dcaches13.power_state
prefetcher=board.cache_hierarchy.l1dcaches13.prefetcher
replace_expansions=true
replacement_policy=board.cache_hierarchy.l1dcaches13.replacement_policy
response_latency=1
sequential_access=false
size=65536
system=board
tag_latency=2
tags=board.cache_hierarchy.l1dcaches13.tags
tgts_per_mshr=20
warmup_percentage=0
write_allocator=Null
write_buffers=12
writeback_clean=false
cpu_side=board.processor.start13.core.dcache_port
mem_side=board.cache_hierarchy.l2buses13.cpu_side_ports[1]

[board.cache_hierarchy.l1dcaches13.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.cache_hierarchy.l1dcaches13.prefetcher]
type=IndirectMemoryPrefetcher
children=ipd_table_indexing_policy ipd_table_replacement_policy power_state pt_table_indexing_policy pt_table_replacement_policy
addr_array_len=4
block_size=64
cache_snoop=false
clk_domain=board.clk_domain
eventq_index=0
ipd_table_assoc=4
ipd_table_entries=4
ipd_table_indexing_policy=board.cache_hierarchy.l1dcaches13.prefetcher.ipd_table_indexing_policy
ipd_table_replacement_policy=board.cache_hierarchy.l1dcaches13.prefetcher.ipd_table_replacement_policy
latency=1
max_prefetch_distance=16
max_prefetch_requests_with_pending_translation=32
num_indirect_counter_bits=3
on_data=true
on_inst=true
on_miss=false
on_read=true
on_write=true
page_bytes=4096
power_model=
power_state=board.cache_hierarchy.l1dcaches13.prefetcher.power_state
prefetch_on_access=false
prefetch_on_pf_hit=false
prefetch_threshold=2
pt_table_assoc=16
pt_table_entries=32
pt_table_indexing_policy=board.cache_hierarchy.l1dcaches13.prefetcher.pt_table_indexing_policy
pt_table_replacement_policy=board.cache_hierarchy.l1dcaches13.prefetcher.pt_table_replacement_policy
queue_filter=true
queue_size=64
queue_squash=true
shift_values=2 3 4 -3
stream_counter_threshold=4
streaming_distance=4
sys=board
tag_prefetch=true
throttle_control_percentage=0
use_virtual_addresses=false

[board.cache_hierarchy.l1dcaches13.prefetcher.ipd_table_indexing_policy]
type=SetAssociative
assoc=4
entry_size=1
eventq_index=0
size=4

[board.cache_hierarchy.l1dcaches13.prefetcher.ipd_table_replacement_policy]
type=LRURP
eventq_index=0

[board.cache_hierarchy.l1dcaches13.prefetcher.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.cache_hierarchy.l1dcaches13.prefetcher.pt_table_indexing_policy]
type=SetAssociative
assoc=16
entry_size=1
eventq_index=0
size=32

[board.cache_hierarchy.l1dcaches13.prefetcher.pt_table_replacement_policy]
type=LRURP
eventq_index=0

[board.cache_hierarchy.l1dcaches13.replacement_policy]
type=LRURP
eventq_index=0

[board.cache_hierarchy.l1dcaches13.tags]
type=BaseSetAssoc
children=indexing_policy power_state
assoc=8
block_size=64
clk_domain=board.clk_domain
entry_size=64
eventq_index=0
indexing_policy=board.cache_hierarchy.l1dcaches13.tags.indexing_policy
power_model=
power_state=board.cache_hierarchy.l1dcaches13.tags.power_state
replacement_policy=board.cache_hierarchy.l1dcaches13.replacement_policy
sequential_access=false
size=65536
system=board
tag_latency=2
warmup_percentage=0

[board.cache_hierarchy.l1dcaches13.tags.indexing_policy]
type=SetAssociative
assoc=8
entry_size=64
eventq_index=0
size=65536

[board.cache_hierarchy.l1dcaches13.tags.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.cache_hierarchy.l1dcaches14]
type=Cache
children=power_state prefetcher replacement_policy tags
addr_ranges=0:18446744073709551615
assoc=8
clk_domain=board.clk_domain
clusivity=mostly_incl
compressor=Null
data_latency=2
demand_mshr_reserve=1
eventq_index=0
is_read_only=false
max_miss_count=0
move_contractions=true
mshrs=20
power_model=
power_state=board.cache_hierarchy.l1dcaches14.power_state
prefetcher=board.cache_hierarchy.l1dcaches14.prefetcher
replace_expansions=true
replacement_policy=board.cache_hierarchy.l1dcaches14.replacement_policy
response_latency=1
sequential_access=false
size=65536
system=board
tag_latency=2
tags=board.cache_hierarchy.l1dcaches14.tags
tgts_per_mshr=20
warmup_percentage=0
write_allocator=Null
write_buffers=12
writeback_clean=false
cpu_side=board.processor.start14.core.dcache_port
mem_side=board.cache_hierarchy.l2buses14.cpu_side_ports[1]

[board.cache_hierarchy.l1dcaches14.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.cache_hierarchy.l1dcaches14.prefetcher]
type=IndirectMemoryPrefetcher
children=ipd_table_indexing_policy ipd_table_replacement_policy power_state pt_table_indexing_policy pt_table_replacement_policy
addr_array_len=4
block_size=64
cache_snoop=false
clk_domain=board.clk_domain
eventq_index=0
ipd_table_assoc=4
ipd_table_entries=4
ipd_table_indexing_policy=board.cache_hierarchy.l1dcaches14.prefetcher.ipd_table_indexing_policy
ipd_table_replacement_policy=board.cache_hierarchy.l1dcaches14.prefetcher.ipd_table_replacement_policy
latency=1
max_prefetch_distance=16
max_prefetch_requests_with_pending_translation=32
num_indirect_counter_bits=3
on_data=true
on_inst=true
on_miss=false
on_read=true
on_write=true
page_bytes=4096
power_model=
power_state=board.cache_hierarchy.l1dcaches14.prefetcher.power_state
prefetch_on_access=false
prefetch_on_pf_hit=false
prefetch_threshold=2
pt_table_assoc=16
pt_table_entries=32
pt_table_indexing_policy=board.cache_hierarchy.l1dcaches14.prefetcher.pt_table_indexing_policy
pt_table_replacement_policy=board.cache_hierarchy.l1dcaches14.prefetcher.pt_table_replacement_policy
queue_filter=true
queue_size=64
queue_squash=true
shift_values=2 3 4 -3
stream_counter_threshold=4
streaming_distance=4
sys=board
tag_prefetch=true
throttle_control_percentage=0
use_virtual_addresses=false

[board.cache_hierarchy.l1dcaches14.prefetcher.ipd_table_indexing_policy]
type=SetAssociative
assoc=4
entry_size=1
eventq_index=0
size=4

[board.cache_hierarchy.l1dcaches14.prefetcher.ipd_table_replacement_policy]
type=LRURP
eventq_index=0

[board.cache_hierarchy.l1dcaches14.prefetcher.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.cache_hierarchy.l1dcaches14.prefetcher.pt_table_indexing_policy]
type=SetAssociative
assoc=16
entry_size=1
eventq_index=0
size=32

[board.cache_hierarchy.l1dcaches14.prefetcher.pt_table_replacement_policy]
type=LRURP
eventq_index=0

[board.cache_hierarchy.l1dcaches14.replacement_policy]
type=LRURP
eventq_index=0

[board.cache_hierarchy.l1dcaches14.tags]
type=BaseSetAssoc
children=indexing_policy power_state
assoc=8
block_size=64
clk_domain=board.clk_domain
entry_size=64
eventq_index=0
indexing_policy=board.cache_hierarchy.l1dcaches14.tags.indexing_policy
power_model=
power_state=board.cache_hierarchy.l1dcaches14.tags.power_state
replacement_policy=board.cache_hierarchy.l1dcaches14.replacement_policy
sequential_access=false
size=65536
system=board
tag_latency=2
warmup_percentage=0

[board.cache_hierarchy.l1dcaches14.tags.indexing_policy]
type=SetAssociative
assoc=8
entry_size=64
eventq_index=0
size=65536

[board.cache_hierarchy.l1dcaches14.tags.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.cache_hierarchy.l1dcaches15]
type=Cache
children=power_state prefetcher replacement_policy tags
addr_ranges=0:18446744073709551615
assoc=8
clk_domain=board.clk_domain
clusivity=mostly_incl
compressor=Null
data_latency=2
demand_mshr_reserve=1
eventq_index=0
is_read_only=false
max_miss_count=0
move_contractions=true
mshrs=20
power_model=
power_state=board.cache_hierarchy.l1dcaches15.power_state
prefetcher=board.cache_hierarchy.l1dcaches15.prefetcher
replace_expansions=true
replacement_policy=board.cache_hierarchy.l1dcaches15.replacement_policy
response_latency=1
sequential_access=false
size=65536
system=board
tag_latency=2
tags=board.cache_hierarchy.l1dcaches15.tags
tgts_per_mshr=20
warmup_percentage=0
write_allocator=Null
write_buffers=12
writeback_clean=false
cpu_side=board.processor.start15.core.dcache_port
mem_side=board.cache_hierarchy.l2buses15.cpu_side_ports[1]

[board.cache_hierarchy.l1dcaches15.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.cache_hierarchy.l1dcaches15.prefetcher]
type=IndirectMemoryPrefetcher
children=ipd_table_indexing_policy ipd_table_replacement_policy power_state pt_table_indexing_policy pt_table_replacement_policy
addr_array_len=4
block_size=64
cache_snoop=false
clk_domain=board.clk_domain
eventq_index=0
ipd_table_assoc=4
ipd_table_entries=4
ipd_table_indexing_policy=board.cache_hierarchy.l1dcaches15.prefetcher.ipd_table_indexing_policy
ipd_table_replacement_policy=board.cache_hierarchy.l1dcaches15.prefetcher.ipd_table_replacement_policy
latency=1
max_prefetch_distance=16
max_prefetch_requests_with_pending_translation=32
num_indirect_counter_bits=3
on_data=true
on_inst=true
on_miss=false
on_read=true
on_write=true
page_bytes=4096
power_model=
power_state=board.cache_hierarchy.l1dcaches15.prefetcher.power_state
prefetch_on_access=false
prefetch_on_pf_hit=false
prefetch_threshold=2
pt_table_assoc=16
pt_table_entries=32
pt_table_indexing_policy=board.cache_hierarchy.l1dcaches15.prefetcher.pt_table_indexing_policy
pt_table_replacement_policy=board.cache_hierarchy.l1dcaches15.prefetcher.pt_table_replacement_policy
queue_filter=true
queue_size=64
queue_squash=true
shift_values=2 3 4 -3
stream_counter_threshold=4
streaming_distance=4
sys=board
tag_prefetch=true
throttle_control_percentage=0
use_virtual_addresses=false

[board.cache_hierarchy.l1dcaches15.prefetcher.ipd_table_indexing_policy]
type=SetAssociative
assoc=4
entry_size=1
eventq_index=0
size=4

[board.cache_hierarchy.l1dcaches15.prefetcher.ipd_table_replacement_policy]
type=LRURP
eventq_index=0

[board.cache_hierarchy.l1dcaches15.prefetcher.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.cache_hierarchy.l1dcaches15.prefetcher.pt_table_indexing_policy]
type=SetAssociative
assoc=16
entry_size=1
eventq_index=0
size=32

[board.cache_hierarchy.l1dcaches15.prefetcher.pt_table_replacement_policy]
type=LRURP
eventq_index=0

[board.cache_hierarchy.l1dcaches15.replacement_policy]
type=LRURP
eventq_index=0

[board.cache_hierarchy.l1dcaches15.tags]
type=BaseSetAssoc
children=indexing_policy power_state
assoc=8
block_size=64
clk_domain=board.clk_domain
entry_size=64
eventq_index=0
indexing_policy=board.cache_hierarchy.l1dcaches15.tags.indexing_policy
power_model=
power_state=board.cache_hierarchy.l1dcaches15.tags.power_state
replacement_policy=board.cache_hierarchy.l1dcaches15.replacement_policy
sequential_access=false
size=65536
system=board
tag_latency=2
warmup_percentage=0

[board.cache_hierarchy.l1dcaches15.tags.indexing_policy]
type=SetAssociative
assoc=8
entry_size=64
eventq_index=0
size=65536

[board.cache_hierarchy.l1dcaches15.tags.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.cache_hierarchy.l1icaches00]
type=Cache
children=power_state prefetcher replacement_policy tags
addr_ranges=0:18446744073709551615
assoc=8
clk_domain=board.clk_domain
clusivity=mostly_incl
compressor=Null
data_latency=1
demand_mshr_reserve=1
eventq_index=0
is_read_only=false
max_miss_count=0
move_contractions=true
mshrs=20
power_model=
power_state=board.cache_hierarchy.l1icaches00.power_state
prefetcher=board.cache_hierarchy.l1icaches00.prefetcher
replace_expansions=true
replacement_policy=board.cache_hierarchy.l1icaches00.replacement_policy
response_latency=1
sequential_access=false
size=65536
system=board
tag_latency=1
tags=board.cache_hierarchy.l1icaches00.tags
tgts_per_mshr=20
warmup_percentage=0
write_allocator=Null
write_buffers=8
writeback_clean=false
cpu_side=board.processor.start00.core.icache_port
mem_side=board.cache_hierarchy.l2buses00.cpu_side_ports[0]

[board.cache_hierarchy.l1icaches00.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.cache_hierarchy.l1icaches00.prefetcher]
type=IndirectMemoryPrefetcher
children=ipd_table_indexing_policy ipd_table_replacement_policy power_state pt_table_indexing_policy pt_table_replacement_policy
addr_array_len=4
block_size=64
cache_snoop=false
clk_domain=board.clk_domain
eventq_index=0
ipd_table_assoc=4
ipd_table_entries=4
ipd_table_indexing_policy=board.cache_hierarchy.l1icaches00.prefetcher.ipd_table_indexing_policy
ipd_table_replacement_policy=board.cache_hierarchy.l1icaches00.prefetcher.ipd_table_replacement_policy
latency=1
max_prefetch_distance=16
max_prefetch_requests_with_pending_translation=32
num_indirect_counter_bits=3
on_data=true
on_inst=true
on_miss=false
on_read=true
on_write=true
page_bytes=4096
power_model=
power_state=board.cache_hierarchy.l1icaches00.prefetcher.power_state
prefetch_on_access=false
prefetch_on_pf_hit=false
prefetch_threshold=2
pt_table_assoc=16
pt_table_entries=32
pt_table_indexing_policy=board.cache_hierarchy.l1icaches00.prefetcher.pt_table_indexing_policy
pt_table_replacement_policy=board.cache_hierarchy.l1icaches00.prefetcher.pt_table_replacement_policy
queue_filter=true
queue_size=64
queue_squash=true
shift_values=2 3 4 -3
stream_counter_threshold=4
streaming_distance=4
sys=board
tag_prefetch=true
throttle_control_percentage=0
use_virtual_addresses=false

[board.cache_hierarchy.l1icaches00.prefetcher.ipd_table_indexing_policy]
type=SetAssociative
assoc=4
entry_size=1
eventq_index=0
size=4

[board.cache_hierarchy.l1icaches00.prefetcher.ipd_table_replacement_policy]
type=LRURP
eventq_index=0

[board.cache_hierarchy.l1icaches00.prefetcher.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.cache_hierarchy.l1icaches00.prefetcher.pt_table_indexing_policy]
type=SetAssociative
assoc=16
entry_size=1
eventq_index=0
size=32

[board.cache_hierarchy.l1icaches00.prefetcher.pt_table_replacement_policy]
type=LRURP
eventq_index=0

[board.cache_hierarchy.l1icaches00.replacement_policy]
type=LRURP
eventq_index=0

[board.cache_hierarchy.l1icaches00.tags]
type=BaseSetAssoc
children=indexing_policy power_state
assoc=8
block_size=64
clk_domain=board.clk_domain
entry_size=64
eventq_index=0
indexing_policy=board.cache_hierarchy.l1icaches00.tags.indexing_policy
power_model=
power_state=board.cache_hierarchy.l1icaches00.tags.power_state
replacement_policy=board.cache_hierarchy.l1icaches00.replacement_policy
sequential_access=false
size=65536
system=board
tag_latency=1
warmup_percentage=0

[board.cache_hierarchy.l1icaches00.tags.indexing_policy]
type=SetAssociative
assoc=8
entry_size=64
eventq_index=0
size=65536

[board.cache_hierarchy.l1icaches00.tags.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.cache_hierarchy.l1icaches01]
type=Cache
children=power_state prefetcher replacement_policy tags
addr_ranges=0:18446744073709551615
assoc=8
clk_domain=board.clk_domain
clusivity=mostly_incl
compressor=Null
data_latency=1
demand_mshr_reserve=1
eventq_index=0
is_read_only=false
max_miss_count=0
move_contractions=true
mshrs=20
power_model=
power_state=board.cache_hierarchy.l1icaches01.power_state
prefetcher=board.cache_hierarchy.l1icaches01.prefetcher
replace_expansions=true
replacement_policy=board.cache_hierarchy.l1icaches01.replacement_policy
response_latency=1
sequential_access=false
size=65536
system=board
tag_latency=1
tags=board.cache_hierarchy.l1icaches01.tags
tgts_per_mshr=20
warmup_percentage=0
write_allocator=Null
write_buffers=8
writeback_clean=false
cpu_side=board.processor.start01.core.icache_port
mem_side=board.cache_hierarchy.l2buses01.cpu_side_ports[0]

[board.cache_hierarchy.l1icaches01.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.cache_hierarchy.l1icaches01.prefetcher]
type=IndirectMemoryPrefetcher
children=ipd_table_indexing_policy ipd_table_replacement_policy power_state pt_table_indexing_policy pt_table_replacement_policy
addr_array_len=4
block_size=64
cache_snoop=false
clk_domain=board.clk_domain
eventq_index=0
ipd_table_assoc=4
ipd_table_entries=4
ipd_table_indexing_policy=board.cache_hierarchy.l1icaches01.prefetcher.ipd_table_indexing_policy
ipd_table_replacement_policy=board.cache_hierarchy.l1icaches01.prefetcher.ipd_table_replacement_policy
latency=1
max_prefetch_distance=16
max_prefetch_requests_with_pending_translation=32
num_indirect_counter_bits=3
on_data=true
on_inst=true
on_miss=false
on_read=true
on_write=true
page_bytes=4096
power_model=
power_state=board.cache_hierarchy.l1icaches01.prefetcher.power_state
prefetch_on_access=false
prefetch_on_pf_hit=false
prefetch_threshold=2
pt_table_assoc=16
pt_table_entries=32
pt_table_indexing_policy=board.cache_hierarchy.l1icaches01.prefetcher.pt_table_indexing_policy
pt_table_replacement_policy=board.cache_hierarchy.l1icaches01.prefetcher.pt_table_replacement_policy
queue_filter=true
queue_size=64
queue_squash=true
shift_values=2 3 4 -3
stream_counter_threshold=4
streaming_distance=4
sys=board
tag_prefetch=true
throttle_control_percentage=0
use_virtual_addresses=false

[board.cache_hierarchy.l1icaches01.prefetcher.ipd_table_indexing_policy]
type=SetAssociative
assoc=4
entry_size=1
eventq_index=0
size=4

[board.cache_hierarchy.l1icaches01.prefetcher.ipd_table_replacement_policy]
type=LRURP
eventq_index=0

[board.cache_hierarchy.l1icaches01.prefetcher.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.cache_hierarchy.l1icaches01.prefetcher.pt_table_indexing_policy]
type=SetAssociative
assoc=16
entry_size=1
eventq_index=0
size=32

[board.cache_hierarchy.l1icaches01.prefetcher.pt_table_replacement_policy]
type=LRURP
eventq_index=0

[board.cache_hierarchy.l1icaches01.replacement_policy]
type=LRURP
eventq_index=0

[board.cache_hierarchy.l1icaches01.tags]
type=BaseSetAssoc
children=indexing_policy power_state
assoc=8
block_size=64
clk_domain=board.clk_domain
entry_size=64
eventq_index=0
indexing_policy=board.cache_hierarchy.l1icaches01.tags.indexing_policy
power_model=
power_state=board.cache_hierarchy.l1icaches01.tags.power_state
replacement_policy=board.cache_hierarchy.l1icaches01.replacement_policy
sequential_access=false
size=65536
system=board
tag_latency=1
warmup_percentage=0

[board.cache_hierarchy.l1icaches01.tags.indexing_policy]
type=SetAssociative
assoc=8
entry_size=64
eventq_index=0
size=65536

[board.cache_hierarchy.l1icaches01.tags.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.cache_hierarchy.l1icaches02]
type=Cache
children=power_state prefetcher replacement_policy tags
addr_ranges=0:18446744073709551615
assoc=8
clk_domain=board.clk_domain
clusivity=mostly_incl
compressor=Null
data_latency=1
demand_mshr_reserve=1
eventq_index=0
is_read_only=false
max_miss_count=0
move_contractions=true
mshrs=20
power_model=
power_state=board.cache_hierarchy.l1icaches02.power_state
prefetcher=board.cache_hierarchy.l1icaches02.prefetcher
replace_expansions=true
replacement_policy=board.cache_hierarchy.l1icaches02.replacement_policy
response_latency=1
sequential_access=false
size=65536
system=board
tag_latency=1
tags=board.cache_hierarchy.l1icaches02.tags
tgts_per_mshr=20
warmup_percentage=0
write_allocator=Null
write_buffers=8
writeback_clean=false
cpu_side=board.processor.start02.core.icache_port
mem_side=board.cache_hierarchy.l2buses02.cpu_side_ports[0]

[board.cache_hierarchy.l1icaches02.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.cache_hierarchy.l1icaches02.prefetcher]
type=IndirectMemoryPrefetcher
children=ipd_table_indexing_policy ipd_table_replacement_policy power_state pt_table_indexing_policy pt_table_replacement_policy
addr_array_len=4
block_size=64
cache_snoop=false
clk_domain=board.clk_domain
eventq_index=0
ipd_table_assoc=4
ipd_table_entries=4
ipd_table_indexing_policy=board.cache_hierarchy.l1icaches02.prefetcher.ipd_table_indexing_policy
ipd_table_replacement_policy=board.cache_hierarchy.l1icaches02.prefetcher.ipd_table_replacement_policy
latency=1
max_prefetch_distance=16
max_prefetch_requests_with_pending_translation=32
num_indirect_counter_bits=3
on_data=true
on_inst=true
on_miss=false
on_read=true
on_write=true
page_bytes=4096
power_model=
power_state=board.cache_hierarchy.l1icaches02.prefetcher.power_state
prefetch_on_access=false
prefetch_on_pf_hit=false
prefetch_threshold=2
pt_table_assoc=16
pt_table_entries=32
pt_table_indexing_policy=board.cache_hierarchy.l1icaches02.prefetcher.pt_table_indexing_policy
pt_table_replacement_policy=board.cache_hierarchy.l1icaches02.prefetcher.pt_table_replacement_policy
queue_filter=true
queue_size=64
queue_squash=true
shift_values=2 3 4 -3
stream_counter_threshold=4
streaming_distance=4
sys=board
tag_prefetch=true
throttle_control_percentage=0
use_virtual_addresses=false

[board.cache_hierarchy.l1icaches02.prefetcher.ipd_table_indexing_policy]
type=SetAssociative
assoc=4
entry_size=1
eventq_index=0
size=4

[board.cache_hierarchy.l1icaches02.prefetcher.ipd_table_replacement_policy]
type=LRURP
eventq_index=0

[board.cache_hierarchy.l1icaches02.prefetcher.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.cache_hierarchy.l1icaches02.prefetcher.pt_table_indexing_policy]
type=SetAssociative
assoc=16
entry_size=1
eventq_index=0
size=32

[board.cache_hierarchy.l1icaches02.prefetcher.pt_table_replacement_policy]
type=LRURP
eventq_index=0

[board.cache_hierarchy.l1icaches02.replacement_policy]
type=LRURP
eventq_index=0

[board.cache_hierarchy.l1icaches02.tags]
type=BaseSetAssoc
children=indexing_policy power_state
assoc=8
block_size=64
clk_domain=board.clk_domain
entry_size=64
eventq_index=0
indexing_policy=board.cache_hierarchy.l1icaches02.tags.indexing_policy
power_model=
power_state=board.cache_hierarchy.l1icaches02.tags.power_state
replacement_policy=board.cache_hierarchy.l1icaches02.replacement_policy
sequential_access=false
size=65536
system=board
tag_latency=1
warmup_percentage=0

[board.cache_hierarchy.l1icaches02.tags.indexing_policy]
type=SetAssociative
assoc=8
entry_size=64
eventq_index=0
size=65536

[board.cache_hierarchy.l1icaches02.tags.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.cache_hierarchy.l1icaches03]
type=Cache
children=power_state prefetcher replacement_policy tags
addr_ranges=0:18446744073709551615
assoc=8
clk_domain=board.clk_domain
clusivity=mostly_incl
compressor=Null
data_latency=1
demand_mshr_reserve=1
eventq_index=0
is_read_only=false
max_miss_count=0
move_contractions=true
mshrs=20
power_model=
power_state=board.cache_hierarchy.l1icaches03.power_state
prefetcher=board.cache_hierarchy.l1icaches03.prefetcher
replace_expansions=true
replacement_policy=board.cache_hierarchy.l1icaches03.replacement_policy
response_latency=1
sequential_access=false
size=65536
system=board
tag_latency=1
tags=board.cache_hierarchy.l1icaches03.tags
tgts_per_mshr=20
warmup_percentage=0
write_allocator=Null
write_buffers=8
writeback_clean=false
cpu_side=board.processor.start03.core.icache_port
mem_side=board.cache_hierarchy.l2buses03.cpu_side_ports[0]

[board.cache_hierarchy.l1icaches03.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.cache_hierarchy.l1icaches03.prefetcher]
type=IndirectMemoryPrefetcher
children=ipd_table_indexing_policy ipd_table_replacement_policy power_state pt_table_indexing_policy pt_table_replacement_policy
addr_array_len=4
block_size=64
cache_snoop=false
clk_domain=board.clk_domain
eventq_index=0
ipd_table_assoc=4
ipd_table_entries=4
ipd_table_indexing_policy=board.cache_hierarchy.l1icaches03.prefetcher.ipd_table_indexing_policy
ipd_table_replacement_policy=board.cache_hierarchy.l1icaches03.prefetcher.ipd_table_replacement_policy
latency=1
max_prefetch_distance=16
max_prefetch_requests_with_pending_translation=32
num_indirect_counter_bits=3
on_data=true
on_inst=true
on_miss=false
on_read=true
on_write=true
page_bytes=4096
power_model=
power_state=board.cache_hierarchy.l1icaches03.prefetcher.power_state
prefetch_on_access=false
prefetch_on_pf_hit=false
prefetch_threshold=2
pt_table_assoc=16
pt_table_entries=32
pt_table_indexing_policy=board.cache_hierarchy.l1icaches03.prefetcher.pt_table_indexing_policy
pt_table_replacement_policy=board.cache_hierarchy.l1icaches03.prefetcher.pt_table_replacement_policy
queue_filter=true
queue_size=64
queue_squash=true
shift_values=2 3 4 -3
stream_counter_threshold=4
streaming_distance=4
sys=board
tag_prefetch=true
throttle_control_percentage=0
use_virtual_addresses=false

[board.cache_hierarchy.l1icaches03.prefetcher.ipd_table_indexing_policy]
type=SetAssociative
assoc=4
entry_size=1
eventq_index=0
size=4

[board.cache_hierarchy.l1icaches03.prefetcher.ipd_table_replacement_policy]
type=LRURP
eventq_index=0

[board.cache_hierarchy.l1icaches03.prefetcher.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.cache_hierarchy.l1icaches03.prefetcher.pt_table_indexing_policy]
type=SetAssociative
assoc=16
entry_size=1
eventq_index=0
size=32

[board.cache_hierarchy.l1icaches03.prefetcher.pt_table_replacement_policy]
type=LRURP
eventq_index=0

[board.cache_hierarchy.l1icaches03.replacement_policy]
type=LRURP
eventq_index=0

[board.cache_hierarchy.l1icaches03.tags]
type=BaseSetAssoc
children=indexing_policy power_state
assoc=8
block_size=64
clk_domain=board.clk_domain
entry_size=64
eventq_index=0
indexing_policy=board.cache_hierarchy.l1icaches03.tags.indexing_policy
power_model=
power_state=board.cache_hierarchy.l1icaches03.tags.power_state
replacement_policy=board.cache_hierarchy.l1icaches03.replacement_policy
sequential_access=false
size=65536
system=board
tag_latency=1
warmup_percentage=0

[board.cache_hierarchy.l1icaches03.tags.indexing_policy]
type=SetAssociative
assoc=8
entry_size=64
eventq_index=0
size=65536

[board.cache_hierarchy.l1icaches03.tags.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.cache_hierarchy.l1icaches04]
type=Cache
children=power_state prefetcher replacement_policy tags
addr_ranges=0:18446744073709551615
assoc=8
clk_domain=board.clk_domain
clusivity=mostly_incl
compressor=Null
data_latency=1
demand_mshr_reserve=1
eventq_index=0
is_read_only=false
max_miss_count=0
move_contractions=true
mshrs=20
power_model=
power_state=board.cache_hierarchy.l1icaches04.power_state
prefetcher=board.cache_hierarchy.l1icaches04.prefetcher
replace_expansions=true
replacement_policy=board.cache_hierarchy.l1icaches04.replacement_policy
response_latency=1
sequential_access=false
size=65536
system=board
tag_latency=1
tags=board.cache_hierarchy.l1icaches04.tags
tgts_per_mshr=20
warmup_percentage=0
write_allocator=Null
write_buffers=8
writeback_clean=false
cpu_side=board.processor.start04.core.icache_port
mem_side=board.cache_hierarchy.l2buses04.cpu_side_ports[0]

[board.cache_hierarchy.l1icaches04.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.cache_hierarchy.l1icaches04.prefetcher]
type=IndirectMemoryPrefetcher
children=ipd_table_indexing_policy ipd_table_replacement_policy power_state pt_table_indexing_policy pt_table_replacement_policy
addr_array_len=4
block_size=64
cache_snoop=false
clk_domain=board.clk_domain
eventq_index=0
ipd_table_assoc=4
ipd_table_entries=4
ipd_table_indexing_policy=board.cache_hierarchy.l1icaches04.prefetcher.ipd_table_indexing_policy
ipd_table_replacement_policy=board.cache_hierarchy.l1icaches04.prefetcher.ipd_table_replacement_policy
latency=1
max_prefetch_distance=16
max_prefetch_requests_with_pending_translation=32
num_indirect_counter_bits=3
on_data=true
on_inst=true
on_miss=false
on_read=true
on_write=true
page_bytes=4096
power_model=
power_state=board.cache_hierarchy.l1icaches04.prefetcher.power_state
prefetch_on_access=false
prefetch_on_pf_hit=false
prefetch_threshold=2
pt_table_assoc=16
pt_table_entries=32
pt_table_indexing_policy=board.cache_hierarchy.l1icaches04.prefetcher.pt_table_indexing_policy
pt_table_replacement_policy=board.cache_hierarchy.l1icaches04.prefetcher.pt_table_replacement_policy
queue_filter=true
queue_size=64
queue_squash=true
shift_values=2 3 4 -3
stream_counter_threshold=4
streaming_distance=4
sys=board
tag_prefetch=true
throttle_control_percentage=0
use_virtual_addresses=false

[board.cache_hierarchy.l1icaches04.prefetcher.ipd_table_indexing_policy]
type=SetAssociative
assoc=4
entry_size=1
eventq_index=0
size=4

[board.cache_hierarchy.l1icaches04.prefetcher.ipd_table_replacement_policy]
type=LRURP
eventq_index=0

[board.cache_hierarchy.l1icaches04.prefetcher.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.cache_hierarchy.l1icaches04.prefetcher.pt_table_indexing_policy]
type=SetAssociative
assoc=16
entry_size=1
eventq_index=0
size=32

[board.cache_hierarchy.l1icaches04.prefetcher.pt_table_replacement_policy]
type=LRURP
eventq_index=0

[board.cache_hierarchy.l1icaches04.replacement_policy]
type=LRURP
eventq_index=0

[board.cache_hierarchy.l1icaches04.tags]
type=BaseSetAssoc
children=indexing_policy power_state
assoc=8
block_size=64
clk_domain=board.clk_domain
entry_size=64
eventq_index=0
indexing_policy=board.cache_hierarchy.l1icaches04.tags.indexing_policy
power_model=
power_state=board.cache_hierarchy.l1icaches04.tags.power_state
replacement_policy=board.cache_hierarchy.l1icaches04.replacement_policy
sequential_access=false
size=65536
system=board
tag_latency=1
warmup_percentage=0

[board.cache_hierarchy.l1icaches04.tags.indexing_policy]
type=SetAssociative
assoc=8
entry_size=64
eventq_index=0
size=65536

[board.cache_hierarchy.l1icaches04.tags.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.cache_hierarchy.l1icaches05]
type=Cache
children=power_state prefetcher replacement_policy tags
addr_ranges=0:18446744073709551615
assoc=8
clk_domain=board.clk_domain
clusivity=mostly_incl
compressor=Null
data_latency=1
demand_mshr_reserve=1
eventq_index=0
is_read_only=false
max_miss_count=0
move_contractions=true
mshrs=20
power_model=
power_state=board.cache_hierarchy.l1icaches05.power_state
prefetcher=board.cache_hierarchy.l1icaches05.prefetcher
replace_expansions=true
replacement_policy=board.cache_hierarchy.l1icaches05.replacement_policy
response_latency=1
sequential_access=false
size=65536
system=board
tag_latency=1
tags=board.cache_hierarchy.l1icaches05.tags
tgts_per_mshr=20
warmup_percentage=0
write_allocator=Null
write_buffers=8
writeback_clean=false
cpu_side=board.processor.start05.core.icache_port
mem_side=board.cache_hierarchy.l2buses05.cpu_side_ports[0]

[board.cache_hierarchy.l1icaches05.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.cache_hierarchy.l1icaches05.prefetcher]
type=IndirectMemoryPrefetcher
children=ipd_table_indexing_policy ipd_table_replacement_policy power_state pt_table_indexing_policy pt_table_replacement_policy
addr_array_len=4
block_size=64
cache_snoop=false
clk_domain=board.clk_domain
eventq_index=0
ipd_table_assoc=4
ipd_table_entries=4
ipd_table_indexing_policy=board.cache_hierarchy.l1icaches05.prefetcher.ipd_table_indexing_policy
ipd_table_replacement_policy=board.cache_hierarchy.l1icaches05.prefetcher.ipd_table_replacement_policy
latency=1
max_prefetch_distance=16
max_prefetch_requests_with_pending_translation=32
num_indirect_counter_bits=3
on_data=true
on_inst=true
on_miss=false
on_read=true
on_write=true
page_bytes=4096
power_model=
power_state=board.cache_hierarchy.l1icaches05.prefetcher.power_state
prefetch_on_access=false
prefetch_on_pf_hit=false
prefetch_threshold=2
pt_table_assoc=16
pt_table_entries=32
pt_table_indexing_policy=board.cache_hierarchy.l1icaches05.prefetcher.pt_table_indexing_policy
pt_table_replacement_policy=board.cache_hierarchy.l1icaches05.prefetcher.pt_table_replacement_policy
queue_filter=true
queue_size=64
queue_squash=true
shift_values=2 3 4 -3
stream_counter_threshold=4
streaming_distance=4
sys=board
tag_prefetch=true
throttle_control_percentage=0
use_virtual_addresses=false

[board.cache_hierarchy.l1icaches05.prefetcher.ipd_table_indexing_policy]
type=SetAssociative
assoc=4
entry_size=1
eventq_index=0
size=4

[board.cache_hierarchy.l1icaches05.prefetcher.ipd_table_replacement_policy]
type=LRURP
eventq_index=0

[board.cache_hierarchy.l1icaches05.prefetcher.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.cache_hierarchy.l1icaches05.prefetcher.pt_table_indexing_policy]
type=SetAssociative
assoc=16
entry_size=1
eventq_index=0
size=32

[board.cache_hierarchy.l1icaches05.prefetcher.pt_table_replacement_policy]
type=LRURP
eventq_index=0

[board.cache_hierarchy.l1icaches05.replacement_policy]
type=LRURP
eventq_index=0

[board.cache_hierarchy.l1icaches05.tags]
type=BaseSetAssoc
children=indexing_policy power_state
assoc=8
block_size=64
clk_domain=board.clk_domain
entry_size=64
eventq_index=0
indexing_policy=board.cache_hierarchy.l1icaches05.tags.indexing_policy
power_model=
power_state=board.cache_hierarchy.l1icaches05.tags.power_state
replacement_policy=board.cache_hierarchy.l1icaches05.replacement_policy
sequential_access=false
size=65536
system=board
tag_latency=1
warmup_percentage=0

[board.cache_hierarchy.l1icaches05.tags.indexing_policy]
type=SetAssociative
assoc=8
entry_size=64
eventq_index=0
size=65536

[board.cache_hierarchy.l1icaches05.tags.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.cache_hierarchy.l1icaches06]
type=Cache
children=power_state prefetcher replacement_policy tags
addr_ranges=0:18446744073709551615
assoc=8
clk_domain=board.clk_domain
clusivity=mostly_incl
compressor=Null
data_latency=1
demand_mshr_reserve=1
eventq_index=0
is_read_only=false
max_miss_count=0
move_contractions=true
mshrs=20
power_model=
power_state=board.cache_hierarchy.l1icaches06.power_state
prefetcher=board.cache_hierarchy.l1icaches06.prefetcher
replace_expansions=true
replacement_policy=board.cache_hierarchy.l1icaches06.replacement_policy
response_latency=1
sequential_access=false
size=65536
system=board
tag_latency=1
tags=board.cache_hierarchy.l1icaches06.tags
tgts_per_mshr=20
warmup_percentage=0
write_allocator=Null
write_buffers=8
writeback_clean=false
cpu_side=board.processor.start06.core.icache_port
mem_side=board.cache_hierarchy.l2buses06.cpu_side_ports[0]

[board.cache_hierarchy.l1icaches06.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.cache_hierarchy.l1icaches06.prefetcher]
type=IndirectMemoryPrefetcher
children=ipd_table_indexing_policy ipd_table_replacement_policy power_state pt_table_indexing_policy pt_table_replacement_policy
addr_array_len=4
block_size=64
cache_snoop=false
clk_domain=board.clk_domain
eventq_index=0
ipd_table_assoc=4
ipd_table_entries=4
ipd_table_indexing_policy=board.cache_hierarchy.l1icaches06.prefetcher.ipd_table_indexing_policy
ipd_table_replacement_policy=board.cache_hierarchy.l1icaches06.prefetcher.ipd_table_replacement_policy
latency=1
max_prefetch_distance=16
max_prefetch_requests_with_pending_translation=32
num_indirect_counter_bits=3
on_data=true
on_inst=true
on_miss=false
on_read=true
on_write=true
page_bytes=4096
power_model=
power_state=board.cache_hierarchy.l1icaches06.prefetcher.power_state
prefetch_on_access=false
prefetch_on_pf_hit=false
prefetch_threshold=2
pt_table_assoc=16
pt_table_entries=32
pt_table_indexing_policy=board.cache_hierarchy.l1icaches06.prefetcher.pt_table_indexing_policy
pt_table_replacement_policy=board.cache_hierarchy.l1icaches06.prefetcher.pt_table_replacement_policy
queue_filter=true
queue_size=64
queue_squash=true
shift_values=2 3 4 -3
stream_counter_threshold=4
streaming_distance=4
sys=board
tag_prefetch=true
throttle_control_percentage=0
use_virtual_addresses=false

[board.cache_hierarchy.l1icaches06.prefetcher.ipd_table_indexing_policy]
type=SetAssociative
assoc=4
entry_size=1
eventq_index=0
size=4

[board.cache_hierarchy.l1icaches06.prefetcher.ipd_table_replacement_policy]
type=LRURP
eventq_index=0

[board.cache_hierarchy.l1icaches06.prefetcher.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.cache_hierarchy.l1icaches06.prefetcher.pt_table_indexing_policy]
type=SetAssociative
assoc=16
entry_size=1
eventq_index=0
size=32

[board.cache_hierarchy.l1icaches06.prefetcher.pt_table_replacement_policy]
type=LRURP
eventq_index=0

[board.cache_hierarchy.l1icaches06.replacement_policy]
type=LRURP
eventq_index=0

[board.cache_hierarchy.l1icaches06.tags]
type=BaseSetAssoc
children=indexing_policy power_state
assoc=8
block_size=64
clk_domain=board.clk_domain
entry_size=64
eventq_index=0
indexing_policy=board.cache_hierarchy.l1icaches06.tags.indexing_policy
power_model=
power_state=board.cache_hierarchy.l1icaches06.tags.power_state
replacement_policy=board.cache_hierarchy.l1icaches06.replacement_policy
sequential_access=false
size=65536
system=board
tag_latency=1
warmup_percentage=0

[board.cache_hierarchy.l1icaches06.tags.indexing_policy]
type=SetAssociative
assoc=8
entry_size=64
eventq_index=0
size=65536

[board.cache_hierarchy.l1icaches06.tags.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.cache_hierarchy.l1icaches07]
type=Cache
children=power_state prefetcher replacement_policy tags
addr_ranges=0:18446744073709551615
assoc=8
clk_domain=board.clk_domain
clusivity=mostly_incl
compressor=Null
data_latency=1
demand_mshr_reserve=1
eventq_index=0
is_read_only=false
max_miss_count=0
move_contractions=true
mshrs=20
power_model=
power_state=board.cache_hierarchy.l1icaches07.power_state
prefetcher=board.cache_hierarchy.l1icaches07.prefetcher
replace_expansions=true
replacement_policy=board.cache_hierarchy.l1icaches07.replacement_policy
response_latency=1
sequential_access=false
size=65536
system=board
tag_latency=1
tags=board.cache_hierarchy.l1icaches07.tags
tgts_per_mshr=20
warmup_percentage=0
write_allocator=Null
write_buffers=8
writeback_clean=false
cpu_side=board.processor.start07.core.icache_port
mem_side=board.cache_hierarchy.l2buses07.cpu_side_ports[0]

[board.cache_hierarchy.l1icaches07.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.cache_hierarchy.l1icaches07.prefetcher]
type=IndirectMemoryPrefetcher
children=ipd_table_indexing_policy ipd_table_replacement_policy power_state pt_table_indexing_policy pt_table_replacement_policy
addr_array_len=4
block_size=64
cache_snoop=false
clk_domain=board.clk_domain
eventq_index=0
ipd_table_assoc=4
ipd_table_entries=4
ipd_table_indexing_policy=board.cache_hierarchy.l1icaches07.prefetcher.ipd_table_indexing_policy
ipd_table_replacement_policy=board.cache_hierarchy.l1icaches07.prefetcher.ipd_table_replacement_policy
latency=1
max_prefetch_distance=16
max_prefetch_requests_with_pending_translation=32
num_indirect_counter_bits=3
on_data=true
on_inst=true
on_miss=false
on_read=true
on_write=true
page_bytes=4096
power_model=
power_state=board.cache_hierarchy.l1icaches07.prefetcher.power_state
prefetch_on_access=false
prefetch_on_pf_hit=false
prefetch_threshold=2
pt_table_assoc=16
pt_table_entries=32
pt_table_indexing_policy=board.cache_hierarchy.l1icaches07.prefetcher.pt_table_indexing_policy
pt_table_replacement_policy=board.cache_hierarchy.l1icaches07.prefetcher.pt_table_replacement_policy
queue_filter=true
queue_size=64
queue_squash=true
shift_values=2 3 4 -3
stream_counter_threshold=4
streaming_distance=4
sys=board
tag_prefetch=true
throttle_control_percentage=0
use_virtual_addresses=false

[board.cache_hierarchy.l1icaches07.prefetcher.ipd_table_indexing_policy]
type=SetAssociative
assoc=4
entry_size=1
eventq_index=0
size=4

[board.cache_hierarchy.l1icaches07.prefetcher.ipd_table_replacement_policy]
type=LRURP
eventq_index=0

[board.cache_hierarchy.l1icaches07.prefetcher.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.cache_hierarchy.l1icaches07.prefetcher.pt_table_indexing_policy]
type=SetAssociative
assoc=16
entry_size=1
eventq_index=0
size=32

[board.cache_hierarchy.l1icaches07.prefetcher.pt_table_replacement_policy]
type=LRURP
eventq_index=0

[board.cache_hierarchy.l1icaches07.replacement_policy]
type=LRURP
eventq_index=0

[board.cache_hierarchy.l1icaches07.tags]
type=BaseSetAssoc
children=indexing_policy power_state
assoc=8
block_size=64
clk_domain=board.clk_domain
entry_size=64
eventq_index=0
indexing_policy=board.cache_hierarchy.l1icaches07.tags.indexing_policy
power_model=
power_state=board.cache_hierarchy.l1icaches07.tags.power_state
replacement_policy=board.cache_hierarchy.l1icaches07.replacement_policy
sequential_access=false
size=65536
system=board
tag_latency=1
warmup_percentage=0

[board.cache_hierarchy.l1icaches07.tags.indexing_policy]
type=SetAssociative
assoc=8
entry_size=64
eventq_index=0
size=65536

[board.cache_hierarchy.l1icaches07.tags.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.cache_hierarchy.l1icaches08]
type=Cache
children=power_state prefetcher replacement_policy tags
addr_ranges=0:18446744073709551615
assoc=8
clk_domain=board.clk_domain
clusivity=mostly_incl
compressor=Null
data_latency=1
demand_mshr_reserve=1
eventq_index=0
is_read_only=false
max_miss_count=0
move_contractions=true
mshrs=20
power_model=
power_state=board.cache_hierarchy.l1icaches08.power_state
prefetcher=board.cache_hierarchy.l1icaches08.prefetcher
replace_expansions=true
replacement_policy=board.cache_hierarchy.l1icaches08.replacement_policy
response_latency=1
sequential_access=false
size=65536
system=board
tag_latency=1
tags=board.cache_hierarchy.l1icaches08.tags
tgts_per_mshr=20
warmup_percentage=0
write_allocator=Null
write_buffers=8
writeback_clean=false
cpu_side=board.processor.start08.core.icache_port
mem_side=board.cache_hierarchy.l2buses08.cpu_side_ports[0]

[board.cache_hierarchy.l1icaches08.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.cache_hierarchy.l1icaches08.prefetcher]
type=IndirectMemoryPrefetcher
children=ipd_table_indexing_policy ipd_table_replacement_policy power_state pt_table_indexing_policy pt_table_replacement_policy
addr_array_len=4
block_size=64
cache_snoop=false
clk_domain=board.clk_domain
eventq_index=0
ipd_table_assoc=4
ipd_table_entries=4
ipd_table_indexing_policy=board.cache_hierarchy.l1icaches08.prefetcher.ipd_table_indexing_policy
ipd_table_replacement_policy=board.cache_hierarchy.l1icaches08.prefetcher.ipd_table_replacement_policy
latency=1
max_prefetch_distance=16
max_prefetch_requests_with_pending_translation=32
num_indirect_counter_bits=3
on_data=true
on_inst=true
on_miss=false
on_read=true
on_write=true
page_bytes=4096
power_model=
power_state=board.cache_hierarchy.l1icaches08.prefetcher.power_state
prefetch_on_access=false
prefetch_on_pf_hit=false
prefetch_threshold=2
pt_table_assoc=16
pt_table_entries=32
pt_table_indexing_policy=board.cache_hierarchy.l1icaches08.prefetcher.pt_table_indexing_policy
pt_table_replacement_policy=board.cache_hierarchy.l1icaches08.prefetcher.pt_table_replacement_policy
queue_filter=true
queue_size=64
queue_squash=true
shift_values=2 3 4 -3
stream_counter_threshold=4
streaming_distance=4
sys=board
tag_prefetch=true
throttle_control_percentage=0
use_virtual_addresses=false

[board.cache_hierarchy.l1icaches08.prefetcher.ipd_table_indexing_policy]
type=SetAssociative
assoc=4
entry_size=1
eventq_index=0
size=4

[board.cache_hierarchy.l1icaches08.prefetcher.ipd_table_replacement_policy]
type=LRURP
eventq_index=0

[board.cache_hierarchy.l1icaches08.prefetcher.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.cache_hierarchy.l1icaches08.prefetcher.pt_table_indexing_policy]
type=SetAssociative
assoc=16
entry_size=1
eventq_index=0
size=32

[board.cache_hierarchy.l1icaches08.prefetcher.pt_table_replacement_policy]
type=LRURP
eventq_index=0

[board.cache_hierarchy.l1icaches08.replacement_policy]
type=LRURP
eventq_index=0

[board.cache_hierarchy.l1icaches08.tags]
type=BaseSetAssoc
children=indexing_policy power_state
assoc=8
block_size=64
clk_domain=board.clk_domain
entry_size=64
eventq_index=0
indexing_policy=board.cache_hierarchy.l1icaches08.tags.indexing_policy
power_model=
power_state=board.cache_hierarchy.l1icaches08.tags.power_state
replacement_policy=board.cache_hierarchy.l1icaches08.replacement_policy
sequential_access=false
size=65536
system=board
tag_latency=1
warmup_percentage=0

[board.cache_hierarchy.l1icaches08.tags.indexing_policy]
type=SetAssociative
assoc=8
entry_size=64
eventq_index=0
size=65536

[board.cache_hierarchy.l1icaches08.tags.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.cache_hierarchy.l1icaches09]
type=Cache
children=power_state prefetcher replacement_policy tags
addr_ranges=0:18446744073709551615
assoc=8
clk_domain=board.clk_domain
clusivity=mostly_incl
compressor=Null
data_latency=1
demand_mshr_reserve=1
eventq_index=0
is_read_only=false
max_miss_count=0
move_contractions=true
mshrs=20
power_model=
power_state=board.cache_hierarchy.l1icaches09.power_state
prefetcher=board.cache_hierarchy.l1icaches09.prefetcher
replace_expansions=true
replacement_policy=board.cache_hierarchy.l1icaches09.replacement_policy
response_latency=1
sequential_access=false
size=65536
system=board
tag_latency=1
tags=board.cache_hierarchy.l1icaches09.tags
tgts_per_mshr=20
warmup_percentage=0
write_allocator=Null
write_buffers=8
writeback_clean=false
cpu_side=board.processor.start09.core.icache_port
mem_side=board.cache_hierarchy.l2buses09.cpu_side_ports[0]

[board.cache_hierarchy.l1icaches09.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.cache_hierarchy.l1icaches09.prefetcher]
type=IndirectMemoryPrefetcher
children=ipd_table_indexing_policy ipd_table_replacement_policy power_state pt_table_indexing_policy pt_table_replacement_policy
addr_array_len=4
block_size=64
cache_snoop=false
clk_domain=board.clk_domain
eventq_index=0
ipd_table_assoc=4
ipd_table_entries=4
ipd_table_indexing_policy=board.cache_hierarchy.l1icaches09.prefetcher.ipd_table_indexing_policy
ipd_table_replacement_policy=board.cache_hierarchy.l1icaches09.prefetcher.ipd_table_replacement_policy
latency=1
max_prefetch_distance=16
max_prefetch_requests_with_pending_translation=32
num_indirect_counter_bits=3
on_data=true
on_inst=true
on_miss=false
on_read=true
on_write=true
page_bytes=4096
power_model=
power_state=board.cache_hierarchy.l1icaches09.prefetcher.power_state
prefetch_on_access=false
prefetch_on_pf_hit=false
prefetch_threshold=2
pt_table_assoc=16
pt_table_entries=32
pt_table_indexing_policy=board.cache_hierarchy.l1icaches09.prefetcher.pt_table_indexing_policy
pt_table_replacement_policy=board.cache_hierarchy.l1icaches09.prefetcher.pt_table_replacement_policy
queue_filter=true
queue_size=64
queue_squash=true
shift_values=2 3 4 -3
stream_counter_threshold=4
streaming_distance=4
sys=board
tag_prefetch=true
throttle_control_percentage=0
use_virtual_addresses=false

[board.cache_hierarchy.l1icaches09.prefetcher.ipd_table_indexing_policy]
type=SetAssociative
assoc=4
entry_size=1
eventq_index=0
size=4

[board.cache_hierarchy.l1icaches09.prefetcher.ipd_table_replacement_policy]
type=LRURP
eventq_index=0

[board.cache_hierarchy.l1icaches09.prefetcher.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.cache_hierarchy.l1icaches09.prefetcher.pt_table_indexing_policy]
type=SetAssociative
assoc=16
entry_size=1
eventq_index=0
size=32

[board.cache_hierarchy.l1icaches09.prefetcher.pt_table_replacement_policy]
type=LRURP
eventq_index=0

[board.cache_hierarchy.l1icaches09.replacement_policy]
type=LRURP
eventq_index=0

[board.cache_hierarchy.l1icaches09.tags]
type=BaseSetAssoc
children=indexing_policy power_state
assoc=8
block_size=64
clk_domain=board.clk_domain
entry_size=64
eventq_index=0
indexing_policy=board.cache_hierarchy.l1icaches09.tags.indexing_policy
power_model=
power_state=board.cache_hierarchy.l1icaches09.tags.power_state
replacement_policy=board.cache_hierarchy.l1icaches09.replacement_policy
sequential_access=false
size=65536
system=board
tag_latency=1
warmup_percentage=0

[board.cache_hierarchy.l1icaches09.tags.indexing_policy]
type=SetAssociative
assoc=8
entry_size=64
eventq_index=0
size=65536

[board.cache_hierarchy.l1icaches09.tags.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.cache_hierarchy.l1icaches10]
type=Cache
children=power_state prefetcher replacement_policy tags
addr_ranges=0:18446744073709551615
assoc=8
clk_domain=board.clk_domain
clusivity=mostly_incl
compressor=Null
data_latency=1
demand_mshr_reserve=1
eventq_index=0
is_read_only=false
max_miss_count=0
move_contractions=true
mshrs=20
power_model=
power_state=board.cache_hierarchy.l1icaches10.power_state
prefetcher=board.cache_hierarchy.l1icaches10.prefetcher
replace_expansions=true
replacement_policy=board.cache_hierarchy.l1icaches10.replacement_policy
response_latency=1
sequential_access=false
size=65536
system=board
tag_latency=1
tags=board.cache_hierarchy.l1icaches10.tags
tgts_per_mshr=20
warmup_percentage=0
write_allocator=Null
write_buffers=8
writeback_clean=false
cpu_side=board.processor.start10.core.icache_port
mem_side=board.cache_hierarchy.l2buses10.cpu_side_ports[0]

[board.cache_hierarchy.l1icaches10.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.cache_hierarchy.l1icaches10.prefetcher]
type=IndirectMemoryPrefetcher
children=ipd_table_indexing_policy ipd_table_replacement_policy power_state pt_table_indexing_policy pt_table_replacement_policy
addr_array_len=4
block_size=64
cache_snoop=false
clk_domain=board.clk_domain
eventq_index=0
ipd_table_assoc=4
ipd_table_entries=4
ipd_table_indexing_policy=board.cache_hierarchy.l1icaches10.prefetcher.ipd_table_indexing_policy
ipd_table_replacement_policy=board.cache_hierarchy.l1icaches10.prefetcher.ipd_table_replacement_policy
latency=1
max_prefetch_distance=16
max_prefetch_requests_with_pending_translation=32
num_indirect_counter_bits=3
on_data=true
on_inst=true
on_miss=false
on_read=true
on_write=true
page_bytes=4096
power_model=
power_state=board.cache_hierarchy.l1icaches10.prefetcher.power_state
prefetch_on_access=false
prefetch_on_pf_hit=false
prefetch_threshold=2
pt_table_assoc=16
pt_table_entries=32
pt_table_indexing_policy=board.cache_hierarchy.l1icaches10.prefetcher.pt_table_indexing_policy
pt_table_replacement_policy=board.cache_hierarchy.l1icaches10.prefetcher.pt_table_replacement_policy
queue_filter=true
queue_size=64
queue_squash=true
shift_values=2 3 4 -3
stream_counter_threshold=4
streaming_distance=4
sys=board
tag_prefetch=true
throttle_control_percentage=0
use_virtual_addresses=false

[board.cache_hierarchy.l1icaches10.prefetcher.ipd_table_indexing_policy]
type=SetAssociative
assoc=4
entry_size=1
eventq_index=0
size=4

[board.cache_hierarchy.l1icaches10.prefetcher.ipd_table_replacement_policy]
type=LRURP
eventq_index=0

[board.cache_hierarchy.l1icaches10.prefetcher.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.cache_hierarchy.l1icaches10.prefetcher.pt_table_indexing_policy]
type=SetAssociative
assoc=16
entry_size=1
eventq_index=0
size=32

[board.cache_hierarchy.l1icaches10.prefetcher.pt_table_replacement_policy]
type=LRURP
eventq_index=0

[board.cache_hierarchy.l1icaches10.replacement_policy]
type=LRURP
eventq_index=0

[board.cache_hierarchy.l1icaches10.tags]
type=BaseSetAssoc
children=indexing_policy power_state
assoc=8
block_size=64
clk_domain=board.clk_domain
entry_size=64
eventq_index=0
indexing_policy=board.cache_hierarchy.l1icaches10.tags.indexing_policy
power_model=
power_state=board.cache_hierarchy.l1icaches10.tags.power_state
replacement_policy=board.cache_hierarchy.l1icaches10.replacement_policy
sequential_access=false
size=65536
system=board
tag_latency=1
warmup_percentage=0

[board.cache_hierarchy.l1icaches10.tags.indexing_policy]
type=SetAssociative
assoc=8
entry_size=64
eventq_index=0
size=65536

[board.cache_hierarchy.l1icaches10.tags.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.cache_hierarchy.l1icaches11]
type=Cache
children=power_state prefetcher replacement_policy tags
addr_ranges=0:18446744073709551615
assoc=8
clk_domain=board.clk_domain
clusivity=mostly_incl
compressor=Null
data_latency=1
demand_mshr_reserve=1
eventq_index=0
is_read_only=false
max_miss_count=0
move_contractions=true
mshrs=20
power_model=
power_state=board.cache_hierarchy.l1icaches11.power_state
prefetcher=board.cache_hierarchy.l1icaches11.prefetcher
replace_expansions=true
replacement_policy=board.cache_hierarchy.l1icaches11.replacement_policy
response_latency=1
sequential_access=false
size=65536
system=board
tag_latency=1
tags=board.cache_hierarchy.l1icaches11.tags
tgts_per_mshr=20
warmup_percentage=0
write_allocator=Null
write_buffers=8
writeback_clean=false
cpu_side=board.processor.start11.core.icache_port
mem_side=board.cache_hierarchy.l2buses11.cpu_side_ports[0]

[board.cache_hierarchy.l1icaches11.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.cache_hierarchy.l1icaches11.prefetcher]
type=IndirectMemoryPrefetcher
children=ipd_table_indexing_policy ipd_table_replacement_policy power_state pt_table_indexing_policy pt_table_replacement_policy
addr_array_len=4
block_size=64
cache_snoop=false
clk_domain=board.clk_domain
eventq_index=0
ipd_table_assoc=4
ipd_table_entries=4
ipd_table_indexing_policy=board.cache_hierarchy.l1icaches11.prefetcher.ipd_table_indexing_policy
ipd_table_replacement_policy=board.cache_hierarchy.l1icaches11.prefetcher.ipd_table_replacement_policy
latency=1
max_prefetch_distance=16
max_prefetch_requests_with_pending_translation=32
num_indirect_counter_bits=3
on_data=true
on_inst=true
on_miss=false
on_read=true
on_write=true
page_bytes=4096
power_model=
power_state=board.cache_hierarchy.l1icaches11.prefetcher.power_state
prefetch_on_access=false
prefetch_on_pf_hit=false
prefetch_threshold=2
pt_table_assoc=16
pt_table_entries=32
pt_table_indexing_policy=board.cache_hierarchy.l1icaches11.prefetcher.pt_table_indexing_policy
pt_table_replacement_policy=board.cache_hierarchy.l1icaches11.prefetcher.pt_table_replacement_policy
queue_filter=true
queue_size=64
queue_squash=true
shift_values=2 3 4 -3
stream_counter_threshold=4
streaming_distance=4
sys=board
tag_prefetch=true
throttle_control_percentage=0
use_virtual_addresses=false

[board.cache_hierarchy.l1icaches11.prefetcher.ipd_table_indexing_policy]
type=SetAssociative
assoc=4
entry_size=1
eventq_index=0
size=4

[board.cache_hierarchy.l1icaches11.prefetcher.ipd_table_replacement_policy]
type=LRURP
eventq_index=0

[board.cache_hierarchy.l1icaches11.prefetcher.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.cache_hierarchy.l1icaches11.prefetcher.pt_table_indexing_policy]
type=SetAssociative
assoc=16
entry_size=1
eventq_index=0
size=32

[board.cache_hierarchy.l1icaches11.prefetcher.pt_table_replacement_policy]
type=LRURP
eventq_index=0

[board.cache_hierarchy.l1icaches11.replacement_policy]
type=LRURP
eventq_index=0

[board.cache_hierarchy.l1icaches11.tags]
type=BaseSetAssoc
children=indexing_policy power_state
assoc=8
block_size=64
clk_domain=board.clk_domain
entry_size=64
eventq_index=0
indexing_policy=board.cache_hierarchy.l1icaches11.tags.indexing_policy
power_model=
power_state=board.cache_hierarchy.l1icaches11.tags.power_state
replacement_policy=board.cache_hierarchy.l1icaches11.replacement_policy
sequential_access=false
size=65536
system=board
tag_latency=1
warmup_percentage=0

[board.cache_hierarchy.l1icaches11.tags.indexing_policy]
type=SetAssociative
assoc=8
entry_size=64
eventq_index=0
size=65536

[board.cache_hierarchy.l1icaches11.tags.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.cache_hierarchy.l1icaches12]
type=Cache
children=power_state prefetcher replacement_policy tags
addr_ranges=0:18446744073709551615
assoc=8
clk_domain=board.clk_domain
clusivity=mostly_incl
compressor=Null
data_latency=1
demand_mshr_reserve=1
eventq_index=0
is_read_only=false
max_miss_count=0
move_contractions=true
mshrs=20
power_model=
power_state=board.cache_hierarchy.l1icaches12.power_state
prefetcher=board.cache_hierarchy.l1icaches12.prefetcher
replace_expansions=true
replacement_policy=board.cache_hierarchy.l1icaches12.replacement_policy
response_latency=1
sequential_access=false
size=65536
system=board
tag_latency=1
tags=board.cache_hierarchy.l1icaches12.tags
tgts_per_mshr=20
warmup_percentage=0
write_allocator=Null
write_buffers=8
writeback_clean=false
cpu_side=board.processor.start12.core.icache_port
mem_side=board.cache_hierarchy.l2buses12.cpu_side_ports[0]

[board.cache_hierarchy.l1icaches12.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.cache_hierarchy.l1icaches12.prefetcher]
type=IndirectMemoryPrefetcher
children=ipd_table_indexing_policy ipd_table_replacement_policy power_state pt_table_indexing_policy pt_table_replacement_policy
addr_array_len=4
block_size=64
cache_snoop=false
clk_domain=board.clk_domain
eventq_index=0
ipd_table_assoc=4
ipd_table_entries=4
ipd_table_indexing_policy=board.cache_hierarchy.l1icaches12.prefetcher.ipd_table_indexing_policy
ipd_table_replacement_policy=board.cache_hierarchy.l1icaches12.prefetcher.ipd_table_replacement_policy
latency=1
max_prefetch_distance=16
max_prefetch_requests_with_pending_translation=32
num_indirect_counter_bits=3
on_data=true
on_inst=true
on_miss=false
on_read=true
on_write=true
page_bytes=4096
power_model=
power_state=board.cache_hierarchy.l1icaches12.prefetcher.power_state
prefetch_on_access=false
prefetch_on_pf_hit=false
prefetch_threshold=2
pt_table_assoc=16
pt_table_entries=32
pt_table_indexing_policy=board.cache_hierarchy.l1icaches12.prefetcher.pt_table_indexing_policy
pt_table_replacement_policy=board.cache_hierarchy.l1icaches12.prefetcher.pt_table_replacement_policy
queue_filter=true
queue_size=64
queue_squash=true
shift_values=2 3 4 -3
stream_counter_threshold=4
streaming_distance=4
sys=board
tag_prefetch=true
throttle_control_percentage=0
use_virtual_addresses=false

[board.cache_hierarchy.l1icaches12.prefetcher.ipd_table_indexing_policy]
type=SetAssociative
assoc=4
entry_size=1
eventq_index=0
size=4

[board.cache_hierarchy.l1icaches12.prefetcher.ipd_table_replacement_policy]
type=LRURP
eventq_index=0

[board.cache_hierarchy.l1icaches12.prefetcher.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.cache_hierarchy.l1icaches12.prefetcher.pt_table_indexing_policy]
type=SetAssociative
assoc=16
entry_size=1
eventq_index=0
size=32

[board.cache_hierarchy.l1icaches12.prefetcher.pt_table_replacement_policy]
type=LRURP
eventq_index=0

[board.cache_hierarchy.l1icaches12.replacement_policy]
type=LRURP
eventq_index=0

[board.cache_hierarchy.l1icaches12.tags]
type=BaseSetAssoc
children=indexing_policy power_state
assoc=8
block_size=64
clk_domain=board.clk_domain
entry_size=64
eventq_index=0
indexing_policy=board.cache_hierarchy.l1icaches12.tags.indexing_policy
power_model=
power_state=board.cache_hierarchy.l1icaches12.tags.power_state
replacement_policy=board.cache_hierarchy.l1icaches12.replacement_policy
sequential_access=false
size=65536
system=board
tag_latency=1
warmup_percentage=0

[board.cache_hierarchy.l1icaches12.tags.indexing_policy]
type=SetAssociative
assoc=8
entry_size=64
eventq_index=0
size=65536

[board.cache_hierarchy.l1icaches12.tags.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.cache_hierarchy.l1icaches13]
type=Cache
children=power_state prefetcher replacement_policy tags
addr_ranges=0:18446744073709551615
assoc=8
clk_domain=board.clk_domain
clusivity=mostly_incl
compressor=Null
data_latency=1
demand_mshr_reserve=1
eventq_index=0
is_read_only=false
max_miss_count=0
move_contractions=true
mshrs=20
power_model=
power_state=board.cache_hierarchy.l1icaches13.power_state
prefetcher=board.cache_hierarchy.l1icaches13.prefetcher
replace_expansions=true
replacement_policy=board.cache_hierarchy.l1icaches13.replacement_policy
response_latency=1
sequential_access=false
size=65536
system=board
tag_latency=1
tags=board.cache_hierarchy.l1icaches13.tags
tgts_per_mshr=20
warmup_percentage=0
write_allocator=Null
write_buffers=8
writeback_clean=false
cpu_side=board.processor.start13.core.icache_port
mem_side=board.cache_hierarchy.l2buses13.cpu_side_ports[0]

[board.cache_hierarchy.l1icaches13.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.cache_hierarchy.l1icaches13.prefetcher]
type=IndirectMemoryPrefetcher
children=ipd_table_indexing_policy ipd_table_replacement_policy power_state pt_table_indexing_policy pt_table_replacement_policy
addr_array_len=4
block_size=64
cache_snoop=false
clk_domain=board.clk_domain
eventq_index=0
ipd_table_assoc=4
ipd_table_entries=4
ipd_table_indexing_policy=board.cache_hierarchy.l1icaches13.prefetcher.ipd_table_indexing_policy
ipd_table_replacement_policy=board.cache_hierarchy.l1icaches13.prefetcher.ipd_table_replacement_policy
latency=1
max_prefetch_distance=16
max_prefetch_requests_with_pending_translation=32
num_indirect_counter_bits=3
on_data=true
on_inst=true
on_miss=false
on_read=true
on_write=true
page_bytes=4096
power_model=
power_state=board.cache_hierarchy.l1icaches13.prefetcher.power_state
prefetch_on_access=false
prefetch_on_pf_hit=false
prefetch_threshold=2
pt_table_assoc=16
pt_table_entries=32
pt_table_indexing_policy=board.cache_hierarchy.l1icaches13.prefetcher.pt_table_indexing_policy
pt_table_replacement_policy=board.cache_hierarchy.l1icaches13.prefetcher.pt_table_replacement_policy
queue_filter=true
queue_size=64
queue_squash=true
shift_values=2 3 4 -3
stream_counter_threshold=4
streaming_distance=4
sys=board
tag_prefetch=true
throttle_control_percentage=0
use_virtual_addresses=false

[board.cache_hierarchy.l1icaches13.prefetcher.ipd_table_indexing_policy]
type=SetAssociative
assoc=4
entry_size=1
eventq_index=0
size=4

[board.cache_hierarchy.l1icaches13.prefetcher.ipd_table_replacement_policy]
type=LRURP
eventq_index=0

[board.cache_hierarchy.l1icaches13.prefetcher.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.cache_hierarchy.l1icaches13.prefetcher.pt_table_indexing_policy]
type=SetAssociative
assoc=16
entry_size=1
eventq_index=0
size=32

[board.cache_hierarchy.l1icaches13.prefetcher.pt_table_replacement_policy]
type=LRURP
eventq_index=0

[board.cache_hierarchy.l1icaches13.replacement_policy]
type=LRURP
eventq_index=0

[board.cache_hierarchy.l1icaches13.tags]
type=BaseSetAssoc
children=indexing_policy power_state
assoc=8
block_size=64
clk_domain=board.clk_domain
entry_size=64
eventq_index=0
indexing_policy=board.cache_hierarchy.l1icaches13.tags.indexing_policy
power_model=
power_state=board.cache_hierarchy.l1icaches13.tags.power_state
replacement_policy=board.cache_hierarchy.l1icaches13.replacement_policy
sequential_access=false
size=65536
system=board
tag_latency=1
warmup_percentage=0

[board.cache_hierarchy.l1icaches13.tags.indexing_policy]
type=SetAssociative
assoc=8
entry_size=64
eventq_index=0
size=65536

[board.cache_hierarchy.l1icaches13.tags.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.cache_hierarchy.l1icaches14]
type=Cache
children=power_state prefetcher replacement_policy tags
addr_ranges=0:18446744073709551615
assoc=8
clk_domain=board.clk_domain
clusivity=mostly_incl
compressor=Null
data_latency=1
demand_mshr_reserve=1
eventq_index=0
is_read_only=false
max_miss_count=0
move_contractions=true
mshrs=20
power_model=
power_state=board.cache_hierarchy.l1icaches14.power_state
prefetcher=board.cache_hierarchy.l1icaches14.prefetcher
replace_expansions=true
replacement_policy=board.cache_hierarchy.l1icaches14.replacement_policy
response_latency=1
sequential_access=false
size=65536
system=board
tag_latency=1
tags=board.cache_hierarchy.l1icaches14.tags
tgts_per_mshr=20
warmup_percentage=0
write_allocator=Null
write_buffers=8
writeback_clean=false
cpu_side=board.processor.start14.core.icache_port
mem_side=board.cache_hierarchy.l2buses14.cpu_side_ports[0]

[board.cache_hierarchy.l1icaches14.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.cache_hierarchy.l1icaches14.prefetcher]
type=IndirectMemoryPrefetcher
children=ipd_table_indexing_policy ipd_table_replacement_policy power_state pt_table_indexing_policy pt_table_replacement_policy
addr_array_len=4
block_size=64
cache_snoop=false
clk_domain=board.clk_domain
eventq_index=0
ipd_table_assoc=4
ipd_table_entries=4
ipd_table_indexing_policy=board.cache_hierarchy.l1icaches14.prefetcher.ipd_table_indexing_policy
ipd_table_replacement_policy=board.cache_hierarchy.l1icaches14.prefetcher.ipd_table_replacement_policy
latency=1
max_prefetch_distance=16
max_prefetch_requests_with_pending_translation=32
num_indirect_counter_bits=3
on_data=true
on_inst=true
on_miss=false
on_read=true
on_write=true
page_bytes=4096
power_model=
power_state=board.cache_hierarchy.l1icaches14.prefetcher.power_state
prefetch_on_access=false
prefetch_on_pf_hit=false
prefetch_threshold=2
pt_table_assoc=16
pt_table_entries=32
pt_table_indexing_policy=board.cache_hierarchy.l1icaches14.prefetcher.pt_table_indexing_policy
pt_table_replacement_policy=board.cache_hierarchy.l1icaches14.prefetcher.pt_table_replacement_policy
queue_filter=true
queue_size=64
queue_squash=true
shift_values=2 3 4 -3
stream_counter_threshold=4
streaming_distance=4
sys=board
tag_prefetch=true
throttle_control_percentage=0
use_virtual_addresses=false

[board.cache_hierarchy.l1icaches14.prefetcher.ipd_table_indexing_policy]
type=SetAssociative
assoc=4
entry_size=1
eventq_index=0
size=4

[board.cache_hierarchy.l1icaches14.prefetcher.ipd_table_replacement_policy]
type=LRURP
eventq_index=0

[board.cache_hierarchy.l1icaches14.prefetcher.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.cache_hierarchy.l1icaches14.prefetcher.pt_table_indexing_policy]
type=SetAssociative
assoc=16
entry_size=1
eventq_index=0
size=32

[board.cache_hierarchy.l1icaches14.prefetcher.pt_table_replacement_policy]
type=LRURP
eventq_index=0

[board.cache_hierarchy.l1icaches14.replacement_policy]
type=LRURP
eventq_index=0

[board.cache_hierarchy.l1icaches14.tags]
type=BaseSetAssoc
children=indexing_policy power_state
assoc=8
block_size=64
clk_domain=board.clk_domain
entry_size=64
eventq_index=0
indexing_policy=board.cache_hierarchy.l1icaches14.tags.indexing_policy
power_model=
power_state=board.cache_hierarchy.l1icaches14.tags.power_state
replacement_policy=board.cache_hierarchy.l1icaches14.replacement_policy
sequential_access=false
size=65536
system=board
tag_latency=1
warmup_percentage=0

[board.cache_hierarchy.l1icaches14.tags.indexing_policy]
type=SetAssociative
assoc=8
entry_size=64
eventq_index=0
size=65536

[board.cache_hierarchy.l1icaches14.tags.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.cache_hierarchy.l1icaches15]
type=Cache
children=power_state prefetcher replacement_policy tags
addr_ranges=0:18446744073709551615
assoc=8
clk_domain=board.clk_domain
clusivity=mostly_incl
compressor=Null
data_latency=1
demand_mshr_reserve=1
eventq_index=0
is_read_only=false
max_miss_count=0
move_contractions=true
mshrs=20
power_model=
power_state=board.cache_hierarchy.l1icaches15.power_state
prefetcher=board.cache_hierarchy.l1icaches15.prefetcher
replace_expansions=true
replacement_policy=board.cache_hierarchy.l1icaches15.replacement_policy
response_latency=1
sequential_access=false
size=65536
system=board
tag_latency=1
tags=board.cache_hierarchy.l1icaches15.tags
tgts_per_mshr=20
warmup_percentage=0
write_allocator=Null
write_buffers=8
writeback_clean=false
cpu_side=board.processor.start15.core.icache_port
mem_side=board.cache_hierarchy.l2buses15.cpu_side_ports[0]

[board.cache_hierarchy.l1icaches15.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.cache_hierarchy.l1icaches15.prefetcher]
type=IndirectMemoryPrefetcher
children=ipd_table_indexing_policy ipd_table_replacement_policy power_state pt_table_indexing_policy pt_table_replacement_policy
addr_array_len=4
block_size=64
cache_snoop=false
clk_domain=board.clk_domain
eventq_index=0
ipd_table_assoc=4
ipd_table_entries=4
ipd_table_indexing_policy=board.cache_hierarchy.l1icaches15.prefetcher.ipd_table_indexing_policy
ipd_table_replacement_policy=board.cache_hierarchy.l1icaches15.prefetcher.ipd_table_replacement_policy
latency=1
max_prefetch_distance=16
max_prefetch_requests_with_pending_translation=32
num_indirect_counter_bits=3
on_data=true
on_inst=true
on_miss=false
on_read=true
on_write=true
page_bytes=4096
power_model=
power_state=board.cache_hierarchy.l1icaches15.prefetcher.power_state
prefetch_on_access=false
prefetch_on_pf_hit=false
prefetch_threshold=2
pt_table_assoc=16
pt_table_entries=32
pt_table_indexing_policy=board.cache_hierarchy.l1icaches15.prefetcher.pt_table_indexing_policy
pt_table_replacement_policy=board.cache_hierarchy.l1icaches15.prefetcher.pt_table_replacement_policy
queue_filter=true
queue_size=64
queue_squash=true
shift_values=2 3 4 -3
stream_counter_threshold=4
streaming_distance=4
sys=board
tag_prefetch=true
throttle_control_percentage=0
use_virtual_addresses=false

[board.cache_hierarchy.l1icaches15.prefetcher.ipd_table_indexing_policy]
type=SetAssociative
assoc=4
entry_size=1
eventq_index=0
size=4

[board.cache_hierarchy.l1icaches15.prefetcher.ipd_table_replacement_policy]
type=LRURP
eventq_index=0

[board.cache_hierarchy.l1icaches15.prefetcher.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.cache_hierarchy.l1icaches15.prefetcher.pt_table_indexing_policy]
type=SetAssociative
assoc=16
entry_size=1
eventq_index=0
size=32

[board.cache_hierarchy.l1icaches15.prefetcher.pt_table_replacement_policy]
type=LRURP
eventq_index=0

[board.cache_hierarchy.l1icaches15.replacement_policy]
type=LRURP
eventq_index=0

[board.cache_hierarchy.l1icaches15.tags]
type=BaseSetAssoc
children=indexing_policy power_state
assoc=8
block_size=64
clk_domain=board.clk_domain
entry_size=64
eventq_index=0
indexing_policy=board.cache_hierarchy.l1icaches15.tags.indexing_policy
power_model=
power_state=board.cache_hierarchy.l1icaches15.tags.power_state
replacement_policy=board.cache_hierarchy.l1icaches15.replacement_policy
sequential_access=false
size=65536
system=board
tag_latency=1
warmup_percentage=0

[board.cache_hierarchy.l1icaches15.tags.indexing_policy]
type=SetAssociative
assoc=8
entry_size=64
eventq_index=0
size=65536

[board.cache_hierarchy.l1icaches15.tags.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.cache_hierarchy.l2buses00]
type=CoherentXBar
children=power_state snoop_filter
clk_domain=board.clk_domain
eventq_index=0
forward_latency=0
frontend_latency=1
header_latency=1
max_outstanding_snoops=512
max_routing_table_size=512
point_of_coherency=false
point_of_unification=true
power_model=
power_state=board.cache_hierarchy.l2buses00.power_state
response_latency=1
snoop_filter=board.cache_hierarchy.l2buses00.snoop_filter
snoop_response_latency=1
system=board
use_default_range=false
width=64
cpu_side_ports=board.cache_hierarchy.l1icaches00.mem_side board.cache_hierarchy.l1dcaches00.mem_side board.cache_hierarchy.iptw_caches00.mem_side board.cache_hierarchy.dptw_caches00.mem_side
mem_side_ports=board.cache_hierarchy.l2caches00.cpu_side

[board.cache_hierarchy.l2buses00.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.cache_hierarchy.l2buses00.snoop_filter]
type=SnoopFilter
eventq_index=0
lookup_latency=0
max_capacity=83886080
system=board

[board.cache_hierarchy.l2buses01]
type=CoherentXBar
children=power_state snoop_filter
clk_domain=board.clk_domain
eventq_index=0
forward_latency=0
frontend_latency=1
header_latency=1
max_outstanding_snoops=512
max_routing_table_size=512
point_of_coherency=false
point_of_unification=true
power_model=
power_state=board.cache_hierarchy.l2buses01.power_state
response_latency=1
snoop_filter=board.cache_hierarchy.l2buses01.snoop_filter
snoop_response_latency=1
system=board
use_default_range=false
width=64
cpu_side_ports=board.cache_hierarchy.l1icaches01.mem_side board.cache_hierarchy.l1dcaches01.mem_side board.cache_hierarchy.iptw_caches01.mem_side board.cache_hierarchy.dptw_caches01.mem_side
mem_side_ports=board.cache_hierarchy.l2caches01.cpu_side

[board.cache_hierarchy.l2buses01.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.cache_hierarchy.l2buses01.snoop_filter]
type=SnoopFilter
eventq_index=0
lookup_latency=0
max_capacity=83886080
system=board

[board.cache_hierarchy.l2buses02]
type=CoherentXBar
children=power_state snoop_filter
clk_domain=board.clk_domain
eventq_index=0
forward_latency=0
frontend_latency=1
header_latency=1
max_outstanding_snoops=512
max_routing_table_size=512
point_of_coherency=false
point_of_unification=true
power_model=
power_state=board.cache_hierarchy.l2buses02.power_state
response_latency=1
snoop_filter=board.cache_hierarchy.l2buses02.snoop_filter
snoop_response_latency=1
system=board
use_default_range=false
width=64
cpu_side_ports=board.cache_hierarchy.l1icaches02.mem_side board.cache_hierarchy.l1dcaches02.mem_side board.cache_hierarchy.iptw_caches02.mem_side board.cache_hierarchy.dptw_caches02.mem_side
mem_side_ports=board.cache_hierarchy.l2caches02.cpu_side

[board.cache_hierarchy.l2buses02.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.cache_hierarchy.l2buses02.snoop_filter]
type=SnoopFilter
eventq_index=0
lookup_latency=0
max_capacity=83886080
system=board

[board.cache_hierarchy.l2buses03]
type=CoherentXBar
children=power_state snoop_filter
clk_domain=board.clk_domain
eventq_index=0
forward_latency=0
frontend_latency=1
header_latency=1
max_outstanding_snoops=512
max_routing_table_size=512
point_of_coherency=false
point_of_unification=true
power_model=
power_state=board.cache_hierarchy.l2buses03.power_state
response_latency=1
snoop_filter=board.cache_hierarchy.l2buses03.snoop_filter
snoop_response_latency=1
system=board
use_default_range=false
width=64
cpu_side_ports=board.cache_hierarchy.l1icaches03.mem_side board.cache_hierarchy.l1dcaches03.mem_side board.cache_hierarchy.iptw_caches03.mem_side board.cache_hierarchy.dptw_caches03.mem_side
mem_side_ports=board.cache_hierarchy.l2caches03.cpu_side

[board.cache_hierarchy.l2buses03.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.cache_hierarchy.l2buses03.snoop_filter]
type=SnoopFilter
eventq_index=0
lookup_latency=0
max_capacity=83886080
system=board

[board.cache_hierarchy.l2buses04]
type=CoherentXBar
children=power_state snoop_filter
clk_domain=board.clk_domain
eventq_index=0
forward_latency=0
frontend_latency=1
header_latency=1
max_outstanding_snoops=512
max_routing_table_size=512
point_of_coherency=false
point_of_unification=true
power_model=
power_state=board.cache_hierarchy.l2buses04.power_state
response_latency=1
snoop_filter=board.cache_hierarchy.l2buses04.snoop_filter
snoop_response_latency=1
system=board
use_default_range=false
width=64
cpu_side_ports=board.cache_hierarchy.l1icaches04.mem_side board.cache_hierarchy.l1dcaches04.mem_side board.cache_hierarchy.iptw_caches04.mem_side board.cache_hierarchy.dptw_caches04.mem_side
mem_side_ports=board.cache_hierarchy.l2caches04.cpu_side

[board.cache_hierarchy.l2buses04.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.cache_hierarchy.l2buses04.snoop_filter]
type=SnoopFilter
eventq_index=0
lookup_latency=0
max_capacity=83886080
system=board

[board.cache_hierarchy.l2buses05]
type=CoherentXBar
children=power_state snoop_filter
clk_domain=board.clk_domain
eventq_index=0
forward_latency=0
frontend_latency=1
header_latency=1
max_outstanding_snoops=512
max_routing_table_size=512
point_of_coherency=false
point_of_unification=true
power_model=
power_state=board.cache_hierarchy.l2buses05.power_state
response_latency=1
snoop_filter=board.cache_hierarchy.l2buses05.snoop_filter
snoop_response_latency=1
system=board
use_default_range=false
width=64
cpu_side_ports=board.cache_hierarchy.l1icaches05.mem_side board.cache_hierarchy.l1dcaches05.mem_side board.cache_hierarchy.iptw_caches05.mem_side board.cache_hierarchy.dptw_caches05.mem_side
mem_side_ports=board.cache_hierarchy.l2caches05.cpu_side

[board.cache_hierarchy.l2buses05.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.cache_hierarchy.l2buses05.snoop_filter]
type=SnoopFilter
eventq_index=0
lookup_latency=0
max_capacity=83886080
system=board

[board.cache_hierarchy.l2buses06]
type=CoherentXBar
children=power_state snoop_filter
clk_domain=board.clk_domain
eventq_index=0
forward_latency=0
frontend_latency=1
header_latency=1
max_outstanding_snoops=512
max_routing_table_size=512
point_of_coherency=false
point_of_unification=true
power_model=
power_state=board.cache_hierarchy.l2buses06.power_state
response_latency=1
snoop_filter=board.cache_hierarchy.l2buses06.snoop_filter
snoop_response_latency=1
system=board
use_default_range=false
width=64
cpu_side_ports=board.cache_hierarchy.l1icaches06.mem_side board.cache_hierarchy.l1dcaches06.mem_side board.cache_hierarchy.iptw_caches06.mem_side board.cache_hierarchy.dptw_caches06.mem_side
mem_side_ports=board.cache_hierarchy.l2caches06.cpu_side

[board.cache_hierarchy.l2buses06.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.cache_hierarchy.l2buses06.snoop_filter]
type=SnoopFilter
eventq_index=0
lookup_latency=0
max_capacity=83886080
system=board

[board.cache_hierarchy.l2buses07]
type=CoherentXBar
children=power_state snoop_filter
clk_domain=board.clk_domain
eventq_index=0
forward_latency=0
frontend_latency=1
header_latency=1
max_outstanding_snoops=512
max_routing_table_size=512
point_of_coherency=false
point_of_unification=true
power_model=
power_state=board.cache_hierarchy.l2buses07.power_state
response_latency=1
snoop_filter=board.cache_hierarchy.l2buses07.snoop_filter
snoop_response_latency=1
system=board
use_default_range=false
width=64
cpu_side_ports=board.cache_hierarchy.l1icaches07.mem_side board.cache_hierarchy.l1dcaches07.mem_side board.cache_hierarchy.iptw_caches07.mem_side board.cache_hierarchy.dptw_caches07.mem_side
mem_side_ports=board.cache_hierarchy.l2caches07.cpu_side

[board.cache_hierarchy.l2buses07.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.cache_hierarchy.l2buses07.snoop_filter]
type=SnoopFilter
eventq_index=0
lookup_latency=0
max_capacity=83886080
system=board

[board.cache_hierarchy.l2buses08]
type=CoherentXBar
children=power_state snoop_filter
clk_domain=board.clk_domain
eventq_index=0
forward_latency=0
frontend_latency=1
header_latency=1
max_outstanding_snoops=512
max_routing_table_size=512
point_of_coherency=false
point_of_unification=true
power_model=
power_state=board.cache_hierarchy.l2buses08.power_state
response_latency=1
snoop_filter=board.cache_hierarchy.l2buses08.snoop_filter
snoop_response_latency=1
system=board
use_default_range=false
width=64
cpu_side_ports=board.cache_hierarchy.l1icaches08.mem_side board.cache_hierarchy.l1dcaches08.mem_side board.cache_hierarchy.iptw_caches08.mem_side board.cache_hierarchy.dptw_caches08.mem_side
mem_side_ports=board.cache_hierarchy.l2caches08.cpu_side

[board.cache_hierarchy.l2buses08.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.cache_hierarchy.l2buses08.snoop_filter]
type=SnoopFilter
eventq_index=0
lookup_latency=0
max_capacity=83886080
system=board

[board.cache_hierarchy.l2buses09]
type=CoherentXBar
children=power_state snoop_filter
clk_domain=board.clk_domain
eventq_index=0
forward_latency=0
frontend_latency=1
header_latency=1
max_outstanding_snoops=512
max_routing_table_size=512
point_of_coherency=false
point_of_unification=true
power_model=
power_state=board.cache_hierarchy.l2buses09.power_state
response_latency=1
snoop_filter=board.cache_hierarchy.l2buses09.snoop_filter
snoop_response_latency=1
system=board
use_default_range=false
width=64
cpu_side_ports=board.cache_hierarchy.l1icaches09.mem_side board.cache_hierarchy.l1dcaches09.mem_side board.cache_hierarchy.iptw_caches09.mem_side board.cache_hierarchy.dptw_caches09.mem_side
mem_side_ports=board.cache_hierarchy.l2caches09.cpu_side

[board.cache_hierarchy.l2buses09.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.cache_hierarchy.l2buses09.snoop_filter]
type=SnoopFilter
eventq_index=0
lookup_latency=0
max_capacity=83886080
system=board

[board.cache_hierarchy.l2buses10]
type=CoherentXBar
children=power_state snoop_filter
clk_domain=board.clk_domain
eventq_index=0
forward_latency=0
frontend_latency=1
header_latency=1
max_outstanding_snoops=512
max_routing_table_size=512
point_of_coherency=false
point_of_unification=true
power_model=
power_state=board.cache_hierarchy.l2buses10.power_state
response_latency=1
snoop_filter=board.cache_hierarchy.l2buses10.snoop_filter
snoop_response_latency=1
system=board
use_default_range=false
width=64
cpu_side_ports=board.cache_hierarchy.l1icaches10.mem_side board.cache_hierarchy.l1dcaches10.mem_side board.cache_hierarchy.iptw_caches10.mem_side board.cache_hierarchy.dptw_caches10.mem_side
mem_side_ports=board.cache_hierarchy.l2caches10.cpu_side

[board.cache_hierarchy.l2buses10.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.cache_hierarchy.l2buses10.snoop_filter]
type=SnoopFilter
eventq_index=0
lookup_latency=0
max_capacity=83886080
system=board

[board.cache_hierarchy.l2buses11]
type=CoherentXBar
children=power_state snoop_filter
clk_domain=board.clk_domain
eventq_index=0
forward_latency=0
frontend_latency=1
header_latency=1
max_outstanding_snoops=512
max_routing_table_size=512
point_of_coherency=false
point_of_unification=true
power_model=
power_state=board.cache_hierarchy.l2buses11.power_state
response_latency=1
snoop_filter=board.cache_hierarchy.l2buses11.snoop_filter
snoop_response_latency=1
system=board
use_default_range=false
width=64
cpu_side_ports=board.cache_hierarchy.l1icaches11.mem_side board.cache_hierarchy.l1dcaches11.mem_side board.cache_hierarchy.iptw_caches11.mem_side board.cache_hierarchy.dptw_caches11.mem_side
mem_side_ports=board.cache_hierarchy.l2caches11.cpu_side

[board.cache_hierarchy.l2buses11.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.cache_hierarchy.l2buses11.snoop_filter]
type=SnoopFilter
eventq_index=0
lookup_latency=0
max_capacity=83886080
system=board

[board.cache_hierarchy.l2buses12]
type=CoherentXBar
children=power_state snoop_filter
clk_domain=board.clk_domain
eventq_index=0
forward_latency=0
frontend_latency=1
header_latency=1
max_outstanding_snoops=512
max_routing_table_size=512
point_of_coherency=false
point_of_unification=true
power_model=
power_state=board.cache_hierarchy.l2buses12.power_state
response_latency=1
snoop_filter=board.cache_hierarchy.l2buses12.snoop_filter
snoop_response_latency=1
system=board
use_default_range=false
width=64
cpu_side_ports=board.cache_hierarchy.l1icaches12.mem_side board.cache_hierarchy.l1dcaches12.mem_side board.cache_hierarchy.iptw_caches12.mem_side board.cache_hierarchy.dptw_caches12.mem_side
mem_side_ports=board.cache_hierarchy.l2caches12.cpu_side

[board.cache_hierarchy.l2buses12.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.cache_hierarchy.l2buses12.snoop_filter]
type=SnoopFilter
eventq_index=0
lookup_latency=0
max_capacity=83886080
system=board

[board.cache_hierarchy.l2buses13]
type=CoherentXBar
children=power_state snoop_filter
clk_domain=board.clk_domain
eventq_index=0
forward_latency=0
frontend_latency=1
header_latency=1
max_outstanding_snoops=512
max_routing_table_size=512
point_of_coherency=false
point_of_unification=true
power_model=
power_state=board.cache_hierarchy.l2buses13.power_state
response_latency=1
snoop_filter=board.cache_hierarchy.l2buses13.snoop_filter
snoop_response_latency=1
system=board
use_default_range=false
width=64
cpu_side_ports=board.cache_hierarchy.l1icaches13.mem_side board.cache_hierarchy.l1dcaches13.mem_side board.cache_hierarchy.iptw_caches13.mem_side board.cache_hierarchy.dptw_caches13.mem_side
mem_side_ports=board.cache_hierarchy.l2caches13.cpu_side

[board.cache_hierarchy.l2buses13.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.cache_hierarchy.l2buses13.snoop_filter]
type=SnoopFilter
eventq_index=0
lookup_latency=0
max_capacity=83886080
system=board

[board.cache_hierarchy.l2buses14]
type=CoherentXBar
children=power_state snoop_filter
clk_domain=board.clk_domain
eventq_index=0
forward_latency=0
frontend_latency=1
header_latency=1
max_outstanding_snoops=512
max_routing_table_size=512
point_of_coherency=false
point_of_unification=true
power_model=
power_state=board.cache_hierarchy.l2buses14.power_state
response_latency=1
snoop_filter=board.cache_hierarchy.l2buses14.snoop_filter
snoop_response_latency=1
system=board
use_default_range=false
width=64
cpu_side_ports=board.cache_hierarchy.l1icaches14.mem_side board.cache_hierarchy.l1dcaches14.mem_side board.cache_hierarchy.iptw_caches14.mem_side board.cache_hierarchy.dptw_caches14.mem_side
mem_side_ports=board.cache_hierarchy.l2caches14.cpu_side

[board.cache_hierarchy.l2buses14.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.cache_hierarchy.l2buses14.snoop_filter]
type=SnoopFilter
eventq_index=0
lookup_latency=0
max_capacity=83886080
system=board

[board.cache_hierarchy.l2buses15]
type=CoherentXBar
children=power_state snoop_filter
clk_domain=board.clk_domain
eventq_index=0
forward_latency=0
frontend_latency=1
header_latency=1
max_outstanding_snoops=512
max_routing_table_size=512
point_of_coherency=false
point_of_unification=true
power_model=
power_state=board.cache_hierarchy.l2buses15.power_state
response_latency=1
snoop_filter=board.cache_hierarchy.l2buses15.snoop_filter
snoop_response_latency=1
system=board
use_default_range=false
width=64
cpu_side_ports=board.cache_hierarchy.l1icaches15.mem_side board.cache_hierarchy.l1dcaches15.mem_side board.cache_hierarchy.iptw_caches15.mem_side board.cache_hierarchy.dptw_caches15.mem_side
mem_side_ports=board.cache_hierarchy.l2caches15.cpu_side

[board.cache_hierarchy.l2buses15.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.cache_hierarchy.l2buses15.snoop_filter]
type=SnoopFilter
eventq_index=0
lookup_latency=0
max_capacity=83886080
system=board

[board.cache_hierarchy.l2caches00]
type=Cache
children=power_state prefetcher replacement_policy tags
addr_ranges=0:18446744073709551615
assoc=16
clk_domain=board.clk_domain
clusivity=mostly_incl
compressor=Null
data_latency=6
demand_mshr_reserve=1
eventq_index=0
is_read_only=false
max_miss_count=0
move_contractions=true
mshrs=32
power_model=
power_state=board.cache_hierarchy.l2caches00.power_state
prefetcher=board.cache_hierarchy.l2caches00.prefetcher
replace_expansions=true
replacement_policy=board.cache_hierarchy.l2caches00.replacement_policy
response_latency=4
sequential_access=false
size=2097152
system=board
tag_latency=6
tags=board.cache_hierarchy.l2caches00.tags
tgts_per_mshr=12
warmup_percentage=0
write_allocator=Null
write_buffers=20
writeback_clean=true
cpu_side=board.cache_hierarchy.l2buses00.mem_side_ports[0]
mem_side=board.cache_hierarchy.l3bus.cpu_side_ports[0]

[board.cache_hierarchy.l2caches00.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.cache_hierarchy.l2caches00.prefetcher]
type=MultiPrefetcher
children=power_state prefetchers0 prefetchers1 prefetchers2
block_size=64
clk_domain=board.clk_domain
eventq_index=0
on_data=true
on_inst=true
on_miss=false
on_read=true
on_write=true
page_bytes=4096
power_model=
power_state=board.cache_hierarchy.l2caches00.prefetcher.power_state
prefetch_on_access=false
prefetch_on_pf_hit=false
prefetchers=board.cache_hierarchy.l2caches00.prefetcher.prefetchers0 board.cache_hierarchy.l2caches00.prefetcher.prefetchers1 board.cache_hierarchy.l2caches00.prefetcher.prefetchers2
sys=board
use_virtual_addresses=false

[board.cache_hierarchy.l2caches00.prefetcher.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.cache_hierarchy.l2caches00.prefetcher.prefetchers0]
type=SignaturePathPrefetcher
children=pattern_table_indexing_policy pattern_table_replacement_policy power_state signature_table_indexing_policy signature_table_replacement_policy
block_size=64
cache_snoop=false
clk_domain=board.clk_domain
eventq_index=0
latency=1
lookahead_confidence_threshold=0.275
max_prefetch_requests_with_pending_translation=32
num_counter_bits=3
on_data=true
on_inst=true
on_miss=false
on_read=true
on_write=true
page_bytes=4096
pattern_table_assoc=1
pattern_table_entries=4096
pattern_table_indexing_policy=board.cache_hierarchy.l2caches00.prefetcher.prefetchers0.pattern_table_indexing_policy
pattern_table_replacement_policy=board.cache_hierarchy.l2caches00.prefetcher.prefetchers0.pattern_table_replacement_policy
power_model=
power_state=board.cache_hierarchy.l2caches00.prefetcher.prefetchers0.power_state
prefetch_confidence_threshold=0.25
prefetch_on_access=false
prefetch_on_pf_hit=false
queue_filter=true
queue_size=64
queue_squash=true
signature_bits=12
signature_shift=3
signature_table_assoc=2
signature_table_entries=1024
signature_table_indexing_policy=board.cache_hierarchy.l2caches00.prefetcher.prefetchers0.signature_table_indexing_policy
signature_table_replacement_policy=board.cache_hierarchy.l2caches00.prefetcher.prefetchers0.signature_table_replacement_policy
strides_per_pattern_entry=4
sys=board
tag_prefetch=true
throttle_control_percentage=0
use_virtual_addresses=false

[board.cache_hierarchy.l2caches00.prefetcher.prefetchers0.pattern_table_indexing_policy]
type=SetAssociative
assoc=1
entry_size=1
eventq_index=0
size=4096

[board.cache_hierarchy.l2caches00.prefetcher.prefetchers0.pattern_table_replacement_policy]
type=LRURP
eventq_index=0

[board.cache_hierarchy.l2caches00.prefetcher.prefetchers0.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.cache_hierarchy.l2caches00.prefetcher.prefetchers0.signature_table_indexing_policy]
type=SetAssociative
assoc=2
entry_size=1
eventq_index=0
size=1024

[board.cache_hierarchy.l2caches00.prefetcher.prefetchers0.signature_table_replacement_policy]
type=LRURP
eventq_index=0

[board.cache_hierarchy.l2caches00.prefetcher.prefetchers1]
type=AMPMPrefetcher
children=ampm power_state
ampm=board.cache_hierarchy.l2caches00.prefetcher.prefetchers1.ampm
block_size=64
cache_snoop=false
clk_domain=board.clk_domain
eventq_index=0
latency=1
max_prefetch_requests_with_pending_translation=32
on_data=true
on_inst=true
on_miss=false
on_read=true
on_write=true
page_bytes=4096
power_model=
power_state=board.cache_hierarchy.l2caches00.prefetcher.prefetchers1.power_state
prefetch_on_access=false
prefetch_on_pf_hit=false
queue_filter=true
queue_size=64
queue_squash=true
sys=board
tag_prefetch=true
throttle_control_percentage=0
use_virtual_addresses=false

[board.cache_hierarchy.l2caches00.prefetcher.prefetchers1.ampm]
type=AccessMapPatternMatching
children=access_map_table_indexing_policy access_map_table_replacement_policy power_state
access_map_table_assoc=8
access_map_table_entries=256
access_map_table_indexing_policy=board.cache_hierarchy.l2caches00.prefetcher.prefetchers1.ampm.access_map_table_indexing_policy
access_map_table_replacement_policy=board.cache_hierarchy.l2caches00.prefetcher.prefetchers1.ampm.access_map_table_replacement_policy
block_size=64
clk_domain=board.clk_domain
epoch_cycles=256000
eventq_index=0
high_accuracy_threshold=0.5
high_cache_hit_threshold=0.875
high_coverage_threshold=0.25
hot_zone_size=2048
limit_stride=0
low_accuracy_threshold=0.25
low_cache_hit_threshold=0.75
low_coverage_threshold=0.125
offchip_memory_latency=30000
power_model=
power_state=board.cache_hierarchy.l2caches00.prefetcher.prefetchers1.ampm.power_state
start_degree=4

[board.cache_hierarchy.l2caches00.prefetcher.prefetchers1.ampm.access_map_table_indexing_policy]
type=SetAssociative
assoc=8
entry_size=1
eventq_index=0
size=256

[board.cache_hierarchy.l2caches00.prefetcher.prefetchers1.ampm.access_map_table_replacement_policy]
type=LRURP
eventq_index=0

[board.cache_hierarchy.l2caches00.prefetcher.prefetchers1.ampm.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.cache_hierarchy.l2caches00.prefetcher.prefetchers1.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.cache_hierarchy.l2caches00.prefetcher.prefetchers2]
type=DCPTPrefetcher
children=dcpt power_state
block_size=64
cache_snoop=false
clk_domain=board.clk_domain
dcpt=board.cache_hierarchy.l2caches00.prefetcher.prefetchers2.dcpt
eventq_index=0
latency=1
max_prefetch_requests_with_pending_translation=32
on_data=true
on_inst=true
on_miss=false
on_read=true
on_write=true
page_bytes=4096
power_model=
power_state=board.cache_hierarchy.l2caches00.prefetcher.prefetchers2.power_state
prefetch_on_access=false
prefetch_on_pf_hit=false
queue_filter=true
queue_size=64
queue_squash=true
sys=board
tag_prefetch=true
throttle_control_percentage=0
use_virtual_addresses=false

[board.cache_hierarchy.l2caches00.prefetcher.prefetchers2.dcpt]
type=DeltaCorrelatingPredictionTables
children=table_indexing_policy table_replacement_policy
delta_bits=12
delta_mask_bits=8
deltas_per_entry=20
eventq_index=0
table_assoc=128
table_entries=128
table_indexing_policy=board.cache_hierarchy.l2caches00.prefetcher.prefetchers2.dcpt.table_indexing_policy
table_replacement_policy=board.cache_hierarchy.l2caches00.prefetcher.prefetchers2.dcpt.table_replacement_policy

[board.cache_hierarchy.l2caches00.prefetcher.prefetchers2.dcpt.table_indexing_policy]
type=SetAssociative
assoc=128
entry_size=1
eventq_index=0
size=128

[board.cache_hierarchy.l2caches00.prefetcher.prefetchers2.dcpt.table_replacement_policy]
type=LRURP
eventq_index=0

[board.cache_hierarchy.l2caches00.prefetcher.prefetchers2.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.cache_hierarchy.l2caches00.replacement_policy]
type=LRURP
eventq_index=0

[board.cache_hierarchy.l2caches00.tags]
type=BaseSetAssoc
children=indexing_policy power_state
assoc=16
block_size=64
clk_domain=board.clk_domain
entry_size=64
eventq_index=0
indexing_policy=board.cache_hierarchy.l2caches00.tags.indexing_policy
power_model=
power_state=board.cache_hierarchy.l2caches00.tags.power_state
replacement_policy=board.cache_hierarchy.l2caches00.replacement_policy
sequential_access=false
size=2097152
system=board
tag_latency=6
warmup_percentage=0

[board.cache_hierarchy.l2caches00.tags.indexing_policy]
type=SetAssociative
assoc=16
entry_size=64
eventq_index=0
size=2097152

[board.cache_hierarchy.l2caches00.tags.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.cache_hierarchy.l2caches01]
type=Cache
children=power_state prefetcher replacement_policy tags
addr_ranges=0:18446744073709551615
assoc=16
clk_domain=board.clk_domain
clusivity=mostly_incl
compressor=Null
data_latency=6
demand_mshr_reserve=1
eventq_index=0
is_read_only=false
max_miss_count=0
move_contractions=true
mshrs=32
power_model=
power_state=board.cache_hierarchy.l2caches01.power_state
prefetcher=board.cache_hierarchy.l2caches01.prefetcher
replace_expansions=true
replacement_policy=board.cache_hierarchy.l2caches01.replacement_policy
response_latency=4
sequential_access=false
size=2097152
system=board
tag_latency=6
tags=board.cache_hierarchy.l2caches01.tags
tgts_per_mshr=12
warmup_percentage=0
write_allocator=Null
write_buffers=20
writeback_clean=true
cpu_side=board.cache_hierarchy.l2buses01.mem_side_ports[0]
mem_side=board.cache_hierarchy.l3bus.cpu_side_ports[1]

[board.cache_hierarchy.l2caches01.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.cache_hierarchy.l2caches01.prefetcher]
type=MultiPrefetcher
children=power_state prefetchers0 prefetchers1 prefetchers2
block_size=64
clk_domain=board.clk_domain
eventq_index=0
on_data=true
on_inst=true
on_miss=false
on_read=true
on_write=true
page_bytes=4096
power_model=
power_state=board.cache_hierarchy.l2caches01.prefetcher.power_state
prefetch_on_access=false
prefetch_on_pf_hit=false
prefetchers=board.cache_hierarchy.l2caches01.prefetcher.prefetchers0 board.cache_hierarchy.l2caches01.prefetcher.prefetchers1 board.cache_hierarchy.l2caches01.prefetcher.prefetchers2
sys=board
use_virtual_addresses=false

[board.cache_hierarchy.l2caches01.prefetcher.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.cache_hierarchy.l2caches01.prefetcher.prefetchers0]
type=SignaturePathPrefetcher
children=pattern_table_indexing_policy pattern_table_replacement_policy power_state signature_table_indexing_policy signature_table_replacement_policy
block_size=64
cache_snoop=false
clk_domain=board.clk_domain
eventq_index=0
latency=1
lookahead_confidence_threshold=0.275
max_prefetch_requests_with_pending_translation=32
num_counter_bits=3
on_data=true
on_inst=true
on_miss=false
on_read=true
on_write=true
page_bytes=4096
pattern_table_assoc=1
pattern_table_entries=4096
pattern_table_indexing_policy=board.cache_hierarchy.l2caches01.prefetcher.prefetchers0.pattern_table_indexing_policy
pattern_table_replacement_policy=board.cache_hierarchy.l2caches01.prefetcher.prefetchers0.pattern_table_replacement_policy
power_model=
power_state=board.cache_hierarchy.l2caches01.prefetcher.prefetchers0.power_state
prefetch_confidence_threshold=0.25
prefetch_on_access=false
prefetch_on_pf_hit=false
queue_filter=true
queue_size=64
queue_squash=true
signature_bits=12
signature_shift=3
signature_table_assoc=2
signature_table_entries=1024
signature_table_indexing_policy=board.cache_hierarchy.l2caches01.prefetcher.prefetchers0.signature_table_indexing_policy
signature_table_replacement_policy=board.cache_hierarchy.l2caches01.prefetcher.prefetchers0.signature_table_replacement_policy
strides_per_pattern_entry=4
sys=board
tag_prefetch=true
throttle_control_percentage=0
use_virtual_addresses=false

[board.cache_hierarchy.l2caches01.prefetcher.prefetchers0.pattern_table_indexing_policy]
type=SetAssociative
assoc=1
entry_size=1
eventq_index=0
size=4096

[board.cache_hierarchy.l2caches01.prefetcher.prefetchers0.pattern_table_replacement_policy]
type=LRURP
eventq_index=0

[board.cache_hierarchy.l2caches01.prefetcher.prefetchers0.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.cache_hierarchy.l2caches01.prefetcher.prefetchers0.signature_table_indexing_policy]
type=SetAssociative
assoc=2
entry_size=1
eventq_index=0
size=1024

[board.cache_hierarchy.l2caches01.prefetcher.prefetchers0.signature_table_replacement_policy]
type=LRURP
eventq_index=0

[board.cache_hierarchy.l2caches01.prefetcher.prefetchers1]
type=AMPMPrefetcher
children=ampm power_state
ampm=board.cache_hierarchy.l2caches01.prefetcher.prefetchers1.ampm
block_size=64
cache_snoop=false
clk_domain=board.clk_domain
eventq_index=0
latency=1
max_prefetch_requests_with_pending_translation=32
on_data=true
on_inst=true
on_miss=false
on_read=true
on_write=true
page_bytes=4096
power_model=
power_state=board.cache_hierarchy.l2caches01.prefetcher.prefetchers1.power_state
prefetch_on_access=false
prefetch_on_pf_hit=false
queue_filter=true
queue_size=64
queue_squash=true
sys=board
tag_prefetch=true
throttle_control_percentage=0
use_virtual_addresses=false

[board.cache_hierarchy.l2caches01.prefetcher.prefetchers1.ampm]
type=AccessMapPatternMatching
children=access_map_table_indexing_policy access_map_table_replacement_policy power_state
access_map_table_assoc=8
access_map_table_entries=256
access_map_table_indexing_policy=board.cache_hierarchy.l2caches01.prefetcher.prefetchers1.ampm.access_map_table_indexing_policy
access_map_table_replacement_policy=board.cache_hierarchy.l2caches01.prefetcher.prefetchers1.ampm.access_map_table_replacement_policy
block_size=64
clk_domain=board.clk_domain
epoch_cycles=256000
eventq_index=0
high_accuracy_threshold=0.5
high_cache_hit_threshold=0.875
high_coverage_threshold=0.25
hot_zone_size=2048
limit_stride=0
low_accuracy_threshold=0.25
low_cache_hit_threshold=0.75
low_coverage_threshold=0.125
offchip_memory_latency=30000
power_model=
power_state=board.cache_hierarchy.l2caches01.prefetcher.prefetchers1.ampm.power_state
start_degree=4

[board.cache_hierarchy.l2caches01.prefetcher.prefetchers1.ampm.access_map_table_indexing_policy]
type=SetAssociative
assoc=8
entry_size=1
eventq_index=0
size=256

[board.cache_hierarchy.l2caches01.prefetcher.prefetchers1.ampm.access_map_table_replacement_policy]
type=LRURP
eventq_index=0

[board.cache_hierarchy.l2caches01.prefetcher.prefetchers1.ampm.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.cache_hierarchy.l2caches01.prefetcher.prefetchers1.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.cache_hierarchy.l2caches01.prefetcher.prefetchers2]
type=DCPTPrefetcher
children=dcpt power_state
block_size=64
cache_snoop=false
clk_domain=board.clk_domain
dcpt=board.cache_hierarchy.l2caches01.prefetcher.prefetchers2.dcpt
eventq_index=0
latency=1
max_prefetch_requests_with_pending_translation=32
on_data=true
on_inst=true
on_miss=false
on_read=true
on_write=true
page_bytes=4096
power_model=
power_state=board.cache_hierarchy.l2caches01.prefetcher.prefetchers2.power_state
prefetch_on_access=false
prefetch_on_pf_hit=false
queue_filter=true
queue_size=64
queue_squash=true
sys=board
tag_prefetch=true
throttle_control_percentage=0
use_virtual_addresses=false

[board.cache_hierarchy.l2caches01.prefetcher.prefetchers2.dcpt]
type=DeltaCorrelatingPredictionTables
children=table_indexing_policy table_replacement_policy
delta_bits=12
delta_mask_bits=8
deltas_per_entry=20
eventq_index=0
table_assoc=128
table_entries=128
table_indexing_policy=board.cache_hierarchy.l2caches01.prefetcher.prefetchers2.dcpt.table_indexing_policy
table_replacement_policy=board.cache_hierarchy.l2caches01.prefetcher.prefetchers2.dcpt.table_replacement_policy

[board.cache_hierarchy.l2caches01.prefetcher.prefetchers2.dcpt.table_indexing_policy]
type=SetAssociative
assoc=128
entry_size=1
eventq_index=0
size=128

[board.cache_hierarchy.l2caches01.prefetcher.prefetchers2.dcpt.table_replacement_policy]
type=LRURP
eventq_index=0

[board.cache_hierarchy.l2caches01.prefetcher.prefetchers2.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.cache_hierarchy.l2caches01.replacement_policy]
type=LRURP
eventq_index=0

[board.cache_hierarchy.l2caches01.tags]
type=BaseSetAssoc
children=indexing_policy power_state
assoc=16
block_size=64
clk_domain=board.clk_domain
entry_size=64
eventq_index=0
indexing_policy=board.cache_hierarchy.l2caches01.tags.indexing_policy
power_model=
power_state=board.cache_hierarchy.l2caches01.tags.power_state
replacement_policy=board.cache_hierarchy.l2caches01.replacement_policy
sequential_access=false
size=2097152
system=board
tag_latency=6
warmup_percentage=0

[board.cache_hierarchy.l2caches01.tags.indexing_policy]
type=SetAssociative
assoc=16
entry_size=64
eventq_index=0
size=2097152

[board.cache_hierarchy.l2caches01.tags.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.cache_hierarchy.l2caches02]
type=Cache
children=power_state prefetcher replacement_policy tags
addr_ranges=0:18446744073709551615
assoc=16
clk_domain=board.clk_domain
clusivity=mostly_incl
compressor=Null
data_latency=6
demand_mshr_reserve=1
eventq_index=0
is_read_only=false
max_miss_count=0
move_contractions=true
mshrs=32
power_model=
power_state=board.cache_hierarchy.l2caches02.power_state
prefetcher=board.cache_hierarchy.l2caches02.prefetcher
replace_expansions=true
replacement_policy=board.cache_hierarchy.l2caches02.replacement_policy
response_latency=4
sequential_access=false
size=2097152
system=board
tag_latency=6
tags=board.cache_hierarchy.l2caches02.tags
tgts_per_mshr=12
warmup_percentage=0
write_allocator=Null
write_buffers=20
writeback_clean=true
cpu_side=board.cache_hierarchy.l2buses02.mem_side_ports[0]
mem_side=board.cache_hierarchy.l3bus.cpu_side_ports[2]

[board.cache_hierarchy.l2caches02.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.cache_hierarchy.l2caches02.prefetcher]
type=MultiPrefetcher
children=power_state prefetchers0 prefetchers1 prefetchers2
block_size=64
clk_domain=board.clk_domain
eventq_index=0
on_data=true
on_inst=true
on_miss=false
on_read=true
on_write=true
page_bytes=4096
power_model=
power_state=board.cache_hierarchy.l2caches02.prefetcher.power_state
prefetch_on_access=false
prefetch_on_pf_hit=false
prefetchers=board.cache_hierarchy.l2caches02.prefetcher.prefetchers0 board.cache_hierarchy.l2caches02.prefetcher.prefetchers1 board.cache_hierarchy.l2caches02.prefetcher.prefetchers2
sys=board
use_virtual_addresses=false

[board.cache_hierarchy.l2caches02.prefetcher.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.cache_hierarchy.l2caches02.prefetcher.prefetchers0]
type=SignaturePathPrefetcher
children=pattern_table_indexing_policy pattern_table_replacement_policy power_state signature_table_indexing_policy signature_table_replacement_policy
block_size=64
cache_snoop=false
clk_domain=board.clk_domain
eventq_index=0
latency=1
lookahead_confidence_threshold=0.275
max_prefetch_requests_with_pending_translation=32
num_counter_bits=3
on_data=true
on_inst=true
on_miss=false
on_read=true
on_write=true
page_bytes=4096
pattern_table_assoc=1
pattern_table_entries=4096
pattern_table_indexing_policy=board.cache_hierarchy.l2caches02.prefetcher.prefetchers0.pattern_table_indexing_policy
pattern_table_replacement_policy=board.cache_hierarchy.l2caches02.prefetcher.prefetchers0.pattern_table_replacement_policy
power_model=
power_state=board.cache_hierarchy.l2caches02.prefetcher.prefetchers0.power_state
prefetch_confidence_threshold=0.25
prefetch_on_access=false
prefetch_on_pf_hit=false
queue_filter=true
queue_size=64
queue_squash=true
signature_bits=12
signature_shift=3
signature_table_assoc=2
signature_table_entries=1024
signature_table_indexing_policy=board.cache_hierarchy.l2caches02.prefetcher.prefetchers0.signature_table_indexing_policy
signature_table_replacement_policy=board.cache_hierarchy.l2caches02.prefetcher.prefetchers0.signature_table_replacement_policy
strides_per_pattern_entry=4
sys=board
tag_prefetch=true
throttle_control_percentage=0
use_virtual_addresses=false

[board.cache_hierarchy.l2caches02.prefetcher.prefetchers0.pattern_table_indexing_policy]
type=SetAssociative
assoc=1
entry_size=1
eventq_index=0
size=4096

[board.cache_hierarchy.l2caches02.prefetcher.prefetchers0.pattern_table_replacement_policy]
type=LRURP
eventq_index=0

[board.cache_hierarchy.l2caches02.prefetcher.prefetchers0.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.cache_hierarchy.l2caches02.prefetcher.prefetchers0.signature_table_indexing_policy]
type=SetAssociative
assoc=2
entry_size=1
eventq_index=0
size=1024

[board.cache_hierarchy.l2caches02.prefetcher.prefetchers0.signature_table_replacement_policy]
type=LRURP
eventq_index=0

[board.cache_hierarchy.l2caches02.prefetcher.prefetchers1]
type=AMPMPrefetcher
children=ampm power_state
ampm=board.cache_hierarchy.l2caches02.prefetcher.prefetchers1.ampm
block_size=64
cache_snoop=false
clk_domain=board.clk_domain
eventq_index=0
latency=1
max_prefetch_requests_with_pending_translation=32
on_data=true
on_inst=true
on_miss=false
on_read=true
on_write=true
page_bytes=4096
power_model=
power_state=board.cache_hierarchy.l2caches02.prefetcher.prefetchers1.power_state
prefetch_on_access=false
prefetch_on_pf_hit=false
queue_filter=true
queue_size=64
queue_squash=true
sys=board
tag_prefetch=true
throttle_control_percentage=0
use_virtual_addresses=false

[board.cache_hierarchy.l2caches02.prefetcher.prefetchers1.ampm]
type=AccessMapPatternMatching
children=access_map_table_indexing_policy access_map_table_replacement_policy power_state
access_map_table_assoc=8
access_map_table_entries=256
access_map_table_indexing_policy=board.cache_hierarchy.l2caches02.prefetcher.prefetchers1.ampm.access_map_table_indexing_policy
access_map_table_replacement_policy=board.cache_hierarchy.l2caches02.prefetcher.prefetchers1.ampm.access_map_table_replacement_policy
block_size=64
clk_domain=board.clk_domain
epoch_cycles=256000
eventq_index=0
high_accuracy_threshold=0.5
high_cache_hit_threshold=0.875
high_coverage_threshold=0.25
hot_zone_size=2048
limit_stride=0
low_accuracy_threshold=0.25
low_cache_hit_threshold=0.75
low_coverage_threshold=0.125
offchip_memory_latency=30000
power_model=
power_state=board.cache_hierarchy.l2caches02.prefetcher.prefetchers1.ampm.power_state
start_degree=4

[board.cache_hierarchy.l2caches02.prefetcher.prefetchers1.ampm.access_map_table_indexing_policy]
type=SetAssociative
assoc=8
entry_size=1
eventq_index=0
size=256

[board.cache_hierarchy.l2caches02.prefetcher.prefetchers1.ampm.access_map_table_replacement_policy]
type=LRURP
eventq_index=0

[board.cache_hierarchy.l2caches02.prefetcher.prefetchers1.ampm.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.cache_hierarchy.l2caches02.prefetcher.prefetchers1.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.cache_hierarchy.l2caches02.prefetcher.prefetchers2]
type=DCPTPrefetcher
children=dcpt power_state
block_size=64
cache_snoop=false
clk_domain=board.clk_domain
dcpt=board.cache_hierarchy.l2caches02.prefetcher.prefetchers2.dcpt
eventq_index=0
latency=1
max_prefetch_requests_with_pending_translation=32
on_data=true
on_inst=true
on_miss=false
on_read=true
on_write=true
page_bytes=4096
power_model=
power_state=board.cache_hierarchy.l2caches02.prefetcher.prefetchers2.power_state
prefetch_on_access=false
prefetch_on_pf_hit=false
queue_filter=true
queue_size=64
queue_squash=true
sys=board
tag_prefetch=true
throttle_control_percentage=0
use_virtual_addresses=false

[board.cache_hierarchy.l2caches02.prefetcher.prefetchers2.dcpt]
type=DeltaCorrelatingPredictionTables
children=table_indexing_policy table_replacement_policy
delta_bits=12
delta_mask_bits=8
deltas_per_entry=20
eventq_index=0
table_assoc=128
table_entries=128
table_indexing_policy=board.cache_hierarchy.l2caches02.prefetcher.prefetchers2.dcpt.table_indexing_policy
table_replacement_policy=board.cache_hierarchy.l2caches02.prefetcher.prefetchers2.dcpt.table_replacement_policy

[board.cache_hierarchy.l2caches02.prefetcher.prefetchers2.dcpt.table_indexing_policy]
type=SetAssociative
assoc=128
entry_size=1
eventq_index=0
size=128

[board.cache_hierarchy.l2caches02.prefetcher.prefetchers2.dcpt.table_replacement_policy]
type=LRURP
eventq_index=0

[board.cache_hierarchy.l2caches02.prefetcher.prefetchers2.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.cache_hierarchy.l2caches02.replacement_policy]
type=LRURP
eventq_index=0

[board.cache_hierarchy.l2caches02.tags]
type=BaseSetAssoc
children=indexing_policy power_state
assoc=16
block_size=64
clk_domain=board.clk_domain
entry_size=64
eventq_index=0
indexing_policy=board.cache_hierarchy.l2caches02.tags.indexing_policy
power_model=
power_state=board.cache_hierarchy.l2caches02.tags.power_state
replacement_policy=board.cache_hierarchy.l2caches02.replacement_policy
sequential_access=false
size=2097152
system=board
tag_latency=6
warmup_percentage=0

[board.cache_hierarchy.l2caches02.tags.indexing_policy]
type=SetAssociative
assoc=16
entry_size=64
eventq_index=0
size=2097152

[board.cache_hierarchy.l2caches02.tags.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.cache_hierarchy.l2caches03]
type=Cache
children=power_state prefetcher replacement_policy tags
addr_ranges=0:18446744073709551615
assoc=16
clk_domain=board.clk_domain
clusivity=mostly_incl
compressor=Null
data_latency=6
demand_mshr_reserve=1
eventq_index=0
is_read_only=false
max_miss_count=0
move_contractions=true
mshrs=32
power_model=
power_state=board.cache_hierarchy.l2caches03.power_state
prefetcher=board.cache_hierarchy.l2caches03.prefetcher
replace_expansions=true
replacement_policy=board.cache_hierarchy.l2caches03.replacement_policy
response_latency=4
sequential_access=false
size=2097152
system=board
tag_latency=6
tags=board.cache_hierarchy.l2caches03.tags
tgts_per_mshr=12
warmup_percentage=0
write_allocator=Null
write_buffers=20
writeback_clean=true
cpu_side=board.cache_hierarchy.l2buses03.mem_side_ports[0]
mem_side=board.cache_hierarchy.l3bus.cpu_side_ports[3]

[board.cache_hierarchy.l2caches03.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.cache_hierarchy.l2caches03.prefetcher]
type=MultiPrefetcher
children=power_state prefetchers0 prefetchers1 prefetchers2
block_size=64
clk_domain=board.clk_domain
eventq_index=0
on_data=true
on_inst=true
on_miss=false
on_read=true
on_write=true
page_bytes=4096
power_model=
power_state=board.cache_hierarchy.l2caches03.prefetcher.power_state
prefetch_on_access=false
prefetch_on_pf_hit=false
prefetchers=board.cache_hierarchy.l2caches03.prefetcher.prefetchers0 board.cache_hierarchy.l2caches03.prefetcher.prefetchers1 board.cache_hierarchy.l2caches03.prefetcher.prefetchers2
sys=board
use_virtual_addresses=false

[board.cache_hierarchy.l2caches03.prefetcher.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.cache_hierarchy.l2caches03.prefetcher.prefetchers0]
type=SignaturePathPrefetcher
children=pattern_table_indexing_policy pattern_table_replacement_policy power_state signature_table_indexing_policy signature_table_replacement_policy
block_size=64
cache_snoop=false
clk_domain=board.clk_domain
eventq_index=0
latency=1
lookahead_confidence_threshold=0.275
max_prefetch_requests_with_pending_translation=32
num_counter_bits=3
on_data=true
on_inst=true
on_miss=false
on_read=true
on_write=true
page_bytes=4096
pattern_table_assoc=1
pattern_table_entries=4096
pattern_table_indexing_policy=board.cache_hierarchy.l2caches03.prefetcher.prefetchers0.pattern_table_indexing_policy
pattern_table_replacement_policy=board.cache_hierarchy.l2caches03.prefetcher.prefetchers0.pattern_table_replacement_policy
power_model=
power_state=board.cache_hierarchy.l2caches03.prefetcher.prefetchers0.power_state
prefetch_confidence_threshold=0.25
prefetch_on_access=false
prefetch_on_pf_hit=false
queue_filter=true
queue_size=64
queue_squash=true
signature_bits=12
signature_shift=3
signature_table_assoc=2
signature_table_entries=1024
signature_table_indexing_policy=board.cache_hierarchy.l2caches03.prefetcher.prefetchers0.signature_table_indexing_policy
signature_table_replacement_policy=board.cache_hierarchy.l2caches03.prefetcher.prefetchers0.signature_table_replacement_policy
strides_per_pattern_entry=4
sys=board
tag_prefetch=true
throttle_control_percentage=0
use_virtual_addresses=false

[board.cache_hierarchy.l2caches03.prefetcher.prefetchers0.pattern_table_indexing_policy]
type=SetAssociative
assoc=1
entry_size=1
eventq_index=0
size=4096

[board.cache_hierarchy.l2caches03.prefetcher.prefetchers0.pattern_table_replacement_policy]
type=LRURP
eventq_index=0

[board.cache_hierarchy.l2caches03.prefetcher.prefetchers0.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.cache_hierarchy.l2caches03.prefetcher.prefetchers0.signature_table_indexing_policy]
type=SetAssociative
assoc=2
entry_size=1
eventq_index=0
size=1024

[board.cache_hierarchy.l2caches03.prefetcher.prefetchers0.signature_table_replacement_policy]
type=LRURP
eventq_index=0

[board.cache_hierarchy.l2caches03.prefetcher.prefetchers1]
type=AMPMPrefetcher
children=ampm power_state
ampm=board.cache_hierarchy.l2caches03.prefetcher.prefetchers1.ampm
block_size=64
cache_snoop=false
clk_domain=board.clk_domain
eventq_index=0
latency=1
max_prefetch_requests_with_pending_translation=32
on_data=true
on_inst=true
on_miss=false
on_read=true
on_write=true
page_bytes=4096
power_model=
power_state=board.cache_hierarchy.l2caches03.prefetcher.prefetchers1.power_state
prefetch_on_access=false
prefetch_on_pf_hit=false
queue_filter=true
queue_size=64
queue_squash=true
sys=board
tag_prefetch=true
throttle_control_percentage=0
use_virtual_addresses=false

[board.cache_hierarchy.l2caches03.prefetcher.prefetchers1.ampm]
type=AccessMapPatternMatching
children=access_map_table_indexing_policy access_map_table_replacement_policy power_state
access_map_table_assoc=8
access_map_table_entries=256
access_map_table_indexing_policy=board.cache_hierarchy.l2caches03.prefetcher.prefetchers1.ampm.access_map_table_indexing_policy
access_map_table_replacement_policy=board.cache_hierarchy.l2caches03.prefetcher.prefetchers1.ampm.access_map_table_replacement_policy
block_size=64
clk_domain=board.clk_domain
epoch_cycles=256000
eventq_index=0
high_accuracy_threshold=0.5
high_cache_hit_threshold=0.875
high_coverage_threshold=0.25
hot_zone_size=2048
limit_stride=0
low_accuracy_threshold=0.25
low_cache_hit_threshold=0.75
low_coverage_threshold=0.125
offchip_memory_latency=30000
power_model=
power_state=board.cache_hierarchy.l2caches03.prefetcher.prefetchers1.ampm.power_state
start_degree=4

[board.cache_hierarchy.l2caches03.prefetcher.prefetchers1.ampm.access_map_table_indexing_policy]
type=SetAssociative
assoc=8
entry_size=1
eventq_index=0
size=256

[board.cache_hierarchy.l2caches03.prefetcher.prefetchers1.ampm.access_map_table_replacement_policy]
type=LRURP
eventq_index=0

[board.cache_hierarchy.l2caches03.prefetcher.prefetchers1.ampm.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.cache_hierarchy.l2caches03.prefetcher.prefetchers1.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.cache_hierarchy.l2caches03.prefetcher.prefetchers2]
type=DCPTPrefetcher
children=dcpt power_state
block_size=64
cache_snoop=false
clk_domain=board.clk_domain
dcpt=board.cache_hierarchy.l2caches03.prefetcher.prefetchers2.dcpt
eventq_index=0
latency=1
max_prefetch_requests_with_pending_translation=32
on_data=true
on_inst=true
on_miss=false
on_read=true
on_write=true
page_bytes=4096
power_model=
power_state=board.cache_hierarchy.l2caches03.prefetcher.prefetchers2.power_state
prefetch_on_access=false
prefetch_on_pf_hit=false
queue_filter=true
queue_size=64
queue_squash=true
sys=board
tag_prefetch=true
throttle_control_percentage=0
use_virtual_addresses=false

[board.cache_hierarchy.l2caches03.prefetcher.prefetchers2.dcpt]
type=DeltaCorrelatingPredictionTables
children=table_indexing_policy table_replacement_policy
delta_bits=12
delta_mask_bits=8
deltas_per_entry=20
eventq_index=0
table_assoc=128
table_entries=128
table_indexing_policy=board.cache_hierarchy.l2caches03.prefetcher.prefetchers2.dcpt.table_indexing_policy
table_replacement_policy=board.cache_hierarchy.l2caches03.prefetcher.prefetchers2.dcpt.table_replacement_policy

[board.cache_hierarchy.l2caches03.prefetcher.prefetchers2.dcpt.table_indexing_policy]
type=SetAssociative
assoc=128
entry_size=1
eventq_index=0
size=128

[board.cache_hierarchy.l2caches03.prefetcher.prefetchers2.dcpt.table_replacement_policy]
type=LRURP
eventq_index=0

[board.cache_hierarchy.l2caches03.prefetcher.prefetchers2.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.cache_hierarchy.l2caches03.replacement_policy]
type=LRURP
eventq_index=0

[board.cache_hierarchy.l2caches03.tags]
type=BaseSetAssoc
children=indexing_policy power_state
assoc=16
block_size=64
clk_domain=board.clk_domain
entry_size=64
eventq_index=0
indexing_policy=board.cache_hierarchy.l2caches03.tags.indexing_policy
power_model=
power_state=board.cache_hierarchy.l2caches03.tags.power_state
replacement_policy=board.cache_hierarchy.l2caches03.replacement_policy
sequential_access=false
size=2097152
system=board
tag_latency=6
warmup_percentage=0

[board.cache_hierarchy.l2caches03.tags.indexing_policy]
type=SetAssociative
assoc=16
entry_size=64
eventq_index=0
size=2097152

[board.cache_hierarchy.l2caches03.tags.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.cache_hierarchy.l2caches04]
type=Cache
children=power_state prefetcher replacement_policy tags
addr_ranges=0:18446744073709551615
assoc=16
clk_domain=board.clk_domain
clusivity=mostly_incl
compressor=Null
data_latency=6
demand_mshr_reserve=1
eventq_index=0
is_read_only=false
max_miss_count=0
move_contractions=true
mshrs=32
power_model=
power_state=board.cache_hierarchy.l2caches04.power_state
prefetcher=board.cache_hierarchy.l2caches04.prefetcher
replace_expansions=true
replacement_policy=board.cache_hierarchy.l2caches04.replacement_policy
response_latency=4
sequential_access=false
size=2097152
system=board
tag_latency=6
tags=board.cache_hierarchy.l2caches04.tags
tgts_per_mshr=12
warmup_percentage=0
write_allocator=Null
write_buffers=20
writeback_clean=true
cpu_side=board.cache_hierarchy.l2buses04.mem_side_ports[0]
mem_side=board.cache_hierarchy.l3bus.cpu_side_ports[4]

[board.cache_hierarchy.l2caches04.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.cache_hierarchy.l2caches04.prefetcher]
type=MultiPrefetcher
children=power_state prefetchers0 prefetchers1 prefetchers2
block_size=64
clk_domain=board.clk_domain
eventq_index=0
on_data=true
on_inst=true
on_miss=false
on_read=true
on_write=true
page_bytes=4096
power_model=
power_state=board.cache_hierarchy.l2caches04.prefetcher.power_state
prefetch_on_access=false
prefetch_on_pf_hit=false
prefetchers=board.cache_hierarchy.l2caches04.prefetcher.prefetchers0 board.cache_hierarchy.l2caches04.prefetcher.prefetchers1 board.cache_hierarchy.l2caches04.prefetcher.prefetchers2
sys=board
use_virtual_addresses=false

[board.cache_hierarchy.l2caches04.prefetcher.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.cache_hierarchy.l2caches04.prefetcher.prefetchers0]
type=SignaturePathPrefetcher
children=pattern_table_indexing_policy pattern_table_replacement_policy power_state signature_table_indexing_policy signature_table_replacement_policy
block_size=64
cache_snoop=false
clk_domain=board.clk_domain
eventq_index=0
latency=1
lookahead_confidence_threshold=0.275
max_prefetch_requests_with_pending_translation=32
num_counter_bits=3
on_data=true
on_inst=true
on_miss=false
on_read=true
on_write=true
page_bytes=4096
pattern_table_assoc=1
pattern_table_entries=4096
pattern_table_indexing_policy=board.cache_hierarchy.l2caches04.prefetcher.prefetchers0.pattern_table_indexing_policy
pattern_table_replacement_policy=board.cache_hierarchy.l2caches04.prefetcher.prefetchers0.pattern_table_replacement_policy
power_model=
power_state=board.cache_hierarchy.l2caches04.prefetcher.prefetchers0.power_state
prefetch_confidence_threshold=0.25
prefetch_on_access=false
prefetch_on_pf_hit=false
queue_filter=true
queue_size=64
queue_squash=true
signature_bits=12
signature_shift=3
signature_table_assoc=2
signature_table_entries=1024
signature_table_indexing_policy=board.cache_hierarchy.l2caches04.prefetcher.prefetchers0.signature_table_indexing_policy
signature_table_replacement_policy=board.cache_hierarchy.l2caches04.prefetcher.prefetchers0.signature_table_replacement_policy
strides_per_pattern_entry=4
sys=board
tag_prefetch=true
throttle_control_percentage=0
use_virtual_addresses=false

[board.cache_hierarchy.l2caches04.prefetcher.prefetchers0.pattern_table_indexing_policy]
type=SetAssociative
assoc=1
entry_size=1
eventq_index=0
size=4096

[board.cache_hierarchy.l2caches04.prefetcher.prefetchers0.pattern_table_replacement_policy]
type=LRURP
eventq_index=0

[board.cache_hierarchy.l2caches04.prefetcher.prefetchers0.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.cache_hierarchy.l2caches04.prefetcher.prefetchers0.signature_table_indexing_policy]
type=SetAssociative
assoc=2
entry_size=1
eventq_index=0
size=1024

[board.cache_hierarchy.l2caches04.prefetcher.prefetchers0.signature_table_replacement_policy]
type=LRURP
eventq_index=0

[board.cache_hierarchy.l2caches04.prefetcher.prefetchers1]
type=AMPMPrefetcher
children=ampm power_state
ampm=board.cache_hierarchy.l2caches04.prefetcher.prefetchers1.ampm
block_size=64
cache_snoop=false
clk_domain=board.clk_domain
eventq_index=0
latency=1
max_prefetch_requests_with_pending_translation=32
on_data=true
on_inst=true
on_miss=false
on_read=true
on_write=true
page_bytes=4096
power_model=
power_state=board.cache_hierarchy.l2caches04.prefetcher.prefetchers1.power_state
prefetch_on_access=false
prefetch_on_pf_hit=false
queue_filter=true
queue_size=64
queue_squash=true
sys=board
tag_prefetch=true
throttle_control_percentage=0
use_virtual_addresses=false

[board.cache_hierarchy.l2caches04.prefetcher.prefetchers1.ampm]
type=AccessMapPatternMatching
children=access_map_table_indexing_policy access_map_table_replacement_policy power_state
access_map_table_assoc=8
access_map_table_entries=256
access_map_table_indexing_policy=board.cache_hierarchy.l2caches04.prefetcher.prefetchers1.ampm.access_map_table_indexing_policy
access_map_table_replacement_policy=board.cache_hierarchy.l2caches04.prefetcher.prefetchers1.ampm.access_map_table_replacement_policy
block_size=64
clk_domain=board.clk_domain
epoch_cycles=256000
eventq_index=0
high_accuracy_threshold=0.5
high_cache_hit_threshold=0.875
high_coverage_threshold=0.25
hot_zone_size=2048
limit_stride=0
low_accuracy_threshold=0.25
low_cache_hit_threshold=0.75
low_coverage_threshold=0.125
offchip_memory_latency=30000
power_model=
power_state=board.cache_hierarchy.l2caches04.prefetcher.prefetchers1.ampm.power_state
start_degree=4

[board.cache_hierarchy.l2caches04.prefetcher.prefetchers1.ampm.access_map_table_indexing_policy]
type=SetAssociative
assoc=8
entry_size=1
eventq_index=0
size=256

[board.cache_hierarchy.l2caches04.prefetcher.prefetchers1.ampm.access_map_table_replacement_policy]
type=LRURP
eventq_index=0

[board.cache_hierarchy.l2caches04.prefetcher.prefetchers1.ampm.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.cache_hierarchy.l2caches04.prefetcher.prefetchers1.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.cache_hierarchy.l2caches04.prefetcher.prefetchers2]
type=DCPTPrefetcher
children=dcpt power_state
block_size=64
cache_snoop=false
clk_domain=board.clk_domain
dcpt=board.cache_hierarchy.l2caches04.prefetcher.prefetchers2.dcpt
eventq_index=0
latency=1
max_prefetch_requests_with_pending_translation=32
on_data=true
on_inst=true
on_miss=false
on_read=true
on_write=true
page_bytes=4096
power_model=
power_state=board.cache_hierarchy.l2caches04.prefetcher.prefetchers2.power_state
prefetch_on_access=false
prefetch_on_pf_hit=false
queue_filter=true
queue_size=64
queue_squash=true
sys=board
tag_prefetch=true
throttle_control_percentage=0
use_virtual_addresses=false

[board.cache_hierarchy.l2caches04.prefetcher.prefetchers2.dcpt]
type=DeltaCorrelatingPredictionTables
children=table_indexing_policy table_replacement_policy
delta_bits=12
delta_mask_bits=8
deltas_per_entry=20
eventq_index=0
table_assoc=128
table_entries=128
table_indexing_policy=board.cache_hierarchy.l2caches04.prefetcher.prefetchers2.dcpt.table_indexing_policy
table_replacement_policy=board.cache_hierarchy.l2caches04.prefetcher.prefetchers2.dcpt.table_replacement_policy

[board.cache_hierarchy.l2caches04.prefetcher.prefetchers2.dcpt.table_indexing_policy]
type=SetAssociative
assoc=128
entry_size=1
eventq_index=0
size=128

[board.cache_hierarchy.l2caches04.prefetcher.prefetchers2.dcpt.table_replacement_policy]
type=LRURP
eventq_index=0

[board.cache_hierarchy.l2caches04.prefetcher.prefetchers2.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.cache_hierarchy.l2caches04.replacement_policy]
type=LRURP
eventq_index=0

[board.cache_hierarchy.l2caches04.tags]
type=BaseSetAssoc
children=indexing_policy power_state
assoc=16
block_size=64
clk_domain=board.clk_domain
entry_size=64
eventq_index=0
indexing_policy=board.cache_hierarchy.l2caches04.tags.indexing_policy
power_model=
power_state=board.cache_hierarchy.l2caches04.tags.power_state
replacement_policy=board.cache_hierarchy.l2caches04.replacement_policy
sequential_access=false
size=2097152
system=board
tag_latency=6
warmup_percentage=0

[board.cache_hierarchy.l2caches04.tags.indexing_policy]
type=SetAssociative
assoc=16
entry_size=64
eventq_index=0
size=2097152

[board.cache_hierarchy.l2caches04.tags.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.cache_hierarchy.l2caches05]
type=Cache
children=power_state prefetcher replacement_policy tags
addr_ranges=0:18446744073709551615
assoc=16
clk_domain=board.clk_domain
clusivity=mostly_incl
compressor=Null
data_latency=6
demand_mshr_reserve=1
eventq_index=0
is_read_only=false
max_miss_count=0
move_contractions=true
mshrs=32
power_model=
power_state=board.cache_hierarchy.l2caches05.power_state
prefetcher=board.cache_hierarchy.l2caches05.prefetcher
replace_expansions=true
replacement_policy=board.cache_hierarchy.l2caches05.replacement_policy
response_latency=4
sequential_access=false
size=2097152
system=board
tag_latency=6
tags=board.cache_hierarchy.l2caches05.tags
tgts_per_mshr=12
warmup_percentage=0
write_allocator=Null
write_buffers=20
writeback_clean=true
cpu_side=board.cache_hierarchy.l2buses05.mem_side_ports[0]
mem_side=board.cache_hierarchy.l3bus.cpu_side_ports[5]

[board.cache_hierarchy.l2caches05.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.cache_hierarchy.l2caches05.prefetcher]
type=MultiPrefetcher
children=power_state prefetchers0 prefetchers1 prefetchers2
block_size=64
clk_domain=board.clk_domain
eventq_index=0
on_data=true
on_inst=true
on_miss=false
on_read=true
on_write=true
page_bytes=4096
power_model=
power_state=board.cache_hierarchy.l2caches05.prefetcher.power_state
prefetch_on_access=false
prefetch_on_pf_hit=false
prefetchers=board.cache_hierarchy.l2caches05.prefetcher.prefetchers0 board.cache_hierarchy.l2caches05.prefetcher.prefetchers1 board.cache_hierarchy.l2caches05.prefetcher.prefetchers2
sys=board
use_virtual_addresses=false

[board.cache_hierarchy.l2caches05.prefetcher.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.cache_hierarchy.l2caches05.prefetcher.prefetchers0]
type=SignaturePathPrefetcher
children=pattern_table_indexing_policy pattern_table_replacement_policy power_state signature_table_indexing_policy signature_table_replacement_policy
block_size=64
cache_snoop=false
clk_domain=board.clk_domain
eventq_index=0
latency=1
lookahead_confidence_threshold=0.275
max_prefetch_requests_with_pending_translation=32
num_counter_bits=3
on_data=true
on_inst=true
on_miss=false
on_read=true
on_write=true
page_bytes=4096
pattern_table_assoc=1
pattern_table_entries=4096
pattern_table_indexing_policy=board.cache_hierarchy.l2caches05.prefetcher.prefetchers0.pattern_table_indexing_policy
pattern_table_replacement_policy=board.cache_hierarchy.l2caches05.prefetcher.prefetchers0.pattern_table_replacement_policy
power_model=
power_state=board.cache_hierarchy.l2caches05.prefetcher.prefetchers0.power_state
prefetch_confidence_threshold=0.25
prefetch_on_access=false
prefetch_on_pf_hit=false
queue_filter=true
queue_size=64
queue_squash=true
signature_bits=12
signature_shift=3
signature_table_assoc=2
signature_table_entries=1024
signature_table_indexing_policy=board.cache_hierarchy.l2caches05.prefetcher.prefetchers0.signature_table_indexing_policy
signature_table_replacement_policy=board.cache_hierarchy.l2caches05.prefetcher.prefetchers0.signature_table_replacement_policy
strides_per_pattern_entry=4
sys=board
tag_prefetch=true
throttle_control_percentage=0
use_virtual_addresses=false

[board.cache_hierarchy.l2caches05.prefetcher.prefetchers0.pattern_table_indexing_policy]
type=SetAssociative
assoc=1
entry_size=1
eventq_index=0
size=4096

[board.cache_hierarchy.l2caches05.prefetcher.prefetchers0.pattern_table_replacement_policy]
type=LRURP
eventq_index=0

[board.cache_hierarchy.l2caches05.prefetcher.prefetchers0.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.cache_hierarchy.l2caches05.prefetcher.prefetchers0.signature_table_indexing_policy]
type=SetAssociative
assoc=2
entry_size=1
eventq_index=0
size=1024

[board.cache_hierarchy.l2caches05.prefetcher.prefetchers0.signature_table_replacement_policy]
type=LRURP
eventq_index=0

[board.cache_hierarchy.l2caches05.prefetcher.prefetchers1]
type=AMPMPrefetcher
children=ampm power_state
ampm=board.cache_hierarchy.l2caches05.prefetcher.prefetchers1.ampm
block_size=64
cache_snoop=false
clk_domain=board.clk_domain
eventq_index=0
latency=1
max_prefetch_requests_with_pending_translation=32
on_data=true
on_inst=true
on_miss=false
on_read=true
on_write=true
page_bytes=4096
power_model=
power_state=board.cache_hierarchy.l2caches05.prefetcher.prefetchers1.power_state
prefetch_on_access=false
prefetch_on_pf_hit=false
queue_filter=true
queue_size=64
queue_squash=true
sys=board
tag_prefetch=true
throttle_control_percentage=0
use_virtual_addresses=false

[board.cache_hierarchy.l2caches05.prefetcher.prefetchers1.ampm]
type=AccessMapPatternMatching
children=access_map_table_indexing_policy access_map_table_replacement_policy power_state
access_map_table_assoc=8
access_map_table_entries=256
access_map_table_indexing_policy=board.cache_hierarchy.l2caches05.prefetcher.prefetchers1.ampm.access_map_table_indexing_policy
access_map_table_replacement_policy=board.cache_hierarchy.l2caches05.prefetcher.prefetchers1.ampm.access_map_table_replacement_policy
block_size=64
clk_domain=board.clk_domain
epoch_cycles=256000
eventq_index=0
high_accuracy_threshold=0.5
high_cache_hit_threshold=0.875
high_coverage_threshold=0.25
hot_zone_size=2048
limit_stride=0
low_accuracy_threshold=0.25
low_cache_hit_threshold=0.75
low_coverage_threshold=0.125
offchip_memory_latency=30000
power_model=
power_state=board.cache_hierarchy.l2caches05.prefetcher.prefetchers1.ampm.power_state
start_degree=4

[board.cache_hierarchy.l2caches05.prefetcher.prefetchers1.ampm.access_map_table_indexing_policy]
type=SetAssociative
assoc=8
entry_size=1
eventq_index=0
size=256

[board.cache_hierarchy.l2caches05.prefetcher.prefetchers1.ampm.access_map_table_replacement_policy]
type=LRURP
eventq_index=0

[board.cache_hierarchy.l2caches05.prefetcher.prefetchers1.ampm.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.cache_hierarchy.l2caches05.prefetcher.prefetchers1.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.cache_hierarchy.l2caches05.prefetcher.prefetchers2]
type=DCPTPrefetcher
children=dcpt power_state
block_size=64
cache_snoop=false
clk_domain=board.clk_domain
dcpt=board.cache_hierarchy.l2caches05.prefetcher.prefetchers2.dcpt
eventq_index=0
latency=1
max_prefetch_requests_with_pending_translation=32
on_data=true
on_inst=true
on_miss=false
on_read=true
on_write=true
page_bytes=4096
power_model=
power_state=board.cache_hierarchy.l2caches05.prefetcher.prefetchers2.power_state
prefetch_on_access=false
prefetch_on_pf_hit=false
queue_filter=true
queue_size=64
queue_squash=true
sys=board
tag_prefetch=true
throttle_control_percentage=0
use_virtual_addresses=false

[board.cache_hierarchy.l2caches05.prefetcher.prefetchers2.dcpt]
type=DeltaCorrelatingPredictionTables
children=table_indexing_policy table_replacement_policy
delta_bits=12
delta_mask_bits=8
deltas_per_entry=20
eventq_index=0
table_assoc=128
table_entries=128
table_indexing_policy=board.cache_hierarchy.l2caches05.prefetcher.prefetchers2.dcpt.table_indexing_policy
table_replacement_policy=board.cache_hierarchy.l2caches05.prefetcher.prefetchers2.dcpt.table_replacement_policy

[board.cache_hierarchy.l2caches05.prefetcher.prefetchers2.dcpt.table_indexing_policy]
type=SetAssociative
assoc=128
entry_size=1
eventq_index=0
size=128

[board.cache_hierarchy.l2caches05.prefetcher.prefetchers2.dcpt.table_replacement_policy]
type=LRURP
eventq_index=0

[board.cache_hierarchy.l2caches05.prefetcher.prefetchers2.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.cache_hierarchy.l2caches05.replacement_policy]
type=LRURP
eventq_index=0

[board.cache_hierarchy.l2caches05.tags]
type=BaseSetAssoc
children=indexing_policy power_state
assoc=16
block_size=64
clk_domain=board.clk_domain
entry_size=64
eventq_index=0
indexing_policy=board.cache_hierarchy.l2caches05.tags.indexing_policy
power_model=
power_state=board.cache_hierarchy.l2caches05.tags.power_state
replacement_policy=board.cache_hierarchy.l2caches05.replacement_policy
sequential_access=false
size=2097152
system=board
tag_latency=6
warmup_percentage=0

[board.cache_hierarchy.l2caches05.tags.indexing_policy]
type=SetAssociative
assoc=16
entry_size=64
eventq_index=0
size=2097152

[board.cache_hierarchy.l2caches05.tags.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.cache_hierarchy.l2caches06]
type=Cache
children=power_state prefetcher replacement_policy tags
addr_ranges=0:18446744073709551615
assoc=16
clk_domain=board.clk_domain
clusivity=mostly_incl
compressor=Null
data_latency=6
demand_mshr_reserve=1
eventq_index=0
is_read_only=false
max_miss_count=0
move_contractions=true
mshrs=32
power_model=
power_state=board.cache_hierarchy.l2caches06.power_state
prefetcher=board.cache_hierarchy.l2caches06.prefetcher
replace_expansions=true
replacement_policy=board.cache_hierarchy.l2caches06.replacement_policy
response_latency=4
sequential_access=false
size=2097152
system=board
tag_latency=6
tags=board.cache_hierarchy.l2caches06.tags
tgts_per_mshr=12
warmup_percentage=0
write_allocator=Null
write_buffers=20
writeback_clean=true
cpu_side=board.cache_hierarchy.l2buses06.mem_side_ports[0]
mem_side=board.cache_hierarchy.l3bus.cpu_side_ports[6]

[board.cache_hierarchy.l2caches06.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.cache_hierarchy.l2caches06.prefetcher]
type=MultiPrefetcher
children=power_state prefetchers0 prefetchers1 prefetchers2
block_size=64
clk_domain=board.clk_domain
eventq_index=0
on_data=true
on_inst=true
on_miss=false
on_read=true
on_write=true
page_bytes=4096
power_model=
power_state=board.cache_hierarchy.l2caches06.prefetcher.power_state
prefetch_on_access=false
prefetch_on_pf_hit=false
prefetchers=board.cache_hierarchy.l2caches06.prefetcher.prefetchers0 board.cache_hierarchy.l2caches06.prefetcher.prefetchers1 board.cache_hierarchy.l2caches06.prefetcher.prefetchers2
sys=board
use_virtual_addresses=false

[board.cache_hierarchy.l2caches06.prefetcher.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.cache_hierarchy.l2caches06.prefetcher.prefetchers0]
type=SignaturePathPrefetcher
children=pattern_table_indexing_policy pattern_table_replacement_policy power_state signature_table_indexing_policy signature_table_replacement_policy
block_size=64
cache_snoop=false
clk_domain=board.clk_domain
eventq_index=0
latency=1
lookahead_confidence_threshold=0.275
max_prefetch_requests_with_pending_translation=32
num_counter_bits=3
on_data=true
on_inst=true
on_miss=false
on_read=true
on_write=true
page_bytes=4096
pattern_table_assoc=1
pattern_table_entries=4096
pattern_table_indexing_policy=board.cache_hierarchy.l2caches06.prefetcher.prefetchers0.pattern_table_indexing_policy
pattern_table_replacement_policy=board.cache_hierarchy.l2caches06.prefetcher.prefetchers0.pattern_table_replacement_policy
power_model=
power_state=board.cache_hierarchy.l2caches06.prefetcher.prefetchers0.power_state
prefetch_confidence_threshold=0.25
prefetch_on_access=false
prefetch_on_pf_hit=false
queue_filter=true
queue_size=64
queue_squash=true
signature_bits=12
signature_shift=3
signature_table_assoc=2
signature_table_entries=1024
signature_table_indexing_policy=board.cache_hierarchy.l2caches06.prefetcher.prefetchers0.signature_table_indexing_policy
signature_table_replacement_policy=board.cache_hierarchy.l2caches06.prefetcher.prefetchers0.signature_table_replacement_policy
strides_per_pattern_entry=4
sys=board
tag_prefetch=true
throttle_control_percentage=0
use_virtual_addresses=false

[board.cache_hierarchy.l2caches06.prefetcher.prefetchers0.pattern_table_indexing_policy]
type=SetAssociative
assoc=1
entry_size=1
eventq_index=0
size=4096

[board.cache_hierarchy.l2caches06.prefetcher.prefetchers0.pattern_table_replacement_policy]
type=LRURP
eventq_index=0

[board.cache_hierarchy.l2caches06.prefetcher.prefetchers0.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.cache_hierarchy.l2caches06.prefetcher.prefetchers0.signature_table_indexing_policy]
type=SetAssociative
assoc=2
entry_size=1
eventq_index=0
size=1024

[board.cache_hierarchy.l2caches06.prefetcher.prefetchers0.signature_table_replacement_policy]
type=LRURP
eventq_index=0

[board.cache_hierarchy.l2caches06.prefetcher.prefetchers1]
type=AMPMPrefetcher
children=ampm power_state
ampm=board.cache_hierarchy.l2caches06.prefetcher.prefetchers1.ampm
block_size=64
cache_snoop=false
clk_domain=board.clk_domain
eventq_index=0
latency=1
max_prefetch_requests_with_pending_translation=32
on_data=true
on_inst=true
on_miss=false
on_read=true
on_write=true
page_bytes=4096
power_model=
power_state=board.cache_hierarchy.l2caches06.prefetcher.prefetchers1.power_state
prefetch_on_access=false
prefetch_on_pf_hit=false
queue_filter=true
queue_size=64
queue_squash=true
sys=board
tag_prefetch=true
throttle_control_percentage=0
use_virtual_addresses=false

[board.cache_hierarchy.l2caches06.prefetcher.prefetchers1.ampm]
type=AccessMapPatternMatching
children=access_map_table_indexing_policy access_map_table_replacement_policy power_state
access_map_table_assoc=8
access_map_table_entries=256
access_map_table_indexing_policy=board.cache_hierarchy.l2caches06.prefetcher.prefetchers1.ampm.access_map_table_indexing_policy
access_map_table_replacement_policy=board.cache_hierarchy.l2caches06.prefetcher.prefetchers1.ampm.access_map_table_replacement_policy
block_size=64
clk_domain=board.clk_domain
epoch_cycles=256000
eventq_index=0
high_accuracy_threshold=0.5
high_cache_hit_threshold=0.875
high_coverage_threshold=0.25
hot_zone_size=2048
limit_stride=0
low_accuracy_threshold=0.25
low_cache_hit_threshold=0.75
low_coverage_threshold=0.125
offchip_memory_latency=30000
power_model=
power_state=board.cache_hierarchy.l2caches06.prefetcher.prefetchers1.ampm.power_state
start_degree=4

[board.cache_hierarchy.l2caches06.prefetcher.prefetchers1.ampm.access_map_table_indexing_policy]
type=SetAssociative
assoc=8
entry_size=1
eventq_index=0
size=256

[board.cache_hierarchy.l2caches06.prefetcher.prefetchers1.ampm.access_map_table_replacement_policy]
type=LRURP
eventq_index=0

[board.cache_hierarchy.l2caches06.prefetcher.prefetchers1.ampm.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.cache_hierarchy.l2caches06.prefetcher.prefetchers1.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.cache_hierarchy.l2caches06.prefetcher.prefetchers2]
type=DCPTPrefetcher
children=dcpt power_state
block_size=64
cache_snoop=false
clk_domain=board.clk_domain
dcpt=board.cache_hierarchy.l2caches06.prefetcher.prefetchers2.dcpt
eventq_index=0
latency=1
max_prefetch_requests_with_pending_translation=32
on_data=true
on_inst=true
on_miss=false
on_read=true
on_write=true
page_bytes=4096
power_model=
power_state=board.cache_hierarchy.l2caches06.prefetcher.prefetchers2.power_state
prefetch_on_access=false
prefetch_on_pf_hit=false
queue_filter=true
queue_size=64
queue_squash=true
sys=board
tag_prefetch=true
throttle_control_percentage=0
use_virtual_addresses=false

[board.cache_hierarchy.l2caches06.prefetcher.prefetchers2.dcpt]
type=DeltaCorrelatingPredictionTables
children=table_indexing_policy table_replacement_policy
delta_bits=12
delta_mask_bits=8
deltas_per_entry=20
eventq_index=0
table_assoc=128
table_entries=128
table_indexing_policy=board.cache_hierarchy.l2caches06.prefetcher.prefetchers2.dcpt.table_indexing_policy
table_replacement_policy=board.cache_hierarchy.l2caches06.prefetcher.prefetchers2.dcpt.table_replacement_policy

[board.cache_hierarchy.l2caches06.prefetcher.prefetchers2.dcpt.table_indexing_policy]
type=SetAssociative
assoc=128
entry_size=1
eventq_index=0
size=128

[board.cache_hierarchy.l2caches06.prefetcher.prefetchers2.dcpt.table_replacement_policy]
type=LRURP
eventq_index=0

[board.cache_hierarchy.l2caches06.prefetcher.prefetchers2.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.cache_hierarchy.l2caches06.replacement_policy]
type=LRURP
eventq_index=0

[board.cache_hierarchy.l2caches06.tags]
type=BaseSetAssoc
children=indexing_policy power_state
assoc=16
block_size=64
clk_domain=board.clk_domain
entry_size=64
eventq_index=0
indexing_policy=board.cache_hierarchy.l2caches06.tags.indexing_policy
power_model=
power_state=board.cache_hierarchy.l2caches06.tags.power_state
replacement_policy=board.cache_hierarchy.l2caches06.replacement_policy
sequential_access=false
size=2097152
system=board
tag_latency=6
warmup_percentage=0

[board.cache_hierarchy.l2caches06.tags.indexing_policy]
type=SetAssociative
assoc=16
entry_size=64
eventq_index=0
size=2097152

[board.cache_hierarchy.l2caches06.tags.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.cache_hierarchy.l2caches07]
type=Cache
children=power_state prefetcher replacement_policy tags
addr_ranges=0:18446744073709551615
assoc=16
clk_domain=board.clk_domain
clusivity=mostly_incl
compressor=Null
data_latency=6
demand_mshr_reserve=1
eventq_index=0
is_read_only=false
max_miss_count=0
move_contractions=true
mshrs=32
power_model=
power_state=board.cache_hierarchy.l2caches07.power_state
prefetcher=board.cache_hierarchy.l2caches07.prefetcher
replace_expansions=true
replacement_policy=board.cache_hierarchy.l2caches07.replacement_policy
response_latency=4
sequential_access=false
size=2097152
system=board
tag_latency=6
tags=board.cache_hierarchy.l2caches07.tags
tgts_per_mshr=12
warmup_percentage=0
write_allocator=Null
write_buffers=20
writeback_clean=true
cpu_side=board.cache_hierarchy.l2buses07.mem_side_ports[0]
mem_side=board.cache_hierarchy.l3bus.cpu_side_ports[7]

[board.cache_hierarchy.l2caches07.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.cache_hierarchy.l2caches07.prefetcher]
type=MultiPrefetcher
children=power_state prefetchers0 prefetchers1 prefetchers2
block_size=64
clk_domain=board.clk_domain
eventq_index=0
on_data=true
on_inst=true
on_miss=false
on_read=true
on_write=true
page_bytes=4096
power_model=
power_state=board.cache_hierarchy.l2caches07.prefetcher.power_state
prefetch_on_access=false
prefetch_on_pf_hit=false
prefetchers=board.cache_hierarchy.l2caches07.prefetcher.prefetchers0 board.cache_hierarchy.l2caches07.prefetcher.prefetchers1 board.cache_hierarchy.l2caches07.prefetcher.prefetchers2
sys=board
use_virtual_addresses=false

[board.cache_hierarchy.l2caches07.prefetcher.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.cache_hierarchy.l2caches07.prefetcher.prefetchers0]
type=SignaturePathPrefetcher
children=pattern_table_indexing_policy pattern_table_replacement_policy power_state signature_table_indexing_policy signature_table_replacement_policy
block_size=64
cache_snoop=false
clk_domain=board.clk_domain
eventq_index=0
latency=1
lookahead_confidence_threshold=0.275
max_prefetch_requests_with_pending_translation=32
num_counter_bits=3
on_data=true
on_inst=true
on_miss=false
on_read=true
on_write=true
page_bytes=4096
pattern_table_assoc=1
pattern_table_entries=4096
pattern_table_indexing_policy=board.cache_hierarchy.l2caches07.prefetcher.prefetchers0.pattern_table_indexing_policy
pattern_table_replacement_policy=board.cache_hierarchy.l2caches07.prefetcher.prefetchers0.pattern_table_replacement_policy
power_model=
power_state=board.cache_hierarchy.l2caches07.prefetcher.prefetchers0.power_state
prefetch_confidence_threshold=0.25
prefetch_on_access=false
prefetch_on_pf_hit=false
queue_filter=true
queue_size=64
queue_squash=true
signature_bits=12
signature_shift=3
signature_table_assoc=2
signature_table_entries=1024
signature_table_indexing_policy=board.cache_hierarchy.l2caches07.prefetcher.prefetchers0.signature_table_indexing_policy
signature_table_replacement_policy=board.cache_hierarchy.l2caches07.prefetcher.prefetchers0.signature_table_replacement_policy
strides_per_pattern_entry=4
sys=board
tag_prefetch=true
throttle_control_percentage=0
use_virtual_addresses=false

[board.cache_hierarchy.l2caches07.prefetcher.prefetchers0.pattern_table_indexing_policy]
type=SetAssociative
assoc=1
entry_size=1
eventq_index=0
size=4096

[board.cache_hierarchy.l2caches07.prefetcher.prefetchers0.pattern_table_replacement_policy]
type=LRURP
eventq_index=0

[board.cache_hierarchy.l2caches07.prefetcher.prefetchers0.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.cache_hierarchy.l2caches07.prefetcher.prefetchers0.signature_table_indexing_policy]
type=SetAssociative
assoc=2
entry_size=1
eventq_index=0
size=1024

[board.cache_hierarchy.l2caches07.prefetcher.prefetchers0.signature_table_replacement_policy]
type=LRURP
eventq_index=0

[board.cache_hierarchy.l2caches07.prefetcher.prefetchers1]
type=AMPMPrefetcher
children=ampm power_state
ampm=board.cache_hierarchy.l2caches07.prefetcher.prefetchers1.ampm
block_size=64
cache_snoop=false
clk_domain=board.clk_domain
eventq_index=0
latency=1
max_prefetch_requests_with_pending_translation=32
on_data=true
on_inst=true
on_miss=false
on_read=true
on_write=true
page_bytes=4096
power_model=
power_state=board.cache_hierarchy.l2caches07.prefetcher.prefetchers1.power_state
prefetch_on_access=false
prefetch_on_pf_hit=false
queue_filter=true
queue_size=64
queue_squash=true
sys=board
tag_prefetch=true
throttle_control_percentage=0
use_virtual_addresses=false

[board.cache_hierarchy.l2caches07.prefetcher.prefetchers1.ampm]
type=AccessMapPatternMatching
children=access_map_table_indexing_policy access_map_table_replacement_policy power_state
access_map_table_assoc=8
access_map_table_entries=256
access_map_table_indexing_policy=board.cache_hierarchy.l2caches07.prefetcher.prefetchers1.ampm.access_map_table_indexing_policy
access_map_table_replacement_policy=board.cache_hierarchy.l2caches07.prefetcher.prefetchers1.ampm.access_map_table_replacement_policy
block_size=64
clk_domain=board.clk_domain
epoch_cycles=256000
eventq_index=0
high_accuracy_threshold=0.5
high_cache_hit_threshold=0.875
high_coverage_threshold=0.25
hot_zone_size=2048
limit_stride=0
low_accuracy_threshold=0.25
low_cache_hit_threshold=0.75
low_coverage_threshold=0.125
offchip_memory_latency=30000
power_model=
power_state=board.cache_hierarchy.l2caches07.prefetcher.prefetchers1.ampm.power_state
start_degree=4

[board.cache_hierarchy.l2caches07.prefetcher.prefetchers1.ampm.access_map_table_indexing_policy]
type=SetAssociative
assoc=8
entry_size=1
eventq_index=0
size=256

[board.cache_hierarchy.l2caches07.prefetcher.prefetchers1.ampm.access_map_table_replacement_policy]
type=LRURP
eventq_index=0

[board.cache_hierarchy.l2caches07.prefetcher.prefetchers1.ampm.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.cache_hierarchy.l2caches07.prefetcher.prefetchers1.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.cache_hierarchy.l2caches07.prefetcher.prefetchers2]
type=DCPTPrefetcher
children=dcpt power_state
block_size=64
cache_snoop=false
clk_domain=board.clk_domain
dcpt=board.cache_hierarchy.l2caches07.prefetcher.prefetchers2.dcpt
eventq_index=0
latency=1
max_prefetch_requests_with_pending_translation=32
on_data=true
on_inst=true
on_miss=false
on_read=true
on_write=true
page_bytes=4096
power_model=
power_state=board.cache_hierarchy.l2caches07.prefetcher.prefetchers2.power_state
prefetch_on_access=false
prefetch_on_pf_hit=false
queue_filter=true
queue_size=64
queue_squash=true
sys=board
tag_prefetch=true
throttle_control_percentage=0
use_virtual_addresses=false

[board.cache_hierarchy.l2caches07.prefetcher.prefetchers2.dcpt]
type=DeltaCorrelatingPredictionTables
children=table_indexing_policy table_replacement_policy
delta_bits=12
delta_mask_bits=8
deltas_per_entry=20
eventq_index=0
table_assoc=128
table_entries=128
table_indexing_policy=board.cache_hierarchy.l2caches07.prefetcher.prefetchers2.dcpt.table_indexing_policy
table_replacement_policy=board.cache_hierarchy.l2caches07.prefetcher.prefetchers2.dcpt.table_replacement_policy

[board.cache_hierarchy.l2caches07.prefetcher.prefetchers2.dcpt.table_indexing_policy]
type=SetAssociative
assoc=128
entry_size=1
eventq_index=0
size=128

[board.cache_hierarchy.l2caches07.prefetcher.prefetchers2.dcpt.table_replacement_policy]
type=LRURP
eventq_index=0

[board.cache_hierarchy.l2caches07.prefetcher.prefetchers2.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.cache_hierarchy.l2caches07.replacement_policy]
type=LRURP
eventq_index=0

[board.cache_hierarchy.l2caches07.tags]
type=BaseSetAssoc
children=indexing_policy power_state
assoc=16
block_size=64
clk_domain=board.clk_domain
entry_size=64
eventq_index=0
indexing_policy=board.cache_hierarchy.l2caches07.tags.indexing_policy
power_model=
power_state=board.cache_hierarchy.l2caches07.tags.power_state
replacement_policy=board.cache_hierarchy.l2caches07.replacement_policy
sequential_access=false
size=2097152
system=board
tag_latency=6
warmup_percentage=0

[board.cache_hierarchy.l2caches07.tags.indexing_policy]
type=SetAssociative
assoc=16
entry_size=64
eventq_index=0
size=2097152

[board.cache_hierarchy.l2caches07.tags.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.cache_hierarchy.l2caches08]
type=Cache
children=power_state prefetcher replacement_policy tags
addr_ranges=0:18446744073709551615
assoc=16
clk_domain=board.clk_domain
clusivity=mostly_incl
compressor=Null
data_latency=6
demand_mshr_reserve=1
eventq_index=0
is_read_only=false
max_miss_count=0
move_contractions=true
mshrs=32
power_model=
power_state=board.cache_hierarchy.l2caches08.power_state
prefetcher=board.cache_hierarchy.l2caches08.prefetcher
replace_expansions=true
replacement_policy=board.cache_hierarchy.l2caches08.replacement_policy
response_latency=4
sequential_access=false
size=2097152
system=board
tag_latency=6
tags=board.cache_hierarchy.l2caches08.tags
tgts_per_mshr=12
warmup_percentage=0
write_allocator=Null
write_buffers=20
writeback_clean=true
cpu_side=board.cache_hierarchy.l2buses08.mem_side_ports[0]
mem_side=board.cache_hierarchy.l3bus.cpu_side_ports[8]

[board.cache_hierarchy.l2caches08.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.cache_hierarchy.l2caches08.prefetcher]
type=MultiPrefetcher
children=power_state prefetchers0 prefetchers1 prefetchers2
block_size=64
clk_domain=board.clk_domain
eventq_index=0
on_data=true
on_inst=true
on_miss=false
on_read=true
on_write=true
page_bytes=4096
power_model=
power_state=board.cache_hierarchy.l2caches08.prefetcher.power_state
prefetch_on_access=false
prefetch_on_pf_hit=false
prefetchers=board.cache_hierarchy.l2caches08.prefetcher.prefetchers0 board.cache_hierarchy.l2caches08.prefetcher.prefetchers1 board.cache_hierarchy.l2caches08.prefetcher.prefetchers2
sys=board
use_virtual_addresses=false

[board.cache_hierarchy.l2caches08.prefetcher.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.cache_hierarchy.l2caches08.prefetcher.prefetchers0]
type=SignaturePathPrefetcher
children=pattern_table_indexing_policy pattern_table_replacement_policy power_state signature_table_indexing_policy signature_table_replacement_policy
block_size=64
cache_snoop=false
clk_domain=board.clk_domain
eventq_index=0
latency=1
lookahead_confidence_threshold=0.275
max_prefetch_requests_with_pending_translation=32
num_counter_bits=3
on_data=true
on_inst=true
on_miss=false
on_read=true
on_write=true
page_bytes=4096
pattern_table_assoc=1
pattern_table_entries=4096
pattern_table_indexing_policy=board.cache_hierarchy.l2caches08.prefetcher.prefetchers0.pattern_table_indexing_policy
pattern_table_replacement_policy=board.cache_hierarchy.l2caches08.prefetcher.prefetchers0.pattern_table_replacement_policy
power_model=
power_state=board.cache_hierarchy.l2caches08.prefetcher.prefetchers0.power_state
prefetch_confidence_threshold=0.25
prefetch_on_access=false
prefetch_on_pf_hit=false
queue_filter=true
queue_size=64
queue_squash=true
signature_bits=12
signature_shift=3
signature_table_assoc=2
signature_table_entries=1024
signature_table_indexing_policy=board.cache_hierarchy.l2caches08.prefetcher.prefetchers0.signature_table_indexing_policy
signature_table_replacement_policy=board.cache_hierarchy.l2caches08.prefetcher.prefetchers0.signature_table_replacement_policy
strides_per_pattern_entry=4
sys=board
tag_prefetch=true
throttle_control_percentage=0
use_virtual_addresses=false

[board.cache_hierarchy.l2caches08.prefetcher.prefetchers0.pattern_table_indexing_policy]
type=SetAssociative
assoc=1
entry_size=1
eventq_index=0
size=4096

[board.cache_hierarchy.l2caches08.prefetcher.prefetchers0.pattern_table_replacement_policy]
type=LRURP
eventq_index=0

[board.cache_hierarchy.l2caches08.prefetcher.prefetchers0.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.cache_hierarchy.l2caches08.prefetcher.prefetchers0.signature_table_indexing_policy]
type=SetAssociative
assoc=2
entry_size=1
eventq_index=0
size=1024

[board.cache_hierarchy.l2caches08.prefetcher.prefetchers0.signature_table_replacement_policy]
type=LRURP
eventq_index=0

[board.cache_hierarchy.l2caches08.prefetcher.prefetchers1]
type=AMPMPrefetcher
children=ampm power_state
ampm=board.cache_hierarchy.l2caches08.prefetcher.prefetchers1.ampm
block_size=64
cache_snoop=false
clk_domain=board.clk_domain
eventq_index=0
latency=1
max_prefetch_requests_with_pending_translation=32
on_data=true
on_inst=true
on_miss=false
on_read=true
on_write=true
page_bytes=4096
power_model=
power_state=board.cache_hierarchy.l2caches08.prefetcher.prefetchers1.power_state
prefetch_on_access=false
prefetch_on_pf_hit=false
queue_filter=true
queue_size=64
queue_squash=true
sys=board
tag_prefetch=true
throttle_control_percentage=0
use_virtual_addresses=false

[board.cache_hierarchy.l2caches08.prefetcher.prefetchers1.ampm]
type=AccessMapPatternMatching
children=access_map_table_indexing_policy access_map_table_replacement_policy power_state
access_map_table_assoc=8
access_map_table_entries=256
access_map_table_indexing_policy=board.cache_hierarchy.l2caches08.prefetcher.prefetchers1.ampm.access_map_table_indexing_policy
access_map_table_replacement_policy=board.cache_hierarchy.l2caches08.prefetcher.prefetchers1.ampm.access_map_table_replacement_policy
block_size=64
clk_domain=board.clk_domain
epoch_cycles=256000
eventq_index=0
high_accuracy_threshold=0.5
high_cache_hit_threshold=0.875
high_coverage_threshold=0.25
hot_zone_size=2048
limit_stride=0
low_accuracy_threshold=0.25
low_cache_hit_threshold=0.75
low_coverage_threshold=0.125
offchip_memory_latency=30000
power_model=
power_state=board.cache_hierarchy.l2caches08.prefetcher.prefetchers1.ampm.power_state
start_degree=4

[board.cache_hierarchy.l2caches08.prefetcher.prefetchers1.ampm.access_map_table_indexing_policy]
type=SetAssociative
assoc=8
entry_size=1
eventq_index=0
size=256

[board.cache_hierarchy.l2caches08.prefetcher.prefetchers1.ampm.access_map_table_replacement_policy]
type=LRURP
eventq_index=0

[board.cache_hierarchy.l2caches08.prefetcher.prefetchers1.ampm.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.cache_hierarchy.l2caches08.prefetcher.prefetchers1.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.cache_hierarchy.l2caches08.prefetcher.prefetchers2]
type=DCPTPrefetcher
children=dcpt power_state
block_size=64
cache_snoop=false
clk_domain=board.clk_domain
dcpt=board.cache_hierarchy.l2caches08.prefetcher.prefetchers2.dcpt
eventq_index=0
latency=1
max_prefetch_requests_with_pending_translation=32
on_data=true
on_inst=true
on_miss=false
on_read=true
on_write=true
page_bytes=4096
power_model=
power_state=board.cache_hierarchy.l2caches08.prefetcher.prefetchers2.power_state
prefetch_on_access=false
prefetch_on_pf_hit=false
queue_filter=true
queue_size=64
queue_squash=true
sys=board
tag_prefetch=true
throttle_control_percentage=0
use_virtual_addresses=false

[board.cache_hierarchy.l2caches08.prefetcher.prefetchers2.dcpt]
type=DeltaCorrelatingPredictionTables
children=table_indexing_policy table_replacement_policy
delta_bits=12
delta_mask_bits=8
deltas_per_entry=20
eventq_index=0
table_assoc=128
table_entries=128
table_indexing_policy=board.cache_hierarchy.l2caches08.prefetcher.prefetchers2.dcpt.table_indexing_policy
table_replacement_policy=board.cache_hierarchy.l2caches08.prefetcher.prefetchers2.dcpt.table_replacement_policy

[board.cache_hierarchy.l2caches08.prefetcher.prefetchers2.dcpt.table_indexing_policy]
type=SetAssociative
assoc=128
entry_size=1
eventq_index=0
size=128

[board.cache_hierarchy.l2caches08.prefetcher.prefetchers2.dcpt.table_replacement_policy]
type=LRURP
eventq_index=0

[board.cache_hierarchy.l2caches08.prefetcher.prefetchers2.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.cache_hierarchy.l2caches08.replacement_policy]
type=LRURP
eventq_index=0

[board.cache_hierarchy.l2caches08.tags]
type=BaseSetAssoc
children=indexing_policy power_state
assoc=16
block_size=64
clk_domain=board.clk_domain
entry_size=64
eventq_index=0
indexing_policy=board.cache_hierarchy.l2caches08.tags.indexing_policy
power_model=
power_state=board.cache_hierarchy.l2caches08.tags.power_state
replacement_policy=board.cache_hierarchy.l2caches08.replacement_policy
sequential_access=false
size=2097152
system=board
tag_latency=6
warmup_percentage=0

[board.cache_hierarchy.l2caches08.tags.indexing_policy]
type=SetAssociative
assoc=16
entry_size=64
eventq_index=0
size=2097152

[board.cache_hierarchy.l2caches08.tags.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.cache_hierarchy.l2caches09]
type=Cache
children=power_state prefetcher replacement_policy tags
addr_ranges=0:18446744073709551615
assoc=16
clk_domain=board.clk_domain
clusivity=mostly_incl
compressor=Null
data_latency=6
demand_mshr_reserve=1
eventq_index=0
is_read_only=false
max_miss_count=0
move_contractions=true
mshrs=32
power_model=
power_state=board.cache_hierarchy.l2caches09.power_state
prefetcher=board.cache_hierarchy.l2caches09.prefetcher
replace_expansions=true
replacement_policy=board.cache_hierarchy.l2caches09.replacement_policy
response_latency=4
sequential_access=false
size=2097152
system=board
tag_latency=6
tags=board.cache_hierarchy.l2caches09.tags
tgts_per_mshr=12
warmup_percentage=0
write_allocator=Null
write_buffers=20
writeback_clean=true
cpu_side=board.cache_hierarchy.l2buses09.mem_side_ports[0]
mem_side=board.cache_hierarchy.l3bus.cpu_side_ports[9]

[board.cache_hierarchy.l2caches09.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.cache_hierarchy.l2caches09.prefetcher]
type=MultiPrefetcher
children=power_state prefetchers0 prefetchers1 prefetchers2
block_size=64
clk_domain=board.clk_domain
eventq_index=0
on_data=true
on_inst=true
on_miss=false
on_read=true
on_write=true
page_bytes=4096
power_model=
power_state=board.cache_hierarchy.l2caches09.prefetcher.power_state
prefetch_on_access=false
prefetch_on_pf_hit=false
prefetchers=board.cache_hierarchy.l2caches09.prefetcher.prefetchers0 board.cache_hierarchy.l2caches09.prefetcher.prefetchers1 board.cache_hierarchy.l2caches09.prefetcher.prefetchers2
sys=board
use_virtual_addresses=false

[board.cache_hierarchy.l2caches09.prefetcher.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.cache_hierarchy.l2caches09.prefetcher.prefetchers0]
type=SignaturePathPrefetcher
children=pattern_table_indexing_policy pattern_table_replacement_policy power_state signature_table_indexing_policy signature_table_replacement_policy
block_size=64
cache_snoop=false
clk_domain=board.clk_domain
eventq_index=0
latency=1
lookahead_confidence_threshold=0.275
max_prefetch_requests_with_pending_translation=32
num_counter_bits=3
on_data=true
on_inst=true
on_miss=false
on_read=true
on_write=true
page_bytes=4096
pattern_table_assoc=1
pattern_table_entries=4096
pattern_table_indexing_policy=board.cache_hierarchy.l2caches09.prefetcher.prefetchers0.pattern_table_indexing_policy
pattern_table_replacement_policy=board.cache_hierarchy.l2caches09.prefetcher.prefetchers0.pattern_table_replacement_policy
power_model=
power_state=board.cache_hierarchy.l2caches09.prefetcher.prefetchers0.power_state
prefetch_confidence_threshold=0.25
prefetch_on_access=false
prefetch_on_pf_hit=false
queue_filter=true
queue_size=64
queue_squash=true
signature_bits=12
signature_shift=3
signature_table_assoc=2
signature_table_entries=1024
signature_table_indexing_policy=board.cache_hierarchy.l2caches09.prefetcher.prefetchers0.signature_table_indexing_policy
signature_table_replacement_policy=board.cache_hierarchy.l2caches09.prefetcher.prefetchers0.signature_table_replacement_policy
strides_per_pattern_entry=4
sys=board
tag_prefetch=true
throttle_control_percentage=0
use_virtual_addresses=false

[board.cache_hierarchy.l2caches09.prefetcher.prefetchers0.pattern_table_indexing_policy]
type=SetAssociative
assoc=1
entry_size=1
eventq_index=0
size=4096

[board.cache_hierarchy.l2caches09.prefetcher.prefetchers0.pattern_table_replacement_policy]
type=LRURP
eventq_index=0

[board.cache_hierarchy.l2caches09.prefetcher.prefetchers0.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.cache_hierarchy.l2caches09.prefetcher.prefetchers0.signature_table_indexing_policy]
type=SetAssociative
assoc=2
entry_size=1
eventq_index=0
size=1024

[board.cache_hierarchy.l2caches09.prefetcher.prefetchers0.signature_table_replacement_policy]
type=LRURP
eventq_index=0

[board.cache_hierarchy.l2caches09.prefetcher.prefetchers1]
type=AMPMPrefetcher
children=ampm power_state
ampm=board.cache_hierarchy.l2caches09.prefetcher.prefetchers1.ampm
block_size=64
cache_snoop=false
clk_domain=board.clk_domain
eventq_index=0
latency=1
max_prefetch_requests_with_pending_translation=32
on_data=true
on_inst=true
on_miss=false
on_read=true
on_write=true
page_bytes=4096
power_model=
power_state=board.cache_hierarchy.l2caches09.prefetcher.prefetchers1.power_state
prefetch_on_access=false
prefetch_on_pf_hit=false
queue_filter=true
queue_size=64
queue_squash=true
sys=board
tag_prefetch=true
throttle_control_percentage=0
use_virtual_addresses=false

[board.cache_hierarchy.l2caches09.prefetcher.prefetchers1.ampm]
type=AccessMapPatternMatching
children=access_map_table_indexing_policy access_map_table_replacement_policy power_state
access_map_table_assoc=8
access_map_table_entries=256
access_map_table_indexing_policy=board.cache_hierarchy.l2caches09.prefetcher.prefetchers1.ampm.access_map_table_indexing_policy
access_map_table_replacement_policy=board.cache_hierarchy.l2caches09.prefetcher.prefetchers1.ampm.access_map_table_replacement_policy
block_size=64
clk_domain=board.clk_domain
epoch_cycles=256000
eventq_index=0
high_accuracy_threshold=0.5
high_cache_hit_threshold=0.875
high_coverage_threshold=0.25
hot_zone_size=2048
limit_stride=0
low_accuracy_threshold=0.25
low_cache_hit_threshold=0.75
low_coverage_threshold=0.125
offchip_memory_latency=30000
power_model=
power_state=board.cache_hierarchy.l2caches09.prefetcher.prefetchers1.ampm.power_state
start_degree=4

[board.cache_hierarchy.l2caches09.prefetcher.prefetchers1.ampm.access_map_table_indexing_policy]
type=SetAssociative
assoc=8
entry_size=1
eventq_index=0
size=256

[board.cache_hierarchy.l2caches09.prefetcher.prefetchers1.ampm.access_map_table_replacement_policy]
type=LRURP
eventq_index=0

[board.cache_hierarchy.l2caches09.prefetcher.prefetchers1.ampm.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.cache_hierarchy.l2caches09.prefetcher.prefetchers1.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.cache_hierarchy.l2caches09.prefetcher.prefetchers2]
type=DCPTPrefetcher
children=dcpt power_state
block_size=64
cache_snoop=false
clk_domain=board.clk_domain
dcpt=board.cache_hierarchy.l2caches09.prefetcher.prefetchers2.dcpt
eventq_index=0
latency=1
max_prefetch_requests_with_pending_translation=32
on_data=true
on_inst=true
on_miss=false
on_read=true
on_write=true
page_bytes=4096
power_model=
power_state=board.cache_hierarchy.l2caches09.prefetcher.prefetchers2.power_state
prefetch_on_access=false
prefetch_on_pf_hit=false
queue_filter=true
queue_size=64
queue_squash=true
sys=board
tag_prefetch=true
throttle_control_percentage=0
use_virtual_addresses=false

[board.cache_hierarchy.l2caches09.prefetcher.prefetchers2.dcpt]
type=DeltaCorrelatingPredictionTables
children=table_indexing_policy table_replacement_policy
delta_bits=12
delta_mask_bits=8
deltas_per_entry=20
eventq_index=0
table_assoc=128
table_entries=128
table_indexing_policy=board.cache_hierarchy.l2caches09.prefetcher.prefetchers2.dcpt.table_indexing_policy
table_replacement_policy=board.cache_hierarchy.l2caches09.prefetcher.prefetchers2.dcpt.table_replacement_policy

[board.cache_hierarchy.l2caches09.prefetcher.prefetchers2.dcpt.table_indexing_policy]
type=SetAssociative
assoc=128
entry_size=1
eventq_index=0
size=128

[board.cache_hierarchy.l2caches09.prefetcher.prefetchers2.dcpt.table_replacement_policy]
type=LRURP
eventq_index=0

[board.cache_hierarchy.l2caches09.prefetcher.prefetchers2.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.cache_hierarchy.l2caches09.replacement_policy]
type=LRURP
eventq_index=0

[board.cache_hierarchy.l2caches09.tags]
type=BaseSetAssoc
children=indexing_policy power_state
assoc=16
block_size=64
clk_domain=board.clk_domain
entry_size=64
eventq_index=0
indexing_policy=board.cache_hierarchy.l2caches09.tags.indexing_policy
power_model=
power_state=board.cache_hierarchy.l2caches09.tags.power_state
replacement_policy=board.cache_hierarchy.l2caches09.replacement_policy
sequential_access=false
size=2097152
system=board
tag_latency=6
warmup_percentage=0

[board.cache_hierarchy.l2caches09.tags.indexing_policy]
type=SetAssociative
assoc=16
entry_size=64
eventq_index=0
size=2097152

[board.cache_hierarchy.l2caches09.tags.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.cache_hierarchy.l2caches10]
type=Cache
children=power_state prefetcher replacement_policy tags
addr_ranges=0:18446744073709551615
assoc=16
clk_domain=board.clk_domain
clusivity=mostly_incl
compressor=Null
data_latency=6
demand_mshr_reserve=1
eventq_index=0
is_read_only=false
max_miss_count=0
move_contractions=true
mshrs=32
power_model=
power_state=board.cache_hierarchy.l2caches10.power_state
prefetcher=board.cache_hierarchy.l2caches10.prefetcher
replace_expansions=true
replacement_policy=board.cache_hierarchy.l2caches10.replacement_policy
response_latency=4
sequential_access=false
size=2097152
system=board
tag_latency=6
tags=board.cache_hierarchy.l2caches10.tags
tgts_per_mshr=12
warmup_percentage=0
write_allocator=Null
write_buffers=20
writeback_clean=true
cpu_side=board.cache_hierarchy.l2buses10.mem_side_ports[0]
mem_side=board.cache_hierarchy.l3bus.cpu_side_ports[10]

[board.cache_hierarchy.l2caches10.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.cache_hierarchy.l2caches10.prefetcher]
type=MultiPrefetcher
children=power_state prefetchers0 prefetchers1 prefetchers2
block_size=64
clk_domain=board.clk_domain
eventq_index=0
on_data=true
on_inst=true
on_miss=false
on_read=true
on_write=true
page_bytes=4096
power_model=
power_state=board.cache_hierarchy.l2caches10.prefetcher.power_state
prefetch_on_access=false
prefetch_on_pf_hit=false
prefetchers=board.cache_hierarchy.l2caches10.prefetcher.prefetchers0 board.cache_hierarchy.l2caches10.prefetcher.prefetchers1 board.cache_hierarchy.l2caches10.prefetcher.prefetchers2
sys=board
use_virtual_addresses=false

[board.cache_hierarchy.l2caches10.prefetcher.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.cache_hierarchy.l2caches10.prefetcher.prefetchers0]
type=SignaturePathPrefetcher
children=pattern_table_indexing_policy pattern_table_replacement_policy power_state signature_table_indexing_policy signature_table_replacement_policy
block_size=64
cache_snoop=false
clk_domain=board.clk_domain
eventq_index=0
latency=1
lookahead_confidence_threshold=0.275
max_prefetch_requests_with_pending_translation=32
num_counter_bits=3
on_data=true
on_inst=true
on_miss=false
on_read=true
on_write=true
page_bytes=4096
pattern_table_assoc=1
pattern_table_entries=4096
pattern_table_indexing_policy=board.cache_hierarchy.l2caches10.prefetcher.prefetchers0.pattern_table_indexing_policy
pattern_table_replacement_policy=board.cache_hierarchy.l2caches10.prefetcher.prefetchers0.pattern_table_replacement_policy
power_model=
power_state=board.cache_hierarchy.l2caches10.prefetcher.prefetchers0.power_state
prefetch_confidence_threshold=0.25
prefetch_on_access=false
prefetch_on_pf_hit=false
queue_filter=true
queue_size=64
queue_squash=true
signature_bits=12
signature_shift=3
signature_table_assoc=2
signature_table_entries=1024
signature_table_indexing_policy=board.cache_hierarchy.l2caches10.prefetcher.prefetchers0.signature_table_indexing_policy
signature_table_replacement_policy=board.cache_hierarchy.l2caches10.prefetcher.prefetchers0.signature_table_replacement_policy
strides_per_pattern_entry=4
sys=board
tag_prefetch=true
throttle_control_percentage=0
use_virtual_addresses=false

[board.cache_hierarchy.l2caches10.prefetcher.prefetchers0.pattern_table_indexing_policy]
type=SetAssociative
assoc=1
entry_size=1
eventq_index=0
size=4096

[board.cache_hierarchy.l2caches10.prefetcher.prefetchers0.pattern_table_replacement_policy]
type=LRURP
eventq_index=0

[board.cache_hierarchy.l2caches10.prefetcher.prefetchers0.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.cache_hierarchy.l2caches10.prefetcher.prefetchers0.signature_table_indexing_policy]
type=SetAssociative
assoc=2
entry_size=1
eventq_index=0
size=1024

[board.cache_hierarchy.l2caches10.prefetcher.prefetchers0.signature_table_replacement_policy]
type=LRURP
eventq_index=0

[board.cache_hierarchy.l2caches10.prefetcher.prefetchers1]
type=AMPMPrefetcher
children=ampm power_state
ampm=board.cache_hierarchy.l2caches10.prefetcher.prefetchers1.ampm
block_size=64
cache_snoop=false
clk_domain=board.clk_domain
eventq_index=0
latency=1
max_prefetch_requests_with_pending_translation=32
on_data=true
on_inst=true
on_miss=false
on_read=true
on_write=true
page_bytes=4096
power_model=
power_state=board.cache_hierarchy.l2caches10.prefetcher.prefetchers1.power_state
prefetch_on_access=false
prefetch_on_pf_hit=false
queue_filter=true
queue_size=64
queue_squash=true
sys=board
tag_prefetch=true
throttle_control_percentage=0
use_virtual_addresses=false

[board.cache_hierarchy.l2caches10.prefetcher.prefetchers1.ampm]
type=AccessMapPatternMatching
children=access_map_table_indexing_policy access_map_table_replacement_policy power_state
access_map_table_assoc=8
access_map_table_entries=256
access_map_table_indexing_policy=board.cache_hierarchy.l2caches10.prefetcher.prefetchers1.ampm.access_map_table_indexing_policy
access_map_table_replacement_policy=board.cache_hierarchy.l2caches10.prefetcher.prefetchers1.ampm.access_map_table_replacement_policy
block_size=64
clk_domain=board.clk_domain
epoch_cycles=256000
eventq_index=0
high_accuracy_threshold=0.5
high_cache_hit_threshold=0.875
high_coverage_threshold=0.25
hot_zone_size=2048
limit_stride=0
low_accuracy_threshold=0.25
low_cache_hit_threshold=0.75
low_coverage_threshold=0.125
offchip_memory_latency=30000
power_model=
power_state=board.cache_hierarchy.l2caches10.prefetcher.prefetchers1.ampm.power_state
start_degree=4

[board.cache_hierarchy.l2caches10.prefetcher.prefetchers1.ampm.access_map_table_indexing_policy]
type=SetAssociative
assoc=8
entry_size=1
eventq_index=0
size=256

[board.cache_hierarchy.l2caches10.prefetcher.prefetchers1.ampm.access_map_table_replacement_policy]
type=LRURP
eventq_index=0

[board.cache_hierarchy.l2caches10.prefetcher.prefetchers1.ampm.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.cache_hierarchy.l2caches10.prefetcher.prefetchers1.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.cache_hierarchy.l2caches10.prefetcher.prefetchers2]
type=DCPTPrefetcher
children=dcpt power_state
block_size=64
cache_snoop=false
clk_domain=board.clk_domain
dcpt=board.cache_hierarchy.l2caches10.prefetcher.prefetchers2.dcpt
eventq_index=0
latency=1
max_prefetch_requests_with_pending_translation=32
on_data=true
on_inst=true
on_miss=false
on_read=true
on_write=true
page_bytes=4096
power_model=
power_state=board.cache_hierarchy.l2caches10.prefetcher.prefetchers2.power_state
prefetch_on_access=false
prefetch_on_pf_hit=false
queue_filter=true
queue_size=64
queue_squash=true
sys=board
tag_prefetch=true
throttle_control_percentage=0
use_virtual_addresses=false

[board.cache_hierarchy.l2caches10.prefetcher.prefetchers2.dcpt]
type=DeltaCorrelatingPredictionTables
children=table_indexing_policy table_replacement_policy
delta_bits=12
delta_mask_bits=8
deltas_per_entry=20
eventq_index=0
table_assoc=128
table_entries=128
table_indexing_policy=board.cache_hierarchy.l2caches10.prefetcher.prefetchers2.dcpt.table_indexing_policy
table_replacement_policy=board.cache_hierarchy.l2caches10.prefetcher.prefetchers2.dcpt.table_replacement_policy

[board.cache_hierarchy.l2caches10.prefetcher.prefetchers2.dcpt.table_indexing_policy]
type=SetAssociative
assoc=128
entry_size=1
eventq_index=0
size=128

[board.cache_hierarchy.l2caches10.prefetcher.prefetchers2.dcpt.table_replacement_policy]
type=LRURP
eventq_index=0

[board.cache_hierarchy.l2caches10.prefetcher.prefetchers2.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.cache_hierarchy.l2caches10.replacement_policy]
type=LRURP
eventq_index=0

[board.cache_hierarchy.l2caches10.tags]
type=BaseSetAssoc
children=indexing_policy power_state
assoc=16
block_size=64
clk_domain=board.clk_domain
entry_size=64
eventq_index=0
indexing_policy=board.cache_hierarchy.l2caches10.tags.indexing_policy
power_model=
power_state=board.cache_hierarchy.l2caches10.tags.power_state
replacement_policy=board.cache_hierarchy.l2caches10.replacement_policy
sequential_access=false
size=2097152
system=board
tag_latency=6
warmup_percentage=0

[board.cache_hierarchy.l2caches10.tags.indexing_policy]
type=SetAssociative
assoc=16
entry_size=64
eventq_index=0
size=2097152

[board.cache_hierarchy.l2caches10.tags.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.cache_hierarchy.l2caches11]
type=Cache
children=power_state prefetcher replacement_policy tags
addr_ranges=0:18446744073709551615
assoc=16
clk_domain=board.clk_domain
clusivity=mostly_incl
compressor=Null
data_latency=6
demand_mshr_reserve=1
eventq_index=0
is_read_only=false
max_miss_count=0
move_contractions=true
mshrs=32
power_model=
power_state=board.cache_hierarchy.l2caches11.power_state
prefetcher=board.cache_hierarchy.l2caches11.prefetcher
replace_expansions=true
replacement_policy=board.cache_hierarchy.l2caches11.replacement_policy
response_latency=4
sequential_access=false
size=2097152
system=board
tag_latency=6
tags=board.cache_hierarchy.l2caches11.tags
tgts_per_mshr=12
warmup_percentage=0
write_allocator=Null
write_buffers=20
writeback_clean=true
cpu_side=board.cache_hierarchy.l2buses11.mem_side_ports[0]
mem_side=board.cache_hierarchy.l3bus.cpu_side_ports[11]

[board.cache_hierarchy.l2caches11.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.cache_hierarchy.l2caches11.prefetcher]
type=MultiPrefetcher
children=power_state prefetchers0 prefetchers1 prefetchers2
block_size=64
clk_domain=board.clk_domain
eventq_index=0
on_data=true
on_inst=true
on_miss=false
on_read=true
on_write=true
page_bytes=4096
power_model=
power_state=board.cache_hierarchy.l2caches11.prefetcher.power_state
prefetch_on_access=false
prefetch_on_pf_hit=false
prefetchers=board.cache_hierarchy.l2caches11.prefetcher.prefetchers0 board.cache_hierarchy.l2caches11.prefetcher.prefetchers1 board.cache_hierarchy.l2caches11.prefetcher.prefetchers2
sys=board
use_virtual_addresses=false

[board.cache_hierarchy.l2caches11.prefetcher.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.cache_hierarchy.l2caches11.prefetcher.prefetchers0]
type=SignaturePathPrefetcher
children=pattern_table_indexing_policy pattern_table_replacement_policy power_state signature_table_indexing_policy signature_table_replacement_policy
block_size=64
cache_snoop=false
clk_domain=board.clk_domain
eventq_index=0
latency=1
lookahead_confidence_threshold=0.275
max_prefetch_requests_with_pending_translation=32
num_counter_bits=3
on_data=true
on_inst=true
on_miss=false
on_read=true
on_write=true
page_bytes=4096
pattern_table_assoc=1
pattern_table_entries=4096
pattern_table_indexing_policy=board.cache_hierarchy.l2caches11.prefetcher.prefetchers0.pattern_table_indexing_policy
pattern_table_replacement_policy=board.cache_hierarchy.l2caches11.prefetcher.prefetchers0.pattern_table_replacement_policy
power_model=
power_state=board.cache_hierarchy.l2caches11.prefetcher.prefetchers0.power_state
prefetch_confidence_threshold=0.25
prefetch_on_access=false
prefetch_on_pf_hit=false
queue_filter=true
queue_size=64
queue_squash=true
signature_bits=12
signature_shift=3
signature_table_assoc=2
signature_table_entries=1024
signature_table_indexing_policy=board.cache_hierarchy.l2caches11.prefetcher.prefetchers0.signature_table_indexing_policy
signature_table_replacement_policy=board.cache_hierarchy.l2caches11.prefetcher.prefetchers0.signature_table_replacement_policy
strides_per_pattern_entry=4
sys=board
tag_prefetch=true
throttle_control_percentage=0
use_virtual_addresses=false

[board.cache_hierarchy.l2caches11.prefetcher.prefetchers0.pattern_table_indexing_policy]
type=SetAssociative
assoc=1
entry_size=1
eventq_index=0
size=4096

[board.cache_hierarchy.l2caches11.prefetcher.prefetchers0.pattern_table_replacement_policy]
type=LRURP
eventq_index=0

[board.cache_hierarchy.l2caches11.prefetcher.prefetchers0.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.cache_hierarchy.l2caches11.prefetcher.prefetchers0.signature_table_indexing_policy]
type=SetAssociative
assoc=2
entry_size=1
eventq_index=0
size=1024

[board.cache_hierarchy.l2caches11.prefetcher.prefetchers0.signature_table_replacement_policy]
type=LRURP
eventq_index=0

[board.cache_hierarchy.l2caches11.prefetcher.prefetchers1]
type=AMPMPrefetcher
children=ampm power_state
ampm=board.cache_hierarchy.l2caches11.prefetcher.prefetchers1.ampm
block_size=64
cache_snoop=false
clk_domain=board.clk_domain
eventq_index=0
latency=1
max_prefetch_requests_with_pending_translation=32
on_data=true
on_inst=true
on_miss=false
on_read=true
on_write=true
page_bytes=4096
power_model=
power_state=board.cache_hierarchy.l2caches11.prefetcher.prefetchers1.power_state
prefetch_on_access=false
prefetch_on_pf_hit=false
queue_filter=true
queue_size=64
queue_squash=true
sys=board
tag_prefetch=true
throttle_control_percentage=0
use_virtual_addresses=false

[board.cache_hierarchy.l2caches11.prefetcher.prefetchers1.ampm]
type=AccessMapPatternMatching
children=access_map_table_indexing_policy access_map_table_replacement_policy power_state
access_map_table_assoc=8
access_map_table_entries=256
access_map_table_indexing_policy=board.cache_hierarchy.l2caches11.prefetcher.prefetchers1.ampm.access_map_table_indexing_policy
access_map_table_replacement_policy=board.cache_hierarchy.l2caches11.prefetcher.prefetchers1.ampm.access_map_table_replacement_policy
block_size=64
clk_domain=board.clk_domain
epoch_cycles=256000
eventq_index=0
high_accuracy_threshold=0.5
high_cache_hit_threshold=0.875
high_coverage_threshold=0.25
hot_zone_size=2048
limit_stride=0
low_accuracy_threshold=0.25
low_cache_hit_threshold=0.75
low_coverage_threshold=0.125
offchip_memory_latency=30000
power_model=
power_state=board.cache_hierarchy.l2caches11.prefetcher.prefetchers1.ampm.power_state
start_degree=4

[board.cache_hierarchy.l2caches11.prefetcher.prefetchers1.ampm.access_map_table_indexing_policy]
type=SetAssociative
assoc=8
entry_size=1
eventq_index=0
size=256

[board.cache_hierarchy.l2caches11.prefetcher.prefetchers1.ampm.access_map_table_replacement_policy]
type=LRURP
eventq_index=0

[board.cache_hierarchy.l2caches11.prefetcher.prefetchers1.ampm.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.cache_hierarchy.l2caches11.prefetcher.prefetchers1.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.cache_hierarchy.l2caches11.prefetcher.prefetchers2]
type=DCPTPrefetcher
children=dcpt power_state
block_size=64
cache_snoop=false
clk_domain=board.clk_domain
dcpt=board.cache_hierarchy.l2caches11.prefetcher.prefetchers2.dcpt
eventq_index=0
latency=1
max_prefetch_requests_with_pending_translation=32
on_data=true
on_inst=true
on_miss=false
on_read=true
on_write=true
page_bytes=4096
power_model=
power_state=board.cache_hierarchy.l2caches11.prefetcher.prefetchers2.power_state
prefetch_on_access=false
prefetch_on_pf_hit=false
queue_filter=true
queue_size=64
queue_squash=true
sys=board
tag_prefetch=true
throttle_control_percentage=0
use_virtual_addresses=false

[board.cache_hierarchy.l2caches11.prefetcher.prefetchers2.dcpt]
type=DeltaCorrelatingPredictionTables
children=table_indexing_policy table_replacement_policy
delta_bits=12
delta_mask_bits=8
deltas_per_entry=20
eventq_index=0
table_assoc=128
table_entries=128
table_indexing_policy=board.cache_hierarchy.l2caches11.prefetcher.prefetchers2.dcpt.table_indexing_policy
table_replacement_policy=board.cache_hierarchy.l2caches11.prefetcher.prefetchers2.dcpt.table_replacement_policy

[board.cache_hierarchy.l2caches11.prefetcher.prefetchers2.dcpt.table_indexing_policy]
type=SetAssociative
assoc=128
entry_size=1
eventq_index=0
size=128

[board.cache_hierarchy.l2caches11.prefetcher.prefetchers2.dcpt.table_replacement_policy]
type=LRURP
eventq_index=0

[board.cache_hierarchy.l2caches11.prefetcher.prefetchers2.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.cache_hierarchy.l2caches11.replacement_policy]
type=LRURP
eventq_index=0

[board.cache_hierarchy.l2caches11.tags]
type=BaseSetAssoc
children=indexing_policy power_state
assoc=16
block_size=64
clk_domain=board.clk_domain
entry_size=64
eventq_index=0
indexing_policy=board.cache_hierarchy.l2caches11.tags.indexing_policy
power_model=
power_state=board.cache_hierarchy.l2caches11.tags.power_state
replacement_policy=board.cache_hierarchy.l2caches11.replacement_policy
sequential_access=false
size=2097152
system=board
tag_latency=6
warmup_percentage=0

[board.cache_hierarchy.l2caches11.tags.indexing_policy]
type=SetAssociative
assoc=16
entry_size=64
eventq_index=0
size=2097152

[board.cache_hierarchy.l2caches11.tags.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.cache_hierarchy.l2caches12]
type=Cache
children=power_state prefetcher replacement_policy tags
addr_ranges=0:18446744073709551615
assoc=16
clk_domain=board.clk_domain
clusivity=mostly_incl
compressor=Null
data_latency=6
demand_mshr_reserve=1
eventq_index=0
is_read_only=false
max_miss_count=0
move_contractions=true
mshrs=32
power_model=
power_state=board.cache_hierarchy.l2caches12.power_state
prefetcher=board.cache_hierarchy.l2caches12.prefetcher
replace_expansions=true
replacement_policy=board.cache_hierarchy.l2caches12.replacement_policy
response_latency=4
sequential_access=false
size=2097152
system=board
tag_latency=6
tags=board.cache_hierarchy.l2caches12.tags
tgts_per_mshr=12
warmup_percentage=0
write_allocator=Null
write_buffers=20
writeback_clean=true
cpu_side=board.cache_hierarchy.l2buses12.mem_side_ports[0]
mem_side=board.cache_hierarchy.l3bus.cpu_side_ports[12]

[board.cache_hierarchy.l2caches12.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.cache_hierarchy.l2caches12.prefetcher]
type=MultiPrefetcher
children=power_state prefetchers0 prefetchers1 prefetchers2
block_size=64
clk_domain=board.clk_domain
eventq_index=0
on_data=true
on_inst=true
on_miss=false
on_read=true
on_write=true
page_bytes=4096
power_model=
power_state=board.cache_hierarchy.l2caches12.prefetcher.power_state
prefetch_on_access=false
prefetch_on_pf_hit=false
prefetchers=board.cache_hierarchy.l2caches12.prefetcher.prefetchers0 board.cache_hierarchy.l2caches12.prefetcher.prefetchers1 board.cache_hierarchy.l2caches12.prefetcher.prefetchers2
sys=board
use_virtual_addresses=false

[board.cache_hierarchy.l2caches12.prefetcher.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.cache_hierarchy.l2caches12.prefetcher.prefetchers0]
type=SignaturePathPrefetcher
children=pattern_table_indexing_policy pattern_table_replacement_policy power_state signature_table_indexing_policy signature_table_replacement_policy
block_size=64
cache_snoop=false
clk_domain=board.clk_domain
eventq_index=0
latency=1
lookahead_confidence_threshold=0.275
max_prefetch_requests_with_pending_translation=32
num_counter_bits=3
on_data=true
on_inst=true
on_miss=false
on_read=true
on_write=true
page_bytes=4096
pattern_table_assoc=1
pattern_table_entries=4096
pattern_table_indexing_policy=board.cache_hierarchy.l2caches12.prefetcher.prefetchers0.pattern_table_indexing_policy
pattern_table_replacement_policy=board.cache_hierarchy.l2caches12.prefetcher.prefetchers0.pattern_table_replacement_policy
power_model=
power_state=board.cache_hierarchy.l2caches12.prefetcher.prefetchers0.power_state
prefetch_confidence_threshold=0.25
prefetch_on_access=false
prefetch_on_pf_hit=false
queue_filter=true
queue_size=64
queue_squash=true
signature_bits=12
signature_shift=3
signature_table_assoc=2
signature_table_entries=1024
signature_table_indexing_policy=board.cache_hierarchy.l2caches12.prefetcher.prefetchers0.signature_table_indexing_policy
signature_table_replacement_policy=board.cache_hierarchy.l2caches12.prefetcher.prefetchers0.signature_table_replacement_policy
strides_per_pattern_entry=4
sys=board
tag_prefetch=true
throttle_control_percentage=0
use_virtual_addresses=false

[board.cache_hierarchy.l2caches12.prefetcher.prefetchers0.pattern_table_indexing_policy]
type=SetAssociative
assoc=1
entry_size=1
eventq_index=0
size=4096

[board.cache_hierarchy.l2caches12.prefetcher.prefetchers0.pattern_table_replacement_policy]
type=LRURP
eventq_index=0

[board.cache_hierarchy.l2caches12.prefetcher.prefetchers0.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.cache_hierarchy.l2caches12.prefetcher.prefetchers0.signature_table_indexing_policy]
type=SetAssociative
assoc=2
entry_size=1
eventq_index=0
size=1024

[board.cache_hierarchy.l2caches12.prefetcher.prefetchers0.signature_table_replacement_policy]
type=LRURP
eventq_index=0

[board.cache_hierarchy.l2caches12.prefetcher.prefetchers1]
type=AMPMPrefetcher
children=ampm power_state
ampm=board.cache_hierarchy.l2caches12.prefetcher.prefetchers1.ampm
block_size=64
cache_snoop=false
clk_domain=board.clk_domain
eventq_index=0
latency=1
max_prefetch_requests_with_pending_translation=32
on_data=true
on_inst=true
on_miss=false
on_read=true
on_write=true
page_bytes=4096
power_model=
power_state=board.cache_hierarchy.l2caches12.prefetcher.prefetchers1.power_state
prefetch_on_access=false
prefetch_on_pf_hit=false
queue_filter=true
queue_size=64
queue_squash=true
sys=board
tag_prefetch=true
throttle_control_percentage=0
use_virtual_addresses=false

[board.cache_hierarchy.l2caches12.prefetcher.prefetchers1.ampm]
type=AccessMapPatternMatching
children=access_map_table_indexing_policy access_map_table_replacement_policy power_state
access_map_table_assoc=8
access_map_table_entries=256
access_map_table_indexing_policy=board.cache_hierarchy.l2caches12.prefetcher.prefetchers1.ampm.access_map_table_indexing_policy
access_map_table_replacement_policy=board.cache_hierarchy.l2caches12.prefetcher.prefetchers1.ampm.access_map_table_replacement_policy
block_size=64
clk_domain=board.clk_domain
epoch_cycles=256000
eventq_index=0
high_accuracy_threshold=0.5
high_cache_hit_threshold=0.875
high_coverage_threshold=0.25
hot_zone_size=2048
limit_stride=0
low_accuracy_threshold=0.25
low_cache_hit_threshold=0.75
low_coverage_threshold=0.125
offchip_memory_latency=30000
power_model=
power_state=board.cache_hierarchy.l2caches12.prefetcher.prefetchers1.ampm.power_state
start_degree=4

[board.cache_hierarchy.l2caches12.prefetcher.prefetchers1.ampm.access_map_table_indexing_policy]
type=SetAssociative
assoc=8
entry_size=1
eventq_index=0
size=256

[board.cache_hierarchy.l2caches12.prefetcher.prefetchers1.ampm.access_map_table_replacement_policy]
type=LRURP
eventq_index=0

[board.cache_hierarchy.l2caches12.prefetcher.prefetchers1.ampm.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.cache_hierarchy.l2caches12.prefetcher.prefetchers1.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.cache_hierarchy.l2caches12.prefetcher.prefetchers2]
type=DCPTPrefetcher
children=dcpt power_state
block_size=64
cache_snoop=false
clk_domain=board.clk_domain
dcpt=board.cache_hierarchy.l2caches12.prefetcher.prefetchers2.dcpt
eventq_index=0
latency=1
max_prefetch_requests_with_pending_translation=32
on_data=true
on_inst=true
on_miss=false
on_read=true
on_write=true
page_bytes=4096
power_model=
power_state=board.cache_hierarchy.l2caches12.prefetcher.prefetchers2.power_state
prefetch_on_access=false
prefetch_on_pf_hit=false
queue_filter=true
queue_size=64
queue_squash=true
sys=board
tag_prefetch=true
throttle_control_percentage=0
use_virtual_addresses=false

[board.cache_hierarchy.l2caches12.prefetcher.prefetchers2.dcpt]
type=DeltaCorrelatingPredictionTables
children=table_indexing_policy table_replacement_policy
delta_bits=12
delta_mask_bits=8
deltas_per_entry=20
eventq_index=0
table_assoc=128
table_entries=128
table_indexing_policy=board.cache_hierarchy.l2caches12.prefetcher.prefetchers2.dcpt.table_indexing_policy
table_replacement_policy=board.cache_hierarchy.l2caches12.prefetcher.prefetchers2.dcpt.table_replacement_policy

[board.cache_hierarchy.l2caches12.prefetcher.prefetchers2.dcpt.table_indexing_policy]
type=SetAssociative
assoc=128
entry_size=1
eventq_index=0
size=128

[board.cache_hierarchy.l2caches12.prefetcher.prefetchers2.dcpt.table_replacement_policy]
type=LRURP
eventq_index=0

[board.cache_hierarchy.l2caches12.prefetcher.prefetchers2.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.cache_hierarchy.l2caches12.replacement_policy]
type=LRURP
eventq_index=0

[board.cache_hierarchy.l2caches12.tags]
type=BaseSetAssoc
children=indexing_policy power_state
assoc=16
block_size=64
clk_domain=board.clk_domain
entry_size=64
eventq_index=0
indexing_policy=board.cache_hierarchy.l2caches12.tags.indexing_policy
power_model=
power_state=board.cache_hierarchy.l2caches12.tags.power_state
replacement_policy=board.cache_hierarchy.l2caches12.replacement_policy
sequential_access=false
size=2097152
system=board
tag_latency=6
warmup_percentage=0

[board.cache_hierarchy.l2caches12.tags.indexing_policy]
type=SetAssociative
assoc=16
entry_size=64
eventq_index=0
size=2097152

[board.cache_hierarchy.l2caches12.tags.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.cache_hierarchy.l2caches13]
type=Cache
children=power_state prefetcher replacement_policy tags
addr_ranges=0:18446744073709551615
assoc=16
clk_domain=board.clk_domain
clusivity=mostly_incl
compressor=Null
data_latency=6
demand_mshr_reserve=1
eventq_index=0
is_read_only=false
max_miss_count=0
move_contractions=true
mshrs=32
power_model=
power_state=board.cache_hierarchy.l2caches13.power_state
prefetcher=board.cache_hierarchy.l2caches13.prefetcher
replace_expansions=true
replacement_policy=board.cache_hierarchy.l2caches13.replacement_policy
response_latency=4
sequential_access=false
size=2097152
system=board
tag_latency=6
tags=board.cache_hierarchy.l2caches13.tags
tgts_per_mshr=12
warmup_percentage=0
write_allocator=Null
write_buffers=20
writeback_clean=true
cpu_side=board.cache_hierarchy.l2buses13.mem_side_ports[0]
mem_side=board.cache_hierarchy.l3bus.cpu_side_ports[13]

[board.cache_hierarchy.l2caches13.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.cache_hierarchy.l2caches13.prefetcher]
type=MultiPrefetcher
children=power_state prefetchers0 prefetchers1 prefetchers2
block_size=64
clk_domain=board.clk_domain
eventq_index=0
on_data=true
on_inst=true
on_miss=false
on_read=true
on_write=true
page_bytes=4096
power_model=
power_state=board.cache_hierarchy.l2caches13.prefetcher.power_state
prefetch_on_access=false
prefetch_on_pf_hit=false
prefetchers=board.cache_hierarchy.l2caches13.prefetcher.prefetchers0 board.cache_hierarchy.l2caches13.prefetcher.prefetchers1 board.cache_hierarchy.l2caches13.prefetcher.prefetchers2
sys=board
use_virtual_addresses=false

[board.cache_hierarchy.l2caches13.prefetcher.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.cache_hierarchy.l2caches13.prefetcher.prefetchers0]
type=SignaturePathPrefetcher
children=pattern_table_indexing_policy pattern_table_replacement_policy power_state signature_table_indexing_policy signature_table_replacement_policy
block_size=64
cache_snoop=false
clk_domain=board.clk_domain
eventq_index=0
latency=1
lookahead_confidence_threshold=0.275
max_prefetch_requests_with_pending_translation=32
num_counter_bits=3
on_data=true
on_inst=true
on_miss=false
on_read=true
on_write=true
page_bytes=4096
pattern_table_assoc=1
pattern_table_entries=4096
pattern_table_indexing_policy=board.cache_hierarchy.l2caches13.prefetcher.prefetchers0.pattern_table_indexing_policy
pattern_table_replacement_policy=board.cache_hierarchy.l2caches13.prefetcher.prefetchers0.pattern_table_replacement_policy
power_model=
power_state=board.cache_hierarchy.l2caches13.prefetcher.prefetchers0.power_state
prefetch_confidence_threshold=0.25
prefetch_on_access=false
prefetch_on_pf_hit=false
queue_filter=true
queue_size=64
queue_squash=true
signature_bits=12
signature_shift=3
signature_table_assoc=2
signature_table_entries=1024
signature_table_indexing_policy=board.cache_hierarchy.l2caches13.prefetcher.prefetchers0.signature_table_indexing_policy
signature_table_replacement_policy=board.cache_hierarchy.l2caches13.prefetcher.prefetchers0.signature_table_replacement_policy
strides_per_pattern_entry=4
sys=board
tag_prefetch=true
throttle_control_percentage=0
use_virtual_addresses=false

[board.cache_hierarchy.l2caches13.prefetcher.prefetchers0.pattern_table_indexing_policy]
type=SetAssociative
assoc=1
entry_size=1
eventq_index=0
size=4096

[board.cache_hierarchy.l2caches13.prefetcher.prefetchers0.pattern_table_replacement_policy]
type=LRURP
eventq_index=0

[board.cache_hierarchy.l2caches13.prefetcher.prefetchers0.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.cache_hierarchy.l2caches13.prefetcher.prefetchers0.signature_table_indexing_policy]
type=SetAssociative
assoc=2
entry_size=1
eventq_index=0
size=1024

[board.cache_hierarchy.l2caches13.prefetcher.prefetchers0.signature_table_replacement_policy]
type=LRURP
eventq_index=0

[board.cache_hierarchy.l2caches13.prefetcher.prefetchers1]
type=AMPMPrefetcher
children=ampm power_state
ampm=board.cache_hierarchy.l2caches13.prefetcher.prefetchers1.ampm
block_size=64
cache_snoop=false
clk_domain=board.clk_domain
eventq_index=0
latency=1
max_prefetch_requests_with_pending_translation=32
on_data=true
on_inst=true
on_miss=false
on_read=true
on_write=true
page_bytes=4096
power_model=
power_state=board.cache_hierarchy.l2caches13.prefetcher.prefetchers1.power_state
prefetch_on_access=false
prefetch_on_pf_hit=false
queue_filter=true
queue_size=64
queue_squash=true
sys=board
tag_prefetch=true
throttle_control_percentage=0
use_virtual_addresses=false

[board.cache_hierarchy.l2caches13.prefetcher.prefetchers1.ampm]
type=AccessMapPatternMatching
children=access_map_table_indexing_policy access_map_table_replacement_policy power_state
access_map_table_assoc=8
access_map_table_entries=256
access_map_table_indexing_policy=board.cache_hierarchy.l2caches13.prefetcher.prefetchers1.ampm.access_map_table_indexing_policy
access_map_table_replacement_policy=board.cache_hierarchy.l2caches13.prefetcher.prefetchers1.ampm.access_map_table_replacement_policy
block_size=64
clk_domain=board.clk_domain
epoch_cycles=256000
eventq_index=0
high_accuracy_threshold=0.5
high_cache_hit_threshold=0.875
high_coverage_threshold=0.25
hot_zone_size=2048
limit_stride=0
low_accuracy_threshold=0.25
low_cache_hit_threshold=0.75
low_coverage_threshold=0.125
offchip_memory_latency=30000
power_model=
power_state=board.cache_hierarchy.l2caches13.prefetcher.prefetchers1.ampm.power_state
start_degree=4

[board.cache_hierarchy.l2caches13.prefetcher.prefetchers1.ampm.access_map_table_indexing_policy]
type=SetAssociative
assoc=8
entry_size=1
eventq_index=0
size=256

[board.cache_hierarchy.l2caches13.prefetcher.prefetchers1.ampm.access_map_table_replacement_policy]
type=LRURP
eventq_index=0

[board.cache_hierarchy.l2caches13.prefetcher.prefetchers1.ampm.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.cache_hierarchy.l2caches13.prefetcher.prefetchers1.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.cache_hierarchy.l2caches13.prefetcher.prefetchers2]
type=DCPTPrefetcher
children=dcpt power_state
block_size=64
cache_snoop=false
clk_domain=board.clk_domain
dcpt=board.cache_hierarchy.l2caches13.prefetcher.prefetchers2.dcpt
eventq_index=0
latency=1
max_prefetch_requests_with_pending_translation=32
on_data=true
on_inst=true
on_miss=false
on_read=true
on_write=true
page_bytes=4096
power_model=
power_state=board.cache_hierarchy.l2caches13.prefetcher.prefetchers2.power_state
prefetch_on_access=false
prefetch_on_pf_hit=false
queue_filter=true
queue_size=64
queue_squash=true
sys=board
tag_prefetch=true
throttle_control_percentage=0
use_virtual_addresses=false

[board.cache_hierarchy.l2caches13.prefetcher.prefetchers2.dcpt]
type=DeltaCorrelatingPredictionTables
children=table_indexing_policy table_replacement_policy
delta_bits=12
delta_mask_bits=8
deltas_per_entry=20
eventq_index=0
table_assoc=128
table_entries=128
table_indexing_policy=board.cache_hierarchy.l2caches13.prefetcher.prefetchers2.dcpt.table_indexing_policy
table_replacement_policy=board.cache_hierarchy.l2caches13.prefetcher.prefetchers2.dcpt.table_replacement_policy

[board.cache_hierarchy.l2caches13.prefetcher.prefetchers2.dcpt.table_indexing_policy]
type=SetAssociative
assoc=128
entry_size=1
eventq_index=0
size=128

[board.cache_hierarchy.l2caches13.prefetcher.prefetchers2.dcpt.table_replacement_policy]
type=LRURP
eventq_index=0

[board.cache_hierarchy.l2caches13.prefetcher.prefetchers2.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.cache_hierarchy.l2caches13.replacement_policy]
type=LRURP
eventq_index=0

[board.cache_hierarchy.l2caches13.tags]
type=BaseSetAssoc
children=indexing_policy power_state
assoc=16
block_size=64
clk_domain=board.clk_domain
entry_size=64
eventq_index=0
indexing_policy=board.cache_hierarchy.l2caches13.tags.indexing_policy
power_model=
power_state=board.cache_hierarchy.l2caches13.tags.power_state
replacement_policy=board.cache_hierarchy.l2caches13.replacement_policy
sequential_access=false
size=2097152
system=board
tag_latency=6
warmup_percentage=0

[board.cache_hierarchy.l2caches13.tags.indexing_policy]
type=SetAssociative
assoc=16
entry_size=64
eventq_index=0
size=2097152

[board.cache_hierarchy.l2caches13.tags.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.cache_hierarchy.l2caches14]
type=Cache
children=power_state prefetcher replacement_policy tags
addr_ranges=0:18446744073709551615
assoc=16
clk_domain=board.clk_domain
clusivity=mostly_incl
compressor=Null
data_latency=6
demand_mshr_reserve=1
eventq_index=0
is_read_only=false
max_miss_count=0
move_contractions=true
mshrs=32
power_model=
power_state=board.cache_hierarchy.l2caches14.power_state
prefetcher=board.cache_hierarchy.l2caches14.prefetcher
replace_expansions=true
replacement_policy=board.cache_hierarchy.l2caches14.replacement_policy
response_latency=4
sequential_access=false
size=2097152
system=board
tag_latency=6
tags=board.cache_hierarchy.l2caches14.tags
tgts_per_mshr=12
warmup_percentage=0
write_allocator=Null
write_buffers=20
writeback_clean=true
cpu_side=board.cache_hierarchy.l2buses14.mem_side_ports[0]
mem_side=board.cache_hierarchy.l3bus.cpu_side_ports[14]

[board.cache_hierarchy.l2caches14.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.cache_hierarchy.l2caches14.prefetcher]
type=MultiPrefetcher
children=power_state prefetchers0 prefetchers1 prefetchers2
block_size=64
clk_domain=board.clk_domain
eventq_index=0
on_data=true
on_inst=true
on_miss=false
on_read=true
on_write=true
page_bytes=4096
power_model=
power_state=board.cache_hierarchy.l2caches14.prefetcher.power_state
prefetch_on_access=false
prefetch_on_pf_hit=false
prefetchers=board.cache_hierarchy.l2caches14.prefetcher.prefetchers0 board.cache_hierarchy.l2caches14.prefetcher.prefetchers1 board.cache_hierarchy.l2caches14.prefetcher.prefetchers2
sys=board
use_virtual_addresses=false

[board.cache_hierarchy.l2caches14.prefetcher.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.cache_hierarchy.l2caches14.prefetcher.prefetchers0]
type=SignaturePathPrefetcher
children=pattern_table_indexing_policy pattern_table_replacement_policy power_state signature_table_indexing_policy signature_table_replacement_policy
block_size=64
cache_snoop=false
clk_domain=board.clk_domain
eventq_index=0
latency=1
lookahead_confidence_threshold=0.275
max_prefetch_requests_with_pending_translation=32
num_counter_bits=3
on_data=true
on_inst=true
on_miss=false
on_read=true
on_write=true
page_bytes=4096
pattern_table_assoc=1
pattern_table_entries=4096
pattern_table_indexing_policy=board.cache_hierarchy.l2caches14.prefetcher.prefetchers0.pattern_table_indexing_policy
pattern_table_replacement_policy=board.cache_hierarchy.l2caches14.prefetcher.prefetchers0.pattern_table_replacement_policy
power_model=
power_state=board.cache_hierarchy.l2caches14.prefetcher.prefetchers0.power_state
prefetch_confidence_threshold=0.25
prefetch_on_access=false
prefetch_on_pf_hit=false
queue_filter=true
queue_size=64
queue_squash=true
signature_bits=12
signature_shift=3
signature_table_assoc=2
signature_table_entries=1024
signature_table_indexing_policy=board.cache_hierarchy.l2caches14.prefetcher.prefetchers0.signature_table_indexing_policy
signature_table_replacement_policy=board.cache_hierarchy.l2caches14.prefetcher.prefetchers0.signature_table_replacement_policy
strides_per_pattern_entry=4
sys=board
tag_prefetch=true
throttle_control_percentage=0
use_virtual_addresses=false

[board.cache_hierarchy.l2caches14.prefetcher.prefetchers0.pattern_table_indexing_policy]
type=SetAssociative
assoc=1
entry_size=1
eventq_index=0
size=4096

[board.cache_hierarchy.l2caches14.prefetcher.prefetchers0.pattern_table_replacement_policy]
type=LRURP
eventq_index=0

[board.cache_hierarchy.l2caches14.prefetcher.prefetchers0.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.cache_hierarchy.l2caches14.prefetcher.prefetchers0.signature_table_indexing_policy]
type=SetAssociative
assoc=2
entry_size=1
eventq_index=0
size=1024

[board.cache_hierarchy.l2caches14.prefetcher.prefetchers0.signature_table_replacement_policy]
type=LRURP
eventq_index=0

[board.cache_hierarchy.l2caches14.prefetcher.prefetchers1]
type=AMPMPrefetcher
children=ampm power_state
ampm=board.cache_hierarchy.l2caches14.prefetcher.prefetchers1.ampm
block_size=64
cache_snoop=false
clk_domain=board.clk_domain
eventq_index=0
latency=1
max_prefetch_requests_with_pending_translation=32
on_data=true
on_inst=true
on_miss=false
on_read=true
on_write=true
page_bytes=4096
power_model=
power_state=board.cache_hierarchy.l2caches14.prefetcher.prefetchers1.power_state
prefetch_on_access=false
prefetch_on_pf_hit=false
queue_filter=true
queue_size=64
queue_squash=true
sys=board
tag_prefetch=true
throttle_control_percentage=0
use_virtual_addresses=false

[board.cache_hierarchy.l2caches14.prefetcher.prefetchers1.ampm]
type=AccessMapPatternMatching
children=access_map_table_indexing_policy access_map_table_replacement_policy power_state
access_map_table_assoc=8
access_map_table_entries=256
access_map_table_indexing_policy=board.cache_hierarchy.l2caches14.prefetcher.prefetchers1.ampm.access_map_table_indexing_policy
access_map_table_replacement_policy=board.cache_hierarchy.l2caches14.prefetcher.prefetchers1.ampm.access_map_table_replacement_policy
block_size=64
clk_domain=board.clk_domain
epoch_cycles=256000
eventq_index=0
high_accuracy_threshold=0.5
high_cache_hit_threshold=0.875
high_coverage_threshold=0.25
hot_zone_size=2048
limit_stride=0
low_accuracy_threshold=0.25
low_cache_hit_threshold=0.75
low_coverage_threshold=0.125
offchip_memory_latency=30000
power_model=
power_state=board.cache_hierarchy.l2caches14.prefetcher.prefetchers1.ampm.power_state
start_degree=4

[board.cache_hierarchy.l2caches14.prefetcher.prefetchers1.ampm.access_map_table_indexing_policy]
type=SetAssociative
assoc=8
entry_size=1
eventq_index=0
size=256

[board.cache_hierarchy.l2caches14.prefetcher.prefetchers1.ampm.access_map_table_replacement_policy]
type=LRURP
eventq_index=0

[board.cache_hierarchy.l2caches14.prefetcher.prefetchers1.ampm.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.cache_hierarchy.l2caches14.prefetcher.prefetchers1.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.cache_hierarchy.l2caches14.prefetcher.prefetchers2]
type=DCPTPrefetcher
children=dcpt power_state
block_size=64
cache_snoop=false
clk_domain=board.clk_domain
dcpt=board.cache_hierarchy.l2caches14.prefetcher.prefetchers2.dcpt
eventq_index=0
latency=1
max_prefetch_requests_with_pending_translation=32
on_data=true
on_inst=true
on_miss=false
on_read=true
on_write=true
page_bytes=4096
power_model=
power_state=board.cache_hierarchy.l2caches14.prefetcher.prefetchers2.power_state
prefetch_on_access=false
prefetch_on_pf_hit=false
queue_filter=true
queue_size=64
queue_squash=true
sys=board
tag_prefetch=true
throttle_control_percentage=0
use_virtual_addresses=false

[board.cache_hierarchy.l2caches14.prefetcher.prefetchers2.dcpt]
type=DeltaCorrelatingPredictionTables
children=table_indexing_policy table_replacement_policy
delta_bits=12
delta_mask_bits=8
deltas_per_entry=20
eventq_index=0
table_assoc=128
table_entries=128
table_indexing_policy=board.cache_hierarchy.l2caches14.prefetcher.prefetchers2.dcpt.table_indexing_policy
table_replacement_policy=board.cache_hierarchy.l2caches14.prefetcher.prefetchers2.dcpt.table_replacement_policy

[board.cache_hierarchy.l2caches14.prefetcher.prefetchers2.dcpt.table_indexing_policy]
type=SetAssociative
assoc=128
entry_size=1
eventq_index=0
size=128

[board.cache_hierarchy.l2caches14.prefetcher.prefetchers2.dcpt.table_replacement_policy]
type=LRURP
eventq_index=0

[board.cache_hierarchy.l2caches14.prefetcher.prefetchers2.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.cache_hierarchy.l2caches14.replacement_policy]
type=LRURP
eventq_index=0

[board.cache_hierarchy.l2caches14.tags]
type=BaseSetAssoc
children=indexing_policy power_state
assoc=16
block_size=64
clk_domain=board.clk_domain
entry_size=64
eventq_index=0
indexing_policy=board.cache_hierarchy.l2caches14.tags.indexing_policy
power_model=
power_state=board.cache_hierarchy.l2caches14.tags.power_state
replacement_policy=board.cache_hierarchy.l2caches14.replacement_policy
sequential_access=false
size=2097152
system=board
tag_latency=6
warmup_percentage=0

[board.cache_hierarchy.l2caches14.tags.indexing_policy]
type=SetAssociative
assoc=16
entry_size=64
eventq_index=0
size=2097152

[board.cache_hierarchy.l2caches14.tags.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.cache_hierarchy.l2caches15]
type=Cache
children=power_state prefetcher replacement_policy tags
addr_ranges=0:18446744073709551615
assoc=16
clk_domain=board.clk_domain
clusivity=mostly_incl
compressor=Null
data_latency=6
demand_mshr_reserve=1
eventq_index=0
is_read_only=false
max_miss_count=0
move_contractions=true
mshrs=32
power_model=
power_state=board.cache_hierarchy.l2caches15.power_state
prefetcher=board.cache_hierarchy.l2caches15.prefetcher
replace_expansions=true
replacement_policy=board.cache_hierarchy.l2caches15.replacement_policy
response_latency=4
sequential_access=false
size=2097152
system=board
tag_latency=6
tags=board.cache_hierarchy.l2caches15.tags
tgts_per_mshr=12
warmup_percentage=0
write_allocator=Null
write_buffers=20
writeback_clean=true
cpu_side=board.cache_hierarchy.l2buses15.mem_side_ports[0]
mem_side=board.cache_hierarchy.l3bus.cpu_side_ports[15]

[board.cache_hierarchy.l2caches15.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.cache_hierarchy.l2caches15.prefetcher]
type=MultiPrefetcher
children=power_state prefetchers0 prefetchers1 prefetchers2
block_size=64
clk_domain=board.clk_domain
eventq_index=0
on_data=true
on_inst=true
on_miss=false
on_read=true
on_write=true
page_bytes=4096
power_model=
power_state=board.cache_hierarchy.l2caches15.prefetcher.power_state
prefetch_on_access=false
prefetch_on_pf_hit=false
prefetchers=board.cache_hierarchy.l2caches15.prefetcher.prefetchers0 board.cache_hierarchy.l2caches15.prefetcher.prefetchers1 board.cache_hierarchy.l2caches15.prefetcher.prefetchers2
sys=board
use_virtual_addresses=false

[board.cache_hierarchy.l2caches15.prefetcher.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.cache_hierarchy.l2caches15.prefetcher.prefetchers0]
type=SignaturePathPrefetcher
children=pattern_table_indexing_policy pattern_table_replacement_policy power_state signature_table_indexing_policy signature_table_replacement_policy
block_size=64
cache_snoop=false
clk_domain=board.clk_domain
eventq_index=0
latency=1
lookahead_confidence_threshold=0.275
max_prefetch_requests_with_pending_translation=32
num_counter_bits=3
on_data=true
on_inst=true
on_miss=false
on_read=true
on_write=true
page_bytes=4096
pattern_table_assoc=1
pattern_table_entries=4096
pattern_table_indexing_policy=board.cache_hierarchy.l2caches15.prefetcher.prefetchers0.pattern_table_indexing_policy
pattern_table_replacement_policy=board.cache_hierarchy.l2caches15.prefetcher.prefetchers0.pattern_table_replacement_policy
power_model=
power_state=board.cache_hierarchy.l2caches15.prefetcher.prefetchers0.power_state
prefetch_confidence_threshold=0.25
prefetch_on_access=false
prefetch_on_pf_hit=false
queue_filter=true
queue_size=64
queue_squash=true
signature_bits=12
signature_shift=3
signature_table_assoc=2
signature_table_entries=1024
signature_table_indexing_policy=board.cache_hierarchy.l2caches15.prefetcher.prefetchers0.signature_table_indexing_policy
signature_table_replacement_policy=board.cache_hierarchy.l2caches15.prefetcher.prefetchers0.signature_table_replacement_policy
strides_per_pattern_entry=4
sys=board
tag_prefetch=true
throttle_control_percentage=0
use_virtual_addresses=false

[board.cache_hierarchy.l2caches15.prefetcher.prefetchers0.pattern_table_indexing_policy]
type=SetAssociative
assoc=1
entry_size=1
eventq_index=0
size=4096

[board.cache_hierarchy.l2caches15.prefetcher.prefetchers0.pattern_table_replacement_policy]
type=LRURP
eventq_index=0

[board.cache_hierarchy.l2caches15.prefetcher.prefetchers0.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.cache_hierarchy.l2caches15.prefetcher.prefetchers0.signature_table_indexing_policy]
type=SetAssociative
assoc=2
entry_size=1
eventq_index=0
size=1024

[board.cache_hierarchy.l2caches15.prefetcher.prefetchers0.signature_table_replacement_policy]
type=LRURP
eventq_index=0

[board.cache_hierarchy.l2caches15.prefetcher.prefetchers1]
type=AMPMPrefetcher
children=ampm power_state
ampm=board.cache_hierarchy.l2caches15.prefetcher.prefetchers1.ampm
block_size=64
cache_snoop=false
clk_domain=board.clk_domain
eventq_index=0
latency=1
max_prefetch_requests_with_pending_translation=32
on_data=true
on_inst=true
on_miss=false
on_read=true
on_write=true
page_bytes=4096
power_model=
power_state=board.cache_hierarchy.l2caches15.prefetcher.prefetchers1.power_state
prefetch_on_access=false
prefetch_on_pf_hit=false
queue_filter=true
queue_size=64
queue_squash=true
sys=board
tag_prefetch=true
throttle_control_percentage=0
use_virtual_addresses=false

[board.cache_hierarchy.l2caches15.prefetcher.prefetchers1.ampm]
type=AccessMapPatternMatching
children=access_map_table_indexing_policy access_map_table_replacement_policy power_state
access_map_table_assoc=8
access_map_table_entries=256
access_map_table_indexing_policy=board.cache_hierarchy.l2caches15.prefetcher.prefetchers1.ampm.access_map_table_indexing_policy
access_map_table_replacement_policy=board.cache_hierarchy.l2caches15.prefetcher.prefetchers1.ampm.access_map_table_replacement_policy
block_size=64
clk_domain=board.clk_domain
epoch_cycles=256000
eventq_index=0
high_accuracy_threshold=0.5
high_cache_hit_threshold=0.875
high_coverage_threshold=0.25
hot_zone_size=2048
limit_stride=0
low_accuracy_threshold=0.25
low_cache_hit_threshold=0.75
low_coverage_threshold=0.125
offchip_memory_latency=30000
power_model=
power_state=board.cache_hierarchy.l2caches15.prefetcher.prefetchers1.ampm.power_state
start_degree=4

[board.cache_hierarchy.l2caches15.prefetcher.prefetchers1.ampm.access_map_table_indexing_policy]
type=SetAssociative
assoc=8
entry_size=1
eventq_index=0
size=256

[board.cache_hierarchy.l2caches15.prefetcher.prefetchers1.ampm.access_map_table_replacement_policy]
type=LRURP
eventq_index=0

[board.cache_hierarchy.l2caches15.prefetcher.prefetchers1.ampm.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.cache_hierarchy.l2caches15.prefetcher.prefetchers1.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.cache_hierarchy.l2caches15.prefetcher.prefetchers2]
type=DCPTPrefetcher
children=dcpt power_state
block_size=64
cache_snoop=false
clk_domain=board.clk_domain
dcpt=board.cache_hierarchy.l2caches15.prefetcher.prefetchers2.dcpt
eventq_index=0
latency=1
max_prefetch_requests_with_pending_translation=32
on_data=true
on_inst=true
on_miss=false
on_read=true
on_write=true
page_bytes=4096
power_model=
power_state=board.cache_hierarchy.l2caches15.prefetcher.prefetchers2.power_state
prefetch_on_access=false
prefetch_on_pf_hit=false
queue_filter=true
queue_size=64
queue_squash=true
sys=board
tag_prefetch=true
throttle_control_percentage=0
use_virtual_addresses=false

[board.cache_hierarchy.l2caches15.prefetcher.prefetchers2.dcpt]
type=DeltaCorrelatingPredictionTables
children=table_indexing_policy table_replacement_policy
delta_bits=12
delta_mask_bits=8
deltas_per_entry=20
eventq_index=0
table_assoc=128
table_entries=128
table_indexing_policy=board.cache_hierarchy.l2caches15.prefetcher.prefetchers2.dcpt.table_indexing_policy
table_replacement_policy=board.cache_hierarchy.l2caches15.prefetcher.prefetchers2.dcpt.table_replacement_policy

[board.cache_hierarchy.l2caches15.prefetcher.prefetchers2.dcpt.table_indexing_policy]
type=SetAssociative
assoc=128
entry_size=1
eventq_index=0
size=128

[board.cache_hierarchy.l2caches15.prefetcher.prefetchers2.dcpt.table_replacement_policy]
type=LRURP
eventq_index=0

[board.cache_hierarchy.l2caches15.prefetcher.prefetchers2.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.cache_hierarchy.l2caches15.replacement_policy]
type=LRURP
eventq_index=0

[board.cache_hierarchy.l2caches15.tags]
type=BaseSetAssoc
children=indexing_policy power_state
assoc=16
block_size=64
clk_domain=board.clk_domain
entry_size=64
eventq_index=0
indexing_policy=board.cache_hierarchy.l2caches15.tags.indexing_policy
power_model=
power_state=board.cache_hierarchy.l2caches15.tags.power_state
replacement_policy=board.cache_hierarchy.l2caches15.replacement_policy
sequential_access=false
size=2097152
system=board
tag_latency=6
warmup_percentage=0

[board.cache_hierarchy.l2caches15.tags.indexing_policy]
type=SetAssociative
assoc=16
entry_size=64
eventq_index=0
size=2097152

[board.cache_hierarchy.l2caches15.tags.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.cache_hierarchy.l3bus]
type=CoherentXBar
children=power_state snoop_filter
clk_domain=board.clk_domain
eventq_index=0
forward_latency=0
frontend_latency=1
header_latency=1
max_outstanding_snoops=512
max_routing_table_size=512
point_of_coherency=false
point_of_unification=false
power_model=
power_state=board.cache_hierarchy.l3bus.power_state
response_latency=1
snoop_filter=board.cache_hierarchy.l3bus.snoop_filter
snoop_response_latency=1
system=board
use_default_range=false
width=64
cpu_side_ports=board.cache_hierarchy.l2caches00.mem_side board.cache_hierarchy.l2caches01.mem_side board.cache_hierarchy.l2caches02.mem_side board.cache_hierarchy.l2caches03.mem_side board.cache_hierarchy.l2caches04.mem_side board.cache_hierarchy.l2caches05.mem_side board.cache_hierarchy.l2caches06.mem_side board.cache_hierarchy.l2caches07.mem_side board.cache_hierarchy.l2caches08.mem_side board.cache_hierarchy.l2caches09.mem_side board.cache_hierarchy.l2caches10.mem_side board.cache_hierarchy.l2caches11.mem_side board.cache_hierarchy.l2caches12.mem_side board.cache_hierarchy.l2caches13.mem_side board.cache_hierarchy.l2caches14.mem_side board.cache_hierarchy.l2caches15.mem_side
mem_side_ports=board.cache_hierarchy.l3cache.cpu_side

[board.cache_hierarchy.l3bus.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.cache_hierarchy.l3bus.snoop_filter]
type=SnoopFilter
eventq_index=0
lookup_latency=0
max_capacity=83886080
system=board

[board.cache_hierarchy.l3cache]
type=Cache
children=power_state prefetcher replacement_policy tags
addr_ranges=0:18446744073709551615
assoc=32
clk_domain=board.clk_domain
clusivity=mostly_excl
compressor=Null
data_latency=18
demand_mshr_reserve=1
eventq_index=0
is_read_only=false
max_miss_count=0
move_contractions=true
mshrs=128
power_model=
power_state=board.cache_hierarchy.l3cache.power_state
prefetcher=board.cache_hierarchy.l3cache.prefetcher
replace_expansions=true
replacement_policy=board.cache_hierarchy.l3cache.replacement_policy
response_latency=8
sequential_access=false
size=16777216
system=board
tag_latency=18
tags=board.cache_hierarchy.l3cache.tags
tgts_per_mshr=24
warmup_percentage=0
write_allocator=Null
write_buffers=128
writeback_clean=false
cpu_side=board.cache_hierarchy.l3bus.mem_side_ports[0]
mem_side=board.cache_hierarchy.membus.cpu_side_ports[19]

[board.cache_hierarchy.l3cache.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.cache_hierarchy.l3cache.prefetcher]
type=MultiPrefetcher
children=power_state prefetchers0 prefetchers1 prefetchers2
block_size=64
clk_domain=board.clk_domain
eventq_index=0
on_data=true
on_inst=true
on_miss=false
on_read=true
on_write=true
page_bytes=4096
power_model=
power_state=board.cache_hierarchy.l3cache.prefetcher.power_state
prefetch_on_access=false
prefetch_on_pf_hit=false
prefetchers=board.cache_hierarchy.l3cache.prefetcher.prefetchers0 board.cache_hierarchy.l3cache.prefetcher.prefetchers1 board.cache_hierarchy.l3cache.prefetcher.prefetchers2
sys=board
use_virtual_addresses=false

[board.cache_hierarchy.l3cache.prefetcher.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.cache_hierarchy.l3cache.prefetcher.prefetchers0]
type=SignaturePathPrefetcher
children=pattern_table_indexing_policy pattern_table_replacement_policy power_state signature_table_indexing_policy signature_table_replacement_policy
block_size=64
cache_snoop=false
clk_domain=board.clk_domain
eventq_index=0
latency=1
lookahead_confidence_threshold=0.275
max_prefetch_requests_with_pending_translation=32
num_counter_bits=3
on_data=true
on_inst=true
on_miss=false
on_read=true
on_write=true
page_bytes=4096
pattern_table_assoc=1
pattern_table_entries=4096
pattern_table_indexing_policy=board.cache_hierarchy.l3cache.prefetcher.prefetchers0.pattern_table_indexing_policy
pattern_table_replacement_policy=board.cache_hierarchy.l3cache.prefetcher.prefetchers0.pattern_table_replacement_policy
power_model=
power_state=board.cache_hierarchy.l3cache.prefetcher.prefetchers0.power_state
prefetch_confidence_threshold=0.25
prefetch_on_access=false
prefetch_on_pf_hit=false
queue_filter=true
queue_size=64
queue_squash=true
signature_bits=12
signature_shift=3
signature_table_assoc=2
signature_table_entries=1024
signature_table_indexing_policy=board.cache_hierarchy.l3cache.prefetcher.prefetchers0.signature_table_indexing_policy
signature_table_replacement_policy=board.cache_hierarchy.l3cache.prefetcher.prefetchers0.signature_table_replacement_policy
strides_per_pattern_entry=4
sys=board
tag_prefetch=true
throttle_control_percentage=0
use_virtual_addresses=false

[board.cache_hierarchy.l3cache.prefetcher.prefetchers0.pattern_table_indexing_policy]
type=SetAssociative
assoc=1
entry_size=1
eventq_index=0
size=4096

[board.cache_hierarchy.l3cache.prefetcher.prefetchers0.pattern_table_replacement_policy]
type=LRURP
eventq_index=0

[board.cache_hierarchy.l3cache.prefetcher.prefetchers0.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.cache_hierarchy.l3cache.prefetcher.prefetchers0.signature_table_indexing_policy]
type=SetAssociative
assoc=2
entry_size=1
eventq_index=0
size=1024

[board.cache_hierarchy.l3cache.prefetcher.prefetchers0.signature_table_replacement_policy]
type=LRURP
eventq_index=0

[board.cache_hierarchy.l3cache.prefetcher.prefetchers1]
type=AMPMPrefetcher
children=ampm power_state
ampm=board.cache_hierarchy.l3cache.prefetcher.prefetchers1.ampm
block_size=64
cache_snoop=false
clk_domain=board.clk_domain
eventq_index=0
latency=1
max_prefetch_requests_with_pending_translation=32
on_data=true
on_inst=true
on_miss=false
on_read=true
on_write=true
page_bytes=4096
power_model=
power_state=board.cache_hierarchy.l3cache.prefetcher.prefetchers1.power_state
prefetch_on_access=false
prefetch_on_pf_hit=false
queue_filter=true
queue_size=64
queue_squash=true
sys=board
tag_prefetch=true
throttle_control_percentage=0
use_virtual_addresses=false

[board.cache_hierarchy.l3cache.prefetcher.prefetchers1.ampm]
type=AccessMapPatternMatching
children=access_map_table_indexing_policy access_map_table_replacement_policy power_state
access_map_table_assoc=8
access_map_table_entries=256
access_map_table_indexing_policy=board.cache_hierarchy.l3cache.prefetcher.prefetchers1.ampm.access_map_table_indexing_policy
access_map_table_replacement_policy=board.cache_hierarchy.l3cache.prefetcher.prefetchers1.ampm.access_map_table_replacement_policy
block_size=64
clk_domain=board.clk_domain
epoch_cycles=256000
eventq_index=0
high_accuracy_threshold=0.5
high_cache_hit_threshold=0.875
high_coverage_threshold=0.25
hot_zone_size=2048
limit_stride=0
low_accuracy_threshold=0.25
low_cache_hit_threshold=0.75
low_coverage_threshold=0.125
offchip_memory_latency=30000
power_model=
power_state=board.cache_hierarchy.l3cache.prefetcher.prefetchers1.ampm.power_state
start_degree=4

[board.cache_hierarchy.l3cache.prefetcher.prefetchers1.ampm.access_map_table_indexing_policy]
type=SetAssociative
assoc=8
entry_size=1
eventq_index=0
size=256

[board.cache_hierarchy.l3cache.prefetcher.prefetchers1.ampm.access_map_table_replacement_policy]
type=LRURP
eventq_index=0

[board.cache_hierarchy.l3cache.prefetcher.prefetchers1.ampm.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.cache_hierarchy.l3cache.prefetcher.prefetchers1.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.cache_hierarchy.l3cache.prefetcher.prefetchers2]
type=DCPTPrefetcher
children=dcpt power_state
block_size=64
cache_snoop=false
clk_domain=board.clk_domain
dcpt=board.cache_hierarchy.l3cache.prefetcher.prefetchers2.dcpt
eventq_index=0
latency=1
max_prefetch_requests_with_pending_translation=32
on_data=true
on_inst=true
on_miss=false
on_read=true
on_write=true
page_bytes=4096
power_model=
power_state=board.cache_hierarchy.l3cache.prefetcher.prefetchers2.power_state
prefetch_on_access=false
prefetch_on_pf_hit=false
queue_filter=true
queue_size=64
queue_squash=true
sys=board
tag_prefetch=true
throttle_control_percentage=0
use_virtual_addresses=false

[board.cache_hierarchy.l3cache.prefetcher.prefetchers2.dcpt]
type=DeltaCorrelatingPredictionTables
children=table_indexing_policy table_replacement_policy
delta_bits=12
delta_mask_bits=8
deltas_per_entry=20
eventq_index=0
table_assoc=128
table_entries=128
table_indexing_policy=board.cache_hierarchy.l3cache.prefetcher.prefetchers2.dcpt.table_indexing_policy
table_replacement_policy=board.cache_hierarchy.l3cache.prefetcher.prefetchers2.dcpt.table_replacement_policy

[board.cache_hierarchy.l3cache.prefetcher.prefetchers2.dcpt.table_indexing_policy]
type=SetAssociative
assoc=128
entry_size=1
eventq_index=0
size=128

[board.cache_hierarchy.l3cache.prefetcher.prefetchers2.dcpt.table_replacement_policy]
type=LRURP
eventq_index=0

[board.cache_hierarchy.l3cache.prefetcher.prefetchers2.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.cache_hierarchy.l3cache.replacement_policy]
type=LRURP
eventq_index=0

[board.cache_hierarchy.l3cache.tags]
type=BaseSetAssoc
children=indexing_policy power_state
assoc=32
block_size=64
clk_domain=board.clk_domain
entry_size=64
eventq_index=0
indexing_policy=board.cache_hierarchy.l3cache.tags.indexing_policy
power_model=
power_state=board.cache_hierarchy.l3cache.tags.power_state
replacement_policy=board.cache_hierarchy.l3cache.replacement_policy
sequential_access=false
size=16777216
system=board
tag_latency=18
warmup_percentage=0

[board.cache_hierarchy.l3cache.tags.indexing_policy]
type=SetAssociative
assoc=32
entry_size=64
eventq_index=0
size=16777216

[board.cache_hierarchy.l3cache.tags.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.cache_hierarchy.membus]
type=CoherentXBar
children=badaddr_responder power_state snoop_filter
clk_domain=board.clk_domain
eventq_index=0
forward_latency=4
frontend_latency=3
header_latency=1
max_outstanding_snoops=512
max_routing_table_size=512
point_of_coherency=true
point_of_unification=true
power_model=
power_state=board.cache_hierarchy.membus.power_state
response_latency=2
snoop_filter=board.cache_hierarchy.membus.snoop_filter
snoop_response_latency=4
system=board
use_default_range=false
width=64
cpu_side_ports=board.apicbridge.mem_side_port board.system_port board.cache_hierarchy.iocache.mem_side board.processor.start00.core.interrupts.int_requestor board.processor.start01.core.interrupts.int_requestor board.processor.start02.core.interrupts.int_requestor board.processor.start03.core.interrupts.int_requestor board.processor.start04.core.interrupts.int_requestor board.processor.start05.core.interrupts.int_requestor board.processor.start06.core.interrupts.int_requestor board.processor.start07.core.interrupts.int_requestor board.processor.start08.core.interrupts.int_requestor board.processor.start09.core.interrupts.int_requestor board.processor.start10.core.interrupts.int_requestor board.processor.start11.core.interrupts.int_requestor board.processor.start12.core.interrupts.int_requestor board.processor.start13.core.interrupts.int_requestor board.processor.start14.core.interrupts.int_requestor board.processor.start15.core.interrupts.int_requestor board.cache_hierarchy.l3cache.mem_side
default=board.cache_hierarchy.membus.badaddr_responder.pio
mem_side_ports=board.bridge.cpu_side_port board.memory.mem_ctrl0.port board.memory.mem_ctrl1.port board.processor.start00.core.interrupts.pio board.processor.start00.core.interrupts.int_responder board.processor.start01.core.interrupts.pio board.processor.start01.core.interrupts.int_responder board.processor.start02.core.interrupts.pio board.processor.start02.core.interrupts.int_responder board.processor.start03.core.interrupts.pio board.processor.start03.core.interrupts.int_responder board.processor.start04.core.interrupts.pio board.processor.start04.core.interrupts.int_responder board.processor.start05.core.interrupts.pio board.processor.start05.core.interrupts.int_responder board.processor.start06.core.interrupts.pio board.processor.start06.core.interrupts.int_responder board.processor.start07.core.interrupts.pio board.processor.start07.core.interrupts.int_responder board.processor.start08.core.interrupts.pio board.processor.start08.core.interrupts.int_responder board.processor.start09.core.interrupts.pio board.processor.start09.core.interrupts.int_responder board.processor.start10.core.interrupts.pio board.processor.start10.core.interrupts.int_responder board.processor.start11.core.interrupts.pio board.processor.start11.core.interrupts.int_responder board.processor.start12.core.interrupts.pio board.processor.start12.core.interrupts.int_responder board.processor.start13.core.interrupts.pio board.processor.start13.core.interrupts.int_responder board.processor.start14.core.interrupts.pio board.processor.start14.core.interrupts.int_responder board.processor.start15.core.interrupts.pio board.processor.start15.core.interrupts.int_responder

[board.cache_hierarchy.membus.badaddr_responder]
type=IsaFake
children=power_state
clk_domain=board.clk_domain
eventq_index=0
fake_mem=false
pio_addr=0
pio_latency=100000
pio_size=8
power_model=
power_state=board.cache_hierarchy.membus.badaddr_responder.power_state
ret_bad_addr=true
ret_data16=65535
ret_data32=4294967295
ret_data64=18446744073709551615
ret_data8=255
system=board
update_data=false
warn_access=
pio=board.cache_hierarchy.membus.default

[board.cache_hierarchy.membus.badaddr_responder.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.cache_hierarchy.membus.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.cache_hierarchy.membus.snoop_filter]
type=SnoopFilter
eventq_index=0
lookup_latency=1
max_capacity=83886080
system=board

[board.clk_domain]
type=SrcClockDomain
children=voltage_domain
clock=476
domain_id=-1
eventq_index=0
init_perf_level=0
voltage_domain=board.clk_domain.voltage_domain

[board.clk_domain.voltage_domain]
type=VoltageDomain
eventq_index=0
voltage=1.0

[board.dvfs_handler]
type=DVFSHandler
domains=
enable=false
eventq_index=0
sys_clk_domain=board.clk_domain
transition_latency=100000000

[board.iobus]
type=NoncoherentXBar
children=power_state
clk_domain=board.clk_domain
eventq_index=0
forward_latency=1
frontend_latency=2
header_latency=1
power_model=
power_state=board.iobus.power_state
response_latency=2
use_default_range=false
width=16
cpu_side_ports=board.bridge.mem_side_port board.pc.south_bridge.ide.dma board.pc.south_bridge.cxlmemory.dma board.pc.south_bridge.io_apic.int_requestor
default=board.pc.default_bus.cpu_side_ports[0]
mem_side_ports=board.apicbridge.cpu_side_port board.pc.south_bridge.cmos.pio board.pc.south_bridge.dma1.pio board.pc.south_bridge.ide.pio board.pc.south_bridge.cxlmemory.pio board.pc.south_bridge.keyboard.pio board.pc.south_bridge.pic1.pio board.pc.south_bridge.pic2.pio board.pc.south_bridge.pit.pio board.pc.south_bridge.speaker.pio board.pc.south_bridge.io_apic.pio board.pc.com_1.pio board.pc.fake_com_2.pio board.pc.fake_com_3.pio board.pc.fake_com_4.pio board.pc.fake_floppy.pio board.pc.pci_host.pio board.cache_hierarchy.iocache.cpu_side

[board.iobus.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.memory]
type=SubSystem
children=mem_ctrl0 mem_ctrl1
eventq_index=0
thermal_domain=Null

[board.memory.mem_ctrl0]
type=MemCtrl
children=dram power_state
clk_domain=board.clk_domain
command_window=10000
disable_sanity_check=false
dram=board.memory.mem_ctrl0.dram
eventq_index=0
mem_sched_policy=frfcfs
min_reads_per_switch=16
min_writes_per_switch=16
power_model=
power_state=board.memory.mem_ctrl0.power_state
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_requestors=               
qos_syncro_scheduler=false
qos_turnaround_policy=Null
static_backend_latency=10000
static_frontend_latency=10000
system=board
write_high_thresh_perc=60
write_low_thresh_perc=40
port=board.cache_hierarchy.membus.mem_side_ports[1]

[board.memory.mem_ctrl0.dram]
type=DRAMInterface
children=power_state
IDD0=0.122
IDD02=0.0
IDD2N=0.092
IDD2N2=0.0
IDD2P0=0.088
IDD2P02=0.0
IDD2P1=0.0
IDD2P12=0.0
IDD3N=0.14200000000000002
IDD3N2=0.0
IDD3P0=0.14
IDD3P02=0.0
IDD3P1=0.0
IDD3P12=0.0
IDD4R=0.53
IDD4R2=0.0
IDD4W=0.47900000000000004
IDD4W2=0.0
IDD5=0.277
IDD52=0.0
IDD6=0.10200000000000001
IDD62=0.0
VDD=1.1
VDD2=0.0
activation_limit=4
addr_mapping=RoRaBaCoCh
bank_groups_per_rank=8
banks_per_rank=32
beats_per_clock=2
burst_length=16
clk_domain=board.clk_domain
conf_table_reported=true
data_clock_sync=false
device_bus_width=8
device_rowbuffer_size=256
device_size=536870912
devices_per_rank=4
dll=true
enable_dram_powerdown=false
eventq_index=0
image_file=
in_addr_map=true
kvm_map=true
max_accesses_per_row=16
null=false
page_policy=close_adaptive
power_model=
power_state=board.memory.mem_ctrl0.dram.power_state
range=0:2147483648:0:64
ranks_per_channel=1
read_buffer_size=64
tAAD=454
tBURST=3632
tBURST_MAX=3632
tBURST_MIN=3632
tCCD_L=5000
tCCD_L_WR=5000
tCK=454
tCL=14545
tCS=1000
tCWL=13637
tPPD=908
tRAS=32000
tRCD=14545
tRCD_WR=14545
tREFI=3900000
tRFC=295000
tRP=14545
tRRD=3632
tRRD_L=5000
tRTP=7500
tRTW=2497
tWR=30000
tWTR=16137
tWTR_L=23637
tXAW=14545
tXP=7500
tXPDLL=0
tXS=295000
tXSDLL=0
two_cycle_activate=false
write_buffer_size=64
writeable=true

[board.memory.mem_ctrl0.dram.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.memory.mem_ctrl0.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.memory.mem_ctrl1]
type=MemCtrl
children=dram power_state
clk_domain=board.clk_domain
command_window=10000
disable_sanity_check=false
dram=board.memory.mem_ctrl1.dram
eventq_index=0
mem_sched_policy=frfcfs
min_reads_per_switch=16
min_writes_per_switch=16
power_model=
power_state=board.memory.mem_ctrl1.power_state
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_requestors=               
qos_syncro_scheduler=false
qos_turnaround_policy=Null
static_backend_latency=10000
static_frontend_latency=10000
system=board
write_high_thresh_perc=60
write_low_thresh_perc=40
port=board.cache_hierarchy.membus.mem_side_ports[2]

[board.memory.mem_ctrl1.dram]
type=DRAMInterface
children=power_state
IDD0=0.122
IDD02=0.0
IDD2N=0.092
IDD2N2=0.0
IDD2P0=0.088
IDD2P02=0.0
IDD2P1=0.0
IDD2P12=0.0
IDD3N=0.14200000000000002
IDD3N2=0.0
IDD3P0=0.14
IDD3P02=0.0
IDD3P1=0.0
IDD3P12=0.0
IDD4R=0.53
IDD4R2=0.0
IDD4W=0.47900000000000004
IDD4W2=0.0
IDD5=0.277
IDD52=0.0
IDD6=0.10200000000000001
IDD62=0.0
VDD=1.1
VDD2=0.0
activation_limit=4
addr_mapping=RoRaBaCoCh
bank_groups_per_rank=8
banks_per_rank=32
beats_per_clock=2
burst_length=16
clk_domain=board.clk_domain
conf_table_reported=true
data_clock_sync=false
device_bus_width=8
device_rowbuffer_size=256
device_size=536870912
devices_per_rank=4
dll=true
enable_dram_powerdown=false
eventq_index=0
image_file=
in_addr_map=true
kvm_map=true
max_accesses_per_row=16
null=false
page_policy=close_adaptive
power_model=
power_state=board.memory.mem_ctrl1.dram.power_state
range=0:2147483648:1:64
ranks_per_channel=1
read_buffer_size=64
tAAD=454
tBURST=3632
tBURST_MAX=3632
tBURST_MIN=3632
tCCD_L=5000
tCCD_L_WR=5000
tCK=454
tCL=14545
tCS=1000
tCWL=13637
tPPD=908
tRAS=32000
tRCD=14545
tRCD_WR=14545
tREFI=3900000
tRFC=295000
tRP=14545
tRRD=3632
tRRD_L=5000
tRTP=7500
tRTW=2497
tWR=30000
tWTR=16137
tWTR_L=23637
tXAW=14545
tXP=7500
tXPDLL=0
tXS=295000
tXSDLL=0
two_cycle_activate=false
write_buffer_size=64
writeable=true

[board.memory.mem_ctrl1.dram.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.memory.mem_ctrl1.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.pc]
type=Pc
children=bad_addr com_1 default_bus empty_isa fake_com_2 fake_com_3 fake_com_4 fake_floppy pci_host south_bridge
eventq_index=0
south_bridge=board.pc.south_bridge
system=board

[board.pc.bad_addr]
type=IsaFake
children=power_state
clk_domain=board.clk_domain
eventq_index=0
fake_mem=false
pio_addr=0
pio_latency=100000
pio_size=8
power_model=
power_state=board.pc.bad_addr.power_state
ret_bad_addr=true
ret_data16=65535
ret_data32=4294967295
ret_data64=18446744073709551615
ret_data8=255
system=board
update_data=false
warn_access=
pio=board.pc.default_bus.default

[board.pc.bad_addr.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.pc.com_1]
type=Uart8250
children=device power_state
clk_domain=board.clk_domain
device=board.pc.com_1.device
eventq_index=0
pio_addr=9223372036854776824
pio_latency=100000
pio_size=8
platform=board.pc
power_model=
power_state=board.pc.com_1.power_state
system=board
pio=board.iobus.mem_side_ports[11]

[board.pc.com_1.device]
type=Terminal
eventq_index=0
number=0
outfile=file
port=#3456

[board.pc.com_1.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.pc.default_bus]
type=NoncoherentXBar
children=power_state
clk_domain=board.clk_domain
eventq_index=0
forward_latency=1
frontend_latency=2
header_latency=1
power_model=
power_state=board.pc.default_bus.power_state
response_latency=2
use_default_range=false
width=16
cpu_side_ports=board.iobus.default
default=board.pc.bad_addr.pio
mem_side_ports=board.pc.empty_isa.pio

[board.pc.default_bus.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.pc.empty_isa]
type=IsaFake
children=power_state
clk_domain=board.clk_domain
eventq_index=0
fake_mem=false
pio_addr=9223372036854775808
pio_latency=100000
pio_size=65536
power_model=
power_state=board.pc.empty_isa.power_state
ret_bad_addr=false
ret_data16=0
ret_data32=0
ret_data64=0
ret_data8=0
system=board
update_data=false
warn_access=
pio=board.pc.default_bus.mem_side_ports[0]

[board.pc.empty_isa.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.pc.fake_com_2]
type=IsaFake
children=power_state
clk_domain=board.clk_domain
eventq_index=0
fake_mem=false
pio_addr=9223372036854776568
pio_latency=100000
pio_size=8
power_model=
power_state=board.pc.fake_com_2.power_state
ret_bad_addr=false
ret_data16=65535
ret_data32=4294967295
ret_data64=18446744073709551615
ret_data8=255
system=board
update_data=false
warn_access=
pio=board.iobus.mem_side_ports[12]

[board.pc.fake_com_2.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.pc.fake_com_3]
type=IsaFake
children=power_state
clk_domain=board.clk_domain
eventq_index=0
fake_mem=false
pio_addr=9223372036854776808
pio_latency=100000
pio_size=8
power_model=
power_state=board.pc.fake_com_3.power_state
ret_bad_addr=false
ret_data16=65535
ret_data32=4294967295
ret_data64=18446744073709551615
ret_data8=255
system=board
update_data=false
warn_access=
pio=board.iobus.mem_side_ports[13]

[board.pc.fake_com_3.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.pc.fake_com_4]
type=IsaFake
children=power_state
clk_domain=board.clk_domain
eventq_index=0
fake_mem=false
pio_addr=9223372036854776552
pio_latency=100000
pio_size=8
power_model=
power_state=board.pc.fake_com_4.power_state
ret_bad_addr=false
ret_data16=65535
ret_data32=4294967295
ret_data64=18446744073709551615
ret_data8=255
system=board
update_data=false
warn_access=
pio=board.iobus.mem_side_ports[14]

[board.pc.fake_com_4.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.pc.fake_floppy]
type=IsaFake
children=power_state
clk_domain=board.clk_domain
eventq_index=0
fake_mem=false
pio_addr=9223372036854776818
pio_latency=100000
pio_size=2
power_model=
power_state=board.pc.fake_floppy.power_state
ret_bad_addr=false
ret_data16=65535
ret_data32=4294967295
ret_data64=18446744073709551615
ret_data8=255
system=board
update_data=false
warn_access=
pio=board.iobus.mem_side_ports[15]

[board.pc.fake_floppy.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.pc.pci_host]
type=GenericPciHost
children=power_state
clk_domain=board.clk_domain
conf_base=13835058055282163712
conf_device_bits=8
conf_size=16777216
eventq_index=0
pci_dma_base=0
pci_mem_base=0
pci_pio_base=9223372036854775808
platform=board.pc
power_model=
power_state=board.pc.pci_host.power_state
system=board
pio=board.iobus.mem_side_ports[16]

[board.pc.pci_host.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.pc.south_bridge]
type=SouthBridge
children=cmos cxlmemory dma1 ide io_apic keyboard pic1 pic2 pit speaker
cmos=board.pc.south_bridge.cmos
dma1=board.pc.south_bridge.dma1
eventq_index=0
io_apic=board.pc.south_bridge.io_apic
keyboard=board.pc.south_bridge.keyboard
pic1=board.pc.south_bridge.pic1
pic2=board.pc.south_bridge.pic2
pit=board.pc.south_bridge.pit
speaker=board.pc.south_bridge.speaker

[board.pc.south_bridge.cmos]
type=Cmos
children=power_state
clk_domain=board.clk_domain
eventq_index=0
pio_addr=9223372036854775920
pio_latency=100000
power_model=
power_state=board.pc.south_bridge.cmos.power_state
system=board
time=Sun Jan  1 00:00:00 2012
int_pin=board.pc.south_bridge.pic2.inputs[0]
pio=board.iobus.mem_side_ports[1]

[board.pc.south_bridge.cmos.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.pc.south_bridge.cxlmemory]
type=CxlMemory
children=BAR0 BAR1 BAR2 BAR3 BAR4 BAR5 power_state
BAR0=board.pc.south_bridge.cxlmemory.BAR0
BAR1=board.pc.south_bridge.cxlmemory.BAR1
BAR2=board.pc.south_bridge.cxlmemory.BAR2
BAR3=board.pc.south_bridge.cxlmemory.BAR3
BAR4=board.pc.south_bridge.cxlmemory.BAR4
BAR5=board.pc.south_bridge.cxlmemory.BAR5
BIST=0
CacheLineSize=0
CapabilityPtr=0
CardbusCIS=0
ClassCode=5
Command=0
DeviceID=30864
ExpansionROM=0
HeaderType=0
InterruptLine=31
InterruptPin=1
LatencyTimer=0
MSICAPBaseOffset=0
MSICAPCapId=0
MSICAPMaskBits=0
MSICAPMsgAddr=0
MSICAPMsgCtrl=0
MSICAPMsgData=0
MSICAPMsgUpperAddr=0
MSICAPNextCapability=0
MSICAPPendingBits=0
MSIXCAPBaseOffset=0
MSIXCAPCapId=0
MSIXCAPNextCapability=0
MSIXMsgCtrl=0
MSIXPbaOffset=0
MSIXTableOffset=0
MaximumLatency=0
MinimumGrant=0
PMCAPBaseOffset=0
PMCAPCapId=0
PMCAPCapabilities=0
PMCAPCtrlStatus=0
PMCAPNextCapability=0
PXCAPBaseOffset=0
PXCAPCapId=0
PXCAPCapabilities=0
PXCAPDevCap2=0
PXCAPDevCapabilities=0
PXCAPDevCtrl=0
PXCAPDevCtrl2=0
PXCAPDevStatus=0
PXCAPLinkCap=0
PXCAPLinkCtrl=0
PXCAPLinkStatus=0
PXCAPNextCapability=0
ProgIF=0
Revision=0
Status=640
SubClassCode=0
SubsystemID=0
SubsystemVendorID=0
VendorID=32902
clk_domain=board.clk_domain
config_latency=20000
cxl_mem_latency=30000
eventq_index=0
host=board.pc.pci_host
latency=70000
pci_bus=0
pci_dev=6
pci_func=0
pio_latency=30000
power_model=
power_state=board.pc.south_bridge.cxlmemory.power_state
sid=0
ssid=0
system=board
dma=board.iobus.cpu_side_ports[2]
pio=board.iobus.mem_side_ports[4]

[board.pc.south_bridge.cxlmemory.BAR0]
type=PciMemBar
eventq_index=0
size=4294967296

[board.pc.south_bridge.cxlmemory.BAR1]
type=PciMemUpperBar
eventq_index=0

[board.pc.south_bridge.cxlmemory.BAR2]
type=PciBarNone
eventq_index=0

[board.pc.south_bridge.cxlmemory.BAR3]
type=PciBarNone
eventq_index=0

[board.pc.south_bridge.cxlmemory.BAR4]
type=PciBarNone
eventq_index=0

[board.pc.south_bridge.cxlmemory.BAR5]
type=PciBarNone
eventq_index=0

[board.pc.south_bridge.cxlmemory.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.pc.south_bridge.dma1]
type=I8237
children=power_state
clk_domain=board.clk_domain
eventq_index=0
pio_addr=9223372036854775808
pio_latency=100000
power_model=
power_state=board.pc.south_bridge.dma1.power_state
system=board
pio=board.iobus.mem_side_ports[2]

[board.pc.south_bridge.dma1.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.pc.south_bridge.ide]
type=X86IdeController
children=BAR0 BAR1 BAR2 BAR3 BAR4 BAR5 disks power_state
BAR0=board.pc.south_bridge.ide.BAR0
BAR1=board.pc.south_bridge.ide.BAR1
BAR2=board.pc.south_bridge.ide.BAR2
BAR3=board.pc.south_bridge.ide.BAR3
BAR4=board.pc.south_bridge.ide.BAR4
BAR5=board.pc.south_bridge.ide.BAR5
BIST=0
CacheLineSize=0
CapabilityPtr=0
CardbusCIS=0
ClassCode=1
Command=0
DeviceID=28945
ExpansionROM=0
HeaderType=0
InterruptLine=255
InterruptPin=1
LatencyTimer=0
MSICAPBaseOffset=0
MSICAPCapId=0
MSICAPMaskBits=0
MSICAPMsgAddr=0
MSICAPMsgCtrl=0
MSICAPMsgData=0
MSICAPMsgUpperAddr=0
MSICAPNextCapability=0
MSICAPPendingBits=0
MSIXCAPBaseOffset=0
MSIXCAPCapId=0
MSIXCAPNextCapability=0
MSIXMsgCtrl=0
MSIXPbaOffset=0
MSIXTableOffset=0
MaximumLatency=0
MinimumGrant=0
PMCAPBaseOffset=0
PMCAPCapId=0
PMCAPCapabilities=0
PMCAPCtrlStatus=0
PMCAPNextCapability=0
PXCAPBaseOffset=0
PXCAPCapId=0
PXCAPCapabilities=0
PXCAPDevCap2=0
PXCAPDevCapabilities=0
PXCAPDevCtrl=0
PXCAPDevCtrl2=0
PXCAPDevStatus=0
PXCAPLinkCap=0
PXCAPLinkCtrl=0
PXCAPLinkStatus=0
PXCAPNextCapability=0
ProgIF=128
Revision=0
Status=640
SubClassCode=1
SubsystemID=0
SubsystemVendorID=0
VendorID=32902
clk_domain=board.clk_domain
config_latency=20000
ctrl_offset=0
disks=board.pc.south_bridge.ide.disks
eventq_index=0
host=board.pc.pci_host
io_shift=0
pci_bus=0
pci_dev=4
pci_func=0
pio_latency=30000
power_model=
power_state=board.pc.south_bridge.ide.power_state
sid=0
ssid=0
system=board
dma=board.iobus.cpu_side_ports[1]
int_primary=board.pc.south_bridge.pic2.inputs[6] board.pc.south_bridge.io_apic.inputs[14]
int_secondary=board.pc.south_bridge.pic2.inputs[7] board.pc.south_bridge.io_apic.inputs[15]
pio=board.iobus.mem_side_ports[3]

[board.pc.south_bridge.ide.BAR0]
type=PciLegacyIoBar
addr=496
eventq_index=0
size=8

[board.pc.south_bridge.ide.BAR1]
type=PciLegacyIoBar
addr=1012
eventq_index=0
size=3

[board.pc.south_bridge.ide.BAR2]
type=PciLegacyIoBar
addr=368
eventq_index=0
size=8

[board.pc.south_bridge.ide.BAR3]
type=PciLegacyIoBar
addr=884
eventq_index=0
size=3

[board.pc.south_bridge.ide.BAR4]
type=PciIoBar
eventq_index=0
size=16

[board.pc.south_bridge.ide.BAR5]
type=PciBarNone
eventq_index=0

[board.pc.south_bridge.ide.disks]
type=IdeDisk
children=image
delay=1000000000
driveID=device0
eventq_index=0
image=board.pc.south_bridge.ide.disks.image

[board.pc.south_bridge.ide.disks.image]
type=CowDiskImage
children=child
child=board.pc.south_bridge.ide.disks.image.child
eventq_index=0
image_file=
read_only=false
table_size=65536

[board.pc.south_bridge.ide.disks.image.child]
type=RawDiskImage
eventq_index=0
image_file=/home/wyj/code/fs_image/parsec.img
read_only=true

[board.pc.south_bridge.ide.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.pc.south_bridge.io_apic]
type=I82094AA
children=power_state
apic_id=16
clk_domain=board.clk_domain
eventq_index=0
int_latency=1000
pio_addr=4273995776
pio_latency=100000
power_model=
power_state=board.pc.south_bridge.io_apic.power_state
system=board
inputs=board.pc.south_bridge.pic1.output[0] board.pc.south_bridge.keyboard.keyboard_int_pin[0] board.pc.south_bridge.pit.int_pin[1] None None None None None None None None None board.pc.south_bridge.keyboard.mouse_int_pin[0] None board.pc.south_bridge.ide.int_primary[1] board.pc.south_bridge.ide.int_secondary[1]
int_requestor=board.iobus.cpu_side_ports[3]
pio=board.iobus.mem_side_ports[10]

[board.pc.south_bridge.io_apic.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.pc.south_bridge.keyboard]
type=I8042
children=keyboard mouse power_state
clk_domain=board.clk_domain
command_port=9223372036854775908
data_port=9223372036854775904
eventq_index=0
keyboard=board.pc.south_bridge.keyboard.keyboard
mouse=board.pc.south_bridge.keyboard.mouse
pio_latency=100000
power_model=
power_state=board.pc.south_bridge.keyboard.power_state
system=board
keyboard_int_pin=board.pc.south_bridge.io_apic.inputs[1]
mouse_int_pin=board.pc.south_bridge.io_apic.inputs[12]
pio=board.iobus.mem_side_ports[5]

[board.pc.south_bridge.keyboard.keyboard]
type=PS2Keyboard
eventq_index=0
vnc=Null

[board.pc.south_bridge.keyboard.mouse]
type=PS2Mouse
eventq_index=0

[board.pc.south_bridge.keyboard.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.pc.south_bridge.pic1]
type=I8259
children=power_state
clk_domain=board.clk_domain
eventq_index=0
mode=I8259Master
pio_addr=9223372036854775840
pio_latency=100000
power_model=
power_state=board.pc.south_bridge.pic1.power_state
slave=board.pc.south_bridge.pic2
system=board
inputs=board.pc.south_bridge.pit.int_pin[0] None board.pc.south_bridge.pic2.output[0]
output=board.pc.south_bridge.io_apic.inputs[0]
pio=board.iobus.mem_side_ports[6]

[board.pc.south_bridge.pic1.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.pc.south_bridge.pic2]
type=I8259
children=power_state
clk_domain=board.clk_domain
eventq_index=0
mode=I8259Slave
pio_addr=9223372036854775968
pio_latency=100000
power_model=
power_state=board.pc.south_bridge.pic2.power_state
slave=Null
system=board
inputs=board.pc.south_bridge.cmos.int_pin[0] None None None None None board.pc.south_bridge.ide.int_primary[0] board.pc.south_bridge.ide.int_secondary[0]
output=board.pc.south_bridge.pic1.inputs[2]
pio=board.iobus.mem_side_ports[7]

[board.pc.south_bridge.pic2.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.pc.south_bridge.pit]
type=I8254
children=power_state
clk_domain=board.clk_domain
eventq_index=0
pio_addr=9223372036854775872
pio_latency=100000
power_model=
power_state=board.pc.south_bridge.pit.power_state
system=board
int_pin=board.pc.south_bridge.pic1.inputs[0] board.pc.south_bridge.io_apic.inputs[2]
pio=board.iobus.mem_side_ports[8]

[board.pc.south_bridge.pit.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.pc.south_bridge.speaker]
type=PcSpeaker
children=power_state
clk_domain=board.clk_domain
eventq_index=0
i8254=board.pc.south_bridge.pit
pio_addr=9223372036854775905
pio_latency=100000
power_model=
power_state=board.pc.south_bridge.speaker.power_state
system=board
pio=board.iobus.mem_side_ports[9]

[board.pc.south_bridge.speaker.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.processor]
type=SubSystem
children=start00 start01 start02 start03 start04 start05 start06 start07 start08 start09 start10 start11 start12 start13 start14 start15 switch00 switch01 switch02 switch03 switch04 switch05 switch06 switch07 switch08 switch09 switch10 switch11 switch12 switch13 switch14 switch15
eventq_index=0
thermal_domain=Null

[board.processor.start00]
type=SubSystem
children=core
eventq_index=0
thermal_domain=Null

[board.processor.start00.core]
type=BaseAtomicSimpleCPU
children=decoder interrupts isa mmu power_state tracer
branchPred=Null
checker=Null
clk_domain=board.clk_domain
cpu_id=0
decoder=board.processor.start00.core.decoder
do_checkpoint_insts=true
do_statistics_insts=true
eventq_index=0
function_trace=false
function_trace_start=0
interrupts=board.processor.start00.core.interrupts
isa=board.processor.start00.core.isa
max_insts_all_threads=0
max_insts_any_thread=0
mmu=board.processor.start00.core.mmu
numThreads=1
power_gating_on_idle=false
power_model=
power_state=board.processor.start00.core.power_state
progress_interval=0
pwr_gating_latency=300
simpoint_start_insts=
simulate_data_stalls=false
simulate_inst_stalls=false
socket_id=0
switched_out=false
syscallRetryLatency=10000
system=board
tracer=board.processor.start00.core.tracer
width=1
workload=
dcache_port=board.cache_hierarchy.l1dcaches00.cpu_side
icache_port=board.cache_hierarchy.l1icaches00.cpu_side

[board.processor.start00.core.decoder]
type=X86Decoder
eventq_index=0
isa=board.processor.start00.core.isa

[board.processor.start00.core.interrupts]
type=X86LocalApic
children=clk_domain
clk_domain=board.processor.start00.core.interrupts.clk_domain
eventq_index=0
int_latency=1000
pio_latency=100000
system=board
int_requestor=board.cache_hierarchy.membus.cpu_side_ports[3]
int_responder=board.cache_hierarchy.membus.mem_side_ports[4]
pio=board.cache_hierarchy.membus.mem_side_ports[3]

[board.processor.start00.core.interrupts.clk_domain]
type=DerivedClockDomain
clk_divider=16
clk_domain=board.clk_domain
eventq_index=0

[board.processor.start00.core.isa]
type=X86ISA
APMInfo=2147483672 1752462657 1769238117 1145913699
CacheParams=0 0 0 0
ExtendedFeatures=0 25165824 0 0
ExtendedState=0 0 0 0 0 0 0 0
FamilyModelStepping=134993 2053 4024171519 521
FamilyModelSteppingBrandFeatures=134993 1029 3956538367 131073
L1CacheAndTLB=4278779656 4280352544 1073873216 1073873216
L2L3CacheAndL2TLB=0 1107313152 0 67141952
LongModeAddressSize=12336 0 0 0
eventq_index=0
name_string=Fake gem5 x86_64 CPU
vendor_string=HygonGenuine

[board.processor.start00.core.mmu]
type=X86MMU
children=dtb itb
dtb=board.processor.start00.core.mmu.dtb
eventq_index=0
itb=board.processor.start00.core.mmu.itb

[board.processor.start00.core.mmu.dtb]
type=X86TLB
children=walker
entry_type=data
eventq_index=0
next_level=Null
size=128
system=board
walker=board.processor.start00.core.mmu.dtb.walker

[board.processor.start00.core.mmu.dtb.walker]
type=X86PagetableWalker
children=power_state
clk_domain=board.clk_domain
eventq_index=0
num_squash_per_cycle=4
power_model=
power_state=board.processor.start00.core.mmu.dtb.walker.power_state
system=board
port=board.cache_hierarchy.dptw_caches00.cpu_side

[board.processor.start00.core.mmu.dtb.walker.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.processor.start00.core.mmu.itb]
type=X86TLB
children=walker
entry_type=instruction
eventq_index=0
next_level=Null
size=128
system=board
walker=board.processor.start00.core.mmu.itb.walker

[board.processor.start00.core.mmu.itb.walker]
type=X86PagetableWalker
children=power_state
clk_domain=board.clk_domain
eventq_index=0
num_squash_per_cycle=4
power_model=
power_state=board.processor.start00.core.mmu.itb.walker.power_state
system=board
port=board.cache_hierarchy.iptw_caches00.cpu_side

[board.processor.start00.core.mmu.itb.walker.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.processor.start00.core.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=ON CLK_GATED OFF

[board.processor.start00.core.tracer]
type=ExeTracer
children=disassembler
disassembler=board.processor.start00.core.tracer.disassembler
eventq_index=0

[board.processor.start00.core.tracer.disassembler]
type=InstDisassembler
eventq_index=0

[board.processor.start01]
type=SubSystem
children=core
eventq_index=0
thermal_domain=Null

[board.processor.start01.core]
type=BaseAtomicSimpleCPU
children=decoder interrupts isa mmu power_state tracer
branchPred=Null
checker=Null
clk_domain=board.clk_domain
cpu_id=1
decoder=board.processor.start01.core.decoder
do_checkpoint_insts=true
do_statistics_insts=true
eventq_index=0
function_trace=false
function_trace_start=0
interrupts=board.processor.start01.core.interrupts
isa=board.processor.start01.core.isa
max_insts_all_threads=0
max_insts_any_thread=0
mmu=board.processor.start01.core.mmu
numThreads=1
power_gating_on_idle=false
power_model=
power_state=board.processor.start01.core.power_state
progress_interval=0
pwr_gating_latency=300
simpoint_start_insts=
simulate_data_stalls=false
simulate_inst_stalls=false
socket_id=0
switched_out=false
syscallRetryLatency=10000
system=board
tracer=board.processor.start01.core.tracer
width=1
workload=
dcache_port=board.cache_hierarchy.l1dcaches01.cpu_side
icache_port=board.cache_hierarchy.l1icaches01.cpu_side

[board.processor.start01.core.decoder]
type=X86Decoder
eventq_index=0
isa=board.processor.start01.core.isa

[board.processor.start01.core.interrupts]
type=X86LocalApic
children=clk_domain
clk_domain=board.processor.start01.core.interrupts.clk_domain
eventq_index=0
int_latency=1000
pio_latency=100000
system=board
int_requestor=board.cache_hierarchy.membus.cpu_side_ports[4]
int_responder=board.cache_hierarchy.membus.mem_side_ports[6]
pio=board.cache_hierarchy.membus.mem_side_ports[5]

[board.processor.start01.core.interrupts.clk_domain]
type=DerivedClockDomain
clk_divider=16
clk_domain=board.clk_domain
eventq_index=0

[board.processor.start01.core.isa]
type=X86ISA
APMInfo=2147483672 1752462657 1769238117 1145913699
CacheParams=0 0 0 0
ExtendedFeatures=0 25165824 0 0
ExtendedState=0 0 0 0 0 0 0 0
FamilyModelStepping=134993 2053 4024171519 521
FamilyModelSteppingBrandFeatures=134993 1029 3956538367 131073
L1CacheAndTLB=4278779656 4280352544 1073873216 1073873216
L2L3CacheAndL2TLB=0 1107313152 0 67141952
LongModeAddressSize=12336 0 0 0
eventq_index=0
name_string=Fake gem5 x86_64 CPU
vendor_string=HygonGenuine

[board.processor.start01.core.mmu]
type=X86MMU
children=dtb itb
dtb=board.processor.start01.core.mmu.dtb
eventq_index=0
itb=board.processor.start01.core.mmu.itb

[board.processor.start01.core.mmu.dtb]
type=X86TLB
children=walker
entry_type=data
eventq_index=0
next_level=Null
size=128
system=board
walker=board.processor.start01.core.mmu.dtb.walker

[board.processor.start01.core.mmu.dtb.walker]
type=X86PagetableWalker
children=power_state
clk_domain=board.clk_domain
eventq_index=0
num_squash_per_cycle=4
power_model=
power_state=board.processor.start01.core.mmu.dtb.walker.power_state
system=board
port=board.cache_hierarchy.dptw_caches01.cpu_side

[board.processor.start01.core.mmu.dtb.walker.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.processor.start01.core.mmu.itb]
type=X86TLB
children=walker
entry_type=instruction
eventq_index=0
next_level=Null
size=128
system=board
walker=board.processor.start01.core.mmu.itb.walker

[board.processor.start01.core.mmu.itb.walker]
type=X86PagetableWalker
children=power_state
clk_domain=board.clk_domain
eventq_index=0
num_squash_per_cycle=4
power_model=
power_state=board.processor.start01.core.mmu.itb.walker.power_state
system=board
port=board.cache_hierarchy.iptw_caches01.cpu_side

[board.processor.start01.core.mmu.itb.walker.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.processor.start01.core.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=ON CLK_GATED OFF

[board.processor.start01.core.tracer]
type=ExeTracer
children=disassembler
disassembler=board.processor.start01.core.tracer.disassembler
eventq_index=0

[board.processor.start01.core.tracer.disassembler]
type=InstDisassembler
eventq_index=0

[board.processor.start02]
type=SubSystem
children=core
eventq_index=0
thermal_domain=Null

[board.processor.start02.core]
type=BaseAtomicSimpleCPU
children=decoder interrupts isa mmu power_state tracer
branchPred=Null
checker=Null
clk_domain=board.clk_domain
cpu_id=2
decoder=board.processor.start02.core.decoder
do_checkpoint_insts=true
do_statistics_insts=true
eventq_index=0
function_trace=false
function_trace_start=0
interrupts=board.processor.start02.core.interrupts
isa=board.processor.start02.core.isa
max_insts_all_threads=0
max_insts_any_thread=0
mmu=board.processor.start02.core.mmu
numThreads=1
power_gating_on_idle=false
power_model=
power_state=board.processor.start02.core.power_state
progress_interval=0
pwr_gating_latency=300
simpoint_start_insts=
simulate_data_stalls=false
simulate_inst_stalls=false
socket_id=0
switched_out=false
syscallRetryLatency=10000
system=board
tracer=board.processor.start02.core.tracer
width=1
workload=
dcache_port=board.cache_hierarchy.l1dcaches02.cpu_side
icache_port=board.cache_hierarchy.l1icaches02.cpu_side

[board.processor.start02.core.decoder]
type=X86Decoder
eventq_index=0
isa=board.processor.start02.core.isa

[board.processor.start02.core.interrupts]
type=X86LocalApic
children=clk_domain
clk_domain=board.processor.start02.core.interrupts.clk_domain
eventq_index=0
int_latency=1000
pio_latency=100000
system=board
int_requestor=board.cache_hierarchy.membus.cpu_side_ports[5]
int_responder=board.cache_hierarchy.membus.mem_side_ports[8]
pio=board.cache_hierarchy.membus.mem_side_ports[7]

[board.processor.start02.core.interrupts.clk_domain]
type=DerivedClockDomain
clk_divider=16
clk_domain=board.clk_domain
eventq_index=0

[board.processor.start02.core.isa]
type=X86ISA
APMInfo=2147483672 1752462657 1769238117 1145913699
CacheParams=0 0 0 0
ExtendedFeatures=0 25165824 0 0
ExtendedState=0 0 0 0 0 0 0 0
FamilyModelStepping=134993 2053 4024171519 521
FamilyModelSteppingBrandFeatures=134993 1029 3956538367 131073
L1CacheAndTLB=4278779656 4280352544 1073873216 1073873216
L2L3CacheAndL2TLB=0 1107313152 0 67141952
LongModeAddressSize=12336 0 0 0
eventq_index=0
name_string=Fake gem5 x86_64 CPU
vendor_string=HygonGenuine

[board.processor.start02.core.mmu]
type=X86MMU
children=dtb itb
dtb=board.processor.start02.core.mmu.dtb
eventq_index=0
itb=board.processor.start02.core.mmu.itb

[board.processor.start02.core.mmu.dtb]
type=X86TLB
children=walker
entry_type=data
eventq_index=0
next_level=Null
size=128
system=board
walker=board.processor.start02.core.mmu.dtb.walker

[board.processor.start02.core.mmu.dtb.walker]
type=X86PagetableWalker
children=power_state
clk_domain=board.clk_domain
eventq_index=0
num_squash_per_cycle=4
power_model=
power_state=board.processor.start02.core.mmu.dtb.walker.power_state
system=board
port=board.cache_hierarchy.dptw_caches02.cpu_side

[board.processor.start02.core.mmu.dtb.walker.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.processor.start02.core.mmu.itb]
type=X86TLB
children=walker
entry_type=instruction
eventq_index=0
next_level=Null
size=128
system=board
walker=board.processor.start02.core.mmu.itb.walker

[board.processor.start02.core.mmu.itb.walker]
type=X86PagetableWalker
children=power_state
clk_domain=board.clk_domain
eventq_index=0
num_squash_per_cycle=4
power_model=
power_state=board.processor.start02.core.mmu.itb.walker.power_state
system=board
port=board.cache_hierarchy.iptw_caches02.cpu_side

[board.processor.start02.core.mmu.itb.walker.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.processor.start02.core.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=ON CLK_GATED OFF

[board.processor.start02.core.tracer]
type=ExeTracer
children=disassembler
disassembler=board.processor.start02.core.tracer.disassembler
eventq_index=0

[board.processor.start02.core.tracer.disassembler]
type=InstDisassembler
eventq_index=0

[board.processor.start03]
type=SubSystem
children=core
eventq_index=0
thermal_domain=Null

[board.processor.start03.core]
type=BaseAtomicSimpleCPU
children=decoder interrupts isa mmu power_state tracer
branchPred=Null
checker=Null
clk_domain=board.clk_domain
cpu_id=3
decoder=board.processor.start03.core.decoder
do_checkpoint_insts=true
do_statistics_insts=true
eventq_index=0
function_trace=false
function_trace_start=0
interrupts=board.processor.start03.core.interrupts
isa=board.processor.start03.core.isa
max_insts_all_threads=0
max_insts_any_thread=0
mmu=board.processor.start03.core.mmu
numThreads=1
power_gating_on_idle=false
power_model=
power_state=board.processor.start03.core.power_state
progress_interval=0
pwr_gating_latency=300
simpoint_start_insts=
simulate_data_stalls=false
simulate_inst_stalls=false
socket_id=0
switched_out=false
syscallRetryLatency=10000
system=board
tracer=board.processor.start03.core.tracer
width=1
workload=
dcache_port=board.cache_hierarchy.l1dcaches03.cpu_side
icache_port=board.cache_hierarchy.l1icaches03.cpu_side

[board.processor.start03.core.decoder]
type=X86Decoder
eventq_index=0
isa=board.processor.start03.core.isa

[board.processor.start03.core.interrupts]
type=X86LocalApic
children=clk_domain
clk_domain=board.processor.start03.core.interrupts.clk_domain
eventq_index=0
int_latency=1000
pio_latency=100000
system=board
int_requestor=board.cache_hierarchy.membus.cpu_side_ports[6]
int_responder=board.cache_hierarchy.membus.mem_side_ports[10]
pio=board.cache_hierarchy.membus.mem_side_ports[9]

[board.processor.start03.core.interrupts.clk_domain]
type=DerivedClockDomain
clk_divider=16
clk_domain=board.clk_domain
eventq_index=0

[board.processor.start03.core.isa]
type=X86ISA
APMInfo=2147483672 1752462657 1769238117 1145913699
CacheParams=0 0 0 0
ExtendedFeatures=0 25165824 0 0
ExtendedState=0 0 0 0 0 0 0 0
FamilyModelStepping=134993 2053 4024171519 521
FamilyModelSteppingBrandFeatures=134993 1029 3956538367 131073
L1CacheAndTLB=4278779656 4280352544 1073873216 1073873216
L2L3CacheAndL2TLB=0 1107313152 0 67141952
LongModeAddressSize=12336 0 0 0
eventq_index=0
name_string=Fake gem5 x86_64 CPU
vendor_string=HygonGenuine

[board.processor.start03.core.mmu]
type=X86MMU
children=dtb itb
dtb=board.processor.start03.core.mmu.dtb
eventq_index=0
itb=board.processor.start03.core.mmu.itb

[board.processor.start03.core.mmu.dtb]
type=X86TLB
children=walker
entry_type=data
eventq_index=0
next_level=Null
size=128
system=board
walker=board.processor.start03.core.mmu.dtb.walker

[board.processor.start03.core.mmu.dtb.walker]
type=X86PagetableWalker
children=power_state
clk_domain=board.clk_domain
eventq_index=0
num_squash_per_cycle=4
power_model=
power_state=board.processor.start03.core.mmu.dtb.walker.power_state
system=board
port=board.cache_hierarchy.dptw_caches03.cpu_side

[board.processor.start03.core.mmu.dtb.walker.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.processor.start03.core.mmu.itb]
type=X86TLB
children=walker
entry_type=instruction
eventq_index=0
next_level=Null
size=128
system=board
walker=board.processor.start03.core.mmu.itb.walker

[board.processor.start03.core.mmu.itb.walker]
type=X86PagetableWalker
children=power_state
clk_domain=board.clk_domain
eventq_index=0
num_squash_per_cycle=4
power_model=
power_state=board.processor.start03.core.mmu.itb.walker.power_state
system=board
port=board.cache_hierarchy.iptw_caches03.cpu_side

[board.processor.start03.core.mmu.itb.walker.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.processor.start03.core.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=ON CLK_GATED OFF

[board.processor.start03.core.tracer]
type=ExeTracer
children=disassembler
disassembler=board.processor.start03.core.tracer.disassembler
eventq_index=0

[board.processor.start03.core.tracer.disassembler]
type=InstDisassembler
eventq_index=0

[board.processor.start04]
type=SubSystem
children=core
eventq_index=0
thermal_domain=Null

[board.processor.start04.core]
type=BaseAtomicSimpleCPU
children=decoder interrupts isa mmu power_state tracer
branchPred=Null
checker=Null
clk_domain=board.clk_domain
cpu_id=4
decoder=board.processor.start04.core.decoder
do_checkpoint_insts=true
do_statistics_insts=true
eventq_index=0
function_trace=false
function_trace_start=0
interrupts=board.processor.start04.core.interrupts
isa=board.processor.start04.core.isa
max_insts_all_threads=0
max_insts_any_thread=0
mmu=board.processor.start04.core.mmu
numThreads=1
power_gating_on_idle=false
power_model=
power_state=board.processor.start04.core.power_state
progress_interval=0
pwr_gating_latency=300
simpoint_start_insts=
simulate_data_stalls=false
simulate_inst_stalls=false
socket_id=0
switched_out=false
syscallRetryLatency=10000
system=board
tracer=board.processor.start04.core.tracer
width=1
workload=
dcache_port=board.cache_hierarchy.l1dcaches04.cpu_side
icache_port=board.cache_hierarchy.l1icaches04.cpu_side

[board.processor.start04.core.decoder]
type=X86Decoder
eventq_index=0
isa=board.processor.start04.core.isa

[board.processor.start04.core.interrupts]
type=X86LocalApic
children=clk_domain
clk_domain=board.processor.start04.core.interrupts.clk_domain
eventq_index=0
int_latency=1000
pio_latency=100000
system=board
int_requestor=board.cache_hierarchy.membus.cpu_side_ports[7]
int_responder=board.cache_hierarchy.membus.mem_side_ports[12]
pio=board.cache_hierarchy.membus.mem_side_ports[11]

[board.processor.start04.core.interrupts.clk_domain]
type=DerivedClockDomain
clk_divider=16
clk_domain=board.clk_domain
eventq_index=0

[board.processor.start04.core.isa]
type=X86ISA
APMInfo=2147483672 1752462657 1769238117 1145913699
CacheParams=0 0 0 0
ExtendedFeatures=0 25165824 0 0
ExtendedState=0 0 0 0 0 0 0 0
FamilyModelStepping=134993 2053 4024171519 521
FamilyModelSteppingBrandFeatures=134993 1029 3956538367 131073
L1CacheAndTLB=4278779656 4280352544 1073873216 1073873216
L2L3CacheAndL2TLB=0 1107313152 0 67141952
LongModeAddressSize=12336 0 0 0
eventq_index=0
name_string=Fake gem5 x86_64 CPU
vendor_string=HygonGenuine

[board.processor.start04.core.mmu]
type=X86MMU
children=dtb itb
dtb=board.processor.start04.core.mmu.dtb
eventq_index=0
itb=board.processor.start04.core.mmu.itb

[board.processor.start04.core.mmu.dtb]
type=X86TLB
children=walker
entry_type=data
eventq_index=0
next_level=Null
size=128
system=board
walker=board.processor.start04.core.mmu.dtb.walker

[board.processor.start04.core.mmu.dtb.walker]
type=X86PagetableWalker
children=power_state
clk_domain=board.clk_domain
eventq_index=0
num_squash_per_cycle=4
power_model=
power_state=board.processor.start04.core.mmu.dtb.walker.power_state
system=board
port=board.cache_hierarchy.dptw_caches04.cpu_side

[board.processor.start04.core.mmu.dtb.walker.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.processor.start04.core.mmu.itb]
type=X86TLB
children=walker
entry_type=instruction
eventq_index=0
next_level=Null
size=128
system=board
walker=board.processor.start04.core.mmu.itb.walker

[board.processor.start04.core.mmu.itb.walker]
type=X86PagetableWalker
children=power_state
clk_domain=board.clk_domain
eventq_index=0
num_squash_per_cycle=4
power_model=
power_state=board.processor.start04.core.mmu.itb.walker.power_state
system=board
port=board.cache_hierarchy.iptw_caches04.cpu_side

[board.processor.start04.core.mmu.itb.walker.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.processor.start04.core.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=ON CLK_GATED OFF

[board.processor.start04.core.tracer]
type=ExeTracer
children=disassembler
disassembler=board.processor.start04.core.tracer.disassembler
eventq_index=0

[board.processor.start04.core.tracer.disassembler]
type=InstDisassembler
eventq_index=0

[board.processor.start05]
type=SubSystem
children=core
eventq_index=0
thermal_domain=Null

[board.processor.start05.core]
type=BaseAtomicSimpleCPU
children=decoder interrupts isa mmu power_state tracer
branchPred=Null
checker=Null
clk_domain=board.clk_domain
cpu_id=5
decoder=board.processor.start05.core.decoder
do_checkpoint_insts=true
do_statistics_insts=true
eventq_index=0
function_trace=false
function_trace_start=0
interrupts=board.processor.start05.core.interrupts
isa=board.processor.start05.core.isa
max_insts_all_threads=0
max_insts_any_thread=0
mmu=board.processor.start05.core.mmu
numThreads=1
power_gating_on_idle=false
power_model=
power_state=board.processor.start05.core.power_state
progress_interval=0
pwr_gating_latency=300
simpoint_start_insts=
simulate_data_stalls=false
simulate_inst_stalls=false
socket_id=0
switched_out=false
syscallRetryLatency=10000
system=board
tracer=board.processor.start05.core.tracer
width=1
workload=
dcache_port=board.cache_hierarchy.l1dcaches05.cpu_side
icache_port=board.cache_hierarchy.l1icaches05.cpu_side

[board.processor.start05.core.decoder]
type=X86Decoder
eventq_index=0
isa=board.processor.start05.core.isa

[board.processor.start05.core.interrupts]
type=X86LocalApic
children=clk_domain
clk_domain=board.processor.start05.core.interrupts.clk_domain
eventq_index=0
int_latency=1000
pio_latency=100000
system=board
int_requestor=board.cache_hierarchy.membus.cpu_side_ports[8]
int_responder=board.cache_hierarchy.membus.mem_side_ports[14]
pio=board.cache_hierarchy.membus.mem_side_ports[13]

[board.processor.start05.core.interrupts.clk_domain]
type=DerivedClockDomain
clk_divider=16
clk_domain=board.clk_domain
eventq_index=0

[board.processor.start05.core.isa]
type=X86ISA
APMInfo=2147483672 1752462657 1769238117 1145913699
CacheParams=0 0 0 0
ExtendedFeatures=0 25165824 0 0
ExtendedState=0 0 0 0 0 0 0 0
FamilyModelStepping=134993 2053 4024171519 521
FamilyModelSteppingBrandFeatures=134993 1029 3956538367 131073
L1CacheAndTLB=4278779656 4280352544 1073873216 1073873216
L2L3CacheAndL2TLB=0 1107313152 0 67141952
LongModeAddressSize=12336 0 0 0
eventq_index=0
name_string=Fake gem5 x86_64 CPU
vendor_string=HygonGenuine

[board.processor.start05.core.mmu]
type=X86MMU
children=dtb itb
dtb=board.processor.start05.core.mmu.dtb
eventq_index=0
itb=board.processor.start05.core.mmu.itb

[board.processor.start05.core.mmu.dtb]
type=X86TLB
children=walker
entry_type=data
eventq_index=0
next_level=Null
size=128
system=board
walker=board.processor.start05.core.mmu.dtb.walker

[board.processor.start05.core.mmu.dtb.walker]
type=X86PagetableWalker
children=power_state
clk_domain=board.clk_domain
eventq_index=0
num_squash_per_cycle=4
power_model=
power_state=board.processor.start05.core.mmu.dtb.walker.power_state
system=board
port=board.cache_hierarchy.dptw_caches05.cpu_side

[board.processor.start05.core.mmu.dtb.walker.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.processor.start05.core.mmu.itb]
type=X86TLB
children=walker
entry_type=instruction
eventq_index=0
next_level=Null
size=128
system=board
walker=board.processor.start05.core.mmu.itb.walker

[board.processor.start05.core.mmu.itb.walker]
type=X86PagetableWalker
children=power_state
clk_domain=board.clk_domain
eventq_index=0
num_squash_per_cycle=4
power_model=
power_state=board.processor.start05.core.mmu.itb.walker.power_state
system=board
port=board.cache_hierarchy.iptw_caches05.cpu_side

[board.processor.start05.core.mmu.itb.walker.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.processor.start05.core.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=ON CLK_GATED OFF

[board.processor.start05.core.tracer]
type=ExeTracer
children=disassembler
disassembler=board.processor.start05.core.tracer.disassembler
eventq_index=0

[board.processor.start05.core.tracer.disassembler]
type=InstDisassembler
eventq_index=0

[board.processor.start06]
type=SubSystem
children=core
eventq_index=0
thermal_domain=Null

[board.processor.start06.core]
type=BaseAtomicSimpleCPU
children=decoder interrupts isa mmu power_state tracer
branchPred=Null
checker=Null
clk_domain=board.clk_domain
cpu_id=6
decoder=board.processor.start06.core.decoder
do_checkpoint_insts=true
do_statistics_insts=true
eventq_index=0
function_trace=false
function_trace_start=0
interrupts=board.processor.start06.core.interrupts
isa=board.processor.start06.core.isa
max_insts_all_threads=0
max_insts_any_thread=0
mmu=board.processor.start06.core.mmu
numThreads=1
power_gating_on_idle=false
power_model=
power_state=board.processor.start06.core.power_state
progress_interval=0
pwr_gating_latency=300
simpoint_start_insts=
simulate_data_stalls=false
simulate_inst_stalls=false
socket_id=0
switched_out=false
syscallRetryLatency=10000
system=board
tracer=board.processor.start06.core.tracer
width=1
workload=
dcache_port=board.cache_hierarchy.l1dcaches06.cpu_side
icache_port=board.cache_hierarchy.l1icaches06.cpu_side

[board.processor.start06.core.decoder]
type=X86Decoder
eventq_index=0
isa=board.processor.start06.core.isa

[board.processor.start06.core.interrupts]
type=X86LocalApic
children=clk_domain
clk_domain=board.processor.start06.core.interrupts.clk_domain
eventq_index=0
int_latency=1000
pio_latency=100000
system=board
int_requestor=board.cache_hierarchy.membus.cpu_side_ports[9]
int_responder=board.cache_hierarchy.membus.mem_side_ports[16]
pio=board.cache_hierarchy.membus.mem_side_ports[15]

[board.processor.start06.core.interrupts.clk_domain]
type=DerivedClockDomain
clk_divider=16
clk_domain=board.clk_domain
eventq_index=0

[board.processor.start06.core.isa]
type=X86ISA
APMInfo=2147483672 1752462657 1769238117 1145913699
CacheParams=0 0 0 0
ExtendedFeatures=0 25165824 0 0
ExtendedState=0 0 0 0 0 0 0 0
FamilyModelStepping=134993 2053 4024171519 521
FamilyModelSteppingBrandFeatures=134993 1029 3956538367 131073
L1CacheAndTLB=4278779656 4280352544 1073873216 1073873216
L2L3CacheAndL2TLB=0 1107313152 0 67141952
LongModeAddressSize=12336 0 0 0
eventq_index=0
name_string=Fake gem5 x86_64 CPU
vendor_string=HygonGenuine

[board.processor.start06.core.mmu]
type=X86MMU
children=dtb itb
dtb=board.processor.start06.core.mmu.dtb
eventq_index=0
itb=board.processor.start06.core.mmu.itb

[board.processor.start06.core.mmu.dtb]
type=X86TLB
children=walker
entry_type=data
eventq_index=0
next_level=Null
size=128
system=board
walker=board.processor.start06.core.mmu.dtb.walker

[board.processor.start06.core.mmu.dtb.walker]
type=X86PagetableWalker
children=power_state
clk_domain=board.clk_domain
eventq_index=0
num_squash_per_cycle=4
power_model=
power_state=board.processor.start06.core.mmu.dtb.walker.power_state
system=board
port=board.cache_hierarchy.dptw_caches06.cpu_side

[board.processor.start06.core.mmu.dtb.walker.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.processor.start06.core.mmu.itb]
type=X86TLB
children=walker
entry_type=instruction
eventq_index=0
next_level=Null
size=128
system=board
walker=board.processor.start06.core.mmu.itb.walker

[board.processor.start06.core.mmu.itb.walker]
type=X86PagetableWalker
children=power_state
clk_domain=board.clk_domain
eventq_index=0
num_squash_per_cycle=4
power_model=
power_state=board.processor.start06.core.mmu.itb.walker.power_state
system=board
port=board.cache_hierarchy.iptw_caches06.cpu_side

[board.processor.start06.core.mmu.itb.walker.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.processor.start06.core.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=ON CLK_GATED OFF

[board.processor.start06.core.tracer]
type=ExeTracer
children=disassembler
disassembler=board.processor.start06.core.tracer.disassembler
eventq_index=0

[board.processor.start06.core.tracer.disassembler]
type=InstDisassembler
eventq_index=0

[board.processor.start07]
type=SubSystem
children=core
eventq_index=0
thermal_domain=Null

[board.processor.start07.core]
type=BaseAtomicSimpleCPU
children=decoder interrupts isa mmu power_state tracer
branchPred=Null
checker=Null
clk_domain=board.clk_domain
cpu_id=7
decoder=board.processor.start07.core.decoder
do_checkpoint_insts=true
do_statistics_insts=true
eventq_index=0
function_trace=false
function_trace_start=0
interrupts=board.processor.start07.core.interrupts
isa=board.processor.start07.core.isa
max_insts_all_threads=0
max_insts_any_thread=0
mmu=board.processor.start07.core.mmu
numThreads=1
power_gating_on_idle=false
power_model=
power_state=board.processor.start07.core.power_state
progress_interval=0
pwr_gating_latency=300
simpoint_start_insts=
simulate_data_stalls=false
simulate_inst_stalls=false
socket_id=0
switched_out=false
syscallRetryLatency=10000
system=board
tracer=board.processor.start07.core.tracer
width=1
workload=
dcache_port=board.cache_hierarchy.l1dcaches07.cpu_side
icache_port=board.cache_hierarchy.l1icaches07.cpu_side

[board.processor.start07.core.decoder]
type=X86Decoder
eventq_index=0
isa=board.processor.start07.core.isa

[board.processor.start07.core.interrupts]
type=X86LocalApic
children=clk_domain
clk_domain=board.processor.start07.core.interrupts.clk_domain
eventq_index=0
int_latency=1000
pio_latency=100000
system=board
int_requestor=board.cache_hierarchy.membus.cpu_side_ports[10]
int_responder=board.cache_hierarchy.membus.mem_side_ports[18]
pio=board.cache_hierarchy.membus.mem_side_ports[17]

[board.processor.start07.core.interrupts.clk_domain]
type=DerivedClockDomain
clk_divider=16
clk_domain=board.clk_domain
eventq_index=0

[board.processor.start07.core.isa]
type=X86ISA
APMInfo=2147483672 1752462657 1769238117 1145913699
CacheParams=0 0 0 0
ExtendedFeatures=0 25165824 0 0
ExtendedState=0 0 0 0 0 0 0 0
FamilyModelStepping=134993 2053 4024171519 521
FamilyModelSteppingBrandFeatures=134993 1029 3956538367 131073
L1CacheAndTLB=4278779656 4280352544 1073873216 1073873216
L2L3CacheAndL2TLB=0 1107313152 0 67141952
LongModeAddressSize=12336 0 0 0
eventq_index=0
name_string=Fake gem5 x86_64 CPU
vendor_string=HygonGenuine

[board.processor.start07.core.mmu]
type=X86MMU
children=dtb itb
dtb=board.processor.start07.core.mmu.dtb
eventq_index=0
itb=board.processor.start07.core.mmu.itb

[board.processor.start07.core.mmu.dtb]
type=X86TLB
children=walker
entry_type=data
eventq_index=0
next_level=Null
size=128
system=board
walker=board.processor.start07.core.mmu.dtb.walker

[board.processor.start07.core.mmu.dtb.walker]
type=X86PagetableWalker
children=power_state
clk_domain=board.clk_domain
eventq_index=0
num_squash_per_cycle=4
power_model=
power_state=board.processor.start07.core.mmu.dtb.walker.power_state
system=board
port=board.cache_hierarchy.dptw_caches07.cpu_side

[board.processor.start07.core.mmu.dtb.walker.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.processor.start07.core.mmu.itb]
type=X86TLB
children=walker
entry_type=instruction
eventq_index=0
next_level=Null
size=128
system=board
walker=board.processor.start07.core.mmu.itb.walker

[board.processor.start07.core.mmu.itb.walker]
type=X86PagetableWalker
children=power_state
clk_domain=board.clk_domain
eventq_index=0
num_squash_per_cycle=4
power_model=
power_state=board.processor.start07.core.mmu.itb.walker.power_state
system=board
port=board.cache_hierarchy.iptw_caches07.cpu_side

[board.processor.start07.core.mmu.itb.walker.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.processor.start07.core.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=ON CLK_GATED OFF

[board.processor.start07.core.tracer]
type=ExeTracer
children=disassembler
disassembler=board.processor.start07.core.tracer.disassembler
eventq_index=0

[board.processor.start07.core.tracer.disassembler]
type=InstDisassembler
eventq_index=0

[board.processor.start08]
type=SubSystem
children=core
eventq_index=0
thermal_domain=Null

[board.processor.start08.core]
type=BaseAtomicSimpleCPU
children=decoder interrupts isa mmu power_state tracer
branchPred=Null
checker=Null
clk_domain=board.clk_domain
cpu_id=8
decoder=board.processor.start08.core.decoder
do_checkpoint_insts=true
do_statistics_insts=true
eventq_index=0
function_trace=false
function_trace_start=0
interrupts=board.processor.start08.core.interrupts
isa=board.processor.start08.core.isa
max_insts_all_threads=0
max_insts_any_thread=0
mmu=board.processor.start08.core.mmu
numThreads=1
power_gating_on_idle=false
power_model=
power_state=board.processor.start08.core.power_state
progress_interval=0
pwr_gating_latency=300
simpoint_start_insts=
simulate_data_stalls=false
simulate_inst_stalls=false
socket_id=0
switched_out=false
syscallRetryLatency=10000
system=board
tracer=board.processor.start08.core.tracer
width=1
workload=
dcache_port=board.cache_hierarchy.l1dcaches08.cpu_side
icache_port=board.cache_hierarchy.l1icaches08.cpu_side

[board.processor.start08.core.decoder]
type=X86Decoder
eventq_index=0
isa=board.processor.start08.core.isa

[board.processor.start08.core.interrupts]
type=X86LocalApic
children=clk_domain
clk_domain=board.processor.start08.core.interrupts.clk_domain
eventq_index=0
int_latency=1000
pio_latency=100000
system=board
int_requestor=board.cache_hierarchy.membus.cpu_side_ports[11]
int_responder=board.cache_hierarchy.membus.mem_side_ports[20]
pio=board.cache_hierarchy.membus.mem_side_ports[19]

[board.processor.start08.core.interrupts.clk_domain]
type=DerivedClockDomain
clk_divider=16
clk_domain=board.clk_domain
eventq_index=0

[board.processor.start08.core.isa]
type=X86ISA
APMInfo=2147483672 1752462657 1769238117 1145913699
CacheParams=0 0 0 0
ExtendedFeatures=0 25165824 0 0
ExtendedState=0 0 0 0 0 0 0 0
FamilyModelStepping=134993 2053 4024171519 521
FamilyModelSteppingBrandFeatures=134993 1029 3956538367 131073
L1CacheAndTLB=4278779656 4280352544 1073873216 1073873216
L2L3CacheAndL2TLB=0 1107313152 0 67141952
LongModeAddressSize=12336 0 0 0
eventq_index=0
name_string=Fake gem5 x86_64 CPU
vendor_string=HygonGenuine

[board.processor.start08.core.mmu]
type=X86MMU
children=dtb itb
dtb=board.processor.start08.core.mmu.dtb
eventq_index=0
itb=board.processor.start08.core.mmu.itb

[board.processor.start08.core.mmu.dtb]
type=X86TLB
children=walker
entry_type=data
eventq_index=0
next_level=Null
size=128
system=board
walker=board.processor.start08.core.mmu.dtb.walker

[board.processor.start08.core.mmu.dtb.walker]
type=X86PagetableWalker
children=power_state
clk_domain=board.clk_domain
eventq_index=0
num_squash_per_cycle=4
power_model=
power_state=board.processor.start08.core.mmu.dtb.walker.power_state
system=board
port=board.cache_hierarchy.dptw_caches08.cpu_side

[board.processor.start08.core.mmu.dtb.walker.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.processor.start08.core.mmu.itb]
type=X86TLB
children=walker
entry_type=instruction
eventq_index=0
next_level=Null
size=128
system=board
walker=board.processor.start08.core.mmu.itb.walker

[board.processor.start08.core.mmu.itb.walker]
type=X86PagetableWalker
children=power_state
clk_domain=board.clk_domain
eventq_index=0
num_squash_per_cycle=4
power_model=
power_state=board.processor.start08.core.mmu.itb.walker.power_state
system=board
port=board.cache_hierarchy.iptw_caches08.cpu_side

[board.processor.start08.core.mmu.itb.walker.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.processor.start08.core.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=ON CLK_GATED OFF

[board.processor.start08.core.tracer]
type=ExeTracer
children=disassembler
disassembler=board.processor.start08.core.tracer.disassembler
eventq_index=0

[board.processor.start08.core.tracer.disassembler]
type=InstDisassembler
eventq_index=0

[board.processor.start09]
type=SubSystem
children=core
eventq_index=0
thermal_domain=Null

[board.processor.start09.core]
type=BaseAtomicSimpleCPU
children=decoder interrupts isa mmu power_state tracer
branchPred=Null
checker=Null
clk_domain=board.clk_domain
cpu_id=9
decoder=board.processor.start09.core.decoder
do_checkpoint_insts=true
do_statistics_insts=true
eventq_index=0
function_trace=false
function_trace_start=0
interrupts=board.processor.start09.core.interrupts
isa=board.processor.start09.core.isa
max_insts_all_threads=0
max_insts_any_thread=0
mmu=board.processor.start09.core.mmu
numThreads=1
power_gating_on_idle=false
power_model=
power_state=board.processor.start09.core.power_state
progress_interval=0
pwr_gating_latency=300
simpoint_start_insts=
simulate_data_stalls=false
simulate_inst_stalls=false
socket_id=0
switched_out=false
syscallRetryLatency=10000
system=board
tracer=board.processor.start09.core.tracer
width=1
workload=
dcache_port=board.cache_hierarchy.l1dcaches09.cpu_side
icache_port=board.cache_hierarchy.l1icaches09.cpu_side

[board.processor.start09.core.decoder]
type=X86Decoder
eventq_index=0
isa=board.processor.start09.core.isa

[board.processor.start09.core.interrupts]
type=X86LocalApic
children=clk_domain
clk_domain=board.processor.start09.core.interrupts.clk_domain
eventq_index=0
int_latency=1000
pio_latency=100000
system=board
int_requestor=board.cache_hierarchy.membus.cpu_side_ports[12]
int_responder=board.cache_hierarchy.membus.mem_side_ports[22]
pio=board.cache_hierarchy.membus.mem_side_ports[21]

[board.processor.start09.core.interrupts.clk_domain]
type=DerivedClockDomain
clk_divider=16
clk_domain=board.clk_domain
eventq_index=0

[board.processor.start09.core.isa]
type=X86ISA
APMInfo=2147483672 1752462657 1769238117 1145913699
CacheParams=0 0 0 0
ExtendedFeatures=0 25165824 0 0
ExtendedState=0 0 0 0 0 0 0 0
FamilyModelStepping=134993 2053 4024171519 521
FamilyModelSteppingBrandFeatures=134993 1029 3956538367 131073
L1CacheAndTLB=4278779656 4280352544 1073873216 1073873216
L2L3CacheAndL2TLB=0 1107313152 0 67141952
LongModeAddressSize=12336 0 0 0
eventq_index=0
name_string=Fake gem5 x86_64 CPU
vendor_string=HygonGenuine

[board.processor.start09.core.mmu]
type=X86MMU
children=dtb itb
dtb=board.processor.start09.core.mmu.dtb
eventq_index=0
itb=board.processor.start09.core.mmu.itb

[board.processor.start09.core.mmu.dtb]
type=X86TLB
children=walker
entry_type=data
eventq_index=0
next_level=Null
size=128
system=board
walker=board.processor.start09.core.mmu.dtb.walker

[board.processor.start09.core.mmu.dtb.walker]
type=X86PagetableWalker
children=power_state
clk_domain=board.clk_domain
eventq_index=0
num_squash_per_cycle=4
power_model=
power_state=board.processor.start09.core.mmu.dtb.walker.power_state
system=board
port=board.cache_hierarchy.dptw_caches09.cpu_side

[board.processor.start09.core.mmu.dtb.walker.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.processor.start09.core.mmu.itb]
type=X86TLB
children=walker
entry_type=instruction
eventq_index=0
next_level=Null
size=128
system=board
walker=board.processor.start09.core.mmu.itb.walker

[board.processor.start09.core.mmu.itb.walker]
type=X86PagetableWalker
children=power_state
clk_domain=board.clk_domain
eventq_index=0
num_squash_per_cycle=4
power_model=
power_state=board.processor.start09.core.mmu.itb.walker.power_state
system=board
port=board.cache_hierarchy.iptw_caches09.cpu_side

[board.processor.start09.core.mmu.itb.walker.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.processor.start09.core.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=ON CLK_GATED OFF

[board.processor.start09.core.tracer]
type=ExeTracer
children=disassembler
disassembler=board.processor.start09.core.tracer.disassembler
eventq_index=0

[board.processor.start09.core.tracer.disassembler]
type=InstDisassembler
eventq_index=0

[board.processor.start10]
type=SubSystem
children=core
eventq_index=0
thermal_domain=Null

[board.processor.start10.core]
type=BaseAtomicSimpleCPU
children=decoder interrupts isa mmu power_state tracer
branchPred=Null
checker=Null
clk_domain=board.clk_domain
cpu_id=10
decoder=board.processor.start10.core.decoder
do_checkpoint_insts=true
do_statistics_insts=true
eventq_index=0
function_trace=false
function_trace_start=0
interrupts=board.processor.start10.core.interrupts
isa=board.processor.start10.core.isa
max_insts_all_threads=0
max_insts_any_thread=0
mmu=board.processor.start10.core.mmu
numThreads=1
power_gating_on_idle=false
power_model=
power_state=board.processor.start10.core.power_state
progress_interval=0
pwr_gating_latency=300
simpoint_start_insts=
simulate_data_stalls=false
simulate_inst_stalls=false
socket_id=0
switched_out=false
syscallRetryLatency=10000
system=board
tracer=board.processor.start10.core.tracer
width=1
workload=
dcache_port=board.cache_hierarchy.l1dcaches10.cpu_side
icache_port=board.cache_hierarchy.l1icaches10.cpu_side

[board.processor.start10.core.decoder]
type=X86Decoder
eventq_index=0
isa=board.processor.start10.core.isa

[board.processor.start10.core.interrupts]
type=X86LocalApic
children=clk_domain
clk_domain=board.processor.start10.core.interrupts.clk_domain
eventq_index=0
int_latency=1000
pio_latency=100000
system=board
int_requestor=board.cache_hierarchy.membus.cpu_side_ports[13]
int_responder=board.cache_hierarchy.membus.mem_side_ports[24]
pio=board.cache_hierarchy.membus.mem_side_ports[23]

[board.processor.start10.core.interrupts.clk_domain]
type=DerivedClockDomain
clk_divider=16
clk_domain=board.clk_domain
eventq_index=0

[board.processor.start10.core.isa]
type=X86ISA
APMInfo=2147483672 1752462657 1769238117 1145913699
CacheParams=0 0 0 0
ExtendedFeatures=0 25165824 0 0
ExtendedState=0 0 0 0 0 0 0 0
FamilyModelStepping=134993 2053 4024171519 521
FamilyModelSteppingBrandFeatures=134993 1029 3956538367 131073
L1CacheAndTLB=4278779656 4280352544 1073873216 1073873216
L2L3CacheAndL2TLB=0 1107313152 0 67141952
LongModeAddressSize=12336 0 0 0
eventq_index=0
name_string=Fake gem5 x86_64 CPU
vendor_string=HygonGenuine

[board.processor.start10.core.mmu]
type=X86MMU
children=dtb itb
dtb=board.processor.start10.core.mmu.dtb
eventq_index=0
itb=board.processor.start10.core.mmu.itb

[board.processor.start10.core.mmu.dtb]
type=X86TLB
children=walker
entry_type=data
eventq_index=0
next_level=Null
size=128
system=board
walker=board.processor.start10.core.mmu.dtb.walker

[board.processor.start10.core.mmu.dtb.walker]
type=X86PagetableWalker
children=power_state
clk_domain=board.clk_domain
eventq_index=0
num_squash_per_cycle=4
power_model=
power_state=board.processor.start10.core.mmu.dtb.walker.power_state
system=board
port=board.cache_hierarchy.dptw_caches10.cpu_side

[board.processor.start10.core.mmu.dtb.walker.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.processor.start10.core.mmu.itb]
type=X86TLB
children=walker
entry_type=instruction
eventq_index=0
next_level=Null
size=128
system=board
walker=board.processor.start10.core.mmu.itb.walker

[board.processor.start10.core.mmu.itb.walker]
type=X86PagetableWalker
children=power_state
clk_domain=board.clk_domain
eventq_index=0
num_squash_per_cycle=4
power_model=
power_state=board.processor.start10.core.mmu.itb.walker.power_state
system=board
port=board.cache_hierarchy.iptw_caches10.cpu_side

[board.processor.start10.core.mmu.itb.walker.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.processor.start10.core.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=ON CLK_GATED OFF

[board.processor.start10.core.tracer]
type=ExeTracer
children=disassembler
disassembler=board.processor.start10.core.tracer.disassembler
eventq_index=0

[board.processor.start10.core.tracer.disassembler]
type=InstDisassembler
eventq_index=0

[board.processor.start11]
type=SubSystem
children=core
eventq_index=0
thermal_domain=Null

[board.processor.start11.core]
type=BaseAtomicSimpleCPU
children=decoder interrupts isa mmu power_state tracer
branchPred=Null
checker=Null
clk_domain=board.clk_domain
cpu_id=11
decoder=board.processor.start11.core.decoder
do_checkpoint_insts=true
do_statistics_insts=true
eventq_index=0
function_trace=false
function_trace_start=0
interrupts=board.processor.start11.core.interrupts
isa=board.processor.start11.core.isa
max_insts_all_threads=0
max_insts_any_thread=0
mmu=board.processor.start11.core.mmu
numThreads=1
power_gating_on_idle=false
power_model=
power_state=board.processor.start11.core.power_state
progress_interval=0
pwr_gating_latency=300
simpoint_start_insts=
simulate_data_stalls=false
simulate_inst_stalls=false
socket_id=0
switched_out=false
syscallRetryLatency=10000
system=board
tracer=board.processor.start11.core.tracer
width=1
workload=
dcache_port=board.cache_hierarchy.l1dcaches11.cpu_side
icache_port=board.cache_hierarchy.l1icaches11.cpu_side

[board.processor.start11.core.decoder]
type=X86Decoder
eventq_index=0
isa=board.processor.start11.core.isa

[board.processor.start11.core.interrupts]
type=X86LocalApic
children=clk_domain
clk_domain=board.processor.start11.core.interrupts.clk_domain
eventq_index=0
int_latency=1000
pio_latency=100000
system=board
int_requestor=board.cache_hierarchy.membus.cpu_side_ports[14]
int_responder=board.cache_hierarchy.membus.mem_side_ports[26]
pio=board.cache_hierarchy.membus.mem_side_ports[25]

[board.processor.start11.core.interrupts.clk_domain]
type=DerivedClockDomain
clk_divider=16
clk_domain=board.clk_domain
eventq_index=0

[board.processor.start11.core.isa]
type=X86ISA
APMInfo=2147483672 1752462657 1769238117 1145913699
CacheParams=0 0 0 0
ExtendedFeatures=0 25165824 0 0
ExtendedState=0 0 0 0 0 0 0 0
FamilyModelStepping=134993 2053 4024171519 521
FamilyModelSteppingBrandFeatures=134993 1029 3956538367 131073
L1CacheAndTLB=4278779656 4280352544 1073873216 1073873216
L2L3CacheAndL2TLB=0 1107313152 0 67141952
LongModeAddressSize=12336 0 0 0
eventq_index=0
name_string=Fake gem5 x86_64 CPU
vendor_string=HygonGenuine

[board.processor.start11.core.mmu]
type=X86MMU
children=dtb itb
dtb=board.processor.start11.core.mmu.dtb
eventq_index=0
itb=board.processor.start11.core.mmu.itb

[board.processor.start11.core.mmu.dtb]
type=X86TLB
children=walker
entry_type=data
eventq_index=0
next_level=Null
size=128
system=board
walker=board.processor.start11.core.mmu.dtb.walker

[board.processor.start11.core.mmu.dtb.walker]
type=X86PagetableWalker
children=power_state
clk_domain=board.clk_domain
eventq_index=0
num_squash_per_cycle=4
power_model=
power_state=board.processor.start11.core.mmu.dtb.walker.power_state
system=board
port=board.cache_hierarchy.dptw_caches11.cpu_side

[board.processor.start11.core.mmu.dtb.walker.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.processor.start11.core.mmu.itb]
type=X86TLB
children=walker
entry_type=instruction
eventq_index=0
next_level=Null
size=128
system=board
walker=board.processor.start11.core.mmu.itb.walker

[board.processor.start11.core.mmu.itb.walker]
type=X86PagetableWalker
children=power_state
clk_domain=board.clk_domain
eventq_index=0
num_squash_per_cycle=4
power_model=
power_state=board.processor.start11.core.mmu.itb.walker.power_state
system=board
port=board.cache_hierarchy.iptw_caches11.cpu_side

[board.processor.start11.core.mmu.itb.walker.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.processor.start11.core.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=ON CLK_GATED OFF

[board.processor.start11.core.tracer]
type=ExeTracer
children=disassembler
disassembler=board.processor.start11.core.tracer.disassembler
eventq_index=0

[board.processor.start11.core.tracer.disassembler]
type=InstDisassembler
eventq_index=0

[board.processor.start12]
type=SubSystem
children=core
eventq_index=0
thermal_domain=Null

[board.processor.start12.core]
type=BaseAtomicSimpleCPU
children=decoder interrupts isa mmu power_state tracer
branchPred=Null
checker=Null
clk_domain=board.clk_domain
cpu_id=12
decoder=board.processor.start12.core.decoder
do_checkpoint_insts=true
do_statistics_insts=true
eventq_index=0
function_trace=false
function_trace_start=0
interrupts=board.processor.start12.core.interrupts
isa=board.processor.start12.core.isa
max_insts_all_threads=0
max_insts_any_thread=0
mmu=board.processor.start12.core.mmu
numThreads=1
power_gating_on_idle=false
power_model=
power_state=board.processor.start12.core.power_state
progress_interval=0
pwr_gating_latency=300
simpoint_start_insts=
simulate_data_stalls=false
simulate_inst_stalls=false
socket_id=0
switched_out=false
syscallRetryLatency=10000
system=board
tracer=board.processor.start12.core.tracer
width=1
workload=
dcache_port=board.cache_hierarchy.l1dcaches12.cpu_side
icache_port=board.cache_hierarchy.l1icaches12.cpu_side

[board.processor.start12.core.decoder]
type=X86Decoder
eventq_index=0
isa=board.processor.start12.core.isa

[board.processor.start12.core.interrupts]
type=X86LocalApic
children=clk_domain
clk_domain=board.processor.start12.core.interrupts.clk_domain
eventq_index=0
int_latency=1000
pio_latency=100000
system=board
int_requestor=board.cache_hierarchy.membus.cpu_side_ports[15]
int_responder=board.cache_hierarchy.membus.mem_side_ports[28]
pio=board.cache_hierarchy.membus.mem_side_ports[27]

[board.processor.start12.core.interrupts.clk_domain]
type=DerivedClockDomain
clk_divider=16
clk_domain=board.clk_domain
eventq_index=0

[board.processor.start12.core.isa]
type=X86ISA
APMInfo=2147483672 1752462657 1769238117 1145913699
CacheParams=0 0 0 0
ExtendedFeatures=0 25165824 0 0
ExtendedState=0 0 0 0 0 0 0 0
FamilyModelStepping=134993 2053 4024171519 521
FamilyModelSteppingBrandFeatures=134993 1029 3956538367 131073
L1CacheAndTLB=4278779656 4280352544 1073873216 1073873216
L2L3CacheAndL2TLB=0 1107313152 0 67141952
LongModeAddressSize=12336 0 0 0
eventq_index=0
name_string=Fake gem5 x86_64 CPU
vendor_string=HygonGenuine

[board.processor.start12.core.mmu]
type=X86MMU
children=dtb itb
dtb=board.processor.start12.core.mmu.dtb
eventq_index=0
itb=board.processor.start12.core.mmu.itb

[board.processor.start12.core.mmu.dtb]
type=X86TLB
children=walker
entry_type=data
eventq_index=0
next_level=Null
size=128
system=board
walker=board.processor.start12.core.mmu.dtb.walker

[board.processor.start12.core.mmu.dtb.walker]
type=X86PagetableWalker
children=power_state
clk_domain=board.clk_domain
eventq_index=0
num_squash_per_cycle=4
power_model=
power_state=board.processor.start12.core.mmu.dtb.walker.power_state
system=board
port=board.cache_hierarchy.dptw_caches12.cpu_side

[board.processor.start12.core.mmu.dtb.walker.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.processor.start12.core.mmu.itb]
type=X86TLB
children=walker
entry_type=instruction
eventq_index=0
next_level=Null
size=128
system=board
walker=board.processor.start12.core.mmu.itb.walker

[board.processor.start12.core.mmu.itb.walker]
type=X86PagetableWalker
children=power_state
clk_domain=board.clk_domain
eventq_index=0
num_squash_per_cycle=4
power_model=
power_state=board.processor.start12.core.mmu.itb.walker.power_state
system=board
port=board.cache_hierarchy.iptw_caches12.cpu_side

[board.processor.start12.core.mmu.itb.walker.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.processor.start12.core.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=ON CLK_GATED OFF

[board.processor.start12.core.tracer]
type=ExeTracer
children=disassembler
disassembler=board.processor.start12.core.tracer.disassembler
eventq_index=0

[board.processor.start12.core.tracer.disassembler]
type=InstDisassembler
eventq_index=0

[board.processor.start13]
type=SubSystem
children=core
eventq_index=0
thermal_domain=Null

[board.processor.start13.core]
type=BaseAtomicSimpleCPU
children=decoder interrupts isa mmu power_state tracer
branchPred=Null
checker=Null
clk_domain=board.clk_domain
cpu_id=13
decoder=board.processor.start13.core.decoder
do_checkpoint_insts=true
do_statistics_insts=true
eventq_index=0
function_trace=false
function_trace_start=0
interrupts=board.processor.start13.core.interrupts
isa=board.processor.start13.core.isa
max_insts_all_threads=0
max_insts_any_thread=0
mmu=board.processor.start13.core.mmu
numThreads=1
power_gating_on_idle=false
power_model=
power_state=board.processor.start13.core.power_state
progress_interval=0
pwr_gating_latency=300
simpoint_start_insts=
simulate_data_stalls=false
simulate_inst_stalls=false
socket_id=0
switched_out=false
syscallRetryLatency=10000
system=board
tracer=board.processor.start13.core.tracer
width=1
workload=
dcache_port=board.cache_hierarchy.l1dcaches13.cpu_side
icache_port=board.cache_hierarchy.l1icaches13.cpu_side

[board.processor.start13.core.decoder]
type=X86Decoder
eventq_index=0
isa=board.processor.start13.core.isa

[board.processor.start13.core.interrupts]
type=X86LocalApic
children=clk_domain
clk_domain=board.processor.start13.core.interrupts.clk_domain
eventq_index=0
int_latency=1000
pio_latency=100000
system=board
int_requestor=board.cache_hierarchy.membus.cpu_side_ports[16]
int_responder=board.cache_hierarchy.membus.mem_side_ports[30]
pio=board.cache_hierarchy.membus.mem_side_ports[29]

[board.processor.start13.core.interrupts.clk_domain]
type=DerivedClockDomain
clk_divider=16
clk_domain=board.clk_domain
eventq_index=0

[board.processor.start13.core.isa]
type=X86ISA
APMInfo=2147483672 1752462657 1769238117 1145913699
CacheParams=0 0 0 0
ExtendedFeatures=0 25165824 0 0
ExtendedState=0 0 0 0 0 0 0 0
FamilyModelStepping=134993 2053 4024171519 521
FamilyModelSteppingBrandFeatures=134993 1029 3956538367 131073
L1CacheAndTLB=4278779656 4280352544 1073873216 1073873216
L2L3CacheAndL2TLB=0 1107313152 0 67141952
LongModeAddressSize=12336 0 0 0
eventq_index=0
name_string=Fake gem5 x86_64 CPU
vendor_string=HygonGenuine

[board.processor.start13.core.mmu]
type=X86MMU
children=dtb itb
dtb=board.processor.start13.core.mmu.dtb
eventq_index=0
itb=board.processor.start13.core.mmu.itb

[board.processor.start13.core.mmu.dtb]
type=X86TLB
children=walker
entry_type=data
eventq_index=0
next_level=Null
size=128
system=board
walker=board.processor.start13.core.mmu.dtb.walker

[board.processor.start13.core.mmu.dtb.walker]
type=X86PagetableWalker
children=power_state
clk_domain=board.clk_domain
eventq_index=0
num_squash_per_cycle=4
power_model=
power_state=board.processor.start13.core.mmu.dtb.walker.power_state
system=board
port=board.cache_hierarchy.dptw_caches13.cpu_side

[board.processor.start13.core.mmu.dtb.walker.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.processor.start13.core.mmu.itb]
type=X86TLB
children=walker
entry_type=instruction
eventq_index=0
next_level=Null
size=128
system=board
walker=board.processor.start13.core.mmu.itb.walker

[board.processor.start13.core.mmu.itb.walker]
type=X86PagetableWalker
children=power_state
clk_domain=board.clk_domain
eventq_index=0
num_squash_per_cycle=4
power_model=
power_state=board.processor.start13.core.mmu.itb.walker.power_state
system=board
port=board.cache_hierarchy.iptw_caches13.cpu_side

[board.processor.start13.core.mmu.itb.walker.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.processor.start13.core.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=ON CLK_GATED OFF

[board.processor.start13.core.tracer]
type=ExeTracer
children=disassembler
disassembler=board.processor.start13.core.tracer.disassembler
eventq_index=0

[board.processor.start13.core.tracer.disassembler]
type=InstDisassembler
eventq_index=0

[board.processor.start14]
type=SubSystem
children=core
eventq_index=0
thermal_domain=Null

[board.processor.start14.core]
type=BaseAtomicSimpleCPU
children=decoder interrupts isa mmu power_state tracer
branchPred=Null
checker=Null
clk_domain=board.clk_domain
cpu_id=14
decoder=board.processor.start14.core.decoder
do_checkpoint_insts=true
do_statistics_insts=true
eventq_index=0
function_trace=false
function_trace_start=0
interrupts=board.processor.start14.core.interrupts
isa=board.processor.start14.core.isa
max_insts_all_threads=0
max_insts_any_thread=0
mmu=board.processor.start14.core.mmu
numThreads=1
power_gating_on_idle=false
power_model=
power_state=board.processor.start14.core.power_state
progress_interval=0
pwr_gating_latency=300
simpoint_start_insts=
simulate_data_stalls=false
simulate_inst_stalls=false
socket_id=0
switched_out=false
syscallRetryLatency=10000
system=board
tracer=board.processor.start14.core.tracer
width=1
workload=
dcache_port=board.cache_hierarchy.l1dcaches14.cpu_side
icache_port=board.cache_hierarchy.l1icaches14.cpu_side

[board.processor.start14.core.decoder]
type=X86Decoder
eventq_index=0
isa=board.processor.start14.core.isa

[board.processor.start14.core.interrupts]
type=X86LocalApic
children=clk_domain
clk_domain=board.processor.start14.core.interrupts.clk_domain
eventq_index=0
int_latency=1000
pio_latency=100000
system=board
int_requestor=board.cache_hierarchy.membus.cpu_side_ports[17]
int_responder=board.cache_hierarchy.membus.mem_side_ports[32]
pio=board.cache_hierarchy.membus.mem_side_ports[31]

[board.processor.start14.core.interrupts.clk_domain]
type=DerivedClockDomain
clk_divider=16
clk_domain=board.clk_domain
eventq_index=0

[board.processor.start14.core.isa]
type=X86ISA
APMInfo=2147483672 1752462657 1769238117 1145913699
CacheParams=0 0 0 0
ExtendedFeatures=0 25165824 0 0
ExtendedState=0 0 0 0 0 0 0 0
FamilyModelStepping=134993 2053 4024171519 521
FamilyModelSteppingBrandFeatures=134993 1029 3956538367 131073
L1CacheAndTLB=4278779656 4280352544 1073873216 1073873216
L2L3CacheAndL2TLB=0 1107313152 0 67141952
LongModeAddressSize=12336 0 0 0
eventq_index=0
name_string=Fake gem5 x86_64 CPU
vendor_string=HygonGenuine

[board.processor.start14.core.mmu]
type=X86MMU
children=dtb itb
dtb=board.processor.start14.core.mmu.dtb
eventq_index=0
itb=board.processor.start14.core.mmu.itb

[board.processor.start14.core.mmu.dtb]
type=X86TLB
children=walker
entry_type=data
eventq_index=0
next_level=Null
size=128
system=board
walker=board.processor.start14.core.mmu.dtb.walker

[board.processor.start14.core.mmu.dtb.walker]
type=X86PagetableWalker
children=power_state
clk_domain=board.clk_domain
eventq_index=0
num_squash_per_cycle=4
power_model=
power_state=board.processor.start14.core.mmu.dtb.walker.power_state
system=board
port=board.cache_hierarchy.dptw_caches14.cpu_side

[board.processor.start14.core.mmu.dtb.walker.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.processor.start14.core.mmu.itb]
type=X86TLB
children=walker
entry_type=instruction
eventq_index=0
next_level=Null
size=128
system=board
walker=board.processor.start14.core.mmu.itb.walker

[board.processor.start14.core.mmu.itb.walker]
type=X86PagetableWalker
children=power_state
clk_domain=board.clk_domain
eventq_index=0
num_squash_per_cycle=4
power_model=
power_state=board.processor.start14.core.mmu.itb.walker.power_state
system=board
port=board.cache_hierarchy.iptw_caches14.cpu_side

[board.processor.start14.core.mmu.itb.walker.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.processor.start14.core.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=ON CLK_GATED OFF

[board.processor.start14.core.tracer]
type=ExeTracer
children=disassembler
disassembler=board.processor.start14.core.tracer.disassembler
eventq_index=0

[board.processor.start14.core.tracer.disassembler]
type=InstDisassembler
eventq_index=0

[board.processor.start15]
type=SubSystem
children=core
eventq_index=0
thermal_domain=Null

[board.processor.start15.core]
type=BaseAtomicSimpleCPU
children=decoder interrupts isa mmu power_state tracer
branchPred=Null
checker=Null
clk_domain=board.clk_domain
cpu_id=15
decoder=board.processor.start15.core.decoder
do_checkpoint_insts=true
do_statistics_insts=true
eventq_index=0
function_trace=false
function_trace_start=0
interrupts=board.processor.start15.core.interrupts
isa=board.processor.start15.core.isa
max_insts_all_threads=0
max_insts_any_thread=0
mmu=board.processor.start15.core.mmu
numThreads=1
power_gating_on_idle=false
power_model=
power_state=board.processor.start15.core.power_state
progress_interval=0
pwr_gating_latency=300
simpoint_start_insts=
simulate_data_stalls=false
simulate_inst_stalls=false
socket_id=0
switched_out=false
syscallRetryLatency=10000
system=board
tracer=board.processor.start15.core.tracer
width=1
workload=
dcache_port=board.cache_hierarchy.l1dcaches15.cpu_side
icache_port=board.cache_hierarchy.l1icaches15.cpu_side

[board.processor.start15.core.decoder]
type=X86Decoder
eventq_index=0
isa=board.processor.start15.core.isa

[board.processor.start15.core.interrupts]
type=X86LocalApic
children=clk_domain
clk_domain=board.processor.start15.core.interrupts.clk_domain
eventq_index=0
int_latency=1000
pio_latency=100000
system=board
int_requestor=board.cache_hierarchy.membus.cpu_side_ports[18]
int_responder=board.cache_hierarchy.membus.mem_side_ports[34]
pio=board.cache_hierarchy.membus.mem_side_ports[33]

[board.processor.start15.core.interrupts.clk_domain]
type=DerivedClockDomain
clk_divider=16
clk_domain=board.clk_domain
eventq_index=0

[board.processor.start15.core.isa]
type=X86ISA
APMInfo=2147483672 1752462657 1769238117 1145913699
CacheParams=0 0 0 0
ExtendedFeatures=0 25165824 0 0
ExtendedState=0 0 0 0 0 0 0 0
FamilyModelStepping=134993 2053 4024171519 521
FamilyModelSteppingBrandFeatures=134993 1029 3956538367 131073
L1CacheAndTLB=4278779656 4280352544 1073873216 1073873216
L2L3CacheAndL2TLB=0 1107313152 0 67141952
LongModeAddressSize=12336 0 0 0
eventq_index=0
name_string=Fake gem5 x86_64 CPU
vendor_string=HygonGenuine

[board.processor.start15.core.mmu]
type=X86MMU
children=dtb itb
dtb=board.processor.start15.core.mmu.dtb
eventq_index=0
itb=board.processor.start15.core.mmu.itb

[board.processor.start15.core.mmu.dtb]
type=X86TLB
children=walker
entry_type=data
eventq_index=0
next_level=Null
size=128
system=board
walker=board.processor.start15.core.mmu.dtb.walker

[board.processor.start15.core.mmu.dtb.walker]
type=X86PagetableWalker
children=power_state
clk_domain=board.clk_domain
eventq_index=0
num_squash_per_cycle=4
power_model=
power_state=board.processor.start15.core.mmu.dtb.walker.power_state
system=board
port=board.cache_hierarchy.dptw_caches15.cpu_side

[board.processor.start15.core.mmu.dtb.walker.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.processor.start15.core.mmu.itb]
type=X86TLB
children=walker
entry_type=instruction
eventq_index=0
next_level=Null
size=128
system=board
walker=board.processor.start15.core.mmu.itb.walker

[board.processor.start15.core.mmu.itb.walker]
type=X86PagetableWalker
children=power_state
clk_domain=board.clk_domain
eventq_index=0
num_squash_per_cycle=4
power_model=
power_state=board.processor.start15.core.mmu.itb.walker.power_state
system=board
port=board.cache_hierarchy.iptw_caches15.cpu_side

[board.processor.start15.core.mmu.itb.walker.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.processor.start15.core.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=ON CLK_GATED OFF

[board.processor.start15.core.tracer]
type=ExeTracer
children=disassembler
disassembler=board.processor.start15.core.tracer.disassembler
eventq_index=0

[board.processor.start15.core.tracer.disassembler]
type=InstDisassembler
eventq_index=0

[board.processor.switch00]
type=SubSystem
children=core
eventq_index=0
thermal_domain=Null

[board.processor.switch00.core]
type=BaseTimingSimpleCPU
children=decoder isa mmu power_state tracer
branchPred=Null
checker=Null
clk_domain=board.clk_domain
cpu_id=0
decoder=board.processor.switch00.core.decoder
do_checkpoint_insts=true
do_statistics_insts=true
eventq_index=0
function_trace=false
function_trace_start=0
interrupts=
isa=board.processor.switch00.core.isa
max_insts_all_threads=0
max_insts_any_thread=0
mmu=board.processor.switch00.core.mmu
numThreads=1
power_gating_on_idle=false
power_model=
power_state=board.processor.switch00.core.power_state
progress_interval=0
pwr_gating_latency=300
simpoint_start_insts=
socket_id=0
switched_out=true
syscallRetryLatency=10000
system=board
tracer=board.processor.switch00.core.tracer
workload=

[board.processor.switch00.core.decoder]
type=X86Decoder
eventq_index=0
isa=board.processor.switch00.core.isa

[board.processor.switch00.core.isa]
type=X86ISA
APMInfo=2147483672 1752462657 1769238117 1145913699
CacheParams=0 0 0 0
ExtendedFeatures=0 25165824 0 0
ExtendedState=0 0 0 0 0 0 0 0
FamilyModelStepping=134993 2053 4024171519 521
FamilyModelSteppingBrandFeatures=134993 1029 3956538367 131073
L1CacheAndTLB=4278779656 4280352544 1073873216 1073873216
L2L3CacheAndL2TLB=0 1107313152 0 67141952
LongModeAddressSize=12336 0 0 0
eventq_index=0
name_string=Fake gem5 x86_64 CPU
vendor_string=HygonGenuine

[board.processor.switch00.core.mmu]
type=X86MMU
children=dtb itb
dtb=board.processor.switch00.core.mmu.dtb
eventq_index=0
itb=board.processor.switch00.core.mmu.itb

[board.processor.switch00.core.mmu.dtb]
type=X86TLB
children=walker
entry_type=data
eventq_index=0
next_level=Null
size=128
system=board
walker=board.processor.switch00.core.mmu.dtb.walker

[board.processor.switch00.core.mmu.dtb.walker]
type=X86PagetableWalker
children=power_state
clk_domain=board.clk_domain
eventq_index=0
num_squash_per_cycle=4
power_model=
power_state=board.processor.switch00.core.mmu.dtb.walker.power_state
system=board

[board.processor.switch00.core.mmu.dtb.walker.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.processor.switch00.core.mmu.itb]
type=X86TLB
children=walker
entry_type=instruction
eventq_index=0
next_level=Null
size=128
system=board
walker=board.processor.switch00.core.mmu.itb.walker

[board.processor.switch00.core.mmu.itb.walker]
type=X86PagetableWalker
children=power_state
clk_domain=board.clk_domain
eventq_index=0
num_squash_per_cycle=4
power_model=
power_state=board.processor.switch00.core.mmu.itb.walker.power_state
system=board

[board.processor.switch00.core.mmu.itb.walker.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.processor.switch00.core.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=ON CLK_GATED OFF

[board.processor.switch00.core.tracer]
type=ExeTracer
children=disassembler
disassembler=board.processor.switch00.core.tracer.disassembler
eventq_index=0

[board.processor.switch00.core.tracer.disassembler]
type=InstDisassembler
eventq_index=0

[board.processor.switch01]
type=SubSystem
children=core
eventq_index=0
thermal_domain=Null

[board.processor.switch01.core]
type=BaseTimingSimpleCPU
children=decoder isa mmu power_state tracer
branchPred=Null
checker=Null
clk_domain=board.clk_domain
cpu_id=1
decoder=board.processor.switch01.core.decoder
do_checkpoint_insts=true
do_statistics_insts=true
eventq_index=0
function_trace=false
function_trace_start=0
interrupts=
isa=board.processor.switch01.core.isa
max_insts_all_threads=0
max_insts_any_thread=0
mmu=board.processor.switch01.core.mmu
numThreads=1
power_gating_on_idle=false
power_model=
power_state=board.processor.switch01.core.power_state
progress_interval=0
pwr_gating_latency=300
simpoint_start_insts=
socket_id=0
switched_out=true
syscallRetryLatency=10000
system=board
tracer=board.processor.switch01.core.tracer
workload=

[board.processor.switch01.core.decoder]
type=X86Decoder
eventq_index=0
isa=board.processor.switch01.core.isa

[board.processor.switch01.core.isa]
type=X86ISA
APMInfo=2147483672 1752462657 1769238117 1145913699
CacheParams=0 0 0 0
ExtendedFeatures=0 25165824 0 0
ExtendedState=0 0 0 0 0 0 0 0
FamilyModelStepping=134993 2053 4024171519 521
FamilyModelSteppingBrandFeatures=134993 1029 3956538367 131073
L1CacheAndTLB=4278779656 4280352544 1073873216 1073873216
L2L3CacheAndL2TLB=0 1107313152 0 67141952
LongModeAddressSize=12336 0 0 0
eventq_index=0
name_string=Fake gem5 x86_64 CPU
vendor_string=HygonGenuine

[board.processor.switch01.core.mmu]
type=X86MMU
children=dtb itb
dtb=board.processor.switch01.core.mmu.dtb
eventq_index=0
itb=board.processor.switch01.core.mmu.itb

[board.processor.switch01.core.mmu.dtb]
type=X86TLB
children=walker
entry_type=data
eventq_index=0
next_level=Null
size=128
system=board
walker=board.processor.switch01.core.mmu.dtb.walker

[board.processor.switch01.core.mmu.dtb.walker]
type=X86PagetableWalker
children=power_state
clk_domain=board.clk_domain
eventq_index=0
num_squash_per_cycle=4
power_model=
power_state=board.processor.switch01.core.mmu.dtb.walker.power_state
system=board

[board.processor.switch01.core.mmu.dtb.walker.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.processor.switch01.core.mmu.itb]
type=X86TLB
children=walker
entry_type=instruction
eventq_index=0
next_level=Null
size=128
system=board
walker=board.processor.switch01.core.mmu.itb.walker

[board.processor.switch01.core.mmu.itb.walker]
type=X86PagetableWalker
children=power_state
clk_domain=board.clk_domain
eventq_index=0
num_squash_per_cycle=4
power_model=
power_state=board.processor.switch01.core.mmu.itb.walker.power_state
system=board

[board.processor.switch01.core.mmu.itb.walker.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.processor.switch01.core.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=ON CLK_GATED OFF

[board.processor.switch01.core.tracer]
type=ExeTracer
children=disassembler
disassembler=board.processor.switch01.core.tracer.disassembler
eventq_index=0

[board.processor.switch01.core.tracer.disassembler]
type=InstDisassembler
eventq_index=0

[board.processor.switch02]
type=SubSystem
children=core
eventq_index=0
thermal_domain=Null

[board.processor.switch02.core]
type=BaseTimingSimpleCPU
children=decoder isa mmu power_state tracer
branchPred=Null
checker=Null
clk_domain=board.clk_domain
cpu_id=2
decoder=board.processor.switch02.core.decoder
do_checkpoint_insts=true
do_statistics_insts=true
eventq_index=0
function_trace=false
function_trace_start=0
interrupts=
isa=board.processor.switch02.core.isa
max_insts_all_threads=0
max_insts_any_thread=0
mmu=board.processor.switch02.core.mmu
numThreads=1
power_gating_on_idle=false
power_model=
power_state=board.processor.switch02.core.power_state
progress_interval=0
pwr_gating_latency=300
simpoint_start_insts=
socket_id=0
switched_out=true
syscallRetryLatency=10000
system=board
tracer=board.processor.switch02.core.tracer
workload=

[board.processor.switch02.core.decoder]
type=X86Decoder
eventq_index=0
isa=board.processor.switch02.core.isa

[board.processor.switch02.core.isa]
type=X86ISA
APMInfo=2147483672 1752462657 1769238117 1145913699
CacheParams=0 0 0 0
ExtendedFeatures=0 25165824 0 0
ExtendedState=0 0 0 0 0 0 0 0
FamilyModelStepping=134993 2053 4024171519 521
FamilyModelSteppingBrandFeatures=134993 1029 3956538367 131073
L1CacheAndTLB=4278779656 4280352544 1073873216 1073873216
L2L3CacheAndL2TLB=0 1107313152 0 67141952
LongModeAddressSize=12336 0 0 0
eventq_index=0
name_string=Fake gem5 x86_64 CPU
vendor_string=HygonGenuine

[board.processor.switch02.core.mmu]
type=X86MMU
children=dtb itb
dtb=board.processor.switch02.core.mmu.dtb
eventq_index=0
itb=board.processor.switch02.core.mmu.itb

[board.processor.switch02.core.mmu.dtb]
type=X86TLB
children=walker
entry_type=data
eventq_index=0
next_level=Null
size=128
system=board
walker=board.processor.switch02.core.mmu.dtb.walker

[board.processor.switch02.core.mmu.dtb.walker]
type=X86PagetableWalker
children=power_state
clk_domain=board.clk_domain
eventq_index=0
num_squash_per_cycle=4
power_model=
power_state=board.processor.switch02.core.mmu.dtb.walker.power_state
system=board

[board.processor.switch02.core.mmu.dtb.walker.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.processor.switch02.core.mmu.itb]
type=X86TLB
children=walker
entry_type=instruction
eventq_index=0
next_level=Null
size=128
system=board
walker=board.processor.switch02.core.mmu.itb.walker

[board.processor.switch02.core.mmu.itb.walker]
type=X86PagetableWalker
children=power_state
clk_domain=board.clk_domain
eventq_index=0
num_squash_per_cycle=4
power_model=
power_state=board.processor.switch02.core.mmu.itb.walker.power_state
system=board

[board.processor.switch02.core.mmu.itb.walker.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.processor.switch02.core.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=ON CLK_GATED OFF

[board.processor.switch02.core.tracer]
type=ExeTracer
children=disassembler
disassembler=board.processor.switch02.core.tracer.disassembler
eventq_index=0

[board.processor.switch02.core.tracer.disassembler]
type=InstDisassembler
eventq_index=0

[board.processor.switch03]
type=SubSystem
children=core
eventq_index=0
thermal_domain=Null

[board.processor.switch03.core]
type=BaseTimingSimpleCPU
children=decoder isa mmu power_state tracer
branchPred=Null
checker=Null
clk_domain=board.clk_domain
cpu_id=3
decoder=board.processor.switch03.core.decoder
do_checkpoint_insts=true
do_statistics_insts=true
eventq_index=0
function_trace=false
function_trace_start=0
interrupts=
isa=board.processor.switch03.core.isa
max_insts_all_threads=0
max_insts_any_thread=0
mmu=board.processor.switch03.core.mmu
numThreads=1
power_gating_on_idle=false
power_model=
power_state=board.processor.switch03.core.power_state
progress_interval=0
pwr_gating_latency=300
simpoint_start_insts=
socket_id=0
switched_out=true
syscallRetryLatency=10000
system=board
tracer=board.processor.switch03.core.tracer
workload=

[board.processor.switch03.core.decoder]
type=X86Decoder
eventq_index=0
isa=board.processor.switch03.core.isa

[board.processor.switch03.core.isa]
type=X86ISA
APMInfo=2147483672 1752462657 1769238117 1145913699
CacheParams=0 0 0 0
ExtendedFeatures=0 25165824 0 0
ExtendedState=0 0 0 0 0 0 0 0
FamilyModelStepping=134993 2053 4024171519 521
FamilyModelSteppingBrandFeatures=134993 1029 3956538367 131073
L1CacheAndTLB=4278779656 4280352544 1073873216 1073873216
L2L3CacheAndL2TLB=0 1107313152 0 67141952
LongModeAddressSize=12336 0 0 0
eventq_index=0
name_string=Fake gem5 x86_64 CPU
vendor_string=HygonGenuine

[board.processor.switch03.core.mmu]
type=X86MMU
children=dtb itb
dtb=board.processor.switch03.core.mmu.dtb
eventq_index=0
itb=board.processor.switch03.core.mmu.itb

[board.processor.switch03.core.mmu.dtb]
type=X86TLB
children=walker
entry_type=data
eventq_index=0
next_level=Null
size=128
system=board
walker=board.processor.switch03.core.mmu.dtb.walker

[board.processor.switch03.core.mmu.dtb.walker]
type=X86PagetableWalker
children=power_state
clk_domain=board.clk_domain
eventq_index=0
num_squash_per_cycle=4
power_model=
power_state=board.processor.switch03.core.mmu.dtb.walker.power_state
system=board

[board.processor.switch03.core.mmu.dtb.walker.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.processor.switch03.core.mmu.itb]
type=X86TLB
children=walker
entry_type=instruction
eventq_index=0
next_level=Null
size=128
system=board
walker=board.processor.switch03.core.mmu.itb.walker

[board.processor.switch03.core.mmu.itb.walker]
type=X86PagetableWalker
children=power_state
clk_domain=board.clk_domain
eventq_index=0
num_squash_per_cycle=4
power_model=
power_state=board.processor.switch03.core.mmu.itb.walker.power_state
system=board

[board.processor.switch03.core.mmu.itb.walker.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.processor.switch03.core.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=ON CLK_GATED OFF

[board.processor.switch03.core.tracer]
type=ExeTracer
children=disassembler
disassembler=board.processor.switch03.core.tracer.disassembler
eventq_index=0

[board.processor.switch03.core.tracer.disassembler]
type=InstDisassembler
eventq_index=0

[board.processor.switch04]
type=SubSystem
children=core
eventq_index=0
thermal_domain=Null

[board.processor.switch04.core]
type=BaseTimingSimpleCPU
children=decoder isa mmu power_state tracer
branchPred=Null
checker=Null
clk_domain=board.clk_domain
cpu_id=4
decoder=board.processor.switch04.core.decoder
do_checkpoint_insts=true
do_statistics_insts=true
eventq_index=0
function_trace=false
function_trace_start=0
interrupts=
isa=board.processor.switch04.core.isa
max_insts_all_threads=0
max_insts_any_thread=0
mmu=board.processor.switch04.core.mmu
numThreads=1
power_gating_on_idle=false
power_model=
power_state=board.processor.switch04.core.power_state
progress_interval=0
pwr_gating_latency=300
simpoint_start_insts=
socket_id=0
switched_out=true
syscallRetryLatency=10000
system=board
tracer=board.processor.switch04.core.tracer
workload=

[board.processor.switch04.core.decoder]
type=X86Decoder
eventq_index=0
isa=board.processor.switch04.core.isa

[board.processor.switch04.core.isa]
type=X86ISA
APMInfo=2147483672 1752462657 1769238117 1145913699
CacheParams=0 0 0 0
ExtendedFeatures=0 25165824 0 0
ExtendedState=0 0 0 0 0 0 0 0
FamilyModelStepping=134993 2053 4024171519 521
FamilyModelSteppingBrandFeatures=134993 1029 3956538367 131073
L1CacheAndTLB=4278779656 4280352544 1073873216 1073873216
L2L3CacheAndL2TLB=0 1107313152 0 67141952
LongModeAddressSize=12336 0 0 0
eventq_index=0
name_string=Fake gem5 x86_64 CPU
vendor_string=HygonGenuine

[board.processor.switch04.core.mmu]
type=X86MMU
children=dtb itb
dtb=board.processor.switch04.core.mmu.dtb
eventq_index=0
itb=board.processor.switch04.core.mmu.itb

[board.processor.switch04.core.mmu.dtb]
type=X86TLB
children=walker
entry_type=data
eventq_index=0
next_level=Null
size=128
system=board
walker=board.processor.switch04.core.mmu.dtb.walker

[board.processor.switch04.core.mmu.dtb.walker]
type=X86PagetableWalker
children=power_state
clk_domain=board.clk_domain
eventq_index=0
num_squash_per_cycle=4
power_model=
power_state=board.processor.switch04.core.mmu.dtb.walker.power_state
system=board

[board.processor.switch04.core.mmu.dtb.walker.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.processor.switch04.core.mmu.itb]
type=X86TLB
children=walker
entry_type=instruction
eventq_index=0
next_level=Null
size=128
system=board
walker=board.processor.switch04.core.mmu.itb.walker

[board.processor.switch04.core.mmu.itb.walker]
type=X86PagetableWalker
children=power_state
clk_domain=board.clk_domain
eventq_index=0
num_squash_per_cycle=4
power_model=
power_state=board.processor.switch04.core.mmu.itb.walker.power_state
system=board

[board.processor.switch04.core.mmu.itb.walker.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.processor.switch04.core.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=ON CLK_GATED OFF

[board.processor.switch04.core.tracer]
type=ExeTracer
children=disassembler
disassembler=board.processor.switch04.core.tracer.disassembler
eventq_index=0

[board.processor.switch04.core.tracer.disassembler]
type=InstDisassembler
eventq_index=0

[board.processor.switch05]
type=SubSystem
children=core
eventq_index=0
thermal_domain=Null

[board.processor.switch05.core]
type=BaseTimingSimpleCPU
children=decoder isa mmu power_state tracer
branchPred=Null
checker=Null
clk_domain=board.clk_domain
cpu_id=5
decoder=board.processor.switch05.core.decoder
do_checkpoint_insts=true
do_statistics_insts=true
eventq_index=0
function_trace=false
function_trace_start=0
interrupts=
isa=board.processor.switch05.core.isa
max_insts_all_threads=0
max_insts_any_thread=0
mmu=board.processor.switch05.core.mmu
numThreads=1
power_gating_on_idle=false
power_model=
power_state=board.processor.switch05.core.power_state
progress_interval=0
pwr_gating_latency=300
simpoint_start_insts=
socket_id=0
switched_out=true
syscallRetryLatency=10000
system=board
tracer=board.processor.switch05.core.tracer
workload=

[board.processor.switch05.core.decoder]
type=X86Decoder
eventq_index=0
isa=board.processor.switch05.core.isa

[board.processor.switch05.core.isa]
type=X86ISA
APMInfo=2147483672 1752462657 1769238117 1145913699
CacheParams=0 0 0 0
ExtendedFeatures=0 25165824 0 0
ExtendedState=0 0 0 0 0 0 0 0
FamilyModelStepping=134993 2053 4024171519 521
FamilyModelSteppingBrandFeatures=134993 1029 3956538367 131073
L1CacheAndTLB=4278779656 4280352544 1073873216 1073873216
L2L3CacheAndL2TLB=0 1107313152 0 67141952
LongModeAddressSize=12336 0 0 0
eventq_index=0
name_string=Fake gem5 x86_64 CPU
vendor_string=HygonGenuine

[board.processor.switch05.core.mmu]
type=X86MMU
children=dtb itb
dtb=board.processor.switch05.core.mmu.dtb
eventq_index=0
itb=board.processor.switch05.core.mmu.itb

[board.processor.switch05.core.mmu.dtb]
type=X86TLB
children=walker
entry_type=data
eventq_index=0
next_level=Null
size=128
system=board
walker=board.processor.switch05.core.mmu.dtb.walker

[board.processor.switch05.core.mmu.dtb.walker]
type=X86PagetableWalker
children=power_state
clk_domain=board.clk_domain
eventq_index=0
num_squash_per_cycle=4
power_model=
power_state=board.processor.switch05.core.mmu.dtb.walker.power_state
system=board

[board.processor.switch05.core.mmu.dtb.walker.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.processor.switch05.core.mmu.itb]
type=X86TLB
children=walker
entry_type=instruction
eventq_index=0
next_level=Null
size=128
system=board
walker=board.processor.switch05.core.mmu.itb.walker

[board.processor.switch05.core.mmu.itb.walker]
type=X86PagetableWalker
children=power_state
clk_domain=board.clk_domain
eventq_index=0
num_squash_per_cycle=4
power_model=
power_state=board.processor.switch05.core.mmu.itb.walker.power_state
system=board

[board.processor.switch05.core.mmu.itb.walker.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.processor.switch05.core.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=ON CLK_GATED OFF

[board.processor.switch05.core.tracer]
type=ExeTracer
children=disassembler
disassembler=board.processor.switch05.core.tracer.disassembler
eventq_index=0

[board.processor.switch05.core.tracer.disassembler]
type=InstDisassembler
eventq_index=0

[board.processor.switch06]
type=SubSystem
children=core
eventq_index=0
thermal_domain=Null

[board.processor.switch06.core]
type=BaseTimingSimpleCPU
children=decoder isa mmu power_state tracer
branchPred=Null
checker=Null
clk_domain=board.clk_domain
cpu_id=6
decoder=board.processor.switch06.core.decoder
do_checkpoint_insts=true
do_statistics_insts=true
eventq_index=0
function_trace=false
function_trace_start=0
interrupts=
isa=board.processor.switch06.core.isa
max_insts_all_threads=0
max_insts_any_thread=0
mmu=board.processor.switch06.core.mmu
numThreads=1
power_gating_on_idle=false
power_model=
power_state=board.processor.switch06.core.power_state
progress_interval=0
pwr_gating_latency=300
simpoint_start_insts=
socket_id=0
switched_out=true
syscallRetryLatency=10000
system=board
tracer=board.processor.switch06.core.tracer
workload=

[board.processor.switch06.core.decoder]
type=X86Decoder
eventq_index=0
isa=board.processor.switch06.core.isa

[board.processor.switch06.core.isa]
type=X86ISA
APMInfo=2147483672 1752462657 1769238117 1145913699
CacheParams=0 0 0 0
ExtendedFeatures=0 25165824 0 0
ExtendedState=0 0 0 0 0 0 0 0
FamilyModelStepping=134993 2053 4024171519 521
FamilyModelSteppingBrandFeatures=134993 1029 3956538367 131073
L1CacheAndTLB=4278779656 4280352544 1073873216 1073873216
L2L3CacheAndL2TLB=0 1107313152 0 67141952
LongModeAddressSize=12336 0 0 0
eventq_index=0
name_string=Fake gem5 x86_64 CPU
vendor_string=HygonGenuine

[board.processor.switch06.core.mmu]
type=X86MMU
children=dtb itb
dtb=board.processor.switch06.core.mmu.dtb
eventq_index=0
itb=board.processor.switch06.core.mmu.itb

[board.processor.switch06.core.mmu.dtb]
type=X86TLB
children=walker
entry_type=data
eventq_index=0
next_level=Null
size=128
system=board
walker=board.processor.switch06.core.mmu.dtb.walker

[board.processor.switch06.core.mmu.dtb.walker]
type=X86PagetableWalker
children=power_state
clk_domain=board.clk_domain
eventq_index=0
num_squash_per_cycle=4
power_model=
power_state=board.processor.switch06.core.mmu.dtb.walker.power_state
system=board

[board.processor.switch06.core.mmu.dtb.walker.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.processor.switch06.core.mmu.itb]
type=X86TLB
children=walker
entry_type=instruction
eventq_index=0
next_level=Null
size=128
system=board
walker=board.processor.switch06.core.mmu.itb.walker

[board.processor.switch06.core.mmu.itb.walker]
type=X86PagetableWalker
children=power_state
clk_domain=board.clk_domain
eventq_index=0
num_squash_per_cycle=4
power_model=
power_state=board.processor.switch06.core.mmu.itb.walker.power_state
system=board

[board.processor.switch06.core.mmu.itb.walker.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.processor.switch06.core.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=ON CLK_GATED OFF

[board.processor.switch06.core.tracer]
type=ExeTracer
children=disassembler
disassembler=board.processor.switch06.core.tracer.disassembler
eventq_index=0

[board.processor.switch06.core.tracer.disassembler]
type=InstDisassembler
eventq_index=0

[board.processor.switch07]
type=SubSystem
children=core
eventq_index=0
thermal_domain=Null

[board.processor.switch07.core]
type=BaseTimingSimpleCPU
children=decoder isa mmu power_state tracer
branchPred=Null
checker=Null
clk_domain=board.clk_domain
cpu_id=7
decoder=board.processor.switch07.core.decoder
do_checkpoint_insts=true
do_statistics_insts=true
eventq_index=0
function_trace=false
function_trace_start=0
interrupts=
isa=board.processor.switch07.core.isa
max_insts_all_threads=0
max_insts_any_thread=0
mmu=board.processor.switch07.core.mmu
numThreads=1
power_gating_on_idle=false
power_model=
power_state=board.processor.switch07.core.power_state
progress_interval=0
pwr_gating_latency=300
simpoint_start_insts=
socket_id=0
switched_out=true
syscallRetryLatency=10000
system=board
tracer=board.processor.switch07.core.tracer
workload=

[board.processor.switch07.core.decoder]
type=X86Decoder
eventq_index=0
isa=board.processor.switch07.core.isa

[board.processor.switch07.core.isa]
type=X86ISA
APMInfo=2147483672 1752462657 1769238117 1145913699
CacheParams=0 0 0 0
ExtendedFeatures=0 25165824 0 0
ExtendedState=0 0 0 0 0 0 0 0
FamilyModelStepping=134993 2053 4024171519 521
FamilyModelSteppingBrandFeatures=134993 1029 3956538367 131073
L1CacheAndTLB=4278779656 4280352544 1073873216 1073873216
L2L3CacheAndL2TLB=0 1107313152 0 67141952
LongModeAddressSize=12336 0 0 0
eventq_index=0
name_string=Fake gem5 x86_64 CPU
vendor_string=HygonGenuine

[board.processor.switch07.core.mmu]
type=X86MMU
children=dtb itb
dtb=board.processor.switch07.core.mmu.dtb
eventq_index=0
itb=board.processor.switch07.core.mmu.itb

[board.processor.switch07.core.mmu.dtb]
type=X86TLB
children=walker
entry_type=data
eventq_index=0
next_level=Null
size=128
system=board
walker=board.processor.switch07.core.mmu.dtb.walker

[board.processor.switch07.core.mmu.dtb.walker]
type=X86PagetableWalker
children=power_state
clk_domain=board.clk_domain
eventq_index=0
num_squash_per_cycle=4
power_model=
power_state=board.processor.switch07.core.mmu.dtb.walker.power_state
system=board

[board.processor.switch07.core.mmu.dtb.walker.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.processor.switch07.core.mmu.itb]
type=X86TLB
children=walker
entry_type=instruction
eventq_index=0
next_level=Null
size=128
system=board
walker=board.processor.switch07.core.mmu.itb.walker

[board.processor.switch07.core.mmu.itb.walker]
type=X86PagetableWalker
children=power_state
clk_domain=board.clk_domain
eventq_index=0
num_squash_per_cycle=4
power_model=
power_state=board.processor.switch07.core.mmu.itb.walker.power_state
system=board

[board.processor.switch07.core.mmu.itb.walker.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.processor.switch07.core.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=ON CLK_GATED OFF

[board.processor.switch07.core.tracer]
type=ExeTracer
children=disassembler
disassembler=board.processor.switch07.core.tracer.disassembler
eventq_index=0

[board.processor.switch07.core.tracer.disassembler]
type=InstDisassembler
eventq_index=0

[board.processor.switch08]
type=SubSystem
children=core
eventq_index=0
thermal_domain=Null

[board.processor.switch08.core]
type=BaseTimingSimpleCPU
children=decoder isa mmu power_state tracer
branchPred=Null
checker=Null
clk_domain=board.clk_domain
cpu_id=8
decoder=board.processor.switch08.core.decoder
do_checkpoint_insts=true
do_statistics_insts=true
eventq_index=0
function_trace=false
function_trace_start=0
interrupts=
isa=board.processor.switch08.core.isa
max_insts_all_threads=0
max_insts_any_thread=0
mmu=board.processor.switch08.core.mmu
numThreads=1
power_gating_on_idle=false
power_model=
power_state=board.processor.switch08.core.power_state
progress_interval=0
pwr_gating_latency=300
simpoint_start_insts=
socket_id=0
switched_out=true
syscallRetryLatency=10000
system=board
tracer=board.processor.switch08.core.tracer
workload=

[board.processor.switch08.core.decoder]
type=X86Decoder
eventq_index=0
isa=board.processor.switch08.core.isa

[board.processor.switch08.core.isa]
type=X86ISA
APMInfo=2147483672 1752462657 1769238117 1145913699
CacheParams=0 0 0 0
ExtendedFeatures=0 25165824 0 0
ExtendedState=0 0 0 0 0 0 0 0
FamilyModelStepping=134993 2053 4024171519 521
FamilyModelSteppingBrandFeatures=134993 1029 3956538367 131073
L1CacheAndTLB=4278779656 4280352544 1073873216 1073873216
L2L3CacheAndL2TLB=0 1107313152 0 67141952
LongModeAddressSize=12336 0 0 0
eventq_index=0
name_string=Fake gem5 x86_64 CPU
vendor_string=HygonGenuine

[board.processor.switch08.core.mmu]
type=X86MMU
children=dtb itb
dtb=board.processor.switch08.core.mmu.dtb
eventq_index=0
itb=board.processor.switch08.core.mmu.itb

[board.processor.switch08.core.mmu.dtb]
type=X86TLB
children=walker
entry_type=data
eventq_index=0
next_level=Null
size=128
system=board
walker=board.processor.switch08.core.mmu.dtb.walker

[board.processor.switch08.core.mmu.dtb.walker]
type=X86PagetableWalker
children=power_state
clk_domain=board.clk_domain
eventq_index=0
num_squash_per_cycle=4
power_model=
power_state=board.processor.switch08.core.mmu.dtb.walker.power_state
system=board

[board.processor.switch08.core.mmu.dtb.walker.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.processor.switch08.core.mmu.itb]
type=X86TLB
children=walker
entry_type=instruction
eventq_index=0
next_level=Null
size=128
system=board
walker=board.processor.switch08.core.mmu.itb.walker

[board.processor.switch08.core.mmu.itb.walker]
type=X86PagetableWalker
children=power_state
clk_domain=board.clk_domain
eventq_index=0
num_squash_per_cycle=4
power_model=
power_state=board.processor.switch08.core.mmu.itb.walker.power_state
system=board

[board.processor.switch08.core.mmu.itb.walker.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.processor.switch08.core.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=ON CLK_GATED OFF

[board.processor.switch08.core.tracer]
type=ExeTracer
children=disassembler
disassembler=board.processor.switch08.core.tracer.disassembler
eventq_index=0

[board.processor.switch08.core.tracer.disassembler]
type=InstDisassembler
eventq_index=0

[board.processor.switch09]
type=SubSystem
children=core
eventq_index=0
thermal_domain=Null

[board.processor.switch09.core]
type=BaseTimingSimpleCPU
children=decoder isa mmu power_state tracer
branchPred=Null
checker=Null
clk_domain=board.clk_domain
cpu_id=9
decoder=board.processor.switch09.core.decoder
do_checkpoint_insts=true
do_statistics_insts=true
eventq_index=0
function_trace=false
function_trace_start=0
interrupts=
isa=board.processor.switch09.core.isa
max_insts_all_threads=0
max_insts_any_thread=0
mmu=board.processor.switch09.core.mmu
numThreads=1
power_gating_on_idle=false
power_model=
power_state=board.processor.switch09.core.power_state
progress_interval=0
pwr_gating_latency=300
simpoint_start_insts=
socket_id=0
switched_out=true
syscallRetryLatency=10000
system=board
tracer=board.processor.switch09.core.tracer
workload=

[board.processor.switch09.core.decoder]
type=X86Decoder
eventq_index=0
isa=board.processor.switch09.core.isa

[board.processor.switch09.core.isa]
type=X86ISA
APMInfo=2147483672 1752462657 1769238117 1145913699
CacheParams=0 0 0 0
ExtendedFeatures=0 25165824 0 0
ExtendedState=0 0 0 0 0 0 0 0
FamilyModelStepping=134993 2053 4024171519 521
FamilyModelSteppingBrandFeatures=134993 1029 3956538367 131073
L1CacheAndTLB=4278779656 4280352544 1073873216 1073873216
L2L3CacheAndL2TLB=0 1107313152 0 67141952
LongModeAddressSize=12336 0 0 0
eventq_index=0
name_string=Fake gem5 x86_64 CPU
vendor_string=HygonGenuine

[board.processor.switch09.core.mmu]
type=X86MMU
children=dtb itb
dtb=board.processor.switch09.core.mmu.dtb
eventq_index=0
itb=board.processor.switch09.core.mmu.itb

[board.processor.switch09.core.mmu.dtb]
type=X86TLB
children=walker
entry_type=data
eventq_index=0
next_level=Null
size=128
system=board
walker=board.processor.switch09.core.mmu.dtb.walker

[board.processor.switch09.core.mmu.dtb.walker]
type=X86PagetableWalker
children=power_state
clk_domain=board.clk_domain
eventq_index=0
num_squash_per_cycle=4
power_model=
power_state=board.processor.switch09.core.mmu.dtb.walker.power_state
system=board

[board.processor.switch09.core.mmu.dtb.walker.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.processor.switch09.core.mmu.itb]
type=X86TLB
children=walker
entry_type=instruction
eventq_index=0
next_level=Null
size=128
system=board
walker=board.processor.switch09.core.mmu.itb.walker

[board.processor.switch09.core.mmu.itb.walker]
type=X86PagetableWalker
children=power_state
clk_domain=board.clk_domain
eventq_index=0
num_squash_per_cycle=4
power_model=
power_state=board.processor.switch09.core.mmu.itb.walker.power_state
system=board

[board.processor.switch09.core.mmu.itb.walker.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.processor.switch09.core.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=ON CLK_GATED OFF

[board.processor.switch09.core.tracer]
type=ExeTracer
children=disassembler
disassembler=board.processor.switch09.core.tracer.disassembler
eventq_index=0

[board.processor.switch09.core.tracer.disassembler]
type=InstDisassembler
eventq_index=0

[board.processor.switch10]
type=SubSystem
children=core
eventq_index=0
thermal_domain=Null

[board.processor.switch10.core]
type=BaseTimingSimpleCPU
children=decoder isa mmu power_state tracer
branchPred=Null
checker=Null
clk_domain=board.clk_domain
cpu_id=10
decoder=board.processor.switch10.core.decoder
do_checkpoint_insts=true
do_statistics_insts=true
eventq_index=0
function_trace=false
function_trace_start=0
interrupts=
isa=board.processor.switch10.core.isa
max_insts_all_threads=0
max_insts_any_thread=0
mmu=board.processor.switch10.core.mmu
numThreads=1
power_gating_on_idle=false
power_model=
power_state=board.processor.switch10.core.power_state
progress_interval=0
pwr_gating_latency=300
simpoint_start_insts=
socket_id=0
switched_out=true
syscallRetryLatency=10000
system=board
tracer=board.processor.switch10.core.tracer
workload=

[board.processor.switch10.core.decoder]
type=X86Decoder
eventq_index=0
isa=board.processor.switch10.core.isa

[board.processor.switch10.core.isa]
type=X86ISA
APMInfo=2147483672 1752462657 1769238117 1145913699
CacheParams=0 0 0 0
ExtendedFeatures=0 25165824 0 0
ExtendedState=0 0 0 0 0 0 0 0
FamilyModelStepping=134993 2053 4024171519 521
FamilyModelSteppingBrandFeatures=134993 1029 3956538367 131073
L1CacheAndTLB=4278779656 4280352544 1073873216 1073873216
L2L3CacheAndL2TLB=0 1107313152 0 67141952
LongModeAddressSize=12336 0 0 0
eventq_index=0
name_string=Fake gem5 x86_64 CPU
vendor_string=HygonGenuine

[board.processor.switch10.core.mmu]
type=X86MMU
children=dtb itb
dtb=board.processor.switch10.core.mmu.dtb
eventq_index=0
itb=board.processor.switch10.core.mmu.itb

[board.processor.switch10.core.mmu.dtb]
type=X86TLB
children=walker
entry_type=data
eventq_index=0
next_level=Null
size=128
system=board
walker=board.processor.switch10.core.mmu.dtb.walker

[board.processor.switch10.core.mmu.dtb.walker]
type=X86PagetableWalker
children=power_state
clk_domain=board.clk_domain
eventq_index=0
num_squash_per_cycle=4
power_model=
power_state=board.processor.switch10.core.mmu.dtb.walker.power_state
system=board

[board.processor.switch10.core.mmu.dtb.walker.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.processor.switch10.core.mmu.itb]
type=X86TLB
children=walker
entry_type=instruction
eventq_index=0
next_level=Null
size=128
system=board
walker=board.processor.switch10.core.mmu.itb.walker

[board.processor.switch10.core.mmu.itb.walker]
type=X86PagetableWalker
children=power_state
clk_domain=board.clk_domain
eventq_index=0
num_squash_per_cycle=4
power_model=
power_state=board.processor.switch10.core.mmu.itb.walker.power_state
system=board

[board.processor.switch10.core.mmu.itb.walker.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.processor.switch10.core.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=ON CLK_GATED OFF

[board.processor.switch10.core.tracer]
type=ExeTracer
children=disassembler
disassembler=board.processor.switch10.core.tracer.disassembler
eventq_index=0

[board.processor.switch10.core.tracer.disassembler]
type=InstDisassembler
eventq_index=0

[board.processor.switch11]
type=SubSystem
children=core
eventq_index=0
thermal_domain=Null

[board.processor.switch11.core]
type=BaseTimingSimpleCPU
children=decoder isa mmu power_state tracer
branchPred=Null
checker=Null
clk_domain=board.clk_domain
cpu_id=11
decoder=board.processor.switch11.core.decoder
do_checkpoint_insts=true
do_statistics_insts=true
eventq_index=0
function_trace=false
function_trace_start=0
interrupts=
isa=board.processor.switch11.core.isa
max_insts_all_threads=0
max_insts_any_thread=0
mmu=board.processor.switch11.core.mmu
numThreads=1
power_gating_on_idle=false
power_model=
power_state=board.processor.switch11.core.power_state
progress_interval=0
pwr_gating_latency=300
simpoint_start_insts=
socket_id=0
switched_out=true
syscallRetryLatency=10000
system=board
tracer=board.processor.switch11.core.tracer
workload=

[board.processor.switch11.core.decoder]
type=X86Decoder
eventq_index=0
isa=board.processor.switch11.core.isa

[board.processor.switch11.core.isa]
type=X86ISA
APMInfo=2147483672 1752462657 1769238117 1145913699
CacheParams=0 0 0 0
ExtendedFeatures=0 25165824 0 0
ExtendedState=0 0 0 0 0 0 0 0
FamilyModelStepping=134993 2053 4024171519 521
FamilyModelSteppingBrandFeatures=134993 1029 3956538367 131073
L1CacheAndTLB=4278779656 4280352544 1073873216 1073873216
L2L3CacheAndL2TLB=0 1107313152 0 67141952
LongModeAddressSize=12336 0 0 0
eventq_index=0
name_string=Fake gem5 x86_64 CPU
vendor_string=HygonGenuine

[board.processor.switch11.core.mmu]
type=X86MMU
children=dtb itb
dtb=board.processor.switch11.core.mmu.dtb
eventq_index=0
itb=board.processor.switch11.core.mmu.itb

[board.processor.switch11.core.mmu.dtb]
type=X86TLB
children=walker
entry_type=data
eventq_index=0
next_level=Null
size=128
system=board
walker=board.processor.switch11.core.mmu.dtb.walker

[board.processor.switch11.core.mmu.dtb.walker]
type=X86PagetableWalker
children=power_state
clk_domain=board.clk_domain
eventq_index=0
num_squash_per_cycle=4
power_model=
power_state=board.processor.switch11.core.mmu.dtb.walker.power_state
system=board

[board.processor.switch11.core.mmu.dtb.walker.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.processor.switch11.core.mmu.itb]
type=X86TLB
children=walker
entry_type=instruction
eventq_index=0
next_level=Null
size=128
system=board
walker=board.processor.switch11.core.mmu.itb.walker

[board.processor.switch11.core.mmu.itb.walker]
type=X86PagetableWalker
children=power_state
clk_domain=board.clk_domain
eventq_index=0
num_squash_per_cycle=4
power_model=
power_state=board.processor.switch11.core.mmu.itb.walker.power_state
system=board

[board.processor.switch11.core.mmu.itb.walker.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.processor.switch11.core.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=ON CLK_GATED OFF

[board.processor.switch11.core.tracer]
type=ExeTracer
children=disassembler
disassembler=board.processor.switch11.core.tracer.disassembler
eventq_index=0

[board.processor.switch11.core.tracer.disassembler]
type=InstDisassembler
eventq_index=0

[board.processor.switch12]
type=SubSystem
children=core
eventq_index=0
thermal_domain=Null

[board.processor.switch12.core]
type=BaseTimingSimpleCPU
children=decoder isa mmu power_state tracer
branchPred=Null
checker=Null
clk_domain=board.clk_domain
cpu_id=12
decoder=board.processor.switch12.core.decoder
do_checkpoint_insts=true
do_statistics_insts=true
eventq_index=0
function_trace=false
function_trace_start=0
interrupts=
isa=board.processor.switch12.core.isa
max_insts_all_threads=0
max_insts_any_thread=0
mmu=board.processor.switch12.core.mmu
numThreads=1
power_gating_on_idle=false
power_model=
power_state=board.processor.switch12.core.power_state
progress_interval=0
pwr_gating_latency=300
simpoint_start_insts=
socket_id=0
switched_out=true
syscallRetryLatency=10000
system=board
tracer=board.processor.switch12.core.tracer
workload=

[board.processor.switch12.core.decoder]
type=X86Decoder
eventq_index=0
isa=board.processor.switch12.core.isa

[board.processor.switch12.core.isa]
type=X86ISA
APMInfo=2147483672 1752462657 1769238117 1145913699
CacheParams=0 0 0 0
ExtendedFeatures=0 25165824 0 0
ExtendedState=0 0 0 0 0 0 0 0
FamilyModelStepping=134993 2053 4024171519 521
FamilyModelSteppingBrandFeatures=134993 1029 3956538367 131073
L1CacheAndTLB=4278779656 4280352544 1073873216 1073873216
L2L3CacheAndL2TLB=0 1107313152 0 67141952
LongModeAddressSize=12336 0 0 0
eventq_index=0
name_string=Fake gem5 x86_64 CPU
vendor_string=HygonGenuine

[board.processor.switch12.core.mmu]
type=X86MMU
children=dtb itb
dtb=board.processor.switch12.core.mmu.dtb
eventq_index=0
itb=board.processor.switch12.core.mmu.itb

[board.processor.switch12.core.mmu.dtb]
type=X86TLB
children=walker
entry_type=data
eventq_index=0
next_level=Null
size=128
system=board
walker=board.processor.switch12.core.mmu.dtb.walker

[board.processor.switch12.core.mmu.dtb.walker]
type=X86PagetableWalker
children=power_state
clk_domain=board.clk_domain
eventq_index=0
num_squash_per_cycle=4
power_model=
power_state=board.processor.switch12.core.mmu.dtb.walker.power_state
system=board

[board.processor.switch12.core.mmu.dtb.walker.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.processor.switch12.core.mmu.itb]
type=X86TLB
children=walker
entry_type=instruction
eventq_index=0
next_level=Null
size=128
system=board
walker=board.processor.switch12.core.mmu.itb.walker

[board.processor.switch12.core.mmu.itb.walker]
type=X86PagetableWalker
children=power_state
clk_domain=board.clk_domain
eventq_index=0
num_squash_per_cycle=4
power_model=
power_state=board.processor.switch12.core.mmu.itb.walker.power_state
system=board

[board.processor.switch12.core.mmu.itb.walker.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.processor.switch12.core.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=ON CLK_GATED OFF

[board.processor.switch12.core.tracer]
type=ExeTracer
children=disassembler
disassembler=board.processor.switch12.core.tracer.disassembler
eventq_index=0

[board.processor.switch12.core.tracer.disassembler]
type=InstDisassembler
eventq_index=0

[board.processor.switch13]
type=SubSystem
children=core
eventq_index=0
thermal_domain=Null

[board.processor.switch13.core]
type=BaseTimingSimpleCPU
children=decoder isa mmu power_state tracer
branchPred=Null
checker=Null
clk_domain=board.clk_domain
cpu_id=13
decoder=board.processor.switch13.core.decoder
do_checkpoint_insts=true
do_statistics_insts=true
eventq_index=0
function_trace=false
function_trace_start=0
interrupts=
isa=board.processor.switch13.core.isa
max_insts_all_threads=0
max_insts_any_thread=0
mmu=board.processor.switch13.core.mmu
numThreads=1
power_gating_on_idle=false
power_model=
power_state=board.processor.switch13.core.power_state
progress_interval=0
pwr_gating_latency=300
simpoint_start_insts=
socket_id=0
switched_out=true
syscallRetryLatency=10000
system=board
tracer=board.processor.switch13.core.tracer
workload=

[board.processor.switch13.core.decoder]
type=X86Decoder
eventq_index=0
isa=board.processor.switch13.core.isa

[board.processor.switch13.core.isa]
type=X86ISA
APMInfo=2147483672 1752462657 1769238117 1145913699
CacheParams=0 0 0 0
ExtendedFeatures=0 25165824 0 0
ExtendedState=0 0 0 0 0 0 0 0
FamilyModelStepping=134993 2053 4024171519 521
FamilyModelSteppingBrandFeatures=134993 1029 3956538367 131073
L1CacheAndTLB=4278779656 4280352544 1073873216 1073873216
L2L3CacheAndL2TLB=0 1107313152 0 67141952
LongModeAddressSize=12336 0 0 0
eventq_index=0
name_string=Fake gem5 x86_64 CPU
vendor_string=HygonGenuine

[board.processor.switch13.core.mmu]
type=X86MMU
children=dtb itb
dtb=board.processor.switch13.core.mmu.dtb
eventq_index=0
itb=board.processor.switch13.core.mmu.itb

[board.processor.switch13.core.mmu.dtb]
type=X86TLB
children=walker
entry_type=data
eventq_index=0
next_level=Null
size=128
system=board
walker=board.processor.switch13.core.mmu.dtb.walker

[board.processor.switch13.core.mmu.dtb.walker]
type=X86PagetableWalker
children=power_state
clk_domain=board.clk_domain
eventq_index=0
num_squash_per_cycle=4
power_model=
power_state=board.processor.switch13.core.mmu.dtb.walker.power_state
system=board

[board.processor.switch13.core.mmu.dtb.walker.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.processor.switch13.core.mmu.itb]
type=X86TLB
children=walker
entry_type=instruction
eventq_index=0
next_level=Null
size=128
system=board
walker=board.processor.switch13.core.mmu.itb.walker

[board.processor.switch13.core.mmu.itb.walker]
type=X86PagetableWalker
children=power_state
clk_domain=board.clk_domain
eventq_index=0
num_squash_per_cycle=4
power_model=
power_state=board.processor.switch13.core.mmu.itb.walker.power_state
system=board

[board.processor.switch13.core.mmu.itb.walker.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.processor.switch13.core.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=ON CLK_GATED OFF

[board.processor.switch13.core.tracer]
type=ExeTracer
children=disassembler
disassembler=board.processor.switch13.core.tracer.disassembler
eventq_index=0

[board.processor.switch13.core.tracer.disassembler]
type=InstDisassembler
eventq_index=0

[board.processor.switch14]
type=SubSystem
children=core
eventq_index=0
thermal_domain=Null

[board.processor.switch14.core]
type=BaseTimingSimpleCPU
children=decoder isa mmu power_state tracer
branchPred=Null
checker=Null
clk_domain=board.clk_domain
cpu_id=14
decoder=board.processor.switch14.core.decoder
do_checkpoint_insts=true
do_statistics_insts=true
eventq_index=0
function_trace=false
function_trace_start=0
interrupts=
isa=board.processor.switch14.core.isa
max_insts_all_threads=0
max_insts_any_thread=0
mmu=board.processor.switch14.core.mmu
numThreads=1
power_gating_on_idle=false
power_model=
power_state=board.processor.switch14.core.power_state
progress_interval=0
pwr_gating_latency=300
simpoint_start_insts=
socket_id=0
switched_out=true
syscallRetryLatency=10000
system=board
tracer=board.processor.switch14.core.tracer
workload=

[board.processor.switch14.core.decoder]
type=X86Decoder
eventq_index=0
isa=board.processor.switch14.core.isa

[board.processor.switch14.core.isa]
type=X86ISA
APMInfo=2147483672 1752462657 1769238117 1145913699
CacheParams=0 0 0 0
ExtendedFeatures=0 25165824 0 0
ExtendedState=0 0 0 0 0 0 0 0
FamilyModelStepping=134993 2053 4024171519 521
FamilyModelSteppingBrandFeatures=134993 1029 3956538367 131073
L1CacheAndTLB=4278779656 4280352544 1073873216 1073873216
L2L3CacheAndL2TLB=0 1107313152 0 67141952
LongModeAddressSize=12336 0 0 0
eventq_index=0
name_string=Fake gem5 x86_64 CPU
vendor_string=HygonGenuine

[board.processor.switch14.core.mmu]
type=X86MMU
children=dtb itb
dtb=board.processor.switch14.core.mmu.dtb
eventq_index=0
itb=board.processor.switch14.core.mmu.itb

[board.processor.switch14.core.mmu.dtb]
type=X86TLB
children=walker
entry_type=data
eventq_index=0
next_level=Null
size=128
system=board
walker=board.processor.switch14.core.mmu.dtb.walker

[board.processor.switch14.core.mmu.dtb.walker]
type=X86PagetableWalker
children=power_state
clk_domain=board.clk_domain
eventq_index=0
num_squash_per_cycle=4
power_model=
power_state=board.processor.switch14.core.mmu.dtb.walker.power_state
system=board

[board.processor.switch14.core.mmu.dtb.walker.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.processor.switch14.core.mmu.itb]
type=X86TLB
children=walker
entry_type=instruction
eventq_index=0
next_level=Null
size=128
system=board
walker=board.processor.switch14.core.mmu.itb.walker

[board.processor.switch14.core.mmu.itb.walker]
type=X86PagetableWalker
children=power_state
clk_domain=board.clk_domain
eventq_index=0
num_squash_per_cycle=4
power_model=
power_state=board.processor.switch14.core.mmu.itb.walker.power_state
system=board

[board.processor.switch14.core.mmu.itb.walker.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.processor.switch14.core.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=ON CLK_GATED OFF

[board.processor.switch14.core.tracer]
type=ExeTracer
children=disassembler
disassembler=board.processor.switch14.core.tracer.disassembler
eventq_index=0

[board.processor.switch14.core.tracer.disassembler]
type=InstDisassembler
eventq_index=0

[board.processor.switch15]
type=SubSystem
children=core
eventq_index=0
thermal_domain=Null

[board.processor.switch15.core]
type=BaseTimingSimpleCPU
children=decoder isa mmu power_state tracer
branchPred=Null
checker=Null
clk_domain=board.clk_domain
cpu_id=15
decoder=board.processor.switch15.core.decoder
do_checkpoint_insts=true
do_statistics_insts=true
eventq_index=0
function_trace=false
function_trace_start=0
interrupts=
isa=board.processor.switch15.core.isa
max_insts_all_threads=0
max_insts_any_thread=0
mmu=board.processor.switch15.core.mmu
numThreads=1
power_gating_on_idle=false
power_model=
power_state=board.processor.switch15.core.power_state
progress_interval=0
pwr_gating_latency=300
simpoint_start_insts=
socket_id=0
switched_out=true
syscallRetryLatency=10000
system=board
tracer=board.processor.switch15.core.tracer
workload=

[board.processor.switch15.core.decoder]
type=X86Decoder
eventq_index=0
isa=board.processor.switch15.core.isa

[board.processor.switch15.core.isa]
type=X86ISA
APMInfo=2147483672 1752462657 1769238117 1145913699
CacheParams=0 0 0 0
ExtendedFeatures=0 25165824 0 0
ExtendedState=0 0 0 0 0 0 0 0
FamilyModelStepping=134993 2053 4024171519 521
FamilyModelSteppingBrandFeatures=134993 1029 3956538367 131073
L1CacheAndTLB=4278779656 4280352544 1073873216 1073873216
L2L3CacheAndL2TLB=0 1107313152 0 67141952
LongModeAddressSize=12336 0 0 0
eventq_index=0
name_string=Fake gem5 x86_64 CPU
vendor_string=HygonGenuine

[board.processor.switch15.core.mmu]
type=X86MMU
children=dtb itb
dtb=board.processor.switch15.core.mmu.dtb
eventq_index=0
itb=board.processor.switch15.core.mmu.itb

[board.processor.switch15.core.mmu.dtb]
type=X86TLB
children=walker
entry_type=data
eventq_index=0
next_level=Null
size=128
system=board
walker=board.processor.switch15.core.mmu.dtb.walker

[board.processor.switch15.core.mmu.dtb.walker]
type=X86PagetableWalker
children=power_state
clk_domain=board.clk_domain
eventq_index=0
num_squash_per_cycle=4
power_model=
power_state=board.processor.switch15.core.mmu.dtb.walker.power_state
system=board

[board.processor.switch15.core.mmu.dtb.walker.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.processor.switch15.core.mmu.itb]
type=X86TLB
children=walker
entry_type=instruction
eventq_index=0
next_level=Null
size=128
system=board
walker=board.processor.switch15.core.mmu.itb.walker

[board.processor.switch15.core.mmu.itb.walker]
type=X86PagetableWalker
children=power_state
clk_domain=board.clk_domain
eventq_index=0
num_squash_per_cycle=4
power_model=
power_state=board.processor.switch15.core.mmu.itb.walker.power_state
system=board

[board.processor.switch15.core.mmu.itb.walker.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.processor.switch15.core.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=ON CLK_GATED OFF

[board.processor.switch15.core.tracer]
type=ExeTracer
children=disassembler
disassembler=board.processor.switch15.core.tracer.disassembler
eventq_index=0

[board.processor.switch15.core.tracer.disassembler]
type=InstDisassembler
eventq_index=0

[board.workload]
type=X86FsLinux
children=acpi_description_table_pointer e820_table intel_mp_pointer intel_mp_table smbios_table
acpi_description_table_pointer=board.workload.acpi_description_table_pointer
addr_check=true
command_line=earlyprintk=ttyS0 console=ttyS0 lpj=7999923 root=/dev/hda1 disk_device=/dev/hda1
e820_table=board.workload.e820_table
enable_osxsave=false
eventq_index=0
extras=
extras_addrs=
intel_mp_pointer=board.workload.intel_mp_pointer
intel_mp_table=board.workload.intel_mp_table
load_addr_mask=18446744073709551615
load_addr_offset=0
object_file=/home/wyj/code/fs_image/vmlinux_numa
on_oops=DumpDmesgAndExit
on_panic=DumpDmesgAndExit
remote_gdb_port=#7000
smbios_table=board.workload.smbios_table
wait_for_remote_gdb=false

[board.workload.acpi_description_table_pointer]
type=X86ACPIRSDP
children=rsdt xsdt
eventq_index=0
oem_id=gem5
revision=2
rsdt=board.workload.acpi_description_table_pointer.rsdt
xsdt=board.workload.acpi_description_table_pointer.xsdt

[board.workload.acpi_description_table_pointer.rsdt]
type=X86ACPIRSDT
children=entries
creator_id=0
creator_revision=0
entries=board.workload.acpi_description_table_pointer.rsdt.entries
eventq_index=0
oem_id=gem5
oem_revision=0
oem_table_id=

[board.workload.acpi_description_table_pointer.rsdt.entries]
type=X86ACPIMadt
children=records00 records01 records02 records03 records04 records05 records06 records07 records08 records09 records10 records11 records12 records13 records14 records15 records16 records17 records18 records19 records20 records21 records22 records23 records24 records25 records26 records27 records28 records29 records30 records31
creator_id=0
creator_revision=0
eventq_index=0
flags=0
local_apic_address=0
oem_id=madt
oem_revision=0
oem_table_id=
records=board.workload.acpi_description_table_pointer.rsdt.entries.records00 board.workload.acpi_description_table_pointer.rsdt.entries.records01 board.workload.acpi_description_table_pointer.rsdt.entries.records02 board.workload.acpi_description_table_pointer.rsdt.entries.records03 board.workload.acpi_description_table_pointer.rsdt.entries.records04 board.workload.acpi_description_table_pointer.rsdt.entries.records05 board.workload.acpi_description_table_pointer.rsdt.entries.records06 board.workload.acpi_description_table_pointer.rsdt.entries.records07 board.workload.acpi_description_table_pointer.rsdt.entries.records08 board.workload.acpi_description_table_pointer.rsdt.entries.records09 board.workload.acpi_description_table_pointer.rsdt.entries.records10 board.workload.acpi_description_table_pointer.rsdt.entries.records11 board.workload.acpi_description_table_pointer.rsdt.entries.records12 board.workload.acpi_description_table_pointer.rsdt.entries.records13 board.workload.acpi_description_table_pointer.rsdt.entries.records14 board.workload.acpi_description_table_pointer.rsdt.entries.records15 board.workload.acpi_description_table_pointer.rsdt.entries.records16 board.workload.acpi_description_table_pointer.rsdt.entries.records17 board.workload.acpi_description_table_pointer.rsdt.entries.records18 board.workload.acpi_description_table_pointer.rsdt.entries.records19 board.workload.acpi_description_table_pointer.rsdt.entries.records20 board.workload.acpi_description_table_pointer.rsdt.entries.records21 board.workload.acpi_description_table_pointer.rsdt.entries.records22 board.workload.acpi_description_table_pointer.rsdt.entries.records23 board.workload.acpi_description_table_pointer.rsdt.entries.records24 board.workload.acpi_description_table_pointer.rsdt.entries.records25 board.workload.acpi_description_table_pointer.rsdt.entries.records26 board.workload.acpi_description_table_pointer.rsdt.entries.records27 board.workload.acpi_description_table_pointer.rsdt.entries.records28 board.workload.acpi_description_table_pointer.rsdt.entries.records29 board.workload.acpi_description_table_pointer.rsdt.entries.records30 board.workload.acpi_description_table_pointer.rsdt.entries.records31

[board.workload.acpi_description_table_pointer.rsdt.entries.records00]
type=X86ACPIMadtLAPIC
acpi_processor_id=0
apic_id=0
eventq_index=0
flags=1

[board.workload.acpi_description_table_pointer.rsdt.entries.records01]
type=X86ACPIMadtLAPIC
acpi_processor_id=1
apic_id=1
eventq_index=0
flags=1

[board.workload.acpi_description_table_pointer.rsdt.entries.records02]
type=X86ACPIMadtLAPIC
acpi_processor_id=2
apic_id=2
eventq_index=0
flags=1

[board.workload.acpi_description_table_pointer.rsdt.entries.records03]
type=X86ACPIMadtLAPIC
acpi_processor_id=3
apic_id=3
eventq_index=0
flags=1

[board.workload.acpi_description_table_pointer.rsdt.entries.records04]
type=X86ACPIMadtLAPIC
acpi_processor_id=4
apic_id=4
eventq_index=0
flags=1

[board.workload.acpi_description_table_pointer.rsdt.entries.records05]
type=X86ACPIMadtLAPIC
acpi_processor_id=5
apic_id=5
eventq_index=0
flags=1

[board.workload.acpi_description_table_pointer.rsdt.entries.records06]
type=X86ACPIMadtLAPIC
acpi_processor_id=6
apic_id=6
eventq_index=0
flags=1

[board.workload.acpi_description_table_pointer.rsdt.entries.records07]
type=X86ACPIMadtLAPIC
acpi_processor_id=7
apic_id=7
eventq_index=0
flags=1

[board.workload.acpi_description_table_pointer.rsdt.entries.records08]
type=X86ACPIMadtLAPIC
acpi_processor_id=8
apic_id=8
eventq_index=0
flags=1

[board.workload.acpi_description_table_pointer.rsdt.entries.records09]
type=X86ACPIMadtLAPIC
acpi_processor_id=9
apic_id=9
eventq_index=0
flags=1

[board.workload.acpi_description_table_pointer.rsdt.entries.records10]
type=X86ACPIMadtLAPIC
acpi_processor_id=10
apic_id=10
eventq_index=0
flags=1

[board.workload.acpi_description_table_pointer.rsdt.entries.records11]
type=X86ACPIMadtLAPIC
acpi_processor_id=11
apic_id=11
eventq_index=0
flags=1

[board.workload.acpi_description_table_pointer.rsdt.entries.records12]
type=X86ACPIMadtLAPIC
acpi_processor_id=12
apic_id=12
eventq_index=0
flags=1

[board.workload.acpi_description_table_pointer.rsdt.entries.records13]
type=X86ACPIMadtLAPIC
acpi_processor_id=13
apic_id=13
eventq_index=0
flags=1

[board.workload.acpi_description_table_pointer.rsdt.entries.records14]
type=X86ACPIMadtLAPIC
acpi_processor_id=14
apic_id=14
eventq_index=0
flags=1

[board.workload.acpi_description_table_pointer.rsdt.entries.records15]
type=X86ACPIMadtLAPIC
acpi_processor_id=15
apic_id=15
eventq_index=0
flags=1

[board.workload.acpi_description_table_pointer.rsdt.entries.records16]
type=X86ACPIMadtIOAPIC
address=4273995776
eventq_index=0
id=16
int_base=0

[board.workload.acpi_description_table_pointer.rsdt.entries.records17]
type=X86ACPIMadtIntSourceOverride
bus_source=0
eventq_index=0
flags=0
irq_source=16
sys_int=16

[board.workload.acpi_description_table_pointer.rsdt.entries.records18]
type=X86ACPIMadtIntSourceOverride
bus_source=1
eventq_index=0
flags=0
irq_source=0
sys_int=2

[board.workload.acpi_description_table_pointer.rsdt.entries.records19]
type=X86ACPIMadtIntSourceOverride
bus_source=1
eventq_index=0
flags=0
irq_source=1
sys_int=1

[board.workload.acpi_description_table_pointer.rsdt.entries.records20]
type=X86ACPIMadtIntSourceOverride
bus_source=1
eventq_index=0
flags=0
irq_source=3
sys_int=3

[board.workload.acpi_description_table_pointer.rsdt.entries.records21]
type=X86ACPIMadtIntSourceOverride
bus_source=1
eventq_index=0
flags=0
irq_source=4
sys_int=4

[board.workload.acpi_description_table_pointer.rsdt.entries.records22]
type=X86ACPIMadtIntSourceOverride
bus_source=1
eventq_index=0
flags=0
irq_source=5
sys_int=5

[board.workload.acpi_description_table_pointer.rsdt.entries.records23]
type=X86ACPIMadtIntSourceOverride
bus_source=1
eventq_index=0
flags=0
irq_source=6
sys_int=6

[board.workload.acpi_description_table_pointer.rsdt.entries.records24]
type=X86ACPIMadtIntSourceOverride
bus_source=1
eventq_index=0
flags=0
irq_source=7
sys_int=7

[board.workload.acpi_description_table_pointer.rsdt.entries.records25]
type=X86ACPIMadtIntSourceOverride
bus_source=1
eventq_index=0
flags=0
irq_source=8
sys_int=8

[board.workload.acpi_description_table_pointer.rsdt.entries.records26]
type=X86ACPIMadtIntSourceOverride
bus_source=1
eventq_index=0
flags=0
irq_source=9
sys_int=9

[board.workload.acpi_description_table_pointer.rsdt.entries.records27]
type=X86ACPIMadtIntSourceOverride
bus_source=1
eventq_index=0
flags=0
irq_source=10
sys_int=10

[board.workload.acpi_description_table_pointer.rsdt.entries.records28]
type=X86ACPIMadtIntSourceOverride
bus_source=1
eventq_index=0
flags=0
irq_source=11
sys_int=11

[board.workload.acpi_description_table_pointer.rsdt.entries.records29]
type=X86ACPIMadtIntSourceOverride
bus_source=1
eventq_index=0
flags=0
irq_source=12
sys_int=12

[board.workload.acpi_description_table_pointer.rsdt.entries.records30]
type=X86ACPIMadtIntSourceOverride
bus_source=1
eventq_index=0
flags=0
irq_source=13
sys_int=13

[board.workload.acpi_description_table_pointer.rsdt.entries.records31]
type=X86ACPIMadtIntSourceOverride
bus_source=1
eventq_index=0
flags=0
irq_source=14
sys_int=14

[board.workload.acpi_description_table_pointer.xsdt]
type=X86ACPIXSDT
creator_id=0
creator_revision=0
entries=board.workload.acpi_description_table_pointer.rsdt.entries
eventq_index=0
oem_id=gem5
oem_revision=0
oem_table_id=

[board.workload.e820_table]
type=X86E820Table
children=entries0 entries1 entries2 entries3 entries4
entries=board.workload.e820_table.entries0 board.workload.e820_table.entries1 board.workload.e820_table.entries2 board.workload.e820_table.entries3 board.workload.e820_table.entries4
eventq_index=0

[board.workload.e820_table.entries0]
type=X86E820Entry
addr=0
eventq_index=0
range_type=1
size=654336

[board.workload.e820_table.entries1]
type=X86E820Entry
addr=654336
eventq_index=0
range_type=2
size=394240

[board.workload.e820_table.entries2]
type=X86E820Entry
addr=1048576
eventq_index=0
range_type=1
size=2146435072

[board.workload.e820_table.entries3]
type=X86E820Entry
addr=4294967296
eventq_index=0
range_type=1
size=2147483648

[board.workload.e820_table.entries4]
type=X86E820Entry
addr=4294901760
eventq_index=0
range_type=2
size=65536

[board.workload.intel_mp_pointer]
type=X86IntelMPFloatingPointer
default_config=0
eventq_index=0
imcr_present=true
spec_rev=4

[board.workload.intel_mp_table]
type=X86IntelMPConfigTable
children=base_entries00 base_entries01 base_entries02 base_entries03 base_entries04 base_entries05 base_entries06 base_entries07 base_entries08 base_entries09 base_entries10 base_entries11 base_entries12 base_entries13 base_entries14 base_entries15 base_entries16 base_entries17 base_entries18 base_entries19 base_entries20 base_entries21 base_entries22 base_entries23 base_entries24 base_entries25 base_entries26 base_entries27 base_entries28 base_entries29 base_entries30 base_entries31 base_entries32 base_entries33 base_entries34 base_entries35 base_entries36 base_entries37 base_entries38 base_entries39 base_entries40 base_entries41 base_entries42 base_entries43 base_entries44 base_entries45 base_entries46 base_entries47 ext_entries
base_entries=board.workload.intel_mp_table.base_entries00 board.workload.intel_mp_table.base_entries01 board.workload.intel_mp_table.base_entries02 board.workload.intel_mp_table.base_entries03 board.workload.intel_mp_table.base_entries04 board.workload.intel_mp_table.base_entries05 board.workload.intel_mp_table.base_entries06 board.workload.intel_mp_table.base_entries07 board.workload.intel_mp_table.base_entries08 board.workload.intel_mp_table.base_entries09 board.workload.intel_mp_table.base_entries10 board.workload.intel_mp_table.base_entries11 board.workload.intel_mp_table.base_entries12 board.workload.intel_mp_table.base_entries13 board.workload.intel_mp_table.base_entries14 board.workload.intel_mp_table.base_entries15 board.workload.intel_mp_table.base_entries16 board.workload.intel_mp_table.base_entries17 board.workload.intel_mp_table.base_entries18 board.workload.intel_mp_table.base_entries19 board.workload.intel_mp_table.base_entries20 board.workload.intel_mp_table.base_entries21 board.workload.intel_mp_table.base_entries22 board.workload.intel_mp_table.base_entries23 board.workload.intel_mp_table.base_entries24 board.workload.intel_mp_table.base_entries25 board.workload.intel_mp_table.base_entries26 board.workload.intel_mp_table.base_entries27 board.workload.intel_mp_table.base_entries28 board.workload.intel_mp_table.base_entries29 board.workload.intel_mp_table.base_entries30 board.workload.intel_mp_table.base_entries31 board.workload.intel_mp_table.base_entries32 board.workload.intel_mp_table.base_entries33 board.workload.intel_mp_table.base_entries34 board.workload.intel_mp_table.base_entries35 board.workload.intel_mp_table.base_entries36 board.workload.intel_mp_table.base_entries37 board.workload.intel_mp_table.base_entries38 board.workload.intel_mp_table.base_entries39 board.workload.intel_mp_table.base_entries40 board.workload.intel_mp_table.base_entries41 board.workload.intel_mp_table.base_entries42 board.workload.intel_mp_table.base_entries43 board.workload.intel_mp_table.base_entries44 board.workload.intel_mp_table.base_entries45 board.workload.intel_mp_table.base_entries46 board.workload.intel_mp_table.base_entries47
eventq_index=0
ext_entries=board.workload.intel_mp_table.ext_entries
local_apic=4276092928
oem_id=
oem_table_addr=0
oem_table_size=0
product_id=
spec_rev=4

[board.workload.intel_mp_table.base_entries00]
type=X86IntelMPProcessor
bootstrap=true
enable=true
eventq_index=0
family=0
feature_flags=0
local_apic_id=0
local_apic_version=20
model=0
stepping=0

[board.workload.intel_mp_table.base_entries01]
type=X86IntelMPProcessor
bootstrap=false
enable=true
eventq_index=0
family=0
feature_flags=0
local_apic_id=1
local_apic_version=20
model=0
stepping=0

[board.workload.intel_mp_table.base_entries02]
type=X86IntelMPProcessor
bootstrap=false
enable=true
eventq_index=0
family=0
feature_flags=0
local_apic_id=2
local_apic_version=20
model=0
stepping=0

[board.workload.intel_mp_table.base_entries03]
type=X86IntelMPProcessor
bootstrap=false
enable=true
eventq_index=0
family=0
feature_flags=0
local_apic_id=3
local_apic_version=20
model=0
stepping=0

[board.workload.intel_mp_table.base_entries04]
type=X86IntelMPProcessor
bootstrap=false
enable=true
eventq_index=0
family=0
feature_flags=0
local_apic_id=4
local_apic_version=20
model=0
stepping=0

[board.workload.intel_mp_table.base_entries05]
type=X86IntelMPProcessor
bootstrap=false
enable=true
eventq_index=0
family=0
feature_flags=0
local_apic_id=5
local_apic_version=20
model=0
stepping=0

[board.workload.intel_mp_table.base_entries06]
type=X86IntelMPProcessor
bootstrap=false
enable=true
eventq_index=0
family=0
feature_flags=0
local_apic_id=6
local_apic_version=20
model=0
stepping=0

[board.workload.intel_mp_table.base_entries07]
type=X86IntelMPProcessor
bootstrap=false
enable=true
eventq_index=0
family=0
feature_flags=0
local_apic_id=7
local_apic_version=20
model=0
stepping=0

[board.workload.intel_mp_table.base_entries08]
type=X86IntelMPProcessor
bootstrap=false
enable=true
eventq_index=0
family=0
feature_flags=0
local_apic_id=8
local_apic_version=20
model=0
stepping=0

[board.workload.intel_mp_table.base_entries09]
type=X86IntelMPProcessor
bootstrap=false
enable=true
eventq_index=0
family=0
feature_flags=0
local_apic_id=9
local_apic_version=20
model=0
stepping=0

[board.workload.intel_mp_table.base_entries10]
type=X86IntelMPProcessor
bootstrap=false
enable=true
eventq_index=0
family=0
feature_flags=0
local_apic_id=10
local_apic_version=20
model=0
stepping=0

[board.workload.intel_mp_table.base_entries11]
type=X86IntelMPProcessor
bootstrap=false
enable=true
eventq_index=0
family=0
feature_flags=0
local_apic_id=11
local_apic_version=20
model=0
stepping=0

[board.workload.intel_mp_table.base_entries12]
type=X86IntelMPProcessor
bootstrap=false
enable=true
eventq_index=0
family=0
feature_flags=0
local_apic_id=12
local_apic_version=20
model=0
stepping=0

[board.workload.intel_mp_table.base_entries13]
type=X86IntelMPProcessor
bootstrap=false
enable=true
eventq_index=0
family=0
feature_flags=0
local_apic_id=13
local_apic_version=20
model=0
stepping=0

[board.workload.intel_mp_table.base_entries14]
type=X86IntelMPProcessor
bootstrap=false
enable=true
eventq_index=0
family=0
feature_flags=0
local_apic_id=14
local_apic_version=20
model=0
stepping=0

[board.workload.intel_mp_table.base_entries15]
type=X86IntelMPProcessor
bootstrap=false
enable=true
eventq_index=0
family=0
feature_flags=0
local_apic_id=15
local_apic_version=20
model=0
stepping=0

[board.workload.intel_mp_table.base_entries16]
type=X86IntelMPIOAPIC
address=4273995776
enable=true
eventq_index=0
id=16
version=17

[board.workload.intel_mp_table.base_entries17]
type=X86IntelMPBus
bus_id=0
bus_type=PCI   
eventq_index=0

[board.workload.intel_mp_table.base_entries18]
type=X86IntelMPBus
bus_id=1
bus_type=ISA   
eventq_index=0

[board.workload.intel_mp_table.base_entries19]
type=X86IntelMPIOIntAssignment
dest_io_apic_id=16
dest_io_apic_intin=16
eventq_index=0
interrupt_type=INT
polarity=ConformPolarity
source_bus_id=0
source_bus_irq=16
trigger=ConformTrigger

[board.workload.intel_mp_table.base_entries20]
type=X86IntelMPIOIntAssignment
dest_io_apic_id=16
dest_io_apic_intin=0
eventq_index=0
interrupt_type=ExtInt
polarity=ConformPolarity
source_bus_id=1
source_bus_irq=0
trigger=ConformTrigger

[board.workload.intel_mp_table.base_entries21]
type=X86IntelMPIOIntAssignment
dest_io_apic_id=16
dest_io_apic_intin=2
eventq_index=0
interrupt_type=INT
polarity=ConformPolarity
source_bus_id=1
source_bus_irq=0
trigger=ConformTrigger

[board.workload.intel_mp_table.base_entries22]
type=X86IntelMPIOIntAssignment
dest_io_apic_id=16
dest_io_apic_intin=0
eventq_index=0
interrupt_type=ExtInt
polarity=ConformPolarity
source_bus_id=1
source_bus_irq=1
trigger=ConformTrigger

[board.workload.intel_mp_table.base_entries23]
type=X86IntelMPIOIntAssignment
dest_io_apic_id=16
dest_io_apic_intin=1
eventq_index=0
interrupt_type=INT
polarity=ConformPolarity
source_bus_id=1
source_bus_irq=1
trigger=ConformTrigger

[board.workload.intel_mp_table.base_entries24]
type=X86IntelMPIOIntAssignment
dest_io_apic_id=16
dest_io_apic_intin=0
eventq_index=0
interrupt_type=ExtInt
polarity=ConformPolarity
source_bus_id=1
source_bus_irq=3
trigger=ConformTrigger

[board.workload.intel_mp_table.base_entries25]
type=X86IntelMPIOIntAssignment
dest_io_apic_id=16
dest_io_apic_intin=3
eventq_index=0
interrupt_type=INT
polarity=ConformPolarity
source_bus_id=1
source_bus_irq=3
trigger=ConformTrigger

[board.workload.intel_mp_table.base_entries26]
type=X86IntelMPIOIntAssignment
dest_io_apic_id=16
dest_io_apic_intin=0
eventq_index=0
interrupt_type=ExtInt
polarity=ConformPolarity
source_bus_id=1
source_bus_irq=4
trigger=ConformTrigger

[board.workload.intel_mp_table.base_entries27]
type=X86IntelMPIOIntAssignment
dest_io_apic_id=16
dest_io_apic_intin=4
eventq_index=0
interrupt_type=INT
polarity=ConformPolarity
source_bus_id=1
source_bus_irq=4
trigger=ConformTrigger

[board.workload.intel_mp_table.base_entries28]
type=X86IntelMPIOIntAssignment
dest_io_apic_id=16
dest_io_apic_intin=0
eventq_index=0
interrupt_type=ExtInt
polarity=ConformPolarity
source_bus_id=1
source_bus_irq=5
trigger=ConformTrigger

[board.workload.intel_mp_table.base_entries29]
type=X86IntelMPIOIntAssignment
dest_io_apic_id=16
dest_io_apic_intin=5
eventq_index=0
interrupt_type=INT
polarity=ConformPolarity
source_bus_id=1
source_bus_irq=5
trigger=ConformTrigger

[board.workload.intel_mp_table.base_entries30]
type=X86IntelMPIOIntAssignment
dest_io_apic_id=16
dest_io_apic_intin=0
eventq_index=0
interrupt_type=ExtInt
polarity=ConformPolarity
source_bus_id=1
source_bus_irq=6
trigger=ConformTrigger

[board.workload.intel_mp_table.base_entries31]
type=X86IntelMPIOIntAssignment
dest_io_apic_id=16
dest_io_apic_intin=6
eventq_index=0
interrupt_type=INT
polarity=ConformPolarity
source_bus_id=1
source_bus_irq=6
trigger=ConformTrigger

[board.workload.intel_mp_table.base_entries32]
type=X86IntelMPIOIntAssignment
dest_io_apic_id=16
dest_io_apic_intin=0
eventq_index=0
interrupt_type=ExtInt
polarity=ConformPolarity
source_bus_id=1
source_bus_irq=7
trigger=ConformTrigger

[board.workload.intel_mp_table.base_entries33]
type=X86IntelMPIOIntAssignment
dest_io_apic_id=16
dest_io_apic_intin=7
eventq_index=0
interrupt_type=INT
polarity=ConformPolarity
source_bus_id=1
source_bus_irq=7
trigger=ConformTrigger

[board.workload.intel_mp_table.base_entries34]
type=X86IntelMPIOIntAssignment
dest_io_apic_id=16
dest_io_apic_intin=0
eventq_index=0
interrupt_type=ExtInt
polarity=ConformPolarity
source_bus_id=1
source_bus_irq=8
trigger=ConformTrigger

[board.workload.intel_mp_table.base_entries35]
type=X86IntelMPIOIntAssignment
dest_io_apic_id=16
dest_io_apic_intin=8
eventq_index=0
interrupt_type=INT
polarity=ConformPolarity
source_bus_id=1
source_bus_irq=8
trigger=ConformTrigger

[board.workload.intel_mp_table.base_entries36]
type=X86IntelMPIOIntAssignment
dest_io_apic_id=16
dest_io_apic_intin=0
eventq_index=0
interrupt_type=ExtInt
polarity=ConformPolarity
source_bus_id=1
source_bus_irq=9
trigger=ConformTrigger

[board.workload.intel_mp_table.base_entries37]
type=X86IntelMPIOIntAssignment
dest_io_apic_id=16
dest_io_apic_intin=9
eventq_index=0
interrupt_type=INT
polarity=ConformPolarity
source_bus_id=1
source_bus_irq=9
trigger=ConformTrigger

[board.workload.intel_mp_table.base_entries38]
type=X86IntelMPIOIntAssignment
dest_io_apic_id=16
dest_io_apic_intin=0
eventq_index=0
interrupt_type=ExtInt
polarity=ConformPolarity
source_bus_id=1
source_bus_irq=10
trigger=ConformTrigger

[board.workload.intel_mp_table.base_entries39]
type=X86IntelMPIOIntAssignment
dest_io_apic_id=16
dest_io_apic_intin=10
eventq_index=0
interrupt_type=INT
polarity=ConformPolarity
source_bus_id=1
source_bus_irq=10
trigger=ConformTrigger

[board.workload.intel_mp_table.base_entries40]
type=X86IntelMPIOIntAssignment
dest_io_apic_id=16
dest_io_apic_intin=0
eventq_index=0
interrupt_type=ExtInt
polarity=ConformPolarity
source_bus_id=1
source_bus_irq=11
trigger=ConformTrigger

[board.workload.intel_mp_table.base_entries41]
type=X86IntelMPIOIntAssignment
dest_io_apic_id=16
dest_io_apic_intin=11
eventq_index=0
interrupt_type=INT
polarity=ConformPolarity
source_bus_id=1
source_bus_irq=11
trigger=ConformTrigger

[board.workload.intel_mp_table.base_entries42]
type=X86IntelMPIOIntAssignment
dest_io_apic_id=16
dest_io_apic_intin=0
eventq_index=0
interrupt_type=ExtInt
polarity=ConformPolarity
source_bus_id=1
source_bus_irq=12
trigger=ConformTrigger

[board.workload.intel_mp_table.base_entries43]
type=X86IntelMPIOIntAssignment
dest_io_apic_id=16
dest_io_apic_intin=12
eventq_index=0
interrupt_type=INT
polarity=ConformPolarity
source_bus_id=1
source_bus_irq=12
trigger=ConformTrigger

[board.workload.intel_mp_table.base_entries44]
type=X86IntelMPIOIntAssignment
dest_io_apic_id=16
dest_io_apic_intin=0
eventq_index=0
interrupt_type=ExtInt
polarity=ConformPolarity
source_bus_id=1
source_bus_irq=13
trigger=ConformTrigger

[board.workload.intel_mp_table.base_entries45]
type=X86IntelMPIOIntAssignment
dest_io_apic_id=16
dest_io_apic_intin=13
eventq_index=0
interrupt_type=INT
polarity=ConformPolarity
source_bus_id=1
source_bus_irq=13
trigger=ConformTrigger

[board.workload.intel_mp_table.base_entries46]
type=X86IntelMPIOIntAssignment
dest_io_apic_id=16
dest_io_apic_intin=0
eventq_index=0
interrupt_type=ExtInt
polarity=ConformPolarity
source_bus_id=1
source_bus_irq=14
trigger=ConformTrigger

[board.workload.intel_mp_table.base_entries47]
type=X86IntelMPIOIntAssignment
dest_io_apic_id=16
dest_io_apic_intin=14
eventq_index=0
interrupt_type=INT
polarity=ConformPolarity
source_bus_id=1
source_bus_irq=14
trigger=ConformTrigger

[board.workload.intel_mp_table.ext_entries]
type=X86IntelMPBusHierarchy
bus_id=1
eventq_index=0
parent_bus=0
subtractive_decode=true

[board.workload.smbios_table]
type=X86SMBiosSMBiosTable
children=structures
eventq_index=0
major_version=2
minor_version=5
structures=board.workload.smbios_table.structures

[board.workload.smbios_table.structures]
type=X86SMBiosBiosInformation
characteristic_ext_bytes=
characteristics=
emb_cont_firmware_major=0
emb_cont_firmware_minor=0
eventq_index=0
major=0
minor=0
release_date=06/08/2008
rom_size=0
starting_addr_segment=0
vendor=
version=

[root]
type=Root
children=board
eventq_index=0
full_system=true
sim_quantum=0
time_sync_enable=false
time_sync_period=100000000000
time_sync_spin_threshold=100000000

