<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.10"/>
<title>ESP8266: Exception Causes (EXCCAUSE)</title>
<link href="../../tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="../../jquery.js"></script>
<script type="text/javascript" src="../../dynsections.js"></script>
<link href="../../doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">ESP8266
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.10 -->
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="../../index.html"><span>Main&#160;Page</span></a></li>
      <li class="current"><a href="../../pages.html"><span>Related&#160;Pages</span></a></li>
      <li><a href="../../modules.html"><span>Modules</span></a></li>
      <li><a href="../../annotated.html"><span>Classes</span></a></li>
    </ul>
  </div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">Exception Causes (EXCCAUSE) </div>  </div>
</div><!--header-->
<div class="contents">
<div class="textblock"><table class="doxtable">
<tr>
<th align="center">EXC-CAUSE Code </th><th align="left">Cause Name </th><th align="left">Cause Description </th><th align="left">Required Option </th><th align="center">EXC-VADDR Loaded  </th></tr>
<tr>
<td align="center">0 </td><td align="left">IllegalInstructionCause </td><td align="left">Illegal instruction </td><td align="left">Exception </td><td align="center">No </td></tr>
<tr>
<td align="center">1 </td><td align="left">SyscallCause </td><td align="left">SYSCALL instruction </td><td align="left">Exception </td><td align="center">No </td></tr>
<tr>
<td align="center">2 </td><td align="left">InstructionFetchErrorCause </td><td align="left">Processor internal physical address or data error during instruction fetch </td><td align="left">Exception </td><td align="center">Yes </td></tr>
<tr>
<td align="center">3 </td><td align="left">LoadStoreErrorCause </td><td align="left">Processor internal physical address or data error during load or store </td><td align="left">Exception </td><td align="center">Yes </td></tr>
<tr>
<td align="center">4 </td><td align="left">Level1InterruptCause </td><td align="left">Level-1 interrupt as indicated by set level-1 bits in the INTERRUPT register </td><td align="left">Interrupt </td><td align="center">No </td></tr>
<tr>
<td align="center">5 </td><td align="left">AllocaCause </td><td align="left">MOVSP instruction, if caller’s registers are not in the register file </td><td align="left">Windowed Register </td><td align="center">No </td></tr>
<tr>
<td align="center">6 </td><td align="left">IntegerDivideByZeroCause </td><td align="left">QUOS, QUOU, REMS, or REMU divisor operand is zero </td><td align="left">32-bit Integer Divide </td><td align="center">No </td></tr>
<tr>
<td align="center">7 </td><td align="left">Reserved for Tensilica </td><td align="left"></td><td align="left"></td><td align="center"></td></tr>
<tr>
<td align="center">8 </td><td align="left">PrivilegedCause </td><td align="left">Attempt to execute a privileged operation when CRING ? 0 </td><td align="left">MMU </td><td align="center">No </td></tr>
<tr>
<td align="center">9 </td><td align="left">LoadStoreAlignmentCause </td><td align="left">Load or store to an unaligned address </td><td align="left">Unaligned Exception </td><td align="center">Yes </td></tr>
<tr>
<td align="center">10..11 </td><td align="left">Reserved for Tensilica </td><td align="left"></td><td align="left"></td><td align="center"></td></tr>
<tr>
<td align="center">12 </td><td align="left">InstrPIFDataErrorCause </td><td align="left">PIF data error during instruction fetch </td><td align="left">Processor Interface </td><td align="center">Yes </td></tr>
<tr>
<td align="center">13 </td><td align="left">LoadStorePIFDataErrorCause </td><td align="left">Synchronous PIF data error during LoadStore access </td><td align="left">Processor Interface </td><td align="center">Yes </td></tr>
<tr>
<td align="center">14 </td><td align="left">InstrPIFAddrErrorCause </td><td align="left">PIF address error during instruction fetch </td><td align="left">Processor Interface </td><td align="center">Yes </td></tr>
<tr>
<td align="center">15 </td><td align="left">LoadStorePIFAddrErrorCause </td><td align="left">Synchronous PIF address error during LoadStore access </td><td align="left">Processor Interface </td><td align="center">Yes </td></tr>
<tr>
<td align="center">16 </td><td align="left">InstTLBMissCause </td><td align="left">Error during Instruction TLB refill </td><td align="left">MMU </td><td align="center">Yes </td></tr>
<tr>
<td align="center">17 </td><td align="left">InstTLBMultiHitCause </td><td align="left">Multiple instruction TLB entries matched </td><td align="left">MMU </td><td align="center">Yes </td></tr>
<tr>
<td align="center">18 </td><td align="left">InstFetchPrivilegeCause </td><td align="left">An instruction fetch referenced a virtual address at a ring level less than CRING </td><td align="left">MMU </td><td align="center">Yes </td></tr>
<tr>
<td align="center">19 </td><td align="left">Reserved for Tensilica </td><td align="left"></td><td align="left"></td><td align="center"></td></tr>
<tr>
<td align="center">20 </td><td align="left">InstFetchProhibitedCause </td><td align="left">An instruction fetch referenced a page mapped with an attribute that does not permit instruction fetch </td><td align="left">Region Protection or MMU </td><td align="center">Yes </td></tr>
<tr>
<td align="center">21..23 </td><td align="left">Reserved for Tensilica </td><td align="left"></td><td align="left"></td><td align="center"></td></tr>
<tr>
<td align="center">24 </td><td align="left">LoadStoreTLBMissCause </td><td align="left">Error during TLB refill for a load or store </td><td align="left">MMU </td><td align="center">Yes </td></tr>
<tr>
<td align="center">25 </td><td align="left">LoadStoreTLBMultiHitCause </td><td align="left">Multiple TLB entries matched for a load or store </td><td align="left">MMU </td><td align="center">Yes </td></tr>
<tr>
<td align="center">26 </td><td align="left">LoadStorePrivilegeCause </td><td align="left">A load or store referenced a virtual address at a ring level less than CRING </td><td align="left">MMU </td><td align="center">Yes </td></tr>
<tr>
<td align="center">27 </td><td align="left">Reserved for Tensilica </td><td align="left"></td><td align="left"></td><td align="center"></td></tr>
<tr>
<td align="center">28 </td><td align="left">LoadProhibitedCause </td><td align="left">A load referenced a page mapped with an attribute that does not permit loads </td><td align="left">Region Protection or MMU </td><td align="center">Yes </td></tr>
<tr>
<td align="center">29 </td><td align="left">StoreProhibitedCause </td><td align="left">A store referenced a page mapped with an attribute that does not permit stores </td><td align="left">Region Protection or MMU </td><td align="center">Yes </td></tr>
<tr>
<td align="center">30..31 </td><td align="left">Reserved for Tensilica </td><td align="left"></td><td align="left"></td><td align="center"></td></tr>
<tr>
<td align="center">32..39 </td><td align="left">CoprocessornDisabled </td><td align="left">Coprocessor n instruction when cpn disabled. n varies 0..7 as the cause varies 32..39 </td><td align="left">Coprocessor </td><td align="center">No </td></tr>
<tr>
<td align="center">40..63 </td><td align="left">Reserved </td><td align="left"></td><td align="left"></td><td align="center"></td></tr>
</table>
<p>Infos from Xtensa Instruction Set Architecture (ISA) Reference Manual </p>
</div></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="../../doxygen.png" alt="doxygen"/>
</a> 1.8.10
</small></address>
</body>
</html>
