
../repos/coreutils/src/ptx:     file format elf32-littlearm


Disassembly of section .init:

00011254 <.init>:
   11254:	push	{r3, lr}
   11258:	bl	13a48 <ftello64@plt+0x23d8>
   1125c:	pop	{r3, pc}

Disassembly of section .plt:

00011260 <pthread_mutex_unlock@plt-0x14>:
   11260:	push	{lr}		; (str lr, [sp, #-4]!)
   11264:	ldr	lr, [pc, #4]	; 11270 <pthread_mutex_unlock@plt-0x4>
   11268:	add	lr, pc, lr
   1126c:	ldr	pc, [lr, #8]!
   11270:	muleq	r2, r0, sp

00011274 <pthread_mutex_unlock@plt>:
   11274:	add	ip, pc, #0, 12
   11278:	add	ip, ip, #167936	; 0x29000
   1127c:	ldr	pc, [ip, #3472]!	; 0xd90

00011280 <calloc@plt>:
   11280:	add	ip, pc, #0, 12
   11284:	add	ip, ip, #167936	; 0x29000
   11288:	ldr	pc, [ip, #3464]!	; 0xd88

0001128c <fputs_unlocked@plt>:
   1128c:	add	ip, pc, #0, 12
   11290:	add	ip, ip, #167936	; 0x29000
   11294:	ldr	pc, [ip, #3456]!	; 0xd80

00011298 <wctype@plt>:
   11298:	add	ip, pc, #0, 12
   1129c:	add	ip, ip, #167936	; 0x29000
   112a0:	ldr	pc, [ip, #3448]!	; 0xd78

000112a4 <raise@plt>:
   112a4:	add	ip, pc, #0, 12
   112a8:	add	ip, ip, #167936	; 0x29000
   112ac:	ldr	pc, [ip, #3440]!	; 0xd70

000112b0 <wcrtomb@plt>:
   112b0:	add	ip, pc, #0, 12
   112b4:	add	ip, ip, #167936	; 0x29000
   112b8:	ldr	pc, [ip, #3432]!	; 0xd68

000112bc <iconv_close@plt>:
   112bc:	add	ip, pc, #0, 12
   112c0:	add	ip, ip, #167936	; 0x29000
   112c4:	ldr	pc, [ip, #3424]!	; 0xd60

000112c8 <iswctype@plt>:
   112c8:	add	ip, pc, #0, 12
   112cc:	add	ip, ip, #167936	; 0x29000
   112d0:	ldr	pc, [ip, #3416]!	; 0xd58

000112d4 <iconv@plt>:
   112d4:	add	ip, pc, #0, 12
   112d8:	add	ip, ip, #167936	; 0x29000
   112dc:	ldr	pc, [ip, #3408]!	; 0xd50

000112e0 <strcmp@plt>:
   112e0:	add	ip, pc, #0, 12
   112e4:	add	ip, ip, #167936	; 0x29000
   112e8:	ldr	pc, [ip, #3400]!	; 0xd48

000112ec <pthread_mutex_destroy@plt>:
   112ec:	add	ip, pc, #0, 12
   112f0:	add	ip, ip, #167936	; 0x29000
   112f4:	ldr	pc, [ip, #3392]!	; 0xd40

000112f8 <fflush@plt>:
   112f8:	add	ip, pc, #0, 12
   112fc:	add	ip, ip, #167936	; 0x29000
   11300:	ldr	pc, [ip, #3384]!	; 0xd38

00011304 <wcwidth@plt>:
   11304:	add	ip, pc, #0, 12
   11308:	add	ip, ip, #167936	; 0x29000
   1130c:	ldr	pc, [ip, #3376]!	; 0xd30

00011310 <memmove@plt>:
   11310:	add	ip, pc, #0, 12
   11314:	add	ip, ip, #167936	; 0x29000
   11318:	ldr	pc, [ip, #3368]!	; 0xd28

0001131c <free@plt>:
   1131c:	add	ip, pc, #0, 12
   11320:	add	ip, ip, #167936	; 0x29000
   11324:	ldr	pc, [ip, #3360]!	; 0xd20

00011328 <pthread_mutex_lock@plt>:
   11328:	add	ip, pc, #0, 12
   1132c:	add	ip, ip, #167936	; 0x29000
   11330:	ldr	pc, [ip, #3352]!	; 0xd18

00011334 <ferror@plt>:
   11334:	add	ip, pc, #0, 12
   11338:	add	ip, ip, #167936	; 0x29000
   1133c:	ldr	pc, [ip, #3344]!	; 0xd10

00011340 <_exit@plt>:
   11340:	add	ip, pc, #0, 12
   11344:	add	ip, ip, #167936	; 0x29000
   11348:	ldr	pc, [ip, #3336]!	; 0xd08

0001134c <memcpy@plt>:
   1134c:	add	ip, pc, #0, 12
   11350:	add	ip, ip, #167936	; 0x29000
   11354:	ldr	pc, [ip, #3328]!	; 0xd00

00011358 <pthread_mutex_init@plt>:
   11358:	add	ip, pc, #0, 12
   1135c:	add	ip, ip, #167936	; 0x29000
   11360:	ldr	pc, [ip, #3320]!	; 0xcf8

00011364 <towlower@plt>:
   11364:	add	ip, pc, #0, 12
   11368:	add	ip, ip, #167936	; 0x29000
   1136c:	ldr	pc, [ip, #3312]!	; 0xcf0

00011370 <mbsinit@plt>:
   11370:	add	ip, pc, #0, 12
   11374:	add	ip, ip, #167936	; 0x29000
   11378:	ldr	pc, [ip, #3304]!	; 0xce8

0001137c <fwrite_unlocked@plt>:
   1137c:	add	ip, pc, #0, 12
   11380:	add	ip, ip, #167936	; 0x29000
   11384:	ldr	pc, [ip, #3296]!	; 0xce0

00011388 <memcmp@plt>:
   11388:	add	ip, pc, #0, 12
   1138c:	add	ip, ip, #167936	; 0x29000
   11390:	ldr	pc, [ip, #3288]!	; 0xcd8

00011394 <stpcpy@plt>:
   11394:	add	ip, pc, #0, 12
   11398:	add	ip, ip, #167936	; 0x29000
   1139c:	ldr	pc, [ip, #3280]!	; 0xcd0

000113a0 <fputc_unlocked@plt>:
   113a0:	add	ip, pc, #0, 12
   113a4:	add	ip, ip, #167936	; 0x29000
   113a8:	ldr	pc, [ip, #3272]!	; 0xcc8

000113ac <dcgettext@plt>:
   113ac:	add	ip, pc, #0, 12
   113b0:	add	ip, ip, #167936	; 0x29000
   113b4:	ldr	pc, [ip, #3264]!	; 0xcc0

000113b8 <strdup@plt>:
   113b8:	add	ip, pc, #0, 12
   113bc:	add	ip, ip, #167936	; 0x29000
   113c0:	ldr	pc, [ip, #3256]!	; 0xcb8

000113c4 <dup2@plt>:
   113c4:	add	ip, pc, #0, 12
   113c8:	add	ip, ip, #167936	; 0x29000
   113cc:	ldr	pc, [ip, #3248]!	; 0xcb0

000113d0 <realloc@plt>:
   113d0:	add	ip, pc, #0, 12
   113d4:	add	ip, ip, #167936	; 0x29000
   113d8:	ldr	pc, [ip, #3240]!	; 0xca8

000113dc <textdomain@plt>:
   113dc:	add	ip, pc, #0, 12
   113e0:	add	ip, ip, #167936	; 0x29000
   113e4:	ldr	pc, [ip, #3232]!	; 0xca0

000113e8 <iswcntrl@plt>:
   113e8:	add	ip, pc, #0, 12
   113ec:	add	ip, ip, #167936	; 0x29000
   113f0:	ldr	pc, [ip, #3224]!	; 0xc98

000113f4 <iswprint@plt>:
   113f4:	add	ip, pc, #0, 12
   113f8:	add	ip, ip, #167936	; 0x29000
   113fc:	ldr	pc, [ip, #3216]!	; 0xc90

00011400 <__fxstat64@plt>:
   11400:	add	ip, pc, #0, 12
   11404:	add	ip, ip, #167936	; 0x29000
   11408:	ldr	pc, [ip, #3208]!	; 0xc88

0001140c <fwrite@plt>:
   1140c:	add	ip, pc, #0, 12
   11410:	add	ip, ip, #167936	; 0x29000
   11414:	ldr	pc, [ip, #3200]!	; 0xc80

00011418 <lseek64@plt>:
   11418:	add	ip, pc, #0, 12
   1141c:	add	ip, ip, #167936	; 0x29000
   11420:	ldr	pc, [ip, #3192]!	; 0xc78

00011424 <__ctype_get_mb_cur_max@plt>:
   11424:	add	ip, pc, #0, 12
   11428:	add	ip, ip, #167936	; 0x29000
   1142c:	ldr	pc, [ip, #3184]!	; 0xc70

00011430 <fread@plt>:
   11430:	add	ip, pc, #0, 12
   11434:	add	ip, ip, #167936	; 0x29000
   11438:	ldr	pc, [ip, #3176]!	; 0xc68

0001143c <__fpending@plt>:
   1143c:	add	ip, pc, #0, 12
   11440:	add	ip, ip, #167936	; 0x29000
   11444:	ldr	pc, [ip, #3168]!	; 0xc60

00011448 <mbrtowc@plt>:
   11448:	add	ip, pc, #0, 12
   1144c:	add	ip, ip, #167936	; 0x29000
   11450:	ldr	pc, [ip, #3160]!	; 0xc58

00011454 <error@plt>:
   11454:	add	ip, pc, #0, 12
   11458:	add	ip, ip, #167936	; 0x29000
   1145c:	ldr	pc, [ip, #3152]!	; 0xc50

00011460 <open64@plt>:
   11460:	add	ip, pc, #0, 12
   11464:	add	ip, ip, #167936	; 0x29000
   11468:	ldr	pc, [ip, #3144]!	; 0xc48

0001146c <malloc@plt>:
   1146c:	add	ip, pc, #0, 12
   11470:	add	ip, ip, #167936	; 0x29000
   11474:	ldr	pc, [ip, #3136]!	; 0xc40

00011478 <iconv_open@plt>:
   11478:	add	ip, pc, #0, 12
   1147c:	add	ip, ip, #167936	; 0x29000
   11480:	ldr	pc, [ip, #3128]!	; 0xc38

00011484 <__libc_start_main@plt>:
   11484:	add	ip, pc, #0, 12
   11488:	add	ip, ip, #167936	; 0x29000
   1148c:	ldr	pc, [ip, #3120]!	; 0xc30

00011490 <__freading@plt>:
   11490:	add	ip, pc, #0, 12
   11494:	add	ip, ip, #167936	; 0x29000
   11498:	ldr	pc, [ip, #3112]!	; 0xc28

0001149c <__ctype_tolower_loc@plt>:
   1149c:	add	ip, pc, #0, 12
   114a0:	add	ip, ip, #167936	; 0x29000
   114a4:	ldr	pc, [ip, #3104]!	; 0xc20

000114a8 <__ctype_toupper_loc@plt>:
   114a8:	add	ip, pc, #0, 12
   114ac:	add	ip, ip, #167936	; 0x29000
   114b0:	ldr	pc, [ip, #3096]!	; 0xc18

000114b4 <__gmon_start__@plt>:
   114b4:	add	ip, pc, #0, 12
   114b8:	add	ip, ip, #167936	; 0x29000
   114bc:	ldr	pc, [ip, #3088]!	; 0xc10

000114c0 <freopen64@plt>:
   114c0:	add	ip, pc, #0, 12
   114c4:	add	ip, ip, #167936	; 0x29000
   114c8:	ldr	pc, [ip, #3080]!	; 0xc08

000114cc <getopt_long@plt>:
   114cc:	add	ip, pc, #0, 12
   114d0:	add	ip, ip, #167936	; 0x29000
   114d4:	ldr	pc, [ip, #3072]!	; 0xc00

000114d8 <__ctype_b_loc@plt>:
   114d8:	add	ip, pc, #0, 12
   114dc:	add	ip, ip, #167936	; 0x29000
   114e0:	ldr	pc, [ip, #3064]!	; 0xbf8

000114e4 <exit@plt>:
   114e4:	add	ip, pc, #0, 12
   114e8:	add	ip, ip, #167936	; 0x29000
   114ec:	ldr	pc, [ip, #3056]!	; 0xbf0

000114f0 <iswspace@plt>:
   114f0:	add	ip, pc, #0, 12
   114f4:	add	ip, ip, #167936	; 0x29000
   114f8:	ldr	pc, [ip, #3048]!	; 0xbe8

000114fc <strlen@plt>:
   114fc:	add	ip, pc, #0, 12
   11500:	add	ip, ip, #167936	; 0x29000
   11504:	ldr	pc, [ip, #3040]!	; 0xbe0

00011508 <strchr@plt>:
   11508:	add	ip, pc, #0, 12
   1150c:	add	ip, ip, #167936	; 0x29000
   11510:	ldr	pc, [ip, #3032]!	; 0xbd8

00011514 <__errno_location@plt>:
   11514:	add	ip, pc, #0, 12
   11518:	add	ip, ip, #167936	; 0x29000
   1151c:	ldr	pc, [ip, #3024]!	; 0xbd0

00011520 <iswalnum@plt>:
   11520:	add	ip, pc, #0, 12
   11524:	add	ip, ip, #167936	; 0x29000
   11528:	ldr	pc, [ip, #3016]!	; 0xbc8

0001152c <__sprintf_chk@plt>:
   1152c:	add	ip, pc, #0, 12
   11530:	add	ip, ip, #167936	; 0x29000
   11534:	ldr	pc, [ip, #3008]!	; 0xbc0

00011538 <__cxa_atexit@plt>:
   11538:	add	ip, pc, #0, 12
   1153c:	add	ip, ip, #167936	; 0x29000
   11540:	ldr	pc, [ip, #3000]!	; 0xbb8

00011544 <setvbuf@plt>:
   11544:	add	ip, pc, #0, 12
   11548:	add	ip, ip, #167936	; 0x29000
   1154c:	ldr	pc, [ip, #2992]!	; 0xbb0

00011550 <memset@plt>:
   11550:	add	ip, pc, #0, 12
   11554:	add	ip, ip, #167936	; 0x29000
   11558:	ldr	pc, [ip, #2984]!	; 0xba8

0001155c <btowc@plt>:
   1155c:	add	ip, pc, #0, 12
   11560:	add	ip, ip, #167936	; 0x29000
   11564:	ldr	pc, [ip, #2976]!	; 0xba0

00011568 <__printf_chk@plt>:
   11568:	add	ip, pc, #0, 12
   1156c:	add	ip, ip, #167936	; 0x29000
   11570:	ldr	pc, [ip, #2968]!	; 0xb98

00011574 <fileno@plt>:
   11574:	add	ip, pc, #0, 12
   11578:	add	ip, ip, #167936	; 0x29000
   1157c:	ldr	pc, [ip, #2960]!	; 0xb90

00011580 <__fprintf_chk@plt>:
   11580:	add	ip, pc, #0, 12
   11584:	add	ip, ip, #167936	; 0x29000
   11588:	ldr	pc, [ip, #2952]!	; 0xb88

0001158c <memchr@plt>:
   1158c:	add	ip, pc, #0, 12
   11590:	add	ip, ip, #167936	; 0x29000
   11594:	ldr	pc, [ip, #2944]!	; 0xb80

00011598 <fclose@plt>:
   11598:	add	ip, pc, #0, 12
   1159c:	add	ip, ip, #167936	; 0x29000
   115a0:	ldr	pc, [ip, #2936]!	; 0xb78

000115a4 <strnlen@plt>:
   115a4:	add	ip, pc, #0, 12
   115a8:	add	ip, ip, #167936	; 0x29000
   115ac:	ldr	pc, [ip, #2928]!	; 0xb70

000115b0 <fseeko64@plt>:
   115b0:	add	ip, pc, #0, 12
   115b4:	add	ip, ip, #167936	; 0x29000
   115b8:	ldr	pc, [ip, #2920]!	; 0xb68

000115bc <__overflow@plt>:
   115bc:	add	ip, pc, #0, 12
   115c0:	add	ip, ip, #167936	; 0x29000
   115c4:	ldr	pc, [ip, #2912]!	; 0xb60

000115c8 <setlocale@plt>:
   115c8:	add	ip, pc, #0, 12
   115cc:	add	ip, ip, #167936	; 0x29000
   115d0:	ldr	pc, [ip, #2904]!	; 0xb58

000115d4 <__explicit_bzero_chk@plt>:
   115d4:	add	ip, pc, #0, 12
   115d8:	add	ip, ip, #167936	; 0x29000
   115dc:	ldr	pc, [ip, #2896]!	; 0xb50

000115e0 <strrchr@plt>:
   115e0:	add	ip, pc, #0, 12
   115e4:	add	ip, ip, #167936	; 0x29000
   115e8:	ldr	pc, [ip, #2888]!	; 0xb48

000115ec <nl_langinfo@plt>:
   115ec:	add	ip, pc, #0, 12
   115f0:	add	ip, ip, #167936	; 0x29000
   115f4:	ldr	pc, [ip, #2880]!	; 0xb40

000115f8 <clearerr_unlocked@plt>:
   115f8:	add	ip, pc, #0, 12
   115fc:	add	ip, ip, #167936	; 0x29000
   11600:	ldr	pc, [ip, #2872]!	; 0xb38

00011604 <__strtoll_internal@plt>:
   11604:	add	ip, pc, #0, 12
   11608:	add	ip, ip, #167936	; 0x29000
   1160c:	ldr	pc, [ip, #2864]!	; 0xb30

00011610 <fopen64@plt>:
   11610:	add	ip, pc, #0, 12
   11614:	add	ip, ip, #167936	; 0x29000
   11618:	ldr	pc, [ip, #2856]!	; 0xb28

0001161c <qsort@plt>:
   1161c:	add	ip, pc, #0, 12
   11620:	add	ip, ip, #167936	; 0x29000
   11624:	ldr	pc, [ip, #2848]!	; 0xb20

00011628 <bindtextdomain@plt>:
   11628:	add	ip, pc, #0, 12
   1162c:	add	ip, ip, #167936	; 0x29000
   11630:	ldr	pc, [ip, #2840]!	; 0xb18

00011634 <towupper@plt>:
   11634:	add	ip, pc, #0, 12
   11638:	add	ip, ip, #167936	; 0x29000
   1163c:	ldr	pc, [ip, #2832]!	; 0xb10

00011640 <strncmp@plt>:
   11640:	add	ip, pc, #0, 12
   11644:	add	ip, ip, #167936	; 0x29000
   11648:	ldr	pc, [ip, #2824]!	; 0xb08

0001164c <abort@plt>:
   1164c:	add	ip, pc, #0, 12
   11650:	add	ip, ip, #167936	; 0x29000
   11654:	ldr	pc, [ip, #2816]!	; 0xb00

00011658 <close@plt>:
   11658:	add	ip, pc, #0, 12
   1165c:	add	ip, ip, #167936	; 0x29000
   11660:	ldr	pc, [ip, #2808]!	; 0xaf8

00011664 <__assert_fail@plt>:
   11664:	add	ip, pc, #0, 12
   11668:	add	ip, ip, #167936	; 0x29000
   1166c:	ldr	pc, [ip, #2800]!	; 0xaf0

00011670 <ftello64@plt>:
   11670:	add	ip, pc, #0, 12
   11674:	add	ip, ip, #167936	; 0x29000
   11678:	ldr	pc, [ip, #2792]!	; 0xae8

Disassembly of section .text:

0001167c <.text>:
   1167c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   11680:	mov	r6, r0
   11684:	sub	sp, sp, #124	; 0x7c
   11688:	ldr	r0, [r1]
   1168c:	mov	r5, r1
   11690:	bl	14e8c <ftello64@plt+0x381c>
   11694:	ldr	r1, [pc, #3936]	; 125fc <ftello64@plt+0xf8c>
   11698:	mov	r0, #6
   1169c:	bl	115c8 <setlocale@plt>
   116a0:	ldr	r4, [pc, #3772]	; 12564 <ftello64@plt+0xef4>
   116a4:	ldr	r1, [pc, #3772]	; 12568 <ftello64@plt+0xef8>
   116a8:	ldr	r0, [pc, #3772]	; 1256c <ftello64@plt+0xefc>
   116ac:	bl	11628 <bindtextdomain@plt>
   116b0:	ldr	r0, [pc, #3764]	; 1256c <ftello64@plt+0xefc>
   116b4:	bl	113dc <textdomain@plt>
   116b8:	sub	r3, r4, #20
   116bc:	ldr	r0, [pc, #3756]	; 12570 <ftello64@plt+0xf00>
   116c0:	str	r3, [sp, #16]
   116c4:	bl	29148 <ftello64@plt+0x17ad8>
   116c8:	ldr	r7, [pc, #3748]	; 12574 <ftello64@plt+0xf04>
   116cc:	ldr	r8, [pc, #3748]	; 12578 <ftello64@plt+0xf08>
   116d0:	ldr	r9, [pc, #3748]	; 1257c <ftello64@plt+0xf0c>
   116d4:	mov	sl, #0
   116d8:	str	sl, [sp]
   116dc:	mov	r3, r4
   116e0:	mov	r2, r7
   116e4:	mov	r1, r5
   116e8:	mov	r0, r6
   116ec:	bl	114cc <getopt_long@plt>
   116f0:	cmn	r0, #1
   116f4:	beq	11c14 <ftello64@plt+0x5a4>
   116f8:	add	r0, r0, #3
   116fc:	cmp	r0, #122	; 0x7a
   11700:	ldrls	pc, [pc, r0, lsl #2]
   11704:	b	11c0c <ftello64@plt+0x59c>
   11708:	andeq	r1, r1, r4, ror #21
   1170c:	ldrdeq	r1, [r1], -ip
   11710:	andeq	r1, r1, ip, lsl #24
   11714:	andeq	r1, r1, ip, lsl #24
   11718:	andeq	r1, r1, ip, lsl #24
   1171c:	andeq	r1, r1, ip, lsl #24
   11720:	andeq	r1, r1, ip, lsl #24
   11724:	andeq	r1, r1, ip, lsl #24
   11728:	andeq	r1, r1, ip, lsl #24
   1172c:	andeq	r1, r1, ip, lsl #24
   11730:	andeq	r1, r1, ip, lsl #24
   11734:	andeq	r1, r1, ip, lsl #24
   11738:	andeq	r1, r1, ip, lsl #24
   1173c:	muleq	r1, ip, sl
   11740:	andeq	r1, r1, ip, lsl #24
   11744:	andeq	r1, r1, ip, lsl #24
   11748:	andeq	r1, r1, ip, lsl #24
   1174c:	andeq	r1, r1, ip, lsl #24
   11750:	andeq	r1, r1, ip, lsl #24
   11754:	andeq	r1, r1, ip, lsl #24
   11758:	andeq	r1, r1, ip, lsl #24
   1175c:	andeq	r1, r1, ip, lsl #24
   11760:	andeq	r1, r1, ip, lsl #24
   11764:	andeq	r1, r1, ip, lsl #24
   11768:	andeq	r1, r1, ip, lsl #24
   1176c:	andeq	r1, r1, ip, lsl #24
   11770:	andeq	r1, r1, ip, lsl #24
   11774:	andeq	r1, r1, ip, lsl #24
   11778:	andeq	r1, r1, ip, lsl #24
   1177c:	andeq	r1, r1, ip, lsl #24
   11780:	andeq	r1, r1, ip, lsl #24
   11784:	andeq	r1, r1, ip, lsl #24
   11788:	andeq	r1, r1, ip, lsl #24
   1178c:	andeq	r1, r1, ip, lsl #24
   11790:	andeq	r1, r1, ip, lsl #24
   11794:	andeq	r1, r1, ip, lsl #24
   11798:	andeq	r1, r1, ip, lsl #24
   1179c:	andeq	r1, r1, ip, lsl #24
   117a0:	andeq	r1, r1, ip, lsl #24
   117a4:	andeq	r1, r1, ip, lsl #24
   117a8:	andeq	r1, r1, ip, lsl #24
   117ac:	andeq	r1, r1, ip, lsl #24
   117b0:	andeq	r1, r1, ip, lsl #24
   117b4:	andeq	r1, r1, ip, lsl #24
   117b8:	andeq	r1, r1, ip, lsl #24
   117bc:	andeq	r1, r1, ip, lsl #24
   117c0:	andeq	r1, r1, ip, lsl #24
   117c4:	andeq	r1, r1, ip, lsl #24
   117c8:	andeq	r1, r1, ip, lsl #24
   117cc:	andeq	r1, r1, ip, lsl #24
   117d0:	andeq	r1, r1, ip, lsl #24
   117d4:	andeq	r1, r1, ip, lsl #24
   117d8:	andeq	r1, r1, ip, lsl #24
   117dc:	andeq	r1, r1, ip, lsl #24
   117e0:	andeq	r1, r1, ip, lsl #24
   117e4:	andeq	r1, r1, ip, lsl #24
   117e8:	andeq	r1, r1, ip, lsl #24
   117ec:	andeq	r1, r1, ip, lsl #24
   117f0:	andeq	r1, r1, ip, lsl #24
   117f4:	andeq	r1, r1, ip, lsl #24
   117f8:	andeq	r1, r1, ip, lsl #24
   117fc:	andeq	r1, r1, ip, lsl #24
   11800:	andeq	r1, r1, ip, lsl #24
   11804:	andeq	r1, r1, ip, lsl #24
   11808:	andeq	r1, r1, ip, lsl #24
   1180c:	andeq	r1, r1, ip, lsl #24
   11810:	andeq	r1, r1, ip, lsl #24
   11814:	andeq	r1, r1, ip, lsl #24
   11818:	andeq	r1, r1, ip, lsl #21
   1181c:	andeq	r1, r1, ip, lsl #24
   11820:	andeq	r1, r1, ip, lsl #24
   11824:	andeq	r1, r1, ip, lsl #24
   11828:	andeq	r1, r1, ip, lsl #24
   1182c:	andeq	r1, r1, r4, ror sl
   11830:	andeq	r1, r1, r4, ror #20
   11834:	andeq	r1, r1, ip, lsl #24
   11838:	andeq	r1, r1, ip, lsl #24
   1183c:	andeq	r1, r1, ip, lsl #24
   11840:	andeq	r1, r1, ip, lsl #24
   11844:	andeq	r1, r1, ip, lsl #24
   11848:	andeq	r1, r1, r4, asr sl
   1184c:	andeq	r1, r1, ip, lsl #24
   11850:	andeq	r1, r1, r4, asr #20
   11854:	andeq	r1, r1, ip, lsl #24
   11858:	andeq	r1, r1, ip, lsl #24
   1185c:	andeq	r1, r1, r4, lsr sl
   11860:	andeq	r1, r1, ip, lsl sl
   11864:	andeq	r1, r1, ip, lsl #20
   11868:	andeq	r1, r1, ip, lsl #24
   1186c:	andeq	r1, r1, ip, lsl #24
   11870:	andeq	r1, r1, r4, ror #19
   11874:	andeq	r1, r1, ip, lsl #24
   11878:	andeq	r1, r1, ip, lsl #24
   1187c:	andeq	r1, r1, ip, lsl #24
   11880:	andeq	r1, r1, ip, lsl #24
   11884:	andeq	r1, r1, ip, lsl #24
   11888:	andeq	r1, r1, ip, lsl #24
   1188c:	andeq	r1, r1, ip, lsl #24
   11890:	andeq	r1, r1, ip, lsl #24
   11894:	andeq	r1, r1, ip, lsl #24
   11898:	andeq	r1, r1, ip, lsl #24
   1189c:	ldrdeq	r1, [r1], -r4
   118a0:	andeq	r1, r1, ip, lsl #24
   118a4:	andeq	r1, r1, ip, lsl #24
   118a8:	andeq	r1, r1, ip, lsl #24
   118ac:	andeq	r1, r1, r4, asr #19
   118b0:	andeq	r1, r1, r4, ror r9
   118b4:	andeq	r1, r1, ip, lsl #24
   118b8:	andeq	r1, r1, r4, ror #18
   118bc:	andeq	r1, r1, ip, lsl #24
   118c0:	andeq	r1, r1, ip, lsl #24
   118c4:	andeq	r1, r1, ip, lsl #24
   118c8:	andeq	r1, r1, ip, lsl #24
   118cc:	andeq	r1, r1, ip, lsl #24
   118d0:	andeq	r1, r1, r4, asr r9
   118d4:	andeq	r1, r1, ip, lsl #24
   118d8:	andeq	r1, r1, ip, lsl #24
   118dc:	andeq	r1, r1, r4, asr #18
   118e0:	andeq	r1, r1, ip, lsl #24
   118e4:	ldrdeq	r1, [r1], -r8
   118e8:	andeq	r1, r1, ip, lsl #24
   118ec:	andeq	r1, r1, ip, lsl #24
   118f0:	strdeq	r1, [r1], -r4
   118f4:	ldr	r3, [pc, #3328]	; 125fc <ftello64@plt+0xf8c>
   118f8:	mov	r2, #0
   118fc:	str	r3, [sp]
   11900:	mov	r1, r2
   11904:	add	r3, sp, #96	; 0x60
   11908:	ldr	r0, [r8]
   1190c:	bl	26260 <ftello64@plt+0x14bf0>
   11910:	cmp	r0, #0
   11914:	bne	13968 <ftello64@plt+0x22f8>
   11918:	ldrd	sl, [sp, #96]	; 0x60
   1191c:	mov	r3, #0
   11920:	mvn	r2, #-2147483647	; 0x80000001
   11924:	subs	r0, sl, #1
   11928:	sbc	r1, fp, #0
   1192c:	cmp	r1, r3
   11930:	cmpeq	r0, r2
   11934:	bhi	13968 <ftello64@plt+0x22f8>
   11938:	ldr	r3, [pc, #3256]	; 125f8 <ftello64@plt+0xf88>
   1193c:	str	sl, [r3, #8]
   11940:	b	116d4 <ftello64@plt+0x64>
   11944:	ldr	r3, [pc, #3124]	; 12580 <ftello64@plt+0xf10>
   11948:	mov	r2, #1
   1194c:	strb	r2, [r3, #528]	; 0x210
   11950:	b	116d4 <ftello64@plt+0x64>
   11954:	ldr	r3, [pc, #3108]	; 12580 <ftello64@plt+0xf10>
   11958:	ldr	r2, [r8]
   1195c:	str	r2, [r3, #524]	; 0x20c
   11960:	b	116d4 <ftello64@plt+0x64>
   11964:	ldr	r3, [pc, #3092]	; 12580 <ftello64@plt+0xf10>
   11968:	ldr	r2, [r8]
   1196c:	str	r2, [r3, #520]	; 0x208
   11970:	b	116d4 <ftello64@plt+0x64>
   11974:	ldr	r3, [pc, #3200]	; 125fc <ftello64@plt+0xf8c>
   11978:	mov	r2, #0
   1197c:	str	r3, [sp]
   11980:	mov	r1, r2
   11984:	add	r3, sp, #96	; 0x60
   11988:	ldr	r0, [r8]
   1198c:	bl	26260 <ftello64@plt+0x14bf0>
   11990:	cmp	r0, #0
   11994:	bne	138ec <ftello64@plt+0x227c>
   11998:	ldrd	sl, [sp, #96]	; 0x60
   1199c:	mov	r3, #0
   119a0:	mvn	r2, #-2147483647	; 0x80000001
   119a4:	subs	r0, sl, #1
   119a8:	sbc	r1, fp, #0
   119ac:	cmp	r1, r3
   119b0:	cmpeq	r0, r2
   119b4:	bhi	138ec <ftello64@plt+0x227c>
   119b8:	ldr	r3, [pc, #3128]	; 125f8 <ftello64@plt+0xf88>
   119bc:	str	sl, [r3, #4]
   119c0:	b	116d4 <ftello64@plt+0x64>
   119c4:	ldr	r3, [pc, #2996]	; 12580 <ftello64@plt+0xf10>
   119c8:	mov	r2, #1
   119cc:	strb	r2, [r3]
   119d0:	b	116d4 <ftello64@plt+0x64>
   119d4:	ldr	r3, [pc, #2980]	; 12580 <ftello64@plt+0xf10>
   119d8:	ldr	r2, [r8]
   119dc:	str	r2, [r3, #516]	; 0x204
   119e0:	b	116d4 <ftello64@plt+0x64>
   119e4:	ldr	r3, [r8]
   119e8:	ldr	sl, [pc, #2960]	; 12580 <ftello64@plt+0xf10>
   119ec:	mov	r0, r3
   119f0:	str	r3, [sl, #832]	; 0x340
   119f4:	bl	13c58 <ftello64@plt+0x25e8>
   119f8:	ldr	r3, [sl, #832]	; 0x340
   119fc:	ldrb	r3, [r3]
   11a00:	cmp	r3, #0
   11a04:	streq	r3, [sl, #832]	; 0x340
   11a08:	b	116d4 <ftello64@plt+0x64>
   11a0c:	ldr	r3, [pc, #2924]	; 12580 <ftello64@plt+0xf10>
   11a10:	mov	r2, #3
   11a14:	str	r2, [r3, #532]	; 0x214
   11a18:	b	116d4 <ftello64@plt+0x64>
   11a1c:	ldr	r3, [r8]
   11a20:	ldr	r2, [pc, #2904]	; 12580 <ftello64@plt+0xf10>
   11a24:	mov	r0, r3
   11a28:	str	r3, [r2, #540]	; 0x21c
   11a2c:	bl	13c58 <ftello64@plt+0x25e8>
   11a30:	b	116d4 <ftello64@plt+0x64>
   11a34:	ldr	r3, [pc, #2884]	; 12580 <ftello64@plt+0xf10>
   11a38:	mov	r2, #1
   11a3c:	strb	r2, [r3, #536]	; 0x218
   11a40:	b	116d4 <ftello64@plt+0x64>
   11a44:	ldr	r3, [pc, #2868]	; 12580 <ftello64@plt+0xf10>
   11a48:	mov	r2, #2
   11a4c:	str	r2, [r3, #532]	; 0x214
   11a50:	b	116d4 <ftello64@plt+0x64>
   11a54:	ldr	r3, [pc, #2972]	; 125f8 <ftello64@plt+0xf88>
   11a58:	ldr	r2, [r8]
   11a5c:	str	r2, [r3, #16]
   11a60:	b	116d4 <ftello64@plt+0x64>
   11a64:	ldr	r3, [pc, #2956]	; 125f8 <ftello64@plt+0xf88>
   11a68:	mov	r2, #0
   11a6c:	strb	r2, [r3]
   11a70:	b	116d4 <ftello64@plt+0x64>
   11a74:	ldr	r2, [r8]
   11a78:	ldr	r3, [pc, #2936]	; 125f8 <ftello64@plt+0xf88>
   11a7c:	mov	r0, r2
   11a80:	str	r2, [r3, #12]
   11a84:	bl	13c58 <ftello64@plt+0x25e8>
   11a88:	b	116d4 <ftello64@plt+0x64>
   11a8c:	ldr	r3, [pc, #2796]	; 12580 <ftello64@plt+0xf10>
   11a90:	mov	r2, #1
   11a94:	strb	r2, [r3, #529]	; 0x211
   11a98:	b	116d4 <ftello64@plt+0x64>
   11a9c:	ldr	r1, [r9]
   11aa0:	mov	r2, #1
   11aa4:	mov	r3, #4
   11aa8:	stmib	sp, {r1, r2}
   11aac:	str	r3, [sp]
   11ab0:	ldr	r2, [pc, #2764]	; 12584 <ftello64@plt+0xf14>
   11ab4:	ldr	r3, [sp, #16]
   11ab8:	ldr	r1, [r8]
   11abc:	ldr	r0, [pc, #2756]	; 12588 <ftello64@plt+0xf18>
   11ac0:	bl	14a94 <ftello64@plt+0x3424>
   11ac4:	ldr	r2, [pc, #2752]	; 1258c <ftello64@plt+0xf1c>
   11ac8:	ldr	r3, [pc, #2736]	; 12580 <ftello64@plt+0xf10>
   11acc:	add	r0, r2, r0, lsl #2
   11ad0:	ldr	r2, [r0, #56]	; 0x38
   11ad4:	str	r2, [r3, #532]	; 0x214
   11ad8:	b	116d4 <ftello64@plt+0x64>
   11adc:	mov	r0, #0
   11ae0:	bl	14438 <ftello64@plt+0x2dc8>
   11ae4:	ldr	r2, [pc, #2868]	; 12620 <ftello64@plt+0xfb0>
   11ae8:	ldr	r3, [pc, #2720]	; 12590 <ftello64@plt+0xf20>
   11aec:	ldr	r1, [pc, #2720]	; 12594 <ftello64@plt+0xf24>
   11af0:	ldr	r0, [pc, #2720]	; 12598 <ftello64@plt+0xf28>
   11af4:	ldr	r5, [r2]
   11af8:	ldr	r6, [r3]
   11afc:	bl	157b0 <ftello64@plt+0x4140>
   11b00:	mov	r4, #0
   11b04:	mov	r3, r6
   11b08:	str	r4, [sp, #4]
   11b0c:	ldr	r2, [pc, #2696]	; 1259c <ftello64@plt+0xf2c>
   11b10:	ldr	r1, [pc, #2696]	; 125a0 <ftello64@plt+0xf30>
   11b14:	str	r0, [sp]
   11b18:	mov	r0, r5
   11b1c:	bl	259f8 <ftello64@plt+0x14388>
   11b20:	mov	r0, r4
   11b24:	bl	114e4 <exit@plt>
   11b28:	mov	r3, #1
   11b2c:	mov	r0, #4
   11b30:	str	r3, [fp, #1136]	; 0x470
   11b34:	bl	25af4 <ftello64@plt+0x14484>
   11b38:	str	r0, [fp, #1124]	; 0x464
   11b3c:	mov	r0, #8
   11b40:	bl	25af4 <ftello64@plt+0x14484>
   11b44:	str	r0, [fp, #1128]	; 0x468
   11b48:	mov	r0, #8
   11b4c:	bl	25af4 <ftello64@plt+0x14484>
   11b50:	ldr	r4, [r7]
   11b54:	ldr	r9, [r5, r4, lsl #2]
   11b58:	lsl	r8, r4, #2
   11b5c:	ldrb	r3, [r9]
   11b60:	cmp	r3, #0
   11b64:	str	r0, [fp, #1132]	; 0x46c
   11b68:	beq	11b88 <ftello64@plt+0x518>
   11b6c:	ldr	r1, [pc, #2608]	; 125a4 <ftello64@plt+0xf34>
   11b70:	mov	r0, r9
   11b74:	bl	112e0 <strcmp@plt>
   11b78:	cmp	r0, #0
   11b7c:	ldrne	r3, [fp, #1124]	; 0x464
   11b80:	strne	r9, [r3]
   11b84:	bne	11b94 <ftello64@plt+0x524>
   11b88:	ldr	r3, [fp, #1124]	; 0x464
   11b8c:	mov	r2, #0
   11b90:	str	r2, [r3]
   11b94:	add	r4, r4, #1
   11b98:	cmp	r6, r4
   11b9c:	str	r4, [r7]
   11ba0:	ble	11cc8 <ftello64@plt+0x658>
   11ba4:	ldr	r3, [pc, #2676]	; 12620 <ftello64@plt+0xfb0>
   11ba8:	add	r8, r5, r8
   11bac:	ldr	r1, [pc, #2548]	; 125a8 <ftello64@plt+0xf38>
   11bb0:	ldr	r0, [r8, #4]
   11bb4:	ldr	r2, [r3]
   11bb8:	bl	14d18 <ftello64@plt+0x36a8>
   11bbc:	subs	r8, r0, #0
   11bc0:	beq	13918 <ftello64@plt+0x22a8>
   11bc4:	ldr	r3, [r7]
   11bc8:	add	r3, r3, #1
   11bcc:	cmp	r6, r3
   11bd0:	str	r3, [r7]
   11bd4:	ble	11cc8 <ftello64@plt+0x658>
   11bd8:	mov	r2, #5
   11bdc:	ldr	r1, [pc, #2504]	; 125ac <ftello64@plt+0xf3c>
   11be0:	mov	r0, #0
   11be4:	bl	113ac <dcgettext@plt>
   11be8:	ldr	r3, [r7]
   11bec:	mov	r4, r0
   11bf0:	ldr	r0, [r5, r3, lsl #2]
   11bf4:	bl	1785c <ftello64@plt+0x61ec>
   11bf8:	mov	r1, #0
   11bfc:	mov	r2, r4
   11c00:	mov	r3, r0
   11c04:	mov	r0, r1
   11c08:	bl	11454 <error@plt>
   11c0c:	mov	r0, #1
   11c10:	bl	14438 <ftello64@plt+0x2dc8>
   11c14:	ldr	r7, [pc, #2452]	; 125b0 <ftello64@plt+0xf40>
   11c18:	ldr	r3, [r7]
   11c1c:	cmp	r6, r3
   11c20:	beq	124f8 <ftello64@plt+0xe88>
   11c24:	ldr	r9, [pc, #2508]	; 125f8 <ftello64@plt+0xf88>
   11c28:	ldr	fp, [pc, #2384]	; 12580 <ftello64@plt+0xf10>
   11c2c:	ldrb	r2, [r9]
   11c30:	cmp	r2, #0
   11c34:	beq	11b28 <ftello64@plt+0x4b8>
   11c38:	sub	r6, r6, r3
   11c3c:	mov	r0, r6
   11c40:	mov	r1, #4
   11c44:	str	r6, [fp, #1136]	; 0x470
   11c48:	bl	25bdc <ftello64@plt+0x1456c>
   11c4c:	mov	r1, #8
   11c50:	mov	r6, #0
   11c54:	str	r0, [fp, #1124]	; 0x464
   11c58:	ldr	r0, [fp, #1136]	; 0x470
   11c5c:	bl	25bdc <ftello64@plt+0x1456c>
   11c60:	mov	r1, #8
   11c64:	str	r0, [fp, #1128]	; 0x468
   11c68:	ldr	r0, [fp, #1136]	; 0x470
   11c6c:	bl	25bdc <ftello64@plt+0x1456c>
   11c70:	ldr	sl, [fp, #1136]	; 0x470
   11c74:	ldr	r9, [fp, #1124]	; 0x464
   11c78:	str	r0, [fp, #1132]	; 0x46c
   11c7c:	b	11cc0 <ftello64@plt+0x650>
   11c80:	ldr	r4, [r7]
   11c84:	ldr	r8, [r5, r4, lsl #2]
   11c88:	ldrb	r3, [r8]
   11c8c:	cmp	r3, #0
   11c90:	beq	11cac <ftello64@plt+0x63c>
   11c94:	ldr	r1, [pc, #2312]	; 125a4 <ftello64@plt+0xf34>
   11c98:	mov	r0, r8
   11c9c:	bl	112e0 <strcmp@plt>
   11ca0:	cmp	r0, #0
   11ca4:	strne	r8, [r9, r6, lsl #2]
   11ca8:	bne	11cb4 <ftello64@plt+0x644>
   11cac:	mov	r3, #0
   11cb0:	str	r3, [r9, r6, lsl #2]
   11cb4:	add	r6, r6, #1
   11cb8:	add	r4, r4, #1
   11cbc:	str	r4, [r7]
   11cc0:	cmp	r6, sl
   11cc4:	blt	11c80 <ftello64@plt+0x610>
   11cc8:	ldr	r3, [fp, #532]	; 0x214
   11ccc:	cmp	r3, #0
   11cd0:	bne	11cec <ftello64@plt+0x67c>
   11cd4:	ldr	r9, [pc, #2332]	; 125f8 <ftello64@plt+0xf88>
   11cd8:	ldrb	r3, [r9]
   11cdc:	cmp	r3, #0
   11ce0:	moveq	r3, #2
   11ce4:	movne	r3, #1
   11ce8:	str	r3, [fp, #532]	; 0x214
   11cec:	ldrb	r3, [fp]
   11cf0:	cmp	r3, #0
   11cf4:	beq	11d20 <ftello64@plt+0x6b0>
   11cf8:	bl	114a8 <__ctype_toupper_loc@plt>
   11cfc:	ldr	r3, [pc, #2224]	; 125b4 <ftello64@plt+0xf44>
   11d00:	mov	r2, #0
   11d04:	add	ip, r3, #256	; 0x100
   11d08:	ldr	r1, [r0]
   11d0c:	ldr	r1, [r1, r2]
   11d10:	add	r2, r2, #4
   11d14:	strb	r1, [r3, #1]!
   11d18:	cmp	ip, r3
   11d1c:	bne	11d08 <ftello64@plt+0x698>
   11d20:	ldr	r3, [fp, #540]	; 0x21c
   11d24:	cmp	r3, #0
   11d28:	beq	12534 <ftello64@plt+0xec4>
   11d2c:	ldrb	r3, [r3]
   11d30:	cmp	r3, #0
   11d34:	streq	r3, [fp, #540]	; 0x21c
   11d38:	beq	11d44 <ftello64@plt+0x6d4>
   11d3c:	ldr	r0, [pc, #2164]	; 125b8 <ftello64@plt+0xf48>
   11d40:	bl	13ef8 <ftello64@plt+0x2888>
   11d44:	ldr	r3, [fp, #832]	; 0x340
   11d48:	cmp	r3, #0
   11d4c:	beq	1249c <ftello64@plt+0xe2c>
   11d50:	ldr	r0, [pc, #2148]	; 125bc <ftello64@plt+0xf4c>
   11d54:	bl	13ef8 <ftello64@plt+0x2888>
   11d58:	ldr	r4, [fp, #516]	; 0x204
   11d5c:	cmp	r4, #0
   11d60:	beq	11dc8 <ftello64@plt+0x758>
   11d64:	mov	r0, r4
   11d68:	add	r1, sp, #96	; 0x60
   11d6c:	bl	13fa0 <ftello64@plt+0x2930>
   11d70:	mov	r2, #256	; 0x100
   11d74:	mov	r1, #1
   11d78:	ldr	r0, [pc, #2112]	; 125c0 <ftello64@plt+0xf50>
   11d7c:	bl	11550 <memset@plt>
   11d80:	ldr	r0, [sp, #96]	; 0x60
   11d84:	ldr	r1, [sp, #100]	; 0x64
   11d88:	cmp	r0, r1
   11d8c:	movcc	r2, r0
   11d90:	movcc	ip, #0
   11d94:	bcs	11dac <ftello64@plt+0x73c>
   11d98:	ldrb	r3, [r2], #1
   11d9c:	add	r3, fp, r3
   11da0:	cmp	r2, r1
   11da4:	strb	ip, [r3, #1140]	; 0x474
   11da8:	bne	11d98 <ftello64@plt+0x728>
   11dac:	ldr	r9, [pc, #2116]	; 125f8 <ftello64@plt+0xf88>
   11db0:	ldrb	r3, [r9]
   11db4:	cmp	r3, #0
   11db8:	strbeq	r3, [fp, #1172]	; 0x494
   11dbc:	strbeq	r3, [fp, #1149]	; 0x47d
   11dc0:	strbeq	r3, [fp, #1150]	; 0x47e
   11dc4:	bl	14c70 <ftello64@plt+0x3600>
   11dc8:	ldr	r0, [fp, #520]	; 0x208
   11dcc:	cmp	r0, #0
   11dd0:	beq	11de8 <ftello64@plt+0x778>
   11dd4:	ldr	r1, [pc, #2024]	; 125c4 <ftello64@plt+0xf54>
   11dd8:	bl	14078 <ftello64@plt+0x2a08>
   11ddc:	ldr	r3, [fp, #1404]	; 0x57c
   11de0:	cmp	r3, #0
   11de4:	streq	r3, [fp, #520]	; 0x208
   11de8:	ldr	r0, [fp, #524]	; 0x20c
   11dec:	cmp	r0, #0
   11df0:	beq	11e08 <ftello64@plt+0x798>
   11df4:	ldr	r1, [pc, #1996]	; 125c8 <ftello64@plt+0xf58>
   11df8:	bl	14078 <ftello64@plt+0x2a08>
   11dfc:	ldr	r3, [fp, #1416]	; 0x588
   11e00:	cmp	r3, #0
   11e04:	streq	r3, [fp, #524]	; 0x20c
   11e08:	ldr	r3, [pc, #1980]	; 125cc <ftello64@plt+0xf5c>
   11e0c:	mov	r0, #0
   11e10:	mov	r2, r3
   11e14:	mov	r1, #0
   11e18:	mov	r3, #0
   11e1c:	strd	r0, [r2], #40	; 0x28
   11e20:	str	r2, [sp, #72]	; 0x48
   11e24:	ldr	r2, [pc, #1952]	; 125cc <ftello64@plt+0xf5c>
   11e28:	str	r3, [fp, #1420]	; 0x58c
   11e2c:	add	r2, r2, #28
   11e30:	str	r2, [sp, #40]	; 0x28
   11e34:	str	r3, [fp, #1432]	; 0x598
   11e38:	str	r3, [fp, #1436]	; 0x59c
   11e3c:	str	r3, [sp, #52]	; 0x34
   11e40:	ldr	r3, [fp, #1136]	; 0x470
   11e44:	ldr	r2, [sp, #52]	; 0x34
   11e48:	cmp	r2, r3
   11e4c:	bge	1262c <ftello64@plt+0xfbc>
   11e50:	ldr	r5, [sp, #52]	; 0x34
   11e54:	ldr	r3, [fp, #1124]	; 0x464
   11e58:	ldr	r1, [fp, #1132]	; 0x46c
   11e5c:	lsl	r2, r5, #3
   11e60:	add	r1, r1, r2
   11e64:	ldr	r0, [r3, r5, lsl #2]
   11e68:	mov	r4, r2
   11e6c:	str	r2, [sp, #76]	; 0x4c
   11e70:	bl	13fa0 <ftello64@plt+0x2930>
   11e74:	ldrb	r3, [fp, #528]	; 0x210
   11e78:	ldr	r2, [fp, #1132]	; 0x46c
   11e7c:	cmp	r3, #0
   11e80:	add	r1, r2, r4
   11e84:	str	r1, [sp, #28]
   11e88:	ldr	sl, [r2, r5, lsl #3]
   11e8c:	beq	11f20 <ftello64@plt+0x8b0>
   11e90:	ldr	r4, [r1, #4]
   11e94:	cmp	sl, r4
   11e98:	movcs	r7, sl
   11e9c:	bcs	124ec <ftello64@plt+0xe7c>
   11ea0:	bl	114d8 <__ctype_b_loc@plt>
   11ea4:	mov	r3, sl
   11ea8:	ldr	r0, [r0]
   11eac:	b	11ec0 <ftello64@plt+0x850>
   11eb0:	cmp	r4, r2
   11eb4:	mov	r3, r2
   11eb8:	mov	r7, r2
   11ebc:	beq	124ec <ftello64@plt+0xe7c>
   11ec0:	ldrb	r1, [r3]
   11ec4:	mov	r7, r3
   11ec8:	add	r2, r3, #1
   11ecc:	lsl	r1, r1, #1
   11ed0:	ldrh	r1, [r0, r1]
   11ed4:	tst	r1, #8192	; 0x2000
   11ed8:	beq	11eb0 <ftello64@plt+0x840>
   11edc:	sub	r1, r3, sl
   11ee0:	cmp	r3, r4
   11ee4:	str	r1, [sp, #16]
   11ee8:	bcc	11f00 <ftello64@plt+0x890>
   11eec:	b	11f30 <ftello64@plt+0x8c0>
   11ef0:	cmp	r4, r2
   11ef4:	mov	r7, r2
   11ef8:	beq	11f30 <ftello64@plt+0x8c0>
   11efc:	add	r2, r2, #1
   11f00:	mov	r7, r3
   11f04:	mov	r3, r2
   11f08:	ldrb	r1, [r7]
   11f0c:	lsl	r1, r1, #1
   11f10:	ldrh	r1, [r0, r1]
   11f14:	tst	r1, #8192	; 0x2000
   11f18:	bne	11ef0 <ftello64@plt+0x880>
   11f1c:	b	11f30 <ftello64@plt+0x8c0>
   11f20:	ldr	r2, [sp, #28]
   11f24:	mov	r7, sl
   11f28:	str	r3, [sp, #16]
   11f2c:	ldr	r4, [r2, #4]
   11f30:	mov	r9, sl
   11f34:	mov	r8, sl
   11f38:	cmp	r4, sl
   11f3c:	str	r4, [sp, #68]	; 0x44
   11f40:	bls	13874 <ftello64@plt+0x2204>
   11f44:	ldr	r3, [fp, #540]	; 0x21c
   11f48:	cmp	r3, #0
   11f4c:	beq	11fa8 <ftello64@plt+0x938>
   11f50:	ldr	r3, [sp, #68]	; 0x44
   11f54:	mov	r1, sl
   11f58:	sub	r2, r3, sl
   11f5c:	ldr	r3, [pc, #1644]	; 125d0 <ftello64@plt+0xf60>
   11f60:	ldr	r0, [pc, #1644]	; 125d4 <ftello64@plt+0xf64>
   11f64:	stm	sp, {r2, r3}
   11f68:	mov	r3, #0
   11f6c:	bl	24fd4 <ftello64@plt+0x13964>
   11f70:	cmn	r0, #1
   11f74:	beq	11f98 <ftello64@plt+0x928>
   11f78:	cmp	r0, #0
   11f7c:	beq	12470 <ftello64@plt+0xe00>
   11f80:	cmn	r0, #2
   11f84:	beq	1246c <ftello64@plt+0xdfc>
   11f88:	ldr	r3, [fp, #1448]	; 0x5a8
   11f8c:	ldr	r3, [r3]
   11f90:	add	r3, sl, r3
   11f94:	str	r3, [sp, #68]	; 0x44
   11f98:	ldr	r3, [sp, #68]	; 0x44
   11f9c:	cmp	sl, r3
   11fa0:	movcs	r9, r3
   11fa4:	bcs	11fdc <ftello64@plt+0x96c>
   11fa8:	bl	114d8 <__ctype_b_loc@plt>
   11fac:	ldr	r2, [sp, #68]	; 0x44
   11fb0:	ldr	r1, [r0]
   11fb4:	b	11fc0 <ftello64@plt+0x950>
   11fb8:	cmp	sl, r2
   11fbc:	bcs	12448 <ftello64@plt+0xdd8>
   11fc0:	mov	r9, r2
   11fc4:	sub	r2, r2, #1
   11fc8:	ldrb	r3, [r9, #-1]
   11fcc:	lsl	r3, r3, #1
   11fd0:	ldrh	r3, [r1, r3]
   11fd4:	tst	r3, #8192	; 0x2000
   11fd8:	bne	11fb8 <ftello64@plt+0x948>
   11fdc:	str	sl, [sp, #48]	; 0x30
   11fe0:	ldr	r3, [fp, #832]	; 0x340
   11fe4:	cmp	r3, #0
   11fe8:	beq	12268 <ftello64@plt+0xbf8>
   11fec:	ldr	r3, [sp, #40]	; 0x28
   11ff0:	sub	r2, r9, sl
   11ff4:	mov	r1, sl
   11ff8:	stm	sp, {r2, r3}
   11ffc:	ldr	r0, [pc, #1544]	; 1260c <ftello64@plt+0xf9c>
   12000:	mov	r3, #0
   12004:	bl	24fd4 <ftello64@plt+0x13964>
   12008:	cmn	r0, #2
   1200c:	beq	1246c <ftello64@plt+0xdfc>
   12010:	cmn	r0, #1
   12014:	beq	122b4 <ftello64@plt+0xc44>
   12018:	ldr	r2, [fp, #1456]	; 0x5b0
   1201c:	ldr	r3, [fp, #1460]	; 0x5b4
   12020:	ldr	r4, [r2]
   12024:	ldr	r3, [r3]
   12028:	add	r4, sl, r4
   1202c:	add	sl, sl, r3
   12030:	cmp	r4, sl
   12034:	beq	12314 <ftello64@plt+0xca4>
   12038:	ldr	r2, [fp, #1432]	; 0x598
   1203c:	ldrb	r5, [fp, #528]	; 0x210
   12040:	sub	r3, sl, r4
   12044:	cmp	r3, r2
   12048:	strgt	r3, [fp, #1432]	; 0x598
   1204c:	cmp	r5, #0
   12050:	str	r4, [sp, #80]	; 0x50
   12054:	str	r3, [sp, #84]	; 0x54
   12058:	beq	12110 <ftello64@plt+0xaa0>
   1205c:	cmp	r4, r7
   12060:	bls	12108 <ftello64@plt+0xa98>
   12064:	ldr	r3, [pc, #1376]	; 125cc <ftello64@plt+0xf5c>
   12068:	mov	r0, #0
   1206c:	ldr	ip, [sp, #16]
   12070:	ldrd	r2, [r3]
   12074:	b	12080 <ftello64@plt+0xa10>
   12078:	cmp	r4, r7
   1207c:	bls	120fc <ftello64@plt+0xa8c>
   12080:	ldrb	r1, [r7]
   12084:	cmp	r1, #10
   12088:	addne	r7, r7, #1
   1208c:	bne	12078 <ftello64@plt+0xa08>
   12090:	ldr	r1, [sp, #28]
   12094:	adds	r2, r2, #1
   12098:	add	r8, r7, #1
   1209c:	ldr	r6, [r1, #4]
   120a0:	adc	r3, r3, #0
   120a4:	cmp	r8, r6
   120a8:	bcs	1238c <ftello64@plt+0xd1c>
   120ac:	strd	r2, [sp, #16]
   120b0:	bl	114d8 <__ctype_b_loc@plt>
   120b4:	mov	r1, r8
   120b8:	ldrd	r2, [sp, #16]
   120bc:	ldr	ip, [r0]
   120c0:	b	120d0 <ftello64@plt+0xa60>
   120c4:	cmp	r6, r1
   120c8:	mov	r7, r1
   120cc:	beq	120ec <ftello64@plt+0xa7c>
   120d0:	mov	r7, r1
   120d4:	add	r1, r1, #1
   120d8:	ldrb	r0, [r7]
   120dc:	lsl	r0, r0, #1
   120e0:	ldrh	r0, [ip, r0]
   120e4:	tst	r0, #8192	; 0x2000
   120e8:	beq	120c4 <ftello64@plt+0xa54>
   120ec:	cmp	r4, r7
   120f0:	sub	ip, r7, r8
   120f4:	mov	r0, r5
   120f8:	bhi	12080 <ftello64@plt+0xa10>
   120fc:	cmp	r0, #0
   12100:	str	ip, [sp, #16]
   12104:	bne	138e0 <ftello64@plt+0x2270>
   12108:	cmp	r4, r7
   1210c:	bcc	11fe0 <ftello64@plt+0x970>
   12110:	ldr	r3, [fp, #520]	; 0x208
   12114:	add	r6, sp, #80	; 0x50
   12118:	cmp	r3, #0
   1211c:	beq	12138 <ftello64@plt+0xac8>
   12120:	mov	r0, r6
   12124:	ldr	r2, [fp, #1404]	; 0x57c
   12128:	ldr	r1, [fp, #1396]	; 0x574
   1212c:	bl	143dc <ftello64@plt+0x2d6c>
   12130:	cmp	r0, #0
   12134:	bne	11fe0 <ftello64@plt+0x970>
   12138:	ldr	r3, [fp, #524]	; 0x20c
   1213c:	cmp	r3, #0
   12140:	beq	1215c <ftello64@plt+0xaec>
   12144:	ldr	r2, [fp, #1416]	; 0x588
   12148:	ldr	r1, [fp, #1408]	; 0x580
   1214c:	mov	r0, r6
   12150:	bl	143dc <ftello64@plt+0x2d6c>
   12154:	cmp	r0, #0
   12158:	beq	11fe0 <ftello64@plt+0x970>
   1215c:	ldr	r2, [fp, #1420]	; 0x58c
   12160:	ldr	r3, [fp, #1464]	; 0x5b8
   12164:	str	r2, [sp, #44]	; 0x2c
   12168:	cmp	r2, r3
   1216c:	beq	12424 <ftello64@plt+0xdb4>
   12170:	ldrb	ip, [fp, #529]	; 0x211
   12174:	ldr	r3, [sp, #44]	; 0x2c
   12178:	ldr	r2, [fp, #1468]	; 0x5bc
   1217c:	cmp	ip, #0
   12180:	add	r2, r2, r3, lsl #5
   12184:	beq	1231c <ftello64@plt+0xcac>
   12188:	cmp	r4, r7
   1218c:	bls	12258 <ftello64@plt+0xbe8>
   12190:	ldr	r3, [pc, #1076]	; 125cc <ftello64@plt+0xf5c>
   12194:	str	r5, [sp, #56]	; 0x38
   12198:	str	r6, [sp, #64]	; 0x40
   1219c:	ldrd	r0, [r3]
   121a0:	mov	r5, r4
   121a4:	str	r2, [sp, #60]	; 0x3c
   121a8:	strd	r0, [sp, #32]
   121ac:	mov	r4, ip
   121b0:	mov	r0, #0
   121b4:	mov	r6, r8
   121b8:	b	121c4 <ftello64@plt+0xb54>
   121bc:	cmp	r5, r7
   121c0:	bls	1223c <ftello64@plt+0xbcc>
   121c4:	ldrb	r3, [r7]
   121c8:	cmp	r3, #10
   121cc:	addne	r7, r7, #1
   121d0:	bne	121bc <ftello64@plt+0xb4c>
   121d4:	ldr	r3, [sp, #28]
   121d8:	add	r6, r7, #1
   121dc:	ldr	r8, [r3, #4]
   121e0:	ldrd	r2, [sp, #32]
   121e4:	adds	r2, r2, #1
   121e8:	adc	r3, r3, #0
   121ec:	cmp	r6, r8
   121f0:	strd	r2, [sp, #32]
   121f4:	bcs	12450 <ftello64@plt+0xde0>
   121f8:	bl	114d8 <__ctype_b_loc@plt>
   121fc:	mov	ip, r6
   12200:	ldr	lr, [r0]
   12204:	b	12214 <ftello64@plt+0xba4>
   12208:	cmp	r8, ip
   1220c:	mov	r7, ip
   12210:	beq	12230 <ftello64@plt+0xbc0>
   12214:	mov	r7, ip
   12218:	add	ip, ip, #1
   1221c:	ldrb	r3, [r7]
   12220:	lsl	r3, r3, #1
   12224:	ldrh	r3, [lr, r3]
   12228:	tst	r3, #8192	; 0x2000
   1222c:	beq	12208 <ftello64@plt+0xb98>
   12230:	cmp	r5, r7
   12234:	mov	r0, r4
   12238:	bhi	121c4 <ftello64@plt+0xb54>
   1223c:	cmp	r0, #0
   12240:	mov	r4, r5
   12244:	mov	r8, r6
   12248:	ldr	r5, [sp, #56]	; 0x38
   1224c:	ldr	r2, [sp, #60]	; 0x3c
   12250:	ldr	r6, [sp, #64]	; 0x40
   12254:	bne	13908 <ftello64@plt+0x2298>
   12258:	ldr	r3, [pc, #876]	; 125cc <ftello64@plt+0xf5c>
   1225c:	ldrd	r0, [r3]
   12260:	strd	r0, [r2, #16]
   12264:	b	12340 <ftello64@plt+0xcd0>
   12268:	cmp	sl, r9
   1226c:	bcs	1245c <ftello64@plt+0xdec>
   12270:	ldrb	r3, [sl]
   12274:	add	r3, fp, r3
   12278:	ldrb	r3, [r3, #1140]	; 0x474
   1227c:	cmp	r3, #0
   12280:	movne	r4, sl
   12284:	bne	122cc <ftello64@plt+0xc5c>
   12288:	add	sl, sl, #1
   1228c:	b	122a8 <ftello64@plt+0xc38>
   12290:	ldrb	r3, [sl]
   12294:	add	sl, sl, #1
   12298:	add	r3, fp, r3
   1229c:	ldrb	r3, [r3, #1140]	; 0x474
   122a0:	cmp	r3, #0
   122a4:	bne	122c4 <ftello64@plt+0xc54>
   122a8:	cmp	r9, sl
   122ac:	mov	r4, sl
   122b0:	bne	12290 <ftello64@plt+0xc20>
   122b4:	ldr	r3, [sp, #28]
   122b8:	ldr	sl, [sp, #68]	; 0x44
   122bc:	ldr	r4, [r3, #4]
   122c0:	b	11f38 <ftello64@plt+0x8c8>
   122c4:	cmp	r4, r9
   122c8:	bcs	12464 <ftello64@plt+0xdf4>
   122cc:	ldrb	r3, [r4]
   122d0:	add	r3, fp, r3
   122d4:	ldrb	r3, [r3, #1140]	; 0x474
   122d8:	cmp	r3, #0
   122dc:	beq	12464 <ftello64@plt+0xdf4>
   122e0:	add	r3, r4, #1
   122e4:	b	12300 <ftello64@plt+0xc90>
   122e8:	ldrb	r2, [r3]
   122ec:	add	r3, r3, #1
   122f0:	add	r2, fp, r2
   122f4:	ldrb	r2, [r2, #1140]	; 0x474
   122f8:	cmp	r2, #0
   122fc:	beq	12030 <ftello64@plt+0x9c0>
   12300:	cmp	r9, r3
   12304:	mov	sl, r3
   12308:	bne	122e8 <ftello64@plt+0xc78>
   1230c:	cmp	r4, sl
   12310:	bne	12038 <ftello64@plt+0x9c8>
   12314:	add	sl, sl, #1
   12318:	b	11fe0 <ftello64@plt+0x970>
   1231c:	cmp	r5, #0
   12320:	beq	12358 <ftello64@plt+0xce8>
   12324:	sub	r0, r8, r4
   12328:	ldr	r3, [fp, #1436]	; 0x59c
   1232c:	ldr	ip, [sp, #16]
   12330:	asr	r1, r0, #31
   12334:	cmp	r3, ip
   12338:	strd	r0, [r2, #16]
   1233c:	strlt	ip, [fp, #1436]	; 0x59c
   12340:	ldr	r3, [sp, #48]	; 0x30
   12344:	cmp	r8, r3
   12348:	movne	r5, #0
   1234c:	andeq	r5, r5, #1
   12350:	cmp	r5, #0
   12354:	bne	12394 <ftello64@plt+0xd24>
   12358:	ldr	r3, [sp, #44]	; 0x2c
   1235c:	ldm	r6, {r0, r1}
   12360:	add	r3, r3, #1
   12364:	str	r3, [fp, #1420]	; 0x58c
   12368:	ldr	r3, [sp, #48]	; 0x30
   1236c:	ldr	ip, [sp, #52]	; 0x34
   12370:	sub	r3, r3, r4
   12374:	sub	r4, r9, r4
   12378:	str	ip, [r2, #24]
   1237c:	stm	r2, {r0, r1}
   12380:	str	r3, [r2, #8]
   12384:	str	r4, [r2, #12]
   12388:	b	11fe0 <ftello64@plt+0x970>
   1238c:	mov	r7, r8
   12390:	b	120ec <ftello64@plt+0xa7c>
   12394:	cmp	r3, r9
   12398:	mov	r5, r3
   1239c:	bcs	12358 <ftello64@plt+0xce8>
   123a0:	str	r2, [sp, #32]
   123a4:	bl	114d8 <__ctype_b_loc@plt>
   123a8:	mov	r3, r5
   123ac:	ldr	r2, [sp, #32]
   123b0:	ldr	ip, [r0]
   123b4:	b	123c8 <ftello64@plt+0xd58>
   123b8:	cmp	r9, r1
   123bc:	mov	r3, r1
   123c0:	mov	lr, r1
   123c4:	beq	1241c <ftello64@plt+0xdac>
   123c8:	ldrb	r0, [r3]
   123cc:	add	r1, r3, #1
   123d0:	lsl	r0, r0, #1
   123d4:	ldrh	r0, [ip, r0]
   123d8:	tst	r0, #8192	; 0x2000
   123dc:	beq	123b8 <ftello64@plt+0xd48>
   123e0:	cmp	r9, r3
   123e4:	str	r3, [sp, #48]	; 0x30
   123e8:	bhi	12400 <ftello64@plt+0xd90>
   123ec:	b	12358 <ftello64@plt+0xce8>
   123f0:	cmp	r9, r1
   123f4:	mov	lr, r1
   123f8:	beq	1241c <ftello64@plt+0xdac>
   123fc:	add	r1, r1, #1
   12400:	mov	lr, r3
   12404:	mov	r3, r1
   12408:	ldrb	r0, [lr]
   1240c:	lsl	r0, r0, #1
   12410:	ldrh	r0, [ip, r0]
   12414:	tst	r0, #8192	; 0x2000
   12418:	bne	123f0 <ftello64@plt+0xd80>
   1241c:	str	lr, [sp, #48]	; 0x30
   12420:	b	12358 <ftello64@plt+0xce8>
   12424:	mov	r2, #32
   12428:	ldr	r1, [sp, #72]	; 0x48
   1242c:	ldr	r0, [fp, #1468]	; 0x5bc
   12430:	bl	25bfc <ftello64@plt+0x1458c>
   12434:	ldr	r3, [fp, #1420]	; 0x58c
   12438:	ldrb	r5, [fp, #528]	; 0x210
   1243c:	str	r3, [sp, #44]	; 0x2c
   12440:	str	r0, [fp, #1468]	; 0x5bc
   12444:	b	12170 <ftello64@plt+0xb00>
   12448:	mov	r9, r2
   1244c:	b	11fdc <ftello64@plt+0x96c>
   12450:	mov	r0, r4
   12454:	mov	r7, r6
   12458:	b	121bc <ftello64@plt+0xb4c>
   1245c:	bne	12314 <ftello64@plt+0xca4>
   12460:	b	122b4 <ftello64@plt+0xc44>
   12464:	mov	sl, r4
   12468:	b	12314 <ftello64@plt+0xca4>
   1246c:	bl	13c28 <ftello64@plt+0x25b8>
   12470:	mov	r2, #5
   12474:	ldr	r1, [pc, #348]	; 125d8 <ftello64@plt+0xf68>
   12478:	bl	113ac <dcgettext@plt>
   1247c:	mov	r4, r0
   12480:	ldr	r0, [fp, #540]	; 0x21c
   12484:	bl	1785c <ftello64@plt+0x61ec>
   12488:	mov	r2, r4
   1248c:	mov	r1, #0
   12490:	mov	r3, r0
   12494:	mov	r0, #1
   12498:	bl	11454 <error@plt>
   1249c:	ldr	r4, [fp, #516]	; 0x204
   124a0:	cmp	r4, #0
   124a4:	bne	11d64 <ftello64@plt+0x6f4>
   124a8:	ldr	r9, [pc, #328]	; 125f8 <ftello64@plt+0xf88>
   124ac:	ldrb	r5, [r9]
   124b0:	cmp	r5, #0
   124b4:	beq	13948 <ftello64@plt+0x22d8>
   124b8:	bl	114d8 <__ctype_b_loc@plt>
   124bc:	ldr	r1, [pc, #280]	; 125dc <ftello64@plt+0xf6c>
   124c0:	mov	r2, r4
   124c4:	add	ip, r1, #256	; 0x100
   124c8:	ldr	r3, [r0]
   124cc:	ldrh	r3, [r3, r2]
   124d0:	add	r2, r2, #2
   124d4:	lsr	r3, r3, #10
   124d8:	and	r3, r3, #1
   124dc:	strb	r3, [r1, #1]!
   124e0:	cmp	ip, r1
   124e4:	bne	124c8 <ftello64@plt+0xe58>
   124e8:	b	11dc8 <ftello64@plt+0x758>
   124ec:	sub	r3, r7, sl
   124f0:	str	r3, [sp, #16]
   124f4:	b	11f30 <ftello64@plt+0x8c0>
   124f8:	mov	r0, #4
   124fc:	bl	25af4 <ftello64@plt+0x14484>
   12500:	ldr	fp, [pc, #120]	; 12580 <ftello64@plt+0xf10>
   12504:	str	r0, [fp, #1124]	; 0x464
   12508:	mov	r0, #8
   1250c:	bl	25af4 <ftello64@plt+0x14484>
   12510:	str	r0, [fp, #1128]	; 0x468
   12514:	mov	r0, #8
   12518:	bl	25af4 <ftello64@plt+0x14484>
   1251c:	ldr	r3, [fp, #1124]	; 0x464
   12520:	mov	r2, #1
   12524:	str	r2, [fp, #1136]	; 0x470
   12528:	str	sl, [r3]
   1252c:	str	r0, [fp, #1132]	; 0x46c
   12530:	b	11cc8 <ftello64@plt+0x658>
   12534:	ldr	r9, [pc, #188]	; 125f8 <ftello64@plt+0xf88>
   12538:	ldrb	r3, [r9]
   1253c:	cmp	r3, #0
   12540:	beq	12558 <ftello64@plt+0xee8>
   12544:	ldrb	r3, [fp, #528]	; 0x210
   12548:	cmp	r3, #0
   1254c:	ldreq	r3, [pc, #140]	; 125e0 <ftello64@plt+0xf70>
   12550:	streq	r3, [fp, #540]	; 0x21c
   12554:	beq	11d3c <ftello64@plt+0x6cc>
   12558:	ldr	r3, [pc, #132]	; 125e4 <ftello64@plt+0xf74>
   1255c:	str	r3, [fp, #540]	; 0x21c
   12560:	b	11d3c <ftello64@plt+0x6cc>
   12564:			; <UNDEFINED> instruction: 0x000291b8
   12568:	ldrdeq	r9, [r2], -ip
   1256c:	andeq	r9, r2, r8, lsr #20
   12570:	andeq	r4, r1, ip, lsl #23
   12574:	andeq	r9, r2, r0, asr fp
   12578:	strdeq	fp, [r3], -r0
   1257c:	andeq	fp, r3, r8, lsl #3
   12580:	strdeq	fp, [r3], -r8
   12584:	andeq	r9, r2, ip, lsr #3
   12588:	andeq	r9, r2, r4, lsr #22
   1258c:	andeq	r9, r2, ip, ror #2
   12590:	andeq	fp, r3, r4, lsl #3
   12594:	andeq	r9, r2, r0, lsr fp
   12598:	andeq	r9, r2, r4, asr #22
   1259c:	andeq	r9, r2, r4, lsr #20
   125a0:	andeq	r9, r2, ip, lsr r3
   125a4:	andeq	r9, r2, r0, lsr #6
   125a8:	andeq	r9, r2, ip, ror #22
   125ac:	andeq	r9, r2, r0, ror fp
   125b0:	ldrdeq	fp, [r3], -r8
   125b4:	strdeq	fp, [r3], -fp	; <UNPREDICTABLE>
   125b8:	andeq	fp, r3, r4, lsl r4
   125bc:	andeq	fp, r3, r8, lsr r5
   125c0:	andeq	fp, r3, ip, ror #12
   125c4:	andeq	fp, r3, ip, ror #14
   125c8:	andeq	fp, r3, r8, ror r7
   125cc:	andeq	fp, r3, r8, lsl #15
   125d0:	muleq	r3, r8, r7
   125d4:	andeq	fp, r3, r8, lsl r4
   125d8:	andeq	r9, r2, r4, lsr #23
   125dc:	andeq	fp, r3, fp, ror #12
   125e0:	andeq	r9, r2, r4, lsl #23
   125e4:	andeq	r9, r2, r0, lsl r4
   125e8:	andeq	r4, r1, r0, lsr #7
   125ec:	strdeq	fp, [r3], -fp	; <UNPREDICTABLE>
   125f0:	ldrdeq	r9, [r2], -r0
   125f4:	andeq	r9, r2, r0, ror #23
   125f8:	andeq	fp, r3, r0, ror r1
   125fc:	andeq	r9, r2, r4, lsr #10
   12600:	andeq	r9, r2, r8, ror #23
   12604:	strdeq	r9, [r2], -ip
   12608:	andeq	fp, r3, r8, asr #15
   1260c:	andeq	fp, r3, ip, lsr r5
   12610:	andeq	r9, r2, r4, lsl #24
   12614:	strdeq	r9, [r2], -r0
   12618:	ldrdeq	fp, [r3], -r0
   1261c:	strdeq	r9, [r2], -r8
   12620:	andeq	fp, r3, ip, ror #3
   12624:	andeq	fp, r3, r8, ror #15
   12628:			; <UNDEFINED> instruction: 0x0003b7b8
   1262c:	ldr	r1, [fp, #1420]	; 0x58c
   12630:	cmp	r1, #0
   12634:	beq	12648 <ftello64@plt+0xfd8>
   12638:	ldr	r3, [pc, #-88]	; 125e8 <ftello64@plt+0xf78>
   1263c:	mov	r2, #32
   12640:	ldr	r0, [fp, #1468]	; 0x5bc
   12644:	bl	1161c <qsort@plt>
   12648:	ldrb	r3, [fp, #529]	; 0x211
   1264c:	cmp	r3, #0
   12650:	bne	12a28 <ftello64@plt+0x13b8>
   12654:	ldrb	r3, [fp, #528]	; 0x210
   12658:	cmp	r3, #0
   1265c:	ldreq	r9, [pc, #-108]	; 125f8 <ftello64@plt+0xf88>
   12660:	bne	12adc <ftello64@plt+0x146c>
   12664:	ldr	r3, [r9, #8]
   12668:	ldr	r5, [r9, #4]
   1266c:	cmp	r3, #0
   12670:	movlt	r3, #0
   12674:	strlt	r3, [r9, #8]
   12678:	ldr	r4, [r9, #8]
   1267c:	ldr	r0, [r9, #12]
   12680:	add	r4, r4, r4, lsr #31
   12684:	cmp	r0, #0
   12688:	asr	r4, r4, #1
   1268c:	sub	r5, r4, r5
   12690:	str	r4, [fp, #1480]	; 0x5c8
   12694:	str	r4, [fp, #1488]	; 0x5d0
   12698:	str	r5, [fp, #1484]	; 0x5cc
   1269c:	beq	12b10 <ftello64@plt+0x14a0>
   126a0:	ldrb	r3, [r0]
   126a4:	cmp	r3, #0
   126a8:	beq	12b10 <ftello64@plt+0x14a0>
   126ac:	bl	114fc <strlen@plt>
   126b0:	str	r0, [fp, #1492]	; 0x5d4
   126b4:	ldrb	r3, [r9]
   126b8:	cmp	r3, #0
   126bc:	ldr	r3, [fp, #1492]	; 0x5d4
   126c0:	lsl	r3, r3, #1
   126c4:	beq	12b00 <ftello64@plt+0x1490>
   126c8:	sub	r5, r5, r3
   126cc:	cmp	r5, #0
   126d0:	movlt	r2, #0
   126d4:	sub	r3, r4, r3
   126d8:	str	r5, [fp, #1484]	; 0x5cc
   126dc:	str	r3, [fp, #1488]	; 0x5d0
   126e0:	strlt	r2, [fp, #1484]	; 0x5cc
   126e4:	bl	114d8 <__ctype_b_loc@plt>
   126e8:	ldr	r2, [pc, #-260]	; 125ec <ftello64@plt+0xf7c>
   126ec:	ldr	r1, [r0]
   126f0:	str	r0, [sp, #28]
   126f4:	sub	r1, r1, #2
   126f8:	add	r0, r2, #256	; 0x100
   126fc:	ldrh	r3, [r1, #2]!
   12700:	lsr	r3, r3, #13
   12704:	and	r3, r3, #1
   12708:	strb	r3, [r2, #1]!
   1270c:	cmp	r0, r2
   12710:	bne	126fc <ftello64@plt+0x108c>
   12714:	ldr	r2, [fp, #532]	; 0x214
   12718:	mov	r3, #1
   1271c:	cmp	r2, #2
   12720:	strb	r3, [fp, #272]	; 0x110
   12724:	strbeq	r3, [fp, #294]	; 0x126
   12728:	beq	12750 <ftello64@plt+0x10e0>
   1272c:	cmp	r2, #3
   12730:	bne	12750 <ftello64@plt+0x10e0>
   12734:	ldr	r1, [pc, #-332]	; 125f0 <ftello64@plt+0xf80>
   12738:	mov	r2, #36	; 0x24
   1273c:	add	r0, fp, r2
   12740:	ldrb	r2, [r1, #1]!
   12744:	strb	r3, [r0, #260]	; 0x104
   12748:	cmp	r2, #0
   1274c:	bne	1273c <ftello64@plt+0x10cc>
   12750:	ldr	r2, [fp, #1468]	; 0x5bc
   12754:	mov	r3, #0
   12758:	add	r2, r2, #32
   1275c:	str	r2, [sp, #16]
   12760:	ldr	r2, [pc, #-352]	; 12608 <ftello64@plt+0xf98>
   12764:	str	r3, [fp, #1496]	; 0x5d8
   12768:	add	r2, r2, #20
   1276c:	str	r2, [sp, #32]
   12770:	str	r3, [fp, #1500]	; 0x5dc
   12774:	strb	r3, [fp, #1504]	; 0x5e0
   12778:	str	r3, [fp, #1508]	; 0x5e4
   1277c:	str	r3, [fp, #1512]	; 0x5e8
   12780:	strb	r3, [fp, #1516]	; 0x5ec
   12784:	str	r3, [sp, #40]	; 0x28
   12788:	ldr	r3, [fp, #1420]	; 0x58c
   1278c:	ldr	r2, [sp, #40]	; 0x28
   12790:	cmp	r2, r3
   12794:	bge	12b1c <ftello64@plt+0x14ac>
   12798:	ldr	ip, [sp, #16]
   1279c:	ldr	r2, [fp, #1132]	; 0x46c
   127a0:	ldr	r1, [ip, #-8]
   127a4:	ldr	r3, [ip, #-32]	; 0xffffffe0
   127a8:	ldr	r4, [ip, #-28]	; 0xffffffe4
   127ac:	ldr	r5, [ip, #-20]	; 0xffffffec
   127b0:	ldr	r7, [ip, #-24]	; 0xffffffe8
   127b4:	add	r0, r2, r1, lsl #3
   127b8:	add	r4, r3, r4
   127bc:	add	r5, r3, r5
   127c0:	ldr	sl, [r2, r1, lsl #3]
   127c4:	cmp	r4, r5
   127c8:	add	r2, r3, r7
   127cc:	ldr	r6, [r0, #4]
   127d0:	str	r3, [fp, #1520]	; 0x5f0
   127d4:	str	r4, [fp, #1524]	; 0x5f4
   127d8:	str	r2, [sp, #44]	; 0x2c
   127dc:	bcs	128a0 <ftello64@plt+0x1230>
   127e0:	ldr	r2, [fp, #1488]	; 0x5d0
   127e4:	add	r3, r3, r2
   127e8:	cmp	r4, r3
   127ec:	bhi	1361c <ftello64@plt+0x1fac>
   127f0:	mov	r7, #0
   127f4:	b	12840 <ftello64@plt+0x11d0>
   127f8:	str	r7, [sp]
   127fc:	mov	r3, #0
   12800:	sub	r2, r5, r4
   12804:	mov	r1, r4
   12808:	ldr	r0, [pc, #-516]	; 1260c <ftello64@plt+0xf9c>
   1280c:	bl	24fac <ftello64@plt+0x1393c>
   12810:	cmn	r0, #2
   12814:	beq	1246c <ftello64@plt+0xdfc>
   12818:	cmn	r0, #1
   1281c:	moveq	r0, #1
   12820:	add	r4, r4, r0
   12824:	cmp	r5, r4
   12828:	bls	12898 <ftello64@plt+0x1228>
   1282c:	ldr	r3, [fp, #1520]	; 0x5f0
   12830:	ldr	r2, [fp, #1488]	; 0x5d0
   12834:	add	r3, r3, r2
   12838:	cmp	r4, r3
   1283c:	bhi	13614 <ftello64@plt+0x1fa4>
   12840:	ldr	r3, [fp, #832]	; 0x340
   12844:	str	r4, [fp, #1524]	; 0x5f4
   12848:	cmp	r3, #0
   1284c:	bne	127f8 <ftello64@plt+0x1188>
   12850:	ldrb	r3, [r4]
   12854:	add	r3, fp, r3
   12858:	ldrb	r3, [r3, #1140]	; 0x474
   1285c:	cmp	r3, #0
   12860:	beq	12b80 <ftello64@plt+0x1510>
   12864:	cmp	r5, r4
   12868:	bls	12898 <ftello64@plt+0x1228>
   1286c:	add	r3, r4, #1
   12870:	b	1288c <ftello64@plt+0x121c>
   12874:	ldrb	r2, [r3]
   12878:	add	r3, r3, #1
   1287c:	add	r2, fp, r2
   12880:	ldrb	r2, [r2, #1140]	; 0x474
   12884:	cmp	r2, #0
   12888:	beq	1282c <ftello64@plt+0x11bc>
   1288c:	cmp	r3, r5
   12890:	mov	r4, r3
   12894:	bne	12874 <ftello64@plt+0x1204>
   12898:	ldr	r3, [sp, #16]
   1289c:	ldr	r7, [r3, #-24]	; 0xffffffe8
   128a0:	ldr	r1, [fp, #1520]	; 0x5f0
   128a4:	ldr	r3, [fp, #1488]	; 0x5d0
   128a8:	add	r3, r1, r3
   128ac:	cmp	r4, r3
   128b0:	strls	r4, [fp, #1524]	; 0x5f4
   128b4:	ldr	r3, [r9, #12]
   128b8:	cmp	r3, #0
   128bc:	beq	128d0 <ftello64@plt+0x1260>
   128c0:	ldr	r3, [fp, #1524]	; 0x5f4
   128c4:	cmp	r5, r3
   128c8:	movls	r3, #0
   128cc:	movhi	r3, #1
   128d0:	ldr	r0, [fp, #1524]	; 0x5f4
   128d4:	strb	r3, [fp, #1528]	; 0x5f8
   128d8:	cmp	r0, r1
   128dc:	bls	12924 <ftello64@plt+0x12b4>
   128e0:	ldr	r3, [sp, #28]
   128e4:	mov	r2, r0
   128e8:	mov	ip, #0
   128ec:	ldr	lr, [r3]
   128f0:	mov	r4, #1
   128f4:	b	12908 <ftello64@plt+0x1298>
   128f8:	cmp	r1, r2
   128fc:	mov	r0, r2
   12900:	mov	ip, r4
   12904:	beq	1360c <ftello64@plt+0x1f9c>
   12908:	ldrb	r3, [r2, #-1]!
   1290c:	lsl	r3, r3, #1
   12910:	ldrh	r3, [lr, r3]
   12914:	tst	r3, #8192	; 0x2000
   12918:	bne	128f8 <ftello64@plt+0x1288>
   1291c:	cmp	ip, #0
   12920:	strne	r0, [fp, #1524]	; 0x5f4
   12924:	ldr	r0, [fp, #1480]	; 0x5c8
   12928:	ldr	r2, [fp, #1432]	; 0x598
   1292c:	rsb	r3, r7, #0
   12930:	add	r2, r0, r2
   12934:	cmp	r3, r2
   12938:	ble	135fc <ftello64@plt+0x1f8c>
   1293c:	ldr	r3, [fp, #832]	; 0x340
   12940:	sub	r4, r1, r2
   12944:	cmp	r3, #0
   12948:	beq	13690 <ftello64@plt+0x2020>
   1294c:	mov	r3, #0
   12950:	str	r3, [sp]
   12954:	mov	r1, r4
   12958:	ldr	r0, [pc, #-852]	; 1260c <ftello64@plt+0xf9c>
   1295c:	bl	24fac <ftello64@plt+0x1393c>
   12960:	cmn	r0, #2
   12964:	beq	1246c <ftello64@plt+0xdfc>
   12968:	cmn	r0, #1
   1296c:	moveq	r0, #1
   12970:	add	r4, r4, r0
   12974:	ldr	r1, [fp, #1520]	; 0x5f0
   12978:	str	r4, [fp, #1532]	; 0x5fc
   1297c:	cmp	r4, r1
   12980:	str	r1, [fp, #1536]	; 0x600
   12984:	bcs	129cc <ftello64@plt+0x135c>
   12988:	ldr	r3, [sp, #28]
   1298c:	mov	r2, r1
   12990:	mov	r0, #0
   12994:	ldr	ip, [r3]
   12998:	mov	lr, #1
   1299c:	b	129b0 <ftello64@plt+0x1340>
   129a0:	cmp	r4, r2
   129a4:	mov	r1, r2
   129a8:	mov	r0, lr
   129ac:	beq	13604 <ftello64@plt+0x1f94>
   129b0:	ldrb	r3, [r2, #-1]!
   129b4:	lsl	r3, r3, #1
   129b8:	ldrh	r3, [ip, r3]
   129bc:	tst	r3, #8192	; 0x2000
   129c0:	bne	129a0 <ftello64@plt+0x1330>
   129c4:	cmp	r0, #0
   129c8:	strne	r1, [fp, #1536]	; 0x600
   129cc:	mov	r1, r4
   129d0:	mov	r7, #0
   129d4:	ldr	r3, [fp, #1484]	; 0x5cc
   129d8:	ldr	r2, [fp, #1536]	; 0x600
   129dc:	add	r0, r1, r3
   129e0:	cmp	r2, r0
   129e4:	bls	12b88 <ftello64@plt+0x1518>
   129e8:	ldr	r3, [fp, #832]	; 0x340
   129ec:	cmp	r3, #0
   129f0:	beq	12b28 <ftello64@plt+0x14b8>
   129f4:	str	r7, [sp]
   129f8:	sub	r2, r2, r1
   129fc:	mov	r3, #0
   12a00:	ldr	r0, [pc, #-1020]	; 1260c <ftello64@plt+0xf9c>
   12a04:	bl	24fac <ftello64@plt+0x1393c>
   12a08:	cmn	r0, #2
   12a0c:	beq	1246c <ftello64@plt+0xdfc>
   12a10:	ldr	r1, [fp, #1532]	; 0x5fc
   12a14:	cmn	r0, #1
   12a18:	moveq	r0, #1
   12a1c:	add	r1, r1, r0
   12a20:	str	r1, [fp, #1532]	; 0x5fc
   12a24:	b	129d4 <ftello64@plt+0x1364>
   12a28:	mov	r4, #0
   12a2c:	str	r4, [fp, #1436]	; 0x59c
   12a30:	ldr	r6, [pc, #-1092]	; 125f4 <ftello64@plt+0xf84>
   12a34:	mov	r5, #21
   12a38:	b	12aac <ftello64@plt+0x143c>
   12a3c:	ldr	r1, [fp, #1128]	; 0x468
   12a40:	lsl	r0, r4, #3
   12a44:	ldrd	r2, [r1, r0]
   12a48:	adds	r8, r2, #1
   12a4c:	adc	r9, r3, #0
   12a50:	cmp	r4, #0
   12a54:	beq	12a68 <ftello64@plt+0x13f8>
   12a58:	add	r1, r1, r0
   12a5c:	ldrd	r0, [r1, #-8]
   12a60:	subs	r8, r8, r0
   12a64:	sbc	r9, r9, r1
   12a68:	mov	r3, r6
   12a6c:	strd	r8, [sp]
   12a70:	mov	r2, r5
   12a74:	mov	r1, #1
   12a78:	add	r0, sp, #96	; 0x60
   12a7c:	bl	1152c <__sprintf_chk@plt>
   12a80:	ldr	r3, [fp, #1124]	; 0x464
   12a84:	mov	r7, r0
   12a88:	ldr	r0, [r3, r4, lsl #2]
   12a8c:	cmp	r0, #0
   12a90:	beq	12a9c <ftello64@plt+0x142c>
   12a94:	bl	114fc <strlen@plt>
   12a98:	add	r7, r7, r0
   12a9c:	ldr	r3, [fp, #1436]	; 0x59c
   12aa0:	add	r4, r4, #1
   12aa4:	cmp	r3, r7
   12aa8:	strlt	r7, [fp, #1436]	; 0x59c
   12aac:	ldr	r3, [fp, #1136]	; 0x470
   12ab0:	cmp	r4, r3
   12ab4:	bcc	12a3c <ftello64@plt+0x13cc>
   12ab8:	ldr	r0, [fp, #1436]	; 0x59c
   12abc:	add	r3, r0, #1
   12ac0:	add	r0, r0, #2
   12ac4:	str	r3, [fp, #1436]	; 0x59c
   12ac8:	bl	25af4 <ftello64@plt+0x14484>
   12acc:	ldrb	r3, [fp, #529]	; 0x211
   12ad0:	cmp	r3, #0
   12ad4:	str	r0, [fp, #1472]	; 0x5c0
   12ad8:	beq	12654 <ftello64@plt+0xfe4>
   12adc:	ldrb	r3, [fp, #536]	; 0x218
   12ae0:	ldr	r9, [pc, #-1264]	; 125f8 <ftello64@plt+0xf88>
   12ae4:	cmp	r3, #0
   12ae8:	ldmibeq	r9, {r1, r3}
   12aec:	ldreq	r2, [fp, #1436]	; 0x59c
   12af0:	addeq	r2, r2, r1
   12af4:	subeq	r3, r3, r2
   12af8:	streq	r3, [r9, #8]
   12afc:	b	12664 <ftello64@plt+0xff4>
   12b00:	add	r3, r3, #1
   12b04:	sub	r4, r4, r3
   12b08:	str	r4, [fp, #1488]	; 0x5d0
   12b0c:	b	126e4 <ftello64@plt+0x1074>
   12b10:	mov	r3, #0
   12b14:	str	r3, [r9, #12]
   12b18:	b	126b4 <ftello64@plt+0x1044>
   12b1c:	mov	r0, #0
   12b20:	add	sp, sp, #124	; 0x7c
   12b24:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   12b28:	ldrb	r3, [r1]
   12b2c:	add	r3, fp, r3
   12b30:	ldrb	r3, [r3, #1140]	; 0x474
   12b34:	cmp	r3, #0
   12b38:	beq	12b78 <ftello64@plt+0x1508>
   12b3c:	cmp	r2, r1
   12b40:	bls	129d4 <ftello64@plt+0x1364>
   12b44:	add	r0, r1, #1
   12b48:	b	12b64 <ftello64@plt+0x14f4>
   12b4c:	ldrb	r3, [r0]
   12b50:	add	r0, r0, #1
   12b54:	add	r3, fp, r3
   12b58:	ldrb	r3, [r3, #1140]	; 0x474
   12b5c:	cmp	r3, #0
   12b60:	beq	12b70 <ftello64@plt+0x1500>
   12b64:	cmp	r2, r0
   12b68:	mov	r1, r0
   12b6c:	bne	12b4c <ftello64@plt+0x14dc>
   12b70:	str	r1, [fp, #1532]	; 0x5fc
   12b74:	b	129d4 <ftello64@plt+0x1364>
   12b78:	add	r1, r1, #1
   12b7c:	b	12b70 <ftello64@plt+0x1500>
   12b80:	add	r4, r4, #1
   12b84:	b	12824 <ftello64@plt+0x11b4>
   12b88:	ldr	r0, [r9, #12]
   12b8c:	cmp	r0, #0
   12b90:	strbeq	r0, [fp, #1540]	; 0x604
   12b94:	beq	12be8 <ftello64@plt+0x1578>
   12b98:	cmp	sl, r1
   12b9c:	bcs	138b4 <ftello64@plt+0x2244>
   12ba0:	ldr	r0, [sp, #28]
   12ba4:	mov	lr, r1
   12ba8:	ldr	r7, [r0]
   12bac:	b	12bb8 <ftello64@plt+0x1548>
   12bb0:	cmp	sl, lr
   12bb4:	beq	1362c <ftello64@plt+0x1fbc>
   12bb8:	mov	ip, lr
   12bbc:	sub	lr, lr, #1
   12bc0:	ldrb	r0, [ip, #-1]
   12bc4:	lsl	r0, r0, #1
   12bc8:	ldrh	r0, [r7, r0]
   12bcc:	tst	r0, #8192	; 0x2000
   12bd0:	bne	12bb0 <ftello64@plt+0x1540>
   12bd4:	ldr	r0, [sp, #44]	; 0x2c
   12bd8:	cmp	r0, ip
   12bdc:	movcs	ip, #0
   12be0:	movcc	ip, #1
   12be4:	strb	ip, [fp, #1540]	; 0x604
   12be8:	cmp	r6, r1
   12bec:	bls	12c40 <ftello64@plt+0x15d0>
   12bf0:	mov	lr, r1
   12bf4:	ldr	r1, [sp, #28]
   12bf8:	mov	r7, #0
   12bfc:	ldr	r8, [r1]
   12c00:	ldr	r1, [fp, #1532]	; 0x5fc
   12c04:	b	12c18 <ftello64@plt+0x15a8>
   12c08:	cmp	r6, lr
   12c0c:	mov	r1, lr
   12c10:	mov	r7, #1
   12c14:	beq	13624 <ftello64@plt+0x1fb4>
   12c18:	mov	ip, lr
   12c1c:	add	lr, lr, #1
   12c20:	ldrb	r0, [ip]
   12c24:	lsl	r0, r0, #1
   12c28:	ldrh	r0, [r8, r0]
   12c2c:	tst	r0, #8192	; 0x2000
   12c30:	bne	12c08 <ftello64@plt+0x1598>
   12c34:	cmp	r7, #0
   12c38:	strne	r1, [fp, #1532]	; 0x5fc
   12c3c:	mov	r1, ip
   12c40:	sub	r2, r2, r1
   12c44:	ldr	r8, [r9, #4]
   12c48:	sub	r2, r3, r2
   12c4c:	sub	r8, r2, r8
   12c50:	cmp	r8, #0
   12c54:	ble	1365c <ftello64@plt+0x1fec>
   12c58:	ldr	r7, [fp, #1524]	; 0x5f4
   12c5c:	cmp	r6, r7
   12c60:	str	r7, [fp, #1496]	; 0x5d8
   12c64:	bls	12cb8 <ftello64@plt+0x1648>
   12c68:	ldr	r3, [sp, #28]
   12c6c:	mov	r1, r7
   12c70:	mov	r0, #0
   12c74:	ldr	lr, [r3]
   12c78:	mov	ip, #1
   12c7c:	b	12c90 <ftello64@plt+0x1620>
   12c80:	cmp	r6, r1
   12c84:	mov	r7, r1
   12c88:	mov	r0, ip
   12c8c:	beq	13634 <ftello64@plt+0x1fc4>
   12c90:	mov	r2, r1
   12c94:	add	r1, r1, #1
   12c98:	ldrb	r3, [r2]
   12c9c:	lsl	r3, r3, #1
   12ca0:	ldrh	r3, [lr, r3]
   12ca4:	tst	r3, #8192	; 0x2000
   12ca8:	bne	12c80 <ftello64@plt+0x1610>
   12cac:	cmp	r0, #0
   12cb0:	strne	r7, [fp, #1496]	; 0x5d8
   12cb4:	mov	r7, r2
   12cb8:	cmp	r5, r7
   12cbc:	str	r7, [fp, #1500]	; 0x5dc
   12cc0:	bls	12d78 <ftello64@plt+0x1708>
   12cc4:	ldr	r3, [fp, #1496]	; 0x5d8
   12cc8:	add	r3, r3, r8
   12ccc:	cmp	r7, r3
   12cd0:	bcs	1363c <ftello64@plt+0x1fcc>
   12cd4:	mov	r6, #0
   12cd8:	b	12d20 <ftello64@plt+0x16b0>
   12cdc:	str	r6, [sp]
   12ce0:	mov	r3, #0
   12ce4:	sub	r2, r5, r7
   12ce8:	mov	r1, r7
   12cec:	ldr	r0, [pc, #-1768]	; 1260c <ftello64@plt+0xf9c>
   12cf0:	bl	24fac <ftello64@plt+0x1393c>
   12cf4:	cmn	r0, #2
   12cf8:	beq	1246c <ftello64@plt+0xdfc>
   12cfc:	cmn	r0, #1
   12d00:	moveq	r0, #1
   12d04:	add	r7, r7, r0
   12d08:	cmp	r5, r7
   12d0c:	bls	12d78 <ftello64@plt+0x1708>
   12d10:	ldr	r3, [fp, #1496]	; 0x5d8
   12d14:	add	r3, r3, r8
   12d18:	cmp	r7, r3
   12d1c:	bcs	1363c <ftello64@plt+0x1fcc>
   12d20:	ldr	r3, [fp, #832]	; 0x340
   12d24:	str	r7, [fp, #1500]	; 0x5dc
   12d28:	cmp	r3, #0
   12d2c:	bne	12cdc <ftello64@plt+0x166c>
   12d30:	ldrb	r3, [r7]
   12d34:	add	r3, fp, r3
   12d38:	ldrb	r3, [r3, #1140]	; 0x474
   12d3c:	cmp	r3, #0
   12d40:	beq	13584 <ftello64@plt+0x1f14>
   12d44:	cmp	r5, r7
   12d48:	bls	12d78 <ftello64@plt+0x1708>
   12d4c:	add	r3, r7, #1
   12d50:	b	12d6c <ftello64@plt+0x16fc>
   12d54:	ldrb	r2, [r3]
   12d58:	add	r3, r3, #1
   12d5c:	add	r2, fp, r2
   12d60:	ldrb	r2, [r2, #1140]	; 0x474
   12d64:	cmp	r2, #0
   12d68:	beq	12d10 <ftello64@plt+0x16a0>
   12d6c:	cmp	r5, r3
   12d70:	mov	r7, r3
   12d74:	bne	12d54 <ftello64@plt+0x16e4>
   12d78:	ldr	r3, [fp, #1496]	; 0x5d8
   12d7c:	add	r8, r3, r8
   12d80:	cmp	r7, r8
   12d84:	strcc	r7, [fp, #1500]	; 0x5dc
   12d88:	ldr	r1, [fp, #1500]	; 0x5dc
   12d8c:	cmp	r1, r3
   12d90:	movls	r3, #0
   12d94:	strbls	r3, [fp, #1504]	; 0x5e0
   12d98:	bls	12e00 <ftello64@plt+0x1790>
   12d9c:	ldr	r3, [r9, #12]
   12da0:	mov	r0, #0
   12da4:	cmp	r3, r0
   12da8:	cmpne	r5, r1
   12dac:	movhi	r3, #1
   12db0:	movls	r3, #0
   12db4:	strb	r3, [fp, #1504]	; 0x5e0
   12db8:	ldr	r3, [sp, #28]
   12dbc:	strb	r0, [fp, #1528]	; 0x5f8
   12dc0:	ldr	r6, [fp, #1496]	; 0x5d8
   12dc4:	ldr	lr, [r3]
   12dc8:	mov	ip, #1
   12dcc:	mov	r3, r1
   12dd0:	b	12de4 <ftello64@plt+0x1774>
   12dd4:	cmp	r6, r3
   12dd8:	mov	r1, r3
   12ddc:	mov	r0, ip
   12de0:	bcs	13644 <ftello64@plt+0x1fd4>
   12de4:	ldrb	r2, [r3, #-1]!
   12de8:	lsl	r2, r2, #1
   12dec:	ldrh	r2, [lr, r2]
   12df0:	tst	r2, #8192	; 0x2000
   12df4:	bne	12dd4 <ftello64@plt+0x1764>
   12df8:	cmp	r0, #0
   12dfc:	strne	r1, [fp, #1500]	; 0x5dc
   12e00:	ldr	r2, [fp, #1520]	; 0x5f0
   12e04:	ldr	r3, [fp, #1524]	; 0x5f4
   12e08:	ldr	r6, [fp, #1488]	; 0x5d0
   12e0c:	sub	r3, r3, r2
   12e10:	ldr	r2, [r9, #4]
   12e14:	sub	r6, r6, r3
   12e18:	sub	r6, r6, r2
   12e1c:	cmp	r6, #0
   12e20:	ble	13670 <ftello64@plt+0x2000>
   12e24:	ldr	r1, [fp, #1532]	; 0x5fc
   12e28:	cmp	sl, r1
   12e2c:	str	r1, [fp, #1512]	; 0x5e8
   12e30:	bcs	12e78 <ftello64@plt+0x1808>
   12e34:	ldr	r3, [sp, #28]
   12e38:	mov	r0, #0
   12e3c:	mov	ip, #1
   12e40:	ldr	lr, [r3]
   12e44:	mov	r3, r1
   12e48:	b	12e5c <ftello64@plt+0x17ec>
   12e4c:	cmp	sl, r3
   12e50:	mov	r1, r3
   12e54:	mov	r0, ip
   12e58:	beq	13654 <ftello64@plt+0x1fe4>
   12e5c:	ldrb	r2, [r3, #-1]!
   12e60:	lsl	r2, r2, #1
   12e64:	ldrh	r2, [lr, r2]
   12e68:	tst	r2, #8192	; 0x2000
   12e6c:	bne	12e4c <ftello64@plt+0x17dc>
   12e70:	cmp	r0, #0
   12e74:	strne	r1, [fp, #1512]	; 0x5e8
   12e78:	add	r1, r4, r6
   12e7c:	mov	r7, #0
   12e80:	str	r4, [fp, #1508]	; 0x5e4
   12e84:	ldr	r2, [fp, #1512]	; 0x5e8
   12e88:	cmp	r2, r1
   12e8c:	bls	12ee0 <ftello64@plt+0x1870>
   12e90:	ldr	r3, [fp, #832]	; 0x340
   12e94:	cmp	r3, #0
   12e98:	beq	13520 <ftello64@plt+0x1eb0>
   12e9c:	str	r7, [sp]
   12ea0:	sub	r2, r2, r4
   12ea4:	mov	r1, r4
   12ea8:	mov	r3, #0
   12eac:	ldr	r0, [pc, #-2216]	; 1260c <ftello64@plt+0xf9c>
   12eb0:	bl	24fac <ftello64@plt+0x1393c>
   12eb4:	cmn	r0, #2
   12eb8:	beq	1246c <ftello64@plt+0xdfc>
   12ebc:	ldr	r4, [fp, #1508]	; 0x5e4
   12ec0:	cmn	r0, #1
   12ec4:	moveq	r0, #1
   12ec8:	add	r4, r4, r0
   12ecc:	ldr	r2, [fp, #1512]	; 0x5e8
   12ed0:	add	r1, r4, r6
   12ed4:	cmp	r2, r1
   12ed8:	str	r4, [fp, #1508]	; 0x5e4
   12edc:	bhi	12e90 <ftello64@plt+0x1820>
   12ee0:	cmp	r2, r4
   12ee4:	movls	r3, #0
   12ee8:	strbls	r3, [fp, #1516]	; 0x5ec
   12eec:	bls	12f54 <ftello64@plt+0x18e4>
   12ef0:	ldr	r3, [r9, #12]
   12ef4:	ldr	r0, [sp, #44]	; 0x2c
   12ef8:	mov	r1, #0
   12efc:	cmp	r3, r1
   12f00:	cmpne	r0, r4
   12f04:	movcc	r3, #1
   12f08:	movcs	r3, #0
   12f0c:	strb	r3, [fp, #1516]	; 0x5ec
   12f10:	ldr	r3, [sp, #28]
   12f14:	strb	r1, [fp, #1540]	; 0x604
   12f18:	ldr	r0, [fp, #1508]	; 0x5e4
   12f1c:	ldr	lr, [r3]
   12f20:	mov	ip, #1
   12f24:	b	12f38 <ftello64@plt+0x18c8>
   12f28:	cmp	r2, r4
   12f2c:	mov	r0, r4
   12f30:	mov	r1, ip
   12f34:	beq	1364c <ftello64@plt+0x1fdc>
   12f38:	ldrb	r3, [r4], #1
   12f3c:	lsl	r3, r3, #1
   12f40:	ldrh	r3, [lr, r3]
   12f44:	tst	r3, #8192	; 0x2000
   12f48:	bne	12f28 <ftello64@plt+0x18b8>
   12f4c:	cmp	r1, #0
   12f50:	strne	r0, [fp, #1508]	; 0x5e4
   12f54:	ldrb	r1, [fp, #529]	; 0x211
   12f58:	cmp	r1, #0
   12f5c:	beq	13598 <ftello64@plt+0x1f28>
   12f60:	ldr	r1, [sp, #16]
   12f64:	ldr	r3, [fp, #1124]	; 0x464
   12f68:	ldr	r2, [r1, #-8]
   12f6c:	ldrd	r6, [r1, #-16]
   12f70:	ldr	r1, [r3, r2, lsl #2]
   12f74:	adds	r4, r6, #1
   12f78:	ldr	r3, [pc, #-2436]	; 125fc <ftello64@plt+0xf8c>
   12f7c:	adc	r5, r7, #0
   12f80:	cmp	r1, #0
   12f84:	moveq	r1, r3
   12f88:	cmp	r2, #0
   12f8c:	mov	r6, r4
   12f90:	mov	r7, r5
   12f94:	ble	12fb4 <ftello64@plt+0x1944>
   12f98:	ldr	r3, [fp, #1128]	; 0x468
   12f9c:	add	r3, r3, r2, lsl #3
   12fa0:	ldrd	r2, [r3, #-8]
   12fa4:	subs	r4, r4, r2
   12fa8:	sbc	r5, r5, r3
   12fac:	mov	r6, r4
   12fb0:	mov	r7, r5
   12fb4:	ldr	r0, [fp, #1472]	; 0x5c0
   12fb8:	bl	11394 <stpcpy@plt>
   12fbc:	mov	r2, r6
   12fc0:	mov	r3, r7
   12fc4:	mov	r1, #1
   12fc8:	strd	r2, [sp]
   12fcc:	ldr	r3, [pc, #-2516]	; 12600 <ftello64@plt+0xf90>
   12fd0:	mvn	r2, #0
   12fd4:	mov	r4, r0
   12fd8:	bl	1152c <__sprintf_chk@plt>
   12fdc:	add	r0, r4, r0
   12fe0:	str	r0, [fp, #1476]	; 0x5c4
   12fe4:	ldr	r3, [fp, #532]	; 0x214
   12fe8:	cmp	r3, #3
   12fec:	ldrls	pc, [pc, r3, lsl #2]
   12ff0:	b	131d0 <ftello64@plt+0x1b60>
   12ff4:	andeq	r3, r1, r4, asr #7
   12ff8:	andeq	r3, r1, r4, asr #7
   12ffc:	andeq	r3, r1, ip, ror #3
   13000:	andeq	r3, r1, r4
   13004:	ldr	r1, [pc, #-2568]	; 12604 <ftello64@plt+0xf94>
   13008:	ldr	r2, [r9, #16]
   1300c:	mov	r0, #1
   13010:	bl	11568 <__printf_chk@plt>
   13014:	ldr	r4, [pc, #-2556]	; 12620 <ftello64@plt+0xfb0>
   13018:	ldr	r0, [r4]
   1301c:	ldr	r3, [r0, #20]
   13020:	ldr	r2, [r0, #24]
   13024:	cmp	r3, r2
   13028:	addcc	r1, r3, #1
   1302c:	movcc	r2, #123	; 0x7b
   13030:	strcc	r1, [r0, #20]
   13034:	strbcc	r2, [r3]
   13038:	bcs	138c8 <ftello64@plt+0x2258>
   1303c:	ldr	r3, [pc, #-2604]	; 12618 <ftello64@plt+0xfa8>
   13040:	ldm	r3, {r0, r1}
   13044:	bl	141d4 <ftello64@plt+0x2b64>
   13048:	mov	r2, #2
   1304c:	ldr	r3, [r4]
   13050:	mov	r1, #1
   13054:	ldr	r0, [pc, #-2636]	; 12610 <ftello64@plt+0xfa0>
   13058:	bl	1137c <fwrite_unlocked@plt>
   1305c:	ldr	r3, [pc, #-2652]	; 12608 <ftello64@plt+0xf98>
   13060:	add	r3, r3, #44	; 0x2c
   13064:	ldm	r3, {r0, r1}
   13068:	bl	141d4 <ftello64@plt+0x2b64>
   1306c:	ldr	r3, [r4]
   13070:	mov	r2, #2
   13074:	mov	r1, #1
   13078:	ldr	r0, [pc, #-2672]	; 12610 <ftello64@plt+0xfa0>
   1307c:	bl	1137c <fwrite_unlocked@plt>
   13080:	ldr	r3, [fp, #832]	; 0x340
   13084:	ldr	r5, [fp, #1520]	; 0x5f0
   13088:	ldr	r2, [fp, #1524]	; 0x5f4
   1308c:	cmp	r3, #0
   13090:	str	r5, [sp, #88]	; 0x58
   13094:	str	r2, [sp, #100]	; 0x64
   13098:	beq	136d8 <ftello64@plt+0x2068>
   1309c:	mov	r3, #0
   130a0:	sub	r2, r2, r5
   130a4:	str	r3, [sp]
   130a8:	mov	r1, r5
   130ac:	ldr	r0, [pc, #-2728]	; 1260c <ftello64@plt+0xf9c>
   130b0:	bl	24fac <ftello64@plt+0x1393c>
   130b4:	cmn	r0, #2
   130b8:	beq	1246c <ftello64@plt+0xdfc>
   130bc:	cmn	r0, #1
   130c0:	moveq	r0, #1
   130c4:	add	r5, r5, r0
   130c8:	add	r3, sp, #88	; 0x58
   130cc:	str	r5, [sp, #92]	; 0x5c
   130d0:	ldm	r3, {r0, r1}
   130d4:	str	r5, [sp, #96]	; 0x60
   130d8:	bl	141d4 <ftello64@plt+0x2b64>
   130dc:	mov	r2, #2
   130e0:	ldr	r3, [r4]
   130e4:	mov	r1, #1
   130e8:	ldr	r0, [pc, #-2784]	; 12610 <ftello64@plt+0xfa0>
   130ec:	bl	1137c <fwrite_unlocked@plt>
   130f0:	add	r3, sp, #96	; 0x60
   130f4:	ldm	r3, {r0, r1}
   130f8:	bl	141d4 <ftello64@plt+0x2b64>
   130fc:	mov	r2, #2
   13100:	ldr	r3, [r4]
   13104:	mov	r1, #1
   13108:	ldr	r0, [pc, #-2816]	; 12610 <ftello64@plt+0xfa0>
   1310c:	bl	1137c <fwrite_unlocked@plt>
   13110:	ldr	r3, [sp, #32]
   13114:	ldm	r3, {r0, r1}
   13118:	bl	141d4 <ftello64@plt+0x2b64>
   1311c:	ldr	r0, [r4]
   13120:	ldr	r3, [r0, #20]
   13124:	ldr	r2, [r0, #24]
   13128:	cmp	r3, r2
   1312c:	addcc	r1, r3, #1
   13130:	movcc	r2, #125	; 0x7d
   13134:	strcc	r1, [r0, #20]
   13138:	strbcc	r2, [r3]
   1313c:	bcs	13984 <ftello64@plt+0x2314>
   13140:	ldrb	r3, [fp, #529]	; 0x211
   13144:	cmp	r3, #0
   13148:	bne	13158 <ftello64@plt+0x1ae8>
   1314c:	ldrb	r3, [fp, #528]	; 0x210
   13150:	cmp	r3, #0
   13154:	beq	131ac <ftello64@plt+0x1b3c>
   13158:	ldr	r0, [r4]
   1315c:	ldr	r3, [r0, #20]
   13160:	ldr	r2, [r0, #24]
   13164:	cmp	r3, r2
   13168:	addcc	r1, r3, #1
   1316c:	movcc	r2, #123	; 0x7b
   13170:	strcc	r1, [r0, #20]
   13174:	strbcc	r2, [r3]
   13178:	bcs	138bc <ftello64@plt+0x224c>
   1317c:	ldr	r3, [pc, #-2908]	; 12628 <ftello64@plt+0xfb8>
   13180:	ldm	r3, {r0, r1}
   13184:	bl	141d4 <ftello64@plt+0x2b64>
   13188:	ldr	r0, [r4]
   1318c:	ldr	r3, [r0, #20]
   13190:	ldr	r2, [r0, #24]
   13194:	cmp	r3, r2
   13198:	addcc	r1, r3, #1
   1319c:	movcc	r2, #125	; 0x7d
   131a0:	strcc	r1, [r0, #20]
   131a4:	strbcc	r2, [r3]
   131a8:	bcs	138a8 <ftello64@plt+0x2238>
   131ac:	ldr	r0, [r4]
   131b0:	ldr	r3, [r0, #20]
   131b4:	ldr	r2, [r0, #24]
   131b8:	cmp	r3, r2
   131bc:	addcc	r1, r3, #1
   131c0:	movcc	r2, #10
   131c4:	strcc	r1, [r0, #20]
   131c8:	strbcc	r2, [r3]
   131cc:	bcs	139a8 <ftello64@plt+0x2338>
   131d0:	ldr	r3, [sp, #40]	; 0x28
   131d4:	add	r3, r3, #1
   131d8:	str	r3, [sp, #40]	; 0x28
   131dc:	ldr	r3, [sp, #16]
   131e0:	add	r3, r3, #32
   131e4:	str	r3, [sp, #16]
   131e8:	b	12788 <ftello64@plt+0x1118>
   131ec:	ldr	r2, [r9, #16]
   131f0:	ldr	r1, [pc, #-3044]	; 12614 <ftello64@plt+0xfa4>
   131f4:	mov	r0, #1
   131f8:	bl	11568 <__printf_chk@plt>
   131fc:	ldr	r3, [pc, #-3052]	; 12618 <ftello64@plt+0xfa8>
   13200:	ldr	r4, [pc, #-3048]	; 12620 <ftello64@plt+0xfb0>
   13204:	ldm	r3, {r0, r1}
   13208:	bl	141d4 <ftello64@plt+0x2b64>
   1320c:	ldrb	r3, [fp, #1504]	; 0x5e0
   13210:	cmp	r3, #0
   13214:	beq	13224 <ftello64@plt+0x1bb4>
   13218:	ldr	r0, [r9, #12]
   1321c:	ldr	r1, [r4]
   13220:	bl	1128c <fputs_unlocked@plt>
   13224:	ldr	r0, [r4]
   13228:	ldr	r3, [r0, #20]
   1322c:	ldr	r2, [r0, #24]
   13230:	cmp	r3, r2
   13234:	addcc	r1, r3, #1
   13238:	movcc	r2, #34	; 0x22
   1323c:	strcc	r1, [r0, #20]
   13240:	strbcc	r2, [r3]
   13244:	bcs	139e8 <ftello64@plt+0x2378>
   13248:	ldr	r3, [r4]
   1324c:	mov	r2, #2
   13250:	mov	r1, #1
   13254:	ldr	r0, [pc, #-3136]	; 1261c <ftello64@plt+0xfac>
   13258:	bl	1137c <fwrite_unlocked@plt>
   1325c:	ldrb	r3, [fp, #1540]	; 0x604
   13260:	cmp	r3, #0
   13264:	beq	13274 <ftello64@plt+0x1c04>
   13268:	ldr	r1, [r4]
   1326c:	ldr	r0, [r9, #12]
   13270:	bl	1128c <fputs_unlocked@plt>
   13274:	ldr	r5, [pc, #-3160]	; 12624 <ftello64@plt+0xfb4>
   13278:	add	r3, r5, #12
   1327c:	ldm	r3, {r0, r1}
   13280:	bl	141d4 <ftello64@plt+0x2b64>
   13284:	ldr	r0, [r4]
   13288:	ldr	r3, [r0, #20]
   1328c:	ldr	r2, [r0, #24]
   13290:	cmp	r3, r2
   13294:	addcc	r1, r3, #1
   13298:	movcc	r2, #34	; 0x22
   1329c:	strcc	r1, [r0, #20]
   132a0:	strbcc	r2, [r3]
   132a4:	bcs	139dc <ftello64@plt+0x236c>
   132a8:	ldr	r3, [r4]
   132ac:	mov	r2, #2
   132b0:	mov	r1, #1
   132b4:	ldr	r0, [pc, #-3232]	; 1261c <ftello64@plt+0xfac>
   132b8:	bl	1137c <fwrite_unlocked@plt>
   132bc:	ldm	r5, {r0, r1}
   132c0:	bl	141d4 <ftello64@plt+0x2b64>
   132c4:	ldrb	r3, [fp, #1528]	; 0x5f8
   132c8:	cmp	r3, #0
   132cc:	beq	132dc <ftello64@plt+0x1c6c>
   132d0:	ldr	r1, [r4]
   132d4:	ldr	r0, [r9, #12]
   132d8:	bl	1128c <fputs_unlocked@plt>
   132dc:	ldr	r0, [r4]
   132e0:	ldr	r3, [r0, #20]
   132e4:	ldr	r2, [r0, #24]
   132e8:	cmp	r3, r2
   132ec:	addcc	r1, r3, #1
   132f0:	movcc	r2, #34	; 0x22
   132f4:	strcc	r1, [r0, #20]
   132f8:	strbcc	r2, [r3]
   132fc:	bcs	139d0 <ftello64@plt+0x2360>
   13300:	ldr	r3, [r4]
   13304:	mov	r2, #2
   13308:	mov	r1, #1
   1330c:	ldr	r0, [pc, #-3320]	; 1261c <ftello64@plt+0xfac>
   13310:	bl	1137c <fwrite_unlocked@plt>
   13314:	ldrb	r3, [fp, #1516]	; 0x5ec
   13318:	cmp	r3, #0
   1331c:	beq	1332c <ftello64@plt+0x1cbc>
   13320:	ldr	r1, [r4]
   13324:	ldr	r0, [r9, #12]
   13328:	bl	1128c <fputs_unlocked@plt>
   1332c:	ldr	r3, [sp, #32]
   13330:	ldm	r3, {r0, r1}
   13334:	bl	141d4 <ftello64@plt+0x2b64>
   13338:	ldr	r0, [r4]
   1333c:	ldr	r3, [r0, #20]
   13340:	ldr	r2, [r0, #24]
   13344:	cmp	r3, r2
   13348:	addcc	r1, r3, #1
   1334c:	movcc	r2, #34	; 0x22
   13350:	strcc	r1, [r0, #20]
   13354:	strbcc	r2, [r3]
   13358:	bcs	139c4 <ftello64@plt+0x2354>
   1335c:	ldrb	r3, [fp, #529]	; 0x211
   13360:	cmp	r3, #0
   13364:	bne	13374 <ftello64@plt+0x1d04>
   13368:	ldrb	r3, [fp, #528]	; 0x210
   1336c:	cmp	r3, #0
   13370:	beq	131ac <ftello64@plt+0x1b3c>
   13374:	mov	r2, #2
   13378:	ldr	r3, [r4]
   1337c:	mov	r1, #1
   13380:	ldr	r0, [pc, #-3436]	; 1261c <ftello64@plt+0xfac>
   13384:	bl	1137c <fwrite_unlocked@plt>
   13388:	ldr	r3, [pc, #-3432]	; 12628 <ftello64@plt+0xfb8>
   1338c:	ldm	r3, {r0, r1}
   13390:	bl	141d4 <ftello64@plt+0x2b64>
   13394:	ldr	r0, [r4]
   13398:	ldr	r3, [r0, #20]
   1339c:	ldr	r2, [r0, #24]
   133a0:	cmp	r3, r2
   133a4:	addcc	r1, r3, #1
   133a8:	movcc	r2, #34	; 0x22
   133ac:	strcc	r1, [r0, #20]
   133b0:	strbcc	r2, [r3]
   133b4:	bcc	131ac <ftello64@plt+0x1b3c>
   133b8:	mov	r1, #34	; 0x22
   133bc:	bl	115bc <__overflow@plt>
   133c0:	b	131ac <ftello64@plt+0x1b3c>
   133c4:	ldrb	r3, [fp, #536]	; 0x218
   133c8:	cmp	r3, #0
   133cc:	ldrne	r4, [pc, #-3508]	; 12620 <ftello64@plt+0xfb0>
   133d0:	bne	13438 <ftello64@plt+0x1dc8>
   133d4:	ldrb	r3, [fp, #529]	; 0x211
   133d8:	ldr	r4, [pc, #-3520]	; 12620 <ftello64@plt+0xfb0>
   133dc:	cmp	r3, #0
   133e0:	ldr	r3, [pc, #-3520]	; 12628 <ftello64@plt+0xfb8>
   133e4:	ldm	r3, {r0, r1}
   133e8:	beq	1384c <ftello64@plt+0x21dc>
   133ec:	bl	141d4 <ftello64@plt+0x2b64>
   133f0:	ldr	r0, [r4]
   133f4:	ldr	r3, [r0, #20]
   133f8:	ldr	r2, [r0, #24]
   133fc:	cmp	r3, r2
   13400:	addcc	r1, r3, #1
   13404:	movcc	r2, #58	; 0x3a
   13408:	strcc	r1, [r0, #20]
   1340c:	strbcc	r2, [r3]
   13410:	bcs	138d4 <ftello64@plt+0x2264>
   13414:	ldr	r0, [fp, #1436]	; 0x59c
   13418:	ldr	r1, [r9, #4]
   1341c:	ldr	r3, [fp, #1476]	; 0x5c4
   13420:	ldr	r2, [fp, #1472]	; 0x5c0
   13424:	add	r0, r0, r1
   13428:	sub	r3, r3, r2
   1342c:	sub	r0, r0, r3
   13430:	sub	r0, r0, #1
   13434:	bl	1417c <ftello64@plt+0x2b0c>
   13438:	ldr	r2, [fp, #1496]	; 0x5d8
   1343c:	ldr	r3, [fp, #1500]	; 0x5dc
   13440:	cmp	r2, r3
   13444:	bcc	137e0 <ftello64@plt+0x2170>
   13448:	ldrb	r3, [fp, #1540]	; 0x604
   1344c:	ldr	r1, [r9, #4]
   13450:	ldr	r0, [fp, #1480]	; 0x5c8
   13454:	ldr	r2, [fp, #1536]	; 0x600
   13458:	sub	r0, r0, r1
   1345c:	cmp	r3, #0
   13460:	ldr	r1, [fp, #1532]	; 0x5fc
   13464:	ldrne	r3, [fp, #1492]	; 0x5d4
   13468:	sub	r2, r2, r1
   1346c:	sub	r0, r0, r2
   13470:	sub	r0, r0, r3
   13474:	bl	1417c <ftello64@plt+0x2b0c>
   13478:	ldrb	r3, [fp, #1540]	; 0x604
   1347c:	cmp	r3, #0
   13480:	beq	13490 <ftello64@plt+0x1e20>
   13484:	ldr	r1, [r4]
   13488:	ldr	r0, [r9, #12]
   1348c:	bl	1128c <fputs_unlocked@plt>
   13490:	ldr	r5, [pc, #-3700]	; 12624 <ftello64@plt+0xfb4>
   13494:	add	r3, r5, #12
   13498:	ldm	r3, {r0, r1}
   1349c:	bl	141d4 <ftello64@plt+0x2b64>
   134a0:	ldr	r0, [r9, #4]
   134a4:	bl	1417c <ftello64@plt+0x2b0c>
   134a8:	ldm	r5, {r0, r1}
   134ac:	bl	141d4 <ftello64@plt+0x2b64>
   134b0:	ldrb	r2, [fp, #1528]	; 0x5f8
   134b4:	cmp	r2, #0
   134b8:	bne	13764 <ftello64@plt+0x20f4>
   134bc:	ldr	r1, [fp, #1508]	; 0x5e4
   134c0:	ldr	r0, [fp, #1512]	; 0x5e8
   134c4:	cmp	r1, r0
   134c8:	bcc	13990 <ftello64@plt+0x2320>
   134cc:	ldrb	r3, [fp, #529]	; 0x211
   134d0:	cmp	r3, #0
   134d4:	bne	13720 <ftello64@plt+0x20b0>
   134d8:	ldrb	r3, [fp, #528]	; 0x210
   134dc:	cmp	r3, #0
   134e0:	beq	131ac <ftello64@plt+0x1b3c>
   134e4:	ldrb	r3, [fp, #536]	; 0x218
   134e8:	cmp	r3, #0
   134ec:	bne	1372c <ftello64@plt+0x20bc>
   134f0:	ldrb	r3, [fp, #528]	; 0x210
   134f4:	cmp	r3, #0
   134f8:	beq	131ac <ftello64@plt+0x1b3c>
   134fc:	ldrb	r3, [fp, #536]	; 0x218
   13500:	cmp	r3, #0
   13504:	beq	131ac <ftello64@plt+0x1b3c>
   13508:	ldr	r0, [r9, #4]
   1350c:	bl	1417c <ftello64@plt+0x2b0c>
   13510:	ldr	r3, [pc, #-3824]	; 12628 <ftello64@plt+0xfb8>
   13514:	ldm	r3, {r0, r1}
   13518:	bl	141d4 <ftello64@plt+0x2b64>
   1351c:	b	131ac <ftello64@plt+0x1b3c>
   13520:	ldrb	r3, [r4]
   13524:	add	r3, fp, r3
   13528:	ldrb	r3, [r3, #1140]	; 0x474
   1352c:	cmp	r3, #0
   13530:	beq	13574 <ftello64@plt+0x1f04>
   13534:	cmp	r2, r4
   13538:	bls	12e84 <ftello64@plt+0x1814>
   1353c:	add	r1, r4, #1
   13540:	b	1355c <ftello64@plt+0x1eec>
   13544:	ldrb	r3, [r1]
   13548:	add	r1, r1, #1
   1354c:	add	r3, fp, r3
   13550:	ldrb	r3, [r3, #1140]	; 0x474
   13554:	cmp	r3, #0
   13558:	beq	1358c <ftello64@plt+0x1f1c>
   1355c:	cmp	r1, r2
   13560:	mov	r4, r1
   13564:	bne	13544 <ftello64@plt+0x1ed4>
   13568:	str	r2, [fp, #1508]	; 0x5e4
   1356c:	add	r1, r2, r6
   13570:	b	12e84 <ftello64@plt+0x1814>
   13574:	add	r4, r4, #1
   13578:	add	r1, r4, r6
   1357c:	str	r4, [fp, #1508]	; 0x5e4
   13580:	b	12e84 <ftello64@plt+0x1814>
   13584:	add	r7, r7, #1
   13588:	b	12d08 <ftello64@plt+0x1698>
   1358c:	str	r4, [fp, #1508]	; 0x5e4
   13590:	add	r1, r4, r6
   13594:	b	12e84 <ftello64@plt+0x1814>
   13598:	ldrb	r0, [fp, #528]	; 0x210
   1359c:	cmp	r0, #0
   135a0:	beq	12fe4 <ftello64@plt+0x1974>
   135a4:	ldr	r2, [sp, #16]
   135a8:	ldr	r3, [fp, #1520]	; 0x5f0
   135ac:	ldr	r4, [sp, #28]
   135b0:	ldr	r2, [r2, #-16]
   135b4:	add	r3, r3, r2
   135b8:	str	r3, [fp, #1472]	; 0x5c0
   135bc:	str	r3, [fp, #1476]	; 0x5c4
   135c0:	b	135e4 <ftello64@plt+0x1f74>
   135c4:	ldrb	r2, [r3]
   135c8:	ldr	lr, [r4]
   135cc:	add	r3, r3, #1
   135d0:	lsl	r2, r2, #1
   135d4:	ldrh	r2, [lr, r2]
   135d8:	tst	r2, #8192	; 0x2000
   135dc:	bne	13684 <ftello64@plt+0x2014>
   135e0:	mov	r1, r0
   135e4:	cmp	r5, r3
   135e8:	mov	ip, r3
   135ec:	bhi	135c4 <ftello64@plt+0x1f54>
   135f0:	cmp	r1, #0
   135f4:	strne	r3, [fp, #1476]	; 0x5c4
   135f8:	b	12fe4 <ftello64@plt+0x1974>
   135fc:	add	r4, r1, r7
   13600:	b	12974 <ftello64@plt+0x1304>
   13604:	str	r4, [fp, #1536]	; 0x600
   13608:	b	129cc <ftello64@plt+0x135c>
   1360c:	str	r1, [fp, #1524]	; 0x5f4
   13610:	b	12924 <ftello64@plt+0x12b4>
   13614:	ldr	r3, [sp, #16]
   13618:	ldr	r7, [r3, #-24]	; 0xffffffe8
   1361c:	ldr	r1, [fp, #1520]	; 0x5f0
   13620:	b	128b4 <ftello64@plt+0x1244>
   13624:	str	r6, [fp, #1532]	; 0x5fc
   13628:	b	12c40 <ftello64@plt+0x15d0>
   1362c:	mov	ip, sl
   13630:	b	12bd4 <ftello64@plt+0x1564>
   13634:	str	r1, [fp, #1496]	; 0x5d8
   13638:	b	12cb8 <ftello64@plt+0x1648>
   1363c:	ldr	r3, [fp, #1496]	; 0x5d8
   13640:	b	12d88 <ftello64@plt+0x1718>
   13644:	str	r3, [fp, #1500]	; 0x5dc
   13648:	b	12e00 <ftello64@plt+0x1790>
   1364c:	str	r2, [fp, #1508]	; 0x5e4
   13650:	b	12f54 <ftello64@plt+0x18e4>
   13654:	str	sl, [fp, #1512]	; 0x5e8
   13658:	b	12e78 <ftello64@plt+0x1808>
   1365c:	mov	r3, #0
   13660:	str	r3, [fp, #1496]	; 0x5d8
   13664:	str	r3, [fp, #1500]	; 0x5dc
   13668:	strb	r3, [fp, #1504]	; 0x5e0
   1366c:	b	12e00 <ftello64@plt+0x1790>
   13670:	mov	r3, #0
   13674:	str	r3, [fp, #1508]	; 0x5e4
   13678:	str	r3, [fp, #1512]	; 0x5e8
   1367c:	strb	r3, [fp, #1516]	; 0x5ec
   13680:	b	12f54 <ftello64@plt+0x18e4>
   13684:	cmp	r1, #0
   13688:	strne	ip, [fp, #1476]	; 0x5c4
   1368c:	b	12fe4 <ftello64@plt+0x1974>
   13690:	ldrb	r3, [r4]
   13694:	add	r3, fp, r3
   13698:	ldrb	r3, [r3, #1140]	; 0x474
   1369c:	cmp	r3, #0
   136a0:	addeq	r4, r4, #1
   136a4:	beq	12974 <ftello64@plt+0x1304>
   136a8:	mov	r3, r4
   136ac:	b	136c8 <ftello64@plt+0x2058>
   136b0:	ldrb	r2, [r3]
   136b4:	add	r3, r3, #1
   136b8:	add	r2, fp, r2
   136bc:	ldrb	r2, [r2, #1140]	; 0x474
   136c0:	cmp	r2, #0
   136c4:	beq	12974 <ftello64@plt+0x1304>
   136c8:	cmp	r3, r1
   136cc:	mov	r4, r3
   136d0:	bcc	136b0 <ftello64@plt+0x2040>
   136d4:	b	12974 <ftello64@plt+0x1304>
   136d8:	ldrb	r3, [r5]
   136dc:	add	r3, fp, r3
   136e0:	ldrb	r3, [r3, #1140]	; 0x474
   136e4:	cmp	r3, #0
   136e8:	addeq	r5, r5, #1
   136ec:	beq	130c8 <ftello64@plt+0x1a58>
   136f0:	mov	r3, r5
   136f4:	b	13710 <ftello64@plt+0x20a0>
   136f8:	ldrb	r1, [r3]
   136fc:	add	r3, r3, #1
   13700:	add	r1, fp, r1
   13704:	ldrb	r1, [r1, #1140]	; 0x474
   13708:	cmp	r1, #0
   1370c:	beq	130c8 <ftello64@plt+0x1a58>
   13710:	cmp	r2, r3
   13714:	mov	r5, r3
   13718:	bhi	136f8 <ftello64@plt+0x2088>
   1371c:	b	130c8 <ftello64@plt+0x1a58>
   13720:	ldrb	r3, [fp, #536]	; 0x218
   13724:	cmp	r3, #0
   13728:	beq	131ac <ftello64@plt+0x1b3c>
   1372c:	ldrb	r3, [fp, #1528]	; 0x5f8
   13730:	ldr	r0, [fp, #1520]	; 0x5f0
   13734:	ldr	r2, [fp, #1524]	; 0x5f4
   13738:	cmp	r3, #0
   1373c:	sub	r2, r2, r0
   13740:	ldr	r0, [fp, #1480]	; 0x5c8
   13744:	ldrne	r3, [fp, #1492]	; 0x5d4
   13748:	sub	r0, r0, r2
   1374c:	sub	r0, r0, r3
   13750:	bl	1417c <ftello64@plt+0x2b0c>
   13754:	ldrb	r3, [fp, #529]	; 0x211
   13758:	cmp	r3, #0
   1375c:	bne	134fc <ftello64@plt+0x1e8c>
   13760:	b	134f0 <ftello64@plt+0x1e80>
   13764:	ldr	r1, [r4]
   13768:	ldr	r0, [r9, #12]
   1376c:	bl	1128c <fputs_unlocked@plt>
   13770:	ldr	r1, [fp, #1508]	; 0x5e4
   13774:	ldr	r0, [fp, #1512]	; 0x5e8
   13778:	cmp	r1, r0
   1377c:	bcs	134cc <ftello64@plt+0x1e5c>
   13780:	ldrb	r2, [fp, #1528]	; 0x5f8
   13784:	ldr	r3, [fp, #1524]	; 0x5f4
   13788:	ldr	ip, [fp, #1520]	; 0x5f0
   1378c:	cmp	r2, #0
   13790:	sub	ip, r3, ip
   13794:	ldr	r3, [fp, #1480]	; 0x5c8
   13798:	ldrne	r2, [fp, #1492]	; 0x5d4
   1379c:	sub	r3, r3, ip
   137a0:	ldrb	ip, [fp, #1516]	; 0x5ec
   137a4:	sub	r1, r0, r1
   137a8:	sub	r3, r3, r2
   137ac:	cmp	ip, #0
   137b0:	sub	r3, r3, r1
   137b4:	ldrne	r0, [fp, #1492]	; 0x5d4
   137b8:	moveq	r0, ip
   137bc:	sub	r0, r3, r0
   137c0:	bl	1417c <ftello64@plt+0x2b0c>
   137c4:	ldrb	r3, [fp, #1516]	; 0x5ec
   137c8:	cmp	r3, #0
   137cc:	bne	139b4 <ftello64@plt+0x2344>
   137d0:	ldr	r3, [sp, #32]
   137d4:	ldm	r3, {r0, r1}
   137d8:	bl	141d4 <ftello64@plt+0x2b64>
   137dc:	b	13754 <ftello64@plt+0x20e4>
   137e0:	ldr	r3, [pc, #524]	; 139f4 <ftello64@plt+0x2384>
   137e4:	ldm	r3, {r0, r1}
   137e8:	bl	141d4 <ftello64@plt+0x2b64>
   137ec:	ldrb	r3, [fp, #1504]	; 0x5e0
   137f0:	cmp	r3, #0
   137f4:	bne	13974 <ftello64@plt+0x2304>
   137f8:	ldrb	r2, [fp, #1540]	; 0x604
   137fc:	ldr	r0, [r9, #4]
   13800:	ldr	r3, [fp, #1480]	; 0x5c8
   13804:	ldr	r1, [fp, #1536]	; 0x600
   13808:	sub	r3, r3, r0
   1380c:	ldr	r0, [fp, #1532]	; 0x5fc
   13810:	cmp	r2, #0
   13814:	sub	r1, r1, r0
   13818:	ldrb	r0, [fp, #1504]	; 0x5e0
   1381c:	ldrne	r2, [fp, #1492]	; 0x5d4
   13820:	sub	r3, r3, r1
   13824:	cmp	r0, #0
   13828:	ldr	r1, [fp, #1500]	; 0x5dc
   1382c:	sub	r3, r3, r2
   13830:	ldr	r2, [fp, #1496]	; 0x5d8
   13834:	ldrne	r0, [fp, #1492]	; 0x5d4
   13838:	sub	r2, r1, r2
   1383c:	sub	r3, r3, r2
   13840:	sub	r0, r3, r0
   13844:	bl	1417c <ftello64@plt+0x2b0c>
   13848:	b	13478 <ftello64@plt+0x1e08>
   1384c:	bl	141d4 <ftello64@plt+0x2b64>
   13850:	ldr	r2, [r9, #4]
   13854:	ldr	r0, [fp, #1436]	; 0x59c
   13858:	ldr	r3, [fp, #1476]	; 0x5c4
   1385c:	add	r0, r0, r2
   13860:	ldr	r2, [fp, #1472]	; 0x5c0
   13864:	sub	r3, r3, r2
   13868:	sub	r0, r0, r3
   1386c:	bl	1417c <ftello64@plt+0x2b0c>
   13870:	b	13438 <ftello64@plt+0x1dc8>
   13874:	ldr	r3, [pc, #380]	; 139f8 <ftello64@plt+0x2388>
   13878:	ldr	r0, [sp, #52]	; 0x34
   1387c:	ldr	r1, [fp, #1128]	; 0x468
   13880:	ldrd	r2, [r3]
   13884:	add	r0, r0, #1
   13888:	str	r0, [sp, #52]	; 0x34
   1388c:	adds	r4, r2, #1
   13890:	adc	r5, r3, #0
   13894:	ldr	r3, [pc, #348]	; 139f8 <ftello64@plt+0x2388>
   13898:	strd	r4, [r3]
   1389c:	ldr	r3, [sp, #76]	; 0x4c
   138a0:	strd	r4, [r1, r3]
   138a4:	b	11e40 <ftello64@plt+0x7d0>
   138a8:	mov	r1, #125	; 0x7d
   138ac:	bl	115bc <__overflow@plt>
   138b0:	b	131ac <ftello64@plt+0x1b3c>
   138b4:	mov	ip, r1
   138b8:	b	12bd4 <ftello64@plt+0x1564>
   138bc:	mov	r1, #123	; 0x7b
   138c0:	bl	115bc <__overflow@plt>
   138c4:	b	1317c <ftello64@plt+0x1b0c>
   138c8:	mov	r1, #123	; 0x7b
   138cc:	bl	115bc <__overflow@plt>
   138d0:	b	1303c <ftello64@plt+0x19cc>
   138d4:	mov	r1, #58	; 0x3a
   138d8:	bl	115bc <__overflow@plt>
   138dc:	b	13414 <ftello64@plt+0x1da4>
   138e0:	ldr	r1, [pc, #272]	; 139f8 <ftello64@plt+0x2388>
   138e4:	strd	r2, [r1]
   138e8:	b	12108 <ftello64@plt+0xa98>
   138ec:	ldr	r1, [pc, #264]	; 139fc <ftello64@plt+0x238c>
   138f0:	mov	r2, #5
   138f4:	mov	r0, #0
   138f8:	bl	113ac <dcgettext@plt>
   138fc:	mov	r4, r0
   13900:	ldr	r0, [r8]
   13904:	b	12484 <ftello64@plt+0xe14>
   13908:	ldr	r3, [pc, #232]	; 139f8 <ftello64@plt+0x2388>
   1390c:	ldrd	r0, [sp, #32]
   13910:	strd	r0, [r3]
   13914:	b	12258 <ftello64@plt+0xbe8>
   13918:	bl	11514 <__errno_location@plt>
   1391c:	ldr	r3, [r7]
   13920:	mov	r1, #3
   13924:	ldr	r2, [r5, r3, lsl #2]
   13928:	ldr	r4, [r0]
   1392c:	mov	r0, r8
   13930:	bl	176d8 <ftello64@plt+0x6068>
   13934:	mov	r1, r4
   13938:	ldr	r2, [pc, #192]	; 13a00 <ftello64@plt+0x2390>
   1393c:	mov	r3, r0
   13940:	mov	r0, #1
   13944:	bl	11454 <error@plt>
   13948:	mov	r2, #256	; 0x100
   1394c:	mov	r1, #1
   13950:	ldr	r0, [pc, #172]	; 13a04 <ftello64@plt+0x2394>
   13954:	bl	11550 <memset@plt>
   13958:	strb	r5, [fp, #1172]	; 0x494
   1395c:	strb	r5, [fp, #1149]	; 0x47d
   13960:	strb	r5, [fp, #1150]	; 0x47e
   13964:	b	11dc8 <ftello64@plt+0x758>
   13968:	mov	r2, #5
   1396c:	ldr	r1, [pc, #148]	; 13a08 <ftello64@plt+0x2398>
   13970:	b	138f4 <ftello64@plt+0x2284>
   13974:	ldr	r1, [r4]
   13978:	ldr	r0, [r9, #12]
   1397c:	bl	1128c <fputs_unlocked@plt>
   13980:	b	137f8 <ftello64@plt+0x2188>
   13984:	mov	r1, #125	; 0x7d
   13988:	bl	115bc <__overflow@plt>
   1398c:	b	13140 <ftello64@plt+0x1ad0>
   13990:	ldr	ip, [fp, #1524]	; 0x5f4
   13994:	ldr	lr, [fp, #1520]	; 0x5f0
   13998:	ldr	r3, [fp, #1480]	; 0x5c8
   1399c:	sub	ip, ip, lr
   139a0:	sub	r3, r3, ip
   139a4:	b	137a0 <ftello64@plt+0x2130>
   139a8:	mov	r1, #10
   139ac:	bl	115bc <__overflow@plt>
   139b0:	b	131d0 <ftello64@plt+0x1b60>
   139b4:	ldr	r1, [r4]
   139b8:	ldr	r0, [r9, #12]
   139bc:	bl	1128c <fputs_unlocked@plt>
   139c0:	b	137d0 <ftello64@plt+0x2160>
   139c4:	mov	r1, #34	; 0x22
   139c8:	bl	115bc <__overflow@plt>
   139cc:	b	1335c <ftello64@plt+0x1cec>
   139d0:	mov	r1, #34	; 0x22
   139d4:	bl	115bc <__overflow@plt>
   139d8:	b	13300 <ftello64@plt+0x1c90>
   139dc:	mov	r1, #34	; 0x22
   139e0:	bl	115bc <__overflow@plt>
   139e4:	b	132a8 <ftello64@plt+0x1c38>
   139e8:	mov	r1, #34	; 0x22
   139ec:	bl	115bc <__overflow@plt>
   139f0:	b	13248 <ftello64@plt+0x1bd8>
   139f4:	ldrdeq	fp, [r3], -r0
   139f8:	andeq	fp, r3, r8, lsl #15
   139fc:	strdeq	r9, [r2], -r4
   13a00:	andeq	r9, r2, r0, lsr #22
   13a04:	andeq	fp, r3, ip, ror #12
   13a08:	andeq	r9, r2, ip, lsl #22
   13a0c:	mov	fp, #0
   13a10:	mov	lr, #0
   13a14:	pop	{r1}		; (ldr r1, [sp], #4)
   13a18:	mov	r2, sp
   13a1c:	push	{r2}		; (str r2, [sp, #-4]!)
   13a20:	push	{r0}		; (str r0, [sp, #-4]!)
   13a24:	ldr	ip, [pc, #16]	; 13a3c <ftello64@plt+0x23cc>
   13a28:	push	{ip}		; (str ip, [sp, #-4]!)
   13a2c:	ldr	r0, [pc, #12]	; 13a40 <ftello64@plt+0x23d0>
   13a30:	ldr	r3, [pc, #12]	; 13a44 <ftello64@plt+0x23d4>
   13a34:	bl	11484 <__libc_start_main@plt>
   13a38:	bl	1164c <abort@plt>
   13a3c:	andeq	r9, r2, r4, asr #2
   13a40:	andeq	r1, r1, ip, ror r6
   13a44:	andeq	r9, r2, r4, ror #1
   13a48:	ldr	r3, [pc, #20]	; 13a64 <ftello64@plt+0x23f4>
   13a4c:	ldr	r2, [pc, #20]	; 13a68 <ftello64@plt+0x23f8>
   13a50:	add	r3, pc, r3
   13a54:	ldr	r2, [r3, r2]
   13a58:	cmp	r2, #0
   13a5c:	bxeq	lr
   13a60:	b	114b4 <__gmon_start__@plt>
   13a64:	andeq	r7, r2, r8, lsr #11
   13a68:	andeq	r0, r0, r4, ror #2
   13a6c:	ldr	r3, [pc, #28]	; 13a90 <ftello64@plt+0x2420>
   13a70:	ldr	r0, [pc, #28]	; 13a94 <ftello64@plt+0x2424>
   13a74:	sub	r3, r3, r0
   13a78:	cmp	r3, #6
   13a7c:	bxls	lr
   13a80:	ldr	r3, [pc, #16]	; 13a98 <ftello64@plt+0x2428>
   13a84:	cmp	r3, #0
   13a88:	bxeq	lr
   13a8c:	bx	r3
   13a90:	ldrdeq	fp, [r3], -r3
   13a94:	ldrdeq	fp, [r3], -r0
   13a98:	andeq	r0, r0, r0
   13a9c:	ldr	r1, [pc, #36]	; 13ac8 <ftello64@plt+0x2458>
   13aa0:	ldr	r0, [pc, #36]	; 13acc <ftello64@plt+0x245c>
   13aa4:	sub	r1, r1, r0
   13aa8:	asr	r1, r1, #2
   13aac:	add	r1, r1, r1, lsr #31
   13ab0:	asrs	r1, r1, #1
   13ab4:	bxeq	lr
   13ab8:	ldr	r3, [pc, #16]	; 13ad0 <ftello64@plt+0x2460>
   13abc:	cmp	r3, #0
   13ac0:	bxeq	lr
   13ac4:	bx	r3
   13ac8:	ldrdeq	fp, [r3], -r0
   13acc:	ldrdeq	fp, [r3], -r0
   13ad0:	andeq	r0, r0, r0
   13ad4:	push	{r4, lr}
   13ad8:	ldr	r4, [pc, #24]	; 13af8 <ftello64@plt+0x2488>
   13adc:	ldrb	r3, [r4]
   13ae0:	cmp	r3, #0
   13ae4:	popne	{r4, pc}
   13ae8:	bl	13a6c <ftello64@plt+0x23fc>
   13aec:	mov	r3, #1
   13af0:	strb	r3, [r4]
   13af4:	pop	{r4, pc}
   13af8:	strdeq	fp, [r3], -r4
   13afc:	ldr	r0, [pc, #40]	; 13b2c <ftello64@plt+0x24bc>
   13b00:	ldr	r3, [r0]
   13b04:	cmp	r3, #0
   13b08:	bne	13b10 <ftello64@plt+0x24a0>
   13b0c:	b	13a9c <ftello64@plt+0x242c>
   13b10:	ldr	r3, [pc, #24]	; 13b30 <ftello64@plt+0x24c0>
   13b14:	cmp	r3, #0
   13b18:	beq	13b0c <ftello64@plt+0x249c>
   13b1c:	push	{r4, lr}
   13b20:	blx	r3
   13b24:	pop	{r4, lr}
   13b28:	b	13a9c <ftello64@plt+0x242c>
   13b2c:	andeq	sl, r3, r4, lsl pc
   13b30:	andeq	r0, r0, r0
   13b34:	push	{r4, r5, r6, lr}
   13b38:	ldr	r4, [pc, #228]	; 13c24 <ftello64@plt+0x25b4>
   13b3c:	ldr	ip, [r0, #4]
   13b40:	ldr	lr, [r1, #4]
   13b44:	ldrb	r3, [r4]
   13b48:	cmp	lr, ip
   13b4c:	movlt	r5, lr
   13b50:	movge	r5, ip
   13b54:	cmp	r3, #0
   13b58:	bne	13bb4 <ftello64@plt+0x2544>
   13b5c:	cmp	r5, #0
   13b60:	ble	13ba0 <ftello64@plt+0x2530>
   13b64:	ldr	r3, [r0]
   13b68:	ldr	r1, [r1]
   13b6c:	ldrb	r2, [r3]
   13b70:	ldrb	r0, [r1]
   13b74:	subs	r0, r2, r0
   13b78:	popne	{r4, r5, r6, pc}
   13b7c:	add	r5, r3, r5
   13b80:	add	r3, r3, #1
   13b84:	b	13b98 <ftello64@plt+0x2528>
   13b88:	ldrb	r2, [r3], #1
   13b8c:	ldrb	r0, [r1, #1]!
   13b90:	subs	r0, r2, r0
   13b94:	popne	{r4, r5, r6, pc}
   13b98:	cmp	r5, r3
   13b9c:	bne	13b88 <ftello64@plt+0x2518>
   13ba0:	cmp	lr, ip
   13ba4:	bgt	13c1c <ftello64@plt+0x25ac>
   13ba8:	movlt	r0, #1
   13bac:	movge	r0, #0
   13bb0:	pop	{r4, r5, r6, pc}
   13bb4:	cmp	r5, #0
   13bb8:	ble	13ba0 <ftello64@plt+0x2530>
   13bbc:	ldr	r3, [r0]
   13bc0:	ldr	r6, [r1]
   13bc4:	ldrb	r2, [r3]
   13bc8:	ldrb	r1, [r6]
   13bcc:	add	r2, r4, r2
   13bd0:	add	r1, r4, r1
   13bd4:	ldrb	r2, [r2, #4]
   13bd8:	ldrb	r0, [r1, #4]
   13bdc:	subs	r0, r2, r0
   13be0:	popne	{r4, r5, r6, pc}
   13be4:	add	r5, r3, r5
   13be8:	add	r1, r3, #1
   13bec:	b	13c10 <ftello64@plt+0x25a0>
   13bf0:	ldrb	r2, [r1], #1
   13bf4:	ldrb	r3, [r6, #1]!
   13bf8:	add	r2, r4, r2
   13bfc:	add	r3, r4, r3
   13c00:	ldrb	r2, [r2, #4]
   13c04:	ldrb	r0, [r3, #4]
   13c08:	subs	r0, r2, r0
   13c0c:	popne	{r4, r5, r6, pc}
   13c10:	cmp	r5, r1
   13c14:	bne	13bf0 <ftello64@plt+0x2580>
   13c18:	b	13ba0 <ftello64@plt+0x2530>
   13c1c:	mvn	r0, #0
   13c20:	pop	{r4, r5, r6, pc}
   13c24:	strdeq	fp, [r3], -r8
   13c28:	push	{r4, lr}
   13c2c:	bl	11514 <__errno_location@plt>
   13c30:	mov	r2, #5
   13c34:	ldr	r1, [pc, #24]	; 13c54 <ftello64@plt+0x25e4>
   13c38:	ldr	r4, [r0]
   13c3c:	mov	r0, #0
   13c40:	bl	113ac <dcgettext@plt>
   13c44:	mov	r1, r4
   13c48:	mov	r2, r0
   13c4c:	mov	r0, #1
   13c50:	bl	11454 <error@plt>
   13c54:	andeq	r9, r2, r8, ror #5
   13c58:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   13c5c:	mov	r4, r0
   13c60:	ldrb	r3, [r0]
   13c64:	sub	sp, sp, #20
   13c68:	mov	r5, r0
   13c6c:	mov	r8, #12
   13c70:	mov	r6, #92	; 0x5c
   13c74:	mov	r7, #9
   13c78:	mov	r9, #7
   13c7c:	mov	sl, #8
   13c80:	mov	fp, #0
   13c84:	cmp	r3, #0
   13c88:	beq	13cac <ftello64@plt+0x263c>
   13c8c:	cmp	r3, #92	; 0x5c
   13c90:	beq	13cbc <ftello64@plt+0x264c>
   13c94:	strb	r3, [r5]
   13c98:	ldrb	r3, [r4, #1]
   13c9c:	add	r5, r5, #1
   13ca0:	add	r4, r4, #1
   13ca4:	cmp	r3, #0
   13ca8:	bne	13c8c <ftello64@plt+0x261c>
   13cac:	mov	r3, #0
   13cb0:	strb	r3, [r5]
   13cb4:	add	sp, sp, #20
   13cb8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   13cbc:	ldrb	r3, [r4, #1]
   13cc0:	add	r2, r4, #1
   13cc4:	cmp	r3, #102	; 0x66
   13cc8:	beq	13ebc <ftello64@plt+0x284c>
   13ccc:	bhi	13d30 <ftello64@plt+0x26c0>
   13cd0:	cmp	r3, #97	; 0x61
   13cd4:	beq	13ea8 <ftello64@plt+0x2838>
   13cd8:	bhi	13d64 <ftello64@plt+0x26f4>
   13cdc:	cmp	r3, #0
   13ce0:	beq	13cac <ftello64@plt+0x263c>
   13ce4:	cmp	r3, #48	; 0x30
   13ce8:	addeq	r3, r4, #2
   13cec:	addeq	ip, r4, #5
   13cf0:	moveq	r1, fp
   13cf4:	bne	13e88 <ftello64@plt+0x2818>
   13cf8:	mov	r4, r3
   13cfc:	ldrb	r2, [r3], #1
   13d00:	sub	r2, r2, #48	; 0x30
   13d04:	uxtb	r0, r2
   13d08:	cmp	r0, #7
   13d0c:	bhi	13d20 <ftello64@plt+0x26b0>
   13d10:	cmp	ip, r3
   13d14:	add	r1, r2, r1, lsl #3
   13d18:	mov	r4, r3
   13d1c:	bne	13cf8 <ftello64@plt+0x2688>
   13d20:	strb	r1, [r5]
   13d24:	add	r5, r5, #1
   13d28:	ldrb	r3, [r4]
   13d2c:	b	13c84 <ftello64@plt+0x2614>
   13d30:	cmp	r3, #116	; 0x74
   13d34:	beq	13e74 <ftello64@plt+0x2804>
   13d38:	bhi	13d90 <ftello64@plt+0x2720>
   13d3c:	cmp	r3, #110	; 0x6e
   13d40:	beq	13e5c <ftello64@plt+0x27ec>
   13d44:	cmp	r3, #114	; 0x72
   13d48:	bne	13e88 <ftello64@plt+0x2818>
   13d4c:	mov	r3, #13
   13d50:	strb	r3, [r5]
   13d54:	add	r4, r4, #2
   13d58:	ldrb	r3, [r4]
   13d5c:	add	r5, r5, #1
   13d60:	b	13c84 <ftello64@plt+0x2614>
   13d64:	cmp	r3, #98	; 0x62
   13d68:	beq	13e48 <ftello64@plt+0x27d8>
   13d6c:	cmp	r3, #99	; 0x63
   13d70:	bne	13e88 <ftello64@plt+0x2818>
   13d74:	ldrb	r3, [r2, #1]!
   13d78:	cmp	r3, #0
   13d7c:	bne	13d74 <ftello64@plt+0x2704>
   13d80:	mov	r3, #0
   13d84:	strb	r3, [r5]
   13d88:	add	sp, sp, #20
   13d8c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   13d90:	cmp	r3, #118	; 0x76
   13d94:	beq	13e30 <ftello64@plt+0x27c0>
   13d98:	cmp	r3, #120	; 0x78
   13d9c:	bne	13e88 <ftello64@plt+0x2818>
   13da0:	bl	114d8 <__ctype_b_loc@plt>
   13da4:	mov	ip, #0
   13da8:	add	r2, r4, #2
   13dac:	mov	lr, ip
   13db0:	str	r5, [sp, #12]
   13db4:	ldr	r3, [r0]
   13db8:	str	r3, [sp, #8]
   13dbc:	ldrb	r3, [r2]
   13dc0:	mov	r4, r2
   13dc4:	lsl	r5, lr, #4
   13dc8:	sub	r1, r3, #65	; 0x41
   13dcc:	str	r1, [sp, #4]
   13dd0:	ldr	r1, [sp, #8]
   13dd4:	lsl	r2, r3, #1
   13dd8:	sub	r0, r3, #97	; 0x61
   13ddc:	ldrh	r2, [r1, r2]
   13de0:	sub	r1, r3, #87	; 0x57
   13de4:	tst	r2, #4096	; 0x1000
   13de8:	add	r2, r4, #1
   13dec:	beq	13ed0 <ftello64@plt+0x2860>
   13df0:	cmp	r0, #5
   13df4:	bls	13e08 <ftello64@plt+0x2798>
   13df8:	ldr	r0, [sp, #4]
   13dfc:	sub	r1, r3, #48	; 0x30
   13e00:	cmp	r0, #5
   13e04:	subls	r1, r3, #55	; 0x37
   13e08:	add	ip, ip, #1
   13e0c:	cmp	ip, #3
   13e10:	add	lr, r1, r5
   13e14:	mov	r4, r2
   13e18:	bne	13dbc <ftello64@plt+0x274c>
   13e1c:	ldr	r5, [sp, #12]
   13e20:	strb	lr, [r5]
   13e24:	add	r5, r5, #1
   13e28:	ldrb	r3, [r4]
   13e2c:	b	13c84 <ftello64@plt+0x2614>
   13e30:	mov	r3, #11
   13e34:	strb	r3, [r5]
   13e38:	add	r4, r4, #2
   13e3c:	ldrb	r3, [r4]
   13e40:	add	r5, r5, #1
   13e44:	b	13c84 <ftello64@plt+0x2614>
   13e48:	strb	sl, [r5]
   13e4c:	add	r4, r4, #2
   13e50:	ldrb	r3, [r4]
   13e54:	add	r5, r5, #1
   13e58:	b	13c84 <ftello64@plt+0x2614>
   13e5c:	mov	r3, #10
   13e60:	strb	r3, [r5]
   13e64:	add	r4, r4, #2
   13e68:	ldrb	r3, [r4]
   13e6c:	add	r5, r5, #1
   13e70:	b	13c84 <ftello64@plt+0x2614>
   13e74:	strb	r7, [r5]
   13e78:	add	r4, r4, #2
   13e7c:	ldrb	r3, [r4]
   13e80:	add	r5, r5, #1
   13e84:	b	13c84 <ftello64@plt+0x2614>
   13e88:	mov	r3, r5
   13e8c:	add	r4, r4, #2
   13e90:	strb	r6, [r3], #2
   13e94:	ldrb	r2, [r4, #-1]
   13e98:	strb	r2, [r5, #1]
   13e9c:	mov	r5, r3
   13ea0:	ldrb	r3, [r4]
   13ea4:	b	13c84 <ftello64@plt+0x2614>
   13ea8:	strb	r9, [r5]
   13eac:	add	r4, r4, #2
   13eb0:	ldrb	r3, [r4]
   13eb4:	add	r5, r5, #1
   13eb8:	b	13c84 <ftello64@plt+0x2614>
   13ebc:	strb	r8, [r5]
   13ec0:	add	r4, r4, #2
   13ec4:	ldrb	r3, [r4]
   13ec8:	add	r5, r5, #1
   13ecc:	b	13c84 <ftello64@plt+0x2614>
   13ed0:	cmp	ip, #0
   13ed4:	ldr	r5, [sp, #12]
   13ed8:	bne	13e20 <ftello64@plt+0x27b0>
   13edc:	mov	r3, r5
   13ee0:	mov	r2, #120	; 0x78
   13ee4:	strb	r6, [r3], #2
   13ee8:	strb	r2, [r5, #1]
   13eec:	mov	r5, r3
   13ef0:	ldrb	r3, [r4]
   13ef4:	b	13c84 <ftello64@plt+0x2614>
   13ef8:	ldr	r2, [pc, #152]	; 13f98 <ftello64@plt+0x2928>
   13efc:	mov	r3, r0
   13f00:	add	r1, r0, #36	; 0x24
   13f04:	ldrb	r0, [r2], #4
   13f08:	push	{r4, r5, r6, r7, lr}
   13f0c:	mov	r4, #0
   13f10:	cmp	r0, r4
   13f14:	ldr	r5, [r3]
   13f18:	moveq	r2, r4
   13f1c:	str	r1, [r3, #20]
   13f20:	str	r2, [r3, #24]
   13f24:	sub	sp, sp, #12
   13f28:	str	r4, [r3, #4]
   13f2c:	str	r4, [r3, #8]
   13f30:	mov	r0, r5
   13f34:	add	r6, r3, #4
   13f38:	bl	114fc <strlen@plt>
   13f3c:	mov	r2, r6
   13f40:	mov	r1, r0
   13f44:	mov	r0, r5
   13f48:	bl	246c8 <ftello64@plt+0x13058>
   13f4c:	subs	r7, r0, #0
   13f50:	bne	13f64 <ftello64@plt+0x28f4>
   13f54:	mov	r0, r6
   13f58:	add	sp, sp, #12
   13f5c:	pop	{r4, r5, r6, r7, lr}
   13f60:	b	24750 <ftello64@plt+0x130e0>
   13f64:	mov	r2, #5
   13f68:	ldr	r1, [pc, #44]	; 13f9c <ftello64@plt+0x292c>
   13f6c:	mov	r0, r4
   13f70:	bl	113ac <dcgettext@plt>
   13f74:	mov	r6, r0
   13f78:	mov	r0, r5
   13f7c:	bl	1785c <ftello64@plt+0x61ec>
   13f80:	mov	r2, r6
   13f84:	mov	r3, r7
   13f88:	mov	r1, r4
   13f8c:	str	r0, [sp]
   13f90:	mov	r0, #1
   13f94:	bl	11454 <error@plt>
   13f98:	strdeq	fp, [r3], -r8
   13f9c:	andeq	r9, r2, ip, lsl #6
   13fa0:	push	{r4, r5, lr}
   13fa4:	subs	r5, r0, #0
   13fa8:	sub	sp, sp, #12
   13fac:	mov	r4, r1
   13fb0:	beq	14000 <ftello64@plt+0x2990>
   13fb4:	ldrb	r3, [r5]
   13fb8:	cmp	r3, #0
   13fbc:	beq	14000 <ftello64@plt+0x2990>
   13fc0:	ldr	r1, [pc, #164]	; 1406c <ftello64@plt+0x29fc>
   13fc4:	bl	112e0 <strcmp@plt>
   13fc8:	cmp	r0, #0
   13fcc:	beq	14000 <ftello64@plt+0x2990>
   13fd0:	add	r2, sp, #4
   13fd4:	mov	r1, #0
   13fd8:	mov	r0, r5
   13fdc:	bl	17b28 <ftello64@plt+0x64b8>
   13fe0:	cmp	r0, #0
   13fe4:	str	r0, [r4]
   13fe8:	beq	14060 <ftello64@plt+0x29f0>
   13fec:	ldr	r3, [sp, #4]
   13ff0:	add	r0, r0, r3
   13ff4:	str	r0, [r4, #4]
   13ff8:	add	sp, sp, #12
   13ffc:	pop	{r4, r5, pc}
   14000:	ldr	r5, [pc, #104]	; 14070 <ftello64@plt+0x2a00>
   14004:	add	r2, sp, #4
   14008:	mov	r1, #0
   1400c:	ldr	r0, [r5]
   14010:	bl	17874 <ftello64@plt+0x6204>
   14014:	cmp	r0, #0
   14018:	str	r0, [r4]
   1401c:	bne	14050 <ftello64@plt+0x29e0>
   14020:	bl	11514 <__errno_location@plt>
   14024:	ldr	r5, [pc, #64]	; 1406c <ftello64@plt+0x29fc>
   14028:	ldr	r4, [r0]
   1402c:	mov	r2, r5
   14030:	mov	r1, #3
   14034:	mov	r0, #0
   14038:	bl	176d8 <ftello64@plt+0x6068>
   1403c:	mov	r1, r4
   14040:	ldr	r2, [pc, #44]	; 14074 <ftello64@plt+0x2a04>
   14044:	mov	r3, r0
   14048:	mov	r0, #1
   1404c:	bl	11454 <error@plt>
   14050:	ldr	r0, [r5]
   14054:	bl	115f8 <clearerr_unlocked@plt>
   14058:	ldr	r0, [r4]
   1405c:	b	13fec <ftello64@plt+0x297c>
   14060:	bl	11514 <__errno_location@plt>
   14064:	ldr	r4, [r0]
   14068:	b	1402c <ftello64@plt+0x29bc>
   1406c:	andeq	r9, r2, r0, lsr #6
   14070:	andeq	fp, r3, r8, ror #3
   14074:	andeq	r9, r2, r0, lsr #22
   14078:	push	{r4, r5, r6, r7, r8, r9, lr}
   1407c:	sub	sp, sp, #12
   14080:	mov	r7, r1
   14084:	mov	r1, sp
   14088:	bl	13fa0 <ftello64@plt+0x2930>
   1408c:	mov	r3, #0
   14090:	ldm	sp, {r6, ip}
   14094:	mov	r0, r3
   14098:	mov	r1, r3
   1409c:	add	r9, r7, #4
   140a0:	mov	r8, #8
   140a4:	str	r3, [r7]
   140a8:	str	r3, [r7, #4]
   140ac:	str	r3, [r7, #8]
   140b0:	cmp	r6, ip
   140b4:	bcs	14104 <ftello64@plt+0x2a94>
   140b8:	ldrb	r3, [r6]
   140bc:	cmp	r3, #10
   140c0:	moveq	r5, r6
   140c4:	beq	1414c <ftello64@plt+0x2adc>
   140c8:	add	r4, r6, #1
   140cc:	b	140e4 <ftello64@plt+0x2a74>
   140d0:	ldrb	r3, [r4]
   140d4:	add	r2, r4, #1
   140d8:	cmp	r3, #10
   140dc:	beq	14118 <ftello64@plt+0x2aa8>
   140e0:	mov	r4, r2
   140e4:	cmp	ip, r4
   140e8:	mov	r5, r4
   140ec:	bne	140d0 <ftello64@plt+0x2a60>
   140f0:	cmp	r6, ip
   140f4:	bcc	14120 <ftello64@plt+0x2ab0>
   140f8:	mov	r6, ip
   140fc:	cmp	r6, ip
   14100:	bcc	140b8 <ftello64@plt+0x2a48>
   14104:	ldr	r3, [pc, #108]	; 14178 <ftello64@plt+0x2b08>
   14108:	mov	r2, #8
   1410c:	bl	1161c <qsort@plt>
   14110:	add	sp, sp, #12
   14114:	pop	{r4, r5, r6, r7, r8, r9, pc}
   14118:	cmp	r6, r4
   1411c:	bcs	1414c <ftello64@plt+0x2adc>
   14120:	ldr	r3, [r7, #4]
   14124:	cmp	r1, r3
   14128:	beq	14154 <ftello64@plt+0x2ae4>
   1412c:	add	r3, r0, r1, lsl #3
   14130:	str	r6, [r0, r1, lsl #3]
   14134:	cmp	r4, ip
   14138:	sub	r6, r4, r6
   1413c:	add	r1, r1, #1
   14140:	str	r6, [r3, #4]
   14144:	str	r1, [r7, #8]
   14148:	bcs	14170 <ftello64@plt+0x2b00>
   1414c:	add	r6, r5, #1
   14150:	b	140b0 <ftello64@plt+0x2a40>
   14154:	mov	r1, r9
   14158:	mov	r2, r8
   1415c:	bl	25bfc <ftello64@plt+0x1458c>
   14160:	ldr	r1, [r7, #8]
   14164:	ldr	ip, [sp, #4]
   14168:	str	r0, [r7]
   1416c:	b	1412c <ftello64@plt+0x2abc>
   14170:	mov	r6, r4
   14174:	b	140b0 <ftello64@plt+0x2a40>
   14178:	andeq	r3, r1, r4, lsr fp
   1417c:	push	{r4, r5, r6, lr}
   14180:	subs	r4, r0, #0
   14184:	pople	{r4, r5, r6, pc}
   14188:	ldr	r6, [pc, #64]	; 141d0 <ftello64@plt+0x2b60>
   1418c:	mov	r5, #32
   14190:	b	1419c <ftello64@plt+0x2b2c>
   14194:	subs	r4, r4, #1
   14198:	beq	141cc <ftello64@plt+0x2b5c>
   1419c:	ldr	r0, [r6]
   141a0:	ldr	r3, [r0, #20]
   141a4:	ldr	r2, [r0, #24]
   141a8:	add	r1, r3, #1
   141ac:	cmp	r3, r2
   141b0:	strcc	r1, [r0, #20]
   141b4:	strbcc	r5, [r3]
   141b8:	bcc	14194 <ftello64@plt+0x2b24>
   141bc:	mov	r1, r5
   141c0:	bl	115bc <__overflow@plt>
   141c4:	subs	r4, r4, #1
   141c8:	bne	1419c <ftello64@plt+0x2b2c>
   141cc:	pop	{r4, r5, r6, pc}
   141d0:	andeq	fp, r3, ip, ror #3
   141d4:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   141d8:	sub	sp, sp, #20
   141dc:	add	r3, sp, #16
   141e0:	stmdb	r3, {r0, r1}
   141e4:	ldr	r5, [sp, #12]
   141e8:	ldr	r4, [sp, #8]
   141ec:	cmp	r5, r4
   141f0:	bls	142e4 <ftello64@plt+0x2c74>
   141f4:	ldr	r7, [pc, #404]	; 14390 <ftello64@plt+0x2d20>
   141f8:	ldr	r6, [pc, #404]	; 14394 <ftello64@plt+0x2d24>
   141fc:	ldr	fp, [pc, #404]	; 14398 <ftello64@plt+0x2d28>
   14200:	ldr	sl, [pc, #404]	; 1439c <ftello64@plt+0x2d2c>
   14204:	sub	r4, r4, #1
   14208:	sub	r5, r5, #1
   1420c:	mov	r9, #12
   14210:	mov	r8, #1
   14214:	b	14278 <ftello64@plt+0x2c08>
   14218:	cmp	r2, #34	; 0x22
   1421c:	beq	14304 <ftello64@plt+0x2c94>
   14220:	bcc	142b0 <ftello64@plt+0x2c40>
   14224:	cmp	r2, #38	; 0x26
   14228:	bhi	142b0 <ftello64@plt+0x2c40>
   1422c:	ldr	r0, [r6]
   14230:	ldr	r3, [r0, #20]
   14234:	ldr	r1, [r0, #24]
   14238:	cmp	r3, r1
   1423c:	addcc	ip, r3, #1
   14240:	movcc	r1, #92	; 0x5c
   14244:	strcc	ip, [r0, #20]
   14248:	strbcc	r1, [r3]
   1424c:	bcs	14370 <ftello64@plt+0x2d00>
   14250:	ldr	r0, [r6]
   14254:	ldr	r3, [r0, #20]
   14258:	ldr	r1, [r0, #24]
   1425c:	cmp	r3, r1
   14260:	addcc	r1, r3, #1
   14264:	strcc	r1, [r0, #20]
   14268:	strbcc	r2, [r3]
   1426c:	bcs	14364 <ftello64@plt+0x2cf4>
   14270:	cmp	r5, r4
   14274:	beq	142e4 <ftello64@plt+0x2c74>
   14278:	ldrb	r2, [r4, #1]!
   1427c:	add	r3, r7, r2
   14280:	ldrb	r3, [r3, #260]	; 0x104
   14284:	cmp	r3, #0
   14288:	beq	14250 <ftello64@plt+0x2be0>
   1428c:	cmp	r2, #92	; 0x5c
   14290:	beq	142ec <ftello64@plt+0x2c7c>
   14294:	bls	14218 <ftello64@plt+0x2ba8>
   14298:	cmp	r2, #123	; 0x7b
   1429c:	beq	14354 <ftello64@plt+0x2ce4>
   142a0:	cmp	r2, #125	; 0x7d
   142a4:	beq	14354 <ftello64@plt+0x2ce4>
   142a8:	cmp	r2, #95	; 0x5f
   142ac:	beq	1422c <ftello64@plt+0x2bbc>
   142b0:	ldr	r0, [r6]
   142b4:	ldr	r2, [r0, #24]
   142b8:	ldr	r3, [r0, #20]
   142bc:	cmp	r3, r2
   142c0:	addcc	r2, r3, #1
   142c4:	strcc	r2, [r0, #20]
   142c8:	movcc	r2, #32
   142cc:	strbcc	r2, [r3]
   142d0:	bcc	14270 <ftello64@plt+0x2c00>
   142d4:	mov	r1, #32
   142d8:	bl	115bc <__overflow@plt>
   142dc:	cmp	r5, r4
   142e0:	bne	14278 <ftello64@plt+0x2c08>
   142e4:	add	sp, sp, #20
   142e8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   142ec:	ldr	r3, [r6]
   142f0:	mov	r2, r9
   142f4:	mov	r1, r8
   142f8:	mov	r0, fp
   142fc:	bl	1137c <fwrite_unlocked@plt>
   14300:	b	14270 <ftello64@plt+0x2c00>
   14304:	ldr	r0, [r6]
   14308:	ldr	r3, [r0, #20]
   1430c:	ldr	r1, [r0, #24]
   14310:	cmp	r3, r1
   14314:	addcc	r1, r3, #1
   14318:	strcc	r1, [r0, #20]
   1431c:	strbcc	r2, [r3]
   14320:	bcs	14384 <ftello64@plt+0x2d14>
   14324:	ldr	r0, [r6]
   14328:	ldr	r3, [r0, #20]
   1432c:	ldr	r2, [r0, #24]
   14330:	cmp	r3, r2
   14334:	addcc	r1, r3, #1
   14338:	movcc	r2, #34	; 0x22
   1433c:	strcc	r1, [r0, #20]
   14340:	strbcc	r2, [r3]
   14344:	bcc	14270 <ftello64@plt+0x2c00>
   14348:	mov	r1, #34	; 0x22
   1434c:	bl	115bc <__overflow@plt>
   14350:	b	14270 <ftello64@plt+0x2c00>
   14354:	mov	r1, sl
   14358:	mov	r0, r8
   1435c:	bl	11568 <__printf_chk@plt>
   14360:	b	14270 <ftello64@plt+0x2c00>
   14364:	mov	r1, r2
   14368:	bl	115bc <__overflow@plt>
   1436c:	b	14270 <ftello64@plt+0x2c00>
   14370:	mov	r1, #92	; 0x5c
   14374:	str	r2, [sp, #4]
   14378:	bl	115bc <__overflow@plt>
   1437c:	ldr	r2, [sp, #4]
   14380:	b	14250 <ftello64@plt+0x2be0>
   14384:	mov	r1, r2
   14388:	bl	115bc <__overflow@plt>
   1438c:	b	14324 <ftello64@plt+0x2cb4>
   14390:	strdeq	fp, [r3], -r8
   14394:	andeq	fp, r3, ip, ror #3
   14398:	andeq	r9, r2, ip, lsr #6
   1439c:	andeq	r9, r2, r4, lsr #6
   143a0:	push	{r4, r5, r6, lr}
   143a4:	mov	r5, r0
   143a8:	mov	r4, r1
   143ac:	bl	13b34 <ftello64@plt+0x24c4>
   143b0:	cmp	r0, #0
   143b4:	popne	{r4, r5, r6, pc}
   143b8:	ldr	r2, [r5]
   143bc:	ldr	r3, [r4]
   143c0:	cmp	r2, r3
   143c4:	bcc	143d4 <ftello64@plt+0x2d64>
   143c8:	movhi	r0, #1
   143cc:	movls	r0, #0
   143d0:	pop	{r4, r5, r6, pc}
   143d4:	mvn	r0, #0
   143d8:	pop	{r4, r5, r6, pc}
   143dc:	push	{r4, r5, r6, r7, r8, lr}
   143e0:	subs	r6, r2, #1
   143e4:	bmi	14428 <ftello64@plt+0x2db8>
   143e8:	mov	r8, r1
   143ec:	mov	r7, r0
   143f0:	mov	r5, #0
   143f4:	add	r3, r5, r6
   143f8:	mov	r0, r7
   143fc:	add	r3, r3, r3, lsr #31
   14400:	asr	r4, r3, #1
   14404:	add	r1, r8, r4, lsl #3
   14408:	bl	13b34 <ftello64@plt+0x24c4>
   1440c:	cmp	r0, #0
   14410:	sublt	r6, r4, #1
   14414:	blt	14420 <ftello64@plt+0x2db0>
   14418:	add	r5, r4, #1
   1441c:	beq	14430 <ftello64@plt+0x2dc0>
   14420:	cmp	r5, r6
   14424:	ble	143f4 <ftello64@plt+0x2d84>
   14428:	mov	r0, #0
   1442c:	pop	{r4, r5, r6, r7, r8, pc}
   14430:	mov	r0, #1
   14434:	pop	{r4, r5, r6, r7, r8, pc}
   14438:	subs	r5, r0, #0
   1443c:	push	{r7, lr}
   14440:	sub	sp, sp, #56	; 0x38
   14444:	beq	14480 <ftello64@plt+0x2e10>
   14448:	ldr	r3, [pc, #784]	; 14760 <ftello64@plt+0x30f0>
   1444c:	mov	r2, #5
   14450:	ldr	r1, [pc, #780]	; 14764 <ftello64@plt+0x30f4>
   14454:	mov	r0, #0
   14458:	ldr	r4, [r3]
   1445c:	bl	113ac <dcgettext@plt>
   14460:	ldr	r3, [pc, #768]	; 14768 <ftello64@plt+0x30f8>
   14464:	mov	r1, #1
   14468:	ldr	r3, [r3]
   1446c:	mov	r2, r0
   14470:	mov	r0, r4
   14474:	bl	11580 <__fprintf_chk@plt>
   14478:	mov	r0, r5
   1447c:	bl	114e4 <exit@plt>
   14480:	mov	r2, #5
   14484:	ldr	r1, [pc, #736]	; 1476c <ftello64@plt+0x30fc>
   14488:	bl	113ac <dcgettext@plt>
   1448c:	ldr	r3, [pc, #724]	; 14768 <ftello64@plt+0x30f8>
   14490:	ldr	r7, [pc, #728]	; 14770 <ftello64@plt+0x3100>
   14494:	ldr	r4, [pc, #728]	; 14774 <ftello64@plt+0x3104>
   14498:	ldr	r3, [r3]
   1449c:	mov	r2, r3
   144a0:	mov	r1, r0
   144a4:	mov	r0, #1
   144a8:	bl	11568 <__printf_chk@plt>
   144ac:	mov	r2, #5
   144b0:	ldr	r1, [pc, #704]	; 14778 <ftello64@plt+0x3108>
   144b4:	mov	r0, r5
   144b8:	bl	113ac <dcgettext@plt>
   144bc:	ldr	r1, [r7]
   144c0:	bl	1128c <fputs_unlocked@plt>
   144c4:	mov	r2, #5
   144c8:	ldr	r1, [pc, #684]	; 1477c <ftello64@plt+0x310c>
   144cc:	mov	r0, r5
   144d0:	bl	113ac <dcgettext@plt>
   144d4:	ldr	r1, [r7]
   144d8:	bl	1128c <fputs_unlocked@plt>
   144dc:	mov	r2, #5
   144e0:	ldr	r1, [pc, #664]	; 14780 <ftello64@plt+0x3110>
   144e4:	mov	r0, r5
   144e8:	bl	113ac <dcgettext@plt>
   144ec:	ldr	r1, [r7]
   144f0:	bl	1128c <fputs_unlocked@plt>
   144f4:	mov	r2, #5
   144f8:	ldr	r1, [pc, #644]	; 14784 <ftello64@plt+0x3114>
   144fc:	mov	r0, r5
   14500:	bl	113ac <dcgettext@plt>
   14504:	ldr	r1, [r7]
   14508:	bl	1128c <fputs_unlocked@plt>
   1450c:	mov	r2, #5
   14510:	ldr	r1, [pc, #624]	; 14788 <ftello64@plt+0x3118>
   14514:	mov	r0, r5
   14518:	bl	113ac <dcgettext@plt>
   1451c:	ldr	r1, [r7]
   14520:	bl	1128c <fputs_unlocked@plt>
   14524:	mov	r2, #5
   14528:	ldr	r1, [pc, #604]	; 1478c <ftello64@plt+0x311c>
   1452c:	mov	r0, r5
   14530:	bl	113ac <dcgettext@plt>
   14534:	ldr	r1, [r7]
   14538:	bl	1128c <fputs_unlocked@plt>
   1453c:	mov	r2, #5
   14540:	ldr	r1, [pc, #584]	; 14790 <ftello64@plt+0x3120>
   14544:	mov	r0, r5
   14548:	bl	113ac <dcgettext@plt>
   1454c:	ldr	r1, [r7]
   14550:	bl	1128c <fputs_unlocked@plt>
   14554:	mov	r2, #5
   14558:	ldr	r1, [pc, #564]	; 14794 <ftello64@plt+0x3124>
   1455c:	mov	r0, r5
   14560:	bl	113ac <dcgettext@plt>
   14564:	ldr	r1, [r7]
   14568:	bl	1128c <fputs_unlocked@plt>
   1456c:	mov	r2, #5
   14570:	ldr	r1, [pc, #544]	; 14798 <ftello64@plt+0x3128>
   14574:	mov	r0, r5
   14578:	bl	113ac <dcgettext@plt>
   1457c:	ldr	r1, [r7]
   14580:	bl	1128c <fputs_unlocked@plt>
   14584:	mov	r2, #5
   14588:	ldr	r1, [pc, #524]	; 1479c <ftello64@plt+0x312c>
   1458c:	mov	r0, r5
   14590:	bl	113ac <dcgettext@plt>
   14594:	ldr	r1, [r7]
   14598:	bl	1128c <fputs_unlocked@plt>
   1459c:	ldm	r4!, {r0, r1, r2, r3}
   145a0:	mov	lr, sp
   145a4:	stmia	lr!, {r0, r1, r2, r3}
   145a8:	ldm	r4!, {r0, r1, r2, r3}
   145ac:	ldr	ip, [sp]
   145b0:	stmia	lr!, {r0, r1, r2, r3}
   145b4:	cmp	ip, #0
   145b8:	ldm	r4!, {r0, r1, r2, r3}
   145bc:	stmia	lr!, {r0, r1, r2, r3}
   145c0:	ldm	r4, {r0, r1}
   145c4:	moveq	r4, sp
   145c8:	stm	lr, {r0, r1}
   145cc:	beq	145fc <ftello64@plt+0x2f8c>
   145d0:	ldr	r6, [pc, #456]	; 147a0 <ftello64@plt+0x3130>
   145d4:	mov	r4, sp
   145d8:	b	145e8 <ftello64@plt+0x2f78>
   145dc:	ldr	ip, [r4, #8]!
   145e0:	cmp	ip, #0
   145e4:	beq	145fc <ftello64@plt+0x2f8c>
   145e8:	mov	r1, ip
   145ec:	mov	r0, r6
   145f0:	bl	112e0 <strcmp@plt>
   145f4:	cmp	r0, #0
   145f8:	bne	145dc <ftello64@plt+0x2f6c>
   145fc:	ldr	r4, [r4, #4]
   14600:	mov	r2, #5
   14604:	cmp	r4, #0
   14608:	ldr	r1, [pc, #404]	; 147a4 <ftello64@plt+0x3134>
   1460c:	beq	146b4 <ftello64@plt+0x3044>
   14610:	mov	r0, #0
   14614:	bl	113ac <dcgettext@plt>
   14618:	ldr	r3, [pc, #392]	; 147a8 <ftello64@plt+0x3138>
   1461c:	ldr	r2, [pc, #392]	; 147ac <ftello64@plt+0x313c>
   14620:	mov	r1, r0
   14624:	mov	r0, #1
   14628:	bl	11568 <__printf_chk@plt>
   1462c:	mov	r1, #0
   14630:	mov	r0, #5
   14634:	bl	115c8 <setlocale@plt>
   14638:	cmp	r0, #0
   1463c:	ldreq	r6, [pc, #348]	; 147a0 <ftello64@plt+0x3130>
   14640:	beq	1465c <ftello64@plt+0x2fec>
   14644:	mov	r2, #3
   14648:	ldr	r1, [pc, #352]	; 147b0 <ftello64@plt+0x3140>
   1464c:	bl	11640 <strncmp@plt>
   14650:	ldr	r6, [pc, #328]	; 147a0 <ftello64@plt+0x3130>
   14654:	cmp	r0, #0
   14658:	bne	14744 <ftello64@plt+0x30d4>
   1465c:	mov	r2, #5
   14660:	ldr	r1, [pc, #332]	; 147b4 <ftello64@plt+0x3144>
   14664:	mov	r0, #0
   14668:	bl	113ac <dcgettext@plt>
   1466c:	ldr	r3, [pc, #300]	; 147a0 <ftello64@plt+0x3130>
   14670:	ldr	r2, [pc, #304]	; 147a8 <ftello64@plt+0x3138>
   14674:	mov	r1, r0
   14678:	mov	r0, #1
   1467c:	bl	11568 <__printf_chk@plt>
   14680:	mov	r2, #5
   14684:	ldr	r1, [pc, #300]	; 147b8 <ftello64@plt+0x3148>
   14688:	mov	r0, #0
   1468c:	bl	113ac <dcgettext@plt>
   14690:	ldr	r2, [pc, #292]	; 147bc <ftello64@plt+0x314c>
   14694:	cmp	r4, r6
   14698:	ldr	r3, [pc, #288]	; 147c0 <ftello64@plt+0x3150>
   1469c:	movne	r3, r2
   146a0:	mov	r1, r0
   146a4:	mov	r2, r4
   146a8:	mov	r0, #1
   146ac:	bl	11568 <__printf_chk@plt>
   146b0:	b	14478 <ftello64@plt+0x2e08>
   146b4:	mov	r0, r4
   146b8:	bl	113ac <dcgettext@plt>
   146bc:	ldr	r3, [pc, #228]	; 147a8 <ftello64@plt+0x3138>
   146c0:	ldr	r2, [pc, #228]	; 147ac <ftello64@plt+0x313c>
   146c4:	mov	r1, r0
   146c8:	mov	r0, #1
   146cc:	bl	11568 <__printf_chk@plt>
   146d0:	mov	r1, r4
   146d4:	mov	r0, #5
   146d8:	bl	115c8 <setlocale@plt>
   146dc:	cmp	r0, #0
   146e0:	beq	146f8 <ftello64@plt+0x3088>
   146e4:	mov	r2, #3
   146e8:	ldr	r1, [pc, #192]	; 147b0 <ftello64@plt+0x3140>
   146ec:	bl	11640 <strncmp@plt>
   146f0:	cmp	r0, #0
   146f4:	bne	1473c <ftello64@plt+0x30cc>
   146f8:	mov	r2, #5
   146fc:	ldr	r1, [pc, #176]	; 147b4 <ftello64@plt+0x3144>
   14700:	mov	r0, #0
   14704:	bl	113ac <dcgettext@plt>
   14708:	ldr	r3, [pc, #144]	; 147a0 <ftello64@plt+0x3130>
   1470c:	ldr	r2, [pc, #148]	; 147a8 <ftello64@plt+0x3138>
   14710:	mov	r4, r3
   14714:	mov	r1, r0
   14718:	mov	r0, #1
   1471c:	bl	11568 <__printf_chk@plt>
   14720:	ldr	r1, [pc, #144]	; 147b8 <ftello64@plt+0x3148>
   14724:	mov	r2, #5
   14728:	mov	r0, #0
   1472c:	bl	113ac <dcgettext@plt>
   14730:	ldr	r3, [pc, #136]	; 147c0 <ftello64@plt+0x3150>
   14734:	mov	r1, r0
   14738:	b	146a4 <ftello64@plt+0x3034>
   1473c:	ldr	r6, [pc, #92]	; 147a0 <ftello64@plt+0x3130>
   14740:	mov	r4, r6
   14744:	mov	r2, #5
   14748:	ldr	r1, [pc, #116]	; 147c4 <ftello64@plt+0x3154>
   1474c:	mov	r0, #0
   14750:	bl	113ac <dcgettext@plt>
   14754:	ldr	r1, [r7]
   14758:	bl	1128c <fputs_unlocked@plt>
   1475c:	b	1465c <ftello64@plt+0x2fec>
   14760:	andeq	fp, r3, r0, ror #3
   14764:	andeq	r9, r2, r0, asr #6
   14768:	andeq	fp, r3, r8, lsl #16
   1476c:	andeq	r9, r2, r8, ror #6
   14770:	andeq	fp, r3, ip, ror #3
   14774:	andeq	r9, r2, ip, ror #2
   14778:	andeq	r9, r2, r4, asr #7
   1477c:	andeq	r9, r2, r4, lsl r4
   14780:	andeq	r9, r2, ip, asr #8
   14784:	muleq	r2, r8, r4
   14788:	andeq	r9, r2, r8, lsr #10
   1478c:	andeq	r9, r2, r8, lsr #11
   14790:	andeq	r9, r2, r8, lsl #14
   14794:	andeq	r9, r2, ip, lsr #17
   14798:	andeq	r9, r2, ip, ror r9
   1479c:	andeq	r9, r2, ip, lsr #19
   147a0:	andeq	r9, r2, ip, lsr r3
   147a4:	andeq	r9, r2, r4, ror #19
   147a8:	strdeq	r9, [r2], -ip
   147ac:	andeq	r9, r2, r4, lsr #20
   147b0:	andeq	r9, r2, r4, lsr sl
   147b4:	andeq	r9, r2, r0, lsl #21
   147b8:	muleq	r2, ip, sl
   147bc:	andeq	r9, r2, r4, lsr #10
   147c0:	andeq	r9, r2, r0, lsl ip
   147c4:	andeq	r9, r2, r8, lsr sl
   147c8:	mov	r0, #1
   147cc:	b	14438 <ftello64@plt+0x2dc8>
   147d0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   147d4:	mov	r5, r1
   147d8:	sub	sp, sp, #12
   147dc:	mov	r4, r2
   147e0:	str	r2, [sp]
   147e4:	mov	r7, r3
   147e8:	mov	sl, r0
   147ec:	bl	114fc <strlen@plt>
   147f0:	ldr	fp, [r5]
   147f4:	cmp	fp, #0
   147f8:	beq	148c0 <ftello64@plt+0x3250>
   147fc:	mov	r3, #0
   14800:	mov	r8, r0
   14804:	str	r3, [sp, #4]
   14808:	mov	r6, r3
   1480c:	mvn	r9, #0
   14810:	b	1483c <ftello64@plt+0x31cc>
   14814:	bl	11388 <memcmp@plt>
   14818:	ldr	r3, [sp, #4]
   1481c:	cmp	r0, #0
   14820:	movne	r3, #1
   14824:	str	r3, [sp, #4]
   14828:	ldr	fp, [r5, #4]!
   1482c:	add	r6, r6, #1
   14830:	cmp	fp, #0
   14834:	add	r4, r4, r7
   14838:	beq	14898 <ftello64@plt+0x3228>
   1483c:	mov	r2, r8
   14840:	mov	r1, sl
   14844:	mov	r0, fp
   14848:	bl	11640 <strncmp@plt>
   1484c:	cmp	r0, #0
   14850:	mov	r0, fp
   14854:	bne	14828 <ftello64@plt+0x31b8>
   14858:	bl	114fc <strlen@plt>
   1485c:	ldr	r3, [sp]
   14860:	mov	r2, r7
   14864:	mov	r1, r4
   14868:	cmp	r8, r0
   1486c:	mla	r0, r7, r9, r3
   14870:	beq	148b0 <ftello64@plt+0x3240>
   14874:	cmn	r9, #1
   14878:	moveq	r9, r6
   1487c:	beq	14828 <ftello64@plt+0x31b8>
   14880:	ldr	r3, [sp]
   14884:	cmp	r3, #0
   14888:	bne	14814 <ftello64@plt+0x31a4>
   1488c:	mov	r3, #1
   14890:	str	r3, [sp, #4]
   14894:	b	14828 <ftello64@plt+0x31b8>
   14898:	ldr	r3, [sp, #4]
   1489c:	cmp	r3, #0
   148a0:	mvnne	r9, #1
   148a4:	mov	r0, r9
   148a8:	add	sp, sp, #12
   148ac:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   148b0:	mov	r9, r6
   148b4:	mov	r0, r9
   148b8:	add	sp, sp, #12
   148bc:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   148c0:	mvn	r9, #0
   148c4:	b	148a4 <ftello64@plt+0x3234>
   148c8:	push	{r4, r5, r6, lr}
   148cc:	mov	r6, r0
   148d0:	ldr	r0, [r1]
   148d4:	cmp	r0, #0
   148d8:	beq	14910 <ftello64@plt+0x32a0>
   148dc:	mov	r4, r1
   148e0:	mov	r5, #0
   148e4:	b	148f8 <ftello64@plt+0x3288>
   148e8:	ldr	r0, [r4, #4]!
   148ec:	add	r5, r5, #1
   148f0:	cmp	r0, #0
   148f4:	beq	14910 <ftello64@plt+0x32a0>
   148f8:	mov	r1, r6
   148fc:	bl	112e0 <strcmp@plt>
   14900:	cmp	r0, #0
   14904:	bne	148e8 <ftello64@plt+0x3278>
   14908:	mov	r0, r5
   1490c:	pop	{r4, r5, r6, pc}
   14910:	mvn	r0, #0
   14914:	pop	{r4, r5, r6, pc}
   14918:	cmn	r2, #1
   1491c:	push	{r4, r5, r6, lr}
   14920:	mov	r2, #5
   14924:	sub	sp, sp, #8
   14928:	mov	r4, r1
   1492c:	mov	r5, r0
   14930:	ldreq	r1, [pc, #76]	; 14984 <ftello64@plt+0x3314>
   14934:	ldrne	r1, [pc, #76]	; 14988 <ftello64@plt+0x3318>
   14938:	mov	r0, #0
   1493c:	bl	113ac <dcgettext@plt>
   14940:	mov	r2, r4
   14944:	mov	r1, #8
   14948:	mov	r6, r0
   1494c:	mov	r0, #0
   14950:	bl	175b0 <ftello64@plt+0x5f40>
   14954:	mov	r1, r5
   14958:	mov	r4, r0
   1495c:	mov	r0, #1
   14960:	bl	1784c <ftello64@plt+0x61dc>
   14964:	mov	r1, #0
   14968:	mov	r3, r4
   1496c:	mov	r2, r6
   14970:	str	r0, [sp]
   14974:	mov	r0, r1
   14978:	bl	11454 <error@plt>
   1497c:	add	sp, sp, #8
   14980:	pop	{r4, r5, r6, pc}
   14984:	andeq	r9, r2, r4, ror sp
   14988:	muleq	r2, r0, sp
   1498c:	push	{r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   14990:	mov	r6, r0
   14994:	ldr	r9, [pc, #232]	; 14a84 <ftello64@plt+0x3414>
   14998:	mov	r4, r1
   1499c:	mov	r7, r2
   149a0:	ldr	r1, [pc, #224]	; 14a88 <ftello64@plt+0x3418>
   149a4:	mov	r2, #5
   149a8:	mov	r0, #0
   149ac:	bl	113ac <dcgettext@plt>
   149b0:	ldr	r1, [r9]
   149b4:	bl	1128c <fputs_unlocked@plt>
   149b8:	ldr	fp, [r6]
   149bc:	cmp	fp, #0
   149c0:	movne	r8, #0
   149c4:	movne	r5, r8
   149c8:	movne	sl, #1
   149cc:	bne	14a0c <ftello64@plt+0x339c>
   149d0:	b	14a50 <ftello64@plt+0x33e0>
   149d4:	mov	r0, fp
   149d8:	ldr	r8, [r9]
   149dc:	bl	1785c <ftello64@plt+0x61ec>
   149e0:	ldr	r2, [pc, #164]	; 14a8c <ftello64@plt+0x341c>
   149e4:	mov	r1, sl
   149e8:	mov	r3, r0
   149ec:	mov	r0, r8
   149f0:	bl	11580 <__fprintf_chk@plt>
   149f4:	mov	r8, r4
   149f8:	ldr	fp, [r6, #4]!
   149fc:	add	r5, r5, #1
   14a00:	cmp	fp, #0
   14a04:	add	r4, r4, r7
   14a08:	beq	14a50 <ftello64@plt+0x33e0>
   14a0c:	cmp	r5, #0
   14a10:	mov	r1, r4
   14a14:	mov	r2, r7
   14a18:	mov	r0, r8
   14a1c:	beq	149d4 <ftello64@plt+0x3364>
   14a20:	bl	11388 <memcmp@plt>
   14a24:	cmp	r0, #0
   14a28:	bne	149d4 <ftello64@plt+0x3364>
   14a2c:	mov	r0, fp
   14a30:	ldr	fp, [r9]
   14a34:	bl	1785c <ftello64@plt+0x61ec>
   14a38:	ldr	r2, [pc, #80]	; 14a90 <ftello64@plt+0x3420>
   14a3c:	mov	r1, sl
   14a40:	mov	r3, r0
   14a44:	mov	r0, fp
   14a48:	bl	11580 <__fprintf_chk@plt>
   14a4c:	b	149f8 <ftello64@plt+0x3388>
   14a50:	ldr	r0, [r9]
   14a54:	ldr	r3, [r0, #20]
   14a58:	ldr	r2, [r0, #24]
   14a5c:	cmp	r3, r2
   14a60:	bcs	14a78 <ftello64@plt+0x3408>
   14a64:	add	r1, r3, #1
   14a68:	mov	r2, #10
   14a6c:	str	r1, [r0, #20]
   14a70:	strb	r2, [r3]
   14a74:	pop	{r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   14a78:	mov	r1, #10
   14a7c:	pop	{r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   14a80:	b	115bc <__overflow@plt>
   14a84:	andeq	fp, r3, r0, ror #3
   14a88:			; <UNDEFINED> instruction: 0x00029db0
   14a8c:	andeq	r9, r2, r8, asr #27
   14a90:	ldrdeq	r9, [r2], -r0
   14a94:	push	{r4, r5, r6, r7, r8, lr}
   14a98:	mov	r7, r0
   14a9c:	ldrb	ip, [sp, #32]
   14aa0:	mov	r5, r1
   14aa4:	mov	r4, r2
   14aa8:	cmp	ip, #0
   14aac:	mov	r6, r3
   14ab0:	beq	14b00 <ftello64@plt+0x3490>
   14ab4:	ldr	r3, [sp, #24]
   14ab8:	mov	r2, r6
   14abc:	mov	r1, r4
   14ac0:	mov	r0, r5
   14ac4:	bl	147d0 <ftello64@plt+0x3160>
   14ac8:	cmp	r0, #0
   14acc:	popge	{r4, r5, r6, r7, r8, pc}
   14ad0:	mov	r2, r0
   14ad4:	mov	r1, r5
   14ad8:	mov	r0, r7
   14adc:	bl	14918 <ftello64@plt+0x32a8>
   14ae0:	mov	r0, r4
   14ae4:	ldr	r2, [sp, #24]
   14ae8:	mov	r1, r6
   14aec:	bl	1498c <ftello64@plt+0x331c>
   14af0:	ldr	r3, [sp, #28]
   14af4:	blx	r3
   14af8:	mvn	r0, #0
   14afc:	pop	{r4, r5, r6, r7, r8, pc}
   14b00:	mov	r1, r2
   14b04:	mov	r0, r5
   14b08:	bl	148c8 <ftello64@plt+0x3258>
   14b0c:	cmp	r0, #0
   14b10:	popge	{r4, r5, r6, r7, r8, pc}
   14b14:	b	14ad0 <ftello64@plt+0x3460>
   14b18:	push	{r4, r5, r6, r7, r8, lr}
   14b1c:	ldr	r7, [r1]
   14b20:	cmp	r7, #0
   14b24:	beq	14b64 <ftello64@plt+0x34f4>
   14b28:	mov	r6, r3
   14b2c:	mov	r8, r0
   14b30:	mov	r4, r2
   14b34:	mov	r5, r1
   14b38:	b	14b48 <ftello64@plt+0x34d8>
   14b3c:	ldr	r7, [r5, #4]!
   14b40:	cmp	r7, #0
   14b44:	beq	14b64 <ftello64@plt+0x34f4>
   14b48:	mov	r1, r4
   14b4c:	mov	r2, r6
   14b50:	mov	r0, r8
   14b54:	bl	11388 <memcmp@plt>
   14b58:	add	r4, r4, r6
   14b5c:	cmp	r0, #0
   14b60:	bne	14b3c <ftello64@plt+0x34cc>
   14b64:	mov	r0, r7
   14b68:	pop	{r4, r5, r6, r7, r8, pc}
   14b6c:	ldr	r3, [pc, #4]	; 14b78 <ftello64@plt+0x3508>
   14b70:	str	r0, [r3]
   14b74:	bx	lr
   14b78:	andeq	fp, r3, r0, lsl #16
   14b7c:	ldr	r3, [pc, #4]	; 14b88 <ftello64@plt+0x3518>
   14b80:	strb	r0, [r3, #4]
   14b84:	bx	lr
   14b88:	andeq	fp, r3, r0, lsl #16
   14b8c:	ldr	r3, [pc, #192]	; 14c54 <ftello64@plt+0x35e4>
   14b90:	push	{r4, r5, r6, lr}
   14b94:	sub	sp, sp, #8
   14b98:	ldr	r0, [r3]
   14b9c:	bl	2686c <ftello64@plt+0x151fc>
   14ba0:	cmp	r0, #0
   14ba4:	beq	14bc8 <ftello64@plt+0x3558>
   14ba8:	ldr	r4, [pc, #168]	; 14c58 <ftello64@plt+0x35e8>
   14bac:	ldrb	r3, [r4, #4]
   14bb0:	cmp	r3, #0
   14bb4:	beq	14be4 <ftello64@plt+0x3574>
   14bb8:	bl	11514 <__errno_location@plt>
   14bbc:	ldr	r3, [r0]
   14bc0:	cmp	r3, #32
   14bc4:	bne	14be4 <ftello64@plt+0x3574>
   14bc8:	ldr	r3, [pc, #140]	; 14c5c <ftello64@plt+0x35ec>
   14bcc:	ldr	r0, [r3]
   14bd0:	bl	2686c <ftello64@plt+0x151fc>
   14bd4:	cmp	r0, #0
   14bd8:	bne	14c2c <ftello64@plt+0x35bc>
   14bdc:	add	sp, sp, #8
   14be0:	pop	{r4, r5, r6, pc}
   14be4:	mov	r2, #5
   14be8:	ldr	r1, [pc, #112]	; 14c60 <ftello64@plt+0x35f0>
   14bec:	mov	r0, #0
   14bf0:	bl	113ac <dcgettext@plt>
   14bf4:	ldr	r4, [r4]
   14bf8:	cmp	r4, #0
   14bfc:	mov	r5, r0
   14c00:	beq	14c38 <ftello64@plt+0x35c8>
   14c04:	bl	11514 <__errno_location@plt>
   14c08:	ldr	r6, [r0]
   14c0c:	mov	r0, r4
   14c10:	bl	176c4 <ftello64@plt+0x6054>
   14c14:	mov	r1, r6
   14c18:	str	r5, [sp]
   14c1c:	ldr	r2, [pc, #64]	; 14c64 <ftello64@plt+0x35f4>
   14c20:	mov	r3, r0
   14c24:	mov	r0, #0
   14c28:	bl	11454 <error@plt>
   14c2c:	ldr	r3, [pc, #52]	; 14c68 <ftello64@plt+0x35f8>
   14c30:	ldr	r0, [r3]
   14c34:	bl	11340 <_exit@plt>
   14c38:	bl	11514 <__errno_location@plt>
   14c3c:	mov	r3, r5
   14c40:	ldr	r2, [pc, #36]	; 14c6c <ftello64@plt+0x35fc>
   14c44:	ldr	r1, [r0]
   14c48:	mov	r0, r4
   14c4c:	bl	11454 <error@plt>
   14c50:	b	14c2c <ftello64@plt+0x35bc>
   14c54:	andeq	fp, r3, ip, ror #3
   14c58:	andeq	fp, r3, r0, lsl #16
   14c5c:	andeq	fp, r3, r0, ror #3
   14c60:	ldrdeq	r9, [r2], -r8
   14c64:	andeq	r9, r2, r4, ror #27
   14c68:	andeq	fp, r3, ip, lsl #3
   14c6c:	andeq	r9, r2, r0, lsr #22
   14c70:	push	{r4, r5, lr}
   14c74:	sub	sp, sp, #12
   14c78:	mov	r5, r0
   14c7c:	bl	11514 <__errno_location@plt>
   14c80:	mov	r2, #0
   14c84:	mov	r4, r0
   14c88:	ldr	r3, [r0]
   14c8c:	str	r2, [r4]
   14c90:	mov	r0, r5
   14c94:	str	r3, [sp]
   14c98:	str	r3, [sp, #4]
   14c9c:	bl	1131c <free@plt>
   14ca0:	ldr	r3, [r4]
   14ca4:	add	r2, sp, #8
   14ca8:	cmp	r3, #0
   14cac:	moveq	r3, #4
   14cb0:	movne	r3, #0
   14cb4:	add	r3, r2, r3
   14cb8:	ldr	r3, [r3, #-8]
   14cbc:	str	r3, [r4]
   14cc0:	add	sp, sp, #12
   14cc4:	pop	{r4, r5, pc}
   14cc8:	push	{r4, lr}
   14ccc:	mov	r1, #0
   14cd0:	mov	r4, r0
   14cd4:	ldr	r0, [pc, #56]	; 14d14 <ftello64@plt+0x36a4>
   14cd8:	bl	11460 <open64@plt>
   14cdc:	cmp	r4, r0
   14ce0:	moveq	r3, #1
   14ce4:	beq	14d0c <ftello64@plt+0x369c>
   14ce8:	cmp	r0, #0
   14cec:	mov	r3, r0
   14cf0:	movlt	r3, #0
   14cf4:	blt	14d0c <ftello64@plt+0x369c>
   14cf8:	bl	11658 <close@plt>
   14cfc:	bl	11514 <__errno_location@plt>
   14d00:	mov	r3, #0
   14d04:	mov	r2, #9
   14d08:	str	r2, [r0]
   14d0c:	mov	r0, r3
   14d10:	pop	{r4, pc}
   14d14:	andeq	r9, r2, ip, ror #27
   14d18:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   14d1c:	mov	r9, r0
   14d20:	mov	r0, r2
   14d24:	mov	r7, r2
   14d28:	mov	sl, r1
   14d2c:	bl	11574 <fileno@plt>
   14d30:	cmp	r0, #1
   14d34:	beq	14e64 <ftello64@plt+0x37f4>
   14d38:	cmp	r0, #2
   14d3c:	beq	14e5c <ftello64@plt+0x37ec>
   14d40:	cmp	r0, #0
   14d44:	beq	14e08 <ftello64@plt+0x3798>
   14d48:	mov	r1, #2
   14d4c:	mov	r0, r1
   14d50:	bl	113c4 <dup2@plt>
   14d54:	subs	r4, r0, #2
   14d58:	movne	r4, #1
   14d5c:	mov	r1, #1
   14d60:	mov	r0, r1
   14d64:	bl	113c4 <dup2@plt>
   14d68:	mov	r1, #0
   14d6c:	subs	r8, r0, #1
   14d70:	mov	r0, r1
   14d74:	movne	r8, #1
   14d78:	bl	113c4 <dup2@plt>
   14d7c:	subs	r6, r0, #0
   14d80:	beq	14da0 <ftello64@plt+0x3730>
   14d84:	mov	r0, #0
   14d88:	bl	14cc8 <ftello64@plt+0x3658>
   14d8c:	cmp	r0, #0
   14d90:	mov	r6, r0
   14d94:	mov	r5, r0
   14d98:	moveq	r6, #1
   14d9c:	beq	14dd4 <ftello64@plt+0x3764>
   14da0:	cmp	r8, #0
   14da4:	bne	14e48 <ftello64@plt+0x37d8>
   14da8:	cmp	r4, #0
   14dac:	beq	14dc0 <ftello64@plt+0x3750>
   14db0:	mov	r0, #2
   14db4:	bl	14cc8 <ftello64@plt+0x3658>
   14db8:	subs	r5, r0, #0
   14dbc:	beq	14e30 <ftello64@plt+0x37c0>
   14dc0:	mov	r2, r7
   14dc4:	mov	r1, sl
   14dc8:	mov	r0, r9
   14dcc:	bl	114c0 <freopen64@plt>
   14dd0:	mov	r5, r0
   14dd4:	bl	11514 <__errno_location@plt>
   14dd8:	cmp	r4, #0
   14ddc:	mov	r7, r0
   14de0:	ldr	r4, [r0]
   14de4:	bne	14e3c <ftello64@plt+0x37cc>
   14de8:	cmp	r8, #0
   14dec:	bne	14e24 <ftello64@plt+0x37b4>
   14df0:	cmp	r6, #0
   14df4:	bne	14e18 <ftello64@plt+0x37a8>
   14df8:	cmp	r5, #0
   14dfc:	streq	r4, [r7]
   14e00:	mov	r0, r5
   14e04:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   14e08:	mov	r4, r0
   14e0c:	mov	r8, r0
   14e10:	mov	r6, r0
   14e14:	b	14dc0 <ftello64@plt+0x3750>
   14e18:	mov	r0, #0
   14e1c:	bl	11658 <close@plt>
   14e20:	b	14df8 <ftello64@plt+0x3788>
   14e24:	mov	r0, #1
   14e28:	bl	11658 <close@plt>
   14e2c:	b	14df0 <ftello64@plt+0x3780>
   14e30:	bl	11514 <__errno_location@plt>
   14e34:	ldr	r4, [r0]
   14e38:	mov	r7, r0
   14e3c:	mov	r0, #2
   14e40:	bl	11658 <close@plt>
   14e44:	b	14de8 <ftello64@plt+0x3778>
   14e48:	mov	r0, #1
   14e4c:	bl	14cc8 <ftello64@plt+0x3658>
   14e50:	cmp	r0, #0
   14e54:	bne	14da8 <ftello64@plt+0x3738>
   14e58:	b	14dd0 <ftello64@plt+0x3760>
   14e5c:	mov	r4, #0
   14e60:	b	14d5c <ftello64@plt+0x36ec>
   14e64:	mov	r1, #0
   14e68:	mov	r0, r1
   14e6c:	bl	113c4 <dup2@plt>
   14e70:	subs	r4, r0, #0
   14e74:	moveq	r8, r4
   14e78:	moveq	r6, r4
   14e7c:	beq	14dc0 <ftello64@plt+0x3750>
   14e80:	mov	r4, #0
   14e84:	mov	r8, r4
   14e88:	b	14d84 <ftello64@plt+0x3714>
   14e8c:	push	{r4, r5, r6, lr}
   14e90:	subs	r4, r0, #0
   14e94:	beq	14f08 <ftello64@plt+0x3898>
   14e98:	mov	r1, #47	; 0x2f
   14e9c:	bl	115e0 <strrchr@plt>
   14ea0:	subs	r5, r0, #0
   14ea4:	beq	14ef4 <ftello64@plt+0x3884>
   14ea8:	add	r6, r5, #1
   14eac:	sub	r3, r6, r4
   14eb0:	cmp	r3, #6
   14eb4:	ble	14ef4 <ftello64@plt+0x3884>
   14eb8:	mov	r2, #7
   14ebc:	ldr	r1, [pc, #96]	; 14f24 <ftello64@plt+0x38b4>
   14ec0:	sub	r0, r5, #6
   14ec4:	bl	11640 <strncmp@plt>
   14ec8:	cmp	r0, #0
   14ecc:	bne	14ef4 <ftello64@plt+0x3884>
   14ed0:	mov	r2, #3
   14ed4:	ldr	r1, [pc, #76]	; 14f28 <ftello64@plt+0x38b8>
   14ed8:	mov	r0, r6
   14edc:	bl	11640 <strncmp@plt>
   14ee0:	cmp	r0, #0
   14ee4:	movne	r4, r6
   14ee8:	ldreq	r3, [pc, #60]	; 14f2c <ftello64@plt+0x38bc>
   14eec:	addeq	r4, r5, #4
   14ef0:	streq	r4, [r3]
   14ef4:	ldr	r2, [pc, #52]	; 14f30 <ftello64@plt+0x38c0>
   14ef8:	ldr	r3, [pc, #52]	; 14f34 <ftello64@plt+0x38c4>
   14efc:	str	r4, [r2]
   14f00:	str	r4, [r3]
   14f04:	pop	{r4, r5, r6, pc}
   14f08:	ldr	r3, [pc, #40]	; 14f38 <ftello64@plt+0x38c8>
   14f0c:	mov	r2, #55	; 0x37
   14f10:	mov	r1, #1
   14f14:	ldr	r3, [r3]
   14f18:	ldr	r0, [pc, #28]	; 14f3c <ftello64@plt+0x38cc>
   14f1c:	bl	1140c <fwrite@plt>
   14f20:	bl	1164c <abort@plt>
   14f24:	andeq	r9, r2, r0, lsr lr
   14f28:	andeq	r9, r2, r8, lsr lr
   14f2c:	ldrdeq	fp, [r3], -r0
   14f30:	andeq	fp, r3, r8, lsl #16
   14f34:	ldrdeq	fp, [r3], -r4
   14f38:	andeq	fp, r3, r0, ror #3
   14f3c:	strdeq	r9, [r2], -r8
   14f40:	mov	r3, r1
   14f44:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   14f48:	mov	r1, #2
   14f4c:	sub	sp, sp, #116	; 0x74
   14f50:	mov	r4, r0
   14f54:	mov	r0, r3
   14f58:	bl	250fc <ftello64@plt+0x13a8c>
   14f5c:	ldr	r7, [pc, #1952]	; 15704 <ftello64@plt+0x4094>
   14f60:	mov	r6, #0
   14f64:	mov	r5, #1
   14f68:	mov	r9, r0
   14f6c:	ldrb	r3, [r4]
   14f70:	cmp	r3, #0
   14f74:	beq	15554 <ftello64@plt+0x3ee4>
   14f78:	mov	r1, r9
   14f7c:	mov	r0, r4
   14f80:	bl	275e4 <ftello64@plt+0x15f74>
   14f84:	subs	r8, r0, #0
   14f88:	beq	15554 <ftello64@plt+0x3ee4>
   14f8c:	bl	11424 <__ctype_get_mb_cur_max@plt>
   14f90:	cmp	r0, #1
   14f94:	bls	15100 <ftello64@plt+0x3a90>
   14f98:	cmp	r4, r8
   14f9c:	str	r4, [sp, #16]
   14fa0:	strb	r6, [sp]
   14fa4:	str	r6, [sp, #4]
   14fa8:	str	r6, [sp, #8]
   14fac:	strb	r6, [sp, #12]
   14fb0:	bcc	15010 <ftello64@plt+0x39a0>
   14fb4:	b	15584 <ftello64@plt+0x3f14>
   14fb8:	ldrb	r3, [r4]
   14fbc:	and	r2, r3, #31
   14fc0:	lsr	r3, r3, #5
   14fc4:	ldr	r3, [r7, r3, lsl #2]
   14fc8:	lsr	r3, r3, r2
   14fcc:	tst	r3, #1
   14fd0:	beq	15098 <ftello64@plt+0x3a28>
   14fd4:	str	r5, [sp, #20]
   14fd8:	ldrb	sl, [r4]
   14fdc:	strb	r5, [sp, #24]
   14fe0:	str	sl, [sp, #28]
   14fe4:	cmp	sl, #0
   14fe8:	strb	r5, [sp, #12]
   14fec:	beq	15094 <ftello64@plt+0x3a24>
   14ff0:	ldr	r4, [sp, #16]
   14ff4:	ldr	r3, [sp, #20]
   14ff8:	strb	r6, [sp, #12]
   14ffc:	add	r4, r4, r3
   15000:	cmp	r8, r4
   15004:	str	r4, [sp, #16]
   15008:	ldrb	r3, [sp, #24]
   1500c:	bls	15150 <ftello64@plt+0x3ae0>
   15010:	ldrb	r3, [sp]
   15014:	cmp	r3, #0
   15018:	beq	14fb8 <ftello64@plt+0x3948>
   1501c:	bl	11424 <__ctype_get_mb_cur_max@plt>
   15020:	mov	r1, r0
   15024:	mov	r0, r4
   15028:	bl	250d0 <ftello64@plt+0x13a60>
   1502c:	add	r3, sp, #4
   15030:	mov	r1, r4
   15034:	mov	r2, r0
   15038:	add	r0, sp, #28
   1503c:	bl	26c24 <ftello64@plt+0x155b4>
   15040:	cmn	r0, #1
   15044:	str	r0, [sp, #20]
   15048:	beq	150b0 <ftello64@plt+0x3a40>
   1504c:	cmn	r0, #2
   15050:	beq	150e4 <ftello64@plt+0x3a74>
   15054:	cmp	r0, #0
   15058:	bne	150c4 <ftello64@plt+0x3a54>
   1505c:	ldr	r4, [sp, #16]
   15060:	str	r5, [sp, #20]
   15064:	ldrb	r3, [r4]
   15068:	cmp	r3, #0
   1506c:	bne	156f0 <ftello64@plt+0x4080>
   15070:	ldr	sl, [sp, #28]
   15074:	cmp	sl, #0
   15078:	bne	15490 <ftello64@plt+0x3e20>
   1507c:	add	r0, sp, #4
   15080:	strb	r5, [sp, #24]
   15084:	bl	11370 <mbsinit@plt>
   15088:	cmp	r0, #0
   1508c:	bne	150dc <ftello64@plt+0x3a6c>
   15090:	strb	r5, [sp, #12]
   15094:	bl	1164c <abort@plt>
   15098:	add	r0, sp, #4
   1509c:	bl	11370 <mbsinit@plt>
   150a0:	cmp	r0, #0
   150a4:	beq	156c8 <ftello64@plt+0x4058>
   150a8:	strb	r5, [sp]
   150ac:	b	1501c <ftello64@plt+0x39ac>
   150b0:	str	r5, [sp, #20]
   150b4:	strb	r6, [sp, #24]
   150b8:	ldr	sl, [sp, #28]
   150bc:	ldr	r4, [sp, #16]
   150c0:	b	14ff4 <ftello64@plt+0x3984>
   150c4:	add	r0, sp, #4
   150c8:	strb	r5, [sp, #24]
   150cc:	bl	11370 <mbsinit@plt>
   150d0:	ldr	sl, [sp, #28]
   150d4:	cmp	r0, #0
   150d8:	beq	14fe4 <ftello64@plt+0x3974>
   150dc:	strb	r6, [sp]
   150e0:	b	14fe4 <ftello64@plt+0x3974>
   150e4:	ldr	r4, [sp, #16]
   150e8:	mov	r0, r4
   150ec:	bl	114fc <strlen@plt>
   150f0:	strb	r6, [sp, #24]
   150f4:	ldr	sl, [sp, #28]
   150f8:	str	r0, [sp, #20]
   150fc:	b	14ff4 <ftello64@plt+0x3984>
   15100:	cmp	r4, r8
   15104:	bcs	15600 <ftello64@plt+0x3f90>
   15108:	bl	114d8 <__ctype_b_loc@plt>
   1510c:	ldrb	r3, [r8, #-1]
   15110:	lsl	r3, r3, #1
   15114:	ldr	sl, [r0]
   15118:	mov	r0, r9
   1511c:	ldrh	r4, [sl, r3]
   15120:	bl	114fc <strlen@plt>
   15124:	and	r4, r4, #8
   15128:	ldrb	r3, [r8, r0]
   1512c:	cmp	r3, #0
   15130:	bne	156dc <ftello64@plt+0x406c>
   15134:	cmp	r4, #0
   15138:	beq	1562c <ftello64@plt+0x3fbc>
   1513c:	ldrb	r3, [r8]
   15140:	cmp	r3, #0
   15144:	beq	15554 <ftello64@plt+0x3ee4>
   15148:	add	r4, r8, #1
   1514c:	b	14f6c <ftello64@plt+0x38fc>
   15150:	cmp	r3, #0
   15154:	beq	15584 <ftello64@plt+0x3f14>
   15158:	mov	r0, sl
   1515c:	bl	11520 <iswalnum@plt>
   15160:	clz	fp, r0
   15164:	lsr	fp, fp, #5
   15168:	strb	r6, [sp, #56]	; 0x38
   1516c:	ldrb	r3, [sp, #56]	; 0x38
   15170:	str	r8, [sp, #16]
   15174:	strb	r6, [sp]
   15178:	cmp	r3, #0
   1517c:	str	r6, [sp, #4]
   15180:	str	r6, [sp, #8]
   15184:	strb	r6, [sp, #12]
   15188:	str	r9, [sp, #72]	; 0x48
   1518c:	str	r6, [sp, #60]	; 0x3c
   15190:	str	r6, [sp, #64]	; 0x40
   15194:	strb	r6, [sp, #68]	; 0x44
   15198:	mov	sl, r9
   1519c:	bne	15308 <ftello64@plt+0x3c98>
   151a0:	ldrb	r3, [sl]
   151a4:	and	r2, r3, #31
   151a8:	lsr	r3, r3, #5
   151ac:	ldr	r3, [r7, r3, lsl #2]
   151b0:	lsr	r3, r3, r2
   151b4:	tst	r3, #1
   151b8:	beq	15430 <ftello64@plt+0x3dc0>
   151bc:	str	r5, [sp, #76]	; 0x4c
   151c0:	ldrb	r4, [sl]
   151c4:	strb	r5, [sp, #80]	; 0x50
   151c8:	str	r4, [sp, #84]	; 0x54
   151cc:	cmp	r4, #0
   151d0:	strb	r5, [sp, #68]	; 0x44
   151d4:	bne	152b8 <ftello64@plt+0x3c48>
   151d8:	ldrb	r3, [sp, #12]
   151dc:	cmp	r3, #0
   151e0:	bne	154c8 <ftello64@plt+0x3e58>
   151e4:	ldrb	r3, [sp]
   151e8:	ldr	r4, [sp, #16]
   151ec:	cmp	r3, #0
   151f0:	bne	15224 <ftello64@plt+0x3bb4>
   151f4:	ldrb	r3, [r4]
   151f8:	and	r2, r3, #31
   151fc:	lsr	r3, r3, #5
   15200:	ldr	r3, [r7, r3, lsl #2]
   15204:	lsr	r3, r3, r2
   15208:	tst	r3, #1
   1520c:	bne	15634 <ftello64@plt+0x3fc4>
   15210:	add	r0, sp, #4
   15214:	bl	11370 <mbsinit@plt>
   15218:	cmp	r0, #0
   1521c:	beq	156c8 <ftello64@plt+0x4058>
   15220:	strb	r5, [sp]
   15224:	bl	11424 <__ctype_get_mb_cur_max@plt>
   15228:	mov	r1, r0
   1522c:	mov	r0, r4
   15230:	bl	250d0 <ftello64@plt+0x13a60>
   15234:	add	r3, sp, #4
   15238:	mov	r1, r4
   1523c:	mov	r2, r0
   15240:	add	r0, sp, #28
   15244:	bl	26c24 <ftello64@plt+0x155b4>
   15248:	cmn	r0, #1
   1524c:	str	r0, [sp, #20]
   15250:	beq	1564c <ftello64@plt+0x3fdc>
   15254:	cmn	r0, #2
   15258:	beq	15660 <ftello64@plt+0x3ff0>
   1525c:	cmp	r0, #0
   15260:	bne	156a0 <ftello64@plt+0x4030>
   15264:	ldr	r3, [sp, #16]
   15268:	str	r5, [sp, #20]
   1526c:	ldrb	r3, [r3]
   15270:	cmp	r3, #0
   15274:	bne	156f0 <ftello64@plt+0x4080>
   15278:	ldr	r4, [sp, #28]
   1527c:	cmp	r4, #0
   15280:	bne	15490 <ftello64@plt+0x3e20>
   15284:	add	r0, sp, #4
   15288:	strb	r5, [sp, #24]
   1528c:	bl	11370 <mbsinit@plt>
   15290:	cmp	r0, #0
   15294:	strbne	r4, [sp]
   15298:	strbne	r5, [sp, #12]
   1529c:	bne	154fc <ftello64@plt+0x3e8c>
   152a0:	b	156c0 <ftello64@plt+0x4050>
   152a4:	ldr	r0, [sp, #72]	; 0x48
   152a8:	bl	114fc <strlen@plt>
   152ac:	strb	r6, [sp, #80]	; 0x50
   152b0:	str	r0, [sp, #76]	; 0x4c
   152b4:	strb	r5, [sp, #68]	; 0x44
   152b8:	ldrb	r3, [sp, #12]
   152bc:	cmp	r3, #0
   152c0:	beq	1536c <ftello64@plt+0x3cfc>
   152c4:	ldrb	r3, [sp, #24]
   152c8:	cmp	r3, #0
   152cc:	ldrne	r4, [sp, #28]
   152d0:	bne	15408 <ftello64@plt+0x3d98>
   152d4:	ldr	r4, [sp, #16]
   152d8:	ldr	r3, [sp, #20]
   152dc:	ldr	sl, [sp, #72]	; 0x48
   152e0:	add	r4, r4, r3
   152e4:	ldrb	r3, [sp, #56]	; 0x38
   152e8:	ldr	r2, [sp, #76]	; 0x4c
   152ec:	strb	r6, [sp, #12]
   152f0:	add	sl, sl, r2
   152f4:	cmp	r3, #0
   152f8:	strb	r6, [sp, #68]	; 0x44
   152fc:	str	r4, [sp, #16]
   15300:	str	sl, [sp, #72]	; 0x48
   15304:	beq	151a0 <ftello64@plt+0x3b30>
   15308:	bl	11424 <__ctype_get_mb_cur_max@plt>
   1530c:	mov	r1, r0
   15310:	mov	r0, sl
   15314:	bl	250d0 <ftello64@plt+0x13a60>
   15318:	add	r3, sp, #60	; 0x3c
   1531c:	mov	r1, sl
   15320:	mov	r2, r0
   15324:	add	r0, sp, #84	; 0x54
   15328:	bl	26c24 <ftello64@plt+0x155b4>
   1532c:	cmn	r0, #1
   15330:	str	r0, [sp, #76]	; 0x4c
   15334:	strbeq	r6, [sp, #80]	; 0x50
   15338:	streq	r5, [sp, #76]	; 0x4c
   1533c:	beq	152b4 <ftello64@plt+0x3c44>
   15340:	cmn	r0, #2
   15344:	beq	152a4 <ftello64@plt+0x3c34>
   15348:	cmp	r0, #0
   1534c:	beq	15470 <ftello64@plt+0x3e00>
   15350:	ldr	r4, [sp, #84]	; 0x54
   15354:	add	r0, sp, #60	; 0x3c
   15358:	strb	r5, [sp, #80]	; 0x50
   1535c:	bl	11370 <mbsinit@plt>
   15360:	cmp	r0, #0
   15364:	strbne	r6, [sp, #56]	; 0x38
   15368:	b	151cc <ftello64@plt+0x3b5c>
   1536c:	ldrb	r3, [sp]
   15370:	ldr	r4, [sp, #16]
   15374:	cmp	r3, #0
   15378:	bne	153ac <ftello64@plt+0x3d3c>
   1537c:	ldrb	r3, [r4]
   15380:	and	r2, r3, #31
   15384:	lsr	r3, r3, #5
   15388:	ldr	r3, [r7, r3, lsl #2]
   1538c:	lsr	r3, r3, r2
   15390:	tst	r3, #1
   15394:	bne	15414 <ftello64@plt+0x3da4>
   15398:	add	r0, sp, #4
   1539c:	bl	11370 <mbsinit@plt>
   153a0:	cmp	r0, #0
   153a4:	beq	156c8 <ftello64@plt+0x4058>
   153a8:	strb	r5, [sp]
   153ac:	bl	11424 <__ctype_get_mb_cur_max@plt>
   153b0:	mov	r1, r0
   153b4:	mov	r0, r4
   153b8:	bl	250d0 <ftello64@plt+0x13a60>
   153bc:	add	r3, sp, #4
   153c0:	mov	r1, r4
   153c4:	mov	r2, r0
   153c8:	add	r0, sp, #28
   153cc:	bl	26c24 <ftello64@plt+0x155b4>
   153d0:	cmn	r0, #1
   153d4:	str	r0, [sp, #20]
   153d8:	beq	15448 <ftello64@plt+0x3dd8>
   153dc:	cmn	r0, #2
   153e0:	beq	15458 <ftello64@plt+0x3de8>
   153e4:	cmp	r0, #0
   153e8:	beq	154a4 <ftello64@plt+0x3e34>
   153ec:	ldr	r4, [sp, #28]
   153f0:	add	r0, sp, #4
   153f4:	strb	r5, [sp, #24]
   153f8:	bl	11370 <mbsinit@plt>
   153fc:	strb	r5, [sp, #12]
   15400:	cmp	r0, #0
   15404:	strbne	r6, [sp]
   15408:	cmp	r4, #0
   1540c:	beq	15094 <ftello64@plt+0x3a24>
   15410:	b	152d4 <ftello64@plt+0x3c64>
   15414:	str	r5, [sp, #20]
   15418:	ldrb	r3, [r4]
   1541c:	strb	r5, [sp, #24]
   15420:	strb	r5, [sp, #12]
   15424:	str	r3, [sp, #28]
   15428:	mov	r4, r3
   1542c:	b	15408 <ftello64@plt+0x3d98>
   15430:	add	r0, sp, #60	; 0x3c
   15434:	bl	11370 <mbsinit@plt>
   15438:	cmp	r0, #0
   1543c:	beq	156c8 <ftello64@plt+0x4058>
   15440:	strb	r5, [sp, #56]	; 0x38
   15444:	b	15308 <ftello64@plt+0x3c98>
   15448:	str	r5, [sp, #20]
   1544c:	strb	r6, [sp, #24]
   15450:	ldr	r4, [sp, #16]
   15454:	b	152d8 <ftello64@plt+0x3c68>
   15458:	ldr	r4, [sp, #16]
   1545c:	mov	r0, r4
   15460:	bl	114fc <strlen@plt>
   15464:	strb	r6, [sp, #24]
   15468:	str	r0, [sp, #20]
   1546c:	b	152d8 <ftello64@plt+0x3c68>
   15470:	ldr	r3, [sp, #72]	; 0x48
   15474:	str	r5, [sp, #76]	; 0x4c
   15478:	ldrb	r3, [r3]
   1547c:	cmp	r3, #0
   15480:	bne	156f0 <ftello64@plt+0x4080>
   15484:	ldr	r4, [sp, #84]	; 0x54
   15488:	cmp	r4, #0
   1548c:	beq	15354 <ftello64@plt+0x3ce4>
   15490:	ldr	r3, [pc, #624]	; 15708 <ftello64@plt+0x4098>
   15494:	mov	r2, #172	; 0xac
   15498:	ldr	r1, [pc, #620]	; 1570c <ftello64@plt+0x409c>
   1549c:	ldr	r0, [pc, #620]	; 15710 <ftello64@plt+0x40a0>
   154a0:	bl	11664 <__assert_fail@plt>
   154a4:	ldr	r4, [sp, #16]
   154a8:	str	r5, [sp, #20]
   154ac:	ldrb	r3, [r4]
   154b0:	cmp	r3, #0
   154b4:	bne	156f0 <ftello64@plt+0x4080>
   154b8:	ldr	r4, [sp, #28]
   154bc:	cmp	r4, #0
   154c0:	beq	153f0 <ftello64@plt+0x3d80>
   154c4:	b	15490 <ftello64@plt+0x3e20>
   154c8:	ldrb	r3, [sp, #24]
   154cc:	ldr	r4, [sp, #28]
   154d0:	cmp	r3, #0
   154d4:	beq	154e0 <ftello64@plt+0x3e70>
   154d8:	cmp	r4, #0
   154dc:	beq	154fc <ftello64@plt+0x3e8c>
   154e0:	ldrb	r3, [sp, #24]
   154e4:	cmp	r3, #0
   154e8:	beq	154fc <ftello64@plt+0x3e8c>
   154ec:	mov	r0, r4
   154f0:	bl	11520 <iswalnum@plt>
   154f4:	cmp	r0, #0
   154f8:	bne	15504 <ftello64@plt+0x3e94>
   154fc:	cmp	fp, #0
   15500:	bne	15558 <ftello64@plt+0x3ee8>
   15504:	str	r8, [sp, #16]
   15508:	strb	r6, [sp]
   1550c:	str	r6, [sp, #4]
   15510:	str	r6, [sp, #8]
   15514:	strb	r6, [sp, #12]
   15518:	ldrb	r3, [r8]
   1551c:	and	r2, r3, #31
   15520:	lsr	r3, r3, #5
   15524:	ldr	r3, [r7, r3, lsl #2]
   15528:	lsr	r3, r3, r2
   1552c:	tst	r3, #1
   15530:	beq	1558c <ftello64@plt+0x3f1c>
   15534:	str	r5, [sp, #20]
   15538:	ldrb	r3, [r8]
   1553c:	strb	r5, [sp, #24]
   15540:	mov	r4, r3
   15544:	str	r3, [sp, #28]
   15548:	cmp	r4, #0
   1554c:	strb	r5, [sp, #12]
   15550:	bne	15578 <ftello64@plt+0x3f08>
   15554:	mov	fp, #0
   15558:	mov	r0, r9
   1555c:	bl	14c70 <ftello64@plt+0x3600>
   15560:	mov	r0, fp
   15564:	add	sp, sp, #116	; 0x74
   15568:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1556c:	ldr	r0, [sp, #16]
   15570:	bl	114fc <strlen@plt>
   15574:	str	r0, [sp, #20]
   15578:	ldr	r4, [sp, #20]
   1557c:	add	r4, r8, r4
   15580:	b	14f6c <ftello64@plt+0x38fc>
   15584:	mov	fp, r5
   15588:	b	15168 <ftello64@plt+0x3af8>
   1558c:	add	r0, sp, #4
   15590:	bl	11370 <mbsinit@plt>
   15594:	cmp	r0, #0
   15598:	beq	156c8 <ftello64@plt+0x4058>
   1559c:	strb	r5, [sp]
   155a0:	bl	11424 <__ctype_get_mb_cur_max@plt>
   155a4:	mov	r1, r0
   155a8:	mov	r0, r8
   155ac:	bl	250d0 <ftello64@plt+0x13a60>
   155b0:	add	r3, sp, #4
   155b4:	mov	r1, r8
   155b8:	mov	r2, r0
   155bc:	add	r0, sp, #28
   155c0:	bl	26c24 <ftello64@plt+0x155b4>
   155c4:	cmn	r0, #1
   155c8:	str	r0, [sp, #20]
   155cc:	streq	r5, [sp, #20]
   155d0:	beq	15578 <ftello64@plt+0x3f08>
   155d4:	cmn	r0, #2
   155d8:	beq	1556c <ftello64@plt+0x3efc>
   155dc:	cmp	r0, #0
   155e0:	beq	1567c <ftello64@plt+0x400c>
   155e4:	ldr	r4, [sp, #28]
   155e8:	add	r0, sp, #4
   155ec:	strb	r5, [sp, #24]
   155f0:	bl	11370 <mbsinit@plt>
   155f4:	cmp	r0, #0
   155f8:	strbne	r6, [sp]
   155fc:	b	15548 <ftello64@plt+0x3ed8>
   15600:	mov	r0, r9
   15604:	bl	114fc <strlen@plt>
   15608:	ldrb	r4, [r8, r0]
   1560c:	cmp	r4, #0
   15610:	beq	1562c <ftello64@plt+0x3fbc>
   15614:	bl	114d8 <__ctype_b_loc@plt>
   15618:	lsl	r4, r4, #1
   1561c:	ldr	r3, [r0]
   15620:	ldrh	r3, [r3, r4]
   15624:	tst	r3, #8
   15628:	bne	1513c <ftello64@plt+0x3acc>
   1562c:	mov	fp, #1
   15630:	b	15558 <ftello64@plt+0x3ee8>
   15634:	str	r5, [sp, #20]
   15638:	ldrb	r4, [r4]
   1563c:	strb	r5, [sp, #24]
   15640:	strb	r5, [sp, #12]
   15644:	str	r4, [sp, #28]
   15648:	b	154d8 <ftello64@plt+0x3e68>
   1564c:	str	r5, [sp, #20]
   15650:	strb	r6, [sp, #24]
   15654:	strb	r5, [sp, #12]
   15658:	ldr	r4, [sp, #28]
   1565c:	b	154e0 <ftello64@plt+0x3e70>
   15660:	ldr	r0, [sp, #16]
   15664:	bl	114fc <strlen@plt>
   15668:	strb	r6, [sp, #24]
   1566c:	strb	r5, [sp, #12]
   15670:	ldr	r4, [sp, #28]
   15674:	str	r0, [sp, #20]
   15678:	b	154e0 <ftello64@plt+0x3e70>
   1567c:	ldr	r3, [sp, #16]
   15680:	str	r5, [sp, #20]
   15684:	ldrb	r3, [r3]
   15688:	cmp	r3, #0
   1568c:	bne	156f0 <ftello64@plt+0x4080>
   15690:	ldr	r4, [sp, #28]
   15694:	cmp	r4, #0
   15698:	beq	155e8 <ftello64@plt+0x3f78>
   1569c:	b	15490 <ftello64@plt+0x3e20>
   156a0:	add	r0, sp, #4
   156a4:	strb	r5, [sp, #24]
   156a8:	bl	11370 <mbsinit@plt>
   156ac:	ldr	r4, [sp, #28]
   156b0:	cmp	r0, #0
   156b4:	strbne	r6, [sp]
   156b8:	strbne	r5, [sp, #12]
   156bc:	bne	154d8 <ftello64@plt+0x3e68>
   156c0:	strb	r5, [sp, #12]
   156c4:	b	154d8 <ftello64@plt+0x3e68>
   156c8:	ldr	r3, [pc, #56]	; 15708 <ftello64@plt+0x4098>
   156cc:	mov	r2, #143	; 0x8f
   156d0:	ldr	r1, [pc, #52]	; 1570c <ftello64@plt+0x409c>
   156d4:	ldr	r0, [pc, #56]	; 15714 <ftello64@plt+0x40a4>
   156d8:	bl	11664 <__assert_fail@plt>
   156dc:	lsl	r3, r3, #1
   156e0:	ldrh	r3, [sl, r3]
   156e4:	tst	r3, #8
   156e8:	beq	15134 <ftello64@plt+0x3ac4>
   156ec:	b	1513c <ftello64@plt+0x3acc>
   156f0:	ldr	r3, [pc, #16]	; 15708 <ftello64@plt+0x4098>
   156f4:	mov	r2, #171	; 0xab
   156f8:	ldr	r1, [pc, #12]	; 1570c <ftello64@plt+0x409c>
   156fc:	ldr	r0, [pc, #20]	; 15718 <ftello64@plt+0x40a8>
   15700:	bl	11664 <__assert_fail@plt>
   15704:	andeq	sl, r2, r0, lsl #11
   15708:	andeq	r9, r2, ip, lsr lr
   1570c:	andeq	r9, r2, r0, asr lr
   15710:	muleq	r2, r0, lr
   15714:	andeq	r9, r2, r0, ror #28
   15718:	andeq	r9, r2, r8, ror lr
   1571c:	push	{r4, r5, r6, lr}
   15720:	mov	r1, r0
   15724:	mov	r4, r0
   15728:	sub	sp, sp, #8
   1572c:	mov	r2, #5
   15730:	mov	r0, #0
   15734:	bl	113ac <dcgettext@plt>
   15738:	cmp	r4, r0
   1573c:	mov	r5, r0
   15740:	beq	15754 <ftello64@plt+0x40e4>
   15744:	mov	r1, r4
   15748:	bl	14f40 <ftello64@plt+0x38d0>
   1574c:	cmp	r0, #0
   15750:	beq	15760 <ftello64@plt+0x40f0>
   15754:	mov	r0, r5
   15758:	add	sp, sp, #8
   1575c:	pop	{r4, r5, r6, pc}
   15760:	mov	r0, r5
   15764:	bl	114fc <strlen@plt>
   15768:	mov	r6, r0
   1576c:	mov	r0, r4
   15770:	bl	114fc <strlen@plt>
   15774:	add	r0, r6, r0
   15778:	add	r0, r0, #4
   1577c:	bl	25af4 <ftello64@plt+0x14484>
   15780:	str	r5, [sp]
   15784:	str	r4, [sp, #4]
   15788:	ldr	r3, [pc, #28]	; 157ac <ftello64@plt+0x413c>
   1578c:	mvn	r2, #0
   15790:	mov	r1, #1
   15794:	mov	r6, r0
   15798:	bl	1152c <__sprintf_chk@plt>
   1579c:	mov	r5, r6
   157a0:	mov	r0, r5
   157a4:	add	sp, sp, #8
   157a8:	pop	{r4, r5, r6, pc}
   157ac:	andeq	r9, r2, r4, lsr #29
   157b0:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   157b4:	mov	r2, #5
   157b8:	sub	sp, sp, #8
   157bc:	mov	r8, r0
   157c0:	mov	r6, r1
   157c4:	mov	r1, r0
   157c8:	mov	r0, #0
   157cc:	bl	113ac <dcgettext@plt>
   157d0:	mov	r7, r0
   157d4:	bl	26b50 <ftello64@plt+0x154e0>
   157d8:	ldr	r1, [pc, #612]	; 15a44 <ftello64@plt+0x43d4>
   157dc:	mov	r5, r0
   157e0:	bl	26810 <ftello64@plt+0x151a0>
   157e4:	subs	r4, r0, #0
   157e8:	bne	158c0 <ftello64@plt+0x4250>
   157ec:	cmp	r6, #0
   157f0:	movne	r9, r4
   157f4:	movne	r5, r6
   157f8:	movne	sl, r6
   157fc:	beq	15a20 <ftello64@plt+0x43b0>
   15800:	mov	r1, r8
   15804:	mov	r0, r7
   15808:	bl	112e0 <strcmp@plt>
   1580c:	cmp	r0, #0
   15810:	bne	15848 <ftello64@plt+0x41d8>
   15814:	cmp	r4, r6
   15818:	cmpne	r4, #0
   1581c:	moveq	r7, r6
   15820:	bne	15830 <ftello64@plt+0x41c0>
   15824:	mov	r0, r7
   15828:	add	sp, sp, #8
   1582c:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   15830:	mov	r0, r4
   15834:	bl	14c70 <ftello64@plt+0x3600>
   15838:	mov	r7, r6
   1583c:	mov	r0, r7
   15840:	add	sp, sp, #8
   15844:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   15848:	mov	r1, r8
   1584c:	mov	r0, r7
   15850:	bl	14f40 <ftello64@plt+0x38d0>
   15854:	cmp	r0, #0
   15858:	bne	15894 <ftello64@plt+0x4224>
   1585c:	cmp	sl, #0
   15860:	beq	15878 <ftello64@plt+0x4208>
   15864:	mov	r1, sl
   15868:	mov	r0, r7
   1586c:	bl	14f40 <ftello64@plt+0x38d0>
   15870:	cmp	r0, #0
   15874:	bne	15894 <ftello64@plt+0x4224>
   15878:	cmp	r5, #0
   1587c:	beq	159b8 <ftello64@plt+0x4348>
   15880:	mov	r1, r5
   15884:	mov	r0, r7
   15888:	bl	14f40 <ftello64@plt+0x38d0>
   1588c:	cmp	r0, #0
   15890:	beq	159b8 <ftello64@plt+0x4348>
   15894:	cmp	r9, #0
   15898:	beq	158a4 <ftello64@plt+0x4234>
   1589c:	mov	r0, r9
   158a0:	bl	14c70 <ftello64@plt+0x3600>
   158a4:	cmp	r4, #0
   158a8:	beq	15824 <ftello64@plt+0x41b4>
   158ac:	mov	r0, r4
   158b0:	bl	14c70 <ftello64@plt+0x3600>
   158b4:	mov	r0, r7
   158b8:	add	sp, sp, #8
   158bc:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   158c0:	mov	r2, r5
   158c4:	ldr	r1, [pc, #376]	; 15a44 <ftello64@plt+0x43d4>
   158c8:	mov	r0, r6
   158cc:	bl	260e4 <ftello64@plt+0x14a74>
   158d0:	mov	r9, r0
   158d4:	mov	r0, r5
   158d8:	bl	114fc <strlen@plt>
   158dc:	mov	r4, r0
   158e0:	add	r0, r0, #11
   158e4:	bl	25af4 <ftello64@plt+0x14484>
   158e8:	mov	r2, r4
   158ec:	mov	r1, r5
   158f0:	mov	sl, r0
   158f4:	bl	1134c <memcpy@plt>
   158f8:	ldr	r3, [pc, #328]	; 15a48 <ftello64@plt+0x43d8>
   158fc:	add	ip, sl, r4
   15900:	mov	r2, sl
   15904:	ldm	r3!, {r0, r1}
   15908:	ldrh	lr, [r3]
   1590c:	ldrb	r3, [r3, #2]
   15910:	str	r0, [sl, r4]
   15914:	str	r1, [ip, #4]
   15918:	strh	lr, [ip, #8]
   1591c:	ldr	r1, [pc, #288]	; 15a44 <ftello64@plt+0x43d4>
   15920:	strb	r3, [ip, #10]
   15924:	mov	r0, r6
   15928:	bl	260e4 <ftello64@plt+0x14a74>
   1592c:	mov	r4, r0
   15930:	mov	r0, sl
   15934:	bl	14c70 <ftello64@plt+0x3600>
   15938:	cmp	r4, #0
   1593c:	beq	1595c <ftello64@plt+0x42ec>
   15940:	mov	r1, #63	; 0x3f
   15944:	mov	r0, r4
   15948:	bl	11508 <strchr@plt>
   1594c:	cmp	r0, #0
   15950:	beq	15984 <ftello64@plt+0x4314>
   15954:	mov	r0, r4
   15958:	bl	14c70 <ftello64@plt+0x3600>
   1595c:	cmp	r9, #0
   15960:	moveq	sl, r9
   15964:	moveq	r6, r8
   15968:	moveq	r5, r9
   1596c:	moveq	r4, r9
   15970:	movne	r5, #0
   15974:	movne	r4, r5
   15978:	movne	sl, r9
   1597c:	movne	r6, r9
   15980:	b	15800 <ftello64@plt+0x4190>
   15984:	subs	sl, r9, #0
   15988:	mov	r5, r4
   1598c:	moveq	r6, r4
   15990:	movne	r6, r9
   15994:	b	15800 <ftello64@plt+0x4190>
   15998:	mov	r1, r8
   1599c:	mov	r0, r7
   159a0:	bl	14f40 <ftello64@plt+0x38d0>
   159a4:	cmp	r0, #0
   159a8:	bne	15824 <ftello64@plt+0x41b4>
   159ac:	mov	r9, r0
   159b0:	mov	r6, r8
   159b4:	mov	r4, r0
   159b8:	mov	r0, r7
   159bc:	bl	114fc <strlen@plt>
   159c0:	mov	r5, r0
   159c4:	mov	r0, r6
   159c8:	bl	114fc <strlen@plt>
   159cc:	add	r0, r5, r0
   159d0:	add	r0, r0, #4
   159d4:	bl	25af4 <ftello64@plt+0x14484>
   159d8:	str	r6, [sp, #4]
   159dc:	str	r7, [sp]
   159e0:	ldr	r3, [pc, #100]	; 15a4c <ftello64@plt+0x43dc>
   159e4:	mvn	r2, #0
   159e8:	mov	r1, #1
   159ec:	mov	r5, r0
   159f0:	bl	1152c <__sprintf_chk@plt>
   159f4:	cmp	r9, #0
   159f8:	beq	15a04 <ftello64@plt+0x4394>
   159fc:	mov	r0, r9
   15a00:	bl	14c70 <ftello64@plt+0x3600>
   15a04:	cmp	r4, #0
   15a08:	moveq	r7, r5
   15a0c:	beq	15824 <ftello64@plt+0x41b4>
   15a10:	mov	r0, r4
   15a14:	bl	14c70 <ftello64@plt+0x3600>
   15a18:	mov	r7, r5
   15a1c:	b	15824 <ftello64@plt+0x41b4>
   15a20:	mov	r1, r8
   15a24:	mov	r0, r7
   15a28:	bl	112e0 <strcmp@plt>
   15a2c:	cmp	r0, #0
   15a30:	bne	15998 <ftello64@plt+0x4328>
   15a34:	mov	r7, r8
   15a38:	mov	r0, r7
   15a3c:	add	sp, sp, #8
   15a40:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   15a44:	andeq	r9, r2, ip, lsr #29
   15a48:			; <UNDEFINED> instruction: 0x00029eb4
   15a4c:	andeq	r9, r2, r4, lsr #29
   15a50:	push	{r4, r5, r6, lr}
   15a54:	mov	r2, #48	; 0x30
   15a58:	mov	r4, r1
   15a5c:	mov	r1, #0
   15a60:	mov	r5, r0
   15a64:	bl	11550 <memset@plt>
   15a68:	cmp	r4, #10
   15a6c:	beq	15a7c <ftello64@plt+0x440c>
   15a70:	str	r4, [r5]
   15a74:	mov	r0, r5
   15a78:	pop	{r4, r5, r6, pc}
   15a7c:	bl	1164c <abort@plt>
   15a80:	push	{r4, r5, r6, lr}
   15a84:	mov	r4, r0
   15a88:	mov	r5, r1
   15a8c:	bl	26b50 <ftello64@plt+0x154e0>
   15a90:	ldrb	r3, [r0]
   15a94:	bic	r3, r3, #32
   15a98:	cmp	r3, #85	; 0x55
   15a9c:	bne	15afc <ftello64@plt+0x448c>
   15aa0:	ldrb	r3, [r0, #1]
   15aa4:	bic	r3, r3, #32
   15aa8:	cmp	r3, #84	; 0x54
   15aac:	bne	15b38 <ftello64@plt+0x44c8>
   15ab0:	ldrb	r3, [r0, #2]
   15ab4:	bic	r3, r3, #32
   15ab8:	cmp	r3, #70	; 0x46
   15abc:	bne	15b38 <ftello64@plt+0x44c8>
   15ac0:	ldrb	r3, [r0, #3]
   15ac4:	cmp	r3, #45	; 0x2d
   15ac8:	bne	15b38 <ftello64@plt+0x44c8>
   15acc:	ldrb	r3, [r0, #4]
   15ad0:	cmp	r3, #56	; 0x38
   15ad4:	bne	15b38 <ftello64@plt+0x44c8>
   15ad8:	ldrb	r3, [r0, #5]
   15adc:	cmp	r3, #0
   15ae0:	bne	15b38 <ftello64@plt+0x44c8>
   15ae4:	ldrb	r2, [r4]
   15ae8:	ldr	r3, [pc, #152]	; 15b88 <ftello64@plt+0x4518>
   15aec:	ldr	r0, [pc, #152]	; 15b8c <ftello64@plt+0x451c>
   15af0:	cmp	r2, #96	; 0x60
   15af4:	movne	r0, r3
   15af8:	pop	{r4, r5, r6, pc}
   15afc:	cmp	r3, #71	; 0x47
   15b00:	bne	15b38 <ftello64@plt+0x44c8>
   15b04:	ldrb	r3, [r0, #1]
   15b08:	bic	r3, r3, #32
   15b0c:	cmp	r3, #66	; 0x42
   15b10:	bne	15b38 <ftello64@plt+0x44c8>
   15b14:	ldrb	r3, [r0, #2]
   15b18:	cmp	r3, #49	; 0x31
   15b1c:	bne	15b38 <ftello64@plt+0x44c8>
   15b20:	ldrb	r3, [r0, #3]
   15b24:	cmp	r3, #56	; 0x38
   15b28:	bne	15b38 <ftello64@plt+0x44c8>
   15b2c:	ldrb	r3, [r0, #4]
   15b30:	cmp	r3, #48	; 0x30
   15b34:	beq	15b4c <ftello64@plt+0x44dc>
   15b38:	ldr	r3, [pc, #80]	; 15b90 <ftello64@plt+0x4520>
   15b3c:	cmp	r5, #9
   15b40:	ldr	r0, [pc, #76]	; 15b94 <ftello64@plt+0x4524>
   15b44:	movne	r0, r3
   15b48:	pop	{r4, r5, r6, pc}
   15b4c:	ldrb	r3, [r0, #5]
   15b50:	cmp	r3, #51	; 0x33
   15b54:	bne	15b38 <ftello64@plt+0x44c8>
   15b58:	ldrb	r3, [r0, #6]
   15b5c:	cmp	r3, #48	; 0x30
   15b60:	bne	15b38 <ftello64@plt+0x44c8>
   15b64:	ldrb	r3, [r0, #7]
   15b68:	cmp	r3, #0
   15b6c:	bne	15b38 <ftello64@plt+0x44c8>
   15b70:	ldrb	r2, [r4]
   15b74:	ldr	r3, [pc, #28]	; 15b98 <ftello64@plt+0x4528>
   15b78:	ldr	r0, [pc, #28]	; 15b9c <ftello64@plt+0x452c>
   15b7c:	cmp	r2, #96	; 0x60
   15b80:	movne	r0, r3
   15b84:	pop	{r4, r5, r6, pc}
   15b88:	andeq	r9, r2, r8, lsl pc
   15b8c:	andeq	r9, r2, r4, lsl pc
   15b90:	andeq	r9, r2, r4, lsr #30
   15b94:	strdeq	r9, [r2], -r4
   15b98:	andeq	r9, r2, r0, lsr #30
   15b9c:	andeq	r9, r2, ip, lsl pc
   15ba0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   15ba4:	sub	sp, sp, #116	; 0x74
   15ba8:	mov	sl, r0
   15bac:	str	r3, [sp, #24]
   15bb0:	mov	r3, #1
   15bb4:	mov	r8, r1
   15bb8:	str	r2, [sp, #56]	; 0x38
   15bbc:	str	r3, [sp, #36]	; 0x24
   15bc0:	bl	11424 <__ctype_get_mb_cur_max@plt>
   15bc4:	ldr	r3, [sp, #156]	; 0x9c
   15bc8:	mov	fp, r8
   15bcc:	mov	r2, #0
   15bd0:	lsr	r3, r3, #1
   15bd4:	and	r3, r3, #1
   15bd8:	str	r2, [sp, #68]	; 0x44
   15bdc:	str	r3, [sp, #28]
   15be0:	str	r2, [sp, #40]	; 0x28
   15be4:	str	r2, [sp, #44]	; 0x2c
   15be8:	str	r2, [sp, #52]	; 0x34
   15bec:	str	r2, [sp, #64]	; 0x40
   15bf0:	str	r2, [sp, #72]	; 0x48
   15bf4:	str	sl, [sp, #32]
   15bf8:	str	r0, [sp, #76]	; 0x4c
   15bfc:	ldr	r3, [sp, #152]	; 0x98
   15c00:	cmp	r3, #10
   15c04:	ldrls	pc, [pc, r3, lsl #2]
   15c08:	b	16dc8 <ftello64@plt+0x5758>
   15c0c:	andeq	r5, r1, r8, lsr ip
   15c10:	andeq	r5, r1, r0, lsr #30
   15c14:	andeq	r5, r1, r4, asr #30
   15c18:	andeq	r5, r1, r8, ror #30
   15c1c:	muleq	r1, r4, r0
   15c20:	andeq	r6, r1, r8, rrx
   15c24:	andeq	r6, r1, r0, asr #32
   15c28:	andeq	r5, r1, ip, ror pc
   15c2c:	muleq	r1, r4, pc	; <UNPREDICTABLE>
   15c30:	muleq	r1, r4, pc	; <UNPREDICTABLE>
   15c34:	muleq	r1, r4, pc	; <UNPREDICTABLE>
   15c38:	mov	r3, #0
   15c3c:	mov	r7, r3
   15c40:	str	r3, [sp, #28]
   15c44:	ldr	r3, [sp, #44]	; 0x2c
   15c48:	mov	sl, #0
   15c4c:	eor	r3, r3, #1
   15c50:	str	r3, [sp, #60]	; 0x3c
   15c54:	ldr	r3, [sp, #24]
   15c58:	cmn	r3, #1
   15c5c:	beq	161c0 <ftello64@plt+0x4b50>
   15c60:	ldr	r3, [sp, #24]
   15c64:	subs	r5, r3, sl
   15c68:	movne	r5, #1
   15c6c:	cmp	r5, #0
   15c70:	beq	161d8 <ftello64@plt+0x4b68>
   15c74:	ldr	r3, [sp, #152]	; 0x98
   15c78:	ldr	r8, [sp, #44]	; 0x2c
   15c7c:	cmp	r3, #2
   15c80:	moveq	r8, #0
   15c84:	andne	r8, r8, #1
   15c88:	ldr	r3, [sp, #52]	; 0x34
   15c8c:	adds	r9, r3, #0
   15c90:	movne	r9, #1
   15c94:	ands	r6, r9, r8
   15c98:	beq	16640 <ftello64@plt+0x4fd0>
   15c9c:	ldr	r2, [sp, #52]	; 0x34
   15ca0:	ldr	r1, [sp, #24]
   15ca4:	cmp	r2, #1
   15ca8:	mov	r3, r2
   15cac:	movls	r3, #0
   15cb0:	movhi	r3, #1
   15cb4:	cmn	r1, #1
   15cb8:	movne	r3, #0
   15cbc:	cmp	r3, #0
   15cc0:	add	r4, sl, r2
   15cc4:	beq	15cd4 <ftello64@plt+0x4664>
   15cc8:	ldr	r0, [sp, #56]	; 0x38
   15ccc:	bl	114fc <strlen@plt>
   15cd0:	str	r0, [sp, #24]
   15cd4:	ldr	r3, [sp, #24]
   15cd8:	cmp	r3, r4
   15cdc:	ldr	r3, [sp, #56]	; 0x38
   15ce0:	add	r3, r3, sl
   15ce4:	str	r3, [sp, #48]	; 0x30
   15ce8:	bcc	1664c <ftello64@plt+0x4fdc>
   15cec:	mov	r0, r3
   15cf0:	ldr	r2, [sp, #52]	; 0x34
   15cf4:	ldr	r1, [sp, #64]	; 0x40
   15cf8:	bl	11388 <memcmp@plt>
   15cfc:	cmp	r0, #0
   15d00:	bne	1664c <ftello64@plt+0x4fdc>
   15d04:	ldr	r3, [sp, #28]
   15d08:	cmp	r3, #0
   15d0c:	bne	16ec8 <ftello64@plt+0x5858>
   15d10:	ldr	r3, [sp, #48]	; 0x30
   15d14:	ldrb	r4, [r3]
   15d18:	cmp	r4, #126	; 0x7e
   15d1c:	ldrls	pc, [pc, r4, lsl #2]
   15d20:	b	165e0 <ftello64@plt+0x4f70>
   15d24:	andeq	r6, r1, r4, lsl #8
   15d28:	andeq	r6, r1, r0, ror #11
   15d2c:	andeq	r6, r1, r0, ror #11
   15d30:	andeq	r6, r1, r0, ror #11
   15d34:	andeq	r6, r1, r0, ror #11
   15d38:	andeq	r6, r1, r0, ror #11
   15d3c:	andeq	r6, r1, r0, ror #11
   15d40:	andeq	r6, r1, r8, ror #7
   15d44:	andeq	r6, r1, ip, asr #7
   15d48:	andeq	r6, r1, r8, asr #11
   15d4c:	andeq	r6, r1, ip, lsr #6
   15d50:	andeq	r6, r1, r0, lsl r3
   15d54:	andeq	r6, r1, r4, lsr #11
   15d58:	andeq	r6, r1, r0, lsl #11
   15d5c:	andeq	r6, r1, r0, ror #11
   15d60:	andeq	r6, r1, r0, ror #11
   15d64:	andeq	r6, r1, r0, ror #11
   15d68:	andeq	r6, r1, r0, ror #11
   15d6c:	andeq	r6, r1, r0, ror #11
   15d70:	andeq	r6, r1, r0, ror #11
   15d74:	andeq	r6, r1, r0, ror #11
   15d78:	andeq	r6, r1, r0, ror #11
   15d7c:	andeq	r6, r1, r0, ror #11
   15d80:	andeq	r6, r1, r0, ror #11
   15d84:	andeq	r6, r1, r0, ror #11
   15d88:	andeq	r6, r1, r0, ror #11
   15d8c:	andeq	r6, r1, r0, ror #11
   15d90:	andeq	r6, r1, r0, ror #11
   15d94:	andeq	r6, r1, r0, ror #11
   15d98:	andeq	r6, r1, r0, ror #11
   15d9c:	andeq	r6, r1, r0, ror #11
   15da0:	andeq	r6, r1, r0, ror #11
   15da4:	andeq	r6, r1, r0, asr #11
   15da8:	strdeq	r6, [r1], -r4
   15dac:	strdeq	r6, [r1], -r4
   15db0:	andeq	r6, r1, r4, lsl #2
   15db4:	strdeq	r6, [r1], -r4
   15db8:	andeq	r6, r1, ip, lsl #11
   15dbc:	strdeq	r6, [r1], -r4
   15dc0:	andeq	r6, r1, r0, ror #10
   15dc4:	strdeq	r6, [r1], -r4
   15dc8:	strdeq	r6, [r1], -r4
   15dcc:	strdeq	r6, [r1], -r4
   15dd0:	andeq	r6, r1, ip, lsl #11
   15dd4:	andeq	r6, r1, ip, lsl #11
   15dd8:	andeq	r6, r1, ip, lsl #11
   15ddc:	andeq	r6, r1, ip, lsl #11
   15de0:	andeq	r6, r1, ip, lsl #11
   15de4:	andeq	r6, r1, ip, lsl #11
   15de8:	andeq	r6, r1, ip, lsl #11
   15dec:	andeq	r6, r1, ip, lsl #11
   15df0:	andeq	r6, r1, ip, lsl #11
   15df4:	andeq	r6, r1, ip, lsl #11
   15df8:	andeq	r6, r1, ip, lsl #11
   15dfc:	andeq	r6, r1, ip, lsl #11
   15e00:	andeq	r6, r1, ip, lsl #11
   15e04:	andeq	r6, r1, ip, lsl #11
   15e08:	andeq	r6, r1, ip, lsl #11
   15e0c:	andeq	r6, r1, ip, lsl #11
   15e10:	strdeq	r6, [r1], -r4
   15e14:	strdeq	r6, [r1], -r4
   15e18:	strdeq	r6, [r1], -r4
   15e1c:	strdeq	r6, [r1], -r4
   15e20:	andeq	r6, r1, r0, lsr r5
   15e24:	andeq	r6, r1, r0, ror #11
   15e28:	andeq	r6, r1, ip, lsl #11
   15e2c:	andeq	r6, r1, ip, lsl #11
   15e30:	andeq	r6, r1, ip, lsl #11
   15e34:	andeq	r6, r1, ip, lsl #11
   15e38:	andeq	r6, r1, ip, lsl #11
   15e3c:	andeq	r6, r1, ip, lsl #11
   15e40:	andeq	r6, r1, ip, lsl #11
   15e44:	andeq	r6, r1, ip, lsl #11
   15e48:	andeq	r6, r1, ip, lsl #11
   15e4c:	andeq	r6, r1, ip, lsl #11
   15e50:	andeq	r6, r1, ip, lsl #11
   15e54:	andeq	r6, r1, ip, lsl #11
   15e58:	andeq	r6, r1, ip, lsl #11
   15e5c:	andeq	r6, r1, ip, lsl #11
   15e60:	andeq	r6, r1, ip, lsl #11
   15e64:	andeq	r6, r1, ip, lsl #11
   15e68:	andeq	r6, r1, ip, lsl #11
   15e6c:	andeq	r6, r1, ip, lsl #11
   15e70:	andeq	r6, r1, ip, lsl #11
   15e74:	andeq	r6, r1, ip, lsl #11
   15e78:	andeq	r6, r1, ip, lsl #11
   15e7c:	andeq	r6, r1, ip, lsl #11
   15e80:	andeq	r6, r1, ip, lsl #11
   15e84:	andeq	r6, r1, ip, lsl #11
   15e88:	andeq	r6, r1, ip, lsl #11
   15e8c:	andeq	r6, r1, ip, lsl #11
   15e90:	strdeq	r6, [r1], -r4
   15e94:	andeq	r6, r1, r0, asr r2
   15e98:	andeq	r6, r1, ip, lsl #11
   15e9c:	strdeq	r6, [r1], -r4
   15ea0:	andeq	r6, r1, ip, lsl #11
   15ea4:	strdeq	r6, [r1], -r4
   15ea8:	andeq	r6, r1, ip, lsl #11
   15eac:	andeq	r6, r1, ip, lsl #11
   15eb0:	andeq	r6, r1, ip, lsl #11
   15eb4:	andeq	r6, r1, ip, lsl #11
   15eb8:	andeq	r6, r1, ip, lsl #11
   15ebc:	andeq	r6, r1, ip, lsl #11
   15ec0:	andeq	r6, r1, ip, lsl #11
   15ec4:	andeq	r6, r1, ip, lsl #11
   15ec8:	andeq	r6, r1, ip, lsl #11
   15ecc:	andeq	r6, r1, ip, lsl #11
   15ed0:	andeq	r6, r1, ip, lsl #11
   15ed4:	andeq	r6, r1, ip, lsl #11
   15ed8:	andeq	r6, r1, ip, lsl #11
   15edc:	andeq	r6, r1, ip, lsl #11
   15ee0:	andeq	r6, r1, ip, lsl #11
   15ee4:	andeq	r6, r1, ip, lsl #11
   15ee8:	andeq	r6, r1, ip, lsl #11
   15eec:	andeq	r6, r1, ip, lsl #11
   15ef0:	andeq	r6, r1, ip, lsl #11
   15ef4:	andeq	r6, r1, ip, lsl #11
   15ef8:	andeq	r6, r1, ip, lsl #11
   15efc:	andeq	r6, r1, ip, lsl #11
   15f00:	andeq	r6, r1, ip, lsl #11
   15f04:	andeq	r6, r1, ip, lsl #11
   15f08:	andeq	r6, r1, ip, lsl #11
   15f0c:	andeq	r6, r1, ip, lsl #11
   15f10:	andeq	r6, r1, r4, ror #1
   15f14:	strdeq	r6, [r1], -r4
   15f18:	andeq	r6, r1, r4, ror #1
   15f1c:	andeq	r6, r1, r4, lsl #2
   15f20:	mov	r3, #1
   15f24:	str	r3, [sp, #28]
   15f28:	str	r3, [sp, #52]	; 0x34
   15f2c:	ldr	r3, [pc, #4000]	; 16ed4 <ftello64@plt+0x5864>
   15f30:	mov	r7, #0
   15f34:	str	r3, [sp, #64]	; 0x40
   15f38:	mov	r3, #2
   15f3c:	str	r3, [sp, #152]	; 0x98
   15f40:	b	15c44 <ftello64@plt+0x45d4>
   15f44:	ldr	r3, [sp, #28]
   15f48:	cmp	r3, #0
   15f4c:	beq	160a8 <ftello64@plt+0x4a38>
   15f50:	mov	r3, #1
   15f54:	str	r3, [sp, #52]	; 0x34
   15f58:	ldr	r3, [pc, #3956]	; 16ed4 <ftello64@plt+0x5864>
   15f5c:	mov	r7, #0
   15f60:	str	r3, [sp, #64]	; 0x40
   15f64:	b	15c44 <ftello64@plt+0x45d4>
   15f68:	mov	r3, #1
   15f6c:	str	r3, [sp, #44]	; 0x2c
   15f70:	str	r3, [sp, #52]	; 0x34
   15f74:	str	r3, [sp, #28]
   15f78:	b	15f2c <ftello64@plt+0x48bc>
   15f7c:	mov	r3, #0
   15f80:	str	r3, [sp, #28]
   15f84:	mov	r3, #1
   15f88:	str	r3, [sp, #44]	; 0x2c
   15f8c:	mov	r7, #0
   15f90:	b	15c44 <ftello64@plt+0x45d4>
   15f94:	ldr	r3, [sp, #152]	; 0x98
   15f98:	cmp	r3, #10
   15f9c:	beq	15fe0 <ftello64@plt+0x4970>
   15fa0:	mov	r2, #5
   15fa4:	ldr	r1, [pc, #3884]	; 16ed8 <ftello64@plt+0x5868>
   15fa8:	mov	r0, #0
   15fac:	bl	113ac <dcgettext@plt>
   15fb0:	ldr	r2, [pc, #3872]	; 16ed8 <ftello64@plt+0x5868>
   15fb4:	cmp	r0, r2
   15fb8:	str	r0, [sp, #164]	; 0xa4
   15fbc:	beq	16fc4 <ftello64@plt+0x5954>
   15fc0:	mov	r2, #5
   15fc4:	ldr	r1, [pc, #3848]	; 16ed4 <ftello64@plt+0x5864>
   15fc8:	mov	r0, #0
   15fcc:	bl	113ac <dcgettext@plt>
   15fd0:	ldr	r2, [pc, #3836]	; 16ed4 <ftello64@plt+0x5864>
   15fd4:	cmp	r0, r2
   15fd8:	str	r0, [sp, #168]	; 0xa8
   15fdc:	beq	16fb4 <ftello64@plt+0x5944>
   15fe0:	ldr	r7, [sp, #28]
   15fe4:	cmp	r7, #0
   15fe8:	movne	r7, #0
   15fec:	bne	16020 <ftello64@plt+0x49b0>
   15ff0:	ldr	r3, [sp, #164]	; 0xa4
   15ff4:	ldrb	r3, [r3]
   15ff8:	cmp	r3, #0
   15ffc:	beq	16fd4 <ftello64@plt+0x5964>
   16000:	ldr	r2, [sp, #164]	; 0xa4
   16004:	ldr	r1, [sp, #32]
   16008:	cmp	fp, r7
   1600c:	strbhi	r3, [r1, r7]
   16010:	ldrb	r3, [r2, #1]!
   16014:	add	r7, r7, #1
   16018:	cmp	r3, #0
   1601c:	bne	16008 <ftello64@plt+0x4998>
   16020:	ldr	r0, [sp, #168]	; 0xa8
   16024:	bl	114fc <strlen@plt>
   16028:	ldr	r3, [sp, #168]	; 0xa8
   1602c:	str	r3, [sp, #64]	; 0x40
   16030:	mov	r3, #1
   16034:	str	r3, [sp, #44]	; 0x2c
   16038:	str	r0, [sp, #52]	; 0x34
   1603c:	b	15c44 <ftello64@plt+0x45d4>
   16040:	mov	r3, #1
   16044:	str	r3, [sp, #44]	; 0x2c
   16048:	str	r3, [sp, #52]	; 0x34
   1604c:	str	r3, [sp, #28]
   16050:	ldr	r3, [pc, #3716]	; 16edc <ftello64@plt+0x586c>
   16054:	mov	r7, #0
   16058:	str	r3, [sp, #64]	; 0x40
   1605c:	mov	r3, #5
   16060:	str	r3, [sp, #152]	; 0x98
   16064:	b	15c44 <ftello64@plt+0x45d4>
   16068:	ldr	r3, [sp, #28]
   1606c:	cmp	r3, #0
   16070:	beq	16d70 <ftello64@plt+0x5700>
   16074:	ldr	r3, [sp, #28]
   16078:	mov	r7, #0
   1607c:	str	r3, [sp, #44]	; 0x2c
   16080:	mov	r3, #1
   16084:	str	r3, [sp, #52]	; 0x34
   16088:	ldr	r3, [pc, #3660]	; 16edc <ftello64@plt+0x586c>
   1608c:	str	r3, [sp, #64]	; 0x40
   16090:	b	15c44 <ftello64@plt+0x45d4>
   16094:	ldr	r3, [sp, #28]
   16098:	cmp	r3, #0
   1609c:	mov	r3, #1
   160a0:	streq	r3, [sp, #44]	; 0x2c
   160a4:	bne	15f28 <ftello64@plt+0x48b8>
   160a8:	cmp	fp, #0
   160ac:	beq	16da0 <ftello64@plt+0x5730>
   160b0:	ldr	r3, [sp, #32]
   160b4:	mov	r2, #39	; 0x27
   160b8:	mov	r7, #1
   160bc:	strb	r2, [r3]
   160c0:	mov	r3, #0
   160c4:	str	r3, [sp, #28]
   160c8:	mov	r3, #1
   160cc:	str	r3, [sp, #52]	; 0x34
   160d0:	ldr	r3, [pc, #3580]	; 16ed4 <ftello64@plt+0x5864>
   160d4:	str	r3, [sp, #64]	; 0x40
   160d8:	mov	r3, #2
   160dc:	str	r3, [sp, #152]	; 0x98
   160e0:	b	15c44 <ftello64@plt+0x45d4>
   160e4:	ldr	r3, [sp, #24]
   160e8:	cmn	r3, #1
   160ec:	beq	16d04 <ftello64@plt+0x5694>
   160f0:	ldr	r3, [sp, #24]
   160f4:	subs	r3, r3, #1
   160f8:	movne	r3, #1
   160fc:	cmp	r3, #0
   16100:	bne	1610c <ftello64@plt+0x4a9c>
   16104:	cmp	sl, #0
   16108:	beq	164f8 <ftello64@plt+0x4e88>
   1610c:	ldr	r3, [sp, #152]	; 0x98
   16110:	mov	r5, #0
   16114:	sub	r2, r3, #2
   16118:	mov	r8, r5
   1611c:	clz	r2, r2
   16120:	lsr	r2, r2, #5
   16124:	ldr	r3, [sp, #60]	; 0x3c
   16128:	ldr	r1, [sp, #28]
   1612c:	orr	r3, r2, r3
   16130:	eor	r3, r3, #1
   16134:	orr	r3, r1, r3
   16138:	tst	r3, #255	; 0xff
   1613c:	bne	16868 <ftello64@plt+0x51f8>
   16140:	cmp	r6, #0
   16144:	bne	16294 <ftello64@plt+0x4c24>
   16148:	ldr	r3, [sp, #40]	; 0x28
   1614c:	eor	r8, r8, #1
   16150:	and	r8, r8, r3
   16154:	add	sl, sl, #1
   16158:	uxtb	r6, r8
   1615c:	cmp	r6, #0
   16160:	beq	16194 <ftello64@plt+0x4b24>
   16164:	cmp	fp, r7
   16168:	movhi	r2, #39	; 0x27
   1616c:	ldrhi	r3, [sp, #32]
   16170:	strbhi	r2, [r3, r7]
   16174:	add	r3, r7, #1
   16178:	cmp	fp, r3
   1617c:	movhi	r1, #39	; 0x27
   16180:	ldrhi	r2, [sp, #32]
   16184:	add	r7, r7, #2
   16188:	strbhi	r1, [r2, r3]
   1618c:	mov	r3, #0
   16190:	str	r3, [sp, #40]	; 0x28
   16194:	cmp	r7, fp
   16198:	ldrcc	r3, [sp, #32]
   1619c:	strbcc	r4, [r3, r7]
   161a0:	ldr	r3, [sp, #36]	; 0x24
   161a4:	cmp	r5, #0
   161a8:	moveq	r3, #0
   161ac:	str	r3, [sp, #36]	; 0x24
   161b0:	ldr	r3, [sp, #24]
   161b4:	add	r7, r7, #1
   161b8:	cmn	r3, #1
   161bc:	bne	15c60 <ftello64@plt+0x45f0>
   161c0:	ldr	r3, [sp, #56]	; 0x38
   161c4:	ldrb	r5, [r3, sl]
   161c8:	adds	r5, r5, #0
   161cc:	movne	r5, #1
   161d0:	cmp	r5, #0
   161d4:	bne	15c74 <ftello64@plt+0x4604>
   161d8:	ldr	r3, [sp, #152]	; 0x98
   161dc:	ldr	r1, [sp, #28]
   161e0:	sub	r3, r3, #2
   161e4:	clz	r3, r3
   161e8:	lsr	r3, r3, #5
   161ec:	and	r9, r1, r3
   161f0:	cmp	r7, #0
   161f4:	movne	r2, #0
   161f8:	andeq	r2, r9, #1
   161fc:	cmp	r2, #0
   16200:	bne	16bdc <ftello64@plt+0x556c>
   16204:	eor	r2, r1, #1
   16208:	ands	r3, r3, r2
   1620c:	beq	17098 <ftello64@plt+0x5a28>
   16210:	ldr	r2, [sp, #68]	; 0x44
   16214:	cmp	r2, #0
   16218:	beq	17084 <ftello64@plt+0x5a14>
   1621c:	ldr	r3, [sp, #36]	; 0x24
   16220:	cmp	r3, #0
   16224:	bne	1703c <ftello64@plt+0x59cc>
   16228:	ldr	r2, [sp, #72]	; 0x48
   1622c:	clz	r3, fp
   16230:	cmp	r2, #0
   16234:	lsr	r3, r3, #5
   16238:	moveq	r3, #0
   1623c:	cmp	r3, #0
   16240:	beq	16fdc <ftello64@plt+0x596c>
   16244:	str	r3, [sp, #68]	; 0x44
   16248:	ldr	fp, [sp, #72]	; 0x48
   1624c:	b	15bfc <ftello64@plt+0x458c>
   16250:	ldr	r3, [sp, #152]	; 0x98
   16254:	cmp	r3, #2
   16258:	beq	168ac <ftello64@plt+0x523c>
   1625c:	ldr	r3, [sp, #44]	; 0x2c
   16260:	ldr	r2, [sp, #28]
   16264:	and	r2, r3, r2
   16268:	ands	r2, r9, r2
   1626c:	bne	168b8 <ftello64@plt+0x5248>
   16270:	mov	r4, #92	; 0x5c
   16274:	mov	r3, r4
   16278:	ldr	r1, [sp, #44]	; 0x2c
   1627c:	cmp	r1, #0
   16280:	moveq	r5, #0
   16284:	moveq	r8, r1
   16288:	beq	16124 <ftello64@plt+0x4ab4>
   1628c:	mov	r4, r3
   16290:	mov	r5, #0
   16294:	ldr	r3, [sp, #28]
   16298:	cmp	r3, #0
   1629c:	bne	168a0 <ftello64@plt+0x5230>
   162a0:	ldr	r3, [sp, #40]	; 0x28
   162a4:	eor	r9, r3, #1
   162a8:	and	r9, r9, r2
   162ac:	ands	r9, r9, #255	; 0xff
   162b0:	beq	162f4 <ftello64@plt+0x4c84>
   162b4:	cmp	fp, r7
   162b8:	movhi	r2, #39	; 0x27
   162bc:	ldrhi	r3, [sp, #32]
   162c0:	str	r9, [sp, #40]	; 0x28
   162c4:	strbhi	r2, [r3, r7]
   162c8:	add	r3, r7, #1
   162cc:	cmp	fp, r3
   162d0:	movhi	r1, #36	; 0x24
   162d4:	ldrhi	r2, [sp, #32]
   162d8:	strbhi	r1, [r2, r3]
   162dc:	add	r3, r7, #2
   162e0:	cmp	fp, r3
   162e4:	add	r7, r7, #3
   162e8:	ldrhi	r2, [sp, #32]
   162ec:	movhi	r1, #39	; 0x27
   162f0:	strbhi	r1, [r2, r3]
   162f4:	cmp	fp, r7
   162f8:	movhi	r2, #92	; 0x5c
   162fc:	ldrhi	r3, [sp, #32]
   16300:	add	sl, sl, #1
   16304:	strbhi	r2, [r3, r7]
   16308:	add	r7, r7, #1
   1630c:	b	16194 <ftello64@plt+0x4b24>
   16310:	ldr	r3, [sp, #152]	; 0x98
   16314:	mov	r4, #11
   16318:	sub	r2, r3, #2
   1631c:	mov	r3, #118	; 0x76
   16320:	clz	r2, r2
   16324:	lsr	r2, r2, #5
   16328:	b	16278 <ftello64@plt+0x4c08>
   1632c:	mov	r4, #10
   16330:	mov	r3, #110	; 0x6e
   16334:	ldr	r2, [sp, #152]	; 0x98
   16338:	ldr	r1, [sp, #28]
   1633c:	sub	r2, r2, #2
   16340:	clz	r2, r2
   16344:	lsr	r2, r2, #5
   16348:	ands	r1, r1, r2
   1634c:	beq	16278 <ftello64@plt+0x4c08>
   16350:	ldr	sl, [sp, #32]
   16354:	mov	r8, fp
   16358:	mov	r2, r1
   1635c:	mov	r3, #2
   16360:	str	r3, [sp, #152]	; 0x98
   16364:	ldr	r9, [sp, #44]	; 0x2c
   16368:	ldr	r3, [sp, #152]	; 0x98
   1636c:	and	r9, r9, r2
   16370:	tst	r9, #255	; 0xff
   16374:	movne	r3, #4
   16378:	str	r3, [sp, #152]	; 0x98
   1637c:	ldr	r3, [sp, #156]	; 0x9c
   16380:	mov	ip, #0
   16384:	bic	r3, r3, #2
   16388:	str	r3, [sp, #4]
   1638c:	ldr	r3, [sp, #168]	; 0xa8
   16390:	ldr	r2, [sp, #56]	; 0x38
   16394:	str	r3, [sp, #16]
   16398:	ldr	r3, [sp, #164]	; 0xa4
   1639c:	mov	r1, r8
   163a0:	str	r3, [sp, #12]
   163a4:	ldr	r3, [sp, #152]	; 0x98
   163a8:	mov	r0, sl
   163ac:	str	r3, [sp]
   163b0:	str	ip, [sp, #8]
   163b4:	ldr	r3, [sp, #24]
   163b8:	bl	15ba0 <ftello64@plt+0x4530>
   163bc:	mov	fp, r0
   163c0:	mov	r0, fp
   163c4:	add	sp, sp, #116	; 0x74
   163c8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   163cc:	ldr	r3, [sp, #152]	; 0x98
   163d0:	mov	r4, #8
   163d4:	sub	r2, r3, #2
   163d8:	mov	r3, #98	; 0x62
   163dc:	clz	r2, r2
   163e0:	lsr	r2, r2, #5
   163e4:	b	16278 <ftello64@plt+0x4c08>
   163e8:	ldr	r3, [sp, #152]	; 0x98
   163ec:	mov	r4, #7
   163f0:	sub	r2, r3, #2
   163f4:	mov	r3, #97	; 0x61
   163f8:	clz	r2, r2
   163fc:	lsr	r2, r2, #5
   16400:	b	16278 <ftello64@plt+0x4c08>
   16404:	ldr	r3, [sp, #44]	; 0x2c
   16408:	cmp	r3, #0
   1640c:	beq	16bf0 <ftello64@plt+0x5580>
   16410:	ldr	r3, [sp, #28]
   16414:	cmp	r3, #0
   16418:	bne	16ec8 <ftello64@plt+0x5858>
   1641c:	ldr	r3, [sp, #152]	; 0x98
   16420:	sub	r2, r3, #2
   16424:	ldr	r3, [sp, #40]	; 0x28
   16428:	clz	r2, r2
   1642c:	eor	r3, r3, #1
   16430:	lsr	r2, r2, #5
   16434:	ands	r3, r2, r3
   16438:	moveq	r1, r7
   1643c:	beq	16480 <ftello64@plt+0x4e10>
   16440:	cmp	fp, r7
   16444:	movhi	r0, #39	; 0x27
   16448:	ldrhi	r1, [sp, #32]
   1644c:	str	r3, [sp, #40]	; 0x28
   16450:	strbhi	r0, [r1, r7]
   16454:	add	r1, r7, #1
   16458:	cmp	fp, r1
   1645c:	movhi	ip, #36	; 0x24
   16460:	ldrhi	r0, [sp, #32]
   16464:	strbhi	ip, [r0, r1]
   16468:	add	r1, r7, #2
   1646c:	cmp	fp, r1
   16470:	movhi	ip, #39	; 0x27
   16474:	ldrhi	r0, [sp, #32]
   16478:	strbhi	ip, [r0, r1]
   1647c:	add	r1, r7, #3
   16480:	cmp	fp, r1
   16484:	movhi	r0, #92	; 0x5c
   16488:	ldrhi	r3, [sp, #32]
   1648c:	add	r7, r1, #1
   16490:	strbhi	r0, [r3, r1]
   16494:	cmp	r8, #0
   16498:	beq	16ddc <ftello64@plt+0x576c>
   1649c:	ldr	r0, [sp, #24]
   164a0:	add	r3, sl, #1
   164a4:	cmp	r3, r0
   164a8:	bcs	16d18 <ftello64@plt+0x56a8>
   164ac:	ldr	r0, [sp, #56]	; 0x38
   164b0:	ldrb	r3, [r0, r3]
   164b4:	sub	r3, r3, #48	; 0x30
   164b8:	cmp	r3, #9
   164bc:	bhi	16d18 <ftello64@plt+0x56a8>
   164c0:	cmp	fp, r7
   164c4:	movhi	r3, #48	; 0x30
   164c8:	ldrhi	r0, [sp, #32]
   164cc:	ldr	r5, [sp, #28]
   164d0:	mov	r4, #48	; 0x30
   164d4:	strbhi	r3, [r0, r7]
   164d8:	add	r3, r1, #2
   164dc:	cmp	fp, r3
   164e0:	movhi	r0, #48	; 0x30
   164e4:	ldrhi	ip, [sp, #32]
   164e8:	add	r7, r1, #3
   164ec:	strbhi	r0, [ip, r3]
   164f0:	b	16124 <ftello64@plt+0x4ab4>
   164f4:	mov	r5, #0
   164f8:	ldr	r3, [sp, #152]	; 0x98
   164fc:	sub	r2, r3, #2
   16500:	ldr	r3, [sp, #28]
   16504:	clz	r2, r2
   16508:	lsr	r2, r2, #5
   1650c:	ands	r8, r3, r2
   16510:	beq	16124 <ftello64@plt+0x4ab4>
   16514:	mov	r3, r8
   16518:	mov	r2, r3
   1651c:	mov	r3, #2
   16520:	ldr	sl, [sp, #32]
   16524:	mov	r8, fp
   16528:	str	r3, [sp, #152]	; 0x98
   1652c:	b	16364 <ftello64@plt+0x4cf4>
   16530:	ldr	r3, [sp, #152]	; 0x98
   16534:	cmp	r3, #2
   16538:	beq	16c5c <ftello64@plt+0x55ec>
   1653c:	cmp	r3, #5
   16540:	beq	16c1c <ftello64@plt+0x55ac>
   16544:	mov	r5, #0
   16548:	sub	r2, r3, #2
   1654c:	mov	r8, r5
   16550:	clz	r2, r2
   16554:	mov	r4, #63	; 0x3f
   16558:	lsr	r2, r2, #5
   1655c:	b	16124 <ftello64@plt+0x4ab4>
   16560:	ldr	r3, [sp, #152]	; 0x98
   16564:	cmp	r3, #2
   16568:	beq	16c7c <ftello64@plt+0x560c>
   1656c:	mov	r2, #0
   16570:	str	r5, [sp, #68]	; 0x44
   16574:	mov	r8, r2
   16578:	mov	r4, #39	; 0x27
   1657c:	b	16124 <ftello64@plt+0x4ab4>
   16580:	mov	r4, #13
   16584:	mov	r3, #114	; 0x72
   16588:	b	16334 <ftello64@plt+0x4cc4>
   1658c:	ldr	r3, [sp, #152]	; 0x98
   16590:	mov	r8, #0
   16594:	sub	r2, r3, #2
   16598:	clz	r2, r2
   1659c:	lsr	r2, r2, #5
   165a0:	b	16124 <ftello64@plt+0x4ab4>
   165a4:	ldr	r3, [sp, #152]	; 0x98
   165a8:	mov	r4, #12
   165ac:	sub	r2, r3, #2
   165b0:	mov	r3, #102	; 0x66
   165b4:	clz	r2, r2
   165b8:	lsr	r2, r2, #5
   165bc:	b	16278 <ftello64@plt+0x4c08>
   165c0:	mov	r5, r6
   165c4:	b	164f8 <ftello64@plt+0x4e88>
   165c8:	ldr	r3, [sp, #152]	; 0x98
   165cc:	sub	r2, r3, #2
   165d0:	mov	r3, #116	; 0x74
   165d4:	clz	r2, r2
   165d8:	lsr	r2, r2, #5
   165dc:	b	16278 <ftello64@plt+0x4c08>
   165e0:	ldr	r8, [sp, #76]	; 0x4c
   165e4:	cmp	r8, #1
   165e8:	bne	16a98 <ftello64@plt+0x5428>
   165ec:	bl	114d8 <__ctype_b_loc@plt>
   165f0:	sxth	r3, r4
   165f4:	mov	ip, r8
   165f8:	lsl	r3, r3, #1
   165fc:	ldr	r2, [r0]
   16600:	ldrh	r3, [r2, r3]
   16604:	and	r3, r3, #16384	; 0x4000
   16608:	cmp	r3, #0
   1660c:	movne	r5, #1
   16610:	moveq	r5, #0
   16614:	moveq	r3, #1
   16618:	movne	r3, #0
   1661c:	ldr	r2, [sp, #44]	; 0x2c
   16620:	and	r3, r3, r2
   16624:	ands	r8, r3, #255	; 0xff
   16628:	bne	1692c <ftello64@plt+0x52bc>
   1662c:	ldr	r3, [sp, #152]	; 0x98
   16630:	sub	r2, r3, #2
   16634:	clz	r2, r2
   16638:	lsr	r2, r2, #5
   1663c:	b	16124 <ftello64@plt+0x4ab4>
   16640:	ldr	r3, [sp, #56]	; 0x38
   16644:	add	r3, r3, sl
   16648:	str	r3, [sp, #48]	; 0x30
   1664c:	ldr	r3, [sp, #48]	; 0x30
   16650:	mov	r6, #0
   16654:	ldrb	r4, [r3]
   16658:	cmp	r4, #126	; 0x7e
   1665c:	ldrls	pc, [pc, r4, lsl #2]
   16660:	b	165e0 <ftello64@plt+0x4f70>
   16664:	andeq	r6, r1, r4, lsl #8
   16668:	andeq	r6, r1, r0, ror #11
   1666c:	andeq	r6, r1, r0, ror #11
   16670:	andeq	r6, r1, r0, ror #11
   16674:	andeq	r6, r1, r0, ror #11
   16678:	andeq	r6, r1, r0, ror #11
   1667c:	andeq	r6, r1, r0, ror #11
   16680:	andeq	r6, r1, r8, ror #7
   16684:	andeq	r6, r1, ip, asr #7
   16688:	andeq	r6, r1, r0, ror #16
   1668c:	andeq	r6, r1, ip, lsr #6
   16690:	andeq	r6, r1, r0, lsl r3
   16694:	andeq	r6, r1, r4, lsr #11
   16698:	andeq	r6, r1, r0, lsl #11
   1669c:	andeq	r6, r1, r0, ror #11
   166a0:	andeq	r6, r1, r0, ror #11
   166a4:	andeq	r6, r1, r0, ror #11
   166a8:	andeq	r6, r1, r0, ror #11
   166ac:	andeq	r6, r1, r0, ror #11
   166b0:	andeq	r6, r1, r0, ror #11
   166b4:	andeq	r6, r1, r0, ror #11
   166b8:	andeq	r6, r1, r0, ror #11
   166bc:	andeq	r6, r1, r0, ror #11
   166c0:	andeq	r6, r1, r0, ror #11
   166c4:	andeq	r6, r1, r0, ror #11
   166c8:	andeq	r6, r1, r0, ror #11
   166cc:	andeq	r6, r1, r0, ror #11
   166d0:	andeq	r6, r1, r0, ror #11
   166d4:	andeq	r6, r1, r0, ror #11
   166d8:	andeq	r6, r1, r0, ror #11
   166dc:	andeq	r6, r1, r0, ror #11
   166e0:	andeq	r6, r1, r0, ror #11
   166e4:	strdeq	r6, [r1], -r8
   166e8:	strdeq	r6, [r1], -r4
   166ec:	strdeq	r6, [r1], -r4
   166f0:	andeq	r6, r1, r4, lsl #2
   166f4:	strdeq	r6, [r1], -r4
   166f8:	andeq	r6, r1, ip, lsl #11
   166fc:	strdeq	r6, [r1], -r4
   16700:	andeq	r6, r1, r0, ror #10
   16704:	strdeq	r6, [r1], -r4
   16708:	strdeq	r6, [r1], -r4
   1670c:	strdeq	r6, [r1], -r4
   16710:	andeq	r6, r1, ip, lsl #11
   16714:	andeq	r6, r1, ip, lsl #11
   16718:	andeq	r6, r1, ip, lsl #11
   1671c:	andeq	r6, r1, ip, lsl #11
   16720:	andeq	r6, r1, ip, lsl #11
   16724:	andeq	r6, r1, ip, lsl #11
   16728:	andeq	r6, r1, ip, lsl #11
   1672c:	andeq	r6, r1, ip, lsl #11
   16730:	andeq	r6, r1, ip, lsl #11
   16734:	andeq	r6, r1, ip, lsl #11
   16738:	andeq	r6, r1, ip, lsl #11
   1673c:	andeq	r6, r1, ip, lsl #11
   16740:	andeq	r6, r1, ip, lsl #11
   16744:	andeq	r6, r1, ip, lsl #11
   16748:	andeq	r6, r1, ip, lsl #11
   1674c:	andeq	r6, r1, ip, lsl #11
   16750:	strdeq	r6, [r1], -r4
   16754:	strdeq	r6, [r1], -r4
   16758:	strdeq	r6, [r1], -r4
   1675c:	strdeq	r6, [r1], -r4
   16760:	andeq	r6, r1, r0, lsr r5
   16764:	andeq	r6, r1, r0, ror #11
   16768:	andeq	r6, r1, ip, lsl #11
   1676c:	andeq	r6, r1, ip, lsl #11
   16770:	andeq	r6, r1, ip, lsl #11
   16774:	andeq	r6, r1, ip, lsl #11
   16778:	andeq	r6, r1, ip, lsl #11
   1677c:	andeq	r6, r1, ip, lsl #11
   16780:	andeq	r6, r1, ip, lsl #11
   16784:	andeq	r6, r1, ip, lsl #11
   16788:	andeq	r6, r1, ip, lsl #11
   1678c:	andeq	r6, r1, ip, lsl #11
   16790:	andeq	r6, r1, ip, lsl #11
   16794:	andeq	r6, r1, ip, lsl #11
   16798:	andeq	r6, r1, ip, lsl #11
   1679c:	andeq	r6, r1, ip, lsl #11
   167a0:	andeq	r6, r1, ip, lsl #11
   167a4:	andeq	r6, r1, ip, lsl #11
   167a8:	andeq	r6, r1, ip, lsl #11
   167ac:	andeq	r6, r1, ip, lsl #11
   167b0:	andeq	r6, r1, ip, lsl #11
   167b4:	andeq	r6, r1, ip, lsl #11
   167b8:	andeq	r6, r1, ip, lsl #11
   167bc:	andeq	r6, r1, ip, lsl #11
   167c0:	andeq	r6, r1, ip, lsl #11
   167c4:	andeq	r6, r1, ip, lsl #11
   167c8:	andeq	r6, r1, ip, lsl #11
   167cc:	andeq	r6, r1, ip, lsl #11
   167d0:	strdeq	r6, [r1], -r4
   167d4:	andeq	r6, r1, r0, asr r2
   167d8:	andeq	r6, r1, ip, lsl #11
   167dc:	strdeq	r6, [r1], -r4
   167e0:	andeq	r6, r1, ip, lsl #11
   167e4:	strdeq	r6, [r1], -r4
   167e8:	andeq	r6, r1, ip, lsl #11
   167ec:	andeq	r6, r1, ip, lsl #11
   167f0:	andeq	r6, r1, ip, lsl #11
   167f4:	andeq	r6, r1, ip, lsl #11
   167f8:	andeq	r6, r1, ip, lsl #11
   167fc:	andeq	r6, r1, ip, lsl #11
   16800:	andeq	r6, r1, ip, lsl #11
   16804:	andeq	r6, r1, ip, lsl #11
   16808:	andeq	r6, r1, ip, lsl #11
   1680c:	andeq	r6, r1, ip, lsl #11
   16810:	andeq	r6, r1, ip, lsl #11
   16814:	andeq	r6, r1, ip, lsl #11
   16818:	andeq	r6, r1, ip, lsl #11
   1681c:	andeq	r6, r1, ip, lsl #11
   16820:	andeq	r6, r1, ip, lsl #11
   16824:	andeq	r6, r1, ip, lsl #11
   16828:	andeq	r6, r1, ip, lsl #11
   1682c:	andeq	r6, r1, ip, lsl #11
   16830:	andeq	r6, r1, ip, lsl #11
   16834:	andeq	r6, r1, ip, lsl #11
   16838:	andeq	r6, r1, ip, lsl #11
   1683c:	andeq	r6, r1, ip, lsl #11
   16840:	andeq	r6, r1, ip, lsl #11
   16844:	andeq	r6, r1, ip, lsl #11
   16848:	andeq	r6, r1, ip, lsl #11
   1684c:	andeq	r6, r1, ip, lsl #11
   16850:	andeq	r6, r1, r4, ror #1
   16854:	strdeq	r6, [r1], -r4
   16858:	andeq	r6, r1, r4, ror #1
   1685c:	andeq	r6, r1, r4, lsl #2
   16860:	mov	r3, #116	; 0x74
   16864:	b	16334 <ftello64@plt+0x4cc4>
   16868:	ldr	r3, [sp, #160]	; 0xa0
   1686c:	cmp	r3, #0
   16870:	beq	16140 <ftello64@plt+0x4ad0>
   16874:	lsr	r3, r4, #5
   16878:	ldr	r0, [sp, #160]	; 0xa0
   1687c:	uxtb	r3, r3
   16880:	and	r1, r4, #31
   16884:	ldr	r0, [r0, r3, lsl #2]
   16888:	lsr	r3, r0, r1
   1688c:	tst	r3, #1
   16890:	beq	16140 <ftello64@plt+0x4ad0>
   16894:	ldr	r3, [sp, #28]
   16898:	cmp	r3, #0
   1689c:	beq	162a0 <ftello64@plt+0x4c30>
   168a0:	ldr	sl, [sp, #32]
   168a4:	mov	r8, fp
   168a8:	b	16364 <ftello64@plt+0x4cf4>
   168ac:	ldr	r3, [sp, #28]
   168b0:	cmp	r3, #0
   168b4:	bne	16e08 <ftello64@plt+0x5798>
   168b8:	add	sl, sl, #1
   168bc:	ldr	r6, [sp, #40]	; 0x28
   168c0:	mov	r5, #0
   168c4:	mov	r4, #92	; 0x5c
   168c8:	b	1615c <ftello64@plt+0x4aec>
   168cc:	cmp	r9, r8
   168d0:	bne	16b40 <ftello64@plt+0x54d0>
   168d4:	ldr	r0, [sp, #100]	; 0x64
   168d8:	bl	113f4 <iswprint@plt>
   168dc:	add	r5, r5, r4
   168e0:	cmp	r0, #0
   168e4:	add	r0, sp, #104	; 0x68
   168e8:	moveq	r6, #0
   168ec:	bl	11370 <mbsinit@plt>
   168f0:	cmp	r0, #0
   168f4:	beq	16ad4 <ftello64@plt+0x5464>
   168f8:	mov	r2, r6
   168fc:	mov	ip, r5
   16900:	eor	r5, r2, #1
   16904:	ldr	r4, [sp, #80]	; 0x50
   16908:	ldr	r6, [sp, #84]	; 0x54
   1690c:	ldr	r7, [sp, #88]	; 0x58
   16910:	uxtb	r5, r5
   16914:	cmp	ip, #1
   16918:	bls	16e18 <ftello64@plt+0x57a8>
   1691c:	ldr	r3, [sp, #44]	; 0x2c
   16920:	and	r8, r3, r5
   16924:	mov	r5, r2
   16928:	uxtb	r8, r8
   1692c:	add	r2, sl, ip
   16930:	ldr	r0, [sp, #48]	; 0x30
   16934:	mov	r1, #0
   16938:	str	r5, [sp, #48]	; 0x30
   1693c:	ldr	r9, [sp, #28]
   16940:	ldr	ip, [sp, #40]	; 0x28
   16944:	ldr	r3, [sp, #32]
   16948:	ldr	r5, [sp, #152]	; 0x98
   1694c:	b	16a08 <ftello64@plt+0x5398>
   16950:	cmp	r9, #0
   16954:	bne	16d2c <ftello64@plt+0x56bc>
   16958:	eor	r1, ip, #1
   1695c:	cmp	r5, #2
   16960:	movne	r1, #0
   16964:	andeq	r1, r1, #1
   16968:	cmp	r1, #0
   1696c:	beq	169a4 <ftello64@plt+0x5334>
   16970:	cmp	fp, r7
   16974:	movhi	ip, #39	; 0x27
   16978:	strbhi	ip, [r3, r7]
   1697c:	add	ip, r7, #1
   16980:	cmp	fp, ip
   16984:	movhi	lr, #36	; 0x24
   16988:	strbhi	lr, [r3, ip]
   1698c:	add	ip, r7, #2
   16990:	cmp	fp, ip
   16994:	movhi	lr, #39	; 0x27
   16998:	strbhi	lr, [r3, ip]
   1699c:	add	r7, r7, #3
   169a0:	mov	ip, r1
   169a4:	cmp	fp, r7
   169a8:	movhi	r1, #92	; 0x5c
   169ac:	strbhi	r1, [r3, r7]
   169b0:	add	r1, r7, #1
   169b4:	cmp	fp, r1
   169b8:	lsrhi	lr, r4, #6
   169bc:	addhi	lr, lr, #48	; 0x30
   169c0:	strbhi	lr, [r3, r1]
   169c4:	add	lr, r7, #2
   169c8:	cmp	fp, lr
   169cc:	lsrhi	r1, r4, #3
   169d0:	andhi	r1, r1, #7
   169d4:	addhi	r1, r1, #48	; 0x30
   169d8:	add	sl, sl, #1
   169dc:	strbhi	r1, [r3, lr]
   169e0:	and	r4, r4, #7
   169e4:	cmp	r2, sl
   169e8:	add	r4, r4, #48	; 0x30
   169ec:	add	r7, r7, #3
   169f0:	bls	16d50 <ftello64@plt+0x56e0>
   169f4:	mov	r1, r8
   169f8:	cmp	fp, r7
   169fc:	strbhi	r4, [r3, r7]
   16a00:	ldrb	r4, [r0, #1]!
   16a04:	add	r7, r7, #1
   16a08:	cmp	r8, #0
   16a0c:	bne	16950 <ftello64@plt+0x52e0>
   16a10:	cmp	r6, #0
   16a14:	bne	16a64 <ftello64@plt+0x53f4>
   16a18:	eor	r6, r1, #1
   16a1c:	and	r6, r6, ip
   16a20:	add	sl, sl, #1
   16a24:	cmp	r2, sl
   16a28:	uxtb	r6, r6
   16a2c:	bls	16a8c <ftello64@plt+0x541c>
   16a30:	cmp	r6, #0
   16a34:	beq	169f8 <ftello64@plt+0x5388>
   16a38:	cmp	fp, r7
   16a3c:	movhi	ip, #39	; 0x27
   16a40:	strbhi	ip, [r3, r7]
   16a44:	add	ip, r7, #1
   16a48:	cmp	fp, ip
   16a4c:	movhi	lr, #39	; 0x27
   16a50:	strbhi	lr, [r3, ip]
   16a54:	add	r7, r7, #2
   16a58:	mov	r6, r8
   16a5c:	mov	ip, r8
   16a60:	b	169f8 <ftello64@plt+0x5388>
   16a64:	cmp	fp, r7
   16a68:	eor	r6, r1, #1
   16a6c:	movhi	lr, #92	; 0x5c
   16a70:	and	r6, r6, ip
   16a74:	add	sl, sl, #1
   16a78:	strbhi	lr, [r3, r7]
   16a7c:	cmp	r2, sl
   16a80:	add	r7, r7, #1
   16a84:	uxtb	r6, r6
   16a88:	bhi	16a30 <ftello64@plt+0x53c0>
   16a8c:	str	ip, [sp, #40]	; 0x28
   16a90:	ldr	r5, [sp, #48]	; 0x30
   16a94:	b	1615c <ftello64@plt+0x4aec>
   16a98:	ldr	r3, [sp, #24]
   16a9c:	cmn	r3, #1
   16aa0:	mov	r3, #0
   16aa4:	str	r3, [sp, #104]	; 0x68
   16aa8:	str	r3, [sp, #108]	; 0x6c
   16aac:	beq	16dcc <ftello64@plt+0x575c>
   16ab0:	mov	r2, r5
   16ab4:	mov	r3, #0
   16ab8:	str	r7, [sp, #88]	; 0x58
   16abc:	ldr	r7, [sp, #152]	; 0x98
   16ac0:	str	r5, [sp, #92]	; 0x5c
   16ac4:	str	r6, [sp, #84]	; 0x54
   16ac8:	mov	r5, r3
   16acc:	mov	r6, r2
   16ad0:	str	r4, [sp, #80]	; 0x50
   16ad4:	ldr	r3, [sp, #56]	; 0x38
   16ad8:	add	r9, sl, r5
   16adc:	add	r8, r3, r9
   16ae0:	ldr	r3, [sp, #24]
   16ae4:	mov	r1, r8
   16ae8:	sub	r2, r3, r9
   16aec:	add	r0, sp, #100	; 0x64
   16af0:	add	r3, sp, #104	; 0x68
   16af4:	bl	26c24 <ftello64@plt+0x155b4>
   16af8:	subs	r4, r0, #0
   16afc:	beq	16ea4 <ftello64@plt+0x5834>
   16b00:	cmn	r4, #1
   16b04:	beq	16e84 <ftello64@plt+0x5814>
   16b08:	cmn	r4, #2
   16b0c:	beq	16e24 <ftello64@plt+0x57b4>
   16b10:	ldr	r2, [sp, #28]
   16b14:	cmp	r7, #2
   16b18:	movne	r2, #0
   16b1c:	andeq	r2, r2, #1
   16b20:	cmp	r2, #0
   16b24:	beq	168d4 <ftello64@plt+0x5264>
   16b28:	cmp	r4, #1
   16b2c:	beq	168d4 <ftello64@plt+0x5264>
   16b30:	sub	r3, r4, #1
   16b34:	add	r9, r3, r9
   16b38:	ldr	r3, [sp, #56]	; 0x38
   16b3c:	add	r9, r3, r9
   16b40:	ldrb	r3, [r8, #1]!
   16b44:	sub	r3, r3, #91	; 0x5b
   16b48:	cmp	r3, #33	; 0x21
   16b4c:	ldrls	pc, [pc, r3, lsl #2]
   16b50:	b	168cc <ftello64@plt+0x525c>
   16b54:	ldrdeq	r6, [r1], -ip
   16b58:	ldrdeq	r6, [r1], -ip
   16b5c:	andeq	r6, r1, ip, asr #17
   16b60:	ldrdeq	r6, [r1], -ip
   16b64:	andeq	r6, r1, ip, asr #17
   16b68:	ldrdeq	r6, [r1], -ip
   16b6c:	andeq	r6, r1, ip, asr #17
   16b70:	andeq	r6, r1, ip, asr #17
   16b74:	andeq	r6, r1, ip, asr #17
   16b78:	andeq	r6, r1, ip, asr #17
   16b7c:	andeq	r6, r1, ip, asr #17
   16b80:	andeq	r6, r1, ip, asr #17
   16b84:	andeq	r6, r1, ip, asr #17
   16b88:	andeq	r6, r1, ip, asr #17
   16b8c:	andeq	r6, r1, ip, asr #17
   16b90:	andeq	r6, r1, ip, asr #17
   16b94:	andeq	r6, r1, ip, asr #17
   16b98:	andeq	r6, r1, ip, asr #17
   16b9c:	andeq	r6, r1, ip, asr #17
   16ba0:	andeq	r6, r1, ip, asr #17
   16ba4:	andeq	r6, r1, ip, asr #17
   16ba8:	andeq	r6, r1, ip, asr #17
   16bac:	andeq	r6, r1, ip, asr #17
   16bb0:	andeq	r6, r1, ip, asr #17
   16bb4:	andeq	r6, r1, ip, asr #17
   16bb8:	andeq	r6, r1, ip, asr #17
   16bbc:	andeq	r6, r1, ip, asr #17
   16bc0:	andeq	r6, r1, ip, asr #17
   16bc4:	andeq	r6, r1, ip, asr #17
   16bc8:	andeq	r6, r1, ip, asr #17
   16bcc:	andeq	r6, r1, ip, asr #17
   16bd0:	andeq	r6, r1, ip, asr #17
   16bd4:	andeq	r6, r1, ip, asr #17
   16bd8:	ldrdeq	r6, [r1], -ip
   16bdc:	mov	r3, #2
   16be0:	ldr	sl, [sp, #32]
   16be4:	mov	r8, fp
   16be8:	str	r3, [sp, #152]	; 0x98
   16bec:	b	16364 <ftello64@plt+0x4cf4>
   16bf0:	ldr	r3, [sp, #156]	; 0x9c
   16bf4:	tst	r3, #1
   16bf8:	bne	16d24 <ftello64@plt+0x56b4>
   16bfc:	ldr	r3, [sp, #152]	; 0x98
   16c00:	ldr	r4, [sp, #44]	; 0x2c
   16c04:	sub	r2, r3, #2
   16c08:	mov	r5, #0
   16c0c:	clz	r2, r2
   16c10:	mov	r8, r4
   16c14:	lsr	r2, r2, #5
   16c18:	b	16124 <ftello64@plt+0x4ab4>
   16c1c:	ldr	r3, [sp, #156]	; 0x9c
   16c20:	ands	r9, r3, #4
   16c24:	beq	16d5c <ftello64@plt+0x56ec>
   16c28:	ldr	r2, [sp, #24]
   16c2c:	add	r3, sl, #2
   16c30:	cmp	r3, r2
   16c34:	bcs	16c48 <ftello64@plt+0x55d8>
   16c38:	ldr	r2, [sp, #48]	; 0x30
   16c3c:	ldrb	r4, [r2, #1]
   16c40:	cmp	r4, #63	; 0x3f
   16c44:	beq	16ee4 <ftello64@plt+0x5874>
   16c48:	mov	r2, #0
   16c4c:	mov	r8, r2
   16c50:	mov	r5, r2
   16c54:	mov	r4, #63	; 0x3f
   16c58:	b	16124 <ftello64@plt+0x4ab4>
   16c5c:	ldr	r3, [sp, #28]
   16c60:	cmp	r3, #0
   16c64:	bne	16f88 <ftello64@plt+0x5918>
   16c68:	mov	r2, r5
   16c6c:	mov	r8, r3
   16c70:	mov	r5, #0
   16c74:	mov	r4, #63	; 0x3f
   16c78:	b	16124 <ftello64@plt+0x4ab4>
   16c7c:	ldr	r3, [sp, #28]
   16c80:	cmp	r3, #0
   16c84:	bne	16f88 <ftello64@plt+0x5918>
   16c88:	ldr	r2, [sp, #72]	; 0x48
   16c8c:	adds	r3, fp, #0
   16c90:	movne	r3, #1
   16c94:	cmp	r2, #0
   16c98:	movne	r3, #0
   16c9c:	cmp	r3, #0
   16ca0:	strne	fp, [sp, #72]	; 0x48
   16ca4:	movne	fp, #0
   16ca8:	bne	16ce4 <ftello64@plt+0x5674>
   16cac:	cmp	fp, r7
   16cb0:	movhi	r2, #39	; 0x27
   16cb4:	ldrhi	r3, [sp, #32]
   16cb8:	strbhi	r2, [r3, r7]
   16cbc:	add	r3, r7, #1
   16cc0:	cmp	fp, r3
   16cc4:	movhi	r1, #92	; 0x5c
   16cc8:	ldrhi	r2, [sp, #32]
   16ccc:	strbhi	r1, [r2, r3]
   16cd0:	add	r3, r7, #2
   16cd4:	cmp	fp, r3
   16cd8:	movhi	r1, #39	; 0x27
   16cdc:	ldrhi	r2, [sp, #32]
   16ce0:	strbhi	r1, [r2, r3]
   16ce4:	ldr	r3, [sp, #28]
   16ce8:	add	r7, r7, #3
   16cec:	mov	r2, r5
   16cf0:	mov	r8, r3
   16cf4:	str	r5, [sp, #68]	; 0x44
   16cf8:	str	r3, [sp, #40]	; 0x28
   16cfc:	mov	r4, #39	; 0x27
   16d00:	b	16124 <ftello64@plt+0x4ab4>
   16d04:	ldr	r3, [sp, #56]	; 0x38
   16d08:	ldrb	r3, [r3, #1]
   16d0c:	adds	r3, r3, #0
   16d10:	movne	r3, #1
   16d14:	b	160fc <ftello64@plt+0x4a8c>
   16d18:	ldr	r5, [sp, #28]
   16d1c:	mov	r4, #48	; 0x30
   16d20:	b	16124 <ftello64@plt+0x4ab4>
   16d24:	add	sl, sl, #1
   16d28:	b	15c54 <ftello64@plt+0x45e4>
   16d2c:	mov	sl, r3
   16d30:	ldr	r3, [sp, #28]
   16d34:	mov	r8, fp
   16d38:	str	r3, [sp, #44]	; 0x2c
   16d3c:	ldr	r3, [sp, #152]	; 0x98
   16d40:	sub	r2, r3, #2
   16d44:	clz	r2, r2
   16d48:	lsr	r2, r2, #5
   16d4c:	b	16364 <ftello64@plt+0x4cf4>
   16d50:	str	ip, [sp, #40]	; 0x28
   16d54:	ldr	r5, [sp, #48]	; 0x30
   16d58:	b	16194 <ftello64@plt+0x4b24>
   16d5c:	mov	r2, r9
   16d60:	mov	r8, r9
   16d64:	mov	r5, #0
   16d68:	mov	r4, #63	; 0x3f
   16d6c:	b	16124 <ftello64@plt+0x4ab4>
   16d70:	cmp	fp, #0
   16d74:	beq	16dec <ftello64@plt+0x577c>
   16d78:	ldr	r1, [sp, #32]
   16d7c:	mov	r3, #34	; 0x22
   16d80:	mov	r2, #1
   16d84:	strb	r3, [r1]
   16d88:	ldr	r3, [pc, #332]	; 16edc <ftello64@plt+0x586c>
   16d8c:	str	r2, [sp, #52]	; 0x34
   16d90:	mov	r7, r2
   16d94:	str	r2, [sp, #44]	; 0x2c
   16d98:	str	r3, [sp, #64]	; 0x40
   16d9c:	b	15c44 <ftello64@plt+0x45d4>
   16da0:	ldr	r3, [pc, #300]	; 16ed4 <ftello64@plt+0x5864>
   16da4:	str	r3, [sp, #64]	; 0x40
   16da8:	mov	r3, #0
   16dac:	str	r3, [sp, #28]
   16db0:	mov	r3, #1
   16db4:	str	r3, [sp, #52]	; 0x34
   16db8:	mov	r7, r3
   16dbc:	mov	r3, #2
   16dc0:	str	r3, [sp, #152]	; 0x98
   16dc4:	b	15c44 <ftello64@plt+0x45d4>
   16dc8:	bl	1164c <abort@plt>
   16dcc:	ldr	r0, [sp, #56]	; 0x38
   16dd0:	bl	114fc <strlen@plt>
   16dd4:	str	r0, [sp, #24]
   16dd8:	b	16ab0 <ftello64@plt+0x5440>
   16ddc:	mov	r5, r8
   16de0:	mov	r4, #48	; 0x30
   16de4:	ldr	r8, [sp, #44]	; 0x2c
   16de8:	b	16124 <ftello64@plt+0x4ab4>
   16dec:	mov	r3, #1
   16df0:	str	r3, [sp, #52]	; 0x34
   16df4:	mov	r7, r3
   16df8:	str	r3, [sp, #44]	; 0x2c
   16dfc:	ldr	r3, [pc, #216]	; 16edc <ftello64@plt+0x586c>
   16e00:	str	r3, [sp, #64]	; 0x40
   16e04:	b	15c44 <ftello64@plt+0x45d4>
   16e08:	ldr	sl, [sp, #32]
   16e0c:	mov	r8, fp
   16e10:	mov	r2, r3
   16e14:	b	16364 <ftello64@plt+0x4cf4>
   16e18:	mov	r3, r5
   16e1c:	mov	r5, r2
   16e20:	b	1661c <ftello64@plt+0x4fac>
   16e24:	ldr	r1, [sp, #24]
   16e28:	mov	r2, r5
   16e2c:	cmp	r1, r9
   16e30:	mov	ip, r5
   16e34:	ldr	r4, [sp, #80]	; 0x50
   16e38:	ldr	r5, [sp, #92]	; 0x5c
   16e3c:	ldr	r6, [sp, #84]	; 0x54
   16e40:	ldr	r7, [sp, #88]	; 0x58
   16e44:	bls	16e78 <ftello64@plt+0x5808>
   16e48:	ldrb	r3, [r8]
   16e4c:	cmp	r3, #0
   16e50:	bne	16e64 <ftello64@plt+0x57f4>
   16e54:	b	16e7c <ftello64@plt+0x580c>
   16e58:	ldrb	r3, [r8, #1]!
   16e5c:	cmp	r3, #0
   16e60:	beq	16f7c <ftello64@plt+0x590c>
   16e64:	add	r2, r2, #1
   16e68:	add	r3, sl, r2
   16e6c:	cmp	r1, r3
   16e70:	bhi	16e58 <ftello64@plt+0x57e8>
   16e74:	mov	ip, r2
   16e78:	mov	r3, #0
   16e7c:	mov	r2, r3
   16e80:	b	16914 <ftello64@plt+0x52a4>
   16e84:	mov	r3, #0
   16e88:	mov	ip, r5
   16e8c:	ldr	r4, [sp, #80]	; 0x50
   16e90:	ldr	r5, [sp, #92]	; 0x5c
   16e94:	ldr	r6, [sp, #84]	; 0x54
   16e98:	ldr	r7, [sp, #88]	; 0x58
   16e9c:	mov	r2, r3
   16ea0:	b	16914 <ftello64@plt+0x52a4>
   16ea4:	mov	r3, r6
   16ea8:	mov	ip, r5
   16eac:	eor	r5, r3, #1
   16eb0:	mov	r2, r6
   16eb4:	ldr	r4, [sp, #80]	; 0x50
   16eb8:	ldr	r6, [sp, #84]	; 0x54
   16ebc:	ldr	r7, [sp, #88]	; 0x58
   16ec0:	uxtb	r5, r5
   16ec4:	b	16914 <ftello64@plt+0x52a4>
   16ec8:	ldr	sl, [sp, #32]
   16ecc:	mov	r8, fp
   16ed0:	b	16d38 <ftello64@plt+0x56c8>
   16ed4:	andeq	r9, r2, r4, lsr #30
   16ed8:	andeq	r9, r2, r8, lsr #30
   16edc:	strdeq	r9, [r2], -r4
   16ee0:	stmdacc	r0, {r0, r6, r7, r8, ip, lr}
   16ee4:	ldr	r2, [sp, #56]	; 0x38
   16ee8:	ldrb	r1, [r2, r3]
   16eec:	sub	r2, r1, #33	; 0x21
   16ef0:	uxtb	r2, r2
   16ef4:	cmp	r2, #29
   16ef8:	bhi	16f98 <ftello64@plt+0x5928>
   16efc:	ldr	r0, [pc, #-36]	; 16ee0 <ftello64@plt+0x5870>
   16f00:	mov	ip, #1
   16f04:	ands	r2, r0, ip, lsl r2
   16f08:	beq	16fa8 <ftello64@plt+0x5938>
   16f0c:	ldr	r2, [sp, #28]
   16f10:	cmp	r2, #0
   16f14:	bne	170a8 <ftello64@plt+0x5a38>
   16f18:	cmp	fp, r7
   16f1c:	ldr	r8, [sp, #28]
   16f20:	ldrhi	r2, [sp, #32]
   16f24:	mov	sl, r3
   16f28:	mov	r5, r8
   16f2c:	strbhi	r4, [r2, r7]
   16f30:	add	r2, r7, #1
   16f34:	cmp	fp, r2
   16f38:	movhi	r0, #34	; 0x22
   16f3c:	ldrhi	ip, [sp, #32]
   16f40:	mov	r4, r1
   16f44:	strbhi	r0, [ip, r2]
   16f48:	add	r2, r7, #2
   16f4c:	cmp	fp, r2
   16f50:	movhi	r0, #34	; 0x22
   16f54:	ldrhi	ip, [sp, #32]
   16f58:	strbhi	r0, [ip, r2]
   16f5c:	add	r2, r7, #3
   16f60:	cmp	fp, r2
   16f64:	movhi	r0, #63	; 0x3f
   16f68:	ldrhi	ip, [sp, #32]
   16f6c:	add	r7, r7, #4
   16f70:	strbhi	r0, [ip, r2]
   16f74:	mov	r2, r8
   16f78:	b	16124 <ftello64@plt+0x4ab4>
   16f7c:	mov	ip, r2
   16f80:	mov	r2, r3
   16f84:	b	16914 <ftello64@plt+0x52a4>
   16f88:	ldr	sl, [sp, #32]
   16f8c:	mov	r8, fp
   16f90:	ldr	r2, [sp, #28]
   16f94:	b	16364 <ftello64@plt+0x4cf4>
   16f98:	mov	r2, #0
   16f9c:	mov	r8, r2
   16fa0:	mov	r5, r2
   16fa4:	b	16124 <ftello64@plt+0x4ab4>
   16fa8:	mov	r8, r2
   16fac:	mov	r5, #0
   16fb0:	b	16124 <ftello64@plt+0x4ab4>
   16fb4:	ldr	r1, [sp, #152]	; 0x98
   16fb8:	bl	15a80 <ftello64@plt+0x4410>
   16fbc:	str	r0, [sp, #168]	; 0xa8
   16fc0:	b	15fe0 <ftello64@plt+0x4970>
   16fc4:	ldr	r1, [sp, #152]	; 0x98
   16fc8:	bl	15a80 <ftello64@plt+0x4410>
   16fcc:	str	r0, [sp, #164]	; 0xa4
   16fd0:	b	15fc0 <ftello64@plt+0x4950>
   16fd4:	ldr	r7, [sp, #28]
   16fd8:	b	16020 <ftello64@plt+0x49b0>
   16fdc:	ldr	sl, [sp, #32]
   16fe0:	ldr	r2, [sp, #68]	; 0x44
   16fe4:	mov	r8, fp
   16fe8:	mov	fp, r7
   16fec:	ldr	r3, [sp, #64]	; 0x40
   16ff0:	cmp	r3, #0
   16ff4:	moveq	r2, #0
   16ff8:	andne	r2, r2, #1
   16ffc:	cmp	r2, #0
   17000:	beq	1702c <ftello64@plt+0x59bc>
   17004:	mov	r2, r3
   17008:	ldrb	r3, [r3]
   1700c:	cmp	r3, #0
   17010:	beq	1702c <ftello64@plt+0x59bc>
   17014:	cmp	r8, fp
   17018:	strbhi	r3, [sl, fp]
   1701c:	ldrb	r3, [r2, #1]!
   17020:	add	fp, fp, #1
   17024:	cmp	r3, #0
   17028:	bne	17014 <ftello64@plt+0x59a4>
   1702c:	cmp	r8, fp
   17030:	movhi	r3, #0
   17034:	strbhi	r3, [sl, fp]
   17038:	b	163c0 <ftello64@plt+0x4d50>
   1703c:	ldr	r3, [sp, #168]	; 0xa8
   17040:	ldr	sl, [sp, #32]
   17044:	str	r3, [sp, #16]
   17048:	ldr	r3, [sp, #164]	; 0xa4
   1704c:	mov	ip, #5
   17050:	str	r3, [sp, #12]
   17054:	ldr	r3, [sp, #160]	; 0xa0
   17058:	ldr	r2, [sp, #56]	; 0x38
   1705c:	str	r3, [sp, #8]
   17060:	ldr	r3, [sp, #156]	; 0x9c
   17064:	ldr	r1, [sp, #72]	; 0x48
   17068:	str	r3, [sp, #4]
   1706c:	mov	r0, sl
   17070:	ldr	r3, [sp, #24]
   17074:	str	ip, [sp]
   17078:	bl	15ba0 <ftello64@plt+0x4530>
   1707c:	mov	fp, r0
   17080:	b	163c0 <ftello64@plt+0x4d50>
   17084:	mov	r8, fp
   17088:	ldr	sl, [sp, #32]
   1708c:	mov	fp, r7
   17090:	mov	r2, r3
   17094:	b	16fec <ftello64@plt+0x597c>
   17098:	mov	r8, fp
   1709c:	ldr	sl, [sp, #32]
   170a0:	mov	fp, r7
   170a4:	b	16fec <ftello64@plt+0x597c>
   170a8:	ldr	sl, [sp, #32]
   170ac:	mov	r8, fp
   170b0:	b	1637c <ftello64@plt+0x4d0c>
   170b4:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   170b8:	sub	sp, sp, #52	; 0x34
   170bc:	mov	r4, r0
   170c0:	mov	r5, r3
   170c4:	mov	sl, r1
   170c8:	mov	fp, r2
   170cc:	bl	11514 <__errno_location@plt>
   170d0:	ldr	r7, [pc, #412]	; 17274 <ftello64@plt+0x5c04>
   170d4:	cmn	r4, #-2147483647	; 0x80000001
   170d8:	ldr	r6, [r7]
   170dc:	mov	r8, r0
   170e0:	movne	r0, #0
   170e4:	moveq	r0, #1
   170e8:	ldr	r3, [r8]
   170ec:	orrs	r0, r0, r4, lsr #31
   170f0:	str	r3, [sp, #24]
   170f4:	bne	17270 <ftello64@plt+0x5c00>
   170f8:	ldr	r2, [r7, #4]
   170fc:	cmp	r4, r2
   17100:	blt	17160 <ftello64@plt+0x5af0>
   17104:	add	r9, r7, #8
   17108:	cmp	r6, r9
   1710c:	str	r2, [sp, #44]	; 0x2c
   17110:	beq	17240 <ftello64@plt+0x5bd0>
   17114:	mov	r3, #8
   17118:	sub	r2, r4, r2
   1711c:	mov	r0, r6
   17120:	str	r3, [sp]
   17124:	add	r2, r2, #1
   17128:	mvn	r3, #-2147483648	; 0x80000000
   1712c:	add	r1, sp, #44	; 0x2c
   17130:	bl	25c80 <ftello64@plt+0x14610>
   17134:	mov	r6, r0
   17138:	str	r0, [r7]
   1713c:	ldr	r0, [r7, #4]
   17140:	ldr	r2, [sp, #44]	; 0x2c
   17144:	mov	r1, #0
   17148:	sub	r2, r2, r0
   1714c:	add	r0, r6, r0, lsl #3
   17150:	lsl	r2, r2, #3
   17154:	bl	11550 <memset@plt>
   17158:	ldr	r3, [sp, #44]	; 0x2c
   1715c:	str	r3, [r7, #4]
   17160:	add	r3, r6, r4, lsl #3
   17164:	ldr	r1, [r5, #4]
   17168:	ldr	r7, [r3, #4]
   1716c:	ldr	r9, [r6, r4, lsl #3]
   17170:	ldr	r2, [r5, #40]	; 0x28
   17174:	ldr	ip, [r5, #44]	; 0x2c
   17178:	add	r0, r5, #8
   1717c:	str	r3, [sp, #28]
   17180:	ldr	r3, [r5]
   17184:	orr	r1, r1, #1
   17188:	mov	lr, r0
   1718c:	str	r1, [sp, #32]
   17190:	str	r0, [sp, #36]	; 0x24
   17194:	str	r1, [sp, #4]
   17198:	str	r2, [sp, #12]
   1719c:	str	r3, [sp]
   171a0:	mov	r0, r7
   171a4:	mov	r1, r9
   171a8:	str	ip, [sp, #16]
   171ac:	str	lr, [sp, #8]
   171b0:	mov	r3, fp
   171b4:	mov	r2, sl
   171b8:	bl	15ba0 <ftello64@plt+0x4530>
   171bc:	cmp	r9, r0
   171c0:	bhi	1722c <ftello64@plt+0x5bbc>
   171c4:	ldr	r3, [pc, #172]	; 17278 <ftello64@plt+0x5c08>
   171c8:	add	r9, r0, #1
   171cc:	cmp	r7, r3
   171d0:	str	r9, [r6, r4, lsl #3]
   171d4:	beq	171e0 <ftello64@plt+0x5b70>
   171d8:	mov	r0, r7
   171dc:	bl	14c70 <ftello64@plt+0x3600>
   171e0:	mov	r0, r9
   171e4:	bl	25b1c <ftello64@plt+0x144ac>
   171e8:	ldr	lr, [sp, #28]
   171ec:	ldr	ip, [r5, #44]	; 0x2c
   171f0:	ldr	r4, [r5, #40]	; 0x28
   171f4:	mov	r3, fp
   171f8:	mov	r2, sl
   171fc:	mov	r1, r9
   17200:	str	r0, [lr, #4]
   17204:	ldr	lr, [r5]
   17208:	ldr	r5, [sp, #36]	; 0x24
   1720c:	str	ip, [sp, #16]
   17210:	str	r5, [sp, #8]
   17214:	ldr	r5, [sp, #32]
   17218:	str	r4, [sp, #12]
   1721c:	str	r5, [sp, #4]
   17220:	str	lr, [sp]
   17224:	mov	r7, r0
   17228:	bl	15ba0 <ftello64@plt+0x4530>
   1722c:	ldr	r3, [sp, #24]
   17230:	mov	r0, r7
   17234:	str	r3, [r8]
   17238:	add	sp, sp, #52	; 0x34
   1723c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   17240:	mov	r3, #8
   17244:	sub	r2, r4, r2
   17248:	str	r3, [sp]
   1724c:	add	r1, sp, #44	; 0x2c
   17250:	add	r2, r2, #1
   17254:	mvn	r3, #-2147483648	; 0x80000000
   17258:	bl	25c80 <ftello64@plt+0x14610>
   1725c:	mov	r6, r0
   17260:	ldm	r9, {r0, r1}
   17264:	str	r6, [r7]
   17268:	stm	r6, {r0, r1}
   1726c:	b	1713c <ftello64@plt+0x5acc>
   17270:	bl	1164c <abort@plt>
   17274:	muleq	r3, r0, r1
   17278:	andeq	fp, r3, ip, lsl #16
   1727c:	push	{r4, r5, r6, lr}
   17280:	mov	r5, r0
   17284:	bl	11514 <__errno_location@plt>
   17288:	cmp	r5, #0
   1728c:	mov	r1, #48	; 0x30
   17290:	mov	r4, r0
   17294:	ldr	r0, [pc, #16]	; 172ac <ftello64@plt+0x5c3c>
   17298:	ldr	r6, [r4]
   1729c:	movne	r0, r5
   172a0:	bl	25f7c <ftello64@plt+0x1490c>
   172a4:	str	r6, [r4]
   172a8:	pop	{r4, r5, r6, pc}
   172ac:	andeq	fp, r3, ip, lsl #18
   172b0:	ldr	r3, [pc, #12]	; 172c4 <ftello64@plt+0x5c54>
   172b4:	cmp	r0, #0
   172b8:	moveq	r0, r3
   172bc:	ldr	r0, [r0]
   172c0:	bx	lr
   172c4:	andeq	fp, r3, ip, lsl #18
   172c8:	ldr	r3, [pc, #12]	; 172dc <ftello64@plt+0x5c6c>
   172cc:	cmp	r0, #0
   172d0:	moveq	r0, r3
   172d4:	str	r1, [r0]
   172d8:	bx	lr
   172dc:	andeq	fp, r3, ip, lsl #18
   172e0:	ldr	r3, [pc, #52]	; 1731c <ftello64@plt+0x5cac>
   172e4:	cmp	r0, #0
   172e8:	moveq	r0, r3
   172ec:	add	r3, r0, #8
   172f0:	push	{lr}		; (str lr, [sp, #-4]!)
   172f4:	lsr	lr, r1, #5
   172f8:	and	r1, r1, #31
   172fc:	ldr	ip, [r3, lr, lsl #2]
   17300:	lsr	r0, ip, r1
   17304:	eor	r2, r2, r0
   17308:	and	r2, r2, #1
   1730c:	and	r0, r0, #1
   17310:	eor	r1, ip, r2, lsl r1
   17314:	str	r1, [r3, lr, lsl #2]
   17318:	pop	{pc}		; (ldr pc, [sp], #4)
   1731c:	andeq	fp, r3, ip, lsl #18
   17320:	ldr	r3, [pc, #16]	; 17338 <ftello64@plt+0x5cc8>
   17324:	cmp	r0, #0
   17328:	movne	r3, r0
   1732c:	ldr	r0, [r3, #4]
   17330:	str	r1, [r3, #4]
   17334:	bx	lr
   17338:	andeq	fp, r3, ip, lsl #18
   1733c:	ldr	r3, [pc, #44]	; 17370 <ftello64@plt+0x5d00>
   17340:	cmp	r0, #0
   17344:	moveq	r0, r3
   17348:	mov	ip, #10
   1734c:	cmp	r2, #0
   17350:	cmpne	r1, #0
   17354:	str	ip, [r0]
   17358:	beq	17368 <ftello64@plt+0x5cf8>
   1735c:	str	r1, [r0, #40]	; 0x28
   17360:	str	r2, [r0, #44]	; 0x2c
   17364:	bx	lr
   17368:	push	{r4, lr}
   1736c:	bl	1164c <abort@plt>
   17370:	andeq	fp, r3, ip, lsl #18
   17374:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   17378:	sub	sp, sp, #24
   1737c:	ldr	ip, [pc, #108]	; 173f0 <ftello64@plt+0x5d80>
   17380:	ldr	r4, [sp, #56]	; 0x38
   17384:	mov	r9, r2
   17388:	cmp	r4, #0
   1738c:	moveq	r4, ip
   17390:	mov	sl, r3
   17394:	mov	r7, r0
   17398:	mov	r8, r1
   1739c:	bl	11514 <__errno_location@plt>
   173a0:	ldr	r3, [r4, #44]	; 0x2c
   173a4:	mov	r1, r8
   173a8:	ldr	r6, [r0]
   173ac:	str	r3, [sp, #16]
   173b0:	ldr	r2, [r4, #40]	; 0x28
   173b4:	add	r3, r4, #8
   173b8:	str	r3, [sp, #8]
   173bc:	str	r2, [sp, #12]
   173c0:	ldr	r2, [r4, #4]
   173c4:	mov	r5, r0
   173c8:	str	r2, [sp, #4]
   173cc:	ldr	ip, [r4]
   173d0:	mov	r3, sl
   173d4:	mov	r2, r9
   173d8:	mov	r0, r7
   173dc:	str	ip, [sp]
   173e0:	bl	15ba0 <ftello64@plt+0x4530>
   173e4:	str	r6, [r5]
   173e8:	add	sp, sp, #24
   173ec:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   173f0:	andeq	fp, r3, ip, lsl #18
   173f4:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   173f8:	cmp	r3, #0
   173fc:	sub	sp, sp, #44	; 0x2c
   17400:	ldr	r4, [pc, #192]	; 174c8 <ftello64@plt+0x5e58>
   17404:	mov	r6, r2
   17408:	movne	r4, r3
   1740c:	mov	r9, r1
   17410:	mov	r8, r0
   17414:	bl	11514 <__errno_location@plt>
   17418:	ldr	r3, [r4, #44]	; 0x2c
   1741c:	ldr	r5, [r4, #4]
   17420:	add	sl, r4, #8
   17424:	cmp	r6, #0
   17428:	orreq	r5, r5, #1
   1742c:	mov	r1, #0
   17430:	ldr	r2, [r0]
   17434:	str	r3, [sp, #16]
   17438:	ldr	r3, [r4, #40]	; 0x28
   1743c:	stmib	sp, {r5, sl}
   17440:	str	r3, [sp, #12]
   17444:	ldr	r3, [r4]
   17448:	mov	r7, r0
   1744c:	str	r2, [sp, #28]
   17450:	str	r3, [sp]
   17454:	mov	r2, r8
   17458:	mov	r3, r9
   1745c:	mov	r0, r1
   17460:	bl	15ba0 <ftello64@plt+0x4530>
   17464:	add	r1, r0, #1
   17468:	mov	fp, r0
   1746c:	mov	r0, r1
   17470:	str	r1, [sp, #36]	; 0x24
   17474:	bl	25b1c <ftello64@plt+0x144ac>
   17478:	ldr	r3, [r4, #44]	; 0x2c
   1747c:	mov	r2, r8
   17480:	str	r3, [sp, #16]
   17484:	ldr	r3, [r4, #40]	; 0x28
   17488:	str	r5, [sp, #4]
   1748c:	str	r3, [sp, #12]
   17490:	str	sl, [sp, #8]
   17494:	ldr	ip, [r4]
   17498:	ldr	r1, [sp, #36]	; 0x24
   1749c:	mov	r3, r9
   174a0:	str	ip, [sp]
   174a4:	str	r0, [sp, #32]
   174a8:	bl	15ba0 <ftello64@plt+0x4530>
   174ac:	ldr	r2, [sp, #28]
   174b0:	cmp	r6, #0
   174b4:	str	r2, [r7]
   174b8:	ldr	r0, [sp, #32]
   174bc:	strne	fp, [r6]
   174c0:	add	sp, sp, #44	; 0x2c
   174c4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   174c8:	andeq	fp, r3, ip, lsl #18
   174cc:	mov	r3, r2
   174d0:	mov	r2, #0
   174d4:	b	173f4 <ftello64@plt+0x5d84>
   174d8:	push	{r4, r5, r6, r7, r8, lr}
   174dc:	ldr	r6, [pc, #116]	; 17558 <ftello64@plt+0x5ee8>
   174e0:	ldr	r3, [r6, #4]
   174e4:	ldr	r7, [r6]
   174e8:	cmp	r3, #1
   174ec:	movgt	r5, r7
   174f0:	movgt	r4, #1
   174f4:	ble	17514 <ftello64@plt+0x5ea4>
   174f8:	ldr	r0, [r5, #12]
   174fc:	bl	14c70 <ftello64@plt+0x3600>
   17500:	ldr	r3, [r6, #4]
   17504:	add	r4, r4, #1
   17508:	cmp	r3, r4
   1750c:	add	r5, r5, #8
   17510:	bgt	174f8 <ftello64@plt+0x5e88>
   17514:	ldr	r0, [r7, #4]
   17518:	ldr	r4, [pc, #60]	; 1755c <ftello64@plt+0x5eec>
   1751c:	cmp	r0, r4
   17520:	beq	17534 <ftello64@plt+0x5ec4>
   17524:	bl	14c70 <ftello64@plt+0x3600>
   17528:	mov	r3, #256	; 0x100
   1752c:	str	r4, [r6, #12]
   17530:	str	r3, [r6, #8]
   17534:	ldr	r4, [pc, #36]	; 17560 <ftello64@plt+0x5ef0>
   17538:	cmp	r7, r4
   1753c:	beq	1754c <ftello64@plt+0x5edc>
   17540:	mov	r0, r7
   17544:	bl	14c70 <ftello64@plt+0x3600>
   17548:	str	r4, [r6]
   1754c:	mov	r3, #1
   17550:	str	r3, [r6, #4]
   17554:	pop	{r4, r5, r6, r7, r8, pc}
   17558:	muleq	r3, r0, r1
   1755c:	andeq	fp, r3, ip, lsl #16
   17560:	muleq	r3, r8, r1
   17564:	ldr	r3, [pc, #4]	; 17570 <ftello64@plt+0x5f00>
   17568:	mvn	r2, #0
   1756c:	b	170b4 <ftello64@plt+0x5a44>
   17570:	andeq	fp, r3, ip, lsl #18
   17574:	ldr	r3, [pc]	; 1757c <ftello64@plt+0x5f0c>
   17578:	b	170b4 <ftello64@plt+0x5a44>
   1757c:	andeq	fp, r3, ip, lsl #18
   17580:	mov	r1, r0
   17584:	ldr	r3, [pc, #8]	; 17594 <ftello64@plt+0x5f24>
   17588:	mvn	r2, #0
   1758c:	mov	r0, #0
   17590:	b	170b4 <ftello64@plt+0x5a44>
   17594:	andeq	fp, r3, ip, lsl #18
   17598:	mov	r2, r1
   1759c:	ldr	r3, [pc, #8]	; 175ac <ftello64@plt+0x5f3c>
   175a0:	mov	r1, r0
   175a4:	mov	r0, #0
   175a8:	b	170b4 <ftello64@plt+0x5a44>
   175ac:	andeq	fp, r3, ip, lsl #18
   175b0:	push	{r4, r5, lr}
   175b4:	sub	sp, sp, #52	; 0x34
   175b8:	mov	r5, r2
   175bc:	mov	r4, r0
   175c0:	mov	r0, sp
   175c4:	bl	15a50 <ftello64@plt+0x43e0>
   175c8:	mov	r3, sp
   175cc:	mov	r1, r5
   175d0:	mov	r0, r4
   175d4:	mvn	r2, #0
   175d8:	bl	170b4 <ftello64@plt+0x5a44>
   175dc:	add	sp, sp, #52	; 0x34
   175e0:	pop	{r4, r5, pc}
   175e4:	push	{r4, r5, r6, lr}
   175e8:	sub	sp, sp, #48	; 0x30
   175ec:	mov	r5, r2
   175f0:	mov	r6, r3
   175f4:	mov	r4, r0
   175f8:	mov	r0, sp
   175fc:	bl	15a50 <ftello64@plt+0x43e0>
   17600:	mov	r3, sp
   17604:	mov	r2, r6
   17608:	mov	r1, r5
   1760c:	mov	r0, r4
   17610:	bl	170b4 <ftello64@plt+0x5a44>
   17614:	add	sp, sp, #48	; 0x30
   17618:	pop	{r4, r5, r6, pc}
   1761c:	mov	r2, r1
   17620:	mov	r1, r0
   17624:	mov	r0, #0
   17628:	b	175b0 <ftello64@plt+0x5f40>
   1762c:	mov	r3, r2
   17630:	mov	r2, r1
   17634:	mov	r1, r0
   17638:	mov	r0, #0
   1763c:	b	175e4 <ftello64@plt+0x5f74>
   17640:	push	{r4, r5, r6, r7, r8, lr}
   17644:	mov	r7, r0
   17648:	ldr	lr, [pc, #100]	; 176b4 <ftello64@plt+0x6044>
   1764c:	mov	r8, r1
   17650:	mov	r4, r2
   17654:	ldm	lr!, {r0, r1, r2, r3}
   17658:	sub	sp, sp, #48	; 0x30
   1765c:	mov	ip, sp
   17660:	lsr	r5, r4, #5
   17664:	stmia	ip!, {r0, r1, r2, r3}
   17668:	add	r6, sp, #8
   1766c:	ldm	lr!, {r0, r1, r2, r3}
   17670:	and	r4, r4, #31
   17674:	stmia	ip!, {r0, r1, r2, r3}
   17678:	ldm	lr, {r0, r1, r2, r3}
   1767c:	stm	ip, {r0, r1, r2, r3}
   17680:	mov	r2, r8
   17684:	ldr	lr, [r6, r5, lsl #2]
   17688:	mov	r1, r7
   1768c:	mov	r3, sp
   17690:	lsr	ip, lr, r4
   17694:	eor	ip, ip, #1
   17698:	and	ip, ip, #1
   1769c:	mov	r0, #0
   176a0:	eor	r4, lr, ip, lsl r4
   176a4:	str	r4, [r6, r5, lsl #2]
   176a8:	bl	170b4 <ftello64@plt+0x5a44>
   176ac:	add	sp, sp, #48	; 0x30
   176b0:	pop	{r4, r5, r6, r7, r8, pc}
   176b4:	andeq	fp, r3, ip, lsl #18
   176b8:	mov	r2, r1
   176bc:	mvn	r1, #0
   176c0:	b	17640 <ftello64@plt+0x5fd0>
   176c4:	mov	r2, #58	; 0x3a
   176c8:	mvn	r1, #0
   176cc:	b	17640 <ftello64@plt+0x5fd0>
   176d0:	mov	r2, #58	; 0x3a
   176d4:	b	17640 <ftello64@plt+0x5fd0>
   176d8:	push	{r4, r5, r6, r7, lr}
   176dc:	sub	sp, sp, #100	; 0x64
   176e0:	mov	r6, r0
   176e4:	mov	r0, sp
   176e8:	mov	r7, r2
   176ec:	bl	15a50 <ftello64@plt+0x43e0>
   176f0:	mov	ip, sp
   176f4:	add	lr, sp, #48	; 0x30
   176f8:	ldm	ip!, {r0, r1, r2, r3}
   176fc:	stmia	lr!, {r0, r1, r2, r3}
   17700:	ldm	ip!, {r0, r1, r2, r3}
   17704:	ldr	r5, [sp, #60]	; 0x3c
   17708:	stmia	lr!, {r0, r1, r2, r3}
   1770c:	mvn	r4, r5
   17710:	ldm	ip, {r0, r1, r2, r3}
   17714:	and	ip, r4, #67108864	; 0x4000000
   17718:	eor	ip, ip, r5
   1771c:	str	ip, [sp, #60]	; 0x3c
   17720:	stm	lr, {r0, r1, r2, r3}
   17724:	mov	r1, r7
   17728:	mov	r0, r6
   1772c:	add	r3, sp, #48	; 0x30
   17730:	mvn	r2, #0
   17734:	bl	170b4 <ftello64@plt+0x5a44>
   17738:	add	sp, sp, #100	; 0x64
   1773c:	pop	{r4, r5, r6, r7, pc}
   17740:	push	{r4, r5, r6, r7, r8, lr}
   17744:	mov	r5, r1
   17748:	ldr	lr, [pc, #100]	; 177b4 <ftello64@plt+0x6144>
   1774c:	mov	r4, r2
   17750:	mov	r7, r0
   17754:	mov	r8, r3
   17758:	ldm	lr!, {r0, r1, r2, r3}
   1775c:	sub	sp, sp, #48	; 0x30
   17760:	mov	ip, sp
   17764:	mov	r6, #10
   17768:	stmia	ip!, {r0, r1, r2, r3}
   1776c:	cmp	r4, #0
   17770:	cmpne	r5, #0
   17774:	ldm	lr!, {r0, r1, r2, r3}
   17778:	str	r6, [sp]
   1777c:	stmia	ip!, {r0, r1, r2, r3}
   17780:	ldm	lr, {r0, r1, r2, r3}
   17784:	stm	ip, {r0, r1, r2, r3}
   17788:	beq	177b0 <ftello64@plt+0x6140>
   1778c:	mov	r3, sp
   17790:	mov	r1, r8
   17794:	mov	r0, r7
   17798:	ldr	r2, [sp, #72]	; 0x48
   1779c:	str	r5, [sp, #40]	; 0x28
   177a0:	str	r4, [sp, #44]	; 0x2c
   177a4:	bl	170b4 <ftello64@plt+0x5a44>
   177a8:	add	sp, sp, #48	; 0x30
   177ac:	pop	{r4, r5, r6, r7, r8, pc}
   177b0:	bl	1164c <abort@plt>
   177b4:	andeq	fp, r3, ip, lsl #18
   177b8:	push	{lr}		; (str lr, [sp, #-4]!)
   177bc:	sub	sp, sp, #12
   177c0:	mvn	ip, #0
   177c4:	str	ip, [sp]
   177c8:	bl	17740 <ftello64@plt+0x60d0>
   177cc:	add	sp, sp, #12
   177d0:	pop	{pc}		; (ldr pc, [sp], #4)
   177d4:	push	{lr}		; (str lr, [sp, #-4]!)
   177d8:	sub	sp, sp, #12
   177dc:	mvn	ip, #0
   177e0:	mov	r3, r2
   177e4:	str	ip, [sp]
   177e8:	mov	r2, r1
   177ec:	mov	r1, r0
   177f0:	mov	r0, #0
   177f4:	bl	17740 <ftello64@plt+0x60d0>
   177f8:	add	sp, sp, #12
   177fc:	pop	{pc}		; (ldr pc, [sp], #4)
   17800:	push	{lr}		; (str lr, [sp, #-4]!)
   17804:	sub	sp, sp, #12
   17808:	str	r3, [sp]
   1780c:	mov	r3, r2
   17810:	mov	r2, r1
   17814:	mov	r1, r0
   17818:	mov	r0, #0
   1781c:	bl	17740 <ftello64@plt+0x60d0>
   17820:	add	sp, sp, #12
   17824:	pop	{pc}		; (ldr pc, [sp], #4)
   17828:	ldr	r3, [pc]	; 17830 <ftello64@plt+0x61c0>
   1782c:	b	170b4 <ftello64@plt+0x5a44>
   17830:	andeq	fp, r3, r0, lsr #3
   17834:	mov	r2, r1
   17838:	ldr	r3, [pc, #8]	; 17848 <ftello64@plt+0x61d8>
   1783c:	mov	r1, r0
   17840:	mov	r0, #0
   17844:	b	170b4 <ftello64@plt+0x5a44>
   17848:	andeq	fp, r3, r0, lsr #3
   1784c:	ldr	r3, [pc, #4]	; 17858 <ftello64@plt+0x61e8>
   17850:	mvn	r2, #0
   17854:	b	170b4 <ftello64@plt+0x5a44>
   17858:	andeq	fp, r3, r0, lsr #3
   1785c:	mov	r1, r0
   17860:	ldr	r3, [pc, #8]	; 17870 <ftello64@plt+0x6200>
   17864:	mvn	r2, #0
   17868:	mov	r0, #0
   1786c:	b	170b4 <ftello64@plt+0x5a44>
   17870:	andeq	fp, r3, r0, lsr #3
   17874:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   17878:	sub	sp, sp, #124	; 0x7c
   1787c:	mov	r9, r0
   17880:	str	r1, [sp, #8]
   17884:	str	r2, [sp, #12]
   17888:	bl	11574 <fileno@plt>
   1788c:	add	r2, sp, #16
   17890:	mov	r1, r0
   17894:	mov	r0, #3
   17898:	bl	11400 <__fxstat64@plt>
   1789c:	cmp	r0, #0
   178a0:	blt	178b4 <ftello64@plt+0x6244>
   178a4:	ldr	r3, [sp, #32]
   178a8:	and	r3, r3, #61440	; 0xf000
   178ac:	cmp	r3, #32768	; 0x8000
   178b0:	beq	17a90 <ftello64@plt+0x6420>
   178b4:	mov	r4, #8192	; 0x2000
   178b8:	mov	r0, r4
   178bc:	bl	26788 <ftello64@plt+0x15118>
   178c0:	subs	r6, r0, #0
   178c4:	beq	1799c <ftello64@plt+0x632c>
   178c8:	ldr	r3, [sp, #8]
   178cc:	mov	r5, #0
   178d0:	and	r3, r3, #2
   178d4:	mov	sl, #1
   178d8:	mvn	r8, #-2147483648	; 0x80000000
   178dc:	str	r3, [sp, #4]
   178e0:	b	1791c <ftello64@plt+0x62ac>
   178e4:	bl	26788 <ftello64@plt+0x15118>
   178e8:	mov	r2, r4
   178ec:	mov	r1, r6
   178f0:	subs	r7, r0, #0
   178f4:	beq	17a70 <ftello64@plt+0x6400>
   178f8:	bl	1134c <memcpy@plt>
   178fc:	mov	r0, r6
   17900:	mvn	r2, #0
   17904:	mov	r1, r4
   17908:	bl	115d4 <__explicit_bzero_chk@plt>
   1790c:	mov	r0, r6
   17910:	bl	14c70 <ftello64@plt+0x3600>
   17914:	mov	r4, fp
   17918:	mov	r6, r7
   1791c:	sub	r7, r4, r5
   17920:	mov	r2, r7
   17924:	mov	r1, sl
   17928:	add	r0, r6, r5
   1792c:	mov	r3, r9
   17930:	bl	11430 <fread@plt>
   17934:	lsr	r2, r4, #1
   17938:	sub	r1, r8, r2
   1793c:	mov	fp, r8
   17940:	cmp	r7, r0
   17944:	add	r5, r5, r0
   17948:	bne	179a8 <ftello64@plt+0x6338>
   1794c:	cmn	r4, #-2147483647	; 0x80000001
   17950:	beq	17a34 <ftello64@plt+0x63c4>
   17954:	ldr	r3, [sp, #4]
   17958:	cmp	r4, r1
   1795c:	addcc	fp, r4, r2
   17960:	cmp	r3, #0
   17964:	mov	r0, fp
   17968:	mov	r1, fp
   1796c:	bne	178e4 <ftello64@plt+0x6274>
   17970:	mov	r0, r6
   17974:	bl	267b4 <ftello64@plt+0x15144>
   17978:	subs	r7, r0, #0
   1797c:	bne	17914 <ftello64@plt+0x62a4>
   17980:	bl	11514 <__errno_location@plt>
   17984:	ldr	r8, [r0]
   17988:	mov	r7, r0
   1798c:	mov	r0, r6
   17990:	mov	r6, #0
   17994:	bl	14c70 <ftello64@plt+0x3600>
   17998:	str	r8, [r7]
   1799c:	mov	r0, r6
   179a0:	add	sp, sp, #124	; 0x7c
   179a4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   179a8:	bl	11514 <__errno_location@plt>
   179ac:	mov	r7, r0
   179b0:	mov	r0, r9
   179b4:	ldr	r8, [r7]
   179b8:	bl	11334 <ferror@plt>
   179bc:	cmp	r0, #0
   179c0:	bne	17a40 <ftello64@plt+0x63d0>
   179c4:	sub	r3, r4, #1
   179c8:	cmp	r5, r3
   179cc:	bcs	17a68 <ftello64@plt+0x63f8>
   179d0:	ldr	r3, [sp, #8]
   179d4:	tst	r3, #2
   179d8:	beq	17ae8 <ftello64@plt+0x6478>
   179dc:	add	r0, r5, #1
   179e0:	bl	26788 <ftello64@plt+0x15118>
   179e4:	subs	r8, r0, #0
   179e8:	beq	17b10 <ftello64@plt+0x64a0>
   179ec:	mov	r1, r6
   179f0:	mov	r2, r5
   179f4:	bl	1134c <memcpy@plt>
   179f8:	mov	r0, r6
   179fc:	mov	r1, r4
   17a00:	mvn	r2, #0
   17a04:	bl	115d4 <__explicit_bzero_chk@plt>
   17a08:	mov	r0, r6
   17a0c:	bl	14c70 <ftello64@plt+0x3600>
   17a10:	add	r7, r8, r5
   17a14:	mov	r6, r8
   17a18:	mov	r3, #0
   17a1c:	strb	r3, [r7]
   17a20:	ldr	r3, [sp, #12]
   17a24:	mov	r0, r6
   17a28:	str	r5, [r3]
   17a2c:	add	sp, sp, #124	; 0x7c
   17a30:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   17a34:	bl	11514 <__errno_location@plt>
   17a38:	mov	r8, #12
   17a3c:	mov	r7, r0
   17a40:	ldr	r3, [sp, #8]
   17a44:	tst	r3, #2
   17a48:	bne	17b08 <ftello64@plt+0x6498>
   17a4c:	mov	r0, r6
   17a50:	bl	14c70 <ftello64@plt+0x3600>
   17a54:	mov	r6, #0
   17a58:	mov	r0, r6
   17a5c:	str	r8, [r7]
   17a60:	add	sp, sp, #124	; 0x7c
   17a64:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   17a68:	add	r7, r6, r5
   17a6c:	b	17a18 <ftello64@plt+0x63a8>
   17a70:	bl	11514 <__errno_location@plt>
   17a74:	ldr	r8, [r0]
   17a78:	mov	r7, r0
   17a7c:	mov	r1, fp
   17a80:	mvn	r2, #0
   17a84:	mov	r0, r6
   17a88:	bl	115d4 <__explicit_bzero_chk@plt>
   17a8c:	b	17a4c <ftello64@plt+0x63dc>
   17a90:	mov	r0, r9
   17a94:	bl	11670 <ftello64@plt>
   17a98:	cmp	r0, #0
   17a9c:	sbcs	r3, r1, #0
   17aa0:	blt	178b4 <ftello64@plt+0x6244>
   17aa4:	ldrd	r2, [sp, #64]	; 0x40
   17aa8:	cmp	r0, r2
   17aac:	sbcs	ip, r1, r3
   17ab0:	bge	178b4 <ftello64@plt+0x6244>
   17ab4:	subs	r2, r2, r0
   17ab8:	mvn	r0, #-2147483647	; 0x80000001
   17abc:	sbc	r3, r3, r1
   17ac0:	mov	r1, #0
   17ac4:	cmp	r0, r2
   17ac8:	sbcs	r1, r1, r3
   17acc:	addge	r4, r2, #1
   17ad0:	bge	178b8 <ftello64@plt+0x6248>
   17ad4:	bl	11514 <__errno_location@plt>
   17ad8:	mov	r3, #12
   17adc:	mov	r6, #0
   17ae0:	str	r3, [r0]
   17ae4:	b	1799c <ftello64@plt+0x632c>
   17ae8:	add	r1, r5, #1
   17aec:	mov	r0, r6
   17af0:	bl	267b4 <ftello64@plt+0x15144>
   17af4:	cmp	r0, #0
   17af8:	beq	17a68 <ftello64@plt+0x63f8>
   17afc:	add	r7, r0, r5
   17b00:	mov	r6, r0
   17b04:	b	17a18 <ftello64@plt+0x63a8>
   17b08:	mov	fp, r4
   17b0c:	b	17a7c <ftello64@plt+0x640c>
   17b10:	add	r7, r6, r5
   17b14:	sub	r1, r4, r5
   17b18:	mov	r0, r7
   17b1c:	mvn	r2, #0
   17b20:	bl	115d4 <__explicit_bzero_chk@plt>
   17b24:	b	17a18 <ftello64@plt+0x63a8>
   17b28:	push	{r4, r5, r6, r7, r8, lr}
   17b2c:	mov	r4, r1
   17b30:	ldr	r3, [pc, #144]	; 17bc8 <ftello64@plt+0x6558>
   17b34:	tst	r4, #1
   17b38:	ldr	r1, [pc, #140]	; 17bcc <ftello64@plt+0x655c>
   17b3c:	moveq	r1, r3
   17b40:	mov	r6, r2
   17b44:	bl	11610 <fopen64@plt>
   17b48:	subs	r5, r0, #0
   17b4c:	beq	17b94 <ftello64@plt+0x6524>
   17b50:	ands	r7, r4, #2
   17b54:	bne	17ba0 <ftello64@plt+0x6530>
   17b58:	mov	r1, r4
   17b5c:	mov	r2, r6
   17b60:	mov	r0, r5
   17b64:	bl	17874 <ftello64@plt+0x6204>
   17b68:	mov	r4, r0
   17b6c:	mov	r0, r5
   17b70:	bl	269b0 <ftello64@plt+0x15340>
   17b74:	cmp	r0, #0
   17b78:	beq	17b98 <ftello64@plt+0x6528>
   17b7c:	cmp	r4, #0
   17b80:	beq	17b94 <ftello64@plt+0x6524>
   17b84:	cmp	r7, #0
   17b88:	bne	17bb4 <ftello64@plt+0x6544>
   17b8c:	mov	r0, r4
   17b90:	bl	14c70 <ftello64@plt+0x3600>
   17b94:	mov	r4, #0
   17b98:	mov	r0, r4
   17b9c:	pop	{r4, r5, r6, r7, r8, pc}
   17ba0:	mov	r3, #0
   17ba4:	mov	r1, r3
   17ba8:	mov	r2, #2
   17bac:	bl	11544 <setvbuf@plt>
   17bb0:	b	17b58 <ftello64@plt+0x64e8>
   17bb4:	ldr	r1, [r6]
   17bb8:	mvn	r2, #0
   17bbc:	mov	r0, r4
   17bc0:	bl	115d4 <__explicit_bzero_chk@plt>
   17bc4:	b	17b8c <ftello64@plt+0x651c>
   17bc8:	muleq	r2, r4, pc	; <UNPREDICTABLE>
   17bcc:	muleq	r2, r0, pc	; <UNPREDICTABLE>
   17bd0:	mov	ip, r0
   17bd4:	ldr	r3, [r1, #40]	; 0x28
   17bd8:	ldr	r0, [r1, #56]	; 0x38
   17bdc:	cmp	r0, r3
   17be0:	ble	17c54 <ftello64@plt+0x65e4>
   17be4:	push	{r4, lr}
   17be8:	ldr	lr, [r1, #4]
   17bec:	ldrb	r0, [lr, r3]
   17bf0:	strb	r0, [ip]
   17bf4:	ldr	r4, [r1, #80]	; 0x50
   17bf8:	cmp	r4, #1
   17bfc:	ble	17c1c <ftello64@plt+0x65ac>
   17c00:	ldr	r4, [r1, #28]
   17c04:	cmp	r3, r4
   17c08:	beq	17c1c <ftello64@plt+0x65ac>
   17c0c:	ldr	r4, [r1, #8]
   17c10:	ldr	r4, [r4, r3, lsl #2]
   17c14:	cmn	r4, #1
   17c18:	beq	17c9c <ftello64@plt+0x662c>
   17c1c:	cmp	r0, #92	; 0x5c
   17c20:	beq	17c64 <ftello64@plt+0x65f4>
   17c24:	cmp	r0, #91	; 0x5b
   17c28:	beq	17ca8 <ftello64@plt+0x6638>
   17c2c:	cmp	r0, #93	; 0x5d
   17c30:	beq	17c8c <ftello64@plt+0x661c>
   17c34:	cmp	r0, #94	; 0x5e
   17c38:	beq	17ccc <ftello64@plt+0x665c>
   17c3c:	cmp	r0, #45	; 0x2d
   17c40:	bne	17c7c <ftello64@plt+0x660c>
   17c44:	mov	r3, #22
   17c48:	strb	r3, [ip, #4]
   17c4c:	mov	r0, #1
   17c50:	pop	{r4, pc}
   17c54:	mov	r3, #2
   17c58:	strb	r3, [ip, #4]
   17c5c:	mov	r0, #0
   17c60:	bx	lr
   17c64:	tst	r2, #1
   17c68:	beq	17c7c <ftello64@plt+0x660c>
   17c6c:	ldr	r2, [r1, #48]	; 0x30
   17c70:	add	r3, r3, #1
   17c74:	cmp	r3, r2
   17c78:	blt	17d10 <ftello64@plt+0x66a0>
   17c7c:	mov	r3, #1
   17c80:	mov	r0, r3
   17c84:	strb	r3, [ip, #4]
   17c88:	pop	{r4, pc}
   17c8c:	mov	r3, #21
   17c90:	strb	r3, [ip, #4]
   17c94:	mov	r0, #1
   17c98:	pop	{r4, pc}
   17c9c:	mov	r0, #1
   17ca0:	strb	r0, [ip, #4]
   17ca4:	pop	{r4, pc}
   17ca8:	ldr	r1, [r1, #48]	; 0x30
   17cac:	add	r0, r3, #1
   17cb0:	cmp	r0, r1
   17cb4:	blt	17cdc <ftello64@plt+0x666c>
   17cb8:	mov	r0, #1
   17cbc:	mov	r3, #91	; 0x5b
   17cc0:	strb	r0, [ip, #4]
   17cc4:	strb	r3, [ip]
   17cc8:	pop	{r4, pc}
   17ccc:	mov	r3, #25
   17cd0:	strb	r3, [ip, #4]
   17cd4:	mov	r0, #1
   17cd8:	pop	{r4, pc}
   17cdc:	add	r3, lr, r3
   17ce0:	ldrb	r3, [r3, #1]
   17ce4:	cmp	r3, #58	; 0x3a
   17ce8:	strb	r3, [ip]
   17cec:	beq	17d28 <ftello64@plt+0x66b8>
   17cf0:	cmp	r3, #61	; 0x3d
   17cf4:	beq	17d40 <ftello64@plt+0x66d0>
   17cf8:	cmp	r3, #46	; 0x2e
   17cfc:	bne	17cb8 <ftello64@plt+0x6648>
   17d00:	mov	r3, #26
   17d04:	strb	r3, [ip, #4]
   17d08:	mov	r0, #2
   17d0c:	pop	{r4, pc}
   17d10:	str	r3, [r1, #40]	; 0x28
   17d14:	ldrb	r3, [lr, r3]
   17d18:	mov	r0, #1
   17d1c:	strb	r0, [ip, #4]
   17d20:	strb	r3, [ip]
   17d24:	pop	{r4, pc}
   17d28:	tst	r2, #4
   17d2c:	beq	17cb8 <ftello64@plt+0x6648>
   17d30:	mov	r3, #30
   17d34:	strb	r3, [ip, #4]
   17d38:	mov	r0, #2
   17d3c:	pop	{r4, pc}
   17d40:	mov	r3, #28
   17d44:	strb	r3, [ip, #4]
   17d48:	mov	r0, #2
   17d4c:	pop	{r4, pc}
   17d50:	ldrb	r3, [r1, #24]
   17d54:	cmp	r3, #17
   17d58:	bne	17d70 <ftello64@plt+0x6700>
   17d5c:	ldr	r3, [r1, #20]
   17d60:	cmp	r0, r3
   17d64:	ldrbeq	r3, [r1, #26]
   17d68:	orreq	r3, r3, #8
   17d6c:	strbeq	r3, [r1, #26]
   17d70:	mov	r0, #0
   17d74:	bx	lr
   17d78:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   17d7c:	sub	sp, sp, #52	; 0x34
   17d80:	ldr	r8, [r0, #84]	; 0x54
   17d84:	str	r3, [sp, #40]	; 0x28
   17d88:	add	r3, r3, r3, lsl #1
   17d8c:	ldr	fp, [r8, #24]
   17d90:	str	r1, [sp, #24]
   17d94:	add	fp, fp, r3, lsl #2
   17d98:	ldr	r1, [fp, #4]
   17d9c:	cmp	r1, #0
   17da0:	ble	17f40 <ftello64@plt+0x68d0>
   17da4:	ldr	r3, [sp, #88]	; 0x58
   17da8:	mov	r6, r2
   17dac:	mov	r2, #1
   17db0:	mov	sl, r0
   17db4:	add	r3, r3, r3, lsl r2
   17db8:	lsl	r2, r2, r6
   17dbc:	lsl	r3, r3, #3
   17dc0:	add	r3, r3, #24
   17dc4:	str	r3, [sp, #44]	; 0x2c
   17dc8:	ldr	r3, [sp, #24]
   17dcc:	str	r2, [sp, #16]
   17dd0:	mvn	r2, r2
   17dd4:	str	r2, [sp, #20]
   17dd8:	and	r2, r3, #1
   17ddc:	and	r3, r3, #2
   17de0:	mov	r7, #0
   17de4:	str	r2, [sp, #28]
   17de8:	str	r3, [sp, #12]
   17dec:	b	17e0c <ftello64@plt+0x679c>
   17df0:	cmp	r3, #9
   17df4:	beq	17f54 <ftello64@plt+0x68e4>
   17df8:	cmp	r3, #4
   17dfc:	beq	17e4c <ftello64@plt+0x67dc>
   17e00:	add	r7, r7, #1
   17e04:	cmp	r1, r7
   17e08:	ble	17f40 <ftello64@plt+0x68d0>
   17e0c:	ldr	r3, [fp, #8]
   17e10:	ldr	r2, [r8]
   17e14:	ldr	r5, [r3, r7, lsl #2]
   17e18:	add	r3, r2, r5, lsl #3
   17e1c:	ldrb	r3, [r3, #4]
   17e20:	cmp	r3, #8
   17e24:	bne	17df0 <ftello64@plt+0x6780>
   17e28:	ldr	r3, [sp, #28]
   17e2c:	cmp	r3, #0
   17e30:	beq	17e00 <ftello64@plt+0x6790>
   17e34:	ldr	r3, [r2, r5, lsl #3]
   17e38:	cmp	r3, r6
   17e3c:	bne	17e00 <ftello64@plt+0x6790>
   17e40:	mvn	r0, #0
   17e44:	add	sp, sp, #52	; 0x34
   17e48:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   17e4c:	ldr	r3, [sp, #88]	; 0x58
   17e50:	cmn	r3, #1
   17e54:	beq	17e00 <ftello64@plt+0x6790>
   17e58:	add	r9, r5, r5, lsl #1
   17e5c:	ldr	r4, [sl, #116]	; 0x74
   17e60:	ldr	r3, [sp, #44]	; 0x2c
   17e64:	str	fp, [sp, #32]
   17e68:	str	r7, [sp, #36]	; 0x24
   17e6c:	lsl	r9, r9, #2
   17e70:	add	r4, r4, r3
   17e74:	ldr	fp, [sp, #24]
   17e78:	ldr	r7, [sp, #40]	; 0x28
   17e7c:	b	17e90 <ftello64@plt+0x6820>
   17e80:	add	r4, r4, #24
   17e84:	ldrb	r3, [r4, #-28]	; 0xffffffe4
   17e88:	cmp	r3, #0
   17e8c:	beq	17f28 <ftello64@plt+0x68b8>
   17e90:	ldr	r3, [r4, #-24]	; 0xffffffe8
   17e94:	cmp	r5, r3
   17e98:	bne	17e80 <ftello64@plt+0x6810>
   17e9c:	cmp	r6, #31
   17ea0:	mov	r2, r6
   17ea4:	mov	r1, fp
   17ea8:	mov	r0, sl
   17eac:	bgt	17ec0 <ftello64@plt+0x6850>
   17eb0:	ldr	r3, [r4, #-8]
   17eb4:	ldr	ip, [sp, #16]
   17eb8:	tst	ip, r3
   17ebc:	beq	17e80 <ftello64@plt+0x6810>
   17ec0:	ldr	r3, [r8, #20]
   17ec4:	add	r3, r3, r9
   17ec8:	ldr	r3, [r3, #8]
   17ecc:	ldr	ip, [r3]
   17ed0:	cmp	r7, ip
   17ed4:	mov	r3, ip
   17ed8:	beq	17f78 <ftello64@plt+0x6908>
   17edc:	ldr	ip, [sp, #88]	; 0x58
   17ee0:	str	ip, [sp]
   17ee4:	bl	17d78 <ftello64@plt+0x6708>
   17ee8:	cmn	r0, #1
   17eec:	beq	17e40 <ftello64@plt+0x67d0>
   17ef0:	cmp	r0, #0
   17ef4:	bne	17f04 <ftello64@plt+0x6894>
   17ef8:	ldr	r3, [sp, #12]
   17efc:	cmp	r3, #0
   17f00:	bne	17f6c <ftello64@plt+0x68fc>
   17f04:	cmp	r6, #31
   17f08:	add	r4, r4, #24
   17f0c:	ldrle	r3, [r4, #-32]	; 0xffffffe0
   17f10:	ldrle	r2, [sp, #20]
   17f14:	andle	r3, r3, r2
   17f18:	strle	r3, [r4, #-32]	; 0xffffffe0
   17f1c:	ldrb	r3, [r4, #-28]	; 0xffffffe4
   17f20:	cmp	r3, #0
   17f24:	bne	17e90 <ftello64@plt+0x6820>
   17f28:	ldr	fp, [sp, #32]
   17f2c:	ldr	r7, [sp, #36]	; 0x24
   17f30:	ldr	r1, [fp, #4]
   17f34:	add	r7, r7, #1
   17f38:	cmp	r1, r7
   17f3c:	bgt	17e0c <ftello64@plt+0x679c>
   17f40:	ldr	r3, [sp, #24]
   17f44:	lsr	r0, r3, #1
   17f48:	and	r0, r0, #1
   17f4c:	add	sp, sp, #52	; 0x34
   17f50:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   17f54:	ldr	r3, [sp, #12]
   17f58:	cmp	r3, #0
   17f5c:	beq	17e00 <ftello64@plt+0x6790>
   17f60:	ldr	r3, [r2, r5, lsl #3]
   17f64:	cmp	r6, r3
   17f68:	bne	17e00 <ftello64@plt+0x6790>
   17f6c:	mov	r0, #0
   17f70:	add	sp, sp, #52	; 0x34
   17f74:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   17f78:	ldr	r3, [sp, #24]
   17f7c:	ands	r0, r3, #1
   17f80:	mvnne	r0, #0
   17f84:	add	sp, sp, #52	; 0x34
   17f88:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   17f8c:	add	r1, r1, r1, lsl #1
   17f90:	ldr	ip, [r0, #116]	; 0x74
   17f94:	push	{r4, lr}
   17f98:	add	ip, ip, r1, lsl #3
   17f9c:	ldr	lr, [sp, #8]
   17fa0:	ldr	r1, [ip, #8]
   17fa4:	ldr	r4, [sp, #12]
   17fa8:	cmp	r1, lr
   17fac:	bgt	17ffc <ftello64@plt+0x698c>
   17fb0:	ldr	ip, [ip, #12]
   17fb4:	cmp	lr, ip
   17fb8:	bgt	17ff0 <ftello64@plt+0x6980>
   17fbc:	cmp	lr, ip
   17fc0:	moveq	ip, #2
   17fc4:	movne	ip, #0
   17fc8:	cmp	r1, lr
   17fcc:	movne	r1, ip
   17fd0:	orreq	r1, ip, #1
   17fd4:	cmp	r1, #0
   17fd8:	bne	17fe4 <ftello64@plt+0x6974>
   17fdc:	mov	r0, r1
   17fe0:	pop	{r4, pc}
   17fe4:	str	r4, [sp, #8]
   17fe8:	pop	{r4, lr}
   17fec:	b	17d78 <ftello64@plt+0x6708>
   17ff0:	mov	r1, #1
   17ff4:	mov	r0, r1
   17ff8:	pop	{r4, pc}
   17ffc:	mvn	r1, #0
   18000:	b	17fdc <ftello64@plt+0x696c>
   18004:	push	{r4, r5, r6, lr}
   18008:	mov	r4, r0
   1800c:	mov	r6, r1
   18010:	mov	r5, r2
   18014:	b	1801c <ftello64@plt+0x69ac>
   18018:	mov	r4, r3
   1801c:	ldr	r3, [r4, #4]
   18020:	cmp	r3, #0
   18024:	bne	18018 <ftello64@plt+0x69a8>
   18028:	ldr	r3, [r4, #8]
   1802c:	cmp	r3, #0
   18030:	bne	18018 <ftello64@plt+0x69a8>
   18034:	mov	r1, r4
   18038:	mov	r0, r5
   1803c:	blx	r6
   18040:	cmp	r0, #0
   18044:	popne	{r4, r5, r6, pc}
   18048:	ldr	r2, [r4]
   1804c:	cmp	r2, #0
   18050:	popeq	{r4, r5, r6, pc}
   18054:	ldr	r3, [r2, #8]
   18058:	cmp	r4, r3
   1805c:	cmpne	r3, #0
   18060:	moveq	r4, #1
   18064:	movne	r4, #0
   18068:	cmp	r4, #0
   1806c:	mov	r4, r2
   18070:	bne	18034 <ftello64@plt+0x69c4>
   18074:	b	18018 <ftello64@plt+0x69a8>
   18078:	push	{r4, r5, r6, r7, r8, lr}
   1807c:	mov	r4, r0
   18080:	mov	r6, r1
   18084:	mov	r5, r2
   18088:	mov	r7, #0
   1808c:	b	18094 <ftello64@plt+0x6a24>
   18090:	mov	r4, r3
   18094:	mov	r1, r4
   18098:	mov	r0, r5
   1809c:	blx	r6
   180a0:	cmp	r0, #0
   180a4:	popne	{r4, r5, r6, r7, r8, pc}
   180a8:	ldr	r3, [r4, #4]
   180ac:	cmp	r3, #0
   180b0:	moveq	r2, r7
   180b4:	bne	18090 <ftello64@plt+0x6a20>
   180b8:	ldr	r3, [r4, #8]
   180bc:	cmp	r3, #0
   180c0:	cmpne	r2, r3
   180c4:	bne	18090 <ftello64@plt+0x6a20>
   180c8:	ldr	r3, [r4]
   180cc:	mov	r2, r4
   180d0:	subs	r4, r3, #0
   180d4:	popeq	{r4, r5, r6, r7, r8, pc}
   180d8:	ldr	r3, [r4, #8]
   180dc:	cmp	r3, #0
   180e0:	cmpne	r2, r3
   180e4:	beq	180c8 <ftello64@plt+0x6a58>
   180e8:	b	18090 <ftello64@plt+0x6a20>
   180ec:	ldr	r3, [r0, #80]	; 0x50
   180f0:	push	{r4, r5, r6, lr}
   180f4:	cmp	r3, #1
   180f8:	mov	r4, r0
   180fc:	mov	r5, r1
   18100:	ble	18148 <ftello64@plt+0x6ad8>
   18104:	cmn	r1, #-1073741823	; 0xc0000001
   18108:	bhi	18178 <ftello64@plt+0x6b08>
   1810c:	lsl	r6, r1, #2
   18110:	mov	r1, r6
   18114:	ldr	r0, [r0, #8]
   18118:	bl	267b4 <ftello64@plt+0x15144>
   1811c:	subs	r3, r0, #0
   18120:	beq	18178 <ftello64@plt+0x6b08>
   18124:	ldr	r0, [r4, #12]
   18128:	str	r3, [r4, #8]
   1812c:	cmp	r0, #0
   18130:	beq	18148 <ftello64@plt+0x6ad8>
   18134:	mov	r1, r6
   18138:	bl	267b4 <ftello64@plt+0x15144>
   1813c:	cmp	r0, #0
   18140:	beq	18178 <ftello64@plt+0x6b08>
   18144:	str	r0, [r4, #12]
   18148:	ldrb	r3, [r4, #75]	; 0x4b
   1814c:	cmp	r3, #0
   18150:	bne	18160 <ftello64@plt+0x6af0>
   18154:	mov	r0, #0
   18158:	str	r5, [r4, #36]	; 0x24
   1815c:	pop	{r4, r5, r6, pc}
   18160:	mov	r1, r5
   18164:	ldr	r0, [r4, #4]
   18168:	bl	267b4 <ftello64@plt+0x15144>
   1816c:	cmp	r0, #0
   18170:	strne	r0, [r4, #4]
   18174:	bne	18154 <ftello64@plt+0x6ae4>
   18178:	mov	r0, #12
   1817c:	pop	{r4, r5, r6, pc}
   18180:	push	{r4, r5, r6, lr}
   18184:	mov	r5, r1
   18188:	ldr	r3, [r0]
   1818c:	ldr	r1, [r0, #4]
   18190:	mov	r4, r0
   18194:	cmp	r3, r1
   18198:	beq	181b4 <ftello64@plt+0x6b44>
   1819c:	ldr	r3, [r0, #8]
   181a0:	add	r2, r1, #1
   181a4:	str	r2, [r4, #4]
   181a8:	mov	r0, #1
   181ac:	str	r5, [r3, r1, lsl #2]
   181b0:	pop	{r4, r5, r6, pc}
   181b4:	add	r1, r1, #1
   181b8:	ldr	r0, [r0, #8]
   181bc:	lsl	r3, r1, #1
   181c0:	str	r3, [r4]
   181c4:	lsl	r1, r1, #3
   181c8:	bl	267b4 <ftello64@plt+0x15144>
   181cc:	subs	r3, r0, #0
   181d0:	ldrne	r1, [r4, #4]
   181d4:	strne	r3, [r4, #8]
   181d8:	bne	181a0 <ftello64@plt+0x6b30>
   181dc:	mov	r0, r3
   181e0:	pop	{r4, r5, r6, pc}
   181e4:	ldr	r3, [r1, #8]
   181e8:	push	{r4, r5, r6, r7, r8, lr}
   181ec:	mov	r5, r1
   181f0:	mov	r4, #0
   181f4:	str	r2, [r5], #16
   181f8:	mov	r8, r0
   181fc:	str	r3, [r1, #16]
   18200:	lsl	r0, r3, #2
   18204:	str	r4, [r1, #20]
   18208:	mov	r7, r1
   1820c:	mov	r6, r2
   18210:	bl	26788 <ftello64@plt+0x15118>
   18214:	cmp	r0, r4
   18218:	str	r0, [r7, #24]
   1821c:	beq	182b8 <ftello64@plt+0x6c48>
   18220:	ldr	r0, [r7, #8]
   18224:	cmp	r0, #0
   18228:	bgt	1823c <ftello64@plt+0x6bcc>
   1822c:	b	18278 <ftello64@plt+0x6c08>
   18230:	add	r4, r4, #1
   18234:	cmp	r0, r4
   18238:	ble	18278 <ftello64@plt+0x6c08>
   1823c:	ldr	r2, [r7, #12]
   18240:	ldr	r3, [r8]
   18244:	ldr	r1, [r2, r4, lsl #2]
   18248:	add	r3, r3, r1, lsl #3
   1824c:	ldrb	r3, [r3, #4]
   18250:	tst	r3, #8
   18254:	bne	18230 <ftello64@plt+0x6bc0>
   18258:	mov	r0, r5
   1825c:	bl	18180 <ftello64@plt+0x6b10>
   18260:	cmp	r0, #0
   18264:	beq	182b8 <ftello64@plt+0x6c48>
   18268:	ldr	r0, [r7, #8]
   1826c:	add	r4, r4, #1
   18270:	cmp	r0, r4
   18274:	bgt	1823c <ftello64@plt+0x6bcc>
   18278:	ldr	r4, [r8, #68]	; 0x44
   1827c:	ldr	r5, [r8, #32]
   18280:	and	r6, r6, r4
   18284:	add	r6, r6, r6, lsl #1
   18288:	lsl	r4, r6, #2
   1828c:	add	r6, r5, r4
   18290:	ldr	r3, [r5, r4]
   18294:	ldr	r2, [r6, #4]
   18298:	cmp	r2, r3
   1829c:	ldrgt	r2, [r6, #8]
   182a0:	ble	182c0 <ftello64@plt+0x6c50>
   182a4:	add	r1, r3, #1
   182a8:	str	r1, [r5, r4]
   182ac:	mov	r0, #0
   182b0:	str	r7, [r2, r3, lsl #2]
   182b4:	pop	{r4, r5, r6, r7, r8, pc}
   182b8:	mov	r0, #12
   182bc:	pop	{r4, r5, r6, r7, r8, pc}
   182c0:	add	r3, r3, #1
   182c4:	ldr	r0, [r6, #8]
   182c8:	lsl	r1, r3, #3
   182cc:	lsl	r8, r3, #1
   182d0:	bl	267b4 <ftello64@plt+0x15144>
   182d4:	subs	r2, r0, #0
   182d8:	beq	182b8 <ftello64@plt+0x6c48>
   182dc:	ldr	r3, [r5, r4]
   182e0:	str	r2, [r6, #8]
   182e4:	str	r8, [r6, #4]
   182e8:	b	182a4 <ftello64@plt+0x6c34>
   182ec:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   182f0:	mov	r5, r0
   182f4:	ldr	r9, [r0, #36]	; 0x24
   182f8:	ldr	r3, [r0, #48]	; 0x30
   182fc:	ldr	r4, [r0, #28]
   18300:	cmp	r9, r3
   18304:	movge	r9, r3
   18308:	cmp	r9, r4
   1830c:	sub	sp, sp, #84	; 0x54
   18310:	ble	183b0 <ftello64@plt+0x6d40>
   18314:	add	r7, r0, #16
   18318:	add	r8, sp, #8
   1831c:	mov	sl, #1
   18320:	mvn	r6, #0
   18324:	ldm	r7, {r0, r1}
   18328:	ldr	ip, [r5, #64]	; 0x40
   1832c:	sub	r2, r9, r4
   18330:	cmp	ip, #0
   18334:	stm	r8, {r0, r1}
   18338:	bne	183f4 <ftello64@plt+0x6d84>
   1833c:	ldr	r3, [r5, #24]
   18340:	ldr	r1, [r5]
   18344:	add	r3, r4, r3
   18348:	add	r1, r1, r3
   1834c:	mov	r3, r7
   18350:	add	r0, sp, #4
   18354:	bl	26c24 <ftello64@plt+0x155b4>
   18358:	sub	r2, r0, #1
   1835c:	cmn	r2, #3
   18360:	mov	r3, r0
   18364:	bhi	183c0 <ftello64@plt+0x6d50>
   18368:	cmn	r0, #2
   1836c:	ldrne	r2, [sp, #4]
   18370:	beq	18454 <ftello64@plt+0x6de4>
   18374:	ldr	r1, [r5, #8]
   18378:	add	r0, r4, r3
   1837c:	add	ip, r4, #1
   18380:	cmp	ip, r0
   18384:	str	r2, [r1, r4, lsl #2]
   18388:	add	r3, r1, r4, lsl #2
   1838c:	bge	1847c <ftello64@plt+0x6e0c>
   18390:	sub	r2, r0, #-1073741823	; 0xc0000001
   18394:	add	r2, r1, r2, lsl #2
   18398:	str	r6, [r3, #4]!
   1839c:	cmp	r2, r3
   183a0:	bne	18398 <ftello64@plt+0x6d28>
   183a4:	mov	r4, r0
   183a8:	cmp	r9, r4
   183ac:	bgt	18324 <ftello64@plt+0x6cb4>
   183b0:	str	r4, [r5, #28]
   183b4:	str	r4, [r5, #32]
   183b8:	add	sp, sp, #84	; 0x54
   183bc:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   183c0:	ldr	r3, [r5]
   183c4:	ldr	r2, [r5, #24]
   183c8:	add	r3, r3, r4
   183cc:	ldr	r1, [r5, #64]	; 0x40
   183d0:	ldrb	r2, [r3, r2]
   183d4:	cmp	r1, #0
   183d8:	mov	r3, sl
   183dc:	str	r2, [sp, #4]
   183e0:	ldrbne	r2, [r1, r2]
   183e4:	ldm	r8, {r0, r1}
   183e8:	strne	r2, [sp, #4]
   183ec:	stm	r7, {r0, r1}
   183f0:	b	18374 <ftello64@plt+0x6d04>
   183f4:	ldr	r3, [r5, #80]	; 0x50
   183f8:	cmp	r3, #0
   183fc:	ble	1844c <ftello64@plt+0x6ddc>
   18400:	add	r0, sp, #15
   18404:	mov	r3, #0
   18408:	b	18410 <ftello64@plt+0x6da0>
   1840c:	ldr	ip, [r5, #64]	; 0x40
   18410:	ldr	r1, [r5]
   18414:	ldr	lr, [r5, #24]
   18418:	add	r1, r1, r4
   1841c:	add	r1, r1, r3
   18420:	ldr	fp, [r5, #4]
   18424:	ldrb	lr, [r1, lr]
   18428:	add	r1, fp, r4
   1842c:	ldrb	ip, [ip, lr]
   18430:	strb	ip, [r1, r3]
   18434:	ldr	r1, [r5, #80]	; 0x50
   18438:	add	r3, r3, #1
   1843c:	cmp	r1, r3
   18440:	cmpgt	r2, r3
   18444:	strb	ip, [r0, #1]!
   18448:	bgt	1840c <ftello64@plt+0x6d9c>
   1844c:	add	r1, sp, #16
   18450:	b	1834c <ftello64@plt+0x6cdc>
   18454:	ldr	r2, [r5, #36]	; 0x24
   18458:	ldr	r3, [r5, #48]	; 0x30
   1845c:	cmp	r2, r3
   18460:	bge	183c0 <ftello64@plt+0x6d50>
   18464:	ldm	r8, {r0, r1}
   18468:	stm	r7, {r0, r1}
   1846c:	str	r4, [r5, #28]
   18470:	str	r4, [r5, #32]
   18474:	add	sp, sp, #84	; 0x54
   18478:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1847c:	mov	r4, ip
   18480:	b	183a8 <ftello64@plt+0x6d38>
   18484:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   18488:	mov	r5, r0
   1848c:	ldr	r7, [r0, #36]	; 0x24
   18490:	ldr	r3, [r0, #48]	; 0x30
   18494:	ldrb	r2, [r0, #74]	; 0x4a
   18498:	cmp	r7, r3
   1849c:	movge	r7, r3
   184a0:	cmp	r2, #0
   184a4:	sub	sp, sp, #100	; 0x64
   184a8:	ldr	r6, [r0, #28]
   184ac:	bne	184bc <ftello64@plt+0x6e4c>
   184b0:	ldr	r3, [r0, #64]	; 0x40
   184b4:	cmp	r3, #0
   184b8:	beq	185f0 <ftello64@plt+0x6f80>
   184bc:	ldr	r4, [r5, #32]
   184c0:	cmp	r6, r7
   184c4:	bge	185dc <ftello64@plt+0x6f6c>
   184c8:	sub	r3, r7, r6
   184cc:	str	r3, [sp, #4]
   184d0:	add	sl, r5, #16
   184d4:	add	r3, sp, #24
   184d8:	str	r3, [sp]
   184dc:	add	r3, sp, #20
   184e0:	str	r3, [sp, #8]
   184e4:	ldm	sl, {r0, r1}
   184e8:	ldr	r2, [r5, #64]	; 0x40
   184ec:	ldr	r3, [sp]
   184f0:	cmp	r2, #0
   184f4:	stm	r3, {r0, r1}
   184f8:	bne	1873c <ftello64@plt+0x70cc>
   184fc:	ldr	r3, [r5, #24]
   18500:	ldr	r2, [r5]
   18504:	add	r3, r4, r3
   18508:	add	r3, r2, r3
   1850c:	str	r3, [sp, #12]
   18510:	mov	r3, sl
   18514:	ldr	r2, [sp, #4]
   18518:	ldr	r0, [sp, #8]
   1851c:	ldr	r1, [sp, #12]
   18520:	bl	26c24 <ftello64@plt+0x155b4>
   18524:	sub	r3, r0, #1
   18528:	cmn	r3, #4
   1852c:	mov	r8, r0
   18530:	str	r3, [sp, #4]
   18534:	bhi	1884c <ftello64@plt+0x71dc>
   18538:	ldr	fp, [sp, #20]
   1853c:	mov	r0, fp
   18540:	bl	11634 <towupper@plt>
   18544:	cmp	fp, r0
   18548:	mov	r9, r0
   1854c:	beq	18834 <ftello64@plt+0x71c4>
   18550:	add	r0, sp, #32
   18554:	ldr	r2, [sp]
   18558:	mov	r1, r9
   1855c:	bl	112b0 <wcrtomb@plt>
   18560:	cmp	r8, r0
   18564:	mov	fp, r0
   18568:	bne	188ec <ftello64@plt+0x727c>
   1856c:	ldr	r0, [r5, #4]
   18570:	add	r1, sp, #32
   18574:	add	r0, r0, r6
   18578:	mov	r2, r8
   1857c:	bl	1134c <memcpy@plt>
   18580:	ldrb	r3, [r5, #76]	; 0x4c
   18584:	cmp	r3, #0
   18588:	bne	188c4 <ftello64@plt+0x7254>
   1858c:	add	r2, r8, r4
   18590:	ldr	r3, [r5, #8]
   18594:	add	r8, r6, r8
   18598:	add	r1, r6, #1
   1859c:	cmp	r1, r8
   185a0:	mov	r4, r2
   185a4:	str	r9, [r3, r6, lsl #2]
   185a8:	bge	188e4 <ftello64@plt+0x7274>
   185ac:	sub	r2, r8, #-1073741823	; 0xc0000001
   185b0:	add	r6, r3, r6, lsl #2
   185b4:	add	r3, r3, r2, lsl #2
   185b8:	mvn	r2, #0
   185bc:	str	r2, [r6, #4]!
   185c0:	cmp	r3, r6
   185c4:	bne	185bc <ftello64@plt+0x6f4c>
   185c8:	mov	r6, r8
   185cc:	b	184c0 <ftello64@plt+0x6e50>
   185d0:	ldr	r3, [sp]
   185d4:	ldm	r3, {r0, r1}
   185d8:	stm	sl, {r0, r1}
   185dc:	mov	r0, #0
   185e0:	str	r6, [r5, #28]
   185e4:	str	r4, [r5, #32]
   185e8:	add	sp, sp, #100	; 0x64
   185ec:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   185f0:	ldrb	r3, [r0, #76]	; 0x4c
   185f4:	cmp	r3, #0
   185f8:	bne	184bc <ftello64@plt+0x6e4c>
   185fc:	cmp	r6, r7
   18600:	bge	18824 <ftello64@plt+0x71b4>
   18604:	add	sl, r0, #16
   18608:	mvn	r9, #0
   1860c:	b	1863c <ftello64@plt+0x6fcc>
   18610:	mov	r0, fp
   18614:	bl	11634 <towupper@plt>
   18618:	bics	r3, r0, #127	; 0x7f
   1861c:	bne	18664 <ftello64@plt+0x6ff4>
   18620:	ldr	r3, [r5, #4]
   18624:	strb	r0, [r3, r6]
   18628:	ldr	r3, [r5, #8]
   1862c:	str	r0, [r3, r6, lsl #2]
   18630:	add	r6, r6, #1
   18634:	cmp	r7, r6
   18638:	ble	18824 <ftello64@plt+0x71b4>
   1863c:	ldr	r8, [r5]
   18640:	ldr	r4, [r5, #24]
   18644:	add	r3, r8, r4
   18648:	ldrb	fp, [r3, r6]
   1864c:	tst	fp, #128	; 0x80
   18650:	bne	18664 <ftello64@plt+0x6ff4>
   18654:	mov	r0, sl
   18658:	bl	11370 <mbsinit@plt>
   1865c:	cmp	r0, #0
   18660:	bne	18610 <ftello64@plt+0x6fa0>
   18664:	ldm	sl, {r0, r1}
   18668:	add	r2, sp, #24
   1866c:	sub	r3, r7, r6
   18670:	add	r4, r4, r6
   18674:	stm	r2, {r0, r1}
   18678:	str	r3, [sp, #4]
   1867c:	mov	r2, r3
   18680:	add	r1, r8, r4
   18684:	mov	r3, sl
   18688:	add	r0, sp, #20
   1868c:	bl	26c24 <ftello64@plt+0x155b4>
   18690:	add	r2, sp, #24
   18694:	str	r2, [sp]
   18698:	add	r2, sp, #20
   1869c:	mov	r4, r6
   186a0:	str	r2, [sp, #8]
   186a4:	sub	r3, r0, #1
   186a8:	cmn	r3, #4
   186ac:	mov	r8, r0
   186b0:	bhi	187b8 <ftello64@plt+0x7148>
   186b4:	ldr	r3, [sp, #20]
   186b8:	mov	r0, r3
   186bc:	str	r3, [sp, #12]
   186c0:	bl	11634 <towupper@plt>
   186c4:	ldr	r3, [sp, #12]
   186c8:	cmp	r3, r0
   186cc:	mov	fp, r0
   186d0:	beq	18794 <ftello64@plt+0x7124>
   186d4:	mov	r1, r0
   186d8:	add	r2, sp, #24
   186dc:	add	r0, sp, #32
   186e0:	bl	112b0 <wcrtomb@plt>
   186e4:	cmp	r8, r0
   186e8:	bne	187e8 <ftello64@plt+0x7178>
   186ec:	ldr	r0, [r5, #4]
   186f0:	mov	r2, r8
   186f4:	add	r0, r0, r6
   186f8:	add	r1, sp, #32
   186fc:	bl	1134c <memcpy@plt>
   18700:	add	r6, r6, #1
   18704:	ldr	r2, [r5, #8]
   18708:	sub	r3, r6, #1
   1870c:	add	r8, r3, r8
   18710:	cmp	r6, r8
   18714:	str	fp, [r2, r4, lsl #2]
   18718:	add	r4, r2, r4, lsl #2
   1871c:	bge	18634 <ftello64@plt+0x6fc4>
   18720:	sub	r3, r8, #-1073741823	; 0xc0000001
   18724:	add	r3, r2, r3, lsl #2
   18728:	str	r9, [r4, #4]!
   1872c:	cmp	r4, r3
   18730:	bne	18728 <ftello64@plt+0x70b8>
   18734:	mov	r6, r8
   18738:	b	18634 <ftello64@plt+0x6fc4>
   1873c:	ldr	lr, [r5, #80]	; 0x50
   18740:	cmp	lr, #0
   18744:	ble	18788 <ftello64@plt+0x7118>
   18748:	ldr	r3, [r5, #24]
   1874c:	ldr	r0, [sp, #4]
   18750:	ldr	r1, [r5]
   18754:	add	r3, r4, r3
   18758:	cmp	lr, r0
   1875c:	sub	r3, r3, #1
   18760:	movge	lr, r0
   18764:	add	r1, r1, r3
   18768:	add	r0, sp, #31
   1876c:	mov	r3, #0
   18770:	ldrb	ip, [r1, #1]!
   18774:	add	r3, r3, #1
   18778:	cmp	r3, lr
   1877c:	ldrb	ip, [r2, ip]
   18780:	strb	ip, [r0, #1]!
   18784:	blt	18770 <ftello64@plt+0x7100>
   18788:	add	r3, sp, #32
   1878c:	str	r3, [sp, #12]
   18790:	b	18510 <ftello64@plt+0x6ea0>
   18794:	ldr	r3, [r5, #24]
   18798:	ldr	r1, [r5]
   1879c:	ldr	r0, [r5, #4]
   187a0:	add	r3, r6, r3
   187a4:	add	r1, r1, r3
   187a8:	add	r0, r0, r6
   187ac:	mov	r2, r8
   187b0:	bl	1134c <memcpy@plt>
   187b4:	b	18700 <ftello64@plt+0x7090>
   187b8:	cmn	r3, #3
   187bc:	bne	187f0 <ftello64@plt+0x7180>
   187c0:	ldr	r2, [r5, #36]	; 0x24
   187c4:	ldr	r3, [r5, #48]	; 0x30
   187c8:	cmp	r2, r3
   187cc:	blt	18818 <ftello64@plt+0x71a8>
   187d0:	ldr	r3, [r5, #4]
   187d4:	strb	fp, [r3, r6]
   187d8:	ldr	r3, [r5, #8]
   187dc:	add	r6, r6, #1
   187e0:	str	fp, [r3, r4, lsl #2]
   187e4:	b	18634 <ftello64@plt+0x6fc4>
   187e8:	mov	r4, r6
   187ec:	b	184e4 <ftello64@plt+0x6e74>
   187f0:	ldr	r3, [r5, #4]
   187f4:	cmn	r0, #1
   187f8:	strb	fp, [r3, r6]
   187fc:	ldr	r3, [r5, #8]
   18800:	add	r6, r6, #1
   18804:	str	fp, [r3, r4, lsl #2]
   18808:	addeq	r3, sp, #24
   1880c:	ldmeq	r3, {r0, r1}
   18810:	stmeq	sl, {r0, r1}
   18814:	b	18634 <ftello64@plt+0x6fc4>
   18818:	add	r3, sp, #24
   1881c:	ldm	r3, {r0, r1}
   18820:	stm	sl, {r0, r1}
   18824:	str	r6, [r5, #28]
   18828:	str	r6, [r5, #32]
   1882c:	mov	r0, #0
   18830:	b	185e8 <ftello64@plt+0x6f78>
   18834:	ldr	r0, [r5, #4]
   18838:	ldr	r1, [sp, #12]
   1883c:	add	r0, r0, r6
   18840:	mov	r2, r8
   18844:	bl	1134c <memcpy@plt>
   18848:	b	18580 <ftello64@plt+0x6f10>
   1884c:	ldr	r3, [sp, #4]
   18850:	cmn	r3, #3
   18854:	bne	18868 <ftello64@plt+0x71f8>
   18858:	ldr	r2, [r5, #36]	; 0x24
   1885c:	ldr	r3, [r5, #48]	; 0x30
   18860:	cmp	r2, r3
   18864:	blt	185d0 <ftello64@plt+0x6f60>
   18868:	ldr	r3, [r5]
   1886c:	ldr	r1, [r5, #24]
   18870:	add	r3, r3, r4
   18874:	ldr	r2, [r5, #64]	; 0x40
   18878:	ldrb	r3, [r3, r1]
   1887c:	cmp	r2, #0
   18880:	mov	r1, r6
   18884:	ldrbne	r3, [r2, r3]
   18888:	ldr	r2, [r5, #4]
   1888c:	strb	r3, [r2, r6]
   18890:	ldrb	r2, [r5, #76]	; 0x4c
   18894:	cmp	r2, #0
   18898:	ldrne	r2, [r5, #12]
   1889c:	strne	r4, [r2, r6, lsl #2]
   188a0:	ldr	r2, [r5, #8]
   188a4:	cmn	r8, #1
   188a8:	add	r4, r4, #1
   188ac:	add	r6, r6, #1
   188b0:	str	r3, [r2, r1, lsl #2]
   188b4:	ldreq	r3, [sp]
   188b8:	ldmeq	r3, {r0, r1}
   188bc:	stmeq	sl, {r0, r1}
   188c0:	b	184c0 <ftello64@plt+0x6e50>
   188c4:	ldr	r3, [r5, #12]
   188c8:	add	r2, r8, r4
   188cc:	add	r3, r3, r6, lsl #2
   188d0:	str	r4, [r3], #4
   188d4:	add	r4, r4, #1
   188d8:	cmp	r2, r4
   188dc:	bne	188d0 <ftello64@plt+0x7260>
   188e0:	b	18590 <ftello64@plt+0x6f20>
   188e4:	mov	r6, r1
   188e8:	b	184c0 <ftello64@plt+0x6e50>
   188ec:	cmn	r0, #1
   188f0:	beq	18834 <ftello64@plt+0x71c4>
   188f4:	ldr	r0, [r5, #36]	; 0x24
   188f8:	add	r7, r6, fp
   188fc:	cmp	r7, r0
   18900:	bhi	185d0 <ftello64@plt+0x6f60>
   18904:	ldr	r3, [r5, #12]
   18908:	cmp	r3, #0
   1890c:	beq	189e8 <ftello64@plt+0x7378>
   18910:	ldrb	r3, [r5, #76]	; 0x4c
   18914:	cmp	r3, #0
   18918:	bne	18944 <ftello64@plt+0x72d4>
   1891c:	cmp	r6, #0
   18920:	ldrne	r2, [r5, #12]
   18924:	subne	r2, r2, #4
   18928:	beq	1893c <ftello64@plt+0x72cc>
   1892c:	str	r3, [r2, #4]!
   18930:	add	r3, r3, #1
   18934:	cmp	r6, r3
   18938:	bne	1892c <ftello64@plt+0x72bc>
   1893c:	mov	r3, #1
   18940:	strb	r3, [r5, #76]	; 0x4c
   18944:	ldr	r0, [r5, #4]
   18948:	add	r1, sp, #32
   1894c:	mov	r2, fp
   18950:	add	r0, r0, r6
   18954:	bl	1134c <memcpy@plt>
   18958:	ldr	r3, [r5, #8]
   1895c:	ldr	r1, [r5, #12]
   18960:	lsl	r2, r6, #2
   18964:	cmp	fp, #1
   18968:	str	r9, [r3, r6, lsl #2]
   1896c:	add	r3, r3, r2
   18970:	str	r4, [r1, r6, lsl #2]
   18974:	add	r2, r1, r2
   18978:	bls	189a8 <ftello64@plt+0x7338>
   1897c:	mov	r1, #1
   18980:	mvn	ip, #0
   18984:	cmp	r1, r8
   18988:	ldr	r0, [sp, #4]
   1898c:	movcc	r0, r1
   18990:	add	r1, r1, #1
   18994:	add	r0, r0, r4
   18998:	cmp	r1, fp
   1899c:	str	r0, [r2, #4]!
   189a0:	str	ip, [r3, #4]!
   189a4:	bne	18984 <ftello64@plt+0x7314>
   189a8:	ldr	r2, [r5, #52]	; 0x34
   189ac:	ldr	r3, [r5, #48]	; 0x30
   189b0:	cmp	r4, r2
   189b4:	sub	fp, fp, r8
   189b8:	ldrlt	r2, [r5, #56]	; 0x38
   189bc:	add	r3, fp, r3
   189c0:	addlt	fp, r2, fp
   189c4:	ldr	r2, [r5, #36]	; 0x24
   189c8:	strlt	fp, [r5, #56]	; 0x38
   189cc:	cmp	r3, r2
   189d0:	mov	r6, r7
   189d4:	str	r3, [r5, #48]	; 0x30
   189d8:	add	r4, r8, r4
   189dc:	movlt	r7, r3
   189e0:	movge	r7, r2
   189e4:	b	184c0 <ftello64@plt+0x6e50>
   189e8:	lsl	r0, r0, #2
   189ec:	bl	26788 <ftello64@plt+0x15118>
   189f0:	cmp	r0, #0
   189f4:	str	r0, [r5, #12]
   189f8:	moveq	r0, #12
   189fc:	bne	18910 <ftello64@plt+0x72a0>
   18a00:	b	185e8 <ftello64@plt+0x6f78>
   18a04:	push	{r4, r5, r6, lr}
   18a08:	mov	r5, r0
   18a0c:	ldr	r6, [r0, #36]	; 0x24
   18a10:	ldr	r3, [r0, #48]	; 0x30
   18a14:	ldr	r4, [r0, #28]
   18a18:	cmp	r6, r3
   18a1c:	movge	r6, r3
   18a20:	cmp	r6, r4
   18a24:	ble	18a68 <ftello64@plt+0x73f8>
   18a28:	bl	114a8 <__ctype_toupper_loc@plt>
   18a2c:	ldr	r3, [r5]
   18a30:	ldr	r2, [r5, #24]
   18a34:	add	r3, r3, r4
   18a38:	ldr	r1, [r5, #64]	; 0x40
   18a3c:	ldrb	r2, [r3, r2]
   18a40:	cmp	r1, #0
   18a44:	ldr	r3, [r5, #4]
   18a48:	ldrbne	r2, [r1, r2]
   18a4c:	ldr	r1, [r0]
   18a50:	add	r3, r3, r4
   18a54:	add	r4, r4, #1
   18a58:	ldr	r2, [r1, r2, lsl #2]
   18a5c:	cmp	r6, r4
   18a60:	strb	r2, [r3]
   18a64:	bne	18a2c <ftello64@plt+0x73bc>
   18a68:	str	r4, [r5, #28]
   18a6c:	str	r4, [r5, #32]
   18a70:	pop	{r4, r5, r6, pc}
   18a74:	ldr	r3, [r0, #36]	; 0x24
   18a78:	push	{r4, r5, r6, lr}
   18a7c:	cmn	r3, #-536870910	; 0xe0000002
   18a80:	bhi	18b68 <ftello64@plt+0x74f8>
   18a84:	ldr	r2, [r0, #48]	; 0x30
   18a88:	lsl	r3, r3, #1
   18a8c:	cmp	r3, r2
   18a90:	movge	r3, r2
   18a94:	cmp	r3, r1
   18a98:	movge	r1, r3
   18a9c:	mov	r4, r0
   18aa0:	bl	180ec <ftello64@plt+0x6a7c>
   18aa4:	subs	r5, r0, #0
   18aa8:	bne	18b60 <ftello64@plt+0x74f0>
   18aac:	ldr	r0, [r4, #100]	; 0x64
   18ab0:	cmp	r0, #0
   18ab4:	beq	18ad4 <ftello64@plt+0x7464>
   18ab8:	ldr	r1, [r4, #36]	; 0x24
   18abc:	add	r1, r1, #1
   18ac0:	lsl	r1, r1, #2
   18ac4:	bl	267b4 <ftello64@plt+0x15144>
   18ac8:	cmp	r0, #0
   18acc:	beq	18b68 <ftello64@plt+0x74f8>
   18ad0:	str	r0, [r4, #100]	; 0x64
   18ad4:	ldrb	r3, [r4, #72]	; 0x48
   18ad8:	cmp	r3, #0
   18adc:	ldr	r3, [r4, #80]	; 0x50
   18ae0:	beq	18af8 <ftello64@plt+0x7488>
   18ae4:	cmp	r3, #1
   18ae8:	mov	r0, r4
   18aec:	ble	18b84 <ftello64@plt+0x7514>
   18af0:	pop	{r4, r5, r6, lr}
   18af4:	b	18484 <ftello64@plt+0x6e14>
   18af8:	cmp	r3, #1
   18afc:	bgt	18b74 <ftello64@plt+0x7504>
   18b00:	ldr	r1, [r4, #64]	; 0x40
   18b04:	cmp	r1, #0
   18b08:	beq	18b60 <ftello64@plt+0x74f0>
   18b0c:	ldr	lr, [r4, #36]	; 0x24
   18b10:	ldr	r2, [r4, #48]	; 0x30
   18b14:	ldr	r3, [r4, #28]
   18b18:	cmp	lr, r2
   18b1c:	movge	lr, r2
   18b20:	cmp	lr, r3
   18b24:	bgt	18b30 <ftello64@plt+0x74c0>
   18b28:	b	18b58 <ftello64@plt+0x74e8>
   18b2c:	ldr	r1, [r4, #64]	; 0x40
   18b30:	ldr	r2, [r4]
   18b34:	ldr	ip, [r4, #24]
   18b38:	add	r2, r2, r3
   18b3c:	ldr	r0, [r4, #4]
   18b40:	ldrb	r2, [r2, ip]
   18b44:	ldrb	r2, [r1, r2]
   18b48:	strb	r2, [r0, r3]
   18b4c:	add	r3, r3, #1
   18b50:	cmp	lr, r3
   18b54:	bne	18b2c <ftello64@plt+0x74bc>
   18b58:	str	r3, [r4, #28]
   18b5c:	str	r3, [r4, #32]
   18b60:	mov	r0, r5
   18b64:	pop	{r4, r5, r6, pc}
   18b68:	mov	r5, #12
   18b6c:	mov	r0, r5
   18b70:	pop	{r4, r5, r6, pc}
   18b74:	mov	r0, r4
   18b78:	bl	182ec <ftello64@plt+0x6c7c>
   18b7c:	mov	r0, r5
   18b80:	pop	{r4, r5, r6, pc}
   18b84:	bl	18a04 <ftello64@plt+0x7394>
   18b88:	b	18b60 <ftello64@plt+0x74f0>
   18b8c:	push	{r4, lr}
   18b90:	mov	r4, r0
   18b94:	ldr	r0, [r0]
   18b98:	bl	14c70 <ftello64@plt+0x3600>
   18b9c:	ldr	r0, [r4, #4]
   18ba0:	bl	14c70 <ftello64@plt+0x3600>
   18ba4:	ldr	r0, [r4, #8]
   18ba8:	bl	14c70 <ftello64@plt+0x3600>
   18bac:	ldr	r0, [r4, #12]
   18bb0:	bl	14c70 <ftello64@plt+0x3600>
   18bb4:	mov	r0, r4
   18bb8:	pop	{r4, lr}
   18bbc:	b	14c70 <ftello64@plt+0x3600>
   18bc0:	ldr	r3, [pc, #36]	; 18bec <ftello64@plt+0x757c>
   18bc4:	ldr	r2, [r0, #4]
   18bc8:	and	r3, r3, r2
   18bcc:	cmp	r3, #6
   18bd0:	beq	18be4 <ftello64@plt+0x7574>
   18bd4:	cmp	r3, #3
   18bd8:	bxne	lr
   18bdc:	ldr	r0, [r0]
   18be0:	b	14c70 <ftello64@plt+0x3600>
   18be4:	ldr	r0, [r0]
   18be8:	b	18b8c <ftello64@plt+0x751c>
   18bec:	strdeq	r0, [r4], -pc	; <UNPREDICTABLE>
   18bf0:	add	r0, r1, #20
   18bf4:	push	{r4, lr}
   18bf8:	bl	18bc0 <ftello64@plt+0x7550>
   18bfc:	mov	r0, #0
   18c00:	pop	{r4, pc}
   18c04:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   18c08:	sub	sp, sp, #12
   18c0c:	ldmib	r0, {r5, ip}
   18c10:	stm	sp, {r1, r2}
   18c14:	mov	r4, r0
   18c18:	cmp	ip, r5
   18c1c:	mov	r8, sp
   18c20:	ldrb	r6, [sp, #4]
   18c24:	bcs	18ce4 <ftello64@plt+0x7674>
   18c28:	ldr	r7, [r0, #12]
   18c2c:	ldr	r5, [r0, #20]
   18c30:	ldm	r8, {r0, r1}
   18c34:	ldr	r3, [r4]
   18c38:	cmp	r6, #5
   18c3c:	add	r3, r3, ip, lsl #3
   18c40:	bic	r2, r1, #261120	; 0x3fc00
   18c44:	bic	r2, r2, #768	; 0x300
   18c48:	stm	r3, {r0, r1}
   18c4c:	str	r2, [r3, #4]
   18c50:	beq	18cd0 <ftello64@plt+0x7660>
   18c54:	sub	r6, r6, #6
   18c58:	clz	r6, r6
   18c5c:	lsr	r6, r6, #5
   18c60:	ldrb	r2, [r3, #6]
   18c64:	mvn	r1, #0
   18c68:	bic	r2, r2, #16
   18c6c:	orr	r2, r2, r6, lsl #4
   18c70:	strb	r2, [r3, #6]
   18c74:	str	r1, [r7, ip, lsl #2]
   18c78:	ldr	r3, [r4, #8]
   18c7c:	mov	r2, #0
   18c80:	add	r3, r3, r3, lsl #1
   18c84:	lsl	r3, r3, #2
   18c88:	add	r1, r5, r3
   18c8c:	str	r2, [r5, r3]
   18c90:	str	r2, [r1, #4]
   18c94:	str	r2, [r1, #8]
   18c98:	ldr	r3, [r4, #8]
   18c9c:	ldr	r0, [r4, #24]
   18ca0:	add	r3, r3, r3, lsl #1
   18ca4:	lsl	r3, r3, #2
   18ca8:	add	r1, r0, r3
   18cac:	str	r2, [r0, r3]
   18cb0:	str	r2, [r1, #4]
   18cb4:	str	r2, [r1, #8]
   18cb8:	ldr	r3, [r4, #8]
   18cbc:	mov	r0, r3
   18cc0:	add	r3, r3, #1
   18cc4:	str	r3, [r4, #8]
   18cc8:	add	sp, sp, #12
   18ccc:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   18cd0:	ldr	r6, [r4, #92]	; 0x5c
   18cd4:	cmp	r6, #1
   18cd8:	movle	r6, #0
   18cdc:	movgt	r6, #1
   18ce0:	b	18c60 <ftello64@plt+0x75f0>
   18ce4:	ldr	r3, [pc, #200]	; 18db4 <ftello64@plt+0x7744>
   18ce8:	lsl	r9, r5, #1
   18cec:	cmp	r9, r3
   18cf0:	bhi	18dac <ftello64@plt+0x773c>
   18cf4:	lsl	r1, r5, #4
   18cf8:	ldr	r0, [r0]
   18cfc:	bl	267b4 <ftello64@plt+0x15144>
   18d00:	cmp	r0, #0
   18d04:	beq	18dac <ftello64@plt+0x773c>
   18d08:	lsl	sl, r5, #3
   18d0c:	mov	r1, sl
   18d10:	str	r0, [r4]
   18d14:	ldr	r0, [r4, #12]
   18d18:	bl	267b4 <ftello64@plt+0x15144>
   18d1c:	mov	r1, sl
   18d20:	add	r5, r9, r5, lsl #2
   18d24:	lsl	sl, r5, #2
   18d28:	mov	r7, r0
   18d2c:	ldr	r0, [r4, #16]
   18d30:	bl	267b4 <ftello64@plt+0x15144>
   18d34:	mov	r1, sl
   18d38:	mov	fp, r0
   18d3c:	ldr	r0, [r4, #20]
   18d40:	bl	267b4 <ftello64@plt+0x15144>
   18d44:	mov	r1, sl
   18d48:	mov	r5, r0
   18d4c:	ldr	r0, [r4, #24]
   18d50:	bl	267b4 <ftello64@plt+0x15144>
   18d54:	cmp	fp, #0
   18d58:	cmpne	r7, #0
   18d5c:	mov	sl, r0
   18d60:	beq	18d8c <ftello64@plt+0x771c>
   18d64:	cmp	r0, #0
   18d68:	cmpne	r5, #0
   18d6c:	beq	18d8c <ftello64@plt+0x771c>
   18d70:	ldr	ip, [r4, #8]
   18d74:	str	r7, [r4, #12]
   18d78:	str	fp, [r4, #16]
   18d7c:	str	r5, [r4, #20]
   18d80:	str	r0, [r4, #24]
   18d84:	str	r9, [r4, #4]
   18d88:	b	18c30 <ftello64@plt+0x75c0>
   18d8c:	mov	r0, r7
   18d90:	bl	14c70 <ftello64@plt+0x3600>
   18d94:	mov	r0, fp
   18d98:	bl	14c70 <ftello64@plt+0x3600>
   18d9c:	mov	r0, r5
   18da0:	bl	14c70 <ftello64@plt+0x3600>
   18da4:	mov	r0, sl
   18da8:	bl	14c70 <ftello64@plt+0x3600>
   18dac:	mvn	r0, #0
   18db0:	b	18cc8 <ftello64@plt+0x7658>
   18db4:	ldrbne	r5, [r5, #-1365]	; 0xfffffaab
   18db8:	ldr	r3, [r0]
   18dbc:	push	{r4, r5, r6, r7, r8, lr}
   18dc0:	lsl	r7, r1, #3
   18dc4:	add	r3, r3, r7
   18dc8:	mov	r5, r1
   18dcc:	mov	r6, r2
   18dd0:	ldm	r3, {r1, r2}
   18dd4:	mov	r4, r0
   18dd8:	bl	18c04 <ftello64@plt+0x7594>
   18ddc:	cmn	r0, #1
   18de0:	popeq	{r4, r5, r6, r7, r8, pc}
   18de4:	ldr	lr, [r4]
   18de8:	ldr	ip, [pc, #80]	; 18e40 <ftello64@plt+0x77d0>
   18dec:	add	r1, lr, r0, lsl #3
   18df0:	ldr	r8, [pc, #76]	; 18e44 <ftello64@plt+0x77d4>
   18df4:	ldr	r3, [r1, #4]
   18df8:	and	r2, r6, ip
   18dfc:	add	r7, lr, r7
   18e00:	bic	r3, r3, r8
   18e04:	orr	r3, r3, r2, lsl #8
   18e08:	str	r3, [r1, #4]
   18e0c:	ldr	lr, [r7, #4]
   18e10:	bic	r3, r3, r8
   18e14:	and	ip, ip, lr, lsr #8
   18e18:	orr	r2, r2, ip
   18e1c:	orr	r3, r3, r2, lsl #8
   18e20:	str	r3, [r1, #4]
   18e24:	lsr	r3, r3, #16
   18e28:	uxtb	r3, r3
   18e2c:	orr	r3, r3, #4
   18e30:	strb	r3, [r1, #6]
   18e34:	ldr	r3, [r4, #16]
   18e38:	str	r5, [r3, r0, lsl #2]
   18e3c:	pop	{r4, r5, r6, r7, r8, pc}
   18e40:	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   18e44:	andeq	pc, r3, r0, lsl #30
   18e48:	push	{r4, lr}
   18e4c:	mov	r4, r0
   18e50:	ldr	r0, [r0, #24]
   18e54:	bl	14c70 <ftello64@plt+0x3600>
   18e58:	ldr	r0, [r4, #36]	; 0x24
   18e5c:	bl	14c70 <ftello64@plt+0x3600>
   18e60:	ldr	r3, [r4, #40]	; 0x28
   18e64:	add	r2, r4, #4
   18e68:	cmp	r3, r2
   18e6c:	beq	18e80 <ftello64@plt+0x7810>
   18e70:	ldr	r0, [r3, #8]
   18e74:	bl	14c70 <ftello64@plt+0x3600>
   18e78:	ldr	r0, [r4, #40]	; 0x28
   18e7c:	bl	14c70 <ftello64@plt+0x3600>
   18e80:	ldr	r0, [r4, #12]
   18e84:	bl	14c70 <ftello64@plt+0x3600>
   18e88:	ldr	r0, [r4, #48]	; 0x30
   18e8c:	bl	14c70 <ftello64@plt+0x3600>
   18e90:	ldr	r0, [r4, #44]	; 0x2c
   18e94:	bl	14c70 <ftello64@plt+0x3600>
   18e98:	mov	r0, r4
   18e9c:	pop	{r4, lr}
   18ea0:	b	14c70 <ftello64@plt+0x3600>
   18ea4:	push	{r4, lr}
   18ea8:	mov	r4, r0
   18eac:	ldr	r0, [r0, #8]
   18eb0:	bl	14c70 <ftello64@plt+0x3600>
   18eb4:	ldr	r0, [r4, #12]
   18eb8:	bl	14c70 <ftello64@plt+0x3600>
   18ebc:	ldrb	r3, [r4, #75]	; 0x4b
   18ec0:	cmp	r3, #0
   18ec4:	popeq	{r4, pc}
   18ec8:	ldr	r0, [r4, #4]
   18ecc:	pop	{r4, lr}
   18ed0:	b	14c70 <ftello64@plt+0x3600>
   18ed4:	push	{r4, r5, r6, r7, r8, lr}
   18ed8:	mov	r6, r0
   18edc:	ldr	r0, [r0]
   18ee0:	cmp	r0, #0
   18ee4:	beq	18f18 <ftello64@plt+0x78a8>
   18ee8:	ldr	r3, [r6, #8]
   18eec:	cmp	r3, #0
   18ef0:	beq	18f18 <ftello64@plt+0x78a8>
   18ef4:	mov	r4, #0
   18ef8:	b	18f00 <ftello64@plt+0x7890>
   18efc:	ldr	r0, [r6]
   18f00:	add	r0, r0, r4, lsl #3
   18f04:	bl	18bc0 <ftello64@plt+0x7550>
   18f08:	ldr	r3, [r6, #8]
   18f0c:	add	r4, r4, #1
   18f10:	cmp	r3, r4
   18f14:	bhi	18efc <ftello64@plt+0x788c>
   18f18:	ldr	r0, [r6, #12]
   18f1c:	bl	14c70 <ftello64@plt+0x3600>
   18f20:	ldr	r3, [r6, #8]
   18f24:	cmp	r3, #0
   18f28:	movne	r4, #0
   18f2c:	movne	r5, r4
   18f30:	beq	18f90 <ftello64@plt+0x7920>
   18f34:	ldr	r3, [r6, #24]
   18f38:	add	r5, r5, #1
   18f3c:	cmp	r3, #0
   18f40:	add	r2, r3, r4
   18f44:	beq	18f50 <ftello64@plt+0x78e0>
   18f48:	ldr	r0, [r2, #8]
   18f4c:	bl	14c70 <ftello64@plt+0x3600>
   18f50:	ldr	r3, [r6, #28]
   18f54:	cmp	r3, #0
   18f58:	add	r2, r3, r4
   18f5c:	beq	18f68 <ftello64@plt+0x78f8>
   18f60:	ldr	r0, [r2, #8]
   18f64:	bl	14c70 <ftello64@plt+0x3600>
   18f68:	ldr	r3, [r6, #20]
   18f6c:	cmp	r3, #0
   18f70:	add	r2, r3, r4
   18f74:	beq	18f80 <ftello64@plt+0x7910>
   18f78:	ldr	r0, [r2, #8]
   18f7c:	bl	14c70 <ftello64@plt+0x3600>
   18f80:	ldr	r3, [r6, #8]
   18f84:	add	r4, r4, #12
   18f88:	cmp	r3, r5
   18f8c:	bhi	18f34 <ftello64@plt+0x78c4>
   18f90:	ldr	r0, [r6, #20]
   18f94:	bl	14c70 <ftello64@plt+0x3600>
   18f98:	ldr	r0, [r6, #24]
   18f9c:	bl	14c70 <ftello64@plt+0x3600>
   18fa0:	ldr	r0, [r6, #28]
   18fa4:	bl	14c70 <ftello64@plt+0x3600>
   18fa8:	ldr	r0, [r6]
   18fac:	bl	14c70 <ftello64@plt+0x3600>
   18fb0:	ldr	r0, [r6, #32]
   18fb4:	cmp	r0, #0
   18fb8:	beq	19018 <ftello64@plt+0x79a8>
   18fbc:	mov	r7, #0
   18fc0:	mov	r8, r7
   18fc4:	ldr	r3, [r0, r7]
   18fc8:	add	r5, r0, r7
   18fcc:	cmp	r3, #0
   18fd0:	movgt	r4, #0
   18fd4:	ble	18ff4 <ftello64@plt+0x7984>
   18fd8:	ldr	r3, [r5, #8]
   18fdc:	ldr	r0, [r3, r4, lsl #2]
   18fe0:	bl	18e48 <ftello64@plt+0x77d8>
   18fe4:	ldr	r3, [r5]
   18fe8:	add	r4, r4, #1
   18fec:	cmp	r3, r4
   18ff0:	bgt	18fd8 <ftello64@plt+0x7968>
   18ff4:	ldr	r0, [r5, #8]
   18ff8:	bl	14c70 <ftello64@plt+0x3600>
   18ffc:	ldr	r3, [r6, #68]	; 0x44
   19000:	add	r8, r8, #1
   19004:	cmp	r3, r8
   19008:	add	r7, r7, #12
   1900c:	ldrcs	r0, [r6, #32]
   19010:	bcs	18fc4 <ftello64@plt+0x7954>
   19014:	ldr	r0, [r6, #32]
   19018:	bl	14c70 <ftello64@plt+0x3600>
   1901c:	ldr	r0, [r6, #60]	; 0x3c
   19020:	ldr	r3, [pc, #28]	; 19044 <ftello64@plt+0x79d4>
   19024:	cmp	r0, r3
   19028:	beq	19030 <ftello64@plt+0x79c0>
   1902c:	bl	14c70 <ftello64@plt+0x3600>
   19030:	ldr	r0, [r6, #132]	; 0x84
   19034:	bl	14c70 <ftello64@plt+0x3600>
   19038:	mov	r0, r6
   1903c:	pop	{r4, r5, r6, r7, r8, lr}
   19040:	b	14c70 <ftello64@plt+0x3600>
   19044:	muleq	r2, r8, pc	; <UNPREDICTABLE>
   19048:	ldr	r3, [r0, #124]	; 0x7c
   1904c:	push	{r4, r5, r6, r7, r8, lr}
   19050:	cmp	r3, #0
   19054:	mov	r8, r0
   19058:	movgt	r7, #0
   1905c:	ble	190dc <ftello64@plt+0x7a6c>
   19060:	ldr	r3, [r8, #132]	; 0x84
   19064:	ldr	r6, [r3, r7, lsl #2]
   19068:	ldr	r3, [r6, #16]
   1906c:	cmp	r3, #0
   19070:	movgt	r4, #0
   19074:	ble	190a0 <ftello64@plt+0x7a30>
   19078:	ldr	r3, [r6, #20]
   1907c:	ldr	r5, [r3, r4, lsl #2]
   19080:	add	r4, r4, #1
   19084:	ldr	r0, [r5, #16]
   19088:	bl	14c70 <ftello64@plt+0x3600>
   1908c:	mov	r0, r5
   19090:	bl	14c70 <ftello64@plt+0x3600>
   19094:	ldr	r3, [r6, #16]
   19098:	cmp	r3, r4
   1909c:	bgt	19078 <ftello64@plt+0x7a08>
   190a0:	ldr	r0, [r6, #20]
   190a4:	bl	14c70 <ftello64@plt+0x3600>
   190a8:	ldr	r3, [r6, #8]
   190ac:	cmp	r3, #0
   190b0:	beq	190c4 <ftello64@plt+0x7a54>
   190b4:	ldr	r0, [r3, #8]
   190b8:	bl	14c70 <ftello64@plt+0x3600>
   190bc:	ldr	r0, [r6, #8]
   190c0:	bl	14c70 <ftello64@plt+0x3600>
   190c4:	mov	r0, r6
   190c8:	bl	14c70 <ftello64@plt+0x3600>
   190cc:	ldr	r3, [r8, #124]	; 0x7c
   190d0:	add	r7, r7, #1
   190d4:	cmp	r3, r7
   190d8:	bgt	19060 <ftello64@plt+0x79f0>
   190dc:	mov	r3, #0
   190e0:	str	r3, [r8, #124]	; 0x7c
   190e4:	str	r3, [r8, #108]	; 0x6c
   190e8:	pop	{r4, r5, r6, r7, r8, pc}
   190ec:	push	{r4, r5, r6, lr}
   190f0:	subs	r5, r0, #0
   190f4:	beq	19148 <ftello64@plt+0x7ad8>
   190f8:	ldr	r3, [r5]
   190fc:	cmp	r3, #0
   19100:	movgt	r4, #0
   19104:	movgt	r6, r4
   19108:	ble	19140 <ftello64@plt+0x7ad0>
   1910c:	ldr	r3, [r5, #8]
   19110:	add	r6, r6, #1
   19114:	add	r3, r3, r4
   19118:	ldr	r0, [r3, #20]
   1911c:	bl	14c70 <ftello64@plt+0x3600>
   19120:	ldr	r3, [r5, #8]
   19124:	add	r3, r3, r4
   19128:	add	r4, r4, #24
   1912c:	ldr	r0, [r3, #8]
   19130:	bl	14c70 <ftello64@plt+0x3600>
   19134:	ldr	r3, [r5]
   19138:	cmp	r3, r6
   1913c:	bgt	1910c <ftello64@plt+0x7a9c>
   19140:	ldr	r0, [r5, #8]
   19144:	bl	14c70 <ftello64@plt+0x3600>
   19148:	mov	r0, #0
   1914c:	pop	{r4, r5, r6, pc}
   19150:	ldr	r3, [r0]
   19154:	push	{r4, r5, r6, lr}
   19158:	cmp	r3, #0
   1915c:	mov	r4, r0
   19160:	mov	r6, r1
   19164:	beq	19190 <ftello64@plt+0x7b20>
   19168:	ldr	r1, [r0, #4]
   1916c:	cmp	r1, #0
   19170:	bne	191c0 <ftello64@plt+0x7b50>
   19174:	ldr	r3, [r0, #8]
   19178:	mov	r0, #1
   1917c:	str	r6, [r3]
   19180:	ldr	r3, [r4, #4]
   19184:	add	r3, r3, r0
   19188:	str	r3, [r4, #4]
   1918c:	pop	{r4, r5, r6, pc}
   19190:	mov	r5, #1
   19194:	str	r5, [r0]
   19198:	str	r5, [r0, #4]
   1919c:	mov	r0, #4
   191a0:	bl	26788 <ftello64@plt+0x15118>
   191a4:	cmp	r0, #0
   191a8:	str	r0, [r4, #8]
   191ac:	strne	r6, [r0]
   191b0:	streq	r0, [r4, #4]
   191b4:	streq	r0, [r4]
   191b8:	movne	r0, r5
   191bc:	pop	{r4, r5, r6, pc}
   191c0:	cmp	r3, r1
   191c4:	beq	19244 <ftello64@plt+0x7bd4>
   191c8:	ldr	r0, [r0, #8]
   191cc:	ldr	r3, [r0]
   191d0:	cmp	r6, r3
   191d4:	bge	19210 <ftello64@plt+0x7ba0>
   191d8:	cmp	r1, #0
   191dc:	ble	191f8 <ftello64@plt+0x7b88>
   191e0:	add	r1, r0, r1, lsl #2
   191e4:	ldr	r3, [r1, #-4]
   191e8:	str	r3, [r1], #-4
   191ec:	cmp	r0, r1
   191f0:	bne	191e4 <ftello64@plt+0x7b74>
   191f4:	mov	r1, #0
   191f8:	str	r6, [r0, r1, lsl #2]
   191fc:	ldr	r3, [r4, #4]
   19200:	mov	r0, #1
   19204:	add	r3, r3, r0
   19208:	str	r3, [r4, #4]
   1920c:	pop	{r4, r5, r6, pc}
   19210:	sub	r3, r1, #-1073741823	; 0xc0000001
   19214:	ldr	r2, [r0, r3, lsl #2]
   19218:	lsl	r3, r3, #2
   1921c:	cmp	r6, r2
   19220:	bge	191f8 <ftello64@plt+0x7b88>
   19224:	add	r3, r3, #4
   19228:	add	r3, r0, r3
   1922c:	str	r2, [r3], #-4
   19230:	ldr	r2, [r3, #-4]
   19234:	sub	r1, r1, #1
   19238:	cmp	r6, r2
   1923c:	blt	1922c <ftello64@plt+0x7bbc>
   19240:	b	191f8 <ftello64@plt+0x7b88>
   19244:	lsl	r3, r1, #1
   19248:	str	r3, [r0]
   1924c:	lsl	r1, r1, #3
   19250:	ldr	r0, [r0, #8]
   19254:	bl	267b4 <ftello64@plt+0x15144>
   19258:	cmp	r0, #0
   1925c:	popeq	{r4, r5, r6, pc}
   19260:	ldr	r1, [r4, #4]
   19264:	str	r0, [r4, #8]
   19268:	b	191cc <ftello64@plt+0x7b5c>
   1926c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   19270:	sub	sp, sp, #20
   19274:	ldr	r8, [pc, #680]	; 19524 <ftello64@plt+0x7eb4>
   19278:	ldr	r7, [sp, #56]	; 0x38
   1927c:	mov	r6, r0
   19280:	mov	fp, r1
   19284:	mov	r9, r2
   19288:	str	r3, [sp, #12]
   1928c:	ldr	sl, [r6]
   19290:	add	r3, sl, fp, lsl #3
   19294:	ldrb	r2, [r3, #4]
   19298:	cmp	r2, #4
   1929c:	beq	1948c <ftello64@plt+0x7e1c>
   192a0:	add	r4, fp, fp, lsl #1
   192a4:	ldr	r0, [r6, #20]
   192a8:	lsl	r4, r4, #2
   192ac:	add	ip, r0, r4
   192b0:	ldr	r2, [ip, #4]
   192b4:	cmp	r2, #0
   192b8:	beq	194f8 <ftello64@plt+0x7e88>
   192bc:	cmp	r2, #1
   192c0:	beq	1940c <ftello64@plt+0x7d9c>
   192c4:	ldr	r2, [r6, #8]
   192c8:	add	r9, r9, r9, lsl #1
   192cc:	sub	r1, r2, #1
   192d0:	cmp	r1, #0
   192d4:	add	r3, sl, r1, lsl #3
   192d8:	lsl	r5, r9, #2
   192dc:	ldrb	lr, [r3, #6]
   192e0:	ldr	r9, [ip, #8]
   192e4:	add	r0, r0, r5
   192e8:	movle	ip, #0
   192ec:	movgt	ip, #1
   192f0:	ands	ip, ip, lr, lsr #2
   192f4:	mov	ip, #0
   192f8:	ldr	r9, [r9]
   192fc:	str	ip, [r0, #4]
   19300:	beq	193b4 <ftello64@plt+0x7d44>
   19304:	ldr	ip, [r6, #16]
   19308:	rsb	fp, r3, r2, lsl #3
   1930c:	sub	fp, fp, #16
   19310:	add	r2, ip, r2, lsl #2
   19314:	b	19338 <ftello64@plt+0x7cc8>
   19318:	add	r3, sl, lr
   1931c:	sub	r1, r1, #1
   19320:	ldrb	lr, [r3, #6]
   19324:	cmp	r1, #0
   19328:	movle	ip, #0
   1932c:	movgt	ip, #1
   19330:	ands	ip, ip, lr, lsr #2
   19334:	beq	193b4 <ftello64@plt+0x7d44>
   19338:	ldr	ip, [r2, #-4]!
   1933c:	add	lr, r3, fp
   19340:	cmp	r9, ip
   19344:	bne	19318 <ftello64@plt+0x7ca8>
   19348:	ldr	r3, [r3, #4]
   1934c:	and	r3, r8, r3, lsr #8
   19350:	cmp	r7, r3
   19354:	bne	19318 <ftello64@plt+0x7ca8>
   19358:	bl	19150 <ftello64@plt+0x7ae0>
   1935c:	cmp	r0, #0
   19360:	beq	193a8 <ftello64@plt+0x7d38>
   19364:	ldr	r3, [r6, #20]
   19368:	mov	r2, r7
   1936c:	add	r4, r3, r4
   19370:	mov	r0, r6
   19374:	ldr	r3, [r4, #8]
   19378:	ldr	fp, [r3, #4]
   1937c:	mov	r1, fp
   19380:	bl	18db8 <ftello64@plt+0x7748>
   19384:	cmn	r0, #1
   19388:	mov	r9, r0
   1938c:	beq	193a8 <ftello64@plt+0x7d38>
   19390:	ldr	r0, [r6, #20]
   19394:	mov	r1, r9
   19398:	add	r0, r0, r5
   1939c:	bl	19150 <ftello64@plt+0x7ae0>
   193a0:	cmp	r0, #0
   193a4:	bne	1928c <ftello64@plt+0x7c1c>
   193a8:	mov	r0, #12
   193ac:	add	sp, sp, #20
   193b0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   193b4:	mov	r2, r7
   193b8:	mov	r1, r9
   193bc:	mov	r0, r6
   193c0:	bl	18db8 <ftello64@plt+0x7748>
   193c4:	cmn	r0, #1
   193c8:	mov	sl, r0
   193cc:	beq	193a8 <ftello64@plt+0x7d38>
   193d0:	ldr	r0, [r6, #20]
   193d4:	mov	r1, sl
   193d8:	add	r0, r0, r5
   193dc:	bl	19150 <ftello64@plt+0x7ae0>
   193e0:	cmp	r0, #0
   193e4:	beq	193a8 <ftello64@plt+0x7d38>
   193e8:	str	r7, [sp]
   193ec:	mov	r2, sl
   193f0:	mov	r1, r9
   193f4:	ldr	r3, [sp, #12]
   193f8:	mov	r0, r6
   193fc:	bl	1926c <ftello64@plt+0x7bfc>
   19400:	cmp	r0, #0
   19404:	beq	19364 <ftello64@plt+0x7cf4>
   19408:	b	193ac <ftello64@plt+0x7d3c>
   1940c:	add	r4, r9, r9, lsl #1
   19410:	ldr	r2, [ip, #8]
   19414:	ldr	r1, [sp, #12]
   19418:	cmp	fp, r9
   1941c:	lsl	r4, r4, #2
   19420:	sub	r1, fp, r1
   19424:	add	r0, r0, r4
   19428:	clz	r1, r1
   1942c:	lsr	r1, r1, #5
   19430:	moveq	r1, #0
   19434:	ldr	fp, [r2]
   19438:	cmp	r1, #0
   1943c:	mov	r2, #0
   19440:	str	r2, [r0, #4]
   19444:	bne	1950c <ftello64@plt+0x7e9c>
   19448:	ldr	r3, [r3, #4]
   1944c:	mov	r1, fp
   19450:	mov	r0, r6
   19454:	and	r3, r8, r3, lsr #8
   19458:	orr	r7, r7, r3
   1945c:	mov	r2, r7
   19460:	bl	18db8 <ftello64@plt+0x7748>
   19464:	cmn	r0, #1
   19468:	mov	r9, r0
   1946c:	beq	193a8 <ftello64@plt+0x7d38>
   19470:	ldr	r0, [r6, #20]
   19474:	mov	r1, r9
   19478:	add	r0, r0, r4
   1947c:	bl	19150 <ftello64@plt+0x7ae0>
   19480:	cmp	r0, #0
   19484:	bne	1928c <ftello64@plt+0x7c1c>
   19488:	b	193a8 <ftello64@plt+0x7d38>
   1948c:	ldr	r2, [r6, #12]
   19490:	add	r4, r9, r9, lsl #1
   19494:	ldr	r3, [r6, #20]
   19498:	lsl	r4, r4, #2
   1949c:	add	r3, r3, r4
   194a0:	lsl	sl, fp, #2
   194a4:	ldr	fp, [r2, fp, lsl #2]
   194a8:	mov	r1, #0
   194ac:	str	r1, [r3, #4]
   194b0:	mov	r2, r7
   194b4:	mov	r1, fp
   194b8:	mov	r0, r6
   194bc:	bl	18db8 <ftello64@plt+0x7748>
   194c0:	mov	r5, r9
   194c4:	cmn	r0, #1
   194c8:	mov	r9, r0
   194cc:	beq	193a8 <ftello64@plt+0x7d38>
   194d0:	ldr	r3, [r6, #12]
   194d4:	ldr	r0, [r6, #20]
   194d8:	mov	r1, r9
   194dc:	ldr	r2, [r3, sl]
   194e0:	add	r0, r0, r4
   194e4:	str	r2, [r3, r5, lsl #2]
   194e8:	bl	19150 <ftello64@plt+0x7ae0>
   194ec:	cmp	r0, #0
   194f0:	bne	1928c <ftello64@plt+0x7c1c>
   194f4:	b	193a8 <ftello64@plt+0x7d38>
   194f8:	ldr	r3, [r6, #12]
   194fc:	mov	r0, r2
   19500:	ldr	r2, [r3, fp, lsl #2]
   19504:	str	r2, [r3, r9, lsl #2]
   19508:	b	193ac <ftello64@plt+0x7d3c>
   1950c:	mov	r1, fp
   19510:	bl	19150 <ftello64@plt+0x7ae0>
   19514:	cmp	r0, #0
   19518:	movne	r0, #0
   1951c:	bne	193ac <ftello64@plt+0x7d3c>
   19520:	b	193a8 <ftello64@plt+0x7d38>
   19524:	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   19528:	ldr	r3, [r0, #36]	; 0x24
   1952c:	push	{r4, r5, r6, lr}
   19530:	cmp	r3, r1
   19534:	mov	r4, r0
   19538:	mov	r5, r1
   1953c:	ldr	r6, [r0, #104]	; 0x68
   19540:	bgt	19594 <ftello64@plt+0x7f24>
   19544:	ldr	r2, [r0, #48]	; 0x30
   19548:	cmp	r3, r2
   1954c:	bge	19594 <ftello64@plt+0x7f24>
   19550:	add	r1, r5, #1
   19554:	mov	r0, r4
   19558:	bl	18a74 <ftello64@plt+0x7404>
   1955c:	cmp	r0, #0
   19560:	bne	195b8 <ftello64@plt+0x7f48>
   19564:	cmp	r6, r5
   19568:	bge	195b0 <ftello64@plt+0x7f40>
   1956c:	sub	r2, r5, r6
   19570:	ldr	r0, [r4, #100]	; 0x64
   19574:	add	r6, r6, #1
   19578:	lsl	r2, r2, #2
   1957c:	add	r0, r0, r6, lsl #2
   19580:	mov	r1, #0
   19584:	bl	11550 <memset@plt>
   19588:	mov	r0, #0
   1958c:	str	r5, [r4, #104]	; 0x68
   19590:	pop	{r4, r5, r6, pc}
   19594:	ldr	r3, [r4, #28]
   19598:	cmp	r5, r3
   1959c:	blt	19564 <ftello64@plt+0x7ef4>
   195a0:	ldr	r2, [r4, #48]	; 0x30
   195a4:	cmp	r3, r2
   195a8:	bge	19564 <ftello64@plt+0x7ef4>
   195ac:	b	19550 <ftello64@plt+0x7ee0>
   195b0:	mov	r0, #0
   195b4:	pop	{r4, r5, r6, pc}
   195b8:	pop	{r4, r5, r6, pc}
   195bc:	push	{r4, r5, r6, r7, r8, lr}
   195c0:	subs	r4, r0, #0
   195c4:	ldr	r7, [sp, #28]
   195c8:	beq	19664 <ftello64@plt+0x7ff4>
   195cc:	ldr	ip, [r4]
   195d0:	cmp	ip, #0
   195d4:	beq	19664 <ftello64@plt+0x7ff4>
   195d8:	sub	ip, ip, #1
   195dc:	ldr	lr, [r4, #8]
   195e0:	add	r5, ip, ip, lsl #1
   195e4:	lsl	r6, r2, #3
   195e8:	lsl	r5, r5, #3
   195ec:	add	r2, lr, r5
   195f0:	mov	r0, r3
   195f4:	mov	r8, r1
   195f8:	ldr	r3, [lr, r5]
   195fc:	ldr	r1, [r2, #8]
   19600:	str	ip, [r4]
   19604:	mov	r2, r6
   19608:	str	r3, [r8]
   1960c:	bl	1134c <memcpy@plt>
   19610:	ldr	r3, [r4, #8]
   19614:	mov	r2, r6
   19618:	add	r3, r3, r5
   1961c:	ldr	r0, [sp, #24]
   19620:	ldr	r1, [r3, #8]
   19624:	add	r1, r1, r6
   19628:	bl	1134c <memcpy@plt>
   1962c:	ldr	r0, [r7, #8]
   19630:	bl	14c70 <ftello64@plt+0x3600>
   19634:	ldr	r3, [r4, #8]
   19638:	add	r3, r3, r5
   1963c:	ldr	r0, [r3, #8]
   19640:	bl	14c70 <ftello64@plt+0x3600>
   19644:	ldr	r3, [r4, #8]
   19648:	add	r5, r3, r5
   1964c:	add	r3, r5, #12
   19650:	ldr	ip, [r5, #4]
   19654:	ldm	r3, {r0, r1, r2}
   19658:	stm	r7, {r0, r1, r2}
   1965c:	mov	r0, ip
   19660:	pop	{r4, r5, r6, r7, r8, pc}
   19664:	mvn	ip, #0
   19668:	b	1965c <ftello64@plt+0x7fec>
   1966c:	ldr	r2, [r0, #4]
   19670:	ldr	r3, [r1, #4]
   19674:	cmp	r2, r3
   19678:	beq	19684 <ftello64@plt+0x8014>
   1967c:	mov	r0, #0
   19680:	bx	lr
   19684:	sub	r2, r2, #1
   19688:	cmp	r2, #0
   1968c:	lsl	r3, r2, #2
   19690:	sub	r2, r2, #1
   19694:	blt	196d8 <ftello64@plt+0x8068>
   19698:	push	{lr}		; (str lr, [sp, #-4]!)
   1969c:	b	196ac <ftello64@plt+0x803c>
   196a0:	cmp	r2, #0
   196a4:	sub	r2, r2, #1
   196a8:	blt	196d0 <ftello64@plt+0x8060>
   196ac:	ldr	lr, [r0, #8]
   196b0:	ldr	ip, [r1, #8]
   196b4:	ldr	lr, [lr, r3]
   196b8:	ldr	ip, [ip, r3]
   196bc:	sub	r3, r3, #4
   196c0:	cmp	lr, ip
   196c4:	beq	196a0 <ftello64@plt+0x8030>
   196c8:	mov	r0, #0
   196cc:	pop	{pc}		; (ldr pc, [sp], #4)
   196d0:	mov	r0, #1
   196d4:	pop	{pc}		; (ldr pc, [sp], #4)
   196d8:	mov	r0, #1
   196dc:	bx	lr
   196e0:	cmp	r0, #0
   196e4:	ble	19768 <ftello64@plt+0x80f8>
   196e8:	push	{lr}		; (str lr, [sp, #-4]!)
   196ec:	sub	ip, r0, #1
   196f0:	ldr	lr, [r1]
   196f4:	mov	r0, #0
   196f8:	cmp	r0, ip
   196fc:	bcs	19738 <ftello64@plt+0x80c8>
   19700:	add	r1, r0, ip
   19704:	lsr	r1, r1, #1
   19708:	ldr	r3, [lr, r1, lsl #2]
   1970c:	cmp	r2, r3
   19710:	ble	19728 <ftello64@plt+0x80b8>
   19714:	b	1974c <ftello64@plt+0x80dc>
   19718:	ldr	ip, [lr, r3, lsl #2]
   1971c:	cmp	ip, r2
   19720:	blt	19754 <ftello64@plt+0x80e4>
   19724:	mov	r1, r3
   19728:	add	r3, r0, r1
   1972c:	cmp	r0, r1
   19730:	lsr	r3, r3, #1
   19734:	bcc	19718 <ftello64@plt+0x80a8>
   19738:	ldr	r3, [lr, r0, lsl #2]
   1973c:	cmp	r2, r3
   19740:	beq	19760 <ftello64@plt+0x80f0>
   19744:	mov	r0, #0
   19748:	pop	{pc}		; (ldr pc, [sp], #4)
   1974c:	mov	r3, r1
   19750:	mov	r1, ip
   19754:	add	r0, r3, #1
   19758:	mov	ip, r1
   1975c:	b	196f8 <ftello64@plt+0x8088>
   19760:	add	r0, r0, #1
   19764:	pop	{pc}		; (ldr pc, [sp], #4)
   19768:	mov	r0, #0
   1976c:	bx	lr
   19770:	push	{r4, r5, r6, r7, r8, r9, lr}
   19774:	sub	sp, sp, #12
   19778:	mov	r5, r1
   1977c:	mov	r6, r0
   19780:	mov	r4, r2
   19784:	mov	r9, r3
   19788:	add	r8, r1, #8
   1978c:	ldr	r7, [sp, #40]	; 0x28
   19790:	b	1979c <ftello64@plt+0x812c>
   19794:	ldr	r3, [r3, #8]
   19798:	ldr	r4, [r3]
   1979c:	mov	r1, r8
   197a0:	mov	r2, r4
   197a4:	ldr	r0, [r5, #4]
   197a8:	bl	196e0 <ftello64@plt+0x8070>
   197ac:	mov	r1, r4
   197b0:	cmp	r0, #0
   197b4:	mov	r0, r5
   197b8:	bne	19864 <ftello64@plt+0x81f4>
   197bc:	ldr	r3, [r6]
   197c0:	add	r2, r3, r4, lsl #3
   197c4:	ldrb	r2, [r2, #4]
   197c8:	cmp	r2, r7
   197cc:	bne	197dc <ftello64@plt+0x816c>
   197d0:	ldr	r3, [r3, r4, lsl #3]
   197d4:	cmp	r9, r3
   197d8:	beq	1983c <ftello64@plt+0x81cc>
   197dc:	bl	19150 <ftello64@plt+0x7ae0>
   197e0:	add	r4, r4, r4, lsl #1
   197e4:	lsl	r4, r4, #2
   197e8:	cmp	r0, #0
   197ec:	beq	19858 <ftello64@plt+0x81e8>
   197f0:	ldr	r3, [r6, #20]
   197f4:	add	r3, r3, r4
   197f8:	ldr	r2, [r3, #4]
   197fc:	cmp	r2, #0
   19800:	beq	19864 <ftello64@plt+0x81f4>
   19804:	cmp	r2, #2
   19808:	bne	19794 <ftello64@plt+0x8124>
   1980c:	ldr	r2, [r3, #8]
   19810:	mov	r1, r5
   19814:	mov	r3, r9
   19818:	ldr	r2, [r2, #4]
   1981c:	mov	r0, r6
   19820:	str	r7, [sp]
   19824:	bl	19770 <ftello64@plt+0x8100>
   19828:	cmp	r0, #0
   1982c:	bne	1985c <ftello64@plt+0x81ec>
   19830:	ldr	r3, [r6, #20]
   19834:	add	r3, r3, r4
   19838:	b	19794 <ftello64@plt+0x8124>
   1983c:	cmp	r7, #9
   19840:	bne	19864 <ftello64@plt+0x81f4>
   19844:	mov	r1, r4
   19848:	mov	r0, r5
   1984c:	bl	19150 <ftello64@plt+0x7ae0>
   19850:	cmp	r0, #0
   19854:	bne	19864 <ftello64@plt+0x81f4>
   19858:	mov	r0, #12
   1985c:	add	sp, sp, #12
   19860:	pop	{r4, r5, r6, r7, r8, r9, pc}
   19864:	mov	r0, #0
   19868:	add	sp, sp, #12
   1986c:	pop	{r4, r5, r6, r7, r8, r9, pc}
   19870:	ldr	r3, [r0]
   19874:	cmp	r2, r3
   19878:	bxge	lr
   1987c:	ldr	r3, [r1]
   19880:	add	r3, r3, r2, lsl #2
   19884:	ldr	r1, [r3, #4]
   19888:	add	r2, r2, #1
   1988c:	str	r1, [r3], #4
   19890:	ldr	r1, [r0]
   19894:	cmp	r2, r1
   19898:	blt	19884 <ftello64@plt+0x8214>
   1989c:	bx	lr
   198a0:	ldrb	r3, [r1, #24]
   198a4:	cmp	r3, #4
   198a8:	beq	19914 <ftello64@plt+0x82a4>
   198ac:	cmp	r3, #17
   198b0:	beq	198bc <ftello64@plt+0x824c>
   198b4:	mov	r0, #0
   198b8:	bx	lr
   198bc:	ldr	r3, [r1, #4]
   198c0:	cmp	r3, #0
   198c4:	beq	198b4 <ftello64@plt+0x8244>
   198c8:	ldrb	r2, [r3, #24]
   198cc:	cmp	r2, #17
   198d0:	bne	198b4 <ftello64@plt+0x8244>
   198d4:	ldr	r2, [r3, #4]
   198d8:	ldr	r3, [r3, #20]
   198dc:	cmp	r2, #0
   198e0:	str	r2, [r1, #4]
   198e4:	strne	r1, [r2]
   198e8:	ldr	r2, [r0, #132]	; 0x84
   198ec:	ldr	r1, [r1, #20]
   198f0:	cmp	r3, #31
   198f4:	ldr	r1, [r2, r1, lsl #2]
   198f8:	str	r1, [r2, r3, lsl #2]
   198fc:	ldrle	r2, [r0, #80]	; 0x50
   19900:	movle	r1, #1
   19904:	bicle	r3, r2, r1, lsl r3
   19908:	strle	r3, [r0, #80]	; 0x50
   1990c:	mov	r0, #0
   19910:	bx	lr
   19914:	ldr	r2, [r0, #132]	; 0x84
   19918:	cmp	r2, #0
   1991c:	beq	198b4 <ftello64@plt+0x8244>
   19920:	ldr	r3, [r1, #20]
   19924:	mov	ip, #1
   19928:	ldr	r2, [r2, r3, lsl #2]
   1992c:	str	r2, [r1, #20]
   19930:	ldr	r3, [r0, #80]	; 0x50
   19934:	orr	r3, r3, ip, lsl r2
   19938:	str	r3, [r0, #80]	; 0x50
   1993c:	mov	r0, #0
   19940:	bx	lr
   19944:	ldrb	r3, [r1, #24]
   19948:	cmp	r3, #11
   1994c:	beq	1999c <ftello64@plt+0x832c>
   19950:	cmp	r3, #16
   19954:	beq	19980 <ftello64@plt+0x8310>
   19958:	ldr	r3, [r1, #4]
   1995c:	mov	r0, #0
   19960:	cmp	r3, #0
   19964:	ldrne	r2, [r1, #16]
   19968:	strne	r2, [r3, #16]
   1996c:	ldr	r3, [r1, #8]
   19970:	cmp	r3, #0
   19974:	ldrne	r2, [r1, #16]
   19978:	strne	r2, [r3, #16]
   1997c:	bx	lr
   19980:	ldmib	r1, {r2, r3}
   19984:	ldr	r0, [r3, #12]
   19988:	str	r0, [r2, #16]
   1998c:	ldr	r2, [r1, #16]
   19990:	mov	r0, #0
   19994:	str	r2, [r3, #16]
   19998:	bx	lr
   1999c:	ldr	r3, [r1, #4]
   199a0:	mov	r0, #0
   199a4:	str	r1, [r3, #16]
   199a8:	bx	lr
   199ac:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   199b0:	sub	sp, sp, #28
   199b4:	ldr	r9, [r0, #108]	; 0x6c
   199b8:	ldr	r6, [sp, #64]	; 0x40
   199bc:	ldr	r7, [sp, #72]	; 0x48
   199c0:	ldr	lr, [r0, #84]	; 0x54
   199c4:	mov	ip, r9
   199c8:	mov	r4, #0
   199cc:	str	lr, [sp, #8]
   199d0:	cmp	r4, ip
   199d4:	bge	19a30 <ftello64@plt+0x83c0>
   199d8:	add	lr, r4, ip
   199dc:	ldr	r5, [r0, #116]	; 0x74
   199e0:	add	lr, lr, lr, lsr #31
   199e4:	asr	lr, lr, #1
   199e8:	add	r8, lr, lr, lsl #1
   199ec:	add	r8, r5, r8, lsl #3
   199f0:	ldr	r8, [r8, #4]
   199f4:	cmp	r6, r8
   199f8:	ble	19a20 <ftello64@plt+0x83b0>
   199fc:	b	19b7c <ftello64@plt+0x850c>
   19a00:	asr	ip, ip, #1
   19a04:	mov	sl, ip
   19a08:	add	r8, ip, ip, lsl #1
   19a0c:	add	r8, r5, r8, lsl #3
   19a10:	ldr	r8, [r8, #4]
   19a14:	cmp	r8, r6
   19a18:	blt	19b84 <ftello64@plt+0x8514>
   19a1c:	mov	lr, ip
   19a20:	add	ip, r4, lr
   19a24:	cmp	r4, lr
   19a28:	add	ip, ip, ip, lsr #31
   19a2c:	blt	19a00 <ftello64@plt+0x8390>
   19a30:	cmp	r9, r4
   19a34:	mvnle	r4, #0
   19a38:	ble	19a54 <ftello64@plt+0x83e4>
   19a3c:	add	lr, r4, r4, lsl #1
   19a40:	ldr	ip, [r0, #116]	; 0x74
   19a44:	add	ip, ip, lr, lsl #3
   19a48:	ldr	ip, [ip, #4]
   19a4c:	cmp	r6, ip
   19a50:	mvnne	r4, #0
   19a54:	mov	ip, r9
   19a58:	mov	r5, #0
   19a5c:	cmp	r5, ip
   19a60:	bge	19abc <ftello64@plt+0x844c>
   19a64:	add	lr, r5, ip
   19a68:	ldr	r8, [r0, #116]	; 0x74
   19a6c:	add	lr, lr, lr, lsr #31
   19a70:	asr	lr, lr, #1
   19a74:	add	sl, lr, lr, lsl #1
   19a78:	add	sl, r8, sl, lsl #3
   19a7c:	ldr	sl, [sl, #4]
   19a80:	cmp	r7, sl
   19a84:	ble	19aac <ftello64@plt+0x843c>
   19a88:	b	19b90 <ftello64@plt+0x8520>
   19a8c:	asr	ip, ip, #1
   19a90:	mov	fp, ip
   19a94:	add	sl, ip, ip, lsl #1
   19a98:	add	sl, r8, sl, lsl #3
   19a9c:	ldr	sl, [sl, #4]
   19aa0:	cmp	sl, r7
   19aa4:	blt	19b98 <ftello64@plt+0x8528>
   19aa8:	mov	lr, ip
   19aac:	add	ip, r5, lr
   19ab0:	cmp	r5, lr
   19ab4:	add	ip, ip, ip, lsr #31
   19ab8:	blt	19a8c <ftello64@plt+0x841c>
   19abc:	cmp	r9, r5
   19ac0:	mvnle	r5, #0
   19ac4:	ble	19ae0 <ftello64@plt+0x8470>
   19ac8:	add	lr, r5, r5, lsl #1
   19acc:	ldr	ip, [r0, #116]	; 0x74
   19ad0:	add	ip, ip, lr, lsl #3
   19ad4:	ldr	ip, [ip, #4]
   19ad8:	cmp	r7, ip
   19adc:	mvnne	r5, #0
   19ae0:	ldr	ip, [r1]
   19ae4:	cmp	ip, #0
   19ae8:	ble	19bb8 <ftello64@plt+0x8548>
   19aec:	mov	r9, r2
   19af0:	mov	r8, r0
   19af4:	mov	fp, #0
   19af8:	str	r3, [sp, #12]
   19afc:	str	r1, [sp, #20]
   19b00:	str	r4, [sp, #16]
   19b04:	ldr	r3, [r9]
   19b08:	ldr	r2, [sp, #8]
   19b0c:	ldr	lr, [r8, #116]	; 0x74
   19b10:	mov	r0, r8
   19b14:	ldr	ip, [r2]
   19b18:	ldr	r2, [r3, fp, lsl #2]
   19b1c:	ldr	r3, [sp, #12]
   19b20:	mov	r1, r2
   19b24:	add	r2, r2, r2, lsl #1
   19b28:	ldr	r2, [lr, r2, lsl #3]
   19b2c:	ldr	r4, [ip, r2, lsl #3]
   19b30:	ldr	r2, [sp, #16]
   19b34:	str	r6, [sp]
   19b38:	str	r2, [sp, #4]
   19b3c:	mov	r2, r4
   19b40:	bl	17f8c <ftello64@plt+0x691c>
   19b44:	ldr	r1, [r9]
   19b48:	mov	r2, r4
   19b4c:	ldr	r3, [sp, #68]	; 0x44
   19b50:	ldr	r1, [r1, fp, lsl #2]
   19b54:	str	r5, [sp, #4]
   19b58:	str	r7, [sp]
   19b5c:	mov	sl, r0
   19b60:	mov	r0, r8
   19b64:	bl	17f8c <ftello64@plt+0x691c>
   19b68:	cmp	sl, r0
   19b6c:	beq	19ba4 <ftello64@plt+0x8534>
   19b70:	mov	r0, #1
   19b74:	add	sp, sp, #28
   19b78:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   19b7c:	mov	sl, lr
   19b80:	mov	lr, ip
   19b84:	add	r4, sl, #1
   19b88:	mov	ip, lr
   19b8c:	b	199d0 <ftello64@plt+0x8360>
   19b90:	mov	fp, lr
   19b94:	mov	lr, ip
   19b98:	add	r5, fp, #1
   19b9c:	mov	ip, lr
   19ba0:	b	19a5c <ftello64@plt+0x83ec>
   19ba4:	ldr	r3, [sp, #20]
   19ba8:	add	fp, fp, #1
   19bac:	ldr	r3, [r3]
   19bb0:	cmp	fp, r3
   19bb4:	blt	19b04 <ftello64@plt+0x8494>
   19bb8:	mov	r0, #0
   19bbc:	b	19b74 <ftello64@plt+0x8504>
   19bc0:	ldr	ip, [r1, #4]
   19bc4:	cmp	ip, #0
   19bc8:	beq	19cf8 <ftello64@plt+0x8688>
   19bcc:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   19bd0:	ldr	lr, [r2, #4]
   19bd4:	cmp	lr, #0
   19bd8:	beq	19cd4 <ftello64@plt+0x8664>
   19bdc:	ldr	r3, [r0, #4]
   19be0:	mov	r9, r2
   19be4:	ldr	r4, [r0]
   19be8:	add	r2, ip, lr
   19bec:	mov	r8, r1
   19bf0:	add	r1, r2, r3
   19bf4:	cmp	r1, r4
   19bf8:	mov	r7, r0
   19bfc:	bgt	19d3c <ftello64@plt+0x86cc>
   19c00:	ldr	r0, [r0, #8]
   19c04:	ldr	sl, [r8, #8]
   19c08:	ldr	r2, [r9, #8]
   19c0c:	sub	r5, ip, #1
   19c10:	sub	r6, lr, #1
   19c14:	add	r1, r3, ip
   19c18:	ldr	r4, [r2, r6, lsl #2]
   19c1c:	ldr	ip, [sl, r5, lsl #2]
   19c20:	add	r1, r1, lr
   19c24:	sub	r3, r3, #1
   19c28:	cmp	ip, r4
   19c2c:	beq	19c48 <ftello64@plt+0x85d8>
   19c30:	bge	19cdc <ftello64@plt+0x866c>
   19c34:	subs	r6, r6, #1
   19c38:	bmi	19c94 <ftello64@plt+0x8624>
   19c3c:	ldr	r4, [r2, r6, lsl #2]
   19c40:	cmp	ip, r4
   19c44:	bne	19c30 <ftello64@plt+0x85c0>
   19c48:	cmp	r3, #0
   19c4c:	blt	19c78 <ftello64@plt+0x8608>
   19c50:	ldr	lr, [r0, r3, lsl #2]
   19c54:	add	ip, r0, r3, lsl #2
   19c58:	cmp	lr, r4
   19c5c:	bgt	19c70 <ftello64@plt+0x8600>
   19c60:	b	19cec <ftello64@plt+0x867c>
   19c64:	ldr	lr, [ip, #-4]!
   19c68:	cmp	lr, r4
   19c6c:	ble	19cec <ftello64@plt+0x867c>
   19c70:	subs	r3, r3, #1
   19c74:	bcs	19c64 <ftello64@plt+0x85f4>
   19c78:	sub	r1, r1, #1
   19c7c:	str	r4, [r0, r1, lsl #2]
   19c80:	subs	r5, r5, #1
   19c84:	bmi	19c94 <ftello64@plt+0x8624>
   19c88:	subs	r6, r6, #1
   19c8c:	ldrpl	ip, [sl, r5, lsl #2]
   19c90:	bpl	19c3c <ftello64@plt+0x85cc>
   19c94:	ldr	lr, [r7, #4]
   19c98:	ldr	ip, [r8, #4]
   19c9c:	ldr	r3, [r9, #4]
   19ca0:	add	ip, lr, ip
   19ca4:	add	ip, ip, r3
   19ca8:	sub	r2, ip, r1
   19cac:	sub	r3, lr, #1
   19cb0:	cmp	r3, #0
   19cb4:	cmpge	r2, #0
   19cb8:	add	lr, lr, r2
   19cbc:	sub	ip, ip, #1
   19cc0:	str	lr, [r7, #4]
   19cc4:	bgt	19d10 <ftello64@plt+0x86a0>
   19cc8:	lsl	r2, r2, #2
   19ccc:	add	r1, r0, r1, lsl #2
   19cd0:	bl	1134c <memcpy@plt>
   19cd4:	mov	r0, #0
   19cd8:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   19cdc:	subs	r5, r5, #1
   19ce0:	bmi	19c94 <ftello64@plt+0x8624>
   19ce4:	ldr	ip, [sl, r5, lsl #2]
   19ce8:	b	19c28 <ftello64@plt+0x85b8>
   19cec:	cmp	lr, r4
   19cf0:	bne	19c78 <ftello64@plt+0x8608>
   19cf4:	b	19c80 <ftello64@plt+0x8610>
   19cf8:	mov	r0, ip
   19cfc:	bx	lr
   19d00:	sub	r3, r3, #1
   19d04:	cmn	r3, #1
   19d08:	str	lr, [r0, r6, lsl #2]
   19d0c:	beq	19cc8 <ftello64@plt+0x8658>
   19d10:	ldr	r4, [r0, ip, lsl #2]
   19d14:	ldr	lr, [r0, r3, lsl #2]
   19d18:	add	r6, r3, r2
   19d1c:	cmp	r4, lr
   19d20:	mov	r5, r6
   19d24:	ble	19d00 <ftello64@plt+0x8690>
   19d28:	subs	r2, r2, #1
   19d2c:	sub	ip, ip, #1
   19d30:	str	r4, [r0, r6, lsl #2]
   19d34:	bne	19d10 <ftello64@plt+0x86a0>
   19d38:	b	19ccc <ftello64@plt+0x865c>
   19d3c:	add	r4, r2, r4
   19d40:	ldr	r0, [r0, #8]
   19d44:	lsl	r1, r4, #2
   19d48:	bl	267b4 <ftello64@plt+0x15144>
   19d4c:	cmp	r0, #0
   19d50:	beq	19d6c <ftello64@plt+0x86fc>
   19d54:	ldr	ip, [r8, #4]
   19d58:	ldr	lr, [r9, #4]
   19d5c:	ldr	r3, [r7, #4]
   19d60:	str	r0, [r7, #8]
   19d64:	str	r4, [r7]
   19d68:	b	19c04 <ftello64@plt+0x8594>
   19d6c:	mov	r0, #12
   19d70:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   19d74:	push	{r4, r5, r6, lr}
   19d78:	mov	r5, r0
   19d7c:	ldr	r0, [r1]
   19d80:	sub	sp, sp, #16
   19d84:	cmp	r0, #31
   19d88:	beq	19dfc <ftello64@plt+0x878c>
   19d8c:	lsl	ip, r0, #5
   19d90:	ldr	r4, [r5]
   19d94:	add	r0, r0, #1
   19d98:	add	r6, ip, #4
   19d9c:	str	r0, [r1]
   19da0:	ldr	r1, [sp, #32]
   19da4:	add	ip, r4, ip
   19da8:	mov	r5, #0
   19dac:	str	r2, [ip, #8]
   19db0:	str	r3, [ip, #12]
   19db4:	str	r5, [ip, #4]
   19db8:	ldm	r1, {r0, r1}
   19dbc:	add	lr, ip, #24
   19dc0:	cmp	r2, r5
   19dc4:	stm	lr, {r0, r1}
   19dc8:	ldrb	r1, [ip, #30]
   19dcc:	mvn	lr, #0
   19dd0:	add	r0, r4, r6
   19dd4:	and	r1, r1, #243	; 0xf3
   19dd8:	str	r5, [ip, #16]
   19ddc:	str	r5, [ip, #20]
   19de0:	strb	r1, [ip, #30]
   19de4:	str	lr, [ip, #32]
   19de8:	strne	r0, [r2]
   19dec:	cmp	r3, #0
   19df0:	strne	r0, [r3]
   19df4:	add	sp, sp, #16
   19df8:	pop	{r4, r5, r6, pc}
   19dfc:	mov	r0, #996	; 0x3e4
   19e00:	stmib	sp, {r1, r2, r3}
   19e04:	bl	26788 <ftello64@plt+0x15118>
   19e08:	subs	r4, r0, #0
   19e0c:	beq	19e30 <ftello64@plt+0x87c0>
   19e10:	ldr	ip, [r5]
   19e14:	mov	r6, #4
   19e18:	str	ip, [r4]
   19e1c:	mov	r0, #1
   19e20:	mov	ip, #0
   19e24:	str	r4, [r5]
   19e28:	ldmib	sp, {r1, r2, r3}
   19e2c:	b	19d9c <ftello64@plt+0x872c>
   19e30:	mov	r0, r4
   19e34:	b	19df4 <ftello64@plt+0x8784>
   19e38:	push	{r4, r5, r6, r7, r8, r9, lr}
   19e3c:	sub	sp, sp, #20
   19e40:	mov	r4, r0
   19e44:	ldr	r5, [r0]
   19e48:	add	r8, r1, #56	; 0x38
   19e4c:	add	r6, r1, #64	; 0x40
   19e50:	add	r9, sp, #12
   19e54:	mov	r7, #0
   19e58:	b	19e64 <ftello64@plt+0x87f4>
   19e5c:	mov	r4, r3
   19e60:	add	r9, r5, #4
   19e64:	add	r3, r4, #20
   19e68:	str	r3, [sp]
   19e6c:	mov	r2, #0
   19e70:	mov	r3, r7
   19e74:	mov	r1, r6
   19e78:	mov	r0, r8
   19e7c:	bl	19d74 <ftello64@plt+0x8704>
   19e80:	cmp	r0, #0
   19e84:	str	r0, [r9]
   19e88:	beq	19eec <ftello64@plt+0x887c>
   19e8c:	str	r5, [r0]
   19e90:	ldr	r5, [r9]
   19e94:	ldrb	r3, [r5, #26]
   19e98:	orr	r3, r3, #4
   19e9c:	strb	r3, [r5, #26]
   19ea0:	ldr	r3, [r4, #4]
   19ea4:	cmp	r3, #0
   19ea8:	bne	19e5c <ftello64@plt+0x87ec>
   19eac:	mov	r2, r7
   19eb0:	b	19ecc <ftello64@plt+0x885c>
   19eb4:	ldr	r3, [r4]
   19eb8:	mov	r2, r4
   19ebc:	cmp	r3, #0
   19ec0:	ldr	r5, [r5]
   19ec4:	mov	r4, r3
   19ec8:	beq	19ee8 <ftello64@plt+0x8878>
   19ecc:	ldr	r3, [r4, #8]
   19ed0:	cmp	r3, #0
   19ed4:	cmpne	r2, r3
   19ed8:	beq	19eb4 <ftello64@plt+0x8844>
   19edc:	mov	r4, r3
   19ee0:	add	r9, r5, #8
   19ee4:	b	19e64 <ftello64@plt+0x87f4>
   19ee8:	ldr	r0, [sp, #12]
   19eec:	add	sp, sp, #20
   19ef0:	pop	{r4, r5, r6, r7, r8, r9, pc}
   19ef4:	ldrb	r3, [r1, #28]
   19ef8:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   19efc:	sub	sp, sp, #28
   19f00:	ands	r9, r3, #16
   19f04:	mov	r7, r2
   19f08:	str	r0, [sp, #12]
   19f0c:	ldr	r4, [r1]
   19f10:	ldr	r5, [r2, #4]
   19f14:	beq	1a05c <ftello64@plt+0x89ec>
   19f18:	cmp	r5, #0
   19f1c:	beq	1a0ec <ftello64@plt+0x8a7c>
   19f20:	ldr	r3, [r2, #20]
   19f24:	cmp	r3, #31
   19f28:	bgt	1a050 <ftello64@plt+0x89e0>
   19f2c:	ldr	r2, [r4, #80]	; 0x50
   19f30:	lsr	r3, r2, r3
   19f34:	tst	r3, #1
   19f38:	beq	1a050 <ftello64@plt+0x89e0>
   19f3c:	add	r6, sp, #16
   19f40:	mov	r9, #0
   19f44:	add	sl, r4, #56	; 0x38
   19f48:	add	r4, r4, #64	; 0x40
   19f4c:	mov	r3, r9
   19f50:	mov	r2, r9
   19f54:	mov	ip, #8
   19f58:	str	r6, [sp]
   19f5c:	mov	r1, r4
   19f60:	str	r9, [r6, #4]
   19f64:	mov	r0, sl
   19f68:	str	r9, [sp, #16]
   19f6c:	strb	ip, [sp, #20]
   19f70:	bl	19d74 <ftello64@plt+0x8704>
   19f74:	str	r6, [sp]
   19f78:	mov	r3, r9
   19f7c:	str	r9, [r6, #4]
   19f80:	mov	r2, r9
   19f84:	mov	ip, #9
   19f88:	mov	r1, r4
   19f8c:	str	r9, [sp, #16]
   19f90:	strb	ip, [sp, #20]
   19f94:	mov	r8, r0
   19f98:	mov	r0, sl
   19f9c:	bl	19d74 <ftello64@plt+0x8704>
   19fa0:	mov	r9, r0
   19fa4:	mov	r0, #0
   19fa8:	str	r6, [sp]
   19fac:	mov	ip, #16
   19fb0:	str	r0, [r6, #4]
   19fb4:	str	r0, [sp, #16]
   19fb8:	mov	r2, r5
   19fbc:	mov	r3, r9
   19fc0:	mov	r1, r4
   19fc4:	mov	r0, sl
   19fc8:	strb	ip, [sp, #20]
   19fcc:	bl	19d74 <ftello64@plt+0x8704>
   19fd0:	mov	fp, r0
   19fd4:	mov	r2, #0
   19fd8:	str	r6, [sp]
   19fdc:	mov	ip, #16
   19fe0:	str	r2, [r6, #4]
   19fe4:	str	r2, [sp, #16]
   19fe8:	mov	r1, r4
   19fec:	mov	r0, sl
   19ff0:	mov	r3, fp
   19ff4:	mov	r2, r8
   19ff8:	strb	ip, [sp, #20]
   19ffc:	bl	19d74 <ftello64@plt+0x8704>
   1a000:	cmp	fp, #0
   1a004:	cmpne	r0, #0
   1a008:	mov	r5, r0
   1a00c:	beq	1a0d0 <ftello64@plt+0x8a60>
   1a010:	cmp	r9, #0
   1a014:	cmpne	r8, #0
   1a018:	beq	1a0d0 <ftello64@plt+0x8a60>
   1a01c:	ldr	r3, [r7, #20]
   1a020:	str	r3, [r9, #20]
   1a024:	str	r3, [r8, #20]
   1a028:	ldrb	r3, [r7, #26]
   1a02c:	ldrb	r2, [r9, #26]
   1a030:	and	r3, r3, #8
   1a034:	bic	r2, r2, #8
   1a038:	orr	r2, r3, r2
   1a03c:	strb	r2, [r9, #26]
   1a040:	ldrb	r2, [r8, #26]
   1a044:	bic	r2, r2, #8
   1a048:	orr	r3, r3, r2
   1a04c:	strb	r3, [r8, #26]
   1a050:	mov	r0, r5
   1a054:	add	sp, sp, #28
   1a058:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1a05c:	add	r6, sp, #16
   1a060:	add	sl, r4, #56	; 0x38
   1a064:	add	r4, r4, #64	; 0x40
   1a068:	mov	ip, #8
   1a06c:	mov	r3, r9
   1a070:	mov	r2, r9
   1a074:	str	r6, [sp]
   1a078:	mov	r1, r4
   1a07c:	str	r9, [r6, #4]
   1a080:	mov	r0, sl
   1a084:	str	r9, [sp, #16]
   1a088:	strb	ip, [sp, #20]
   1a08c:	bl	19d74 <ftello64@plt+0x8704>
   1a090:	str	r6, [sp]
   1a094:	mov	ip, #9
   1a098:	str	r9, [r6, #4]
   1a09c:	mov	r3, r9
   1a0a0:	mov	r2, r9
   1a0a4:	mov	r1, r4
   1a0a8:	str	r9, [sp, #16]
   1a0ac:	strb	ip, [sp, #20]
   1a0b0:	mov	r8, r0
   1a0b4:	mov	r0, sl
   1a0b8:	bl	19d74 <ftello64@plt+0x8704>
   1a0bc:	cmp	r5, #0
   1a0c0:	mov	r9, r0
   1a0c4:	moveq	fp, r0
   1a0c8:	bne	19fa4 <ftello64@plt+0x8934>
   1a0cc:	b	19fd4 <ftello64@plt+0x8964>
   1a0d0:	ldr	r2, [sp, #12]
   1a0d4:	mov	r3, #12
   1a0d8:	mov	r5, #0
   1a0dc:	mov	r0, r5
   1a0e0:	str	r3, [r2]
   1a0e4:	add	sp, sp, #28
   1a0e8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1a0ec:	add	r6, sp, #16
   1a0f0:	add	sl, r4, #56	; 0x38
   1a0f4:	add	r4, r4, #64	; 0x40
   1a0f8:	mov	ip, #8
   1a0fc:	str	r6, [sp]
   1a100:	mov	r1, r4
   1a104:	mov	r3, r5
   1a108:	mov	r2, r5
   1a10c:	str	r5, [r6, #4]
   1a110:	mov	r0, sl
   1a114:	strb	ip, [sp, #20]
   1a118:	str	r5, [sp, #16]
   1a11c:	bl	19d74 <ftello64@plt+0x8704>
   1a120:	str	r6, [sp]
   1a124:	mov	ip, #9
   1a128:	str	r5, [r6, #4]
   1a12c:	mov	r1, r4
   1a130:	mov	r3, r5
   1a134:	mov	r2, r5
   1a138:	str	r5, [sp, #16]
   1a13c:	strb	ip, [sp, #20]
   1a140:	mov	r8, r0
   1a144:	mov	r0, sl
   1a148:	bl	19d74 <ftello64@plt+0x8704>
   1a14c:	mov	fp, r0
   1a150:	mov	r9, r0
   1a154:	b	19fd4 <ftello64@plt+0x8964>
   1a158:	ldr	r2, [r1, #4]
   1a15c:	push	{r4, r5, lr}
   1a160:	mov	r3, #0
   1a164:	sub	sp, sp, #12
   1a168:	cmp	r2, r3
   1a16c:	mov	r4, r1
   1a170:	mov	r5, r0
   1a174:	str	r3, [sp, #4]
   1a178:	beq	1a188 <ftello64@plt+0x8b18>
   1a17c:	ldrb	r3, [r2, #24]
   1a180:	cmp	r3, #17
   1a184:	beq	1a1d0 <ftello64@plt+0x8b60>
   1a188:	ldr	r2, [r4, #8]
   1a18c:	cmp	r2, #0
   1a190:	beq	1a1a0 <ftello64@plt+0x8b30>
   1a194:	ldrb	r3, [r2, #24]
   1a198:	cmp	r3, #17
   1a19c:	beq	1a1ac <ftello64@plt+0x8b3c>
   1a1a0:	ldr	r0, [sp, #4]
   1a1a4:	add	sp, sp, #12
   1a1a8:	pop	{r4, r5, pc}
   1a1ac:	mov	r1, r5
   1a1b0:	add	r0, sp, #4
   1a1b4:	bl	19ef4 <ftello64@plt+0x8884>
   1a1b8:	cmp	r0, #0
   1a1bc:	str	r0, [r4, #8]
   1a1c0:	strne	r4, [r0]
   1a1c4:	ldr	r0, [sp, #4]
   1a1c8:	add	sp, sp, #12
   1a1cc:	pop	{r4, r5, pc}
   1a1d0:	mov	r1, r0
   1a1d4:	add	r0, sp, #4
   1a1d8:	bl	19ef4 <ftello64@plt+0x8884>
   1a1dc:	cmp	r0, #0
   1a1e0:	str	r0, [r4, #4]
   1a1e4:	strne	r4, [r0]
   1a1e8:	b	1a188 <ftello64@plt+0x8b18>
   1a1ec:	push	{r4, r5, r6, lr}
   1a1f0:	mov	r4, r0
   1a1f4:	ldr	r0, [r1, #4]
   1a1f8:	str	r0, [r4, #4]
   1a1fc:	ldr	r2, [r1, #4]
   1a200:	cmp	r2, #0
   1a204:	ble	1a23c <ftello64@plt+0x8bcc>
   1a208:	str	r0, [r4]
   1a20c:	lsl	r0, r0, #2
   1a210:	mov	r5, r1
   1a214:	bl	26788 <ftello64@plt+0x15118>
   1a218:	cmp	r0, #0
   1a21c:	str	r0, [r4, #8]
   1a220:	beq	1a254 <ftello64@plt+0x8be4>
   1a224:	ldr	r2, [r5, #4]
   1a228:	ldr	r1, [r5, #8]
   1a22c:	lsl	r2, r2, #2
   1a230:	bl	1134c <memcpy@plt>
   1a234:	mov	r0, #0
   1a238:	pop	{r4, r5, r6, pc}
   1a23c:	mov	r2, #0
   1a240:	mov	r0, r2
   1a244:	str	r2, [r4]
   1a248:	str	r2, [r4, #4]
   1a24c:	str	r2, [r4, #8]
   1a250:	pop	{r4, r5, r6, pc}
   1a254:	str	r0, [r4, #4]
   1a258:	str	r0, [r4]
   1a25c:	mov	r0, #12
   1a260:	pop	{r4, r5, r6, pc}
   1a264:	cmp	r1, #0
   1a268:	beq	1a334 <ftello64@plt+0x8cc4>
   1a26c:	ldr	r3, [r1, #4]
   1a270:	cmp	r2, #0
   1a274:	cmpne	r3, #0
   1a278:	ble	1a32c <ftello64@plt+0x8cbc>
   1a27c:	ldr	ip, [r2, #4]
   1a280:	cmp	ip, #0
   1a284:	ble	1a34c <ftello64@plt+0x8cdc>
   1a288:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   1a28c:	mov	r8, r0
   1a290:	add	r0, r3, ip
   1a294:	str	r0, [r8]
   1a298:	lsl	r0, r0, #2
   1a29c:	mov	r5, r2
   1a2a0:	mov	r7, r1
   1a2a4:	bl	26788 <ftello64@plt+0x15118>
   1a2a8:	cmp	r0, #0
   1a2ac:	str	r0, [r8, #8]
   1a2b0:	beq	1a3a8 <ftello64@plt+0x8d38>
   1a2b4:	mov	r3, #0
   1a2b8:	mov	ip, r3
   1a2bc:	ldr	r9, [r7, #4]
   1a2c0:	ldr	sl, [r5, #4]
   1a2c4:	mov	r4, r0
   1a2c8:	mov	lr, #1
   1a2cc:	b	1a30c <ftello64@plt+0x8c9c>
   1a2d0:	cmp	r3, sl
   1a2d4:	bge	1a368 <ftello64@plt+0x8cf8>
   1a2d8:	ldr	r2, [r7, #8]
   1a2dc:	ldr	r1, [r5, #8]
   1a2e0:	ldr	r2, [r2, ip, lsl #2]
   1a2e4:	ldr	r6, [r1, r3, lsl #2]
   1a2e8:	cmp	r2, r6
   1a2ec:	addgt	r3, r3, #1
   1a2f0:	strgt	r6, [r4]
   1a2f4:	bgt	1a304 <ftello64@plt+0x8c94>
   1a2f8:	add	ip, ip, #1
   1a2fc:	addeq	r3, r3, #1
   1a300:	str	r2, [r4]
   1a304:	add	lr, lr, #1
   1a308:	add	r4, r4, #4
   1a30c:	cmp	ip, r9
   1a310:	sub	r6, lr, #1
   1a314:	blt	1a2d0 <ftello64@plt+0x8c60>
   1a318:	cmp	r3, sl
   1a31c:	blt	1a388 <ftello64@plt+0x8d18>
   1a320:	str	r6, [r8, #4]
   1a324:	mov	r0, #0
   1a328:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   1a32c:	cmp	r3, #0
   1a330:	bgt	1a34c <ftello64@plt+0x8cdc>
   1a334:	cmp	r2, #0
   1a338:	beq	1a350 <ftello64@plt+0x8ce0>
   1a33c:	ldr	r3, [r2, #4]
   1a340:	cmp	r3, #0
   1a344:	ble	1a350 <ftello64@plt+0x8ce0>
   1a348:	mov	r1, r2
   1a34c:	b	1a1ec <ftello64@plt+0x8b7c>
   1a350:	mov	r3, #0
   1a354:	str	r3, [r0]
   1a358:	str	r3, [r0, #4]
   1a35c:	str	r3, [r0, #8]
   1a360:	mov	r0, r3
   1a364:	bx	lr
   1a368:	sub	r9, r9, ip
   1a36c:	ldr	r1, [r7, #8]
   1a370:	add	r0, r0, r6, lsl #2
   1a374:	add	r1, r1, ip, lsl #2
   1a378:	lsl	r2, r9, #2
   1a37c:	add	r6, r6, r9
   1a380:	bl	1134c <memcpy@plt>
   1a384:	b	1a320 <ftello64@plt+0x8cb0>
   1a388:	sub	sl, sl, r3
   1a38c:	ldr	r1, [r5, #8]
   1a390:	add	r0, r0, r6, lsl #2
   1a394:	add	r1, r1, r3, lsl #2
   1a398:	lsl	r2, sl, #2
   1a39c:	bl	1134c <memcpy@plt>
   1a3a0:	add	r6, r6, sl
   1a3a4:	b	1a320 <ftello64@plt+0x8cb0>
   1a3a8:	mov	r0, #12
   1a3ac:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   1a3b0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1a3b4:	mov	ip, #0
   1a3b8:	ldr	r4, [r2, #4]
   1a3bc:	sub	sp, sp, #36	; 0x24
   1a3c0:	cmp	r4, ip
   1a3c4:	str	ip, [r0]
   1a3c8:	beq	1a478 <ftello64@plt+0x8e08>
   1a3cc:	add	r7, r3, r4
   1a3d0:	ble	1a3ec <ftello64@plt+0x8d7c>
   1a3d4:	ldr	ip, [r2, #8]
   1a3d8:	add	r4, ip, r4, lsl #2
   1a3dc:	ldr	lr, [ip], #4
   1a3e0:	cmp	r4, ip
   1a3e4:	add	r7, r7, lr
   1a3e8:	bne	1a3dc <ftello64@plt+0x8d6c>
   1a3ec:	mov	fp, r3
   1a3f0:	ldr	r3, [r1, #68]	; 0x44
   1a3f4:	mov	r8, r2
   1a3f8:	and	r3, r3, r7
   1a3fc:	ldr	r2, [r1, #32]
   1a400:	add	r3, r3, r3, lsl #1
   1a404:	mov	r9, r1
   1a408:	lsl	r3, r3, #2
   1a40c:	str	r0, [sp, #24]
   1a410:	ldr	sl, [r2, r3]
   1a414:	add	r1, r2, r3
   1a418:	cmp	sl, #0
   1a41c:	ble	1a484 <ftello64@plt+0x8e14>
   1a420:	ldr	r6, [r1, #8]
   1a424:	mov	r5, #0
   1a428:	sub	r6, r6, #4
   1a42c:	b	1a438 <ftello64@plt+0x8dc8>
   1a430:	cmp	r5, sl
   1a434:	beq	1a484 <ftello64@plt+0x8e14>
   1a438:	ldr	r4, [r6, #4]!
   1a43c:	add	r5, r5, #1
   1a440:	ldr	r3, [r4]
   1a444:	cmp	r3, r7
   1a448:	bne	1a430 <ftello64@plt+0x8dc0>
   1a44c:	ldrb	r3, [r4, #52]	; 0x34
   1a450:	and	r3, r3, #15
   1a454:	cmp	fp, r3
   1a458:	bne	1a430 <ftello64@plt+0x8dc0>
   1a45c:	ldr	r3, [r4, #40]	; 0x28
   1a460:	mov	r1, r8
   1a464:	subs	r0, r3, #0
   1a468:	beq	1a430 <ftello64@plt+0x8dc0>
   1a46c:	bl	1966c <ftello64@plt+0x7ffc>
   1a470:	cmp	r0, #0
   1a474:	beq	1a430 <ftello64@plt+0x8dc0>
   1a478:	mov	r0, r4
   1a47c:	add	sp, sp, #36	; 0x24
   1a480:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1a484:	mov	r1, #1
   1a488:	mov	r0, #56	; 0x38
   1a48c:	bl	26740 <ftello64@plt+0x150d0>
   1a490:	subs	r4, r0, #0
   1a494:	beq	1a654 <ftello64@plt+0x8fe4>
   1a498:	add	r3, r4, #4
   1a49c:	mov	r0, r3
   1a4a0:	mov	r1, r8
   1a4a4:	str	r3, [sp, #4]
   1a4a8:	bl	1a1ec <ftello64@plt+0x8b7c>
   1a4ac:	ldr	r3, [sp, #4]
   1a4b0:	subs	sl, r0, #0
   1a4b4:	bne	1a6cc <ftello64@plt+0x905c>
   1a4b8:	ldrb	r1, [r4, #52]	; 0x34
   1a4bc:	ldr	ip, [r8, #4]
   1a4c0:	and	r2, fp, #15
   1a4c4:	bic	r1, r1, #15
   1a4c8:	orr	r2, r2, r1
   1a4cc:	cmp	ip, #0
   1a4d0:	str	r3, [r4, #40]	; 0x28
   1a4d4:	strb	r2, [r4, #52]	; 0x34
   1a4d8:	ble	1a634 <ftello64@plt+0x8fc4>
   1a4dc:	add	r2, r4, #12
   1a4e0:	str	r2, [sp, #12]
   1a4e4:	add	r2, r4, #8
   1a4e8:	str	r2, [sp, #16]
   1a4ec:	and	r2, fp, #4
   1a4f0:	str	r2, [sp, #8]
   1a4f4:	and	r2, fp, #2
   1a4f8:	and	fp, fp, #1
   1a4fc:	str	r7, [sp, #20]
   1a500:	ldr	r6, [pc, #464]	; 1a6d8 <ftello64@plt+0x9068>
   1a504:	mov	r7, fp
   1a508:	mov	r5, sl
   1a50c:	str	r2, [sp, #4]
   1a510:	mov	fp, r3
   1a514:	b	1a560 <ftello64@plt+0x8ef0>
   1a518:	cmp	r7, #0
   1a51c:	beq	1a608 <ftello64@plt+0x8f98>
   1a520:	tst	r2, #2
   1a524:	bne	1a608 <ftello64@plt+0x8f98>
   1a528:	tst	r2, #16
   1a52c:	beq	1a53c <ftello64@plt+0x8ecc>
   1a530:	ldr	r3, [sp, #4]
   1a534:	cmp	r3, #0
   1a538:	beq	1a608 <ftello64@plt+0x8f98>
   1a53c:	tst	r2, #64	; 0x40
   1a540:	beq	1a550 <ftello64@plt+0x8ee0>
   1a544:	ldr	r3, [sp, #8]
   1a548:	cmp	r3, #0
   1a54c:	beq	1a608 <ftello64@plt+0x8f98>
   1a550:	ldr	ip, [r8, #4]
   1a554:	add	r5, r5, #1
   1a558:	cmp	r5, ip
   1a55c:	bge	1a630 <ftello64@plt+0x8fc0>
   1a560:	ldr	r2, [r8, #8]
   1a564:	ldr	r1, [r9]
   1a568:	ldr	r2, [r2, r5, lsl #2]
   1a56c:	add	r1, r1, r2, lsl #3
   1a570:	ldr	r2, [r1, #4]
   1a574:	ldrb	r0, [r1, #4]
   1a578:	ands	r2, r6, r2, lsr #8
   1a57c:	moveq	lr, #1
   1a580:	movne	lr, #0
   1a584:	cmp	r0, #1
   1a588:	movne	lr, #0
   1a58c:	andeq	lr, lr, #1
   1a590:	cmp	lr, #0
   1a594:	bne	1a554 <ftello64@plt+0x8ee4>
   1a598:	ldrb	r1, [r1, #6]
   1a59c:	ldrb	lr, [r4, #52]	; 0x34
   1a5a0:	cmp	r0, #2
   1a5a4:	lsr	r1, r1, #4
   1a5a8:	orr	r1, r1, lr, lsr #5
   1a5ac:	and	r1, r1, #1
   1a5b0:	bic	lr, lr, #32
   1a5b4:	orr	r1, lr, r1, lsl #5
   1a5b8:	strb	r1, [r4, #52]	; 0x34
   1a5bc:	uxtbeq	r1, r1
   1a5c0:	orreq	r1, r1, #16
   1a5c4:	strbeq	r1, [r4, #52]	; 0x34
   1a5c8:	beq	1a5dc <ftello64@plt+0x8f6c>
   1a5cc:	cmp	r0, #4
   1a5d0:	ldrbeq	r1, [r4, #52]	; 0x34
   1a5d4:	orreq	r1, r1, #64	; 0x40
   1a5d8:	strbeq	r1, [r4, #52]	; 0x34
   1a5dc:	cmp	r2, #0
   1a5e0:	beq	1a554 <ftello64@plt+0x8ee4>
   1a5e4:	ldr	r1, [r4, #40]	; 0x28
   1a5e8:	cmp	fp, r1
   1a5ec:	beq	1a688 <ftello64@plt+0x9018>
   1a5f0:	tst	r2, #1
   1a5f4:	bne	1a518 <ftello64@plt+0x8ea8>
   1a5f8:	tst	r2, #2
   1a5fc:	beq	1a528 <ftello64@plt+0x8eb8>
   1a600:	cmp	r7, #0
   1a604:	beq	1a528 <ftello64@plt+0x8eb8>
   1a608:	subs	r2, r5, sl
   1a60c:	bmi	1a61c <ftello64@plt+0x8fac>
   1a610:	ldr	r1, [r4, #8]
   1a614:	cmp	r2, r1
   1a618:	blt	1a670 <ftello64@plt+0x9000>
   1a61c:	ldr	ip, [r8, #4]
   1a620:	add	r5, r5, #1
   1a624:	cmp	r5, ip
   1a628:	add	sl, sl, #1
   1a62c:	blt	1a560 <ftello64@plt+0x8ef0>
   1a630:	ldr	r7, [sp, #20]
   1a634:	mov	r2, r7
   1a638:	mov	r0, r9
   1a63c:	mov	r1, r4
   1a640:	bl	181e4 <ftello64@plt+0x6b74>
   1a644:	cmp	r0, #0
   1a648:	beq	1a478 <ftello64@plt+0x8e08>
   1a64c:	mov	r0, r4
   1a650:	bl	18e48 <ftello64@plt+0x77d8>
   1a654:	ldr	r2, [sp, #24]
   1a658:	mov	r3, #12
   1a65c:	mov	r4, #0
   1a660:	mov	r0, r4
   1a664:	str	r3, [r2]
   1a668:	add	sp, sp, #36	; 0x24
   1a66c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1a670:	sub	r1, r1, #1
   1a674:	str	r1, [r4, #8]
   1a678:	ldr	r0, [sp, #16]
   1a67c:	ldr	r1, [sp, #12]
   1a680:	bl	19870 <ftello64@plt+0x8200>
   1a684:	b	1a61c <ftello64@plt+0x8fac>
   1a688:	mov	r0, #12
   1a68c:	str	r2, [sp, #28]
   1a690:	bl	26788 <ftello64@plt+0x15118>
   1a694:	ldr	r2, [sp, #28]
   1a698:	subs	r1, r0, #0
   1a69c:	beq	1a64c <ftello64@plt+0x8fdc>
   1a6a0:	str	r1, [r4, #40]	; 0x28
   1a6a4:	mov	r1, r8
   1a6a8:	str	r2, [sp, #28]
   1a6ac:	bl	1a1ec <ftello64@plt+0x8b7c>
   1a6b0:	ldr	r2, [sp, #28]
   1a6b4:	subs	sl, r0, #0
   1a6b8:	bne	1a64c <ftello64@plt+0x8fdc>
   1a6bc:	ldrb	r1, [r4, #52]	; 0x34
   1a6c0:	orr	r1, r1, #128	; 0x80
   1a6c4:	strb	r1, [r4, #52]	; 0x34
   1a6c8:	b	1a5f0 <ftello64@plt+0x8f80>
   1a6cc:	mov	r0, r4
   1a6d0:	bl	14c70 <ftello64@plt+0x3600>
   1a6d4:	b	1a654 <ftello64@plt+0x8fe4>
   1a6d8:	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   1a6dc:	push	{r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1a6e0:	mov	r3, #0
   1a6e4:	ldr	r6, [r2, #4]
   1a6e8:	str	r3, [r0]
   1a6ec:	cmp	r6, r3
   1a6f0:	beq	1a8c8 <ftello64@plt+0x9258>
   1a6f4:	ble	1a710 <ftello64@plt+0x90a0>
   1a6f8:	ldr	r3, [r2, #8]
   1a6fc:	add	lr, r3, r6, lsl #2
   1a700:	ldr	ip, [r3], #4
   1a704:	cmp	lr, r3
   1a708:	add	r6, r6, ip
   1a70c:	bne	1a700 <ftello64@plt+0x9090>
   1a710:	ldr	r3, [r1, #68]	; 0x44
   1a714:	mov	sl, r2
   1a718:	and	r3, r3, r6
   1a71c:	ldr	r2, [r1, #32]
   1a720:	add	r3, r3, r3, lsl #1
   1a724:	mov	r7, r1
   1a728:	lsl	r3, r3, #2
   1a72c:	mov	r8, r0
   1a730:	ldr	fp, [r2, r3]
   1a734:	add	r1, r2, r3
   1a738:	cmp	fp, #0
   1a73c:	ble	1a788 <ftello64@plt+0x9118>
   1a740:	ldr	r9, [r1, #8]
   1a744:	mov	r5, #0
   1a748:	sub	r9, r9, #4
   1a74c:	b	1a758 <ftello64@plt+0x90e8>
   1a750:	cmp	r5, fp
   1a754:	beq	1a788 <ftello64@plt+0x9118>
   1a758:	ldr	r4, [r9, #4]!
   1a75c:	add	r5, r5, #1
   1a760:	ldr	r3, [r4]
   1a764:	cmp	r3, r6
   1a768:	bne	1a750 <ftello64@plt+0x90e0>
   1a76c:	mov	r1, sl
   1a770:	add	r0, r4, #4
   1a774:	bl	1966c <ftello64@plt+0x7ffc>
   1a778:	cmp	r0, #0
   1a77c:	beq	1a750 <ftello64@plt+0x90e0>
   1a780:	mov	r0, r4
   1a784:	pop	{r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1a788:	mov	r1, #1
   1a78c:	mov	r0, #56	; 0x38
   1a790:	bl	26740 <ftello64@plt+0x150d0>
   1a794:	subs	r4, r0, #0
   1a798:	beq	1a8a4 <ftello64@plt+0x9234>
   1a79c:	add	r5, r4, #4
   1a7a0:	mov	r0, r5
   1a7a4:	mov	r1, sl
   1a7a8:	bl	1a1ec <ftello64@plt+0x8b7c>
   1a7ac:	cmp	r0, #0
   1a7b0:	bne	1a8d4 <ftello64@plt+0x9264>
   1a7b4:	ldr	lr, [sl, #4]
   1a7b8:	str	r5, [r4, #40]	; 0x28
   1a7bc:	cmp	lr, #0
   1a7c0:	ble	1a884 <ftello64@plt+0x9214>
   1a7c4:	ldr	ip, [sl, #8]
   1a7c8:	ldr	r5, [r7]
   1a7cc:	ldr	r9, [pc, #268]	; 1a8e0 <ftello64@plt+0x9270>
   1a7d0:	add	lr, ip, lr, lsl #2
   1a7d4:	b	1a830 <ftello64@plt+0x91c0>
   1a7d8:	ldrb	r3, [r2, #6]
   1a7dc:	ldrb	r1, [r4, #52]	; 0x34
   1a7e0:	cmp	r0, #2
   1a7e4:	lsr	r3, r3, #4
   1a7e8:	orr	r3, r3, r1, lsr #5
   1a7ec:	and	r3, r3, #1
   1a7f0:	bic	r1, r1, #32
   1a7f4:	orr	r3, r1, r3, lsl #5
   1a7f8:	strb	r3, [r4, #52]	; 0x34
   1a7fc:	uxtbeq	r3, r3
   1a800:	orreq	r3, r3, #16
   1a804:	strbeq	r3, [r4, #52]	; 0x34
   1a808:	beq	1a828 <ftello64@plt+0x91b8>
   1a80c:	cmp	r0, #4
   1a810:	beq	1a8b8 <ftello64@plt+0x9248>
   1a814:	cmp	r0, #12
   1a818:	beq	1a870 <ftello64@plt+0x9200>
   1a81c:	ldr	r3, [r2, #4]
   1a820:	tst	r3, r9
   1a824:	bne	1a870 <ftello64@plt+0x9200>
   1a828:	cmp	lr, ip
   1a82c:	beq	1a884 <ftello64@plt+0x9214>
   1a830:	ldr	r2, [ip], #4
   1a834:	add	r2, r5, r2, lsl #3
   1a838:	ldrb	r0, [r2, #4]
   1a83c:	cmp	r0, #1
   1a840:	bne	1a7d8 <ftello64@plt+0x9168>
   1a844:	ldr	r3, [r2, #4]
   1a848:	tst	r3, r9
   1a84c:	beq	1a828 <ftello64@plt+0x91b8>
   1a850:	ldrb	r3, [r2, #6]
   1a854:	ldrb	r2, [r4, #52]	; 0x34
   1a858:	lsr	r3, r3, #4
   1a85c:	orr	r3, r3, r2, lsr #5
   1a860:	and	r3, r3, #1
   1a864:	bic	r2, r2, #32
   1a868:	orr	r3, r2, r3, lsl #5
   1a86c:	strb	r3, [r4, #52]	; 0x34
   1a870:	ldrb	r3, [r4, #52]	; 0x34
   1a874:	cmp	lr, ip
   1a878:	orr	r3, r3, #128	; 0x80
   1a87c:	strb	r3, [r4, #52]	; 0x34
   1a880:	bne	1a830 <ftello64@plt+0x91c0>
   1a884:	mov	r2, r6
   1a888:	mov	r0, r7
   1a88c:	mov	r1, r4
   1a890:	bl	181e4 <ftello64@plt+0x6b74>
   1a894:	cmp	r0, #0
   1a898:	beq	1a780 <ftello64@plt+0x9110>
   1a89c:	mov	r0, r4
   1a8a0:	bl	18e48 <ftello64@plt+0x77d8>
   1a8a4:	mov	r4, #0
   1a8a8:	mov	r3, #12
   1a8ac:	str	r3, [r8]
   1a8b0:	mov	r0, r4
   1a8b4:	pop	{r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1a8b8:	ldrb	r3, [r4, #52]	; 0x34
   1a8bc:	orr	r3, r3, #64	; 0x40
   1a8c0:	strb	r3, [r4, #52]	; 0x34
   1a8c4:	b	1a828 <ftello64@plt+0x91b8>
   1a8c8:	mov	r4, r6
   1a8cc:	mov	r0, r4
   1a8d0:	pop	{r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1a8d4:	mov	r0, r4
   1a8d8:	bl	14c70 <ftello64@plt+0x3600>
   1a8dc:	b	1a8a4 <ftello64@plt+0x9234>
   1a8e0:	andeq	pc, r3, r0, lsl #30
   1a8e4:	push	{r4, r5, r6, r7, r8, lr}
   1a8e8:	subs	r7, r3, #0
   1a8ec:	sub	sp, sp, #16
   1a8f0:	movgt	r8, r0
   1a8f4:	movgt	r4, r1
   1a8f8:	movgt	r5, r2
   1a8fc:	movgt	r6, #0
   1a900:	bgt	1a938 <ftello64@plt+0x92c8>
   1a904:	b	1a98c <ftello64@plt+0x931c>
   1a908:	bl	1a6dc <ftello64@plt+0x906c>
   1a90c:	str	r0, [r4]
   1a910:	ldr	r0, [sp, #12]
   1a914:	bl	14c70 <ftello64@plt+0x3600>
   1a918:	ldr	ip, [sp]
   1a91c:	cmp	ip, #0
   1a920:	bne	1a980 <ftello64@plt+0x9310>
   1a924:	add	r6, r6, #1
   1a928:	cmp	r7, r6
   1a92c:	add	r4, r4, #4
   1a930:	add	r5, r5, #4
   1a934:	beq	1a98c <ftello64@plt+0x931c>
   1a938:	ldr	r2, [r4]
   1a93c:	ldr	r3, [r5]
   1a940:	cmp	r2, #0
   1a944:	add	r0, sp, #4
   1a948:	add	r1, r2, #4
   1a94c:	streq	r3, [r4]
   1a950:	beq	1a924 <ftello64@plt+0x92b4>
   1a954:	cmp	r3, #0
   1a958:	add	r2, r3, #4
   1a95c:	beq	1a924 <ftello64@plt+0x92b4>
   1a960:	bl	1a264 <ftello64@plt+0x8bf4>
   1a964:	add	r2, sp, #4
   1a968:	mov	r1, r8
   1a96c:	mov	ip, r0
   1a970:	cmp	ip, #0
   1a974:	mov	r0, sp
   1a978:	str	ip, [sp]
   1a97c:	beq	1a908 <ftello64@plt+0x9298>
   1a980:	mov	r0, ip
   1a984:	add	sp, sp, #16
   1a988:	pop	{r4, r5, r6, r7, r8, pc}
   1a98c:	mov	ip, #0
   1a990:	mov	r0, ip
   1a994:	add	sp, sp, #16
   1a998:	pop	{r4, r5, r6, r7, r8, pc}
   1a99c:	ldrb	r2, [r1, #24]
   1a9a0:	cmp	r2, #16
   1a9a4:	beq	1aa14 <ftello64@plt+0x93a4>
   1a9a8:	push	{r4, r5, r6, lr}
   1a9ac:	add	r3, r1, #20
   1a9b0:	mov	r4, r1
   1a9b4:	mov	r5, r0
   1a9b8:	str	r1, [r4, #12]
   1a9bc:	ldm	r3, {r1, r2}
   1a9c0:	bl	18c04 <ftello64@plt+0x7594>
   1a9c4:	cmn	r0, #1
   1a9c8:	str	r0, [r4, #28]
   1a9cc:	beq	1aa30 <ftello64@plt+0x93c0>
   1a9d0:	ldrb	r3, [r4, #24]
   1a9d4:	cmp	r3, #12
   1a9d8:	beq	1a9e4 <ftello64@plt+0x9374>
   1a9dc:	mov	r0, #0
   1a9e0:	pop	{r4, r5, r6, pc}
   1a9e4:	ldr	r1, [r5]
   1a9e8:	ldr	r2, [r4, #20]
   1a9ec:	add	r1, r1, r0, lsl #3
   1a9f0:	mov	r0, #0
   1a9f4:	ldr	r3, [r1, #4]
   1a9f8:	lsl	r2, r2, #22
   1a9fc:	bic	r3, r3, #261120	; 0x3fc00
   1aa00:	lsr	r2, r2, #22
   1aa04:	bic	r3, r3, #768	; 0x300
   1aa08:	orr	r3, r3, r2, lsl #8
   1aa0c:	str	r3, [r1, #4]
   1aa10:	pop	{r4, r5, r6, pc}
   1aa14:	ldr	r3, [r1, #4]
   1aa18:	mov	r0, #0
   1aa1c:	ldr	r2, [r3, #12]
   1aa20:	ldr	r3, [r3, #28]
   1aa24:	str	r2, [r1, #12]
   1aa28:	str	r3, [r1, #28]
   1aa2c:	bx	lr
   1aa30:	mov	r0, #12
   1aa34:	pop	{r4, r5, r6, pc}
   1aa38:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1aa3c:	mov	r9, r1
   1aa40:	ldr	r7, [r0, #28]
   1aa44:	add	r1, r1, r1, lsl #1
   1aa48:	sub	sp, sp, #36	; 0x24
   1aa4c:	add	r7, r7, r1, lsl #2
   1aa50:	mov	r5, #0
   1aa54:	str	r5, [sp, #24]
   1aa58:	str	r5, [sp, #20]
   1aa5c:	str	r5, [sp, #28]
   1aa60:	ldr	r6, [r7, #4]
   1aa64:	str	r3, [sp, #12]
   1aa68:	cmp	r6, r5
   1aa6c:	ble	1ac54 <ftello64@plt+0x95e4>
   1aa70:	add	r3, r7, #8
   1aa74:	str	r3, [sp]
   1aa78:	add	r3, r2, #8
   1aa7c:	mov	r8, r0
   1aa80:	str	r3, [sp, #8]
   1aa84:	str	r2, [sp, #4]
   1aa88:	b	1aad4 <ftello64@plt+0x9464>
   1aa8c:	ldr	r3, [sp, #4]
   1aa90:	mov	r2, fp
   1aa94:	ldr	r1, [sp, #8]
   1aa98:	ldr	r0, [r3, #4]
   1aa9c:	bl	196e0 <ftello64@plt+0x8070>
   1aaa0:	cmp	r0, #0
   1aaa4:	beq	1ab30 <ftello64@plt+0x94c0>
   1aaa8:	ldr	r2, [r8, #28]
   1aaac:	ldr	r1, [sp, #12]
   1aab0:	add	r2, r2, r4
   1aab4:	add	r0, sp, #20
   1aab8:	bl	19bc0 <ftello64@plt+0x8550>
   1aabc:	cmp	r0, #0
   1aac0:	bne	1ac3c <ftello64@plt+0x95cc>
   1aac4:	ldr	r6, [r7, #4]
   1aac8:	add	r5, r5, #1
   1aacc:	cmp	r6, r5
   1aad0:	ble	1ab90 <ftello64@plt+0x9520>
   1aad4:	ldr	r3, [r7, #8]
   1aad8:	ldr	r4, [r3, r5, lsl #2]
   1aadc:	cmp	r9, r4
   1aae0:	beq	1aac8 <ftello64@plt+0x9458>
   1aae4:	ldr	r3, [r8]
   1aae8:	add	r3, r3, r4, lsl #3
   1aaec:	ldrb	r3, [r3, #4]
   1aaf0:	tst	r3, #8
   1aaf4:	beq	1aac8 <ftello64@plt+0x9458>
   1aaf8:	add	r4, r4, r4, lsl #1
   1aafc:	ldr	r3, [r8, #20]
   1ab00:	lsl	r4, r4, #2
   1ab04:	add	r3, r3, r4
   1ab08:	ldr	r1, [sp]
   1ab0c:	ldmib	r3, {r3, sl}
   1ab10:	mov	r0, r6
   1ab14:	ldr	fp, [sl]
   1ab18:	cmp	r3, #1
   1ab1c:	mov	r2, fp
   1ab20:	ble	1ab74 <ftello64@plt+0x9504>
   1ab24:	bl	196e0 <ftello64@plt+0x8070>
   1ab28:	cmp	r0, #0
   1ab2c:	beq	1aa8c <ftello64@plt+0x941c>
   1ab30:	ldr	sl, [sl, #4]
   1ab34:	cmp	sl, #0
   1ab38:	ble	1aac8 <ftello64@plt+0x9458>
   1ab3c:	mov	r2, sl
   1ab40:	ldr	r1, [sp]
   1ab44:	mov	r0, r6
   1ab48:	bl	196e0 <ftello64@plt+0x8070>
   1ab4c:	cmp	r0, #0
   1ab50:	bne	1aac8 <ftello64@plt+0x9458>
   1ab54:	mov	r2, sl
   1ab58:	ldr	r3, [sp, #4]
   1ab5c:	ldr	r1, [sp, #8]
   1ab60:	ldr	r0, [r3, #4]
   1ab64:	bl	196e0 <ftello64@plt+0x8070>
   1ab68:	cmp	r0, #0
   1ab6c:	beq	1aac8 <ftello64@plt+0x9458>
   1ab70:	b	1aaa8 <ftello64@plt+0x9438>
   1ab74:	bl	196e0 <ftello64@plt+0x8070>
   1ab78:	cmp	r0, #0
   1ab7c:	moveq	r2, fp
   1ab80:	beq	1ab58 <ftello64@plt+0x94e8>
   1ab84:	add	r5, r5, #1
   1ab88:	cmp	r6, r5
   1ab8c:	bgt	1aad4 <ftello64@plt+0x9464>
   1ab90:	cmp	r6, #0
   1ab94:	ldr	fp, [sp, #4]
   1ab98:	ble	1ac24 <ftello64@plt+0x95b4>
   1ab9c:	mov	r4, #0
   1aba0:	add	r8, fp, #8
   1aba4:	add	r9, fp, #4
   1aba8:	b	1abb4 <ftello64@plt+0x9544>
   1abac:	cmp	r6, r4
   1abb0:	ble	1ac24 <ftello64@plt+0x95b4>
   1abb4:	ldr	r3, [r7, #8]
   1abb8:	add	r1, sp, #28
   1abbc:	ldr	r0, [sp, #24]
   1abc0:	ldr	r5, [r3, r4, lsl #2]
   1abc4:	add	r4, r4, #1
   1abc8:	mov	r2, r5
   1abcc:	bl	196e0 <ftello64@plt+0x8070>
   1abd0:	mov	r2, r5
   1abd4:	mov	r1, r8
   1abd8:	cmp	r0, #0
   1abdc:	bne	1abac <ftello64@plt+0x953c>
   1abe0:	ldr	r5, [fp, #4]
   1abe4:	mov	r0, r5
   1abe8:	bl	196e0 <ftello64@plt+0x8070>
   1abec:	sub	r2, r0, #1
   1abf0:	cmp	r2, r5
   1abf4:	movlt	r3, #0
   1abf8:	movge	r3, #1
   1abfc:	orrs	r3, r3, r2, lsr #31
   1ac00:	bne	1abac <ftello64@plt+0x953c>
   1ac04:	sub	r5, r5, #1
   1ac08:	str	r5, [fp, #4]
   1ac0c:	mov	r1, r8
   1ac10:	mov	r0, r9
   1ac14:	bl	19870 <ftello64@plt+0x8200>
   1ac18:	ldr	r6, [r7, #4]
   1ac1c:	cmp	r6, r4
   1ac20:	bgt	1abb4 <ftello64@plt+0x9544>
   1ac24:	ldr	r0, [sp, #28]
   1ac28:	bl	14c70 <ftello64@plt+0x3600>
   1ac2c:	mov	r4, #0
   1ac30:	mov	r0, r4
   1ac34:	add	sp, sp, #36	; 0x24
   1ac38:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1ac3c:	mov	r4, r0
   1ac40:	ldr	r0, [sp, #28]
   1ac44:	bl	14c70 <ftello64@plt+0x3600>
   1ac48:	mov	r0, r4
   1ac4c:	add	sp, sp, #36	; 0x24
   1ac50:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1ac54:	mov	r0, r5
   1ac58:	b	1ac28 <ftello64@plt+0x95b8>
   1ac5c:	push	{r4, r5, r6, r7, r8, lr}
   1ac60:	subs	r6, r1, #0
   1ac64:	beq	1ad58 <ftello64@plt+0x96e8>
   1ac68:	ldr	r2, [r6, #4]
   1ac6c:	cmp	r2, #0
   1ac70:	mov	ip, r2
   1ac74:	beq	1ad58 <ftello64@plt+0x96e8>
   1ac78:	ldm	r0, {r1, r3}
   1ac7c:	mov	r5, r0
   1ac80:	add	r4, r3, r2, lsl #1
   1ac84:	cmp	r1, r4
   1ac88:	blt	1ad80 <ftello64@plt+0x9710>
   1ac8c:	cmp	r3, #0
   1ac90:	beq	1adc0 <ftello64@plt+0x9750>
   1ac94:	sub	r2, r2, #1
   1ac98:	sub	r3, r3, #1
   1ac9c:	mvn	r7, r2
   1aca0:	mvn	lr, r3
   1aca4:	tst	r7, lr
   1aca8:	bpl	1ace4 <ftello64@plt+0x9674>
   1acac:	ldr	r1, [r5, #8]
   1acb0:	ldr	r0, [r6, #8]
   1acb4:	ldr	ip, [r1, r3, lsl #2]
   1acb8:	ldr	r0, [r0, r2, lsl #2]
   1acbc:	cmp	ip, r0
   1acc0:	beq	1ac94 <ftello64@plt+0x9624>
   1acc4:	sublt	r4, r4, #1
   1acc8:	sublt	r2, r2, #1
   1accc:	subge	r3, r3, #1
   1acd0:	mvnlt	r7, r2
   1acd4:	mvnge	lr, r3
   1acd8:	strlt	r0, [r1, r4, lsl #2]
   1acdc:	tst	r7, lr
   1ace0:	bmi	1acac <ftello64@plt+0x963c>
   1ace4:	cmp	r2, #0
   1ace8:	blt	1ad08 <ftello64@plt+0x9698>
   1acec:	add	r2, r2, #1
   1acf0:	sub	r4, r4, r2
   1acf4:	ldr	r0, [r5, #8]
   1acf8:	lsl	r2, r2, #2
   1acfc:	add	r0, r0, r4, lsl #2
   1ad00:	ldr	r1, [r6, #8]
   1ad04:	bl	1134c <memcpy@plt>
   1ad08:	ldr	r1, [r6, #4]
   1ad0c:	ldr	ip, [r5, #4]
   1ad10:	add	r1, ip, r1, lsl #1
   1ad14:	subs	r2, r1, r4
   1ad18:	sub	r1, r1, #1
   1ad1c:	beq	1ad58 <ftello64@plt+0x96e8>
   1ad20:	ldr	r0, [r5, #8]
   1ad24:	sub	r3, ip, #1
   1ad28:	add	ip, ip, r2
   1ad2c:	str	ip, [r5, #4]
   1ad30:	ldr	lr, [r0, r1, lsl #2]
   1ad34:	ldr	ip, [r0, r3, lsl #2]
   1ad38:	add	r6, r3, r2
   1ad3c:	cmp	lr, ip
   1ad40:	mov	r5, r6
   1ad44:	ble	1ad60 <ftello64@plt+0x96f0>
   1ad48:	subs	r2, r2, #1
   1ad4c:	sub	r1, r1, #1
   1ad50:	str	lr, [r0, r6, lsl #2]
   1ad54:	bne	1ad30 <ftello64@plt+0x96c0>
   1ad58:	mov	r0, #0
   1ad5c:	pop	{r4, r5, r6, r7, r8, pc}
   1ad60:	subs	r3, r3, #1
   1ad64:	str	ip, [r0, r6, lsl #2]
   1ad68:	bpl	1ad30 <ftello64@plt+0x96c0>
   1ad6c:	lsl	r2, r2, #2
   1ad70:	add	r1, r0, r4, lsl #2
   1ad74:	bl	1134c <memcpy@plt>
   1ad78:	mov	r0, #0
   1ad7c:	pop	{r4, r5, r6, r7, r8, pc}
   1ad80:	add	r2, r2, r1
   1ad84:	ldr	r0, [r0, #8]
   1ad88:	lsl	r1, r2, #3
   1ad8c:	lsl	r4, r2, #1
   1ad90:	bl	267b4 <ftello64@plt+0x15144>
   1ad94:	cmp	r0, #0
   1ad98:	beq	1addc <ftello64@plt+0x976c>
   1ad9c:	ldr	r3, [r5, #4]
   1ada0:	str	r0, [r5, #8]
   1ada4:	cmp	r3, #0
   1ada8:	str	r4, [r5]
   1adac:	ldreq	ip, [r6, #4]
   1adb0:	beq	1adc4 <ftello64@plt+0x9754>
   1adb4:	ldr	r2, [r6, #4]
   1adb8:	add	r4, r3, r2, lsl #1
   1adbc:	b	1ac94 <ftello64@plt+0x9624>
   1adc0:	ldr	r0, [r0, #8]
   1adc4:	str	ip, [r5, #4]
   1adc8:	ldr	r2, [r6, #4]
   1adcc:	ldr	r1, [r6, #8]
   1add0:	lsl	r2, r2, #2
   1add4:	bl	1134c <memcpy@plt>
   1add8:	b	1ad58 <ftello64@plt+0x96e8>
   1addc:	mov	r0, #12
   1ade0:	pop	{r4, r5, r6, r7, r8, pc}
   1ade4:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1ade8:	add	r7, r2, r2, lsl #1
   1adec:	mov	r4, r2
   1adf0:	ldr	r2, [r1, #20]
   1adf4:	lsl	r7, r7, #2
   1adf8:	add	r2, r2, r7
   1adfc:	mov	r6, r1
   1ae00:	ldr	r1, [r2, #4]
   1ae04:	sub	sp, sp, #44	; 0x2c
   1ae08:	add	r1, r1, #1
   1ae0c:	mov	r2, #0
   1ae10:	mov	sl, r0
   1ae14:	lsl	r0, r1, #2
   1ae18:	str	r3, [sp, #12]
   1ae1c:	str	r1, [sp, #16]
   1ae20:	str	r2, [sp, #20]
   1ae24:	bl	26788 <ftello64@plt+0x15118>
   1ae28:	cmp	r0, #0
   1ae2c:	str	r0, [sp, #24]
   1ae30:	beq	1b00c <ftello64@plt+0x999c>
   1ae34:	ldr	r8, [r6]
   1ae38:	ldr	r3, [sp, #20]
   1ae3c:	lsl	r5, r4, #3
   1ae40:	add	lr, r8, r5
   1ae44:	str	r4, [r0, r3, lsl #2]
   1ae48:	ldr	r1, [r6, #24]
   1ae4c:	ldr	r0, [lr, #4]
   1ae50:	ldr	r2, [pc, #452]	; 1b01c <ftello64@plt+0x99ac>
   1ae54:	add	ip, r1, r7
   1ae58:	and	r2, r2, r0
   1ae5c:	add	r3, r3, #1
   1ae60:	cmp	r2, #0
   1ae64:	mvn	r2, #0
   1ae68:	str	r3, [sp, #20]
   1ae6c:	str	r2, [ip, #4]
   1ae70:	beq	1aea0 <ftello64@plt+0x9830>
   1ae74:	ldr	r3, [r6, #20]
   1ae78:	add	r3, r3, r7
   1ae7c:	ldr	r2, [r3, #4]
   1ae80:	cmp	r2, #0
   1ae84:	beq	1af70 <ftello64@plt+0x9900>
   1ae88:	ldr	r3, [r3, #8]
   1ae8c:	ldr	r3, [r3]
   1ae90:	add	r8, r8, r3, lsl #3
   1ae94:	ldrb	r3, [r8, #6]
   1ae98:	tst	r3, #4
   1ae9c:	beq	1afd4 <ftello64@plt+0x9964>
   1aea0:	ldrb	r3, [lr, #4]
   1aea4:	tst	r3, #8
   1aea8:	beq	1af6c <ftello64@plt+0x98fc>
   1aeac:	ldr	ip, [r6, #20]
   1aeb0:	add	r3, ip, r7
   1aeb4:	ldr	r2, [r3, #4]
   1aeb8:	cmp	r2, #0
   1aebc:	ble	1af6c <ftello64@plt+0x98fc>
   1aec0:	mov	r9, #0
   1aec4:	mov	r5, r9
   1aec8:	mov	fp, #1
   1aecc:	add	r8, sp, #28
   1aed0:	b	1af24 <ftello64@plt+0x98b4>
   1aed4:	cmp	r0, #0
   1aed8:	beq	1af94 <ftello64@plt+0x9924>
   1aedc:	ldm	r3, {r0, r1, r2}
   1aee0:	stm	r8, {r0, r1, r2}
   1aee4:	mov	r1, r8
   1aee8:	add	r0, sp, #16
   1aeec:	bl	1ac5c <ftello64@plt+0x95ec>
   1aef0:	cmp	r0, #0
   1aef4:	bne	1afac <ftello64@plt+0x993c>
   1aef8:	ldr	r1, [r6, #24]
   1aefc:	add	r4, r1, r4
   1af00:	ldr	r3, [r4, #4]
   1af04:	cmp	r3, #0
   1af08:	beq	1afbc <ftello64@plt+0x994c>
   1af0c:	ldr	ip, [r6, #20]
   1af10:	add	r3, ip, r7
   1af14:	add	r5, r5, #1
   1af18:	ldr	r2, [r3, #4]
   1af1c:	cmp	r2, r5
   1af20:	ble	1af4c <ftello64@plt+0x98dc>
   1af24:	ldr	r3, [r3, #8]
   1af28:	ldr	r2, [r3, r5, lsl #2]
   1af2c:	add	r4, r2, r2, lsl #1
   1af30:	lsl	r4, r4, #2
   1af34:	add	r3, r1, r4
   1af38:	ldr	r0, [r3, #4]
   1af3c:	cmn	r0, #1
   1af40:	bne	1aed4 <ftello64@plt+0x9864>
   1af44:	mov	r9, fp
   1af48:	b	1af10 <ftello64@plt+0x98a0>
   1af4c:	ldr	r3, [sp, #12]
   1af50:	eor	r3, r3, #1
   1af54:	tst	r9, r3
   1af58:	addne	r7, r1, r7
   1af5c:	movne	r3, #0
   1af60:	strne	r3, [r7, #4]
   1af64:	addne	lr, sp, #16
   1af68:	bne	1af7c <ftello64@plt+0x990c>
   1af6c:	add	ip, r1, r7
   1af70:	add	lr, sp, #16
   1af74:	ldm	lr, {r0, r1, r2}
   1af78:	stm	ip, {r0, r1, r2}
   1af7c:	mov	r3, #0
   1af80:	ldm	lr, {r0, r1, r2}
   1af84:	stm	sl, {r0, r1, r2}
   1af88:	mov	r0, r3
   1af8c:	add	sp, sp, #44	; 0x2c
   1af90:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1af94:	mov	r3, #0
   1af98:	mov	r1, r6
   1af9c:	mov	r0, r8
   1afa0:	bl	1ade4 <ftello64@plt+0x9774>
   1afa4:	cmp	r0, #0
   1afa8:	beq	1aee4 <ftello64@plt+0x9874>
   1afac:	mov	r3, r0
   1afb0:	mov	r0, r3
   1afb4:	add	sp, sp, #44	; 0x2c
   1afb8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1afbc:	ldr	r0, [sp, #36]	; 0x24
   1afc0:	bl	14c70 <ftello64@plt+0x3600>
   1afc4:	mov	r9, fp
   1afc8:	ldr	r1, [r6, #24]
   1afcc:	ldr	ip, [r6, #20]
   1afd0:	b	1af10 <ftello64@plt+0x98a0>
   1afd4:	ldr	r2, [pc, #68]	; 1b020 <ftello64@plt+0x99b0>
   1afd8:	mov	r3, r4
   1afdc:	and	r0, r2, r0, lsr #8
   1afe0:	str	r0, [sp]
   1afe4:	mov	r2, r4
   1afe8:	mov	r1, r4
   1afec:	mov	r0, r6
   1aff0:	bl	1926c <ftello64@plt+0x7bfc>
   1aff4:	subs	r3, r0, #0
   1aff8:	bne	1af88 <ftello64@plt+0x9918>
   1affc:	ldr	lr, [r6]
   1b000:	ldr	r1, [r6, #24]
   1b004:	add	lr, lr, r5
   1b008:	b	1aea0 <ftello64@plt+0x9830>
   1b00c:	mov	r3, #12
   1b010:	mov	r0, r3
   1b014:	add	sp, sp, #44	; 0x2c
   1b018:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1b01c:	andeq	pc, r3, r0, lsl #30
   1b020:	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   1b024:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1b028:	mov	r8, r1
   1b02c:	ldr	r1, [r1, #4]
   1b030:	sub	sp, sp, #28
   1b034:	mov	r6, #0
   1b038:	mov	r7, r0
   1b03c:	lsl	r0, r1, #2
   1b040:	mov	r5, r2
   1b044:	mov	r4, r3
   1b048:	str	r1, [sp, #12]
   1b04c:	str	r6, [sp, #16]
   1b050:	bl	26788 <ftello64@plt+0x15118>
   1b054:	cmp	r0, r6
   1b058:	str	r0, [sp, #20]
   1b05c:	beq	1b148 <ftello64@plt+0x9ad8>
   1b060:	ldr	r3, [r8, #4]
   1b064:	add	r9, sp, #12
   1b068:	cmp	r3, r6
   1b06c:	ble	1b104 <ftello64@plt+0x9a94>
   1b070:	ldr	r3, [r8, #8]
   1b074:	ldr	r1, [r7, #24]
   1b078:	ldr	r2, [r3, r6, lsl #2]
   1b07c:	add	r3, r2, r2, lsl #1
   1b080:	add	r1, r1, r3, lsl #2
   1b084:	ldr	fp, [r1, #4]
   1b088:	cmp	fp, #0
   1b08c:	ble	1b124 <ftello64@plt+0x9ab4>
   1b090:	ldr	ip, [r1, #8]
   1b094:	ldr	sl, [r7]
   1b098:	sub	ip, ip, #4
   1b09c:	mov	r3, #0
   1b0a0:	b	1b0ac <ftello64@plt+0x9a3c>
   1b0a4:	cmp	fp, r3
   1b0a8:	beq	1b124 <ftello64@plt+0x9ab4>
   1b0ac:	ldr	r0, [ip, #4]!
   1b0b0:	add	r3, r3, #1
   1b0b4:	add	lr, sl, r0, lsl #3
   1b0b8:	ldrb	lr, [lr, #4]
   1b0bc:	cmp	r4, lr
   1b0c0:	bne	1b0a4 <ftello64@plt+0x9a34>
   1b0c4:	ldr	lr, [sl, r0, lsl #3]
   1b0c8:	cmp	r5, lr
   1b0cc:	bne	1b0a4 <ftello64@plt+0x9a34>
   1b0d0:	cmn	r0, #1
   1b0d4:	beq	1b124 <ftello64@plt+0x9ab4>
   1b0d8:	str	r4, [sp]
   1b0dc:	mov	r3, r5
   1b0e0:	mov	r1, r9
   1b0e4:	mov	r0, r7
   1b0e8:	bl	19770 <ftello64@plt+0x8100>
   1b0ec:	subs	sl, r0, #0
   1b0f0:	bne	1b134 <ftello64@plt+0x9ac4>
   1b0f4:	ldr	r3, [r8, #4]
   1b0f8:	add	r6, r6, #1
   1b0fc:	cmp	r3, r6
   1b100:	bgt	1b070 <ftello64@plt+0x9a00>
   1b104:	ldr	r0, [r8, #8]
   1b108:	bl	14c70 <ftello64@plt+0x3600>
   1b10c:	ldm	r9, {r0, r1, r2}
   1b110:	mov	sl, #0
   1b114:	stm	r8, {r0, r1, r2}
   1b118:	mov	r0, sl
   1b11c:	add	sp, sp, #28
   1b120:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1b124:	mov	r0, r9
   1b128:	bl	1ac5c <ftello64@plt+0x95ec>
   1b12c:	subs	sl, r0, #0
   1b130:	beq	1b0f4 <ftello64@plt+0x9a84>
   1b134:	ldr	r0, [sp, #20]
   1b138:	bl	14c70 <ftello64@plt+0x3600>
   1b13c:	mov	r0, sl
   1b140:	add	sp, sp, #28
   1b144:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1b148:	mov	sl, #12
   1b14c:	mov	r0, sl
   1b150:	add	sp, sp, #28
   1b154:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1b158:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1b15c:	mov	r5, #0
   1b160:	ldr	r6, [r0, #108]	; 0x6c
   1b164:	sub	sp, sp, #44	; 0x2c
   1b168:	mov	r4, r6
   1b16c:	cmp	r5, r4
   1b170:	bge	1b1cc <ftello64@plt+0x9b5c>
   1b174:	add	lr, r5, r4
   1b178:	ldr	r7, [r0, #116]	; 0x74
   1b17c:	add	lr, lr, lr, lsr #31
   1b180:	asr	lr, lr, #1
   1b184:	add	ip, lr, lr, lsl #1
   1b188:	add	ip, r7, ip, lsl #3
   1b18c:	ldr	ip, [ip, #4]
   1b190:	cmp	r2, ip
   1b194:	ble	1b1bc <ftello64@plt+0x9b4c>
   1b198:	b	1b3ec <ftello64@plt+0x9d7c>
   1b19c:	asr	ip, ip, #1
   1b1a0:	mov	r8, ip
   1b1a4:	add	r4, ip, ip, lsl #1
   1b1a8:	add	r4, r7, r4, lsl #3
   1b1ac:	ldr	r4, [r4, #4]
   1b1b0:	cmp	r2, r4
   1b1b4:	bgt	1b3f4 <ftello64@plt+0x9d84>
   1b1b8:	mov	lr, ip
   1b1bc:	add	ip, r5, lr
   1b1c0:	cmp	r5, lr
   1b1c4:	add	ip, ip, ip, lsr #31
   1b1c8:	blt	1b19c <ftello64@plt+0x9b2c>
   1b1cc:	cmp	r6, r5
   1b1d0:	ble	1b3e0 <ftello64@plt+0x9d70>
   1b1d4:	add	ip, r5, r5, lsl #1
   1b1d8:	ldr	r4, [r0, #116]	; 0x74
   1b1dc:	lsl	ip, ip, #3
   1b1e0:	add	lr, r4, ip
   1b1e4:	cmn	r5, #1
   1b1e8:	ldr	lr, [lr, #4]
   1b1ec:	movne	r5, #0
   1b1f0:	moveq	r5, #1
   1b1f4:	cmp	lr, r2
   1b1f8:	orrne	r5, r5, #1
   1b1fc:	cmp	r5, #0
   1b200:	bne	1b3e0 <ftello64@plt+0x9d70>
   1b204:	ldr	fp, [r0, #84]	; 0x54
   1b208:	mov	r8, r1
   1b20c:	mov	r9, r0
   1b210:	add	r7, r1, #8
   1b214:	str	r3, [sp, #16]
   1b218:	add	r3, ip, #24
   1b21c:	str	r2, [sp, #8]
   1b220:	str	r3, [sp, #12]
   1b224:	str	r5, [sp, #20]
   1b228:	ldr	r3, [sp, #12]
   1b22c:	add	r4, r4, r3
   1b230:	b	1b27c <ftello64@plt+0x9c0c>
   1b234:	ldr	r3, [r9, #100]	; 0x64
   1b238:	ldr	r2, [fp, #12]
   1b23c:	ldr	r3, [r3, r5, lsl #2]
   1b240:	ldr	sl, [r2, sl, lsl #2]
   1b244:	cmp	r3, #0
   1b248:	beq	1b400 <ftello64@plt+0x9d90>
   1b24c:	add	r1, r3, #12
   1b250:	ldr	r0, [r3, #8]
   1b254:	mov	r2, sl
   1b258:	str	r3, [sp, #4]
   1b25c:	bl	196e0 <ftello64@plt+0x8070>
   1b260:	ldr	r3, [sp, #4]
   1b264:	cmp	r0, #0
   1b268:	beq	1b360 <ftello64@plt+0x9cf0>
   1b26c:	add	r4, r4, #24
   1b270:	ldrb	r3, [r4, #-28]	; 0xffffffe4
   1b274:	cmp	r3, #0
   1b278:	beq	1b3e0 <ftello64@plt+0x9d70>
   1b27c:	ldr	sl, [r4, #-24]	; 0xffffffe8
   1b280:	ldr	r6, [r8, #4]
   1b284:	mov	r2, sl
   1b288:	mov	r0, r6
   1b28c:	mov	r1, r7
   1b290:	bl	196e0 <ftello64@plt+0x8070>
   1b294:	cmp	r0, #0
   1b298:	beq	1b26c <ftello64@plt+0x9bfc>
   1b29c:	ldr	r3, [sp, #8]
   1b2a0:	ldr	r5, [r4, #-12]
   1b2a4:	ldr	r2, [r4, #-16]
   1b2a8:	add	r5, r3, r5
   1b2ac:	sub	r5, r5, r2
   1b2b0:	cmp	r3, r5
   1b2b4:	bne	1b234 <ftello64@plt+0x9bc4>
   1b2b8:	ldr	r2, [fp, #20]
   1b2bc:	add	sl, sl, sl, lsl #1
   1b2c0:	mov	r0, r6
   1b2c4:	add	sl, r2, sl, lsl #2
   1b2c8:	mov	r1, r7
   1b2cc:	ldr	r3, [sl, #8]
   1b2d0:	ldr	r5, [r3]
   1b2d4:	mov	r2, r5
   1b2d8:	bl	196e0 <ftello64@plt+0x8070>
   1b2dc:	cmp	r0, #0
   1b2e0:	bne	1b26c <ftello64@plt+0x9bfc>
   1b2e4:	mov	r3, #1
   1b2e8:	mov	r0, #4
   1b2ec:	str	r3, [sp, #28]
   1b2f0:	str	r3, [sp, #32]
   1b2f4:	bl	26788 <ftello64@plt+0x15118>
   1b2f8:	ldr	r3, [sp, #80]	; 0x50
   1b2fc:	ldr	r2, [sp, #16]
   1b300:	add	r1, sp, #28
   1b304:	cmp	r0, #0
   1b308:	strne	r5, [r0]
   1b30c:	ldrne	ip, [sp, #20]
   1b310:	streq	r0, [sp, #32]
   1b314:	streq	r0, [sp, #28]
   1b318:	moveq	ip, #12
   1b31c:	str	r0, [sp, #36]	; 0x24
   1b320:	mov	r0, fp
   1b324:	str	ip, [sp, #24]
   1b328:	bl	1b024 <ftello64@plt+0x99b4>
   1b32c:	add	r1, sp, #28
   1b330:	mov	r4, r0
   1b334:	mov	r0, r8
   1b338:	bl	1ac5c <ftello64@plt+0x95ec>
   1b33c:	mov	r5, r0
   1b340:	ldr	r0, [sp, #36]	; 0x24
   1b344:	bl	14c70 <ftello64@plt+0x3600>
   1b348:	ldr	r0, [sp, #24]
   1b34c:	orr	r3, r4, r5
   1b350:	orrs	r3, r3, r0
   1b354:	bne	1b454 <ftello64@plt+0x9de4>
   1b358:	ldr	r4, [r9, #116]	; 0x74
   1b35c:	b	1b228 <ftello64@plt+0x9bb8>
   1b360:	add	r1, r3, #4
   1b364:	add	r0, sp, #28
   1b368:	bl	1a1ec <ftello64@plt+0x8b7c>
   1b36c:	mov	r1, sl
   1b370:	str	r0, [sp, #24]
   1b374:	add	r0, sp, #28
   1b378:	bl	19150 <ftello64@plt+0x7ae0>
   1b37c:	ldr	r3, [sp, #24]
   1b380:	eor	r0, r0, #1
   1b384:	cmp	r3, #0
   1b388:	orrne	r0, r0, #1
   1b38c:	tst	r0, #255	; 0xff
   1b390:	bne	1b434 <ftello64@plt+0x9dc4>
   1b394:	add	r2, sp, #28
   1b398:	mov	r1, fp
   1b39c:	add	r0, sp, #24
   1b3a0:	ldr	sl, [r9, #100]	; 0x64
   1b3a4:	bl	1a6dc <ftello64@plt+0x906c>
   1b3a8:	str	r0, [sl, r5, lsl #2]
   1b3ac:	ldr	r0, [sp, #36]	; 0x24
   1b3b0:	bl	14c70 <ftello64@plt+0x3600>
   1b3b4:	ldr	r3, [r9, #100]	; 0x64
   1b3b8:	ldr	r3, [r3, r5, lsl #2]
   1b3bc:	cmp	r3, #0
   1b3c0:	bne	1b26c <ftello64@plt+0x9bfc>
   1b3c4:	ldr	r0, [sp, #24]
   1b3c8:	cmp	r0, #0
   1b3cc:	bne	1b3e4 <ftello64@plt+0x9d74>
   1b3d0:	add	r4, r4, #24
   1b3d4:	ldrb	r3, [r4, #-28]	; 0xffffffe4
   1b3d8:	cmp	r3, #0
   1b3dc:	bne	1b27c <ftello64@plt+0x9c0c>
   1b3e0:	mov	r0, #0
   1b3e4:	add	sp, sp, #44	; 0x2c
   1b3e8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1b3ec:	mov	r8, lr
   1b3f0:	mov	lr, r4
   1b3f4:	add	r5, r8, #1
   1b3f8:	mov	r4, lr
   1b3fc:	b	1b16c <ftello64@plt+0x9afc>
   1b400:	str	r3, [sp, #4]
   1b404:	mov	r0, #4
   1b408:	mov	r3, #1
   1b40c:	str	r3, [sp, #28]
   1b410:	str	r3, [sp, #32]
   1b414:	bl	26788 <ftello64@plt+0x15118>
   1b418:	cmp	r0, #0
   1b41c:	str	r0, [sp, #36]	; 0x24
   1b420:	beq	1b448 <ftello64@plt+0x9dd8>
   1b424:	ldr	r3, [sp, #4]
   1b428:	str	sl, [r0]
   1b42c:	str	r3, [sp, #24]
   1b430:	b	1b394 <ftello64@plt+0x9d24>
   1b434:	ldr	r0, [sp, #36]	; 0x24
   1b438:	bl	14c70 <ftello64@plt+0x3600>
   1b43c:	ldr	r0, [sp, #24]
   1b440:	cmp	r0, #0
   1b444:	bne	1b3e4 <ftello64@plt+0x9d74>
   1b448:	mov	r0, #12
   1b44c:	add	sp, sp, #44	; 0x2c
   1b450:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1b454:	cmp	r0, #0
   1b458:	bne	1b3e4 <ftello64@plt+0x9d74>
   1b45c:	cmp	r4, #0
   1b460:	movne	r0, r4
   1b464:	moveq	r0, r5
   1b468:	b	1b3e4 <ftello64@plt+0x9d74>
   1b46c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1b470:	sub	sp, sp, #14400	; 0x3840
   1b474:	sub	sp, sp, #28
   1b478:	mov	r4, #0
   1b47c:	mov	r5, r1
   1b480:	str	r1, [sp, #8]
   1b484:	str	r4, [r1, #44]	; 0x2c
   1b488:	str	r4, [r1, #48]	; 0x30
   1b48c:	mov	r8, r0
   1b490:	mov	r1, r4
   1b494:	add	r0, sp, #88	; 0x58
   1b498:	mov	r2, #32
   1b49c:	bl	11550 <memset@plt>
   1b4a0:	ldr	r1, [r5, #8]
   1b4a4:	cmp	r1, r4
   1b4a8:	ble	1be00 <ftello64@plt+0xa790>
   1b4ac:	add	r2, sp, #6208	; 0x1840
   1b4b0:	add	r2, r2, #24
   1b4b4:	sub	r2, r2, #4
   1b4b8:	str	r2, [sp, #32]
   1b4bc:	str	r8, [sp, #28]
   1b4c0:	add	r2, r8, #128	; 0x80
   1b4c4:	mov	r8, r4
   1b4c8:	str	r4, [sp, #16]
   1b4cc:	str	r2, [sp, #36]	; 0x24
   1b4d0:	ldr	r3, [sp, #8]
   1b4d4:	ldr	r0, [sp, #16]
   1b4d8:	ldr	r2, [r3, #12]
   1b4dc:	ldr	r3, [sp, #28]
   1b4e0:	lsl	ip, r0, #2
   1b4e4:	ldr	r2, [r2, r0, lsl #2]
   1b4e8:	ldr	r3, [r3]
   1b4ec:	str	ip, [sp, #12]
   1b4f0:	add	r0, r3, r2, lsl #3
   1b4f4:	str	r0, [sp, #20]
   1b4f8:	ldrb	ip, [r0, #4]
   1b4fc:	ldr	r4, [r0, #4]
   1b500:	ldr	r0, [pc, #2548]	; 1befc <ftello64@plt+0xa88c>
   1b504:	cmp	ip, #1
   1b508:	str	ip, [sp, #4]
   1b50c:	and	r4, r0, r4, lsr #8
   1b510:	beq	1b684 <ftello64@plt+0xa014>
   1b514:	ldr	r0, [sp, #4]
   1b518:	cmp	r0, #3
   1b51c:	beq	1b964 <ftello64@plt+0xa2f4>
   1b520:	ldr	r3, [sp, #4]
   1b524:	cmp	r3, #5
   1b528:	beq	1b990 <ftello64@plt+0xa320>
   1b52c:	ldr	r3, [sp, #4]
   1b530:	cmp	r3, #7
   1b534:	beq	1bc48 <ftello64@plt+0xa5d8>
   1b538:	ldr	r3, [sp, #16]
   1b53c:	add	r3, r3, #1
   1b540:	cmp	r3, r1
   1b544:	str	r3, [sp, #16]
   1b548:	blt	1b4d0 <ftello64@plt+0x9e60>
   1b54c:	str	r8, [sp, #4]
   1b550:	ldr	r3, [sp, #4]
   1b554:	ldr	r8, [sp, #28]
   1b558:	cmp	r3, #0
   1b55c:	ble	1bdfc <ftello64@plt+0xa78c>
   1b560:	ldr	r3, [sp, #4]
   1b564:	add	r6, sp, #2128	; 0x850
   1b568:	add	r3, r3, #1
   1b56c:	add	r6, r6, #8
   1b570:	mov	r4, #0
   1b574:	lsl	r0, r3, #2
   1b578:	str	r3, [r6, #-2092]	; 0xfffff7d4
   1b57c:	str	r4, [r6, #-2088]	; 0xfffff7d8
   1b580:	bl	26788 <ftello64@plt+0x15118>
   1b584:	cmp	r0, r4
   1b588:	str	r0, [r6, #-2084]	; 0xfffff7dc
   1b58c:	beq	1bcfc <ftello64@plt+0xa68c>
   1b590:	add	r3, sp, #3152	; 0xc50
   1b594:	add	r3, r3, #8
   1b598:	mov	r1, r4
   1b59c:	add	r0, sp, #56	; 0x38
   1b5a0:	mov	r2, #32
   1b5a4:	mov	r5, r3
   1b5a8:	str	r4, [sp, #20]
   1b5ac:	str	r3, [sp, #24]
   1b5b0:	str	r4, [r6, #-2096]	; 0xfffff7d0
   1b5b4:	bl	11550 <memset@plt>
   1b5b8:	add	r3, sp, #6208	; 0x1840
   1b5bc:	add	r3, r3, #24
   1b5c0:	add	sl, sp, #1104	; 0x450
   1b5c4:	mov	r9, r4
   1b5c8:	mov	fp, r4
   1b5cc:	add	sl, sl, #8
   1b5d0:	mov	r4, r5
   1b5d4:	sub	r5, r3, #4
   1b5d8:	add	r3, sp, #84	; 0x54
   1b5dc:	str	r3, [sp, #12]
   1b5e0:	add	r3, sp, #40	; 0x28
   1b5e4:	str	r3, [sp, #16]
   1b5e8:	ldr	r2, [r4, #4]
   1b5ec:	str	r9, [r6, #-2088]	; 0xfffff7d8
   1b5f0:	cmp	r2, #0
   1b5f4:	movgt	r7, #0
   1b5f8:	bgt	1b610 <ftello64@plt+0x9fa0>
   1b5fc:	b	1ba84 <ftello64@plt+0xa414>
   1b600:	ldr	r2, [r4, #4]
   1b604:	add	r7, r7, #1
   1b608:	cmp	r2, r7
   1b60c:	ble	1ba84 <ftello64@plt+0xa414>
   1b610:	ldr	r1, [r4, #8]
   1b614:	ldr	r3, [r8, #12]
   1b618:	add	r0, sp, #44	; 0x2c
   1b61c:	ldr	r1, [r1, r7, lsl #2]
   1b620:	ldr	r1, [r3, r1, lsl #2]
   1b624:	cmn	r1, #1
   1b628:	add	r1, r1, r1, lsl #1
   1b62c:	beq	1b604 <ftello64@plt+0x9f94>
   1b630:	ldr	r3, [r8, #24]
   1b634:	add	r1, r3, r1, lsl #2
   1b638:	bl	1ac5c <ftello64@plt+0x95ec>
   1b63c:	cmp	r0, #0
   1b640:	str	r0, [r6, #-2096]	; 0xfffff7d0
   1b644:	beq	1b600 <ftello64@plt+0x9f90>
   1b648:	ldr	r0, [r6, #-2084]	; 0xfffff7dc
   1b64c:	bl	14c70 <ftello64@plt+0x3600>
   1b650:	ldr	r5, [sp, #24]
   1b654:	ldr	r6, [sp, #4]
   1b658:	mov	r4, #0
   1b65c:	ldr	r0, [r5, #8]
   1b660:	add	r4, r4, #1
   1b664:	bl	14c70 <ftello64@plt+0x3600>
   1b668:	cmp	r4, r6
   1b66c:	add	r5, r5, #12
   1b670:	bne	1b65c <ftello64@plt+0x9fec>
   1b674:	mov	r0, #0
   1b678:	add	sp, sp, #14400	; 0x3840
   1b67c:	add	sp, sp, #28
   1b680:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1b684:	ldrb	r3, [r3, r2, lsl #3]
   1b688:	add	r2, sp, #88	; 0x58
   1b68c:	and	r1, r3, #31
   1b690:	asr	r3, r3, #5
   1b694:	ldr	r2, [r2, r3, lsl #2]
   1b698:	orr	r2, r2, ip, lsl r1
   1b69c:	add	r1, sp, #88	; 0x58
   1b6a0:	str	r2, [r1, r3, lsl #2]
   1b6a4:	cmp	r4, #0
   1b6a8:	beq	1b790 <ftello64@plt+0xa120>
   1b6ac:	tst	r4, #32
   1b6b0:	bne	1b9f8 <ftello64@plt+0xa388>
   1b6b4:	tst	r4, #128	; 0x80
   1b6b8:	bne	1ba28 <ftello64@plt+0xa3b8>
   1b6bc:	tst	r4, #4
   1b6c0:	beq	1b728 <ftello64@plt+0xa0b8>
   1b6c4:	ldr	r3, [sp, #4]
   1b6c8:	cmp	r3, #1
   1b6cc:	beq	1bce8 <ftello64@plt+0xa678>
   1b6d0:	ldr	r2, [sp, #28]
   1b6d4:	ldr	r3, [r2, #92]	; 0x5c
   1b6d8:	cmp	r3, #1
   1b6dc:	ble	1bd14 <ftello64@plt+0xa6a4>
   1b6e0:	ldr	lr, [r2, #60]	; 0x3c
   1b6e4:	ldr	r6, [sp, #36]	; 0x24
   1b6e8:	add	r0, sp, #88	; 0x58
   1b6ec:	sub	lr, lr, #4
   1b6f0:	add	r1, r2, #96	; 0x60
   1b6f4:	mov	ip, #0
   1b6f8:	ldr	r3, [lr, #4]!
   1b6fc:	ldr	r5, [r1], #4
   1b700:	ldr	r2, [r0]
   1b704:	mvn	r3, r3
   1b708:	orr	r3, r3, r5
   1b70c:	and	r3, r3, r2
   1b710:	cmp	r6, r1
   1b714:	str	r3, [r0], #4
   1b718:	orr	ip, ip, r3
   1b71c:	bne	1b6f8 <ftello64@plt+0xa088>
   1b720:	cmp	ip, #0
   1b724:	beq	1b8ec <ftello64@plt+0xa27c>
   1b728:	tst	r4, #8
   1b72c:	beq	1b790 <ftello64@plt+0xa120>
   1b730:	ldr	r3, [sp, #4]
   1b734:	cmp	r3, #1
   1b738:	beq	1ba3c <ftello64@plt+0xa3cc>
   1b73c:	ldr	r2, [sp, #28]
   1b740:	ldr	r3, [r2, #92]	; 0x5c
   1b744:	cmp	r3, #1
   1b748:	ble	1ba50 <ftello64@plt+0xa3e0>
   1b74c:	ldr	lr, [r2, #60]	; 0x3c
   1b750:	ldr	r5, [sp, #36]	; 0x24
   1b754:	add	ip, sp, #88	; 0x58
   1b758:	sub	lr, lr, #4
   1b75c:	add	r0, r2, #96	; 0x60
   1b760:	mov	r1, #0
   1b764:	ldr	r2, [r0], #4
   1b768:	ldr	r4, [lr, #4]!
   1b76c:	ldr	r3, [ip]
   1b770:	and	r2, r2, r4
   1b774:	bic	r3, r3, r2
   1b778:	cmp	r5, r0
   1b77c:	str	r3, [ip], #4
   1b780:	orr	r1, r1, r3
   1b784:	bne	1b764 <ftello64@plt+0xa0f4>
   1b788:	cmp	r1, #0
   1b78c:	beq	1b8ec <ftello64@plt+0xa27c>
   1b790:	cmp	r8, #0
   1b794:	movle	r6, #0
   1b798:	ble	1b8e4 <ftello64@plt+0xa274>
   1b79c:	add	r3, sp, #3152	; 0xc50
   1b7a0:	add	r3, r3, #8
   1b7a4:	ldr	ip, [sp, #32]
   1b7a8:	mov	r7, r3
   1b7ac:	mov	r6, #0
   1b7b0:	str	r3, [sp, #24]
   1b7b4:	ldr	r3, [sp, #4]
   1b7b8:	cmp	r3, #1
   1b7bc:	beq	1b8f8 <ftello64@plt+0xa288>
   1b7c0:	add	r0, sp, #88	; 0x58
   1b7c4:	add	r9, sp, #1104	; 0x450
   1b7c8:	add	r9, r9, #8
   1b7cc:	add	r4, ip, #32
   1b7d0:	mov	r1, ip
   1b7d4:	mov	r5, r0
   1b7d8:	mov	lr, #0
   1b7dc:	ldr	r2, [r1, #4]!
   1b7e0:	ldr	r3, [r5], #4
   1b7e4:	cmp	r1, r4
   1b7e8:	and	r3, r3, r2
   1b7ec:	str	r3, [r9], #4
   1b7f0:	orr	lr, lr, r3
   1b7f4:	bne	1b7dc <ftello64@plt+0xa16c>
   1b7f8:	cmp	lr, #0
   1b7fc:	beq	1b8d0 <ftello64@plt+0xa260>
   1b800:	mov	r5, #0
   1b804:	add	fp, sp, #2128	; 0x850
   1b808:	mov	sl, r5
   1b80c:	add	fp, fp, #8
   1b810:	mov	lr, ip
   1b814:	ldr	r3, [r0]
   1b818:	ldr	r9, [lr, #4]!
   1b81c:	bic	r2, r9, r3
   1b820:	cmp	r1, lr
   1b824:	bic	r3, r3, r9
   1b828:	str	r2, [fp], #4
   1b82c:	orr	sl, sl, r2
   1b830:	str	r3, [r0], #4
   1b834:	orr	r5, r5, r3
   1b838:	bne	1b814 <ftello64@plt+0xa1a4>
   1b83c:	cmp	sl, #0
   1b840:	beq	1b8a8 <ftello64@plt+0xa238>
   1b844:	add	sl, sp, #2128	; 0x850
   1b848:	add	sl, sl, #8
   1b84c:	add	lr, sp, #14400	; 0x3840
   1b850:	ldm	sl!, {r0, r1, r2, r3}
   1b854:	add	lr, lr, #24
   1b858:	add	lr, lr, r8, lsl #5
   1b85c:	sub	lr, lr, #8192	; 0x2000
   1b860:	add	r9, sp, #1104	; 0x450
   1b864:	stmia	lr!, {r0, r1, r2, r3}
   1b868:	add	r9, r9, #8
   1b86c:	ldm	sl, {r0, r1, r2, r3}
   1b870:	add	ip, ip, #4
   1b874:	add	fp, r8, r8, lsl #1
   1b878:	stm	lr, {r0, r1, r2, r3}
   1b87c:	ldm	r9!, {r0, r1, r2, r3}
   1b880:	stmia	ip!, {r0, r1, r2, r3}
   1b884:	ldm	r9, {r0, r1, r2, r3}
   1b888:	stm	ip, {r0, r1, r2, r3}
   1b88c:	mov	r1, r7
   1b890:	ldr	r3, [sp, #24]
   1b894:	add	r0, r3, fp, lsl #2
   1b898:	bl	1a1ec <ftello64@plt+0x8b7c>
   1b89c:	cmp	r0, #0
   1b8a0:	bne	1b938 <ftello64@plt+0xa2c8>
   1b8a4:	add	r8, r8, #1
   1b8a8:	ldr	r3, [sp, #8]
   1b8ac:	ldr	r2, [sp, #12]
   1b8b0:	mov	r0, r7
   1b8b4:	ldr	r3, [r3, #12]
   1b8b8:	ldr	r1, [r3, r2]
   1b8bc:	bl	19150 <ftello64@plt+0x7ae0>
   1b8c0:	cmp	r0, #0
   1b8c4:	beq	1b938 <ftello64@plt+0xa2c8>
   1b8c8:	cmp	r5, #0
   1b8cc:	beq	1b8e4 <ftello64@plt+0xa274>
   1b8d0:	add	r6, r6, #1
   1b8d4:	cmp	r6, r8
   1b8d8:	mov	ip, r4
   1b8dc:	add	r7, r7, #12
   1b8e0:	blt	1b7b4 <ftello64@plt+0xa144>
   1b8e4:	cmp	r8, r6
   1b8e8:	beq	1bd58 <ftello64@plt+0xa6e8>
   1b8ec:	ldr	r3, [sp, #8]
   1b8f0:	ldr	r1, [r3, #8]
   1b8f4:	b	1b538 <ftello64@plt+0x9ec8>
   1b8f8:	ldr	r3, [sp, #20]
   1b8fc:	ldrb	r1, [r3]
   1b900:	lsl	r3, r6, #5
   1b904:	and	r2, r1, #31
   1b908:	asr	r1, r1, #5
   1b90c:	add	r3, r3, r1, lsl #2
   1b910:	add	r1, sp, #14400	; 0x3840
   1b914:	add	r1, r1, #24
   1b918:	add	r3, r1, r3
   1b91c:	sub	r3, r3, #8192	; 0x2000
   1b920:	ldr	r3, [r3]
   1b924:	lsr	r2, r3, r2
   1b928:	tst	r2, #1
   1b92c:	addeq	r4, ip, #32
   1b930:	beq	1b8d0 <ftello64@plt+0xa260>
   1b934:	b	1b7c0 <ftello64@plt+0xa150>
   1b938:	str	r8, [sp, #4]
   1b93c:	ldr	r5, [sp, #24]
   1b940:	ldr	r6, [sp, #4]
   1b944:	mov	r4, #0
   1b948:	ldr	r0, [r5, #8]
   1b94c:	add	r4, r4, #1
   1b950:	bl	14c70 <ftello64@plt+0x3600>
   1b954:	cmp	r4, r6
   1b958:	add	r5, r5, #12
   1b95c:	bne	1b948 <ftello64@plt+0xa2d8>
   1b960:	b	1b674 <ftello64@plt+0xa004>
   1b964:	ldr	r0, [r3, r2, lsl #3]
   1b968:	add	r1, sp, #88	; 0x58
   1b96c:	sub	r2, r0, #4
   1b970:	add	r0, r0, #28
   1b974:	ldr	r3, [r1]
   1b978:	ldr	ip, [r2, #4]!
   1b97c:	orr	r3, r3, ip
   1b980:	cmp	r2, r0
   1b984:	str	r3, [r1], #4
   1b988:	bne	1b974 <ftello64@plt+0xa304>
   1b98c:	b	1b6a4 <ftello64@plt+0xa034>
   1b990:	ldr	r2, [sp, #28]
   1b994:	ldr	r3, [r2, #92]	; 0x5c
   1b998:	cmp	r3, #1
   1b99c:	ble	1bde8 <ftello64@plt+0xa778>
   1b9a0:	ldr	r0, [r2, #60]	; 0x3c
   1b9a4:	add	r1, sp, #88	; 0x58
   1b9a8:	sub	r2, r0, #4
   1b9ac:	add	r0, r0, #28
   1b9b0:	ldr	r3, [r1]
   1b9b4:	ldr	ip, [r2, #4]!
   1b9b8:	orr	r3, r3, ip
   1b9bc:	cmp	r2, r0
   1b9c0:	str	r3, [r1], #4
   1b9c4:	bne	1b9b0 <ftello64@plt+0xa340>
   1b9c8:	ldr	r3, [sp, #28]
   1b9cc:	ldr	r3, [r3, #128]	; 0x80
   1b9d0:	tst	r3, #64	; 0x40
   1b9d4:	ldreq	r2, [sp, #88]	; 0x58
   1b9d8:	biceq	r2, r2, #1024	; 0x400
   1b9dc:	streq	r2, [sp, #88]	; 0x58
   1b9e0:	tst	r3, #128	; 0x80
   1b9e4:	beq	1b6a4 <ftello64@plt+0xa034>
   1b9e8:	ldr	r3, [sp, #88]	; 0x58
   1b9ec:	bic	r3, r3, #1
   1b9f0:	str	r3, [sp, #88]	; 0x58
   1b9f4:	b	1b6a4 <ftello64@plt+0xa034>
   1b9f8:	ldr	r5, [sp, #88]	; 0x58
   1b9fc:	mov	r2, #32
   1ba00:	mov	r1, #0
   1ba04:	and	r5, r5, #1024	; 0x400
   1ba08:	add	r0, sp, #88	; 0x58
   1ba0c:	bl	11550 <memset@plt>
   1ba10:	cmp	r5, #0
   1ba14:	beq	1b8ec <ftello64@plt+0xa27c>
   1ba18:	mov	r3, #1024	; 0x400
   1ba1c:	tst	r4, #128	; 0x80
   1ba20:	str	r3, [sp, #88]	; 0x58
   1ba24:	beq	1b6bc <ftello64@plt+0xa04c>
   1ba28:	mov	r2, #32
   1ba2c:	mov	r1, #0
   1ba30:	add	r0, sp, #88	; 0x58
   1ba34:	bl	11550 <memset@plt>
   1ba38:	b	1b8ec <ftello64@plt+0xa27c>
   1ba3c:	ldr	r3, [sp, #20]
   1ba40:	ldrb	r3, [r3, #6]
   1ba44:	tst	r3, #64	; 0x40
   1ba48:	beq	1b73c <ftello64@plt+0xa0cc>
   1ba4c:	b	1ba28 <ftello64@plt+0xa3b8>
   1ba50:	ldr	r3, [sp, #28]
   1ba54:	ldr	lr, [sp, #36]	; 0x24
   1ba58:	add	ip, sp, #88	; 0x58
   1ba5c:	add	r0, r3, #96	; 0x60
   1ba60:	mov	r1, #0
   1ba64:	ldr	r2, [r0], #4
   1ba68:	ldr	r3, [ip]
   1ba6c:	cmp	lr, r0
   1ba70:	bic	r3, r3, r2
   1ba74:	str	r3, [ip], #4
   1ba78:	orr	r1, r1, r3
   1ba7c:	bne	1ba64 <ftello64@plt+0xa3f4>
   1ba80:	b	1b788 <ftello64@plt+0xa118>
   1ba84:	mov	r3, r9
   1ba88:	add	r2, sp, #44	; 0x2c
   1ba8c:	mov	r1, r8
   1ba90:	ldr	r0, [sp, #16]
   1ba94:	bl	1a3b0 <ftello64@plt+0x8d40>
   1ba98:	ldr	r3, [sp, #12]
   1ba9c:	cmp	r0, #0
   1baa0:	str	r0, [r3, #4]!
   1baa4:	mov	r7, r0
   1baa8:	str	r3, [sp, #12]
   1baac:	beq	1bd48 <ftello64@plt+0xa6d8>
   1bab0:	ldrsb	r3, [r7, #52]	; 0x34
   1bab4:	cmp	r3, #0
   1bab8:	strge	r7, [sl]
   1babc:	strge	r7, [r6, fp, lsl #2]
   1bac0:	blt	1bc7c <ftello64@plt+0xa60c>
   1bac4:	add	r7, sp, #56	; 0x38
   1bac8:	add	r0, r5, #32
   1bacc:	mov	r1, r7
   1bad0:	ldr	r3, [r1]
   1bad4:	ldr	r2, [r5, #4]!
   1bad8:	orr	r3, r3, r2
   1badc:	cmp	r0, r5
   1bae0:	str	r3, [r1], #4
   1bae4:	bne	1bad0 <ftello64@plt+0xa460>
   1bae8:	ldr	r3, [sp, #4]
   1baec:	add	fp, fp, #1
   1baf0:	cmp	fp, r3
   1baf4:	add	r4, r4, #12
   1baf8:	add	sl, sl, #4
   1bafc:	mov	r5, r0
   1bb00:	bne	1b5e8 <ftello64@plt+0x9f78>
   1bb04:	ldr	r3, [sp, #20]
   1bb08:	cmp	r3, #0
   1bb0c:	bne	1be50 <ftello64@plt+0xa7e0>
   1bb10:	mov	r1, #256	; 0x100
   1bb14:	mov	r0, #4
   1bb18:	bl	26740 <ftello64@plt+0x150d0>
   1bb1c:	ldr	r3, [sp, #8]
   1bb20:	cmp	r0, #0
   1bb24:	str	r0, [r3, #44]	; 0x2c
   1bb28:	beq	1b648 <ftello64@plt+0x9fd8>
   1bb2c:	add	ip, sp, #6208	; 0x1840
   1bb30:	add	r9, r8, #96	; 0x60
   1bb34:	mov	r5, r0
   1bb38:	add	ip, ip, #24
   1bb3c:	add	sl, r0, #1024	; 0x400
   1bb40:	ldr	r1, [r7], #4
   1bb44:	cmp	r1, #0
   1bb48:	movne	lr, r5
   1bb4c:	movne	r2, #1
   1bb50:	bne	1bb68 <ftello64@plt+0xa4f8>
   1bb54:	b	1bbb4 <ftello64@plt+0xa544>
   1bb58:	lsrs	r1, r1, #1
   1bb5c:	lsl	r2, r2, #1
   1bb60:	add	lr, lr, #4
   1bb64:	beq	1bbb4 <ftello64@plt+0xa544>
   1bb68:	tst	r1, #1
   1bb6c:	beq	1bb58 <ftello64@plt+0xa4e8>
   1bb70:	ldr	r3, [ip]
   1bb74:	ands	r3, r2, r3
   1bb78:	bne	1be48 <ftello64@plt+0xa7d8>
   1bb7c:	add	r3, r3, #1
   1bb80:	ldr	r4, [ip, r3, lsl #5]
   1bb84:	tst	r2, r4
   1bb88:	beq	1bb7c <ftello64@plt+0xa50c>
   1bb8c:	ldr	r4, [r9]
   1bb90:	add	r3, r6, r3, lsl #2
   1bb94:	tst	r2, r4
   1bb98:	add	lr, lr, #4
   1bb9c:	ldrne	r3, [r3, #-1024]	; 0xfffffc00
   1bba0:	ldreq	r3, [r3, #-2048]	; 0xfffff800
   1bba4:	lsrs	r1, r1, #1
   1bba8:	str	r3, [lr, #-4]
   1bbac:	lsl	r2, r2, #1
   1bbb0:	bne	1bb68 <ftello64@plt+0xa4f8>
   1bbb4:	add	r5, r5, #128	; 0x80
   1bbb8:	cmp	sl, r5
   1bbbc:	add	r9, r9, #4
   1bbc0:	add	ip, ip, #4
   1bbc4:	bne	1bb40 <ftello64@plt+0xa4d0>
   1bbc8:	ldr	r3, [r6, #-2080]	; 0xfffff7e0
   1bbcc:	tst	r3, #1024	; 0x400
   1bbd0:	beq	1bc10 <ftello64@plt+0xa5a0>
   1bbd4:	mov	r3, #0
   1bbd8:	b	1bbe8 <ftello64@plt+0xa578>
   1bbdc:	add	r3, r3, #1
   1bbe0:	cmp	fp, r3
   1bbe4:	beq	1bc10 <ftello64@plt+0xa5a0>
   1bbe8:	add	r2, sp, #6208	; 0x1840
   1bbec:	add	r2, r2, #24
   1bbf0:	ldr	r2, [r2, r3, lsl #5]
   1bbf4:	tst	r2, #1024	; 0x400
   1bbf8:	beq	1bbdc <ftello64@plt+0xa56c>
   1bbfc:	ldr	r2, [sp, #20]
   1bc00:	ldr	r3, [r6, r3, lsl #2]
   1bc04:	cmp	r2, #0
   1bc08:	str	r3, [r0, #40]	; 0x28
   1bc0c:	strne	r3, [r0, #1064]	; 0x428
   1bc10:	ldr	r0, [r6, #-2084]	; 0xfffff7dc
   1bc14:	add	r8, fp, fp, lsl #1
   1bc18:	bl	14c70 <ftello64@plt+0x3600>
   1bc1c:	ldr	r5, [sp, #24]
   1bc20:	mov	r4, #0
   1bc24:	lsl	r8, r8, #2
   1bc28:	add	r3, r5, r4
   1bc2c:	add	r4, r4, #12
   1bc30:	ldr	r0, [r3, #8]
   1bc34:	bl	14c70 <ftello64@plt+0x3600>
   1bc38:	cmp	r8, r4
   1bc3c:	bne	1bc28 <ftello64@plt+0xa5b8>
   1bc40:	mov	r0, #1
   1bc44:	b	1b678 <ftello64@plt+0xa008>
   1bc48:	ldr	r3, [sp, #28]
   1bc4c:	ldr	r2, [r3, #128]	; 0x80
   1bc50:	mvn	r3, #0
   1bc54:	tst	r2, #64	; 0x40
   1bc58:	str	r3, [sp, #88]	; 0x58
   1bc5c:	str	r3, [sp, #92]	; 0x5c
   1bc60:	str	r3, [sp, #96]	; 0x60
   1bc64:	str	r3, [sp, #100]	; 0x64
   1bc68:	biceq	r3, r3, #1024	; 0x400
   1bc6c:	streq	r3, [sp, #88]	; 0x58
   1bc70:	tst	r2, #128	; 0x80
   1bc74:	beq	1b6a4 <ftello64@plt+0xa034>
   1bc78:	b	1b9e8 <ftello64@plt+0xa378>
   1bc7c:	mov	r3, #1
   1bc80:	add	r2, sp, #44	; 0x2c
   1bc84:	mov	r1, r8
   1bc88:	ldr	r0, [sp, #16]
   1bc8c:	bl	1a3b0 <ftello64@plt+0x8d40>
   1bc90:	cmp	r0, #0
   1bc94:	str	r0, [sl]
   1bc98:	beq	1be38 <ftello64@plt+0xa7c8>
   1bc9c:	cmp	r7, r0
   1bca0:	beq	1bcb8 <ftello64@plt+0xa648>
   1bca4:	ldr	r3, [r8, #92]	; 0x5c
   1bca8:	ldr	r2, [sp, #20]
   1bcac:	cmp	r3, #1
   1bcb0:	movgt	r2, #1
   1bcb4:	str	r2, [sp, #20]
   1bcb8:	mov	r3, #2
   1bcbc:	add	r2, sp, #44	; 0x2c
   1bcc0:	mov	r1, r8
   1bcc4:	ldr	r0, [sp, #16]
   1bcc8:	bl	1a3b0 <ftello64@plt+0x8d40>
   1bccc:	cmp	r0, #0
   1bcd0:	str	r0, [r6, fp, lsl #2]
   1bcd4:	bne	1bac4 <ftello64@plt+0xa454>
   1bcd8:	ldr	r3, [r6, #-2096]	; 0xfffff7d0
   1bcdc:	cmp	r3, #0
   1bce0:	beq	1bac4 <ftello64@plt+0xa454>
   1bce4:	b	1b648 <ftello64@plt+0x9fd8>
   1bce8:	ldr	r3, [sp, #20]
   1bcec:	ldrb	r3, [r3, #6]
   1bcf0:	tst	r3, #64	; 0x40
   1bcf4:	bne	1b6d0 <ftello64@plt+0xa060>
   1bcf8:	b	1ba28 <ftello64@plt+0xa3b8>
   1bcfc:	mov	r3, #12
   1bd00:	str	r3, [r6, #-2096]	; 0xfffff7d0
   1bd04:	add	r3, sp, #3152	; 0xc50
   1bd08:	add	r3, r3, #8
   1bd0c:	str	r3, [sp, #24]
   1bd10:	b	1b64c <ftello64@plt+0x9fdc>
   1bd14:	ldr	r3, [sp, #28]
   1bd18:	ldr	lr, [sp, #36]	; 0x24
   1bd1c:	add	r1, sp, #88	; 0x58
   1bd20:	add	r2, r3, #96	; 0x60
   1bd24:	mov	ip, #0
   1bd28:	ldr	r3, [r2], #4
   1bd2c:	ldr	r0, [r1]
   1bd30:	cmp	r2, lr
   1bd34:	and	r3, r3, r0
   1bd38:	str	r3, [r1], #4
   1bd3c:	orr	ip, ip, r3
   1bd40:	bne	1bd28 <ftello64@plt+0xa6b8>
   1bd44:	b	1b720 <ftello64@plt+0xa0b0>
   1bd48:	ldr	r3, [r6, #-2096]	; 0xfffff7d0
   1bd4c:	cmp	r3, #0
   1bd50:	beq	1bab0 <ftello64@plt+0xa440>
   1bd54:	b	1b648 <ftello64@plt+0x9fd8>
   1bd58:	add	r4, sp, #88	; 0x58
   1bd5c:	add	ip, sp, #14400	; 0x3840
   1bd60:	ldm	r4!, {r0, r1, r2, r3}
   1bd64:	add	ip, ip, #24
   1bd68:	add	ip, ip, r8, lsl #5
   1bd6c:	sub	ip, ip, #8192	; 0x2000
   1bd70:	ldr	r5, [sp, #8]
   1bd74:	stmia	ip!, {r0, r1, r2, r3}
   1bd78:	add	r3, sp, #3152	; 0xc50
   1bd7c:	add	r3, r3, #8
   1bd80:	mov	r6, r3
   1bd84:	str	r3, [sp, #24]
   1bd88:	ldm	r4, {r0, r1, r2, r3}
   1bd8c:	add	lr, r8, r8, lsl #1
   1bd90:	ldr	r5, [r5, #12]
   1bd94:	add	r4, r6, lr, lsl #2
   1bd98:	stm	ip, {r0, r1, r2, r3}
   1bd9c:	mov	r3, #1
   1bda0:	ldr	r2, [sp, #12]
   1bda4:	mov	r0, #4
   1bda8:	ldr	r5, [r5, r2]
   1bdac:	str	r3, [r6, lr, lsl #2]
   1bdb0:	str	r3, [r4, #4]
   1bdb4:	bl	26788 <ftello64@plt+0x15118>
   1bdb8:	cmp	r0, #0
   1bdbc:	str	r0, [r4, #8]
   1bdc0:	beq	1be20 <ftello64@plt+0xa7b0>
   1bdc4:	mov	r1, #0
   1bdc8:	str	r5, [r0]
   1bdcc:	mov	r2, #32
   1bdd0:	add	r0, sp, #88	; 0x58
   1bdd4:	bl	11550 <memset@plt>
   1bdd8:	ldr	r3, [sp, #8]
   1bddc:	add	r8, r8, #1
   1bde0:	ldr	r1, [r3, #8]
   1bde4:	b	1b538 <ftello64@plt+0x9ec8>
   1bde8:	mov	r2, #32
   1bdec:	mvn	r1, #0
   1bdf0:	add	r0, sp, #88	; 0x58
   1bdf4:	bl	11550 <memset@plt>
   1bdf8:	b	1b9c8 <ftello64@plt+0xa358>
   1bdfc:	bne	1b674 <ftello64@plt+0xa004>
   1be00:	mov	r1, #256	; 0x100
   1be04:	mov	r0, #4
   1be08:	bl	26740 <ftello64@plt+0x150d0>
   1be0c:	ldr	r3, [sp, #8]
   1be10:	str	r0, [r3, #44]	; 0x2c
   1be14:	adds	r0, r0, #0
   1be18:	movne	r0, #1
   1be1c:	b	1b678 <ftello64@plt+0xa008>
   1be20:	cmp	r8, #0
   1be24:	str	r8, [sp, #4]
   1be28:	str	r0, [r4, #4]
   1be2c:	str	r0, [r4]
   1be30:	beq	1b674 <ftello64@plt+0xa004>
   1be34:	b	1b93c <ftello64@plt+0xa2cc>
   1be38:	ldr	r3, [r6, #-2096]	; 0xfffff7d0
   1be3c:	cmp	r3, #0
   1be40:	beq	1bca4 <ftello64@plt+0xa634>
   1be44:	b	1b648 <ftello64@plt+0x9fd8>
   1be48:	mov	r3, #0
   1be4c:	b	1bb8c <ftello64@plt+0xa51c>
   1be50:	mov	r1, #512	; 0x200
   1be54:	mov	r0, #4
   1be58:	bl	26740 <ftello64@plt+0x150d0>
   1be5c:	ldr	r3, [sp, #8]
   1be60:	cmp	r0, #0
   1be64:	str	r0, [r3, #48]	; 0x30
   1be68:	beq	1b648 <ftello64@plt+0x9fd8>
   1be6c:	add	r1, sp, #6208	; 0x1840
   1be70:	mov	lr, r0
   1be74:	add	r1, r1, #24
   1be78:	add	r5, r0, #1024	; 0x400
   1be7c:	ldr	ip, [r7], #4
   1be80:	cmp	ip, #0
   1be84:	movne	r4, lr
   1be88:	movne	r2, #1
   1be8c:	bne	1bea4 <ftello64@plt+0xa834>
   1be90:	b	1bee0 <ftello64@plt+0xa870>
   1be94:	lsrs	ip, ip, #1
   1be98:	lsl	r2, r2, #1
   1be9c:	add	r4, r4, #4
   1bea0:	beq	1bee0 <ftello64@plt+0xa870>
   1bea4:	tst	ip, #1
   1bea8:	beq	1be94 <ftello64@plt+0xa824>
   1beac:	ldr	r3, [r1]
   1beb0:	ands	r3, r2, r3
   1beb4:	bne	1bef4 <ftello64@plt+0xa884>
   1beb8:	add	r3, r3, #1
   1bebc:	ldr	r8, [r1, r3, lsl #5]
   1bec0:	tst	r2, r8
   1bec4:	beq	1beb8 <ftello64@plt+0xa848>
   1bec8:	add	r3, r6, r3, lsl #2
   1becc:	ldr	r8, [r3, #-2048]	; 0xfffff800
   1bed0:	ldr	r3, [r3, #-1024]	; 0xfffffc00
   1bed4:	str	r8, [r4]
   1bed8:	str	r3, [r4, #1024]	; 0x400
   1bedc:	b	1be94 <ftello64@plt+0xa824>
   1bee0:	add	lr, lr, #128	; 0x80
   1bee4:	cmp	r5, lr
   1bee8:	add	r1, r1, #4
   1beec:	bne	1be7c <ftello64@plt+0xa80c>
   1bef0:	b	1bbc8 <ftello64@plt+0xa558>
   1bef4:	mov	r3, #0
   1bef8:	b	1bec8 <ftello64@plt+0xa858>
   1befc:	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   1bf00:	cmp	r1, #0
   1bf04:	push	{r4, r5, r6, lr}
   1bf08:	mov	r5, r0
   1bf0c:	blt	1bf68 <ftello64@plt+0xa8f8>
   1bf10:	ldr	r3, [r0, #48]	; 0x30
   1bf14:	cmp	r1, r3
   1bf18:	beq	1bfdc <ftello64@plt+0xa96c>
   1bf1c:	ldr	r3, [r0, #80]	; 0x50
   1bf20:	cmp	r3, #1
   1bf24:	ble	1bf70 <ftello64@plt+0xa900>
   1bf28:	ldr	r3, [r0, #8]
   1bf2c:	add	r3, r3, r1, lsl #2
   1bf30:	b	1bf3c <ftello64@plt+0xa8cc>
   1bf34:	cmn	r1, #1
   1bf38:	beq	1bf68 <ftello64@plt+0xa8f8>
   1bf3c:	ldr	r4, [r3], #-4
   1bf40:	sub	r1, r1, #1
   1bf44:	cmn	r4, #1
   1bf48:	beq	1bf34 <ftello64@plt+0xa8c4>
   1bf4c:	ldrb	r3, [r5, #78]	; 0x4e
   1bf50:	cmp	r3, #0
   1bf54:	bne	1bfb0 <ftello64@plt+0xa940>
   1bf58:	cmp	r4, #10
   1bf5c:	beq	1bf9c <ftello64@plt+0xa92c>
   1bf60:	mov	r0, #0
   1bf64:	pop	{r4, r5, r6, pc}
   1bf68:	ldr	r0, [r5, #60]	; 0x3c
   1bf6c:	pop	{r4, r5, r6, pc}
   1bf70:	ldr	r3, [r0, #4]
   1bf74:	ldr	r0, [r0, #68]	; 0x44
   1bf78:	ldrb	r3, [r3, r1]
   1bf7c:	and	r2, r3, #31
   1bf80:	asr	r1, r3, #5
   1bf84:	ldr	r0, [r0, r1, lsl #2]
   1bf88:	lsr	r0, r0, r2
   1bf8c:	ands	r0, r0, #1
   1bf90:	bne	1bfd4 <ftello64@plt+0xa964>
   1bf94:	cmp	r3, #10
   1bf98:	popne	{r4, r5, r6, pc}
   1bf9c:	ldrb	r0, [r5, #77]	; 0x4d
   1bfa0:	cmp	r0, #0
   1bfa4:	movne	r0, #2
   1bfa8:	moveq	r0, #0
   1bfac:	pop	{r4, r5, r6, pc}
   1bfb0:	mov	r0, r4
   1bfb4:	bl	11520 <iswalnum@plt>
   1bfb8:	sub	r3, r4, #95	; 0x5f
   1bfbc:	clz	r3, r3
   1bfc0:	lsr	r3, r3, #5
   1bfc4:	cmp	r0, #0
   1bfc8:	orrne	r3, r3, #1
   1bfcc:	cmp	r3, #0
   1bfd0:	beq	1bf58 <ftello64@plt+0xa8e8>
   1bfd4:	mov	r0, #1
   1bfd8:	pop	{r4, r5, r6, pc}
   1bfdc:	tst	r2, #2
   1bfe0:	moveq	r0, #10
   1bfe4:	movne	r0, #8
   1bfe8:	pop	{r4, r5, r6, pc}
   1bfec:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1bff0:	mov	r4, r0
   1bff4:	ldr	r5, [r0, #24]
   1bff8:	sub	sp, sp, #36	; 0x24
   1bffc:	cmp	r5, r1
   1c000:	mov	r6, r1
   1c004:	mov	r7, r2
   1c008:	suble	r5, r1, r5
   1c00c:	ble	1c070 <ftello64@plt+0xaa00>
   1c010:	ldr	r3, [r0, #80]	; 0x50
   1c014:	ldr	r1, [r0, #44]	; 0x2c
   1c018:	cmp	r3, #1
   1c01c:	ldrb	r3, [r0, #75]	; 0x4b
   1c020:	movgt	r2, #0
   1c024:	strgt	r2, [r0, #16]
   1c028:	strgt	r2, [r0, #20]
   1c02c:	tst	r7, #1
   1c030:	ldr	r2, [r0, #52]	; 0x34
   1c034:	moveq	r0, #6
   1c038:	movne	r0, #4
   1c03c:	cmp	r3, #0
   1c040:	mov	r3, #0
   1c044:	str	r3, [r4, #28]
   1c048:	str	r3, [r4, #24]
   1c04c:	str	r3, [r4, #32]
   1c050:	strb	r3, [r4, #76]	; 0x4c
   1c054:	moveq	r5, r6
   1c058:	ldreq	r3, [r4]
   1c05c:	movne	r5, r6
   1c060:	str	r0, [r4, #60]	; 0x3c
   1c064:	str	r1, [r4, #48]	; 0x30
   1c068:	str	r2, [r4, #56]	; 0x38
   1c06c:	streq	r3, [r4, #4]
   1c070:	cmp	r5, #0
   1c074:	ldreq	r3, [r4, #80]	; 0x50
   1c078:	beq	1c108 <ftello64@plt+0xaa98>
   1c07c:	ldr	r2, [r4, #32]
   1c080:	ldrb	r3, [r4, #76]	; 0x4c
   1c084:	cmp	r5, r2
   1c088:	bge	1c1d8 <ftello64@plt+0xab68>
   1c08c:	cmp	r3, #0
   1c090:	bne	1c29c <ftello64@plt+0xac2c>
   1c094:	mov	r2, r7
   1c098:	sub	r1, r5, #1
   1c09c:	mov	r0, r4
   1c0a0:	bl	1bf00 <ftello64@plt+0xa890>
   1c0a4:	ldr	r3, [r4, #80]	; 0x50
   1c0a8:	cmp	r3, #1
   1c0ac:	str	r0, [r4, #60]	; 0x3c
   1c0b0:	ble	1c0cc <ftello64@plt+0xaa5c>
   1c0b4:	ldr	r2, [r4, #28]
   1c0b8:	ldr	r0, [r4, #8]
   1c0bc:	sub	r2, r2, r5
   1c0c0:	add	r1, r0, r5, lsl #2
   1c0c4:	lsl	r2, r2, #2
   1c0c8:	bl	11310 <memmove@plt>
   1c0cc:	ldrb	r3, [r4, #75]	; 0x4b
   1c0d0:	cmp	r3, #0
   1c0d4:	bne	1c3dc <ftello64@plt+0xad6c>
   1c0d8:	ldr	r0, [r4, #28]
   1c0dc:	ldr	r1, [r4, #32]
   1c0e0:	mov	r2, r3
   1c0e4:	ldr	r3, [r4, #80]	; 0x50
   1c0e8:	sub	r0, r0, r5
   1c0ec:	sub	r1, r1, r5
   1c0f0:	str	r0, [r4, #28]
   1c0f4:	str	r1, [r4, #32]
   1c0f8:	cmp	r2, #0
   1c0fc:	ldreq	r2, [r4, #4]
   1c100:	addeq	r2, r2, r5
   1c104:	streq	r2, [r4, #4]
   1c108:	ldr	r2, [r4, #48]	; 0x30
   1c10c:	ldr	r1, [r4, #56]	; 0x38
   1c110:	cmp	r3, #1
   1c114:	sub	r3, r2, r5
   1c118:	sub	r5, r1, r5
   1c11c:	str	r6, [r4, #24]
   1c120:	str	r3, [r4, #48]	; 0x30
   1c124:	str	r5, [r4, #56]	; 0x38
   1c128:	ble	1c160 <ftello64@plt+0xaaf0>
   1c12c:	ldrb	r3, [r4, #72]	; 0x48
   1c130:	mov	r0, r4
   1c134:	cmp	r3, #0
   1c138:	bne	1c150 <ftello64@plt+0xaae0>
   1c13c:	bl	182ec <ftello64@plt+0x6c7c>
   1c140:	mov	r0, #0
   1c144:	str	r0, [r4, #40]	; 0x28
   1c148:	add	sp, sp, #36	; 0x24
   1c14c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1c150:	bl	18484 <ftello64@plt+0x6e14>
   1c154:	cmp	r0, #0
   1c158:	beq	1c140 <ftello64@plt+0xaad0>
   1c15c:	b	1c148 <ftello64@plt+0xaad8>
   1c160:	ldrb	r2, [r4, #75]	; 0x4b
   1c164:	cmp	r2, #0
   1c168:	streq	r3, [r4, #28]
   1c16c:	beq	1c140 <ftello64@plt+0xaad0>
   1c170:	ldrb	r2, [r4, #72]	; 0x48
   1c174:	cmp	r2, #0
   1c178:	bne	1c6c0 <ftello64@plt+0xb050>
   1c17c:	ldr	r0, [r4, #64]	; 0x40
   1c180:	cmp	r0, #0
   1c184:	beq	1c140 <ftello64@plt+0xaad0>
   1c188:	ldr	r1, [r4, #36]	; 0x24
   1c18c:	ldr	r2, [r4, #28]
   1c190:	cmp	r3, r1
   1c194:	movge	r3, r1
   1c198:	cmp	r3, r2
   1c19c:	bgt	1c1ac <ftello64@plt+0xab3c>
   1c1a0:	b	1c1cc <ftello64@plt+0xab5c>
   1c1a4:	ldr	r6, [r4, #24]
   1c1a8:	ldr	r0, [r4, #64]	; 0x40
   1c1ac:	ldm	r4, {r1, ip}
   1c1b0:	add	r1, r1, r2
   1c1b4:	ldrb	r1, [r1, r6]
   1c1b8:	ldrb	r1, [r0, r1]
   1c1bc:	strb	r1, [ip, r2]
   1c1c0:	add	r2, r2, #1
   1c1c4:	cmp	r3, r2
   1c1c8:	bne	1c1a4 <ftello64@plt+0xab34>
   1c1cc:	str	r2, [r4, #28]
   1c1d0:	str	r2, [r4, #32]
   1c1d4:	b	1c140 <ftello64@plt+0xaad0>
   1c1d8:	ldr	r1, [r4, #28]
   1c1dc:	cmp	r3, #0
   1c1e0:	str	r1, [sp]
   1c1e4:	bne	1c5fc <ftello64@plt+0xaf8c>
   1c1e8:	ldr	r3, [r4, #80]	; 0x50
   1c1ec:	mov	r1, #0
   1c1f0:	cmp	r3, #1
   1c1f4:	str	r1, [r4, #28]
   1c1f8:	ble	1c51c <ftello64@plt+0xaeac>
   1c1fc:	ldrb	r1, [r4, #73]	; 0x49
   1c200:	cmp	r1, #0
   1c204:	bne	1c450 <ftello64@plt+0xade0>
   1c208:	ldr	r8, [r4, #24]
   1c20c:	add	r8, r8, r2
   1c210:	cmp	r6, r8
   1c214:	ble	1c7a4 <ftello64@plt+0xb134>
   1c218:	add	r3, sp, #16
   1c21c:	add	sl, r4, #16
   1c220:	add	fp, sp, #24
   1c224:	str	r5, [sp, #4]
   1c228:	mov	r9, r3
   1c22c:	b	1c23c <ftello64@plt+0xabcc>
   1c230:	add	r8, r8, r3
   1c234:	cmp	r6, r8
   1c238:	ble	1c628 <ftello64@plt+0xafb8>
   1c23c:	ldm	sl, {r0, r1}
   1c240:	ldr	r5, [r4, #44]	; 0x2c
   1c244:	ldr	ip, [r4]
   1c248:	sub	r5, r5, r8
   1c24c:	stm	fp, {r0, r1}
   1c250:	mov	r2, r5
   1c254:	mov	r3, sl
   1c258:	add	r1, ip, r8
   1c25c:	mov	r0, r9
   1c260:	bl	26c24 <ftello64@plt+0x155b4>
   1c264:	sub	r2, r0, #1
   1c268:	cmn	r2, #4
   1c26c:	mov	r3, r0
   1c270:	ldrls	r2, [sp, #16]
   1c274:	bls	1c230 <ftello64@plt+0xabc0>
   1c278:	mov	r2, #0
   1c27c:	cmp	r5, r2
   1c280:	cmpne	r0, r2
   1c284:	ldm	fp, {r0, r1}
   1c288:	ldrne	r3, [r4]
   1c28c:	ldrbne	r2, [r3, r8]
   1c290:	mov	r3, #1
   1c294:	stm	sl, {r0, r1}
   1c298:	b	1c230 <ftello64@plt+0xabc0>
   1c29c:	ldr	sl, [r4, #28]
   1c2a0:	ldr	r9, [r4, #12]
   1c2a4:	mov	r3, sl
   1c2a8:	mov	r2, #0
   1c2ac:	b	1c2c0 <ftello64@plt+0xac50>
   1c2b0:	ble	1c2e8 <ftello64@plt+0xac78>
   1c2b4:	add	r2, r8, #1
   1c2b8:	cmp	r2, r3
   1c2bc:	bge	1c2e0 <ftello64@plt+0xac70>
   1c2c0:	add	r1, r2, r3
   1c2c4:	add	r1, r1, r1, lsr #31
   1c2c8:	asr	r8, r1, #1
   1c2cc:	ldr	r1, [r9, r8, lsl #2]
   1c2d0:	cmp	r5, r1
   1c2d4:	bge	1c2b0 <ftello64@plt+0xac40>
   1c2d8:	mov	r3, r8
   1c2dc:	b	1c2b8 <ftello64@plt+0xac48>
   1c2e0:	cmp	r5, r1
   1c2e4:	addgt	r8, r8, #1
   1c2e8:	sub	fp, r8, #1
   1c2ec:	mov	r2, r7
   1c2f0:	mov	r1, fp
   1c2f4:	mov	r0, r4
   1c2f8:	bl	1bf00 <ftello64@plt+0xa890>
   1c2fc:	cmp	r5, sl
   1c300:	movge	r3, #0
   1c304:	movlt	r3, #1
   1c308:	cmp	r5, r8
   1c30c:	movne	r3, #0
   1c310:	cmp	r3, #0
   1c314:	str	r0, [r4, #60]	; 0x3c
   1c318:	bne	1c574 <ftello64@plt+0xaf04>
   1c31c:	ldr	r2, [r4, #44]	; 0x2c
   1c320:	ldr	r3, [r4, #52]	; 0x34
   1c324:	sub	r2, r2, r6
   1c328:	add	r2, r2, r5
   1c32c:	sub	r3, r3, r6
   1c330:	add	r3, r3, r5
   1c334:	str	r2, [r4, #48]	; 0x30
   1c338:	cmp	r8, #0
   1c33c:	mov	r2, #0
   1c340:	str	r3, [r4, #56]	; 0x38
   1c344:	strb	r2, [r4, #76]	; 0x4c
   1c348:	ble	1c380 <ftello64@plt+0xad10>
   1c34c:	sub	r3, r8, #-1073741823	; 0xc0000001
   1c350:	ldr	r2, [r9, r3, lsl #2]
   1c354:	add	r3, r9, r3, lsl #2
   1c358:	cmp	r5, r2
   1c35c:	beq	1c374 <ftello64@plt+0xad04>
   1c360:	b	1c380 <ftello64@plt+0xad10>
   1c364:	ldr	r2, [r3, #-4]!
   1c368:	sub	fp, fp, #1
   1c36c:	cmp	r5, r2
   1c370:	bne	1c380 <ftello64@plt+0xad10>
   1c374:	cmp	fp, #0
   1c378:	mov	r8, fp
   1c37c:	bne	1c364 <ftello64@plt+0xacf4>
   1c380:	cmp	sl, r8
   1c384:	ble	1c3f8 <ftello64@plt+0xad88>
   1c388:	ldr	r1, [r4, #8]
   1c38c:	lsl	r0, r8, #2
   1c390:	add	r3, r1, r0
   1c394:	ldr	r2, [r1, r8, lsl #2]
   1c398:	cmn	r2, #1
   1c39c:	rsbeq	r1, r1, #4
   1c3a0:	beq	1c3b4 <ftello64@plt+0xad44>
   1c3a4:	b	1c400 <ftello64@plt+0xad90>
   1c3a8:	ldr	r2, [r3, #4]!
   1c3ac:	cmn	r2, #1
   1c3b0:	bne	1c400 <ftello64@plt+0xad90>
   1c3b4:	add	r8, r8, #1
   1c3b8:	cmp	sl, r8
   1c3bc:	add	r0, r1, r3
   1c3c0:	bne	1c3a8 <ftello64@plt+0xad38>
   1c3c4:	mov	r2, #0
   1c3c8:	str	r2, [r4, #28]
   1c3cc:	str	r2, [r4, #32]
   1c3d0:	ldrb	r2, [r4, #75]	; 0x4b
   1c3d4:	ldr	r3, [r4, #80]	; 0x50
   1c3d8:	b	1c0f8 <ftello64@plt+0xaa88>
   1c3dc:	ldr	r0, [r4, #4]
   1c3e0:	ldr	r2, [r4, #28]
   1c3e4:	add	r1, r0, r5
   1c3e8:	sub	r2, r2, r5
   1c3ec:	bl	11310 <memmove@plt>
   1c3f0:	ldrb	r3, [r4, #75]	; 0x4b
   1c3f4:	b	1c0d8 <ftello64@plt+0xaa68>
   1c3f8:	beq	1c3c4 <ftello64@plt+0xad54>
   1c3fc:	lsl	r0, r8, #2
   1c400:	ldr	r2, [r9, r0]
   1c404:	sub	r2, r2, r5
   1c408:	cmp	r2, #0
   1c40c:	str	r2, [r4, #28]
   1c410:	beq	1c3cc <ftello64@plt+0xad5c>
   1c414:	ble	1c43c <ftello64@plt+0xadcc>
   1c418:	ldr	r1, [r4, #8]
   1c41c:	mov	r3, #0
   1c420:	sub	r1, r1, #4
   1c424:	mvn	r0, #0
   1c428:	str	r0, [r1, #4]!
   1c42c:	ldr	r2, [r4, #28]
   1c430:	add	r3, r3, #1
   1c434:	cmp	r2, r3
   1c438:	bgt	1c428 <ftello64@plt+0xadb8>
   1c43c:	mov	r1, #255	; 0xff
   1c440:	ldr	r0, [r4, #4]
   1c444:	bl	11550 <memset@plt>
   1c448:	ldr	r2, [r4, #28]
   1c44c:	b	1c3cc <ftello64@plt+0xad5c>
   1c450:	ldr	ip, [r4]
   1c454:	ldr	r8, [r4, #24]
   1c458:	sub	r3, r5, r3
   1c45c:	add	r9, ip, r8
   1c460:	add	r3, r9, r3
   1c464:	cmp	ip, r3
   1c468:	sub	r0, r5, #1
   1c46c:	movcc	ip, r3
   1c470:	add	r1, r9, r0
   1c474:	cmp	r1, ip
   1c478:	bcc	1c20c <ftello64@plt+0xab9c>
   1c47c:	ldrb	r3, [r9, r0]
   1c480:	and	r3, r3, #192	; 0xc0
   1c484:	cmp	r3, #128	; 0x80
   1c488:	subeq	r3, r1, #1
   1c48c:	subeq	ip, ip, #1
   1c490:	bne	1c4b4 <ftello64@plt+0xae44>
   1c494:	cmp	ip, r3
   1c498:	mov	r1, r3
   1c49c:	beq	1c20c <ftello64@plt+0xab9c>
   1c4a0:	ldrb	r0, [r1]
   1c4a4:	sub	r3, r3, #1
   1c4a8:	and	r0, r0, #192	; 0xc0
   1c4ac:	cmp	r0, #128	; 0x80
   1c4b0:	beq	1c494 <ftello64@plt+0xae24>
   1c4b4:	ldr	r2, [r4, #48]	; 0x30
   1c4b8:	ldr	r3, [r4, #64]	; 0x40
   1c4bc:	add	r2, r9, r2
   1c4c0:	cmp	r3, #0
   1c4c4:	mov	r8, r1
   1c4c8:	sub	r2, r2, r1
   1c4cc:	bne	1c75c <ftello64@plt+0xb0ec>
   1c4d0:	add	fp, sp, #24
   1c4d4:	mov	r3, fp
   1c4d8:	mov	sl, #0
   1c4dc:	add	r0, sp, #12
   1c4e0:	str	sl, [sp, #24]
   1c4e4:	str	sl, [sp, #28]
   1c4e8:	bl	26c24 <ftello64@plt+0x155b4>
   1c4ec:	add	r9, r9, r5
   1c4f0:	sub	r8, r9, r8
   1c4f4:	cmp	r0, r8
   1c4f8:	movcc	r3, #0
   1c4fc:	movcs	r3, #1
   1c500:	cmn	r0, #3
   1c504:	movhi	r3, #0
   1c508:	cmp	r3, sl
   1c50c:	bne	1c670 <ftello64@plt+0xb000>
   1c510:	ldr	r8, [r4, #24]
   1c514:	ldr	r2, [r4, #32]
   1c518:	b	1c20c <ftello64@plt+0xab9c>
   1c51c:	ldr	r2, [r4]
   1c520:	ldr	r0, [r4, #24]
   1c524:	add	r2, r2, r5
   1c528:	add	r2, r2, r0
   1c52c:	ldr	ip, [r4, #64]	; 0x40
   1c530:	ldrb	r0, [r2, #-1]
   1c534:	cmp	ip, #0
   1c538:	str	r1, [r4, #32]
   1c53c:	ldrbne	r0, [ip, r0]
   1c540:	ldr	ip, [r4, #68]	; 0x44
   1c544:	and	r2, r0, #31
   1c548:	asr	r1, r0, #5
   1c54c:	ldr	r1, [ip, r1, lsl #2]
   1c550:	lsr	r2, r1, r2
   1c554:	ands	r1, r2, #1
   1c558:	movne	r1, #1
   1c55c:	bne	1c568 <ftello64@plt+0xaef8>
   1c560:	cmp	r0, #10
   1c564:	beq	1c730 <ftello64@plt+0xb0c0>
   1c568:	ldrb	r2, [r4, #75]	; 0x4b
   1c56c:	str	r1, [r4, #60]	; 0x3c
   1c570:	b	1c0f8 <ftello64@plt+0xaa88>
   1c574:	ldr	r3, [r9, r8, lsl #2]
   1c578:	cmp	r5, r3
   1c57c:	bne	1c31c <ftello64@plt+0xacac>
   1c580:	ldr	r0, [r4, #8]
   1c584:	sub	r2, sl, r5
   1c588:	lsl	r7, r5, #2
   1c58c:	lsl	r2, r2, #2
   1c590:	add	r1, r0, r7
   1c594:	bl	11310 <memmove@plt>
   1c598:	ldr	r0, [r4, #4]
   1c59c:	ldr	r2, [r4, #28]
   1c5a0:	add	r1, r0, r5
   1c5a4:	sub	r2, r2, r5
   1c5a8:	bl	11310 <memmove@plt>
   1c5ac:	ldr	r3, [r4, #28]
   1c5b0:	ldr	r2, [r4, #32]
   1c5b4:	sub	r3, r3, r5
   1c5b8:	sub	r2, r2, r5
   1c5bc:	cmp	r3, #0
   1c5c0:	str	r3, [r4, #28]
   1c5c4:	str	r2, [r4, #32]
   1c5c8:	ble	1c3d0 <ftello64@plt+0xad60>
   1c5cc:	ldr	r1, [r4, #12]
   1c5d0:	mov	r2, #0
   1c5d4:	add	r0, r1, r7
   1c5d8:	sub	r1, r1, #4
   1c5dc:	ldr	r3, [r0], #4
   1c5e0:	add	r2, r2, #1
   1c5e4:	sub	r3, r3, r5
   1c5e8:	str	r3, [r1, #4]!
   1c5ec:	ldr	r3, [r4, #28]
   1c5f0:	cmp	r3, r2
   1c5f4:	bgt	1c5dc <ftello64@plt+0xaf6c>
   1c5f8:	b	1c3d0 <ftello64@plt+0xad60>
   1c5fc:	ldr	r1, [r4, #44]	; 0x2c
   1c600:	ldr	r3, [r4, #52]	; 0x34
   1c604:	sub	r1, r1, r6
   1c608:	add	r1, r1, r5
   1c60c:	sub	r3, r3, r6
   1c610:	add	r3, r3, r5
   1c614:	str	r1, [r4, #48]	; 0x30
   1c618:	mov	r1, #0
   1c61c:	str	r3, [r4, #56]	; 0x38
   1c620:	strb	r1, [r4, #76]	; 0x4c
   1c624:	b	1c1e8 <ftello64@plt+0xab78>
   1c628:	sub	r8, r8, r6
   1c62c:	cmn	r2, #1
   1c630:	ldr	r5, [sp, #4]
   1c634:	mov	r9, r2
   1c638:	str	r8, [r4, #28]
   1c63c:	bne	1c68c <ftello64@plt+0xb01c>
   1c640:	ldr	r3, [sp]
   1c644:	mov	r2, r7
   1c648:	sub	r1, r3, #1
   1c64c:	mov	r0, r4
   1c650:	bl	1bf00 <ftello64@plt+0xa890>
   1c654:	str	r0, [r4, #60]	; 0x3c
   1c658:	cmp	r8, #0
   1c65c:	bne	1c6cc <ftello64@plt+0xb05c>
   1c660:	ldrb	r2, [r4, #75]	; 0x4b
   1c664:	str	r8, [r4, #32]
   1c668:	ldr	r3, [r4, #80]	; 0x50
   1c66c:	b	1c0f8 <ftello64@plt+0xaa88>
   1c670:	ldr	r9, [sp, #12]
   1c674:	sub	r8, r0, r8
   1c678:	cmn	r9, #1
   1c67c:	str	sl, [r4, #16]
   1c680:	str	sl, [r4, #20]
   1c684:	str	r8, [r4, #28]
   1c688:	beq	1c510 <ftello64@plt+0xaea0>
   1c68c:	ldrb	r3, [r4, #78]	; 0x4e
   1c690:	cmp	r3, #0
   1c694:	bne	1c708 <ftello64@plt+0xb098>
   1c698:	cmp	r9, #10
   1c69c:	movne	r3, #0
   1c6a0:	beq	1c6ac <ftello64@plt+0xb03c>
   1c6a4:	str	r3, [r4, #60]	; 0x3c
   1c6a8:	b	1c658 <ftello64@plt+0xafe8>
   1c6ac:	ldrb	r3, [r4, #77]	; 0x4d
   1c6b0:	cmp	r3, #0
   1c6b4:	movne	r3, #2
   1c6b8:	moveq	r3, #0
   1c6bc:	b	1c6a4 <ftello64@plt+0xb034>
   1c6c0:	mov	r0, r4
   1c6c4:	bl	18a04 <ftello64@plt+0x7394>
   1c6c8:	b	1c140 <ftello64@plt+0xaad0>
   1c6cc:	ble	1c6f4 <ftello64@plt+0xb084>
   1c6d0:	ldr	r2, [r4, #8]
   1c6d4:	mov	r3, #0
   1c6d8:	sub	r2, r2, #4
   1c6dc:	mvn	r1, #0
   1c6e0:	str	r1, [r2, #4]!
   1c6e4:	ldr	r8, [r4, #28]
   1c6e8:	add	r3, r3, #1
   1c6ec:	cmp	r8, r3
   1c6f0:	bgt	1c6e0 <ftello64@plt+0xb070>
   1c6f4:	ldrb	r2, [r4, #75]	; 0x4b
   1c6f8:	cmp	r2, #0
   1c6fc:	bne	1c744 <ftello64@plt+0xb0d4>
   1c700:	ldr	r8, [r4, #28]
   1c704:	b	1c664 <ftello64@plt+0xaff4>
   1c708:	mov	r0, r9
   1c70c:	bl	11520 <iswalnum@plt>
   1c710:	cmp	r9, #95	; 0x5f
   1c714:	clz	r0, r0
   1c718:	lsr	r0, r0, #5
   1c71c:	moveq	r0, #0
   1c720:	cmp	r0, #0
   1c724:	moveq	r3, #1
   1c728:	bne	1c698 <ftello64@plt+0xb028>
   1c72c:	b	1c6a4 <ftello64@plt+0xb034>
   1c730:	ldrb	r1, [r4, #77]	; 0x4d
   1c734:	cmp	r1, #0
   1c738:	movne	r1, #2
   1c73c:	moveq	r1, #0
   1c740:	b	1c568 <ftello64@plt+0xaef8>
   1c744:	mov	r2, r8
   1c748:	mov	r1, #255	; 0xff
   1c74c:	ldr	r0, [r4, #4]
   1c750:	bl	11550 <memset@plt>
   1c754:	ldrb	r2, [r4, #75]	; 0x4b
   1c758:	b	1c700 <ftello64@plt+0xb090>
   1c75c:	cmp	r2, #6
   1c760:	movlt	r0, r2
   1c764:	movge	r0, #6
   1c768:	cmp	r0, #0
   1c76c:	ble	1c7b0 <ftello64@plt+0xb140>
   1c770:	add	ip, sp, #16
   1c774:	mov	lr, ip
   1c778:	mov	sl, ip
   1c77c:	sub	ip, r0, #1
   1c780:	add	ip, lr, ip
   1c784:	add	r0, r1, r0
   1c788:	ldrb	lr, [r0, #-1]!
   1c78c:	cmp	r1, r0
   1c790:	ldrb	lr, [r3, lr]
   1c794:	strb	lr, [ip], #-1
   1c798:	bne	1c788 <ftello64@plt+0xb118>
   1c79c:	mov	r1, sl
   1c7a0:	b	1c4d0 <ftello64@plt+0xae60>
   1c7a4:	sub	r8, r8, r6
   1c7a8:	str	r8, [r4, #28]
   1c7ac:	b	1c640 <ftello64@plt+0xafd0>
   1c7b0:	add	r3, sp, #16
   1c7b4:	mov	sl, r3
   1c7b8:	b	1c79c <ftello64@plt+0xb12c>
   1c7bc:	ldrb	ip, [r1, #4]
   1c7c0:	ldr	r3, [r0, #4]
   1c7c4:	push	{r4, lr}
   1c7c8:	sub	ip, ip, #1
   1c7cc:	ldrb	r3, [r3, r2]
   1c7d0:	cmp	ip, #6
   1c7d4:	ldrls	pc, [pc, ip, lsl #2]
   1c7d8:	b	1c804 <ftello64@plt+0xb194>
   1c7dc:	strdeq	ip, [r1], -r8
   1c7e0:	andeq	ip, r1, r4, lsl #16
   1c7e4:	muleq	r1, r8, r8
   1c7e8:	andeq	ip, r1, r4, lsl #16
   1c7ec:	andeq	ip, r1, r4, lsl r8
   1c7f0:	andeq	ip, r1, r4, lsl #16
   1c7f4:	andeq	ip, r1, ip, lsl #16
   1c7f8:	ldrb	ip, [r1]
   1c7fc:	cmp	ip, r3
   1c800:	beq	1c834 <ftello64@plt+0xb1c4>
   1c804:	mov	r0, #0
   1c808:	pop	{r4, pc}
   1c80c:	tst	r3, #128	; 0x80
   1c810:	bne	1c804 <ftello64@plt+0xb194>
   1c814:	cmp	r3, #10
   1c818:	beq	1c8d4 <ftello64@plt+0xb264>
   1c81c:	cmp	r3, #0
   1c820:	bne	1c834 <ftello64@plt+0xb1c4>
   1c824:	ldr	ip, [r0, #84]	; 0x54
   1c828:	ldr	ip, [ip, #128]	; 0x80
   1c82c:	tst	ip, #128	; 0x80
   1c830:	bne	1c804 <ftello64@plt+0xb194>
   1c834:	ldr	r4, [r1, #4]
   1c838:	ldr	r3, [pc, #168]	; 1c8e8 <ftello64@plt+0xb278>
   1c83c:	and	r3, r3, r4
   1c840:	cmp	r3, #0
   1c844:	beq	1c8b8 <ftello64@plt+0xb248>
   1c848:	mov	r1, r2
   1c84c:	ldr	r2, [r0, #88]	; 0x58
   1c850:	bl	1bf00 <ftello64@plt+0xa890>
   1c854:	ldr	r1, [pc, #144]	; 1c8ec <ftello64@plt+0xb27c>
   1c858:	and	r1, r1, r4, lsr #8
   1c85c:	ands	r2, r1, #4
   1c860:	bne	1c8c0 <ftello64@plt+0xb250>
   1c864:	tst	r1, #8
   1c868:	beq	1c874 <ftello64@plt+0xb204>
   1c86c:	tst	r0, #1
   1c870:	bne	1c804 <ftello64@plt+0xb194>
   1c874:	tst	r1, #32
   1c878:	beq	1c884 <ftello64@plt+0xb214>
   1c87c:	ands	r3, r0, #2
   1c880:	beq	1c804 <ftello64@plt+0xb194>
   1c884:	tst	r1, #128	; 0x80
   1c888:	beq	1c8b8 <ftello64@plt+0xb248>
   1c88c:	lsr	r0, r0, #3
   1c890:	and	r0, r0, #1
   1c894:	pop	{r4, pc}
   1c898:	ldr	ip, [r1]
   1c89c:	asr	lr, r3, #5
   1c8a0:	and	r3, r3, #31
   1c8a4:	ldr	ip, [ip, lr, lsl #2]
   1c8a8:	lsr	r3, ip, r3
   1c8ac:	ands	r3, r3, #1
   1c8b0:	bne	1c834 <ftello64@plt+0xb1c4>
   1c8b4:	b	1c804 <ftello64@plt+0xb194>
   1c8b8:	mov	r0, #1
   1c8bc:	pop	{r4, pc}
   1c8c0:	ands	r3, r0, #1
   1c8c4:	beq	1c804 <ftello64@plt+0xb194>
   1c8c8:	tst	r1, #8
   1c8cc:	bne	1c804 <ftello64@plt+0xb194>
   1c8d0:	b	1c874 <ftello64@plt+0xb204>
   1c8d4:	ldr	r3, [r0, #84]	; 0x54
   1c8d8:	ldr	r3, [r3, #128]	; 0x80
   1c8dc:	ands	r3, r3, #64	; 0x40
   1c8e0:	bne	1c834 <ftello64@plt+0xb1c4>
   1c8e4:	b	1c804 <ftello64@plt+0xb194>
   1c8e8:	andeq	pc, r3, r0, lsl #30
   1c8ec:	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   1c8f0:	push	{r4, r5, r6, r7, r8, lr}
   1c8f4:	mov	r4, r1
   1c8f8:	mov	r1, r2
   1c8fc:	ldr	r2, [r0, #88]	; 0x58
   1c900:	mov	r5, r0
   1c904:	bl	1bf00 <ftello64@plt+0xa890>
   1c908:	ldr	lr, [r4, #8]
   1c90c:	cmp	lr, #0
   1c910:	ble	1c9b0 <ftello64@plt+0xb340>
   1c914:	ldr	r3, [r5, #84]	; 0x54
   1c918:	ldr	r1, [r4, #12]
   1c91c:	ldr	r5, [pc, #168]	; 1c9cc <ftello64@plt+0xb35c>
   1c920:	ldr	r4, [r3]
   1c924:	sub	r1, r1, #4
   1c928:	mov	r2, #0
   1c92c:	and	r8, r0, #8
   1c930:	and	r7, r0, #2
   1c934:	and	r6, r0, #1
   1c938:	b	1c948 <ftello64@plt+0xb2d8>
   1c93c:	add	r2, r2, #1
   1c940:	cmp	r2, lr
   1c944:	beq	1c9b0 <ftello64@plt+0xb340>
   1c948:	ldr	r0, [r1, #4]!
   1c94c:	add	r3, r4, r0, lsl #3
   1c950:	ldrb	ip, [r3, #4]
   1c954:	ldr	r3, [r3, #4]
   1c958:	cmp	ip, #2
   1c95c:	and	r3, r5, r3, lsr #8
   1c960:	bne	1c93c <ftello64@plt+0xb2cc>
   1c964:	cmp	r3, #0
   1c968:	popeq	{r4, r5, r6, r7, r8, pc}
   1c96c:	tst	r3, #4
   1c970:	beq	1c9b8 <ftello64@plt+0xb348>
   1c974:	cmp	r6, #0
   1c978:	beq	1c93c <ftello64@plt+0xb2cc>
   1c97c:	tst	r3, #8
   1c980:	bne	1c93c <ftello64@plt+0xb2cc>
   1c984:	tst	r3, #32
   1c988:	beq	1c994 <ftello64@plt+0xb324>
   1c98c:	cmp	r7, #0
   1c990:	beq	1c93c <ftello64@plt+0xb2cc>
   1c994:	tst	r3, #128	; 0x80
   1c998:	popeq	{r4, r5, r6, r7, r8, pc}
   1c99c:	cmp	r8, #0
   1c9a0:	popne	{r4, r5, r6, r7, r8, pc}
   1c9a4:	add	r2, r2, #1
   1c9a8:	cmp	r2, lr
   1c9ac:	bne	1c948 <ftello64@plt+0xb2d8>
   1c9b0:	mov	r0, #0
   1c9b4:	pop	{r4, r5, r6, r7, r8, pc}
   1c9b8:	tst	r3, #8
   1c9bc:	beq	1c984 <ftello64@plt+0xb314>
   1c9c0:	cmp	r6, #0
   1c9c4:	beq	1c984 <ftello64@plt+0xb314>
   1c9c8:	b	1c93c <ftello64@plt+0xb2cc>
   1c9cc:	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   1c9d0:	ldr	ip, [r1]
   1c9d4:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1c9d8:	cmp	ip, #0
   1c9dc:	sub	sp, sp, #20
   1c9e0:	ldr	r6, [r0, #84]	; 0x54
   1c9e4:	ble	1cab0 <ftello64@plt+0xb440>
   1c9e8:	mov	r7, r2
   1c9ec:	str	r3, [sp, #8]
   1c9f0:	mov	r8, r0
   1c9f4:	str	r1, [sp, #4]
   1c9f8:	mov	r4, #0
   1c9fc:	mov	r2, #24
   1ca00:	mov	r9, #1
   1ca04:	b	1ca10 <ftello64@plt+0xb3a0>
   1ca08:	cmp	r4, ip
   1ca0c:	bge	1cab0 <ftello64@plt+0xb440>
   1ca10:	ldr	r1, [r7]
   1ca14:	ldr	r3, [r6]
   1ca18:	ldr	r5, [r1, r4, lsl #2]
   1ca1c:	add	r4, r4, #1
   1ca20:	add	r1, r3, r5, lsl #3
   1ca24:	ldrb	r1, [r1, #4]
   1ca28:	cmp	r1, #8
   1ca2c:	bne	1ca08 <ftello64@plt+0xb398>
   1ca30:	ldr	r3, [r3, r5, lsl #3]
   1ca34:	cmp	r3, #31
   1ca38:	bgt	1ca08 <ftello64@plt+0xb398>
   1ca3c:	ldr	r1, [r6, #80]	; 0x50
   1ca40:	lsr	r3, r1, r3
   1ca44:	tst	r3, #1
   1ca48:	beq	1ca08 <ftello64@plt+0xb398>
   1ca4c:	ldr	sl, [r8, #124]	; 0x7c
   1ca50:	ldr	r3, [r8, #128]	; 0x80
   1ca54:	ldr	fp, [r8, #132]	; 0x84
   1ca58:	cmp	r3, sl
   1ca5c:	beq	1cac4 <ftello64@plt+0xb454>
   1ca60:	mov	r1, r2
   1ca64:	mov	r0, r9
   1ca68:	str	r2, [sp, #12]
   1ca6c:	bl	26740 <ftello64@plt+0x150d0>
   1ca70:	ldr	r3, [r8, #124]	; 0x7c
   1ca74:	ldr	r1, [r8, #132]	; 0x84
   1ca78:	add	ip, r3, #1
   1ca7c:	str	r0, [fp, sl, lsl #2]
   1ca80:	ldr	r3, [r1, r3, lsl #2]
   1ca84:	cmp	r3, #0
   1ca88:	beq	1cabc <ftello64@plt+0xb44c>
   1ca8c:	ldr	r2, [sp, #8]
   1ca90:	str	r5, [r3, #4]
   1ca94:	str	ip, [r8, #124]	; 0x7c
   1ca98:	str	r2, [r3]
   1ca9c:	ldr	r3, [sp, #4]
   1caa0:	ldr	r2, [sp, #12]
   1caa4:	ldr	ip, [r3]
   1caa8:	cmp	r4, ip
   1caac:	blt	1ca10 <ftello64@plt+0xb3a0>
   1cab0:	mov	r0, #0
   1cab4:	add	sp, sp, #20
   1cab8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1cabc:	mov	r0, #12
   1cac0:	b	1cab4 <ftello64@plt+0xb444>
   1cac4:	mov	r0, fp
   1cac8:	lsl	r1, sl, #3
   1cacc:	str	r2, [sp, #12]
   1cad0:	bl	267b4 <ftello64@plt+0x15144>
   1cad4:	lsl	r3, sl, #1
   1cad8:	ldr	r2, [sp, #12]
   1cadc:	subs	fp, r0, #0
   1cae0:	beq	1cabc <ftello64@plt+0xb44c>
   1cae4:	ldr	sl, [r8, #124]	; 0x7c
   1cae8:	str	fp, [r8, #132]	; 0x84
   1caec:	str	r3, [r8, #128]	; 0x80
   1caf0:	b	1ca60 <ftello64@plt+0xb3f0>
   1caf4:	push	{r4, r5, r6, lr}
   1caf8:	mov	r5, r0
   1cafc:	mov	r0, r1
   1cb00:	mov	r4, r1
   1cb04:	bl	114fc <strlen@plt>
   1cb08:	cmp	r0, #1
   1cb0c:	moveq	r1, #0
   1cb10:	ldrbeq	r3, [r4]
   1cb14:	movne	r1, #3
   1cb18:	andeq	ip, r3, #31
   1cb1c:	asreq	r3, r3, #5
   1cb20:	ldreq	r2, [r5, r3, lsl #2]
   1cb24:	orreq	r2, r2, r0, lsl ip
   1cb28:	mov	r0, r1
   1cb2c:	streq	r2, [r5, r3, lsl #2]
   1cb30:	pop	{r4, r5, r6, pc}
   1cb34:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   1cb38:	mov	r6, r0
   1cb3c:	ldr	ip, [sp, #40]	; 0x28
   1cb40:	mov	r5, r1
   1cb44:	tst	ip, #4194304	; 0x400000
   1cb48:	mov	sl, r2
   1cb4c:	mov	r7, r3
   1cb50:	ldr	r9, [sp, #32]
   1cb54:	beq	1cb74 <ftello64@plt+0xb504>
   1cb58:	ldr	r1, [pc, #2196]	; 1d3f4 <ftello64@plt+0xbd84>
   1cb5c:	ldr	r0, [sp, #36]	; 0x24
   1cb60:	bl	112e0 <strcmp@plt>
   1cb64:	cmp	r0, #0
   1cb68:	bne	1cc54 <ftello64@plt+0xb5e4>
   1cb6c:	ldr	r3, [pc, #2180]	; 1d3f8 <ftello64@plt+0xbd88>
   1cb70:	str	r3, [sp, #36]	; 0x24
   1cb74:	ldr	r4, [r7]
   1cb78:	ldr	r3, [r9]
   1cb7c:	cmp	r3, r4
   1cb80:	beq	1cc84 <ftello64@plt+0xb614>
   1cb84:	ldr	r8, [sl]
   1cb88:	add	r3, r4, #1
   1cb8c:	str	r3, [r7]
   1cb90:	ldr	r0, [sp, #36]	; 0x24
   1cb94:	bl	11298 <wctype@plt>
   1cb98:	ldr	r1, [pc, #2140]	; 1d3fc <ftello64@plt+0xbd8c>
   1cb9c:	str	r0, [r8, r4, lsl #2]
   1cba0:	ldr	r0, [sp, #36]	; 0x24
   1cba4:	bl	112e0 <strcmp@plt>
   1cba8:	subs	r4, r0, #0
   1cbac:	beq	1cc0c <ftello64@plt+0xb59c>
   1cbb0:	ldr	r1, [pc, #2120]	; 1d400 <ftello64@plt+0xbd90>
   1cbb4:	ldr	r0, [sp, #36]	; 0x24
   1cbb8:	bl	112e0 <strcmp@plt>
   1cbbc:	subs	r4, r0, #0
   1cbc0:	bne	1ccb0 <ftello64@plt+0xb640>
   1cbc4:	cmp	r6, #0
   1cbc8:	bne	1ce64 <ftello64@plt+0xb7f4>
   1cbcc:	bl	114d8 <__ctype_b_loc@plt>
   1cbd0:	mov	ip, #1
   1cbd4:	ldr	r3, [r0]
   1cbd8:	sub	r3, r3, #2
   1cbdc:	ldrh	r2, [r3, #2]!
   1cbe0:	asr	r1, r4, #5
   1cbe4:	and	r0, r4, #31
   1cbe8:	tst	r2, #2
   1cbec:	add	r4, r4, #1
   1cbf0:	ldrne	r2, [r5, r1, lsl #2]
   1cbf4:	orrne	r2, r2, ip, lsl r0
   1cbf8:	strne	r2, [r5, r1, lsl #2]
   1cbfc:	cmp	r4, #256	; 0x100
   1cc00:	bne	1cbdc <ftello64@plt+0xb56c>
   1cc04:	mov	r0, #0
   1cc08:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   1cc0c:	cmp	r6, #0
   1cc10:	bne	1cdd0 <ftello64@plt+0xb760>
   1cc14:	bl	114d8 <__ctype_b_loc@plt>
   1cc18:	mov	lr, #1
   1cc1c:	ldr	r3, [r0]
   1cc20:	sub	r3, r3, #2
   1cc24:	ldrh	r0, [r3, #2]!
   1cc28:	asr	r2, r4, #5
   1cc2c:	and	ip, r4, #31
   1cc30:	tst	r0, #8
   1cc34:	add	r4, r4, #1
   1cc38:	ldrne	r1, [r5, r2, lsl #2]
   1cc3c:	orrne	r1, r1, lr, lsl ip
   1cc40:	strne	r1, [r5, r2, lsl #2]
   1cc44:	cmp	r4, #256	; 0x100
   1cc48:	bne	1cc24 <ftello64@plt+0xb5b4>
   1cc4c:	mov	r0, #0
   1cc50:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   1cc54:	ldr	r0, [sp, #36]	; 0x24
   1cc58:	ldr	r1, [pc, #1956]	; 1d404 <ftello64@plt+0xbd94>
   1cc5c:	bl	112e0 <strcmp@plt>
   1cc60:	ldr	r3, [pc, #1936]	; 1d3f8 <ftello64@plt+0xbd88>
   1cc64:	ldr	r2, [sp, #36]	; 0x24
   1cc68:	ldr	r4, [r7]
   1cc6c:	cmp	r0, #0
   1cc70:	moveq	r2, r3
   1cc74:	ldr	r3, [r9]
   1cc78:	str	r2, [sp, #36]	; 0x24
   1cc7c:	cmp	r3, r4
   1cc80:	bne	1cb84 <ftello64@plt+0xb514>
   1cc84:	lsl	r4, r4, #1
   1cc88:	add	r4, r4, #1
   1cc8c:	ldr	r0, [sl]
   1cc90:	lsl	r1, r4, #2
   1cc94:	bl	267b4 <ftello64@plt+0x15144>
   1cc98:	subs	r8, r0, #0
   1cc9c:	beq	1cf5c <ftello64@plt+0xb8ec>
   1cca0:	str	r8, [sl]
   1cca4:	str	r4, [r9]
   1cca8:	ldr	r4, [r7]
   1ccac:	b	1cb88 <ftello64@plt+0xb518>
   1ccb0:	ldr	r1, [pc, #1868]	; 1d404 <ftello64@plt+0xbd94>
   1ccb4:	ldr	r0, [sp, #36]	; 0x24
   1ccb8:	bl	112e0 <strcmp@plt>
   1ccbc:	subs	r4, r0, #0
   1ccc0:	beq	1cd1c <ftello64@plt+0xb6ac>
   1ccc4:	ldr	r1, [pc, #1852]	; 1d408 <ftello64@plt+0xbd98>
   1ccc8:	ldr	r0, [sp, #36]	; 0x24
   1cccc:	bl	112e0 <strcmp@plt>
   1ccd0:	subs	r4, r0, #0
   1ccd4:	bne	1cd64 <ftello64@plt+0xb6f4>
   1ccd8:	cmp	r6, #0
   1ccdc:	bne	1cfbc <ftello64@plt+0xb94c>
   1cce0:	bl	114d8 <__ctype_b_loc@plt>
   1cce4:	mov	ip, #1
   1cce8:	ldr	r3, [r0]
   1ccec:	sub	r3, r3, #2
   1ccf0:	ldrh	r2, [r3, #2]!
   1ccf4:	asr	r1, r4, #5
   1ccf8:	and	r0, r4, #31
   1ccfc:	tst	r2, #8192	; 0x2000
   1cd00:	add	r4, r4, #1
   1cd04:	ldrne	r2, [r5, r1, lsl #2]
   1cd08:	orrne	r2, r2, ip, lsl r0
   1cd0c:	strne	r2, [r5, r1, lsl #2]
   1cd10:	cmp	r4, #256	; 0x100
   1cd14:	bne	1ccf0 <ftello64@plt+0xb680>
   1cd18:	b	1cc04 <ftello64@plt+0xb594>
   1cd1c:	cmp	r6, #0
   1cd20:	bne	1cf0c <ftello64@plt+0xb89c>
   1cd24:	bl	114d8 <__ctype_b_loc@plt>
   1cd28:	mov	ip, #1
   1cd2c:	ldr	r3, [r0]
   1cd30:	sub	r3, r3, #2
   1cd34:	ldrh	r2, [r3, #2]!
   1cd38:	asr	r1, r4, #5
   1cd3c:	and	r0, r4, #31
   1cd40:	tst	r2, #512	; 0x200
   1cd44:	add	r4, r4, #1
   1cd48:	ldrne	r2, [r5, r1, lsl #2]
   1cd4c:	orrne	r2, r2, ip, lsl r0
   1cd50:	strne	r2, [r5, r1, lsl #2]
   1cd54:	cmp	r4, #256	; 0x100
   1cd58:	bne	1cd34 <ftello64@plt+0xb6c4>
   1cd5c:	mov	r0, #0
   1cd60:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   1cd64:	ldr	r1, [pc, #1676]	; 1d3f8 <ftello64@plt+0xbd88>
   1cd68:	ldr	r0, [sp, #36]	; 0x24
   1cd6c:	bl	112e0 <strcmp@plt>
   1cd70:	subs	r4, r0, #0
   1cd74:	beq	1ce20 <ftello64@plt+0xb7b0>
   1cd78:	ldr	r1, [pc, #1676]	; 1d40c <ftello64@plt+0xbd9c>
   1cd7c:	ldr	r0, [sp, #36]	; 0x24
   1cd80:	bl	112e0 <strcmp@plt>
   1cd84:	subs	r4, r0, #0
   1cd88:	bne	1ceb4 <ftello64@plt+0xb844>
   1cd8c:	cmp	r6, #0
   1cd90:	bne	1d1ac <ftello64@plt+0xbb3c>
   1cd94:	bl	114d8 <__ctype_b_loc@plt>
   1cd98:	mov	ip, #1
   1cd9c:	ldr	r3, [r0]
   1cda0:	sub	r3, r3, #2
   1cda4:	ldrh	r1, [r3, #2]!
   1cda8:	asr	r2, r4, #5
   1cdac:	and	r0, r4, #31
   1cdb0:	tst	r1, #2048	; 0x800
   1cdb4:	add	r4, r4, #1
   1cdb8:	ldrne	r1, [r5, r2, lsl #2]
   1cdbc:	orrne	r1, r1, ip, lsl r0
   1cdc0:	strne	r1, [r5, r2, lsl #2]
   1cdc4:	cmp	r4, #256	; 0x100
   1cdc8:	bne	1cda4 <ftello64@plt+0xb734>
   1cdcc:	b	1cc04 <ftello64@plt+0xb594>
   1cdd0:	bl	114d8 <__ctype_b_loc@plt>
   1cdd4:	mov	r4, #1
   1cdd8:	mov	r1, r6
   1cddc:	ldr	r3, [r0]
   1cde0:	add	ip, r3, #508	; 0x1fc
   1cde4:	add	ip, ip, #2
   1cde8:	sub	r3, r3, #2
   1cdec:	ldrh	r2, [r3, #2]!
   1cdf0:	tst	r2, #8
   1cdf4:	beq	1ce10 <ftello64@plt+0xb7a0>
   1cdf8:	ldrb	r2, [r1]
   1cdfc:	and	lr, r2, #31
   1ce00:	asr	r2, r2, #5
   1ce04:	ldr	r0, [r5, r2, lsl #2]
   1ce08:	orr	r0, r0, r4, lsl lr
   1ce0c:	str	r0, [r5, r2, lsl #2]
   1ce10:	cmp	ip, r3
   1ce14:	add	r1, r1, #1
   1ce18:	bne	1cdec <ftello64@plt+0xb77c>
   1ce1c:	b	1cc04 <ftello64@plt+0xb594>
   1ce20:	cmp	r6, #0
   1ce24:	bne	1d00c <ftello64@plt+0xb99c>
   1ce28:	bl	114d8 <__ctype_b_loc@plt>
   1ce2c:	mov	ip, #1
   1ce30:	ldr	r3, [r0]
   1ce34:	sub	r3, r3, #2
   1ce38:	ldrh	r2, [r3, #2]!
   1ce3c:	asr	r1, r4, #5
   1ce40:	and	r0, r4, #31
   1ce44:	tst	r2, #1024	; 0x400
   1ce48:	add	r4, r4, #1
   1ce4c:	ldrne	r2, [r5, r1, lsl #2]
   1ce50:	orrne	r2, r2, ip, lsl r0
   1ce54:	strne	r2, [r5, r1, lsl #2]
   1ce58:	cmp	r4, #256	; 0x100
   1ce5c:	bne	1ce38 <ftello64@plt+0xb7c8>
   1ce60:	b	1cc04 <ftello64@plt+0xb594>
   1ce64:	bl	114d8 <__ctype_b_loc@plt>
   1ce68:	mov	r4, #1
   1ce6c:	mov	r1, r6
   1ce70:	ldr	r3, [r0]
   1ce74:	add	ip, r3, #508	; 0x1fc
   1ce78:	add	ip, ip, #2
   1ce7c:	sub	r3, r3, #2
   1ce80:	ldrh	r2, [r3, #2]!
   1ce84:	tst	r2, #2
   1ce88:	beq	1cea4 <ftello64@plt+0xb834>
   1ce8c:	ldrb	r2, [r1]
   1ce90:	and	lr, r2, #31
   1ce94:	asr	r2, r2, #5
   1ce98:	ldr	r0, [r5, r2, lsl #2]
   1ce9c:	orr	r0, r0, r4, lsl lr
   1cea0:	str	r0, [r5, r2, lsl #2]
   1cea4:	cmp	ip, r3
   1cea8:	add	r1, r1, #1
   1ceac:	bne	1ce80 <ftello64@plt+0xb810>
   1ceb0:	b	1cc04 <ftello64@plt+0xb594>
   1ceb4:	ldr	r1, [pc, #1364]	; 1d410 <ftello64@plt+0xbda0>
   1ceb8:	ldr	r0, [sp, #36]	; 0x24
   1cebc:	bl	112e0 <strcmp@plt>
   1cec0:	subs	r4, r0, #0
   1cec4:	bne	1cf64 <ftello64@plt+0xb8f4>
   1cec8:	cmp	r6, #0
   1cecc:	bne	1d1fc <ftello64@plt+0xbb8c>
   1ced0:	bl	114d8 <__ctype_b_loc@plt>
   1ced4:	mov	ip, #1
   1ced8:	ldr	r3, [r0]
   1cedc:	sub	r3, r3, #2
   1cee0:	ldrh	r2, [r3, #2]!
   1cee4:	asr	r1, r4, #5
   1cee8:	and	r0, r4, #31
   1ceec:	tst	r2, #16384	; 0x4000
   1cef0:	add	r4, r4, #1
   1cef4:	ldrne	r2, [r5, r1, lsl #2]
   1cef8:	orrne	r2, r2, ip, lsl r0
   1cefc:	strne	r2, [r5, r1, lsl #2]
   1cf00:	cmp	r4, #256	; 0x100
   1cf04:	bne	1cee0 <ftello64@plt+0xb870>
   1cf08:	b	1cc04 <ftello64@plt+0xb594>
   1cf0c:	bl	114d8 <__ctype_b_loc@plt>
   1cf10:	mov	r4, #1
   1cf14:	mov	r1, r6
   1cf18:	ldr	r3, [r0]
   1cf1c:	add	ip, r3, #508	; 0x1fc
   1cf20:	add	ip, ip, #2
   1cf24:	sub	r3, r3, #2
   1cf28:	ldrh	r2, [r3, #2]!
   1cf2c:	tst	r2, #512	; 0x200
   1cf30:	beq	1cf4c <ftello64@plt+0xb8dc>
   1cf34:	ldrb	r2, [r1]
   1cf38:	and	lr, r2, #31
   1cf3c:	asr	r2, r2, #5
   1cf40:	ldr	r0, [r5, r2, lsl #2]
   1cf44:	orr	r0, r0, r4, lsl lr
   1cf48:	str	r0, [r5, r2, lsl #2]
   1cf4c:	cmp	ip, r3
   1cf50:	add	r1, r1, #1
   1cf54:	bne	1cf28 <ftello64@plt+0xb8b8>
   1cf58:	b	1cc04 <ftello64@plt+0xb594>
   1cf5c:	mov	r0, #12
   1cf60:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   1cf64:	ldr	r1, [pc, #1160]	; 1d3f4 <ftello64@plt+0xbd84>
   1cf68:	ldr	r0, [sp, #36]	; 0x24
   1cf6c:	bl	112e0 <strcmp@plt>
   1cf70:	subs	r4, r0, #0
   1cf74:	bne	1d05c <ftello64@plt+0xb9ec>
   1cf78:	cmp	r6, #0
   1cf7c:	bne	1d0b4 <ftello64@plt+0xba44>
   1cf80:	bl	114d8 <__ctype_b_loc@plt>
   1cf84:	mov	ip, #1
   1cf88:	ldr	r3, [r0]
   1cf8c:	sub	r3, r3, #2
   1cf90:	ldrh	r2, [r3, #2]!
   1cf94:	asr	r1, r4, #5
   1cf98:	and	r0, r4, #31
   1cf9c:	tst	r2, #256	; 0x100
   1cfa0:	add	r4, r4, #1
   1cfa4:	ldrne	r2, [r5, r1, lsl #2]
   1cfa8:	orrne	r2, r2, ip, lsl r0
   1cfac:	strne	r2, [r5, r1, lsl #2]
   1cfb0:	cmp	r4, #256	; 0x100
   1cfb4:	bne	1cf90 <ftello64@plt+0xb920>
   1cfb8:	b	1cc04 <ftello64@plt+0xb594>
   1cfbc:	bl	114d8 <__ctype_b_loc@plt>
   1cfc0:	mov	r4, #1
   1cfc4:	mov	r1, r6
   1cfc8:	ldr	r3, [r0]
   1cfcc:	add	ip, r3, #508	; 0x1fc
   1cfd0:	add	ip, ip, #2
   1cfd4:	sub	r3, r3, #2
   1cfd8:	ldrh	r2, [r3, #2]!
   1cfdc:	tst	r2, #8192	; 0x2000
   1cfe0:	beq	1cffc <ftello64@plt+0xb98c>
   1cfe4:	ldrb	r2, [r1]
   1cfe8:	and	lr, r2, #31
   1cfec:	asr	r2, r2, #5
   1cff0:	ldr	r0, [r5, r2, lsl #2]
   1cff4:	orr	r0, r0, r4, lsl lr
   1cff8:	str	r0, [r5, r2, lsl #2]
   1cffc:	cmp	r3, ip
   1d000:	add	r1, r1, #1
   1d004:	bne	1cfd8 <ftello64@plt+0xb968>
   1d008:	b	1cc04 <ftello64@plt+0xb594>
   1d00c:	bl	114d8 <__ctype_b_loc@plt>
   1d010:	mov	r4, #1
   1d014:	mov	r1, r6
   1d018:	ldr	r3, [r0]
   1d01c:	add	ip, r3, #508	; 0x1fc
   1d020:	add	ip, ip, #2
   1d024:	sub	r3, r3, #2
   1d028:	ldrh	r2, [r3, #2]!
   1d02c:	tst	r2, #1024	; 0x400
   1d030:	beq	1d04c <ftello64@plt+0xb9dc>
   1d034:	ldrb	r2, [r1]
   1d038:	and	lr, r2, #31
   1d03c:	asr	r2, r2, #5
   1d040:	ldr	r0, [r5, r2, lsl #2]
   1d044:	orr	r0, r0, r4, lsl lr
   1d048:	str	r0, [r5, r2, lsl #2]
   1d04c:	cmp	ip, r3
   1d050:	add	r1, r1, #1
   1d054:	bne	1d028 <ftello64@plt+0xb9b8>
   1d058:	b	1cc04 <ftello64@plt+0xb594>
   1d05c:	ldr	r1, [pc, #944]	; 1d414 <ftello64@plt+0xbda4>
   1d060:	ldr	r0, [sp, #36]	; 0x24
   1d064:	bl	112e0 <strcmp@plt>
   1d068:	subs	r4, r0, #0
   1d06c:	bne	1d154 <ftello64@plt+0xbae4>
   1d070:	cmp	r6, #0
   1d074:	bne	1d104 <ftello64@plt+0xba94>
   1d078:	bl	114d8 <__ctype_b_loc@plt>
   1d07c:	mov	ip, #1
   1d080:	ldr	r3, [r0]
   1d084:	sub	r3, r3, #2
   1d088:	ldrh	r2, [r3, #2]!
   1d08c:	asr	r1, r4, #5
   1d090:	and	r0, r4, #31
   1d094:	tst	r2, #1
   1d098:	add	r4, r4, #1
   1d09c:	ldrne	r2, [r5, r1, lsl #2]
   1d0a0:	orrne	r2, r2, ip, lsl r0
   1d0a4:	strne	r2, [r5, r1, lsl #2]
   1d0a8:	cmp	r4, #256	; 0x100
   1d0ac:	bne	1d088 <ftello64@plt+0xba18>
   1d0b0:	b	1cc04 <ftello64@plt+0xb594>
   1d0b4:	bl	114d8 <__ctype_b_loc@plt>
   1d0b8:	mov	r1, r6
   1d0bc:	mov	lr, #1
   1d0c0:	ldr	r3, [r0]
   1d0c4:	add	r0, r3, #508	; 0x1fc
   1d0c8:	add	r0, r0, #2
   1d0cc:	sub	r3, r3, #2
   1d0d0:	ldrh	r2, [r3, #2]!
   1d0d4:	tst	r2, #256	; 0x100
   1d0d8:	beq	1d0f4 <ftello64@plt+0xba84>
   1d0dc:	ldrb	r2, [r1]
   1d0e0:	and	r4, r2, #31
   1d0e4:	asr	r2, r2, #5
   1d0e8:	ldr	ip, [r5, r2, lsl #2]
   1d0ec:	orr	ip, ip, lr, lsl r4
   1d0f0:	str	ip, [r5, r2, lsl #2]
   1d0f4:	cmp	r0, r3
   1d0f8:	add	r1, r1, #1
   1d0fc:	bne	1d0d0 <ftello64@plt+0xba60>
   1d100:	b	1cc04 <ftello64@plt+0xb594>
   1d104:	bl	114d8 <__ctype_b_loc@plt>
   1d108:	mov	r1, r6
   1d10c:	mov	lr, #1
   1d110:	ldr	r3, [r0]
   1d114:	add	r0, r3, #508	; 0x1fc
   1d118:	add	r0, r0, #2
   1d11c:	sub	r3, r3, #2
   1d120:	ldrh	r2, [r3, #2]!
   1d124:	tst	r2, #1
   1d128:	beq	1d144 <ftello64@plt+0xbad4>
   1d12c:	ldrb	r2, [r1]
   1d130:	and	r4, r2, #31
   1d134:	asr	r2, r2, #5
   1d138:	ldr	ip, [r5, r2, lsl #2]
   1d13c:	orr	ip, ip, lr, lsl r4
   1d140:	str	ip, [r5, r2, lsl #2]
   1d144:	cmp	r0, r3
   1d148:	add	r1, r1, #1
   1d14c:	bne	1d120 <ftello64@plt+0xbab0>
   1d150:	b	1cc04 <ftello64@plt+0xb594>
   1d154:	ldr	r1, [pc, #700]	; 1d418 <ftello64@plt+0xbda8>
   1d158:	ldr	r0, [sp, #36]	; 0x24
   1d15c:	bl	112e0 <strcmp@plt>
   1d160:	subs	r4, r0, #0
   1d164:	bne	1d29c <ftello64@plt+0xbc2c>
   1d168:	cmp	r6, #0
   1d16c:	bne	1d24c <ftello64@plt+0xbbdc>
   1d170:	bl	114d8 <__ctype_b_loc@plt>
   1d174:	mov	ip, #1
   1d178:	ldr	r3, [r0]
   1d17c:	sub	r3, r3, #2
   1d180:	ldrsh	r2, [r3, #2]!
   1d184:	cmp	r2, #0
   1d188:	asrlt	r0, r4, #5
   1d18c:	andlt	r1, r4, #31
   1d190:	ldrlt	r2, [r5, r0, lsl #2]
   1d194:	add	r4, r4, #1
   1d198:	orrlt	r2, r2, ip, lsl r1
   1d19c:	strlt	r2, [r5, r0, lsl #2]
   1d1a0:	cmp	r4, #256	; 0x100
   1d1a4:	bne	1d180 <ftello64@plt+0xbb10>
   1d1a8:	b	1cc04 <ftello64@plt+0xb594>
   1d1ac:	bl	114d8 <__ctype_b_loc@plt>
   1d1b0:	mov	r1, r6
   1d1b4:	mov	lr, #1
   1d1b8:	ldr	r3, [r0]
   1d1bc:	add	r2, r3, #508	; 0x1fc
   1d1c0:	add	r2, r2, #2
   1d1c4:	sub	r3, r3, #2
   1d1c8:	ldrh	r0, [r3, #2]!
   1d1cc:	tst	r0, #2048	; 0x800
   1d1d0:	beq	1d1ec <ftello64@plt+0xbb7c>
   1d1d4:	ldrb	r0, [r1]
   1d1d8:	and	r4, r0, #31
   1d1dc:	asr	r0, r0, #5
   1d1e0:	ldr	ip, [r5, r0, lsl #2]
   1d1e4:	orr	ip, ip, lr, lsl r4
   1d1e8:	str	ip, [r5, r0, lsl #2]
   1d1ec:	cmp	r2, r3
   1d1f0:	add	r1, r1, #1
   1d1f4:	bne	1d1c8 <ftello64@plt+0xbb58>
   1d1f8:	b	1cc04 <ftello64@plt+0xb594>
   1d1fc:	bl	114d8 <__ctype_b_loc@plt>
   1d200:	mov	r1, r6
   1d204:	mov	lr, #1
   1d208:	ldr	r3, [r0]
   1d20c:	add	r0, r3, #508	; 0x1fc
   1d210:	add	r0, r0, #2
   1d214:	sub	r3, r3, #2
   1d218:	ldrh	r2, [r3, #2]!
   1d21c:	tst	r2, #16384	; 0x4000
   1d220:	beq	1d23c <ftello64@plt+0xbbcc>
   1d224:	ldrb	r2, [r1]
   1d228:	and	r4, r2, #31
   1d22c:	asr	r2, r2, #5
   1d230:	ldr	ip, [r5, r2, lsl #2]
   1d234:	orr	ip, ip, lr, lsl r4
   1d238:	str	ip, [r5, r2, lsl #2]
   1d23c:	cmp	r0, r3
   1d240:	add	r1, r1, #1
   1d244:	bne	1d218 <ftello64@plt+0xbba8>
   1d248:	b	1cc04 <ftello64@plt+0xb594>
   1d24c:	bl	114d8 <__ctype_b_loc@plt>
   1d250:	mov	r1, r6
   1d254:	mov	lr, #1
   1d258:	ldr	r3, [r0]
   1d25c:	add	r0, r3, #508	; 0x1fc
   1d260:	add	r0, r0, #2
   1d264:	sub	r3, r3, #2
   1d268:	ldrsh	r2, [r3, #2]!
   1d26c:	cmp	r2, #0
   1d270:	bge	1d28c <ftello64@plt+0xbc1c>
   1d274:	ldrb	r2, [r1]
   1d278:	and	r4, r2, #31
   1d27c:	asr	r2, r2, #5
   1d280:	ldr	ip, [r5, r2, lsl #2]
   1d284:	orr	ip, ip, lr, lsl r4
   1d288:	str	ip, [r5, r2, lsl #2]
   1d28c:	cmp	r0, r3
   1d290:	add	r1, r1, #1
   1d294:	bne	1d268 <ftello64@plt+0xbbf8>
   1d298:	b	1cc04 <ftello64@plt+0xb594>
   1d29c:	ldr	r1, [pc, #376]	; 1d41c <ftello64@plt+0xbdac>
   1d2a0:	ldr	r0, [sp, #36]	; 0x24
   1d2a4:	bl	112e0 <strcmp@plt>
   1d2a8:	subs	r4, r0, #0
   1d2ac:	bne	1d2f4 <ftello64@plt+0xbc84>
   1d2b0:	cmp	r6, #0
   1d2b4:	bne	1d310 <ftello64@plt+0xbca0>
   1d2b8:	bl	114d8 <__ctype_b_loc@plt>
   1d2bc:	mov	ip, #1
   1d2c0:	ldr	r3, [r0]
   1d2c4:	sub	r3, r3, #2
   1d2c8:	ldrh	r2, [r3, #2]!
   1d2cc:	asr	r1, r4, #5
   1d2d0:	and	r0, r4, #31
   1d2d4:	tst	r2, #4
   1d2d8:	add	r4, r4, #1
   1d2dc:	ldrne	r2, [r5, r1, lsl #2]
   1d2e0:	orrne	r2, r2, ip, lsl r0
   1d2e4:	strne	r2, [r5, r1, lsl #2]
   1d2e8:	cmp	r4, #256	; 0x100
   1d2ec:	bne	1d2c8 <ftello64@plt+0xbc58>
   1d2f0:	b	1cc04 <ftello64@plt+0xb594>
   1d2f4:	ldr	r1, [pc, #292]	; 1d420 <ftello64@plt+0xbdb0>
   1d2f8:	ldr	r0, [sp, #36]	; 0x24
   1d2fc:	bl	112e0 <strcmp@plt>
   1d300:	subs	r4, r0, #0
   1d304:	beq	1d360 <ftello64@plt+0xbcf0>
   1d308:	mov	r0, #4
   1d30c:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   1d310:	bl	114d8 <__ctype_b_loc@plt>
   1d314:	mov	r1, r6
   1d318:	mov	lr, #1
   1d31c:	ldr	r3, [r0]
   1d320:	add	r0, r3, #508	; 0x1fc
   1d324:	add	r0, r0, #2
   1d328:	sub	r3, r3, #2
   1d32c:	ldrh	r2, [r3, #2]!
   1d330:	tst	r2, #4
   1d334:	beq	1d350 <ftello64@plt+0xbce0>
   1d338:	ldrb	r2, [r1]
   1d33c:	and	r4, r2, #31
   1d340:	asr	r2, r2, #5
   1d344:	ldr	ip, [r5, r2, lsl #2]
   1d348:	orr	ip, ip, lr, lsl r4
   1d34c:	str	ip, [r5, r2, lsl #2]
   1d350:	cmp	r3, r0
   1d354:	add	r1, r1, #1
   1d358:	bne	1d32c <ftello64@plt+0xbcbc>
   1d35c:	b	1cc04 <ftello64@plt+0xb594>
   1d360:	cmp	r6, #0
   1d364:	bne	1d3a4 <ftello64@plt+0xbd34>
   1d368:	bl	114d8 <__ctype_b_loc@plt>
   1d36c:	mov	ip, #1
   1d370:	ldr	r3, [r0]
   1d374:	sub	r3, r3, #2
   1d378:	ldrh	r2, [r3, #2]!
   1d37c:	asr	r1, r4, #5
   1d380:	and	r0, r4, #31
   1d384:	tst	r2, #4096	; 0x1000
   1d388:	add	r4, r4, #1
   1d38c:	ldrne	r2, [r5, r1, lsl #2]
   1d390:	orrne	r2, r2, ip, lsl r0
   1d394:	strne	r2, [r5, r1, lsl #2]
   1d398:	cmp	r4, #256	; 0x100
   1d39c:	bne	1d378 <ftello64@plt+0xbd08>
   1d3a0:	b	1cc04 <ftello64@plt+0xb594>
   1d3a4:	bl	114d8 <__ctype_b_loc@plt>
   1d3a8:	mov	r1, r6
   1d3ac:	mov	lr, #1
   1d3b0:	ldr	r3, [r0]
   1d3b4:	add	r0, r3, #508	; 0x1fc
   1d3b8:	add	r0, r0, #2
   1d3bc:	sub	r3, r3, #2
   1d3c0:	ldrh	r2, [r3, #2]!
   1d3c4:	tst	r2, #4096	; 0x1000
   1d3c8:	beq	1d3e4 <ftello64@plt+0xbd74>
   1d3cc:	ldrb	r2, [r1]
   1d3d0:	and	r4, r2, #31
   1d3d4:	asr	r2, r2, #5
   1d3d8:	ldr	ip, [r5, r2, lsl #2]
   1d3dc:	orr	ip, ip, lr, lsl r4
   1d3e0:	str	ip, [r5, r2, lsl #2]
   1d3e4:	cmp	r0, r3
   1d3e8:	add	r1, r1, #1
   1d3ec:	bne	1d3c0 <ftello64@plt+0xbd50>
   1d3f0:	b	1cc04 <ftello64@plt+0xb594>
   1d3f4:	andeq	sl, r2, r4, lsl #3
   1d3f8:	andeq	sl, r2, ip, ror r1
   1d3fc:	muleq	r2, r4, r1
   1d400:	muleq	r2, ip, r1
   1d404:	andeq	sl, r2, ip, lsl #3
   1d408:	andeq	sl, r2, r4, lsr #3
   1d40c:	andeq	sl, r2, ip, lsr #3
   1d410:			; <UNDEFINED> instruction: 0x0002a1b4
   1d414:			; <UNDEFINED> instruction: 0x0002a1bc
   1d418:	andeq	sl, r2, r4, asr #3
   1d41c:	andeq	sl, r2, ip, asr #3
   1d420:	ldrdeq	sl, [r2], -r4
   1d424:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1d428:	sub	sp, sp, #44	; 0x2c
   1d42c:	mov	r6, r0
   1d430:	mov	fp, r1
   1d434:	mov	r9, #0
   1d438:	mov	r1, #1
   1d43c:	mov	r0, #32
   1d440:	mov	sl, r2
   1d444:	mov	r5, r3
   1d448:	str	r9, [sp, #20]
   1d44c:	ldrb	r8, [sp, #80]	; 0x50
   1d450:	bl	26740 <ftello64@plt+0x150d0>
   1d454:	subs	r4, r0, #0
   1d458:	beq	1d634 <ftello64@plt+0xbfc4>
   1d45c:	mov	r1, #1
   1d460:	mov	r0, #40	; 0x28
   1d464:	bl	26740 <ftello64@plt+0x150d0>
   1d468:	subs	r7, r0, #0
   1d46c:	beq	1d650 <ftello64@plt+0xbfe0>
   1d470:	ldrb	r2, [r7, #16]
   1d474:	and	r3, r8, #1
   1d478:	mov	r0, fp
   1d47c:	bic	r2, r2, #1
   1d480:	orr	r3, r3, r2
   1d484:	add	r2, sp, #20
   1d488:	strb	r3, [r7, #16]
   1d48c:	mov	r1, r4
   1d490:	stm	sp, {r2, sl}
   1d494:	add	r3, r7, #36	; 0x24
   1d498:	str	r9, [sp, #8]
   1d49c:	add	r2, r7, #12
   1d4a0:	bl	1cb34 <ftello64@plt+0xb4c4>
   1d4a4:	subs	sl, r0, #0
   1d4a8:	bne	1d66c <ftello64@plt+0xbffc>
   1d4ac:	ldrb	r3, [r5]
   1d4b0:	cmp	r3, #0
   1d4b4:	movne	ip, #1
   1d4b8:	beq	1d4dc <ftello64@plt+0xbe6c>
   1d4bc:	asr	r1, r3, #5
   1d4c0:	and	r0, r3, #31
   1d4c4:	ldr	r2, [r4, r1, lsl #2]
   1d4c8:	ldrb	r3, [r5, #1]!
   1d4cc:	orr	r2, r2, ip, lsl r0
   1d4d0:	cmp	r3, #0
   1d4d4:	str	r2, [r4, r1, lsl #2]
   1d4d8:	bne	1d4bc <ftello64@plt+0xbe4c>
   1d4dc:	cmp	r8, #0
   1d4e0:	bne	1d5d4 <ftello64@plt+0xbf64>
   1d4e4:	ldr	r3, [r6, #92]	; 0x5c
   1d4e8:	cmp	r3, #1
   1d4ec:	ble	1d518 <ftello64@plt+0xbea8>
   1d4f0:	ldr	r1, [r6, #60]	; 0x3c
   1d4f4:	sub	r3, r4, #4
   1d4f8:	sub	r1, r1, #4
   1d4fc:	add	ip, r4, #28
   1d500:	ldr	r2, [r3, #4]
   1d504:	ldr	r0, [r1, #4]!
   1d508:	and	r2, r2, r0
   1d50c:	str	r2, [r3, #4]!
   1d510:	cmp	ip, r3
   1d514:	bne	1d500 <ftello64@plt+0xbe90>
   1d518:	add	r8, sp, #24
   1d51c:	mov	r5, #0
   1d520:	add	sl, r6, #56	; 0x38
   1d524:	add	fp, r6, #64	; 0x40
   1d528:	str	r8, [sp]
   1d52c:	mov	ip, #3
   1d530:	str	r5, [r8, #4]
   1d534:	mov	r3, r5
   1d538:	mov	r2, r5
   1d53c:	mov	r0, sl
   1d540:	mov	r1, fp
   1d544:	str	r4, [sp, #24]
   1d548:	strb	ip, [sp, #28]
   1d54c:	bl	19d74 <ftello64@plt+0x8704>
   1d550:	subs	r9, r0, #0
   1d554:	beq	1d5f4 <ftello64@plt+0xbf84>
   1d558:	ldr	r3, [r6, #92]	; 0x5c
   1d55c:	cmp	r3, #1
   1d560:	ble	1d620 <ftello64@plt+0xbfb0>
   1d564:	ldrb	r3, [r6, #88]	; 0x58
   1d568:	mov	ip, #6
   1d56c:	str	r8, [sp]
   1d570:	orr	r3, r3, #2
   1d574:	strb	r3, [r6, #88]	; 0x58
   1d578:	mov	r2, r5
   1d57c:	mov	r3, r5
   1d580:	mov	r1, fp
   1d584:	mov	r0, sl
   1d588:	str	r7, [sp, #24]
   1d58c:	strb	ip, [sp, #28]
   1d590:	bl	19d74 <ftello64@plt+0x8704>
   1d594:	subs	r3, r0, #0
   1d598:	beq	1d5f4 <ftello64@plt+0xbf84>
   1d59c:	add	ip, sp, #32
   1d5a0:	mov	r2, r9
   1d5a4:	mov	lr, #10
   1d5a8:	mov	r1, fp
   1d5ac:	mov	r0, sl
   1d5b0:	str	ip, [sp]
   1d5b4:	str	r5, [sp, #36]	; 0x24
   1d5b8:	str	r5, [sp, #32]
   1d5bc:	strb	lr, [sp, #36]	; 0x24
   1d5c0:	bl	19d74 <ftello64@plt+0x8704>
   1d5c4:	mov	r9, r0
   1d5c8:	mov	r0, r9
   1d5cc:	add	sp, sp, #44	; 0x2c
   1d5d0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1d5d4:	sub	r3, r4, #4
   1d5d8:	add	r1, r4, #28
   1d5dc:	ldr	r2, [r3, #4]
   1d5e0:	mvn	r2, r2
   1d5e4:	str	r2, [r3, #4]!
   1d5e8:	cmp	r1, r3
   1d5ec:	bne	1d5dc <ftello64@plt+0xbf6c>
   1d5f0:	b	1d4e4 <ftello64@plt+0xbe74>
   1d5f4:	mov	r0, r4
   1d5f8:	bl	14c70 <ftello64@plt+0x3600>
   1d5fc:	mov	r0, r7
   1d600:	bl	18b8c <ftello64@plt+0x751c>
   1d604:	ldr	r2, [sp, #84]	; 0x54
   1d608:	mov	r9, #0
   1d60c:	mov	r3, #12
   1d610:	mov	r0, r9
   1d614:	str	r3, [r2]
   1d618:	add	sp, sp, #44	; 0x2c
   1d61c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1d620:	mov	r0, r7
   1d624:	bl	18b8c <ftello64@plt+0x751c>
   1d628:	mov	r0, r9
   1d62c:	add	sp, sp, #44	; 0x2c
   1d630:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1d634:	ldr	r2, [sp, #84]	; 0x54
   1d638:	mov	r3, #12
   1d63c:	mov	r9, r4
   1d640:	mov	r0, r9
   1d644:	str	r3, [r2]
   1d648:	add	sp, sp, #44	; 0x2c
   1d64c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1d650:	mov	r0, r4
   1d654:	bl	14c70 <ftello64@plt+0x3600>
   1d658:	ldr	r2, [sp, #84]	; 0x54
   1d65c:	mov	r3, #12
   1d660:	mov	r9, r7
   1d664:	str	r3, [r2]
   1d668:	b	1d5c8 <ftello64@plt+0xbf58>
   1d66c:	mov	r0, r4
   1d670:	bl	14c70 <ftello64@plt+0x3600>
   1d674:	mov	r0, r7
   1d678:	bl	18b8c <ftello64@plt+0x751c>
   1d67c:	ldr	r3, [sp, #84]	; 0x54
   1d680:	str	sl, [r3]
   1d684:	b	1d5c8 <ftello64@plt+0xbf58>
   1d688:	ldr	ip, [r0]
   1d68c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1d690:	sub	sp, sp, #308	; 0x134
   1d694:	str	ip, [sp, #12]
   1d698:	ldr	ip, [ip, #92]	; 0x5c
   1d69c:	cmp	ip, #1
   1d6a0:	ldr	ip, [r1]
   1d6a4:	ldreq	r6, [r0, #12]
   1d6a8:	movne	r6, #0
   1d6ac:	lsreq	r6, r6, #22
   1d6b0:	andeq	r6, r6, #1
   1d6b4:	cmp	ip, #0
   1d6b8:	ble	1da34 <ftello64@plt+0xc3c4>
   1d6bc:	mov	r7, r3
   1d6c0:	mov	r3, #0
   1d6c4:	str	r2, [sp, #20]
   1d6c8:	str	r1, [sp, #24]
   1d6cc:	str	r0, [sp, #28]
   1d6d0:	str	r3, [sp, #8]
   1d6d4:	mov	r5, #1
   1d6d8:	b	1d714 <ftello64@plt+0xc0a4>
   1d6dc:	cmp	r4, #3
   1d6e0:	beq	1d854 <ftello64@plt+0xc1e4>
   1d6e4:	cmp	r4, #6
   1d6e8:	beq	1d8d4 <ftello64@plt+0xc264>
   1d6ec:	and	r3, r4, #253	; 0xfd
   1d6f0:	cmp	r3, #5
   1d6f4:	beq	1da78 <ftello64@plt+0xc408>
   1d6f8:	cmp	r4, #2
   1d6fc:	beq	1da14 <ftello64@plt+0xc3a4>
   1d700:	ldr	r3, [sp, #8]
   1d704:	add	r3, r3, #1
   1d708:	cmp	r3, ip
   1d70c:	str	r3, [sp, #8]
   1d710:	bge	1da34 <ftello64@plt+0xc3c4>
   1d714:	ldr	r3, [sp, #20]
   1d718:	ldr	r1, [sp, #8]
   1d71c:	ldr	r2, [r3]
   1d720:	ldr	r3, [sp, #12]
   1d724:	ldr	r8, [r2, r1, lsl #2]
   1d728:	ldr	r3, [r3]
   1d72c:	lsl	r2, r8, #3
   1d730:	str	r2, [sp, #16]
   1d734:	add	r2, r3, r2
   1d738:	ldrb	r4, [r2, #4]
   1d73c:	cmp	r4, #1
   1d740:	bne	1d6dc <ftello64@plt+0xc06c>
   1d744:	ldrb	fp, [r3, r8, lsl #3]
   1d748:	cmp	r6, #0
   1d74c:	strb	r4, [r7, fp]
   1d750:	beq	1d764 <ftello64@plt+0xc0f4>
   1d754:	bl	1149c <__ctype_tolower_loc@plt>
   1d758:	ldr	r3, [r0]
   1d75c:	ldr	r3, [r3, fp, lsl #2]
   1d760:	strb	r4, [r7, r3]
   1d764:	ldr	r3, [sp, #28]
   1d768:	ldr	r3, [r3, #12]
   1d76c:	tst	r3, #4194304	; 0x400000
   1d770:	beq	1d848 <ftello64@plt+0xc1d8>
   1d774:	ldr	r3, [sp, #12]
   1d778:	ldr	r3, [r3, #92]	; 0x5c
   1d77c:	cmp	r3, #1
   1d780:	ble	1d848 <ftello64@plt+0xc1d8>
   1d784:	ldr	r0, [sp, #12]
   1d788:	add	r1, r8, #1
   1d78c:	ldr	r3, [r0]
   1d790:	ldrb	r2, [r3, r8, lsl #3]
   1d794:	strb	r2, [sp, #48]	; 0x30
   1d798:	ldr	r2, [r0, #8]
   1d79c:	cmp	r2, r1
   1d7a0:	bls	1da70 <ftello64@plt+0xc400>
   1d7a4:	ldr	ip, [sp, #16]
   1d7a8:	ldr	lr, [pc, #744]	; 1da98 <ftello64@plt+0xc428>
   1d7ac:	add	r2, ip, #8
   1d7b0:	add	r3, r3, r2
   1d7b4:	ldr	r2, [r3, #4]
   1d7b8:	bic	r2, r2, #-16777216	; 0xff000000
   1d7bc:	bic	r2, r2, #14614528	; 0xdf0000
   1d7c0:	bic	r2, r2, #65280	; 0xff00
   1d7c4:	cmp	r2, lr
   1d7c8:	bne	1da70 <ftello64@plt+0xc400>
   1d7cc:	add	r9, ip, #16
   1d7d0:	add	r4, sp, #49	; 0x31
   1d7d4:	b	1d800 <ftello64@plt+0xc190>
   1d7d8:	ldr	r3, [r0]
   1d7dc:	ldr	ip, [pc, #692]	; 1da98 <ftello64@plt+0xc428>
   1d7e0:	add	r3, r3, r9
   1d7e4:	add	r9, r9, #8
   1d7e8:	ldr	r2, [r3, #4]
   1d7ec:	bic	r2, r2, #-16777216	; 0xff000000
   1d7f0:	bic	r2, r2, #14614528	; 0xdf0000
   1d7f4:	bic	r2, r2, #65280	; 0xff00
   1d7f8:	cmp	r2, ip
   1d7fc:	bne	1d818 <ftello64@plt+0xc1a8>
   1d800:	ldrb	r3, [r3]
   1d804:	add	r1, r1, #1
   1d808:	strb	r3, [r4], #1
   1d80c:	ldr	r3, [r0, #8]
   1d810:	cmp	r1, r3
   1d814:	bcc	1d7d8 <ftello64@plt+0xc168>
   1d818:	add	r3, sp, #48	; 0x30
   1d81c:	sub	r4, r4, r3
   1d820:	mov	ip, #0
   1d824:	mov	r2, r4
   1d828:	add	r3, sp, #40	; 0x28
   1d82c:	add	r1, sp, #48	; 0x30
   1d830:	add	r0, sp, #36	; 0x24
   1d834:	str	ip, [sp, #40]	; 0x28
   1d838:	str	ip, [sp, #44]	; 0x2c
   1d83c:	bl	26c24 <ftello64@plt+0x155b4>
   1d840:	cmp	r4, r0
   1d844:	beq	1da3c <ftello64@plt+0xc3cc>
   1d848:	ldr	r3, [sp, #24]
   1d84c:	ldr	ip, [r3]
   1d850:	b	1d700 <ftello64@plt+0xc090>
   1d854:	mov	r8, #0
   1d858:	str	r7, [sp, #4]
   1d85c:	ldr	r2, [sp, #16]
   1d860:	ldr	r9, [sp, #4]
   1d864:	lsl	sl, r8, #5
   1d868:	ldr	r2, [r3, r2]
   1d86c:	mov	r4, #0
   1d870:	ldr	fp, [r2, r8]
   1d874:	lsr	r3, fp, r4
   1d878:	tst	r3, #1
   1d87c:	add	r4, r4, #1
   1d880:	beq	1d8a0 <ftello64@plt+0xc230>
   1d884:	cmp	r6, #0
   1d888:	strb	r5, [r9]
   1d88c:	beq	1d8a0 <ftello64@plt+0xc230>
   1d890:	bl	1149c <__ctype_tolower_loc@plt>
   1d894:	ldr	r3, [r0]
   1d898:	ldr	r3, [r3, sl]
   1d89c:	strb	r5, [r7, r3]
   1d8a0:	cmp	r4, #32
   1d8a4:	add	r9, r9, #1
   1d8a8:	add	sl, sl, #4
   1d8ac:	bne	1d874 <ftello64@plt+0xc204>
   1d8b0:	ldr	r3, [sp, #4]
   1d8b4:	add	r8, r8, #4
   1d8b8:	add	r3, r3, #32
   1d8bc:	cmp	r8, #32
   1d8c0:	str	r3, [sp, #4]
   1d8c4:	beq	1d848 <ftello64@plt+0xc1d8>
   1d8c8:	ldr	r3, [sp, #12]
   1d8cc:	ldr	r3, [r3]
   1d8d0:	b	1d85c <ftello64@plt+0xc1ec>
   1d8d4:	ldr	r3, [sp, #12]
   1d8d8:	ldr	r8, [r2]
   1d8dc:	ldr	r3, [r3, #92]	; 0x5c
   1d8e0:	cmp	r3, #1
   1d8e4:	ble	1d90c <ftello64@plt+0xc29c>
   1d8e8:	ldr	r3, [r8, #36]	; 0x24
   1d8ec:	cmp	r3, #0
   1d8f0:	bne	1d9cc <ftello64@plt+0xc35c>
   1d8f4:	ldrb	r3, [r8, #16]
   1d8f8:	tst	r3, #1
   1d8fc:	bne	1d9cc <ftello64@plt+0xc35c>
   1d900:	ldr	r3, [r8, #32]
   1d904:	cmp	r3, #0
   1d908:	bne	1d9cc <ftello64@plt+0xc35c>
   1d90c:	ldr	r3, [r8, #20]
   1d910:	cmp	r3, #0
   1d914:	ble	1d700 <ftello64@plt+0xc090>
   1d918:	ldr	sl, [sp, #12]
   1d91c:	ldr	r9, [sp, #28]
   1d920:	mov	r4, #0
   1d924:	mov	r3, #0
   1d928:	str	r3, [sp, #40]	; 0x28
   1d92c:	str	r3, [sp, #44]	; 0x2c
   1d930:	ldr	r3, [r8]
   1d934:	add	r2, sp, #40	; 0x28
   1d938:	add	r0, sp, #48	; 0x30
   1d93c:	ldr	r1, [r3, r4, lsl #2]
   1d940:	bl	112b0 <wcrtomb@plt>
   1d944:	lsl	r2, r4, #2
   1d948:	add	r4, r4, #1
   1d94c:	cmn	r0, #1
   1d950:	beq	1d97c <ftello64@plt+0xc30c>
   1d954:	ldrb	fp, [sp, #48]	; 0x30
   1d958:	cmp	r6, #0
   1d95c:	strb	r5, [r7, fp]
   1d960:	beq	1d97c <ftello64@plt+0xc30c>
   1d964:	str	r2, [sp, #4]
   1d968:	bl	1149c <__ctype_tolower_loc@plt>
   1d96c:	ldr	r2, [sp, #4]
   1d970:	ldr	r3, [r0]
   1d974:	ldr	r3, [r3, fp, lsl #2]
   1d978:	strb	r5, [r7, r3]
   1d97c:	ldr	r3, [r9, #12]
   1d980:	tst	r3, #4194304	; 0x400000
   1d984:	beq	1d9bc <ftello64@plt+0xc34c>
   1d988:	ldr	r3, [sl, #92]	; 0x5c
   1d98c:	cmp	r3, #1
   1d990:	ble	1d9bc <ftello64@plt+0xc34c>
   1d994:	ldr	r3, [r8]
   1d998:	ldr	r0, [r3, r2]
   1d99c:	bl	11364 <towlower@plt>
   1d9a0:	add	r2, sp, #40	; 0x28
   1d9a4:	mov	r1, r0
   1d9a8:	add	r0, sp, #48	; 0x30
   1d9ac:	bl	112b0 <wcrtomb@plt>
   1d9b0:	cmn	r0, #1
   1d9b4:	ldrbne	r3, [sp, #48]	; 0x30
   1d9b8:	strbne	r5, [r7, r3]
   1d9bc:	ldr	r3, [r8, #20]
   1d9c0:	cmp	r4, r3
   1d9c4:	blt	1d924 <ftello64@plt+0xc2b4>
   1d9c8:	b	1d848 <ftello64@plt+0xc1d8>
   1d9cc:	mov	r3, #0
   1d9d0:	strb	r3, [sp, #40]	; 0x28
   1d9d4:	mov	r0, #0
   1d9d8:	add	r3, sp, #48	; 0x30
   1d9dc:	mov	r2, r5
   1d9e0:	add	r1, sp, #40	; 0x28
   1d9e4:	str	r0, [sp, #48]	; 0x30
   1d9e8:	str	r0, [sp, #52]	; 0x34
   1d9ec:	bl	26c24 <ftello64@plt+0x155b4>
   1d9f0:	ldrb	r3, [sp, #40]	; 0x28
   1d9f4:	cmn	r0, #2
   1d9f8:	strbeq	r5, [r7, r3]
   1d9fc:	add	r3, r3, #1
   1da00:	uxtb	r3, r3
   1da04:	cmp	r3, #0
   1da08:	strb	r3, [sp, #40]	; 0x28
   1da0c:	bne	1d9d4 <ftello64@plt+0xc364>
   1da10:	b	1d848 <ftello64@plt+0xc1d8>
   1da14:	mov	r0, r7
   1da18:	mov	r2, #256	; 0x100
   1da1c:	mov	r1, #1
   1da20:	bl	11550 <memset@plt>
   1da24:	ldr	r2, [sp, #28]
   1da28:	ldrb	r3, [r2, #28]
   1da2c:	orr	r3, r3, #1
   1da30:	strb	r3, [r2, #28]
   1da34:	add	sp, sp, #308	; 0x134
   1da38:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1da3c:	ldr	r0, [sp, #36]	; 0x24
   1da40:	bl	11364 <towlower@plt>
   1da44:	add	r2, sp, #40	; 0x28
   1da48:	mov	r1, r0
   1da4c:	add	r0, sp, #48	; 0x30
   1da50:	bl	112b0 <wcrtomb@plt>
   1da54:	cmn	r0, #1
   1da58:	beq	1d848 <ftello64@plt+0xc1d8>
   1da5c:	ldrb	r3, [sp, #48]	; 0x30
   1da60:	strb	r5, [r7, r3]
   1da64:	ldr	r3, [sp, #24]
   1da68:	ldr	ip, [r3]
   1da6c:	b	1d700 <ftello64@plt+0xc090>
   1da70:	add	r4, sp, #49	; 0x31
   1da74:	b	1d818 <ftello64@plt+0xc1a8>
   1da78:	mov	r0, r7
   1da7c:	mov	r2, #256	; 0x100
   1da80:	mov	r1, #1
   1da84:	bl	11550 <memset@plt>
   1da88:	cmp	r4, #2
   1da8c:	beq	1da24 <ftello64@plt+0xc3b4>
   1da90:	add	sp, sp, #308	; 0x134
   1da94:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1da98:	eoreq	r0, r0, r1
   1da9c:	add	ip, r0, r2, lsl #3
   1daa0:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   1daa4:	ldrb	r6, [ip, #4]
   1daa8:	ldr	r7, [sp, #32]
   1daac:	cmp	r6, #7
   1dab0:	beq	1db90 <ftello64@plt+0xc520>
   1dab4:	ldr	ip, [r3, #80]	; 0x50
   1dab8:	cmp	ip, #1
   1dabc:	beq	1dba4 <ftello64@plt+0xc534>
   1dac0:	ldr	r5, [r3, #28]
   1dac4:	add	lr, r7, #1
   1dac8:	cmp	r5, lr
   1dacc:	ble	1dba4 <ftello64@plt+0xc534>
   1dad0:	ldr	r8, [r3, #8]
   1dad4:	add	ip, r8, lr, lsl #2
   1dad8:	ldr	lr, [r8, lr, lsl #2]
   1dadc:	cmn	lr, #1
   1dae0:	subeq	r5, r5, r7
   1dae4:	moveq	r4, #1
   1dae8:	beq	1dafc <ftello64@plt+0xc48c>
   1daec:	b	1dba4 <ftello64@plt+0xc534>
   1daf0:	ldr	lr, [ip, #4]!
   1daf4:	cmn	lr, #1
   1daf8:	bne	1db08 <ftello64@plt+0xc498>
   1dafc:	add	r4, r4, #1
   1db00:	cmp	r4, r5
   1db04:	bne	1daf0 <ftello64@plt+0xc480>
   1db08:	cmp	r6, #5
   1db0c:	beq	1dbb0 <ftello64@plt+0xc540>
   1db10:	cmp	r4, #1
   1db14:	sub	r6, r6, #6
   1db18:	clz	r6, r6
   1db1c:	lsr	r6, r6, #5
   1db20:	moveq	r6, #0
   1db24:	cmp	r6, #0
   1db28:	beq	1dba4 <ftello64@plt+0xc534>
   1db2c:	ldr	r9, [r0, r2, lsl #3]
   1db30:	ldr	ip, [r9, #32]
   1db34:	cmp	ip, #0
   1db38:	beq	1dbec <ftello64@plt+0xc57c>
   1db3c:	ldr	r0, [r9, #20]
   1db40:	cmp	r0, #0
   1db44:	ldr	r5, [r8, r7, lsl #2]
   1db48:	ble	1db7c <ftello64@plt+0xc50c>
   1db4c:	ldr	r2, [r9]
   1db50:	ldr	r3, [r2]
   1db54:	cmp	r5, r3
   1db58:	movne	r3, #0
   1db5c:	bne	1db70 <ftello64@plt+0xc500>
   1db60:	b	1dc3c <ftello64@plt+0xc5cc>
   1db64:	ldr	r1, [r2, #4]!
   1db68:	cmp	r5, r1
   1db6c:	beq	1dc3c <ftello64@plt+0xc5cc>
   1db70:	add	r3, r3, #1
   1db74:	cmp	r3, r0
   1db78:	bne	1db64 <ftello64@plt+0xc4f4>
   1db7c:	ldr	r3, [r9, #36]	; 0x24
   1db80:	cmp	r3, #0
   1db84:	ble	1dc80 <ftello64@plt+0xc610>
   1db88:	mov	r6, #0
   1db8c:	b	1dc20 <ftello64@plt+0xc5b0>
   1db90:	ldr	r2, [r3, #4]
   1db94:	add	r0, r2, r7
   1db98:	ldrb	r1, [r2, r7]
   1db9c:	cmp	r1, #193	; 0xc1
   1dba0:	bhi	1dc4c <ftello64@plt+0xc5dc>
   1dba4:	mov	r4, #0
   1dba8:	mov	r0, r4
   1dbac:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   1dbb0:	ldr	r2, [r1]
   1dbb4:	tst	r2, #64	; 0x40
   1dbb8:	beq	1dbd8 <ftello64@plt+0xc568>
   1dbbc:	tst	r2, #128	; 0x80
   1dbc0:	beq	1dba8 <ftello64@plt+0xc538>
   1dbc4:	ldr	r3, [r3, #4]
   1dbc8:	ldrb	r3, [r3, r7]
   1dbcc:	cmp	r3, #0
   1dbd0:	beq	1dba4 <ftello64@plt+0xc534>
   1dbd4:	b	1dba8 <ftello64@plt+0xc538>
   1dbd8:	ldr	r1, [r3, #4]
   1dbdc:	ldrb	r1, [r1, r7]
   1dbe0:	cmp	r1, #10
   1dbe4:	bne	1dbbc <ftello64@plt+0xc54c>
   1dbe8:	b	1dba4 <ftello64@plt+0xc534>
   1dbec:	ldr	r3, [r9, #36]	; 0x24
   1dbf0:	ldr	r0, [r9, #20]
   1dbf4:	cmp	r3, #0
   1dbf8:	bne	1db40 <ftello64@plt+0xc4d0>
   1dbfc:	cmp	r0, #0
   1dc00:	bne	1db40 <ftello64@plt+0xc4d0>
   1dc04:	ldrb	r3, [r9, #16]
   1dc08:	tst	r3, #1
   1dc0c:	bne	1dba8 <ftello64@plt+0xc538>
   1dc10:	b	1dba4 <ftello64@plt+0xc534>
   1dc14:	ldr	r3, [r9, #36]	; 0x24
   1dc18:	cmp	r6, r3
   1dc1c:	bge	1dc7c <ftello64@plt+0xc60c>
   1dc20:	ldr	r3, [r9, #12]
   1dc24:	mov	r0, r5
   1dc28:	ldr	r1, [r3, r6, lsl #2]
   1dc2c:	bl	112c8 <iswctype@plt>
   1dc30:	add	r6, r6, #1
   1dc34:	cmp	r0, #0
   1dc38:	beq	1dc14 <ftello64@plt+0xc5a4>
   1dc3c:	ldrb	r3, [r9, #16]
   1dc40:	tst	r3, #1
   1dc44:	beq	1dba8 <ftello64@plt+0xc538>
   1dc48:	b	1dba4 <ftello64@plt+0xc534>
   1dc4c:	ldr	ip, [r3, #48]	; 0x30
   1dc50:	add	r3, r7, #1
   1dc54:	cmp	r3, ip
   1dc58:	bge	1dba4 <ftello64@plt+0xc534>
   1dc5c:	cmp	r1, #223	; 0xdf
   1dc60:	ldrb	r3, [r0, #1]
   1dc64:	bhi	1dcc4 <ftello64@plt+0xc654>
   1dc68:	eor	r3, r3, #128	; 0x80
   1dc6c:	cmp	r3, #63	; 0x3f
   1dc70:	movls	r4, #2
   1dc74:	bls	1dba8 <ftello64@plt+0xc538>
   1dc78:	b	1dba4 <ftello64@plt+0xc534>
   1dc7c:	ldr	ip, [r9, #32]
   1dc80:	cmp	ip, #0
   1dc84:	ble	1dc04 <ftello64@plt+0xc594>
   1dc88:	ldr	r2, [r9, #4]
   1dc8c:	mov	r3, #0
   1dc90:	sub	r2, r2, #4
   1dc94:	b	1dca4 <ftello64@plt+0xc634>
   1dc98:	add	r3, r3, #1
   1dc9c:	cmp	r3, ip
   1dca0:	beq	1dc04 <ftello64@plt+0xc594>
   1dca4:	ldr	r1, [r2, #4]!
   1dca8:	cmp	r5, r1
   1dcac:	bcc	1dc98 <ftello64@plt+0xc628>
   1dcb0:	ldr	r1, [r9, #8]
   1dcb4:	ldr	r1, [r1, r3, lsl #2]
   1dcb8:	cmp	r5, r1
   1dcbc:	bhi	1dc98 <ftello64@plt+0xc628>
   1dcc0:	b	1dc3c <ftello64@plt+0xc5cc>
   1dcc4:	cmp	r1, #239	; 0xef
   1dcc8:	bhi	1dd14 <ftello64@plt+0xc6a4>
   1dccc:	cmp	r3, #159	; 0x9f
   1dcd0:	cmpls	r1, #224	; 0xe0
   1dcd4:	movne	r4, #3
   1dcd8:	beq	1dba4 <ftello64@plt+0xc534>
   1dcdc:	add	r3, r7, r4
   1dce0:	cmp	ip, r3
   1dce4:	blt	1dba4 <ftello64@plt+0xc534>
   1dce8:	sub	r3, r7, #1
   1dcec:	add	r3, r3, r4
   1dcf0:	add	r2, r2, r3
   1dcf4:	b	1dd00 <ftello64@plt+0xc690>
   1dcf8:	cmp	r2, r0
   1dcfc:	beq	1dba8 <ftello64@plt+0xc538>
   1dd00:	ldrb	r3, [r0, #1]!
   1dd04:	eor	r3, r3, #128	; 0x80
   1dd08:	cmp	r3, #63	; 0x3f
   1dd0c:	bls	1dcf8 <ftello64@plt+0xc688>
   1dd10:	b	1dba4 <ftello64@plt+0xc534>
   1dd14:	cmp	r1, #247	; 0xf7
   1dd18:	bhi	1dd30 <ftello64@plt+0xc6c0>
   1dd1c:	cmp	r3, #143	; 0x8f
   1dd20:	cmpls	r1, #240	; 0xf0
   1dd24:	movne	r4, #4
   1dd28:	bne	1dcdc <ftello64@plt+0xc66c>
   1dd2c:	b	1dba4 <ftello64@plt+0xc534>
   1dd30:	cmp	r1, #251	; 0xfb
   1dd34:	bhi	1dd4c <ftello64@plt+0xc6dc>
   1dd38:	cmp	r3, #135	; 0x87
   1dd3c:	cmpls	r1, #248	; 0xf8
   1dd40:	movne	r4, #5
   1dd44:	bne	1dcdc <ftello64@plt+0xc66c>
   1dd48:	b	1dba4 <ftello64@plt+0xc534>
   1dd4c:	cmp	r1, #253	; 0xfd
   1dd50:	bhi	1dba4 <ftello64@plt+0xc534>
   1dd54:	cmp	r3, #131	; 0x83
   1dd58:	cmpls	r1, #252	; 0xfc
   1dd5c:	beq	1dba4 <ftello64@plt+0xc534>
   1dd60:	mov	r4, #6
   1dd64:	b	1dcdc <ftello64@plt+0xc66c>
   1dd68:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1dd6c:	mov	r5, r0
   1dd70:	ldr	r0, [r0, #84]	; 0x54
   1dd74:	sub	sp, sp, #84	; 0x54
   1dd78:	mov	ip, r1
   1dd7c:	str	r0, [sp, #28]
   1dd80:	ldr	r0, [r0]
   1dd84:	mov	r8, r2
   1dd88:	str	r1, [sp, #36]	; 0x24
   1dd8c:	ldr	r2, [sp, #124]	; 0x7c
   1dd90:	ldr	r1, [r5, #120]	; 0x78
   1dd94:	ldr	r4, [ip, #4]
   1dd98:	mov	r7, #0
   1dd9c:	add	r2, r2, r1
   1dda0:	mov	r6, r3
   1dda4:	str	r7, [sp, #48]	; 0x30
   1dda8:	ldr	r3, [r0, r8, lsl #3]
   1ddac:	cmp	r2, r4
   1ddb0:	str	r3, [sp, #32]
   1ddb4:	bge	1e2bc <ftello64@plt+0xcc4c>
   1ddb8:	ldr	r3, [sp, #36]	; 0x24
   1ddbc:	ldr	r4, [r3]
   1ddc0:	cmp	r4, #0
   1ddc4:	beq	1e190 <ftello64@plt+0xcb20>
   1ddc8:	ldr	r9, [r3, #8]
   1ddcc:	ldr	r3, [r5, #100]	; 0x64
   1ddd0:	ldr	r2, [r5, #88]	; 0x58
   1ddd4:	str	r3, [sp, #40]	; 0x28
   1ddd8:	ldr	r3, [r5, #40]	; 0x28
   1dddc:	str	r9, [r5, #100]	; 0x64
   1dde0:	str	r4, [r5, #40]	; 0x28
   1dde4:	sub	r1, r4, #1
   1dde8:	mov	r0, r5
   1ddec:	str	r3, [sp, #44]	; 0x2c
   1ddf0:	bl	1bf00 <ftello64@plt+0xa890>
   1ddf4:	cmp	r4, r6
   1ddf8:	mov	r7, r0
   1ddfc:	beq	1e1c4 <ftello64@plt+0xcb54>
   1de00:	ldr	r8, [r9, r4, lsl #2]
   1de04:	cmp	r8, #0
   1de08:	beq	1e310 <ftello64@plt+0xcca0>
   1de0c:	ldrb	r3, [r8, #52]	; 0x34
   1de10:	add	fp, sp, #56	; 0x38
   1de14:	ands	r2, r3, #64	; 0x40
   1de18:	streq	r2, [sp, #56]	; 0x38
   1de1c:	streq	r2, [fp, #4]
   1de20:	streq	r2, [fp, #8]
   1de24:	bne	1e29c <ftello64@plt+0xcc2c>
   1de28:	tst	r3, #64	; 0x40
   1de2c:	beq	1de88 <ftello64@plt+0xc818>
   1de30:	ldr	r3, [sp, #60]	; 0x3c
   1de34:	cmp	r3, #0
   1de38:	beq	1de64 <ftello64@plt+0xc7f4>
   1de3c:	ldr	r3, [sp, #128]	; 0x80
   1de40:	mov	r2, r4
   1de44:	str	r3, [sp]
   1de48:	mov	r1, fp
   1de4c:	ldr	r3, [sp, #32]
   1de50:	mov	r0, r5
   1de54:	bl	1b158 <ftello64@plt+0x9ae8>
   1de58:	cmp	r0, #0
   1de5c:	str	r0, [sp, #48]	; 0x30
   1de60:	bne	1e22c <ftello64@plt+0xcbbc>
   1de64:	mov	r3, r7
   1de68:	mov	r2, fp
   1de6c:	ldr	r1, [sp, #28]
   1de70:	add	r0, sp, #48	; 0x30
   1de74:	bl	1a3b0 <ftello64@plt+0x8d40>
   1de78:	subs	r8, r0, #0
   1de7c:	beq	1e324 <ftello64@plt+0xccb4>
   1de80:	ldr	r3, [r5, #100]	; 0x64
   1de84:	str	r8, [r3, r4, lsl #2]
   1de88:	ldr	r3, [sp, #124]	; 0x7c
   1de8c:	cmp	r3, r4
   1de90:	ble	1e13c <ftello64@plt+0xcacc>
   1de94:	ldr	r3, [r5, #120]	; 0x78
   1de98:	cmp	r3, #0
   1de9c:	blt	1e13c <ftello64@plt+0xcacc>
   1dea0:	mov	r3, #0
   1dea4:	add	r4, r4, #1
   1dea8:	str	r3, [sp, #24]
   1deac:	ldr	r3, [r5, #100]	; 0x64
   1deb0:	lsl	r2, r4, #2
   1deb4:	str	r2, [sp, #12]
   1deb8:	str	r4, [sp, #8]
   1debc:	ldr	r2, [sp, #12]
   1dec0:	ldr	r1, [r3, r2]
   1dec4:	mov	r3, #0
   1dec8:	str	r3, [sp, #60]	; 0x3c
   1decc:	cmp	r1, r3
   1ded0:	ldr	r3, [sp, #8]
   1ded4:	sub	sl, r3, #1
   1ded8:	beq	1e250 <ftello64@plt+0xcbe0>
   1dedc:	add	r1, r1, #4
   1dee0:	mov	r0, fp
   1dee4:	bl	1ac5c <ftello64@plt+0x95ec>
   1dee8:	cmp	r0, #0
   1deec:	str	r0, [sp, #48]	; 0x30
   1def0:	bne	1e22c <ftello64@plt+0xcbbc>
   1def4:	cmp	r8, #0
   1def8:	beq	1e070 <ftello64@plt+0xca00>
   1defc:	ldr	r3, [r8, #20]
   1df00:	mov	r2, #0
   1df04:	cmp	r3, r2
   1df08:	str	r2, [sp, #52]	; 0x34
   1df0c:	str	r2, [sp, #68]	; 0x44
   1df10:	str	r2, [sp, #72]	; 0x48
   1df14:	str	r2, [sp, #76]	; 0x4c
   1df18:	ldr	r9, [r5, #84]	; 0x54
   1df1c:	ble	1e33c <ftello64@plt+0xcccc>
   1df20:	ldr	r3, [r8, #24]
   1df24:	mov	r4, #0
   1df28:	ldr	r6, [r3]
   1df2c:	mov	r3, r9
   1df30:	ldr	r0, [r3], #128	; 0x80
   1df34:	lsl	r7, r6, #3
   1df38:	str	r3, [sp, #16]
   1df3c:	add	r3, r0, r7
   1df40:	b	1df9c <ftello64@plt+0xc92c>
   1df44:	add	r1, r0, r7
   1df48:	mov	r2, sl
   1df4c:	mov	r0, r5
   1df50:	bl	1c7bc <ftello64@plt+0xb14c>
   1df54:	cmp	r0, #0
   1df58:	beq	1df78 <ftello64@plt+0xc908>
   1df5c:	lsl	r7, r6, #2
   1df60:	ldr	r2, [r9, #12]
   1df64:	mov	r0, fp
   1df68:	ldr	r1, [r2, r7]
   1df6c:	bl	19150 <ftello64@plt+0x7ae0>
   1df70:	cmp	r0, #0
   1df74:	beq	1e21c <ftello64@plt+0xcbac>
   1df78:	ldr	r3, [r8, #20]
   1df7c:	add	r4, r4, #1
   1df80:	cmp	r4, r3
   1df84:	bge	1e260 <ftello64@plt+0xcbf0>
   1df88:	ldr	r3, [r8, #24]
   1df8c:	ldr	r0, [r9]
   1df90:	ldr	r6, [r3, r4, lsl #2]
   1df94:	lsl	r7, r6, #3
   1df98:	add	r3, r0, r7
   1df9c:	ldrb	r3, [r3, #6]
   1dfa0:	tst	r3, #16
   1dfa4:	beq	1df44 <ftello64@plt+0xc8d4>
   1dfa8:	str	sl, [sp]
   1dfac:	mov	r3, r5
   1dfb0:	mov	r2, r6
   1dfb4:	ldr	r1, [sp, #16]
   1dfb8:	bl	1da9c <ftello64@plt+0xc42c>
   1dfbc:	cmp	r0, #1
   1dfc0:	ble	1e240 <ftello64@plt+0xcbd0>
   1dfc4:	add	r2, r0, sl
   1dfc8:	ldr	r3, [r5, #100]	; 0x64
   1dfcc:	mov	r1, r2
   1dfd0:	str	r2, [sp, #20]
   1dfd4:	ldr	r1, [r3, r1, lsl #2]
   1dfd8:	ldr	r2, [r9, #12]
   1dfdc:	mov	r3, #0
   1dfe0:	cmp	r1, #0
   1dfe4:	lsl	r7, r6, #2
   1dfe8:	ldr	r6, [r2, r6, lsl #2]
   1dfec:	str	r3, [sp, #72]	; 0x48
   1dff0:	beq	1e00c <ftello64@plt+0xc99c>
   1dff4:	add	r1, r1, #4
   1dff8:	add	r0, sp, #68	; 0x44
   1dffc:	bl	1ac5c <ftello64@plt+0x95ec>
   1e000:	cmp	r0, #0
   1e004:	str	r0, [sp, #52]	; 0x34
   1e008:	bne	1e058 <ftello64@plt+0xc9e8>
   1e00c:	mov	r1, r6
   1e010:	add	r0, sp, #68	; 0x44
   1e014:	bl	19150 <ftello64@plt+0x7ae0>
   1e018:	cmp	r0, #0
   1e01c:	beq	1e21c <ftello64@plt+0xcbac>
   1e020:	add	r2, sp, #68	; 0x44
   1e024:	mov	r1, r9
   1e028:	add	r0, sp, #52	; 0x34
   1e02c:	ldr	r6, [r5, #100]	; 0x64
   1e030:	bl	1a6dc <ftello64@plt+0x906c>
   1e034:	ldr	r2, [r5, #100]	; 0x64
   1e038:	ldr	r3, [sp, #20]
   1e03c:	str	r0, [r6, r3, lsl #2]
   1e040:	ldr	r2, [r2, r3, lsl #2]
   1e044:	cmp	r2, #0
   1e048:	bne	1df60 <ftello64@plt+0xc8f0>
   1e04c:	ldr	r2, [sp, #52]	; 0x34
   1e050:	cmp	r2, #0
   1e054:	beq	1df60 <ftello64@plt+0xc8f0>
   1e058:	ldr	r0, [sp, #76]	; 0x4c
   1e05c:	bl	14c70 <ftello64@plt+0x3600>
   1e060:	ldr	r3, [sp, #52]	; 0x34
   1e064:	cmp	r3, #0
   1e068:	str	r3, [sp, #48]	; 0x30
   1e06c:	bne	1e22c <ftello64@plt+0xcbbc>
   1e070:	ldr	r3, [sp, #60]	; 0x3c
   1e074:	ldr	r4, [sp, #8]
   1e078:	cmp	r3, #0
   1e07c:	beq	1e0c8 <ftello64@plt+0xca58>
   1e080:	ldr	r3, [sp, #128]	; 0x80
   1e084:	ldr	r2, [sp, #32]
   1e088:	mov	r1, fp
   1e08c:	ldr	r0, [sp, #28]
   1e090:	bl	1b024 <ftello64@plt+0x99b4>
   1e094:	cmp	r0, #0
   1e098:	str	r0, [sp, #48]	; 0x30
   1e09c:	bne	1e22c <ftello64@plt+0xcbbc>
   1e0a0:	ldr	r3, [sp, #128]	; 0x80
   1e0a4:	ldr	r2, [sp, #8]
   1e0a8:	str	r3, [sp]
   1e0ac:	mov	r1, fp
   1e0b0:	ldr	r3, [sp, #32]
   1e0b4:	mov	r0, r5
   1e0b8:	bl	1b158 <ftello64@plt+0x9ae8>
   1e0bc:	cmp	r0, #0
   1e0c0:	str	r0, [sp, #48]	; 0x30
   1e0c4:	bne	1e22c <ftello64@plt+0xcbbc>
   1e0c8:	ldr	r2, [r5, #88]	; 0x58
   1e0cc:	mov	r1, sl
   1e0d0:	mov	r0, r5
   1e0d4:	bl	1bf00 <ftello64@plt+0xa890>
   1e0d8:	mov	r2, fp
   1e0dc:	ldr	r1, [sp, #28]
   1e0e0:	mov	r3, r0
   1e0e4:	add	r0, sp, #48	; 0x30
   1e0e8:	bl	1a3b0 <ftello64@plt+0x8d40>
   1e0ec:	subs	r8, r0, #0
   1e0f0:	beq	1e274 <ftello64@plt+0xcc04>
   1e0f4:	mov	r2, #0
   1e0f8:	str	r2, [sp, #24]
   1e0fc:	ldr	r3, [r5, #100]	; 0x64
   1e100:	ldr	r2, [sp, #12]
   1e104:	str	r8, [r3, r2]
   1e108:	ldr	r0, [sp, #124]	; 0x7c
   1e10c:	ldr	r1, [sp, #8]
   1e110:	cmp	r0, r1
   1e114:	ble	1e13c <ftello64@plt+0xcacc>
   1e118:	ldr	r0, [sp, #12]
   1e11c:	ldr	r2, [r5, #120]	; 0x78
   1e120:	add	r0, r0, #4
   1e124:	str	r0, [sp, #12]
   1e128:	ldr	r0, [sp, #24]
   1e12c:	cmp	r0, r2
   1e130:	add	r2, r1, #1
   1e134:	str	r2, [sp, #8]
   1e138:	ble	1debc <ftello64@plt+0xc84c>
   1e13c:	ldr	r0, [sp, #64]	; 0x40
   1e140:	bl	14c70 <ftello64@plt+0x3600>
   1e144:	ldr	r3, [r5, #100]	; 0x64
   1e148:	ldr	r2, [sp, #124]	; 0x7c
   1e14c:	ldr	r3, [r3, r2, lsl #2]
   1e150:	cmp	r3, #0
   1e154:	beq	1e344 <ftello64@plt+0xccd4>
   1e158:	ldr	r2, [sp, #36]	; 0x24
   1e15c:	add	r1, r3, #12
   1e160:	str	r4, [r2]
   1e164:	ldr	r2, [sp, #44]	; 0x2c
   1e168:	str	r2, [r5, #40]	; 0x28
   1e16c:	ldr	r2, [sp, #40]	; 0x28
   1e170:	ldr	r0, [r3, #8]
   1e174:	str	r2, [r5, #100]	; 0x64
   1e178:	ldr	r2, [sp, #120]	; 0x78
   1e17c:	bl	196e0 <ftello64@plt+0x8070>
   1e180:	clz	r0, r0
   1e184:	lsr	r0, r0, #5
   1e188:	add	sp, sp, #84	; 0x54
   1e18c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1e190:	ldr	r3, [sp, #36]	; 0x24
   1e194:	ldr	r2, [r5, #100]	; 0x64
   1e198:	sub	r1, r6, #1
   1e19c:	ldr	r3, [r3, #8]
   1e1a0:	str	r2, [sp, #40]	; 0x28
   1e1a4:	ldr	r2, [r5, #40]	; 0x28
   1e1a8:	str	r3, [r5, #100]	; 0x64
   1e1ac:	str	r2, [sp, #44]	; 0x2c
   1e1b0:	str	r6, [r5, #40]	; 0x28
   1e1b4:	ldr	r2, [r5, #88]	; 0x58
   1e1b8:	mov	r0, r5
   1e1bc:	bl	1bf00 <ftello64@plt+0xa890>
   1e1c0:	mov	r7, r0
   1e1c4:	mov	r3, #1
   1e1c8:	mov	r0, #4
   1e1cc:	str	r3, [sp, #56]	; 0x38
   1e1d0:	str	r3, [sp, #60]	; 0x3c
   1e1d4:	bl	26788 <ftello64@plt+0x15118>
   1e1d8:	cmp	r0, #0
   1e1dc:	str	r0, [sp, #64]	; 0x40
   1e1e0:	beq	1e334 <ftello64@plt+0xccc4>
   1e1e4:	add	fp, sp, #56	; 0x38
   1e1e8:	mov	ip, #0
   1e1ec:	str	r8, [r0]
   1e1f0:	mov	r1, fp
   1e1f4:	ldr	r3, [sp, #128]	; 0x80
   1e1f8:	ldr	r2, [sp, #32]
   1e1fc:	ldr	r0, [sp, #28]
   1e200:	str	ip, [sp, #48]	; 0x30
   1e204:	bl	1b024 <ftello64@plt+0x99b4>
   1e208:	cmp	r0, #0
   1e20c:	str	r0, [sp, #48]	; 0x30
   1e210:	moveq	r4, r6
   1e214:	beq	1de30 <ftello64@plt+0xc7c0>
   1e218:	b	1e22c <ftello64@plt+0xcbbc>
   1e21c:	ldr	r0, [sp, #76]	; 0x4c
   1e220:	bl	14c70 <ftello64@plt+0x3600>
   1e224:	mov	r3, #12
   1e228:	str	r3, [sp, #48]	; 0x30
   1e22c:	ldr	r0, [sp, #64]	; 0x40
   1e230:	bl	14c70 <ftello64@plt+0x3600>
   1e234:	ldr	r0, [sp, #48]	; 0x30
   1e238:	add	sp, sp, #84	; 0x54
   1e23c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1e240:	cmp	r0, #0
   1e244:	bne	1df5c <ftello64@plt+0xc8ec>
   1e248:	ldr	r0, [r9]
   1e24c:	b	1df44 <ftello64@plt+0xc8d4>
   1e250:	cmp	r8, #0
   1e254:	bne	1defc <ftello64@plt+0xc88c>
   1e258:	ldr	r4, [sp, #8]
   1e25c:	b	1e0c8 <ftello64@plt+0xca58>
   1e260:	ldr	r0, [sp, #76]	; 0x4c
   1e264:	bl	14c70 <ftello64@plt+0x3600>
   1e268:	mov	r3, #0
   1e26c:	str	r3, [sp, #48]	; 0x30
   1e270:	b	1e070 <ftello64@plt+0xca00>
   1e274:	ldr	r3, [sp, #48]	; 0x30
   1e278:	cmp	r3, #0
   1e27c:	bne	1e22c <ftello64@plt+0xcbbc>
   1e280:	ldr	r2, [sp, #24]
   1e284:	ldr	r3, [r5, #100]	; 0x64
   1e288:	add	r2, r2, #1
   1e28c:	str	r2, [sp, #24]
   1e290:	ldr	r2, [sp, #12]
   1e294:	str	r8, [r3, r2]
   1e298:	b	1e108 <ftello64@plt+0xca98>
   1e29c:	mov	r0, fp
   1e2a0:	add	r1, r8, #4
   1e2a4:	bl	1a1ec <ftello64@plt+0x8b7c>
   1e2a8:	cmp	r0, #0
   1e2ac:	str	r0, [sp, #48]	; 0x30
   1e2b0:	bne	1e238 <ftello64@plt+0xcbc8>
   1e2b4:	ldrb	r3, [r8, #52]	; 0x34
   1e2b8:	b	1de28 <ftello64@plt+0xc7b8>
   1e2bc:	mvn	r3, #-2147483648	; 0x80000000
   1e2c0:	add	r9, r2, #1
   1e2c4:	sub	r3, r3, r4
   1e2c8:	cmp	r9, r3
   1e2cc:	bgt	1e334 <ftello64@plt+0xccc4>
   1e2d0:	add	sl, r4, r9
   1e2d4:	cmn	sl, #-1073741823	; 0xc0000001
   1e2d8:	bhi	1e334 <ftello64@plt+0xccc4>
   1e2dc:	ldr	fp, [sp, #36]	; 0x24
   1e2e0:	lsl	r1, sl, #2
   1e2e4:	ldr	r0, [fp, #8]
   1e2e8:	bl	267b4 <ftello64@plt+0x15144>
   1e2ec:	cmp	r0, #0
   1e2f0:	beq	1e334 <ftello64@plt+0xccc4>
   1e2f4:	str	r0, [fp, #8]
   1e2f8:	str	sl, [fp, #4]
   1e2fc:	lsl	r2, r9, #2
   1e300:	mov	r1, r7
   1e304:	add	r0, r0, r4, lsl #2
   1e308:	bl	11550 <memset@plt>
   1e30c:	b	1ddb8 <ftello64@plt+0xc748>
   1e310:	add	fp, sp, #56	; 0x38
   1e314:	str	r8, [sp, #56]	; 0x38
   1e318:	str	r8, [fp, #4]
   1e31c:	str	r8, [fp, #8]
   1e320:	b	1de88 <ftello64@plt+0xc818>
   1e324:	ldr	r3, [sp, #48]	; 0x30
   1e328:	cmp	r3, #0
   1e32c:	beq	1de80 <ftello64@plt+0xc810>
   1e330:	b	1e22c <ftello64@plt+0xcbbc>
   1e334:	mov	r0, #12
   1e338:	b	1e238 <ftello64@plt+0xcbc8>
   1e33c:	mov	r0, #0
   1e340:	b	1e264 <ftello64@plt+0xcbf4>
   1e344:	ldr	r3, [sp, #36]	; 0x24
   1e348:	mov	r0, #1
   1e34c:	str	r4, [r3]
   1e350:	ldr	r3, [sp, #40]	; 0x28
   1e354:	str	r3, [r5, #100]	; 0x64
   1e358:	ldr	r3, [sp, #44]	; 0x2c
   1e35c:	str	r3, [r5, #40]	; 0x28
   1e360:	b	1e238 <ftello64@plt+0xcbc8>
   1e364:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1e368:	sub	sp, sp, #20
   1e36c:	mov	ip, r2
   1e370:	ldr	r5, [sp, #56]	; 0x38
   1e374:	ldr	r4, [r2, #4]
   1e378:	mov	lr, #8
   1e37c:	mov	r6, r2
   1e380:	ldr	r2, [ip], #8
   1e384:	mov	r7, r3
   1e388:	str	r3, [sp]
   1e38c:	mov	r8, r1
   1e390:	mov	r3, r4
   1e394:	mov	r1, ip
   1e398:	stmib	sp, {r5, lr}
   1e39c:	mov	r4, r0
   1e3a0:	bl	1dd68 <ftello64@plt+0xc6f8>
   1e3a4:	subs	fp, r0, #0
   1e3a8:	beq	1e3b8 <ftello64@plt+0xcd48>
   1e3ac:	mov	r0, fp
   1e3b0:	add	sp, sp, #20
   1e3b4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1e3b8:	ldr	r3, [r4, #108]	; 0x6c
   1e3bc:	ldr	r1, [r4, #112]	; 0x70
   1e3c0:	ldr	r9, [r6, #4]
   1e3c4:	cmp	r3, r1
   1e3c8:	ldr	sl, [r8]
   1e3cc:	movlt	lr, r9
   1e3d0:	bge	1e45c <ftello64@plt+0xcdec>
   1e3d4:	add	r2, r3, r3, lsl #1
   1e3d8:	cmp	r3, #0
   1e3dc:	ldr	ip, [r4, #116]	; 0x74
   1e3e0:	lsl	r2, r2, #3
   1e3e4:	ble	1e400 <ftello64@plt+0xcd90>
   1e3e8:	sub	r0, r2, #24
   1e3ec:	add	r0, ip, r0
   1e3f0:	ldr	r1, [r0, #4]
   1e3f4:	cmp	r5, r1
   1e3f8:	moveq	r1, #1
   1e3fc:	strbeq	r1, [r0, #20]
   1e400:	add	r0, ip, r2
   1e404:	cmp	sl, r9
   1e408:	str	r7, [ip, r2]
   1e40c:	movne	r1, #0
   1e410:	mvneq	r1, #0
   1e414:	add	r3, r3, #1
   1e418:	mov	r2, #0
   1e41c:	stmib	r0, {r5, sl}
   1e420:	str	r9, [r0, #12]
   1e424:	str	r1, [r0, #16]
   1e428:	str	r3, [r4, #108]	; 0x6c
   1e42c:	strb	r2, [r0, #20]
   1e430:	ldr	r3, [r4, #120]	; 0x78
   1e434:	sub	r9, r9, sl
   1e438:	cmp	r3, r9
   1e43c:	strlt	r9, [r4, #120]	; 0x78
   1e440:	ldr	r1, [r8]
   1e444:	add	r5, r5, lr
   1e448:	sub	r1, r5, r1
   1e44c:	mov	r0, r4
   1e450:	add	sp, sp, #20
   1e454:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1e458:	b	19528 <ftello64@plt+0x7eb8>
   1e45c:	add	r1, r1, r1, lsl #1
   1e460:	ldr	r0, [r4, #116]	; 0x74
   1e464:	lsl	r1, r1, #4
   1e468:	bl	267b4 <ftello64@plt+0x15144>
   1e46c:	cmp	r0, #0
   1e470:	beq	1e4b0 <ftello64@plt+0xce40>
   1e474:	ldr	r2, [r4, #112]	; 0x70
   1e478:	ldr	r3, [r4, #108]	; 0x6c
   1e47c:	str	r0, [r4, #116]	; 0x74
   1e480:	add	r2, r2, r2, lsl #1
   1e484:	add	r3, r3, r3, lsl #1
   1e488:	lsl	r2, r2, #3
   1e48c:	add	r0, r0, r3, lsl #3
   1e490:	mov	r1, fp
   1e494:	bl	11550 <memset@plt>
   1e498:	ldr	r2, [r4, #112]	; 0x70
   1e49c:	ldr	lr, [r6, #4]
   1e4a0:	ldr	r3, [r4, #108]	; 0x6c
   1e4a4:	lsl	r2, r2, #1
   1e4a8:	str	r2, [r4, #112]	; 0x70
   1e4ac:	b	1e3d4 <ftello64@plt+0xcd64>
   1e4b0:	ldr	r0, [r4, #116]	; 0x74
   1e4b4:	bl	14c70 <ftello64@plt+0x3600>
   1e4b8:	mov	fp, #12
   1e4bc:	b	1e3ac <ftello64@plt+0xcd3c>
   1e4c0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1e4c4:	sub	sp, sp, #92	; 0x5c
   1e4c8:	ldr	r6, [r1]
   1e4cc:	ldr	r3, [r0, #84]	; 0x54
   1e4d0:	cmp	r6, #0
   1e4d4:	str	r3, [sp, #32]
   1e4d8:	ldr	sl, [r0, #40]	; 0x28
   1e4dc:	ble	1ea04 <ftello64@plt+0xd394>
   1e4e0:	mov	r3, #0
   1e4e4:	str	r3, [sp, #20]
   1e4e8:	lsl	r3, sl, #2
   1e4ec:	str	r2, [sp, #36]	; 0x24
   1e4f0:	mov	fp, r0
   1e4f4:	str	r1, [sp, #60]	; 0x3c
   1e4f8:	str	r3, [sp, #48]	; 0x30
   1e4fc:	b	1e514 <ftello64@plt+0xcea4>
   1e500:	ldr	r3, [sp, #20]
   1e504:	add	r3, r3, #1
   1e508:	cmp	r3, r6
   1e50c:	str	r3, [sp, #20]
   1e510:	bge	1ea04 <ftello64@plt+0xd394>
   1e514:	ldr	r3, [sp, #36]	; 0x24
   1e518:	ldr	r1, [sp, #20]
   1e51c:	ldr	r2, [r3]
   1e520:	ldr	r3, [sp, #32]
   1e524:	ldr	r9, [r2, r1, lsl #2]
   1e528:	ldr	r3, [r3]
   1e52c:	add	r3, r3, r9, lsl #3
   1e530:	ldrb	r2, [r3, #4]
   1e534:	cmp	r2, #4
   1e538:	bne	1e500 <ftello64@plt+0xce90>
   1e53c:	ldr	r4, [r3, #4]
   1e540:	ldr	r3, [pc, #1804]	; 1ec54 <ftello64@plt+0xd5e4>
   1e544:	tst	r4, r3
   1e548:	beq	1e59c <ftello64@plt+0xcf2c>
   1e54c:	ldr	r2, [fp, #88]	; 0x58
   1e550:	mov	r1, sl
   1e554:	mov	r0, fp
   1e558:	bl	1bf00 <ftello64@plt+0xa890>
   1e55c:	ldr	r3, [pc, #1780]	; 1ec58 <ftello64@plt+0xd5e8>
   1e560:	and	r4, r3, r4, lsr #8
   1e564:	tst	r4, #4
   1e568:	beq	1e7fc <ftello64@plt+0xd18c>
   1e56c:	tst	r0, #1
   1e570:	beq	1e500 <ftello64@plt+0xce90>
   1e574:	tst	r4, #8
   1e578:	bne	1e500 <ftello64@plt+0xce90>
   1e57c:	tst	r4, #32
   1e580:	beq	1e58c <ftello64@plt+0xcf1c>
   1e584:	tst	r0, #2
   1e588:	beq	1e500 <ftello64@plt+0xce90>
   1e58c:	tst	r4, #128	; 0x80
   1e590:	beq	1e59c <ftello64@plt+0xcf2c>
   1e594:	tst	r0, #8
   1e598:	beq	1e500 <ftello64@plt+0xce90>
   1e59c:	ldr	ip, [fp, #108]	; 0x6c
   1e5a0:	mov	r0, #0
   1e5a4:	mov	r5, ip
   1e5a8:	mov	r3, ip
   1e5ac:	cmp	r0, r3
   1e5b0:	bge	1e60c <ftello64@plt+0xcf9c>
   1e5b4:	add	r2, r0, r3
   1e5b8:	ldr	lr, [fp, #116]	; 0x74
   1e5bc:	add	r2, r2, r2, lsr #31
   1e5c0:	asr	r2, r2, #1
   1e5c4:	add	r1, r2, r2, lsl #1
   1e5c8:	add	r1, lr, r1, lsl #3
   1e5cc:	ldr	r1, [r1, #4]
   1e5d0:	cmp	sl, r1
   1e5d4:	ble	1e5fc <ftello64@plt+0xcf8c>
   1e5d8:	b	1e7e8 <ftello64@plt+0xd178>
   1e5dc:	asr	r3, r3, #1
   1e5e0:	mov	r4, r3
   1e5e4:	add	r1, r3, r3, lsl #1
   1e5e8:	add	r1, lr, r1, lsl #3
   1e5ec:	ldr	r1, [r1, #4]
   1e5f0:	cmp	sl, r1
   1e5f4:	bgt	1e7f0 <ftello64@plt+0xd180>
   1e5f8:	mov	r2, r3
   1e5fc:	add	r3, r2, r0
   1e600:	cmp	r2, r0
   1e604:	add	r3, r3, r3, lsr #31
   1e608:	bgt	1e5dc <ftello64@plt+0xcf6c>
   1e60c:	cmp	ip, r0
   1e610:	ble	1e810 <ftello64@plt+0xd1a0>
   1e614:	add	r2, r0, r0, lsl #1
   1e618:	ldr	r3, [fp, #116]	; 0x74
   1e61c:	cmn	r0, #1
   1e620:	add	r3, r3, r2, lsl #3
   1e624:	ldr	r2, [r3, #4]
   1e628:	sub	r2, r2, sl
   1e62c:	clz	r2, r2
   1e630:	lsr	r2, r2, #5
   1e634:	moveq	r2, #0
   1e638:	cmp	r2, #0
   1e63c:	beq	1e810 <ftello64@plt+0xd1a0>
   1e640:	add	r3, r3, #24
   1e644:	b	1e654 <ftello64@plt+0xcfe4>
   1e648:	ldrb	r2, [r3, #-28]	; 0xffffffe4
   1e64c:	cmp	r2, #0
   1e650:	beq	1e810 <ftello64@plt+0xd1a0>
   1e654:	ldr	r2, [r3, #-24]	; 0xffffffe8
   1e658:	add	r3, r3, #24
   1e65c:	cmp	r9, r2
   1e660:	bne	1e648 <ftello64@plt+0xcfd8>
   1e664:	mov	r3, #0
   1e668:	str	r3, [sp, #72]	; 0x48
   1e66c:	cmp	r5, ip
   1e670:	lsl	r3, r9, #2
   1e674:	str	r3, [sp, #52]	; 0x34
   1e678:	bge	1e7dc <ftello64@plt+0xd16c>
   1e67c:	add	r3, r9, r9, lsl #1
   1e680:	add	r4, r5, r5, lsl #1
   1e684:	lsl	r3, r3, #2
   1e688:	str	r3, [sp, #56]	; 0x38
   1e68c:	lsl	r4, r4, #3
   1e690:	ldr	r7, [sp, #32]
   1e694:	b	1e6a8 <ftello64@plt+0xd038>
   1e698:	add	r5, r5, #1
   1e69c:	cmp	r5, ip
   1e6a0:	add	r4, r4, #24
   1e6a4:	bge	1e7dc <ftello64@plt+0xd16c>
   1e6a8:	ldr	r3, [fp, #116]	; 0x74
   1e6ac:	add	r2, r3, r4
   1e6b0:	ldr	r3, [r3, r4]
   1e6b4:	cmp	r9, r3
   1e6b8:	bne	1e698 <ftello64@plt+0xd028>
   1e6bc:	ldr	r3, [r2, #4]
   1e6c0:	cmp	sl, r3
   1e6c4:	bne	1e698 <ftello64@plt+0xd028>
   1e6c8:	ldr	r3, [r2, #12]
   1e6cc:	ldr	r6, [r2, #8]
   1e6d0:	subs	r2, r3, r6
   1e6d4:	str	r2, [sp, #28]
   1e6d8:	ldreq	r0, [sp, #56]	; 0x38
   1e6dc:	ldreq	r2, [r7, #20]
   1e6e0:	ldrne	r2, [r7, #12]
   1e6e4:	addeq	r2, r2, r0
   1e6e8:	ldrne	r0, [sp, #52]	; 0x34
   1e6ec:	ldreq	r2, [r2, #8]
   1e6f0:	ldreq	r1, [r7, #24]
   1e6f4:	ldrne	r2, [r2, r0]
   1e6f8:	ldreq	r2, [r2]
   1e6fc:	ldrne	r1, [r7, #24]
   1e700:	add	r3, sl, r3
   1e704:	add	r2, r2, r2, lsl #1
   1e708:	sub	r6, r3, r6
   1e70c:	add	r2, r1, r2, lsl #2
   1e710:	str	r2, [sp, #24]
   1e714:	sub	r1, r6, #1
   1e718:	ldr	r2, [fp, #88]	; 0x58
   1e71c:	mov	r0, fp
   1e720:	bl	1bf00 <ftello64@plt+0xa890>
   1e724:	ldr	r8, [fp, #100]	; 0x64
   1e728:	ldr	r2, [sp, #48]	; 0x30
   1e72c:	ldr	r1, [r8, r2]
   1e730:	ldr	r2, [r8, r6, lsl #2]
   1e734:	cmp	r1, #0
   1e738:	moveq	r1, #0
   1e73c:	ldrne	r1, [r1, #8]
   1e740:	cmp	r2, #0
   1e744:	str	r1, [sp, #44]	; 0x2c
   1e748:	mov	r3, r0
   1e74c:	beq	1e970 <ftello64@plt+0xd300>
   1e750:	str	r0, [sp, #40]	; 0x28
   1e754:	ldr	r1, [r2, #40]	; 0x28
   1e758:	add	r0, sp, #76	; 0x4c
   1e75c:	ldr	r2, [sp, #24]
   1e760:	bl	1a264 <ftello64@plt+0x8bf4>
   1e764:	ldr	r3, [sp, #40]	; 0x28
   1e768:	cmp	r0, #0
   1e76c:	str	r0, [sp, #72]	; 0x48
   1e770:	bne	1e9f0 <ftello64@plt+0xd380>
   1e774:	add	r2, sp, #76	; 0x4c
   1e778:	mov	r1, r7
   1e77c:	add	r0, sp, #72	; 0x48
   1e780:	ldr	r8, [fp, #100]	; 0x64
   1e784:	bl	1a3b0 <ftello64@plt+0x8d40>
   1e788:	str	r0, [r8, r6, lsl #2]
   1e78c:	ldr	r0, [sp, #84]	; 0x54
   1e790:	bl	14c70 <ftello64@plt+0x3600>
   1e794:	ldr	r3, [fp, #100]	; 0x64
   1e798:	ldr	r2, [r3, r6, lsl #2]
   1e79c:	cmp	r2, #0
   1e7a0:	beq	1e994 <ftello64@plt+0xd324>
   1e7a4:	ldr	r2, [sp, #28]
   1e7a8:	cmp	r2, #0
   1e7ac:	bne	1e7c8 <ftello64@plt+0xd158>
   1e7b0:	ldr	r2, [sp, #48]	; 0x30
   1e7b4:	ldr	r3, [r3, r2]
   1e7b8:	ldr	r2, [sp, #44]	; 0x2c
   1e7bc:	ldr	r3, [r3, #8]
   1e7c0:	cmp	r3, r2
   1e7c4:	bgt	1e9a4 <ftello64@plt+0xd334>
   1e7c8:	ldr	ip, [fp, #108]	; 0x6c
   1e7cc:	add	r5, r5, #1
   1e7d0:	cmp	r5, ip
   1e7d4:	add	r4, r4, #24
   1e7d8:	blt	1e6a8 <ftello64@plt+0xd038>
   1e7dc:	ldr	r3, [sp, #60]	; 0x3c
   1e7e0:	ldr	r6, [r3]
   1e7e4:	b	1e500 <ftello64@plt+0xce90>
   1e7e8:	mov	r4, r2
   1e7ec:	mov	r2, r3
   1e7f0:	add	r0, r4, #1
   1e7f4:	mov	r3, r2
   1e7f8:	b	1e5ac <ftello64@plt+0xcf3c>
   1e7fc:	tst	r4, #8
   1e800:	beq	1e57c <ftello64@plt+0xcf0c>
   1e804:	tst	r0, #1
   1e808:	beq	1e57c <ftello64@plt+0xcf0c>
   1e80c:	b	1e500 <ftello64@plt+0xce90>
   1e810:	ldr	r3, [fp, #84]	; 0x54
   1e814:	ldr	r1, [fp, #124]	; 0x7c
   1e818:	str	r3, [sp, #56]	; 0x38
   1e81c:	ldr	r3, [r3]
   1e820:	cmp	r1, #0
   1e824:	ldr	r2, [r3, r9, lsl #3]
   1e828:	str	r2, [sp, #52]	; 0x34
   1e82c:	ble	1e664 <ftello64@plt+0xcff4>
   1e830:	ldr	r2, [fp, #4]
   1e834:	str	r9, [sp, #44]	; 0x2c
   1e838:	mov	r9, r2
   1e83c:	mov	r0, #0
   1e840:	str	r0, [sp, #40]	; 0x28
   1e844:	str	sl, [sp, #28]
   1e848:	str	r5, [sp, #68]	; 0x44
   1e84c:	ldr	r2, [fp, #132]	; 0x84
   1e850:	ldr	r0, [sp, #40]	; 0x28
   1e854:	ldr	r4, [r2, r0, lsl #2]
   1e858:	ldr	r2, [r4, #4]
   1e85c:	ldr	r3, [r3, r2, lsl #3]
   1e860:	ldr	r2, [sp, #52]	; 0x34
   1e864:	cmp	r2, r3
   1e868:	beq	1e88c <ftello64@plt+0xd21c>
   1e86c:	ldr	r3, [sp, #40]	; 0x28
   1e870:	add	r3, r3, #1
   1e874:	cmp	r3, r1
   1e878:	str	r3, [sp, #40]	; 0x28
   1e87c:	bge	1ec00 <ftello64@plt+0xd590>
   1e880:	ldr	r3, [sp, #56]	; 0x38
   1e884:	ldr	r3, [r3]
   1e888:	b	1e84c <ftello64@plt+0xd1dc>
   1e88c:	ldr	ip, [r4, #16]
   1e890:	ldr	r6, [r4]
   1e894:	cmp	ip, #0
   1e898:	ble	1ec44 <ftello64@plt+0xd5d4>
   1e89c:	ldr	r8, [sp, #28]
   1e8a0:	mov	r5, #0
   1e8a4:	mov	r3, r6
   1e8a8:	b	1e8c0 <ftello64@plt+0xd250>
   1e8ac:	ldr	ip, [r4, #16]
   1e8b0:	mov	r3, r6
   1e8b4:	cmp	r5, ip
   1e8b8:	mov	r8, r7
   1e8bc:	bge	1ea10 <ftello64@plt+0xd3a0>
   1e8c0:	ldr	r2, [r4, #20]
   1e8c4:	ldr	sl, [r2, r5, lsl #2]
   1e8c8:	ldr	r6, [sl, #4]
   1e8cc:	sub	r2, r6, r3
   1e8d0:	cmp	r2, #0
   1e8d4:	add	r7, r2, r8
   1e8d8:	ble	1e904 <ftello64@plt+0xd294>
   1e8dc:	ldr	r1, [fp, #28]
   1e8e0:	cmp	r7, r1
   1e8e4:	bgt	1e938 <ftello64@plt+0xd2c8>
   1e8e8:	add	r1, r9, r3
   1e8ec:	add	r0, r9, r8
   1e8f0:	str	r3, [sp, #24]
   1e8f4:	bl	11388 <memcmp@plt>
   1e8f8:	ldr	r3, [sp, #24]
   1e8fc:	cmp	r0, #0
   1e900:	bne	1eb84 <ftello64@plt+0xd514>
   1e904:	ldr	r3, [sp, #28]
   1e908:	mov	r2, sl
   1e90c:	str	r3, [sp]
   1e910:	mov	r1, r4
   1e914:	ldr	r3, [sp, #44]	; 0x2c
   1e918:	mov	r0, fp
   1e91c:	bl	1e364 <ftello64@plt+0xccf4>
   1e920:	add	r5, r5, #1
   1e924:	ldr	r9, [fp, #4]
   1e928:	cmp	r0, #1
   1e92c:	bls	1e8ac <ftello64@plt+0xd23c>
   1e930:	add	sp, sp, #92	; 0x5c
   1e934:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1e938:	ldr	lr, [fp, #48]	; 0x30
   1e93c:	str	r2, [sp, #64]	; 0x40
   1e940:	cmp	r7, lr
   1e944:	mov	r1, r7
   1e948:	mov	r0, fp
   1e94c:	bgt	1ec4c <ftello64@plt+0xd5dc>
   1e950:	str	r3, [sp, #24]
   1e954:	bl	19528 <ftello64@plt+0x7eb8>
   1e958:	cmp	r0, #0
   1e95c:	bne	1e930 <ftello64@plt+0xd2c0>
   1e960:	ldr	r9, [fp, #4]
   1e964:	ldr	r2, [sp, #64]	; 0x40
   1e968:	ldr	r3, [sp, #24]
   1e96c:	b	1e8e8 <ftello64@plt+0xd278>
   1e970:	ldr	r2, [sp, #24]
   1e974:	mov	r1, r7
   1e978:	add	r0, sp, #72	; 0x48
   1e97c:	bl	1a3b0 <ftello64@plt+0x8d40>
   1e980:	ldr	r3, [fp, #100]	; 0x64
   1e984:	str	r0, [r8, r6, lsl #2]
   1e988:	ldr	r2, [r3, r6, lsl #2]
   1e98c:	cmp	r2, #0
   1e990:	bne	1e7a4 <ftello64@plt+0xd134>
   1e994:	ldr	r0, [sp, #72]	; 0x48
   1e998:	cmp	r0, #0
   1e99c:	beq	1e7a4 <ftello64@plt+0xd134>
   1e9a0:	b	1e930 <ftello64@plt+0xd2c0>
   1e9a4:	ldr	r3, [sp, #24]
   1e9a8:	mov	r0, fp
   1e9ac:	add	r6, r3, #4
   1e9b0:	add	r8, r3, #8
   1e9b4:	mov	r2, r8
   1e9b8:	mov	r1, r6
   1e9bc:	mov	r3, sl
   1e9c0:	bl	1c9d0 <ftello64@plt+0xb360>
   1e9c4:	cmp	r0, #0
   1e9c8:	str	r0, [sp, #72]	; 0x48
   1e9cc:	bne	1e930 <ftello64@plt+0xd2c0>
   1e9d0:	mov	r2, r8
   1e9d4:	mov	r1, r6
   1e9d8:	mov	r0, fp
   1e9dc:	bl	1e4c0 <ftello64@plt+0xce50>
   1e9e0:	cmp	r0, #0
   1e9e4:	str	r0, [sp, #72]	; 0x48
   1e9e8:	beq	1e7c8 <ftello64@plt+0xd158>
   1e9ec:	b	1e930 <ftello64@plt+0xd2c0>
   1e9f0:	ldr	r0, [sp, #84]	; 0x54
   1e9f4:	bl	14c70 <ftello64@plt+0x3600>
   1e9f8:	ldr	r0, [sp, #72]	; 0x48
   1e9fc:	add	sp, sp, #92	; 0x5c
   1ea00:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1ea04:	mov	r0, #0
   1ea08:	add	sp, sp, #92	; 0x5c
   1ea0c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1ea10:	mov	sl, r6
   1ea14:	add	r6, sl, #1
   1ea18:	ldr	r3, [sp, #28]
   1ea1c:	cmp	r3, r6
   1ea20:	blt	1eb7c <ftello64@plt+0xd50c>
   1ea24:	ldr	sl, [sp, #52]	; 0x34
   1ea28:	lsl	r8, r6, #2
   1ea2c:	ldr	r3, [r4]
   1ea30:	sub	r3, r6, r3
   1ea34:	cmp	r3, #0
   1ea38:	ble	1ea64 <ftello64@plt+0xd3f4>
   1ea3c:	ldr	r3, [fp, #28]
   1ea40:	cmp	r3, r7
   1ea44:	ble	1ebd4 <ftello64@plt+0xd564>
   1ea48:	add	r5, r7, #1
   1ea4c:	add	r3, r9, r6
   1ea50:	ldrb	r2, [r9, r7]
   1ea54:	ldrb	r3, [r3, #-1]
   1ea58:	cmp	r2, r3
   1ea5c:	bne	1eb7c <ftello64@plt+0xd50c>
   1ea60:	mov	r7, r5
   1ea64:	ldr	r3, [fp, #100]	; 0x64
   1ea68:	ldr	r3, [r3, r8]
   1ea6c:	cmp	r3, #0
   1ea70:	beq	1eb68 <ftello64@plt+0xd4f8>
   1ea74:	ldr	ip, [r3, #8]
   1ea78:	cmp	ip, #0
   1ea7c:	ble	1eb68 <ftello64@plt+0xd4f8>
   1ea80:	ldr	r2, [r3, #12]
   1ea84:	ldr	r3, [sp, #56]	; 0x38
   1ea88:	sub	r2, r2, #4
   1ea8c:	ldr	r0, [r3]
   1ea90:	mov	r3, #0
   1ea94:	b	1eaa0 <ftello64@plt+0xd430>
   1ea98:	cmp	ip, r3
   1ea9c:	beq	1eb68 <ftello64@plt+0xd4f8>
   1eaa0:	ldr	r5, [r2, #4]!
   1eaa4:	add	r3, r3, #1
   1eaa8:	add	r1, r0, r5, lsl #3
   1eaac:	ldrb	r1, [r1, #4]
   1eab0:	cmp	r1, #9
   1eab4:	bne	1ea98 <ftello64@plt+0xd428>
   1eab8:	ldr	r1, [r0, r5, lsl #3]
   1eabc:	cmp	sl, r1
   1eac0:	bne	1ea98 <ftello64@plt+0xd428>
   1eac4:	cmn	r5, #1
   1eac8:	beq	1eb68 <ftello64@plt+0xd4f8>
   1eacc:	ldr	r1, [r4, #8]
   1ead0:	cmp	r1, #0
   1ead4:	beq	1ebac <ftello64@plt+0xd53c>
   1ead8:	mov	r0, #9
   1eadc:	ldr	r3, [r4]
   1eae0:	ldr	r2, [r4, #4]
   1eae4:	str	r0, [sp, #8]
   1eae8:	stm	sp, {r5, r6}
   1eaec:	mov	r0, fp
   1eaf0:	bl	1dd68 <ftello64@plt+0xc6f8>
   1eaf4:	cmp	r0, #1
   1eaf8:	beq	1eb68 <ftello64@plt+0xd4f8>
   1eafc:	cmp	r0, #0
   1eb00:	bne	1e930 <ftello64@plt+0xd2c0>
   1eb04:	ldr	r3, [r4, #16]
   1eb08:	ldr	r2, [r4, #12]
   1eb0c:	cmp	r3, r2
   1eb10:	beq	1ec1c <ftello64@plt+0xd5ac>
   1eb14:	mov	r1, #20
   1eb18:	mov	r0, #1
   1eb1c:	bl	26740 <ftello64@plt+0x150d0>
   1eb20:	cmp	r0, #0
   1eb24:	beq	1ec14 <ftello64@plt+0xd5a4>
   1eb28:	ldr	r3, [r4, #16]
   1eb2c:	ldr	r2, [r4, #20]
   1eb30:	add	r1, r3, #1
   1eb34:	str	r0, [r2, r3, lsl #2]
   1eb38:	stm	r0, {r5, r6}
   1eb3c:	mov	r2, r0
   1eb40:	ldr	r0, [sp, #28]
   1eb44:	str	r1, [r4, #16]
   1eb48:	ldr	r3, [sp, #44]	; 0x2c
   1eb4c:	str	r0, [sp]
   1eb50:	mov	r1, r4
   1eb54:	mov	r0, fp
   1eb58:	bl	1e364 <ftello64@plt+0xccf4>
   1eb5c:	ldr	r9, [fp, #4]
   1eb60:	cmp	r0, #1
   1eb64:	bhi	1e930 <ftello64@plt+0xd2c0>
   1eb68:	ldr	r3, [sp, #28]
   1eb6c:	add	r6, r6, #1
   1eb70:	cmp	r3, r6
   1eb74:	add	r8, r8, #4
   1eb78:	bge	1ea2c <ftello64@plt+0xd3bc>
   1eb7c:	ldr	r1, [fp, #124]	; 0x7c
   1eb80:	b	1e86c <ftello64@plt+0xd1fc>
   1eb84:	ldr	ip, [r4, #16]
   1eb88:	mov	r6, r3
   1eb8c:	cmp	ip, r5
   1eb90:	bgt	1eb7c <ftello64@plt+0xd50c>
   1eb94:	cmp	r5, #0
   1eb98:	movle	r7, r8
   1eb9c:	ble	1ea18 <ftello64@plt+0xd3a8>
   1eba0:	mov	sl, r6
   1eba4:	mov	r7, r8
   1eba8:	b	1ea14 <ftello64@plt+0xd3a4>
   1ebac:	ldr	r1, [r4]
   1ebb0:	mov	r0, #12
   1ebb4:	sub	r1, r6, r1
   1ebb8:	add	r1, r1, #1
   1ebbc:	bl	26740 <ftello64@plt+0x150d0>
   1ebc0:	cmp	r0, #0
   1ebc4:	str	r0, [r4, #8]
   1ebc8:	beq	1ec14 <ftello64@plt+0xd5a4>
   1ebcc:	mov	r1, r0
   1ebd0:	b	1ead8 <ftello64@plt+0xd468>
   1ebd4:	ldr	r3, [fp, #48]	; 0x30
   1ebd8:	cmp	r3, r7
   1ebdc:	ble	1eb7c <ftello64@plt+0xd50c>
   1ebe0:	add	r5, r7, #1
   1ebe4:	mov	r1, r5
   1ebe8:	mov	r0, fp
   1ebec:	bl	18a74 <ftello64@plt+0x7404>
   1ebf0:	cmp	r0, #0
   1ebf4:	bne	1e930 <ftello64@plt+0xd2c0>
   1ebf8:	ldr	r9, [fp, #4]
   1ebfc:	b	1ea4c <ftello64@plt+0xd3dc>
   1ec00:	ldr	sl, [sp, #28]
   1ec04:	ldr	r9, [sp, #44]	; 0x2c
   1ec08:	ldr	r5, [sp, #68]	; 0x44
   1ec0c:	ldr	ip, [fp, #108]	; 0x6c
   1ec10:	b	1e664 <ftello64@plt+0xcff4>
   1ec14:	mov	r0, #12
   1ec18:	b	1e930 <ftello64@plt+0xd2c0>
   1ec1c:	lsl	r3, r3, #1
   1ec20:	add	r9, r3, #1
   1ec24:	ldr	r0, [r4, #20]
   1ec28:	lsl	r1, r9, #2
   1ec2c:	bl	267b4 <ftello64@plt+0x15144>
   1ec30:	cmp	r0, #0
   1ec34:	beq	1ec14 <ftello64@plt+0xd5a4>
   1ec38:	str	r0, [r4, #20]
   1ec3c:	str	r9, [r4, #12]
   1ec40:	b	1eb14 <ftello64@plt+0xd4a4>
   1ec44:	ldr	r7, [sp, #28]
   1ec48:	b	1ea18 <ftello64@plt+0xd3a8>
   1ec4c:	mov	r6, r3
   1ec50:	b	1eb8c <ftello64@plt+0xd51c>
   1ec54:	andeq	pc, r3, r0, lsl #30
   1ec58:	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   1ec5c:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   1ec60:	mov	r4, r1
   1ec64:	ldr	r5, [r1, #40]	; 0x28
   1ec68:	ldr	r3, [r1, #104]	; 0x68
   1ec6c:	sub	sp, sp, #16
   1ec70:	cmp	r5, r3
   1ec74:	mov	r8, r0
   1ec78:	ldr	r7, [r1, #84]	; 0x54
   1ec7c:	ble	1eca8 <ftello64@plt+0xd638>
   1ec80:	ldr	r3, [r1, #100]	; 0x64
   1ec84:	mov	r6, r2
   1ec88:	str	r2, [r3, r5, lsl #2]
   1ec8c:	str	r5, [r1, #104]	; 0x68
   1ec90:	ldr	r3, [r7, #76]	; 0x4c
   1ec94:	cmp	r3, #0
   1ec98:	bne	1ed70 <ftello64@plt+0xd700>
   1ec9c:	mov	r0, r6
   1eca0:	add	sp, sp, #16
   1eca4:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   1eca8:	ldr	r9, [r1, #100]	; 0x64
   1ecac:	ldr	r3, [r9, r5, lsl #2]
   1ecb0:	cmp	r3, #0
   1ecb4:	streq	r2, [r9, r5, lsl #2]
   1ecb8:	moveq	r6, r2
   1ecbc:	beq	1ec90 <ftello64@plt+0xd620>
   1ecc0:	cmp	r2, #0
   1ecc4:	ldr	r3, [r3, #40]	; 0x28
   1ecc8:	beq	1ed34 <ftello64@plt+0xd6c4>
   1eccc:	ldr	r9, [r2, #40]	; 0x28
   1ecd0:	add	r0, sp, #4
   1ecd4:	mov	r2, r3
   1ecd8:	mov	r1, r9
   1ecdc:	bl	1a264 <ftello64@plt+0x8bf4>
   1ece0:	cmp	r0, #0
   1ece4:	str	r0, [r8]
   1ece8:	bne	1edd0 <ftello64@plt+0xd760>
   1ecec:	ldr	r1, [r4, #40]	; 0x28
   1ecf0:	ldr	r2, [r4, #88]	; 0x58
   1ecf4:	sub	r1, r1, #1
   1ecf8:	mov	r0, r4
   1ecfc:	bl	1bf00 <ftello64@plt+0xa890>
   1ed00:	add	r2, sp, #4
   1ed04:	mov	r1, r7
   1ed08:	ldr	sl, [r4, #100]	; 0x64
   1ed0c:	mov	r3, r0
   1ed10:	mov	r0, r8
   1ed14:	bl	1a3b0 <ftello64@plt+0x8d40>
   1ed18:	cmp	r9, #0
   1ed1c:	mov	r6, r0
   1ed20:	str	r0, [sl, r5, lsl #2]
   1ed24:	beq	1ec90 <ftello64@plt+0xd620>
   1ed28:	ldr	r0, [sp, #12]
   1ed2c:	bl	14c70 <ftello64@plt+0x3600>
   1ed30:	b	1ec90 <ftello64@plt+0xd620>
   1ed34:	ldm	r3, {r0, r1, r2}
   1ed38:	add	r6, sp, #4
   1ed3c:	stm	r6, {r0, r1, r2}
   1ed40:	sub	r1, r5, #1
   1ed44:	ldr	r2, [r4, #88]	; 0x58
   1ed48:	mov	r0, r4
   1ed4c:	bl	1bf00 <ftello64@plt+0xa890>
   1ed50:	mov	r2, r6
   1ed54:	mov	r1, r7
   1ed58:	mov	r3, r0
   1ed5c:	mov	r0, r8
   1ed60:	bl	1a3b0 <ftello64@plt+0x8d40>
   1ed64:	mov	r6, r0
   1ed68:	str	r0, [r9, r5, lsl #2]
   1ed6c:	b	1ec90 <ftello64@plt+0xd620>
   1ed70:	cmp	r6, #0
   1ed74:	beq	1edd0 <ftello64@plt+0xd760>
   1ed78:	add	r7, r6, #8
   1ed7c:	add	r9, r6, #12
   1ed80:	mov	r1, r7
   1ed84:	mov	r2, r9
   1ed88:	mov	r3, r5
   1ed8c:	mov	r0, r4
   1ed90:	bl	1c9d0 <ftello64@plt+0xb360>
   1ed94:	cmp	r0, #0
   1ed98:	str	r0, [r8]
   1ed9c:	bne	1edd0 <ftello64@plt+0xd760>
   1eda0:	ldrb	r3, [r6, #52]	; 0x34
   1eda4:	tst	r3, #64	; 0x40
   1eda8:	beq	1ec9c <ftello64@plt+0xd62c>
   1edac:	mov	r2, r9
   1edb0:	mov	r1, r7
   1edb4:	mov	r0, r4
   1edb8:	bl	1e4c0 <ftello64@plt+0xce50>
   1edbc:	cmp	r0, #0
   1edc0:	str	r0, [r8]
   1edc4:	ldreq	r3, [r4, #100]	; 0x64
   1edc8:	ldreq	r6, [r3, r5, lsl #2]
   1edcc:	beq	1ec9c <ftello64@plt+0xd62c>
   1edd0:	mov	r6, #0
   1edd4:	b	1ec9c <ftello64@plt+0xd62c>
   1edd8:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1eddc:	sub	sp, sp, #68	; 0x44
   1ede0:	mov	r4, #1
   1ede4:	mov	sl, r0
   1ede8:	mov	r0, #4
   1edec:	ldr	fp, [r1, #12]
   1edf0:	mov	r9, r1
   1edf4:	ldr	r5, [r1, #8]
   1edf8:	str	r4, [sp, #52]	; 0x34
   1edfc:	str	r4, [sp, #56]	; 0x38
   1ee00:	bl	26788 <ftello64@plt+0x15118>
   1ee04:	lsl	r3, fp, #2
   1ee08:	str	r3, [sp, #16]
   1ee0c:	cmp	r0, #0
   1ee10:	str	r0, [sp, #60]	; 0x3c
   1ee14:	beq	1f088 <ftello64@plt+0xda18>
   1ee18:	add	r3, sp, #52	; 0x34
   1ee1c:	str	r5, [r0]
   1ee20:	mov	r2, fp
   1ee24:	mov	r1, r9
   1ee28:	mov	r0, sl
   1ee2c:	bl	20ac0 <ftello64@plt+0xf450>
   1ee30:	subs	r3, r0, #0
   1ee34:	str	r3, [sp, #44]	; 0x2c
   1ee38:	bne	1f058 <ftello64@plt+0xd9e8>
   1ee3c:	cmp	fp, #0
   1ee40:	ble	1f058 <ftello64@plt+0xd9e8>
   1ee44:	ldr	r3, [sp, #44]	; 0x2c
   1ee48:	str	r4, [sp, #40]	; 0x28
   1ee4c:	str	r3, [sp, #36]	; 0x24
   1ee50:	add	r3, r9, #24
   1ee54:	str	r3, [sp, #28]
   1ee58:	add	r3, r9, #20
   1ee5c:	str	r3, [sp, #32]
   1ee60:	ldr	r0, [r9]
   1ee64:	ldr	r3, [sp, #16]
   1ee68:	ldr	r3, [r0, r3]
   1ee6c:	cmp	r3, #0
   1ee70:	movne	r3, #0
   1ee74:	ldreq	r3, [sp, #36]	; 0x24
   1ee78:	addeq	r3, r3, #1
   1ee7c:	str	r3, [sp, #36]	; 0x24
   1ee80:	ldr	r2, [sp, #36]	; 0x24
   1ee84:	ldr	r3, [sl, #120]	; 0x78
   1ee88:	cmp	r2, r3
   1ee8c:	bgt	1f098 <ftello64@plt+0xda28>
   1ee90:	mov	r2, #0
   1ee94:	ldr	r3, [sl, #100]	; 0x64
   1ee98:	str	r2, [sp, #56]	; 0x38
   1ee9c:	ldr	r2, [sp, #16]
   1eea0:	sub	fp, fp, #1
   1eea4:	add	r3, r3, r2
   1eea8:	ldr	r7, [r3, #-4]
   1eeac:	cmp	r7, #0
   1eeb0:	beq	1f028 <ftello64@plt+0xd9b8>
   1eeb4:	ldr	r3, [r7, #20]
   1eeb8:	ldr	r8, [sl, #84]	; 0x54
   1eebc:	cmp	r3, #0
   1eec0:	ble	1f028 <ftello64@plt+0xd9b8>
   1eec4:	ldr	r3, [r7, #24]
   1eec8:	ldr	r1, [r8]
   1eecc:	mov	r4, #0
   1eed0:	ldr	r5, [r3]
   1eed4:	lsl	r6, r5, #3
   1eed8:	add	r3, r1, r6
   1eedc:	b	1ef98 <ftello64@plt+0xd928>
   1eee0:	add	r1, r1, r6
   1eee4:	mov	r2, fp
   1eee8:	mov	r0, sl
   1eeec:	bl	1c7bc <ftello64@plt+0xb14c>
   1eef0:	cmp	r0, #0
   1eef4:	beq	1ef74 <ftello64@plt+0xd904>
   1eef8:	ldr	r3, [r9]
   1eefc:	ldr	r2, [sp, #16]
   1ef00:	ldr	r3, [r3, r2]
   1ef04:	cmp	r3, #0
   1ef08:	beq	1ef74 <ftello64@plt+0xd904>
   1ef0c:	ldr	r2, [r8, #12]
   1ef10:	add	r1, r3, #12
   1ef14:	ldr	r0, [r3, #8]
   1ef18:	ldr	r2, [r2, r5, lsl #2]
   1ef1c:	bl	196e0 <ftello64@plt+0x8070>
   1ef20:	cmp	r0, #0
   1ef24:	beq	1ef74 <ftello64@plt+0xd904>
   1ef28:	ldr	r3, [sp, #40]	; 0x28
   1ef2c:	ldr	r2, [r9, #20]
   1ef30:	cmp	r2, #0
   1ef34:	beq	1ef60 <ftello64@plt+0xd8f0>
   1ef38:	ldr	r1, [r8, #12]
   1ef3c:	add	r0, fp, r3
   1ef40:	ldr	r2, [sp, #28]
   1ef44:	ldr	r3, [r1, r5, lsl #2]
   1ef48:	stm	sp, {r0, r5, fp}
   1ef4c:	mov	r0, sl
   1ef50:	ldr	r1, [sp, #32]
   1ef54:	bl	199ac <ftello64@plt+0x833c>
   1ef58:	cmp	r0, #0
   1ef5c:	bne	1ef74 <ftello64@plt+0xd904>
   1ef60:	mov	r1, r5
   1ef64:	add	r0, sp, #52	; 0x34
   1ef68:	bl	19150 <ftello64@plt+0x7ae0>
   1ef6c:	cmp	r0, #0
   1ef70:	beq	1f068 <ftello64@plt+0xd9f8>
   1ef74:	ldr	r3, [r7, #20]
   1ef78:	add	r4, r4, #1
   1ef7c:	cmp	r4, r3
   1ef80:	bge	1f028 <ftello64@plt+0xd9b8>
   1ef84:	ldr	r3, [r7, #24]
   1ef88:	ldr	r1, [r8]
   1ef8c:	ldr	r5, [r3, r4, lsl #2]
   1ef90:	lsl	r6, r5, #3
   1ef94:	add	r3, r1, r6
   1ef98:	ldrb	r3, [r3, #6]
   1ef9c:	tst	r3, #16
   1efa0:	beq	1eee0 <ftello64@plt+0xd870>
   1efa4:	ldr	r3, [sl, #84]	; 0x54
   1efa8:	mov	r2, r3
   1efac:	str	r3, [sp, #24]
   1efb0:	ldr	r0, [r2]
   1efb4:	str	fp, [sp]
   1efb8:	ldr	ip, [r9, #12]
   1efbc:	mov	r3, sl
   1efc0:	add	r1, r2, #128	; 0x80
   1efc4:	mov	r2, r5
   1efc8:	str	ip, [sp, #20]
   1efcc:	bl	1da9c <ftello64@plt+0xc42c>
   1efd0:	subs	r3, r0, #0
   1efd4:	ble	1f060 <ftello64@plt+0xd9f0>
   1efd8:	ldr	ip, [sp, #20]
   1efdc:	add	r2, fp, r3
   1efe0:	cmp	ip, r2
   1efe4:	blt	1ef2c <ftello64@plt+0xd8bc>
   1efe8:	ldr	r1, [r9]
   1efec:	ldr	r2, [r1, r2, lsl #2]
   1eff0:	cmp	r2, #0
   1eff4:	beq	1f020 <ftello64@plt+0xd9b0>
   1eff8:	str	r3, [sp, #20]
   1effc:	ldr	r3, [sp, #24]
   1f000:	add	r1, r2, #12
   1f004:	ldr	r0, [r2, #8]
   1f008:	ldr	ip, [r3, #12]
   1f00c:	ldr	r2, [ip, r5, lsl #2]
   1f010:	bl	196e0 <ftello64@plt+0x8070>
   1f014:	ldr	r3, [sp, #20]
   1f018:	cmp	r0, #0
   1f01c:	bne	1ef2c <ftello64@plt+0xd8bc>
   1f020:	ldr	r1, [r8]
   1f024:	b	1eee0 <ftello64@plt+0xd870>
   1f028:	add	r3, sp, #52	; 0x34
   1f02c:	mov	r2, fp
   1f030:	mov	r1, r9
   1f034:	mov	r0, sl
   1f038:	bl	20ac0 <ftello64@plt+0xf450>
   1f03c:	cmp	r0, #0
   1f040:	bne	1f080 <ftello64@plt+0xda10>
   1f044:	ldr	r3, [sp, #16]
   1f048:	cmp	fp, #0
   1f04c:	sub	r3, r3, #4
   1f050:	str	r3, [sp, #16]
   1f054:	bne	1ee60 <ftello64@plt+0xd7f0>
   1f058:	ldr	r4, [sp, #44]	; 0x2c
   1f05c:	b	1f06c <ftello64@plt+0xd9fc>
   1f060:	beq	1f020 <ftello64@plt+0xd9b0>
   1f064:	b	1ef2c <ftello64@plt+0xd8bc>
   1f068:	mov	r4, #12
   1f06c:	ldr	r0, [sp, #60]	; 0x3c
   1f070:	bl	14c70 <ftello64@plt+0x3600>
   1f074:	mov	r0, r4
   1f078:	add	sp, sp, #68	; 0x44
   1f07c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1f080:	mov	r4, r0
   1f084:	b	1f06c <ftello64@plt+0xd9fc>
   1f088:	mov	r4, #12
   1f08c:	mov	r0, r4
   1f090:	add	sp, sp, #68	; 0x44
   1f094:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1f098:	ldr	r2, [sp, #16]
   1f09c:	mov	r1, #0
   1f0a0:	bl	11550 <memset@plt>
   1f0a4:	ldr	r0, [sp, #60]	; 0x3c
   1f0a8:	ldr	r4, [sp, #44]	; 0x2c
   1f0ac:	bl	14c70 <ftello64@plt+0x3600>
   1f0b0:	b	1f074 <ftello64@plt+0xda04>
   1f0b4:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1f0b8:	mov	r7, r0
   1f0bc:	sub	sp, sp, #428	; 0x1ac
   1f0c0:	mov	r6, r3
   1f0c4:	ldr	r3, [r7]
   1f0c8:	str	r0, [sp, #44]	; 0x2c
   1f0cc:	str	r1, [sp, #56]	; 0x38
   1f0d0:	str	r2, [sp, #72]	; 0x48
   1f0d4:	mov	r1, #0
   1f0d8:	add	r0, sp, #148	; 0x94
   1f0dc:	mov	r2, #136	; 0x88
   1f0e0:	mov	r8, r3
   1f0e4:	str	r3, [sp, #28]
   1f0e8:	ldr	r4, [sp, #464]	; 0x1d0
   1f0ec:	ldr	r5, [sp, #472]	; 0x1d8
   1f0f0:	bl	11550 <memset@plt>
   1f0f4:	ldr	r1, [r7, #16]
   1f0f8:	str	r8, [sp, #232]	; 0xe8
   1f0fc:	cmp	r1, #0
   1f100:	streq	r1, [sp, #60]	; 0x3c
   1f104:	beq	1f130 <ftello64@plt+0xdac0>
   1f108:	ldrb	r2, [r7, #28]
   1f10c:	subs	r3, r6, r4
   1f110:	movne	r3, #1
   1f114:	ands	r3, r3, r2, lsr #3
   1f118:	streq	r3, [sp, #60]	; 0x3c
   1f11c:	beq	1f130 <ftello64@plt+0xdac0>
   1f120:	tst	r2, #1
   1f124:	moveq	r3, r1
   1f128:	movne	r3, #0
   1f12c:	str	r3, [sp, #60]	; 0x3c
   1f130:	ldr	r3, [sp, #44]	; 0x2c
   1f134:	ldr	r3, [r3, #24]
   1f138:	cmp	r3, r5
   1f13c:	subcc	r2, r5, #1
   1f140:	subcc	r3, r2, r3
   1f144:	ldr	r2, [sp, #44]	; 0x2c
   1f148:	movcs	r3, #0
   1f14c:	str	r3, [sp, #96]	; 0x60
   1f150:	ldr	r2, [r2, #8]
   1f154:	cmp	r2, #0
   1f158:	beq	1f788 <ftello64@plt+0xe118>
   1f15c:	ldr	r2, [sp, #28]
   1f160:	ldr	r2, [r2, #36]	; 0x24
   1f164:	cmp	r2, #0
   1f168:	beq	1f788 <ftello64@plt+0xe118>
   1f16c:	ldr	r1, [sp, #28]
   1f170:	ldr	r1, [r1, #40]	; 0x28
   1f174:	cmp	r1, #0
   1f178:	beq	1f788 <ftello64@plt+0xe118>
   1f17c:	ldr	r0, [sp, #28]
   1f180:	ldr	ip, [r0, #44]	; 0x2c
   1f184:	cmp	ip, #0
   1f188:	beq	1f788 <ftello64@plt+0xe118>
   1f18c:	ldr	r0, [r0, #48]	; 0x30
   1f190:	cmp	r0, #0
   1f194:	beq	1f788 <ftello64@plt+0xe118>
   1f198:	ldr	r2, [r2, #8]
   1f19c:	cmp	r2, #0
   1f1a0:	bne	1f1e4 <ftello64@plt+0xdb74>
   1f1a4:	ldr	r2, [r1, #8]
   1f1a8:	cmp	r2, #0
   1f1ac:	bne	1f1e4 <ftello64@plt+0xdb74>
   1f1b0:	ldr	r2, [ip, #8]
   1f1b4:	cmp	r2, #0
   1f1b8:	beq	1f1cc <ftello64@plt+0xdb5c>
   1f1bc:	ldr	r2, [sp, #44]	; 0x2c
   1f1c0:	ldrsb	r2, [r2, #28]
   1f1c4:	cmp	r2, #0
   1f1c8:	blt	1f1e4 <ftello64@plt+0xdb74>
   1f1cc:	cmp	r6, #0
   1f1d0:	cmpne	r4, #0
   1f1d4:	movne	r4, #1
   1f1d8:	moveq	r4, #0
   1f1dc:	bne	1f788 <ftello64@plt+0xe118>
   1f1e0:	mov	r6, r4
   1f1e4:	subs	r3, r5, r3
   1f1e8:	str	r3, [sp, #76]	; 0x4c
   1f1ec:	movne	r3, #1
   1f1f0:	strne	r3, [sp, #40]	; 0x28
   1f1f4:	beq	1f4bc <ftello64@plt+0xde4c>
   1f1f8:	ldr	r1, [sp, #28]
   1f1fc:	ldr	lr, [sp, #44]	; 0x2c
   1f200:	ldr	r7, [sp, #56]	; 0x38
   1f204:	ldr	r2, [r1, #8]
   1f208:	ldr	ip, [r1, #92]	; 0x5c
   1f20c:	ldrb	r0, [r1, #88]	; 0x58
   1f210:	ldr	r1, [lr, #20]
   1f214:	add	r2, r2, #1
   1f218:	ldr	r3, [lr, #12]
   1f21c:	ldr	lr, [sp, #72]	; 0x48
   1f220:	cmp	r2, ip
   1f224:	mov	r5, r1
   1f228:	movlt	r2, ip
   1f22c:	str	r1, [sp, #88]	; 0x58
   1f230:	str	lr, [sp, #196]	; 0xc4
   1f234:	add	r1, lr, #1
   1f238:	str	lr, [sp, #192]	; 0xc0
   1f23c:	str	lr, [sp, #204]	; 0xcc
   1f240:	str	lr, [sp, #200]	; 0xc8
   1f244:	mov	lr, r5
   1f248:	adds	r5, r5, #0
   1f24c:	movne	r5, #1
   1f250:	lsr	r3, r3, #22
   1f254:	cmp	r2, r1
   1f258:	movlt	r1, r2
   1f25c:	and	r3, r3, #1
   1f260:	str	ip, [sp, #228]	; 0xe4
   1f264:	lsr	r2, r0, #3
   1f268:	lsr	ip, r0, #2
   1f26c:	and	ip, ip, #1
   1f270:	and	r2, r2, #1
   1f274:	strb	r3, [sp, #220]	; 0xdc
   1f278:	add	r0, sp, #148	; 0x94
   1f27c:	orr	r3, r3, r5
   1f280:	strb	r3, [sp, #223]	; 0xdf
   1f284:	str	r7, [sp, #148]	; 0x94
   1f288:	str	lr, [sp, #212]	; 0xd4
   1f28c:	strb	ip, [sp, #221]	; 0xdd
   1f290:	strb	r2, [sp, #222]	; 0xde
   1f294:	bl	180ec <ftello64@plt+0x6a7c>
   1f298:	subs	r3, r0, #0
   1f29c:	str	r3, [sp, #48]	; 0x30
   1f2a0:	bne	20244 <ftello64@plt+0xebd4>
   1f2a4:	ldr	r1, [sp, #28]
   1f2a8:	ldrb	r2, [sp, #223]	; 0xdf
   1f2ac:	add	r1, r1, #96	; 0x60
   1f2b0:	ldrb	r3, [r1, #-8]
   1f2b4:	cmp	r2, #0
   1f2b8:	str	r1, [sp, #216]	; 0xd8
   1f2bc:	lsr	r3, r3, #4
   1f2c0:	and	r3, r3, #1
   1f2c4:	strb	r3, [sp, #226]	; 0xe2
   1f2c8:	bne	1f2e4 <ftello64@plt+0xdc74>
   1f2cc:	ldr	r3, [sp, #28]
   1f2d0:	ldr	r2, [sp, #56]	; 0x38
   1f2d4:	ldr	r3, [r3, #92]	; 0x5c
   1f2d8:	str	r2, [sp, #152]	; 0x98
   1f2dc:	cmp	r3, #1
   1f2e0:	ble	201cc <ftello64@plt+0xeb5c>
   1f2e4:	mov	r1, #0
   1f2e8:	ldr	r3, [sp, #44]	; 0x2c
   1f2ec:	mvn	r2, #0
   1f2f0:	str	r1, [sp, #176]	; 0xb0
   1f2f4:	ldrb	r3, [r3, #28]
   1f2f8:	str	r1, [sp, #180]	; 0xb4
   1f2fc:	lsr	r3, r3, #7
   1f300:	strb	r3, [sp, #225]	; 0xe1
   1f304:	ldr	r3, [sp, #28]
   1f308:	ldr	r8, [r3, #76]	; 0x4c
   1f30c:	ldr	r3, [sp, #468]	; 0x1d4
   1f310:	str	r2, [sp, #240]	; 0xf0
   1f314:	str	r3, [sp, #204]	; 0xcc
   1f318:	str	r3, [sp, #200]	; 0xc8
   1f31c:	lsl	r7, r8, #1
   1f320:	ldr	r3, [sp, #480]	; 0x1e0
   1f324:	cmp	r7, #0
   1f328:	str	r3, [sp, #236]	; 0xec
   1f32c:	ble	1f368 <ftello64@plt+0xdcf8>
   1f330:	ldr	r3, [pc, #4068]	; 2031c <ftello64@plt+0xecac>
   1f334:	cmp	r7, r3
   1f338:	bgt	1fcd4 <ftello64@plt+0xe664>
   1f33c:	add	r0, r7, r8, lsl #2
   1f340:	lsl	r0, r0, #3
   1f344:	bl	26788 <ftello64@plt+0x15118>
   1f348:	str	r0, [sp, #264]	; 0x108
   1f34c:	lsl	r0, r8, #3
   1f350:	bl	26788 <ftello64@plt+0x15118>
   1f354:	ldr	r3, [sp, #264]	; 0x108
   1f358:	cmp	r0, #0
   1f35c:	cmpne	r3, #0
   1f360:	str	r0, [sp, #280]	; 0x118
   1f364:	beq	1fcd4 <ftello64@plt+0xe664>
   1f368:	ldr	r3, [sp, #76]	; 0x4c
   1f36c:	str	r7, [sp, #260]	; 0x104
   1f370:	cmp	r3, #1
   1f374:	mov	r3, #1
   1f378:	str	r7, [sp, #276]	; 0x114
   1f37c:	str	r3, [sp, #268]	; 0x10c
   1f380:	bls	20348 <ftello64@plt+0xecd8>
   1f384:	ldr	r3, [sp, #184]	; 0xb8
   1f388:	cmn	r3, #-1073741822	; 0xc0000002
   1f38c:	bhi	1fcd4 <ftello64@plt+0xe664>
   1f390:	add	r3, r3, #1
   1f394:	lsl	r0, r3, #2
   1f398:	bl	26788 <ftello64@plt+0x15118>
   1f39c:	cmp	r0, #0
   1f3a0:	str	r0, [sp, #248]	; 0xf8
   1f3a4:	beq	1fd0c <ftello64@plt+0xe69c>
   1f3a8:	ldr	r3, [sp, #480]	; 0x1e0
   1f3ac:	str	r6, [sp, #116]	; 0x74
   1f3b0:	tst	r3, #1
   1f3b4:	moveq	r3, #6
   1f3b8:	movne	r3, #4
   1f3bc:	cmp	r6, r4
   1f3c0:	movle	r2, #1
   1f3c4:	mvngt	r2, #0
   1f3c8:	str	r2, [sp, #92]	; 0x5c
   1f3cc:	str	r3, [sp, #208]	; 0xd0
   1f3d0:	movlt	r2, r6
   1f3d4:	movge	r2, r4
   1f3d8:	ldr	r3, [sp, #28]
   1f3dc:	str	r2, [sp, #68]	; 0x44
   1f3e0:	movge	r2, r6
   1f3e4:	movlt	r2, r4
   1f3e8:	str	r2, [sp, #52]	; 0x34
   1f3ec:	ldr	r2, [sp, #60]	; 0x3c
   1f3f0:	ldr	r3, [r3, #92]	; 0x5c
   1f3f4:	cmp	r2, #0
   1f3f8:	str	r3, [sp, #80]	; 0x50
   1f3fc:	beq	2040c <ftello64@plt+0xed9c>
   1f400:	ldr	r3, [sp, #80]	; 0x50
   1f404:	cmp	r3, #1
   1f408:	moveq	r3, #4
   1f40c:	beq	1f434 <ftello64@plt+0xddc4>
   1f410:	ldr	r3, [sp, #44]	; 0x2c
   1f414:	ldr	r2, [sp, #88]	; 0x58
   1f418:	ldr	r3, [r3, #12]
   1f41c:	lsr	r3, r3, #22
   1f420:	eor	r3, r3, #1
   1f424:	cmp	r2, #0
   1f428:	movne	r3, #0
   1f42c:	andeq	r3, r3, #1
   1f430:	lsl	r3, r3, #2
   1f434:	cmp	r6, r4
   1f438:	orr	r3, r5, r3
   1f43c:	movle	r2, #2
   1f440:	movgt	r2, #0
   1f444:	orr	r3, r3, r2
   1f448:	ldr	r2, [sp, #68]	; 0x44
   1f44c:	ldr	r1, [sp, #52]	; 0x34
   1f450:	cmp	r6, r2
   1f454:	movge	r2, #0
   1f458:	movlt	r2, #1
   1f45c:	cmp	r6, r1
   1f460:	orrgt	r2, r2, #1
   1f464:	cmp	r2, #0
   1f468:	str	r2, [sp, #108]	; 0x6c
   1f46c:	bne	1f778 <ftello64@plt+0xe108>
   1f470:	sub	r3, r3, #4
   1f474:	cmp	r6, r4
   1f478:	str	r3, [sp, #84]	; 0x54
   1f47c:	add	r3, sp, #424	; 0x1a8
   1f480:	suble	r3, r3, #308	; 0x134
   1f484:	movgt	r3, #0
   1f488:	str	r3, [sp, #100]	; 0x64
   1f48c:	movle	r3, #1
   1f490:	movgt	r3, #0
   1f494:	str	r3, [sp, #104]	; 0x68
   1f498:	ldr	r3, [sp, #84]	; 0x54
   1f49c:	cmp	r3, #4
   1f4a0:	ldrls	pc, [pc, r3, lsl #2]
   1f4a4:	b	2024c <ftello64@plt+0xebdc>
   1f4a8:	andeq	r0, r2, ip, lsr r1
   1f4ac:	andeq	r0, r2, ip, lsr r1
   1f4b0:	ldrdeq	pc, [r1], -r4
   1f4b4:	ldrdeq	r0, [r2], -r0	; <UNPREDICTABLE>
   1f4b8:	andeq	pc, r1, ip, ror r5	; <UNPREDICTABLE>
   1f4bc:	ldr	r3, [sp, #28]
   1f4c0:	ldr	r3, [r3, #76]	; 0x4c
   1f4c4:	adds	r3, r3, #0
   1f4c8:	movne	r3, #1
   1f4cc:	str	r3, [sp, #40]	; 0x28
   1f4d0:	b	1f1f8 <ftello64@plt+0xdb88>
   1f4d4:	ldr	r3, [sp, #52]	; 0x34
   1f4d8:	cmp	r3, r6
   1f4dc:	ble	1f534 <ftello64@plt+0xdec4>
   1f4e0:	ldr	r3, [sp, #56]	; 0x38
   1f4e4:	ldr	r1, [sp, #60]	; 0x3c
   1f4e8:	ldrb	r2, [r3, r6]
   1f4ec:	add	r3, r3, r6
   1f4f0:	ldrb	r2, [r1, r2]
   1f4f4:	cmp	r2, #0
   1f4f8:	bne	1f57c <ftello64@plt+0xdf0c>
   1f4fc:	add	r2, r6, #1
   1f500:	ldr	ip, [sp, #60]	; 0x3c
   1f504:	ldr	r0, [sp, #52]	; 0x34
   1f508:	b	1f520 <ftello64@plt+0xdeb0>
   1f50c:	ldrb	r1, [r3, #1]!
   1f510:	add	r2, r2, #1
   1f514:	ldrb	r1, [ip, r1]
   1f518:	cmp	r1, #0
   1f51c:	bne	203c0 <ftello64@plt+0xed50>
   1f520:	cmp	r2, r0
   1f524:	mov	r6, r2
   1f528:	bne	1f50c <ftello64@plt+0xde9c>
   1f52c:	ldr	r3, [sp, #52]	; 0x34
   1f530:	str	r3, [sp, #116]	; 0x74
   1f534:	ldr	r3, [sp, #52]	; 0x34
   1f538:	cmp	r3, r6
   1f53c:	bne	1f57c <ftello64@plt+0xdf0c>
   1f540:	ldr	r2, [sp, #72]	; 0x48
   1f544:	ldr	r1, [sp, #88]	; 0x58
   1f548:	cmp	r2, r3
   1f54c:	movle	r3, #0
   1f550:	ldrgt	r2, [sp, #56]	; 0x38
   1f554:	ldrbgt	r3, [r2, r3]
   1f558:	cmp	r1, #0
   1f55c:	mov	r2, r3
   1f560:	movne	r2, r1
   1f564:	ldrbne	r2, [r2, r3]
   1f568:	ldr	r3, [sp, #60]	; 0x3c
   1f56c:	ldrb	r3, [r3, r2]
   1f570:	cmp	r3, #0
   1f574:	beq	1f778 <ftello64@plt+0xe108>
   1f578:	ldr	r6, [sp, #52]	; 0x34
   1f57c:	ldr	r2, [sp, #480]	; 0x1e0
   1f580:	mov	r1, r6
   1f584:	add	r0, sp, #148	; 0x94
   1f588:	bl	1bfec <ftello64@plt+0xa97c>
   1f58c:	subs	r3, r0, #0
   1f590:	str	r3, [sp, #48]	; 0x30
   1f594:	bne	20244 <ftello64@plt+0xebd4>
   1f598:	ldr	r3, [sp, #80]	; 0x50
   1f59c:	cmp	r3, #1
   1f5a0:	beq	1f5c0 <ftello64@plt+0xdf50>
   1f5a4:	ldr	r3, [sp, #176]	; 0xb0
   1f5a8:	cmp	r3, #0
   1f5ac:	beq	1f5c0 <ftello64@plt+0xdf50>
   1f5b0:	ldr	r3, [sp, #156]	; 0x9c
   1f5b4:	ldr	r3, [r3]
   1f5b8:	cmn	r3, #1
   1f5bc:	beq	1f748 <ftello64@plt+0xe0d8>
   1f5c0:	ldr	r4, [sp, #232]	; 0xe8
   1f5c4:	mov	r3, #0
   1f5c8:	str	r3, [sp, #268]	; 0x10c
   1f5cc:	ldr	fp, [r4, #36]	; 0x24
   1f5d0:	str	r3, [sp, #256]	; 0x100
   1f5d4:	str	r3, [sp, #252]	; 0xfc
   1f5d8:	str	r3, [sp, #124]	; 0x7c
   1f5dc:	ldrsb	r3, [fp, #52]	; 0x34
   1f5e0:	ldr	r2, [sp, #188]	; 0xbc
   1f5e4:	cmp	r3, #0
   1f5e8:	str	r2, [sp, #12]
   1f5ec:	blt	202dc <ftello64@plt+0xec6c>
   1f5f0:	ldr	r3, [sp, #248]	; 0xf8
   1f5f4:	cmp	r3, #0
   1f5f8:	beq	20388 <ftello64@plt+0xed18>
   1f5fc:	ldr	r2, [r4, #76]	; 0x4c
   1f600:	ldr	r1, [sp, #12]
   1f604:	cmp	r2, #0
   1f608:	str	fp, [r3, r1, lsl #2]
   1f60c:	bne	20414 <ftello64@plt+0xeda4>
   1f610:	ldrb	r3, [fp, #52]	; 0x34
   1f614:	ldr	r2, [sp, #104]	; 0x68
   1f618:	str	r2, [sp, #16]
   1f61c:	tst	r3, #16
   1f620:	bne	203d8 <ftello64@plt+0xed68>
   1f624:	mvn	r3, #0
   1f628:	str	r3, [sp, #20]
   1f62c:	mov	r3, #0
   1f630:	str	r3, [sp, #36]	; 0x24
   1f634:	ldr	r3, [sp, #100]	; 0x64
   1f638:	ldr	r5, [sp, #188]	; 0xbc
   1f63c:	str	r3, [sp, #32]
   1f640:	b	1f64c <ftello64@plt+0xdfdc>
   1f644:	ldr	r5, [sp, #188]	; 0xbc
   1f648:	mov	fp, r4
   1f64c:	ldr	r3, [sp, #204]	; 0xcc
   1f650:	cmp	r3, r5
   1f654:	ble	1f808 <ftello64@plt+0xe198>
   1f658:	ldr	r3, [sp, #184]	; 0xb8
   1f65c:	add	r9, r5, #1
   1f660:	cmp	r9, r3
   1f664:	bge	1fbc0 <ftello64@plt+0xe550>
   1f668:	ldr	r3, [sp, #176]	; 0xb0
   1f66c:	cmp	r9, r3
   1f670:	bge	1fc1c <ftello64@plt+0xe5ac>
   1f674:	ldrb	r3, [fp, #52]	; 0x34
   1f678:	tst	r3, #32
   1f67c:	bne	1f9f8 <ftello64@plt+0xe388>
   1f680:	ldr	r3, [sp, #152]	; 0x98
   1f684:	add	r2, r5, #1
   1f688:	str	r2, [sp, #188]	; 0xbc
   1f68c:	ldrb	r4, [r3, r5]
   1f690:	ldr	r3, [fp, #44]	; 0x2c
   1f694:	cmp	r3, #0
   1f698:	beq	1fbec <ftello64@plt+0xe57c>
   1f69c:	ldr	r4, [r3, r4, lsl #2]
   1f6a0:	ldr	r3, [sp, #248]	; 0xf8
   1f6a4:	cmp	r3, #0
   1f6a8:	beq	1f6c0 <ftello64@plt+0xe050>
   1f6ac:	mov	r2, r4
   1f6b0:	add	r1, sp, #148	; 0x94
   1f6b4:	add	r0, sp, #124	; 0x7c
   1f6b8:	bl	1ec5c <ftello64@plt+0xd5ec>
   1f6bc:	mov	r4, r0
   1f6c0:	cmp	r4, #0
   1f6c4:	beq	1f79c <ftello64@plt+0xe12c>
   1f6c8:	ldr	r2, [sp, #16]
   1f6cc:	ldrb	r3, [r4, #52]	; 0x34
   1f6d0:	cmp	fp, r4
   1f6d4:	movne	r2, #0
   1f6d8:	andeq	r2, r2, #1
   1f6dc:	ldr	r1, [sp, #12]
   1f6e0:	cmp	r2, #0
   1f6e4:	movne	r1, r9
   1f6e8:	tst	r3, #16
   1f6ec:	str	r2, [sp, #16]
   1f6f0:	str	r1, [sp, #12]
   1f6f4:	beq	1f644 <ftello64@plt+0xdfd4>
   1f6f8:	tst	r3, #128	; 0x80
   1f6fc:	bne	1f9a4 <ftello64@plt+0xe334>
   1f700:	ldr	r3, [sp, #188]	; 0xbc
   1f704:	str	r3, [sp, #20]
   1f708:	ldr	r3, [sp, #40]	; 0x28
   1f70c:	cmp	r3, #0
   1f710:	beq	1f828 <ftello64@plt+0xe1b8>
   1f714:	mov	r3, #1
   1f718:	str	r3, [sp, #36]	; 0x24
   1f71c:	mov	r3, #0
   1f720:	ldr	r5, [sp, #20]
   1f724:	str	r3, [sp, #32]
   1f728:	b	1f648 <ftello64@plt+0xdfd8>
   1f72c:	mov	r0, r5
   1f730:	bl	14c70 <ftello64@plt+0x3600>
   1f734:	mov	r0, #0
   1f738:	bl	14c70 <ftello64@plt+0x3600>
   1f73c:	add	r0, sp, #148	; 0x94
   1f740:	bl	19048 <ftello64@plt+0x79d8>
   1f744:	ldr	r6, [sp, #116]	; 0x74
   1f748:	ldr	r3, [sp, #92]	; 0x5c
   1f74c:	ldr	r2, [sp, #68]	; 0x44
   1f750:	add	r6, r6, r3
   1f754:	ldr	r3, [sp, #52]	; 0x34
   1f758:	str	r6, [sp, #116]	; 0x74
   1f75c:	cmp	r3, r6
   1f760:	movge	r3, #0
   1f764:	movlt	r3, #1
   1f768:	cmp	r2, r6
   1f76c:	orrgt	r3, r3, #1
   1f770:	cmp	r3, #0
   1f774:	beq	1f498 <ftello64@plt+0xde28>
   1f778:	mov	r3, #1
   1f77c:	ldr	r7, [sp, #248]	; 0xf8
   1f780:	str	r3, [sp, #48]	; 0x30
   1f784:	b	1fce0 <ftello64@plt+0xe670>
   1f788:	mov	r3, #1
   1f78c:	str	r3, [sp, #48]	; 0x30
   1f790:	ldr	r0, [sp, #48]	; 0x30
   1f794:	add	sp, sp, #428	; 0x1ac
   1f798:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1f79c:	ldr	r3, [sp, #124]	; 0x7c
   1f7a0:	cmp	r3, #0
   1f7a4:	bne	20404 <ftello64@plt+0xed94>
   1f7a8:	ldr	r2, [sp, #248]	; 0xf8
   1f7ac:	cmp	r2, #0
   1f7b0:	beq	1f808 <ftello64@plt+0xe198>
   1f7b4:	ldr	r3, [sp, #40]	; 0x28
   1f7b8:	eor	r5, r3, #1
   1f7bc:	ldr	r3, [sp, #36]	; 0x24
   1f7c0:	ands	r5, r5, r3
   1f7c4:	bne	1f808 <ftello64@plt+0xe198>
   1f7c8:	ldr	r3, [sp, #188]	; 0xbc
   1f7cc:	ldr	lr, [sp, #252]	; 0xfc
   1f7d0:	mov	ip, r3
   1f7d4:	add	r2, r2, r3, lsl #2
   1f7d8:	mov	r0, r5
   1f7dc:	b	1f7f4 <ftello64@plt+0xe184>
   1f7e0:	ldr	r1, [r2, #4]!
   1f7e4:	add	ip, ip, #1
   1f7e8:	cmp	r1, #0
   1f7ec:	mov	r0, #1
   1f7f0:	bne	1f9c8 <ftello64@plt+0xe358>
   1f7f4:	add	r3, r3, #1
   1f7f8:	cmp	lr, r3
   1f7fc:	bge	1f7e0 <ftello64@plt+0xe170>
   1f800:	cmp	r0, #0
   1f804:	strne	ip, [sp, #188]	; 0xbc
   1f808:	ldr	r3, [sp, #32]
   1f80c:	cmp	r3, #0
   1f810:	beq	1f828 <ftello64@plt+0xe1b8>
   1f814:	ldr	r2, [sp, #32]
   1f818:	ldr	r1, [sp, #12]
   1f81c:	ldr	r3, [r2]
   1f820:	add	r3, r3, r1
   1f824:	str	r3, [r2]
   1f828:	ldr	r3, [sp, #20]
   1f82c:	cmn	r3, #1
   1f830:	beq	1f73c <ftello64@plt+0xe0cc>
   1f834:	cmn	r3, #2
   1f838:	beq	1fcd4 <ftello64@plt+0xe664>
   1f83c:	ldr	r3, [sp, #44]	; 0x2c
   1f840:	ldr	r2, [sp, #20]
   1f844:	ldrb	r3, [r3, #28]
   1f848:	str	r2, [sp, #240]	; 0xf0
   1f84c:	ldr	r2, [sp, #76]	; 0x4c
   1f850:	lsr	r3, r3, #4
   1f854:	eor	r3, r3, #1
   1f858:	cmp	r2, #1
   1f85c:	movls	r3, #0
   1f860:	andhi	r3, r3, #1
   1f864:	cmp	r3, #0
   1f868:	beq	1fc80 <ftello64@plt+0xe610>
   1f86c:	ldr	r3, [sp, #20]
   1f870:	ldr	r7, [sp, #248]	; 0xf8
   1f874:	mov	r2, r3
   1f878:	add	r0, sp, #148	; 0x94
   1f87c:	ldr	r1, [r7, r3, lsl #2]
   1f880:	bl	1c8f0 <ftello64@plt+0xb280>
   1f884:	ldr	r3, [sp, #28]
   1f888:	ldrb	r3, [r3, #88]	; 0x58
   1f88c:	tst	r3, #1
   1f890:	str	r0, [sp, #244]	; 0xf4
   1f894:	beq	201b8 <ftello64@plt+0xeb48>
   1f898:	ldr	r3, [sp, #20]
   1f89c:	ldr	fp, [sp, #232]	; 0xe8
   1f8a0:	cmn	r3, #-1073741822	; 0xc0000002
   1f8a4:	ldr	r9, [sp, #244]	; 0xf4
   1f8a8:	bhi	1fd10 <ftello64@plt+0xe6a0>
   1f8ac:	ldr	r3, [sp, #20]
   1f8b0:	add	r7, r3, #1
   1f8b4:	lsl	r4, r7, #2
   1f8b8:	mov	r0, r4
   1f8bc:	bl	26788 <ftello64@plt+0x15118>
   1f8c0:	subs	r5, r0, #0
   1f8c4:	beq	204f4 <ftello64@plt+0xee84>
   1f8c8:	ldr	r3, [fp, #76]	; 0x4c
   1f8cc:	cmp	r3, #0
   1f8d0:	beq	1fd1c <ftello64@plt+0xe6ac>
   1f8d4:	mov	r0, r4
   1f8d8:	bl	26788 <ftello64@plt+0x15118>
   1f8dc:	subs	r6, r0, #0
   1f8e0:	beq	20454 <ftello64@plt+0xede4>
   1f8e4:	ldr	r4, [sp, #20]
   1f8e8:	str	fp, [sp, #12]
   1f8ec:	add	sl, sp, #300	; 0x12c
   1f8f0:	mov	fp, r7
   1f8f4:	lsl	r8, fp, #2
   1f8f8:	mov	r2, r8
   1f8fc:	mov	r1, #0
   1f900:	mov	r0, r6
   1f904:	bl	11550 <memset@plt>
   1f908:	mov	r3, #0
   1f90c:	str	r5, [sp, #284]	; 0x11c
   1f910:	str	r6, [sp, #288]	; 0x120
   1f914:	str	r9, [sp, #292]	; 0x124
   1f918:	str	r4, [sp, #296]	; 0x128
   1f91c:	add	r1, sp, #284	; 0x11c
   1f920:	str	r3, [sl]
   1f924:	str	r3, [sl, #4]
   1f928:	str	r3, [sl, #8]
   1f92c:	add	r0, sp, #148	; 0x94
   1f930:	bl	1edd8 <ftello64@plt+0xd768>
   1f934:	mov	r7, r0
   1f938:	ldr	r0, [sp, #308]	; 0x134
   1f93c:	bl	14c70 <ftello64@plt+0x3600>
   1f940:	cmp	r7, #0
   1f944:	bne	20528 <ftello64@plt+0xeeb8>
   1f948:	ldr	r2, [r5]
   1f94c:	cmp	r2, #0
   1f950:	bne	20474 <ftello64@plt+0xee04>
   1f954:	ldr	r2, [r6]
   1f958:	cmp	r2, #0
   1f95c:	bne	20474 <ftello64@plt+0xee04>
   1f960:	ldr	r3, [sp, #248]	; 0xf8
   1f964:	sub	r8, r8, #4
   1f968:	add	r3, r3, r8
   1f96c:	subs	r4, r4, #1
   1f970:	bcc	20328 <ftello64@plt+0xecb8>
   1f974:	ldr	r1, [r3, #-4]!
   1f978:	cmp	r1, #0
   1f97c:	beq	1f96c <ftello64@plt+0xe2fc>
   1f980:	ldrb	r2, [r1, #52]	; 0x34
   1f984:	tst	r2, #16
   1f988:	beq	1f96c <ftello64@plt+0xe2fc>
   1f98c:	mov	r2, r4
   1f990:	add	r0, sp, #148	; 0x94
   1f994:	bl	1c8f0 <ftello64@plt+0xb280>
   1f998:	add	fp, r4, #1
   1f99c:	mov	r9, r0
   1f9a0:	b	1f8f4 <ftello64@plt+0xe284>
   1f9a4:	ldr	r5, [sp, #188]	; 0xbc
   1f9a8:	mov	r1, r4
   1f9ac:	mov	r2, r5
   1f9b0:	add	r0, sp, #148	; 0x94
   1f9b4:	bl	1c8f0 <ftello64@plt+0xb280>
   1f9b8:	cmp	r0, #0
   1f9bc:	beq	1f648 <ftello64@plt+0xdfd8>
   1f9c0:	str	r5, [sp, #20]
   1f9c4:	b	1f708 <ftello64@plt+0xe098>
   1f9c8:	mov	r2, #0
   1f9cc:	add	r1, sp, #148	; 0x94
   1f9d0:	add	r0, sp, #124	; 0x7c
   1f9d4:	str	ip, [sp, #188]	; 0xbc
   1f9d8:	bl	1ec5c <ftello64@plt+0xd5ec>
   1f9dc:	ldr	r3, [sp, #124]	; 0x7c
   1f9e0:	cmp	r3, #0
   1f9e4:	bne	20510 <ftello64@plt+0xeea0>
   1f9e8:	cmp	r0, #0
   1f9ec:	bne	20520 <ftello64@plt+0xeeb0>
   1f9f0:	ldr	r2, [sp, #248]	; 0xf8
   1f9f4:	b	1f7c8 <ftello64@plt+0xe158>
   1f9f8:	ldr	r3, [fp, #8]
   1f9fc:	ldr	sl, [sp, #232]	; 0xe8
   1fa00:	cmp	r3, #0
   1fa04:	ble	1faf0 <ftello64@plt+0xe480>
   1fa08:	add	r2, sl, #128	; 0x80
   1fa0c:	str	r9, [sp, #64]	; 0x40
   1fa10:	mov	r4, #0
   1fa14:	str	r2, [sp, #24]
   1fa18:	mov	r9, r3
   1fa1c:	b	1fa84 <ftello64@plt+0xe414>
   1fa20:	tst	r0, #1
   1fa24:	beq	1fa78 <ftello64@plt+0xe408>
   1fa28:	tst	r6, #8
   1fa2c:	bne	1fa78 <ftello64@plt+0xe408>
   1fa30:	tst	r6, #32
   1fa34:	beq	1fa40 <ftello64@plt+0xe3d0>
   1fa38:	tst	r0, #2
   1fa3c:	beq	1fa78 <ftello64@plt+0xe408>
   1fa40:	tst	r6, #128	; 0x80
   1fa44:	beq	1fa50 <ftello64@plt+0xe3e0>
   1fa48:	tst	r0, #8
   1fa4c:	beq	1fa78 <ftello64@plt+0xe408>
   1fa50:	str	r5, [sp]
   1fa54:	mov	r0, r8
   1fa58:	add	r3, sp, #148	; 0x94
   1fa5c:	mov	r2, r7
   1fa60:	ldr	r1, [sp, #24]
   1fa64:	bl	1da9c <ftello64@plt+0xc42c>
   1fa68:	cmp	r0, #0
   1fa6c:	bne	1fafc <ftello64@plt+0xe48c>
   1fa70:	ldr	r5, [sp, #188]	; 0xbc
   1fa74:	ldr	r9, [fp, #8]
   1fa78:	add	r4, r4, #1
   1fa7c:	cmp	r4, r9
   1fa80:	bge	1faec <ftello64@plt+0xe47c>
   1fa84:	ldr	r2, [fp, #12]
   1fa88:	ldr	r8, [sl]
   1fa8c:	ldr	r7, [r2, r4, lsl #2]
   1fa90:	add	r2, r8, r7, lsl #3
   1fa94:	ldrb	r1, [r2, #6]
   1fa98:	tst	r1, #16
   1fa9c:	beq	1fa78 <ftello64@plt+0xe408>
   1faa0:	ldr	r6, [r2, #4]
   1faa4:	ldr	r3, [pc, #2164]	; 20320 <ftello64@plt+0xecb0>
   1faa8:	tst	r6, r3
   1faac:	beq	1fa50 <ftello64@plt+0xe3e0>
   1fab0:	ldr	r2, [sp, #236]	; 0xec
   1fab4:	mov	r1, r5
   1fab8:	add	r0, sp, #148	; 0x94
   1fabc:	bl	1bf00 <ftello64@plt+0xa890>
   1fac0:	ldr	r3, [pc, #2140]	; 20324 <ftello64@plt+0xecb4>
   1fac4:	and	r6, r3, r6, lsr #8
   1fac8:	tst	r6, #4
   1facc:	bne	1fa20 <ftello64@plt+0xe3b0>
   1fad0:	tst	r6, #8
   1fad4:	beq	1fa30 <ftello64@plt+0xe3c0>
   1fad8:	tst	r0, #1
   1fadc:	beq	1fa30 <ftello64@plt+0xe3c0>
   1fae0:	add	r4, r4, #1
   1fae4:	cmp	r4, r9
   1fae8:	blt	1fa84 <ftello64@plt+0xe414>
   1faec:	ldr	r9, [sp, #64]	; 0x40
   1faf0:	mov	r3, #0
   1faf4:	str	r3, [sp, #124]	; 0x7c
   1faf8:	b	1f680 <ftello64@plt+0xe010>
   1fafc:	ldr	r3, [sp, #268]	; 0x10c
   1fb00:	ldr	r6, [sp, #188]	; 0xbc
   1fb04:	cmp	r3, r0
   1fb08:	add	r6, r0, r6
   1fb0c:	movlt	r3, r0
   1fb10:	mov	r1, r6
   1fb14:	add	r0, sp, #148	; 0x94
   1fb18:	str	r3, [sp, #268]	; 0x10c
   1fb1c:	bl	19528 <ftello64@plt+0x7eb8>
   1fb20:	cmp	r0, #0
   1fb24:	str	r0, [sp, #136]	; 0x88
   1fb28:	bne	1fc64 <ftello64@plt+0xe5f4>
   1fb2c:	ldr	r3, [sl, #12]
   1fb30:	ldr	r8, [sp, #248]	; 0xf8
   1fb34:	ldr	r2, [sl, #24]
   1fb38:	ldr	r3, [r3, r7, lsl #2]
   1fb3c:	ldr	r1, [r8, r6, lsl #2]
   1fb40:	add	r3, r3, r3, lsl #1
   1fb44:	cmp	r1, #0
   1fb48:	add	r2, r2, r3, lsl #2
   1fb4c:	beq	1fc2c <ftello64@plt+0xe5bc>
   1fb50:	ldr	r1, [r1, #40]	; 0x28
   1fb54:	add	r0, sp, #284	; 0x11c
   1fb58:	bl	1a264 <ftello64@plt+0x8bf4>
   1fb5c:	cmp	r0, #0
   1fb60:	str	r0, [sp, #136]	; 0x88
   1fb64:	bne	1fc64 <ftello64@plt+0xe5f4>
   1fb68:	ldr	r2, [sp, #236]	; 0xec
   1fb6c:	sub	r1, r6, #1
   1fb70:	add	r0, sp, #148	; 0x94
   1fb74:	bl	1bf00 <ftello64@plt+0xa890>
   1fb78:	add	r2, sp, #284	; 0x11c
   1fb7c:	mov	r1, sl
   1fb80:	ldr	r7, [sp, #248]	; 0xf8
   1fb84:	mov	r3, r0
   1fb88:	add	r0, sp, #136	; 0x88
   1fb8c:	bl	1a3b0 <ftello64@plt+0x8d40>
   1fb90:	str	r0, [r7, r6, lsl #2]
   1fb94:	ldr	r0, [sp, #292]	; 0x124
   1fb98:	bl	14c70 <ftello64@plt+0x3600>
   1fb9c:	ldr	r7, [sp, #248]	; 0xf8
   1fba0:	ldr	r3, [r7, r6, lsl #2]
   1fba4:	cmp	r3, #0
   1fba8:	bne	1fa70 <ftello64@plt+0xe400>
   1fbac:	ldr	r0, [sp, #136]	; 0x88
   1fbb0:	cmp	r0, #0
   1fbb4:	beq	1fa70 <ftello64@plt+0xe400>
   1fbb8:	ldr	r9, [sp, #64]	; 0x40
   1fbbc:	b	1fc6c <ftello64@plt+0xe5fc>
   1fbc0:	ldr	r2, [sp, #196]	; 0xc4
   1fbc4:	cmp	r3, r2
   1fbc8:	bge	1f668 <ftello64@plt+0xdff8>
   1fbcc:	add	r1, r5, #2
   1fbd0:	add	r0, sp, #148	; 0x94
   1fbd4:	bl	18a74 <ftello64@plt+0x7404>
   1fbd8:	cmp	r0, #0
   1fbdc:	str	r0, [sp, #124]	; 0x7c
   1fbe0:	bne	1fcd4 <ftello64@plt+0xe664>
   1fbe4:	ldr	r5, [sp, #188]	; 0xbc
   1fbe8:	b	1f674 <ftello64@plt+0xe004>
   1fbec:	ldr	r5, [fp, #48]	; 0x30
   1fbf0:	cmp	r5, #0
   1fbf4:	beq	2035c <ftello64@plt+0xecec>
   1fbf8:	ldr	r1, [sp, #188]	; 0xbc
   1fbfc:	ldr	r2, [sp, #236]	; 0xec
   1fc00:	sub	r1, r1, #1
   1fc04:	add	r0, sp, #148	; 0x94
   1fc08:	bl	1bf00 <ftello64@plt+0xa890>
   1fc0c:	tst	r0, #1
   1fc10:	addne	r4, r4, #256	; 0x100
   1fc14:	ldr	r4, [r5, r4, lsl #2]
   1fc18:	b	1f6a0 <ftello64@plt+0xe030>
   1fc1c:	ldr	r2, [sp, #196]	; 0xc4
   1fc20:	cmp	r3, r2
   1fc24:	bge	1f674 <ftello64@plt+0xe004>
   1fc28:	b	1fbcc <ftello64@plt+0xe55c>
   1fc2c:	ldm	r2, {r0, r1, r2}
   1fc30:	add	r3, sp, #284	; 0x11c
   1fc34:	stm	r3, {r0, r1, r2}
   1fc38:	sub	r1, r6, #1
   1fc3c:	ldr	r2, [sp, #236]	; 0xec
   1fc40:	add	r0, sp, #148	; 0x94
   1fc44:	bl	1bf00 <ftello64@plt+0xa890>
   1fc48:	add	r2, sp, #284	; 0x11c
   1fc4c:	mov	r1, sl
   1fc50:	mov	r3, r0
   1fc54:	add	r0, sp, #136	; 0x88
   1fc58:	bl	1a3b0 <ftello64@plt+0x8d40>
   1fc5c:	str	r0, [r8, r6, lsl #2]
   1fc60:	b	1fb9c <ftello64@plt+0xe52c>
   1fc64:	ldr	r9, [sp, #64]	; 0x40
   1fc68:	ldr	r7, [sp, #248]	; 0xf8
   1fc6c:	cmp	r7, #0
   1fc70:	str	r0, [sp, #124]	; 0x7c
   1fc74:	beq	1fd10 <ftello64@plt+0xe6a0>
   1fc78:	mov	r4, #0
   1fc7c:	b	1f6ac <ftello64@plt+0xe03c>
   1fc80:	ldr	r3, [sp, #28]
   1fc84:	ldr	r7, [sp, #248]	; 0xf8
   1fc88:	ldr	r4, [r3, #76]	; 0x4c
   1fc8c:	cmp	r4, #0
   1fc90:	beq	1fd94 <ftello64@plt+0xe724>
   1fc94:	ldr	r3, [sp, #20]
   1fc98:	add	r0, sp, #148	; 0x94
   1fc9c:	mov	r2, r3
   1fca0:	ldr	r1, [r7, r3, lsl #2]
   1fca4:	bl	1c8f0 <ftello64@plt+0xb280>
   1fca8:	str	r0, [sp, #244]	; 0xf4
   1fcac:	b	201c0 <ftello64@plt+0xeb50>
   1fcb0:	tst	r0, #4
   1fcb4:	beq	1f5f0 <ftello64@plt+0xdf80>
   1fcb8:	mov	r3, r0
   1fcbc:	ldr	r2, [fp, #40]	; 0x28
   1fcc0:	mov	r1, r4
   1fcc4:	add	r0, sp, #124	; 0x7c
   1fcc8:	bl	1a3b0 <ftello64@plt+0x8d40>
   1fccc:	subs	fp, r0, #0
   1fcd0:	bne	1f5f0 <ftello64@plt+0xdf80>
   1fcd4:	ldr	r7, [sp, #248]	; 0xf8
   1fcd8:	mov	r3, #12
   1fcdc:	str	r3, [sp, #48]	; 0x30
   1fce0:	mov	r0, r7
   1fce4:	bl	14c70 <ftello64@plt+0x3600>
   1fce8:	ldr	r3, [sp, #28]
   1fcec:	ldr	r3, [r3, #76]	; 0x4c
   1fcf0:	cmp	r3, #0
   1fcf4:	bne	20300 <ftello64@plt+0xec90>
   1fcf8:	add	r0, sp, #148	; 0x94
   1fcfc:	bl	18ea4 <ftello64@plt+0x7834>
   1fd00:	ldr	r0, [sp, #48]	; 0x30
   1fd04:	add	sp, sp, #428	; 0x1ac
   1fd08:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1fd0c:	mov	r7, r0
   1fd10:	mov	r3, #12
   1fd14:	str	r3, [sp, #48]	; 0x30
   1fd18:	b	1fce0 <ftello64@plt+0xe670>
   1fd1c:	ldr	r2, [sp, #20]
   1fd20:	add	r1, sp, #284	; 0x11c
   1fd24:	add	r0, sp, #148	; 0x94
   1fd28:	str	r3, [sp, #288]	; 0x120
   1fd2c:	str	r2, [sp, #296]	; 0x128
   1fd30:	str	r3, [sp, #300]	; 0x12c
   1fd34:	str	r3, [sp, #304]	; 0x130
   1fd38:	str	r3, [sp, #308]	; 0x134
   1fd3c:	str	r5, [sp, #284]	; 0x11c
   1fd40:	str	r9, [sp, #292]	; 0x124
   1fd44:	bl	1edd8 <ftello64@plt+0xd768>
   1fd48:	mov	r8, r0
   1fd4c:	ldr	r0, [sp, #308]	; 0x134
   1fd50:	bl	14c70 <ftello64@plt+0x3600>
   1fd54:	cmp	r8, #0
   1fd58:	bne	204a8 <ftello64@plt+0xee38>
   1fd5c:	ldr	r3, [r5]
   1fd60:	cmp	r3, #0
   1fd64:	beq	1f72c <ftello64@plt+0xe0bc>
   1fd68:	ldr	r0, [sp, #248]	; 0xf8
   1fd6c:	bl	14c70 <ftello64@plt+0x3600>
   1fd70:	ldr	r3, [sp, #20]
   1fd74:	mov	r0, #0
   1fd78:	str	r3, [sp, #240]	; 0xf0
   1fd7c:	str	r5, [sp, #248]	; 0xf8
   1fd80:	str	r9, [sp, #244]	; 0xf4
   1fd84:	bl	14c70 <ftello64@plt+0x3600>
   1fd88:	mov	r0, #0
   1fd8c:	bl	14c70 <ftello64@plt+0x3600>
   1fd90:	ldr	r7, [sp, #248]	; 0xf8
   1fd94:	ldr	r3, [sp, #76]	; 0x4c
   1fd98:	cmp	r3, #0
   1fd9c:	beq	1fce0 <ftello64@plt+0xe670>
   1fda0:	cmp	r3, #1
   1fda4:	bls	1fdcc <ftello64@plt+0xe75c>
   1fda8:	ldr	r3, [sp, #76]	; 0x4c
   1fdac:	mvn	r1, #0
   1fdb0:	sub	r2, r3, #-536870911	; 0xe0000001
   1fdb4:	ldr	r3, [sp, #476]	; 0x1dc
   1fdb8:	add	r2, r3, r2, lsl #3
   1fdbc:	str	r1, [r3, #12]
   1fdc0:	str	r1, [r3, #8]!
   1fdc4:	cmp	r2, r3
   1fdc8:	bne	1fdbc <ftello64@plt+0xe74c>
   1fdcc:	ldr	r3, [sp, #44]	; 0x2c
   1fdd0:	ldr	r1, [sp, #476]	; 0x1dc
   1fdd4:	ldr	r2, [sp, #240]	; 0xf0
   1fdd8:	ldrb	r3, [r3, #28]
   1fddc:	str	r2, [r1, #4]
   1fde0:	ldr	r2, [sp, #76]	; 0x4c
   1fde4:	mov	r4, #0
   1fde8:	lsr	r3, r3, #4
   1fdec:	eor	r3, r3, #1
   1fdf0:	cmp	r2, #1
   1fdf4:	moveq	r3, #0
   1fdf8:	andne	r3, r3, #1
   1fdfc:	cmp	r3, #0
   1fe00:	mov	r3, r1
   1fe04:	moveq	r3, r2
   1fe08:	str	r4, [r1]
   1fe0c:	lsleq	r3, r3, #3
   1fe10:	streq	r3, [sp, #20]
   1fe14:	beq	1ffd0 <ftello64@plt+0xe960>
   1fe18:	ldr	r2, [sp, #28]
   1fe1c:	ldrb	r3, [r2, #88]	; 0x58
   1fe20:	tst	r3, #1
   1fe24:	beq	20708 <ftello64@plt+0xf098>
   1fe28:	ldr	r3, [r2, #76]	; 0x4c
   1fe2c:	cmp	r3, #0
   1fe30:	ble	20708 <ftello64@plt+0xf098>
   1fe34:	ldr	r1, [sp, #44]	; 0x2c
   1fe38:	mov	r2, #2
   1fe3c:	mov	r3, #16
   1fe40:	ldr	r1, [r1]
   1fe44:	add	r8, sp, #296	; 0x128
   1fe48:	mov	r0, #48	; 0x30
   1fe4c:	str	r1, [sp, #24]
   1fe50:	str	r4, [sp, #136]	; 0x88
   1fe54:	str	r4, [sp, #144]	; 0x90
   1fe58:	str	r4, [sp, #284]	; 0x11c
   1fe5c:	str	r2, [sp, #140]	; 0x8c
   1fe60:	str	r3, [sp, #288]	; 0x120
   1fe64:	str	r8, [sp, #292]	; 0x124
   1fe68:	bl	26788 <ftello64@plt+0x15118>
   1fe6c:	cmp	r0, #0
   1fe70:	str	r0, [sp, #144]	; 0x90
   1fe74:	beq	209b4 <ftello64@plt+0xf344>
   1fe78:	ldr	r3, [sp, #284]	; 0x11c
   1fe7c:	ldr	r2, [sp, #76]	; 0x4c
   1fe80:	add	r9, sp, #124	; 0x7c
   1fe84:	cmp	r2, r3
   1fe88:	ldr	r3, [sp, #24]
   1fe8c:	ldr	fp, [r3, #72]	; 0x48
   1fe90:	str	r4, [sp, #124]	; 0x7c
   1fe94:	str	r4, [r9, #4]
   1fe98:	str	r4, [r9, #8]
   1fe9c:	bhi	209ac <ftello64@plt+0xf33c>
   1fea0:	ldr	r3, [sp, #76]	; 0x4c
   1fea4:	add	sl, sp, #136	; 0x88
   1fea8:	str	r3, [sp, #284]	; 0x11c
   1feac:	ldr	r5, [sp, #76]	; 0x4c
   1feb0:	ldr	r3, [sp, #292]	; 0x124
   1feb4:	ldr	r1, [sp, #476]	; 0x1dc
   1feb8:	mov	r0, r3
   1febc:	str	r3, [sp, #16]
   1fec0:	lsl	r3, r5, #3
   1fec4:	mov	r2, r3
   1fec8:	str	r3, [sp, #20]
   1fecc:	bl	1134c <memcpy@plt>
   1fed0:	add	r3, sp, #424	; 0x1a8
   1fed4:	mov	r2, r3
   1fed8:	ldr	r3, [sp, #476]	; 0x1dc
   1fedc:	str	r8, [sp, #12]
   1fee0:	mov	r8, r5
   1fee4:	ldr	r4, [r3]
   1fee8:	lsl	r1, r5, #4
   1feec:	str	r4, [r2, #-304]!	; 0xfffffed0
   1fef0:	str	r1, [sp, #44]	; 0x2c
   1fef4:	str	r2, [sp, #40]	; 0x28
   1fef8:	ldr	r3, [sp, #476]	; 0x1dc
   1fefc:	ldr	r3, [r3, #4]
   1ff00:	cmp	r4, r3
   1ff04:	bgt	1ff8c <ftello64@plt+0xe91c>
   1ff08:	ldr	r2, [sp, #24]
   1ff0c:	lsl	r6, fp, #3
   1ff10:	mov	r7, fp
   1ff14:	ldr	r0, [r2]
   1ff18:	add	r1, r0, r6
   1ff1c:	ldrb	r2, [r1, #4]
   1ff20:	cmp	r2, #8
   1ff24:	beq	207fc <ftello64@plt+0xf18c>
   1ff28:	cmp	r2, #9
   1ff2c:	beq	207ac <ftello64@plt+0xf13c>
   1ff30:	cmp	r3, r4
   1ff34:	beq	206f0 <ftello64@plt+0xf080>
   1ff38:	cmp	sl, #0
   1ff3c:	beq	2058c <ftello64@plt+0xef1c>
   1ff40:	mov	r2, fp
   1ff44:	add	r1, sp, #132	; 0x84
   1ff48:	ldr	r0, [sp, #128]	; 0x80
   1ff4c:	bl	196e0 <ftello64@plt+0x8070>
   1ff50:	cmp	r0, #0
   1ff54:	beq	2058c <ftello64@plt+0xef1c>
   1ff58:	ldr	r2, [sp, #476]	; 0x1dc
   1ff5c:	mov	r3, #0
   1ff60:	ldr	r1, [sp, #476]	; 0x1dc
   1ff64:	ldr	r1, [r1, r3, lsl #3]
   1ff68:	add	r3, r3, #1
   1ff6c:	cmp	r1, #0
   1ff70:	blt	1ff80 <ftello64@plt+0xe910>
   1ff74:	ldr	r1, [r2, #4]
   1ff78:	cmn	r1, #1
   1ff7c:	beq	2055c <ftello64@plt+0xeeec>
   1ff80:	cmp	r8, r3
   1ff84:	add	r2, r2, #8
   1ff88:	bne	1ff60 <ftello64@plt+0xe8f0>
   1ff8c:	ldr	r0, [sp, #132]	; 0x84
   1ff90:	ldr	r8, [sp, #12]
   1ff94:	bl	14c70 <ftello64@plt+0x3600>
   1ff98:	ldr	r0, [sp, #292]	; 0x124
   1ff9c:	cmp	r0, r8
   1ffa0:	beq	1ffa8 <ftello64@plt+0xe938>
   1ffa4:	bl	14c70 <ftello64@plt+0x3600>
   1ffa8:	mov	r2, #0
   1ffac:	mov	r3, #16
   1ffb0:	mov	r0, sl
   1ffb4:	str	r8, [sp, #292]	; 0x124
   1ffb8:	str	r2, [sp, #284]	; 0x11c
   1ffbc:	str	r3, [sp, #288]	; 0x120
   1ffc0:	bl	190ec <ftello64@plt+0x7a7c>
   1ffc4:	cmp	r0, #0
   1ffc8:	bne	20530 <ftello64@plt+0xeec0>
   1ffcc:	ldr	r7, [sp, #248]	; 0xf8
   1ffd0:	ldr	r3, [sp, #476]	; 0x1dc
   1ffd4:	ldr	r2, [sp, #20]
   1ffd8:	ldrb	r6, [sp, #224]	; 0xe0
   1ffdc:	ldr	r5, [sp, #176]	; 0xb0
   1ffe0:	ldr	r8, [sp, #160]	; 0xa0
   1ffe4:	ldr	r9, [sp, #180]	; 0xb4
   1ffe8:	ldr	lr, [sp, #116]	; 0x74
   1ffec:	add	r4, r3, r2
   1fff0:	mov	ip, r3
   1fff4:	add	r1, r3, #4
   1fff8:	ldr	r2, [r1, #-4]
   1fffc:	cmn	r2, #1
   20000:	beq	20020 <ftello64@plt+0xe9b0>
   20004:	cmp	r6, #0
   20008:	bne	206c8 <ftello64@plt+0xf058>
   2000c:	ldr	r0, [r3, #4]
   20010:	add	r2, lr, r2
   20014:	add	r0, lr, r0
   20018:	str	r2, [r1, #-4]
   2001c:	str	r0, [r3, #4]
   20020:	add	r3, r3, #8
   20024:	cmp	r4, r3
   20028:	add	r1, r1, #8
   2002c:	bne	1fff8 <ftello64@plt+0xe988>
   20030:	ldr	r2, [sp, #96]	; 0x60
   20034:	cmp	r2, #0
   20038:	ble	20068 <ftello64@plt+0xe9f8>
   2003c:	ldr	r2, [sp, #96]	; 0x60
   20040:	ldr	r1, [sp, #76]	; 0x4c
   20044:	ldr	r0, [sp, #476]	; 0x1dc
   20048:	add	r1, r2, r1
   2004c:	mvn	r2, #0
   20050:	add	r1, r0, r1, lsl #3
   20054:	str	r2, [r3]
   20058:	str	r2, [r3, #4]
   2005c:	add	r3, r3, #8
   20060:	cmp	r3, r1
   20064:	bne	20054 <ftello64@plt+0xe9e4>
   20068:	ldr	r3, [sp, #28]
   2006c:	ldr	r3, [r3, #132]	; 0x84
   20070:	cmp	r3, #0
   20074:	beq	1fce0 <ftello64@plt+0xe670>
   20078:	mov	r2, #0
   2007c:	ldr	lr, [sp, #76]	; 0x4c
   20080:	b	200c0 <ftello64@plt+0xea50>
   20084:	ldr	r0, [r3]
   20088:	cmp	r2, r0
   2008c:	add	r4, r0, #1
   20090:	mov	r2, r1
   20094:	beq	200b8 <ftello64@plt+0xea48>
   20098:	ldr	r1, [sp, #476]	; 0x1dc
   2009c:	ldr	r0, [sp, #476]	; 0x1dc
   200a0:	ldr	r1, [r1, r4, lsl #3]
   200a4:	str	r1, [ip, #8]
   200a8:	ldr	r1, [r3]
   200ac:	add	r1, r0, r1, lsl #3
   200b0:	ldr	r1, [r1, #12]
   200b4:	str	r1, [ip, #12]
   200b8:	add	r3, r3, #4
   200bc:	add	ip, ip, #8
   200c0:	add	r1, r2, #1
   200c4:	cmp	r1, lr
   200c8:	bne	20084 <ftello64@plt+0xea14>
   200cc:	b	1fce0 <ftello64@plt+0xe670>
   200d0:	ldr	r3, [sp, #52]	; 0x34
   200d4:	cmp	r3, r6
   200d8:	ble	1f534 <ftello64@plt+0xdec4>
   200dc:	ldr	r3, [sp, #56]	; 0x38
   200e0:	ldr	r1, [sp, #88]	; 0x58
   200e4:	ldrb	r2, [r3, r6]
   200e8:	add	r3, r3, r6
   200ec:	ldrb	r2, [r1, r2]
   200f0:	ldr	r1, [sp, #60]	; 0x3c
   200f4:	ldrb	r2, [r1, r2]
   200f8:	cmp	r2, #0
   200fc:	bne	1f57c <ftello64@plt+0xdf0c>
   20100:	add	r2, r6, #1
   20104:	ldr	ip, [sp, #60]	; 0x3c
   20108:	ldr	lr, [sp, #88]	; 0x58
   2010c:	ldr	r0, [sp, #52]	; 0x34
   20110:	b	2012c <ftello64@plt+0xeabc>
   20114:	ldrb	r1, [r3, #1]!
   20118:	add	r2, r2, #1
   2011c:	ldrb	r1, [lr, r1]
   20120:	ldrb	r1, [ip, r1]
   20124:	cmp	r1, #0
   20128:	bne	203c0 <ftello64@plt+0xed50>
   2012c:	cmp	r0, r2
   20130:	mov	r6, r2
   20134:	bne	20114 <ftello64@plt+0xeaa4>
   20138:	b	1f52c <ftello64@plt+0xdebc>
   2013c:	ldr	r3, [sp, #68]	; 0x44
   20140:	cmp	r3, r6
   20144:	bgt	1f778 <ftello64@plt+0xe108>
   20148:	ldr	ip, [sp, #116]	; 0x74
   2014c:	ldr	r1, [sp, #108]	; 0x6c
   20150:	mov	r0, ip
   20154:	ldr	r4, [sp, #60]	; 0x3c
   20158:	ldr	lr, [sp, #88]	; 0x58
   2015c:	ldr	r7, [sp, #68]	; 0x44
   20160:	ldr	r8, [sp, #56]	; 0x38
   20164:	ldr	r5, [sp, #72]	; 0x48
   20168:	b	2017c <ftello64@plt+0xeb0c>
   2016c:	cmp	r7, r6
   20170:	mov	r0, r6
   20174:	mov	r1, #1
   20178:	bgt	203c8 <ftello64@plt+0xed58>
   2017c:	cmp	r5, r6
   20180:	mov	r3, #0
   20184:	ldrbgt	r3, [r8, r6]
   20188:	cmp	lr, #0
   2018c:	sub	r6, r6, #1
   20190:	mov	r2, r3
   20194:	ldrbne	r2, [lr, r3]
   20198:	ldrb	r3, [r4, r2]
   2019c:	cmp	r3, #0
   201a0:	beq	2016c <ftello64@plt+0xeafc>
   201a4:	cmp	r1, #0
   201a8:	movne	ip, r0
   201ac:	strne	r0, [sp, #116]	; 0x74
   201b0:	mov	r6, ip
   201b4:	b	1f57c <ftello64@plt+0xdf0c>
   201b8:	ldr	r3, [sp, #28]
   201bc:	ldr	r4, [r3, #76]	; 0x4c
   201c0:	cmp	r4, #0
   201c4:	bne	1f898 <ftello64@plt+0xe228>
   201c8:	b	1fd94 <ftello64@plt+0xe724>
   201cc:	ldr	r1, [sp, #72]	; 0x48
   201d0:	b	1f2e8 <ftello64@plt+0xdc78>
   201d4:	cmp	sl, #0
   201d8:	beq	20928 <ftello64@plt+0xf2b8>
   201dc:	ldr	r3, [sp, #16]
   201e0:	str	r9, [sp, #4]
   201e4:	str	r3, [sp]
   201e8:	mov	r2, r8
   201ec:	ldr	r3, [sp, #476]	; 0x1dc
   201f0:	ldr	r1, [sp, #40]	; 0x28
   201f4:	mov	r0, sl
   201f8:	bl	195bc <ftello64@plt+0x7f4c>
   201fc:	subs	fp, r0, #0
   20200:	bge	2063c <ftello64@plt+0xefcc>
   20204:	ldr	r0, [sp, #132]	; 0x84
   20208:	ldr	r8, [sp, #12]
   2020c:	bl	14c70 <ftello64@plt+0x3600>
   20210:	ldr	r0, [sp, #292]	; 0x124
   20214:	cmp	r0, r8
   20218:	beq	20220 <ftello64@plt+0xebb0>
   2021c:	bl	14c70 <ftello64@plt+0x3600>
   20220:	mov	r3, #16
   20224:	mov	r2, #0
   20228:	str	r3, [sp, #288]	; 0x120
   2022c:	mov	r0, sl
   20230:	mov	r3, #1
   20234:	str	r8, [sp, #292]	; 0x124
   20238:	str	r2, [sp, #284]	; 0x11c
   2023c:	str	r3, [sp, #48]	; 0x30
   20240:	bl	190ec <ftello64@plt+0x7a7c>
   20244:	ldr	r7, [sp, #248]	; 0xf8
   20248:	b	1fce0 <ftello64@plt+0xe670>
   2024c:	ldr	r1, [sp, #172]	; 0xac
   20250:	ldr	r4, [sp, #60]	; 0x3c
   20254:	ldr	r5, [sp, #92]	; 0x5c
   20258:	ldr	r7, [sp, #68]	; 0x44
   2025c:	ldr	r8, [sp, #52]	; 0x34
   20260:	b	202a8 <ftello64@plt+0xec38>
   20264:	ldr	r0, [sp, #176]	; 0xb0
   20268:	mov	r2, #0
   2026c:	cmp	r3, r0
   20270:	ldrcc	r2, [sp, #152]	; 0x98
   20274:	ldrbcc	r2, [r2, r3]
   20278:	ldrb	r3, [r4, r2]
   2027c:	cmp	r3, #0
   20280:	bne	1f57c <ftello64@plt+0xdf0c>
   20284:	add	r6, r6, r5
   20288:	cmp	r8, r6
   2028c:	movge	r3, #0
   20290:	movlt	r3, #1
   20294:	cmp	r7, r6
   20298:	orrgt	r3, r3, #1
   2029c:	cmp	r3, #0
   202a0:	str	r6, [sp, #116]	; 0x74
   202a4:	bne	1f778 <ftello64@plt+0xe108>
   202a8:	ldr	r2, [sp, #180]	; 0xb4
   202ac:	sub	r3, r6, r1
   202b0:	cmp	r3, r2
   202b4:	bcc	20264 <ftello64@plt+0xebf4>
   202b8:	ldr	r2, [sp, #480]	; 0x1e0
   202bc:	mov	r1, r6
   202c0:	add	r0, sp, #148	; 0x94
   202c4:	bl	1bfec <ftello64@plt+0xa97c>
   202c8:	cmp	r0, #0
   202cc:	bne	20530 <ftello64@plt+0xeec0>
   202d0:	ldr	r1, [sp, #172]	; 0xac
   202d4:	sub	r3, r6, r1
   202d8:	b	20264 <ftello64@plt+0xebf4>
   202dc:	ldr	r3, [sp, #12]
   202e0:	ldr	r2, [sp, #236]	; 0xec
   202e4:	sub	r1, r3, #1
   202e8:	add	r0, sp, #148	; 0x94
   202ec:	bl	1bf00 <ftello64@plt+0xa890>
   202f0:	tst	r0, #1
   202f4:	beq	20398 <ftello64@plt+0xed28>
   202f8:	ldr	fp, [r4, #40]	; 0x28
   202fc:	b	1f5f0 <ftello64@plt+0xdf80>
   20300:	add	r0, sp, #148	; 0x94
   20304:	bl	19048 <ftello64@plt+0x79d8>
   20308:	ldr	r0, [sp, #280]	; 0x118
   2030c:	bl	14c70 <ftello64@plt+0x3600>
   20310:	ldr	r0, [sp, #264]	; 0x108
   20314:	bl	14c70 <ftello64@plt+0x3600>
   20318:	b	1fcf8 <ftello64@plt+0xe688>
   2031c:	beq	feacadcc <optarg@@GLIBC_2.4+0xfea8fbdc>
   20320:	andeq	pc, r3, r0, lsl #30
   20324:	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   20328:	mov	r0, r5
   2032c:	bl	14c70 <ftello64@plt+0x3600>
   20330:	mov	r0, r6
   20334:	bl	14c70 <ftello64@plt+0x3600>
   20338:	add	r0, sp, #148	; 0x94
   2033c:	bl	19048 <ftello64@plt+0x79d8>
   20340:	ldr	r6, [sp, #116]	; 0x74
   20344:	b	1f748 <ftello64@plt+0xe0d8>
   20348:	ldr	r3, [sp, #28]
   2034c:	ldrb	r3, [r3, #88]	; 0x58
   20350:	tst	r3, #2
   20354:	bne	1f384 <ftello64@plt+0xdd14>
   20358:	b	1f3a8 <ftello64@plt+0xdd38>
   2035c:	mov	r1, fp
   20360:	ldr	r0, [sp, #232]	; 0xe8
   20364:	bl	1b46c <ftello64@plt+0x9dfc>
   20368:	cmp	r0, #0
   2036c:	bne	1f690 <ftello64@plt+0xe020>
   20370:	ldr	r7, [sp, #248]	; 0xf8
   20374:	mov	r3, #12
   20378:	cmp	r7, #0
   2037c:	str	r3, [sp, #124]	; 0x7c
   20380:	bne	1fc78 <ftello64@plt+0xe608>
   20384:	b	1fd10 <ftello64@plt+0xe6a0>
   20388:	ldr	r3, [sp, #104]	; 0x68
   2038c:	str	r3, [sp, #16]
   20390:	ldrb	r3, [fp, #52]	; 0x34
   20394:	b	1f61c <ftello64@plt+0xdfac>
   20398:	cmp	r0, #0
   2039c:	beq	1f5f0 <ftello64@plt+0xdf80>
   203a0:	and	r3, r0, #6
   203a4:	cmp	r3, #6
   203a8:	ldreq	fp, [r4, #48]	; 0x30
   203ac:	beq	1f5f0 <ftello64@plt+0xdf80>
   203b0:	tst	r0, #2
   203b4:	beq	1fcb0 <ftello64@plt+0xe640>
   203b8:	ldr	fp, [r4, #44]	; 0x2c
   203bc:	b	1f5f0 <ftello64@plt+0xdf80>
   203c0:	str	r6, [sp, #116]	; 0x74
   203c4:	b	1f57c <ftello64@plt+0xdf0c>
   203c8:	str	r6, [sp, #116]	; 0x74
   203cc:	ldr	r7, [sp, #248]	; 0xf8
   203d0:	str	r1, [sp, #48]	; 0x30
   203d4:	b	1fce0 <ftello64@plt+0xe670>
   203d8:	ldrsb	r3, [fp, #52]	; 0x34
   203dc:	cmp	r3, #0
   203e0:	blt	204d0 <ftello64@plt+0xee60>
   203e4:	ldr	r3, [sp, #40]	; 0x28
   203e8:	cmp	r3, #0
   203ec:	ldr	r3, [sp, #12]
   203f0:	str	r3, [sp, #20]
   203f4:	movne	r3, #1
   203f8:	strne	r3, [sp, #36]	; 0x24
   203fc:	bne	1f634 <ftello64@plt+0xdfc4>
   20400:	b	1f828 <ftello64@plt+0xe1b8>
   20404:	ldr	r7, [sp, #248]	; 0xf8
   20408:	b	1fd10 <ftello64@plt+0xe6a0>
   2040c:	mov	r3, #8
   20410:	b	1f448 <ftello64@plt+0xddd8>
   20414:	add	r4, fp, #8
   20418:	add	r5, fp, #12
   2041c:	mov	r1, r4
   20420:	mov	r2, r5
   20424:	mov	r3, #0
   20428:	add	r0, sp, #148	; 0x94
   2042c:	bl	1c9d0 <ftello64@plt+0xb360>
   20430:	cmp	r0, #0
   20434:	str	r0, [sp, #124]	; 0x7c
   20438:	bne	204ec <ftello64@plt+0xee7c>
   2043c:	ldrb	r3, [fp, #52]	; 0x34
   20440:	tst	r3, #64	; 0x40
   20444:	bne	20538 <ftello64@plt+0xeec8>
   20448:	ldr	r2, [sp, #108]	; 0x6c
   2044c:	str	r2, [sp, #16]
   20450:	b	1f61c <ftello64@plt+0xdfac>
   20454:	mov	r0, r5
   20458:	bl	14c70 <ftello64@plt+0x3600>
   2045c:	mov	r0, r6
   20460:	bl	14c70 <ftello64@plt+0x3600>
   20464:	mov	r3, #12
   20468:	str	r3, [sp, #48]	; 0x30
   2046c:	ldr	r7, [sp, #248]	; 0xf8
   20470:	b	1fce0 <ftello64@plt+0xe670>
   20474:	mov	r7, fp
   20478:	ldr	fp, [sp, #12]
   2047c:	mov	r3, r7
   20480:	mov	r2, r6
   20484:	mov	r1, r5
   20488:	mov	r0, fp
   2048c:	str	r4, [sp, #20]
   20490:	bl	1a8e4 <ftello64@plt+0x9274>
   20494:	mov	r8, r0
   20498:	mov	r0, r6
   2049c:	bl	14c70 <ftello64@plt+0x3600>
   204a0:	cmp	r8, #0
   204a4:	beq	1fd68 <ftello64@plt+0xe6f8>
   204a8:	mov	r6, #0
   204ac:	mov	r0, r5
   204b0:	bl	14c70 <ftello64@plt+0x3600>
   204b4:	mov	r0, r6
   204b8:	bl	14c70 <ftello64@plt+0x3600>
   204bc:	cmp	r8, #1
   204c0:	beq	1f73c <ftello64@plt+0xe0cc>
   204c4:	str	r8, [sp, #48]	; 0x30
   204c8:	ldr	r7, [sp, #248]	; 0xf8
   204cc:	b	1fce0 <ftello64@plt+0xe670>
   204d0:	ldr	r2, [sp, #12]
   204d4:	mov	r1, fp
   204d8:	add	r0, sp, #148	; 0x94
   204dc:	bl	1c8f0 <ftello64@plt+0xb280>
   204e0:	cmp	r0, #0
   204e4:	beq	1f624 <ftello64@plt+0xdfb4>
   204e8:	b	203e4 <ftello64@plt+0xed74>
   204ec:	str	r0, [sp, #20]
   204f0:	b	1f828 <ftello64@plt+0xe1b8>
   204f4:	bl	14c70 <ftello64@plt+0x3600>
   204f8:	mov	r0, r5
   204fc:	bl	14c70 <ftello64@plt+0x3600>
   20500:	mov	r3, #12
   20504:	str	r3, [sp, #48]	; 0x30
   20508:	ldr	r7, [sp, #248]	; 0xf8
   2050c:	b	1fce0 <ftello64@plt+0xe670>
   20510:	cmp	r0, #0
   20514:	mov	r4, r0
   20518:	bne	1f6c8 <ftello64@plt+0xe058>
   2051c:	b	1f808 <ftello64@plt+0xe198>
   20520:	mov	r4, r0
   20524:	b	1f6c8 <ftello64@plt+0xe058>
   20528:	mov	r8, r7
   2052c:	b	204ac <ftello64@plt+0xee3c>
   20530:	str	r0, [sp, #48]	; 0x30
   20534:	b	20244 <ftello64@plt+0xebd4>
   20538:	mov	r2, r5
   2053c:	mov	r1, r4
   20540:	add	r0, sp, #148	; 0x94
   20544:	bl	1e4c0 <ftello64@plt+0xce50>
   20548:	cmp	r0, #0
   2054c:	str	r0, [sp, #124]	; 0x7c
   20550:	bne	204ec <ftello64@plt+0xee7c>
   20554:	ldrb	r3, [fp, #52]	; 0x34
   20558:	b	20448 <ftello64@plt+0xedd8>
   2055c:	ldr	r3, [sp, #16]
   20560:	str	r9, [sp, #4]
   20564:	str	r3, [sp]
   20568:	mov	r2, r8
   2056c:	ldr	r3, [sp, #476]	; 0x1dc
   20570:	ldr	r1, [sp, #40]	; 0x28
   20574:	mov	r0, sl
   20578:	bl	195bc <ftello64@plt+0x7f4c>
   2057c:	subs	fp, r0, #0
   20580:	blt	1ff8c <ftello64@plt+0xe91c>
   20584:	mov	r7, fp
   20588:	lsl	r6, fp, #3
   2058c:	ldr	r5, [sp, #232]	; 0xe8
   20590:	ldr	r0, [r5]
   20594:	add	r1, r0, r6
   20598:	ldrb	r3, [r1, #4]
   2059c:	tst	r3, #8
   205a0:	beq	20644 <ftello64@plt+0xefd4>
   205a4:	ldr	ip, [sp, #120]	; 0x78
   205a8:	ldr	r3, [sp, #248]	; 0xf8
   205ac:	mov	r2, fp
   205b0:	add	r1, sp, #132	; 0x84
   205b4:	ldr	r0, [sp, #128]	; 0x80
   205b8:	ldr	r4, [r3, ip, lsl #2]
   205bc:	bl	196e0 <ftello64@plt+0x8070>
   205c0:	ldr	r5, [r5, #20]
   205c4:	cmp	r0, #0
   205c8:	beq	20988 <ftello64@plt+0xf318>
   205cc:	add	fp, fp, fp, lsl #1
   205d0:	add	r2, r5, fp, lsl #2
   205d4:	ldr	r7, [r2, #4]
   205d8:	cmp	r7, #0
   205dc:	ble	201dc <ftello64@plt+0xeb6c>
   205e0:	ldr	r3, [r4, #8]
   205e4:	ldr	r5, [r2, #8]
   205e8:	str	r3, [sp, #32]
   205ec:	sub	r5, r5, #4
   205f0:	add	r3, r4, #12
   205f4:	mvn	fp, #0
   205f8:	mov	r4, #0
   205fc:	str	r3, [sp, #36]	; 0x24
   20600:	ldr	r6, [r5, #4]!
   20604:	ldr	r1, [sp, #36]	; 0x24
   20608:	mov	r2, r6
   2060c:	ldr	r0, [sp, #32]
   20610:	bl	196e0 <ftello64@plt+0x8070>
   20614:	add	r4, r4, #1
   20618:	cmp	r0, #0
   2061c:	beq	2062c <ftello64@plt+0xefbc>
   20620:	cmn	fp, #1
   20624:	bne	209c0 <ftello64@plt+0xf350>
   20628:	mov	fp, r6
   2062c:	cmp	r4, r7
   20630:	bne	20600 <ftello64@plt+0xef90>
   20634:	cmp	fp, #0
   20638:	blt	20a80 <ftello64@plt+0xf410>
   2063c:	ldr	r4, [sp, #120]	; 0x78
   20640:	b	1fef8 <ftello64@plt+0xe888>
   20644:	ldrb	r2, [r1, #6]
   20648:	tst	r2, #16
   2064c:	bne	208f0 <ftello64@plt+0xf280>
   20650:	cmp	r3, #4
   20654:	beq	20868 <ftello64@plt+0xf1f8>
   20658:	ldr	r4, [sp, #120]	; 0x78
   2065c:	mov	r2, r4
   20660:	add	r0, sp, #148	; 0x94
   20664:	bl	1c7bc <ftello64@plt+0xb14c>
   20668:	cmp	r0, #0
   2066c:	beq	201dc <ftello64@plt+0xeb6c>
   20670:	ldr	r3, [r5, #12]
   20674:	add	r4, r4, #1
   20678:	ldr	fp, [r3, r7, lsl #2]
   2067c:	cmp	sl, #0
   20680:	str	r4, [sp, #120]	; 0x78
   20684:	beq	206bc <ftello64@plt+0xf04c>
   20688:	ldr	r3, [sp, #240]	; 0xf0
   2068c:	cmp	r4, r3
   20690:	bgt	201dc <ftello64@plt+0xeb6c>
   20694:	ldr	r3, [sp, #248]	; 0xf8
   20698:	ldr	r3, [r3, r4, lsl #2]
   2069c:	cmp	r3, #0
   206a0:	beq	201dc <ftello64@plt+0xeb6c>
   206a4:	mov	r2, fp
   206a8:	add	r1, r3, #12
   206ac:	ldr	r0, [r3, #8]
   206b0:	bl	196e0 <ftello64@plt+0x8070>
   206b4:	cmp	r0, #0
   206b8:	beq	201dc <ftello64@plt+0xeb6c>
   206bc:	mov	r3, #0
   206c0:	str	r3, [sp, #128]	; 0x80
   206c4:	b	20634 <ftello64@plt+0xefc4>
   206c8:	cmp	r2, r5
   206cc:	moveq	r2, r9
   206d0:	ldrne	r2, [r8, r2, lsl #2]
   206d4:	str	r2, [r1, #-4]
   206d8:	ldr	r0, [r3, #4]
   206dc:	cmp	r5, r0
   206e0:	moveq	r0, r9
   206e4:	ldrne	r0, [r8, r0, lsl #2]
   206e8:	str	r0, [r3, #4]
   206ec:	b	20010 <ftello64@plt+0xe9a0>
   206f0:	ldr	r3, [sp, #244]	; 0xf4
   206f4:	cmp	fp, r3
   206f8:	bne	1ff38 <ftello64@plt+0xe8c8>
   206fc:	cmp	sl, #0
   20700:	beq	1ff8c <ftello64@plt+0xe91c>
   20704:	b	1ff58 <ftello64@plt+0xe8e8>
   20708:	ldr	r3, [sp, #44]	; 0x2c
   2070c:	add	r9, sp, #124	; 0x7c
   20710:	mov	r1, #16
   20714:	ldr	r3, [r3]
   20718:	add	r8, sp, #296	; 0x128
   2071c:	mov	r0, r3
   20720:	str	r3, [sp, #24]
   20724:	mov	r3, #0
   20728:	mov	sl, r3
   2072c:	mov	r2, #2
   20730:	str	r3, [sp, #284]	; 0x11c
   20734:	str	r1, [sp, #288]	; 0x120
   20738:	str	r8, [sp, #292]	; 0x124
   2073c:	str	r3, [sp, #136]	; 0x88
   20740:	ldr	fp, [r0, #72]	; 0x48
   20744:	str	r3, [sp, #144]	; 0x90
   20748:	str	r3, [sp, #124]	; 0x7c
   2074c:	str	r2, [sp, #140]	; 0x8c
   20750:	str	r3, [r9, #4]
   20754:	str	r3, [r9, #8]
   20758:	mov	r3, #8
   2075c:	mov	r2, r8
   20760:	ldr	r1, [sp, #76]	; 0x4c
   20764:	add	r0, sp, #284	; 0x11c
   20768:	bl	268e8 <ftello64@plt+0x15278>
   2076c:	cmp	r0, #0
   20770:	bne	1feac <ftello64@plt+0xe83c>
   20774:	ldr	r0, [sp, #292]	; 0x124
   20778:	cmp	r0, r8
   2077c:	beq	20784 <ftello64@plt+0xf114>
   20780:	bl	14c70 <ftello64@plt+0x3600>
   20784:	mov	r3, #16
   20788:	mov	r2, #0
   2078c:	str	r3, [sp, #288]	; 0x120
   20790:	mov	r0, sl
   20794:	mov	r3, #12
   20798:	str	r8, [sp, #292]	; 0x124
   2079c:	str	r2, [sp, #284]	; 0x11c
   207a0:	str	r3, [sp, #48]	; 0x30
   207a4:	bl	190ec <ftello64@plt+0x7a7c>
   207a8:	b	20244 <ftello64@plt+0xebd4>
   207ac:	ldr	r2, [r1]
   207b0:	add	r2, r2, #1
   207b4:	cmp	r8, r2
   207b8:	ble	1ff30 <ftello64@plt+0xe8c0>
   207bc:	ldr	r3, [sp, #476]	; 0x1dc
   207c0:	ldr	r0, [r3, r2, lsl #3]
   207c4:	add	r3, r3, r2, lsl #3
   207c8:	cmp	r4, r0
   207cc:	bgt	2082c <ftello64@plt+0xf1bc>
   207d0:	ldrb	r1, [r1, #6]
   207d4:	tst	r1, #8
   207d8:	beq	207ec <ftello64@plt+0xf17c>
   207dc:	ldr	r1, [sp, #16]
   207e0:	ldr	r2, [r1, r2, lsl #3]
   207e4:	cmn	r2, #1
   207e8:	bne	20850 <ftello64@plt+0xf1e0>
   207ec:	str	r4, [r3, #4]
   207f0:	ldr	r3, [sp, #476]	; 0x1dc
   207f4:	ldr	r3, [r3, #4]
   207f8:	b	1ff30 <ftello64@plt+0xe8c0>
   207fc:	ldr	r2, [r0, fp, lsl #3]
   20800:	add	r2, r2, #1
   20804:	cmp	r8, r2
   20808:	ble	1ff30 <ftello64@plt+0xe8c0>
   2080c:	ldr	r1, [sp, #476]	; 0x1dc
   20810:	ldr	r3, [sp, #476]	; 0x1dc
   20814:	add	r3, r3, r2, lsl #3
   20818:	str	r4, [r1, r2, lsl #3]
   2081c:	mvn	r2, #0
   20820:	str	r2, [r3, #4]
   20824:	ldr	r3, [r1, #4]
   20828:	b	1ff30 <ftello64@plt+0xe8c0>
   2082c:	str	r4, [r3, #4]
   20830:	ldr	r2, [sp, #20]
   20834:	ldr	r1, [sp, #476]	; 0x1dc
   20838:	ldr	r0, [sp, #16]
   2083c:	bl	1134c <memcpy@plt>
   20840:	ldr	r3, [sp, #476]	; 0x1dc
   20844:	ldr	r4, [sp, #120]	; 0x78
   20848:	ldr	r3, [r3, #4]
   2084c:	b	1ff30 <ftello64@plt+0xe8c0>
   20850:	ldr	r2, [sp, #20]
   20854:	ldr	r0, [sp, #476]	; 0x1dc
   20858:	bl	1134c <memcpy@plt>
   2085c:	ldr	r3, [sp, #476]	; 0x1dc
   20860:	ldr	r3, [r3, #4]
   20864:	b	1ff30 <ftello64@plt+0xe8c0>
   20868:	ldr	r3, [r1]
   2086c:	add	r3, r3, #1
   20870:	cmp	r8, r3
   20874:	ble	201d4 <ftello64@plt+0xeb64>
   20878:	ldr	r2, [sp, #476]	; 0x1dc
   2087c:	ldr	r1, [sp, #476]	; 0x1dc
   20880:	add	r2, r2, r3, lsl #3
   20884:	cmp	sl, #0
   20888:	ldr	r0, [r1, r3, lsl #3]
   2088c:	ldr	r3, [r2, #4]
   20890:	sub	r4, r3, r0
   20894:	beq	20920 <ftello64@plt+0xf2b0>
   20898:	cmn	r0, #1
   2089c:	beq	201dc <ftello64@plt+0xeb6c>
   208a0:	cmn	r3, #1
   208a4:	beq	201dc <ftello64@plt+0xeb6c>
   208a8:	cmp	r4, #0
   208ac:	beq	20928 <ftello64@plt+0xf2b8>
   208b0:	ldr	r6, [sp, #120]	; 0x78
   208b4:	ldr	r3, [sp, #176]	; 0xb0
   208b8:	ldr	r1, [sp, #152]	; 0x98
   208bc:	sub	r3, r3, r6
   208c0:	cmp	r4, r3
   208c4:	bgt	201dc <ftello64@plt+0xeb6c>
   208c8:	add	r0, r1, r0
   208cc:	mov	r2, r4
   208d0:	add	r1, r1, r6
   208d4:	bl	11388 <memcmp@plt>
   208d8:	cmp	r0, #0
   208dc:	bne	201dc <ftello64@plt+0xeb6c>
   208e0:	ldr	r3, [r5, #12]
   208e4:	add	r4, r6, r4
   208e8:	ldr	fp, [r3, fp, lsl #2]
   208ec:	b	2067c <ftello64@plt+0xf00c>
   208f0:	ldr	r3, [sp, #120]	; 0x78
   208f4:	mov	r2, fp
   208f8:	str	r3, [sp]
   208fc:	add	r1, r5, #128	; 0x80
   20900:	add	r3, sp, #148	; 0x94
   20904:	bl	1da9c <ftello64@plt+0xc42c>
   20908:	subs	r4, r0, #0
   2090c:	bne	20980 <ftello64@plt+0xf310>
   20910:	ldr	r1, [r5]
   20914:	ldr	r4, [sp, #120]	; 0x78
   20918:	add	r1, r1, r6
   2091c:	b	2065c <ftello64@plt+0xefec>
   20920:	cmp	r4, #0
   20924:	bne	20980 <ftello64@plt+0xf310>
   20928:	mov	r1, fp
   2092c:	mov	r0, r9
   20930:	bl	19150 <ftello64@plt+0x7ae0>
   20934:	cmp	r0, #0
   20938:	beq	2099c <ftello64@plt+0xf32c>
   2093c:	add	fp, fp, fp, lsl #1
   20940:	ldr	r3, [r5, #20]
   20944:	ldr	r1, [sp, #248]	; 0xf8
   20948:	add	r3, r3, fp, lsl #2
   2094c:	ldr	r4, [sp, #120]	; 0x78
   20950:	ldr	r2, [r3, #8]
   20954:	ldr	r3, [r1, r4, lsl #2]
   20958:	ldr	fp, [r2]
   2095c:	add	r1, r3, #12
   20960:	mov	r2, fp
   20964:	ldr	r0, [r3, #8]
   20968:	bl	196e0 <ftello64@plt+0x8070>
   2096c:	cmp	r0, #0
   20970:	bne	20634 <ftello64@plt+0xefc4>
   20974:	ldr	r1, [r5]
   20978:	add	r1, r1, r6
   2097c:	b	2065c <ftello64@plt+0xefec>
   20980:	ldr	r6, [sp, #120]	; 0x78
   20984:	b	208e0 <ftello64@plt+0xf270>
   20988:	mov	r1, fp
   2098c:	mov	r0, r9
   20990:	bl	19150 <ftello64@plt+0x7ae0>
   20994:	cmp	r0, #0
   20998:	bne	205cc <ftello64@plt+0xef5c>
   2099c:	ldr	r0, [sp, #132]	; 0x84
   209a0:	ldr	r8, [sp, #12]
   209a4:	bl	14c70 <ftello64@plt+0x3600>
   209a8:	b	20774 <ftello64@plt+0xf104>
   209ac:	add	sl, sp, #136	; 0x88
   209b0:	b	20758 <ftello64@plt+0xf0e8>
   209b4:	mov	r3, #12
   209b8:	str	r3, [sp, #48]	; 0x30
   209bc:	b	20244 <ftello64@plt+0xebd4>
   209c0:	mov	r2, fp
   209c4:	add	r1, sp, #132	; 0x84
   209c8:	ldr	r0, [sp, #128]	; 0x80
   209cc:	bl	196e0 <ftello64@plt+0x8070>
   209d0:	cmp	r0, #0
   209d4:	bne	20ab8 <ftello64@plt+0xf448>
   209d8:	cmp	sl, #0
   209dc:	beq	20634 <ftello64@plt+0xefc4>
   209e0:	ldr	r4, [sl]
   209e4:	ldr	r3, [sl, #4]
   209e8:	add	r1, r4, #1
   209ec:	cmp	r1, r3
   209f0:	str	r1, [sl]
   209f4:	ldr	r5, [sp, #120]	; 0x78
   209f8:	beq	20a8c <ftello64@plt+0xf41c>
   209fc:	ldr	r3, [sl, #8]
   20a00:	add	r2, r4, r4, lsl #1
   20a04:	ldr	r0, [sp, #44]	; 0x2c
   20a08:	lsl	r4, r2, #3
   20a0c:	str	r5, [r3, r2, lsl #3]
   20a10:	add	r5, r3, r4
   20a14:	str	r6, [r5, #4]
   20a18:	bl	26788 <ftello64@plt+0x15118>
   20a1c:	ldr	r3, [sl, #8]
   20a20:	add	r3, r3, r4
   20a24:	str	r0, [r5, #8]
   20a28:	ldr	r0, [r3, #8]
   20a2c:	cmp	r0, #0
   20a30:	beq	2099c <ftello64@plt+0xf32c>
   20a34:	ldr	r5, [sp, #20]
   20a38:	ldr	r1, [sp, #476]	; 0x1dc
   20a3c:	mov	r2, r5
   20a40:	bl	1134c <memcpy@plt>
   20a44:	ldr	r3, [sl, #8]
   20a48:	mov	r2, r5
   20a4c:	add	r3, r3, r4
   20a50:	ldr	r1, [sp, #16]
   20a54:	ldr	r0, [r3, #8]
   20a58:	add	r0, r0, r5
   20a5c:	bl	1134c <memcpy@plt>
   20a60:	ldr	r0, [sl, #8]
   20a64:	mov	r1, r9
   20a68:	add	r0, r0, r4
   20a6c:	add	r0, r0, #12
   20a70:	bl	1a1ec <ftello64@plt+0x8b7c>
   20a74:	cmp	r0, #0
   20a78:	beq	20634 <ftello64@plt+0xefc4>
   20a7c:	b	2099c <ftello64@plt+0xf32c>
   20a80:	cmn	fp, #2
   20a84:	bne	201dc <ftello64@plt+0xeb6c>
   20a88:	b	2099c <ftello64@plt+0xf32c>
   20a8c:	add	r1, r1, r1, lsl #1
   20a90:	ldr	r0, [sl, #8]
   20a94:	lsl	r1, r1, #4
   20a98:	bl	267b4 <ftello64@plt+0x15144>
   20a9c:	subs	r3, r0, #0
   20aa0:	beq	2099c <ftello64@plt+0xf32c>
   20aa4:	ldr	r2, [sl, #4]
   20aa8:	str	r3, [sl, #8]
   20aac:	lsl	r2, r2, #1
   20ab0:	str	r2, [sl, #4]
   20ab4:	b	20a00 <ftello64@plt+0xf390>
   20ab8:	mov	fp, r6
   20abc:	b	20634 <ftello64@plt+0xefc4>
   20ac0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   20ac4:	mov	fp, r2
   20ac8:	ldr	r2, [r0, #100]	; 0x64
   20acc:	sub	sp, sp, #100	; 0x64
   20ad0:	mov	ip, #0
   20ad4:	ldr	r2, [r2, fp, lsl #2]
   20ad8:	mov	r4, r3
   20adc:	cmp	r2, ip
   20ae0:	lsl	r3, fp, #2
   20ae4:	str	r3, [sp, #40]	; 0x28
   20ae8:	str	r0, [sp, #32]
   20aec:	mov	r9, r1
   20af0:	ldr	r5, [r0, #84]	; 0x54
   20af4:	str	ip, [sp, #64]	; 0x40
   20af8:	ldr	r3, [r4, #4]
   20afc:	beq	20f70 <ftello64@plt+0xf900>
   20b00:	add	r2, r2, #4
   20b04:	cmp	r3, ip
   20b08:	str	r2, [sp, #24]
   20b0c:	bne	20b4c <ftello64@plt+0xf4dc>
   20b10:	ldr	r3, [r9]
   20b14:	mov	r2, #0
   20b18:	str	r2, [r3, fp, lsl #2]
   20b1c:	ldr	r3, [sp, #24]
   20b20:	cmp	r3, #0
   20b24:	beq	20cac <ftello64@plt+0xf63c>
   20b28:	ldr	r3, [sp, #32]
   20b2c:	ldr	r3, [r3, #100]	; 0x64
   20b30:	ldr	r3, [r3, fp, lsl #2]
   20b34:	ldrb	r3, [r3, #52]	; 0x34
   20b38:	ands	r3, r3, #64	; 0x40
   20b3c:	bne	20c00 <ftello64@plt+0xf590>
   20b40:	mov	r0, r3
   20b44:	add	sp, sp, #100	; 0x64
   20b48:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   20b4c:	add	r0, sp, #96	; 0x60
   20b50:	mov	r2, r4
   20b54:	str	ip, [r0, #-28]!	; 0xffffffe4
   20b58:	mov	r1, r5
   20b5c:	bl	1a6dc <ftello64@plt+0x906c>
   20b60:	ldr	r3, [sp, #68]	; 0x44
   20b64:	cmp	r3, #0
   20b68:	mov	r6, r0
   20b6c:	bne	20b40 <ftello64@plt+0xf4d0>
   20b70:	ldr	r7, [r0, #28]
   20b74:	cmp	r7, #0
   20b78:	addne	r6, r0, #28
   20b7c:	bne	20cbc <ftello64@plt+0xf64c>
   20b80:	ldr	r0, [r4, #4]
   20b84:	str	r7, [r6, #32]
   20b88:	str	r0, [r6, #28]
   20b8c:	lsl	r0, r0, #2
   20b90:	bl	26788 <ftello64@plt+0x15118>
   20b94:	add	r6, r6, #28
   20b98:	cmp	r0, #0
   20b9c:	str	r0, [r6, #8]
   20ba0:	beq	20bf0 <ftello64@plt+0xf580>
   20ba4:	ldr	r3, [r4, #4]
   20ba8:	str	r7, [sp, #68]	; 0x44
   20bac:	cmp	r3, #0
   20bb0:	bgt	20bc4 <ftello64@plt+0xf554>
   20bb4:	b	20cbc <ftello64@plt+0xf64c>
   20bb8:	ldr	r3, [r4, #4]
   20bbc:	cmp	r7, r3
   20bc0:	bge	20cbc <ftello64@plt+0xf64c>
   20bc4:	ldr	r3, [r4, #8]
   20bc8:	ldr	r1, [r5, #28]
   20bcc:	mov	r0, r6
   20bd0:	ldr	r3, [r3, r7, lsl #2]
   20bd4:	add	r7, r7, #1
   20bd8:	add	r3, r3, r3, lsl #1
   20bdc:	add	r1, r1, r3, lsl #2
   20be0:	bl	1ac5c <ftello64@plt+0x95ec>
   20be4:	cmp	r0, #0
   20be8:	str	r0, [sp, #68]	; 0x44
   20bec:	beq	20bb8 <ftello64@plt+0xf548>
   20bf0:	mov	r3, #12
   20bf4:	mov	r0, r3
   20bf8:	add	sp, sp, #100	; 0x64
   20bfc:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   20c00:	ldr	r3, [sp, #32]
   20c04:	ldr	ip, [r3, #108]	; 0x6c
   20c08:	mov	r3, #0
   20c0c:	mov	r0, r3
   20c10:	mov	r3, ip
   20c14:	cmp	r0, r3
   20c18:	bge	20c78 <ftello64@plt+0xf608>
   20c1c:	add	r2, r0, r3
   20c20:	ldr	r1, [sp, #32]
   20c24:	add	r2, r2, r2, lsr #31
   20c28:	asr	r2, r2, #1
   20c2c:	ldr	lr, [r1, #116]	; 0x74
   20c30:	add	r1, r2, r2, lsl #1
   20c34:	add	r1, lr, r1, lsl #3
   20c38:	ldr	r1, [r1, #4]
   20c3c:	cmp	fp, r1
   20c40:	ble	20c68 <ftello64@plt+0xf5f8>
   20c44:	b	20d10 <ftello64@plt+0xf6a0>
   20c48:	asr	r3, r3, #1
   20c4c:	mov	r4, r3
   20c50:	add	r1, r3, r3, lsl #1
   20c54:	add	r1, lr, r1, lsl #3
   20c58:	ldr	r1, [r1, #4]
   20c5c:	cmp	fp, r1
   20c60:	bgt	20d18 <ftello64@plt+0xf6a8>
   20c64:	mov	r2, r3
   20c68:	add	r3, r0, r2
   20c6c:	cmp	r0, r2
   20c70:	add	r3, r3, r3, lsr #31
   20c74:	blt	20c48 <ftello64@plt+0xf5d8>
   20c78:	str	r0, [sp, #44]	; 0x2c
   20c7c:	ldr	r3, [sp, #44]	; 0x2c
   20c80:	cmp	ip, r3
   20c84:	ble	20cac <ftello64@plt+0xf63c>
   20c88:	add	r2, r3, r3, lsl #1
   20c8c:	ldr	r3, [sp, #32]
   20c90:	lsl	r2, r2, #3
   20c94:	str	r2, [sp, #56]	; 0x38
   20c98:	ldr	r3, [r3, #116]	; 0x74
   20c9c:	add	r3, r3, r2
   20ca0:	ldr	r3, [r3, #4]
   20ca4:	cmp	fp, r3
   20ca8:	beq	20d24 <ftello64@plt+0xf6b4>
   20cac:	mov	r3, #0
   20cb0:	mov	r0, r3
   20cb4:	add	sp, sp, #100	; 0x64
   20cb8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   20cbc:	mov	r2, r6
   20cc0:	ldr	r1, [sp, #24]
   20cc4:	mov	r0, r4
   20cc8:	bl	19bc0 <ftello64@plt+0x8550>
   20ccc:	cmp	r0, #0
   20cd0:	mov	r3, r0
   20cd4:	str	r0, [sp, #64]	; 0x40
   20cd8:	bne	20b40 <ftello64@plt+0xf4d0>
   20cdc:	ldr	r2, [r9, #20]
   20ce0:	cmp	r2, #0
   20ce4:	bne	20f84 <ftello64@plt+0xf914>
   20ce8:	mov	r2, r4
   20cec:	mov	r1, r5
   20cf0:	add	r0, sp, #64	; 0x40
   20cf4:	ldr	r4, [r9]
   20cf8:	bl	1a6dc <ftello64@plt+0x906c>
   20cfc:	ldr	r3, [sp, #64]	; 0x40
   20d00:	cmp	r3, #0
   20d04:	str	r0, [r4, fp, lsl #2]
   20d08:	beq	20b1c <ftello64@plt+0xf4ac>
   20d0c:	b	20b40 <ftello64@plt+0xf4d0>
   20d10:	mov	r4, r2
   20d14:	mov	r2, r3
   20d18:	add	r0, r4, #1
   20d1c:	mov	r3, r2
   20d20:	b	20c14 <ftello64@plt+0xf5a4>
   20d24:	ldr	r3, [sp, #44]	; 0x2c
   20d28:	cmn	r3, #1
   20d2c:	beq	20cac <ftello64@plt+0xf63c>
   20d30:	ldr	r3, [sp, #24]
   20d34:	ldr	r2, [sp, #32]
   20d38:	ldr	r0, [r3, #4]
   20d3c:	mov	r3, #0
   20d40:	cmp	r0, r3
   20d44:	str	r3, [sp, #68]	; 0x44
   20d48:	ldr	sl, [r2, #84]	; 0x54
   20d4c:	ble	20cac <ftello64@plt+0xf63c>
   20d50:	str	r3, [sp, #16]
   20d54:	add	r3, r9, #24
   20d58:	str	r3, [sp, #48]	; 0x30
   20d5c:	add	r3, r9, #20
   20d60:	str	r3, [sp, #52]	; 0x34
   20d64:	add	r3, fp, #1
   20d68:	str	r3, [sp, #60]	; 0x3c
   20d6c:	b	20d8c <ftello64@plt+0xf71c>
   20d70:	cmp	r3, #4
   20d74:	beq	20dc8 <ftello64@plt+0xf758>
   20d78:	ldr	r3, [sp, #16]
   20d7c:	add	r3, r3, #1
   20d80:	cmp	r3, r0
   20d84:	str	r3, [sp, #16]
   20d88:	bge	21240 <ftello64@plt+0xfbd0>
   20d8c:	ldr	r3, [sp, #24]
   20d90:	ldr	ip, [sp, #16]
   20d94:	ldr	r2, [r9, #8]
   20d98:	ldr	r1, [r3, #8]
   20d9c:	ldr	r3, [sl]
   20da0:	ldr	r8, [r1, ip, lsl #2]
   20da4:	cmp	r8, r2
   20da8:	add	r3, r3, r8, lsl #3
   20dac:	ldrb	r3, [r3, #4]
   20db0:	bne	20d70 <ftello64@plt+0xf700>
   20db4:	ldr	r2, [r9, #12]
   20db8:	cmp	fp, r2
   20dbc:	beq	20d78 <ftello64@plt+0xf708>
   20dc0:	cmp	r3, #4
   20dc4:	bne	20d78 <ftello64@plt+0xf708>
   20dc8:	ldr	r3, [sp, #32]
   20dcc:	ldr	r2, [sp, #56]	; 0x38
   20dd0:	ldr	r6, [sp, #44]	; 0x2c
   20dd4:	ldr	r4, [r3, #116]	; 0x74
   20dd8:	add	r3, r8, r8, lsl #1
   20ddc:	add	r4, r4, r2
   20de0:	lsl	r3, r3, #2
   20de4:	str	r3, [sp, #36]	; 0x24
   20de8:	lsl	r3, r8, #2
   20dec:	str	r3, [sp, #28]
   20df0:	mov	r7, r2
   20df4:	b	20e10 <ftello64@plt+0xf7a0>
   20df8:	ldrb	r3, [r4, #20]
   20dfc:	add	r6, r6, #1
   20e00:	add	r7, r7, #24
   20e04:	cmp	r3, #0
   20e08:	add	r4, r4, #24
   20e0c:	beq	20f64 <ftello64@plt+0xf8f4>
   20e10:	ldr	r3, [r4]
   20e14:	cmp	r8, r3
   20e18:	bne	20df8 <ftello64@plt+0xf788>
   20e1c:	ldr	r3, [r4, #8]
   20e20:	ldr	r5, [r4, #12]
   20e24:	sub	r5, r5, r3
   20e28:	cmp	r5, #0
   20e2c:	add	r5, fp, r5
   20e30:	ldreq	r3, [sl, #20]
   20e34:	ldreq	r2, [sp, #36]	; 0x24
   20e38:	ldrne	r2, [sp, #28]
   20e3c:	addeq	r3, r3, r2
   20e40:	ldrne	r3, [sl, #12]
   20e44:	ldreq	r3, [r3, #8]
   20e48:	ldrne	r3, [r3, r2]
   20e4c:	ldr	r2, [r9, #12]
   20e50:	ldreq	r3, [r3]
   20e54:	cmp	r5, r2
   20e58:	bgt	20df8 <ftello64@plt+0xf788>
   20e5c:	ldr	r2, [r9]
   20e60:	ldr	r0, [r2, r5, lsl #2]
   20e64:	cmp	r0, #0
   20e68:	beq	20df8 <ftello64@plt+0xf788>
   20e6c:	mov	r2, r3
   20e70:	add	r1, r0, #12
   20e74:	ldr	r0, [r0, #8]
   20e78:	str	r3, [sp, #20]
   20e7c:	bl	196e0 <ftello64@plt+0x8070>
   20e80:	ldr	r3, [sp, #20]
   20e84:	cmp	r0, #0
   20e88:	beq	20df8 <ftello64@plt+0xf788>
   20e8c:	stmib	sp, {r3, r5}
   20e90:	str	fp, [sp]
   20e94:	mov	r3, r8
   20e98:	ldr	r2, [sp, #48]	; 0x30
   20e9c:	ldr	r1, [sp, #52]	; 0x34
   20ea0:	ldr	r0, [sp, #32]
   20ea4:	bl	199ac <ftello64@plt+0x833c>
   20ea8:	cmp	r0, #0
   20eac:	bne	20df8 <ftello64@plt+0xf788>
   20eb0:	ldr	r3, [sp, #68]	; 0x44
   20eb4:	cmp	r3, #0
   20eb8:	beq	211c8 <ftello64@plt+0xfb58>
   20ebc:	mov	r1, r6
   20ec0:	add	r0, sp, #84	; 0x54
   20ec4:	str	r8, [sp, #76]	; 0x4c
   20ec8:	str	fp, [sp, #80]	; 0x50
   20ecc:	bl	19150 <ftello64@plt+0x7ae0>
   20ed0:	cmp	r0, #0
   20ed4:	beq	21254 <ftello64@plt+0xfbe4>
   20ed8:	ldr	r3, [sp, #68]	; 0x44
   20edc:	ldr	r2, [sp, #40]	; 0x28
   20ee0:	add	r1, sp, #68	; 0x44
   20ee4:	ldr	r0, [sp, #32]
   20ee8:	ldr	r4, [r3, r2]
   20eec:	bl	1edd8 <ftello64@plt+0xd768>
   20ef0:	cmp	r0, #0
   20ef4:	bne	211f4 <ftello64@plt+0xfb84>
   20ef8:	ldr	r1, [r9, #4]
   20efc:	cmp	r1, #0
   20f00:	beq	20f1c <ftello64@plt+0xf8ac>
   20f04:	ldr	r3, [sp, #60]	; 0x3c
   20f08:	ldr	r2, [sp, #68]	; 0x44
   20f0c:	mov	r0, sl
   20f10:	bl	1a8e4 <ftello64@plt+0x9274>
   20f14:	cmp	r0, #0
   20f18:	bne	211f4 <ftello64@plt+0xfb84>
   20f1c:	ldr	r3, [sp, #68]	; 0x44
   20f20:	ldr	r1, [sp, #40]	; 0x28
   20f24:	ldr	r5, [sp, #88]	; 0x58
   20f28:	mov	r2, r6
   20f2c:	str	r4, [r3, r1]
   20f30:	mov	r0, r5
   20f34:	add	r1, sp, #92	; 0x5c
   20f38:	bl	196e0 <ftello64@plt+0x8070>
   20f3c:	sub	r2, r0, #1
   20f40:	cmp	r5, r2
   20f44:	movgt	r3, #0
   20f48:	movle	r3, #1
   20f4c:	orrs	r3, r3, r2, lsr #31
   20f50:	beq	21220 <ftello64@plt+0xfbb0>
   20f54:	ldr	r3, [sp, #32]
   20f58:	ldr	r4, [r3, #116]	; 0x74
   20f5c:	add	r4, r4, r7
   20f60:	b	20df8 <ftello64@plt+0xf788>
   20f64:	ldr	r3, [sp, #24]
   20f68:	ldr	r0, [r3, #4]
   20f6c:	b	20d78 <ftello64@plt+0xf708>
   20f70:	cmp	r3, #0
   20f74:	strne	r2, [sp, #24]
   20f78:	bne	20ce8 <ftello64@plt+0xf678>
   20f7c:	str	r3, [sp, #24]
   20f80:	b	20b10 <ftello64@plt+0xf4a0>
   20f84:	ldr	r2, [sp, #32]
   20f88:	ldr	r2, [r2, #116]	; 0x74
   20f8c:	str	r2, [sp, #20]
   20f90:	ble	21074 <ftello64@plt+0xfa04>
   20f94:	mov	r8, r0
   20f98:	str	fp, [sp, #16]
   20f9c:	ldr	r3, [r9, #24]
   20fa0:	ldr	r2, [sp, #20]
   20fa4:	ldr	r0, [sp, #16]
   20fa8:	ldr	r3, [r3, r8, lsl #2]
   20fac:	add	r3, r3, r3, lsl #1
   20fb0:	add	r2, r2, r3, lsl #3
   20fb4:	ldr	r1, [r2, #8]
   20fb8:	cmp	r0, r1
   20fbc:	ble	21060 <ftello64@plt+0xf9f0>
   20fc0:	ldr	r1, [r2, #4]
   20fc4:	ldr	r0, [sp, #16]
   20fc8:	cmp	r0, r1
   20fcc:	bgt	21060 <ftello64@plt+0xf9f0>
   20fd0:	ldr	r1, [sp, #20]
   20fd4:	ldr	r2, [r2, #12]
   20fd8:	ldr	r7, [r4, #4]
   20fdc:	ldr	r1, [r1, r3, lsl #3]
   20fe0:	ldr	r3, [r5]
   20fe4:	cmp	r0, r2
   20fe8:	ldr	r6, [r3, r1, lsl #3]
   20fec:	beq	21080 <ftello64@plt+0xfa10>
   20ff0:	cmp	r7, #0
   20ff4:	ble	21060 <ftello64@plt+0xf9f0>
   20ff8:	mov	sl, #0
   20ffc:	b	21010 <ftello64@plt+0xf9a0>
   21000:	add	sl, sl, #1
   21004:	cmp	sl, r7
   21008:	bge	21060 <ftello64@plt+0xf9f0>
   2100c:	ldr	r3, [r5]
   21010:	ldr	r2, [r4, #8]
   21014:	ldr	r1, [r2, sl, lsl #2]
   21018:	add	r2, r3, r1, lsl #3
   2101c:	ldrb	r2, [r2, #4]
   21020:	sub	r2, r2, #8
   21024:	cmp	r2, #1
   21028:	bhi	21000 <ftello64@plt+0xf990>
   2102c:	ldr	r3, [r3, r1, lsl #3]
   21030:	cmp	r6, r3
   21034:	bne	21000 <ftello64@plt+0xf990>
   21038:	ldr	r3, [sp, #24]
   2103c:	mov	r2, r4
   21040:	mov	r0, r5
   21044:	bl	1aa38 <ftello64@plt+0x93c8>
   21048:	cmp	r0, #0
   2104c:	bne	21268 <ftello64@plt+0xfbf8>
   21050:	ldr	r7, [r4, #4]
   21054:	add	sl, sl, #1
   21058:	cmp	sl, r7
   2105c:	blt	2100c <ftello64@plt+0xf99c>
   21060:	ldr	r3, [r9, #20]
   21064:	add	r8, r8, #1
   21068:	cmp	r8, r3
   2106c:	blt	20f9c <ftello64@plt+0xf92c>
   21070:	ldr	fp, [sp, #16]
   21074:	mov	r3, #0
   21078:	str	r3, [sp, #64]	; 0x40
   2107c:	b	20ce8 <ftello64@plt+0xf678>
   21080:	cmp	r7, #0
   21084:	ble	21060 <ftello64@plt+0xf9f0>
   21088:	ldr	ip, [r4, #8]
   2108c:	mvn	r2, #0
   21090:	mov	fp, r2
   21094:	add	sl, ip, r7, lsl #2
   21098:	mov	r2, ip
   2109c:	str	ip, [sp, #28]
   210a0:	mov	ip, fp
   210a4:	b	210c4 <ftello64@plt+0xfa54>
   210a8:	cmp	r0, #9
   210ac:	bne	210bc <ftello64@plt+0xfa4c>
   210b0:	ldr	r0, [lr]
   210b4:	cmp	r6, r0
   210b8:	moveq	fp, r1
   210bc:	cmp	sl, r2
   210c0:	beq	210ec <ftello64@plt+0xfa7c>
   210c4:	ldr	r1, [r2], #4
   210c8:	add	lr, r3, r1, lsl #3
   210cc:	ldrb	r0, [lr, #4]
   210d0:	cmp	r0, #8
   210d4:	bne	210a8 <ftello64@plt+0xfa38>
   210d8:	ldr	r0, [r3, r1, lsl #3]
   210dc:	cmp	r6, r0
   210e0:	moveq	ip, r1
   210e4:	cmp	sl, r2
   210e8:	bne	210c4 <ftello64@plt+0xfa54>
   210ec:	mov	r3, ip
   210f0:	cmp	r3, #0
   210f4:	mov	r6, fp
   210f8:	ldr	ip, [sp, #28]
   210fc:	blt	2125c <ftello64@plt+0xfbec>
   21100:	mov	r1, r3
   21104:	mov	r2, r4
   21108:	ldr	r3, [sp, #24]
   2110c:	mov	r0, r5
   21110:	bl	1aa38 <ftello64@plt+0x93c8>
   21114:	cmp	r0, #0
   21118:	bne	21268 <ftello64@plt+0xfbf8>
   2111c:	cmp	fp, #0
   21120:	blt	21060 <ftello64@plt+0xf9f0>
   21124:	ldr	r7, [r4, #4]
   21128:	cmp	r7, #0
   2112c:	ble	21060 <ftello64@plt+0xf9f0>
   21130:	ldr	ip, [r4, #8]
   21134:	mov	sl, #0
   21138:	str	r8, [sp, #28]
   2113c:	mov	fp, r6
   21140:	b	21154 <ftello64@plt+0xfae4>
   21144:	add	sl, sl, #1
   21148:	cmp	sl, r7
   2114c:	bge	21238 <ftello64@plt+0xfbc8>
   21150:	ldr	ip, [r4, #8]
   21154:	ldr	r8, [ip, sl, lsl #2]
   21158:	ldr	r0, [r5, #28]
   2115c:	mov	r2, fp
   21160:	add	r6, r8, r8, lsl #1
   21164:	lsl	r6, r6, #2
   21168:	add	r0, r0, r6
   2116c:	add	r1, r0, #8
   21170:	ldr	r0, [r0, #4]
   21174:	bl	196e0 <ftello64@plt+0x8070>
   21178:	mov	r2, fp
   2117c:	cmp	r0, #0
   21180:	bne	21144 <ftello64@plt+0xfad4>
   21184:	ldr	r1, [r5, #24]
   21188:	add	r6, r1, r6
   2118c:	add	r1, r6, #8
   21190:	ldr	r0, [r6, #4]
   21194:	bl	196e0 <ftello64@plt+0x8070>
   21198:	cmp	r0, #0
   2119c:	bne	21144 <ftello64@plt+0xfad4>
   211a0:	mov	r1, r8
   211a4:	ldr	r3, [sp, #24]
   211a8:	mov	r2, r4
   211ac:	mov	r0, r5
   211b0:	bl	1aa38 <ftello64@plt+0x93c8>
   211b4:	sub	sl, sl, #1
   211b8:	cmp	r0, #0
   211bc:	bne	21268 <ftello64@plt+0xfbf8>
   211c0:	ldr	r7, [r4, #4]
   211c4:	b	21144 <ftello64@plt+0xfad4>
   211c8:	mov	ip, r9
   211cc:	add	lr, sp, #68	; 0x44
   211d0:	ldm	ip!, {r0, r1, r2, r3}
   211d4:	stmia	lr!, {r0, r1, r2, r3}
   211d8:	ldm	ip, {r0, r1, r2}
   211dc:	stm	lr, {r0, r1, r2}
   211e0:	mov	r1, ip
   211e4:	add	r0, sp, #84	; 0x54
   211e8:	bl	1a1ec <ftello64@plt+0x8b7c>
   211ec:	cmp	r0, #0
   211f0:	beq	20ebc <ftello64@plt+0xf84c>
   211f4:	mov	r3, r0
   211f8:	ldr	r2, [sp, #68]	; 0x44
   211fc:	cmp	r2, #0
   21200:	beq	20b40 <ftello64@plt+0xf4d0>
   21204:	ldr	r0, [sp, #92]	; 0x5c
   21208:	str	r3, [sp, #16]
   2120c:	bl	14c70 <ftello64@plt+0x3600>
   21210:	ldr	r3, [sp, #16]
   21214:	mov	r0, r3
   21218:	add	sp, sp, #100	; 0x64
   2121c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   21220:	add	r0, sp, #96	; 0x60
   21224:	sub	r5, r5, #1
   21228:	str	r5, [r0, #-8]!
   2122c:	add	r1, sp, #92	; 0x5c
   21230:	bl	19870 <ftello64@plt+0x8200>
   21234:	b	20f54 <ftello64@plt+0xf8e4>
   21238:	ldr	r8, [sp, #28]
   2123c:	b	21060 <ftello64@plt+0xf9f0>
   21240:	ldr	r3, [sp, #68]	; 0x44
   21244:	cmp	r3, #0
   21248:	movne	r3, #0
   2124c:	bne	21204 <ftello64@plt+0xfb94>
   21250:	b	20cac <ftello64@plt+0xf63c>
   21254:	mov	r3, #12
   21258:	b	211f8 <ftello64@plt+0xfb88>
   2125c:	cmp	fp, #0
   21260:	bge	21134 <ftello64@plt+0xfac4>
   21264:	b	21060 <ftello64@plt+0xf9f0>
   21268:	mov	r3, r0
   2126c:	b	20b40 <ftello64@plt+0xf4d0>
   21270:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   21274:	sub	sp, sp, #8
   21278:	ldr	r6, [r1, #40]	; 0x28
   2127c:	ldr	r3, [r1, #56]	; 0x38
   21280:	cmp	r3, r6
   21284:	ble	214f8 <ftello64@plt+0xfe88>
   21288:	ldr	sl, [r1, #4]
   2128c:	ldrb	r3, [r0, #6]
   21290:	mov	r8, r2
   21294:	ldrb	r7, [sl, r6]
   21298:	and	r3, r3, #159	; 0x9f
   2129c:	strb	r3, [r0, #6]
   212a0:	strb	r7, [r0]
   212a4:	ldr	r3, [r1, #80]	; 0x50
   212a8:	mov	r5, r0
   212ac:	cmp	r3, #1
   212b0:	mov	r4, r1
   212b4:	ble	2150c <ftello64@plt+0xfe9c>
   212b8:	ldr	r2, [r1, #28]
   212bc:	cmp	r6, r2
   212c0:	beq	212d4 <ftello64@plt+0xfc64>
   212c4:	ldr	r2, [r1, #8]
   212c8:	ldr	r2, [r2, r6, lsl #2]
   212cc:	cmn	r2, #1
   212d0:	beq	2176c <ftello64@plt+0x100fc>
   212d4:	cmp	r7, #92	; 0x5c
   212d8:	beq	21574 <ftello64@plt+0xff04>
   212dc:	ldr	r3, [r4, #8]
   212e0:	mov	r2, #1
   212e4:	strb	r2, [r5, #4]
   212e8:	ldr	r9, [r3, r6, lsl #2]
   212ec:	mov	r0, r9
   212f0:	bl	11520 <iswalnum@plt>
   212f4:	ldrb	r3, [r5, #6]
   212f8:	sub	r9, r9, #95	; 0x5f
   212fc:	clz	r9, r9
   21300:	lsr	r9, r9, #5
   21304:	bic	r3, r3, #64	; 0x40
   21308:	cmp	r0, #0
   2130c:	orrne	r9, r9, #1
   21310:	orr	r9, r3, r9, lsl #6
   21314:	strb	r9, [r5, #6]
   21318:	sub	r7, r7, #10
   2131c:	cmp	r7, #115	; 0x73
   21320:	ldrls	pc, [pc, r7, lsl #2]
   21324:	b	21568 <ftello64@plt+0xfef8>
   21328:			; <UNDEFINED> instruction: 0x000217b0
   2132c:	andeq	r1, r2, r8, ror #10
   21330:	andeq	r1, r2, r8, ror #10
   21334:	andeq	r1, r2, r8, ror #10
   21338:	andeq	r1, r2, r8, ror #10
   2133c:	andeq	r1, r2, r8, ror #10
   21340:	andeq	r1, r2, r8, ror #10
   21344:	andeq	r1, r2, r8, ror #10
   21348:	andeq	r1, r2, r8, ror #10
   2134c:	andeq	r1, r2, r8, ror #10
   21350:	andeq	r1, r2, r8, ror #10
   21354:	andeq	r1, r2, r8, ror #10
   21358:	andeq	r1, r2, r8, ror #10
   2135c:	andeq	r1, r2, r8, ror #10
   21360:	andeq	r1, r2, r8, ror #10
   21364:	andeq	r1, r2, r8, ror #10
   21368:	andeq	r1, r2, r8, ror #10
   2136c:	andeq	r1, r2, r8, ror #10
   21370:	andeq	r1, r2, r8, ror #10
   21374:	andeq	r1, r2, r8, ror #10
   21378:	andeq	r1, r2, r8, ror #10
   2137c:	andeq	r1, r2, r8, ror #10
   21380:	andeq	r1, r2, r8, ror #10
   21384:	andeq	r1, r2, r8, ror #10
   21388:	andeq	r1, r2, r8, ror #10
   2138c:	andeq	r1, r2, r8, ror #10
   21390:	andeq	r1, r2, r8, asr #15
   21394:	andeq	r1, r2, r8, ror #10
   21398:	andeq	r1, r2, r8, ror #10
   2139c:	andeq	r1, r2, r8, ror #10
   213a0:	andeq	r1, r2, r8, lsr #16
   213a4:	andeq	r1, r2, r0, asr #16
   213a8:	andeq	r1, r2, r8, asr r8
   213ac:	andeq	r1, r2, r8, ror #16
   213b0:	andeq	r1, r2, r8, ror #10
   213b4:	andeq	r1, r2, r8, ror #10
   213b8:	andeq	r1, r2, r8, lsl #17
   213bc:	andeq	r1, r2, r8, ror #10
   213c0:	andeq	r1, r2, r8, ror #10
   213c4:	andeq	r1, r2, r8, ror #10
   213c8:	andeq	r1, r2, r8, ror #10
   213cc:	andeq	r1, r2, r8, ror #10
   213d0:	andeq	r1, r2, r8, ror #10
   213d4:	andeq	r1, r2, r8, ror #10
   213d8:	andeq	r1, r2, r8, ror #10
   213dc:	andeq	r1, r2, r8, ror #10
   213e0:	andeq	r1, r2, r8, ror #10
   213e4:	andeq	r1, r2, r8, ror #10
   213e8:	andeq	r1, r2, r8, ror #10
   213ec:	andeq	r1, r2, r8, ror #10
   213f0:	andeq	r1, r2, r8, ror #10
   213f4:	andeq	r1, r2, r8, ror #10
   213f8:	andeq	r1, r2, r8, ror #10
   213fc:	muleq	r2, r8, r8
   21400:	andeq	r1, r2, r8, ror #10
   21404:	andeq	r1, r2, r8, ror #10
   21408:	andeq	r1, r2, r8, ror #10
   2140c:	andeq	r1, r2, r8, ror #10
   21410:	andeq	r1, r2, r8, ror #10
   21414:	andeq	r1, r2, r8, ror #10
   21418:	andeq	r1, r2, r8, ror #10
   2141c:	andeq	r1, r2, r8, ror #10
   21420:	andeq	r1, r2, r8, ror #10
   21424:	andeq	r1, r2, r8, ror #10
   21428:	andeq	r1, r2, r8, ror #10
   2142c:	andeq	r1, r2, r8, ror #10
   21430:	andeq	r1, r2, r8, ror #10
   21434:	andeq	r1, r2, r8, ror #10
   21438:	andeq	r1, r2, r8, ror #10
   2143c:	andeq	r1, r2, r8, ror #10
   21440:	andeq	r1, r2, r8, ror #10
   21444:	andeq	r1, r2, r8, ror #10
   21448:	andeq	r1, r2, r8, ror #10
   2144c:	andeq	r1, r2, r8, ror #10
   21450:	andeq	r1, r2, r8, ror #10
   21454:	andeq	r1, r2, r8, ror #10
   21458:	andeq	r1, r2, r8, ror #10
   2145c:	andeq	r1, r2, r8, ror #10
   21460:	andeq	r1, r2, r8, ror #10
   21464:	andeq	r1, r2, r8, ror #10
   21468:	andeq	r1, r2, r8, ror #10
   2146c:			; <UNDEFINED> instruction: 0x000218b8
   21470:	andeq	r1, r2, r8, ror #10
   21474:	andeq	r1, r2, r8, ror #10
   21478:	andeq	r1, r2, r8, asr #17
   2147c:	andeq	r1, r2, r8, ror #10
   21480:	andeq	r1, r2, r8, ror #10
   21484:	andeq	r1, r2, r8, ror #10
   21488:	andeq	r1, r2, r8, ror #10
   2148c:	andeq	r1, r2, r8, ror #10
   21490:	andeq	r1, r2, r8, ror #10
   21494:	andeq	r1, r2, r8, ror #10
   21498:	andeq	r1, r2, r8, ror #10
   2149c:	andeq	r1, r2, r8, ror #10
   214a0:	andeq	r1, r2, r8, ror #10
   214a4:	andeq	r1, r2, r8, ror #10
   214a8:	andeq	r1, r2, r8, ror #10
   214ac:	andeq	r1, r2, r8, ror #10
   214b0:	andeq	r1, r2, r8, ror #10
   214b4:	andeq	r1, r2, r8, ror #10
   214b8:	andeq	r1, r2, r8, ror #10
   214bc:	andeq	r1, r2, r8, ror #10
   214c0:	andeq	r1, r2, r8, ror #10
   214c4:	andeq	r1, r2, r8, ror #10
   214c8:	andeq	r1, r2, r8, ror #10
   214cc:	andeq	r1, r2, r8, ror #10
   214d0:	andeq	r1, r2, r8, ror #10
   214d4:	andeq	r1, r2, r8, ror #10
   214d8:	andeq	r1, r2, r8, ror #10
   214dc:	andeq	r1, r2, r8, ror #10
   214e0:	andeq	r1, r2, r8, ror #10
   214e4:	andeq	r1, r2, r8, ror #10
   214e8:	andeq	r1, r2, r8, ror #10
   214ec:	andeq	r1, r2, r0, asr r5
   214f0:	andeq	r1, r2, r0, lsr #18
   214f4:	muleq	r2, r4, r7
   214f8:	mov	r3, #2
   214fc:	strb	r3, [r0, #4]
   21500:	mov	r0, #0
   21504:	add	sp, sp, #8
   21508:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   2150c:	cmp	r7, #92	; 0x5c
   21510:	beq	21574 <ftello64@plt+0xff04>
   21514:	mov	r3, #1
   21518:	strb	r3, [r5, #4]
   2151c:	bl	114d8 <__ctype_b_loc@plt>
   21520:	lsl	r1, r7, #1
   21524:	ldrb	r2, [r5, #6]
   21528:	bic	r2, r2, #64	; 0x40
   2152c:	ldr	r3, [r0]
   21530:	ldrh	r3, [r3, r1]
   21534:	lsr	r3, r3, #3
   21538:	and	r3, r3, #1
   2153c:	cmp	r7, #95	; 0x5f
   21540:	orreq	r3, r3, #1
   21544:	orr	r3, r2, r3, lsl #6
   21548:	strb	r3, [r5, #6]
   2154c:	b	21318 <ftello64@plt+0xfca8>
   21550:	and	r8, r8, #4608	; 0x1200
   21554:	cmp	r8, #4608	; 0x1200
   21558:	moveq	r3, #23
   2155c:	strbeq	r3, [r5, #4]
   21560:	moveq	r0, #1
   21564:	beq	21504 <ftello64@plt+0xfe94>
   21568:	mov	r0, #1
   2156c:	add	sp, sp, #8
   21570:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   21574:	ldr	r1, [r4, #48]	; 0x30
   21578:	add	r2, r6, #1
   2157c:	cmp	r2, r1
   21580:	bge	21784 <ftello64@plt+0x10114>
   21584:	ldrb	r1, [r4, #75]	; 0x4b
   21588:	cmp	r1, #0
   2158c:	bne	21b40 <ftello64@plt+0x104d0>
   21590:	ldrb	r6, [sl, r2]
   21594:	cmp	r3, #1
   21598:	mov	r3, #1
   2159c:	strb	r6, [r5]
   215a0:	strb	r3, [r5, #4]
   215a4:	ble	21b0c <ftello64@plt+0x1049c>
   215a8:	ldr	r1, [r4, #8]
   215ac:	add	r1, r1, r2, lsl #2
   215b0:	ldr	r4, [r1]
   215b4:	mov	r0, r4
   215b8:	bl	11520 <iswalnum@plt>
   215bc:	ldrb	r3, [r5, #6]
   215c0:	sub	r4, r4, #95	; 0x5f
   215c4:	clz	r4, r4
   215c8:	lsr	r4, r4, #5
   215cc:	bic	r3, r3, #64	; 0x40
   215d0:	cmp	r0, #0
   215d4:	orrne	r4, r4, #1
   215d8:	orr	r4, r3, r4, lsl #6
   215dc:	strb	r4, [r5, #6]
   215e0:	sub	r3, r6, #39	; 0x27
   215e4:	cmp	r3, #86	; 0x56
   215e8:	ldrls	pc, [pc, r3, lsl #2]
   215ec:	b	21764 <ftello64@plt+0x100f4>
   215f0:	andeq	r1, r2, r8, asr #18
   215f4:	andeq	r1, r2, r0, lsr r9
   215f8:	strdeq	r1, [r2], -r4
   215fc:	andeq	r1, r2, r4, ror #14
   21600:	ldrdeq	r1, [r2], -r8
   21604:	andeq	r1, r2, r4, ror #14
   21608:	andeq	r1, r2, r4, ror #14
   2160c:	andeq	r1, r2, r4, ror #14
   21610:	andeq	r1, r2, r4, ror #14
   21614:	andeq	r1, r2, r4, ror #14
   21618:			; <UNDEFINED> instruction: 0x00021ab8
   2161c:			; <UNDEFINED> instruction: 0x00021ab8
   21620:			; <UNDEFINED> instruction: 0x00021ab8
   21624:			; <UNDEFINED> instruction: 0x00021ab8
   21628:			; <UNDEFINED> instruction: 0x00021ab8
   2162c:			; <UNDEFINED> instruction: 0x00021ab8
   21630:			; <UNDEFINED> instruction: 0x00021ab8
   21634:			; <UNDEFINED> instruction: 0x00021ab8
   21638:			; <UNDEFINED> instruction: 0x00021ab8
   2163c:	andeq	r1, r2, r4, ror #14
   21640:	andeq	r1, r2, r4, ror #14
   21644:	muleq	r2, r8, sl
   21648:	andeq	r1, r2, r4, ror #14
   2164c:	andeq	r1, r2, r8, ror sl
   21650:	andeq	r1, r2, ip, asr sl
   21654:	andeq	r1, r2, r4, ror #14
   21658:	andeq	r1, r2, r4, ror #14
   2165c:	andeq	r1, r2, ip, lsr sl
   21660:	andeq	r1, r2, r4, ror #14
   21664:	andeq	r1, r2, r4, ror #14
   21668:	andeq	r1, r2, r4, ror #14
   2166c:	andeq	r1, r2, r4, ror #14
   21670:	andeq	r1, r2, r4, ror #14
   21674:	andeq	r1, r2, r4, ror #14
   21678:	andeq	r1, r2, r4, ror #14
   2167c:	andeq	r1, r2, r4, ror #14
   21680:	andeq	r1, r2, r4, ror #14
   21684:	andeq	r1, r2, r4, ror #14
   21688:	andeq	r1, r2, r4, ror #14
   2168c:	andeq	r1, r2, r4, ror #14
   21690:	andeq	r1, r2, r4, ror #14
   21694:	andeq	r1, r2, r4, ror #14
   21698:	andeq	r1, r2, r4, ror #14
   2169c:	andeq	r1, r2, r4, ror #14
   216a0:	andeq	r1, r2, r4, lsr #20
   216a4:	andeq	r1, r2, r4, ror #14
   216a8:	andeq	r1, r2, r4, ror #14
   216ac:	andeq	r1, r2, r4, ror #14
   216b0:	andeq	r1, r2, ip, lsl #20
   216b4:	andeq	r1, r2, r4, ror #14
   216b8:	andeq	r1, r2, r4, ror #14
   216bc:	andeq	r1, r2, r4, ror #14
   216c0:	andeq	r1, r2, r4, ror #14
   216c4:	andeq	r1, r2, r4, ror #14
   216c8:	andeq	r1, r2, r4, ror #14
   216cc:	andeq	r1, r2, r4, ror #14
   216d0:	andeq	r1, r2, r4, ror #14
   216d4:	andeq	r1, r2, ip, ror #19
   216d8:	andeq	r1, r2, r4, ror #14
   216dc:	andeq	r1, r2, ip, asr #19
   216e0:	andeq	r1, r2, r4, ror #14
   216e4:	andeq	r1, r2, r4, ror #14
   216e8:	andeq	r1, r2, r4, ror #14
   216ec:	andeq	r1, r2, r4, ror #14
   216f0:	andeq	r1, r2, r4, ror #14
   216f4:	andeq	r1, r2, r4, ror #14
   216f8:	andeq	r1, r2, r4, ror #14
   216fc:	andeq	r1, r2, r4, ror #14
   21700:	andeq	r1, r2, r4, ror #14
   21704:	andeq	r1, r2, r4, ror #14
   21708:	andeq	r1, r2, r4, ror #14
   2170c:	andeq	r1, r2, r4, ror #14
   21710:	andeq	r1, r2, r4, ror #14
   21714:	andeq	r1, r2, r4, ror #14
   21718:	andeq	r1, r2, r4, ror #14
   2171c:	andeq	r1, r2, r4, ror #14
   21720:			; <UNDEFINED> instruction: 0x000219b4
   21724:	andeq	r1, r2, r4, ror #14
   21728:	andeq	r1, r2, r4, ror #14
   2172c:	andeq	r1, r2, r4, ror #14
   21730:	muleq	r2, ip, r9
   21734:	andeq	r1, r2, r4, ror #14
   21738:	andeq	r1, r2, r4, ror #14
   2173c:	andeq	r1, r2, r4, ror #14
   21740:	andeq	r1, r2, ip, asr #14
   21744:	andeq	r1, r2, r4, lsl #19
   21748:	andeq	r1, r2, r8, ror #18
   2174c:	and	r8, r8, #4608	; 0x1200
   21750:	cmp	r8, #512	; 0x200
   21754:	moveq	r3, #23
   21758:	strbeq	r3, [r5, #4]
   2175c:	moveq	r0, #2
   21760:	beq	21504 <ftello64@plt+0xfe94>
   21764:	mov	r0, #2
   21768:	b	21504 <ftello64@plt+0xfe94>
   2176c:	ldrb	r3, [r0, #6]
   21770:	mov	r0, #1
   21774:	strb	r0, [r5, #4]
   21778:	orr	r3, r3, #32
   2177c:	strb	r3, [r5, #6]
   21780:	b	21504 <ftello64@plt+0xfe94>
   21784:	mov	r3, #36	; 0x24
   21788:	strb	r3, [r5, #4]
   2178c:	mov	r0, #1
   21790:	b	21504 <ftello64@plt+0xfe94>
   21794:	and	r8, r8, #4608	; 0x1200
   21798:	cmp	r8, #4608	; 0x1200
   2179c:	moveq	r3, #24
   217a0:	strbeq	r3, [r5, #4]
   217a4:	moveq	r0, #1
   217a8:	bne	21568 <ftello64@plt+0xfef8>
   217ac:	b	21504 <ftello64@plt+0xfe94>
   217b0:	tst	r8, #2048	; 0x800
   217b4:	beq	21568 <ftello64@plt+0xfef8>
   217b8:	mov	r3, #10
   217bc:	strb	r3, [r5, #4]
   217c0:	mov	r0, #1
   217c4:	b	21504 <ftello64@plt+0xfe94>
   217c8:	tst	r8, #8
   217cc:	bne	21810 <ftello64@plt+0x101a0>
   217d0:	ldr	r3, [r4, #48]	; 0x30
   217d4:	add	r6, r6, #1
   217d8:	cmp	r6, r3
   217dc:	beq	21810 <ftello64@plt+0x101a0>
   217e0:	mov	r2, r8
   217e4:	str	r6, [r4, #40]	; 0x28
   217e8:	mov	r1, r4
   217ec:	mov	r0, sp
   217f0:	bl	21270 <ftello64@plt+0xfc00>
   217f4:	ldrb	r2, [sp, #4]
   217f8:	ldr	r3, [r4, #40]	; 0x28
   217fc:	sub	r2, r2, #9
   21800:	sub	r3, r3, #1
   21804:	cmp	r2, #1
   21808:	str	r3, [r4, #40]	; 0x28
   2180c:	bhi	21568 <ftello64@plt+0xfef8>
   21810:	mov	r2, #12
   21814:	mov	r3, #32
   21818:	strb	r2, [r5, #4]
   2181c:	str	r3, [r5]
   21820:	mov	r0, #1
   21824:	b	21504 <ftello64@plt+0xfe94>
   21828:	tst	r8, #8192	; 0x2000
   2182c:	beq	21568 <ftello64@plt+0xfef8>
   21830:	mov	r3, #8
   21834:	strb	r3, [r5, #4]
   21838:	mov	r0, #1
   2183c:	b	21504 <ftello64@plt+0xfe94>
   21840:	tst	r8, #8192	; 0x2000
   21844:	beq	21568 <ftello64@plt+0xfef8>
   21848:	mov	r3, #9
   2184c:	strb	r3, [r5, #4]
   21850:	mov	r0, #1
   21854:	b	21504 <ftello64@plt+0xfe94>
   21858:	mov	r3, #11
   2185c:	strb	r3, [r5, #4]
   21860:	mov	r0, #1
   21864:	b	21504 <ftello64@plt+0xfe94>
   21868:	ldr	r3, [pc, #864]	; 21bd0 <ftello64@plt+0x10560>
   2186c:	and	r3, r3, r8
   21870:	cmp	r3, #0
   21874:	bne	21568 <ftello64@plt+0xfef8>
   21878:	mov	r3, #18
   2187c:	strb	r3, [r5, #4]
   21880:	mov	r0, #1
   21884:	b	21504 <ftello64@plt+0xfe94>
   21888:	mov	r3, #5
   2188c:	strb	r3, [r5, #4]
   21890:	mov	r0, #1
   21894:	b	21504 <ftello64@plt+0xfe94>
   21898:	ldr	r3, [pc, #816]	; 21bd0 <ftello64@plt+0x10560>
   2189c:	and	r3, r3, r8
   218a0:	cmp	r3, #0
   218a4:	bne	21568 <ftello64@plt+0xfef8>
   218a8:	mov	r3, #19
   218ac:	strb	r3, [r5, #4]
   218b0:	mov	r0, #1
   218b4:	b	21504 <ftello64@plt+0xfe94>
   218b8:	mov	r3, #20
   218bc:	strb	r3, [r5, #4]
   218c0:	mov	r0, #1
   218c4:	b	21504 <ftello64@plt+0xfe94>
   218c8:	ldr	r3, [pc, #772]	; 21bd4 <ftello64@plt+0x10564>
   218cc:	cmp	r6, #0
   218d0:	and	r3, r3, r8
   218d4:	clz	r3, r3
   218d8:	lsr	r3, r3, #5
   218dc:	moveq	r3, #0
   218e0:	cmp	r3, #0
   218e4:	beq	21908 <ftello64@plt+0x10298>
   218e8:	add	r6, sl, r6
   218ec:	lsr	r3, r8, #11
   218f0:	ldrb	r2, [r6, #-1]
   218f4:	eor	r3, r3, #1
   218f8:	cmp	r2, #10
   218fc:	orrne	r3, r3, #1
   21900:	tst	r3, #1
   21904:	bne	21568 <ftello64@plt+0xfef8>
   21908:	mov	r2, #12
   2190c:	mov	r3, #16
   21910:	strb	r2, [r5, #4]
   21914:	str	r3, [r5]
   21918:	mov	r0, #1
   2191c:	b	21504 <ftello64@plt+0xfe94>
   21920:	and	r8, r8, #33792	; 0x8400
   21924:	cmp	r8, #32768	; 0x8000
   21928:	bne	21568 <ftello64@plt+0xfef8>
   2192c:	b	217b8 <ftello64@plt+0x10148>
   21930:	tst	r8, #8192	; 0x2000
   21934:	bne	21764 <ftello64@plt+0x100f4>
   21938:	mov	r3, #8
   2193c:	strb	r3, [r5, #4]
   21940:	mov	r0, #2
   21944:	b	21504 <ftello64@plt+0xfe94>
   21948:	tst	r8, #524288	; 0x80000
   2194c:	bne	21764 <ftello64@plt+0x100f4>
   21950:	mov	r2, #12
   21954:	mov	r3, #128	; 0x80
   21958:	strb	r2, [r5, #4]
   2195c:	str	r3, [r5]
   21960:	mov	r0, #2
   21964:	b	21504 <ftello64@plt+0xfe94>
   21968:	and	r8, r8, #4608	; 0x1200
   2196c:	cmp	r8, #512	; 0x200
   21970:	moveq	r3, #24
   21974:	strbeq	r3, [r5, #4]
   21978:	moveq	r0, #2
   2197c:	bne	21764 <ftello64@plt+0x100f4>
   21980:	b	21504 <ftello64@plt+0xfe94>
   21984:	tst	r8, #33792	; 0x8400
   21988:	bne	21764 <ftello64@plt+0x100f4>
   2198c:	mov	r3, #10
   21990:	strb	r3, [r5, #4]
   21994:	mov	r0, #2
   21998:	b	21504 <ftello64@plt+0xfe94>
   2199c:	tst	r8, #524288	; 0x80000
   219a0:	bne	21764 <ftello64@plt+0x100f4>
   219a4:	mov	r3, #32
   219a8:	strb	r3, [r5, #4]
   219ac:	mov	r0, #2
   219b0:	b	21504 <ftello64@plt+0xfe94>
   219b4:	tst	r8, #524288	; 0x80000
   219b8:	bne	21764 <ftello64@plt+0x100f4>
   219bc:	mov	r3, #34	; 0x22
   219c0:	strb	r3, [r5, #4]
   219c4:	mov	r0, #2
   219c8:	b	21504 <ftello64@plt+0xfe94>
   219cc:	tst	r8, #524288	; 0x80000
   219d0:	bne	21764 <ftello64@plt+0x100f4>
   219d4:	mov	r2, #12
   219d8:	mov	r3, #256	; 0x100
   219dc:	strb	r2, [r5, #4]
   219e0:	str	r3, [r5]
   219e4:	mov	r0, #2
   219e8:	b	21504 <ftello64@plt+0xfe94>
   219ec:	tst	r8, #524288	; 0x80000
   219f0:	bne	21764 <ftello64@plt+0x100f4>
   219f4:	mov	r2, #12
   219f8:	mov	r3, #64	; 0x40
   219fc:	strb	r2, [r5, #4]
   21a00:	str	r3, [r5]
   21a04:	mov	r0, #2
   21a08:	b	21504 <ftello64@plt+0xfe94>
   21a0c:	tst	r8, #524288	; 0x80000
   21a10:	bne	21764 <ftello64@plt+0x100f4>
   21a14:	mov	r3, #33	; 0x21
   21a18:	strb	r3, [r5, #4]
   21a1c:	mov	r0, #2
   21a20:	b	21504 <ftello64@plt+0xfe94>
   21a24:	tst	r8, #524288	; 0x80000
   21a28:	bne	21764 <ftello64@plt+0x100f4>
   21a2c:	mov	r3, #35	; 0x23
   21a30:	strb	r3, [r5, #4]
   21a34:	mov	r0, #2
   21a38:	b	21504 <ftello64@plt+0xfe94>
   21a3c:	tst	r8, #524288	; 0x80000
   21a40:	bne	21764 <ftello64@plt+0x100f4>
   21a44:	mov	r2, #12
   21a48:	mov	r3, #512	; 0x200
   21a4c:	strb	r2, [r5, #4]
   21a50:	str	r3, [r5]
   21a54:	mov	r0, #2
   21a58:	b	21504 <ftello64@plt+0xfe94>
   21a5c:	ldr	r0, [pc, #364]	; 21bd0 <ftello64@plt+0x10560>
   21a60:	and	r0, r0, r8
   21a64:	cmp	r0, #2
   21a68:	moveq	r3, #19
   21a6c:	strbeq	r3, [r5, #4]
   21a70:	bne	21764 <ftello64@plt+0x100f4>
   21a74:	b	21504 <ftello64@plt+0xfe94>
   21a78:	tst	r8, #524288	; 0x80000
   21a7c:	bne	21764 <ftello64@plt+0x100f4>
   21a80:	mov	r2, #12
   21a84:	mov	r3, #9
   21a88:	strb	r2, [r5, #4]
   21a8c:	str	r3, [r5]
   21a90:	mov	r0, #2
   21a94:	b	21504 <ftello64@plt+0xfe94>
   21a98:	tst	r8, #524288	; 0x80000
   21a9c:	bne	21764 <ftello64@plt+0x100f4>
   21aa0:	mov	r2, #12
   21aa4:	mov	r3, #6
   21aa8:	strb	r2, [r5, #4]
   21aac:	str	r3, [r5]
   21ab0:	mov	r0, #2
   21ab4:	b	21504 <ftello64@plt+0xfe94>
   21ab8:	tst	r8, #16384	; 0x4000
   21abc:	bne	21764 <ftello64@plt+0x100f4>
   21ac0:	sub	r6, r6, #49	; 0x31
   21ac4:	mov	r3, #4
   21ac8:	str	r6, [r5]
   21acc:	strb	r3, [r5, #4]
   21ad0:	mov	r0, #2
   21ad4:	b	21504 <ftello64@plt+0xfe94>
   21ad8:	ldr	r0, [pc, #240]	; 21bd0 <ftello64@plt+0x10560>
   21adc:	and	r0, r0, r8
   21ae0:	cmp	r0, #2
   21ae4:	moveq	r3, #18
   21ae8:	strbeq	r3, [r5, #4]
   21aec:	bne	21764 <ftello64@plt+0x100f4>
   21af0:	b	21504 <ftello64@plt+0xfe94>
   21af4:	tst	r8, #8192	; 0x2000
   21af8:	bne	21764 <ftello64@plt+0x100f4>
   21afc:	mov	r3, #9
   21b00:	strb	r3, [r5, #4]
   21b04:	mov	r0, #2
   21b08:	b	21504 <ftello64@plt+0xfe94>
   21b0c:	bl	114d8 <__ctype_b_loc@plt>
   21b10:	lsl	r3, r6, #1
   21b14:	ldrb	r2, [r5, #6]
   21b18:	bic	r2, r2, #64	; 0x40
   21b1c:	ldr	r1, [r0]
   21b20:	ldrh	r3, [r1, r3]
   21b24:	lsr	r3, r3, #3
   21b28:	and	r3, r3, #1
   21b2c:	cmp	r6, #95	; 0x5f
   21b30:	orreq	r3, r3, #1
   21b34:	orr	r3, r2, r3, lsl #6
   21b38:	strb	r3, [r5, #6]
   21b3c:	b	215e0 <ftello64@plt+0xff70>
   21b40:	cmp	r3, #1
   21b44:	ble	21b78 <ftello64@plt+0x10508>
   21b48:	ldr	r0, [r4, #8]
   21b4c:	add	r1, r0, r2, lsl #2
   21b50:	ldr	r0, [r0, r2, lsl #2]
   21b54:	cmn	r0, #1
   21b58:	beq	21bbc <ftello64@plt+0x1054c>
   21b5c:	ldr	r0, [r4, #28]
   21b60:	add	r6, r6, #2
   21b64:	cmp	r0, r6
   21b68:	beq	21b78 <ftello64@plt+0x10508>
   21b6c:	ldr	r0, [r1, #4]
   21b70:	cmn	r0, #1
   21b74:	beq	21bbc <ftello64@plt+0x1054c>
   21b78:	ldrb	r1, [r4, #76]	; 0x4c
   21b7c:	cmp	r1, #0
   21b80:	bne	21b98 <ftello64@plt+0x10528>
   21b84:	ldr	r1, [r4]
   21b88:	ldr	r0, [r4, #24]
   21b8c:	add	r1, r1, r2
   21b90:	ldrb	r6, [r1, r0]
   21b94:	b	21594 <ftello64@plt+0xff24>
   21b98:	ldr	ip, [r4, #12]
   21b9c:	ldr	r1, [r4]
   21ba0:	ldr	r0, [r4, #24]
   21ba4:	ldr	ip, [ip, r2, lsl #2]
   21ba8:	add	r1, r1, ip
   21bac:	ldrb	r6, [r1, r0]
   21bb0:	tst	r6, #128	; 0x80
   21bb4:	bne	21590 <ftello64@plt+0xff20>
   21bb8:	b	21594 <ftello64@plt+0xff24>
   21bbc:	ldrb	r6, [sl, r2]
   21bc0:	mov	r3, #1
   21bc4:	strb	r3, [r5, #4]
   21bc8:	strb	r6, [r5]
   21bcc:	b	215b0 <ftello64@plt+0xff40>
   21bd0:	andeq	r0, r0, r2, lsl #8
   21bd4:	addeq	r0, r0, r8
   21bd8:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   21bdc:	mov	sl, r0
   21be0:	ldr	r8, [pc, #172]	; 21c94 <ftello64@plt+0x10624>
   21be4:	mov	r4, r1
   21be8:	mov	r6, r2
   21bec:	mvn	r5, #0
   21bf0:	mov	r9, #32768	; 0x8000
   21bf4:	mvn	r7, #1
   21bf8:	mov	r2, r6
   21bfc:	mov	r1, sl
   21c00:	mov	r0, r4
   21c04:	bl	21270 <ftello64@plt+0xfc00>
   21c08:	ldrb	r2, [r4, #4]
   21c0c:	ldr	r3, [sl, #40]	; 0x28
   21c10:	cmp	r2, #2
   21c14:	add	r0, r3, r0
   21c18:	str	r0, [sl, #40]	; 0x28
   21c1c:	ldrb	r3, [r4]
   21c20:	beq	21c88 <ftello64@plt+0x10618>
   21c24:	cmp	r3, #44	; 0x2c
   21c28:	cmpne	r2, #24
   21c2c:	beq	21c8c <ftello64@plt+0x1061c>
   21c30:	cmp	r2, #1
   21c34:	beq	21c40 <ftello64@plt+0x105d0>
   21c38:	mov	r5, r7
   21c3c:	b	21bf8 <ftello64@plt+0x10588>
   21c40:	sub	r1, r3, #48	; 0x30
   21c44:	uxtb	r2, r1
   21c48:	cmp	r2, #9
   21c4c:	movhi	r2, #0
   21c50:	movls	r2, #1
   21c54:	cmn	r5, #2
   21c58:	moveq	r2, #0
   21c5c:	cmp	r2, #0
   21c60:	beq	21c38 <ftello64@plt+0x105c8>
   21c64:	cmn	r5, #1
   21c68:	moveq	r5, r1
   21c6c:	beq	21bf8 <ftello64@plt+0x10588>
   21c70:	add	r5, r5, r5, lsl #2
   21c74:	add	r3, r3, r5, lsl #1
   21c78:	cmp	r3, r8
   21c7c:	suble	r5, r3, #48	; 0x30
   21c80:	movgt	r5, r9
   21c84:	b	21bf8 <ftello64@plt+0x10588>
   21c88:	mvn	r5, #1
   21c8c:	mov	r0, r5
   21c90:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   21c94:	andeq	r8, r0, r0, lsr r0
   21c98:	ldr	ip, [r1, #80]	; 0x50
   21c9c:	push	{r4, r5, r6, r7, r8, r9, lr}
   21ca0:	sub	sp, sp, #12
   21ca4:	cmp	ip, #1
   21ca8:	ldr	r4, [r1, #40]	; 0x28
   21cac:	ldrb	r7, [sp, #44]	; 0x2c
   21cb0:	beq	21d24 <ftello64@plt+0x106b4>
   21cb4:	ldr	lr, [r1, #28]
   21cb8:	add	ip, r4, #1
   21cbc:	cmp	ip, lr
   21cc0:	bge	21d24 <ftello64@plt+0x106b4>
   21cc4:	ldr	r5, [r1, #8]
   21cc8:	add	r6, r5, ip, lsl #2
   21ccc:	ldr	ip, [r5, ip, lsl #2]
   21cd0:	cmn	ip, #1
   21cd4:	subeq	lr, lr, r4
   21cd8:	moveq	r2, r6
   21cdc:	moveq	r3, #1
   21ce0:	beq	21cf4 <ftello64@plt+0x10684>
   21ce4:	b	21d24 <ftello64@plt+0x106b4>
   21ce8:	ldr	ip, [r2, #4]!
   21cec:	cmn	ip, #1
   21cf0:	bne	21d04 <ftello64@plt+0x10694>
   21cf4:	add	r3, r3, #1
   21cf8:	cmp	r3, lr
   21cfc:	add	r5, r3, r4
   21d00:	bne	21ce8 <ftello64@plt+0x10678>
   21d04:	ldr	ip, [r6, #-4]
   21d08:	mov	r2, #1
   21d0c:	mov	r3, #0
   21d10:	stm	r0, {r2, ip}
   21d14:	str	r5, [r1, #40]	; 0x28
   21d18:	mov	r0, r3
   21d1c:	add	sp, sp, #12
   21d20:	pop	{r4, r5, r6, r7, r8, r9, pc}
   21d24:	ldrb	ip, [r2, #4]
   21d28:	add	r4, r4, r3
   21d2c:	str	r4, [r1, #40]	; 0x28
   21d30:	and	r3, ip, #251	; 0xfb
   21d34:	cmp	ip, #28
   21d38:	cmpne	r3, #26
   21d3c:	beq	21d78 <ftello64@plt+0x10708>
   21d40:	cmp	ip, #22
   21d44:	moveq	ip, r7
   21d48:	orrne	ip, r7, #1
   21d4c:	cmp	ip, #0
   21d50:	mov	r5, r2
   21d54:	mov	r4, r0
   21d58:	beq	21d8c <ftello64@plt+0x1071c>
   21d5c:	mov	r3, #0
   21d60:	str	r3, [r4]
   21d64:	ldrb	r2, [r5]
   21d68:	mov	r0, r3
   21d6c:	strb	r2, [r4, #4]
   21d70:	add	sp, sp, #12
   21d74:	pop	{r4, r5, r6, r7, r8, r9, pc}
   21d78:	ldr	r5, [r1, #56]	; 0x38
   21d7c:	cmp	r4, r5
   21d80:	blt	21dac <ftello64@plt+0x1073c>
   21d84:	mov	r3, #7
   21d88:	b	21d18 <ftello64@plt+0x106a8>
   21d8c:	ldr	r2, [sp, #40]	; 0x28
   21d90:	mov	r0, sp
   21d94:	bl	17bd0 <ftello64@plt+0x6560>
   21d98:	ldrb	r3, [sp, #4]
   21d9c:	cmp	r3, #21
   21da0:	movne	r3, #11
   21da4:	bne	21d18 <ftello64@plt+0x106a8>
   21da8:	b	21d5c <ftello64@plt+0x106ec>
   21dac:	ldrb	r6, [r2]
   21db0:	mov	lr, #0
   21db4:	b	21dd8 <ftello64@plt+0x10768>
   21db8:	ldr	r3, [r0, #4]
   21dbc:	strb	ip, [r3, lr]
   21dc0:	add	lr, lr, #1
   21dc4:	cmp	lr, #32
   21dc8:	beq	21d84 <ftello64@plt+0x10714>
   21dcc:	ldrb	ip, [r2, #4]
   21dd0:	ldr	r4, [r1, #40]	; 0x28
   21dd4:	ldr	r5, [r1, #56]	; 0x38
   21dd8:	cmp	ip, #30
   21ddc:	beq	21e48 <ftello64@plt+0x107d8>
   21de0:	ldr	ip, [r1, #4]
   21de4:	add	r3, r4, #1
   21de8:	str	r3, [r1, #40]	; 0x28
   21dec:	ldrb	ip, [ip, r4]
   21df0:	cmp	r5, r3
   21df4:	ble	21d84 <ftello64@plt+0x10714>
   21df8:	cmp	r6, ip
   21dfc:	bne	21db8 <ftello64@plt+0x10748>
   21e00:	ldr	r4, [r1, #4]
   21e04:	ldrb	r4, [r4, r3]
   21e08:	cmp	r4, #93	; 0x5d
   21e0c:	bne	21db8 <ftello64@plt+0x10748>
   21e10:	add	r3, r3, #1
   21e14:	str	r3, [r1, #40]	; 0x28
   21e18:	ldr	r1, [r0, #4]
   21e1c:	mov	r3, #0
   21e20:	strb	r3, [r1, lr]
   21e24:	ldrb	r2, [r2, #4]
   21e28:	cmp	r2, #28
   21e2c:	beq	21f28 <ftello64@plt+0x108b8>
   21e30:	cmp	r2, #30
   21e34:	beq	21f1c <ftello64@plt+0x108ac>
   21e38:	cmp	r2, #26
   21e3c:	moveq	r2, #3
   21e40:	streq	r2, [r0]
   21e44:	b	21d18 <ftello64@plt+0x106a8>
   21e48:	ldrb	r3, [r1, #75]	; 0x4b
   21e4c:	cmp	r3, #0
   21e50:	beq	21de0 <ftello64@plt+0x10770>
   21e54:	ldrb	r3, [r1, #76]	; 0x4c
   21e58:	cmp	r3, #0
   21e5c:	beq	21ef8 <ftello64@plt+0x10888>
   21e60:	ldr	r8, [r1, #28]
   21e64:	cmp	r4, r8
   21e68:	beq	21f14 <ftello64@plt+0x108a4>
   21e6c:	ldr	r3, [r1, #8]
   21e70:	lsl	ip, r4, #2
   21e74:	ldr	r3, [r3, r4, lsl #2]
   21e78:	cmn	r3, #1
   21e7c:	beq	21de0 <ftello64@plt+0x10770>
   21e80:	ldr	r7, [r1, #12]
   21e84:	ldr	r3, [r1]
   21e88:	ldr	r7, [r7, ip]
   21e8c:	ldr	ip, [r1, #24]
   21e90:	add	r3, r3, r7
   21e94:	ldrb	ip, [r3, ip]
   21e98:	tst	ip, #128	; 0x80
   21e9c:	bne	21de0 <ftello64@plt+0x10770>
   21ea0:	ldr	r3, [r1, #80]	; 0x50
   21ea4:	cmp	r3, #1
   21ea8:	add	r3, r4, #1
   21eac:	beq	21ef0 <ftello64@plt+0x10880>
   21eb0:	cmp	r8, r3
   21eb4:	ble	21ef0 <ftello64@plt+0x10880>
   21eb8:	ldr	r9, [r1, #8]
   21ebc:	add	r7, r9, r3, lsl #2
   21ec0:	ldr	r9, [r9, r3, lsl #2]
   21ec4:	cmn	r9, #1
   21ec8:	addeq	r4, r4, #2
   21ecc:	beq	21ee4 <ftello64@plt+0x10874>
   21ed0:	b	21ef0 <ftello64@plt+0x10880>
   21ed4:	ldr	r9, [r7, #4]!
   21ed8:	add	r4, r4, #1
   21edc:	cmn	r9, #1
   21ee0:	bne	21ef0 <ftello64@plt+0x10880>
   21ee4:	cmp	r4, r8
   21ee8:	mov	r3, r4
   21eec:	bne	21ed4 <ftello64@plt+0x10864>
   21ef0:	str	r3, [r1, #40]	; 0x28
   21ef4:	b	21df0 <ftello64@plt+0x10780>
   21ef8:	ldr	ip, [r1]
   21efc:	ldr	r7, [r1, #24]
   21f00:	add	ip, ip, r4
   21f04:	add	r3, r4, #1
   21f08:	str	r3, [r1, #40]	; 0x28
   21f0c:	ldrb	ip, [ip, r7]
   21f10:	b	21df0 <ftello64@plt+0x10780>
   21f14:	lsl	ip, r4, #2
   21f18:	b	21e80 <ftello64@plt+0x10810>
   21f1c:	mov	r2, #4
   21f20:	str	r2, [r0]
   21f24:	b	21d18 <ftello64@plt+0x106a8>
   21f28:	mov	r2, #2
   21f2c:	str	r2, [r0]
   21f30:	b	21d18 <ftello64@plt+0x106a8>
   21f34:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   21f38:	sub	sp, sp, #164	; 0xa4
   21f3c:	mov	r4, r1
   21f40:	str	r2, [sp, #20]
   21f44:	ldrb	r2, [r2, #4]
   21f48:	ldr	r1, [r1]
   21f4c:	str	r3, [sp, #28]
   21f50:	sub	r3, r2, #1
   21f54:	mov	sl, r0
   21f58:	str	r1, [sp, #24]
   21f5c:	cmp	r3, #35	; 0x23
   21f60:	ldrls	pc, [pc, r3, lsl #2]
   21f64:	b	22b8c <ftello64@plt+0x1151c>
   21f68:	andeq	r2, r2, ip, asr sl
   21f6c:	andeq	r2, r2, r4, lsl r0
   21f70:	andeq	r2, r2, ip, lsl #23
   21f74:	andeq	r2, r2, r8, ror #19
   21f78:	andeq	r2, r2, r0, lsr #11
   21f7c:	andeq	r2, r2, ip, lsl #23
   21f80:	andeq	r2, r2, ip, lsl #23
   21f84:	andeq	r2, r2, r4, ror #11
   21f88:	muleq	r2, ip, fp
   21f8c:	andeq	r2, r2, r4, lsl r0
   21f90:	andeq	r2, r2, r4, lsr r0
   21f94:	andeq	r2, r2, ip, lsr r7
   21f98:	andeq	r2, r2, ip, lsl #23
   21f9c:	andeq	r2, r2, ip, lsl #23
   21fa0:	andeq	r2, r2, ip, lsl #23
   21fa4:	andeq	r2, r2, ip, lsl #23
   21fa8:	andeq	r2, r2, ip, lsl #23
   21fac:	andeq	r2, r2, r4, lsr r0
   21fb0:	andeq	r2, r2, r4, lsr r0
   21fb4:	muleq	r2, r8, r8
   21fb8:	andeq	r2, r2, ip, lsl #23
   21fbc:	andeq	r2, r2, ip, lsl #23
   21fc0:	andeq	r2, r2, r8, lsr #32
   21fc4:	andeq	r2, r2, r0, asr r0
   21fc8:	andeq	r2, r2, ip, lsl #23
   21fcc:	andeq	r2, r2, ip, lsl #23
   21fd0:	andeq	r2, r2, ip, lsl #23
   21fd4:	andeq	r2, r2, ip, lsl #23
   21fd8:	andeq	r2, r2, ip, lsl #23
   21fdc:	andeq	r2, r2, ip, lsl #23
   21fe0:	andeq	r2, r2, ip, lsl #23
   21fe4:	andeq	r2, r2, r4, ror #22
   21fe8:	andeq	r2, r2, r4, ror #22
   21fec:	ldrdeq	r2, [r2], -r0
   21ff0:	ldrdeq	r2, [r2], -r0
   21ff4:	andeq	r2, r2, r4, lsr #14
   21ff8:	cmp	r0, #0
   21ffc:	beq	22008 <ftello64@plt+0x10998>
   22000:	ldr	r1, [pc, #4032]	; 22fc8 <ftello64@plt+0x11958>
   22004:	bl	18004 <ftello64@plt+0x6994>
   22008:	ldr	r2, [sp, #204]	; 0xcc
   2200c:	mov	r3, #8
   22010:	str	r3, [r2]
   22014:	mov	r3, #0
   22018:	str	r3, [sp, #32]
   2201c:	ldr	r0, [sp, #32]
   22020:	add	sp, sp, #164	; 0xa4
   22024:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   22028:	ldr	r3, [sp, #28]
   2202c:	tst	r3, #16777216	; 0x1000000
   22030:	bne	222cc <ftello64@plt+0x10c5c>
   22034:	ldr	r3, [sp, #28]
   22038:	tst	r3, #32
   2203c:	bne	222cc <ftello64@plt+0x10c5c>
   22040:	tst	r3, #16
   22044:	bne	22d5c <ftello64@plt+0x116ec>
   22048:	cmp	r2, #9
   2204c:	beq	22b9c <ftello64@plt+0x1152c>
   22050:	ldr	r1, [sp, #20]
   22054:	ldr	r0, [sp, #24]
   22058:	mov	r3, #0
   2205c:	mov	r2, #1
   22060:	str	r1, [sp]
   22064:	strb	r2, [r1, #4]
   22068:	mov	r2, r3
   2206c:	add	r1, r0, #64	; 0x40
   22070:	add	r0, r0, #56	; 0x38
   22074:	bl	19d74 <ftello64@plt+0x8704>
   22078:	subs	r3, r0, #0
   2207c:	str	r3, [sp, #32]
   22080:	beq	22b4c <ftello64@plt+0x114dc>
   22084:	ldr	r4, [sp, #20]
   22088:	ldr	r2, [sp, #28]
   2208c:	mov	r1, sl
   22090:	mov	r0, r4
   22094:	bl	21270 <ftello64@plt+0xfc00>
   22098:	ldr	r2, [sl, #40]	; 0x28
   2209c:	mov	fp, #0
   220a0:	ldrb	r3, [r4, #4]
   220a4:	add	r2, r2, r0
   220a8:	str	r2, [sl, #40]	; 0x28
   220ac:	cmp	r3, #23
   220b0:	bhi	2201c <ftello64@plt+0x109ac>
   220b4:	ldr	r2, [pc, #3856]	; 22fcc <ftello64@plt+0x1195c>
   220b8:	sub	r6, r3, #18
   220bc:	clz	r6, r6
   220c0:	mvn	r2, r2, lsr r3
   220c4:	tst	r2, #1
   220c8:	lsr	r6, r6, #5
   220cc:	bne	2201c <ftello64@plt+0x109ac>
   220d0:	ldr	r2, [sp, #20]
   220d4:	cmp	r3, #23
   220d8:	ldr	r4, [sl, #40]	; 0x28
   220dc:	ldm	r2, {r0, r1}
   220e0:	add	r2, sp, #96	; 0x60
   220e4:	stm	r2, {r0, r1}
   220e8:	beq	2239c <ftello64@plt+0x10d2c>
   220ec:	cmp	r3, #19
   220f0:	moveq	r3, #1
   220f4:	mvnne	r3, #0
   220f8:	ldr	r2, [sp, #28]
   220fc:	mov	r1, sl
   22100:	ldr	r0, [sp, #20]
   22104:	str	r3, [sp, #16]
   22108:	bl	21270 <ftello64@plt+0xfc00>
   2210c:	ldr	r3, [sl, #40]	; 0x28
   22110:	ldr	r2, [sp, #32]
   22114:	cmp	r2, #0
   22118:	add	r0, r3, r0
   2211c:	str	r0, [sl, #40]	; 0x28
   22120:	beq	2240c <ftello64@plt+0x10d9c>
   22124:	cmp	r6, #0
   22128:	strle	fp, [sp, #36]	; 0x24
   2212c:	ldrle	r5, [sp, #32]
   22130:	bgt	222ec <ftello64@plt+0x10c7c>
   22134:	ldrb	r3, [r5, #24]
   22138:	cmp	r3, #17
   2213c:	beq	22424 <ftello64@plt+0x10db4>
   22140:	ldr	r3, [sp, #24]
   22144:	ldr	r2, [sp, #16]
   22148:	add	r4, sp, #128	; 0x80
   2214c:	cmn	r2, #1
   22150:	add	r7, r3, #56	; 0x38
   22154:	add	r8, r3, #64	; 0x40
   22158:	movne	ip, #10
   2215c:	moveq	ip, #11
   22160:	str	r4, [sp]
   22164:	mov	r0, r7
   22168:	str	fp, [r4, #4]
   2216c:	mov	r1, r8
   22170:	mov	r3, #0
   22174:	mov	r2, r5
   22178:	str	fp, [sp, #128]	; 0x80
   2217c:	strb	ip, [sp, #132]	; 0x84
   22180:	bl	19d74 <ftello64@plt+0x8704>
   22184:	subs	r9, r0, #0
   22188:	beq	22370 <ftello64@plt+0x10d00>
   2218c:	ldr	r2, [sp, #16]
   22190:	add	r6, r6, #2
   22194:	cmp	r6, r2
   22198:	bgt	2223c <ftello64@plt+0x10bcc>
   2219c:	str	sl, [sp, #40]	; 0x28
   221a0:	mov	sl, r9
   221a4:	ldr	r9, [sp, #24]
   221a8:	mov	r0, r5
   221ac:	mov	r1, r9
   221b0:	bl	19e38 <ftello64@plt+0x87c8>
   221b4:	mov	ip, #16
   221b8:	str	r4, [sp]
   221bc:	mov	r2, sl
   221c0:	str	fp, [r4, #4]
   221c4:	mov	r1, r8
   221c8:	str	fp, [r4]
   221cc:	strb	ip, [sp, #132]	; 0x84
   221d0:	mov	r5, r0
   221d4:	mov	r3, r0
   221d8:	mov	r0, r7
   221dc:	bl	19d74 <ftello64@plt+0x8704>
   221e0:	cmp	r0, #0
   221e4:	cmpne	r5, #0
   221e8:	moveq	ip, #1
   221ec:	movne	ip, #0
   221f0:	beq	22370 <ftello64@plt+0x10d00>
   221f4:	str	r4, [sp]
   221f8:	mov	r2, r0
   221fc:	str	ip, [r4, #4]
   22200:	str	ip, [r4]
   22204:	mov	r3, fp
   22208:	mov	ip, #10
   2220c:	mov	r1, r8
   22210:	mov	r0, r7
   22214:	strb	ip, [sp, #132]	; 0x84
   22218:	bl	19d74 <ftello64@plt+0x8704>
   2221c:	subs	sl, r0, #0
   22220:	beq	22370 <ftello64@plt+0x10d00>
   22224:	ldr	r3, [sp, #16]
   22228:	add	r6, r6, #1
   2222c:	cmp	r6, r3
   22230:	ble	221a8 <ftello64@plt+0x10b38>
   22234:	mov	r9, sl
   22238:	ldr	sl, [sp, #40]	; 0x28
   2223c:	ldr	r2, [sp, #36]	; 0x24
   22240:	cmp	r2, #0
   22244:	beq	2253c <ftello64@plt+0x10ecc>
   22248:	str	r4, [sp]
   2224c:	mov	ip, #16
   22250:	str	fp, [r4, #4]
   22254:	mov	r3, r9
   22258:	mov	r1, r8
   2225c:	mov	r0, r7
   22260:	str	fp, [r4]
   22264:	strb	ip, [sp, #132]	; 0x84
   22268:	bl	19d74 <ftello64@plt+0x8704>
   2226c:	ldr	r3, [sp, #204]	; 0xcc
   22270:	ldr	r3, [r3]
   22274:	adds	r3, r3, #0
   22278:	movne	r3, #1
   2227c:	cmp	r0, #0
   22280:	movne	r3, #0
   22284:	cmp	r3, #0
   22288:	bne	2237c <ftello64@plt+0x10d0c>
   2228c:	str	r0, [sp, #32]
   22290:	ldr	r3, [sp, #28]
   22294:	tst	r3, #16777216	; 0x1000000
   22298:	ldr	r3, [sp, #20]
   2229c:	ldrb	r3, [r3, #4]
   222a0:	beq	220ac <ftello64@plt+0x10a3c>
   222a4:	cmp	r3, #23
   222a8:	cmpne	r3, #11
   222ac:	bne	220ac <ftello64@plt+0x10a3c>
   222b0:	ldr	r3, [sp, #32]
   222b4:	cmp	r3, #0
   222b8:	beq	222cc <ftello64@plt+0x10c5c>
   222bc:	mov	r0, r3
   222c0:	mov	r2, #0
   222c4:	ldr	r1, [pc, #3324]	; 22fc8 <ftello64@plt+0x11958>
   222c8:	bl	18004 <ftello64@plt+0x6994>
   222cc:	ldr	r2, [sp, #204]	; 0xcc
   222d0:	mov	r3, #13
   222d4:	str	r3, [r2]
   222d8:	mov	r3, #0
   222dc:	str	r3, [sp, #32]
   222e0:	ldr	r0, [sp, #32]
   222e4:	add	sp, sp, #164	; 0xa4
   222e8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   222ec:	cmp	r6, #1
   222f0:	beq	22b8c <ftello64@plt+0x1151c>
   222f4:	ldr	r3, [sp, #24]
   222f8:	ldr	r5, [sp, #32]
   222fc:	add	r2, r3, #56	; 0x38
   22300:	str	sl, [sp, #40]	; 0x28
   22304:	str	r2, [sp, #36]	; 0x24
   22308:	add	r9, r3, #64	; 0x40
   2230c:	mov	r7, #2
   22310:	add	r4, sp, #128	; 0x80
   22314:	mov	r8, #16
   22318:	mov	sl, r5
   2231c:	b	2232c <ftello64@plt+0x10cbc>
   22320:	add	r7, r7, #1
   22324:	cmp	r7, r6
   22328:	bgt	22574 <ftello64@plt+0x10f04>
   2232c:	mov	r0, r5
   22330:	ldr	r1, [sp, #24]
   22334:	bl	19e38 <ftello64@plt+0x87c8>
   22338:	str	r4, [sp]
   2233c:	mov	r2, sl
   22340:	str	fp, [r4, #4]
   22344:	mov	r1, r9
   22348:	str	fp, [r4]
   2234c:	strb	r8, [sp, #132]	; 0x84
   22350:	mov	r5, r0
   22354:	mov	r3, r0
   22358:	ldr	r0, [sp, #36]	; 0x24
   2235c:	bl	19d74 <ftello64@plt+0x8704>
   22360:	cmp	r0, #0
   22364:	cmpne	r5, #0
   22368:	mov	sl, r0
   2236c:	bne	22320 <ftello64@plt+0x10cb0>
   22370:	ldr	r2, [sp, #204]	; 0xcc
   22374:	mov	r3, #12
   22378:	str	r3, [r2]
   2237c:	ldr	r3, [sp, #32]
   22380:	cmp	r3, #0
   22384:	beq	22014 <ftello64@plt+0x109a4>
   22388:	mov	r0, r3
   2238c:	mov	r2, #0
   22390:	ldr	r1, [pc, #3120]	; 22fc8 <ftello64@plt+0x11958>
   22394:	bl	18004 <ftello64@plt+0x6994>
   22398:	b	22014 <ftello64@plt+0x109a4>
   2239c:	ldr	r2, [sp, #28]
   223a0:	ldr	r1, [sp, #20]
   223a4:	mov	r0, sl
   223a8:	bl	21bd8 <ftello64@plt+0x10568>
   223ac:	cmn	r0, #1
   223b0:	str	r0, [sp, #16]
   223b4:	beq	22438 <ftello64@plt+0x10dc8>
   223b8:	ldr	r3, [sp, #16]
   223bc:	cmn	r3, #2
   223c0:	beq	223dc <ftello64@plt+0x10d6c>
   223c4:	ldr	r3, [sp, #20]
   223c8:	ldrb	r3, [r3, #4]
   223cc:	cmp	r3, #24
   223d0:	beq	22544 <ftello64@plt+0x10ed4>
   223d4:	cmp	r3, #1
   223d8:	beq	2250c <ftello64@plt+0x10e9c>
   223dc:	ldr	r3, [sp, #28]
   223e0:	tst	r3, #2097152	; 0x200000
   223e4:	beq	22fa8 <ftello64@plt+0x11938>
   223e8:	add	r3, sp, #96	; 0x60
   223ec:	ldr	r2, [sp, #20]
   223f0:	ldm	r3, {r0, r1}
   223f4:	mov	r3, #1
   223f8:	str	r4, [sl, #40]	; 0x28
   223fc:	stm	r2, {r0, r1}
   22400:	ldr	r0, [sp, #32]
   22404:	strb	r3, [r2, #4]
   22408:	b	2226c <ftello64@plt+0x10bfc>
   2240c:	ldr	r3, [sp, #204]	; 0xcc
   22410:	ldr	r3, [r3]
   22414:	cmp	r3, #0
   22418:	bne	2237c <ftello64@plt+0x10d0c>
   2241c:	str	fp, [sp, #32]
   22420:	b	22290 <ftello64@plt+0x10c20>
   22424:	ldr	r2, [r5, #20]
   22428:	ldr	r1, [pc, #2976]	; 22fd0 <ftello64@plt+0x11960>
   2242c:	mov	r0, r5
   22430:	bl	18004 <ftello64@plt+0x6994>
   22434:	b	22140 <ftello64@plt+0x10ad0>
   22438:	ldr	r3, [sp, #20]
   2243c:	ldrb	r3, [r3, #4]
   22440:	cmp	r3, #1
   22444:	bne	22528 <ftello64@plt+0x10eb8>
   22448:	ldr	r3, [sp, #20]
   2244c:	ldrb	r3, [r3]
   22450:	cmp	r3, #44	; 0x2c
   22454:	bne	22528 <ftello64@plt+0x10eb8>
   22458:	mov	r6, fp
   2245c:	ldr	r2, [sp, #28]
   22460:	ldr	r1, [sp, #20]
   22464:	mov	r0, sl
   22468:	bl	21bd8 <ftello64@plt+0x10568>
   2246c:	cmn	r0, #2
   22470:	str	r0, [sp, #16]
   22474:	beq	223dc <ftello64@plt+0x10d6c>
   22478:	ldr	r2, [sp, #16]
   2247c:	cmn	r2, #1
   22480:	cmpne	r6, r2
   22484:	bgt	22528 <ftello64@plt+0x10eb8>
   22488:	ldr	r3, [sp, #20]
   2248c:	ldrb	r3, [r3, #4]
   22490:	cmp	r3, #24
   22494:	bne	22528 <ftello64@plt+0x10eb8>
   22498:	cmn	r2, #1
   2249c:	beq	2254c <ftello64@plt+0x10edc>
   224a0:	ldr	r3, [sp, #16]
   224a4:	ldr	r2, [pc, #2856]	; 22fd4 <ftello64@plt+0x11964>
   224a8:	cmp	r3, r2
   224ac:	movle	r3, #0
   224b0:	movgt	r3, #1
   224b4:	cmp	r3, #0
   224b8:	bne	22564 <ftello64@plt+0x10ef4>
   224bc:	ldr	r2, [sp, #28]
   224c0:	mov	r1, sl
   224c4:	ldr	r0, [sp, #20]
   224c8:	bl	21270 <ftello64@plt+0xfc00>
   224cc:	ldr	r3, [sl, #40]	; 0x28
   224d0:	ldr	ip, [sp, #32]
   224d4:	cmp	ip, #0
   224d8:	add	r0, r3, r0
   224dc:	str	r0, [sl, #40]	; 0x28
   224e0:	beq	2240c <ftello64@plt+0x10d9c>
   224e4:	ldr	r3, [sp, #16]
   224e8:	orrs	r3, r6, r3
   224ec:	bne	22124 <ftello64@plt+0x10ab4>
   224f0:	mov	r2, fp
   224f4:	ldr	r1, [pc, #2764]	; 22fc8 <ftello64@plt+0x11958>
   224f8:	mov	r0, ip
   224fc:	bl	18004 <ftello64@plt+0x6994>
   22500:	ldr	r3, [sp, #204]	; 0xcc
   22504:	ldr	r3, [r3]
   22508:	b	22414 <ftello64@plt+0x10da4>
   2250c:	ldr	r3, [sp, #20]
   22510:	ldrb	r3, [r3]
   22514:	cmp	r3, #44	; 0x2c
   22518:	beq	2346c <ftello64@plt+0x11dfc>
   2251c:	ldr	r3, [sp, #28]
   22520:	tst	r3, #2097152	; 0x200000
   22524:	bne	223e8 <ftello64@plt+0x10d78>
   22528:	ldr	r2, [sp, #204]	; 0xcc
   2252c:	mov	r3, #10
   22530:	str	r3, [r2]
   22534:	b	2237c <ftello64@plt+0x10d0c>
   22538:	ldr	r9, [sp, #36]	; 0x24
   2253c:	str	r9, [sp, #32]
   22540:	b	22290 <ftello64@plt+0x10c20>
   22544:	ldr	r6, [sp, #16]
   22548:	b	224a0 <ftello64@plt+0x10e30>
   2254c:	add	r3, r2, #32768	; 0x8000
   22550:	cmp	r6, r3
   22554:	movle	r3, #0
   22558:	movgt	r3, #1
   2255c:	cmp	r3, #0
   22560:	beq	224bc <ftello64@plt+0x10e4c>
   22564:	ldr	r2, [sp, #204]	; 0xcc
   22568:	mov	r3, #15
   2256c:	str	r3, [r2]
   22570:	b	2237c <ftello64@plt+0x10d0c>
   22574:	ldr	sl, [sp, #40]	; 0x28
   22578:	str	r0, [sp, #36]	; 0x24
   2257c:	ldr	r3, [sp, #16]
   22580:	cmp	r6, r3
   22584:	beq	22538 <ftello64@plt+0x10ec8>
   22588:	mov	r0, r5
   2258c:	ldr	r1, [sp, #24]
   22590:	bl	19e38 <ftello64@plt+0x87c8>
   22594:	subs	r5, r0, #0
   22598:	bne	22134 <ftello64@plt+0x10ac4>
   2259c:	b	22370 <ftello64@plt+0x10d00>
   225a0:	ldr	r2, [sp, #20]
   225a4:	ldr	r4, [sp, #24]
   225a8:	mov	r3, #0
   225ac:	str	r2, [sp]
   225b0:	add	r1, r4, #64	; 0x40
   225b4:	mov	r2, r3
   225b8:	add	r0, r4, #56	; 0x38
   225bc:	bl	19d74 <ftello64@plt+0x8704>
   225c0:	subs	r3, r0, #0
   225c4:	str	r3, [sp, #32]
   225c8:	beq	22b4c <ftello64@plt+0x114dc>
   225cc:	ldr	r3, [r4, #92]	; 0x5c
   225d0:	cmp	r3, #1
   225d4:	ldrbgt	r3, [r4, #88]	; 0x58
   225d8:	orrgt	r3, r3, #2
   225dc:	strbgt	r3, [r4, #88]	; 0x58
   225e0:	b	22084 <ftello64@plt+0x10a14>
   225e4:	ldr	r5, [r4, #24]
   225e8:	ldr	r6, [sp, #20]
   225ec:	ldr	r7, [sp, #28]
   225f0:	add	r3, r5, #1
   225f4:	orr	r2, r7, #8388608	; 0x800000
   225f8:	str	r3, [r4, #24]
   225fc:	mov	r1, r0
   22600:	mov	r0, r6
   22604:	bl	21270 <ftello64@plt+0xfc00>
   22608:	ldrb	r2, [r6, #4]
   2260c:	ldr	r3, [sl, #40]	; 0x28
   22610:	cmp	r2, #9
   22614:	add	r3, r3, r0
   22618:	str	r3, [sl, #40]	; 0x28
   2261c:	beq	22bbc <ftello64@plt+0x1154c>
   22620:	ldr	r3, [sp, #200]	; 0xc8
   22624:	ldr	r2, [sp, #204]	; 0xcc
   22628:	add	r3, r3, #1
   2262c:	str	r2, [sp, #4]
   22630:	str	r3, [sp]
   22634:	mov	r2, r6
   22638:	mov	r3, r7
   2263c:	mov	r1, r4
   22640:	mov	r0, sl
   22644:	bl	23624 <ftello64@plt+0x11fb4>
   22648:	ldr	r2, [sp, #204]	; 0xcc
   2264c:	ldr	r2, [r2]
   22650:	cmp	r2, #0
   22654:	mov	r3, r0
   22658:	bne	22014 <ftello64@plt+0x109a4>
   2265c:	ldr	r1, [sp, #20]
   22660:	ldrb	r1, [r1, #4]
   22664:	cmp	r1, #9
   22668:	bne	21ff8 <ftello64@plt+0x10988>
   2266c:	cmp	r5, #8
   22670:	bhi	22688 <ftello64@plt+0x11018>
   22674:	ldr	r0, [sp, #24]
   22678:	mov	r1, #1
   2267c:	ldr	r2, [r0, #84]	; 0x54
   22680:	orr	r2, r2, r1, lsl r5
   22684:	str	r2, [r0, #84]	; 0x54
   22688:	add	ip, sp, #128	; 0x80
   2268c:	str	ip, [sp]
   22690:	ldr	ip, [sp, #24]
   22694:	mov	r0, #0
   22698:	str	r0, [sp, #132]	; 0x84
   2269c:	mov	r2, r3
   226a0:	mov	lr, #17
   226a4:	mov	r3, r0
   226a8:	str	r0, [sp, #128]	; 0x80
   226ac:	add	r1, ip, #64	; 0x40
   226b0:	add	r0, ip, #56	; 0x38
   226b4:	strb	lr, [sp, #132]	; 0x84
   226b8:	bl	19d74 <ftello64@plt+0x8704>
   226bc:	subs	r3, r0, #0
   226c0:	str	r3, [sp, #32]
   226c4:	beq	22b4c <ftello64@plt+0x114dc>
   226c8:	str	r5, [r3, #20]
   226cc:	b	22084 <ftello64@plt+0x10a14>
   226d0:	ldr	r3, [sp, #204]	; 0xcc
   226d4:	sub	r2, r2, #35	; 0x23
   226d8:	clz	r2, r2
   226dc:	lsr	r2, r2, #5
   226e0:	ldr	r1, [r0, #64]	; 0x40
   226e4:	str	r2, [sp]
   226e8:	str	r3, [sp, #4]
   226ec:	ldr	r2, [pc, #2276]	; 22fd8 <ftello64@plt+0x11968>
   226f0:	ldr	r3, [pc, #2276]	; 22fdc <ftello64@plt+0x1196c>
   226f4:	ldr	r0, [sp, #24]
   226f8:	bl	1d424 <ftello64@plt+0xbdb4>
   226fc:	ldr	r3, [sp, #204]	; 0xcc
   22700:	ldr	r3, [r3]
   22704:	adds	r3, r3, #0
   22708:	movne	r3, #1
   2270c:	cmp	r0, #0
   22710:	movne	r3, #0
   22714:	cmp	r3, #0
   22718:	str	r0, [sp, #32]
   2271c:	beq	22084 <ftello64@plt+0x10a14>
   22720:	b	22014 <ftello64@plt+0x109a4>
   22724:	ldr	r2, [sp, #204]	; 0xcc
   22728:	mov	r3, #5
   2272c:	str	r3, [r2]
   22730:	mov	r3, #0
   22734:	str	r3, [sp, #32]
   22738:	b	2201c <ftello64@plt+0x109ac>
   2273c:	ldr	r3, [sp, #20]
   22740:	ldr	r2, [r3]
   22744:	ldr	r3, [pc, #2196]	; 22fe0 <ftello64@plt+0x11970>
   22748:	and	r3, r3, r2
   2274c:	cmp	r3, #0
   22750:	beq	227b8 <ftello64@plt+0x11148>
   22754:	ldr	r3, [sp, #24]
   22758:	ldrb	r3, [r3, #88]	; 0x58
   2275c:	ands	r4, r3, #16
   22760:	bne	227b8 <ftello64@plt+0x11148>
   22764:	ldr	r0, [sp, #24]
   22768:	orr	r3, r3, #16
   2276c:	ands	r2, r3, #8
   22770:	mov	r1, r3
   22774:	strb	r3, [r0, #88]	; 0x58
   22778:	bne	23274 <ftello64@plt+0x11c04>
   2277c:	ldr	r3, [pc, #2144]	; 22fe4 <ftello64@plt+0x11974>
   22780:	tst	r1, #4
   22784:	str	r3, [r0, #100]	; 0x64
   22788:	mvn	r1, #2013265921	; 0x78000001
   2278c:	mvn	r3, #-134217727	; 0xf8000001
   22790:	str	r2, [r0, #96]	; 0x60
   22794:	str	r1, [r0, #104]	; 0x68
   22798:	str	r3, [r0, #108]	; 0x6c
   2279c:	beq	231ec <ftello64@plt+0x11b7c>
   227a0:	ldr	r3, [sp, #20]
   227a4:	str	r2, [r0, #112]	; 0x70
   227a8:	str	r2, [r0, #116]	; 0x74
   227ac:	str	r2, [r0, #120]	; 0x78
   227b0:	str	r2, [r0, #124]	; 0x7c
   227b4:	ldr	r2, [r3]
   227b8:	sub	r3, r2, #256	; 0x100
   227bc:	bics	r3, r3, #256	; 0x100
   227c0:	bne	22dac <ftello64@plt+0x1173c>
   227c4:	cmp	r2, #256	; 0x100
   227c8:	beq	22cc4 <ftello64@plt+0x11654>
   227cc:	ldr	r1, [sp, #24]
   227d0:	ldr	r7, [sp, #20]
   227d4:	mov	r2, #5
   227d8:	add	r5, r1, #56	; 0x38
   227dc:	add	r6, r1, #64	; 0x40
   227e0:	str	r7, [sp]
   227e4:	mov	r1, r6
   227e8:	str	r2, [r7]
   227ec:	mov	r0, r5
   227f0:	mov	r2, r3
   227f4:	bl	19d74 <ftello64@plt+0x8704>
   227f8:	mov	r3, #10
   227fc:	str	r3, [r7]
   22800:	mov	r4, r0
   22804:	ldr	r2, [sp, #20]
   22808:	mov	r3, #0
   2280c:	str	r2, [sp]
   22810:	mov	r1, r6
   22814:	mov	r2, r3
   22818:	mov	r0, r5
   2281c:	bl	19d74 <ftello64@plt+0x8704>
   22820:	add	r2, sp, #128	; 0x80
   22824:	mov	ip, #0
   22828:	str	r2, [sp]
   2282c:	mov	lr, #10
   22830:	mov	r1, r6
   22834:	mov	r2, r4
   22838:	str	ip, [sp, #132]	; 0x84
   2283c:	str	ip, [sp, #128]	; 0x80
   22840:	strb	lr, [sp, #132]	; 0x84
   22844:	mov	r7, r0
   22848:	mov	r3, r7
   2284c:	mov	r0, r5
   22850:	bl	19d74 <ftello64@plt+0x8704>
   22854:	cmp	r7, #0
   22858:	cmpne	r4, #0
   2285c:	moveq	r3, #1
   22860:	movne	r3, #0
   22864:	cmp	r0, #0
   22868:	orreq	r3, r3, #1
   2286c:	cmp	r3, #0
   22870:	str	r0, [sp, #32]
   22874:	bne	22b4c <ftello64@plt+0x114dc>
   22878:	ldr	r2, [sp, #28]
   2287c:	ldr	r0, [sp, #20]
   22880:	mov	r1, sl
   22884:	bl	21270 <ftello64@plt+0xfc00>
   22888:	ldr	r3, [sl, #40]	; 0x28
   2288c:	add	r3, r3, r0
   22890:	str	r3, [sl, #40]	; 0x28
   22894:	b	2201c <ftello64@plt+0x109ac>
   22898:	mov	r3, #0
   2289c:	mov	r1, #1
   228a0:	mov	r0, #32
   228a4:	str	r3, [sp, #68]	; 0x44
   228a8:	bl	26740 <ftello64@plt+0x150d0>
   228ac:	mov	r1, #1
   228b0:	mov	r9, r0
   228b4:	mov	r0, #40	; 0x28
   228b8:	bl	26740 <ftello64@plt+0x150d0>
   228bc:	cmp	r0, #0
   228c0:	cmpne	r9, #0
   228c4:	moveq	r3, #1
   228c8:	movne	r3, #0
   228cc:	mov	r6, r0
   228d0:	str	r3, [sp, #36]	; 0x24
   228d4:	beq	22f6c <ftello64@plt+0x118fc>
   228d8:	ldr	r4, [sp, #20]
   228dc:	ldr	r2, [sp, #28]
   228e0:	mov	r1, sl
   228e4:	mov	r0, r4
   228e8:	bl	17bd0 <ftello64@plt+0x6560>
   228ec:	ldrb	r3, [r4, #4]
   228f0:	cmp	r3, #2
   228f4:	mov	fp, r0
   228f8:	beq	22f8c <ftello64@plt+0x1191c>
   228fc:	cmp	r3, #25
   22900:	beq	22d00 <ftello64@plt+0x11690>
   22904:	ldr	r2, [sp, #36]	; 0x24
   22908:	str	r2, [sp, #40]	; 0x28
   2290c:	cmp	r3, #21
   22910:	ldr	r1, [sp, #28]
   22914:	ldreq	r2, [sp, #20]
   22918:	moveq	r3, #1
   2291c:	ldr	r4, [sp, #20]
   22920:	strbeq	r3, [r2, #4]
   22924:	mov	r3, #0
   22928:	mov	r2, r3
   2292c:	str	r3, [sp, #32]
   22930:	lsr	r3, r1, #16
   22934:	and	r3, r3, #1
   22938:	str	r2, [sp, #16]
   2293c:	str	r3, [sp, #52]	; 0x34
   22940:	add	r2, r6, #36	; 0x24
   22944:	mov	r8, r9
   22948:	mov	r3, #1
   2294c:	mov	r9, r1
   22950:	str	r2, [sp, #44]	; 0x2c
   22954:	add	r2, r6, #12
   22958:	str	r2, [sp, #48]	; 0x30
   2295c:	add	ip, sp, #96	; 0x60
   22960:	str	r3, [sp, #4]
   22964:	str	ip, [sp, #76]	; 0x4c
   22968:	str	r9, [sp]
   2296c:	mov	ip, #3
   22970:	mov	r3, fp
   22974:	mov	r2, r4
   22978:	mov	r1, sl
   2297c:	add	r0, sp, #72	; 0x48
   22980:	str	ip, [sp, #72]	; 0x48
   22984:	bl	21c98 <ftello64@plt+0x10628>
   22988:	cmp	r0, #0
   2298c:	bne	22ddc <ftello64@plt+0x1176c>
   22990:	mov	r2, r9
   22994:	mov	r1, sl
   22998:	mov	r0, r4
   2299c:	bl	17bd0 <ftello64@plt+0x6560>
   229a0:	ldr	r3, [sp, #72]	; 0x48
   229a4:	sub	r2, r3, #2
   229a8:	bics	r2, r2, #2
   229ac:	mov	fp, r0
   229b0:	beq	229c8 <ftello64@plt+0x11358>
   229b4:	ldrb	r2, [r4, #4]
   229b8:	cmp	r2, #2
   229bc:	beq	22df4 <ftello64@plt+0x11784>
   229c0:	cmp	r2, #22
   229c4:	beq	22e08 <ftello64@plt+0x11798>
   229c8:	cmp	r3, #4
   229cc:	ldrls	pc, [pc, r3, lsl #2]
   229d0:	b	22df4 <ftello64@plt+0x11784>
   229d4:	andeq	r2, r2, r4, lsr #25
   229d8:	andeq	r2, r2, ip, ror ip
   229dc:	andeq	r2, r2, ip, asr ip
   229e0:	andeq	r2, r2, r4, lsl ip
   229e4:	andeq	r2, r2, r4, asr #23
   229e8:	ldr	r3, [sp, #20]
   229ec:	mov	r2, #1
   229f0:	ldr	r1, [r3]
   229f4:	ldr	r3, [sp, #24]
   229f8:	lsl	r2, r2, r1
   229fc:	ldr	r3, [r3, #84]	; 0x54
   22a00:	ands	r3, r2, r3
   22a04:	beq	22f58 <ftello64@plt+0x118e8>
   22a08:	ldr	r4, [sp, #24]
   22a0c:	ldr	r0, [sp, #20]
   22a10:	mov	r3, #0
   22a14:	ldr	r1, [r4, #80]	; 0x50
   22a18:	orr	r2, r1, r2
   22a1c:	str	r2, [r4, #80]	; 0x50
   22a20:	add	r1, r4, #64	; 0x40
   22a24:	mov	r2, r3
   22a28:	str	r0, [sp]
   22a2c:	add	r0, r4, #56	; 0x38
   22a30:	bl	19d74 <ftello64@plt+0x8704>
   22a34:	subs	r3, r0, #0
   22a38:	str	r3, [sp, #32]
   22a3c:	beq	22b4c <ftello64@plt+0x114dc>
   22a40:	ldrb	r2, [r4, #88]	; 0x58
   22a44:	ldr	r3, [r4, #76]	; 0x4c
   22a48:	orr	r2, r2, #2
   22a4c:	add	r3, r3, #1
   22a50:	strb	r2, [r4, #88]	; 0x58
   22a54:	str	r3, [r4, #76]	; 0x4c
   22a58:	b	22084 <ftello64@plt+0x10a14>
   22a5c:	ldr	r3, [sp, #24]
   22a60:	ldr	r2, [sp, #20]
   22a64:	add	r8, r3, #56	; 0x38
   22a68:	add	r7, r3, #64	; 0x40
   22a6c:	mov	r3, #0
   22a70:	str	r2, [sp]
   22a74:	mov	r0, r8
   22a78:	mov	r2, r3
   22a7c:	mov	r1, r7
   22a80:	bl	19d74 <ftello64@plt+0x8704>
   22a84:	subs	r3, r0, #0
   22a88:	str	r3, [sp, #32]
   22a8c:	beq	22b4c <ftello64@plt+0x114dc>
   22a90:	ldr	r3, [sp, #24]
   22a94:	ldr	r3, [r3, #92]	; 0x5c
   22a98:	cmp	r3, #1
   22a9c:	ble	22084 <ftello64@plt+0x10a14>
   22aa0:	ldr	r6, [sp, #32]
   22aa4:	mov	r5, #0
   22aa8:	add	r4, sp, #128	; 0x80
   22aac:	mov	r9, #16
   22ab0:	ldr	r3, [sl, #40]	; 0x28
   22ab4:	ldr	r2, [sl, #56]	; 0x38
   22ab8:	cmp	r2, r3
   22abc:	ble	22dec <ftello64@plt+0x1177c>
   22ac0:	ldr	r2, [sl, #28]
   22ac4:	cmp	r3, r2
   22ac8:	beq	22dec <ftello64@plt+0x1177c>
   22acc:	ldr	r2, [sl, #8]
   22ad0:	ldr	r3, [r2, r3, lsl #2]
   22ad4:	cmn	r3, #1
   22ad8:	bne	22dec <ftello64@plt+0x1177c>
   22adc:	ldr	fp, [sp, #20]
   22ae0:	ldr	r2, [sp, #28]
   22ae4:	mov	r1, sl
   22ae8:	mov	r0, fp
   22aec:	bl	21270 <ftello64@plt+0xfc00>
   22af0:	ldr	ip, [sl, #40]	; 0x28
   22af4:	mov	r3, r5
   22af8:	str	fp, [sp]
   22afc:	mov	r2, #0
   22b00:	mov	r1, r7
   22b04:	add	r0, ip, r0
   22b08:	str	r0, [sl, #40]	; 0x28
   22b0c:	mov	r0, r8
   22b10:	bl	19d74 <ftello64@plt+0x8704>
   22b14:	str	r4, [sp]
   22b18:	mov	r2, r6
   22b1c:	str	r5, [r4, #4]
   22b20:	mov	r1, r7
   22b24:	str	r5, [r4]
   22b28:	strb	r9, [sp, #132]	; 0x84
   22b2c:	mov	fp, r0
   22b30:	mov	r3, r0
   22b34:	mov	r0, r8
   22b38:	bl	19d74 <ftello64@plt+0x8704>
   22b3c:	cmp	r0, #0
   22b40:	cmpne	fp, #0
   22b44:	mov	r6, r0
   22b48:	bne	22ab0 <ftello64@plt+0x11440>
   22b4c:	ldr	r2, [sp, #204]	; 0xcc
   22b50:	mov	r3, #12
   22b54:	str	r3, [r2]
   22b58:	mov	r3, #0
   22b5c:	str	r3, [sp, #32]
   22b60:	b	2201c <ftello64@plt+0x109ac>
   22b64:	ldr	r3, [sp, #204]	; 0xcc
   22b68:	sub	r2, r2, #33	; 0x21
   22b6c:	clz	r2, r2
   22b70:	lsr	r2, r2, #5
   22b74:	ldr	r1, [r0, #64]	; 0x40
   22b78:	str	r2, [sp]
   22b7c:	str	r3, [sp, #4]
   22b80:	ldr	r2, [pc, #1120]	; 22fe8 <ftello64@plt+0x11978>
   22b84:	ldr	r3, [pc, #1120]	; 22fec <ftello64@plt+0x1197c>
   22b88:	b	226f4 <ftello64@plt+0x11084>
   22b8c:	ldr	r3, [sp, #32]
   22b90:	str	r3, [sp, #36]	; 0x24
   22b94:	mov	r5, r3
   22b98:	b	2257c <ftello64@plt+0x10f0c>
   22b9c:	ldr	r3, [sp, #28]
   22ba0:	ands	r2, r3, #131072	; 0x20000
   22ba4:	bne	22050 <ftello64@plt+0x109e0>
   22ba8:	str	r2, [sp, #32]
   22bac:	ldr	r2, [sp, #204]	; 0xcc
   22bb0:	mov	r3, #16
   22bb4:	str	r3, [r2]
   22bb8:	b	2201c <ftello64@plt+0x109ac>
   22bbc:	mov	r3, #0
   22bc0:	b	2266c <ftello64@plt+0x10ffc>
   22bc4:	ldr	r3, [sp, #76]	; 0x4c
   22bc8:	add	r2, sp, #68	; 0x44
   22bcc:	ldr	r0, [sl, #64]	; 0x40
   22bd0:	mov	r1, r8
   22bd4:	stm	sp, {r2, r3}
   22bd8:	str	r9, [sp, #8]
   22bdc:	ldr	r3, [sp, #44]	; 0x2c
   22be0:	ldr	r2, [sp, #48]	; 0x30
   22be4:	bl	1cb34 <ftello64@plt+0xb4c4>
   22be8:	ldr	r3, [sp, #204]	; 0xcc
   22bec:	cmp	r0, #0
   22bf0:	str	r0, [r3]
   22bf4:	bne	22c30 <ftello64@plt+0x115c0>
   22bf8:	ldrb	r3, [r4, #4]
   22bfc:	cmp	r3, #2
   22c00:	beq	22df4 <ftello64@plt+0x11784>
   22c04:	cmp	r3, #21
   22c08:	beq	2327c <ftello64@plt+0x11c0c>
   22c0c:	ldr	r3, [sp, #36]	; 0x24
   22c10:	b	2295c <ftello64@plt+0x112ec>
   22c14:	ldr	r1, [sp, #76]	; 0x4c
   22c18:	mov	r0, r8
   22c1c:	bl	1caf4 <ftello64@plt+0xb484>
   22c20:	ldr	r3, [sp, #204]	; 0xcc
   22c24:	cmp	r0, #0
   22c28:	str	r0, [r3]
   22c2c:	beq	22bf8 <ftello64@plt+0x11588>
   22c30:	mov	r9, r8
   22c34:	mov	r0, r9
   22c38:	bl	14c70 <ftello64@plt+0x3600>
   22c3c:	mov	r0, r6
   22c40:	bl	18b8c <ftello64@plt+0x751c>
   22c44:	ldr	r3, [sp, #204]	; 0xcc
   22c48:	ldr	r3, [r3]
   22c4c:	cmp	r3, #0
   22c50:	bne	22014 <ftello64@plt+0x109a4>
   22c54:	str	r3, [sp, #32]
   22c58:	b	22084 <ftello64@plt+0x10a14>
   22c5c:	ldr	r1, [sp, #76]	; 0x4c
   22c60:	mov	r0, r8
   22c64:	bl	1caf4 <ftello64@plt+0xb484>
   22c68:	ldr	r3, [sp, #204]	; 0xcc
   22c6c:	cmp	r0, #0
   22c70:	str	r0, [r3]
   22c74:	beq	22bf8 <ftello64@plt+0x11588>
   22c78:	b	22c30 <ftello64@plt+0x115c0>
   22c7c:	ldr	r3, [r6, #20]
   22c80:	ldr	r2, [sp, #16]
   22c84:	cmp	r3, r2
   22c88:	beq	23070 <ftello64@plt+0x11a00>
   22c8c:	ldr	r0, [r6]
   22c90:	ldr	r2, [sp, #76]	; 0x4c
   22c94:	add	r1, r3, #1
   22c98:	str	r1, [r6, #20]
   22c9c:	str	r2, [r0, r3, lsl #2]
   22ca0:	b	22bf8 <ftello64@plt+0x11588>
   22ca4:	ldrb	r3, [sp, #76]	; 0x4c
   22ca8:	mov	r0, #1
   22cac:	and	r1, r3, #31
   22cb0:	asr	r3, r3, #5
   22cb4:	ldr	r2, [r8, r3, lsl #2]
   22cb8:	orr	r2, r2, r0, lsl r1
   22cbc:	str	r2, [r8, r3, lsl #2]
   22cc0:	b	22bf8 <ftello64@plt+0x11588>
   22cc4:	ldr	r1, [sp, #24]
   22cc8:	ldr	r7, [sp, #20]
   22ccc:	mov	r2, #6
   22cd0:	add	r5, r1, #56	; 0x38
   22cd4:	add	r6, r1, #64	; 0x40
   22cd8:	str	r7, [sp]
   22cdc:	mov	r1, r6
   22ce0:	str	r2, [r7]
   22ce4:	mov	r0, r5
   22ce8:	mov	r2, r3
   22cec:	bl	19d74 <ftello64@plt+0x8704>
   22cf0:	mov	r3, #9
   22cf4:	str	r3, [r7]
   22cf8:	mov	r4, r0
   22cfc:	b	22804 <ftello64@plt+0x11194>
   22d00:	ldrb	r3, [r6, #16]
   22d04:	ldr	r2, [sp, #28]
   22d08:	ldr	r4, [sp, #20]
   22d0c:	tst	r2, #256	; 0x100
   22d10:	orr	r3, r3, #1
   22d14:	strb	r3, [r6, #16]
   22d18:	ldrne	r3, [r9]
   22d1c:	ldr	r2, [sp, #28]
   22d20:	orrne	r3, r3, #1024	; 0x400
   22d24:	strne	r3, [r9]
   22d28:	ldr	r3, [sl, #40]	; 0x28
   22d2c:	mov	r1, sl
   22d30:	add	r3, r3, r0
   22d34:	str	r3, [sl, #40]	; 0x28
   22d38:	mov	r0, r4
   22d3c:	bl	17bd0 <ftello64@plt+0x6560>
   22d40:	ldrb	r3, [r4, #4]
   22d44:	cmp	r3, #2
   22d48:	mov	fp, r0
   22d4c:	beq	22f8c <ftello64@plt+0x1191c>
   22d50:	mov	r2, #1
   22d54:	str	r2, [sp, #40]	; 0x28
   22d58:	b	2290c <ftello64@plt+0x1129c>
   22d5c:	ldr	r5, [sp, #20]
   22d60:	mov	r2, r3
   22d64:	mov	r1, sl
   22d68:	mov	r0, r5
   22d6c:	mov	r6, r3
   22d70:	bl	21270 <ftello64@plt+0xfc00>
   22d74:	ldr	r3, [sp, #204]	; 0xcc
   22d78:	ldr	ip, [sl, #40]	; 0x28
   22d7c:	str	r3, [sp, #4]
   22d80:	ldr	r3, [sp, #200]	; 0xc8
   22d84:	mov	r2, r5
   22d88:	str	r3, [sp]
   22d8c:	mov	r1, r4
   22d90:	mov	r3, r6
   22d94:	add	r0, ip, r0
   22d98:	str	r0, [sl, #40]	; 0x28
   22d9c:	mov	r0, sl
   22da0:	bl	21f34 <ftello64@plt+0x108c4>
   22da4:	str	r0, [sp, #32]
   22da8:	b	2201c <ftello64@plt+0x109ac>
   22dac:	ldr	r2, [sp, #20]
   22db0:	ldr	r0, [sp, #24]
   22db4:	mov	r3, #0
   22db8:	str	r2, [sp]
   22dbc:	add	r1, r0, #64	; 0x40
   22dc0:	mov	r2, r3
   22dc4:	add	r0, r0, #56	; 0x38
   22dc8:	bl	19d74 <ftello64@plt+0x8704>
   22dcc:	subs	r3, r0, #0
   22dd0:	str	r3, [sp, #32]
   22dd4:	bne	22878 <ftello64@plt+0x11208>
   22dd8:	b	22b4c <ftello64@plt+0x114dc>
   22ddc:	ldr	r3, [sp, #204]	; 0xcc
   22de0:	mov	r9, r8
   22de4:	str	r0, [r3]
   22de8:	b	22c34 <ftello64@plt+0x115c4>
   22dec:	str	r6, [sp, #32]
   22df0:	b	22084 <ftello64@plt+0x10a14>
   22df4:	ldr	r2, [sp, #204]	; 0xcc
   22df8:	mov	r3, #7
   22dfc:	mov	r9, r8
   22e00:	str	r3, [r2]
   22e04:	b	22c34 <ftello64@plt+0x115c4>
   22e08:	ldr	r3, [sl, #40]	; 0x28
   22e0c:	mov	r2, r9
   22e10:	add	r3, r3, r0
   22e14:	str	r3, [sl, #40]	; 0x28
   22e18:	add	r0, sp, #88	; 0x58
   22e1c:	mov	r1, sl
   22e20:	bl	17bd0 <ftello64@plt+0x6560>
   22e24:	ldrb	r2, [sp, #92]	; 0x5c
   22e28:	cmp	r2, #2
   22e2c:	mov	r3, r0
   22e30:	beq	22df4 <ftello64@plt+0x11784>
   22e34:	cmp	r2, #21
   22e38:	beq	230a0 <ftello64@plt+0x11a30>
   22e3c:	add	r0, sp, #160	; 0xa0
   22e40:	mov	ip, #1
   22e44:	mov	r1, #3
   22e48:	str	r9, [sp]
   22e4c:	add	r2, sp, #88	; 0x58
   22e50:	str	r1, [r0, #-80]!	; 0xffffffb0
   22e54:	str	ip, [sp, #4]
   22e58:	mov	r1, sl
   22e5c:	add	ip, sp, #128	; 0x80
   22e60:	str	ip, [sp, #84]	; 0x54
   22e64:	bl	21c98 <ftello64@plt+0x10628>
   22e68:	cmp	r0, #0
   22e6c:	bne	22ddc <ftello64@plt+0x1176c>
   22e70:	mov	r2, r9
   22e74:	mov	r1, sl
   22e78:	mov	r0, r4
   22e7c:	bl	17bd0 <ftello64@plt+0x6560>
   22e80:	ldr	r2, [sp, #72]	; 0x48
   22e84:	sub	r3, r2, #2
   22e88:	bics	r3, r3, #2
   22e8c:	mov	fp, r0
   22e90:	beq	22f44 <ftello64@plt+0x118d4>
   22e94:	ldr	r3, [sp, #80]	; 0x50
   22e98:	cmp	r3, #2
   22e9c:	beq	22f44 <ftello64@plt+0x118d4>
   22ea0:	cmp	r3, #4
   22ea4:	beq	22f9c <ftello64@plt+0x1192c>
   22ea8:	cmp	r2, #3
   22eac:	beq	22ff0 <ftello64@plt+0x11980>
   22eb0:	cmp	r3, #3
   22eb4:	beq	23038 <ftello64@plt+0x119c8>
   22eb8:	cmp	r2, #0
   22ebc:	bne	23024 <ftello64@plt+0x119b4>
   22ec0:	ldrb	r5, [sp, #76]	; 0x4c
   22ec4:	cmp	r3, #0
   22ec8:	bne	23484 <ftello64@plt+0x11e14>
   22ecc:	ldrb	r7, [sp, #84]	; 0x54
   22ed0:	cmp	r2, #0
   22ed4:	cmpne	r2, #3
   22ed8:	bne	2347c <ftello64@plt+0x11e0c>
   22edc:	ldr	r2, [sp, #24]
   22ee0:	ldr	r2, [r2, #92]	; 0x5c
   22ee4:	cmp	r2, #1
   22ee8:	ble	230bc <ftello64@plt+0x11a4c>
   22eec:	mov	r0, r5
   22ef0:	bl	1155c <btowc@plt>
   22ef4:	ldr	r3, [sp, #80]	; 0x50
   22ef8:	mov	r5, r0
   22efc:	cmp	r3, #3
   22f00:	cmpne	r3, #0
   22f04:	bne	23474 <ftello64@plt+0x11e04>
   22f08:	ldr	r3, [sp, #24]
   22f0c:	ldr	r3, [r3, #92]	; 0x5c
   22f10:	cmp	r3, #1
   22f14:	ble	22f24 <ftello64@plt+0x118b4>
   22f18:	mov	r0, r7
   22f1c:	bl	1155c <btowc@plt>
   22f20:	mov	r7, r0
   22f24:	cmn	r5, #1
   22f28:	cmnne	r7, #1
   22f2c:	bne	230c8 <ftello64@plt+0x11a58>
   22f30:	mov	r9, r8
   22f34:	mov	r3, #3
   22f38:	ldr	r2, [sp, #204]	; 0xcc
   22f3c:	str	r3, [r2]
   22f40:	b	22c34 <ftello64@plt+0x115c4>
   22f44:	mov	r9, r8
   22f48:	mov	r8, #11
   22f4c:	ldr	r3, [sp, #204]	; 0xcc
   22f50:	str	r8, [r3]
   22f54:	b	22c34 <ftello64@plt+0x115c4>
   22f58:	str	r3, [sp, #32]
   22f5c:	ldr	r3, [sp, #204]	; 0xcc
   22f60:	mov	r2, #6
   22f64:	str	r2, [r3]
   22f68:	b	2201c <ftello64@plt+0x109ac>
   22f6c:	mov	r0, r9
   22f70:	bl	14c70 <ftello64@plt+0x3600>
   22f74:	mov	r0, r6
   22f78:	bl	14c70 <ftello64@plt+0x3600>
   22f7c:	ldr	r2, [sp, #204]	; 0xcc
   22f80:	mov	r3, #12
   22f84:	str	r3, [r2]
   22f88:	b	22014 <ftello64@plt+0x109a4>
   22f8c:	ldr	r2, [sp, #204]	; 0xcc
   22f90:	mov	r3, #2
   22f94:	str	r3, [r2]
   22f98:	b	22c34 <ftello64@plt+0x115c4>
   22f9c:	mov	r9, r8
   22fa0:	mov	r3, #11
   22fa4:	b	22f38 <ftello64@plt+0x118c8>
   22fa8:	ldr	r3, [sp, #20]
   22fac:	ldrb	r3, [r3, #4]
   22fb0:	cmp	r3, #2
   22fb4:	bne	22528 <ftello64@plt+0x10eb8>
   22fb8:	ldr	r2, [sp, #204]	; 0xcc
   22fbc:	mov	r3, #9
   22fc0:	str	r3, [r2]
   22fc4:	b	2237c <ftello64@plt+0x10d0c>
   22fc8:	strdeq	r8, [r1], -r0
   22fcc:	addeq	r0, ip, r0, lsl #16
   22fd0:	andeq	r7, r1, r0, asr sp
   22fd4:	strdeq	r7, [r0], -pc	; <UNPREDICTABLE>
   22fd8:	andeq	sl, r2, r4, lsr #3
   22fdc:	andeq	r9, r2, r4, lsr #10
   22fe0:	andeq	r0, r0, pc, lsl #6
   22fe4:	mvnseq	r0, #0
   22fe8:	muleq	r2, r4, r1
   22fec:	ldrdeq	sl, [r2], -ip
   22ff0:	ldr	r5, [sp, #76]	; 0x4c
   22ff4:	str	r2, [sp, #60]	; 0x3c
   22ff8:	mov	r0, r5
   22ffc:	str	r3, [sp, #56]	; 0x38
   23000:	bl	114fc <strlen@plt>
   23004:	ldr	r3, [sp, #56]	; 0x38
   23008:	ldr	r2, [sp, #60]	; 0x3c
   2300c:	cmp	r0, #1
   23010:	bhi	23064 <ftello64@plt+0x119f4>
   23014:	cmp	r3, #3
   23018:	beq	23038 <ftello64@plt+0x119c8>
   2301c:	ldrb	r5, [r5]
   23020:	b	22ec4 <ftello64@plt+0x11854>
   23024:	cmp	r2, #3
   23028:	movne	r5, #0
   2302c:	bne	22ec4 <ftello64@plt+0x11854>
   23030:	ldr	r5, [sp, #76]	; 0x4c
   23034:	b	2301c <ftello64@plt+0x119ac>
   23038:	ldr	r0, [sp, #84]	; 0x54
   2303c:	str	r2, [sp, #60]	; 0x3c
   23040:	str	r3, [sp, #56]	; 0x38
   23044:	bl	114fc <strlen@plt>
   23048:	ldr	r3, [sp, #56]	; 0x38
   2304c:	ldr	r2, [sp, #60]	; 0x3c
   23050:	cmp	r0, #1
   23054:	bls	22eb8 <ftello64@plt+0x11848>
   23058:	mov	r9, r8
   2305c:	mov	r8, #3
   23060:	b	22f4c <ftello64@plt+0x118dc>
   23064:	mov	r9, r8
   23068:	mov	r8, r2
   2306c:	b	22f4c <ftello64@plt+0x118dc>
   23070:	ldr	r3, [sp, #16]
   23074:	ldr	r0, [r6]
   23078:	lsl	r3, r3, #1
   2307c:	add	r3, r3, #1
   23080:	str	r3, [sp, #16]
   23084:	lsl	r1, r3, #2
   23088:	bl	267b4 <ftello64@plt+0x15144>
   2308c:	cmp	r0, #0
   23090:	beq	2316c <ftello64@plt+0x11afc>
   23094:	ldr	r3, [r6, #20]
   23098:	str	r0, [r6]
   2309c:	b	22c90 <ftello64@plt+0x11620>
   230a0:	ldr	r3, [sl, #40]	; 0x28
   230a4:	mov	r2, #1
   230a8:	sub	r3, r3, fp
   230ac:	str	r3, [sl, #40]	; 0x28
   230b0:	strb	r2, [r4, #4]
   230b4:	ldr	r3, [sp, #72]	; 0x48
   230b8:	b	229c8 <ftello64@plt+0x11358>
   230bc:	cmp	r3, #0
   230c0:	cmpne	r3, #3
   230c4:	bne	23474 <ftello64@plt+0x11e04>
   230c8:	ldr	r3, [sp, #52]	; 0x34
   230cc:	cmp	r7, r5
   230d0:	movcs	r3, #0
   230d4:	andcc	r3, r3, #1
   230d8:	cmp	r3, #0
   230dc:	bne	22f9c <ftello64@plt+0x1192c>
   230e0:	ldr	r3, [sp, #24]
   230e4:	ldr	r3, [r3, #92]	; 0x5c
   230e8:	cmp	r3, #1
   230ec:	ble	2311c <ftello64@plt+0x11aac>
   230f0:	ldr	r2, [r6, #32]
   230f4:	ldr	r3, [sp, #32]
   230f8:	cmp	r2, r3
   230fc:	beq	23178 <ftello64@plt+0x11b08>
   23100:	ldr	r3, [r6, #4]
   23104:	ldr	r0, [r6, #8]
   23108:	str	r5, [r3, r2, lsl #2]
   2310c:	ldr	r3, [r6, #32]
   23110:	add	r2, r3, #1
   23114:	str	r2, [r6, #32]
   23118:	str	r7, [r0, r3, lsl #2]
   2311c:	mov	r3, #0
   23120:	mov	ip, #1
   23124:	cmp	r5, r3
   23128:	movhi	r2, #0
   2312c:	movls	r2, #1
   23130:	cmp	r7, r3
   23134:	movcc	r2, #0
   23138:	cmp	r2, #0
   2313c:	asrne	r0, r3, #5
   23140:	andne	r1, r3, #31
   23144:	ldrne	r2, [r8, r0, lsl #2]
   23148:	add	r3, r3, #1
   2314c:	orrne	r2, r2, ip, lsl r1
   23150:	strne	r2, [r8, r0, lsl #2]
   23154:	cmp	r3, #256	; 0x100
   23158:	bne	23124 <ftello64@plt+0x11ab4>
   2315c:	ldr	r2, [sp, #204]	; 0xcc
   23160:	mov	r3, #0
   23164:	str	r3, [r2]
   23168:	b	22bf8 <ftello64@plt+0x11588>
   2316c:	mov	r9, r8
   23170:	mov	r3, #12
   23174:	b	22f38 <ftello64@plt+0x118c8>
   23178:	ldr	r3, [sp, #32]
   2317c:	ldr	r0, [r6, #4]
   23180:	lsl	r3, r3, #1
   23184:	add	r3, r3, #1
   23188:	str	r3, [sp, #32]
   2318c:	lsl	r2, r3, #2
   23190:	mov	r1, r2
   23194:	str	r2, [sp, #60]	; 0x3c
   23198:	bl	267b4 <ftello64@plt+0x15144>
   2319c:	ldr	r2, [sp, #60]	; 0x3c
   231a0:	mov	r1, r2
   231a4:	str	r0, [sp, #56]	; 0x38
   231a8:	ldr	r0, [r6, #8]
   231ac:	bl	267b4 <ftello64@plt+0x15144>
   231b0:	ldr	r3, [sp, #56]	; 0x38
   231b4:	cmp	r0, #0
   231b8:	cmpne	r3, #0
   231bc:	ldrne	r2, [r6, #32]
   231c0:	strne	r3, [r6, #4]
   231c4:	strne	r0, [r6, #8]
   231c8:	bne	23108 <ftello64@plt+0x11a98>
   231cc:	mov	r9, r8
   231d0:	mov	r8, r0
   231d4:	mov	r0, r3
   231d8:	bl	14c70 <ftello64@plt+0x3600>
   231dc:	mov	r0, r8
   231e0:	bl	14c70 <ftello64@plt+0x3600>
   231e4:	mov	r3, #12
   231e8:	b	22f38 <ftello64@plt+0x118c8>
   231ec:	mov	r4, #128	; 0x80
   231f0:	mov	r5, #4
   231f4:	bl	114d8 <__ctype_b_loc@plt>
   231f8:	sub	r3, r4, #-2147483647	; 0x80000001
   231fc:	mov	lr, #1
   23200:	add	ip, r5, #24
   23204:	ldr	r2, [sp, #24]
   23208:	add	ip, r2, ip, lsl #2
   2320c:	ldr	r6, [r0]
   23210:	add	r6, r6, r3, lsl lr
   23214:	mov	r0, r6
   23218:	mov	r1, #0
   2321c:	ldrh	r2, [r0, #2]!
   23220:	add	r3, r4, r1
   23224:	lsr	r2, r2, #3
   23228:	cmp	r3, #95	; 0x5f
   2322c:	movne	r3, r2
   23230:	orreq	r3, r2, #1
   23234:	tst	r3, #1
   23238:	ldrne	r3, [ip]
   2323c:	orrne	r3, r3, lr, lsl r1
   23240:	add	r1, r1, #1
   23244:	strne	r3, [ip]
   23248:	cmp	r1, #32
   2324c:	bne	2321c <ftello64@plt+0x11bac>
   23250:	add	r5, r5, #1
   23254:	cmp	r5, #8
   23258:	add	r4, r4, #32
   2325c:	add	r6, r6, #64	; 0x40
   23260:	add	ip, ip, #4
   23264:	bne	23214 <ftello64@plt+0x11ba4>
   23268:	ldr	r3, [sp, #20]
   2326c:	ldr	r2, [r3]
   23270:	b	227b8 <ftello64@plt+0x11148>
   23274:	mov	r5, r4
   23278:	b	231f4 <ftello64@plt+0x11b84>
   2327c:	ldr	r3, [sl, #40]	; 0x28
   23280:	ldr	r2, [sp, #40]	; 0x28
   23284:	add	r3, r3, fp
   23288:	cmp	r2, #0
   2328c:	mov	r9, r8
   23290:	str	r3, [sl, #40]	; 0x28
   23294:	bne	2344c <ftello64@plt+0x11ddc>
   23298:	ldr	r3, [sp, #24]
   2329c:	ldr	r0, [r3, #92]	; 0x5c
   232a0:	cmp	r0, #1
   232a4:	ble	232d4 <ftello64@plt+0x11c64>
   232a8:	ldr	r3, [sp, #24]
   232ac:	sub	r1, r9, #4
   232b0:	add	ip, r9, #28
   232b4:	ldr	r2, [r3, #60]	; 0x3c
   232b8:	sub	r2, r2, #4
   232bc:	ldr	r3, [r1, #4]
   232c0:	ldr	lr, [r2, #4]!
   232c4:	and	r3, r3, lr
   232c8:	str	r3, [r1, #4]!
   232cc:	cmp	ip, r1
   232d0:	bne	232bc <ftello64@plt+0x11c4c>
   232d4:	ldr	r3, [r6, #20]
   232d8:	cmp	r3, #0
   232dc:	bne	23324 <ftello64@plt+0x11cb4>
   232e0:	ldr	r3, [r6, #24]
   232e4:	cmp	r3, #0
   232e8:	bne	23324 <ftello64@plt+0x11cb4>
   232ec:	ldr	r3, [r6, #28]
   232f0:	cmp	r3, #0
   232f4:	bne	23324 <ftello64@plt+0x11cb4>
   232f8:	ldr	r3, [r6, #32]
   232fc:	cmp	r3, #0
   23300:	bne	23324 <ftello64@plt+0x11cb4>
   23304:	cmp	r0, #1
   23308:	ble	233fc <ftello64@plt+0x11d8c>
   2330c:	ldr	r3, [r6, #36]	; 0x24
   23310:	cmp	r3, #0
   23314:	bne	23324 <ftello64@plt+0x11cb4>
   23318:	ldrb	r3, [r6, #16]
   2331c:	tst	r3, #1
   23320:	beq	233fc <ftello64@plt+0x11d8c>
   23324:	ldr	r1, [sp, #24]
   23328:	mov	r3, #0
   2332c:	add	r4, r1, #56	; 0x38
   23330:	ldrb	r2, [r1, #88]	; 0x58
   23334:	add	r5, r1, #64	; 0x40
   23338:	mov	ip, #6
   2333c:	orr	r2, r2, #2
   23340:	strb	r2, [r1, #88]	; 0x58
   23344:	add	r2, sp, #96	; 0x60
   23348:	str	r2, [sp]
   2334c:	mov	r0, r4
   23350:	mov	r2, r3
   23354:	mov	r1, r5
   23358:	str	r6, [sp, #96]	; 0x60
   2335c:	strb	ip, [sp, #100]	; 0x64
   23360:	bl	19d74 <ftello64@plt+0x8704>
   23364:	subs	r3, r0, #0
   23368:	str	r3, [sp, #32]
   2336c:	beq	23170 <ftello64@plt+0x11b00>
   23370:	sub	r3, r9, #4
   23374:	add	r2, r9, #28
   23378:	b	23384 <ftello64@plt+0x11d14>
   2337c:	cmp	r2, r3
   23380:	beq	23440 <ftello64@plt+0x11dd0>
   23384:	ldr	r1, [r3, #4]!
   23388:	cmp	r1, #0
   2338c:	beq	2337c <ftello64@plt+0x11d0c>
   23390:	mov	r3, #0
   23394:	add	r2, sp, #96	; 0x60
   23398:	str	r2, [sp]
   2339c:	mov	ip, #3
   233a0:	mov	r2, r3
   233a4:	mov	r1, r5
   233a8:	mov	r0, r4
   233ac:	str	r9, [sp, #96]	; 0x60
   233b0:	strb	ip, [sp, #100]	; 0x64
   233b4:	bl	19d74 <ftello64@plt+0x8704>
   233b8:	subs	r2, r0, #0
   233bc:	beq	23170 <ftello64@plt+0x11b00>
   233c0:	add	ip, sp, #128	; 0x80
   233c4:	mov	lr, #0
   233c8:	ldr	r3, [sp, #32]
   233cc:	mov	r0, r4
   233d0:	mov	r1, r5
   233d4:	str	ip, [sp]
   233d8:	mov	r4, #10
   233dc:	str	lr, [sp, #132]	; 0x84
   233e0:	str	lr, [sp, #128]	; 0x80
   233e4:	strb	r4, [sp, #132]	; 0x84
   233e8:	bl	19d74 <ftello64@plt+0x8704>
   233ec:	subs	r3, r0, #0
   233f0:	str	r3, [sp, #32]
   233f4:	bne	22084 <ftello64@plt+0x10a14>
   233f8:	b	23170 <ftello64@plt+0x11b00>
   233fc:	mov	r0, r6
   23400:	bl	18b8c <ftello64@plt+0x751c>
   23404:	ldr	r0, [sp, #24]
   23408:	mov	r3, #0
   2340c:	add	r2, sp, #96	; 0x60
   23410:	str	r2, [sp]
   23414:	mov	ip, #3
   23418:	mov	r2, r3
   2341c:	add	r1, r0, #64	; 0x40
   23420:	add	r0, r0, #56	; 0x38
   23424:	str	r9, [sp, #96]	; 0x60
   23428:	strb	ip, [sp, #100]	; 0x64
   2342c:	bl	19d74 <ftello64@plt+0x8704>
   23430:	subs	r3, r0, #0
   23434:	str	r3, [sp, #32]
   23438:	bne	22084 <ftello64@plt+0x10a14>
   2343c:	b	23170 <ftello64@plt+0x11b00>
   23440:	mov	r0, r9
   23444:	bl	14c70 <ftello64@plt+0x3600>
   23448:	b	22084 <ftello64@plt+0x10a14>
   2344c:	sub	r3, r8, #4
   23450:	add	r1, r8, #28
   23454:	ldr	r2, [r3, #4]
   23458:	mvn	r2, r2
   2345c:	str	r2, [r3, #4]!
   23460:	cmp	r1, r3
   23464:	bne	23454 <ftello64@plt+0x11de4>
   23468:	b	23298 <ftello64@plt+0x11c28>
   2346c:	ldr	r6, [sp, #16]
   23470:	b	2245c <ftello64@plt+0x10dec>
   23474:	ldr	r7, [sp, #84]	; 0x54
   23478:	b	22f24 <ftello64@plt+0x118b4>
   2347c:	ldr	r5, [sp, #76]	; 0x4c
   23480:	b	22efc <ftello64@plt+0x1188c>
   23484:	cmp	r3, #3
   23488:	movne	r7, #0
   2348c:	ldreq	r1, [sp, #84]	; 0x54
   23490:	ldrbeq	r7, [r1]
   23494:	b	22ed0 <ftello64@plt+0x11860>
   23498:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   2349c:	sub	sp, sp, #28
   234a0:	mov	sl, r3
   234a4:	ldr	r5, [sp, #68]	; 0x44
   234a8:	ldr	r6, [sp, #64]	; 0x40
   234ac:	str	r5, [sp, #4]
   234b0:	str	r6, [sp]
   234b4:	mov	r8, r1
   234b8:	ldr	fp, [r1]
   234bc:	mov	r9, r0
   234c0:	mov	r7, r2
   234c4:	bl	21f34 <ftello64@plt+0x108c4>
   234c8:	ldr	r3, [r5]
   234cc:	adds	r3, r3, #0
   234d0:	movne	r3, #1
   234d4:	cmp	r0, #0
   234d8:	movne	r3, #0
   234dc:	cmp	r3, #0
   234e0:	bne	235c8 <ftello64@plt+0x11f58>
   234e4:	add	r3, fp, #64	; 0x40
   234e8:	mov	r4, r0
   234ec:	str	r3, [sp, #8]
   234f0:	add	r3, fp, #56	; 0x38
   234f4:	str	r3, [sp, #12]
   234f8:	ldrb	lr, [r7, #4]
   234fc:	clz	ip, r6
   23500:	mov	r3, sl
   23504:	and	fp, lr, #247	; 0xf7
   23508:	cmp	fp, #2
   2350c:	mov	r2, r7
   23510:	mov	r1, r8
   23514:	mov	r0, r9
   23518:	lsr	ip, ip, #5
   2351c:	beq	235cc <ftello64@plt+0x11f5c>
   23520:	cmp	lr, #9
   23524:	orrne	ip, ip, #1
   23528:	cmp	ip, #0
   2352c:	beq	235cc <ftello64@plt+0x11f5c>
   23530:	str	r5, [sp, #4]
   23534:	str	r6, [sp]
   23538:	bl	21f34 <ftello64@plt+0x108c4>
   2353c:	ldr	ip, [r5]
   23540:	adds	ip, ip, #0
   23544:	movne	ip, #1
   23548:	cmp	r0, #0
   2354c:	movne	ip, #0
   23550:	cmp	ip, #0
   23554:	mov	fp, r0
   23558:	bne	235b0 <ftello64@plt+0x11f40>
   2355c:	cmp	r4, #0
   23560:	cmpne	r0, #0
   23564:	bne	23574 <ftello64@plt+0x11f04>
   23568:	cmp	r4, #0
   2356c:	moveq	r4, r0
   23570:	b	234f8 <ftello64@plt+0x11e88>
   23574:	add	r3, sp, #16
   23578:	str	ip, [sp, #20]
   2357c:	str	r3, [sp]
   23580:	str	ip, [sp, #16]
   23584:	mov	r3, r0
   23588:	mov	ip, #16
   2358c:	mov	r2, r4
   23590:	ldr	r1, [sp, #8]
   23594:	ldr	r0, [sp, #12]
   23598:	strb	ip, [sp, #20]
   2359c:	bl	19d74 <ftello64@plt+0x8704>
   235a0:	cmp	r0, #0
   235a4:	beq	235d8 <ftello64@plt+0x11f68>
   235a8:	mov	r4, r0
   235ac:	b	234f8 <ftello64@plt+0x11e88>
   235b0:	cmp	r4, #0
   235b4:	beq	235c8 <ftello64@plt+0x11f58>
   235b8:	mov	r0, r4
   235bc:	mov	r2, #0
   235c0:	ldr	r1, [pc, #88]	; 23620 <ftello64@plt+0x11fb0>
   235c4:	bl	18004 <ftello64@plt+0x6994>
   235c8:	mov	r4, #0
   235cc:	mov	r0, r4
   235d0:	add	sp, sp, #28
   235d4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   235d8:	mov	r3, r0
   235dc:	mov	r2, r3
   235e0:	mov	r0, fp
   235e4:	ldr	r1, [pc, #52]	; 23620 <ftello64@plt+0x11fb0>
   235e8:	str	r3, [sp, #8]
   235ec:	bl	18004 <ftello64@plt+0x6994>
   235f0:	ldr	r3, [sp, #8]
   235f4:	mov	r0, r4
   235f8:	mov	r2, r3
   235fc:	ldr	r1, [pc, #28]	; 23620 <ftello64@plt+0x11fb0>
   23600:	bl	18004 <ftello64@plt+0x6994>
   23604:	ldr	r3, [sp, #8]
   23608:	mov	r2, #12
   2360c:	mov	r4, r3
   23610:	mov	r0, r4
   23614:	str	r2, [r5]
   23618:	add	sp, sp, #28
   2361c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   23620:	strdeq	r8, [r1], -r0
   23624:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   23628:	sub	sp, sp, #44	; 0x2c
   2362c:	ldr	r8, [r1]
   23630:	ldr	fp, [sp, #84]	; 0x54
   23634:	str	r1, [sp, #16]
   23638:	ldr	ip, [r8, #84]	; 0x54
   2363c:	str	fp, [sp, #4]
   23640:	str	ip, [sp, #28]
   23644:	ldr	ip, [sp, #80]	; 0x50
   23648:	mov	r5, r0
   2364c:	str	ip, [sp]
   23650:	mov	r4, r2
   23654:	str	r3, [sp, #8]
   23658:	bl	23498 <ftello64@plt+0x11e28>
   2365c:	ldr	r6, [fp]
   23660:	adds	r6, r6, #0
   23664:	movne	r6, #1
   23668:	cmp	r0, #0
   2366c:	movne	r6, #0
   23670:	cmp	r6, #0
   23674:	bne	237a4 <ftello64@plt+0x12134>
   23678:	ldr	r3, [sp, #8]
   2367c:	mov	r9, r0
   23680:	orr	r3, r3, #8388608	; 0x800000
   23684:	str	r3, [sp, #12]
   23688:	add	r3, r8, #64	; 0x40
   2368c:	str	r3, [sp, #20]
   23690:	add	r3, r8, #56	; 0x38
   23694:	add	r7, sp, #32
   23698:	str	r3, [sp, #24]
   2369c:	str	fp, [sp, #84]	; 0x54
   236a0:	b	23730 <ftello64@plt+0x120c0>
   236a4:	cmp	sl, #9
   236a8:	orrne	ip, ip, #1
   236ac:	cmp	ip, #0
   236b0:	beq	23784 <ftello64@plt+0x12114>
   236b4:	ldr	ip, [sp, #28]
   236b8:	ldr	sl, [r8, #84]	; 0x54
   236bc:	str	ip, [r8, #84]	; 0x54
   236c0:	ldr	ip, [sp, #84]	; 0x54
   236c4:	str	ip, [sp, #4]
   236c8:	ldr	ip, [sp, #80]	; 0x50
   236cc:	str	ip, [sp]
   236d0:	bl	23498 <ftello64@plt+0x11e28>
   236d4:	ldr	r3, [sp, #84]	; 0x54
   236d8:	ldr	r3, [r3]
   236dc:	adds	r3, r3, #0
   236e0:	movne	r3, #1
   236e4:	cmp	r0, #0
   236e8:	movne	r3, #0
   236ec:	cmp	r3, #0
   236f0:	mov	r3, r0
   236f4:	bne	2378c <ftello64@plt+0x1211c>
   236f8:	ldr	r2, [r8, #84]	; 0x54
   236fc:	orr	sl, r2, sl
   23700:	str	sl, [r8, #84]	; 0x54
   23704:	str	r7, [sp]
   23708:	mov	r2, r9
   2370c:	str	r6, [r7, #4]
   23710:	mov	ip, #10
   23714:	ldr	r1, [sp, #20]
   23718:	ldr	r0, [sp, #24]
   2371c:	str	r6, [r7]
   23720:	strb	ip, [sp, #36]	; 0x24
   23724:	bl	19d74 <ftello64@plt+0x8704>
   23728:	subs	r9, r0, #0
   2372c:	beq	237b4 <ftello64@plt+0x12144>
   23730:	ldrb	r3, [r4, #4]
   23734:	ldr	r2, [sp, #12]
   23738:	mov	r1, r5
   2373c:	cmp	r3, #10
   23740:	mov	r0, r4
   23744:	bne	237a8 <ftello64@plt+0x12138>
   23748:	bl	21270 <ftello64@plt+0xfc00>
   2374c:	ldrb	sl, [r4, #4]
   23750:	ldr	lr, [r5, #40]	; 0x28
   23754:	ldr	ip, [sp, #80]	; 0x50
   23758:	and	fp, sl, #247	; 0xf7
   2375c:	cmp	fp, #2
   23760:	clz	ip, ip
   23764:	ldr	r3, [sp, #8]
   23768:	mov	r2, r4
   2376c:	ldr	r1, [sp, #16]
   23770:	lsr	ip, ip, #5
   23774:	add	lr, lr, r0
   23778:	str	lr, [r5, #40]	; 0x28
   2377c:	mov	r0, r5
   23780:	bne	236a4 <ftello64@plt+0x12034>
   23784:	mov	r3, r6
   23788:	b	23704 <ftello64@plt+0x12094>
   2378c:	cmp	r9, #0
   23790:	beq	237a4 <ftello64@plt+0x12134>
   23794:	mov	r0, r9
   23798:	mov	r2, #0
   2379c:	ldr	r1, [pc, #40]	; 237cc <ftello64@plt+0x1215c>
   237a0:	bl	18004 <ftello64@plt+0x6994>
   237a4:	mov	r9, #0
   237a8:	mov	r0, r9
   237ac:	add	sp, sp, #44	; 0x2c
   237b0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   237b4:	ldr	fp, [sp, #84]	; 0x54
   237b8:	mov	r3, #12
   237bc:	mov	r0, r9
   237c0:	str	r3, [fp]
   237c4:	add	sp, sp, #44	; 0x2c
   237c8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   237cc:	strdeq	r8, [r1], -r0
   237d0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   237d4:	mov	r8, r0
   237d8:	ldrb	r0, [r0, #28]
   237dc:	ldr	ip, [r8, #4]
   237e0:	sub	sp, sp, #148	; 0x94
   237e4:	mov	r7, r3
   237e8:	and	r0, r0, #144	; 0x90
   237ec:	mov	r3, #0
   237f0:	cmp	ip, #159	; 0x9f
   237f4:	str	r7, [r8, #12]
   237f8:	str	r1, [sp, #12]
   237fc:	mov	r5, r2
   23800:	strb	r0, [r8, #28]
   23804:	str	r3, [r8, #8]
   23808:	str	r3, [sp, #36]	; 0x24
   2380c:	str	r3, [r8, #24]
   23810:	ldr	r4, [r8]
   23814:	bls	24400 <ftello64@plt+0x12d90>
   23818:	mov	r2, #160	; 0xa0
   2381c:	str	r2, [r8, #8]
   23820:	mov	r1, #0
   23824:	mov	r0, r4
   23828:	bl	11550 <memset@plt>
   2382c:	ldr	r2, [pc, #3696]	; 246a4 <ftello64@plt+0x13034>
   23830:	mov	r3, #31
   23834:	cmp	r5, r2
   23838:	str	r3, [r4, #64]	; 0x40
   2383c:	bhi	23e3c <ftello64@plt+0x127cc>
   23840:	add	r3, r5, #1
   23844:	str	r3, [r4, #4]
   23848:	lsl	r0, r3, #3
   2384c:	str	r3, [sp, #20]
   23850:	bl	26788 <ftello64@plt+0x15118>
   23854:	cmp	r5, #0
   23858:	str	r0, [r4]
   2385c:	beq	2449c <ftello64@plt+0x12e2c>
   23860:	mov	r1, #1
   23864:	lsl	r1, r1, #1
   23868:	cmp	r5, r1
   2386c:	bcs	23864 <ftello64@plt+0x121f4>
   23870:	sub	sl, r1, #1
   23874:	mov	r0, #12
   23878:	bl	26740 <ftello64@plt+0x150d0>
   2387c:	str	sl, [r4, #68]	; 0x44
   23880:	str	r0, [r4, #32]
   23884:	bl	11424 <__ctype_get_mb_cur_max@plt>
   23888:	str	r0, [r4, #92]	; 0x5c
   2388c:	mov	r0, #14
   23890:	bl	115ec <nl_langinfo@plt>
   23894:	ldrb	r3, [r0]
   23898:	and	r3, r3, #223	; 0xdf
   2389c:	cmp	r3, #85	; 0x55
   238a0:	bne	238c4 <ftello64@plt+0x12254>
   238a4:	ldrb	r3, [r0, #1]
   238a8:	and	r3, r3, #223	; 0xdf
   238ac:	cmp	r3, #84	; 0x54
   238b0:	bne	238c4 <ftello64@plt+0x12254>
   238b4:	ldrb	r3, [r0, #2]
   238b8:	and	r3, r3, #223	; 0xdf
   238bc:	cmp	r3, #70	; 0x46
   238c0:	beq	2412c <ftello64@plt+0x12abc>
   238c4:	ldrb	r3, [r4, #88]	; 0x58
   238c8:	ldr	r2, [r4, #92]	; 0x5c
   238cc:	bic	r3, r3, #8
   238d0:	cmp	r2, #1
   238d4:	strb	r3, [r4, #88]	; 0x58
   238d8:	ble	238f0 <ftello64@plt+0x12280>
   238dc:	uxtb	r3, r3
   238e0:	ands	r6, r3, #4
   238e4:	beq	24078 <ftello64@plt+0x12a08>
   238e8:	ldr	r3, [pc, #3512]	; 246a8 <ftello64@plt+0x13038>
   238ec:	str	r3, [r4, #60]	; 0x3c
   238f0:	ldr	r3, [r4]
   238f4:	cmp	r3, #0
   238f8:	beq	23e3c <ftello64@plt+0x127cc>
   238fc:	ldr	r3, [r4, #32]
   23900:	cmp	r3, #0
   23904:	beq	23e3c <ftello64@plt+0x127cc>
   23908:	ldr	r2, [pc, #3484]	; 246ac <ftello64@plt+0x1303c>
   2390c:	mov	r3, #0
   23910:	ldr	r1, [pc, #3480]	; 246b0 <ftello64@plt+0x13040>
   23914:	cmp	r2, r3
   23918:	str	r3, [sp, #36]	; 0x24
   2391c:	mov	r3, #1
   23920:	moveq	r3, r2
   23924:	cmp	r1, #0
   23928:	mov	r2, #1
   2392c:	moveq	r2, r1
   23930:	orr	r3, r3, r2
   23934:	ands	r3, r3, #255	; 0xff
   23938:	str	r3, [sp, #24]
   2393c:	beq	23960 <ftello64@plt+0x122f0>
   23940:	mov	r1, #0
   23944:	add	r0, r4, #136	; 0x88
   23948:	bl	11358 <pthread_mutex_init@plt>
   2394c:	cmp	r0, #0
   23950:	bne	23e3c <ftello64@plt+0x127cc>
   23954:	ldr	r3, [sp, #36]	; 0x24
   23958:	cmp	r3, #0
   2395c:	bne	23e44 <ftello64@plt+0x127d4>
   23960:	ands	r3, r7, #4194304	; 0x400000
   23964:	mov	r1, #0
   23968:	mov	r2, #84	; 0x54
   2396c:	add	r0, sp, #60	; 0x3c
   23970:	moveq	fp, r1
   23974:	movne	fp, #1
   23978:	ldr	sl, [r8, #20]
   2397c:	str	r3, [sp, #16]
   23980:	bl	11550 <memset@plt>
   23984:	ldrb	r2, [r4, #88]	; 0x58
   23988:	ldr	ip, [sp, #12]
   2398c:	ldr	r1, [r4, #92]	; 0x5c
   23990:	cmp	sl, #0
   23994:	moveq	r3, fp
   23998:	orrne	r3, fp, #1
   2399c:	lsr	r0, r2, #2
   239a0:	lsr	r2, r2, #3
   239a4:	and	r0, r0, #1
   239a8:	and	r2, r2, #1
   239ac:	cmp	r5, #0
   239b0:	str	ip, [sp, #60]	; 0x3c
   239b4:	strb	fp, [sp, #132]	; 0x84
   239b8:	strb	r3, [sp, #135]	; 0x87
   239bc:	str	sl, [sp, #124]	; 0x7c
   239c0:	str	r5, [sp, #108]	; 0x6c
   239c4:	str	r5, [sp, #104]	; 0x68
   239c8:	str	r5, [sp, #116]	; 0x74
   239cc:	str	r5, [sp, #112]	; 0x70
   239d0:	mov	ip, r3
   239d4:	strb	r0, [sp, #133]	; 0x85
   239d8:	strb	r2, [sp, #134]	; 0x86
   239dc:	str	r1, [sp, #140]	; 0x8c
   239e0:	beq	23a08 <ftello64@plt+0x12398>
   239e4:	ldr	r1, [sp, #20]
   239e8:	add	r0, sp, #60	; 0x3c
   239ec:	str	r3, [sp, #28]
   239f0:	bl	180ec <ftello64@plt+0x6a7c>
   239f4:	cmp	r0, #0
   239f8:	bne	23a74 <ftello64@plt+0x12404>
   239fc:	ldrb	ip, [sp, #135]	; 0x87
   23a00:	ldr	r1, [r4, #92]	; 0x5c
   23a04:	ldr	r3, [sp, #28]
   23a08:	cmp	ip, #0
   23a0c:	ldrne	r6, [sp, #64]	; 0x40
   23a10:	ldreq	r6, [sp, #12]
   23a14:	ands	r2, r7, #4194304	; 0x400000
   23a18:	cmp	r2, #0
   23a1c:	str	r6, [sp, #64]	; 0x40
   23a20:	beq	23af4 <ftello64@plt+0x12484>
   23a24:	cmp	r1, #1
   23a28:	ble	24518 <ftello64@plt+0x12ea8>
   23a2c:	add	r0, sp, #60	; 0x3c
   23a30:	bl	18484 <ftello64@plt+0x6e14>
   23a34:	cmp	r0, #0
   23a38:	bne	23a74 <ftello64@plt+0x12404>
   23a3c:	ldr	r3, [sp, #92]	; 0x5c
   23a40:	cmp	r5, r3
   23a44:	ble	23b28 <ftello64@plt+0x124b8>
   23a48:	ldr	r3, [sp, #88]	; 0x58
   23a4c:	ldr	r2, [r4, #92]	; 0x5c
   23a50:	ldr	r1, [sp, #96]	; 0x60
   23a54:	add	r3, r3, r2
   23a58:	cmp	r1, r3
   23a5c:	bgt	23b28 <ftello64@plt+0x124b8>
   23a60:	lsl	r1, r1, #1
   23a64:	add	r0, sp, #60	; 0x3c
   23a68:	bl	180ec <ftello64@plt+0x6a7c>
   23a6c:	cmp	r0, #0
   23a70:	beq	23a2c <ftello64@plt+0x123bc>
   23a74:	str	r0, [sp, #36]	; 0x24
   23a78:	ldr	r6, [r8]
   23a7c:	ldr	r0, [r6, #56]	; 0x38
   23a80:	cmp	r0, #0
   23a84:	beq	23a98 <ftello64@plt+0x12428>
   23a88:	ldr	r5, [r0]
   23a8c:	bl	14c70 <ftello64@plt+0x3600>
   23a90:	subs	r0, r5, #0
   23a94:	bne	23a88 <ftello64@plt+0x12418>
   23a98:	mov	r5, #0
   23a9c:	mov	r3, #31
   23aa0:	str	r3, [r6, #64]	; 0x40
   23aa4:	ldr	r0, [r6, #16]
   23aa8:	str	r5, [r6, #56]	; 0x38
   23aac:	str	r5, [r6, #52]	; 0x34
   23ab0:	bl	14c70 <ftello64@plt+0x3600>
   23ab4:	str	r5, [r6, #16]
   23ab8:	add	r0, sp, #60	; 0x3c
   23abc:	bl	18ea4 <ftello64@plt+0x7834>
   23ac0:	ldr	r3, [sp, #24]
   23ac4:	cmp	r3, r5
   23ac8:	beq	23ad4 <ftello64@plt+0x12464>
   23acc:	add	r0, r4, #136	; 0x88
   23ad0:	bl	112ec <pthread_mutex_destroy@plt>
   23ad4:	mov	r0, r4
   23ad8:	bl	18ed4 <ftello64@plt+0x7864>
   23adc:	ldr	r0, [sp, #36]	; 0x24
   23ae0:	mov	r3, #0
   23ae4:	str	r3, [r8]
   23ae8:	str	r3, [r8, #4]
   23aec:	add	sp, sp, #148	; 0x94
   23af0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   23af4:	cmp	r1, #1
   23af8:	bgt	241d0 <ftello64@plt+0x12b60>
   23afc:	cmp	r3, #0
   23b00:	beq	24510 <ftello64@plt+0x12ea0>
   23b04:	ldr	ip, [sp, #96]	; 0x60
   23b08:	ldr	r2, [sp, #108]	; 0x6c
   23b0c:	ldr	r3, [sp, #88]	; 0x58
   23b10:	cmp	ip, r2
   23b14:	movge	ip, r2
   23b18:	cmp	ip, r3
   23b1c:	bgt	23db4 <ftello64@plt+0x12744>
   23b20:	str	r3, [sp, #88]	; 0x58
   23b24:	str	r3, [sp, #92]	; 0x5c
   23b28:	ldr	r5, [r8]
   23b2c:	mov	r6, #0
   23b30:	orr	r2, r7, #8388608	; 0x800000
   23b34:	str	r6, [r8, #24]
   23b38:	add	r1, sp, #60	; 0x3c
   23b3c:	str	r7, [r5, #128]	; 0x80
   23b40:	add	r0, sp, #40	; 0x28
   23b44:	str	r6, [sp, #36]	; 0x24
   23b48:	bl	21270 <ftello64@plt+0xfc00>
   23b4c:	ldr	ip, [sp, #100]	; 0x64
   23b50:	add	r2, sp, #36	; 0x24
   23b54:	mov	r3, r7
   23b58:	str	r2, [sp, #4]
   23b5c:	str	r6, [sp]
   23b60:	add	r2, sp, #40	; 0x28
   23b64:	mov	r1, r8
   23b68:	add	ip, ip, r0
   23b6c:	add	r0, sp, #60	; 0x3c
   23b70:	str	ip, [sp, #100]	; 0x64
   23b74:	bl	23624 <ftello64@plt+0x11fb4>
   23b78:	ldr	r3, [sp, #36]	; 0x24
   23b7c:	cmp	r3, r6
   23b80:	mov	r7, r0
   23b84:	bne	244a8 <ftello64@plt+0x12e38>
   23b88:	add	fp, sp, #48	; 0x30
   23b8c:	add	r9, r5, #56	; 0x38
   23b90:	add	r5, r5, #64	; 0x40
   23b94:	str	fp, [sp]
   23b98:	mov	ip, #2
   23b9c:	str	r3, [fp, #4]
   23ba0:	mov	r1, r5
   23ba4:	mov	r0, r9
   23ba8:	mov	r2, r3
   23bac:	str	r3, [sp, #48]	; 0x30
   23bb0:	strb	ip, [sp, #52]	; 0x34
   23bb4:	bl	19d74 <ftello64@plt+0x8704>
   23bb8:	cmp	r7, #0
   23bbc:	mov	r6, r0
   23bc0:	beq	23bf0 <ftello64@plt+0x12580>
   23bc4:	mov	r3, #0
   23bc8:	str	fp, [sp]
   23bcc:	mov	ip, #16
   23bd0:	str	r3, [fp, #4]
   23bd4:	str	r3, [sp, #48]	; 0x30
   23bd8:	mov	r2, r7
   23bdc:	mov	r1, r5
   23be0:	mov	r0, r9
   23be4:	mov	r3, r6
   23be8:	strb	ip, [sp, #52]	; 0x34
   23bec:	bl	19d74 <ftello64@plt+0x8704>
   23bf0:	cmp	r0, #0
   23bf4:	cmpne	r6, #0
   23bf8:	moveq	r3, #1
   23bfc:	movne	r3, #0
   23c00:	str	r3, [sp, #12]
   23c04:	moveq	r3, #12
   23c08:	streq	r3, [sp, #36]	; 0x24
   23c0c:	beq	24424 <ftello64@plt+0x12db4>
   23c10:	ldr	r6, [r8]
   23c14:	str	r0, [r4, #52]	; 0x34
   23c18:	ldr	r0, [r6, #4]
   23c1c:	lsl	r0, r0, #2
   23c20:	bl	26788 <ftello64@plt+0x15118>
   23c24:	ldr	r3, [r6, #4]
   23c28:	str	r0, [r6, #12]
   23c2c:	lsl	r0, r3, #2
   23c30:	bl	26788 <ftello64@plt+0x15118>
   23c34:	ldr	r3, [r6, #4]
   23c38:	add	r3, r3, r3, lsl #1
   23c3c:	str	r0, [r6, #16]
   23c40:	lsl	r0, r3, #2
   23c44:	bl	26788 <ftello64@plt+0x15118>
   23c48:	ldr	r3, [r6, #4]
   23c4c:	add	r3, r3, r3, lsl #1
   23c50:	str	r0, [r6, #20]
   23c54:	lsl	r0, r3, #2
   23c58:	bl	26788 <ftello64@plt+0x15118>
   23c5c:	ldr	r3, [r6, #12]
   23c60:	cmp	r3, #0
   23c64:	str	r0, [r6, #24]
   23c68:	beq	23f60 <ftello64@plt+0x128f0>
   23c6c:	ldr	r3, [r6, #16]
   23c70:	cmp	r3, #0
   23c74:	beq	23f60 <ftello64@plt+0x128f0>
   23c78:	ldr	r3, [r6, #20]
   23c7c:	cmp	r3, #0
   23c80:	beq	243f4 <ftello64@plt+0x12d84>
   23c84:	cmp	r0, #0
   23c88:	beq	23f60 <ftello64@plt+0x128f0>
   23c8c:	ldr	r0, [r8, #24]
   23c90:	lsl	r0, r0, #2
   23c94:	bl	26788 <ftello64@plt+0x15118>
   23c98:	cmp	r0, #0
   23c9c:	str	r0, [r6, #132]	; 0x84
   23ca0:	beq	23d14 <ftello64@plt+0x126a4>
   23ca4:	ldr	r1, [r8, #24]
   23ca8:	cmp	r1, #0
   23cac:	subne	r2, r0, #4
   23cb0:	ldrne	r3, [sp, #12]
   23cb4:	beq	23cc8 <ftello64@plt+0x12658>
   23cb8:	str	r3, [r2, #4]!
   23cbc:	add	r3, r3, #1
   23cc0:	cmp	r3, r1
   23cc4:	bne	23cb8 <ftello64@plt+0x12648>
   23cc8:	ldr	r1, [pc, #2532]	; 246b4 <ftello64@plt+0x13044>
   23ccc:	mov	r2, r6
   23cd0:	ldr	r0, [r6, #52]	; 0x34
   23cd4:	bl	18078 <ftello64@plt+0x6a08>
   23cd8:	ldr	r1, [r8, #24]
   23cdc:	cmp	r1, #0
   23ce0:	beq	244fc <ftello64@plt+0x12e8c>
   23ce4:	ldr	r0, [r6, #132]	; 0x84
   23ce8:	ldr	r3, [r0]
   23cec:	cmp	r3, #0
   23cf0:	beq	23d04 <ftello64@plt+0x12694>
   23cf4:	b	23d14 <ftello64@plt+0x126a4>
   23cf8:	ldr	r2, [r0, r3, lsl #2]
   23cfc:	cmp	r2, r3
   23d00:	bne	23d14 <ftello64@plt+0x126a4>
   23d04:	add	r3, r3, #1
   23d08:	cmp	r3, r1
   23d0c:	bcc	23cf8 <ftello64@plt+0x12688>
   23d10:	beq	24500 <ftello64@plt+0x12e90>
   23d14:	mov	r2, r8
   23d18:	ldr	r1, [pc, #2456]	; 246b8 <ftello64@plt+0x13048>
   23d1c:	ldr	r0, [r6, #52]	; 0x34
   23d20:	bl	18004 <ftello64@plt+0x6994>
   23d24:	subs	r3, r0, #0
   23d28:	bne	23e34 <ftello64@plt+0x127c4>
   23d2c:	mov	r2, r6
   23d30:	ldr	r1, [pc, #2436]	; 246bc <ftello64@plt+0x1304c>
   23d34:	ldr	r0, [r6, #52]	; 0x34
   23d38:	bl	18004 <ftello64@plt+0x6994>
   23d3c:	subs	r3, r0, #0
   23d40:	bne	23e34 <ftello64@plt+0x127c4>
   23d44:	mov	r2, r6
   23d48:	ldr	r1, [pc, #2416]	; 246c0 <ftello64@plt+0x13050>
   23d4c:	ldr	r0, [r6, #52]	; 0x34
   23d50:	str	r3, [sp, #20]
   23d54:	bl	18078 <ftello64@plt+0x6a08>
   23d58:	ldr	r7, [r6, #52]	; 0x34
   23d5c:	ldrb	r3, [r7, #24]
   23d60:	ldr	r2, [r7, #28]
   23d64:	sub	r3, r3, #2
   23d68:	cmp	r3, #14
   23d6c:	ldrls	pc, [pc, r3, lsl #2]
   23d70:	b	2415c <ftello64@plt+0x12aec>
   23d74:	strdeq	r3, [r2], -r0
   23d78:	andeq	r4, r2, ip, asr r1
   23d7c:	andeq	r3, r2, r0, ror #27
   23d80:	andeq	r4, r2, ip, asr r1
   23d84:	andeq	r4, r2, ip, asr r1
   23d88:	andeq	r4, r2, ip, asr r1
   23d8c:	strdeq	r4, [r2], -r0
   23d90:	strdeq	r4, [r2], -r0
   23d94:	andeq	r3, r2, ip, ror #30
   23d98:	andeq	r3, r2, ip, ror #30
   23d9c:	strdeq	r4, [r2], -r0
   23da0:	andeq	r4, r2, ip, asr r1
   23da4:	andeq	r4, r2, ip, asr r1
   23da8:	andeq	r4, r2, ip, asr r1
   23dac:	strdeq	r3, [r2], -r0
   23db0:	ldr	r6, [sp, #64]	; 0x40
   23db4:	ldr	r2, [sp, #60]	; 0x3c
   23db8:	ldr	r0, [sp, #84]	; 0x54
   23dbc:	add	r2, r2, r3
   23dc0:	ldr	r1, [sp, #124]	; 0x7c
   23dc4:	ldrb	r2, [r2, r0]
   23dc8:	ldrb	r2, [r1, r2]
   23dcc:	strb	r2, [r6, r3]
   23dd0:	add	r3, r3, #1
   23dd4:	cmp	ip, r3
   23dd8:	bne	23db0 <ftello64@plt+0x12740>
   23ddc:	b	23b20 <ftello64@plt+0x124b0>
   23de0:	ldr	r1, [r7, #16]
   23de4:	ldr	r3, [r6, #12]
   23de8:	ldr	r5, [r1, #28]
   23dec:	str	r5, [r3, r2, lsl #2]
   23df0:	ldrb	r3, [r7, #24]
   23df4:	cmp	r3, #4
   23df8:	bne	23ff0 <ftello64@plt+0x12980>
   23dfc:	ldr	r3, [r6, #20]
   23e00:	add	r2, r2, r2, lsl #1
   23e04:	mov	r1, #1
   23e08:	add	sl, r3, r2, lsl #2
   23e0c:	str	r1, [r3, r2, lsl #2]
   23e10:	mov	r0, #4
   23e14:	str	r1, [sl, #4]
   23e18:	bl	26788 <ftello64@plt+0x15118>
   23e1c:	cmp	r0, #0
   23e20:	str	r0, [sl, #8]
   23e24:	bne	24124 <ftello64@plt+0x12ab4>
   23e28:	mov	r3, #12
   23e2c:	str	r0, [sl, #4]
   23e30:	str	r0, [sl]
   23e34:	str	r3, [sp, #36]	; 0x24
   23e38:	b	23a78 <ftello64@plt+0x12408>
   23e3c:	mov	r3, #12
   23e40:	str	r3, [sp, #36]	; 0x24
   23e44:	mov	r0, r4
   23e48:	bl	18ed4 <ftello64@plt+0x7864>
   23e4c:	mov	r3, #0
   23e50:	ldr	r0, [sp, #36]	; 0x24
   23e54:	str	r3, [r8]
   23e58:	str	r3, [r8, #4]
   23e5c:	add	sp, sp, #148	; 0x94
   23e60:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   23e64:	ldrb	r3, [r8, #28]
   23e68:	tst	r3, #16
   23e6c:	bne	23e7c <ftello64@plt+0x1280c>
   23e70:	ldr	r3, [r8, #24]
   23e74:	cmp	r3, #0
   23e78:	bne	244ec <ftello64@plt+0x12e7c>
   23e7c:	ldr	r3, [r6, #76]	; 0x4c
   23e80:	cmp	r3, #0
   23e84:	beq	241f4 <ftello64@plt+0x12b84>
   23e88:	add	r0, r0, r0, lsl #1
   23e8c:	lsl	r0, r0, #2
   23e90:	bl	26788 <ftello64@plt+0x15118>
   23e94:	cmp	r0, #0
   23e98:	str	r0, [r6, #28]
   23e9c:	beq	23f60 <ftello64@plt+0x128f0>
   23ea0:	ldr	r3, [r6, #8]
   23ea4:	cmp	r3, #0
   23ea8:	beq	241f4 <ftello64@plt+0x12b84>
   23eac:	mov	r3, #0
   23eb0:	mov	r2, r0
   23eb4:	mov	r1, r3
   23eb8:	mov	r0, r3
   23ebc:	b	23ec4 <ftello64@plt+0x12854>
   23ec0:	ldr	r2, [r6, #28]
   23ec4:	add	ip, r2, r3
   23ec8:	str	r1, [r2, r3]
   23ecc:	str	r1, [ip, #4]
   23ed0:	str	r1, [ip, #8]
   23ed4:	ldr	r2, [r6, #8]
   23ed8:	add	r0, r0, #1
   23edc:	cmp	r0, r2
   23ee0:	add	r3, r3, #12
   23ee4:	bcc	23ec0 <ftello64@plt+0x12850>
   23ee8:	cmp	r2, #0
   23eec:	beq	241f4 <ftello64@plt+0x12b84>
   23ef0:	mov	r5, #0
   23ef4:	ldr	r3, [r6, #24]
   23ef8:	str	r4, [sp, #12]
   23efc:	mov	sl, r5
   23f00:	mov	r4, r6
   23f04:	mov	ip, r2
   23f08:	add	r1, r3, r5
   23f0c:	ldmib	r1, {r0, r6}
   23f10:	cmp	r0, #0
   23f14:	subgt	r6, r6, #4
   23f18:	movgt	r7, #0
   23f1c:	bgt	23f3c <ftello64@plt+0x128cc>
   23f20:	b	241e0 <ftello64@plt+0x12b70>
   23f24:	ldr	r3, [r4, #24]
   23f28:	add	r7, r7, #1
   23f2c:	add	r2, r3, r5
   23f30:	ldr	r2, [r2, #4]
   23f34:	cmp	r7, r2
   23f38:	bge	241dc <ftello64@plt+0x12b6c>
   23f3c:	ldr	r3, [r6, #4]!
   23f40:	ldr	r0, [r4, #28]
   23f44:	mov	r1, sl
   23f48:	add	r3, r3, r3, lsl #1
   23f4c:	add	r0, r0, r3, lsl #2
   23f50:	bl	18180 <ftello64@plt+0x6b10>
   23f54:	cmp	r0, #0
   23f58:	bne	23f24 <ftello64@plt+0x128b4>
   23f5c:	ldr	r4, [sp, #12]
   23f60:	mov	r3, #12
   23f64:	str	r3, [sp, #36]	; 0x24
   23f68:	b	23a78 <ftello64@plt+0x12408>
   23f6c:	ldrb	r3, [r6, #88]	; 0x58
   23f70:	ldr	r5, [r6, #20]
   23f74:	add	r2, r2, r2, lsl #1
   23f78:	orr	r3, r3, #1
   23f7c:	strb	r3, [r6, #88]	; 0x58
   23f80:	ldr	r3, [r7, #4]
   23f84:	mov	r0, #8
   23f88:	cmp	r3, #0
   23f8c:	ldrne	r3, [r3, #12]
   23f90:	ldreq	r3, [r7, #16]
   23f94:	ldr	r9, [r3, #28]
   23f98:	ldr	r3, [r7, #8]
   23f9c:	cmp	r3, #0
   23fa0:	ldrne	r3, [r3, #12]
   23fa4:	ldreq	r3, [r7, #16]
   23fa8:	ldr	sl, [r3, #28]
   23fac:	mov	r3, #2
   23fb0:	str	r3, [r5, r2, lsl #2]
   23fb4:	add	r5, r5, r2, lsl r3
   23fb8:	bl	26788 <ftello64@plt+0x15118>
   23fbc:	cmp	r0, #0
   23fc0:	str	r0, [r5, #8]
   23fc4:	beq	23f60 <ftello64@plt+0x128f0>
   23fc8:	cmp	r9, sl
   23fcc:	moveq	r3, #1
   23fd0:	streq	r3, [r5, #4]
   23fd4:	streq	r9, [r0]
   23fd8:	beq	23ff0 <ftello64@plt+0x12980>
   23fdc:	mov	r3, #2
   23fe0:	str	r3, [r5, #4]
   23fe4:	stmlt	r0, {r9, sl}
   23fe8:	strge	sl, [r0]
   23fec:	strge	r9, [r0, #4]
   23ff0:	ldr	r3, [r7, #4]
   23ff4:	cmp	r3, #0
   23ff8:	ldreq	r2, [sp, #20]
   23ffc:	beq	2400c <ftello64@plt+0x1299c>
   24000:	mov	r7, r3
   24004:	b	23d5c <ftello64@plt+0x126ec>
   24008:	mov	r7, r5
   2400c:	ldr	r3, [r7, #8]
   24010:	cmp	r3, #0
   24014:	cmpne	r3, r2
   24018:	moveq	sl, #1
   2401c:	movne	sl, #0
   24020:	bne	24000 <ftello64@plt+0x12990>
   24024:	ldr	r5, [r7]
   24028:	mov	r2, r7
   2402c:	cmp	r5, #0
   24030:	bne	24008 <ftello64@plt+0x12998>
   24034:	ldr	r9, [sp, #12]
   24038:	ldr	r3, [r6, #24]
   2403c:	add	r7, r5, r5, lsl #1
   24040:	lsl	r7, r7, #2
   24044:	add	r2, r3, r7
   24048:	ldr	r2, [r2, #4]
   2404c:	cmp	r2, #0
   24050:	beq	24170 <ftello64@plt+0x12b00>
   24054:	ldr	r0, [r6, #8]
   24058:	add	r5, r5, #1
   2405c:	cmp	r0, r5
   24060:	bne	2403c <ftello64@plt+0x129cc>
   24064:	cmp	r9, #0
   24068:	beq	23e64 <ftello64@plt+0x127f4>
   2406c:	ldr	r9, [sp, #12]
   24070:	mov	r5, #0
   24074:	b	2403c <ftello64@plt+0x129cc>
   24078:	mov	r1, #1
   2407c:	mov	r0, #32
   24080:	bl	26740 <ftello64@plt+0x150d0>
   24084:	cmp	r0, #0
   24088:	str	r0, [r4, #60]	; 0x3c
   2408c:	beq	23e3c <ftello64@plt+0x127cc>
   24090:	mov	fp, #1
   24094:	lsl	r9, r6, #3
   24098:	mov	sl, #0
   2409c:	mov	r0, r9
   240a0:	bl	1155c <btowc@plt>
   240a4:	cmn	r0, #1
   240a8:	ldrne	r2, [r4, #60]	; 0x3c
   240ac:	ldrne	r3, [r2, r6]
   240b0:	orrne	r3, r3, fp, lsl sl
   240b4:	strne	r3, [r2, r6]
   240b8:	bics	r3, r9, #127	; 0x7f
   240bc:	bne	240d0 <ftello64@plt+0x12a60>
   240c0:	cmp	r0, r9
   240c4:	ldrbne	r3, [r4, #88]	; 0x58
   240c8:	orrne	r3, r3, #8
   240cc:	strbne	r3, [r4, #88]	; 0x58
   240d0:	add	sl, sl, #1
   240d4:	cmp	sl, #32
   240d8:	add	r9, r9, #1
   240dc:	bne	2409c <ftello64@plt+0x12a2c>
   240e0:	add	r6, r6, #4
   240e4:	cmp	r6, #32
   240e8:	bne	24094 <ftello64@plt+0x12a24>
   240ec:	b	238f0 <ftello64@plt+0x12280>
   240f0:	ldr	r1, [r7, #16]
   240f4:	ldr	r3, [r6, #20]
   240f8:	add	r2, r2, r2, lsl #1
   240fc:	ldr	r5, [r1, #28]
   24100:	add	r9, r3, r2, lsl #2
   24104:	mov	r1, #1
   24108:	str	r1, [r3, r2, lsl #2]
   2410c:	mov	r0, #4
   24110:	str	r1, [r9, #4]
   24114:	bl	26788 <ftello64@plt+0x15118>
   24118:	cmp	r0, #0
   2411c:	str	r0, [r9, #8]
   24120:	beq	24534 <ftello64@plt+0x12ec4>
   24124:	str	r5, [r0]
   24128:	b	23ff0 <ftello64@plt+0x12980>
   2412c:	ldrb	r3, [r0, #3]
   24130:	ldr	r1, [pc, #1420]	; 246c4 <ftello64@plt+0x13054>
   24134:	cmp	r3, #45	; 0x2d
   24138:	moveq	r3, #4
   2413c:	movne	r3, #3
   24140:	add	r0, r0, r3
   24144:	bl	112e0 <strcmp@plt>
   24148:	cmp	r0, #0
   2414c:	ldrbeq	r3, [r4, #88]	; 0x58
   24150:	orreq	r3, r3, #4
   24154:	strbeq	r3, [r4, #88]	; 0x58
   24158:	b	238c4 <ftello64@plt+0x12254>
   2415c:	ldr	r1, [r7, #16]
   24160:	ldr	r3, [r6, #12]
   24164:	ldr	r1, [r1, #28]
   24168:	str	r1, [r3, r2, lsl #2]
   2416c:	b	23ff0 <ftello64@plt+0x12980>
   24170:	mov	r3, #1
   24174:	mov	r2, r5
   24178:	mov	r1, r6
   2417c:	mov	r0, fp
   24180:	bl	1ade4 <ftello64@plt+0x9774>
   24184:	cmp	r0, #0
   24188:	bne	243e8 <ftello64@plt+0x12d78>
   2418c:	ldr	r3, [r6, #24]
   24190:	add	r7, r3, r7
   24194:	ldr	r7, [r7, #4]
   24198:	cmp	r7, #0
   2419c:	bne	24054 <ftello64@plt+0x129e4>
   241a0:	ldr	r0, [sp, #56]	; 0x38
   241a4:	bl	14c70 <ftello64@plt+0x3600>
   241a8:	ldr	r3, [r6, #8]
   241ac:	add	r5, r5, #1
   241b0:	cmp	r3, r5
   241b4:	movne	r9, sl
   241b8:	beq	241c4 <ftello64@plt+0x12b54>
   241bc:	ldr	r3, [r6, #24]
   241c0:	b	2403c <ftello64@plt+0x129cc>
   241c4:	mov	r5, r7
   241c8:	ldr	r9, [sp, #12]
   241cc:	b	241bc <ftello64@plt+0x12b4c>
   241d0:	add	r0, sp, #60	; 0x3c
   241d4:	bl	182ec <ftello64@plt+0x6c7c>
   241d8:	b	23b28 <ftello64@plt+0x124b8>
   241dc:	ldr	ip, [r4, #8]
   241e0:	add	sl, sl, #1
   241e4:	cmp	sl, ip
   241e8:	add	r5, r5, #12
   241ec:	bcc	23f08 <ftello64@plt+0x12898>
   241f0:	ldr	r4, [sp, #12]
   241f4:	ldrb	r2, [r4, #88]	; 0x58
   241f8:	ldr	r3, [sp, #16]
   241fc:	clz	r3, r3
   24200:	lsr	r3, r3, #5
   24204:	mov	r1, #0
   24208:	ands	r3, r3, r2, lsr #2
   2420c:	str	r1, [sp, #36]	; 0x24
   24210:	beq	24220 <ftello64@plt+0x12bb0>
   24214:	ldr	r2, [r8, #20]
   24218:	cmp	r2, #0
   2421c:	beq	24544 <ftello64@plt+0x12ed4>
   24220:	ldr	r3, [r4, #52]	; 0x34
   24224:	ldr	r1, [r4, #24]
   24228:	mov	r0, fp
   2422c:	ldr	r3, [r3, #12]
   24230:	ldr	r3, [r3, #28]
   24234:	str	r3, [r4, #72]	; 0x48
   24238:	add	r3, r3, r3, lsl #1
   2423c:	add	r1, r1, r3, lsl #2
   24240:	bl	1a1ec <ftello64@plt+0x8b7c>
   24244:	cmp	r0, #0
   24248:	mov	r6, r0
   2424c:	str	r0, [sp, #40]	; 0x28
   24250:	bne	24378 <ftello64@plt+0x12d08>
   24254:	ldr	r3, [r4, #76]	; 0x4c
   24258:	cmp	r3, #0
   2425c:	ble	24338 <ftello64@plt+0x12cc8>
   24260:	ldr	r5, [sp, #52]	; 0x34
   24264:	cmp	r5, #0
   24268:	ble	24338 <ftello64@plt+0x12cc8>
   2426c:	mov	r7, r0
   24270:	b	24280 <ftello64@plt+0x12c10>
   24274:	add	r7, r7, #1
   24278:	cmp	r7, r5
   2427c:	bge	24338 <ftello64@plt+0x12cc8>
   24280:	ldr	r2, [sp, #56]	; 0x38
   24284:	ldr	ip, [r4]
   24288:	ldr	r9, [r2, r7, lsl #2]
   2428c:	add	lr, ip, r9, lsl #3
   24290:	ldrb	r3, [lr, #4]
   24294:	cmp	r3, #4
   24298:	bne	24274 <ftello64@plt+0x12c04>
   2429c:	cmp	r5, #0
   242a0:	ble	243e0 <ftello64@plt+0x12d70>
   242a4:	sub	r2, r2, #4
   242a8:	mov	r3, #0
   242ac:	b	242bc <ftello64@plt+0x12c4c>
   242b0:	add	r3, r3, #1
   242b4:	cmp	r5, r3
   242b8:	beq	24274 <ftello64@plt+0x12c04>
   242bc:	ldr	r1, [r2, #4]!
   242c0:	add	r0, ip, r1, lsl #3
   242c4:	ldrb	r0, [r0, #4]
   242c8:	cmp	r0, #9
   242cc:	bne	242b0 <ftello64@plt+0x12c40>
   242d0:	ldr	r0, [ip, r1, lsl #3]
   242d4:	ldr	r1, [lr]
   242d8:	cmp	r0, r1
   242dc:	bne	242b0 <ftello64@plt+0x12c40>
   242e0:	ldr	r3, [r4, #20]
   242e4:	add	r9, r9, r9, lsl #1
   242e8:	add	r1, sp, #56	; 0x38
   242ec:	add	r9, r3, r9, lsl #2
   242f0:	mov	r0, r5
   242f4:	ldr	r3, [r9, #8]
   242f8:	ldr	r9, [r3]
   242fc:	mov	r2, r9
   24300:	bl	196e0 <ftello64@plt+0x8070>
   24304:	cmp	r0, #0
   24308:	bne	24274 <ftello64@plt+0x12c04>
   2430c:	ldr	r1, [r4, #24]
   24310:	add	r9, r9, r9, lsl #1
   24314:	mov	r0, fp
   24318:	add	r1, r1, r9, lsl #2
   2431c:	bl	1ac5c <ftello64@plt+0x95ec>
   24320:	cmp	r0, #0
   24324:	bne	2452c <ftello64@plt+0x12ebc>
   24328:	ldr	r5, [sp, #52]	; 0x34
   2432c:	mov	r7, #1
   24330:	cmp	r7, r5
   24334:	blt	24280 <ftello64@plt+0x12c10>
   24338:	mov	r3, #0
   2433c:	mov	r2, fp
   24340:	mov	r1, r4
   24344:	add	r0, sp, #40	; 0x28
   24348:	bl	1a3b0 <ftello64@plt+0x8d40>
   2434c:	cmp	r0, #0
   24350:	str	r0, [r4, #36]	; 0x24
   24354:	beq	24494 <ftello64@plt+0x12e24>
   24358:	ldrsb	r3, [r0, #52]	; 0x34
   2435c:	cmp	r3, #0
   24360:	strge	r0, [r4, #48]	; 0x30
   24364:	strge	r0, [r4, #44]	; 0x2c
   24368:	strge	r0, [r4, #40]	; 0x28
   2436c:	blt	24430 <ftello64@plt+0x12dc0>
   24370:	ldr	r0, [sp, #56]	; 0x38
   24374:	bl	14c70 <ftello64@plt+0x3600>
   24378:	ldr	r7, [r8]
   2437c:	str	r6, [sp, #36]	; 0x24
   24380:	ldr	r0, [r7, #56]	; 0x38
   24384:	cmp	r0, #0
   24388:	beq	2439c <ftello64@plt+0x12d2c>
   2438c:	ldr	r5, [r0]
   24390:	bl	14c70 <ftello64@plt+0x3600>
   24394:	subs	r0, r5, #0
   24398:	bne	2438c <ftello64@plt+0x12d1c>
   2439c:	mov	r5, #0
   243a0:	mov	r3, #31
   243a4:	str	r3, [r7, #64]	; 0x40
   243a8:	ldr	r0, [r7, #16]
   243ac:	str	r5, [r7, #56]	; 0x38
   243b0:	str	r5, [r7, #52]	; 0x34
   243b4:	bl	14c70 <ftello64@plt+0x3600>
   243b8:	add	r0, sp, #60	; 0x3c
   243bc:	str	r5, [r7, #16]
   243c0:	bl	18ea4 <ftello64@plt+0x7834>
   243c4:	ldr	r0, [sp, #36]	; 0x24
   243c8:	cmp	r0, r5
   243cc:	beq	23aec <ftello64@plt+0x1247c>
   243d0:	ldr	r3, [sp, #24]
   243d4:	cmp	r3, #0
   243d8:	bne	23acc <ftello64@plt+0x1245c>
   243dc:	b	23ad4 <ftello64@plt+0x12464>
   243e0:	bne	242e0 <ftello64@plt+0x12c70>
   243e4:	b	24274 <ftello64@plt+0x12c04>
   243e8:	mov	r3, r0
   243ec:	str	r3, [sp, #36]	; 0x24
   243f0:	b	23a78 <ftello64@plt+0x12408>
   243f4:	mov	r3, #12
   243f8:	str	r3, [sp, #36]	; 0x24
   243fc:	b	23a78 <ftello64@plt+0x12408>
   24400:	mov	r0, r4
   24404:	mov	r1, #160	; 0xa0
   24408:	bl	267b4 <ftello64@plt+0x15144>
   2440c:	subs	r4, r0, #0
   24410:	beq	24524 <ftello64@plt+0x12eb4>
   24414:	mov	r3, #160	; 0xa0
   24418:	str	r4, [r8]
   2441c:	str	r3, [r8, #4]
   24420:	b	23818 <ftello64@plt+0x121a8>
   24424:	mov	r3, #0
   24428:	str	r3, [r4, #52]	; 0x34
   2442c:	b	23a78 <ftello64@plt+0x12408>
   24430:	mov	r3, #1
   24434:	mov	r2, fp
   24438:	mov	r1, r4
   2443c:	add	r0, sp, #40	; 0x28
   24440:	bl	1a3b0 <ftello64@plt+0x8d40>
   24444:	mov	r3, #2
   24448:	mov	r2, fp
   2444c:	mov	r1, r4
   24450:	str	r0, [r4, #40]	; 0x28
   24454:	add	r0, sp, #40	; 0x28
   24458:	bl	1a3b0 <ftello64@plt+0x8d40>
   2445c:	mov	r3, #6
   24460:	mov	r2, fp
   24464:	mov	r1, r4
   24468:	str	r0, [r4, #44]	; 0x2c
   2446c:	add	r0, sp, #40	; 0x28
   24470:	bl	1a3b0 <ftello64@plt+0x8d40>
   24474:	ldr	r3, [r4, #40]	; 0x28
   24478:	cmp	r3, #0
   2447c:	str	r0, [r4, #48]	; 0x30
   24480:	beq	24494 <ftello64@plt+0x12e24>
   24484:	ldr	r3, [r4, #44]	; 0x2c
   24488:	cmp	r0, #0
   2448c:	cmpne	r3, #0
   24490:	bne	24370 <ftello64@plt+0x12d00>
   24494:	ldr	r6, [sp, #40]	; 0x28
   24498:	b	24378 <ftello64@plt+0x12d08>
   2449c:	mov	sl, r5
   244a0:	mov	r1, #1
   244a4:	b	23874 <ftello64@plt+0x12204>
   244a8:	cmp	r7, #0
   244ac:	beq	24424 <ftello64@plt+0x12db4>
   244b0:	add	fp, sp, #48	; 0x30
   244b4:	add	r9, r5, #56	; 0x38
   244b8:	add	r5, r5, #64	; 0x40
   244bc:	str	fp, [sp]
   244c0:	mov	ip, #2
   244c4:	str	r6, [fp, #4]
   244c8:	mov	r3, r6
   244cc:	mov	r2, r6
   244d0:	mov	r1, r5
   244d4:	mov	r0, r9
   244d8:	str	r6, [sp, #48]	; 0x30
   244dc:	strb	ip, [sp, #52]	; 0x34
   244e0:	bl	19d74 <ftello64@plt+0x8704>
   244e4:	mov	r6, r0
   244e8:	b	23bc4 <ftello64@plt+0x12554>
   244ec:	ldrb	r3, [r6, #88]	; 0x58
   244f0:	tst	r3, #1
   244f4:	bne	23e88 <ftello64@plt+0x12818>
   244f8:	b	23e7c <ftello64@plt+0x1280c>
   244fc:	ldr	r0, [r6, #132]	; 0x84
   24500:	bl	14c70 <ftello64@plt+0x3600>
   24504:	mov	r3, #0
   24508:	str	r3, [r6, #132]	; 0x84
   2450c:	b	23d14 <ftello64@plt+0x126a4>
   24510:	ldr	r3, [sp, #96]	; 0x60
   24514:	b	23b20 <ftello64@plt+0x124b0>
   24518:	add	r0, sp, #60	; 0x3c
   2451c:	bl	18a04 <ftello64@plt+0x7394>
   24520:	b	23b28 <ftello64@plt+0x124b8>
   24524:	mov	r0, #12
   24528:	b	23aec <ftello64@plt+0x1247c>
   2452c:	mov	r6, r0
   24530:	b	24378 <ftello64@plt+0x12d08>
   24534:	str	r0, [r9, #4]
   24538:	str	r0, [r9]
   2453c:	mov	r3, #12
   24540:	b	23e34 <ftello64@plt+0x127c4>
   24544:	ldr	r7, [r4, #8]
   24548:	cmp	r7, #0
   2454c:	beq	24674 <ftello64@plt+0x13004>
   24550:	ldr	r1, [r4]
   24554:	mov	lr, r9
   24558:	mov	r0, r1
   2455c:	mov	r5, r1
   24560:	ldrb	ip, [r5, #4]
   24564:	sub	ip, ip, #1
   24568:	cmp	ip, #11
   2456c:	ldrls	pc, [pc, ip, lsl #2]
   24570:	b	24610 <ftello64@plt+0x12fa0>
   24574:	andeq	r4, r2, r4, lsr #11
   24578:			; <UNDEFINED> instruction: 0x000245b0
   2457c:	andeq	r4, r2, r0, asr #12
   24580:			; <UNDEFINED> instruction: 0x000245b0
   24584:	andeq	r4, r2, r8, lsr r6
   24588:	andeq	r4, r2, r0, lsr #4
   2458c:	andeq	r4, r2, r0, lsl r6
   24590:			; <UNDEFINED> instruction: 0x000245b0
   24594:			; <UNDEFINED> instruction: 0x000245b0
   24598:			; <UNDEFINED> instruction: 0x000245b0
   2459c:			; <UNDEFINED> instruction: 0x000245b0
   245a0:	andeq	r4, r2, r4, lsl r6
   245a4:	ldrb	ip, [r1, r2, lsl #3]
   245a8:	lsrs	ip, ip, #7
   245ac:	movne	r9, r3
   245b0:	add	r2, r2, #1
   245b4:	cmp	r2, r7
   245b8:	add	r5, r5, #8
   245bc:	bne	24560 <ftello64@plt+0x12ef0>
   245c0:	orr	r9, r9, lr
   245c4:	ands	r9, r9, #255	; 0xff
   245c8:	beq	24674 <ftello64@plt+0x13004>
   245cc:	add	r2, r1, r2, lsl #3
   245d0:	mov	r1, #7
   245d4:	b	245ec <ftello64@plt+0x12f7c>
   245d8:	cmp	r3, #5
   245dc:	strbeq	r1, [r0, #4]
   245e0:	add	r0, r0, #8
   245e4:	cmp	r0, r2
   245e8:	beq	24670 <ftello64@plt+0x13000>
   245ec:	ldrb	r3, [r0, #4]
   245f0:	cmp	r3, #1
   245f4:	bne	245d8 <ftello64@plt+0x12f68>
   245f8:	ldrsb	r3, [r0]
   245fc:	cmp	r3, #0
   24600:	ldrblt	r3, [r0, #6]
   24604:	biclt	r3, r3, #32
   24608:	strblt	r3, [r0, #6]
   2460c:	b	245e0 <ftello64@plt+0x12f70>
   24610:	bl	1164c <abort@plt>
   24614:	ldr	ip, [r1, r2, lsl #3]
   24618:	cmp	ip, #32
   2461c:	beq	245b0 <ftello64@plt+0x12f40>
   24620:	bls	24664 <ftello64@plt+0x12ff4>
   24624:	cmp	ip, #64	; 0x40
   24628:	beq	245b0 <ftello64@plt+0x12f40>
   2462c:	cmp	ip, #128	; 0x80
   24630:	beq	245b0 <ftello64@plt+0x12f40>
   24634:	b	24220 <ftello64@plt+0x12bb0>
   24638:	mov	lr, r3
   2463c:	b	245b0 <ftello64@plt+0x12f40>
   24640:	ldr	ip, [r1, r2, lsl #3]
   24644:	add	r6, ip, #12
   24648:	add	ip, ip, #28
   2464c:	ldr	sl, [r6, #4]!
   24650:	cmp	sl, #0
   24654:	bne	24220 <ftello64@plt+0x12bb0>
   24658:	cmp	r6, ip
   2465c:	bne	2464c <ftello64@plt+0x12fdc>
   24660:	b	245b0 <ftello64@plt+0x12f40>
   24664:	cmp	ip, #16
   24668:	beq	245b0 <ftello64@plt+0x12f40>
   2466c:	b	24220 <ftello64@plt+0x12bb0>
   24670:	mov	r9, lr
   24674:	ldr	r2, [r4, #76]	; 0x4c
   24678:	ldrb	r3, [r4, #88]	; 0x58
   2467c:	cmp	r2, #0
   24680:	movle	r2, r9
   24684:	orrgt	r2, r9, #1
   24688:	and	r2, r2, #1
   2468c:	and	r3, r3, #249	; 0xf9
   24690:	orr	r3, r3, r2, lsl #1
   24694:	mov	r2, #1
   24698:	strb	r3, [r4, #88]	; 0x58
   2469c:	str	r2, [r4, #92]	; 0x5c
   246a0:	b	24220 <ftello64@plt+0x12bb0>
   246a4:	beq	feacf150 <optarg@@GLIBC_2.4+0xfea93f60>
   246a8:	muleq	r2, r8, pc	; <UNPREDICTABLE>
	...
   246b4:	andeq	r9, r1, r0, lsr #17
   246b8:	andeq	sl, r1, r8, asr r1
   246bc:	muleq	r1, ip, r9
   246c0:	andeq	r9, r1, r4, asr #18
   246c4:			; <UNDEFINED> instruction: 0x00029eb0
   246c8:	ldr	r3, [pc, #96]	; 24730 <ftello64@plt+0x130c0>
   246cc:	push	{r4, lr}
   246d0:	mov	lr, r2
   246d4:	ldr	r3, [r3]
   246d8:	ldrb	ip, [lr, #28]
   246dc:	mov	r2, r1
   246e0:	mov	r1, r0
   246e4:	lsr	r0, r3, #21
   246e8:	and	r4, r0, #16
   246ec:	and	r0, ip, #239	; 0xef
   246f0:	orr	r0, r0, r4
   246f4:	orr	r0, r0, #128	; 0x80
   246f8:	strb	r0, [lr, #28]
   246fc:	mov	r0, lr
   24700:	bl	237d0 <ftello64@plt+0x12160>
   24704:	subs	r3, r0, #0
   24708:	popeq	{r4, pc}
   2470c:	ldr	r1, [pc, #32]	; 24734 <ftello64@plt+0x130c4>
   24710:	mov	r2, #5
   24714:	add	r3, r1, r3, lsl #2
   24718:	add	r1, r1, #32
   2471c:	ldr	r3, [r3, #416]	; 0x1a0
   24720:	mov	r0, #0
   24724:	add	r1, r1, r3
   24728:	pop	{r4, lr}
   2472c:	b	113ac <dcgettext@plt>
   24730:	andeq	fp, r3, ip, lsr r9
   24734:	muleq	r2, r8, pc	; <UNPREDICTABLE>
   24738:	ldr	r3, [pc, #12]	; 2474c <ftello64@plt+0x130dc>
   2473c:	ldr	r2, [r3]
   24740:	str	r0, [r3]
   24744:	mov	r0, r2
   24748:	bx	lr
   2474c:	andeq	fp, r3, ip, lsr r9
   24750:	push	{r4, r5, r6, lr}
   24754:	mov	r2, #256	; 0x100
   24758:	ldr	r5, [r0]
   2475c:	ldr	r6, [r0, #16]
   24760:	mov	r4, r0
   24764:	mov	r1, #0
   24768:	mov	r0, r6
   2476c:	bl	11550 <memset@plt>
   24770:	ldr	r1, [r5, #36]	; 0x24
   24774:	mov	r3, r6
   24778:	add	r2, r1, #12
   2477c:	mov	r0, r4
   24780:	add	r1, r1, #8
   24784:	bl	1d688 <ftello64@plt+0xc018>
   24788:	ldr	r0, [r5, #40]	; 0x28
   2478c:	ldr	r3, [r5, #36]	; 0x24
   24790:	cmp	r3, r0
   24794:	beq	247b0 <ftello64@plt+0x13140>
   24798:	add	r2, r0, #12
   2479c:	add	r1, r0, #8
   247a0:	mov	r3, r6
   247a4:	mov	r0, r4
   247a8:	bl	1d688 <ftello64@plt+0xc018>
   247ac:	ldr	r0, [r5, #36]	; 0x24
   247b0:	ldr	r1, [r5, #44]	; 0x2c
   247b4:	cmp	r1, r0
   247b8:	beq	247d4 <ftello64@plt+0x13164>
   247bc:	add	r2, r1, #12
   247c0:	mov	r0, r4
   247c4:	mov	r3, r6
   247c8:	add	r1, r1, #8
   247cc:	bl	1d688 <ftello64@plt+0xc018>
   247d0:	ldr	r0, [r5, #36]	; 0x24
   247d4:	ldr	r1, [r5, #48]	; 0x30
   247d8:	cmp	r1, r0
   247dc:	beq	247f4 <ftello64@plt+0x13184>
   247e0:	add	r2, r1, #12
   247e4:	mov	r3, r6
   247e8:	add	r1, r1, #8
   247ec:	mov	r0, r4
   247f0:	bl	1d688 <ftello64@plt+0xc018>
   247f4:	ldrb	r3, [r4, #28]
   247f8:	mov	r0, #0
   247fc:	orr	r3, r3, #8
   24800:	strb	r3, [r4, #28]
   24804:	pop	{r4, r5, r6, pc}
   24808:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   2480c:	cmp	r3, r2
   24810:	mov	r5, r3
   24814:	sub	sp, sp, #52	; 0x34
   24818:	movle	r3, #0
   2481c:	movgt	r3, #1
   24820:	orrs	r3, r3, r5, lsr #31
   24824:	ldrb	r3, [sp, #100]	; 0x64
   24828:	ldr	ip, [sp, #88]	; 0x58
   2482c:	ldr	sl, [r0]
   24830:	add	r8, r5, ip
   24834:	ldr	r7, [sp, #96]	; 0x60
   24838:	str	r3, [sp, #32]
   2483c:	bne	24ae4 <ftello64@plt+0x13474>
   24840:	cmp	r8, r2
   24844:	bgt	24adc <ftello64@plt+0x1346c>
   24848:	cmp	ip, #0
   2484c:	cmpge	r5, r8
   24850:	movgt	lr, #1
   24854:	movle	lr, #0
   24858:	bgt	24adc <ftello64@plt+0x1346c>
   2485c:	cmp	r8, #0
   24860:	blt	24b70 <ftello64@plt+0x13500>
   24864:	cmp	r5, r8
   24868:	movgt	lr, #0
   2486c:	movle	lr, #1
   24870:	ands	r3, lr, ip, lsr #31
   24874:	movne	r8, #0
   24878:	ldr	lr, [pc, #796]	; 24b9c <ftello64@plt+0x1352c>
   2487c:	ldr	r4, [pc, #796]	; 24ba0 <ftello64@plt+0x13530>
   24880:	cmp	lr, #0
   24884:	mov	ip, #1
   24888:	moveq	ip, lr
   2488c:	cmp	r4, #0
   24890:	mov	lr, #1
   24894:	moveq	lr, r4
   24898:	str	r2, [sp, #40]	; 0x28
   2489c:	orr	r2, ip, lr
   248a0:	ands	r3, r2, #255	; 0xff
   248a4:	str	r1, [sp, #44]	; 0x2c
   248a8:	mov	r6, r0
   248ac:	str	r3, [sp, #28]
   248b0:	beq	248bc <ftello64@plt+0x1324c>
   248b4:	add	r0, sl, #136	; 0x88
   248b8:	bl	11328 <pthread_mutex_lock@plt>
   248bc:	ldrb	r2, [r6, #28]
   248c0:	cmp	r8, r5
   248c4:	lsr	fp, r2, #5
   248c8:	and	r3, fp, #3
   248cc:	str	r3, [sp, #36]	; 0x24
   248d0:	bgt	24984 <ftello64@plt+0x13314>
   248d4:	lsr	r1, r2, #4
   248d8:	and	r1, r1, #1
   248dc:	cmp	r7, #0
   248e0:	orreq	r1, r1, #1
   248e4:	cmp	r1, #0
   248e8:	bne	24b78 <ftello64@plt+0x13508>
   248ec:	and	r2, r2, #6
   248f0:	cmp	r2, #4
   248f4:	ldrne	r0, [r6, #24]
   248f8:	beq	24b40 <ftello64@plt+0x134d0>
   248fc:	add	fp, r0, #1
   24900:	mov	r4, fp
   24904:	lsl	r0, fp, #3
   24908:	bl	26788 <ftello64@plt+0x15118>
   2490c:	subs	r9, r0, #0
   24910:	beq	24af4 <ftello64@plt+0x13484>
   24914:	ldr	r3, [sp, #36]	; 0x24
   24918:	str	r9, [sp, #12]
   2491c:	str	r3, [sp, #16]
   24920:	ldr	r3, [sp, #92]	; 0x5c
   24924:	str	fp, [sp, #8]
   24928:	str	r3, [sp, #4]
   2492c:	str	r8, [sp]
   24930:	ldr	r2, [sp, #40]	; 0x28
   24934:	ldr	r1, [sp, #44]	; 0x2c
   24938:	mov	r3, r5
   2493c:	mov	r0, r6
   24940:	bl	1f0b4 <ftello64@plt+0xda44>
   24944:	cmp	r0, #0
   24948:	beq	249a8 <ftello64@plt+0x13338>
   2494c:	cmp	r0, #1
   24950:	mvneq	r5, #0
   24954:	beq	2495c <ftello64@plt+0x132ec>
   24958:	mvn	r5, #1
   2495c:	mov	r0, r9
   24960:	bl	14c70 <ftello64@plt+0x3600>
   24964:	ldr	r3, [sp, #28]
   24968:	cmp	r3, #0
   2496c:	beq	24978 <ftello64@plt+0x13308>
   24970:	add	r0, sl, #136	; 0x88
   24974:	bl	11274 <pthread_mutex_unlock@plt>
   24978:	mov	r0, r5
   2497c:	add	sp, sp, #52	; 0x34
   24980:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   24984:	ldr	r1, [r6, #16]
   24988:	cmp	r1, #0
   2498c:	beq	248d4 <ftello64@plt+0x13264>
   24990:	tst	r2, #8
   24994:	bne	248d4 <ftello64@plt+0x13264>
   24998:	mov	r0, r6
   2499c:	bl	24750 <ftello64@plt+0x130e0>
   249a0:	ldrb	r2, [r6, #28]
   249a4:	b	248d4 <ftello64@plt+0x13264>
   249a8:	cmp	r7, #0
   249ac:	beq	24a54 <ftello64@plt+0x133e4>
   249b0:	ldrb	r8, [r6, #28]
   249b4:	add	fp, r4, #1
   249b8:	lsr	r8, r8, #1
   249bc:	ands	r8, r8, #3
   249c0:	beq	24afc <ftello64@plt+0x1348c>
   249c4:	cmp	r8, #1
   249c8:	movne	r8, #2
   249cc:	beq	24a70 <ftello64@plt+0x13400>
   249d0:	cmp	r4, #0
   249d4:	ble	24b8c <ftello64@plt+0x1351c>
   249d8:	ldmib	r7, {r1, r2}
   249dc:	mov	r3, r9
   249e0:	add	ip, r9, r4, lsl #3
   249e4:	sub	r1, r1, #4
   249e8:	sub	r2, r2, #4
   249ec:	ldr	r0, [r3]
   249f0:	add	r3, r3, #8
   249f4:	str	r0, [r1, #4]!
   249f8:	ldr	r0, [r3, #-4]
   249fc:	cmp	ip, r3
   24a00:	str	r0, [r2, #4]!
   24a04:	bne	249ec <ftello64@plt+0x1337c>
   24a08:	ldr	r2, [r7]
   24a0c:	mov	r3, r4
   24a10:	cmp	r2, r4
   24a14:	bls	24a3c <ftello64@plt+0x133cc>
   24a18:	ldmib	r7, {r0, r1}
   24a1c:	mvn	r2, #0
   24a20:	str	r2, [r1, r3, lsl #2]
   24a24:	str	r2, [r0, r3, lsl #2]
   24a28:	ldr	r3, [r7]
   24a2c:	add	r4, r4, #1
   24a30:	cmp	r4, r3
   24a34:	mov	r3, r4
   24a38:	bcc	24a20 <ftello64@plt+0x133b0>
   24a3c:	ldrb	r3, [r6, #28]
   24a40:	bic	r3, r3, #6
   24a44:	orr	r8, r3, r8, lsl #1
   24a48:	tst	r8, #6
   24a4c:	strb	r8, [r6, #28]
   24a50:	beq	24958 <ftello64@plt+0x132e8>
   24a54:	ldr	r3, [sp, #32]
   24a58:	cmp	r3, #0
   24a5c:	ldrne	r3, [r9, #4]
   24a60:	subne	r5, r3, r5
   24a64:	bne	2495c <ftello64@plt+0x132ec>
   24a68:	ldr	r5, [r9]
   24a6c:	b	2495c <ftello64@plt+0x132ec>
   24a70:	ldr	r3, [r7]
   24a74:	cmp	r3, fp
   24a78:	bcs	249d0 <ftello64@plt+0x13360>
   24a7c:	lsl	r2, fp, #2
   24a80:	mov	r1, r2
   24a84:	ldr	r0, [r7, #4]
   24a88:	str	r2, [sp, #40]	; 0x28
   24a8c:	bl	267b4 <ftello64@plt+0x15144>
   24a90:	subs	r3, r0, #0
   24a94:	str	r3, [sp, #36]	; 0x24
   24a98:	beq	24b94 <ftello64@plt+0x13524>
   24a9c:	ldr	r2, [sp, #40]	; 0x28
   24aa0:	ldr	r0, [r7, #8]
   24aa4:	mov	r1, r2
   24aa8:	bl	267b4 <ftello64@plt+0x15144>
   24aac:	ldr	r3, [sp, #36]	; 0x24
   24ab0:	subs	r2, r0, #0
   24ab4:	strne	r3, [r7, #4]
   24ab8:	strne	r2, [r7, #8]
   24abc:	strne	fp, [r7]
   24ac0:	bne	249d0 <ftello64@plt+0x13360>
   24ac4:	mov	r0, r3
   24ac8:	str	r2, [sp, #36]	; 0x24
   24acc:	bl	14c70 <ftello64@plt+0x3600>
   24ad0:	ldr	r2, [sp, #36]	; 0x24
   24ad4:	mov	r8, r2
   24ad8:	b	24a3c <ftello64@plt+0x133cc>
   24adc:	mov	r8, r2
   24ae0:	b	24878 <ftello64@plt+0x13208>
   24ae4:	mvn	r5, #0
   24ae8:	mov	r0, r5
   24aec:	add	sp, sp, #52	; 0x34
   24af0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   24af4:	mvn	r5, #1
   24af8:	b	24964 <ftello64@plt+0x132f4>
   24afc:	lsl	r8, fp, #2
   24b00:	mov	r0, r8
   24b04:	bl	26788 <ftello64@plt+0x15118>
   24b08:	cmp	r0, #0
   24b0c:	str	r0, [r7, #4]
   24b10:	beq	24b94 <ftello64@plt+0x13524>
   24b14:	mov	r0, r8
   24b18:	bl	26788 <ftello64@plt+0x15118>
   24b1c:	cmp	r0, #0
   24b20:	mov	r8, r0
   24b24:	str	r0, [r7, #8]
   24b28:	strne	fp, [r7]
   24b2c:	movne	r8, #1
   24b30:	bne	249d0 <ftello64@plt+0x13360>
   24b34:	ldr	r0, [r7, #4]
   24b38:	bl	14c70 <ftello64@plt+0x3600>
   24b3c:	b	24a3c <ftello64@plt+0x133cc>
   24b40:	ldr	fp, [r7]
   24b44:	ldr	r0, [r6, #24]
   24b48:	cmp	fp, r0
   24b4c:	bhi	248fc <ftello64@plt+0x1328c>
   24b50:	cmp	fp, #0
   24b54:	mov	r4, fp
   24b58:	bgt	24904 <ftello64@plt+0x13294>
   24b5c:	mov	fp, #1
   24b60:	mov	r7, r1
   24b64:	mov	r4, fp
   24b68:	mov	r0, #8
   24b6c:	b	24908 <ftello64@plt+0x13298>
   24b70:	mov	r8, lr
   24b74:	b	24878 <ftello64@plt+0x13208>
   24b78:	mov	fp, #1
   24b7c:	mov	r4, fp
   24b80:	mov	r0, #8
   24b84:	mov	r7, #0
   24b88:	b	24908 <ftello64@plt+0x13298>
   24b8c:	mov	r4, #0
   24b90:	b	24a08 <ftello64@plt+0x13398>
   24b94:	mov	r8, #0
   24b98:	b	24a3c <ftello64@plt+0x133cc>
	...
   24ba4:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   24ba8:	sub	sp, sp, #28
   24bac:	mov	r5, r2
   24bb0:	ldr	r6, [sp, #80]	; 0x50
   24bb4:	ldr	r4, [sp, #64]	; 0x40
   24bb8:	orr	r2, r2, r6
   24bbc:	orrs	r2, r2, r4
   24bc0:	ldrb	fp, [sp, #84]	; 0x54
   24bc4:	bmi	24be8 <ftello64@plt+0x13578>
   24bc8:	cmp	r4, #0
   24bcc:	mov	sl, r0
   24bd0:	mov	r7, r3
   24bd4:	blt	24bf8 <ftello64@plt+0x13588>
   24bd8:	mvn	r3, #-2147483648	; 0x80000000
   24bdc:	sub	r3, r3, r4
   24be0:	cmp	r5, r3
   24be4:	ble	24bf8 <ftello64@plt+0x13588>
   24be8:	mvn	r4, #1
   24bec:	mov	r0, r4
   24bf0:	add	sp, sp, #28
   24bf4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   24bf8:	cmp	r4, #0
   24bfc:	add	r9, r5, r4
   24c00:	ble	24c8c <ftello64@plt+0x1361c>
   24c04:	cmp	r5, #0
   24c08:	str	r1, [sp, #20]
   24c0c:	beq	24c84 <ftello64@plt+0x13614>
   24c10:	mov	r0, r9
   24c14:	bl	26788 <ftello64@plt+0x15118>
   24c18:	subs	r8, r0, #0
   24c1c:	beq	24be8 <ftello64@plt+0x13578>
   24c20:	ldr	r1, [sp, #20]
   24c24:	mov	r2, r5
   24c28:	bl	1134c <memcpy@plt>
   24c2c:	mov	r1, r7
   24c30:	mov	r2, r4
   24c34:	add	r0, r8, r5
   24c38:	bl	1134c <memcpy@plt>
   24c3c:	mov	r7, r8
   24c40:	ldr	r3, [sp, #76]	; 0x4c
   24c44:	mov	r2, r9
   24c48:	str	r3, [sp, #8]
   24c4c:	ldr	r3, [sp, #72]	; 0x48
   24c50:	mov	r1, r7
   24c54:	str	r3, [sp]
   24c58:	str	fp, [sp, #12]
   24c5c:	ldr	r3, [sp, #68]	; 0x44
   24c60:	str	r6, [sp, #4]
   24c64:	mov	r0, sl
   24c68:	bl	24808 <ftello64@plt+0x13198>
   24c6c:	mov	r4, r0
   24c70:	mov	r0, r8
   24c74:	bl	14c70 <ftello64@plt+0x3600>
   24c78:	mov	r0, r4
   24c7c:	add	sp, sp, #28
   24c80:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   24c84:	mov	r8, r5
   24c88:	b	24c40 <ftello64@plt+0x135d0>
   24c8c:	mov	r7, r1
   24c90:	mov	r8, #0
   24c94:	b	24c40 <ftello64@plt+0x135d0>
   24c98:	push	{r4, r5, r6, r7, r8, lr}
   24c9c:	mov	r5, r2
   24ca0:	ldr	r3, [pc, #228]	; 24d8c <ftello64@plt+0x1371c>
   24ca4:	mov	r2, #0
   24ca8:	tst	r5, #1
   24cac:	mov	r4, r0
   24cb0:	str	r2, [r0]
   24cb4:	str	r2, [r0, #4]
   24cb8:	str	r2, [r0, #8]
   24cbc:	mov	r0, #256	; 0x100
   24cc0:	ldr	r6, [pc, #200]	; 24d90 <ftello64@plt+0x13720>
   24cc4:	mov	r7, r1
   24cc8:	moveq	r6, r3
   24ccc:	bl	26788 <ftello64@plt+0x15118>
   24cd0:	cmp	r0, #0
   24cd4:	str	r0, [r4, #16]
   24cd8:	beq	24d84 <ftello64@plt+0x13714>
   24cdc:	tst	r5, #2
   24ce0:	movne	r3, #4194304	; 0x400000
   24ce4:	moveq	r3, #0
   24ce8:	orr	r6, r6, r3
   24cec:	ldrb	r3, [r4, #28]
   24cf0:	tst	r5, #4
   24cf4:	lsl	r5, r5, #1
   24cf8:	orrne	r3, r3, #128	; 0x80
   24cfc:	biceq	r3, r3, #128	; 0x80
   24d00:	strb	r3, [r4, #28]
   24d04:	ldrb	r2, [r4, #28]
   24d08:	and	r5, r5, #16
   24d0c:	mov	r3, #0
   24d10:	bic	r2, r2, #16
   24d14:	orr	r5, r5, r2
   24d18:	bicne	r6, r6, #64	; 0x40
   24d1c:	strb	r5, [r4, #28]
   24d20:	str	r3, [r4, #20]
   24d24:	mov	r0, r7
   24d28:	orrne	r6, r6, #256	; 0x100
   24d2c:	bl	114fc <strlen@plt>
   24d30:	mov	r3, r6
   24d34:	mov	r1, r7
   24d38:	mov	r2, r0
   24d3c:	mov	r0, r4
   24d40:	bl	237d0 <ftello64@plt+0x12160>
   24d44:	cmp	r0, #16
   24d48:	mov	r5, r0
   24d4c:	beq	24d68 <ftello64@plt+0x136f8>
   24d50:	cmp	r0, #0
   24d54:	bne	24d6c <ftello64@plt+0x136fc>
   24d58:	mov	r0, r4
   24d5c:	bl	24750 <ftello64@plt+0x130e0>
   24d60:	mov	r0, r5
   24d64:	pop	{r4, r5, r6, r7, r8, pc}
   24d68:	mov	r5, #8
   24d6c:	ldr	r0, [r4, #16]
   24d70:	bl	14c70 <ftello64@plt+0x3600>
   24d74:	mov	r3, #0
   24d78:	mov	r0, r5
   24d7c:	str	r3, [r4, #16]
   24d80:	pop	{r4, r5, r6, r7, r8, pc}
   24d84:	mov	r0, #12
   24d88:	pop	{r4, r5, r6, r7, r8, pc}
   24d8c:	smlabteq	r1, r6, r2, r0
   24d90:	strdeq	fp, [r3], -ip
   24d94:	cmp	r0, #16
   24d98:	push	{r4, r5, r6, r7, r8, lr}
   24d9c:	bhi	24e04 <ftello64@plt+0x13794>
   24da0:	ldr	r1, [pc, #96]	; 24e08 <ftello64@plt+0x13798>
   24da4:	mov	r4, r3
   24da8:	add	r0, r1, r0, lsl #2
   24dac:	add	r1, r1, #32
   24db0:	ldr	r3, [r0, #416]	; 0x1a0
   24db4:	mov	r6, r2
   24db8:	add	r1, r1, r3
   24dbc:	mov	r2, #5
   24dc0:	mov	r0, #0
   24dc4:	bl	113ac <dcgettext@plt>
   24dc8:	mov	r7, r0
   24dcc:	bl	114fc <strlen@plt>
   24dd0:	cmp	r4, #0
   24dd4:	add	r5, r0, #1
   24dd8:	beq	24dfc <ftello64@plt+0x1378c>
   24ddc:	cmp	r5, r4
   24de0:	subhi	r2, r4, #1
   24de4:	movhi	r3, #0
   24de8:	strbhi	r3, [r6, r2]
   24dec:	movls	r2, r5
   24df0:	mov	r1, r7
   24df4:	mov	r0, r6
   24df8:	bl	1134c <memcpy@plt>
   24dfc:	mov	r0, r5
   24e00:	pop	{r4, r5, r6, r7, r8, pc}
   24e04:	bl	1164c <abort@plt>
   24e08:	muleq	r2, r8, pc	; <UNPREDICTABLE>
   24e0c:	push	{r4, r5, r6, lr}
   24e10:	mov	r4, r0
   24e14:	ldr	r5, [r0]
   24e18:	cmp	r5, #0
   24e1c:	beq	24e5c <ftello64@plt+0x137ec>
   24e20:	ldr	r2, [pc, #92]	; 24e84 <ftello64@plt+0x13814>
   24e24:	ldr	r1, [pc, #92]	; 24e88 <ftello64@plt+0x13818>
   24e28:	cmp	r2, #0
   24e2c:	mov	r3, #1
   24e30:	moveq	r3, r2
   24e34:	cmp	r1, #0
   24e38:	mov	r2, #1
   24e3c:	moveq	r2, r1
   24e40:	orr	r3, r3, r2
   24e44:	tst	r3, #1
   24e48:	beq	24e54 <ftello64@plt+0x137e4>
   24e4c:	add	r0, r5, #136	; 0x88
   24e50:	bl	112ec <pthread_mutex_destroy@plt>
   24e54:	mov	r0, r5
   24e58:	bl	18ed4 <ftello64@plt+0x7864>
   24e5c:	mov	r5, #0
   24e60:	ldr	r0, [r4, #16]
   24e64:	str	r5, [r4]
   24e68:	str	r5, [r4, #4]
   24e6c:	bl	14c70 <ftello64@plt+0x3600>
   24e70:	str	r5, [r4, #16]
   24e74:	ldr	r0, [r4, #20]
   24e78:	bl	14c70 <ftello64@plt+0x3600>
   24e7c:	str	r5, [r4, #20]
   24e80:	pop	{r4, r5, r6, pc}
	...
   24e8c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   24e90:	sub	sp, sp, #36	; 0x24
   24e94:	ldr	r4, [sp, #72]	; 0x48
   24e98:	bics	ip, r4, #7
   24e9c:	movne	r0, #2
   24ea0:	beq	24eac <ftello64@plt+0x1383c>
   24ea4:	add	sp, sp, #36	; 0x24
   24ea8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   24eac:	ands	fp, r4, #4
   24eb0:	mov	r8, r3
   24eb4:	str	r2, [sp, #28]
   24eb8:	mov	r7, r1
   24ebc:	mov	r5, r0
   24ec0:	bne	24f64 <ftello64@plt+0x138f4>
   24ec4:	mov	r0, r1
   24ec8:	bl	114fc <strlen@plt>
   24ecc:	mov	r9, r0
   24ed0:	ldr	r3, [pc, #204]	; 24fa4 <ftello64@plt+0x13934>
   24ed4:	ldr	r1, [pc, #204]	; 24fa8 <ftello64@plt+0x13938>
   24ed8:	cmp	r3, #0
   24edc:	mov	r6, #1
   24ee0:	moveq	r6, r3
   24ee4:	cmp	r1, #0
   24ee8:	mov	r3, #1
   24eec:	moveq	r3, r1
   24ef0:	orr	r6, r6, r3
   24ef4:	ands	r6, r6, #255	; 0xff
   24ef8:	ldr	sl, [r5]
   24efc:	beq	24f08 <ftello64@plt+0x13898>
   24f00:	add	r0, sl, #136	; 0x88
   24f04:	bl	11328 <pthread_mutex_lock@plt>
   24f08:	ldrb	r3, [r5, #28]
   24f0c:	tst	r3, #16
   24f10:	beq	24f70 <ftello64@plt+0x13900>
   24f14:	mov	ip, #0
   24f18:	str	r4, [sp, #16]
   24f1c:	str	r9, [sp, #4]
   24f20:	str	r9, [sp]
   24f24:	mov	r3, fp
   24f28:	mov	r2, r9
   24f2c:	mov	r1, r7
   24f30:	mov	r0, r5
   24f34:	str	ip, [sp, #12]
   24f38:	str	ip, [sp, #8]
   24f3c:	bl	1f0b4 <ftello64@plt+0xda44>
   24f40:	mov	r4, r0
   24f44:	cmp	r6, #0
   24f48:	beq	24f54 <ftello64@plt+0x138e4>
   24f4c:	add	r0, sl, #136	; 0x88
   24f50:	bl	11274 <pthread_mutex_unlock@plt>
   24f54:	adds	r0, r4, #0
   24f58:	movne	r0, #1
   24f5c:	add	sp, sp, #36	; 0x24
   24f60:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   24f64:	ldr	fp, [r3]
   24f68:	ldr	r9, [r3, #4]
   24f6c:	b	24ed0 <ftello64@plt+0x13860>
   24f70:	ldr	r3, [sp, #28]
   24f74:	str	r4, [sp, #16]
   24f78:	str	r3, [sp, #8]
   24f7c:	str	r8, [sp, #12]
   24f80:	str	r9, [sp, #4]
   24f84:	str	r9, [sp]
   24f88:	mov	r3, fp
   24f8c:	mov	r2, r9
   24f90:	mov	r1, r7
   24f94:	mov	r0, r5
   24f98:	bl	1f0b4 <ftello64@plt+0xda44>
   24f9c:	mov	r4, r0
   24fa0:	b	24f44 <ftello64@plt+0x138d4>
	...
   24fac:	push	{r4, lr}
   24fb0:	sub	sp, sp, #16
   24fb4:	mov	lr, #1
   24fb8:	ldr	r4, [sp, #24]
   24fbc:	mov	ip, #0
   24fc0:	str	ip, [sp]
   24fc4:	stmib	sp, {r2, r4, lr}
   24fc8:	bl	24808 <ftello64@plt+0x13198>
   24fcc:	add	sp, sp, #16
   24fd0:	pop	{r4, pc}
   24fd4:	push	{r4, lr}
   24fd8:	sub	sp, sp, #16
   24fdc:	mov	ip, #0
   24fe0:	ldr	r4, [sp, #24]
   24fe4:	ldr	lr, [sp, #28]
   24fe8:	str	r2, [sp, #4]
   24fec:	str	r4, [sp]
   24ff0:	str	lr, [sp, #8]
   24ff4:	str	ip, [sp, #12]
   24ff8:	bl	24808 <ftello64@plt+0x13198>
   24ffc:	add	sp, sp, #16
   25000:	pop	{r4, pc}
   25004:	push	{r4, r5, lr}
   25008:	sub	sp, sp, #28
   2500c:	ldr	lr, [sp, #40]	; 0x28
   25010:	ldr	ip, [sp, #44]	; 0x2c
   25014:	ldr	r5, [sp, #48]	; 0x30
   25018:	ldr	r4, [sp, #52]	; 0x34
   2501c:	str	lr, [sp]
   25020:	str	ip, [sp, #4]
   25024:	mov	lr, #1
   25028:	mov	ip, #0
   2502c:	str	r5, [sp, #12]
   25030:	str	r4, [sp, #16]
   25034:	str	lr, [sp, #20]
   25038:	str	ip, [sp, #8]
   2503c:	bl	24ba4 <ftello64@plt+0x13534>
   25040:	add	sp, sp, #28
   25044:	pop	{r4, r5, pc}
   25048:	push	{r4, r5, lr}
   2504c:	sub	sp, sp, #28
   25050:	ldr	lr, [sp, #40]	; 0x28
   25054:	ldr	ip, [sp, #44]	; 0x2c
   25058:	ldr	r5, [sp, #48]	; 0x30
   2505c:	ldr	r4, [sp, #52]	; 0x34
   25060:	str	lr, [sp]
   25064:	ldr	lr, [sp, #56]	; 0x38
   25068:	str	ip, [sp, #4]
   2506c:	mov	ip, #0
   25070:	str	r5, [sp, #8]
   25074:	str	r4, [sp, #12]
   25078:	str	lr, [sp, #16]
   2507c:	str	ip, [sp, #20]
   25080:	bl	24ba4 <ftello64@plt+0x13534>
   25084:	add	sp, sp, #28
   25088:	pop	{r4, r5, pc}
   2508c:	cmp	r2, #0
   25090:	bne	250b0 <ftello64@plt+0x13a40>
   25094:	ldrb	r3, [r0, #28]
   25098:	bic	r3, r3, #6
   2509c:	strb	r3, [r0, #28]
   250a0:	str	r2, [r1]
   250a4:	str	r2, [r1, #8]
   250a8:	str	r2, [r1, #4]
   250ac:	bx	lr
   250b0:	ldrb	ip, [r0, #28]
   250b4:	bic	ip, ip, #4
   250b8:	orr	ip, ip, #2
   250bc:	strb	ip, [r0, #28]
   250c0:	stm	r1, {r2, r3}
   250c4:	ldr	r3, [sp]
   250c8:	str	r3, [r1, #8]
   250cc:	bx	lr
   250d0:	push	{r4, r5, r6, lr}
   250d4:	mov	r2, r1
   250d8:	mov	r4, r1
   250dc:	mov	r1, #0
   250e0:	mov	r5, r0
   250e4:	bl	1158c <memchr@plt>
   250e8:	cmp	r0, #0
   250ec:	subne	r0, r0, r5
   250f0:	addne	r0, r0, #1
   250f4:	moveq	r0, r4
   250f8:	pop	{r4, r5, r6, pc}
   250fc:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   25100:	sub	sp, sp, #76	; 0x4c
   25104:	mov	r7, r1
   25108:	bl	113b8 <strdup@plt>
   2510c:	subs	r9, r0, #0
   25110:	beq	255a4 <ftello64@plt+0x13f34>
   25114:	bl	11424 <__ctype_get_mb_cur_max@plt>
   25118:	cmp	r0, #1
   2511c:	bls	25370 <ftello64@plt+0x13d00>
   25120:	cmp	r7, #0
   25124:	bne	25420 <ftello64@plt+0x13db0>
   25128:	add	r8, sp, #20
   2512c:	mov	r0, r9
   25130:	str	r9, [sp, #32]
   25134:	bl	114fc <strlen@plt>
   25138:	mov	sl, #0
   2513c:	str	sl, [sp, #20]
   25140:	strb	sl, [sp, #16]
   25144:	str	sl, [r8, #4]
   25148:	strb	sl, [sp, #28]
   2514c:	add	fp, r9, r0
   25150:	cmp	r9, fp
   25154:	str	fp, [sp, #12]
   25158:	bcs	25348 <ftello64@plt+0x13cd8>
   2515c:	mov	r7, sl
   25160:	str	sl, [sp, #4]
   25164:	mov	r5, sl
   25168:	mov	r4, r9
   2516c:	mov	r6, #1
   25170:	b	251b4 <ftello64@plt+0x13b44>
   25174:	cmp	r5, #1
   25178:	beq	252b0 <ftello64@plt+0x13c40>
   2517c:	cmp	r5, #2
   25180:	bne	25224 <ftello64@plt+0x13bb4>
   25184:	ldrb	r1, [sp, #40]	; 0x28
   25188:	cmp	r1, #0
   2518c:	beq	25224 <ftello64@plt+0x13bb4>
   25190:	ldr	r0, [sp, #44]	; 0x2c
   25194:	bl	114f0 <iswspace@plt>
   25198:	cmp	r0, #0
   2519c:	moveq	r5, #1
   251a0:	add	r4, r4, sl
   251a4:	cmp	r4, fp
   251a8:	str	r4, [sp, #32]
   251ac:	strb	r7, [sp, #28]
   251b0:	bcs	25354 <ftello64@plt+0x13ce4>
   251b4:	ldrb	r3, [sp, #16]
   251b8:	cmp	r3, #0
   251bc:	bne	25240 <ftello64@plt+0x13bd0>
   251c0:	ldrb	r1, [r4]
   251c4:	ldr	r3, [pc, #1008]	; 255bc <ftello64@plt+0x13f4c>
   251c8:	and	r0, r1, #31
   251cc:	lsr	r1, r1, #5
   251d0:	ldr	r3, [r3, r1, lsl #2]
   251d4:	lsr	r3, r3, r0
   251d8:	ands	sl, r3, #1
   251dc:	beq	2522c <ftello64@plt+0x13bbc>
   251e0:	str	r6, [sp, #36]	; 0x24
   251e4:	ldr	fp, [sp, #12]
   251e8:	ldrb	r1, [r4]
   251ec:	ldr	r4, [sp, #32]
   251f0:	strb	r6, [sp, #40]	; 0x28
   251f4:	str	r1, [sp, #44]	; 0x2c
   251f8:	cmp	r5, #0
   251fc:	strb	r6, [sp, #28]
   25200:	bne	25174 <ftello64@plt+0x13b04>
   25204:	ldrb	r1, [sp, #40]	; 0x28
   25208:	cmp	r1, #0
   2520c:	beq	25224 <ftello64@plt+0x13bb4>
   25210:	ldr	r0, [sp, #44]	; 0x2c
   25214:	bl	114f0 <iswspace@plt>
   25218:	clz	r5, r0
   2521c:	lsr	r5, r5, #5
   25220:	b	251a0 <ftello64@plt+0x13b30>
   25224:	mov	r5, #1
   25228:	b	251a0 <ftello64@plt+0x13b30>
   2522c:	mov	r0, r8
   25230:	bl	11370 <mbsinit@plt>
   25234:	cmp	r0, #0
   25238:	beq	2557c <ftello64@plt+0x13f0c>
   2523c:	strb	r6, [sp, #16]
   25240:	sub	r2, fp, r4
   25244:	mov	r1, r4
   25248:	mov	r3, r8
   2524c:	add	r0, sp, #44	; 0x2c
   25250:	bl	26c24 <ftello64@plt+0x155b4>
   25254:	cmn	r0, #1
   25258:	str	r0, [sp, #36]	; 0x24
   2525c:	beq	252dc <ftello64@plt+0x13c6c>
   25260:	cmn	r0, #2
   25264:	beq	252f4 <ftello64@plt+0x13c84>
   25268:	cmp	r0, #0
   2526c:	ldr	r4, [sp, #32]
   25270:	bne	25290 <ftello64@plt+0x13c20>
   25274:	str	r6, [sp, #36]	; 0x24
   25278:	ldrb	r3, [r4]
   2527c:	cmp	r3, #0
   25280:	bne	25590 <ftello64@plt+0x13f20>
   25284:	ldr	r3, [sp, #44]	; 0x2c
   25288:	cmp	r3, #0
   2528c:	bne	255a8 <ftello64@plt+0x13f38>
   25290:	mov	r0, r8
   25294:	strb	r6, [sp, #40]	; 0x28
   25298:	bl	11370 <mbsinit@plt>
   2529c:	ldr	fp, [sp, #12]
   252a0:	ldr	sl, [sp, #36]	; 0x24
   252a4:	cmp	r0, #0
   252a8:	strbne	r7, [sp, #16]
   252ac:	b	251f8 <ftello64@plt+0x13b88>
   252b0:	ldrb	r1, [sp, #40]	; 0x28
   252b4:	cmp	r1, #0
   252b8:	beq	251a0 <ftello64@plt+0x13b30>
   252bc:	ldr	r0, [sp, #44]	; 0x2c
   252c0:	bl	114f0 <iswspace@plt>
   252c4:	ldr	r3, [sp, #4]
   252c8:	cmp	r0, #0
   252cc:	movne	r3, r4
   252d0:	str	r3, [sp, #4]
   252d4:	movne	r5, #2
   252d8:	b	251a0 <ftello64@plt+0x13b30>
   252dc:	str	r6, [sp, #36]	; 0x24
   252e0:	strb	r7, [sp, #40]	; 0x28
   252e4:	ldr	fp, [sp, #12]
   252e8:	ldr	r4, [sp, #32]
   252ec:	mov	sl, #1
   252f0:	b	251f8 <ftello64@plt+0x13b88>
   252f4:	ldr	fp, [sp, #12]
   252f8:	ldr	r4, [sp, #32]
   252fc:	strb	r7, [sp, #40]	; 0x28
   25300:	sub	sl, fp, r4
   25304:	str	sl, [sp, #36]	; 0x24
   25308:	b	251f8 <ftello64@plt+0x13b88>
   2530c:	ldr	r4, [sp, #32]
   25310:	mov	r2, #1
   25314:	mov	r3, #0
   25318:	str	r2, [sp, #36]	; 0x24
   2531c:	strb	r3, [sp, #40]	; 0x28
   25320:	mov	r3, #1
   25324:	strb	r3, [sp, #28]
   25328:	mov	r0, r4
   2532c:	bl	114fc <strlen@plt>
   25330:	mov	r1, r4
   25334:	add	r2, r0, #1
   25338:	mov	r0, r9
   2533c:	bl	11310 <memmove@plt>
   25340:	cmp	r7, #1
   25344:	bne	2512c <ftello64@plt+0x13abc>
   25348:	mov	r0, r9
   2534c:	add	sp, sp, #76	; 0x4c
   25350:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   25354:	cmp	r5, #2
   25358:	bne	25348 <ftello64@plt+0x13cd8>
   2535c:	ldr	r3, [sp, #4]
   25360:	mov	r0, r9
   25364:	strb	r7, [r3]
   25368:	add	sp, sp, #76	; 0x4c
   2536c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   25370:	cmp	r7, #0
   25374:	beq	253d0 <ftello64@plt+0x13d60>
   25378:	ldrb	r4, [r9]
   2537c:	cmp	r4, #0
   25380:	beq	25574 <ftello64@plt+0x13f04>
   25384:	bl	114d8 <__ctype_b_loc@plt>
   25388:	mov	r5, r9
   2538c:	ldr	r2, [r0]
   25390:	b	253a0 <ftello64@plt+0x13d30>
   25394:	ldrb	r4, [r5, #1]!
   25398:	cmp	r4, #0
   2539c:	beq	253b0 <ftello64@plt+0x13d40>
   253a0:	lsl	r4, r4, #1
   253a4:	ldrh	r3, [r2, r4]
   253a8:	tst	r3, #8192	; 0x2000
   253ac:	bne	25394 <ftello64@plt+0x13d24>
   253b0:	mov	r0, r5
   253b4:	bl	114fc <strlen@plt>
   253b8:	mov	r1, r5
   253bc:	add	r2, r0, #1
   253c0:	mov	r0, r9
   253c4:	bl	11310 <memmove@plt>
   253c8:	cmp	r7, #1
   253cc:	beq	25348 <ftello64@plt+0x13cd8>
   253d0:	mov	r0, r9
   253d4:	bl	114fc <strlen@plt>
   253d8:	sub	r0, r0, #1
   253dc:	adds	r4, r9, r0
   253e0:	bcs	25348 <ftello64@plt+0x13cd8>
   253e4:	bl	114d8 <__ctype_b_loc@plt>
   253e8:	mov	r1, #0
   253ec:	ldr	r2, [r0]
   253f0:	b	25400 <ftello64@plt+0x13d90>
   253f4:	strb	r1, [r4], #-1
   253f8:	cmp	r9, r4
   253fc:	bhi	25348 <ftello64@plt+0x13cd8>
   25400:	ldrb	r3, [r4]
   25404:	lsl	r3, r3, #1
   25408:	ldrh	r3, [r2, r3]
   2540c:	tst	r3, #8192	; 0x2000
   25410:	bne	253f4 <ftello64@plt+0x13d84>
   25414:	mov	r0, r9
   25418:	add	sp, sp, #76	; 0x4c
   2541c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   25420:	mov	r0, r9
   25424:	str	r9, [sp, #32]
   25428:	bl	114fc <strlen@plt>
   2542c:	add	r8, sp, #20
   25430:	mov	sl, #0
   25434:	str	sl, [sp, #20]
   25438:	strb	sl, [sp, #16]
   2543c:	str	sl, [r8, #4]
   25440:	strb	sl, [sp, #28]
   25444:	add	r5, r9, r0
   25448:	cmp	r9, r5
   2544c:	str	r5, [sp, #12]
   25450:	movcs	r4, r9
   25454:	bcs	25328 <ftello64@plt+0x13cb8>
   25458:	ldr	fp, [pc, #348]	; 255bc <ftello64@plt+0x13f4c>
   2545c:	mov	r4, r9
   25460:	mov	r6, #1
   25464:	b	254c8 <ftello64@plt+0x13e58>
   25468:	ldrb	r3, [r4]
   2546c:	and	r2, r3, #31
   25470:	lsr	r3, r3, #5
   25474:	ldr	r3, [fp, r3, lsl #2]
   25478:	lsr	r3, r3, r2
   2547c:	tst	r3, #1
   25480:	beq	2553c <ftello64@plt+0x13ecc>
   25484:	str	r6, [sp, #36]	; 0x24
   25488:	ldrb	r5, [r4]
   2548c:	ldr	r4, [sp, #32]
   25490:	strb	r6, [sp, #40]	; 0x28
   25494:	str	r5, [sp, #44]	; 0x2c
   25498:	mov	r0, r5
   2549c:	strb	r6, [sp, #28]
   254a0:	bl	114f0 <iswspace@plt>
   254a4:	cmp	r0, #0
   254a8:	beq	25328 <ftello64@plt+0x13cb8>
   254ac:	ldr	r3, [sp, #36]	; 0x24
   254b0:	ldr	r5, [sp, #12]
   254b4:	add	r4, r4, r3
   254b8:	cmp	r5, r4
   254bc:	strb	sl, [sp, #28]
   254c0:	str	r4, [sp, #32]
   254c4:	bls	25328 <ftello64@plt+0x13cb8>
   254c8:	ldrb	r3, [sp, #16]
   254cc:	cmp	r3, #0
   254d0:	beq	25468 <ftello64@plt+0x13df8>
   254d4:	sub	r2, r5, r4
   254d8:	mov	r1, r4
   254dc:	mov	r3, r8
   254e0:	add	r0, sp, #44	; 0x2c
   254e4:	bl	26c24 <ftello64@plt+0x155b4>
   254e8:	cmn	r0, #1
   254ec:	str	r0, [sp, #36]	; 0x24
   254f0:	beq	2530c <ftello64@plt+0x13c9c>
   254f4:	cmn	r0, #2
   254f8:	ldr	r4, [sp, #32]
   254fc:	beq	2555c <ftello64@plt+0x13eec>
   25500:	cmp	r0, #0
   25504:	bne	25554 <ftello64@plt+0x13ee4>
   25508:	str	r6, [sp, #36]	; 0x24
   2550c:	ldrb	r3, [r4]
   25510:	cmp	r3, #0
   25514:	bne	25590 <ftello64@plt+0x13f20>
   25518:	ldr	r5, [sp, #44]	; 0x2c
   2551c:	cmp	r5, #0
   25520:	bne	255a8 <ftello64@plt+0x13f38>
   25524:	mov	r0, r8
   25528:	strb	r6, [sp, #40]	; 0x28
   2552c:	bl	11370 <mbsinit@plt>
   25530:	cmp	r0, #0
   25534:	strbne	sl, [sp, #16]
   25538:	b	25498 <ftello64@plt+0x13e28>
   2553c:	mov	r0, r8
   25540:	bl	11370 <mbsinit@plt>
   25544:	cmp	r0, #0
   25548:	beq	2557c <ftello64@plt+0x13f0c>
   2554c:	strb	r6, [sp, #16]
   25550:	b	254d4 <ftello64@plt+0x13e64>
   25554:	ldr	r5, [sp, #44]	; 0x2c
   25558:	b	25524 <ftello64@plt+0x13eb4>
   2555c:	ldr	r3, [sp, #12]
   25560:	mov	r2, #0
   25564:	sub	r3, r3, r4
   25568:	str	r3, [sp, #36]	; 0x24
   2556c:	strb	r2, [sp, #40]	; 0x28
   25570:	b	25320 <ftello64@plt+0x13cb0>
   25574:	mov	r5, r9
   25578:	b	253b0 <ftello64@plt+0x13d40>
   2557c:	ldr	r3, [pc, #60]	; 255c0 <ftello64@plt+0x13f50>
   25580:	mov	r2, #135	; 0x87
   25584:	ldr	r1, [pc, #56]	; 255c4 <ftello64@plt+0x13f54>
   25588:	ldr	r0, [pc, #56]	; 255c8 <ftello64@plt+0x13f58>
   2558c:	bl	11664 <__assert_fail@plt>
   25590:	ldr	r3, [pc, #40]	; 255c0 <ftello64@plt+0x13f50>
   25594:	mov	r2, #162	; 0xa2
   25598:	ldr	r1, [pc, #36]	; 255c4 <ftello64@plt+0x13f54>
   2559c:	ldr	r0, [pc, #40]	; 255cc <ftello64@plt+0x13f5c>
   255a0:	bl	11664 <__assert_fail@plt>
   255a4:	bl	2603c <ftello64@plt+0x149cc>
   255a8:	ldr	r3, [pc, #16]	; 255c0 <ftello64@plt+0x13f50>
   255ac:	mov	r2, #163	; 0xa3
   255b0:	ldr	r1, [pc, #12]	; 255c4 <ftello64@plt+0x13f54>
   255b4:	ldr	r0, [pc, #20]	; 255d0 <ftello64@plt+0x13f60>
   255b8:	bl	11664 <__assert_fail@plt>
   255bc:	andeq	sl, r2, r0, lsl #11
   255c0:	andeq	sl, r2, r0, ror #3
   255c4:	strdeq	sl, [r2], -r4
   255c8:	andeq	r9, r2, r0, ror #28
   255cc:	andeq	r9, r2, r8, ror lr
   255d0:	muleq	r2, r0, lr
   255d4:	push	{r4, r5, r6, lr}
   255d8:	sub	sp, sp, #32
   255dc:	cmp	r1, #0
   255e0:	mov	r4, r0
   255e4:	ldr	r5, [sp, #48]	; 0x30
   255e8:	ldr	r6, [sp, #52]	; 0x34
   255ec:	beq	25904 <ftello64@plt+0x14294>
   255f0:	stm	sp, {r2, r3}
   255f4:	mov	r3, r1
   255f8:	ldr	r2, [pc, #808]	; 25928 <ftello64@plt+0x142b8>
   255fc:	mov	r1, #1
   25600:	bl	11580 <__fprintf_chk@plt>
   25604:	mov	r2, #5
   25608:	ldr	r1, [pc, #796]	; 2592c <ftello64@plt+0x142bc>
   2560c:	mov	r0, #0
   25610:	bl	113ac <dcgettext@plt>
   25614:	ldr	r3, [pc, #788]	; 25930 <ftello64@plt+0x142c0>
   25618:	ldr	r2, [pc, #788]	; 25934 <ftello64@plt+0x142c4>
   2561c:	str	r3, [sp]
   25620:	mov	r1, #1
   25624:	mov	r3, r0
   25628:	mov	r0, r4
   2562c:	bl	11580 <__fprintf_chk@plt>
   25630:	mov	r1, r4
   25634:	mov	r0, #10
   25638:	bl	113a0 <fputc_unlocked@plt>
   2563c:	mov	r2, #5
   25640:	ldr	r1, [pc, #752]	; 25938 <ftello64@plt+0x142c8>
   25644:	mov	r0, #0
   25648:	bl	113ac <dcgettext@plt>
   2564c:	mov	r1, #1
   25650:	ldr	r3, [pc, #740]	; 2593c <ftello64@plt+0x142cc>
   25654:	mov	r2, r0
   25658:	mov	r0, r4
   2565c:	bl	11580 <__fprintf_chk@plt>
   25660:	mov	r1, r4
   25664:	mov	r0, #10
   25668:	bl	113a0 <fputc_unlocked@plt>
   2566c:	cmp	r6, #9
   25670:	ldrls	pc, [pc, r6, lsl #2]
   25674:	b	2591c <ftello64@plt+0x142ac>
   25678:	strdeq	r5, [r2], -ip
   2567c:	andeq	r5, r2, r4, lsl #14
   25680:	andeq	r5, r2, r0, lsr r7
   25684:	andeq	r5, r2, r4, ror #14
   25688:	andeq	r5, r2, r0, lsr #15
   2568c:	ldrdeq	r5, [r2], -ip
   25690:	andeq	r5, r2, r8, lsl r8
   25694:	andeq	r5, r2, ip, asr r8
   25698:	andeq	r5, r2, ip, lsr #17
   2569c:	andeq	r5, r2, r0, lsr #13
   256a0:	ldr	r1, [pc, #664]	; 25940 <ftello64@plt+0x142d0>
   256a4:	mov	r2, #5
   256a8:	mov	r0, #0
   256ac:	bl	113ac <dcgettext@plt>
   256b0:	ldr	ip, [r5, #32]
   256b4:	ldr	r1, [r5, #28]
   256b8:	ldr	r2, [r5, #24]
   256bc:	ldr	r3, [r5]
   256c0:	ldr	r6, [r5, #20]
   256c4:	str	ip, [sp, #28]
   256c8:	ldr	lr, [r5, #16]
   256cc:	str	r1, [sp, #24]
   256d0:	ldr	ip, [r5, #12]
   256d4:	str	r2, [sp, #20]
   256d8:	ldr	r1, [r5, #8]
   256dc:	ldr	r2, [r5, #4]
   256e0:	str	r6, [sp, #16]
   256e4:	stmib	sp, {r1, ip, lr}
   256e8:	mov	r1, #1
   256ec:	str	r2, [sp]
   256f0:	mov	r2, r0
   256f4:	mov	r0, r4
   256f8:	bl	11580 <__fprintf_chk@plt>
   256fc:	add	sp, sp, #32
   25700:	pop	{r4, r5, r6, pc}
   25704:	mov	r2, #5
   25708:	ldr	r1, [pc, #564]	; 25944 <ftello64@plt+0x142d4>
   2570c:	mov	r0, #0
   25710:	bl	113ac <dcgettext@plt>
   25714:	ldr	r3, [r5]
   25718:	mov	r1, #1
   2571c:	mov	r2, r0
   25720:	mov	r0, r4
   25724:	add	sp, sp, #32
   25728:	pop	{r4, r5, r6, lr}
   2572c:	b	11580 <__fprintf_chk@plt>
   25730:	mov	r2, #5
   25734:	ldr	r1, [pc, #524]	; 25948 <ftello64@plt+0x142d8>
   25738:	mov	r0, #0
   2573c:	bl	113ac <dcgettext@plt>
   25740:	ldr	r2, [r5, #4]
   25744:	ldr	r3, [r5]
   25748:	mov	r1, #1
   2574c:	str	r2, [sp, #48]	; 0x30
   25750:	mov	r2, r0
   25754:	mov	r0, r4
   25758:	add	sp, sp, #32
   2575c:	pop	{r4, r5, r6, lr}
   25760:	b	11580 <__fprintf_chk@plt>
   25764:	mov	r2, #5
   25768:	ldr	r1, [pc, #476]	; 2594c <ftello64@plt+0x142dc>
   2576c:	mov	r0, #0
   25770:	bl	113ac <dcgettext@plt>
   25774:	ldr	r1, [r5, #8]
   25778:	ldr	r2, [r5, #4]
   2577c:	ldr	r3, [r5]
   25780:	str	r1, [sp, #52]	; 0x34
   25784:	str	r2, [sp, #48]	; 0x30
   25788:	mov	r1, #1
   2578c:	mov	r2, r0
   25790:	mov	r0, r4
   25794:	add	sp, sp, #32
   25798:	pop	{r4, r5, r6, lr}
   2579c:	b	11580 <__fprintf_chk@plt>
   257a0:	mov	r2, #5
   257a4:	ldr	r1, [pc, #420]	; 25950 <ftello64@plt+0x142e0>
   257a8:	mov	r0, #0
   257ac:	bl	113ac <dcgettext@plt>
   257b0:	ldr	r1, [r5, #8]
   257b4:	ldr	ip, [r5, #12]
   257b8:	ldr	r2, [r5, #4]
   257bc:	ldr	r3, [r5]
   257c0:	stmib	sp, {r1, ip}
   257c4:	str	r2, [sp]
   257c8:	mov	r1, #1
   257cc:	mov	r2, r0
   257d0:	mov	r0, r4
   257d4:	bl	11580 <__fprintf_chk@plt>
   257d8:	b	256fc <ftello64@plt+0x1408c>
   257dc:	mov	r2, #5
   257e0:	ldr	r1, [pc, #364]	; 25954 <ftello64@plt+0x142e4>
   257e4:	mov	r0, #0
   257e8:	bl	113ac <dcgettext@plt>
   257ec:	add	r1, r5, #8
   257f0:	ldr	r2, [r5, #4]
   257f4:	ldm	r1, {r1, ip, lr}
   257f8:	ldr	r3, [r5]
   257fc:	str	r2, [sp]
   25800:	stmib	sp, {r1, ip, lr}
   25804:	mov	r1, #1
   25808:	mov	r2, r0
   2580c:	mov	r0, r4
   25810:	bl	11580 <__fprintf_chk@plt>
   25814:	b	256fc <ftello64@plt+0x1408c>
   25818:	mov	r2, #5
   2581c:	ldr	r1, [pc, #308]	; 25958 <ftello64@plt+0x142e8>
   25820:	mov	r0, #0
   25824:	bl	113ac <dcgettext@plt>
   25828:	add	r1, r5, #8
   2582c:	ldr	r2, [r5, #4]
   25830:	ldm	r1, {r1, ip, lr}
   25834:	ldr	r6, [r5, #20]
   25838:	ldr	r3, [r5]
   2583c:	stmib	sp, {r1, ip, lr}
   25840:	mov	r1, #1
   25844:	str	r2, [sp]
   25848:	str	r6, [sp, #16]
   2584c:	mov	r2, r0
   25850:	mov	r0, r4
   25854:	bl	11580 <__fprintf_chk@plt>
   25858:	b	256fc <ftello64@plt+0x1408c>
   2585c:	mov	r2, #5
   25860:	ldr	r1, [pc, #244]	; 2595c <ftello64@plt+0x142ec>
   25864:	mov	r0, #0
   25868:	bl	113ac <dcgettext@plt>
   2586c:	ldr	r2, [r5, #24]
   25870:	ldr	r3, [r5]
   25874:	ldr	r6, [r5, #20]
   25878:	ldr	lr, [r5, #16]
   2587c:	ldr	ip, [r5, #12]
   25880:	str	r2, [sp, #20]
   25884:	ldr	r1, [r5, #8]
   25888:	ldr	r2, [r5, #4]
   2588c:	str	r6, [sp, #16]
   25890:	stmib	sp, {r1, ip, lr}
   25894:	mov	r1, #1
   25898:	str	r2, [sp]
   2589c:	mov	r2, r0
   258a0:	mov	r0, r4
   258a4:	bl	11580 <__fprintf_chk@plt>
   258a8:	b	256fc <ftello64@plt+0x1408c>
   258ac:	mov	r2, #5
   258b0:	ldr	r1, [pc, #168]	; 25960 <ftello64@plt+0x142f0>
   258b4:	mov	r0, #0
   258b8:	bl	113ac <dcgettext@plt>
   258bc:	ldr	r1, [r5, #28]
   258c0:	ldr	r2, [r5, #24]
   258c4:	ldr	r3, [r5]
   258c8:	ldr	r6, [r5, #20]
   258cc:	ldr	lr, [r5, #16]
   258d0:	str	r1, [sp, #24]
   258d4:	ldr	ip, [r5, #12]
   258d8:	str	r2, [sp, #20]
   258dc:	ldr	r1, [r5, #8]
   258e0:	ldr	r2, [r5, #4]
   258e4:	str	r6, [sp, #16]
   258e8:	stmib	sp, {r1, ip, lr}
   258ec:	mov	r1, #1
   258f0:	str	r2, [sp]
   258f4:	mov	r2, r0
   258f8:	mov	r0, r4
   258fc:	bl	11580 <__fprintf_chk@plt>
   25900:	b	256fc <ftello64@plt+0x1408c>
   25904:	str	r3, [sp]
   25908:	mov	r1, #1
   2590c:	mov	r3, r2
   25910:	ldr	r2, [pc, #76]	; 25964 <ftello64@plt+0x142f4>
   25914:	bl	11580 <__fprintf_chk@plt>
   25918:	b	25604 <ftello64@plt+0x13f94>
   2591c:	mov	r2, #5
   25920:	ldr	r1, [pc, #64]	; 25968 <ftello64@plt+0x142f8>
   25924:	b	256a8 <ftello64@plt+0x14038>
   25928:	andeq	sl, r2, r4, lsl #4
   2592c:	andeq	sl, r2, r8, lsl r2
   25930:	andeq	r0, r0, r6, ror #15
   25934:	strdeq	sl, [r2], -r0
   25938:	andeq	sl, r2, ip, lsl r2
   2593c:	andeq	sl, r2, r8, asr #5
   25940:	strdeq	sl, [r2], -r8
   25944:	andeq	sl, r2, ip, ror #5
   25948:	strdeq	sl, [r2], -ip
   2594c:	andeq	sl, r2, r4, lsl r3
   25950:	andeq	sl, r2, r0, lsr r3
   25954:	andeq	sl, r2, r0, asr r3
   25958:	andeq	sl, r2, r4, ror r3
   2595c:	muleq	r2, ip, r3
   25960:	andeq	sl, r2, r8, asr #7
   25964:	andeq	sl, r2, r0, lsl r2
   25968:	andeq	sl, r2, ip, lsr #8
   2596c:	push	{r4, r5, lr}
   25970:	sub	sp, sp, #12
   25974:	ldr	r5, [sp, #24]
   25978:	ldr	ip, [r5]
   2597c:	cmp	ip, #0
   25980:	beq	2599c <ftello64@plt+0x1432c>
   25984:	mov	lr, r5
   25988:	mov	ip, #0
   2598c:	ldr	r4, [lr, #4]!
   25990:	add	ip, ip, #1
   25994:	cmp	r4, #0
   25998:	bne	2598c <ftello64@plt+0x1431c>
   2599c:	stm	sp, {r5, ip}
   259a0:	bl	255d4 <ftello64@plt+0x13f64>
   259a4:	add	sp, sp, #12
   259a8:	pop	{r4, r5, pc}
   259ac:	push	{r4, r5, lr}
   259b0:	sub	sp, sp, #52	; 0x34
   259b4:	add	r5, sp, #4
   259b8:	ldr	r4, [sp, #64]	; 0x40
   259bc:	mov	ip, #0
   259c0:	sub	r4, r4, #4
   259c4:	ldr	lr, [r4, #4]!
   259c8:	cmp	lr, #0
   259cc:	str	lr, [r5, #4]!
   259d0:	beq	259e0 <ftello64@plt+0x14370>
   259d4:	add	ip, ip, #1
   259d8:	cmp	ip, #10
   259dc:	bne	259c4 <ftello64@plt+0x14354>
   259e0:	add	lr, sp, #8
   259e4:	str	ip, [sp, #4]
   259e8:	str	lr, [sp]
   259ec:	bl	255d4 <ftello64@plt+0x13f64>
   259f0:	add	sp, sp, #52	; 0x34
   259f4:	pop	{r4, r5, pc}
   259f8:	push	{r3}		; (str r3, [sp, #-4]!)
   259fc:	push	{r4, lr}
   25a00:	sub	sp, sp, #60	; 0x3c
   25a04:	add	lr, sp, #56	; 0x38
   25a08:	add	r3, sp, #72	; 0x48
   25a0c:	str	r3, [lr, #-44]!	; 0xffffffd4
   25a10:	add	r4, sp, #68	; 0x44
   25a14:	mov	r3, #0
   25a18:	ldr	ip, [r4, #4]!
   25a1c:	cmp	ip, #0
   25a20:	str	ip, [lr, #4]!
   25a24:	beq	25a34 <ftello64@plt+0x143c4>
   25a28:	add	r3, r3, #1
   25a2c:	cmp	r3, #10
   25a30:	bne	25a18 <ftello64@plt+0x143a8>
   25a34:	add	ip, sp, #16
   25a38:	str	r3, [sp, #4]
   25a3c:	str	ip, [sp]
   25a40:	ldr	r3, [sp, #68]	; 0x44
   25a44:	bl	255d4 <ftello64@plt+0x13f64>
   25a48:	add	sp, sp, #60	; 0x3c
   25a4c:	pop	{r4, lr}
   25a50:	add	sp, sp, #4
   25a54:	bx	lr
   25a58:	ldr	r3, [pc, #116]	; 25ad4 <ftello64@plt+0x14464>
   25a5c:	push	{r4, lr}
   25a60:	mov	r0, #10
   25a64:	ldr	r1, [r3]
   25a68:	bl	113a0 <fputc_unlocked@plt>
   25a6c:	mov	r2, #5
   25a70:	ldr	r1, [pc, #96]	; 25ad8 <ftello64@plt+0x14468>
   25a74:	mov	r0, #0
   25a78:	bl	113ac <dcgettext@plt>
   25a7c:	ldr	r2, [pc, #88]	; 25adc <ftello64@plt+0x1446c>
   25a80:	mov	r1, r0
   25a84:	mov	r0, #1
   25a88:	bl	11568 <__printf_chk@plt>
   25a8c:	mov	r2, #5
   25a90:	ldr	r1, [pc, #72]	; 25ae0 <ftello64@plt+0x14470>
   25a94:	mov	r0, #0
   25a98:	bl	113ac <dcgettext@plt>
   25a9c:	ldr	r3, [pc, #64]	; 25ae4 <ftello64@plt+0x14474>
   25aa0:	ldr	r2, [pc, #64]	; 25ae8 <ftello64@plt+0x14478>
   25aa4:	mov	r1, r0
   25aa8:	mov	r0, #1
   25aac:	bl	11568 <__printf_chk@plt>
   25ab0:	mov	r2, #5
   25ab4:	ldr	r1, [pc, #48]	; 25aec <ftello64@plt+0x1447c>
   25ab8:	mov	r0, #0
   25abc:	bl	113ac <dcgettext@plt>
   25ac0:	ldr	r2, [pc, #40]	; 25af0 <ftello64@plt+0x14480>
   25ac4:	pop	{r4, lr}
   25ac8:	mov	r1, r0
   25acc:	mov	r0, #1
   25ad0:	b	11568 <__printf_chk@plt>
   25ad4:	andeq	fp, r3, ip, ror #3
   25ad8:	andeq	sl, r2, r8, ror #8
   25adc:	andeq	sl, r2, ip, ror r4
   25ae0:	muleq	r2, r4, r4
   25ae4:	strdeq	r9, [r2], -ip
   25ae8:	andeq	r9, r2, r4, lsr #20
   25aec:	andeq	sl, r2, r8, lsr #9
   25af0:	ldrdeq	sl, [r2], -r0
   25af4:	push	{r4, lr}
   25af8:	bl	26788 <ftello64@plt+0x15118>
   25afc:	cmp	r0, #0
   25b00:	popne	{r4, pc}
   25b04:	bl	2603c <ftello64@plt+0x149cc>
   25b08:	push	{r4, lr}
   25b0c:	bl	26788 <ftello64@plt+0x15118>
   25b10:	cmp	r0, #0
   25b14:	popne	{r4, pc}
   25b18:	bl	2603c <ftello64@plt+0x149cc>
   25b1c:	push	{r4, lr}
   25b20:	bl	26788 <ftello64@plt+0x15118>
   25b24:	cmp	r0, #0
   25b28:	popne	{r4, pc}
   25b2c:	bl	2603c <ftello64@plt+0x149cc>
   25b30:	push	{r4, r5, r6, lr}
   25b34:	mov	r5, r0
   25b38:	mov	r4, r1
   25b3c:	bl	267b4 <ftello64@plt+0x15144>
   25b40:	cmp	r0, #0
   25b44:	popne	{r4, r5, r6, pc}
   25b48:	adds	r4, r4, #0
   25b4c:	movne	r4, #1
   25b50:	cmp	r5, #0
   25b54:	orreq	r4, r4, #1
   25b58:	cmp	r4, #0
   25b5c:	popeq	{r4, r5, r6, pc}
   25b60:	bl	2603c <ftello64@plt+0x149cc>
   25b64:	push	{r4, lr}
   25b68:	cmp	r1, #0
   25b6c:	orreq	r1, r1, #1
   25b70:	bl	267b4 <ftello64@plt+0x15144>
   25b74:	cmp	r0, #0
   25b78:	popne	{r4, pc}
   25b7c:	bl	2603c <ftello64@plt+0x149cc>
   25b80:	push	{r4, r5, r6, lr}
   25b84:	mov	r6, r0
   25b88:	mov	r5, r1
   25b8c:	mov	r4, r2
   25b90:	bl	281f8 <ftello64@plt+0x16b88>
   25b94:	cmp	r0, #0
   25b98:	popne	{r4, r5, r6, pc}
   25b9c:	cmp	r6, #0
   25ba0:	beq	25bb0 <ftello64@plt+0x14540>
   25ba4:	cmp	r5, #0
   25ba8:	cmpne	r4, #0
   25bac:	popeq	{r4, r5, r6, pc}
   25bb0:	bl	2603c <ftello64@plt+0x149cc>
   25bb4:	b	25b80 <ftello64@plt+0x14510>
   25bb8:	cmp	r2, #0
   25bbc:	cmpne	r1, #0
   25bc0:	moveq	r2, #1
   25bc4:	moveq	r1, r2
   25bc8:	push	{r4, lr}
   25bcc:	bl	281f8 <ftello64@plt+0x16b88>
   25bd0:	cmp	r0, #0
   25bd4:	popne	{r4, pc}
   25bd8:	bl	2603c <ftello64@plt+0x149cc>
   25bdc:	mov	r2, r1
   25be0:	mov	r1, r0
   25be4:	mov	r0, #0
   25be8:	b	25b80 <ftello64@plt+0x14510>
   25bec:	mov	r2, r1
   25bf0:	mov	r1, r0
   25bf4:	mov	r0, #0
   25bf8:	b	25bb8 <ftello64@plt+0x14548>
   25bfc:	push	{r4, r5, r6, lr}
   25c00:	subs	r6, r0, #0
   25c04:	sub	sp, sp, #8
   25c08:	mov	r5, r1
   25c0c:	ldr	r4, [r1]
   25c10:	beq	25c4c <ftello64@plt+0x145dc>
   25c14:	lsr	r1, r4, #1
   25c18:	add	r3, r1, #1
   25c1c:	mvn	r3, r3
   25c20:	cmp	r4, r3
   25c24:	bhi	25c48 <ftello64@plt+0x145d8>
   25c28:	add	r4, r4, #1
   25c2c:	add	r4, r4, r1
   25c30:	mov	r0, r6
   25c34:	mov	r1, r4
   25c38:	bl	25b80 <ftello64@plt+0x14510>
   25c3c:	str	r4, [r5]
   25c40:	add	sp, sp, #8
   25c44:	pop	{r4, r5, r6, pc}
   25c48:	bl	2603c <ftello64@plt+0x149cc>
   25c4c:	cmp	r4, #0
   25c50:	bne	25c30 <ftello64@plt+0x145c0>
   25c54:	mov	r1, r2
   25c58:	mov	r0, #64	; 0x40
   25c5c:	str	r2, [sp, #4]
   25c60:	bl	28a8c <ftello64@plt+0x1741c>
   25c64:	ldr	r2, [sp, #4]
   25c68:	cmp	r0, #0
   25c6c:	movne	r4, r0
   25c70:	addeq	r4, r0, #1
   25c74:	b	25c30 <ftello64@plt+0x145c0>
   25c78:	mov	r2, #1
   25c7c:	b	25bfc <ftello64@plt+0x1458c>
   25c80:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   25c84:	sub	sp, sp, #12
   25c88:	ldr	r6, [r1]
   25c8c:	mov	sl, r1
   25c90:	mov	r9, r0
   25c94:	asrs	r4, r6, #1
   25c98:	mov	r5, r2
   25c9c:	mov	fp, r3
   25ca0:	ldr	r7, [sp, #48]	; 0x30
   25ca4:	bmi	25e10 <ftello64@plt+0x147a0>
   25ca8:	mvn	r3, #-2147483648	; 0x80000000
   25cac:	sub	r3, r3, r4
   25cb0:	cmp	r6, r3
   25cb4:	movle	r3, #0
   25cb8:	movgt	r3, #1
   25cbc:	mvn	r8, fp
   25cc0:	cmp	r3, #0
   25cc4:	addeq	r4, r4, r6
   25cc8:	mvnne	r4, #-2147483648	; 0x80000000
   25ccc:	lsr	r8, r8, #31
   25cd0:	cmp	fp, r4
   25cd4:	movge	r3, #0
   25cd8:	andlt	r3, r8, #1
   25cdc:	cmp	r3, #0
   25ce0:	beq	25dc8 <ftello64@plt+0x14758>
   25ce4:	cmp	r7, #0
   25ce8:	blt	25e98 <ftello64@plt+0x14828>
   25cec:	bne	25e90 <ftello64@plt+0x14820>
   25cf0:	mov	r2, #64	; 0x40
   25cf4:	mov	r1, r7
   25cf8:	mov	r0, r2
   25cfc:	str	r2, [sp, #4]
   25d00:	bl	28c98 <ftello64@plt+0x17628>
   25d04:	ldr	r2, [sp, #4]
   25d08:	mov	r1, r7
   25d0c:	mov	r4, r0
   25d10:	mov	r0, r2
   25d14:	bl	28eb8 <ftello64@plt+0x17848>
   25d18:	ldr	r2, [sp, #4]
   25d1c:	sub	r1, r2, r1
   25d20:	cmp	r9, #0
   25d24:	sub	r3, r4, r6
   25d28:	streq	r9, [sl]
   25d2c:	cmp	r3, r5
   25d30:	bge	25db4 <ftello64@plt+0x14744>
   25d34:	cmp	r5, #0
   25d38:	blt	25e24 <ftello64@plt+0x147b4>
   25d3c:	cmp	r6, #0
   25d40:	blt	25d60 <ftello64@plt+0x146f0>
   25d44:	mvn	r3, #-2147483648	; 0x80000000
   25d48:	sub	r3, r3, r5
   25d4c:	cmp	r6, r3
   25d50:	movle	r3, #0
   25d54:	movgt	r3, #1
   25d58:	cmp	r3, #0
   25d5c:	bne	25f20 <ftello64@plt+0x148b0>
   25d60:	add	r5, r6, r5
   25d64:	cmp	fp, r5
   25d68:	movge	r8, #0
   25d6c:	andlt	r8, r8, #1
   25d70:	cmp	r8, #0
   25d74:	mov	r4, r5
   25d78:	bne	25f20 <ftello64@plt+0x148b0>
   25d7c:	cmp	r7, #0
   25d80:	blt	25e38 <ftello64@plt+0x147c8>
   25d84:	beq	25db0 <ftello64@plt+0x14740>
   25d88:	cmp	r5, #0
   25d8c:	blt	25ee0 <ftello64@plt+0x14870>
   25d90:	mov	r1, r7
   25d94:	mvn	r0, #-2147483648	; 0x80000000
   25d98:	bl	28c98 <ftello64@plt+0x17628>
   25d9c:	cmp	r5, r0
   25da0:	movle	r0, #0
   25da4:	movgt	r0, #1
   25da8:	cmp	r0, #0
   25dac:	bne	25f20 <ftello64@plt+0x148b0>
   25db0:	mul	r1, r5, r7
   25db4:	mov	r0, r9
   25db8:	bl	25b30 <ftello64@plt+0x144c0>
   25dbc:	str	r4, [sl]
   25dc0:	add	sp, sp, #12
   25dc4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   25dc8:	cmp	r7, #0
   25dcc:	blt	25e64 <ftello64@plt+0x147f4>
   25dd0:	beq	25cf0 <ftello64@plt+0x14680>
   25dd4:	cmp	r4, #0
   25dd8:	blt	25ea0 <ftello64@plt+0x14830>
   25ddc:	mov	r1, r7
   25de0:	mvn	r0, #-2147483648	; 0x80000000
   25de4:	bl	28c98 <ftello64@plt+0x17628>
   25de8:	cmp	r0, r4
   25dec:	movge	r0, #0
   25df0:	movlt	r0, #1
   25df4:	cmp	r0, #0
   25df8:	mvnne	r2, #-2147483648	; 0x80000000
   25dfc:	bne	25cf4 <ftello64@plt+0x14684>
   25e00:	mul	r1, r7, r4
   25e04:	cmp	r1, #63	; 0x3f
   25e08:	bgt	25d20 <ftello64@plt+0x146b0>
   25e0c:	b	25cf0 <ftello64@plt+0x14680>
   25e10:	rsb	r3, r4, #-2147483648	; 0x80000000
   25e14:	cmp	r6, r3
   25e18:	movge	r3, #0
   25e1c:	movlt	r3, #1
   25e20:	b	25cbc <ftello64@plt+0x1464c>
   25e24:	rsb	r3, r5, #-2147483648	; 0x80000000
   25e28:	cmp	r6, r3
   25e2c:	movge	r3, #0
   25e30:	movlt	r3, #1
   25e34:	b	25d58 <ftello64@plt+0x146e8>
   25e38:	cmp	r5, #0
   25e3c:	blt	25ec4 <ftello64@plt+0x14854>
   25e40:	cmn	r7, #1
   25e44:	beq	25db0 <ftello64@plt+0x14740>
   25e48:	mov	r1, r7
   25e4c:	mov	r0, #-2147483648	; 0x80000000
   25e50:	bl	28c98 <ftello64@plt+0x17628>
   25e54:	cmp	r5, r0
   25e58:	movle	r0, #0
   25e5c:	movgt	r0, #1
   25e60:	b	25da8 <ftello64@plt+0x14738>
   25e64:	cmp	r4, #0
   25e68:	blt	25f04 <ftello64@plt+0x14894>
   25e6c:	cmn	r7, #1
   25e70:	beq	25e00 <ftello64@plt+0x14790>
   25e74:	mov	r1, r7
   25e78:	mov	r0, #-2147483648	; 0x80000000
   25e7c:	bl	28c98 <ftello64@plt+0x17628>
   25e80:	cmp	r0, r4
   25e84:	movge	r0, #0
   25e88:	movlt	r0, #1
   25e8c:	b	25df4 <ftello64@plt+0x14784>
   25e90:	mov	r4, fp
   25e94:	b	25ddc <ftello64@plt+0x1476c>
   25e98:	mov	r4, fp
   25e9c:	b	25e6c <ftello64@plt+0x147fc>
   25ea0:	cmn	r4, #1
   25ea4:	beq	25e00 <ftello64@plt+0x14790>
   25ea8:	mov	r1, r4
   25eac:	mov	r0, #-2147483648	; 0x80000000
   25eb0:	bl	28c98 <ftello64@plt+0x17628>
   25eb4:	cmp	r7, r0
   25eb8:	movle	r0, #0
   25ebc:	movgt	r0, #1
   25ec0:	b	25df4 <ftello64@plt+0x14784>
   25ec4:	mov	r1, r7
   25ec8:	mvn	r0, #-2147483648	; 0x80000000
   25ecc:	bl	28c98 <ftello64@plt+0x17628>
   25ed0:	cmp	r5, r0
   25ed4:	movge	r0, #0
   25ed8:	movlt	r0, #1
   25edc:	b	25da8 <ftello64@plt+0x14738>
   25ee0:	cmn	r5, #1
   25ee4:	beq	25db0 <ftello64@plt+0x14740>
   25ee8:	mov	r1, r5
   25eec:	mov	r0, #-2147483648	; 0x80000000
   25ef0:	bl	28c98 <ftello64@plt+0x17628>
   25ef4:	cmp	r7, r0
   25ef8:	movle	r0, #0
   25efc:	movgt	r0, #1
   25f00:	b	25da8 <ftello64@plt+0x14738>
   25f04:	mov	r1, r7
   25f08:	mvn	r0, #-2147483648	; 0x80000000
   25f0c:	bl	28c98 <ftello64@plt+0x17628>
   25f10:	cmp	r0, r4
   25f14:	movle	r0, #0
   25f18:	movgt	r0, #1
   25f1c:	b	25df4 <ftello64@plt+0x14784>
   25f20:	bl	2603c <ftello64@plt+0x149cc>
   25f24:	push	{r4, lr}
   25f28:	mov	r1, #1
   25f2c:	bl	26740 <ftello64@plt+0x150d0>
   25f30:	cmp	r0, #0
   25f34:	popne	{r4, pc}
   25f38:	bl	2603c <ftello64@plt+0x149cc>
   25f3c:	push	{r4, lr}
   25f40:	mov	r1, #1
   25f44:	bl	26740 <ftello64@plt+0x150d0>
   25f48:	cmp	r0, #0
   25f4c:	popne	{r4, pc}
   25f50:	bl	2603c <ftello64@plt+0x149cc>
   25f54:	push	{r4, lr}
   25f58:	bl	26740 <ftello64@plt+0x150d0>
   25f5c:	cmp	r0, #0
   25f60:	popne	{r4, pc}
   25f64:	bl	2603c <ftello64@plt+0x149cc>
   25f68:	push	{r4, lr}
   25f6c:	bl	26740 <ftello64@plt+0x150d0>
   25f70:	cmp	r0, #0
   25f74:	popne	{r4, pc}
   25f78:	bl	2603c <ftello64@plt+0x149cc>
   25f7c:	push	{r4, r5, r6, lr}
   25f80:	mov	r6, r0
   25f84:	mov	r0, r1
   25f88:	mov	r4, r1
   25f8c:	bl	26788 <ftello64@plt+0x15118>
   25f90:	subs	r5, r0, #0
   25f94:	beq	25fac <ftello64@plt+0x1493c>
   25f98:	mov	r2, r4
   25f9c:	mov	r1, r6
   25fa0:	bl	1134c <memcpy@plt>
   25fa4:	mov	r0, r5
   25fa8:	pop	{r4, r5, r6, pc}
   25fac:	bl	2603c <ftello64@plt+0x149cc>
   25fb0:	push	{r4, r5, r6, lr}
   25fb4:	mov	r6, r0
   25fb8:	mov	r0, r1
   25fbc:	mov	r4, r1
   25fc0:	bl	26788 <ftello64@plt+0x15118>
   25fc4:	subs	r5, r0, #0
   25fc8:	beq	25fe0 <ftello64@plt+0x14970>
   25fcc:	mov	r2, r4
   25fd0:	mov	r1, r6
   25fd4:	bl	1134c <memcpy@plt>
   25fd8:	mov	r0, r5
   25fdc:	pop	{r4, r5, r6, pc}
   25fe0:	bl	2603c <ftello64@plt+0x149cc>
   25fe4:	push	{r4, r5, r6, lr}
   25fe8:	mov	r6, r0
   25fec:	add	r0, r1, #1
   25ff0:	mov	r4, r1
   25ff4:	bl	26788 <ftello64@plt+0x15118>
   25ff8:	subs	r5, r0, #0
   25ffc:	beq	2601c <ftello64@plt+0x149ac>
   26000:	mov	r3, #0
   26004:	mov	r1, r6
   26008:	strb	r3, [r5, r4]
   2600c:	mov	r2, r4
   26010:	bl	1134c <memcpy@plt>
   26014:	mov	r0, r5
   26018:	pop	{r4, r5, r6, pc}
   2601c:	bl	2603c <ftello64@plt+0x149cc>
   26020:	push	{r4, lr}
   26024:	mov	r4, r0
   26028:	bl	114fc <strlen@plt>
   2602c:	add	r1, r0, #1
   26030:	mov	r0, r4
   26034:	pop	{r4, lr}
   26038:	b	25f7c <ftello64@plt+0x1490c>
   2603c:	ldr	r3, [pc, #44]	; 26070 <ftello64@plt+0x14a00>
   26040:	push	{r4, lr}
   26044:	mov	r2, #5
   26048:	ldr	r1, [pc, #36]	; 26074 <ftello64@plt+0x14a04>
   2604c:	mov	r0, #0
   26050:	ldr	r4, [r3]
   26054:	bl	113ac <dcgettext@plt>
   26058:	ldr	r2, [pc, #24]	; 26078 <ftello64@plt+0x14a08>
   2605c:	mov	r1, #0
   26060:	mov	r3, r0
   26064:	mov	r0, r4
   26068:	bl	11454 <error@plt>
   2606c:	bl	1164c <abort@plt>
   26070:	andeq	fp, r3, ip, lsl #3
   26074:	andeq	sl, r2, r0, lsr #10
   26078:	andeq	r9, r2, r0, lsr #22
   2607c:	push	{r4, lr}
   26080:	sub	sp, sp, #8
   26084:	ldr	ip, [sp, #16]
   26088:	str	ip, [sp]
   2608c:	bl	28244 <ftello64@plt+0x16bd4>
   26090:	subs	r4, r0, #0
   26094:	blt	260a4 <ftello64@plt+0x14a34>
   26098:	mov	r0, r4
   2609c:	add	sp, sp, #8
   260a0:	pop	{r4, pc}
   260a4:	bl	11514 <__errno_location@plt>
   260a8:	ldr	r3, [r0]
   260ac:	cmp	r3, #12
   260b0:	bne	26098 <ftello64@plt+0x14a28>
   260b4:	bl	2603c <ftello64@plt+0x149cc>
   260b8:	push	{r4, lr}
   260bc:	bl	284b0 <ftello64@plt+0x16e40>
   260c0:	subs	r4, r0, #0
   260c4:	beq	260d0 <ftello64@plt+0x14a60>
   260c8:	mov	r0, r4
   260cc:	pop	{r4, pc}
   260d0:	bl	11514 <__errno_location@plt>
   260d4:	ldr	r3, [r0]
   260d8:	cmp	r3, #12
   260dc:	bne	260c8 <ftello64@plt+0x14a58>
   260e0:	bl	2603c <ftello64@plt+0x149cc>
   260e4:	push	{r4, lr}
   260e8:	bl	28684 <ftello64@plt+0x17014>
   260ec:	subs	r4, r0, #0
   260f0:	beq	260fc <ftello64@plt+0x14a8c>
   260f4:	mov	r0, r4
   260f8:	pop	{r4, pc}
   260fc:	bl	11514 <__errno_location@plt>
   26100:	ldr	r3, [r0]
   26104:	cmp	r3, #12
   26108:	bne	260f4 <ftello64@plt+0x14a84>
   2610c:	bl	2603c <ftello64@plt+0x149cc>
   26110:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   26114:	subs	r5, r1, #0
   26118:	mov	r4, r0
   2611c:	blt	26178 <ftello64@plt+0x14b08>
   26120:	moveq	r6, #0
   26124:	moveq	r7, #0
   26128:	beq	261c0 <ftello64@plt+0x14b50>
   2612c:	ldrd	r8, [r0]
   26130:	cmp	r8, #0
   26134:	sbcs	r3, r9, #0
   26138:	blt	26218 <ftello64@plt+0x14ba8>
   2613c:	asr	r7, r5, #31
   26140:	mov	r3, r7
   26144:	mov	r2, r5
   26148:	mvn	r0, #0
   2614c:	mvn	r1, #-2147483648	; 0x80000000
   26150:	bl	28ed8 <ftello64@plt+0x17868>
   26154:	mov	r6, r5
   26158:	cmp	r0, r8
   2615c:	sbcs	r3, r1, r9
   26160:	bge	261c0 <ftello64@plt+0x14b50>
   26164:	mvn	r2, #0
   26168:	mvn	r3, #-2147483648	; 0x80000000
   2616c:	mov	r0, #1
   26170:	strd	r2, [r4]
   26174:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   26178:	ldrd	r8, [r0]
   2617c:	cmp	r8, #0
   26180:	sbcs	r3, r9, #0
   26184:	blt	261e4 <ftello64@plt+0x14b74>
   26188:	cmn	r5, #1
   2618c:	mvneq	r6, #0
   26190:	mvneq	r7, #0
   26194:	beq	261c0 <ftello64@plt+0x14b50>
   26198:	asr	r7, r5, #31
   2619c:	mov	r3, r7
   261a0:	mov	r2, r5
   261a4:	mov	r0, #0
   261a8:	mov	r1, #-2147483648	; 0x80000000
   261ac:	bl	28ed8 <ftello64@plt+0x17868>
   261b0:	mov	r6, r5
   261b4:	cmp	r0, r8
   261b8:	sbcs	r3, r1, r9
   261bc:	blt	26164 <ftello64@plt+0x14af4>
   261c0:	ldr	r2, [r4]
   261c4:	ldr	r1, [r4, #4]
   261c8:	mov	r0, #0
   261cc:	mul	ip, r2, r7
   261d0:	umull	r2, r3, r2, r5
   261d4:	mla	r5, r5, r1, ip
   261d8:	add	r3, r5, r3
   261dc:	strd	r2, [r4]
   261e0:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   261e4:	asr	r7, r5, #31
   261e8:	mov	r3, r7
   261ec:	mov	r2, r5
   261f0:	mvn	r0, #0
   261f4:	mvn	r1, #-2147483648	; 0x80000000
   261f8:	bl	28ed8 <ftello64@plt+0x17868>
   261fc:	mov	r6, r5
   26200:	cmp	r8, r0
   26204:	sbcs	r3, r9, r1
   26208:	bge	261c0 <ftello64@plt+0x14b50>
   2620c:	mov	r2, #0
   26210:	mov	r3, #-2147483648	; 0x80000000
   26214:	b	2616c <ftello64@plt+0x14afc>
   26218:	mvn	r3, #0
   2621c:	cmp	r9, r3
   26220:	mvn	r2, #0
   26224:	cmpeq	r8, r2
   26228:	moveq	r6, r5
   2622c:	asreq	r7, r6, #31
   26230:	beq	261c0 <ftello64@plt+0x14b50>
   26234:	mov	r3, r9
   26238:	mov	r2, r8
   2623c:	mov	r0, #0
   26240:	mov	r1, #-2147483648	; 0x80000000
   26244:	bl	28ed8 <ftello64@plt+0x17868>
   26248:	asr	r7, r5, #31
   2624c:	mov	r6, r5
   26250:	cmp	r0, r5
   26254:	sbcs	r3, r1, r7
   26258:	blt	2620c <ftello64@plt+0x14b9c>
   2625c:	b	261c0 <ftello64@plt+0x14b50>
   26260:	cmp	r2, #36	; 0x24
   26264:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   26268:	sub	sp, sp, #20
   2626c:	bhi	26720 <ftello64@plt+0x150b0>
   26270:	cmp	r1, #0
   26274:	mov	r6, r1
   26278:	mov	r5, r2
   2627c:	addeq	r6, sp, #4
   26280:	mov	r8, r0
   26284:	mov	r7, r3
   26288:	bl	11514 <__errno_location@plt>
   2628c:	mov	r4, #0
   26290:	mov	r2, r5
   26294:	mov	r3, r4
   26298:	mov	r1, r6
   2629c:	str	r4, [r0]
   262a0:	mov	r9, r0
   262a4:	mov	r0, r8
   262a8:	bl	11604 <__strtoll_internal@plt>
   262ac:	ldr	r5, [r6]
   262b0:	cmp	r8, r5
   262b4:	strd	r0, [sp, #8]
   262b8:	beq	26308 <ftello64@plt+0x14c98>
   262bc:	ldr	r4, [r9]
   262c0:	cmp	r4, #0
   262c4:	bne	262f0 <ftello64@plt+0x14c80>
   262c8:	ldr	r3, [sp, #56]	; 0x38
   262cc:	cmp	r3, #0
   262d0:	beq	262e0 <ftello64@plt+0x14c70>
   262d4:	ldrb	r8, [r5]
   262d8:	cmp	r8, #0
   262dc:	bne	26340 <ftello64@plt+0x14cd0>
   262e0:	strd	r0, [r7]
   262e4:	mov	r0, r4
   262e8:	add	sp, sp, #20
   262ec:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   262f0:	cmp	r4, #34	; 0x22
   262f4:	beq	26550 <ftello64@plt+0x14ee0>
   262f8:	mov	r4, #4
   262fc:	mov	r0, r4
   26300:	add	sp, sp, #20
   26304:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   26308:	ldr	r3, [sp, #56]	; 0x38
   2630c:	cmp	r3, r4
   26310:	beq	262f8 <ftello64@plt+0x14c88>
   26314:	ldrb	r1, [r5]
   26318:	cmp	r1, r4
   2631c:	beq	262f8 <ftello64@plt+0x14c88>
   26320:	mov	r0, r3
   26324:	bl	11508 <strchr@plt>
   26328:	cmp	r0, r4
   2632c:	beq	262f8 <ftello64@plt+0x14c88>
   26330:	ldrb	r8, [r5]
   26334:	mov	r2, #1
   26338:	mov	r3, #0
   2633c:	strd	r2, [sp, #8]
   26340:	mov	r1, r8
   26344:	ldr	r0, [sp, #56]	; 0x38
   26348:	bl	11508 <strchr@plt>
   2634c:	cmp	r0, #0
   26350:	beq	26710 <ftello64@plt+0x150a0>
   26354:	sub	r3, r8, #69	; 0x45
   26358:	cmp	r3, #47	; 0x2f
   2635c:	ldrls	pc, [pc, r3, lsl #2]
   26360:	b	26424 <ftello64@plt+0x14db4>
   26364:	andeq	r6, r2, r4, lsl r5
   26368:	andeq	r6, r2, r4, lsr #8
   2636c:	andeq	r6, r2, r4, lsl r5
   26370:	andeq	r6, r2, r4, lsr #8
   26374:	andeq	r6, r2, r4, lsr #8
   26378:	andeq	r6, r2, r4, lsr #8
   2637c:	andeq	r6, r2, r4, lsl r5
   26380:	andeq	r6, r2, r4, lsr #8
   26384:	andeq	r6, r2, r4, lsl r5
   26388:	andeq	r6, r2, r4, lsr #8
   2638c:	andeq	r6, r2, r4, lsr #8
   26390:	andeq	r6, r2, r4, lsl r5
   26394:	andeq	r6, r2, r4, lsr #8
   26398:	andeq	r6, r2, r4, lsr #8
   2639c:	andeq	r6, r2, r4, lsr #8
   263a0:	andeq	r6, r2, r4, lsl r5
   263a4:	andeq	r6, r2, r4, lsr #8
   263a8:	andeq	r6, r2, r4, lsr #8
   263ac:	andeq	r6, r2, r4, lsr #8
   263b0:	andeq	r6, r2, r4, lsr #8
   263b4:	andeq	r6, r2, r4, lsl r5
   263b8:	andeq	r6, r2, r4, lsl r5
   263bc:	andeq	r6, r2, r4, lsr #8
   263c0:	andeq	r6, r2, r4, lsr #8
   263c4:	andeq	r6, r2, r4, lsr #8
   263c8:	andeq	r6, r2, r4, lsr #8
   263cc:	andeq	r6, r2, r4, lsr #8
   263d0:	andeq	r6, r2, r4, lsr #8
   263d4:	andeq	r6, r2, r4, lsr #8
   263d8:	andeq	r6, r2, r4, lsr #8
   263dc:	andeq	r6, r2, r4, lsr #8
   263e0:	andeq	r6, r2, r4, lsr #8
   263e4:	andeq	r6, r2, r4, lsr #8
   263e8:	andeq	r6, r2, r4, lsr #8
   263ec:	andeq	r6, r2, r4, lsl r5
   263f0:	andeq	r6, r2, r4, lsr #8
   263f4:	andeq	r6, r2, r4, lsr #8
   263f8:	andeq	r6, r2, r4, lsr #8
   263fc:	andeq	r6, r2, r4, lsl r5
   26400:	andeq	r6, r2, r4, lsr #8
   26404:	andeq	r6, r2, r4, lsl r5
   26408:	andeq	r6, r2, r4, lsr #8
   2640c:	andeq	r6, r2, r4, lsr #8
   26410:	andeq	r6, r2, r4, lsr #8
   26414:	andeq	r6, r2, r4, lsr #8
   26418:	andeq	r6, r2, r4, lsr #8
   2641c:	andeq	r6, r2, r4, lsr #8
   26420:	andeq	r6, r2, r4, lsl r5
   26424:	mov	sl, #1
   26428:	mov	r9, #1024	; 0x400
   2642c:	sub	r8, r8, #66	; 0x42
   26430:	cmp	r8, #53	; 0x35
   26434:	ldrls	pc, [pc, r8, lsl #2]
   26438:	b	26710 <ftello64@plt+0x150a0>
   2643c:	andeq	r6, r2, r8, lsr #12
   26440:	andeq	r6, r2, r0, lsl r7
   26444:	andeq	r6, r2, r0, lsl r7
   26448:	andeq	r6, r2, r0, lsl #12
   2644c:	andeq	r6, r2, r0, lsl r7
   26450:	ldrdeq	r6, [r2], -r4
   26454:	andeq	r6, r2, r0, lsl r7
   26458:	andeq	r6, r2, r0, lsl r7
   2645c:	andeq	r6, r2, r0, lsl r7
   26460:			; <UNDEFINED> instruction: 0x000265bc
   26464:	andeq	r6, r2, r0, lsl r7
   26468:	muleq	r2, r4, r5
   2646c:	andeq	r6, r2, r0, lsl r7
   26470:	andeq	r6, r2, r0, lsl r7
   26474:	andeq	r6, r2, r8, ror #13
   26478:	andeq	r6, r2, r0, lsl r7
   2647c:	andeq	r6, r2, r0, lsl r7
   26480:	andeq	r6, r2, r0, lsl r7
   26484:	andeq	r6, r2, r0, asr #13
   26488:	andeq	r6, r2, r0, lsl r7
   2648c:	andeq	r6, r2, r0, lsl r7
   26490:	andeq	r6, r2, r0, lsl r7
   26494:	andeq	r6, r2, r0, lsl r7
   26498:	muleq	r2, r8, r6
   2649c:	andeq	r6, r2, r0, ror r6
   264a0:	andeq	r6, r2, r0, lsl r7
   264a4:	andeq	r6, r2, r0, lsl r7
   264a8:	andeq	r6, r2, r0, lsl r7
   264ac:	andeq	r6, r2, r0, lsl r7
   264b0:	andeq	r6, r2, r0, lsl r7
   264b4:	andeq	r6, r2, r0, lsl r7
   264b8:	andeq	r6, r2, r0, lsl r7
   264bc:	andeq	r6, r2, r8, asr r6
   264c0:	andeq	r6, r2, r0, ror r5
   264c4:	andeq	r6, r2, r0, lsl r7
   264c8:	andeq	r6, r2, r0, lsl r7
   264cc:	andeq	r6, r2, r0, lsl r7
   264d0:	ldrdeq	r6, [r2], -r4
   264d4:	andeq	r6, r2, r0, lsl r7
   264d8:	andeq	r6, r2, r0, lsl r7
   264dc:	andeq	r6, r2, r0, lsl r7
   264e0:			; <UNDEFINED> instruction: 0x000265bc
   264e4:	andeq	r6, r2, r0, lsl r7
   264e8:	muleq	r2, r4, r5
   264ec:	andeq	r6, r2, r0, lsl r7
   264f0:	andeq	r6, r2, r0, lsl r7
   264f4:	andeq	r6, r2, r0, lsl r7
   264f8:	andeq	r6, r2, r0, lsl r7
   264fc:	andeq	r6, r2, r0, lsl r7
   26500:	andeq	r6, r2, r0, lsl r7
   26504:	andeq	r6, r2, r0, asr #13
   26508:	andeq	r6, r2, r0, lsl r7
   2650c:	andeq	r6, r2, r0, lsl r7
   26510:	andeq	r6, r2, r0, asr #12
   26514:	mov	r1, #48	; 0x30
   26518:	ldr	r0, [sp, #56]	; 0x38
   2651c:	bl	11508 <strchr@plt>
   26520:	cmp	r0, #0
   26524:	beq	26424 <ftello64@plt+0x14db4>
   26528:	ldrb	r3, [r5, #1]
   2652c:	cmp	r3, #68	; 0x44
   26530:	beq	26544 <ftello64@plt+0x14ed4>
   26534:	cmp	r3, #105	; 0x69
   26538:	beq	26558 <ftello64@plt+0x14ee8>
   2653c:	cmp	r3, #66	; 0x42
   26540:	bne	26424 <ftello64@plt+0x14db4>
   26544:	mov	sl, #2
   26548:	mov	r9, #1000	; 0x3e8
   2654c:	b	2642c <ftello64@plt+0x14dbc>
   26550:	mov	r4, #1
   26554:	b	262c8 <ftello64@plt+0x14c58>
   26558:	ldrb	sl, [r5, #2]
   2655c:	mov	r9, #1024	; 0x400
   26560:	cmp	sl, #66	; 0x42
   26564:	movne	sl, #1
   26568:	moveq	sl, #3
   2656c:	b	2642c <ftello64@plt+0x14dbc>
   26570:	mov	r8, #0
   26574:	add	r3, r5, sl
   26578:	str	r3, [r6]
   2657c:	ldrb	r3, [r5, sl]
   26580:	orr	r4, r4, r8
   26584:	ldrd	r0, [sp, #8]
   26588:	cmp	r3, #0
   2658c:	orrne	r4, r4, #2
   26590:	b	262e0 <ftello64@plt+0x14c70>
   26594:	mov	r1, r9
   26598:	add	r0, sp, #8
   2659c:	bl	26110 <ftello64@plt+0x14aa0>
   265a0:	mov	r1, r9
   265a4:	mov	r8, r0
   265a8:	add	r0, sp, #8
   265ac:	bl	26110 <ftello64@plt+0x14aa0>
   265b0:	ldr	r5, [r6]
   265b4:	orr	r8, r8, r0
   265b8:	b	26574 <ftello64@plt+0x14f04>
   265bc:	mov	r1, r9
   265c0:	add	r0, sp, #8
   265c4:	bl	26110 <ftello64@plt+0x14aa0>
   265c8:	ldr	r5, [r6]
   265cc:	mov	r8, r0
   265d0:	b	26574 <ftello64@plt+0x14f04>
   265d4:	mov	fp, #3
   265d8:	mov	r8, #0
   265dc:	add	r5, sp, #8
   265e0:	mov	r1, r9
   265e4:	mov	r0, r5
   265e8:	bl	26110 <ftello64@plt+0x14aa0>
   265ec:	subs	fp, fp, #1
   265f0:	orr	r8, r8, r0
   265f4:	bne	265e0 <ftello64@plt+0x14f70>
   265f8:	ldr	r5, [r6]
   265fc:	b	26574 <ftello64@plt+0x14f04>
   26600:	mov	fp, #6
   26604:	mov	r8, #0
   26608:	add	r5, sp, #8
   2660c:	mov	r1, r9
   26610:	mov	r0, r5
   26614:	bl	26110 <ftello64@plt+0x14aa0>
   26618:	subs	fp, fp, #1
   2661c:	orr	r8, r8, r0
   26620:	bne	2660c <ftello64@plt+0x14f9c>
   26624:	b	265f8 <ftello64@plt+0x14f88>
   26628:	mov	r1, #1024	; 0x400
   2662c:	add	r0, sp, #8
   26630:	bl	26110 <ftello64@plt+0x14aa0>
   26634:	ldr	r5, [r6]
   26638:	mov	r8, r0
   2663c:	b	26574 <ftello64@plt+0x14f04>
   26640:	mov	r1, #2
   26644:	add	r0, sp, #8
   26648:	bl	26110 <ftello64@plt+0x14aa0>
   2664c:	ldr	r5, [r6]
   26650:	mov	r8, r0
   26654:	b	26574 <ftello64@plt+0x14f04>
   26658:	mov	r1, #512	; 0x200
   2665c:	add	r0, sp, #8
   26660:	bl	26110 <ftello64@plt+0x14aa0>
   26664:	ldr	r5, [r6]
   26668:	mov	r8, r0
   2666c:	b	26574 <ftello64@plt+0x14f04>
   26670:	mov	fp, #7
   26674:	mov	r8, #0
   26678:	add	r5, sp, #8
   2667c:	mov	r1, r9
   26680:	mov	r0, r5
   26684:	bl	26110 <ftello64@plt+0x14aa0>
   26688:	subs	fp, fp, #1
   2668c:	orr	r8, r8, r0
   26690:	bne	2667c <ftello64@plt+0x1500c>
   26694:	b	265f8 <ftello64@plt+0x14f88>
   26698:	mov	fp, #8
   2669c:	mov	r8, #0
   266a0:	add	r5, sp, fp
   266a4:	mov	r1, r9
   266a8:	mov	r0, r5
   266ac:	bl	26110 <ftello64@plt+0x14aa0>
   266b0:	subs	fp, fp, #1
   266b4:	orr	r8, r8, r0
   266b8:	bne	266a4 <ftello64@plt+0x15034>
   266bc:	b	265f8 <ftello64@plt+0x14f88>
   266c0:	mov	fp, #4
   266c4:	mov	r8, #0
   266c8:	add	r5, sp, #8
   266cc:	mov	r1, r9
   266d0:	mov	r0, r5
   266d4:	bl	26110 <ftello64@plt+0x14aa0>
   266d8:	subs	fp, fp, #1
   266dc:	orr	r8, r8, r0
   266e0:	bne	266cc <ftello64@plt+0x1505c>
   266e4:	b	265f8 <ftello64@plt+0x14f88>
   266e8:	mov	fp, #5
   266ec:	mov	r8, #0
   266f0:	add	r5, sp, #8
   266f4:	mov	r1, r9
   266f8:	mov	r0, r5
   266fc:	bl	26110 <ftello64@plt+0x14aa0>
   26700:	subs	fp, fp, #1
   26704:	orr	r8, r8, r0
   26708:	bne	266f4 <ftello64@plt+0x15084>
   2670c:	b	265f8 <ftello64@plt+0x14f88>
   26710:	ldrd	r2, [sp, #8]
   26714:	orr	r4, r4, #2
   26718:	strd	r2, [r7]
   2671c:	b	262e4 <ftello64@plt+0x14c74>
   26720:	ldr	r3, [pc, #12]	; 26734 <ftello64@plt+0x150c4>
   26724:	mov	r2, #85	; 0x55
   26728:	ldr	r1, [pc, #8]	; 26738 <ftello64@plt+0x150c8>
   2672c:	ldr	r0, [pc, #8]	; 2673c <ftello64@plt+0x150cc>
   26730:	bl	11664 <__assert_fail@plt>
   26734:	andeq	sl, r2, r4, lsr r5
   26738:	andeq	sl, r2, r0, asr #10
   2673c:	andeq	sl, r2, r0, asr r5
   26740:	cmp	r1, #0
   26744:	cmpne	r0, #0
   26748:	moveq	r1, #1
   2674c:	moveq	r0, r1
   26750:	umull	r2, r3, r0, r1
   26754:	adds	r3, r3, #0
   26758:	movne	r3, #1
   2675c:	cmp	r2, #0
   26760:	blt	26770 <ftello64@plt+0x15100>
   26764:	cmp	r3, #0
   26768:	bne	26770 <ftello64@plt+0x15100>
   2676c:	b	11280 <calloc@plt>
   26770:	push	{r4, lr}
   26774:	bl	11514 <__errno_location@plt>
   26778:	mov	r3, #12
   2677c:	str	r3, [r0]
   26780:	mov	r0, #0
   26784:	pop	{r4, pc}
   26788:	cmp	r0, #0
   2678c:	moveq	r0, #1
   26790:	cmp	r0, #0
   26794:	blt	2679c <ftello64@plt+0x1512c>
   26798:	b	1146c <malloc@plt>
   2679c:	push	{r4, lr}
   267a0:	bl	11514 <__errno_location@plt>
   267a4:	mov	r3, #12
   267a8:	str	r3, [r0]
   267ac:	mov	r0, #0
   267b0:	pop	{r4, pc}
   267b4:	cmp	r0, #0
   267b8:	beq	267dc <ftello64@plt+0x1516c>
   267bc:	cmp	r1, #0
   267c0:	push	{lr}		; (str lr, [sp, #-4]!)
   267c4:	sub	sp, sp, #12
   267c8:	beq	267e4 <ftello64@plt+0x15174>
   267cc:	blt	267fc <ftello64@plt+0x1518c>
   267d0:	add	sp, sp, #12
   267d4:	pop	{lr}		; (ldr lr, [sp], #4)
   267d8:	b	113d0 <realloc@plt>
   267dc:	mov	r0, r1
   267e0:	b	26788 <ftello64@plt+0x15118>
   267e4:	str	r1, [sp, #4]
   267e8:	bl	14c70 <ftello64@plt+0x3600>
   267ec:	ldr	r3, [sp, #4]
   267f0:	mov	r0, r3
   267f4:	add	sp, sp, #12
   267f8:	pop	{pc}		; (ldr pc, [sp], #4)
   267fc:	bl	11514 <__errno_location@plt>
   26800:	mov	r2, #12
   26804:	mov	r3, #0
   26808:	str	r2, [r0]
   2680c:	b	267f0 <ftello64@plt+0x15180>
   26810:	cmp	r0, r1
   26814:	beq	26864 <ftello64@plt+0x151f4>
   26818:	sub	r2, r0, #1
   2681c:	sub	r1, r1, #1
   26820:	b	2682c <ftello64@plt+0x151bc>
   26824:	cmp	r0, r3
   26828:	bne	2685c <ftello64@plt+0x151ec>
   2682c:	ldrb	r0, [r2, #1]!
   26830:	sub	r3, r0, #65	; 0x41
   26834:	cmp	r3, #25
   26838:	ldrb	r3, [r1, #1]!
   2683c:	addls	r0, r0, #32
   26840:	sub	ip, r3, #65	; 0x41
   26844:	cmp	ip, #25
   26848:	addls	r3, r3, #32
   2684c:	uxtb	r0, r0
   26850:	cmp	r0, #0
   26854:	uxtb	r3, r3
   26858:	bne	26824 <ftello64@plt+0x151b4>
   2685c:	sub	r0, r0, r3
   26860:	bx	lr
   26864:	mov	r0, #0
   26868:	bx	lr
   2686c:	push	{r4, r5, r6, lr}
   26870:	mov	r4, r0
   26874:	bl	1143c <__fpending@plt>
   26878:	ldr	r5, [r4]
   2687c:	and	r5, r5, #32
   26880:	mov	r6, r0
   26884:	mov	r0, r4
   26888:	bl	269b0 <ftello64@plt+0x15340>
   2688c:	cmp	r5, #0
   26890:	mov	r4, r0
   26894:	bne	268b4 <ftello64@plt+0x15244>
   26898:	cmp	r0, #0
   2689c:	beq	268ac <ftello64@plt+0x1523c>
   268a0:	cmp	r6, #0
   268a4:	beq	268d0 <ftello64@plt+0x15260>
   268a8:	mvn	r4, #0
   268ac:	mov	r0, r4
   268b0:	pop	{r4, r5, r6, pc}
   268b4:	cmp	r0, #0
   268b8:	bne	268a8 <ftello64@plt+0x15238>
   268bc:	bl	11514 <__errno_location@plt>
   268c0:	str	r4, [r0]
   268c4:	mvn	r4, #0
   268c8:	mov	r0, r4
   268cc:	pop	{r4, r5, r6, pc}
   268d0:	bl	11514 <__errno_location@plt>
   268d4:	ldr	r4, [r0]
   268d8:	subs	r4, r4, #9
   268dc:	mvnne	r4, #0
   268e0:	mov	r0, r4
   268e4:	pop	{r4, r5, r6, pc}
   268e8:	ldr	ip, [r0, #4]
   268ec:	cmp	ip, r1
   268f0:	bcs	2696c <ftello64@plt+0x152fc>
   268f4:	cmp	r3, #0
   268f8:	push	{r4, r5, r6, r7, r8, lr}
   268fc:	mov	r6, r3
   26900:	mov	r7, r2
   26904:	mov	r5, r1
   26908:	mov	r4, r0
   2690c:	bne	26940 <ftello64@plt+0x152d0>
   26910:	ldr	r0, [r4, #8]
   26914:	mul	r1, r6, r5
   26918:	cmp	r0, r7
   2691c:	beq	2697c <ftello64@plt+0x1530c>
   26920:	bl	267b4 <ftello64@plt+0x15144>
   26924:	subs	r7, r0, #0
   26928:	beq	269a8 <ftello64@plt+0x15338>
   2692c:	mov	r3, #1
   26930:	stmib	r4, {r5, r7}
   26934:	str	r5, [r4]
   26938:	mov	r0, r3
   2693c:	pop	{r4, r5, r6, r7, r8, pc}
   26940:	mov	r1, r3
   26944:	mvn	r0, #0
   26948:	bl	28a8c <ftello64@plt+0x1741c>
   2694c:	cmp	r5, r0
   26950:	bls	26910 <ftello64@plt+0x152a0>
   26954:	bl	11514 <__errno_location@plt>
   26958:	mov	r3, #0
   2695c:	mov	r2, #12
   26960:	str	r2, [r0]
   26964:	mov	r0, r3
   26968:	pop	{r4, r5, r6, r7, r8, pc}
   2696c:	mov	r3, #1
   26970:	str	r1, [r0]
   26974:	mov	r0, r3
   26978:	bx	lr
   2697c:	mov	r0, r1
   26980:	bl	26788 <ftello64@plt+0x15118>
   26984:	subs	r7, r0, #0
   26988:	beq	269a8 <ftello64@plt+0x15338>
   2698c:	ldr	r1, [r4, #8]
   26990:	cmp	r1, #0
   26994:	beq	2692c <ftello64@plt+0x152bc>
   26998:	ldr	r2, [r4]
   2699c:	mul	r2, r2, r6
   269a0:	bl	1134c <memcpy@plt>
   269a4:	b	2692c <ftello64@plt+0x152bc>
   269a8:	mov	r3, #0
   269ac:	b	26938 <ftello64@plt+0x152c8>
   269b0:	push	{r4, r5, lr}
   269b4:	sub	sp, sp, #12
   269b8:	mov	r4, r0
   269bc:	bl	11574 <fileno@plt>
   269c0:	cmp	r0, #0
   269c4:	mov	r0, r4
   269c8:	blt	26a44 <ftello64@plt+0x153d4>
   269cc:	bl	11490 <__freading@plt>
   269d0:	cmp	r0, #0
   269d4:	bne	26a10 <ftello64@plt+0x153a0>
   269d8:	mov	r0, r4
   269dc:	bl	26a50 <ftello64@plt+0x153e0>
   269e0:	cmp	r0, #0
   269e4:	beq	26a40 <ftello64@plt+0x153d0>
   269e8:	bl	11514 <__errno_location@plt>
   269ec:	mov	r5, r0
   269f0:	mov	r0, r4
   269f4:	ldr	r4, [r5]
   269f8:	bl	11598 <fclose@plt>
   269fc:	cmp	r4, #0
   26a00:	mvnne	r0, #0
   26a04:	strne	r4, [r5]
   26a08:	add	sp, sp, #12
   26a0c:	pop	{r4, r5, pc}
   26a10:	mov	r0, r4
   26a14:	bl	11574 <fileno@plt>
   26a18:	mov	r3, #1
   26a1c:	str	r3, [sp]
   26a20:	mov	r2, #0
   26a24:	mov	r3, #0
   26a28:	bl	11418 <lseek64@plt>
   26a2c:	mvn	r3, #0
   26a30:	mvn	r2, #0
   26a34:	cmp	r1, r3
   26a38:	cmpeq	r0, r2
   26a3c:	bne	269d8 <ftello64@plt+0x15368>
   26a40:	mov	r0, r4
   26a44:	add	sp, sp, #12
   26a48:	pop	{r4, r5, lr}
   26a4c:	b	11598 <fclose@plt>
   26a50:	push	{r4, lr}
   26a54:	subs	r4, r0, #0
   26a58:	sub	sp, sp, #8
   26a5c:	beq	26a78 <ftello64@plt+0x15408>
   26a60:	bl	11490 <__freading@plt>
   26a64:	cmp	r0, #0
   26a68:	beq	26a78 <ftello64@plt+0x15408>
   26a6c:	ldr	r3, [r4]
   26a70:	tst	r3, #256	; 0x100
   26a74:	bne	26a88 <ftello64@plt+0x15418>
   26a78:	mov	r0, r4
   26a7c:	add	sp, sp, #8
   26a80:	pop	{r4, lr}
   26a84:	b	112f8 <fflush@plt>
   26a88:	mov	r3, #1
   26a8c:	str	r3, [sp]
   26a90:	mov	r2, #0
   26a94:	mov	r3, #0
   26a98:	mov	r0, r4
   26a9c:	bl	26ab0 <ftello64@plt+0x15440>
   26aa0:	mov	r0, r4
   26aa4:	add	sp, sp, #8
   26aa8:	pop	{r4, lr}
   26aac:	b	112f8 <fflush@plt>
   26ab0:	push	{r4, r5, r6, r7, r8, lr}
   26ab4:	sub	sp, sp, #8
   26ab8:	ldmib	r0, {ip, lr}
   26abc:	mov	r4, r0
   26ac0:	ldr	r5, [sp, #32]
   26ac4:	cmp	lr, ip
   26ac8:	beq	26ae0 <ftello64@plt+0x15470>
   26acc:	str	r5, [sp, #32]
   26ad0:	mov	r0, r4
   26ad4:	add	sp, sp, #8
   26ad8:	pop	{r4, r5, r6, r7, r8, lr}
   26adc:	b	115b0 <fseeko64@plt>
   26ae0:	ldr	lr, [r0, #20]
   26ae4:	ldr	ip, [r0, #16]
   26ae8:	cmp	lr, ip
   26aec:	bne	26acc <ftello64@plt+0x1545c>
   26af0:	ldr	r8, [r0, #36]	; 0x24
   26af4:	cmp	r8, #0
   26af8:	bne	26acc <ftello64@plt+0x1545c>
   26afc:	mov	r6, r2
   26b00:	mov	r7, r3
   26b04:	bl	11574 <fileno@plt>
   26b08:	mov	r2, r6
   26b0c:	mov	r3, r7
   26b10:	str	r5, [sp]
   26b14:	bl	11418 <lseek64@plt>
   26b18:	mvn	r3, #0
   26b1c:	mvn	r2, #0
   26b20:	cmp	r1, r3
   26b24:	cmpeq	r0, r2
   26b28:	beq	26b48 <ftello64@plt+0x154d8>
   26b2c:	ldr	r3, [r4]
   26b30:	strd	r0, [r4, #80]	; 0x50
   26b34:	mov	r0, r8
   26b38:	bic	r3, r3, #16
   26b3c:	str	r3, [r4]
   26b40:	add	sp, sp, #8
   26b44:	pop	{r4, r5, r6, r7, r8, pc}
   26b48:	mvn	r0, #0
   26b4c:	b	26b40 <ftello64@plt+0x154d0>
   26b50:	push	{r4, lr}
   26b54:	mov	r0, #14
   26b58:	bl	115ec <nl_langinfo@plt>
   26b5c:	cmp	r0, #0
   26b60:	beq	26b78 <ftello64@plt+0x15508>
   26b64:	ldrb	r2, [r0]
   26b68:	ldr	r3, [pc, #16]	; 26b80 <ftello64@plt+0x15510>
   26b6c:	cmp	r2, #0
   26b70:	moveq	r0, r3
   26b74:	pop	{r4, pc}
   26b78:	ldr	r0, [pc]	; 26b80 <ftello64@plt+0x15510>
   26b7c:	pop	{r4, pc}
   26b80:	andeq	sl, r2, r8, ror r5
   26b84:	push	{r4, lr}
   26b88:	mov	r4, r0
   26b8c:	bl	11304 <wcwidth@plt>
   26b90:	cmp	r0, #0
   26b94:	popge	{r4, pc}
   26b98:	mov	r0, r4
   26b9c:	bl	113e8 <iswcntrl@plt>
   26ba0:	clz	r0, r0
   26ba4:	lsr	r0, r0, #5
   26ba8:	pop	{r4, pc}
   26bac:	mov	r3, r1
   26bb0:	push	{r4, r5, r6, lr}
   26bb4:	mov	r4, r1
   26bb8:	ldr	r1, [r3], #16
   26bbc:	mov	r5, r0
   26bc0:	cmp	r1, r3
   26bc4:	strne	r1, [r0]
   26bc8:	beq	26bec <ftello64@plt+0x1557c>
   26bcc:	ldrb	r3, [r4, #8]
   26bd0:	ldr	r2, [r4, #4]
   26bd4:	cmp	r3, #0
   26bd8:	strb	r3, [r5, #8]
   26bdc:	ldrne	r3, [r4, #12]
   26be0:	str	r2, [r5, #4]
   26be4:	strne	r3, [r5, #12]
   26be8:	pop	{r4, r5, r6, pc}
   26bec:	add	r3, r0, #16
   26bf0:	mov	r0, r3
   26bf4:	ldr	r2, [r4, #4]
   26bf8:	bl	1134c <memcpy@plt>
   26bfc:	str	r0, [r5]
   26c00:	b	26bcc <ftello64@plt+0x1555c>
   26c04:	ldr	r3, [pc, #20]	; 26c20 <ftello64@plt+0x155b0>
   26c08:	lsr	r2, r0, #5
   26c0c:	and	r0, r0, #31
   26c10:	ldr	r3, [r3, r2, lsl #2]
   26c14:	lsr	r0, r3, r0
   26c18:	and	r0, r0, #1
   26c1c:	bx	lr
   26c20:	andeq	sl, r2, r0, lsl #11
   26c24:	push	{r4, r5, r6, r7, lr}
   26c28:	subs	r6, r0, #0
   26c2c:	sub	sp, sp, #12
   26c30:	addeq	r6, sp, #4
   26c34:	mov	r0, r6
   26c38:	mov	r5, r2
   26c3c:	mov	r7, r1
   26c40:	bl	11448 <mbrtowc@plt>
   26c44:	cmp	r5, #0
   26c48:	cmnne	r0, #3
   26c4c:	mov	r4, r0
   26c50:	bls	26c6c <ftello64@plt+0x155fc>
   26c54:	mov	r0, #0
   26c58:	bl	28750 <ftello64@plt+0x170e0>
   26c5c:	cmp	r0, #0
   26c60:	moveq	r4, #1
   26c64:	ldrbeq	r3, [r7]
   26c68:	streq	r3, [r6]
   26c6c:	mov	r0, r4
   26c70:	add	sp, sp, #12
   26c74:	pop	{r4, r5, r6, r7, pc}
   26c78:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   26c7c:	mov	r6, r2
   26c80:	lsrs	r2, r6, #30
   26c84:	movne	ip, #1
   26c88:	moveq	ip, #0
   26c8c:	lsls	r2, r6, #2
   26c90:	add	fp, sp, #28
   26c94:	bmi	26ca0 <ftello64@plt+0x15630>
   26c98:	cmp	ip, #0
   26c9c:	beq	26cac <ftello64@plt+0x1563c>
   26ca0:	mov	r0, #0
   26ca4:	sub	sp, fp, #28
   26ca8:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   26cac:	cmp	r2, #4016	; 0xfb0
   26cb0:	mov	r5, r0
   26cb4:	mov	r4, r1
   26cb8:	mov	r7, r3
   26cbc:	bls	26d90 <ftello64@plt+0x15720>
   26cc0:	mov	r0, r2
   26cc4:	bl	287ac <ftello64@plt+0x1713c>
   26cc8:	cmp	r0, #0
   26ccc:	beq	26ca0 <ftello64@plt+0x15630>
   26cd0:	cmp	r6, #2
   26cd4:	mov	r3, #1
   26cd8:	str	r3, [r0, #4]
   26cdc:	movhi	r8, r4
   26ce0:	addhi	r2, r0, #8
   26ce4:	movhi	ip, #0
   26ce8:	movhi	r3, #2
   26cec:	bls	26d38 <ftello64@plt+0x156c8>
   26cf0:	ldrb	r1, [r8, #1]!
   26cf4:	ldrb	lr, [r4, ip]
   26cf8:	cmp	lr, r1
   26cfc:	bne	26d18 <ftello64@plt+0x156a8>
   26d00:	b	26da8 <ftello64@plt+0x15738>
   26d04:	ldr	lr, [r0, ip, lsl #2]
   26d08:	sub	ip, ip, lr
   26d0c:	ldrb	lr, [r4, ip]
   26d10:	cmp	lr, r1
   26d14:	beq	26da8 <ftello64@plt+0x15738>
   26d18:	cmp	ip, #0
   26d1c:	bne	26d04 <ftello64@plt+0x15694>
   26d20:	mov	ip, #0
   26d24:	str	r3, [r2]
   26d28:	add	r3, r3, #1
   26d2c:	cmp	r6, r3
   26d30:	add	r2, r2, #4
   26d34:	bne	26cf0 <ftello64@plt+0x15680>
   26d38:	mov	r2, #0
   26d3c:	str	r2, [r7]
   26d40:	ldrb	r3, [r5]
   26d44:	mov	ip, r5
   26d48:	cmp	r3, #0
   26d4c:	beq	26d80 <ftello64@plt+0x15710>
   26d50:	ldrb	r1, [r4, r2]
   26d54:	cmp	r1, r3
   26d58:	beq	26db8 <ftello64@plt+0x15748>
   26d5c:	cmp	r2, #0
   26d60:	addeq	r5, r5, #1
   26d64:	ldrbeq	r3, [ip, #1]
   26d68:	ldrne	r1, [r0, r2, lsl #2]
   26d6c:	addeq	ip, ip, #1
   26d70:	addne	r5, r5, r1
   26d74:	subne	r2, r2, r1
   26d78:	cmp	r3, #0
   26d7c:	bne	26d50 <ftello64@plt+0x156e0>
   26d80:	bl	287fc <ftello64@plt+0x1718c>
   26d84:	mov	r0, #1
   26d88:	sub	sp, fp, #28
   26d8c:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   26d90:	add	r3, r2, #29
   26d94:	bic	r3, r3, #7
   26d98:	sub	sp, sp, r3
   26d9c:	add	r0, sp, #15
   26da0:	bic	r0, r0, #15
   26da4:	b	26cc8 <ftello64@plt+0x15658>
   26da8:	add	ip, ip, #1
   26dac:	sub	r1, r3, ip
   26db0:	str	r1, [r2]
   26db4:	b	26d28 <ftello64@plt+0x156b8>
   26db8:	add	r2, r2, #1
   26dbc:	cmp	r6, r2
   26dc0:	add	r1, ip, #1
   26dc4:	ldrbne	r3, [ip, #1]
   26dc8:	movne	ip, r1
   26dcc:	bne	26d48 <ftello64@plt+0x156d8>
   26dd0:	str	r5, [r7]
   26dd4:	bl	287fc <ftello64@plt+0x1718c>
   26dd8:	mov	r0, #1
   26ddc:	b	26d88 <ftello64@plt+0x15718>
   26de0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   26de4:	add	fp, sp, #32
   26de8:	sub	sp, sp, #188	; 0xbc
   26dec:	str	r0, [fp, #-212]	; 0xffffff2c
   26df0:	mov	r0, r1
   26df4:	mov	r4, r1
   26df8:	str	r2, [fp, #-220]	; 0xffffff24
   26dfc:	bl	28820 <ftello64@plt+0x171b0>
   26e00:	mov	r3, #44	; 0x2c
   26e04:	str	r0, [fp, #-208]	; 0xffffff30
   26e08:	umull	r0, r1, r0, r3
   26e0c:	adds	r2, r1, #0
   26e10:	movne	r2, #1
   26e14:	cmp	r0, #0
   26e18:	blt	26e24 <ftello64@plt+0x157b4>
   26e1c:	cmp	r2, #0
   26e20:	beq	26e30 <ftello64@plt+0x157c0>
   26e24:	mov	r0, #0
   26e28:	sub	sp, fp, #32
   26e2c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   26e30:	ldr	r2, [fp, #-208]	; 0xffffff30
   26e34:	mul	r0, r3, r2
   26e38:	cmp	r0, #4016	; 0xfb0
   26e3c:	bls	27098 <ftello64@plt+0x15a28>
   26e40:	bl	287ac <ftello64@plt+0x1713c>
   26e44:	str	r0, [fp, #-216]	; 0xffffff28
   26e48:	ldr	r3, [fp, #-216]	; 0xffffff28
   26e4c:	cmp	r3, #0
   26e50:	beq	26e24 <ftello64@plt+0x157b4>
   26e54:	ldr	r2, [fp, #-208]	; 0xffffff30
   26e58:	add	r6, r3, #16
   26e5c:	mov	r7, #1
   26e60:	add	sl, r2, r2, lsl #2
   26e64:	mov	r8, #0
   26e68:	add	sl, r3, sl, lsl #3
   26e6c:	str	r4, [fp, #-188]	; 0xffffff44
   26e70:	str	r8, [fp, #-196]	; 0xffffff3c
   26e74:	strb	r8, [fp, #-204]	; 0xffffff34
   26e78:	str	r8, [fp, #-200]	; 0xffffff38
   26e7c:	strb	r8, [fp, #-192]	; 0xffffff40
   26e80:	ldrb	r3, [fp, #-204]	; 0xffffff34
   26e84:	ldr	r4, [fp, #-188]	; 0xffffff44
   26e88:	cmp	r3, #0
   26e8c:	bne	272b4 <ftello64@plt+0x15c44>
   26e90:	ldrb	r3, [r4]
   26e94:	ldr	r1, [pc, #1840]	; 275cc <ftello64@plt+0x15f5c>
   26e98:	and	r2, r3, #31
   26e9c:	lsr	r3, r3, #5
   26ea0:	ldr	r3, [r1, r3, lsl #2]
   26ea4:	lsr	r3, r3, r2
   26ea8:	tst	r3, #1
   26eac:	beq	272a0 <ftello64@plt+0x15c30>
   26eb0:	str	r7, [fp, #-184]	; 0xffffff48
   26eb4:	ldrb	r4, [r4]
   26eb8:	strb	r7, [fp, #-180]	; 0xffffff4c
   26ebc:	strb	r7, [fp, #-192]	; 0xffffff40
   26ec0:	cmp	r4, #0
   26ec4:	str	r4, [fp, #-176]	; 0xffffff50
   26ec8:	bne	27320 <ftello64@plt+0x15cb0>
   26ecc:	ldr	r3, [fp, #-208]	; 0xffffff30
   26ed0:	str	r7, [sl, #4]
   26ed4:	cmp	r3, #2
   26ed8:	bls	26f78 <ftello64@plt+0x15908>
   26edc:	ldr	r9, [fp, #-216]	; 0xffffff28
   26ee0:	add	r7, sl, #8
   26ee4:	mov	r5, r9
   26ee8:	mov	r6, #2
   26eec:	ldrb	r8, [r5, #48]	; 0x30
   26ef0:	b	26f20 <ftello64@plt+0x158b0>
   26ef4:	ldrb	r2, [r3, #8]
   26ef8:	cmp	r2, #0
   26efc:	beq	26f30 <ftello64@plt+0x158c0>
   26f00:	ldr	r3, [r3, #12]
   26f04:	ldr	r2, [r5, #52]	; 0x34
   26f08:	cmp	r2, r3
   26f0c:	beq	26f54 <ftello64@plt+0x158e4>
   26f10:	cmp	r4, #0
   26f14:	beq	2742c <ftello64@plt+0x15dbc>
   26f18:	ldr	r3, [sl, r4, lsl #2]
   26f1c:	sub	r4, r4, r3
   26f20:	add	r3, r4, r4, lsl #2
   26f24:	cmp	r8, #0
   26f28:	add	r3, r9, r3, lsl #3
   26f2c:	bne	26ef4 <ftello64@plt+0x15884>
   26f30:	ldr	r2, [r5, #44]	; 0x2c
   26f34:	ldr	r1, [r3, #4]
   26f38:	cmp	r2, r1
   26f3c:	bne	26f10 <ftello64@plt+0x158a0>
   26f40:	ldr	r1, [r3]
   26f44:	ldr	r0, [r5, #40]	; 0x28
   26f48:	bl	11388 <memcmp@plt>
   26f4c:	cmp	r0, #0
   26f50:	bne	26f10 <ftello64@plt+0x158a0>
   26f54:	add	r4, r4, #1
   26f58:	sub	r2, r6, r4
   26f5c:	str	r2, [r7]
   26f60:	ldr	r3, [fp, #-208]	; 0xffffff30
   26f64:	add	r6, r6, #1
   26f68:	cmp	r3, r6
   26f6c:	add	r5, r5, #40	; 0x28
   26f70:	add	r7, r7, #4
   26f74:	bne	26eec <ftello64@plt+0x1587c>
   26f78:	ldr	r1, [fp, #-212]	; 0xffffff2c
   26f7c:	mov	r2, #0
   26f80:	str	r1, [fp, #-132]	; 0xffffff7c
   26f84:	str	r1, [fp, #-76]	; 0xffffffb4
   26f88:	ldr	r1, [fp, #-220]	; 0xffffff24
   26f8c:	mov	r3, r2
   26f90:	cmp	r3, #0
   26f94:	str	sl, [fp, #-212]	; 0xffffff2c
   26f98:	str	r2, [r1]
   26f9c:	strb	r2, [fp, #-148]	; 0xffffff6c
   26fa0:	str	r2, [fp, #-144]	; 0xffffff70
   26fa4:	strb	r2, [fp, #-136]	; 0xffffff78
   26fa8:	strb	r2, [fp, #-92]	; 0xffffffa4
   26fac:	str	r2, [fp, #-88]	; 0xffffffa8
   26fb0:	strb	r2, [fp, #-80]	; 0xffffffb0
   26fb4:	mov	r8, r2
   26fb8:	mov	r7, r2
   26fbc:	str	r2, [fp, #-140]	; 0xffffff74
   26fc0:	str	r2, [fp, #-84]	; 0xffffffac
   26fc4:	mov	r6, #1
   26fc8:	ldr	r9, [pc, #1532]	; 275cc <ftello64@plt+0x15f5c>
   26fcc:	ldr	sl, [fp, #-216]	; 0xffffff28
   26fd0:	bne	271e0 <ftello64@plt+0x15b70>
   26fd4:	ldr	r5, [fp, #-76]	; 0xffffffb4
   26fd8:	ldrb	r3, [fp, #-92]	; 0xffffffa4
   26fdc:	cmp	r3, #0
   26fe0:	bne	27014 <ftello64@plt+0x159a4>
   26fe4:	ldrb	r3, [r5]
   26fe8:	and	r2, r3, #31
   26fec:	lsr	r3, r3, #5
   26ff0:	ldr	r3, [r9, r3, lsl #2]
   26ff4:	lsr	r3, r3, r2
   26ff8:	tst	r3, #1
   26ffc:	bne	27364 <ftello64@plt+0x15cf4>
   27000:	sub	r0, fp, #88	; 0x58
   27004:	bl	11370 <mbsinit@plt>
   27008:	cmp	r0, #0
   2700c:	beq	275a4 <ftello64@plt+0x15f34>
   27010:	strb	r6, [fp, #-92]	; 0xffffffa4
   27014:	bl	11424 <__ctype_get_mb_cur_max@plt>
   27018:	mov	r1, r0
   2701c:	mov	r0, r5
   27020:	bl	250d0 <ftello64@plt+0x13a60>
   27024:	sub	r3, fp, #88	; 0x58
   27028:	mov	r1, r5
   2702c:	mov	r2, r0
   27030:	sub	r0, fp, #64	; 0x40
   27034:	bl	26c24 <ftello64@plt+0x155b4>
   27038:	cmn	r0, #1
   2703c:	str	r0, [fp, #-72]	; 0xffffffb8
   27040:	strbeq	r7, [fp, #-68]	; 0xffffffbc
   27044:	streq	r6, [fp, #-72]	; 0xffffffb8
   27048:	strbeq	r6, [fp, #-80]	; 0xffffffb0
   2704c:	beq	270c8 <ftello64@plt+0x15a58>
   27050:	cmn	r0, #2
   27054:	beq	270b4 <ftello64@plt+0x15a44>
   27058:	cmp	r0, #0
   2705c:	beq	27538 <ftello64@plt+0x15ec8>
   27060:	ldr	r4, [fp, #-64]	; 0xffffffc0
   27064:	sub	r0, fp, #88	; 0x58
   27068:	strb	r6, [fp, #-68]	; 0xffffffbc
   2706c:	bl	11370 <mbsinit@plt>
   27070:	strb	r6, [fp, #-80]	; 0xffffffb0
   27074:	cmp	r0, #0
   27078:	strbne	r7, [fp, #-92]	; 0xffffffa4
   2707c:	cmp	r4, #0
   27080:	bne	271f8 <ftello64@plt+0x15b88>
   27084:	ldr	r0, [fp, #-216]	; 0xffffff28
   27088:	bl	287fc <ftello64@plt+0x1718c>
   2708c:	mov	r0, #1
   27090:	sub	sp, fp, #32
   27094:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   27098:	add	r3, r0, #29
   2709c:	bic	r3, r3, #7
   270a0:	sub	sp, sp, r3
   270a4:	add	r3, sp, #15
   270a8:	bic	r3, r3, #15
   270ac:	str	r3, [fp, #-216]	; 0xffffff28
   270b0:	b	26e48 <ftello64@plt+0x157d8>
   270b4:	ldr	r0, [fp, #-76]	; 0xffffffb4
   270b8:	bl	114fc <strlen@plt>
   270bc:	strb	r7, [fp, #-68]	; 0xffffffbc
   270c0:	strb	r6, [fp, #-80]	; 0xffffffb0
   270c4:	str	r0, [fp, #-72]	; 0xffffffb8
   270c8:	add	r3, r8, r8, lsl #2
   270cc:	add	r3, sl, r3, lsl #3
   270d0:	ldr	r2, [r3, #4]
   270d4:	ldr	r4, [fp, #-72]	; 0xffffffb8
   270d8:	cmp	r2, r4
   270dc:	beq	273e4 <ftello64@plt+0x15d74>
   270e0:	cmp	r8, #0
   270e4:	beq	2739c <ftello64@plt+0x15d2c>
   270e8:	ldr	r3, [fp, #-212]	; 0xffffff2c
   270ec:	ldr	r5, [r3, r8, lsl #2]
   270f0:	cmp	r5, #0
   270f4:	sub	r8, r8, r5
   270f8:	beq	271d4 <ftello64@plt+0x15b64>
   270fc:	ldrb	r3, [fp, #-136]	; 0xffffff78
   27100:	cmp	r3, #0
   27104:	bne	27224 <ftello64@plt+0x15bb4>
   27108:	ldr	r4, [fp, #-132]	; 0xffffff7c
   2710c:	ldrb	r3, [fp, #-148]	; 0xffffff6c
   27110:	cmp	r3, #0
   27114:	bne	27148 <ftello64@plt+0x15ad8>
   27118:	ldrb	r3, [r4]
   2711c:	and	r2, r3, #31
   27120:	lsr	r3, r3, #5
   27124:	ldr	r3, [r9, r3, lsl #2]
   27128:	lsr	r3, r3, r2
   2712c:	tst	r3, #1
   27130:	bne	27238 <ftello64@plt+0x15bc8>
   27134:	sub	r0, fp, #144	; 0x90
   27138:	bl	11370 <mbsinit@plt>
   2713c:	cmp	r0, #0
   27140:	beq	275a4 <ftello64@plt+0x15f34>
   27144:	strb	r6, [fp, #-148]	; 0xffffff6c
   27148:	bl	11424 <__ctype_get_mb_cur_max@plt>
   2714c:	mov	r1, r0
   27150:	mov	r0, r4
   27154:	bl	250d0 <ftello64@plt+0x13a60>
   27158:	sub	r3, fp, #144	; 0x90
   2715c:	mov	r1, r4
   27160:	mov	r2, r0
   27164:	sub	r0, fp, #120	; 0x78
   27168:	bl	26c24 <ftello64@plt+0x155b4>
   2716c:	cmn	r0, #1
   27170:	str	r0, [fp, #-128]	; 0xffffff80
   27174:	beq	271b0 <ftello64@plt+0x15b40>
   27178:	cmn	r0, #2
   2717c:	beq	27254 <ftello64@plt+0x15be4>
   27180:	cmp	r0, #0
   27184:	beq	2726c <ftello64@plt+0x15bfc>
   27188:	ldr	r4, [fp, #-120]	; 0xffffff88
   2718c:	sub	r0, fp, #144	; 0x90
   27190:	strb	r6, [fp, #-124]	; 0xffffff84
   27194:	bl	11370 <mbsinit@plt>
   27198:	strb	r6, [fp, #-136]	; 0xffffff78
   2719c:	cmp	r0, #0
   271a0:	strbne	r7, [fp, #-148]	; 0xffffff6c
   271a4:	cmp	r4, #0
   271a8:	bne	271b8 <ftello64@plt+0x15b48>
   271ac:	bl	1164c <abort@plt>
   271b0:	str	r6, [fp, #-128]	; 0xffffff80
   271b4:	strb	r7, [fp, #-124]	; 0xffffff84
   271b8:	ldr	r4, [fp, #-132]	; 0xffffff7c
   271bc:	ldr	r3, [fp, #-128]	; 0xffffff80
   271c0:	subs	r5, r5, #1
   271c4:	add	r4, r4, r3
   271c8:	strb	r7, [fp, #-136]	; 0xffffff78
   271cc:	str	r4, [fp, #-132]	; 0xffffff7c
   271d0:	bne	2710c <ftello64@plt+0x15a9c>
   271d4:	ldrb	r3, [fp, #-80]	; 0xffffffb0
   271d8:	cmp	r3, #0
   271dc:	beq	26fd4 <ftello64@plt+0x15964>
   271e0:	ldrb	r3, [fp, #-68]	; 0xffffffbc
   271e4:	cmp	r3, #0
   271e8:	ldrne	r4, [fp, #-64]	; 0xffffffc0
   271ec:	beq	270c8 <ftello64@plt+0x15a58>
   271f0:	cmp	r4, #0
   271f4:	beq	27084 <ftello64@plt+0x15a14>
   271f8:	add	r3, r8, r8, lsl #2
   271fc:	add	r3, sl, r3, lsl #3
   27200:	ldrb	r2, [r3, #8]
   27204:	cmp	r2, #0
   27208:	beq	270d0 <ftello64@plt+0x15a60>
   2720c:	ldr	r3, [r3, #12]
   27210:	cmp	r4, r3
   27214:	bne	270e0 <ftello64@plt+0x15a70>
   27218:	ldr	r4, [fp, #-72]	; 0xffffffb8
   2721c:	ldr	r5, [fp, #-76]	; 0xffffffb4
   27220:	b	27400 <ftello64@plt+0x15d90>
   27224:	ldrb	r3, [fp, #-124]	; 0xffffff84
   27228:	cmp	r3, #0
   2722c:	ldrne	r4, [fp, #-120]	; 0xffffff88
   27230:	beq	271b8 <ftello64@plt+0x15b48>
   27234:	b	271a4 <ftello64@plt+0x15b34>
   27238:	str	r6, [fp, #-128]	; 0xffffff80
   2723c:	ldrb	r3, [r4]
   27240:	strb	r6, [fp, #-124]	; 0xffffff84
   27244:	strb	r6, [fp, #-136]	; 0xffffff78
   27248:	str	r3, [fp, #-120]	; 0xffffff88
   2724c:	mov	r4, r3
   27250:	b	271a4 <ftello64@plt+0x15b34>
   27254:	ldr	r4, [fp, #-132]	; 0xffffff7c
   27258:	mov	r0, r4
   2725c:	bl	114fc <strlen@plt>
   27260:	strb	r7, [fp, #-124]	; 0xffffff84
   27264:	str	r0, [fp, #-128]	; 0xffffff80
   27268:	b	271bc <ftello64@plt+0x15b4c>
   2726c:	ldr	r4, [fp, #-132]	; 0xffffff7c
   27270:	str	r6, [fp, #-128]	; 0xffffff80
   27274:	ldrb	r3, [r4]
   27278:	cmp	r3, #0
   2727c:	bne	275b8 <ftello64@plt+0x15f48>
   27280:	ldr	r4, [fp, #-120]	; 0xffffff88
   27284:	cmp	r4, #0
   27288:	beq	2718c <ftello64@plt+0x15b1c>
   2728c:	ldr	r3, [pc, #828]	; 275d0 <ftello64@plt+0x15f60>
   27290:	mov	r2, #172	; 0xac
   27294:	ldr	r1, [pc, #824]	; 275d4 <ftello64@plt+0x15f64>
   27298:	ldr	r0, [pc, #824]	; 275d8 <ftello64@plt+0x15f68>
   2729c:	bl	11664 <__assert_fail@plt>
   272a0:	sub	r0, fp, #200	; 0xc8
   272a4:	bl	11370 <mbsinit@plt>
   272a8:	cmp	r0, #0
   272ac:	beq	275a4 <ftello64@plt+0x15f34>
   272b0:	strb	r7, [fp, #-204]	; 0xffffff34
   272b4:	bl	11424 <__ctype_get_mb_cur_max@plt>
   272b8:	mov	r1, r0
   272bc:	mov	r0, r4
   272c0:	bl	250d0 <ftello64@plt+0x13a60>
   272c4:	sub	r3, fp, #200	; 0xc8
   272c8:	mov	r1, r4
   272cc:	mov	r2, r0
   272d0:	sub	r0, fp, #176	; 0xb0
   272d4:	bl	26c24 <ftello64@plt+0x155b4>
   272d8:	cmn	r0, #1
   272dc:	str	r0, [fp, #-184]	; 0xffffff48
   272e0:	strbeq	r8, [fp, #-180]	; 0xffffff4c
   272e4:	streq	r7, [fp, #-184]	; 0xffffff48
   272e8:	beq	27390 <ftello64@plt+0x15d20>
   272ec:	cmn	r0, #2
   272f0:	beq	27380 <ftello64@plt+0x15d10>
   272f4:	cmp	r0, #0
   272f8:	beq	27434 <ftello64@plt+0x15dc4>
   272fc:	ldr	r4, [fp, #-176]	; 0xffffff50
   27300:	sub	r0, fp, #200	; 0xc8
   27304:	strb	r7, [fp, #-180]	; 0xffffff4c
   27308:	bl	11370 <mbsinit@plt>
   2730c:	strb	r7, [fp, #-192]	; 0xffffff40
   27310:	cmp	r0, #0
   27314:	strbne	r8, [fp, #-204]	; 0xffffff34
   27318:	cmp	r4, #0
   2731c:	beq	26ecc <ftello64@plt+0x1585c>
   27320:	mov	r9, r7
   27324:	ldr	r4, [fp, #-188]	; 0xffffff44
   27328:	sub	r3, fp, #172	; 0xac
   2732c:	cmp	r4, r3
   27330:	strne	r4, [r6, #-16]
   27334:	ldrne	r5, [fp, #-184]	; 0xffffff48
   27338:	beq	27500 <ftello64@plt+0x15e90>
   2733c:	cmp	r9, #0
   27340:	add	r4, r4, r5
   27344:	ldrne	r3, [fp, #-176]	; 0xffffff50
   27348:	str	r5, [r6, #-12]
   2734c:	strb	r9, [r6, #-8]
   27350:	strne	r3, [r6, #-4]
   27354:	str	r4, [fp, #-188]	; 0xffffff44
   27358:	add	r6, r6, #40	; 0x28
   2735c:	strb	r8, [fp, #-192]	; 0xffffff40
   27360:	b	26e80 <ftello64@plt+0x15810>
   27364:	str	r6, [fp, #-72]	; 0xffffffb8
   27368:	ldrb	r3, [r5]
   2736c:	strb	r6, [fp, #-68]	; 0xffffffbc
   27370:	strb	r6, [fp, #-80]	; 0xffffffb0
   27374:	str	r3, [fp, #-64]	; 0xffffffc0
   27378:	mov	r4, r3
   2737c:	b	2707c <ftello64@plt+0x15a0c>
   27380:	ldr	r0, [fp, #-188]	; 0xffffff44
   27384:	bl	114fc <strlen@plt>
   27388:	strb	r8, [fp, #-180]	; 0xffffff4c
   2738c:	str	r0, [fp, #-184]	; 0xffffff48
   27390:	strb	r7, [fp, #-192]	; 0xffffff40
   27394:	mov	r9, r8
   27398:	b	27324 <ftello64@plt+0x15cb4>
   2739c:	ldrb	r3, [fp, #-136]	; 0xffffff78
   273a0:	cmp	r3, #0
   273a4:	beq	27458 <ftello64@plt+0x15de8>
   273a8:	ldrb	r3, [fp, #-124]	; 0xffffff84
   273ac:	cmp	r3, #0
   273b0:	ldrne	r4, [fp, #-120]	; 0xffffff88
   273b4:	bne	274f4 <ftello64@plt+0x15e84>
   273b8:	ldr	r4, [fp, #-132]	; 0xffffff7c
   273bc:	ldr	r3, [fp, #-128]	; 0xffffff80
   273c0:	ldr	r5, [fp, #-76]	; 0xffffffb4
   273c4:	add	r4, r4, r3
   273c8:	ldr	r3, [fp, #-72]	; 0xffffffb8
   273cc:	strb	r7, [fp, #-136]	; 0xffffff78
   273d0:	add	r5, r5, r3
   273d4:	strb	r7, [fp, #-80]	; 0xffffffb0
   273d8:	str	r4, [fp, #-132]	; 0xffffff7c
   273dc:	str	r5, [fp, #-76]	; 0xffffffb4
   273e0:	b	26fd8 <ftello64@plt+0x15968>
   273e4:	ldr	r5, [fp, #-76]	; 0xffffffb4
   273e8:	ldr	r0, [r3]
   273ec:	mov	r1, r5
   273f0:	mov	r2, r4
   273f4:	bl	11388 <memcmp@plt>
   273f8:	cmp	r0, #0
   273fc:	bne	270e0 <ftello64@plt+0x15a70>
   27400:	ldr	r3, [fp, #-208]	; 0xffffff30
   27404:	add	r8, r8, #1
   27408:	add	r5, r5, r4
   2740c:	cmp	r3, r8
   27410:	str	r5, [fp, #-76]	; 0xffffffb4
   27414:	strb	r7, [fp, #-80]	; 0xffffffb0
   27418:	bne	26fd8 <ftello64@plt+0x15968>
   2741c:	ldr	r2, [fp, #-220]	; 0xffffff24
   27420:	ldr	r3, [fp, #-132]	; 0xffffff7c
   27424:	str	r3, [r2]
   27428:	b	27084 <ftello64@plt+0x15a14>
   2742c:	str	r6, [r7]
   27430:	b	26f60 <ftello64@plt+0x158f0>
   27434:	ldr	r3, [fp, #-188]	; 0xffffff44
   27438:	str	r7, [fp, #-184]	; 0xffffff48
   2743c:	ldrb	r3, [r3]
   27440:	cmp	r3, #0
   27444:	bne	275b8 <ftello64@plt+0x15f48>
   27448:	ldr	r4, [fp, #-176]	; 0xffffff50
   2744c:	cmp	r4, #0
   27450:	beq	27300 <ftello64@plt+0x15c90>
   27454:	b	2728c <ftello64@plt+0x15c1c>
   27458:	ldrb	r3, [fp, #-148]	; 0xffffff6c
   2745c:	ldr	r4, [fp, #-132]	; 0xffffff7c
   27460:	cmp	r3, #0
   27464:	bne	27498 <ftello64@plt+0x15e28>
   27468:	ldrb	r3, [r4]
   2746c:	and	r2, r3, #31
   27470:	lsr	r3, r3, #5
   27474:	ldr	r3, [r9, r3, lsl #2]
   27478:	lsr	r3, r3, r2
   2747c:	tst	r3, #1
   27480:	bne	2751c <ftello64@plt+0x15eac>
   27484:	sub	r0, fp, #144	; 0x90
   27488:	bl	11370 <mbsinit@plt>
   2748c:	cmp	r0, #0
   27490:	beq	275a4 <ftello64@plt+0x15f34>
   27494:	strb	r6, [fp, #-148]	; 0xffffff6c
   27498:	bl	11424 <__ctype_get_mb_cur_max@plt>
   2749c:	mov	r1, r0
   274a0:	mov	r0, r4
   274a4:	bl	250d0 <ftello64@plt+0x13a60>
   274a8:	sub	r3, fp, #144	; 0x90
   274ac:	mov	r1, r4
   274b0:	mov	r2, r0
   274b4:	sub	r0, fp, #120	; 0x78
   274b8:	bl	26c24 <ftello64@plt+0x155b4>
   274bc:	cmn	r0, #1
   274c0:	str	r0, [fp, #-128]	; 0xffffff80
   274c4:	beq	2755c <ftello64@plt+0x15eec>
   274c8:	cmn	r0, #2
   274cc:	beq	27568 <ftello64@plt+0x15ef8>
   274d0:	cmp	r0, #0
   274d4:	beq	27580 <ftello64@plt+0x15f10>
   274d8:	ldr	r4, [fp, #-120]	; 0xffffff88
   274dc:	sub	r0, fp, #144	; 0x90
   274e0:	strb	r6, [fp, #-124]	; 0xffffff84
   274e4:	bl	11370 <mbsinit@plt>
   274e8:	strb	r6, [fp, #-136]	; 0xffffff78
   274ec:	cmp	r0, #0
   274f0:	strbne	r7, [fp, #-148]	; 0xffffff6c
   274f4:	cmp	r4, #0
   274f8:	beq	271ac <ftello64@plt+0x15b3c>
   274fc:	b	273b8 <ftello64@plt+0x15d48>
   27500:	ldr	r5, [fp, #-184]	; 0xffffff48
   27504:	sub	r1, fp, #172	; 0xac
   27508:	mov	r2, r5
   2750c:	mov	r0, r6
   27510:	bl	1134c <memcpy@plt>
   27514:	str	r6, [r6, #-16]
   27518:	b	2733c <ftello64@plt+0x15ccc>
   2751c:	str	r6, [fp, #-128]	; 0xffffff80
   27520:	ldrb	r3, [r4]
   27524:	strb	r6, [fp, #-124]	; 0xffffff84
   27528:	strb	r6, [fp, #-136]	; 0xffffff78
   2752c:	str	r3, [fp, #-120]	; 0xffffff88
   27530:	mov	r4, r3
   27534:	b	274f4 <ftello64@plt+0x15e84>
   27538:	ldr	r5, [fp, #-76]	; 0xffffffb4
   2753c:	str	r6, [fp, #-72]	; 0xffffffb8
   27540:	ldrb	r3, [r5]
   27544:	cmp	r3, #0
   27548:	bne	275b8 <ftello64@plt+0x15f48>
   2754c:	ldr	r4, [fp, #-64]	; 0xffffffc0
   27550:	cmp	r4, #0
   27554:	beq	27064 <ftello64@plt+0x159f4>
   27558:	b	2728c <ftello64@plt+0x15c1c>
   2755c:	str	r6, [fp, #-128]	; 0xffffff80
   27560:	strb	r7, [fp, #-124]	; 0xffffff84
   27564:	b	273b8 <ftello64@plt+0x15d48>
   27568:	ldr	r4, [fp, #-132]	; 0xffffff7c
   2756c:	mov	r0, r4
   27570:	bl	114fc <strlen@plt>
   27574:	strb	r7, [fp, #-124]	; 0xffffff84
   27578:	str	r0, [fp, #-128]	; 0xffffff80
   2757c:	b	273bc <ftello64@plt+0x15d4c>
   27580:	ldr	r4, [fp, #-132]	; 0xffffff7c
   27584:	str	r6, [fp, #-128]	; 0xffffff80
   27588:	ldrb	r3, [r4]
   2758c:	cmp	r3, #0
   27590:	bne	275b8 <ftello64@plt+0x15f48>
   27594:	ldr	r4, [fp, #-120]	; 0xffffff88
   27598:	cmp	r4, #0
   2759c:	beq	274dc <ftello64@plt+0x15e6c>
   275a0:	b	2728c <ftello64@plt+0x15c1c>
   275a4:	ldr	r3, [pc, #36]	; 275d0 <ftello64@plt+0x15f60>
   275a8:	mov	r2, #143	; 0x8f
   275ac:	ldr	r1, [pc, #32]	; 275d4 <ftello64@plt+0x15f64>
   275b0:	ldr	r0, [pc, #36]	; 275dc <ftello64@plt+0x15f6c>
   275b4:	bl	11664 <__assert_fail@plt>
   275b8:	ldr	r3, [pc, #16]	; 275d0 <ftello64@plt+0x15f60>
   275bc:	mov	r2, #171	; 0xab
   275c0:	ldr	r1, [pc, #12]	; 275d4 <ftello64@plt+0x15f64>
   275c4:	ldr	r0, [pc, #20]	; 275e0 <ftello64@plt+0x15f70>
   275c8:	bl	11664 <__assert_fail@plt>
   275cc:	andeq	sl, r2, r0, lsl #11
   275d0:	andeq	sl, r2, r0, lsr #11
   275d4:	andeq	r9, r2, r0, asr lr
   275d8:	muleq	r2, r0, lr
   275dc:	andeq	r9, r2, r0, ror #28
   275e0:	andeq	r9, r2, r8, ror lr
   275e4:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   275e8:	sub	sp, sp, #300	; 0x12c
   275ec:	mov	fp, r1
   275f0:	str	r0, [sp, #4]
   275f4:	bl	11424 <__ctype_get_mb_cur_max@plt>
   275f8:	cmp	r0, #1
   275fc:	bls	277bc <ftello64@plt+0x1614c>
   27600:	ldrb	r2, [fp]
   27604:	ldr	r9, [pc, #3028]	; 281e0 <ftello64@plt+0x16b70>
   27608:	mov	r1, #0
   2760c:	and	r0, r2, #31
   27610:	lsr	r3, r2, #5
   27614:	str	fp, [sp, #32]
   27618:	ldr	r3, [r9, r3, lsl #2]
   2761c:	str	r1, [sp, #24]
   27620:	strb	r1, [sp, #16]
   27624:	lsr	r3, r3, r0
   27628:	ands	r4, r3, #1
   2762c:	str	r1, [sp, #20]
   27630:	strb	r1, [sp, #28]
   27634:	beq	27720 <ftello64@plt+0x160b0>
   27638:	mov	r3, #1
   2763c:	mov	r4, r2
   27640:	str	r3, [sp, #36]	; 0x24
   27644:	strb	r3, [sp, #40]	; 0x28
   27648:	cmp	r4, #0
   2764c:	mov	r3, #1
   27650:	str	r2, [sp, #44]	; 0x2c
   27654:	strb	r3, [sp, #28]
   27658:	beq	277b0 <ftello64@plt+0x16140>
   2765c:	ldr	r1, [sp, #4]
   27660:	mov	r3, #0
   27664:	mov	sl, #1
   27668:	str	fp, [sp, #88]	; 0x58
   2766c:	str	fp, [sp, #12]
   27670:	mov	r8, r3
   27674:	mov	r7, r3
   27678:	mov	r5, sl
   2767c:	mov	r4, r1
   27680:	mov	fp, r3
   27684:	str	r1, [sp, #144]	; 0x90
   27688:	strb	r3, [sp, #72]	; 0x48
   2768c:	str	r3, [sp, #76]	; 0x4c
   27690:	strb	r3, [sp, #84]	; 0x54
   27694:	strb	r3, [sp, #128]	; 0x80
   27698:	str	r3, [sp, #132]	; 0x84
   2769c:	strb	r3, [sp, #140]	; 0x8c
   276a0:	str	r3, [sp, #8]
   276a4:	str	r3, [sp, #80]	; 0x50
   276a8:	str	r3, [sp, #136]	; 0x88
   276ac:	ldrb	r3, [sp, #128]	; 0x80
   276b0:	cmp	r3, #0
   276b4:	bne	27918 <ftello64@plt+0x162a8>
   276b8:	ldrb	r3, [r4]
   276bc:	and	r2, r3, #31
   276c0:	lsr	r3, r3, #5
   276c4:	ldr	r3, [r9, r3, lsl #2]
   276c8:	lsr	r3, r3, r2
   276cc:	tst	r3, #1
   276d0:	beq	27904 <ftello64@plt+0x16294>
   276d4:	str	r5, [sp, #148]	; 0x94
   276d8:	ldrb	r4, [r4]
   276dc:	strb	r5, [sp, #152]	; 0x98
   276e0:	str	r4, [sp, #156]	; 0x9c
   276e4:	cmp	r4, #0
   276e8:	strb	r5, [sp, #140]	; 0x8c
   276ec:	beq	278ec <ftello64@plt+0x1627c>
   276f0:	cmp	fp, #9
   276f4:	movls	r2, #0
   276f8:	andhi	r2, sl, #1
   276fc:	cmp	r2, #0
   27700:	beq	28138 <ftello64@plt+0x16ac8>
   27704:	add	r3, fp, fp, lsl #2
   27708:	cmp	r8, r3
   2770c:	bcs	279dc <ftello64@plt+0x1636c>
   27710:	add	r3, r8, #1
   27714:	mov	sl, r2
   27718:	ldr	r8, [sp, #8]
   2771c:	b	27af8 <ftello64@plt+0x16488>
   27720:	add	r0, sp, #20
   27724:	bl	11370 <mbsinit@plt>
   27728:	cmp	r0, #0
   2772c:	beq	28190 <ftello64@plt+0x16b20>
   27730:	mov	r5, #1
   27734:	strb	r5, [sp, #16]
   27738:	bl	11424 <__ctype_get_mb_cur_max@plt>
   2773c:	mov	r1, r0
   27740:	mov	r0, fp
   27744:	bl	250d0 <ftello64@plt+0x13a60>
   27748:	add	r3, sp, #20
   2774c:	mov	r1, fp
   27750:	mov	r2, r0
   27754:	add	r0, sp, #44	; 0x2c
   27758:	bl	26c24 <ftello64@plt+0x155b4>
   2775c:	cmn	r0, #1
   27760:	str	r0, [sp, #36]	; 0x24
   27764:	strbeq	r4, [sp, #40]	; 0x28
   27768:	streq	r5, [sp, #36]	; 0x24
   2776c:	beq	27bb8 <ftello64@plt+0x16548>
   27770:	cmn	r0, #2
   27774:	beq	27ba8 <ftello64@plt+0x16538>
   27778:	cmp	r0, #0
   2777c:	beq	280d8 <ftello64@plt+0x16a68>
   27780:	ldr	r4, [sp, #44]	; 0x2c
   27784:	mov	r3, #1
   27788:	add	r0, sp, #20
   2778c:	strb	r3, [sp, #40]	; 0x28
   27790:	bl	11370 <mbsinit@plt>
   27794:	cmp	r0, #0
   27798:	movne	r3, #0
   2779c:	strbne	r3, [sp, #16]
   277a0:	mov	r3, #1
   277a4:	cmp	r4, #0
   277a8:	strb	r3, [sp, #28]
   277ac:	bne	2765c <ftello64@plt+0x15fec>
   277b0:	ldr	r0, [sp, #4]
   277b4:	add	sp, sp, #300	; 0x12c
   277b8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   277bc:	ldrb	r7, [fp]
   277c0:	cmp	r7, #0
   277c4:	beq	277b0 <ftello64@plt+0x16140>
   277c8:	ldr	r2, [sp, #4]
   277cc:	add	r8, fp, #1
   277d0:	ldrb	r3, [r2]
   277d4:	cmp	r3, #0
   277d8:	beq	278ec <ftello64@plt+0x1627c>
   277dc:	mov	r5, #0
   277e0:	add	r6, r2, #1
   277e4:	cmp	r7, r3
   277e8:	mov	r4, r5
   277ec:	mov	r9, r5
   277f0:	mov	sl, fp
   277f4:	mov	lr, #1
   277f8:	add	r5, r5, #1
   277fc:	sub	r0, r6, #1
   27800:	beq	27898 <ftello64@plt+0x16228>
   27804:	ldrb	r3, [r6]
   27808:	cmp	r3, #0
   2780c:	beq	278ec <ftello64@plt+0x1627c>
   27810:	add	r4, r4, #1
   27814:	cmp	r5, #9
   27818:	movls	r3, #0
   2781c:	andhi	r3, lr, #1
   27820:	cmp	r3, #0
   27824:	beq	27884 <ftello64@plt+0x16214>
   27828:	add	r2, r5, r5, lsl #2
   2782c:	cmp	r4, r2
   27830:	bcc	278f8 <ftello64@plt+0x16288>
   27834:	cmp	sl, #0
   27838:	str	r3, [sp, #4]
   2783c:	beq	2785c <ftello64@plt+0x161ec>
   27840:	mov	r0, sl
   27844:	sub	r1, r4, r9
   27848:	bl	115a4 <strnlen@plt>
   2784c:	ldrb	r2, [sl, r0]!
   27850:	cmp	r2, #0
   27854:	bne	27b8c <ftello64@plt+0x1651c>
   27858:	mov	r9, r4
   2785c:	mov	r0, fp
   27860:	bl	114fc <strlen@plt>
   27864:	add	r3, sp, #240	; 0xf0
   27868:	mov	r1, fp
   2786c:	mov	r2, r0
   27870:	mov	r0, r6
   27874:	bl	26c78 <ftello64@plt+0x15608>
   27878:	subs	lr, r0, #0
   2787c:	bne	28130 <ftello64@plt+0x16ac0>
   27880:	mov	sl, lr
   27884:	ldrb	r3, [r6], #1
   27888:	cmp	r7, r3
   2788c:	add	r5, r5, #1
   27890:	sub	r0, r6, #1
   27894:	bne	27804 <ftello64@plt+0x16194>
   27898:	ldrb	r3, [fp, #1]
   2789c:	cmp	r3, #0
   278a0:	beq	277b4 <ftello64@plt+0x16144>
   278a4:	ldrb	r2, [r6]
   278a8:	cmp	r2, #0
   278ac:	beq	278ec <ftello64@plt+0x1627c>
   278b0:	cmp	r2, r3
   278b4:	add	r4, r4, #2
   278b8:	bne	27814 <ftello64@plt+0x161a4>
   278bc:	mov	ip, r6
   278c0:	mov	r1, r8
   278c4:	b	278d4 <ftello64@plt+0x16264>
   278c8:	cmp	r3, r2
   278cc:	add	r4, r4, #1
   278d0:	bne	27814 <ftello64@plt+0x161a4>
   278d4:	ldrb	r3, [r1, #1]!
   278d8:	cmp	r3, #0
   278dc:	beq	277b4 <ftello64@plt+0x16144>
   278e0:	ldrb	r2, [ip, #1]!
   278e4:	cmp	r2, #0
   278e8:	bne	278c8 <ftello64@plt+0x16258>
   278ec:	mov	r0, #0
   278f0:	add	sp, sp, #300	; 0x12c
   278f4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   278f8:	mov	lr, r3
   278fc:	ldrb	r3, [r6], #1
   27900:	b	27888 <ftello64@plt+0x16218>
   27904:	add	r0, sp, #132	; 0x84
   27908:	bl	11370 <mbsinit@plt>
   2790c:	cmp	r0, #0
   27910:	beq	28190 <ftello64@plt+0x16b20>
   27914:	strb	r5, [sp, #128]	; 0x80
   27918:	bl	11424 <__ctype_get_mb_cur_max@plt>
   2791c:	mov	r1, r0
   27920:	mov	r0, r4
   27924:	bl	250d0 <ftello64@plt+0x13a60>
   27928:	add	r3, sp, #132	; 0x84
   2792c:	mov	r1, r4
   27930:	mov	r2, r0
   27934:	add	r0, sp, #156	; 0x9c
   27938:	bl	26c24 <ftello64@plt+0x155b4>
   2793c:	cmn	r0, #1
   27940:	str	r0, [sp, #148]	; 0x94
   27944:	strbeq	r7, [sp, #152]	; 0x98
   27948:	streq	r5, [sp, #148]	; 0x94
   2794c:	beq	2798c <ftello64@plt+0x1631c>
   27950:	cmn	r0, #2
   27954:	beq	2797c <ftello64@plt+0x1630c>
   27958:	cmp	r0, #0
   2795c:	beq	2802c <ftello64@plt+0x169bc>
   27960:	ldr	r4, [sp, #156]	; 0x9c
   27964:	add	r0, sp, #132	; 0x84
   27968:	strb	r5, [sp, #152]	; 0x98
   2796c:	bl	11370 <mbsinit@plt>
   27970:	cmp	r0, #0
   27974:	strbne	r7, [sp, #128]	; 0x80
   27978:	b	276e4 <ftello64@plt+0x16074>
   2797c:	ldr	r0, [sp, #144]	; 0x90
   27980:	bl	114fc <strlen@plt>
   27984:	strb	r7, [sp, #152]	; 0x98
   27988:	str	r0, [sp, #148]	; 0x94
   2798c:	cmp	fp, #9
   27990:	movls	r3, #0
   27994:	andhi	r3, sl, #1
   27998:	cmp	r3, #0
   2799c:	strb	r5, [sp, #140]	; 0x8c
   279a0:	addeq	r8, r8, #1
   279a4:	bne	279d0 <ftello64@plt+0x16360>
   279a8:	ldr	r6, [sp, #148]	; 0x94
   279ac:	ldr	r3, [sp, #36]	; 0x24
   279b0:	ldr	r4, [sp, #144]	; 0x90
   279b4:	cmp	r6, r3
   279b8:	beq	27bd0 <ftello64@plt+0x16560>
   279bc:	add	r4, r4, r6
   279c0:	str	r4, [sp, #144]	; 0x90
   279c4:	strb	r7, [sp, #140]	; 0x8c
   279c8:	add	fp, fp, #1
   279cc:	b	276ac <ftello64@plt+0x1603c>
   279d0:	add	r2, fp, fp, lsl #2
   279d4:	cmp	r8, r2
   279d8:	bcc	281b8 <ftello64@plt+0x16b48>
   279dc:	ldr	r3, [sp, #8]
   279e0:	subs	r6, r8, r3
   279e4:	ldrb	r3, [sp, #84]	; 0x54
   279e8:	beq	281c4 <ftello64@plt+0x16b54>
   279ec:	cmp	r3, #0
   279f0:	beq	27ba0 <ftello64@plt+0x16530>
   279f4:	ldrb	r3, [sp, #96]	; 0x60
   279f8:	cmp	r3, #0
   279fc:	ldrne	r4, [sp, #100]	; 0x64
   27a00:	bne	27abc <ftello64@plt+0x1644c>
   27a04:	ldr	r4, [sp, #88]	; 0x58
   27a08:	ldr	r3, [sp, #92]	; 0x5c
   27a0c:	subs	r6, r6, #1
   27a10:	add	r4, r4, r3
   27a14:	strb	r7, [sp, #84]	; 0x54
   27a18:	str	r4, [sp, #88]	; 0x58
   27a1c:	mov	sl, r4
   27a20:	beq	27d08 <ftello64@plt+0x16698>
   27a24:	ldrb	r3, [sp, #72]	; 0x48
   27a28:	cmp	r3, #0
   27a2c:	bne	27a60 <ftello64@plt+0x163f0>
   27a30:	ldrb	r3, [r4]
   27a34:	and	r2, r3, #31
   27a38:	lsr	r3, r3, #5
   27a3c:	ldr	r3, [r9, r3, lsl #2]
   27a40:	lsr	r3, r3, r2
   27a44:	tst	r3, #1
   27a48:	bne	27b28 <ftello64@plt+0x164b8>
   27a4c:	add	r0, sp, #76	; 0x4c
   27a50:	bl	11370 <mbsinit@plt>
   27a54:	cmp	r0, #0
   27a58:	beq	28190 <ftello64@plt+0x16b20>
   27a5c:	strb	r5, [sp, #72]	; 0x48
   27a60:	bl	11424 <__ctype_get_mb_cur_max@plt>
   27a64:	mov	r1, r0
   27a68:	mov	r0, r4
   27a6c:	bl	250d0 <ftello64@plt+0x13a60>
   27a70:	add	r3, sp, #76	; 0x4c
   27a74:	mov	r1, r4
   27a78:	mov	r2, r0
   27a7c:	add	r0, sp, #100	; 0x64
   27a80:	bl	26c24 <ftello64@plt+0x155b4>
   27a84:	cmn	r0, #1
   27a88:	str	r0, [sp, #92]	; 0x5c
   27a8c:	beq	27b44 <ftello64@plt+0x164d4>
   27a90:	cmn	r0, #2
   27a94:	beq	27b50 <ftello64@plt+0x164e0>
   27a98:	cmp	r0, #0
   27a9c:	beq	27b68 <ftello64@plt+0x164f8>
   27aa0:	ldr	r4, [sp, #100]	; 0x64
   27aa4:	add	r0, sp, #76	; 0x4c
   27aa8:	strb	r5, [sp, #96]	; 0x60
   27aac:	bl	11370 <mbsinit@plt>
   27ab0:	strb	r5, [sp, #84]	; 0x54
   27ab4:	cmp	r0, #0
   27ab8:	strbne	r7, [sp, #72]	; 0x48
   27abc:	cmp	r4, #0
   27ac0:	bne	27a04 <ftello64@plt+0x16394>
   27ac4:	ldrb	r3, [sp, #84]	; 0x54
   27ac8:	cmp	r3, #0
   27acc:	beq	27d04 <ftello64@plt+0x16694>
   27ad0:	add	r2, sp, #240	; 0xf0
   27ad4:	ldr	r1, [sp, #12]
   27ad8:	ldr	r0, [sp, #4]
   27adc:	bl	26de0 <ftello64@plt+0x15770>
   27ae0:	subs	sl, r0, #0
   27ae4:	bne	28130 <ftello64@plt+0x16ac0>
   27ae8:	ldrb	r3, [sp, #152]	; 0x98
   27aec:	cmp	r3, #0
   27af0:	add	r3, r8, #1
   27af4:	beq	27bc4 <ftello64@plt+0x16554>
   27af8:	ldrb	r2, [sp, #40]	; 0x28
   27afc:	cmp	r2, #0
   27b00:	beq	27bc4 <ftello64@plt+0x16554>
   27b04:	ldr	r1, [sp, #156]	; 0x9c
   27b08:	ldr	r2, [sp, #44]	; 0x2c
   27b0c:	str	r8, [sp, #8]
   27b10:	cmp	r1, r2
   27b14:	beq	280d0 <ftello64@plt+0x16a60>
   27b18:	ldr	r4, [sp, #144]	; 0x90
   27b1c:	mov	r8, r3
   27b20:	ldr	r6, [sp, #148]	; 0x94
   27b24:	b	279bc <ftello64@plt+0x1634c>
   27b28:	str	r5, [sp, #92]	; 0x5c
   27b2c:	ldrb	r3, [r4]
   27b30:	strb	r5, [sp, #96]	; 0x60
   27b34:	strb	r5, [sp, #84]	; 0x54
   27b38:	str	r3, [sp, #100]	; 0x64
   27b3c:	mov	r4, r3
   27b40:	b	27abc <ftello64@plt+0x1644c>
   27b44:	str	r5, [sp, #92]	; 0x5c
   27b48:	strb	r7, [sp, #96]	; 0x60
   27b4c:	b	27a04 <ftello64@plt+0x16394>
   27b50:	ldr	r4, [sp, #88]	; 0x58
   27b54:	mov	r0, r4
   27b58:	bl	114fc <strlen@plt>
   27b5c:	strb	r7, [sp, #96]	; 0x60
   27b60:	str	r0, [sp, #92]	; 0x5c
   27b64:	b	27a08 <ftello64@plt+0x16398>
   27b68:	ldr	r4, [sp, #88]	; 0x58
   27b6c:	str	r5, [sp, #92]	; 0x5c
   27b70:	ldrb	r3, [r4]
   27b74:	cmp	r3, #0
   27b78:	bne	281a4 <ftello64@plt+0x16b34>
   27b7c:	ldr	r4, [sp, #100]	; 0x64
   27b80:	cmp	r4, #0
   27b84:	beq	27aa4 <ftello64@plt+0x16434>
   27b88:	b	27cf0 <ftello64@plt+0x16680>
   27b8c:	ldr	r3, [sp, #4]
   27b90:	mov	r9, r4
   27b94:	mov	lr, r3
   27b98:	ldrb	r3, [r6], #1
   27b9c:	b	27888 <ftello64@plt+0x16218>
   27ba0:	ldr	r4, [sp, #88]	; 0x58
   27ba4:	b	27a24 <ftello64@plt+0x163b4>
   27ba8:	ldr	r0, [sp, #32]
   27bac:	bl	114fc <strlen@plt>
   27bb0:	strb	r4, [sp, #40]	; 0x28
   27bb4:	str	r0, [sp, #36]	; 0x24
   27bb8:	mov	r3, #1
   27bbc:	strb	r3, [sp, #28]
   27bc0:	b	2765c <ftello64@plt+0x15fec>
   27bc4:	str	r8, [sp, #8]
   27bc8:	mov	r8, r3
   27bcc:	b	279a8 <ftello64@plt+0x16338>
   27bd0:	mov	r2, r6
   27bd4:	mov	r0, r4
   27bd8:	ldr	r1, [sp, #32]
   27bdc:	bl	11388 <memcmp@plt>
   27be0:	cmp	r0, #0
   27be4:	bne	279bc <ftello64@plt+0x1634c>
   27be8:	add	lr, sp, #128	; 0x80
   27bec:	add	ip, sp, #184	; 0xb8
   27bf0:	ldm	lr!, {r0, r1, r2, r3}
   27bf4:	stmia	ip!, {r0, r1, r2, r3}
   27bf8:	ldm	lr!, {r0, r1, r2, r3}
   27bfc:	strb	r7, [sp, #196]	; 0xc4
   27c00:	stmia	ip!, {r0, r1, r2, r3}
   27c04:	ldm	lr!, {r0, r1, r2, r3}
   27c08:	ldr	r4, [sp, #200]	; 0xc8
   27c0c:	stmia	ip!, {r0, r1, r2, r3}
   27c10:	ldm	lr, {r0, r1}
   27c14:	ldr	r3, [sp, #204]	; 0xcc
   27c18:	add	r4, r4, r3
   27c1c:	stm	ip, {r0, r1}
   27c20:	str	r4, [sp, #200]	; 0xc8
   27c24:	ldr	r3, [sp, #12]
   27c28:	strb	r7, [sp, #240]	; 0xf0
   27c2c:	str	r3, [sp, #256]	; 0x100
   27c30:	ldrb	r3, [r3]
   27c34:	str	r7, [sp, #244]	; 0xf4
   27c38:	str	r7, [sp, #248]	; 0xf8
   27c3c:	and	r2, r3, #31
   27c40:	lsr	r1, r3, #5
   27c44:	strb	r7, [sp, #252]	; 0xfc
   27c48:	ldr	r6, [r9, r1, lsl #2]
   27c4c:	lsr	r6, r6, r2
   27c50:	ands	r6, r6, #1
   27c54:	beq	27c78 <ftello64@plt+0x16608>
   27c58:	mov	r4, r3
   27c5c:	str	r5, [sp, #260]	; 0x104
   27c60:	str	r3, [sp, #268]	; 0x10c
   27c64:	strb	r5, [sp, #264]	; 0x108
   27c68:	cmp	r4, #0
   27c6c:	strb	r5, [sp, #252]	; 0xfc
   27c70:	bne	27d5c <ftello64@plt+0x166ec>
   27c74:	bl	1164c <abort@plt>
   27c78:	add	r0, sp, #244	; 0xf4
   27c7c:	bl	11370 <mbsinit@plt>
   27c80:	cmp	r0, #0
   27c84:	beq	28190 <ftello64@plt+0x16b20>
   27c88:	strb	r5, [sp, #240]	; 0xf0
   27c8c:	bl	11424 <__ctype_get_mb_cur_max@plt>
   27c90:	ldr	r4, [sp, #12]
   27c94:	mov	r1, r0
   27c98:	mov	r0, r4
   27c9c:	bl	250d0 <ftello64@plt+0x13a60>
   27ca0:	add	r3, sp, #244	; 0xf4
   27ca4:	mov	r1, r4
   27ca8:	mov	r2, r0
   27cac:	add	r0, sp, #268	; 0x10c
   27cb0:	bl	26c24 <ftello64@plt+0x155b4>
   27cb4:	cmn	r0, #1
   27cb8:	str	r0, [sp, #260]	; 0x104
   27cbc:	beq	28144 <ftello64@plt+0x16ad4>
   27cc0:	cmn	r0, #2
   27cc4:	beq	28154 <ftello64@plt+0x16ae4>
   27cc8:	cmp	r0, #0
   27ccc:	bne	280fc <ftello64@plt+0x16a8c>
   27cd0:	ldr	r4, [sp, #256]	; 0x100
   27cd4:	str	r5, [sp, #260]	; 0x104
   27cd8:	ldrb	r3, [r4]
   27cdc:	cmp	r3, #0
   27ce0:	bne	281a4 <ftello64@plt+0x16b34>
   27ce4:	ldr	r4, [sp, #268]	; 0x10c
   27ce8:	cmp	r4, #0
   27cec:	beq	28100 <ftello64@plt+0x16a90>
   27cf0:	ldr	r3, [pc, #1260]	; 281e4 <ftello64@plt+0x16b74>
   27cf4:	mov	r2, #172	; 0xac
   27cf8:	ldr	r1, [pc, #1256]	; 281e8 <ftello64@plt+0x16b78>
   27cfc:	ldr	r0, [pc, #1256]	; 281ec <ftello64@plt+0x16b7c>
   27d00:	bl	11664 <__assert_fail@plt>
   27d04:	ldr	sl, [sp, #88]	; 0x58
   27d08:	ldrb	r3, [sp, #72]	; 0x48
   27d0c:	cmp	r3, #0
   27d10:	bne	28064 <ftello64@plt+0x169f4>
   27d14:	ldrb	r3, [sl]
   27d18:	and	r2, r3, #31
   27d1c:	lsr	r3, r3, #5
   27d20:	ldr	r3, [r9, r3, lsl #2]
   27d24:	lsr	r3, r3, r2
   27d28:	tst	r3, #1
   27d2c:	beq	28050 <ftello64@plt+0x169e0>
   27d30:	str	r5, [sp, #92]	; 0x5c
   27d34:	ldrb	r3, [sl]
   27d38:	strb	r5, [sp, #96]	; 0x60
   27d3c:	strb	r5, [sp, #84]	; 0x54
   27d40:	mov	r4, r3
   27d44:	str	r3, [sp, #100]	; 0x64
   27d48:	cmp	r4, #0
   27d4c:	beq	27ad0 <ftello64@plt+0x16460>
   27d50:	ldrb	r3, [sp, #152]	; 0x98
   27d54:	mov	sl, r5
   27d58:	b	27aec <ftello64@plt+0x1647c>
   27d5c:	ldr	r4, [sp, #256]	; 0x100
   27d60:	ldr	r3, [sp, #260]	; 0x104
   27d64:	strb	r7, [sp, #252]	; 0xfc
   27d68:	add	r4, r4, r3
   27d6c:	ldrb	r3, [sp, #240]	; 0xf0
   27d70:	add	r8, r8, #1
   27d74:	str	r4, [sp, #256]	; 0x100
   27d78:	cmp	r3, #0
   27d7c:	bne	27f1c <ftello64@plt+0x168ac>
   27d80:	ldrb	r3, [r4]
   27d84:	and	r2, r3, #31
   27d88:	lsr	r3, r3, #5
   27d8c:	ldr	r3, [r9, r3, lsl #2]
   27d90:	lsr	r3, r3, r2
   27d94:	tst	r3, #1
   27d98:	beq	27fb4 <ftello64@plt+0x16944>
   27d9c:	str	r5, [sp, #260]	; 0x104
   27da0:	ldrb	r4, [r4]
   27da4:	strb	r5, [sp, #264]	; 0x108
   27da8:	str	r4, [sp, #268]	; 0x10c
   27dac:	cmp	r4, #0
   27db0:	strb	r5, [sp, #252]	; 0xfc
   27db4:	bne	27dd8 <ftello64@plt+0x16768>
   27db8:	ldr	r0, [sp, #144]	; 0x90
   27dbc:	add	sp, sp, #300	; 0x12c
   27dc0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   27dc4:	ldr	r0, [sp, #256]	; 0x100
   27dc8:	bl	114fc <strlen@plt>
   27dcc:	strb	r7, [sp, #264]	; 0x108
   27dd0:	str	r0, [sp, #260]	; 0x104
   27dd4:	strb	r5, [sp, #252]	; 0xfc
   27dd8:	ldrb	r3, [sp, #196]	; 0xc4
   27ddc:	cmp	r3, #0
   27de0:	beq	27e10 <ftello64@plt+0x167a0>
   27de4:	ldrb	r3, [sp, #208]	; 0xd0
   27de8:	cmp	r3, #0
   27dec:	ldrne	r4, [sp, #212]	; 0xd4
   27df0:	bne	27eb8 <ftello64@plt+0x16848>
   27df4:	ldr	r2, [sp, #204]	; 0xcc
   27df8:	ldr	r3, [sp, #260]	; 0x104
   27dfc:	cmp	r2, r3
   27e00:	beq	27f9c <ftello64@plt+0x1692c>
   27e04:	ldr	r4, [sp, #144]	; 0x90
   27e08:	ldr	r6, [sp, #148]	; 0x94
   27e0c:	b	279bc <ftello64@plt+0x1634c>
   27e10:	ldrb	r3, [sp, #184]	; 0xb8
   27e14:	ldr	r4, [sp, #200]	; 0xc8
   27e18:	cmp	r3, #0
   27e1c:	bne	27e50 <ftello64@plt+0x167e0>
   27e20:	ldrb	r3, [r4]
   27e24:	and	r2, r3, #31
   27e28:	lsr	r3, r3, #5
   27e2c:	ldr	r3, [r9, r3, lsl #2]
   27e30:	lsr	r3, r3, r2
   27e34:	tst	r3, #1
   27e38:	bne	27f80 <ftello64@plt+0x16910>
   27e3c:	add	r0, sp, #188	; 0xbc
   27e40:	bl	11370 <mbsinit@plt>
   27e44:	cmp	r0, #0
   27e48:	beq	28190 <ftello64@plt+0x16b20>
   27e4c:	strb	r5, [sp, #184]	; 0xb8
   27e50:	bl	11424 <__ctype_get_mb_cur_max@plt>
   27e54:	mov	r1, r0
   27e58:	mov	r0, r4
   27e5c:	bl	250d0 <ftello64@plt+0x13a60>
   27e60:	add	r3, sp, #188	; 0xbc
   27e64:	mov	r1, r4
   27e68:	mov	r2, r0
   27e6c:	add	r0, sp, #212	; 0xd4
   27e70:	bl	26c24 <ftello64@plt+0x155b4>
   27e74:	cmn	r0, #1
   27e78:	str	r0, [sp, #204]	; 0xcc
   27e7c:	strbeq	r7, [sp, #208]	; 0xd0
   27e80:	streq	r5, [sp, #204]	; 0xcc
   27e84:	strbeq	r5, [sp, #196]	; 0xc4
   27e88:	beq	27df4 <ftello64@plt+0x16784>
   27e8c:	cmn	r0, #2
   27e90:	beq	27fcc <ftello64@plt+0x1695c>
   27e94:	cmp	r0, #0
   27e98:	beq	28008 <ftello64@plt+0x16998>
   27e9c:	ldr	r4, [sp, #212]	; 0xd4
   27ea0:	add	r0, sp, #188	; 0xbc
   27ea4:	strb	r5, [sp, #208]	; 0xd0
   27ea8:	bl	11370 <mbsinit@plt>
   27eac:	strb	r5, [sp, #196]	; 0xc4
   27eb0:	cmp	r0, #0
   27eb4:	strbne	r7, [sp, #184]	; 0xb8
   27eb8:	cmp	r4, #0
   27ebc:	beq	278ec <ftello64@plt+0x1627c>
   27ec0:	ldrb	r3, [sp, #264]	; 0x108
   27ec4:	cmp	r3, #0
   27ec8:	beq	27df4 <ftello64@plt+0x16784>
   27ecc:	ldr	r0, [sp, #268]	; 0x10c
   27ed0:	subs	r0, r0, r4
   27ed4:	movne	r0, #1
   27ed8:	cmp	r0, #0
   27edc:	add	r1, r8, #1
   27ee0:	bne	27e04 <ftello64@plt+0x16794>
   27ee4:	ldr	r3, [sp, #200]	; 0xc8
   27ee8:	ldr	r2, [sp, #204]	; 0xcc
   27eec:	ldr	r4, [sp, #256]	; 0x100
   27ef0:	add	r3, r3, r2
   27ef4:	str	r3, [sp, #200]	; 0xc8
   27ef8:	ldrb	r3, [sp, #240]	; 0xf0
   27efc:	ldr	r2, [sp, #260]	; 0x104
   27f00:	strb	r0, [sp, #196]	; 0xc4
   27f04:	add	r4, r4, r2
   27f08:	cmp	r3, #0
   27f0c:	strb	r0, [sp, #252]	; 0xfc
   27f10:	mov	r8, r1
   27f14:	str	r4, [sp, #256]	; 0x100
   27f18:	beq	27d80 <ftello64@plt+0x16710>
   27f1c:	bl	11424 <__ctype_get_mb_cur_max@plt>
   27f20:	mov	r1, r0
   27f24:	mov	r0, r4
   27f28:	bl	250d0 <ftello64@plt+0x13a60>
   27f2c:	add	r3, sp, #244	; 0xf4
   27f30:	mov	r1, r4
   27f34:	mov	r2, r0
   27f38:	add	r0, sp, #268	; 0x10c
   27f3c:	bl	26c24 <ftello64@plt+0x155b4>
   27f40:	cmn	r0, #1
   27f44:	str	r0, [sp, #260]	; 0x104
   27f48:	strbeq	r7, [sp, #264]	; 0x108
   27f4c:	streq	r5, [sp, #260]	; 0x104
   27f50:	beq	27dd4 <ftello64@plt+0x16764>
   27f54:	cmn	r0, #2
   27f58:	beq	27dc4 <ftello64@plt+0x16754>
   27f5c:	cmp	r0, #0
   27f60:	beq	27fe4 <ftello64@plt+0x16974>
   27f64:	ldr	r4, [sp, #268]	; 0x10c
   27f68:	add	r0, sp, #244	; 0xf4
   27f6c:	strb	r5, [sp, #264]	; 0x108
   27f70:	bl	11370 <mbsinit@plt>
   27f74:	cmp	r0, #0
   27f78:	strbne	r7, [sp, #240]	; 0xf0
   27f7c:	b	27dac <ftello64@plt+0x1673c>
   27f80:	str	r5, [sp, #204]	; 0xcc
   27f84:	ldrb	r0, [r4]
   27f88:	strb	r5, [sp, #208]	; 0xd0
   27f8c:	strb	r5, [sp, #196]	; 0xc4
   27f90:	str	r0, [sp, #212]	; 0xd4
   27f94:	mov	r4, r0
   27f98:	b	27eb8 <ftello64@plt+0x16848>
   27f9c:	ldr	r1, [sp, #256]	; 0x100
   27fa0:	ldr	r0, [sp, #200]	; 0xc8
   27fa4:	bl	11388 <memcmp@plt>
   27fa8:	adds	r0, r0, #0
   27fac:	movne	r0, #1
   27fb0:	b	27ed8 <ftello64@plt+0x16868>
   27fb4:	add	r0, sp, #244	; 0xf4
   27fb8:	bl	11370 <mbsinit@plt>
   27fbc:	cmp	r0, #0
   27fc0:	beq	28190 <ftello64@plt+0x16b20>
   27fc4:	strb	r5, [sp, #240]	; 0xf0
   27fc8:	b	27f1c <ftello64@plt+0x168ac>
   27fcc:	ldr	r0, [sp, #200]	; 0xc8
   27fd0:	bl	114fc <strlen@plt>
   27fd4:	strb	r7, [sp, #208]	; 0xd0
   27fd8:	strb	r5, [sp, #196]	; 0xc4
   27fdc:	str	r0, [sp, #204]	; 0xcc
   27fe0:	b	27df4 <ftello64@plt+0x16784>
   27fe4:	ldr	r3, [sp, #256]	; 0x100
   27fe8:	str	r5, [sp, #260]	; 0x104
   27fec:	ldrb	r3, [r3]
   27ff0:	cmp	r3, #0
   27ff4:	bne	281a4 <ftello64@plt+0x16b34>
   27ff8:	ldr	r4, [sp, #268]	; 0x10c
   27ffc:	cmp	r4, #0
   28000:	beq	27f68 <ftello64@plt+0x168f8>
   28004:	b	27cf0 <ftello64@plt+0x16680>
   28008:	ldr	r3, [sp, #200]	; 0xc8
   2800c:	str	r5, [sp, #204]	; 0xcc
   28010:	ldrb	r3, [r3]
   28014:	cmp	r3, #0
   28018:	bne	281a4 <ftello64@plt+0x16b34>
   2801c:	ldr	r4, [sp, #212]	; 0xd4
   28020:	cmp	r4, #0
   28024:	beq	27ea0 <ftello64@plt+0x16830>
   28028:	b	27cf0 <ftello64@plt+0x16680>
   2802c:	ldr	r4, [sp, #144]	; 0x90
   28030:	str	r5, [sp, #148]	; 0x94
   28034:	ldrb	r3, [r4]
   28038:	cmp	r3, #0
   2803c:	bne	281a4 <ftello64@plt+0x16b34>
   28040:	ldr	r4, [sp, #156]	; 0x9c
   28044:	cmp	r4, #0
   28048:	beq	27964 <ftello64@plt+0x162f4>
   2804c:	b	27cf0 <ftello64@plt+0x16680>
   28050:	add	r0, sp, #76	; 0x4c
   28054:	bl	11370 <mbsinit@plt>
   28058:	cmp	r0, #0
   2805c:	beq	28190 <ftello64@plt+0x16b20>
   28060:	strb	r5, [sp, #72]	; 0x48
   28064:	bl	11424 <__ctype_get_mb_cur_max@plt>
   28068:	mov	r1, r0
   2806c:	mov	r0, sl
   28070:	bl	250d0 <ftello64@plt+0x13a60>
   28074:	add	r3, sp, #76	; 0x4c
   28078:	mov	r1, sl
   2807c:	mov	r2, r0
   28080:	add	r0, sp, #100	; 0x64
   28084:	bl	26c24 <ftello64@plt+0x155b4>
   28088:	cmn	r0, #1
   2808c:	str	r0, [sp, #92]	; 0x5c
   28090:	strbeq	r7, [sp, #96]	; 0x60
   28094:	streq	r5, [sp, #92]	; 0x5c
   28098:	strbeq	r5, [sp, #84]	; 0x54
   2809c:	beq	27d50 <ftello64@plt+0x166e0>
   280a0:	cmn	r0, #2
   280a4:	beq	28118 <ftello64@plt+0x16aa8>
   280a8:	cmp	r0, #0
   280ac:	beq	2816c <ftello64@plt+0x16afc>
   280b0:	ldr	r4, [sp, #100]	; 0x64
   280b4:	add	r0, sp, #76	; 0x4c
   280b8:	strb	r5, [sp, #96]	; 0x60
   280bc:	bl	11370 <mbsinit@plt>
   280c0:	strb	r5, [sp, #84]	; 0x54
   280c4:	cmp	r0, #0
   280c8:	strbne	r7, [sp, #72]	; 0x48
   280cc:	b	27d48 <ftello64@plt+0x166d8>
   280d0:	mov	r8, r3
   280d4:	b	27be8 <ftello64@plt+0x16578>
   280d8:	ldr	r3, [sp, #32]
   280dc:	str	r5, [sp, #36]	; 0x24
   280e0:	ldrb	r3, [r3]
   280e4:	cmp	r3, #0
   280e8:	bne	281a4 <ftello64@plt+0x16b34>
   280ec:	ldr	r4, [sp, #44]	; 0x2c
   280f0:	cmp	r4, #0
   280f4:	beq	27784 <ftello64@plt+0x16114>
   280f8:	b	27cf0 <ftello64@plt+0x16680>
   280fc:	ldr	r4, [sp, #268]	; 0x10c
   28100:	add	r0, sp, #244	; 0xf4
   28104:	strb	r5, [sp, #264]	; 0x108
   28108:	bl	11370 <mbsinit@plt>
   2810c:	cmp	r0, #0
   28110:	strbne	r7, [sp, #240]	; 0xf0
   28114:	b	27c68 <ftello64@plt+0x165f8>
   28118:	ldr	r0, [sp, #88]	; 0x58
   2811c:	bl	114fc <strlen@plt>
   28120:	strb	r7, [sp, #96]	; 0x60
   28124:	strb	r5, [sp, #84]	; 0x54
   28128:	str	r0, [sp, #92]	; 0x5c
   2812c:	b	27d50 <ftello64@plt+0x166e0>
   28130:	ldr	r0, [sp, #240]	; 0xf0
   28134:	b	277b4 <ftello64@plt+0x16144>
   28138:	add	r3, r8, #1
   2813c:	ldr	r8, [sp, #8]
   28140:	b	27af8 <ftello64@plt+0x16488>
   28144:	str	r5, [sp, #260]	; 0x104
   28148:	strb	r6, [sp, #264]	; 0x108
   2814c:	ldr	r4, [sp, #256]	; 0x100
   28150:	b	27d60 <ftello64@plt+0x166f0>
   28154:	ldr	r4, [sp, #256]	; 0x100
   28158:	mov	r0, r4
   2815c:	bl	114fc <strlen@plt>
   28160:	strb	r6, [sp, #264]	; 0x108
   28164:	str	r0, [sp, #260]	; 0x104
   28168:	b	27d60 <ftello64@plt+0x166f0>
   2816c:	ldr	r4, [sp, #88]	; 0x58
   28170:	str	r5, [sp, #92]	; 0x5c
   28174:	ldrb	r3, [r4]
   28178:	cmp	r3, #0
   2817c:	bne	281a4 <ftello64@plt+0x16b34>
   28180:	ldr	r4, [sp, #100]	; 0x64
   28184:	cmp	r4, #0
   28188:	beq	280b4 <ftello64@plt+0x16a44>
   2818c:	b	27cf0 <ftello64@plt+0x16680>
   28190:	ldr	r3, [pc, #76]	; 281e4 <ftello64@plt+0x16b74>
   28194:	mov	r2, #143	; 0x8f
   28198:	ldr	r1, [pc, #72]	; 281e8 <ftello64@plt+0x16b78>
   2819c:	ldr	r0, [pc, #76]	; 281f0 <ftello64@plt+0x16b80>
   281a0:	bl	11664 <__assert_fail@plt>
   281a4:	ldr	r3, [pc, #56]	; 281e4 <ftello64@plt+0x16b74>
   281a8:	mov	r2, #171	; 0xab
   281ac:	ldr	r1, [pc, #52]	; 281e8 <ftello64@plt+0x16b78>
   281b0:	ldr	r0, [pc, #60]	; 281f4 <ftello64@plt+0x16b84>
   281b4:	bl	11664 <__assert_fail@plt>
   281b8:	add	r8, r8, #1
   281bc:	mov	sl, r3
   281c0:	b	279a8 <ftello64@plt+0x16338>
   281c4:	cmp	r3, #0
   281c8:	beq	27d04 <ftello64@plt+0x16694>
   281cc:	ldrb	r3, [sp, #96]	; 0x60
   281d0:	cmp	r3, #0
   281d4:	ldrne	r4, [sp, #100]	; 0x64
   281d8:	beq	27d50 <ftello64@plt+0x166e0>
   281dc:	b	27d48 <ftello64@plt+0x166d8>
   281e0:	andeq	sl, r2, r0, lsl #11
   281e4:	andeq	sl, r2, r0, lsr #11
   281e8:	andeq	r9, r2, r0, asr lr
   281ec:	muleq	r2, r0, lr
   281f0:	andeq	r9, r2, r0, ror #28
   281f4:	andeq	r9, r2, r8, ror lr
   281f8:	push	{r4, r5, r6, lr}
   281fc:	subs	r4, r2, #0
   28200:	mov	r6, r0
   28204:	mov	r5, r1
   28208:	beq	28234 <ftello64@plt+0x16bc4>
   2820c:	mov	r1, r4
   28210:	mvn	r0, #0
   28214:	bl	28a8c <ftello64@plt+0x1741c>
   28218:	cmp	r0, r5
   2821c:	bcs	28234 <ftello64@plt+0x16bc4>
   28220:	bl	11514 <__errno_location@plt>
   28224:	mov	r3, #12
   28228:	str	r3, [r0]
   2822c:	mov	r0, #0
   28230:	pop	{r4, r5, r6, pc}
   28234:	mul	r1, r5, r4
   28238:	mov	r0, r6
   2823c:	pop	{r4, r5, r6, lr}
   28240:	b	267b4 <ftello64@plt+0x15144>
   28244:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   28248:	sub	sp, sp, #4096	; 0x1000
   2824c:	sub	sp, sp, #36	; 0x24
   28250:	mov	sl, #0
   28254:	mov	r8, r1
   28258:	mov	r6, r0
   2825c:	str	r0, [sp, #12]
   28260:	str	r3, [sp, #8]
   28264:	mov	r0, r2
   28268:	add	r4, sp, #32
   2826c:	mov	r5, r2
   28270:	str	sl, [sp]
   28274:	mov	r3, sl
   28278:	mov	r2, sl
   2827c:	mov	r1, sl
   28280:	bl	112d4 <iconv@plt>
   28284:	cmp	r8, sl
   28288:	str	r6, [r4, #-16]
   2828c:	str	r8, [r4, #-12]
   28290:	beq	2849c <ftello64@plt+0x16e2c>
   28294:	add	r7, sp, #24
   28298:	add	r6, sp, #28
   2829c:	mov	r9, #4096	; 0x1000
   282a0:	b	282bc <ftello64@plt+0x16c4c>
   282a4:	ldr	r3, [r4, #-8]
   282a8:	ldr	r2, [r4, #-12]
   282ac:	sub	r3, r3, r4
   282b0:	cmp	r2, #0
   282b4:	add	sl, sl, r3
   282b8:	beq	282f8 <ftello64@plt+0x16c88>
   282bc:	str	r6, [sp]
   282c0:	mov	r3, r7
   282c4:	add	r2, sp, #20
   282c8:	add	r1, sp, #16
   282cc:	mov	r0, r5
   282d0:	stmdb	r4, {r4, r9}
   282d4:	bl	112d4 <iconv@plt>
   282d8:	cmn	r0, #1
   282dc:	bne	282a4 <ftello64@plt+0x16c34>
   282e0:	bl	11514 <__errno_location@plt>
   282e4:	ldr	r3, [r0]
   282e8:	cmp	r3, #7
   282ec:	beq	282a4 <ftello64@plt+0x16c34>
   282f0:	cmp	r3, #22
   282f4:	bne	28488 <ftello64@plt+0x16e18>
   282f8:	mov	ip, #4096	; 0x1000
   282fc:	mov	r2, #0
   28300:	str	r6, [sp]
   28304:	mov	r1, r2
   28308:	mov	r3, r7
   2830c:	mov	r0, r5
   28310:	stmdb	r4, {r4, ip}
   28314:	bl	112d4 <iconv@plt>
   28318:	cmn	r0, #1
   2831c:	beq	28488 <ftello64@plt+0x16e18>
   28320:	ldr	r9, [r4, #-8]
   28324:	sub	r9, r9, r4
   28328:	adds	r9, r9, sl
   2832c:	beq	28428 <ftello64@plt+0x16db8>
   28330:	ldr	r3, [sp, #8]
   28334:	ldr	fp, [r3]
   28338:	cmp	fp, #0
   2833c:	beq	28404 <ftello64@plt+0x16d94>
   28340:	add	r3, sp, #4160	; 0x1040
   28344:	add	r3, r3, #8
   28348:	ldr	r3, [r3]
   2834c:	ldr	r3, [r3]
   28350:	cmp	r9, r3
   28354:	bhi	28404 <ftello64@plt+0x16d94>
   28358:	mov	r3, #0
   2835c:	str	r3, [sp]
   28360:	mov	r2, r3
   28364:	mov	r1, r3
   28368:	mov	r0, r5
   2836c:	bl	112d4 <iconv@plt>
   28370:	ldr	r3, [sp, #12]
   28374:	mov	sl, r4
   28378:	stmdb	r4, {r3, r8, fp}
   2837c:	str	r9, [sl], #-12
   28380:	b	283a8 <ftello64@plt+0x16d38>
   28384:	str	r4, [sp]
   28388:	mov	r3, r6
   2838c:	mov	r2, r7
   28390:	mov	r1, sl
   28394:	mov	r0, r5
   28398:	bl	112d4 <iconv@plt>
   2839c:	cmn	r0, #1
   283a0:	beq	2844c <ftello64@plt+0x16ddc>
   283a4:	ldr	r8, [r4, #-8]
   283a8:	cmp	r8, #0
   283ac:	bne	28384 <ftello64@plt+0x16d14>
   283b0:	mov	r2, #0
   283b4:	str	r4, [sp]
   283b8:	mov	r3, r6
   283bc:	mov	r0, r5
   283c0:	mov	r1, r2
   283c4:	bl	112d4 <iconv@plt>
   283c8:	cmn	r0, #1
   283cc:	beq	2845c <ftello64@plt+0x16dec>
   283d0:	ldr	r3, [r4]
   283d4:	cmp	r3, #0
   283d8:	bne	284ac <ftello64@plt+0x16e3c>
   283dc:	ldr	r2, [sp, #8]
   283e0:	str	fp, [r2]
   283e4:	add	r2, sp, #4160	; 0x1040
   283e8:	add	r2, r2, #8
   283ec:	ldr	r2, [r2]
   283f0:	str	r9, [r2]
   283f4:	mov	r0, r3
   283f8:	add	sp, sp, #4096	; 0x1000
   283fc:	add	sp, sp, #36	; 0x24
   28400:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   28404:	mov	r0, r9
   28408:	bl	26788 <ftello64@plt+0x15118>
   2840c:	subs	fp, r0, #0
   28410:	bne	28358 <ftello64@plt+0x16ce8>
   28414:	bl	11514 <__errno_location@plt>
   28418:	mov	r2, #12
   2841c:	mvn	r3, #0
   28420:	str	r2, [r0]
   28424:	b	283f4 <ftello64@plt+0x16d84>
   28428:	add	r3, sp, #4160	; 0x1040
   2842c:	add	r3, r3, #8
   28430:	ldr	r3, [r3]
   28434:	str	r9, [r3]
   28438:	mov	r3, r9
   2843c:	mov	r0, r3
   28440:	add	sp, sp, #4096	; 0x1000
   28444:	add	sp, sp, #36	; 0x24
   28448:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   2844c:	bl	11514 <__errno_location@plt>
   28450:	ldr	r3, [r0]
   28454:	cmp	r3, #22
   28458:	beq	283b0 <ftello64@plt+0x16d40>
   2845c:	ldr	r3, [sp, #8]
   28460:	ldr	r3, [r3]
   28464:	cmp	fp, r3
   28468:	beq	28488 <ftello64@plt+0x16e18>
   2846c:	mov	r0, fp
   28470:	bl	14c70 <ftello64@plt+0x3600>
   28474:	mvn	r3, #0
   28478:	mov	r0, r3
   2847c:	add	sp, sp, #4096	; 0x1000
   28480:	add	sp, sp, #36	; 0x24
   28484:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   28488:	mvn	r3, #0
   2848c:	mov	r0, r3
   28490:	add	sp, sp, #4096	; 0x1000
   28494:	add	sp, sp, #36	; 0x24
   28498:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   2849c:	mov	sl, r8
   284a0:	add	r7, sp, #24
   284a4:	add	r6, sp, #28
   284a8:	b	282f8 <ftello64@plt+0x16c88>
   284ac:	bl	1164c <abort@plt>
   284b0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   284b4:	sub	sp, sp, #28
   284b8:	mov	r8, r1
   284bc:	str	r0, [sp, #8]
   284c0:	bl	114fc <strlen@plt>
   284c4:	cmp	r0, #4096	; 0x1000
   284c8:	mov	r4, r0
   284cc:	lslcc	r4, r0, #4
   284d0:	add	r7, r4, #1
   284d4:	str	r0, [sp, #12]
   284d8:	mov	r0, r7
   284dc:	bl	26788 <ftello64@plt+0x15118>
   284e0:	subs	r6, r0, #0
   284e4:	beq	28674 <ftello64@plt+0x17004>
   284e8:	mov	r3, #0
   284ec:	str	r3, [sp]
   284f0:	mov	r2, r3
   284f4:	mov	r1, r3
   284f8:	mov	r0, r8
   284fc:	bl	112d4 <iconv@plt>
   28500:	add	r9, sp, #20
   28504:	str	r6, [sp, #16]
   28508:	str	r4, [sp, #20]
   2850c:	b	2856c <ftello64@plt+0x16efc>
   28510:	bl	11514 <__errno_location@plt>
   28514:	mov	r1, r5
   28518:	mov	sl, r0
   2851c:	mov	r0, r6
   28520:	ldr	r3, [sl]
   28524:	cmp	r3, #22
   28528:	beq	28590 <ftello64@plt+0x16f20>
   2852c:	cmp	r3, #7
   28530:	bne	28650 <ftello64@plt+0x16fe0>
   28534:	ldr	r4, [sp, #16]
   28538:	cmp	r7, r5
   2853c:	sub	r4, r4, r6
   28540:	bcs	28648 <ftello64@plt+0x16fd8>
   28544:	bl	267b4 <ftello64@plt+0x15144>
   28548:	sub	r3, r5, #1
   2854c:	sub	r3, r3, r4
   28550:	mov	r7, r5
   28554:	cmp	r0, #0
   28558:	add	r4, r0, r4
   2855c:	beq	28648 <ftello64@plt+0x16fd8>
   28560:	mov	r6, r0
   28564:	str	r4, [sp, #16]
   28568:	str	r3, [sp, #20]
   2856c:	str	r9, [sp]
   28570:	add	r3, sp, #16
   28574:	add	r2, sp, #12
   28578:	add	r1, sp, #8
   2857c:	mov	r0, r8
   28580:	bl	112d4 <iconv@plt>
   28584:	lsl	r5, r7, #1
   28588:	cmn	r0, #1
   2858c:	beq	28510 <ftello64@plt+0x16ea0>
   28590:	mov	sl, #0
   28594:	b	285ec <ftello64@plt+0x16f7c>
   28598:	bl	11514 <__errno_location@plt>
   2859c:	mov	r1, r5
   285a0:	mov	fp, r0
   285a4:	mov	r0, r6
   285a8:	ldr	r3, [fp]
   285ac:	cmp	r3, #7
   285b0:	bne	28650 <ftello64@plt+0x16fe0>
   285b4:	ldr	r4, [sp, #16]
   285b8:	cmp	r7, r5
   285bc:	sub	r4, r4, r6
   285c0:	bcs	28668 <ftello64@plt+0x16ff8>
   285c4:	bl	267b4 <ftello64@plt+0x15144>
   285c8:	sub	r3, r5, #1
   285cc:	sub	r3, r3, r4
   285d0:	mov	r7, r5
   285d4:	cmp	r0, #0
   285d8:	add	r4, r0, r4
   285dc:	beq	28668 <ftello64@plt+0x16ff8>
   285e0:	mov	r6, r0
   285e4:	str	r4, [sp, #16]
   285e8:	str	r3, [sp, #20]
   285ec:	str	r9, [sp]
   285f0:	add	r3, sp, #16
   285f4:	mov	r2, sl
   285f8:	mov	r1, #0
   285fc:	mov	r0, r8
   28600:	bl	112d4 <iconv@plt>
   28604:	lsl	r5, r7, #1
   28608:	cmn	r0, #1
   2860c:	beq	28598 <ftello64@plt+0x16f28>
   28610:	ldr	r3, [sp, #16]
   28614:	mov	r2, #0
   28618:	add	r1, r3, #1
   2861c:	str	r1, [sp, #16]
   28620:	strb	r2, [r3]
   28624:	ldr	r1, [sp, #16]
   28628:	sub	r1, r1, r6
   2862c:	cmp	r7, r1
   28630:	bls	2865c <ftello64@plt+0x16fec>
   28634:	mov	r0, r6
   28638:	bl	267b4 <ftello64@plt+0x15144>
   2863c:	cmp	r0, #0
   28640:	movne	r6, r0
   28644:	b	2865c <ftello64@plt+0x16fec>
   28648:	mov	r3, #12
   2864c:	str	r3, [sl]
   28650:	mov	r0, r6
   28654:	bl	14c70 <ftello64@plt+0x3600>
   28658:	mov	r6, #0
   2865c:	mov	r0, r6
   28660:	add	sp, sp, #28
   28664:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   28668:	mov	r3, #12
   2866c:	str	r3, [fp]
   28670:	b	28650 <ftello64@plt+0x16fe0>
   28674:	bl	11514 <__errno_location@plt>
   28678:	mov	r3, #12
   2867c:	str	r3, [r0]
   28680:	b	2865c <ftello64@plt+0x16fec>
   28684:	push	{r4, r5, r6, lr}
   28688:	mov	r4, r0
   2868c:	ldrb	r3, [r0]
   28690:	cmp	r3, #0
   28694:	beq	286b4 <ftello64@plt+0x17044>
   28698:	mov	r6, r1
   2869c:	mov	r0, r6
   286a0:	mov	r1, r2
   286a4:	mov	r5, r2
   286a8:	bl	26810 <ftello64@plt+0x151a0>
   286ac:	cmp	r0, #0
   286b0:	bne	286cc <ftello64@plt+0x1705c>
   286b4:	mov	r0, r4
   286b8:	bl	113b8 <strdup@plt>
   286bc:	subs	r4, r0, #0
   286c0:	beq	28718 <ftello64@plt+0x170a8>
   286c4:	mov	r0, r4
   286c8:	pop	{r4, r5, r6, pc}
   286cc:	mov	r0, r5
   286d0:	mov	r1, r6
   286d4:	bl	11478 <iconv_open@plt>
   286d8:	cmn	r0, #1
   286dc:	mov	r5, r0
   286e0:	beq	2872c <ftello64@plt+0x170bc>
   286e4:	mov	r0, r4
   286e8:	mov	r1, r5
   286ec:	bl	284b0 <ftello64@plt+0x16e40>
   286f0:	subs	r4, r0, #0
   286f4:	beq	28734 <ftello64@plt+0x170c4>
   286f8:	mov	r0, r5
   286fc:	bl	112bc <iconv_close@plt>
   28700:	cmp	r0, #0
   28704:	bge	286c4 <ftello64@plt+0x17054>
   28708:	mov	r0, r4
   2870c:	bl	14c70 <ftello64@plt+0x3600>
   28710:	mov	r4, #0
   28714:	b	286c4 <ftello64@plt+0x17054>
   28718:	bl	11514 <__errno_location@plt>
   2871c:	mov	r3, #12
   28720:	str	r3, [r0]
   28724:	mov	r0, r4
   28728:	pop	{r4, r5, r6, pc}
   2872c:	mov	r4, #0
   28730:	b	286c4 <ftello64@plt+0x17054>
   28734:	bl	11514 <__errno_location@plt>
   28738:	mov	r6, r0
   2873c:	mov	r0, r5
   28740:	ldr	r5, [r6]
   28744:	bl	112bc <iconv_close@plt>
   28748:	str	r5, [r6]
   2874c:	b	286c4 <ftello64@plt+0x17054>
   28750:	push	{lr}		; (str lr, [sp, #-4]!)
   28754:	sub	sp, sp, #268	; 0x10c
   28758:	add	r1, sp, #4
   2875c:	ldr	r2, [pc, #60]	; 287a0 <ftello64@plt+0x17130>
   28760:	bl	289f4 <ftello64@plt+0x17384>
   28764:	cmp	r0, #0
   28768:	movne	r0, #0
   2876c:	bne	28798 <ftello64@plt+0x17128>
   28770:	ldr	r1, [pc, #44]	; 287a4 <ftello64@plt+0x17134>
   28774:	add	r0, sp, #4
   28778:	bl	112e0 <strcmp@plt>
   2877c:	cmp	r0, #0
   28780:	beq	28798 <ftello64@plt+0x17128>
   28784:	add	r0, sp, #4
   28788:	ldr	r1, [pc, #24]	; 287a8 <ftello64@plt+0x17138>
   2878c:	bl	112e0 <strcmp@plt>
   28790:	adds	r0, r0, #0
   28794:	movne	r0, #1
   28798:	add	sp, sp, #268	; 0x10c
   2879c:	pop	{pc}		; (ldr pc, [sp], #4)
   287a0:	andeq	r0, r0, r1, lsl #2
   287a4:			; <UNDEFINED> instruction: 0x0002a5b4
   287a8:			; <UNDEFINED> instruction: 0x0002a5b8
   287ac:	cmn	r0, #-2147483631	; 0x80000011
   287b0:	bls	287bc <ftello64@plt+0x1714c>
   287b4:	mov	r0, #0
   287b8:	bx	lr
   287bc:	push	{r4, lr}
   287c0:	add	r0, r0, #16
   287c4:	bl	1146c <malloc@plt>
   287c8:	cmp	r0, #0
   287cc:	beq	287f4 <ftello64@plt+0x17184>
   287d0:	cmn	r0, #9
   287d4:	addls	r3, r0, #8
   287d8:	bicls	r2, r3, #15
   287dc:	movhi	r2, #0
   287e0:	rsb	r3, r0, #8
   287e4:	add	r3, r3, r2
   287e8:	add	r0, r0, r3
   287ec:	strb	r3, [r0, #-1]
   287f0:	pop	{r4, pc}
   287f4:	mov	r0, #0
   287f8:	pop	{r4, pc}
   287fc:	tst	r0, #7
   28800:	bne	28818 <ftello64@plt+0x171a8>
   28804:	tst	r0, #8
   28808:	bxeq	lr
   2880c:	ldrb	r3, [r0, #-1]
   28810:	sub	r0, r0, r3
   28814:	b	14c70 <ftello64@plt+0x3600>
   28818:	push	{r4, lr}
   2881c:	bl	1164c <abort@plt>
   28820:	push	{r4, r5, r6, r7, r8, r9, lr}
   28824:	sub	sp, sp, #60	; 0x3c
   28828:	mov	r9, r0
   2882c:	bl	11424 <__ctype_get_mb_cur_max@plt>
   28830:	cmp	r0, #1
   28834:	bls	2899c <ftello64@plt+0x1732c>
   28838:	mov	r3, #0
   2883c:	ldr	r8, [pc, #408]	; 289dc <ftello64@plt+0x1736c>
   28840:	mov	r5, r3
   28844:	mov	r4, r9
   28848:	mov	r6, r3
   2884c:	mov	r7, #1
   28850:	str	r9, [sp, #16]
   28854:	strb	r3, [sp]
   28858:	str	r3, [sp, #4]
   2885c:	strb	r3, [sp, #12]
   28860:	str	r3, [sp, #8]
   28864:	ldrb	r3, [sp]
   28868:	cmp	r3, #0
   2886c:	bne	288c4 <ftello64@plt+0x17254>
   28870:	ldrb	r3, [r4]
   28874:	and	r2, r3, #31
   28878:	lsr	r3, r3, #5
   2887c:	ldr	r3, [r8, r3, lsl #2]
   28880:	lsr	r3, r3, r2
   28884:	tst	r3, #1
   28888:	beq	288b0 <ftello64@plt+0x17240>
   2888c:	str	r7, [sp, #20]
   28890:	ldrb	r4, [r4]
   28894:	strb	r7, [sp, #24]
   28898:	cmp	r4, #0
   2889c:	str	r4, [sp, #28]
   288a0:	bne	28924 <ftello64@plt+0x172b4>
   288a4:	mov	r0, r5
   288a8:	add	sp, sp, #60	; 0x3c
   288ac:	pop	{r4, r5, r6, r7, r8, r9, pc}
   288b0:	add	r0, sp, #4
   288b4:	bl	11370 <mbsinit@plt>
   288b8:	cmp	r0, #0
   288bc:	beq	289b4 <ftello64@plt+0x17344>
   288c0:	strb	r7, [sp]
   288c4:	bl	11424 <__ctype_get_mb_cur_max@plt>
   288c8:	mov	r1, r0
   288cc:	mov	r0, r4
   288d0:	bl	250d0 <ftello64@plt+0x13a60>
   288d4:	add	r3, sp, #4
   288d8:	mov	r1, r4
   288dc:	mov	r2, r0
   288e0:	add	r0, sp, #28
   288e4:	bl	26c24 <ftello64@plt+0x155b4>
   288e8:	cmn	r0, #1
   288ec:	str	r0, [sp, #20]
   288f0:	beq	28940 <ftello64@plt+0x172d0>
   288f4:	cmn	r0, #2
   288f8:	beq	28984 <ftello64@plt+0x17314>
   288fc:	cmp	r0, #0
   28900:	beq	28950 <ftello64@plt+0x172e0>
   28904:	ldr	r4, [sp, #28]
   28908:	add	r0, sp, #4
   2890c:	strb	r7, [sp, #24]
   28910:	bl	11370 <mbsinit@plt>
   28914:	cmp	r0, #0
   28918:	strbne	r6, [sp]
   2891c:	cmp	r4, #0
   28920:	beq	288a4 <ftello64@plt+0x17234>
   28924:	ldr	r4, [sp, #16]
   28928:	ldr	r3, [sp, #20]
   2892c:	add	r5, r5, #1
   28930:	add	r4, r4, r3
   28934:	strb	r6, [sp, #12]
   28938:	str	r4, [sp, #16]
   2893c:	b	28864 <ftello64@plt+0x171f4>
   28940:	str	r7, [sp, #20]
   28944:	strb	r6, [sp, #24]
   28948:	ldr	r4, [sp, #16]
   2894c:	b	28928 <ftello64@plt+0x172b8>
   28950:	ldr	r4, [sp, #16]
   28954:	str	r7, [sp, #20]
   28958:	ldrb	r3, [r4]
   2895c:	cmp	r3, #0
   28960:	bne	289c8 <ftello64@plt+0x17358>
   28964:	ldr	r4, [sp, #28]
   28968:	cmp	r4, #0
   2896c:	beq	28908 <ftello64@plt+0x17298>
   28970:	ldr	r3, [pc, #104]	; 289e0 <ftello64@plt+0x17370>
   28974:	mov	r2, #172	; 0xac
   28978:	ldr	r1, [pc, #100]	; 289e4 <ftello64@plt+0x17374>
   2897c:	ldr	r0, [pc, #100]	; 289e8 <ftello64@plt+0x17378>
   28980:	bl	11664 <__assert_fail@plt>
   28984:	ldr	r4, [sp, #16]
   28988:	mov	r0, r4
   2898c:	bl	114fc <strlen@plt>
   28990:	strb	r6, [sp, #24]
   28994:	str	r0, [sp, #20]
   28998:	b	28928 <ftello64@plt+0x172b8>
   2899c:	mov	r0, r9
   289a0:	bl	114fc <strlen@plt>
   289a4:	mov	r5, r0
   289a8:	mov	r0, r5
   289ac:	add	sp, sp, #60	; 0x3c
   289b0:	pop	{r4, r5, r6, r7, r8, r9, pc}
   289b4:	ldr	r3, [pc, #36]	; 289e0 <ftello64@plt+0x17370>
   289b8:	mov	r2, #143	; 0x8f
   289bc:	ldr	r1, [pc, #32]	; 289e4 <ftello64@plt+0x17374>
   289c0:	ldr	r0, [pc, #36]	; 289ec <ftello64@plt+0x1737c>
   289c4:	bl	11664 <__assert_fail@plt>
   289c8:	ldr	r3, [pc, #16]	; 289e0 <ftello64@plt+0x17370>
   289cc:	mov	r2, #171	; 0xab
   289d0:	ldr	r1, [pc, #12]	; 289e4 <ftello64@plt+0x17374>
   289d4:	ldr	r0, [pc, #20]	; 289f0 <ftello64@plt+0x17380>
   289d8:	bl	11664 <__assert_fail@plt>
   289dc:	andeq	sl, r2, r0, lsl #11
   289e0:	andeq	sl, r2, r0, asr #11
   289e4:	andeq	r9, r2, r0, asr lr
   289e8:	muleq	r2, r0, lr
   289ec:	andeq	r9, r2, r0, ror #28
   289f0:	andeq	r9, r2, r8, ror lr
   289f4:	push	{r4, r5, r6, lr}
   289f8:	mov	r5, r1
   289fc:	mov	r1, #0
   28a00:	mov	r4, r2
   28a04:	bl	115c8 <setlocale@plt>
   28a08:	subs	r6, r0, #0
   28a0c:	beq	28a68 <ftello64@plt+0x173f8>
   28a10:	bl	114fc <strlen@plt>
   28a14:	cmp	r4, r0
   28a18:	bhi	28a50 <ftello64@plt+0x173e0>
   28a1c:	cmp	r4, #0
   28a20:	bne	28a2c <ftello64@plt+0x173bc>
   28a24:	mov	r0, #34	; 0x22
   28a28:	pop	{r4, r5, r6, pc}
   28a2c:	sub	r4, r4, #1
   28a30:	mov	r1, r6
   28a34:	mov	r2, r4
   28a38:	mov	r0, r5
   28a3c:	bl	1134c <memcpy@plt>
   28a40:	mov	r3, #0
   28a44:	strb	r3, [r5, r4]
   28a48:	mov	r0, #34	; 0x22
   28a4c:	pop	{r4, r5, r6, pc}
   28a50:	add	r2, r0, #1
   28a54:	mov	r1, r6
   28a58:	mov	r0, r5
   28a5c:	bl	1134c <memcpy@plt>
   28a60:	mov	r0, #0
   28a64:	pop	{r4, r5, r6, pc}
   28a68:	cmp	r4, #0
   28a6c:	beq	28a7c <ftello64@plt+0x1740c>
   28a70:	strb	r6, [r5]
   28a74:	mov	r0, #22
   28a78:	pop	{r4, r5, r6, pc}
   28a7c:	mov	r0, #22
   28a80:	pop	{r4, r5, r6, pc}
   28a84:	mov	r1, #0
   28a88:	b	115c8 <setlocale@plt>
   28a8c:	subs	r2, r1, #1
   28a90:	bxeq	lr
   28a94:	bcc	28c6c <ftello64@plt+0x175fc>
   28a98:	cmp	r0, r1
   28a9c:	bls	28c50 <ftello64@plt+0x175e0>
   28aa0:	tst	r1, r2
   28aa4:	beq	28c5c <ftello64@plt+0x175ec>
   28aa8:	clz	r3, r0
   28aac:	clz	r2, r1
   28ab0:	sub	r3, r2, r3
   28ab4:	rsbs	r3, r3, #31
   28ab8:	addne	r3, r3, r3, lsl #1
   28abc:	mov	r2, #0
   28ac0:	addne	pc, pc, r3, lsl #2
   28ac4:	nop			; (mov r0, r0)
   28ac8:	cmp	r0, r1, lsl #31
   28acc:	adc	r2, r2, r2
   28ad0:	subcs	r0, r0, r1, lsl #31
   28ad4:	cmp	r0, r1, lsl #30
   28ad8:	adc	r2, r2, r2
   28adc:	subcs	r0, r0, r1, lsl #30
   28ae0:	cmp	r0, r1, lsl #29
   28ae4:	adc	r2, r2, r2
   28ae8:	subcs	r0, r0, r1, lsl #29
   28aec:	cmp	r0, r1, lsl #28
   28af0:	adc	r2, r2, r2
   28af4:	subcs	r0, r0, r1, lsl #28
   28af8:	cmp	r0, r1, lsl #27
   28afc:	adc	r2, r2, r2
   28b00:	subcs	r0, r0, r1, lsl #27
   28b04:	cmp	r0, r1, lsl #26
   28b08:	adc	r2, r2, r2
   28b0c:	subcs	r0, r0, r1, lsl #26
   28b10:	cmp	r0, r1, lsl #25
   28b14:	adc	r2, r2, r2
   28b18:	subcs	r0, r0, r1, lsl #25
   28b1c:	cmp	r0, r1, lsl #24
   28b20:	adc	r2, r2, r2
   28b24:	subcs	r0, r0, r1, lsl #24
   28b28:	cmp	r0, r1, lsl #23
   28b2c:	adc	r2, r2, r2
   28b30:	subcs	r0, r0, r1, lsl #23
   28b34:	cmp	r0, r1, lsl #22
   28b38:	adc	r2, r2, r2
   28b3c:	subcs	r0, r0, r1, lsl #22
   28b40:	cmp	r0, r1, lsl #21
   28b44:	adc	r2, r2, r2
   28b48:	subcs	r0, r0, r1, lsl #21
   28b4c:	cmp	r0, r1, lsl #20
   28b50:	adc	r2, r2, r2
   28b54:	subcs	r0, r0, r1, lsl #20
   28b58:	cmp	r0, r1, lsl #19
   28b5c:	adc	r2, r2, r2
   28b60:	subcs	r0, r0, r1, lsl #19
   28b64:	cmp	r0, r1, lsl #18
   28b68:	adc	r2, r2, r2
   28b6c:	subcs	r0, r0, r1, lsl #18
   28b70:	cmp	r0, r1, lsl #17
   28b74:	adc	r2, r2, r2
   28b78:	subcs	r0, r0, r1, lsl #17
   28b7c:	cmp	r0, r1, lsl #16
   28b80:	adc	r2, r2, r2
   28b84:	subcs	r0, r0, r1, lsl #16
   28b88:	cmp	r0, r1, lsl #15
   28b8c:	adc	r2, r2, r2
   28b90:	subcs	r0, r0, r1, lsl #15
   28b94:	cmp	r0, r1, lsl #14
   28b98:	adc	r2, r2, r2
   28b9c:	subcs	r0, r0, r1, lsl #14
   28ba0:	cmp	r0, r1, lsl #13
   28ba4:	adc	r2, r2, r2
   28ba8:	subcs	r0, r0, r1, lsl #13
   28bac:	cmp	r0, r1, lsl #12
   28bb0:	adc	r2, r2, r2
   28bb4:	subcs	r0, r0, r1, lsl #12
   28bb8:	cmp	r0, r1, lsl #11
   28bbc:	adc	r2, r2, r2
   28bc0:	subcs	r0, r0, r1, lsl #11
   28bc4:	cmp	r0, r1, lsl #10
   28bc8:	adc	r2, r2, r2
   28bcc:	subcs	r0, r0, r1, lsl #10
   28bd0:	cmp	r0, r1, lsl #9
   28bd4:	adc	r2, r2, r2
   28bd8:	subcs	r0, r0, r1, lsl #9
   28bdc:	cmp	r0, r1, lsl #8
   28be0:	adc	r2, r2, r2
   28be4:	subcs	r0, r0, r1, lsl #8
   28be8:	cmp	r0, r1, lsl #7
   28bec:	adc	r2, r2, r2
   28bf0:	subcs	r0, r0, r1, lsl #7
   28bf4:	cmp	r0, r1, lsl #6
   28bf8:	adc	r2, r2, r2
   28bfc:	subcs	r0, r0, r1, lsl #6
   28c00:	cmp	r0, r1, lsl #5
   28c04:	adc	r2, r2, r2
   28c08:	subcs	r0, r0, r1, lsl #5
   28c0c:	cmp	r0, r1, lsl #4
   28c10:	adc	r2, r2, r2
   28c14:	subcs	r0, r0, r1, lsl #4
   28c18:	cmp	r0, r1, lsl #3
   28c1c:	adc	r2, r2, r2
   28c20:	subcs	r0, r0, r1, lsl #3
   28c24:	cmp	r0, r1, lsl #2
   28c28:	adc	r2, r2, r2
   28c2c:	subcs	r0, r0, r1, lsl #2
   28c30:	cmp	r0, r1, lsl #1
   28c34:	adc	r2, r2, r2
   28c38:	subcs	r0, r0, r1, lsl #1
   28c3c:	cmp	r0, r1
   28c40:	adc	r2, r2, r2
   28c44:	subcs	r0, r0, r1
   28c48:	mov	r0, r2
   28c4c:	bx	lr
   28c50:	moveq	r0, #1
   28c54:	movne	r0, #0
   28c58:	bx	lr
   28c5c:	clz	r2, r1
   28c60:	rsb	r2, r2, #31
   28c64:	lsr	r0, r0, r2
   28c68:	bx	lr
   28c6c:	cmp	r0, #0
   28c70:	mvnne	r0, #0
   28c74:	b	28fac <ftello64@plt+0x1793c>
   28c78:	cmp	r1, #0
   28c7c:	beq	28c6c <ftello64@plt+0x175fc>
   28c80:	push	{r0, r1, lr}
   28c84:	bl	28a8c <ftello64@plt+0x1741c>
   28c88:	pop	{r1, r2, lr}
   28c8c:	mul	r3, r2, r0
   28c90:	sub	r1, r1, r3
   28c94:	bx	lr
   28c98:	cmp	r1, #0
   28c9c:	beq	28ea8 <ftello64@plt+0x17838>
   28ca0:	eor	ip, r0, r1
   28ca4:	rsbmi	r1, r1, #0
   28ca8:	subs	r2, r1, #1
   28cac:	beq	28e74 <ftello64@plt+0x17804>
   28cb0:	movs	r3, r0
   28cb4:	rsbmi	r3, r0, #0
   28cb8:	cmp	r3, r1
   28cbc:	bls	28e80 <ftello64@plt+0x17810>
   28cc0:	tst	r1, r2
   28cc4:	beq	28e90 <ftello64@plt+0x17820>
   28cc8:	clz	r2, r3
   28ccc:	clz	r0, r1
   28cd0:	sub	r2, r0, r2
   28cd4:	rsbs	r2, r2, #31
   28cd8:	addne	r2, r2, r2, lsl #1
   28cdc:	mov	r0, #0
   28ce0:	addne	pc, pc, r2, lsl #2
   28ce4:	nop			; (mov r0, r0)
   28ce8:	cmp	r3, r1, lsl #31
   28cec:	adc	r0, r0, r0
   28cf0:	subcs	r3, r3, r1, lsl #31
   28cf4:	cmp	r3, r1, lsl #30
   28cf8:	adc	r0, r0, r0
   28cfc:	subcs	r3, r3, r1, lsl #30
   28d00:	cmp	r3, r1, lsl #29
   28d04:	adc	r0, r0, r0
   28d08:	subcs	r3, r3, r1, lsl #29
   28d0c:	cmp	r3, r1, lsl #28
   28d10:	adc	r0, r0, r0
   28d14:	subcs	r3, r3, r1, lsl #28
   28d18:	cmp	r3, r1, lsl #27
   28d1c:	adc	r0, r0, r0
   28d20:	subcs	r3, r3, r1, lsl #27
   28d24:	cmp	r3, r1, lsl #26
   28d28:	adc	r0, r0, r0
   28d2c:	subcs	r3, r3, r1, lsl #26
   28d30:	cmp	r3, r1, lsl #25
   28d34:	adc	r0, r0, r0
   28d38:	subcs	r3, r3, r1, lsl #25
   28d3c:	cmp	r3, r1, lsl #24
   28d40:	adc	r0, r0, r0
   28d44:	subcs	r3, r3, r1, lsl #24
   28d48:	cmp	r3, r1, lsl #23
   28d4c:	adc	r0, r0, r0
   28d50:	subcs	r3, r3, r1, lsl #23
   28d54:	cmp	r3, r1, lsl #22
   28d58:	adc	r0, r0, r0
   28d5c:	subcs	r3, r3, r1, lsl #22
   28d60:	cmp	r3, r1, lsl #21
   28d64:	adc	r0, r0, r0
   28d68:	subcs	r3, r3, r1, lsl #21
   28d6c:	cmp	r3, r1, lsl #20
   28d70:	adc	r0, r0, r0
   28d74:	subcs	r3, r3, r1, lsl #20
   28d78:	cmp	r3, r1, lsl #19
   28d7c:	adc	r0, r0, r0
   28d80:	subcs	r3, r3, r1, lsl #19
   28d84:	cmp	r3, r1, lsl #18
   28d88:	adc	r0, r0, r0
   28d8c:	subcs	r3, r3, r1, lsl #18
   28d90:	cmp	r3, r1, lsl #17
   28d94:	adc	r0, r0, r0
   28d98:	subcs	r3, r3, r1, lsl #17
   28d9c:	cmp	r3, r1, lsl #16
   28da0:	adc	r0, r0, r0
   28da4:	subcs	r3, r3, r1, lsl #16
   28da8:	cmp	r3, r1, lsl #15
   28dac:	adc	r0, r0, r0
   28db0:	subcs	r3, r3, r1, lsl #15
   28db4:	cmp	r3, r1, lsl #14
   28db8:	adc	r0, r0, r0
   28dbc:	subcs	r3, r3, r1, lsl #14
   28dc0:	cmp	r3, r1, lsl #13
   28dc4:	adc	r0, r0, r0
   28dc8:	subcs	r3, r3, r1, lsl #13
   28dcc:	cmp	r3, r1, lsl #12
   28dd0:	adc	r0, r0, r0
   28dd4:	subcs	r3, r3, r1, lsl #12
   28dd8:	cmp	r3, r1, lsl #11
   28ddc:	adc	r0, r0, r0
   28de0:	subcs	r3, r3, r1, lsl #11
   28de4:	cmp	r3, r1, lsl #10
   28de8:	adc	r0, r0, r0
   28dec:	subcs	r3, r3, r1, lsl #10
   28df0:	cmp	r3, r1, lsl #9
   28df4:	adc	r0, r0, r0
   28df8:	subcs	r3, r3, r1, lsl #9
   28dfc:	cmp	r3, r1, lsl #8
   28e00:	adc	r0, r0, r0
   28e04:	subcs	r3, r3, r1, lsl #8
   28e08:	cmp	r3, r1, lsl #7
   28e0c:	adc	r0, r0, r0
   28e10:	subcs	r3, r3, r1, lsl #7
   28e14:	cmp	r3, r1, lsl #6
   28e18:	adc	r0, r0, r0
   28e1c:	subcs	r3, r3, r1, lsl #6
   28e20:	cmp	r3, r1, lsl #5
   28e24:	adc	r0, r0, r0
   28e28:	subcs	r3, r3, r1, lsl #5
   28e2c:	cmp	r3, r1, lsl #4
   28e30:	adc	r0, r0, r0
   28e34:	subcs	r3, r3, r1, lsl #4
   28e38:	cmp	r3, r1, lsl #3
   28e3c:	adc	r0, r0, r0
   28e40:	subcs	r3, r3, r1, lsl #3
   28e44:	cmp	r3, r1, lsl #2
   28e48:	adc	r0, r0, r0
   28e4c:	subcs	r3, r3, r1, lsl #2
   28e50:	cmp	r3, r1, lsl #1
   28e54:	adc	r0, r0, r0
   28e58:	subcs	r3, r3, r1, lsl #1
   28e5c:	cmp	r3, r1
   28e60:	adc	r0, r0, r0
   28e64:	subcs	r3, r3, r1
   28e68:	cmp	ip, #0
   28e6c:	rsbmi	r0, r0, #0
   28e70:	bx	lr
   28e74:	teq	ip, r0
   28e78:	rsbmi	r0, r0, #0
   28e7c:	bx	lr
   28e80:	movcc	r0, #0
   28e84:	asreq	r0, ip, #31
   28e88:	orreq	r0, r0, #1
   28e8c:	bx	lr
   28e90:	clz	r2, r1
   28e94:	rsb	r2, r2, #31
   28e98:	cmp	ip, #0
   28e9c:	lsr	r0, r3, r2
   28ea0:	rsbmi	r0, r0, #0
   28ea4:	bx	lr
   28ea8:	cmp	r0, #0
   28eac:	mvngt	r0, #-2147483648	; 0x80000000
   28eb0:	movlt	r0, #-2147483648	; 0x80000000
   28eb4:	b	28fac <ftello64@plt+0x1793c>
   28eb8:	cmp	r1, #0
   28ebc:	beq	28ea8 <ftello64@plt+0x17838>
   28ec0:	push	{r0, r1, lr}
   28ec4:	bl	28ca0 <ftello64@plt+0x17630>
   28ec8:	pop	{r1, r2, lr}
   28ecc:	mul	r3, r2, r0
   28ed0:	sub	r1, r1, r3
   28ed4:	bx	lr
   28ed8:	cmp	r3, #0
   28edc:	cmpeq	r2, #0
   28ee0:	bne	28f04 <ftello64@plt+0x17894>
   28ee4:	cmp	r1, #0
   28ee8:	movlt	r1, #-2147483648	; 0x80000000
   28eec:	movlt	r0, #0
   28ef0:	blt	28f00 <ftello64@plt+0x17890>
   28ef4:	cmpeq	r0, #0
   28ef8:	mvnne	r1, #-2147483648	; 0x80000000
   28efc:	mvnne	r0, #0
   28f00:	b	28fac <ftello64@plt+0x1793c>
   28f04:	sub	sp, sp, #8
   28f08:	push	{sp, lr}
   28f0c:	cmp	r1, #0
   28f10:	blt	28f30 <ftello64@plt+0x178c0>
   28f14:	cmp	r3, #0
   28f18:	blt	28f64 <ftello64@plt+0x178f4>
   28f1c:	bl	28fbc <ftello64@plt+0x1794c>
   28f20:	ldr	lr, [sp, #4]
   28f24:	add	sp, sp, #8
   28f28:	pop	{r2, r3}
   28f2c:	bx	lr
   28f30:	rsbs	r0, r0, #0
   28f34:	sbc	r1, r1, r1, lsl #1
   28f38:	cmp	r3, #0
   28f3c:	blt	28f88 <ftello64@plt+0x17918>
   28f40:	bl	28fbc <ftello64@plt+0x1794c>
   28f44:	ldr	lr, [sp, #4]
   28f48:	add	sp, sp, #8
   28f4c:	pop	{r2, r3}
   28f50:	rsbs	r0, r0, #0
   28f54:	sbc	r1, r1, r1, lsl #1
   28f58:	rsbs	r2, r2, #0
   28f5c:	sbc	r3, r3, r3, lsl #1
   28f60:	bx	lr
   28f64:	rsbs	r2, r2, #0
   28f68:	sbc	r3, r3, r3, lsl #1
   28f6c:	bl	28fbc <ftello64@plt+0x1794c>
   28f70:	ldr	lr, [sp, #4]
   28f74:	add	sp, sp, #8
   28f78:	pop	{r2, r3}
   28f7c:	rsbs	r0, r0, #0
   28f80:	sbc	r1, r1, r1, lsl #1
   28f84:	bx	lr
   28f88:	rsbs	r2, r2, #0
   28f8c:	sbc	r3, r3, r3, lsl #1
   28f90:	bl	28fbc <ftello64@plt+0x1794c>
   28f94:	ldr	lr, [sp, #4]
   28f98:	add	sp, sp, #8
   28f9c:	pop	{r2, r3}
   28fa0:	rsbs	r2, r2, #0
   28fa4:	sbc	r3, r3, r3, lsl #1
   28fa8:	bx	lr
   28fac:	push	{r1, lr}
   28fb0:	mov	r0, #8
   28fb4:	bl	112a4 <raise@plt>
   28fb8:	pop	{r1, pc}
   28fbc:	cmp	r1, r3
   28fc0:	push	{r4, r5, r6, r7, r8, r9, lr}
   28fc4:	cmpeq	r0, r2
   28fc8:	mov	r4, r0
   28fcc:	mov	r5, r1
   28fd0:	ldr	r9, [sp, #28]
   28fd4:	movcc	r0, #0
   28fd8:	movcc	r1, #0
   28fdc:	bcc	290d4 <ftello64@plt+0x17a64>
   28fe0:	cmp	r3, #0
   28fe4:	clzeq	ip, r2
   28fe8:	clzne	ip, r3
   28fec:	addeq	ip, ip, #32
   28ff0:	cmp	r5, #0
   28ff4:	clzeq	r1, r4
   28ff8:	addeq	r1, r1, #32
   28ffc:	clzne	r1, r5
   29000:	sub	ip, ip, r1
   29004:	sub	lr, ip, #32
   29008:	lsl	r7, r3, ip
   2900c:	rsb	r8, ip, #32
   29010:	orr	r7, r7, r2, lsl lr
   29014:	orr	r7, r7, r2, lsr r8
   29018:	lsl	r6, r2, ip
   2901c:	cmp	r5, r7
   29020:	cmpeq	r4, r6
   29024:	movcc	r0, #0
   29028:	movcc	r1, #0
   2902c:	bcc	29048 <ftello64@plt+0x179d8>
   29030:	mov	r3, #1
   29034:	subs	r4, r4, r6
   29038:	lsl	r1, r3, lr
   2903c:	lsl	r0, r3, ip
   29040:	orr	r1, r1, r3, lsr r8
   29044:	sbc	r5, r5, r7
   29048:	cmp	ip, #0
   2904c:	beq	290d4 <ftello64@plt+0x17a64>
   29050:	lsrs	r3, r7, #1
   29054:	rrx	r2, r6
   29058:	mov	r6, ip
   2905c:	b	29080 <ftello64@plt+0x17a10>
   29060:	subs	r4, r4, r2
   29064:	sbc	r5, r5, r3
   29068:	adds	r4, r4, r4
   2906c:	adc	r5, r5, r5
   29070:	adds	r4, r4, #1
   29074:	adc	r5, r5, #0
   29078:	subs	r6, r6, #1
   2907c:	beq	2909c <ftello64@plt+0x17a2c>
   29080:	cmp	r5, r3
   29084:	cmpeq	r4, r2
   29088:	bcs	29060 <ftello64@plt+0x179f0>
   2908c:	adds	r4, r4, r4
   29090:	adc	r5, r5, r5
   29094:	subs	r6, r6, #1
   29098:	bne	29080 <ftello64@plt+0x17a10>
   2909c:	lsr	r6, r4, ip
   290a0:	lsr	r7, r5, ip
   290a4:	orr	r6, r6, r5, lsl r8
   290a8:	adds	r2, r0, r4
   290ac:	orr	r6, r6, r5, lsr lr
   290b0:	adc	r3, r1, r5
   290b4:	lsl	r1, r7, ip
   290b8:	orr	r1, r1, r6, lsl lr
   290bc:	lsl	r0, r6, ip
   290c0:	orr	r1, r1, r6, lsr r8
   290c4:	subs	r0, r2, r0
   290c8:	mov	r4, r6
   290cc:	mov	r5, r7
   290d0:	sbc	r1, r3, r1
   290d4:	cmp	r9, #0
   290d8:	popeq	{r4, r5, r6, r7, r8, r9, pc}
   290dc:	strd	r4, [r9]
   290e0:	pop	{r4, r5, r6, r7, r8, r9, pc}
   290e4:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   290e8:	mov	r7, r0
   290ec:	ldr	r6, [pc, #72]	; 2913c <ftello64@plt+0x17acc>
   290f0:	ldr	r5, [pc, #72]	; 29140 <ftello64@plt+0x17ad0>
   290f4:	add	r6, pc, r6
   290f8:	add	r5, pc, r5
   290fc:	sub	r6, r6, r5
   29100:	mov	r8, r1
   29104:	mov	r9, r2
   29108:	bl	11254 <pthread_mutex_unlock@plt-0x20>
   2910c:	asrs	r6, r6, #2
   29110:	popeq	{r4, r5, r6, r7, r8, r9, sl, pc}
   29114:	mov	r4, #0
   29118:	add	r4, r4, #1
   2911c:	ldr	r3, [r5], #4
   29120:	mov	r2, r9
   29124:	mov	r1, r8
   29128:	mov	r0, r7
   2912c:	blx	r3
   29130:	cmp	r6, r4
   29134:	bne	29118 <ftello64@plt+0x17aa8>
   29138:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   2913c:	andeq	r1, r1, r4, lsl lr
   29140:	andeq	r1, r1, ip, lsl #28
   29144:	bx	lr
   29148:	ldr	r3, [pc, #12]	; 2915c <ftello64@plt+0x17aec>
   2914c:	mov	r1, #0
   29150:	add	r3, pc, r3
   29154:	ldr	r2, [r3]
   29158:	b	11538 <__cxa_atexit@plt>
   2915c:	andeq	r2, r1, r4, lsl r0

Disassembly of section .fini:

00029160 <.fini>:
   29160:	push	{r3, lr}
   29164:	pop	{r3, pc}
