// Seed: 1996836107
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20
);
  inout wire id_20;
  input wire id_19;
  output wire id_18;
  inout wire id_17;
  input wire id_16;
  input wire id_15;
  input wire id_14;
  output wire id_13;
  inout wire id_12;
  input wire id_11;
  output wire id_10;
  output wire id_9;
  inout wire id_8;
  input wire id_7;
  inout wire id_6;
  inout wire id_5;
  inout wire id_4;
  inout wire id_3;
  input wire id_2;
  output wire id_1;
  logic [-1  >>  1 : 1 'b0] id_21 = 1;
endmodule
module module_1 (
    input wand id_0,
    output wor id_1,
    input tri id_2,
    input uwire id_3,
    input supply0 id_4
    , id_15,
    input supply0 id_5,
    output wor id_6,
    output wand id_7,
    input supply1 id_8,
    output tri1 id_9
    , id_16,
    output uwire id_10,
    input wand id_11,
    input tri1 id_12,
    input supply0 id_13
);
  assign id_1 = -1;
  wire id_17;
  if (-1) begin : LABEL_0
    assign id_9 = id_0 ? (-1) : id_15;
  end
  wire id_18;
  assign id_9 = 'd0;
  wire id_19;
  module_0 modCall_1 (
      id_19,
      id_19,
      id_17,
      id_18,
      id_18,
      id_15,
      id_18,
      id_15,
      id_16,
      id_19,
      id_15,
      id_18,
      id_19,
      id_17,
      id_16,
      id_17,
      id_17,
      id_17,
      id_18,
      id_15
  );
  wire id_20;
endmodule
