<module name="DSP_FW_L2_NOC_CFG" acronym="" XML_version="1.0" HW_revision="n/a" description="">
  <register id="L3_DSPSS_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_503000_ERROR_LOG_0" acronym="L3_DSPSS_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_503000_ERROR_LOG_0" offset="0x0" width="32" description="Core 0 Error log register">
    <bitfield id="RESERVED" width="4" begin="31" end="28" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="BLK_BURST_VIOLATION" width="1" begin="27" end="27" resetval="0x0" description="2D burst not allowed or exceeding allowed size" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="26" end="26" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="REGION_START_ERRLOG" width="5" begin="25" end="21" resetval="0x0" description="Wrong access hit this region number" range="" rwaccess="RW"/>
    <bitfield id="REGION_END_ERRLOG" width="5" begin="20" end="16" resetval="0x0" description="Wrong access hit this region number" range="" rwaccess="RW"/>
    <bitfield id="REQINFO_ERRLOG" width="16" begin="15" end="0" resetval="0x0" description="Error in reqinfo vector" range="" rwaccess="RW"/>
  </register>
  <register id="L3_DSPSS_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_503000_LOGICAL_ADDR_ERRLOG_0" acronym="L3_DSPSS_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_503000_LOGICAL_ADDR_ERRLOG_0" offset="0x4" width="32" description="Core 0 Logical Physical Address Error log register">
    <bitfield id="RESERVED" width="4" begin="31" end="28" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SLVOFS_LOGICAL" width="28" begin="27" end="0" resetval="0x0" description="Address generated by the Arm before being translated" range="" rwaccess="R"/>
  </register>
  <register id="L3_DSPSS_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_503000_REGUPDATE_CONTROL" acronym="L3_DSPSS_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_503000_REGUPDATE_CONTROL" offset="0x40" width="32" description="Register update control register">
    <bitfield id="RESERVED" width="1" begin="31" end="31" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="29" begin="30" end="2" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="FW_LOAD_REQ" width="1" begin="1" end="1" resetval="0x1" description="HW set/SW clear" range="" rwaccess="RW"/>
    <bitfield id="FW_UPDATE_REQ" width="1" begin="0" end="0" resetval="0x1" description="HW set/SW clear" range="" rwaccess="RW"/>
  </register>
  <register id="L3_DSPSS_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_503000_MRM_PERMISSION_REGION_LOW_0" acronym="L3_DSPSS_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_503000_MRM_PERMISSION_REGION_LOW_0" offset="0x88" width="32" description="MRM_PERMISSION_REGION_0_LOW register">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0xFFFF" description="" range="" rwaccess="RW"/>
    <bitfield id="PUB_PRV_DEBUG" width="1" begin="15" end="15" resetval="0x1" description="Public Privilege Domain Debug Allowed" range="" rwaccess="RW"/>
    <bitfield id="PUB_USR_DEBUG" width="1" begin="14" end="14" resetval="0x1" description="Public User Domain Debug Allowed" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="13" end="12" resetval="0x3" description="" range="" rwaccess="R"/>
    <bitfield id="PUB_PRV_READ" width="1" begin="11" end="11" resetval="0x1" description="Public Privilege Read Allowed" range="" rwaccess="RW"/>
    <bitfield id="PUB_PRV_WRITE" width="1" begin="10" end="10" resetval="0x1" description="Public Privilege Write Allowed" range="" rwaccess="RW"/>
    <bitfield id="PUB_PRV_EXE" width="1" begin="9" end="9" resetval="0x1" description="Public Privilege Exe Allowed" range="" rwaccess="RW"/>
    <bitfield id="PUB_USR_READ" width="1" begin="8" end="8" resetval="0x1" description="Public User Read Access Allowed" range="" rwaccess="RW"/>
    <bitfield id="PUB_USR_WRITE" width="1" begin="7" end="7" resetval="0x1" description="Public User Write Access Allowed" range="" rwaccess="RW"/>
    <bitfield id="PUB_USR_EXE" width="1" begin="6" end="6" resetval="0x1" description="Public User Exe Access Allowed" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="6" begin="5" end="0" resetval="0x3F" description="" range="" rwaccess="R"/>
  </register>
  <register id="L3_DSPSS_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_503000_MRM_PERMISSION_REGION_HIGH_0" acronym="L3_DSPSS_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_503000_MRM_PERMISSION_REGION_HIGH_0" offset="0x8C" width="32" description="RM_PERMISSION_REGION_0_HIGH register">
    <bitfield id="W15" width="1" begin="31" end="31" resetval="0x1" description="Initiator ID15 permission" range="" rwaccess="RW"/>
    <bitfield id="R15" width="1" begin="30" end="30" resetval="0x1" description="Initiator ID15 permission" range="" rwaccess="RW"/>
    <bitfield id="W14" width="1" begin="29" end="29" resetval="0x1" description="Initiator ID14 permission" range="" rwaccess="RW"/>
    <bitfield id="R14" width="1" begin="28" end="28" resetval="0x1" description="Initiator ID14 permission" range="" rwaccess="RW"/>
    <bitfield id="W13" width="1" begin="27" end="27" resetval="0x1" description="Initiator ID13 permission" range="" rwaccess="RW"/>
    <bitfield id="R13" width="1" begin="26" end="26" resetval="0x1" description="Initiator ID13 permission" range="" rwaccess="RW"/>
    <bitfield id="W12" width="1" begin="25" end="25" resetval="0x1" description="Initiator ID12 permission" range="" rwaccess="RW"/>
    <bitfield id="R12" width="1" begin="24" end="24" resetval="0x1" description="Initiator ID12 permission" range="" rwaccess="RW"/>
    <bitfield id="W11" width="1" begin="23" end="23" resetval="0x1" description="Initiator ID11 permission" range="" rwaccess="RW"/>
    <bitfield id="R11" width="1" begin="22" end="22" resetval="0x1" description="Initiator ID11 permission" range="" rwaccess="RW"/>
    <bitfield id="W10" width="1" begin="21" end="21" resetval="0x1" description="Initiator ID10 permission" range="" rwaccess="RW"/>
    <bitfield id="R10" width="1" begin="20" end="20" resetval="0x1" description="Initiator ID10 permission" range="" rwaccess="RW"/>
    <bitfield id="W9" width="1" begin="19" end="19" resetval="0x1" description="Initiator ID9 permission" range="" rwaccess="RW"/>
    <bitfield id="R9" width="1" begin="18" end="18" resetval="0x1" description="Initiator ID9 permission" range="" rwaccess="RW"/>
    <bitfield id="W8" width="1" begin="17" end="17" resetval="0x1" description="Initiator ID8 permission" range="" rwaccess="RW"/>
    <bitfield id="R8" width="1" begin="16" end="16" resetval="0x1" description="Initiator ID8 permission" range="" rwaccess="RW"/>
    <bitfield id="W7" width="1" begin="15" end="15" resetval="0x1" description="Initiator ID7 permission" range="" rwaccess="RW"/>
    <bitfield id="R7" width="1" begin="14" end="14" resetval="0x1" description="Initiator ID7 permission" range="" rwaccess="RW"/>
    <bitfield id="W6" width="1" begin="13" end="13" resetval="0x1" description="Initiator ID6 permission" range="" rwaccess="RW"/>
    <bitfield id="R6" width="1" begin="12" end="12" resetval="0x1" description="Initiator ID6 permission" range="" rwaccess="RW"/>
    <bitfield id="W5" width="1" begin="11" end="11" resetval="0x1" description="Initiator ID5 permission" range="" rwaccess="RW"/>
    <bitfield id="R5" width="1" begin="10" end="10" resetval="0x1" description="Initiator ID5 permission" range="" rwaccess="RW"/>
    <bitfield id="W4" width="1" begin="9" end="9" resetval="0x1" description="Initiator ID4 permission" range="" rwaccess="RW"/>
    <bitfield id="R4" width="1" begin="8" end="8" resetval="0x1" description="Initiator ID4 permission" range="" rwaccess="RW"/>
    <bitfield id="W3" width="1" begin="7" end="7" resetval="0x1" description="Initiator ID3 permission" range="" rwaccess="RW"/>
    <bitfield id="R3" width="1" begin="6" end="6" resetval="0x1" description="Initiator ID3 permission" range="" rwaccess="RW"/>
    <bitfield id="W2" width="1" begin="5" end="5" resetval="0x1" description="Initiator ID2 permission" range="" rwaccess="RW"/>
    <bitfield id="R2" width="1" begin="4" end="4" resetval="0x1" description="Initiator ID2 permission" range="" rwaccess="RW"/>
    <bitfield id="W1" width="1" begin="3" end="3" resetval="0x1" description="Initiator ID1 permission" range="" rwaccess="RW"/>
    <bitfield id="R1" width="1" begin="2" end="2" resetval="0x1" description="Initiator ID1 permission" range="" rwaccess="RW"/>
    <bitfield id="W0" width="1" begin="1" end="1" resetval="0x1" description="Initiator ID0 permission" range="" rwaccess="RW"/>
    <bitfield id="R0" width="1" begin="0" end="0" resetval="0x1" description="Initiator ID0 permission" range="" rwaccess="RW"/>
  </register>
  <register id="L3_DSPSS_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_503000_START_REGION_1" acronym="L3_DSPSS_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_503000_START_REGION_1" offset="0x90" width="32" description="Start physical address of region 1">
    <bitfield id="RESERVED" width="28" begin="31" end="4" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="START_REGION_1" width="4" begin="3" end="0" resetval="0x0" description="Physical target start address of firewall region 1" range="" rwaccess="RW"/>
  </register>
  <register id="L3_DSPSS_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_503000_END_REGION_1" acronym="L3_DSPSS_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_503000_END_REGION_1" offset="0x94" width="32" description="End physical address of region 1">
    <bitfield id="END_REGION_1_ENABLE" width="1" begin="31" end="31" resetval="0x0" description="End Region 1 enable" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="27" begin="30" end="4" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="END_REGION_1" width="4" begin="3" end="0" resetval="0x0" description="Physical target end address of firewall region 1" range="" rwaccess="RW"/>
  </register>
  <register id="L3_DSPSS_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_503000_MRM_PERMISSION_REGION_LOW_1" acronym="L3_DSPSS_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_503000_MRM_PERMISSION_REGION_LOW_1" offset="0x98" width="32" description="RM_PERMISSION_REGION_1_LOW register">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0xFFFF" description="" range="" rwaccess="RW"/>
    <bitfield id="PUB_PRV_DEBUG" width="1" begin="15" end="15" resetval="0x1" description="Public Privilege Domain Debug Allowed" range="" rwaccess="RW"/>
    <bitfield id="PUB_USR_DEBUG" width="1" begin="14" end="14" resetval="0x1" description="Public User Domain Debug Allowed" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="13" end="12" resetval="0x3" description="" range="" rwaccess="R"/>
    <bitfield id="PUB_PRV_READ" width="1" begin="11" end="11" resetval="0x1" description="Public Privilege Read Allowed" range="" rwaccess="RW"/>
    <bitfield id="PUB_PRV_WRITE" width="1" begin="10" end="10" resetval="0x1" description="Public Privilege Write Allowed" range="" rwaccess="RW"/>
    <bitfield id="PUB_PRV_EXE" width="1" begin="9" end="9" resetval="0x1" description="Public Privilege Exe Allowed" range="" rwaccess="RW"/>
    <bitfield id="PUB_USR_READ" width="1" begin="8" end="8" resetval="0x1" description="Public User Read Access Allowed" range="" rwaccess="RW"/>
    <bitfield id="PUB_USR_WRITE" width="1" begin="7" end="7" resetval="0x1" description="Public User Write Access Allowed" range="" rwaccess="RW"/>
    <bitfield id="PUB_USR_EXE" width="1" begin="6" end="6" resetval="0x1" description="Public User Exe Access Allowed" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="6" begin="5" end="0" resetval="0x3F" description="" range="" rwaccess="R"/>
  </register>
  <register id="L3_DSPSS_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_503000_MRM_PERMISSION_REGION_HIGH_1" acronym="L3_DSPSS_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_503000_MRM_PERMISSION_REGION_HIGH_1" offset="0x9C" width="32" description="RM_PERMISSION_REGION_1_HIGH register">
    <bitfield id="W15" width="1" begin="31" end="31" resetval="0x1" description="Initiator ID15 permission" range="" rwaccess="RW"/>
    <bitfield id="R15" width="1" begin="30" end="30" resetval="0x1" description="Initiator ID15 permission" range="" rwaccess="RW"/>
    <bitfield id="W14" width="1" begin="29" end="29" resetval="0x1" description="Initiator ID14 permission" range="" rwaccess="RW"/>
    <bitfield id="R14" width="1" begin="28" end="28" resetval="0x1" description="Initiator ID14 permission" range="" rwaccess="RW"/>
    <bitfield id="W13" width="1" begin="27" end="27" resetval="0x1" description="Initiator ID13 permission" range="" rwaccess="RW"/>
    <bitfield id="R13" width="1" begin="26" end="26" resetval="0x1" description="Initiator ID13 permission" range="" rwaccess="RW"/>
    <bitfield id="W12" width="1" begin="25" end="25" resetval="0x1" description="Initiator ID12 permission" range="" rwaccess="RW"/>
    <bitfield id="R12" width="1" begin="24" end="24" resetval="0x1" description="Initiator ID12 permission" range="" rwaccess="RW"/>
    <bitfield id="W11" width="1" begin="23" end="23" resetval="0x1" description="Initiator ID11 permission" range="" rwaccess="RW"/>
    <bitfield id="R11" width="1" begin="22" end="22" resetval="0x1" description="Initiator ID11 permission" range="" rwaccess="RW"/>
    <bitfield id="W10" width="1" begin="21" end="21" resetval="0x1" description="Initiator ID10 permission" range="" rwaccess="RW"/>
    <bitfield id="R10" width="1" begin="20" end="20" resetval="0x1" description="Initiator ID10 permission" range="" rwaccess="RW"/>
    <bitfield id="W9" width="1" begin="19" end="19" resetval="0x1" description="Initiator ID9 permission" range="" rwaccess="RW"/>
    <bitfield id="R9" width="1" begin="18" end="18" resetval="0x1" description="Initiator ID9 permission" range="" rwaccess="RW"/>
    <bitfield id="W8" width="1" begin="17" end="17" resetval="0x1" description="Initiator ID8 permission" range="" rwaccess="RW"/>
    <bitfield id="R8" width="1" begin="16" end="16" resetval="0x1" description="Initiator ID8 permission" range="" rwaccess="RW"/>
    <bitfield id="W7" width="1" begin="15" end="15" resetval="0x1" description="Initiator ID7 permission" range="" rwaccess="RW"/>
    <bitfield id="R7" width="1" begin="14" end="14" resetval="0x1" description="Initiator ID7 permission" range="" rwaccess="RW"/>
    <bitfield id="W6" width="1" begin="13" end="13" resetval="0x1" description="Initiator ID6 permission" range="" rwaccess="RW"/>
    <bitfield id="R6" width="1" begin="12" end="12" resetval="0x1" description="Initiator ID6 permission" range="" rwaccess="RW"/>
    <bitfield id="W5" width="1" begin="11" end="11" resetval="0x1" description="Initiator ID5 permission" range="" rwaccess="RW"/>
    <bitfield id="R5" width="1" begin="10" end="10" resetval="0x1" description="Initiator ID5 permission" range="" rwaccess="RW"/>
    <bitfield id="W4" width="1" begin="9" end="9" resetval="0x1" description="Initiator ID4 permission" range="" rwaccess="RW"/>
    <bitfield id="R4" width="1" begin="8" end="8" resetval="0x1" description="Initiator ID4 permission" range="" rwaccess="RW"/>
    <bitfield id="W3" width="1" begin="7" end="7" resetval="0x1" description="Initiator ID3 permission" range="" rwaccess="RW"/>
    <bitfield id="R3" width="1" begin="6" end="6" resetval="0x1" description="Initiator ID3 permission" range="" rwaccess="RW"/>
    <bitfield id="W2" width="1" begin="5" end="5" resetval="0x1" description="Initiator ID2 permission" range="" rwaccess="RW"/>
    <bitfield id="R2" width="1" begin="4" end="4" resetval="0x1" description="Initiator ID2 permission" range="" rwaccess="RW"/>
    <bitfield id="W1" width="1" begin="3" end="3" resetval="0x1" description="Initiator ID1 permission" range="" rwaccess="RW"/>
    <bitfield id="R1" width="1" begin="2" end="2" resetval="0x1" description="Initiator ID1 permission" range="" rwaccess="RW"/>
    <bitfield id="W0" width="1" begin="1" end="1" resetval="0x1" description="Initiator ID0 permission" range="" rwaccess="RW"/>
    <bitfield id="R0" width="1" begin="0" end="0" resetval="0x1" description="Initiator ID0 permission" range="" rwaccess="RW"/>
  </register>
  <register id="L3_DSPSS_INIT_OCP_MMU1_CTRL_TARG_OCP_FW_504000_ERROR_LOG_0" acronym="L3_DSPSS_INIT_OCP_MMU1_CTRL_TARG_OCP_FW_504000_ERROR_LOG_0" offset="0x1000" width="32" description="Core 0 Error log register">
    <bitfield id="RESERVED" width="4" begin="31" end="28" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="BLK_BURST_VIOLATION" width="1" begin="27" end="27" resetval="0x0" description="2D burst not allowed or exceeding allowed size" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="26" end="26" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="REGION_START_ERRLOG" width="5" begin="25" end="21" resetval="0x0" description="Wrong access hit this region number" range="" rwaccess="RW"/>
    <bitfield id="REGION_END_ERRLOG" width="5" begin="20" end="16" resetval="0x0" description="Wrong access hit this region number" range="" rwaccess="RW"/>
    <bitfield id="REQINFO_ERRLOG" width="16" begin="15" end="0" resetval="0x0" description="Error in reqinfo vector" range="" rwaccess="RW"/>
  </register>
  <register id="L3_DSPSS_INIT_OCP_MMU1_CTRL_TARG_OCP_FW_504000_LOGICAL_ADDR_ERRLOG_0" acronym="L3_DSPSS_INIT_OCP_MMU1_CTRL_TARG_OCP_FW_504000_LOGICAL_ADDR_ERRLOG_0" offset="0x1004" width="32" description="Core 0 Logical Physical Address Error log register">
    <bitfield id="RESERVED" width="4" begin="31" end="28" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SLVOFS_LOGICAL" width="28" begin="27" end="0" resetval="0x0" description="Address generated by the Arm before being translated" range="" rwaccess="R"/>
  </register>
  <register id="L3_DSPSS_INIT_OCP_MMU1_CTRL_TARG_OCP_FW_504000_REGUPDATE_CONTROL" acronym="L3_DSPSS_INIT_OCP_MMU1_CTRL_TARG_OCP_FW_504000_REGUPDATE_CONTROL" offset="0x1040" width="32" description="Register update control register">
    <bitfield id="RESERVED" width="1" begin="31" end="31" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="29" begin="30" end="2" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="FW_LOAD_REQ" width="1" begin="1" end="1" resetval="0x1" description="HW set/SW clear" range="" rwaccess="RW"/>
    <bitfield id="FW_UPDATE_REQ" width="1" begin="0" end="0" resetval="0x1" description="HW set/SW clear" range="" rwaccess="RW"/>
  </register>
  <register id="L3_DSPSS_INIT_OCP_MMU1_CTRL_TARG_OCP_FW_504000_MRM_PERMISSION_REGION_LOW_0" acronym="L3_DSPSS_INIT_OCP_MMU1_CTRL_TARG_OCP_FW_504000_MRM_PERMISSION_REGION_LOW_0" offset="0x1088" width="32" description="RM_PERMISSION_REGION_0_LOW register">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0xFFFF" description="" range="" rwaccess="RW"/>
    <bitfield id="PUB_PRV_DEBUG" width="1" begin="15" end="15" resetval="0x1" description="Public Privilege Domain Debug Allowed" range="" rwaccess="RW"/>
    <bitfield id="PUB_USR_DEBUG" width="1" begin="14" end="14" resetval="0x1" description="Public User Domain Debug Allowed" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="13" end="12" resetval="0x3" description="" range="" rwaccess="R"/>
    <bitfield id="PUB_PRV_READ" width="1" begin="11" end="11" resetval="0x1" description="Public Privilege Read Allowed" range="" rwaccess="RW"/>
    <bitfield id="PUB_PRV_WRITE" width="1" begin="10" end="10" resetval="0x1" description="Public Privilege Write Allowed" range="" rwaccess="RW"/>
    <bitfield id="PUB_PRV_EXE" width="1" begin="9" end="9" resetval="0x1" description="Public Privilege Exe Allowed" range="" rwaccess="RW"/>
    <bitfield id="PUB_USR_READ" width="1" begin="8" end="8" resetval="0x1" description="Public User Read Access Allowed" range="" rwaccess="RW"/>
    <bitfield id="PUB_USR_WRITE" width="1" begin="7" end="7" resetval="0x1" description="Public User Write Access Allowed" range="" rwaccess="RW"/>
    <bitfield id="PUB_USR_EXE" width="1" begin="6" end="6" resetval="0x1" description="Public User Exe Access Allowed" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="6" begin="5" end="0" resetval="0x3F" description="" range="" rwaccess="R"/>
  </register>
  <register id="L3_DSPSS_INIT_OCP_MMU1_CTRL_TARG_OCP_FW_504000_MRM_PERMISSION_REGION_HIGH_0" acronym="L3_DSPSS_INIT_OCP_MMU1_CTRL_TARG_OCP_FW_504000_MRM_PERMISSION_REGION_HIGH_0" offset="0x108C" width="32" description="RM_PERMISSION_REGION_0_HIGH register">
    <bitfield id="W15" width="1" begin="31" end="31" resetval="0x1" description="Initiator ID15 permission" range="" rwaccess="RW"/>
    <bitfield id="R15" width="1" begin="30" end="30" resetval="0x1" description="Initiator ID15 permission" range="" rwaccess="RW"/>
    <bitfield id="W14" width="1" begin="29" end="29" resetval="0x1" description="Initiator ID14 permission" range="" rwaccess="RW"/>
    <bitfield id="R14" width="1" begin="28" end="28" resetval="0x1" description="Initiator ID14 permission" range="" rwaccess="RW"/>
    <bitfield id="W13" width="1" begin="27" end="27" resetval="0x1" description="Initiator ID13 permission" range="" rwaccess="RW"/>
    <bitfield id="R13" width="1" begin="26" end="26" resetval="0x1" description="Initiator ID13 permission" range="" rwaccess="RW"/>
    <bitfield id="W12" width="1" begin="25" end="25" resetval="0x1" description="Initiator ID12 permission" range="" rwaccess="RW"/>
    <bitfield id="R12" width="1" begin="24" end="24" resetval="0x1" description="Initiator ID12 permission" range="" rwaccess="RW"/>
    <bitfield id="W11" width="1" begin="23" end="23" resetval="0x1" description="Initiator ID11 permission" range="" rwaccess="RW"/>
    <bitfield id="R11" width="1" begin="22" end="22" resetval="0x1" description="Initiator ID11 permission" range="" rwaccess="RW"/>
    <bitfield id="W10" width="1" begin="21" end="21" resetval="0x1" description="Initiator ID10 permission" range="" rwaccess="RW"/>
    <bitfield id="R10" width="1" begin="20" end="20" resetval="0x1" description="Initiator ID10 permission" range="" rwaccess="RW"/>
    <bitfield id="W9" width="1" begin="19" end="19" resetval="0x1" description="Initiator ID9 permission" range="" rwaccess="RW"/>
    <bitfield id="R9" width="1" begin="18" end="18" resetval="0x1" description="Initiator ID9 permission" range="" rwaccess="RW"/>
    <bitfield id="W8" width="1" begin="17" end="17" resetval="0x1" description="Initiator ID8 permission" range="" rwaccess="RW"/>
    <bitfield id="R8" width="1" begin="16" end="16" resetval="0x1" description="Initiator ID8 permission" range="" rwaccess="RW"/>
    <bitfield id="W7" width="1" begin="15" end="15" resetval="0x1" description="Initiator ID7 permission" range="" rwaccess="RW"/>
    <bitfield id="R7" width="1" begin="14" end="14" resetval="0x1" description="Initiator ID7 permission" range="" rwaccess="RW"/>
    <bitfield id="W6" width="1" begin="13" end="13" resetval="0x1" description="Initiator ID6 permission" range="" rwaccess="RW"/>
    <bitfield id="R6" width="1" begin="12" end="12" resetval="0x1" description="Initiator ID6 permission" range="" rwaccess="RW"/>
    <bitfield id="W5" width="1" begin="11" end="11" resetval="0x1" description="Initiator ID5 permission" range="" rwaccess="RW"/>
    <bitfield id="R5" width="1" begin="10" end="10" resetval="0x1" description="Initiator ID5 permission" range="" rwaccess="RW"/>
    <bitfield id="W4" width="1" begin="9" end="9" resetval="0x1" description="Initiator ID4 permission" range="" rwaccess="RW"/>
    <bitfield id="R4" width="1" begin="8" end="8" resetval="0x1" description="Initiator ID4 permission" range="" rwaccess="RW"/>
    <bitfield id="W3" width="1" begin="7" end="7" resetval="0x1" description="Initiator ID3 permission" range="" rwaccess="RW"/>
    <bitfield id="R3" width="1" begin="6" end="6" resetval="0x1" description="Initiator ID3 permission" range="" rwaccess="RW"/>
    <bitfield id="W2" width="1" begin="5" end="5" resetval="0x1" description="Initiator ID2 permission" range="" rwaccess="RW"/>
    <bitfield id="R2" width="1" begin="4" end="4" resetval="0x1" description="Initiator ID2 permission" range="" rwaccess="RW"/>
    <bitfield id="W1" width="1" begin="3" end="3" resetval="0x1" description="Initiator ID1 permission" range="" rwaccess="RW"/>
    <bitfield id="R1" width="1" begin="2" end="2" resetval="0x1" description="Initiator ID1 permission" range="" rwaccess="RW"/>
    <bitfield id="W0" width="1" begin="1" end="1" resetval="0x1" description="Initiator ID0 permission" range="" rwaccess="RW"/>
    <bitfield id="R0" width="1" begin="0" end="0" resetval="0x1" description="Initiator ID0 permission" range="" rwaccess="RW"/>
  </register>
  <register id="DSPNOC_FLAGMUX_ID_COREID" acronym="DSPNOC_FLAGMUX_ID_COREID" offset="0x4000" width="32" description="">
    <bitfield id="CORECHECKSUM" width="24" begin="31" end="8" resetval="0xff71d7" description="Field containing a checksum of the parameters of the IP." range="" rwaccess="R"/>
    <bitfield id="CORETYPEID" width="8" begin="7" end="0" resetval="0xb" description="Field identifying the type of IP." range="" rwaccess="R"/>
  </register>
  <register id="DSPNOC_FLAGMUX_ID_REVISIONID" acronym="DSPNOC_FLAGMUX_ID_REVISIONID" offset="0x4004" width="32" description="">
    <bitfield id="REVISION" width="32" begin="31" end="0" resetval="0x-" description="IP Revision." range="" rwaccess="R"/>
  </register>
  <register id="DSPNOC_FLAGMUX_FAULTEN" acronym="DSPNOC_FLAGMUX_FAULTEN" offset="0x4008" width="32" description="">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="FAULTEN" width="1" begin="0" end="0" resetval="0x1" description="Global Fault Enable register" range="" rwaccess="RW"/>
  </register>
  <register id="DSPNOC_FLAGMUX_FAULTSTATUS" acronym="DSPNOC_FLAGMUX_FAULTSTATUS" offset="0x400C" width="32" description="">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="FAULTSTATUS" width="1" begin="0" end="0" resetval="0x0" description="Global Fault Status register" range="" rwaccess="R"/>
  </register>
  <register id="DSPNOC_FLAGMUX_FLAGINEN0" acronym="DSPNOC_FLAGMUX_FLAGINEN0" offset="0x4010" width="32" description="">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="FLAGINEN0" width="1" begin="0" end="0" resetval="0x1" description="FlagIn Enable register #0" range="" rwaccess="RW"/>
  </register>
  <register id="DSPNOC_FLAGMUX_FLAGINSTATUS0" acronym="DSPNOC_FLAGMUX_FLAGINSTATUS0" offset="0x4014" width="32" description="">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="FLAGINSTATUS0" width="1" begin="0" end="0" resetval="0x0" description="FlagIn Status register #0" range="" rwaccess="R"/>
  </register>
  <register id="DSPNOC_ERRORLOG_ID_COREID" acronym="DSPNOC_ERRORLOG_ID_COREID" offset="0x4200" width="32" description="">
    <bitfield id="CORECHECKSUM" width="24" begin="31" end="8" resetval="0xaf434" description="Field containing a checksum of the parameters of the IP." range="" rwaccess="R"/>
    <bitfield id="CORETYPEID" width="8" begin="7" end="0" resetval="0xd" description="Field identifying the type of IP." range="" rwaccess="R"/>
  </register>
  <register id="DSPNOC_ERRORLOG_ID_REVISIONID" acronym="DSPNOC_ERRORLOG_ID_REVISIONID" offset="0x4204" width="32" description="">
    <bitfield id="REVISION" width="32" begin="31" end="0" resetval="0x-" description="IP Revision." range="" rwaccess="R"/>
  </register>
  <register id="DSPNOC_ERRORLOG_FAULTEN" acronym="DSPNOC_ERRORLOG_FAULTEN" offset="0x4208" width="32" description="">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="FAULTEN" width="1" begin="0" end="0" resetval="0x1" description="Enable Fault output" range="" rwaccess="RW"/>
  </register>
  <register id="DSPNOC_ERRORLOG_ERRVLD" acronym="DSPNOC_ERRORLOG_ERRVLD" offset="0x420C" width="32" description="">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="ERRVLD" width="1" begin="0" end="0" resetval="0x0" description="Error logged Valid" range="" rwaccess="R"/>
  </register>
  <register id="DSPNOC_ERRORLOG_ERRCLR" acronym="DSPNOC_ERRORLOG_ERRCLR" offset="0x4210" width="32" description="">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="ERRCLR" width="1" begin="0" end="0" resetval="0x0" description="Clr ErrVld status" range="" rwaccess="RW"/>
  </register>
  <register id="DSPNOC_ERRORLOG_ERRLOG0" acronym="DSPNOC_ERRORLOG_ERRLOG0" offset="0x4214" width="32" description="Header: Lock, Opcode, Len1, ErrCode values">
    <bitfield id="FORMAT" width="1" begin="31" end="31" resetval="0x1" description="Format of ErrLog0 register" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="3" begin="30" end="28" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LEN1" width="12" begin="27" end="16" resetval="0x0" description="Header: Len1 value" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="5" begin="15" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="ERRCODE" width="3" begin="10" end="8" resetval="0x0" description="Header: Error Code value" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="3" begin="7" end="5" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="OPC" width="4" begin="4" end="1" resetval="0x0" description="Header: Opcode value" range="" rwaccess="R"/>
    <bitfield id="LOCK" width="1" begin="0" end="0" resetval="0x0" description="Header: Lock bit value" range="" rwaccess="R"/>
  </register>
  <register id="DSPNOC_ERRORLOG_ERRLOG1" acronym="DSPNOC_ERRORLOG_ERRLOG1" offset="0x4218" width="32" description="">
    <bitfield id="RESERVED" width="17" begin="31" end="15" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="ERRLOG1" width="15" begin="14" end="0" resetval="0x0" description="Header: RouteId lsb value" range="" rwaccess="R"/>
  </register>
  <register id="DSPNOC_ERRORLOG_ERRLOG3" acronym="DSPNOC_ERRORLOG_ERRLOG3" offset="0x4220" width="32" description="">
    <bitfield id="RESERVED" width="1" begin="31" end="31" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="ERRLOG3" width="31" begin="30" end="0" resetval="0x0" description="Header: Addr lsb value" range="" rwaccess="R"/>
  </register>
  <register id="DSPNOC_ERRORLOG_ERRLOG5" acronym="DSPNOC_ERRORLOG_ERRLOG5" offset="0x4228" width="32" description="">
    <bitfield id="RESERVED" width="10" begin="31" end="22" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="ERRLOG5" width="22" begin="21" end="0" resetval="0x0" description="Header: User lsb value" range="" rwaccess="R"/>
  </register>
</module>
