0894af96584901a21f173aff36095ad44dd29fc3
Source code fixes to get everything to compile with the Xilinx toolchain and also use block RAMs instead of flipflops for the register files.
diff --git a/src/verilog/rtl/rfa/rfa.v b/src/verilog/rtl/rfa/rfa.v
index a4e985e..76f2dfd 100644
--- a/src/verilog/rtl/rfa/rfa.v
+++ b/src/verilog/rtl/rfa/rfa.v
@@ -49,8 +49,8 @@ module rfa(/*AUTOARG*/
    wire [31:0] 	 dummy_next_highest_priority;
 
    //**change [psp]
-   reg lsu_wait;
-   reg lsu_wr_req_lp;
+   wire lsu_wait;
+   wire lsu_wr_req_lp;
 
    // If lsu requests writes, it bypasses the priority encoder
    // but if salu request writes, it bypasses both