# -------------------------------------------------------------------------- #
#
# Copyright (C) 1991-2013 Altera Corporation
# Your use of Altera Corporation's design tools, logic functions 
# and other software and tools, and its AMPP partner logic 
# functions, and any output files from any of the foregoing 
# (including device programming or simulation files), and any 
# associated documentation or information are expressly subject 
# to the terms and conditions of the Altera Program License 
# Subscription Agreement, Altera MegaCore Function License 
# Agreement, or other applicable license agreement, including, 
# without limitation, that your use is for the sole purpose of 
# programming logic devices manufactured by Altera and sold by 
# Altera or its authorized distributors.  Please refer to the 
# applicable agreement for further details.
#
# -------------------------------------------------------------------------- #
#
# Quartus II 64-Bit
# Version 13.1.0 Build 162 10/23/2013 SJ Full Version
# Date created = 15:35:30  May 02, 2022
#
# -------------------------------------------------------------------------- #
#
# Notes:
#
# 1) The default values for assignments are stored in the file:
#		traffic_assignment_defaults.qdf
#    If this file doesn't exist, see file:
#		assignment_defaults.qdf
#
# 2) Altera recommends that you do not modify this file. This
#    file is updated automatically by the Quartus II software
#    and any changes you make may be lost or overwritten.
#
# -------------------------------------------------------------------------- #


set_global_assignment -name FAMILY "Cyclone IV E"
set_global_assignment -name DEVICE EP4CE40F23C8
set_global_assignment -name TOP_LEVEL_ENTITY traffic
set_global_assignment -name ORIGINAL_QUARTUS_VERSION 13.1
set_global_assignment -name PROJECT_CREATION_TIME_DATE "15:35:30  MAY 02, 2022"
set_global_assignment -name LAST_QUARTUS_VERSION 13.1
set_global_assignment -name PROJECT_OUTPUT_DIRECTORY output_files
set_global_assignment -name MIN_CORE_JUNCTION_TEMP 0
set_global_assignment -name MAX_CORE_JUNCTION_TEMP 85
set_global_assignment -name ERROR_CHECK_FREQUENCY_DIVISOR 1
set_global_assignment -name EDA_SIMULATION_TOOL "ModelSim-Altera (VHDL)"
set_global_assignment -name EDA_OUTPUT_DATA_FORMAT VHDL -section_id eda_simulation
set_global_assignment -name STRATIX_DEVICE_IO_STANDARD "2.5 V"
set_location_assignment PIN_G1 -to sys_clk
set_location_assignment PIN_B12 -to RST
set_location_assignment PIN_T13 -to LED8s[7]
set_location_assignment PIN_R14 -to LED8s[6]
set_location_assignment PIN_R15 -to LED8s[5]
set_location_assignment PIN_P16 -to LED8s[4]
set_location_assignment PIN_N16 -to LED8s[3]
set_location_assignment PIN_H16 -to LED8s[2]
set_location_assignment PIN_H14 -to LED8s[1]
set_location_assignment PIN_H15 -to LED8s[0]
set_location_assignment PIN_R16 -to SEL[2]
set_location_assignment PIN_P17 -to SEL[1]
set_location_assignment PIN_N17 -to SEL[0]
set_location_assignment PIN_V10 -to R1
set_location_assignment PIN_W8 -to Y1
set_location_assignment PIN_W10 -to G1
set_location_assignment PIN_W7 -to R2
set_location_assignment PIN_Y7 -to Y2
set_location_assignment PIN_Y6 -to G2
set_global_assignment -name BDF_FILE traffic.bdf
set_global_assignment -name VHDL_FILE smg_display.vhd
set_global_assignment -name VHDL_FILE Clock_Division.vhd
set_global_assignment -name VHDL_FILE count.vhd
set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -section_id Top
set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -section_id Top
set_global_assignment -name PARTITION_COLOR 16764057 -section_id Top
set_global_assignment -name VECTOR_WAVEFORM_FILE traffic.vwf
set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -section_id Top