<HTML>
<HEAD><META HTTP-EQUIV="Content-Type" CONTENT="text/html; charset=UTF-8">
<link href="..//elements/mmap.css" rel="stylesheet" type="text/css">
<TITLE>DBGSS</TITLE>
</HEAD>
<BODY class=mmapBody>
<h2 class="mmapCellTitle">
  <a name="Top_Tag">DBGSS</a>
</h2>
<P>Instance: DBGSS<BR>
Component: DBGSS<BR>
Base address: 0x4000F000</P>
<BR>
<P></P>
 <H3 class="mmapRegisterSummaryTitle"><A name="DBGSS"></A><A href="CPU_MMAP.html"> TOP</A>:<B>DBGSS</B> Register Summary</H3>
<TABLE cellspacing="0" class="mmapRegisterSummaryTable">
<TR class="rowTop">
<TD class="cellTopCol1">
  <P>Register Name</P>
</TD>
<TD class="cellTopCol2">
  <P>Type</P>
</TD>
<TD class="cellTopCol3">
  <P>Register Width (Bits)</P>
</TD>
<TD class="cellTopCol4">
  <P>Register Reset</P>
</TD>
<TD class="cellTopCol5">
  <P>Address Offset</P>
</TD>
<TD class="cellTopCol5">
  <P>Physical Address</P>
</TD>
</TR>
<TR class="row">
<TD class="cellCol1">
  <P>
    <A href="#DESC" title="Module Description">DESC</A>
  </P>
</TD>
<TD class="cellCol2">
  <P>RO</P>
</TD>
<TD class="cellCol3">
  <P>32</P>
</TD>
<TD class="cellCol4">
  <P>0xB24D 1010</P>
</TD>
<TD class="cellCol5">
  <P>0x0000 0000</P>
</TD>
<TD class="cellCol5">
  <P>0x4000 F000</P>
</TD>
</TR>
<TR class="row">
<TD class="cellCol1">
  <P>
    <A href="#IMASK" title="Interrupt mask">IMASK</A>
  </P>
</TD>
<TD class="cellCol2">
  <P>RW</P>
</TD>
<TD class="cellCol3">
  <P>32</P>
</TD>
<TD class="cellCol4">
  <P>0x0000 0000</P>
</TD>
<TD class="cellCol5">
  <P>0x0000 0044</P>
</TD>
<TD class="cellCol5">
  <P>0x4000 F044</P>
</TD>
</TR>
<TR class="row">
<TD class="cellCol1">
  <P>
    <A href="#RIS" title="Raw interrupt status">RIS</A>
  </P>
</TD>
<TD class="cellCol2">
  <P>RO</P>
</TD>
<TD class="cellCol3">
  <P>32</P>
</TD>
<TD class="cellCol4">
  <P>0x0000 0000</P>
</TD>
<TD class="cellCol5">
  <P>0x0000 004C</P>
</TD>
<TD class="cellCol5">
  <P>0x4000 F04C</P>
</TD>
</TR>
<TR class="row">
<TD class="cellCol1">
  <P>
    <A href="#MIS" title="Masked interrupt status">MIS</A>
  </P>
</TD>
<TD class="cellCol2">
  <P>RO</P>
</TD>
<TD class="cellCol3">
  <P>32</P>
</TD>
<TD class="cellCol4">
  <P>0x0000 0000</P>
</TD>
<TD class="cellCol5">
  <P>0x0000 0054</P>
</TD>
<TD class="cellCol5">
  <P>0x4000 F054</P>
</TD>
</TR>
<TR class="row">
<TD class="cellCol1">
  <P>
    <A href="#ISET" title="Interrupt set">ISET</A>
  </P>
</TD>
<TD class="cellCol2">
  <P>WO</P>
</TD>
<TD class="cellCol3">
  <P>32</P>
</TD>
<TD class="cellCol4">
  <P>0x0000 0000</P>
</TD>
<TD class="cellCol5">
  <P>0x0000 005C</P>
</TD>
<TD class="cellCol5">
  <P>0x4000 F05C</P>
</TD>
</TR>
<TR class="row">
<TD class="cellCol1">
  <P>
    <A href="#ICLR" title="Interrupt clear">ICLR</A>
  </P>
</TD>
<TD class="cellCol2">
  <P>WO</P>
</TD>
<TD class="cellCol3">
  <P>32</P>
</TD>
<TD class="cellCol4">
  <P>0x0000 0000</P>
</TD>
<TD class="cellCol5">
  <P>0x0000 0064</P>
</TD>
<TD class="cellCol5">
  <P>0x4000 F064</P>
</TD>
</TR>
<TR class="row">
<TD class="cellCol1">
  <P>
    <A href="#IMSET" title="Set Interupt Mask in IMASK">IMSET</A>
  </P>
</TD>
<TD class="cellCol2">
  <P>WO</P>
</TD>
<TD class="cellCol3">
  <P>32</P>
</TD>
<TD class="cellCol4">
  <P>0x0000 0000</P>
</TD>
<TD class="cellCol5">
  <P>0x0000 006C</P>
</TD>
<TD class="cellCol5">
  <P>0x4000 F06C</P>
</TD>
</TR>
<TR class="row">
<TD class="cellCol1">
  <P>
    <A href="#IMCLR" title="Clear Interupt Mask in IMASK">IMCLR</A>
  </P>
</TD>
<TD class="cellCol2">
  <P>WO</P>
</TD>
<TD class="cellCol3">
  <P>32</P>
</TD>
<TD class="cellCol4">
  <P>0x0000 0000</P>
</TD>
<TD class="cellCol5">
  <P>0x0000 0074</P>
</TD>
<TD class="cellCol5">
  <P>0x4000 F074</P>
</TD>
</TR>
<TR class="row">
<TD class="cellCol1">
  <P>
    <A href="#TXD" title="Transmit data register">TXD</A>
  </P>
</TD>
<TD class="cellCol2">
  <P>RO</P>
</TD>
<TD class="cellCol3">
  <P>32</P>
</TD>
<TD class="cellCol4">
  <P>0x0000 0000</P>
</TD>
<TD class="cellCol5">
  <P>0x0000 0100</P>
</TD>
<TD class="cellCol5">
  <P>0x4000 F100</P>
</TD>
</TR>
<TR class="row">
<TD class="cellCol1">
  <P>
    <A href="#TXCTL" title="Transmit control register">TXCTL</A>
  </P>
</TD>
<TD class="cellCol2">
  <P>RO</P>
</TD>
<TD class="cellCol3">
  <P>32</P>
</TD>
<TD class="cellCol4">
  <P>0x0000 0000</P>
</TD>
<TD class="cellCol5">
  <P>0x0000 0104</P>
</TD>
<TD class="cellCol5">
  <P>0x4000 F104</P>
</TD>
</TR>
<TR class="row">
<TD class="cellCol1">
  <P>
    <A href="#RXD" title="Receive data register">RXD</A>
  </P>
</TD>
<TD class="cellCol2">
  <P>RW</P>
</TD>
<TD class="cellCol3">
  <P>32</P>
</TD>
<TD class="cellCol4">
  <P>0x0000 0000</P>
</TD>
<TD class="cellCol5">
  <P>0x0000 0108</P>
</TD>
<TD class="cellCol5">
  <P>0x4000 F108</P>
</TD>
</TR>
<TR class="row">
<TD class="cellCol1">
  <P>
    <A href="#RXCTL" title="Receive control register">RXCTL</A>
  </P>
</TD>
<TD class="cellCol2">
  <P>RW</P>
</TD>
<TD class="cellCol3">
  <P>32</P>
</TD>
<TD class="cellCol4">
  <P>0x0000 0000</P>
</TD>
<TD class="cellCol5">
  <P>0x0000 010C</P>
</TD>
<TD class="cellCol5">
  <P>0x4000 F10C</P>
</TD>
</TR>
<TR class="row">
<TD class="cellCol1">
  <P>
    <A href="#TXDPEEK" title="Transmit Data Peek Register">TXDPEEK</A>
  </P>
</TD>
<TD class="cellCol2">
  <P>RO</P>
</TD>
<TD class="cellCol3">
  <P>32</P>
</TD>
<TD class="cellCol4">
  <P>0x0000 0000</P>
</TD>
<TD class="cellCol5">
  <P>0x0000 0110</P>
</TD>
<TD class="cellCol5">
  <P>0x4000 F110</P>
</TD>
</TR>
<TR class="row">
<TD class="cellCol1">
  <P>
    <A href="#RXDPEEK" title="Receive Data Peek Register">RXDPEEK</A>
  </P>
</TD>
<TD class="cellCol2">
  <P>RO</P>
</TD>
<TD class="cellCol3">
  <P>32</P>
</TD>
<TD class="cellCol4">
  <P>0x0000 0000</P>
</TD>
<TD class="cellCol5">
  <P>0x0000 0114</P>
</TD>
<TD class="cellCol5">
  <P>0x4000 F114</P>
</TD>
</TR>
<TR class="row">
<TD class="cellCol1">
  <P>
    <A href="#SPECIAL_AUTH" title="Special enable authorization register">SPECIAL_AUTH</A>
  </P>
</TD>
<TD class="cellCol2">
  <P>RO</P>
</TD>
<TD class="cellCol3">
  <P>32</P>
</TD>
<TD class="cellCol4">
  <P>0x0000 0013</P>
</TD>
<TD class="cellCol5">
  <P>0x0000 0200</P>
</TD>
<TD class="cellCol5">
  <P>0x4000 F200</P>
</TD>
</TR>
<TR class="row">
<TD class="cellCol1">
  <P>
    <A href="#SPECIAL_AUTH_SET" title="Special enable authorization set register">SPECIAL_AUTH_SET</A>
  </P>
</TD>
<TD class="cellCol2">
  <P>WO</P>
</TD>
<TD class="cellCol3">
  <P>32</P>
</TD>
<TD class="cellCol4">
  <P>0x0000 0013</P>
</TD>
<TD class="cellCol5">
  <P>0x0000 0204</P>
</TD>
<TD class="cellCol5">
  <P>0x4000 F204</P>
</TD>
</TR>
<TR class="row">
<TD class="cellCol1">
  <P>
    <A href="#SPECIAL_AUTH_CLR" title="Special enable authorization clear register">SPECIAL_AUTH_CLR</A>
  </P>
</TD>
<TD class="cellCol2">
  <P>WO</P>
</TD>
<TD class="cellCol3">
  <P>32</P>
</TD>
<TD class="cellCol4">
  <P>0x0000 0000</P>
</TD>
<TD class="cellCol5">
  <P>0x0000 0208</P>
</TD>
<TD class="cellCol5">
  <P>0x4000 F208</P>
</TD>
</TR>
<TR class="row">
<TD class="cellCol1">
  <P>
    <A href="#APP_AUTH" title="Application authorization register">APP_AUTH</A>
  </P>
</TD>
<TD class="cellCol2">
  <P>RO</P>
</TD>
<TD class="cellCol3">
  <P>32</P>
</TD>
<TD class="cellCol4">
  <P>0x0000 0000</P>
</TD>
<TD class="cellCol5">
  <P>0x0000 0210</P>
</TD>
<TD class="cellCol5">
  <P>0x4000 F210</P>
</TD>
</TR>
<TR class="row">
<TD class="cellCol1">
  <P>
    <A href="#APP_AUTH_SET" title="Application authorization set register">APP_AUTH_SET</A>
  </P>
</TD>
<TD class="cellCol2">
  <P>WO</P>
</TD>
<TD class="cellCol3">
  <P>32</P>
</TD>
<TD class="cellCol4">
  <P>0x0000 0000</P>
</TD>
<TD class="cellCol5">
  <P>0x0000 0214</P>
</TD>
<TD class="cellCol5">
  <P>0x4000 F214</P>
</TD>
</TR>
<TR class="row">
<TD class="cellCol1">
  <P>
    <A href="#APP_AUTH_CLR" title="Application authorization clear register">APP_AUTH_CLR</A>
  </P>
</TD>
<TD class="cellCol2">
  <P>WO</P>
</TD>
<TD class="cellCol3">
  <P>32</P>
</TD>
<TD class="cellCol4">
  <P>0x0000 0000</P>
</TD>
<TD class="cellCol5">
  <P>0x0000 0218</P>
</TD>
<TD class="cellCol5">
  <P>0x4000 F218</P>
</TD>
</TR>
<TR class="row">
<TD class="cellCol1">
  <P>
    <A href="#DBGCTL" title="Debug control register">DBGCTL</A>
  </P>
</TD>
<TD class="cellCol2">
  <P>RW</P>
</TD>
<TD class="cellCol3">
  <P>32</P>
</TD>
<TD class="cellCol4">
  <P>0x0000 0020</P>
</TD>
<TD class="cellCol5">
  <P>0x0000 021C</P>
</TD>
<TD class="cellCol5">
  <P>0x4000 F21C</P>
</TD>
</TR>
</TABLE>
<H3 class="mmapRegisterSummaryTitle"><A href="CPU_MMAP.html"> TOP</A>:DBGSS Register Descriptions</H3>
<H3 class="mmapRegisterTitle"><A name="DESC"></A><A class="mmapRegisterTitle" href="CPU_MMAP.html">TOP</A>:<A class="mmapRegisterTitle" href="#Top_Tag">DBGSS</A>:DESC</H3><TABLE cellspacing="0" class="mmapRegisterTable">
<TR class="row">
<TD class="cellCol1"><B>Address Offset</B></TD>
<TD class="cellCol2" colspan="3">0x0000 0000</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Physical Address</TD>
<TD class="cellCol2">0x4000 F000</TD>
<TD class="cellCol3">Instance</TD>
<TD class="cellCol4">0x4000 F000</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Description</TD>
<TD class="cellCol2" colspan="3">Description Register. This register provides IP module ID, revision information, instance index and standard MMR registers offset.</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Type</TD>
<TD class="cellCol2" colspan="3">RO</TD>
</TR>
</TABLE>
<TABLE cellspacing="0" class="mmapBitfieldTable">
<TR class="rowTop">
<TD class="cellTopCol1">Bits</TD>
<TD class="cellTopCol2">Field Name</TD>
<TD class="cellTopCol3" colspan="3">Description</TD>
<TD class="cellTopCol4">Type</TD>
<TD class="cellTopCol5">Reset</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="DESC_MODULEID">31:16</a>
</TD>
<TD class="cellBitfieldCol2">MODULEID</TD>
<TD class="cellBitfieldCol3" colspan="3">Module identifier used to uniquely identify this IP.<TABLE cellspacing="0" class="LprfEnum">
<TR class="rowEnumHead">
<TD class="cellEnumTableHeadCol1">Value</TD>
<TD class="cellEnumTableHeadCol2">ENUM Name</TD>
<TD class="cellEnumTableHeadCol3">Description</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x0</TD>
<TD class="cellEnumTableCol2">MIN</TD>
<TD class="cellEnumTableCol3">Minimum value</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0xFFFF</TD>
<TD class="cellEnumTableCol2">MAX</TD>
<TD class="cellEnumTableCol3">Maximum possible value</TD>
</TR>
</TABLE>
</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0xB24D</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="DESC_STDIPOFF">15:12</a>
</TD>
<TD class="cellBitfieldCol2">STDIPOFF</TD>
<TD class="cellBitfieldCol3" colspan="3">Standard IP MMR block offset. Standard IP MMRs are the set of from aggregated IRQ registers till DTB.<BR>
<BR>
0: Standard IP MMRs do not exist<BR>
<BR>
0x1-0xF: Standard IP MMRs begin at offset of (64*<A class="xref" href="#DESC_STDIPOFF">STDIPOFF</A> from the base IP address)<BR>
<BR>
0: STDIP MMRs do not exist<BR>
0x1-0xF: These MMRs begin at offset 64*STDIPOFF from IP base address<TABLE cellspacing="0" class="LprfEnum">
<TR class="rowEnumHead">
<TD class="cellEnumTableHeadCol1">Value</TD>
<TD class="cellEnumTableHeadCol2">ENUM Name</TD>
<TD class="cellEnumTableHeadCol3">Description</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x0</TD>
<TD class="cellEnumTableCol2">MIN</TD>
<TD class="cellEnumTableCol3">Minimum Value</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0xF</TD>
<TD class="cellEnumTableCol2">MAX</TD>
<TD class="cellEnumTableCol3">Maximum possible value</TD>
</TR>
</TABLE>
</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0x1</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="DESC_INSTIDX">11:8</a>
</TD>
<TD class="cellBitfieldCol2">INSTIDX</TD>
<TD class="cellBitfieldCol3" colspan="3">IP Instance ID number. If multiple instances of IP exist in the device, this field can identify the instance number (0-15).<TABLE cellspacing="0" class="LprfEnum">
<TR class="rowEnumHead">
<TD class="cellEnumTableHeadCol1">Value</TD>
<TD class="cellEnumTableHeadCol2">ENUM Name</TD>
<TD class="cellEnumTableHeadCol3">Description</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x0</TD>
<TD class="cellEnumTableCol2">MIN</TD>
<TD class="cellEnumTableCol3">Minimum Value</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0xF</TD>
<TD class="cellEnumTableCol2">MAX</TD>
<TD class="cellEnumTableCol3">Maximum possible value</TD>
</TR>
</TABLE>
</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0x0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="DESC_MAJREV">7:4</a>
</TD>
<TD class="cellBitfieldCol2">MAJREV</TD>
<TD class="cellBitfieldCol3" colspan="3">Major revision of IP (0-15).<TABLE cellspacing="0" class="LprfEnum">
<TR class="rowEnumHead">
<TD class="cellEnumTableHeadCol1">Value</TD>
<TD class="cellEnumTableHeadCol2">ENUM Name</TD>
<TD class="cellEnumTableHeadCol3">Description</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x0</TD>
<TD class="cellEnumTableCol2">MIN</TD>
<TD class="cellEnumTableCol3">Minimum Value</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0xF</TD>
<TD class="cellEnumTableCol2">MAX</TD>
<TD class="cellEnumTableCol3">Maximum possible value</TD>
</TR>
</TABLE>
</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0x1</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="DESC_MINREV">3:0</a>
</TD>
<TD class="cellBitfieldCol2">MINREV</TD>
<TD class="cellBitfieldCol3" colspan="3">Minor revision of IP (0-15).<TABLE cellspacing="0" class="LprfEnum">
<TR class="rowEnumHead">
<TD class="cellEnumTableHeadCol1">Value</TD>
<TD class="cellEnumTableHeadCol2">ENUM Name</TD>
<TD class="cellEnumTableHeadCol3">Description</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x0</TD>
<TD class="cellEnumTableCol2">MIN</TD>
<TD class="cellEnumTableCol3">Minimum Value</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0xF</TD>
<TD class="cellEnumTableCol2">MAX</TD>
<TD class="cellEnumTableCol3">Maximum possible value</TD>
</TR>
</TABLE>
</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0x0</TD>
</TR>
</TABLE>
<H3 class="mmapRegisterTitle"><A name="IMASK"></A><A class="mmapRegisterTitle" href="CPU_MMAP.html">TOP</A>:<A class="mmapRegisterTitle" href="#Top_Tag">DBGSS</A>:IMASK</H3><TABLE cellspacing="0" class="mmapRegisterTable">
<TR class="row">
<TD class="cellCol1"><B>Address Offset</B></TD>
<TD class="cellCol2" colspan="3">0x0000 0044</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Physical Address</TD>
<TD class="cellCol2">0x4000 F044</TD>
<TD class="cellCol3">Instance</TD>
<TD class="cellCol4">0x4000 F044</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Description</TD>
<TD class="cellCol2" colspan="3">Interrupt mask. This register selects interrupt sources which are allowed to pass from <A class="xref" href="#RIS">RIS</A> to <A class="xref" href="#MIS">MIS</A> when the corresponding bit-fields are set to 1.</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Type</TD>
<TD class="cellCol2" colspan="3">RW</TD>
</TR>
</TABLE>
<TABLE cellspacing="0" class="mmapBitfieldTable">
<TR class="rowTop">
<TD class="cellTopCol1">Bits</TD>
<TD class="cellTopCol2">Field Name</TD>
<TD class="cellTopCol3" colspan="3">Description</TD>
<TD class="cellTopCol4">Type</TD>
<TD class="cellTopCol5">Reset</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="IMASK_RESERVED4">31:4</a>
</TD>
<TD class="cellBitfieldCol2">RESERVED4</TD>
<TD class="cellBitfieldCol3" colspan="3">Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0x000 0000</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="IMASK_PWRDWNIFG">3</a>
</TD>
<TD class="cellBitfieldCol2">PWRDWNIFG</TD>
<TD class="cellBitfieldCol3" colspan="3">PWRDWNIFG interrupt mask<TABLE cellspacing="0" class="LprfEnum">
<TR class="rowEnumHead">
<TD class="cellEnumTableHeadCol1">Value</TD>
<TD class="cellEnumTableHeadCol2">ENUM Name</TD>
<TD class="cellEnumTableHeadCol3">Description</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x0</TD>
<TD class="cellEnumTableCol2">CLR</TD>
<TD class="cellEnumTableCol3">Interrupt is masked out</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x1</TD>
<TD class="cellEnumTableCol2">SET</TD>
<TD class="cellEnumTableCol3">Interrupt will request an interrupt service routine and corresponding bit in MIS will be set</TD>
</TR>
</TABLE>
</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="IMASK_PWRUPIFG">2</a>
</TD>
<TD class="cellBitfieldCol2">PWRUPIFG</TD>
<TD class="cellBitfieldCol3" colspan="3">PWRUPIFG interrupt mask<TABLE cellspacing="0" class="LprfEnum">
<TR class="rowEnumHead">
<TD class="cellEnumTableHeadCol1">Value</TD>
<TD class="cellEnumTableHeadCol2">ENUM Name</TD>
<TD class="cellEnumTableHeadCol3">Description</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x0</TD>
<TD class="cellEnumTableCol2">CLR</TD>
<TD class="cellEnumTableCol3">Interrupt is masked out</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x1</TD>
<TD class="cellEnumTableCol2">SET</TD>
<TD class="cellEnumTableCol3">Interrupt will request an interrupt service routine and corresponding bit in MIS will be set</TD>
</TR>
</TABLE>
</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="IMASK_RXIFG">1</a>
</TD>
<TD class="cellBitfieldCol2">RXIFG</TD>
<TD class="cellBitfieldCol3" colspan="3">RXIFG interrupt mask<TABLE cellspacing="0" class="LprfEnum">
<TR class="rowEnumHead">
<TD class="cellEnumTableHeadCol1">Value</TD>
<TD class="cellEnumTableHeadCol2">ENUM Name</TD>
<TD class="cellEnumTableHeadCol3">Description</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x0</TD>
<TD class="cellEnumTableCol2">CLR</TD>
<TD class="cellEnumTableCol3">Interrupt is masked out</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x1</TD>
<TD class="cellEnumTableCol2">SET</TD>
<TD class="cellEnumTableCol3">Interrupt will request an interrupt service routine and corresponding bit in MIS will be set</TD>
</TR>
</TABLE>
</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="IMASK_TXIFG">0</a>
</TD>
<TD class="cellBitfieldCol2">TXIFG</TD>
<TD class="cellBitfieldCol3" colspan="3">TXIFG interrupt mask<TABLE cellspacing="0" class="LprfEnum">
<TR class="rowEnumHead">
<TD class="cellEnumTableHeadCol1">Value</TD>
<TD class="cellEnumTableHeadCol2">ENUM Name</TD>
<TD class="cellEnumTableHeadCol3">Description</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x0</TD>
<TD class="cellEnumTableCol2">DIS</TD>
<TD class="cellEnumTableCol3">Disable Interrupt Mask</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x1</TD>
<TD class="cellEnumTableCol2">EN</TD>
<TD class="cellEnumTableCol3">Enable Interrupt Mask</TD>
</TR>
</TABLE>
</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
</TABLE>
<H3 class="mmapRegisterTitle"><A name="RIS"></A><A class="mmapRegisterTitle" href="CPU_MMAP.html">TOP</A>:<A class="mmapRegisterTitle" href="#Top_Tag">DBGSS</A>:RIS</H3><TABLE cellspacing="0" class="mmapRegisterTable">
<TR class="row">
<TD class="cellCol1"><B>Address Offset</B></TD>
<TD class="cellCol2" colspan="3">0x0000 004C</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Physical Address</TD>
<TD class="cellCol2">0x4000 F04C</TD>
<TD class="cellCol3">Instance</TD>
<TD class="cellCol4">0x4000 F04C</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Description</TD>
<TD class="cellCol2" colspan="3">Raw interrupt status. This register reflects the state of all pending interrupts, regardless of masking. This register allows the user to implement a poll scheme. A flag set in this register can be cleared by writing 1 to the corresponding <A class="xref" href="#ICLR">ICLR</A> register bit.</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Type</TD>
<TD class="cellCol2" colspan="3">RO</TD>
</TR>
</TABLE>
<TABLE cellspacing="0" class="mmapBitfieldTable">
<TR class="rowTop">
<TD class="cellTopCol1">Bits</TD>
<TD class="cellTopCol2">Field Name</TD>
<TD class="cellTopCol3" colspan="3">Description</TD>
<TD class="cellTopCol4">Type</TD>
<TD class="cellTopCol5">Reset</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="RIS_RESERVED4">31:4</a>
</TD>
<TD class="cellBitfieldCol2">RESERVED4</TD>
<TD class="cellBitfieldCol3" colspan="3">Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0x000 0000</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="RIS_PWRDWNIFG">3</a>
</TD>
<TD class="cellBitfieldCol2">PWRDWNIFG</TD>
<TD class="cellBitfieldCol3" colspan="3">Raw interrupt status for PWRDWNIFG<TABLE cellspacing="0" class="LprfEnum">
<TR class="rowEnumHead">
<TD class="cellEnumTableHeadCol1">Value</TD>
<TD class="cellEnumTableHeadCol2">ENUM Name</TD>
<TD class="cellEnumTableHeadCol3">Description</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x0</TD>
<TD class="cellEnumTableCol2">CLR</TD>
<TD class="cellEnumTableCol3">PWRDWNIFG did not occur</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x1</TD>
<TD class="cellEnumTableCol2">SET</TD>
<TD class="cellEnumTableCol3">PWRDWNIFG occurred</TD>
</TR>
</TABLE>
</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="RIS_PWRUPIFG">2</a>
</TD>
<TD class="cellBitfieldCol2">PWRUPIFG</TD>
<TD class="cellBitfieldCol3" colspan="3">Raw interrupt status for PWRUPIFG<TABLE cellspacing="0" class="LprfEnum">
<TR class="rowEnumHead">
<TD class="cellEnumTableHeadCol1">Value</TD>
<TD class="cellEnumTableHeadCol2">ENUM Name</TD>
<TD class="cellEnumTableHeadCol3">Description</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x0</TD>
<TD class="cellEnumTableCol2">CLR</TD>
<TD class="cellEnumTableCol3">PWRUPIFG did not occur</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x1</TD>
<TD class="cellEnumTableCol2">SET</TD>
<TD class="cellEnumTableCol3">PWRUPIFG occurred</TD>
</TR>
</TABLE>
</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="RIS_RXIFG">1</a>
</TD>
<TD class="cellBitfieldCol2">RXIFG</TD>
<TD class="cellBitfieldCol3" colspan="3">Raw interrupt status for RXIFG<TABLE cellspacing="0" class="LprfEnum">
<TR class="rowEnumHead">
<TD class="cellEnumTableHeadCol1">Value</TD>
<TD class="cellEnumTableHeadCol2">ENUM Name</TD>
<TD class="cellEnumTableHeadCol3">Description</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x0</TD>
<TD class="cellEnumTableCol2">CLR</TD>
<TD class="cellEnumTableCol3">RXIFG did not occur</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x1</TD>
<TD class="cellEnumTableCol2">SET</TD>
<TD class="cellEnumTableCol3">RXIFG occurred</TD>
</TR>
</TABLE>
</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="RIS_TXIFG">0</a>
</TD>
<TD class="cellBitfieldCol2">TXIFG</TD>
<TD class="cellBitfieldCol3" colspan="3">Raw interrupt status for TXIFG<TABLE cellspacing="0" class="LprfEnum">
<TR class="rowEnumHead">
<TD class="cellEnumTableHeadCol1">Value</TD>
<TD class="cellEnumTableHeadCol2">ENUM Name</TD>
<TD class="cellEnumTableHeadCol3">Description</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x0</TD>
<TD class="cellEnumTableCol2">CLR</TD>
<TD class="cellEnumTableCol3">TXIFG did not occur</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x1</TD>
<TD class="cellEnumTableCol2">SET</TD>
<TD class="cellEnumTableCol3">TXIFG occurred</TD>
</TR>
</TABLE>
</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
</TABLE>
<H3 class="mmapRegisterTitle"><A name="MIS"></A><A class="mmapRegisterTitle" href="CPU_MMAP.html">TOP</A>:<A class="mmapRegisterTitle" href="#Top_Tag">DBGSS</A>:MIS</H3><TABLE cellspacing="0" class="mmapRegisterTable">
<TR class="row">
<TD class="cellCol1"><B>Address Offset</B></TD>
<TD class="cellCol2" colspan="3">0x0000 0054</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Physical Address</TD>
<TD class="cellCol2">0x4000 F054</TD>
<TD class="cellCol3">Instance</TD>
<TD class="cellCol4">0x4000 F054</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Description</TD>
<TD class="cellCol2" colspan="3">Masked interrupt status. This register is simply a bitwise AND of the contents of <A class="xref" href="#IMASK">IMASK</A> and <A class="xref" href="#RIS">RIS</A> registers. A flag set in this register can be cleared by writing 1 to the corresponding <A class="xref" href="#ICLR">ICLR</A> register bit.</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Type</TD>
<TD class="cellCol2" colspan="3">RO</TD>
</TR>
</TABLE>
<TABLE cellspacing="0" class="mmapBitfieldTable">
<TR class="rowTop">
<TD class="cellTopCol1">Bits</TD>
<TD class="cellTopCol2">Field Name</TD>
<TD class="cellTopCol3" colspan="3">Description</TD>
<TD class="cellTopCol4">Type</TD>
<TD class="cellTopCol5">Reset</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="MIS_RESERVED4">31:4</a>
</TD>
<TD class="cellBitfieldCol2">RESERVED4</TD>
<TD class="cellBitfieldCol3" colspan="3">Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0x000 0000</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="MIS_PWRDWNIFG">3</a>
</TD>
<TD class="cellBitfieldCol2">PWRDWNIFG</TD>
<TD class="cellBitfieldCol3" colspan="3">Masked interrupt status for PWRDWNIFG<TABLE cellspacing="0" class="LprfEnum">
<TR class="rowEnumHead">
<TD class="cellEnumTableHeadCol1">Value</TD>
<TD class="cellEnumTableHeadCol2">ENUM Name</TD>
<TD class="cellEnumTableHeadCol3">Description</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x0</TD>
<TD class="cellEnumTableCol2">CLR</TD>
<TD class="cellEnumTableCol3">PWRDWNIFG did not request an interrupt service routine</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x1</TD>
<TD class="cellEnumTableCol2">SET</TD>
<TD class="cellEnumTableCol3">PWRDWNIFG requests an interrupt service routine</TD>
</TR>
</TABLE>
</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="MIS_PWRUPIFG">2</a>
</TD>
<TD class="cellBitfieldCol2">PWRUPIFG</TD>
<TD class="cellBitfieldCol3" colspan="3">Masked interrupt status for PWRUPIFG<TABLE cellspacing="0" class="LprfEnum">
<TR class="rowEnumHead">
<TD class="cellEnumTableHeadCol1">Value</TD>
<TD class="cellEnumTableHeadCol2">ENUM Name</TD>
<TD class="cellEnumTableHeadCol3">Description</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x0</TD>
<TD class="cellEnumTableCol2">CLR</TD>
<TD class="cellEnumTableCol3">PWRUPIFG did not request an interrupt service routine</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x1</TD>
<TD class="cellEnumTableCol2">SET</TD>
<TD class="cellEnumTableCol3">PWRUPIFG requests an interrupt service routine</TD>
</TR>
</TABLE>
</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="MIS_RXIFG">1</a>
</TD>
<TD class="cellBitfieldCol2">RXIFG</TD>
<TD class="cellBitfieldCol3" colspan="3">Masked interrupt status for RXIFG<TABLE cellspacing="0" class="LprfEnum">
<TR class="rowEnumHead">
<TD class="cellEnumTableHeadCol1">Value</TD>
<TD class="cellEnumTableHeadCol2">ENUM Name</TD>
<TD class="cellEnumTableHeadCol3">Description</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x0</TD>
<TD class="cellEnumTableCol2">CLR</TD>
<TD class="cellEnumTableCol3">RXIFG did not request an interrupt service routine</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x1</TD>
<TD class="cellEnumTableCol2">SET</TD>
<TD class="cellEnumTableCol3">RXIFG requests an interrupt service routine</TD>
</TR>
</TABLE>
</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="MIS_TXIFG">0</a>
</TD>
<TD class="cellBitfieldCol2">TXIFG</TD>
<TD class="cellBitfieldCol3" colspan="3">Masked interrupt status for TXIFG<TABLE cellspacing="0" class="LprfEnum">
<TR class="rowEnumHead">
<TD class="cellEnumTableHeadCol1">Value</TD>
<TD class="cellEnumTableHeadCol2">ENUM Name</TD>
<TD class="cellEnumTableHeadCol3">Description</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x0</TD>
<TD class="cellEnumTableCol2">CLR</TD>
<TD class="cellEnumTableCol3">TXIFG did not request an interrupt service routine</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x1</TD>
<TD class="cellEnumTableCol2">SET</TD>
<TD class="cellEnumTableCol3">TXIFG requests an interrupt service routine</TD>
</TR>
</TABLE>
</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
</TABLE>
<H3 class="mmapRegisterTitle"><A name="ISET"></A><A class="mmapRegisterTitle" href="CPU_MMAP.html">TOP</A>:<A class="mmapRegisterTitle" href="#Top_Tag">DBGSS</A>:ISET</H3><TABLE cellspacing="0" class="mmapRegisterTable">
<TR class="row">
<TD class="cellCol1"><B>Address Offset</B></TD>
<TD class="cellCol2" colspan="3">0x0000 005C</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Physical Address</TD>
<TD class="cellCol2">0x4000 F05C</TD>
<TD class="cellCol3">Instance</TD>
<TD class="cellCol4">0x4000 F05C</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Description</TD>
<TD class="cellCol2" colspan="3">Interrupt set register. This register can be used by software for diagnostics and safety checking purposes. Writing a 1 to a bit in this register will set the event and the corresponding <A class="xref" href="#RIS">RIS</A> bit also gets set. If the corresponding <A class="xref" href="#IMASK">IMASK</A> bit is set, then the corresponding <A class="xref" href="#MIS">MIS</A> register bit also gets set.</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Type</TD>
<TD class="cellCol2" colspan="3">WO</TD>
</TR>
</TABLE>
<TABLE cellspacing="0" class="mmapBitfieldTable">
<TR class="rowTop">
<TD class="cellTopCol1">Bits</TD>
<TD class="cellTopCol2">Field Name</TD>
<TD class="cellTopCol3" colspan="3">Description</TD>
<TD class="cellTopCol4">Type</TD>
<TD class="cellTopCol5">Reset</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="ISET_RESERVED4">31:4</a>
</TD>
<TD class="cellBitfieldCol2">RESERVED4</TD>
<TD class="cellBitfieldCol3" colspan="3">Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0x000 0000</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="ISET_PWRDWNIFG">3</a>
</TD>
<TD class="cellBitfieldCol2">PWRDWNIFG</TD>
<TD class="cellBitfieldCol3" colspan="3">Sets PWRDWNIFG in RIS register<TABLE cellspacing="0" class="LprfEnum">
<TR class="rowEnumHead">
<TD class="cellEnumTableHeadCol1">Value</TD>
<TD class="cellEnumTableHeadCol2">ENUM Name</TD>
<TD class="cellEnumTableHeadCol3">Description</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x0</TD>
<TD class="cellEnumTableCol2">NOEFF</TD>
<TD class="cellEnumTableCol3">Writing a 0 has no effect</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x1</TD>
<TD class="cellEnumTableCol2">SET</TD>
<TD class="cellEnumTableCol3">Set interrupt</TD>
</TR>
</TABLE>
</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="ISET_PWRUPIFG">2</a>
</TD>
<TD class="cellBitfieldCol2">PWRUPIFG</TD>
<TD class="cellBitfieldCol3" colspan="3">Sets PWRUPIFG in RIS register<TABLE cellspacing="0" class="LprfEnum">
<TR class="rowEnumHead">
<TD class="cellEnumTableHeadCol1">Value</TD>
<TD class="cellEnumTableHeadCol2">ENUM Name</TD>
<TD class="cellEnumTableHeadCol3">Description</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x0</TD>
<TD class="cellEnumTableCol2">NOEFF</TD>
<TD class="cellEnumTableCol3">Writing a 0 has no effect</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x1</TD>
<TD class="cellEnumTableCol2">SET</TD>
<TD class="cellEnumTableCol3">Set interrupt</TD>
</TR>
</TABLE>
</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="ISET_RXIFG">1</a>
</TD>
<TD class="cellBitfieldCol2">RXIFG</TD>
<TD class="cellBitfieldCol3" colspan="3">Sets RXIFG in RIS register<TABLE cellspacing="0" class="LprfEnum">
<TR class="rowEnumHead">
<TD class="cellEnumTableHeadCol1">Value</TD>
<TD class="cellEnumTableHeadCol2">ENUM Name</TD>
<TD class="cellEnumTableHeadCol3">Description</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x0</TD>
<TD class="cellEnumTableCol2">NOEFF</TD>
<TD class="cellEnumTableCol3">Writing a 0 has no effect</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x1</TD>
<TD class="cellEnumTableCol2">SET</TD>
<TD class="cellEnumTableCol3">Set interrupt</TD>
</TR>
</TABLE>
</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="ISET_TXIFG">0</a>
</TD>
<TD class="cellBitfieldCol2">TXIFG</TD>
<TD class="cellBitfieldCol3" colspan="3">Sets TXIFG in RIS register<TABLE cellspacing="0" class="LprfEnum">
<TR class="rowEnumHead">
<TD class="cellEnumTableHeadCol1">Value</TD>
<TD class="cellEnumTableHeadCol2">ENUM Name</TD>
<TD class="cellEnumTableHeadCol3">Description</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x0</TD>
<TD class="cellEnumTableCol2">NOEFF</TD>
<TD class="cellEnumTableCol3">Writing a 0 has no effect</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x1</TD>
<TD class="cellEnumTableCol2">SET</TD>
<TD class="cellEnumTableCol3">Set interrupt</TD>
</TR>
</TABLE>
</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
</TABLE>
<H3 class="mmapRegisterTitle"><A name="ICLR"></A><A class="mmapRegisterTitle" href="CPU_MMAP.html">TOP</A>:<A class="mmapRegisterTitle" href="#Top_Tag">DBGSS</A>:ICLR</H3><TABLE cellspacing="0" class="mmapRegisterTable">
<TR class="row">
<TD class="cellCol1"><B>Address Offset</B></TD>
<TD class="cellCol2" colspan="3">0x0000 0064</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Physical Address</TD>
<TD class="cellCol2">0x4000 F064</TD>
<TD class="cellCol3">Instance</TD>
<TD class="cellCol4">0x4000 F064</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Description</TD>
<TD class="cellCol2" colspan="3">Interrupt clear register. This register allows software to clear interrupts. Writing a 1 to a bit in this register will clear the event and the corresponding <A class="xref" href="#RIS">RIS</A> bit also gets cleared. If the corresponding <A class="xref" href="#IMASK">IMASK</A> bit is set, then the corresponding <A class="xref" href="#MIS">MIS</A> register bit also gets cleared.</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Type</TD>
<TD class="cellCol2" colspan="3">WO</TD>
</TR>
</TABLE>
<TABLE cellspacing="0" class="mmapBitfieldTable">
<TR class="rowTop">
<TD class="cellTopCol1">Bits</TD>
<TD class="cellTopCol2">Field Name</TD>
<TD class="cellTopCol3" colspan="3">Description</TD>
<TD class="cellTopCol4">Type</TD>
<TD class="cellTopCol5">Reset</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="ICLR_RESERVED4">31:4</a>
</TD>
<TD class="cellBitfieldCol2">RESERVED4</TD>
<TD class="cellBitfieldCol3" colspan="3">Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0x000 0000</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="ICLR_PWRDWNIFG">3</a>
</TD>
<TD class="cellBitfieldCol2">PWRDWNIFG</TD>
<TD class="cellBitfieldCol3" colspan="3">Clears PWRDWNIFG interrupt<TABLE cellspacing="0" class="LprfEnum">
<TR class="rowEnumHead">
<TD class="cellEnumTableHeadCol1">Value</TD>
<TD class="cellEnumTableHeadCol2">ENUM Name</TD>
<TD class="cellEnumTableHeadCol3">Description</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x0</TD>
<TD class="cellEnumTableCol2">NOEFF</TD>
<TD class="cellEnumTableCol3">Writing a 0 has no effect</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x1</TD>
<TD class="cellEnumTableCol2">CLR</TD>
<TD class="cellEnumTableCol3">Clear interrupt</TD>
</TR>
</TABLE>
</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="ICLR_PWRUPIFG">2</a>
</TD>
<TD class="cellBitfieldCol2">PWRUPIFG</TD>
<TD class="cellBitfieldCol3" colspan="3">Clears PWRUPIFG interrupt<TABLE cellspacing="0" class="LprfEnum">
<TR class="rowEnumHead">
<TD class="cellEnumTableHeadCol1">Value</TD>
<TD class="cellEnumTableHeadCol2">ENUM Name</TD>
<TD class="cellEnumTableHeadCol3">Description</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x0</TD>
<TD class="cellEnumTableCol2">NOEFF</TD>
<TD class="cellEnumTableCol3">Writing a 0 has no effect</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x1</TD>
<TD class="cellEnumTableCol2">CLR</TD>
<TD class="cellEnumTableCol3">Clear interrupt</TD>
</TR>
</TABLE>
</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="ICLR_RXIFG">1</a>
</TD>
<TD class="cellBitfieldCol2">RXIFG</TD>
<TD class="cellBitfieldCol3" colspan="3">Clears RXIFG interrupt<TABLE cellspacing="0" class="LprfEnum">
<TR class="rowEnumHead">
<TD class="cellEnumTableHeadCol1">Value</TD>
<TD class="cellEnumTableHeadCol2">ENUM Name</TD>
<TD class="cellEnumTableHeadCol3">Description</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x0</TD>
<TD class="cellEnumTableCol2">NOEFF</TD>
<TD class="cellEnumTableCol3">Writing a 0 has no effect</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x1</TD>
<TD class="cellEnumTableCol2">CLR</TD>
<TD class="cellEnumTableCol3">Clear interrupt</TD>
</TR>
</TABLE>
</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="ICLR_TXIFG">0</a>
</TD>
<TD class="cellBitfieldCol2">TXIFG</TD>
<TD class="cellBitfieldCol3" colspan="3">Clears TXIFG interrupt<TABLE cellspacing="0" class="LprfEnum">
<TR class="rowEnumHead">
<TD class="cellEnumTableHeadCol1">Value</TD>
<TD class="cellEnumTableHeadCol2">ENUM Name</TD>
<TD class="cellEnumTableHeadCol3">Description</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x0</TD>
<TD class="cellEnumTableCol2">NOEFF</TD>
<TD class="cellEnumTableCol3">Writing a 0 has no effect</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x1</TD>
<TD class="cellEnumTableCol2">CLR</TD>
<TD class="cellEnumTableCol3">Clear interrupt</TD>
</TR>
</TABLE>
</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
</TABLE>
<H3 class="mmapRegisterTitle"><A name="IMSET"></A><A class="mmapRegisterTitle" href="CPU_MMAP.html">TOP</A>:<A class="mmapRegisterTitle" href="#Top_Tag">DBGSS</A>:IMSET</H3><TABLE cellspacing="0" class="mmapRegisterTable">
<TR class="row">
<TD class="cellCol1"><B>Address Offset</B></TD>
<TD class="cellCol2" colspan="3">0x0000 006C</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Physical Address</TD>
<TD class="cellCol2">0x4000 F06C</TD>
<TD class="cellCol3">Instance</TD>
<TD class="cellCol4">0x4000 F06C</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Description</TD>
<TD class="cellCol2" colspan="3">Interrupt mask set register. Writing a 1 to a bit in this register will set the corresponding <A class="xref" href="#IMASK">IMASK</A> bit.</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Type</TD>
<TD class="cellCol2" colspan="3">WO</TD>
</TR>
</TABLE>
<TABLE cellspacing="0" class="mmapBitfieldTable">
<TR class="rowTop">
<TD class="cellTopCol1">Bits</TD>
<TD class="cellTopCol2">Field Name</TD>
<TD class="cellTopCol3" colspan="3">Description</TD>
<TD class="cellTopCol4">Type</TD>
<TD class="cellTopCol5">Reset</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="IMSET_RESERVED4">31:4</a>
</TD>
<TD class="cellBitfieldCol2">RESERVED4</TD>
<TD class="cellBitfieldCol3" colspan="3">Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0x000 0000</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="IMSET_PWRDWNIFG">3</a>
</TD>
<TD class="cellBitfieldCol2">PWRDWNIFG</TD>
<TD class="cellBitfieldCol3" colspan="3">Set PWRDWNIFG interrupt mask<TABLE cellspacing="0" class="LprfEnum">
<TR class="rowEnumHead">
<TD class="cellEnumTableHeadCol1">Value</TD>
<TD class="cellEnumTableHeadCol2">ENUM Name</TD>
<TD class="cellEnumTableHeadCol3">Description</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x0</TD>
<TD class="cellEnumTableCol2">NOEFF</TD>
<TD class="cellEnumTableCol3">Writing a 0 has no effect</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x1</TD>
<TD class="cellEnumTableCol2">SET</TD>
<TD class="cellEnumTableCol3">Set interrupt mask</TD>
</TR>
</TABLE>
</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="IMSET_PWRUPIFG">2</a>
</TD>
<TD class="cellBitfieldCol2">PWRUPIFG</TD>
<TD class="cellBitfieldCol3" colspan="3">Set PWRUPIFG interrupt mask<TABLE cellspacing="0" class="LprfEnum">
<TR class="rowEnumHead">
<TD class="cellEnumTableHeadCol1">Value</TD>
<TD class="cellEnumTableHeadCol2">ENUM Name</TD>
<TD class="cellEnumTableHeadCol3">Description</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x0</TD>
<TD class="cellEnumTableCol2">NOEFF</TD>
<TD class="cellEnumTableCol3">Writing a 0 has no effect</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x1</TD>
<TD class="cellEnumTableCol2">SET</TD>
<TD class="cellEnumTableCol3">Set interrupt mask</TD>
</TR>
</TABLE>
</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="IMSET_RXIFG">1</a>
</TD>
<TD class="cellBitfieldCol2">RXIFG</TD>
<TD class="cellBitfieldCol3" colspan="3">Set RXIFG interrupt mask<TABLE cellspacing="0" class="LprfEnum">
<TR class="rowEnumHead">
<TD class="cellEnumTableHeadCol1">Value</TD>
<TD class="cellEnumTableHeadCol2">ENUM Name</TD>
<TD class="cellEnumTableHeadCol3">Description</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x0</TD>
<TD class="cellEnumTableCol2">NOEFF</TD>
<TD class="cellEnumTableCol3">Writing a 0 has no effect</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x1</TD>
<TD class="cellEnumTableCol2">SET</TD>
<TD class="cellEnumTableCol3">Set interrupt mask</TD>
</TR>
</TABLE>
</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="IMSET_TXIFG">0</a>
</TD>
<TD class="cellBitfieldCol2">TXIFG</TD>
<TD class="cellBitfieldCol3" colspan="3">Set TXIFG interrupt mask<TABLE cellspacing="0" class="LprfEnum">
<TR class="rowEnumHead">
<TD class="cellEnumTableHeadCol1">Value</TD>
<TD class="cellEnumTableHeadCol2">ENUM Name</TD>
<TD class="cellEnumTableHeadCol3">Description</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x0</TD>
<TD class="cellEnumTableCol2">NOEFF</TD>
<TD class="cellEnumTableCol3">Writing a 0 has no effect</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x1</TD>
<TD class="cellEnumTableCol2">SET</TD>
<TD class="cellEnumTableCol3">Set interrupt mask</TD>
</TR>
</TABLE>
</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
</TABLE>
<H3 class="mmapRegisterTitle"><A name="IMCLR"></A><A class="mmapRegisterTitle" href="CPU_MMAP.html">TOP</A>:<A class="mmapRegisterTitle" href="#Top_Tag">DBGSS</A>:IMCLR</H3><TABLE cellspacing="0" class="mmapRegisterTable">
<TR class="row">
<TD class="cellCol1"><B>Address Offset</B></TD>
<TD class="cellCol2" colspan="3">0x0000 0074</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Physical Address</TD>
<TD class="cellCol2">0x4000 F074</TD>
<TD class="cellCol3">Instance</TD>
<TD class="cellCol4">0x4000 F074</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Description</TD>
<TD class="cellCol2" colspan="3">Interrupt mask clear register. Writing a 1 to a bit in this register will clear the corresponding <A class="xref" href="#IMASK">IMASK</A> bit.</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Type</TD>
<TD class="cellCol2" colspan="3">WO</TD>
</TR>
</TABLE>
<TABLE cellspacing="0" class="mmapBitfieldTable">
<TR class="rowTop">
<TD class="cellTopCol1">Bits</TD>
<TD class="cellTopCol2">Field Name</TD>
<TD class="cellTopCol3" colspan="3">Description</TD>
<TD class="cellTopCol4">Type</TD>
<TD class="cellTopCol5">Reset</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="IMCLR_RESERVED4">31:4</a>
</TD>
<TD class="cellBitfieldCol2">RESERVED4</TD>
<TD class="cellBitfieldCol3" colspan="3">Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0x000 0000</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="IMCLR_PWRDWNIFG">3</a>
</TD>
<TD class="cellBitfieldCol2">PWRDWNIFG</TD>
<TD class="cellBitfieldCol3" colspan="3">Clears PWRDWNIFG interrupt mask<TABLE cellspacing="0" class="LprfEnum">
<TR class="rowEnumHead">
<TD class="cellEnumTableHeadCol1">Value</TD>
<TD class="cellEnumTableHeadCol2">ENUM Name</TD>
<TD class="cellEnumTableHeadCol3">Description</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x0</TD>
<TD class="cellEnumTableCol2">NO_EFFECT</TD>
<TD class="cellEnumTableCol3">Writing a 0 has no effect</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x1</TD>
<TD class="cellEnumTableCol2">CLR</TD>
<TD class="cellEnumTableCol3">IMASK bit corresponding to PWRDWNIFG is cleared</TD>
</TR>
</TABLE>
</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="IMCLR_PWRUPIFG">2</a>
</TD>
<TD class="cellBitfieldCol2">PWRUPIFG</TD>
<TD class="cellBitfieldCol3" colspan="3">Clears PWRUPIFG interrupt mask<TABLE cellspacing="0" class="LprfEnum">
<TR class="rowEnumHead">
<TD class="cellEnumTableHeadCol1">Value</TD>
<TD class="cellEnumTableHeadCol2">ENUM Name</TD>
<TD class="cellEnumTableHeadCol3">Description</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x0</TD>
<TD class="cellEnumTableCol2">NO_EFFECT</TD>
<TD class="cellEnumTableCol3">Writing a 0 has no effect</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x1</TD>
<TD class="cellEnumTableCol2">CLR</TD>
<TD class="cellEnumTableCol3">IMASK bit corresponding to PWRUPIFG is cleared</TD>
</TR>
</TABLE>
</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="IMCLR_RXIFG">1</a>
</TD>
<TD class="cellBitfieldCol2">RXIFG</TD>
<TD class="cellBitfieldCol3" colspan="3">Clears RXIFG interrupt mask<TABLE cellspacing="0" class="LprfEnum">
<TR class="rowEnumHead">
<TD class="cellEnumTableHeadCol1">Value</TD>
<TD class="cellEnumTableHeadCol2">ENUM Name</TD>
<TD class="cellEnumTableHeadCol3">Description</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x0</TD>
<TD class="cellEnumTableCol2">NO_EFFECT</TD>
<TD class="cellEnumTableCol3">Writing a 0 has no effect</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x1</TD>
<TD class="cellEnumTableCol2">CLR</TD>
<TD class="cellEnumTableCol3">IMASK bit corresponding to RXIFG is cleared</TD>
</TR>
</TABLE>
</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="IMCLR_TXIFG">0</a>
</TD>
<TD class="cellBitfieldCol2">TXIFG</TD>
<TD class="cellBitfieldCol3" colspan="3">Clears TXIFG interrupt mask<TABLE cellspacing="0" class="LprfEnum">
<TR class="rowEnumHead">
<TD class="cellEnumTableHeadCol1">Value</TD>
<TD class="cellEnumTableHeadCol2">ENUM Name</TD>
<TD class="cellEnumTableHeadCol3">Description</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x0</TD>
<TD class="cellEnumTableCol2">NO_EFFECT</TD>
<TD class="cellEnumTableCol3">Writing a 0 has no effect</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x1</TD>
<TD class="cellEnumTableCol2">CLR</TD>
<TD class="cellEnumTableCol3">IMASK bit corresponding to TXIFG is cleared</TD>
</TR>
</TABLE>
</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
</TABLE>
<H3 class="mmapRegisterTitle"><A name="TXD"></A><A class="mmapRegisterTitle" href="CPU_MMAP.html">TOP</A>:<A class="mmapRegisterTitle" href="#Top_Tag">DBGSS</A>:TXD</H3><TABLE cellspacing="0" class="mmapRegisterTable">
<TR class="row">
<TD class="cellCol1"><B>Address Offset</B></TD>
<TD class="cellCol2" colspan="3">0x0000 0100</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Physical Address</TD>
<TD class="cellCol2">0x4000 F100</TD>
<TD class="cellCol3">Instance</TD>
<TD class="cellCol4">0x4000 F100</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Description</TD>
<TD class="cellCol2" colspan="3">Transmit data register. This register is used for sending SACI (SECAP command interface) data from the host to the device.<BR>
The host (SWD interface) can write this register. This updates the value of TXD, and sets <A class="xref" href="#TXCTL_TXDSTA">TXCTL.TXDSTA</A> = FULL<BR>
The host should only write TXD while <A class="xref" href="#TXCTL_TXDSTA">TXCTL.TXDSTA</A> = EMPTY.<BR>
If the host incorrectly writes TXD while <A class="xref" href="#TXCTL_TXDSTA">TXCTL.TXDSTA</A> = FULL, this will just update the value of TXD.<BR>
The host (SWD interface) can read the TXD register. This does not affect <A class="xref" href="#TXCTL_TXDSTA">TXCTL.TXDSTA</A>.<BR>
The device (boot code) can only read the TXD register. This sets <A class="xref" href="#TXCTL_TXDSTA">TXCTL.TXDSTA</A> = EMPTY.<BR>
The device should only read TXD while <A class="xref" href="#TXCTL_TXDSTA">TXCTL.TXDSTA</A> = FULL.<BR>
If the device incorrectly reads TXD while <A class="xref" href="#TXCTL_TXDSTA">TXCTL.TXDSTA</A> = EMPTY, this will just return the value of TXD.<BR>
If the host writes TXD on the same clock cycle as the device reads TXD:<BR>
The device reads the old TXD value.<BR>
TXD is updated with the new value, and <A class="xref" href="#TXCTL_TXDSTA">TXCTL.TXDSTA</A> is set to FULL.</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Type</TD>
<TD class="cellCol2" colspan="3">RO</TD>
</TR>
</TABLE>
<TABLE cellspacing="0" class="mmapBitfieldTable">
<TR class="rowTop">
<TD class="cellTopCol1">Bits</TD>
<TD class="cellTopCol2">Field Name</TD>
<TD class="cellTopCol3" colspan="3">Description</TD>
<TD class="cellTopCol4">Type</TD>
<TD class="cellTopCol5">Reset</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="TXD_VAL">31:0</a>
</TD>
<TD class="cellBitfieldCol2">VAL</TD>
<TD class="cellBitfieldCol3" colspan="3">SACI command/parameter word. Valid value when <A class="xref" href="#TXCTL_TXDSTA">TXCTL.TXDSTA</A>=1. <A class="xref" href="#TXCTL_TXDSTA">TXCTL.TXDSTA</A> gets automatically cleared upon read.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0x0000 0000</TD>
</TR>
</TABLE>
<H3 class="mmapRegisterTitle"><A name="TXCTL"></A><A class="mmapRegisterTitle" href="CPU_MMAP.html">TOP</A>:<A class="mmapRegisterTitle" href="#Top_Tag">DBGSS</A>:TXCTL</H3><TABLE cellspacing="0" class="mmapRegisterTable">
<TR class="row">
<TD class="cellCol1"><B>Address Offset</B></TD>
<TD class="cellCol2" colspan="3">0x0000 0104</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Physical Address</TD>
<TD class="cellCol2">0x4000 F104</TD>
<TD class="cellCol3">Instance</TD>
<TD class="cellCol4">0x4000 F104</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Description</TD>
<TD class="cellCol2" colspan="3">Transmit control register. This register contains status of the TXD register (full/empty), and also software defined flags that are used by the SACI protocol.<BR>
The host (SWD interface) can write the FLAGS field of the TXCTL register.<BR>
The host (SWD interface) can read the TXCTL register.<BR>
The device (boot code) can only read the TXCTL register.</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Type</TD>
<TD class="cellCol2" colspan="3">RO</TD>
</TR>
</TABLE>
<TABLE cellspacing="0" class="mmapBitfieldTable">
<TR class="rowTop">
<TD class="cellTopCol1">Bits</TD>
<TD class="cellTopCol2">Field Name</TD>
<TD class="cellTopCol3" colspan="3">Description</TD>
<TD class="cellTopCol4">Type</TD>
<TD class="cellTopCol5">Reset</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="TXCTL_RESERVED8">31:8</a>
</TD>
<TD class="cellBitfieldCol2">RESERVED8</TD>
<TD class="cellBitfieldCol3" colspan="3">Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0x00 0000</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="TXCTL_FLAGS">7:1</a>
</TD>
<TD class="cellBitfieldCol2">FLAGS</TD>
<TD class="cellBitfieldCol3" colspan="3">Software defined flags that are used by the SACI protocol (host to device).</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0b000 0000</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="TXCTL_TXDSTA">0</a>
</TD>
<TD class="cellBitfieldCol2">TXDSTA</TD>
<TD class="cellBitfieldCol3" colspan="3">Indicates whether the host has written a word to the TXD register, which can be read by the device:<BR>
TXDSTA is automatically set upon write to TXD register in SECAP and automatically gets cleared upon read from <A class="xref" href="#TXD">TXD</A><TABLE cellspacing="0" class="LprfEnum">
<TR class="rowEnumHead">
<TD class="cellEnumTableHeadCol1">Value</TD>
<TD class="cellEnumTableHeadCol2">ENUM Name</TD>
<TD class="cellEnumTableHeadCol3">Description</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x0</TD>
<TD class="cellEnumTableCol2">EMPTY</TD>
<TD class="cellEnumTableCol3"> The TXD register does not contain a new SACI parameter word from the host, and should not be read by the device.</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x1</TD>
<TD class="cellEnumTableCol2">FULL</TD>
<TD class="cellEnumTableCol3">The TXD register contains a new SACI parameter word from the host, which can be read by the device.</TD>
</TR>
</TABLE>
</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
</TABLE>
<H3 class="mmapRegisterTitle"><A name="RXD"></A><A class="mmapRegisterTitle" href="CPU_MMAP.html">TOP</A>:<A class="mmapRegisterTitle" href="#Top_Tag">DBGSS</A>:RXD</H3><TABLE cellspacing="0" class="mmapRegisterTable">
<TR class="row">
<TD class="cellCol1"><B>Address Offset</B></TD>
<TD class="cellCol2" colspan="3">0x0000 0108</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Physical Address</TD>
<TD class="cellCol2">0x4000 F108</TD>
<TD class="cellCol3">Instance</TD>
<TD class="cellCol4">0x4000 F108</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Description</TD>
<TD class="cellCol2" colspan="3">Receive data register. This register is used to send SACI command response data from the device to the host.<BR>
The device (boot code) can write the RXD register. This updates the value of RXD, and sets <A class="xref" href="#RXCTL_RXDSTA">RXCTL.RXDSTA</A> = FULL.<BR>
The device should only write RXD while <A class="xref" href="#RXCTL_RXDSTA">RXCTL.RXDSTA</A> = EMPTY.<BR>
If the device incorrectly writes RXD while <A class="xref" href="#RXCTL_RXDSTA">RXCTL.RXDSTA</A> = FULL, this will just update the value of RXD.<BR>
The device (boot code) can read the RXD register in order to flush it. This sets <A class="xref" href="#RXCTL_RXDSTA">RXCTL.RXDSTA</A> = EMPTY.<BR>
The host (SWD interface) can only read the RXD register. This sets <A class="xref" href="#RXCTL_RXDSTA">RXCTL.RXDSTA</A> = EMPTY.<BR>
The host should only read RXD while <A class="xref" href="#RXCTL_RXDSTA">RXCTL.RXDSTA</A> = FULL.<BR>
If the host incorrectly reads RXD while <A class="xref" href="#RXCTL_RXDSTA">RXCTL.RXDSTA</A> = EMPTY, this will just return the value of RXD.<BR>
If the device writes RXD on the same clock cycle as the host reads RXD:<BR>
The host reads the old RXD value.<BR>
RXD is updated with the new value, and <A class="xref" href="#RXCTL_RXDSTA">RXCTL.RXDSTA</A> is set to FULL.</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Type</TD>
<TD class="cellCol2" colspan="3">RW</TD>
</TR>
</TABLE>
<TABLE cellspacing="0" class="mmapBitfieldTable">
<TR class="rowTop">
<TD class="cellTopCol1">Bits</TD>
<TD class="cellTopCol2">Field Name</TD>
<TD class="cellTopCol3" colspan="3">Description</TD>
<TD class="cellTopCol4">Type</TD>
<TD class="cellTopCol5">Reset</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="RXD_VAL">31:0</a>
</TD>
<TD class="cellBitfieldCol2">VAL</TD>
<TD class="cellBitfieldCol3" colspan="3">SACI command response word. <A class="xref" href="#RXCTL_RXDSTA">RXCTL.RXDSTA</A> automatically set upon write. <A class="xref" href="#RXCTL_RXDSTA">RXCTL.RXDSTA</A> automatically cleared upon read (flush operation).</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0x0000 0000</TD>
</TR>
</TABLE>
<H3 class="mmapRegisterTitle"><A name="RXCTL"></A><A class="mmapRegisterTitle" href="CPU_MMAP.html">TOP</A>:<A class="mmapRegisterTitle" href="#Top_Tag">DBGSS</A>:RXCTL</H3><TABLE cellspacing="0" class="mmapRegisterTable">
<TR class="row">
<TD class="cellCol1"><B>Address Offset</B></TD>
<TD class="cellCol2" colspan="3">0x0000 010C</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Physical Address</TD>
<TD class="cellCol2">0x4000 F10C</TD>
<TD class="cellCol3">Instance</TD>
<TD class="cellCol4">0x4000 F10C</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Description</TD>
<TD class="cellCol2" colspan="3">Receive control register. This register contains status of the RXD register (full/empty), and also software defined flags that are used by the SACI protocol.<BR>
The device (boot code) can write the FLAGS field of the RXCTL register.<BR>
The device (boot code) can read the RXCTL register.<BR>
The host (SWD interface) can only read the RXCTL register</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Type</TD>
<TD class="cellCol2" colspan="3">RW</TD>
</TR>
</TABLE>
<TABLE cellspacing="0" class="mmapBitfieldTable">
<TR class="rowTop">
<TD class="cellTopCol1">Bits</TD>
<TD class="cellTopCol2">Field Name</TD>
<TD class="cellTopCol3" colspan="3">Description</TD>
<TD class="cellTopCol4">Type</TD>
<TD class="cellTopCol5">Reset</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="RXCTL_RESERVED8">31:8</a>
</TD>
<TD class="cellBitfieldCol2">RESERVED8</TD>
<TD class="cellBitfieldCol3" colspan="3">Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0x00 0000</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="RXCTL_FLAGS">7:1</a>
</TD>
<TD class="cellBitfieldCol2">FLAGS</TD>
<TD class="cellBitfieldCol3" colspan="3">Software defined flags that are used by the SACI protocol (device to host).</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0b000 0000</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="RXCTL_RXDSTA">0</a>
</TD>
<TD class="cellBitfieldCol2">RXDSTA</TD>
<TD class="cellBitfieldCol3" colspan="3">Indicates whether the device has written a word to the RXD register, which can be read by the host:<BR>
RXDSTA is automatically set upon write to <A class="xref" href="#RXD">RXD</A> and automatically cleared upon read from RXD register of SECAP or  <A class="xref" href="#RXD">RXD</A>.<TABLE cellspacing="0" class="LprfEnum">
<TR class="rowEnumHead">
<TD class="cellEnumTableHeadCol1">Value</TD>
<TD class="cellEnumTableHeadCol2">ENUM Name</TD>
<TD class="cellEnumTableHeadCol3">Description</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x0</TD>
<TD class="cellEnumTableCol2">EMPTY</TD>
<TD class="cellEnumTableCol3">The RXD register does not contain a new SACI response word from the device, and should not be read by the host.</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x1</TD>
<TD class="cellEnumTableCol2">FULL</TD>
<TD class="cellEnumTableCol3">The RXD register contains a new SACI response word from the device, which can be read by the host.</TD>
</TR>
</TABLE>
</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
</TABLE>
<H3 class="mmapRegisterTitle"><A name="TXDPEEK"></A><A class="mmapRegisterTitle" href="CPU_MMAP.html">TOP</A>:<A class="mmapRegisterTitle" href="#Top_Tag">DBGSS</A>:TXDPEEK</H3><TABLE cellspacing="0" class="mmapRegisterTable">
<TR class="row">
<TD class="cellCol1"><B>Address Offset</B></TD>
<TD class="cellCol2" colspan="3">0x0000 0110</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Physical Address</TD>
<TD class="cellCol2">0x4000 F110</TD>
<TD class="cellCol3">Instance</TD>
<TD class="cellCol4">0x4000 F110</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Description</TD>
<TD class="cellCol2" colspan="3">Transmit data peek register . This register is a read-only version of the TXD register that can be read by host and device without any side-effects.<BR>
This register is used to peek at the values in <A class="xref" href="#TXD">TXD</A> without affecting the FULL/EMPTY flag.</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Type</TD>
<TD class="cellCol2" colspan="3">RO</TD>
</TR>
</TABLE>
<TABLE cellspacing="0" class="mmapBitfieldTable">
<TR class="rowTop">
<TD class="cellTopCol1">Bits</TD>
<TD class="cellTopCol2">Field Name</TD>
<TD class="cellTopCol3" colspan="3">Description</TD>
<TD class="cellTopCol4">Type</TD>
<TD class="cellTopCol5">Reset</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="TXDPEEK_VAL">31:0</a>
</TD>
<TD class="cellBitfieldCol2">VAL</TD>
<TD class="cellBitfieldCol3" colspan="3">Transmit Data Peek Register. SACI command parameter word. <A class="xref" href="#TXCTL_TXDSTA">TXCTL.TXDSTA</A> not affected by read of TXDPEEK</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0x0000 0000</TD>
</TR>
</TABLE>
<H3 class="mmapRegisterTitle"><A name="RXDPEEK"></A><A class="mmapRegisterTitle" href="CPU_MMAP.html">TOP</A>:<A class="mmapRegisterTitle" href="#Top_Tag">DBGSS</A>:RXDPEEK</H3><TABLE cellspacing="0" class="mmapRegisterTable">
<TR class="row">
<TD class="cellCol1"><B>Address Offset</B></TD>
<TD class="cellCol2" colspan="3">0x0000 0114</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Physical Address</TD>
<TD class="cellCol2">0x4000 F114</TD>
<TD class="cellCol3">Instance</TD>
<TD class="cellCol4">0x4000 F114</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Description</TD>
<TD class="cellCol2" colspan="3">Receive data peek register. The RXDPEEK register is a read-only version of the RXD register that can be read by host and device without any side-effects<BR>
This register is used to peek at the values in Receive Data Register without affecting the FULL/EMPTY flag.</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Type</TD>
<TD class="cellCol2" colspan="3">RO</TD>
</TR>
</TABLE>
<TABLE cellspacing="0" class="mmapBitfieldTable">
<TR class="rowTop">
<TD class="cellTopCol1">Bits</TD>
<TD class="cellTopCol2">Field Name</TD>
<TD class="cellTopCol3" colspan="3">Description</TD>
<TD class="cellTopCol4">Type</TD>
<TD class="cellTopCol5">Reset</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="RXDPEEK_VAL">31:0</a>
</TD>
<TD class="cellBitfieldCol2">VAL</TD>
<TD class="cellBitfieldCol3" colspan="3">Receive Data Peek Register. SACI command response word. <A class="xref" href="#RXCTL_RXDSTA">RXCTL.RXDSTA</A> not affected by read of RXDPEEK</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0x0000 0000</TD>
</TR>
</TABLE>
<H3 class="mmapRegisterTitle"><A name="SPECIAL_AUTH"></A><A class="mmapRegisterTitle" href="CPU_MMAP.html">TOP</A>:<A class="mmapRegisterTitle" href="#Top_Tag">DBGSS</A>:SPECIAL_AUTH</H3><TABLE cellspacing="0" class="mmapRegisterTable">
<TR class="row">
<TD class="cellCol1"><B>Address Offset</B></TD>
<TD class="cellCol2" colspan="3">0x0000 0200</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Physical Address</TD>
<TD class="cellCol2">0x4000 F200</TD>
<TD class="cellCol3">Instance</TD>
<TD class="cellCol4">0x4000 F200</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Description</TD>
<TD class="cellCol2" colspan="3">This register indicates the status of different AP firewalls.</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Type</TD>
<TD class="cellCol2" colspan="3">RO</TD>
</TR>
</TABLE>
<TABLE cellspacing="0" class="mmapBitfieldTable">
<TR class="rowTop">
<TD class="cellTopCol1">Bits</TD>
<TD class="cellTopCol2">Field Name</TD>
<TD class="cellTopCol3" colspan="3">Description</TD>
<TD class="cellTopCol4">Type</TD>
<TD class="cellTopCol5">Reset</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="SPECIAL_AUTH_RESERVED7">31:7</a>
</TD>
<TD class="cellBitfieldCol2">RESERVED7</TD>
<TD class="cellBitfieldCol3" colspan="3">Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0b0 0000 0000 0000 0000 0000 0000</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="SPECIAL_AUTH_DBGDIS">6</a>
</TD>
<TD class="cellBitfieldCol2">DBGDIS</TD>
<TD class="cellBitfieldCol3" colspan="3">Indicates status of DBGDIS.<TABLE cellspacing="0" class="LprfEnum">
<TR class="rowEnumHead">
<TD class="cellEnumTableHeadCol1">Value</TD>
<TD class="cellEnumTableHeadCol2">ENUM Name</TD>
<TD class="cellEnumTableHeadCol3">Description</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x0</TD>
<TD class="cellEnumTableCol2">EN</TD>
<TD class="cellEnumTableCol3">Enables debugging capability.</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x1</TD>
<TD class="cellEnumTableCol2">DIS</TD>
<TD class="cellEnumTableCol3">Disables debugging capability</TD>
</TR>
</TABLE>
</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="SPECIAL_AUTH_AHBAPEN">5</a>
</TD>
<TD class="cellBitfieldCol2">AHBAPEN</TD>
<TD class="cellBitfieldCol3" colspan="3">Indicates status of AHBAPEN<TABLE cellspacing="0" class="LprfEnum">
<TR class="rowEnumHead">
<TD class="cellEnumTableHeadCol1">Value</TD>
<TD class="cellEnumTableHeadCol2">ENUM Name</TD>
<TD class="cellEnumTableHeadCol3">Description</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x0</TD>
<TD class="cellEnumTableCol2">DIS</TD>
<TD class="cellEnumTableCol3">Disable AHB-AP</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x1</TD>
<TD class="cellEnumTableCol2">EN</TD>
<TD class="cellEnumTableCol3">Enable AHB-AP</TD>
</TR>
</TABLE>
</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="SPECIAL_AUTH_CFGAPEN">4</a>
</TD>
<TD class="cellBitfieldCol2">CFGAPEN</TD>
<TD class="cellBitfieldCol3" colspan="3">Indicates status of CFGAPEN<TABLE cellspacing="0" class="LprfEnum">
<TR class="rowEnumHead">
<TD class="cellEnumTableHeadCol1">Value</TD>
<TD class="cellEnumTableHeadCol2">ENUM Name</TD>
<TD class="cellEnumTableHeadCol3">Description</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x0</TD>
<TD class="cellEnumTableCol2">DIS</TD>
<TD class="cellEnumTableCol3">Disable CFG-AP</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x1</TD>
<TD class="cellEnumTableCol2">EN</TD>
<TD class="cellEnumTableCol3">Enable CFG-AP</TD>
</TR>
</TABLE>
</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">1</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="SPECIAL_AUTH_RESERVED3">3</a>
</TD>
<TD class="cellBitfieldCol2">RESERVED3</TD>
<TD class="cellBitfieldCol3" colspan="3">Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="SPECIAL_AUTH_DFTAPEN">2</a>
</TD>
<TD class="cellBitfieldCol2">DFTAPEN</TD>
<TD class="cellBitfieldCol3" colspan="3">Indicates status of DFTAPEN<TABLE cellspacing="0" class="LprfEnum">
<TR class="rowEnumHead">
<TD class="cellEnumTableHeadCol1">Value</TD>
<TD class="cellEnumTableHeadCol2">ENUM Name</TD>
<TD class="cellEnumTableHeadCol3">Description</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x0</TD>
<TD class="cellEnumTableCol2">DIS</TD>
<TD class="cellEnumTableCol3">Disable DFT-TAP</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x1</TD>
<TD class="cellEnumTableCol2">EN</TD>
<TD class="cellEnumTableCol3">Enable DFT-TAP</TD>
</TR>
</TABLE>
</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="SPECIAL_AUTH_RESERVED1">1</a>
</TD>
<TD class="cellBitfieldCol2">RESERVED1</TD>
<TD class="cellBitfieldCol3" colspan="3">Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">1</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="SPECIAL_AUTH_SECAPEN">0</a>
</TD>
<TD class="cellBitfieldCol2">SECAPEN</TD>
<TD class="cellBitfieldCol3" colspan="3">Indicates status of SECAP<TABLE cellspacing="0" class="LprfEnum">
<TR class="rowEnumHead">
<TD class="cellEnumTableHeadCol1">Value</TD>
<TD class="cellEnumTableHeadCol2">ENUM Name</TD>
<TD class="cellEnumTableHeadCol3">Description</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x0</TD>
<TD class="cellEnumTableCol2">DIS</TD>
<TD class="cellEnumTableCol3">Disable SEC-AP</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x1</TD>
<TD class="cellEnumTableCol2">EN</TD>
<TD class="cellEnumTableCol3">Enable SEC-AP</TD>
</TR>
</TABLE>
</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">1</TD>
</TR>
</TABLE>
<H3 class="mmapRegisterTitle"><A name="SPECIAL_AUTH_SET"></A><A class="mmapRegisterTitle" href="CPU_MMAP.html">TOP</A>:<A class="mmapRegisterTitle" href="#Top_Tag">DBGSS</A>:SPECIAL_AUTH_SET</H3><TABLE cellspacing="0" class="mmapRegisterTable">
<TR class="row">
<TD class="cellCol1"><B>Address Offset</B></TD>
<TD class="cellCol2" colspan="3">0x0000 0204</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Physical Address</TD>
<TD class="cellCol2">0x4000 F204</TD>
<TD class="cellCol3">Instance</TD>
<TD class="cellCol4">0x4000 F204</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Description</TD>
<TD class="cellCol2" colspan="3">This register is used for setting bits in <A class="xref" href="#SPECIAL_AUTH_SET_SPECIAL_AUTH">SPECIAL_AUTH</A> register. <BR>
This register is configured and locked during device boot.</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Type</TD>
<TD class="cellCol2" colspan="3">WO</TD>
</TR>
</TABLE>
<TABLE cellspacing="0" class="mmapBitfieldTable">
<TR class="rowTop">
<TD class="cellTopCol1">Bits</TD>
<TD class="cellTopCol2">Field Name</TD>
<TD class="cellTopCol3" colspan="3">Description</TD>
<TD class="cellTopCol4">Type</TD>
<TD class="cellTopCol5">Reset</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="SPECIAL_AUTH_SET_KEY">31:24</a>
</TD>
<TD class="cellBitfieldCol2">KEY</TD>
<TD class="cellBitfieldCol3" colspan="3">This field must be configured with 0xA5 in order to access this register.<TABLE cellspacing="0" class="LprfEnum">
<TR class="rowEnumHead">
<TD class="cellEnumTableHeadCol1">Value</TD>
<TD class="cellEnumTableHeadCol2">ENUM Name</TD>
<TD class="cellEnumTableHeadCol3">Description</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0xA5</TD>
<TD class="cellEnumTableCol2">_to_unlock_w_</TD>
<TD class="cellEnumTableCol3">This field must be written with 0xA5 to be able to set any of the enable bits</TD>
</TR>
</TABLE>
</TD>
<TD class="cellBitfieldCol4">WO</TD>
<TD class="cellBitfieldCol5">0x00</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="SPECIAL_AUTH_SET_RESERVED7">23:7</a>
</TD>
<TD class="cellBitfieldCol2">RESERVED7</TD>
<TD class="cellBitfieldCol3" colspan="3">Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0b0 0000 0000 0000 0000</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="SPECIAL_AUTH_SET_DBGDIS">6</a>
</TD>
<TD class="cellBitfieldCol2">DBGDIS</TD>
<TD class="cellBitfieldCol3" colspan="3">This bit sets DBGDIS in <A class="xref" href="#SPECIAL_AUTH_SET_SPECIAL_AUTH">SPECIAL_AUTH</A> register.<TABLE cellspacing="0" class="LprfEnum">
<TR class="rowEnumHead">
<TD class="cellEnumTableHeadCol1">Value</TD>
<TD class="cellEnumTableHeadCol2">ENUM Name</TD>
<TD class="cellEnumTableHeadCol3">Description</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x0</TD>
<TD class="cellEnumTableCol2">NOEFF</TD>
<TD class="cellEnumTableCol3">Writing 0 has no effect</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x1</TD>
<TD class="cellEnumTableCol2">SET</TD>
<TD class="cellEnumTableCol3">SET DBGDIS</TD>
</TR>
</TABLE>
</TD>
<TD class="cellBitfieldCol4">WO</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="SPECIAL_AUTH_SET_AHBAPEN">5</a>
</TD>
<TD class="cellBitfieldCol2">AHBAPEN</TD>
<TD class="cellBitfieldCol3" colspan="3">This bit sets AHBAPEN in <A class="xref" href="#SPECIAL_AUTH_SET_SPECIAL_AUTH">SPECIAL_AUTH</A> register.<TABLE cellspacing="0" class="LprfEnum">
<TR class="rowEnumHead">
<TD class="cellEnumTableHeadCol1">Value</TD>
<TD class="cellEnumTableHeadCol2">ENUM Name</TD>
<TD class="cellEnumTableHeadCol3">Description</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x0</TD>
<TD class="cellEnumTableCol2">NOEFF</TD>
<TD class="cellEnumTableCol3">Writing 0 has no effect</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x1</TD>
<TD class="cellEnumTableCol2">SET</TD>
<TD class="cellEnumTableCol3">SET AHB-AP</TD>
</TR>
</TABLE>
</TD>
<TD class="cellBitfieldCol4">WO</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="SPECIAL_AUTH_SET_CFGAPEN">4</a>
</TD>
<TD class="cellBitfieldCol2">CFGAPEN</TD>
<TD class="cellBitfieldCol3" colspan="3">This bit sets CFGAPEN in <A class="xref" href="#SPECIAL_AUTH_SET_SPECIAL_AUTH">SPECIAL_AUTH</A> register.<TABLE cellspacing="0" class="LprfEnum">
<TR class="rowEnumHead">
<TD class="cellEnumTableHeadCol1">Value</TD>
<TD class="cellEnumTableHeadCol2">ENUM Name</TD>
<TD class="cellEnumTableHeadCol3">Description</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x0</TD>
<TD class="cellEnumTableCol2">NOEFF</TD>
<TD class="cellEnumTableCol3">Writing 0 has no effect</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x1</TD>
<TD class="cellEnumTableCol2">SET</TD>
<TD class="cellEnumTableCol3">Set  CFGAPEN</TD>
</TR>
</TABLE>
</TD>
<TD class="cellBitfieldCol4">WO</TD>
<TD class="cellBitfieldCol5">1</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="SPECIAL_AUTH_SET_RESERVED3">3</a>
</TD>
<TD class="cellBitfieldCol2">RESERVED3</TD>
<TD class="cellBitfieldCol3" colspan="3">Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</TD>
<TD class="cellBitfieldCol4">WO</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="SPECIAL_AUTH_SET_DFTAPEN">2</a>
</TD>
<TD class="cellBitfieldCol2">DFTAPEN</TD>
<TD class="cellBitfieldCol3" colspan="3">This bit sets DFTAPEN in <A class="xref" href="#SPECIAL_AUTH_SET_SPECIAL_AUTH">SPECIAL_AUTH</A> register.<TABLE cellspacing="0" class="LprfEnum">
<TR class="rowEnumHead">
<TD class="cellEnumTableHeadCol1">Value</TD>
<TD class="cellEnumTableHeadCol2">ENUM Name</TD>
<TD class="cellEnumTableHeadCol3">Description</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x0</TD>
<TD class="cellEnumTableCol2">NOEFF</TD>
<TD class="cellEnumTableCol3">Writing 0 has no effect</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x1</TD>
<TD class="cellEnumTableCol2">SET</TD>
<TD class="cellEnumTableCol3">Set DFTAPEN</TD>
</TR>
</TABLE>
</TD>
<TD class="cellBitfieldCol4">WO</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="SPECIAL_AUTH_SET_RESERVED1">1</a>
</TD>
<TD class="cellBitfieldCol2">RESERVED1</TD>
<TD class="cellBitfieldCol3" colspan="3">Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</TD>
<TD class="cellBitfieldCol4">WO</TD>
<TD class="cellBitfieldCol5">1</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="SPECIAL_AUTH_SET_SECAPEN">0</a>
</TD>
<TD class="cellBitfieldCol2">SECAPEN</TD>
<TD class="cellBitfieldCol3" colspan="3">This bit sets SECAPEN bit in <A class="xref" href="#SPECIAL_AUTH_SET_SPECIAL_AUTH">SPECIAL_AUTH</A> register.<TABLE cellspacing="0" class="LprfEnum">
<TR class="rowEnumHead">
<TD class="cellEnumTableHeadCol1">Value</TD>
<TD class="cellEnumTableHeadCol2">ENUM Name</TD>
<TD class="cellEnumTableHeadCol3">Description</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x0</TD>
<TD class="cellEnumTableCol2">NOEFF</TD>
<TD class="cellEnumTableCol3">Writing 0 has no effect</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x1</TD>
<TD class="cellEnumTableCol2">SET</TD>
<TD class="cellEnumTableCol3">Set SECAPEN</TD>
</TR>
</TABLE>
</TD>
<TD class="cellBitfieldCol4">WO</TD>
<TD class="cellBitfieldCol5">1</TD>
</TR>
</TABLE>
<H3 class="mmapRegisterTitle"><A name="SPECIAL_AUTH_CLR"></A><A class="mmapRegisterTitle" href="CPU_MMAP.html">TOP</A>:<A class="mmapRegisterTitle" href="#Top_Tag">DBGSS</A>:SPECIAL_AUTH_CLR</H3><TABLE cellspacing="0" class="mmapRegisterTable">
<TR class="row">
<TD class="cellCol1"><B>Address Offset</B></TD>
<TD class="cellCol2" colspan="3">0x0000 0208</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Physical Address</TD>
<TD class="cellCol2">0x4000 F208</TD>
<TD class="cellCol3">Instance</TD>
<TD class="cellCol4">0x4000 F208</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Description</TD>
<TD class="cellCol2" colspan="3">This register is used for clearing bits in <A class="xref" href="#SPECIAL_AUTH_CLR_SPECIAL_AUTH">SPECIAL_AUTH</A> register. <BR>
This register is configured and locked during device boot.</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Type</TD>
<TD class="cellCol2" colspan="3">WO</TD>
</TR>
</TABLE>
<TABLE cellspacing="0" class="mmapBitfieldTable">
<TR class="rowTop">
<TD class="cellTopCol1">Bits</TD>
<TD class="cellTopCol2">Field Name</TD>
<TD class="cellTopCol3" colspan="3">Description</TD>
<TD class="cellTopCol4">Type</TD>
<TD class="cellTopCol5">Reset</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="SPECIAL_AUTH_CLR_KEY">31:24</a>
</TD>
<TD class="cellBitfieldCol2">KEY</TD>
<TD class="cellBitfieldCol3" colspan="3">This field must be configured with 0x22 in order to access this register.<TABLE cellspacing="0" class="LprfEnum">
<TR class="rowEnumHead">
<TD class="cellEnumTableHeadCol1">Value</TD>
<TD class="cellEnumTableHeadCol2">ENUM Name</TD>
<TD class="cellEnumTableHeadCol3">Description</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x22</TD>
<TD class="cellEnumTableCol2">_to_unlock_w_</TD>
<TD class="cellEnumTableCol3">This field must be written with 0x22 to be able to clear any of the enable bits</TD>
</TR>
</TABLE>
</TD>
<TD class="cellBitfieldCol4">WO</TD>
<TD class="cellBitfieldCol5">0x00</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="SPECIAL_AUTH_CLR_RESERVED7">23:7</a>
</TD>
<TD class="cellBitfieldCol2">RESERVED7</TD>
<TD class="cellBitfieldCol3" colspan="3">Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0b0 0000 0000 0000 0000</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="SPECIAL_AUTH_CLR_DBGDIS">6</a>
</TD>
<TD class="cellBitfieldCol2">DBGDIS</TD>
<TD class="cellBitfieldCol3" colspan="3">This bit clears DBGDIS in <A class="xref" href="#SPECIAL_AUTH_CLR_SPECIAL_AUTH">SPECIAL_AUTH</A> register.<TABLE cellspacing="0" class="LprfEnum">
<TR class="rowEnumHead">
<TD class="cellEnumTableHeadCol1">Value</TD>
<TD class="cellEnumTableHeadCol2">ENUM Name</TD>
<TD class="cellEnumTableHeadCol3">Description</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x0</TD>
<TD class="cellEnumTableCol2">NOEFF</TD>
<TD class="cellEnumTableCol3">Writing 0 has no effect</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x1</TD>
<TD class="cellEnumTableCol2">CLR</TD>
<TD class="cellEnumTableCol3">Clear DBGDIS</TD>
</TR>
</TABLE>
</TD>
<TD class="cellBitfieldCol4">WO</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="SPECIAL_AUTH_CLR_AHBAPEN">5</a>
</TD>
<TD class="cellBitfieldCol2">AHBAPEN</TD>
<TD class="cellBitfieldCol3" colspan="3">This bit clears AHBAPEN in <A class="xref" href="#SPECIAL_AUTH_CLR_SPECIAL_AUTH">SPECIAL_AUTH</A> register.<TABLE cellspacing="0" class="LprfEnum">
<TR class="rowEnumHead">
<TD class="cellEnumTableHeadCol1">Value</TD>
<TD class="cellEnumTableHeadCol2">ENUM Name</TD>
<TD class="cellEnumTableHeadCol3">Description</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x0</TD>
<TD class="cellEnumTableCol2">NOEFF</TD>
<TD class="cellEnumTableCol3">Writing 0 has no effect</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x1</TD>
<TD class="cellEnumTableCol2">CLR</TD>
<TD class="cellEnumTableCol3">Clear AHBAPEN</TD>
</TR>
</TABLE>
</TD>
<TD class="cellBitfieldCol4">WO</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="SPECIAL_AUTH_CLR_CFGAPEN">4</a>
</TD>
<TD class="cellBitfieldCol2">CFGAPEN</TD>
<TD class="cellBitfieldCol3" colspan="3">This bit clears CFGAPEN in <A class="xref" href="#SPECIAL_AUTH_CLR_SPECIAL_AUTH">SPECIAL_AUTH</A> register.<TABLE cellspacing="0" class="LprfEnum">
<TR class="rowEnumHead">
<TD class="cellEnumTableHeadCol1">Value</TD>
<TD class="cellEnumTableHeadCol2">ENUM Name</TD>
<TD class="cellEnumTableHeadCol3">Description</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x0</TD>
<TD class="cellEnumTableCol2">NOEFF</TD>
<TD class="cellEnumTableCol3">Writing 0 has no effect</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x1</TD>
<TD class="cellEnumTableCol2">CLR</TD>
<TD class="cellEnumTableCol3">Clear CFGAPEN</TD>
</TR>
</TABLE>
</TD>
<TD class="cellBitfieldCol4">WO</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="SPECIAL_AUTH_CLR_RESERVED3">3</a>
</TD>
<TD class="cellBitfieldCol2">RESERVED3</TD>
<TD class="cellBitfieldCol3" colspan="3">Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</TD>
<TD class="cellBitfieldCol4">WO</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="SPECIAL_AUTH_CLR_DFTAPEN">2</a>
</TD>
<TD class="cellBitfieldCol2">DFTAPEN</TD>
<TD class="cellBitfieldCol3" colspan="3">This bit clears DFTAPEN in <A class="xref" href="#SPECIAL_AUTH_CLR_SPECIAL_AUTH">SPECIAL_AUTH</A> register.<TABLE cellspacing="0" class="LprfEnum">
<TR class="rowEnumHead">
<TD class="cellEnumTableHeadCol1">Value</TD>
<TD class="cellEnumTableHeadCol2">ENUM Name</TD>
<TD class="cellEnumTableHeadCol3">Description</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x0</TD>
<TD class="cellEnumTableCol2">NOEFF</TD>
<TD class="cellEnumTableCol3">Writing 0 has no effect</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x1</TD>
<TD class="cellEnumTableCol2">CLR</TD>
<TD class="cellEnumTableCol3">Clear DFTAPEN</TD>
</TR>
</TABLE>
</TD>
<TD class="cellBitfieldCol4">WO</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="SPECIAL_AUTH_CLR_RESERVED1">1</a>
</TD>
<TD class="cellBitfieldCol2">RESERVED1</TD>
<TD class="cellBitfieldCol3" colspan="3">Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</TD>
<TD class="cellBitfieldCol4">WO</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="SPECIAL_AUTH_CLR_SECAPEN">0</a>
</TD>
<TD class="cellBitfieldCol2">SECAPEN</TD>
<TD class="cellBitfieldCol3" colspan="3">This bit clears SECAPEN in <A class="xref" href="#SPECIAL_AUTH_CLR_SPECIAL_AUTH">SPECIAL_AUTH</A> register.<TABLE cellspacing="0" class="LprfEnum">
<TR class="rowEnumHead">
<TD class="cellEnumTableHeadCol1">Value</TD>
<TD class="cellEnumTableHeadCol2">ENUM Name</TD>
<TD class="cellEnumTableHeadCol3">Description</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x0</TD>
<TD class="cellEnumTableCol2">NOEFF</TD>
<TD class="cellEnumTableCol3">Writing 0 has no effect</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x1</TD>
<TD class="cellEnumTableCol2">CLR</TD>
<TD class="cellEnumTableCol3">Clear SECAPEN</TD>
</TR>
</TABLE>
</TD>
<TD class="cellBitfieldCol4">WO</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
</TABLE>
<H3 class="mmapRegisterTitle"><A name="APP_AUTH"></A><A class="mmapRegisterTitle" href="CPU_MMAP.html">TOP</A>:<A class="mmapRegisterTitle" href="#Top_Tag">DBGSS</A>:APP_AUTH</H3><TABLE cellspacing="0" class="mmapRegisterTable">
<TR class="row">
<TD class="cellCol1"><B>Address Offset</B></TD>
<TD class="cellCol2" colspan="3">0x0000 0210</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Physical Address</TD>
<TD class="cellCol2">0x4000 F210</TD>
<TD class="cellCol3">Instance</TD>
<TD class="cellCol4">0x4000 F210</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Description</TD>
<TD class="cellCol2" colspan="3">This register indicates the debug privileges of ARM Cortex CPU.</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Type</TD>
<TD class="cellCol2" colspan="3">RO</TD>
</TR>
</TABLE>
<TABLE cellspacing="0" class="mmapBitfieldTable">
<TR class="rowTop">
<TD class="cellTopCol1">Bits</TD>
<TD class="cellTopCol2">Field Name</TD>
<TD class="cellTopCol3" colspan="3">Description</TD>
<TD class="cellTopCol4">Type</TD>
<TD class="cellTopCol5">Reset</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="APP_AUTH_RESERVED2">31:2</a>
</TD>
<TD class="cellBitfieldCol2">RESERVED2</TD>
<TD class="cellBitfieldCol3" colspan="3">Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0b00 0000 0000 0000 0000 0000 0000 0000</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="APP_AUTH_NIDEN">1</a>
</TD>
<TD class="cellBitfieldCol2">NIDEN</TD>
<TD class="cellBitfieldCol3" colspan="3">Controls non-invasive debug enable.<TABLE cellspacing="0" class="LprfEnum">
<TR class="rowEnumHead">
<TD class="cellEnumTableHeadCol1">Value</TD>
<TD class="cellEnumTableHeadCol2">ENUM Name</TD>
<TD class="cellEnumTableHeadCol3">Description</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x0</TD>
<TD class="cellEnumTableCol2">DIS</TD>
<TD class="cellEnumTableCol3">Non-invasive debug disabled</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x1</TD>
<TD class="cellEnumTableCol2">EN</TD>
<TD class="cellEnumTableCol3">Non-invasive debug enabled</TD>
</TR>
</TABLE>
</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="APP_AUTH_DBGEN">0</a>
</TD>
<TD class="cellBitfieldCol2">DBGEN</TD>
<TD class="cellBitfieldCol3" colspan="3">Controls invasive debug enable.<TABLE cellspacing="0" class="LprfEnum">
<TR class="rowEnumHead">
<TD class="cellEnumTableHeadCol1">Value</TD>
<TD class="cellEnumTableHeadCol2">ENUM Name</TD>
<TD class="cellEnumTableHeadCol3">Description</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x0</TD>
<TD class="cellEnumTableCol2">DIS</TD>
<TD class="cellEnumTableCol3">Invasive debug disabled</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x1</TD>
<TD class="cellEnumTableCol2">EN</TD>
<TD class="cellEnumTableCol3">Invasive debug enabled</TD>
</TR>
</TABLE>
</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
</TABLE>
<H3 class="mmapRegisterTitle"><A name="APP_AUTH_SET"></A><A class="mmapRegisterTitle" href="CPU_MMAP.html">TOP</A>:<A class="mmapRegisterTitle" href="#Top_Tag">DBGSS</A>:APP_AUTH_SET</H3><TABLE cellspacing="0" class="mmapRegisterTable">
<TR class="row">
<TD class="cellCol1"><B>Address Offset</B></TD>
<TD class="cellCol2" colspan="3">0x0000 0214</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Physical Address</TD>
<TD class="cellCol2">0x4000 F214</TD>
<TD class="cellCol3">Instance</TD>
<TD class="cellCol4">0x4000 F214</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Description</TD>
<TD class="cellCol2" colspan="3">This register is used for setting bits in <A class="xref" href="#APP_AUTH_SET_APP_AUTH">APP_AUTH</A> register. <BR>
This register is configured and locked during device boot.</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Type</TD>
<TD class="cellCol2" colspan="3">WO</TD>
</TR>
</TABLE>
<TABLE cellspacing="0" class="mmapBitfieldTable">
<TR class="rowTop">
<TD class="cellTopCol1">Bits</TD>
<TD class="cellTopCol2">Field Name</TD>
<TD class="cellTopCol3" colspan="3">Description</TD>
<TD class="cellTopCol4">Type</TD>
<TD class="cellTopCol5">Reset</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="APP_AUTH_SET_KEY">31:24</a>
</TD>
<TD class="cellBitfieldCol2">KEY</TD>
<TD class="cellBitfieldCol3" colspan="3">This field must be configured with 0x39 in order to access this register.<TABLE cellspacing="0" class="LprfEnum">
<TR class="rowEnumHead">
<TD class="cellEnumTableHeadCol1">Value</TD>
<TD class="cellEnumTableHeadCol2">ENUM Name</TD>
<TD class="cellEnumTableHeadCol3">Description</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x39</TD>
<TD class="cellEnumTableCol2">_to_unlock_w_</TD>
<TD class="cellEnumTableCol3">Write this value 0x39 to unlock writing to the APP_AUTH_SET register</TD>
</TR>
</TABLE>
</TD>
<TD class="cellBitfieldCol4">WO</TD>
<TD class="cellBitfieldCol5">0x00</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="APP_AUTH_SET_RESERVED2">23:2</a>
</TD>
<TD class="cellBitfieldCol2">RESERVED2</TD>
<TD class="cellBitfieldCol3" colspan="3">Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0b00 0000 0000 0000 0000 0000</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="APP_AUTH_SET_NIDEN">1</a>
</TD>
<TD class="cellBitfieldCol2">NIDEN</TD>
<TD class="cellBitfieldCol3" colspan="3">Sets NIDEN bit in [APP_AUTH ]register.<TABLE cellspacing="0" class="LprfEnum">
<TR class="rowEnumHead">
<TD class="cellEnumTableHeadCol1">Value</TD>
<TD class="cellEnumTableHeadCol2">ENUM Name</TD>
<TD class="cellEnumTableHeadCol3">Description</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x0</TD>
<TD class="cellEnumTableCol2">NOEFF</TD>
<TD class="cellEnumTableCol3">Writing 0 has no effect</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x1</TD>
<TD class="cellEnumTableCol2">SET</TD>
<TD class="cellEnumTableCol3">Sets NIDEN</TD>
</TR>
</TABLE>
</TD>
<TD class="cellBitfieldCol4">WO</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="APP_AUTH_SET_DBGEN">0</a>
</TD>
<TD class="cellBitfieldCol2">DBGEN</TD>
<TD class="cellBitfieldCol3" colspan="3">Sets DBGEN bit in <A class="xref" href="#APP_AUTH_SET_APP_AUTH">APP_AUTH</A> register.<TABLE cellspacing="0" class="LprfEnum">
<TR class="rowEnumHead">
<TD class="cellEnumTableHeadCol1">Value</TD>
<TD class="cellEnumTableHeadCol2">ENUM Name</TD>
<TD class="cellEnumTableHeadCol3">Description</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x0</TD>
<TD class="cellEnumTableCol2">NOEFF</TD>
<TD class="cellEnumTableCol3">Writing 0 has no effect</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x1</TD>
<TD class="cellEnumTableCol2">SET</TD>
<TD class="cellEnumTableCol3">Sets DBGEN</TD>
</TR>
</TABLE>
</TD>
<TD class="cellBitfieldCol4">WO</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
</TABLE>
<H3 class="mmapRegisterTitle"><A name="APP_AUTH_CLR"></A><A class="mmapRegisterTitle" href="CPU_MMAP.html">TOP</A>:<A class="mmapRegisterTitle" href="#Top_Tag">DBGSS</A>:APP_AUTH_CLR</H3><TABLE cellspacing="0" class="mmapRegisterTable">
<TR class="row">
<TD class="cellCol1"><B>Address Offset</B></TD>
<TD class="cellCol2" colspan="3">0x0000 0218</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Physical Address</TD>
<TD class="cellCol2">0x4000 F218</TD>
<TD class="cellCol3">Instance</TD>
<TD class="cellCol4">0x4000 F218</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Description</TD>
<TD class="cellCol2" colspan="3">This register is used for clearing bits in <A class="xref" href="#APP_AUTH_CLR_APP_AUTH">APP_AUTH</A> register. <BR>
This register is configured and locked during device boot.</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Type</TD>
<TD class="cellCol2" colspan="3">WO</TD>
</TR>
</TABLE>
<TABLE cellspacing="0" class="mmapBitfieldTable">
<TR class="rowTop">
<TD class="cellTopCol1">Bits</TD>
<TD class="cellTopCol2">Field Name</TD>
<TD class="cellTopCol3" colspan="3">Description</TD>
<TD class="cellTopCol4">Type</TD>
<TD class="cellTopCol5">Reset</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="APP_AUTH_CLR_KEY">31:24</a>
</TD>
<TD class="cellBitfieldCol2">KEY</TD>
<TD class="cellBitfieldCol3" colspan="3">This field must be configured with 0x7D in order to access this register.<TABLE cellspacing="0" class="LprfEnum">
<TR class="rowEnumHead">
<TD class="cellEnumTableHeadCol1">Value</TD>
<TD class="cellEnumTableHeadCol2">ENUM Name</TD>
<TD class="cellEnumTableHeadCol3">Description</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x7D</TD>
<TD class="cellEnumTableCol2">_to_unlock_w_</TD>
<TD class="cellEnumTableCol3">Write this value 0x7D to unlock writing to the APP_AUTH_CLR register</TD>
</TR>
</TABLE>
</TD>
<TD class="cellBitfieldCol4">WO</TD>
<TD class="cellBitfieldCol5">0x00</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="APP_AUTH_CLR_RESERVED2">23:2</a>
</TD>
<TD class="cellBitfieldCol2">RESERVED2</TD>
<TD class="cellBitfieldCol3" colspan="3">Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0b00 0000 0000 0000 0000 0000</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="APP_AUTH_CLR_NIDEN">1</a>
</TD>
<TD class="cellBitfieldCol2">NIDEN</TD>
<TD class="cellBitfieldCol3" colspan="3">Clears NIDEN bit in <A class="xref" href="#APP_AUTH_CLR_APP_AUTH">APP_AUTH</A> register.<TABLE cellspacing="0" class="LprfEnum">
<TR class="rowEnumHead">
<TD class="cellEnumTableHeadCol1">Value</TD>
<TD class="cellEnumTableHeadCol2">ENUM Name</TD>
<TD class="cellEnumTableHeadCol3">Description</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x0</TD>
<TD class="cellEnumTableCol2">NOEFF</TD>
<TD class="cellEnumTableCol3">Writing 0 has no effect</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x1</TD>
<TD class="cellEnumTableCol2">CLR</TD>
<TD class="cellEnumTableCol3">Clears NIDEN</TD>
</TR>
</TABLE>
</TD>
<TD class="cellBitfieldCol4">WO</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="APP_AUTH_CLR_DBGEN">0</a>
</TD>
<TD class="cellBitfieldCol2">DBGEN</TD>
<TD class="cellBitfieldCol3" colspan="3">Clears DBGEN bit in <A class="xref" href="#APP_AUTH_CLR_APP_AUTH">APP_AUTH</A> register.<TABLE cellspacing="0" class="LprfEnum">
<TR class="rowEnumHead">
<TD class="cellEnumTableHeadCol1">Value</TD>
<TD class="cellEnumTableHeadCol2">ENUM Name</TD>
<TD class="cellEnumTableHeadCol3">Description</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x0</TD>
<TD class="cellEnumTableCol2">NOEFF</TD>
<TD class="cellEnumTableCol3">Writing 0 has no effect</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x1</TD>
<TD class="cellEnumTableCol2">CLR</TD>
<TD class="cellEnumTableCol3">Clears DBGEN</TD>
</TR>
</TABLE>
</TD>
<TD class="cellBitfieldCol4">WO</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
</TABLE>
<H3 class="mmapRegisterTitle"><A name="DBGCTL"></A><A class="mmapRegisterTitle" href="CPU_MMAP.html">TOP</A>:<A class="mmapRegisterTitle" href="#Top_Tag">DBGSS</A>:DBGCTL</H3><TABLE cellspacing="0" class="mmapRegisterTable">
<TR class="row">
<TD class="cellCol1"><B>Address Offset</B></TD>
<TD class="cellCol2" colspan="3">0x0000 021C</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Physical Address</TD>
<TD class="cellCol2">0x4000 F21C</TD>
<TD class="cellCol3">Instance</TD>
<TD class="cellCol4">0x4000 F21C</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Description</TD>
<TD class="cellCol2" colspan="3">Debug control register. This register is used for controlling debug connection and read out debug status.</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Type</TD>
<TD class="cellCol2" colspan="3">RW</TD>
</TR>
</TABLE>
<TABLE cellspacing="0" class="mmapBitfieldTable">
<TR class="rowTop">
<TD class="cellTopCol1">Bits</TD>
<TD class="cellTopCol2">Field Name</TD>
<TD class="cellTopCol3" colspan="3">Description</TD>
<TD class="cellTopCol4">Type</TD>
<TD class="cellTopCol5">Reset</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="DBGCTL_RESERVED6">31:6</a>
</TD>
<TD class="cellBitfieldCol2">RESERVED6</TD>
<TD class="cellBitfieldCol3" colspan="3">Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0b00 0000 0000 0000 0000 0000 0000</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="DBGCTL_SWDCEN">5</a>
</TD>
<TD class="cellBitfieldCol2">SWDCEN</TD>
<TD class="cellBitfieldCol3" colspan="3">This bit is used to enable connection between SWD pads and IceMelter (wakeup circuit used for detecting debug probe)<TABLE cellspacing="0" class="LprfEnum">
<TR class="rowEnumHead">
<TD class="cellEnumTableHeadCol1">Value</TD>
<TD class="cellEnumTableHeadCol2">ENUM Name</TD>
<TD class="cellEnumTableHeadCol3">Description</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x0</TD>
<TD class="cellEnumTableCol2">DIS</TD>
<TD class="cellEnumTableCol3">Connection disabled</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x1</TD>
<TD class="cellEnumTableCol2">EN</TD>
<TD class="cellEnumTableCol3">Connection enabled</TD>
</TR>
</TABLE>
</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">1</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="DBGCTL_DBGPWRUPACK">4</a>
</TD>
<TD class="cellBitfieldCol2">DBGPWRUPACK</TD>
<TD class="cellBitfieldCol3" colspan="3">This bit field specifies the status of dbgpwrupack from pmctl.<TABLE cellspacing="0" class="LprfEnum">
<TR class="rowEnumHead">
<TD class="cellEnumTableHeadCol1">Value</TD>
<TD class="cellEnumTableHeadCol2">ENUM Name</TD>
<TD class="cellEnumTableHeadCol3">Description</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x0</TD>
<TD class="cellEnumTableCol2">DIS</TD>
<TD class="cellEnumTableCol3">dbgpwrupreq is not acknowledged</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x1</TD>
<TD class="cellEnumTableCol2">EN</TD>
<TD class="cellEnumTableCol3">dbgpwrupreq is acknowledged.</TD>
</TR>
</TABLE>
</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="DBGCTL_SYSPWRUPACK">3</a>
</TD>
<TD class="cellBitfieldCol2">SYSPWRUPACK</TD>
<TD class="cellBitfieldCol3" colspan="3">This bit field specify the status of syspwrupack from pmctl.<TABLE cellspacing="0" class="LprfEnum">
<TR class="rowEnumHead">
<TD class="cellEnumTableHeadCol1">Value</TD>
<TD class="cellEnumTableHeadCol2">ENUM Name</TD>
<TD class="cellEnumTableHeadCol3">Description</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x0</TD>
<TD class="cellEnumTableCol2">DIS</TD>
<TD class="cellEnumTableCol3">syspwrupreq is not acknowledged</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x1</TD>
<TD class="cellEnumTableCol2">EN</TD>
<TD class="cellEnumTableCol3">syspwrupreq is acknowledged</TD>
</TR>
</TABLE>
</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="DBGCTL_JTAGSEL">2</a>
</TD>
<TD class="cellBitfieldCol2">JTAGSEL</TD>
<TD class="cellBitfieldCol3" colspan="3">This bit field specifies the status of JTAG MODE for TEST TAP.<TABLE cellspacing="0" class="LprfEnum">
<TR class="rowEnumHead">
<TD class="cellEnumTableHeadCol1">Value</TD>
<TD class="cellEnumTableHeadCol2">ENUM Name</TD>
<TD class="cellEnumTableHeadCol3">Description</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x0</TD>
<TD class="cellEnumTableCol2">DIS</TD>
<TD class="cellEnumTableCol3">TEST TAP disabled</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x1</TD>
<TD class="cellEnumTableCol2">EN</TD>
<TD class="cellEnumTableCol3">TEST TAP enabled</TD>
</TR>
</TABLE>
</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="DBGCTL_SWDSEL">1</a>
</TD>
<TD class="cellBitfieldCol2">SWDSEL</TD>
<TD class="cellBitfieldCol3" colspan="3">This bit field specifies the status of  SWD MODE  for connection.<TABLE cellspacing="0" class="LprfEnum">
<TR class="rowEnumHead">
<TD class="cellEnumTableHeadCol1">Value</TD>
<TD class="cellEnumTableHeadCol2">ENUM Name</TD>
<TD class="cellEnumTableHeadCol3">Description</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x0</TD>
<TD class="cellEnumTableCol2">DIS</TD>
<TD class="cellEnumTableCol3">debug connection disabled.</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x1</TD>
<TD class="cellEnumTableCol2">EN</TD>
<TD class="cellEnumTableCol3">debug connection enabled.</TD>
</TR>
</TABLE>
</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="DBGCTL_SWDOVR">0</a>
</TD>
<TD class="cellBitfieldCol2">SWDOVR</TD>
<TD class="cellBitfieldCol3" colspan="3">This bit is used for connecting to IO pads to SWCLK/IO on SW-DP through a software request and establish SWD connection without IceMelter trigger for debug purpose.<TABLE cellspacing="0" class="LprfEnum">
<TR class="rowEnumHead">
<TD class="cellEnumTableHeadCol1">Value</TD>
<TD class="cellEnumTableHeadCol2">ENUM Name</TD>
<TD class="cellEnumTableHeadCol3">Description</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x0</TD>
<TD class="cellEnumTableCol2">TRNSPRT</TD>
<TD class="cellEnumTableCol3">Transparent mode in which SWD connection is established via IceMelter Sequence.</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x1</TD>
<TD class="cellEnumTableCol2">DBGENA</TD>
<TD class="cellEnumTableCol3">Force 1 or debug enable mode in which SWD connection is established bypassing IceMelter sequence</TD>
</TR>
</TABLE>
</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
</TABLE>
<BR>
<BR>
<hr><table class="footer"><tr><td>&copy; 2015 - 2016. Texas Instruments | All Rights Reserved</td></tr></table>
</BODY>
</HTML>
