<?xml version="1.0" encoding="UTF-8" standalone="no"?> 
<part_info part_name="xc7vx690tffg1761-2">
<pins>
  <pin index="0" name ="clk_n" iostandard="DIFF_SSTL15" loc="G18"/>
  <pin index="1" name ="clk_p" iostandard="DIFF_SSTL15" loc="H19"/>
  <pin index="2" name ="ddr_memory_cas_n_j1_j3_c3" loc="AT20"/>
  <pin index="3" name ="ddr_memory_cs_n_j1" loc="J17"/>
  <pin index="4" name ="dip_switches_tri_i_0" iostandard="LVCMOS18" loc="AV30"/>
  <pin index="5" name ="dip_switches_tri_i_1" iostandard="LVCMOS18" loc="AY33"/>
  <pin index="6" name ="dip_switches_tri_i_2" iostandard="LVCMOS18" loc="BA31"/>
  <pin index="7" name ="dip_switches_tri_i_3" iostandard="LVCMOS18" loc="BA32"/>
  <pin index="8" name ="dip_switches_tri_i_4" iostandard="LVCMOS18" loc="AW30"/>
  <pin index="9" name ="dip_switches_tri_i_5" iostandard="LVCMOS18" loc="AY30"/>
  <pin index="10" name ="dip_switches_tri_i_6" iostandard="LVCMOS18" loc="BA30"/>
  <pin index="11" name ="dip_switches_tri_i_7" iostandard="LVCMOS18" loc="BB31"/>
  <pin index="12" name ="iic_main_scl_i" iostandard="LVCMOS18" loc="AT35"/>
  <pin index="13" name ="iic_main_sda_i" iostandard="LVCMOS18" loc="AU32"/>
  <pin index="14" name ="leds_8bits_tri_o_0" iostandard="LVCMOS18" loc="AM39"/>
  <pin index="15" name ="leds_8bits_tri_o_1" iostandard="LVCMOS18" loc="AN39"/>
  <pin index="16" name ="leds_8bits_tri_o_2" iostandard="LVCMOS18" loc="AR37"/>
  <pin index="17" name ="leds_8bits_tri_o_3" iostandard="LVCMOS18" loc="AT37"/>
  <pin index="18" name ="leds_8bits_tri_o_4" iostandard="LVCMOS18" loc="AR35"/>
  <pin index="19" name ="leds_8bits_tri_o_5" iostandard="LVCMOS18" loc="AP41"/>
  <pin index="20" name ="leds_8bits_tri_o_6" iostandard="LVCMOS18" loc="AP42"/>
  <pin index="21" name ="leds_8bits_tri_o_7" iostandard="LVCMOS18" loc="AU39"/>
  <pin index="22" name ="linear_flash_addr_1" iostandard="LVCMOS18" loc="AJ28"/>
  <pin index="23" name ="linear_flash_addr_2" iostandard="LVCMOS18" loc="AH28"/>
  <pin index="24" name ="linear_flash_addr_3" iostandard="LVCMOS18" loc="AG31"/>
  <pin index="25" name ="linear_flash_addr_4" iostandard="LVCMOS18" loc="AF30"/>
  <pin index="26" name ="linear_flash_addr_5" iostandard="LVCMOS18" loc="AK29"/>
  <pin index="27" name ="linear_flash_addr_6" iostandard="LVCMOS18" loc="AK28"/>
  <pin index="28" name ="linear_flash_addr_7" iostandard="LVCMOS18" loc="AG29"/>
  <pin index="29" name ="linear_flash_addr_8" iostandard="LVCMOS18" loc="AK30"/>
  <pin index="30" name ="linear_flash_addr_9" iostandard="LVCMOS18" loc="AJ30"/>
  <pin index="31" name ="linear_flash_addr_10" iostandard="LVCMOS18" loc="AH30"/>
  <pin index="32" name ="linear_flash_addr_11" iostandard="LVCMOS18" loc="AH29"/>
  <pin index="33" name ="linear_flash_addr_12" iostandard="LVCMOS18" loc="AL30"/>
  <pin index="34" name ="linear_flash_addr_13" iostandard="LVCMOS18" loc="AL29"/>
  <pin index="35" name ="linear_flash_addr_14" iostandard="LVCMOS18" loc="AN33"/>
  <pin index="36" name ="linear_flash_addr_15" iostandard="LVCMOS18" loc="AM33"/>
  <pin index="37" name ="linear_flash_addr_16" iostandard="LVCMOS18" loc="AM32"/>
  <pin index="38" name ="linear_flash_addr_17" iostandard="LVCMOS18" loc="AV41"/>
  <pin index="39" name ="linear_flash_addr_18" iostandard="LVCMOS18" loc="AU41"/>
  <pin index="40" name ="linear_flash_addr_19" iostandard="LVCMOS18" loc="BA42"/>
  <pin index="41" name ="linear_flash_addr_20" iostandard="LVCMOS18" loc="AU42"/>
  <pin index="42" name ="linear_flash_addr_21" iostandard="LVCMOS18" loc="AT41"/>
  <pin index="43" name ="linear_flash_addr_22" iostandard="LVCMOS18" loc="BA40"/>
  <pin index="44" name ="linear_flash_addr_23" iostandard="LVCMOS18" loc="BA39"/>
  <pin index="45" name ="linear_flash_addr_24" iostandard="LVCMOS18" loc="BB39"/>
  <pin index="46" name ="linear_flash_addr_25" iostandard="LVCMOS18" loc="AW42"/>
  <pin index="47" name ="linear_flash_addr_26" iostandard="LVCMOS18" loc="AW41"/>
  <pin index="48" name ="linear_flash_adv_ldn" iostandard="LVCMOS18" loc="AY37"/>
  <pin index="49" name ="linear_flash_ce_n" iostandard="LVCMOS18" loc="AL36"/>
  <pin index="50" name ="linear_flash_dq_i_0" iostandard="LVCMOS18" loc="AM36"/>
  <pin index="51" name ="linear_flash_dq_i_1" iostandard="LVCMOS18" loc="AN36"/>
  <pin index="52" name ="linear_flash_dq_i_2" iostandard="LVCMOS18" loc="AJ36"/>
  <pin index="53" name ="linear_flash_dq_i_3" iostandard="LVCMOS18" loc="AJ37"/>
  <pin index="54" name ="linear_flash_dq_i_4" iostandard="LVCMOS18" loc="AK37"/>
  <pin index="55" name ="linear_flash_dq_i_5" iostandard="LVCMOS18" loc="AL37"/>
  <pin index="56" name ="linear_flash_dq_i_6" iostandard="LVCMOS18" loc="AN35"/>
  <pin index="57" name ="linear_flash_dq_i_7" iostandard="LVCMOS18" loc="AP35"/>
  <pin index="58" name ="linear_flash_dq_i_8" iostandard="LVCMOS18" loc="AM37"/>
  <pin index="59" name ="linear_flash_dq_i_9" iostandard="LVCMOS18" loc="AG33"/>
  <pin index="60" name ="linear_flash_dq_i_10" iostandard="LVCMOS18" loc="AH33"/>
  <pin index="61" name ="linear_flash_dq_i_11" iostandard="LVCMOS18" loc="AK35"/>
  <pin index="62" name ="linear_flash_dq_i_12" iostandard="LVCMOS18" loc="AL35"/>
  <pin index="63" name ="linear_flash_dq_i_13" iostandard="LVCMOS18" loc="AJ31"/>
  <pin index="64" name ="linear_flash_dq_i_14" iostandard="LVCMOS18" loc="AH34"/>
  <pin index="65" name ="linear_flash_dq_i_15" iostandard="LVCMOS18" loc="AJ35"/>
  <pin index="66" name ="linear_flash_oen" iostandard="LVCMOS18" loc="BA41"/>
  <pin index="67" name ="linear_flash_wen" iostandard="LVCMOS18" loc="BB41"/>
  <pin index="68" name ="pcie_mgt_clkn" loc="AB7"/>
  <pin index="69" name ="pcie_mgt_clkp" loc="AB8"/>
  <pin index="70" name ="pcie_perstn_rst" iostandard="LVCMOS18" loc="AV35"/>
  <pin index="71" name ="pcie_rx0_n" loc="Y3"/>
  <pin index="72" name ="pcie_rx1_n" loc="AA5"/>
  <pin index="73" name ="pcie_rx2_n" loc="AB3"/>
  <pin index="74" name ="pcie_rx3_n" loc="AC5"/>
  <pin index="75" name ="pcie_rx4_n" loc="AD3"/>
  <pin index="76" name ="pcie_rx5_n" loc="AE5"/>
  <pin index="77" name ="pcie_rx6_n" loc="AF3"/>
  <pin index="78" name ="pcie_rx7_n" loc="AG5"/>
  <pin index="79" name ="pcie_rx0_p" loc="Y4"/>
  <pin index="80" name ="pcie_rx1_p" loc="AA6"/>
  <pin index="81" name ="pcie_rx2_p" loc="AB4"/>
  <pin index="82" name ="pcie_rx3_p" loc="AC6"/>
  <pin index="83" name ="pcie_rx4_p" loc="AD4"/>
  <pin index="84" name ="pcie_rx5_p" loc="AE6"/>
  <pin index="85" name ="pcie_rx6_p" loc="AF4"/>
  <pin index="86" name ="pcie_rx7_p" loc="AG6"/>
  <pin index="87" name ="pcie_tx0_n" loc="W1"/>
  <pin index="88" name ="pcie_tx1_n" loc="AA1"/>
  <pin index="89" name ="pcie_tx2_n" loc="AC1"/>
  <pin index="90" name ="pcie_tx3_n" loc="AE1"/>
  <pin index="91" name ="pcie_tx4_n" loc="AG1"/>
  <pin index="92" name ="pcie_tx5_n" loc="AH3"/>
  <pin index="93" name ="pcie_tx6_n" loc="AJ1"/>
  <pin index="94" name ="pcie_tx7_n" loc="AK3"/>
  <pin index="95" name ="pcie_tx0_p" loc="W2"/>
  <pin index="96" name ="pcie_tx1_p" loc="AA2"/>
  <pin index="97" name ="pcie_tx2_p" loc="AC2"/>
  <pin index="98" name ="pcie_tx3_p" loc="AE2"/>
  <pin index="99" name ="pcie_tx4_p" loc="AG2"/>
  <pin index="100" name ="pcie_tx5_p" loc="AH4"/>
  <pin index="101" name ="pcie_tx6_p" loc="AJ2"/>
  <pin index="102" name ="pcie_tx7_p" loc="AK4"/>
  <pin index="103" name ="push_buttons_5bits_tri_i_0" iostandard="LVCMOS18" loc="AV39"/>
  <pin index="104" name ="push_buttons_5bits_tri_i_1" iostandard="LVCMOS18" loc="AW40"/>
  <pin index="105" name ="push_buttons_5bits_tri_i_2" iostandard="LVCMOS18" loc="AP40"/>
  <pin index="106" name ="push_buttons_5bits_tri_i_3" iostandard="LVCMOS18" loc="AU38"/>
  <pin index="107" name ="push_buttons_5bits_tri_i_4" iostandard="LVCMOS18" loc="AR40"/>
  <pin index="108" name ="reset" iostandard="LVCMOS18" loc="AV40"/>
  <pin index="109" name ="rs232_uart_rxd" iostandard="LVCMOS18" loc="AU33"/>
  <pin index="110" name ="rs232_uart_txd" iostandard="LVCMOS18" loc="AU36"/>
  <pin index="111" name ="sfp1_rxn" loc="AN5"/>
  <pin index="112" name ="sfp1_rxp" loc="AN6"/>
  <pin index="113" name ="sfp1_txn" loc="AP3"/>
  <pin index="114" name ="sfp1_txp" loc="AP4"/>
  <pin index="115" name ="sfp2_rxn" loc="AM7"/>
  <pin index="116" name ="sfp2_rxp" loc="AM8"/>
  <pin index="117" name ="sfp2_txn" loc="AN1"/>
  <pin index="118" name ="sfp2_txp" loc="AN2"/>
  <pin index="119" name ="sfp3_rxn" loc="AL5"/>
  <pin index="120" name ="sfp3_rxp" loc="AL6"/>
  <pin index="121" name ="sfp3_txn" loc="AM3"/>
  <pin index="122" name ="sfp3_txp" loc="AM4"/>
  <pin index="123" name ="sfp4_rxn" loc="AJ5"/>
  <pin index="124" name ="sfp4_rxp" loc="AJ6"/>
  <pin index="125" name ="sfp4_txn" loc="AL1"/>
  <pin index="126" name ="sfp4_txp" loc="AL2"/>
  <pin index="127" name ="sfp_mgt_clkn" loc="AH7"/>
  <pin index="128" name ="sfp_mgt_clkp" loc="AH8"/>
  <pin index="129" name ="sma_mgt_clkn" loc="AK7"/>
  <pin index="130" name ="sma_mgt_clkp" loc="AK8"/>
  <pin index="131" name ="sys_clk_233_n" iostandard="DIFF_SSTL15" loc="AY17"/>
  <pin index="132" name ="sys_clk_233_p" iostandard="DIFF_SSTL15" loc="AY18"/>
</pins>
</part_info>
