#[doc = "Reader of register HP0"]
pub type R = crate::R<u32, super::HP0>;
#[doc = "Writer for register HP0"]
pub type W = crate::W<u32, super::HP0>;
#[doc = "Register HP0 `reset()`'s with value 0"]
impl crate::ResetValue for super::HP0 {
    type Type = u32;
    #[inline(always)]
    fn reset_value() -> Self::Type {
        0
    }
}
#[doc = "Determines whether the register value of the corresponding HP field is passed as the hprot\\[1\\] of the eDMA\n\nValue on reset: 0"]
#[derive(Clone, Copy, Debug, PartialEq)]
pub enum HP_DMA_A {
    #[doc = "0: The hprot1 input signal value is routed to the csu_hprot1 output for the corresponding master."]
    HP_DMA_0,
    #[doc = "1: The HP register bit is routed to the csu_hprot1 output for the corresponding master."]
    HP_DMA_1,
}
impl From<HP_DMA_A> for bool {
    #[inline(always)]
    fn from(variant: HP_DMA_A) -> Self {
        match variant {
            HP_DMA_A::HP_DMA_0 => false,
            HP_DMA_A::HP_DMA_1 => true,
        }
    }
}
#[doc = "Reader of field `HP_DMA`"]
pub type HP_DMA_R = crate::R<bool, HP_DMA_A>;
impl HP_DMA_R {
    #[doc = r"Get enumerated values variant"]
    #[inline(always)]
    pub fn variant(&self) -> HP_DMA_A {
        match self.bits {
            false => HP_DMA_A::HP_DMA_0,
            true => HP_DMA_A::HP_DMA_1,
        }
    }
    #[doc = "Checks if the value of the field is `HP_DMA_0`"]
    #[inline(always)]
    pub fn is_hp_dma_0(&self) -> bool {
        *self == HP_DMA_A::HP_DMA_0
    }
    #[doc = "Checks if the value of the field is `HP_DMA_1`"]
    #[inline(always)]
    pub fn is_hp_dma_1(&self) -> bool {
        *self == HP_DMA_A::HP_DMA_1
    }
}
#[doc = "Write proxy for field `HP_DMA`"]
pub struct HP_DMA_W<'a> {
    w: &'a mut W,
}
impl<'a> HP_DMA_W<'a> {
    #[doc = r"Writes `variant` to the field"]
    #[inline(always)]
    pub fn variant(self, variant: HP_DMA_A) -> &'a mut W {
        {
            self.bit(variant.into())
        }
    }
    #[doc = "The hprot1 input signal value is routed to the csu_hprot1 output for the corresponding master."]
    #[inline(always)]
    pub fn hp_dma_0(self) -> &'a mut W {
        self.variant(HP_DMA_A::HP_DMA_0)
    }
    #[doc = "The HP register bit is routed to the csu_hprot1 output for the corresponding master."]
    #[inline(always)]
    pub fn hp_dma_1(self) -> &'a mut W {
        self.variant(HP_DMA_A::HP_DMA_1)
    }
    #[doc = r"Sets the field bit"]
    #[inline(always)]
    pub fn set_bit(self) -> &'a mut W {
        self.bit(true)
    }
    #[doc = r"Clears the field bit"]
    #[inline(always)]
    pub fn clear_bit(self) -> &'a mut W {
        self.bit(false)
    }
    #[doc = r"Writes raw bits to the field"]
    #[inline(always)]
    pub fn bit(self, value: bool) -> &'a mut W {
        self.w.bits = (self.w.bits & !(0x01 << 2)) | (((value as u32) & 0x01) << 2);
        self.w
    }
}
#[doc = "Lock bit set by the TZ software for the eDMA\n\nValue on reset: 0"]
#[derive(Clone, Copy, Debug, PartialEq)]
pub enum L_DMA_A {
    #[doc = "0: No lock-the adjacent (next lower) bit can be written by the software."]
    L_DMA_0,
    #[doc = "1: Lock-the adjacent (next lower) bit can't be written by the software."]
    L_DMA_1,
}
impl From<L_DMA_A> for bool {
    #[inline(always)]
    fn from(variant: L_DMA_A) -> Self {
        match variant {
            L_DMA_A::L_DMA_0 => false,
            L_DMA_A::L_DMA_1 => true,
        }
    }
}
#[doc = "Reader of field `L_DMA`"]
pub type L_DMA_R = crate::R<bool, L_DMA_A>;
impl L_DMA_R {
    #[doc = r"Get enumerated values variant"]
    #[inline(always)]
    pub fn variant(&self) -> L_DMA_A {
        match self.bits {
            false => L_DMA_A::L_DMA_0,
            true => L_DMA_A::L_DMA_1,
        }
    }
    #[doc = "Checks if the value of the field is `L_DMA_0`"]
    #[inline(always)]
    pub fn is_l_dma_0(&self) -> bool {
        *self == L_DMA_A::L_DMA_0
    }
    #[doc = "Checks if the value of the field is `L_DMA_1`"]
    #[inline(always)]
    pub fn is_l_dma_1(&self) -> bool {
        *self == L_DMA_A::L_DMA_1
    }
}
#[doc = "Write proxy for field `L_DMA`"]
pub struct L_DMA_W<'a> {
    w: &'a mut W,
}
impl<'a> L_DMA_W<'a> {
    #[doc = r"Writes `variant` to the field"]
    #[inline(always)]
    pub fn variant(self, variant: L_DMA_A) -> &'a mut W {
        {
            self.bit(variant.into())
        }
    }
    #[doc = "No lock-the adjacent (next lower) bit can be written by the software."]
    #[inline(always)]
    pub fn l_dma_0(self) -> &'a mut W {
        self.variant(L_DMA_A::L_DMA_0)
    }
    #[doc = "Lock-the adjacent (next lower) bit can't be written by the software."]
    #[inline(always)]
    pub fn l_dma_1(self) -> &'a mut W {
        self.variant(L_DMA_A::L_DMA_1)
    }
    #[doc = r"Sets the field bit"]
    #[inline(always)]
    pub fn set_bit(self) -> &'a mut W {
        self.bit(true)
    }
    #[doc = r"Clears the field bit"]
    #[inline(always)]
    pub fn clear_bit(self) -> &'a mut W {
        self.bit(false)
    }
    #[doc = r"Writes raw bits to the field"]
    #[inline(always)]
    pub fn bit(self, value: bool) -> &'a mut W {
        self.w.bits = (self.w.bits & !(0x01 << 3)) | (((value as u32) & 0x01) << 3);
        self.w
    }
}
#[doc = "Determines whether the register value of the corresponding HP field is passed as the hprot\\[1\\] of the LCDIF\n\nValue on reset: 0"]
#[derive(Clone, Copy, Debug, PartialEq)]
pub enum HP_LCDIF_A {
    #[doc = "0: The hprot1 input signal value is routed to the csu_hprot1 output for the corresponding master."]
    HP_LCDIF_0,
    #[doc = "1: The HP register bit is routed to the csu_hprot1 output for the corresponding master."]
    HP_LCDIF_1,
}
impl From<HP_LCDIF_A> for bool {
    #[inline(always)]
    fn from(variant: HP_LCDIF_A) -> Self {
        match variant {
            HP_LCDIF_A::HP_LCDIF_0 => false,
            HP_LCDIF_A::HP_LCDIF_1 => true,
        }
    }
}
#[doc = "Reader of field `HP_LCDIF`"]
pub type HP_LCDIF_R = crate::R<bool, HP_LCDIF_A>;
impl HP_LCDIF_R {
    #[doc = r"Get enumerated values variant"]
    #[inline(always)]
    pub fn variant(&self) -> HP_LCDIF_A {
        match self.bits {
            false => HP_LCDIF_A::HP_LCDIF_0,
            true => HP_LCDIF_A::HP_LCDIF_1,
        }
    }
    #[doc = "Checks if the value of the field is `HP_LCDIF_0`"]
    #[inline(always)]
    pub fn is_hp_lcdif_0(&self) -> bool {
        *self == HP_LCDIF_A::HP_LCDIF_0
    }
    #[doc = "Checks if the value of the field is `HP_LCDIF_1`"]
    #[inline(always)]
    pub fn is_hp_lcdif_1(&self) -> bool {
        *self == HP_LCDIF_A::HP_LCDIF_1
    }
}
#[doc = "Write proxy for field `HP_LCDIF`"]
pub struct HP_LCDIF_W<'a> {
    w: &'a mut W,
}
impl<'a> HP_LCDIF_W<'a> {
    #[doc = r"Writes `variant` to the field"]
    #[inline(always)]
    pub fn variant(self, variant: HP_LCDIF_A) -> &'a mut W {
        {
            self.bit(variant.into())
        }
    }
    #[doc = "The hprot1 input signal value is routed to the csu_hprot1 output for the corresponding master."]
    #[inline(always)]
    pub fn hp_lcdif_0(self) -> &'a mut W {
        self.variant(HP_LCDIF_A::HP_LCDIF_0)
    }
    #[doc = "The HP register bit is routed to the csu_hprot1 output for the corresponding master."]
    #[inline(always)]
    pub fn hp_lcdif_1(self) -> &'a mut W {
        self.variant(HP_LCDIF_A::HP_LCDIF_1)
    }
    #[doc = r"Sets the field bit"]
    #[inline(always)]
    pub fn set_bit(self) -> &'a mut W {
        self.bit(true)
    }
    #[doc = r"Clears the field bit"]
    #[inline(always)]
    pub fn clear_bit(self) -> &'a mut W {
        self.bit(false)
    }
    #[doc = r"Writes raw bits to the field"]
    #[inline(always)]
    pub fn bit(self, value: bool) -> &'a mut W {
        self.w.bits = (self.w.bits & !(0x01 << 4)) | (((value as u32) & 0x01) << 4);
        self.w
    }
}
#[doc = "Lock bit set by the TZ software for the LCDIF\n\nValue on reset: 0"]
#[derive(Clone, Copy, Debug, PartialEq)]
pub enum L_LCDIF_A {
    #[doc = "0: No lock-the adjacent (next lower) bit can be written by the software."]
    L_LCDIF_0,
    #[doc = "1: Lock-the adjacent (next lower) bit can't be written by the software."]
    L_LCDIF_1,
}
impl From<L_LCDIF_A> for bool {
    #[inline(always)]
    fn from(variant: L_LCDIF_A) -> Self {
        match variant {
            L_LCDIF_A::L_LCDIF_0 => false,
            L_LCDIF_A::L_LCDIF_1 => true,
        }
    }
}
#[doc = "Reader of field `L_LCDIF`"]
pub type L_LCDIF_R = crate::R<bool, L_LCDIF_A>;
impl L_LCDIF_R {
    #[doc = r"Get enumerated values variant"]
    #[inline(always)]
    pub fn variant(&self) -> L_LCDIF_A {
        match self.bits {
            false => L_LCDIF_A::L_LCDIF_0,
            true => L_LCDIF_A::L_LCDIF_1,
        }
    }
    #[doc = "Checks if the value of the field is `L_LCDIF_0`"]
    #[inline(always)]
    pub fn is_l_lcdif_0(&self) -> bool {
        *self == L_LCDIF_A::L_LCDIF_0
    }
    #[doc = "Checks if the value of the field is `L_LCDIF_1`"]
    #[inline(always)]
    pub fn is_l_lcdif_1(&self) -> bool {
        *self == L_LCDIF_A::L_LCDIF_1
    }
}
#[doc = "Write proxy for field `L_LCDIF`"]
pub struct L_LCDIF_W<'a> {
    w: &'a mut W,
}
impl<'a> L_LCDIF_W<'a> {
    #[doc = r"Writes `variant` to the field"]
    #[inline(always)]
    pub fn variant(self, variant: L_LCDIF_A) -> &'a mut W {
        {
            self.bit(variant.into())
        }
    }
    #[doc = "No lock-the adjacent (next lower) bit can be written by the software."]
    #[inline(always)]
    pub fn l_lcdif_0(self) -> &'a mut W {
        self.variant(L_LCDIF_A::L_LCDIF_0)
    }
    #[doc = "Lock-the adjacent (next lower) bit can't be written by the software."]
    #[inline(always)]
    pub fn l_lcdif_1(self) -> &'a mut W {
        self.variant(L_LCDIF_A::L_LCDIF_1)
    }
    #[doc = r"Sets the field bit"]
    #[inline(always)]
    pub fn set_bit(self) -> &'a mut W {
        self.bit(true)
    }
    #[doc = r"Clears the field bit"]
    #[inline(always)]
    pub fn clear_bit(self) -> &'a mut W {
        self.bit(false)
    }
    #[doc = r"Writes raw bits to the field"]
    #[inline(always)]
    pub fn bit(self, value: bool) -> &'a mut W {
        self.w.bits = (self.w.bits & !(0x01 << 5)) | (((value as u32) & 0x01) << 5);
        self.w
    }
}
#[doc = "Determines whether the register value of the corresponding HP field is passed as the hprot\\[1\\] of the CSI\n\nValue on reset: 0"]
#[derive(Clone, Copy, Debug, PartialEq)]
pub enum HP_CSI_A {
    #[doc = "0: The hprot1 input signal value is routed to the csu_hprot1 output for the corresponding master."]
    HP_CSI_0,
    #[doc = "1: The HP register bit is routed to the csu_hprot1 output for the corresponding master."]
    HP_CSI_1,
}
impl From<HP_CSI_A> for bool {
    #[inline(always)]
    fn from(variant: HP_CSI_A) -> Self {
        match variant {
            HP_CSI_A::HP_CSI_0 => false,
            HP_CSI_A::HP_CSI_1 => true,
        }
    }
}
#[doc = "Reader of field `HP_CSI`"]
pub type HP_CSI_R = crate::R<bool, HP_CSI_A>;
impl HP_CSI_R {
    #[doc = r"Get enumerated values variant"]
    #[inline(always)]
    pub fn variant(&self) -> HP_CSI_A {
        match self.bits {
            false => HP_CSI_A::HP_CSI_0,
            true => HP_CSI_A::HP_CSI_1,
        }
    }
    #[doc = "Checks if the value of the field is `HP_CSI_0`"]
    #[inline(always)]
    pub fn is_hp_csi_0(&self) -> bool {
        *self == HP_CSI_A::HP_CSI_0
    }
    #[doc = "Checks if the value of the field is `HP_CSI_1`"]
    #[inline(always)]
    pub fn is_hp_csi_1(&self) -> bool {
        *self == HP_CSI_A::HP_CSI_1
    }
}
#[doc = "Write proxy for field `HP_CSI`"]
pub struct HP_CSI_W<'a> {
    w: &'a mut W,
}
impl<'a> HP_CSI_W<'a> {
    #[doc = r"Writes `variant` to the field"]
    #[inline(always)]
    pub fn variant(self, variant: HP_CSI_A) -> &'a mut W {
        {
            self.bit(variant.into())
        }
    }
    #[doc = "The hprot1 input signal value is routed to the csu_hprot1 output for the corresponding master."]
    #[inline(always)]
    pub fn hp_csi_0(self) -> &'a mut W {
        self.variant(HP_CSI_A::HP_CSI_0)
    }
    #[doc = "The HP register bit is routed to the csu_hprot1 output for the corresponding master."]
    #[inline(always)]
    pub fn hp_csi_1(self) -> &'a mut W {
        self.variant(HP_CSI_A::HP_CSI_1)
    }
    #[doc = r"Sets the field bit"]
    #[inline(always)]
    pub fn set_bit(self) -> &'a mut W {
        self.bit(true)
    }
    #[doc = r"Clears the field bit"]
    #[inline(always)]
    pub fn clear_bit(self) -> &'a mut W {
        self.bit(false)
    }
    #[doc = r"Writes raw bits to the field"]
    #[inline(always)]
    pub fn bit(self, value: bool) -> &'a mut W {
        self.w.bits = (self.w.bits & !(0x01 << 6)) | (((value as u32) & 0x01) << 6);
        self.w
    }
}
#[doc = "Lock bit set by the TZ software for the CSI\n\nValue on reset: 0"]
#[derive(Clone, Copy, Debug, PartialEq)]
pub enum L_CSI_A {
    #[doc = "0: No lock-the adjacent (next lower) bit can be written by the software."]
    L_CSI_0,
    #[doc = "1: Lock-the adjacent (next lower) bit can't be written by the software."]
    L_CSI_1,
}
impl From<L_CSI_A> for bool {
    #[inline(always)]
    fn from(variant: L_CSI_A) -> Self {
        match variant {
            L_CSI_A::L_CSI_0 => false,
            L_CSI_A::L_CSI_1 => true,
        }
    }
}
#[doc = "Reader of field `L_CSI`"]
pub type L_CSI_R = crate::R<bool, L_CSI_A>;
impl L_CSI_R {
    #[doc = r"Get enumerated values variant"]
    #[inline(always)]
    pub fn variant(&self) -> L_CSI_A {
        match self.bits {
            false => L_CSI_A::L_CSI_0,
            true => L_CSI_A::L_CSI_1,
        }
    }
    #[doc = "Checks if the value of the field is `L_CSI_0`"]
    #[inline(always)]
    pub fn is_l_csi_0(&self) -> bool {
        *self == L_CSI_A::L_CSI_0
    }
    #[doc = "Checks if the value of the field is `L_CSI_1`"]
    #[inline(always)]
    pub fn is_l_csi_1(&self) -> bool {
        *self == L_CSI_A::L_CSI_1
    }
}
#[doc = "Write proxy for field `L_CSI`"]
pub struct L_CSI_W<'a> {
    w: &'a mut W,
}
impl<'a> L_CSI_W<'a> {
    #[doc = r"Writes `variant` to the field"]
    #[inline(always)]
    pub fn variant(self, variant: L_CSI_A) -> &'a mut W {
        {
            self.bit(variant.into())
        }
    }
    #[doc = "No lock-the adjacent (next lower) bit can be written by the software."]
    #[inline(always)]
    pub fn l_csi_0(self) -> &'a mut W {
        self.variant(L_CSI_A::L_CSI_0)
    }
    #[doc = "Lock-the adjacent (next lower) bit can't be written by the software."]
    #[inline(always)]
    pub fn l_csi_1(self) -> &'a mut W {
        self.variant(L_CSI_A::L_CSI_1)
    }
    #[doc = r"Sets the field bit"]
    #[inline(always)]
    pub fn set_bit(self) -> &'a mut W {
        self.bit(true)
    }
    #[doc = r"Clears the field bit"]
    #[inline(always)]
    pub fn clear_bit(self) -> &'a mut W {
        self.bit(false)
    }
    #[doc = r"Writes raw bits to the field"]
    #[inline(always)]
    pub fn bit(self, value: bool) -> &'a mut W {
        self.w.bits = (self.w.bits & !(0x01 << 7)) | (((value as u32) & 0x01) << 7);
        self.w
    }
}
#[doc = "Determines whether the register value of the corresponding HP field is passed as the hprot\\[1\\] of the PXP\n\nValue on reset: 0"]
#[derive(Clone, Copy, Debug, PartialEq)]
pub enum HP_PXP_A {
    #[doc = "0: The hprot1 input signal value is routed to the csu_hprot1 output for the corresponding master."]
    HP_PXP_0,
    #[doc = "1: The HP register bit is routed to the csu_hprot1 output for the corresponding master."]
    HP_PXP_1,
}
impl From<HP_PXP_A> for bool {
    #[inline(always)]
    fn from(variant: HP_PXP_A) -> Self {
        match variant {
            HP_PXP_A::HP_PXP_0 => false,
            HP_PXP_A::HP_PXP_1 => true,
        }
    }
}
#[doc = "Reader of field `HP_PXP`"]
pub type HP_PXP_R = crate::R<bool, HP_PXP_A>;
impl HP_PXP_R {
    #[doc = r"Get enumerated values variant"]
    #[inline(always)]
    pub fn variant(&self) -> HP_PXP_A {
        match self.bits {
            false => HP_PXP_A::HP_PXP_0,
            true => HP_PXP_A::HP_PXP_1,
        }
    }
    #[doc = "Checks if the value of the field is `HP_PXP_0`"]
    #[inline(always)]
    pub fn is_hp_pxp_0(&self) -> bool {
        *self == HP_PXP_A::HP_PXP_0
    }
    #[doc = "Checks if the value of the field is `HP_PXP_1`"]
    #[inline(always)]
    pub fn is_hp_pxp_1(&self) -> bool {
        *self == HP_PXP_A::HP_PXP_1
    }
}
#[doc = "Write proxy for field `HP_PXP`"]
pub struct HP_PXP_W<'a> {
    w: &'a mut W,
}
impl<'a> HP_PXP_W<'a> {
    #[doc = r"Writes `variant` to the field"]
    #[inline(always)]
    pub fn variant(self, variant: HP_PXP_A) -> &'a mut W {
        {
            self.bit(variant.into())
        }
    }
    #[doc = "The hprot1 input signal value is routed to the csu_hprot1 output for the corresponding master."]
    #[inline(always)]
    pub fn hp_pxp_0(self) -> &'a mut W {
        self.variant(HP_PXP_A::HP_PXP_0)
    }
    #[doc = "The HP register bit is routed to the csu_hprot1 output for the corresponding master."]
    #[inline(always)]
    pub fn hp_pxp_1(self) -> &'a mut W {
        self.variant(HP_PXP_A::HP_PXP_1)
    }
    #[doc = r"Sets the field bit"]
    #[inline(always)]
    pub fn set_bit(self) -> &'a mut W {
        self.bit(true)
    }
    #[doc = r"Clears the field bit"]
    #[inline(always)]
    pub fn clear_bit(self) -> &'a mut W {
        self.bit(false)
    }
    #[doc = r"Writes raw bits to the field"]
    #[inline(always)]
    pub fn bit(self, value: bool) -> &'a mut W {
        self.w.bits = (self.w.bits & !(0x01 << 8)) | (((value as u32) & 0x01) << 8);
        self.w
    }
}
#[doc = "Lock bit set by the TZ software for the PXP\n\nValue on reset: 0"]
#[derive(Clone, Copy, Debug, PartialEq)]
pub enum L_PXP_A {
    #[doc = "0: No lock-the adjacent (next lower) bit can be written by the software."]
    L_PXP_0,
    #[doc = "1: Lock-the adjacent (next lower) bit can't be written by the software."]
    L_PXP_1,
}
impl From<L_PXP_A> for bool {
    #[inline(always)]
    fn from(variant: L_PXP_A) -> Self {
        match variant {
            L_PXP_A::L_PXP_0 => false,
            L_PXP_A::L_PXP_1 => true,
        }
    }
}
#[doc = "Reader of field `L_PXP`"]
pub type L_PXP_R = crate::R<bool, L_PXP_A>;
impl L_PXP_R {
    #[doc = r"Get enumerated values variant"]
    #[inline(always)]
    pub fn variant(&self) -> L_PXP_A {
        match self.bits {
            false => L_PXP_A::L_PXP_0,
            true => L_PXP_A::L_PXP_1,
        }
    }
    #[doc = "Checks if the value of the field is `L_PXP_0`"]
    #[inline(always)]
    pub fn is_l_pxp_0(&self) -> bool {
        *self == L_PXP_A::L_PXP_0
    }
    #[doc = "Checks if the value of the field is `L_PXP_1`"]
    #[inline(always)]
    pub fn is_l_pxp_1(&self) -> bool {
        *self == L_PXP_A::L_PXP_1
    }
}
#[doc = "Write proxy for field `L_PXP`"]
pub struct L_PXP_W<'a> {
    w: &'a mut W,
}
impl<'a> L_PXP_W<'a> {
    #[doc = r"Writes `variant` to the field"]
    #[inline(always)]
    pub fn variant(self, variant: L_PXP_A) -> &'a mut W {
        {
            self.bit(variant.into())
        }
    }
    #[doc = "No lock-the adjacent (next lower) bit can be written by the software."]
    #[inline(always)]
    pub fn l_pxp_0(self) -> &'a mut W {
        self.variant(L_PXP_A::L_PXP_0)
    }
    #[doc = "Lock-the adjacent (next lower) bit can't be written by the software."]
    #[inline(always)]
    pub fn l_pxp_1(self) -> &'a mut W {
        self.variant(L_PXP_A::L_PXP_1)
    }
    #[doc = r"Sets the field bit"]
    #[inline(always)]
    pub fn set_bit(self) -> &'a mut W {
        self.bit(true)
    }
    #[doc = r"Clears the field bit"]
    #[inline(always)]
    pub fn clear_bit(self) -> &'a mut W {
        self.bit(false)
    }
    #[doc = r"Writes raw bits to the field"]
    #[inline(always)]
    pub fn bit(self, value: bool) -> &'a mut W {
        self.w.bits = (self.w.bits & !(0x01 << 9)) | (((value as u32) & 0x01) << 9);
        self.w
    }
}
#[doc = "Determines whether the register value of the corresponding HP field is passed as the hprot\\[1\\] of the DCP\n\nValue on reset: 0"]
#[derive(Clone, Copy, Debug, PartialEq)]
pub enum HP_DCP_A {
    #[doc = "0: The hprot1 input signal value is routed to the csu_hprot1 output for the corresponding master."]
    HP_DCP_0,
    #[doc = "1: The HP register bit is routed to the csu_hprot1 output for the corresponding master."]
    HP_DCP_1,
}
impl From<HP_DCP_A> for bool {
    #[inline(always)]
    fn from(variant: HP_DCP_A) -> Self {
        match variant {
            HP_DCP_A::HP_DCP_0 => false,
            HP_DCP_A::HP_DCP_1 => true,
        }
    }
}
#[doc = "Reader of field `HP_DCP`"]
pub type HP_DCP_R = crate::R<bool, HP_DCP_A>;
impl HP_DCP_R {
    #[doc = r"Get enumerated values variant"]
    #[inline(always)]
    pub fn variant(&self) -> HP_DCP_A {
        match self.bits {
            false => HP_DCP_A::HP_DCP_0,
            true => HP_DCP_A::HP_DCP_1,
        }
    }
    #[doc = "Checks if the value of the field is `HP_DCP_0`"]
    #[inline(always)]
    pub fn is_hp_dcp_0(&self) -> bool {
        *self == HP_DCP_A::HP_DCP_0
    }
    #[doc = "Checks if the value of the field is `HP_DCP_1`"]
    #[inline(always)]
    pub fn is_hp_dcp_1(&self) -> bool {
        *self == HP_DCP_A::HP_DCP_1
    }
}
#[doc = "Write proxy for field `HP_DCP`"]
pub struct HP_DCP_W<'a> {
    w: &'a mut W,
}
impl<'a> HP_DCP_W<'a> {
    #[doc = r"Writes `variant` to the field"]
    #[inline(always)]
    pub fn variant(self, variant: HP_DCP_A) -> &'a mut W {
        {
            self.bit(variant.into())
        }
    }
    #[doc = "The hprot1 input signal value is routed to the csu_hprot1 output for the corresponding master."]
    #[inline(always)]
    pub fn hp_dcp_0(self) -> &'a mut W {
        self.variant(HP_DCP_A::HP_DCP_0)
    }
    #[doc = "The HP register bit is routed to the csu_hprot1 output for the corresponding master."]
    #[inline(always)]
    pub fn hp_dcp_1(self) -> &'a mut W {
        self.variant(HP_DCP_A::HP_DCP_1)
    }
    #[doc = r"Sets the field bit"]
    #[inline(always)]
    pub fn set_bit(self) -> &'a mut W {
        self.bit(true)
    }
    #[doc = r"Clears the field bit"]
    #[inline(always)]
    pub fn clear_bit(self) -> &'a mut W {
        self.bit(false)
    }
    #[doc = r"Writes raw bits to the field"]
    #[inline(always)]
    pub fn bit(self, value: bool) -> &'a mut W {
        self.w.bits = (self.w.bits & !(0x01 << 10)) | (((value as u32) & 0x01) << 10);
        self.w
    }
}
#[doc = "Lock bit set by the TZ software for the DCP\n\nValue on reset: 0"]
#[derive(Clone, Copy, Debug, PartialEq)]
pub enum L_DCP_A {
    #[doc = "0: No lock-the adjacent (next lower) bit can be written by the software."]
    L_DCP_0,
    #[doc = "1: Lock-the adjacent (next lower) bit cannot be written by the software."]
    L_DCP_1,
}
impl From<L_DCP_A> for bool {
    #[inline(always)]
    fn from(variant: L_DCP_A) -> Self {
        match variant {
            L_DCP_A::L_DCP_0 => false,
            L_DCP_A::L_DCP_1 => true,
        }
    }
}
#[doc = "Reader of field `L_DCP`"]
pub type L_DCP_R = crate::R<bool, L_DCP_A>;
impl L_DCP_R {
    #[doc = r"Get enumerated values variant"]
    #[inline(always)]
    pub fn variant(&self) -> L_DCP_A {
        match self.bits {
            false => L_DCP_A::L_DCP_0,
            true => L_DCP_A::L_DCP_1,
        }
    }
    #[doc = "Checks if the value of the field is `L_DCP_0`"]
    #[inline(always)]
    pub fn is_l_dcp_0(&self) -> bool {
        *self == L_DCP_A::L_DCP_0
    }
    #[doc = "Checks if the value of the field is `L_DCP_1`"]
    #[inline(always)]
    pub fn is_l_dcp_1(&self) -> bool {
        *self == L_DCP_A::L_DCP_1
    }
}
#[doc = "Write proxy for field `L_DCP`"]
pub struct L_DCP_W<'a> {
    w: &'a mut W,
}
impl<'a> L_DCP_W<'a> {
    #[doc = r"Writes `variant` to the field"]
    #[inline(always)]
    pub fn variant(self, variant: L_DCP_A) -> &'a mut W {
        {
            self.bit(variant.into())
        }
    }
    #[doc = "No lock-the adjacent (next lower) bit can be written by the software."]
    #[inline(always)]
    pub fn l_dcp_0(self) -> &'a mut W {
        self.variant(L_DCP_A::L_DCP_0)
    }
    #[doc = "Lock-the adjacent (next lower) bit cannot be written by the software."]
    #[inline(always)]
    pub fn l_dcp_1(self) -> &'a mut W {
        self.variant(L_DCP_A::L_DCP_1)
    }
    #[doc = r"Sets the field bit"]
    #[inline(always)]
    pub fn set_bit(self) -> &'a mut W {
        self.bit(true)
    }
    #[doc = r"Clears the field bit"]
    #[inline(always)]
    pub fn clear_bit(self) -> &'a mut W {
        self.bit(false)
    }
    #[doc = r"Writes raw bits to the field"]
    #[inline(always)]
    pub fn bit(self, value: bool) -> &'a mut W {
        self.w.bits = (self.w.bits & !(0x01 << 11)) | (((value as u32) & 0x01) << 11);
        self.w
    }
}
#[doc = "Determines whether the register value of the corresponding HP field is passed as the hprot\\[1\\] of the ENET\n\nValue on reset: 0"]
#[derive(Clone, Copy, Debug, PartialEq)]
pub enum HP_ENET_A {
    #[doc = "0: The hprot1 input signal value is routed to the csu_hprot1 output for the corresponding master."]
    HP_ENET_0,
    #[doc = "1: The HP register bit is routed to the csu_hprot1 output for the corresponding master."]
    HP_ENET_1,
}
impl From<HP_ENET_A> for bool {
    #[inline(always)]
    fn from(variant: HP_ENET_A) -> Self {
        match variant {
            HP_ENET_A::HP_ENET_0 => false,
            HP_ENET_A::HP_ENET_1 => true,
        }
    }
}
#[doc = "Reader of field `HP_ENET`"]
pub type HP_ENET_R = crate::R<bool, HP_ENET_A>;
impl HP_ENET_R {
    #[doc = r"Get enumerated values variant"]
    #[inline(always)]
    pub fn variant(&self) -> HP_ENET_A {
        match self.bits {
            false => HP_ENET_A::HP_ENET_0,
            true => HP_ENET_A::HP_ENET_1,
        }
    }
    #[doc = "Checks if the value of the field is `HP_ENET_0`"]
    #[inline(always)]
    pub fn is_hp_enet_0(&self) -> bool {
        *self == HP_ENET_A::HP_ENET_0
    }
    #[doc = "Checks if the value of the field is `HP_ENET_1`"]
    #[inline(always)]
    pub fn is_hp_enet_1(&self) -> bool {
        *self == HP_ENET_A::HP_ENET_1
    }
}
#[doc = "Write proxy for field `HP_ENET`"]
pub struct HP_ENET_W<'a> {
    w: &'a mut W,
}
impl<'a> HP_ENET_W<'a> {
    #[doc = r"Writes `variant` to the field"]
    #[inline(always)]
    pub fn variant(self, variant: HP_ENET_A) -> &'a mut W {
        {
            self.bit(variant.into())
        }
    }
    #[doc = "The hprot1 input signal value is routed to the csu_hprot1 output for the corresponding master."]
    #[inline(always)]
    pub fn hp_enet_0(self) -> &'a mut W {
        self.variant(HP_ENET_A::HP_ENET_0)
    }
    #[doc = "The HP register bit is routed to the csu_hprot1 output for the corresponding master."]
    #[inline(always)]
    pub fn hp_enet_1(self) -> &'a mut W {
        self.variant(HP_ENET_A::HP_ENET_1)
    }
    #[doc = r"Sets the field bit"]
    #[inline(always)]
    pub fn set_bit(self) -> &'a mut W {
        self.bit(true)
    }
    #[doc = r"Clears the field bit"]
    #[inline(always)]
    pub fn clear_bit(self) -> &'a mut W {
        self.bit(false)
    }
    #[doc = r"Writes raw bits to the field"]
    #[inline(always)]
    pub fn bit(self, value: bool) -> &'a mut W {
        self.w.bits = (self.w.bits & !(0x01 << 14)) | (((value as u32) & 0x01) << 14);
        self.w
    }
}
#[doc = "Lock bit set by the TZ software for the ENET\n\nValue on reset: 0"]
#[derive(Clone, Copy, Debug, PartialEq)]
pub enum L_ENET_A {
    #[doc = "0: No lock-the adjacent (next lower) bit can be written by the software."]
    L_ENET_0,
    #[doc = "1: Lock-the adjacent (next lower) bit can't be written by the software."]
    L_ENET_1,
}
impl From<L_ENET_A> for bool {
    #[inline(always)]
    fn from(variant: L_ENET_A) -> Self {
        match variant {
            L_ENET_A::L_ENET_0 => false,
            L_ENET_A::L_ENET_1 => true,
        }
    }
}
#[doc = "Reader of field `L_ENET`"]
pub type L_ENET_R = crate::R<bool, L_ENET_A>;
impl L_ENET_R {
    #[doc = r"Get enumerated values variant"]
    #[inline(always)]
    pub fn variant(&self) -> L_ENET_A {
        match self.bits {
            false => L_ENET_A::L_ENET_0,
            true => L_ENET_A::L_ENET_1,
        }
    }
    #[doc = "Checks if the value of the field is `L_ENET_0`"]
    #[inline(always)]
    pub fn is_l_enet_0(&self) -> bool {
        *self == L_ENET_A::L_ENET_0
    }
    #[doc = "Checks if the value of the field is `L_ENET_1`"]
    #[inline(always)]
    pub fn is_l_enet_1(&self) -> bool {
        *self == L_ENET_A::L_ENET_1
    }
}
#[doc = "Write proxy for field `L_ENET`"]
pub struct L_ENET_W<'a> {
    w: &'a mut W,
}
impl<'a> L_ENET_W<'a> {
    #[doc = r"Writes `variant` to the field"]
    #[inline(always)]
    pub fn variant(self, variant: L_ENET_A) -> &'a mut W {
        {
            self.bit(variant.into())
        }
    }
    #[doc = "No lock-the adjacent (next lower) bit can be written by the software."]
    #[inline(always)]
    pub fn l_enet_0(self) -> &'a mut W {
        self.variant(L_ENET_A::L_ENET_0)
    }
    #[doc = "Lock-the adjacent (next lower) bit can't be written by the software."]
    #[inline(always)]
    pub fn l_enet_1(self) -> &'a mut W {
        self.variant(L_ENET_A::L_ENET_1)
    }
    #[doc = r"Sets the field bit"]
    #[inline(always)]
    pub fn set_bit(self) -> &'a mut W {
        self.bit(true)
    }
    #[doc = r"Clears the field bit"]
    #[inline(always)]
    pub fn clear_bit(self) -> &'a mut W {
        self.bit(false)
    }
    #[doc = r"Writes raw bits to the field"]
    #[inline(always)]
    pub fn bit(self, value: bool) -> &'a mut W {
        self.w.bits = (self.w.bits & !(0x01 << 15)) | (((value as u32) & 0x01) << 15);
        self.w
    }
}
#[doc = "Determines whether the register value of the corresponding HP field is passed as the hprot\\[1\\] of the USDHC1\n\nValue on reset: 0"]
#[derive(Clone, Copy, Debug, PartialEq)]
pub enum HP_USDHC1_A {
    #[doc = "0: The hprot1 input signal value is routed to the csu_hprot1 output for the corresponding master."]
    HP_USDHC1_0,
    #[doc = "1: The HP register bit is routed to the csu_hprot1 output for the corresponding master."]
    HP_USDHC1_1,
}
impl From<HP_USDHC1_A> for bool {
    #[inline(always)]
    fn from(variant: HP_USDHC1_A) -> Self {
        match variant {
            HP_USDHC1_A::HP_USDHC1_0 => false,
            HP_USDHC1_A::HP_USDHC1_1 => true,
        }
    }
}
#[doc = "Reader of field `HP_USDHC1`"]
pub type HP_USDHC1_R = crate::R<bool, HP_USDHC1_A>;
impl HP_USDHC1_R {
    #[doc = r"Get enumerated values variant"]
    #[inline(always)]
    pub fn variant(&self) -> HP_USDHC1_A {
        match self.bits {
            false => HP_USDHC1_A::HP_USDHC1_0,
            true => HP_USDHC1_A::HP_USDHC1_1,
        }
    }
    #[doc = "Checks if the value of the field is `HP_USDHC1_0`"]
    #[inline(always)]
    pub fn is_hp_usdhc1_0(&self) -> bool {
        *self == HP_USDHC1_A::HP_USDHC1_0
    }
    #[doc = "Checks if the value of the field is `HP_USDHC1_1`"]
    #[inline(always)]
    pub fn is_hp_usdhc1_1(&self) -> bool {
        *self == HP_USDHC1_A::HP_USDHC1_1
    }
}
#[doc = "Write proxy for field `HP_USDHC1`"]
pub struct HP_USDHC1_W<'a> {
    w: &'a mut W,
}
impl<'a> HP_USDHC1_W<'a> {
    #[doc = r"Writes `variant` to the field"]
    #[inline(always)]
    pub fn variant(self, variant: HP_USDHC1_A) -> &'a mut W {
        {
            self.bit(variant.into())
        }
    }
    #[doc = "The hprot1 input signal value is routed to the csu_hprot1 output for the corresponding master."]
    #[inline(always)]
    pub fn hp_usdhc1_0(self) -> &'a mut W {
        self.variant(HP_USDHC1_A::HP_USDHC1_0)
    }
    #[doc = "The HP register bit is routed to the csu_hprot1 output for the corresponding master."]
    #[inline(always)]
    pub fn hp_usdhc1_1(self) -> &'a mut W {
        self.variant(HP_USDHC1_A::HP_USDHC1_1)
    }
    #[doc = r"Sets the field bit"]
    #[inline(always)]
    pub fn set_bit(self) -> &'a mut W {
        self.bit(true)
    }
    #[doc = r"Clears the field bit"]
    #[inline(always)]
    pub fn clear_bit(self) -> &'a mut W {
        self.bit(false)
    }
    #[doc = r"Writes raw bits to the field"]
    #[inline(always)]
    pub fn bit(self, value: bool) -> &'a mut W {
        self.w.bits = (self.w.bits & !(0x01 << 16)) | (((value as u32) & 0x01) << 16);
        self.w
    }
}
#[doc = "Lock bit set by the TZ software for the USDHC1\n\nValue on reset: 0"]
#[derive(Clone, Copy, Debug, PartialEq)]
pub enum L_USDHC1_A {
    #[doc = "0: No lock-the adjacent (next lower) bit can be written by the software."]
    L_USDHC1_0,
    #[doc = "1: Lock-the adjacent (next lower) bit can't be written by the software."]
    L_USDHC1_1,
}
impl From<L_USDHC1_A> for bool {
    #[inline(always)]
    fn from(variant: L_USDHC1_A) -> Self {
        match variant {
            L_USDHC1_A::L_USDHC1_0 => false,
            L_USDHC1_A::L_USDHC1_1 => true,
        }
    }
}
#[doc = "Reader of field `L_USDHC1`"]
pub type L_USDHC1_R = crate::R<bool, L_USDHC1_A>;
impl L_USDHC1_R {
    #[doc = r"Get enumerated values variant"]
    #[inline(always)]
    pub fn variant(&self) -> L_USDHC1_A {
        match self.bits {
            false => L_USDHC1_A::L_USDHC1_0,
            true => L_USDHC1_A::L_USDHC1_1,
        }
    }
    #[doc = "Checks if the value of the field is `L_USDHC1_0`"]
    #[inline(always)]
    pub fn is_l_usdhc1_0(&self) -> bool {
        *self == L_USDHC1_A::L_USDHC1_0
    }
    #[doc = "Checks if the value of the field is `L_USDHC1_1`"]
    #[inline(always)]
    pub fn is_l_usdhc1_1(&self) -> bool {
        *self == L_USDHC1_A::L_USDHC1_1
    }
}
#[doc = "Write proxy for field `L_USDHC1`"]
pub struct L_USDHC1_W<'a> {
    w: &'a mut W,
}
impl<'a> L_USDHC1_W<'a> {
    #[doc = r"Writes `variant` to the field"]
    #[inline(always)]
    pub fn variant(self, variant: L_USDHC1_A) -> &'a mut W {
        {
            self.bit(variant.into())
        }
    }
    #[doc = "No lock-the adjacent (next lower) bit can be written by the software."]
    #[inline(always)]
    pub fn l_usdhc1_0(self) -> &'a mut W {
        self.variant(L_USDHC1_A::L_USDHC1_0)
    }
    #[doc = "Lock-the adjacent (next lower) bit can't be written by the software."]
    #[inline(always)]
    pub fn l_usdhc1_1(self) -> &'a mut W {
        self.variant(L_USDHC1_A::L_USDHC1_1)
    }
    #[doc = r"Sets the field bit"]
    #[inline(always)]
    pub fn set_bit(self) -> &'a mut W {
        self.bit(true)
    }
    #[doc = r"Clears the field bit"]
    #[inline(always)]
    pub fn clear_bit(self) -> &'a mut W {
        self.bit(false)
    }
    #[doc = r"Writes raw bits to the field"]
    #[inline(always)]
    pub fn bit(self, value: bool) -> &'a mut W {
        self.w.bits = (self.w.bits & !(0x01 << 17)) | (((value as u32) & 0x01) << 17);
        self.w
    }
}
#[doc = "Determines whether the register value of the corresponding HP field is passed as the hprot\\[1\\] of the USDHC2\n\nValue on reset: 0"]
#[derive(Clone, Copy, Debug, PartialEq)]
pub enum HP_USDHC2_A {
    #[doc = "0: The hprot1 input signal value is routed to the csu_hprot1 output for the corresponding master."]
    HP_USDHC2_0,
    #[doc = "1: The HP register bit is routed to the csu_hprot1 output for the corresponding master."]
    HP_USDHC2_1,
}
impl From<HP_USDHC2_A> for bool {
    #[inline(always)]
    fn from(variant: HP_USDHC2_A) -> Self {
        match variant {
            HP_USDHC2_A::HP_USDHC2_0 => false,
            HP_USDHC2_A::HP_USDHC2_1 => true,
        }
    }
}
#[doc = "Reader of field `HP_USDHC2`"]
pub type HP_USDHC2_R = crate::R<bool, HP_USDHC2_A>;
impl HP_USDHC2_R {
    #[doc = r"Get enumerated values variant"]
    #[inline(always)]
    pub fn variant(&self) -> HP_USDHC2_A {
        match self.bits {
            false => HP_USDHC2_A::HP_USDHC2_0,
            true => HP_USDHC2_A::HP_USDHC2_1,
        }
    }
    #[doc = "Checks if the value of the field is `HP_USDHC2_0`"]
    #[inline(always)]
    pub fn is_hp_usdhc2_0(&self) -> bool {
        *self == HP_USDHC2_A::HP_USDHC2_0
    }
    #[doc = "Checks if the value of the field is `HP_USDHC2_1`"]
    #[inline(always)]
    pub fn is_hp_usdhc2_1(&self) -> bool {
        *self == HP_USDHC2_A::HP_USDHC2_1
    }
}
#[doc = "Write proxy for field `HP_USDHC2`"]
pub struct HP_USDHC2_W<'a> {
    w: &'a mut W,
}
impl<'a> HP_USDHC2_W<'a> {
    #[doc = r"Writes `variant` to the field"]
    #[inline(always)]
    pub fn variant(self, variant: HP_USDHC2_A) -> &'a mut W {
        {
            self.bit(variant.into())
        }
    }
    #[doc = "The hprot1 input signal value is routed to the csu_hprot1 output for the corresponding master."]
    #[inline(always)]
    pub fn hp_usdhc2_0(self) -> &'a mut W {
        self.variant(HP_USDHC2_A::HP_USDHC2_0)
    }
    #[doc = "The HP register bit is routed to the csu_hprot1 output for the corresponding master."]
    #[inline(always)]
    pub fn hp_usdhc2_1(self) -> &'a mut W {
        self.variant(HP_USDHC2_A::HP_USDHC2_1)
    }
    #[doc = r"Sets the field bit"]
    #[inline(always)]
    pub fn set_bit(self) -> &'a mut W {
        self.bit(true)
    }
    #[doc = r"Clears the field bit"]
    #[inline(always)]
    pub fn clear_bit(self) -> &'a mut W {
        self.bit(false)
    }
    #[doc = r"Writes raw bits to the field"]
    #[inline(always)]
    pub fn bit(self, value: bool) -> &'a mut W {
        self.w.bits = (self.w.bits & !(0x01 << 18)) | (((value as u32) & 0x01) << 18);
        self.w
    }
}
#[doc = "Lock bit set by the TZ software for the USDHC2\n\nValue on reset: 0"]
#[derive(Clone, Copy, Debug, PartialEq)]
pub enum L_USDHC2_A {
    #[doc = "0: No lock-the adjacent (next lower) bit can be written by the software."]
    L_USDHC2_0,
    #[doc = "1: Lock-the adjacent (next lower) bit can't be written by the software."]
    L_USDHC2_1,
}
impl From<L_USDHC2_A> for bool {
    #[inline(always)]
    fn from(variant: L_USDHC2_A) -> Self {
        match variant {
            L_USDHC2_A::L_USDHC2_0 => false,
            L_USDHC2_A::L_USDHC2_1 => true,
        }
    }
}
#[doc = "Reader of field `L_USDHC2`"]
pub type L_USDHC2_R = crate::R<bool, L_USDHC2_A>;
impl L_USDHC2_R {
    #[doc = r"Get enumerated values variant"]
    #[inline(always)]
    pub fn variant(&self) -> L_USDHC2_A {
        match self.bits {
            false => L_USDHC2_A::L_USDHC2_0,
            true => L_USDHC2_A::L_USDHC2_1,
        }
    }
    #[doc = "Checks if the value of the field is `L_USDHC2_0`"]
    #[inline(always)]
    pub fn is_l_usdhc2_0(&self) -> bool {
        *self == L_USDHC2_A::L_USDHC2_0
    }
    #[doc = "Checks if the value of the field is `L_USDHC2_1`"]
    #[inline(always)]
    pub fn is_l_usdhc2_1(&self) -> bool {
        *self == L_USDHC2_A::L_USDHC2_1
    }
}
#[doc = "Write proxy for field `L_USDHC2`"]
pub struct L_USDHC2_W<'a> {
    w: &'a mut W,
}
impl<'a> L_USDHC2_W<'a> {
    #[doc = r"Writes `variant` to the field"]
    #[inline(always)]
    pub fn variant(self, variant: L_USDHC2_A) -> &'a mut W {
        {
            self.bit(variant.into())
        }
    }
    #[doc = "No lock-the adjacent (next lower) bit can be written by the software."]
    #[inline(always)]
    pub fn l_usdhc2_0(self) -> &'a mut W {
        self.variant(L_USDHC2_A::L_USDHC2_0)
    }
    #[doc = "Lock-the adjacent (next lower) bit can't be written by the software."]
    #[inline(always)]
    pub fn l_usdhc2_1(self) -> &'a mut W {
        self.variant(L_USDHC2_A::L_USDHC2_1)
    }
    #[doc = r"Sets the field bit"]
    #[inline(always)]
    pub fn set_bit(self) -> &'a mut W {
        self.bit(true)
    }
    #[doc = r"Clears the field bit"]
    #[inline(always)]
    pub fn clear_bit(self) -> &'a mut W {
        self.bit(false)
    }
    #[doc = r"Writes raw bits to the field"]
    #[inline(always)]
    pub fn bit(self, value: bool) -> &'a mut W {
        self.w.bits = (self.w.bits & !(0x01 << 19)) | (((value as u32) & 0x01) << 19);
        self.w
    }
}
#[doc = "Determines whether the register value of the corresponding HP field is passed as the hprot\\[1\\] of the TPSMP\n\nValue on reset: 0"]
#[derive(Clone, Copy, Debug, PartialEq)]
pub enum HP_TPSMP_A {
    #[doc = "0: The hprot1 input signal value is routed to the csu_hprot1 output for the corresponding master."]
    HP_TPSMP_0,
    #[doc = "1: The HP register bit is routed to the csu_hprot1 output for the corresponding master."]
    HP_TPSMP_1,
}
impl From<HP_TPSMP_A> for bool {
    #[inline(always)]
    fn from(variant: HP_TPSMP_A) -> Self {
        match variant {
            HP_TPSMP_A::HP_TPSMP_0 => false,
            HP_TPSMP_A::HP_TPSMP_1 => true,
        }
    }
}
#[doc = "Reader of field `HP_TPSMP`"]
pub type HP_TPSMP_R = crate::R<bool, HP_TPSMP_A>;
impl HP_TPSMP_R {
    #[doc = r"Get enumerated values variant"]
    #[inline(always)]
    pub fn variant(&self) -> HP_TPSMP_A {
        match self.bits {
            false => HP_TPSMP_A::HP_TPSMP_0,
            true => HP_TPSMP_A::HP_TPSMP_1,
        }
    }
    #[doc = "Checks if the value of the field is `HP_TPSMP_0`"]
    #[inline(always)]
    pub fn is_hp_tpsmp_0(&self) -> bool {
        *self == HP_TPSMP_A::HP_TPSMP_0
    }
    #[doc = "Checks if the value of the field is `HP_TPSMP_1`"]
    #[inline(always)]
    pub fn is_hp_tpsmp_1(&self) -> bool {
        *self == HP_TPSMP_A::HP_TPSMP_1
    }
}
#[doc = "Write proxy for field `HP_TPSMP`"]
pub struct HP_TPSMP_W<'a> {
    w: &'a mut W,
}
impl<'a> HP_TPSMP_W<'a> {
    #[doc = r"Writes `variant` to the field"]
    #[inline(always)]
    pub fn variant(self, variant: HP_TPSMP_A) -> &'a mut W {
        {
            self.bit(variant.into())
        }
    }
    #[doc = "The hprot1 input signal value is routed to the csu_hprot1 output for the corresponding master."]
    #[inline(always)]
    pub fn hp_tpsmp_0(self) -> &'a mut W {
        self.variant(HP_TPSMP_A::HP_TPSMP_0)
    }
    #[doc = "The HP register bit is routed to the csu_hprot1 output for the corresponding master."]
    #[inline(always)]
    pub fn hp_tpsmp_1(self) -> &'a mut W {
        self.variant(HP_TPSMP_A::HP_TPSMP_1)
    }
    #[doc = r"Sets the field bit"]
    #[inline(always)]
    pub fn set_bit(self) -> &'a mut W {
        self.bit(true)
    }
    #[doc = r"Clears the field bit"]
    #[inline(always)]
    pub fn clear_bit(self) -> &'a mut W {
        self.bit(false)
    }
    #[doc = r"Writes raw bits to the field"]
    #[inline(always)]
    pub fn bit(self, value: bool) -> &'a mut W {
        self.w.bits = (self.w.bits & !(0x01 << 20)) | (((value as u32) & 0x01) << 20);
        self.w
    }
}
#[doc = "Lock bit set by the TZ software for the TPSMP\n\nValue on reset: 0"]
#[derive(Clone, Copy, Debug, PartialEq)]
pub enum L_TPSMP_A {
    #[doc = "0: No lock-the adjacent (next lower) bit can be written by the software."]
    L_TPSMP_0,
    #[doc = "1: Lock-the adjacent (next lower) bit can't be written by the software."]
    L_TPSMP_1,
}
impl From<L_TPSMP_A> for bool {
    #[inline(always)]
    fn from(variant: L_TPSMP_A) -> Self {
        match variant {
            L_TPSMP_A::L_TPSMP_0 => false,
            L_TPSMP_A::L_TPSMP_1 => true,
        }
    }
}
#[doc = "Reader of field `L_TPSMP`"]
pub type L_TPSMP_R = crate::R<bool, L_TPSMP_A>;
impl L_TPSMP_R {
    #[doc = r"Get enumerated values variant"]
    #[inline(always)]
    pub fn variant(&self) -> L_TPSMP_A {
        match self.bits {
            false => L_TPSMP_A::L_TPSMP_0,
            true => L_TPSMP_A::L_TPSMP_1,
        }
    }
    #[doc = "Checks if the value of the field is `L_TPSMP_0`"]
    #[inline(always)]
    pub fn is_l_tpsmp_0(&self) -> bool {
        *self == L_TPSMP_A::L_TPSMP_0
    }
    #[doc = "Checks if the value of the field is `L_TPSMP_1`"]
    #[inline(always)]
    pub fn is_l_tpsmp_1(&self) -> bool {
        *self == L_TPSMP_A::L_TPSMP_1
    }
}
#[doc = "Write proxy for field `L_TPSMP`"]
pub struct L_TPSMP_W<'a> {
    w: &'a mut W,
}
impl<'a> L_TPSMP_W<'a> {
    #[doc = r"Writes `variant` to the field"]
    #[inline(always)]
    pub fn variant(self, variant: L_TPSMP_A) -> &'a mut W {
        {
            self.bit(variant.into())
        }
    }
    #[doc = "No lock-the adjacent (next lower) bit can be written by the software."]
    #[inline(always)]
    pub fn l_tpsmp_0(self) -> &'a mut W {
        self.variant(L_TPSMP_A::L_TPSMP_0)
    }
    #[doc = "Lock-the adjacent (next lower) bit can't be written by the software."]
    #[inline(always)]
    pub fn l_tpsmp_1(self) -> &'a mut W {
        self.variant(L_TPSMP_A::L_TPSMP_1)
    }
    #[doc = r"Sets the field bit"]
    #[inline(always)]
    pub fn set_bit(self) -> &'a mut W {
        self.bit(true)
    }
    #[doc = r"Clears the field bit"]
    #[inline(always)]
    pub fn clear_bit(self) -> &'a mut W {
        self.bit(false)
    }
    #[doc = r"Writes raw bits to the field"]
    #[inline(always)]
    pub fn bit(self, value: bool) -> &'a mut W {
        self.w.bits = (self.w.bits & !(0x01 << 21)) | (((value as u32) & 0x01) << 21);
        self.w
    }
}
#[doc = "Determines whether the register value of the corresponding HP field is passed as the hprot\\[1\\] of the USB\n\nValue on reset: 0"]
#[derive(Clone, Copy, Debug, PartialEq)]
pub enum HP_USB_A {
    #[doc = "0: The hprot1 input signal value is routed to the csu_hprot1 output for the corresponding master."]
    HP_USB_0,
    #[doc = "1: The HP register bit is routed to the csu_hprot1 output for the corresponding master."]
    HP_USB_1,
}
impl From<HP_USB_A> for bool {
    #[inline(always)]
    fn from(variant: HP_USB_A) -> Self {
        match variant {
            HP_USB_A::HP_USB_0 => false,
            HP_USB_A::HP_USB_1 => true,
        }
    }
}
#[doc = "Reader of field `HP_USB`"]
pub type HP_USB_R = crate::R<bool, HP_USB_A>;
impl HP_USB_R {
    #[doc = r"Get enumerated values variant"]
    #[inline(always)]
    pub fn variant(&self) -> HP_USB_A {
        match self.bits {
            false => HP_USB_A::HP_USB_0,
            true => HP_USB_A::HP_USB_1,
        }
    }
    #[doc = "Checks if the value of the field is `HP_USB_0`"]
    #[inline(always)]
    pub fn is_hp_usb_0(&self) -> bool {
        *self == HP_USB_A::HP_USB_0
    }
    #[doc = "Checks if the value of the field is `HP_USB_1`"]
    #[inline(always)]
    pub fn is_hp_usb_1(&self) -> bool {
        *self == HP_USB_A::HP_USB_1
    }
}
#[doc = "Write proxy for field `HP_USB`"]
pub struct HP_USB_W<'a> {
    w: &'a mut W,
}
impl<'a> HP_USB_W<'a> {
    #[doc = r"Writes `variant` to the field"]
    #[inline(always)]
    pub fn variant(self, variant: HP_USB_A) -> &'a mut W {
        {
            self.bit(variant.into())
        }
    }
    #[doc = "The hprot1 input signal value is routed to the csu_hprot1 output for the corresponding master."]
    #[inline(always)]
    pub fn hp_usb_0(self) -> &'a mut W {
        self.variant(HP_USB_A::HP_USB_0)
    }
    #[doc = "The HP register bit is routed to the csu_hprot1 output for the corresponding master."]
    #[inline(always)]
    pub fn hp_usb_1(self) -> &'a mut W {
        self.variant(HP_USB_A::HP_USB_1)
    }
    #[doc = r"Sets the field bit"]
    #[inline(always)]
    pub fn set_bit(self) -> &'a mut W {
        self.bit(true)
    }
    #[doc = r"Clears the field bit"]
    #[inline(always)]
    pub fn clear_bit(self) -> &'a mut W {
        self.bit(false)
    }
    #[doc = r"Writes raw bits to the field"]
    #[inline(always)]
    pub fn bit(self, value: bool) -> &'a mut W {
        self.w.bits = (self.w.bits & !(0x01 << 22)) | (((value as u32) & 0x01) << 22);
        self.w
    }
}
#[doc = "Lock bit set by the TZ software for the USB\n\nValue on reset: 0"]
#[derive(Clone, Copy, Debug, PartialEq)]
pub enum L_USB_A {
    #[doc = "0: No lock-the adjacent (next lower) bit can be written by the software."]
    L_USB_0,
    #[doc = "1: Lock-the adjacent (next lower) bit can't be written by the software."]
    L_USB_1,
}
impl From<L_USB_A> for bool {
    #[inline(always)]
    fn from(variant: L_USB_A) -> Self {
        match variant {
            L_USB_A::L_USB_0 => false,
            L_USB_A::L_USB_1 => true,
        }
    }
}
#[doc = "Reader of field `L_USB`"]
pub type L_USB_R = crate::R<bool, L_USB_A>;
impl L_USB_R {
    #[doc = r"Get enumerated values variant"]
    #[inline(always)]
    pub fn variant(&self) -> L_USB_A {
        match self.bits {
            false => L_USB_A::L_USB_0,
            true => L_USB_A::L_USB_1,
        }
    }
    #[doc = "Checks if the value of the field is `L_USB_0`"]
    #[inline(always)]
    pub fn is_l_usb_0(&self) -> bool {
        *self == L_USB_A::L_USB_0
    }
    #[doc = "Checks if the value of the field is `L_USB_1`"]
    #[inline(always)]
    pub fn is_l_usb_1(&self) -> bool {
        *self == L_USB_A::L_USB_1
    }
}
#[doc = "Write proxy for field `L_USB`"]
pub struct L_USB_W<'a> {
    w: &'a mut W,
}
impl<'a> L_USB_W<'a> {
    #[doc = r"Writes `variant` to the field"]
    #[inline(always)]
    pub fn variant(self, variant: L_USB_A) -> &'a mut W {
        {
            self.bit(variant.into())
        }
    }
    #[doc = "No lock-the adjacent (next lower) bit can be written by the software."]
    #[inline(always)]
    pub fn l_usb_0(self) -> &'a mut W {
        self.variant(L_USB_A::L_USB_0)
    }
    #[doc = "Lock-the adjacent (next lower) bit can't be written by the software."]
    #[inline(always)]
    pub fn l_usb_1(self) -> &'a mut W {
        self.variant(L_USB_A::L_USB_1)
    }
    #[doc = r"Sets the field bit"]
    #[inline(always)]
    pub fn set_bit(self) -> &'a mut W {
        self.bit(true)
    }
    #[doc = r"Clears the field bit"]
    #[inline(always)]
    pub fn clear_bit(self) -> &'a mut W {
        self.bit(false)
    }
    #[doc = r"Writes raw bits to the field"]
    #[inline(always)]
    pub fn bit(self, value: bool) -> &'a mut W {
        self.w.bits = (self.w.bits & !(0x01 << 23)) | (((value as u32) & 0x01) << 23);
        self.w
    }
}
impl R {
    #[doc = "Bit 2 - Determines whether the register value of the corresponding HP field is passed as the hprot\\[1\\] of the eDMA"]
    #[inline(always)]
    pub fn hp_dma(&self) -> HP_DMA_R {
        HP_DMA_R::new(((self.bits >> 2) & 0x01) != 0)
    }
    #[doc = "Bit 3 - Lock bit set by the TZ software for the eDMA"]
    #[inline(always)]
    pub fn l_dma(&self) -> L_DMA_R {
        L_DMA_R::new(((self.bits >> 3) & 0x01) != 0)
    }
    #[doc = "Bit 4 - Determines whether the register value of the corresponding HP field is passed as the hprot\\[1\\] of the LCDIF"]
    #[inline(always)]
    pub fn hp_lcdif(&self) -> HP_LCDIF_R {
        HP_LCDIF_R::new(((self.bits >> 4) & 0x01) != 0)
    }
    #[doc = "Bit 5 - Lock bit set by the TZ software for the LCDIF"]
    #[inline(always)]
    pub fn l_lcdif(&self) -> L_LCDIF_R {
        L_LCDIF_R::new(((self.bits >> 5) & 0x01) != 0)
    }
    #[doc = "Bit 6 - Determines whether the register value of the corresponding HP field is passed as the hprot\\[1\\] of the CSI"]
    #[inline(always)]
    pub fn hp_csi(&self) -> HP_CSI_R {
        HP_CSI_R::new(((self.bits >> 6) & 0x01) != 0)
    }
    #[doc = "Bit 7 - Lock bit set by the TZ software for the CSI"]
    #[inline(always)]
    pub fn l_csi(&self) -> L_CSI_R {
        L_CSI_R::new(((self.bits >> 7) & 0x01) != 0)
    }
    #[doc = "Bit 8 - Determines whether the register value of the corresponding HP field is passed as the hprot\\[1\\] of the PXP"]
    #[inline(always)]
    pub fn hp_pxp(&self) -> HP_PXP_R {
        HP_PXP_R::new(((self.bits >> 8) & 0x01) != 0)
    }
    #[doc = "Bit 9 - Lock bit set by the TZ software for the PXP"]
    #[inline(always)]
    pub fn l_pxp(&self) -> L_PXP_R {
        L_PXP_R::new(((self.bits >> 9) & 0x01) != 0)
    }
    #[doc = "Bit 10 - Determines whether the register value of the corresponding HP field is passed as the hprot\\[1\\] of the DCP"]
    #[inline(always)]
    pub fn hp_dcp(&self) -> HP_DCP_R {
        HP_DCP_R::new(((self.bits >> 10) & 0x01) != 0)
    }
    #[doc = "Bit 11 - Lock bit set by the TZ software for the DCP"]
    #[inline(always)]
    pub fn l_dcp(&self) -> L_DCP_R {
        L_DCP_R::new(((self.bits >> 11) & 0x01) != 0)
    }
    #[doc = "Bit 14 - Determines whether the register value of the corresponding HP field is passed as the hprot\\[1\\] of the ENET"]
    #[inline(always)]
    pub fn hp_enet(&self) -> HP_ENET_R {
        HP_ENET_R::new(((self.bits >> 14) & 0x01) != 0)
    }
    #[doc = "Bit 15 - Lock bit set by the TZ software for the ENET"]
    #[inline(always)]
    pub fn l_enet(&self) -> L_ENET_R {
        L_ENET_R::new(((self.bits >> 15) & 0x01) != 0)
    }
    #[doc = "Bit 16 - Determines whether the register value of the corresponding HP field is passed as the hprot\\[1\\] of the USDHC1"]
    #[inline(always)]
    pub fn hp_usdhc1(&self) -> HP_USDHC1_R {
        HP_USDHC1_R::new(((self.bits >> 16) & 0x01) != 0)
    }
    #[doc = "Bit 17 - Lock bit set by the TZ software for the USDHC1"]
    #[inline(always)]
    pub fn l_usdhc1(&self) -> L_USDHC1_R {
        L_USDHC1_R::new(((self.bits >> 17) & 0x01) != 0)
    }
    #[doc = "Bit 18 - Determines whether the register value of the corresponding HP field is passed as the hprot\\[1\\] of the USDHC2"]
    #[inline(always)]
    pub fn hp_usdhc2(&self) -> HP_USDHC2_R {
        HP_USDHC2_R::new(((self.bits >> 18) & 0x01) != 0)
    }
    #[doc = "Bit 19 - Lock bit set by the TZ software for the USDHC2"]
    #[inline(always)]
    pub fn l_usdhc2(&self) -> L_USDHC2_R {
        L_USDHC2_R::new(((self.bits >> 19) & 0x01) != 0)
    }
    #[doc = "Bit 20 - Determines whether the register value of the corresponding HP field is passed as the hprot\\[1\\] of the TPSMP"]
    #[inline(always)]
    pub fn hp_tpsmp(&self) -> HP_TPSMP_R {
        HP_TPSMP_R::new(((self.bits >> 20) & 0x01) != 0)
    }
    #[doc = "Bit 21 - Lock bit set by the TZ software for the TPSMP"]
    #[inline(always)]
    pub fn l_tpsmp(&self) -> L_TPSMP_R {
        L_TPSMP_R::new(((self.bits >> 21) & 0x01) != 0)
    }
    #[doc = "Bit 22 - Determines whether the register value of the corresponding HP field is passed as the hprot\\[1\\] of the USB"]
    #[inline(always)]
    pub fn hp_usb(&self) -> HP_USB_R {
        HP_USB_R::new(((self.bits >> 22) & 0x01) != 0)
    }
    #[doc = "Bit 23 - Lock bit set by the TZ software for the USB"]
    #[inline(always)]
    pub fn l_usb(&self) -> L_USB_R {
        L_USB_R::new(((self.bits >> 23) & 0x01) != 0)
    }
}
impl W {
    #[doc = "Bit 2 - Determines whether the register value of the corresponding HP field is passed as the hprot\\[1\\] of the eDMA"]
    #[inline(always)]
    pub fn hp_dma(&mut self) -> HP_DMA_W {
        HP_DMA_W { w: self }
    }
    #[doc = "Bit 3 - Lock bit set by the TZ software for the eDMA"]
    #[inline(always)]
    pub fn l_dma(&mut self) -> L_DMA_W {
        L_DMA_W { w: self }
    }
    #[doc = "Bit 4 - Determines whether the register value of the corresponding HP field is passed as the hprot\\[1\\] of the LCDIF"]
    #[inline(always)]
    pub fn hp_lcdif(&mut self) -> HP_LCDIF_W {
        HP_LCDIF_W { w: self }
    }
    #[doc = "Bit 5 - Lock bit set by the TZ software for the LCDIF"]
    #[inline(always)]
    pub fn l_lcdif(&mut self) -> L_LCDIF_W {
        L_LCDIF_W { w: self }
    }
    #[doc = "Bit 6 - Determines whether the register value of the corresponding HP field is passed as the hprot\\[1\\] of the CSI"]
    #[inline(always)]
    pub fn hp_csi(&mut self) -> HP_CSI_W {
        HP_CSI_W { w: self }
    }
    #[doc = "Bit 7 - Lock bit set by the TZ software for the CSI"]
    #[inline(always)]
    pub fn l_csi(&mut self) -> L_CSI_W {
        L_CSI_W { w: self }
    }
    #[doc = "Bit 8 - Determines whether the register value of the corresponding HP field is passed as the hprot\\[1\\] of the PXP"]
    #[inline(always)]
    pub fn hp_pxp(&mut self) -> HP_PXP_W {
        HP_PXP_W { w: self }
    }
    #[doc = "Bit 9 - Lock bit set by the TZ software for the PXP"]
    #[inline(always)]
    pub fn l_pxp(&mut self) -> L_PXP_W {
        L_PXP_W { w: self }
    }
    #[doc = "Bit 10 - Determines whether the register value of the corresponding HP field is passed as the hprot\\[1\\] of the DCP"]
    #[inline(always)]
    pub fn hp_dcp(&mut self) -> HP_DCP_W {
        HP_DCP_W { w: self }
    }
    #[doc = "Bit 11 - Lock bit set by the TZ software for the DCP"]
    #[inline(always)]
    pub fn l_dcp(&mut self) -> L_DCP_W {
        L_DCP_W { w: self }
    }
    #[doc = "Bit 14 - Determines whether the register value of the corresponding HP field is passed as the hprot\\[1\\] of the ENET"]
    #[inline(always)]
    pub fn hp_enet(&mut self) -> HP_ENET_W {
        HP_ENET_W { w: self }
    }
    #[doc = "Bit 15 - Lock bit set by the TZ software for the ENET"]
    #[inline(always)]
    pub fn l_enet(&mut self) -> L_ENET_W {
        L_ENET_W { w: self }
    }
    #[doc = "Bit 16 - Determines whether the register value of the corresponding HP field is passed as the hprot\\[1\\] of the USDHC1"]
    #[inline(always)]
    pub fn hp_usdhc1(&mut self) -> HP_USDHC1_W {
        HP_USDHC1_W { w: self }
    }
    #[doc = "Bit 17 - Lock bit set by the TZ software for the USDHC1"]
    #[inline(always)]
    pub fn l_usdhc1(&mut self) -> L_USDHC1_W {
        L_USDHC1_W { w: self }
    }
    #[doc = "Bit 18 - Determines whether the register value of the corresponding HP field is passed as the hprot\\[1\\] of the USDHC2"]
    #[inline(always)]
    pub fn hp_usdhc2(&mut self) -> HP_USDHC2_W {
        HP_USDHC2_W { w: self }
    }
    #[doc = "Bit 19 - Lock bit set by the TZ software for the USDHC2"]
    #[inline(always)]
    pub fn l_usdhc2(&mut self) -> L_USDHC2_W {
        L_USDHC2_W { w: self }
    }
    #[doc = "Bit 20 - Determines whether the register value of the corresponding HP field is passed as the hprot\\[1\\] of the TPSMP"]
    #[inline(always)]
    pub fn hp_tpsmp(&mut self) -> HP_TPSMP_W {
        HP_TPSMP_W { w: self }
    }
    #[doc = "Bit 21 - Lock bit set by the TZ software for the TPSMP"]
    #[inline(always)]
    pub fn l_tpsmp(&mut self) -> L_TPSMP_W {
        L_TPSMP_W { w: self }
    }
    #[doc = "Bit 22 - Determines whether the register value of the corresponding HP field is passed as the hprot\\[1\\] of the USB"]
    #[inline(always)]
    pub fn hp_usb(&mut self) -> HP_USB_W {
        HP_USB_W { w: self }
    }
    #[doc = "Bit 23 - Lock bit set by the TZ software for the USB"]
    #[inline(always)]
    pub fn l_usb(&mut self) -> L_USB_W {
        L_USB_W { w: self }
    }
}
